
CodigoAstrek1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014288  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d68  08014428  08014428  00015428  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015190  08015190  000171dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08015190  08015190  00016190  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015198  08015198  000171dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015198  08015198  00016198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801519c  0801519c  0001619c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  080151a0  00017000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005574  200001dc  0801537c  000171dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005750  0801537c  00017750  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000171dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023d41  00000000  00000000  0001720c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005498  00000000  00000000  0003af4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c00  00000000  00000000  000403e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015a7  00000000  00000000  00041fe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001cc19  00000000  00000000  0004358f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00025a8b  00000000  00000000  000601a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009fd6f  00000000  00000000  00085c33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001259a2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008d08  00000000  00000000  001259e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  0012e6f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08014410 	.word	0x08014410

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	08014410 	.word	0x08014410

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9be 	b.w	800102c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	468e      	mov	lr, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	4688      	mov	r8, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d962      	bls.n	8000e10 <__udivmoddi4+0xdc>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	b14e      	cbz	r6, 8000d64 <__udivmoddi4+0x30>
 8000d50:	f1c6 0320 	rsb	r3, r6, #32
 8000d54:	fa01 f806 	lsl.w	r8, r1, r6
 8000d58:	fa20 f303 	lsr.w	r3, r0, r3
 8000d5c:	40b7      	lsls	r7, r6
 8000d5e:	ea43 0808 	orr.w	r8, r3, r8
 8000d62:	40b4      	lsls	r4, r6
 8000d64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d68:	fa1f fc87 	uxth.w	ip, r7
 8000d6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d70:	0c23      	lsrs	r3, r4, #16
 8000d72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d88:	f080 80ea 	bcs.w	8000f60 <__udivmoddi4+0x22c>
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f240 80e7 	bls.w	8000f60 <__udivmoddi4+0x22c>
 8000d92:	3902      	subs	r1, #2
 8000d94:	443b      	add	r3, r7
 8000d96:	1a9a      	subs	r2, r3, r2
 8000d98:	b2a3      	uxth	r3, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000da6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000daa:	459c      	cmp	ip, r3
 8000dac:	d909      	bls.n	8000dc2 <__udivmoddi4+0x8e>
 8000dae:	18fb      	adds	r3, r7, r3
 8000db0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000db4:	f080 80d6 	bcs.w	8000f64 <__udivmoddi4+0x230>
 8000db8:	459c      	cmp	ip, r3
 8000dba:	f240 80d3 	bls.w	8000f64 <__udivmoddi4+0x230>
 8000dbe:	443b      	add	r3, r7
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc6:	eba3 030c 	sub.w	r3, r3, ip
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11d      	cbz	r5, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40f3      	lsrs	r3, r6
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d905      	bls.n	8000dea <__udivmoddi4+0xb6>
 8000dde:	b10d      	cbz	r5, 8000de4 <__udivmoddi4+0xb0>
 8000de0:	e9c5 0100 	strd	r0, r1, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	4608      	mov	r0, r1
 8000de8:	e7f5      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000dea:	fab3 f183 	clz	r1, r3
 8000dee:	2900      	cmp	r1, #0
 8000df0:	d146      	bne.n	8000e80 <__udivmoddi4+0x14c>
 8000df2:	4573      	cmp	r3, lr
 8000df4:	d302      	bcc.n	8000dfc <__udivmoddi4+0xc8>
 8000df6:	4282      	cmp	r2, r0
 8000df8:	f200 8105 	bhi.w	8001006 <__udivmoddi4+0x2d2>
 8000dfc:	1a84      	subs	r4, r0, r2
 8000dfe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e02:	2001      	movs	r0, #1
 8000e04:	4690      	mov	r8, r2
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	d0e5      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e0e:	e7e2      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	f000 8090 	beq.w	8000f36 <__udivmoddi4+0x202>
 8000e16:	fab2 f682 	clz	r6, r2
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	f040 80a4 	bne.w	8000f68 <__udivmoddi4+0x234>
 8000e20:	1a8a      	subs	r2, r1, r2
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e28:	b280      	uxth	r0, r0
 8000e2a:	b2bc      	uxth	r4, r7
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x11e>
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e48:	d202      	bcs.n	8000e50 <__udivmoddi4+0x11c>
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	f200 80e0 	bhi.w	8001010 <__udivmoddi4+0x2dc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e60:	fb02 f404 	mul.w	r4, r2, r4
 8000e64:	429c      	cmp	r4, r3
 8000e66:	d907      	bls.n	8000e78 <__udivmoddi4+0x144>
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x142>
 8000e70:	429c      	cmp	r4, r3
 8000e72:	f200 80ca 	bhi.w	800100a <__udivmoddi4+0x2d6>
 8000e76:	4602      	mov	r2, r0
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e7e:	e7a5      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e80:	f1c1 0620 	rsb	r6, r1, #32
 8000e84:	408b      	lsls	r3, r1
 8000e86:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8a:	431f      	orrs	r7, r3
 8000e8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e90:	fa20 f306 	lsr.w	r3, r0, r6
 8000e94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e9c:	4323      	orrs	r3, r4
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	fa1f fc87 	uxth.w	ip, r7
 8000ea6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eaa:	0c1c      	lsrs	r4, r3, #16
 8000eac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000eb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000eb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000eb8:	45a6      	cmp	lr, r4
 8000eba:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x1a0>
 8000ec0:	193c      	adds	r4, r7, r4
 8000ec2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ec6:	f080 809c 	bcs.w	8001002 <__udivmoddi4+0x2ce>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f240 8099 	bls.w	8001002 <__udivmoddi4+0x2ce>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	443c      	add	r4, r7
 8000ed4:	eba4 040e 	sub.w	r4, r4, lr
 8000ed8:	fa1f fe83 	uxth.w	lr, r3
 8000edc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ee0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ee8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eec:	45a4      	cmp	ip, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x1ce>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ef6:	f080 8082 	bcs.w	8000ffe <__udivmoddi4+0x2ca>
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d97f      	bls.n	8000ffe <__udivmoddi4+0x2ca>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	443c      	add	r4, r7
 8000f02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f06:	eba4 040c 	sub.w	r4, r4, ip
 8000f0a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f0e:	4564      	cmp	r4, ip
 8000f10:	4673      	mov	r3, lr
 8000f12:	46e1      	mov	r9, ip
 8000f14:	d362      	bcc.n	8000fdc <__udivmoddi4+0x2a8>
 8000f16:	d05f      	beq.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x1fe>
 8000f1a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f1e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f22:	fa04 f606 	lsl.w	r6, r4, r6
 8000f26:	fa22 f301 	lsr.w	r3, r2, r1
 8000f2a:	431e      	orrs	r6, r3
 8000f2c:	40cc      	lsrs	r4, r1
 8000f2e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f32:	2100      	movs	r1, #0
 8000f34:	e74f      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000f36:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f3a:	0c01      	lsrs	r1, r0, #16
 8000f3c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f40:	b280      	uxth	r0, r0
 8000f42:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f46:	463b      	mov	r3, r7
 8000f48:	4638      	mov	r0, r7
 8000f4a:	463c      	mov	r4, r7
 8000f4c:	46b8      	mov	r8, r7
 8000f4e:	46be      	mov	lr, r7
 8000f50:	2620      	movs	r6, #32
 8000f52:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f56:	eba2 0208 	sub.w	r2, r2, r8
 8000f5a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f5e:	e766      	b.n	8000e2e <__udivmoddi4+0xfa>
 8000f60:	4601      	mov	r1, r0
 8000f62:	e718      	b.n	8000d96 <__udivmoddi4+0x62>
 8000f64:	4610      	mov	r0, r2
 8000f66:	e72c      	b.n	8000dc2 <__udivmoddi4+0x8e>
 8000f68:	f1c6 0220 	rsb	r2, r6, #32
 8000f6c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f70:	40b7      	lsls	r7, r6
 8000f72:	40b1      	lsls	r1, r6
 8000f74:	fa20 f202 	lsr.w	r2, r0, r2
 8000f78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f82:	b2bc      	uxth	r4, r7
 8000f84:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f8e:	fb08 f904 	mul.w	r9, r8, r4
 8000f92:	40b0      	lsls	r0, r6
 8000f94:	4589      	cmp	r9, r1
 8000f96:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f9a:	b280      	uxth	r0, r0
 8000f9c:	d93e      	bls.n	800101c <__udivmoddi4+0x2e8>
 8000f9e:	1879      	adds	r1, r7, r1
 8000fa0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fa4:	d201      	bcs.n	8000faa <__udivmoddi4+0x276>
 8000fa6:	4589      	cmp	r9, r1
 8000fa8:	d81f      	bhi.n	8000fea <__udivmoddi4+0x2b6>
 8000faa:	eba1 0109 	sub.w	r1, r1, r9
 8000fae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb2:	fb09 f804 	mul.w	r8, r9, r4
 8000fb6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fba:	b292      	uxth	r2, r2
 8000fbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fc0:	4542      	cmp	r2, r8
 8000fc2:	d229      	bcs.n	8001018 <__udivmoddi4+0x2e4>
 8000fc4:	18ba      	adds	r2, r7, r2
 8000fc6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fca:	d2c4      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fcc:	4542      	cmp	r2, r8
 8000fce:	d2c2      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fd0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd4:	443a      	add	r2, r7
 8000fd6:	e7be      	b.n	8000f56 <__udivmoddi4+0x222>
 8000fd8:	45f0      	cmp	r8, lr
 8000fda:	d29d      	bcs.n	8000f18 <__udivmoddi4+0x1e4>
 8000fdc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fe0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	46e1      	mov	r9, ip
 8000fe8:	e796      	b.n	8000f18 <__udivmoddi4+0x1e4>
 8000fea:	eba7 0909 	sub.w	r9, r7, r9
 8000fee:	4449      	add	r1, r9
 8000ff0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	e7db      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000ffe:	4673      	mov	r3, lr
 8001000:	e77f      	b.n	8000f02 <__udivmoddi4+0x1ce>
 8001002:	4650      	mov	r0, sl
 8001004:	e766      	b.n	8000ed4 <__udivmoddi4+0x1a0>
 8001006:	4608      	mov	r0, r1
 8001008:	e6fd      	b.n	8000e06 <__udivmoddi4+0xd2>
 800100a:	443b      	add	r3, r7
 800100c:	3a02      	subs	r2, #2
 800100e:	e733      	b.n	8000e78 <__udivmoddi4+0x144>
 8001010:	f1ac 0c02 	sub.w	ip, ip, #2
 8001014:	443b      	add	r3, r7
 8001016:	e71c      	b.n	8000e52 <__udivmoddi4+0x11e>
 8001018:	4649      	mov	r1, r9
 800101a:	e79c      	b.n	8000f56 <__udivmoddi4+0x222>
 800101c:	eba1 0109 	sub.w	r1, r1, r9
 8001020:	46c4      	mov	ip, r8
 8001022:	fbb1 f9fe 	udiv	r9, r1, lr
 8001026:	fb09 f804 	mul.w	r8, r9, r4
 800102a:	e7c4      	b.n	8000fb6 <__udivmoddi4+0x282>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <Kinematics_Inverse>:
 *   L = WHEEL_BASE (distancia entre ruedas)
 *   vx = velocidad lineal del centro del rover
 *   wz = velocidad angular del rover (positivo = giro antihorario)
 */
WheelVelocities_t Kinematics_Inverse(float vx, float wz)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b08a      	sub	sp, #40	@ 0x28
 8001034:	af00      	add	r7, sp, #0
 8001036:	ed87 0a03 	vstr	s0, [r7, #12]
 800103a:	edc7 0a02 	vstr	s1, [r7, #8]
    WheelVelocities_t wheels;

    // Clculo del modelo diferencial
    float half_base = WHEEL_BASE / 2.0f;
 800103e:	f04f 5378 	mov.w	r3, #1040187392	@ 0x3e000000
 8001042:	627b      	str	r3, [r7, #36]	@ 0x24

    wheels.vR = vx + (half_base * wz);
 8001044:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001048:	edd7 7a02 	vldr	s15, [r7, #8]
 800104c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001050:	edd7 7a03 	vldr	s15, [r7, #12]
 8001054:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001058:	edc7 7a05 	vstr	s15, [r7, #20]
    wheels.vL = vx - (half_base * wz);
 800105c:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001060:	edd7 7a02 	vldr	s15, [r7, #8]
 8001064:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001068:	ed97 7a03 	vldr	s14, [r7, #12]
 800106c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001070:	edc7 7a06 	vstr	s15, [r7, #24]

    // Saturar velocidades a lmites fsicos
    Kinematics_SaturateWheels(&wheels);
 8001074:	f107 0314 	add.w	r3, r7, #20
 8001078:	4618      	mov	r0, r3
 800107a:	f000 f843 	bl	8001104 <Kinematics_SaturateWheels>

    return wheels;
 800107e:	f107 031c 	add.w	r3, r7, #28
 8001082:	f107 0214 	add.w	r2, r7, #20
 8001086:	e892 0003 	ldmia.w	r2, {r0, r1}
 800108a:	e883 0003 	stmia.w	r3, {r0, r1}
 800108e:	69fa      	ldr	r2, [r7, #28]
 8001090:	6a3b      	ldr	r3, [r7, #32]
 8001092:	ee07 2a10 	vmov	s14, r2
 8001096:	ee07 3a90 	vmov	s15, r3
}
 800109a:	eeb0 0a47 	vmov.f32	s0, s14
 800109e:	eef0 0a67 	vmov.f32	s1, s15
 80010a2:	3728      	adds	r7, #40	@ 0x28
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}

080010a8 <Kinematics_VelocityToRPM>:
 *
 * Frmula:
 *   RPM = (velocidad / permetro_rueda) * 60
 */
float Kinematics_VelocityToRPM(float velocity)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b084      	sub	sp, #16
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	ed87 0a01 	vstr	s0, [r7, #4]
    // velocity [m/s] = (RPM / 60) * circumference
    // RPM = (velocity / circumference) * 60

    float rpm = (velocity / WHEEL_CIRCUMFERENCE) * 60.0f;
 80010b2:	6878      	ldr	r0, [r7, #4]
 80010b4:	f7ff fa50 	bl	8000558 <__aeabi_f2d>
 80010b8:	a310      	add	r3, pc, #64	@ (adr r3, 80010fc <Kinematics_VelocityToRPM+0x54>)
 80010ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010be:	f7ff fbcd 	bl	800085c <__aeabi_ddiv>
 80010c2:	4602      	mov	r2, r0
 80010c4:	460b      	mov	r3, r1
 80010c6:	4610      	mov	r0, r2
 80010c8:	4619      	mov	r1, r3
 80010ca:	f04f 0200 	mov.w	r2, #0
 80010ce:	4b0a      	ldr	r3, [pc, #40]	@ (80010f8 <Kinematics_VelocityToRPM+0x50>)
 80010d0:	f7ff fa9a 	bl	8000608 <__aeabi_dmul>
 80010d4:	4602      	mov	r2, r0
 80010d6:	460b      	mov	r3, r1
 80010d8:	4610      	mov	r0, r2
 80010da:	4619      	mov	r1, r3
 80010dc:	f7ff fd8c 	bl	8000bf8 <__aeabi_d2f>
 80010e0:	4603      	mov	r3, r0
 80010e2:	60fb      	str	r3, [r7, #12]
    return rpm;
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	ee07 3a90 	vmov	s15, r3
}
 80010ea:	eeb0 0a67 	vmov.f32	s0, s15
 80010ee:	3710      	adds	r7, #16
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}
 80010f4:	f3af 8000 	nop.w
 80010f8:	404e0000 	.word	0x404e0000
 80010fc:	3d4fdff8 	.word	0x3d4fdff8
 8001100:	3fda2357 	.word	0x3fda2357

08001104 <Kinematics_SaturateWheels>:

/**
 * @brief Satura velocidades de ruedas a lmites fsicos
 */
void Kinematics_SaturateWheels(WheelVelocities_t *wheels)
{
 8001104:	b480      	push	{r7}
 8001106:	b083      	sub	sp, #12
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
    // Saturar rueda derecha
    if (wheels->vR > MAX_WHEEL_VELOCITY) {
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	edd3 7a00 	vldr	s15, [r3]
 8001112:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001116:	eef4 7ac7 	vcmpe.f32	s15, s14
 800111a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800111e:	dd04      	ble.n	800112a <Kinematics_SaturateWheels+0x26>
        wheels->vR = MAX_WHEEL_VELOCITY;
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001126:	601a      	str	r2, [r3, #0]
 8001128:	e00c      	b.n	8001144 <Kinematics_SaturateWheels+0x40>
    } else if (wheels->vR < -MAX_WHEEL_VELOCITY) {
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	edd3 7a00 	vldr	s15, [r3]
 8001130:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8001134:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001138:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800113c:	d502      	bpl.n	8001144 <Kinematics_SaturateWheels+0x40>
        wheels->vR = -MAX_WHEEL_VELOCITY;
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	4a22      	ldr	r2, [pc, #136]	@ (80011cc <Kinematics_SaturateWheels+0xc8>)
 8001142:	601a      	str	r2, [r3, #0]
    }

    // Aplicar zona muerta
    if (fabsf(wheels->vR) < MIN_WHEEL_VELOCITY) {
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	edd3 7a00 	vldr	s15, [r3]
 800114a:	eef0 7ae7 	vabs.f32	s15, s15
 800114e:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 80011d0 <Kinematics_SaturateWheels+0xcc>
 8001152:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001156:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800115a:	d503      	bpl.n	8001164 <Kinematics_SaturateWheels+0x60>
        wheels->vR = 0.0f;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	f04f 0200 	mov.w	r2, #0
 8001162:	601a      	str	r2, [r3, #0]
    }

    // Saturar rueda izquierda
    if (wheels->vL > MAX_WHEEL_VELOCITY) {
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	edd3 7a01 	vldr	s15, [r3, #4]
 800116a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800116e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001172:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001176:	dd04      	ble.n	8001182 <Kinematics_SaturateWheels+0x7e>
        wheels->vL = MAX_WHEEL_VELOCITY;
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800117e:	605a      	str	r2, [r3, #4]
 8001180:	e00c      	b.n	800119c <Kinematics_SaturateWheels+0x98>
    } else if (wheels->vL < -MAX_WHEEL_VELOCITY) {
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	edd3 7a01 	vldr	s15, [r3, #4]
 8001188:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800118c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001190:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001194:	d502      	bpl.n	800119c <Kinematics_SaturateWheels+0x98>
        wheels->vL = -MAX_WHEEL_VELOCITY;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	4a0c      	ldr	r2, [pc, #48]	@ (80011cc <Kinematics_SaturateWheels+0xc8>)
 800119a:	605a      	str	r2, [r3, #4]
    }

    // Aplicar zona muerta
    if (fabsf(wheels->vL) < MIN_WHEEL_VELOCITY) {
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	edd3 7a01 	vldr	s15, [r3, #4]
 80011a2:	eef0 7ae7 	vabs.f32	s15, s15
 80011a6:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 80011d0 <Kinematics_SaturateWheels+0xcc>
 80011aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011b2:	d400      	bmi.n	80011b6 <Kinematics_SaturateWheels+0xb2>
        wheels->vL = 0.0f;
    }
}
 80011b4:	e003      	b.n	80011be <Kinematics_SaturateWheels+0xba>
        wheels->vL = 0.0f;
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	f04f 0200 	mov.w	r2, #0
 80011bc:	605a      	str	r2, [r3, #4]
}
 80011be:	bf00      	nop
 80011c0:	370c      	adds	r7, #12
 80011c2:	46bd      	mov	sp, r7
 80011c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c8:	4770      	bx	lr
 80011ca:	bf00      	nop
 80011cc:	bf800000 	.word	0xbf800000
 80011d0:	3d4ccccd 	.word	0x3d4ccccd

080011d4 <PWM_FromWheelVelocities>:
/**
 * @brief Convierte velocidades de ruedas a comandos PWM
 */
PWM_Commands_t PWM_FromWheelVelocities(WheelVelocities_t wheels,
                                       PWM_Compensation_t *comp)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b088      	sub	sp, #32
 80011d8:	af00      	add	r7, sp, #0
 80011da:	60f8      	str	r0, [r7, #12]
 80011dc:	eeb0 7a40 	vmov.f32	s14, s0
 80011e0:	eef0 7a60 	vmov.f32	s15, s1
 80011e4:	6039      	str	r1, [r7, #0]
 80011e6:	ed87 7a01 	vstr	s14, [r7, #4]
 80011ea:	edc7 7a02 	vstr	s15, [r7, #8]
    PWM_Commands_t commands;

    // Determinar direccin y valor absoluto de velocidades
    commands.dir_right = (wheels.vR >= 0) ? 0 : 1;  // 0=adelante, 1=atrs
 80011ee:	edd7 7a01 	vldr	s15, [r7, #4]
 80011f2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80011f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011fa:	bfac      	ite	ge
 80011fc:	2301      	movge	r3, #1
 80011fe:	2300      	movlt	r3, #0
 8001200:	b2db      	uxtb	r3, r3
 8001202:	f083 0301 	eor.w	r3, r3, #1
 8001206:	b2db      	uxtb	r3, r3
 8001208:	b2db      	uxtb	r3, r3
 800120a:	753b      	strb	r3, [r7, #20]
    commands.dir_left = (wheels.vL >= 0) ? 0 : 1;
 800120c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001210:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001214:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001218:	bfac      	ite	ge
 800121a:	2301      	movge	r3, #1
 800121c:	2300      	movlt	r3, #0
 800121e:	b2db      	uxtb	r3, r3
 8001220:	f083 0301 	eor.w	r3, r3, #1
 8001224:	b2db      	uxtb	r3, r3
 8001226:	b2db      	uxtb	r3, r3
 8001228:	757b      	strb	r3, [r7, #21]

    float abs_vR = fabsf(wheels.vR);
 800122a:	edd7 7a01 	vldr	s15, [r7, #4]
 800122e:	eef0 7ae7 	vabs.f32	s15, s15
 8001232:	edc7 7a07 	vstr	s15, [r7, #28]
    float abs_vL = fabsf(wheels.vL);
 8001236:	edd7 7a02 	vldr	s15, [r7, #8]
 800123a:	eef0 7ae7 	vabs.f32	s15, s15
 800123e:	edc7 7a06 	vstr	s15, [r7, #24]

    // Convertir velocidades a PWM base
    commands.pwm_right = PWM_VelocityToDuty(abs_vR);
 8001242:	ed97 0a07 	vldr	s0, [r7, #28]
 8001246:	f000 f857 	bl	80012f8 <PWM_VelocityToDuty>
 800124a:	4603      	mov	r3, r0
 800124c:	823b      	strh	r3, [r7, #16]
    commands.pwm_left = PWM_VelocityToDuty(abs_vL);
 800124e:	ed97 0a06 	vldr	s0, [r7, #24]
 8001252:	f000 f851 	bl	80012f8 <PWM_VelocityToDuty>
 8001256:	4603      	mov	r3, r0
 8001258:	827b      	strh	r3, [r7, #18]

    // Aplicar compensaciones si estn habilitadas
    if (comp != NULL) {
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	2b00      	cmp	r3, #0
 800125e:	d033      	beq.n	80012c8 <PWM_FromWheelVelocities+0xf4>
        if (comp->enable_battery_comp) {
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	7b1b      	ldrb	r3, [r3, #12]
 8001264:	2b00      	cmp	r3, #0
 8001266:	d015      	beq.n	8001294 <PWM_FromWheelVelocities+0xc0>
            commands.pwm_right = PWM_CompensateBattery(commands.pwm_right,
 8001268:	8a3a      	ldrh	r2, [r7, #16]
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	edd3 7a00 	vldr	s15, [r3]
 8001270:	eeb0 0a67 	vmov.f32	s0, s15
 8001274:	4610      	mov	r0, r2
 8001276:	f000 f90b 	bl	8001490 <PWM_CompensateBattery>
 800127a:	4603      	mov	r3, r0
 800127c:	823b      	strh	r3, [r7, #16]
                                                        comp->battery_voltage);
            commands.pwm_left = PWM_CompensateBattery(commands.pwm_left,
 800127e:	8a7a      	ldrh	r2, [r7, #18]
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	edd3 7a00 	vldr	s15, [r3]
 8001286:	eeb0 0a67 	vmov.f32	s0, s15
 800128a:	4610      	mov	r0, r2
 800128c:	f000 f900 	bl	8001490 <PWM_CompensateBattery>
 8001290:	4603      	mov	r3, r0
 8001292:	827b      	strh	r3, [r7, #18]
                                                       comp->battery_voltage);
        }

        if (comp->enable_slope_comp) {
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	7b5b      	ldrb	r3, [r3, #13]
 8001298:	2b00      	cmp	r3, #0
 800129a:	d015      	beq.n	80012c8 <PWM_FromWheelVelocities+0xf4>
            commands.pwm_right = PWM_CompensateSlope(commands.pwm_right,
 800129c:	8a3a      	ldrh	r2, [r7, #16]
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	edd3 7a01 	vldr	s15, [r3, #4]
 80012a4:	eeb0 0a67 	vmov.f32	s0, s15
 80012a8:	4610      	mov	r0, r2
 80012aa:	f000 f935 	bl	8001518 <PWM_CompensateSlope>
 80012ae:	4603      	mov	r3, r0
 80012b0:	823b      	strh	r3, [r7, #16]
                                                      comp->pitch_angle);
            commands.pwm_left = PWM_CompensateSlope(commands.pwm_left,
 80012b2:	8a7a      	ldrh	r2, [r7, #18]
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	edd3 7a01 	vldr	s15, [r3, #4]
 80012ba:	eeb0 0a67 	vmov.f32	s0, s15
 80012be:	4610      	mov	r0, r2
 80012c0:	f000 f92a 	bl	8001518 <PWM_CompensateSlope>
 80012c4:	4603      	mov	r3, r0
 80012c6:	827b      	strh	r3, [r7, #18]
                                                     comp->pitch_angle);
        }
    }

    // Saturar a lmites seguros
    commands.pwm_right = saturate_PWM(commands.pwm_right);
 80012c8:	8a3b      	ldrh	r3, [r7, #16]
 80012ca:	4618      	mov	r0, r3
 80012cc:	f000 f96e 	bl	80015ac <saturate_PWM>
 80012d0:	4603      	mov	r3, r0
 80012d2:	823b      	strh	r3, [r7, #16]
    commands.pwm_left = saturate_PWM(commands.pwm_left);
 80012d4:	8a7b      	ldrh	r3, [r7, #18]
 80012d6:	4618      	mov	r0, r3
 80012d8:	f000 f968 	bl	80015ac <saturate_PWM>
 80012dc:	4603      	mov	r3, r0
 80012de:	827b      	strh	r3, [r7, #18]

    return commands;
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	461a      	mov	r2, r3
 80012e4:	f107 0310 	add.w	r3, r7, #16
 80012e8:	6818      	ldr	r0, [r3, #0]
 80012ea:	6010      	str	r0, [r2, #0]
 80012ec:	889b      	ldrh	r3, [r3, #4]
 80012ee:	8093      	strh	r3, [r2, #4]
}
 80012f0:	68f8      	ldr	r0, [r7, #12]
 80012f2:	3720      	adds	r7, #32
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}

080012f8 <PWM_VelocityToDuty>:

/**
 * @brief Convierte velocidad [m/s] a PWM usando LUT
 */
uint16_t PWM_VelocityToDuty(float velocity)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b084      	sub	sp, #16
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	ed87 0a01 	vstr	s0, [r7, #4]
    // Manejar caso de velocidad cero
    if (fabsf(velocity) < 0.01f) {
 8001302:	edd7 7a01 	vldr	s15, [r7, #4]
 8001306:	eef0 7ae7 	vabs.f32	s15, s15
 800130a:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 800133c <PWM_VelocityToDuty+0x44>
 800130e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001312:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001316:	d501      	bpl.n	800131c <PWM_VelocityToDuty+0x24>
        return 0;
 8001318:	2300      	movs	r3, #0
 800131a:	e00a      	b.n	8001332 <PWM_VelocityToDuty+0x3a>
    }

    // Convertir velocidad a RPM
    float rpm = Kinematics_VelocityToRPM(velocity);
 800131c:	ed97 0a01 	vldr	s0, [r7, #4]
 8001320:	f7ff fec2 	bl	80010a8 <Kinematics_VelocityToRPM>
 8001324:	ed87 0a03 	vstr	s0, [r7, #12]

    // Mapear RPM a PWM usando LUT
    return PWM_RPMToDuty(rpm);
 8001328:	ed97 0a03 	vldr	s0, [r7, #12]
 800132c:	f000 f808 	bl	8001340 <PWM_RPMToDuty>
 8001330:	4603      	mov	r3, r0
}
 8001332:	4618      	mov	r0, r3
 8001334:	3710      	adds	r7, #16
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	3c23d70a 	.word	0x3c23d70a

08001340 <PWM_RPMToDuty>:

/**
 * @brief Mapea RPM a PWM usando interpolacin lineal en LUT
 */
uint16_t PWM_RPMToDuty(float rpm)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b082      	sub	sp, #8
 8001344:	af00      	add	r7, sp, #0
 8001346:	ed87 0a01 	vstr	s0, [r7, #4]
    // Caso especial: RPM muy bajo (zona muerta)
    if (rpm < PWM_LUT[1].rpm) {
 800134a:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 80013a4 <PWM_RPMToDuty+0x64>
 800134e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001352:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001356:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800135a:	d50d      	bpl.n	8001378 <PWM_RPMToDuty+0x38>
        if (rpm < 10.0f) {
 800135c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001360:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001364:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001368:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800136c:	d501      	bpl.n	8001372 <PWM_RPMToDuty+0x32>
            return 0;  // Completamente parado
 800136e:	2300      	movs	r3, #0
 8001370:	e013      	b.n	800139a <PWM_RPMToDuty+0x5a>
        } else {
            return PWM_MIN_DUTY;  // PWM mnimo para vencer friccin
 8001372:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8001376:	e010      	b.n	800139a <PWM_RPMToDuty+0x5a>
        }
    }

    // Caso especial: RPM muy alto (saturacin)
    if (rpm >= PWM_LUT[LUT_SIZE - 1].rpm) {
 8001378:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80013a8 <PWM_RPMToDuty+0x68>
 800137c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001380:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001384:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001388:	db02      	blt.n	8001390 <PWM_RPMToDuty+0x50>
        return PWM_MAX_DUTY;
 800138a:	f44f 7348 	mov.w	r3, #800	@ 0x320
 800138e:	e004      	b.n	800139a <PWM_RPMToDuty+0x5a>
    }

    // Interpolacin lineal
    return interpolate_LUT(rpm);
 8001390:	ed97 0a01 	vldr	s0, [r7, #4]
 8001394:	f000 f80a 	bl	80013ac <interpolate_LUT>
 8001398:	4603      	mov	r3, r0
}
 800139a:	4618      	mov	r0, r3
 800139c:	3708      	adds	r7, #8
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	42a80000 	.word	0x42a80000
 80013a8:	448fc000 	.word	0x448fc000

080013ac <interpolate_LUT>:

/**
 * @brief Interpola linealmente en la LUT
 */
static uint16_t interpolate_LUT(float rpm)
{
 80013ac:	b480      	push	{r7}
 80013ae:	b089      	sub	sp, #36	@ 0x24
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	ed87 0a01 	vstr	s0, [r7, #4]
    // Buscar segmento de la LUT donde cae el RPM
    for (int i = 0; i < LUT_SIZE - 1; i++) {
 80013b6:	2300      	movs	r3, #0
 80013b8:	61fb      	str	r3, [r7, #28]
 80013ba:	e05c      	b.n	8001476 <interpolate_LUT+0xca>
        if (rpm >= PWM_LUT[i].rpm && rpm < PWM_LUT[i + 1].rpm) {
 80013bc:	4a33      	ldr	r2, [pc, #204]	@ (800148c <interpolate_LUT+0xe0>)
 80013be:	69fb      	ldr	r3, [r7, #28]
 80013c0:	00db      	lsls	r3, r3, #3
 80013c2:	4413      	add	r3, r2
 80013c4:	edd3 7a00 	vldr	s15, [r3]
 80013c8:	ed97 7a01 	vldr	s14, [r7, #4]
 80013cc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013d4:	db4c      	blt.n	8001470 <interpolate_LUT+0xc4>
 80013d6:	69fb      	ldr	r3, [r7, #28]
 80013d8:	3301      	adds	r3, #1
 80013da:	4a2c      	ldr	r2, [pc, #176]	@ (800148c <interpolate_LUT+0xe0>)
 80013dc:	00db      	lsls	r3, r3, #3
 80013de:	4413      	add	r3, r2
 80013e0:	edd3 7a00 	vldr	s15, [r3]
 80013e4:	ed97 7a01 	vldr	s14, [r7, #4]
 80013e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013f0:	d53e      	bpl.n	8001470 <interpolate_LUT+0xc4>
            // Interpolacin lineal entre puntos i e i+1
            float rpm_low = PWM_LUT[i].rpm;
 80013f2:	4a26      	ldr	r2, [pc, #152]	@ (800148c <interpolate_LUT+0xe0>)
 80013f4:	69fb      	ldr	r3, [r7, #28]
 80013f6:	00db      	lsls	r3, r3, #3
 80013f8:	4413      	add	r3, r2
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	61bb      	str	r3, [r7, #24]
            float rpm_high = PWM_LUT[i + 1].rpm;
 80013fe:	69fb      	ldr	r3, [r7, #28]
 8001400:	3301      	adds	r3, #1
 8001402:	4a22      	ldr	r2, [pc, #136]	@ (800148c <interpolate_LUT+0xe0>)
 8001404:	00db      	lsls	r3, r3, #3
 8001406:	4413      	add	r3, r2
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	617b      	str	r3, [r7, #20]
            uint16_t pwm_low = PWM_LUT[i].pwm;
 800140c:	4a1f      	ldr	r2, [pc, #124]	@ (800148c <interpolate_LUT+0xe0>)
 800140e:	69fb      	ldr	r3, [r7, #28]
 8001410:	00db      	lsls	r3, r3, #3
 8001412:	4413      	add	r3, r2
 8001414:	889b      	ldrh	r3, [r3, #4]
 8001416:	827b      	strh	r3, [r7, #18]
            uint16_t pwm_high = PWM_LUT[i + 1].pwm;
 8001418:	69fb      	ldr	r3, [r7, #28]
 800141a:	3301      	adds	r3, #1
 800141c:	4a1b      	ldr	r2, [pc, #108]	@ (800148c <interpolate_LUT+0xe0>)
 800141e:	00db      	lsls	r3, r3, #3
 8001420:	4413      	add	r3, r2
 8001422:	889b      	ldrh	r3, [r3, #4]
 8001424:	823b      	strh	r3, [r7, #16]

            // Factor de interpolacin
            float factor = (rpm - rpm_low) / (rpm_high - rpm_low);
 8001426:	ed97 7a01 	vldr	s14, [r7, #4]
 800142a:	edd7 7a06 	vldr	s15, [r7, #24]
 800142e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001432:	ed97 7a05 	vldr	s14, [r7, #20]
 8001436:	edd7 7a06 	vldr	s15, [r7, #24]
 800143a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800143e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001442:	edc7 7a03 	vstr	s15, [r7, #12]

            // PWM interpolado
            uint16_t pwm = pwm_low + (uint16_t)(factor * (pwm_high - pwm_low));
 8001446:	8a3a      	ldrh	r2, [r7, #16]
 8001448:	8a7b      	ldrh	r3, [r7, #18]
 800144a:	1ad3      	subs	r3, r2, r3
 800144c:	ee07 3a90 	vmov	s15, r3
 8001450:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001454:	edd7 7a03 	vldr	s15, [r7, #12]
 8001458:	ee67 7a27 	vmul.f32	s15, s14, s15
 800145c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001460:	ee17 3a90 	vmov	r3, s15
 8001464:	b29a      	uxth	r2, r3
 8001466:	8a7b      	ldrh	r3, [r7, #18]
 8001468:	4413      	add	r3, r2
 800146a:	817b      	strh	r3, [r7, #10]

            return pwm;
 800146c:	897b      	ldrh	r3, [r7, #10]
 800146e:	e007      	b.n	8001480 <interpolate_LUT+0xd4>
    for (int i = 0; i < LUT_SIZE - 1; i++) {
 8001470:	69fb      	ldr	r3, [r7, #28]
 8001472:	3301      	adds	r3, #1
 8001474:	61fb      	str	r3, [r7, #28]
 8001476:	69fb      	ldr	r3, [r7, #28]
 8001478:	2b0a      	cmp	r3, #10
 800147a:	dd9f      	ble.n	80013bc <interpolate_LUT+0x10>
        }
    }

    // Fallback (no debera llegar aqu)
    return PWM_MIN_DUTY;
 800147c:	f44f 7396 	mov.w	r3, #300	@ 0x12c
}
 8001480:	4618      	mov	r0, r3
 8001482:	3724      	adds	r7, #36	@ 0x24
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr
 800148c:	08014918 	.word	0x08014918

08001490 <PWM_CompensateBattery>:
 *
 * Modelo: Si el voltaje baja, aumentar PWM proporcionalmente
 * PWM_compensado = PWM_base * (V_ref / V_actual)
 */
uint16_t PWM_CompensateBattery(uint16_t pwm, float voltage)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b084      	sub	sp, #16
 8001494:	af00      	add	r7, sp, #0
 8001496:	4603      	mov	r3, r0
 8001498:	ed87 0a00 	vstr	s0, [r7]
 800149c:	80fb      	strh	r3, [r7, #6]
    // Validar voltaje (rango tpico Li-Po 3S: 9.0V - 12.6V)
    if (voltage < 9.0f) voltage = 9.0f;
 800149e:	edd7 7a00 	vldr	s15, [r7]
 80014a2:	eeb2 7a02 	vmov.f32	s14, #34	@ 0x41100000  9.0
 80014a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ae:	d501      	bpl.n	80014b4 <PWM_CompensateBattery+0x24>
 80014b0:	4b15      	ldr	r3, [pc, #84]	@ (8001508 <PWM_CompensateBattery+0x78>)
 80014b2:	603b      	str	r3, [r7, #0]
    if (voltage > 12.6f) voltage = 12.6f;
 80014b4:	edd7 7a00 	vldr	s15, [r7]
 80014b8:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 800150c <PWM_CompensateBattery+0x7c>
 80014bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014c4:	dd01      	ble.n	80014ca <PWM_CompensateBattery+0x3a>
 80014c6:	4b12      	ldr	r3, [pc, #72]	@ (8001510 <PWM_CompensateBattery+0x80>)
 80014c8:	603b      	str	r3, [r7, #0]

    // Factor de compensacin
    float factor = PWM_VOLTAGE_REF / voltage;
 80014ca:	eddf 6a12 	vldr	s13, [pc, #72]	@ 8001514 <PWM_CompensateBattery+0x84>
 80014ce:	ed97 7a00 	vldr	s14, [r7]
 80014d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014d6:	edc7 7a03 	vstr	s15, [r7, #12]

    // Aplicar compensacin
    uint16_t compensated = (uint16_t)(pwm * factor);
 80014da:	88fb      	ldrh	r3, [r7, #6]
 80014dc:	ee07 3a90 	vmov	s15, r3
 80014e0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014e4:	edd7 7a03 	vldr	s15, [r7, #12]
 80014e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014ec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80014f0:	ee17 3a90 	vmov	r3, s15
 80014f4:	817b      	strh	r3, [r7, #10]

    return saturate_PWM(compensated);
 80014f6:	897b      	ldrh	r3, [r7, #10]
 80014f8:	4618      	mov	r0, r3
 80014fa:	f000 f857 	bl	80015ac <saturate_PWM>
 80014fe:	4603      	mov	r3, r0
}
 8001500:	4618      	mov	r0, r3
 8001502:	3710      	adds	r7, #16
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}
 8001508:	41100000 	.word	0x41100000
 800150c:	4149999a 	.word	0x4149999a
 8001510:	4149999a 	.word	0x4149999a
 8001514:	40f33333 	.word	0x40f33333

08001518 <PWM_CompensateSlope>:
 * Modelo simplificado:
 * - Subiendo (pitch > 0): Aumentar PWM
 * - Bajando (pitch < 0): Reducir PWM (evitar acelerar cuesta abajo)
 */
uint16_t PWM_CompensateSlope(uint16_t pwm, float pitch)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b084      	sub	sp, #16
 800151c:	af00      	add	r7, sp, #0
 800151e:	4603      	mov	r3, r0
 8001520:	ed87 0a00 	vstr	s0, [r7]
 8001524:	80fb      	strh	r3, [r7, #6]
    // Limitar ngulos extremos (30 grados = 0.52 rad)
    if (pitch > 0.52f) pitch = 0.52f;
 8001526:	edd7 7a00 	vldr	s15, [r7]
 800152a:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8001598 <PWM_CompensateSlope+0x80>
 800152e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001532:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001536:	dd01      	ble.n	800153c <PWM_CompensateSlope+0x24>
 8001538:	4b18      	ldr	r3, [pc, #96]	@ (800159c <PWM_CompensateSlope+0x84>)
 800153a:	603b      	str	r3, [r7, #0]
    if (pitch < -0.52f) pitch = -0.52f;
 800153c:	edd7 7a00 	vldr	s15, [r7]
 8001540:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80015a0 <PWM_CompensateSlope+0x88>
 8001544:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001548:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800154c:	d501      	bpl.n	8001552 <PWM_CompensateSlope+0x3a>
 800154e:	4b15      	ldr	r3, [pc, #84]	@ (80015a4 <PWM_CompensateSlope+0x8c>)
 8001550:	603b      	str	r3, [r7, #0]

    // Factor de compensacin lineal
    // pitch = 0  factor = 1.0 (sin cambio)
    // pitch = +15  factor = 1.2 (20% ms PWM subiendo)
    // pitch = -15  factor = 0.8 (20% menos PWM bajando)
    float factor = 1.0f + (pitch * 0.8f);
 8001552:	edd7 7a00 	vldr	s15, [r7]
 8001556:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80015a8 <PWM_CompensateSlope+0x90>
 800155a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800155e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001562:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001566:	edc7 7a03 	vstr	s15, [r7, #12]

    // Aplicar compensacin
    uint16_t compensated = (uint16_t)(pwm * factor);
 800156a:	88fb      	ldrh	r3, [r7, #6]
 800156c:	ee07 3a90 	vmov	s15, r3
 8001570:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001574:	edd7 7a03 	vldr	s15, [r7, #12]
 8001578:	ee67 7a27 	vmul.f32	s15, s14, s15
 800157c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001580:	ee17 3a90 	vmov	r3, s15
 8001584:	817b      	strh	r3, [r7, #10]

    return saturate_PWM(compensated);
 8001586:	897b      	ldrh	r3, [r7, #10]
 8001588:	4618      	mov	r0, r3
 800158a:	f000 f80f 	bl	80015ac <saturate_PWM>
 800158e:	4603      	mov	r3, r0
}
 8001590:	4618      	mov	r0, r3
 8001592:	3710      	adds	r7, #16
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}
 8001598:	3f051eb8 	.word	0x3f051eb8
 800159c:	3f051eb8 	.word	0x3f051eb8
 80015a0:	bf051eb8 	.word	0xbf051eb8
 80015a4:	bf051eb8 	.word	0xbf051eb8
 80015a8:	3f4ccccd 	.word	0x3f4ccccd

080015ac <saturate_PWM>:

/**
 * @brief Satura PWM a lmites seguros
 */
static uint16_t saturate_PWM(uint16_t pwm)
{
 80015ac:	b480      	push	{r7}
 80015ae:	b083      	sub	sp, #12
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	4603      	mov	r3, r0
 80015b4:	80fb      	strh	r3, [r7, #6]
    if (pwm > PWM_MAX_DUTY) {
 80015b6:	88fb      	ldrh	r3, [r7, #6]
 80015b8:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 80015bc:	d902      	bls.n	80015c4 <saturate_PWM+0x18>
        return PWM_MAX_DUTY;
 80015be:	f44f 7348 	mov.w	r3, #800	@ 0x320
 80015c2:	e00a      	b.n	80015da <saturate_PWM+0x2e>
    } else if (pwm < PWM_MIN_DUTY && pwm > 0) {
 80015c4:	88fb      	ldrh	r3, [r7, #6]
 80015c6:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80015ca:	d205      	bcs.n	80015d8 <saturate_PWM+0x2c>
 80015cc:	88fb      	ldrh	r3, [r7, #6]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d002      	beq.n	80015d8 <saturate_PWM+0x2c>
        return PWM_MIN_DUTY;  // Evitar zona muerta
 80015d2:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 80015d6:	e000      	b.n	80015da <saturate_PWM+0x2e>
    }
    return pwm;
 80015d8:	88fb      	ldrh	r3, [r7, #6]
}
 80015da:	4618      	mov	r0, r3
 80015dc:	370c      	adds	r7, #12
 80015de:	46bd      	mov	sp, r7
 80015e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e4:	4770      	bx	lr
	...

080015e8 <PWM_InitCompensation>:

/**
 * @brief Inicializa compensaciones por defecto
 */
void PWM_InitCompensation(PWM_Compensation_t *comp)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b083      	sub	sp, #12
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
    comp->battery_voltage = PWM_VOLTAGE_REF;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	4a0b      	ldr	r2, [pc, #44]	@ (8001620 <PWM_InitCompensation+0x38>)
 80015f4:	601a      	str	r2, [r3, #0]
    comp->pitch_angle = 0.0f;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	f04f 0200 	mov.w	r2, #0
 80015fc:	605a      	str	r2, [r3, #4]
    comp->compensation_factor = 1.0f;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001604:	609a      	str	r2, [r3, #8]
    comp->enable_battery_comp = 0;  // Deshabilitado por defecto
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	2200      	movs	r2, #0
 800160a:	731a      	strb	r2, [r3, #12]
    comp->enable_slope_comp = 0;    // Deshabilitado por defecto
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2200      	movs	r2, #0
 8001610:	735a      	strb	r2, [r3, #13]
}
 8001612:	bf00      	nop
 8001614:	370c      	adds	r7, #12
 8001616:	46bd      	mov	sp, r7
 8001618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161c:	4770      	bx	lr
 800161e:	bf00      	nop
 8001620:	40f33333 	.word	0x40f33333

08001624 <PoseController_Init>:

/**
 * @brief Inicializa el controlador de pose con parmetros por defecto
 */
void PoseController_Init(PoseController_t *ctrl)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b082      	sub	sp, #8
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
    // Inicializar PID lineal (control de distancia)
    // Ganancias ajustadas para rover lento
    PID_Init(&ctrl->pid_linear,
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	eef6 2a00 	vmov.f32	s5, #96	@ 0x3f000000  0.5
 8001632:	ed9f 2a2b 	vldr	s4, [pc, #172]	@ 80016e0 <PoseController_Init+0xbc>
 8001636:	eef6 1a00 	vmov.f32	s3, #96	@ 0x3f000000  0.5
 800163a:	ed9f 1a2a 	vldr	s2, [pc, #168]	@ 80016e4 <PoseController_Init+0xc0>
 800163e:	eddf 0a2a 	vldr	s1, [pc, #168]	@ 80016e8 <PoseController_Init+0xc4>
 8001642:	ed9f 0a2a 	vldr	s0, [pc, #168]	@ 80016ec <PoseController_Init+0xc8>
 8001646:	4618      	mov	r0, r3
 8001648:	f000 fa04 	bl	8001a54 <PID_Init>
             0.5f,    // Integral max (anti-windup)
             0.0f,    // Output min (no retroceso)
             POSE_MAX_LINEAR_VELOCITY);

    // Inicializar PID angular (control de orientacin)
    PID_Init(&ctrl->pid_angular,
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	3320      	adds	r3, #32
 8001650:	eddf 2a27 	vldr	s5, [pc, #156]	@ 80016f0 <PoseController_Init+0xcc>
 8001654:	ed9f 2a27 	vldr	s4, [pc, #156]	@ 80016f4 <PoseController_Init+0xd0>
 8001658:	eddf 1a27 	vldr	s3, [pc, #156]	@ 80016f8 <PoseController_Init+0xd4>
 800165c:	ed9f 1a27 	vldr	s2, [pc, #156]	@ 80016fc <PoseController_Init+0xd8>
 8001660:	eddf 0a27 	vldr	s1, [pc, #156]	@ 8001700 <PoseController_Init+0xdc>
 8001664:	ed9f 0a27 	vldr	s0, [pc, #156]	@ 8001704 <PoseController_Init+0xe0>
 8001668:	4618      	mov	r0, r3
 800166a:	f000 f9f3 	bl	8001a54 <PID_Init>
             0.3f,    // Integral max
             -POSE_MAX_ANGULAR_VELOCITY,
             POSE_MAX_ANGULAR_VELOCITY);

    // Inicializar estado
    ctrl->x_actual = 0.0f;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	f04f 0200 	mov.w	r2, #0
 8001674:	641a      	str	r2, [r3, #64]	@ 0x40
    ctrl->y_actual = 0.0f;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	f04f 0200 	mov.w	r2, #0
 800167c:	645a      	str	r2, [r3, #68]	@ 0x44
    ctrl->theta_actual = 0.0f;
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	f04f 0200 	mov.w	r2, #0
 8001684:	649a      	str	r2, [r3, #72]	@ 0x48

    ctrl->x_target = 0.0f;
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	f04f 0200 	mov.w	r2, #0
 800168c:	64da      	str	r2, [r3, #76]	@ 0x4c
    ctrl->y_target = 0.0f;
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	f04f 0200 	mov.w	r2, #0
 8001694:	651a      	str	r2, [r3, #80]	@ 0x50
    ctrl->theta_target = 0.0f;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	f04f 0200 	mov.w	r2, #0
 800169c:	655a      	str	r2, [r3, #84]	@ 0x54

    ctrl->vx_cmd = 0.0f;
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	f04f 0200 	mov.w	r2, #0
 80016a4:	659a      	str	r2, [r3, #88]	@ 0x58
    ctrl->wz_cmd = 0.0f;
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	f04f 0200 	mov.w	r2, #0
 80016ac:	65da      	str	r2, [r3, #92]	@ 0x5c

    ctrl->target_reached = false;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	2200      	movs	r2, #0
 80016b2:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
    ctrl->orientation_aligned = false;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	2200      	movs	r2, #0
 80016ba:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
    ctrl->distance_to_target = 0.0f;
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	f04f 0200 	mov.w	r2, #0
 80016c4:	665a      	str	r2, [r3, #100]	@ 0x64
    ctrl->angle_error = 0.0f;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	f04f 0200 	mov.w	r2, #0
 80016cc:	669a      	str	r2, [r3, #104]	@ 0x68

    ctrl->pure_pursuit_mode = true;
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	2201      	movs	r2, #1
 80016d2:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c
}
 80016d6:	bf00      	nop
 80016d8:	3708      	adds	r7, #8
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	00000000 	.word	0x00000000
 80016e4:	3dcccccd 	.word	0x3dcccccd
 80016e8:	3d4ccccd 	.word	0x3d4ccccd
 80016ec:	3f4ccccd 	.word	0x3f4ccccd
 80016f0:	3f051eb8 	.word	0x3f051eb8
 80016f4:	bf051eb8 	.word	0xbf051eb8
 80016f8:	3e99999a 	.word	0x3e99999a
 80016fc:	3e19999a 	.word	0x3e19999a
 8001700:	3c23d70a 	.word	0x3c23d70a
 8001704:	3f99999a 	.word	0x3f99999a

08001708 <PoseController_Update>:
 * @brief Actualiza el controlador con la pose actual
 * LLAMAR A 20Hz (cada 50ms) desde ControlTask
 */
void PoseController_Update(PoseController_t *ctrl,
                          float x_actual, float y_actual, float theta_actual)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b088      	sub	sp, #32
 800170c:	af00      	add	r7, sp, #0
 800170e:	60f8      	str	r0, [r7, #12]
 8001710:	ed87 0a02 	vstr	s0, [r7, #8]
 8001714:	edc7 0a01 	vstr	s1, [r7, #4]
 8001718:	ed87 1a00 	vstr	s2, [r7]
    // Actualizar estado actual
    ctrl->x_actual = x_actual;
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	68ba      	ldr	r2, [r7, #8]
 8001720:	641a      	str	r2, [r3, #64]	@ 0x40
    ctrl->y_actual = y_actual;
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	687a      	ldr	r2, [r7, #4]
 8001726:	645a      	str	r2, [r3, #68]	@ 0x44
    ctrl->theta_actual = normalize_angle(theta_actual);
 8001728:	ed97 0a00 	vldr	s0, [r7]
 800172c:	f000 f924 	bl	8001978 <normalize_angle>
 8001730:	eef0 7a40 	vmov.f32	s15, s0
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48

    // Calcular error de posicin
    float dx = ctrl->x_target - ctrl->x_actual;
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	ed93 7a13 	vldr	s14, [r3, #76]	@ 0x4c
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8001746:	ee77 7a67 	vsub.f32	s15, s14, s15
 800174a:	edc7 7a07 	vstr	s15, [r7, #28]
    float dy = ctrl->y_target - ctrl->y_actual;
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 800175a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800175e:	edc7 7a06 	vstr	s15, [r7, #24]
    ctrl->distance_to_target = sqrtf(dx*dx + dy*dy);
 8001762:	edd7 7a07 	vldr	s15, [r7, #28]
 8001766:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800176a:	edd7 7a06 	vldr	s15, [r7, #24]
 800176e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001772:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001776:	eeb0 0a67 	vmov.f32	s0, s15
 800177a:	f011 fcdb 	bl	8013134 <sqrtf>
 800177e:	eef0 7a40 	vmov.f32	s15, s0
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	edc3 7a19 	vstr	s15, [r3, #100]	@ 0x64

    // Calcular ngulo deseado hacia el target
    float theta_desired = atan2f(dy, dx);
 8001788:	edd7 0a07 	vldr	s1, [r7, #28]
 800178c:	ed97 0a06 	vldr	s0, [r7, #24]
 8001790:	f011 fcce 	bl	8013130 <atan2f>
 8001794:	ed87 0a05 	vstr	s0, [r7, #20]
    ctrl->angle_error = angle_difference(theta_desired, ctrl->theta_actual);
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800179e:	eef0 0a67 	vmov.f32	s1, s15
 80017a2:	ed97 0a05 	vldr	s0, [r7, #20]
 80017a6:	f000 f93b 	bl	8001a20 <angle_difference>
 80017aa:	eef0 7a40 	vmov.f32	s15, s0
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	edc3 7a1a 	vstr	s15, [r3, #104]	@ 0x68

    // Verificar si llegamos al target
    if (ctrl->distance_to_target <= POSE_DISTANCE_THRESHOLD) {
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
 80017ba:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 8001914 <PoseController_Update+0x20c>
 80017be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017c6:	d80c      	bhi.n	80017e2 <PoseController_Update+0xda>
        ctrl->target_reached = true;
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	2201      	movs	r2, #1
 80017cc:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
        ctrl->vx_cmd = 0.0f;
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	f04f 0200 	mov.w	r2, #0
 80017d6:	659a      	str	r2, [r3, #88]	@ 0x58
        ctrl->wz_cmd = 0.0f;
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	f04f 0200 	mov.w	r2, #0
 80017de:	65da      	str	r2, [r3, #92]	@ 0x5c
        return;
 80017e0:	e095      	b.n	800190e <PoseController_Update+0x206>
    }

    // ESTRATEGIA DE CONTROL: Orientar primero, luego avanzar

    // Fase 1: Si el error angular es grande, solo girar
    if (fabsf(ctrl->angle_error) > POSE_ANGLE_THRESHOLD) {
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	edd3 7a1a 	vldr	s15, [r3, #104]	@ 0x68
 80017e8:	eef0 7ae7 	vabs.f32	s15, s15
 80017ec:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 8001918 <PoseController_Update+0x210>
 80017f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017f8:	dd1a      	ble.n	8001830 <PoseController_Update+0x128>
        ctrl->orientation_aligned = false;
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	2200      	movs	r2, #0
 80017fe:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
        ctrl->vx_cmd = 0.0f;  // No avanzar
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	f04f 0200 	mov.w	r2, #0
 8001808:	659a      	str	r2, [r3, #88]	@ 0x58
        ctrl->wz_cmd = PID_Update(&ctrl->pid_angular, ctrl->angle_error, POSE_CONTROL_DT);
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	f103 0220 	add.w	r2, r3, #32
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	edd3 7a1a 	vldr	s15, [r3, #104]	@ 0x68
 8001816:	eddf 0a41 	vldr	s1, [pc, #260]	@ 800191c <PoseController_Update+0x214>
 800181a:	eeb0 0a67 	vmov.f32	s0, s15
 800181e:	4610      	mov	r0, r2
 8001820:	f000 f948 	bl	8001ab4 <PID_Update>
 8001824:	eef0 7a40 	vmov.f32	s15, s0
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	edc3 7a17 	vstr	s15, [r3, #92]	@ 0x5c
 800182e:	e03a      	b.n	80018a6 <PoseController_Update+0x19e>
    }
    // Fase 2: Orientacin aceptable, avanzar con correccin angular
    else {
        ctrl->orientation_aligned = true;
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	2201      	movs	r2, #1
 8001834:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

        // Control lineal proporcional a la distancia
        ctrl->vx_cmd = PID_Update(&ctrl->pid_linear, ctrl->distance_to_target, POSE_CONTROL_DT);
 8001838:	68fa      	ldr	r2, [r7, #12]
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
 8001840:	eddf 0a36 	vldr	s1, [pc, #216]	@ 800191c <PoseController_Update+0x214>
 8001844:	eeb0 0a67 	vmov.f32	s0, s15
 8001848:	4610      	mov	r0, r2
 800184a:	f000 f933 	bl	8001ab4 <PID_Update>
 800184e:	eef0 7a40 	vmov.f32	s15, s0
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	edc3 7a16 	vstr	s15, [r3, #88]	@ 0x58

        // Correccin angular suave mientras avanza
        if (fabsf(ctrl->angle_error) > POSE_ANGLE_TOLERANCE) {
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	edd3 7a1a 	vldr	s15, [r3, #104]	@ 0x68
 800185e:	eef0 7ae7 	vabs.f32	s15, s15
 8001862:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8001920 <PoseController_Update+0x218>
 8001866:	eef4 7ac7 	vcmpe.f32	s15, s14
 800186a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800186e:	dd16      	ble.n	800189e <PoseController_Update+0x196>
            ctrl->wz_cmd = PID_Update(&ctrl->pid_angular, ctrl->angle_error, POSE_CONTROL_DT) * 0.5f;
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	f103 0220 	add.w	r2, r3, #32
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	edd3 7a1a 	vldr	s15, [r3, #104]	@ 0x68
 800187c:	eddf 0a27 	vldr	s1, [pc, #156]	@ 800191c <PoseController_Update+0x214>
 8001880:	eeb0 0a67 	vmov.f32	s0, s15
 8001884:	4610      	mov	r0, r2
 8001886:	f000 f915 	bl	8001ab4 <PID_Update>
 800188a:	eef0 7a40 	vmov.f32	s15, s0
 800188e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001892:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	edc3 7a17 	vstr	s15, [r3, #92]	@ 0x5c
 800189c:	e003      	b.n	80018a6 <PoseController_Update+0x19e>
        } else {
            ctrl->wz_cmd = 0.0f;
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	f04f 0200 	mov.w	r2, #0
 80018a4:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
    }

    // Saturar comandos (redundante pero seguro)
    if (ctrl->vx_cmd > POSE_MAX_LINEAR_VELOCITY) ctrl->vx_cmd = POSE_MAX_LINEAR_VELOCITY;
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 80018ac:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80018b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018b8:	dd03      	ble.n	80018c2 <PoseController_Update+0x1ba>
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 80018c0:	659a      	str	r2, [r3, #88]	@ 0x58
    if (ctrl->vx_cmd < 0.0f) ctrl->vx_cmd = 0.0f;
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 80018c8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018d0:	d503      	bpl.n	80018da <PoseController_Update+0x1d2>
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	f04f 0200 	mov.w	r2, #0
 80018d8:	659a      	str	r2, [r3, #88]	@ 0x58

    if (ctrl->wz_cmd > POSE_MAX_ANGULAR_VELOCITY) ctrl->wz_cmd = POSE_MAX_ANGULAR_VELOCITY;
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 80018e0:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8001924 <PoseController_Update+0x21c>
 80018e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018ec:	dd02      	ble.n	80018f4 <PoseController_Update+0x1ec>
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	4a0d      	ldr	r2, [pc, #52]	@ (8001928 <PoseController_Update+0x220>)
 80018f2:	65da      	str	r2, [r3, #92]	@ 0x5c
    if (ctrl->wz_cmd < -POSE_MAX_ANGULAR_VELOCITY) ctrl->wz_cmd = -POSE_MAX_ANGULAR_VELOCITY;
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 80018fa:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 800192c <PoseController_Update+0x224>
 80018fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001902:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001906:	d502      	bpl.n	800190e <PoseController_Update+0x206>
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	4a09      	ldr	r2, [pc, #36]	@ (8001930 <PoseController_Update+0x228>)
 800190c:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800190e:	3720      	adds	r7, #32
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}
 8001914:	3e99999a 	.word	0x3e99999a
 8001918:	3e2e147b 	.word	0x3e2e147b
 800191c:	3d4ccccd 	.word	0x3d4ccccd
 8001920:	3db22d0e 	.word	0x3db22d0e
 8001924:	3f051eb8 	.word	0x3f051eb8
 8001928:	3f051eb8 	.word	0x3f051eb8
 800192c:	bf051eb8 	.word	0xbf051eb8
 8001930:	bf051eb8 	.word	0xbf051eb8

08001934 <PoseController_Reset>:

/**
 * @brief Resetea el controlador
 */
void PoseController_Reset(PoseController_t *ctrl)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b082      	sub	sp, #8
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
    PID_Reset(&ctrl->pid_linear);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	4618      	mov	r0, r3
 8001940:	f000 f94e 	bl	8001be0 <PID_Reset>
    PID_Reset(&ctrl->pid_angular);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	3320      	adds	r3, #32
 8001948:	4618      	mov	r0, r3
 800194a:	f000 f949 	bl	8001be0 <PID_Reset>

    ctrl->vx_cmd = 0.0f;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	f04f 0200 	mov.w	r2, #0
 8001954:	659a      	str	r2, [r3, #88]	@ 0x58
    ctrl->wz_cmd = 0.0f;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	f04f 0200 	mov.w	r2, #0
 800195c:	65da      	str	r2, [r3, #92]	@ 0x5c
    ctrl->target_reached = false;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	2200      	movs	r2, #0
 8001962:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
    ctrl->orientation_aligned = false;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2200      	movs	r2, #0
 800196a:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
}
 800196e:	bf00      	nop
 8001970:	3708      	adds	r7, #8
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
	...

08001978 <normalize_angle>:

/**
 * @brief Normaliza ngulo a rango [-, ]
 */
float normalize_angle(float angle)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0
 800197e:	ed87 0a01 	vstr	s0, [r7, #4]
    while (angle > M_PI) angle -= 2.0f * M_PI;
 8001982:	e00f      	b.n	80019a4 <normalize_angle+0x2c>
 8001984:	6878      	ldr	r0, [r7, #4]
 8001986:	f7fe fde7 	bl	8000558 <__aeabi_f2d>
 800198a:	a31f      	add	r3, pc, #124	@ (adr r3, 8001a08 <normalize_angle+0x90>)
 800198c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001990:	f7fe fc82 	bl	8000298 <__aeabi_dsub>
 8001994:	4602      	mov	r2, r0
 8001996:	460b      	mov	r3, r1
 8001998:	4610      	mov	r0, r2
 800199a:	4619      	mov	r1, r3
 800199c:	f7ff f92c 	bl	8000bf8 <__aeabi_d2f>
 80019a0:	4603      	mov	r3, r0
 80019a2:	607b      	str	r3, [r7, #4]
 80019a4:	6878      	ldr	r0, [r7, #4]
 80019a6:	f7fe fdd7 	bl	8000558 <__aeabi_f2d>
 80019aa:	a319      	add	r3, pc, #100	@ (adr r3, 8001a10 <normalize_angle+0x98>)
 80019ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019b0:	f7ff f8ba 	bl	8000b28 <__aeabi_dcmpgt>
 80019b4:	4603      	mov	r3, r0
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d1e4      	bne.n	8001984 <normalize_angle+0xc>
    while (angle < -M_PI) angle += 2.0f * M_PI;
 80019ba:	e00f      	b.n	80019dc <normalize_angle+0x64>
 80019bc:	6878      	ldr	r0, [r7, #4]
 80019be:	f7fe fdcb 	bl	8000558 <__aeabi_f2d>
 80019c2:	a311      	add	r3, pc, #68	@ (adr r3, 8001a08 <normalize_angle+0x90>)
 80019c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019c8:	f7fe fc68 	bl	800029c <__adddf3>
 80019cc:	4602      	mov	r2, r0
 80019ce:	460b      	mov	r3, r1
 80019d0:	4610      	mov	r0, r2
 80019d2:	4619      	mov	r1, r3
 80019d4:	f7ff f910 	bl	8000bf8 <__aeabi_d2f>
 80019d8:	4603      	mov	r3, r0
 80019da:	607b      	str	r3, [r7, #4]
 80019dc:	6878      	ldr	r0, [r7, #4]
 80019de:	f7fe fdbb 	bl	8000558 <__aeabi_f2d>
 80019e2:	a30d      	add	r3, pc, #52	@ (adr r3, 8001a18 <normalize_angle+0xa0>)
 80019e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019e8:	f7ff f880 	bl	8000aec <__aeabi_dcmplt>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d1e4      	bne.n	80019bc <normalize_angle+0x44>
    return angle;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	ee07 3a90 	vmov	s15, r3
}
 80019f8:	eeb0 0a67 	vmov.f32	s0, s15
 80019fc:	3708      	adds	r7, #8
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	f3af 8000 	nop.w
 8001a08:	54442d18 	.word	0x54442d18
 8001a0c:	401921fb 	.word	0x401921fb
 8001a10:	54442d18 	.word	0x54442d18
 8001a14:	400921fb 	.word	0x400921fb
 8001a18:	54442d18 	.word	0x54442d18
 8001a1c:	c00921fb 	.word	0xc00921fb

08001a20 <angle_difference>:

/**
 * @brief Calcula diferencia angular normalizada
 */
float angle_difference(float target, float current)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b084      	sub	sp, #16
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	ed87 0a01 	vstr	s0, [r7, #4]
 8001a2a:	edc7 0a00 	vstr	s1, [r7]
    float diff = target - current;
 8001a2e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001a32:	edd7 7a00 	vldr	s15, [r7]
 8001a36:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a3a:	edc7 7a03 	vstr	s15, [r7, #12]
    return normalize_angle(diff);
 8001a3e:	ed97 0a03 	vldr	s0, [r7, #12]
 8001a42:	f7ff ff99 	bl	8001978 <normalize_angle>
 8001a46:	eef0 7a40 	vmov.f32	s15, s0
}
 8001a4a:	eeb0 0a67 	vmov.f32	s0, s15
 8001a4e:	3710      	adds	r7, #16
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}

08001a54 <PID_Init>:
/**
 * @brief Inicializa un controlador PID
 */
void PID_Init(PID_Controller_t *pid, float Kp, float Ki, float Kd,
                    float integral_max, float output_min, float output_max)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b089      	sub	sp, #36	@ 0x24
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	61f8      	str	r0, [r7, #28]
 8001a5c:	ed87 0a06 	vstr	s0, [r7, #24]
 8001a60:	edc7 0a05 	vstr	s1, [r7, #20]
 8001a64:	ed87 1a04 	vstr	s2, [r7, #16]
 8001a68:	edc7 1a03 	vstr	s3, [r7, #12]
 8001a6c:	ed87 2a02 	vstr	s4, [r7, #8]
 8001a70:	edc7 2a01 	vstr	s5, [r7, #4]
    pid->Kp = Kp;
 8001a74:	69fb      	ldr	r3, [r7, #28]
 8001a76:	69ba      	ldr	r2, [r7, #24]
 8001a78:	601a      	str	r2, [r3, #0]
    pid->Ki = Ki;
 8001a7a:	69fb      	ldr	r3, [r7, #28]
 8001a7c:	697a      	ldr	r2, [r7, #20]
 8001a7e:	605a      	str	r2, [r3, #4]
    pid->Kd = Kd;
 8001a80:	69fb      	ldr	r3, [r7, #28]
 8001a82:	693a      	ldr	r2, [r7, #16]
 8001a84:	609a      	str	r2, [r3, #8]
    pid->integral_max = integral_max;
 8001a86:	69fb      	ldr	r3, [r7, #28]
 8001a88:	68fa      	ldr	r2, [r7, #12]
 8001a8a:	615a      	str	r2, [r3, #20]
    pid->output_min = output_min;
 8001a8c:	69fb      	ldr	r3, [r7, #28]
 8001a8e:	68ba      	ldr	r2, [r7, #8]
 8001a90:	619a      	str	r2, [r3, #24]
    pid->output_max = output_max;
 8001a92:	69fb      	ldr	r3, [r7, #28]
 8001a94:	687a      	ldr	r2, [r7, #4]
 8001a96:	61da      	str	r2, [r3, #28]

    pid->error_prev = 0.0f;
 8001a98:	69fb      	ldr	r3, [r7, #28]
 8001a9a:	f04f 0200 	mov.w	r2, #0
 8001a9e:	60da      	str	r2, [r3, #12]
    pid->integral = 0.0f;
 8001aa0:	69fb      	ldr	r3, [r7, #28]
 8001aa2:	f04f 0200 	mov.w	r2, #0
 8001aa6:	611a      	str	r2, [r3, #16]
}
 8001aa8:	bf00      	nop
 8001aaa:	3724      	adds	r7, #36	@ 0x24
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr

08001ab4 <PID_Update>:

/**
 * @brief Actualiza PID y retorna salida
 */
float PID_Update(PID_Controller_t *pid, float error, float dt)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	b08b      	sub	sp, #44	@ 0x2c
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	60f8      	str	r0, [r7, #12]
 8001abc:	ed87 0a02 	vstr	s0, [r7, #8]
 8001ac0:	edc7 0a01 	vstr	s1, [r7, #4]
    // Trmino proporcional
    float P = pid->Kp * error;
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	edd3 7a00 	vldr	s15, [r3]
 8001aca:	ed97 7a02 	vldr	s14, [r7, #8]
 8001ace:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ad2:	edc7 7a08 	vstr	s15, [r7, #32]

    // Trmino integral con anti-windup
    pid->integral += error * dt;
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	ed93 7a04 	vldr	s14, [r3, #16]
 8001adc:	edd7 6a02 	vldr	s13, [r7, #8]
 8001ae0:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ae4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ae8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	edc3 7a04 	vstr	s15, [r3, #16]
    if (pid->integral > pid->integral_max) pid->integral = pid->integral_max;
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	ed93 7a04 	vldr	s14, [r3, #16]
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	edd3 7a05 	vldr	s15, [r3, #20]
 8001afe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b06:	dd03      	ble.n	8001b10 <PID_Update+0x5c>
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	695a      	ldr	r2, [r3, #20]
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	611a      	str	r2, [r3, #16]
    if (pid->integral < -pid->integral_max) pid->integral = -pid->integral_max;
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	ed93 7a04 	vldr	s14, [r3, #16]
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	edd3 7a05 	vldr	s15, [r3, #20]
 8001b1c:	eef1 7a67 	vneg.f32	s15, s15
 8001b20:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b28:	d507      	bpl.n	8001b3a <PID_Update+0x86>
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	edd3 7a05 	vldr	s15, [r3, #20]
 8001b30:	eef1 7a67 	vneg.f32	s15, s15
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	edc3 7a04 	vstr	s15, [r3, #16]
    float I = pid->Ki * pid->integral;
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	ed93 7a01 	vldr	s14, [r3, #4]
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	edd3 7a04 	vldr	s15, [r3, #16]
 8001b46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b4a:	edc7 7a07 	vstr	s15, [r7, #28]

    // Trmino derivativo
    float derivative = (error - pid->error_prev) / dt;
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	edd3 7a03 	vldr	s15, [r3, #12]
 8001b54:	ed97 7a02 	vldr	s14, [r7, #8]
 8001b58:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001b5c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001b60:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b64:	edc7 7a06 	vstr	s15, [r7, #24]
    float D = pid->Kd * derivative;
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	edd3 7a02 	vldr	s15, [r3, #8]
 8001b6e:	ed97 7a06 	vldr	s14, [r7, #24]
 8001b72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b76:	edc7 7a05 	vstr	s15, [r7, #20]

    // Salida total
    float output = P + I + D;
 8001b7a:	ed97 7a08 	vldr	s14, [r7, #32]
 8001b7e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001b82:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b86:	ed97 7a05 	vldr	s14, [r7, #20]
 8001b8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b8e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // Saturacin
    if (output > pid->output_max) output = pid->output_max;
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	edd3 7a07 	vldr	s15, [r3, #28]
 8001b98:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001b9c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ba0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ba4:	dd02      	ble.n	8001bac <PID_Update+0xf8>
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	69db      	ldr	r3, [r3, #28]
 8001baa:	627b      	str	r3, [r7, #36]	@ 0x24
    if (output < pid->output_min) output = pid->output_min;
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	edd3 7a06 	vldr	s15, [r3, #24]
 8001bb2:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001bb6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001bba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bbe:	d502      	bpl.n	8001bc6 <PID_Update+0x112>
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	699b      	ldr	r3, [r3, #24]
 8001bc4:	627b      	str	r3, [r7, #36]	@ 0x24

    // Guardar error para prxima iteracin
    pid->error_prev = error;
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	68ba      	ldr	r2, [r7, #8]
 8001bca:	60da      	str	r2, [r3, #12]

    return output;
 8001bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bce:	ee07 3a90 	vmov	s15, r3
}
 8001bd2:	eeb0 0a67 	vmov.f32	s0, s15
 8001bd6:	372c      	adds	r7, #44	@ 0x2c
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bde:	4770      	bx	lr

08001be0 <PID_Reset>:

/**
 * @brief Resetea estados internos del PID
 */
void PID_Reset(PID_Controller_t *pid)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b083      	sub	sp, #12
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
    pid->error_prev = 0.0f;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	f04f 0200 	mov.w	r2, #0
 8001bee:	60da      	str	r2, [r3, #12]
    pid->integral = 0.0f;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	f04f 0200 	mov.w	r2, #0
 8001bf6:	611a      	str	r2, [r3, #16]
}
 8001bf8:	bf00      	nop
 8001bfa:	370c      	adds	r7, #12
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr

08001c04 <init_navegacion>:
GPS_Data_t * estacionTerrena = &estTerrena;
	//quemamos datos para la estacion terrena. Esto hace la prueba de comunicacion, biitacora del 25/09 item Bonus


//--  FUNCIONES GENERALES DE NAVEGACION  --
void init_navegacion(void){
 8001c04:	b480      	push	{r7}
 8001c06:	af00      	add	r7, sp, #0
	estacionTerrena->altitude=100;
 8001c08:	4b0b      	ldr	r3, [pc, #44]	@ (8001c38 <init_navegacion+0x34>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4a0b      	ldr	r2, [pc, #44]	@ (8001c3c <init_navegacion+0x38>)
 8001c0e:	61da      	str	r2, [r3, #28]
	estacionTerrena->latitude=0;
 8001c10:	4b09      	ldr	r3, [pc, #36]	@ (8001c38 <init_navegacion+0x34>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f04f 0200 	mov.w	r2, #0
 8001c18:	601a      	str	r2, [r3, #0]
	estacionTerrena->longitude=0;
 8001c1a:	4b07      	ldr	r3, [pc, #28]	@ (8001c38 <init_navegacion+0x34>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f04f 0200 	mov.w	r2, #0
 8001c22:	605a      	str	r2, [r3, #4]
	estacionTerrena->is_valid=1;
 8001c24:	4b04      	ldr	r3, [pc, #16]	@ (8001c38 <init_navegacion+0x34>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	2201      	movs	r2, #1
 8001c2a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
}
 8001c2e:	bf00      	nop
 8001c30:	46bd      	mov	sp, r7
 8001c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c36:	4770      	bx	lr
 8001c38:	20000000 	.word	0x20000000
 8001c3c:	42c80000 	.word	0x42c80000

08001c40 <deg2rad>:


// Convierte grados a radianes
float deg2rad(float deg) {
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b082      	sub	sp, #8
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	ed87 0a01 	vstr	s0, [r7, #4]
    return deg * (M_PI / 180.0f);
 8001c4a:	6878      	ldr	r0, [r7, #4]
 8001c4c:	f7fe fc84 	bl	8000558 <__aeabi_f2d>
 8001c50:	a309      	add	r3, pc, #36	@ (adr r3, 8001c78 <deg2rad+0x38>)
 8001c52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c56:	f7fe fcd7 	bl	8000608 <__aeabi_dmul>
 8001c5a:	4602      	mov	r2, r0
 8001c5c:	460b      	mov	r3, r1
 8001c5e:	4610      	mov	r0, r2
 8001c60:	4619      	mov	r1, r3
 8001c62:	f7fe ffc9 	bl	8000bf8 <__aeabi_d2f>
 8001c66:	4603      	mov	r3, r0
 8001c68:	ee07 3a90 	vmov	s15, r3
}
 8001c6c:	eeb0 0a67 	vmov.f32	s0, s15
 8001c70:	3708      	adds	r7, #8
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	a2529d39 	.word	0xa2529d39
 8001c7c:	3f91df46 	.word	0x3f91df46

08001c80 <gpsACartesiano>:
 * @return P_Cartesiano Un struct que contiene las coordenadas (x, y) en metros.
 * 'x' es el desplazamiento Este (+) / Oeste (-)
 * 'y' es el desplazamiento Norte (+) / Sur (-)
 */

P_Cartesiano gpsACartesiano(GPS_Data_t * origin, GPS_Data_t *target){
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b090      	sub	sp, #64	@ 0x40
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	60f8      	str	r0, [r7, #12]
 8001c88:	60b9      	str	r1, [r7, #8]
    P_Cartesiano coordLocales;

    // Convertir latitud y longitud de grados a radianes
    float lat_origin_rad = deg2rad(origin->latitude);
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	edd3 7a00 	vldr	s15, [r3]
 8001c90:	eeb0 0a67 	vmov.f32	s0, s15
 8001c94:	f7ff ffd4 	bl	8001c40 <deg2rad>
 8001c98:	ed87 0a0f 	vstr	s0, [r7, #60]	@ 0x3c
    float lon_origin_rad = deg2rad(origin->longitude);
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001ca2:	eeb0 0a67 	vmov.f32	s0, s15
 8001ca6:	f7ff ffcb 	bl	8001c40 <deg2rad>
 8001caa:	ed87 0a0e 	vstr	s0, [r7, #56]	@ 0x38
    float lat_target_rad = deg2rad(target->latitude);
 8001cae:	68bb      	ldr	r3, [r7, #8]
 8001cb0:	edd3 7a00 	vldr	s15, [r3]
 8001cb4:	eeb0 0a67 	vmov.f32	s0, s15
 8001cb8:	f7ff ffc2 	bl	8001c40 <deg2rad>
 8001cbc:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34
    float lon_target_rad = deg2rad(target->longitude);
 8001cc0:	68bb      	ldr	r3, [r7, #8]
 8001cc2:	edd3 7a01 	vldr	s15, [r3, #4]
 8001cc6:	eeb0 0a67 	vmov.f32	s0, s15
 8001cca:	f7ff ffb9 	bl	8001c40 <deg2rad>
 8001cce:	ed87 0a0c 	vstr	s0, [r7, #48]	@ 0x30

    // Calcular las diferencias en latitud y longitud en radianes
    float delta_lat_rad = lat_target_rad - lat_origin_rad;
 8001cd2:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8001cd6:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001cda:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001cde:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    float delta_lon_rad = lon_target_rad - lon_origin_rad;
 8001ce2:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8001ce6:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001cea:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001cee:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

    // Calcular la latitud promedio en radianes para la correccin de longitud
    float avg_lat_rad = (lat_origin_rad + lat_target_rad) / 2.0;
 8001cf2:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8001cf6:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001cfa:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001cfe:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001d02:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d06:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float cos_avg_lat = cos(avg_lat_rad);
 8001d0a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001d0c:	f7fe fc24 	bl	8000558 <__aeabi_f2d>
 8001d10:	4602      	mov	r2, r0
 8001d12:	460b      	mov	r3, r1
 8001d14:	ec43 2b10 	vmov	d0, r2, r3
 8001d18:	f011 f9b6 	bl	8013088 <cos>
 8001d1c:	ec53 2b10 	vmov	r2, r3, d0
 8001d20:	4610      	mov	r0, r2
 8001d22:	4619      	mov	r1, r3
 8001d24:	f7fe ff68 	bl	8000bf8 <__aeabi_d2f>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	623b      	str	r3, [r7, #32]

    // Calcular el desplazamiento en Y (Norte-Sur) en metros
    coordLocales.y = delta_lat_rad * EARTH_RADIUS;
 8001d2c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001d30:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8001d80 <gpsACartesiano+0x100>
 8001d34:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d38:	edc7 7a05 	vstr	s15, [r7, #20]

    // Calcular el desplazamiento en X (Este-Oeste) en metros
    coordLocales.x = delta_lon_rad * EARTH_RADIUS * cos_avg_lat;
 8001d3c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001d40:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8001d80 <gpsACartesiano+0x100>
 8001d44:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001d48:	edd7 7a08 	vldr	s15, [r7, #32]
 8001d4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d50:	edc7 7a04 	vstr	s15, [r7, #16]

    return coordLocales;
 8001d54:	f107 0318 	add.w	r3, r7, #24
 8001d58:	f107 0210 	add.w	r2, r7, #16
 8001d5c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001d60:	e883 0003 	stmia.w	r3, {r0, r1}
 8001d64:	69ba      	ldr	r2, [r7, #24]
 8001d66:	69fb      	ldr	r3, [r7, #28]
 8001d68:	ee07 2a10 	vmov	s14, r2
 8001d6c:	ee07 3a90 	vmov	s15, r3
}
 8001d70:	eeb0 0a47 	vmov.f32	s0, s14
 8001d74:	eef0 0a67 	vmov.f32	s1, s15
 8001d78:	3740      	adds	r7, #64	@ 0x40
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	4ac26d70 	.word	0x4ac26d70

08001d84 <GPS_Init>:

/**
 * @brief Inicializa el mdulo GPS
 */
void GPS_Init(GPS_Config_t* config)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b082      	sub	sp, #8
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
	gps_config = *config;
 8001d8c:	4b13      	ldr	r3, [pc, #76]	@ (8001ddc <GPS_Init+0x58>)
 8001d8e:	687a      	ldr	r2, [r7, #4]
 8001d90:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001d94:	e883 0003 	stmia.w	r3, {r0, r1}

	// Inicializar datos GPS
	memset(&g_gps_data, 0, sizeof(GPS_Data_t));
 8001d98:	22bc      	movs	r2, #188	@ 0xbc
 8001d9a:	2100      	movs	r1, #0
 8001d9c:	4810      	ldr	r0, [pc, #64]	@ (8001de0 <GPS_Init+0x5c>)
 8001d9e:	f00e fc8d 	bl	80106bc <memset>

	// Limpiar buffers
	memset(gps_dma_buffer, 0, GPS_BUFFER_SIZE);
 8001da2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001da6:	2100      	movs	r1, #0
 8001da8:	480e      	ldr	r0, [pc, #56]	@ (8001de4 <GPS_Init+0x60>)
 8001daa:	f00e fc87 	bl	80106bc <memset>
	memset(sentence_buffer, 0, GPS_MAX_SENTENCE_LENGTH);
 8001dae:	2280      	movs	r2, #128	@ 0x80
 8001db0:	2100      	movs	r1, #0
 8001db2:	480d      	ldr	r0, [pc, #52]	@ (8001de8 <GPS_Init+0x64>)
 8001db4:	f00e fc82 	bl	80106bc <memset>
	sentence_index = 0;
 8001db8:	4b0c      	ldr	r3, [pc, #48]	@ (8001dec <GPS_Init+0x68>)
 8001dba:	2200      	movs	r2, #0
 8001dbc:	801a      	strh	r2, [r3, #0]
	sentence_started = 0;
 8001dbe:	4b0c      	ldr	r3, [pc, #48]	@ (8001df0 <GPS_Init+0x6c>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	701a      	strb	r2, [r3, #0]
	old_pos = 0;
 8001dc4:	4b0b      	ldr	r3, [pc, #44]	@ (8001df4 <GPS_Init+0x70>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	801a      	strh	r2, [r3, #0]

	gps_data_ready = 0;
 8001dca:	4b0b      	ldr	r3, [pc, #44]	@ (8001df8 <GPS_Init+0x74>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	701a      	strb	r2, [r3, #0]

	// Iniciar recepcin DMA
	GPS_StartReceive();
 8001dd0:	f000 f814 	bl	8001dfc <GPS_StartReceive>
}
 8001dd4:	bf00      	nop
 8001dd6:	3708      	adds	r7, #8
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	20000988 	.word	0x20000988
 8001de0:	2000053c 	.word	0x2000053c
 8001de4:	200002b4 	.word	0x200002b4
 8001de8:	200004b8 	.word	0x200004b8
 8001dec:	20000538 	.word	0x20000538
 8001df0:	2000053a 	.word	0x2000053a
 8001df4:	200004b4 	.word	0x200004b4
 8001df8:	200005f8 	.word	0x200005f8

08001dfc <GPS_StartReceive>:

/**
 * @brief Inicia la recepcin DMA circular
 */
void GPS_StartReceive(void)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	af00      	add	r7, sp, #0
	HAL_UART_Receive_DMA(gps_config.huart, gps_dma_buffer, GPS_BUFFER_SIZE);
 8001e00:	4b04      	ldr	r3, [pc, #16]	@ (8001e14 <GPS_StartReceive+0x18>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001e08:	4903      	ldr	r1, [pc, #12]	@ (8001e18 <GPS_StartReceive+0x1c>)
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f007 fe94 	bl	8009b38 <HAL_UART_Receive_DMA>
}
 8001e10:	bf00      	nop
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	20000988 	.word	0x20000988
 8001e18:	200002b4 	.word	0x200002b4

08001e1c <GPS_ProcessData>:
/**
 * @brief Procesa datos del buffer DMA circular
 * LLAMAR DESDE LA TAREA GPS PERIDICAMENTE (cada 100ms recomendado)
 */
void GPS_ProcessData(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b082      	sub	sp, #8
 8001e20:	af00      	add	r7, sp, #0
	// Obtener posicin actual del DMA
	uint16_t current_pos = GPS_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(gps_config.huart->hdmarx);
 8001e22:	4b21      	ldr	r3, [pc, #132]	@ (8001ea8 <GPS_ProcessData+0x8c>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	b29b      	uxth	r3, r3
 8001e2e:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8001e32:	80fb      	strh	r3, [r7, #6]

	// Si no hay datos nuevos, salir
	if (current_pos == old_pos) {
 8001e34:	4b1d      	ldr	r3, [pc, #116]	@ (8001eac <GPS_ProcessData+0x90>)
 8001e36:	881b      	ldrh	r3, [r3, #0]
 8001e38:	88fa      	ldrh	r2, [r7, #6]
 8001e3a:	429a      	cmp	r2, r3
 8001e3c:	d02f      	beq.n	8001e9e <GPS_ProcessData+0x82>
	}

	// Calcular cuntos bytes hay para procesar
	uint16_t data_length;

	if (current_pos > old_pos) {
 8001e3e:	4b1b      	ldr	r3, [pc, #108]	@ (8001eac <GPS_ProcessData+0x90>)
 8001e40:	881b      	ldrh	r3, [r3, #0]
 8001e42:	88fa      	ldrh	r2, [r7, #6]
 8001e44:	429a      	cmp	r2, r3
 8001e46:	d90f      	bls.n	8001e68 <GPS_ProcessData+0x4c>
		// Caso normal: sin wrap-around
		data_length = current_pos - old_pos;
 8001e48:	4b18      	ldr	r3, [pc, #96]	@ (8001eac <GPS_ProcessData+0x90>)
 8001e4a:	881b      	ldrh	r3, [r3, #0]
 8001e4c:	88fa      	ldrh	r2, [r7, #6]
 8001e4e:	1ad3      	subs	r3, r2, r3
 8001e50:	80bb      	strh	r3, [r7, #4]
		GPS_ParseBuffer(&gps_dma_buffer[old_pos], data_length);
 8001e52:	4b16      	ldr	r3, [pc, #88]	@ (8001eac <GPS_ProcessData+0x90>)
 8001e54:	881b      	ldrh	r3, [r3, #0]
 8001e56:	461a      	mov	r2, r3
 8001e58:	4b15      	ldr	r3, [pc, #84]	@ (8001eb0 <GPS_ProcessData+0x94>)
 8001e5a:	4413      	add	r3, r2
 8001e5c:	88ba      	ldrh	r2, [r7, #4]
 8001e5e:	4611      	mov	r1, r2
 8001e60:	4618      	mov	r0, r3
 8001e62:	f000 f827 	bl	8001eb4 <GPS_ParseBuffer>
 8001e66:	e016      	b.n	8001e96 <GPS_ProcessData+0x7a>
	}
	else {
		// Caso wrap-around: procesar hasta el final del buffer
		data_length = GPS_BUFFER_SIZE - old_pos;
 8001e68:	4b10      	ldr	r3, [pc, #64]	@ (8001eac <GPS_ProcessData+0x90>)
 8001e6a:	881b      	ldrh	r3, [r3, #0]
 8001e6c:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8001e70:	80bb      	strh	r3, [r7, #4]
		GPS_ParseBuffer(&gps_dma_buffer[old_pos], data_length);
 8001e72:	4b0e      	ldr	r3, [pc, #56]	@ (8001eac <GPS_ProcessData+0x90>)
 8001e74:	881b      	ldrh	r3, [r3, #0]
 8001e76:	461a      	mov	r2, r3
 8001e78:	4b0d      	ldr	r3, [pc, #52]	@ (8001eb0 <GPS_ProcessData+0x94>)
 8001e7a:	4413      	add	r3, r2
 8001e7c:	88ba      	ldrh	r2, [r7, #4]
 8001e7e:	4611      	mov	r1, r2
 8001e80:	4618      	mov	r0, r3
 8001e82:	f000 f817 	bl	8001eb4 <GPS_ParseBuffer>

		// Luego procesar desde el inicio
		if (current_pos > 0) {
 8001e86:	88fb      	ldrh	r3, [r7, #6]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d004      	beq.n	8001e96 <GPS_ProcessData+0x7a>
			GPS_ParseBuffer(&gps_dma_buffer[0], current_pos);
 8001e8c:	88fb      	ldrh	r3, [r7, #6]
 8001e8e:	4619      	mov	r1, r3
 8001e90:	4807      	ldr	r0, [pc, #28]	@ (8001eb0 <GPS_ProcessData+0x94>)
 8001e92:	f000 f80f 	bl	8001eb4 <GPS_ParseBuffer>
		}
	}

	// Actualizar ltima posicin procesada
	old_pos = current_pos;
 8001e96:	4a05      	ldr	r2, [pc, #20]	@ (8001eac <GPS_ProcessData+0x90>)
 8001e98:	88fb      	ldrh	r3, [r7, #6]
 8001e9a:	8013      	strh	r3, [r2, #0]
 8001e9c:	e000      	b.n	8001ea0 <GPS_ProcessData+0x84>
		return;
 8001e9e:	bf00      	nop
}
 8001ea0:	3708      	adds	r7, #8
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	20000988 	.word	0x20000988
 8001eac:	200004b4 	.word	0x200004b4
 8001eb0:	200002b4 	.word	0x200002b4

08001eb4 <GPS_ParseBuffer>:

/**
 * @brief Parsea buffer buscando sentencias NMEA completas
 */
static void GPS_ParseBuffer(uint8_t* buffer, uint16_t length)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b084      	sub	sp, #16
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
 8001ebc:	460b      	mov	r3, r1
 8001ebe:	807b      	strh	r3, [r7, #2]
	for (uint16_t i = 0; i < length; i++) {
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	81fb      	strh	r3, [r7, #14]
 8001ec4:	e068      	b.n	8001f98 <GPS_ParseBuffer+0xe4>
		char c = buffer[i];
 8001ec6:	89fb      	ldrh	r3, [r7, #14]
 8001ec8:	687a      	ldr	r2, [r7, #4]
 8001eca:	4413      	add	r3, r2
 8001ecc:	781b      	ldrb	r3, [r3, #0]
 8001ece:	737b      	strb	r3, [r7, #13]

		// Detectar inicio de sentencia NMEA
		if (c == '$') {
 8001ed0:	7b7b      	ldrb	r3, [r7, #13]
 8001ed2:	2b24      	cmp	r3, #36	@ 0x24
 8001ed4:	d110      	bne.n	8001ef8 <GPS_ParseBuffer+0x44>
			sentence_started = 1;
 8001ed6:	4b35      	ldr	r3, [pc, #212]	@ (8001fac <GPS_ParseBuffer+0xf8>)
 8001ed8:	2201      	movs	r2, #1
 8001eda:	701a      	strb	r2, [r3, #0]
			sentence_index = 0;
 8001edc:	4b34      	ldr	r3, [pc, #208]	@ (8001fb0 <GPS_ParseBuffer+0xfc>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	801a      	strh	r2, [r3, #0]
			sentence_buffer[sentence_index++] = c;
 8001ee2:	4b33      	ldr	r3, [pc, #204]	@ (8001fb0 <GPS_ParseBuffer+0xfc>)
 8001ee4:	881b      	ldrh	r3, [r3, #0]
 8001ee6:	1c5a      	adds	r2, r3, #1
 8001ee8:	b291      	uxth	r1, r2
 8001eea:	4a31      	ldr	r2, [pc, #196]	@ (8001fb0 <GPS_ParseBuffer+0xfc>)
 8001eec:	8011      	strh	r1, [r2, #0]
 8001eee:	4619      	mov	r1, r3
 8001ef0:	4a30      	ldr	r2, [pc, #192]	@ (8001fb4 <GPS_ParseBuffer+0x100>)
 8001ef2:	7b7b      	ldrb	r3, [r7, #13]
 8001ef4:	5453      	strb	r3, [r2, r1]
 8001ef6:	e04c      	b.n	8001f92 <GPS_ParseBuffer+0xde>
		}
		// Detectar fin de sentencia
		else if ((c == '\r' || c == '\n') && sentence_started) {
 8001ef8:	7b7b      	ldrb	r3, [r7, #13]
 8001efa:	2b0d      	cmp	r3, #13
 8001efc:	d002      	beq.n	8001f04 <GPS_ParseBuffer+0x50>
 8001efe:	7b7b      	ldrb	r3, [r7, #13]
 8001f00:	2b0a      	cmp	r3, #10
 8001f02:	d12d      	bne.n	8001f60 <GPS_ParseBuffer+0xac>
 8001f04:	4b29      	ldr	r3, [pc, #164]	@ (8001fac <GPS_ParseBuffer+0xf8>)
 8001f06:	781b      	ldrb	r3, [r3, #0]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d029      	beq.n	8001f60 <GPS_ParseBuffer+0xac>
			if (sentence_index > 0) {
 8001f0c:	4b28      	ldr	r3, [pc, #160]	@ (8001fb0 <GPS_ParseBuffer+0xfc>)
 8001f0e:	881b      	ldrh	r3, [r3, #0]
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d01e      	beq.n	8001f52 <GPS_ParseBuffer+0x9e>
				sentence_buffer[sentence_index] = '\0';
 8001f14:	4b26      	ldr	r3, [pc, #152]	@ (8001fb0 <GPS_ParseBuffer+0xfc>)
 8001f16:	881b      	ldrh	r3, [r3, #0]
 8001f18:	461a      	mov	r2, r3
 8001f1a:	4b26      	ldr	r3, [pc, #152]	@ (8001fb4 <GPS_ParseBuffer+0x100>)
 8001f1c:	2100      	movs	r1, #0
 8001f1e:	5499      	strb	r1, [r3, r2]

				// Validar y parsear
				if (GPS_ValidateChecksum(sentence_buffer)) {
 8001f20:	4824      	ldr	r0, [pc, #144]	@ (8001fb4 <GPS_ParseBuffer+0x100>)
 8001f22:	f000 f84b 	bl	8001fbc <GPS_ValidateChecksum>
 8001f26:	4603      	mov	r3, r0
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d008      	beq.n	8001f3e <GPS_ParseBuffer+0x8a>
					GPS_ParseNMEA(sentence_buffer);
 8001f2c:	4821      	ldr	r0, [pc, #132]	@ (8001fb4 <GPS_ParseBuffer+0x100>)
 8001f2e:	f000 f87f 	bl	8002030 <GPS_ParseNMEA>
					g_gps_data.sentences_parsed++;
 8001f32:	4b21      	ldr	r3, [pc, #132]	@ (8001fb8 <GPS_ParseBuffer+0x104>)
 8001f34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f36:	3301      	adds	r3, #1
 8001f38:	4a1f      	ldr	r2, [pc, #124]	@ (8001fb8 <GPS_ParseBuffer+0x104>)
 8001f3a:	6353      	str	r3, [r2, #52]	@ 0x34
 8001f3c:	e004      	b.n	8001f48 <GPS_ParseBuffer+0x94>
				} else {
					g_gps_data.checksum_errors++;
 8001f3e:	4b1e      	ldr	r3, [pc, #120]	@ (8001fb8 <GPS_ParseBuffer+0x104>)
 8001f40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f42:	3301      	adds	r3, #1
 8001f44:	4a1c      	ldr	r2, [pc, #112]	@ (8001fb8 <GPS_ParseBuffer+0x104>)
 8001f46:	6393      	str	r3, [r2, #56]	@ 0x38
				}

				g_gps_data.sentences_received++;
 8001f48:	4b1b      	ldr	r3, [pc, #108]	@ (8001fb8 <GPS_ParseBuffer+0x104>)
 8001f4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f4c:	3301      	adds	r3, #1
 8001f4e:	4a1a      	ldr	r2, [pc, #104]	@ (8001fb8 <GPS_ParseBuffer+0x104>)
 8001f50:	6313      	str	r3, [r2, #48]	@ 0x30
			}

			// Resetear para prxima sentencia
			sentence_started = 0;
 8001f52:	4b16      	ldr	r3, [pc, #88]	@ (8001fac <GPS_ParseBuffer+0xf8>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	701a      	strb	r2, [r3, #0]
			sentence_index = 0;
 8001f58:	4b15      	ldr	r3, [pc, #84]	@ (8001fb0 <GPS_ParseBuffer+0xfc>)
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	801a      	strh	r2, [r3, #0]
 8001f5e:	e018      	b.n	8001f92 <GPS_ParseBuffer+0xde>
		}
		// Agregar caracteres a la sentencia actual
		else if (sentence_started) {
 8001f60:	4b12      	ldr	r3, [pc, #72]	@ (8001fac <GPS_ParseBuffer+0xf8>)
 8001f62:	781b      	ldrb	r3, [r3, #0]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d014      	beq.n	8001f92 <GPS_ParseBuffer+0xde>
			if (sentence_index < GPS_MAX_SENTENCE_LENGTH - 1) {
 8001f68:	4b11      	ldr	r3, [pc, #68]	@ (8001fb0 <GPS_ParseBuffer+0xfc>)
 8001f6a:	881b      	ldrh	r3, [r3, #0]
 8001f6c:	2b7e      	cmp	r3, #126	@ 0x7e
 8001f6e:	d80a      	bhi.n	8001f86 <GPS_ParseBuffer+0xd2>
				sentence_buffer[sentence_index++] = c;
 8001f70:	4b0f      	ldr	r3, [pc, #60]	@ (8001fb0 <GPS_ParseBuffer+0xfc>)
 8001f72:	881b      	ldrh	r3, [r3, #0]
 8001f74:	1c5a      	adds	r2, r3, #1
 8001f76:	b291      	uxth	r1, r2
 8001f78:	4a0d      	ldr	r2, [pc, #52]	@ (8001fb0 <GPS_ParseBuffer+0xfc>)
 8001f7a:	8011      	strh	r1, [r2, #0]
 8001f7c:	4619      	mov	r1, r3
 8001f7e:	4a0d      	ldr	r2, [pc, #52]	@ (8001fb4 <GPS_ParseBuffer+0x100>)
 8001f80:	7b7b      	ldrb	r3, [r7, #13]
 8001f82:	5453      	strb	r3, [r2, r1]
 8001f84:	e005      	b.n	8001f92 <GPS_ParseBuffer+0xde>
			} else {
				// Overflow - descartar sentencia
				sentence_started = 0;
 8001f86:	4b09      	ldr	r3, [pc, #36]	@ (8001fac <GPS_ParseBuffer+0xf8>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	701a      	strb	r2, [r3, #0]
				sentence_index = 0;
 8001f8c:	4b08      	ldr	r3, [pc, #32]	@ (8001fb0 <GPS_ParseBuffer+0xfc>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	801a      	strh	r2, [r3, #0]
	for (uint16_t i = 0; i < length; i++) {
 8001f92:	89fb      	ldrh	r3, [r7, #14]
 8001f94:	3301      	adds	r3, #1
 8001f96:	81fb      	strh	r3, [r7, #14]
 8001f98:	89fa      	ldrh	r2, [r7, #14]
 8001f9a:	887b      	ldrh	r3, [r7, #2]
 8001f9c:	429a      	cmp	r2, r3
 8001f9e:	d392      	bcc.n	8001ec6 <GPS_ParseBuffer+0x12>
			}
		}
	}
}
 8001fa0:	bf00      	nop
 8001fa2:	bf00      	nop
 8001fa4:	3710      	adds	r7, #16
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	bf00      	nop
 8001fac:	2000053a 	.word	0x2000053a
 8001fb0:	20000538 	.word	0x20000538
 8001fb4:	200004b8 	.word	0x200004b8
 8001fb8:	2000053c 	.word	0x2000053c

08001fbc <GPS_ValidateChecksum>:

/**
 * @brief Valida checksum de sentencia NMEA
 */
static uint8_t GPS_ValidateChecksum(char* sentence)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b086      	sub	sp, #24
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
	if (sentence[0] != '$') return 0;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	781b      	ldrb	r3, [r3, #0]
 8001fc8:	2b24      	cmp	r3, #36	@ 0x24
 8001fca:	d001      	beq.n	8001fd0 <GPS_ValidateChecksum+0x14>
 8001fcc:	2300      	movs	r3, #0
 8001fce:	e02b      	b.n	8002028 <GPS_ValidateChecksum+0x6c>

	char* asterisk = strchr(sentence, '*');
 8001fd0:	212a      	movs	r1, #42	@ 0x2a
 8001fd2:	6878      	ldr	r0, [r7, #4]
 8001fd4:	f00e fb7a 	bl	80106cc <strchr>
 8001fd8:	60f8      	str	r0, [r7, #12]
	if (!asterisk) return 0;
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d101      	bne.n	8001fe4 <GPS_ValidateChecksum+0x28>
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	e021      	b.n	8002028 <GPS_ValidateChecksum+0x6c>

	// Calcular checksum (XOR de todos los caracteres entre $ y *)
	uint8_t checksum = 0;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	75fb      	strb	r3, [r7, #23]
	for (char* p = sentence + 1; p < asterisk; p++) {
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	3301      	adds	r3, #1
 8001fec:	613b      	str	r3, [r7, #16]
 8001fee:	e007      	b.n	8002000 <GPS_ValidateChecksum+0x44>
		checksum ^= *p;
 8001ff0:	693b      	ldr	r3, [r7, #16]
 8001ff2:	781a      	ldrb	r2, [r3, #0]
 8001ff4:	7dfb      	ldrb	r3, [r7, #23]
 8001ff6:	4053      	eors	r3, r2
 8001ff8:	75fb      	strb	r3, [r7, #23]
	for (char* p = sentence + 1; p < asterisk; p++) {
 8001ffa:	693b      	ldr	r3, [r7, #16]
 8001ffc:	3301      	adds	r3, #1
 8001ffe:	613b      	str	r3, [r7, #16]
 8002000:	693a      	ldr	r2, [r7, #16]
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	429a      	cmp	r2, r3
 8002006:	d3f3      	bcc.n	8001ff0 <GPS_ValidateChecksum+0x34>
	}

	// Convertir checksum recibido de hex string a byte
	uint8_t received_checksum = (uint8_t)strtol(asterisk + 1, NULL, 16);
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	3301      	adds	r3, #1
 800200c:	2210      	movs	r2, #16
 800200e:	2100      	movs	r1, #0
 8002010:	4618      	mov	r0, r3
 8002012:	f00d faf3 	bl	800f5fc <strtol>
 8002016:	4603      	mov	r3, r0
 8002018:	72fb      	strb	r3, [r7, #11]

	return (checksum == received_checksum);
 800201a:	7dfa      	ldrb	r2, [r7, #23]
 800201c:	7afb      	ldrb	r3, [r7, #11]
 800201e:	429a      	cmp	r2, r3
 8002020:	bf0c      	ite	eq
 8002022:	2301      	moveq	r3, #1
 8002024:	2300      	movne	r3, #0
 8002026:	b2db      	uxtb	r3, r3
}
 8002028:	4618      	mov	r0, r3
 800202a:	3718      	adds	r7, #24
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}

08002030 <GPS_ParseNMEA>:

/**
 * @brief Identifica y parsea tipo de sentencia NMEA
 */
static void GPS_ParseNMEA(char* sentence)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b082      	sub	sp, #8
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
	// Guardar ltima sentencia para debug
	strncpy(g_gps_data.last_sentence, sentence, GPS_MAX_SENTENCE_LENGTH - 1);
 8002038:	227f      	movs	r2, #127	@ 0x7f
 800203a:	6879      	ldr	r1, [r7, #4]
 800203c:	4816      	ldr	r0, [pc, #88]	@ (8002098 <GPS_ParseNMEA+0x68>)
 800203e:	f00e fb64 	bl	801070a <strncpy>

	// Identificar tipo de sentencia (GP o GN prefijo)
	if (strncmp(sentence, "$GPGGA", 6) == 0 || strncmp(sentence, "$GNGGA", 6) == 0) {
 8002042:	2206      	movs	r2, #6
 8002044:	4915      	ldr	r1, [pc, #84]	@ (800209c <GPS_ParseNMEA+0x6c>)
 8002046:	6878      	ldr	r0, [r7, #4]
 8002048:	f00e fb4d 	bl	80106e6 <strncmp>
 800204c:	4603      	mov	r3, r0
 800204e:	2b00      	cmp	r3, #0
 8002050:	d007      	beq.n	8002062 <GPS_ParseNMEA+0x32>
 8002052:	2206      	movs	r2, #6
 8002054:	4912      	ldr	r1, [pc, #72]	@ (80020a0 <GPS_ParseNMEA+0x70>)
 8002056:	6878      	ldr	r0, [r7, #4]
 8002058:	f00e fb45 	bl	80106e6 <strncmp>
 800205c:	4603      	mov	r3, r0
 800205e:	2b00      	cmp	r3, #0
 8002060:	d103      	bne.n	800206a <GPS_ParseNMEA+0x3a>
		GPS_ParseGGA(sentence);
 8002062:	6878      	ldr	r0, [r7, #4]
 8002064:	f000 f822 	bl	80020ac <GPS_ParseGGA>
	}
	else if (strncmp(sentence, "$GPRMC", 6) == 0 || strncmp(sentence, "$GNRMC", 6) == 0) {
		GPS_ParseRMC(sentence);
	}
	// Agregar ms tipos si necesitas (GSA, GSV, etc.)
}
 8002068:	e012      	b.n	8002090 <GPS_ParseNMEA+0x60>
	else if (strncmp(sentence, "$GPRMC", 6) == 0 || strncmp(sentence, "$GNRMC", 6) == 0) {
 800206a:	2206      	movs	r2, #6
 800206c:	490d      	ldr	r1, [pc, #52]	@ (80020a4 <GPS_ParseNMEA+0x74>)
 800206e:	6878      	ldr	r0, [r7, #4]
 8002070:	f00e fb39 	bl	80106e6 <strncmp>
 8002074:	4603      	mov	r3, r0
 8002076:	2b00      	cmp	r3, #0
 8002078:	d007      	beq.n	800208a <GPS_ParseNMEA+0x5a>
 800207a:	2206      	movs	r2, #6
 800207c:	490a      	ldr	r1, [pc, #40]	@ (80020a8 <GPS_ParseNMEA+0x78>)
 800207e:	6878      	ldr	r0, [r7, #4]
 8002080:	f00e fb31 	bl	80106e6 <strncmp>
 8002084:	4603      	mov	r3, r0
 8002086:	2b00      	cmp	r3, #0
 8002088:	d102      	bne.n	8002090 <GPS_ParseNMEA+0x60>
		GPS_ParseRMC(sentence);
 800208a:	6878      	ldr	r0, [r7, #4]
 800208c:	f000 f914 	bl	80022b8 <GPS_ParseRMC>
}
 8002090:	bf00      	nop
 8002092:	3708      	adds	r7, #8
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}
 8002098:	20000578 	.word	0x20000578
 800209c:	08014428 	.word	0x08014428
 80020a0:	08014430 	.word	0x08014430
 80020a4:	08014438 	.word	0x08014438
 80020a8:	08014440 	.word	0x08014440

080020ac <GPS_ParseGGA>:
/**
 * @brief Parsea sentencia GGA (Global Positioning System Fix Data)
 * Formato: $GPGGA,hhmmss.ss,llll.ll,a,yyyyy.yy,a,x,xx,x.x,x.x,M,x.x,M,x.x,xxxx*hh
 */
static void GPS_ParseGGA(char* sentence)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b0a4      	sub	sp, #144	@ 0x90
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
	char sentence_copy[GPS_MAX_SENTENCE_LENGTH];
	strncpy(sentence_copy, sentence, GPS_MAX_SENTENCE_LENGTH - 1);
 80020b4:	f107 0308 	add.w	r3, r7, #8
 80020b8:	227f      	movs	r2, #127	@ 0x7f
 80020ba:	6879      	ldr	r1, [r7, #4]
 80020bc:	4618      	mov	r0, r3
 80020be:	f00e fb24 	bl	801070a <strncpy>

	char* token;
	uint8_t field = 0;
 80020c2:	2300      	movs	r3, #0
 80020c4:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b

	token = strtok(sentence_copy, ",");
 80020c8:	f107 0308 	add.w	r3, r7, #8
 80020cc:	4977      	ldr	r1, [pc, #476]	@ (80022ac <GPS_ParseGGA+0x200>)
 80020ce:	4618      	mov	r0, r3
 80020d0:	f00e fb2e 	bl	8010730 <strtok>
 80020d4:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c

	while (token != NULL) {
 80020d8:	e0ca      	b.n	8002270 <GPS_ParseGGA+0x1c4>
		switch (field) {
 80020da:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 80020de:	3b01      	subs	r3, #1
 80020e0:	2b08      	cmp	r3, #8
 80020e2:	f200 80ba 	bhi.w	800225a <GPS_ParseGGA+0x1ae>
 80020e6:	a201      	add	r2, pc, #4	@ (adr r2, 80020ec <GPS_ParseGGA+0x40>)
 80020e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020ec:	08002111 	.word	0x08002111
 80020f0:	0800213d 	.word	0x0800213d
 80020f4:	08002163 	.word	0x08002163
 80020f8:	08002179 	.word	0x08002179
 80020fc:	0800219f 	.word	0x0800219f
 8002100:	080021b5 	.word	0x080021b5
 8002104:	080021d1 	.word	0x080021d1
 8002108:	080021ed 	.word	0x080021ed
 800210c:	08002213 	.word	0x08002213
		case 1: // UTC Time (hhmmss.ss)
			if (strlen(token) >= 6) {
 8002110:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8002114:	f7fe f8b4 	bl	8000280 <strlen>
 8002118:	4603      	mov	r3, r0
 800211a:	2b05      	cmp	r3, #5
 800211c:	f240 808c 	bls.w	8002238 <GPS_ParseGGA+0x18c>
				g_gps_data.utc_time = atof(token);
 8002120:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8002124:	f00c fb18 	bl	800e758 <atof>
 8002128:	ec53 2b10 	vmov	r2, r3, d0
 800212c:	4610      	mov	r0, r2
 800212e:	4619      	mov	r1, r3
 8002130:	f7fe fd62 	bl	8000bf8 <__aeabi_d2f>
 8002134:	4603      	mov	r3, r0
 8002136:	4a5e      	ldr	r2, [pc, #376]	@ (80022b0 <GPS_ParseGGA+0x204>)
 8002138:	60d3      	str	r3, [r2, #12]
			}
			break;
 800213a:	e07d      	b.n	8002238 <GPS_ParseGGA+0x18c>

		case 2: // Latitude (ddmm.mmmm)
			if (strlen(token) > 0) {
 800213c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002140:	781b      	ldrb	r3, [r3, #0]
 8002142:	2b00      	cmp	r3, #0
 8002144:	d07a      	beq.n	800223c <GPS_ParseGGA+0x190>
				g_gps_data.latitude = atof(token);
 8002146:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 800214a:	f00c fb05 	bl	800e758 <atof>
 800214e:	ec53 2b10 	vmov	r2, r3, d0
 8002152:	4610      	mov	r0, r2
 8002154:	4619      	mov	r1, r3
 8002156:	f7fe fd4f 	bl	8000bf8 <__aeabi_d2f>
 800215a:	4603      	mov	r3, r0
 800215c:	4a54      	ldr	r2, [pc, #336]	@ (80022b0 <GPS_ParseGGA+0x204>)
 800215e:	6013      	str	r3, [r2, #0]
			}
			break;
 8002160:	e06c      	b.n	800223c <GPS_ParseGGA+0x190>

		case 3: // Latitude Direction (N/S)
			if (strlen(token) > 0) {
 8002162:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002166:	781b      	ldrb	r3, [r3, #0]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d069      	beq.n	8002240 <GPS_ParseGGA+0x194>
				g_gps_data.lat_direction = token[0];
 800216c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002170:	781a      	ldrb	r2, [r3, #0]
 8002172:	4b4f      	ldr	r3, [pc, #316]	@ (80022b0 <GPS_ParseGGA+0x204>)
 8002174:	721a      	strb	r2, [r3, #8]
			}
			break;
 8002176:	e063      	b.n	8002240 <GPS_ParseGGA+0x194>

		case 4: // Longitude (dddmm.mmmm)
			if (strlen(token) > 0) {
 8002178:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800217c:	781b      	ldrb	r3, [r3, #0]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d060      	beq.n	8002244 <GPS_ParseGGA+0x198>
				g_gps_data.longitude = atof(token);
 8002182:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8002186:	f00c fae7 	bl	800e758 <atof>
 800218a:	ec53 2b10 	vmov	r2, r3, d0
 800218e:	4610      	mov	r0, r2
 8002190:	4619      	mov	r1, r3
 8002192:	f7fe fd31 	bl	8000bf8 <__aeabi_d2f>
 8002196:	4603      	mov	r3, r0
 8002198:	4a45      	ldr	r2, [pc, #276]	@ (80022b0 <GPS_ParseGGA+0x204>)
 800219a:	6053      	str	r3, [r2, #4]
			}
			break;
 800219c:	e052      	b.n	8002244 <GPS_ParseGGA+0x198>

		case 5: // Longitude Direction (E/W)
			if (strlen(token) > 0) {
 800219e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80021a2:	781b      	ldrb	r3, [r3, #0]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d04f      	beq.n	8002248 <GPS_ParseGGA+0x19c>
				g_gps_data.lon_direction = token[0];
 80021a8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80021ac:	781a      	ldrb	r2, [r3, #0]
 80021ae:	4b40      	ldr	r3, [pc, #256]	@ (80022b0 <GPS_ParseGGA+0x204>)
 80021b0:	725a      	strb	r2, [r3, #9]
			}
			break;
 80021b2:	e049      	b.n	8002248 <GPS_ParseGGA+0x19c>

		case 6: // Fix Quality (0=invalid, 1=GPS, 2=DGPS)
			if (strlen(token) > 0) {
 80021b4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80021b8:	781b      	ldrb	r3, [r3, #0]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d046      	beq.n	800224c <GPS_ParseGGA+0x1a0>
				g_gps_data.fix_quality = atoi(token);
 80021be:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80021c2:	f00c facc 	bl	800e75e <atoi>
 80021c6:	4603      	mov	r3, r0
 80021c8:	b2da      	uxtb	r2, r3
 80021ca:	4b39      	ldr	r3, [pc, #228]	@ (80022b0 <GPS_ParseGGA+0x204>)
 80021cc:	751a      	strb	r2, [r3, #20]
			}
			break;
 80021ce:	e03d      	b.n	800224c <GPS_ParseGGA+0x1a0>

		case 7: // Number of Satellites
			if (strlen(token) > 0) {
 80021d0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80021d4:	781b      	ldrb	r3, [r3, #0]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d03a      	beq.n	8002250 <GPS_ParseGGA+0x1a4>
				g_gps_data.satellites = atoi(token);
 80021da:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80021de:	f00c fabe 	bl	800e75e <atoi>
 80021e2:	4603      	mov	r3, r0
 80021e4:	b2da      	uxtb	r2, r3
 80021e6:	4b32      	ldr	r3, [pc, #200]	@ (80022b0 <GPS_ParseGGA+0x204>)
 80021e8:	755a      	strb	r2, [r3, #21]
			}
			break;
 80021ea:	e031      	b.n	8002250 <GPS_ParseGGA+0x1a4>

		case 8: // HDOP (Horizontal Dilution of Precision)
			if (strlen(token) > 0) {
 80021ec:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80021f0:	781b      	ldrb	r3, [r3, #0]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d02e      	beq.n	8002254 <GPS_ParseGGA+0x1a8>
				g_gps_data.hdop = atof(token);
 80021f6:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80021fa:	f00c faad 	bl	800e758 <atof>
 80021fe:	ec53 2b10 	vmov	r2, r3, d0
 8002202:	4610      	mov	r0, r2
 8002204:	4619      	mov	r1, r3
 8002206:	f7fe fcf7 	bl	8000bf8 <__aeabi_d2f>
 800220a:	4603      	mov	r3, r0
 800220c:	4a28      	ldr	r2, [pc, #160]	@ (80022b0 <GPS_ParseGGA+0x204>)
 800220e:	6193      	str	r3, [r2, #24]
			}
			break;
 8002210:	e020      	b.n	8002254 <GPS_ParseGGA+0x1a8>

		case 9: // Altitude above sea level
			if (strlen(token) > 0) {
 8002212:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002216:	781b      	ldrb	r3, [r3, #0]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d01d      	beq.n	8002258 <GPS_ParseGGA+0x1ac>
				g_gps_data.altitude = atof(token);
 800221c:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8002220:	f00c fa9a 	bl	800e758 <atof>
 8002224:	ec53 2b10 	vmov	r2, r3, d0
 8002228:	4610      	mov	r0, r2
 800222a:	4619      	mov	r1, r3
 800222c:	f7fe fce4 	bl	8000bf8 <__aeabi_d2f>
 8002230:	4603      	mov	r3, r0
 8002232:	4a1f      	ldr	r2, [pc, #124]	@ (80022b0 <GPS_ParseGGA+0x204>)
 8002234:	61d3      	str	r3, [r2, #28]
			}
			break;
 8002236:	e00f      	b.n	8002258 <GPS_ParseGGA+0x1ac>
			break;
 8002238:	bf00      	nop
 800223a:	e00e      	b.n	800225a <GPS_ParseGGA+0x1ae>
			break;
 800223c:	bf00      	nop
 800223e:	e00c      	b.n	800225a <GPS_ParseGGA+0x1ae>
			break;
 8002240:	bf00      	nop
 8002242:	e00a      	b.n	800225a <GPS_ParseGGA+0x1ae>
			break;
 8002244:	bf00      	nop
 8002246:	e008      	b.n	800225a <GPS_ParseGGA+0x1ae>
			break;
 8002248:	bf00      	nop
 800224a:	e006      	b.n	800225a <GPS_ParseGGA+0x1ae>
			break;
 800224c:	bf00      	nop
 800224e:	e004      	b.n	800225a <GPS_ParseGGA+0x1ae>
			break;
 8002250:	bf00      	nop
 8002252:	e002      	b.n	800225a <GPS_ParseGGA+0x1ae>
			break;
 8002254:	bf00      	nop
 8002256:	e000      	b.n	800225a <GPS_ParseGGA+0x1ae>
			break;
 8002258:	bf00      	nop
		}

		token = strtok(NULL, ",");
 800225a:	4914      	ldr	r1, [pc, #80]	@ (80022ac <GPS_ParseGGA+0x200>)
 800225c:	2000      	movs	r0, #0
 800225e:	f00e fa67 	bl	8010730 <strtok>
 8002262:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
		field++;
 8002266:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800226a:	3301      	adds	r3, #1
 800226c:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b
	while (token != NULL) {
 8002270:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002274:	2b00      	cmp	r3, #0
 8002276:	f47f af30 	bne.w	80020da <GPS_ParseGGA+0x2e>
	}

	// Actualizar siempre el timestamp de la ltima trama recibida
	g_gps_data.timestamp = HAL_GetTick();
 800227a:	f002 febb 	bl	8004ff4 <HAL_GetTick>
 800227e:	4603      	mov	r3, r0
 8002280:	4a0b      	ldr	r2, [pc, #44]	@ (80022b0 <GPS_ParseGGA+0x204>)
 8002282:	62d3      	str	r3, [r2, #44]	@ 0x2c

	// --- LGICA DE VALIDACIN MEJORADA ---
	// Comprobar si el fix es vlido (>= 1)
	if (g_gps_data.fix_quality >= 1)
 8002284:	4b0a      	ldr	r3, [pc, #40]	@ (80022b0 <GPS_ParseGGA+0x204>)
 8002286:	7d1b      	ldrb	r3, [r3, #20]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d007      	beq.n	800229c <GPS_ParseGGA+0x1f0>
	{
		// El fix es bueno. Marcamos como vlido y avisamos a las tareas.
		g_gps_data.is_valid = 1;
 800228c:	4b08      	ldr	r3, [pc, #32]	@ (80022b0 <GPS_ParseGGA+0x204>)
 800228e:	2201      	movs	r2, #1
 8002290:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		gps_data_ready = 1; // Solo avisar a las tareas SI el dato es vlido!
 8002294:	4b07      	ldr	r3, [pc, #28]	@ (80022b4 <GPS_ParseGGA+0x208>)
 8002296:	2201      	movs	r2, #1
 8002298:	701a      	strb	r2, [r3, #0]

		// NO ponemos gps_data_ready = 1.
		// La tarea GPSTask no procesar estos datos
		// y no enviar coordenadas invlidas a la cola de navegacin.
	}
}
 800229a:	e003      	b.n	80022a4 <GPS_ParseGGA+0x1f8>
		g_gps_data.is_valid = 0;
 800229c:	4b04      	ldr	r3, [pc, #16]	@ (80022b0 <GPS_ParseGGA+0x204>)
 800229e:	2200      	movs	r2, #0
 80022a0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
}
 80022a4:	bf00      	nop
 80022a6:	3790      	adds	r7, #144	@ 0x90
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}
 80022ac:	08014448 	.word	0x08014448
 80022b0:	2000053c 	.word	0x2000053c
 80022b4:	200005f8 	.word	0x200005f8

080022b8 <GPS_ParseRMC>:
/**
 * @brief Parsea sentencia RMC (Recommended Minimum)
 * Formato: $GPRMC,hhmmss.ss,A,llll.ll,a,yyyyy.yy,a,x.x,x.x,ddmmyy,x.x,a*hh
 */
static void GPS_ParseRMC(char* sentence)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b0a4      	sub	sp, #144	@ 0x90
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
	char sentence_copy[GPS_MAX_SENTENCE_LENGTH];
	strncpy(sentence_copy, sentence, GPS_MAX_SENTENCE_LENGTH - 1);
 80022c0:	f107 0308 	add.w	r3, r7, #8
 80022c4:	227f      	movs	r2, #127	@ 0x7f
 80022c6:	6879      	ldr	r1, [r7, #4]
 80022c8:	4618      	mov	r0, r3
 80022ca:	f00e fa1e 	bl	801070a <strncpy>

	char* token;
	uint8_t field = 0;
 80022ce:	2300      	movs	r3, #0
 80022d0:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b

	token = strtok(sentence_copy, ",");
 80022d4:	f107 0308 	add.w	r3, r7, #8
 80022d8:	4971      	ldr	r1, [pc, #452]	@ (80024a0 <GPS_ParseRMC+0x1e8>)
 80022da:	4618      	mov	r0, r3
 80022dc:	f00e fa28 	bl	8010730 <strtok>
 80022e0:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c

	while (token != NULL) {
 80022e4:	e0ce      	b.n	8002484 <GPS_ParseRMC+0x1cc>
		switch (field) {
 80022e6:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 80022ea:	3b01      	subs	r3, #1
 80022ec:	2b08      	cmp	r3, #8
 80022ee:	f200 80be 	bhi.w	800246e <GPS_ParseRMC+0x1b6>
 80022f2:	a201      	add	r2, pc, #4	@ (adr r2, 80022f8 <GPS_ParseRMC+0x40>)
 80022f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022f8:	0800231d 	.word	0x0800231d
 80022fc:	08002349 	.word	0x08002349
 8002300:	0800236d 	.word	0x0800236d
 8002304:	08002393 	.word	0x08002393
 8002308:	080023a9 	.word	0x080023a9
 800230c:	080023cf 	.word	0x080023cf
 8002310:	080023e5 	.word	0x080023e5
 8002314:	0800240b 	.word	0x0800240b
 8002318:	08002431 	.word	0x08002431
		case 1: // UTC Time
			if (strlen(token) >= 6) {
 800231c:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8002320:	f7fd ffae 	bl	8000280 <strlen>
 8002324:	4603      	mov	r3, r0
 8002326:	2b05      	cmp	r3, #5
 8002328:	f240 8090 	bls.w	800244c <GPS_ParseRMC+0x194>
				g_gps_data.utc_time = atof(token);
 800232c:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8002330:	f00c fa12 	bl	800e758 <atof>
 8002334:	ec53 2b10 	vmov	r2, r3, d0
 8002338:	4610      	mov	r0, r2
 800233a:	4619      	mov	r1, r3
 800233c:	f7fe fc5c 	bl	8000bf8 <__aeabi_d2f>
 8002340:	4603      	mov	r3, r0
 8002342:	4a58      	ldr	r2, [pc, #352]	@ (80024a4 <GPS_ParseRMC+0x1ec>)
 8002344:	60d3      	str	r3, [r2, #12]
			}
			break;
 8002346:	e081      	b.n	800244c <GPS_ParseRMC+0x194>

		case 2: // Status (A=active/valid, V=void/invalid)
			if (strlen(token) > 0) {
 8002348:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800234c:	781b      	ldrb	r3, [r3, #0]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d07e      	beq.n	8002450 <GPS_ParseRMC+0x198>
				g_gps_data.is_valid = (token[0] == 'A') ? 1 : 0;
 8002352:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002356:	781b      	ldrb	r3, [r3, #0]
 8002358:	2b41      	cmp	r3, #65	@ 0x41
 800235a:	bf0c      	ite	eq
 800235c:	2301      	moveq	r3, #1
 800235e:	2300      	movne	r3, #0
 8002360:	b2db      	uxtb	r3, r3
 8002362:	461a      	mov	r2, r3
 8002364:	4b4f      	ldr	r3, [pc, #316]	@ (80024a4 <GPS_ParseRMC+0x1ec>)
 8002366:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			}
			break;
 800236a:	e071      	b.n	8002450 <GPS_ParseRMC+0x198>

		case 3: // Latitude
			if (strlen(token) > 0) {
 800236c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002370:	781b      	ldrb	r3, [r3, #0]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d06e      	beq.n	8002454 <GPS_ParseRMC+0x19c>
				g_gps_data.latitude = atof(token);
 8002376:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 800237a:	f00c f9ed 	bl	800e758 <atof>
 800237e:	ec53 2b10 	vmov	r2, r3, d0
 8002382:	4610      	mov	r0, r2
 8002384:	4619      	mov	r1, r3
 8002386:	f7fe fc37 	bl	8000bf8 <__aeabi_d2f>
 800238a:	4603      	mov	r3, r0
 800238c:	4a45      	ldr	r2, [pc, #276]	@ (80024a4 <GPS_ParseRMC+0x1ec>)
 800238e:	6013      	str	r3, [r2, #0]
			}
			break;
 8002390:	e060      	b.n	8002454 <GPS_ParseRMC+0x19c>

		case 4: // Latitude Direction
			if (strlen(token) > 0) {
 8002392:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002396:	781b      	ldrb	r3, [r3, #0]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d05d      	beq.n	8002458 <GPS_ParseRMC+0x1a0>
				g_gps_data.lat_direction = token[0];
 800239c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80023a0:	781a      	ldrb	r2, [r3, #0]
 80023a2:	4b40      	ldr	r3, [pc, #256]	@ (80024a4 <GPS_ParseRMC+0x1ec>)
 80023a4:	721a      	strb	r2, [r3, #8]
			}
			break;
 80023a6:	e057      	b.n	8002458 <GPS_ParseRMC+0x1a0>

		case 5: // Longitude
			if (strlen(token) > 0) {
 80023a8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80023ac:	781b      	ldrb	r3, [r3, #0]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d054      	beq.n	800245c <GPS_ParseRMC+0x1a4>
				g_gps_data.longitude = atof(token);
 80023b2:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80023b6:	f00c f9cf 	bl	800e758 <atof>
 80023ba:	ec53 2b10 	vmov	r2, r3, d0
 80023be:	4610      	mov	r0, r2
 80023c0:	4619      	mov	r1, r3
 80023c2:	f7fe fc19 	bl	8000bf8 <__aeabi_d2f>
 80023c6:	4603      	mov	r3, r0
 80023c8:	4a36      	ldr	r2, [pc, #216]	@ (80024a4 <GPS_ParseRMC+0x1ec>)
 80023ca:	6053      	str	r3, [r2, #4]
			}
			break;
 80023cc:	e046      	b.n	800245c <GPS_ParseRMC+0x1a4>

		case 6: // Longitude Direction
			if (strlen(token) > 0) {
 80023ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80023d2:	781b      	ldrb	r3, [r3, #0]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d043      	beq.n	8002460 <GPS_ParseRMC+0x1a8>
				g_gps_data.lon_direction = token[0];
 80023d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80023dc:	781a      	ldrb	r2, [r3, #0]
 80023de:	4b31      	ldr	r3, [pc, #196]	@ (80024a4 <GPS_ParseRMC+0x1ec>)
 80023e0:	725a      	strb	r2, [r3, #9]
			}
			break;
 80023e2:	e03d      	b.n	8002460 <GPS_ParseRMC+0x1a8>

		case 7: // Speed over ground (knots)
			if (strlen(token) > 0) {
 80023e4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80023e8:	781b      	ldrb	r3, [r3, #0]
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d03a      	beq.n	8002464 <GPS_ParseRMC+0x1ac>
				g_gps_data.speed_knots = atof(token);
 80023ee:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80023f2:	f00c f9b1 	bl	800e758 <atof>
 80023f6:	ec53 2b10 	vmov	r2, r3, d0
 80023fa:	4610      	mov	r0, r2
 80023fc:	4619      	mov	r1, r3
 80023fe:	f7fe fbfb 	bl	8000bf8 <__aeabi_d2f>
 8002402:	4603      	mov	r3, r0
 8002404:	4a27      	ldr	r2, [pc, #156]	@ (80024a4 <GPS_ParseRMC+0x1ec>)
 8002406:	6213      	str	r3, [r2, #32]
			}
			break;
 8002408:	e02c      	b.n	8002464 <GPS_ParseRMC+0x1ac>

		case 8: // Course over ground (degrees)
			if (strlen(token) > 0) {
 800240a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800240e:	781b      	ldrb	r3, [r3, #0]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d029      	beq.n	8002468 <GPS_ParseRMC+0x1b0>
				g_gps_data.course = atof(token);
 8002414:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8002418:	f00c f99e 	bl	800e758 <atof>
 800241c:	ec53 2b10 	vmov	r2, r3, d0
 8002420:	4610      	mov	r0, r2
 8002422:	4619      	mov	r1, r3
 8002424:	f7fe fbe8 	bl	8000bf8 <__aeabi_d2f>
 8002428:	4603      	mov	r3, r0
 800242a:	4a1e      	ldr	r2, [pc, #120]	@ (80024a4 <GPS_ParseRMC+0x1ec>)
 800242c:	6253      	str	r3, [r2, #36]	@ 0x24
			}
			break;
 800242e:	e01b      	b.n	8002468 <GPS_ParseRMC+0x1b0>

		case 9: // Date (ddmmyy)
			if (strlen(token) > 0) {
 8002430:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002434:	781b      	ldrb	r3, [r3, #0]
 8002436:	2b00      	cmp	r3, #0
 8002438:	d018      	beq.n	800246c <GPS_ParseRMC+0x1b4>
				g_gps_data.date = atol(token);
 800243a:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 800243e:	f00c f992 	bl	800e766 <atol>
 8002442:	4603      	mov	r3, r0
 8002444:	461a      	mov	r2, r3
 8002446:	4b17      	ldr	r3, [pc, #92]	@ (80024a4 <GPS_ParseRMC+0x1ec>)
 8002448:	611a      	str	r2, [r3, #16]
			}
			break;
 800244a:	e00f      	b.n	800246c <GPS_ParseRMC+0x1b4>
			break;
 800244c:	bf00      	nop
 800244e:	e00e      	b.n	800246e <GPS_ParseRMC+0x1b6>
			break;
 8002450:	bf00      	nop
 8002452:	e00c      	b.n	800246e <GPS_ParseRMC+0x1b6>
			break;
 8002454:	bf00      	nop
 8002456:	e00a      	b.n	800246e <GPS_ParseRMC+0x1b6>
			break;
 8002458:	bf00      	nop
 800245a:	e008      	b.n	800246e <GPS_ParseRMC+0x1b6>
			break;
 800245c:	bf00      	nop
 800245e:	e006      	b.n	800246e <GPS_ParseRMC+0x1b6>
			break;
 8002460:	bf00      	nop
 8002462:	e004      	b.n	800246e <GPS_ParseRMC+0x1b6>
			break;
 8002464:	bf00      	nop
 8002466:	e002      	b.n	800246e <GPS_ParseRMC+0x1b6>
			break;
 8002468:	bf00      	nop
 800246a:	e000      	b.n	800246e <GPS_ParseRMC+0x1b6>
			break;
 800246c:	bf00      	nop
		}

		token = strtok(NULL, ",");
 800246e:	490c      	ldr	r1, [pc, #48]	@ (80024a0 <GPS_ParseRMC+0x1e8>)
 8002470:	2000      	movs	r0, #0
 8002472:	f00e f95d 	bl	8010730 <strtok>
 8002476:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
		field++;
 800247a:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800247e:	3301      	adds	r3, #1
 8002480:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b
	while (token != NULL) {
 8002484:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002488:	2b00      	cmp	r3, #0
 800248a:	f47f af2c 	bne.w	80022e6 <GPS_ParseRMC+0x2e>
	}

	g_gps_data.timestamp = HAL_GetTick();
 800248e:	f002 fdb1 	bl	8004ff4 <HAL_GetTick>
 8002492:	4603      	mov	r3, r0
 8002494:	4a03      	ldr	r2, [pc, #12]	@ (80024a4 <GPS_ParseRMC+0x1ec>)
 8002496:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
 8002498:	bf00      	nop
 800249a:	3790      	adds	r7, #144	@ 0x90
 800249c:	46bd      	mov	sp, r7
 800249e:	bd80      	pop	{r7, pc}
 80024a0:	08014448 	.word	0x08014448
 80024a4:	2000053c 	.word	0x2000053c

080024a8 <GPS_ConvertToDecimalDegrees>:

/**
 * @brief Convierte coordenadas NMEA a grados decimales
 */
float GPS_ConvertToDecimalDegrees(float coord, char direction)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b087      	sub	sp, #28
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	ed87 0a01 	vstr	s0, [r7, #4]
 80024b2:	4603      	mov	r3, r0
 80024b4:	70fb      	strb	r3, [r7, #3]
	int degrees = (int)(coord / 100);
 80024b6:	ed97 7a01 	vldr	s14, [r7, #4]
 80024ba:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8002534 <GPS_ConvertToDecimalDegrees+0x8c>
 80024be:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80024c2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80024c6:	ee17 3a90 	vmov	r3, s15
 80024ca:	613b      	str	r3, [r7, #16]
	float minutes = coord - (degrees * 100);
 80024cc:	693b      	ldr	r3, [r7, #16]
 80024ce:	2264      	movs	r2, #100	@ 0x64
 80024d0:	fb02 f303 	mul.w	r3, r2, r3
 80024d4:	ee07 3a90 	vmov	s15, r3
 80024d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80024dc:	ed97 7a01 	vldr	s14, [r7, #4]
 80024e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024e4:	edc7 7a03 	vstr	s15, [r7, #12]
	float decimal_degrees = degrees + (minutes / 60.0f);
 80024e8:	693b      	ldr	r3, [r7, #16]
 80024ea:	ee07 3a90 	vmov	s15, r3
 80024ee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80024f2:	edd7 6a03 	vldr	s13, [r7, #12]
 80024f6:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8002538 <GPS_ConvertToDecimalDegrees+0x90>
 80024fa:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80024fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002502:	edc7 7a05 	vstr	s15, [r7, #20]

	if (direction == 'S' || direction == 'W') {
 8002506:	78fb      	ldrb	r3, [r7, #3]
 8002508:	2b53      	cmp	r3, #83	@ 0x53
 800250a:	d002      	beq.n	8002512 <GPS_ConvertToDecimalDegrees+0x6a>
 800250c:	78fb      	ldrb	r3, [r7, #3]
 800250e:	2b57      	cmp	r3, #87	@ 0x57
 8002510:	d105      	bne.n	800251e <GPS_ConvertToDecimalDegrees+0x76>
		decimal_degrees = -decimal_degrees;
 8002512:	edd7 7a05 	vldr	s15, [r7, #20]
 8002516:	eef1 7a67 	vneg.f32	s15, s15
 800251a:	edc7 7a05 	vstr	s15, [r7, #20]
	}

	return decimal_degrees;
 800251e:	697b      	ldr	r3, [r7, #20]
 8002520:	ee07 3a90 	vmov	s15, r3
}
 8002524:	eeb0 0a67 	vmov.f32	s0, s15
 8002528:	371c      	adds	r7, #28
 800252a:	46bd      	mov	sp, r7
 800252c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002530:	4770      	bx	lr
 8002532:	bf00      	nop
 8002534:	42c80000 	.word	0x42c80000
 8002538:	42700000 	.word	0x42700000

0800253c <GPS_PrintData>:

/**
 * @brief Imprime datos GPS (usar Serial.h)
 */
void GPS_PrintData(GPS_Data_t* data)
{
 800253c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002540:	b0df      	sub	sp, #380	@ 0x17c
 8002542:	af14      	add	r7, sp, #80	@ 0x50
 8002544:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8002548:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800254c:	6018      	str	r0, [r3, #0]
	char buffer[256];

	if (data->is_valid) {
 800254e:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8002552:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800255c:	2b00      	cmp	r3, #0
 800255e:	f000 80a3 	beq.w	80026a8 <GPS_PrintData+0x16c>
		float lat_decimal = GPS_ConvertToDecimalDegrees(data->latitude, data->lat_direction);
 8002562:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8002566:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	edd3 7a00 	vldr	s15, [r3]
 8002570:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8002574:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	7a1b      	ldrb	r3, [r3, #8]
 800257c:	4618      	mov	r0, r3
 800257e:	eeb0 0a67 	vmov.f32	s0, s15
 8002582:	f7ff ff91 	bl	80024a8 <GPS_ConvertToDecimalDegrees>
 8002586:	ed87 0a49 	vstr	s0, [r7, #292]	@ 0x124
		float lon_decimal = GPS_ConvertToDecimalDegrees(data->longitude, data->lon_direction);
 800258a:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800258e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	edd3 7a01 	vldr	s15, [r3, #4]
 8002598:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800259c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	7a5b      	ldrb	r3, [r3, #9]
 80025a4:	4618      	mov	r0, r3
 80025a6:	eeb0 0a67 	vmov.f32	s0, s15
 80025aa:	f7ff ff7d 	bl	80024a8 <GPS_ConvertToDecimalDegrees>
 80025ae:	ed87 0a48 	vstr	s0, [r7, #288]	@ 0x120

		snprintf(buffer, sizeof(buffer),
 80025b2:	f8d7 0124 	ldr.w	r0, [r7, #292]	@ 0x124
 80025b6:	f7fd ffcf 	bl	8000558 <__aeabi_f2d>
 80025ba:	4682      	mov	sl, r0
 80025bc:	468b      	mov	fp, r1
				"[GPS] Pos: %.6f%c, %.6f%c | Fix:%d Sats:%d Alt:%.1fm Spd:%.1fkn Crs:%.1f | Rx:%lu Ok:%lu Err:%lu\r\n",
				lat_decimal, data->lat_direction,
 80025be:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80025c2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	7a1b      	ldrb	r3, [r3, #8]
		snprintf(buffer, sizeof(buffer),
 80025ca:	461e      	mov	r6, r3
 80025cc:	f8d7 0120 	ldr.w	r0, [r7, #288]	@ 0x120
 80025d0:	f7fd ffc2 	bl	8000558 <__aeabi_f2d>
 80025d4:	e9c7 0104 	strd	r0, r1, [r7, #16]
				lon_decimal, data->lon_direction,
 80025d8:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80025dc:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	7a5b      	ldrb	r3, [r3, #9]
		snprintf(buffer, sizeof(buffer),
 80025e4:	61bb      	str	r3, [r7, #24]
				data->fix_quality, data->satellites,
 80025e6:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80025ea:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	7d1b      	ldrb	r3, [r3, #20]
		snprintf(buffer, sizeof(buffer),
 80025f2:	60fb      	str	r3, [r7, #12]
				data->fix_quality, data->satellites,
 80025f4:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80025f8:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	7d5b      	ldrb	r3, [r3, #21]
		snprintf(buffer, sizeof(buffer),
 8002600:	60bb      	str	r3, [r7, #8]
				data->altitude, data->speed_knots, data->course,
 8002602:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8002606:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	69db      	ldr	r3, [r3, #28]
		snprintf(buffer, sizeof(buffer),
 800260e:	4618      	mov	r0, r3
 8002610:	f7fd ffa2 	bl	8000558 <__aeabi_f2d>
 8002614:	e9c7 0100 	strd	r0, r1, [r7]
				data->altitude, data->speed_knots, data->course,
 8002618:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800261c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	6a1b      	ldr	r3, [r3, #32]
		snprintf(buffer, sizeof(buffer),
 8002624:	4618      	mov	r0, r3
 8002626:	f7fd ff97 	bl	8000558 <__aeabi_f2d>
 800262a:	4680      	mov	r8, r0
 800262c:	4689      	mov	r9, r1
				data->altitude, data->speed_knots, data->course,
 800262e:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8002632:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
		snprintf(buffer, sizeof(buffer),
 800263a:	4618      	mov	r0, r3
 800263c:	f7fd ff8c 	bl	8000558 <__aeabi_f2d>
 8002640:	4604      	mov	r4, r0
 8002642:	460d      	mov	r5, r1
 8002644:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8002648:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002650:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8002654:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800265c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8002660:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002668:	f107 0020 	add.w	r0, r7, #32
 800266c:	9312      	str	r3, [sp, #72]	@ 0x48
 800266e:	9211      	str	r2, [sp, #68]	@ 0x44
 8002670:	9110      	str	r1, [sp, #64]	@ 0x40
 8002672:	e9cd 450e 	strd	r4, r5, [sp, #56]	@ 0x38
 8002676:	e9cd 890c 	strd	r8, r9, [sp, #48]	@ 0x30
 800267a:	ed97 7b00 	vldr	d7, [r7]
 800267e:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8002682:	68ba      	ldr	r2, [r7, #8]
 8002684:	9208      	str	r2, [sp, #32]
 8002686:	68fa      	ldr	r2, [r7, #12]
 8002688:	9207      	str	r2, [sp, #28]
 800268a:	69bb      	ldr	r3, [r7, #24]
 800268c:	9306      	str	r3, [sp, #24]
 800268e:	ed97 7b04 	vldr	d7, [r7, #16]
 8002692:	ed8d 7b04 	vstr	d7, [sp, #16]
 8002696:	9602      	str	r6, [sp, #8]
 8002698:	e9cd ab00 	strd	sl, fp, [sp]
 800269c:	4a1e      	ldr	r2, [pc, #120]	@ (8002718 <GPS_PrintData+0x1dc>)
 800269e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80026a2:	f00d fedb 	bl	801045c <sniprintf>
 80026a6:	e02b      	b.n	8002700 <GPS_PrintData+0x1c4>
				data->sentences_received, data->sentences_parsed, data->checksum_errors);
	} else {
		snprintf(buffer, sizeof(buffer),
				"[GPS] NO FIX | Sats:%d | Rx:%lu Ok:%lu Err:%lu | Time:%lu ms\r\n",
				data->satellites,
 80026a8:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80026ac:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	7d5b      	ldrb	r3, [r3, #21]
		snprintf(buffer, sizeof(buffer),
 80026b4:	461d      	mov	r5, r3
 80026b6:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80026ba:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026c2:	f507 7294 	add.w	r2, r7, #296	@ 0x128
 80026c6:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 80026ca:	6812      	ldr	r2, [r2, #0]
 80026cc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80026ce:	f507 7194 	add.w	r1, r7, #296	@ 0x128
 80026d2:	f5a1 7186 	sub.w	r1, r1, #268	@ 0x10c
 80026d6:	6809      	ldr	r1, [r1, #0]
 80026d8:	6b89      	ldr	r1, [r1, #56]	@ 0x38
 80026da:	f507 7094 	add.w	r0, r7, #296	@ 0x128
 80026de:	f5a0 7086 	sub.w	r0, r0, #268	@ 0x10c
 80026e2:	6800      	ldr	r0, [r0, #0]
 80026e4:	6ac0      	ldr	r0, [r0, #44]	@ 0x2c
 80026e6:	f107 0420 	add.w	r4, r7, #32
 80026ea:	9003      	str	r0, [sp, #12]
 80026ec:	9102      	str	r1, [sp, #8]
 80026ee:	9201      	str	r2, [sp, #4]
 80026f0:	9300      	str	r3, [sp, #0]
 80026f2:	462b      	mov	r3, r5
 80026f4:	4a09      	ldr	r2, [pc, #36]	@ (800271c <GPS_PrintData+0x1e0>)
 80026f6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80026fa:	4620      	mov	r0, r4
 80026fc:	f00d feae 	bl	801045c <sniprintf>
				data->sentences_received, data->sentences_parsed, data->checksum_errors,
				data->timestamp);
	}

	Serial_PrintString(buffer);
 8002700:	f107 0320 	add.w	r3, r7, #32
 8002704:	4618      	mov	r0, r3
 8002706:	f000 fe39 	bl	800337c <Serial_PrintString>
}
 800270a:	bf00      	nop
 800270c:	f507 7796 	add.w	r7, r7, #300	@ 0x12c
 8002710:	46bd      	mov	sp, r7
 8002712:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002716:	bf00      	nop
 8002718:	0801444c 	.word	0x0801444c
 800271c:	080144b8 	.word	0x080144b8

08002720 <GPS_UART_RxHalfCpltCallback>:
/**
 * @brief Callback de DMA Half-Complete (mitad del buffer procesada)
 * LLAMAR desde HAL_UART_RxHalfCpltCallback en stm32f4xx_it.c
 */
void GPS_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8002720:	b480      	push	{r7}
 8002722:	b083      	sub	sp, #12
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
	if (huart == gps_config.huart) {
		// En modo circular, este callback indica que se llen la primera mitad
		// No hacer nada aqu, el procesamiento se hace en GPS_ProcessData()
	}
}
 8002728:	bf00      	nop
 800272a:	370c      	adds	r7, #12
 800272c:	46bd      	mov	sp, r7
 800272e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002732:	4770      	bx	lr

08002734 <GPS_UART_RxCpltCallback>:
/**
 * @brief Callback de DMA Complete (buffer completo procesado)
 * LLAMAR desde HAL_UART_RxCpltCallback en stm32f4xx_it.c
 */
void GPS_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002734:	b480      	push	{r7}
 8002736:	b083      	sub	sp, #12
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
	if (huart == gps_config.huart) {
		// En modo circular, este callback indica que se llen la segunda mitad
		// No hacer nada aqu, el procesamiento se hace en GPS_ProcessData()
	}
}
 800273c:	bf00      	nop
 800273e:	370c      	adds	r7, #12
 8002740:	46bd      	mov	sp, r7
 8002742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002746:	4770      	bx	lr

08002748 <GPS_UART_ErrorCallback>:

/**
 * @brief Callback de error UART
 */
void GPS_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b082      	sub	sp, #8
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
	if (huart == gps_config.huart) {
 8002750:	4b06      	ldr	r3, [pc, #24]	@ (800276c <GPS_UART_ErrorCallback+0x24>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	687a      	ldr	r2, [r7, #4]
 8002756:	429a      	cmp	r2, r3
 8002758:	d104      	bne.n	8002764 <GPS_UART_ErrorCallback+0x1c>
		// Reiniciar DMA en caso de error
		HAL_UART_DMAStop(huart);
 800275a:	6878      	ldr	r0, [r7, #4]
 800275c:	f007 fa11 	bl	8009b82 <HAL_UART_DMAStop>
		GPS_StartReceive();
 8002760:	f7ff fb4c 	bl	8001dfc <GPS_StartReceive>
	}
}
 8002764:	bf00      	nop
 8002766:	3708      	adds	r7, #8
 8002768:	46bd      	mov	sp, r7
 800276a:	bd80      	pop	{r7, pc}
 800276c:	20000988 	.word	0x20000988

08002770 <Sensors_I2C_Init>:
#define CCS811_REG_STATUS 0x00
#define CCS811_REG_ALG_RESULT_DATA 0x02
#define CCS811_STATUS_DATA_READY (1 << 0)


HAL_StatusTypeDef Sensors_I2C_Init(Sensors_I2C_Handle_t *hsensors, I2C_HandleTypeDef *hi2c) {
 8002770:	b580      	push	{r7, lr}
 8002772:	b088      	sub	sp, #32
 8002774:	af04      	add	r7, sp, #16
 8002776:	6078      	str	r0, [r7, #4]
 8002778:	6039      	str	r1, [r7, #0]
	hsensors->hi2c = hi2c;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	683a      	ldr	r2, [r7, #0]
 800277e:	601a      	str	r2, [r3, #0]
	uint8_t buffer[2];
	HAL_StatusTypeDef status;

	// ----- 1. Despertar MPU6050 -----
	// Escribir 0x00 en el registro PWR_MGMT_1 (0x6B)
	buffer[0] = 0x00;
 8002780:	2300      	movs	r3, #0
 8002782:	733b      	strb	r3, [r7, #12]
	status = HAL_I2C_Mem_Write(hsensors->hi2c, MPU6050_ADDR, MPU6050_REG_PWR_MGMT_1, 1, buffer, 1, 100);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6818      	ldr	r0, [r3, #0]
 8002788:	2364      	movs	r3, #100	@ 0x64
 800278a:	9302      	str	r3, [sp, #8]
 800278c:	2301      	movs	r3, #1
 800278e:	9301      	str	r3, [sp, #4]
 8002790:	f107 030c 	add.w	r3, r7, #12
 8002794:	9300      	str	r3, [sp, #0]
 8002796:	2301      	movs	r3, #1
 8002798:	226b      	movs	r2, #107	@ 0x6b
 800279a:	21d0      	movs	r1, #208	@ 0xd0
 800279c:	f003 ff2c 	bl	80065f8 <HAL_I2C_Mem_Write>
 80027a0:	4603      	mov	r3, r0
 80027a2:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status; // Falla al despertar MPU6050
 80027a4:	7bfb      	ldrb	r3, [r7, #15]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d001      	beq.n	80027ae <Sensors_I2C_Init+0x3e>
 80027aa:	7bfb      	ldrb	r3, [r7, #15]
 80027ac:	e04f      	b.n	800284e <Sensors_I2C_Init+0xde>
	osDelay(10);
 80027ae:	200a      	movs	r0, #10
 80027b0:	f008 fc7a 	bl	800b0a8 <osDelay>

	// ----- 2. Iniciar CCS811 -----
	// Escribir un comando "vaco" al registro APP_START (0xF4)
	status = HAL_I2C_Master_Transmit(hsensors->hi2c, CCS811_ADDR, (uint8_t[]){CCS811_REG_APP_START}, 1, 100);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6818      	ldr	r0, [r3, #0]
 80027b8:	23f4      	movs	r3, #244	@ 0xf4
 80027ba:	723b      	strb	r3, [r7, #8]
 80027bc:	f107 0208 	add.w	r2, r7, #8
 80027c0:	2364      	movs	r3, #100	@ 0x64
 80027c2:	9300      	str	r3, [sp, #0]
 80027c4:	2301      	movs	r3, #1
 80027c6:	21b6      	movs	r1, #182	@ 0xb6
 80027c8:	f003 fbe6 	bl	8005f98 <HAL_I2C_Master_Transmit>
 80027cc:	4603      	mov	r3, r0
 80027ce:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status; // Falla al iniciar CCS811
 80027d0:	7bfb      	ldrb	r3, [r7, #15]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d001      	beq.n	80027da <Sensors_I2C_Init+0x6a>
 80027d6:	7bfb      	ldrb	r3, [r7, #15]
 80027d8:	e039      	b.n	800284e <Sensors_I2C_Init+0xde>
	osDelay(100); // El CCS811 necesita tiempo para arrancar
 80027da:	2064      	movs	r0, #100	@ 0x64
 80027dc:	f008 fc64 	bl	800b0a8 <osDelay>

	// ----- 3. Configurar HDC1080 -----
	// Configurar para adquirir Temp y Humedad en 14 bits
	// Escribir 0x1000 en el registro de Configuracin (0x02)
	buffer[0] = 0x10;
 80027e0:	2310      	movs	r3, #16
 80027e2:	733b      	strb	r3, [r7, #12]
	buffer[1] = 0x00;
 80027e4:	2300      	movs	r3, #0
 80027e6:	737b      	strb	r3, [r7, #13]
	status = HAL_I2C_Mem_Write(hsensors->hi2c, HDC1080_ADDR, HDC1080_REG_CONFIG, 1, buffer, 2, 100);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6818      	ldr	r0, [r3, #0]
 80027ec:	2364      	movs	r3, #100	@ 0x64
 80027ee:	9302      	str	r3, [sp, #8]
 80027f0:	2302      	movs	r3, #2
 80027f2:	9301      	str	r3, [sp, #4]
 80027f4:	f107 030c 	add.w	r3, r7, #12
 80027f8:	9300      	str	r3, [sp, #0]
 80027fa:	2301      	movs	r3, #1
 80027fc:	2202      	movs	r2, #2
 80027fe:	2180      	movs	r1, #128	@ 0x80
 8002800:	f003 fefa 	bl	80065f8 <HAL_I2C_Mem_Write>
 8002804:	4603      	mov	r3, r0
 8002806:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status; // Falla al configurar HDC1080
 8002808:	7bfb      	ldrb	r3, [r7, #15]
 800280a:	2b00      	cmp	r3, #0
 800280c:	d001      	beq.n	8002812 <Sensors_I2C_Init+0xa2>
 800280e:	7bfb      	ldrb	r3, [r7, #15]
 8002810:	e01d      	b.n	800284e <Sensors_I2C_Init+0xde>
	osDelay(20); // Tiempo de configuracin
 8002812:	2014      	movs	r0, #20
 8002814:	f008 fc48 	bl	800b0a8 <osDelay>

	// ----- 4. Activar LTR390 -----
	// Poner en modo ALS (Ambient Light Sensor)
	// Escribir 0x02 en el registro MAIN_CTRL (0x00)
	buffer[0] = 0x02; // 0x02 = (Bit 1: Enable = 1, Bit 3: Mode = 0 (ALS))
 8002818:	2302      	movs	r3, #2
 800281a:	733b      	strb	r3, [r7, #12]
	status = HAL_I2C_Mem_Write(hsensors->hi2c, LTR390_ADDR, LTR390_REG_MAIN_CTRL, 1, buffer, 1, 100);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6818      	ldr	r0, [r3, #0]
 8002820:	2364      	movs	r3, #100	@ 0x64
 8002822:	9302      	str	r3, [sp, #8]
 8002824:	2301      	movs	r3, #1
 8002826:	9301      	str	r3, [sp, #4]
 8002828:	f107 030c 	add.w	r3, r7, #12
 800282c:	9300      	str	r3, [sp, #0]
 800282e:	2301      	movs	r3, #1
 8002830:	2200      	movs	r2, #0
 8002832:	21a6      	movs	r1, #166	@ 0xa6
 8002834:	f003 fee0 	bl	80065f8 <HAL_I2C_Mem_Write>
 8002838:	4603      	mov	r3, r0
 800283a:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status; // Falla al activar LTR390
 800283c:	7bfb      	ldrb	r3, [r7, #15]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d001      	beq.n	8002846 <Sensors_I2C_Init+0xd6>
 8002842:	7bfb      	ldrb	r3, [r7, #15]
 8002844:	e003      	b.n	800284e <Sensors_I2C_Init+0xde>
	osDelay(10);
 8002846:	200a      	movs	r0, #10
 8002848:	f008 fc2e 	bl	800b0a8 <osDelay>

	return HAL_OK;
 800284c:	2300      	movs	r3, #0
}
 800284e:	4618      	mov	r0, r3
 8002850:	3710      	adds	r7, #16
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}

08002856 <CCS811_Read>:

// ---------------- CCS811 -----------------
HAL_StatusTypeDef CCS811_Read(Sensors_I2C_Handle_t *hsensors) {
 8002856:	b580      	push	{r7, lr}
 8002858:	b08a      	sub	sp, #40	@ 0x28
 800285a:	af04      	add	r7, sp, #16
 800285c:	6078      	str	r0, [r7, #4]
    uint8_t buffer[8];
    HAL_StatusTypeDef status;

    // 1. Leer el registro de STATUS (0x00) para ver si hay datos listos
    status = HAL_I2C_Mem_Read(hsensors->hi2c, CCS811_ADDR, CCS811_REG_STATUS, 1, buffer, 1, 100);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6818      	ldr	r0, [r3, #0]
 8002862:	2364      	movs	r3, #100	@ 0x64
 8002864:	9302      	str	r3, [sp, #8]
 8002866:	2301      	movs	r3, #1
 8002868:	9301      	str	r3, [sp, #4]
 800286a:	f107 030c 	add.w	r3, r7, #12
 800286e:	9300      	str	r3, [sp, #0]
 8002870:	2301      	movs	r3, #1
 8002872:	2200      	movs	r2, #0
 8002874:	21b6      	movs	r1, #182	@ 0xb6
 8002876:	f003 ffb9 	bl	80067ec <HAL_I2C_Mem_Read>
 800287a:	4603      	mov	r3, r0
 800287c:	75fb      	strb	r3, [r7, #23]
    if (status != HAL_OK) {
 800287e:	7dfb      	ldrb	r3, [r7, #23]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d001      	beq.n	8002888 <CCS811_Read+0x32>
        return status; // Falla al leer el status
 8002884:	7dfb      	ldrb	r3, [r7, #23]
 8002886:	e030      	b.n	80028ea <CCS811_Read+0x94>

    // 2. Comprobar el bit DATA_READY
    //    Si no est listo, simplemente salimos sin actualizar los valores.
    //    Los valores antiguos (ej. 65021) se seguirn mostrando
    //    hasta que el sensor reporte datos nuevos.
    if (buffer[0] & CCS811_STATUS_DATA_READY)
 8002888:	7b3b      	ldrb	r3, [r7, #12]
 800288a:	f003 0301 	and.w	r3, r3, #1
 800288e:	2b00      	cmp	r3, #0
 8002890:	d02a      	beq.n	80028e8 <CCS811_Read+0x92>
    {
        // 3. Datos listos! Leer los 8 bytes del registro de resultados (0x02)
        status = HAL_I2C_Mem_Read(hsensors->hi2c, CCS811_ADDR, CCS811_REG_ALG_RESULT_DATA, 1, buffer, 8, 100);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6818      	ldr	r0, [r3, #0]
 8002896:	2364      	movs	r3, #100	@ 0x64
 8002898:	9302      	str	r3, [sp, #8]
 800289a:	2308      	movs	r3, #8
 800289c:	9301      	str	r3, [sp, #4]
 800289e:	f107 030c 	add.w	r3, r7, #12
 80028a2:	9300      	str	r3, [sp, #0]
 80028a4:	2301      	movs	r3, #1
 80028a6:	2202      	movs	r2, #2
 80028a8:	21b6      	movs	r1, #182	@ 0xb6
 80028aa:	f003 ff9f 	bl	80067ec <HAL_I2C_Mem_Read>
 80028ae:	4603      	mov	r3, r0
 80028b0:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK) {
 80028b2:	7dfb      	ldrb	r3, [r7, #23]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d115      	bne.n	80028e4 <CCS811_Read+0x8e>
            // Actualizar los valores solo si la lectura fue exitosa
            hsensors->data.eco2 = (buffer[0] << 8) | buffer[1];
 80028b8:	7b3b      	ldrb	r3, [r7, #12]
 80028ba:	b21b      	sxth	r3, r3
 80028bc:	021b      	lsls	r3, r3, #8
 80028be:	b21a      	sxth	r2, r3
 80028c0:	7b7b      	ldrb	r3, [r7, #13]
 80028c2:	b21b      	sxth	r3, r3
 80028c4:	4313      	orrs	r3, r2
 80028c6:	b21b      	sxth	r3, r3
 80028c8:	b29a      	uxth	r2, r3
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	819a      	strh	r2, [r3, #12]
            hsensors->data.tvoc = (buffer[2] << 8) | buffer[3];
 80028ce:	7bbb      	ldrb	r3, [r7, #14]
 80028d0:	b21b      	sxth	r3, r3
 80028d2:	021b      	lsls	r3, r3, #8
 80028d4:	b21a      	sxth	r2, r3
 80028d6:	7bfb      	ldrb	r3, [r7, #15]
 80028d8:	b21b      	sxth	r3, r3
 80028da:	4313      	orrs	r3, r2
 80028dc:	b21b      	sxth	r3, r3
 80028de:	b29a      	uxth	r2, r3
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	81da      	strh	r2, [r3, #14]
        }
        return status;
 80028e4:	7dfb      	ldrb	r3, [r7, #23]
 80028e6:	e000      	b.n	80028ea <CCS811_Read+0x94>
    }

    // Si llegamos aqu, no haba datos listos (DATA_READY == 0)
    // Devolvemos HAL_OK porque no hubo un error de I2C,
    // simplemente no haba datos nuevos.
    return HAL_OK;
 80028e8:	2300      	movs	r3, #0
}
 80028ea:	4618      	mov	r0, r3
 80028ec:	3718      	adds	r7, #24
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd80      	pop	{r7, pc}
	...

080028f4 <MPU6050_Read>:

// ---------------- MPU6050 -----------------
HAL_StatusTypeDef MPU6050_Read(Sensors_I2C_Handle_t *hsensors) {
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b08a      	sub	sp, #40	@ 0x28
 80028f8:	af04      	add	r7, sp, #16
 80028fa:	6078      	str	r0, [r7, #4]
	uint8_t buffer[14];
	HAL_StatusTypeDef status = HAL_I2C_Mem_Read(hsensors->hi2c, MPU6050_ADDR, 0x3B, 1, buffer, 14, 100);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6818      	ldr	r0, [r3, #0]
 8002900:	2364      	movs	r3, #100	@ 0x64
 8002902:	9302      	str	r3, [sp, #8]
 8002904:	230e      	movs	r3, #14
 8002906:	9301      	str	r3, [sp, #4]
 8002908:	f107 0308 	add.w	r3, r7, #8
 800290c:	9300      	str	r3, [sp, #0]
 800290e:	2301      	movs	r3, #1
 8002910:	223b      	movs	r2, #59	@ 0x3b
 8002912:	21d0      	movs	r1, #208	@ 0xd0
 8002914:	f003 ff6a 	bl	80067ec <HAL_I2C_Mem_Read>
 8002918:	4603      	mov	r3, r0
 800291a:	75fb      	strb	r3, [r7, #23]
	if (status == HAL_OK) {
 800291c:	7dfb      	ldrb	r3, [r7, #23]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d171      	bne.n	8002a06 <MPU6050_Read+0x112>
		hsensors->data.accel[0] = (int16_t)((buffer[0] << 8) | buffer[1]) / 16384.0f;
 8002922:	7a3b      	ldrb	r3, [r7, #8]
 8002924:	b21b      	sxth	r3, r3
 8002926:	021b      	lsls	r3, r3, #8
 8002928:	b21a      	sxth	r2, r3
 800292a:	7a7b      	ldrb	r3, [r7, #9]
 800292c:	b21b      	sxth	r3, r3
 800292e:	4313      	orrs	r3, r2
 8002930:	b21b      	sxth	r3, r3
 8002932:	ee07 3a90 	vmov	s15, r3
 8002936:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800293a:	eddf 6a35 	vldr	s13, [pc, #212]	@ 8002a10 <MPU6050_Read+0x11c>
 800293e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	edc3 7a04 	vstr	s15, [r3, #16]
		hsensors->data.accel[1] = (int16_t)((buffer[2] << 8) | buffer[3]) / 16384.0f;
 8002948:	7abb      	ldrb	r3, [r7, #10]
 800294a:	b21b      	sxth	r3, r3
 800294c:	021b      	lsls	r3, r3, #8
 800294e:	b21a      	sxth	r2, r3
 8002950:	7afb      	ldrb	r3, [r7, #11]
 8002952:	b21b      	sxth	r3, r3
 8002954:	4313      	orrs	r3, r2
 8002956:	b21b      	sxth	r3, r3
 8002958:	ee07 3a90 	vmov	s15, r3
 800295c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002960:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 8002a10 <MPU6050_Read+0x11c>
 8002964:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	edc3 7a05 	vstr	s15, [r3, #20]
		hsensors->data.accel[2] = (int16_t)((buffer[4] << 8) | buffer[5]) / 16384.0f;
 800296e:	7b3b      	ldrb	r3, [r7, #12]
 8002970:	b21b      	sxth	r3, r3
 8002972:	021b      	lsls	r3, r3, #8
 8002974:	b21a      	sxth	r2, r3
 8002976:	7b7b      	ldrb	r3, [r7, #13]
 8002978:	b21b      	sxth	r3, r3
 800297a:	4313      	orrs	r3, r2
 800297c:	b21b      	sxth	r3, r3
 800297e:	ee07 3a90 	vmov	s15, r3
 8002982:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002986:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8002a10 <MPU6050_Read+0x11c>
 800298a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	edc3 7a06 	vstr	s15, [r3, #24]
		hsensors->data.gyro[0]  = (int16_t)((buffer[8] << 8) | buffer[9]) / 131.0f;
 8002994:	7c3b      	ldrb	r3, [r7, #16]
 8002996:	b21b      	sxth	r3, r3
 8002998:	021b      	lsls	r3, r3, #8
 800299a:	b21a      	sxth	r2, r3
 800299c:	7c7b      	ldrb	r3, [r7, #17]
 800299e:	b21b      	sxth	r3, r3
 80029a0:	4313      	orrs	r3, r2
 80029a2:	b21b      	sxth	r3, r3
 80029a4:	ee07 3a90 	vmov	s15, r3
 80029a8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80029ac:	eddf 6a19 	vldr	s13, [pc, #100]	@ 8002a14 <MPU6050_Read+0x120>
 80029b0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	edc3 7a07 	vstr	s15, [r3, #28]
		hsensors->data.gyro[1]  = (int16_t)((buffer[10] << 8) | buffer[11]) / 131.0f;
 80029ba:	7cbb      	ldrb	r3, [r7, #18]
 80029bc:	b21b      	sxth	r3, r3
 80029be:	021b      	lsls	r3, r3, #8
 80029c0:	b21a      	sxth	r2, r3
 80029c2:	7cfb      	ldrb	r3, [r7, #19]
 80029c4:	b21b      	sxth	r3, r3
 80029c6:	4313      	orrs	r3, r2
 80029c8:	b21b      	sxth	r3, r3
 80029ca:	ee07 3a90 	vmov	s15, r3
 80029ce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80029d2:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8002a14 <MPU6050_Read+0x120>
 80029d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	edc3 7a08 	vstr	s15, [r3, #32]
		hsensors->data.gyro[2]  = (int16_t)((buffer[12] << 8) | buffer[13]) / 131.0f;
 80029e0:	7d3b      	ldrb	r3, [r7, #20]
 80029e2:	b21b      	sxth	r3, r3
 80029e4:	021b      	lsls	r3, r3, #8
 80029e6:	b21a      	sxth	r2, r3
 80029e8:	7d7b      	ldrb	r3, [r7, #21]
 80029ea:	b21b      	sxth	r3, r3
 80029ec:	4313      	orrs	r3, r2
 80029ee:	b21b      	sxth	r3, r3
 80029f0:	ee07 3a90 	vmov	s15, r3
 80029f4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80029f8:	eddf 6a06 	vldr	s13, [pc, #24]	@ 8002a14 <MPU6050_Read+0x120>
 80029fc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	}
	return status;
 8002a06:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a08:	4618      	mov	r0, r3
 8002a0a:	3718      	adds	r7, #24
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	46800000 	.word	0x46800000
 8002a14:	43030000 	.word	0x43030000

08002a18 <HDC1080_Read>:

// ---------------- HDC1080 -----------------
HAL_StatusTypeDef HDC1080_Read(Sensors_I2C_Handle_t *hsensors) {
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b088      	sub	sp, #32
 8002a1c:	af02      	add	r7, sp, #8
 8002a1e:	6078      	str	r0, [r7, #4]
	uint8_t buffer[4];
	HAL_StatusTypeDef status;

	// 1. Apuntar al registro de temperatura (0x00)
	buffer[0] = 0x00;
 8002a20:	2300      	movs	r3, #0
 8002a22:	733b      	strb	r3, [r7, #12]
	status = HAL_I2C_Master_Transmit(hsensors->hi2c, HDC1080_ADDR, buffer, 1, 100);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6818      	ldr	r0, [r3, #0]
 8002a28:	f107 020c 	add.w	r2, r7, #12
 8002a2c:	2364      	movs	r3, #100	@ 0x64
 8002a2e:	9300      	str	r3, [sp, #0]
 8002a30:	2301      	movs	r3, #1
 8002a32:	2180      	movs	r1, #128	@ 0x80
 8002a34:	f003 fab0 	bl	8005f98 <HAL_I2C_Master_Transmit>
 8002a38:	4603      	mov	r3, r0
 8002a3a:	75fb      	strb	r3, [r7, #23]
	if (status != HAL_OK) {
 8002a3c:	7dfb      	ldrb	r3, [r7, #23]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d001      	beq.n	8002a46 <HDC1080_Read+0x2e>
		return status;
 8002a42:	7dfb      	ldrb	r3, [r7, #23]
 8002a44:	e048      	b.n	8002ad8 <HDC1080_Read+0xc0>
	}

	// 2. Esperar el tiempo de conversin (aprox 15ms para T+H)
	osDelay(20);
 8002a46:	2014      	movs	r0, #20
 8002a48:	f008 fb2e 	bl	800b0a8 <osDelay>

	// 3. Leer los 4 bytes (Temp MSB, Temp LSB, Hum MSB, Hum LSB)
	status = HAL_I2C_Master_Receive(hsensors->hi2c, HDC1080_ADDR, buffer, 4, 100);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6818      	ldr	r0, [r3, #0]
 8002a50:	f107 020c 	add.w	r2, r7, #12
 8002a54:	2364      	movs	r3, #100	@ 0x64
 8002a56:	9300      	str	r3, [sp, #0]
 8002a58:	2304      	movs	r3, #4
 8002a5a:	2180      	movs	r1, #128	@ 0x80
 8002a5c:	f003 fb9a 	bl	8006194 <HAL_I2C_Master_Receive>
 8002a60:	4603      	mov	r3, r0
 8002a62:	75fb      	strb	r3, [r7, #23]
	if (status == HAL_OK) {
 8002a64:	7dfb      	ldrb	r3, [r7, #23]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d135      	bne.n	8002ad6 <HDC1080_Read+0xbe>
		uint16_t raw_temp = (buffer[0] << 8) | buffer[1];
 8002a6a:	7b3b      	ldrb	r3, [r7, #12]
 8002a6c:	b21b      	sxth	r3, r3
 8002a6e:	021b      	lsls	r3, r3, #8
 8002a70:	b21a      	sxth	r2, r3
 8002a72:	7b7b      	ldrb	r3, [r7, #13]
 8002a74:	b21b      	sxth	r3, r3
 8002a76:	4313      	orrs	r3, r2
 8002a78:	b21b      	sxth	r3, r3
 8002a7a:	82bb      	strh	r3, [r7, #20]
		uint16_t raw_hum  = (buffer[2] << 8) | buffer[3];
 8002a7c:	7bbb      	ldrb	r3, [r7, #14]
 8002a7e:	b21b      	sxth	r3, r3
 8002a80:	021b      	lsls	r3, r3, #8
 8002a82:	b21a      	sxth	r2, r3
 8002a84:	7bfb      	ldrb	r3, [r7, #15]
 8002a86:	b21b      	sxth	r3, r3
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	b21b      	sxth	r3, r3
 8002a8c:	827b      	strh	r3, [r7, #18]

		hsensors->data.temperature = ((raw_temp / 65536.0f) * 165.0f) - 40.0f;
 8002a8e:	8abb      	ldrh	r3, [r7, #20]
 8002a90:	ee07 3a90 	vmov	s15, r3
 8002a94:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002a98:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8002ae0 <HDC1080_Read+0xc8>
 8002a9c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002aa0:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8002ae4 <HDC1080_Read+0xcc>
 8002aa4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002aa8:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8002ae8 <HDC1080_Read+0xd0>
 8002aac:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	edc3 7a01 	vstr	s15, [r3, #4]
		hsensors->data.humidity    = (raw_hum / 65536.0f) * 100.0f;
 8002ab6:	8a7b      	ldrh	r3, [r7, #18]
 8002ab8:	ee07 3a90 	vmov	s15, r3
 8002abc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002ac0:	eddf 6a07 	vldr	s13, [pc, #28]	@ 8002ae0 <HDC1080_Read+0xc8>
 8002ac4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002ac8:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8002aec <HDC1080_Read+0xd4>
 8002acc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	edc3 7a02 	vstr	s15, [r3, #8]
	}
	return status;
 8002ad6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ad8:	4618      	mov	r0, r3
 8002ada:	3718      	adds	r7, #24
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}
 8002ae0:	47800000 	.word	0x47800000
 8002ae4:	43250000 	.word	0x43250000
 8002ae8:	42200000 	.word	0x42200000
 8002aec:	42c80000 	.word	0x42c80000

08002af0 <LTR390_Read>:
		hsensors->data.light = raw_light * 0.6f; // factor de conversin estimado
	}
	return status;
}*/

HAL_StatusTypeDef LTR390_Read(Sensors_I2C_Handle_t *hsensors) {
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b08a      	sub	sp, #40	@ 0x28
 8002af4:	af04      	add	r7, sp, #16
 8002af6:	6078      	str	r0, [r7, #4]
	extern uint32_t raw_light_debug; // Declara que usar la variable global
	uint8_t buffer[3];
	HAL_StatusTypeDef status = HAL_I2C_Mem_Read(hsensors->hi2c, LTR390_ADDR, 0x0D, 1, buffer, 3, 100);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6818      	ldr	r0, [r3, #0]
 8002afc:	2364      	movs	r3, #100	@ 0x64
 8002afe:	9302      	str	r3, [sp, #8]
 8002b00:	2303      	movs	r3, #3
 8002b02:	9301      	str	r3, [sp, #4]
 8002b04:	f107 030c 	add.w	r3, r7, #12
 8002b08:	9300      	str	r3, [sp, #0]
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	220d      	movs	r2, #13
 8002b0e:	21a6      	movs	r1, #166	@ 0xa6
 8002b10:	f003 fe6c 	bl	80067ec <HAL_I2C_Mem_Read>
 8002b14:	4603      	mov	r3, r0
 8002b16:	75fb      	strb	r3, [r7, #23]
	if (status == HAL_OK) {
 8002b18:	7dfb      	ldrb	r3, [r7, #23]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d117      	bne.n	8002b4e <LTR390_Read+0x5e>
		uint32_t raw_light = (buffer[2] << 16) | (buffer[1] << 8) | buffer[0];
 8002b1e:	7bbb      	ldrb	r3, [r7, #14]
 8002b20:	041a      	lsls	r2, r3, #16
 8002b22:	7b7b      	ldrb	r3, [r7, #13]
 8002b24:	021b      	lsls	r3, r3, #8
 8002b26:	4313      	orrs	r3, r2
 8002b28:	7b3a      	ldrb	r2, [r7, #12]
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	613b      	str	r3, [r7, #16]
		raw_light_debug = raw_light; // <- AADE ESTA LNEA
 8002b2e:	4a0c      	ldr	r2, [pc, #48]	@ (8002b60 <LTR390_Read+0x70>)
 8002b30:	693b      	ldr	r3, [r7, #16]
 8002b32:	6013      	str	r3, [r2, #0]
		hsensors->data.light = raw_light * 0.6f; // factor de conversin estimado
 8002b34:	693b      	ldr	r3, [r7, #16]
 8002b36:	ee07 3a90 	vmov	s15, r3
 8002b3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b3e:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8002b64 <LTR390_Read+0x74>
 8002b42:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
 8002b4c:	e002      	b.n	8002b54 <LTR390_Read+0x64>
	} else {
		raw_light_debug = 999999; // Error
 8002b4e:	4b04      	ldr	r3, [pc, #16]	@ (8002b60 <LTR390_Read+0x70>)
 8002b50:	4a05      	ldr	r2, [pc, #20]	@ (8002b68 <LTR390_Read+0x78>)
 8002b52:	601a      	str	r2, [r3, #0]
	}
	return status;
 8002b54:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b56:	4618      	mov	r0, r3
 8002b58:	3718      	adds	r7, #24
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bd80      	pop	{r7, pc}
 8002b5e:	bf00      	nop
 8002b60:	20000838 	.word	0x20000838
 8002b64:	3f19999a 	.word	0x3f19999a
 8002b68:	000f423f 	.word	0x000f423f

08002b6c <CCS811_WriteEnvData>:
 * @param temp: Temperatura en C
 * @param hum: Humedad relativa en %
 * @return HAL_StatusTypeDef
 */
HAL_StatusTypeDef CCS811_WriteEnvData(Sensors_I2C_Handle_t *hsensors, float temp, float hum)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b08a      	sub	sp, #40	@ 0x28
 8002b70:	af04      	add	r7, sp, #16
 8002b72:	60f8      	str	r0, [r7, #12]
 8002b74:	ed87 0a02 	vstr	s0, [r7, #8]
 8002b78:	edc7 0a01 	vstr	s1, [r7, #4]

	// El sensor CCS811 espera los datos en un formato especfico.
	// Humedad: (humedad * 512)
	// Temperatura: ((temperatura + 25) * 512)

	uint16_t hum_data = (uint16_t)(hum * 512.0f);
 8002b7c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002b80:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8002bf8 <CCS811_WriteEnvData+0x8c>
 8002b84:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b88:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b8c:	ee17 3a90 	vmov	r3, s15
 8002b90:	82fb      	strh	r3, [r7, #22]
	uint16_t temp_data = (uint16_t)((temp + 25.0f) * 512.0f);
 8002b92:	edd7 7a02 	vldr	s15, [r7, #8]
 8002b96:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8002b9a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002b9e:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8002bf8 <CCS811_WriteEnvData+0x8c>
 8002ba2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ba6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002baa:	ee17 3a90 	vmov	r3, s15
 8002bae:	82bb      	strh	r3, [r7, #20]

	// Formato: [HUM_MSB, HUM_LSB, TEMP_MSB, TEMP_LSB]
	buffer[0] = (hum_data >> 8) & 0xFF;
 8002bb0:	8afb      	ldrh	r3, [r7, #22]
 8002bb2:	0a1b      	lsrs	r3, r3, #8
 8002bb4:	b29b      	uxth	r3, r3
 8002bb6:	b2db      	uxtb	r3, r3
 8002bb8:	743b      	strb	r3, [r7, #16]
	buffer[1] = hum_data & 0xFF;
 8002bba:	8afb      	ldrh	r3, [r7, #22]
 8002bbc:	b2db      	uxtb	r3, r3
 8002bbe:	747b      	strb	r3, [r7, #17]
	buffer[2] = (temp_data >> 8) & 0xFF;
 8002bc0:	8abb      	ldrh	r3, [r7, #20]
 8002bc2:	0a1b      	lsrs	r3, r3, #8
 8002bc4:	b29b      	uxth	r3, r3
 8002bc6:	b2db      	uxtb	r3, r3
 8002bc8:	74bb      	strb	r3, [r7, #18]
	buffer[3] = temp_data & 0xFF;
 8002bca:	8abb      	ldrh	r3, [r7, #20]
 8002bcc:	b2db      	uxtb	r3, r3
 8002bce:	74fb      	strb	r3, [r7, #19]

	// Escribir los 4 bytes en el registro ENV_DATA (0x05)
	return HAL_I2C_Mem_Write(hsensors->hi2c, CCS811_ADDR, CCS811_REG_ENV_DATA, 1, buffer, 4, 100);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	6818      	ldr	r0, [r3, #0]
 8002bd4:	2364      	movs	r3, #100	@ 0x64
 8002bd6:	9302      	str	r3, [sp, #8]
 8002bd8:	2304      	movs	r3, #4
 8002bda:	9301      	str	r3, [sp, #4]
 8002bdc:	f107 0310 	add.w	r3, r7, #16
 8002be0:	9300      	str	r3, [sp, #0]
 8002be2:	2301      	movs	r3, #1
 8002be4:	2205      	movs	r2, #5
 8002be6:	21b6      	movs	r1, #182	@ 0xb6
 8002be8:	f003 fd06 	bl	80065f8 <HAL_I2C_Mem_Write>
 8002bec:	4603      	mov	r3, r0
}
 8002bee:	4618      	mov	r0, r3
 8002bf0:	3718      	adds	r7, #24
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bd80      	pop	{r7, pc}
 8002bf6:	bf00      	nop
 8002bf8:	44000000 	.word	0x44000000

08002bfc <delay_us>:
/**
 * @brief Genera un delay preciso en microsegundos usando el DWT.
 * (Asegrate de habilitar el DWT en main.c)
 */
static void delay_us(uint32_t us)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b086      	sub	sp, #24
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
    uint32_t start_tick = DWT->CYCCNT;
 8002c04:	4b0e      	ldr	r3, [pc, #56]	@ (8002c40 <delay_us+0x44>)
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	617b      	str	r3, [r7, #20]
    uint32_t ticks_por_us = (HAL_RCC_GetHCLKFreq() / 1000000); // ej. 100MHz / 1M = 100 ticks/us
 8002c0a:	f005 f949 	bl	8007ea0 <HAL_RCC_GetHCLKFreq>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	4a0c      	ldr	r2, [pc, #48]	@ (8002c44 <delay_us+0x48>)
 8002c12:	fba2 2303 	umull	r2, r3, r2, r3
 8002c16:	0c9b      	lsrs	r3, r3, #18
 8002c18:	613b      	str	r3, [r7, #16]
    uint32_t delay_ticks = us * ticks_por_us;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	693a      	ldr	r2, [r7, #16]
 8002c1e:	fb02 f303 	mul.w	r3, r2, r3
 8002c22:	60fb      	str	r3, [r7, #12]

    while ((DWT->CYCCNT - start_tick) < delay_ticks);
 8002c24:	bf00      	nop
 8002c26:	4b06      	ldr	r3, [pc, #24]	@ (8002c40 <delay_us+0x44>)
 8002c28:	685a      	ldr	r2, [r3, #4]
 8002c2a:	697b      	ldr	r3, [r7, #20]
 8002c2c:	1ad3      	subs	r3, r2, r3
 8002c2e:	68fa      	ldr	r2, [r7, #12]
 8002c30:	429a      	cmp	r2, r3
 8002c32:	d8f8      	bhi.n	8002c26 <delay_us+0x2a>
}
 8002c34:	bf00      	nop
 8002c36:	bf00      	nop
 8002c38:	3718      	adds	r7, #24
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}
 8002c3e:	bf00      	nop
 8002c40:	e0001000 	.word	0xe0001000
 8002c44:	431bde83 	.word	0x431bde83

08002c48 <HCSR04_Init>:


/**
 * @brief Inicializa el sensor HC-SR04
 */
void HCSR04_Init(HCSR04_Config_t* config) {
 8002c48:	b5b0      	push	{r4, r5, r7, lr}
 8002c4a:	b082      	sub	sp, #8
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
	hcsr04_conf = *config;
 8002c50:	4a12      	ldr	r2, [pc, #72]	@ (8002c9c <HCSR04_Init+0x54>)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	4614      	mov	r4, r2
 8002c56:	461d      	mov	r5, r3
 8002c58:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002c5a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002c5c:	682b      	ldr	r3, [r5, #0]
 8002c5e:	6023      	str	r3, [r4, #0]

	// Iniciar el timer y sus interrupciones
	HAL_TIM_Base_Start(hcsr04_conf.htim);             // Inicia el contador
 8002c60:	4b0e      	ldr	r3, [pc, #56]	@ (8002c9c <HCSR04_Init+0x54>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4618      	mov	r0, r3
 8002c66:	f005 f9d1 	bl	800800c <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(hcsr04_conf.htim);         // Habilita la interrupcin de overflow
 8002c6a:	4b0c      	ldr	r3, [pc, #48]	@ (8002c9c <HCSR04_Init+0x54>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4618      	mov	r0, r3
 8002c70:	f005 fa26 	bl	80080c0 <HAL_TIM_Base_Start_IT>
	HAL_TIM_IC_Start_IT(hcsr04_conf.htim, hcsr04_conf.tim_channel); // Habilita la interrupcin de Input Capture
 8002c74:	4b09      	ldr	r3, [pc, #36]	@ (8002c9c <HCSR04_Init+0x54>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a08      	ldr	r2, [pc, #32]	@ (8002c9c <HCSR04_Init+0x54>)
 8002c7a:	6852      	ldr	r2, [r2, #4]
 8002c7c:	4611      	mov	r1, r2
 8002c7e:	4618      	mov	r0, r3
 8002c80:	f005 fbe4 	bl	800844c <HAL_TIM_IC_Start_IT>

	// Inicializar pin TRIG en LOW
	HAL_GPIO_WritePin(hcsr04_conf.trig_port, hcsr04_conf.trig_pin, GPIO_PIN_RESET);
 8002c84:	4b05      	ldr	r3, [pc, #20]	@ (8002c9c <HCSR04_Init+0x54>)
 8002c86:	689b      	ldr	r3, [r3, #8]
 8002c88:	4a04      	ldr	r2, [pc, #16]	@ (8002c9c <HCSR04_Init+0x54>)
 8002c8a:	8991      	ldrh	r1, [r2, #12]
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	4618      	mov	r0, r3
 8002c90:	f003 f824 	bl	8005cdc <HAL_GPIO_WritePin>
}
 8002c94:	bf00      	nop
 8002c96:	3708      	adds	r7, #8
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bdb0      	pop	{r4, r5, r7, pc}
 8002c9c:	200005fc 	.word	0x200005fc

08002ca0 <HCSR04_ReadDistance>:


/**
 * @brief Lee la distancia del sensor (Funcin de Tarea)
 */
HAL_StatusTypeDef HCSR04_ReadDistance(HCSR04_Data_t* data) {
 8002ca0:	b5b0      	push	{r4, r5, r7, lr}
 8002ca2:	b086      	sub	sp, #24
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]

    // --- 1. Resetear estado ---
    // Usamos una seccin crtica para asegurarnos de que una interrupcin
    // no ocurra mientras reseteamos las variables.
	taskENTER_CRITICAL();
 8002ca8:	f00b fa46 	bl	800e138 <vPortEnterCritical>
	capture_index = 0;     // Esperando el flanco ascendente
 8002cac:	4b7c      	ldr	r3, [pc, #496]	@ (8002ea0 <HCSR04_ReadDistance+0x200>)
 8002cae:	2200      	movs	r2, #0
 8002cb0:	701a      	strb	r2, [r3, #0]
	timer_overflows = 0;   // Reseteamos el contador de overflows
 8002cb2:	4b7c      	ldr	r3, [pc, #496]	@ (8002ea4 <HCSR04_ReadDistance+0x204>)
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	601a      	str	r2, [r3, #0]
	taskEXIT_CRITICAL();
 8002cb8:	f00b fa70 	bl	800e19c <vPortExitCritical>

	// Asegurar que empezamos en flanco ascendente
	__HAL_TIM_SET_CAPTUREPOLARITY(hcsr04_conf.htim, hcsr04_conf.tim_channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8002cbc:	4b7a      	ldr	r3, [pc, #488]	@ (8002ea8 <HCSR04_ReadDistance+0x208>)
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d10a      	bne.n	8002cda <HCSR04_ReadDistance+0x3a>
 8002cc4:	4b78      	ldr	r3, [pc, #480]	@ (8002ea8 <HCSR04_ReadDistance+0x208>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	6a1a      	ldr	r2, [r3, #32]
 8002ccc:	4b76      	ldr	r3, [pc, #472]	@ (8002ea8 <HCSR04_ReadDistance+0x208>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f022 020a 	bic.w	r2, r2, #10
 8002cd6:	621a      	str	r2, [r3, #32]
 8002cd8:	e027      	b.n	8002d2a <HCSR04_ReadDistance+0x8a>
 8002cda:	4b73      	ldr	r3, [pc, #460]	@ (8002ea8 <HCSR04_ReadDistance+0x208>)
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	2b04      	cmp	r3, #4
 8002ce0:	d10a      	bne.n	8002cf8 <HCSR04_ReadDistance+0x58>
 8002ce2:	4b71      	ldr	r3, [pc, #452]	@ (8002ea8 <HCSR04_ReadDistance+0x208>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	6a1b      	ldr	r3, [r3, #32]
 8002cea:	4a6f      	ldr	r2, [pc, #444]	@ (8002ea8 <HCSR04_ReadDistance+0x208>)
 8002cec:	6812      	ldr	r2, [r2, #0]
 8002cee:	6812      	ldr	r2, [r2, #0]
 8002cf0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002cf4:	6213      	str	r3, [r2, #32]
 8002cf6:	e018      	b.n	8002d2a <HCSR04_ReadDistance+0x8a>
 8002cf8:	4b6b      	ldr	r3, [pc, #428]	@ (8002ea8 <HCSR04_ReadDistance+0x208>)
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	2b08      	cmp	r3, #8
 8002cfe:	d10a      	bne.n	8002d16 <HCSR04_ReadDistance+0x76>
 8002d00:	4b69      	ldr	r3, [pc, #420]	@ (8002ea8 <HCSR04_ReadDistance+0x208>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	6a1b      	ldr	r3, [r3, #32]
 8002d08:	4a67      	ldr	r2, [pc, #412]	@ (8002ea8 <HCSR04_ReadDistance+0x208>)
 8002d0a:	6812      	ldr	r2, [r2, #0]
 8002d0c:	6812      	ldr	r2, [r2, #0]
 8002d0e:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8002d12:	6213      	str	r3, [r2, #32]
 8002d14:	e009      	b.n	8002d2a <HCSR04_ReadDistance+0x8a>
 8002d16:	4b64      	ldr	r3, [pc, #400]	@ (8002ea8 <HCSR04_ReadDistance+0x208>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	6a1b      	ldr	r3, [r3, #32]
 8002d1e:	4a62      	ldr	r2, [pc, #392]	@ (8002ea8 <HCSR04_ReadDistance+0x208>)
 8002d20:	6812      	ldr	r2, [r2, #0]
 8002d22:	6812      	ldr	r2, [r2, #0]
 8002d24:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8002d28:	6213      	str	r3, [r2, #32]
 8002d2a:	4b5f      	ldr	r3, [pc, #380]	@ (8002ea8 <HCSR04_ReadDistance+0x208>)
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d108      	bne.n	8002d44 <HCSR04_ReadDistance+0xa4>
 8002d32:	4b5d      	ldr	r3, [pc, #372]	@ (8002ea8 <HCSR04_ReadDistance+0x208>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	681a      	ldr	r2, [r3, #0]
 8002d38:	4b5b      	ldr	r3, [pc, #364]	@ (8002ea8 <HCSR04_ReadDistance+0x208>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	6a12      	ldr	r2, [r2, #32]
 8002d40:	621a      	str	r2, [r3, #32]
 8002d42:	e021      	b.n	8002d88 <HCSR04_ReadDistance+0xe8>
 8002d44:	4b58      	ldr	r3, [pc, #352]	@ (8002ea8 <HCSR04_ReadDistance+0x208>)
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	2b04      	cmp	r3, #4
 8002d4a:	d108      	bne.n	8002d5e <HCSR04_ReadDistance+0xbe>
 8002d4c:	4b56      	ldr	r3, [pc, #344]	@ (8002ea8 <HCSR04_ReadDistance+0x208>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4a55      	ldr	r2, [pc, #340]	@ (8002ea8 <HCSR04_ReadDistance+0x208>)
 8002d54:	6812      	ldr	r2, [r2, #0]
 8002d56:	6812      	ldr	r2, [r2, #0]
 8002d58:	6a1b      	ldr	r3, [r3, #32]
 8002d5a:	6213      	str	r3, [r2, #32]
 8002d5c:	e014      	b.n	8002d88 <HCSR04_ReadDistance+0xe8>
 8002d5e:	4b52      	ldr	r3, [pc, #328]	@ (8002ea8 <HCSR04_ReadDistance+0x208>)
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	2b08      	cmp	r3, #8
 8002d64:	d108      	bne.n	8002d78 <HCSR04_ReadDistance+0xd8>
 8002d66:	4b50      	ldr	r3, [pc, #320]	@ (8002ea8 <HCSR04_ReadDistance+0x208>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4a4e      	ldr	r2, [pc, #312]	@ (8002ea8 <HCSR04_ReadDistance+0x208>)
 8002d6e:	6812      	ldr	r2, [r2, #0]
 8002d70:	6812      	ldr	r2, [r2, #0]
 8002d72:	6a1b      	ldr	r3, [r3, #32]
 8002d74:	6213      	str	r3, [r2, #32]
 8002d76:	e007      	b.n	8002d88 <HCSR04_ReadDistance+0xe8>
 8002d78:	4b4b      	ldr	r3, [pc, #300]	@ (8002ea8 <HCSR04_ReadDistance+0x208>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4a4a      	ldr	r2, [pc, #296]	@ (8002ea8 <HCSR04_ReadDistance+0x208>)
 8002d80:	6812      	ldr	r2, [r2, #0]
 8002d82:	6812      	ldr	r2, [r2, #0]
 8002d84:	6a1b      	ldr	r3, [r3, #32]
 8002d86:	6213      	str	r3, [r2, #32]
	// (Re)iniciar la captura
	HAL_TIM_IC_Start_IT(hcsr04_conf.htim, hcsr04_conf.tim_channel);
 8002d88:	4b47      	ldr	r3, [pc, #284]	@ (8002ea8 <HCSR04_ReadDistance+0x208>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a46      	ldr	r2, [pc, #280]	@ (8002ea8 <HCSR04_ReadDistance+0x208>)
 8002d8e:	6852      	ldr	r2, [r2, #4]
 8002d90:	4611      	mov	r1, r2
 8002d92:	4618      	mov	r0, r3
 8002d94:	f005 fb5a 	bl	800844c <HAL_TIM_IC_Start_IT>

	// --- 2. Enviar pulso de trigger (10us) ---
	HAL_GPIO_WritePin(hcsr04_conf.trig_port, hcsr04_conf.trig_pin, GPIO_PIN_SET);
 8002d98:	4b43      	ldr	r3, [pc, #268]	@ (8002ea8 <HCSR04_ReadDistance+0x208>)
 8002d9a:	689b      	ldr	r3, [r3, #8]
 8002d9c:	4a42      	ldr	r2, [pc, #264]	@ (8002ea8 <HCSR04_ReadDistance+0x208>)
 8002d9e:	8991      	ldrh	r1, [r2, #12]
 8002da0:	2201      	movs	r2, #1
 8002da2:	4618      	mov	r0, r3
 8002da4:	f002 ff9a 	bl	8005cdc <HAL_GPIO_WritePin>
	delay_us(10); // Esta es la versin DWT que no interfiere con el TIM2
 8002da8:	200a      	movs	r0, #10
 8002daa:	f7ff ff27 	bl	8002bfc <delay_us>
	HAL_GPIO_WritePin(hcsr04_conf.trig_port, hcsr04_conf.trig_pin, GPIO_PIN_RESET);
 8002dae:	4b3e      	ldr	r3, [pc, #248]	@ (8002ea8 <HCSR04_ReadDistance+0x208>)
 8002db0:	689b      	ldr	r3, [r3, #8]
 8002db2:	4a3d      	ldr	r2, [pc, #244]	@ (8002ea8 <HCSR04_ReadDistance+0x208>)
 8002db4:	8991      	ldrh	r1, [r2, #12]
 8002db6:	2200      	movs	r2, #0
 8002db8:	4618      	mov	r0, r3
 8002dba:	f002 ff8f 	bl	8005cdc <HAL_GPIO_WritePin>

	// --- 3. Esperar a que la ISR complete (libere el semforo) ---
    // Esperamos 100ms. Si no hay eco, reporta timeout.
	if (osSemaphoreAcquire(hcsr04SemaphoreHandle, 100) != osOK) {
 8002dbe:	4b3b      	ldr	r3, [pc, #236]	@ (8002eac <HCSR04_ReadDistance+0x20c>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	2164      	movs	r1, #100	@ 0x64
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	f008 fa13 	bl	800b1f0 <osSemaphoreAcquire>
 8002dca:	4603      	mov	r3, r0
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d00c      	beq.n	8002dea <HCSR04_ReadDistance+0x14a>
		data->is_valid = 0;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	731a      	strb	r2, [r3, #12]
		// Detener la captura si fall para no gastar CPU
		HAL_TIM_IC_Stop_IT(hcsr04_conf.htim, hcsr04_conf.tim_channel);
 8002dd6:	4b34      	ldr	r3, [pc, #208]	@ (8002ea8 <HCSR04_ReadDistance+0x208>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4a33      	ldr	r2, [pc, #204]	@ (8002ea8 <HCSR04_ReadDistance+0x208>)
 8002ddc:	6852      	ldr	r2, [r2, #4]
 8002dde:	4611      	mov	r1, r2
 8002de0:	4618      	mov	r0, r3
 8002de2:	f005 fc4d 	bl	8008680 <HAL_TIM_IC_Stop_IT>
		return HAL_TIMEOUT;
 8002de6:	2303      	movs	r3, #3
 8002de8:	e055      	b.n	8002e96 <HCSR04_ReadDistance+0x1f6>
	}

	// --- 4. Calcular y copiar los datos ---
	uint32_t echo_time;
    uint32_t timer_period = hcsr04_conf.htim->Init.Period + 1; // 1000
 8002dea:	4b2f      	ldr	r3, [pc, #188]	@ (8002ea8 <HCSR04_ReadDistance+0x208>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	68db      	ldr	r3, [r3, #12]
 8002df0:	3301      	adds	r3, #1
 8002df2:	617b      	str	r3, [r7, #20]

    // Clculo robusto (maneja 0, 1 o N overflows)
    // (ValorFinal + (Overlows * Periodo)) - ValorInicial
	echo_time = (capture_values[1] + (timer_overflows * timer_period)) - capture_values[0];
 8002df4:	4b2e      	ldr	r3, [pc, #184]	@ (8002eb0 <HCSR04_ReadDistance+0x210>)
 8002df6:	685a      	ldr	r2, [r3, #4]
 8002df8:	4b2a      	ldr	r3, [pc, #168]	@ (8002ea4 <HCSR04_ReadDistance+0x204>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	6979      	ldr	r1, [r7, #20]
 8002dfe:	fb01 f303 	mul.w	r3, r1, r3
 8002e02:	441a      	add	r2, r3
 8002e04:	4b2a      	ldr	r3, [pc, #168]	@ (8002eb0 <HCSR04_ReadDistance+0x210>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	1ad3      	subs	r3, r2, r3
 8002e0a:	613b      	str	r3, [r7, #16]

	// Guardar en la estructura de datos
	g_hcsr04_data.echo_time_us = echo_time;
 8002e0c:	4a29      	ldr	r2, [pc, #164]	@ (8002eb4 <HCSR04_ReadDistance+0x214>)
 8002e0e:	693b      	ldr	r3, [r7, #16]
 8002e10:	6093      	str	r3, [r2, #8]
	float distance_cm = (echo_time * 0.0343f) / 2.0f;
 8002e12:	693b      	ldr	r3, [r7, #16]
 8002e14:	ee07 3a90 	vmov	s15, r3
 8002e18:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e1c:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8002eb8 <HCSR04_ReadDistance+0x218>
 8002e20:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002e24:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002e28:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002e2c:	edc7 7a03 	vstr	s15, [r7, #12]

	if (distance_cm >= 2.0f && distance_cm <= 400.0f) {
 8002e30:	edd7 7a03 	vldr	s15, [r7, #12]
 8002e34:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8002e38:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e40:	db18      	blt.n	8002e74 <HCSR04_ReadDistance+0x1d4>
 8002e42:	edd7 7a03 	vldr	s15, [r7, #12]
 8002e46:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8002ebc <HCSR04_ReadDistance+0x21c>
 8002e4a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e52:	d80f      	bhi.n	8002e74 <HCSR04_ReadDistance+0x1d4>
		g_hcsr04_data.distance_cm = distance_cm;
 8002e54:	4a17      	ldr	r2, [pc, #92]	@ (8002eb4 <HCSR04_ReadDistance+0x214>)
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	6013      	str	r3, [r2, #0]
		g_hcsr04_data.distance_mm = distance_cm * 10.0f;
 8002e5a:	edd7 7a03 	vldr	s15, [r7, #12]
 8002e5e:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002e62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e66:	4b13      	ldr	r3, [pc, #76]	@ (8002eb4 <HCSR04_ReadDistance+0x214>)
 8002e68:	edc3 7a01 	vstr	s15, [r3, #4]
		g_hcsr04_data.is_valid = 1;
 8002e6c:	4b11      	ldr	r3, [pc, #68]	@ (8002eb4 <HCSR04_ReadDistance+0x214>)
 8002e6e:	2201      	movs	r2, #1
 8002e70:	731a      	strb	r2, [r3, #12]
 8002e72:	e002      	b.n	8002e7a <HCSR04_ReadDistance+0x1da>
	} else {
		g_hcsr04_data.is_valid = 0; // Falla si est fuera de rango
 8002e74:	4b0f      	ldr	r3, [pc, #60]	@ (8002eb4 <HCSR04_ReadDistance+0x214>)
 8002e76:	2200      	movs	r2, #0
 8002e78:	731a      	strb	r2, [r3, #12]
	}
	g_hcsr04_data.timestamp = HAL_GetTick();
 8002e7a:	f002 f8bb 	bl	8004ff4 <HAL_GetTick>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	4a0c      	ldr	r2, [pc, #48]	@ (8002eb4 <HCSR04_ReadDistance+0x214>)
 8002e82:	6113      	str	r3, [r2, #16]

	// 5. Copiar el resultado a la variable del caller
	*data = g_hcsr04_data;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	4a0b      	ldr	r2, [pc, #44]	@ (8002eb4 <HCSR04_ReadDistance+0x214>)
 8002e88:	461c      	mov	r4, r3
 8002e8a:	4615      	mov	r5, r2
 8002e8c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002e8e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002e90:	682b      	ldr	r3, [r5, #0]
 8002e92:	6023      	str	r3, [r4, #0]

	return HAL_OK;
 8002e94:	2300      	movs	r3, #0
}
 8002e96:	4618      	mov	r0, r3
 8002e98:	3718      	adds	r7, #24
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bdb0      	pop	{r4, r5, r7, pc}
 8002e9e:	bf00      	nop
 8002ea0:	20000610 	.word	0x20000610
 8002ea4:	20000614 	.word	0x20000614
 8002ea8:	200005fc 	.word	0x200005fc
 8002eac:	200008e8 	.word	0x200008e8
 8002eb0:	20000618 	.word	0x20000618
 8002eb4:	20000620 	.word	0x20000620
 8002eb8:	3d0c7e28 	.word	0x3d0c7e28
 8002ebc:	43c80000 	.word	0x43c80000

08002ec0 <HCSR04_InputCaptureCallback>:

/**
 * @brief Callback de Input Capture (ISR)
 * LLAMAR DESDE HAL_TIM_IC_CaptureCallback en stm32f4xx_it.c
 */
void HCSR04_InputCaptureCallback(TIM_HandleTypeDef* htim) {
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b082      	sub	sp, #8
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
	if (htim->Channel == hcsr04_conf.tim_channel) { // Comprobar el canal
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	7f1b      	ldrb	r3, [r3, #28]
 8002ecc:	461a      	mov	r2, r3
 8002ece:	4b8b      	ldr	r3, [pc, #556]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 8002ed0:	685b      	ldr	r3, [r3, #4]
 8002ed2:	429a      	cmp	r2, r3
 8002ed4:	f040 810d 	bne.w	80030f2 <HCSR04_InputCaptureCallback+0x232>

		if (capture_index == 0) {
 8002ed8:	4b89      	ldr	r3, [pc, #548]	@ (8003100 <HCSR04_InputCaptureCallback+0x240>)
 8002eda:	781b      	ldrb	r3, [r3, #0]
 8002edc:	b2db      	uxtb	r3, r3
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d17f      	bne.n	8002fe2 <HCSR04_InputCaptureCallback+0x122>
			// --- 1. Flanco Ascendente (Inicio del Eco) ---
			capture_values[0] = HAL_TIM_ReadCapturedValue(hcsr04_conf.htim, hcsr04_conf.tim_channel);
 8002ee2:	4b86      	ldr	r3, [pc, #536]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4a85      	ldr	r2, [pc, #532]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 8002ee8:	6852      	ldr	r2, [r2, #4]
 8002eea:	4611      	mov	r1, r2
 8002eec:	4618      	mov	r0, r3
 8002eee:	f005 ff8b 	bl	8008e08 <HAL_TIM_ReadCapturedValue>
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	4a83      	ldr	r2, [pc, #524]	@ (8003104 <HCSR04_InputCaptureCallback+0x244>)
 8002ef6:	6013      	str	r3, [r2, #0]

            // Reseteamos el contador de overflows *despus* de capturar el inicio
            // Esto es lo que hace la lgica del tutorial (implcitamente)
			timer_overflows = 0;
 8002ef8:	4b83      	ldr	r3, [pc, #524]	@ (8003108 <HCSR04_InputCaptureCallback+0x248>)
 8002efa:	2200      	movs	r2, #0
 8002efc:	601a      	str	r2, [r3, #0]
			capture_index = 1; // Ahora esperamos el flanco descendente
 8002efe:	4b80      	ldr	r3, [pc, #512]	@ (8003100 <HCSR04_InputCaptureCallback+0x240>)
 8002f00:	2201      	movs	r2, #1
 8002f02:	701a      	strb	r2, [r3, #0]

			// Cambiar a flanco descendente
			__HAL_TIM_SET_CAPTUREPOLARITY(hcsr04_conf.htim, hcsr04_conf.tim_channel, TIM_INPUTCHANNELPOLARITY_FALLING);
 8002f04:	4b7d      	ldr	r3, [pc, #500]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d10a      	bne.n	8002f22 <HCSR04_InputCaptureCallback+0x62>
 8002f0c:	4b7b      	ldr	r3, [pc, #492]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	6a1a      	ldr	r2, [r3, #32]
 8002f14:	4b79      	ldr	r3, [pc, #484]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f022 020a 	bic.w	r2, r2, #10
 8002f1e:	621a      	str	r2, [r3, #32]
 8002f20:	e027      	b.n	8002f72 <HCSR04_InputCaptureCallback+0xb2>
 8002f22:	4b76      	ldr	r3, [pc, #472]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	2b04      	cmp	r3, #4
 8002f28:	d10a      	bne.n	8002f40 <HCSR04_InputCaptureCallback+0x80>
 8002f2a:	4b74      	ldr	r3, [pc, #464]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	6a1b      	ldr	r3, [r3, #32]
 8002f32:	4a72      	ldr	r2, [pc, #456]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 8002f34:	6812      	ldr	r2, [r2, #0]
 8002f36:	6812      	ldr	r2, [r2, #0]
 8002f38:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002f3c:	6213      	str	r3, [r2, #32]
 8002f3e:	e018      	b.n	8002f72 <HCSR04_InputCaptureCallback+0xb2>
 8002f40:	4b6e      	ldr	r3, [pc, #440]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	2b08      	cmp	r3, #8
 8002f46:	d10a      	bne.n	8002f5e <HCSR04_InputCaptureCallback+0x9e>
 8002f48:	4b6c      	ldr	r3, [pc, #432]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	6a1b      	ldr	r3, [r3, #32]
 8002f50:	4a6a      	ldr	r2, [pc, #424]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 8002f52:	6812      	ldr	r2, [r2, #0]
 8002f54:	6812      	ldr	r2, [r2, #0]
 8002f56:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8002f5a:	6213      	str	r3, [r2, #32]
 8002f5c:	e009      	b.n	8002f72 <HCSR04_InputCaptureCallback+0xb2>
 8002f5e:	4b67      	ldr	r3, [pc, #412]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	6a1b      	ldr	r3, [r3, #32]
 8002f66:	4a65      	ldr	r2, [pc, #404]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 8002f68:	6812      	ldr	r2, [r2, #0]
 8002f6a:	6812      	ldr	r2, [r2, #0]
 8002f6c:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8002f70:	6213      	str	r3, [r2, #32]
 8002f72:	4b62      	ldr	r3, [pc, #392]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 8002f74:	685b      	ldr	r3, [r3, #4]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d10a      	bne.n	8002f90 <HCSR04_InputCaptureCallback+0xd0>
 8002f7a:	4b60      	ldr	r3, [pc, #384]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	6a1a      	ldr	r2, [r3, #32]
 8002f82:	4b5e      	ldr	r3, [pc, #376]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f042 0202 	orr.w	r2, r2, #2
 8002f8c:	621a      	str	r2, [r3, #32]
			// Despertar a la tarea!
            // Usamos 'FromISR' para seguridad en la interrupcin
			osSemaphoreRelease(hcsr04SemaphoreHandle);
		}
	}
}
 8002f8e:	e0b0      	b.n	80030f2 <HCSR04_InputCaptureCallback+0x232>
			__HAL_TIM_SET_CAPTUREPOLARITY(hcsr04_conf.htim, hcsr04_conf.tim_channel, TIM_INPUTCHANNELPOLARITY_FALLING);
 8002f90:	4b5a      	ldr	r3, [pc, #360]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	2b04      	cmp	r3, #4
 8002f96:	d10a      	bne.n	8002fae <HCSR04_InputCaptureCallback+0xee>
 8002f98:	4b58      	ldr	r3, [pc, #352]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	6a1b      	ldr	r3, [r3, #32]
 8002fa0:	4a56      	ldr	r2, [pc, #344]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 8002fa2:	6812      	ldr	r2, [r2, #0]
 8002fa4:	6812      	ldr	r2, [r2, #0]
 8002fa6:	f043 0320 	orr.w	r3, r3, #32
 8002faa:	6213      	str	r3, [r2, #32]
 8002fac:	e0a1      	b.n	80030f2 <HCSR04_InputCaptureCallback+0x232>
 8002fae:	4b53      	ldr	r3, [pc, #332]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	2b08      	cmp	r3, #8
 8002fb4:	d10a      	bne.n	8002fcc <HCSR04_InputCaptureCallback+0x10c>
 8002fb6:	4b51      	ldr	r3, [pc, #324]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	6a1b      	ldr	r3, [r3, #32]
 8002fbe:	4a4f      	ldr	r2, [pc, #316]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 8002fc0:	6812      	ldr	r2, [r2, #0]
 8002fc2:	6812      	ldr	r2, [r2, #0]
 8002fc4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002fc8:	6213      	str	r3, [r2, #32]
 8002fca:	e092      	b.n	80030f2 <HCSR04_InputCaptureCallback+0x232>
 8002fcc:	4b4b      	ldr	r3, [pc, #300]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	6a1b      	ldr	r3, [r3, #32]
 8002fd4:	4a49      	ldr	r2, [pc, #292]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 8002fd6:	6812      	ldr	r2, [r2, #0]
 8002fd8:	6812      	ldr	r2, [r2, #0]
 8002fda:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002fde:	6213      	str	r3, [r2, #32]
}
 8002fe0:	e087      	b.n	80030f2 <HCSR04_InputCaptureCallback+0x232>
		} else if (capture_index == 1) {
 8002fe2:	4b47      	ldr	r3, [pc, #284]	@ (8003100 <HCSR04_InputCaptureCallback+0x240>)
 8002fe4:	781b      	ldrb	r3, [r3, #0]
 8002fe6:	b2db      	uxtb	r3, r3
 8002fe8:	2b01      	cmp	r3, #1
 8002fea:	f040 8082 	bne.w	80030f2 <HCSR04_InputCaptureCallback+0x232>
			capture_values[1] = HAL_TIM_ReadCapturedValue(hcsr04_conf.htim, hcsr04_conf.tim_channel);
 8002fee:	4b43      	ldr	r3, [pc, #268]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4a42      	ldr	r2, [pc, #264]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 8002ff4:	6852      	ldr	r2, [r2, #4]
 8002ff6:	4611      	mov	r1, r2
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	f005 ff05 	bl	8008e08 <HAL_TIM_ReadCapturedValue>
 8002ffe:	4603      	mov	r3, r0
 8003000:	4a40      	ldr	r2, [pc, #256]	@ (8003104 <HCSR04_InputCaptureCallback+0x244>)
 8003002:	6053      	str	r3, [r2, #4]
			HAL_TIM_IC_Stop_IT(hcsr04_conf.htim, hcsr04_conf.tim_channel);
 8003004:	4b3d      	ldr	r3, [pc, #244]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4a3c      	ldr	r2, [pc, #240]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 800300a:	6852      	ldr	r2, [r2, #4]
 800300c:	4611      	mov	r1, r2
 800300e:	4618      	mov	r0, r3
 8003010:	f005 fb36 	bl	8008680 <HAL_TIM_IC_Stop_IT>
			capture_index = 0;
 8003014:	4b3a      	ldr	r3, [pc, #232]	@ (8003100 <HCSR04_InputCaptureCallback+0x240>)
 8003016:	2200      	movs	r2, #0
 8003018:	701a      	strb	r2, [r3, #0]
            __HAL_TIM_SET_CAPTUREPOLARITY(hcsr04_conf.htim, hcsr04_conf.tim_channel, TIM_INPUTCHANNELPOLARITY_RISING);
 800301a:	4b38      	ldr	r3, [pc, #224]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d10a      	bne.n	8003038 <HCSR04_InputCaptureCallback+0x178>
 8003022:	4b36      	ldr	r3, [pc, #216]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	6a1a      	ldr	r2, [r3, #32]
 800302a:	4b34      	ldr	r3, [pc, #208]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f022 020a 	bic.w	r2, r2, #10
 8003034:	621a      	str	r2, [r3, #32]
 8003036:	e027      	b.n	8003088 <HCSR04_InputCaptureCallback+0x1c8>
 8003038:	4b30      	ldr	r3, [pc, #192]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	2b04      	cmp	r3, #4
 800303e:	d10a      	bne.n	8003056 <HCSR04_InputCaptureCallback+0x196>
 8003040:	4b2e      	ldr	r3, [pc, #184]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	6a1b      	ldr	r3, [r3, #32]
 8003048:	4a2c      	ldr	r2, [pc, #176]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 800304a:	6812      	ldr	r2, [r2, #0]
 800304c:	6812      	ldr	r2, [r2, #0]
 800304e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003052:	6213      	str	r3, [r2, #32]
 8003054:	e018      	b.n	8003088 <HCSR04_InputCaptureCallback+0x1c8>
 8003056:	4b29      	ldr	r3, [pc, #164]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	2b08      	cmp	r3, #8
 800305c:	d10a      	bne.n	8003074 <HCSR04_InputCaptureCallback+0x1b4>
 800305e:	4b27      	ldr	r3, [pc, #156]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	6a1b      	ldr	r3, [r3, #32]
 8003066:	4a25      	ldr	r2, [pc, #148]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 8003068:	6812      	ldr	r2, [r2, #0]
 800306a:	6812      	ldr	r2, [r2, #0]
 800306c:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8003070:	6213      	str	r3, [r2, #32]
 8003072:	e009      	b.n	8003088 <HCSR04_InputCaptureCallback+0x1c8>
 8003074:	4b21      	ldr	r3, [pc, #132]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	6a1b      	ldr	r3, [r3, #32]
 800307c:	4a1f      	ldr	r2, [pc, #124]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 800307e:	6812      	ldr	r2, [r2, #0]
 8003080:	6812      	ldr	r2, [r2, #0]
 8003082:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8003086:	6213      	str	r3, [r2, #32]
 8003088:	4b1c      	ldr	r3, [pc, #112]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d108      	bne.n	80030a2 <HCSR04_InputCaptureCallback+0x1e2>
 8003090:	4b1a      	ldr	r3, [pc, #104]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	681a      	ldr	r2, [r3, #0]
 8003096:	4b19      	ldr	r3, [pc, #100]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	6a12      	ldr	r2, [r2, #32]
 800309e:	621a      	str	r2, [r3, #32]
 80030a0:	e021      	b.n	80030e6 <HCSR04_InputCaptureCallback+0x226>
 80030a2:	4b16      	ldr	r3, [pc, #88]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	2b04      	cmp	r3, #4
 80030a8:	d108      	bne.n	80030bc <HCSR04_InputCaptureCallback+0x1fc>
 80030aa:	4b14      	ldr	r3, [pc, #80]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4a12      	ldr	r2, [pc, #72]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 80030b2:	6812      	ldr	r2, [r2, #0]
 80030b4:	6812      	ldr	r2, [r2, #0]
 80030b6:	6a1b      	ldr	r3, [r3, #32]
 80030b8:	6213      	str	r3, [r2, #32]
 80030ba:	e014      	b.n	80030e6 <HCSR04_InputCaptureCallback+0x226>
 80030bc:	4b0f      	ldr	r3, [pc, #60]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	2b08      	cmp	r3, #8
 80030c2:	d108      	bne.n	80030d6 <HCSR04_InputCaptureCallback+0x216>
 80030c4:	4b0d      	ldr	r3, [pc, #52]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	4a0c      	ldr	r2, [pc, #48]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 80030cc:	6812      	ldr	r2, [r2, #0]
 80030ce:	6812      	ldr	r2, [r2, #0]
 80030d0:	6a1b      	ldr	r3, [r3, #32]
 80030d2:	6213      	str	r3, [r2, #32]
 80030d4:	e007      	b.n	80030e6 <HCSR04_InputCaptureCallback+0x226>
 80030d6:	4b09      	ldr	r3, [pc, #36]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4a07      	ldr	r2, [pc, #28]	@ (80030fc <HCSR04_InputCaptureCallback+0x23c>)
 80030de:	6812      	ldr	r2, [r2, #0]
 80030e0:	6812      	ldr	r2, [r2, #0]
 80030e2:	6a1b      	ldr	r3, [r3, #32]
 80030e4:	6213      	str	r3, [r2, #32]
			osSemaphoreRelease(hcsr04SemaphoreHandle);
 80030e6:	4b09      	ldr	r3, [pc, #36]	@ (800310c <HCSR04_InputCaptureCallback+0x24c>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4618      	mov	r0, r3
 80030ec:	f008 f8d2 	bl	800b294 <osSemaphoreRelease>
}
 80030f0:	e7ff      	b.n	80030f2 <HCSR04_InputCaptureCallback+0x232>
 80030f2:	bf00      	nop
 80030f4:	3708      	adds	r7, #8
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}
 80030fa:	bf00      	nop
 80030fc:	200005fc 	.word	0x200005fc
 8003100:	20000610 	.word	0x20000610
 8003104:	20000618 	.word	0x20000618
 8003108:	20000614 	.word	0x20000614
 800310c:	200008e8 	.word	0x200008e8

08003110 <HCSR04_TimerOverflowCallback>:

/**
 * @brief Callback de Overflow del Timer (ISR)
 * LLAMAR DESDE HAL_TIM_PeriodElapsedCallback
 */
void HCSR04_TimerOverflowCallback(TIM_HandleTypeDef* htim) {
 8003110:	b480      	push	{r7}
 8003112:	b083      	sub	sp, #12
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
	if (htim == hcsr04_conf.htim) {
 8003118:	4b0a      	ldr	r3, [pc, #40]	@ (8003144 <HCSR04_TimerOverflowCallback+0x34>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	687a      	ldr	r2, [r7, #4]
 800311e:	429a      	cmp	r2, r3
 8003120:	d109      	bne.n	8003136 <HCSR04_TimerOverflowCallback+0x26>
        // Solo contar si la medicin est activa
        // (es decir, despus del flanco ascendente)
		if (capture_index == 1) {
 8003122:	4b09      	ldr	r3, [pc, #36]	@ (8003148 <HCSR04_TimerOverflowCallback+0x38>)
 8003124:	781b      	ldrb	r3, [r3, #0]
 8003126:	b2db      	uxtb	r3, r3
 8003128:	2b01      	cmp	r3, #1
 800312a:	d104      	bne.n	8003136 <HCSR04_TimerOverflowCallback+0x26>
			timer_overflows++;
 800312c:	4b07      	ldr	r3, [pc, #28]	@ (800314c <HCSR04_TimerOverflowCallback+0x3c>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	3301      	adds	r3, #1
 8003132:	4a06      	ldr	r2, [pc, #24]	@ (800314c <HCSR04_TimerOverflowCallback+0x3c>)
 8003134:	6013      	str	r3, [r2, #0]
		}
	}
}
 8003136:	bf00      	nop
 8003138:	370c      	adds	r7, #12
 800313a:	46bd      	mov	sp, r7
 800313c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003140:	4770      	bx	lr
 8003142:	bf00      	nop
 8003144:	200005fc 	.word	0x200005fc
 8003148:	20000610 	.word	0x20000610
 800314c:	20000614 	.word	0x20000614

08003150 <LoRa_Init>:
 *      Author: joadj
 */
#include "LoRa_RYLR998.h"
#include "cmsis_os.h"

HAL_StatusTypeDef LoRa_Init(LoRa_t *lora, UART_HandleTypeDef *huart) {
 8003150:	b590      	push	{r4, r7, lr}
 8003152:	b085      	sub	sp, #20
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
 8003158:	6039      	str	r1, [r7, #0]
	lora->huart = huart;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	683a      	ldr	r2, [r7, #0]
 800315e:	601a      	str	r2, [r3, #0]
	memset(lora->buffer, 0, sizeof(lora->buffer));
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	3304      	adds	r3, #4
 8003164:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003168:	2100      	movs	r1, #0
 800316a:	4618      	mov	r0, r3
 800316c:	f00d faa6 	bl	80106bc <memset>

	// Prueba de comunicacin
	const char *cmd = "AT\r\n";
 8003170:	4b0b      	ldr	r3, [pc, #44]	@ (80031a0 <LoRa_Init+0x50>)
 8003172:	60fb      	str	r3, [r7, #12]
	HAL_UART_Transmit(lora->huart, (uint8_t*)cmd, strlen(cmd), 100);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681c      	ldr	r4, [r3, #0]
 8003178:	68f8      	ldr	r0, [r7, #12]
 800317a:	f7fd f881 	bl	8000280 <strlen>
 800317e:	4603      	mov	r3, r0
 8003180:	b29a      	uxth	r2, r3
 8003182:	2364      	movs	r3, #100	@ 0x64
 8003184:	68f9      	ldr	r1, [r7, #12]
 8003186:	4620      	mov	r0, r4
 8003188:	f006 fbb4 	bl	80098f4 <HAL_UART_Transmit>
	return LoRa_ReadResponse(lora, 500);
 800318c:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8003190:	6878      	ldr	r0, [r7, #4]
 8003192:	f000 f807 	bl	80031a4 <LoRa_ReadResponse>
 8003196:	4603      	mov	r3, r0
}
 8003198:	4618      	mov	r0, r3
 800319a:	3714      	adds	r7, #20
 800319c:	46bd      	mov	sp, r7
 800319e:	bd90      	pop	{r4, r7, pc}
 80031a0:	080144f8 	.word	0x080144f8

080031a4 <LoRa_ReadResponse>:

HAL_StatusTypeDef LoRa_ReadResponse(LoRa_t *lora, uint32_t timeout) {
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b082      	sub	sp, #8
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
 80031ac:	6039      	str	r1, [r7, #0]
	memset(lora->buffer, 0, sizeof(lora->buffer));
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	3304      	adds	r3, #4
 80031b2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80031b6:	2100      	movs	r1, #0
 80031b8:	4618      	mov	r0, r3
 80031ba:	f00d fa7f 	bl	80106bc <memset>
	return HAL_UART_Receive(lora->huart, (uint8_t*)lora->buffer, sizeof(lora->buffer)-1, timeout);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6818      	ldr	r0, [r3, #0]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	1d19      	adds	r1, r3, #4
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	22ff      	movs	r2, #255	@ 0xff
 80031ca:	f006 fc1e 	bl	8009a0a <HAL_UART_Receive>
 80031ce:	4603      	mov	r3, r0
}
 80031d0:	4618      	mov	r0, r3
 80031d2:	3708      	adds	r7, #8
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bd80      	pop	{r7, pc}

080031d8 <LoRa_Setup>:

	// No esperamos la respuesta "+OK". Asumimos que funcion.
	return status;
}

HAL_StatusTypeDef LoRa_Setup(LoRa_t *lora, const char *addr, const char *netid, const char *band) {
 80031d8:	b590      	push	{r4, r7, lr}
 80031da:	b095      	sub	sp, #84	@ 0x54
 80031dc:	af00      	add	r7, sp, #0
 80031de:	60f8      	str	r0, [r7, #12]
 80031e0:	60b9      	str	r1, [r7, #8]
 80031e2:	607a      	str	r2, [r7, #4]
 80031e4:	603b      	str	r3, [r7, #0]
	char cmd[64];

	// Direccin local
	snprintf(cmd, sizeof(cmd), "AT+ADDRESS=%s\r\n", addr);
 80031e6:	f107 0010 	add.w	r0, r7, #16
 80031ea:	68bb      	ldr	r3, [r7, #8]
 80031ec:	4a34      	ldr	r2, [pc, #208]	@ (80032c0 <LoRa_Setup+0xe8>)
 80031ee:	2140      	movs	r1, #64	@ 0x40
 80031f0:	f00d f934 	bl	801045c <sniprintf>
	HAL_UART_Transmit(lora->huart, (uint8_t*)cmd, strlen(cmd), 100);
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681c      	ldr	r4, [r3, #0]
 80031f8:	f107 0310 	add.w	r3, r7, #16
 80031fc:	4618      	mov	r0, r3
 80031fe:	f7fd f83f 	bl	8000280 <strlen>
 8003202:	4603      	mov	r3, r0
 8003204:	b29a      	uxth	r2, r3
 8003206:	f107 0110 	add.w	r1, r7, #16
 800320a:	2364      	movs	r3, #100	@ 0x64
 800320c:	4620      	mov	r0, r4
 800320e:	f006 fb71 	bl	80098f4 <HAL_UART_Transmit>
	LoRa_ReadResponse(lora, 200);
 8003212:	21c8      	movs	r1, #200	@ 0xc8
 8003214:	68f8      	ldr	r0, [r7, #12]
 8003216:	f7ff ffc5 	bl	80031a4 <LoRa_ReadResponse>

	// Red
	snprintf(cmd, sizeof(cmd), "AT+NETWORKID=%s\r\n", netid);
 800321a:	f107 0010 	add.w	r0, r7, #16
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	4a28      	ldr	r2, [pc, #160]	@ (80032c4 <LoRa_Setup+0xec>)
 8003222:	2140      	movs	r1, #64	@ 0x40
 8003224:	f00d f91a 	bl	801045c <sniprintf>
	HAL_UART_Transmit(lora->huart, (uint8_t*)cmd, strlen(cmd), 100);
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681c      	ldr	r4, [r3, #0]
 800322c:	f107 0310 	add.w	r3, r7, #16
 8003230:	4618      	mov	r0, r3
 8003232:	f7fd f825 	bl	8000280 <strlen>
 8003236:	4603      	mov	r3, r0
 8003238:	b29a      	uxth	r2, r3
 800323a:	f107 0110 	add.w	r1, r7, #16
 800323e:	2364      	movs	r3, #100	@ 0x64
 8003240:	4620      	mov	r0, r4
 8003242:	f006 fb57 	bl	80098f4 <HAL_UART_Transmit>
	LoRa_ReadResponse(lora, 200);
 8003246:	21c8      	movs	r1, #200	@ 0xc8
 8003248:	68f8      	ldr	r0, [r7, #12]
 800324a:	f7ff ffab 	bl	80031a4 <LoRa_ReadResponse>

	// Banda de frecuencia
	snprintf(cmd, sizeof(cmd), "AT+BAND=%s\r\n", band);
 800324e:	f107 0010 	add.w	r0, r7, #16
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	4a1c      	ldr	r2, [pc, #112]	@ (80032c8 <LoRa_Setup+0xf0>)
 8003256:	2140      	movs	r1, #64	@ 0x40
 8003258:	f00d f900 	bl	801045c <sniprintf>
	HAL_UART_Transmit(lora->huart, (uint8_t*)cmd, strlen(cmd), 100);
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681c      	ldr	r4, [r3, #0]
 8003260:	f107 0310 	add.w	r3, r7, #16
 8003264:	4618      	mov	r0, r3
 8003266:	f7fd f80b 	bl	8000280 <strlen>
 800326a:	4603      	mov	r3, r0
 800326c:	b29a      	uxth	r2, r3
 800326e:	f107 0110 	add.w	r1, r7, #16
 8003272:	2364      	movs	r3, #100	@ 0x64
 8003274:	4620      	mov	r0, r4
 8003276:	f006 fb3d 	bl	80098f4 <HAL_UART_Transmit>
	LoRa_ReadResponse(lora, 200);
 800327a:	21c8      	movs	r1, #200	@ 0xc8
 800327c:	68f8      	ldr	r0, [r7, #12]
 800327e:	f7ff ff91 	bl	80031a4 <LoRa_ReadResponse>

	// Configurar parmetros RF (SF=9, BW=125kHz, CR=4/5, Preamble=12)
	snprintf(cmd, sizeof(cmd), "AT+PARAMETER=9,7,1,12\r\n");
 8003282:	f107 0310 	add.w	r3, r7, #16
 8003286:	4a11      	ldr	r2, [pc, #68]	@ (80032cc <LoRa_Setup+0xf4>)
 8003288:	2140      	movs	r1, #64	@ 0x40
 800328a:	4618      	mov	r0, r3
 800328c:	f00d f8e6 	bl	801045c <sniprintf>
	HAL_UART_Transmit(lora->huart, (uint8_t*)cmd, strlen(cmd), 100);
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681c      	ldr	r4, [r3, #0]
 8003294:	f107 0310 	add.w	r3, r7, #16
 8003298:	4618      	mov	r0, r3
 800329a:	f7fc fff1 	bl	8000280 <strlen>
 800329e:	4603      	mov	r3, r0
 80032a0:	b29a      	uxth	r2, r3
 80032a2:	f107 0110 	add.w	r1, r7, #16
 80032a6:	2364      	movs	r3, #100	@ 0x64
 80032a8:	4620      	mov	r0, r4
 80032aa:	f006 fb23 	bl	80098f4 <HAL_UART_Transmit>
	LoRa_ReadResponse(lora, 200);
 80032ae:	21c8      	movs	r1, #200	@ 0xc8
 80032b0:	68f8      	ldr	r0, [r7, #12]
 80032b2:	f7ff ff77 	bl	80031a4 <LoRa_ReadResponse>

	return HAL_OK;
 80032b6:	2300      	movs	r3, #0
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	3754      	adds	r7, #84	@ 0x54
 80032bc:	46bd      	mov	sp, r7
 80032be:	bd90      	pop	{r4, r7, pc}
 80032c0:	08014514 	.word	0x08014514
 80032c4:	08014524 	.word	0x08014524
 80032c8:	08014538 	.word	0x08014538
 80032cc:	08014548 	.word	0x08014548

080032d0 <Serial_Init>:

/**
 * @brief Inicializa el mdulo de salida serial
 * @param huart Handle de UART
 */
void Serial_Init(UART_HandleTypeDef* huart) {
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b082      	sub	sp, #8
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
    huart_serial = huart;
 80032d8:	4a06      	ldr	r2, [pc, #24]	@ (80032f4 <Serial_Init+0x24>)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6013      	str	r3, [r2, #0]

    // Mensaje de inicio
    Serial_PrintString("HC-SR04, GPS Monitor & GY-91\r\n");
 80032de:	4806      	ldr	r0, [pc, #24]	@ (80032f8 <Serial_Init+0x28>)
 80032e0:	f000 f84c 	bl	800337c <Serial_PrintString>
    Serial_PrintString("Initializing sensors...\r\n");
 80032e4:	4805      	ldr	r0, [pc, #20]	@ (80032fc <Serial_Init+0x2c>)
 80032e6:	f000 f849 	bl	800337c <Serial_PrintString>
}
 80032ea:	bf00      	nop
 80032ec:	3708      	adds	r7, #8
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bd80      	pop	{r7, pc}
 80032f2:	bf00      	nop
 80032f4:	20000634 	.word	0x20000634
 80032f8:	08014560 	.word	0x08014560
 80032fc:	08014580 	.word	0x08014580

08003300 <Serial_PrintHCSR04Data>:

/**
 * @brief Imprime los datos del sensor HC-SR04
 * @param data Estructura con los datos del sensor
 */
void Serial_PrintHCSR04Data(HCSR04_Data_t* data) {
 8003300:	b5b0      	push	{r4, r5, r7, lr}
 8003302:	b088      	sub	sp, #32
 8003304:	af06      	add	r7, sp, #24
 8003306:	6078      	str	r0, [r7, #4]
    if (data->is_valid) {
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	7b1b      	ldrb	r3, [r3, #12]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d01e      	beq.n	800334e <Serial_PrintHCSR04Data+0x4e>
        snprintf(serial_buffer, SERIAL_BUFFER_SIZE,
                "\n[Ultrasonico] -> Distance: %.2f cm (%.1f mm) | Echo: %lu us | Time: %lu ms\r\n",
                data->distance_cm,
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
        snprintf(serial_buffer, SERIAL_BUFFER_SIZE,
 8003314:	4618      	mov	r0, r3
 8003316:	f7fd f91f 	bl	8000558 <__aeabi_f2d>
 800331a:	4604      	mov	r4, r0
 800331c:	460d      	mov	r5, r1
                data->distance_mm,
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	685b      	ldr	r3, [r3, #4]
        snprintf(serial_buffer, SERIAL_BUFFER_SIZE,
 8003322:	4618      	mov	r0, r3
 8003324:	f7fd f918 	bl	8000558 <__aeabi_f2d>
 8003328:	4602      	mov	r2, r0
 800332a:	460b      	mov	r3, r1
 800332c:	6879      	ldr	r1, [r7, #4]
 800332e:	6889      	ldr	r1, [r1, #8]
 8003330:	6878      	ldr	r0, [r7, #4]
 8003332:	6900      	ldr	r0, [r0, #16]
 8003334:	9005      	str	r0, [sp, #20]
 8003336:	9104      	str	r1, [sp, #16]
 8003338:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800333c:	e9cd 4500 	strd	r4, r5, [sp]
 8003340:	4a0b      	ldr	r2, [pc, #44]	@ (8003370 <Serial_PrintHCSR04Data+0x70>)
 8003342:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003346:	480b      	ldr	r0, [pc, #44]	@ (8003374 <Serial_PrintHCSR04Data+0x74>)
 8003348:	f00d f888 	bl	801045c <sniprintf>
 800334c:	e008      	b.n	8003360 <Serial_PrintHCSR04Data+0x60>
                data->echo_time_us,
                data->timestamp);
    } else {
        snprintf(serial_buffer, SERIAL_BUFFER_SIZE,
 800334e:	f001 fe51 	bl	8004ff4 <HAL_GetTick>
 8003352:	4603      	mov	r3, r0
 8003354:	4a08      	ldr	r2, [pc, #32]	@ (8003378 <Serial_PrintHCSR04Data+0x78>)
 8003356:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800335a:	4806      	ldr	r0, [pc, #24]	@ (8003374 <Serial_PrintHCSR04Data+0x74>)
 800335c:	f00d f87e 	bl	801045c <sniprintf>
                "\nInvalid measurement | Time: %lu ms\r\n",
                HAL_GetTick());
    }

    Serial_PrintString(serial_buffer);
 8003360:	4804      	ldr	r0, [pc, #16]	@ (8003374 <Serial_PrintHCSR04Data+0x74>)
 8003362:	f000 f80b 	bl	800337c <Serial_PrintString>
}
 8003366:	bf00      	nop
 8003368:	3708      	adds	r7, #8
 800336a:	46bd      	mov	sp, r7
 800336c:	bdb0      	pop	{r4, r5, r7, pc}
 800336e:	bf00      	nop
 8003370:	0801459c 	.word	0x0801459c
 8003374:	20000638 	.word	0x20000638
 8003378:	080145ec 	.word	0x080145ec

0800337c <Serial_PrintString>:

/**
 * @brief Enva una cadena por UART usando DMA
 * @param str Cadena a enviar
 */
void Serial_PrintString(const char* str) {
 800337c:	b590      	push	{r4, r7, lr}
 800337e:	b083      	sub	sp, #12
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
    // Esperar por el semforo (bloqueo hasta que la transmisin anterior termine)
   // if (osSemaphoreAcquire(serialSemaphoreHandle, 500) == osOK) {
        // Enviar por DMA
        HAL_UART_Transmit(huart_serial, (uint8_t*)str, strlen(str),500);
 8003384:	4b08      	ldr	r3, [pc, #32]	@ (80033a8 <Serial_PrintString+0x2c>)
 8003386:	681c      	ldr	r4, [r3, #0]
 8003388:	6878      	ldr	r0, [r7, #4]
 800338a:	f7fc ff79 	bl	8000280 <strlen>
 800338e:	4603      	mov	r3, r0
 8003390:	b29a      	uxth	r2, r3
 8003392:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8003396:	6879      	ldr	r1, [r7, #4]
 8003398:	4620      	mov	r0, r4
 800339a:	f006 faab 	bl	80098f4 <HAL_UART_Transmit>
        // El semforo se libera en el callback de transmisin completa
    //}
}
 800339e:	bf00      	nop
 80033a0:	370c      	adds	r7, #12
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd90      	pop	{r4, r7, pc}
 80033a6:	bf00      	nop
 80033a8:	20000634 	.word	0x20000634

080033ac <Serial_TxComplete_Callback>:

/**
 * @brief Callback de transmisin completa (llamado desde la interrupcin)
 * @param huart Handle de UART
 */
void Serial_TxComplete_Callback(UART_HandleTypeDef* huart) {
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b082      	sub	sp, #8
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
    if (huart == huart_serial) {
 80033b4:	4b06      	ldr	r3, [pc, #24]	@ (80033d0 <Serial_TxComplete_Callback+0x24>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	687a      	ldr	r2, [r7, #4]
 80033ba:	429a      	cmp	r2, r3
 80033bc:	d104      	bne.n	80033c8 <Serial_TxComplete_Callback+0x1c>
        // Liberar semforo para permitir prxima transmisin
        osSemaphoreRelease(serialSemaphoreHandle);
 80033be:	4b05      	ldr	r3, [pc, #20]	@ (80033d4 <Serial_TxComplete_Callback+0x28>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4618      	mov	r0, r3
 80033c4:	f007 ff66 	bl	800b294 <osSemaphoreRelease>
    }
}
 80033c8:	bf00      	nop
 80033ca:	3708      	adds	r7, #8
 80033cc:	46bd      	mov	sp, r7
 80033ce:	bd80      	pop	{r7, pc}
 80033d0:	20000634 	.word	0x20000634
 80033d4:	200008ec 	.word	0x200008ec

080033d8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b082      	sub	sp, #8
 80033dc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80033de:	2300      	movs	r3, #0
 80033e0:	607b      	str	r3, [r7, #4]
 80033e2:	4b17      	ldr	r3, [pc, #92]	@ (8003440 <MX_DMA_Init+0x68>)
 80033e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033e6:	4a16      	ldr	r2, [pc, #88]	@ (8003440 <MX_DMA_Init+0x68>)
 80033e8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80033ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80033ee:	4b14      	ldr	r3, [pc, #80]	@ (8003440 <MX_DMA_Init+0x68>)
 80033f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033f2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033f6:	607b      	str	r3, [r7, #4]
 80033f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80033fa:	2300      	movs	r3, #0
 80033fc:	603b      	str	r3, [r7, #0]
 80033fe:	4b10      	ldr	r3, [pc, #64]	@ (8003440 <MX_DMA_Init+0x68>)
 8003400:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003402:	4a0f      	ldr	r2, [pc, #60]	@ (8003440 <MX_DMA_Init+0x68>)
 8003404:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003408:	6313      	str	r3, [r2, #48]	@ 0x30
 800340a:	4b0d      	ldr	r3, [pc, #52]	@ (8003440 <MX_DMA_Init+0x68>)
 800340c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800340e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003412:	603b      	str	r3, [r7, #0]
 8003414:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8003416:	2200      	movs	r2, #0
 8003418:	2105      	movs	r1, #5
 800341a:	2010      	movs	r0, #16
 800341c:	f001 feae 	bl	800517c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8003420:	2010      	movs	r0, #16
 8003422:	f001 fec7 	bl	80051b4 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 8003426:	2200      	movs	r2, #0
 8003428:	2105      	movs	r1, #5
 800342a:	2046      	movs	r0, #70	@ 0x46
 800342c:	f001 fea6 	bl	800517c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8003430:	2046      	movs	r0, #70	@ 0x46
 8003432:	f001 febf 	bl	80051b4 <HAL_NVIC_EnableIRQ>

}
 8003436:	bf00      	nop
 8003438:	3708      	adds	r7, #8
 800343a:	46bd      	mov	sp, r7
 800343c:	bd80      	pop	{r7, pc}
 800343e:	bf00      	nop
 8003440:	40023800 	.word	0x40023800

08003444 <__io_putchar>:

/* USER CODE END PM */

/* Private variables ---------------------------------------------------------*/
/* USER CODE BEGIN Variables */
int __io_putchar(int ch) {
 8003444:	b580      	push	{r7, lr}
 8003446:	b082      	sub	sp, #8
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 800344c:	1d39      	adds	r1, r7, #4
 800344e:	f04f 33ff 	mov.w	r3, #4294967295
 8003452:	2201      	movs	r2, #1
 8003454:	4803      	ldr	r0, [pc, #12]	@ (8003464 <__io_putchar+0x20>)
 8003456:	f006 fa4d 	bl	80098f4 <HAL_UART_Transmit>
	return ch;
 800345a:	687b      	ldr	r3, [r7, #4]
}
 800345c:	4618      	mov	r0, r3
 800345e:	3708      	adds	r7, #8
 8003460:	46bd      	mov	sp, r7
 8003462:	bd80      	pop	{r7, pc}
 8003464:	20000ac8 	.word	0x20000ac8

08003468 <Rover_SetPWM_Differential>:

/* Private function prototypes -----------------------------------------------*/
/* USER CODE BEGIN FunctionPrototypes */

void Rover_SetPWM_Differential(Rover_Config *rover, PWM_Commands_t commands)
{
 8003468:	b480      	push	{r7}
 800346a:	b085      	sub	sp, #20
 800346c:	af00      	add	r7, sp, #0
 800346e:	60f8      	str	r0, [r7, #12]
 8003470:	1d3b      	adds	r3, r7, #4
 8003472:	e883 0006 	stmia.w	r3, {r1, r2}
	// ========== MOTORES DERECHOS ==========
	if (commands.dir_right == 0) {
 8003476:	7a3b      	ldrb	r3, [r7, #8]
 8003478:	2b00      	cmp	r3, #0
 800347a:	f040 8093 	bne.w	80035a4 <Rover_SetPWM_Differential+0x13c>
		__HAL_TIM_SET_COMPARE(rover->f_right_motor.pwm_timer,
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	691b      	ldr	r3, [r3, #16]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d105      	bne.n	8003492 <Rover_SetPWM_Differential+0x2a>
 8003486:	88ba      	ldrh	r2, [r7, #4]
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	68db      	ldr	r3, [r3, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	635a      	str	r2, [r3, #52]	@ 0x34
 8003490:	e01b      	b.n	80034ca <Rover_SetPWM_Differential+0x62>
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	691b      	ldr	r3, [r3, #16]
 8003496:	2b04      	cmp	r3, #4
 8003498:	d106      	bne.n	80034a8 <Rover_SetPWM_Differential+0x40>
 800349a:	88b9      	ldrh	r1, [r7, #4]
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	68db      	ldr	r3, [r3, #12]
 80034a0:	681a      	ldr	r2, [r3, #0]
 80034a2:	460b      	mov	r3, r1
 80034a4:	6393      	str	r3, [r2, #56]	@ 0x38
 80034a6:	e010      	b.n	80034ca <Rover_SetPWM_Differential+0x62>
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	691b      	ldr	r3, [r3, #16]
 80034ac:	2b08      	cmp	r3, #8
 80034ae:	d106      	bne.n	80034be <Rover_SetPWM_Differential+0x56>
 80034b0:	88b9      	ldrh	r1, [r7, #4]
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	68db      	ldr	r3, [r3, #12]
 80034b6:	681a      	ldr	r2, [r3, #0]
 80034b8:	460b      	mov	r3, r1
 80034ba:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80034bc:	e005      	b.n	80034ca <Rover_SetPWM_Differential+0x62>
 80034be:	88b9      	ldrh	r1, [r7, #4]
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	68db      	ldr	r3, [r3, #12]
 80034c4:	681a      	ldr	r2, [r3, #0]
 80034c6:	460b      	mov	r3, r1
 80034c8:	6413      	str	r3, [r2, #64]	@ 0x40
				rover->f_right_motor.pwm_channel_IN1,
				commands.pwm_right);
		__HAL_TIM_SET_COMPARE(rover->f_right_motor.pwm_timer,
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	695b      	ldr	r3, [r3, #20]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d105      	bne.n	80034de <Rover_SetPWM_Differential+0x76>
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	68db      	ldr	r3, [r3, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	2200      	movs	r2, #0
 80034da:	635a      	str	r2, [r3, #52]	@ 0x34
 80034dc:	e018      	b.n	8003510 <Rover_SetPWM_Differential+0xa8>
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	695b      	ldr	r3, [r3, #20]
 80034e2:	2b04      	cmp	r3, #4
 80034e4:	d105      	bne.n	80034f2 <Rover_SetPWM_Differential+0x8a>
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	68db      	ldr	r3, [r3, #12]
 80034ea:	681a      	ldr	r2, [r3, #0]
 80034ec:	2300      	movs	r3, #0
 80034ee:	6393      	str	r3, [r2, #56]	@ 0x38
 80034f0:	e00e      	b.n	8003510 <Rover_SetPWM_Differential+0xa8>
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	695b      	ldr	r3, [r3, #20]
 80034f6:	2b08      	cmp	r3, #8
 80034f8:	d105      	bne.n	8003506 <Rover_SetPWM_Differential+0x9e>
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	68db      	ldr	r3, [r3, #12]
 80034fe:	681a      	ldr	r2, [r3, #0]
 8003500:	2300      	movs	r3, #0
 8003502:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003504:	e004      	b.n	8003510 <Rover_SetPWM_Differential+0xa8>
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	68db      	ldr	r3, [r3, #12]
 800350a:	681a      	ldr	r2, [r3, #0]
 800350c:	2300      	movs	r3, #0
 800350e:	6413      	str	r3, [r2, #64]	@ 0x40
				rover->f_right_motor.pwm_channel_IN2, 0);

		__HAL_TIM_SET_COMPARE(rover->b_right_motor.pwm_timer,
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003514:	2b00      	cmp	r3, #0
 8003516:	d105      	bne.n	8003524 <Rover_SetPWM_Differential+0xbc>
 8003518:	88ba      	ldrh	r2, [r7, #4]
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	635a      	str	r2, [r3, #52]	@ 0x34
 8003522:	e01b      	b.n	800355c <Rover_SetPWM_Differential+0xf4>
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003528:	2b04      	cmp	r3, #4
 800352a:	d106      	bne.n	800353a <Rover_SetPWM_Differential+0xd2>
 800352c:	88b9      	ldrh	r1, [r7, #4]
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003532:	681a      	ldr	r2, [r3, #0]
 8003534:	460b      	mov	r3, r1
 8003536:	6393      	str	r3, [r2, #56]	@ 0x38
 8003538:	e010      	b.n	800355c <Rover_SetPWM_Differential+0xf4>
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800353e:	2b08      	cmp	r3, #8
 8003540:	d106      	bne.n	8003550 <Rover_SetPWM_Differential+0xe8>
 8003542:	88b9      	ldrh	r1, [r7, #4]
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003548:	681a      	ldr	r2, [r3, #0]
 800354a:	460b      	mov	r3, r1
 800354c:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800354e:	e005      	b.n	800355c <Rover_SetPWM_Differential+0xf4>
 8003550:	88b9      	ldrh	r1, [r7, #4]
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003556:	681a      	ldr	r2, [r3, #0]
 8003558:	460b      	mov	r3, r1
 800355a:	6413      	str	r3, [r2, #64]	@ 0x40
				rover->b_right_motor.pwm_channel_IN1,
				commands.pwm_right);
		__HAL_TIM_SET_COMPARE(rover->b_right_motor.pwm_timer,
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003560:	2b00      	cmp	r3, #0
 8003562:	d105      	bne.n	8003570 <Rover_SetPWM_Differential+0x108>
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	2200      	movs	r2, #0
 800356c:	635a      	str	r2, [r3, #52]	@ 0x34
 800356e:	e0ab      	b.n	80036c8 <Rover_SetPWM_Differential+0x260>
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003574:	2b04      	cmp	r3, #4
 8003576:	d105      	bne.n	8003584 <Rover_SetPWM_Differential+0x11c>
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800357c:	681a      	ldr	r2, [r3, #0]
 800357e:	2300      	movs	r3, #0
 8003580:	6393      	str	r3, [r2, #56]	@ 0x38
 8003582:	e0a1      	b.n	80036c8 <Rover_SetPWM_Differential+0x260>
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003588:	2b08      	cmp	r3, #8
 800358a:	d105      	bne.n	8003598 <Rover_SetPWM_Differential+0x130>
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003590:	681a      	ldr	r2, [r3, #0]
 8003592:	2300      	movs	r3, #0
 8003594:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003596:	e097      	b.n	80036c8 <Rover_SetPWM_Differential+0x260>
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800359c:	681a      	ldr	r2, [r3, #0]
 800359e:	2300      	movs	r3, #0
 80035a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80035a2:	e091      	b.n	80036c8 <Rover_SetPWM_Differential+0x260>
				rover->b_right_motor.pwm_channel_IN2, 0);
	} else {
		__HAL_TIM_SET_COMPARE(rover->f_right_motor.pwm_timer,
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	691b      	ldr	r3, [r3, #16]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d105      	bne.n	80035b8 <Rover_SetPWM_Differential+0x150>
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	68db      	ldr	r3, [r3, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	2200      	movs	r2, #0
 80035b4:	635a      	str	r2, [r3, #52]	@ 0x34
 80035b6:	e018      	b.n	80035ea <Rover_SetPWM_Differential+0x182>
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	691b      	ldr	r3, [r3, #16]
 80035bc:	2b04      	cmp	r3, #4
 80035be:	d105      	bne.n	80035cc <Rover_SetPWM_Differential+0x164>
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	68db      	ldr	r3, [r3, #12]
 80035c4:	681a      	ldr	r2, [r3, #0]
 80035c6:	2300      	movs	r3, #0
 80035c8:	6393      	str	r3, [r2, #56]	@ 0x38
 80035ca:	e00e      	b.n	80035ea <Rover_SetPWM_Differential+0x182>
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	691b      	ldr	r3, [r3, #16]
 80035d0:	2b08      	cmp	r3, #8
 80035d2:	d105      	bne.n	80035e0 <Rover_SetPWM_Differential+0x178>
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	68db      	ldr	r3, [r3, #12]
 80035d8:	681a      	ldr	r2, [r3, #0]
 80035da:	2300      	movs	r3, #0
 80035dc:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80035de:	e004      	b.n	80035ea <Rover_SetPWM_Differential+0x182>
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	68db      	ldr	r3, [r3, #12]
 80035e4:	681a      	ldr	r2, [r3, #0]
 80035e6:	2300      	movs	r3, #0
 80035e8:	6413      	str	r3, [r2, #64]	@ 0x40
				rover->f_right_motor.pwm_channel_IN1, 0);
		__HAL_TIM_SET_COMPARE(rover->f_right_motor.pwm_timer,
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	695b      	ldr	r3, [r3, #20]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d105      	bne.n	80035fe <Rover_SetPWM_Differential+0x196>
 80035f2:	88ba      	ldrh	r2, [r7, #4]
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	68db      	ldr	r3, [r3, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	635a      	str	r2, [r3, #52]	@ 0x34
 80035fc:	e01b      	b.n	8003636 <Rover_SetPWM_Differential+0x1ce>
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	695b      	ldr	r3, [r3, #20]
 8003602:	2b04      	cmp	r3, #4
 8003604:	d106      	bne.n	8003614 <Rover_SetPWM_Differential+0x1ac>
 8003606:	88b9      	ldrh	r1, [r7, #4]
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	68db      	ldr	r3, [r3, #12]
 800360c:	681a      	ldr	r2, [r3, #0]
 800360e:	460b      	mov	r3, r1
 8003610:	6393      	str	r3, [r2, #56]	@ 0x38
 8003612:	e010      	b.n	8003636 <Rover_SetPWM_Differential+0x1ce>
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	695b      	ldr	r3, [r3, #20]
 8003618:	2b08      	cmp	r3, #8
 800361a:	d106      	bne.n	800362a <Rover_SetPWM_Differential+0x1c2>
 800361c:	88b9      	ldrh	r1, [r7, #4]
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	68db      	ldr	r3, [r3, #12]
 8003622:	681a      	ldr	r2, [r3, #0]
 8003624:	460b      	mov	r3, r1
 8003626:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003628:	e005      	b.n	8003636 <Rover_SetPWM_Differential+0x1ce>
 800362a:	88b9      	ldrh	r1, [r7, #4]
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	68db      	ldr	r3, [r3, #12]
 8003630:	681a      	ldr	r2, [r3, #0]
 8003632:	460b      	mov	r3, r1
 8003634:	6413      	str	r3, [r2, #64]	@ 0x40
				rover->f_right_motor.pwm_channel_IN2,
				commands.pwm_right);

		__HAL_TIM_SET_COMPARE(rover->b_right_motor.pwm_timer,
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800363a:	2b00      	cmp	r3, #0
 800363c:	d105      	bne.n	800364a <Rover_SetPWM_Differential+0x1e2>
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	2200      	movs	r2, #0
 8003646:	635a      	str	r2, [r3, #52]	@ 0x34
 8003648:	e018      	b.n	800367c <Rover_SetPWM_Differential+0x214>
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800364e:	2b04      	cmp	r3, #4
 8003650:	d105      	bne.n	800365e <Rover_SetPWM_Differential+0x1f6>
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003656:	681a      	ldr	r2, [r3, #0]
 8003658:	2300      	movs	r3, #0
 800365a:	6393      	str	r3, [r2, #56]	@ 0x38
 800365c:	e00e      	b.n	800367c <Rover_SetPWM_Differential+0x214>
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003662:	2b08      	cmp	r3, #8
 8003664:	d105      	bne.n	8003672 <Rover_SetPWM_Differential+0x20a>
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800366a:	681a      	ldr	r2, [r3, #0]
 800366c:	2300      	movs	r3, #0
 800366e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003670:	e004      	b.n	800367c <Rover_SetPWM_Differential+0x214>
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003676:	681a      	ldr	r2, [r3, #0]
 8003678:	2300      	movs	r3, #0
 800367a:	6413      	str	r3, [r2, #64]	@ 0x40
				rover->b_right_motor.pwm_channel_IN1, 0);
		__HAL_TIM_SET_COMPARE(rover->b_right_motor.pwm_timer,
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003680:	2b00      	cmp	r3, #0
 8003682:	d105      	bne.n	8003690 <Rover_SetPWM_Differential+0x228>
 8003684:	88ba      	ldrh	r2, [r7, #4]
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	635a      	str	r2, [r3, #52]	@ 0x34
 800368e:	e01b      	b.n	80036c8 <Rover_SetPWM_Differential+0x260>
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003694:	2b04      	cmp	r3, #4
 8003696:	d106      	bne.n	80036a6 <Rover_SetPWM_Differential+0x23e>
 8003698:	88b9      	ldrh	r1, [r7, #4]
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800369e:	681a      	ldr	r2, [r3, #0]
 80036a0:	460b      	mov	r3, r1
 80036a2:	6393      	str	r3, [r2, #56]	@ 0x38
 80036a4:	e010      	b.n	80036c8 <Rover_SetPWM_Differential+0x260>
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036aa:	2b08      	cmp	r3, #8
 80036ac:	d106      	bne.n	80036bc <Rover_SetPWM_Differential+0x254>
 80036ae:	88b9      	ldrh	r1, [r7, #4]
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036b4:	681a      	ldr	r2, [r3, #0]
 80036b6:	460b      	mov	r3, r1
 80036b8:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80036ba:	e005      	b.n	80036c8 <Rover_SetPWM_Differential+0x260>
 80036bc:	88b9      	ldrh	r1, [r7, #4]
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036c2:	681a      	ldr	r2, [r3, #0]
 80036c4:	460b      	mov	r3, r1
 80036c6:	6413      	str	r3, [r2, #64]	@ 0x40
				rover->b_right_motor.pwm_channel_IN2,
				commands.pwm_right);
	}

	// ========== MOTORES IZQUIERDOS ==========
	if (commands.dir_left == 0) {
 80036c8:	7a7b      	ldrb	r3, [r7, #9]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	f040 8093 	bne.w	80037f6 <Rover_SetPWM_Differential+0x38e>
		__HAL_TIM_SET_COMPARE(rover->f_left_motor.pwm_timer,
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d105      	bne.n	80036e4 <Rover_SetPWM_Differential+0x27c>
 80036d8:	88fa      	ldrh	r2, [r7, #6]
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	635a      	str	r2, [r3, #52]	@ 0x34
 80036e2:	e01b      	b.n	800371c <Rover_SetPWM_Differential+0x2b4>
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	2b04      	cmp	r3, #4
 80036ea:	d106      	bne.n	80036fa <Rover_SetPWM_Differential+0x292>
 80036ec:	88f9      	ldrh	r1, [r7, #6]
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	681a      	ldr	r2, [r3, #0]
 80036f4:	460b      	mov	r3, r1
 80036f6:	6393      	str	r3, [r2, #56]	@ 0x38
 80036f8:	e010      	b.n	800371c <Rover_SetPWM_Differential+0x2b4>
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	2b08      	cmp	r3, #8
 8003700:	d106      	bne.n	8003710 <Rover_SetPWM_Differential+0x2a8>
 8003702:	88f9      	ldrh	r1, [r7, #6]
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	681a      	ldr	r2, [r3, #0]
 800370a:	460b      	mov	r3, r1
 800370c:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800370e:	e005      	b.n	800371c <Rover_SetPWM_Differential+0x2b4>
 8003710:	88f9      	ldrh	r1, [r7, #6]
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	681a      	ldr	r2, [r3, #0]
 8003718:	460b      	mov	r3, r1
 800371a:	6413      	str	r3, [r2, #64]	@ 0x40
				rover->f_left_motor.pwm_channel_IN1,
				commands.pwm_left);
		__HAL_TIM_SET_COMPARE(rover->f_left_motor.pwm_timer,
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d105      	bne.n	8003730 <Rover_SetPWM_Differential+0x2c8>
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	2200      	movs	r2, #0
 800372c:	635a      	str	r2, [r3, #52]	@ 0x34
 800372e:	e018      	b.n	8003762 <Rover_SetPWM_Differential+0x2fa>
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	689b      	ldr	r3, [r3, #8]
 8003734:	2b04      	cmp	r3, #4
 8003736:	d105      	bne.n	8003744 <Rover_SetPWM_Differential+0x2dc>
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	681a      	ldr	r2, [r3, #0]
 800373e:	2300      	movs	r3, #0
 8003740:	6393      	str	r3, [r2, #56]	@ 0x38
 8003742:	e00e      	b.n	8003762 <Rover_SetPWM_Differential+0x2fa>
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	2b08      	cmp	r3, #8
 800374a:	d105      	bne.n	8003758 <Rover_SetPWM_Differential+0x2f0>
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	681a      	ldr	r2, [r3, #0]
 8003752:	2300      	movs	r3, #0
 8003754:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003756:	e004      	b.n	8003762 <Rover_SetPWM_Differential+0x2fa>
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	681a      	ldr	r2, [r3, #0]
 800375e:	2300      	movs	r3, #0
 8003760:	6413      	str	r3, [r2, #64]	@ 0x40
				rover->f_left_motor.pwm_channel_IN2, 0);

		__HAL_TIM_SET_COMPARE(rover->b_left_motor.pwm_timer,
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	69db      	ldr	r3, [r3, #28]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d105      	bne.n	8003776 <Rover_SetPWM_Differential+0x30e>
 800376a:	88fa      	ldrh	r2, [r7, #6]
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	699b      	ldr	r3, [r3, #24]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	635a      	str	r2, [r3, #52]	@ 0x34
 8003774:	e01b      	b.n	80037ae <Rover_SetPWM_Differential+0x346>
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	69db      	ldr	r3, [r3, #28]
 800377a:	2b04      	cmp	r3, #4
 800377c:	d106      	bne.n	800378c <Rover_SetPWM_Differential+0x324>
 800377e:	88f9      	ldrh	r1, [r7, #6]
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	699b      	ldr	r3, [r3, #24]
 8003784:	681a      	ldr	r2, [r3, #0]
 8003786:	460b      	mov	r3, r1
 8003788:	6393      	str	r3, [r2, #56]	@ 0x38
 800378a:	e010      	b.n	80037ae <Rover_SetPWM_Differential+0x346>
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	69db      	ldr	r3, [r3, #28]
 8003790:	2b08      	cmp	r3, #8
 8003792:	d106      	bne.n	80037a2 <Rover_SetPWM_Differential+0x33a>
 8003794:	88f9      	ldrh	r1, [r7, #6]
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	699b      	ldr	r3, [r3, #24]
 800379a:	681a      	ldr	r2, [r3, #0]
 800379c:	460b      	mov	r3, r1
 800379e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80037a0:	e005      	b.n	80037ae <Rover_SetPWM_Differential+0x346>
 80037a2:	88f9      	ldrh	r1, [r7, #6]
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	699b      	ldr	r3, [r3, #24]
 80037a8:	681a      	ldr	r2, [r3, #0]
 80037aa:	460b      	mov	r3, r1
 80037ac:	6413      	str	r3, [r2, #64]	@ 0x40
				rover->b_left_motor.pwm_channel_IN1,
				commands.pwm_left);
		__HAL_TIM_SET_COMPARE(rover->b_left_motor.pwm_timer,
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	6a1b      	ldr	r3, [r3, #32]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d105      	bne.n	80037c2 <Rover_SetPWM_Differential+0x35a>
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	699b      	ldr	r3, [r3, #24]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	2200      	movs	r2, #0
 80037be:	635a      	str	r2, [r3, #52]	@ 0x34
				rover->b_left_motor.pwm_channel_IN1, 0);
		__HAL_TIM_SET_COMPARE(rover->b_left_motor.pwm_timer,
				rover->b_left_motor.pwm_channel_IN2,
				commands.pwm_left);
	}
}
 80037c0:	e0ac      	b.n	800391c <Rover_SetPWM_Differential+0x4b4>
		__HAL_TIM_SET_COMPARE(rover->b_left_motor.pwm_timer,
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	6a1b      	ldr	r3, [r3, #32]
 80037c6:	2b04      	cmp	r3, #4
 80037c8:	d105      	bne.n	80037d6 <Rover_SetPWM_Differential+0x36e>
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	699b      	ldr	r3, [r3, #24]
 80037ce:	681a      	ldr	r2, [r3, #0]
 80037d0:	2300      	movs	r3, #0
 80037d2:	6393      	str	r3, [r2, #56]	@ 0x38
 80037d4:	e0a2      	b.n	800391c <Rover_SetPWM_Differential+0x4b4>
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	6a1b      	ldr	r3, [r3, #32]
 80037da:	2b08      	cmp	r3, #8
 80037dc:	d105      	bne.n	80037ea <Rover_SetPWM_Differential+0x382>
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	699b      	ldr	r3, [r3, #24]
 80037e2:	681a      	ldr	r2, [r3, #0]
 80037e4:	2300      	movs	r3, #0
 80037e6:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80037e8:	e098      	b.n	800391c <Rover_SetPWM_Differential+0x4b4>
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	699b      	ldr	r3, [r3, #24]
 80037ee:	681a      	ldr	r2, [r3, #0]
 80037f0:	2300      	movs	r3, #0
 80037f2:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80037f4:	e092      	b.n	800391c <Rover_SetPWM_Differential+0x4b4>
		__HAL_TIM_SET_COMPARE(rover->f_left_motor.pwm_timer,
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d105      	bne.n	800380a <Rover_SetPWM_Differential+0x3a2>
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	2200      	movs	r2, #0
 8003806:	635a      	str	r2, [r3, #52]	@ 0x34
 8003808:	e018      	b.n	800383c <Rover_SetPWM_Differential+0x3d4>
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	2b04      	cmp	r3, #4
 8003810:	d105      	bne.n	800381e <Rover_SetPWM_Differential+0x3b6>
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	681a      	ldr	r2, [r3, #0]
 8003818:	2300      	movs	r3, #0
 800381a:	6393      	str	r3, [r2, #56]	@ 0x38
 800381c:	e00e      	b.n	800383c <Rover_SetPWM_Differential+0x3d4>
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	2b08      	cmp	r3, #8
 8003824:	d105      	bne.n	8003832 <Rover_SetPWM_Differential+0x3ca>
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	681a      	ldr	r2, [r3, #0]
 800382c:	2300      	movs	r3, #0
 800382e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003830:	e004      	b.n	800383c <Rover_SetPWM_Differential+0x3d4>
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	681a      	ldr	r2, [r3, #0]
 8003838:	2300      	movs	r3, #0
 800383a:	6413      	str	r3, [r2, #64]	@ 0x40
		__HAL_TIM_SET_COMPARE(rover->f_left_motor.pwm_timer,
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	689b      	ldr	r3, [r3, #8]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d105      	bne.n	8003850 <Rover_SetPWM_Differential+0x3e8>
 8003844:	88fa      	ldrh	r2, [r7, #6]
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	635a      	str	r2, [r3, #52]	@ 0x34
 800384e:	e01b      	b.n	8003888 <Rover_SetPWM_Differential+0x420>
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	689b      	ldr	r3, [r3, #8]
 8003854:	2b04      	cmp	r3, #4
 8003856:	d106      	bne.n	8003866 <Rover_SetPWM_Differential+0x3fe>
 8003858:	88f9      	ldrh	r1, [r7, #6]
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	681a      	ldr	r2, [r3, #0]
 8003860:	460b      	mov	r3, r1
 8003862:	6393      	str	r3, [r2, #56]	@ 0x38
 8003864:	e010      	b.n	8003888 <Rover_SetPWM_Differential+0x420>
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	689b      	ldr	r3, [r3, #8]
 800386a:	2b08      	cmp	r3, #8
 800386c:	d106      	bne.n	800387c <Rover_SetPWM_Differential+0x414>
 800386e:	88f9      	ldrh	r1, [r7, #6]
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	681a      	ldr	r2, [r3, #0]
 8003876:	460b      	mov	r3, r1
 8003878:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800387a:	e005      	b.n	8003888 <Rover_SetPWM_Differential+0x420>
 800387c:	88f9      	ldrh	r1, [r7, #6]
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	681a      	ldr	r2, [r3, #0]
 8003884:	460b      	mov	r3, r1
 8003886:	6413      	str	r3, [r2, #64]	@ 0x40
		__HAL_TIM_SET_COMPARE(rover->b_left_motor.pwm_timer,
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	69db      	ldr	r3, [r3, #28]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d105      	bne.n	800389c <Rover_SetPWM_Differential+0x434>
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	699b      	ldr	r3, [r3, #24]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	2200      	movs	r2, #0
 8003898:	635a      	str	r2, [r3, #52]	@ 0x34
 800389a:	e018      	b.n	80038ce <Rover_SetPWM_Differential+0x466>
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	69db      	ldr	r3, [r3, #28]
 80038a0:	2b04      	cmp	r3, #4
 80038a2:	d105      	bne.n	80038b0 <Rover_SetPWM_Differential+0x448>
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	699b      	ldr	r3, [r3, #24]
 80038a8:	681a      	ldr	r2, [r3, #0]
 80038aa:	2300      	movs	r3, #0
 80038ac:	6393      	str	r3, [r2, #56]	@ 0x38
 80038ae:	e00e      	b.n	80038ce <Rover_SetPWM_Differential+0x466>
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	69db      	ldr	r3, [r3, #28]
 80038b4:	2b08      	cmp	r3, #8
 80038b6:	d105      	bne.n	80038c4 <Rover_SetPWM_Differential+0x45c>
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	699b      	ldr	r3, [r3, #24]
 80038bc:	681a      	ldr	r2, [r3, #0]
 80038be:	2300      	movs	r3, #0
 80038c0:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80038c2:	e004      	b.n	80038ce <Rover_SetPWM_Differential+0x466>
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	699b      	ldr	r3, [r3, #24]
 80038c8:	681a      	ldr	r2, [r3, #0]
 80038ca:	2300      	movs	r3, #0
 80038cc:	6413      	str	r3, [r2, #64]	@ 0x40
		__HAL_TIM_SET_COMPARE(rover->b_left_motor.pwm_timer,
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	6a1b      	ldr	r3, [r3, #32]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d105      	bne.n	80038e2 <Rover_SetPWM_Differential+0x47a>
 80038d6:	88fa      	ldrh	r2, [r7, #6]
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	699b      	ldr	r3, [r3, #24]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80038e0:	e01c      	b.n	800391c <Rover_SetPWM_Differential+0x4b4>
		__HAL_TIM_SET_COMPARE(rover->b_left_motor.pwm_timer,
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	6a1b      	ldr	r3, [r3, #32]
 80038e6:	2b04      	cmp	r3, #4
 80038e8:	d106      	bne.n	80038f8 <Rover_SetPWM_Differential+0x490>
 80038ea:	88f9      	ldrh	r1, [r7, #6]
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	699b      	ldr	r3, [r3, #24]
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	460b      	mov	r3, r1
 80038f4:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80038f6:	e011      	b.n	800391c <Rover_SetPWM_Differential+0x4b4>
		__HAL_TIM_SET_COMPARE(rover->b_left_motor.pwm_timer,
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	6a1b      	ldr	r3, [r3, #32]
 80038fc:	2b08      	cmp	r3, #8
 80038fe:	d106      	bne.n	800390e <Rover_SetPWM_Differential+0x4a6>
 8003900:	88f9      	ldrh	r1, [r7, #6]
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	699b      	ldr	r3, [r3, #24]
 8003906:	681a      	ldr	r2, [r3, #0]
 8003908:	460b      	mov	r3, r1
 800390a:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 800390c:	e006      	b.n	800391c <Rover_SetPWM_Differential+0x4b4>
		__HAL_TIM_SET_COMPARE(rover->b_left_motor.pwm_timer,
 800390e:	88f9      	ldrh	r1, [r7, #6]
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	699b      	ldr	r3, [r3, #24]
 8003914:	681a      	ldr	r2, [r3, #0]
 8003916:	460b      	mov	r3, r1
 8003918:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800391a:	e7ff      	b.n	800391c <Rover_SetPWM_Differential+0x4b4>
 800391c:	bf00      	nop
 800391e:	3714      	adds	r7, #20
 8003920:	46bd      	mov	sp, r7
 8003922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003926:	4770      	bx	lr

08003928 <MX_FREERTOS_Init>:
/**
 * @brief  FreeRTOS initialization
 * @param  None
 * @retval None
 */
void MX_FREERTOS_Init(void) {
 8003928:	b580      	push	{r7, lr}
 800392a:	af00      	add	r7, sp, #0
	/* add mutexes, ... */
	/* USER CODE END RTOS_MUTEX */

	/* Create the semaphores(s) */
	/* creation of hcsr04Semaphore */
	hcsr04SemaphoreHandle = osSemaphoreNew(1, 0, &hcsr04Semaphore_attributes);
 800392c:	4a34      	ldr	r2, [pc, #208]	@ (8003a00 <MX_FREERTOS_Init+0xd8>)
 800392e:	2100      	movs	r1, #0
 8003930:	2001      	movs	r0, #1
 8003932:	f007 fbd4 	bl	800b0de <osSemaphoreNew>
 8003936:	4603      	mov	r3, r0
 8003938:	4a32      	ldr	r2, [pc, #200]	@ (8003a04 <MX_FREERTOS_Init+0xdc>)
 800393a:	6013      	str	r3, [r2, #0]

	/* creation of serialSemaphore */
	serialSemaphoreHandle = osSemaphoreNew(1, 1, &serialSemaphore_attributes);
 800393c:	4a32      	ldr	r2, [pc, #200]	@ (8003a08 <MX_FREERTOS_Init+0xe0>)
 800393e:	2101      	movs	r1, #1
 8003940:	2001      	movs	r0, #1
 8003942:	f007 fbcc 	bl	800b0de <osSemaphoreNew>
 8003946:	4603      	mov	r3, r0
 8003948:	4a30      	ldr	r2, [pc, #192]	@ (8003a0c <MX_FREERTOS_Init+0xe4>)
 800394a:	6013      	str	r3, [r2, #0]

	/* creation of imuSemaphore */
	imuSemaphoreHandle = osSemaphoreNew(1, 1, &imuSemaphore_attributes);
 800394c:	4a30      	ldr	r2, [pc, #192]	@ (8003a10 <MX_FREERTOS_Init+0xe8>)
 800394e:	2101      	movs	r1, #1
 8003950:	2001      	movs	r0, #1
 8003952:	f007 fbc4 	bl	800b0de <osSemaphoreNew>
 8003956:	4603      	mov	r3, r0
 8003958:	4a2e      	ldr	r2, [pc, #184]	@ (8003a14 <MX_FREERTOS_Init+0xec>)
 800395a:	6013      	str	r3, [r2, #0]
	/* start timers, add new ones, ... */
	/* USER CODE END RTOS_TIMERS */

	/* Create the queue(s) */
	/* creation of sensorDataQueue */
	sensorDataQueueHandle = osMessageQueueNew (5, sizeof(SensorData_t), &sensorDataQueue_attributes);
 800395c:	4a2e      	ldr	r2, [pc, #184]	@ (8003a18 <MX_FREERTOS_Init+0xf0>)
 800395e:	2130      	movs	r1, #48	@ 0x30
 8003960:	2005      	movs	r0, #5
 8003962:	f007 fcdb 	bl	800b31c <osMessageQueueNew>
 8003966:	4603      	mov	r3, r0
 8003968:	4a2c      	ldr	r2, [pc, #176]	@ (8003a1c <MX_FREERTOS_Init+0xf4>)
 800396a:	6013      	str	r3, [r2, #0]

	/* creation of gpsDataQueue */
	gpsDataQueueHandle = osMessageQueueNew (5, sizeof(GPS_Data_t), &gpsDataQueue_attributes);
 800396c:	4a2c      	ldr	r2, [pc, #176]	@ (8003a20 <MX_FREERTOS_Init+0xf8>)
 800396e:	21bc      	movs	r1, #188	@ 0xbc
 8003970:	2005      	movs	r0, #5
 8003972:	f007 fcd3 	bl	800b31c <osMessageQueueNew>
 8003976:	4603      	mov	r3, r0
 8003978:	4a2a      	ldr	r2, [pc, #168]	@ (8003a24 <MX_FREERTOS_Init+0xfc>)
 800397a:	6013      	str	r3, [r2, #0]

	/* creation of controlDataQueue */
	controlDataQueueHandle = osMessageQueueNew (5, sizeof(ControlCommand_t), &controlDataQueue_attributes);
 800397c:	4a2a      	ldr	r2, [pc, #168]	@ (8003a28 <MX_FREERTOS_Init+0x100>)
 800397e:	2120      	movs	r1, #32
 8003980:	2005      	movs	r0, #5
 8003982:	f007 fccb 	bl	800b31c <osMessageQueueNew>
 8003986:	4603      	mov	r3, r0
 8003988:	4a28      	ldr	r2, [pc, #160]	@ (8003a2c <MX_FREERTOS_Init+0x104>)
 800398a:	6013      	str	r3, [r2, #0]

	/* creation of navStatesQueue */
	//navStatesQueueHandle = osMessageQueueNew (5, sizeof(evento_navegacion), &navStatesQueue_attributes);

	/* creation of hcsr04DataQueue */
	hcsr04DataQueueHandle = osMessageQueueNew (5, sizeof(uint16_t), &hcsr04DataQueue_attributes);
 800398c:	4a28      	ldr	r2, [pc, #160]	@ (8003a30 <MX_FREERTOS_Init+0x108>)
 800398e:	2102      	movs	r1, #2
 8003990:	2005      	movs	r0, #5
 8003992:	f007 fcc3 	bl	800b31c <osMessageQueueNew>
 8003996:	4603      	mov	r3, r0
 8003998:	4a26      	ldr	r2, [pc, #152]	@ (8003a34 <MX_FREERTOS_Init+0x10c>)
 800399a:	6013      	str	r3, [r2, #0]
	/* Create the thread(s) */
	/* creation of Navegacion */
	//NavegacionHandle = osThreadNew(NavegacionTask, NULL, &Navegacion_attributes);

	/* creation of Taquito */
	TaquitoHandle = osThreadNew(TaquitoTask, NULL, &Taquito_attributes);
 800399c:	4a26      	ldr	r2, [pc, #152]	@ (8003a38 <MX_FREERTOS_Init+0x110>)
 800399e:	2100      	movs	r1, #0
 80039a0:	4826      	ldr	r0, [pc, #152]	@ (8003a3c <MX_FREERTOS_Init+0x114>)
 80039a2:	f007 faef 	bl	800af84 <osThreadNew>
 80039a6:	4603      	mov	r3, r0
 80039a8:	4a25      	ldr	r2, [pc, #148]	@ (8003a40 <MX_FREERTOS_Init+0x118>)
 80039aa:	6013      	str	r3, [r2, #0]

	/* creation of NavGlobal */
	//NavGlobalHandle = osThreadNew(Navegacion_Global, NULL, &NavGlobal_attributes);

	/* creation of Control */
	ControlHandle = osThreadNew(ControlTask, NULL, &Control_attributes);
 80039ac:	4a25      	ldr	r2, [pc, #148]	@ (8003a44 <MX_FREERTOS_Init+0x11c>)
 80039ae:	2100      	movs	r1, #0
 80039b0:	4825      	ldr	r0, [pc, #148]	@ (8003a48 <MX_FREERTOS_Init+0x120>)
 80039b2:	f007 fae7 	bl	800af84 <osThreadNew>
 80039b6:	4603      	mov	r3, r0
 80039b8:	4a24      	ldr	r2, [pc, #144]	@ (8003a4c <MX_FREERTOS_Init+0x124>)
 80039ba:	6013      	str	r3, [r2, #0]

	/* creation of Ultrasonido */
	UltrasonidoHandle = osThreadNew(UltrasonidoTask, NULL, &Ultrasonido_attributes);
 80039bc:	4a24      	ldr	r2, [pc, #144]	@ (8003a50 <MX_FREERTOS_Init+0x128>)
 80039be:	2100      	movs	r1, #0
 80039c0:	4824      	ldr	r0, [pc, #144]	@ (8003a54 <MX_FREERTOS_Init+0x12c>)
 80039c2:	f007 fadf 	bl	800af84 <osThreadNew>
 80039c6:	4603      	mov	r3, r0
 80039c8:	4a23      	ldr	r2, [pc, #140]	@ (8003a58 <MX_FREERTOS_Init+0x130>)
 80039ca:	6013      	str	r3, [r2, #0]

	/* creation of Geoposicion */
	GeoposicionHandle = osThreadNew(GPSTask, NULL, &Geoposicion_attributes);
 80039cc:	4a23      	ldr	r2, [pc, #140]	@ (8003a5c <MX_FREERTOS_Init+0x134>)
 80039ce:	2100      	movs	r1, #0
 80039d0:	4823      	ldr	r0, [pc, #140]	@ (8003a60 <MX_FREERTOS_Init+0x138>)
 80039d2:	f007 fad7 	bl	800af84 <osThreadNew>
 80039d6:	4603      	mov	r3, r0
 80039d8:	4a22      	ldr	r2, [pc, #136]	@ (8003a64 <MX_FREERTOS_Init+0x13c>)
 80039da:	6013      	str	r3, [r2, #0]

	/* creation of Transmision */
	TransmisionHandle = osThreadNew(TransmisionTask, NULL, &Transmision_attributes);
 80039dc:	4a22      	ldr	r2, [pc, #136]	@ (8003a68 <MX_FREERTOS_Init+0x140>)
 80039de:	2100      	movs	r1, #0
 80039e0:	4822      	ldr	r0, [pc, #136]	@ (8003a6c <MX_FREERTOS_Init+0x144>)
 80039e2:	f007 facf 	bl	800af84 <osThreadNew>
 80039e6:	4603      	mov	r3, r0
 80039e8:	4a21      	ldr	r2, [pc, #132]	@ (8003a70 <MX_FREERTOS_Init+0x148>)
 80039ea:	6013      	str	r3, [r2, #0]

	/* creation of Sensores_I2C */
	Sensores_I2CHandle = osThreadNew(SensoresTask, NULL, &Sensores_I2C_attributes);
 80039ec:	4a21      	ldr	r2, [pc, #132]	@ (8003a74 <MX_FREERTOS_Init+0x14c>)
 80039ee:	2100      	movs	r1, #0
 80039f0:	4821      	ldr	r0, [pc, #132]	@ (8003a78 <MX_FREERTOS_Init+0x150>)
 80039f2:	f007 fac7 	bl	800af84 <osThreadNew>
 80039f6:	4603      	mov	r3, r0
 80039f8:	4a20      	ldr	r2, [pc, #128]	@ (8003a7c <MX_FREERTOS_Init+0x154>)
 80039fa:	6013      	str	r3, [r2, #0]

	/* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
	/* USER CODE END RTOS_EVENTS */

}
 80039fc:	bf00      	nop
 80039fe:	bd80      	pop	{r7, pc}
 8003a00:	08014ab0 	.word	0x08014ab0
 8003a04:	200008e8 	.word	0x200008e8
 8003a08:	08014ac0 	.word	0x08014ac0
 8003a0c:	200008ec 	.word	0x200008ec
 8003a10:	08014ad0 	.word	0x08014ad0
 8003a14:	200008f0 	.word	0x200008f0
 8003a18:	08014a50 	.word	0x08014a50
 8003a1c:	200008d8 	.word	0x200008d8
 8003a20:	08014a68 	.word	0x08014a68
 8003a24:	200008dc 	.word	0x200008dc
 8003a28:	08014a80 	.word	0x08014a80
 8003a2c:	200008e0 	.word	0x200008e0
 8003a30:	08014a98 	.word	0x08014a98
 8003a34:	200008e4 	.word	0x200008e4
 8003a38:	08014978 	.word	0x08014978
 8003a3c:	08003a81 	.word	0x08003a81
 8003a40:	200008c0 	.word	0x200008c0
 8003a44:	0801499c 	.word	0x0801499c
 8003a48:	08003a91 	.word	0x08003a91
 8003a4c:	200008c4 	.word	0x200008c4
 8003a50:	080149c0 	.word	0x080149c0
 8003a54:	08003d11 	.word	0x08003d11
 8003a58:	200008c8 	.word	0x200008c8
 8003a5c:	080149e4 	.word	0x080149e4
 8003a60:	08003d41 	.word	0x08003d41
 8003a64:	200008cc 	.word	0x200008cc
 8003a68:	08014a08 	.word	0x08014a08
 8003a6c:	08003d9d 	.word	0x08003d9d
 8003a70:	200008d0 	.word	0x200008d0
 8003a74:	08014a2c 	.word	0x08014a2c
 8003a78:	08003dad 	.word	0x08003dad
 8003a7c:	200008d4 	.word	0x200008d4

08003a80 <TaquitoTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_TaquitoTask */
void TaquitoTask(void *argument)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b082      	sub	sp, #8
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN TaquitoTask */
	/* Infinite loop */
	for(;;)
	{
		osDelay(1);
 8003a88:	2001      	movs	r0, #1
 8003a8a:	f007 fb0d 	bl	800b0a8 <osDelay>
 8003a8e:	e7fb      	b.n	8003a88 <TaquitoTask+0x8>

08003a90 <ControlTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_ControlTask */
void ControlTask(void *argument)
{
 8003a90:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003a94:	b0ef      	sub	sp, #444	@ 0x1bc
 8003a96:	af08      	add	r7, sp, #32
 8003a98:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8003a9c:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8003aa0:	6018      	str	r0, [r3, #0]
    // ===== INICIALIZACIN =====
    osDelay(500);  //  AADIDO: Esperar a que otras tareas inicialicen
 8003aa2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8003aa6:	f007 faff 	bl	800b0a8 <osDelay>

    if (!control_initialized) {
 8003aaa:	4b89      	ldr	r3, [pc, #548]	@ (8003cd0 <ControlTask+0x240>)
 8003aac:	781b      	ldrb	r3, [r3, #0]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d10e      	bne.n	8003ad0 <ControlTask+0x40>
        PoseController_Init(&pose_controller);
 8003ab2:	4888      	ldr	r0, [pc, #544]	@ (8003cd4 <ControlTask+0x244>)
 8003ab4:	f7fd fdb6 	bl	8001624 <PoseController_Init>
        PWM_InitCompensation(&pwm_compensation);
 8003ab8:	4887      	ldr	r0, [pc, #540]	@ (8003cd8 <ControlTask+0x248>)
 8003aba:	f7fd fd95 	bl	80015e8 <PWM_InitCompensation>
        control_initialized = 1;
 8003abe:	4b84      	ldr	r3, [pc, #528]	@ (8003cd0 <ControlTask+0x240>)
 8003ac0:	2201      	movs	r2, #1
 8003ac2:	701a      	strb	r2, [r3, #0]

        // Mensaje de inicio SIN bloqueo
        HAL_UART_Transmit(&huart1, (uint8_t*)"[CONTROL] Inicializado\r\n", 24, 100);
 8003ac4:	2364      	movs	r3, #100	@ 0x64
 8003ac6:	2218      	movs	r2, #24
 8003ac8:	4984      	ldr	r1, [pc, #528]	@ (8003cdc <ControlTask+0x24c>)
 8003aca:	4885      	ldr	r0, [pc, #532]	@ (8003ce0 <ControlTask+0x250>)
 8003acc:	f005 ff12 	bl	80098f4 <HAL_UART_Transmit>
    GPS_Data_t gps_data;
    ControlCommand_t cmd;
    osStatus_t status;

    // Variables de trabajo para el control
	float vx_cmd = 0.0f;
 8003ad0:	f04f 0300 	mov.w	r3, #0
 8003ad4:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
	float wz_cmd = 0.0f;
 8003ad8:	f04f 0300 	mov.w	r3, #0
 8003adc:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190

    // ===== BUCLE PRINCIPAL =====
    for(;;)
    {
    	 // 1. Leer GPS actual
		status = osMessageQueueGet(gpsDataQueueHandle, &gps_data, NULL, 10);
 8003ae0:	4b80      	ldr	r3, [pc, #512]	@ (8003ce4 <ControlTask+0x254>)
 8003ae2:	6818      	ldr	r0, [r3, #0]
 8003ae4:	f107 01cc 	add.w	r1, r7, #204	@ 0xcc
 8003ae8:	230a      	movs	r3, #10
 8003aea:	2200      	movs	r2, #0
 8003aec:	f007 fcea 	bl	800b4c4 <osMessageQueueGet>
 8003af0:	f8c7 018c 	str.w	r0, [r7, #396]	@ 0x18c
		if (status != osOK) continue;
 8003af4:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	f040 80e4 	bne.w	8003cc6 <ControlTask+0x236>

		// Intentar leer un comando de la cola de Taquito (no bloqueante, timeout 0)
		status = osMessageQueueGet(controlDataQueueHandle, &cmd, NULL, 0);
 8003afe:	4b7a      	ldr	r3, [pc, #488]	@ (8003ce8 <ControlTask+0x258>)
 8003b00:	6818      	ldr	r0, [r3, #0]
 8003b02:	f107 01ac 	add.w	r1, r7, #172	@ 0xac
 8003b06:	2300      	movs	r3, #0
 8003b08:	2200      	movs	r2, #0
 8003b0a:	f007 fcdb 	bl	800b4c4 <osMessageQueueGet>
 8003b0e:	f8c7 018c 	str.w	r0, [r7, #396]	@ 0x18c
		if (status != osOK) continue;
 8003b12:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	f040 80d7 	bne.w	8003cca <ControlTask+0x23a>

		// 2. Convertir GPS a coordenadas locales (usar gpsACartesiano)
		P_Cartesiano pos_actual = gpsACartesiano(estacionTerrena, &gps_data);
 8003b1c:	4b73      	ldr	r3, [pc, #460]	@ (8003cec <ControlTask+0x25c>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f107 02cc 	add.w	r2, r7, #204	@ 0xcc
 8003b24:	4611      	mov	r1, r2
 8003b26:	4618      	mov	r0, r3
 8003b28:	f7fe f8aa 	bl	8001c80 <gpsACartesiano>
 8003b2c:	eeb0 7a40 	vmov.f32	s14, s0
 8003b30:	eef0 7a60 	vmov.f32	s15, s1
 8003b34:	ed87 7a29 	vstr	s14, [r7, #164]	@ 0xa4
 8003b38:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8

		// 3. Obtener orientacin (temporalmente de GPS course)
		float theta_actual = deg2rad(gps_data.course);
 8003b3c:	edd7 7a3c 	vldr	s15, [r7, #240]	@ 0xf0
 8003b40:	eeb0 0a67 	vmov.f32	s0, s15
 8003b44:	f7fe f87c 	bl	8001c40 <deg2rad>
 8003b48:	ed87 0a62 	vstr	s0, [r7, #392]	@ 0x188
        sim_y += pose_controller.vx_cmd * sinf(sim_theta) * POSE_CONTROL_DT;
        sim_theta += pose_controller.wz_cmd * POSE_CONTROL_DT;
        sim_theta = normalize_angle(sim_theta); */

        // ----- ACTUALIZAR CONTROLADOR -----
        PoseController_Update(&pose_controller, sim_x, sim_y, sim_theta);
 8003b4c:	4b68      	ldr	r3, [pc, #416]	@ (8003cf0 <ControlTask+0x260>)
 8003b4e:	edd3 7a00 	vldr	s15, [r3]
 8003b52:	4b68      	ldr	r3, [pc, #416]	@ (8003cf4 <ControlTask+0x264>)
 8003b54:	ed93 7a00 	vldr	s14, [r3]
 8003b58:	4b67      	ldr	r3, [pc, #412]	@ (8003cf8 <ControlTask+0x268>)
 8003b5a:	edd3 6a00 	vldr	s13, [r3]
 8003b5e:	eeb0 1a66 	vmov.f32	s2, s13
 8003b62:	eef0 0a47 	vmov.f32	s1, s14
 8003b66:	eeb0 0a67 	vmov.f32	s0, s15
 8003b6a:	485a      	ldr	r0, [pc, #360]	@ (8003cd4 <ControlTask+0x244>)
 8003b6c:	f7fd fdcc 	bl	8001708 <PoseController_Update>

        // ----- VERIFICAR SI LLEGAMOS -----
        if (pose_controller.target_reached) {
 8003b70:	4b58      	ldr	r3, [pc, #352]	@ (8003cd4 <ControlTask+0x244>)
 8003b72:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d02c      	beq.n	8003bd4 <ControlTask+0x144>
            PWM_Commands_t stop_cmd = {0, 0, 0, 0};
 8003b7a:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8003b7e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003b82:	2200      	movs	r2, #0
 8003b84:	601a      	str	r2, [r3, #0]
 8003b86:	809a      	strh	r2, [r3, #4]
            Rover_SetPWM_Differential(&Rover, stop_cmd);
 8003b88:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8003b8c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003b90:	e893 0006 	ldmia.w	r3, {r1, r2}
 8003b94:	4859      	ldr	r0, [pc, #356]	@ (8003cfc <ControlTask+0x26c>)
 8003b96:	f7ff fc67 	bl	8003468 <Rover_SetPWM_Differential>

            HAL_UART_Transmit(&huart1, (uint8_t*)"[CONTROL] Target alcanzado!\r\n", 30, 100);
 8003b9a:	2364      	movs	r3, #100	@ 0x64
 8003b9c:	221e      	movs	r2, #30
 8003b9e:	4958      	ldr	r1, [pc, #352]	@ (8003d00 <ControlTask+0x270>)
 8003ba0:	484f      	ldr	r0, [pc, #316]	@ (8003ce0 <ControlTask+0x250>)
 8003ba2:	f005 fea7 	bl	80098f4 <HAL_UART_Transmit>

            // Resetear posicin simulada para nueva prueba
            sim_x = 0.0f;
 8003ba6:	4b52      	ldr	r3, [pc, #328]	@ (8003cf0 <ControlTask+0x260>)
 8003ba8:	f04f 0200 	mov.w	r2, #0
 8003bac:	601a      	str	r2, [r3, #0]
            sim_y = 0.0f;
 8003bae:	4b51      	ldr	r3, [pc, #324]	@ (8003cf4 <ControlTask+0x264>)
 8003bb0:	f04f 0200 	mov.w	r2, #0
 8003bb4:	601a      	str	r2, [r3, #0]
            sim_theta = 0.0f;
 8003bb6:	4b50      	ldr	r3, [pc, #320]	@ (8003cf8 <ControlTask+0x268>)
 8003bb8:	f04f 0200 	mov.w	r2, #0
 8003bbc:	601a      	str	r2, [r3, #0]

            // Resetear controlador
            PoseController_Reset(&pose_controller);
 8003bbe:	4845      	ldr	r0, [pc, #276]	@ (8003cd4 <ControlTask+0x244>)
 8003bc0:	f7fd feb8 	bl	8001934 <PoseController_Reset>

            target_set = 0;
 8003bc4:	4b4f      	ldr	r3, [pc, #316]	@ (8003d04 <ControlTask+0x274>)
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	701a      	strb	r2, [r3, #0]
            osDelay(2000);
 8003bca:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8003bce:	f007 fa6b 	bl	800b0a8 <osDelay>
            continue;
 8003bd2:	e07b      	b.n	8003ccc <ControlTask+0x23c>
        }

        // ----- CINEMTICA Y PWM -----
        WheelVelocities_t wheel_velocities = Kinematics_Inverse(
 8003bd4:	4b3f      	ldr	r3, [pc, #252]	@ (8003cd4 <ControlTask+0x244>)
 8003bd6:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8003bda:	4b3e      	ldr	r3, [pc, #248]	@ (8003cd4 <ControlTask+0x244>)
 8003bdc:	ed93 7a17 	vldr	s14, [r3, #92]	@ 0x5c
 8003be0:	eef0 0a47 	vmov.f32	s1, s14
 8003be4:	eeb0 0a67 	vmov.f32	s0, s15
 8003be8:	f7fd fa22 	bl	8001030 <Kinematics_Inverse>
 8003bec:	eeb0 7a40 	vmov.f32	s14, s0
 8003bf0:	eef0 7a60 	vmov.f32	s15, s1
 8003bf4:	ed87 7a27 	vstr	s14, [r7, #156]	@ 0x9c
 8003bf8:	edc7 7a28 	vstr	s15, [r7, #160]	@ 0xa0
            pose_controller.vx_cmd,
            pose_controller.wz_cmd
        );

        PWM_Commands_t pwm_commands = PWM_FromWheelVelocities(
 8003bfc:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8003c00:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003c04:	ed97 7a27 	vldr	s14, [r7, #156]	@ 0x9c
 8003c08:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 8003c0c:	4932      	ldr	r1, [pc, #200]	@ (8003cd8 <ControlTask+0x248>)
 8003c0e:	eeb0 0a47 	vmov.f32	s0, s14
 8003c12:	eef0 0a67 	vmov.f32	s1, s15
 8003c16:	4618      	mov	r0, r3
 8003c18:	f7fd fadc 	bl	80011d4 <PWM_FromWheelVelocities>
            wheel_velocities,
            &pwm_compensation
        );

        Rover_SetPWM_Differential(&Rover, pwm_commands);
 8003c1c:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8003c20:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003c24:	e893 0006 	ldmia.w	r3, {r1, r2}
 8003c28:	4834      	ldr	r0, [pc, #208]	@ (8003cfc <ControlTask+0x26c>)
 8003c2a:	f7ff fc1d 	bl	8003468 <Rover_SetPWM_Differential>

        // ----- TELEMETRA REDUCIDA (cada 2 segundos) -----
        telemetry_counter++;
 8003c2e:	4b36      	ldr	r3, [pc, #216]	@ (8003d08 <ControlTask+0x278>)
 8003c30:	881b      	ldrh	r3, [r3, #0]
 8003c32:	3301      	adds	r3, #1
 8003c34:	b29a      	uxth	r2, r3
 8003c36:	4b34      	ldr	r3, [pc, #208]	@ (8003d08 <ControlTask+0x278>)
 8003c38:	801a      	strh	r2, [r3, #0]
        if (telemetry_counter >= 40) {  // 40 * 50ms = 2 segundos
 8003c3a:	4b33      	ldr	r3, [pc, #204]	@ (8003d08 <ControlTask+0x278>)
 8003c3c:	881b      	ldrh	r3, [r3, #0]
 8003c3e:	2b27      	cmp	r3, #39	@ 0x27
 8003c40:	d93d      	bls.n	8003cbe <ControlTask+0x22e>
            telemetry_counter = 0;
 8003c42:	4b31      	ldr	r3, [pc, #196]	@ (8003d08 <ControlTask+0x278>)
 8003c44:	2200      	movs	r2, #0
 8003c46:	801a      	strh	r2, [r3, #0]

            // Telemetra compacta
            char telem[128];
            snprintf(telem, sizeof(telem),
 8003c48:	4b29      	ldr	r3, [pc, #164]	@ (8003cf0 <ControlTask+0x260>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	f7fc fc83 	bl	8000558 <__aeabi_f2d>
 8003c52:	4604      	mov	r4, r0
 8003c54:	460d      	mov	r5, r1
 8003c56:	4b27      	ldr	r3, [pc, #156]	@ (8003cf4 <ControlTask+0x264>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	f7fc fc7c 	bl	8000558 <__aeabi_f2d>
 8003c60:	4680      	mov	r8, r0
 8003c62:	4689      	mov	r9, r1
                    "Pos:(%.2f,%.2f) Dist:%.2fm PWM:(%u,%u)\r\n",
                    sim_x, sim_y,
                    pose_controller.distance_to_target,
 8003c64:	4b1b      	ldr	r3, [pc, #108]	@ (8003cd4 <ControlTask+0x244>)
 8003c66:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
            snprintf(telem, sizeof(telem),
 8003c68:	4618      	mov	r0, r3
 8003c6a:	f7fc fc75 	bl	8000558 <__aeabi_f2d>
 8003c6e:	4602      	mov	r2, r0
 8003c70:	460b      	mov	r3, r1
                    pwm_commands.pwm_right, pwm_commands.pwm_left);
 8003c72:	f507 71cc 	add.w	r1, r7, #408	@ 0x198
 8003c76:	f5a1 7182 	sub.w	r1, r1, #260	@ 0x104
 8003c7a:	8809      	ldrh	r1, [r1, #0]
            snprintf(telem, sizeof(telem),
 8003c7c:	460e      	mov	r6, r1
                    pwm_commands.pwm_right, pwm_commands.pwm_left);
 8003c7e:	f507 71cc 	add.w	r1, r7, #408	@ 0x198
 8003c82:	f5a1 7182 	sub.w	r1, r1, #260	@ 0x104
 8003c86:	8849      	ldrh	r1, [r1, #2]
            snprintf(telem, sizeof(telem),
 8003c88:	f107 000c 	add.w	r0, r7, #12
 8003c8c:	9107      	str	r1, [sp, #28]
 8003c8e:	9606      	str	r6, [sp, #24]
 8003c90:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003c94:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8003c98:	e9cd 4500 	strd	r4, r5, [sp]
 8003c9c:	4a1b      	ldr	r2, [pc, #108]	@ (8003d0c <ControlTask+0x27c>)
 8003c9e:	2180      	movs	r1, #128	@ 0x80
 8003ca0:	f00c fbdc 	bl	801045c <sniprintf>

            HAL_UART_Transmit(&huart1, (uint8_t*)telem, strlen(telem), 100);
 8003ca4:	f107 030c 	add.w	r3, r7, #12
 8003ca8:	4618      	mov	r0, r3
 8003caa:	f7fc fae9 	bl	8000280 <strlen>
 8003cae:	4603      	mov	r3, r0
 8003cb0:	b29a      	uxth	r2, r3
 8003cb2:	f107 010c 	add.w	r1, r7, #12
 8003cb6:	2364      	movs	r3, #100	@ 0x64
 8003cb8:	4809      	ldr	r0, [pc, #36]	@ (8003ce0 <ControlTask+0x250>)
 8003cba:	f005 fe1b 	bl	80098f4 <HAL_UART_Transmit>
        }

        osDelay(50);  // 20Hz
 8003cbe:	2032      	movs	r0, #50	@ 0x32
 8003cc0:	f007 f9f2 	bl	800b0a8 <osDelay>
 8003cc4:	e70c      	b.n	8003ae0 <ControlTask+0x50>
		if (status != osOK) continue;
 8003cc6:	bf00      	nop
 8003cc8:	e70a      	b.n	8003ae0 <ControlTask+0x50>
		if (status != osOK) continue;
 8003cca:	bf00      	nop
    {
 8003ccc:	e708      	b.n	8003ae0 <ControlTask+0x50>
 8003cce:	bf00      	nop
 8003cd0:	200008bc 	.word	0x200008bc
 8003cd4:	2000083c 	.word	0x2000083c
 8003cd8:	200008ac 	.word	0x200008ac
 8003cdc:	08014800 	.word	0x08014800
 8003ce0:	20000ac8 	.word	0x20000ac8
 8003ce4:	200008dc 	.word	0x200008dc
 8003ce8:	200008e0 	.word	0x200008e0
 8003cec:	20000000 	.word	0x20000000
 8003cf0:	200008f4 	.word	0x200008f4
 8003cf4:	200008f8 	.word	0x200008f8
 8003cf8:	200008fc 	.word	0x200008fc
 8003cfc:	20000958 	.word	0x20000958
 8003d00:	0801481c 	.word	0x0801481c
 8003d04:	20000900 	.word	0x20000900
 8003d08:	20000902 	.word	0x20000902
 8003d0c:	0801483c 	.word	0x0801483c

08003d10 <UltrasonidoTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_UltrasonidoTask */
void UltrasonidoTask(void *argument)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b088      	sub	sp, #32
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
	for(;;)
	{
		// 1. Llama a la funcin de lectura.
		// Esta funcin bloquear la tarea (espera el semforo)
		// hasta que la interrupcin del timer reciba el eco.
		HAL_StatusTypeDef status = HCSR04_ReadDistance(&data_ultrasonico);
 8003d18:	f107 0308 	add.w	r3, r7, #8
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	f7fe ffbf 	bl	8002ca0 <HCSR04_ReadDistance>
 8003d22:	4603      	mov	r3, r0
 8003d24:	77fb      	strb	r3, [r7, #31]
		// 2. Comprobar si la lectura fue exitosa
		if (status == HAL_OK)
 8003d26:	7ffb      	ldrb	r3, [r7, #31]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d104      	bne.n	8003d36 <UltrasonidoTask+0x26>
		{
			// 3. Imprimir el dato usando la funcin de Serial.c
			// Esta funcin ya comprueba si data.is_valid
			Serial_PrintHCSR04Data(&data_ultrasonico);
 8003d2c:	f107 0308 	add.w	r3, r7, #8
 8003d30:	4618      	mov	r0, r3
 8003d32:	f7ff fae5 	bl	8003300 <Serial_PrintHCSR04Data>
			// 4. (Opcional) Imprimir si hubo un error (timeout)
			//Serial_PrintString("[Ultrasonico] Error: Timeout (eco no recibido)\r\n");
		}
		// 5. Esperar antes de la prxima medicin
		// No medir demasiado rpido para evitar ecos fantasmas.
		osDelay(200); // 5 lecturas por segundo es ms que suficiente.
 8003d36:	20c8      	movs	r0, #200	@ 0xc8
 8003d38:	f007 f9b6 	bl	800b0a8 <osDelay>
	{
 8003d3c:	e7ec      	b.n	8003d18 <UltrasonidoTask+0x8>
	...

08003d40 <GPSTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_GPSTask */
void GPSTask(void *argument)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b0b2      	sub	sp, #200	@ 0xc8
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
	GPS_Data_t local_gps_data;

	/* Infinite loop */
	for(;;)
	{
		GPS_ProcessData();
 8003d48:	f7fe f868 	bl	8001e1c <GPS_ProcessData>
		if (gps_data_ready) {
 8003d4c:	4b10      	ldr	r3, [pc, #64]	@ (8003d90 <GPSTask+0x50>)
 8003d4e:	781b      	ldrb	r3, [r3, #0]
 8003d50:	b2db      	uxtb	r3, r3
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d017      	beq.n	8003d86 <GPSTask+0x46>
			// Copiar datos globales a local
			memcpy(&local_gps_data, &g_gps_data, sizeof(GPS_Data_t));
 8003d56:	4a0f      	ldr	r2, [pc, #60]	@ (8003d94 <GPSTask+0x54>)
 8003d58:	f107 030c 	add.w	r3, r7, #12
 8003d5c:	4611      	mov	r1, r2
 8003d5e:	22bc      	movs	r2, #188	@ 0xbc
 8003d60:	4618      	mov	r0, r3
 8003d62:	f00c fe26 	bl	80109b2 <memcpy>

			// Enviar a cola para otras tareas
			osMessageQueuePut(gpsDataQueueHandle, &local_gps_data, 0, 0);
 8003d66:	4b0c      	ldr	r3, [pc, #48]	@ (8003d98 <GPSTask+0x58>)
 8003d68:	6818      	ldr	r0, [r3, #0]
 8003d6a:	f107 010c 	add.w	r1, r7, #12
 8003d6e:	2300      	movs	r3, #0
 8003d70:	2200      	movs	r2, #0
 8003d72:	f007 fb47 	bl	800b404 <osMessageQueuePut>

			// Imprimir para debug
			GPS_PrintData(&local_gps_data);
 8003d76:	f107 030c 	add.w	r3, r7, #12
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	f7fe fbde 	bl	800253c <GPS_PrintData>

			// Limpiar bandera
			gps_data_ready = 0;
 8003d80:	4b03      	ldr	r3, [pc, #12]	@ (8003d90 <GPSTask+0x50>)
 8003d82:	2200      	movs	r2, #0
 8003d84:	701a      	strb	r2, [r3, #0]
		}
		osDelay(100);
 8003d86:	2064      	movs	r0, #100	@ 0x64
 8003d88:	f007 f98e 	bl	800b0a8 <osDelay>
		GPS_ProcessData();
 8003d8c:	e7dc      	b.n	8003d48 <GPSTask+0x8>
 8003d8e:	bf00      	nop
 8003d90:	200005f8 	.word	0x200005f8
 8003d94:	2000053c 	.word	0x2000053c
 8003d98:	200008dc 	.word	0x200008dc

08003d9c <TransmisionTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_TransmisionTask */
void TransmisionTask(void *argument)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b082      	sub	sp, #8
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN TransmisionTask */
	/* Infinite loop */
	for(;;)
	{
		osDelay(1);
 8003da4:	2001      	movs	r0, #1
 8003da6:	f007 f97f 	bl	800b0a8 <osDelay>
 8003daa:	e7fb      	b.n	8003da4 <TransmisionTask+0x8>

08003dac <SensoresTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_SensoresTask */
void SensoresTask(void *argument)
{
 8003dac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003db0:	f5ad 7d2b 	sub.w	sp, sp, #684	@ 0x2ac
 8003db4:	af0e      	add	r7, sp, #56	@ 0x38
 8003db6:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8003dba:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8003dbe:	6018      	str	r0, [r3, #0]
	/* USER CODE BEGIN SensoresTask */
	Sensors_I2C_Handle_t hsensors = {0};
 8003dc0:	f507 730f 	add.w	r3, r7, #572	@ 0x23c
 8003dc4:	2234      	movs	r2, #52	@ 0x34
 8003dc6:	2100      	movs	r1, #0
 8003dc8:	4618      	mov	r0, r3
 8003dca:	f00c fc77 	bl	80106bc <memset>
	LoRa_t lora_module;

	if (Sensors_I2C_Init(&hsensors, &hi2c1)==HAL_OK)
 8003dce:	f507 730f 	add.w	r3, r7, #572	@ 0x23c
 8003dd2:	494f      	ldr	r1, [pc, #316]	@ (8003f10 <SensoresTask+0x164>)
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	f7fe fccb 	bl	8002770 <Sensors_I2C_Init>
 8003dda:	4603      	mov	r3, r0
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d103      	bne.n	8003de8 <SensoresTask+0x3c>
	{
		Serial_PrintString("Sensores I2C Inicializados \n\r");
 8003de0:	484c      	ldr	r0, [pc, #304]	@ (8003f14 <SensoresTask+0x168>)
 8003de2:	f7ff facb 	bl	800337c <Serial_PrintString>
 8003de6:	e002      	b.n	8003dee <SensoresTask+0x42>
	}
	else
	{
		Serial_PrintString("No se logr inicializar los sensores \n\r");
 8003de8:	484b      	ldr	r0, [pc, #300]	@ (8003f18 <SensoresTask+0x16c>)
 8003dea:	f7ff fac7 	bl	800337c <Serial_PrintString>
	}
	LoRa_Init(&lora_module, &huart1);
 8003dee:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8003df2:	494a      	ldr	r1, [pc, #296]	@ (8003f1c <SensoresTask+0x170>)
 8003df4:	4618      	mov	r0, r3
 8003df6:	f7ff f9ab 	bl	8003150 <LoRa_Init>
	LoRa_Setup(&lora_module,
 8003dfa:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 8003dfe:	4b48      	ldr	r3, [pc, #288]	@ (8003f20 <SensoresTask+0x174>)
 8003e00:	4a48      	ldr	r2, [pc, #288]	@ (8003f24 <SensoresTask+0x178>)
 8003e02:	4949      	ldr	r1, [pc, #292]	@ (8003f28 <SensoresTask+0x17c>)
 8003e04:	f7ff f9e8 	bl	80031d8 <LoRa_Setup>

	/* Infinite loop */
	for(;;)
	{
		// 1. Leer Temperatura y Humedad
		HDC1080_Read(&hsensors);
 8003e08:	f507 730f 	add.w	r3, r7, #572	@ 0x23c
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	f7fe fe03 	bl	8002a18 <HDC1080_Read>

		// 2. Enviar datos de T/H al CCS811 para compensacin
		CCS811_WriteEnvData(&hsensors, hsensors.data.temperature, hsensors.data.humidity);
 8003e12:	edd7 7a90 	vldr	s15, [r7, #576]	@ 0x240
 8003e16:	ed97 7a91 	vldr	s14, [r7, #580]	@ 0x244
 8003e1a:	f507 730f 	add.w	r3, r7, #572	@ 0x23c
 8003e1e:	eef0 0a47 	vmov.f32	s1, s14
 8003e22:	eeb0 0a67 	vmov.f32	s0, s15
 8003e26:	4618      	mov	r0, r3
 8003e28:	f7fe fea0 	bl	8002b6c <CCS811_WriteEnvData>

		// 3. Leer Calidad de Aire (ahora compensada)
		CCS811_Read(&hsensors);
 8003e2c:	f507 730f 	add.w	r3, r7, #572	@ 0x23c
 8003e30:	4618      	mov	r0, r3
 8003e32:	f7fe fd10 	bl	8002856 <CCS811_Read>

		// 4. Leer el resto de sensores
		MPU6050_Read(&hsensors);
 8003e36:	f507 730f 	add.w	r3, r7, #572	@ 0x23c
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	f7fe fd5a 	bl	80028f4 <MPU6050_Read>
		LTR390_Read(&hsensors);
 8003e40:	f507 730f 	add.w	r3, r7, #572	@ 0x23c
 8003e44:	4618      	mov	r0, r3
 8003e46:	f7fe fe53 	bl	8002af0 <LTR390_Read>
		char msg[128];

		// ----- MODIFICACIN DEL SNPRINTF -----
		snprintf(msg, sizeof(msg),
				"%.1f,%.1f,%u,%u,%.2f,%.2f,%.2f,%.1f",
				hsensors.data.temperature,
 8003e4a:	f8d7 3240 	ldr.w	r3, [r7, #576]	@ 0x240
		snprintf(msg, sizeof(msg),
 8003e4e:	4618      	mov	r0, r3
 8003e50:	f7fc fb82 	bl	8000558 <__aeabi_f2d>
 8003e54:	4680      	mov	r8, r0
 8003e56:	4689      	mov	r9, r1
				hsensors.data.humidity,
 8003e58:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
		snprintf(msg, sizeof(msg),
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	f7fc fb7b 	bl	8000558 <__aeabi_f2d>
 8003e62:	4682      	mov	sl, r0
 8003e64:	468b      	mov	fp, r1
				hsensors.data.eco2,
 8003e66:	f8b7 3248 	ldrh.w	r3, [r7, #584]	@ 0x248
		snprintf(msg, sizeof(msg),
 8003e6a:	461e      	mov	r6, r3
				hsensors.data.tvoc,
 8003e6c:	f8b7 324a 	ldrh.w	r3, [r7, #586]	@ 0x24a
		snprintf(msg, sizeof(msg),
 8003e70:	613b      	str	r3, [r7, #16]
				hsensors.data.accel[0],
 8003e72:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
		snprintf(msg, sizeof(msg),
 8003e76:	4618      	mov	r0, r3
 8003e78:	f7fc fb6e 	bl	8000558 <__aeabi_f2d>
 8003e7c:	e9c7 0102 	strd	r0, r1, [r7, #8]
				hsensors.data.accel[1],
 8003e80:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
		snprintf(msg, sizeof(msg),
 8003e84:	4618      	mov	r0, r3
 8003e86:	f7fc fb67 	bl	8000558 <__aeabi_f2d>
 8003e8a:	e9c7 0100 	strd	r0, r1, [r7]
				hsensors.data.accel[2],
 8003e8e:	f8d7 3254 	ldr.w	r3, [r7, #596]	@ 0x254
		snprintf(msg, sizeof(msg),
 8003e92:	4618      	mov	r0, r3
 8003e94:	f7fc fb60 	bl	8000558 <__aeabi_f2d>
 8003e98:	4604      	mov	r4, r0
 8003e9a:	460d      	mov	r5, r1
				hsensors.data.light); // Volvemos a imprimir el valor float
 8003e9c:	f8d7 3264 	ldr.w	r3, [r7, #612]	@ 0x264
		snprintf(msg, sizeof(msg),
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	f7fc fb59 	bl	8000558 <__aeabi_f2d>
 8003ea6:	f107 0318 	add.w	r3, r7, #24
 8003eaa:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8003eae:	e9cd 450a 	strd	r4, r5, [sp, #40]	@ 0x28
 8003eb2:	ed97 7b00 	vldr	d7, [r7]
 8003eb6:	ed8d 7b08 	vstr	d7, [sp, #32]
 8003eba:	ed97 7b02 	vldr	d7, [r7, #8]
 8003ebe:	ed8d 7b06 	vstr	d7, [sp, #24]
 8003ec2:	693a      	ldr	r2, [r7, #16]
 8003ec4:	9205      	str	r2, [sp, #20]
 8003ec6:	9604      	str	r6, [sp, #16]
 8003ec8:	e9cd ab02 	strd	sl, fp, [sp, #8]
 8003ecc:	e9cd 8900 	strd	r8, r9, [sp]
 8003ed0:	4a16      	ldr	r2, [pc, #88]	@ (8003f2c <SensoresTask+0x180>)
 8003ed2:	2180      	movs	r1, #128	@ 0x80
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	f00c fac1 	bl	801045c <sniprintf>

		char cmd[160];
		snprintf(cmd, sizeof(cmd), "AT+SEND=0,%d,%s\r\n", (int)strlen(msg), msg);
 8003eda:	f107 0318 	add.w	r3, r7, #24
 8003ede:	4618      	mov	r0, r3
 8003ee0:	f7fc f9ce 	bl	8000280 <strlen>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	461a      	mov	r2, r3
 8003ee8:	f107 0098 	add.w	r0, r7, #152	@ 0x98
 8003eec:	f107 0318 	add.w	r3, r7, #24
 8003ef0:	9300      	str	r3, [sp, #0]
 8003ef2:	4613      	mov	r3, r2
 8003ef4:	4a0e      	ldr	r2, [pc, #56]	@ (8003f30 <SensoresTask+0x184>)
 8003ef6:	21a0      	movs	r1, #160	@ 0xa0
 8003ef8:	f00c fab0 	bl	801045c <sniprintf>
		Serial_PrintString(cmd);
 8003efc:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8003f00:	4618      	mov	r0, r3
 8003f02:	f7ff fa3b 	bl	800337c <Serial_PrintString>
		osDelay(200);
 8003f06:	20c8      	movs	r0, #200	@ 0xc8
 8003f08:	f007 f8ce 	bl	800b0a8 <osDelay>
	{
 8003f0c:	bf00      	nop
 8003f0e:	e77b      	b.n	8003e08 <SensoresTask+0x5c>
 8003f10:	20000904 	.word	0x20000904
 8003f14:	08014868 	.word	0x08014868
 8003f18:	08014888 	.word	0x08014888
 8003f1c:	20000ac8 	.word	0x20000ac8
 8003f20:	080148b4 	.word	0x080148b4
 8003f24:	080148c0 	.word	0x080148c0
 8003f28:	080148c4 	.word	0x080148c4
 8003f2c:	080148c8 	.word	0x080148c8
 8003f30:	080148ec 	.word	0x080148ec

08003f34 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b088      	sub	sp, #32
 8003f38:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f3a:	f107 030c 	add.w	r3, r7, #12
 8003f3e:	2200      	movs	r2, #0
 8003f40:	601a      	str	r2, [r3, #0]
 8003f42:	605a      	str	r2, [r3, #4]
 8003f44:	609a      	str	r2, [r3, #8]
 8003f46:	60da      	str	r2, [r3, #12]
 8003f48:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	60bb      	str	r3, [r7, #8]
 8003f4e:	4b18      	ldr	r3, [pc, #96]	@ (8003fb0 <MX_GPIO_Init+0x7c>)
 8003f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f52:	4a17      	ldr	r2, [pc, #92]	@ (8003fb0 <MX_GPIO_Init+0x7c>)
 8003f54:	f043 0301 	orr.w	r3, r3, #1
 8003f58:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f5a:	4b15      	ldr	r3, [pc, #84]	@ (8003fb0 <MX_GPIO_Init+0x7c>)
 8003f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f5e:	f003 0301 	and.w	r3, r3, #1
 8003f62:	60bb      	str	r3, [r7, #8]
 8003f64:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f66:	2300      	movs	r3, #0
 8003f68:	607b      	str	r3, [r7, #4]
 8003f6a:	4b11      	ldr	r3, [pc, #68]	@ (8003fb0 <MX_GPIO_Init+0x7c>)
 8003f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f6e:	4a10      	ldr	r2, [pc, #64]	@ (8003fb0 <MX_GPIO_Init+0x7c>)
 8003f70:	f043 0302 	orr.w	r3, r3, #2
 8003f74:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f76:	4b0e      	ldr	r3, [pc, #56]	@ (8003fb0 <MX_GPIO_Init+0x7c>)
 8003f78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f7a:	f003 0302 	and.w	r3, r3, #2
 8003f7e:	607b      	str	r3, [r7, #4]
 8003f80:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TRIGGER_GPIO_Port, TRIGGER_Pin, GPIO_PIN_RESET);
 8003f82:	2200      	movs	r2, #0
 8003f84:	2140      	movs	r1, #64	@ 0x40
 8003f86:	480b      	ldr	r0, [pc, #44]	@ (8003fb4 <MX_GPIO_Init+0x80>)
 8003f88:	f001 fea8 	bl	8005cdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : TRIGGER_Pin */
  GPIO_InitStruct.Pin = TRIGGER_Pin;
 8003f8c:	2340      	movs	r3, #64	@ 0x40
 8003f8e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f90:	2301      	movs	r3, #1
 8003f92:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f94:	2300      	movs	r3, #0
 8003f96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f98:	2300      	movs	r3, #0
 8003f9a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(TRIGGER_GPIO_Port, &GPIO_InitStruct);
 8003f9c:	f107 030c 	add.w	r3, r7, #12
 8003fa0:	4619      	mov	r1, r3
 8003fa2:	4804      	ldr	r0, [pc, #16]	@ (8003fb4 <MX_GPIO_Init+0x80>)
 8003fa4:	f001 fd16 	bl	80059d4 <HAL_GPIO_Init>

}
 8003fa8:	bf00      	nop
 8003faa:	3720      	adds	r7, #32
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bd80      	pop	{r7, pc}
 8003fb0:	40023800 	.word	0x40023800
 8003fb4:	40020000 	.word	0x40020000

08003fb8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003fbc:	4b12      	ldr	r3, [pc, #72]	@ (8004008 <MX_I2C1_Init+0x50>)
 8003fbe:	4a13      	ldr	r2, [pc, #76]	@ (800400c <MX_I2C1_Init+0x54>)
 8003fc0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8003fc2:	4b11      	ldr	r3, [pc, #68]	@ (8004008 <MX_I2C1_Init+0x50>)
 8003fc4:	4a12      	ldr	r2, [pc, #72]	@ (8004010 <MX_I2C1_Init+0x58>)
 8003fc6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003fc8:	4b0f      	ldr	r3, [pc, #60]	@ (8004008 <MX_I2C1_Init+0x50>)
 8003fca:	2200      	movs	r2, #0
 8003fcc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003fce:	4b0e      	ldr	r3, [pc, #56]	@ (8004008 <MX_I2C1_Init+0x50>)
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003fd4:	4b0c      	ldr	r3, [pc, #48]	@ (8004008 <MX_I2C1_Init+0x50>)
 8003fd6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003fda:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003fdc:	4b0a      	ldr	r3, [pc, #40]	@ (8004008 <MX_I2C1_Init+0x50>)
 8003fde:	2200      	movs	r2, #0
 8003fe0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003fe2:	4b09      	ldr	r3, [pc, #36]	@ (8004008 <MX_I2C1_Init+0x50>)
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003fe8:	4b07      	ldr	r3, [pc, #28]	@ (8004008 <MX_I2C1_Init+0x50>)
 8003fea:	2200      	movs	r2, #0
 8003fec:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003fee:	4b06      	ldr	r3, [pc, #24]	@ (8004008 <MX_I2C1_Init+0x50>)
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003ff4:	4804      	ldr	r0, [pc, #16]	@ (8004008 <MX_I2C1_Init+0x50>)
 8003ff6:	f001 fe8b 	bl	8005d10 <HAL_I2C_Init>
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d001      	beq.n	8004004 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8004000:	f000 f9a8 	bl	8004354 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004004:	bf00      	nop
 8004006:	bd80      	pop	{r7, pc}
 8004008:	20000904 	.word	0x20000904
 800400c:	40005400 	.word	0x40005400
 8004010:	000186a0 	.word	0x000186a0

08004014 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b08a      	sub	sp, #40	@ 0x28
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800401c:	f107 0314 	add.w	r3, r7, #20
 8004020:	2200      	movs	r2, #0
 8004022:	601a      	str	r2, [r3, #0]
 8004024:	605a      	str	r2, [r3, #4]
 8004026:	609a      	str	r2, [r3, #8]
 8004028:	60da      	str	r2, [r3, #12]
 800402a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4a19      	ldr	r2, [pc, #100]	@ (8004098 <HAL_I2C_MspInit+0x84>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d12b      	bne.n	800408e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004036:	2300      	movs	r3, #0
 8004038:	613b      	str	r3, [r7, #16]
 800403a:	4b18      	ldr	r3, [pc, #96]	@ (800409c <HAL_I2C_MspInit+0x88>)
 800403c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800403e:	4a17      	ldr	r2, [pc, #92]	@ (800409c <HAL_I2C_MspInit+0x88>)
 8004040:	f043 0302 	orr.w	r3, r3, #2
 8004044:	6313      	str	r3, [r2, #48]	@ 0x30
 8004046:	4b15      	ldr	r3, [pc, #84]	@ (800409c <HAL_I2C_MspInit+0x88>)
 8004048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800404a:	f003 0302 	and.w	r3, r3, #2
 800404e:	613b      	str	r3, [r7, #16]
 8004050:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004052:	23c0      	movs	r3, #192	@ 0xc0
 8004054:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004056:	2312      	movs	r3, #18
 8004058:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800405a:	2300      	movs	r3, #0
 800405c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800405e:	2303      	movs	r3, #3
 8004060:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004062:	2304      	movs	r3, #4
 8004064:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004066:	f107 0314 	add.w	r3, r7, #20
 800406a:	4619      	mov	r1, r3
 800406c:	480c      	ldr	r0, [pc, #48]	@ (80040a0 <HAL_I2C_MspInit+0x8c>)
 800406e:	f001 fcb1 	bl	80059d4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004072:	2300      	movs	r3, #0
 8004074:	60fb      	str	r3, [r7, #12]
 8004076:	4b09      	ldr	r3, [pc, #36]	@ (800409c <HAL_I2C_MspInit+0x88>)
 8004078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800407a:	4a08      	ldr	r2, [pc, #32]	@ (800409c <HAL_I2C_MspInit+0x88>)
 800407c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004080:	6413      	str	r3, [r2, #64]	@ 0x40
 8004082:	4b06      	ldr	r3, [pc, #24]	@ (800409c <HAL_I2C_MspInit+0x88>)
 8004084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004086:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800408a:	60fb      	str	r3, [r7, #12]
 800408c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800408e:	bf00      	nop
 8004090:	3728      	adds	r7, #40	@ 0x28
 8004092:	46bd      	mov	sp, r7
 8004094:	bd80      	pop	{r7, pc}
 8004096:	bf00      	nop
 8004098:	40005400 	.word	0x40005400
 800409c:	40023800 	.word	0x40023800
 80040a0:	40020400 	.word	0x40020400

080040a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80040a8:	4b14      	ldr	r3, [pc, #80]	@ (80040fc <main+0x58>)
 80040aa:	68db      	ldr	r3, [r3, #12]
 80040ac:	4a13      	ldr	r2, [pc, #76]	@ (80040fc <main+0x58>)
 80040ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80040b2:	60d3      	str	r3, [r2, #12]
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80040b4:	4b12      	ldr	r3, [pc, #72]	@ (8004100 <main+0x5c>)
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	4a11      	ldr	r2, [pc, #68]	@ (8004100 <main+0x5c>)
 80040ba:	f043 0301 	orr.w	r3, r3, #1
 80040be:	6013      	str	r3, [r2, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80040c0:	f000 ff62 	bl	8004f88 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80040c4:	f000 f81e 	bl	8004104 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80040c8:	f7ff ff34 	bl	8003f34 <MX_GPIO_Init>
  MX_DMA_Init();
 80040cc:	f7ff f984 	bl	80033d8 <MX_DMA_Init>
  MX_TIM1_Init();
 80040d0:	f000 fb18 	bl	8004704 <MX_TIM1_Init>
  MX_TIM3_Init();
 80040d4:	f000 fc4a 	bl	800496c <MX_TIM3_Init>
  MX_TIM2_Init();
 80040d8:	f000 fbd8 	bl	800488c <MX_TIM2_Init>
  MX_USART2_UART_Init();
 80040dc:	f000 fdec 	bl	8004cb8 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80040e0:	f000 fdc0 	bl	8004c64 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 80040e4:	f7ff ff68 	bl	8003fb8 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
	//I2C_Scanner();
	AllInit();
 80040e8:	f000 f874 	bl	80041d4 <AllInit>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 80040ec:	f006 ff00 	bl	800aef0 <osKernelInitialize>
  MX_FREERTOS_Init();
 80040f0:	f7ff fc1a 	bl	8003928 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80040f4:	f006 ff20 	bl	800af38 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 80040f8:	bf00      	nop
 80040fa:	e7fd      	b.n	80040f8 <main+0x54>
 80040fc:	e000edf0 	.word	0xe000edf0
 8004100:	e0001000 	.word	0xe0001000

08004104 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b094      	sub	sp, #80	@ 0x50
 8004108:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800410a:	f107 0320 	add.w	r3, r7, #32
 800410e:	2230      	movs	r2, #48	@ 0x30
 8004110:	2100      	movs	r1, #0
 8004112:	4618      	mov	r0, r3
 8004114:	f00c fad2 	bl	80106bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004118:	f107 030c 	add.w	r3, r7, #12
 800411c:	2200      	movs	r2, #0
 800411e:	601a      	str	r2, [r3, #0]
 8004120:	605a      	str	r2, [r3, #4]
 8004122:	609a      	str	r2, [r3, #8]
 8004124:	60da      	str	r2, [r3, #12]
 8004126:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004128:	2300      	movs	r3, #0
 800412a:	60bb      	str	r3, [r7, #8]
 800412c:	4b27      	ldr	r3, [pc, #156]	@ (80041cc <SystemClock_Config+0xc8>)
 800412e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004130:	4a26      	ldr	r2, [pc, #152]	@ (80041cc <SystemClock_Config+0xc8>)
 8004132:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004136:	6413      	str	r3, [r2, #64]	@ 0x40
 8004138:	4b24      	ldr	r3, [pc, #144]	@ (80041cc <SystemClock_Config+0xc8>)
 800413a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800413c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004140:	60bb      	str	r3, [r7, #8]
 8004142:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004144:	2300      	movs	r3, #0
 8004146:	607b      	str	r3, [r7, #4]
 8004148:	4b21      	ldr	r3, [pc, #132]	@ (80041d0 <SystemClock_Config+0xcc>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4a20      	ldr	r2, [pc, #128]	@ (80041d0 <SystemClock_Config+0xcc>)
 800414e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004152:	6013      	str	r3, [r2, #0]
 8004154:	4b1e      	ldr	r3, [pc, #120]	@ (80041d0 <SystemClock_Config+0xcc>)
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800415c:	607b      	str	r3, [r7, #4]
 800415e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004160:	2302      	movs	r3, #2
 8004162:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004164:	2301      	movs	r3, #1
 8004166:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004168:	2310      	movs	r3, #16
 800416a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800416c:	2302      	movs	r3, #2
 800416e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004170:	2300      	movs	r3, #0
 8004172:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8004174:	2308      	movs	r3, #8
 8004176:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8004178:	2364      	movs	r3, #100	@ 0x64
 800417a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800417c:	2302      	movs	r3, #2
 800417e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8004180:	2304      	movs	r3, #4
 8004182:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004184:	f107 0320 	add.w	r3, r7, #32
 8004188:	4618      	mov	r0, r3
 800418a:	f003 fa65 	bl	8007658 <HAL_RCC_OscConfig>
 800418e:	4603      	mov	r3, r0
 8004190:	2b00      	cmp	r3, #0
 8004192:	d001      	beq.n	8004198 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8004194:	f000 f8de 	bl	8004354 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004198:	230f      	movs	r3, #15
 800419a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800419c:	2302      	movs	r3, #2
 800419e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80041a0:	2300      	movs	r3, #0
 80041a2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80041a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80041a8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80041aa:	2300      	movs	r3, #0
 80041ac:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80041ae:	f107 030c 	add.w	r3, r7, #12
 80041b2:	2103      	movs	r1, #3
 80041b4:	4618      	mov	r0, r3
 80041b6:	f003 fcc7 	bl	8007b48 <HAL_RCC_ClockConfig>
 80041ba:	4603      	mov	r3, r0
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d001      	beq.n	80041c4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80041c0:	f000 f8c8 	bl	8004354 <Error_Handler>
  }
}
 80041c4:	bf00      	nop
 80041c6:	3750      	adds	r7, #80	@ 0x50
 80041c8:	46bd      	mov	sp, r7
 80041ca:	bd80      	pop	{r7, pc}
 80041cc:	40023800 	.word	0x40023800
 80041d0:	40007000 	.word	0x40007000

080041d4 <AllInit>:

/* USER CODE BEGIN 4 */

void AllInit(void){ // COLOCAR LOS QUE SON BRRRRRRRRRRR
 80041d4:	b580      	push	{r7, lr}
 80041d6:	af00      	add	r7, sp, #0

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2); // motor izquierdo adelante
 80041d8:	2104      	movs	r1, #4
 80041da:	4833      	ldr	r0, [pc, #204]	@ (80042a8 <AllInit+0xd4>)
 80041dc:	f004 f82c 	bl	8008238 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80041e0:	2108      	movs	r1, #8
 80041e2:	4831      	ldr	r0, [pc, #196]	@ (80042a8 <AllInit+0xd4>)
 80041e4:	f004 f828 	bl	8008238 <HAL_TIM_PWM_Start>

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4); // Motor derecho adelante
 80041e8:	210c      	movs	r1, #12
 80041ea:	482f      	ldr	r0, [pc, #188]	@ (80042a8 <AllInit+0xd4>)
 80041ec:	f004 f824 	bl	8008238 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80041f0:	2100      	movs	r1, #0
 80041f2:	482d      	ldr	r0, [pc, #180]	@ (80042a8 <AllInit+0xd4>)
 80041f4:	f004 f820 	bl	8008238 <HAL_TIM_PWM_Start>

	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1); // motor izquierdo atras
 80041f8:	2100      	movs	r1, #0
 80041fa:	482c      	ldr	r0, [pc, #176]	@ (80042ac <AllInit+0xd8>)
 80041fc:	f004 f81c 	bl	8008238 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8004200:	2104      	movs	r1, #4
 8004202:	482a      	ldr	r0, [pc, #168]	@ (80042ac <AllInit+0xd8>)
 8004204:	f004 f818 	bl	8008238 <HAL_TIM_PWM_Start>

	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4); // Motor derecho atras
 8004208:	210c      	movs	r1, #12
 800420a:	4828      	ldr	r0, [pc, #160]	@ (80042ac <AllInit+0xd8>)
 800420c:	f004 f814 	bl	8008238 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8004210:	2108      	movs	r1, #8
 8004212:	4826      	ldr	r0, [pc, #152]	@ (80042ac <AllInit+0xd8>)
 8004214:	f004 f810 	bl	8008238 <HAL_TIM_PWM_Start>

	// Configurar pines y timer para el motor derecho delantero
	Rover.f_right_motor.pwm_timer = &htim1;
 8004218:	4b25      	ldr	r3, [pc, #148]	@ (80042b0 <AllInit+0xdc>)
 800421a:	4a23      	ldr	r2, [pc, #140]	@ (80042a8 <AllInit+0xd4>)
 800421c:	60da      	str	r2, [r3, #12]
	Rover.f_right_motor.pwm_channel_IN1 = TIM_CHANNEL_4; // AIN1
 800421e:	4b24      	ldr	r3, [pc, #144]	@ (80042b0 <AllInit+0xdc>)
 8004220:	220c      	movs	r2, #12
 8004222:	611a      	str	r2, [r3, #16]
	Rover.f_right_motor.pwm_channel_IN2 = TIM_CHANNEL_1; // AIN2
 8004224:	4b22      	ldr	r3, [pc, #136]	@ (80042b0 <AllInit+0xdc>)
 8004226:	2200      	movs	r2, #0
 8004228:	615a      	str	r2, [r3, #20]

	// Configurar pines y timer para el motor izquierdo delantero
	Rover.f_left_motor.pwm_timer = &htim1;
 800422a:	4b21      	ldr	r3, [pc, #132]	@ (80042b0 <AllInit+0xdc>)
 800422c:	4a1e      	ldr	r2, [pc, #120]	@ (80042a8 <AllInit+0xd4>)
 800422e:	601a      	str	r2, [r3, #0]
	Rover.f_left_motor.pwm_channel_IN1 = TIM_CHANNEL_2; // BIN1
 8004230:	4b1f      	ldr	r3, [pc, #124]	@ (80042b0 <AllInit+0xdc>)
 8004232:	2204      	movs	r2, #4
 8004234:	605a      	str	r2, [r3, #4]
	Rover.f_left_motor.pwm_channel_IN2 = TIM_CHANNEL_3; // BIN2
 8004236:	4b1e      	ldr	r3, [pc, #120]	@ (80042b0 <AllInit+0xdc>)
 8004238:	2208      	movs	r2, #8
 800423a:	609a      	str	r2, [r3, #8]

	// Configurar pines y timer para el motor derecho trasero
	Rover.b_right_motor.pwm_timer = &htim3;
 800423c:	4b1c      	ldr	r3, [pc, #112]	@ (80042b0 <AllInit+0xdc>)
 800423e:	4a1b      	ldr	r2, [pc, #108]	@ (80042ac <AllInit+0xd8>)
 8004240:	625a      	str	r2, [r3, #36]	@ 0x24
	Rover.b_right_motor.pwm_channel_IN1 = TIM_CHANNEL_4; // CIN1
 8004242:	4b1b      	ldr	r3, [pc, #108]	@ (80042b0 <AllInit+0xdc>)
 8004244:	220c      	movs	r2, #12
 8004246:	629a      	str	r2, [r3, #40]	@ 0x28
	Rover.b_right_motor.pwm_channel_IN2 = TIM_CHANNEL_3; // CIN2
 8004248:	4b19      	ldr	r3, [pc, #100]	@ (80042b0 <AllInit+0xdc>)
 800424a:	2208      	movs	r2, #8
 800424c:	62da      	str	r2, [r3, #44]	@ 0x2c

	// Configurar pines y timer para el motor izquierdo trasero
	Rover.b_left_motor.pwm_timer = &htim3;
 800424e:	4b18      	ldr	r3, [pc, #96]	@ (80042b0 <AllInit+0xdc>)
 8004250:	4a16      	ldr	r2, [pc, #88]	@ (80042ac <AllInit+0xd8>)
 8004252:	619a      	str	r2, [r3, #24]
	Rover.b_left_motor.pwm_channel_IN1 = TIM_CHANNEL_1; // DIN1
 8004254:	4b16      	ldr	r3, [pc, #88]	@ (80042b0 <AllInit+0xdc>)
 8004256:	2200      	movs	r2, #0
 8004258:	61da      	str	r2, [r3, #28]
	Rover.b_left_motor.pwm_channel_IN2 = TIM_CHANNEL_2; // DIN2
 800425a:	4b15      	ldr	r3, [pc, #84]	@ (80042b0 <AllInit+0xdc>)
 800425c:	2204      	movs	r2, #4
 800425e:	621a      	str	r2, [r3, #32]


	hcsr04_frontal.htim = &htim2;
 8004260:	4b14      	ldr	r3, [pc, #80]	@ (80042b4 <AllInit+0xe0>)
 8004262:	4a15      	ldr	r2, [pc, #84]	@ (80042b8 <AllInit+0xe4>)
 8004264:	601a      	str	r2, [r3, #0]
	hcsr04_frontal.tim_channel = TIM_CHANNEL_1;
 8004266:	4b13      	ldr	r3, [pc, #76]	@ (80042b4 <AllInit+0xe0>)
 8004268:	2200      	movs	r2, #0
 800426a:	605a      	str	r2, [r3, #4]
	hcsr04_frontal.trig_port = GPIOA;          // Ajustar segn tu configuracin
 800426c:	4b11      	ldr	r3, [pc, #68]	@ (80042b4 <AllInit+0xe0>)
 800426e:	4a13      	ldr	r2, [pc, #76]	@ (80042bc <AllInit+0xe8>)
 8004270:	609a      	str	r2, [r3, #8]
	hcsr04_frontal.trig_pin = GPIO_PIN_6;     // Ajustar segn tu configuracin
 8004272:	4b10      	ldr	r3, [pc, #64]	@ (80042b4 <AllInit+0xe0>)
 8004274:	2240      	movs	r2, #64	@ 0x40
 8004276:	819a      	strh	r2, [r3, #12]
	hcsr04_frontal.timeout_ms = 100;
 8004278:	4b0e      	ldr	r3, [pc, #56]	@ (80042b4 <AllInit+0xe0>)
 800427a:	2264      	movs	r2, #100	@ 0x64
 800427c:	611a      	str	r2, [r3, #16]
	HCSR04_Init(&hcsr04_frontal);
 800427e:	480d      	ldr	r0, [pc, #52]	@ (80042b4 <AllInit+0xe0>)
 8004280:	f7fe fce2 	bl	8002c48 <HCSR04_Init>

	gps_config.huart = &huart2;  // colocar la que es aqui y arriba en la definicion externa
 8004284:	4b0e      	ldr	r3, [pc, #56]	@ (80042c0 <AllInit+0xec>)
 8004286:	4a0f      	ldr	r2, [pc, #60]	@ (80042c4 <AllInit+0xf0>)
 8004288:	601a      	str	r2, [r3, #0]
	gps_config.timeout_ms = 1000;
 800428a:	4b0d      	ldr	r3, [pc, #52]	@ (80042c0 <AllInit+0xec>)
 800428c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004290:	605a      	str	r2, [r3, #4]
	GPS_Init(&gps_config);
 8004292:	480b      	ldr	r0, [pc, #44]	@ (80042c0 <AllInit+0xec>)
 8004294:	f7fd fd76 	bl	8001d84 <GPS_Init>

	Serial_Init(&huart1);
 8004298:	480b      	ldr	r0, [pc, #44]	@ (80042c8 <AllInit+0xf4>)
 800429a:	f7ff f819 	bl	80032d0 <Serial_Init>

	init_navegacion();
 800429e:	f7fd fcb1 	bl	8001c04 <init_navegacion>
}
 80042a2:	bf00      	nop
 80042a4:	bd80      	pop	{r7, pc}
 80042a6:	bf00      	nop
 80042a8:	200009f0 	.word	0x200009f0
 80042ac:	20000a80 	.word	0x20000a80
 80042b0:	20000958 	.word	0x20000958
 80042b4:	20000990 	.word	0x20000990
 80042b8:	20000a38 	.word	0x20000a38
 80042bc:	40020000 	.word	0x40020000
 80042c0:	20000988 	.word	0x20000988
 80042c4:	20000b10 	.word	0x20000b10
 80042c8:	20000ac8 	.word	0x20000ac8

080042cc <HAL_UART_RxHalfCpltCallback>:


void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b082      	sub	sp, #8
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
	GPS_UART_RxHalfCpltCallback(huart);
 80042d4:	6878      	ldr	r0, [r7, #4]
 80042d6:	f7fe fa23 	bl	8002720 <GPS_UART_RxHalfCpltCallback>
}
 80042da:	bf00      	nop
 80042dc:	3708      	adds	r7, #8
 80042de:	46bd      	mov	sp, r7
 80042e0:	bd80      	pop	{r7, pc}

080042e2 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80042e2:	b580      	push	{r7, lr}
 80042e4:	b082      	sub	sp, #8
 80042e6:	af00      	add	r7, sp, #0
 80042e8:	6078      	str	r0, [r7, #4]
	GPS_UART_RxCpltCallback(huart);
 80042ea:	6878      	ldr	r0, [r7, #4]
 80042ec:	f7fe fa22 	bl	8002734 <GPS_UART_RxCpltCallback>
	Serial_TxComplete_Callback(huart);  // Mantener si usas Serial
 80042f0:	6878      	ldr	r0, [r7, #4]
 80042f2:	f7ff f85b 	bl	80033ac <Serial_TxComplete_Callback>
}
 80042f6:	bf00      	nop
 80042f8:	3708      	adds	r7, #8
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}

080042fe <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80042fe:	b580      	push	{r7, lr}
 8004300:	b082      	sub	sp, #8
 8004302:	af00      	add	r7, sp, #0
 8004304:	6078      	str	r0, [r7, #4]
	GPS_UART_ErrorCallback(huart);
 8004306:	6878      	ldr	r0, [r7, #4]
 8004308:	f7fe fa1e 	bl	8002748 <GPS_UART_ErrorCallback>
}
 800430c:	bf00      	nop
 800430e:	3708      	adds	r7, #8
 8004310:	46bd      	mov	sp, r7
 8004312:	bd80      	pop	{r7, pc}

08004314 <HAL_TIM_IC_CaptureCallback>:
 * @brief  Input Capture callback in non blocking mode
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b082      	sub	sp, #8
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
	// Llama a nuestro driver del sensor.
	// El driver sr04.c comprobar internamente si el htim
	// es el que le corresponde (el &htim2 que le pasamos en main.c)
	HCSR04_InputCaptureCallback(htim);
 800431c:	6878      	ldr	r0, [r7, #4]
 800431e:	f7fe fdcf 	bl	8002ec0 <HCSR04_InputCaptureCallback>
}
 8004322:	bf00      	nop
 8004324:	3708      	adds	r7, #8
 8004326:	46bd      	mov	sp, r7
 8004328:	bd80      	pop	{r7, pc}
	...

0800432c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b082      	sub	sp, #8
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	HCSR04_TimerOverflowCallback(htim);
 8004334:	6878      	ldr	r0, [r7, #4]
 8004336:	f7fe feeb 	bl	8003110 <HCSR04_TimerOverflowCallback>
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM11)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	4a04      	ldr	r2, [pc, #16]	@ (8004350 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8004340:	4293      	cmp	r3, r2
 8004342:	d101      	bne.n	8004348 <HAL_TIM_PeriodElapsedCallback+0x1c>
  {
    HAL_IncTick();
 8004344:	f000 fe42 	bl	8004fcc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8004348:	bf00      	nop
 800434a:	3708      	adds	r7, #8
 800434c:	46bd      	mov	sp, r7
 800434e:	bd80      	pop	{r7, pc}
 8004350:	40014800 	.word	0x40014800

08004354 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004354:	b480      	push	{r7}
 8004356:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004358:	b672      	cpsid	i
}
 800435a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 800435c:	bf00      	nop
 800435e:	e7fd      	b.n	800435c <Error_Handler+0x8>

08004360 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b082      	sub	sp, #8
 8004364:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004366:	2300      	movs	r3, #0
 8004368:	607b      	str	r3, [r7, #4]
 800436a:	4b12      	ldr	r3, [pc, #72]	@ (80043b4 <HAL_MspInit+0x54>)
 800436c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800436e:	4a11      	ldr	r2, [pc, #68]	@ (80043b4 <HAL_MspInit+0x54>)
 8004370:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004374:	6453      	str	r3, [r2, #68]	@ 0x44
 8004376:	4b0f      	ldr	r3, [pc, #60]	@ (80043b4 <HAL_MspInit+0x54>)
 8004378:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800437a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800437e:	607b      	str	r3, [r7, #4]
 8004380:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004382:	2300      	movs	r3, #0
 8004384:	603b      	str	r3, [r7, #0]
 8004386:	4b0b      	ldr	r3, [pc, #44]	@ (80043b4 <HAL_MspInit+0x54>)
 8004388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800438a:	4a0a      	ldr	r2, [pc, #40]	@ (80043b4 <HAL_MspInit+0x54>)
 800438c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004390:	6413      	str	r3, [r2, #64]	@ 0x40
 8004392:	4b08      	ldr	r3, [pc, #32]	@ (80043b4 <HAL_MspInit+0x54>)
 8004394:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004396:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800439a:	603b      	str	r3, [r7, #0]
 800439c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800439e:	2200      	movs	r2, #0
 80043a0:	210f      	movs	r1, #15
 80043a2:	f06f 0001 	mvn.w	r0, #1
 80043a6:	f000 fee9 	bl	800517c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80043aa:	bf00      	nop
 80043ac:	3708      	adds	r7, #8
 80043ae:	46bd      	mov	sp, r7
 80043b0:	bd80      	pop	{r7, pc}
 80043b2:	bf00      	nop
 80043b4:	40023800 	.word	0x40023800

080043b8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b08c      	sub	sp, #48	@ 0x30
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80043c0:	2300      	movs	r3, #0
 80043c2:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 80043c4:	2300      	movs	r3, #0
 80043c6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM11 clock */
  __HAL_RCC_TIM11_CLK_ENABLE();
 80043c8:	2300      	movs	r3, #0
 80043ca:	60bb      	str	r3, [r7, #8]
 80043cc:	4b2e      	ldr	r3, [pc, #184]	@ (8004488 <HAL_InitTick+0xd0>)
 80043ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043d0:	4a2d      	ldr	r2, [pc, #180]	@ (8004488 <HAL_InitTick+0xd0>)
 80043d2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80043d6:	6453      	str	r3, [r2, #68]	@ 0x44
 80043d8:	4b2b      	ldr	r3, [pc, #172]	@ (8004488 <HAL_InitTick+0xd0>)
 80043da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043dc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80043e0:	60bb      	str	r3, [r7, #8]
 80043e2:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80043e4:	f107 020c 	add.w	r2, r7, #12
 80043e8:	f107 0310 	add.w	r3, r7, #16
 80043ec:	4611      	mov	r1, r2
 80043ee:	4618      	mov	r0, r3
 80043f0:	f003 fd8a 	bl	8007f08 <HAL_RCC_GetClockConfig>

  /* Compute TIM11 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80043f4:	f003 fd74 	bl	8007ee0 <HAL_RCC_GetPCLK2Freq>
 80043f8:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM11 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80043fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043fc:	4a23      	ldr	r2, [pc, #140]	@ (800448c <HAL_InitTick+0xd4>)
 80043fe:	fba2 2303 	umull	r2, r3, r2, r3
 8004402:	0c9b      	lsrs	r3, r3, #18
 8004404:	3b01      	subs	r3, #1
 8004406:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM11 */
  htim11.Instance = TIM11;
 8004408:	4b21      	ldr	r3, [pc, #132]	@ (8004490 <HAL_InitTick+0xd8>)
 800440a:	4a22      	ldr	r2, [pc, #136]	@ (8004494 <HAL_InitTick+0xdc>)
 800440c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM11CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim11.Init.Period = (1000000U / 1000U) - 1U;
 800440e:	4b20      	ldr	r3, [pc, #128]	@ (8004490 <HAL_InitTick+0xd8>)
 8004410:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8004414:	60da      	str	r2, [r3, #12]
  htim11.Init.Prescaler = uwPrescalerValue;
 8004416:	4a1e      	ldr	r2, [pc, #120]	@ (8004490 <HAL_InitTick+0xd8>)
 8004418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800441a:	6053      	str	r3, [r2, #4]
  htim11.Init.ClockDivision = 0;
 800441c:	4b1c      	ldr	r3, [pc, #112]	@ (8004490 <HAL_InitTick+0xd8>)
 800441e:	2200      	movs	r2, #0
 8004420:	611a      	str	r2, [r3, #16]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004422:	4b1b      	ldr	r3, [pc, #108]	@ (8004490 <HAL_InitTick+0xd8>)
 8004424:	2200      	movs	r2, #0
 8004426:	609a      	str	r2, [r3, #8]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004428:	4b19      	ldr	r3, [pc, #100]	@ (8004490 <HAL_InitTick+0xd8>)
 800442a:	2200      	movs	r2, #0
 800442c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim11);
 800442e:	4818      	ldr	r0, [pc, #96]	@ (8004490 <HAL_InitTick+0xd8>)
 8004430:	f003 fd9c 	bl	8007f6c <HAL_TIM_Base_Init>
 8004434:	4603      	mov	r3, r0
 8004436:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800443a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800443e:	2b00      	cmp	r3, #0
 8004440:	d11b      	bne.n	800447a <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim11);
 8004442:	4813      	ldr	r0, [pc, #76]	@ (8004490 <HAL_InitTick+0xd8>)
 8004444:	f003 fe3c 	bl	80080c0 <HAL_TIM_Base_Start_IT>
 8004448:	4603      	mov	r3, r0
 800444a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 800444e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004452:	2b00      	cmp	r3, #0
 8004454:	d111      	bne.n	800447a <HAL_InitTick+0xc2>
    {
    /* Enable the TIM11 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8004456:	201a      	movs	r0, #26
 8004458:	f000 feac 	bl	80051b4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2b0f      	cmp	r3, #15
 8004460:	d808      	bhi.n	8004474 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, TickPriority, 0U);
 8004462:	2200      	movs	r2, #0
 8004464:	6879      	ldr	r1, [r7, #4]
 8004466:	201a      	movs	r0, #26
 8004468:	f000 fe88 	bl	800517c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800446c:	4a0a      	ldr	r2, [pc, #40]	@ (8004498 <HAL_InitTick+0xe0>)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6013      	str	r3, [r2, #0]
 8004472:	e002      	b.n	800447a <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8004474:	2301      	movs	r3, #1
 8004476:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800447a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800447e:	4618      	mov	r0, r3
 8004480:	3730      	adds	r7, #48	@ 0x30
 8004482:	46bd      	mov	sp, r7
 8004484:	bd80      	pop	{r7, pc}
 8004486:	bf00      	nop
 8004488:	40023800 	.word	0x40023800
 800448c:	431bde83 	.word	0x431bde83
 8004490:	200009a4 	.word	0x200009a4
 8004494:	40014800 	.word	0x40014800
 8004498:	20000008 	.word	0x20000008

0800449c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800449c:	b480      	push	{r7}
 800449e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80044a0:	bf00      	nop
 80044a2:	e7fd      	b.n	80044a0 <NMI_Handler+0x4>

080044a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80044a4:	b480      	push	{r7}
 80044a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80044a8:	bf00      	nop
 80044aa:	e7fd      	b.n	80044a8 <HardFault_Handler+0x4>

080044ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80044ac:	b480      	push	{r7}
 80044ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80044b0:	bf00      	nop
 80044b2:	e7fd      	b.n	80044b0 <MemManage_Handler+0x4>

080044b4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80044b4:	b480      	push	{r7}
 80044b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80044b8:	bf00      	nop
 80044ba:	e7fd      	b.n	80044b8 <BusFault_Handler+0x4>

080044bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80044bc:	b480      	push	{r7}
 80044be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80044c0:	bf00      	nop
 80044c2:	e7fd      	b.n	80044c0 <UsageFault_Handler+0x4>

080044c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80044c4:	b480      	push	{r7}
 80044c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80044c8:	bf00      	nop
 80044ca:	46bd      	mov	sp, r7
 80044cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d0:	4770      	bx	lr
	...

080044d4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80044d8:	4802      	ldr	r0, [pc, #8]	@ (80044e4 <DMA1_Stream5_IRQHandler+0x10>)
 80044da:	f001 f811 	bl	8005500 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80044de:	bf00      	nop
 80044e0:	bd80      	pop	{r7, pc}
 80044e2:	bf00      	nop
 80044e4:	20000bb8 	.word	0x20000bb8

080044e8 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80044ec:	4803      	ldr	r0, [pc, #12]	@ (80044fc <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 80044ee:	f004 f975 	bl	80087dc <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 80044f2:	4803      	ldr	r0, [pc, #12]	@ (8004500 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 80044f4:	f004 f972 	bl	80087dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80044f8:	bf00      	nop
 80044fa:	bd80      	pop	{r7, pc}
 80044fc:	200009f0 	.word	0x200009f0
 8004500:	200009a4 	.word	0x200009a4

08004504 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004508:	4802      	ldr	r0, [pc, #8]	@ (8004514 <TIM2_IRQHandler+0x10>)
 800450a:	f004 f967 	bl	80087dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800450e:	bf00      	nop
 8004510:	bd80      	pop	{r7, pc}
 8004512:	bf00      	nop
 8004514:	20000a38 	.word	0x20000a38

08004518 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800451c:	4802      	ldr	r0, [pc, #8]	@ (8004528 <USART1_IRQHandler+0x10>)
 800451e:	f005 fbaf 	bl	8009c80 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004522:	bf00      	nop
 8004524:	bd80      	pop	{r7, pc}
 8004526:	bf00      	nop
 8004528:	20000ac8 	.word	0x20000ac8

0800452c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004530:	4802      	ldr	r0, [pc, #8]	@ (800453c <USART2_IRQHandler+0x10>)
 8004532:	f005 fba5 	bl	8009c80 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004536:	bf00      	nop
 8004538:	bd80      	pop	{r7, pc}
 800453a:	bf00      	nop
 800453c:	20000b10 	.word	0x20000b10

08004540 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8004540:	b580      	push	{r7, lr}
 8004542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8004544:	4802      	ldr	r0, [pc, #8]	@ (8004550 <DMA2_Stream7_IRQHandler+0x10>)
 8004546:	f000 ffdb 	bl	8005500 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 800454a:	bf00      	nop
 800454c:	bd80      	pop	{r7, pc}
 800454e:	bf00      	nop
 8004550:	20000b58 	.word	0x20000b58

08004554 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004554:	b480      	push	{r7}
 8004556:	af00      	add	r7, sp, #0
  return 1;
 8004558:	2301      	movs	r3, #1
}
 800455a:	4618      	mov	r0, r3
 800455c:	46bd      	mov	sp, r7
 800455e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004562:	4770      	bx	lr

08004564 <_kill>:

int _kill(int pid, int sig)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b082      	sub	sp, #8
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
 800456c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800456e:	f00c f9f3 	bl	8010958 <__errno>
 8004572:	4603      	mov	r3, r0
 8004574:	2216      	movs	r2, #22
 8004576:	601a      	str	r2, [r3, #0]
  return -1;
 8004578:	f04f 33ff 	mov.w	r3, #4294967295
}
 800457c:	4618      	mov	r0, r3
 800457e:	3708      	adds	r7, #8
 8004580:	46bd      	mov	sp, r7
 8004582:	bd80      	pop	{r7, pc}

08004584 <_exit>:

void _exit (int status)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b082      	sub	sp, #8
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800458c:	f04f 31ff 	mov.w	r1, #4294967295
 8004590:	6878      	ldr	r0, [r7, #4]
 8004592:	f7ff ffe7 	bl	8004564 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004596:	bf00      	nop
 8004598:	e7fd      	b.n	8004596 <_exit+0x12>

0800459a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800459a:	b580      	push	{r7, lr}
 800459c:	b086      	sub	sp, #24
 800459e:	af00      	add	r7, sp, #0
 80045a0:	60f8      	str	r0, [r7, #12]
 80045a2:	60b9      	str	r1, [r7, #8]
 80045a4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80045a6:	2300      	movs	r3, #0
 80045a8:	617b      	str	r3, [r7, #20]
 80045aa:	e00a      	b.n	80045c2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80045ac:	f3af 8000 	nop.w
 80045b0:	4601      	mov	r1, r0
 80045b2:	68bb      	ldr	r3, [r7, #8]
 80045b4:	1c5a      	adds	r2, r3, #1
 80045b6:	60ba      	str	r2, [r7, #8]
 80045b8:	b2ca      	uxtb	r2, r1
 80045ba:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80045bc:	697b      	ldr	r3, [r7, #20]
 80045be:	3301      	adds	r3, #1
 80045c0:	617b      	str	r3, [r7, #20]
 80045c2:	697a      	ldr	r2, [r7, #20]
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	429a      	cmp	r2, r3
 80045c8:	dbf0      	blt.n	80045ac <_read+0x12>
  }

  return len;
 80045ca:	687b      	ldr	r3, [r7, #4]
}
 80045cc:	4618      	mov	r0, r3
 80045ce:	3718      	adds	r7, #24
 80045d0:	46bd      	mov	sp, r7
 80045d2:	bd80      	pop	{r7, pc}

080045d4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b086      	sub	sp, #24
 80045d8:	af00      	add	r7, sp, #0
 80045da:	60f8      	str	r0, [r7, #12]
 80045dc:	60b9      	str	r1, [r7, #8]
 80045de:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80045e0:	2300      	movs	r3, #0
 80045e2:	617b      	str	r3, [r7, #20]
 80045e4:	e009      	b.n	80045fa <_write+0x26>
  {
    __io_putchar(*ptr++);
 80045e6:	68bb      	ldr	r3, [r7, #8]
 80045e8:	1c5a      	adds	r2, r3, #1
 80045ea:	60ba      	str	r2, [r7, #8]
 80045ec:	781b      	ldrb	r3, [r3, #0]
 80045ee:	4618      	mov	r0, r3
 80045f0:	f7fe ff28 	bl	8003444 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80045f4:	697b      	ldr	r3, [r7, #20]
 80045f6:	3301      	adds	r3, #1
 80045f8:	617b      	str	r3, [r7, #20]
 80045fa:	697a      	ldr	r2, [r7, #20]
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	429a      	cmp	r2, r3
 8004600:	dbf1      	blt.n	80045e6 <_write+0x12>
  }
  return len;
 8004602:	687b      	ldr	r3, [r7, #4]
}
 8004604:	4618      	mov	r0, r3
 8004606:	3718      	adds	r7, #24
 8004608:	46bd      	mov	sp, r7
 800460a:	bd80      	pop	{r7, pc}

0800460c <_close>:

int _close(int file)
{
 800460c:	b480      	push	{r7}
 800460e:	b083      	sub	sp, #12
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004614:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004618:	4618      	mov	r0, r3
 800461a:	370c      	adds	r7, #12
 800461c:	46bd      	mov	sp, r7
 800461e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004622:	4770      	bx	lr

08004624 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004624:	b480      	push	{r7}
 8004626:	b083      	sub	sp, #12
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
 800462c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004634:	605a      	str	r2, [r3, #4]
  return 0;
 8004636:	2300      	movs	r3, #0
}
 8004638:	4618      	mov	r0, r3
 800463a:	370c      	adds	r7, #12
 800463c:	46bd      	mov	sp, r7
 800463e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004642:	4770      	bx	lr

08004644 <_isatty>:

int _isatty(int file)
{
 8004644:	b480      	push	{r7}
 8004646:	b083      	sub	sp, #12
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800464c:	2301      	movs	r3, #1
}
 800464e:	4618      	mov	r0, r3
 8004650:	370c      	adds	r7, #12
 8004652:	46bd      	mov	sp, r7
 8004654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004658:	4770      	bx	lr

0800465a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800465a:	b480      	push	{r7}
 800465c:	b085      	sub	sp, #20
 800465e:	af00      	add	r7, sp, #0
 8004660:	60f8      	str	r0, [r7, #12]
 8004662:	60b9      	str	r1, [r7, #8]
 8004664:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004666:	2300      	movs	r3, #0
}
 8004668:	4618      	mov	r0, r3
 800466a:	3714      	adds	r7, #20
 800466c:	46bd      	mov	sp, r7
 800466e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004672:	4770      	bx	lr

08004674 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b086      	sub	sp, #24
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800467c:	4a14      	ldr	r2, [pc, #80]	@ (80046d0 <_sbrk+0x5c>)
 800467e:	4b15      	ldr	r3, [pc, #84]	@ (80046d4 <_sbrk+0x60>)
 8004680:	1ad3      	subs	r3, r2, r3
 8004682:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004684:	697b      	ldr	r3, [r7, #20]
 8004686:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004688:	4b13      	ldr	r3, [pc, #76]	@ (80046d8 <_sbrk+0x64>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d102      	bne.n	8004696 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004690:	4b11      	ldr	r3, [pc, #68]	@ (80046d8 <_sbrk+0x64>)
 8004692:	4a12      	ldr	r2, [pc, #72]	@ (80046dc <_sbrk+0x68>)
 8004694:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004696:	4b10      	ldr	r3, [pc, #64]	@ (80046d8 <_sbrk+0x64>)
 8004698:	681a      	ldr	r2, [r3, #0]
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	4413      	add	r3, r2
 800469e:	693a      	ldr	r2, [r7, #16]
 80046a0:	429a      	cmp	r2, r3
 80046a2:	d207      	bcs.n	80046b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80046a4:	f00c f958 	bl	8010958 <__errno>
 80046a8:	4603      	mov	r3, r0
 80046aa:	220c      	movs	r2, #12
 80046ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80046ae:	f04f 33ff 	mov.w	r3, #4294967295
 80046b2:	e009      	b.n	80046c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80046b4:	4b08      	ldr	r3, [pc, #32]	@ (80046d8 <_sbrk+0x64>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80046ba:	4b07      	ldr	r3, [pc, #28]	@ (80046d8 <_sbrk+0x64>)
 80046bc:	681a      	ldr	r2, [r3, #0]
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	4413      	add	r3, r2
 80046c2:	4a05      	ldr	r2, [pc, #20]	@ (80046d8 <_sbrk+0x64>)
 80046c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80046c6:	68fb      	ldr	r3, [r7, #12]
}
 80046c8:	4618      	mov	r0, r3
 80046ca:	3718      	adds	r7, #24
 80046cc:	46bd      	mov	sp, r7
 80046ce:	bd80      	pop	{r7, pc}
 80046d0:	20020000 	.word	0x20020000
 80046d4:	00000400 	.word	0x00000400
 80046d8:	200009ec 	.word	0x200009ec
 80046dc:	20005750 	.word	0x20005750

080046e0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80046e0:	b480      	push	{r7}
 80046e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80046e4:	4b06      	ldr	r3, [pc, #24]	@ (8004700 <SystemInit+0x20>)
 80046e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046ea:	4a05      	ldr	r2, [pc, #20]	@ (8004700 <SystemInit+0x20>)
 80046ec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80046f0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80046f4:	bf00      	nop
 80046f6:	46bd      	mov	sp, r7
 80046f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fc:	4770      	bx	lr
 80046fe:	bf00      	nop
 8004700:	e000ed00 	.word	0xe000ed00

08004704 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	b096      	sub	sp, #88	@ 0x58
 8004708:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800470a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800470e:	2200      	movs	r2, #0
 8004710:	601a      	str	r2, [r3, #0]
 8004712:	605a      	str	r2, [r3, #4]
 8004714:	609a      	str	r2, [r3, #8]
 8004716:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004718:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800471c:	2200      	movs	r2, #0
 800471e:	601a      	str	r2, [r3, #0]
 8004720:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004722:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004726:	2200      	movs	r2, #0
 8004728:	601a      	str	r2, [r3, #0]
 800472a:	605a      	str	r2, [r3, #4]
 800472c:	609a      	str	r2, [r3, #8]
 800472e:	60da      	str	r2, [r3, #12]
 8004730:	611a      	str	r2, [r3, #16]
 8004732:	615a      	str	r2, [r3, #20]
 8004734:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004736:	1d3b      	adds	r3, r7, #4
 8004738:	2220      	movs	r2, #32
 800473a:	2100      	movs	r1, #0
 800473c:	4618      	mov	r0, r3
 800473e:	f00b ffbd 	bl	80106bc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8004742:	4b50      	ldr	r3, [pc, #320]	@ (8004884 <MX_TIM1_Init+0x180>)
 8004744:	4a50      	ldr	r2, [pc, #320]	@ (8004888 <MX_TIM1_Init+0x184>)
 8004746:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 100-1;
 8004748:	4b4e      	ldr	r3, [pc, #312]	@ (8004884 <MX_TIM1_Init+0x180>)
 800474a:	2263      	movs	r2, #99	@ 0x63
 800474c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800474e:	4b4d      	ldr	r3, [pc, #308]	@ (8004884 <MX_TIM1_Init+0x180>)
 8004750:	2200      	movs	r2, #0
 8004752:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 8004754:	4b4b      	ldr	r3, [pc, #300]	@ (8004884 <MX_TIM1_Init+0x180>)
 8004756:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800475a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800475c:	4b49      	ldr	r3, [pc, #292]	@ (8004884 <MX_TIM1_Init+0x180>)
 800475e:	2200      	movs	r2, #0
 8004760:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8004762:	4b48      	ldr	r3, [pc, #288]	@ (8004884 <MX_TIM1_Init+0x180>)
 8004764:	2200      	movs	r2, #0
 8004766:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004768:	4b46      	ldr	r3, [pc, #280]	@ (8004884 <MX_TIM1_Init+0x180>)
 800476a:	2200      	movs	r2, #0
 800476c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800476e:	4845      	ldr	r0, [pc, #276]	@ (8004884 <MX_TIM1_Init+0x180>)
 8004770:	f003 fbfc 	bl	8007f6c <HAL_TIM_Base_Init>
 8004774:	4603      	mov	r3, r0
 8004776:	2b00      	cmp	r3, #0
 8004778:	d001      	beq.n	800477e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800477a:	f7ff fdeb 	bl	8004354 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800477e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004782:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8004784:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8004788:	4619      	mov	r1, r3
 800478a:	483e      	ldr	r0, [pc, #248]	@ (8004884 <MX_TIM1_Init+0x180>)
 800478c:	f004 fa74 	bl	8008c78 <HAL_TIM_ConfigClockSource>
 8004790:	4603      	mov	r3, r0
 8004792:	2b00      	cmp	r3, #0
 8004794:	d001      	beq.n	800479a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8004796:	f7ff fddd 	bl	8004354 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800479a:	483a      	ldr	r0, [pc, #232]	@ (8004884 <MX_TIM1_Init+0x180>)
 800479c:	f003 fcf2 	bl	8008184 <HAL_TIM_PWM_Init>
 80047a0:	4603      	mov	r3, r0
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d001      	beq.n	80047aa <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80047a6:	f7ff fdd5 	bl	8004354 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80047aa:	2300      	movs	r3, #0
 80047ac:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80047ae:	2300      	movs	r3, #0
 80047b0:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80047b2:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80047b6:	4619      	mov	r1, r3
 80047b8:	4832      	ldr	r0, [pc, #200]	@ (8004884 <MX_TIM1_Init+0x180>)
 80047ba:	f004 ff77 	bl	80096ac <HAL_TIMEx_MasterConfigSynchronization>
 80047be:	4603      	mov	r3, r0
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d001      	beq.n	80047c8 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80047c4:	f7ff fdc6 	bl	8004354 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80047c8:	2360      	movs	r3, #96	@ 0x60
 80047ca:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80047cc:	2300      	movs	r3, #0
 80047ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80047d0:	2300      	movs	r3, #0
 80047d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80047d4:	2300      	movs	r3, #0
 80047d6:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80047d8:	2300      	movs	r3, #0
 80047da:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80047dc:	2300      	movs	r3, #0
 80047de:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80047e0:	2300      	movs	r3, #0
 80047e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80047e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80047e8:	2200      	movs	r2, #0
 80047ea:	4619      	mov	r1, r3
 80047ec:	4825      	ldr	r0, [pc, #148]	@ (8004884 <MX_TIM1_Init+0x180>)
 80047ee:	f004 f981 	bl	8008af4 <HAL_TIM_PWM_ConfigChannel>
 80047f2:	4603      	mov	r3, r0
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d001      	beq.n	80047fc <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80047f8:	f7ff fdac 	bl	8004354 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80047fc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004800:	2204      	movs	r2, #4
 8004802:	4619      	mov	r1, r3
 8004804:	481f      	ldr	r0, [pc, #124]	@ (8004884 <MX_TIM1_Init+0x180>)
 8004806:	f004 f975 	bl	8008af4 <HAL_TIM_PWM_ConfigChannel>
 800480a:	4603      	mov	r3, r0
 800480c:	2b00      	cmp	r3, #0
 800480e:	d001      	beq.n	8004814 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8004810:	f7ff fda0 	bl	8004354 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004814:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004818:	2208      	movs	r2, #8
 800481a:	4619      	mov	r1, r3
 800481c:	4819      	ldr	r0, [pc, #100]	@ (8004884 <MX_TIM1_Init+0x180>)
 800481e:	f004 f969 	bl	8008af4 <HAL_TIM_PWM_ConfigChannel>
 8004822:	4603      	mov	r3, r0
 8004824:	2b00      	cmp	r3, #0
 8004826:	d001      	beq.n	800482c <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8004828:	f7ff fd94 	bl	8004354 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800482c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004830:	220c      	movs	r2, #12
 8004832:	4619      	mov	r1, r3
 8004834:	4813      	ldr	r0, [pc, #76]	@ (8004884 <MX_TIM1_Init+0x180>)
 8004836:	f004 f95d 	bl	8008af4 <HAL_TIM_PWM_ConfigChannel>
 800483a:	4603      	mov	r3, r0
 800483c:	2b00      	cmp	r3, #0
 800483e:	d001      	beq.n	8004844 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8004840:	f7ff fd88 	bl	8004354 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004844:	2300      	movs	r3, #0
 8004846:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004848:	2300      	movs	r3, #0
 800484a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800484c:	2300      	movs	r3, #0
 800484e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8004850:	2300      	movs	r3, #0
 8004852:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004854:	2300      	movs	r3, #0
 8004856:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004858:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800485c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800485e:	2300      	movs	r3, #0
 8004860:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8004862:	1d3b      	adds	r3, r7, #4
 8004864:	4619      	mov	r1, r3
 8004866:	4807      	ldr	r0, [pc, #28]	@ (8004884 <MX_TIM1_Init+0x180>)
 8004868:	f004 ff8e 	bl	8009788 <HAL_TIMEx_ConfigBreakDeadTime>
 800486c:	4603      	mov	r3, r0
 800486e:	2b00      	cmp	r3, #0
 8004870:	d001      	beq.n	8004876 <MX_TIM1_Init+0x172>
  {
    Error_Handler();
 8004872:	f7ff fd6f 	bl	8004354 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8004876:	4803      	ldr	r0, [pc, #12]	@ (8004884 <MX_TIM1_Init+0x180>)
 8004878:	f000 f992 	bl	8004ba0 <HAL_TIM_MspPostInit>

}
 800487c:	bf00      	nop
 800487e:	3758      	adds	r7, #88	@ 0x58
 8004880:	46bd      	mov	sp, r7
 8004882:	bd80      	pop	{r7, pc}
 8004884:	200009f0 	.word	0x200009f0
 8004888:	40010000 	.word	0x40010000

0800488c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b08a      	sub	sp, #40	@ 0x28
 8004890:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004892:	f107 0318 	add.w	r3, r7, #24
 8004896:	2200      	movs	r2, #0
 8004898:	601a      	str	r2, [r3, #0]
 800489a:	605a      	str	r2, [r3, #4]
 800489c:	609a      	str	r2, [r3, #8]
 800489e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80048a0:	f107 0310 	add.w	r3, r7, #16
 80048a4:	2200      	movs	r2, #0
 80048a6:	601a      	str	r2, [r3, #0]
 80048a8:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80048aa:	463b      	mov	r3, r7
 80048ac:	2200      	movs	r2, #0
 80048ae:	601a      	str	r2, [r3, #0]
 80048b0:	605a      	str	r2, [r3, #4]
 80048b2:	609a      	str	r2, [r3, #8]
 80048b4:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80048b6:	4b2c      	ldr	r3, [pc, #176]	@ (8004968 <MX_TIM2_Init+0xdc>)
 80048b8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80048bc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 100-1;
 80048be:	4b2a      	ldr	r3, [pc, #168]	@ (8004968 <MX_TIM2_Init+0xdc>)
 80048c0:	2263      	movs	r2, #99	@ 0x63
 80048c2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80048c4:	4b28      	ldr	r3, [pc, #160]	@ (8004968 <MX_TIM2_Init+0xdc>)
 80048c6:	2200      	movs	r2, #0
 80048c8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 80048ca:	4b27      	ldr	r3, [pc, #156]	@ (8004968 <MX_TIM2_Init+0xdc>)
 80048cc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80048d0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80048d2:	4b25      	ldr	r3, [pc, #148]	@ (8004968 <MX_TIM2_Init+0xdc>)
 80048d4:	2200      	movs	r2, #0
 80048d6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80048d8:	4b23      	ldr	r3, [pc, #140]	@ (8004968 <MX_TIM2_Init+0xdc>)
 80048da:	2200      	movs	r2, #0
 80048dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80048de:	4822      	ldr	r0, [pc, #136]	@ (8004968 <MX_TIM2_Init+0xdc>)
 80048e0:	f003 fb44 	bl	8007f6c <HAL_TIM_Base_Init>
 80048e4:	4603      	mov	r3, r0
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d001      	beq.n	80048ee <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 80048ea:	f7ff fd33 	bl	8004354 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80048ee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80048f2:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80048f4:	f107 0318 	add.w	r3, r7, #24
 80048f8:	4619      	mov	r1, r3
 80048fa:	481b      	ldr	r0, [pc, #108]	@ (8004968 <MX_TIM2_Init+0xdc>)
 80048fc:	f004 f9bc 	bl	8008c78 <HAL_TIM_ConfigClockSource>
 8004900:	4603      	mov	r3, r0
 8004902:	2b00      	cmp	r3, #0
 8004904:	d001      	beq.n	800490a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8004906:	f7ff fd25 	bl	8004354 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 800490a:	4817      	ldr	r0, [pc, #92]	@ (8004968 <MX_TIM2_Init+0xdc>)
 800490c:	f003 fd44 	bl	8008398 <HAL_TIM_IC_Init>
 8004910:	4603      	mov	r3, r0
 8004912:	2b00      	cmp	r3, #0
 8004914:	d001      	beq.n	800491a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8004916:	f7ff fd1d 	bl	8004354 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800491a:	2300      	movs	r3, #0
 800491c:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800491e:	2300      	movs	r3, #0
 8004920:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004922:	f107 0310 	add.w	r3, r7, #16
 8004926:	4619      	mov	r1, r3
 8004928:	480f      	ldr	r0, [pc, #60]	@ (8004968 <MX_TIM2_Init+0xdc>)
 800492a:	f004 febf 	bl	80096ac <HAL_TIMEx_MasterConfigSynchronization>
 800492e:	4603      	mov	r3, r0
 8004930:	2b00      	cmp	r3, #0
 8004932:	d001      	beq.n	8004938 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8004934:	f7ff fd0e 	bl	8004354 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8004938:	230a      	movs	r3, #10
 800493a:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800493c:	2301      	movs	r3, #1
 800493e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8004940:	2300      	movs	r3, #0
 8004942:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8004944:	2300      	movs	r3, #0
 8004946:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8004948:	463b      	mov	r3, r7
 800494a:	2200      	movs	r2, #0
 800494c:	4619      	mov	r1, r3
 800494e:	4806      	ldr	r0, [pc, #24]	@ (8004968 <MX_TIM2_Init+0xdc>)
 8004950:	f004 f834 	bl	80089bc <HAL_TIM_IC_ConfigChannel>
 8004954:	4603      	mov	r3, r0
 8004956:	2b00      	cmp	r3, #0
 8004958:	d001      	beq.n	800495e <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 800495a:	f7ff fcfb 	bl	8004354 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800495e:	bf00      	nop
 8004960:	3728      	adds	r7, #40	@ 0x28
 8004962:	46bd      	mov	sp, r7
 8004964:	bd80      	pop	{r7, pc}
 8004966:	bf00      	nop
 8004968:	20000a38 	.word	0x20000a38

0800496c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	b08e      	sub	sp, #56	@ 0x38
 8004970:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004972:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004976:	2200      	movs	r2, #0
 8004978:	601a      	str	r2, [r3, #0]
 800497a:	605a      	str	r2, [r3, #4]
 800497c:	609a      	str	r2, [r3, #8]
 800497e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004980:	f107 0320 	add.w	r3, r7, #32
 8004984:	2200      	movs	r2, #0
 8004986:	601a      	str	r2, [r3, #0]
 8004988:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800498a:	1d3b      	adds	r3, r7, #4
 800498c:	2200      	movs	r2, #0
 800498e:	601a      	str	r2, [r3, #0]
 8004990:	605a      	str	r2, [r3, #4]
 8004992:	609a      	str	r2, [r3, #8]
 8004994:	60da      	str	r2, [r3, #12]
 8004996:	611a      	str	r2, [r3, #16]
 8004998:	615a      	str	r2, [r3, #20]
 800499a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800499c:	4b3d      	ldr	r3, [pc, #244]	@ (8004a94 <MX_TIM3_Init+0x128>)
 800499e:	4a3e      	ldr	r2, [pc, #248]	@ (8004a98 <MX_TIM3_Init+0x12c>)
 80049a0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 100-1;
 80049a2:	4b3c      	ldr	r3, [pc, #240]	@ (8004a94 <MX_TIM3_Init+0x128>)
 80049a4:	2263      	movs	r2, #99	@ 0x63
 80049a6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80049a8:	4b3a      	ldr	r3, [pc, #232]	@ (8004a94 <MX_TIM3_Init+0x128>)
 80049aa:	2200      	movs	r2, #0
 80049ac:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 80049ae:	4b39      	ldr	r3, [pc, #228]	@ (8004a94 <MX_TIM3_Init+0x128>)
 80049b0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80049b4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80049b6:	4b37      	ldr	r3, [pc, #220]	@ (8004a94 <MX_TIM3_Init+0x128>)
 80049b8:	2200      	movs	r2, #0
 80049ba:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80049bc:	4b35      	ldr	r3, [pc, #212]	@ (8004a94 <MX_TIM3_Init+0x128>)
 80049be:	2200      	movs	r2, #0
 80049c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80049c2:	4834      	ldr	r0, [pc, #208]	@ (8004a94 <MX_TIM3_Init+0x128>)
 80049c4:	f003 fad2 	bl	8007f6c <HAL_TIM_Base_Init>
 80049c8:	4603      	mov	r3, r0
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d001      	beq.n	80049d2 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80049ce:	f7ff fcc1 	bl	8004354 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80049d2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80049d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80049d8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80049dc:	4619      	mov	r1, r3
 80049de:	482d      	ldr	r0, [pc, #180]	@ (8004a94 <MX_TIM3_Init+0x128>)
 80049e0:	f004 f94a 	bl	8008c78 <HAL_TIM_ConfigClockSource>
 80049e4:	4603      	mov	r3, r0
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d001      	beq.n	80049ee <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80049ea:	f7ff fcb3 	bl	8004354 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80049ee:	4829      	ldr	r0, [pc, #164]	@ (8004a94 <MX_TIM3_Init+0x128>)
 80049f0:	f003 fbc8 	bl	8008184 <HAL_TIM_PWM_Init>
 80049f4:	4603      	mov	r3, r0
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d001      	beq.n	80049fe <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80049fa:	f7ff fcab 	bl	8004354 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80049fe:	2300      	movs	r3, #0
 8004a00:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004a02:	2300      	movs	r3, #0
 8004a04:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004a06:	f107 0320 	add.w	r3, r7, #32
 8004a0a:	4619      	mov	r1, r3
 8004a0c:	4821      	ldr	r0, [pc, #132]	@ (8004a94 <MX_TIM3_Init+0x128>)
 8004a0e:	f004 fe4d 	bl	80096ac <HAL_TIMEx_MasterConfigSynchronization>
 8004a12:	4603      	mov	r3, r0
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d001      	beq.n	8004a1c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8004a18:	f7ff fc9c 	bl	8004354 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004a1c:	2360      	movs	r3, #96	@ 0x60
 8004a1e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004a20:	2300      	movs	r3, #0
 8004a22:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004a24:	2300      	movs	r3, #0
 8004a26:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004a28:	2300      	movs	r3, #0
 8004a2a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004a2c:	1d3b      	adds	r3, r7, #4
 8004a2e:	2200      	movs	r2, #0
 8004a30:	4619      	mov	r1, r3
 8004a32:	4818      	ldr	r0, [pc, #96]	@ (8004a94 <MX_TIM3_Init+0x128>)
 8004a34:	f004 f85e 	bl	8008af4 <HAL_TIM_PWM_ConfigChannel>
 8004a38:	4603      	mov	r3, r0
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d001      	beq.n	8004a42 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8004a3e:	f7ff fc89 	bl	8004354 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004a42:	1d3b      	adds	r3, r7, #4
 8004a44:	2204      	movs	r2, #4
 8004a46:	4619      	mov	r1, r3
 8004a48:	4812      	ldr	r0, [pc, #72]	@ (8004a94 <MX_TIM3_Init+0x128>)
 8004a4a:	f004 f853 	bl	8008af4 <HAL_TIM_PWM_ConfigChannel>
 8004a4e:	4603      	mov	r3, r0
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d001      	beq.n	8004a58 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8004a54:	f7ff fc7e 	bl	8004354 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004a58:	1d3b      	adds	r3, r7, #4
 8004a5a:	2208      	movs	r2, #8
 8004a5c:	4619      	mov	r1, r3
 8004a5e:	480d      	ldr	r0, [pc, #52]	@ (8004a94 <MX_TIM3_Init+0x128>)
 8004a60:	f004 f848 	bl	8008af4 <HAL_TIM_PWM_ConfigChannel>
 8004a64:	4603      	mov	r3, r0
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d001      	beq.n	8004a6e <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 8004a6a:	f7ff fc73 	bl	8004354 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004a6e:	1d3b      	adds	r3, r7, #4
 8004a70:	220c      	movs	r2, #12
 8004a72:	4619      	mov	r1, r3
 8004a74:	4807      	ldr	r0, [pc, #28]	@ (8004a94 <MX_TIM3_Init+0x128>)
 8004a76:	f004 f83d 	bl	8008af4 <HAL_TIM_PWM_ConfigChannel>
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d001      	beq.n	8004a84 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 8004a80:	f7ff fc68 	bl	8004354 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8004a84:	4803      	ldr	r0, [pc, #12]	@ (8004a94 <MX_TIM3_Init+0x128>)
 8004a86:	f000 f88b 	bl	8004ba0 <HAL_TIM_MspPostInit>

}
 8004a8a:	bf00      	nop
 8004a8c:	3738      	adds	r7, #56	@ 0x38
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	bd80      	pop	{r7, pc}
 8004a92:	bf00      	nop
 8004a94:	20000a80 	.word	0x20000a80
 8004a98:	40000400 	.word	0x40000400

08004a9c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b08c      	sub	sp, #48	@ 0x30
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004aa4:	f107 031c 	add.w	r3, r7, #28
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	601a      	str	r2, [r3, #0]
 8004aac:	605a      	str	r2, [r3, #4]
 8004aae:	609a      	str	r2, [r3, #8]
 8004ab0:	60da      	str	r2, [r3, #12]
 8004ab2:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a35      	ldr	r2, [pc, #212]	@ (8004b90 <HAL_TIM_Base_MspInit+0xf4>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d116      	bne.n	8004aec <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004abe:	2300      	movs	r3, #0
 8004ac0:	61bb      	str	r3, [r7, #24]
 8004ac2:	4b34      	ldr	r3, [pc, #208]	@ (8004b94 <HAL_TIM_Base_MspInit+0xf8>)
 8004ac4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ac6:	4a33      	ldr	r2, [pc, #204]	@ (8004b94 <HAL_TIM_Base_MspInit+0xf8>)
 8004ac8:	f043 0301 	orr.w	r3, r3, #1
 8004acc:	6453      	str	r3, [r2, #68]	@ 0x44
 8004ace:	4b31      	ldr	r3, [pc, #196]	@ (8004b94 <HAL_TIM_Base_MspInit+0xf8>)
 8004ad0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ad2:	f003 0301 	and.w	r3, r3, #1
 8004ad6:	61bb      	str	r3, [r7, #24]
 8004ad8:	69bb      	ldr	r3, [r7, #24]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 15, 0);
 8004ada:	2200      	movs	r2, #0
 8004adc:	210f      	movs	r1, #15
 8004ade:	201a      	movs	r0, #26
 8004ae0:	f000 fb4c 	bl	800517c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8004ae4:	201a      	movs	r0, #26
 8004ae6:	f000 fb65 	bl	80051b4 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8004aea:	e04c      	b.n	8004b86 <HAL_TIM_Base_MspInit+0xea>
  else if(tim_baseHandle->Instance==TIM2)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004af4:	d134      	bne.n	8004b60 <HAL_TIM_Base_MspInit+0xc4>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004af6:	2300      	movs	r3, #0
 8004af8:	617b      	str	r3, [r7, #20]
 8004afa:	4b26      	ldr	r3, [pc, #152]	@ (8004b94 <HAL_TIM_Base_MspInit+0xf8>)
 8004afc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004afe:	4a25      	ldr	r2, [pc, #148]	@ (8004b94 <HAL_TIM_Base_MspInit+0xf8>)
 8004b00:	f043 0301 	orr.w	r3, r3, #1
 8004b04:	6413      	str	r3, [r2, #64]	@ 0x40
 8004b06:	4b23      	ldr	r3, [pc, #140]	@ (8004b94 <HAL_TIM_Base_MspInit+0xf8>)
 8004b08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b0a:	f003 0301 	and.w	r3, r3, #1
 8004b0e:	617b      	str	r3, [r7, #20]
 8004b10:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b12:	2300      	movs	r3, #0
 8004b14:	613b      	str	r3, [r7, #16]
 8004b16:	4b1f      	ldr	r3, [pc, #124]	@ (8004b94 <HAL_TIM_Base_MspInit+0xf8>)
 8004b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b1a:	4a1e      	ldr	r2, [pc, #120]	@ (8004b94 <HAL_TIM_Base_MspInit+0xf8>)
 8004b1c:	f043 0301 	orr.w	r3, r3, #1
 8004b20:	6313      	str	r3, [r2, #48]	@ 0x30
 8004b22:	4b1c      	ldr	r3, [pc, #112]	@ (8004b94 <HAL_TIM_Base_MspInit+0xf8>)
 8004b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b26:	f003 0301 	and.w	r3, r3, #1
 8004b2a:	613b      	str	r3, [r7, #16]
 8004b2c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ECHO_Pin;
 8004b2e:	2320      	movs	r3, #32
 8004b30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b32:	2302      	movs	r3, #2
 8004b34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b36:	2300      	movs	r3, #0
 8004b38:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004b3e:	2301      	movs	r3, #1
 8004b40:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 8004b42:	f107 031c 	add.w	r3, r7, #28
 8004b46:	4619      	mov	r1, r3
 8004b48:	4813      	ldr	r0, [pc, #76]	@ (8004b98 <HAL_TIM_Base_MspInit+0xfc>)
 8004b4a:	f000 ff43 	bl	80059d4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8004b4e:	2200      	movs	r2, #0
 8004b50:	2105      	movs	r1, #5
 8004b52:	201c      	movs	r0, #28
 8004b54:	f000 fb12 	bl	800517c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004b58:	201c      	movs	r0, #28
 8004b5a:	f000 fb2b 	bl	80051b4 <HAL_NVIC_EnableIRQ>
}
 8004b5e:	e012      	b.n	8004b86 <HAL_TIM_Base_MspInit+0xea>
  else if(tim_baseHandle->Instance==TIM3)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	4a0d      	ldr	r2, [pc, #52]	@ (8004b9c <HAL_TIM_Base_MspInit+0x100>)
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d10d      	bne.n	8004b86 <HAL_TIM_Base_MspInit+0xea>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	60fb      	str	r3, [r7, #12]
 8004b6e:	4b09      	ldr	r3, [pc, #36]	@ (8004b94 <HAL_TIM_Base_MspInit+0xf8>)
 8004b70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b72:	4a08      	ldr	r2, [pc, #32]	@ (8004b94 <HAL_TIM_Base_MspInit+0xf8>)
 8004b74:	f043 0302 	orr.w	r3, r3, #2
 8004b78:	6413      	str	r3, [r2, #64]	@ 0x40
 8004b7a:	4b06      	ldr	r3, [pc, #24]	@ (8004b94 <HAL_TIM_Base_MspInit+0xf8>)
 8004b7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b7e:	f003 0302 	and.w	r3, r3, #2
 8004b82:	60fb      	str	r3, [r7, #12]
 8004b84:	68fb      	ldr	r3, [r7, #12]
}
 8004b86:	bf00      	nop
 8004b88:	3730      	adds	r7, #48	@ 0x30
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	bd80      	pop	{r7, pc}
 8004b8e:	bf00      	nop
 8004b90:	40010000 	.word	0x40010000
 8004b94:	40023800 	.word	0x40023800
 8004b98:	40020000 	.word	0x40020000
 8004b9c:	40000400 	.word	0x40000400

08004ba0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b08a      	sub	sp, #40	@ 0x28
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ba8:	f107 0314 	add.w	r3, r7, #20
 8004bac:	2200      	movs	r2, #0
 8004bae:	601a      	str	r2, [r3, #0]
 8004bb0:	605a      	str	r2, [r3, #4]
 8004bb2:	609a      	str	r2, [r3, #8]
 8004bb4:	60da      	str	r2, [r3, #12]
 8004bb6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	4a24      	ldr	r2, [pc, #144]	@ (8004c50 <HAL_TIM_MspPostInit+0xb0>)
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	d11f      	bne.n	8004c02 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	613b      	str	r3, [r7, #16]
 8004bc6:	4b23      	ldr	r3, [pc, #140]	@ (8004c54 <HAL_TIM_MspPostInit+0xb4>)
 8004bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bca:	4a22      	ldr	r2, [pc, #136]	@ (8004c54 <HAL_TIM_MspPostInit+0xb4>)
 8004bcc:	f043 0301 	orr.w	r3, r3, #1
 8004bd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8004bd2:	4b20      	ldr	r3, [pc, #128]	@ (8004c54 <HAL_TIM_MspPostInit+0xb4>)
 8004bd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bd6:	f003 0301 	and.w	r3, r3, #1
 8004bda:	613b      	str	r3, [r7, #16]
 8004bdc:	693b      	ldr	r3, [r7, #16]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = AIN2_Pin|BIN1_Pin|BIN2_Pin|AIN1_Pin;
 8004bde:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8004be2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004be4:	2302      	movs	r3, #2
 8004be6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004be8:	2300      	movs	r3, #0
 8004bea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004bec:	2300      	movs	r3, #0
 8004bee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004bf4:	f107 0314 	add.w	r3, r7, #20
 8004bf8:	4619      	mov	r1, r3
 8004bfa:	4817      	ldr	r0, [pc, #92]	@ (8004c58 <HAL_TIM_MspPostInit+0xb8>)
 8004bfc:	f000 feea 	bl	80059d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8004c00:	e022      	b.n	8004c48 <HAL_TIM_MspPostInit+0xa8>
  else if(timHandle->Instance==TIM3)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	4a15      	ldr	r2, [pc, #84]	@ (8004c5c <HAL_TIM_MspPostInit+0xbc>)
 8004c08:	4293      	cmp	r3, r2
 8004c0a:	d11d      	bne.n	8004c48 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	60fb      	str	r3, [r7, #12]
 8004c10:	4b10      	ldr	r3, [pc, #64]	@ (8004c54 <HAL_TIM_MspPostInit+0xb4>)
 8004c12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c14:	4a0f      	ldr	r2, [pc, #60]	@ (8004c54 <HAL_TIM_MspPostInit+0xb4>)
 8004c16:	f043 0302 	orr.w	r3, r3, #2
 8004c1a:	6313      	str	r3, [r2, #48]	@ 0x30
 8004c1c:	4b0d      	ldr	r3, [pc, #52]	@ (8004c54 <HAL_TIM_MspPostInit+0xb4>)
 8004c1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c20:	f003 0302 	and.w	r3, r3, #2
 8004c24:	60fb      	str	r3, [r7, #12]
 8004c26:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = CIN2_Pin|CIN1_Pin|DIN1_Pin|DIN2_Pin;
 8004c28:	2333      	movs	r3, #51	@ 0x33
 8004c2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c2c:	2302      	movs	r3, #2
 8004c2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c30:	2300      	movs	r3, #0
 8004c32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c34:	2300      	movs	r3, #0
 8004c36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004c38:	2302      	movs	r3, #2
 8004c3a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c3c:	f107 0314 	add.w	r3, r7, #20
 8004c40:	4619      	mov	r1, r3
 8004c42:	4807      	ldr	r0, [pc, #28]	@ (8004c60 <HAL_TIM_MspPostInit+0xc0>)
 8004c44:	f000 fec6 	bl	80059d4 <HAL_GPIO_Init>
}
 8004c48:	bf00      	nop
 8004c4a:	3728      	adds	r7, #40	@ 0x28
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	bd80      	pop	{r7, pc}
 8004c50:	40010000 	.word	0x40010000
 8004c54:	40023800 	.word	0x40023800
 8004c58:	40020000 	.word	0x40020000
 8004c5c:	40000400 	.word	0x40000400
 8004c60:	40020400 	.word	0x40020400

08004c64 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004c68:	4b11      	ldr	r3, [pc, #68]	@ (8004cb0 <MX_USART1_UART_Init+0x4c>)
 8004c6a:	4a12      	ldr	r2, [pc, #72]	@ (8004cb4 <MX_USART1_UART_Init+0x50>)
 8004c6c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004c6e:	4b10      	ldr	r3, [pc, #64]	@ (8004cb0 <MX_USART1_UART_Init+0x4c>)
 8004c70:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004c74:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004c76:	4b0e      	ldr	r3, [pc, #56]	@ (8004cb0 <MX_USART1_UART_Init+0x4c>)
 8004c78:	2200      	movs	r2, #0
 8004c7a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004c7c:	4b0c      	ldr	r3, [pc, #48]	@ (8004cb0 <MX_USART1_UART_Init+0x4c>)
 8004c7e:	2200      	movs	r2, #0
 8004c80:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004c82:	4b0b      	ldr	r3, [pc, #44]	@ (8004cb0 <MX_USART1_UART_Init+0x4c>)
 8004c84:	2200      	movs	r2, #0
 8004c86:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004c88:	4b09      	ldr	r3, [pc, #36]	@ (8004cb0 <MX_USART1_UART_Init+0x4c>)
 8004c8a:	220c      	movs	r2, #12
 8004c8c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004c8e:	4b08      	ldr	r3, [pc, #32]	@ (8004cb0 <MX_USART1_UART_Init+0x4c>)
 8004c90:	2200      	movs	r2, #0
 8004c92:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004c94:	4b06      	ldr	r3, [pc, #24]	@ (8004cb0 <MX_USART1_UART_Init+0x4c>)
 8004c96:	2200      	movs	r2, #0
 8004c98:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004c9a:	4805      	ldr	r0, [pc, #20]	@ (8004cb0 <MX_USART1_UART_Init+0x4c>)
 8004c9c:	f004 fdda 	bl	8009854 <HAL_UART_Init>
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d001      	beq.n	8004caa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8004ca6:	f7ff fb55 	bl	8004354 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004caa:	bf00      	nop
 8004cac:	bd80      	pop	{r7, pc}
 8004cae:	bf00      	nop
 8004cb0:	20000ac8 	.word	0x20000ac8
 8004cb4:	40011000 	.word	0x40011000

08004cb8 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004cbc:	4b11      	ldr	r3, [pc, #68]	@ (8004d04 <MX_USART2_UART_Init+0x4c>)
 8004cbe:	4a12      	ldr	r2, [pc, #72]	@ (8004d08 <MX_USART2_UART_Init+0x50>)
 8004cc0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8004cc2:	4b10      	ldr	r3, [pc, #64]	@ (8004d04 <MX_USART2_UART_Init+0x4c>)
 8004cc4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8004cc8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004cca:	4b0e      	ldr	r3, [pc, #56]	@ (8004d04 <MX_USART2_UART_Init+0x4c>)
 8004ccc:	2200      	movs	r2, #0
 8004cce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004cd0:	4b0c      	ldr	r3, [pc, #48]	@ (8004d04 <MX_USART2_UART_Init+0x4c>)
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004cd6:	4b0b      	ldr	r3, [pc, #44]	@ (8004d04 <MX_USART2_UART_Init+0x4c>)
 8004cd8:	2200      	movs	r2, #0
 8004cda:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004cdc:	4b09      	ldr	r3, [pc, #36]	@ (8004d04 <MX_USART2_UART_Init+0x4c>)
 8004cde:	220c      	movs	r2, #12
 8004ce0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004ce2:	4b08      	ldr	r3, [pc, #32]	@ (8004d04 <MX_USART2_UART_Init+0x4c>)
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004ce8:	4b06      	ldr	r3, [pc, #24]	@ (8004d04 <MX_USART2_UART_Init+0x4c>)
 8004cea:	2200      	movs	r2, #0
 8004cec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004cee:	4805      	ldr	r0, [pc, #20]	@ (8004d04 <MX_USART2_UART_Init+0x4c>)
 8004cf0:	f004 fdb0 	bl	8009854 <HAL_UART_Init>
 8004cf4:	4603      	mov	r3, r0
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d001      	beq.n	8004cfe <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8004cfa:	f7ff fb2b 	bl	8004354 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004cfe:	bf00      	nop
 8004d00:	bd80      	pop	{r7, pc}
 8004d02:	bf00      	nop
 8004d04:	20000b10 	.word	0x20000b10
 8004d08:	40004400 	.word	0x40004400

08004d0c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b08c      	sub	sp, #48	@ 0x30
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d14:	f107 031c 	add.w	r3, r7, #28
 8004d18:	2200      	movs	r2, #0
 8004d1a:	601a      	str	r2, [r3, #0]
 8004d1c:	605a      	str	r2, [r3, #4]
 8004d1e:	609a      	str	r2, [r3, #8]
 8004d20:	60da      	str	r2, [r3, #12]
 8004d22:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	4a79      	ldr	r2, [pc, #484]	@ (8004f10 <HAL_UART_MspInit+0x204>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	f040 8082 	bne.w	8004e34 <HAL_UART_MspInit+0x128>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004d30:	2300      	movs	r3, #0
 8004d32:	61bb      	str	r3, [r7, #24]
 8004d34:	4b77      	ldr	r3, [pc, #476]	@ (8004f14 <HAL_UART_MspInit+0x208>)
 8004d36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d38:	4a76      	ldr	r2, [pc, #472]	@ (8004f14 <HAL_UART_MspInit+0x208>)
 8004d3a:	f043 0310 	orr.w	r3, r3, #16
 8004d3e:	6453      	str	r3, [r2, #68]	@ 0x44
 8004d40:	4b74      	ldr	r3, [pc, #464]	@ (8004f14 <HAL_UART_MspInit+0x208>)
 8004d42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d44:	f003 0310 	and.w	r3, r3, #16
 8004d48:	61bb      	str	r3, [r7, #24]
 8004d4a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	617b      	str	r3, [r7, #20]
 8004d50:	4b70      	ldr	r3, [pc, #448]	@ (8004f14 <HAL_UART_MspInit+0x208>)
 8004d52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d54:	4a6f      	ldr	r2, [pc, #444]	@ (8004f14 <HAL_UART_MspInit+0x208>)
 8004d56:	f043 0301 	orr.w	r3, r3, #1
 8004d5a:	6313      	str	r3, [r2, #48]	@ 0x30
 8004d5c:	4b6d      	ldr	r3, [pc, #436]	@ (8004f14 <HAL_UART_MspInit+0x208>)
 8004d5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d60:	f003 0301 	and.w	r3, r3, #1
 8004d64:	617b      	str	r3, [r7, #20]
 8004d66:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004d68:	2300      	movs	r3, #0
 8004d6a:	613b      	str	r3, [r7, #16]
 8004d6c:	4b69      	ldr	r3, [pc, #420]	@ (8004f14 <HAL_UART_MspInit+0x208>)
 8004d6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d70:	4a68      	ldr	r2, [pc, #416]	@ (8004f14 <HAL_UART_MspInit+0x208>)
 8004d72:	f043 0302 	orr.w	r3, r3, #2
 8004d76:	6313      	str	r3, [r2, #48]	@ 0x30
 8004d78:	4b66      	ldr	r3, [pc, #408]	@ (8004f14 <HAL_UART_MspInit+0x208>)
 8004d7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d7c:	f003 0302 	and.w	r3, r3, #2
 8004d80:	613b      	str	r3, [r7, #16]
 8004d82:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA15     ------> USART1_TX
    PB3     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004d84:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d8a:	2302      	movs	r3, #2
 8004d8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d8e:	2300      	movs	r3, #0
 8004d90:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004d92:	2303      	movs	r3, #3
 8004d94:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004d96:	2307      	movs	r3, #7
 8004d98:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d9a:	f107 031c 	add.w	r3, r7, #28
 8004d9e:	4619      	mov	r1, r3
 8004da0:	485d      	ldr	r0, [pc, #372]	@ (8004f18 <HAL_UART_MspInit+0x20c>)
 8004da2:	f000 fe17 	bl	80059d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004da6:	2308      	movs	r3, #8
 8004da8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004daa:	2302      	movs	r3, #2
 8004dac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dae:	2300      	movs	r3, #0
 8004db0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004db2:	2303      	movs	r3, #3
 8004db4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004db6:	2307      	movs	r3, #7
 8004db8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004dba:	f107 031c 	add.w	r3, r7, #28
 8004dbe:	4619      	mov	r1, r3
 8004dc0:	4856      	ldr	r0, [pc, #344]	@ (8004f1c <HAL_UART_MspInit+0x210>)
 8004dc2:	f000 fe07 	bl	80059d4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8004dc6:	4b56      	ldr	r3, [pc, #344]	@ (8004f20 <HAL_UART_MspInit+0x214>)
 8004dc8:	4a56      	ldr	r2, [pc, #344]	@ (8004f24 <HAL_UART_MspInit+0x218>)
 8004dca:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8004dcc:	4b54      	ldr	r3, [pc, #336]	@ (8004f20 <HAL_UART_MspInit+0x214>)
 8004dce:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8004dd2:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004dd4:	4b52      	ldr	r3, [pc, #328]	@ (8004f20 <HAL_UART_MspInit+0x214>)
 8004dd6:	2240      	movs	r2, #64	@ 0x40
 8004dd8:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004dda:	4b51      	ldr	r3, [pc, #324]	@ (8004f20 <HAL_UART_MspInit+0x214>)
 8004ddc:	2200      	movs	r2, #0
 8004dde:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004de0:	4b4f      	ldr	r3, [pc, #316]	@ (8004f20 <HAL_UART_MspInit+0x214>)
 8004de2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004de6:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004de8:	4b4d      	ldr	r3, [pc, #308]	@ (8004f20 <HAL_UART_MspInit+0x214>)
 8004dea:	2200      	movs	r2, #0
 8004dec:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004dee:	4b4c      	ldr	r3, [pc, #304]	@ (8004f20 <HAL_UART_MspInit+0x214>)
 8004df0:	2200      	movs	r2, #0
 8004df2:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8004df4:	4b4a      	ldr	r3, [pc, #296]	@ (8004f20 <HAL_UART_MspInit+0x214>)
 8004df6:	2200      	movs	r2, #0
 8004df8:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004dfa:	4b49      	ldr	r3, [pc, #292]	@ (8004f20 <HAL_UART_MspInit+0x214>)
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004e00:	4b47      	ldr	r3, [pc, #284]	@ (8004f20 <HAL_UART_MspInit+0x214>)
 8004e02:	2200      	movs	r2, #0
 8004e04:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8004e06:	4846      	ldr	r0, [pc, #280]	@ (8004f20 <HAL_UART_MspInit+0x214>)
 8004e08:	f000 f9e2 	bl	80051d0 <HAL_DMA_Init>
 8004e0c:	4603      	mov	r3, r0
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d001      	beq.n	8004e16 <HAL_UART_MspInit+0x10a>
    {
      Error_Handler();
 8004e12:	f7ff fa9f 	bl	8004354 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	4a41      	ldr	r2, [pc, #260]	@ (8004f20 <HAL_UART_MspInit+0x214>)
 8004e1a:	639a      	str	r2, [r3, #56]	@ 0x38
 8004e1c:	4a40      	ldr	r2, [pc, #256]	@ (8004f20 <HAL_UART_MspInit+0x214>)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8004e22:	2200      	movs	r2, #0
 8004e24:	2105      	movs	r1, #5
 8004e26:	2025      	movs	r0, #37	@ 0x25
 8004e28:	f000 f9a8 	bl	800517c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004e2c:	2025      	movs	r0, #37	@ 0x25
 8004e2e:	f000 f9c1 	bl	80051b4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8004e32:	e068      	b.n	8004f06 <HAL_UART_MspInit+0x1fa>
  else if(uartHandle->Instance==USART2)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	4a3b      	ldr	r2, [pc, #236]	@ (8004f28 <HAL_UART_MspInit+0x21c>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d163      	bne.n	8004f06 <HAL_UART_MspInit+0x1fa>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004e3e:	2300      	movs	r3, #0
 8004e40:	60fb      	str	r3, [r7, #12]
 8004e42:	4b34      	ldr	r3, [pc, #208]	@ (8004f14 <HAL_UART_MspInit+0x208>)
 8004e44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e46:	4a33      	ldr	r2, [pc, #204]	@ (8004f14 <HAL_UART_MspInit+0x208>)
 8004e48:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004e4e:	4b31      	ldr	r3, [pc, #196]	@ (8004f14 <HAL_UART_MspInit+0x208>)
 8004e50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e56:	60fb      	str	r3, [r7, #12]
 8004e58:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	60bb      	str	r3, [r7, #8]
 8004e5e:	4b2d      	ldr	r3, [pc, #180]	@ (8004f14 <HAL_UART_MspInit+0x208>)
 8004e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e62:	4a2c      	ldr	r2, [pc, #176]	@ (8004f14 <HAL_UART_MspInit+0x208>)
 8004e64:	f043 0301 	orr.w	r3, r3, #1
 8004e68:	6313      	str	r3, [r2, #48]	@ 0x30
 8004e6a:	4b2a      	ldr	r3, [pc, #168]	@ (8004f14 <HAL_UART_MspInit+0x208>)
 8004e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e6e:	f003 0301 	and.w	r3, r3, #1
 8004e72:	60bb      	str	r3, [r7, #8]
 8004e74:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004e76:	230c      	movs	r3, #12
 8004e78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e7a:	2302      	movs	r3, #2
 8004e7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e7e:	2300      	movs	r3, #0
 8004e80:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e82:	2303      	movs	r3, #3
 8004e84:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004e86:	2307      	movs	r3, #7
 8004e88:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e8a:	f107 031c 	add.w	r3, r7, #28
 8004e8e:	4619      	mov	r1, r3
 8004e90:	4821      	ldr	r0, [pc, #132]	@ (8004f18 <HAL_UART_MspInit+0x20c>)
 8004e92:	f000 fd9f 	bl	80059d4 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8004e96:	4b25      	ldr	r3, [pc, #148]	@ (8004f2c <HAL_UART_MspInit+0x220>)
 8004e98:	4a25      	ldr	r2, [pc, #148]	@ (8004f30 <HAL_UART_MspInit+0x224>)
 8004e9a:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8004e9c:	4b23      	ldr	r3, [pc, #140]	@ (8004f2c <HAL_UART_MspInit+0x220>)
 8004e9e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8004ea2:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004ea4:	4b21      	ldr	r3, [pc, #132]	@ (8004f2c <HAL_UART_MspInit+0x220>)
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004eaa:	4b20      	ldr	r3, [pc, #128]	@ (8004f2c <HAL_UART_MspInit+0x220>)
 8004eac:	2200      	movs	r2, #0
 8004eae:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004eb0:	4b1e      	ldr	r3, [pc, #120]	@ (8004f2c <HAL_UART_MspInit+0x220>)
 8004eb2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004eb6:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004eb8:	4b1c      	ldr	r3, [pc, #112]	@ (8004f2c <HAL_UART_MspInit+0x220>)
 8004eba:	2200      	movs	r2, #0
 8004ebc:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004ebe:	4b1b      	ldr	r3, [pc, #108]	@ (8004f2c <HAL_UART_MspInit+0x220>)
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8004ec4:	4b19      	ldr	r3, [pc, #100]	@ (8004f2c <HAL_UART_MspInit+0x220>)
 8004ec6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004eca:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8004ecc:	4b17      	ldr	r3, [pc, #92]	@ (8004f2c <HAL_UART_MspInit+0x220>)
 8004ece:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004ed2:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004ed4:	4b15      	ldr	r3, [pc, #84]	@ (8004f2c <HAL_UART_MspInit+0x220>)
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004eda:	4814      	ldr	r0, [pc, #80]	@ (8004f2c <HAL_UART_MspInit+0x220>)
 8004edc:	f000 f978 	bl	80051d0 <HAL_DMA_Init>
 8004ee0:	4603      	mov	r3, r0
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d001      	beq.n	8004eea <HAL_UART_MspInit+0x1de>
      Error_Handler();
 8004ee6:	f7ff fa35 	bl	8004354 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	4a0f      	ldr	r2, [pc, #60]	@ (8004f2c <HAL_UART_MspInit+0x220>)
 8004eee:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004ef0:	4a0e      	ldr	r2, [pc, #56]	@ (8004f2c <HAL_UART_MspInit+0x220>)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	2105      	movs	r1, #5
 8004efa:	2026      	movs	r0, #38	@ 0x26
 8004efc:	f000 f93e 	bl	800517c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004f00:	2026      	movs	r0, #38	@ 0x26
 8004f02:	f000 f957 	bl	80051b4 <HAL_NVIC_EnableIRQ>
}
 8004f06:	bf00      	nop
 8004f08:	3730      	adds	r7, #48	@ 0x30
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	bd80      	pop	{r7, pc}
 8004f0e:	bf00      	nop
 8004f10:	40011000 	.word	0x40011000
 8004f14:	40023800 	.word	0x40023800
 8004f18:	40020000 	.word	0x40020000
 8004f1c:	40020400 	.word	0x40020400
 8004f20:	20000b58 	.word	0x20000b58
 8004f24:	400264b8 	.word	0x400264b8
 8004f28:	40004400 	.word	0x40004400
 8004f2c:	20000bb8 	.word	0x20000bb8
 8004f30:	40026088 	.word	0x40026088

08004f34 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8004f34:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004f6c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004f38:	f7ff fbd2 	bl	80046e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004f3c:	480c      	ldr	r0, [pc, #48]	@ (8004f70 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004f3e:	490d      	ldr	r1, [pc, #52]	@ (8004f74 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004f40:	4a0d      	ldr	r2, [pc, #52]	@ (8004f78 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004f42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004f44:	e002      	b.n	8004f4c <LoopCopyDataInit>

08004f46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004f46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004f48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004f4a:	3304      	adds	r3, #4

08004f4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004f4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004f4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004f50:	d3f9      	bcc.n	8004f46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004f52:	4a0a      	ldr	r2, [pc, #40]	@ (8004f7c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004f54:	4c0a      	ldr	r4, [pc, #40]	@ (8004f80 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004f56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004f58:	e001      	b.n	8004f5e <LoopFillZerobss>

08004f5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004f5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004f5c:	3204      	adds	r2, #4

08004f5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004f5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004f60:	d3fb      	bcc.n	8004f5a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004f62:	f00b fcff 	bl	8010964 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004f66:	f7ff f89d 	bl	80040a4 <main>
  bx  lr    
 8004f6a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8004f6c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004f70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004f74:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8004f78:	080151a0 	.word	0x080151a0
  ldr r2, =_sbss
 8004f7c:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8004f80:	20005750 	.word	0x20005750

08004f84 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004f84:	e7fe      	b.n	8004f84 <ADC_IRQHandler>
	...

08004f88 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004f8c:	4b0e      	ldr	r3, [pc, #56]	@ (8004fc8 <HAL_Init+0x40>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	4a0d      	ldr	r2, [pc, #52]	@ (8004fc8 <HAL_Init+0x40>)
 8004f92:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004f96:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004f98:	4b0b      	ldr	r3, [pc, #44]	@ (8004fc8 <HAL_Init+0x40>)
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a0a      	ldr	r2, [pc, #40]	@ (8004fc8 <HAL_Init+0x40>)
 8004f9e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004fa2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004fa4:	4b08      	ldr	r3, [pc, #32]	@ (8004fc8 <HAL_Init+0x40>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	4a07      	ldr	r2, [pc, #28]	@ (8004fc8 <HAL_Init+0x40>)
 8004faa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004fae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004fb0:	2003      	movs	r0, #3
 8004fb2:	f000 f8d8 	bl	8005166 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004fb6:	200f      	movs	r0, #15
 8004fb8:	f7ff f9fe 	bl	80043b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004fbc:	f7ff f9d0 	bl	8004360 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004fc0:	2300      	movs	r3, #0
}
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	bd80      	pop	{r7, pc}
 8004fc6:	bf00      	nop
 8004fc8:	40023c00 	.word	0x40023c00

08004fcc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004fcc:	b480      	push	{r7}
 8004fce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004fd0:	4b06      	ldr	r3, [pc, #24]	@ (8004fec <HAL_IncTick+0x20>)
 8004fd2:	781b      	ldrb	r3, [r3, #0]
 8004fd4:	461a      	mov	r2, r3
 8004fd6:	4b06      	ldr	r3, [pc, #24]	@ (8004ff0 <HAL_IncTick+0x24>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	4413      	add	r3, r2
 8004fdc:	4a04      	ldr	r2, [pc, #16]	@ (8004ff0 <HAL_IncTick+0x24>)
 8004fde:	6013      	str	r3, [r2, #0]
}
 8004fe0:	bf00      	nop
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe8:	4770      	bx	lr
 8004fea:	bf00      	nop
 8004fec:	2000000c 	.word	0x2000000c
 8004ff0:	20000c18 	.word	0x20000c18

08004ff4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004ff4:	b480      	push	{r7}
 8004ff6:	af00      	add	r7, sp, #0
  return uwTick;
 8004ff8:	4b03      	ldr	r3, [pc, #12]	@ (8005008 <HAL_GetTick+0x14>)
 8004ffa:	681b      	ldr	r3, [r3, #0]
}
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	46bd      	mov	sp, r7
 8005000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005004:	4770      	bx	lr
 8005006:	bf00      	nop
 8005008:	20000c18 	.word	0x20000c18

0800500c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800500c:	b480      	push	{r7}
 800500e:	b085      	sub	sp, #20
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	f003 0307 	and.w	r3, r3, #7
 800501a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800501c:	4b0c      	ldr	r3, [pc, #48]	@ (8005050 <__NVIC_SetPriorityGrouping+0x44>)
 800501e:	68db      	ldr	r3, [r3, #12]
 8005020:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005022:	68ba      	ldr	r2, [r7, #8]
 8005024:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005028:	4013      	ands	r3, r2
 800502a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005030:	68bb      	ldr	r3, [r7, #8]
 8005032:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005034:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005038:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800503c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800503e:	4a04      	ldr	r2, [pc, #16]	@ (8005050 <__NVIC_SetPriorityGrouping+0x44>)
 8005040:	68bb      	ldr	r3, [r7, #8]
 8005042:	60d3      	str	r3, [r2, #12]
}
 8005044:	bf00      	nop
 8005046:	3714      	adds	r7, #20
 8005048:	46bd      	mov	sp, r7
 800504a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504e:	4770      	bx	lr
 8005050:	e000ed00 	.word	0xe000ed00

08005054 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005054:	b480      	push	{r7}
 8005056:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005058:	4b04      	ldr	r3, [pc, #16]	@ (800506c <__NVIC_GetPriorityGrouping+0x18>)
 800505a:	68db      	ldr	r3, [r3, #12]
 800505c:	0a1b      	lsrs	r3, r3, #8
 800505e:	f003 0307 	and.w	r3, r3, #7
}
 8005062:	4618      	mov	r0, r3
 8005064:	46bd      	mov	sp, r7
 8005066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506a:	4770      	bx	lr
 800506c:	e000ed00 	.word	0xe000ed00

08005070 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005070:	b480      	push	{r7}
 8005072:	b083      	sub	sp, #12
 8005074:	af00      	add	r7, sp, #0
 8005076:	4603      	mov	r3, r0
 8005078:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800507a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800507e:	2b00      	cmp	r3, #0
 8005080:	db0b      	blt.n	800509a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005082:	79fb      	ldrb	r3, [r7, #7]
 8005084:	f003 021f 	and.w	r2, r3, #31
 8005088:	4907      	ldr	r1, [pc, #28]	@ (80050a8 <__NVIC_EnableIRQ+0x38>)
 800508a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800508e:	095b      	lsrs	r3, r3, #5
 8005090:	2001      	movs	r0, #1
 8005092:	fa00 f202 	lsl.w	r2, r0, r2
 8005096:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800509a:	bf00      	nop
 800509c:	370c      	adds	r7, #12
 800509e:	46bd      	mov	sp, r7
 80050a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a4:	4770      	bx	lr
 80050a6:	bf00      	nop
 80050a8:	e000e100 	.word	0xe000e100

080050ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80050ac:	b480      	push	{r7}
 80050ae:	b083      	sub	sp, #12
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	4603      	mov	r3, r0
 80050b4:	6039      	str	r1, [r7, #0]
 80050b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80050b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	db0a      	blt.n	80050d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	b2da      	uxtb	r2, r3
 80050c4:	490c      	ldr	r1, [pc, #48]	@ (80050f8 <__NVIC_SetPriority+0x4c>)
 80050c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050ca:	0112      	lsls	r2, r2, #4
 80050cc:	b2d2      	uxtb	r2, r2
 80050ce:	440b      	add	r3, r1
 80050d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80050d4:	e00a      	b.n	80050ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	b2da      	uxtb	r2, r3
 80050da:	4908      	ldr	r1, [pc, #32]	@ (80050fc <__NVIC_SetPriority+0x50>)
 80050dc:	79fb      	ldrb	r3, [r7, #7]
 80050de:	f003 030f 	and.w	r3, r3, #15
 80050e2:	3b04      	subs	r3, #4
 80050e4:	0112      	lsls	r2, r2, #4
 80050e6:	b2d2      	uxtb	r2, r2
 80050e8:	440b      	add	r3, r1
 80050ea:	761a      	strb	r2, [r3, #24]
}
 80050ec:	bf00      	nop
 80050ee:	370c      	adds	r7, #12
 80050f0:	46bd      	mov	sp, r7
 80050f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f6:	4770      	bx	lr
 80050f8:	e000e100 	.word	0xe000e100
 80050fc:	e000ed00 	.word	0xe000ed00

08005100 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005100:	b480      	push	{r7}
 8005102:	b089      	sub	sp, #36	@ 0x24
 8005104:	af00      	add	r7, sp, #0
 8005106:	60f8      	str	r0, [r7, #12]
 8005108:	60b9      	str	r1, [r7, #8]
 800510a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	f003 0307 	and.w	r3, r3, #7
 8005112:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005114:	69fb      	ldr	r3, [r7, #28]
 8005116:	f1c3 0307 	rsb	r3, r3, #7
 800511a:	2b04      	cmp	r3, #4
 800511c:	bf28      	it	cs
 800511e:	2304      	movcs	r3, #4
 8005120:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005122:	69fb      	ldr	r3, [r7, #28]
 8005124:	3304      	adds	r3, #4
 8005126:	2b06      	cmp	r3, #6
 8005128:	d902      	bls.n	8005130 <NVIC_EncodePriority+0x30>
 800512a:	69fb      	ldr	r3, [r7, #28]
 800512c:	3b03      	subs	r3, #3
 800512e:	e000      	b.n	8005132 <NVIC_EncodePriority+0x32>
 8005130:	2300      	movs	r3, #0
 8005132:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005134:	f04f 32ff 	mov.w	r2, #4294967295
 8005138:	69bb      	ldr	r3, [r7, #24]
 800513a:	fa02 f303 	lsl.w	r3, r2, r3
 800513e:	43da      	mvns	r2, r3
 8005140:	68bb      	ldr	r3, [r7, #8]
 8005142:	401a      	ands	r2, r3
 8005144:	697b      	ldr	r3, [r7, #20]
 8005146:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005148:	f04f 31ff 	mov.w	r1, #4294967295
 800514c:	697b      	ldr	r3, [r7, #20]
 800514e:	fa01 f303 	lsl.w	r3, r1, r3
 8005152:	43d9      	mvns	r1, r3
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005158:	4313      	orrs	r3, r2
         );
}
 800515a:	4618      	mov	r0, r3
 800515c:	3724      	adds	r7, #36	@ 0x24
 800515e:	46bd      	mov	sp, r7
 8005160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005164:	4770      	bx	lr

08005166 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005166:	b580      	push	{r7, lr}
 8005168:	b082      	sub	sp, #8
 800516a:	af00      	add	r7, sp, #0
 800516c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800516e:	6878      	ldr	r0, [r7, #4]
 8005170:	f7ff ff4c 	bl	800500c <__NVIC_SetPriorityGrouping>
}
 8005174:	bf00      	nop
 8005176:	3708      	adds	r7, #8
 8005178:	46bd      	mov	sp, r7
 800517a:	bd80      	pop	{r7, pc}

0800517c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800517c:	b580      	push	{r7, lr}
 800517e:	b086      	sub	sp, #24
 8005180:	af00      	add	r7, sp, #0
 8005182:	4603      	mov	r3, r0
 8005184:	60b9      	str	r1, [r7, #8]
 8005186:	607a      	str	r2, [r7, #4]
 8005188:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800518a:	2300      	movs	r3, #0
 800518c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800518e:	f7ff ff61 	bl	8005054 <__NVIC_GetPriorityGrouping>
 8005192:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005194:	687a      	ldr	r2, [r7, #4]
 8005196:	68b9      	ldr	r1, [r7, #8]
 8005198:	6978      	ldr	r0, [r7, #20]
 800519a:	f7ff ffb1 	bl	8005100 <NVIC_EncodePriority>
 800519e:	4602      	mov	r2, r0
 80051a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80051a4:	4611      	mov	r1, r2
 80051a6:	4618      	mov	r0, r3
 80051a8:	f7ff ff80 	bl	80050ac <__NVIC_SetPriority>
}
 80051ac:	bf00      	nop
 80051ae:	3718      	adds	r7, #24
 80051b0:	46bd      	mov	sp, r7
 80051b2:	bd80      	pop	{r7, pc}

080051b4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b082      	sub	sp, #8
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	4603      	mov	r3, r0
 80051bc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80051be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051c2:	4618      	mov	r0, r3
 80051c4:	f7ff ff54 	bl	8005070 <__NVIC_EnableIRQ>
}
 80051c8:	bf00      	nop
 80051ca:	3708      	adds	r7, #8
 80051cc:	46bd      	mov	sp, r7
 80051ce:	bd80      	pop	{r7, pc}

080051d0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80051d0:	b580      	push	{r7, lr}
 80051d2:	b086      	sub	sp, #24
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80051d8:	2300      	movs	r3, #0
 80051da:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80051dc:	f7ff ff0a 	bl	8004ff4 <HAL_GetTick>
 80051e0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d101      	bne.n	80051ec <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80051e8:	2301      	movs	r3, #1
 80051ea:	e099      	b.n	8005320 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2202      	movs	r2, #2
 80051f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2200      	movs	r2, #0
 80051f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	681a      	ldr	r2, [r3, #0]
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f022 0201 	bic.w	r2, r2, #1
 800520a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800520c:	e00f      	b.n	800522e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800520e:	f7ff fef1 	bl	8004ff4 <HAL_GetTick>
 8005212:	4602      	mov	r2, r0
 8005214:	693b      	ldr	r3, [r7, #16]
 8005216:	1ad3      	subs	r3, r2, r3
 8005218:	2b05      	cmp	r3, #5
 800521a:	d908      	bls.n	800522e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2220      	movs	r2, #32
 8005220:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	2203      	movs	r2, #3
 8005226:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800522a:	2303      	movs	r3, #3
 800522c:	e078      	b.n	8005320 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f003 0301 	and.w	r3, r3, #1
 8005238:	2b00      	cmp	r3, #0
 800523a:	d1e8      	bne.n	800520e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005244:	697a      	ldr	r2, [r7, #20]
 8005246:	4b38      	ldr	r3, [pc, #224]	@ (8005328 <HAL_DMA_Init+0x158>)
 8005248:	4013      	ands	r3, r2
 800524a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	685a      	ldr	r2, [r3, #4]
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	689b      	ldr	r3, [r3, #8]
 8005254:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800525a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	691b      	ldr	r3, [r3, #16]
 8005260:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005266:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	699b      	ldr	r3, [r3, #24]
 800526c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005272:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	6a1b      	ldr	r3, [r3, #32]
 8005278:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800527a:	697a      	ldr	r2, [r7, #20]
 800527c:	4313      	orrs	r3, r2
 800527e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005284:	2b04      	cmp	r3, #4
 8005286:	d107      	bne.n	8005298 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005290:	4313      	orrs	r3, r2
 8005292:	697a      	ldr	r2, [r7, #20]
 8005294:	4313      	orrs	r3, r2
 8005296:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	697a      	ldr	r2, [r7, #20]
 800529e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	695b      	ldr	r3, [r3, #20]
 80052a6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80052a8:	697b      	ldr	r3, [r7, #20]
 80052aa:	f023 0307 	bic.w	r3, r3, #7
 80052ae:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052b4:	697a      	ldr	r2, [r7, #20]
 80052b6:	4313      	orrs	r3, r2
 80052b8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052be:	2b04      	cmp	r3, #4
 80052c0:	d117      	bne.n	80052f2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052c6:	697a      	ldr	r2, [r7, #20]
 80052c8:	4313      	orrs	r3, r2
 80052ca:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d00e      	beq.n	80052f2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80052d4:	6878      	ldr	r0, [r7, #4]
 80052d6:	f000 fb01 	bl	80058dc <DMA_CheckFifoParam>
 80052da:	4603      	mov	r3, r0
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d008      	beq.n	80052f2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2240      	movs	r2, #64	@ 0x40
 80052e4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2201      	movs	r2, #1
 80052ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80052ee:	2301      	movs	r3, #1
 80052f0:	e016      	b.n	8005320 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	697a      	ldr	r2, [r7, #20]
 80052f8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80052fa:	6878      	ldr	r0, [r7, #4]
 80052fc:	f000 fab8 	bl	8005870 <DMA_CalcBaseAndBitshift>
 8005300:	4603      	mov	r3, r0
 8005302:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005308:	223f      	movs	r2, #63	@ 0x3f
 800530a:	409a      	lsls	r2, r3
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2200      	movs	r2, #0
 8005314:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2201      	movs	r2, #1
 800531a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800531e:	2300      	movs	r3, #0
}
 8005320:	4618      	mov	r0, r3
 8005322:	3718      	adds	r7, #24
 8005324:	46bd      	mov	sp, r7
 8005326:	bd80      	pop	{r7, pc}
 8005328:	f010803f 	.word	0xf010803f

0800532c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800532c:	b580      	push	{r7, lr}
 800532e:	b086      	sub	sp, #24
 8005330:	af00      	add	r7, sp, #0
 8005332:	60f8      	str	r0, [r7, #12]
 8005334:	60b9      	str	r1, [r7, #8]
 8005336:	607a      	str	r2, [r7, #4]
 8005338:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800533a:	2300      	movs	r3, #0
 800533c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005342:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800534a:	2b01      	cmp	r3, #1
 800534c:	d101      	bne.n	8005352 <HAL_DMA_Start_IT+0x26>
 800534e:	2302      	movs	r3, #2
 8005350:	e040      	b.n	80053d4 <HAL_DMA_Start_IT+0xa8>
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	2201      	movs	r2, #1
 8005356:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005360:	b2db      	uxtb	r3, r3
 8005362:	2b01      	cmp	r3, #1
 8005364:	d12f      	bne.n	80053c6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	2202      	movs	r2, #2
 800536a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	2200      	movs	r2, #0
 8005372:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	687a      	ldr	r2, [r7, #4]
 8005378:	68b9      	ldr	r1, [r7, #8]
 800537a:	68f8      	ldr	r0, [r7, #12]
 800537c:	f000 fa4a 	bl	8005814 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005384:	223f      	movs	r2, #63	@ 0x3f
 8005386:	409a      	lsls	r2, r3
 8005388:	693b      	ldr	r3, [r7, #16]
 800538a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	681a      	ldr	r2, [r3, #0]
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f042 0216 	orr.w	r2, r2, #22
 800539a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d007      	beq.n	80053b4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	681a      	ldr	r2, [r3, #0]
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f042 0208 	orr.w	r2, r2, #8
 80053b2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	681a      	ldr	r2, [r3, #0]
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f042 0201 	orr.w	r2, r2, #1
 80053c2:	601a      	str	r2, [r3, #0]
 80053c4:	e005      	b.n	80053d2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	2200      	movs	r2, #0
 80053ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80053ce:	2302      	movs	r3, #2
 80053d0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80053d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80053d4:	4618      	mov	r0, r3
 80053d6:	3718      	adds	r7, #24
 80053d8:	46bd      	mov	sp, r7
 80053da:	bd80      	pop	{r7, pc}

080053dc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80053dc:	b580      	push	{r7, lr}
 80053de:	b084      	sub	sp, #16
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053e8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80053ea:	f7ff fe03 	bl	8004ff4 <HAL_GetTick>
 80053ee:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80053f6:	b2db      	uxtb	r3, r3
 80053f8:	2b02      	cmp	r3, #2
 80053fa:	d008      	beq.n	800540e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2280      	movs	r2, #128	@ 0x80
 8005400:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2200      	movs	r2, #0
 8005406:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800540a:	2301      	movs	r3, #1
 800540c:	e052      	b.n	80054b4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	681a      	ldr	r2, [r3, #0]
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f022 0216 	bic.w	r2, r2, #22
 800541c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	695a      	ldr	r2, [r3, #20]
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800542c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005432:	2b00      	cmp	r3, #0
 8005434:	d103      	bne.n	800543e <HAL_DMA_Abort+0x62>
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800543a:	2b00      	cmp	r3, #0
 800543c:	d007      	beq.n	800544e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	681a      	ldr	r2, [r3, #0]
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f022 0208 	bic.w	r2, r2, #8
 800544c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	681a      	ldr	r2, [r3, #0]
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f022 0201 	bic.w	r2, r2, #1
 800545c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800545e:	e013      	b.n	8005488 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005460:	f7ff fdc8 	bl	8004ff4 <HAL_GetTick>
 8005464:	4602      	mov	r2, r0
 8005466:	68bb      	ldr	r3, [r7, #8]
 8005468:	1ad3      	subs	r3, r2, r3
 800546a:	2b05      	cmp	r3, #5
 800546c:	d90c      	bls.n	8005488 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2220      	movs	r2, #32
 8005472:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2203      	movs	r2, #3
 8005478:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2200      	movs	r2, #0
 8005480:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8005484:	2303      	movs	r3, #3
 8005486:	e015      	b.n	80054b4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f003 0301 	and.w	r3, r3, #1
 8005492:	2b00      	cmp	r3, #0
 8005494:	d1e4      	bne.n	8005460 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800549a:	223f      	movs	r2, #63	@ 0x3f
 800549c:	409a      	lsls	r2, r3
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2201      	movs	r2, #1
 80054a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2200      	movs	r2, #0
 80054ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80054b2:	2300      	movs	r3, #0
}
 80054b4:	4618      	mov	r0, r3
 80054b6:	3710      	adds	r7, #16
 80054b8:	46bd      	mov	sp, r7
 80054ba:	bd80      	pop	{r7, pc}

080054bc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80054bc:	b480      	push	{r7}
 80054be:	b083      	sub	sp, #12
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80054ca:	b2db      	uxtb	r3, r3
 80054cc:	2b02      	cmp	r3, #2
 80054ce:	d004      	beq.n	80054da <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2280      	movs	r2, #128	@ 0x80
 80054d4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80054d6:	2301      	movs	r3, #1
 80054d8:	e00c      	b.n	80054f4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2205      	movs	r2, #5
 80054de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	681a      	ldr	r2, [r3, #0]
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f022 0201 	bic.w	r2, r2, #1
 80054f0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80054f2:	2300      	movs	r3, #0
}
 80054f4:	4618      	mov	r0, r3
 80054f6:	370c      	adds	r7, #12
 80054f8:	46bd      	mov	sp, r7
 80054fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fe:	4770      	bx	lr

08005500 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005500:	b580      	push	{r7, lr}
 8005502:	b086      	sub	sp, #24
 8005504:	af00      	add	r7, sp, #0
 8005506:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005508:	2300      	movs	r3, #0
 800550a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800550c:	4b8e      	ldr	r3, [pc, #568]	@ (8005748 <HAL_DMA_IRQHandler+0x248>)
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	4a8e      	ldr	r2, [pc, #568]	@ (800574c <HAL_DMA_IRQHandler+0x24c>)
 8005512:	fba2 2303 	umull	r2, r3, r2, r3
 8005516:	0a9b      	lsrs	r3, r3, #10
 8005518:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800551e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005520:	693b      	ldr	r3, [r7, #16]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800552a:	2208      	movs	r2, #8
 800552c:	409a      	lsls	r2, r3
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	4013      	ands	r3, r2
 8005532:	2b00      	cmp	r3, #0
 8005534:	d01a      	beq.n	800556c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f003 0304 	and.w	r3, r3, #4
 8005540:	2b00      	cmp	r3, #0
 8005542:	d013      	beq.n	800556c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	681a      	ldr	r2, [r3, #0]
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f022 0204 	bic.w	r2, r2, #4
 8005552:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005558:	2208      	movs	r2, #8
 800555a:	409a      	lsls	r2, r3
 800555c:	693b      	ldr	r3, [r7, #16]
 800555e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005564:	f043 0201 	orr.w	r2, r3, #1
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005570:	2201      	movs	r2, #1
 8005572:	409a      	lsls	r2, r3
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	4013      	ands	r3, r2
 8005578:	2b00      	cmp	r3, #0
 800557a:	d012      	beq.n	80055a2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	695b      	ldr	r3, [r3, #20]
 8005582:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005586:	2b00      	cmp	r3, #0
 8005588:	d00b      	beq.n	80055a2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800558e:	2201      	movs	r2, #1
 8005590:	409a      	lsls	r2, r3
 8005592:	693b      	ldr	r3, [r7, #16]
 8005594:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800559a:	f043 0202 	orr.w	r2, r3, #2
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055a6:	2204      	movs	r2, #4
 80055a8:	409a      	lsls	r2, r3
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	4013      	ands	r3, r2
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d012      	beq.n	80055d8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f003 0302 	and.w	r3, r3, #2
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d00b      	beq.n	80055d8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055c4:	2204      	movs	r2, #4
 80055c6:	409a      	lsls	r2, r3
 80055c8:	693b      	ldr	r3, [r7, #16]
 80055ca:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055d0:	f043 0204 	orr.w	r2, r3, #4
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055dc:	2210      	movs	r2, #16
 80055de:	409a      	lsls	r2, r3
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	4013      	ands	r3, r2
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d043      	beq.n	8005670 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f003 0308 	and.w	r3, r3, #8
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d03c      	beq.n	8005670 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055fa:	2210      	movs	r2, #16
 80055fc:	409a      	lsls	r2, r3
 80055fe:	693b      	ldr	r3, [r7, #16]
 8005600:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800560c:	2b00      	cmp	r3, #0
 800560e:	d018      	beq.n	8005642 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800561a:	2b00      	cmp	r3, #0
 800561c:	d108      	bne.n	8005630 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005622:	2b00      	cmp	r3, #0
 8005624:	d024      	beq.n	8005670 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800562a:	6878      	ldr	r0, [r7, #4]
 800562c:	4798      	blx	r3
 800562e:	e01f      	b.n	8005670 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005634:	2b00      	cmp	r3, #0
 8005636:	d01b      	beq.n	8005670 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800563c:	6878      	ldr	r0, [r7, #4]
 800563e:	4798      	blx	r3
 8005640:	e016      	b.n	8005670 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800564c:	2b00      	cmp	r3, #0
 800564e:	d107      	bne.n	8005660 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	681a      	ldr	r2, [r3, #0]
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f022 0208 	bic.w	r2, r2, #8
 800565e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005664:	2b00      	cmp	r3, #0
 8005666:	d003      	beq.n	8005670 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800566c:	6878      	ldr	r0, [r7, #4]
 800566e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005674:	2220      	movs	r2, #32
 8005676:	409a      	lsls	r2, r3
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	4013      	ands	r3, r2
 800567c:	2b00      	cmp	r3, #0
 800567e:	f000 808f 	beq.w	80057a0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f003 0310 	and.w	r3, r3, #16
 800568c:	2b00      	cmp	r3, #0
 800568e:	f000 8087 	beq.w	80057a0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005696:	2220      	movs	r2, #32
 8005698:	409a      	lsls	r2, r3
 800569a:	693b      	ldr	r3, [r7, #16]
 800569c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80056a4:	b2db      	uxtb	r3, r3
 80056a6:	2b05      	cmp	r3, #5
 80056a8:	d136      	bne.n	8005718 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	681a      	ldr	r2, [r3, #0]
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f022 0216 	bic.w	r2, r2, #22
 80056b8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	695a      	ldr	r2, [r3, #20]
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80056c8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d103      	bne.n	80056da <HAL_DMA_IRQHandler+0x1da>
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d007      	beq.n	80056ea <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	681a      	ldr	r2, [r3, #0]
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f022 0208 	bic.w	r2, r2, #8
 80056e8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056ee:	223f      	movs	r2, #63	@ 0x3f
 80056f0:	409a      	lsls	r2, r3
 80056f2:	693b      	ldr	r3, [r7, #16]
 80056f4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	2201      	movs	r2, #1
 80056fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	2200      	movs	r2, #0
 8005702:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800570a:	2b00      	cmp	r3, #0
 800570c:	d07e      	beq.n	800580c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005712:	6878      	ldr	r0, [r7, #4]
 8005714:	4798      	blx	r3
        }
        return;
 8005716:	e079      	b.n	800580c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005722:	2b00      	cmp	r3, #0
 8005724:	d01d      	beq.n	8005762 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005730:	2b00      	cmp	r3, #0
 8005732:	d10d      	bne.n	8005750 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005738:	2b00      	cmp	r3, #0
 800573a:	d031      	beq.n	80057a0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005740:	6878      	ldr	r0, [r7, #4]
 8005742:	4798      	blx	r3
 8005744:	e02c      	b.n	80057a0 <HAL_DMA_IRQHandler+0x2a0>
 8005746:	bf00      	nop
 8005748:	20000004 	.word	0x20000004
 800574c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005754:	2b00      	cmp	r3, #0
 8005756:	d023      	beq.n	80057a0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800575c:	6878      	ldr	r0, [r7, #4]
 800575e:	4798      	blx	r3
 8005760:	e01e      	b.n	80057a0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800576c:	2b00      	cmp	r3, #0
 800576e:	d10f      	bne.n	8005790 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	681a      	ldr	r2, [r3, #0]
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f022 0210 	bic.w	r2, r2, #16
 800577e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2201      	movs	r2, #1
 8005784:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2200      	movs	r2, #0
 800578c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005794:	2b00      	cmp	r3, #0
 8005796:	d003      	beq.n	80057a0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800579c:	6878      	ldr	r0, [r7, #4]
 800579e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d032      	beq.n	800580e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057ac:	f003 0301 	and.w	r3, r3, #1
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d022      	beq.n	80057fa <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2205      	movs	r2, #5
 80057b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	681a      	ldr	r2, [r3, #0]
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f022 0201 	bic.w	r2, r2, #1
 80057ca:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80057cc:	68bb      	ldr	r3, [r7, #8]
 80057ce:	3301      	adds	r3, #1
 80057d0:	60bb      	str	r3, [r7, #8]
 80057d2:	697a      	ldr	r2, [r7, #20]
 80057d4:	429a      	cmp	r2, r3
 80057d6:	d307      	bcc.n	80057e8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f003 0301 	and.w	r3, r3, #1
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d1f2      	bne.n	80057cc <HAL_DMA_IRQHandler+0x2cc>
 80057e6:	e000      	b.n	80057ea <HAL_DMA_IRQHandler+0x2ea>
          break;
 80057e8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2201      	movs	r2, #1
 80057ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2200      	movs	r2, #0
 80057f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d005      	beq.n	800580e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005806:	6878      	ldr	r0, [r7, #4]
 8005808:	4798      	blx	r3
 800580a:	e000      	b.n	800580e <HAL_DMA_IRQHandler+0x30e>
        return;
 800580c:	bf00      	nop
    }
  }
}
 800580e:	3718      	adds	r7, #24
 8005810:	46bd      	mov	sp, r7
 8005812:	bd80      	pop	{r7, pc}

08005814 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005814:	b480      	push	{r7}
 8005816:	b085      	sub	sp, #20
 8005818:	af00      	add	r7, sp, #0
 800581a:	60f8      	str	r0, [r7, #12]
 800581c:	60b9      	str	r1, [r7, #8]
 800581e:	607a      	str	r2, [r7, #4]
 8005820:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	681a      	ldr	r2, [r3, #0]
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005830:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	683a      	ldr	r2, [r7, #0]
 8005838:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	689b      	ldr	r3, [r3, #8]
 800583e:	2b40      	cmp	r3, #64	@ 0x40
 8005840:	d108      	bne.n	8005854 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	687a      	ldr	r2, [r7, #4]
 8005848:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	68ba      	ldr	r2, [r7, #8]
 8005850:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005852:	e007      	b.n	8005864 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	68ba      	ldr	r2, [r7, #8]
 800585a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	687a      	ldr	r2, [r7, #4]
 8005862:	60da      	str	r2, [r3, #12]
}
 8005864:	bf00      	nop
 8005866:	3714      	adds	r7, #20
 8005868:	46bd      	mov	sp, r7
 800586a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586e:	4770      	bx	lr

08005870 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005870:	b480      	push	{r7}
 8005872:	b085      	sub	sp, #20
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	b2db      	uxtb	r3, r3
 800587e:	3b10      	subs	r3, #16
 8005880:	4a14      	ldr	r2, [pc, #80]	@ (80058d4 <DMA_CalcBaseAndBitshift+0x64>)
 8005882:	fba2 2303 	umull	r2, r3, r2, r3
 8005886:	091b      	lsrs	r3, r3, #4
 8005888:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800588a:	4a13      	ldr	r2, [pc, #76]	@ (80058d8 <DMA_CalcBaseAndBitshift+0x68>)
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	4413      	add	r3, r2
 8005890:	781b      	ldrb	r3, [r3, #0]
 8005892:	461a      	mov	r2, r3
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	2b03      	cmp	r3, #3
 800589c:	d909      	bls.n	80058b2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80058a6:	f023 0303 	bic.w	r3, r3, #3
 80058aa:	1d1a      	adds	r2, r3, #4
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	659a      	str	r2, [r3, #88]	@ 0x58
 80058b0:	e007      	b.n	80058c2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80058ba:	f023 0303 	bic.w	r3, r3, #3
 80058be:	687a      	ldr	r2, [r7, #4]
 80058c0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80058c6:	4618      	mov	r0, r3
 80058c8:	3714      	adds	r7, #20
 80058ca:	46bd      	mov	sp, r7
 80058cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d0:	4770      	bx	lr
 80058d2:	bf00      	nop
 80058d4:	aaaaaaab 	.word	0xaaaaaaab
 80058d8:	08014af8 	.word	0x08014af8

080058dc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80058dc:	b480      	push	{r7}
 80058de:	b085      	sub	sp, #20
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80058e4:	2300      	movs	r3, #0
 80058e6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058ec:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	699b      	ldr	r3, [r3, #24]
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d11f      	bne.n	8005936 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80058f6:	68bb      	ldr	r3, [r7, #8]
 80058f8:	2b03      	cmp	r3, #3
 80058fa:	d856      	bhi.n	80059aa <DMA_CheckFifoParam+0xce>
 80058fc:	a201      	add	r2, pc, #4	@ (adr r2, 8005904 <DMA_CheckFifoParam+0x28>)
 80058fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005902:	bf00      	nop
 8005904:	08005915 	.word	0x08005915
 8005908:	08005927 	.word	0x08005927
 800590c:	08005915 	.word	0x08005915
 8005910:	080059ab 	.word	0x080059ab
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005918:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800591c:	2b00      	cmp	r3, #0
 800591e:	d046      	beq.n	80059ae <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005920:	2301      	movs	r3, #1
 8005922:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005924:	e043      	b.n	80059ae <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800592a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800592e:	d140      	bne.n	80059b2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005930:	2301      	movs	r3, #1
 8005932:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005934:	e03d      	b.n	80059b2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	699b      	ldr	r3, [r3, #24]
 800593a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800593e:	d121      	bne.n	8005984 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005940:	68bb      	ldr	r3, [r7, #8]
 8005942:	2b03      	cmp	r3, #3
 8005944:	d837      	bhi.n	80059b6 <DMA_CheckFifoParam+0xda>
 8005946:	a201      	add	r2, pc, #4	@ (adr r2, 800594c <DMA_CheckFifoParam+0x70>)
 8005948:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800594c:	0800595d 	.word	0x0800595d
 8005950:	08005963 	.word	0x08005963
 8005954:	0800595d 	.word	0x0800595d
 8005958:	08005975 	.word	0x08005975
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800595c:	2301      	movs	r3, #1
 800595e:	73fb      	strb	r3, [r7, #15]
      break;
 8005960:	e030      	b.n	80059c4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005966:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800596a:	2b00      	cmp	r3, #0
 800596c:	d025      	beq.n	80059ba <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800596e:	2301      	movs	r3, #1
 8005970:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005972:	e022      	b.n	80059ba <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005978:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800597c:	d11f      	bne.n	80059be <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800597e:	2301      	movs	r3, #1
 8005980:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005982:	e01c      	b.n	80059be <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005984:	68bb      	ldr	r3, [r7, #8]
 8005986:	2b02      	cmp	r3, #2
 8005988:	d903      	bls.n	8005992 <DMA_CheckFifoParam+0xb6>
 800598a:	68bb      	ldr	r3, [r7, #8]
 800598c:	2b03      	cmp	r3, #3
 800598e:	d003      	beq.n	8005998 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005990:	e018      	b.n	80059c4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005992:	2301      	movs	r3, #1
 8005994:	73fb      	strb	r3, [r7, #15]
      break;
 8005996:	e015      	b.n	80059c4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800599c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d00e      	beq.n	80059c2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80059a4:	2301      	movs	r3, #1
 80059a6:	73fb      	strb	r3, [r7, #15]
      break;
 80059a8:	e00b      	b.n	80059c2 <DMA_CheckFifoParam+0xe6>
      break;
 80059aa:	bf00      	nop
 80059ac:	e00a      	b.n	80059c4 <DMA_CheckFifoParam+0xe8>
      break;
 80059ae:	bf00      	nop
 80059b0:	e008      	b.n	80059c4 <DMA_CheckFifoParam+0xe8>
      break;
 80059b2:	bf00      	nop
 80059b4:	e006      	b.n	80059c4 <DMA_CheckFifoParam+0xe8>
      break;
 80059b6:	bf00      	nop
 80059b8:	e004      	b.n	80059c4 <DMA_CheckFifoParam+0xe8>
      break;
 80059ba:	bf00      	nop
 80059bc:	e002      	b.n	80059c4 <DMA_CheckFifoParam+0xe8>
      break;   
 80059be:	bf00      	nop
 80059c0:	e000      	b.n	80059c4 <DMA_CheckFifoParam+0xe8>
      break;
 80059c2:	bf00      	nop
    }
  } 
  
  return status; 
 80059c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80059c6:	4618      	mov	r0, r3
 80059c8:	3714      	adds	r7, #20
 80059ca:	46bd      	mov	sp, r7
 80059cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d0:	4770      	bx	lr
 80059d2:	bf00      	nop

080059d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80059d4:	b480      	push	{r7}
 80059d6:	b089      	sub	sp, #36	@ 0x24
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
 80059dc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80059de:	2300      	movs	r3, #0
 80059e0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80059e2:	2300      	movs	r3, #0
 80059e4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80059e6:	2300      	movs	r3, #0
 80059e8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80059ea:	2300      	movs	r3, #0
 80059ec:	61fb      	str	r3, [r7, #28]
 80059ee:	e159      	b.n	8005ca4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80059f0:	2201      	movs	r2, #1
 80059f2:	69fb      	ldr	r3, [r7, #28]
 80059f4:	fa02 f303 	lsl.w	r3, r2, r3
 80059f8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80059fa:	683b      	ldr	r3, [r7, #0]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	697a      	ldr	r2, [r7, #20]
 8005a00:	4013      	ands	r3, r2
 8005a02:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005a04:	693a      	ldr	r2, [r7, #16]
 8005a06:	697b      	ldr	r3, [r7, #20]
 8005a08:	429a      	cmp	r2, r3
 8005a0a:	f040 8148 	bne.w	8005c9e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	685b      	ldr	r3, [r3, #4]
 8005a12:	f003 0303 	and.w	r3, r3, #3
 8005a16:	2b01      	cmp	r3, #1
 8005a18:	d005      	beq.n	8005a26 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	685b      	ldr	r3, [r3, #4]
 8005a1e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005a22:	2b02      	cmp	r3, #2
 8005a24:	d130      	bne.n	8005a88 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	689b      	ldr	r3, [r3, #8]
 8005a2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005a2c:	69fb      	ldr	r3, [r7, #28]
 8005a2e:	005b      	lsls	r3, r3, #1
 8005a30:	2203      	movs	r2, #3
 8005a32:	fa02 f303 	lsl.w	r3, r2, r3
 8005a36:	43db      	mvns	r3, r3
 8005a38:	69ba      	ldr	r2, [r7, #24]
 8005a3a:	4013      	ands	r3, r2
 8005a3c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	68da      	ldr	r2, [r3, #12]
 8005a42:	69fb      	ldr	r3, [r7, #28]
 8005a44:	005b      	lsls	r3, r3, #1
 8005a46:	fa02 f303 	lsl.w	r3, r2, r3
 8005a4a:	69ba      	ldr	r2, [r7, #24]
 8005a4c:	4313      	orrs	r3, r2
 8005a4e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	69ba      	ldr	r2, [r7, #24]
 8005a54:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	685b      	ldr	r3, [r3, #4]
 8005a5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005a5c:	2201      	movs	r2, #1
 8005a5e:	69fb      	ldr	r3, [r7, #28]
 8005a60:	fa02 f303 	lsl.w	r3, r2, r3
 8005a64:	43db      	mvns	r3, r3
 8005a66:	69ba      	ldr	r2, [r7, #24]
 8005a68:	4013      	ands	r3, r2
 8005a6a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	685b      	ldr	r3, [r3, #4]
 8005a70:	091b      	lsrs	r3, r3, #4
 8005a72:	f003 0201 	and.w	r2, r3, #1
 8005a76:	69fb      	ldr	r3, [r7, #28]
 8005a78:	fa02 f303 	lsl.w	r3, r2, r3
 8005a7c:	69ba      	ldr	r2, [r7, #24]
 8005a7e:	4313      	orrs	r3, r2
 8005a80:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	69ba      	ldr	r2, [r7, #24]
 8005a86:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	685b      	ldr	r3, [r3, #4]
 8005a8c:	f003 0303 	and.w	r3, r3, #3
 8005a90:	2b03      	cmp	r3, #3
 8005a92:	d017      	beq.n	8005ac4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	68db      	ldr	r3, [r3, #12]
 8005a98:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005a9a:	69fb      	ldr	r3, [r7, #28]
 8005a9c:	005b      	lsls	r3, r3, #1
 8005a9e:	2203      	movs	r2, #3
 8005aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8005aa4:	43db      	mvns	r3, r3
 8005aa6:	69ba      	ldr	r2, [r7, #24]
 8005aa8:	4013      	ands	r3, r2
 8005aaa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	689a      	ldr	r2, [r3, #8]
 8005ab0:	69fb      	ldr	r3, [r7, #28]
 8005ab2:	005b      	lsls	r3, r3, #1
 8005ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ab8:	69ba      	ldr	r2, [r7, #24]
 8005aba:	4313      	orrs	r3, r2
 8005abc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	69ba      	ldr	r2, [r7, #24]
 8005ac2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	685b      	ldr	r3, [r3, #4]
 8005ac8:	f003 0303 	and.w	r3, r3, #3
 8005acc:	2b02      	cmp	r3, #2
 8005ace:	d123      	bne.n	8005b18 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005ad0:	69fb      	ldr	r3, [r7, #28]
 8005ad2:	08da      	lsrs	r2, r3, #3
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	3208      	adds	r2, #8
 8005ad8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005adc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005ade:	69fb      	ldr	r3, [r7, #28]
 8005ae0:	f003 0307 	and.w	r3, r3, #7
 8005ae4:	009b      	lsls	r3, r3, #2
 8005ae6:	220f      	movs	r2, #15
 8005ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8005aec:	43db      	mvns	r3, r3
 8005aee:	69ba      	ldr	r2, [r7, #24]
 8005af0:	4013      	ands	r3, r2
 8005af2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	691a      	ldr	r2, [r3, #16]
 8005af8:	69fb      	ldr	r3, [r7, #28]
 8005afa:	f003 0307 	and.w	r3, r3, #7
 8005afe:	009b      	lsls	r3, r3, #2
 8005b00:	fa02 f303 	lsl.w	r3, r2, r3
 8005b04:	69ba      	ldr	r2, [r7, #24]
 8005b06:	4313      	orrs	r3, r2
 8005b08:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005b0a:	69fb      	ldr	r3, [r7, #28]
 8005b0c:	08da      	lsrs	r2, r3, #3
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	3208      	adds	r2, #8
 8005b12:	69b9      	ldr	r1, [r7, #24]
 8005b14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005b1e:	69fb      	ldr	r3, [r7, #28]
 8005b20:	005b      	lsls	r3, r3, #1
 8005b22:	2203      	movs	r2, #3
 8005b24:	fa02 f303 	lsl.w	r3, r2, r3
 8005b28:	43db      	mvns	r3, r3
 8005b2a:	69ba      	ldr	r2, [r7, #24]
 8005b2c:	4013      	ands	r3, r2
 8005b2e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	685b      	ldr	r3, [r3, #4]
 8005b34:	f003 0203 	and.w	r2, r3, #3
 8005b38:	69fb      	ldr	r3, [r7, #28]
 8005b3a:	005b      	lsls	r3, r3, #1
 8005b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8005b40:	69ba      	ldr	r2, [r7, #24]
 8005b42:	4313      	orrs	r3, r2
 8005b44:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	69ba      	ldr	r2, [r7, #24]
 8005b4a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	685b      	ldr	r3, [r3, #4]
 8005b50:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	f000 80a2 	beq.w	8005c9e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	60fb      	str	r3, [r7, #12]
 8005b5e:	4b57      	ldr	r3, [pc, #348]	@ (8005cbc <HAL_GPIO_Init+0x2e8>)
 8005b60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b62:	4a56      	ldr	r2, [pc, #344]	@ (8005cbc <HAL_GPIO_Init+0x2e8>)
 8005b64:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005b68:	6453      	str	r3, [r2, #68]	@ 0x44
 8005b6a:	4b54      	ldr	r3, [pc, #336]	@ (8005cbc <HAL_GPIO_Init+0x2e8>)
 8005b6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b6e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005b72:	60fb      	str	r3, [r7, #12]
 8005b74:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005b76:	4a52      	ldr	r2, [pc, #328]	@ (8005cc0 <HAL_GPIO_Init+0x2ec>)
 8005b78:	69fb      	ldr	r3, [r7, #28]
 8005b7a:	089b      	lsrs	r3, r3, #2
 8005b7c:	3302      	adds	r3, #2
 8005b7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b82:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005b84:	69fb      	ldr	r3, [r7, #28]
 8005b86:	f003 0303 	and.w	r3, r3, #3
 8005b8a:	009b      	lsls	r3, r3, #2
 8005b8c:	220f      	movs	r2, #15
 8005b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8005b92:	43db      	mvns	r3, r3
 8005b94:	69ba      	ldr	r2, [r7, #24]
 8005b96:	4013      	ands	r3, r2
 8005b98:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	4a49      	ldr	r2, [pc, #292]	@ (8005cc4 <HAL_GPIO_Init+0x2f0>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d019      	beq.n	8005bd6 <HAL_GPIO_Init+0x202>
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	4a48      	ldr	r2, [pc, #288]	@ (8005cc8 <HAL_GPIO_Init+0x2f4>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d013      	beq.n	8005bd2 <HAL_GPIO_Init+0x1fe>
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	4a47      	ldr	r2, [pc, #284]	@ (8005ccc <HAL_GPIO_Init+0x2f8>)
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d00d      	beq.n	8005bce <HAL_GPIO_Init+0x1fa>
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	4a46      	ldr	r2, [pc, #280]	@ (8005cd0 <HAL_GPIO_Init+0x2fc>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d007      	beq.n	8005bca <HAL_GPIO_Init+0x1f6>
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	4a45      	ldr	r2, [pc, #276]	@ (8005cd4 <HAL_GPIO_Init+0x300>)
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d101      	bne.n	8005bc6 <HAL_GPIO_Init+0x1f2>
 8005bc2:	2304      	movs	r3, #4
 8005bc4:	e008      	b.n	8005bd8 <HAL_GPIO_Init+0x204>
 8005bc6:	2307      	movs	r3, #7
 8005bc8:	e006      	b.n	8005bd8 <HAL_GPIO_Init+0x204>
 8005bca:	2303      	movs	r3, #3
 8005bcc:	e004      	b.n	8005bd8 <HAL_GPIO_Init+0x204>
 8005bce:	2302      	movs	r3, #2
 8005bd0:	e002      	b.n	8005bd8 <HAL_GPIO_Init+0x204>
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	e000      	b.n	8005bd8 <HAL_GPIO_Init+0x204>
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	69fa      	ldr	r2, [r7, #28]
 8005bda:	f002 0203 	and.w	r2, r2, #3
 8005bde:	0092      	lsls	r2, r2, #2
 8005be0:	4093      	lsls	r3, r2
 8005be2:	69ba      	ldr	r2, [r7, #24]
 8005be4:	4313      	orrs	r3, r2
 8005be6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005be8:	4935      	ldr	r1, [pc, #212]	@ (8005cc0 <HAL_GPIO_Init+0x2ec>)
 8005bea:	69fb      	ldr	r3, [r7, #28]
 8005bec:	089b      	lsrs	r3, r3, #2
 8005bee:	3302      	adds	r3, #2
 8005bf0:	69ba      	ldr	r2, [r7, #24]
 8005bf2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005bf6:	4b38      	ldr	r3, [pc, #224]	@ (8005cd8 <HAL_GPIO_Init+0x304>)
 8005bf8:	689b      	ldr	r3, [r3, #8]
 8005bfa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005bfc:	693b      	ldr	r3, [r7, #16]
 8005bfe:	43db      	mvns	r3, r3
 8005c00:	69ba      	ldr	r2, [r7, #24]
 8005c02:	4013      	ands	r3, r2
 8005c04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	685b      	ldr	r3, [r3, #4]
 8005c0a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d003      	beq.n	8005c1a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8005c12:	69ba      	ldr	r2, [r7, #24]
 8005c14:	693b      	ldr	r3, [r7, #16]
 8005c16:	4313      	orrs	r3, r2
 8005c18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005c1a:	4a2f      	ldr	r2, [pc, #188]	@ (8005cd8 <HAL_GPIO_Init+0x304>)
 8005c1c:	69bb      	ldr	r3, [r7, #24]
 8005c1e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005c20:	4b2d      	ldr	r3, [pc, #180]	@ (8005cd8 <HAL_GPIO_Init+0x304>)
 8005c22:	68db      	ldr	r3, [r3, #12]
 8005c24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005c26:	693b      	ldr	r3, [r7, #16]
 8005c28:	43db      	mvns	r3, r3
 8005c2a:	69ba      	ldr	r2, [r7, #24]
 8005c2c:	4013      	ands	r3, r2
 8005c2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	685b      	ldr	r3, [r3, #4]
 8005c34:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d003      	beq.n	8005c44 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8005c3c:	69ba      	ldr	r2, [r7, #24]
 8005c3e:	693b      	ldr	r3, [r7, #16]
 8005c40:	4313      	orrs	r3, r2
 8005c42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005c44:	4a24      	ldr	r2, [pc, #144]	@ (8005cd8 <HAL_GPIO_Init+0x304>)
 8005c46:	69bb      	ldr	r3, [r7, #24]
 8005c48:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005c4a:	4b23      	ldr	r3, [pc, #140]	@ (8005cd8 <HAL_GPIO_Init+0x304>)
 8005c4c:	685b      	ldr	r3, [r3, #4]
 8005c4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005c50:	693b      	ldr	r3, [r7, #16]
 8005c52:	43db      	mvns	r3, r3
 8005c54:	69ba      	ldr	r2, [r7, #24]
 8005c56:	4013      	ands	r3, r2
 8005c58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005c5a:	683b      	ldr	r3, [r7, #0]
 8005c5c:	685b      	ldr	r3, [r3, #4]
 8005c5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d003      	beq.n	8005c6e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8005c66:	69ba      	ldr	r2, [r7, #24]
 8005c68:	693b      	ldr	r3, [r7, #16]
 8005c6a:	4313      	orrs	r3, r2
 8005c6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005c6e:	4a1a      	ldr	r2, [pc, #104]	@ (8005cd8 <HAL_GPIO_Init+0x304>)
 8005c70:	69bb      	ldr	r3, [r7, #24]
 8005c72:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005c74:	4b18      	ldr	r3, [pc, #96]	@ (8005cd8 <HAL_GPIO_Init+0x304>)
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005c7a:	693b      	ldr	r3, [r7, #16]
 8005c7c:	43db      	mvns	r3, r3
 8005c7e:	69ba      	ldr	r2, [r7, #24]
 8005c80:	4013      	ands	r3, r2
 8005c82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	685b      	ldr	r3, [r3, #4]
 8005c88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d003      	beq.n	8005c98 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8005c90:	69ba      	ldr	r2, [r7, #24]
 8005c92:	693b      	ldr	r3, [r7, #16]
 8005c94:	4313      	orrs	r3, r2
 8005c96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005c98:	4a0f      	ldr	r2, [pc, #60]	@ (8005cd8 <HAL_GPIO_Init+0x304>)
 8005c9a:	69bb      	ldr	r3, [r7, #24]
 8005c9c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005c9e:	69fb      	ldr	r3, [r7, #28]
 8005ca0:	3301      	adds	r3, #1
 8005ca2:	61fb      	str	r3, [r7, #28]
 8005ca4:	69fb      	ldr	r3, [r7, #28]
 8005ca6:	2b0f      	cmp	r3, #15
 8005ca8:	f67f aea2 	bls.w	80059f0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005cac:	bf00      	nop
 8005cae:	bf00      	nop
 8005cb0:	3724      	adds	r7, #36	@ 0x24
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb8:	4770      	bx	lr
 8005cba:	bf00      	nop
 8005cbc:	40023800 	.word	0x40023800
 8005cc0:	40013800 	.word	0x40013800
 8005cc4:	40020000 	.word	0x40020000
 8005cc8:	40020400 	.word	0x40020400
 8005ccc:	40020800 	.word	0x40020800
 8005cd0:	40020c00 	.word	0x40020c00
 8005cd4:	40021000 	.word	0x40021000
 8005cd8:	40013c00 	.word	0x40013c00

08005cdc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005cdc:	b480      	push	{r7}
 8005cde:	b083      	sub	sp, #12
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
 8005ce4:	460b      	mov	r3, r1
 8005ce6:	807b      	strh	r3, [r7, #2]
 8005ce8:	4613      	mov	r3, r2
 8005cea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005cec:	787b      	ldrb	r3, [r7, #1]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d003      	beq.n	8005cfa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005cf2:	887a      	ldrh	r2, [r7, #2]
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005cf8:	e003      	b.n	8005d02 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005cfa:	887b      	ldrh	r3, [r7, #2]
 8005cfc:	041a      	lsls	r2, r3, #16
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	619a      	str	r2, [r3, #24]
}
 8005d02:	bf00      	nop
 8005d04:	370c      	adds	r7, #12
 8005d06:	46bd      	mov	sp, r7
 8005d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0c:	4770      	bx	lr
	...

08005d10 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b084      	sub	sp, #16
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d101      	bne.n	8005d22 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005d1e:	2301      	movs	r3, #1
 8005d20:	e12b      	b.n	8005f7a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d28:	b2db      	uxtb	r3, r3
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d106      	bne.n	8005d3c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2200      	movs	r2, #0
 8005d32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005d36:	6878      	ldr	r0, [r7, #4]
 8005d38:	f7fe f96c 	bl	8004014 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2224      	movs	r2, #36	@ 0x24
 8005d40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	681a      	ldr	r2, [r3, #0]
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f022 0201 	bic.w	r2, r2, #1
 8005d52:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	681a      	ldr	r2, [r3, #0]
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005d62:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	681a      	ldr	r2, [r3, #0]
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005d72:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005d74:	f002 f8a0 	bl	8007eb8 <HAL_RCC_GetPCLK1Freq>
 8005d78:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	685b      	ldr	r3, [r3, #4]
 8005d7e:	4a81      	ldr	r2, [pc, #516]	@ (8005f84 <HAL_I2C_Init+0x274>)
 8005d80:	4293      	cmp	r3, r2
 8005d82:	d807      	bhi.n	8005d94 <HAL_I2C_Init+0x84>
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	4a80      	ldr	r2, [pc, #512]	@ (8005f88 <HAL_I2C_Init+0x278>)
 8005d88:	4293      	cmp	r3, r2
 8005d8a:	bf94      	ite	ls
 8005d8c:	2301      	movls	r3, #1
 8005d8e:	2300      	movhi	r3, #0
 8005d90:	b2db      	uxtb	r3, r3
 8005d92:	e006      	b.n	8005da2 <HAL_I2C_Init+0x92>
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	4a7d      	ldr	r2, [pc, #500]	@ (8005f8c <HAL_I2C_Init+0x27c>)
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	bf94      	ite	ls
 8005d9c:	2301      	movls	r3, #1
 8005d9e:	2300      	movhi	r3, #0
 8005da0:	b2db      	uxtb	r3, r3
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d001      	beq.n	8005daa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005da6:	2301      	movs	r3, #1
 8005da8:	e0e7      	b.n	8005f7a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	4a78      	ldr	r2, [pc, #480]	@ (8005f90 <HAL_I2C_Init+0x280>)
 8005dae:	fba2 2303 	umull	r2, r3, r2, r3
 8005db2:	0c9b      	lsrs	r3, r3, #18
 8005db4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	685b      	ldr	r3, [r3, #4]
 8005dbc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	68ba      	ldr	r2, [r7, #8]
 8005dc6:	430a      	orrs	r2, r1
 8005dc8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	6a1b      	ldr	r3, [r3, #32]
 8005dd0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	685b      	ldr	r3, [r3, #4]
 8005dd8:	4a6a      	ldr	r2, [pc, #424]	@ (8005f84 <HAL_I2C_Init+0x274>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d802      	bhi.n	8005de4 <HAL_I2C_Init+0xd4>
 8005dde:	68bb      	ldr	r3, [r7, #8]
 8005de0:	3301      	adds	r3, #1
 8005de2:	e009      	b.n	8005df8 <HAL_I2C_Init+0xe8>
 8005de4:	68bb      	ldr	r3, [r7, #8]
 8005de6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8005dea:	fb02 f303 	mul.w	r3, r2, r3
 8005dee:	4a69      	ldr	r2, [pc, #420]	@ (8005f94 <HAL_I2C_Init+0x284>)
 8005df0:	fba2 2303 	umull	r2, r3, r2, r3
 8005df4:	099b      	lsrs	r3, r3, #6
 8005df6:	3301      	adds	r3, #1
 8005df8:	687a      	ldr	r2, [r7, #4]
 8005dfa:	6812      	ldr	r2, [r2, #0]
 8005dfc:	430b      	orrs	r3, r1
 8005dfe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	69db      	ldr	r3, [r3, #28]
 8005e06:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8005e0a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	495c      	ldr	r1, [pc, #368]	@ (8005f84 <HAL_I2C_Init+0x274>)
 8005e14:	428b      	cmp	r3, r1
 8005e16:	d819      	bhi.n	8005e4c <HAL_I2C_Init+0x13c>
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	1e59      	subs	r1, r3, #1
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	685b      	ldr	r3, [r3, #4]
 8005e20:	005b      	lsls	r3, r3, #1
 8005e22:	fbb1 f3f3 	udiv	r3, r1, r3
 8005e26:	1c59      	adds	r1, r3, #1
 8005e28:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005e2c:	400b      	ands	r3, r1
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d00a      	beq.n	8005e48 <HAL_I2C_Init+0x138>
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	1e59      	subs	r1, r3, #1
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	685b      	ldr	r3, [r3, #4]
 8005e3a:	005b      	lsls	r3, r3, #1
 8005e3c:	fbb1 f3f3 	udiv	r3, r1, r3
 8005e40:	3301      	adds	r3, #1
 8005e42:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e46:	e051      	b.n	8005eec <HAL_I2C_Init+0x1dc>
 8005e48:	2304      	movs	r3, #4
 8005e4a:	e04f      	b.n	8005eec <HAL_I2C_Init+0x1dc>
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	689b      	ldr	r3, [r3, #8]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d111      	bne.n	8005e78 <HAL_I2C_Init+0x168>
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	1e58      	subs	r0, r3, #1
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6859      	ldr	r1, [r3, #4]
 8005e5c:	460b      	mov	r3, r1
 8005e5e:	005b      	lsls	r3, r3, #1
 8005e60:	440b      	add	r3, r1
 8005e62:	fbb0 f3f3 	udiv	r3, r0, r3
 8005e66:	3301      	adds	r3, #1
 8005e68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	bf0c      	ite	eq
 8005e70:	2301      	moveq	r3, #1
 8005e72:	2300      	movne	r3, #0
 8005e74:	b2db      	uxtb	r3, r3
 8005e76:	e012      	b.n	8005e9e <HAL_I2C_Init+0x18e>
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	1e58      	subs	r0, r3, #1
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6859      	ldr	r1, [r3, #4]
 8005e80:	460b      	mov	r3, r1
 8005e82:	009b      	lsls	r3, r3, #2
 8005e84:	440b      	add	r3, r1
 8005e86:	0099      	lsls	r1, r3, #2
 8005e88:	440b      	add	r3, r1
 8005e8a:	fbb0 f3f3 	udiv	r3, r0, r3
 8005e8e:	3301      	adds	r3, #1
 8005e90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	bf0c      	ite	eq
 8005e98:	2301      	moveq	r3, #1
 8005e9a:	2300      	movne	r3, #0
 8005e9c:	b2db      	uxtb	r3, r3
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d001      	beq.n	8005ea6 <HAL_I2C_Init+0x196>
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	e022      	b.n	8005eec <HAL_I2C_Init+0x1dc>
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	689b      	ldr	r3, [r3, #8]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d10e      	bne.n	8005ecc <HAL_I2C_Init+0x1bc>
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	1e58      	subs	r0, r3, #1
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6859      	ldr	r1, [r3, #4]
 8005eb6:	460b      	mov	r3, r1
 8005eb8:	005b      	lsls	r3, r3, #1
 8005eba:	440b      	add	r3, r1
 8005ebc:	fbb0 f3f3 	udiv	r3, r0, r3
 8005ec0:	3301      	adds	r3, #1
 8005ec2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005ec6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005eca:	e00f      	b.n	8005eec <HAL_I2C_Init+0x1dc>
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	1e58      	subs	r0, r3, #1
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	6859      	ldr	r1, [r3, #4]
 8005ed4:	460b      	mov	r3, r1
 8005ed6:	009b      	lsls	r3, r3, #2
 8005ed8:	440b      	add	r3, r1
 8005eda:	0099      	lsls	r1, r3, #2
 8005edc:	440b      	add	r3, r1
 8005ede:	fbb0 f3f3 	udiv	r3, r0, r3
 8005ee2:	3301      	adds	r3, #1
 8005ee4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005ee8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005eec:	6879      	ldr	r1, [r7, #4]
 8005eee:	6809      	ldr	r1, [r1, #0]
 8005ef0:	4313      	orrs	r3, r2
 8005ef2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	69da      	ldr	r2, [r3, #28]
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6a1b      	ldr	r3, [r3, #32]
 8005f06:	431a      	orrs	r2, r3
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	430a      	orrs	r2, r1
 8005f0e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	689b      	ldr	r3, [r3, #8]
 8005f16:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005f1a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005f1e:	687a      	ldr	r2, [r7, #4]
 8005f20:	6911      	ldr	r1, [r2, #16]
 8005f22:	687a      	ldr	r2, [r7, #4]
 8005f24:	68d2      	ldr	r2, [r2, #12]
 8005f26:	4311      	orrs	r1, r2
 8005f28:	687a      	ldr	r2, [r7, #4]
 8005f2a:	6812      	ldr	r2, [r2, #0]
 8005f2c:	430b      	orrs	r3, r1
 8005f2e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	68db      	ldr	r3, [r3, #12]
 8005f36:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	695a      	ldr	r2, [r3, #20]
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	699b      	ldr	r3, [r3, #24]
 8005f42:	431a      	orrs	r2, r3
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	430a      	orrs	r2, r1
 8005f4a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	681a      	ldr	r2, [r3, #0]
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f042 0201 	orr.w	r2, r2, #1
 8005f5a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2200      	movs	r2, #0
 8005f60:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	2220      	movs	r2, #32
 8005f66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2200      	movs	r2, #0
 8005f74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005f78:	2300      	movs	r3, #0
}
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	3710      	adds	r7, #16
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	bd80      	pop	{r7, pc}
 8005f82:	bf00      	nop
 8005f84:	000186a0 	.word	0x000186a0
 8005f88:	001e847f 	.word	0x001e847f
 8005f8c:	003d08ff 	.word	0x003d08ff
 8005f90:	431bde83 	.word	0x431bde83
 8005f94:	10624dd3 	.word	0x10624dd3

08005f98 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f98:	b580      	push	{r7, lr}
 8005f9a:	b088      	sub	sp, #32
 8005f9c:	af02      	add	r7, sp, #8
 8005f9e:	60f8      	str	r0, [r7, #12]
 8005fa0:	607a      	str	r2, [r7, #4]
 8005fa2:	461a      	mov	r2, r3
 8005fa4:	460b      	mov	r3, r1
 8005fa6:	817b      	strh	r3, [r7, #10]
 8005fa8:	4613      	mov	r3, r2
 8005faa:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005fac:	f7ff f822 	bl	8004ff4 <HAL_GetTick>
 8005fb0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005fb8:	b2db      	uxtb	r3, r3
 8005fba:	2b20      	cmp	r3, #32
 8005fbc:	f040 80e0 	bne.w	8006180 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005fc0:	697b      	ldr	r3, [r7, #20]
 8005fc2:	9300      	str	r3, [sp, #0]
 8005fc4:	2319      	movs	r3, #25
 8005fc6:	2201      	movs	r2, #1
 8005fc8:	4970      	ldr	r1, [pc, #448]	@ (800618c <HAL_I2C_Master_Transmit+0x1f4>)
 8005fca:	68f8      	ldr	r0, [r7, #12]
 8005fcc:	f001 f90e 	bl	80071ec <I2C_WaitOnFlagUntilTimeout>
 8005fd0:	4603      	mov	r3, r0
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d001      	beq.n	8005fda <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005fd6:	2302      	movs	r3, #2
 8005fd8:	e0d3      	b.n	8006182 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005fe0:	2b01      	cmp	r3, #1
 8005fe2:	d101      	bne.n	8005fe8 <HAL_I2C_Master_Transmit+0x50>
 8005fe4:	2302      	movs	r3, #2
 8005fe6:	e0cc      	b.n	8006182 <HAL_I2C_Master_Transmit+0x1ea>
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	2201      	movs	r2, #1
 8005fec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f003 0301 	and.w	r3, r3, #1
 8005ffa:	2b01      	cmp	r3, #1
 8005ffc:	d007      	beq.n	800600e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	681a      	ldr	r2, [r3, #0]
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f042 0201 	orr.w	r2, r2, #1
 800600c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	681a      	ldr	r2, [r3, #0]
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800601c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	2221      	movs	r2, #33	@ 0x21
 8006022:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	2210      	movs	r2, #16
 800602a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	2200      	movs	r2, #0
 8006032:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	687a      	ldr	r2, [r7, #4]
 8006038:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	893a      	ldrh	r2, [r7, #8]
 800603e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006044:	b29a      	uxth	r2, r3
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	4a50      	ldr	r2, [pc, #320]	@ (8006190 <HAL_I2C_Master_Transmit+0x1f8>)
 800604e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006050:	8979      	ldrh	r1, [r7, #10]
 8006052:	697b      	ldr	r3, [r7, #20]
 8006054:	6a3a      	ldr	r2, [r7, #32]
 8006056:	68f8      	ldr	r0, [r7, #12]
 8006058:	f000 fdfa 	bl	8006c50 <I2C_MasterRequestWrite>
 800605c:	4603      	mov	r3, r0
 800605e:	2b00      	cmp	r3, #0
 8006060:	d001      	beq.n	8006066 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8006062:	2301      	movs	r3, #1
 8006064:	e08d      	b.n	8006182 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006066:	2300      	movs	r3, #0
 8006068:	613b      	str	r3, [r7, #16]
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	695b      	ldr	r3, [r3, #20]
 8006070:	613b      	str	r3, [r7, #16]
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	699b      	ldr	r3, [r3, #24]
 8006078:	613b      	str	r3, [r7, #16]
 800607a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800607c:	e066      	b.n	800614c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800607e:	697a      	ldr	r2, [r7, #20]
 8006080:	6a39      	ldr	r1, [r7, #32]
 8006082:	68f8      	ldr	r0, [r7, #12]
 8006084:	f001 f9cc 	bl	8007420 <I2C_WaitOnTXEFlagUntilTimeout>
 8006088:	4603      	mov	r3, r0
 800608a:	2b00      	cmp	r3, #0
 800608c:	d00d      	beq.n	80060aa <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006092:	2b04      	cmp	r3, #4
 8006094:	d107      	bne.n	80060a6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	681a      	ldr	r2, [r3, #0]
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80060a4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80060a6:	2301      	movs	r3, #1
 80060a8:	e06b      	b.n	8006182 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060ae:	781a      	ldrb	r2, [r3, #0]
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060ba:	1c5a      	adds	r2, r3, #1
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060c4:	b29b      	uxth	r3, r3
 80060c6:	3b01      	subs	r3, #1
 80060c8:	b29a      	uxth	r2, r3
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060d2:	3b01      	subs	r3, #1
 80060d4:	b29a      	uxth	r2, r3
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	695b      	ldr	r3, [r3, #20]
 80060e0:	f003 0304 	and.w	r3, r3, #4
 80060e4:	2b04      	cmp	r3, #4
 80060e6:	d11b      	bne.n	8006120 <HAL_I2C_Master_Transmit+0x188>
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d017      	beq.n	8006120 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060f4:	781a      	ldrb	r2, [r3, #0]
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006100:	1c5a      	adds	r2, r3, #1
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800610a:	b29b      	uxth	r3, r3
 800610c:	3b01      	subs	r3, #1
 800610e:	b29a      	uxth	r2, r3
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006118:	3b01      	subs	r3, #1
 800611a:	b29a      	uxth	r2, r3
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006120:	697a      	ldr	r2, [r7, #20]
 8006122:	6a39      	ldr	r1, [r7, #32]
 8006124:	68f8      	ldr	r0, [r7, #12]
 8006126:	f001 f9c3 	bl	80074b0 <I2C_WaitOnBTFFlagUntilTimeout>
 800612a:	4603      	mov	r3, r0
 800612c:	2b00      	cmp	r3, #0
 800612e:	d00d      	beq.n	800614c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006134:	2b04      	cmp	r3, #4
 8006136:	d107      	bne.n	8006148 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	681a      	ldr	r2, [r3, #0]
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006146:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006148:	2301      	movs	r3, #1
 800614a:	e01a      	b.n	8006182 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006150:	2b00      	cmp	r3, #0
 8006152:	d194      	bne.n	800607e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	681a      	ldr	r2, [r3, #0]
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006162:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	2220      	movs	r2, #32
 8006168:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	2200      	movs	r2, #0
 8006170:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	2200      	movs	r2, #0
 8006178:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800617c:	2300      	movs	r3, #0
 800617e:	e000      	b.n	8006182 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8006180:	2302      	movs	r3, #2
  }
}
 8006182:	4618      	mov	r0, r3
 8006184:	3718      	adds	r7, #24
 8006186:	46bd      	mov	sp, r7
 8006188:	bd80      	pop	{r7, pc}
 800618a:	bf00      	nop
 800618c:	00100002 	.word	0x00100002
 8006190:	ffff0000 	.word	0xffff0000

08006194 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b08c      	sub	sp, #48	@ 0x30
 8006198:	af02      	add	r7, sp, #8
 800619a:	60f8      	str	r0, [r7, #12]
 800619c:	607a      	str	r2, [r7, #4]
 800619e:	461a      	mov	r2, r3
 80061a0:	460b      	mov	r3, r1
 80061a2:	817b      	strh	r3, [r7, #10]
 80061a4:	4613      	mov	r3, r2
 80061a6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80061a8:	f7fe ff24 	bl	8004ff4 <HAL_GetTick>
 80061ac:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80061b4:	b2db      	uxtb	r3, r3
 80061b6:	2b20      	cmp	r3, #32
 80061b8:	f040 8217 	bne.w	80065ea <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80061bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061be:	9300      	str	r3, [sp, #0]
 80061c0:	2319      	movs	r3, #25
 80061c2:	2201      	movs	r2, #1
 80061c4:	497c      	ldr	r1, [pc, #496]	@ (80063b8 <HAL_I2C_Master_Receive+0x224>)
 80061c6:	68f8      	ldr	r0, [r7, #12]
 80061c8:	f001 f810 	bl	80071ec <I2C_WaitOnFlagUntilTimeout>
 80061cc:	4603      	mov	r3, r0
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d001      	beq.n	80061d6 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80061d2:	2302      	movs	r3, #2
 80061d4:	e20a      	b.n	80065ec <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80061dc:	2b01      	cmp	r3, #1
 80061de:	d101      	bne.n	80061e4 <HAL_I2C_Master_Receive+0x50>
 80061e0:	2302      	movs	r3, #2
 80061e2:	e203      	b.n	80065ec <HAL_I2C_Master_Receive+0x458>
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	2201      	movs	r2, #1
 80061e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f003 0301 	and.w	r3, r3, #1
 80061f6:	2b01      	cmp	r3, #1
 80061f8:	d007      	beq.n	800620a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	681a      	ldr	r2, [r3, #0]
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f042 0201 	orr.w	r2, r2, #1
 8006208:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	681a      	ldr	r2, [r3, #0]
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006218:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	2222      	movs	r2, #34	@ 0x22
 800621e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	2210      	movs	r2, #16
 8006226:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	2200      	movs	r2, #0
 800622e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	687a      	ldr	r2, [r7, #4]
 8006234:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	893a      	ldrh	r2, [r7, #8]
 800623a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006240:	b29a      	uxth	r2, r3
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	4a5c      	ldr	r2, [pc, #368]	@ (80063bc <HAL_I2C_Master_Receive+0x228>)
 800624a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800624c:	8979      	ldrh	r1, [r7, #10]
 800624e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006250:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006252:	68f8      	ldr	r0, [r7, #12]
 8006254:	f000 fd7e 	bl	8006d54 <I2C_MasterRequestRead>
 8006258:	4603      	mov	r3, r0
 800625a:	2b00      	cmp	r3, #0
 800625c:	d001      	beq.n	8006262 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800625e:	2301      	movs	r3, #1
 8006260:	e1c4      	b.n	80065ec <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006266:	2b00      	cmp	r3, #0
 8006268:	d113      	bne.n	8006292 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800626a:	2300      	movs	r3, #0
 800626c:	623b      	str	r3, [r7, #32]
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	695b      	ldr	r3, [r3, #20]
 8006274:	623b      	str	r3, [r7, #32]
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	699b      	ldr	r3, [r3, #24]
 800627c:	623b      	str	r3, [r7, #32]
 800627e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	681a      	ldr	r2, [r3, #0]
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800628e:	601a      	str	r2, [r3, #0]
 8006290:	e198      	b.n	80065c4 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006296:	2b01      	cmp	r3, #1
 8006298:	d11b      	bne.n	80062d2 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	681a      	ldr	r2, [r3, #0]
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80062a8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80062aa:	2300      	movs	r3, #0
 80062ac:	61fb      	str	r3, [r7, #28]
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	695b      	ldr	r3, [r3, #20]
 80062b4:	61fb      	str	r3, [r7, #28]
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	699b      	ldr	r3, [r3, #24]
 80062bc:	61fb      	str	r3, [r7, #28]
 80062be:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	681a      	ldr	r2, [r3, #0]
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80062ce:	601a      	str	r2, [r3, #0]
 80062d0:	e178      	b.n	80065c4 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062d6:	2b02      	cmp	r3, #2
 80062d8:	d11b      	bne.n	8006312 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	681a      	ldr	r2, [r3, #0]
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80062e8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	681a      	ldr	r2, [r3, #0]
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80062f8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80062fa:	2300      	movs	r3, #0
 80062fc:	61bb      	str	r3, [r7, #24]
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	695b      	ldr	r3, [r3, #20]
 8006304:	61bb      	str	r3, [r7, #24]
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	699b      	ldr	r3, [r3, #24]
 800630c:	61bb      	str	r3, [r7, #24]
 800630e:	69bb      	ldr	r3, [r7, #24]
 8006310:	e158      	b.n	80065c4 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	681a      	ldr	r2, [r3, #0]
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006320:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006322:	2300      	movs	r3, #0
 8006324:	617b      	str	r3, [r7, #20]
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	695b      	ldr	r3, [r3, #20]
 800632c:	617b      	str	r3, [r7, #20]
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	699b      	ldr	r3, [r3, #24]
 8006334:	617b      	str	r3, [r7, #20]
 8006336:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006338:	e144      	b.n	80065c4 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800633e:	2b03      	cmp	r3, #3
 8006340:	f200 80f1 	bhi.w	8006526 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006348:	2b01      	cmp	r3, #1
 800634a:	d123      	bne.n	8006394 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800634c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800634e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006350:	68f8      	ldr	r0, [r7, #12]
 8006352:	f001 f8f5 	bl	8007540 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006356:	4603      	mov	r3, r0
 8006358:	2b00      	cmp	r3, #0
 800635a:	d001      	beq.n	8006360 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 800635c:	2301      	movs	r3, #1
 800635e:	e145      	b.n	80065ec <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	691a      	ldr	r2, [r3, #16]
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800636a:	b2d2      	uxtb	r2, r2
 800636c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006372:	1c5a      	adds	r2, r3, #1
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800637c:	3b01      	subs	r3, #1
 800637e:	b29a      	uxth	r2, r3
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006388:	b29b      	uxth	r3, r3
 800638a:	3b01      	subs	r3, #1
 800638c:	b29a      	uxth	r2, r3
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006392:	e117      	b.n	80065c4 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006398:	2b02      	cmp	r3, #2
 800639a:	d14e      	bne.n	800643a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800639c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800639e:	9300      	str	r3, [sp, #0]
 80063a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063a2:	2200      	movs	r2, #0
 80063a4:	4906      	ldr	r1, [pc, #24]	@ (80063c0 <HAL_I2C_Master_Receive+0x22c>)
 80063a6:	68f8      	ldr	r0, [r7, #12]
 80063a8:	f000 ff20 	bl	80071ec <I2C_WaitOnFlagUntilTimeout>
 80063ac:	4603      	mov	r3, r0
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d008      	beq.n	80063c4 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80063b2:	2301      	movs	r3, #1
 80063b4:	e11a      	b.n	80065ec <HAL_I2C_Master_Receive+0x458>
 80063b6:	bf00      	nop
 80063b8:	00100002 	.word	0x00100002
 80063bc:	ffff0000 	.word	0xffff0000
 80063c0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	681a      	ldr	r2, [r3, #0]
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80063d2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	691a      	ldr	r2, [r3, #16]
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063de:	b2d2      	uxtb	r2, r2
 80063e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063e6:	1c5a      	adds	r2, r3, #1
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063f0:	3b01      	subs	r3, #1
 80063f2:	b29a      	uxth	r2, r3
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063fc:	b29b      	uxth	r3, r3
 80063fe:	3b01      	subs	r3, #1
 8006400:	b29a      	uxth	r2, r3
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	691a      	ldr	r2, [r3, #16]
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006410:	b2d2      	uxtb	r2, r2
 8006412:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006418:	1c5a      	adds	r2, r3, #1
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006422:	3b01      	subs	r3, #1
 8006424:	b29a      	uxth	r2, r3
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800642e:	b29b      	uxth	r3, r3
 8006430:	3b01      	subs	r3, #1
 8006432:	b29a      	uxth	r2, r3
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006438:	e0c4      	b.n	80065c4 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800643a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800643c:	9300      	str	r3, [sp, #0]
 800643e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006440:	2200      	movs	r2, #0
 8006442:	496c      	ldr	r1, [pc, #432]	@ (80065f4 <HAL_I2C_Master_Receive+0x460>)
 8006444:	68f8      	ldr	r0, [r7, #12]
 8006446:	f000 fed1 	bl	80071ec <I2C_WaitOnFlagUntilTimeout>
 800644a:	4603      	mov	r3, r0
 800644c:	2b00      	cmp	r3, #0
 800644e:	d001      	beq.n	8006454 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8006450:	2301      	movs	r3, #1
 8006452:	e0cb      	b.n	80065ec <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	681a      	ldr	r2, [r3, #0]
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006462:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	691a      	ldr	r2, [r3, #16]
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800646e:	b2d2      	uxtb	r2, r2
 8006470:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006476:	1c5a      	adds	r2, r3, #1
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006480:	3b01      	subs	r3, #1
 8006482:	b29a      	uxth	r2, r3
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800648c:	b29b      	uxth	r3, r3
 800648e:	3b01      	subs	r3, #1
 8006490:	b29a      	uxth	r2, r3
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006498:	9300      	str	r3, [sp, #0]
 800649a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800649c:	2200      	movs	r2, #0
 800649e:	4955      	ldr	r1, [pc, #340]	@ (80065f4 <HAL_I2C_Master_Receive+0x460>)
 80064a0:	68f8      	ldr	r0, [r7, #12]
 80064a2:	f000 fea3 	bl	80071ec <I2C_WaitOnFlagUntilTimeout>
 80064a6:	4603      	mov	r3, r0
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d001      	beq.n	80064b0 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80064ac:	2301      	movs	r3, #1
 80064ae:	e09d      	b.n	80065ec <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	681a      	ldr	r2, [r3, #0]
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80064be:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	691a      	ldr	r2, [r3, #16]
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064ca:	b2d2      	uxtb	r2, r2
 80064cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064d2:	1c5a      	adds	r2, r3, #1
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80064dc:	3b01      	subs	r3, #1
 80064de:	b29a      	uxth	r2, r3
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064e8:	b29b      	uxth	r3, r3
 80064ea:	3b01      	subs	r3, #1
 80064ec:	b29a      	uxth	r2, r3
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	691a      	ldr	r2, [r3, #16]
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064fc:	b2d2      	uxtb	r2, r2
 80064fe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006504:	1c5a      	adds	r2, r3, #1
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800650e:	3b01      	subs	r3, #1
 8006510:	b29a      	uxth	r2, r3
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800651a:	b29b      	uxth	r3, r3
 800651c:	3b01      	subs	r3, #1
 800651e:	b29a      	uxth	r2, r3
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006524:	e04e      	b.n	80065c4 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006526:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006528:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800652a:	68f8      	ldr	r0, [r7, #12]
 800652c:	f001 f808 	bl	8007540 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006530:	4603      	mov	r3, r0
 8006532:	2b00      	cmp	r3, #0
 8006534:	d001      	beq.n	800653a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8006536:	2301      	movs	r3, #1
 8006538:	e058      	b.n	80065ec <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	691a      	ldr	r2, [r3, #16]
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006544:	b2d2      	uxtb	r2, r2
 8006546:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800654c:	1c5a      	adds	r2, r3, #1
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006556:	3b01      	subs	r3, #1
 8006558:	b29a      	uxth	r2, r3
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006562:	b29b      	uxth	r3, r3
 8006564:	3b01      	subs	r3, #1
 8006566:	b29a      	uxth	r2, r3
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	695b      	ldr	r3, [r3, #20]
 8006572:	f003 0304 	and.w	r3, r3, #4
 8006576:	2b04      	cmp	r3, #4
 8006578:	d124      	bne.n	80065c4 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800657e:	2b03      	cmp	r3, #3
 8006580:	d107      	bne.n	8006592 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	681a      	ldr	r2, [r3, #0]
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006590:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	691a      	ldr	r2, [r3, #16]
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800659c:	b2d2      	uxtb	r2, r2
 800659e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065a4:	1c5a      	adds	r2, r3, #1
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80065ae:	3b01      	subs	r3, #1
 80065b0:	b29a      	uxth	r2, r3
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065ba:	b29b      	uxth	r3, r3
 80065bc:	3b01      	subs	r3, #1
 80065be:	b29a      	uxth	r2, r3
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	f47f aeb6 	bne.w	800633a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	2220      	movs	r2, #32
 80065d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	2200      	movs	r2, #0
 80065da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	2200      	movs	r2, #0
 80065e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80065e6:	2300      	movs	r3, #0
 80065e8:	e000      	b.n	80065ec <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 80065ea:	2302      	movs	r3, #2
  }
}
 80065ec:	4618      	mov	r0, r3
 80065ee:	3728      	adds	r7, #40	@ 0x28
 80065f0:	46bd      	mov	sp, r7
 80065f2:	bd80      	pop	{r7, pc}
 80065f4:	00010004 	.word	0x00010004

080065f8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b088      	sub	sp, #32
 80065fc:	af02      	add	r7, sp, #8
 80065fe:	60f8      	str	r0, [r7, #12]
 8006600:	4608      	mov	r0, r1
 8006602:	4611      	mov	r1, r2
 8006604:	461a      	mov	r2, r3
 8006606:	4603      	mov	r3, r0
 8006608:	817b      	strh	r3, [r7, #10]
 800660a:	460b      	mov	r3, r1
 800660c:	813b      	strh	r3, [r7, #8]
 800660e:	4613      	mov	r3, r2
 8006610:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006612:	f7fe fcef 	bl	8004ff4 <HAL_GetTick>
 8006616:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800661e:	b2db      	uxtb	r3, r3
 8006620:	2b20      	cmp	r3, #32
 8006622:	f040 80d9 	bne.w	80067d8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006626:	697b      	ldr	r3, [r7, #20]
 8006628:	9300      	str	r3, [sp, #0]
 800662a:	2319      	movs	r3, #25
 800662c:	2201      	movs	r2, #1
 800662e:	496d      	ldr	r1, [pc, #436]	@ (80067e4 <HAL_I2C_Mem_Write+0x1ec>)
 8006630:	68f8      	ldr	r0, [r7, #12]
 8006632:	f000 fddb 	bl	80071ec <I2C_WaitOnFlagUntilTimeout>
 8006636:	4603      	mov	r3, r0
 8006638:	2b00      	cmp	r3, #0
 800663a:	d001      	beq.n	8006640 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800663c:	2302      	movs	r3, #2
 800663e:	e0cc      	b.n	80067da <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006646:	2b01      	cmp	r3, #1
 8006648:	d101      	bne.n	800664e <HAL_I2C_Mem_Write+0x56>
 800664a:	2302      	movs	r3, #2
 800664c:	e0c5      	b.n	80067da <HAL_I2C_Mem_Write+0x1e2>
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	2201      	movs	r2, #1
 8006652:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f003 0301 	and.w	r3, r3, #1
 8006660:	2b01      	cmp	r3, #1
 8006662:	d007      	beq.n	8006674 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	681a      	ldr	r2, [r3, #0]
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f042 0201 	orr.w	r2, r2, #1
 8006672:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	681a      	ldr	r2, [r3, #0]
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006682:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	2221      	movs	r2, #33	@ 0x21
 8006688:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	2240      	movs	r2, #64	@ 0x40
 8006690:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	2200      	movs	r2, #0
 8006698:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	6a3a      	ldr	r2, [r7, #32]
 800669e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80066a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066aa:	b29a      	uxth	r2, r3
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	4a4d      	ldr	r2, [pc, #308]	@ (80067e8 <HAL_I2C_Mem_Write+0x1f0>)
 80066b4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80066b6:	88f8      	ldrh	r0, [r7, #6]
 80066b8:	893a      	ldrh	r2, [r7, #8]
 80066ba:	8979      	ldrh	r1, [r7, #10]
 80066bc:	697b      	ldr	r3, [r7, #20]
 80066be:	9301      	str	r3, [sp, #4]
 80066c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066c2:	9300      	str	r3, [sp, #0]
 80066c4:	4603      	mov	r3, r0
 80066c6:	68f8      	ldr	r0, [r7, #12]
 80066c8:	f000 fc12 	bl	8006ef0 <I2C_RequestMemoryWrite>
 80066cc:	4603      	mov	r3, r0
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d052      	beq.n	8006778 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80066d2:	2301      	movs	r3, #1
 80066d4:	e081      	b.n	80067da <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80066d6:	697a      	ldr	r2, [r7, #20]
 80066d8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80066da:	68f8      	ldr	r0, [r7, #12]
 80066dc:	f000 fea0 	bl	8007420 <I2C_WaitOnTXEFlagUntilTimeout>
 80066e0:	4603      	mov	r3, r0
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d00d      	beq.n	8006702 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066ea:	2b04      	cmp	r3, #4
 80066ec:	d107      	bne.n	80066fe <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	681a      	ldr	r2, [r3, #0]
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80066fc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80066fe:	2301      	movs	r3, #1
 8006700:	e06b      	b.n	80067da <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006706:	781a      	ldrb	r2, [r3, #0]
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006712:	1c5a      	adds	r2, r3, #1
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800671c:	3b01      	subs	r3, #1
 800671e:	b29a      	uxth	r2, r3
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006728:	b29b      	uxth	r3, r3
 800672a:	3b01      	subs	r3, #1
 800672c:	b29a      	uxth	r2, r3
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	695b      	ldr	r3, [r3, #20]
 8006738:	f003 0304 	and.w	r3, r3, #4
 800673c:	2b04      	cmp	r3, #4
 800673e:	d11b      	bne.n	8006778 <HAL_I2C_Mem_Write+0x180>
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006744:	2b00      	cmp	r3, #0
 8006746:	d017      	beq.n	8006778 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800674c:	781a      	ldrb	r2, [r3, #0]
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006758:	1c5a      	adds	r2, r3, #1
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006762:	3b01      	subs	r3, #1
 8006764:	b29a      	uxth	r2, r3
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800676e:	b29b      	uxth	r3, r3
 8006770:	3b01      	subs	r3, #1
 8006772:	b29a      	uxth	r2, r3
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800677c:	2b00      	cmp	r3, #0
 800677e:	d1aa      	bne.n	80066d6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006780:	697a      	ldr	r2, [r7, #20]
 8006782:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006784:	68f8      	ldr	r0, [r7, #12]
 8006786:	f000 fe93 	bl	80074b0 <I2C_WaitOnBTFFlagUntilTimeout>
 800678a:	4603      	mov	r3, r0
 800678c:	2b00      	cmp	r3, #0
 800678e:	d00d      	beq.n	80067ac <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006794:	2b04      	cmp	r3, #4
 8006796:	d107      	bne.n	80067a8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	681a      	ldr	r2, [r3, #0]
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80067a6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80067a8:	2301      	movs	r3, #1
 80067aa:	e016      	b.n	80067da <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	681a      	ldr	r2, [r3, #0]
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80067ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	2220      	movs	r2, #32
 80067c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	2200      	movs	r2, #0
 80067c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	2200      	movs	r2, #0
 80067d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80067d4:	2300      	movs	r3, #0
 80067d6:	e000      	b.n	80067da <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80067d8:	2302      	movs	r3, #2
  }
}
 80067da:	4618      	mov	r0, r3
 80067dc:	3718      	adds	r7, #24
 80067de:	46bd      	mov	sp, r7
 80067e0:	bd80      	pop	{r7, pc}
 80067e2:	bf00      	nop
 80067e4:	00100002 	.word	0x00100002
 80067e8:	ffff0000 	.word	0xffff0000

080067ec <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80067ec:	b580      	push	{r7, lr}
 80067ee:	b08c      	sub	sp, #48	@ 0x30
 80067f0:	af02      	add	r7, sp, #8
 80067f2:	60f8      	str	r0, [r7, #12]
 80067f4:	4608      	mov	r0, r1
 80067f6:	4611      	mov	r1, r2
 80067f8:	461a      	mov	r2, r3
 80067fa:	4603      	mov	r3, r0
 80067fc:	817b      	strh	r3, [r7, #10]
 80067fe:	460b      	mov	r3, r1
 8006800:	813b      	strh	r3, [r7, #8]
 8006802:	4613      	mov	r3, r2
 8006804:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006806:	f7fe fbf5 	bl	8004ff4 <HAL_GetTick>
 800680a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006812:	b2db      	uxtb	r3, r3
 8006814:	2b20      	cmp	r3, #32
 8006816:	f040 8214 	bne.w	8006c42 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800681a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800681c:	9300      	str	r3, [sp, #0]
 800681e:	2319      	movs	r3, #25
 8006820:	2201      	movs	r2, #1
 8006822:	497b      	ldr	r1, [pc, #492]	@ (8006a10 <HAL_I2C_Mem_Read+0x224>)
 8006824:	68f8      	ldr	r0, [r7, #12]
 8006826:	f000 fce1 	bl	80071ec <I2C_WaitOnFlagUntilTimeout>
 800682a:	4603      	mov	r3, r0
 800682c:	2b00      	cmp	r3, #0
 800682e:	d001      	beq.n	8006834 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8006830:	2302      	movs	r3, #2
 8006832:	e207      	b.n	8006c44 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800683a:	2b01      	cmp	r3, #1
 800683c:	d101      	bne.n	8006842 <HAL_I2C_Mem_Read+0x56>
 800683e:	2302      	movs	r3, #2
 8006840:	e200      	b.n	8006c44 <HAL_I2C_Mem_Read+0x458>
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	2201      	movs	r2, #1
 8006846:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	f003 0301 	and.w	r3, r3, #1
 8006854:	2b01      	cmp	r3, #1
 8006856:	d007      	beq.n	8006868 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	681a      	ldr	r2, [r3, #0]
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f042 0201 	orr.w	r2, r2, #1
 8006866:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	681a      	ldr	r2, [r3, #0]
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006876:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	2222      	movs	r2, #34	@ 0x22
 800687c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	2240      	movs	r2, #64	@ 0x40
 8006884:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	2200      	movs	r2, #0
 800688c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006892:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8006898:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800689e:	b29a      	uxth	r2, r3
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	4a5b      	ldr	r2, [pc, #364]	@ (8006a14 <HAL_I2C_Mem_Read+0x228>)
 80068a8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80068aa:	88f8      	ldrh	r0, [r7, #6]
 80068ac:	893a      	ldrh	r2, [r7, #8]
 80068ae:	8979      	ldrh	r1, [r7, #10]
 80068b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068b2:	9301      	str	r3, [sp, #4]
 80068b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068b6:	9300      	str	r3, [sp, #0]
 80068b8:	4603      	mov	r3, r0
 80068ba:	68f8      	ldr	r0, [r7, #12]
 80068bc:	f000 fbae 	bl	800701c <I2C_RequestMemoryRead>
 80068c0:	4603      	mov	r3, r0
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d001      	beq.n	80068ca <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80068c6:	2301      	movs	r3, #1
 80068c8:	e1bc      	b.n	8006c44 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d113      	bne.n	80068fa <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80068d2:	2300      	movs	r3, #0
 80068d4:	623b      	str	r3, [r7, #32]
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	695b      	ldr	r3, [r3, #20]
 80068dc:	623b      	str	r3, [r7, #32]
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	699b      	ldr	r3, [r3, #24]
 80068e4:	623b      	str	r3, [r7, #32]
 80068e6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	681a      	ldr	r2, [r3, #0]
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80068f6:	601a      	str	r2, [r3, #0]
 80068f8:	e190      	b.n	8006c1c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80068fe:	2b01      	cmp	r3, #1
 8006900:	d11b      	bne.n	800693a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	681a      	ldr	r2, [r3, #0]
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006910:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006912:	2300      	movs	r3, #0
 8006914:	61fb      	str	r3, [r7, #28]
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	695b      	ldr	r3, [r3, #20]
 800691c:	61fb      	str	r3, [r7, #28]
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	699b      	ldr	r3, [r3, #24]
 8006924:	61fb      	str	r3, [r7, #28]
 8006926:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	681a      	ldr	r2, [r3, #0]
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006936:	601a      	str	r2, [r3, #0]
 8006938:	e170      	b.n	8006c1c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800693e:	2b02      	cmp	r3, #2
 8006940:	d11b      	bne.n	800697a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	681a      	ldr	r2, [r3, #0]
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006950:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	681a      	ldr	r2, [r3, #0]
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006960:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006962:	2300      	movs	r3, #0
 8006964:	61bb      	str	r3, [r7, #24]
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	695b      	ldr	r3, [r3, #20]
 800696c:	61bb      	str	r3, [r7, #24]
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	699b      	ldr	r3, [r3, #24]
 8006974:	61bb      	str	r3, [r7, #24]
 8006976:	69bb      	ldr	r3, [r7, #24]
 8006978:	e150      	b.n	8006c1c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800697a:	2300      	movs	r3, #0
 800697c:	617b      	str	r3, [r7, #20]
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	695b      	ldr	r3, [r3, #20]
 8006984:	617b      	str	r3, [r7, #20]
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	699b      	ldr	r3, [r3, #24]
 800698c:	617b      	str	r3, [r7, #20]
 800698e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006990:	e144      	b.n	8006c1c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006996:	2b03      	cmp	r3, #3
 8006998:	f200 80f1 	bhi.w	8006b7e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80069a0:	2b01      	cmp	r3, #1
 80069a2:	d123      	bne.n	80069ec <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80069a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80069a6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80069a8:	68f8      	ldr	r0, [r7, #12]
 80069aa:	f000 fdc9 	bl	8007540 <I2C_WaitOnRXNEFlagUntilTimeout>
 80069ae:	4603      	mov	r3, r0
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d001      	beq.n	80069b8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80069b4:	2301      	movs	r3, #1
 80069b6:	e145      	b.n	8006c44 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	691a      	ldr	r2, [r3, #16]
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069c2:	b2d2      	uxtb	r2, r2
 80069c4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069ca:	1c5a      	adds	r2, r3, #1
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80069d4:	3b01      	subs	r3, #1
 80069d6:	b29a      	uxth	r2, r3
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80069e0:	b29b      	uxth	r3, r3
 80069e2:	3b01      	subs	r3, #1
 80069e4:	b29a      	uxth	r2, r3
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80069ea:	e117      	b.n	8006c1c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80069f0:	2b02      	cmp	r3, #2
 80069f2:	d14e      	bne.n	8006a92 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80069f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069f6:	9300      	str	r3, [sp, #0]
 80069f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069fa:	2200      	movs	r2, #0
 80069fc:	4906      	ldr	r1, [pc, #24]	@ (8006a18 <HAL_I2C_Mem_Read+0x22c>)
 80069fe:	68f8      	ldr	r0, [r7, #12]
 8006a00:	f000 fbf4 	bl	80071ec <I2C_WaitOnFlagUntilTimeout>
 8006a04:	4603      	mov	r3, r0
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d008      	beq.n	8006a1c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8006a0a:	2301      	movs	r3, #1
 8006a0c:	e11a      	b.n	8006c44 <HAL_I2C_Mem_Read+0x458>
 8006a0e:	bf00      	nop
 8006a10:	00100002 	.word	0x00100002
 8006a14:	ffff0000 	.word	0xffff0000
 8006a18:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	681a      	ldr	r2, [r3, #0]
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006a2a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	691a      	ldr	r2, [r3, #16]
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a36:	b2d2      	uxtb	r2, r2
 8006a38:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a3e:	1c5a      	adds	r2, r3, #1
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a48:	3b01      	subs	r3, #1
 8006a4a:	b29a      	uxth	r2, r3
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a54:	b29b      	uxth	r3, r3
 8006a56:	3b01      	subs	r3, #1
 8006a58:	b29a      	uxth	r2, r3
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	691a      	ldr	r2, [r3, #16]
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a68:	b2d2      	uxtb	r2, r2
 8006a6a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a70:	1c5a      	adds	r2, r3, #1
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a7a:	3b01      	subs	r3, #1
 8006a7c:	b29a      	uxth	r2, r3
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a86:	b29b      	uxth	r3, r3
 8006a88:	3b01      	subs	r3, #1
 8006a8a:	b29a      	uxth	r2, r3
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006a90:	e0c4      	b.n	8006c1c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006a92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a94:	9300      	str	r3, [sp, #0]
 8006a96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a98:	2200      	movs	r2, #0
 8006a9a:	496c      	ldr	r1, [pc, #432]	@ (8006c4c <HAL_I2C_Mem_Read+0x460>)
 8006a9c:	68f8      	ldr	r0, [r7, #12]
 8006a9e:	f000 fba5 	bl	80071ec <I2C_WaitOnFlagUntilTimeout>
 8006aa2:	4603      	mov	r3, r0
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d001      	beq.n	8006aac <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006aa8:	2301      	movs	r3, #1
 8006aaa:	e0cb      	b.n	8006c44 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	681a      	ldr	r2, [r3, #0]
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006aba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	691a      	ldr	r2, [r3, #16]
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ac6:	b2d2      	uxtb	r2, r2
 8006ac8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ace:	1c5a      	adds	r2, r3, #1
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ad8:	3b01      	subs	r3, #1
 8006ada:	b29a      	uxth	r2, r3
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ae4:	b29b      	uxth	r3, r3
 8006ae6:	3b01      	subs	r3, #1
 8006ae8:	b29a      	uxth	r2, r3
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006af0:	9300      	str	r3, [sp, #0]
 8006af2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006af4:	2200      	movs	r2, #0
 8006af6:	4955      	ldr	r1, [pc, #340]	@ (8006c4c <HAL_I2C_Mem_Read+0x460>)
 8006af8:	68f8      	ldr	r0, [r7, #12]
 8006afa:	f000 fb77 	bl	80071ec <I2C_WaitOnFlagUntilTimeout>
 8006afe:	4603      	mov	r3, r0
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d001      	beq.n	8006b08 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006b04:	2301      	movs	r3, #1
 8006b06:	e09d      	b.n	8006c44 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	681a      	ldr	r2, [r3, #0]
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006b16:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	691a      	ldr	r2, [r3, #16]
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b22:	b2d2      	uxtb	r2, r2
 8006b24:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b2a:	1c5a      	adds	r2, r3, #1
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b34:	3b01      	subs	r3, #1
 8006b36:	b29a      	uxth	r2, r3
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b40:	b29b      	uxth	r3, r3
 8006b42:	3b01      	subs	r3, #1
 8006b44:	b29a      	uxth	r2, r3
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	691a      	ldr	r2, [r3, #16]
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b54:	b2d2      	uxtb	r2, r2
 8006b56:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b5c:	1c5a      	adds	r2, r3, #1
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b66:	3b01      	subs	r3, #1
 8006b68:	b29a      	uxth	r2, r3
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b72:	b29b      	uxth	r3, r3
 8006b74:	3b01      	subs	r3, #1
 8006b76:	b29a      	uxth	r2, r3
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006b7c:	e04e      	b.n	8006c1c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006b7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b80:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006b82:	68f8      	ldr	r0, [r7, #12]
 8006b84:	f000 fcdc 	bl	8007540 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006b88:	4603      	mov	r3, r0
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d001      	beq.n	8006b92 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8006b8e:	2301      	movs	r3, #1
 8006b90:	e058      	b.n	8006c44 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	691a      	ldr	r2, [r3, #16]
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b9c:	b2d2      	uxtb	r2, r2
 8006b9e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ba4:	1c5a      	adds	r2, r3, #1
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006bae:	3b01      	subs	r3, #1
 8006bb0:	b29a      	uxth	r2, r3
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006bba:	b29b      	uxth	r3, r3
 8006bbc:	3b01      	subs	r3, #1
 8006bbe:	b29a      	uxth	r2, r3
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	695b      	ldr	r3, [r3, #20]
 8006bca:	f003 0304 	and.w	r3, r3, #4
 8006bce:	2b04      	cmp	r3, #4
 8006bd0:	d124      	bne.n	8006c1c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006bd6:	2b03      	cmp	r3, #3
 8006bd8:	d107      	bne.n	8006bea <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	681a      	ldr	r2, [r3, #0]
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006be8:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	691a      	ldr	r2, [r3, #16]
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bf4:	b2d2      	uxtb	r2, r2
 8006bf6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bfc:	1c5a      	adds	r2, r3, #1
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c06:	3b01      	subs	r3, #1
 8006c08:	b29a      	uxth	r2, r3
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c12:	b29b      	uxth	r3, r3
 8006c14:	3b01      	subs	r3, #1
 8006c16:	b29a      	uxth	r2, r3
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	f47f aeb6 	bne.w	8006992 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	2220      	movs	r2, #32
 8006c2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	2200      	movs	r2, #0
 8006c32:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	2200      	movs	r2, #0
 8006c3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006c3e:	2300      	movs	r3, #0
 8006c40:	e000      	b.n	8006c44 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8006c42:	2302      	movs	r3, #2
  }
}
 8006c44:	4618      	mov	r0, r3
 8006c46:	3728      	adds	r7, #40	@ 0x28
 8006c48:	46bd      	mov	sp, r7
 8006c4a:	bd80      	pop	{r7, pc}
 8006c4c:	00010004 	.word	0x00010004

08006c50 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006c50:	b580      	push	{r7, lr}
 8006c52:	b088      	sub	sp, #32
 8006c54:	af02      	add	r7, sp, #8
 8006c56:	60f8      	str	r0, [r7, #12]
 8006c58:	607a      	str	r2, [r7, #4]
 8006c5a:	603b      	str	r3, [r7, #0]
 8006c5c:	460b      	mov	r3, r1
 8006c5e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c64:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006c66:	697b      	ldr	r3, [r7, #20]
 8006c68:	2b08      	cmp	r3, #8
 8006c6a:	d006      	beq.n	8006c7a <I2C_MasterRequestWrite+0x2a>
 8006c6c:	697b      	ldr	r3, [r7, #20]
 8006c6e:	2b01      	cmp	r3, #1
 8006c70:	d003      	beq.n	8006c7a <I2C_MasterRequestWrite+0x2a>
 8006c72:	697b      	ldr	r3, [r7, #20]
 8006c74:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006c78:	d108      	bne.n	8006c8c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	681a      	ldr	r2, [r3, #0]
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006c88:	601a      	str	r2, [r3, #0]
 8006c8a:	e00b      	b.n	8006ca4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c90:	2b12      	cmp	r3, #18
 8006c92:	d107      	bne.n	8006ca4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	681a      	ldr	r2, [r3, #0]
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006ca2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006ca4:	683b      	ldr	r3, [r7, #0]
 8006ca6:	9300      	str	r3, [sp, #0]
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2200      	movs	r2, #0
 8006cac:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006cb0:	68f8      	ldr	r0, [r7, #12]
 8006cb2:	f000 fa9b 	bl	80071ec <I2C_WaitOnFlagUntilTimeout>
 8006cb6:	4603      	mov	r3, r0
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d00d      	beq.n	8006cd8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006cc6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006cca:	d103      	bne.n	8006cd4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006cd2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006cd4:	2303      	movs	r3, #3
 8006cd6:	e035      	b.n	8006d44 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	691b      	ldr	r3, [r3, #16]
 8006cdc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006ce0:	d108      	bne.n	8006cf4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006ce2:	897b      	ldrh	r3, [r7, #10]
 8006ce4:	b2db      	uxtb	r3, r3
 8006ce6:	461a      	mov	r2, r3
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006cf0:	611a      	str	r2, [r3, #16]
 8006cf2:	e01b      	b.n	8006d2c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006cf4:	897b      	ldrh	r3, [r7, #10]
 8006cf6:	11db      	asrs	r3, r3, #7
 8006cf8:	b2db      	uxtb	r3, r3
 8006cfa:	f003 0306 	and.w	r3, r3, #6
 8006cfe:	b2db      	uxtb	r3, r3
 8006d00:	f063 030f 	orn	r3, r3, #15
 8006d04:	b2da      	uxtb	r2, r3
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006d0c:	683b      	ldr	r3, [r7, #0]
 8006d0e:	687a      	ldr	r2, [r7, #4]
 8006d10:	490e      	ldr	r1, [pc, #56]	@ (8006d4c <I2C_MasterRequestWrite+0xfc>)
 8006d12:	68f8      	ldr	r0, [r7, #12]
 8006d14:	f000 fae4 	bl	80072e0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006d18:	4603      	mov	r3, r0
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d001      	beq.n	8006d22 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8006d1e:	2301      	movs	r3, #1
 8006d20:	e010      	b.n	8006d44 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006d22:	897b      	ldrh	r3, [r7, #10]
 8006d24:	b2da      	uxtb	r2, r3
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006d2c:	683b      	ldr	r3, [r7, #0]
 8006d2e:	687a      	ldr	r2, [r7, #4]
 8006d30:	4907      	ldr	r1, [pc, #28]	@ (8006d50 <I2C_MasterRequestWrite+0x100>)
 8006d32:	68f8      	ldr	r0, [r7, #12]
 8006d34:	f000 fad4 	bl	80072e0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006d38:	4603      	mov	r3, r0
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d001      	beq.n	8006d42 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8006d3e:	2301      	movs	r3, #1
 8006d40:	e000      	b.n	8006d44 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8006d42:	2300      	movs	r3, #0
}
 8006d44:	4618      	mov	r0, r3
 8006d46:	3718      	adds	r7, #24
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	bd80      	pop	{r7, pc}
 8006d4c:	00010008 	.word	0x00010008
 8006d50:	00010002 	.word	0x00010002

08006d54 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006d54:	b580      	push	{r7, lr}
 8006d56:	b088      	sub	sp, #32
 8006d58:	af02      	add	r7, sp, #8
 8006d5a:	60f8      	str	r0, [r7, #12]
 8006d5c:	607a      	str	r2, [r7, #4]
 8006d5e:	603b      	str	r3, [r7, #0]
 8006d60:	460b      	mov	r3, r1
 8006d62:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d68:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	681a      	ldr	r2, [r3, #0]
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006d78:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006d7a:	697b      	ldr	r3, [r7, #20]
 8006d7c:	2b08      	cmp	r3, #8
 8006d7e:	d006      	beq.n	8006d8e <I2C_MasterRequestRead+0x3a>
 8006d80:	697b      	ldr	r3, [r7, #20]
 8006d82:	2b01      	cmp	r3, #1
 8006d84:	d003      	beq.n	8006d8e <I2C_MasterRequestRead+0x3a>
 8006d86:	697b      	ldr	r3, [r7, #20]
 8006d88:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006d8c:	d108      	bne.n	8006da0 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	681a      	ldr	r2, [r3, #0]
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006d9c:	601a      	str	r2, [r3, #0]
 8006d9e:	e00b      	b.n	8006db8 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006da4:	2b11      	cmp	r3, #17
 8006da6:	d107      	bne.n	8006db8 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	681a      	ldr	r2, [r3, #0]
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006db6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006db8:	683b      	ldr	r3, [r7, #0]
 8006dba:	9300      	str	r3, [sp, #0]
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006dc4:	68f8      	ldr	r0, [r7, #12]
 8006dc6:	f000 fa11 	bl	80071ec <I2C_WaitOnFlagUntilTimeout>
 8006dca:	4603      	mov	r3, r0
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d00d      	beq.n	8006dec <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006dda:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006dde:	d103      	bne.n	8006de8 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006de6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006de8:	2303      	movs	r3, #3
 8006dea:	e079      	b.n	8006ee0 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	691b      	ldr	r3, [r3, #16]
 8006df0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006df4:	d108      	bne.n	8006e08 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006df6:	897b      	ldrh	r3, [r7, #10]
 8006df8:	b2db      	uxtb	r3, r3
 8006dfa:	f043 0301 	orr.w	r3, r3, #1
 8006dfe:	b2da      	uxtb	r2, r3
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	611a      	str	r2, [r3, #16]
 8006e06:	e05f      	b.n	8006ec8 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006e08:	897b      	ldrh	r3, [r7, #10]
 8006e0a:	11db      	asrs	r3, r3, #7
 8006e0c:	b2db      	uxtb	r3, r3
 8006e0e:	f003 0306 	and.w	r3, r3, #6
 8006e12:	b2db      	uxtb	r3, r3
 8006e14:	f063 030f 	orn	r3, r3, #15
 8006e18:	b2da      	uxtb	r2, r3
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006e20:	683b      	ldr	r3, [r7, #0]
 8006e22:	687a      	ldr	r2, [r7, #4]
 8006e24:	4930      	ldr	r1, [pc, #192]	@ (8006ee8 <I2C_MasterRequestRead+0x194>)
 8006e26:	68f8      	ldr	r0, [r7, #12]
 8006e28:	f000 fa5a 	bl	80072e0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006e2c:	4603      	mov	r3, r0
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d001      	beq.n	8006e36 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8006e32:	2301      	movs	r3, #1
 8006e34:	e054      	b.n	8006ee0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006e36:	897b      	ldrh	r3, [r7, #10]
 8006e38:	b2da      	uxtb	r2, r3
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	687a      	ldr	r2, [r7, #4]
 8006e44:	4929      	ldr	r1, [pc, #164]	@ (8006eec <I2C_MasterRequestRead+0x198>)
 8006e46:	68f8      	ldr	r0, [r7, #12]
 8006e48:	f000 fa4a 	bl	80072e0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006e4c:	4603      	mov	r3, r0
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d001      	beq.n	8006e56 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8006e52:	2301      	movs	r3, #1
 8006e54:	e044      	b.n	8006ee0 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e56:	2300      	movs	r3, #0
 8006e58:	613b      	str	r3, [r7, #16]
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	695b      	ldr	r3, [r3, #20]
 8006e60:	613b      	str	r3, [r7, #16]
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	699b      	ldr	r3, [r3, #24]
 8006e68:	613b      	str	r3, [r7, #16]
 8006e6a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	681a      	ldr	r2, [r3, #0]
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006e7a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006e7c:	683b      	ldr	r3, [r7, #0]
 8006e7e:	9300      	str	r3, [sp, #0]
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2200      	movs	r2, #0
 8006e84:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006e88:	68f8      	ldr	r0, [r7, #12]
 8006e8a:	f000 f9af 	bl	80071ec <I2C_WaitOnFlagUntilTimeout>
 8006e8e:	4603      	mov	r3, r0
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d00d      	beq.n	8006eb0 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e9e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006ea2:	d103      	bne.n	8006eac <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006eaa:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8006eac:	2303      	movs	r3, #3
 8006eae:	e017      	b.n	8006ee0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8006eb0:	897b      	ldrh	r3, [r7, #10]
 8006eb2:	11db      	asrs	r3, r3, #7
 8006eb4:	b2db      	uxtb	r3, r3
 8006eb6:	f003 0306 	and.w	r3, r3, #6
 8006eba:	b2db      	uxtb	r3, r3
 8006ebc:	f063 030e 	orn	r3, r3, #14
 8006ec0:	b2da      	uxtb	r2, r3
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006ec8:	683b      	ldr	r3, [r7, #0]
 8006eca:	687a      	ldr	r2, [r7, #4]
 8006ecc:	4907      	ldr	r1, [pc, #28]	@ (8006eec <I2C_MasterRequestRead+0x198>)
 8006ece:	68f8      	ldr	r0, [r7, #12]
 8006ed0:	f000 fa06 	bl	80072e0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006ed4:	4603      	mov	r3, r0
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d001      	beq.n	8006ede <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8006eda:	2301      	movs	r3, #1
 8006edc:	e000      	b.n	8006ee0 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8006ede:	2300      	movs	r3, #0
}
 8006ee0:	4618      	mov	r0, r3
 8006ee2:	3718      	adds	r7, #24
 8006ee4:	46bd      	mov	sp, r7
 8006ee6:	bd80      	pop	{r7, pc}
 8006ee8:	00010008 	.word	0x00010008
 8006eec:	00010002 	.word	0x00010002

08006ef0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006ef0:	b580      	push	{r7, lr}
 8006ef2:	b088      	sub	sp, #32
 8006ef4:	af02      	add	r7, sp, #8
 8006ef6:	60f8      	str	r0, [r7, #12]
 8006ef8:	4608      	mov	r0, r1
 8006efa:	4611      	mov	r1, r2
 8006efc:	461a      	mov	r2, r3
 8006efe:	4603      	mov	r3, r0
 8006f00:	817b      	strh	r3, [r7, #10]
 8006f02:	460b      	mov	r3, r1
 8006f04:	813b      	strh	r3, [r7, #8]
 8006f06:	4613      	mov	r3, r2
 8006f08:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	681a      	ldr	r2, [r3, #0]
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006f18:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f1c:	9300      	str	r3, [sp, #0]
 8006f1e:	6a3b      	ldr	r3, [r7, #32]
 8006f20:	2200      	movs	r2, #0
 8006f22:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006f26:	68f8      	ldr	r0, [r7, #12]
 8006f28:	f000 f960 	bl	80071ec <I2C_WaitOnFlagUntilTimeout>
 8006f2c:	4603      	mov	r3, r0
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d00d      	beq.n	8006f4e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f3c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006f40:	d103      	bne.n	8006f4a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006f48:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006f4a:	2303      	movs	r3, #3
 8006f4c:	e05f      	b.n	800700e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006f4e:	897b      	ldrh	r3, [r7, #10]
 8006f50:	b2db      	uxtb	r3, r3
 8006f52:	461a      	mov	r2, r3
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006f5c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f60:	6a3a      	ldr	r2, [r7, #32]
 8006f62:	492d      	ldr	r1, [pc, #180]	@ (8007018 <I2C_RequestMemoryWrite+0x128>)
 8006f64:	68f8      	ldr	r0, [r7, #12]
 8006f66:	f000 f9bb 	bl	80072e0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006f6a:	4603      	mov	r3, r0
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d001      	beq.n	8006f74 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006f70:	2301      	movs	r3, #1
 8006f72:	e04c      	b.n	800700e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006f74:	2300      	movs	r3, #0
 8006f76:	617b      	str	r3, [r7, #20]
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	695b      	ldr	r3, [r3, #20]
 8006f7e:	617b      	str	r3, [r7, #20]
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	699b      	ldr	r3, [r3, #24]
 8006f86:	617b      	str	r3, [r7, #20]
 8006f88:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006f8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f8c:	6a39      	ldr	r1, [r7, #32]
 8006f8e:	68f8      	ldr	r0, [r7, #12]
 8006f90:	f000 fa46 	bl	8007420 <I2C_WaitOnTXEFlagUntilTimeout>
 8006f94:	4603      	mov	r3, r0
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d00d      	beq.n	8006fb6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f9e:	2b04      	cmp	r3, #4
 8006fa0:	d107      	bne.n	8006fb2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	681a      	ldr	r2, [r3, #0]
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006fb0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006fb2:	2301      	movs	r3, #1
 8006fb4:	e02b      	b.n	800700e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006fb6:	88fb      	ldrh	r3, [r7, #6]
 8006fb8:	2b01      	cmp	r3, #1
 8006fba:	d105      	bne.n	8006fc8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006fbc:	893b      	ldrh	r3, [r7, #8]
 8006fbe:	b2da      	uxtb	r2, r3
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	611a      	str	r2, [r3, #16]
 8006fc6:	e021      	b.n	800700c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006fc8:	893b      	ldrh	r3, [r7, #8]
 8006fca:	0a1b      	lsrs	r3, r3, #8
 8006fcc:	b29b      	uxth	r3, r3
 8006fce:	b2da      	uxtb	r2, r3
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006fd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006fd8:	6a39      	ldr	r1, [r7, #32]
 8006fda:	68f8      	ldr	r0, [r7, #12]
 8006fdc:	f000 fa20 	bl	8007420 <I2C_WaitOnTXEFlagUntilTimeout>
 8006fe0:	4603      	mov	r3, r0
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d00d      	beq.n	8007002 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fea:	2b04      	cmp	r3, #4
 8006fec:	d107      	bne.n	8006ffe <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	681a      	ldr	r2, [r3, #0]
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006ffc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006ffe:	2301      	movs	r3, #1
 8007000:	e005      	b.n	800700e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007002:	893b      	ldrh	r3, [r7, #8]
 8007004:	b2da      	uxtb	r2, r3
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800700c:	2300      	movs	r3, #0
}
 800700e:	4618      	mov	r0, r3
 8007010:	3718      	adds	r7, #24
 8007012:	46bd      	mov	sp, r7
 8007014:	bd80      	pop	{r7, pc}
 8007016:	bf00      	nop
 8007018:	00010002 	.word	0x00010002

0800701c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800701c:	b580      	push	{r7, lr}
 800701e:	b088      	sub	sp, #32
 8007020:	af02      	add	r7, sp, #8
 8007022:	60f8      	str	r0, [r7, #12]
 8007024:	4608      	mov	r0, r1
 8007026:	4611      	mov	r1, r2
 8007028:	461a      	mov	r2, r3
 800702a:	4603      	mov	r3, r0
 800702c:	817b      	strh	r3, [r7, #10]
 800702e:	460b      	mov	r3, r1
 8007030:	813b      	strh	r3, [r7, #8]
 8007032:	4613      	mov	r3, r2
 8007034:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	681a      	ldr	r2, [r3, #0]
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007044:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	681a      	ldr	r2, [r3, #0]
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007054:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007058:	9300      	str	r3, [sp, #0]
 800705a:	6a3b      	ldr	r3, [r7, #32]
 800705c:	2200      	movs	r2, #0
 800705e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007062:	68f8      	ldr	r0, [r7, #12]
 8007064:	f000 f8c2 	bl	80071ec <I2C_WaitOnFlagUntilTimeout>
 8007068:	4603      	mov	r3, r0
 800706a:	2b00      	cmp	r3, #0
 800706c:	d00d      	beq.n	800708a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007078:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800707c:	d103      	bne.n	8007086 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007084:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007086:	2303      	movs	r3, #3
 8007088:	e0aa      	b.n	80071e0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800708a:	897b      	ldrh	r3, [r7, #10]
 800708c:	b2db      	uxtb	r3, r3
 800708e:	461a      	mov	r2, r3
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007098:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800709a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800709c:	6a3a      	ldr	r2, [r7, #32]
 800709e:	4952      	ldr	r1, [pc, #328]	@ (80071e8 <I2C_RequestMemoryRead+0x1cc>)
 80070a0:	68f8      	ldr	r0, [r7, #12]
 80070a2:	f000 f91d 	bl	80072e0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80070a6:	4603      	mov	r3, r0
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d001      	beq.n	80070b0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80070ac:	2301      	movs	r3, #1
 80070ae:	e097      	b.n	80071e0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80070b0:	2300      	movs	r3, #0
 80070b2:	617b      	str	r3, [r7, #20]
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	695b      	ldr	r3, [r3, #20]
 80070ba:	617b      	str	r3, [r7, #20]
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	699b      	ldr	r3, [r3, #24]
 80070c2:	617b      	str	r3, [r7, #20]
 80070c4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80070c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80070c8:	6a39      	ldr	r1, [r7, #32]
 80070ca:	68f8      	ldr	r0, [r7, #12]
 80070cc:	f000 f9a8 	bl	8007420 <I2C_WaitOnTXEFlagUntilTimeout>
 80070d0:	4603      	mov	r3, r0
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d00d      	beq.n	80070f2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070da:	2b04      	cmp	r3, #4
 80070dc:	d107      	bne.n	80070ee <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	681a      	ldr	r2, [r3, #0]
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80070ec:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80070ee:	2301      	movs	r3, #1
 80070f0:	e076      	b.n	80071e0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80070f2:	88fb      	ldrh	r3, [r7, #6]
 80070f4:	2b01      	cmp	r3, #1
 80070f6:	d105      	bne.n	8007104 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80070f8:	893b      	ldrh	r3, [r7, #8]
 80070fa:	b2da      	uxtb	r2, r3
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	611a      	str	r2, [r3, #16]
 8007102:	e021      	b.n	8007148 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007104:	893b      	ldrh	r3, [r7, #8]
 8007106:	0a1b      	lsrs	r3, r3, #8
 8007108:	b29b      	uxth	r3, r3
 800710a:	b2da      	uxtb	r2, r3
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007112:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007114:	6a39      	ldr	r1, [r7, #32]
 8007116:	68f8      	ldr	r0, [r7, #12]
 8007118:	f000 f982 	bl	8007420 <I2C_WaitOnTXEFlagUntilTimeout>
 800711c:	4603      	mov	r3, r0
 800711e:	2b00      	cmp	r3, #0
 8007120:	d00d      	beq.n	800713e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007126:	2b04      	cmp	r3, #4
 8007128:	d107      	bne.n	800713a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	681a      	ldr	r2, [r3, #0]
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007138:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800713a:	2301      	movs	r3, #1
 800713c:	e050      	b.n	80071e0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800713e:	893b      	ldrh	r3, [r7, #8]
 8007140:	b2da      	uxtb	r2, r3
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007148:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800714a:	6a39      	ldr	r1, [r7, #32]
 800714c:	68f8      	ldr	r0, [r7, #12]
 800714e:	f000 f967 	bl	8007420 <I2C_WaitOnTXEFlagUntilTimeout>
 8007152:	4603      	mov	r3, r0
 8007154:	2b00      	cmp	r3, #0
 8007156:	d00d      	beq.n	8007174 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800715c:	2b04      	cmp	r3, #4
 800715e:	d107      	bne.n	8007170 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	681a      	ldr	r2, [r3, #0]
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800716e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007170:	2301      	movs	r3, #1
 8007172:	e035      	b.n	80071e0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	681a      	ldr	r2, [r3, #0]
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007182:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007186:	9300      	str	r3, [sp, #0]
 8007188:	6a3b      	ldr	r3, [r7, #32]
 800718a:	2200      	movs	r2, #0
 800718c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007190:	68f8      	ldr	r0, [r7, #12]
 8007192:	f000 f82b 	bl	80071ec <I2C_WaitOnFlagUntilTimeout>
 8007196:	4603      	mov	r3, r0
 8007198:	2b00      	cmp	r3, #0
 800719a:	d00d      	beq.n	80071b8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80071aa:	d103      	bne.n	80071b4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80071b2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80071b4:	2303      	movs	r3, #3
 80071b6:	e013      	b.n	80071e0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80071b8:	897b      	ldrh	r3, [r7, #10]
 80071ba:	b2db      	uxtb	r3, r3
 80071bc:	f043 0301 	orr.w	r3, r3, #1
 80071c0:	b2da      	uxtb	r2, r3
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80071c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071ca:	6a3a      	ldr	r2, [r7, #32]
 80071cc:	4906      	ldr	r1, [pc, #24]	@ (80071e8 <I2C_RequestMemoryRead+0x1cc>)
 80071ce:	68f8      	ldr	r0, [r7, #12]
 80071d0:	f000 f886 	bl	80072e0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80071d4:	4603      	mov	r3, r0
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d001      	beq.n	80071de <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80071da:	2301      	movs	r3, #1
 80071dc:	e000      	b.n	80071e0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80071de:	2300      	movs	r3, #0
}
 80071e0:	4618      	mov	r0, r3
 80071e2:	3718      	adds	r7, #24
 80071e4:	46bd      	mov	sp, r7
 80071e6:	bd80      	pop	{r7, pc}
 80071e8:	00010002 	.word	0x00010002

080071ec <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80071ec:	b580      	push	{r7, lr}
 80071ee:	b084      	sub	sp, #16
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	60f8      	str	r0, [r7, #12]
 80071f4:	60b9      	str	r1, [r7, #8]
 80071f6:	603b      	str	r3, [r7, #0]
 80071f8:	4613      	mov	r3, r2
 80071fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80071fc:	e048      	b.n	8007290 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80071fe:	683b      	ldr	r3, [r7, #0]
 8007200:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007204:	d044      	beq.n	8007290 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007206:	f7fd fef5 	bl	8004ff4 <HAL_GetTick>
 800720a:	4602      	mov	r2, r0
 800720c:	69bb      	ldr	r3, [r7, #24]
 800720e:	1ad3      	subs	r3, r2, r3
 8007210:	683a      	ldr	r2, [r7, #0]
 8007212:	429a      	cmp	r2, r3
 8007214:	d302      	bcc.n	800721c <I2C_WaitOnFlagUntilTimeout+0x30>
 8007216:	683b      	ldr	r3, [r7, #0]
 8007218:	2b00      	cmp	r3, #0
 800721a:	d139      	bne.n	8007290 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800721c:	68bb      	ldr	r3, [r7, #8]
 800721e:	0c1b      	lsrs	r3, r3, #16
 8007220:	b2db      	uxtb	r3, r3
 8007222:	2b01      	cmp	r3, #1
 8007224:	d10d      	bne.n	8007242 <I2C_WaitOnFlagUntilTimeout+0x56>
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	695b      	ldr	r3, [r3, #20]
 800722c:	43da      	mvns	r2, r3
 800722e:	68bb      	ldr	r3, [r7, #8]
 8007230:	4013      	ands	r3, r2
 8007232:	b29b      	uxth	r3, r3
 8007234:	2b00      	cmp	r3, #0
 8007236:	bf0c      	ite	eq
 8007238:	2301      	moveq	r3, #1
 800723a:	2300      	movne	r3, #0
 800723c:	b2db      	uxtb	r3, r3
 800723e:	461a      	mov	r2, r3
 8007240:	e00c      	b.n	800725c <I2C_WaitOnFlagUntilTimeout+0x70>
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	699b      	ldr	r3, [r3, #24]
 8007248:	43da      	mvns	r2, r3
 800724a:	68bb      	ldr	r3, [r7, #8]
 800724c:	4013      	ands	r3, r2
 800724e:	b29b      	uxth	r3, r3
 8007250:	2b00      	cmp	r3, #0
 8007252:	bf0c      	ite	eq
 8007254:	2301      	moveq	r3, #1
 8007256:	2300      	movne	r3, #0
 8007258:	b2db      	uxtb	r3, r3
 800725a:	461a      	mov	r2, r3
 800725c:	79fb      	ldrb	r3, [r7, #7]
 800725e:	429a      	cmp	r2, r3
 8007260:	d116      	bne.n	8007290 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	2200      	movs	r2, #0
 8007266:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	2220      	movs	r2, #32
 800726c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	2200      	movs	r2, #0
 8007274:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800727c:	f043 0220 	orr.w	r2, r3, #32
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	2200      	movs	r2, #0
 8007288:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800728c:	2301      	movs	r3, #1
 800728e:	e023      	b.n	80072d8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007290:	68bb      	ldr	r3, [r7, #8]
 8007292:	0c1b      	lsrs	r3, r3, #16
 8007294:	b2db      	uxtb	r3, r3
 8007296:	2b01      	cmp	r3, #1
 8007298:	d10d      	bne.n	80072b6 <I2C_WaitOnFlagUntilTimeout+0xca>
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	695b      	ldr	r3, [r3, #20]
 80072a0:	43da      	mvns	r2, r3
 80072a2:	68bb      	ldr	r3, [r7, #8]
 80072a4:	4013      	ands	r3, r2
 80072a6:	b29b      	uxth	r3, r3
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	bf0c      	ite	eq
 80072ac:	2301      	moveq	r3, #1
 80072ae:	2300      	movne	r3, #0
 80072b0:	b2db      	uxtb	r3, r3
 80072b2:	461a      	mov	r2, r3
 80072b4:	e00c      	b.n	80072d0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	699b      	ldr	r3, [r3, #24]
 80072bc:	43da      	mvns	r2, r3
 80072be:	68bb      	ldr	r3, [r7, #8]
 80072c0:	4013      	ands	r3, r2
 80072c2:	b29b      	uxth	r3, r3
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	bf0c      	ite	eq
 80072c8:	2301      	moveq	r3, #1
 80072ca:	2300      	movne	r3, #0
 80072cc:	b2db      	uxtb	r3, r3
 80072ce:	461a      	mov	r2, r3
 80072d0:	79fb      	ldrb	r3, [r7, #7]
 80072d2:	429a      	cmp	r2, r3
 80072d4:	d093      	beq.n	80071fe <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80072d6:	2300      	movs	r3, #0
}
 80072d8:	4618      	mov	r0, r3
 80072da:	3710      	adds	r7, #16
 80072dc:	46bd      	mov	sp, r7
 80072de:	bd80      	pop	{r7, pc}

080072e0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80072e0:	b580      	push	{r7, lr}
 80072e2:	b084      	sub	sp, #16
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	60f8      	str	r0, [r7, #12]
 80072e8:	60b9      	str	r1, [r7, #8]
 80072ea:	607a      	str	r2, [r7, #4]
 80072ec:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80072ee:	e071      	b.n	80073d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	695b      	ldr	r3, [r3, #20]
 80072f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80072fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80072fe:	d123      	bne.n	8007348 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	681a      	ldr	r2, [r3, #0]
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800730e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007318:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	2200      	movs	r2, #0
 800731e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	2220      	movs	r2, #32
 8007324:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	2200      	movs	r2, #0
 800732c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007334:	f043 0204 	orr.w	r2, r3, #4
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	2200      	movs	r2, #0
 8007340:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007344:	2301      	movs	r3, #1
 8007346:	e067      	b.n	8007418 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800734e:	d041      	beq.n	80073d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007350:	f7fd fe50 	bl	8004ff4 <HAL_GetTick>
 8007354:	4602      	mov	r2, r0
 8007356:	683b      	ldr	r3, [r7, #0]
 8007358:	1ad3      	subs	r3, r2, r3
 800735a:	687a      	ldr	r2, [r7, #4]
 800735c:	429a      	cmp	r2, r3
 800735e:	d302      	bcc.n	8007366 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	2b00      	cmp	r3, #0
 8007364:	d136      	bne.n	80073d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8007366:	68bb      	ldr	r3, [r7, #8]
 8007368:	0c1b      	lsrs	r3, r3, #16
 800736a:	b2db      	uxtb	r3, r3
 800736c:	2b01      	cmp	r3, #1
 800736e:	d10c      	bne.n	800738a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	695b      	ldr	r3, [r3, #20]
 8007376:	43da      	mvns	r2, r3
 8007378:	68bb      	ldr	r3, [r7, #8]
 800737a:	4013      	ands	r3, r2
 800737c:	b29b      	uxth	r3, r3
 800737e:	2b00      	cmp	r3, #0
 8007380:	bf14      	ite	ne
 8007382:	2301      	movne	r3, #1
 8007384:	2300      	moveq	r3, #0
 8007386:	b2db      	uxtb	r3, r3
 8007388:	e00b      	b.n	80073a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	699b      	ldr	r3, [r3, #24]
 8007390:	43da      	mvns	r2, r3
 8007392:	68bb      	ldr	r3, [r7, #8]
 8007394:	4013      	ands	r3, r2
 8007396:	b29b      	uxth	r3, r3
 8007398:	2b00      	cmp	r3, #0
 800739a:	bf14      	ite	ne
 800739c:	2301      	movne	r3, #1
 800739e:	2300      	moveq	r3, #0
 80073a0:	b2db      	uxtb	r3, r3
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d016      	beq.n	80073d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	2200      	movs	r2, #0
 80073aa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	2220      	movs	r2, #32
 80073b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	2200      	movs	r2, #0
 80073b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073c0:	f043 0220 	orr.w	r2, r3, #32
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	2200      	movs	r2, #0
 80073cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80073d0:	2301      	movs	r3, #1
 80073d2:	e021      	b.n	8007418 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80073d4:	68bb      	ldr	r3, [r7, #8]
 80073d6:	0c1b      	lsrs	r3, r3, #16
 80073d8:	b2db      	uxtb	r3, r3
 80073da:	2b01      	cmp	r3, #1
 80073dc:	d10c      	bne.n	80073f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	695b      	ldr	r3, [r3, #20]
 80073e4:	43da      	mvns	r2, r3
 80073e6:	68bb      	ldr	r3, [r7, #8]
 80073e8:	4013      	ands	r3, r2
 80073ea:	b29b      	uxth	r3, r3
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	bf14      	ite	ne
 80073f0:	2301      	movne	r3, #1
 80073f2:	2300      	moveq	r3, #0
 80073f4:	b2db      	uxtb	r3, r3
 80073f6:	e00b      	b.n	8007410 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	699b      	ldr	r3, [r3, #24]
 80073fe:	43da      	mvns	r2, r3
 8007400:	68bb      	ldr	r3, [r7, #8]
 8007402:	4013      	ands	r3, r2
 8007404:	b29b      	uxth	r3, r3
 8007406:	2b00      	cmp	r3, #0
 8007408:	bf14      	ite	ne
 800740a:	2301      	movne	r3, #1
 800740c:	2300      	moveq	r3, #0
 800740e:	b2db      	uxtb	r3, r3
 8007410:	2b00      	cmp	r3, #0
 8007412:	f47f af6d 	bne.w	80072f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8007416:	2300      	movs	r3, #0
}
 8007418:	4618      	mov	r0, r3
 800741a:	3710      	adds	r7, #16
 800741c:	46bd      	mov	sp, r7
 800741e:	bd80      	pop	{r7, pc}

08007420 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007420:	b580      	push	{r7, lr}
 8007422:	b084      	sub	sp, #16
 8007424:	af00      	add	r7, sp, #0
 8007426:	60f8      	str	r0, [r7, #12]
 8007428:	60b9      	str	r1, [r7, #8]
 800742a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800742c:	e034      	b.n	8007498 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800742e:	68f8      	ldr	r0, [r7, #12]
 8007430:	f000 f8e3 	bl	80075fa <I2C_IsAcknowledgeFailed>
 8007434:	4603      	mov	r3, r0
 8007436:	2b00      	cmp	r3, #0
 8007438:	d001      	beq.n	800743e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800743a:	2301      	movs	r3, #1
 800743c:	e034      	b.n	80074a8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800743e:	68bb      	ldr	r3, [r7, #8]
 8007440:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007444:	d028      	beq.n	8007498 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007446:	f7fd fdd5 	bl	8004ff4 <HAL_GetTick>
 800744a:	4602      	mov	r2, r0
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	1ad3      	subs	r3, r2, r3
 8007450:	68ba      	ldr	r2, [r7, #8]
 8007452:	429a      	cmp	r2, r3
 8007454:	d302      	bcc.n	800745c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007456:	68bb      	ldr	r3, [r7, #8]
 8007458:	2b00      	cmp	r3, #0
 800745a:	d11d      	bne.n	8007498 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	695b      	ldr	r3, [r3, #20]
 8007462:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007466:	2b80      	cmp	r3, #128	@ 0x80
 8007468:	d016      	beq.n	8007498 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	2200      	movs	r2, #0
 800746e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	2220      	movs	r2, #32
 8007474:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	2200      	movs	r2, #0
 800747c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007484:	f043 0220 	orr.w	r2, r3, #32
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	2200      	movs	r2, #0
 8007490:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007494:	2301      	movs	r3, #1
 8007496:	e007      	b.n	80074a8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	695b      	ldr	r3, [r3, #20]
 800749e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074a2:	2b80      	cmp	r3, #128	@ 0x80
 80074a4:	d1c3      	bne.n	800742e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80074a6:	2300      	movs	r3, #0
}
 80074a8:	4618      	mov	r0, r3
 80074aa:	3710      	adds	r7, #16
 80074ac:	46bd      	mov	sp, r7
 80074ae:	bd80      	pop	{r7, pc}

080074b0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80074b0:	b580      	push	{r7, lr}
 80074b2:	b084      	sub	sp, #16
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	60f8      	str	r0, [r7, #12]
 80074b8:	60b9      	str	r1, [r7, #8]
 80074ba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80074bc:	e034      	b.n	8007528 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80074be:	68f8      	ldr	r0, [r7, #12]
 80074c0:	f000 f89b 	bl	80075fa <I2C_IsAcknowledgeFailed>
 80074c4:	4603      	mov	r3, r0
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d001      	beq.n	80074ce <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80074ca:	2301      	movs	r3, #1
 80074cc:	e034      	b.n	8007538 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80074ce:	68bb      	ldr	r3, [r7, #8]
 80074d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074d4:	d028      	beq.n	8007528 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80074d6:	f7fd fd8d 	bl	8004ff4 <HAL_GetTick>
 80074da:	4602      	mov	r2, r0
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	1ad3      	subs	r3, r2, r3
 80074e0:	68ba      	ldr	r2, [r7, #8]
 80074e2:	429a      	cmp	r2, r3
 80074e4:	d302      	bcc.n	80074ec <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80074e6:	68bb      	ldr	r3, [r7, #8]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d11d      	bne.n	8007528 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	695b      	ldr	r3, [r3, #20]
 80074f2:	f003 0304 	and.w	r3, r3, #4
 80074f6:	2b04      	cmp	r3, #4
 80074f8:	d016      	beq.n	8007528 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	2200      	movs	r2, #0
 80074fe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	2220      	movs	r2, #32
 8007504:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	2200      	movs	r2, #0
 800750c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007514:	f043 0220 	orr.w	r2, r3, #32
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	2200      	movs	r2, #0
 8007520:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007524:	2301      	movs	r3, #1
 8007526:	e007      	b.n	8007538 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	695b      	ldr	r3, [r3, #20]
 800752e:	f003 0304 	and.w	r3, r3, #4
 8007532:	2b04      	cmp	r3, #4
 8007534:	d1c3      	bne.n	80074be <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007536:	2300      	movs	r3, #0
}
 8007538:	4618      	mov	r0, r3
 800753a:	3710      	adds	r7, #16
 800753c:	46bd      	mov	sp, r7
 800753e:	bd80      	pop	{r7, pc}

08007540 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007540:	b580      	push	{r7, lr}
 8007542:	b084      	sub	sp, #16
 8007544:	af00      	add	r7, sp, #0
 8007546:	60f8      	str	r0, [r7, #12]
 8007548:	60b9      	str	r1, [r7, #8]
 800754a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800754c:	e049      	b.n	80075e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	695b      	ldr	r3, [r3, #20]
 8007554:	f003 0310 	and.w	r3, r3, #16
 8007558:	2b10      	cmp	r3, #16
 800755a:	d119      	bne.n	8007590 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f06f 0210 	mvn.w	r2, #16
 8007564:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	2200      	movs	r2, #0
 800756a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	2220      	movs	r2, #32
 8007570:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	2200      	movs	r2, #0
 8007578:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	2200      	movs	r2, #0
 8007588:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800758c:	2301      	movs	r3, #1
 800758e:	e030      	b.n	80075f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007590:	f7fd fd30 	bl	8004ff4 <HAL_GetTick>
 8007594:	4602      	mov	r2, r0
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	1ad3      	subs	r3, r2, r3
 800759a:	68ba      	ldr	r2, [r7, #8]
 800759c:	429a      	cmp	r2, r3
 800759e:	d302      	bcc.n	80075a6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80075a0:	68bb      	ldr	r3, [r7, #8]
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d11d      	bne.n	80075e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	695b      	ldr	r3, [r3, #20]
 80075ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075b0:	2b40      	cmp	r3, #64	@ 0x40
 80075b2:	d016      	beq.n	80075e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	2200      	movs	r2, #0
 80075b8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	2220      	movs	r2, #32
 80075be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	2200      	movs	r2, #0
 80075c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075ce:	f043 0220 	orr.w	r2, r3, #32
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	2200      	movs	r2, #0
 80075da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80075de:	2301      	movs	r3, #1
 80075e0:	e007      	b.n	80075f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	695b      	ldr	r3, [r3, #20]
 80075e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075ec:	2b40      	cmp	r3, #64	@ 0x40
 80075ee:	d1ae      	bne.n	800754e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80075f0:	2300      	movs	r3, #0
}
 80075f2:	4618      	mov	r0, r3
 80075f4:	3710      	adds	r7, #16
 80075f6:	46bd      	mov	sp, r7
 80075f8:	bd80      	pop	{r7, pc}

080075fa <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80075fa:	b480      	push	{r7}
 80075fc:	b083      	sub	sp, #12
 80075fe:	af00      	add	r7, sp, #0
 8007600:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	695b      	ldr	r3, [r3, #20]
 8007608:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800760c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007610:	d11b      	bne.n	800764a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800761a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2200      	movs	r2, #0
 8007620:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	2220      	movs	r2, #32
 8007626:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	2200      	movs	r2, #0
 800762e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007636:	f043 0204 	orr.w	r2, r3, #4
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	2200      	movs	r2, #0
 8007642:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8007646:	2301      	movs	r3, #1
 8007648:	e000      	b.n	800764c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800764a:	2300      	movs	r3, #0
}
 800764c:	4618      	mov	r0, r3
 800764e:	370c      	adds	r7, #12
 8007650:	46bd      	mov	sp, r7
 8007652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007656:	4770      	bx	lr

08007658 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007658:	b580      	push	{r7, lr}
 800765a:	b086      	sub	sp, #24
 800765c:	af00      	add	r7, sp, #0
 800765e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	2b00      	cmp	r3, #0
 8007664:	d101      	bne.n	800766a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007666:	2301      	movs	r3, #1
 8007668:	e267      	b.n	8007b3a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	f003 0301 	and.w	r3, r3, #1
 8007672:	2b00      	cmp	r3, #0
 8007674:	d075      	beq.n	8007762 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8007676:	4b88      	ldr	r3, [pc, #544]	@ (8007898 <HAL_RCC_OscConfig+0x240>)
 8007678:	689b      	ldr	r3, [r3, #8]
 800767a:	f003 030c 	and.w	r3, r3, #12
 800767e:	2b04      	cmp	r3, #4
 8007680:	d00c      	beq.n	800769c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007682:	4b85      	ldr	r3, [pc, #532]	@ (8007898 <HAL_RCC_OscConfig+0x240>)
 8007684:	689b      	ldr	r3, [r3, #8]
 8007686:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800768a:	2b08      	cmp	r3, #8
 800768c:	d112      	bne.n	80076b4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800768e:	4b82      	ldr	r3, [pc, #520]	@ (8007898 <HAL_RCC_OscConfig+0x240>)
 8007690:	685b      	ldr	r3, [r3, #4]
 8007692:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007696:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800769a:	d10b      	bne.n	80076b4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800769c:	4b7e      	ldr	r3, [pc, #504]	@ (8007898 <HAL_RCC_OscConfig+0x240>)
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d05b      	beq.n	8007760 <HAL_RCC_OscConfig+0x108>
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	685b      	ldr	r3, [r3, #4]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d157      	bne.n	8007760 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80076b0:	2301      	movs	r3, #1
 80076b2:	e242      	b.n	8007b3a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	685b      	ldr	r3, [r3, #4]
 80076b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80076bc:	d106      	bne.n	80076cc <HAL_RCC_OscConfig+0x74>
 80076be:	4b76      	ldr	r3, [pc, #472]	@ (8007898 <HAL_RCC_OscConfig+0x240>)
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	4a75      	ldr	r2, [pc, #468]	@ (8007898 <HAL_RCC_OscConfig+0x240>)
 80076c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80076c8:	6013      	str	r3, [r2, #0]
 80076ca:	e01d      	b.n	8007708 <HAL_RCC_OscConfig+0xb0>
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	685b      	ldr	r3, [r3, #4]
 80076d0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80076d4:	d10c      	bne.n	80076f0 <HAL_RCC_OscConfig+0x98>
 80076d6:	4b70      	ldr	r3, [pc, #448]	@ (8007898 <HAL_RCC_OscConfig+0x240>)
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	4a6f      	ldr	r2, [pc, #444]	@ (8007898 <HAL_RCC_OscConfig+0x240>)
 80076dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80076e0:	6013      	str	r3, [r2, #0]
 80076e2:	4b6d      	ldr	r3, [pc, #436]	@ (8007898 <HAL_RCC_OscConfig+0x240>)
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	4a6c      	ldr	r2, [pc, #432]	@ (8007898 <HAL_RCC_OscConfig+0x240>)
 80076e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80076ec:	6013      	str	r3, [r2, #0]
 80076ee:	e00b      	b.n	8007708 <HAL_RCC_OscConfig+0xb0>
 80076f0:	4b69      	ldr	r3, [pc, #420]	@ (8007898 <HAL_RCC_OscConfig+0x240>)
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	4a68      	ldr	r2, [pc, #416]	@ (8007898 <HAL_RCC_OscConfig+0x240>)
 80076f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80076fa:	6013      	str	r3, [r2, #0]
 80076fc:	4b66      	ldr	r3, [pc, #408]	@ (8007898 <HAL_RCC_OscConfig+0x240>)
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	4a65      	ldr	r2, [pc, #404]	@ (8007898 <HAL_RCC_OscConfig+0x240>)
 8007702:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007706:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	685b      	ldr	r3, [r3, #4]
 800770c:	2b00      	cmp	r3, #0
 800770e:	d013      	beq.n	8007738 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007710:	f7fd fc70 	bl	8004ff4 <HAL_GetTick>
 8007714:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007716:	e008      	b.n	800772a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007718:	f7fd fc6c 	bl	8004ff4 <HAL_GetTick>
 800771c:	4602      	mov	r2, r0
 800771e:	693b      	ldr	r3, [r7, #16]
 8007720:	1ad3      	subs	r3, r2, r3
 8007722:	2b64      	cmp	r3, #100	@ 0x64
 8007724:	d901      	bls.n	800772a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007726:	2303      	movs	r3, #3
 8007728:	e207      	b.n	8007b3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800772a:	4b5b      	ldr	r3, [pc, #364]	@ (8007898 <HAL_RCC_OscConfig+0x240>)
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007732:	2b00      	cmp	r3, #0
 8007734:	d0f0      	beq.n	8007718 <HAL_RCC_OscConfig+0xc0>
 8007736:	e014      	b.n	8007762 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007738:	f7fd fc5c 	bl	8004ff4 <HAL_GetTick>
 800773c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800773e:	e008      	b.n	8007752 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007740:	f7fd fc58 	bl	8004ff4 <HAL_GetTick>
 8007744:	4602      	mov	r2, r0
 8007746:	693b      	ldr	r3, [r7, #16]
 8007748:	1ad3      	subs	r3, r2, r3
 800774a:	2b64      	cmp	r3, #100	@ 0x64
 800774c:	d901      	bls.n	8007752 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800774e:	2303      	movs	r3, #3
 8007750:	e1f3      	b.n	8007b3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007752:	4b51      	ldr	r3, [pc, #324]	@ (8007898 <HAL_RCC_OscConfig+0x240>)
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800775a:	2b00      	cmp	r3, #0
 800775c:	d1f0      	bne.n	8007740 <HAL_RCC_OscConfig+0xe8>
 800775e:	e000      	b.n	8007762 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007760:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	f003 0302 	and.w	r3, r3, #2
 800776a:	2b00      	cmp	r3, #0
 800776c:	d063      	beq.n	8007836 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800776e:	4b4a      	ldr	r3, [pc, #296]	@ (8007898 <HAL_RCC_OscConfig+0x240>)
 8007770:	689b      	ldr	r3, [r3, #8]
 8007772:	f003 030c 	and.w	r3, r3, #12
 8007776:	2b00      	cmp	r3, #0
 8007778:	d00b      	beq.n	8007792 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800777a:	4b47      	ldr	r3, [pc, #284]	@ (8007898 <HAL_RCC_OscConfig+0x240>)
 800777c:	689b      	ldr	r3, [r3, #8]
 800777e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8007782:	2b08      	cmp	r3, #8
 8007784:	d11c      	bne.n	80077c0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007786:	4b44      	ldr	r3, [pc, #272]	@ (8007898 <HAL_RCC_OscConfig+0x240>)
 8007788:	685b      	ldr	r3, [r3, #4]
 800778a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800778e:	2b00      	cmp	r3, #0
 8007790:	d116      	bne.n	80077c0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007792:	4b41      	ldr	r3, [pc, #260]	@ (8007898 <HAL_RCC_OscConfig+0x240>)
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	f003 0302 	and.w	r3, r3, #2
 800779a:	2b00      	cmp	r3, #0
 800779c:	d005      	beq.n	80077aa <HAL_RCC_OscConfig+0x152>
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	68db      	ldr	r3, [r3, #12]
 80077a2:	2b01      	cmp	r3, #1
 80077a4:	d001      	beq.n	80077aa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80077a6:	2301      	movs	r3, #1
 80077a8:	e1c7      	b.n	8007b3a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80077aa:	4b3b      	ldr	r3, [pc, #236]	@ (8007898 <HAL_RCC_OscConfig+0x240>)
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	691b      	ldr	r3, [r3, #16]
 80077b6:	00db      	lsls	r3, r3, #3
 80077b8:	4937      	ldr	r1, [pc, #220]	@ (8007898 <HAL_RCC_OscConfig+0x240>)
 80077ba:	4313      	orrs	r3, r2
 80077bc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80077be:	e03a      	b.n	8007836 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	68db      	ldr	r3, [r3, #12]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d020      	beq.n	800780a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80077c8:	4b34      	ldr	r3, [pc, #208]	@ (800789c <HAL_RCC_OscConfig+0x244>)
 80077ca:	2201      	movs	r2, #1
 80077cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077ce:	f7fd fc11 	bl	8004ff4 <HAL_GetTick>
 80077d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80077d4:	e008      	b.n	80077e8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80077d6:	f7fd fc0d 	bl	8004ff4 <HAL_GetTick>
 80077da:	4602      	mov	r2, r0
 80077dc:	693b      	ldr	r3, [r7, #16]
 80077de:	1ad3      	subs	r3, r2, r3
 80077e0:	2b02      	cmp	r3, #2
 80077e2:	d901      	bls.n	80077e8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80077e4:	2303      	movs	r3, #3
 80077e6:	e1a8      	b.n	8007b3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80077e8:	4b2b      	ldr	r3, [pc, #172]	@ (8007898 <HAL_RCC_OscConfig+0x240>)
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	f003 0302 	and.w	r3, r3, #2
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d0f0      	beq.n	80077d6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80077f4:	4b28      	ldr	r3, [pc, #160]	@ (8007898 <HAL_RCC_OscConfig+0x240>)
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	691b      	ldr	r3, [r3, #16]
 8007800:	00db      	lsls	r3, r3, #3
 8007802:	4925      	ldr	r1, [pc, #148]	@ (8007898 <HAL_RCC_OscConfig+0x240>)
 8007804:	4313      	orrs	r3, r2
 8007806:	600b      	str	r3, [r1, #0]
 8007808:	e015      	b.n	8007836 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800780a:	4b24      	ldr	r3, [pc, #144]	@ (800789c <HAL_RCC_OscConfig+0x244>)
 800780c:	2200      	movs	r2, #0
 800780e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007810:	f7fd fbf0 	bl	8004ff4 <HAL_GetTick>
 8007814:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007816:	e008      	b.n	800782a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007818:	f7fd fbec 	bl	8004ff4 <HAL_GetTick>
 800781c:	4602      	mov	r2, r0
 800781e:	693b      	ldr	r3, [r7, #16]
 8007820:	1ad3      	subs	r3, r2, r3
 8007822:	2b02      	cmp	r3, #2
 8007824:	d901      	bls.n	800782a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007826:	2303      	movs	r3, #3
 8007828:	e187      	b.n	8007b3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800782a:	4b1b      	ldr	r3, [pc, #108]	@ (8007898 <HAL_RCC_OscConfig+0x240>)
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	f003 0302 	and.w	r3, r3, #2
 8007832:	2b00      	cmp	r3, #0
 8007834:	d1f0      	bne.n	8007818 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	f003 0308 	and.w	r3, r3, #8
 800783e:	2b00      	cmp	r3, #0
 8007840:	d036      	beq.n	80078b0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	695b      	ldr	r3, [r3, #20]
 8007846:	2b00      	cmp	r3, #0
 8007848:	d016      	beq.n	8007878 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800784a:	4b15      	ldr	r3, [pc, #84]	@ (80078a0 <HAL_RCC_OscConfig+0x248>)
 800784c:	2201      	movs	r2, #1
 800784e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007850:	f7fd fbd0 	bl	8004ff4 <HAL_GetTick>
 8007854:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007856:	e008      	b.n	800786a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007858:	f7fd fbcc 	bl	8004ff4 <HAL_GetTick>
 800785c:	4602      	mov	r2, r0
 800785e:	693b      	ldr	r3, [r7, #16]
 8007860:	1ad3      	subs	r3, r2, r3
 8007862:	2b02      	cmp	r3, #2
 8007864:	d901      	bls.n	800786a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007866:	2303      	movs	r3, #3
 8007868:	e167      	b.n	8007b3a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800786a:	4b0b      	ldr	r3, [pc, #44]	@ (8007898 <HAL_RCC_OscConfig+0x240>)
 800786c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800786e:	f003 0302 	and.w	r3, r3, #2
 8007872:	2b00      	cmp	r3, #0
 8007874:	d0f0      	beq.n	8007858 <HAL_RCC_OscConfig+0x200>
 8007876:	e01b      	b.n	80078b0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007878:	4b09      	ldr	r3, [pc, #36]	@ (80078a0 <HAL_RCC_OscConfig+0x248>)
 800787a:	2200      	movs	r2, #0
 800787c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800787e:	f7fd fbb9 	bl	8004ff4 <HAL_GetTick>
 8007882:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007884:	e00e      	b.n	80078a4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007886:	f7fd fbb5 	bl	8004ff4 <HAL_GetTick>
 800788a:	4602      	mov	r2, r0
 800788c:	693b      	ldr	r3, [r7, #16]
 800788e:	1ad3      	subs	r3, r2, r3
 8007890:	2b02      	cmp	r3, #2
 8007892:	d907      	bls.n	80078a4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007894:	2303      	movs	r3, #3
 8007896:	e150      	b.n	8007b3a <HAL_RCC_OscConfig+0x4e2>
 8007898:	40023800 	.word	0x40023800
 800789c:	42470000 	.word	0x42470000
 80078a0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80078a4:	4b88      	ldr	r3, [pc, #544]	@ (8007ac8 <HAL_RCC_OscConfig+0x470>)
 80078a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80078a8:	f003 0302 	and.w	r3, r3, #2
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d1ea      	bne.n	8007886 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	f003 0304 	and.w	r3, r3, #4
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	f000 8097 	beq.w	80079ec <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80078be:	2300      	movs	r3, #0
 80078c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80078c2:	4b81      	ldr	r3, [pc, #516]	@ (8007ac8 <HAL_RCC_OscConfig+0x470>)
 80078c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d10f      	bne.n	80078ee <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80078ce:	2300      	movs	r3, #0
 80078d0:	60bb      	str	r3, [r7, #8]
 80078d2:	4b7d      	ldr	r3, [pc, #500]	@ (8007ac8 <HAL_RCC_OscConfig+0x470>)
 80078d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078d6:	4a7c      	ldr	r2, [pc, #496]	@ (8007ac8 <HAL_RCC_OscConfig+0x470>)
 80078d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80078dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80078de:	4b7a      	ldr	r3, [pc, #488]	@ (8007ac8 <HAL_RCC_OscConfig+0x470>)
 80078e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80078e6:	60bb      	str	r3, [r7, #8]
 80078e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80078ea:	2301      	movs	r3, #1
 80078ec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80078ee:	4b77      	ldr	r3, [pc, #476]	@ (8007acc <HAL_RCC_OscConfig+0x474>)
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d118      	bne.n	800792c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80078fa:	4b74      	ldr	r3, [pc, #464]	@ (8007acc <HAL_RCC_OscConfig+0x474>)
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	4a73      	ldr	r2, [pc, #460]	@ (8007acc <HAL_RCC_OscConfig+0x474>)
 8007900:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007904:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007906:	f7fd fb75 	bl	8004ff4 <HAL_GetTick>
 800790a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800790c:	e008      	b.n	8007920 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800790e:	f7fd fb71 	bl	8004ff4 <HAL_GetTick>
 8007912:	4602      	mov	r2, r0
 8007914:	693b      	ldr	r3, [r7, #16]
 8007916:	1ad3      	subs	r3, r2, r3
 8007918:	2b02      	cmp	r3, #2
 800791a:	d901      	bls.n	8007920 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800791c:	2303      	movs	r3, #3
 800791e:	e10c      	b.n	8007b3a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007920:	4b6a      	ldr	r3, [pc, #424]	@ (8007acc <HAL_RCC_OscConfig+0x474>)
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007928:	2b00      	cmp	r3, #0
 800792a:	d0f0      	beq.n	800790e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	689b      	ldr	r3, [r3, #8]
 8007930:	2b01      	cmp	r3, #1
 8007932:	d106      	bne.n	8007942 <HAL_RCC_OscConfig+0x2ea>
 8007934:	4b64      	ldr	r3, [pc, #400]	@ (8007ac8 <HAL_RCC_OscConfig+0x470>)
 8007936:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007938:	4a63      	ldr	r2, [pc, #396]	@ (8007ac8 <HAL_RCC_OscConfig+0x470>)
 800793a:	f043 0301 	orr.w	r3, r3, #1
 800793e:	6713      	str	r3, [r2, #112]	@ 0x70
 8007940:	e01c      	b.n	800797c <HAL_RCC_OscConfig+0x324>
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	689b      	ldr	r3, [r3, #8]
 8007946:	2b05      	cmp	r3, #5
 8007948:	d10c      	bne.n	8007964 <HAL_RCC_OscConfig+0x30c>
 800794a:	4b5f      	ldr	r3, [pc, #380]	@ (8007ac8 <HAL_RCC_OscConfig+0x470>)
 800794c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800794e:	4a5e      	ldr	r2, [pc, #376]	@ (8007ac8 <HAL_RCC_OscConfig+0x470>)
 8007950:	f043 0304 	orr.w	r3, r3, #4
 8007954:	6713      	str	r3, [r2, #112]	@ 0x70
 8007956:	4b5c      	ldr	r3, [pc, #368]	@ (8007ac8 <HAL_RCC_OscConfig+0x470>)
 8007958:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800795a:	4a5b      	ldr	r2, [pc, #364]	@ (8007ac8 <HAL_RCC_OscConfig+0x470>)
 800795c:	f043 0301 	orr.w	r3, r3, #1
 8007960:	6713      	str	r3, [r2, #112]	@ 0x70
 8007962:	e00b      	b.n	800797c <HAL_RCC_OscConfig+0x324>
 8007964:	4b58      	ldr	r3, [pc, #352]	@ (8007ac8 <HAL_RCC_OscConfig+0x470>)
 8007966:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007968:	4a57      	ldr	r2, [pc, #348]	@ (8007ac8 <HAL_RCC_OscConfig+0x470>)
 800796a:	f023 0301 	bic.w	r3, r3, #1
 800796e:	6713      	str	r3, [r2, #112]	@ 0x70
 8007970:	4b55      	ldr	r3, [pc, #340]	@ (8007ac8 <HAL_RCC_OscConfig+0x470>)
 8007972:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007974:	4a54      	ldr	r2, [pc, #336]	@ (8007ac8 <HAL_RCC_OscConfig+0x470>)
 8007976:	f023 0304 	bic.w	r3, r3, #4
 800797a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	689b      	ldr	r3, [r3, #8]
 8007980:	2b00      	cmp	r3, #0
 8007982:	d015      	beq.n	80079b0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007984:	f7fd fb36 	bl	8004ff4 <HAL_GetTick>
 8007988:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800798a:	e00a      	b.n	80079a2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800798c:	f7fd fb32 	bl	8004ff4 <HAL_GetTick>
 8007990:	4602      	mov	r2, r0
 8007992:	693b      	ldr	r3, [r7, #16]
 8007994:	1ad3      	subs	r3, r2, r3
 8007996:	f241 3288 	movw	r2, #5000	@ 0x1388
 800799a:	4293      	cmp	r3, r2
 800799c:	d901      	bls.n	80079a2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800799e:	2303      	movs	r3, #3
 80079a0:	e0cb      	b.n	8007b3a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80079a2:	4b49      	ldr	r3, [pc, #292]	@ (8007ac8 <HAL_RCC_OscConfig+0x470>)
 80079a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80079a6:	f003 0302 	and.w	r3, r3, #2
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d0ee      	beq.n	800798c <HAL_RCC_OscConfig+0x334>
 80079ae:	e014      	b.n	80079da <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80079b0:	f7fd fb20 	bl	8004ff4 <HAL_GetTick>
 80079b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80079b6:	e00a      	b.n	80079ce <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80079b8:	f7fd fb1c 	bl	8004ff4 <HAL_GetTick>
 80079bc:	4602      	mov	r2, r0
 80079be:	693b      	ldr	r3, [r7, #16]
 80079c0:	1ad3      	subs	r3, r2, r3
 80079c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80079c6:	4293      	cmp	r3, r2
 80079c8:	d901      	bls.n	80079ce <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80079ca:	2303      	movs	r3, #3
 80079cc:	e0b5      	b.n	8007b3a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80079ce:	4b3e      	ldr	r3, [pc, #248]	@ (8007ac8 <HAL_RCC_OscConfig+0x470>)
 80079d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80079d2:	f003 0302 	and.w	r3, r3, #2
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d1ee      	bne.n	80079b8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80079da:	7dfb      	ldrb	r3, [r7, #23]
 80079dc:	2b01      	cmp	r3, #1
 80079de:	d105      	bne.n	80079ec <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80079e0:	4b39      	ldr	r3, [pc, #228]	@ (8007ac8 <HAL_RCC_OscConfig+0x470>)
 80079e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079e4:	4a38      	ldr	r2, [pc, #224]	@ (8007ac8 <HAL_RCC_OscConfig+0x470>)
 80079e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80079ea:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	699b      	ldr	r3, [r3, #24]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	f000 80a1 	beq.w	8007b38 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80079f6:	4b34      	ldr	r3, [pc, #208]	@ (8007ac8 <HAL_RCC_OscConfig+0x470>)
 80079f8:	689b      	ldr	r3, [r3, #8]
 80079fa:	f003 030c 	and.w	r3, r3, #12
 80079fe:	2b08      	cmp	r3, #8
 8007a00:	d05c      	beq.n	8007abc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	699b      	ldr	r3, [r3, #24]
 8007a06:	2b02      	cmp	r3, #2
 8007a08:	d141      	bne.n	8007a8e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007a0a:	4b31      	ldr	r3, [pc, #196]	@ (8007ad0 <HAL_RCC_OscConfig+0x478>)
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a10:	f7fd faf0 	bl	8004ff4 <HAL_GetTick>
 8007a14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007a16:	e008      	b.n	8007a2a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007a18:	f7fd faec 	bl	8004ff4 <HAL_GetTick>
 8007a1c:	4602      	mov	r2, r0
 8007a1e:	693b      	ldr	r3, [r7, #16]
 8007a20:	1ad3      	subs	r3, r2, r3
 8007a22:	2b02      	cmp	r3, #2
 8007a24:	d901      	bls.n	8007a2a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007a26:	2303      	movs	r3, #3
 8007a28:	e087      	b.n	8007b3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007a2a:	4b27      	ldr	r3, [pc, #156]	@ (8007ac8 <HAL_RCC_OscConfig+0x470>)
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d1f0      	bne.n	8007a18 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	69da      	ldr	r2, [r3, #28]
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6a1b      	ldr	r3, [r3, #32]
 8007a3e:	431a      	orrs	r2, r3
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a44:	019b      	lsls	r3, r3, #6
 8007a46:	431a      	orrs	r2, r3
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a4c:	085b      	lsrs	r3, r3, #1
 8007a4e:	3b01      	subs	r3, #1
 8007a50:	041b      	lsls	r3, r3, #16
 8007a52:	431a      	orrs	r2, r3
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a58:	061b      	lsls	r3, r3, #24
 8007a5a:	491b      	ldr	r1, [pc, #108]	@ (8007ac8 <HAL_RCC_OscConfig+0x470>)
 8007a5c:	4313      	orrs	r3, r2
 8007a5e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007a60:	4b1b      	ldr	r3, [pc, #108]	@ (8007ad0 <HAL_RCC_OscConfig+0x478>)
 8007a62:	2201      	movs	r2, #1
 8007a64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a66:	f7fd fac5 	bl	8004ff4 <HAL_GetTick>
 8007a6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007a6c:	e008      	b.n	8007a80 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007a6e:	f7fd fac1 	bl	8004ff4 <HAL_GetTick>
 8007a72:	4602      	mov	r2, r0
 8007a74:	693b      	ldr	r3, [r7, #16]
 8007a76:	1ad3      	subs	r3, r2, r3
 8007a78:	2b02      	cmp	r3, #2
 8007a7a:	d901      	bls.n	8007a80 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007a7c:	2303      	movs	r3, #3
 8007a7e:	e05c      	b.n	8007b3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007a80:	4b11      	ldr	r3, [pc, #68]	@ (8007ac8 <HAL_RCC_OscConfig+0x470>)
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d0f0      	beq.n	8007a6e <HAL_RCC_OscConfig+0x416>
 8007a8c:	e054      	b.n	8007b38 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007a8e:	4b10      	ldr	r3, [pc, #64]	@ (8007ad0 <HAL_RCC_OscConfig+0x478>)
 8007a90:	2200      	movs	r2, #0
 8007a92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a94:	f7fd faae 	bl	8004ff4 <HAL_GetTick>
 8007a98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007a9a:	e008      	b.n	8007aae <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007a9c:	f7fd faaa 	bl	8004ff4 <HAL_GetTick>
 8007aa0:	4602      	mov	r2, r0
 8007aa2:	693b      	ldr	r3, [r7, #16]
 8007aa4:	1ad3      	subs	r3, r2, r3
 8007aa6:	2b02      	cmp	r3, #2
 8007aa8:	d901      	bls.n	8007aae <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007aaa:	2303      	movs	r3, #3
 8007aac:	e045      	b.n	8007b3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007aae:	4b06      	ldr	r3, [pc, #24]	@ (8007ac8 <HAL_RCC_OscConfig+0x470>)
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d1f0      	bne.n	8007a9c <HAL_RCC_OscConfig+0x444>
 8007aba:	e03d      	b.n	8007b38 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	699b      	ldr	r3, [r3, #24]
 8007ac0:	2b01      	cmp	r3, #1
 8007ac2:	d107      	bne.n	8007ad4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007ac4:	2301      	movs	r3, #1
 8007ac6:	e038      	b.n	8007b3a <HAL_RCC_OscConfig+0x4e2>
 8007ac8:	40023800 	.word	0x40023800
 8007acc:	40007000 	.word	0x40007000
 8007ad0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007ad4:	4b1b      	ldr	r3, [pc, #108]	@ (8007b44 <HAL_RCC_OscConfig+0x4ec>)
 8007ad6:	685b      	ldr	r3, [r3, #4]
 8007ad8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	699b      	ldr	r3, [r3, #24]
 8007ade:	2b01      	cmp	r3, #1
 8007ae0:	d028      	beq.n	8007b34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007aec:	429a      	cmp	r2, r3
 8007aee:	d121      	bne.n	8007b34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007afa:	429a      	cmp	r2, r3
 8007afc:	d11a      	bne.n	8007b34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007afe:	68fa      	ldr	r2, [r7, #12]
 8007b00:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007b04:	4013      	ands	r3, r2
 8007b06:	687a      	ldr	r2, [r7, #4]
 8007b08:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007b0a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007b0c:	4293      	cmp	r3, r2
 8007b0e:	d111      	bne.n	8007b34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b1a:	085b      	lsrs	r3, r3, #1
 8007b1c:	3b01      	subs	r3, #1
 8007b1e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007b20:	429a      	cmp	r2, r3
 8007b22:	d107      	bne.n	8007b34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b2e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007b30:	429a      	cmp	r2, r3
 8007b32:	d001      	beq.n	8007b38 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8007b34:	2301      	movs	r3, #1
 8007b36:	e000      	b.n	8007b3a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007b38:	2300      	movs	r3, #0
}
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	3718      	adds	r7, #24
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	bd80      	pop	{r7, pc}
 8007b42:	bf00      	nop
 8007b44:	40023800 	.word	0x40023800

08007b48 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007b48:	b580      	push	{r7, lr}
 8007b4a:	b084      	sub	sp, #16
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
 8007b50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d101      	bne.n	8007b5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007b58:	2301      	movs	r3, #1
 8007b5a:	e0cc      	b.n	8007cf6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007b5c:	4b68      	ldr	r3, [pc, #416]	@ (8007d00 <HAL_RCC_ClockConfig+0x1b8>)
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	f003 0307 	and.w	r3, r3, #7
 8007b64:	683a      	ldr	r2, [r7, #0]
 8007b66:	429a      	cmp	r2, r3
 8007b68:	d90c      	bls.n	8007b84 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007b6a:	4b65      	ldr	r3, [pc, #404]	@ (8007d00 <HAL_RCC_ClockConfig+0x1b8>)
 8007b6c:	683a      	ldr	r2, [r7, #0]
 8007b6e:	b2d2      	uxtb	r2, r2
 8007b70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007b72:	4b63      	ldr	r3, [pc, #396]	@ (8007d00 <HAL_RCC_ClockConfig+0x1b8>)
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	f003 0307 	and.w	r3, r3, #7
 8007b7a:	683a      	ldr	r2, [r7, #0]
 8007b7c:	429a      	cmp	r2, r3
 8007b7e:	d001      	beq.n	8007b84 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007b80:	2301      	movs	r3, #1
 8007b82:	e0b8      	b.n	8007cf6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	f003 0302 	and.w	r3, r3, #2
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d020      	beq.n	8007bd2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	f003 0304 	and.w	r3, r3, #4
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d005      	beq.n	8007ba8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007b9c:	4b59      	ldr	r3, [pc, #356]	@ (8007d04 <HAL_RCC_ClockConfig+0x1bc>)
 8007b9e:	689b      	ldr	r3, [r3, #8]
 8007ba0:	4a58      	ldr	r2, [pc, #352]	@ (8007d04 <HAL_RCC_ClockConfig+0x1bc>)
 8007ba2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007ba6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	f003 0308 	and.w	r3, r3, #8
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d005      	beq.n	8007bc0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007bb4:	4b53      	ldr	r3, [pc, #332]	@ (8007d04 <HAL_RCC_ClockConfig+0x1bc>)
 8007bb6:	689b      	ldr	r3, [r3, #8]
 8007bb8:	4a52      	ldr	r2, [pc, #328]	@ (8007d04 <HAL_RCC_ClockConfig+0x1bc>)
 8007bba:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007bbe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007bc0:	4b50      	ldr	r3, [pc, #320]	@ (8007d04 <HAL_RCC_ClockConfig+0x1bc>)
 8007bc2:	689b      	ldr	r3, [r3, #8]
 8007bc4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	689b      	ldr	r3, [r3, #8]
 8007bcc:	494d      	ldr	r1, [pc, #308]	@ (8007d04 <HAL_RCC_ClockConfig+0x1bc>)
 8007bce:	4313      	orrs	r3, r2
 8007bd0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	f003 0301 	and.w	r3, r3, #1
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d044      	beq.n	8007c68 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	685b      	ldr	r3, [r3, #4]
 8007be2:	2b01      	cmp	r3, #1
 8007be4:	d107      	bne.n	8007bf6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007be6:	4b47      	ldr	r3, [pc, #284]	@ (8007d04 <HAL_RCC_ClockConfig+0x1bc>)
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d119      	bne.n	8007c26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007bf2:	2301      	movs	r3, #1
 8007bf4:	e07f      	b.n	8007cf6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	685b      	ldr	r3, [r3, #4]
 8007bfa:	2b02      	cmp	r3, #2
 8007bfc:	d003      	beq.n	8007c06 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007c02:	2b03      	cmp	r3, #3
 8007c04:	d107      	bne.n	8007c16 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007c06:	4b3f      	ldr	r3, [pc, #252]	@ (8007d04 <HAL_RCC_ClockConfig+0x1bc>)
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d109      	bne.n	8007c26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007c12:	2301      	movs	r3, #1
 8007c14:	e06f      	b.n	8007cf6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007c16:	4b3b      	ldr	r3, [pc, #236]	@ (8007d04 <HAL_RCC_ClockConfig+0x1bc>)
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	f003 0302 	and.w	r3, r3, #2
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d101      	bne.n	8007c26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007c22:	2301      	movs	r3, #1
 8007c24:	e067      	b.n	8007cf6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007c26:	4b37      	ldr	r3, [pc, #220]	@ (8007d04 <HAL_RCC_ClockConfig+0x1bc>)
 8007c28:	689b      	ldr	r3, [r3, #8]
 8007c2a:	f023 0203 	bic.w	r2, r3, #3
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	685b      	ldr	r3, [r3, #4]
 8007c32:	4934      	ldr	r1, [pc, #208]	@ (8007d04 <HAL_RCC_ClockConfig+0x1bc>)
 8007c34:	4313      	orrs	r3, r2
 8007c36:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007c38:	f7fd f9dc 	bl	8004ff4 <HAL_GetTick>
 8007c3c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007c3e:	e00a      	b.n	8007c56 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007c40:	f7fd f9d8 	bl	8004ff4 <HAL_GetTick>
 8007c44:	4602      	mov	r2, r0
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	1ad3      	subs	r3, r2, r3
 8007c4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007c4e:	4293      	cmp	r3, r2
 8007c50:	d901      	bls.n	8007c56 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007c52:	2303      	movs	r3, #3
 8007c54:	e04f      	b.n	8007cf6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007c56:	4b2b      	ldr	r3, [pc, #172]	@ (8007d04 <HAL_RCC_ClockConfig+0x1bc>)
 8007c58:	689b      	ldr	r3, [r3, #8]
 8007c5a:	f003 020c 	and.w	r2, r3, #12
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	685b      	ldr	r3, [r3, #4]
 8007c62:	009b      	lsls	r3, r3, #2
 8007c64:	429a      	cmp	r2, r3
 8007c66:	d1eb      	bne.n	8007c40 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007c68:	4b25      	ldr	r3, [pc, #148]	@ (8007d00 <HAL_RCC_ClockConfig+0x1b8>)
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	f003 0307 	and.w	r3, r3, #7
 8007c70:	683a      	ldr	r2, [r7, #0]
 8007c72:	429a      	cmp	r2, r3
 8007c74:	d20c      	bcs.n	8007c90 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007c76:	4b22      	ldr	r3, [pc, #136]	@ (8007d00 <HAL_RCC_ClockConfig+0x1b8>)
 8007c78:	683a      	ldr	r2, [r7, #0]
 8007c7a:	b2d2      	uxtb	r2, r2
 8007c7c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007c7e:	4b20      	ldr	r3, [pc, #128]	@ (8007d00 <HAL_RCC_ClockConfig+0x1b8>)
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	f003 0307 	and.w	r3, r3, #7
 8007c86:	683a      	ldr	r2, [r7, #0]
 8007c88:	429a      	cmp	r2, r3
 8007c8a:	d001      	beq.n	8007c90 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007c8c:	2301      	movs	r3, #1
 8007c8e:	e032      	b.n	8007cf6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	f003 0304 	and.w	r3, r3, #4
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d008      	beq.n	8007cae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007c9c:	4b19      	ldr	r3, [pc, #100]	@ (8007d04 <HAL_RCC_ClockConfig+0x1bc>)
 8007c9e:	689b      	ldr	r3, [r3, #8]
 8007ca0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	68db      	ldr	r3, [r3, #12]
 8007ca8:	4916      	ldr	r1, [pc, #88]	@ (8007d04 <HAL_RCC_ClockConfig+0x1bc>)
 8007caa:	4313      	orrs	r3, r2
 8007cac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	f003 0308 	and.w	r3, r3, #8
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d009      	beq.n	8007cce <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007cba:	4b12      	ldr	r3, [pc, #72]	@ (8007d04 <HAL_RCC_ClockConfig+0x1bc>)
 8007cbc:	689b      	ldr	r3, [r3, #8]
 8007cbe:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	691b      	ldr	r3, [r3, #16]
 8007cc6:	00db      	lsls	r3, r3, #3
 8007cc8:	490e      	ldr	r1, [pc, #56]	@ (8007d04 <HAL_RCC_ClockConfig+0x1bc>)
 8007cca:	4313      	orrs	r3, r2
 8007ccc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007cce:	f000 f821 	bl	8007d14 <HAL_RCC_GetSysClockFreq>
 8007cd2:	4602      	mov	r2, r0
 8007cd4:	4b0b      	ldr	r3, [pc, #44]	@ (8007d04 <HAL_RCC_ClockConfig+0x1bc>)
 8007cd6:	689b      	ldr	r3, [r3, #8]
 8007cd8:	091b      	lsrs	r3, r3, #4
 8007cda:	f003 030f 	and.w	r3, r3, #15
 8007cde:	490a      	ldr	r1, [pc, #40]	@ (8007d08 <HAL_RCC_ClockConfig+0x1c0>)
 8007ce0:	5ccb      	ldrb	r3, [r1, r3]
 8007ce2:	fa22 f303 	lsr.w	r3, r2, r3
 8007ce6:	4a09      	ldr	r2, [pc, #36]	@ (8007d0c <HAL_RCC_ClockConfig+0x1c4>)
 8007ce8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8007cea:	4b09      	ldr	r3, [pc, #36]	@ (8007d10 <HAL_RCC_ClockConfig+0x1c8>)
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	4618      	mov	r0, r3
 8007cf0:	f7fc fb62 	bl	80043b8 <HAL_InitTick>

  return HAL_OK;
 8007cf4:	2300      	movs	r3, #0
}
 8007cf6:	4618      	mov	r0, r3
 8007cf8:	3710      	adds	r7, #16
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	bd80      	pop	{r7, pc}
 8007cfe:	bf00      	nop
 8007d00:	40023c00 	.word	0x40023c00
 8007d04:	40023800 	.word	0x40023800
 8007d08:	08014ae0 	.word	0x08014ae0
 8007d0c:	20000004 	.word	0x20000004
 8007d10:	20000008 	.word	0x20000008

08007d14 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007d14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007d18:	b090      	sub	sp, #64	@ 0x40
 8007d1a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8007d20:	2300      	movs	r3, #0
 8007d22:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8007d24:	2300      	movs	r3, #0
 8007d26:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8007d28:	2300      	movs	r3, #0
 8007d2a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007d2c:	4b59      	ldr	r3, [pc, #356]	@ (8007e94 <HAL_RCC_GetSysClockFreq+0x180>)
 8007d2e:	689b      	ldr	r3, [r3, #8]
 8007d30:	f003 030c 	and.w	r3, r3, #12
 8007d34:	2b08      	cmp	r3, #8
 8007d36:	d00d      	beq.n	8007d54 <HAL_RCC_GetSysClockFreq+0x40>
 8007d38:	2b08      	cmp	r3, #8
 8007d3a:	f200 80a1 	bhi.w	8007e80 <HAL_RCC_GetSysClockFreq+0x16c>
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d002      	beq.n	8007d48 <HAL_RCC_GetSysClockFreq+0x34>
 8007d42:	2b04      	cmp	r3, #4
 8007d44:	d003      	beq.n	8007d4e <HAL_RCC_GetSysClockFreq+0x3a>
 8007d46:	e09b      	b.n	8007e80 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007d48:	4b53      	ldr	r3, [pc, #332]	@ (8007e98 <HAL_RCC_GetSysClockFreq+0x184>)
 8007d4a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007d4c:	e09b      	b.n	8007e86 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007d4e:	4b53      	ldr	r3, [pc, #332]	@ (8007e9c <HAL_RCC_GetSysClockFreq+0x188>)
 8007d50:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007d52:	e098      	b.n	8007e86 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007d54:	4b4f      	ldr	r3, [pc, #316]	@ (8007e94 <HAL_RCC_GetSysClockFreq+0x180>)
 8007d56:	685b      	ldr	r3, [r3, #4]
 8007d58:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007d5c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007d5e:	4b4d      	ldr	r3, [pc, #308]	@ (8007e94 <HAL_RCC_GetSysClockFreq+0x180>)
 8007d60:	685b      	ldr	r3, [r3, #4]
 8007d62:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d028      	beq.n	8007dbc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007d6a:	4b4a      	ldr	r3, [pc, #296]	@ (8007e94 <HAL_RCC_GetSysClockFreq+0x180>)
 8007d6c:	685b      	ldr	r3, [r3, #4]
 8007d6e:	099b      	lsrs	r3, r3, #6
 8007d70:	2200      	movs	r2, #0
 8007d72:	623b      	str	r3, [r7, #32]
 8007d74:	627a      	str	r2, [r7, #36]	@ 0x24
 8007d76:	6a3b      	ldr	r3, [r7, #32]
 8007d78:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8007d7c:	2100      	movs	r1, #0
 8007d7e:	4b47      	ldr	r3, [pc, #284]	@ (8007e9c <HAL_RCC_GetSysClockFreq+0x188>)
 8007d80:	fb03 f201 	mul.w	r2, r3, r1
 8007d84:	2300      	movs	r3, #0
 8007d86:	fb00 f303 	mul.w	r3, r0, r3
 8007d8a:	4413      	add	r3, r2
 8007d8c:	4a43      	ldr	r2, [pc, #268]	@ (8007e9c <HAL_RCC_GetSysClockFreq+0x188>)
 8007d8e:	fba0 1202 	umull	r1, r2, r0, r2
 8007d92:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007d94:	460a      	mov	r2, r1
 8007d96:	62ba      	str	r2, [r7, #40]	@ 0x28
 8007d98:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007d9a:	4413      	add	r3, r2
 8007d9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007d9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007da0:	2200      	movs	r2, #0
 8007da2:	61bb      	str	r3, [r7, #24]
 8007da4:	61fa      	str	r2, [r7, #28]
 8007da6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007daa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8007dae:	f7f8 ff73 	bl	8000c98 <__aeabi_uldivmod>
 8007db2:	4602      	mov	r2, r0
 8007db4:	460b      	mov	r3, r1
 8007db6:	4613      	mov	r3, r2
 8007db8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007dba:	e053      	b.n	8007e64 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007dbc:	4b35      	ldr	r3, [pc, #212]	@ (8007e94 <HAL_RCC_GetSysClockFreq+0x180>)
 8007dbe:	685b      	ldr	r3, [r3, #4]
 8007dc0:	099b      	lsrs	r3, r3, #6
 8007dc2:	2200      	movs	r2, #0
 8007dc4:	613b      	str	r3, [r7, #16]
 8007dc6:	617a      	str	r2, [r7, #20]
 8007dc8:	693b      	ldr	r3, [r7, #16]
 8007dca:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8007dce:	f04f 0b00 	mov.w	fp, #0
 8007dd2:	4652      	mov	r2, sl
 8007dd4:	465b      	mov	r3, fp
 8007dd6:	f04f 0000 	mov.w	r0, #0
 8007dda:	f04f 0100 	mov.w	r1, #0
 8007dde:	0159      	lsls	r1, r3, #5
 8007de0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007de4:	0150      	lsls	r0, r2, #5
 8007de6:	4602      	mov	r2, r0
 8007de8:	460b      	mov	r3, r1
 8007dea:	ebb2 080a 	subs.w	r8, r2, sl
 8007dee:	eb63 090b 	sbc.w	r9, r3, fp
 8007df2:	f04f 0200 	mov.w	r2, #0
 8007df6:	f04f 0300 	mov.w	r3, #0
 8007dfa:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8007dfe:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8007e02:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8007e06:	ebb2 0408 	subs.w	r4, r2, r8
 8007e0a:	eb63 0509 	sbc.w	r5, r3, r9
 8007e0e:	f04f 0200 	mov.w	r2, #0
 8007e12:	f04f 0300 	mov.w	r3, #0
 8007e16:	00eb      	lsls	r3, r5, #3
 8007e18:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007e1c:	00e2      	lsls	r2, r4, #3
 8007e1e:	4614      	mov	r4, r2
 8007e20:	461d      	mov	r5, r3
 8007e22:	eb14 030a 	adds.w	r3, r4, sl
 8007e26:	603b      	str	r3, [r7, #0]
 8007e28:	eb45 030b 	adc.w	r3, r5, fp
 8007e2c:	607b      	str	r3, [r7, #4]
 8007e2e:	f04f 0200 	mov.w	r2, #0
 8007e32:	f04f 0300 	mov.w	r3, #0
 8007e36:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007e3a:	4629      	mov	r1, r5
 8007e3c:	028b      	lsls	r3, r1, #10
 8007e3e:	4621      	mov	r1, r4
 8007e40:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007e44:	4621      	mov	r1, r4
 8007e46:	028a      	lsls	r2, r1, #10
 8007e48:	4610      	mov	r0, r2
 8007e4a:	4619      	mov	r1, r3
 8007e4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e4e:	2200      	movs	r2, #0
 8007e50:	60bb      	str	r3, [r7, #8]
 8007e52:	60fa      	str	r2, [r7, #12]
 8007e54:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007e58:	f7f8 ff1e 	bl	8000c98 <__aeabi_uldivmod>
 8007e5c:	4602      	mov	r2, r0
 8007e5e:	460b      	mov	r3, r1
 8007e60:	4613      	mov	r3, r2
 8007e62:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007e64:	4b0b      	ldr	r3, [pc, #44]	@ (8007e94 <HAL_RCC_GetSysClockFreq+0x180>)
 8007e66:	685b      	ldr	r3, [r3, #4]
 8007e68:	0c1b      	lsrs	r3, r3, #16
 8007e6a:	f003 0303 	and.w	r3, r3, #3
 8007e6e:	3301      	adds	r3, #1
 8007e70:	005b      	lsls	r3, r3, #1
 8007e72:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8007e74:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007e76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e78:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e7c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007e7e:	e002      	b.n	8007e86 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007e80:	4b05      	ldr	r3, [pc, #20]	@ (8007e98 <HAL_RCC_GetSysClockFreq+0x184>)
 8007e82:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007e84:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007e86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8007e88:	4618      	mov	r0, r3
 8007e8a:	3740      	adds	r7, #64	@ 0x40
 8007e8c:	46bd      	mov	sp, r7
 8007e8e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007e92:	bf00      	nop
 8007e94:	40023800 	.word	0x40023800
 8007e98:	00f42400 	.word	0x00f42400
 8007e9c:	017d7840 	.word	0x017d7840

08007ea0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007ea0:	b480      	push	{r7}
 8007ea2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007ea4:	4b03      	ldr	r3, [pc, #12]	@ (8007eb4 <HAL_RCC_GetHCLKFreq+0x14>)
 8007ea6:	681b      	ldr	r3, [r3, #0]
}
 8007ea8:	4618      	mov	r0, r3
 8007eaa:	46bd      	mov	sp, r7
 8007eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb0:	4770      	bx	lr
 8007eb2:	bf00      	nop
 8007eb4:	20000004 	.word	0x20000004

08007eb8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007eb8:	b580      	push	{r7, lr}
 8007eba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007ebc:	f7ff fff0 	bl	8007ea0 <HAL_RCC_GetHCLKFreq>
 8007ec0:	4602      	mov	r2, r0
 8007ec2:	4b05      	ldr	r3, [pc, #20]	@ (8007ed8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007ec4:	689b      	ldr	r3, [r3, #8]
 8007ec6:	0a9b      	lsrs	r3, r3, #10
 8007ec8:	f003 0307 	and.w	r3, r3, #7
 8007ecc:	4903      	ldr	r1, [pc, #12]	@ (8007edc <HAL_RCC_GetPCLK1Freq+0x24>)
 8007ece:	5ccb      	ldrb	r3, [r1, r3]
 8007ed0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007ed4:	4618      	mov	r0, r3
 8007ed6:	bd80      	pop	{r7, pc}
 8007ed8:	40023800 	.word	0x40023800
 8007edc:	08014af0 	.word	0x08014af0

08007ee0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007ee0:	b580      	push	{r7, lr}
 8007ee2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007ee4:	f7ff ffdc 	bl	8007ea0 <HAL_RCC_GetHCLKFreq>
 8007ee8:	4602      	mov	r2, r0
 8007eea:	4b05      	ldr	r3, [pc, #20]	@ (8007f00 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007eec:	689b      	ldr	r3, [r3, #8]
 8007eee:	0b5b      	lsrs	r3, r3, #13
 8007ef0:	f003 0307 	and.w	r3, r3, #7
 8007ef4:	4903      	ldr	r1, [pc, #12]	@ (8007f04 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007ef6:	5ccb      	ldrb	r3, [r1, r3]
 8007ef8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007efc:	4618      	mov	r0, r3
 8007efe:	bd80      	pop	{r7, pc}
 8007f00:	40023800 	.word	0x40023800
 8007f04:	08014af0 	.word	0x08014af0

08007f08 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007f08:	b480      	push	{r7}
 8007f0a:	b083      	sub	sp, #12
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	6078      	str	r0, [r7, #4]
 8007f10:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	220f      	movs	r2, #15
 8007f16:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007f18:	4b12      	ldr	r3, [pc, #72]	@ (8007f64 <HAL_RCC_GetClockConfig+0x5c>)
 8007f1a:	689b      	ldr	r3, [r3, #8]
 8007f1c:	f003 0203 	and.w	r2, r3, #3
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007f24:	4b0f      	ldr	r3, [pc, #60]	@ (8007f64 <HAL_RCC_GetClockConfig+0x5c>)
 8007f26:	689b      	ldr	r3, [r3, #8]
 8007f28:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007f30:	4b0c      	ldr	r3, [pc, #48]	@ (8007f64 <HAL_RCC_GetClockConfig+0x5c>)
 8007f32:	689b      	ldr	r3, [r3, #8]
 8007f34:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8007f3c:	4b09      	ldr	r3, [pc, #36]	@ (8007f64 <HAL_RCC_GetClockConfig+0x5c>)
 8007f3e:	689b      	ldr	r3, [r3, #8]
 8007f40:	08db      	lsrs	r3, r3, #3
 8007f42:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007f4a:	4b07      	ldr	r3, [pc, #28]	@ (8007f68 <HAL_RCC_GetClockConfig+0x60>)
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	f003 0207 	and.w	r2, r3, #7
 8007f52:	683b      	ldr	r3, [r7, #0]
 8007f54:	601a      	str	r2, [r3, #0]
}
 8007f56:	bf00      	nop
 8007f58:	370c      	adds	r7, #12
 8007f5a:	46bd      	mov	sp, r7
 8007f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f60:	4770      	bx	lr
 8007f62:	bf00      	nop
 8007f64:	40023800 	.word	0x40023800
 8007f68:	40023c00 	.word	0x40023c00

08007f6c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007f6c:	b580      	push	{r7, lr}
 8007f6e:	b082      	sub	sp, #8
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d101      	bne.n	8007f7e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007f7a:	2301      	movs	r3, #1
 8007f7c:	e041      	b.n	8008002 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007f84:	b2db      	uxtb	r3, r3
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d106      	bne.n	8007f98 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	2200      	movs	r2, #0
 8007f8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007f92:	6878      	ldr	r0, [r7, #4]
 8007f94:	f7fc fd82 	bl	8004a9c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	2202      	movs	r2, #2
 8007f9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681a      	ldr	r2, [r3, #0]
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	3304      	adds	r3, #4
 8007fa8:	4619      	mov	r1, r3
 8007faa:	4610      	mov	r0, r2
 8007fac:	f000 ff8e 	bl	8008ecc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	2201      	movs	r2, #1
 8007fb4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	2201      	movs	r2, #1
 8007fbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	2201      	movs	r2, #1
 8007fc4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	2201      	movs	r2, #1
 8007fcc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	2201      	movs	r2, #1
 8007fd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	2201      	movs	r2, #1
 8007fdc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	2201      	movs	r2, #1
 8007fe4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2201      	movs	r2, #1
 8007fec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	2201      	movs	r2, #1
 8007ff4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	2201      	movs	r2, #1
 8007ffc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008000:	2300      	movs	r3, #0
}
 8008002:	4618      	mov	r0, r3
 8008004:	3708      	adds	r7, #8
 8008006:	46bd      	mov	sp, r7
 8008008:	bd80      	pop	{r7, pc}
	...

0800800c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800800c:	b480      	push	{r7}
 800800e:	b085      	sub	sp, #20
 8008010:	af00      	add	r7, sp, #0
 8008012:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800801a:	b2db      	uxtb	r3, r3
 800801c:	2b01      	cmp	r3, #1
 800801e:	d001      	beq.n	8008024 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008020:	2301      	movs	r3, #1
 8008022:	e03c      	b.n	800809e <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	2202      	movs	r2, #2
 8008028:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	4a1e      	ldr	r2, [pc, #120]	@ (80080ac <HAL_TIM_Base_Start+0xa0>)
 8008032:	4293      	cmp	r3, r2
 8008034:	d018      	beq.n	8008068 <HAL_TIM_Base_Start+0x5c>
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800803e:	d013      	beq.n	8008068 <HAL_TIM_Base_Start+0x5c>
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	4a1a      	ldr	r2, [pc, #104]	@ (80080b0 <HAL_TIM_Base_Start+0xa4>)
 8008046:	4293      	cmp	r3, r2
 8008048:	d00e      	beq.n	8008068 <HAL_TIM_Base_Start+0x5c>
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	4a19      	ldr	r2, [pc, #100]	@ (80080b4 <HAL_TIM_Base_Start+0xa8>)
 8008050:	4293      	cmp	r3, r2
 8008052:	d009      	beq.n	8008068 <HAL_TIM_Base_Start+0x5c>
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	4a17      	ldr	r2, [pc, #92]	@ (80080b8 <HAL_TIM_Base_Start+0xac>)
 800805a:	4293      	cmp	r3, r2
 800805c:	d004      	beq.n	8008068 <HAL_TIM_Base_Start+0x5c>
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	4a16      	ldr	r2, [pc, #88]	@ (80080bc <HAL_TIM_Base_Start+0xb0>)
 8008064:	4293      	cmp	r3, r2
 8008066:	d111      	bne.n	800808c <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	689b      	ldr	r3, [r3, #8]
 800806e:	f003 0307 	and.w	r3, r3, #7
 8008072:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	2b06      	cmp	r3, #6
 8008078:	d010      	beq.n	800809c <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	681a      	ldr	r2, [r3, #0]
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	f042 0201 	orr.w	r2, r2, #1
 8008088:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800808a:	e007      	b.n	800809c <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	681a      	ldr	r2, [r3, #0]
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	f042 0201 	orr.w	r2, r2, #1
 800809a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800809c:	2300      	movs	r3, #0
}
 800809e:	4618      	mov	r0, r3
 80080a0:	3714      	adds	r7, #20
 80080a2:	46bd      	mov	sp, r7
 80080a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a8:	4770      	bx	lr
 80080aa:	bf00      	nop
 80080ac:	40010000 	.word	0x40010000
 80080b0:	40000400 	.word	0x40000400
 80080b4:	40000800 	.word	0x40000800
 80080b8:	40000c00 	.word	0x40000c00
 80080bc:	40014000 	.word	0x40014000

080080c0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80080c0:	b480      	push	{r7}
 80080c2:	b085      	sub	sp, #20
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80080ce:	b2db      	uxtb	r3, r3
 80080d0:	2b01      	cmp	r3, #1
 80080d2:	d001      	beq.n	80080d8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80080d4:	2301      	movs	r3, #1
 80080d6:	e044      	b.n	8008162 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	2202      	movs	r2, #2
 80080dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	68da      	ldr	r2, [r3, #12]
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	f042 0201 	orr.w	r2, r2, #1
 80080ee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	4a1e      	ldr	r2, [pc, #120]	@ (8008170 <HAL_TIM_Base_Start_IT+0xb0>)
 80080f6:	4293      	cmp	r3, r2
 80080f8:	d018      	beq.n	800812c <HAL_TIM_Base_Start_IT+0x6c>
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008102:	d013      	beq.n	800812c <HAL_TIM_Base_Start_IT+0x6c>
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	4a1a      	ldr	r2, [pc, #104]	@ (8008174 <HAL_TIM_Base_Start_IT+0xb4>)
 800810a:	4293      	cmp	r3, r2
 800810c:	d00e      	beq.n	800812c <HAL_TIM_Base_Start_IT+0x6c>
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	4a19      	ldr	r2, [pc, #100]	@ (8008178 <HAL_TIM_Base_Start_IT+0xb8>)
 8008114:	4293      	cmp	r3, r2
 8008116:	d009      	beq.n	800812c <HAL_TIM_Base_Start_IT+0x6c>
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	4a17      	ldr	r2, [pc, #92]	@ (800817c <HAL_TIM_Base_Start_IT+0xbc>)
 800811e:	4293      	cmp	r3, r2
 8008120:	d004      	beq.n	800812c <HAL_TIM_Base_Start_IT+0x6c>
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	4a16      	ldr	r2, [pc, #88]	@ (8008180 <HAL_TIM_Base_Start_IT+0xc0>)
 8008128:	4293      	cmp	r3, r2
 800812a:	d111      	bne.n	8008150 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	689b      	ldr	r3, [r3, #8]
 8008132:	f003 0307 	and.w	r3, r3, #7
 8008136:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	2b06      	cmp	r3, #6
 800813c:	d010      	beq.n	8008160 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	681a      	ldr	r2, [r3, #0]
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	f042 0201 	orr.w	r2, r2, #1
 800814c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800814e:	e007      	b.n	8008160 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	681a      	ldr	r2, [r3, #0]
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	f042 0201 	orr.w	r2, r2, #1
 800815e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008160:	2300      	movs	r3, #0
}
 8008162:	4618      	mov	r0, r3
 8008164:	3714      	adds	r7, #20
 8008166:	46bd      	mov	sp, r7
 8008168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800816c:	4770      	bx	lr
 800816e:	bf00      	nop
 8008170:	40010000 	.word	0x40010000
 8008174:	40000400 	.word	0x40000400
 8008178:	40000800 	.word	0x40000800
 800817c:	40000c00 	.word	0x40000c00
 8008180:	40014000 	.word	0x40014000

08008184 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008184:	b580      	push	{r7, lr}
 8008186:	b082      	sub	sp, #8
 8008188:	af00      	add	r7, sp, #0
 800818a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	2b00      	cmp	r3, #0
 8008190:	d101      	bne.n	8008196 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008192:	2301      	movs	r3, #1
 8008194:	e041      	b.n	800821a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800819c:	b2db      	uxtb	r3, r3
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d106      	bne.n	80081b0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	2200      	movs	r2, #0
 80081a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80081aa:	6878      	ldr	r0, [r7, #4]
 80081ac:	f000 f839 	bl	8008222 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	2202      	movs	r2, #2
 80081b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681a      	ldr	r2, [r3, #0]
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	3304      	adds	r3, #4
 80081c0:	4619      	mov	r1, r3
 80081c2:	4610      	mov	r0, r2
 80081c4:	f000 fe82 	bl	8008ecc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	2201      	movs	r2, #1
 80081cc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	2201      	movs	r2, #1
 80081d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2201      	movs	r2, #1
 80081dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	2201      	movs	r2, #1
 80081e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	2201      	movs	r2, #1
 80081ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	2201      	movs	r2, #1
 80081f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	2201      	movs	r2, #1
 80081fc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	2201      	movs	r2, #1
 8008204:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	2201      	movs	r2, #1
 800820c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	2201      	movs	r2, #1
 8008214:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008218:	2300      	movs	r3, #0
}
 800821a:	4618      	mov	r0, r3
 800821c:	3708      	adds	r7, #8
 800821e:	46bd      	mov	sp, r7
 8008220:	bd80      	pop	{r7, pc}

08008222 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008222:	b480      	push	{r7}
 8008224:	b083      	sub	sp, #12
 8008226:	af00      	add	r7, sp, #0
 8008228:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800822a:	bf00      	nop
 800822c:	370c      	adds	r7, #12
 800822e:	46bd      	mov	sp, r7
 8008230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008234:	4770      	bx	lr
	...

08008238 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008238:	b580      	push	{r7, lr}
 800823a:	b084      	sub	sp, #16
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]
 8008240:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008242:	683b      	ldr	r3, [r7, #0]
 8008244:	2b00      	cmp	r3, #0
 8008246:	d109      	bne.n	800825c <HAL_TIM_PWM_Start+0x24>
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800824e:	b2db      	uxtb	r3, r3
 8008250:	2b01      	cmp	r3, #1
 8008252:	bf14      	ite	ne
 8008254:	2301      	movne	r3, #1
 8008256:	2300      	moveq	r3, #0
 8008258:	b2db      	uxtb	r3, r3
 800825a:	e022      	b.n	80082a2 <HAL_TIM_PWM_Start+0x6a>
 800825c:	683b      	ldr	r3, [r7, #0]
 800825e:	2b04      	cmp	r3, #4
 8008260:	d109      	bne.n	8008276 <HAL_TIM_PWM_Start+0x3e>
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008268:	b2db      	uxtb	r3, r3
 800826a:	2b01      	cmp	r3, #1
 800826c:	bf14      	ite	ne
 800826e:	2301      	movne	r3, #1
 8008270:	2300      	moveq	r3, #0
 8008272:	b2db      	uxtb	r3, r3
 8008274:	e015      	b.n	80082a2 <HAL_TIM_PWM_Start+0x6a>
 8008276:	683b      	ldr	r3, [r7, #0]
 8008278:	2b08      	cmp	r3, #8
 800827a:	d109      	bne.n	8008290 <HAL_TIM_PWM_Start+0x58>
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008282:	b2db      	uxtb	r3, r3
 8008284:	2b01      	cmp	r3, #1
 8008286:	bf14      	ite	ne
 8008288:	2301      	movne	r3, #1
 800828a:	2300      	moveq	r3, #0
 800828c:	b2db      	uxtb	r3, r3
 800828e:	e008      	b.n	80082a2 <HAL_TIM_PWM_Start+0x6a>
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008296:	b2db      	uxtb	r3, r3
 8008298:	2b01      	cmp	r3, #1
 800829a:	bf14      	ite	ne
 800829c:	2301      	movne	r3, #1
 800829e:	2300      	moveq	r3, #0
 80082a0:	b2db      	uxtb	r3, r3
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d001      	beq.n	80082aa <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80082a6:	2301      	movs	r3, #1
 80082a8:	e068      	b.n	800837c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80082aa:	683b      	ldr	r3, [r7, #0]
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d104      	bne.n	80082ba <HAL_TIM_PWM_Start+0x82>
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	2202      	movs	r2, #2
 80082b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80082b8:	e013      	b.n	80082e2 <HAL_TIM_PWM_Start+0xaa>
 80082ba:	683b      	ldr	r3, [r7, #0]
 80082bc:	2b04      	cmp	r3, #4
 80082be:	d104      	bne.n	80082ca <HAL_TIM_PWM_Start+0x92>
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	2202      	movs	r2, #2
 80082c4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80082c8:	e00b      	b.n	80082e2 <HAL_TIM_PWM_Start+0xaa>
 80082ca:	683b      	ldr	r3, [r7, #0]
 80082cc:	2b08      	cmp	r3, #8
 80082ce:	d104      	bne.n	80082da <HAL_TIM_PWM_Start+0xa2>
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	2202      	movs	r2, #2
 80082d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80082d8:	e003      	b.n	80082e2 <HAL_TIM_PWM_Start+0xaa>
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	2202      	movs	r2, #2
 80082de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	2201      	movs	r2, #1
 80082e8:	6839      	ldr	r1, [r7, #0]
 80082ea:	4618      	mov	r0, r3
 80082ec:	f001 f9b8 	bl	8009660 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	4a23      	ldr	r2, [pc, #140]	@ (8008384 <HAL_TIM_PWM_Start+0x14c>)
 80082f6:	4293      	cmp	r3, r2
 80082f8:	d107      	bne.n	800830a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008308:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	4a1d      	ldr	r2, [pc, #116]	@ (8008384 <HAL_TIM_PWM_Start+0x14c>)
 8008310:	4293      	cmp	r3, r2
 8008312:	d018      	beq.n	8008346 <HAL_TIM_PWM_Start+0x10e>
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800831c:	d013      	beq.n	8008346 <HAL_TIM_PWM_Start+0x10e>
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	4a19      	ldr	r2, [pc, #100]	@ (8008388 <HAL_TIM_PWM_Start+0x150>)
 8008324:	4293      	cmp	r3, r2
 8008326:	d00e      	beq.n	8008346 <HAL_TIM_PWM_Start+0x10e>
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	4a17      	ldr	r2, [pc, #92]	@ (800838c <HAL_TIM_PWM_Start+0x154>)
 800832e:	4293      	cmp	r3, r2
 8008330:	d009      	beq.n	8008346 <HAL_TIM_PWM_Start+0x10e>
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	4a16      	ldr	r2, [pc, #88]	@ (8008390 <HAL_TIM_PWM_Start+0x158>)
 8008338:	4293      	cmp	r3, r2
 800833a:	d004      	beq.n	8008346 <HAL_TIM_PWM_Start+0x10e>
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	4a14      	ldr	r2, [pc, #80]	@ (8008394 <HAL_TIM_PWM_Start+0x15c>)
 8008342:	4293      	cmp	r3, r2
 8008344:	d111      	bne.n	800836a <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	689b      	ldr	r3, [r3, #8]
 800834c:	f003 0307 	and.w	r3, r3, #7
 8008350:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	2b06      	cmp	r3, #6
 8008356:	d010      	beq.n	800837a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	681a      	ldr	r2, [r3, #0]
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	f042 0201 	orr.w	r2, r2, #1
 8008366:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008368:	e007      	b.n	800837a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	681a      	ldr	r2, [r3, #0]
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	f042 0201 	orr.w	r2, r2, #1
 8008378:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800837a:	2300      	movs	r3, #0
}
 800837c:	4618      	mov	r0, r3
 800837e:	3710      	adds	r7, #16
 8008380:	46bd      	mov	sp, r7
 8008382:	bd80      	pop	{r7, pc}
 8008384:	40010000 	.word	0x40010000
 8008388:	40000400 	.word	0x40000400
 800838c:	40000800 	.word	0x40000800
 8008390:	40000c00 	.word	0x40000c00
 8008394:	40014000 	.word	0x40014000

08008398 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8008398:	b580      	push	{r7, lr}
 800839a:	b082      	sub	sp, #8
 800839c:	af00      	add	r7, sp, #0
 800839e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d101      	bne.n	80083aa <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80083a6:	2301      	movs	r3, #1
 80083a8:	e041      	b.n	800842e <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80083b0:	b2db      	uxtb	r3, r3
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d106      	bne.n	80083c4 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	2200      	movs	r2, #0
 80083ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80083be:	6878      	ldr	r0, [r7, #4]
 80083c0:	f000 f839 	bl	8008436 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	2202      	movs	r2, #2
 80083c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681a      	ldr	r2, [r3, #0]
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	3304      	adds	r3, #4
 80083d4:	4619      	mov	r1, r3
 80083d6:	4610      	mov	r0, r2
 80083d8:	f000 fd78 	bl	8008ecc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	2201      	movs	r2, #1
 80083e0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	2201      	movs	r2, #1
 80083e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	2201      	movs	r2, #1
 80083f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2201      	movs	r2, #1
 80083f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	2201      	movs	r2, #1
 8008400:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	2201      	movs	r2, #1
 8008408:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	2201      	movs	r2, #1
 8008410:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	2201      	movs	r2, #1
 8008418:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	2201      	movs	r2, #1
 8008420:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2201      	movs	r2, #1
 8008428:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800842c:	2300      	movs	r3, #0
}
 800842e:	4618      	mov	r0, r3
 8008430:	3708      	adds	r7, #8
 8008432:	46bd      	mov	sp, r7
 8008434:	bd80      	pop	{r7, pc}

08008436 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8008436:	b480      	push	{r7}
 8008438:	b083      	sub	sp, #12
 800843a:	af00      	add	r7, sp, #0
 800843c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800843e:	bf00      	nop
 8008440:	370c      	adds	r7, #12
 8008442:	46bd      	mov	sp, r7
 8008444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008448:	4770      	bx	lr
	...

0800844c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800844c:	b580      	push	{r7, lr}
 800844e:	b084      	sub	sp, #16
 8008450:	af00      	add	r7, sp, #0
 8008452:	6078      	str	r0, [r7, #4]
 8008454:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008456:	2300      	movs	r3, #0
 8008458:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800845a:	683b      	ldr	r3, [r7, #0]
 800845c:	2b00      	cmp	r3, #0
 800845e:	d104      	bne.n	800846a <HAL_TIM_IC_Start_IT+0x1e>
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008466:	b2db      	uxtb	r3, r3
 8008468:	e013      	b.n	8008492 <HAL_TIM_IC_Start_IT+0x46>
 800846a:	683b      	ldr	r3, [r7, #0]
 800846c:	2b04      	cmp	r3, #4
 800846e:	d104      	bne.n	800847a <HAL_TIM_IC_Start_IT+0x2e>
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008476:	b2db      	uxtb	r3, r3
 8008478:	e00b      	b.n	8008492 <HAL_TIM_IC_Start_IT+0x46>
 800847a:	683b      	ldr	r3, [r7, #0]
 800847c:	2b08      	cmp	r3, #8
 800847e:	d104      	bne.n	800848a <HAL_TIM_IC_Start_IT+0x3e>
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008486:	b2db      	uxtb	r3, r3
 8008488:	e003      	b.n	8008492 <HAL_TIM_IC_Start_IT+0x46>
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008490:	b2db      	uxtb	r3, r3
 8008492:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8008494:	683b      	ldr	r3, [r7, #0]
 8008496:	2b00      	cmp	r3, #0
 8008498:	d104      	bne.n	80084a4 <HAL_TIM_IC_Start_IT+0x58>
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80084a0:	b2db      	uxtb	r3, r3
 80084a2:	e013      	b.n	80084cc <HAL_TIM_IC_Start_IT+0x80>
 80084a4:	683b      	ldr	r3, [r7, #0]
 80084a6:	2b04      	cmp	r3, #4
 80084a8:	d104      	bne.n	80084b4 <HAL_TIM_IC_Start_IT+0x68>
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80084b0:	b2db      	uxtb	r3, r3
 80084b2:	e00b      	b.n	80084cc <HAL_TIM_IC_Start_IT+0x80>
 80084b4:	683b      	ldr	r3, [r7, #0]
 80084b6:	2b08      	cmp	r3, #8
 80084b8:	d104      	bne.n	80084c4 <HAL_TIM_IC_Start_IT+0x78>
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80084c0:	b2db      	uxtb	r3, r3
 80084c2:	e003      	b.n	80084cc <HAL_TIM_IC_Start_IT+0x80>
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80084ca:	b2db      	uxtb	r3, r3
 80084cc:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80084ce:	7bbb      	ldrb	r3, [r7, #14]
 80084d0:	2b01      	cmp	r3, #1
 80084d2:	d102      	bne.n	80084da <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80084d4:	7b7b      	ldrb	r3, [r7, #13]
 80084d6:	2b01      	cmp	r3, #1
 80084d8:	d001      	beq.n	80084de <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 80084da:	2301      	movs	r3, #1
 80084dc:	e0c2      	b.n	8008664 <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80084de:	683b      	ldr	r3, [r7, #0]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d104      	bne.n	80084ee <HAL_TIM_IC_Start_IT+0xa2>
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2202      	movs	r2, #2
 80084e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80084ec:	e013      	b.n	8008516 <HAL_TIM_IC_Start_IT+0xca>
 80084ee:	683b      	ldr	r3, [r7, #0]
 80084f0:	2b04      	cmp	r3, #4
 80084f2:	d104      	bne.n	80084fe <HAL_TIM_IC_Start_IT+0xb2>
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	2202      	movs	r2, #2
 80084f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80084fc:	e00b      	b.n	8008516 <HAL_TIM_IC_Start_IT+0xca>
 80084fe:	683b      	ldr	r3, [r7, #0]
 8008500:	2b08      	cmp	r3, #8
 8008502:	d104      	bne.n	800850e <HAL_TIM_IC_Start_IT+0xc2>
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	2202      	movs	r2, #2
 8008508:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800850c:	e003      	b.n	8008516 <HAL_TIM_IC_Start_IT+0xca>
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	2202      	movs	r2, #2
 8008512:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008516:	683b      	ldr	r3, [r7, #0]
 8008518:	2b00      	cmp	r3, #0
 800851a:	d104      	bne.n	8008526 <HAL_TIM_IC_Start_IT+0xda>
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2202      	movs	r2, #2
 8008520:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008524:	e013      	b.n	800854e <HAL_TIM_IC_Start_IT+0x102>
 8008526:	683b      	ldr	r3, [r7, #0]
 8008528:	2b04      	cmp	r3, #4
 800852a:	d104      	bne.n	8008536 <HAL_TIM_IC_Start_IT+0xea>
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	2202      	movs	r2, #2
 8008530:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008534:	e00b      	b.n	800854e <HAL_TIM_IC_Start_IT+0x102>
 8008536:	683b      	ldr	r3, [r7, #0]
 8008538:	2b08      	cmp	r3, #8
 800853a:	d104      	bne.n	8008546 <HAL_TIM_IC_Start_IT+0xfa>
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	2202      	movs	r2, #2
 8008540:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008544:	e003      	b.n	800854e <HAL_TIM_IC_Start_IT+0x102>
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	2202      	movs	r2, #2
 800854a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 800854e:	683b      	ldr	r3, [r7, #0]
 8008550:	2b0c      	cmp	r3, #12
 8008552:	d841      	bhi.n	80085d8 <HAL_TIM_IC_Start_IT+0x18c>
 8008554:	a201      	add	r2, pc, #4	@ (adr r2, 800855c <HAL_TIM_IC_Start_IT+0x110>)
 8008556:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800855a:	bf00      	nop
 800855c:	08008591 	.word	0x08008591
 8008560:	080085d9 	.word	0x080085d9
 8008564:	080085d9 	.word	0x080085d9
 8008568:	080085d9 	.word	0x080085d9
 800856c:	080085a3 	.word	0x080085a3
 8008570:	080085d9 	.word	0x080085d9
 8008574:	080085d9 	.word	0x080085d9
 8008578:	080085d9 	.word	0x080085d9
 800857c:	080085b5 	.word	0x080085b5
 8008580:	080085d9 	.word	0x080085d9
 8008584:	080085d9 	.word	0x080085d9
 8008588:	080085d9 	.word	0x080085d9
 800858c:	080085c7 	.word	0x080085c7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	68da      	ldr	r2, [r3, #12]
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	f042 0202 	orr.w	r2, r2, #2
 800859e:	60da      	str	r2, [r3, #12]
      break;
 80085a0:	e01d      	b.n	80085de <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	68da      	ldr	r2, [r3, #12]
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	f042 0204 	orr.w	r2, r2, #4
 80085b0:	60da      	str	r2, [r3, #12]
      break;
 80085b2:	e014      	b.n	80085de <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	68da      	ldr	r2, [r3, #12]
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	f042 0208 	orr.w	r2, r2, #8
 80085c2:	60da      	str	r2, [r3, #12]
      break;
 80085c4:	e00b      	b.n	80085de <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	68da      	ldr	r2, [r3, #12]
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	f042 0210 	orr.w	r2, r2, #16
 80085d4:	60da      	str	r2, [r3, #12]
      break;
 80085d6:	e002      	b.n	80085de <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80085d8:	2301      	movs	r3, #1
 80085da:	73fb      	strb	r3, [r7, #15]
      break;
 80085dc:	bf00      	nop
  }

  if (status == HAL_OK)
 80085de:	7bfb      	ldrb	r3, [r7, #15]
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d13e      	bne.n	8008662 <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	2201      	movs	r2, #1
 80085ea:	6839      	ldr	r1, [r7, #0]
 80085ec:	4618      	mov	r0, r3
 80085ee:	f001 f837 	bl	8009660 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	4a1d      	ldr	r2, [pc, #116]	@ (800866c <HAL_TIM_IC_Start_IT+0x220>)
 80085f8:	4293      	cmp	r3, r2
 80085fa:	d018      	beq.n	800862e <HAL_TIM_IC_Start_IT+0x1e2>
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008604:	d013      	beq.n	800862e <HAL_TIM_IC_Start_IT+0x1e2>
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	4a19      	ldr	r2, [pc, #100]	@ (8008670 <HAL_TIM_IC_Start_IT+0x224>)
 800860c:	4293      	cmp	r3, r2
 800860e:	d00e      	beq.n	800862e <HAL_TIM_IC_Start_IT+0x1e2>
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	4a17      	ldr	r2, [pc, #92]	@ (8008674 <HAL_TIM_IC_Start_IT+0x228>)
 8008616:	4293      	cmp	r3, r2
 8008618:	d009      	beq.n	800862e <HAL_TIM_IC_Start_IT+0x1e2>
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	4a16      	ldr	r2, [pc, #88]	@ (8008678 <HAL_TIM_IC_Start_IT+0x22c>)
 8008620:	4293      	cmp	r3, r2
 8008622:	d004      	beq.n	800862e <HAL_TIM_IC_Start_IT+0x1e2>
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	4a14      	ldr	r2, [pc, #80]	@ (800867c <HAL_TIM_IC_Start_IT+0x230>)
 800862a:	4293      	cmp	r3, r2
 800862c:	d111      	bne.n	8008652 <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	689b      	ldr	r3, [r3, #8]
 8008634:	f003 0307 	and.w	r3, r3, #7
 8008638:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800863a:	68bb      	ldr	r3, [r7, #8]
 800863c:	2b06      	cmp	r3, #6
 800863e:	d010      	beq.n	8008662 <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	681a      	ldr	r2, [r3, #0]
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	f042 0201 	orr.w	r2, r2, #1
 800864e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008650:	e007      	b.n	8008662 <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	681a      	ldr	r2, [r3, #0]
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	f042 0201 	orr.w	r2, r2, #1
 8008660:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8008662:	7bfb      	ldrb	r3, [r7, #15]
}
 8008664:	4618      	mov	r0, r3
 8008666:	3710      	adds	r7, #16
 8008668:	46bd      	mov	sp, r7
 800866a:	bd80      	pop	{r7, pc}
 800866c:	40010000 	.word	0x40010000
 8008670:	40000400 	.word	0x40000400
 8008674:	40000800 	.word	0x40000800
 8008678:	40000c00 	.word	0x40000c00
 800867c:	40014000 	.word	0x40014000

08008680 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008680:	b580      	push	{r7, lr}
 8008682:	b084      	sub	sp, #16
 8008684:	af00      	add	r7, sp, #0
 8008686:	6078      	str	r0, [r7, #4]
 8008688:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800868a:	2300      	movs	r3, #0
 800868c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800868e:	683b      	ldr	r3, [r7, #0]
 8008690:	2b0c      	cmp	r3, #12
 8008692:	d841      	bhi.n	8008718 <HAL_TIM_IC_Stop_IT+0x98>
 8008694:	a201      	add	r2, pc, #4	@ (adr r2, 800869c <HAL_TIM_IC_Stop_IT+0x1c>)
 8008696:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800869a:	bf00      	nop
 800869c:	080086d1 	.word	0x080086d1
 80086a0:	08008719 	.word	0x08008719
 80086a4:	08008719 	.word	0x08008719
 80086a8:	08008719 	.word	0x08008719
 80086ac:	080086e3 	.word	0x080086e3
 80086b0:	08008719 	.word	0x08008719
 80086b4:	08008719 	.word	0x08008719
 80086b8:	08008719 	.word	0x08008719
 80086bc:	080086f5 	.word	0x080086f5
 80086c0:	08008719 	.word	0x08008719
 80086c4:	08008719 	.word	0x08008719
 80086c8:	08008719 	.word	0x08008719
 80086cc:	08008707 	.word	0x08008707
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	68da      	ldr	r2, [r3, #12]
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	f022 0202 	bic.w	r2, r2, #2
 80086de:	60da      	str	r2, [r3, #12]
      break;
 80086e0:	e01d      	b.n	800871e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	68da      	ldr	r2, [r3, #12]
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	f022 0204 	bic.w	r2, r2, #4
 80086f0:	60da      	str	r2, [r3, #12]
      break;
 80086f2:	e014      	b.n	800871e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	68da      	ldr	r2, [r3, #12]
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	f022 0208 	bic.w	r2, r2, #8
 8008702:	60da      	str	r2, [r3, #12]
      break;
 8008704:	e00b      	b.n	800871e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	68da      	ldr	r2, [r3, #12]
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	f022 0210 	bic.w	r2, r2, #16
 8008714:	60da      	str	r2, [r3, #12]
      break;
 8008716:	e002      	b.n	800871e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8008718:	2301      	movs	r3, #1
 800871a:	73fb      	strb	r3, [r7, #15]
      break;
 800871c:	bf00      	nop
  }

  if (status == HAL_OK)
 800871e:	7bfb      	ldrb	r3, [r7, #15]
 8008720:	2b00      	cmp	r3, #0
 8008722:	d156      	bne.n	80087d2 <HAL_TIM_IC_Stop_IT+0x152>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	2200      	movs	r2, #0
 800872a:	6839      	ldr	r1, [r7, #0]
 800872c:	4618      	mov	r0, r3
 800872e:	f000 ff97 	bl	8009660 <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	6a1a      	ldr	r2, [r3, #32]
 8008738:	f241 1311 	movw	r3, #4369	@ 0x1111
 800873c:	4013      	ands	r3, r2
 800873e:	2b00      	cmp	r3, #0
 8008740:	d10f      	bne.n	8008762 <HAL_TIM_IC_Stop_IT+0xe2>
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	6a1a      	ldr	r2, [r3, #32]
 8008748:	f240 4344 	movw	r3, #1092	@ 0x444
 800874c:	4013      	ands	r3, r2
 800874e:	2b00      	cmp	r3, #0
 8008750:	d107      	bne.n	8008762 <HAL_TIM_IC_Stop_IT+0xe2>
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	681a      	ldr	r2, [r3, #0]
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	f022 0201 	bic.w	r2, r2, #1
 8008760:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008762:	683b      	ldr	r3, [r7, #0]
 8008764:	2b00      	cmp	r3, #0
 8008766:	d104      	bne.n	8008772 <HAL_TIM_IC_Stop_IT+0xf2>
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	2201      	movs	r2, #1
 800876c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008770:	e013      	b.n	800879a <HAL_TIM_IC_Stop_IT+0x11a>
 8008772:	683b      	ldr	r3, [r7, #0]
 8008774:	2b04      	cmp	r3, #4
 8008776:	d104      	bne.n	8008782 <HAL_TIM_IC_Stop_IT+0x102>
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	2201      	movs	r2, #1
 800877c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008780:	e00b      	b.n	800879a <HAL_TIM_IC_Stop_IT+0x11a>
 8008782:	683b      	ldr	r3, [r7, #0]
 8008784:	2b08      	cmp	r3, #8
 8008786:	d104      	bne.n	8008792 <HAL_TIM_IC_Stop_IT+0x112>
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	2201      	movs	r2, #1
 800878c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008790:	e003      	b.n	800879a <HAL_TIM_IC_Stop_IT+0x11a>
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	2201      	movs	r2, #1
 8008796:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800879a:	683b      	ldr	r3, [r7, #0]
 800879c:	2b00      	cmp	r3, #0
 800879e:	d104      	bne.n	80087aa <HAL_TIM_IC_Stop_IT+0x12a>
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	2201      	movs	r2, #1
 80087a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80087a8:	e013      	b.n	80087d2 <HAL_TIM_IC_Stop_IT+0x152>
 80087aa:	683b      	ldr	r3, [r7, #0]
 80087ac:	2b04      	cmp	r3, #4
 80087ae:	d104      	bne.n	80087ba <HAL_TIM_IC_Stop_IT+0x13a>
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	2201      	movs	r2, #1
 80087b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80087b8:	e00b      	b.n	80087d2 <HAL_TIM_IC_Stop_IT+0x152>
 80087ba:	683b      	ldr	r3, [r7, #0]
 80087bc:	2b08      	cmp	r3, #8
 80087be:	d104      	bne.n	80087ca <HAL_TIM_IC_Stop_IT+0x14a>
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	2201      	movs	r2, #1
 80087c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80087c8:	e003      	b.n	80087d2 <HAL_TIM_IC_Stop_IT+0x152>
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	2201      	movs	r2, #1
 80087ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Return function status */
  return status;
 80087d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80087d4:	4618      	mov	r0, r3
 80087d6:	3710      	adds	r7, #16
 80087d8:	46bd      	mov	sp, r7
 80087da:	bd80      	pop	{r7, pc}

080087dc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80087dc:	b580      	push	{r7, lr}
 80087de:	b084      	sub	sp, #16
 80087e0:	af00      	add	r7, sp, #0
 80087e2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	68db      	ldr	r3, [r3, #12]
 80087ea:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	691b      	ldr	r3, [r3, #16]
 80087f2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80087f4:	68bb      	ldr	r3, [r7, #8]
 80087f6:	f003 0302 	and.w	r3, r3, #2
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d020      	beq.n	8008840 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	f003 0302 	and.w	r3, r3, #2
 8008804:	2b00      	cmp	r3, #0
 8008806:	d01b      	beq.n	8008840 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	f06f 0202 	mvn.w	r2, #2
 8008810:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	2201      	movs	r2, #1
 8008816:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	699b      	ldr	r3, [r3, #24]
 800881e:	f003 0303 	and.w	r3, r3, #3
 8008822:	2b00      	cmp	r3, #0
 8008824:	d003      	beq.n	800882e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008826:	6878      	ldr	r0, [r7, #4]
 8008828:	f7fb fd74 	bl	8004314 <HAL_TIM_IC_CaptureCallback>
 800882c:	e005      	b.n	800883a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800882e:	6878      	ldr	r0, [r7, #4]
 8008830:	f000 fb2e 	bl	8008e90 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008834:	6878      	ldr	r0, [r7, #4]
 8008836:	f000 fb35 	bl	8008ea4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	2200      	movs	r2, #0
 800883e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008840:	68bb      	ldr	r3, [r7, #8]
 8008842:	f003 0304 	and.w	r3, r3, #4
 8008846:	2b00      	cmp	r3, #0
 8008848:	d020      	beq.n	800888c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	f003 0304 	and.w	r3, r3, #4
 8008850:	2b00      	cmp	r3, #0
 8008852:	d01b      	beq.n	800888c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	f06f 0204 	mvn.w	r2, #4
 800885c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	2202      	movs	r2, #2
 8008862:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	699b      	ldr	r3, [r3, #24]
 800886a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800886e:	2b00      	cmp	r3, #0
 8008870:	d003      	beq.n	800887a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008872:	6878      	ldr	r0, [r7, #4]
 8008874:	f7fb fd4e 	bl	8004314 <HAL_TIM_IC_CaptureCallback>
 8008878:	e005      	b.n	8008886 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800887a:	6878      	ldr	r0, [r7, #4]
 800887c:	f000 fb08 	bl	8008e90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008880:	6878      	ldr	r0, [r7, #4]
 8008882:	f000 fb0f 	bl	8008ea4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	2200      	movs	r2, #0
 800888a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800888c:	68bb      	ldr	r3, [r7, #8]
 800888e:	f003 0308 	and.w	r3, r3, #8
 8008892:	2b00      	cmp	r3, #0
 8008894:	d020      	beq.n	80088d8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	f003 0308 	and.w	r3, r3, #8
 800889c:	2b00      	cmp	r3, #0
 800889e:	d01b      	beq.n	80088d8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	f06f 0208 	mvn.w	r2, #8
 80088a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	2204      	movs	r2, #4
 80088ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	69db      	ldr	r3, [r3, #28]
 80088b6:	f003 0303 	and.w	r3, r3, #3
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d003      	beq.n	80088c6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80088be:	6878      	ldr	r0, [r7, #4]
 80088c0:	f7fb fd28 	bl	8004314 <HAL_TIM_IC_CaptureCallback>
 80088c4:	e005      	b.n	80088d2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80088c6:	6878      	ldr	r0, [r7, #4]
 80088c8:	f000 fae2 	bl	8008e90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80088cc:	6878      	ldr	r0, [r7, #4]
 80088ce:	f000 fae9 	bl	8008ea4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	2200      	movs	r2, #0
 80088d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80088d8:	68bb      	ldr	r3, [r7, #8]
 80088da:	f003 0310 	and.w	r3, r3, #16
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d020      	beq.n	8008924 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	f003 0310 	and.w	r3, r3, #16
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d01b      	beq.n	8008924 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	f06f 0210 	mvn.w	r2, #16
 80088f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	2208      	movs	r2, #8
 80088fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	69db      	ldr	r3, [r3, #28]
 8008902:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008906:	2b00      	cmp	r3, #0
 8008908:	d003      	beq.n	8008912 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800890a:	6878      	ldr	r0, [r7, #4]
 800890c:	f7fb fd02 	bl	8004314 <HAL_TIM_IC_CaptureCallback>
 8008910:	e005      	b.n	800891e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008912:	6878      	ldr	r0, [r7, #4]
 8008914:	f000 fabc 	bl	8008e90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008918:	6878      	ldr	r0, [r7, #4]
 800891a:	f000 fac3 	bl	8008ea4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	2200      	movs	r2, #0
 8008922:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008924:	68bb      	ldr	r3, [r7, #8]
 8008926:	f003 0301 	and.w	r3, r3, #1
 800892a:	2b00      	cmp	r3, #0
 800892c:	d00c      	beq.n	8008948 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	f003 0301 	and.w	r3, r3, #1
 8008934:	2b00      	cmp	r3, #0
 8008936:	d007      	beq.n	8008948 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	f06f 0201 	mvn.w	r2, #1
 8008940:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008942:	6878      	ldr	r0, [r7, #4]
 8008944:	f7fb fcf2 	bl	800432c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8008948:	68bb      	ldr	r3, [r7, #8]
 800894a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800894e:	2b00      	cmp	r3, #0
 8008950:	d00c      	beq.n	800896c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008958:	2b00      	cmp	r3, #0
 800895a:	d007      	beq.n	800896c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008964:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008966:	6878      	ldr	r0, [r7, #4]
 8008968:	f000 ff6a 	bl	8009840 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800896c:	68bb      	ldr	r3, [r7, #8]
 800896e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008972:	2b00      	cmp	r3, #0
 8008974:	d00c      	beq.n	8008990 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800897c:	2b00      	cmp	r3, #0
 800897e:	d007      	beq.n	8008990 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008988:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800898a:	6878      	ldr	r0, [r7, #4]
 800898c:	f000 fa94 	bl	8008eb8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008990:	68bb      	ldr	r3, [r7, #8]
 8008992:	f003 0320 	and.w	r3, r3, #32
 8008996:	2b00      	cmp	r3, #0
 8008998:	d00c      	beq.n	80089b4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	f003 0320 	and.w	r3, r3, #32
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d007      	beq.n	80089b4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	f06f 0220 	mvn.w	r2, #32
 80089ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80089ae:	6878      	ldr	r0, [r7, #4]
 80089b0:	f000 ff3c 	bl	800982c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80089b4:	bf00      	nop
 80089b6:	3710      	adds	r7, #16
 80089b8:	46bd      	mov	sp, r7
 80089ba:	bd80      	pop	{r7, pc}

080089bc <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80089bc:	b580      	push	{r7, lr}
 80089be:	b086      	sub	sp, #24
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	60f8      	str	r0, [r7, #12]
 80089c4:	60b9      	str	r1, [r7, #8]
 80089c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80089c8:	2300      	movs	r3, #0
 80089ca:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80089d2:	2b01      	cmp	r3, #1
 80089d4:	d101      	bne.n	80089da <HAL_TIM_IC_ConfigChannel+0x1e>
 80089d6:	2302      	movs	r3, #2
 80089d8:	e088      	b.n	8008aec <HAL_TIM_IC_ConfigChannel+0x130>
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	2201      	movs	r2, #1
 80089de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d11b      	bne.n	8008a20 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80089ec:	68bb      	ldr	r3, [r7, #8]
 80089ee:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80089f0:	68bb      	ldr	r3, [r7, #8]
 80089f2:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80089f4:	68bb      	ldr	r3, [r7, #8]
 80089f6:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80089f8:	f000 fc7a 	bl	80092f0 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	699a      	ldr	r2, [r3, #24]
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	f022 020c 	bic.w	r2, r2, #12
 8008a0a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	6999      	ldr	r1, [r3, #24]
 8008a12:	68bb      	ldr	r3, [r7, #8]
 8008a14:	689a      	ldr	r2, [r3, #8]
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	430a      	orrs	r2, r1
 8008a1c:	619a      	str	r2, [r3, #24]
 8008a1e:	e060      	b.n	8008ae2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	2b04      	cmp	r3, #4
 8008a24:	d11c      	bne.n	8008a60 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008a2a:	68bb      	ldr	r3, [r7, #8]
 8008a2c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008a2e:	68bb      	ldr	r3, [r7, #8]
 8008a30:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008a32:	68bb      	ldr	r3, [r7, #8]
 8008a34:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8008a36:	f000 fcf2 	bl	800941e <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	699a      	ldr	r2, [r3, #24]
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8008a48:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	6999      	ldr	r1, [r3, #24]
 8008a50:	68bb      	ldr	r3, [r7, #8]
 8008a52:	689b      	ldr	r3, [r3, #8]
 8008a54:	021a      	lsls	r2, r3, #8
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	430a      	orrs	r2, r1
 8008a5c:	619a      	str	r2, [r3, #24]
 8008a5e:	e040      	b.n	8008ae2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	2b08      	cmp	r3, #8
 8008a64:	d11b      	bne.n	8008a9e <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008a6a:	68bb      	ldr	r3, [r7, #8]
 8008a6c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008a6e:	68bb      	ldr	r3, [r7, #8]
 8008a70:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008a72:	68bb      	ldr	r3, [r7, #8]
 8008a74:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8008a76:	f000 fd3f 	bl	80094f8 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	69da      	ldr	r2, [r3, #28]
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	f022 020c 	bic.w	r2, r2, #12
 8008a88:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	69d9      	ldr	r1, [r3, #28]
 8008a90:	68bb      	ldr	r3, [r7, #8]
 8008a92:	689a      	ldr	r2, [r3, #8]
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	430a      	orrs	r2, r1
 8008a9a:	61da      	str	r2, [r3, #28]
 8008a9c:	e021      	b.n	8008ae2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	2b0c      	cmp	r3, #12
 8008aa2:	d11c      	bne.n	8008ade <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008aa8:	68bb      	ldr	r3, [r7, #8]
 8008aaa:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008aac:	68bb      	ldr	r3, [r7, #8]
 8008aae:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008ab0:	68bb      	ldr	r3, [r7, #8]
 8008ab2:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8008ab4:	f000 fd5c 	bl	8009570 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	69da      	ldr	r2, [r3, #28]
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8008ac6:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	69d9      	ldr	r1, [r3, #28]
 8008ace:	68bb      	ldr	r3, [r7, #8]
 8008ad0:	689b      	ldr	r3, [r3, #8]
 8008ad2:	021a      	lsls	r2, r3, #8
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	430a      	orrs	r2, r1
 8008ada:	61da      	str	r2, [r3, #28]
 8008adc:	e001      	b.n	8008ae2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8008ade:	2301      	movs	r3, #1
 8008ae0:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	2200      	movs	r2, #0
 8008ae6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008aea:	7dfb      	ldrb	r3, [r7, #23]
}
 8008aec:	4618      	mov	r0, r3
 8008aee:	3718      	adds	r7, #24
 8008af0:	46bd      	mov	sp, r7
 8008af2:	bd80      	pop	{r7, pc}

08008af4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008af4:	b580      	push	{r7, lr}
 8008af6:	b086      	sub	sp, #24
 8008af8:	af00      	add	r7, sp, #0
 8008afa:	60f8      	str	r0, [r7, #12]
 8008afc:	60b9      	str	r1, [r7, #8]
 8008afe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008b00:	2300      	movs	r3, #0
 8008b02:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008b0a:	2b01      	cmp	r3, #1
 8008b0c:	d101      	bne.n	8008b12 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008b0e:	2302      	movs	r3, #2
 8008b10:	e0ae      	b.n	8008c70 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	2201      	movs	r2, #1
 8008b16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	2b0c      	cmp	r3, #12
 8008b1e:	f200 809f 	bhi.w	8008c60 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008b22:	a201      	add	r2, pc, #4	@ (adr r2, 8008b28 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008b24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b28:	08008b5d 	.word	0x08008b5d
 8008b2c:	08008c61 	.word	0x08008c61
 8008b30:	08008c61 	.word	0x08008c61
 8008b34:	08008c61 	.word	0x08008c61
 8008b38:	08008b9d 	.word	0x08008b9d
 8008b3c:	08008c61 	.word	0x08008c61
 8008b40:	08008c61 	.word	0x08008c61
 8008b44:	08008c61 	.word	0x08008c61
 8008b48:	08008bdf 	.word	0x08008bdf
 8008b4c:	08008c61 	.word	0x08008c61
 8008b50:	08008c61 	.word	0x08008c61
 8008b54:	08008c61 	.word	0x08008c61
 8008b58:	08008c1f 	.word	0x08008c1f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	68b9      	ldr	r1, [r7, #8]
 8008b62:	4618      	mov	r0, r3
 8008b64:	f000 fa38 	bl	8008fd8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	699a      	ldr	r2, [r3, #24]
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	f042 0208 	orr.w	r2, r2, #8
 8008b76:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	699a      	ldr	r2, [r3, #24]
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	f022 0204 	bic.w	r2, r2, #4
 8008b86:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	6999      	ldr	r1, [r3, #24]
 8008b8e:	68bb      	ldr	r3, [r7, #8]
 8008b90:	691a      	ldr	r2, [r3, #16]
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	430a      	orrs	r2, r1
 8008b98:	619a      	str	r2, [r3, #24]
      break;
 8008b9a:	e064      	b.n	8008c66 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	68b9      	ldr	r1, [r7, #8]
 8008ba2:	4618      	mov	r0, r3
 8008ba4:	f000 fa7e 	bl	80090a4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	699a      	ldr	r2, [r3, #24]
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008bb6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	699a      	ldr	r2, [r3, #24]
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008bc6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	6999      	ldr	r1, [r3, #24]
 8008bce:	68bb      	ldr	r3, [r7, #8]
 8008bd0:	691b      	ldr	r3, [r3, #16]
 8008bd2:	021a      	lsls	r2, r3, #8
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	430a      	orrs	r2, r1
 8008bda:	619a      	str	r2, [r3, #24]
      break;
 8008bdc:	e043      	b.n	8008c66 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	68b9      	ldr	r1, [r7, #8]
 8008be4:	4618      	mov	r0, r3
 8008be6:	f000 fac9 	bl	800917c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	69da      	ldr	r2, [r3, #28]
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	f042 0208 	orr.w	r2, r2, #8
 8008bf8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	69da      	ldr	r2, [r3, #28]
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	f022 0204 	bic.w	r2, r2, #4
 8008c08:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	69d9      	ldr	r1, [r3, #28]
 8008c10:	68bb      	ldr	r3, [r7, #8]
 8008c12:	691a      	ldr	r2, [r3, #16]
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	430a      	orrs	r2, r1
 8008c1a:	61da      	str	r2, [r3, #28]
      break;
 8008c1c:	e023      	b.n	8008c66 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	68b9      	ldr	r1, [r7, #8]
 8008c24:	4618      	mov	r0, r3
 8008c26:	f000 fb13 	bl	8009250 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	69da      	ldr	r2, [r3, #28]
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008c38:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	69da      	ldr	r2, [r3, #28]
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008c48:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	69d9      	ldr	r1, [r3, #28]
 8008c50:	68bb      	ldr	r3, [r7, #8]
 8008c52:	691b      	ldr	r3, [r3, #16]
 8008c54:	021a      	lsls	r2, r3, #8
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	430a      	orrs	r2, r1
 8008c5c:	61da      	str	r2, [r3, #28]
      break;
 8008c5e:	e002      	b.n	8008c66 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008c60:	2301      	movs	r3, #1
 8008c62:	75fb      	strb	r3, [r7, #23]
      break;
 8008c64:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	2200      	movs	r2, #0
 8008c6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008c6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c70:	4618      	mov	r0, r3
 8008c72:	3718      	adds	r7, #24
 8008c74:	46bd      	mov	sp, r7
 8008c76:	bd80      	pop	{r7, pc}

08008c78 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008c78:	b580      	push	{r7, lr}
 8008c7a:	b084      	sub	sp, #16
 8008c7c:	af00      	add	r7, sp, #0
 8008c7e:	6078      	str	r0, [r7, #4]
 8008c80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008c82:	2300      	movs	r3, #0
 8008c84:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008c8c:	2b01      	cmp	r3, #1
 8008c8e:	d101      	bne.n	8008c94 <HAL_TIM_ConfigClockSource+0x1c>
 8008c90:	2302      	movs	r3, #2
 8008c92:	e0b4      	b.n	8008dfe <HAL_TIM_ConfigClockSource+0x186>
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	2201      	movs	r2, #1
 8008c98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	2202      	movs	r2, #2
 8008ca0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	689b      	ldr	r3, [r3, #8]
 8008caa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008cac:	68bb      	ldr	r3, [r7, #8]
 8008cae:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008cb2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008cb4:	68bb      	ldr	r3, [r7, #8]
 8008cb6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008cba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	68ba      	ldr	r2, [r7, #8]
 8008cc2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008cc4:	683b      	ldr	r3, [r7, #0]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008ccc:	d03e      	beq.n	8008d4c <HAL_TIM_ConfigClockSource+0xd4>
 8008cce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008cd2:	f200 8087 	bhi.w	8008de4 <HAL_TIM_ConfigClockSource+0x16c>
 8008cd6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008cda:	f000 8086 	beq.w	8008dea <HAL_TIM_ConfigClockSource+0x172>
 8008cde:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ce2:	d87f      	bhi.n	8008de4 <HAL_TIM_ConfigClockSource+0x16c>
 8008ce4:	2b70      	cmp	r3, #112	@ 0x70
 8008ce6:	d01a      	beq.n	8008d1e <HAL_TIM_ConfigClockSource+0xa6>
 8008ce8:	2b70      	cmp	r3, #112	@ 0x70
 8008cea:	d87b      	bhi.n	8008de4 <HAL_TIM_ConfigClockSource+0x16c>
 8008cec:	2b60      	cmp	r3, #96	@ 0x60
 8008cee:	d050      	beq.n	8008d92 <HAL_TIM_ConfigClockSource+0x11a>
 8008cf0:	2b60      	cmp	r3, #96	@ 0x60
 8008cf2:	d877      	bhi.n	8008de4 <HAL_TIM_ConfigClockSource+0x16c>
 8008cf4:	2b50      	cmp	r3, #80	@ 0x50
 8008cf6:	d03c      	beq.n	8008d72 <HAL_TIM_ConfigClockSource+0xfa>
 8008cf8:	2b50      	cmp	r3, #80	@ 0x50
 8008cfa:	d873      	bhi.n	8008de4 <HAL_TIM_ConfigClockSource+0x16c>
 8008cfc:	2b40      	cmp	r3, #64	@ 0x40
 8008cfe:	d058      	beq.n	8008db2 <HAL_TIM_ConfigClockSource+0x13a>
 8008d00:	2b40      	cmp	r3, #64	@ 0x40
 8008d02:	d86f      	bhi.n	8008de4 <HAL_TIM_ConfigClockSource+0x16c>
 8008d04:	2b30      	cmp	r3, #48	@ 0x30
 8008d06:	d064      	beq.n	8008dd2 <HAL_TIM_ConfigClockSource+0x15a>
 8008d08:	2b30      	cmp	r3, #48	@ 0x30
 8008d0a:	d86b      	bhi.n	8008de4 <HAL_TIM_ConfigClockSource+0x16c>
 8008d0c:	2b20      	cmp	r3, #32
 8008d0e:	d060      	beq.n	8008dd2 <HAL_TIM_ConfigClockSource+0x15a>
 8008d10:	2b20      	cmp	r3, #32
 8008d12:	d867      	bhi.n	8008de4 <HAL_TIM_ConfigClockSource+0x16c>
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d05c      	beq.n	8008dd2 <HAL_TIM_ConfigClockSource+0x15a>
 8008d18:	2b10      	cmp	r3, #16
 8008d1a:	d05a      	beq.n	8008dd2 <HAL_TIM_ConfigClockSource+0x15a>
 8008d1c:	e062      	b.n	8008de4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008d22:	683b      	ldr	r3, [r7, #0]
 8008d24:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008d26:	683b      	ldr	r3, [r7, #0]
 8008d28:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008d2a:	683b      	ldr	r3, [r7, #0]
 8008d2c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008d2e:	f000 fc77 	bl	8009620 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	689b      	ldr	r3, [r3, #8]
 8008d38:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008d3a:	68bb      	ldr	r3, [r7, #8]
 8008d3c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008d40:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	68ba      	ldr	r2, [r7, #8]
 8008d48:	609a      	str	r2, [r3, #8]
      break;
 8008d4a:	e04f      	b.n	8008dec <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008d50:	683b      	ldr	r3, [r7, #0]
 8008d52:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008d54:	683b      	ldr	r3, [r7, #0]
 8008d56:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008d58:	683b      	ldr	r3, [r7, #0]
 8008d5a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008d5c:	f000 fc60 	bl	8009620 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	689a      	ldr	r2, [r3, #8]
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008d6e:	609a      	str	r2, [r3, #8]
      break;
 8008d70:	e03c      	b.n	8008dec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008d76:	683b      	ldr	r3, [r7, #0]
 8008d78:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008d7a:	683b      	ldr	r3, [r7, #0]
 8008d7c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008d7e:	461a      	mov	r2, r3
 8008d80:	f000 fb1e 	bl	80093c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	2150      	movs	r1, #80	@ 0x50
 8008d8a:	4618      	mov	r0, r3
 8008d8c:	f000 fc2d 	bl	80095ea <TIM_ITRx_SetConfig>
      break;
 8008d90:	e02c      	b.n	8008dec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008d96:	683b      	ldr	r3, [r7, #0]
 8008d98:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008d9a:	683b      	ldr	r3, [r7, #0]
 8008d9c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008d9e:	461a      	mov	r2, r3
 8008da0:	f000 fb7a 	bl	8009498 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	2160      	movs	r1, #96	@ 0x60
 8008daa:	4618      	mov	r0, r3
 8008dac:	f000 fc1d 	bl	80095ea <TIM_ITRx_SetConfig>
      break;
 8008db0:	e01c      	b.n	8008dec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008db6:	683b      	ldr	r3, [r7, #0]
 8008db8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008dba:	683b      	ldr	r3, [r7, #0]
 8008dbc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008dbe:	461a      	mov	r2, r3
 8008dc0:	f000 fafe 	bl	80093c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	2140      	movs	r1, #64	@ 0x40
 8008dca:	4618      	mov	r0, r3
 8008dcc:	f000 fc0d 	bl	80095ea <TIM_ITRx_SetConfig>
      break;
 8008dd0:	e00c      	b.n	8008dec <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681a      	ldr	r2, [r3, #0]
 8008dd6:	683b      	ldr	r3, [r7, #0]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	4619      	mov	r1, r3
 8008ddc:	4610      	mov	r0, r2
 8008dde:	f000 fc04 	bl	80095ea <TIM_ITRx_SetConfig>
      break;
 8008de2:	e003      	b.n	8008dec <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008de4:	2301      	movs	r3, #1
 8008de6:	73fb      	strb	r3, [r7, #15]
      break;
 8008de8:	e000      	b.n	8008dec <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008dea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	2201      	movs	r2, #1
 8008df0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	2200      	movs	r2, #0
 8008df8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008dfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8008dfe:	4618      	mov	r0, r3
 8008e00:	3710      	adds	r7, #16
 8008e02:	46bd      	mov	sp, r7
 8008e04:	bd80      	pop	{r7, pc}
	...

08008e08 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008e08:	b480      	push	{r7}
 8008e0a:	b085      	sub	sp, #20
 8008e0c:	af00      	add	r7, sp, #0
 8008e0e:	6078      	str	r0, [r7, #4]
 8008e10:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8008e12:	2300      	movs	r3, #0
 8008e14:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8008e16:	683b      	ldr	r3, [r7, #0]
 8008e18:	2b0c      	cmp	r3, #12
 8008e1a:	d831      	bhi.n	8008e80 <HAL_TIM_ReadCapturedValue+0x78>
 8008e1c:	a201      	add	r2, pc, #4	@ (adr r2, 8008e24 <HAL_TIM_ReadCapturedValue+0x1c>)
 8008e1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e22:	bf00      	nop
 8008e24:	08008e59 	.word	0x08008e59
 8008e28:	08008e81 	.word	0x08008e81
 8008e2c:	08008e81 	.word	0x08008e81
 8008e30:	08008e81 	.word	0x08008e81
 8008e34:	08008e63 	.word	0x08008e63
 8008e38:	08008e81 	.word	0x08008e81
 8008e3c:	08008e81 	.word	0x08008e81
 8008e40:	08008e81 	.word	0x08008e81
 8008e44:	08008e6d 	.word	0x08008e6d
 8008e48:	08008e81 	.word	0x08008e81
 8008e4c:	08008e81 	.word	0x08008e81
 8008e50:	08008e81 	.word	0x08008e81
 8008e54:	08008e77 	.word	0x08008e77
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e5e:	60fb      	str	r3, [r7, #12]

      break;
 8008e60:	e00f      	b.n	8008e82 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e68:	60fb      	str	r3, [r7, #12]

      break;
 8008e6a:	e00a      	b.n	8008e82 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e72:	60fb      	str	r3, [r7, #12]

      break;
 8008e74:	e005      	b.n	8008e82 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e7c:	60fb      	str	r3, [r7, #12]

      break;
 8008e7e:	e000      	b.n	8008e82 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8008e80:	bf00      	nop
  }

  return tmpreg;
 8008e82:	68fb      	ldr	r3, [r7, #12]
}
 8008e84:	4618      	mov	r0, r3
 8008e86:	3714      	adds	r7, #20
 8008e88:	46bd      	mov	sp, r7
 8008e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e8e:	4770      	bx	lr

08008e90 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008e90:	b480      	push	{r7}
 8008e92:	b083      	sub	sp, #12
 8008e94:	af00      	add	r7, sp, #0
 8008e96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008e98:	bf00      	nop
 8008e9a:	370c      	adds	r7, #12
 8008e9c:	46bd      	mov	sp, r7
 8008e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea2:	4770      	bx	lr

08008ea4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008ea4:	b480      	push	{r7}
 8008ea6:	b083      	sub	sp, #12
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008eac:	bf00      	nop
 8008eae:	370c      	adds	r7, #12
 8008eb0:	46bd      	mov	sp, r7
 8008eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb6:	4770      	bx	lr

08008eb8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008eb8:	b480      	push	{r7}
 8008eba:	b083      	sub	sp, #12
 8008ebc:	af00      	add	r7, sp, #0
 8008ebe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008ec0:	bf00      	nop
 8008ec2:	370c      	adds	r7, #12
 8008ec4:	46bd      	mov	sp, r7
 8008ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eca:	4770      	bx	lr

08008ecc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008ecc:	b480      	push	{r7}
 8008ece:	b085      	sub	sp, #20
 8008ed0:	af00      	add	r7, sp, #0
 8008ed2:	6078      	str	r0, [r7, #4]
 8008ed4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	4a37      	ldr	r2, [pc, #220]	@ (8008fbc <TIM_Base_SetConfig+0xf0>)
 8008ee0:	4293      	cmp	r3, r2
 8008ee2:	d00f      	beq.n	8008f04 <TIM_Base_SetConfig+0x38>
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008eea:	d00b      	beq.n	8008f04 <TIM_Base_SetConfig+0x38>
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	4a34      	ldr	r2, [pc, #208]	@ (8008fc0 <TIM_Base_SetConfig+0xf4>)
 8008ef0:	4293      	cmp	r3, r2
 8008ef2:	d007      	beq.n	8008f04 <TIM_Base_SetConfig+0x38>
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	4a33      	ldr	r2, [pc, #204]	@ (8008fc4 <TIM_Base_SetConfig+0xf8>)
 8008ef8:	4293      	cmp	r3, r2
 8008efa:	d003      	beq.n	8008f04 <TIM_Base_SetConfig+0x38>
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	4a32      	ldr	r2, [pc, #200]	@ (8008fc8 <TIM_Base_SetConfig+0xfc>)
 8008f00:	4293      	cmp	r3, r2
 8008f02:	d108      	bne.n	8008f16 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008f0a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008f0c:	683b      	ldr	r3, [r7, #0]
 8008f0e:	685b      	ldr	r3, [r3, #4]
 8008f10:	68fa      	ldr	r2, [r7, #12]
 8008f12:	4313      	orrs	r3, r2
 8008f14:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	4a28      	ldr	r2, [pc, #160]	@ (8008fbc <TIM_Base_SetConfig+0xf0>)
 8008f1a:	4293      	cmp	r3, r2
 8008f1c:	d01b      	beq.n	8008f56 <TIM_Base_SetConfig+0x8a>
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008f24:	d017      	beq.n	8008f56 <TIM_Base_SetConfig+0x8a>
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	4a25      	ldr	r2, [pc, #148]	@ (8008fc0 <TIM_Base_SetConfig+0xf4>)
 8008f2a:	4293      	cmp	r3, r2
 8008f2c:	d013      	beq.n	8008f56 <TIM_Base_SetConfig+0x8a>
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	4a24      	ldr	r2, [pc, #144]	@ (8008fc4 <TIM_Base_SetConfig+0xf8>)
 8008f32:	4293      	cmp	r3, r2
 8008f34:	d00f      	beq.n	8008f56 <TIM_Base_SetConfig+0x8a>
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	4a23      	ldr	r2, [pc, #140]	@ (8008fc8 <TIM_Base_SetConfig+0xfc>)
 8008f3a:	4293      	cmp	r3, r2
 8008f3c:	d00b      	beq.n	8008f56 <TIM_Base_SetConfig+0x8a>
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	4a22      	ldr	r2, [pc, #136]	@ (8008fcc <TIM_Base_SetConfig+0x100>)
 8008f42:	4293      	cmp	r3, r2
 8008f44:	d007      	beq.n	8008f56 <TIM_Base_SetConfig+0x8a>
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	4a21      	ldr	r2, [pc, #132]	@ (8008fd0 <TIM_Base_SetConfig+0x104>)
 8008f4a:	4293      	cmp	r3, r2
 8008f4c:	d003      	beq.n	8008f56 <TIM_Base_SetConfig+0x8a>
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	4a20      	ldr	r2, [pc, #128]	@ (8008fd4 <TIM_Base_SetConfig+0x108>)
 8008f52:	4293      	cmp	r3, r2
 8008f54:	d108      	bne.n	8008f68 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008f5c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008f5e:	683b      	ldr	r3, [r7, #0]
 8008f60:	68db      	ldr	r3, [r3, #12]
 8008f62:	68fa      	ldr	r2, [r7, #12]
 8008f64:	4313      	orrs	r3, r2
 8008f66:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008f6e:	683b      	ldr	r3, [r7, #0]
 8008f70:	695b      	ldr	r3, [r3, #20]
 8008f72:	4313      	orrs	r3, r2
 8008f74:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008f76:	683b      	ldr	r3, [r7, #0]
 8008f78:	689a      	ldr	r2, [r3, #8]
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008f7e:	683b      	ldr	r3, [r7, #0]
 8008f80:	681a      	ldr	r2, [r3, #0]
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	4a0c      	ldr	r2, [pc, #48]	@ (8008fbc <TIM_Base_SetConfig+0xf0>)
 8008f8a:	4293      	cmp	r3, r2
 8008f8c:	d103      	bne.n	8008f96 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008f8e:	683b      	ldr	r3, [r7, #0]
 8008f90:	691a      	ldr	r2, [r3, #16]
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	f043 0204 	orr.w	r2, r3, #4
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	2201      	movs	r2, #1
 8008fa6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	68fa      	ldr	r2, [r7, #12]
 8008fac:	601a      	str	r2, [r3, #0]
}
 8008fae:	bf00      	nop
 8008fb0:	3714      	adds	r7, #20
 8008fb2:	46bd      	mov	sp, r7
 8008fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb8:	4770      	bx	lr
 8008fba:	bf00      	nop
 8008fbc:	40010000 	.word	0x40010000
 8008fc0:	40000400 	.word	0x40000400
 8008fc4:	40000800 	.word	0x40000800
 8008fc8:	40000c00 	.word	0x40000c00
 8008fcc:	40014000 	.word	0x40014000
 8008fd0:	40014400 	.word	0x40014400
 8008fd4:	40014800 	.word	0x40014800

08008fd8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008fd8:	b480      	push	{r7}
 8008fda:	b087      	sub	sp, #28
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	6078      	str	r0, [r7, #4]
 8008fe0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	6a1b      	ldr	r3, [r3, #32]
 8008fe6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	6a1b      	ldr	r3, [r3, #32]
 8008fec:	f023 0201 	bic.w	r2, r3, #1
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	685b      	ldr	r3, [r3, #4]
 8008ff8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	699b      	ldr	r3, [r3, #24]
 8008ffe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009006:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	f023 0303 	bic.w	r3, r3, #3
 800900e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009010:	683b      	ldr	r3, [r7, #0]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	68fa      	ldr	r2, [r7, #12]
 8009016:	4313      	orrs	r3, r2
 8009018:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800901a:	697b      	ldr	r3, [r7, #20]
 800901c:	f023 0302 	bic.w	r3, r3, #2
 8009020:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009022:	683b      	ldr	r3, [r7, #0]
 8009024:	689b      	ldr	r3, [r3, #8]
 8009026:	697a      	ldr	r2, [r7, #20]
 8009028:	4313      	orrs	r3, r2
 800902a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	4a1c      	ldr	r2, [pc, #112]	@ (80090a0 <TIM_OC1_SetConfig+0xc8>)
 8009030:	4293      	cmp	r3, r2
 8009032:	d10c      	bne.n	800904e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009034:	697b      	ldr	r3, [r7, #20]
 8009036:	f023 0308 	bic.w	r3, r3, #8
 800903a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800903c:	683b      	ldr	r3, [r7, #0]
 800903e:	68db      	ldr	r3, [r3, #12]
 8009040:	697a      	ldr	r2, [r7, #20]
 8009042:	4313      	orrs	r3, r2
 8009044:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009046:	697b      	ldr	r3, [r7, #20]
 8009048:	f023 0304 	bic.w	r3, r3, #4
 800904c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	4a13      	ldr	r2, [pc, #76]	@ (80090a0 <TIM_OC1_SetConfig+0xc8>)
 8009052:	4293      	cmp	r3, r2
 8009054:	d111      	bne.n	800907a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009056:	693b      	ldr	r3, [r7, #16]
 8009058:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800905c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800905e:	693b      	ldr	r3, [r7, #16]
 8009060:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009064:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009066:	683b      	ldr	r3, [r7, #0]
 8009068:	695b      	ldr	r3, [r3, #20]
 800906a:	693a      	ldr	r2, [r7, #16]
 800906c:	4313      	orrs	r3, r2
 800906e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009070:	683b      	ldr	r3, [r7, #0]
 8009072:	699b      	ldr	r3, [r3, #24]
 8009074:	693a      	ldr	r2, [r7, #16]
 8009076:	4313      	orrs	r3, r2
 8009078:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	693a      	ldr	r2, [r7, #16]
 800907e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	68fa      	ldr	r2, [r7, #12]
 8009084:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009086:	683b      	ldr	r3, [r7, #0]
 8009088:	685a      	ldr	r2, [r3, #4]
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	697a      	ldr	r2, [r7, #20]
 8009092:	621a      	str	r2, [r3, #32]
}
 8009094:	bf00      	nop
 8009096:	371c      	adds	r7, #28
 8009098:	46bd      	mov	sp, r7
 800909a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800909e:	4770      	bx	lr
 80090a0:	40010000 	.word	0x40010000

080090a4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80090a4:	b480      	push	{r7}
 80090a6:	b087      	sub	sp, #28
 80090a8:	af00      	add	r7, sp, #0
 80090aa:	6078      	str	r0, [r7, #4]
 80090ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	6a1b      	ldr	r3, [r3, #32]
 80090b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	6a1b      	ldr	r3, [r3, #32]
 80090b8:	f023 0210 	bic.w	r2, r3, #16
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	685b      	ldr	r3, [r3, #4]
 80090c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	699b      	ldr	r3, [r3, #24]
 80090ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80090d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80090da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80090dc:	683b      	ldr	r3, [r7, #0]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	021b      	lsls	r3, r3, #8
 80090e2:	68fa      	ldr	r2, [r7, #12]
 80090e4:	4313      	orrs	r3, r2
 80090e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80090e8:	697b      	ldr	r3, [r7, #20]
 80090ea:	f023 0320 	bic.w	r3, r3, #32
 80090ee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80090f0:	683b      	ldr	r3, [r7, #0]
 80090f2:	689b      	ldr	r3, [r3, #8]
 80090f4:	011b      	lsls	r3, r3, #4
 80090f6:	697a      	ldr	r2, [r7, #20]
 80090f8:	4313      	orrs	r3, r2
 80090fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	4a1e      	ldr	r2, [pc, #120]	@ (8009178 <TIM_OC2_SetConfig+0xd4>)
 8009100:	4293      	cmp	r3, r2
 8009102:	d10d      	bne.n	8009120 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009104:	697b      	ldr	r3, [r7, #20]
 8009106:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800910a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800910c:	683b      	ldr	r3, [r7, #0]
 800910e:	68db      	ldr	r3, [r3, #12]
 8009110:	011b      	lsls	r3, r3, #4
 8009112:	697a      	ldr	r2, [r7, #20]
 8009114:	4313      	orrs	r3, r2
 8009116:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009118:	697b      	ldr	r3, [r7, #20]
 800911a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800911e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	4a15      	ldr	r2, [pc, #84]	@ (8009178 <TIM_OC2_SetConfig+0xd4>)
 8009124:	4293      	cmp	r3, r2
 8009126:	d113      	bne.n	8009150 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009128:	693b      	ldr	r3, [r7, #16]
 800912a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800912e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009130:	693b      	ldr	r3, [r7, #16]
 8009132:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009136:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009138:	683b      	ldr	r3, [r7, #0]
 800913a:	695b      	ldr	r3, [r3, #20]
 800913c:	009b      	lsls	r3, r3, #2
 800913e:	693a      	ldr	r2, [r7, #16]
 8009140:	4313      	orrs	r3, r2
 8009142:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009144:	683b      	ldr	r3, [r7, #0]
 8009146:	699b      	ldr	r3, [r3, #24]
 8009148:	009b      	lsls	r3, r3, #2
 800914a:	693a      	ldr	r2, [r7, #16]
 800914c:	4313      	orrs	r3, r2
 800914e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	693a      	ldr	r2, [r7, #16]
 8009154:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	68fa      	ldr	r2, [r7, #12]
 800915a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800915c:	683b      	ldr	r3, [r7, #0]
 800915e:	685a      	ldr	r2, [r3, #4]
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	697a      	ldr	r2, [r7, #20]
 8009168:	621a      	str	r2, [r3, #32]
}
 800916a:	bf00      	nop
 800916c:	371c      	adds	r7, #28
 800916e:	46bd      	mov	sp, r7
 8009170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009174:	4770      	bx	lr
 8009176:	bf00      	nop
 8009178:	40010000 	.word	0x40010000

0800917c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800917c:	b480      	push	{r7}
 800917e:	b087      	sub	sp, #28
 8009180:	af00      	add	r7, sp, #0
 8009182:	6078      	str	r0, [r7, #4]
 8009184:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	6a1b      	ldr	r3, [r3, #32]
 800918a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	6a1b      	ldr	r3, [r3, #32]
 8009190:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	685b      	ldr	r3, [r3, #4]
 800919c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	69db      	ldr	r3, [r3, #28]
 80091a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80091aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	f023 0303 	bic.w	r3, r3, #3
 80091b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80091b4:	683b      	ldr	r3, [r7, #0]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	68fa      	ldr	r2, [r7, #12]
 80091ba:	4313      	orrs	r3, r2
 80091bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80091be:	697b      	ldr	r3, [r7, #20]
 80091c0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80091c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80091c6:	683b      	ldr	r3, [r7, #0]
 80091c8:	689b      	ldr	r3, [r3, #8]
 80091ca:	021b      	lsls	r3, r3, #8
 80091cc:	697a      	ldr	r2, [r7, #20]
 80091ce:	4313      	orrs	r3, r2
 80091d0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	4a1d      	ldr	r2, [pc, #116]	@ (800924c <TIM_OC3_SetConfig+0xd0>)
 80091d6:	4293      	cmp	r3, r2
 80091d8:	d10d      	bne.n	80091f6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80091da:	697b      	ldr	r3, [r7, #20]
 80091dc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80091e0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80091e2:	683b      	ldr	r3, [r7, #0]
 80091e4:	68db      	ldr	r3, [r3, #12]
 80091e6:	021b      	lsls	r3, r3, #8
 80091e8:	697a      	ldr	r2, [r7, #20]
 80091ea:	4313      	orrs	r3, r2
 80091ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80091ee:	697b      	ldr	r3, [r7, #20]
 80091f0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80091f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	4a14      	ldr	r2, [pc, #80]	@ (800924c <TIM_OC3_SetConfig+0xd0>)
 80091fa:	4293      	cmp	r3, r2
 80091fc:	d113      	bne.n	8009226 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80091fe:	693b      	ldr	r3, [r7, #16]
 8009200:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009204:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009206:	693b      	ldr	r3, [r7, #16]
 8009208:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800920c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800920e:	683b      	ldr	r3, [r7, #0]
 8009210:	695b      	ldr	r3, [r3, #20]
 8009212:	011b      	lsls	r3, r3, #4
 8009214:	693a      	ldr	r2, [r7, #16]
 8009216:	4313      	orrs	r3, r2
 8009218:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800921a:	683b      	ldr	r3, [r7, #0]
 800921c:	699b      	ldr	r3, [r3, #24]
 800921e:	011b      	lsls	r3, r3, #4
 8009220:	693a      	ldr	r2, [r7, #16]
 8009222:	4313      	orrs	r3, r2
 8009224:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	693a      	ldr	r2, [r7, #16]
 800922a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	68fa      	ldr	r2, [r7, #12]
 8009230:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009232:	683b      	ldr	r3, [r7, #0]
 8009234:	685a      	ldr	r2, [r3, #4]
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	697a      	ldr	r2, [r7, #20]
 800923e:	621a      	str	r2, [r3, #32]
}
 8009240:	bf00      	nop
 8009242:	371c      	adds	r7, #28
 8009244:	46bd      	mov	sp, r7
 8009246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800924a:	4770      	bx	lr
 800924c:	40010000 	.word	0x40010000

08009250 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009250:	b480      	push	{r7}
 8009252:	b087      	sub	sp, #28
 8009254:	af00      	add	r7, sp, #0
 8009256:	6078      	str	r0, [r7, #4]
 8009258:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	6a1b      	ldr	r3, [r3, #32]
 800925e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	6a1b      	ldr	r3, [r3, #32]
 8009264:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	685b      	ldr	r3, [r3, #4]
 8009270:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	69db      	ldr	r3, [r3, #28]
 8009276:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800927e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009286:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009288:	683b      	ldr	r3, [r7, #0]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	021b      	lsls	r3, r3, #8
 800928e:	68fa      	ldr	r2, [r7, #12]
 8009290:	4313      	orrs	r3, r2
 8009292:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009294:	693b      	ldr	r3, [r7, #16]
 8009296:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800929a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800929c:	683b      	ldr	r3, [r7, #0]
 800929e:	689b      	ldr	r3, [r3, #8]
 80092a0:	031b      	lsls	r3, r3, #12
 80092a2:	693a      	ldr	r2, [r7, #16]
 80092a4:	4313      	orrs	r3, r2
 80092a6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	4a10      	ldr	r2, [pc, #64]	@ (80092ec <TIM_OC4_SetConfig+0x9c>)
 80092ac:	4293      	cmp	r3, r2
 80092ae:	d109      	bne.n	80092c4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80092b0:	697b      	ldr	r3, [r7, #20]
 80092b2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80092b6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80092b8:	683b      	ldr	r3, [r7, #0]
 80092ba:	695b      	ldr	r3, [r3, #20]
 80092bc:	019b      	lsls	r3, r3, #6
 80092be:	697a      	ldr	r2, [r7, #20]
 80092c0:	4313      	orrs	r3, r2
 80092c2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	697a      	ldr	r2, [r7, #20]
 80092c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	68fa      	ldr	r2, [r7, #12]
 80092ce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80092d0:	683b      	ldr	r3, [r7, #0]
 80092d2:	685a      	ldr	r2, [r3, #4]
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	693a      	ldr	r2, [r7, #16]
 80092dc:	621a      	str	r2, [r3, #32]
}
 80092de:	bf00      	nop
 80092e0:	371c      	adds	r7, #28
 80092e2:	46bd      	mov	sp, r7
 80092e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e8:	4770      	bx	lr
 80092ea:	bf00      	nop
 80092ec:	40010000 	.word	0x40010000

080092f0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80092f0:	b480      	push	{r7}
 80092f2:	b087      	sub	sp, #28
 80092f4:	af00      	add	r7, sp, #0
 80092f6:	60f8      	str	r0, [r7, #12]
 80092f8:	60b9      	str	r1, [r7, #8]
 80092fa:	607a      	str	r2, [r7, #4]
 80092fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	6a1b      	ldr	r3, [r3, #32]
 8009302:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	6a1b      	ldr	r3, [r3, #32]
 8009308:	f023 0201 	bic.w	r2, r3, #1
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	699b      	ldr	r3, [r3, #24]
 8009314:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	4a24      	ldr	r2, [pc, #144]	@ (80093ac <TIM_TI1_SetConfig+0xbc>)
 800931a:	4293      	cmp	r3, r2
 800931c:	d013      	beq.n	8009346 <TIM_TI1_SetConfig+0x56>
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009324:	d00f      	beq.n	8009346 <TIM_TI1_SetConfig+0x56>
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	4a21      	ldr	r2, [pc, #132]	@ (80093b0 <TIM_TI1_SetConfig+0xc0>)
 800932a:	4293      	cmp	r3, r2
 800932c:	d00b      	beq.n	8009346 <TIM_TI1_SetConfig+0x56>
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	4a20      	ldr	r2, [pc, #128]	@ (80093b4 <TIM_TI1_SetConfig+0xc4>)
 8009332:	4293      	cmp	r3, r2
 8009334:	d007      	beq.n	8009346 <TIM_TI1_SetConfig+0x56>
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	4a1f      	ldr	r2, [pc, #124]	@ (80093b8 <TIM_TI1_SetConfig+0xc8>)
 800933a:	4293      	cmp	r3, r2
 800933c:	d003      	beq.n	8009346 <TIM_TI1_SetConfig+0x56>
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	4a1e      	ldr	r2, [pc, #120]	@ (80093bc <TIM_TI1_SetConfig+0xcc>)
 8009342:	4293      	cmp	r3, r2
 8009344:	d101      	bne.n	800934a <TIM_TI1_SetConfig+0x5a>
 8009346:	2301      	movs	r3, #1
 8009348:	e000      	b.n	800934c <TIM_TI1_SetConfig+0x5c>
 800934a:	2300      	movs	r3, #0
 800934c:	2b00      	cmp	r3, #0
 800934e:	d008      	beq.n	8009362 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8009350:	697b      	ldr	r3, [r7, #20]
 8009352:	f023 0303 	bic.w	r3, r3, #3
 8009356:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8009358:	697a      	ldr	r2, [r7, #20]
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	4313      	orrs	r3, r2
 800935e:	617b      	str	r3, [r7, #20]
 8009360:	e003      	b.n	800936a <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8009362:	697b      	ldr	r3, [r7, #20]
 8009364:	f043 0301 	orr.w	r3, r3, #1
 8009368:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800936a:	697b      	ldr	r3, [r7, #20]
 800936c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009370:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8009372:	683b      	ldr	r3, [r7, #0]
 8009374:	011b      	lsls	r3, r3, #4
 8009376:	b2db      	uxtb	r3, r3
 8009378:	697a      	ldr	r2, [r7, #20]
 800937a:	4313      	orrs	r3, r2
 800937c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800937e:	693b      	ldr	r3, [r7, #16]
 8009380:	f023 030a 	bic.w	r3, r3, #10
 8009384:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8009386:	68bb      	ldr	r3, [r7, #8]
 8009388:	f003 030a 	and.w	r3, r3, #10
 800938c:	693a      	ldr	r2, [r7, #16]
 800938e:	4313      	orrs	r3, r2
 8009390:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	697a      	ldr	r2, [r7, #20]
 8009396:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	693a      	ldr	r2, [r7, #16]
 800939c:	621a      	str	r2, [r3, #32]
}
 800939e:	bf00      	nop
 80093a0:	371c      	adds	r7, #28
 80093a2:	46bd      	mov	sp, r7
 80093a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a8:	4770      	bx	lr
 80093aa:	bf00      	nop
 80093ac:	40010000 	.word	0x40010000
 80093b0:	40000400 	.word	0x40000400
 80093b4:	40000800 	.word	0x40000800
 80093b8:	40000c00 	.word	0x40000c00
 80093bc:	40014000 	.word	0x40014000

080093c0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80093c0:	b480      	push	{r7}
 80093c2:	b087      	sub	sp, #28
 80093c4:	af00      	add	r7, sp, #0
 80093c6:	60f8      	str	r0, [r7, #12]
 80093c8:	60b9      	str	r1, [r7, #8]
 80093ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	6a1b      	ldr	r3, [r3, #32]
 80093d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	6a1b      	ldr	r3, [r3, #32]
 80093d6:	f023 0201 	bic.w	r2, r3, #1
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	699b      	ldr	r3, [r3, #24]
 80093e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80093e4:	693b      	ldr	r3, [r7, #16]
 80093e6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80093ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	011b      	lsls	r3, r3, #4
 80093f0:	693a      	ldr	r2, [r7, #16]
 80093f2:	4313      	orrs	r3, r2
 80093f4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80093f6:	697b      	ldr	r3, [r7, #20]
 80093f8:	f023 030a 	bic.w	r3, r3, #10
 80093fc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80093fe:	697a      	ldr	r2, [r7, #20]
 8009400:	68bb      	ldr	r3, [r7, #8]
 8009402:	4313      	orrs	r3, r2
 8009404:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	693a      	ldr	r2, [r7, #16]
 800940a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	697a      	ldr	r2, [r7, #20]
 8009410:	621a      	str	r2, [r3, #32]
}
 8009412:	bf00      	nop
 8009414:	371c      	adds	r7, #28
 8009416:	46bd      	mov	sp, r7
 8009418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800941c:	4770      	bx	lr

0800941e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800941e:	b480      	push	{r7}
 8009420:	b087      	sub	sp, #28
 8009422:	af00      	add	r7, sp, #0
 8009424:	60f8      	str	r0, [r7, #12]
 8009426:	60b9      	str	r1, [r7, #8]
 8009428:	607a      	str	r2, [r7, #4]
 800942a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	6a1b      	ldr	r3, [r3, #32]
 8009430:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	6a1b      	ldr	r3, [r3, #32]
 8009436:	f023 0210 	bic.w	r2, r3, #16
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	699b      	ldr	r3, [r3, #24]
 8009442:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8009444:	693b      	ldr	r3, [r7, #16]
 8009446:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800944a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	021b      	lsls	r3, r3, #8
 8009450:	693a      	ldr	r2, [r7, #16]
 8009452:	4313      	orrs	r3, r2
 8009454:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009456:	693b      	ldr	r3, [r7, #16]
 8009458:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800945c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800945e:	683b      	ldr	r3, [r7, #0]
 8009460:	031b      	lsls	r3, r3, #12
 8009462:	b29b      	uxth	r3, r3
 8009464:	693a      	ldr	r2, [r7, #16]
 8009466:	4313      	orrs	r3, r2
 8009468:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800946a:	697b      	ldr	r3, [r7, #20]
 800946c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009470:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8009472:	68bb      	ldr	r3, [r7, #8]
 8009474:	011b      	lsls	r3, r3, #4
 8009476:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800947a:	697a      	ldr	r2, [r7, #20]
 800947c:	4313      	orrs	r3, r2
 800947e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	693a      	ldr	r2, [r7, #16]
 8009484:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	697a      	ldr	r2, [r7, #20]
 800948a:	621a      	str	r2, [r3, #32]
}
 800948c:	bf00      	nop
 800948e:	371c      	adds	r7, #28
 8009490:	46bd      	mov	sp, r7
 8009492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009496:	4770      	bx	lr

08009498 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009498:	b480      	push	{r7}
 800949a:	b087      	sub	sp, #28
 800949c:	af00      	add	r7, sp, #0
 800949e:	60f8      	str	r0, [r7, #12]
 80094a0:	60b9      	str	r1, [r7, #8]
 80094a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	6a1b      	ldr	r3, [r3, #32]
 80094a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	6a1b      	ldr	r3, [r3, #32]
 80094ae:	f023 0210 	bic.w	r2, r3, #16
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	699b      	ldr	r3, [r3, #24]
 80094ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80094bc:	693b      	ldr	r3, [r7, #16]
 80094be:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80094c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	031b      	lsls	r3, r3, #12
 80094c8:	693a      	ldr	r2, [r7, #16]
 80094ca:	4313      	orrs	r3, r2
 80094cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80094ce:	697b      	ldr	r3, [r7, #20]
 80094d0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80094d4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80094d6:	68bb      	ldr	r3, [r7, #8]
 80094d8:	011b      	lsls	r3, r3, #4
 80094da:	697a      	ldr	r2, [r7, #20]
 80094dc:	4313      	orrs	r3, r2
 80094de:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	693a      	ldr	r2, [r7, #16]
 80094e4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	697a      	ldr	r2, [r7, #20]
 80094ea:	621a      	str	r2, [r3, #32]
}
 80094ec:	bf00      	nop
 80094ee:	371c      	adds	r7, #28
 80094f0:	46bd      	mov	sp, r7
 80094f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094f6:	4770      	bx	lr

080094f8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80094f8:	b480      	push	{r7}
 80094fa:	b087      	sub	sp, #28
 80094fc:	af00      	add	r7, sp, #0
 80094fe:	60f8      	str	r0, [r7, #12]
 8009500:	60b9      	str	r1, [r7, #8]
 8009502:	607a      	str	r2, [r7, #4]
 8009504:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	6a1b      	ldr	r3, [r3, #32]
 800950a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	6a1b      	ldr	r3, [r3, #32]
 8009510:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	69db      	ldr	r3, [r3, #28]
 800951c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800951e:	693b      	ldr	r3, [r7, #16]
 8009520:	f023 0303 	bic.w	r3, r3, #3
 8009524:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8009526:	693a      	ldr	r2, [r7, #16]
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	4313      	orrs	r3, r2
 800952c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800952e:	693b      	ldr	r3, [r7, #16]
 8009530:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009534:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8009536:	683b      	ldr	r3, [r7, #0]
 8009538:	011b      	lsls	r3, r3, #4
 800953a:	b2db      	uxtb	r3, r3
 800953c:	693a      	ldr	r2, [r7, #16]
 800953e:	4313      	orrs	r3, r2
 8009540:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8009542:	697b      	ldr	r3, [r7, #20]
 8009544:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8009548:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800954a:	68bb      	ldr	r3, [r7, #8]
 800954c:	021b      	lsls	r3, r3, #8
 800954e:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8009552:	697a      	ldr	r2, [r7, #20]
 8009554:	4313      	orrs	r3, r2
 8009556:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	693a      	ldr	r2, [r7, #16]
 800955c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	697a      	ldr	r2, [r7, #20]
 8009562:	621a      	str	r2, [r3, #32]
}
 8009564:	bf00      	nop
 8009566:	371c      	adds	r7, #28
 8009568:	46bd      	mov	sp, r7
 800956a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800956e:	4770      	bx	lr

08009570 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009570:	b480      	push	{r7}
 8009572:	b087      	sub	sp, #28
 8009574:	af00      	add	r7, sp, #0
 8009576:	60f8      	str	r0, [r7, #12]
 8009578:	60b9      	str	r1, [r7, #8]
 800957a:	607a      	str	r2, [r7, #4]
 800957c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	6a1b      	ldr	r3, [r3, #32]
 8009582:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	6a1b      	ldr	r3, [r3, #32]
 8009588:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	69db      	ldr	r3, [r3, #28]
 8009594:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8009596:	693b      	ldr	r3, [r7, #16]
 8009598:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800959c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	021b      	lsls	r3, r3, #8
 80095a2:	693a      	ldr	r2, [r7, #16]
 80095a4:	4313      	orrs	r3, r2
 80095a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80095a8:	693b      	ldr	r3, [r7, #16]
 80095aa:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80095ae:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80095b0:	683b      	ldr	r3, [r7, #0]
 80095b2:	031b      	lsls	r3, r3, #12
 80095b4:	b29b      	uxth	r3, r3
 80095b6:	693a      	ldr	r2, [r7, #16]
 80095b8:	4313      	orrs	r3, r2
 80095ba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80095bc:	697b      	ldr	r3, [r7, #20]
 80095be:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 80095c2:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80095c4:	68bb      	ldr	r3, [r7, #8]
 80095c6:	031b      	lsls	r3, r3, #12
 80095c8:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 80095cc:	697a      	ldr	r2, [r7, #20]
 80095ce:	4313      	orrs	r3, r2
 80095d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	693a      	ldr	r2, [r7, #16]
 80095d6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	697a      	ldr	r2, [r7, #20]
 80095dc:	621a      	str	r2, [r3, #32]
}
 80095de:	bf00      	nop
 80095e0:	371c      	adds	r7, #28
 80095e2:	46bd      	mov	sp, r7
 80095e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e8:	4770      	bx	lr

080095ea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80095ea:	b480      	push	{r7}
 80095ec:	b085      	sub	sp, #20
 80095ee:	af00      	add	r7, sp, #0
 80095f0:	6078      	str	r0, [r7, #4]
 80095f2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	689b      	ldr	r3, [r3, #8]
 80095f8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009600:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009602:	683a      	ldr	r2, [r7, #0]
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	4313      	orrs	r3, r2
 8009608:	f043 0307 	orr.w	r3, r3, #7
 800960c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	68fa      	ldr	r2, [r7, #12]
 8009612:	609a      	str	r2, [r3, #8]
}
 8009614:	bf00      	nop
 8009616:	3714      	adds	r7, #20
 8009618:	46bd      	mov	sp, r7
 800961a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800961e:	4770      	bx	lr

08009620 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009620:	b480      	push	{r7}
 8009622:	b087      	sub	sp, #28
 8009624:	af00      	add	r7, sp, #0
 8009626:	60f8      	str	r0, [r7, #12]
 8009628:	60b9      	str	r1, [r7, #8]
 800962a:	607a      	str	r2, [r7, #4]
 800962c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	689b      	ldr	r3, [r3, #8]
 8009632:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009634:	697b      	ldr	r3, [r7, #20]
 8009636:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800963a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800963c:	683b      	ldr	r3, [r7, #0]
 800963e:	021a      	lsls	r2, r3, #8
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	431a      	orrs	r2, r3
 8009644:	68bb      	ldr	r3, [r7, #8]
 8009646:	4313      	orrs	r3, r2
 8009648:	697a      	ldr	r2, [r7, #20]
 800964a:	4313      	orrs	r3, r2
 800964c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	697a      	ldr	r2, [r7, #20]
 8009652:	609a      	str	r2, [r3, #8]
}
 8009654:	bf00      	nop
 8009656:	371c      	adds	r7, #28
 8009658:	46bd      	mov	sp, r7
 800965a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800965e:	4770      	bx	lr

08009660 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009660:	b480      	push	{r7}
 8009662:	b087      	sub	sp, #28
 8009664:	af00      	add	r7, sp, #0
 8009666:	60f8      	str	r0, [r7, #12]
 8009668:	60b9      	str	r1, [r7, #8]
 800966a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800966c:	68bb      	ldr	r3, [r7, #8]
 800966e:	f003 031f 	and.w	r3, r3, #31
 8009672:	2201      	movs	r2, #1
 8009674:	fa02 f303 	lsl.w	r3, r2, r3
 8009678:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	6a1a      	ldr	r2, [r3, #32]
 800967e:	697b      	ldr	r3, [r7, #20]
 8009680:	43db      	mvns	r3, r3
 8009682:	401a      	ands	r2, r3
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	6a1a      	ldr	r2, [r3, #32]
 800968c:	68bb      	ldr	r3, [r7, #8]
 800968e:	f003 031f 	and.w	r3, r3, #31
 8009692:	6879      	ldr	r1, [r7, #4]
 8009694:	fa01 f303 	lsl.w	r3, r1, r3
 8009698:	431a      	orrs	r2, r3
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	621a      	str	r2, [r3, #32]
}
 800969e:	bf00      	nop
 80096a0:	371c      	adds	r7, #28
 80096a2:	46bd      	mov	sp, r7
 80096a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a8:	4770      	bx	lr
	...

080096ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80096ac:	b480      	push	{r7}
 80096ae:	b085      	sub	sp, #20
 80096b0:	af00      	add	r7, sp, #0
 80096b2:	6078      	str	r0, [r7, #4]
 80096b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80096bc:	2b01      	cmp	r3, #1
 80096be:	d101      	bne.n	80096c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80096c0:	2302      	movs	r3, #2
 80096c2:	e050      	b.n	8009766 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	2201      	movs	r2, #1
 80096c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	2202      	movs	r2, #2
 80096d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	685b      	ldr	r3, [r3, #4]
 80096da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	689b      	ldr	r3, [r3, #8]
 80096e2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80096ea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80096ec:	683b      	ldr	r3, [r7, #0]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	68fa      	ldr	r2, [r7, #12]
 80096f2:	4313      	orrs	r3, r2
 80096f4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	68fa      	ldr	r2, [r7, #12]
 80096fc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	4a1c      	ldr	r2, [pc, #112]	@ (8009774 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8009704:	4293      	cmp	r3, r2
 8009706:	d018      	beq.n	800973a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009710:	d013      	beq.n	800973a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	4a18      	ldr	r2, [pc, #96]	@ (8009778 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8009718:	4293      	cmp	r3, r2
 800971a:	d00e      	beq.n	800973a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	4a16      	ldr	r2, [pc, #88]	@ (800977c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8009722:	4293      	cmp	r3, r2
 8009724:	d009      	beq.n	800973a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	4a15      	ldr	r2, [pc, #84]	@ (8009780 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800972c:	4293      	cmp	r3, r2
 800972e:	d004      	beq.n	800973a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	4a13      	ldr	r2, [pc, #76]	@ (8009784 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8009736:	4293      	cmp	r3, r2
 8009738:	d10c      	bne.n	8009754 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800973a:	68bb      	ldr	r3, [r7, #8]
 800973c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009740:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009742:	683b      	ldr	r3, [r7, #0]
 8009744:	685b      	ldr	r3, [r3, #4]
 8009746:	68ba      	ldr	r2, [r7, #8]
 8009748:	4313      	orrs	r3, r2
 800974a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	68ba      	ldr	r2, [r7, #8]
 8009752:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	2201      	movs	r2, #1
 8009758:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	2200      	movs	r2, #0
 8009760:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009764:	2300      	movs	r3, #0
}
 8009766:	4618      	mov	r0, r3
 8009768:	3714      	adds	r7, #20
 800976a:	46bd      	mov	sp, r7
 800976c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009770:	4770      	bx	lr
 8009772:	bf00      	nop
 8009774:	40010000 	.word	0x40010000
 8009778:	40000400 	.word	0x40000400
 800977c:	40000800 	.word	0x40000800
 8009780:	40000c00 	.word	0x40000c00
 8009784:	40014000 	.word	0x40014000

08009788 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009788:	b480      	push	{r7}
 800978a:	b085      	sub	sp, #20
 800978c:	af00      	add	r7, sp, #0
 800978e:	6078      	str	r0, [r7, #4]
 8009790:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009792:	2300      	movs	r3, #0
 8009794:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800979c:	2b01      	cmp	r3, #1
 800979e:	d101      	bne.n	80097a4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80097a0:	2302      	movs	r3, #2
 80097a2:	e03d      	b.n	8009820 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	2201      	movs	r2, #1
 80097a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80097b2:	683b      	ldr	r3, [r7, #0]
 80097b4:	68db      	ldr	r3, [r3, #12]
 80097b6:	4313      	orrs	r3, r2
 80097b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80097c0:	683b      	ldr	r3, [r7, #0]
 80097c2:	689b      	ldr	r3, [r3, #8]
 80097c4:	4313      	orrs	r3, r2
 80097c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80097ce:	683b      	ldr	r3, [r7, #0]
 80097d0:	685b      	ldr	r3, [r3, #4]
 80097d2:	4313      	orrs	r3, r2
 80097d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80097dc:	683b      	ldr	r3, [r7, #0]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	4313      	orrs	r3, r2
 80097e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80097ea:	683b      	ldr	r3, [r7, #0]
 80097ec:	691b      	ldr	r3, [r3, #16]
 80097ee:	4313      	orrs	r3, r2
 80097f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80097f8:	683b      	ldr	r3, [r7, #0]
 80097fa:	695b      	ldr	r3, [r3, #20]
 80097fc:	4313      	orrs	r3, r2
 80097fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8009806:	683b      	ldr	r3, [r7, #0]
 8009808:	69db      	ldr	r3, [r3, #28]
 800980a:	4313      	orrs	r3, r2
 800980c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	68fa      	ldr	r2, [r7, #12]
 8009814:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	2200      	movs	r2, #0
 800981a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800981e:	2300      	movs	r3, #0
}
 8009820:	4618      	mov	r0, r3
 8009822:	3714      	adds	r7, #20
 8009824:	46bd      	mov	sp, r7
 8009826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800982a:	4770      	bx	lr

0800982c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800982c:	b480      	push	{r7}
 800982e:	b083      	sub	sp, #12
 8009830:	af00      	add	r7, sp, #0
 8009832:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009834:	bf00      	nop
 8009836:	370c      	adds	r7, #12
 8009838:	46bd      	mov	sp, r7
 800983a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800983e:	4770      	bx	lr

08009840 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009840:	b480      	push	{r7}
 8009842:	b083      	sub	sp, #12
 8009844:	af00      	add	r7, sp, #0
 8009846:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009848:	bf00      	nop
 800984a:	370c      	adds	r7, #12
 800984c:	46bd      	mov	sp, r7
 800984e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009852:	4770      	bx	lr

08009854 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009854:	b580      	push	{r7, lr}
 8009856:	b082      	sub	sp, #8
 8009858:	af00      	add	r7, sp, #0
 800985a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	2b00      	cmp	r3, #0
 8009860:	d101      	bne.n	8009866 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009862:	2301      	movs	r3, #1
 8009864:	e042      	b.n	80098ec <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800986c:	b2db      	uxtb	r3, r3
 800986e:	2b00      	cmp	r3, #0
 8009870:	d106      	bne.n	8009880 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	2200      	movs	r2, #0
 8009876:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800987a:	6878      	ldr	r0, [r7, #4]
 800987c:	f7fb fa46 	bl	8004d0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	2224      	movs	r2, #36	@ 0x24
 8009884:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	68da      	ldr	r2, [r3, #12]
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009896:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009898:	6878      	ldr	r0, [r7, #4]
 800989a:	f001 f871 	bl	800a980 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	691a      	ldr	r2, [r3, #16]
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80098ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	695a      	ldr	r2, [r3, #20]
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80098bc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	68da      	ldr	r2, [r3, #12]
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80098cc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	2200      	movs	r2, #0
 80098d2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	2220      	movs	r2, #32
 80098d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	2220      	movs	r2, #32
 80098e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	2200      	movs	r2, #0
 80098e8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80098ea:	2300      	movs	r3, #0
}
 80098ec:	4618      	mov	r0, r3
 80098ee:	3708      	adds	r7, #8
 80098f0:	46bd      	mov	sp, r7
 80098f2:	bd80      	pop	{r7, pc}

080098f4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80098f4:	b580      	push	{r7, lr}
 80098f6:	b08a      	sub	sp, #40	@ 0x28
 80098f8:	af02      	add	r7, sp, #8
 80098fa:	60f8      	str	r0, [r7, #12]
 80098fc:	60b9      	str	r1, [r7, #8]
 80098fe:	603b      	str	r3, [r7, #0]
 8009900:	4613      	mov	r3, r2
 8009902:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009904:	2300      	movs	r3, #0
 8009906:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800990e:	b2db      	uxtb	r3, r3
 8009910:	2b20      	cmp	r3, #32
 8009912:	d175      	bne.n	8009a00 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8009914:	68bb      	ldr	r3, [r7, #8]
 8009916:	2b00      	cmp	r3, #0
 8009918:	d002      	beq.n	8009920 <HAL_UART_Transmit+0x2c>
 800991a:	88fb      	ldrh	r3, [r7, #6]
 800991c:	2b00      	cmp	r3, #0
 800991e:	d101      	bne.n	8009924 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8009920:	2301      	movs	r3, #1
 8009922:	e06e      	b.n	8009a02 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	2200      	movs	r2, #0
 8009928:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	2221      	movs	r2, #33	@ 0x21
 800992e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009932:	f7fb fb5f 	bl	8004ff4 <HAL_GetTick>
 8009936:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	88fa      	ldrh	r2, [r7, #6]
 800993c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	88fa      	ldrh	r2, [r7, #6]
 8009942:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	689b      	ldr	r3, [r3, #8]
 8009948:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800994c:	d108      	bne.n	8009960 <HAL_UART_Transmit+0x6c>
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	691b      	ldr	r3, [r3, #16]
 8009952:	2b00      	cmp	r3, #0
 8009954:	d104      	bne.n	8009960 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009956:	2300      	movs	r3, #0
 8009958:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800995a:	68bb      	ldr	r3, [r7, #8]
 800995c:	61bb      	str	r3, [r7, #24]
 800995e:	e003      	b.n	8009968 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009960:	68bb      	ldr	r3, [r7, #8]
 8009962:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009964:	2300      	movs	r3, #0
 8009966:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009968:	e02e      	b.n	80099c8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800996a:	683b      	ldr	r3, [r7, #0]
 800996c:	9300      	str	r3, [sp, #0]
 800996e:	697b      	ldr	r3, [r7, #20]
 8009970:	2200      	movs	r2, #0
 8009972:	2180      	movs	r1, #128	@ 0x80
 8009974:	68f8      	ldr	r0, [r7, #12]
 8009976:	f000 fd41 	bl	800a3fc <UART_WaitOnFlagUntilTimeout>
 800997a:	4603      	mov	r3, r0
 800997c:	2b00      	cmp	r3, #0
 800997e:	d005      	beq.n	800998c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	2220      	movs	r2, #32
 8009984:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8009988:	2303      	movs	r3, #3
 800998a:	e03a      	b.n	8009a02 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800998c:	69fb      	ldr	r3, [r7, #28]
 800998e:	2b00      	cmp	r3, #0
 8009990:	d10b      	bne.n	80099aa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009992:	69bb      	ldr	r3, [r7, #24]
 8009994:	881b      	ldrh	r3, [r3, #0]
 8009996:	461a      	mov	r2, r3
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80099a0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80099a2:	69bb      	ldr	r3, [r7, #24]
 80099a4:	3302      	adds	r3, #2
 80099a6:	61bb      	str	r3, [r7, #24]
 80099a8:	e007      	b.n	80099ba <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80099aa:	69fb      	ldr	r3, [r7, #28]
 80099ac:	781a      	ldrb	r2, [r3, #0]
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80099b4:	69fb      	ldr	r3, [r7, #28]
 80099b6:	3301      	adds	r3, #1
 80099b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80099be:	b29b      	uxth	r3, r3
 80099c0:	3b01      	subs	r3, #1
 80099c2:	b29a      	uxth	r2, r3
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80099cc:	b29b      	uxth	r3, r3
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d1cb      	bne.n	800996a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80099d2:	683b      	ldr	r3, [r7, #0]
 80099d4:	9300      	str	r3, [sp, #0]
 80099d6:	697b      	ldr	r3, [r7, #20]
 80099d8:	2200      	movs	r2, #0
 80099da:	2140      	movs	r1, #64	@ 0x40
 80099dc:	68f8      	ldr	r0, [r7, #12]
 80099de:	f000 fd0d 	bl	800a3fc <UART_WaitOnFlagUntilTimeout>
 80099e2:	4603      	mov	r3, r0
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d005      	beq.n	80099f4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	2220      	movs	r2, #32
 80099ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80099f0:	2303      	movs	r3, #3
 80099f2:	e006      	b.n	8009a02 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	2220      	movs	r2, #32
 80099f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80099fc:	2300      	movs	r3, #0
 80099fe:	e000      	b.n	8009a02 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8009a00:	2302      	movs	r3, #2
  }
}
 8009a02:	4618      	mov	r0, r3
 8009a04:	3720      	adds	r7, #32
 8009a06:	46bd      	mov	sp, r7
 8009a08:	bd80      	pop	{r7, pc}

08009a0a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009a0a:	b580      	push	{r7, lr}
 8009a0c:	b08a      	sub	sp, #40	@ 0x28
 8009a0e:	af02      	add	r7, sp, #8
 8009a10:	60f8      	str	r0, [r7, #12]
 8009a12:	60b9      	str	r1, [r7, #8]
 8009a14:	603b      	str	r3, [r7, #0]
 8009a16:	4613      	mov	r3, r2
 8009a18:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009a1a:	2300      	movs	r3, #0
 8009a1c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009a24:	b2db      	uxtb	r3, r3
 8009a26:	2b20      	cmp	r3, #32
 8009a28:	f040 8081 	bne.w	8009b2e <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8009a2c:	68bb      	ldr	r3, [r7, #8]
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d002      	beq.n	8009a38 <HAL_UART_Receive+0x2e>
 8009a32:	88fb      	ldrh	r3, [r7, #6]
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d101      	bne.n	8009a3c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8009a38:	2301      	movs	r3, #1
 8009a3a:	e079      	b.n	8009b30 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	2200      	movs	r2, #0
 8009a40:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	2222      	movs	r2, #34	@ 0x22
 8009a46:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	2200      	movs	r2, #0
 8009a4e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009a50:	f7fb fad0 	bl	8004ff4 <HAL_GetTick>
 8009a54:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	88fa      	ldrh	r2, [r7, #6]
 8009a5a:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	88fa      	ldrh	r2, [r7, #6]
 8009a60:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	689b      	ldr	r3, [r3, #8]
 8009a66:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009a6a:	d108      	bne.n	8009a7e <HAL_UART_Receive+0x74>
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	691b      	ldr	r3, [r3, #16]
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d104      	bne.n	8009a7e <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8009a74:	2300      	movs	r3, #0
 8009a76:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8009a78:	68bb      	ldr	r3, [r7, #8]
 8009a7a:	61bb      	str	r3, [r7, #24]
 8009a7c:	e003      	b.n	8009a86 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8009a7e:	68bb      	ldr	r3, [r7, #8]
 8009a80:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009a82:	2300      	movs	r3, #0
 8009a84:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8009a86:	e047      	b.n	8009b18 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8009a88:	683b      	ldr	r3, [r7, #0]
 8009a8a:	9300      	str	r3, [sp, #0]
 8009a8c:	697b      	ldr	r3, [r7, #20]
 8009a8e:	2200      	movs	r2, #0
 8009a90:	2120      	movs	r1, #32
 8009a92:	68f8      	ldr	r0, [r7, #12]
 8009a94:	f000 fcb2 	bl	800a3fc <UART_WaitOnFlagUntilTimeout>
 8009a98:	4603      	mov	r3, r0
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d005      	beq.n	8009aaa <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	2220      	movs	r2, #32
 8009aa2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8009aa6:	2303      	movs	r3, #3
 8009aa8:	e042      	b.n	8009b30 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8009aaa:	69fb      	ldr	r3, [r7, #28]
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d10c      	bne.n	8009aca <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	685b      	ldr	r3, [r3, #4]
 8009ab6:	b29b      	uxth	r3, r3
 8009ab8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009abc:	b29a      	uxth	r2, r3
 8009abe:	69bb      	ldr	r3, [r7, #24]
 8009ac0:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8009ac2:	69bb      	ldr	r3, [r7, #24]
 8009ac4:	3302      	adds	r3, #2
 8009ac6:	61bb      	str	r3, [r7, #24]
 8009ac8:	e01f      	b.n	8009b0a <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	689b      	ldr	r3, [r3, #8]
 8009ace:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009ad2:	d007      	beq.n	8009ae4 <HAL_UART_Receive+0xda>
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	689b      	ldr	r3, [r3, #8]
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d10a      	bne.n	8009af2 <HAL_UART_Receive+0xe8>
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	691b      	ldr	r3, [r3, #16]
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d106      	bne.n	8009af2 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	685b      	ldr	r3, [r3, #4]
 8009aea:	b2da      	uxtb	r2, r3
 8009aec:	69fb      	ldr	r3, [r7, #28]
 8009aee:	701a      	strb	r2, [r3, #0]
 8009af0:	e008      	b.n	8009b04 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	685b      	ldr	r3, [r3, #4]
 8009af8:	b2db      	uxtb	r3, r3
 8009afa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009afe:	b2da      	uxtb	r2, r3
 8009b00:	69fb      	ldr	r3, [r7, #28]
 8009b02:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8009b04:	69fb      	ldr	r3, [r7, #28]
 8009b06:	3301      	adds	r3, #1
 8009b08:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009b0e:	b29b      	uxth	r3, r3
 8009b10:	3b01      	subs	r3, #1
 8009b12:	b29a      	uxth	r2, r3
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009b1c:	b29b      	uxth	r3, r3
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d1b2      	bne.n	8009a88 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	2220      	movs	r2, #32
 8009b26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8009b2a:	2300      	movs	r3, #0
 8009b2c:	e000      	b.n	8009b30 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8009b2e:	2302      	movs	r3, #2
  }
}
 8009b30:	4618      	mov	r0, r3
 8009b32:	3720      	adds	r7, #32
 8009b34:	46bd      	mov	sp, r7
 8009b36:	bd80      	pop	{r7, pc}

08009b38 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009b38:	b580      	push	{r7, lr}
 8009b3a:	b084      	sub	sp, #16
 8009b3c:	af00      	add	r7, sp, #0
 8009b3e:	60f8      	str	r0, [r7, #12]
 8009b40:	60b9      	str	r1, [r7, #8]
 8009b42:	4613      	mov	r3, r2
 8009b44:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009b4c:	b2db      	uxtb	r3, r3
 8009b4e:	2b20      	cmp	r3, #32
 8009b50:	d112      	bne.n	8009b78 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8009b52:	68bb      	ldr	r3, [r7, #8]
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d002      	beq.n	8009b5e <HAL_UART_Receive_DMA+0x26>
 8009b58:	88fb      	ldrh	r3, [r7, #6]
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d101      	bne.n	8009b62 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8009b5e:	2301      	movs	r3, #1
 8009b60:	e00b      	b.n	8009b7a <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	2200      	movs	r2, #0
 8009b66:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8009b68:	88fb      	ldrh	r3, [r7, #6]
 8009b6a:	461a      	mov	r2, r3
 8009b6c:	68b9      	ldr	r1, [r7, #8]
 8009b6e:	68f8      	ldr	r0, [r7, #12]
 8009b70:	f000 fc9e 	bl	800a4b0 <UART_Start_Receive_DMA>
 8009b74:	4603      	mov	r3, r0
 8009b76:	e000      	b.n	8009b7a <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8009b78:	2302      	movs	r3, #2
  }
}
 8009b7a:	4618      	mov	r0, r3
 8009b7c:	3710      	adds	r7, #16
 8009b7e:	46bd      	mov	sp, r7
 8009b80:	bd80      	pop	{r7, pc}

08009b82 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8009b82:	b580      	push	{r7, lr}
 8009b84:	b090      	sub	sp, #64	@ 0x40
 8009b86:	af00      	add	r7, sp, #0
 8009b88:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8009b8a:	2300      	movs	r3, #0
 8009b8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	695b      	ldr	r3, [r3, #20]
 8009b94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009b98:	2b80      	cmp	r3, #128	@ 0x80
 8009b9a:	bf0c      	ite	eq
 8009b9c:	2301      	moveq	r3, #1
 8009b9e:	2300      	movne	r3, #0
 8009ba0:	b2db      	uxtb	r3, r3
 8009ba2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009baa:	b2db      	uxtb	r3, r3
 8009bac:	2b21      	cmp	r3, #33	@ 0x21
 8009bae:	d128      	bne.n	8009c02 <HAL_UART_DMAStop+0x80>
 8009bb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d025      	beq.n	8009c02 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	3314      	adds	r3, #20
 8009bbc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bc0:	e853 3f00 	ldrex	r3, [r3]
 8009bc4:	623b      	str	r3, [r7, #32]
   return(result);
 8009bc6:	6a3b      	ldr	r3, [r7, #32]
 8009bc8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009bcc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	3314      	adds	r3, #20
 8009bd4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009bd6:	633a      	str	r2, [r7, #48]	@ 0x30
 8009bd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bda:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009bdc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009bde:	e841 2300 	strex	r3, r2, [r1]
 8009be2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009be4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d1e5      	bne.n	8009bb6 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d004      	beq.n	8009bfc <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bf6:	4618      	mov	r0, r3
 8009bf8:	f7fb fbf0 	bl	80053dc <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8009bfc:	6878      	ldr	r0, [r7, #4]
 8009bfe:	f000 fcfd 	bl	800a5fc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	695b      	ldr	r3, [r3, #20]
 8009c08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009c0c:	2b40      	cmp	r3, #64	@ 0x40
 8009c0e:	bf0c      	ite	eq
 8009c10:	2301      	moveq	r3, #1
 8009c12:	2300      	movne	r3, #0
 8009c14:	b2db      	uxtb	r3, r3
 8009c16:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009c1e:	b2db      	uxtb	r3, r3
 8009c20:	2b22      	cmp	r3, #34	@ 0x22
 8009c22:	d128      	bne.n	8009c76 <HAL_UART_DMAStop+0xf4>
 8009c24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d025      	beq.n	8009c76 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	3314      	adds	r3, #20
 8009c30:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c32:	693b      	ldr	r3, [r7, #16]
 8009c34:	e853 3f00 	ldrex	r3, [r3]
 8009c38:	60fb      	str	r3, [r7, #12]
   return(result);
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009c40:	637b      	str	r3, [r7, #52]	@ 0x34
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	3314      	adds	r3, #20
 8009c48:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009c4a:	61fa      	str	r2, [r7, #28]
 8009c4c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c4e:	69b9      	ldr	r1, [r7, #24]
 8009c50:	69fa      	ldr	r2, [r7, #28]
 8009c52:	e841 2300 	strex	r3, r2, [r1]
 8009c56:	617b      	str	r3, [r7, #20]
   return(result);
 8009c58:	697b      	ldr	r3, [r7, #20]
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d1e5      	bne.n	8009c2a <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d004      	beq.n	8009c70 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009c6a:	4618      	mov	r0, r3
 8009c6c:	f7fb fbb6 	bl	80053dc <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8009c70:	6878      	ldr	r0, [r7, #4]
 8009c72:	f000 fceb 	bl	800a64c <UART_EndRxTransfer>
  }

  return HAL_OK;
 8009c76:	2300      	movs	r3, #0
}
 8009c78:	4618      	mov	r0, r3
 8009c7a:	3740      	adds	r7, #64	@ 0x40
 8009c7c:	46bd      	mov	sp, r7
 8009c7e:	bd80      	pop	{r7, pc}

08009c80 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009c80:	b580      	push	{r7, lr}
 8009c82:	b0ba      	sub	sp, #232	@ 0xe8
 8009c84:	af00      	add	r7, sp, #0
 8009c86:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	68db      	ldr	r3, [r3, #12]
 8009c98:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	695b      	ldr	r3, [r3, #20]
 8009ca2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8009ca6:	2300      	movs	r3, #0
 8009ca8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8009cac:	2300      	movs	r3, #0
 8009cae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009cb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009cb6:	f003 030f 	and.w	r3, r3, #15
 8009cba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8009cbe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d10f      	bne.n	8009ce6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009cc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009cca:	f003 0320 	and.w	r3, r3, #32
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d009      	beq.n	8009ce6 <HAL_UART_IRQHandler+0x66>
 8009cd2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009cd6:	f003 0320 	and.w	r3, r3, #32
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d003      	beq.n	8009ce6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8009cde:	6878      	ldr	r0, [r7, #4]
 8009ce0:	f000 fd90 	bl	800a804 <UART_Receive_IT>
      return;
 8009ce4:	e273      	b.n	800a1ce <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009ce6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	f000 80de 	beq.w	8009eac <HAL_UART_IRQHandler+0x22c>
 8009cf0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009cf4:	f003 0301 	and.w	r3, r3, #1
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d106      	bne.n	8009d0a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009cfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009d00:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	f000 80d1 	beq.w	8009eac <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009d0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009d0e:	f003 0301 	and.w	r3, r3, #1
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d00b      	beq.n	8009d2e <HAL_UART_IRQHandler+0xae>
 8009d16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009d1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d005      	beq.n	8009d2e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d26:	f043 0201 	orr.w	r2, r3, #1
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009d2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009d32:	f003 0304 	and.w	r3, r3, #4
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d00b      	beq.n	8009d52 <HAL_UART_IRQHandler+0xd2>
 8009d3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009d3e:	f003 0301 	and.w	r3, r3, #1
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d005      	beq.n	8009d52 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d4a:	f043 0202 	orr.w	r2, r3, #2
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009d52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009d56:	f003 0302 	and.w	r3, r3, #2
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d00b      	beq.n	8009d76 <HAL_UART_IRQHandler+0xf6>
 8009d5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009d62:	f003 0301 	and.w	r3, r3, #1
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d005      	beq.n	8009d76 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d6e:	f043 0204 	orr.w	r2, r3, #4
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8009d76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009d7a:	f003 0308 	and.w	r3, r3, #8
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d011      	beq.n	8009da6 <HAL_UART_IRQHandler+0x126>
 8009d82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009d86:	f003 0320 	and.w	r3, r3, #32
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d105      	bne.n	8009d9a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009d8e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009d92:	f003 0301 	and.w	r3, r3, #1
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d005      	beq.n	8009da6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d9e:	f043 0208 	orr.w	r2, r3, #8
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	f000 820a 	beq.w	800a1c4 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009db0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009db4:	f003 0320 	and.w	r3, r3, #32
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d008      	beq.n	8009dce <HAL_UART_IRQHandler+0x14e>
 8009dbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009dc0:	f003 0320 	and.w	r3, r3, #32
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d002      	beq.n	8009dce <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009dc8:	6878      	ldr	r0, [r7, #4]
 8009dca:	f000 fd1b 	bl	800a804 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	695b      	ldr	r3, [r3, #20]
 8009dd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009dd8:	2b40      	cmp	r3, #64	@ 0x40
 8009dda:	bf0c      	ite	eq
 8009ddc:	2301      	moveq	r3, #1
 8009dde:	2300      	movne	r3, #0
 8009de0:	b2db      	uxtb	r3, r3
 8009de2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009dea:	f003 0308 	and.w	r3, r3, #8
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d103      	bne.n	8009dfa <HAL_UART_IRQHandler+0x17a>
 8009df2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d04f      	beq.n	8009e9a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009dfa:	6878      	ldr	r0, [r7, #4]
 8009dfc:	f000 fc26 	bl	800a64c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	695b      	ldr	r3, [r3, #20]
 8009e06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e0a:	2b40      	cmp	r3, #64	@ 0x40
 8009e0c:	d141      	bne.n	8009e92 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	3314      	adds	r3, #20
 8009e14:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e18:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009e1c:	e853 3f00 	ldrex	r3, [r3]
 8009e20:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009e24:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009e28:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009e2c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	3314      	adds	r3, #20
 8009e36:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009e3a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009e3e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e42:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009e46:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009e4a:	e841 2300 	strex	r3, r2, [r1]
 8009e4e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009e52:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d1d9      	bne.n	8009e0e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d013      	beq.n	8009e8a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e66:	4a8a      	ldr	r2, [pc, #552]	@ (800a090 <HAL_UART_IRQHandler+0x410>)
 8009e68:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e6e:	4618      	mov	r0, r3
 8009e70:	f7fb fb24 	bl	80054bc <HAL_DMA_Abort_IT>
 8009e74:	4603      	mov	r3, r0
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d016      	beq.n	8009ea8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e80:	687a      	ldr	r2, [r7, #4]
 8009e82:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8009e84:	4610      	mov	r0, r2
 8009e86:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e88:	e00e      	b.n	8009ea8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009e8a:	6878      	ldr	r0, [r7, #4]
 8009e8c:	f7fa fa37 	bl	80042fe <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e90:	e00a      	b.n	8009ea8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009e92:	6878      	ldr	r0, [r7, #4]
 8009e94:	f7fa fa33 	bl	80042fe <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e98:	e006      	b.n	8009ea8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009e9a:	6878      	ldr	r0, [r7, #4]
 8009e9c:	f7fa fa2f 	bl	80042fe <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	2200      	movs	r2, #0
 8009ea4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8009ea6:	e18d      	b.n	800a1c4 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009ea8:	bf00      	nop
    return;
 8009eaa:	e18b      	b.n	800a1c4 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009eb0:	2b01      	cmp	r3, #1
 8009eb2:	f040 8167 	bne.w	800a184 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009eb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009eba:	f003 0310 	and.w	r3, r3, #16
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	f000 8160 	beq.w	800a184 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8009ec4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009ec8:	f003 0310 	and.w	r3, r3, #16
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	f000 8159 	beq.w	800a184 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009ed2:	2300      	movs	r3, #0
 8009ed4:	60bb      	str	r3, [r7, #8]
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	60bb      	str	r3, [r7, #8]
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	685b      	ldr	r3, [r3, #4]
 8009ee4:	60bb      	str	r3, [r7, #8]
 8009ee6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	695b      	ldr	r3, [r3, #20]
 8009eee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ef2:	2b40      	cmp	r3, #64	@ 0x40
 8009ef4:	f040 80ce 	bne.w	800a094 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	685b      	ldr	r3, [r3, #4]
 8009f00:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009f04:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	f000 80a9 	beq.w	800a060 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009f12:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009f16:	429a      	cmp	r2, r3
 8009f18:	f080 80a2 	bcs.w	800a060 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009f22:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f28:	69db      	ldr	r3, [r3, #28]
 8009f2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009f2e:	f000 8088 	beq.w	800a042 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	330c      	adds	r3, #12
 8009f38:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f3c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009f40:	e853 3f00 	ldrex	r3, [r3]
 8009f44:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009f48:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009f4c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009f50:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	330c      	adds	r3, #12
 8009f5a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8009f5e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009f62:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f66:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009f6a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009f6e:	e841 2300 	strex	r3, r2, [r1]
 8009f72:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8009f76:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d1d9      	bne.n	8009f32 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	3314      	adds	r3, #20
 8009f84:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f86:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009f88:	e853 3f00 	ldrex	r3, [r3]
 8009f8c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009f8e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009f90:	f023 0301 	bic.w	r3, r3, #1
 8009f94:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	3314      	adds	r3, #20
 8009f9e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009fa2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009fa6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fa8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009faa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009fae:	e841 2300 	strex	r3, r2, [r1]
 8009fb2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009fb4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d1e1      	bne.n	8009f7e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	3314      	adds	r3, #20
 8009fc0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fc2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009fc4:	e853 3f00 	ldrex	r3, [r3]
 8009fc8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009fca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009fcc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009fd0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	3314      	adds	r3, #20
 8009fda:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009fde:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009fe0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fe2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009fe4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009fe6:	e841 2300 	strex	r3, r2, [r1]
 8009fea:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009fec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d1e3      	bne.n	8009fba <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	2220      	movs	r2, #32
 8009ff6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	2200      	movs	r2, #0
 8009ffe:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	330c      	adds	r3, #12
 800a006:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a008:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a00a:	e853 3f00 	ldrex	r3, [r3]
 800a00e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a010:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a012:	f023 0310 	bic.w	r3, r3, #16
 800a016:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	330c      	adds	r3, #12
 800a020:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800a024:	65ba      	str	r2, [r7, #88]	@ 0x58
 800a026:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a028:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a02a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a02c:	e841 2300 	strex	r3, r2, [r1]
 800a030:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a032:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a034:	2b00      	cmp	r3, #0
 800a036:	d1e3      	bne.n	800a000 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a03c:	4618      	mov	r0, r3
 800a03e:	f7fb f9cd 	bl	80053dc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	2202      	movs	r2, #2
 800a046:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a050:	b29b      	uxth	r3, r3
 800a052:	1ad3      	subs	r3, r2, r3
 800a054:	b29b      	uxth	r3, r3
 800a056:	4619      	mov	r1, r3
 800a058:	6878      	ldr	r0, [r7, #4]
 800a05a:	f000 f8c5 	bl	800a1e8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800a05e:	e0b3      	b.n	800a1c8 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a064:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a068:	429a      	cmp	r2, r3
 800a06a:	f040 80ad 	bne.w	800a1c8 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a072:	69db      	ldr	r3, [r3, #28]
 800a074:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a078:	f040 80a6 	bne.w	800a1c8 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	2202      	movs	r2, #2
 800a080:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a086:	4619      	mov	r1, r3
 800a088:	6878      	ldr	r0, [r7, #4]
 800a08a:	f000 f8ad 	bl	800a1e8 <HAL_UARTEx_RxEventCallback>
      return;
 800a08e:	e09b      	b.n	800a1c8 <HAL_UART_IRQHandler+0x548>
 800a090:	0800a713 	.word	0x0800a713
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a09c:	b29b      	uxth	r3, r3
 800a09e:	1ad3      	subs	r3, r2, r3
 800a0a0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a0a8:	b29b      	uxth	r3, r3
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	f000 808e 	beq.w	800a1cc <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800a0b0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	f000 8089 	beq.w	800a1cc <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	330c      	adds	r3, #12
 800a0c0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0c4:	e853 3f00 	ldrex	r3, [r3]
 800a0c8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a0ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a0cc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a0d0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	330c      	adds	r3, #12
 800a0da:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800a0de:	647a      	str	r2, [r7, #68]	@ 0x44
 800a0e0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0e2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a0e4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a0e6:	e841 2300 	strex	r3, r2, [r1]
 800a0ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a0ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d1e3      	bne.n	800a0ba <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	3314      	adds	r3, #20
 800a0f8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0fc:	e853 3f00 	ldrex	r3, [r3]
 800a100:	623b      	str	r3, [r7, #32]
   return(result);
 800a102:	6a3b      	ldr	r3, [r7, #32]
 800a104:	f023 0301 	bic.w	r3, r3, #1
 800a108:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	3314      	adds	r3, #20
 800a112:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800a116:	633a      	str	r2, [r7, #48]	@ 0x30
 800a118:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a11a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a11c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a11e:	e841 2300 	strex	r3, r2, [r1]
 800a122:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a124:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a126:	2b00      	cmp	r3, #0
 800a128:	d1e3      	bne.n	800a0f2 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	2220      	movs	r2, #32
 800a12e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	2200      	movs	r2, #0
 800a136:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	330c      	adds	r3, #12
 800a13e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a140:	693b      	ldr	r3, [r7, #16]
 800a142:	e853 3f00 	ldrex	r3, [r3]
 800a146:	60fb      	str	r3, [r7, #12]
   return(result);
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	f023 0310 	bic.w	r3, r3, #16
 800a14e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	330c      	adds	r3, #12
 800a158:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800a15c:	61fa      	str	r2, [r7, #28]
 800a15e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a160:	69b9      	ldr	r1, [r7, #24]
 800a162:	69fa      	ldr	r2, [r7, #28]
 800a164:	e841 2300 	strex	r3, r2, [r1]
 800a168:	617b      	str	r3, [r7, #20]
   return(result);
 800a16a:	697b      	ldr	r3, [r7, #20]
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d1e3      	bne.n	800a138 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	2202      	movs	r2, #2
 800a174:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a176:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a17a:	4619      	mov	r1, r3
 800a17c:	6878      	ldr	r0, [r7, #4]
 800a17e:	f000 f833 	bl	800a1e8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a182:	e023      	b.n	800a1cc <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a184:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a188:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d009      	beq.n	800a1a4 <HAL_UART_IRQHandler+0x524>
 800a190:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a194:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d003      	beq.n	800a1a4 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800a19c:	6878      	ldr	r0, [r7, #4]
 800a19e:	f000 fac9 	bl	800a734 <UART_Transmit_IT>
    return;
 800a1a2:	e014      	b.n	800a1ce <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a1a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a1a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d00e      	beq.n	800a1ce <HAL_UART_IRQHandler+0x54e>
 800a1b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a1b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d008      	beq.n	800a1ce <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800a1bc:	6878      	ldr	r0, [r7, #4]
 800a1be:	f000 fb09 	bl	800a7d4 <UART_EndTransmit_IT>
    return;
 800a1c2:	e004      	b.n	800a1ce <HAL_UART_IRQHandler+0x54e>
    return;
 800a1c4:	bf00      	nop
 800a1c6:	e002      	b.n	800a1ce <HAL_UART_IRQHandler+0x54e>
      return;
 800a1c8:	bf00      	nop
 800a1ca:	e000      	b.n	800a1ce <HAL_UART_IRQHandler+0x54e>
      return;
 800a1cc:	bf00      	nop
  }
}
 800a1ce:	37e8      	adds	r7, #232	@ 0xe8
 800a1d0:	46bd      	mov	sp, r7
 800a1d2:	bd80      	pop	{r7, pc}

0800a1d4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a1d4:	b480      	push	{r7}
 800a1d6:	b083      	sub	sp, #12
 800a1d8:	af00      	add	r7, sp, #0
 800a1da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a1dc:	bf00      	nop
 800a1de:	370c      	adds	r7, #12
 800a1e0:	46bd      	mov	sp, r7
 800a1e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e6:	4770      	bx	lr

0800a1e8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a1e8:	b480      	push	{r7}
 800a1ea:	b083      	sub	sp, #12
 800a1ec:	af00      	add	r7, sp, #0
 800a1ee:	6078      	str	r0, [r7, #4]
 800a1f0:	460b      	mov	r3, r1
 800a1f2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a1f4:	bf00      	nop
 800a1f6:	370c      	adds	r7, #12
 800a1f8:	46bd      	mov	sp, r7
 800a1fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1fe:	4770      	bx	lr

0800a200 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a200:	b580      	push	{r7, lr}
 800a202:	b09c      	sub	sp, #112	@ 0x70
 800a204:	af00      	add	r7, sp, #0
 800a206:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a20c:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d172      	bne.n	800a302 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800a21c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a21e:	2200      	movs	r2, #0
 800a220:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a222:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	330c      	adds	r3, #12
 800a228:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a22a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a22c:	e853 3f00 	ldrex	r3, [r3]
 800a230:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a232:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a234:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a238:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a23a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	330c      	adds	r3, #12
 800a240:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800a242:	65ba      	str	r2, [r7, #88]	@ 0x58
 800a244:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a246:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a248:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a24a:	e841 2300 	strex	r3, r2, [r1]
 800a24e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a250:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a252:	2b00      	cmp	r3, #0
 800a254:	d1e5      	bne.n	800a222 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a256:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	3314      	adds	r3, #20
 800a25c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a25e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a260:	e853 3f00 	ldrex	r3, [r3]
 800a264:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a266:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a268:	f023 0301 	bic.w	r3, r3, #1
 800a26c:	667b      	str	r3, [r7, #100]	@ 0x64
 800a26e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	3314      	adds	r3, #20
 800a274:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800a276:	647a      	str	r2, [r7, #68]	@ 0x44
 800a278:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a27a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a27c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a27e:	e841 2300 	strex	r3, r2, [r1]
 800a282:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a284:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a286:	2b00      	cmp	r3, #0
 800a288:	d1e5      	bne.n	800a256 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a28a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	3314      	adds	r3, #20
 800a290:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a294:	e853 3f00 	ldrex	r3, [r3]
 800a298:	623b      	str	r3, [r7, #32]
   return(result);
 800a29a:	6a3b      	ldr	r3, [r7, #32]
 800a29c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a2a0:	663b      	str	r3, [r7, #96]	@ 0x60
 800a2a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	3314      	adds	r3, #20
 800a2a8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800a2aa:	633a      	str	r2, [r7, #48]	@ 0x30
 800a2ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2ae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a2b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a2b2:	e841 2300 	strex	r3, r2, [r1]
 800a2b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a2b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d1e5      	bne.n	800a28a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a2be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a2c0:	2220      	movs	r2, #32
 800a2c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a2c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a2c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a2ca:	2b01      	cmp	r3, #1
 800a2cc:	d119      	bne.n	800a302 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a2ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	330c      	adds	r3, #12
 800a2d4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2d6:	693b      	ldr	r3, [r7, #16]
 800a2d8:	e853 3f00 	ldrex	r3, [r3]
 800a2dc:	60fb      	str	r3, [r7, #12]
   return(result);
 800a2de:	68fb      	ldr	r3, [r7, #12]
 800a2e0:	f023 0310 	bic.w	r3, r3, #16
 800a2e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a2e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	330c      	adds	r3, #12
 800a2ec:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800a2ee:	61fa      	str	r2, [r7, #28]
 800a2f0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2f2:	69b9      	ldr	r1, [r7, #24]
 800a2f4:	69fa      	ldr	r2, [r7, #28]
 800a2f6:	e841 2300 	strex	r3, r2, [r1]
 800a2fa:	617b      	str	r3, [r7, #20]
   return(result);
 800a2fc:	697b      	ldr	r3, [r7, #20]
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d1e5      	bne.n	800a2ce <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a302:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a304:	2200      	movs	r2, #0
 800a306:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a308:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a30a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a30c:	2b01      	cmp	r3, #1
 800a30e:	d106      	bne.n	800a31e <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a310:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a312:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a314:	4619      	mov	r1, r3
 800a316:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800a318:	f7ff ff66 	bl	800a1e8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a31c:	e002      	b.n	800a324 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800a31e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800a320:	f7f9 ffdf 	bl	80042e2 <HAL_UART_RxCpltCallback>
}
 800a324:	bf00      	nop
 800a326:	3770      	adds	r7, #112	@ 0x70
 800a328:	46bd      	mov	sp, r7
 800a32a:	bd80      	pop	{r7, pc}

0800a32c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a32c:	b580      	push	{r7, lr}
 800a32e:	b084      	sub	sp, #16
 800a330:	af00      	add	r7, sp, #0
 800a332:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a338:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	2201      	movs	r2, #1
 800a33e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a344:	2b01      	cmp	r3, #1
 800a346:	d108      	bne.n	800a35a <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a34c:	085b      	lsrs	r3, r3, #1
 800a34e:	b29b      	uxth	r3, r3
 800a350:	4619      	mov	r1, r3
 800a352:	68f8      	ldr	r0, [r7, #12]
 800a354:	f7ff ff48 	bl	800a1e8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a358:	e002      	b.n	800a360 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800a35a:	68f8      	ldr	r0, [r7, #12]
 800a35c:	f7f9 ffb6 	bl	80042cc <HAL_UART_RxHalfCpltCallback>
}
 800a360:	bf00      	nop
 800a362:	3710      	adds	r7, #16
 800a364:	46bd      	mov	sp, r7
 800a366:	bd80      	pop	{r7, pc}

0800a368 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a368:	b580      	push	{r7, lr}
 800a36a:	b084      	sub	sp, #16
 800a36c:	af00      	add	r7, sp, #0
 800a36e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800a370:	2300      	movs	r3, #0
 800a372:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a378:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800a37a:	68bb      	ldr	r3, [r7, #8]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	695b      	ldr	r3, [r3, #20]
 800a380:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a384:	2b80      	cmp	r3, #128	@ 0x80
 800a386:	bf0c      	ite	eq
 800a388:	2301      	moveq	r3, #1
 800a38a:	2300      	movne	r3, #0
 800a38c:	b2db      	uxtb	r3, r3
 800a38e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800a390:	68bb      	ldr	r3, [r7, #8]
 800a392:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a396:	b2db      	uxtb	r3, r3
 800a398:	2b21      	cmp	r3, #33	@ 0x21
 800a39a:	d108      	bne.n	800a3ae <UART_DMAError+0x46>
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d005      	beq.n	800a3ae <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800a3a2:	68bb      	ldr	r3, [r7, #8]
 800a3a4:	2200      	movs	r2, #0
 800a3a6:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800a3a8:	68b8      	ldr	r0, [r7, #8]
 800a3aa:	f000 f927 	bl	800a5fc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a3ae:	68bb      	ldr	r3, [r7, #8]
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	695b      	ldr	r3, [r3, #20]
 800a3b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a3b8:	2b40      	cmp	r3, #64	@ 0x40
 800a3ba:	bf0c      	ite	eq
 800a3bc:	2301      	moveq	r3, #1
 800a3be:	2300      	movne	r3, #0
 800a3c0:	b2db      	uxtb	r3, r3
 800a3c2:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800a3c4:	68bb      	ldr	r3, [r7, #8]
 800a3c6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a3ca:	b2db      	uxtb	r3, r3
 800a3cc:	2b22      	cmp	r3, #34	@ 0x22
 800a3ce:	d108      	bne.n	800a3e2 <UART_DMAError+0x7a>
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d005      	beq.n	800a3e2 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800a3d6:	68bb      	ldr	r3, [r7, #8]
 800a3d8:	2200      	movs	r2, #0
 800a3da:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800a3dc:	68b8      	ldr	r0, [r7, #8]
 800a3de:	f000 f935 	bl	800a64c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a3e2:	68bb      	ldr	r3, [r7, #8]
 800a3e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a3e6:	f043 0210 	orr.w	r2, r3, #16
 800a3ea:	68bb      	ldr	r3, [r7, #8]
 800a3ec:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a3ee:	68b8      	ldr	r0, [r7, #8]
 800a3f0:	f7f9 ff85 	bl	80042fe <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a3f4:	bf00      	nop
 800a3f6:	3710      	adds	r7, #16
 800a3f8:	46bd      	mov	sp, r7
 800a3fa:	bd80      	pop	{r7, pc}

0800a3fc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800a3fc:	b580      	push	{r7, lr}
 800a3fe:	b086      	sub	sp, #24
 800a400:	af00      	add	r7, sp, #0
 800a402:	60f8      	str	r0, [r7, #12]
 800a404:	60b9      	str	r1, [r7, #8]
 800a406:	603b      	str	r3, [r7, #0]
 800a408:	4613      	mov	r3, r2
 800a40a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a40c:	e03b      	b.n	800a486 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a40e:	6a3b      	ldr	r3, [r7, #32]
 800a410:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a414:	d037      	beq.n	800a486 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a416:	f7fa fded 	bl	8004ff4 <HAL_GetTick>
 800a41a:	4602      	mov	r2, r0
 800a41c:	683b      	ldr	r3, [r7, #0]
 800a41e:	1ad3      	subs	r3, r2, r3
 800a420:	6a3a      	ldr	r2, [r7, #32]
 800a422:	429a      	cmp	r2, r3
 800a424:	d302      	bcc.n	800a42c <UART_WaitOnFlagUntilTimeout+0x30>
 800a426:	6a3b      	ldr	r3, [r7, #32]
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d101      	bne.n	800a430 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a42c:	2303      	movs	r3, #3
 800a42e:	e03a      	b.n	800a4a6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	68db      	ldr	r3, [r3, #12]
 800a436:	f003 0304 	and.w	r3, r3, #4
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d023      	beq.n	800a486 <UART_WaitOnFlagUntilTimeout+0x8a>
 800a43e:	68bb      	ldr	r3, [r7, #8]
 800a440:	2b80      	cmp	r3, #128	@ 0x80
 800a442:	d020      	beq.n	800a486 <UART_WaitOnFlagUntilTimeout+0x8a>
 800a444:	68bb      	ldr	r3, [r7, #8]
 800a446:	2b40      	cmp	r3, #64	@ 0x40
 800a448:	d01d      	beq.n	800a486 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	f003 0308 	and.w	r3, r3, #8
 800a454:	2b08      	cmp	r3, #8
 800a456:	d116      	bne.n	800a486 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800a458:	2300      	movs	r3, #0
 800a45a:	617b      	str	r3, [r7, #20]
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	617b      	str	r3, [r7, #20]
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	685b      	ldr	r3, [r3, #4]
 800a46a:	617b      	str	r3, [r7, #20]
 800a46c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a46e:	68f8      	ldr	r0, [r7, #12]
 800a470:	f000 f8ec 	bl	800a64c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	2208      	movs	r2, #8
 800a478:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	2200      	movs	r2, #0
 800a47e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800a482:	2301      	movs	r3, #1
 800a484:	e00f      	b.n	800a4a6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	681a      	ldr	r2, [r3, #0]
 800a48c:	68bb      	ldr	r3, [r7, #8]
 800a48e:	4013      	ands	r3, r2
 800a490:	68ba      	ldr	r2, [r7, #8]
 800a492:	429a      	cmp	r2, r3
 800a494:	bf0c      	ite	eq
 800a496:	2301      	moveq	r3, #1
 800a498:	2300      	movne	r3, #0
 800a49a:	b2db      	uxtb	r3, r3
 800a49c:	461a      	mov	r2, r3
 800a49e:	79fb      	ldrb	r3, [r7, #7]
 800a4a0:	429a      	cmp	r2, r3
 800a4a2:	d0b4      	beq.n	800a40e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a4a4:	2300      	movs	r3, #0
}
 800a4a6:	4618      	mov	r0, r3
 800a4a8:	3718      	adds	r7, #24
 800a4aa:	46bd      	mov	sp, r7
 800a4ac:	bd80      	pop	{r7, pc}
	...

0800a4b0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a4b0:	b580      	push	{r7, lr}
 800a4b2:	b098      	sub	sp, #96	@ 0x60
 800a4b4:	af00      	add	r7, sp, #0
 800a4b6:	60f8      	str	r0, [r7, #12]
 800a4b8:	60b9      	str	r1, [r7, #8]
 800a4ba:	4613      	mov	r3, r2
 800a4bc:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800a4be:	68ba      	ldr	r2, [r7, #8]
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	88fa      	ldrh	r2, [r7, #6]
 800a4c8:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	2200      	movs	r2, #0
 800a4ce:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	2222      	movs	r2, #34	@ 0x22
 800a4d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a4dc:	4a44      	ldr	r2, [pc, #272]	@ (800a5f0 <UART_Start_Receive_DMA+0x140>)
 800a4de:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a4e4:	4a43      	ldr	r2, [pc, #268]	@ (800a5f4 <UART_Start_Receive_DMA+0x144>)
 800a4e6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a4ec:	4a42      	ldr	r2, [pc, #264]	@ (800a5f8 <UART_Start_Receive_DMA+0x148>)
 800a4ee:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a4f4:	2200      	movs	r2, #0
 800a4f6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800a4f8:	f107 0308 	add.w	r3, r7, #8
 800a4fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	3304      	adds	r3, #4
 800a508:	4619      	mov	r1, r3
 800a50a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a50c:	681a      	ldr	r2, [r3, #0]
 800a50e:	88fb      	ldrh	r3, [r7, #6]
 800a510:	f7fa ff0c 	bl	800532c <HAL_DMA_Start_IT>
 800a514:	4603      	mov	r3, r0
 800a516:	2b00      	cmp	r3, #0
 800a518:	d008      	beq.n	800a52c <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	2210      	movs	r2, #16
 800a51e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	2220      	movs	r2, #32
 800a524:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 800a528:	2301      	movs	r3, #1
 800a52a:	e05d      	b.n	800a5e8 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800a52c:	2300      	movs	r3, #0
 800a52e:	613b      	str	r3, [r7, #16]
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	613b      	str	r3, [r7, #16]
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	685b      	ldr	r3, [r3, #4]
 800a53e:	613b      	str	r3, [r7, #16]
 800a540:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	691b      	ldr	r3, [r3, #16]
 800a546:	2b00      	cmp	r3, #0
 800a548:	d019      	beq.n	800a57e <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	330c      	adds	r3, #12
 800a550:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a552:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a554:	e853 3f00 	ldrex	r3, [r3]
 800a558:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a55a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a55c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a560:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a562:	68fb      	ldr	r3, [r7, #12]
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	330c      	adds	r3, #12
 800a568:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a56a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800a56c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a56e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800a570:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a572:	e841 2300 	strex	r3, r2, [r1]
 800a576:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800a578:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	d1e5      	bne.n	800a54a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	3314      	adds	r3, #20
 800a584:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a586:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a588:	e853 3f00 	ldrex	r3, [r3]
 800a58c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a58e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a590:	f043 0301 	orr.w	r3, r3, #1
 800a594:	657b      	str	r3, [r7, #84]	@ 0x54
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	3314      	adds	r3, #20
 800a59c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a59e:	63ba      	str	r2, [r7, #56]	@ 0x38
 800a5a0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5a2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800a5a4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a5a6:	e841 2300 	strex	r3, r2, [r1]
 800a5aa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a5ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d1e5      	bne.n	800a57e <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	3314      	adds	r3, #20
 800a5b8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5ba:	69bb      	ldr	r3, [r7, #24]
 800a5bc:	e853 3f00 	ldrex	r3, [r3]
 800a5c0:	617b      	str	r3, [r7, #20]
   return(result);
 800a5c2:	697b      	ldr	r3, [r7, #20]
 800a5c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a5c8:	653b      	str	r3, [r7, #80]	@ 0x50
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	3314      	adds	r3, #20
 800a5d0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a5d2:	627a      	str	r2, [r7, #36]	@ 0x24
 800a5d4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5d6:	6a39      	ldr	r1, [r7, #32]
 800a5d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a5da:	e841 2300 	strex	r3, r2, [r1]
 800a5de:	61fb      	str	r3, [r7, #28]
   return(result);
 800a5e0:	69fb      	ldr	r3, [r7, #28]
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d1e5      	bne.n	800a5b2 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 800a5e6:	2300      	movs	r3, #0
}
 800a5e8:	4618      	mov	r0, r3
 800a5ea:	3760      	adds	r7, #96	@ 0x60
 800a5ec:	46bd      	mov	sp, r7
 800a5ee:	bd80      	pop	{r7, pc}
 800a5f0:	0800a201 	.word	0x0800a201
 800a5f4:	0800a32d 	.word	0x0800a32d
 800a5f8:	0800a369 	.word	0x0800a369

0800a5fc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a5fc:	b480      	push	{r7}
 800a5fe:	b089      	sub	sp, #36	@ 0x24
 800a600:	af00      	add	r7, sp, #0
 800a602:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	330c      	adds	r3, #12
 800a60a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	e853 3f00 	ldrex	r3, [r3]
 800a612:	60bb      	str	r3, [r7, #8]
   return(result);
 800a614:	68bb      	ldr	r3, [r7, #8]
 800a616:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800a61a:	61fb      	str	r3, [r7, #28]
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	330c      	adds	r3, #12
 800a622:	69fa      	ldr	r2, [r7, #28]
 800a624:	61ba      	str	r2, [r7, #24]
 800a626:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a628:	6979      	ldr	r1, [r7, #20]
 800a62a:	69ba      	ldr	r2, [r7, #24]
 800a62c:	e841 2300 	strex	r3, r2, [r1]
 800a630:	613b      	str	r3, [r7, #16]
   return(result);
 800a632:	693b      	ldr	r3, [r7, #16]
 800a634:	2b00      	cmp	r3, #0
 800a636:	d1e5      	bne.n	800a604 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	2220      	movs	r2, #32
 800a63c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 800a640:	bf00      	nop
 800a642:	3724      	adds	r7, #36	@ 0x24
 800a644:	46bd      	mov	sp, r7
 800a646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a64a:	4770      	bx	lr

0800a64c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a64c:	b480      	push	{r7}
 800a64e:	b095      	sub	sp, #84	@ 0x54
 800a650:	af00      	add	r7, sp, #0
 800a652:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	330c      	adds	r3, #12
 800a65a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a65c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a65e:	e853 3f00 	ldrex	r3, [r3]
 800a662:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a664:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a666:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a66a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	330c      	adds	r3, #12
 800a672:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a674:	643a      	str	r2, [r7, #64]	@ 0x40
 800a676:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a678:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a67a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a67c:	e841 2300 	strex	r3, r2, [r1]
 800a680:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a682:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a684:	2b00      	cmp	r3, #0
 800a686:	d1e5      	bne.n	800a654 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	3314      	adds	r3, #20
 800a68e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a690:	6a3b      	ldr	r3, [r7, #32]
 800a692:	e853 3f00 	ldrex	r3, [r3]
 800a696:	61fb      	str	r3, [r7, #28]
   return(result);
 800a698:	69fb      	ldr	r3, [r7, #28]
 800a69a:	f023 0301 	bic.w	r3, r3, #1
 800a69e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	3314      	adds	r3, #20
 800a6a6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a6a8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a6aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6ac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a6ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a6b0:	e841 2300 	strex	r3, r2, [r1]
 800a6b4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a6b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d1e5      	bne.n	800a688 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a6c0:	2b01      	cmp	r3, #1
 800a6c2:	d119      	bne.n	800a6f8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	330c      	adds	r3, #12
 800a6ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	e853 3f00 	ldrex	r3, [r3]
 800a6d2:	60bb      	str	r3, [r7, #8]
   return(result);
 800a6d4:	68bb      	ldr	r3, [r7, #8]
 800a6d6:	f023 0310 	bic.w	r3, r3, #16
 800a6da:	647b      	str	r3, [r7, #68]	@ 0x44
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	330c      	adds	r3, #12
 800a6e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a6e4:	61ba      	str	r2, [r7, #24]
 800a6e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6e8:	6979      	ldr	r1, [r7, #20]
 800a6ea:	69ba      	ldr	r2, [r7, #24]
 800a6ec:	e841 2300 	strex	r3, r2, [r1]
 800a6f0:	613b      	str	r3, [r7, #16]
   return(result);
 800a6f2:	693b      	ldr	r3, [r7, #16]
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d1e5      	bne.n	800a6c4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	2220      	movs	r2, #32
 800a6fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	2200      	movs	r2, #0
 800a704:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800a706:	bf00      	nop
 800a708:	3754      	adds	r7, #84	@ 0x54
 800a70a:	46bd      	mov	sp, r7
 800a70c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a710:	4770      	bx	lr

0800a712 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a712:	b580      	push	{r7, lr}
 800a714:	b084      	sub	sp, #16
 800a716:	af00      	add	r7, sp, #0
 800a718:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a71e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	2200      	movs	r2, #0
 800a724:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a726:	68f8      	ldr	r0, [r7, #12]
 800a728:	f7f9 fde9 	bl	80042fe <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a72c:	bf00      	nop
 800a72e:	3710      	adds	r7, #16
 800a730:	46bd      	mov	sp, r7
 800a732:	bd80      	pop	{r7, pc}

0800a734 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a734:	b480      	push	{r7}
 800a736:	b085      	sub	sp, #20
 800a738:	af00      	add	r7, sp, #0
 800a73a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a742:	b2db      	uxtb	r3, r3
 800a744:	2b21      	cmp	r3, #33	@ 0x21
 800a746:	d13e      	bne.n	800a7c6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	689b      	ldr	r3, [r3, #8]
 800a74c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a750:	d114      	bne.n	800a77c <UART_Transmit_IT+0x48>
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	691b      	ldr	r3, [r3, #16]
 800a756:	2b00      	cmp	r3, #0
 800a758:	d110      	bne.n	800a77c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	6a1b      	ldr	r3, [r3, #32]
 800a75e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	881b      	ldrh	r3, [r3, #0]
 800a764:	461a      	mov	r2, r3
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a76e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	6a1b      	ldr	r3, [r3, #32]
 800a774:	1c9a      	adds	r2, r3, #2
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	621a      	str	r2, [r3, #32]
 800a77a:	e008      	b.n	800a78e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	6a1b      	ldr	r3, [r3, #32]
 800a780:	1c59      	adds	r1, r3, #1
 800a782:	687a      	ldr	r2, [r7, #4]
 800a784:	6211      	str	r1, [r2, #32]
 800a786:	781a      	ldrb	r2, [r3, #0]
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800a792:	b29b      	uxth	r3, r3
 800a794:	3b01      	subs	r3, #1
 800a796:	b29b      	uxth	r3, r3
 800a798:	687a      	ldr	r2, [r7, #4]
 800a79a:	4619      	mov	r1, r3
 800a79c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d10f      	bne.n	800a7c2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	68da      	ldr	r2, [r3, #12]
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a7b0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	68da      	ldr	r2, [r3, #12]
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a7c0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a7c2:	2300      	movs	r3, #0
 800a7c4:	e000      	b.n	800a7c8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a7c6:	2302      	movs	r3, #2
  }
}
 800a7c8:	4618      	mov	r0, r3
 800a7ca:	3714      	adds	r7, #20
 800a7cc:	46bd      	mov	sp, r7
 800a7ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7d2:	4770      	bx	lr

0800a7d4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a7d4:	b580      	push	{r7, lr}
 800a7d6:	b082      	sub	sp, #8
 800a7d8:	af00      	add	r7, sp, #0
 800a7da:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	68da      	ldr	r2, [r3, #12]
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a7ea:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	2220      	movs	r2, #32
 800a7f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a7f4:	6878      	ldr	r0, [r7, #4]
 800a7f6:	f7ff fced 	bl	800a1d4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a7fa:	2300      	movs	r3, #0
}
 800a7fc:	4618      	mov	r0, r3
 800a7fe:	3708      	adds	r7, #8
 800a800:	46bd      	mov	sp, r7
 800a802:	bd80      	pop	{r7, pc}

0800a804 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a804:	b580      	push	{r7, lr}
 800a806:	b08c      	sub	sp, #48	@ 0x30
 800a808:	af00      	add	r7, sp, #0
 800a80a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800a80c:	2300      	movs	r3, #0
 800a80e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800a810:	2300      	movs	r3, #0
 800a812:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a81a:	b2db      	uxtb	r3, r3
 800a81c:	2b22      	cmp	r3, #34	@ 0x22
 800a81e:	f040 80aa 	bne.w	800a976 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	689b      	ldr	r3, [r3, #8]
 800a826:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a82a:	d115      	bne.n	800a858 <UART_Receive_IT+0x54>
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	691b      	ldr	r3, [r3, #16]
 800a830:	2b00      	cmp	r3, #0
 800a832:	d111      	bne.n	800a858 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a838:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	685b      	ldr	r3, [r3, #4]
 800a840:	b29b      	uxth	r3, r3
 800a842:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a846:	b29a      	uxth	r2, r3
 800a848:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a84a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a850:	1c9a      	adds	r2, r3, #2
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	629a      	str	r2, [r3, #40]	@ 0x28
 800a856:	e024      	b.n	800a8a2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a85c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	689b      	ldr	r3, [r3, #8]
 800a862:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a866:	d007      	beq.n	800a878 <UART_Receive_IT+0x74>
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	689b      	ldr	r3, [r3, #8]
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d10a      	bne.n	800a886 <UART_Receive_IT+0x82>
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	691b      	ldr	r3, [r3, #16]
 800a874:	2b00      	cmp	r3, #0
 800a876:	d106      	bne.n	800a886 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	685b      	ldr	r3, [r3, #4]
 800a87e:	b2da      	uxtb	r2, r3
 800a880:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a882:	701a      	strb	r2, [r3, #0]
 800a884:	e008      	b.n	800a898 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	685b      	ldr	r3, [r3, #4]
 800a88c:	b2db      	uxtb	r3, r3
 800a88e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a892:	b2da      	uxtb	r2, r3
 800a894:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a896:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a89c:	1c5a      	adds	r2, r3, #1
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a8a6:	b29b      	uxth	r3, r3
 800a8a8:	3b01      	subs	r3, #1
 800a8aa:	b29b      	uxth	r3, r3
 800a8ac:	687a      	ldr	r2, [r7, #4]
 800a8ae:	4619      	mov	r1, r3
 800a8b0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d15d      	bne.n	800a972 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	68da      	ldr	r2, [r3, #12]
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	f022 0220 	bic.w	r2, r2, #32
 800a8c4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	68da      	ldr	r2, [r3, #12]
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a8d4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	695a      	ldr	r2, [r3, #20]
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	f022 0201 	bic.w	r2, r2, #1
 800a8e4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	2220      	movs	r2, #32
 800a8ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	2200      	movs	r2, #0
 800a8f2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a8f8:	2b01      	cmp	r3, #1
 800a8fa:	d135      	bne.n	800a968 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	2200      	movs	r2, #0
 800a900:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	330c      	adds	r3, #12
 800a908:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a90a:	697b      	ldr	r3, [r7, #20]
 800a90c:	e853 3f00 	ldrex	r3, [r3]
 800a910:	613b      	str	r3, [r7, #16]
   return(result);
 800a912:	693b      	ldr	r3, [r7, #16]
 800a914:	f023 0310 	bic.w	r3, r3, #16
 800a918:	627b      	str	r3, [r7, #36]	@ 0x24
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	330c      	adds	r3, #12
 800a920:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a922:	623a      	str	r2, [r7, #32]
 800a924:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a926:	69f9      	ldr	r1, [r7, #28]
 800a928:	6a3a      	ldr	r2, [r7, #32]
 800a92a:	e841 2300 	strex	r3, r2, [r1]
 800a92e:	61bb      	str	r3, [r7, #24]
   return(result);
 800a930:	69bb      	ldr	r3, [r7, #24]
 800a932:	2b00      	cmp	r3, #0
 800a934:	d1e5      	bne.n	800a902 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	f003 0310 	and.w	r3, r3, #16
 800a940:	2b10      	cmp	r3, #16
 800a942:	d10a      	bne.n	800a95a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a944:	2300      	movs	r3, #0
 800a946:	60fb      	str	r3, [r7, #12]
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	60fb      	str	r3, [r7, #12]
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	685b      	ldr	r3, [r3, #4]
 800a956:	60fb      	str	r3, [r7, #12]
 800a958:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a95e:	4619      	mov	r1, r3
 800a960:	6878      	ldr	r0, [r7, #4]
 800a962:	f7ff fc41 	bl	800a1e8 <HAL_UARTEx_RxEventCallback>
 800a966:	e002      	b.n	800a96e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a968:	6878      	ldr	r0, [r7, #4]
 800a96a:	f7f9 fcba 	bl	80042e2 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a96e:	2300      	movs	r3, #0
 800a970:	e002      	b.n	800a978 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800a972:	2300      	movs	r3, #0
 800a974:	e000      	b.n	800a978 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800a976:	2302      	movs	r3, #2
  }
}
 800a978:	4618      	mov	r0, r3
 800a97a:	3730      	adds	r7, #48	@ 0x30
 800a97c:	46bd      	mov	sp, r7
 800a97e:	bd80      	pop	{r7, pc}

0800a980 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a980:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a984:	b0c0      	sub	sp, #256	@ 0x100
 800a986:	af00      	add	r7, sp, #0
 800a988:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a98c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	691b      	ldr	r3, [r3, #16]
 800a994:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800a998:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a99c:	68d9      	ldr	r1, [r3, #12]
 800a99e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a9a2:	681a      	ldr	r2, [r3, #0]
 800a9a4:	ea40 0301 	orr.w	r3, r0, r1
 800a9a8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a9aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a9ae:	689a      	ldr	r2, [r3, #8]
 800a9b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a9b4:	691b      	ldr	r3, [r3, #16]
 800a9b6:	431a      	orrs	r2, r3
 800a9b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a9bc:	695b      	ldr	r3, [r3, #20]
 800a9be:	431a      	orrs	r2, r3
 800a9c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a9c4:	69db      	ldr	r3, [r3, #28]
 800a9c6:	4313      	orrs	r3, r2
 800a9c8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a9cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	68db      	ldr	r3, [r3, #12]
 800a9d4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800a9d8:	f021 010c 	bic.w	r1, r1, #12
 800a9dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a9e0:	681a      	ldr	r2, [r3, #0]
 800a9e2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800a9e6:	430b      	orrs	r3, r1
 800a9e8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a9ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	695b      	ldr	r3, [r3, #20]
 800a9f2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800a9f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a9fa:	6999      	ldr	r1, [r3, #24]
 800a9fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aa00:	681a      	ldr	r2, [r3, #0]
 800aa02:	ea40 0301 	orr.w	r3, r0, r1
 800aa06:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800aa08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aa0c:	681a      	ldr	r2, [r3, #0]
 800aa0e:	4b8f      	ldr	r3, [pc, #572]	@ (800ac4c <UART_SetConfig+0x2cc>)
 800aa10:	429a      	cmp	r2, r3
 800aa12:	d005      	beq.n	800aa20 <UART_SetConfig+0xa0>
 800aa14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aa18:	681a      	ldr	r2, [r3, #0]
 800aa1a:	4b8d      	ldr	r3, [pc, #564]	@ (800ac50 <UART_SetConfig+0x2d0>)
 800aa1c:	429a      	cmp	r2, r3
 800aa1e:	d104      	bne.n	800aa2a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800aa20:	f7fd fa5e 	bl	8007ee0 <HAL_RCC_GetPCLK2Freq>
 800aa24:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800aa28:	e003      	b.n	800aa32 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800aa2a:	f7fd fa45 	bl	8007eb8 <HAL_RCC_GetPCLK1Freq>
 800aa2e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800aa32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aa36:	69db      	ldr	r3, [r3, #28]
 800aa38:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800aa3c:	f040 810c 	bne.w	800ac58 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800aa40:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800aa44:	2200      	movs	r2, #0
 800aa46:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800aa4a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800aa4e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800aa52:	4622      	mov	r2, r4
 800aa54:	462b      	mov	r3, r5
 800aa56:	1891      	adds	r1, r2, r2
 800aa58:	65b9      	str	r1, [r7, #88]	@ 0x58
 800aa5a:	415b      	adcs	r3, r3
 800aa5c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800aa5e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800aa62:	4621      	mov	r1, r4
 800aa64:	eb12 0801 	adds.w	r8, r2, r1
 800aa68:	4629      	mov	r1, r5
 800aa6a:	eb43 0901 	adc.w	r9, r3, r1
 800aa6e:	f04f 0200 	mov.w	r2, #0
 800aa72:	f04f 0300 	mov.w	r3, #0
 800aa76:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800aa7a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800aa7e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800aa82:	4690      	mov	r8, r2
 800aa84:	4699      	mov	r9, r3
 800aa86:	4623      	mov	r3, r4
 800aa88:	eb18 0303 	adds.w	r3, r8, r3
 800aa8c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800aa90:	462b      	mov	r3, r5
 800aa92:	eb49 0303 	adc.w	r3, r9, r3
 800aa96:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800aa9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aa9e:	685b      	ldr	r3, [r3, #4]
 800aaa0:	2200      	movs	r2, #0
 800aaa2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800aaa6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800aaaa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800aaae:	460b      	mov	r3, r1
 800aab0:	18db      	adds	r3, r3, r3
 800aab2:	653b      	str	r3, [r7, #80]	@ 0x50
 800aab4:	4613      	mov	r3, r2
 800aab6:	eb42 0303 	adc.w	r3, r2, r3
 800aaba:	657b      	str	r3, [r7, #84]	@ 0x54
 800aabc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800aac0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800aac4:	f7f6 f8e8 	bl	8000c98 <__aeabi_uldivmod>
 800aac8:	4602      	mov	r2, r0
 800aaca:	460b      	mov	r3, r1
 800aacc:	4b61      	ldr	r3, [pc, #388]	@ (800ac54 <UART_SetConfig+0x2d4>)
 800aace:	fba3 2302 	umull	r2, r3, r3, r2
 800aad2:	095b      	lsrs	r3, r3, #5
 800aad4:	011c      	lsls	r4, r3, #4
 800aad6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800aada:	2200      	movs	r2, #0
 800aadc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800aae0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800aae4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800aae8:	4642      	mov	r2, r8
 800aaea:	464b      	mov	r3, r9
 800aaec:	1891      	adds	r1, r2, r2
 800aaee:	64b9      	str	r1, [r7, #72]	@ 0x48
 800aaf0:	415b      	adcs	r3, r3
 800aaf2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800aaf4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800aaf8:	4641      	mov	r1, r8
 800aafa:	eb12 0a01 	adds.w	sl, r2, r1
 800aafe:	4649      	mov	r1, r9
 800ab00:	eb43 0b01 	adc.w	fp, r3, r1
 800ab04:	f04f 0200 	mov.w	r2, #0
 800ab08:	f04f 0300 	mov.w	r3, #0
 800ab0c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800ab10:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800ab14:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ab18:	4692      	mov	sl, r2
 800ab1a:	469b      	mov	fp, r3
 800ab1c:	4643      	mov	r3, r8
 800ab1e:	eb1a 0303 	adds.w	r3, sl, r3
 800ab22:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800ab26:	464b      	mov	r3, r9
 800ab28:	eb4b 0303 	adc.w	r3, fp, r3
 800ab2c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800ab30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ab34:	685b      	ldr	r3, [r3, #4]
 800ab36:	2200      	movs	r2, #0
 800ab38:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800ab3c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800ab40:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800ab44:	460b      	mov	r3, r1
 800ab46:	18db      	adds	r3, r3, r3
 800ab48:	643b      	str	r3, [r7, #64]	@ 0x40
 800ab4a:	4613      	mov	r3, r2
 800ab4c:	eb42 0303 	adc.w	r3, r2, r3
 800ab50:	647b      	str	r3, [r7, #68]	@ 0x44
 800ab52:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800ab56:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800ab5a:	f7f6 f89d 	bl	8000c98 <__aeabi_uldivmod>
 800ab5e:	4602      	mov	r2, r0
 800ab60:	460b      	mov	r3, r1
 800ab62:	4611      	mov	r1, r2
 800ab64:	4b3b      	ldr	r3, [pc, #236]	@ (800ac54 <UART_SetConfig+0x2d4>)
 800ab66:	fba3 2301 	umull	r2, r3, r3, r1
 800ab6a:	095b      	lsrs	r3, r3, #5
 800ab6c:	2264      	movs	r2, #100	@ 0x64
 800ab6e:	fb02 f303 	mul.w	r3, r2, r3
 800ab72:	1acb      	subs	r3, r1, r3
 800ab74:	00db      	lsls	r3, r3, #3
 800ab76:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800ab7a:	4b36      	ldr	r3, [pc, #216]	@ (800ac54 <UART_SetConfig+0x2d4>)
 800ab7c:	fba3 2302 	umull	r2, r3, r3, r2
 800ab80:	095b      	lsrs	r3, r3, #5
 800ab82:	005b      	lsls	r3, r3, #1
 800ab84:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800ab88:	441c      	add	r4, r3
 800ab8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ab8e:	2200      	movs	r2, #0
 800ab90:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ab94:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800ab98:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800ab9c:	4642      	mov	r2, r8
 800ab9e:	464b      	mov	r3, r9
 800aba0:	1891      	adds	r1, r2, r2
 800aba2:	63b9      	str	r1, [r7, #56]	@ 0x38
 800aba4:	415b      	adcs	r3, r3
 800aba6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aba8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800abac:	4641      	mov	r1, r8
 800abae:	1851      	adds	r1, r2, r1
 800abb0:	6339      	str	r1, [r7, #48]	@ 0x30
 800abb2:	4649      	mov	r1, r9
 800abb4:	414b      	adcs	r3, r1
 800abb6:	637b      	str	r3, [r7, #52]	@ 0x34
 800abb8:	f04f 0200 	mov.w	r2, #0
 800abbc:	f04f 0300 	mov.w	r3, #0
 800abc0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800abc4:	4659      	mov	r1, fp
 800abc6:	00cb      	lsls	r3, r1, #3
 800abc8:	4651      	mov	r1, sl
 800abca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800abce:	4651      	mov	r1, sl
 800abd0:	00ca      	lsls	r2, r1, #3
 800abd2:	4610      	mov	r0, r2
 800abd4:	4619      	mov	r1, r3
 800abd6:	4603      	mov	r3, r0
 800abd8:	4642      	mov	r2, r8
 800abda:	189b      	adds	r3, r3, r2
 800abdc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800abe0:	464b      	mov	r3, r9
 800abe2:	460a      	mov	r2, r1
 800abe4:	eb42 0303 	adc.w	r3, r2, r3
 800abe8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800abec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800abf0:	685b      	ldr	r3, [r3, #4]
 800abf2:	2200      	movs	r2, #0
 800abf4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800abf8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800abfc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800ac00:	460b      	mov	r3, r1
 800ac02:	18db      	adds	r3, r3, r3
 800ac04:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ac06:	4613      	mov	r3, r2
 800ac08:	eb42 0303 	adc.w	r3, r2, r3
 800ac0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ac0e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800ac12:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800ac16:	f7f6 f83f 	bl	8000c98 <__aeabi_uldivmod>
 800ac1a:	4602      	mov	r2, r0
 800ac1c:	460b      	mov	r3, r1
 800ac1e:	4b0d      	ldr	r3, [pc, #52]	@ (800ac54 <UART_SetConfig+0x2d4>)
 800ac20:	fba3 1302 	umull	r1, r3, r3, r2
 800ac24:	095b      	lsrs	r3, r3, #5
 800ac26:	2164      	movs	r1, #100	@ 0x64
 800ac28:	fb01 f303 	mul.w	r3, r1, r3
 800ac2c:	1ad3      	subs	r3, r2, r3
 800ac2e:	00db      	lsls	r3, r3, #3
 800ac30:	3332      	adds	r3, #50	@ 0x32
 800ac32:	4a08      	ldr	r2, [pc, #32]	@ (800ac54 <UART_SetConfig+0x2d4>)
 800ac34:	fba2 2303 	umull	r2, r3, r2, r3
 800ac38:	095b      	lsrs	r3, r3, #5
 800ac3a:	f003 0207 	and.w	r2, r3, #7
 800ac3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	4422      	add	r2, r4
 800ac46:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800ac48:	e106      	b.n	800ae58 <UART_SetConfig+0x4d8>
 800ac4a:	bf00      	nop
 800ac4c:	40011000 	.word	0x40011000
 800ac50:	40011400 	.word	0x40011400
 800ac54:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800ac58:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ac5c:	2200      	movs	r2, #0
 800ac5e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ac62:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800ac66:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800ac6a:	4642      	mov	r2, r8
 800ac6c:	464b      	mov	r3, r9
 800ac6e:	1891      	adds	r1, r2, r2
 800ac70:	6239      	str	r1, [r7, #32]
 800ac72:	415b      	adcs	r3, r3
 800ac74:	627b      	str	r3, [r7, #36]	@ 0x24
 800ac76:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ac7a:	4641      	mov	r1, r8
 800ac7c:	1854      	adds	r4, r2, r1
 800ac7e:	4649      	mov	r1, r9
 800ac80:	eb43 0501 	adc.w	r5, r3, r1
 800ac84:	f04f 0200 	mov.w	r2, #0
 800ac88:	f04f 0300 	mov.w	r3, #0
 800ac8c:	00eb      	lsls	r3, r5, #3
 800ac8e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800ac92:	00e2      	lsls	r2, r4, #3
 800ac94:	4614      	mov	r4, r2
 800ac96:	461d      	mov	r5, r3
 800ac98:	4643      	mov	r3, r8
 800ac9a:	18e3      	adds	r3, r4, r3
 800ac9c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800aca0:	464b      	mov	r3, r9
 800aca2:	eb45 0303 	adc.w	r3, r5, r3
 800aca6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800acaa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800acae:	685b      	ldr	r3, [r3, #4]
 800acb0:	2200      	movs	r2, #0
 800acb2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800acb6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800acba:	f04f 0200 	mov.w	r2, #0
 800acbe:	f04f 0300 	mov.w	r3, #0
 800acc2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800acc6:	4629      	mov	r1, r5
 800acc8:	008b      	lsls	r3, r1, #2
 800acca:	4621      	mov	r1, r4
 800accc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800acd0:	4621      	mov	r1, r4
 800acd2:	008a      	lsls	r2, r1, #2
 800acd4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800acd8:	f7f5 ffde 	bl	8000c98 <__aeabi_uldivmod>
 800acdc:	4602      	mov	r2, r0
 800acde:	460b      	mov	r3, r1
 800ace0:	4b60      	ldr	r3, [pc, #384]	@ (800ae64 <UART_SetConfig+0x4e4>)
 800ace2:	fba3 2302 	umull	r2, r3, r3, r2
 800ace6:	095b      	lsrs	r3, r3, #5
 800ace8:	011c      	lsls	r4, r3, #4
 800acea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800acee:	2200      	movs	r2, #0
 800acf0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800acf4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800acf8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800acfc:	4642      	mov	r2, r8
 800acfe:	464b      	mov	r3, r9
 800ad00:	1891      	adds	r1, r2, r2
 800ad02:	61b9      	str	r1, [r7, #24]
 800ad04:	415b      	adcs	r3, r3
 800ad06:	61fb      	str	r3, [r7, #28]
 800ad08:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ad0c:	4641      	mov	r1, r8
 800ad0e:	1851      	adds	r1, r2, r1
 800ad10:	6139      	str	r1, [r7, #16]
 800ad12:	4649      	mov	r1, r9
 800ad14:	414b      	adcs	r3, r1
 800ad16:	617b      	str	r3, [r7, #20]
 800ad18:	f04f 0200 	mov.w	r2, #0
 800ad1c:	f04f 0300 	mov.w	r3, #0
 800ad20:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800ad24:	4659      	mov	r1, fp
 800ad26:	00cb      	lsls	r3, r1, #3
 800ad28:	4651      	mov	r1, sl
 800ad2a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ad2e:	4651      	mov	r1, sl
 800ad30:	00ca      	lsls	r2, r1, #3
 800ad32:	4610      	mov	r0, r2
 800ad34:	4619      	mov	r1, r3
 800ad36:	4603      	mov	r3, r0
 800ad38:	4642      	mov	r2, r8
 800ad3a:	189b      	adds	r3, r3, r2
 800ad3c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ad40:	464b      	mov	r3, r9
 800ad42:	460a      	mov	r2, r1
 800ad44:	eb42 0303 	adc.w	r3, r2, r3
 800ad48:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ad4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ad50:	685b      	ldr	r3, [r3, #4]
 800ad52:	2200      	movs	r2, #0
 800ad54:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ad56:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800ad58:	f04f 0200 	mov.w	r2, #0
 800ad5c:	f04f 0300 	mov.w	r3, #0
 800ad60:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800ad64:	4649      	mov	r1, r9
 800ad66:	008b      	lsls	r3, r1, #2
 800ad68:	4641      	mov	r1, r8
 800ad6a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ad6e:	4641      	mov	r1, r8
 800ad70:	008a      	lsls	r2, r1, #2
 800ad72:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800ad76:	f7f5 ff8f 	bl	8000c98 <__aeabi_uldivmod>
 800ad7a:	4602      	mov	r2, r0
 800ad7c:	460b      	mov	r3, r1
 800ad7e:	4611      	mov	r1, r2
 800ad80:	4b38      	ldr	r3, [pc, #224]	@ (800ae64 <UART_SetConfig+0x4e4>)
 800ad82:	fba3 2301 	umull	r2, r3, r3, r1
 800ad86:	095b      	lsrs	r3, r3, #5
 800ad88:	2264      	movs	r2, #100	@ 0x64
 800ad8a:	fb02 f303 	mul.w	r3, r2, r3
 800ad8e:	1acb      	subs	r3, r1, r3
 800ad90:	011b      	lsls	r3, r3, #4
 800ad92:	3332      	adds	r3, #50	@ 0x32
 800ad94:	4a33      	ldr	r2, [pc, #204]	@ (800ae64 <UART_SetConfig+0x4e4>)
 800ad96:	fba2 2303 	umull	r2, r3, r2, r3
 800ad9a:	095b      	lsrs	r3, r3, #5
 800ad9c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ada0:	441c      	add	r4, r3
 800ada2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ada6:	2200      	movs	r2, #0
 800ada8:	673b      	str	r3, [r7, #112]	@ 0x70
 800adaa:	677a      	str	r2, [r7, #116]	@ 0x74
 800adac:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800adb0:	4642      	mov	r2, r8
 800adb2:	464b      	mov	r3, r9
 800adb4:	1891      	adds	r1, r2, r2
 800adb6:	60b9      	str	r1, [r7, #8]
 800adb8:	415b      	adcs	r3, r3
 800adba:	60fb      	str	r3, [r7, #12]
 800adbc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800adc0:	4641      	mov	r1, r8
 800adc2:	1851      	adds	r1, r2, r1
 800adc4:	6039      	str	r1, [r7, #0]
 800adc6:	4649      	mov	r1, r9
 800adc8:	414b      	adcs	r3, r1
 800adca:	607b      	str	r3, [r7, #4]
 800adcc:	f04f 0200 	mov.w	r2, #0
 800add0:	f04f 0300 	mov.w	r3, #0
 800add4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800add8:	4659      	mov	r1, fp
 800adda:	00cb      	lsls	r3, r1, #3
 800addc:	4651      	mov	r1, sl
 800adde:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ade2:	4651      	mov	r1, sl
 800ade4:	00ca      	lsls	r2, r1, #3
 800ade6:	4610      	mov	r0, r2
 800ade8:	4619      	mov	r1, r3
 800adea:	4603      	mov	r3, r0
 800adec:	4642      	mov	r2, r8
 800adee:	189b      	adds	r3, r3, r2
 800adf0:	66bb      	str	r3, [r7, #104]	@ 0x68
 800adf2:	464b      	mov	r3, r9
 800adf4:	460a      	mov	r2, r1
 800adf6:	eb42 0303 	adc.w	r3, r2, r3
 800adfa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800adfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ae00:	685b      	ldr	r3, [r3, #4]
 800ae02:	2200      	movs	r2, #0
 800ae04:	663b      	str	r3, [r7, #96]	@ 0x60
 800ae06:	667a      	str	r2, [r7, #100]	@ 0x64
 800ae08:	f04f 0200 	mov.w	r2, #0
 800ae0c:	f04f 0300 	mov.w	r3, #0
 800ae10:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800ae14:	4649      	mov	r1, r9
 800ae16:	008b      	lsls	r3, r1, #2
 800ae18:	4641      	mov	r1, r8
 800ae1a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ae1e:	4641      	mov	r1, r8
 800ae20:	008a      	lsls	r2, r1, #2
 800ae22:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800ae26:	f7f5 ff37 	bl	8000c98 <__aeabi_uldivmod>
 800ae2a:	4602      	mov	r2, r0
 800ae2c:	460b      	mov	r3, r1
 800ae2e:	4b0d      	ldr	r3, [pc, #52]	@ (800ae64 <UART_SetConfig+0x4e4>)
 800ae30:	fba3 1302 	umull	r1, r3, r3, r2
 800ae34:	095b      	lsrs	r3, r3, #5
 800ae36:	2164      	movs	r1, #100	@ 0x64
 800ae38:	fb01 f303 	mul.w	r3, r1, r3
 800ae3c:	1ad3      	subs	r3, r2, r3
 800ae3e:	011b      	lsls	r3, r3, #4
 800ae40:	3332      	adds	r3, #50	@ 0x32
 800ae42:	4a08      	ldr	r2, [pc, #32]	@ (800ae64 <UART_SetConfig+0x4e4>)
 800ae44:	fba2 2303 	umull	r2, r3, r2, r3
 800ae48:	095b      	lsrs	r3, r3, #5
 800ae4a:	f003 020f 	and.w	r2, r3, #15
 800ae4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	4422      	add	r2, r4
 800ae56:	609a      	str	r2, [r3, #8]
}
 800ae58:	bf00      	nop
 800ae5a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800ae5e:	46bd      	mov	sp, r7
 800ae60:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ae64:	51eb851f 	.word	0x51eb851f

0800ae68 <__NVIC_SetPriority>:
{
 800ae68:	b480      	push	{r7}
 800ae6a:	b083      	sub	sp, #12
 800ae6c:	af00      	add	r7, sp, #0
 800ae6e:	4603      	mov	r3, r0
 800ae70:	6039      	str	r1, [r7, #0]
 800ae72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ae74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	db0a      	blt.n	800ae92 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ae7c:	683b      	ldr	r3, [r7, #0]
 800ae7e:	b2da      	uxtb	r2, r3
 800ae80:	490c      	ldr	r1, [pc, #48]	@ (800aeb4 <__NVIC_SetPriority+0x4c>)
 800ae82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ae86:	0112      	lsls	r2, r2, #4
 800ae88:	b2d2      	uxtb	r2, r2
 800ae8a:	440b      	add	r3, r1
 800ae8c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800ae90:	e00a      	b.n	800aea8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ae92:	683b      	ldr	r3, [r7, #0]
 800ae94:	b2da      	uxtb	r2, r3
 800ae96:	4908      	ldr	r1, [pc, #32]	@ (800aeb8 <__NVIC_SetPriority+0x50>)
 800ae98:	79fb      	ldrb	r3, [r7, #7]
 800ae9a:	f003 030f 	and.w	r3, r3, #15
 800ae9e:	3b04      	subs	r3, #4
 800aea0:	0112      	lsls	r2, r2, #4
 800aea2:	b2d2      	uxtb	r2, r2
 800aea4:	440b      	add	r3, r1
 800aea6:	761a      	strb	r2, [r3, #24]
}
 800aea8:	bf00      	nop
 800aeaa:	370c      	adds	r7, #12
 800aeac:	46bd      	mov	sp, r7
 800aeae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb2:	4770      	bx	lr
 800aeb4:	e000e100 	.word	0xe000e100
 800aeb8:	e000ed00 	.word	0xe000ed00

0800aebc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800aebc:	b580      	push	{r7, lr}
 800aebe:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800aec0:	4b05      	ldr	r3, [pc, #20]	@ (800aed8 <SysTick_Handler+0x1c>)
 800aec2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800aec4:	f002 fac8 	bl	800d458 <xTaskGetSchedulerState>
 800aec8:	4603      	mov	r3, r0
 800aeca:	2b01      	cmp	r3, #1
 800aecc:	d001      	beq.n	800aed2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800aece:	f003 f9c3 	bl	800e258 <xPortSysTickHandler>
  }
}
 800aed2:	bf00      	nop
 800aed4:	bd80      	pop	{r7, pc}
 800aed6:	bf00      	nop
 800aed8:	e000e010 	.word	0xe000e010

0800aedc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800aedc:	b580      	push	{r7, lr}
 800aede:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800aee0:	2100      	movs	r1, #0
 800aee2:	f06f 0004 	mvn.w	r0, #4
 800aee6:	f7ff ffbf 	bl	800ae68 <__NVIC_SetPriority>
#endif
}
 800aeea:	bf00      	nop
 800aeec:	bd80      	pop	{r7, pc}
	...

0800aef0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800aef0:	b480      	push	{r7}
 800aef2:	b083      	sub	sp, #12
 800aef4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aef6:	f3ef 8305 	mrs	r3, IPSR
 800aefa:	603b      	str	r3, [r7, #0]
  return(result);
 800aefc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d003      	beq.n	800af0a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800af02:	f06f 0305 	mvn.w	r3, #5
 800af06:	607b      	str	r3, [r7, #4]
 800af08:	e00c      	b.n	800af24 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800af0a:	4b0a      	ldr	r3, [pc, #40]	@ (800af34 <osKernelInitialize+0x44>)
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	2b00      	cmp	r3, #0
 800af10:	d105      	bne.n	800af1e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800af12:	4b08      	ldr	r3, [pc, #32]	@ (800af34 <osKernelInitialize+0x44>)
 800af14:	2201      	movs	r2, #1
 800af16:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800af18:	2300      	movs	r3, #0
 800af1a:	607b      	str	r3, [r7, #4]
 800af1c:	e002      	b.n	800af24 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800af1e:	f04f 33ff 	mov.w	r3, #4294967295
 800af22:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800af24:	687b      	ldr	r3, [r7, #4]
}
 800af26:	4618      	mov	r0, r3
 800af28:	370c      	adds	r7, #12
 800af2a:	46bd      	mov	sp, r7
 800af2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af30:	4770      	bx	lr
 800af32:	bf00      	nop
 800af34:	20000c1c 	.word	0x20000c1c

0800af38 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800af38:	b580      	push	{r7, lr}
 800af3a:	b082      	sub	sp, #8
 800af3c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800af3e:	f3ef 8305 	mrs	r3, IPSR
 800af42:	603b      	str	r3, [r7, #0]
  return(result);
 800af44:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800af46:	2b00      	cmp	r3, #0
 800af48:	d003      	beq.n	800af52 <osKernelStart+0x1a>
    stat = osErrorISR;
 800af4a:	f06f 0305 	mvn.w	r3, #5
 800af4e:	607b      	str	r3, [r7, #4]
 800af50:	e010      	b.n	800af74 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800af52:	4b0b      	ldr	r3, [pc, #44]	@ (800af80 <osKernelStart+0x48>)
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	2b01      	cmp	r3, #1
 800af58:	d109      	bne.n	800af6e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800af5a:	f7ff ffbf 	bl	800aedc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800af5e:	4b08      	ldr	r3, [pc, #32]	@ (800af80 <osKernelStart+0x48>)
 800af60:	2202      	movs	r2, #2
 800af62:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800af64:	f001 fe14 	bl	800cb90 <vTaskStartScheduler>
      stat = osOK;
 800af68:	2300      	movs	r3, #0
 800af6a:	607b      	str	r3, [r7, #4]
 800af6c:	e002      	b.n	800af74 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800af6e:	f04f 33ff 	mov.w	r3, #4294967295
 800af72:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800af74:	687b      	ldr	r3, [r7, #4]
}
 800af76:	4618      	mov	r0, r3
 800af78:	3708      	adds	r7, #8
 800af7a:	46bd      	mov	sp, r7
 800af7c:	bd80      	pop	{r7, pc}
 800af7e:	bf00      	nop
 800af80:	20000c1c 	.word	0x20000c1c

0800af84 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800af84:	b580      	push	{r7, lr}
 800af86:	b08e      	sub	sp, #56	@ 0x38
 800af88:	af04      	add	r7, sp, #16
 800af8a:	60f8      	str	r0, [r7, #12]
 800af8c:	60b9      	str	r1, [r7, #8]
 800af8e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800af90:	2300      	movs	r3, #0
 800af92:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800af94:	f3ef 8305 	mrs	r3, IPSR
 800af98:	617b      	str	r3, [r7, #20]
  return(result);
 800af9a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d17e      	bne.n	800b09e <osThreadNew+0x11a>
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d07b      	beq.n	800b09e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800afa6:	2380      	movs	r3, #128	@ 0x80
 800afa8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800afaa:	2318      	movs	r3, #24
 800afac:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800afae:	2300      	movs	r3, #0
 800afb0:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800afb2:	f04f 33ff 	mov.w	r3, #4294967295
 800afb6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d045      	beq.n	800b04a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d002      	beq.n	800afcc <osThreadNew+0x48>
        name = attr->name;
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	699b      	ldr	r3, [r3, #24]
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d002      	beq.n	800afda <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	699b      	ldr	r3, [r3, #24]
 800afd8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800afda:	69fb      	ldr	r3, [r7, #28]
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d008      	beq.n	800aff2 <osThreadNew+0x6e>
 800afe0:	69fb      	ldr	r3, [r7, #28]
 800afe2:	2b38      	cmp	r3, #56	@ 0x38
 800afe4:	d805      	bhi.n	800aff2 <osThreadNew+0x6e>
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	685b      	ldr	r3, [r3, #4]
 800afea:	f003 0301 	and.w	r3, r3, #1
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d001      	beq.n	800aff6 <osThreadNew+0x72>
        return (NULL);
 800aff2:	2300      	movs	r3, #0
 800aff4:	e054      	b.n	800b0a0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	695b      	ldr	r3, [r3, #20]
 800affa:	2b00      	cmp	r3, #0
 800affc:	d003      	beq.n	800b006 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	695b      	ldr	r3, [r3, #20]
 800b002:	089b      	lsrs	r3, r3, #2
 800b004:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	689b      	ldr	r3, [r3, #8]
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d00e      	beq.n	800b02c <osThreadNew+0xa8>
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	68db      	ldr	r3, [r3, #12]
 800b012:	2ba7      	cmp	r3, #167	@ 0xa7
 800b014:	d90a      	bls.n	800b02c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d006      	beq.n	800b02c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	695b      	ldr	r3, [r3, #20]
 800b022:	2b00      	cmp	r3, #0
 800b024:	d002      	beq.n	800b02c <osThreadNew+0xa8>
        mem = 1;
 800b026:	2301      	movs	r3, #1
 800b028:	61bb      	str	r3, [r7, #24]
 800b02a:	e010      	b.n	800b04e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	689b      	ldr	r3, [r3, #8]
 800b030:	2b00      	cmp	r3, #0
 800b032:	d10c      	bne.n	800b04e <osThreadNew+0xca>
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	68db      	ldr	r3, [r3, #12]
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d108      	bne.n	800b04e <osThreadNew+0xca>
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	691b      	ldr	r3, [r3, #16]
 800b040:	2b00      	cmp	r3, #0
 800b042:	d104      	bne.n	800b04e <osThreadNew+0xca>
          mem = 0;
 800b044:	2300      	movs	r3, #0
 800b046:	61bb      	str	r3, [r7, #24]
 800b048:	e001      	b.n	800b04e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800b04a:	2300      	movs	r3, #0
 800b04c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800b04e:	69bb      	ldr	r3, [r7, #24]
 800b050:	2b01      	cmp	r3, #1
 800b052:	d110      	bne.n	800b076 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800b058:	687a      	ldr	r2, [r7, #4]
 800b05a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b05c:	9202      	str	r2, [sp, #8]
 800b05e:	9301      	str	r3, [sp, #4]
 800b060:	69fb      	ldr	r3, [r7, #28]
 800b062:	9300      	str	r3, [sp, #0]
 800b064:	68bb      	ldr	r3, [r7, #8]
 800b066:	6a3a      	ldr	r2, [r7, #32]
 800b068:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b06a:	68f8      	ldr	r0, [r7, #12]
 800b06c:	f001 fb9c 	bl	800c7a8 <xTaskCreateStatic>
 800b070:	4603      	mov	r3, r0
 800b072:	613b      	str	r3, [r7, #16]
 800b074:	e013      	b.n	800b09e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800b076:	69bb      	ldr	r3, [r7, #24]
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d110      	bne.n	800b09e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800b07c:	6a3b      	ldr	r3, [r7, #32]
 800b07e:	b29a      	uxth	r2, r3
 800b080:	f107 0310 	add.w	r3, r7, #16
 800b084:	9301      	str	r3, [sp, #4]
 800b086:	69fb      	ldr	r3, [r7, #28]
 800b088:	9300      	str	r3, [sp, #0]
 800b08a:	68bb      	ldr	r3, [r7, #8]
 800b08c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b08e:	68f8      	ldr	r0, [r7, #12]
 800b090:	f001 fbea 	bl	800c868 <xTaskCreate>
 800b094:	4603      	mov	r3, r0
 800b096:	2b01      	cmp	r3, #1
 800b098:	d001      	beq.n	800b09e <osThreadNew+0x11a>
            hTask = NULL;
 800b09a:	2300      	movs	r3, #0
 800b09c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800b09e:	693b      	ldr	r3, [r7, #16]
}
 800b0a0:	4618      	mov	r0, r3
 800b0a2:	3728      	adds	r7, #40	@ 0x28
 800b0a4:	46bd      	mov	sp, r7
 800b0a6:	bd80      	pop	{r7, pc}

0800b0a8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800b0a8:	b580      	push	{r7, lr}
 800b0aa:	b084      	sub	sp, #16
 800b0ac:	af00      	add	r7, sp, #0
 800b0ae:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b0b0:	f3ef 8305 	mrs	r3, IPSR
 800b0b4:	60bb      	str	r3, [r7, #8]
  return(result);
 800b0b6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	d003      	beq.n	800b0c4 <osDelay+0x1c>
    stat = osErrorISR;
 800b0bc:	f06f 0305 	mvn.w	r3, #5
 800b0c0:	60fb      	str	r3, [r7, #12]
 800b0c2:	e007      	b.n	800b0d4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800b0c4:	2300      	movs	r3, #0
 800b0c6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d002      	beq.n	800b0d4 <osDelay+0x2c>
      vTaskDelay(ticks);
 800b0ce:	6878      	ldr	r0, [r7, #4]
 800b0d0:	f001 fd28 	bl	800cb24 <vTaskDelay>
    }
  }

  return (stat);
 800b0d4:	68fb      	ldr	r3, [r7, #12]
}
 800b0d6:	4618      	mov	r0, r3
 800b0d8:	3710      	adds	r7, #16
 800b0da:	46bd      	mov	sp, r7
 800b0dc:	bd80      	pop	{r7, pc}

0800b0de <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800b0de:	b580      	push	{r7, lr}
 800b0e0:	b08a      	sub	sp, #40	@ 0x28
 800b0e2:	af02      	add	r7, sp, #8
 800b0e4:	60f8      	str	r0, [r7, #12]
 800b0e6:	60b9      	str	r1, [r7, #8]
 800b0e8:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800b0ea:	2300      	movs	r3, #0
 800b0ec:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b0ee:	f3ef 8305 	mrs	r3, IPSR
 800b0f2:	613b      	str	r3, [r7, #16]
  return(result);
 800b0f4:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d175      	bne.n	800b1e6 <osSemaphoreNew+0x108>
 800b0fa:	68fb      	ldr	r3, [r7, #12]
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	d072      	beq.n	800b1e6 <osSemaphoreNew+0x108>
 800b100:	68ba      	ldr	r2, [r7, #8]
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	429a      	cmp	r2, r3
 800b106:	d86e      	bhi.n	800b1e6 <osSemaphoreNew+0x108>
    mem = -1;
 800b108:	f04f 33ff 	mov.w	r3, #4294967295
 800b10c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	2b00      	cmp	r3, #0
 800b112:	d015      	beq.n	800b140 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	689b      	ldr	r3, [r3, #8]
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d006      	beq.n	800b12a <osSemaphoreNew+0x4c>
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	68db      	ldr	r3, [r3, #12]
 800b120:	2b4f      	cmp	r3, #79	@ 0x4f
 800b122:	d902      	bls.n	800b12a <osSemaphoreNew+0x4c>
        mem = 1;
 800b124:	2301      	movs	r3, #1
 800b126:	61bb      	str	r3, [r7, #24]
 800b128:	e00c      	b.n	800b144 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	689b      	ldr	r3, [r3, #8]
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d108      	bne.n	800b144 <osSemaphoreNew+0x66>
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	68db      	ldr	r3, [r3, #12]
 800b136:	2b00      	cmp	r3, #0
 800b138:	d104      	bne.n	800b144 <osSemaphoreNew+0x66>
          mem = 0;
 800b13a:	2300      	movs	r3, #0
 800b13c:	61bb      	str	r3, [r7, #24]
 800b13e:	e001      	b.n	800b144 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800b140:	2300      	movs	r3, #0
 800b142:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800b144:	69bb      	ldr	r3, [r7, #24]
 800b146:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b14a:	d04c      	beq.n	800b1e6 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	2b01      	cmp	r3, #1
 800b150:	d128      	bne.n	800b1a4 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800b152:	69bb      	ldr	r3, [r7, #24]
 800b154:	2b01      	cmp	r3, #1
 800b156:	d10a      	bne.n	800b16e <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	689b      	ldr	r3, [r3, #8]
 800b15c:	2203      	movs	r2, #3
 800b15e:	9200      	str	r2, [sp, #0]
 800b160:	2200      	movs	r2, #0
 800b162:	2100      	movs	r1, #0
 800b164:	2001      	movs	r0, #1
 800b166:	f000 fb5d 	bl	800b824 <xQueueGenericCreateStatic>
 800b16a:	61f8      	str	r0, [r7, #28]
 800b16c:	e005      	b.n	800b17a <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800b16e:	2203      	movs	r2, #3
 800b170:	2100      	movs	r1, #0
 800b172:	2001      	movs	r0, #1
 800b174:	f000 fbd3 	bl	800b91e <xQueueGenericCreate>
 800b178:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800b17a:	69fb      	ldr	r3, [r7, #28]
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d022      	beq.n	800b1c6 <osSemaphoreNew+0xe8>
 800b180:	68bb      	ldr	r3, [r7, #8]
 800b182:	2b00      	cmp	r3, #0
 800b184:	d01f      	beq.n	800b1c6 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800b186:	2300      	movs	r3, #0
 800b188:	2200      	movs	r2, #0
 800b18a:	2100      	movs	r1, #0
 800b18c:	69f8      	ldr	r0, [r7, #28]
 800b18e:	f000 fc93 	bl	800bab8 <xQueueGenericSend>
 800b192:	4603      	mov	r3, r0
 800b194:	2b01      	cmp	r3, #1
 800b196:	d016      	beq.n	800b1c6 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800b198:	69f8      	ldr	r0, [r7, #28]
 800b19a:	f001 f931 	bl	800c400 <vQueueDelete>
            hSemaphore = NULL;
 800b19e:	2300      	movs	r3, #0
 800b1a0:	61fb      	str	r3, [r7, #28]
 800b1a2:	e010      	b.n	800b1c6 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800b1a4:	69bb      	ldr	r3, [r7, #24]
 800b1a6:	2b01      	cmp	r3, #1
 800b1a8:	d108      	bne.n	800b1bc <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	689b      	ldr	r3, [r3, #8]
 800b1ae:	461a      	mov	r2, r3
 800b1b0:	68b9      	ldr	r1, [r7, #8]
 800b1b2:	68f8      	ldr	r0, [r7, #12]
 800b1b4:	f000 fc11 	bl	800b9da <xQueueCreateCountingSemaphoreStatic>
 800b1b8:	61f8      	str	r0, [r7, #28]
 800b1ba:	e004      	b.n	800b1c6 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800b1bc:	68b9      	ldr	r1, [r7, #8]
 800b1be:	68f8      	ldr	r0, [r7, #12]
 800b1c0:	f000 fc44 	bl	800ba4c <xQueueCreateCountingSemaphore>
 800b1c4:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800b1c6:	69fb      	ldr	r3, [r7, #28]
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	d00c      	beq.n	800b1e6 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d003      	beq.n	800b1da <osSemaphoreNew+0xfc>
          name = attr->name;
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	617b      	str	r3, [r7, #20]
 800b1d8:	e001      	b.n	800b1de <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800b1da:	2300      	movs	r3, #0
 800b1dc:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800b1de:	6979      	ldr	r1, [r7, #20]
 800b1e0:	69f8      	ldr	r0, [r7, #28]
 800b1e2:	f001 fa59 	bl	800c698 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800b1e6:	69fb      	ldr	r3, [r7, #28]
}
 800b1e8:	4618      	mov	r0, r3
 800b1ea:	3720      	adds	r7, #32
 800b1ec:	46bd      	mov	sp, r7
 800b1ee:	bd80      	pop	{r7, pc}

0800b1f0 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800b1f0:	b580      	push	{r7, lr}
 800b1f2:	b086      	sub	sp, #24
 800b1f4:	af00      	add	r7, sp, #0
 800b1f6:	6078      	str	r0, [r7, #4]
 800b1f8:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800b1fe:	2300      	movs	r3, #0
 800b200:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800b202:	693b      	ldr	r3, [r7, #16]
 800b204:	2b00      	cmp	r3, #0
 800b206:	d103      	bne.n	800b210 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800b208:	f06f 0303 	mvn.w	r3, #3
 800b20c:	617b      	str	r3, [r7, #20]
 800b20e:	e039      	b.n	800b284 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b210:	f3ef 8305 	mrs	r3, IPSR
 800b214:	60fb      	str	r3, [r7, #12]
  return(result);
 800b216:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d022      	beq.n	800b262 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800b21c:	683b      	ldr	r3, [r7, #0]
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d003      	beq.n	800b22a <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800b222:	f06f 0303 	mvn.w	r3, #3
 800b226:	617b      	str	r3, [r7, #20]
 800b228:	e02c      	b.n	800b284 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800b22a:	2300      	movs	r3, #0
 800b22c:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800b22e:	f107 0308 	add.w	r3, r7, #8
 800b232:	461a      	mov	r2, r3
 800b234:	2100      	movs	r1, #0
 800b236:	6938      	ldr	r0, [r7, #16]
 800b238:	f001 f860 	bl	800c2fc <xQueueReceiveFromISR>
 800b23c:	4603      	mov	r3, r0
 800b23e:	2b01      	cmp	r3, #1
 800b240:	d003      	beq.n	800b24a <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800b242:	f06f 0302 	mvn.w	r3, #2
 800b246:	617b      	str	r3, [r7, #20]
 800b248:	e01c      	b.n	800b284 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800b24a:	68bb      	ldr	r3, [r7, #8]
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	d019      	beq.n	800b284 <osSemaphoreAcquire+0x94>
 800b250:	4b0f      	ldr	r3, [pc, #60]	@ (800b290 <osSemaphoreAcquire+0xa0>)
 800b252:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b256:	601a      	str	r2, [r3, #0]
 800b258:	f3bf 8f4f 	dsb	sy
 800b25c:	f3bf 8f6f 	isb	sy
 800b260:	e010      	b.n	800b284 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800b262:	6839      	ldr	r1, [r7, #0]
 800b264:	6938      	ldr	r0, [r7, #16]
 800b266:	f000 ff39 	bl	800c0dc <xQueueSemaphoreTake>
 800b26a:	4603      	mov	r3, r0
 800b26c:	2b01      	cmp	r3, #1
 800b26e:	d009      	beq.n	800b284 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800b270:	683b      	ldr	r3, [r7, #0]
 800b272:	2b00      	cmp	r3, #0
 800b274:	d003      	beq.n	800b27e <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800b276:	f06f 0301 	mvn.w	r3, #1
 800b27a:	617b      	str	r3, [r7, #20]
 800b27c:	e002      	b.n	800b284 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800b27e:	f06f 0302 	mvn.w	r3, #2
 800b282:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800b284:	697b      	ldr	r3, [r7, #20]
}
 800b286:	4618      	mov	r0, r3
 800b288:	3718      	adds	r7, #24
 800b28a:	46bd      	mov	sp, r7
 800b28c:	bd80      	pop	{r7, pc}
 800b28e:	bf00      	nop
 800b290:	e000ed04 	.word	0xe000ed04

0800b294 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800b294:	b580      	push	{r7, lr}
 800b296:	b086      	sub	sp, #24
 800b298:	af00      	add	r7, sp, #0
 800b29a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800b2a0:	2300      	movs	r3, #0
 800b2a2:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800b2a4:	693b      	ldr	r3, [r7, #16]
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	d103      	bne.n	800b2b2 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800b2aa:	f06f 0303 	mvn.w	r3, #3
 800b2ae:	617b      	str	r3, [r7, #20]
 800b2b0:	e02c      	b.n	800b30c <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b2b2:	f3ef 8305 	mrs	r3, IPSR
 800b2b6:	60fb      	str	r3, [r7, #12]
  return(result);
 800b2b8:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	d01a      	beq.n	800b2f4 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800b2be:	2300      	movs	r3, #0
 800b2c0:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800b2c2:	f107 0308 	add.w	r3, r7, #8
 800b2c6:	4619      	mov	r1, r3
 800b2c8:	6938      	ldr	r0, [r7, #16]
 800b2ca:	f000 fd95 	bl	800bdf8 <xQueueGiveFromISR>
 800b2ce:	4603      	mov	r3, r0
 800b2d0:	2b01      	cmp	r3, #1
 800b2d2:	d003      	beq.n	800b2dc <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 800b2d4:	f06f 0302 	mvn.w	r3, #2
 800b2d8:	617b      	str	r3, [r7, #20]
 800b2da:	e017      	b.n	800b30c <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800b2dc:	68bb      	ldr	r3, [r7, #8]
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d014      	beq.n	800b30c <osSemaphoreRelease+0x78>
 800b2e2:	4b0d      	ldr	r3, [pc, #52]	@ (800b318 <osSemaphoreRelease+0x84>)
 800b2e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b2e8:	601a      	str	r2, [r3, #0]
 800b2ea:	f3bf 8f4f 	dsb	sy
 800b2ee:	f3bf 8f6f 	isb	sy
 800b2f2:	e00b      	b.n	800b30c <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800b2f4:	2300      	movs	r3, #0
 800b2f6:	2200      	movs	r2, #0
 800b2f8:	2100      	movs	r1, #0
 800b2fa:	6938      	ldr	r0, [r7, #16]
 800b2fc:	f000 fbdc 	bl	800bab8 <xQueueGenericSend>
 800b300:	4603      	mov	r3, r0
 800b302:	2b01      	cmp	r3, #1
 800b304:	d002      	beq.n	800b30c <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800b306:	f06f 0302 	mvn.w	r3, #2
 800b30a:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800b30c:	697b      	ldr	r3, [r7, #20]
}
 800b30e:	4618      	mov	r0, r3
 800b310:	3718      	adds	r7, #24
 800b312:	46bd      	mov	sp, r7
 800b314:	bd80      	pop	{r7, pc}
 800b316:	bf00      	nop
 800b318:	e000ed04 	.word	0xe000ed04

0800b31c <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800b31c:	b580      	push	{r7, lr}
 800b31e:	b08a      	sub	sp, #40	@ 0x28
 800b320:	af02      	add	r7, sp, #8
 800b322:	60f8      	str	r0, [r7, #12]
 800b324:	60b9      	str	r1, [r7, #8]
 800b326:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800b328:	2300      	movs	r3, #0
 800b32a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b32c:	f3ef 8305 	mrs	r3, IPSR
 800b330:	613b      	str	r3, [r7, #16]
  return(result);
 800b332:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800b334:	2b00      	cmp	r3, #0
 800b336:	d15f      	bne.n	800b3f8 <osMessageQueueNew+0xdc>
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d05c      	beq.n	800b3f8 <osMessageQueueNew+0xdc>
 800b33e:	68bb      	ldr	r3, [r7, #8]
 800b340:	2b00      	cmp	r3, #0
 800b342:	d059      	beq.n	800b3f8 <osMessageQueueNew+0xdc>
    mem = -1;
 800b344:	f04f 33ff 	mov.w	r3, #4294967295
 800b348:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	d029      	beq.n	800b3a4 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	689b      	ldr	r3, [r3, #8]
 800b354:	2b00      	cmp	r3, #0
 800b356:	d012      	beq.n	800b37e <osMessageQueueNew+0x62>
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	68db      	ldr	r3, [r3, #12]
 800b35c:	2b4f      	cmp	r3, #79	@ 0x4f
 800b35e:	d90e      	bls.n	800b37e <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800b364:	2b00      	cmp	r3, #0
 800b366:	d00a      	beq.n	800b37e <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	695a      	ldr	r2, [r3, #20]
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	68b9      	ldr	r1, [r7, #8]
 800b370:	fb01 f303 	mul.w	r3, r1, r3
 800b374:	429a      	cmp	r2, r3
 800b376:	d302      	bcc.n	800b37e <osMessageQueueNew+0x62>
        mem = 1;
 800b378:	2301      	movs	r3, #1
 800b37a:	61bb      	str	r3, [r7, #24]
 800b37c:	e014      	b.n	800b3a8 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	689b      	ldr	r3, [r3, #8]
 800b382:	2b00      	cmp	r3, #0
 800b384:	d110      	bne.n	800b3a8 <osMessageQueueNew+0x8c>
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	68db      	ldr	r3, [r3, #12]
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d10c      	bne.n	800b3a8 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800b392:	2b00      	cmp	r3, #0
 800b394:	d108      	bne.n	800b3a8 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	695b      	ldr	r3, [r3, #20]
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	d104      	bne.n	800b3a8 <osMessageQueueNew+0x8c>
          mem = 0;
 800b39e:	2300      	movs	r3, #0
 800b3a0:	61bb      	str	r3, [r7, #24]
 800b3a2:	e001      	b.n	800b3a8 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800b3a4:	2300      	movs	r3, #0
 800b3a6:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800b3a8:	69bb      	ldr	r3, [r7, #24]
 800b3aa:	2b01      	cmp	r3, #1
 800b3ac:	d10b      	bne.n	800b3c6 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	691a      	ldr	r2, [r3, #16]
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	689b      	ldr	r3, [r3, #8]
 800b3b6:	2100      	movs	r1, #0
 800b3b8:	9100      	str	r1, [sp, #0]
 800b3ba:	68b9      	ldr	r1, [r7, #8]
 800b3bc:	68f8      	ldr	r0, [r7, #12]
 800b3be:	f000 fa31 	bl	800b824 <xQueueGenericCreateStatic>
 800b3c2:	61f8      	str	r0, [r7, #28]
 800b3c4:	e008      	b.n	800b3d8 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800b3c6:	69bb      	ldr	r3, [r7, #24]
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d105      	bne.n	800b3d8 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800b3cc:	2200      	movs	r2, #0
 800b3ce:	68b9      	ldr	r1, [r7, #8]
 800b3d0:	68f8      	ldr	r0, [r7, #12]
 800b3d2:	f000 faa4 	bl	800b91e <xQueueGenericCreate>
 800b3d6:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800b3d8:	69fb      	ldr	r3, [r7, #28]
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d00c      	beq.n	800b3f8 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d003      	beq.n	800b3ec <osMessageQueueNew+0xd0>
        name = attr->name;
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	617b      	str	r3, [r7, #20]
 800b3ea:	e001      	b.n	800b3f0 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800b3ec:	2300      	movs	r3, #0
 800b3ee:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800b3f0:	6979      	ldr	r1, [r7, #20]
 800b3f2:	69f8      	ldr	r0, [r7, #28]
 800b3f4:	f001 f950 	bl	800c698 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800b3f8:	69fb      	ldr	r3, [r7, #28]
}
 800b3fa:	4618      	mov	r0, r3
 800b3fc:	3720      	adds	r7, #32
 800b3fe:	46bd      	mov	sp, r7
 800b400:	bd80      	pop	{r7, pc}
	...

0800b404 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800b404:	b580      	push	{r7, lr}
 800b406:	b088      	sub	sp, #32
 800b408:	af00      	add	r7, sp, #0
 800b40a:	60f8      	str	r0, [r7, #12]
 800b40c:	60b9      	str	r1, [r7, #8]
 800b40e:	603b      	str	r3, [r7, #0]
 800b410:	4613      	mov	r3, r2
 800b412:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800b418:	2300      	movs	r3, #0
 800b41a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b41c:	f3ef 8305 	mrs	r3, IPSR
 800b420:	617b      	str	r3, [r7, #20]
  return(result);
 800b422:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800b424:	2b00      	cmp	r3, #0
 800b426:	d028      	beq.n	800b47a <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800b428:	69bb      	ldr	r3, [r7, #24]
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	d005      	beq.n	800b43a <osMessageQueuePut+0x36>
 800b42e:	68bb      	ldr	r3, [r7, #8]
 800b430:	2b00      	cmp	r3, #0
 800b432:	d002      	beq.n	800b43a <osMessageQueuePut+0x36>
 800b434:	683b      	ldr	r3, [r7, #0]
 800b436:	2b00      	cmp	r3, #0
 800b438:	d003      	beq.n	800b442 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800b43a:	f06f 0303 	mvn.w	r3, #3
 800b43e:	61fb      	str	r3, [r7, #28]
 800b440:	e038      	b.n	800b4b4 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800b442:	2300      	movs	r3, #0
 800b444:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800b446:	f107 0210 	add.w	r2, r7, #16
 800b44a:	2300      	movs	r3, #0
 800b44c:	68b9      	ldr	r1, [r7, #8]
 800b44e:	69b8      	ldr	r0, [r7, #24]
 800b450:	f000 fc34 	bl	800bcbc <xQueueGenericSendFromISR>
 800b454:	4603      	mov	r3, r0
 800b456:	2b01      	cmp	r3, #1
 800b458:	d003      	beq.n	800b462 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800b45a:	f06f 0302 	mvn.w	r3, #2
 800b45e:	61fb      	str	r3, [r7, #28]
 800b460:	e028      	b.n	800b4b4 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800b462:	693b      	ldr	r3, [r7, #16]
 800b464:	2b00      	cmp	r3, #0
 800b466:	d025      	beq.n	800b4b4 <osMessageQueuePut+0xb0>
 800b468:	4b15      	ldr	r3, [pc, #84]	@ (800b4c0 <osMessageQueuePut+0xbc>)
 800b46a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b46e:	601a      	str	r2, [r3, #0]
 800b470:	f3bf 8f4f 	dsb	sy
 800b474:	f3bf 8f6f 	isb	sy
 800b478:	e01c      	b.n	800b4b4 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800b47a:	69bb      	ldr	r3, [r7, #24]
 800b47c:	2b00      	cmp	r3, #0
 800b47e:	d002      	beq.n	800b486 <osMessageQueuePut+0x82>
 800b480:	68bb      	ldr	r3, [r7, #8]
 800b482:	2b00      	cmp	r3, #0
 800b484:	d103      	bne.n	800b48e <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800b486:	f06f 0303 	mvn.w	r3, #3
 800b48a:	61fb      	str	r3, [r7, #28]
 800b48c:	e012      	b.n	800b4b4 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800b48e:	2300      	movs	r3, #0
 800b490:	683a      	ldr	r2, [r7, #0]
 800b492:	68b9      	ldr	r1, [r7, #8]
 800b494:	69b8      	ldr	r0, [r7, #24]
 800b496:	f000 fb0f 	bl	800bab8 <xQueueGenericSend>
 800b49a:	4603      	mov	r3, r0
 800b49c:	2b01      	cmp	r3, #1
 800b49e:	d009      	beq.n	800b4b4 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800b4a0:	683b      	ldr	r3, [r7, #0]
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d003      	beq.n	800b4ae <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800b4a6:	f06f 0301 	mvn.w	r3, #1
 800b4aa:	61fb      	str	r3, [r7, #28]
 800b4ac:	e002      	b.n	800b4b4 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800b4ae:	f06f 0302 	mvn.w	r3, #2
 800b4b2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800b4b4:	69fb      	ldr	r3, [r7, #28]
}
 800b4b6:	4618      	mov	r0, r3
 800b4b8:	3720      	adds	r7, #32
 800b4ba:	46bd      	mov	sp, r7
 800b4bc:	bd80      	pop	{r7, pc}
 800b4be:	bf00      	nop
 800b4c0:	e000ed04 	.word	0xe000ed04

0800b4c4 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800b4c4:	b580      	push	{r7, lr}
 800b4c6:	b088      	sub	sp, #32
 800b4c8:	af00      	add	r7, sp, #0
 800b4ca:	60f8      	str	r0, [r7, #12]
 800b4cc:	60b9      	str	r1, [r7, #8]
 800b4ce:	607a      	str	r2, [r7, #4]
 800b4d0:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800b4d2:	68fb      	ldr	r3, [r7, #12]
 800b4d4:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800b4d6:	2300      	movs	r3, #0
 800b4d8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b4da:	f3ef 8305 	mrs	r3, IPSR
 800b4de:	617b      	str	r3, [r7, #20]
  return(result);
 800b4e0:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d028      	beq.n	800b538 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800b4e6:	69bb      	ldr	r3, [r7, #24]
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	d005      	beq.n	800b4f8 <osMessageQueueGet+0x34>
 800b4ec:	68bb      	ldr	r3, [r7, #8]
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	d002      	beq.n	800b4f8 <osMessageQueueGet+0x34>
 800b4f2:	683b      	ldr	r3, [r7, #0]
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	d003      	beq.n	800b500 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800b4f8:	f06f 0303 	mvn.w	r3, #3
 800b4fc:	61fb      	str	r3, [r7, #28]
 800b4fe:	e037      	b.n	800b570 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800b500:	2300      	movs	r3, #0
 800b502:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800b504:	f107 0310 	add.w	r3, r7, #16
 800b508:	461a      	mov	r2, r3
 800b50a:	68b9      	ldr	r1, [r7, #8]
 800b50c:	69b8      	ldr	r0, [r7, #24]
 800b50e:	f000 fef5 	bl	800c2fc <xQueueReceiveFromISR>
 800b512:	4603      	mov	r3, r0
 800b514:	2b01      	cmp	r3, #1
 800b516:	d003      	beq.n	800b520 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800b518:	f06f 0302 	mvn.w	r3, #2
 800b51c:	61fb      	str	r3, [r7, #28]
 800b51e:	e027      	b.n	800b570 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800b520:	693b      	ldr	r3, [r7, #16]
 800b522:	2b00      	cmp	r3, #0
 800b524:	d024      	beq.n	800b570 <osMessageQueueGet+0xac>
 800b526:	4b15      	ldr	r3, [pc, #84]	@ (800b57c <osMessageQueueGet+0xb8>)
 800b528:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b52c:	601a      	str	r2, [r3, #0]
 800b52e:	f3bf 8f4f 	dsb	sy
 800b532:	f3bf 8f6f 	isb	sy
 800b536:	e01b      	b.n	800b570 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800b538:	69bb      	ldr	r3, [r7, #24]
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d002      	beq.n	800b544 <osMessageQueueGet+0x80>
 800b53e:	68bb      	ldr	r3, [r7, #8]
 800b540:	2b00      	cmp	r3, #0
 800b542:	d103      	bne.n	800b54c <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800b544:	f06f 0303 	mvn.w	r3, #3
 800b548:	61fb      	str	r3, [r7, #28]
 800b54a:	e011      	b.n	800b570 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800b54c:	683a      	ldr	r2, [r7, #0]
 800b54e:	68b9      	ldr	r1, [r7, #8]
 800b550:	69b8      	ldr	r0, [r7, #24]
 800b552:	f000 fce1 	bl	800bf18 <xQueueReceive>
 800b556:	4603      	mov	r3, r0
 800b558:	2b01      	cmp	r3, #1
 800b55a:	d009      	beq.n	800b570 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800b55c:	683b      	ldr	r3, [r7, #0]
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d003      	beq.n	800b56a <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800b562:	f06f 0301 	mvn.w	r3, #1
 800b566:	61fb      	str	r3, [r7, #28]
 800b568:	e002      	b.n	800b570 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800b56a:	f06f 0302 	mvn.w	r3, #2
 800b56e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800b570:	69fb      	ldr	r3, [r7, #28]
}
 800b572:	4618      	mov	r0, r3
 800b574:	3720      	adds	r7, #32
 800b576:	46bd      	mov	sp, r7
 800b578:	bd80      	pop	{r7, pc}
 800b57a:	bf00      	nop
 800b57c:	e000ed04 	.word	0xe000ed04

0800b580 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800b580:	b480      	push	{r7}
 800b582:	b085      	sub	sp, #20
 800b584:	af00      	add	r7, sp, #0
 800b586:	60f8      	str	r0, [r7, #12]
 800b588:	60b9      	str	r1, [r7, #8]
 800b58a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	4a07      	ldr	r2, [pc, #28]	@ (800b5ac <vApplicationGetIdleTaskMemory+0x2c>)
 800b590:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800b592:	68bb      	ldr	r3, [r7, #8]
 800b594:	4a06      	ldr	r2, [pc, #24]	@ (800b5b0 <vApplicationGetIdleTaskMemory+0x30>)
 800b596:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	2280      	movs	r2, #128	@ 0x80
 800b59c:	601a      	str	r2, [r3, #0]
}
 800b59e:	bf00      	nop
 800b5a0:	3714      	adds	r7, #20
 800b5a2:	46bd      	mov	sp, r7
 800b5a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5a8:	4770      	bx	lr
 800b5aa:	bf00      	nop
 800b5ac:	20000c20 	.word	0x20000c20
 800b5b0:	20000cc8 	.word	0x20000cc8

0800b5b4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800b5b4:	b480      	push	{r7}
 800b5b6:	b085      	sub	sp, #20
 800b5b8:	af00      	add	r7, sp, #0
 800b5ba:	60f8      	str	r0, [r7, #12]
 800b5bc:	60b9      	str	r1, [r7, #8]
 800b5be:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800b5c0:	68fb      	ldr	r3, [r7, #12]
 800b5c2:	4a07      	ldr	r2, [pc, #28]	@ (800b5e0 <vApplicationGetTimerTaskMemory+0x2c>)
 800b5c4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800b5c6:	68bb      	ldr	r3, [r7, #8]
 800b5c8:	4a06      	ldr	r2, [pc, #24]	@ (800b5e4 <vApplicationGetTimerTaskMemory+0x30>)
 800b5ca:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b5d2:	601a      	str	r2, [r3, #0]
}
 800b5d4:	bf00      	nop
 800b5d6:	3714      	adds	r7, #20
 800b5d8:	46bd      	mov	sp, r7
 800b5da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5de:	4770      	bx	lr
 800b5e0:	20000ec8 	.word	0x20000ec8
 800b5e4:	20000f70 	.word	0x20000f70

0800b5e8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b5e8:	b480      	push	{r7}
 800b5ea:	b083      	sub	sp, #12
 800b5ec:	af00      	add	r7, sp, #0
 800b5ee:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	f103 0208 	add.w	r2, r3, #8
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	f04f 32ff 	mov.w	r2, #4294967295
 800b600:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	f103 0208 	add.w	r2, r3, #8
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	f103 0208 	add.w	r2, r3, #8
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	2200      	movs	r2, #0
 800b61a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b61c:	bf00      	nop
 800b61e:	370c      	adds	r7, #12
 800b620:	46bd      	mov	sp, r7
 800b622:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b626:	4770      	bx	lr

0800b628 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b628:	b480      	push	{r7}
 800b62a:	b083      	sub	sp, #12
 800b62c:	af00      	add	r7, sp, #0
 800b62e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	2200      	movs	r2, #0
 800b634:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b636:	bf00      	nop
 800b638:	370c      	adds	r7, #12
 800b63a:	46bd      	mov	sp, r7
 800b63c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b640:	4770      	bx	lr

0800b642 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b642:	b480      	push	{r7}
 800b644:	b085      	sub	sp, #20
 800b646:	af00      	add	r7, sp, #0
 800b648:	6078      	str	r0, [r7, #4]
 800b64a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	685b      	ldr	r3, [r3, #4]
 800b650:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b652:	683b      	ldr	r3, [r7, #0]
 800b654:	68fa      	ldr	r2, [r7, #12]
 800b656:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	689a      	ldr	r2, [r3, #8]
 800b65c:	683b      	ldr	r3, [r7, #0]
 800b65e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b660:	68fb      	ldr	r3, [r7, #12]
 800b662:	689b      	ldr	r3, [r3, #8]
 800b664:	683a      	ldr	r2, [r7, #0]
 800b666:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b668:	68fb      	ldr	r3, [r7, #12]
 800b66a:	683a      	ldr	r2, [r7, #0]
 800b66c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b66e:	683b      	ldr	r3, [r7, #0]
 800b670:	687a      	ldr	r2, [r7, #4]
 800b672:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	681b      	ldr	r3, [r3, #0]
 800b678:	1c5a      	adds	r2, r3, #1
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	601a      	str	r2, [r3, #0]
}
 800b67e:	bf00      	nop
 800b680:	3714      	adds	r7, #20
 800b682:	46bd      	mov	sp, r7
 800b684:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b688:	4770      	bx	lr

0800b68a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b68a:	b480      	push	{r7}
 800b68c:	b085      	sub	sp, #20
 800b68e:	af00      	add	r7, sp, #0
 800b690:	6078      	str	r0, [r7, #4]
 800b692:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b694:	683b      	ldr	r3, [r7, #0]
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b69a:	68bb      	ldr	r3, [r7, #8]
 800b69c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b6a0:	d103      	bne.n	800b6aa <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	691b      	ldr	r3, [r3, #16]
 800b6a6:	60fb      	str	r3, [r7, #12]
 800b6a8:	e00c      	b.n	800b6c4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	3308      	adds	r3, #8
 800b6ae:	60fb      	str	r3, [r7, #12]
 800b6b0:	e002      	b.n	800b6b8 <vListInsert+0x2e>
 800b6b2:	68fb      	ldr	r3, [r7, #12]
 800b6b4:	685b      	ldr	r3, [r3, #4]
 800b6b6:	60fb      	str	r3, [r7, #12]
 800b6b8:	68fb      	ldr	r3, [r7, #12]
 800b6ba:	685b      	ldr	r3, [r3, #4]
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	68ba      	ldr	r2, [r7, #8]
 800b6c0:	429a      	cmp	r2, r3
 800b6c2:	d2f6      	bcs.n	800b6b2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b6c4:	68fb      	ldr	r3, [r7, #12]
 800b6c6:	685a      	ldr	r2, [r3, #4]
 800b6c8:	683b      	ldr	r3, [r7, #0]
 800b6ca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b6cc:	683b      	ldr	r3, [r7, #0]
 800b6ce:	685b      	ldr	r3, [r3, #4]
 800b6d0:	683a      	ldr	r2, [r7, #0]
 800b6d2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b6d4:	683b      	ldr	r3, [r7, #0]
 800b6d6:	68fa      	ldr	r2, [r7, #12]
 800b6d8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b6da:	68fb      	ldr	r3, [r7, #12]
 800b6dc:	683a      	ldr	r2, [r7, #0]
 800b6de:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b6e0:	683b      	ldr	r3, [r7, #0]
 800b6e2:	687a      	ldr	r2, [r7, #4]
 800b6e4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	681b      	ldr	r3, [r3, #0]
 800b6ea:	1c5a      	adds	r2, r3, #1
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	601a      	str	r2, [r3, #0]
}
 800b6f0:	bf00      	nop
 800b6f2:	3714      	adds	r7, #20
 800b6f4:	46bd      	mov	sp, r7
 800b6f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6fa:	4770      	bx	lr

0800b6fc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b6fc:	b480      	push	{r7}
 800b6fe:	b085      	sub	sp, #20
 800b700:	af00      	add	r7, sp, #0
 800b702:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	691b      	ldr	r3, [r3, #16]
 800b708:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	685b      	ldr	r3, [r3, #4]
 800b70e:	687a      	ldr	r2, [r7, #4]
 800b710:	6892      	ldr	r2, [r2, #8]
 800b712:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	689b      	ldr	r3, [r3, #8]
 800b718:	687a      	ldr	r2, [r7, #4]
 800b71a:	6852      	ldr	r2, [r2, #4]
 800b71c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b71e:	68fb      	ldr	r3, [r7, #12]
 800b720:	685b      	ldr	r3, [r3, #4]
 800b722:	687a      	ldr	r2, [r7, #4]
 800b724:	429a      	cmp	r2, r3
 800b726:	d103      	bne.n	800b730 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	689a      	ldr	r2, [r3, #8]
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	2200      	movs	r2, #0
 800b734:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b736:	68fb      	ldr	r3, [r7, #12]
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	1e5a      	subs	r2, r3, #1
 800b73c:	68fb      	ldr	r3, [r7, #12]
 800b73e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b740:	68fb      	ldr	r3, [r7, #12]
 800b742:	681b      	ldr	r3, [r3, #0]
}
 800b744:	4618      	mov	r0, r3
 800b746:	3714      	adds	r7, #20
 800b748:	46bd      	mov	sp, r7
 800b74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b74e:	4770      	bx	lr

0800b750 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b750:	b580      	push	{r7, lr}
 800b752:	b084      	sub	sp, #16
 800b754:	af00      	add	r7, sp, #0
 800b756:	6078      	str	r0, [r7, #4]
 800b758:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b75e:	68fb      	ldr	r3, [r7, #12]
 800b760:	2b00      	cmp	r3, #0
 800b762:	d10b      	bne.n	800b77c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b764:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b768:	f383 8811 	msr	BASEPRI, r3
 800b76c:	f3bf 8f6f 	isb	sy
 800b770:	f3bf 8f4f 	dsb	sy
 800b774:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b776:	bf00      	nop
 800b778:	bf00      	nop
 800b77a:	e7fd      	b.n	800b778 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800b77c:	f002 fcdc 	bl	800e138 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b780:	68fb      	ldr	r3, [r7, #12]
 800b782:	681a      	ldr	r2, [r3, #0]
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b788:	68f9      	ldr	r1, [r7, #12]
 800b78a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800b78c:	fb01 f303 	mul.w	r3, r1, r3
 800b790:	441a      	add	r2, r3
 800b792:	68fb      	ldr	r3, [r7, #12]
 800b794:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	2200      	movs	r2, #0
 800b79a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	681a      	ldr	r2, [r3, #0]
 800b7a0:	68fb      	ldr	r3, [r7, #12]
 800b7a2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b7a4:	68fb      	ldr	r3, [r7, #12]
 800b7a6:	681a      	ldr	r2, [r3, #0]
 800b7a8:	68fb      	ldr	r3, [r7, #12]
 800b7aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b7ac:	3b01      	subs	r3, #1
 800b7ae:	68f9      	ldr	r1, [r7, #12]
 800b7b0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800b7b2:	fb01 f303 	mul.w	r3, r1, r3
 800b7b6:	441a      	add	r2, r3
 800b7b8:	68fb      	ldr	r3, [r7, #12]
 800b7ba:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b7bc:	68fb      	ldr	r3, [r7, #12]
 800b7be:	22ff      	movs	r2, #255	@ 0xff
 800b7c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	22ff      	movs	r2, #255	@ 0xff
 800b7c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800b7cc:	683b      	ldr	r3, [r7, #0]
 800b7ce:	2b00      	cmp	r3, #0
 800b7d0:	d114      	bne.n	800b7fc <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b7d2:	68fb      	ldr	r3, [r7, #12]
 800b7d4:	691b      	ldr	r3, [r3, #16]
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	d01a      	beq.n	800b810 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	3310      	adds	r3, #16
 800b7de:	4618      	mov	r0, r3
 800b7e0:	f001 fc74 	bl	800d0cc <xTaskRemoveFromEventList>
 800b7e4:	4603      	mov	r3, r0
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	d012      	beq.n	800b810 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b7ea:	4b0d      	ldr	r3, [pc, #52]	@ (800b820 <xQueueGenericReset+0xd0>)
 800b7ec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b7f0:	601a      	str	r2, [r3, #0]
 800b7f2:	f3bf 8f4f 	dsb	sy
 800b7f6:	f3bf 8f6f 	isb	sy
 800b7fa:	e009      	b.n	800b810 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b7fc:	68fb      	ldr	r3, [r7, #12]
 800b7fe:	3310      	adds	r3, #16
 800b800:	4618      	mov	r0, r3
 800b802:	f7ff fef1 	bl	800b5e8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b806:	68fb      	ldr	r3, [r7, #12]
 800b808:	3324      	adds	r3, #36	@ 0x24
 800b80a:	4618      	mov	r0, r3
 800b80c:	f7ff feec 	bl	800b5e8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b810:	f002 fcc4 	bl	800e19c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b814:	2301      	movs	r3, #1
}
 800b816:	4618      	mov	r0, r3
 800b818:	3710      	adds	r7, #16
 800b81a:	46bd      	mov	sp, r7
 800b81c:	bd80      	pop	{r7, pc}
 800b81e:	bf00      	nop
 800b820:	e000ed04 	.word	0xe000ed04

0800b824 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b824:	b580      	push	{r7, lr}
 800b826:	b08e      	sub	sp, #56	@ 0x38
 800b828:	af02      	add	r7, sp, #8
 800b82a:	60f8      	str	r0, [r7, #12]
 800b82c:	60b9      	str	r1, [r7, #8]
 800b82e:	607a      	str	r2, [r7, #4]
 800b830:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b832:	68fb      	ldr	r3, [r7, #12]
 800b834:	2b00      	cmp	r3, #0
 800b836:	d10b      	bne.n	800b850 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800b838:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b83c:	f383 8811 	msr	BASEPRI, r3
 800b840:	f3bf 8f6f 	isb	sy
 800b844:	f3bf 8f4f 	dsb	sy
 800b848:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b84a:	bf00      	nop
 800b84c:	bf00      	nop
 800b84e:	e7fd      	b.n	800b84c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b850:	683b      	ldr	r3, [r7, #0]
 800b852:	2b00      	cmp	r3, #0
 800b854:	d10b      	bne.n	800b86e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800b856:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b85a:	f383 8811 	msr	BASEPRI, r3
 800b85e:	f3bf 8f6f 	isb	sy
 800b862:	f3bf 8f4f 	dsb	sy
 800b866:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b868:	bf00      	nop
 800b86a:	bf00      	nop
 800b86c:	e7fd      	b.n	800b86a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	2b00      	cmp	r3, #0
 800b872:	d002      	beq.n	800b87a <xQueueGenericCreateStatic+0x56>
 800b874:	68bb      	ldr	r3, [r7, #8]
 800b876:	2b00      	cmp	r3, #0
 800b878:	d001      	beq.n	800b87e <xQueueGenericCreateStatic+0x5a>
 800b87a:	2301      	movs	r3, #1
 800b87c:	e000      	b.n	800b880 <xQueueGenericCreateStatic+0x5c>
 800b87e:	2300      	movs	r3, #0
 800b880:	2b00      	cmp	r3, #0
 800b882:	d10b      	bne.n	800b89c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800b884:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b888:	f383 8811 	msr	BASEPRI, r3
 800b88c:	f3bf 8f6f 	isb	sy
 800b890:	f3bf 8f4f 	dsb	sy
 800b894:	623b      	str	r3, [r7, #32]
}
 800b896:	bf00      	nop
 800b898:	bf00      	nop
 800b89a:	e7fd      	b.n	800b898 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d102      	bne.n	800b8a8 <xQueueGenericCreateStatic+0x84>
 800b8a2:	68bb      	ldr	r3, [r7, #8]
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d101      	bne.n	800b8ac <xQueueGenericCreateStatic+0x88>
 800b8a8:	2301      	movs	r3, #1
 800b8aa:	e000      	b.n	800b8ae <xQueueGenericCreateStatic+0x8a>
 800b8ac:	2300      	movs	r3, #0
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	d10b      	bne.n	800b8ca <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800b8b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8b6:	f383 8811 	msr	BASEPRI, r3
 800b8ba:	f3bf 8f6f 	isb	sy
 800b8be:	f3bf 8f4f 	dsb	sy
 800b8c2:	61fb      	str	r3, [r7, #28]
}
 800b8c4:	bf00      	nop
 800b8c6:	bf00      	nop
 800b8c8:	e7fd      	b.n	800b8c6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b8ca:	2350      	movs	r3, #80	@ 0x50
 800b8cc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b8ce:	697b      	ldr	r3, [r7, #20]
 800b8d0:	2b50      	cmp	r3, #80	@ 0x50
 800b8d2:	d00b      	beq.n	800b8ec <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800b8d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8d8:	f383 8811 	msr	BASEPRI, r3
 800b8dc:	f3bf 8f6f 	isb	sy
 800b8e0:	f3bf 8f4f 	dsb	sy
 800b8e4:	61bb      	str	r3, [r7, #24]
}
 800b8e6:	bf00      	nop
 800b8e8:	bf00      	nop
 800b8ea:	e7fd      	b.n	800b8e8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b8ec:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b8ee:	683b      	ldr	r3, [r7, #0]
 800b8f0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800b8f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	d00d      	beq.n	800b914 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b8f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b8fa:	2201      	movs	r2, #1
 800b8fc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b900:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800b904:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b906:	9300      	str	r3, [sp, #0]
 800b908:	4613      	mov	r3, r2
 800b90a:	687a      	ldr	r2, [r7, #4]
 800b90c:	68b9      	ldr	r1, [r7, #8]
 800b90e:	68f8      	ldr	r0, [r7, #12]
 800b910:	f000 f840 	bl	800b994 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b914:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800b916:	4618      	mov	r0, r3
 800b918:	3730      	adds	r7, #48	@ 0x30
 800b91a:	46bd      	mov	sp, r7
 800b91c:	bd80      	pop	{r7, pc}

0800b91e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800b91e:	b580      	push	{r7, lr}
 800b920:	b08a      	sub	sp, #40	@ 0x28
 800b922:	af02      	add	r7, sp, #8
 800b924:	60f8      	str	r0, [r7, #12]
 800b926:	60b9      	str	r1, [r7, #8]
 800b928:	4613      	mov	r3, r2
 800b92a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b92c:	68fb      	ldr	r3, [r7, #12]
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d10b      	bne.n	800b94a <xQueueGenericCreate+0x2c>
	__asm volatile
 800b932:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b936:	f383 8811 	msr	BASEPRI, r3
 800b93a:	f3bf 8f6f 	isb	sy
 800b93e:	f3bf 8f4f 	dsb	sy
 800b942:	613b      	str	r3, [r7, #16]
}
 800b944:	bf00      	nop
 800b946:	bf00      	nop
 800b948:	e7fd      	b.n	800b946 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b94a:	68fb      	ldr	r3, [r7, #12]
 800b94c:	68ba      	ldr	r2, [r7, #8]
 800b94e:	fb02 f303 	mul.w	r3, r2, r3
 800b952:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800b954:	69fb      	ldr	r3, [r7, #28]
 800b956:	3350      	adds	r3, #80	@ 0x50
 800b958:	4618      	mov	r0, r3
 800b95a:	f002 fd0f 	bl	800e37c <pvPortMalloc>
 800b95e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800b960:	69bb      	ldr	r3, [r7, #24]
 800b962:	2b00      	cmp	r3, #0
 800b964:	d011      	beq.n	800b98a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800b966:	69bb      	ldr	r3, [r7, #24]
 800b968:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b96a:	697b      	ldr	r3, [r7, #20]
 800b96c:	3350      	adds	r3, #80	@ 0x50
 800b96e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800b970:	69bb      	ldr	r3, [r7, #24]
 800b972:	2200      	movs	r2, #0
 800b974:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b978:	79fa      	ldrb	r2, [r7, #7]
 800b97a:	69bb      	ldr	r3, [r7, #24]
 800b97c:	9300      	str	r3, [sp, #0]
 800b97e:	4613      	mov	r3, r2
 800b980:	697a      	ldr	r2, [r7, #20]
 800b982:	68b9      	ldr	r1, [r7, #8]
 800b984:	68f8      	ldr	r0, [r7, #12]
 800b986:	f000 f805 	bl	800b994 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b98a:	69bb      	ldr	r3, [r7, #24]
	}
 800b98c:	4618      	mov	r0, r3
 800b98e:	3720      	adds	r7, #32
 800b990:	46bd      	mov	sp, r7
 800b992:	bd80      	pop	{r7, pc}

0800b994 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b994:	b580      	push	{r7, lr}
 800b996:	b084      	sub	sp, #16
 800b998:	af00      	add	r7, sp, #0
 800b99a:	60f8      	str	r0, [r7, #12]
 800b99c:	60b9      	str	r1, [r7, #8]
 800b99e:	607a      	str	r2, [r7, #4]
 800b9a0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b9a2:	68bb      	ldr	r3, [r7, #8]
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d103      	bne.n	800b9b0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b9a8:	69bb      	ldr	r3, [r7, #24]
 800b9aa:	69ba      	ldr	r2, [r7, #24]
 800b9ac:	601a      	str	r2, [r3, #0]
 800b9ae:	e002      	b.n	800b9b6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b9b0:	69bb      	ldr	r3, [r7, #24]
 800b9b2:	687a      	ldr	r2, [r7, #4]
 800b9b4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b9b6:	69bb      	ldr	r3, [r7, #24]
 800b9b8:	68fa      	ldr	r2, [r7, #12]
 800b9ba:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b9bc:	69bb      	ldr	r3, [r7, #24]
 800b9be:	68ba      	ldr	r2, [r7, #8]
 800b9c0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b9c2:	2101      	movs	r1, #1
 800b9c4:	69b8      	ldr	r0, [r7, #24]
 800b9c6:	f7ff fec3 	bl	800b750 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800b9ca:	69bb      	ldr	r3, [r7, #24]
 800b9cc:	78fa      	ldrb	r2, [r7, #3]
 800b9ce:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b9d2:	bf00      	nop
 800b9d4:	3710      	adds	r7, #16
 800b9d6:	46bd      	mov	sp, r7
 800b9d8:	bd80      	pop	{r7, pc}

0800b9da <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800b9da:	b580      	push	{r7, lr}
 800b9dc:	b08a      	sub	sp, #40	@ 0x28
 800b9de:	af02      	add	r7, sp, #8
 800b9e0:	60f8      	str	r0, [r7, #12]
 800b9e2:	60b9      	str	r1, [r7, #8]
 800b9e4:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800b9e6:	68fb      	ldr	r3, [r7, #12]
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d10b      	bne.n	800ba04 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 800b9ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9f0:	f383 8811 	msr	BASEPRI, r3
 800b9f4:	f3bf 8f6f 	isb	sy
 800b9f8:	f3bf 8f4f 	dsb	sy
 800b9fc:	61bb      	str	r3, [r7, #24]
}
 800b9fe:	bf00      	nop
 800ba00:	bf00      	nop
 800ba02:	e7fd      	b.n	800ba00 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800ba04:	68ba      	ldr	r2, [r7, #8]
 800ba06:	68fb      	ldr	r3, [r7, #12]
 800ba08:	429a      	cmp	r2, r3
 800ba0a:	d90b      	bls.n	800ba24 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 800ba0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba10:	f383 8811 	msr	BASEPRI, r3
 800ba14:	f3bf 8f6f 	isb	sy
 800ba18:	f3bf 8f4f 	dsb	sy
 800ba1c:	617b      	str	r3, [r7, #20]
}
 800ba1e:	bf00      	nop
 800ba20:	bf00      	nop
 800ba22:	e7fd      	b.n	800ba20 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800ba24:	2302      	movs	r3, #2
 800ba26:	9300      	str	r3, [sp, #0]
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	2200      	movs	r2, #0
 800ba2c:	2100      	movs	r1, #0
 800ba2e:	68f8      	ldr	r0, [r7, #12]
 800ba30:	f7ff fef8 	bl	800b824 <xQueueGenericCreateStatic>
 800ba34:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800ba36:	69fb      	ldr	r3, [r7, #28]
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d002      	beq.n	800ba42 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800ba3c:	69fb      	ldr	r3, [r7, #28]
 800ba3e:	68ba      	ldr	r2, [r7, #8]
 800ba40:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800ba42:	69fb      	ldr	r3, [r7, #28]
	}
 800ba44:	4618      	mov	r0, r3
 800ba46:	3720      	adds	r7, #32
 800ba48:	46bd      	mov	sp, r7
 800ba4a:	bd80      	pop	{r7, pc}

0800ba4c <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800ba4c:	b580      	push	{r7, lr}
 800ba4e:	b086      	sub	sp, #24
 800ba50:	af00      	add	r7, sp, #0
 800ba52:	6078      	str	r0, [r7, #4]
 800ba54:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	d10b      	bne.n	800ba74 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 800ba5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba60:	f383 8811 	msr	BASEPRI, r3
 800ba64:	f3bf 8f6f 	isb	sy
 800ba68:	f3bf 8f4f 	dsb	sy
 800ba6c:	613b      	str	r3, [r7, #16]
}
 800ba6e:	bf00      	nop
 800ba70:	bf00      	nop
 800ba72:	e7fd      	b.n	800ba70 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800ba74:	683a      	ldr	r2, [r7, #0]
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	429a      	cmp	r2, r3
 800ba7a:	d90b      	bls.n	800ba94 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 800ba7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba80:	f383 8811 	msr	BASEPRI, r3
 800ba84:	f3bf 8f6f 	isb	sy
 800ba88:	f3bf 8f4f 	dsb	sy
 800ba8c:	60fb      	str	r3, [r7, #12]
}
 800ba8e:	bf00      	nop
 800ba90:	bf00      	nop
 800ba92:	e7fd      	b.n	800ba90 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800ba94:	2202      	movs	r2, #2
 800ba96:	2100      	movs	r1, #0
 800ba98:	6878      	ldr	r0, [r7, #4]
 800ba9a:	f7ff ff40 	bl	800b91e <xQueueGenericCreate>
 800ba9e:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800baa0:	697b      	ldr	r3, [r7, #20]
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	d002      	beq.n	800baac <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800baa6:	697b      	ldr	r3, [r7, #20]
 800baa8:	683a      	ldr	r2, [r7, #0]
 800baaa:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800baac:	697b      	ldr	r3, [r7, #20]
	}
 800baae:	4618      	mov	r0, r3
 800bab0:	3718      	adds	r7, #24
 800bab2:	46bd      	mov	sp, r7
 800bab4:	bd80      	pop	{r7, pc}
	...

0800bab8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800bab8:	b580      	push	{r7, lr}
 800baba:	b08e      	sub	sp, #56	@ 0x38
 800babc:	af00      	add	r7, sp, #0
 800babe:	60f8      	str	r0, [r7, #12]
 800bac0:	60b9      	str	r1, [r7, #8]
 800bac2:	607a      	str	r2, [r7, #4]
 800bac4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800bac6:	2300      	movs	r3, #0
 800bac8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800bace:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bad0:	2b00      	cmp	r3, #0
 800bad2:	d10b      	bne.n	800baec <xQueueGenericSend+0x34>
	__asm volatile
 800bad4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bad8:	f383 8811 	msr	BASEPRI, r3
 800badc:	f3bf 8f6f 	isb	sy
 800bae0:	f3bf 8f4f 	dsb	sy
 800bae4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800bae6:	bf00      	nop
 800bae8:	bf00      	nop
 800baea:	e7fd      	b.n	800bae8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800baec:	68bb      	ldr	r3, [r7, #8]
 800baee:	2b00      	cmp	r3, #0
 800baf0:	d103      	bne.n	800bafa <xQueueGenericSend+0x42>
 800baf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800baf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	d101      	bne.n	800bafe <xQueueGenericSend+0x46>
 800bafa:	2301      	movs	r3, #1
 800bafc:	e000      	b.n	800bb00 <xQueueGenericSend+0x48>
 800bafe:	2300      	movs	r3, #0
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	d10b      	bne.n	800bb1c <xQueueGenericSend+0x64>
	__asm volatile
 800bb04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb08:	f383 8811 	msr	BASEPRI, r3
 800bb0c:	f3bf 8f6f 	isb	sy
 800bb10:	f3bf 8f4f 	dsb	sy
 800bb14:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800bb16:	bf00      	nop
 800bb18:	bf00      	nop
 800bb1a:	e7fd      	b.n	800bb18 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800bb1c:	683b      	ldr	r3, [r7, #0]
 800bb1e:	2b02      	cmp	r3, #2
 800bb20:	d103      	bne.n	800bb2a <xQueueGenericSend+0x72>
 800bb22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bb26:	2b01      	cmp	r3, #1
 800bb28:	d101      	bne.n	800bb2e <xQueueGenericSend+0x76>
 800bb2a:	2301      	movs	r3, #1
 800bb2c:	e000      	b.n	800bb30 <xQueueGenericSend+0x78>
 800bb2e:	2300      	movs	r3, #0
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	d10b      	bne.n	800bb4c <xQueueGenericSend+0x94>
	__asm volatile
 800bb34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb38:	f383 8811 	msr	BASEPRI, r3
 800bb3c:	f3bf 8f6f 	isb	sy
 800bb40:	f3bf 8f4f 	dsb	sy
 800bb44:	623b      	str	r3, [r7, #32]
}
 800bb46:	bf00      	nop
 800bb48:	bf00      	nop
 800bb4a:	e7fd      	b.n	800bb48 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bb4c:	f001 fc84 	bl	800d458 <xTaskGetSchedulerState>
 800bb50:	4603      	mov	r3, r0
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	d102      	bne.n	800bb5c <xQueueGenericSend+0xa4>
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	2b00      	cmp	r3, #0
 800bb5a:	d101      	bne.n	800bb60 <xQueueGenericSend+0xa8>
 800bb5c:	2301      	movs	r3, #1
 800bb5e:	e000      	b.n	800bb62 <xQueueGenericSend+0xaa>
 800bb60:	2300      	movs	r3, #0
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	d10b      	bne.n	800bb7e <xQueueGenericSend+0xc6>
	__asm volatile
 800bb66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb6a:	f383 8811 	msr	BASEPRI, r3
 800bb6e:	f3bf 8f6f 	isb	sy
 800bb72:	f3bf 8f4f 	dsb	sy
 800bb76:	61fb      	str	r3, [r7, #28]
}
 800bb78:	bf00      	nop
 800bb7a:	bf00      	nop
 800bb7c:	e7fd      	b.n	800bb7a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bb7e:	f002 fadb 	bl	800e138 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800bb82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb84:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bb86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bb8a:	429a      	cmp	r2, r3
 800bb8c:	d302      	bcc.n	800bb94 <xQueueGenericSend+0xdc>
 800bb8e:	683b      	ldr	r3, [r7, #0]
 800bb90:	2b02      	cmp	r3, #2
 800bb92:	d129      	bne.n	800bbe8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800bb94:	683a      	ldr	r2, [r7, #0]
 800bb96:	68b9      	ldr	r1, [r7, #8]
 800bb98:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bb9a:	f000 fc6d 	bl	800c478 <prvCopyDataToQueue>
 800bb9e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bba0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bba2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	d010      	beq.n	800bbca <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bba8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbaa:	3324      	adds	r3, #36	@ 0x24
 800bbac:	4618      	mov	r0, r3
 800bbae:	f001 fa8d 	bl	800d0cc <xTaskRemoveFromEventList>
 800bbb2:	4603      	mov	r3, r0
 800bbb4:	2b00      	cmp	r3, #0
 800bbb6:	d013      	beq.n	800bbe0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800bbb8:	4b3f      	ldr	r3, [pc, #252]	@ (800bcb8 <xQueueGenericSend+0x200>)
 800bbba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bbbe:	601a      	str	r2, [r3, #0]
 800bbc0:	f3bf 8f4f 	dsb	sy
 800bbc4:	f3bf 8f6f 	isb	sy
 800bbc8:	e00a      	b.n	800bbe0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800bbca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	d007      	beq.n	800bbe0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800bbd0:	4b39      	ldr	r3, [pc, #228]	@ (800bcb8 <xQueueGenericSend+0x200>)
 800bbd2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bbd6:	601a      	str	r2, [r3, #0]
 800bbd8:	f3bf 8f4f 	dsb	sy
 800bbdc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800bbe0:	f002 fadc 	bl	800e19c <vPortExitCritical>
				return pdPASS;
 800bbe4:	2301      	movs	r3, #1
 800bbe6:	e063      	b.n	800bcb0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	d103      	bne.n	800bbf6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800bbee:	f002 fad5 	bl	800e19c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800bbf2:	2300      	movs	r3, #0
 800bbf4:	e05c      	b.n	800bcb0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bbf6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d106      	bne.n	800bc0a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bbfc:	f107 0314 	add.w	r3, r7, #20
 800bc00:	4618      	mov	r0, r3
 800bc02:	f001 fac7 	bl	800d194 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bc06:	2301      	movs	r3, #1
 800bc08:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bc0a:	f002 fac7 	bl	800e19c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bc0e:	f001 f82f 	bl	800cc70 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bc12:	f002 fa91 	bl	800e138 <vPortEnterCritical>
 800bc16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc18:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800bc1c:	b25b      	sxtb	r3, r3
 800bc1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc22:	d103      	bne.n	800bc2c <xQueueGenericSend+0x174>
 800bc24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc26:	2200      	movs	r2, #0
 800bc28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bc2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc2e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bc32:	b25b      	sxtb	r3, r3
 800bc34:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc38:	d103      	bne.n	800bc42 <xQueueGenericSend+0x18a>
 800bc3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc3c:	2200      	movs	r2, #0
 800bc3e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bc42:	f002 faab 	bl	800e19c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bc46:	1d3a      	adds	r2, r7, #4
 800bc48:	f107 0314 	add.w	r3, r7, #20
 800bc4c:	4611      	mov	r1, r2
 800bc4e:	4618      	mov	r0, r3
 800bc50:	f001 fab6 	bl	800d1c0 <xTaskCheckForTimeOut>
 800bc54:	4603      	mov	r3, r0
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d124      	bne.n	800bca4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800bc5a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bc5c:	f000 fd04 	bl	800c668 <prvIsQueueFull>
 800bc60:	4603      	mov	r3, r0
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	d018      	beq.n	800bc98 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800bc66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc68:	3310      	adds	r3, #16
 800bc6a:	687a      	ldr	r2, [r7, #4]
 800bc6c:	4611      	mov	r1, r2
 800bc6e:	4618      	mov	r0, r3
 800bc70:	f001 f9da 	bl	800d028 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800bc74:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bc76:	f000 fc8f 	bl	800c598 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800bc7a:	f001 f807 	bl	800cc8c <xTaskResumeAll>
 800bc7e:	4603      	mov	r3, r0
 800bc80:	2b00      	cmp	r3, #0
 800bc82:	f47f af7c 	bne.w	800bb7e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800bc86:	4b0c      	ldr	r3, [pc, #48]	@ (800bcb8 <xQueueGenericSend+0x200>)
 800bc88:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bc8c:	601a      	str	r2, [r3, #0]
 800bc8e:	f3bf 8f4f 	dsb	sy
 800bc92:	f3bf 8f6f 	isb	sy
 800bc96:	e772      	b.n	800bb7e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800bc98:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bc9a:	f000 fc7d 	bl	800c598 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bc9e:	f000 fff5 	bl	800cc8c <xTaskResumeAll>
 800bca2:	e76c      	b.n	800bb7e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800bca4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bca6:	f000 fc77 	bl	800c598 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bcaa:	f000 ffef 	bl	800cc8c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800bcae:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800bcb0:	4618      	mov	r0, r3
 800bcb2:	3738      	adds	r7, #56	@ 0x38
 800bcb4:	46bd      	mov	sp, r7
 800bcb6:	bd80      	pop	{r7, pc}
 800bcb8:	e000ed04 	.word	0xe000ed04

0800bcbc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800bcbc:	b580      	push	{r7, lr}
 800bcbe:	b090      	sub	sp, #64	@ 0x40
 800bcc0:	af00      	add	r7, sp, #0
 800bcc2:	60f8      	str	r0, [r7, #12]
 800bcc4:	60b9      	str	r1, [r7, #8]
 800bcc6:	607a      	str	r2, [r7, #4]
 800bcc8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800bcca:	68fb      	ldr	r3, [r7, #12]
 800bccc:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800bcce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	d10b      	bne.n	800bcec <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800bcd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcd8:	f383 8811 	msr	BASEPRI, r3
 800bcdc:	f3bf 8f6f 	isb	sy
 800bce0:	f3bf 8f4f 	dsb	sy
 800bce4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800bce6:	bf00      	nop
 800bce8:	bf00      	nop
 800bcea:	e7fd      	b.n	800bce8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bcec:	68bb      	ldr	r3, [r7, #8]
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	d103      	bne.n	800bcfa <xQueueGenericSendFromISR+0x3e>
 800bcf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d101      	bne.n	800bcfe <xQueueGenericSendFromISR+0x42>
 800bcfa:	2301      	movs	r3, #1
 800bcfc:	e000      	b.n	800bd00 <xQueueGenericSendFromISR+0x44>
 800bcfe:	2300      	movs	r3, #0
 800bd00:	2b00      	cmp	r3, #0
 800bd02:	d10b      	bne.n	800bd1c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800bd04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd08:	f383 8811 	msr	BASEPRI, r3
 800bd0c:	f3bf 8f6f 	isb	sy
 800bd10:	f3bf 8f4f 	dsb	sy
 800bd14:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800bd16:	bf00      	nop
 800bd18:	bf00      	nop
 800bd1a:	e7fd      	b.n	800bd18 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800bd1c:	683b      	ldr	r3, [r7, #0]
 800bd1e:	2b02      	cmp	r3, #2
 800bd20:	d103      	bne.n	800bd2a <xQueueGenericSendFromISR+0x6e>
 800bd22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bd26:	2b01      	cmp	r3, #1
 800bd28:	d101      	bne.n	800bd2e <xQueueGenericSendFromISR+0x72>
 800bd2a:	2301      	movs	r3, #1
 800bd2c:	e000      	b.n	800bd30 <xQueueGenericSendFromISR+0x74>
 800bd2e:	2300      	movs	r3, #0
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	d10b      	bne.n	800bd4c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800bd34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd38:	f383 8811 	msr	BASEPRI, r3
 800bd3c:	f3bf 8f6f 	isb	sy
 800bd40:	f3bf 8f4f 	dsb	sy
 800bd44:	623b      	str	r3, [r7, #32]
}
 800bd46:	bf00      	nop
 800bd48:	bf00      	nop
 800bd4a:	e7fd      	b.n	800bd48 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800bd4c:	f002 fad4 	bl	800e2f8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800bd50:	f3ef 8211 	mrs	r2, BASEPRI
 800bd54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd58:	f383 8811 	msr	BASEPRI, r3
 800bd5c:	f3bf 8f6f 	isb	sy
 800bd60:	f3bf 8f4f 	dsb	sy
 800bd64:	61fa      	str	r2, [r7, #28]
 800bd66:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800bd68:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800bd6a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800bd6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd6e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bd70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bd74:	429a      	cmp	r2, r3
 800bd76:	d302      	bcc.n	800bd7e <xQueueGenericSendFromISR+0xc2>
 800bd78:	683b      	ldr	r3, [r7, #0]
 800bd7a:	2b02      	cmp	r3, #2
 800bd7c:	d12f      	bne.n	800bdde <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800bd7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd80:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bd84:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bd88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bd8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800bd8e:	683a      	ldr	r2, [r7, #0]
 800bd90:	68b9      	ldr	r1, [r7, #8]
 800bd92:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800bd94:	f000 fb70 	bl	800c478 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800bd98:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800bd9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bda0:	d112      	bne.n	800bdc8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bda2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bda4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bda6:	2b00      	cmp	r3, #0
 800bda8:	d016      	beq.n	800bdd8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bdaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bdac:	3324      	adds	r3, #36	@ 0x24
 800bdae:	4618      	mov	r0, r3
 800bdb0:	f001 f98c 	bl	800d0cc <xTaskRemoveFromEventList>
 800bdb4:	4603      	mov	r3, r0
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	d00e      	beq.n	800bdd8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d00b      	beq.n	800bdd8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	2201      	movs	r2, #1
 800bdc4:	601a      	str	r2, [r3, #0]
 800bdc6:	e007      	b.n	800bdd8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800bdc8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800bdcc:	3301      	adds	r3, #1
 800bdce:	b2db      	uxtb	r3, r3
 800bdd0:	b25a      	sxtb	r2, r3
 800bdd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bdd4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800bdd8:	2301      	movs	r3, #1
 800bdda:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800bddc:	e001      	b.n	800bde2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800bdde:	2300      	movs	r3, #0
 800bde0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bde2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bde4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800bde6:	697b      	ldr	r3, [r7, #20]
 800bde8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800bdec:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800bdee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800bdf0:	4618      	mov	r0, r3
 800bdf2:	3740      	adds	r7, #64	@ 0x40
 800bdf4:	46bd      	mov	sp, r7
 800bdf6:	bd80      	pop	{r7, pc}

0800bdf8 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800bdf8:	b580      	push	{r7, lr}
 800bdfa:	b08e      	sub	sp, #56	@ 0x38
 800bdfc:	af00      	add	r7, sp, #0
 800bdfe:	6078      	str	r0, [r7, #4]
 800be00:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800be06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d10b      	bne.n	800be24 <xQueueGiveFromISR+0x2c>
	__asm volatile
 800be0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be10:	f383 8811 	msr	BASEPRI, r3
 800be14:	f3bf 8f6f 	isb	sy
 800be18:	f3bf 8f4f 	dsb	sy
 800be1c:	623b      	str	r3, [r7, #32]
}
 800be1e:	bf00      	nop
 800be20:	bf00      	nop
 800be22:	e7fd      	b.n	800be20 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800be24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800be28:	2b00      	cmp	r3, #0
 800be2a:	d00b      	beq.n	800be44 <xQueueGiveFromISR+0x4c>
	__asm volatile
 800be2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be30:	f383 8811 	msr	BASEPRI, r3
 800be34:	f3bf 8f6f 	isb	sy
 800be38:	f3bf 8f4f 	dsb	sy
 800be3c:	61fb      	str	r3, [r7, #28]
}
 800be3e:	bf00      	nop
 800be40:	bf00      	nop
 800be42:	e7fd      	b.n	800be40 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800be44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be46:	681b      	ldr	r3, [r3, #0]
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d103      	bne.n	800be54 <xQueueGiveFromISR+0x5c>
 800be4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be4e:	689b      	ldr	r3, [r3, #8]
 800be50:	2b00      	cmp	r3, #0
 800be52:	d101      	bne.n	800be58 <xQueueGiveFromISR+0x60>
 800be54:	2301      	movs	r3, #1
 800be56:	e000      	b.n	800be5a <xQueueGiveFromISR+0x62>
 800be58:	2300      	movs	r3, #0
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	d10b      	bne.n	800be76 <xQueueGiveFromISR+0x7e>
	__asm volatile
 800be5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be62:	f383 8811 	msr	BASEPRI, r3
 800be66:	f3bf 8f6f 	isb	sy
 800be6a:	f3bf 8f4f 	dsb	sy
 800be6e:	61bb      	str	r3, [r7, #24]
}
 800be70:	bf00      	nop
 800be72:	bf00      	nop
 800be74:	e7fd      	b.n	800be72 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800be76:	f002 fa3f 	bl	800e2f8 <vPortValidateInterruptPriority>
	__asm volatile
 800be7a:	f3ef 8211 	mrs	r2, BASEPRI
 800be7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be82:	f383 8811 	msr	BASEPRI, r3
 800be86:	f3bf 8f6f 	isb	sy
 800be8a:	f3bf 8f4f 	dsb	sy
 800be8e:	617a      	str	r2, [r7, #20]
 800be90:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800be92:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800be94:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800be96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be9a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800be9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bea0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bea2:	429a      	cmp	r2, r3
 800bea4:	d22b      	bcs.n	800befe <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800bea6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bea8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800beac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800beb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800beb2:	1c5a      	adds	r2, r3, #1
 800beb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800beb6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800beb8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800bebc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bec0:	d112      	bne.n	800bee8 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bec4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d016      	beq.n	800bef8 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800beca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800becc:	3324      	adds	r3, #36	@ 0x24
 800bece:	4618      	mov	r0, r3
 800bed0:	f001 f8fc 	bl	800d0cc <xTaskRemoveFromEventList>
 800bed4:	4603      	mov	r3, r0
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	d00e      	beq.n	800bef8 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800beda:	683b      	ldr	r3, [r7, #0]
 800bedc:	2b00      	cmp	r3, #0
 800bede:	d00b      	beq.n	800bef8 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800bee0:	683b      	ldr	r3, [r7, #0]
 800bee2:	2201      	movs	r2, #1
 800bee4:	601a      	str	r2, [r3, #0]
 800bee6:	e007      	b.n	800bef8 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800bee8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800beec:	3301      	adds	r3, #1
 800beee:	b2db      	uxtb	r3, r3
 800bef0:	b25a      	sxtb	r2, r3
 800bef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bef4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800bef8:	2301      	movs	r3, #1
 800befa:	637b      	str	r3, [r7, #52]	@ 0x34
 800befc:	e001      	b.n	800bf02 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800befe:	2300      	movs	r3, #0
 800bf00:	637b      	str	r3, [r7, #52]	@ 0x34
 800bf02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf04:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800bf06:	68fb      	ldr	r3, [r7, #12]
 800bf08:	f383 8811 	msr	BASEPRI, r3
}
 800bf0c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800bf0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800bf10:	4618      	mov	r0, r3
 800bf12:	3738      	adds	r7, #56	@ 0x38
 800bf14:	46bd      	mov	sp, r7
 800bf16:	bd80      	pop	{r7, pc}

0800bf18 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800bf18:	b580      	push	{r7, lr}
 800bf1a:	b08c      	sub	sp, #48	@ 0x30
 800bf1c:	af00      	add	r7, sp, #0
 800bf1e:	60f8      	str	r0, [r7, #12]
 800bf20:	60b9      	str	r1, [r7, #8]
 800bf22:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800bf24:	2300      	movs	r3, #0
 800bf26:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bf28:	68fb      	ldr	r3, [r7, #12]
 800bf2a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800bf2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf2e:	2b00      	cmp	r3, #0
 800bf30:	d10b      	bne.n	800bf4a <xQueueReceive+0x32>
	__asm volatile
 800bf32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf36:	f383 8811 	msr	BASEPRI, r3
 800bf3a:	f3bf 8f6f 	isb	sy
 800bf3e:	f3bf 8f4f 	dsb	sy
 800bf42:	623b      	str	r3, [r7, #32]
}
 800bf44:	bf00      	nop
 800bf46:	bf00      	nop
 800bf48:	e7fd      	b.n	800bf46 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bf4a:	68bb      	ldr	r3, [r7, #8]
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d103      	bne.n	800bf58 <xQueueReceive+0x40>
 800bf50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d101      	bne.n	800bf5c <xQueueReceive+0x44>
 800bf58:	2301      	movs	r3, #1
 800bf5a:	e000      	b.n	800bf5e <xQueueReceive+0x46>
 800bf5c:	2300      	movs	r3, #0
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	d10b      	bne.n	800bf7a <xQueueReceive+0x62>
	__asm volatile
 800bf62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf66:	f383 8811 	msr	BASEPRI, r3
 800bf6a:	f3bf 8f6f 	isb	sy
 800bf6e:	f3bf 8f4f 	dsb	sy
 800bf72:	61fb      	str	r3, [r7, #28]
}
 800bf74:	bf00      	nop
 800bf76:	bf00      	nop
 800bf78:	e7fd      	b.n	800bf76 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bf7a:	f001 fa6d 	bl	800d458 <xTaskGetSchedulerState>
 800bf7e:	4603      	mov	r3, r0
 800bf80:	2b00      	cmp	r3, #0
 800bf82:	d102      	bne.n	800bf8a <xQueueReceive+0x72>
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d101      	bne.n	800bf8e <xQueueReceive+0x76>
 800bf8a:	2301      	movs	r3, #1
 800bf8c:	e000      	b.n	800bf90 <xQueueReceive+0x78>
 800bf8e:	2300      	movs	r3, #0
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	d10b      	bne.n	800bfac <xQueueReceive+0x94>
	__asm volatile
 800bf94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf98:	f383 8811 	msr	BASEPRI, r3
 800bf9c:	f3bf 8f6f 	isb	sy
 800bfa0:	f3bf 8f4f 	dsb	sy
 800bfa4:	61bb      	str	r3, [r7, #24]
}
 800bfa6:	bf00      	nop
 800bfa8:	bf00      	nop
 800bfaa:	e7fd      	b.n	800bfa8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bfac:	f002 f8c4 	bl	800e138 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bfb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bfb4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bfb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfb8:	2b00      	cmp	r3, #0
 800bfba:	d01f      	beq.n	800bffc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800bfbc:	68b9      	ldr	r1, [r7, #8]
 800bfbe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bfc0:	f000 fac4 	bl	800c54c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800bfc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfc6:	1e5a      	subs	r2, r3, #1
 800bfc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfca:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bfcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfce:	691b      	ldr	r3, [r3, #16]
 800bfd0:	2b00      	cmp	r3, #0
 800bfd2:	d00f      	beq.n	800bff4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bfd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfd6:	3310      	adds	r3, #16
 800bfd8:	4618      	mov	r0, r3
 800bfda:	f001 f877 	bl	800d0cc <xTaskRemoveFromEventList>
 800bfde:	4603      	mov	r3, r0
 800bfe0:	2b00      	cmp	r3, #0
 800bfe2:	d007      	beq.n	800bff4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800bfe4:	4b3c      	ldr	r3, [pc, #240]	@ (800c0d8 <xQueueReceive+0x1c0>)
 800bfe6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bfea:	601a      	str	r2, [r3, #0]
 800bfec:	f3bf 8f4f 	dsb	sy
 800bff0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800bff4:	f002 f8d2 	bl	800e19c <vPortExitCritical>
				return pdPASS;
 800bff8:	2301      	movs	r3, #1
 800bffa:	e069      	b.n	800c0d0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	2b00      	cmp	r3, #0
 800c000:	d103      	bne.n	800c00a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c002:	f002 f8cb 	bl	800e19c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c006:	2300      	movs	r3, #0
 800c008:	e062      	b.n	800c0d0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c00a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	d106      	bne.n	800c01e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c010:	f107 0310 	add.w	r3, r7, #16
 800c014:	4618      	mov	r0, r3
 800c016:	f001 f8bd 	bl	800d194 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c01a:	2301      	movs	r3, #1
 800c01c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c01e:	f002 f8bd 	bl	800e19c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c022:	f000 fe25 	bl	800cc70 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c026:	f002 f887 	bl	800e138 <vPortEnterCritical>
 800c02a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c02c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c030:	b25b      	sxtb	r3, r3
 800c032:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c036:	d103      	bne.n	800c040 <xQueueReceive+0x128>
 800c038:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c03a:	2200      	movs	r2, #0
 800c03c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c040:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c042:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c046:	b25b      	sxtb	r3, r3
 800c048:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c04c:	d103      	bne.n	800c056 <xQueueReceive+0x13e>
 800c04e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c050:	2200      	movs	r2, #0
 800c052:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c056:	f002 f8a1 	bl	800e19c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c05a:	1d3a      	adds	r2, r7, #4
 800c05c:	f107 0310 	add.w	r3, r7, #16
 800c060:	4611      	mov	r1, r2
 800c062:	4618      	mov	r0, r3
 800c064:	f001 f8ac 	bl	800d1c0 <xTaskCheckForTimeOut>
 800c068:	4603      	mov	r3, r0
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d123      	bne.n	800c0b6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c06e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c070:	f000 fae4 	bl	800c63c <prvIsQueueEmpty>
 800c074:	4603      	mov	r3, r0
 800c076:	2b00      	cmp	r3, #0
 800c078:	d017      	beq.n	800c0aa <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c07a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c07c:	3324      	adds	r3, #36	@ 0x24
 800c07e:	687a      	ldr	r2, [r7, #4]
 800c080:	4611      	mov	r1, r2
 800c082:	4618      	mov	r0, r3
 800c084:	f000 ffd0 	bl	800d028 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c088:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c08a:	f000 fa85 	bl	800c598 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c08e:	f000 fdfd 	bl	800cc8c <xTaskResumeAll>
 800c092:	4603      	mov	r3, r0
 800c094:	2b00      	cmp	r3, #0
 800c096:	d189      	bne.n	800bfac <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800c098:	4b0f      	ldr	r3, [pc, #60]	@ (800c0d8 <xQueueReceive+0x1c0>)
 800c09a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c09e:	601a      	str	r2, [r3, #0]
 800c0a0:	f3bf 8f4f 	dsb	sy
 800c0a4:	f3bf 8f6f 	isb	sy
 800c0a8:	e780      	b.n	800bfac <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800c0aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c0ac:	f000 fa74 	bl	800c598 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c0b0:	f000 fdec 	bl	800cc8c <xTaskResumeAll>
 800c0b4:	e77a      	b.n	800bfac <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800c0b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c0b8:	f000 fa6e 	bl	800c598 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c0bc:	f000 fde6 	bl	800cc8c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c0c0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c0c2:	f000 fabb 	bl	800c63c <prvIsQueueEmpty>
 800c0c6:	4603      	mov	r3, r0
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	f43f af6f 	beq.w	800bfac <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c0ce:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c0d0:	4618      	mov	r0, r3
 800c0d2:	3730      	adds	r7, #48	@ 0x30
 800c0d4:	46bd      	mov	sp, r7
 800c0d6:	bd80      	pop	{r7, pc}
 800c0d8:	e000ed04 	.word	0xe000ed04

0800c0dc <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800c0dc:	b580      	push	{r7, lr}
 800c0de:	b08e      	sub	sp, #56	@ 0x38
 800c0e0:	af00      	add	r7, sp, #0
 800c0e2:	6078      	str	r0, [r7, #4]
 800c0e4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800c0e6:	2300      	movs	r3, #0
 800c0e8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800c0ee:	2300      	movs	r3, #0
 800c0f0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c0f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	d10b      	bne.n	800c110 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800c0f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0fc:	f383 8811 	msr	BASEPRI, r3
 800c100:	f3bf 8f6f 	isb	sy
 800c104:	f3bf 8f4f 	dsb	sy
 800c108:	623b      	str	r3, [r7, #32]
}
 800c10a:	bf00      	nop
 800c10c:	bf00      	nop
 800c10e:	e7fd      	b.n	800c10c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800c110:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c112:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c114:	2b00      	cmp	r3, #0
 800c116:	d00b      	beq.n	800c130 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800c118:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c11c:	f383 8811 	msr	BASEPRI, r3
 800c120:	f3bf 8f6f 	isb	sy
 800c124:	f3bf 8f4f 	dsb	sy
 800c128:	61fb      	str	r3, [r7, #28]
}
 800c12a:	bf00      	nop
 800c12c:	bf00      	nop
 800c12e:	e7fd      	b.n	800c12c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c130:	f001 f992 	bl	800d458 <xTaskGetSchedulerState>
 800c134:	4603      	mov	r3, r0
 800c136:	2b00      	cmp	r3, #0
 800c138:	d102      	bne.n	800c140 <xQueueSemaphoreTake+0x64>
 800c13a:	683b      	ldr	r3, [r7, #0]
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	d101      	bne.n	800c144 <xQueueSemaphoreTake+0x68>
 800c140:	2301      	movs	r3, #1
 800c142:	e000      	b.n	800c146 <xQueueSemaphoreTake+0x6a>
 800c144:	2300      	movs	r3, #0
 800c146:	2b00      	cmp	r3, #0
 800c148:	d10b      	bne.n	800c162 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800c14a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c14e:	f383 8811 	msr	BASEPRI, r3
 800c152:	f3bf 8f6f 	isb	sy
 800c156:	f3bf 8f4f 	dsb	sy
 800c15a:	61bb      	str	r3, [r7, #24]
}
 800c15c:	bf00      	nop
 800c15e:	bf00      	nop
 800c160:	e7fd      	b.n	800c15e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c162:	f001 ffe9 	bl	800e138 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800c166:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c168:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c16a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800c16c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c16e:	2b00      	cmp	r3, #0
 800c170:	d024      	beq.n	800c1bc <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800c172:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c174:	1e5a      	subs	r2, r3, #1
 800c176:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c178:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c17a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c17c:	681b      	ldr	r3, [r3, #0]
 800c17e:	2b00      	cmp	r3, #0
 800c180:	d104      	bne.n	800c18c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800c182:	f001 fae3 	bl	800d74c <pvTaskIncrementMutexHeldCount>
 800c186:	4602      	mov	r2, r0
 800c188:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c18a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c18c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c18e:	691b      	ldr	r3, [r3, #16]
 800c190:	2b00      	cmp	r3, #0
 800c192:	d00f      	beq.n	800c1b4 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c194:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c196:	3310      	adds	r3, #16
 800c198:	4618      	mov	r0, r3
 800c19a:	f000 ff97 	bl	800d0cc <xTaskRemoveFromEventList>
 800c19e:	4603      	mov	r3, r0
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	d007      	beq.n	800c1b4 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c1a4:	4b54      	ldr	r3, [pc, #336]	@ (800c2f8 <xQueueSemaphoreTake+0x21c>)
 800c1a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c1aa:	601a      	str	r2, [r3, #0]
 800c1ac:	f3bf 8f4f 	dsb	sy
 800c1b0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c1b4:	f001 fff2 	bl	800e19c <vPortExitCritical>
				return pdPASS;
 800c1b8:	2301      	movs	r3, #1
 800c1ba:	e098      	b.n	800c2ee <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c1bc:	683b      	ldr	r3, [r7, #0]
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	d112      	bne.n	800c1e8 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800c1c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d00b      	beq.n	800c1e0 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800c1c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1cc:	f383 8811 	msr	BASEPRI, r3
 800c1d0:	f3bf 8f6f 	isb	sy
 800c1d4:	f3bf 8f4f 	dsb	sy
 800c1d8:	617b      	str	r3, [r7, #20]
}
 800c1da:	bf00      	nop
 800c1dc:	bf00      	nop
 800c1de:	e7fd      	b.n	800c1dc <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800c1e0:	f001 ffdc 	bl	800e19c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c1e4:	2300      	movs	r3, #0
 800c1e6:	e082      	b.n	800c2ee <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c1e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	d106      	bne.n	800c1fc <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c1ee:	f107 030c 	add.w	r3, r7, #12
 800c1f2:	4618      	mov	r0, r3
 800c1f4:	f000 ffce 	bl	800d194 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c1f8:	2301      	movs	r3, #1
 800c1fa:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c1fc:	f001 ffce 	bl	800e19c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c200:	f000 fd36 	bl	800cc70 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c204:	f001 ff98 	bl	800e138 <vPortEnterCritical>
 800c208:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c20a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c20e:	b25b      	sxtb	r3, r3
 800c210:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c214:	d103      	bne.n	800c21e <xQueueSemaphoreTake+0x142>
 800c216:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c218:	2200      	movs	r2, #0
 800c21a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c21e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c220:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c224:	b25b      	sxtb	r3, r3
 800c226:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c22a:	d103      	bne.n	800c234 <xQueueSemaphoreTake+0x158>
 800c22c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c22e:	2200      	movs	r2, #0
 800c230:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c234:	f001 ffb2 	bl	800e19c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c238:	463a      	mov	r2, r7
 800c23a:	f107 030c 	add.w	r3, r7, #12
 800c23e:	4611      	mov	r1, r2
 800c240:	4618      	mov	r0, r3
 800c242:	f000 ffbd 	bl	800d1c0 <xTaskCheckForTimeOut>
 800c246:	4603      	mov	r3, r0
 800c248:	2b00      	cmp	r3, #0
 800c24a:	d132      	bne.n	800c2b2 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c24c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c24e:	f000 f9f5 	bl	800c63c <prvIsQueueEmpty>
 800c252:	4603      	mov	r3, r0
 800c254:	2b00      	cmp	r3, #0
 800c256:	d026      	beq.n	800c2a6 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c258:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c25a:	681b      	ldr	r3, [r3, #0]
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	d109      	bne.n	800c274 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800c260:	f001 ff6a 	bl	800e138 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c264:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c266:	689b      	ldr	r3, [r3, #8]
 800c268:	4618      	mov	r0, r3
 800c26a:	f001 f913 	bl	800d494 <xTaskPriorityInherit>
 800c26e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800c270:	f001 ff94 	bl	800e19c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c274:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c276:	3324      	adds	r3, #36	@ 0x24
 800c278:	683a      	ldr	r2, [r7, #0]
 800c27a:	4611      	mov	r1, r2
 800c27c:	4618      	mov	r0, r3
 800c27e:	f000 fed3 	bl	800d028 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c282:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c284:	f000 f988 	bl	800c598 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c288:	f000 fd00 	bl	800cc8c <xTaskResumeAll>
 800c28c:	4603      	mov	r3, r0
 800c28e:	2b00      	cmp	r3, #0
 800c290:	f47f af67 	bne.w	800c162 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800c294:	4b18      	ldr	r3, [pc, #96]	@ (800c2f8 <xQueueSemaphoreTake+0x21c>)
 800c296:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c29a:	601a      	str	r2, [r3, #0]
 800c29c:	f3bf 8f4f 	dsb	sy
 800c2a0:	f3bf 8f6f 	isb	sy
 800c2a4:	e75d      	b.n	800c162 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800c2a6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c2a8:	f000 f976 	bl	800c598 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c2ac:	f000 fcee 	bl	800cc8c <xTaskResumeAll>
 800c2b0:	e757      	b.n	800c162 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800c2b2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c2b4:	f000 f970 	bl	800c598 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c2b8:	f000 fce8 	bl	800cc8c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c2bc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c2be:	f000 f9bd 	bl	800c63c <prvIsQueueEmpty>
 800c2c2:	4603      	mov	r3, r0
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	f43f af4c 	beq.w	800c162 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800c2ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	d00d      	beq.n	800c2ec <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800c2d0:	f001 ff32 	bl	800e138 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800c2d4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c2d6:	f000 f8b7 	bl	800c448 <prvGetDisinheritPriorityAfterTimeout>
 800c2da:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800c2dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c2de:	689b      	ldr	r3, [r3, #8]
 800c2e0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c2e2:	4618      	mov	r0, r3
 800c2e4:	f001 f9ae 	bl	800d644 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800c2e8:	f001 ff58 	bl	800e19c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c2ec:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c2ee:	4618      	mov	r0, r3
 800c2f0:	3738      	adds	r7, #56	@ 0x38
 800c2f2:	46bd      	mov	sp, r7
 800c2f4:	bd80      	pop	{r7, pc}
 800c2f6:	bf00      	nop
 800c2f8:	e000ed04 	.word	0xe000ed04

0800c2fc <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800c2fc:	b580      	push	{r7, lr}
 800c2fe:	b08e      	sub	sp, #56	@ 0x38
 800c300:	af00      	add	r7, sp, #0
 800c302:	60f8      	str	r0, [r7, #12]
 800c304:	60b9      	str	r1, [r7, #8]
 800c306:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c308:	68fb      	ldr	r3, [r7, #12]
 800c30a:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800c30c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c30e:	2b00      	cmp	r3, #0
 800c310:	d10b      	bne.n	800c32a <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800c312:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c316:	f383 8811 	msr	BASEPRI, r3
 800c31a:	f3bf 8f6f 	isb	sy
 800c31e:	f3bf 8f4f 	dsb	sy
 800c322:	623b      	str	r3, [r7, #32]
}
 800c324:	bf00      	nop
 800c326:	bf00      	nop
 800c328:	e7fd      	b.n	800c326 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c32a:	68bb      	ldr	r3, [r7, #8]
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	d103      	bne.n	800c338 <xQueueReceiveFromISR+0x3c>
 800c330:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c332:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c334:	2b00      	cmp	r3, #0
 800c336:	d101      	bne.n	800c33c <xQueueReceiveFromISR+0x40>
 800c338:	2301      	movs	r3, #1
 800c33a:	e000      	b.n	800c33e <xQueueReceiveFromISR+0x42>
 800c33c:	2300      	movs	r3, #0
 800c33e:	2b00      	cmp	r3, #0
 800c340:	d10b      	bne.n	800c35a <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800c342:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c346:	f383 8811 	msr	BASEPRI, r3
 800c34a:	f3bf 8f6f 	isb	sy
 800c34e:	f3bf 8f4f 	dsb	sy
 800c352:	61fb      	str	r3, [r7, #28]
}
 800c354:	bf00      	nop
 800c356:	bf00      	nop
 800c358:	e7fd      	b.n	800c356 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c35a:	f001 ffcd 	bl	800e2f8 <vPortValidateInterruptPriority>
	__asm volatile
 800c35e:	f3ef 8211 	mrs	r2, BASEPRI
 800c362:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c366:	f383 8811 	msr	BASEPRI, r3
 800c36a:	f3bf 8f6f 	isb	sy
 800c36e:	f3bf 8f4f 	dsb	sy
 800c372:	61ba      	str	r2, [r7, #24]
 800c374:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800c376:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c378:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c37a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c37c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c37e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c380:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c382:	2b00      	cmp	r3, #0
 800c384:	d02f      	beq.n	800c3e6 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800c386:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c388:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c38c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c390:	68b9      	ldr	r1, [r7, #8]
 800c392:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c394:	f000 f8da 	bl	800c54c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800c398:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c39a:	1e5a      	subs	r2, r3, #1
 800c39c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c39e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800c3a0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800c3a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c3a8:	d112      	bne.n	800c3d0 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c3aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c3ac:	691b      	ldr	r3, [r3, #16]
 800c3ae:	2b00      	cmp	r3, #0
 800c3b0:	d016      	beq.n	800c3e0 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c3b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c3b4:	3310      	adds	r3, #16
 800c3b6:	4618      	mov	r0, r3
 800c3b8:	f000 fe88 	bl	800d0cc <xTaskRemoveFromEventList>
 800c3bc:	4603      	mov	r3, r0
 800c3be:	2b00      	cmp	r3, #0
 800c3c0:	d00e      	beq.n	800c3e0 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	2b00      	cmp	r3, #0
 800c3c6:	d00b      	beq.n	800c3e0 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	2201      	movs	r2, #1
 800c3cc:	601a      	str	r2, [r3, #0]
 800c3ce:	e007      	b.n	800c3e0 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800c3d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c3d4:	3301      	adds	r3, #1
 800c3d6:	b2db      	uxtb	r3, r3
 800c3d8:	b25a      	sxtb	r2, r3
 800c3da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c3dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800c3e0:	2301      	movs	r3, #1
 800c3e2:	637b      	str	r3, [r7, #52]	@ 0x34
 800c3e4:	e001      	b.n	800c3ea <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800c3e6:	2300      	movs	r3, #0
 800c3e8:	637b      	str	r3, [r7, #52]	@ 0x34
 800c3ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3ec:	613b      	str	r3, [r7, #16]
	__asm volatile
 800c3ee:	693b      	ldr	r3, [r7, #16]
 800c3f0:	f383 8811 	msr	BASEPRI, r3
}
 800c3f4:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c3f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800c3f8:	4618      	mov	r0, r3
 800c3fa:	3738      	adds	r7, #56	@ 0x38
 800c3fc:	46bd      	mov	sp, r7
 800c3fe:	bd80      	pop	{r7, pc}

0800c400 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800c400:	b580      	push	{r7, lr}
 800c402:	b084      	sub	sp, #16
 800c404:	af00      	add	r7, sp, #0
 800c406:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800c40c:	68fb      	ldr	r3, [r7, #12]
 800c40e:	2b00      	cmp	r3, #0
 800c410:	d10b      	bne.n	800c42a <vQueueDelete+0x2a>
	__asm volatile
 800c412:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c416:	f383 8811 	msr	BASEPRI, r3
 800c41a:	f3bf 8f6f 	isb	sy
 800c41e:	f3bf 8f4f 	dsb	sy
 800c422:	60bb      	str	r3, [r7, #8]
}
 800c424:	bf00      	nop
 800c426:	bf00      	nop
 800c428:	e7fd      	b.n	800c426 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800c42a:	68f8      	ldr	r0, [r7, #12]
 800c42c:	f000 f95e 	bl	800c6ec <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800c430:	68fb      	ldr	r3, [r7, #12]
 800c432:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800c436:	2b00      	cmp	r3, #0
 800c438:	d102      	bne.n	800c440 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800c43a:	68f8      	ldr	r0, [r7, #12]
 800c43c:	f002 f86c 	bl	800e518 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800c440:	bf00      	nop
 800c442:	3710      	adds	r7, #16
 800c444:	46bd      	mov	sp, r7
 800c446:	bd80      	pop	{r7, pc}

0800c448 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800c448:	b480      	push	{r7}
 800c44a:	b085      	sub	sp, #20
 800c44c:	af00      	add	r7, sp, #0
 800c44e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c454:	2b00      	cmp	r3, #0
 800c456:	d006      	beq.n	800c466 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c45c:	681b      	ldr	r3, [r3, #0]
 800c45e:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800c462:	60fb      	str	r3, [r7, #12]
 800c464:	e001      	b.n	800c46a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800c466:	2300      	movs	r3, #0
 800c468:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800c46a:	68fb      	ldr	r3, [r7, #12]
	}
 800c46c:	4618      	mov	r0, r3
 800c46e:	3714      	adds	r7, #20
 800c470:	46bd      	mov	sp, r7
 800c472:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c476:	4770      	bx	lr

0800c478 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800c478:	b580      	push	{r7, lr}
 800c47a:	b086      	sub	sp, #24
 800c47c:	af00      	add	r7, sp, #0
 800c47e:	60f8      	str	r0, [r7, #12]
 800c480:	60b9      	str	r1, [r7, #8]
 800c482:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800c484:	2300      	movs	r3, #0
 800c486:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c48c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c48e:	68fb      	ldr	r3, [r7, #12]
 800c490:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c492:	2b00      	cmp	r3, #0
 800c494:	d10d      	bne.n	800c4b2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c496:	68fb      	ldr	r3, [r7, #12]
 800c498:	681b      	ldr	r3, [r3, #0]
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	d14d      	bne.n	800c53a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c49e:	68fb      	ldr	r3, [r7, #12]
 800c4a0:	689b      	ldr	r3, [r3, #8]
 800c4a2:	4618      	mov	r0, r3
 800c4a4:	f001 f85e 	bl	800d564 <xTaskPriorityDisinherit>
 800c4a8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800c4aa:	68fb      	ldr	r3, [r7, #12]
 800c4ac:	2200      	movs	r2, #0
 800c4ae:	609a      	str	r2, [r3, #8]
 800c4b0:	e043      	b.n	800c53a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	2b00      	cmp	r3, #0
 800c4b6:	d119      	bne.n	800c4ec <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c4b8:	68fb      	ldr	r3, [r7, #12]
 800c4ba:	6858      	ldr	r0, [r3, #4]
 800c4bc:	68fb      	ldr	r3, [r7, #12]
 800c4be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c4c0:	461a      	mov	r2, r3
 800c4c2:	68b9      	ldr	r1, [r7, #8]
 800c4c4:	f004 fa75 	bl	80109b2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c4c8:	68fb      	ldr	r3, [r7, #12]
 800c4ca:	685a      	ldr	r2, [r3, #4]
 800c4cc:	68fb      	ldr	r3, [r7, #12]
 800c4ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c4d0:	441a      	add	r2, r3
 800c4d2:	68fb      	ldr	r3, [r7, #12]
 800c4d4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c4d6:	68fb      	ldr	r3, [r7, #12]
 800c4d8:	685a      	ldr	r2, [r3, #4]
 800c4da:	68fb      	ldr	r3, [r7, #12]
 800c4dc:	689b      	ldr	r3, [r3, #8]
 800c4de:	429a      	cmp	r2, r3
 800c4e0:	d32b      	bcc.n	800c53a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800c4e2:	68fb      	ldr	r3, [r7, #12]
 800c4e4:	681a      	ldr	r2, [r3, #0]
 800c4e6:	68fb      	ldr	r3, [r7, #12]
 800c4e8:	605a      	str	r2, [r3, #4]
 800c4ea:	e026      	b.n	800c53a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800c4ec:	68fb      	ldr	r3, [r7, #12]
 800c4ee:	68d8      	ldr	r0, [r3, #12]
 800c4f0:	68fb      	ldr	r3, [r7, #12]
 800c4f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c4f4:	461a      	mov	r2, r3
 800c4f6:	68b9      	ldr	r1, [r7, #8]
 800c4f8:	f004 fa5b 	bl	80109b2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800c4fc:	68fb      	ldr	r3, [r7, #12]
 800c4fe:	68da      	ldr	r2, [r3, #12]
 800c500:	68fb      	ldr	r3, [r7, #12]
 800c502:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c504:	425b      	negs	r3, r3
 800c506:	441a      	add	r2, r3
 800c508:	68fb      	ldr	r3, [r7, #12]
 800c50a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c50c:	68fb      	ldr	r3, [r7, #12]
 800c50e:	68da      	ldr	r2, [r3, #12]
 800c510:	68fb      	ldr	r3, [r7, #12]
 800c512:	681b      	ldr	r3, [r3, #0]
 800c514:	429a      	cmp	r2, r3
 800c516:	d207      	bcs.n	800c528 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800c518:	68fb      	ldr	r3, [r7, #12]
 800c51a:	689a      	ldr	r2, [r3, #8]
 800c51c:	68fb      	ldr	r3, [r7, #12]
 800c51e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c520:	425b      	negs	r3, r3
 800c522:	441a      	add	r2, r3
 800c524:	68fb      	ldr	r3, [r7, #12]
 800c526:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	2b02      	cmp	r3, #2
 800c52c:	d105      	bne.n	800c53a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c52e:	693b      	ldr	r3, [r7, #16]
 800c530:	2b00      	cmp	r3, #0
 800c532:	d002      	beq.n	800c53a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800c534:	693b      	ldr	r3, [r7, #16]
 800c536:	3b01      	subs	r3, #1
 800c538:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c53a:	693b      	ldr	r3, [r7, #16]
 800c53c:	1c5a      	adds	r2, r3, #1
 800c53e:	68fb      	ldr	r3, [r7, #12]
 800c540:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800c542:	697b      	ldr	r3, [r7, #20]
}
 800c544:	4618      	mov	r0, r3
 800c546:	3718      	adds	r7, #24
 800c548:	46bd      	mov	sp, r7
 800c54a:	bd80      	pop	{r7, pc}

0800c54c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800c54c:	b580      	push	{r7, lr}
 800c54e:	b082      	sub	sp, #8
 800c550:	af00      	add	r7, sp, #0
 800c552:	6078      	str	r0, [r7, #4]
 800c554:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c55a:	2b00      	cmp	r3, #0
 800c55c:	d018      	beq.n	800c590 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	68da      	ldr	r2, [r3, #12]
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c566:	441a      	add	r2, r3
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	68da      	ldr	r2, [r3, #12]
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	689b      	ldr	r3, [r3, #8]
 800c574:	429a      	cmp	r2, r3
 800c576:	d303      	bcc.n	800c580 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	681a      	ldr	r2, [r3, #0]
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	68d9      	ldr	r1, [r3, #12]
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c588:	461a      	mov	r2, r3
 800c58a:	6838      	ldr	r0, [r7, #0]
 800c58c:	f004 fa11 	bl	80109b2 <memcpy>
	}
}
 800c590:	bf00      	nop
 800c592:	3708      	adds	r7, #8
 800c594:	46bd      	mov	sp, r7
 800c596:	bd80      	pop	{r7, pc}

0800c598 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800c598:	b580      	push	{r7, lr}
 800c59a:	b084      	sub	sp, #16
 800c59c:	af00      	add	r7, sp, #0
 800c59e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800c5a0:	f001 fdca 	bl	800e138 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c5aa:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c5ac:	e011      	b.n	800c5d2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c5b2:	2b00      	cmp	r3, #0
 800c5b4:	d012      	beq.n	800c5dc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	3324      	adds	r3, #36	@ 0x24
 800c5ba:	4618      	mov	r0, r3
 800c5bc:	f000 fd86 	bl	800d0cc <xTaskRemoveFromEventList>
 800c5c0:	4603      	mov	r3, r0
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	d001      	beq.n	800c5ca <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800c5c6:	f000 fe5f 	bl	800d288 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800c5ca:	7bfb      	ldrb	r3, [r7, #15]
 800c5cc:	3b01      	subs	r3, #1
 800c5ce:	b2db      	uxtb	r3, r3
 800c5d0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c5d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	dce9      	bgt.n	800c5ae <prvUnlockQueue+0x16>
 800c5da:	e000      	b.n	800c5de <prvUnlockQueue+0x46>
					break;
 800c5dc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	22ff      	movs	r2, #255	@ 0xff
 800c5e2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800c5e6:	f001 fdd9 	bl	800e19c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800c5ea:	f001 fda5 	bl	800e138 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c5f4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c5f6:	e011      	b.n	800c61c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	691b      	ldr	r3, [r3, #16]
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	d012      	beq.n	800c626 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	3310      	adds	r3, #16
 800c604:	4618      	mov	r0, r3
 800c606:	f000 fd61 	bl	800d0cc <xTaskRemoveFromEventList>
 800c60a:	4603      	mov	r3, r0
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	d001      	beq.n	800c614 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800c610:	f000 fe3a 	bl	800d288 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800c614:	7bbb      	ldrb	r3, [r7, #14]
 800c616:	3b01      	subs	r3, #1
 800c618:	b2db      	uxtb	r3, r3
 800c61a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c61c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c620:	2b00      	cmp	r3, #0
 800c622:	dce9      	bgt.n	800c5f8 <prvUnlockQueue+0x60>
 800c624:	e000      	b.n	800c628 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800c626:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	22ff      	movs	r2, #255	@ 0xff
 800c62c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800c630:	f001 fdb4 	bl	800e19c <vPortExitCritical>
}
 800c634:	bf00      	nop
 800c636:	3710      	adds	r7, #16
 800c638:	46bd      	mov	sp, r7
 800c63a:	bd80      	pop	{r7, pc}

0800c63c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800c63c:	b580      	push	{r7, lr}
 800c63e:	b084      	sub	sp, #16
 800c640:	af00      	add	r7, sp, #0
 800c642:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c644:	f001 fd78 	bl	800e138 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c64c:	2b00      	cmp	r3, #0
 800c64e:	d102      	bne.n	800c656 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800c650:	2301      	movs	r3, #1
 800c652:	60fb      	str	r3, [r7, #12]
 800c654:	e001      	b.n	800c65a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800c656:	2300      	movs	r3, #0
 800c658:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c65a:	f001 fd9f 	bl	800e19c <vPortExitCritical>

	return xReturn;
 800c65e:	68fb      	ldr	r3, [r7, #12]
}
 800c660:	4618      	mov	r0, r3
 800c662:	3710      	adds	r7, #16
 800c664:	46bd      	mov	sp, r7
 800c666:	bd80      	pop	{r7, pc}

0800c668 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800c668:	b580      	push	{r7, lr}
 800c66a:	b084      	sub	sp, #16
 800c66c:	af00      	add	r7, sp, #0
 800c66e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c670:	f001 fd62 	bl	800e138 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c67c:	429a      	cmp	r2, r3
 800c67e:	d102      	bne.n	800c686 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800c680:	2301      	movs	r3, #1
 800c682:	60fb      	str	r3, [r7, #12]
 800c684:	e001      	b.n	800c68a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800c686:	2300      	movs	r3, #0
 800c688:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c68a:	f001 fd87 	bl	800e19c <vPortExitCritical>

	return xReturn;
 800c68e:	68fb      	ldr	r3, [r7, #12]
}
 800c690:	4618      	mov	r0, r3
 800c692:	3710      	adds	r7, #16
 800c694:	46bd      	mov	sp, r7
 800c696:	bd80      	pop	{r7, pc}

0800c698 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800c698:	b480      	push	{r7}
 800c69a:	b085      	sub	sp, #20
 800c69c:	af00      	add	r7, sp, #0
 800c69e:	6078      	str	r0, [r7, #4]
 800c6a0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c6a2:	2300      	movs	r3, #0
 800c6a4:	60fb      	str	r3, [r7, #12]
 800c6a6:	e014      	b.n	800c6d2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800c6a8:	4a0f      	ldr	r2, [pc, #60]	@ (800c6e8 <vQueueAddToRegistry+0x50>)
 800c6aa:	68fb      	ldr	r3, [r7, #12]
 800c6ac:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800c6b0:	2b00      	cmp	r3, #0
 800c6b2:	d10b      	bne.n	800c6cc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800c6b4:	490c      	ldr	r1, [pc, #48]	@ (800c6e8 <vQueueAddToRegistry+0x50>)
 800c6b6:	68fb      	ldr	r3, [r7, #12]
 800c6b8:	683a      	ldr	r2, [r7, #0]
 800c6ba:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800c6be:	4a0a      	ldr	r2, [pc, #40]	@ (800c6e8 <vQueueAddToRegistry+0x50>)
 800c6c0:	68fb      	ldr	r3, [r7, #12]
 800c6c2:	00db      	lsls	r3, r3, #3
 800c6c4:	4413      	add	r3, r2
 800c6c6:	687a      	ldr	r2, [r7, #4]
 800c6c8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800c6ca:	e006      	b.n	800c6da <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c6cc:	68fb      	ldr	r3, [r7, #12]
 800c6ce:	3301      	adds	r3, #1
 800c6d0:	60fb      	str	r3, [r7, #12]
 800c6d2:	68fb      	ldr	r3, [r7, #12]
 800c6d4:	2b07      	cmp	r3, #7
 800c6d6:	d9e7      	bls.n	800c6a8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800c6d8:	bf00      	nop
 800c6da:	bf00      	nop
 800c6dc:	3714      	adds	r7, #20
 800c6de:	46bd      	mov	sp, r7
 800c6e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6e4:	4770      	bx	lr
 800c6e6:	bf00      	nop
 800c6e8:	20001370 	.word	0x20001370

0800c6ec <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800c6ec:	b480      	push	{r7}
 800c6ee:	b085      	sub	sp, #20
 800c6f0:	af00      	add	r7, sp, #0
 800c6f2:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c6f4:	2300      	movs	r3, #0
 800c6f6:	60fb      	str	r3, [r7, #12]
 800c6f8:	e016      	b.n	800c728 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800c6fa:	4a10      	ldr	r2, [pc, #64]	@ (800c73c <vQueueUnregisterQueue+0x50>)
 800c6fc:	68fb      	ldr	r3, [r7, #12]
 800c6fe:	00db      	lsls	r3, r3, #3
 800c700:	4413      	add	r3, r2
 800c702:	685b      	ldr	r3, [r3, #4]
 800c704:	687a      	ldr	r2, [r7, #4]
 800c706:	429a      	cmp	r2, r3
 800c708:	d10b      	bne.n	800c722 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800c70a:	4a0c      	ldr	r2, [pc, #48]	@ (800c73c <vQueueUnregisterQueue+0x50>)
 800c70c:	68fb      	ldr	r3, [r7, #12]
 800c70e:	2100      	movs	r1, #0
 800c710:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800c714:	4a09      	ldr	r2, [pc, #36]	@ (800c73c <vQueueUnregisterQueue+0x50>)
 800c716:	68fb      	ldr	r3, [r7, #12]
 800c718:	00db      	lsls	r3, r3, #3
 800c71a:	4413      	add	r3, r2
 800c71c:	2200      	movs	r2, #0
 800c71e:	605a      	str	r2, [r3, #4]
				break;
 800c720:	e006      	b.n	800c730 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c722:	68fb      	ldr	r3, [r7, #12]
 800c724:	3301      	adds	r3, #1
 800c726:	60fb      	str	r3, [r7, #12]
 800c728:	68fb      	ldr	r3, [r7, #12]
 800c72a:	2b07      	cmp	r3, #7
 800c72c:	d9e5      	bls.n	800c6fa <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800c72e:	bf00      	nop
 800c730:	bf00      	nop
 800c732:	3714      	adds	r7, #20
 800c734:	46bd      	mov	sp, r7
 800c736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c73a:	4770      	bx	lr
 800c73c:	20001370 	.word	0x20001370

0800c740 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c740:	b580      	push	{r7, lr}
 800c742:	b086      	sub	sp, #24
 800c744:	af00      	add	r7, sp, #0
 800c746:	60f8      	str	r0, [r7, #12]
 800c748:	60b9      	str	r1, [r7, #8]
 800c74a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800c74c:	68fb      	ldr	r3, [r7, #12]
 800c74e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800c750:	f001 fcf2 	bl	800e138 <vPortEnterCritical>
 800c754:	697b      	ldr	r3, [r7, #20]
 800c756:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c75a:	b25b      	sxtb	r3, r3
 800c75c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c760:	d103      	bne.n	800c76a <vQueueWaitForMessageRestricted+0x2a>
 800c762:	697b      	ldr	r3, [r7, #20]
 800c764:	2200      	movs	r2, #0
 800c766:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c76a:	697b      	ldr	r3, [r7, #20]
 800c76c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c770:	b25b      	sxtb	r3, r3
 800c772:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c776:	d103      	bne.n	800c780 <vQueueWaitForMessageRestricted+0x40>
 800c778:	697b      	ldr	r3, [r7, #20]
 800c77a:	2200      	movs	r2, #0
 800c77c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c780:	f001 fd0c 	bl	800e19c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800c784:	697b      	ldr	r3, [r7, #20]
 800c786:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c788:	2b00      	cmp	r3, #0
 800c78a:	d106      	bne.n	800c79a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800c78c:	697b      	ldr	r3, [r7, #20]
 800c78e:	3324      	adds	r3, #36	@ 0x24
 800c790:	687a      	ldr	r2, [r7, #4]
 800c792:	68b9      	ldr	r1, [r7, #8]
 800c794:	4618      	mov	r0, r3
 800c796:	f000 fc6d 	bl	800d074 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800c79a:	6978      	ldr	r0, [r7, #20]
 800c79c:	f7ff fefc 	bl	800c598 <prvUnlockQueue>
	}
 800c7a0:	bf00      	nop
 800c7a2:	3718      	adds	r7, #24
 800c7a4:	46bd      	mov	sp, r7
 800c7a6:	bd80      	pop	{r7, pc}

0800c7a8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800c7a8:	b580      	push	{r7, lr}
 800c7aa:	b08e      	sub	sp, #56	@ 0x38
 800c7ac:	af04      	add	r7, sp, #16
 800c7ae:	60f8      	str	r0, [r7, #12]
 800c7b0:	60b9      	str	r1, [r7, #8]
 800c7b2:	607a      	str	r2, [r7, #4]
 800c7b4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800c7b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c7b8:	2b00      	cmp	r3, #0
 800c7ba:	d10b      	bne.n	800c7d4 <xTaskCreateStatic+0x2c>
	__asm volatile
 800c7bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7c0:	f383 8811 	msr	BASEPRI, r3
 800c7c4:	f3bf 8f6f 	isb	sy
 800c7c8:	f3bf 8f4f 	dsb	sy
 800c7cc:	623b      	str	r3, [r7, #32]
}
 800c7ce:	bf00      	nop
 800c7d0:	bf00      	nop
 800c7d2:	e7fd      	b.n	800c7d0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800c7d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	d10b      	bne.n	800c7f2 <xTaskCreateStatic+0x4a>
	__asm volatile
 800c7da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7de:	f383 8811 	msr	BASEPRI, r3
 800c7e2:	f3bf 8f6f 	isb	sy
 800c7e6:	f3bf 8f4f 	dsb	sy
 800c7ea:	61fb      	str	r3, [r7, #28]
}
 800c7ec:	bf00      	nop
 800c7ee:	bf00      	nop
 800c7f0:	e7fd      	b.n	800c7ee <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800c7f2:	23a8      	movs	r3, #168	@ 0xa8
 800c7f4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800c7f6:	693b      	ldr	r3, [r7, #16]
 800c7f8:	2ba8      	cmp	r3, #168	@ 0xa8
 800c7fa:	d00b      	beq.n	800c814 <xTaskCreateStatic+0x6c>
	__asm volatile
 800c7fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c800:	f383 8811 	msr	BASEPRI, r3
 800c804:	f3bf 8f6f 	isb	sy
 800c808:	f3bf 8f4f 	dsb	sy
 800c80c:	61bb      	str	r3, [r7, #24]
}
 800c80e:	bf00      	nop
 800c810:	bf00      	nop
 800c812:	e7fd      	b.n	800c810 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800c814:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800c816:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c818:	2b00      	cmp	r3, #0
 800c81a:	d01e      	beq.n	800c85a <xTaskCreateStatic+0xb2>
 800c81c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c81e:	2b00      	cmp	r3, #0
 800c820:	d01b      	beq.n	800c85a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c822:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c824:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800c826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c828:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c82a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800c82c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c82e:	2202      	movs	r2, #2
 800c830:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800c834:	2300      	movs	r3, #0
 800c836:	9303      	str	r3, [sp, #12]
 800c838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c83a:	9302      	str	r3, [sp, #8]
 800c83c:	f107 0314 	add.w	r3, r7, #20
 800c840:	9301      	str	r3, [sp, #4]
 800c842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c844:	9300      	str	r3, [sp, #0]
 800c846:	683b      	ldr	r3, [r7, #0]
 800c848:	687a      	ldr	r2, [r7, #4]
 800c84a:	68b9      	ldr	r1, [r7, #8]
 800c84c:	68f8      	ldr	r0, [r7, #12]
 800c84e:	f000 f851 	bl	800c8f4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c852:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c854:	f000 f8f6 	bl	800ca44 <prvAddNewTaskToReadyList>
 800c858:	e001      	b.n	800c85e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800c85a:	2300      	movs	r3, #0
 800c85c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800c85e:	697b      	ldr	r3, [r7, #20]
	}
 800c860:	4618      	mov	r0, r3
 800c862:	3728      	adds	r7, #40	@ 0x28
 800c864:	46bd      	mov	sp, r7
 800c866:	bd80      	pop	{r7, pc}

0800c868 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800c868:	b580      	push	{r7, lr}
 800c86a:	b08c      	sub	sp, #48	@ 0x30
 800c86c:	af04      	add	r7, sp, #16
 800c86e:	60f8      	str	r0, [r7, #12]
 800c870:	60b9      	str	r1, [r7, #8]
 800c872:	603b      	str	r3, [r7, #0]
 800c874:	4613      	mov	r3, r2
 800c876:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800c878:	88fb      	ldrh	r3, [r7, #6]
 800c87a:	009b      	lsls	r3, r3, #2
 800c87c:	4618      	mov	r0, r3
 800c87e:	f001 fd7d 	bl	800e37c <pvPortMalloc>
 800c882:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800c884:	697b      	ldr	r3, [r7, #20]
 800c886:	2b00      	cmp	r3, #0
 800c888:	d00e      	beq.n	800c8a8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800c88a:	20a8      	movs	r0, #168	@ 0xa8
 800c88c:	f001 fd76 	bl	800e37c <pvPortMalloc>
 800c890:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800c892:	69fb      	ldr	r3, [r7, #28]
 800c894:	2b00      	cmp	r3, #0
 800c896:	d003      	beq.n	800c8a0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800c898:	69fb      	ldr	r3, [r7, #28]
 800c89a:	697a      	ldr	r2, [r7, #20]
 800c89c:	631a      	str	r2, [r3, #48]	@ 0x30
 800c89e:	e005      	b.n	800c8ac <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800c8a0:	6978      	ldr	r0, [r7, #20]
 800c8a2:	f001 fe39 	bl	800e518 <vPortFree>
 800c8a6:	e001      	b.n	800c8ac <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800c8a8:	2300      	movs	r3, #0
 800c8aa:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800c8ac:	69fb      	ldr	r3, [r7, #28]
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	d017      	beq.n	800c8e2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800c8b2:	69fb      	ldr	r3, [r7, #28]
 800c8b4:	2200      	movs	r2, #0
 800c8b6:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c8ba:	88fa      	ldrh	r2, [r7, #6]
 800c8bc:	2300      	movs	r3, #0
 800c8be:	9303      	str	r3, [sp, #12]
 800c8c0:	69fb      	ldr	r3, [r7, #28]
 800c8c2:	9302      	str	r3, [sp, #8]
 800c8c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c8c6:	9301      	str	r3, [sp, #4]
 800c8c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c8ca:	9300      	str	r3, [sp, #0]
 800c8cc:	683b      	ldr	r3, [r7, #0]
 800c8ce:	68b9      	ldr	r1, [r7, #8]
 800c8d0:	68f8      	ldr	r0, [r7, #12]
 800c8d2:	f000 f80f 	bl	800c8f4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c8d6:	69f8      	ldr	r0, [r7, #28]
 800c8d8:	f000 f8b4 	bl	800ca44 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c8dc:	2301      	movs	r3, #1
 800c8de:	61bb      	str	r3, [r7, #24]
 800c8e0:	e002      	b.n	800c8e8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c8e2:	f04f 33ff 	mov.w	r3, #4294967295
 800c8e6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c8e8:	69bb      	ldr	r3, [r7, #24]
	}
 800c8ea:	4618      	mov	r0, r3
 800c8ec:	3720      	adds	r7, #32
 800c8ee:	46bd      	mov	sp, r7
 800c8f0:	bd80      	pop	{r7, pc}
	...

0800c8f4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c8f4:	b580      	push	{r7, lr}
 800c8f6:	b088      	sub	sp, #32
 800c8f8:	af00      	add	r7, sp, #0
 800c8fa:	60f8      	str	r0, [r7, #12]
 800c8fc:	60b9      	str	r1, [r7, #8]
 800c8fe:	607a      	str	r2, [r7, #4]
 800c900:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800c902:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c904:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	009b      	lsls	r3, r3, #2
 800c90a:	461a      	mov	r2, r3
 800c90c:	21a5      	movs	r1, #165	@ 0xa5
 800c90e:	f003 fed5 	bl	80106bc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c912:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c914:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800c91c:	3b01      	subs	r3, #1
 800c91e:	009b      	lsls	r3, r3, #2
 800c920:	4413      	add	r3, r2
 800c922:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c924:	69bb      	ldr	r3, [r7, #24]
 800c926:	f023 0307 	bic.w	r3, r3, #7
 800c92a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c92c:	69bb      	ldr	r3, [r7, #24]
 800c92e:	f003 0307 	and.w	r3, r3, #7
 800c932:	2b00      	cmp	r3, #0
 800c934:	d00b      	beq.n	800c94e <prvInitialiseNewTask+0x5a>
	__asm volatile
 800c936:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c93a:	f383 8811 	msr	BASEPRI, r3
 800c93e:	f3bf 8f6f 	isb	sy
 800c942:	f3bf 8f4f 	dsb	sy
 800c946:	617b      	str	r3, [r7, #20]
}
 800c948:	bf00      	nop
 800c94a:	bf00      	nop
 800c94c:	e7fd      	b.n	800c94a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c94e:	68bb      	ldr	r3, [r7, #8]
 800c950:	2b00      	cmp	r3, #0
 800c952:	d01f      	beq.n	800c994 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c954:	2300      	movs	r3, #0
 800c956:	61fb      	str	r3, [r7, #28]
 800c958:	e012      	b.n	800c980 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c95a:	68ba      	ldr	r2, [r7, #8]
 800c95c:	69fb      	ldr	r3, [r7, #28]
 800c95e:	4413      	add	r3, r2
 800c960:	7819      	ldrb	r1, [r3, #0]
 800c962:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c964:	69fb      	ldr	r3, [r7, #28]
 800c966:	4413      	add	r3, r2
 800c968:	3334      	adds	r3, #52	@ 0x34
 800c96a:	460a      	mov	r2, r1
 800c96c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c96e:	68ba      	ldr	r2, [r7, #8]
 800c970:	69fb      	ldr	r3, [r7, #28]
 800c972:	4413      	add	r3, r2
 800c974:	781b      	ldrb	r3, [r3, #0]
 800c976:	2b00      	cmp	r3, #0
 800c978:	d006      	beq.n	800c988 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c97a:	69fb      	ldr	r3, [r7, #28]
 800c97c:	3301      	adds	r3, #1
 800c97e:	61fb      	str	r3, [r7, #28]
 800c980:	69fb      	ldr	r3, [r7, #28]
 800c982:	2b0f      	cmp	r3, #15
 800c984:	d9e9      	bls.n	800c95a <prvInitialiseNewTask+0x66>
 800c986:	e000      	b.n	800c98a <prvInitialiseNewTask+0x96>
			{
				break;
 800c988:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c98a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c98c:	2200      	movs	r2, #0
 800c98e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800c992:	e003      	b.n	800c99c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c994:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c996:	2200      	movs	r2, #0
 800c998:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c99c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c99e:	2b37      	cmp	r3, #55	@ 0x37
 800c9a0:	d901      	bls.n	800c9a6 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c9a2:	2337      	movs	r3, #55	@ 0x37
 800c9a4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c9a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9a8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c9aa:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c9ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c9b0:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800c9b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9b4:	2200      	movs	r2, #0
 800c9b6:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c9b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9ba:	3304      	adds	r3, #4
 800c9bc:	4618      	mov	r0, r3
 800c9be:	f7fe fe33 	bl	800b628 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c9c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9c4:	3318      	adds	r3, #24
 800c9c6:	4618      	mov	r0, r3
 800c9c8:	f7fe fe2e 	bl	800b628 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c9cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c9d0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c9d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9d4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800c9d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9da:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c9dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c9e0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c9e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9e4:	2200      	movs	r2, #0
 800c9e6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c9ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9ec:	2200      	movs	r2, #0
 800c9ee:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800c9f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9f4:	3354      	adds	r3, #84	@ 0x54
 800c9f6:	224c      	movs	r2, #76	@ 0x4c
 800c9f8:	2100      	movs	r1, #0
 800c9fa:	4618      	mov	r0, r3
 800c9fc:	f003 fe5e 	bl	80106bc <memset>
 800ca00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca02:	4a0d      	ldr	r2, [pc, #52]	@ (800ca38 <prvInitialiseNewTask+0x144>)
 800ca04:	659a      	str	r2, [r3, #88]	@ 0x58
 800ca06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca08:	4a0c      	ldr	r2, [pc, #48]	@ (800ca3c <prvInitialiseNewTask+0x148>)
 800ca0a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800ca0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca0e:	4a0c      	ldr	r2, [pc, #48]	@ (800ca40 <prvInitialiseNewTask+0x14c>)
 800ca10:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800ca12:	683a      	ldr	r2, [r7, #0]
 800ca14:	68f9      	ldr	r1, [r7, #12]
 800ca16:	69b8      	ldr	r0, [r7, #24]
 800ca18:	f001 fa5a 	bl	800ded0 <pxPortInitialiseStack>
 800ca1c:	4602      	mov	r2, r0
 800ca1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca20:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800ca22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca24:	2b00      	cmp	r3, #0
 800ca26:	d002      	beq.n	800ca2e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800ca28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ca2c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ca2e:	bf00      	nop
 800ca30:	3720      	adds	r7, #32
 800ca32:	46bd      	mov	sp, r7
 800ca34:	bd80      	pop	{r7, pc}
 800ca36:	bf00      	nop
 800ca38:	2000560c 	.word	0x2000560c
 800ca3c:	20005674 	.word	0x20005674
 800ca40:	200056dc 	.word	0x200056dc

0800ca44 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800ca44:	b580      	push	{r7, lr}
 800ca46:	b082      	sub	sp, #8
 800ca48:	af00      	add	r7, sp, #0
 800ca4a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800ca4c:	f001 fb74 	bl	800e138 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800ca50:	4b2d      	ldr	r3, [pc, #180]	@ (800cb08 <prvAddNewTaskToReadyList+0xc4>)
 800ca52:	681b      	ldr	r3, [r3, #0]
 800ca54:	3301      	adds	r3, #1
 800ca56:	4a2c      	ldr	r2, [pc, #176]	@ (800cb08 <prvAddNewTaskToReadyList+0xc4>)
 800ca58:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800ca5a:	4b2c      	ldr	r3, [pc, #176]	@ (800cb0c <prvAddNewTaskToReadyList+0xc8>)
 800ca5c:	681b      	ldr	r3, [r3, #0]
 800ca5e:	2b00      	cmp	r3, #0
 800ca60:	d109      	bne.n	800ca76 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800ca62:	4a2a      	ldr	r2, [pc, #168]	@ (800cb0c <prvAddNewTaskToReadyList+0xc8>)
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800ca68:	4b27      	ldr	r3, [pc, #156]	@ (800cb08 <prvAddNewTaskToReadyList+0xc4>)
 800ca6a:	681b      	ldr	r3, [r3, #0]
 800ca6c:	2b01      	cmp	r3, #1
 800ca6e:	d110      	bne.n	800ca92 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800ca70:	f000 fc2e 	bl	800d2d0 <prvInitialiseTaskLists>
 800ca74:	e00d      	b.n	800ca92 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800ca76:	4b26      	ldr	r3, [pc, #152]	@ (800cb10 <prvAddNewTaskToReadyList+0xcc>)
 800ca78:	681b      	ldr	r3, [r3, #0]
 800ca7a:	2b00      	cmp	r3, #0
 800ca7c:	d109      	bne.n	800ca92 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800ca7e:	4b23      	ldr	r3, [pc, #140]	@ (800cb0c <prvAddNewTaskToReadyList+0xc8>)
 800ca80:	681b      	ldr	r3, [r3, #0]
 800ca82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca88:	429a      	cmp	r2, r3
 800ca8a:	d802      	bhi.n	800ca92 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800ca8c:	4a1f      	ldr	r2, [pc, #124]	@ (800cb0c <prvAddNewTaskToReadyList+0xc8>)
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800ca92:	4b20      	ldr	r3, [pc, #128]	@ (800cb14 <prvAddNewTaskToReadyList+0xd0>)
 800ca94:	681b      	ldr	r3, [r3, #0]
 800ca96:	3301      	adds	r3, #1
 800ca98:	4a1e      	ldr	r2, [pc, #120]	@ (800cb14 <prvAddNewTaskToReadyList+0xd0>)
 800ca9a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800ca9c:	4b1d      	ldr	r3, [pc, #116]	@ (800cb14 <prvAddNewTaskToReadyList+0xd0>)
 800ca9e:	681a      	ldr	r2, [r3, #0]
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800caa8:	4b1b      	ldr	r3, [pc, #108]	@ (800cb18 <prvAddNewTaskToReadyList+0xd4>)
 800caaa:	681b      	ldr	r3, [r3, #0]
 800caac:	429a      	cmp	r2, r3
 800caae:	d903      	bls.n	800cab8 <prvAddNewTaskToReadyList+0x74>
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cab4:	4a18      	ldr	r2, [pc, #96]	@ (800cb18 <prvAddNewTaskToReadyList+0xd4>)
 800cab6:	6013      	str	r3, [r2, #0]
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cabc:	4613      	mov	r3, r2
 800cabe:	009b      	lsls	r3, r3, #2
 800cac0:	4413      	add	r3, r2
 800cac2:	009b      	lsls	r3, r3, #2
 800cac4:	4a15      	ldr	r2, [pc, #84]	@ (800cb1c <prvAddNewTaskToReadyList+0xd8>)
 800cac6:	441a      	add	r2, r3
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	3304      	adds	r3, #4
 800cacc:	4619      	mov	r1, r3
 800cace:	4610      	mov	r0, r2
 800cad0:	f7fe fdb7 	bl	800b642 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800cad4:	f001 fb62 	bl	800e19c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800cad8:	4b0d      	ldr	r3, [pc, #52]	@ (800cb10 <prvAddNewTaskToReadyList+0xcc>)
 800cada:	681b      	ldr	r3, [r3, #0]
 800cadc:	2b00      	cmp	r3, #0
 800cade:	d00e      	beq.n	800cafe <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800cae0:	4b0a      	ldr	r3, [pc, #40]	@ (800cb0c <prvAddNewTaskToReadyList+0xc8>)
 800cae2:	681b      	ldr	r3, [r3, #0]
 800cae4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800caea:	429a      	cmp	r2, r3
 800caec:	d207      	bcs.n	800cafe <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800caee:	4b0c      	ldr	r3, [pc, #48]	@ (800cb20 <prvAddNewTaskToReadyList+0xdc>)
 800caf0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800caf4:	601a      	str	r2, [r3, #0]
 800caf6:	f3bf 8f4f 	dsb	sy
 800cafa:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800cafe:	bf00      	nop
 800cb00:	3708      	adds	r7, #8
 800cb02:	46bd      	mov	sp, r7
 800cb04:	bd80      	pop	{r7, pc}
 800cb06:	bf00      	nop
 800cb08:	20001884 	.word	0x20001884
 800cb0c:	200013b0 	.word	0x200013b0
 800cb10:	20001890 	.word	0x20001890
 800cb14:	200018a0 	.word	0x200018a0
 800cb18:	2000188c 	.word	0x2000188c
 800cb1c:	200013b4 	.word	0x200013b4
 800cb20:	e000ed04 	.word	0xe000ed04

0800cb24 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800cb24:	b580      	push	{r7, lr}
 800cb26:	b084      	sub	sp, #16
 800cb28:	af00      	add	r7, sp, #0
 800cb2a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800cb2c:	2300      	movs	r3, #0
 800cb2e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	2b00      	cmp	r3, #0
 800cb34:	d018      	beq.n	800cb68 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800cb36:	4b14      	ldr	r3, [pc, #80]	@ (800cb88 <vTaskDelay+0x64>)
 800cb38:	681b      	ldr	r3, [r3, #0]
 800cb3a:	2b00      	cmp	r3, #0
 800cb3c:	d00b      	beq.n	800cb56 <vTaskDelay+0x32>
	__asm volatile
 800cb3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb42:	f383 8811 	msr	BASEPRI, r3
 800cb46:	f3bf 8f6f 	isb	sy
 800cb4a:	f3bf 8f4f 	dsb	sy
 800cb4e:	60bb      	str	r3, [r7, #8]
}
 800cb50:	bf00      	nop
 800cb52:	bf00      	nop
 800cb54:	e7fd      	b.n	800cb52 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800cb56:	f000 f88b 	bl	800cc70 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800cb5a:	2100      	movs	r1, #0
 800cb5c:	6878      	ldr	r0, [r7, #4]
 800cb5e:	f000 fe09 	bl	800d774 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800cb62:	f000 f893 	bl	800cc8c <xTaskResumeAll>
 800cb66:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	2b00      	cmp	r3, #0
 800cb6c:	d107      	bne.n	800cb7e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800cb6e:	4b07      	ldr	r3, [pc, #28]	@ (800cb8c <vTaskDelay+0x68>)
 800cb70:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cb74:	601a      	str	r2, [r3, #0]
 800cb76:	f3bf 8f4f 	dsb	sy
 800cb7a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800cb7e:	bf00      	nop
 800cb80:	3710      	adds	r7, #16
 800cb82:	46bd      	mov	sp, r7
 800cb84:	bd80      	pop	{r7, pc}
 800cb86:	bf00      	nop
 800cb88:	200018ac 	.word	0x200018ac
 800cb8c:	e000ed04 	.word	0xe000ed04

0800cb90 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800cb90:	b580      	push	{r7, lr}
 800cb92:	b08a      	sub	sp, #40	@ 0x28
 800cb94:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800cb96:	2300      	movs	r3, #0
 800cb98:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800cb9a:	2300      	movs	r3, #0
 800cb9c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800cb9e:	463a      	mov	r2, r7
 800cba0:	1d39      	adds	r1, r7, #4
 800cba2:	f107 0308 	add.w	r3, r7, #8
 800cba6:	4618      	mov	r0, r3
 800cba8:	f7fe fcea 	bl	800b580 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800cbac:	6839      	ldr	r1, [r7, #0]
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	68ba      	ldr	r2, [r7, #8]
 800cbb2:	9202      	str	r2, [sp, #8]
 800cbb4:	9301      	str	r3, [sp, #4]
 800cbb6:	2300      	movs	r3, #0
 800cbb8:	9300      	str	r3, [sp, #0]
 800cbba:	2300      	movs	r3, #0
 800cbbc:	460a      	mov	r2, r1
 800cbbe:	4924      	ldr	r1, [pc, #144]	@ (800cc50 <vTaskStartScheduler+0xc0>)
 800cbc0:	4824      	ldr	r0, [pc, #144]	@ (800cc54 <vTaskStartScheduler+0xc4>)
 800cbc2:	f7ff fdf1 	bl	800c7a8 <xTaskCreateStatic>
 800cbc6:	4603      	mov	r3, r0
 800cbc8:	4a23      	ldr	r2, [pc, #140]	@ (800cc58 <vTaskStartScheduler+0xc8>)
 800cbca:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800cbcc:	4b22      	ldr	r3, [pc, #136]	@ (800cc58 <vTaskStartScheduler+0xc8>)
 800cbce:	681b      	ldr	r3, [r3, #0]
 800cbd0:	2b00      	cmp	r3, #0
 800cbd2:	d002      	beq.n	800cbda <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800cbd4:	2301      	movs	r3, #1
 800cbd6:	617b      	str	r3, [r7, #20]
 800cbd8:	e001      	b.n	800cbde <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800cbda:	2300      	movs	r3, #0
 800cbdc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800cbde:	697b      	ldr	r3, [r7, #20]
 800cbe0:	2b01      	cmp	r3, #1
 800cbe2:	d102      	bne.n	800cbea <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800cbe4:	f000 fe1a 	bl	800d81c <xTimerCreateTimerTask>
 800cbe8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800cbea:	697b      	ldr	r3, [r7, #20]
 800cbec:	2b01      	cmp	r3, #1
 800cbee:	d11b      	bne.n	800cc28 <vTaskStartScheduler+0x98>
	__asm volatile
 800cbf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cbf4:	f383 8811 	msr	BASEPRI, r3
 800cbf8:	f3bf 8f6f 	isb	sy
 800cbfc:	f3bf 8f4f 	dsb	sy
 800cc00:	613b      	str	r3, [r7, #16]
}
 800cc02:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800cc04:	4b15      	ldr	r3, [pc, #84]	@ (800cc5c <vTaskStartScheduler+0xcc>)
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	3354      	adds	r3, #84	@ 0x54
 800cc0a:	4a15      	ldr	r2, [pc, #84]	@ (800cc60 <vTaskStartScheduler+0xd0>)
 800cc0c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800cc0e:	4b15      	ldr	r3, [pc, #84]	@ (800cc64 <vTaskStartScheduler+0xd4>)
 800cc10:	f04f 32ff 	mov.w	r2, #4294967295
 800cc14:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800cc16:	4b14      	ldr	r3, [pc, #80]	@ (800cc68 <vTaskStartScheduler+0xd8>)
 800cc18:	2201      	movs	r2, #1
 800cc1a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800cc1c:	4b13      	ldr	r3, [pc, #76]	@ (800cc6c <vTaskStartScheduler+0xdc>)
 800cc1e:	2200      	movs	r2, #0
 800cc20:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800cc22:	f001 f9e5 	bl	800dff0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800cc26:	e00f      	b.n	800cc48 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800cc28:	697b      	ldr	r3, [r7, #20]
 800cc2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc2e:	d10b      	bne.n	800cc48 <vTaskStartScheduler+0xb8>
	__asm volatile
 800cc30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc34:	f383 8811 	msr	BASEPRI, r3
 800cc38:	f3bf 8f6f 	isb	sy
 800cc3c:	f3bf 8f4f 	dsb	sy
 800cc40:	60fb      	str	r3, [r7, #12]
}
 800cc42:	bf00      	nop
 800cc44:	bf00      	nop
 800cc46:	e7fd      	b.n	800cc44 <vTaskStartScheduler+0xb4>
}
 800cc48:	bf00      	nop
 800cc4a:	3718      	adds	r7, #24
 800cc4c:	46bd      	mov	sp, r7
 800cc4e:	bd80      	pop	{r7, pc}
 800cc50:	08014900 	.word	0x08014900
 800cc54:	0800d2a1 	.word	0x0800d2a1
 800cc58:	200018a8 	.word	0x200018a8
 800cc5c:	200013b0 	.word	0x200013b0
 800cc60:	2000018c 	.word	0x2000018c
 800cc64:	200018a4 	.word	0x200018a4
 800cc68:	20001890 	.word	0x20001890
 800cc6c:	20001888 	.word	0x20001888

0800cc70 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800cc70:	b480      	push	{r7}
 800cc72:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800cc74:	4b04      	ldr	r3, [pc, #16]	@ (800cc88 <vTaskSuspendAll+0x18>)
 800cc76:	681b      	ldr	r3, [r3, #0]
 800cc78:	3301      	adds	r3, #1
 800cc7a:	4a03      	ldr	r2, [pc, #12]	@ (800cc88 <vTaskSuspendAll+0x18>)
 800cc7c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800cc7e:	bf00      	nop
 800cc80:	46bd      	mov	sp, r7
 800cc82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc86:	4770      	bx	lr
 800cc88:	200018ac 	.word	0x200018ac

0800cc8c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800cc8c:	b580      	push	{r7, lr}
 800cc8e:	b084      	sub	sp, #16
 800cc90:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800cc92:	2300      	movs	r3, #0
 800cc94:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800cc96:	2300      	movs	r3, #0
 800cc98:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800cc9a:	4b42      	ldr	r3, [pc, #264]	@ (800cda4 <xTaskResumeAll+0x118>)
 800cc9c:	681b      	ldr	r3, [r3, #0]
 800cc9e:	2b00      	cmp	r3, #0
 800cca0:	d10b      	bne.n	800ccba <xTaskResumeAll+0x2e>
	__asm volatile
 800cca2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cca6:	f383 8811 	msr	BASEPRI, r3
 800ccaa:	f3bf 8f6f 	isb	sy
 800ccae:	f3bf 8f4f 	dsb	sy
 800ccb2:	603b      	str	r3, [r7, #0]
}
 800ccb4:	bf00      	nop
 800ccb6:	bf00      	nop
 800ccb8:	e7fd      	b.n	800ccb6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800ccba:	f001 fa3d 	bl	800e138 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800ccbe:	4b39      	ldr	r3, [pc, #228]	@ (800cda4 <xTaskResumeAll+0x118>)
 800ccc0:	681b      	ldr	r3, [r3, #0]
 800ccc2:	3b01      	subs	r3, #1
 800ccc4:	4a37      	ldr	r2, [pc, #220]	@ (800cda4 <xTaskResumeAll+0x118>)
 800ccc6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ccc8:	4b36      	ldr	r3, [pc, #216]	@ (800cda4 <xTaskResumeAll+0x118>)
 800ccca:	681b      	ldr	r3, [r3, #0]
 800cccc:	2b00      	cmp	r3, #0
 800ccce:	d162      	bne.n	800cd96 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800ccd0:	4b35      	ldr	r3, [pc, #212]	@ (800cda8 <xTaskResumeAll+0x11c>)
 800ccd2:	681b      	ldr	r3, [r3, #0]
 800ccd4:	2b00      	cmp	r3, #0
 800ccd6:	d05e      	beq.n	800cd96 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ccd8:	e02f      	b.n	800cd3a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ccda:	4b34      	ldr	r3, [pc, #208]	@ (800cdac <xTaskResumeAll+0x120>)
 800ccdc:	68db      	ldr	r3, [r3, #12]
 800ccde:	68db      	ldr	r3, [r3, #12]
 800cce0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800cce2:	68fb      	ldr	r3, [r7, #12]
 800cce4:	3318      	adds	r3, #24
 800cce6:	4618      	mov	r0, r3
 800cce8:	f7fe fd08 	bl	800b6fc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ccec:	68fb      	ldr	r3, [r7, #12]
 800ccee:	3304      	adds	r3, #4
 800ccf0:	4618      	mov	r0, r3
 800ccf2:	f7fe fd03 	bl	800b6fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800ccf6:	68fb      	ldr	r3, [r7, #12]
 800ccf8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ccfa:	4b2d      	ldr	r3, [pc, #180]	@ (800cdb0 <xTaskResumeAll+0x124>)
 800ccfc:	681b      	ldr	r3, [r3, #0]
 800ccfe:	429a      	cmp	r2, r3
 800cd00:	d903      	bls.n	800cd0a <xTaskResumeAll+0x7e>
 800cd02:	68fb      	ldr	r3, [r7, #12]
 800cd04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd06:	4a2a      	ldr	r2, [pc, #168]	@ (800cdb0 <xTaskResumeAll+0x124>)
 800cd08:	6013      	str	r3, [r2, #0]
 800cd0a:	68fb      	ldr	r3, [r7, #12]
 800cd0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cd0e:	4613      	mov	r3, r2
 800cd10:	009b      	lsls	r3, r3, #2
 800cd12:	4413      	add	r3, r2
 800cd14:	009b      	lsls	r3, r3, #2
 800cd16:	4a27      	ldr	r2, [pc, #156]	@ (800cdb4 <xTaskResumeAll+0x128>)
 800cd18:	441a      	add	r2, r3
 800cd1a:	68fb      	ldr	r3, [r7, #12]
 800cd1c:	3304      	adds	r3, #4
 800cd1e:	4619      	mov	r1, r3
 800cd20:	4610      	mov	r0, r2
 800cd22:	f7fe fc8e 	bl	800b642 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800cd26:	68fb      	ldr	r3, [r7, #12]
 800cd28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cd2a:	4b23      	ldr	r3, [pc, #140]	@ (800cdb8 <xTaskResumeAll+0x12c>)
 800cd2c:	681b      	ldr	r3, [r3, #0]
 800cd2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd30:	429a      	cmp	r2, r3
 800cd32:	d302      	bcc.n	800cd3a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800cd34:	4b21      	ldr	r3, [pc, #132]	@ (800cdbc <xTaskResumeAll+0x130>)
 800cd36:	2201      	movs	r2, #1
 800cd38:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800cd3a:	4b1c      	ldr	r3, [pc, #112]	@ (800cdac <xTaskResumeAll+0x120>)
 800cd3c:	681b      	ldr	r3, [r3, #0]
 800cd3e:	2b00      	cmp	r3, #0
 800cd40:	d1cb      	bne.n	800ccda <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800cd42:	68fb      	ldr	r3, [r7, #12]
 800cd44:	2b00      	cmp	r3, #0
 800cd46:	d001      	beq.n	800cd4c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800cd48:	f000 fb66 	bl	800d418 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800cd4c:	4b1c      	ldr	r3, [pc, #112]	@ (800cdc0 <xTaskResumeAll+0x134>)
 800cd4e:	681b      	ldr	r3, [r3, #0]
 800cd50:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d010      	beq.n	800cd7a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800cd58:	f000 f846 	bl	800cde8 <xTaskIncrementTick>
 800cd5c:	4603      	mov	r3, r0
 800cd5e:	2b00      	cmp	r3, #0
 800cd60:	d002      	beq.n	800cd68 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800cd62:	4b16      	ldr	r3, [pc, #88]	@ (800cdbc <xTaskResumeAll+0x130>)
 800cd64:	2201      	movs	r2, #1
 800cd66:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	3b01      	subs	r3, #1
 800cd6c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	2b00      	cmp	r3, #0
 800cd72:	d1f1      	bne.n	800cd58 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800cd74:	4b12      	ldr	r3, [pc, #72]	@ (800cdc0 <xTaskResumeAll+0x134>)
 800cd76:	2200      	movs	r2, #0
 800cd78:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800cd7a:	4b10      	ldr	r3, [pc, #64]	@ (800cdbc <xTaskResumeAll+0x130>)
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	d009      	beq.n	800cd96 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800cd82:	2301      	movs	r3, #1
 800cd84:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800cd86:	4b0f      	ldr	r3, [pc, #60]	@ (800cdc4 <xTaskResumeAll+0x138>)
 800cd88:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cd8c:	601a      	str	r2, [r3, #0]
 800cd8e:	f3bf 8f4f 	dsb	sy
 800cd92:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800cd96:	f001 fa01 	bl	800e19c <vPortExitCritical>

	return xAlreadyYielded;
 800cd9a:	68bb      	ldr	r3, [r7, #8]
}
 800cd9c:	4618      	mov	r0, r3
 800cd9e:	3710      	adds	r7, #16
 800cda0:	46bd      	mov	sp, r7
 800cda2:	bd80      	pop	{r7, pc}
 800cda4:	200018ac 	.word	0x200018ac
 800cda8:	20001884 	.word	0x20001884
 800cdac:	20001844 	.word	0x20001844
 800cdb0:	2000188c 	.word	0x2000188c
 800cdb4:	200013b4 	.word	0x200013b4
 800cdb8:	200013b0 	.word	0x200013b0
 800cdbc:	20001898 	.word	0x20001898
 800cdc0:	20001894 	.word	0x20001894
 800cdc4:	e000ed04 	.word	0xe000ed04

0800cdc8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800cdc8:	b480      	push	{r7}
 800cdca:	b083      	sub	sp, #12
 800cdcc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800cdce:	4b05      	ldr	r3, [pc, #20]	@ (800cde4 <xTaskGetTickCount+0x1c>)
 800cdd0:	681b      	ldr	r3, [r3, #0]
 800cdd2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800cdd4:	687b      	ldr	r3, [r7, #4]
}
 800cdd6:	4618      	mov	r0, r3
 800cdd8:	370c      	adds	r7, #12
 800cdda:	46bd      	mov	sp, r7
 800cddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cde0:	4770      	bx	lr
 800cde2:	bf00      	nop
 800cde4:	20001888 	.word	0x20001888

0800cde8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800cde8:	b580      	push	{r7, lr}
 800cdea:	b086      	sub	sp, #24
 800cdec:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800cdee:	2300      	movs	r3, #0
 800cdf0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cdf2:	4b4f      	ldr	r3, [pc, #316]	@ (800cf30 <xTaskIncrementTick+0x148>)
 800cdf4:	681b      	ldr	r3, [r3, #0]
 800cdf6:	2b00      	cmp	r3, #0
 800cdf8:	f040 8090 	bne.w	800cf1c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800cdfc:	4b4d      	ldr	r3, [pc, #308]	@ (800cf34 <xTaskIncrementTick+0x14c>)
 800cdfe:	681b      	ldr	r3, [r3, #0]
 800ce00:	3301      	adds	r3, #1
 800ce02:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800ce04:	4a4b      	ldr	r2, [pc, #300]	@ (800cf34 <xTaskIncrementTick+0x14c>)
 800ce06:	693b      	ldr	r3, [r7, #16]
 800ce08:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ce0a:	693b      	ldr	r3, [r7, #16]
 800ce0c:	2b00      	cmp	r3, #0
 800ce0e:	d121      	bne.n	800ce54 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800ce10:	4b49      	ldr	r3, [pc, #292]	@ (800cf38 <xTaskIncrementTick+0x150>)
 800ce12:	681b      	ldr	r3, [r3, #0]
 800ce14:	681b      	ldr	r3, [r3, #0]
 800ce16:	2b00      	cmp	r3, #0
 800ce18:	d00b      	beq.n	800ce32 <xTaskIncrementTick+0x4a>
	__asm volatile
 800ce1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce1e:	f383 8811 	msr	BASEPRI, r3
 800ce22:	f3bf 8f6f 	isb	sy
 800ce26:	f3bf 8f4f 	dsb	sy
 800ce2a:	603b      	str	r3, [r7, #0]
}
 800ce2c:	bf00      	nop
 800ce2e:	bf00      	nop
 800ce30:	e7fd      	b.n	800ce2e <xTaskIncrementTick+0x46>
 800ce32:	4b41      	ldr	r3, [pc, #260]	@ (800cf38 <xTaskIncrementTick+0x150>)
 800ce34:	681b      	ldr	r3, [r3, #0]
 800ce36:	60fb      	str	r3, [r7, #12]
 800ce38:	4b40      	ldr	r3, [pc, #256]	@ (800cf3c <xTaskIncrementTick+0x154>)
 800ce3a:	681b      	ldr	r3, [r3, #0]
 800ce3c:	4a3e      	ldr	r2, [pc, #248]	@ (800cf38 <xTaskIncrementTick+0x150>)
 800ce3e:	6013      	str	r3, [r2, #0]
 800ce40:	4a3e      	ldr	r2, [pc, #248]	@ (800cf3c <xTaskIncrementTick+0x154>)
 800ce42:	68fb      	ldr	r3, [r7, #12]
 800ce44:	6013      	str	r3, [r2, #0]
 800ce46:	4b3e      	ldr	r3, [pc, #248]	@ (800cf40 <xTaskIncrementTick+0x158>)
 800ce48:	681b      	ldr	r3, [r3, #0]
 800ce4a:	3301      	adds	r3, #1
 800ce4c:	4a3c      	ldr	r2, [pc, #240]	@ (800cf40 <xTaskIncrementTick+0x158>)
 800ce4e:	6013      	str	r3, [r2, #0]
 800ce50:	f000 fae2 	bl	800d418 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ce54:	4b3b      	ldr	r3, [pc, #236]	@ (800cf44 <xTaskIncrementTick+0x15c>)
 800ce56:	681b      	ldr	r3, [r3, #0]
 800ce58:	693a      	ldr	r2, [r7, #16]
 800ce5a:	429a      	cmp	r2, r3
 800ce5c:	d349      	bcc.n	800cef2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ce5e:	4b36      	ldr	r3, [pc, #216]	@ (800cf38 <xTaskIncrementTick+0x150>)
 800ce60:	681b      	ldr	r3, [r3, #0]
 800ce62:	681b      	ldr	r3, [r3, #0]
 800ce64:	2b00      	cmp	r3, #0
 800ce66:	d104      	bne.n	800ce72 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ce68:	4b36      	ldr	r3, [pc, #216]	@ (800cf44 <xTaskIncrementTick+0x15c>)
 800ce6a:	f04f 32ff 	mov.w	r2, #4294967295
 800ce6e:	601a      	str	r2, [r3, #0]
					break;
 800ce70:	e03f      	b.n	800cef2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ce72:	4b31      	ldr	r3, [pc, #196]	@ (800cf38 <xTaskIncrementTick+0x150>)
 800ce74:	681b      	ldr	r3, [r3, #0]
 800ce76:	68db      	ldr	r3, [r3, #12]
 800ce78:	68db      	ldr	r3, [r3, #12]
 800ce7a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ce7c:	68bb      	ldr	r3, [r7, #8]
 800ce7e:	685b      	ldr	r3, [r3, #4]
 800ce80:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ce82:	693a      	ldr	r2, [r7, #16]
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	429a      	cmp	r2, r3
 800ce88:	d203      	bcs.n	800ce92 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ce8a:	4a2e      	ldr	r2, [pc, #184]	@ (800cf44 <xTaskIncrementTick+0x15c>)
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ce90:	e02f      	b.n	800cef2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ce92:	68bb      	ldr	r3, [r7, #8]
 800ce94:	3304      	adds	r3, #4
 800ce96:	4618      	mov	r0, r3
 800ce98:	f7fe fc30 	bl	800b6fc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ce9c:	68bb      	ldr	r3, [r7, #8]
 800ce9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	d004      	beq.n	800ceae <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800cea4:	68bb      	ldr	r3, [r7, #8]
 800cea6:	3318      	adds	r3, #24
 800cea8:	4618      	mov	r0, r3
 800ceaa:	f7fe fc27 	bl	800b6fc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ceae:	68bb      	ldr	r3, [r7, #8]
 800ceb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ceb2:	4b25      	ldr	r3, [pc, #148]	@ (800cf48 <xTaskIncrementTick+0x160>)
 800ceb4:	681b      	ldr	r3, [r3, #0]
 800ceb6:	429a      	cmp	r2, r3
 800ceb8:	d903      	bls.n	800cec2 <xTaskIncrementTick+0xda>
 800ceba:	68bb      	ldr	r3, [r7, #8]
 800cebc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cebe:	4a22      	ldr	r2, [pc, #136]	@ (800cf48 <xTaskIncrementTick+0x160>)
 800cec0:	6013      	str	r3, [r2, #0]
 800cec2:	68bb      	ldr	r3, [r7, #8]
 800cec4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cec6:	4613      	mov	r3, r2
 800cec8:	009b      	lsls	r3, r3, #2
 800ceca:	4413      	add	r3, r2
 800cecc:	009b      	lsls	r3, r3, #2
 800cece:	4a1f      	ldr	r2, [pc, #124]	@ (800cf4c <xTaskIncrementTick+0x164>)
 800ced0:	441a      	add	r2, r3
 800ced2:	68bb      	ldr	r3, [r7, #8]
 800ced4:	3304      	adds	r3, #4
 800ced6:	4619      	mov	r1, r3
 800ced8:	4610      	mov	r0, r2
 800ceda:	f7fe fbb2 	bl	800b642 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800cede:	68bb      	ldr	r3, [r7, #8]
 800cee0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cee2:	4b1b      	ldr	r3, [pc, #108]	@ (800cf50 <xTaskIncrementTick+0x168>)
 800cee4:	681b      	ldr	r3, [r3, #0]
 800cee6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cee8:	429a      	cmp	r2, r3
 800ceea:	d3b8      	bcc.n	800ce5e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800ceec:	2301      	movs	r3, #1
 800ceee:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cef0:	e7b5      	b.n	800ce5e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800cef2:	4b17      	ldr	r3, [pc, #92]	@ (800cf50 <xTaskIncrementTick+0x168>)
 800cef4:	681b      	ldr	r3, [r3, #0]
 800cef6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cef8:	4914      	ldr	r1, [pc, #80]	@ (800cf4c <xTaskIncrementTick+0x164>)
 800cefa:	4613      	mov	r3, r2
 800cefc:	009b      	lsls	r3, r3, #2
 800cefe:	4413      	add	r3, r2
 800cf00:	009b      	lsls	r3, r3, #2
 800cf02:	440b      	add	r3, r1
 800cf04:	681b      	ldr	r3, [r3, #0]
 800cf06:	2b01      	cmp	r3, #1
 800cf08:	d901      	bls.n	800cf0e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800cf0a:	2301      	movs	r3, #1
 800cf0c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800cf0e:	4b11      	ldr	r3, [pc, #68]	@ (800cf54 <xTaskIncrementTick+0x16c>)
 800cf10:	681b      	ldr	r3, [r3, #0]
 800cf12:	2b00      	cmp	r3, #0
 800cf14:	d007      	beq.n	800cf26 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800cf16:	2301      	movs	r3, #1
 800cf18:	617b      	str	r3, [r7, #20]
 800cf1a:	e004      	b.n	800cf26 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800cf1c:	4b0e      	ldr	r3, [pc, #56]	@ (800cf58 <xTaskIncrementTick+0x170>)
 800cf1e:	681b      	ldr	r3, [r3, #0]
 800cf20:	3301      	adds	r3, #1
 800cf22:	4a0d      	ldr	r2, [pc, #52]	@ (800cf58 <xTaskIncrementTick+0x170>)
 800cf24:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800cf26:	697b      	ldr	r3, [r7, #20]
}
 800cf28:	4618      	mov	r0, r3
 800cf2a:	3718      	adds	r7, #24
 800cf2c:	46bd      	mov	sp, r7
 800cf2e:	bd80      	pop	{r7, pc}
 800cf30:	200018ac 	.word	0x200018ac
 800cf34:	20001888 	.word	0x20001888
 800cf38:	2000183c 	.word	0x2000183c
 800cf3c:	20001840 	.word	0x20001840
 800cf40:	2000189c 	.word	0x2000189c
 800cf44:	200018a4 	.word	0x200018a4
 800cf48:	2000188c 	.word	0x2000188c
 800cf4c:	200013b4 	.word	0x200013b4
 800cf50:	200013b0 	.word	0x200013b0
 800cf54:	20001898 	.word	0x20001898
 800cf58:	20001894 	.word	0x20001894

0800cf5c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800cf5c:	b480      	push	{r7}
 800cf5e:	b085      	sub	sp, #20
 800cf60:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800cf62:	4b2b      	ldr	r3, [pc, #172]	@ (800d010 <vTaskSwitchContext+0xb4>)
 800cf64:	681b      	ldr	r3, [r3, #0]
 800cf66:	2b00      	cmp	r3, #0
 800cf68:	d003      	beq.n	800cf72 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800cf6a:	4b2a      	ldr	r3, [pc, #168]	@ (800d014 <vTaskSwitchContext+0xb8>)
 800cf6c:	2201      	movs	r2, #1
 800cf6e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800cf70:	e047      	b.n	800d002 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800cf72:	4b28      	ldr	r3, [pc, #160]	@ (800d014 <vTaskSwitchContext+0xb8>)
 800cf74:	2200      	movs	r2, #0
 800cf76:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cf78:	4b27      	ldr	r3, [pc, #156]	@ (800d018 <vTaskSwitchContext+0xbc>)
 800cf7a:	681b      	ldr	r3, [r3, #0]
 800cf7c:	60fb      	str	r3, [r7, #12]
 800cf7e:	e011      	b.n	800cfa4 <vTaskSwitchContext+0x48>
 800cf80:	68fb      	ldr	r3, [r7, #12]
 800cf82:	2b00      	cmp	r3, #0
 800cf84:	d10b      	bne.n	800cf9e <vTaskSwitchContext+0x42>
	__asm volatile
 800cf86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf8a:	f383 8811 	msr	BASEPRI, r3
 800cf8e:	f3bf 8f6f 	isb	sy
 800cf92:	f3bf 8f4f 	dsb	sy
 800cf96:	607b      	str	r3, [r7, #4]
}
 800cf98:	bf00      	nop
 800cf9a:	bf00      	nop
 800cf9c:	e7fd      	b.n	800cf9a <vTaskSwitchContext+0x3e>
 800cf9e:	68fb      	ldr	r3, [r7, #12]
 800cfa0:	3b01      	subs	r3, #1
 800cfa2:	60fb      	str	r3, [r7, #12]
 800cfa4:	491d      	ldr	r1, [pc, #116]	@ (800d01c <vTaskSwitchContext+0xc0>)
 800cfa6:	68fa      	ldr	r2, [r7, #12]
 800cfa8:	4613      	mov	r3, r2
 800cfaa:	009b      	lsls	r3, r3, #2
 800cfac:	4413      	add	r3, r2
 800cfae:	009b      	lsls	r3, r3, #2
 800cfb0:	440b      	add	r3, r1
 800cfb2:	681b      	ldr	r3, [r3, #0]
 800cfb4:	2b00      	cmp	r3, #0
 800cfb6:	d0e3      	beq.n	800cf80 <vTaskSwitchContext+0x24>
 800cfb8:	68fa      	ldr	r2, [r7, #12]
 800cfba:	4613      	mov	r3, r2
 800cfbc:	009b      	lsls	r3, r3, #2
 800cfbe:	4413      	add	r3, r2
 800cfc0:	009b      	lsls	r3, r3, #2
 800cfc2:	4a16      	ldr	r2, [pc, #88]	@ (800d01c <vTaskSwitchContext+0xc0>)
 800cfc4:	4413      	add	r3, r2
 800cfc6:	60bb      	str	r3, [r7, #8]
 800cfc8:	68bb      	ldr	r3, [r7, #8]
 800cfca:	685b      	ldr	r3, [r3, #4]
 800cfcc:	685a      	ldr	r2, [r3, #4]
 800cfce:	68bb      	ldr	r3, [r7, #8]
 800cfd0:	605a      	str	r2, [r3, #4]
 800cfd2:	68bb      	ldr	r3, [r7, #8]
 800cfd4:	685a      	ldr	r2, [r3, #4]
 800cfd6:	68bb      	ldr	r3, [r7, #8]
 800cfd8:	3308      	adds	r3, #8
 800cfda:	429a      	cmp	r2, r3
 800cfdc:	d104      	bne.n	800cfe8 <vTaskSwitchContext+0x8c>
 800cfde:	68bb      	ldr	r3, [r7, #8]
 800cfe0:	685b      	ldr	r3, [r3, #4]
 800cfe2:	685a      	ldr	r2, [r3, #4]
 800cfe4:	68bb      	ldr	r3, [r7, #8]
 800cfe6:	605a      	str	r2, [r3, #4]
 800cfe8:	68bb      	ldr	r3, [r7, #8]
 800cfea:	685b      	ldr	r3, [r3, #4]
 800cfec:	68db      	ldr	r3, [r3, #12]
 800cfee:	4a0c      	ldr	r2, [pc, #48]	@ (800d020 <vTaskSwitchContext+0xc4>)
 800cff0:	6013      	str	r3, [r2, #0]
 800cff2:	4a09      	ldr	r2, [pc, #36]	@ (800d018 <vTaskSwitchContext+0xbc>)
 800cff4:	68fb      	ldr	r3, [r7, #12]
 800cff6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800cff8:	4b09      	ldr	r3, [pc, #36]	@ (800d020 <vTaskSwitchContext+0xc4>)
 800cffa:	681b      	ldr	r3, [r3, #0]
 800cffc:	3354      	adds	r3, #84	@ 0x54
 800cffe:	4a09      	ldr	r2, [pc, #36]	@ (800d024 <vTaskSwitchContext+0xc8>)
 800d000:	6013      	str	r3, [r2, #0]
}
 800d002:	bf00      	nop
 800d004:	3714      	adds	r7, #20
 800d006:	46bd      	mov	sp, r7
 800d008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d00c:	4770      	bx	lr
 800d00e:	bf00      	nop
 800d010:	200018ac 	.word	0x200018ac
 800d014:	20001898 	.word	0x20001898
 800d018:	2000188c 	.word	0x2000188c
 800d01c:	200013b4 	.word	0x200013b4
 800d020:	200013b0 	.word	0x200013b0
 800d024:	2000018c 	.word	0x2000018c

0800d028 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800d028:	b580      	push	{r7, lr}
 800d02a:	b084      	sub	sp, #16
 800d02c:	af00      	add	r7, sp, #0
 800d02e:	6078      	str	r0, [r7, #4]
 800d030:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	2b00      	cmp	r3, #0
 800d036:	d10b      	bne.n	800d050 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800d038:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d03c:	f383 8811 	msr	BASEPRI, r3
 800d040:	f3bf 8f6f 	isb	sy
 800d044:	f3bf 8f4f 	dsb	sy
 800d048:	60fb      	str	r3, [r7, #12]
}
 800d04a:	bf00      	nop
 800d04c:	bf00      	nop
 800d04e:	e7fd      	b.n	800d04c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d050:	4b07      	ldr	r3, [pc, #28]	@ (800d070 <vTaskPlaceOnEventList+0x48>)
 800d052:	681b      	ldr	r3, [r3, #0]
 800d054:	3318      	adds	r3, #24
 800d056:	4619      	mov	r1, r3
 800d058:	6878      	ldr	r0, [r7, #4]
 800d05a:	f7fe fb16 	bl	800b68a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800d05e:	2101      	movs	r1, #1
 800d060:	6838      	ldr	r0, [r7, #0]
 800d062:	f000 fb87 	bl	800d774 <prvAddCurrentTaskToDelayedList>
}
 800d066:	bf00      	nop
 800d068:	3710      	adds	r7, #16
 800d06a:	46bd      	mov	sp, r7
 800d06c:	bd80      	pop	{r7, pc}
 800d06e:	bf00      	nop
 800d070:	200013b0 	.word	0x200013b0

0800d074 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800d074:	b580      	push	{r7, lr}
 800d076:	b086      	sub	sp, #24
 800d078:	af00      	add	r7, sp, #0
 800d07a:	60f8      	str	r0, [r7, #12]
 800d07c:	60b9      	str	r1, [r7, #8]
 800d07e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800d080:	68fb      	ldr	r3, [r7, #12]
 800d082:	2b00      	cmp	r3, #0
 800d084:	d10b      	bne.n	800d09e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800d086:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d08a:	f383 8811 	msr	BASEPRI, r3
 800d08e:	f3bf 8f6f 	isb	sy
 800d092:	f3bf 8f4f 	dsb	sy
 800d096:	617b      	str	r3, [r7, #20]
}
 800d098:	bf00      	nop
 800d09a:	bf00      	nop
 800d09c:	e7fd      	b.n	800d09a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d09e:	4b0a      	ldr	r3, [pc, #40]	@ (800d0c8 <vTaskPlaceOnEventListRestricted+0x54>)
 800d0a0:	681b      	ldr	r3, [r3, #0]
 800d0a2:	3318      	adds	r3, #24
 800d0a4:	4619      	mov	r1, r3
 800d0a6:	68f8      	ldr	r0, [r7, #12]
 800d0a8:	f7fe facb 	bl	800b642 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	2b00      	cmp	r3, #0
 800d0b0:	d002      	beq.n	800d0b8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800d0b2:	f04f 33ff 	mov.w	r3, #4294967295
 800d0b6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800d0b8:	6879      	ldr	r1, [r7, #4]
 800d0ba:	68b8      	ldr	r0, [r7, #8]
 800d0bc:	f000 fb5a 	bl	800d774 <prvAddCurrentTaskToDelayedList>
	}
 800d0c0:	bf00      	nop
 800d0c2:	3718      	adds	r7, #24
 800d0c4:	46bd      	mov	sp, r7
 800d0c6:	bd80      	pop	{r7, pc}
 800d0c8:	200013b0 	.word	0x200013b0

0800d0cc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800d0cc:	b580      	push	{r7, lr}
 800d0ce:	b086      	sub	sp, #24
 800d0d0:	af00      	add	r7, sp, #0
 800d0d2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	68db      	ldr	r3, [r3, #12]
 800d0d8:	68db      	ldr	r3, [r3, #12]
 800d0da:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800d0dc:	693b      	ldr	r3, [r7, #16]
 800d0de:	2b00      	cmp	r3, #0
 800d0e0:	d10b      	bne.n	800d0fa <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800d0e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d0e6:	f383 8811 	msr	BASEPRI, r3
 800d0ea:	f3bf 8f6f 	isb	sy
 800d0ee:	f3bf 8f4f 	dsb	sy
 800d0f2:	60fb      	str	r3, [r7, #12]
}
 800d0f4:	bf00      	nop
 800d0f6:	bf00      	nop
 800d0f8:	e7fd      	b.n	800d0f6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800d0fa:	693b      	ldr	r3, [r7, #16]
 800d0fc:	3318      	adds	r3, #24
 800d0fe:	4618      	mov	r0, r3
 800d100:	f7fe fafc 	bl	800b6fc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d104:	4b1d      	ldr	r3, [pc, #116]	@ (800d17c <xTaskRemoveFromEventList+0xb0>)
 800d106:	681b      	ldr	r3, [r3, #0]
 800d108:	2b00      	cmp	r3, #0
 800d10a:	d11d      	bne.n	800d148 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800d10c:	693b      	ldr	r3, [r7, #16]
 800d10e:	3304      	adds	r3, #4
 800d110:	4618      	mov	r0, r3
 800d112:	f7fe faf3 	bl	800b6fc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800d116:	693b      	ldr	r3, [r7, #16]
 800d118:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d11a:	4b19      	ldr	r3, [pc, #100]	@ (800d180 <xTaskRemoveFromEventList+0xb4>)
 800d11c:	681b      	ldr	r3, [r3, #0]
 800d11e:	429a      	cmp	r2, r3
 800d120:	d903      	bls.n	800d12a <xTaskRemoveFromEventList+0x5e>
 800d122:	693b      	ldr	r3, [r7, #16]
 800d124:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d126:	4a16      	ldr	r2, [pc, #88]	@ (800d180 <xTaskRemoveFromEventList+0xb4>)
 800d128:	6013      	str	r3, [r2, #0]
 800d12a:	693b      	ldr	r3, [r7, #16]
 800d12c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d12e:	4613      	mov	r3, r2
 800d130:	009b      	lsls	r3, r3, #2
 800d132:	4413      	add	r3, r2
 800d134:	009b      	lsls	r3, r3, #2
 800d136:	4a13      	ldr	r2, [pc, #76]	@ (800d184 <xTaskRemoveFromEventList+0xb8>)
 800d138:	441a      	add	r2, r3
 800d13a:	693b      	ldr	r3, [r7, #16]
 800d13c:	3304      	adds	r3, #4
 800d13e:	4619      	mov	r1, r3
 800d140:	4610      	mov	r0, r2
 800d142:	f7fe fa7e 	bl	800b642 <vListInsertEnd>
 800d146:	e005      	b.n	800d154 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800d148:	693b      	ldr	r3, [r7, #16]
 800d14a:	3318      	adds	r3, #24
 800d14c:	4619      	mov	r1, r3
 800d14e:	480e      	ldr	r0, [pc, #56]	@ (800d188 <xTaskRemoveFromEventList+0xbc>)
 800d150:	f7fe fa77 	bl	800b642 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800d154:	693b      	ldr	r3, [r7, #16]
 800d156:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d158:	4b0c      	ldr	r3, [pc, #48]	@ (800d18c <xTaskRemoveFromEventList+0xc0>)
 800d15a:	681b      	ldr	r3, [r3, #0]
 800d15c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d15e:	429a      	cmp	r2, r3
 800d160:	d905      	bls.n	800d16e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800d162:	2301      	movs	r3, #1
 800d164:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800d166:	4b0a      	ldr	r3, [pc, #40]	@ (800d190 <xTaskRemoveFromEventList+0xc4>)
 800d168:	2201      	movs	r2, #1
 800d16a:	601a      	str	r2, [r3, #0]
 800d16c:	e001      	b.n	800d172 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800d16e:	2300      	movs	r3, #0
 800d170:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800d172:	697b      	ldr	r3, [r7, #20]
}
 800d174:	4618      	mov	r0, r3
 800d176:	3718      	adds	r7, #24
 800d178:	46bd      	mov	sp, r7
 800d17a:	bd80      	pop	{r7, pc}
 800d17c:	200018ac 	.word	0x200018ac
 800d180:	2000188c 	.word	0x2000188c
 800d184:	200013b4 	.word	0x200013b4
 800d188:	20001844 	.word	0x20001844
 800d18c:	200013b0 	.word	0x200013b0
 800d190:	20001898 	.word	0x20001898

0800d194 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800d194:	b480      	push	{r7}
 800d196:	b083      	sub	sp, #12
 800d198:	af00      	add	r7, sp, #0
 800d19a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800d19c:	4b06      	ldr	r3, [pc, #24]	@ (800d1b8 <vTaskInternalSetTimeOutState+0x24>)
 800d19e:	681a      	ldr	r2, [r3, #0]
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800d1a4:	4b05      	ldr	r3, [pc, #20]	@ (800d1bc <vTaskInternalSetTimeOutState+0x28>)
 800d1a6:	681a      	ldr	r2, [r3, #0]
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	605a      	str	r2, [r3, #4]
}
 800d1ac:	bf00      	nop
 800d1ae:	370c      	adds	r7, #12
 800d1b0:	46bd      	mov	sp, r7
 800d1b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1b6:	4770      	bx	lr
 800d1b8:	2000189c 	.word	0x2000189c
 800d1bc:	20001888 	.word	0x20001888

0800d1c0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800d1c0:	b580      	push	{r7, lr}
 800d1c2:	b088      	sub	sp, #32
 800d1c4:	af00      	add	r7, sp, #0
 800d1c6:	6078      	str	r0, [r7, #4]
 800d1c8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800d1ca:	687b      	ldr	r3, [r7, #4]
 800d1cc:	2b00      	cmp	r3, #0
 800d1ce:	d10b      	bne.n	800d1e8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800d1d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d1d4:	f383 8811 	msr	BASEPRI, r3
 800d1d8:	f3bf 8f6f 	isb	sy
 800d1dc:	f3bf 8f4f 	dsb	sy
 800d1e0:	613b      	str	r3, [r7, #16]
}
 800d1e2:	bf00      	nop
 800d1e4:	bf00      	nop
 800d1e6:	e7fd      	b.n	800d1e4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800d1e8:	683b      	ldr	r3, [r7, #0]
 800d1ea:	2b00      	cmp	r3, #0
 800d1ec:	d10b      	bne.n	800d206 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800d1ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d1f2:	f383 8811 	msr	BASEPRI, r3
 800d1f6:	f3bf 8f6f 	isb	sy
 800d1fa:	f3bf 8f4f 	dsb	sy
 800d1fe:	60fb      	str	r3, [r7, #12]
}
 800d200:	bf00      	nop
 800d202:	bf00      	nop
 800d204:	e7fd      	b.n	800d202 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800d206:	f000 ff97 	bl	800e138 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800d20a:	4b1d      	ldr	r3, [pc, #116]	@ (800d280 <xTaskCheckForTimeOut+0xc0>)
 800d20c:	681b      	ldr	r3, [r3, #0]
 800d20e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	685b      	ldr	r3, [r3, #4]
 800d214:	69ba      	ldr	r2, [r7, #24]
 800d216:	1ad3      	subs	r3, r2, r3
 800d218:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800d21a:	683b      	ldr	r3, [r7, #0]
 800d21c:	681b      	ldr	r3, [r3, #0]
 800d21e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d222:	d102      	bne.n	800d22a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800d224:	2300      	movs	r3, #0
 800d226:	61fb      	str	r3, [r7, #28]
 800d228:	e023      	b.n	800d272 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	681a      	ldr	r2, [r3, #0]
 800d22e:	4b15      	ldr	r3, [pc, #84]	@ (800d284 <xTaskCheckForTimeOut+0xc4>)
 800d230:	681b      	ldr	r3, [r3, #0]
 800d232:	429a      	cmp	r2, r3
 800d234:	d007      	beq.n	800d246 <xTaskCheckForTimeOut+0x86>
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	685b      	ldr	r3, [r3, #4]
 800d23a:	69ba      	ldr	r2, [r7, #24]
 800d23c:	429a      	cmp	r2, r3
 800d23e:	d302      	bcc.n	800d246 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800d240:	2301      	movs	r3, #1
 800d242:	61fb      	str	r3, [r7, #28]
 800d244:	e015      	b.n	800d272 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800d246:	683b      	ldr	r3, [r7, #0]
 800d248:	681b      	ldr	r3, [r3, #0]
 800d24a:	697a      	ldr	r2, [r7, #20]
 800d24c:	429a      	cmp	r2, r3
 800d24e:	d20b      	bcs.n	800d268 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800d250:	683b      	ldr	r3, [r7, #0]
 800d252:	681a      	ldr	r2, [r3, #0]
 800d254:	697b      	ldr	r3, [r7, #20]
 800d256:	1ad2      	subs	r2, r2, r3
 800d258:	683b      	ldr	r3, [r7, #0]
 800d25a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800d25c:	6878      	ldr	r0, [r7, #4]
 800d25e:	f7ff ff99 	bl	800d194 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800d262:	2300      	movs	r3, #0
 800d264:	61fb      	str	r3, [r7, #28]
 800d266:	e004      	b.n	800d272 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800d268:	683b      	ldr	r3, [r7, #0]
 800d26a:	2200      	movs	r2, #0
 800d26c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800d26e:	2301      	movs	r3, #1
 800d270:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800d272:	f000 ff93 	bl	800e19c <vPortExitCritical>

	return xReturn;
 800d276:	69fb      	ldr	r3, [r7, #28]
}
 800d278:	4618      	mov	r0, r3
 800d27a:	3720      	adds	r7, #32
 800d27c:	46bd      	mov	sp, r7
 800d27e:	bd80      	pop	{r7, pc}
 800d280:	20001888 	.word	0x20001888
 800d284:	2000189c 	.word	0x2000189c

0800d288 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800d288:	b480      	push	{r7}
 800d28a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800d28c:	4b03      	ldr	r3, [pc, #12]	@ (800d29c <vTaskMissedYield+0x14>)
 800d28e:	2201      	movs	r2, #1
 800d290:	601a      	str	r2, [r3, #0]
}
 800d292:	bf00      	nop
 800d294:	46bd      	mov	sp, r7
 800d296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d29a:	4770      	bx	lr
 800d29c:	20001898 	.word	0x20001898

0800d2a0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800d2a0:	b580      	push	{r7, lr}
 800d2a2:	b082      	sub	sp, #8
 800d2a4:	af00      	add	r7, sp, #0
 800d2a6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800d2a8:	f000 f852 	bl	800d350 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800d2ac:	4b06      	ldr	r3, [pc, #24]	@ (800d2c8 <prvIdleTask+0x28>)
 800d2ae:	681b      	ldr	r3, [r3, #0]
 800d2b0:	2b01      	cmp	r3, #1
 800d2b2:	d9f9      	bls.n	800d2a8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800d2b4:	4b05      	ldr	r3, [pc, #20]	@ (800d2cc <prvIdleTask+0x2c>)
 800d2b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d2ba:	601a      	str	r2, [r3, #0]
 800d2bc:	f3bf 8f4f 	dsb	sy
 800d2c0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800d2c4:	e7f0      	b.n	800d2a8 <prvIdleTask+0x8>
 800d2c6:	bf00      	nop
 800d2c8:	200013b4 	.word	0x200013b4
 800d2cc:	e000ed04 	.word	0xe000ed04

0800d2d0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800d2d0:	b580      	push	{r7, lr}
 800d2d2:	b082      	sub	sp, #8
 800d2d4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d2d6:	2300      	movs	r3, #0
 800d2d8:	607b      	str	r3, [r7, #4]
 800d2da:	e00c      	b.n	800d2f6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800d2dc:	687a      	ldr	r2, [r7, #4]
 800d2de:	4613      	mov	r3, r2
 800d2e0:	009b      	lsls	r3, r3, #2
 800d2e2:	4413      	add	r3, r2
 800d2e4:	009b      	lsls	r3, r3, #2
 800d2e6:	4a12      	ldr	r2, [pc, #72]	@ (800d330 <prvInitialiseTaskLists+0x60>)
 800d2e8:	4413      	add	r3, r2
 800d2ea:	4618      	mov	r0, r3
 800d2ec:	f7fe f97c 	bl	800b5e8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	3301      	adds	r3, #1
 800d2f4:	607b      	str	r3, [r7, #4]
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	2b37      	cmp	r3, #55	@ 0x37
 800d2fa:	d9ef      	bls.n	800d2dc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800d2fc:	480d      	ldr	r0, [pc, #52]	@ (800d334 <prvInitialiseTaskLists+0x64>)
 800d2fe:	f7fe f973 	bl	800b5e8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800d302:	480d      	ldr	r0, [pc, #52]	@ (800d338 <prvInitialiseTaskLists+0x68>)
 800d304:	f7fe f970 	bl	800b5e8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800d308:	480c      	ldr	r0, [pc, #48]	@ (800d33c <prvInitialiseTaskLists+0x6c>)
 800d30a:	f7fe f96d 	bl	800b5e8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800d30e:	480c      	ldr	r0, [pc, #48]	@ (800d340 <prvInitialiseTaskLists+0x70>)
 800d310:	f7fe f96a 	bl	800b5e8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800d314:	480b      	ldr	r0, [pc, #44]	@ (800d344 <prvInitialiseTaskLists+0x74>)
 800d316:	f7fe f967 	bl	800b5e8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800d31a:	4b0b      	ldr	r3, [pc, #44]	@ (800d348 <prvInitialiseTaskLists+0x78>)
 800d31c:	4a05      	ldr	r2, [pc, #20]	@ (800d334 <prvInitialiseTaskLists+0x64>)
 800d31e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800d320:	4b0a      	ldr	r3, [pc, #40]	@ (800d34c <prvInitialiseTaskLists+0x7c>)
 800d322:	4a05      	ldr	r2, [pc, #20]	@ (800d338 <prvInitialiseTaskLists+0x68>)
 800d324:	601a      	str	r2, [r3, #0]
}
 800d326:	bf00      	nop
 800d328:	3708      	adds	r7, #8
 800d32a:	46bd      	mov	sp, r7
 800d32c:	bd80      	pop	{r7, pc}
 800d32e:	bf00      	nop
 800d330:	200013b4 	.word	0x200013b4
 800d334:	20001814 	.word	0x20001814
 800d338:	20001828 	.word	0x20001828
 800d33c:	20001844 	.word	0x20001844
 800d340:	20001858 	.word	0x20001858
 800d344:	20001870 	.word	0x20001870
 800d348:	2000183c 	.word	0x2000183c
 800d34c:	20001840 	.word	0x20001840

0800d350 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800d350:	b580      	push	{r7, lr}
 800d352:	b082      	sub	sp, #8
 800d354:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d356:	e019      	b.n	800d38c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800d358:	f000 feee 	bl	800e138 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d35c:	4b10      	ldr	r3, [pc, #64]	@ (800d3a0 <prvCheckTasksWaitingTermination+0x50>)
 800d35e:	68db      	ldr	r3, [r3, #12]
 800d360:	68db      	ldr	r3, [r3, #12]
 800d362:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	3304      	adds	r3, #4
 800d368:	4618      	mov	r0, r3
 800d36a:	f7fe f9c7 	bl	800b6fc <uxListRemove>
				--uxCurrentNumberOfTasks;
 800d36e:	4b0d      	ldr	r3, [pc, #52]	@ (800d3a4 <prvCheckTasksWaitingTermination+0x54>)
 800d370:	681b      	ldr	r3, [r3, #0]
 800d372:	3b01      	subs	r3, #1
 800d374:	4a0b      	ldr	r2, [pc, #44]	@ (800d3a4 <prvCheckTasksWaitingTermination+0x54>)
 800d376:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800d378:	4b0b      	ldr	r3, [pc, #44]	@ (800d3a8 <prvCheckTasksWaitingTermination+0x58>)
 800d37a:	681b      	ldr	r3, [r3, #0]
 800d37c:	3b01      	subs	r3, #1
 800d37e:	4a0a      	ldr	r2, [pc, #40]	@ (800d3a8 <prvCheckTasksWaitingTermination+0x58>)
 800d380:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800d382:	f000 ff0b 	bl	800e19c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800d386:	6878      	ldr	r0, [r7, #4]
 800d388:	f000 f810 	bl	800d3ac <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d38c:	4b06      	ldr	r3, [pc, #24]	@ (800d3a8 <prvCheckTasksWaitingTermination+0x58>)
 800d38e:	681b      	ldr	r3, [r3, #0]
 800d390:	2b00      	cmp	r3, #0
 800d392:	d1e1      	bne.n	800d358 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800d394:	bf00      	nop
 800d396:	bf00      	nop
 800d398:	3708      	adds	r7, #8
 800d39a:	46bd      	mov	sp, r7
 800d39c:	bd80      	pop	{r7, pc}
 800d39e:	bf00      	nop
 800d3a0:	20001858 	.word	0x20001858
 800d3a4:	20001884 	.word	0x20001884
 800d3a8:	2000186c 	.word	0x2000186c

0800d3ac <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800d3ac:	b580      	push	{r7, lr}
 800d3ae:	b084      	sub	sp, #16
 800d3b0:	af00      	add	r7, sp, #0
 800d3b2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	3354      	adds	r3, #84	@ 0x54
 800d3b8:	4618      	mov	r0, r3
 800d3ba:	f003 fa29 	bl	8010810 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800d3c4:	2b00      	cmp	r3, #0
 800d3c6:	d108      	bne.n	800d3da <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d3cc:	4618      	mov	r0, r3
 800d3ce:	f001 f8a3 	bl	800e518 <vPortFree>
				vPortFree( pxTCB );
 800d3d2:	6878      	ldr	r0, [r7, #4]
 800d3d4:	f001 f8a0 	bl	800e518 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800d3d8:	e019      	b.n	800d40e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800d3e0:	2b01      	cmp	r3, #1
 800d3e2:	d103      	bne.n	800d3ec <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800d3e4:	6878      	ldr	r0, [r7, #4]
 800d3e6:	f001 f897 	bl	800e518 <vPortFree>
	}
 800d3ea:	e010      	b.n	800d40e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800d3f2:	2b02      	cmp	r3, #2
 800d3f4:	d00b      	beq.n	800d40e <prvDeleteTCB+0x62>
	__asm volatile
 800d3f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3fa:	f383 8811 	msr	BASEPRI, r3
 800d3fe:	f3bf 8f6f 	isb	sy
 800d402:	f3bf 8f4f 	dsb	sy
 800d406:	60fb      	str	r3, [r7, #12]
}
 800d408:	bf00      	nop
 800d40a:	bf00      	nop
 800d40c:	e7fd      	b.n	800d40a <prvDeleteTCB+0x5e>
	}
 800d40e:	bf00      	nop
 800d410:	3710      	adds	r7, #16
 800d412:	46bd      	mov	sp, r7
 800d414:	bd80      	pop	{r7, pc}
	...

0800d418 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800d418:	b480      	push	{r7}
 800d41a:	b083      	sub	sp, #12
 800d41c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d41e:	4b0c      	ldr	r3, [pc, #48]	@ (800d450 <prvResetNextTaskUnblockTime+0x38>)
 800d420:	681b      	ldr	r3, [r3, #0]
 800d422:	681b      	ldr	r3, [r3, #0]
 800d424:	2b00      	cmp	r3, #0
 800d426:	d104      	bne.n	800d432 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800d428:	4b0a      	ldr	r3, [pc, #40]	@ (800d454 <prvResetNextTaskUnblockTime+0x3c>)
 800d42a:	f04f 32ff 	mov.w	r2, #4294967295
 800d42e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800d430:	e008      	b.n	800d444 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d432:	4b07      	ldr	r3, [pc, #28]	@ (800d450 <prvResetNextTaskUnblockTime+0x38>)
 800d434:	681b      	ldr	r3, [r3, #0]
 800d436:	68db      	ldr	r3, [r3, #12]
 800d438:	68db      	ldr	r3, [r3, #12]
 800d43a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	685b      	ldr	r3, [r3, #4]
 800d440:	4a04      	ldr	r2, [pc, #16]	@ (800d454 <prvResetNextTaskUnblockTime+0x3c>)
 800d442:	6013      	str	r3, [r2, #0]
}
 800d444:	bf00      	nop
 800d446:	370c      	adds	r7, #12
 800d448:	46bd      	mov	sp, r7
 800d44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d44e:	4770      	bx	lr
 800d450:	2000183c 	.word	0x2000183c
 800d454:	200018a4 	.word	0x200018a4

0800d458 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800d458:	b480      	push	{r7}
 800d45a:	b083      	sub	sp, #12
 800d45c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800d45e:	4b0b      	ldr	r3, [pc, #44]	@ (800d48c <xTaskGetSchedulerState+0x34>)
 800d460:	681b      	ldr	r3, [r3, #0]
 800d462:	2b00      	cmp	r3, #0
 800d464:	d102      	bne.n	800d46c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d466:	2301      	movs	r3, #1
 800d468:	607b      	str	r3, [r7, #4]
 800d46a:	e008      	b.n	800d47e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d46c:	4b08      	ldr	r3, [pc, #32]	@ (800d490 <xTaskGetSchedulerState+0x38>)
 800d46e:	681b      	ldr	r3, [r3, #0]
 800d470:	2b00      	cmp	r3, #0
 800d472:	d102      	bne.n	800d47a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800d474:	2302      	movs	r3, #2
 800d476:	607b      	str	r3, [r7, #4]
 800d478:	e001      	b.n	800d47e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800d47a:	2300      	movs	r3, #0
 800d47c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800d47e:	687b      	ldr	r3, [r7, #4]
	}
 800d480:	4618      	mov	r0, r3
 800d482:	370c      	adds	r7, #12
 800d484:	46bd      	mov	sp, r7
 800d486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d48a:	4770      	bx	lr
 800d48c:	20001890 	.word	0x20001890
 800d490:	200018ac 	.word	0x200018ac

0800d494 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800d494:	b580      	push	{r7, lr}
 800d496:	b084      	sub	sp, #16
 800d498:	af00      	add	r7, sp, #0
 800d49a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800d4a0:	2300      	movs	r3, #0
 800d4a2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	2b00      	cmp	r3, #0
 800d4a8:	d051      	beq.n	800d54e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800d4aa:	68bb      	ldr	r3, [r7, #8]
 800d4ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d4ae:	4b2a      	ldr	r3, [pc, #168]	@ (800d558 <xTaskPriorityInherit+0xc4>)
 800d4b0:	681b      	ldr	r3, [r3, #0]
 800d4b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d4b4:	429a      	cmp	r2, r3
 800d4b6:	d241      	bcs.n	800d53c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d4b8:	68bb      	ldr	r3, [r7, #8]
 800d4ba:	699b      	ldr	r3, [r3, #24]
 800d4bc:	2b00      	cmp	r3, #0
 800d4be:	db06      	blt.n	800d4ce <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d4c0:	4b25      	ldr	r3, [pc, #148]	@ (800d558 <xTaskPriorityInherit+0xc4>)
 800d4c2:	681b      	ldr	r3, [r3, #0]
 800d4c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d4c6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800d4ca:	68bb      	ldr	r3, [r7, #8]
 800d4cc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800d4ce:	68bb      	ldr	r3, [r7, #8]
 800d4d0:	6959      	ldr	r1, [r3, #20]
 800d4d2:	68bb      	ldr	r3, [r7, #8]
 800d4d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d4d6:	4613      	mov	r3, r2
 800d4d8:	009b      	lsls	r3, r3, #2
 800d4da:	4413      	add	r3, r2
 800d4dc:	009b      	lsls	r3, r3, #2
 800d4de:	4a1f      	ldr	r2, [pc, #124]	@ (800d55c <xTaskPriorityInherit+0xc8>)
 800d4e0:	4413      	add	r3, r2
 800d4e2:	4299      	cmp	r1, r3
 800d4e4:	d122      	bne.n	800d52c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d4e6:	68bb      	ldr	r3, [r7, #8]
 800d4e8:	3304      	adds	r3, #4
 800d4ea:	4618      	mov	r0, r3
 800d4ec:	f7fe f906 	bl	800b6fc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d4f0:	4b19      	ldr	r3, [pc, #100]	@ (800d558 <xTaskPriorityInherit+0xc4>)
 800d4f2:	681b      	ldr	r3, [r3, #0]
 800d4f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d4f6:	68bb      	ldr	r3, [r7, #8]
 800d4f8:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800d4fa:	68bb      	ldr	r3, [r7, #8]
 800d4fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d4fe:	4b18      	ldr	r3, [pc, #96]	@ (800d560 <xTaskPriorityInherit+0xcc>)
 800d500:	681b      	ldr	r3, [r3, #0]
 800d502:	429a      	cmp	r2, r3
 800d504:	d903      	bls.n	800d50e <xTaskPriorityInherit+0x7a>
 800d506:	68bb      	ldr	r3, [r7, #8]
 800d508:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d50a:	4a15      	ldr	r2, [pc, #84]	@ (800d560 <xTaskPriorityInherit+0xcc>)
 800d50c:	6013      	str	r3, [r2, #0]
 800d50e:	68bb      	ldr	r3, [r7, #8]
 800d510:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d512:	4613      	mov	r3, r2
 800d514:	009b      	lsls	r3, r3, #2
 800d516:	4413      	add	r3, r2
 800d518:	009b      	lsls	r3, r3, #2
 800d51a:	4a10      	ldr	r2, [pc, #64]	@ (800d55c <xTaskPriorityInherit+0xc8>)
 800d51c:	441a      	add	r2, r3
 800d51e:	68bb      	ldr	r3, [r7, #8]
 800d520:	3304      	adds	r3, #4
 800d522:	4619      	mov	r1, r3
 800d524:	4610      	mov	r0, r2
 800d526:	f7fe f88c 	bl	800b642 <vListInsertEnd>
 800d52a:	e004      	b.n	800d536 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d52c:	4b0a      	ldr	r3, [pc, #40]	@ (800d558 <xTaskPriorityInherit+0xc4>)
 800d52e:	681b      	ldr	r3, [r3, #0]
 800d530:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d532:	68bb      	ldr	r3, [r7, #8]
 800d534:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800d536:	2301      	movs	r3, #1
 800d538:	60fb      	str	r3, [r7, #12]
 800d53a:	e008      	b.n	800d54e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800d53c:	68bb      	ldr	r3, [r7, #8]
 800d53e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d540:	4b05      	ldr	r3, [pc, #20]	@ (800d558 <xTaskPriorityInherit+0xc4>)
 800d542:	681b      	ldr	r3, [r3, #0]
 800d544:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d546:	429a      	cmp	r2, r3
 800d548:	d201      	bcs.n	800d54e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800d54a:	2301      	movs	r3, #1
 800d54c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d54e:	68fb      	ldr	r3, [r7, #12]
	}
 800d550:	4618      	mov	r0, r3
 800d552:	3710      	adds	r7, #16
 800d554:	46bd      	mov	sp, r7
 800d556:	bd80      	pop	{r7, pc}
 800d558:	200013b0 	.word	0x200013b0
 800d55c:	200013b4 	.word	0x200013b4
 800d560:	2000188c 	.word	0x2000188c

0800d564 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800d564:	b580      	push	{r7, lr}
 800d566:	b086      	sub	sp, #24
 800d568:	af00      	add	r7, sp, #0
 800d56a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800d570:	2300      	movs	r3, #0
 800d572:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d574:	687b      	ldr	r3, [r7, #4]
 800d576:	2b00      	cmp	r3, #0
 800d578:	d058      	beq.n	800d62c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800d57a:	4b2f      	ldr	r3, [pc, #188]	@ (800d638 <xTaskPriorityDisinherit+0xd4>)
 800d57c:	681b      	ldr	r3, [r3, #0]
 800d57e:	693a      	ldr	r2, [r7, #16]
 800d580:	429a      	cmp	r2, r3
 800d582:	d00b      	beq.n	800d59c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800d584:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d588:	f383 8811 	msr	BASEPRI, r3
 800d58c:	f3bf 8f6f 	isb	sy
 800d590:	f3bf 8f4f 	dsb	sy
 800d594:	60fb      	str	r3, [r7, #12]
}
 800d596:	bf00      	nop
 800d598:	bf00      	nop
 800d59a:	e7fd      	b.n	800d598 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800d59c:	693b      	ldr	r3, [r7, #16]
 800d59e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d5a0:	2b00      	cmp	r3, #0
 800d5a2:	d10b      	bne.n	800d5bc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800d5a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d5a8:	f383 8811 	msr	BASEPRI, r3
 800d5ac:	f3bf 8f6f 	isb	sy
 800d5b0:	f3bf 8f4f 	dsb	sy
 800d5b4:	60bb      	str	r3, [r7, #8]
}
 800d5b6:	bf00      	nop
 800d5b8:	bf00      	nop
 800d5ba:	e7fd      	b.n	800d5b8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800d5bc:	693b      	ldr	r3, [r7, #16]
 800d5be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d5c0:	1e5a      	subs	r2, r3, #1
 800d5c2:	693b      	ldr	r3, [r7, #16]
 800d5c4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d5c6:	693b      	ldr	r3, [r7, #16]
 800d5c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d5ca:	693b      	ldr	r3, [r7, #16]
 800d5cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d5ce:	429a      	cmp	r2, r3
 800d5d0:	d02c      	beq.n	800d62c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d5d2:	693b      	ldr	r3, [r7, #16]
 800d5d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d5d6:	2b00      	cmp	r3, #0
 800d5d8:	d128      	bne.n	800d62c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d5da:	693b      	ldr	r3, [r7, #16]
 800d5dc:	3304      	adds	r3, #4
 800d5de:	4618      	mov	r0, r3
 800d5e0:	f7fe f88c 	bl	800b6fc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d5e4:	693b      	ldr	r3, [r7, #16]
 800d5e6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d5e8:	693b      	ldr	r3, [r7, #16]
 800d5ea:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d5ec:	693b      	ldr	r3, [r7, #16]
 800d5ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d5f0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800d5f4:	693b      	ldr	r3, [r7, #16]
 800d5f6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800d5f8:	693b      	ldr	r3, [r7, #16]
 800d5fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d5fc:	4b0f      	ldr	r3, [pc, #60]	@ (800d63c <xTaskPriorityDisinherit+0xd8>)
 800d5fe:	681b      	ldr	r3, [r3, #0]
 800d600:	429a      	cmp	r2, r3
 800d602:	d903      	bls.n	800d60c <xTaskPriorityDisinherit+0xa8>
 800d604:	693b      	ldr	r3, [r7, #16]
 800d606:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d608:	4a0c      	ldr	r2, [pc, #48]	@ (800d63c <xTaskPriorityDisinherit+0xd8>)
 800d60a:	6013      	str	r3, [r2, #0]
 800d60c:	693b      	ldr	r3, [r7, #16]
 800d60e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d610:	4613      	mov	r3, r2
 800d612:	009b      	lsls	r3, r3, #2
 800d614:	4413      	add	r3, r2
 800d616:	009b      	lsls	r3, r3, #2
 800d618:	4a09      	ldr	r2, [pc, #36]	@ (800d640 <xTaskPriorityDisinherit+0xdc>)
 800d61a:	441a      	add	r2, r3
 800d61c:	693b      	ldr	r3, [r7, #16]
 800d61e:	3304      	adds	r3, #4
 800d620:	4619      	mov	r1, r3
 800d622:	4610      	mov	r0, r2
 800d624:	f7fe f80d 	bl	800b642 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800d628:	2301      	movs	r3, #1
 800d62a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d62c:	697b      	ldr	r3, [r7, #20]
	}
 800d62e:	4618      	mov	r0, r3
 800d630:	3718      	adds	r7, #24
 800d632:	46bd      	mov	sp, r7
 800d634:	bd80      	pop	{r7, pc}
 800d636:	bf00      	nop
 800d638:	200013b0 	.word	0x200013b0
 800d63c:	2000188c 	.word	0x2000188c
 800d640:	200013b4 	.word	0x200013b4

0800d644 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800d644:	b580      	push	{r7, lr}
 800d646:	b088      	sub	sp, #32
 800d648:	af00      	add	r7, sp, #0
 800d64a:	6078      	str	r0, [r7, #4]
 800d64c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800d652:	2301      	movs	r3, #1
 800d654:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	2b00      	cmp	r3, #0
 800d65a:	d06c      	beq.n	800d736 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800d65c:	69bb      	ldr	r3, [r7, #24]
 800d65e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d660:	2b00      	cmp	r3, #0
 800d662:	d10b      	bne.n	800d67c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800d664:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d668:	f383 8811 	msr	BASEPRI, r3
 800d66c:	f3bf 8f6f 	isb	sy
 800d670:	f3bf 8f4f 	dsb	sy
 800d674:	60fb      	str	r3, [r7, #12]
}
 800d676:	bf00      	nop
 800d678:	bf00      	nop
 800d67a:	e7fd      	b.n	800d678 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800d67c:	69bb      	ldr	r3, [r7, #24]
 800d67e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d680:	683a      	ldr	r2, [r7, #0]
 800d682:	429a      	cmp	r2, r3
 800d684:	d902      	bls.n	800d68c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800d686:	683b      	ldr	r3, [r7, #0]
 800d688:	61fb      	str	r3, [r7, #28]
 800d68a:	e002      	b.n	800d692 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800d68c:	69bb      	ldr	r3, [r7, #24]
 800d68e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d690:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800d692:	69bb      	ldr	r3, [r7, #24]
 800d694:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d696:	69fa      	ldr	r2, [r7, #28]
 800d698:	429a      	cmp	r2, r3
 800d69a:	d04c      	beq.n	800d736 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800d69c:	69bb      	ldr	r3, [r7, #24]
 800d69e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d6a0:	697a      	ldr	r2, [r7, #20]
 800d6a2:	429a      	cmp	r2, r3
 800d6a4:	d147      	bne.n	800d736 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800d6a6:	4b26      	ldr	r3, [pc, #152]	@ (800d740 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800d6a8:	681b      	ldr	r3, [r3, #0]
 800d6aa:	69ba      	ldr	r2, [r7, #24]
 800d6ac:	429a      	cmp	r2, r3
 800d6ae:	d10b      	bne.n	800d6c8 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800d6b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d6b4:	f383 8811 	msr	BASEPRI, r3
 800d6b8:	f3bf 8f6f 	isb	sy
 800d6bc:	f3bf 8f4f 	dsb	sy
 800d6c0:	60bb      	str	r3, [r7, #8]
}
 800d6c2:	bf00      	nop
 800d6c4:	bf00      	nop
 800d6c6:	e7fd      	b.n	800d6c4 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800d6c8:	69bb      	ldr	r3, [r7, #24]
 800d6ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d6cc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800d6ce:	69bb      	ldr	r3, [r7, #24]
 800d6d0:	69fa      	ldr	r2, [r7, #28]
 800d6d2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d6d4:	69bb      	ldr	r3, [r7, #24]
 800d6d6:	699b      	ldr	r3, [r3, #24]
 800d6d8:	2b00      	cmp	r3, #0
 800d6da:	db04      	blt.n	800d6e6 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d6dc:	69fb      	ldr	r3, [r7, #28]
 800d6de:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800d6e2:	69bb      	ldr	r3, [r7, #24]
 800d6e4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800d6e6:	69bb      	ldr	r3, [r7, #24]
 800d6e8:	6959      	ldr	r1, [r3, #20]
 800d6ea:	693a      	ldr	r2, [r7, #16]
 800d6ec:	4613      	mov	r3, r2
 800d6ee:	009b      	lsls	r3, r3, #2
 800d6f0:	4413      	add	r3, r2
 800d6f2:	009b      	lsls	r3, r3, #2
 800d6f4:	4a13      	ldr	r2, [pc, #76]	@ (800d744 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800d6f6:	4413      	add	r3, r2
 800d6f8:	4299      	cmp	r1, r3
 800d6fa:	d11c      	bne.n	800d736 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d6fc:	69bb      	ldr	r3, [r7, #24]
 800d6fe:	3304      	adds	r3, #4
 800d700:	4618      	mov	r0, r3
 800d702:	f7fd fffb 	bl	800b6fc <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800d706:	69bb      	ldr	r3, [r7, #24]
 800d708:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d70a:	4b0f      	ldr	r3, [pc, #60]	@ (800d748 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800d70c:	681b      	ldr	r3, [r3, #0]
 800d70e:	429a      	cmp	r2, r3
 800d710:	d903      	bls.n	800d71a <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800d712:	69bb      	ldr	r3, [r7, #24]
 800d714:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d716:	4a0c      	ldr	r2, [pc, #48]	@ (800d748 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800d718:	6013      	str	r3, [r2, #0]
 800d71a:	69bb      	ldr	r3, [r7, #24]
 800d71c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d71e:	4613      	mov	r3, r2
 800d720:	009b      	lsls	r3, r3, #2
 800d722:	4413      	add	r3, r2
 800d724:	009b      	lsls	r3, r3, #2
 800d726:	4a07      	ldr	r2, [pc, #28]	@ (800d744 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800d728:	441a      	add	r2, r3
 800d72a:	69bb      	ldr	r3, [r7, #24]
 800d72c:	3304      	adds	r3, #4
 800d72e:	4619      	mov	r1, r3
 800d730:	4610      	mov	r0, r2
 800d732:	f7fd ff86 	bl	800b642 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d736:	bf00      	nop
 800d738:	3720      	adds	r7, #32
 800d73a:	46bd      	mov	sp, r7
 800d73c:	bd80      	pop	{r7, pc}
 800d73e:	bf00      	nop
 800d740:	200013b0 	.word	0x200013b0
 800d744:	200013b4 	.word	0x200013b4
 800d748:	2000188c 	.word	0x2000188c

0800d74c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800d74c:	b480      	push	{r7}
 800d74e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800d750:	4b07      	ldr	r3, [pc, #28]	@ (800d770 <pvTaskIncrementMutexHeldCount+0x24>)
 800d752:	681b      	ldr	r3, [r3, #0]
 800d754:	2b00      	cmp	r3, #0
 800d756:	d004      	beq.n	800d762 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800d758:	4b05      	ldr	r3, [pc, #20]	@ (800d770 <pvTaskIncrementMutexHeldCount+0x24>)
 800d75a:	681b      	ldr	r3, [r3, #0]
 800d75c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800d75e:	3201      	adds	r2, #1
 800d760:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800d762:	4b03      	ldr	r3, [pc, #12]	@ (800d770 <pvTaskIncrementMutexHeldCount+0x24>)
 800d764:	681b      	ldr	r3, [r3, #0]
	}
 800d766:	4618      	mov	r0, r3
 800d768:	46bd      	mov	sp, r7
 800d76a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d76e:	4770      	bx	lr
 800d770:	200013b0 	.word	0x200013b0

0800d774 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800d774:	b580      	push	{r7, lr}
 800d776:	b084      	sub	sp, #16
 800d778:	af00      	add	r7, sp, #0
 800d77a:	6078      	str	r0, [r7, #4]
 800d77c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800d77e:	4b21      	ldr	r3, [pc, #132]	@ (800d804 <prvAddCurrentTaskToDelayedList+0x90>)
 800d780:	681b      	ldr	r3, [r3, #0]
 800d782:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d784:	4b20      	ldr	r3, [pc, #128]	@ (800d808 <prvAddCurrentTaskToDelayedList+0x94>)
 800d786:	681b      	ldr	r3, [r3, #0]
 800d788:	3304      	adds	r3, #4
 800d78a:	4618      	mov	r0, r3
 800d78c:	f7fd ffb6 	bl	800b6fc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d796:	d10a      	bne.n	800d7ae <prvAddCurrentTaskToDelayedList+0x3a>
 800d798:	683b      	ldr	r3, [r7, #0]
 800d79a:	2b00      	cmp	r3, #0
 800d79c:	d007      	beq.n	800d7ae <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d79e:	4b1a      	ldr	r3, [pc, #104]	@ (800d808 <prvAddCurrentTaskToDelayedList+0x94>)
 800d7a0:	681b      	ldr	r3, [r3, #0]
 800d7a2:	3304      	adds	r3, #4
 800d7a4:	4619      	mov	r1, r3
 800d7a6:	4819      	ldr	r0, [pc, #100]	@ (800d80c <prvAddCurrentTaskToDelayedList+0x98>)
 800d7a8:	f7fd ff4b 	bl	800b642 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800d7ac:	e026      	b.n	800d7fc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800d7ae:	68fa      	ldr	r2, [r7, #12]
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	4413      	add	r3, r2
 800d7b4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800d7b6:	4b14      	ldr	r3, [pc, #80]	@ (800d808 <prvAddCurrentTaskToDelayedList+0x94>)
 800d7b8:	681b      	ldr	r3, [r3, #0]
 800d7ba:	68ba      	ldr	r2, [r7, #8]
 800d7bc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800d7be:	68ba      	ldr	r2, [r7, #8]
 800d7c0:	68fb      	ldr	r3, [r7, #12]
 800d7c2:	429a      	cmp	r2, r3
 800d7c4:	d209      	bcs.n	800d7da <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d7c6:	4b12      	ldr	r3, [pc, #72]	@ (800d810 <prvAddCurrentTaskToDelayedList+0x9c>)
 800d7c8:	681a      	ldr	r2, [r3, #0]
 800d7ca:	4b0f      	ldr	r3, [pc, #60]	@ (800d808 <prvAddCurrentTaskToDelayedList+0x94>)
 800d7cc:	681b      	ldr	r3, [r3, #0]
 800d7ce:	3304      	adds	r3, #4
 800d7d0:	4619      	mov	r1, r3
 800d7d2:	4610      	mov	r0, r2
 800d7d4:	f7fd ff59 	bl	800b68a <vListInsert>
}
 800d7d8:	e010      	b.n	800d7fc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d7da:	4b0e      	ldr	r3, [pc, #56]	@ (800d814 <prvAddCurrentTaskToDelayedList+0xa0>)
 800d7dc:	681a      	ldr	r2, [r3, #0]
 800d7de:	4b0a      	ldr	r3, [pc, #40]	@ (800d808 <prvAddCurrentTaskToDelayedList+0x94>)
 800d7e0:	681b      	ldr	r3, [r3, #0]
 800d7e2:	3304      	adds	r3, #4
 800d7e4:	4619      	mov	r1, r3
 800d7e6:	4610      	mov	r0, r2
 800d7e8:	f7fd ff4f 	bl	800b68a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800d7ec:	4b0a      	ldr	r3, [pc, #40]	@ (800d818 <prvAddCurrentTaskToDelayedList+0xa4>)
 800d7ee:	681b      	ldr	r3, [r3, #0]
 800d7f0:	68ba      	ldr	r2, [r7, #8]
 800d7f2:	429a      	cmp	r2, r3
 800d7f4:	d202      	bcs.n	800d7fc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800d7f6:	4a08      	ldr	r2, [pc, #32]	@ (800d818 <prvAddCurrentTaskToDelayedList+0xa4>)
 800d7f8:	68bb      	ldr	r3, [r7, #8]
 800d7fa:	6013      	str	r3, [r2, #0]
}
 800d7fc:	bf00      	nop
 800d7fe:	3710      	adds	r7, #16
 800d800:	46bd      	mov	sp, r7
 800d802:	bd80      	pop	{r7, pc}
 800d804:	20001888 	.word	0x20001888
 800d808:	200013b0 	.word	0x200013b0
 800d80c:	20001870 	.word	0x20001870
 800d810:	20001840 	.word	0x20001840
 800d814:	2000183c 	.word	0x2000183c
 800d818:	200018a4 	.word	0x200018a4

0800d81c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800d81c:	b580      	push	{r7, lr}
 800d81e:	b08a      	sub	sp, #40	@ 0x28
 800d820:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800d822:	2300      	movs	r3, #0
 800d824:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800d826:	f000 fb13 	bl	800de50 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800d82a:	4b1d      	ldr	r3, [pc, #116]	@ (800d8a0 <xTimerCreateTimerTask+0x84>)
 800d82c:	681b      	ldr	r3, [r3, #0]
 800d82e:	2b00      	cmp	r3, #0
 800d830:	d021      	beq.n	800d876 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800d832:	2300      	movs	r3, #0
 800d834:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800d836:	2300      	movs	r3, #0
 800d838:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800d83a:	1d3a      	adds	r2, r7, #4
 800d83c:	f107 0108 	add.w	r1, r7, #8
 800d840:	f107 030c 	add.w	r3, r7, #12
 800d844:	4618      	mov	r0, r3
 800d846:	f7fd feb5 	bl	800b5b4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800d84a:	6879      	ldr	r1, [r7, #4]
 800d84c:	68bb      	ldr	r3, [r7, #8]
 800d84e:	68fa      	ldr	r2, [r7, #12]
 800d850:	9202      	str	r2, [sp, #8]
 800d852:	9301      	str	r3, [sp, #4]
 800d854:	2302      	movs	r3, #2
 800d856:	9300      	str	r3, [sp, #0]
 800d858:	2300      	movs	r3, #0
 800d85a:	460a      	mov	r2, r1
 800d85c:	4911      	ldr	r1, [pc, #68]	@ (800d8a4 <xTimerCreateTimerTask+0x88>)
 800d85e:	4812      	ldr	r0, [pc, #72]	@ (800d8a8 <xTimerCreateTimerTask+0x8c>)
 800d860:	f7fe ffa2 	bl	800c7a8 <xTaskCreateStatic>
 800d864:	4603      	mov	r3, r0
 800d866:	4a11      	ldr	r2, [pc, #68]	@ (800d8ac <xTimerCreateTimerTask+0x90>)
 800d868:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800d86a:	4b10      	ldr	r3, [pc, #64]	@ (800d8ac <xTimerCreateTimerTask+0x90>)
 800d86c:	681b      	ldr	r3, [r3, #0]
 800d86e:	2b00      	cmp	r3, #0
 800d870:	d001      	beq.n	800d876 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800d872:	2301      	movs	r3, #1
 800d874:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800d876:	697b      	ldr	r3, [r7, #20]
 800d878:	2b00      	cmp	r3, #0
 800d87a:	d10b      	bne.n	800d894 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800d87c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d880:	f383 8811 	msr	BASEPRI, r3
 800d884:	f3bf 8f6f 	isb	sy
 800d888:	f3bf 8f4f 	dsb	sy
 800d88c:	613b      	str	r3, [r7, #16]
}
 800d88e:	bf00      	nop
 800d890:	bf00      	nop
 800d892:	e7fd      	b.n	800d890 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800d894:	697b      	ldr	r3, [r7, #20]
}
 800d896:	4618      	mov	r0, r3
 800d898:	3718      	adds	r7, #24
 800d89a:	46bd      	mov	sp, r7
 800d89c:	bd80      	pop	{r7, pc}
 800d89e:	bf00      	nop
 800d8a0:	200018e0 	.word	0x200018e0
 800d8a4:	08014908 	.word	0x08014908
 800d8a8:	0800d9e9 	.word	0x0800d9e9
 800d8ac:	200018e4 	.word	0x200018e4

0800d8b0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800d8b0:	b580      	push	{r7, lr}
 800d8b2:	b08a      	sub	sp, #40	@ 0x28
 800d8b4:	af00      	add	r7, sp, #0
 800d8b6:	60f8      	str	r0, [r7, #12]
 800d8b8:	60b9      	str	r1, [r7, #8]
 800d8ba:	607a      	str	r2, [r7, #4]
 800d8bc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800d8be:	2300      	movs	r3, #0
 800d8c0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800d8c2:	68fb      	ldr	r3, [r7, #12]
 800d8c4:	2b00      	cmp	r3, #0
 800d8c6:	d10b      	bne.n	800d8e0 <xTimerGenericCommand+0x30>
	__asm volatile
 800d8c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d8cc:	f383 8811 	msr	BASEPRI, r3
 800d8d0:	f3bf 8f6f 	isb	sy
 800d8d4:	f3bf 8f4f 	dsb	sy
 800d8d8:	623b      	str	r3, [r7, #32]
}
 800d8da:	bf00      	nop
 800d8dc:	bf00      	nop
 800d8de:	e7fd      	b.n	800d8dc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800d8e0:	4b19      	ldr	r3, [pc, #100]	@ (800d948 <xTimerGenericCommand+0x98>)
 800d8e2:	681b      	ldr	r3, [r3, #0]
 800d8e4:	2b00      	cmp	r3, #0
 800d8e6:	d02a      	beq.n	800d93e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800d8e8:	68bb      	ldr	r3, [r7, #8]
 800d8ea:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800d8f0:	68fb      	ldr	r3, [r7, #12]
 800d8f2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800d8f4:	68bb      	ldr	r3, [r7, #8]
 800d8f6:	2b05      	cmp	r3, #5
 800d8f8:	dc18      	bgt.n	800d92c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800d8fa:	f7ff fdad 	bl	800d458 <xTaskGetSchedulerState>
 800d8fe:	4603      	mov	r3, r0
 800d900:	2b02      	cmp	r3, #2
 800d902:	d109      	bne.n	800d918 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800d904:	4b10      	ldr	r3, [pc, #64]	@ (800d948 <xTimerGenericCommand+0x98>)
 800d906:	6818      	ldr	r0, [r3, #0]
 800d908:	f107 0110 	add.w	r1, r7, #16
 800d90c:	2300      	movs	r3, #0
 800d90e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d910:	f7fe f8d2 	bl	800bab8 <xQueueGenericSend>
 800d914:	6278      	str	r0, [r7, #36]	@ 0x24
 800d916:	e012      	b.n	800d93e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800d918:	4b0b      	ldr	r3, [pc, #44]	@ (800d948 <xTimerGenericCommand+0x98>)
 800d91a:	6818      	ldr	r0, [r3, #0]
 800d91c:	f107 0110 	add.w	r1, r7, #16
 800d920:	2300      	movs	r3, #0
 800d922:	2200      	movs	r2, #0
 800d924:	f7fe f8c8 	bl	800bab8 <xQueueGenericSend>
 800d928:	6278      	str	r0, [r7, #36]	@ 0x24
 800d92a:	e008      	b.n	800d93e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800d92c:	4b06      	ldr	r3, [pc, #24]	@ (800d948 <xTimerGenericCommand+0x98>)
 800d92e:	6818      	ldr	r0, [r3, #0]
 800d930:	f107 0110 	add.w	r1, r7, #16
 800d934:	2300      	movs	r3, #0
 800d936:	683a      	ldr	r2, [r7, #0]
 800d938:	f7fe f9c0 	bl	800bcbc <xQueueGenericSendFromISR>
 800d93c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800d93e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800d940:	4618      	mov	r0, r3
 800d942:	3728      	adds	r7, #40	@ 0x28
 800d944:	46bd      	mov	sp, r7
 800d946:	bd80      	pop	{r7, pc}
 800d948:	200018e0 	.word	0x200018e0

0800d94c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800d94c:	b580      	push	{r7, lr}
 800d94e:	b088      	sub	sp, #32
 800d950:	af02      	add	r7, sp, #8
 800d952:	6078      	str	r0, [r7, #4]
 800d954:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d956:	4b23      	ldr	r3, [pc, #140]	@ (800d9e4 <prvProcessExpiredTimer+0x98>)
 800d958:	681b      	ldr	r3, [r3, #0]
 800d95a:	68db      	ldr	r3, [r3, #12]
 800d95c:	68db      	ldr	r3, [r3, #12]
 800d95e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d960:	697b      	ldr	r3, [r7, #20]
 800d962:	3304      	adds	r3, #4
 800d964:	4618      	mov	r0, r3
 800d966:	f7fd fec9 	bl	800b6fc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d96a:	697b      	ldr	r3, [r7, #20]
 800d96c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d970:	f003 0304 	and.w	r3, r3, #4
 800d974:	2b00      	cmp	r3, #0
 800d976:	d023      	beq.n	800d9c0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800d978:	697b      	ldr	r3, [r7, #20]
 800d97a:	699a      	ldr	r2, [r3, #24]
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	18d1      	adds	r1, r2, r3
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	683a      	ldr	r2, [r7, #0]
 800d984:	6978      	ldr	r0, [r7, #20]
 800d986:	f000 f8d5 	bl	800db34 <prvInsertTimerInActiveList>
 800d98a:	4603      	mov	r3, r0
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	d020      	beq.n	800d9d2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d990:	2300      	movs	r3, #0
 800d992:	9300      	str	r3, [sp, #0]
 800d994:	2300      	movs	r3, #0
 800d996:	687a      	ldr	r2, [r7, #4]
 800d998:	2100      	movs	r1, #0
 800d99a:	6978      	ldr	r0, [r7, #20]
 800d99c:	f7ff ff88 	bl	800d8b0 <xTimerGenericCommand>
 800d9a0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800d9a2:	693b      	ldr	r3, [r7, #16]
 800d9a4:	2b00      	cmp	r3, #0
 800d9a6:	d114      	bne.n	800d9d2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800d9a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d9ac:	f383 8811 	msr	BASEPRI, r3
 800d9b0:	f3bf 8f6f 	isb	sy
 800d9b4:	f3bf 8f4f 	dsb	sy
 800d9b8:	60fb      	str	r3, [r7, #12]
}
 800d9ba:	bf00      	nop
 800d9bc:	bf00      	nop
 800d9be:	e7fd      	b.n	800d9bc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d9c0:	697b      	ldr	r3, [r7, #20]
 800d9c2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d9c6:	f023 0301 	bic.w	r3, r3, #1
 800d9ca:	b2da      	uxtb	r2, r3
 800d9cc:	697b      	ldr	r3, [r7, #20]
 800d9ce:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d9d2:	697b      	ldr	r3, [r7, #20]
 800d9d4:	6a1b      	ldr	r3, [r3, #32]
 800d9d6:	6978      	ldr	r0, [r7, #20]
 800d9d8:	4798      	blx	r3
}
 800d9da:	bf00      	nop
 800d9dc:	3718      	adds	r7, #24
 800d9de:	46bd      	mov	sp, r7
 800d9e0:	bd80      	pop	{r7, pc}
 800d9e2:	bf00      	nop
 800d9e4:	200018d8 	.word	0x200018d8

0800d9e8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800d9e8:	b580      	push	{r7, lr}
 800d9ea:	b084      	sub	sp, #16
 800d9ec:	af00      	add	r7, sp, #0
 800d9ee:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d9f0:	f107 0308 	add.w	r3, r7, #8
 800d9f4:	4618      	mov	r0, r3
 800d9f6:	f000 f859 	bl	800daac <prvGetNextExpireTime>
 800d9fa:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800d9fc:	68bb      	ldr	r3, [r7, #8]
 800d9fe:	4619      	mov	r1, r3
 800da00:	68f8      	ldr	r0, [r7, #12]
 800da02:	f000 f805 	bl	800da10 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800da06:	f000 f8d7 	bl	800dbb8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800da0a:	bf00      	nop
 800da0c:	e7f0      	b.n	800d9f0 <prvTimerTask+0x8>
	...

0800da10 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800da10:	b580      	push	{r7, lr}
 800da12:	b084      	sub	sp, #16
 800da14:	af00      	add	r7, sp, #0
 800da16:	6078      	str	r0, [r7, #4]
 800da18:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800da1a:	f7ff f929 	bl	800cc70 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800da1e:	f107 0308 	add.w	r3, r7, #8
 800da22:	4618      	mov	r0, r3
 800da24:	f000 f866 	bl	800daf4 <prvSampleTimeNow>
 800da28:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800da2a:	68bb      	ldr	r3, [r7, #8]
 800da2c:	2b00      	cmp	r3, #0
 800da2e:	d130      	bne.n	800da92 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800da30:	683b      	ldr	r3, [r7, #0]
 800da32:	2b00      	cmp	r3, #0
 800da34:	d10a      	bne.n	800da4c <prvProcessTimerOrBlockTask+0x3c>
 800da36:	687a      	ldr	r2, [r7, #4]
 800da38:	68fb      	ldr	r3, [r7, #12]
 800da3a:	429a      	cmp	r2, r3
 800da3c:	d806      	bhi.n	800da4c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800da3e:	f7ff f925 	bl	800cc8c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800da42:	68f9      	ldr	r1, [r7, #12]
 800da44:	6878      	ldr	r0, [r7, #4]
 800da46:	f7ff ff81 	bl	800d94c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800da4a:	e024      	b.n	800da96 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800da4c:	683b      	ldr	r3, [r7, #0]
 800da4e:	2b00      	cmp	r3, #0
 800da50:	d008      	beq.n	800da64 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800da52:	4b13      	ldr	r3, [pc, #76]	@ (800daa0 <prvProcessTimerOrBlockTask+0x90>)
 800da54:	681b      	ldr	r3, [r3, #0]
 800da56:	681b      	ldr	r3, [r3, #0]
 800da58:	2b00      	cmp	r3, #0
 800da5a:	d101      	bne.n	800da60 <prvProcessTimerOrBlockTask+0x50>
 800da5c:	2301      	movs	r3, #1
 800da5e:	e000      	b.n	800da62 <prvProcessTimerOrBlockTask+0x52>
 800da60:	2300      	movs	r3, #0
 800da62:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800da64:	4b0f      	ldr	r3, [pc, #60]	@ (800daa4 <prvProcessTimerOrBlockTask+0x94>)
 800da66:	6818      	ldr	r0, [r3, #0]
 800da68:	687a      	ldr	r2, [r7, #4]
 800da6a:	68fb      	ldr	r3, [r7, #12]
 800da6c:	1ad3      	subs	r3, r2, r3
 800da6e:	683a      	ldr	r2, [r7, #0]
 800da70:	4619      	mov	r1, r3
 800da72:	f7fe fe65 	bl	800c740 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800da76:	f7ff f909 	bl	800cc8c <xTaskResumeAll>
 800da7a:	4603      	mov	r3, r0
 800da7c:	2b00      	cmp	r3, #0
 800da7e:	d10a      	bne.n	800da96 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800da80:	4b09      	ldr	r3, [pc, #36]	@ (800daa8 <prvProcessTimerOrBlockTask+0x98>)
 800da82:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800da86:	601a      	str	r2, [r3, #0]
 800da88:	f3bf 8f4f 	dsb	sy
 800da8c:	f3bf 8f6f 	isb	sy
}
 800da90:	e001      	b.n	800da96 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800da92:	f7ff f8fb 	bl	800cc8c <xTaskResumeAll>
}
 800da96:	bf00      	nop
 800da98:	3710      	adds	r7, #16
 800da9a:	46bd      	mov	sp, r7
 800da9c:	bd80      	pop	{r7, pc}
 800da9e:	bf00      	nop
 800daa0:	200018dc 	.word	0x200018dc
 800daa4:	200018e0 	.word	0x200018e0
 800daa8:	e000ed04 	.word	0xe000ed04

0800daac <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800daac:	b480      	push	{r7}
 800daae:	b085      	sub	sp, #20
 800dab0:	af00      	add	r7, sp, #0
 800dab2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800dab4:	4b0e      	ldr	r3, [pc, #56]	@ (800daf0 <prvGetNextExpireTime+0x44>)
 800dab6:	681b      	ldr	r3, [r3, #0]
 800dab8:	681b      	ldr	r3, [r3, #0]
 800daba:	2b00      	cmp	r3, #0
 800dabc:	d101      	bne.n	800dac2 <prvGetNextExpireTime+0x16>
 800dabe:	2201      	movs	r2, #1
 800dac0:	e000      	b.n	800dac4 <prvGetNextExpireTime+0x18>
 800dac2:	2200      	movs	r2, #0
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800dac8:	687b      	ldr	r3, [r7, #4]
 800daca:	681b      	ldr	r3, [r3, #0]
 800dacc:	2b00      	cmp	r3, #0
 800dace:	d105      	bne.n	800dadc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800dad0:	4b07      	ldr	r3, [pc, #28]	@ (800daf0 <prvGetNextExpireTime+0x44>)
 800dad2:	681b      	ldr	r3, [r3, #0]
 800dad4:	68db      	ldr	r3, [r3, #12]
 800dad6:	681b      	ldr	r3, [r3, #0]
 800dad8:	60fb      	str	r3, [r7, #12]
 800dada:	e001      	b.n	800dae0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800dadc:	2300      	movs	r3, #0
 800dade:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800dae0:	68fb      	ldr	r3, [r7, #12]
}
 800dae2:	4618      	mov	r0, r3
 800dae4:	3714      	adds	r7, #20
 800dae6:	46bd      	mov	sp, r7
 800dae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daec:	4770      	bx	lr
 800daee:	bf00      	nop
 800daf0:	200018d8 	.word	0x200018d8

0800daf4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800daf4:	b580      	push	{r7, lr}
 800daf6:	b084      	sub	sp, #16
 800daf8:	af00      	add	r7, sp, #0
 800dafa:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800dafc:	f7ff f964 	bl	800cdc8 <xTaskGetTickCount>
 800db00:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800db02:	4b0b      	ldr	r3, [pc, #44]	@ (800db30 <prvSampleTimeNow+0x3c>)
 800db04:	681b      	ldr	r3, [r3, #0]
 800db06:	68fa      	ldr	r2, [r7, #12]
 800db08:	429a      	cmp	r2, r3
 800db0a:	d205      	bcs.n	800db18 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800db0c:	f000 f93a 	bl	800dd84 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	2201      	movs	r2, #1
 800db14:	601a      	str	r2, [r3, #0]
 800db16:	e002      	b.n	800db1e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	2200      	movs	r2, #0
 800db1c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800db1e:	4a04      	ldr	r2, [pc, #16]	@ (800db30 <prvSampleTimeNow+0x3c>)
 800db20:	68fb      	ldr	r3, [r7, #12]
 800db22:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800db24:	68fb      	ldr	r3, [r7, #12]
}
 800db26:	4618      	mov	r0, r3
 800db28:	3710      	adds	r7, #16
 800db2a:	46bd      	mov	sp, r7
 800db2c:	bd80      	pop	{r7, pc}
 800db2e:	bf00      	nop
 800db30:	200018e8 	.word	0x200018e8

0800db34 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800db34:	b580      	push	{r7, lr}
 800db36:	b086      	sub	sp, #24
 800db38:	af00      	add	r7, sp, #0
 800db3a:	60f8      	str	r0, [r7, #12]
 800db3c:	60b9      	str	r1, [r7, #8]
 800db3e:	607a      	str	r2, [r7, #4]
 800db40:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800db42:	2300      	movs	r3, #0
 800db44:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800db46:	68fb      	ldr	r3, [r7, #12]
 800db48:	68ba      	ldr	r2, [r7, #8]
 800db4a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800db4c:	68fb      	ldr	r3, [r7, #12]
 800db4e:	68fa      	ldr	r2, [r7, #12]
 800db50:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800db52:	68ba      	ldr	r2, [r7, #8]
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	429a      	cmp	r2, r3
 800db58:	d812      	bhi.n	800db80 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800db5a:	687a      	ldr	r2, [r7, #4]
 800db5c:	683b      	ldr	r3, [r7, #0]
 800db5e:	1ad2      	subs	r2, r2, r3
 800db60:	68fb      	ldr	r3, [r7, #12]
 800db62:	699b      	ldr	r3, [r3, #24]
 800db64:	429a      	cmp	r2, r3
 800db66:	d302      	bcc.n	800db6e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800db68:	2301      	movs	r3, #1
 800db6a:	617b      	str	r3, [r7, #20]
 800db6c:	e01b      	b.n	800dba6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800db6e:	4b10      	ldr	r3, [pc, #64]	@ (800dbb0 <prvInsertTimerInActiveList+0x7c>)
 800db70:	681a      	ldr	r2, [r3, #0]
 800db72:	68fb      	ldr	r3, [r7, #12]
 800db74:	3304      	adds	r3, #4
 800db76:	4619      	mov	r1, r3
 800db78:	4610      	mov	r0, r2
 800db7a:	f7fd fd86 	bl	800b68a <vListInsert>
 800db7e:	e012      	b.n	800dba6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800db80:	687a      	ldr	r2, [r7, #4]
 800db82:	683b      	ldr	r3, [r7, #0]
 800db84:	429a      	cmp	r2, r3
 800db86:	d206      	bcs.n	800db96 <prvInsertTimerInActiveList+0x62>
 800db88:	68ba      	ldr	r2, [r7, #8]
 800db8a:	683b      	ldr	r3, [r7, #0]
 800db8c:	429a      	cmp	r2, r3
 800db8e:	d302      	bcc.n	800db96 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800db90:	2301      	movs	r3, #1
 800db92:	617b      	str	r3, [r7, #20]
 800db94:	e007      	b.n	800dba6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800db96:	4b07      	ldr	r3, [pc, #28]	@ (800dbb4 <prvInsertTimerInActiveList+0x80>)
 800db98:	681a      	ldr	r2, [r3, #0]
 800db9a:	68fb      	ldr	r3, [r7, #12]
 800db9c:	3304      	adds	r3, #4
 800db9e:	4619      	mov	r1, r3
 800dba0:	4610      	mov	r0, r2
 800dba2:	f7fd fd72 	bl	800b68a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800dba6:	697b      	ldr	r3, [r7, #20]
}
 800dba8:	4618      	mov	r0, r3
 800dbaa:	3718      	adds	r7, #24
 800dbac:	46bd      	mov	sp, r7
 800dbae:	bd80      	pop	{r7, pc}
 800dbb0:	200018dc 	.word	0x200018dc
 800dbb4:	200018d8 	.word	0x200018d8

0800dbb8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800dbb8:	b580      	push	{r7, lr}
 800dbba:	b08e      	sub	sp, #56	@ 0x38
 800dbbc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800dbbe:	e0ce      	b.n	800dd5e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	2b00      	cmp	r3, #0
 800dbc4:	da19      	bge.n	800dbfa <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800dbc6:	1d3b      	adds	r3, r7, #4
 800dbc8:	3304      	adds	r3, #4
 800dbca:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800dbcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	d10b      	bne.n	800dbea <prvProcessReceivedCommands+0x32>
	__asm volatile
 800dbd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dbd6:	f383 8811 	msr	BASEPRI, r3
 800dbda:	f3bf 8f6f 	isb	sy
 800dbde:	f3bf 8f4f 	dsb	sy
 800dbe2:	61fb      	str	r3, [r7, #28]
}
 800dbe4:	bf00      	nop
 800dbe6:	bf00      	nop
 800dbe8:	e7fd      	b.n	800dbe6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800dbea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbec:	681b      	ldr	r3, [r3, #0]
 800dbee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dbf0:	6850      	ldr	r0, [r2, #4]
 800dbf2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dbf4:	6892      	ldr	r2, [r2, #8]
 800dbf6:	4611      	mov	r1, r2
 800dbf8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800dbfa:	687b      	ldr	r3, [r7, #4]
 800dbfc:	2b00      	cmp	r3, #0
 800dbfe:	f2c0 80ae 	blt.w	800dd5e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800dc02:	68fb      	ldr	r3, [r7, #12]
 800dc04:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800dc06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc08:	695b      	ldr	r3, [r3, #20]
 800dc0a:	2b00      	cmp	r3, #0
 800dc0c:	d004      	beq.n	800dc18 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800dc0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc10:	3304      	adds	r3, #4
 800dc12:	4618      	mov	r0, r3
 800dc14:	f7fd fd72 	bl	800b6fc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800dc18:	463b      	mov	r3, r7
 800dc1a:	4618      	mov	r0, r3
 800dc1c:	f7ff ff6a 	bl	800daf4 <prvSampleTimeNow>
 800dc20:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	2b09      	cmp	r3, #9
 800dc26:	f200 8097 	bhi.w	800dd58 <prvProcessReceivedCommands+0x1a0>
 800dc2a:	a201      	add	r2, pc, #4	@ (adr r2, 800dc30 <prvProcessReceivedCommands+0x78>)
 800dc2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc30:	0800dc59 	.word	0x0800dc59
 800dc34:	0800dc59 	.word	0x0800dc59
 800dc38:	0800dc59 	.word	0x0800dc59
 800dc3c:	0800dccf 	.word	0x0800dccf
 800dc40:	0800dce3 	.word	0x0800dce3
 800dc44:	0800dd2f 	.word	0x0800dd2f
 800dc48:	0800dc59 	.word	0x0800dc59
 800dc4c:	0800dc59 	.word	0x0800dc59
 800dc50:	0800dccf 	.word	0x0800dccf
 800dc54:	0800dce3 	.word	0x0800dce3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800dc58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc5a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800dc5e:	f043 0301 	orr.w	r3, r3, #1
 800dc62:	b2da      	uxtb	r2, r3
 800dc64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc66:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800dc6a:	68ba      	ldr	r2, [r7, #8]
 800dc6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc6e:	699b      	ldr	r3, [r3, #24]
 800dc70:	18d1      	adds	r1, r2, r3
 800dc72:	68bb      	ldr	r3, [r7, #8]
 800dc74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dc76:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800dc78:	f7ff ff5c 	bl	800db34 <prvInsertTimerInActiveList>
 800dc7c:	4603      	mov	r3, r0
 800dc7e:	2b00      	cmp	r3, #0
 800dc80:	d06c      	beq.n	800dd5c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800dc82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc84:	6a1b      	ldr	r3, [r3, #32]
 800dc86:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800dc88:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800dc8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc8c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800dc90:	f003 0304 	and.w	r3, r3, #4
 800dc94:	2b00      	cmp	r3, #0
 800dc96:	d061      	beq.n	800dd5c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800dc98:	68ba      	ldr	r2, [r7, #8]
 800dc9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc9c:	699b      	ldr	r3, [r3, #24]
 800dc9e:	441a      	add	r2, r3
 800dca0:	2300      	movs	r3, #0
 800dca2:	9300      	str	r3, [sp, #0]
 800dca4:	2300      	movs	r3, #0
 800dca6:	2100      	movs	r1, #0
 800dca8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800dcaa:	f7ff fe01 	bl	800d8b0 <xTimerGenericCommand>
 800dcae:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800dcb0:	6a3b      	ldr	r3, [r7, #32]
 800dcb2:	2b00      	cmp	r3, #0
 800dcb4:	d152      	bne.n	800dd5c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800dcb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dcba:	f383 8811 	msr	BASEPRI, r3
 800dcbe:	f3bf 8f6f 	isb	sy
 800dcc2:	f3bf 8f4f 	dsb	sy
 800dcc6:	61bb      	str	r3, [r7, #24]
}
 800dcc8:	bf00      	nop
 800dcca:	bf00      	nop
 800dccc:	e7fd      	b.n	800dcca <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800dcce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dcd0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800dcd4:	f023 0301 	bic.w	r3, r3, #1
 800dcd8:	b2da      	uxtb	r2, r3
 800dcda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dcdc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800dce0:	e03d      	b.n	800dd5e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800dce2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dce4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800dce8:	f043 0301 	orr.w	r3, r3, #1
 800dcec:	b2da      	uxtb	r2, r3
 800dcee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dcf0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800dcf4:	68ba      	ldr	r2, [r7, #8]
 800dcf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dcf8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800dcfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dcfc:	699b      	ldr	r3, [r3, #24]
 800dcfe:	2b00      	cmp	r3, #0
 800dd00:	d10b      	bne.n	800dd1a <prvProcessReceivedCommands+0x162>
	__asm volatile
 800dd02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd06:	f383 8811 	msr	BASEPRI, r3
 800dd0a:	f3bf 8f6f 	isb	sy
 800dd0e:	f3bf 8f4f 	dsb	sy
 800dd12:	617b      	str	r3, [r7, #20]
}
 800dd14:	bf00      	nop
 800dd16:	bf00      	nop
 800dd18:	e7fd      	b.n	800dd16 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800dd1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd1c:	699a      	ldr	r2, [r3, #24]
 800dd1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd20:	18d1      	adds	r1, r2, r3
 800dd22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dd26:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800dd28:	f7ff ff04 	bl	800db34 <prvInsertTimerInActiveList>
					break;
 800dd2c:	e017      	b.n	800dd5e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800dd2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd30:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800dd34:	f003 0302 	and.w	r3, r3, #2
 800dd38:	2b00      	cmp	r3, #0
 800dd3a:	d103      	bne.n	800dd44 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800dd3c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800dd3e:	f000 fbeb 	bl	800e518 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800dd42:	e00c      	b.n	800dd5e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800dd44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd46:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800dd4a:	f023 0301 	bic.w	r3, r3, #1
 800dd4e:	b2da      	uxtb	r2, r3
 800dd50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd52:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800dd56:	e002      	b.n	800dd5e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800dd58:	bf00      	nop
 800dd5a:	e000      	b.n	800dd5e <prvProcessReceivedCommands+0x1a6>
					break;
 800dd5c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800dd5e:	4b08      	ldr	r3, [pc, #32]	@ (800dd80 <prvProcessReceivedCommands+0x1c8>)
 800dd60:	681b      	ldr	r3, [r3, #0]
 800dd62:	1d39      	adds	r1, r7, #4
 800dd64:	2200      	movs	r2, #0
 800dd66:	4618      	mov	r0, r3
 800dd68:	f7fe f8d6 	bl	800bf18 <xQueueReceive>
 800dd6c:	4603      	mov	r3, r0
 800dd6e:	2b00      	cmp	r3, #0
 800dd70:	f47f af26 	bne.w	800dbc0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800dd74:	bf00      	nop
 800dd76:	bf00      	nop
 800dd78:	3730      	adds	r7, #48	@ 0x30
 800dd7a:	46bd      	mov	sp, r7
 800dd7c:	bd80      	pop	{r7, pc}
 800dd7e:	bf00      	nop
 800dd80:	200018e0 	.word	0x200018e0

0800dd84 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800dd84:	b580      	push	{r7, lr}
 800dd86:	b088      	sub	sp, #32
 800dd88:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800dd8a:	e049      	b.n	800de20 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800dd8c:	4b2e      	ldr	r3, [pc, #184]	@ (800de48 <prvSwitchTimerLists+0xc4>)
 800dd8e:	681b      	ldr	r3, [r3, #0]
 800dd90:	68db      	ldr	r3, [r3, #12]
 800dd92:	681b      	ldr	r3, [r3, #0]
 800dd94:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dd96:	4b2c      	ldr	r3, [pc, #176]	@ (800de48 <prvSwitchTimerLists+0xc4>)
 800dd98:	681b      	ldr	r3, [r3, #0]
 800dd9a:	68db      	ldr	r3, [r3, #12]
 800dd9c:	68db      	ldr	r3, [r3, #12]
 800dd9e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800dda0:	68fb      	ldr	r3, [r7, #12]
 800dda2:	3304      	adds	r3, #4
 800dda4:	4618      	mov	r0, r3
 800dda6:	f7fd fca9 	bl	800b6fc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ddaa:	68fb      	ldr	r3, [r7, #12]
 800ddac:	6a1b      	ldr	r3, [r3, #32]
 800ddae:	68f8      	ldr	r0, [r7, #12]
 800ddb0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ddb2:	68fb      	ldr	r3, [r7, #12]
 800ddb4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ddb8:	f003 0304 	and.w	r3, r3, #4
 800ddbc:	2b00      	cmp	r3, #0
 800ddbe:	d02f      	beq.n	800de20 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800ddc0:	68fb      	ldr	r3, [r7, #12]
 800ddc2:	699b      	ldr	r3, [r3, #24]
 800ddc4:	693a      	ldr	r2, [r7, #16]
 800ddc6:	4413      	add	r3, r2
 800ddc8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800ddca:	68ba      	ldr	r2, [r7, #8]
 800ddcc:	693b      	ldr	r3, [r7, #16]
 800ddce:	429a      	cmp	r2, r3
 800ddd0:	d90e      	bls.n	800ddf0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800ddd2:	68fb      	ldr	r3, [r7, #12]
 800ddd4:	68ba      	ldr	r2, [r7, #8]
 800ddd6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ddd8:	68fb      	ldr	r3, [r7, #12]
 800ddda:	68fa      	ldr	r2, [r7, #12]
 800dddc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ddde:	4b1a      	ldr	r3, [pc, #104]	@ (800de48 <prvSwitchTimerLists+0xc4>)
 800dde0:	681a      	ldr	r2, [r3, #0]
 800dde2:	68fb      	ldr	r3, [r7, #12]
 800dde4:	3304      	adds	r3, #4
 800dde6:	4619      	mov	r1, r3
 800dde8:	4610      	mov	r0, r2
 800ddea:	f7fd fc4e 	bl	800b68a <vListInsert>
 800ddee:	e017      	b.n	800de20 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ddf0:	2300      	movs	r3, #0
 800ddf2:	9300      	str	r3, [sp, #0]
 800ddf4:	2300      	movs	r3, #0
 800ddf6:	693a      	ldr	r2, [r7, #16]
 800ddf8:	2100      	movs	r1, #0
 800ddfa:	68f8      	ldr	r0, [r7, #12]
 800ddfc:	f7ff fd58 	bl	800d8b0 <xTimerGenericCommand>
 800de00:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800de02:	687b      	ldr	r3, [r7, #4]
 800de04:	2b00      	cmp	r3, #0
 800de06:	d10b      	bne.n	800de20 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800de08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de0c:	f383 8811 	msr	BASEPRI, r3
 800de10:	f3bf 8f6f 	isb	sy
 800de14:	f3bf 8f4f 	dsb	sy
 800de18:	603b      	str	r3, [r7, #0]
}
 800de1a:	bf00      	nop
 800de1c:	bf00      	nop
 800de1e:	e7fd      	b.n	800de1c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800de20:	4b09      	ldr	r3, [pc, #36]	@ (800de48 <prvSwitchTimerLists+0xc4>)
 800de22:	681b      	ldr	r3, [r3, #0]
 800de24:	681b      	ldr	r3, [r3, #0]
 800de26:	2b00      	cmp	r3, #0
 800de28:	d1b0      	bne.n	800dd8c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800de2a:	4b07      	ldr	r3, [pc, #28]	@ (800de48 <prvSwitchTimerLists+0xc4>)
 800de2c:	681b      	ldr	r3, [r3, #0]
 800de2e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800de30:	4b06      	ldr	r3, [pc, #24]	@ (800de4c <prvSwitchTimerLists+0xc8>)
 800de32:	681b      	ldr	r3, [r3, #0]
 800de34:	4a04      	ldr	r2, [pc, #16]	@ (800de48 <prvSwitchTimerLists+0xc4>)
 800de36:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800de38:	4a04      	ldr	r2, [pc, #16]	@ (800de4c <prvSwitchTimerLists+0xc8>)
 800de3a:	697b      	ldr	r3, [r7, #20]
 800de3c:	6013      	str	r3, [r2, #0]
}
 800de3e:	bf00      	nop
 800de40:	3718      	adds	r7, #24
 800de42:	46bd      	mov	sp, r7
 800de44:	bd80      	pop	{r7, pc}
 800de46:	bf00      	nop
 800de48:	200018d8 	.word	0x200018d8
 800de4c:	200018dc 	.word	0x200018dc

0800de50 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800de50:	b580      	push	{r7, lr}
 800de52:	b082      	sub	sp, #8
 800de54:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800de56:	f000 f96f 	bl	800e138 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800de5a:	4b15      	ldr	r3, [pc, #84]	@ (800deb0 <prvCheckForValidListAndQueue+0x60>)
 800de5c:	681b      	ldr	r3, [r3, #0]
 800de5e:	2b00      	cmp	r3, #0
 800de60:	d120      	bne.n	800dea4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800de62:	4814      	ldr	r0, [pc, #80]	@ (800deb4 <prvCheckForValidListAndQueue+0x64>)
 800de64:	f7fd fbc0 	bl	800b5e8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800de68:	4813      	ldr	r0, [pc, #76]	@ (800deb8 <prvCheckForValidListAndQueue+0x68>)
 800de6a:	f7fd fbbd 	bl	800b5e8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800de6e:	4b13      	ldr	r3, [pc, #76]	@ (800debc <prvCheckForValidListAndQueue+0x6c>)
 800de70:	4a10      	ldr	r2, [pc, #64]	@ (800deb4 <prvCheckForValidListAndQueue+0x64>)
 800de72:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800de74:	4b12      	ldr	r3, [pc, #72]	@ (800dec0 <prvCheckForValidListAndQueue+0x70>)
 800de76:	4a10      	ldr	r2, [pc, #64]	@ (800deb8 <prvCheckForValidListAndQueue+0x68>)
 800de78:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800de7a:	2300      	movs	r3, #0
 800de7c:	9300      	str	r3, [sp, #0]
 800de7e:	4b11      	ldr	r3, [pc, #68]	@ (800dec4 <prvCheckForValidListAndQueue+0x74>)
 800de80:	4a11      	ldr	r2, [pc, #68]	@ (800dec8 <prvCheckForValidListAndQueue+0x78>)
 800de82:	2110      	movs	r1, #16
 800de84:	200a      	movs	r0, #10
 800de86:	f7fd fccd 	bl	800b824 <xQueueGenericCreateStatic>
 800de8a:	4603      	mov	r3, r0
 800de8c:	4a08      	ldr	r2, [pc, #32]	@ (800deb0 <prvCheckForValidListAndQueue+0x60>)
 800de8e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800de90:	4b07      	ldr	r3, [pc, #28]	@ (800deb0 <prvCheckForValidListAndQueue+0x60>)
 800de92:	681b      	ldr	r3, [r3, #0]
 800de94:	2b00      	cmp	r3, #0
 800de96:	d005      	beq.n	800dea4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800de98:	4b05      	ldr	r3, [pc, #20]	@ (800deb0 <prvCheckForValidListAndQueue+0x60>)
 800de9a:	681b      	ldr	r3, [r3, #0]
 800de9c:	490b      	ldr	r1, [pc, #44]	@ (800decc <prvCheckForValidListAndQueue+0x7c>)
 800de9e:	4618      	mov	r0, r3
 800dea0:	f7fe fbfa 	bl	800c698 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800dea4:	f000 f97a 	bl	800e19c <vPortExitCritical>
}
 800dea8:	bf00      	nop
 800deaa:	46bd      	mov	sp, r7
 800deac:	bd80      	pop	{r7, pc}
 800deae:	bf00      	nop
 800deb0:	200018e0 	.word	0x200018e0
 800deb4:	200018b0 	.word	0x200018b0
 800deb8:	200018c4 	.word	0x200018c4
 800debc:	200018d8 	.word	0x200018d8
 800dec0:	200018dc 	.word	0x200018dc
 800dec4:	2000198c 	.word	0x2000198c
 800dec8:	200018ec 	.word	0x200018ec
 800decc:	08014910 	.word	0x08014910

0800ded0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ded0:	b480      	push	{r7}
 800ded2:	b085      	sub	sp, #20
 800ded4:	af00      	add	r7, sp, #0
 800ded6:	60f8      	str	r0, [r7, #12]
 800ded8:	60b9      	str	r1, [r7, #8]
 800deda:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800dedc:	68fb      	ldr	r3, [r7, #12]
 800dede:	3b04      	subs	r3, #4
 800dee0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800dee2:	68fb      	ldr	r3, [r7, #12]
 800dee4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800dee8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800deea:	68fb      	ldr	r3, [r7, #12]
 800deec:	3b04      	subs	r3, #4
 800deee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800def0:	68bb      	ldr	r3, [r7, #8]
 800def2:	f023 0201 	bic.w	r2, r3, #1
 800def6:	68fb      	ldr	r3, [r7, #12]
 800def8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800defa:	68fb      	ldr	r3, [r7, #12]
 800defc:	3b04      	subs	r3, #4
 800defe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800df00:	4a0c      	ldr	r2, [pc, #48]	@ (800df34 <pxPortInitialiseStack+0x64>)
 800df02:	68fb      	ldr	r3, [r7, #12]
 800df04:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800df06:	68fb      	ldr	r3, [r7, #12]
 800df08:	3b14      	subs	r3, #20
 800df0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800df0c:	687a      	ldr	r2, [r7, #4]
 800df0e:	68fb      	ldr	r3, [r7, #12]
 800df10:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800df12:	68fb      	ldr	r3, [r7, #12]
 800df14:	3b04      	subs	r3, #4
 800df16:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800df18:	68fb      	ldr	r3, [r7, #12]
 800df1a:	f06f 0202 	mvn.w	r2, #2
 800df1e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800df20:	68fb      	ldr	r3, [r7, #12]
 800df22:	3b20      	subs	r3, #32
 800df24:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800df26:	68fb      	ldr	r3, [r7, #12]
}
 800df28:	4618      	mov	r0, r3
 800df2a:	3714      	adds	r7, #20
 800df2c:	46bd      	mov	sp, r7
 800df2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df32:	4770      	bx	lr
 800df34:	0800df39 	.word	0x0800df39

0800df38 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800df38:	b480      	push	{r7}
 800df3a:	b085      	sub	sp, #20
 800df3c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800df3e:	2300      	movs	r3, #0
 800df40:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800df42:	4b13      	ldr	r3, [pc, #76]	@ (800df90 <prvTaskExitError+0x58>)
 800df44:	681b      	ldr	r3, [r3, #0]
 800df46:	f1b3 3fff 	cmp.w	r3, #4294967295
 800df4a:	d00b      	beq.n	800df64 <prvTaskExitError+0x2c>
	__asm volatile
 800df4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800df50:	f383 8811 	msr	BASEPRI, r3
 800df54:	f3bf 8f6f 	isb	sy
 800df58:	f3bf 8f4f 	dsb	sy
 800df5c:	60fb      	str	r3, [r7, #12]
}
 800df5e:	bf00      	nop
 800df60:	bf00      	nop
 800df62:	e7fd      	b.n	800df60 <prvTaskExitError+0x28>
	__asm volatile
 800df64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800df68:	f383 8811 	msr	BASEPRI, r3
 800df6c:	f3bf 8f6f 	isb	sy
 800df70:	f3bf 8f4f 	dsb	sy
 800df74:	60bb      	str	r3, [r7, #8]
}
 800df76:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800df78:	bf00      	nop
 800df7a:	687b      	ldr	r3, [r7, #4]
 800df7c:	2b00      	cmp	r3, #0
 800df7e:	d0fc      	beq.n	800df7a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800df80:	bf00      	nop
 800df82:	bf00      	nop
 800df84:	3714      	adds	r7, #20
 800df86:	46bd      	mov	sp, r7
 800df88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df8c:	4770      	bx	lr
 800df8e:	bf00      	nop
 800df90:	20000010 	.word	0x20000010
	...

0800dfa0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800dfa0:	4b07      	ldr	r3, [pc, #28]	@ (800dfc0 <pxCurrentTCBConst2>)
 800dfa2:	6819      	ldr	r1, [r3, #0]
 800dfa4:	6808      	ldr	r0, [r1, #0]
 800dfa6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dfaa:	f380 8809 	msr	PSP, r0
 800dfae:	f3bf 8f6f 	isb	sy
 800dfb2:	f04f 0000 	mov.w	r0, #0
 800dfb6:	f380 8811 	msr	BASEPRI, r0
 800dfba:	4770      	bx	lr
 800dfbc:	f3af 8000 	nop.w

0800dfc0 <pxCurrentTCBConst2>:
 800dfc0:	200013b0 	.word	0x200013b0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800dfc4:	bf00      	nop
 800dfc6:	bf00      	nop

0800dfc8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800dfc8:	4808      	ldr	r0, [pc, #32]	@ (800dfec <prvPortStartFirstTask+0x24>)
 800dfca:	6800      	ldr	r0, [r0, #0]
 800dfcc:	6800      	ldr	r0, [r0, #0]
 800dfce:	f380 8808 	msr	MSP, r0
 800dfd2:	f04f 0000 	mov.w	r0, #0
 800dfd6:	f380 8814 	msr	CONTROL, r0
 800dfda:	b662      	cpsie	i
 800dfdc:	b661      	cpsie	f
 800dfde:	f3bf 8f4f 	dsb	sy
 800dfe2:	f3bf 8f6f 	isb	sy
 800dfe6:	df00      	svc	0
 800dfe8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800dfea:	bf00      	nop
 800dfec:	e000ed08 	.word	0xe000ed08

0800dff0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800dff0:	b580      	push	{r7, lr}
 800dff2:	b086      	sub	sp, #24
 800dff4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800dff6:	4b47      	ldr	r3, [pc, #284]	@ (800e114 <xPortStartScheduler+0x124>)
 800dff8:	681b      	ldr	r3, [r3, #0]
 800dffa:	4a47      	ldr	r2, [pc, #284]	@ (800e118 <xPortStartScheduler+0x128>)
 800dffc:	4293      	cmp	r3, r2
 800dffe:	d10b      	bne.n	800e018 <xPortStartScheduler+0x28>
	__asm volatile
 800e000:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e004:	f383 8811 	msr	BASEPRI, r3
 800e008:	f3bf 8f6f 	isb	sy
 800e00c:	f3bf 8f4f 	dsb	sy
 800e010:	60fb      	str	r3, [r7, #12]
}
 800e012:	bf00      	nop
 800e014:	bf00      	nop
 800e016:	e7fd      	b.n	800e014 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800e018:	4b3e      	ldr	r3, [pc, #248]	@ (800e114 <xPortStartScheduler+0x124>)
 800e01a:	681b      	ldr	r3, [r3, #0]
 800e01c:	4a3f      	ldr	r2, [pc, #252]	@ (800e11c <xPortStartScheduler+0x12c>)
 800e01e:	4293      	cmp	r3, r2
 800e020:	d10b      	bne.n	800e03a <xPortStartScheduler+0x4a>
	__asm volatile
 800e022:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e026:	f383 8811 	msr	BASEPRI, r3
 800e02a:	f3bf 8f6f 	isb	sy
 800e02e:	f3bf 8f4f 	dsb	sy
 800e032:	613b      	str	r3, [r7, #16]
}
 800e034:	bf00      	nop
 800e036:	bf00      	nop
 800e038:	e7fd      	b.n	800e036 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800e03a:	4b39      	ldr	r3, [pc, #228]	@ (800e120 <xPortStartScheduler+0x130>)
 800e03c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800e03e:	697b      	ldr	r3, [r7, #20]
 800e040:	781b      	ldrb	r3, [r3, #0]
 800e042:	b2db      	uxtb	r3, r3
 800e044:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800e046:	697b      	ldr	r3, [r7, #20]
 800e048:	22ff      	movs	r2, #255	@ 0xff
 800e04a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800e04c:	697b      	ldr	r3, [r7, #20]
 800e04e:	781b      	ldrb	r3, [r3, #0]
 800e050:	b2db      	uxtb	r3, r3
 800e052:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800e054:	78fb      	ldrb	r3, [r7, #3]
 800e056:	b2db      	uxtb	r3, r3
 800e058:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800e05c:	b2da      	uxtb	r2, r3
 800e05e:	4b31      	ldr	r3, [pc, #196]	@ (800e124 <xPortStartScheduler+0x134>)
 800e060:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800e062:	4b31      	ldr	r3, [pc, #196]	@ (800e128 <xPortStartScheduler+0x138>)
 800e064:	2207      	movs	r2, #7
 800e066:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e068:	e009      	b.n	800e07e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800e06a:	4b2f      	ldr	r3, [pc, #188]	@ (800e128 <xPortStartScheduler+0x138>)
 800e06c:	681b      	ldr	r3, [r3, #0]
 800e06e:	3b01      	subs	r3, #1
 800e070:	4a2d      	ldr	r2, [pc, #180]	@ (800e128 <xPortStartScheduler+0x138>)
 800e072:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800e074:	78fb      	ldrb	r3, [r7, #3]
 800e076:	b2db      	uxtb	r3, r3
 800e078:	005b      	lsls	r3, r3, #1
 800e07a:	b2db      	uxtb	r3, r3
 800e07c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e07e:	78fb      	ldrb	r3, [r7, #3]
 800e080:	b2db      	uxtb	r3, r3
 800e082:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e086:	2b80      	cmp	r3, #128	@ 0x80
 800e088:	d0ef      	beq.n	800e06a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800e08a:	4b27      	ldr	r3, [pc, #156]	@ (800e128 <xPortStartScheduler+0x138>)
 800e08c:	681b      	ldr	r3, [r3, #0]
 800e08e:	f1c3 0307 	rsb	r3, r3, #7
 800e092:	2b04      	cmp	r3, #4
 800e094:	d00b      	beq.n	800e0ae <xPortStartScheduler+0xbe>
	__asm volatile
 800e096:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e09a:	f383 8811 	msr	BASEPRI, r3
 800e09e:	f3bf 8f6f 	isb	sy
 800e0a2:	f3bf 8f4f 	dsb	sy
 800e0a6:	60bb      	str	r3, [r7, #8]
}
 800e0a8:	bf00      	nop
 800e0aa:	bf00      	nop
 800e0ac:	e7fd      	b.n	800e0aa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800e0ae:	4b1e      	ldr	r3, [pc, #120]	@ (800e128 <xPortStartScheduler+0x138>)
 800e0b0:	681b      	ldr	r3, [r3, #0]
 800e0b2:	021b      	lsls	r3, r3, #8
 800e0b4:	4a1c      	ldr	r2, [pc, #112]	@ (800e128 <xPortStartScheduler+0x138>)
 800e0b6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800e0b8:	4b1b      	ldr	r3, [pc, #108]	@ (800e128 <xPortStartScheduler+0x138>)
 800e0ba:	681b      	ldr	r3, [r3, #0]
 800e0bc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800e0c0:	4a19      	ldr	r2, [pc, #100]	@ (800e128 <xPortStartScheduler+0x138>)
 800e0c2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	b2da      	uxtb	r2, r3
 800e0c8:	697b      	ldr	r3, [r7, #20]
 800e0ca:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800e0cc:	4b17      	ldr	r3, [pc, #92]	@ (800e12c <xPortStartScheduler+0x13c>)
 800e0ce:	681b      	ldr	r3, [r3, #0]
 800e0d0:	4a16      	ldr	r2, [pc, #88]	@ (800e12c <xPortStartScheduler+0x13c>)
 800e0d2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800e0d6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800e0d8:	4b14      	ldr	r3, [pc, #80]	@ (800e12c <xPortStartScheduler+0x13c>)
 800e0da:	681b      	ldr	r3, [r3, #0]
 800e0dc:	4a13      	ldr	r2, [pc, #76]	@ (800e12c <xPortStartScheduler+0x13c>)
 800e0de:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800e0e2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800e0e4:	f000 f8da 	bl	800e29c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800e0e8:	4b11      	ldr	r3, [pc, #68]	@ (800e130 <xPortStartScheduler+0x140>)
 800e0ea:	2200      	movs	r2, #0
 800e0ec:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800e0ee:	f000 f8f9 	bl	800e2e4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800e0f2:	4b10      	ldr	r3, [pc, #64]	@ (800e134 <xPortStartScheduler+0x144>)
 800e0f4:	681b      	ldr	r3, [r3, #0]
 800e0f6:	4a0f      	ldr	r2, [pc, #60]	@ (800e134 <xPortStartScheduler+0x144>)
 800e0f8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800e0fc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800e0fe:	f7ff ff63 	bl	800dfc8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800e102:	f7fe ff2b 	bl	800cf5c <vTaskSwitchContext>
	prvTaskExitError();
 800e106:	f7ff ff17 	bl	800df38 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800e10a:	2300      	movs	r3, #0
}
 800e10c:	4618      	mov	r0, r3
 800e10e:	3718      	adds	r7, #24
 800e110:	46bd      	mov	sp, r7
 800e112:	bd80      	pop	{r7, pc}
 800e114:	e000ed00 	.word	0xe000ed00
 800e118:	410fc271 	.word	0x410fc271
 800e11c:	410fc270 	.word	0x410fc270
 800e120:	e000e400 	.word	0xe000e400
 800e124:	200019dc 	.word	0x200019dc
 800e128:	200019e0 	.word	0x200019e0
 800e12c:	e000ed20 	.word	0xe000ed20
 800e130:	20000010 	.word	0x20000010
 800e134:	e000ef34 	.word	0xe000ef34

0800e138 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800e138:	b480      	push	{r7}
 800e13a:	b083      	sub	sp, #12
 800e13c:	af00      	add	r7, sp, #0
	__asm volatile
 800e13e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e142:	f383 8811 	msr	BASEPRI, r3
 800e146:	f3bf 8f6f 	isb	sy
 800e14a:	f3bf 8f4f 	dsb	sy
 800e14e:	607b      	str	r3, [r7, #4]
}
 800e150:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800e152:	4b10      	ldr	r3, [pc, #64]	@ (800e194 <vPortEnterCritical+0x5c>)
 800e154:	681b      	ldr	r3, [r3, #0]
 800e156:	3301      	adds	r3, #1
 800e158:	4a0e      	ldr	r2, [pc, #56]	@ (800e194 <vPortEnterCritical+0x5c>)
 800e15a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800e15c:	4b0d      	ldr	r3, [pc, #52]	@ (800e194 <vPortEnterCritical+0x5c>)
 800e15e:	681b      	ldr	r3, [r3, #0]
 800e160:	2b01      	cmp	r3, #1
 800e162:	d110      	bne.n	800e186 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800e164:	4b0c      	ldr	r3, [pc, #48]	@ (800e198 <vPortEnterCritical+0x60>)
 800e166:	681b      	ldr	r3, [r3, #0]
 800e168:	b2db      	uxtb	r3, r3
 800e16a:	2b00      	cmp	r3, #0
 800e16c:	d00b      	beq.n	800e186 <vPortEnterCritical+0x4e>
	__asm volatile
 800e16e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e172:	f383 8811 	msr	BASEPRI, r3
 800e176:	f3bf 8f6f 	isb	sy
 800e17a:	f3bf 8f4f 	dsb	sy
 800e17e:	603b      	str	r3, [r7, #0]
}
 800e180:	bf00      	nop
 800e182:	bf00      	nop
 800e184:	e7fd      	b.n	800e182 <vPortEnterCritical+0x4a>
	}
}
 800e186:	bf00      	nop
 800e188:	370c      	adds	r7, #12
 800e18a:	46bd      	mov	sp, r7
 800e18c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e190:	4770      	bx	lr
 800e192:	bf00      	nop
 800e194:	20000010 	.word	0x20000010
 800e198:	e000ed04 	.word	0xe000ed04

0800e19c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800e19c:	b480      	push	{r7}
 800e19e:	b083      	sub	sp, #12
 800e1a0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800e1a2:	4b12      	ldr	r3, [pc, #72]	@ (800e1ec <vPortExitCritical+0x50>)
 800e1a4:	681b      	ldr	r3, [r3, #0]
 800e1a6:	2b00      	cmp	r3, #0
 800e1a8:	d10b      	bne.n	800e1c2 <vPortExitCritical+0x26>
	__asm volatile
 800e1aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e1ae:	f383 8811 	msr	BASEPRI, r3
 800e1b2:	f3bf 8f6f 	isb	sy
 800e1b6:	f3bf 8f4f 	dsb	sy
 800e1ba:	607b      	str	r3, [r7, #4]
}
 800e1bc:	bf00      	nop
 800e1be:	bf00      	nop
 800e1c0:	e7fd      	b.n	800e1be <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800e1c2:	4b0a      	ldr	r3, [pc, #40]	@ (800e1ec <vPortExitCritical+0x50>)
 800e1c4:	681b      	ldr	r3, [r3, #0]
 800e1c6:	3b01      	subs	r3, #1
 800e1c8:	4a08      	ldr	r2, [pc, #32]	@ (800e1ec <vPortExitCritical+0x50>)
 800e1ca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800e1cc:	4b07      	ldr	r3, [pc, #28]	@ (800e1ec <vPortExitCritical+0x50>)
 800e1ce:	681b      	ldr	r3, [r3, #0]
 800e1d0:	2b00      	cmp	r3, #0
 800e1d2:	d105      	bne.n	800e1e0 <vPortExitCritical+0x44>
 800e1d4:	2300      	movs	r3, #0
 800e1d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e1d8:	683b      	ldr	r3, [r7, #0]
 800e1da:	f383 8811 	msr	BASEPRI, r3
}
 800e1de:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800e1e0:	bf00      	nop
 800e1e2:	370c      	adds	r7, #12
 800e1e4:	46bd      	mov	sp, r7
 800e1e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1ea:	4770      	bx	lr
 800e1ec:	20000010 	.word	0x20000010

0800e1f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800e1f0:	f3ef 8009 	mrs	r0, PSP
 800e1f4:	f3bf 8f6f 	isb	sy
 800e1f8:	4b15      	ldr	r3, [pc, #84]	@ (800e250 <pxCurrentTCBConst>)
 800e1fa:	681a      	ldr	r2, [r3, #0]
 800e1fc:	f01e 0f10 	tst.w	lr, #16
 800e200:	bf08      	it	eq
 800e202:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800e206:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e20a:	6010      	str	r0, [r2, #0]
 800e20c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800e210:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800e214:	f380 8811 	msr	BASEPRI, r0
 800e218:	f3bf 8f4f 	dsb	sy
 800e21c:	f3bf 8f6f 	isb	sy
 800e220:	f7fe fe9c 	bl	800cf5c <vTaskSwitchContext>
 800e224:	f04f 0000 	mov.w	r0, #0
 800e228:	f380 8811 	msr	BASEPRI, r0
 800e22c:	bc09      	pop	{r0, r3}
 800e22e:	6819      	ldr	r1, [r3, #0]
 800e230:	6808      	ldr	r0, [r1, #0]
 800e232:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e236:	f01e 0f10 	tst.w	lr, #16
 800e23a:	bf08      	it	eq
 800e23c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800e240:	f380 8809 	msr	PSP, r0
 800e244:	f3bf 8f6f 	isb	sy
 800e248:	4770      	bx	lr
 800e24a:	bf00      	nop
 800e24c:	f3af 8000 	nop.w

0800e250 <pxCurrentTCBConst>:
 800e250:	200013b0 	.word	0x200013b0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800e254:	bf00      	nop
 800e256:	bf00      	nop

0800e258 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800e258:	b580      	push	{r7, lr}
 800e25a:	b082      	sub	sp, #8
 800e25c:	af00      	add	r7, sp, #0
	__asm volatile
 800e25e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e262:	f383 8811 	msr	BASEPRI, r3
 800e266:	f3bf 8f6f 	isb	sy
 800e26a:	f3bf 8f4f 	dsb	sy
 800e26e:	607b      	str	r3, [r7, #4]
}
 800e270:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800e272:	f7fe fdb9 	bl	800cde8 <xTaskIncrementTick>
 800e276:	4603      	mov	r3, r0
 800e278:	2b00      	cmp	r3, #0
 800e27a:	d003      	beq.n	800e284 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800e27c:	4b06      	ldr	r3, [pc, #24]	@ (800e298 <xPortSysTickHandler+0x40>)
 800e27e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e282:	601a      	str	r2, [r3, #0]
 800e284:	2300      	movs	r3, #0
 800e286:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e288:	683b      	ldr	r3, [r7, #0]
 800e28a:	f383 8811 	msr	BASEPRI, r3
}
 800e28e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800e290:	bf00      	nop
 800e292:	3708      	adds	r7, #8
 800e294:	46bd      	mov	sp, r7
 800e296:	bd80      	pop	{r7, pc}
 800e298:	e000ed04 	.word	0xe000ed04

0800e29c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800e29c:	b480      	push	{r7}
 800e29e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800e2a0:	4b0b      	ldr	r3, [pc, #44]	@ (800e2d0 <vPortSetupTimerInterrupt+0x34>)
 800e2a2:	2200      	movs	r2, #0
 800e2a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800e2a6:	4b0b      	ldr	r3, [pc, #44]	@ (800e2d4 <vPortSetupTimerInterrupt+0x38>)
 800e2a8:	2200      	movs	r2, #0
 800e2aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800e2ac:	4b0a      	ldr	r3, [pc, #40]	@ (800e2d8 <vPortSetupTimerInterrupt+0x3c>)
 800e2ae:	681b      	ldr	r3, [r3, #0]
 800e2b0:	4a0a      	ldr	r2, [pc, #40]	@ (800e2dc <vPortSetupTimerInterrupt+0x40>)
 800e2b2:	fba2 2303 	umull	r2, r3, r2, r3
 800e2b6:	099b      	lsrs	r3, r3, #6
 800e2b8:	4a09      	ldr	r2, [pc, #36]	@ (800e2e0 <vPortSetupTimerInterrupt+0x44>)
 800e2ba:	3b01      	subs	r3, #1
 800e2bc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800e2be:	4b04      	ldr	r3, [pc, #16]	@ (800e2d0 <vPortSetupTimerInterrupt+0x34>)
 800e2c0:	2207      	movs	r2, #7
 800e2c2:	601a      	str	r2, [r3, #0]
}
 800e2c4:	bf00      	nop
 800e2c6:	46bd      	mov	sp, r7
 800e2c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2cc:	4770      	bx	lr
 800e2ce:	bf00      	nop
 800e2d0:	e000e010 	.word	0xe000e010
 800e2d4:	e000e018 	.word	0xe000e018
 800e2d8:	20000004 	.word	0x20000004
 800e2dc:	10624dd3 	.word	0x10624dd3
 800e2e0:	e000e014 	.word	0xe000e014

0800e2e4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800e2e4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800e2f4 <vPortEnableVFP+0x10>
 800e2e8:	6801      	ldr	r1, [r0, #0]
 800e2ea:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800e2ee:	6001      	str	r1, [r0, #0]
 800e2f0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800e2f2:	bf00      	nop
 800e2f4:	e000ed88 	.word	0xe000ed88

0800e2f8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800e2f8:	b480      	push	{r7}
 800e2fa:	b085      	sub	sp, #20
 800e2fc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800e2fe:	f3ef 8305 	mrs	r3, IPSR
 800e302:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800e304:	68fb      	ldr	r3, [r7, #12]
 800e306:	2b0f      	cmp	r3, #15
 800e308:	d915      	bls.n	800e336 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800e30a:	4a18      	ldr	r2, [pc, #96]	@ (800e36c <vPortValidateInterruptPriority+0x74>)
 800e30c:	68fb      	ldr	r3, [r7, #12]
 800e30e:	4413      	add	r3, r2
 800e310:	781b      	ldrb	r3, [r3, #0]
 800e312:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800e314:	4b16      	ldr	r3, [pc, #88]	@ (800e370 <vPortValidateInterruptPriority+0x78>)
 800e316:	781b      	ldrb	r3, [r3, #0]
 800e318:	7afa      	ldrb	r2, [r7, #11]
 800e31a:	429a      	cmp	r2, r3
 800e31c:	d20b      	bcs.n	800e336 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800e31e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e322:	f383 8811 	msr	BASEPRI, r3
 800e326:	f3bf 8f6f 	isb	sy
 800e32a:	f3bf 8f4f 	dsb	sy
 800e32e:	607b      	str	r3, [r7, #4]
}
 800e330:	bf00      	nop
 800e332:	bf00      	nop
 800e334:	e7fd      	b.n	800e332 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800e336:	4b0f      	ldr	r3, [pc, #60]	@ (800e374 <vPortValidateInterruptPriority+0x7c>)
 800e338:	681b      	ldr	r3, [r3, #0]
 800e33a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800e33e:	4b0e      	ldr	r3, [pc, #56]	@ (800e378 <vPortValidateInterruptPriority+0x80>)
 800e340:	681b      	ldr	r3, [r3, #0]
 800e342:	429a      	cmp	r2, r3
 800e344:	d90b      	bls.n	800e35e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800e346:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e34a:	f383 8811 	msr	BASEPRI, r3
 800e34e:	f3bf 8f6f 	isb	sy
 800e352:	f3bf 8f4f 	dsb	sy
 800e356:	603b      	str	r3, [r7, #0]
}
 800e358:	bf00      	nop
 800e35a:	bf00      	nop
 800e35c:	e7fd      	b.n	800e35a <vPortValidateInterruptPriority+0x62>
	}
 800e35e:	bf00      	nop
 800e360:	3714      	adds	r7, #20
 800e362:	46bd      	mov	sp, r7
 800e364:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e368:	4770      	bx	lr
 800e36a:	bf00      	nop
 800e36c:	e000e3f0 	.word	0xe000e3f0
 800e370:	200019dc 	.word	0x200019dc
 800e374:	e000ed0c 	.word	0xe000ed0c
 800e378:	200019e0 	.word	0x200019e0

0800e37c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800e37c:	b580      	push	{r7, lr}
 800e37e:	b08a      	sub	sp, #40	@ 0x28
 800e380:	af00      	add	r7, sp, #0
 800e382:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800e384:	2300      	movs	r3, #0
 800e386:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800e388:	f7fe fc72 	bl	800cc70 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800e38c:	4b5c      	ldr	r3, [pc, #368]	@ (800e500 <pvPortMalloc+0x184>)
 800e38e:	681b      	ldr	r3, [r3, #0]
 800e390:	2b00      	cmp	r3, #0
 800e392:	d101      	bne.n	800e398 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800e394:	f000 f924 	bl	800e5e0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800e398:	4b5a      	ldr	r3, [pc, #360]	@ (800e504 <pvPortMalloc+0x188>)
 800e39a:	681a      	ldr	r2, [r3, #0]
 800e39c:	687b      	ldr	r3, [r7, #4]
 800e39e:	4013      	ands	r3, r2
 800e3a0:	2b00      	cmp	r3, #0
 800e3a2:	f040 8095 	bne.w	800e4d0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	2b00      	cmp	r3, #0
 800e3aa:	d01e      	beq.n	800e3ea <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800e3ac:	2208      	movs	r2, #8
 800e3ae:	687b      	ldr	r3, [r7, #4]
 800e3b0:	4413      	add	r3, r2
 800e3b2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800e3b4:	687b      	ldr	r3, [r7, #4]
 800e3b6:	f003 0307 	and.w	r3, r3, #7
 800e3ba:	2b00      	cmp	r3, #0
 800e3bc:	d015      	beq.n	800e3ea <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800e3be:	687b      	ldr	r3, [r7, #4]
 800e3c0:	f023 0307 	bic.w	r3, r3, #7
 800e3c4:	3308      	adds	r3, #8
 800e3c6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	f003 0307 	and.w	r3, r3, #7
 800e3ce:	2b00      	cmp	r3, #0
 800e3d0:	d00b      	beq.n	800e3ea <pvPortMalloc+0x6e>
	__asm volatile
 800e3d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e3d6:	f383 8811 	msr	BASEPRI, r3
 800e3da:	f3bf 8f6f 	isb	sy
 800e3de:	f3bf 8f4f 	dsb	sy
 800e3e2:	617b      	str	r3, [r7, #20]
}
 800e3e4:	bf00      	nop
 800e3e6:	bf00      	nop
 800e3e8:	e7fd      	b.n	800e3e6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800e3ea:	687b      	ldr	r3, [r7, #4]
 800e3ec:	2b00      	cmp	r3, #0
 800e3ee:	d06f      	beq.n	800e4d0 <pvPortMalloc+0x154>
 800e3f0:	4b45      	ldr	r3, [pc, #276]	@ (800e508 <pvPortMalloc+0x18c>)
 800e3f2:	681b      	ldr	r3, [r3, #0]
 800e3f4:	687a      	ldr	r2, [r7, #4]
 800e3f6:	429a      	cmp	r2, r3
 800e3f8:	d86a      	bhi.n	800e4d0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800e3fa:	4b44      	ldr	r3, [pc, #272]	@ (800e50c <pvPortMalloc+0x190>)
 800e3fc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800e3fe:	4b43      	ldr	r3, [pc, #268]	@ (800e50c <pvPortMalloc+0x190>)
 800e400:	681b      	ldr	r3, [r3, #0]
 800e402:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e404:	e004      	b.n	800e410 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800e406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e408:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800e40a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e40c:	681b      	ldr	r3, [r3, #0]
 800e40e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e412:	685b      	ldr	r3, [r3, #4]
 800e414:	687a      	ldr	r2, [r7, #4]
 800e416:	429a      	cmp	r2, r3
 800e418:	d903      	bls.n	800e422 <pvPortMalloc+0xa6>
 800e41a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e41c:	681b      	ldr	r3, [r3, #0]
 800e41e:	2b00      	cmp	r3, #0
 800e420:	d1f1      	bne.n	800e406 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800e422:	4b37      	ldr	r3, [pc, #220]	@ (800e500 <pvPortMalloc+0x184>)
 800e424:	681b      	ldr	r3, [r3, #0]
 800e426:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e428:	429a      	cmp	r2, r3
 800e42a:	d051      	beq.n	800e4d0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800e42c:	6a3b      	ldr	r3, [r7, #32]
 800e42e:	681b      	ldr	r3, [r3, #0]
 800e430:	2208      	movs	r2, #8
 800e432:	4413      	add	r3, r2
 800e434:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800e436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e438:	681a      	ldr	r2, [r3, #0]
 800e43a:	6a3b      	ldr	r3, [r7, #32]
 800e43c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800e43e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e440:	685a      	ldr	r2, [r3, #4]
 800e442:	687b      	ldr	r3, [r7, #4]
 800e444:	1ad2      	subs	r2, r2, r3
 800e446:	2308      	movs	r3, #8
 800e448:	005b      	lsls	r3, r3, #1
 800e44a:	429a      	cmp	r2, r3
 800e44c:	d920      	bls.n	800e490 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800e44e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e450:	687b      	ldr	r3, [r7, #4]
 800e452:	4413      	add	r3, r2
 800e454:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e456:	69bb      	ldr	r3, [r7, #24]
 800e458:	f003 0307 	and.w	r3, r3, #7
 800e45c:	2b00      	cmp	r3, #0
 800e45e:	d00b      	beq.n	800e478 <pvPortMalloc+0xfc>
	__asm volatile
 800e460:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e464:	f383 8811 	msr	BASEPRI, r3
 800e468:	f3bf 8f6f 	isb	sy
 800e46c:	f3bf 8f4f 	dsb	sy
 800e470:	613b      	str	r3, [r7, #16]
}
 800e472:	bf00      	nop
 800e474:	bf00      	nop
 800e476:	e7fd      	b.n	800e474 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800e478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e47a:	685a      	ldr	r2, [r3, #4]
 800e47c:	687b      	ldr	r3, [r7, #4]
 800e47e:	1ad2      	subs	r2, r2, r3
 800e480:	69bb      	ldr	r3, [r7, #24]
 800e482:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800e484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e486:	687a      	ldr	r2, [r7, #4]
 800e488:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800e48a:	69b8      	ldr	r0, [r7, #24]
 800e48c:	f000 f90a 	bl	800e6a4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800e490:	4b1d      	ldr	r3, [pc, #116]	@ (800e508 <pvPortMalloc+0x18c>)
 800e492:	681a      	ldr	r2, [r3, #0]
 800e494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e496:	685b      	ldr	r3, [r3, #4]
 800e498:	1ad3      	subs	r3, r2, r3
 800e49a:	4a1b      	ldr	r2, [pc, #108]	@ (800e508 <pvPortMalloc+0x18c>)
 800e49c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800e49e:	4b1a      	ldr	r3, [pc, #104]	@ (800e508 <pvPortMalloc+0x18c>)
 800e4a0:	681a      	ldr	r2, [r3, #0]
 800e4a2:	4b1b      	ldr	r3, [pc, #108]	@ (800e510 <pvPortMalloc+0x194>)
 800e4a4:	681b      	ldr	r3, [r3, #0]
 800e4a6:	429a      	cmp	r2, r3
 800e4a8:	d203      	bcs.n	800e4b2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800e4aa:	4b17      	ldr	r3, [pc, #92]	@ (800e508 <pvPortMalloc+0x18c>)
 800e4ac:	681b      	ldr	r3, [r3, #0]
 800e4ae:	4a18      	ldr	r2, [pc, #96]	@ (800e510 <pvPortMalloc+0x194>)
 800e4b0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800e4b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e4b4:	685a      	ldr	r2, [r3, #4]
 800e4b6:	4b13      	ldr	r3, [pc, #76]	@ (800e504 <pvPortMalloc+0x188>)
 800e4b8:	681b      	ldr	r3, [r3, #0]
 800e4ba:	431a      	orrs	r2, r3
 800e4bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e4be:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800e4c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e4c2:	2200      	movs	r2, #0
 800e4c4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800e4c6:	4b13      	ldr	r3, [pc, #76]	@ (800e514 <pvPortMalloc+0x198>)
 800e4c8:	681b      	ldr	r3, [r3, #0]
 800e4ca:	3301      	adds	r3, #1
 800e4cc:	4a11      	ldr	r2, [pc, #68]	@ (800e514 <pvPortMalloc+0x198>)
 800e4ce:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800e4d0:	f7fe fbdc 	bl	800cc8c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800e4d4:	69fb      	ldr	r3, [r7, #28]
 800e4d6:	f003 0307 	and.w	r3, r3, #7
 800e4da:	2b00      	cmp	r3, #0
 800e4dc:	d00b      	beq.n	800e4f6 <pvPortMalloc+0x17a>
	__asm volatile
 800e4de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e4e2:	f383 8811 	msr	BASEPRI, r3
 800e4e6:	f3bf 8f6f 	isb	sy
 800e4ea:	f3bf 8f4f 	dsb	sy
 800e4ee:	60fb      	str	r3, [r7, #12]
}
 800e4f0:	bf00      	nop
 800e4f2:	bf00      	nop
 800e4f4:	e7fd      	b.n	800e4f2 <pvPortMalloc+0x176>
	return pvReturn;
 800e4f6:	69fb      	ldr	r3, [r7, #28]
}
 800e4f8:	4618      	mov	r0, r3
 800e4fa:	3728      	adds	r7, #40	@ 0x28
 800e4fc:	46bd      	mov	sp, r7
 800e4fe:	bd80      	pop	{r7, pc}
 800e500:	200055ec 	.word	0x200055ec
 800e504:	20005600 	.word	0x20005600
 800e508:	200055f0 	.word	0x200055f0
 800e50c:	200055e4 	.word	0x200055e4
 800e510:	200055f4 	.word	0x200055f4
 800e514:	200055f8 	.word	0x200055f8

0800e518 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800e518:	b580      	push	{r7, lr}
 800e51a:	b086      	sub	sp, #24
 800e51c:	af00      	add	r7, sp, #0
 800e51e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	2b00      	cmp	r3, #0
 800e528:	d04f      	beq.n	800e5ca <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800e52a:	2308      	movs	r3, #8
 800e52c:	425b      	negs	r3, r3
 800e52e:	697a      	ldr	r2, [r7, #20]
 800e530:	4413      	add	r3, r2
 800e532:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800e534:	697b      	ldr	r3, [r7, #20]
 800e536:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800e538:	693b      	ldr	r3, [r7, #16]
 800e53a:	685a      	ldr	r2, [r3, #4]
 800e53c:	4b25      	ldr	r3, [pc, #148]	@ (800e5d4 <vPortFree+0xbc>)
 800e53e:	681b      	ldr	r3, [r3, #0]
 800e540:	4013      	ands	r3, r2
 800e542:	2b00      	cmp	r3, #0
 800e544:	d10b      	bne.n	800e55e <vPortFree+0x46>
	__asm volatile
 800e546:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e54a:	f383 8811 	msr	BASEPRI, r3
 800e54e:	f3bf 8f6f 	isb	sy
 800e552:	f3bf 8f4f 	dsb	sy
 800e556:	60fb      	str	r3, [r7, #12]
}
 800e558:	bf00      	nop
 800e55a:	bf00      	nop
 800e55c:	e7fd      	b.n	800e55a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800e55e:	693b      	ldr	r3, [r7, #16]
 800e560:	681b      	ldr	r3, [r3, #0]
 800e562:	2b00      	cmp	r3, #0
 800e564:	d00b      	beq.n	800e57e <vPortFree+0x66>
	__asm volatile
 800e566:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e56a:	f383 8811 	msr	BASEPRI, r3
 800e56e:	f3bf 8f6f 	isb	sy
 800e572:	f3bf 8f4f 	dsb	sy
 800e576:	60bb      	str	r3, [r7, #8]
}
 800e578:	bf00      	nop
 800e57a:	bf00      	nop
 800e57c:	e7fd      	b.n	800e57a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800e57e:	693b      	ldr	r3, [r7, #16]
 800e580:	685a      	ldr	r2, [r3, #4]
 800e582:	4b14      	ldr	r3, [pc, #80]	@ (800e5d4 <vPortFree+0xbc>)
 800e584:	681b      	ldr	r3, [r3, #0]
 800e586:	4013      	ands	r3, r2
 800e588:	2b00      	cmp	r3, #0
 800e58a:	d01e      	beq.n	800e5ca <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800e58c:	693b      	ldr	r3, [r7, #16]
 800e58e:	681b      	ldr	r3, [r3, #0]
 800e590:	2b00      	cmp	r3, #0
 800e592:	d11a      	bne.n	800e5ca <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800e594:	693b      	ldr	r3, [r7, #16]
 800e596:	685a      	ldr	r2, [r3, #4]
 800e598:	4b0e      	ldr	r3, [pc, #56]	@ (800e5d4 <vPortFree+0xbc>)
 800e59a:	681b      	ldr	r3, [r3, #0]
 800e59c:	43db      	mvns	r3, r3
 800e59e:	401a      	ands	r2, r3
 800e5a0:	693b      	ldr	r3, [r7, #16]
 800e5a2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800e5a4:	f7fe fb64 	bl	800cc70 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800e5a8:	693b      	ldr	r3, [r7, #16]
 800e5aa:	685a      	ldr	r2, [r3, #4]
 800e5ac:	4b0a      	ldr	r3, [pc, #40]	@ (800e5d8 <vPortFree+0xc0>)
 800e5ae:	681b      	ldr	r3, [r3, #0]
 800e5b0:	4413      	add	r3, r2
 800e5b2:	4a09      	ldr	r2, [pc, #36]	@ (800e5d8 <vPortFree+0xc0>)
 800e5b4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800e5b6:	6938      	ldr	r0, [r7, #16]
 800e5b8:	f000 f874 	bl	800e6a4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800e5bc:	4b07      	ldr	r3, [pc, #28]	@ (800e5dc <vPortFree+0xc4>)
 800e5be:	681b      	ldr	r3, [r3, #0]
 800e5c0:	3301      	adds	r3, #1
 800e5c2:	4a06      	ldr	r2, [pc, #24]	@ (800e5dc <vPortFree+0xc4>)
 800e5c4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800e5c6:	f7fe fb61 	bl	800cc8c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800e5ca:	bf00      	nop
 800e5cc:	3718      	adds	r7, #24
 800e5ce:	46bd      	mov	sp, r7
 800e5d0:	bd80      	pop	{r7, pc}
 800e5d2:	bf00      	nop
 800e5d4:	20005600 	.word	0x20005600
 800e5d8:	200055f0 	.word	0x200055f0
 800e5dc:	200055fc 	.word	0x200055fc

0800e5e0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800e5e0:	b480      	push	{r7}
 800e5e2:	b085      	sub	sp, #20
 800e5e4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800e5e6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800e5ea:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800e5ec:	4b27      	ldr	r3, [pc, #156]	@ (800e68c <prvHeapInit+0xac>)
 800e5ee:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800e5f0:	68fb      	ldr	r3, [r7, #12]
 800e5f2:	f003 0307 	and.w	r3, r3, #7
 800e5f6:	2b00      	cmp	r3, #0
 800e5f8:	d00c      	beq.n	800e614 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800e5fa:	68fb      	ldr	r3, [r7, #12]
 800e5fc:	3307      	adds	r3, #7
 800e5fe:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e600:	68fb      	ldr	r3, [r7, #12]
 800e602:	f023 0307 	bic.w	r3, r3, #7
 800e606:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800e608:	68ba      	ldr	r2, [r7, #8]
 800e60a:	68fb      	ldr	r3, [r7, #12]
 800e60c:	1ad3      	subs	r3, r2, r3
 800e60e:	4a1f      	ldr	r2, [pc, #124]	@ (800e68c <prvHeapInit+0xac>)
 800e610:	4413      	add	r3, r2
 800e612:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800e614:	68fb      	ldr	r3, [r7, #12]
 800e616:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800e618:	4a1d      	ldr	r2, [pc, #116]	@ (800e690 <prvHeapInit+0xb0>)
 800e61a:	687b      	ldr	r3, [r7, #4]
 800e61c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800e61e:	4b1c      	ldr	r3, [pc, #112]	@ (800e690 <prvHeapInit+0xb0>)
 800e620:	2200      	movs	r2, #0
 800e622:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	68ba      	ldr	r2, [r7, #8]
 800e628:	4413      	add	r3, r2
 800e62a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800e62c:	2208      	movs	r2, #8
 800e62e:	68fb      	ldr	r3, [r7, #12]
 800e630:	1a9b      	subs	r3, r3, r2
 800e632:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e634:	68fb      	ldr	r3, [r7, #12]
 800e636:	f023 0307 	bic.w	r3, r3, #7
 800e63a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800e63c:	68fb      	ldr	r3, [r7, #12]
 800e63e:	4a15      	ldr	r2, [pc, #84]	@ (800e694 <prvHeapInit+0xb4>)
 800e640:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800e642:	4b14      	ldr	r3, [pc, #80]	@ (800e694 <prvHeapInit+0xb4>)
 800e644:	681b      	ldr	r3, [r3, #0]
 800e646:	2200      	movs	r2, #0
 800e648:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800e64a:	4b12      	ldr	r3, [pc, #72]	@ (800e694 <prvHeapInit+0xb4>)
 800e64c:	681b      	ldr	r3, [r3, #0]
 800e64e:	2200      	movs	r2, #0
 800e650:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800e652:	687b      	ldr	r3, [r7, #4]
 800e654:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800e656:	683b      	ldr	r3, [r7, #0]
 800e658:	68fa      	ldr	r2, [r7, #12]
 800e65a:	1ad2      	subs	r2, r2, r3
 800e65c:	683b      	ldr	r3, [r7, #0]
 800e65e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800e660:	4b0c      	ldr	r3, [pc, #48]	@ (800e694 <prvHeapInit+0xb4>)
 800e662:	681a      	ldr	r2, [r3, #0]
 800e664:	683b      	ldr	r3, [r7, #0]
 800e666:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e668:	683b      	ldr	r3, [r7, #0]
 800e66a:	685b      	ldr	r3, [r3, #4]
 800e66c:	4a0a      	ldr	r2, [pc, #40]	@ (800e698 <prvHeapInit+0xb8>)
 800e66e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e670:	683b      	ldr	r3, [r7, #0]
 800e672:	685b      	ldr	r3, [r3, #4]
 800e674:	4a09      	ldr	r2, [pc, #36]	@ (800e69c <prvHeapInit+0xbc>)
 800e676:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800e678:	4b09      	ldr	r3, [pc, #36]	@ (800e6a0 <prvHeapInit+0xc0>)
 800e67a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800e67e:	601a      	str	r2, [r3, #0]
}
 800e680:	bf00      	nop
 800e682:	3714      	adds	r7, #20
 800e684:	46bd      	mov	sp, r7
 800e686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e68a:	4770      	bx	lr
 800e68c:	200019e4 	.word	0x200019e4
 800e690:	200055e4 	.word	0x200055e4
 800e694:	200055ec 	.word	0x200055ec
 800e698:	200055f4 	.word	0x200055f4
 800e69c:	200055f0 	.word	0x200055f0
 800e6a0:	20005600 	.word	0x20005600

0800e6a4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800e6a4:	b480      	push	{r7}
 800e6a6:	b085      	sub	sp, #20
 800e6a8:	af00      	add	r7, sp, #0
 800e6aa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800e6ac:	4b28      	ldr	r3, [pc, #160]	@ (800e750 <prvInsertBlockIntoFreeList+0xac>)
 800e6ae:	60fb      	str	r3, [r7, #12]
 800e6b0:	e002      	b.n	800e6b8 <prvInsertBlockIntoFreeList+0x14>
 800e6b2:	68fb      	ldr	r3, [r7, #12]
 800e6b4:	681b      	ldr	r3, [r3, #0]
 800e6b6:	60fb      	str	r3, [r7, #12]
 800e6b8:	68fb      	ldr	r3, [r7, #12]
 800e6ba:	681b      	ldr	r3, [r3, #0]
 800e6bc:	687a      	ldr	r2, [r7, #4]
 800e6be:	429a      	cmp	r2, r3
 800e6c0:	d8f7      	bhi.n	800e6b2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800e6c2:	68fb      	ldr	r3, [r7, #12]
 800e6c4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800e6c6:	68fb      	ldr	r3, [r7, #12]
 800e6c8:	685b      	ldr	r3, [r3, #4]
 800e6ca:	68ba      	ldr	r2, [r7, #8]
 800e6cc:	4413      	add	r3, r2
 800e6ce:	687a      	ldr	r2, [r7, #4]
 800e6d0:	429a      	cmp	r2, r3
 800e6d2:	d108      	bne.n	800e6e6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800e6d4:	68fb      	ldr	r3, [r7, #12]
 800e6d6:	685a      	ldr	r2, [r3, #4]
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	685b      	ldr	r3, [r3, #4]
 800e6dc:	441a      	add	r2, r3
 800e6de:	68fb      	ldr	r3, [r7, #12]
 800e6e0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800e6e2:	68fb      	ldr	r3, [r7, #12]
 800e6e4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800e6e6:	687b      	ldr	r3, [r7, #4]
 800e6e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800e6ea:	687b      	ldr	r3, [r7, #4]
 800e6ec:	685b      	ldr	r3, [r3, #4]
 800e6ee:	68ba      	ldr	r2, [r7, #8]
 800e6f0:	441a      	add	r2, r3
 800e6f2:	68fb      	ldr	r3, [r7, #12]
 800e6f4:	681b      	ldr	r3, [r3, #0]
 800e6f6:	429a      	cmp	r2, r3
 800e6f8:	d118      	bne.n	800e72c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800e6fa:	68fb      	ldr	r3, [r7, #12]
 800e6fc:	681a      	ldr	r2, [r3, #0]
 800e6fe:	4b15      	ldr	r3, [pc, #84]	@ (800e754 <prvInsertBlockIntoFreeList+0xb0>)
 800e700:	681b      	ldr	r3, [r3, #0]
 800e702:	429a      	cmp	r2, r3
 800e704:	d00d      	beq.n	800e722 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800e706:	687b      	ldr	r3, [r7, #4]
 800e708:	685a      	ldr	r2, [r3, #4]
 800e70a:	68fb      	ldr	r3, [r7, #12]
 800e70c:	681b      	ldr	r3, [r3, #0]
 800e70e:	685b      	ldr	r3, [r3, #4]
 800e710:	441a      	add	r2, r3
 800e712:	687b      	ldr	r3, [r7, #4]
 800e714:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800e716:	68fb      	ldr	r3, [r7, #12]
 800e718:	681b      	ldr	r3, [r3, #0]
 800e71a:	681a      	ldr	r2, [r3, #0]
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	601a      	str	r2, [r3, #0]
 800e720:	e008      	b.n	800e734 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800e722:	4b0c      	ldr	r3, [pc, #48]	@ (800e754 <prvInsertBlockIntoFreeList+0xb0>)
 800e724:	681a      	ldr	r2, [r3, #0]
 800e726:	687b      	ldr	r3, [r7, #4]
 800e728:	601a      	str	r2, [r3, #0]
 800e72a:	e003      	b.n	800e734 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800e72c:	68fb      	ldr	r3, [r7, #12]
 800e72e:	681a      	ldr	r2, [r3, #0]
 800e730:	687b      	ldr	r3, [r7, #4]
 800e732:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800e734:	68fa      	ldr	r2, [r7, #12]
 800e736:	687b      	ldr	r3, [r7, #4]
 800e738:	429a      	cmp	r2, r3
 800e73a:	d002      	beq.n	800e742 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800e73c:	68fb      	ldr	r3, [r7, #12]
 800e73e:	687a      	ldr	r2, [r7, #4]
 800e740:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e742:	bf00      	nop
 800e744:	3714      	adds	r7, #20
 800e746:	46bd      	mov	sp, r7
 800e748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e74c:	4770      	bx	lr
 800e74e:	bf00      	nop
 800e750:	200055e4 	.word	0x200055e4
 800e754:	200055ec 	.word	0x200055ec

0800e758 <atof>:
 800e758:	2100      	movs	r1, #0
 800e75a:	f000 bec7 	b.w	800f4ec <strtod>

0800e75e <atoi>:
 800e75e:	220a      	movs	r2, #10
 800e760:	2100      	movs	r1, #0
 800e762:	f000 bf4b 	b.w	800f5fc <strtol>

0800e766 <atol>:
 800e766:	220a      	movs	r2, #10
 800e768:	2100      	movs	r1, #0
 800e76a:	f000 bf47 	b.w	800f5fc <strtol>
	...

0800e770 <malloc>:
 800e770:	4b02      	ldr	r3, [pc, #8]	@ (800e77c <malloc+0xc>)
 800e772:	4601      	mov	r1, r0
 800e774:	6818      	ldr	r0, [r3, #0]
 800e776:	f000 b825 	b.w	800e7c4 <_malloc_r>
 800e77a:	bf00      	nop
 800e77c:	2000018c 	.word	0x2000018c

0800e780 <sbrk_aligned>:
 800e780:	b570      	push	{r4, r5, r6, lr}
 800e782:	4e0f      	ldr	r6, [pc, #60]	@ (800e7c0 <sbrk_aligned+0x40>)
 800e784:	460c      	mov	r4, r1
 800e786:	6831      	ldr	r1, [r6, #0]
 800e788:	4605      	mov	r5, r0
 800e78a:	b911      	cbnz	r1, 800e792 <sbrk_aligned+0x12>
 800e78c:	f002 f8c2 	bl	8010914 <_sbrk_r>
 800e790:	6030      	str	r0, [r6, #0]
 800e792:	4621      	mov	r1, r4
 800e794:	4628      	mov	r0, r5
 800e796:	f002 f8bd 	bl	8010914 <_sbrk_r>
 800e79a:	1c43      	adds	r3, r0, #1
 800e79c:	d103      	bne.n	800e7a6 <sbrk_aligned+0x26>
 800e79e:	f04f 34ff 	mov.w	r4, #4294967295
 800e7a2:	4620      	mov	r0, r4
 800e7a4:	bd70      	pop	{r4, r5, r6, pc}
 800e7a6:	1cc4      	adds	r4, r0, #3
 800e7a8:	f024 0403 	bic.w	r4, r4, #3
 800e7ac:	42a0      	cmp	r0, r4
 800e7ae:	d0f8      	beq.n	800e7a2 <sbrk_aligned+0x22>
 800e7b0:	1a21      	subs	r1, r4, r0
 800e7b2:	4628      	mov	r0, r5
 800e7b4:	f002 f8ae 	bl	8010914 <_sbrk_r>
 800e7b8:	3001      	adds	r0, #1
 800e7ba:	d1f2      	bne.n	800e7a2 <sbrk_aligned+0x22>
 800e7bc:	e7ef      	b.n	800e79e <sbrk_aligned+0x1e>
 800e7be:	bf00      	nop
 800e7c0:	20005604 	.word	0x20005604

0800e7c4 <_malloc_r>:
 800e7c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e7c8:	1ccd      	adds	r5, r1, #3
 800e7ca:	f025 0503 	bic.w	r5, r5, #3
 800e7ce:	3508      	adds	r5, #8
 800e7d0:	2d0c      	cmp	r5, #12
 800e7d2:	bf38      	it	cc
 800e7d4:	250c      	movcc	r5, #12
 800e7d6:	2d00      	cmp	r5, #0
 800e7d8:	4606      	mov	r6, r0
 800e7da:	db01      	blt.n	800e7e0 <_malloc_r+0x1c>
 800e7dc:	42a9      	cmp	r1, r5
 800e7de:	d904      	bls.n	800e7ea <_malloc_r+0x26>
 800e7e0:	230c      	movs	r3, #12
 800e7e2:	6033      	str	r3, [r6, #0]
 800e7e4:	2000      	movs	r0, #0
 800e7e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e7ea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e8c0 <_malloc_r+0xfc>
 800e7ee:	f000 f869 	bl	800e8c4 <__malloc_lock>
 800e7f2:	f8d8 3000 	ldr.w	r3, [r8]
 800e7f6:	461c      	mov	r4, r3
 800e7f8:	bb44      	cbnz	r4, 800e84c <_malloc_r+0x88>
 800e7fa:	4629      	mov	r1, r5
 800e7fc:	4630      	mov	r0, r6
 800e7fe:	f7ff ffbf 	bl	800e780 <sbrk_aligned>
 800e802:	1c43      	adds	r3, r0, #1
 800e804:	4604      	mov	r4, r0
 800e806:	d158      	bne.n	800e8ba <_malloc_r+0xf6>
 800e808:	f8d8 4000 	ldr.w	r4, [r8]
 800e80c:	4627      	mov	r7, r4
 800e80e:	2f00      	cmp	r7, #0
 800e810:	d143      	bne.n	800e89a <_malloc_r+0xd6>
 800e812:	2c00      	cmp	r4, #0
 800e814:	d04b      	beq.n	800e8ae <_malloc_r+0xea>
 800e816:	6823      	ldr	r3, [r4, #0]
 800e818:	4639      	mov	r1, r7
 800e81a:	4630      	mov	r0, r6
 800e81c:	eb04 0903 	add.w	r9, r4, r3
 800e820:	f002 f878 	bl	8010914 <_sbrk_r>
 800e824:	4581      	cmp	r9, r0
 800e826:	d142      	bne.n	800e8ae <_malloc_r+0xea>
 800e828:	6821      	ldr	r1, [r4, #0]
 800e82a:	1a6d      	subs	r5, r5, r1
 800e82c:	4629      	mov	r1, r5
 800e82e:	4630      	mov	r0, r6
 800e830:	f7ff ffa6 	bl	800e780 <sbrk_aligned>
 800e834:	3001      	adds	r0, #1
 800e836:	d03a      	beq.n	800e8ae <_malloc_r+0xea>
 800e838:	6823      	ldr	r3, [r4, #0]
 800e83a:	442b      	add	r3, r5
 800e83c:	6023      	str	r3, [r4, #0]
 800e83e:	f8d8 3000 	ldr.w	r3, [r8]
 800e842:	685a      	ldr	r2, [r3, #4]
 800e844:	bb62      	cbnz	r2, 800e8a0 <_malloc_r+0xdc>
 800e846:	f8c8 7000 	str.w	r7, [r8]
 800e84a:	e00f      	b.n	800e86c <_malloc_r+0xa8>
 800e84c:	6822      	ldr	r2, [r4, #0]
 800e84e:	1b52      	subs	r2, r2, r5
 800e850:	d420      	bmi.n	800e894 <_malloc_r+0xd0>
 800e852:	2a0b      	cmp	r2, #11
 800e854:	d917      	bls.n	800e886 <_malloc_r+0xc2>
 800e856:	1961      	adds	r1, r4, r5
 800e858:	42a3      	cmp	r3, r4
 800e85a:	6025      	str	r5, [r4, #0]
 800e85c:	bf18      	it	ne
 800e85e:	6059      	strne	r1, [r3, #4]
 800e860:	6863      	ldr	r3, [r4, #4]
 800e862:	bf08      	it	eq
 800e864:	f8c8 1000 	streq.w	r1, [r8]
 800e868:	5162      	str	r2, [r4, r5]
 800e86a:	604b      	str	r3, [r1, #4]
 800e86c:	4630      	mov	r0, r6
 800e86e:	f000 f82f 	bl	800e8d0 <__malloc_unlock>
 800e872:	f104 000b 	add.w	r0, r4, #11
 800e876:	1d23      	adds	r3, r4, #4
 800e878:	f020 0007 	bic.w	r0, r0, #7
 800e87c:	1ac2      	subs	r2, r0, r3
 800e87e:	bf1c      	itt	ne
 800e880:	1a1b      	subne	r3, r3, r0
 800e882:	50a3      	strne	r3, [r4, r2]
 800e884:	e7af      	b.n	800e7e6 <_malloc_r+0x22>
 800e886:	6862      	ldr	r2, [r4, #4]
 800e888:	42a3      	cmp	r3, r4
 800e88a:	bf0c      	ite	eq
 800e88c:	f8c8 2000 	streq.w	r2, [r8]
 800e890:	605a      	strne	r2, [r3, #4]
 800e892:	e7eb      	b.n	800e86c <_malloc_r+0xa8>
 800e894:	4623      	mov	r3, r4
 800e896:	6864      	ldr	r4, [r4, #4]
 800e898:	e7ae      	b.n	800e7f8 <_malloc_r+0x34>
 800e89a:	463c      	mov	r4, r7
 800e89c:	687f      	ldr	r7, [r7, #4]
 800e89e:	e7b6      	b.n	800e80e <_malloc_r+0x4a>
 800e8a0:	461a      	mov	r2, r3
 800e8a2:	685b      	ldr	r3, [r3, #4]
 800e8a4:	42a3      	cmp	r3, r4
 800e8a6:	d1fb      	bne.n	800e8a0 <_malloc_r+0xdc>
 800e8a8:	2300      	movs	r3, #0
 800e8aa:	6053      	str	r3, [r2, #4]
 800e8ac:	e7de      	b.n	800e86c <_malloc_r+0xa8>
 800e8ae:	230c      	movs	r3, #12
 800e8b0:	6033      	str	r3, [r6, #0]
 800e8b2:	4630      	mov	r0, r6
 800e8b4:	f000 f80c 	bl	800e8d0 <__malloc_unlock>
 800e8b8:	e794      	b.n	800e7e4 <_malloc_r+0x20>
 800e8ba:	6005      	str	r5, [r0, #0]
 800e8bc:	e7d6      	b.n	800e86c <_malloc_r+0xa8>
 800e8be:	bf00      	nop
 800e8c0:	20005608 	.word	0x20005608

0800e8c4 <__malloc_lock>:
 800e8c4:	4801      	ldr	r0, [pc, #4]	@ (800e8cc <__malloc_lock+0x8>)
 800e8c6:	f002 b872 	b.w	80109ae <__retarget_lock_acquire_recursive>
 800e8ca:	bf00      	nop
 800e8cc:	2000574c 	.word	0x2000574c

0800e8d0 <__malloc_unlock>:
 800e8d0:	4801      	ldr	r0, [pc, #4]	@ (800e8d8 <__malloc_unlock+0x8>)
 800e8d2:	f002 b86d 	b.w	80109b0 <__retarget_lock_release_recursive>
 800e8d6:	bf00      	nop
 800e8d8:	2000574c 	.word	0x2000574c

0800e8dc <sulp>:
 800e8dc:	b570      	push	{r4, r5, r6, lr}
 800e8de:	4604      	mov	r4, r0
 800e8e0:	460d      	mov	r5, r1
 800e8e2:	ec45 4b10 	vmov	d0, r4, r5
 800e8e6:	4616      	mov	r6, r2
 800e8e8:	f003 fdf8 	bl	80124dc <__ulp>
 800e8ec:	ec51 0b10 	vmov	r0, r1, d0
 800e8f0:	b17e      	cbz	r6, 800e912 <sulp+0x36>
 800e8f2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800e8f6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800e8fa:	2b00      	cmp	r3, #0
 800e8fc:	dd09      	ble.n	800e912 <sulp+0x36>
 800e8fe:	051b      	lsls	r3, r3, #20
 800e900:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800e904:	2400      	movs	r4, #0
 800e906:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800e90a:	4622      	mov	r2, r4
 800e90c:	462b      	mov	r3, r5
 800e90e:	f7f1 fe7b 	bl	8000608 <__aeabi_dmul>
 800e912:	ec41 0b10 	vmov	d0, r0, r1
 800e916:	bd70      	pop	{r4, r5, r6, pc}

0800e918 <_strtod_l>:
 800e918:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e91c:	b09f      	sub	sp, #124	@ 0x7c
 800e91e:	460c      	mov	r4, r1
 800e920:	9217      	str	r2, [sp, #92]	@ 0x5c
 800e922:	2200      	movs	r2, #0
 800e924:	921a      	str	r2, [sp, #104]	@ 0x68
 800e926:	9005      	str	r0, [sp, #20]
 800e928:	f04f 0a00 	mov.w	sl, #0
 800e92c:	f04f 0b00 	mov.w	fp, #0
 800e930:	460a      	mov	r2, r1
 800e932:	9219      	str	r2, [sp, #100]	@ 0x64
 800e934:	7811      	ldrb	r1, [r2, #0]
 800e936:	292b      	cmp	r1, #43	@ 0x2b
 800e938:	d04a      	beq.n	800e9d0 <_strtod_l+0xb8>
 800e93a:	d838      	bhi.n	800e9ae <_strtod_l+0x96>
 800e93c:	290d      	cmp	r1, #13
 800e93e:	d832      	bhi.n	800e9a6 <_strtod_l+0x8e>
 800e940:	2908      	cmp	r1, #8
 800e942:	d832      	bhi.n	800e9aa <_strtod_l+0x92>
 800e944:	2900      	cmp	r1, #0
 800e946:	d03b      	beq.n	800e9c0 <_strtod_l+0xa8>
 800e948:	2200      	movs	r2, #0
 800e94a:	920e      	str	r2, [sp, #56]	@ 0x38
 800e94c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800e94e:	782a      	ldrb	r2, [r5, #0]
 800e950:	2a30      	cmp	r2, #48	@ 0x30
 800e952:	f040 80b2 	bne.w	800eaba <_strtod_l+0x1a2>
 800e956:	786a      	ldrb	r2, [r5, #1]
 800e958:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800e95c:	2a58      	cmp	r2, #88	@ 0x58
 800e95e:	d16e      	bne.n	800ea3e <_strtod_l+0x126>
 800e960:	9302      	str	r3, [sp, #8]
 800e962:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e964:	9301      	str	r3, [sp, #4]
 800e966:	ab1a      	add	r3, sp, #104	@ 0x68
 800e968:	9300      	str	r3, [sp, #0]
 800e96a:	4a8f      	ldr	r2, [pc, #572]	@ (800eba8 <_strtod_l+0x290>)
 800e96c:	9805      	ldr	r0, [sp, #20]
 800e96e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800e970:	a919      	add	r1, sp, #100	@ 0x64
 800e972:	f002 ff63 	bl	801183c <__gethex>
 800e976:	f010 060f 	ands.w	r6, r0, #15
 800e97a:	4604      	mov	r4, r0
 800e97c:	d005      	beq.n	800e98a <_strtod_l+0x72>
 800e97e:	2e06      	cmp	r6, #6
 800e980:	d128      	bne.n	800e9d4 <_strtod_l+0xbc>
 800e982:	3501      	adds	r5, #1
 800e984:	2300      	movs	r3, #0
 800e986:	9519      	str	r5, [sp, #100]	@ 0x64
 800e988:	930e      	str	r3, [sp, #56]	@ 0x38
 800e98a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e98c:	2b00      	cmp	r3, #0
 800e98e:	f040 858e 	bne.w	800f4ae <_strtod_l+0xb96>
 800e992:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e994:	b1cb      	cbz	r3, 800e9ca <_strtod_l+0xb2>
 800e996:	4652      	mov	r2, sl
 800e998:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800e99c:	ec43 2b10 	vmov	d0, r2, r3
 800e9a0:	b01f      	add	sp, #124	@ 0x7c
 800e9a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9a6:	2920      	cmp	r1, #32
 800e9a8:	d1ce      	bne.n	800e948 <_strtod_l+0x30>
 800e9aa:	3201      	adds	r2, #1
 800e9ac:	e7c1      	b.n	800e932 <_strtod_l+0x1a>
 800e9ae:	292d      	cmp	r1, #45	@ 0x2d
 800e9b0:	d1ca      	bne.n	800e948 <_strtod_l+0x30>
 800e9b2:	2101      	movs	r1, #1
 800e9b4:	910e      	str	r1, [sp, #56]	@ 0x38
 800e9b6:	1c51      	adds	r1, r2, #1
 800e9b8:	9119      	str	r1, [sp, #100]	@ 0x64
 800e9ba:	7852      	ldrb	r2, [r2, #1]
 800e9bc:	2a00      	cmp	r2, #0
 800e9be:	d1c5      	bne.n	800e94c <_strtod_l+0x34>
 800e9c0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e9c2:	9419      	str	r4, [sp, #100]	@ 0x64
 800e9c4:	2b00      	cmp	r3, #0
 800e9c6:	f040 8570 	bne.w	800f4aa <_strtod_l+0xb92>
 800e9ca:	4652      	mov	r2, sl
 800e9cc:	465b      	mov	r3, fp
 800e9ce:	e7e5      	b.n	800e99c <_strtod_l+0x84>
 800e9d0:	2100      	movs	r1, #0
 800e9d2:	e7ef      	b.n	800e9b4 <_strtod_l+0x9c>
 800e9d4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e9d6:	b13a      	cbz	r2, 800e9e8 <_strtod_l+0xd0>
 800e9d8:	2135      	movs	r1, #53	@ 0x35
 800e9da:	a81c      	add	r0, sp, #112	@ 0x70
 800e9dc:	f003 fe78 	bl	80126d0 <__copybits>
 800e9e0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e9e2:	9805      	ldr	r0, [sp, #20]
 800e9e4:	f003 fa4e 	bl	8011e84 <_Bfree>
 800e9e8:	3e01      	subs	r6, #1
 800e9ea:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800e9ec:	2e04      	cmp	r6, #4
 800e9ee:	d806      	bhi.n	800e9fe <_strtod_l+0xe6>
 800e9f0:	e8df f006 	tbb	[pc, r6]
 800e9f4:	201d0314 	.word	0x201d0314
 800e9f8:	14          	.byte	0x14
 800e9f9:	00          	.byte	0x00
 800e9fa:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800e9fe:	05e1      	lsls	r1, r4, #23
 800ea00:	bf48      	it	mi
 800ea02:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800ea06:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ea0a:	0d1b      	lsrs	r3, r3, #20
 800ea0c:	051b      	lsls	r3, r3, #20
 800ea0e:	2b00      	cmp	r3, #0
 800ea10:	d1bb      	bne.n	800e98a <_strtod_l+0x72>
 800ea12:	f001 ffa1 	bl	8010958 <__errno>
 800ea16:	2322      	movs	r3, #34	@ 0x22
 800ea18:	6003      	str	r3, [r0, #0]
 800ea1a:	e7b6      	b.n	800e98a <_strtod_l+0x72>
 800ea1c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800ea20:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800ea24:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800ea28:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800ea2c:	e7e7      	b.n	800e9fe <_strtod_l+0xe6>
 800ea2e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800ebb0 <_strtod_l+0x298>
 800ea32:	e7e4      	b.n	800e9fe <_strtod_l+0xe6>
 800ea34:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800ea38:	f04f 3aff 	mov.w	sl, #4294967295
 800ea3c:	e7df      	b.n	800e9fe <_strtod_l+0xe6>
 800ea3e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ea40:	1c5a      	adds	r2, r3, #1
 800ea42:	9219      	str	r2, [sp, #100]	@ 0x64
 800ea44:	785b      	ldrb	r3, [r3, #1]
 800ea46:	2b30      	cmp	r3, #48	@ 0x30
 800ea48:	d0f9      	beq.n	800ea3e <_strtod_l+0x126>
 800ea4a:	2b00      	cmp	r3, #0
 800ea4c:	d09d      	beq.n	800e98a <_strtod_l+0x72>
 800ea4e:	2301      	movs	r3, #1
 800ea50:	2700      	movs	r7, #0
 800ea52:	9308      	str	r3, [sp, #32]
 800ea54:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ea56:	930c      	str	r3, [sp, #48]	@ 0x30
 800ea58:	970b      	str	r7, [sp, #44]	@ 0x2c
 800ea5a:	46b9      	mov	r9, r7
 800ea5c:	220a      	movs	r2, #10
 800ea5e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800ea60:	7805      	ldrb	r5, [r0, #0]
 800ea62:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800ea66:	b2d9      	uxtb	r1, r3
 800ea68:	2909      	cmp	r1, #9
 800ea6a:	d928      	bls.n	800eabe <_strtod_l+0x1a6>
 800ea6c:	494f      	ldr	r1, [pc, #316]	@ (800ebac <_strtod_l+0x294>)
 800ea6e:	2201      	movs	r2, #1
 800ea70:	f001 fe39 	bl	80106e6 <strncmp>
 800ea74:	2800      	cmp	r0, #0
 800ea76:	d032      	beq.n	800eade <_strtod_l+0x1c6>
 800ea78:	2000      	movs	r0, #0
 800ea7a:	462a      	mov	r2, r5
 800ea7c:	900a      	str	r0, [sp, #40]	@ 0x28
 800ea7e:	464d      	mov	r5, r9
 800ea80:	4603      	mov	r3, r0
 800ea82:	2a65      	cmp	r2, #101	@ 0x65
 800ea84:	d001      	beq.n	800ea8a <_strtod_l+0x172>
 800ea86:	2a45      	cmp	r2, #69	@ 0x45
 800ea88:	d114      	bne.n	800eab4 <_strtod_l+0x19c>
 800ea8a:	b91d      	cbnz	r5, 800ea94 <_strtod_l+0x17c>
 800ea8c:	9a08      	ldr	r2, [sp, #32]
 800ea8e:	4302      	orrs	r2, r0
 800ea90:	d096      	beq.n	800e9c0 <_strtod_l+0xa8>
 800ea92:	2500      	movs	r5, #0
 800ea94:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800ea96:	1c62      	adds	r2, r4, #1
 800ea98:	9219      	str	r2, [sp, #100]	@ 0x64
 800ea9a:	7862      	ldrb	r2, [r4, #1]
 800ea9c:	2a2b      	cmp	r2, #43	@ 0x2b
 800ea9e:	d07a      	beq.n	800eb96 <_strtod_l+0x27e>
 800eaa0:	2a2d      	cmp	r2, #45	@ 0x2d
 800eaa2:	d07e      	beq.n	800eba2 <_strtod_l+0x28a>
 800eaa4:	f04f 0c00 	mov.w	ip, #0
 800eaa8:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800eaac:	2909      	cmp	r1, #9
 800eaae:	f240 8085 	bls.w	800ebbc <_strtod_l+0x2a4>
 800eab2:	9419      	str	r4, [sp, #100]	@ 0x64
 800eab4:	f04f 0800 	mov.w	r8, #0
 800eab8:	e0a5      	b.n	800ec06 <_strtod_l+0x2ee>
 800eaba:	2300      	movs	r3, #0
 800eabc:	e7c8      	b.n	800ea50 <_strtod_l+0x138>
 800eabe:	f1b9 0f08 	cmp.w	r9, #8
 800eac2:	bfd8      	it	le
 800eac4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800eac6:	f100 0001 	add.w	r0, r0, #1
 800eaca:	bfda      	itte	le
 800eacc:	fb02 3301 	mlale	r3, r2, r1, r3
 800ead0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800ead2:	fb02 3707 	mlagt	r7, r2, r7, r3
 800ead6:	f109 0901 	add.w	r9, r9, #1
 800eada:	9019      	str	r0, [sp, #100]	@ 0x64
 800eadc:	e7bf      	b.n	800ea5e <_strtod_l+0x146>
 800eade:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800eae0:	1c5a      	adds	r2, r3, #1
 800eae2:	9219      	str	r2, [sp, #100]	@ 0x64
 800eae4:	785a      	ldrb	r2, [r3, #1]
 800eae6:	f1b9 0f00 	cmp.w	r9, #0
 800eaea:	d03b      	beq.n	800eb64 <_strtod_l+0x24c>
 800eaec:	900a      	str	r0, [sp, #40]	@ 0x28
 800eaee:	464d      	mov	r5, r9
 800eaf0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800eaf4:	2b09      	cmp	r3, #9
 800eaf6:	d912      	bls.n	800eb1e <_strtod_l+0x206>
 800eaf8:	2301      	movs	r3, #1
 800eafa:	e7c2      	b.n	800ea82 <_strtod_l+0x16a>
 800eafc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800eafe:	1c5a      	adds	r2, r3, #1
 800eb00:	9219      	str	r2, [sp, #100]	@ 0x64
 800eb02:	785a      	ldrb	r2, [r3, #1]
 800eb04:	3001      	adds	r0, #1
 800eb06:	2a30      	cmp	r2, #48	@ 0x30
 800eb08:	d0f8      	beq.n	800eafc <_strtod_l+0x1e4>
 800eb0a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800eb0e:	2b08      	cmp	r3, #8
 800eb10:	f200 84d2 	bhi.w	800f4b8 <_strtod_l+0xba0>
 800eb14:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800eb16:	900a      	str	r0, [sp, #40]	@ 0x28
 800eb18:	2000      	movs	r0, #0
 800eb1a:	930c      	str	r3, [sp, #48]	@ 0x30
 800eb1c:	4605      	mov	r5, r0
 800eb1e:	3a30      	subs	r2, #48	@ 0x30
 800eb20:	f100 0301 	add.w	r3, r0, #1
 800eb24:	d018      	beq.n	800eb58 <_strtod_l+0x240>
 800eb26:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800eb28:	4419      	add	r1, r3
 800eb2a:	910a      	str	r1, [sp, #40]	@ 0x28
 800eb2c:	462e      	mov	r6, r5
 800eb2e:	f04f 0e0a 	mov.w	lr, #10
 800eb32:	1c71      	adds	r1, r6, #1
 800eb34:	eba1 0c05 	sub.w	ip, r1, r5
 800eb38:	4563      	cmp	r3, ip
 800eb3a:	dc15      	bgt.n	800eb68 <_strtod_l+0x250>
 800eb3c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800eb40:	182b      	adds	r3, r5, r0
 800eb42:	2b08      	cmp	r3, #8
 800eb44:	f105 0501 	add.w	r5, r5, #1
 800eb48:	4405      	add	r5, r0
 800eb4a:	dc1a      	bgt.n	800eb82 <_strtod_l+0x26a>
 800eb4c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800eb4e:	230a      	movs	r3, #10
 800eb50:	fb03 2301 	mla	r3, r3, r1, r2
 800eb54:	930b      	str	r3, [sp, #44]	@ 0x2c
 800eb56:	2300      	movs	r3, #0
 800eb58:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800eb5a:	1c51      	adds	r1, r2, #1
 800eb5c:	9119      	str	r1, [sp, #100]	@ 0x64
 800eb5e:	7852      	ldrb	r2, [r2, #1]
 800eb60:	4618      	mov	r0, r3
 800eb62:	e7c5      	b.n	800eaf0 <_strtod_l+0x1d8>
 800eb64:	4648      	mov	r0, r9
 800eb66:	e7ce      	b.n	800eb06 <_strtod_l+0x1ee>
 800eb68:	2e08      	cmp	r6, #8
 800eb6a:	dc05      	bgt.n	800eb78 <_strtod_l+0x260>
 800eb6c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800eb6e:	fb0e f606 	mul.w	r6, lr, r6
 800eb72:	960b      	str	r6, [sp, #44]	@ 0x2c
 800eb74:	460e      	mov	r6, r1
 800eb76:	e7dc      	b.n	800eb32 <_strtod_l+0x21a>
 800eb78:	2910      	cmp	r1, #16
 800eb7a:	bfd8      	it	le
 800eb7c:	fb0e f707 	mulle.w	r7, lr, r7
 800eb80:	e7f8      	b.n	800eb74 <_strtod_l+0x25c>
 800eb82:	2b0f      	cmp	r3, #15
 800eb84:	bfdc      	itt	le
 800eb86:	230a      	movle	r3, #10
 800eb88:	fb03 2707 	mlale	r7, r3, r7, r2
 800eb8c:	e7e3      	b.n	800eb56 <_strtod_l+0x23e>
 800eb8e:	2300      	movs	r3, #0
 800eb90:	930a      	str	r3, [sp, #40]	@ 0x28
 800eb92:	2301      	movs	r3, #1
 800eb94:	e77a      	b.n	800ea8c <_strtod_l+0x174>
 800eb96:	f04f 0c00 	mov.w	ip, #0
 800eb9a:	1ca2      	adds	r2, r4, #2
 800eb9c:	9219      	str	r2, [sp, #100]	@ 0x64
 800eb9e:	78a2      	ldrb	r2, [r4, #2]
 800eba0:	e782      	b.n	800eaa8 <_strtod_l+0x190>
 800eba2:	f04f 0c01 	mov.w	ip, #1
 800eba6:	e7f8      	b.n	800eb9a <_strtod_l+0x282>
 800eba8:	08014d44 	.word	0x08014d44
 800ebac:	08014b00 	.word	0x08014b00
 800ebb0:	7ff00000 	.word	0x7ff00000
 800ebb4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ebb6:	1c51      	adds	r1, r2, #1
 800ebb8:	9119      	str	r1, [sp, #100]	@ 0x64
 800ebba:	7852      	ldrb	r2, [r2, #1]
 800ebbc:	2a30      	cmp	r2, #48	@ 0x30
 800ebbe:	d0f9      	beq.n	800ebb4 <_strtod_l+0x29c>
 800ebc0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800ebc4:	2908      	cmp	r1, #8
 800ebc6:	f63f af75 	bhi.w	800eab4 <_strtod_l+0x19c>
 800ebca:	3a30      	subs	r2, #48	@ 0x30
 800ebcc:	9209      	str	r2, [sp, #36]	@ 0x24
 800ebce:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ebd0:	920f      	str	r2, [sp, #60]	@ 0x3c
 800ebd2:	f04f 080a 	mov.w	r8, #10
 800ebd6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ebd8:	1c56      	adds	r6, r2, #1
 800ebda:	9619      	str	r6, [sp, #100]	@ 0x64
 800ebdc:	7852      	ldrb	r2, [r2, #1]
 800ebde:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800ebe2:	f1be 0f09 	cmp.w	lr, #9
 800ebe6:	d939      	bls.n	800ec5c <_strtod_l+0x344>
 800ebe8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800ebea:	1a76      	subs	r6, r6, r1
 800ebec:	2e08      	cmp	r6, #8
 800ebee:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800ebf2:	dc03      	bgt.n	800ebfc <_strtod_l+0x2e4>
 800ebf4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ebf6:	4588      	cmp	r8, r1
 800ebf8:	bfa8      	it	ge
 800ebfa:	4688      	movge	r8, r1
 800ebfc:	f1bc 0f00 	cmp.w	ip, #0
 800ec00:	d001      	beq.n	800ec06 <_strtod_l+0x2ee>
 800ec02:	f1c8 0800 	rsb	r8, r8, #0
 800ec06:	2d00      	cmp	r5, #0
 800ec08:	d14e      	bne.n	800eca8 <_strtod_l+0x390>
 800ec0a:	9908      	ldr	r1, [sp, #32]
 800ec0c:	4308      	orrs	r0, r1
 800ec0e:	f47f aebc 	bne.w	800e98a <_strtod_l+0x72>
 800ec12:	2b00      	cmp	r3, #0
 800ec14:	f47f aed4 	bne.w	800e9c0 <_strtod_l+0xa8>
 800ec18:	2a69      	cmp	r2, #105	@ 0x69
 800ec1a:	d028      	beq.n	800ec6e <_strtod_l+0x356>
 800ec1c:	dc25      	bgt.n	800ec6a <_strtod_l+0x352>
 800ec1e:	2a49      	cmp	r2, #73	@ 0x49
 800ec20:	d025      	beq.n	800ec6e <_strtod_l+0x356>
 800ec22:	2a4e      	cmp	r2, #78	@ 0x4e
 800ec24:	f47f aecc 	bne.w	800e9c0 <_strtod_l+0xa8>
 800ec28:	499a      	ldr	r1, [pc, #616]	@ (800ee94 <_strtod_l+0x57c>)
 800ec2a:	a819      	add	r0, sp, #100	@ 0x64
 800ec2c:	f003 f828 	bl	8011c80 <__match>
 800ec30:	2800      	cmp	r0, #0
 800ec32:	f43f aec5 	beq.w	800e9c0 <_strtod_l+0xa8>
 800ec36:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ec38:	781b      	ldrb	r3, [r3, #0]
 800ec3a:	2b28      	cmp	r3, #40	@ 0x28
 800ec3c:	d12e      	bne.n	800ec9c <_strtod_l+0x384>
 800ec3e:	4996      	ldr	r1, [pc, #600]	@ (800ee98 <_strtod_l+0x580>)
 800ec40:	aa1c      	add	r2, sp, #112	@ 0x70
 800ec42:	a819      	add	r0, sp, #100	@ 0x64
 800ec44:	f003 f830 	bl	8011ca8 <__hexnan>
 800ec48:	2805      	cmp	r0, #5
 800ec4a:	d127      	bne.n	800ec9c <_strtod_l+0x384>
 800ec4c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ec4e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800ec52:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800ec56:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800ec5a:	e696      	b.n	800e98a <_strtod_l+0x72>
 800ec5c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ec5e:	fb08 2101 	mla	r1, r8, r1, r2
 800ec62:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800ec66:	9209      	str	r2, [sp, #36]	@ 0x24
 800ec68:	e7b5      	b.n	800ebd6 <_strtod_l+0x2be>
 800ec6a:	2a6e      	cmp	r2, #110	@ 0x6e
 800ec6c:	e7da      	b.n	800ec24 <_strtod_l+0x30c>
 800ec6e:	498b      	ldr	r1, [pc, #556]	@ (800ee9c <_strtod_l+0x584>)
 800ec70:	a819      	add	r0, sp, #100	@ 0x64
 800ec72:	f003 f805 	bl	8011c80 <__match>
 800ec76:	2800      	cmp	r0, #0
 800ec78:	f43f aea2 	beq.w	800e9c0 <_strtod_l+0xa8>
 800ec7c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ec7e:	4988      	ldr	r1, [pc, #544]	@ (800eea0 <_strtod_l+0x588>)
 800ec80:	3b01      	subs	r3, #1
 800ec82:	a819      	add	r0, sp, #100	@ 0x64
 800ec84:	9319      	str	r3, [sp, #100]	@ 0x64
 800ec86:	f002 fffb 	bl	8011c80 <__match>
 800ec8a:	b910      	cbnz	r0, 800ec92 <_strtod_l+0x37a>
 800ec8c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ec8e:	3301      	adds	r3, #1
 800ec90:	9319      	str	r3, [sp, #100]	@ 0x64
 800ec92:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800eeb0 <_strtod_l+0x598>
 800ec96:	f04f 0a00 	mov.w	sl, #0
 800ec9a:	e676      	b.n	800e98a <_strtod_l+0x72>
 800ec9c:	4881      	ldr	r0, [pc, #516]	@ (800eea4 <_strtod_l+0x58c>)
 800ec9e:	f001 fe97 	bl	80109d0 <nan>
 800eca2:	ec5b ab10 	vmov	sl, fp, d0
 800eca6:	e670      	b.n	800e98a <_strtod_l+0x72>
 800eca8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ecaa:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800ecac:	eba8 0303 	sub.w	r3, r8, r3
 800ecb0:	f1b9 0f00 	cmp.w	r9, #0
 800ecb4:	bf08      	it	eq
 800ecb6:	46a9      	moveq	r9, r5
 800ecb8:	2d10      	cmp	r5, #16
 800ecba:	9309      	str	r3, [sp, #36]	@ 0x24
 800ecbc:	462c      	mov	r4, r5
 800ecbe:	bfa8      	it	ge
 800ecc0:	2410      	movge	r4, #16
 800ecc2:	f7f1 fc27 	bl	8000514 <__aeabi_ui2d>
 800ecc6:	2d09      	cmp	r5, #9
 800ecc8:	4682      	mov	sl, r0
 800ecca:	468b      	mov	fp, r1
 800eccc:	dc13      	bgt.n	800ecf6 <_strtod_l+0x3de>
 800ecce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ecd0:	2b00      	cmp	r3, #0
 800ecd2:	f43f ae5a 	beq.w	800e98a <_strtod_l+0x72>
 800ecd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ecd8:	dd78      	ble.n	800edcc <_strtod_l+0x4b4>
 800ecda:	2b16      	cmp	r3, #22
 800ecdc:	dc5f      	bgt.n	800ed9e <_strtod_l+0x486>
 800ecde:	4972      	ldr	r1, [pc, #456]	@ (800eea8 <_strtod_l+0x590>)
 800ece0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ece4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ece8:	4652      	mov	r2, sl
 800ecea:	465b      	mov	r3, fp
 800ecec:	f7f1 fc8c 	bl	8000608 <__aeabi_dmul>
 800ecf0:	4682      	mov	sl, r0
 800ecf2:	468b      	mov	fp, r1
 800ecf4:	e649      	b.n	800e98a <_strtod_l+0x72>
 800ecf6:	4b6c      	ldr	r3, [pc, #432]	@ (800eea8 <_strtod_l+0x590>)
 800ecf8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ecfc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800ed00:	f7f1 fc82 	bl	8000608 <__aeabi_dmul>
 800ed04:	4682      	mov	sl, r0
 800ed06:	4638      	mov	r0, r7
 800ed08:	468b      	mov	fp, r1
 800ed0a:	f7f1 fc03 	bl	8000514 <__aeabi_ui2d>
 800ed0e:	4602      	mov	r2, r0
 800ed10:	460b      	mov	r3, r1
 800ed12:	4650      	mov	r0, sl
 800ed14:	4659      	mov	r1, fp
 800ed16:	f7f1 fac1 	bl	800029c <__adddf3>
 800ed1a:	2d0f      	cmp	r5, #15
 800ed1c:	4682      	mov	sl, r0
 800ed1e:	468b      	mov	fp, r1
 800ed20:	ddd5      	ble.n	800ecce <_strtod_l+0x3b6>
 800ed22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ed24:	1b2c      	subs	r4, r5, r4
 800ed26:	441c      	add	r4, r3
 800ed28:	2c00      	cmp	r4, #0
 800ed2a:	f340 8093 	ble.w	800ee54 <_strtod_l+0x53c>
 800ed2e:	f014 030f 	ands.w	r3, r4, #15
 800ed32:	d00a      	beq.n	800ed4a <_strtod_l+0x432>
 800ed34:	495c      	ldr	r1, [pc, #368]	@ (800eea8 <_strtod_l+0x590>)
 800ed36:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ed3a:	4652      	mov	r2, sl
 800ed3c:	465b      	mov	r3, fp
 800ed3e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ed42:	f7f1 fc61 	bl	8000608 <__aeabi_dmul>
 800ed46:	4682      	mov	sl, r0
 800ed48:	468b      	mov	fp, r1
 800ed4a:	f034 040f 	bics.w	r4, r4, #15
 800ed4e:	d073      	beq.n	800ee38 <_strtod_l+0x520>
 800ed50:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800ed54:	dd49      	ble.n	800edea <_strtod_l+0x4d2>
 800ed56:	2400      	movs	r4, #0
 800ed58:	46a0      	mov	r8, r4
 800ed5a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ed5c:	46a1      	mov	r9, r4
 800ed5e:	9a05      	ldr	r2, [sp, #20]
 800ed60:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800eeb0 <_strtod_l+0x598>
 800ed64:	2322      	movs	r3, #34	@ 0x22
 800ed66:	6013      	str	r3, [r2, #0]
 800ed68:	f04f 0a00 	mov.w	sl, #0
 800ed6c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ed6e:	2b00      	cmp	r3, #0
 800ed70:	f43f ae0b 	beq.w	800e98a <_strtod_l+0x72>
 800ed74:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ed76:	9805      	ldr	r0, [sp, #20]
 800ed78:	f003 f884 	bl	8011e84 <_Bfree>
 800ed7c:	9805      	ldr	r0, [sp, #20]
 800ed7e:	4649      	mov	r1, r9
 800ed80:	f003 f880 	bl	8011e84 <_Bfree>
 800ed84:	9805      	ldr	r0, [sp, #20]
 800ed86:	4641      	mov	r1, r8
 800ed88:	f003 f87c 	bl	8011e84 <_Bfree>
 800ed8c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ed8e:	9805      	ldr	r0, [sp, #20]
 800ed90:	f003 f878 	bl	8011e84 <_Bfree>
 800ed94:	9805      	ldr	r0, [sp, #20]
 800ed96:	4621      	mov	r1, r4
 800ed98:	f003 f874 	bl	8011e84 <_Bfree>
 800ed9c:	e5f5      	b.n	800e98a <_strtod_l+0x72>
 800ed9e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800eda0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800eda4:	4293      	cmp	r3, r2
 800eda6:	dbbc      	blt.n	800ed22 <_strtod_l+0x40a>
 800eda8:	4c3f      	ldr	r4, [pc, #252]	@ (800eea8 <_strtod_l+0x590>)
 800edaa:	f1c5 050f 	rsb	r5, r5, #15
 800edae:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800edb2:	4652      	mov	r2, sl
 800edb4:	465b      	mov	r3, fp
 800edb6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800edba:	f7f1 fc25 	bl	8000608 <__aeabi_dmul>
 800edbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800edc0:	1b5d      	subs	r5, r3, r5
 800edc2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800edc6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800edca:	e78f      	b.n	800ecec <_strtod_l+0x3d4>
 800edcc:	3316      	adds	r3, #22
 800edce:	dba8      	blt.n	800ed22 <_strtod_l+0x40a>
 800edd0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800edd2:	eba3 0808 	sub.w	r8, r3, r8
 800edd6:	4b34      	ldr	r3, [pc, #208]	@ (800eea8 <_strtod_l+0x590>)
 800edd8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800eddc:	e9d8 2300 	ldrd	r2, r3, [r8]
 800ede0:	4650      	mov	r0, sl
 800ede2:	4659      	mov	r1, fp
 800ede4:	f7f1 fd3a 	bl	800085c <__aeabi_ddiv>
 800ede8:	e782      	b.n	800ecf0 <_strtod_l+0x3d8>
 800edea:	2300      	movs	r3, #0
 800edec:	4f2f      	ldr	r7, [pc, #188]	@ (800eeac <_strtod_l+0x594>)
 800edee:	1124      	asrs	r4, r4, #4
 800edf0:	4650      	mov	r0, sl
 800edf2:	4659      	mov	r1, fp
 800edf4:	461e      	mov	r6, r3
 800edf6:	2c01      	cmp	r4, #1
 800edf8:	dc21      	bgt.n	800ee3e <_strtod_l+0x526>
 800edfa:	b10b      	cbz	r3, 800ee00 <_strtod_l+0x4e8>
 800edfc:	4682      	mov	sl, r0
 800edfe:	468b      	mov	fp, r1
 800ee00:	492a      	ldr	r1, [pc, #168]	@ (800eeac <_strtod_l+0x594>)
 800ee02:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800ee06:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800ee0a:	4652      	mov	r2, sl
 800ee0c:	465b      	mov	r3, fp
 800ee0e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ee12:	f7f1 fbf9 	bl	8000608 <__aeabi_dmul>
 800ee16:	4b26      	ldr	r3, [pc, #152]	@ (800eeb0 <_strtod_l+0x598>)
 800ee18:	460a      	mov	r2, r1
 800ee1a:	400b      	ands	r3, r1
 800ee1c:	4925      	ldr	r1, [pc, #148]	@ (800eeb4 <_strtod_l+0x59c>)
 800ee1e:	428b      	cmp	r3, r1
 800ee20:	4682      	mov	sl, r0
 800ee22:	d898      	bhi.n	800ed56 <_strtod_l+0x43e>
 800ee24:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800ee28:	428b      	cmp	r3, r1
 800ee2a:	bf86      	itte	hi
 800ee2c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800eeb8 <_strtod_l+0x5a0>
 800ee30:	f04f 3aff 	movhi.w	sl, #4294967295
 800ee34:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800ee38:	2300      	movs	r3, #0
 800ee3a:	9308      	str	r3, [sp, #32]
 800ee3c:	e076      	b.n	800ef2c <_strtod_l+0x614>
 800ee3e:	07e2      	lsls	r2, r4, #31
 800ee40:	d504      	bpl.n	800ee4c <_strtod_l+0x534>
 800ee42:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ee46:	f7f1 fbdf 	bl	8000608 <__aeabi_dmul>
 800ee4a:	2301      	movs	r3, #1
 800ee4c:	3601      	adds	r6, #1
 800ee4e:	1064      	asrs	r4, r4, #1
 800ee50:	3708      	adds	r7, #8
 800ee52:	e7d0      	b.n	800edf6 <_strtod_l+0x4de>
 800ee54:	d0f0      	beq.n	800ee38 <_strtod_l+0x520>
 800ee56:	4264      	negs	r4, r4
 800ee58:	f014 020f 	ands.w	r2, r4, #15
 800ee5c:	d00a      	beq.n	800ee74 <_strtod_l+0x55c>
 800ee5e:	4b12      	ldr	r3, [pc, #72]	@ (800eea8 <_strtod_l+0x590>)
 800ee60:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ee64:	4650      	mov	r0, sl
 800ee66:	4659      	mov	r1, fp
 800ee68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee6c:	f7f1 fcf6 	bl	800085c <__aeabi_ddiv>
 800ee70:	4682      	mov	sl, r0
 800ee72:	468b      	mov	fp, r1
 800ee74:	1124      	asrs	r4, r4, #4
 800ee76:	d0df      	beq.n	800ee38 <_strtod_l+0x520>
 800ee78:	2c1f      	cmp	r4, #31
 800ee7a:	dd1f      	ble.n	800eebc <_strtod_l+0x5a4>
 800ee7c:	2400      	movs	r4, #0
 800ee7e:	46a0      	mov	r8, r4
 800ee80:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ee82:	46a1      	mov	r9, r4
 800ee84:	9a05      	ldr	r2, [sp, #20]
 800ee86:	2322      	movs	r3, #34	@ 0x22
 800ee88:	f04f 0a00 	mov.w	sl, #0
 800ee8c:	f04f 0b00 	mov.w	fp, #0
 800ee90:	6013      	str	r3, [r2, #0]
 800ee92:	e76b      	b.n	800ed6c <_strtod_l+0x454>
 800ee94:	08014b0f 	.word	0x08014b0f
 800ee98:	08014d30 	.word	0x08014d30
 800ee9c:	08014b07 	.word	0x08014b07
 800eea0:	08014bf3 	.word	0x08014bf3
 800eea4:	08014bef 	.word	0x08014bef
 800eea8:	08014eb8 	.word	0x08014eb8
 800eeac:	08014e90 	.word	0x08014e90
 800eeb0:	7ff00000 	.word	0x7ff00000
 800eeb4:	7ca00000 	.word	0x7ca00000
 800eeb8:	7fefffff 	.word	0x7fefffff
 800eebc:	f014 0310 	ands.w	r3, r4, #16
 800eec0:	bf18      	it	ne
 800eec2:	236a      	movne	r3, #106	@ 0x6a
 800eec4:	4ea9      	ldr	r6, [pc, #676]	@ (800f16c <_strtod_l+0x854>)
 800eec6:	9308      	str	r3, [sp, #32]
 800eec8:	4650      	mov	r0, sl
 800eeca:	4659      	mov	r1, fp
 800eecc:	2300      	movs	r3, #0
 800eece:	07e7      	lsls	r7, r4, #31
 800eed0:	d504      	bpl.n	800eedc <_strtod_l+0x5c4>
 800eed2:	e9d6 2300 	ldrd	r2, r3, [r6]
 800eed6:	f7f1 fb97 	bl	8000608 <__aeabi_dmul>
 800eeda:	2301      	movs	r3, #1
 800eedc:	1064      	asrs	r4, r4, #1
 800eede:	f106 0608 	add.w	r6, r6, #8
 800eee2:	d1f4      	bne.n	800eece <_strtod_l+0x5b6>
 800eee4:	b10b      	cbz	r3, 800eeea <_strtod_l+0x5d2>
 800eee6:	4682      	mov	sl, r0
 800eee8:	468b      	mov	fp, r1
 800eeea:	9b08      	ldr	r3, [sp, #32]
 800eeec:	b1b3      	cbz	r3, 800ef1c <_strtod_l+0x604>
 800eeee:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800eef2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800eef6:	2b00      	cmp	r3, #0
 800eef8:	4659      	mov	r1, fp
 800eefa:	dd0f      	ble.n	800ef1c <_strtod_l+0x604>
 800eefc:	2b1f      	cmp	r3, #31
 800eefe:	dd56      	ble.n	800efae <_strtod_l+0x696>
 800ef00:	2b34      	cmp	r3, #52	@ 0x34
 800ef02:	bfde      	ittt	le
 800ef04:	f04f 33ff 	movle.w	r3, #4294967295
 800ef08:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800ef0c:	4093      	lslle	r3, r2
 800ef0e:	f04f 0a00 	mov.w	sl, #0
 800ef12:	bfcc      	ite	gt
 800ef14:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800ef18:	ea03 0b01 	andle.w	fp, r3, r1
 800ef1c:	2200      	movs	r2, #0
 800ef1e:	2300      	movs	r3, #0
 800ef20:	4650      	mov	r0, sl
 800ef22:	4659      	mov	r1, fp
 800ef24:	f7f1 fdd8 	bl	8000ad8 <__aeabi_dcmpeq>
 800ef28:	2800      	cmp	r0, #0
 800ef2a:	d1a7      	bne.n	800ee7c <_strtod_l+0x564>
 800ef2c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ef2e:	9300      	str	r3, [sp, #0]
 800ef30:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800ef32:	9805      	ldr	r0, [sp, #20]
 800ef34:	462b      	mov	r3, r5
 800ef36:	464a      	mov	r2, r9
 800ef38:	f003 f80c 	bl	8011f54 <__s2b>
 800ef3c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800ef3e:	2800      	cmp	r0, #0
 800ef40:	f43f af09 	beq.w	800ed56 <_strtod_l+0x43e>
 800ef44:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ef46:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ef48:	2a00      	cmp	r2, #0
 800ef4a:	eba3 0308 	sub.w	r3, r3, r8
 800ef4e:	bfa8      	it	ge
 800ef50:	2300      	movge	r3, #0
 800ef52:	9312      	str	r3, [sp, #72]	@ 0x48
 800ef54:	2400      	movs	r4, #0
 800ef56:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800ef5a:	9316      	str	r3, [sp, #88]	@ 0x58
 800ef5c:	46a0      	mov	r8, r4
 800ef5e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ef60:	9805      	ldr	r0, [sp, #20]
 800ef62:	6859      	ldr	r1, [r3, #4]
 800ef64:	f002 ff4e 	bl	8011e04 <_Balloc>
 800ef68:	4681      	mov	r9, r0
 800ef6a:	2800      	cmp	r0, #0
 800ef6c:	f43f aef7 	beq.w	800ed5e <_strtod_l+0x446>
 800ef70:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ef72:	691a      	ldr	r2, [r3, #16]
 800ef74:	3202      	adds	r2, #2
 800ef76:	f103 010c 	add.w	r1, r3, #12
 800ef7a:	0092      	lsls	r2, r2, #2
 800ef7c:	300c      	adds	r0, #12
 800ef7e:	f001 fd18 	bl	80109b2 <memcpy>
 800ef82:	ec4b ab10 	vmov	d0, sl, fp
 800ef86:	9805      	ldr	r0, [sp, #20]
 800ef88:	aa1c      	add	r2, sp, #112	@ 0x70
 800ef8a:	a91b      	add	r1, sp, #108	@ 0x6c
 800ef8c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800ef90:	f003 fb14 	bl	80125bc <__d2b>
 800ef94:	901a      	str	r0, [sp, #104]	@ 0x68
 800ef96:	2800      	cmp	r0, #0
 800ef98:	f43f aee1 	beq.w	800ed5e <_strtod_l+0x446>
 800ef9c:	9805      	ldr	r0, [sp, #20]
 800ef9e:	2101      	movs	r1, #1
 800efa0:	f003 f86e 	bl	8012080 <__i2b>
 800efa4:	4680      	mov	r8, r0
 800efa6:	b948      	cbnz	r0, 800efbc <_strtod_l+0x6a4>
 800efa8:	f04f 0800 	mov.w	r8, #0
 800efac:	e6d7      	b.n	800ed5e <_strtod_l+0x446>
 800efae:	f04f 32ff 	mov.w	r2, #4294967295
 800efb2:	fa02 f303 	lsl.w	r3, r2, r3
 800efb6:	ea03 0a0a 	and.w	sl, r3, sl
 800efba:	e7af      	b.n	800ef1c <_strtod_l+0x604>
 800efbc:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800efbe:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800efc0:	2d00      	cmp	r5, #0
 800efc2:	bfab      	itete	ge
 800efc4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800efc6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800efc8:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800efca:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800efcc:	bfac      	ite	ge
 800efce:	18ef      	addge	r7, r5, r3
 800efd0:	1b5e      	sublt	r6, r3, r5
 800efd2:	9b08      	ldr	r3, [sp, #32]
 800efd4:	1aed      	subs	r5, r5, r3
 800efd6:	4415      	add	r5, r2
 800efd8:	4b65      	ldr	r3, [pc, #404]	@ (800f170 <_strtod_l+0x858>)
 800efda:	3d01      	subs	r5, #1
 800efdc:	429d      	cmp	r5, r3
 800efde:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800efe2:	da50      	bge.n	800f086 <_strtod_l+0x76e>
 800efe4:	1b5b      	subs	r3, r3, r5
 800efe6:	2b1f      	cmp	r3, #31
 800efe8:	eba2 0203 	sub.w	r2, r2, r3
 800efec:	f04f 0101 	mov.w	r1, #1
 800eff0:	dc3d      	bgt.n	800f06e <_strtod_l+0x756>
 800eff2:	fa01 f303 	lsl.w	r3, r1, r3
 800eff6:	9313      	str	r3, [sp, #76]	@ 0x4c
 800eff8:	2300      	movs	r3, #0
 800effa:	9310      	str	r3, [sp, #64]	@ 0x40
 800effc:	18bd      	adds	r5, r7, r2
 800effe:	9b08      	ldr	r3, [sp, #32]
 800f000:	42af      	cmp	r7, r5
 800f002:	4416      	add	r6, r2
 800f004:	441e      	add	r6, r3
 800f006:	463b      	mov	r3, r7
 800f008:	bfa8      	it	ge
 800f00a:	462b      	movge	r3, r5
 800f00c:	42b3      	cmp	r3, r6
 800f00e:	bfa8      	it	ge
 800f010:	4633      	movge	r3, r6
 800f012:	2b00      	cmp	r3, #0
 800f014:	bfc2      	ittt	gt
 800f016:	1aed      	subgt	r5, r5, r3
 800f018:	1af6      	subgt	r6, r6, r3
 800f01a:	1aff      	subgt	r7, r7, r3
 800f01c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800f01e:	2b00      	cmp	r3, #0
 800f020:	dd16      	ble.n	800f050 <_strtod_l+0x738>
 800f022:	4641      	mov	r1, r8
 800f024:	9805      	ldr	r0, [sp, #20]
 800f026:	461a      	mov	r2, r3
 800f028:	f003 f8e2 	bl	80121f0 <__pow5mult>
 800f02c:	4680      	mov	r8, r0
 800f02e:	2800      	cmp	r0, #0
 800f030:	d0ba      	beq.n	800efa8 <_strtod_l+0x690>
 800f032:	4601      	mov	r1, r0
 800f034:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800f036:	9805      	ldr	r0, [sp, #20]
 800f038:	f003 f838 	bl	80120ac <__multiply>
 800f03c:	900a      	str	r0, [sp, #40]	@ 0x28
 800f03e:	2800      	cmp	r0, #0
 800f040:	f43f ae8d 	beq.w	800ed5e <_strtod_l+0x446>
 800f044:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f046:	9805      	ldr	r0, [sp, #20]
 800f048:	f002 ff1c 	bl	8011e84 <_Bfree>
 800f04c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f04e:	931a      	str	r3, [sp, #104]	@ 0x68
 800f050:	2d00      	cmp	r5, #0
 800f052:	dc1d      	bgt.n	800f090 <_strtod_l+0x778>
 800f054:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f056:	2b00      	cmp	r3, #0
 800f058:	dd23      	ble.n	800f0a2 <_strtod_l+0x78a>
 800f05a:	4649      	mov	r1, r9
 800f05c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800f05e:	9805      	ldr	r0, [sp, #20]
 800f060:	f003 f8c6 	bl	80121f0 <__pow5mult>
 800f064:	4681      	mov	r9, r0
 800f066:	b9e0      	cbnz	r0, 800f0a2 <_strtod_l+0x78a>
 800f068:	f04f 0900 	mov.w	r9, #0
 800f06c:	e677      	b.n	800ed5e <_strtod_l+0x446>
 800f06e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800f072:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800f076:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800f07a:	35e2      	adds	r5, #226	@ 0xe2
 800f07c:	fa01 f305 	lsl.w	r3, r1, r5
 800f080:	9310      	str	r3, [sp, #64]	@ 0x40
 800f082:	9113      	str	r1, [sp, #76]	@ 0x4c
 800f084:	e7ba      	b.n	800effc <_strtod_l+0x6e4>
 800f086:	2300      	movs	r3, #0
 800f088:	9310      	str	r3, [sp, #64]	@ 0x40
 800f08a:	2301      	movs	r3, #1
 800f08c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f08e:	e7b5      	b.n	800effc <_strtod_l+0x6e4>
 800f090:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f092:	9805      	ldr	r0, [sp, #20]
 800f094:	462a      	mov	r2, r5
 800f096:	f003 f905 	bl	80122a4 <__lshift>
 800f09a:	901a      	str	r0, [sp, #104]	@ 0x68
 800f09c:	2800      	cmp	r0, #0
 800f09e:	d1d9      	bne.n	800f054 <_strtod_l+0x73c>
 800f0a0:	e65d      	b.n	800ed5e <_strtod_l+0x446>
 800f0a2:	2e00      	cmp	r6, #0
 800f0a4:	dd07      	ble.n	800f0b6 <_strtod_l+0x79e>
 800f0a6:	4649      	mov	r1, r9
 800f0a8:	9805      	ldr	r0, [sp, #20]
 800f0aa:	4632      	mov	r2, r6
 800f0ac:	f003 f8fa 	bl	80122a4 <__lshift>
 800f0b0:	4681      	mov	r9, r0
 800f0b2:	2800      	cmp	r0, #0
 800f0b4:	d0d8      	beq.n	800f068 <_strtod_l+0x750>
 800f0b6:	2f00      	cmp	r7, #0
 800f0b8:	dd08      	ble.n	800f0cc <_strtod_l+0x7b4>
 800f0ba:	4641      	mov	r1, r8
 800f0bc:	9805      	ldr	r0, [sp, #20]
 800f0be:	463a      	mov	r2, r7
 800f0c0:	f003 f8f0 	bl	80122a4 <__lshift>
 800f0c4:	4680      	mov	r8, r0
 800f0c6:	2800      	cmp	r0, #0
 800f0c8:	f43f ae49 	beq.w	800ed5e <_strtod_l+0x446>
 800f0cc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f0ce:	9805      	ldr	r0, [sp, #20]
 800f0d0:	464a      	mov	r2, r9
 800f0d2:	f003 f96f 	bl	80123b4 <__mdiff>
 800f0d6:	4604      	mov	r4, r0
 800f0d8:	2800      	cmp	r0, #0
 800f0da:	f43f ae40 	beq.w	800ed5e <_strtod_l+0x446>
 800f0de:	68c3      	ldr	r3, [r0, #12]
 800f0e0:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f0e2:	2300      	movs	r3, #0
 800f0e4:	60c3      	str	r3, [r0, #12]
 800f0e6:	4641      	mov	r1, r8
 800f0e8:	f003 f948 	bl	801237c <__mcmp>
 800f0ec:	2800      	cmp	r0, #0
 800f0ee:	da45      	bge.n	800f17c <_strtod_l+0x864>
 800f0f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f0f2:	ea53 030a 	orrs.w	r3, r3, sl
 800f0f6:	d16b      	bne.n	800f1d0 <_strtod_l+0x8b8>
 800f0f8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f0fc:	2b00      	cmp	r3, #0
 800f0fe:	d167      	bne.n	800f1d0 <_strtod_l+0x8b8>
 800f100:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f104:	0d1b      	lsrs	r3, r3, #20
 800f106:	051b      	lsls	r3, r3, #20
 800f108:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800f10c:	d960      	bls.n	800f1d0 <_strtod_l+0x8b8>
 800f10e:	6963      	ldr	r3, [r4, #20]
 800f110:	b913      	cbnz	r3, 800f118 <_strtod_l+0x800>
 800f112:	6923      	ldr	r3, [r4, #16]
 800f114:	2b01      	cmp	r3, #1
 800f116:	dd5b      	ble.n	800f1d0 <_strtod_l+0x8b8>
 800f118:	4621      	mov	r1, r4
 800f11a:	2201      	movs	r2, #1
 800f11c:	9805      	ldr	r0, [sp, #20]
 800f11e:	f003 f8c1 	bl	80122a4 <__lshift>
 800f122:	4641      	mov	r1, r8
 800f124:	4604      	mov	r4, r0
 800f126:	f003 f929 	bl	801237c <__mcmp>
 800f12a:	2800      	cmp	r0, #0
 800f12c:	dd50      	ble.n	800f1d0 <_strtod_l+0x8b8>
 800f12e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f132:	9a08      	ldr	r2, [sp, #32]
 800f134:	0d1b      	lsrs	r3, r3, #20
 800f136:	051b      	lsls	r3, r3, #20
 800f138:	2a00      	cmp	r2, #0
 800f13a:	d06a      	beq.n	800f212 <_strtod_l+0x8fa>
 800f13c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800f140:	d867      	bhi.n	800f212 <_strtod_l+0x8fa>
 800f142:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800f146:	f67f ae9d 	bls.w	800ee84 <_strtod_l+0x56c>
 800f14a:	4b0a      	ldr	r3, [pc, #40]	@ (800f174 <_strtod_l+0x85c>)
 800f14c:	4650      	mov	r0, sl
 800f14e:	4659      	mov	r1, fp
 800f150:	2200      	movs	r2, #0
 800f152:	f7f1 fa59 	bl	8000608 <__aeabi_dmul>
 800f156:	4b08      	ldr	r3, [pc, #32]	@ (800f178 <_strtod_l+0x860>)
 800f158:	400b      	ands	r3, r1
 800f15a:	4682      	mov	sl, r0
 800f15c:	468b      	mov	fp, r1
 800f15e:	2b00      	cmp	r3, #0
 800f160:	f47f ae08 	bne.w	800ed74 <_strtod_l+0x45c>
 800f164:	9a05      	ldr	r2, [sp, #20]
 800f166:	2322      	movs	r3, #34	@ 0x22
 800f168:	6013      	str	r3, [r2, #0]
 800f16a:	e603      	b.n	800ed74 <_strtod_l+0x45c>
 800f16c:	08014d58 	.word	0x08014d58
 800f170:	fffffc02 	.word	0xfffffc02
 800f174:	39500000 	.word	0x39500000
 800f178:	7ff00000 	.word	0x7ff00000
 800f17c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800f180:	d165      	bne.n	800f24e <_strtod_l+0x936>
 800f182:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800f184:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f188:	b35a      	cbz	r2, 800f1e2 <_strtod_l+0x8ca>
 800f18a:	4a9f      	ldr	r2, [pc, #636]	@ (800f408 <_strtod_l+0xaf0>)
 800f18c:	4293      	cmp	r3, r2
 800f18e:	d12b      	bne.n	800f1e8 <_strtod_l+0x8d0>
 800f190:	9b08      	ldr	r3, [sp, #32]
 800f192:	4651      	mov	r1, sl
 800f194:	b303      	cbz	r3, 800f1d8 <_strtod_l+0x8c0>
 800f196:	4b9d      	ldr	r3, [pc, #628]	@ (800f40c <_strtod_l+0xaf4>)
 800f198:	465a      	mov	r2, fp
 800f19a:	4013      	ands	r3, r2
 800f19c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800f1a0:	f04f 32ff 	mov.w	r2, #4294967295
 800f1a4:	d81b      	bhi.n	800f1de <_strtod_l+0x8c6>
 800f1a6:	0d1b      	lsrs	r3, r3, #20
 800f1a8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800f1ac:	fa02 f303 	lsl.w	r3, r2, r3
 800f1b0:	4299      	cmp	r1, r3
 800f1b2:	d119      	bne.n	800f1e8 <_strtod_l+0x8d0>
 800f1b4:	4b96      	ldr	r3, [pc, #600]	@ (800f410 <_strtod_l+0xaf8>)
 800f1b6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f1b8:	429a      	cmp	r2, r3
 800f1ba:	d102      	bne.n	800f1c2 <_strtod_l+0x8aa>
 800f1bc:	3101      	adds	r1, #1
 800f1be:	f43f adce 	beq.w	800ed5e <_strtod_l+0x446>
 800f1c2:	4b92      	ldr	r3, [pc, #584]	@ (800f40c <_strtod_l+0xaf4>)
 800f1c4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f1c6:	401a      	ands	r2, r3
 800f1c8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800f1cc:	f04f 0a00 	mov.w	sl, #0
 800f1d0:	9b08      	ldr	r3, [sp, #32]
 800f1d2:	2b00      	cmp	r3, #0
 800f1d4:	d1b9      	bne.n	800f14a <_strtod_l+0x832>
 800f1d6:	e5cd      	b.n	800ed74 <_strtod_l+0x45c>
 800f1d8:	f04f 33ff 	mov.w	r3, #4294967295
 800f1dc:	e7e8      	b.n	800f1b0 <_strtod_l+0x898>
 800f1de:	4613      	mov	r3, r2
 800f1e0:	e7e6      	b.n	800f1b0 <_strtod_l+0x898>
 800f1e2:	ea53 030a 	orrs.w	r3, r3, sl
 800f1e6:	d0a2      	beq.n	800f12e <_strtod_l+0x816>
 800f1e8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f1ea:	b1db      	cbz	r3, 800f224 <_strtod_l+0x90c>
 800f1ec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f1ee:	4213      	tst	r3, r2
 800f1f0:	d0ee      	beq.n	800f1d0 <_strtod_l+0x8b8>
 800f1f2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f1f4:	9a08      	ldr	r2, [sp, #32]
 800f1f6:	4650      	mov	r0, sl
 800f1f8:	4659      	mov	r1, fp
 800f1fa:	b1bb      	cbz	r3, 800f22c <_strtod_l+0x914>
 800f1fc:	f7ff fb6e 	bl	800e8dc <sulp>
 800f200:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f204:	ec53 2b10 	vmov	r2, r3, d0
 800f208:	f7f1 f848 	bl	800029c <__adddf3>
 800f20c:	4682      	mov	sl, r0
 800f20e:	468b      	mov	fp, r1
 800f210:	e7de      	b.n	800f1d0 <_strtod_l+0x8b8>
 800f212:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800f216:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800f21a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800f21e:	f04f 3aff 	mov.w	sl, #4294967295
 800f222:	e7d5      	b.n	800f1d0 <_strtod_l+0x8b8>
 800f224:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800f226:	ea13 0f0a 	tst.w	r3, sl
 800f22a:	e7e1      	b.n	800f1f0 <_strtod_l+0x8d8>
 800f22c:	f7ff fb56 	bl	800e8dc <sulp>
 800f230:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f234:	ec53 2b10 	vmov	r2, r3, d0
 800f238:	f7f1 f82e 	bl	8000298 <__aeabi_dsub>
 800f23c:	2200      	movs	r2, #0
 800f23e:	2300      	movs	r3, #0
 800f240:	4682      	mov	sl, r0
 800f242:	468b      	mov	fp, r1
 800f244:	f7f1 fc48 	bl	8000ad8 <__aeabi_dcmpeq>
 800f248:	2800      	cmp	r0, #0
 800f24a:	d0c1      	beq.n	800f1d0 <_strtod_l+0x8b8>
 800f24c:	e61a      	b.n	800ee84 <_strtod_l+0x56c>
 800f24e:	4641      	mov	r1, r8
 800f250:	4620      	mov	r0, r4
 800f252:	f003 fa0b 	bl	801266c <__ratio>
 800f256:	ec57 6b10 	vmov	r6, r7, d0
 800f25a:	2200      	movs	r2, #0
 800f25c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800f260:	4630      	mov	r0, r6
 800f262:	4639      	mov	r1, r7
 800f264:	f7f1 fc4c 	bl	8000b00 <__aeabi_dcmple>
 800f268:	2800      	cmp	r0, #0
 800f26a:	d06f      	beq.n	800f34c <_strtod_l+0xa34>
 800f26c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f26e:	2b00      	cmp	r3, #0
 800f270:	d17a      	bne.n	800f368 <_strtod_l+0xa50>
 800f272:	f1ba 0f00 	cmp.w	sl, #0
 800f276:	d158      	bne.n	800f32a <_strtod_l+0xa12>
 800f278:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f27a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f27e:	2b00      	cmp	r3, #0
 800f280:	d15a      	bne.n	800f338 <_strtod_l+0xa20>
 800f282:	4b64      	ldr	r3, [pc, #400]	@ (800f414 <_strtod_l+0xafc>)
 800f284:	2200      	movs	r2, #0
 800f286:	4630      	mov	r0, r6
 800f288:	4639      	mov	r1, r7
 800f28a:	f7f1 fc2f 	bl	8000aec <__aeabi_dcmplt>
 800f28e:	2800      	cmp	r0, #0
 800f290:	d159      	bne.n	800f346 <_strtod_l+0xa2e>
 800f292:	4630      	mov	r0, r6
 800f294:	4639      	mov	r1, r7
 800f296:	4b60      	ldr	r3, [pc, #384]	@ (800f418 <_strtod_l+0xb00>)
 800f298:	2200      	movs	r2, #0
 800f29a:	f7f1 f9b5 	bl	8000608 <__aeabi_dmul>
 800f29e:	4606      	mov	r6, r0
 800f2a0:	460f      	mov	r7, r1
 800f2a2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800f2a6:	9606      	str	r6, [sp, #24]
 800f2a8:	9307      	str	r3, [sp, #28]
 800f2aa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f2ae:	4d57      	ldr	r5, [pc, #348]	@ (800f40c <_strtod_l+0xaf4>)
 800f2b0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800f2b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f2b6:	401d      	ands	r5, r3
 800f2b8:	4b58      	ldr	r3, [pc, #352]	@ (800f41c <_strtod_l+0xb04>)
 800f2ba:	429d      	cmp	r5, r3
 800f2bc:	f040 80b2 	bne.w	800f424 <_strtod_l+0xb0c>
 800f2c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f2c2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800f2c6:	ec4b ab10 	vmov	d0, sl, fp
 800f2ca:	f003 f907 	bl	80124dc <__ulp>
 800f2ce:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f2d2:	ec51 0b10 	vmov	r0, r1, d0
 800f2d6:	f7f1 f997 	bl	8000608 <__aeabi_dmul>
 800f2da:	4652      	mov	r2, sl
 800f2dc:	465b      	mov	r3, fp
 800f2de:	f7f0 ffdd 	bl	800029c <__adddf3>
 800f2e2:	460b      	mov	r3, r1
 800f2e4:	4949      	ldr	r1, [pc, #292]	@ (800f40c <_strtod_l+0xaf4>)
 800f2e6:	4a4e      	ldr	r2, [pc, #312]	@ (800f420 <_strtod_l+0xb08>)
 800f2e8:	4019      	ands	r1, r3
 800f2ea:	4291      	cmp	r1, r2
 800f2ec:	4682      	mov	sl, r0
 800f2ee:	d942      	bls.n	800f376 <_strtod_l+0xa5e>
 800f2f0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f2f2:	4b47      	ldr	r3, [pc, #284]	@ (800f410 <_strtod_l+0xaf8>)
 800f2f4:	429a      	cmp	r2, r3
 800f2f6:	d103      	bne.n	800f300 <_strtod_l+0x9e8>
 800f2f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f2fa:	3301      	adds	r3, #1
 800f2fc:	f43f ad2f 	beq.w	800ed5e <_strtod_l+0x446>
 800f300:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800f410 <_strtod_l+0xaf8>
 800f304:	f04f 3aff 	mov.w	sl, #4294967295
 800f308:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f30a:	9805      	ldr	r0, [sp, #20]
 800f30c:	f002 fdba 	bl	8011e84 <_Bfree>
 800f310:	9805      	ldr	r0, [sp, #20]
 800f312:	4649      	mov	r1, r9
 800f314:	f002 fdb6 	bl	8011e84 <_Bfree>
 800f318:	9805      	ldr	r0, [sp, #20]
 800f31a:	4641      	mov	r1, r8
 800f31c:	f002 fdb2 	bl	8011e84 <_Bfree>
 800f320:	9805      	ldr	r0, [sp, #20]
 800f322:	4621      	mov	r1, r4
 800f324:	f002 fdae 	bl	8011e84 <_Bfree>
 800f328:	e619      	b.n	800ef5e <_strtod_l+0x646>
 800f32a:	f1ba 0f01 	cmp.w	sl, #1
 800f32e:	d103      	bne.n	800f338 <_strtod_l+0xa20>
 800f330:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f332:	2b00      	cmp	r3, #0
 800f334:	f43f ada6 	beq.w	800ee84 <_strtod_l+0x56c>
 800f338:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800f3e8 <_strtod_l+0xad0>
 800f33c:	4f35      	ldr	r7, [pc, #212]	@ (800f414 <_strtod_l+0xafc>)
 800f33e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f342:	2600      	movs	r6, #0
 800f344:	e7b1      	b.n	800f2aa <_strtod_l+0x992>
 800f346:	4f34      	ldr	r7, [pc, #208]	@ (800f418 <_strtod_l+0xb00>)
 800f348:	2600      	movs	r6, #0
 800f34a:	e7aa      	b.n	800f2a2 <_strtod_l+0x98a>
 800f34c:	4b32      	ldr	r3, [pc, #200]	@ (800f418 <_strtod_l+0xb00>)
 800f34e:	4630      	mov	r0, r6
 800f350:	4639      	mov	r1, r7
 800f352:	2200      	movs	r2, #0
 800f354:	f7f1 f958 	bl	8000608 <__aeabi_dmul>
 800f358:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f35a:	4606      	mov	r6, r0
 800f35c:	460f      	mov	r7, r1
 800f35e:	2b00      	cmp	r3, #0
 800f360:	d09f      	beq.n	800f2a2 <_strtod_l+0x98a>
 800f362:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800f366:	e7a0      	b.n	800f2aa <_strtod_l+0x992>
 800f368:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800f3f0 <_strtod_l+0xad8>
 800f36c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f370:	ec57 6b17 	vmov	r6, r7, d7
 800f374:	e799      	b.n	800f2aa <_strtod_l+0x992>
 800f376:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800f37a:	9b08      	ldr	r3, [sp, #32]
 800f37c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800f380:	2b00      	cmp	r3, #0
 800f382:	d1c1      	bne.n	800f308 <_strtod_l+0x9f0>
 800f384:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f388:	0d1b      	lsrs	r3, r3, #20
 800f38a:	051b      	lsls	r3, r3, #20
 800f38c:	429d      	cmp	r5, r3
 800f38e:	d1bb      	bne.n	800f308 <_strtod_l+0x9f0>
 800f390:	4630      	mov	r0, r6
 800f392:	4639      	mov	r1, r7
 800f394:	f7f1 fc98 	bl	8000cc8 <__aeabi_d2lz>
 800f398:	f7f1 f908 	bl	80005ac <__aeabi_l2d>
 800f39c:	4602      	mov	r2, r0
 800f39e:	460b      	mov	r3, r1
 800f3a0:	4630      	mov	r0, r6
 800f3a2:	4639      	mov	r1, r7
 800f3a4:	f7f0 ff78 	bl	8000298 <__aeabi_dsub>
 800f3a8:	460b      	mov	r3, r1
 800f3aa:	4602      	mov	r2, r0
 800f3ac:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800f3b0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800f3b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f3b6:	ea46 060a 	orr.w	r6, r6, sl
 800f3ba:	431e      	orrs	r6, r3
 800f3bc:	d06f      	beq.n	800f49e <_strtod_l+0xb86>
 800f3be:	a30e      	add	r3, pc, #56	@ (adr r3, 800f3f8 <_strtod_l+0xae0>)
 800f3c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3c4:	f7f1 fb92 	bl	8000aec <__aeabi_dcmplt>
 800f3c8:	2800      	cmp	r0, #0
 800f3ca:	f47f acd3 	bne.w	800ed74 <_strtod_l+0x45c>
 800f3ce:	a30c      	add	r3, pc, #48	@ (adr r3, 800f400 <_strtod_l+0xae8>)
 800f3d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3d4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f3d8:	f7f1 fba6 	bl	8000b28 <__aeabi_dcmpgt>
 800f3dc:	2800      	cmp	r0, #0
 800f3de:	d093      	beq.n	800f308 <_strtod_l+0x9f0>
 800f3e0:	e4c8      	b.n	800ed74 <_strtod_l+0x45c>
 800f3e2:	bf00      	nop
 800f3e4:	f3af 8000 	nop.w
 800f3e8:	00000000 	.word	0x00000000
 800f3ec:	bff00000 	.word	0xbff00000
 800f3f0:	00000000 	.word	0x00000000
 800f3f4:	3ff00000 	.word	0x3ff00000
 800f3f8:	94a03595 	.word	0x94a03595
 800f3fc:	3fdfffff 	.word	0x3fdfffff
 800f400:	35afe535 	.word	0x35afe535
 800f404:	3fe00000 	.word	0x3fe00000
 800f408:	000fffff 	.word	0x000fffff
 800f40c:	7ff00000 	.word	0x7ff00000
 800f410:	7fefffff 	.word	0x7fefffff
 800f414:	3ff00000 	.word	0x3ff00000
 800f418:	3fe00000 	.word	0x3fe00000
 800f41c:	7fe00000 	.word	0x7fe00000
 800f420:	7c9fffff 	.word	0x7c9fffff
 800f424:	9b08      	ldr	r3, [sp, #32]
 800f426:	b323      	cbz	r3, 800f472 <_strtod_l+0xb5a>
 800f428:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800f42c:	d821      	bhi.n	800f472 <_strtod_l+0xb5a>
 800f42e:	a328      	add	r3, pc, #160	@ (adr r3, 800f4d0 <_strtod_l+0xbb8>)
 800f430:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f434:	4630      	mov	r0, r6
 800f436:	4639      	mov	r1, r7
 800f438:	f7f1 fb62 	bl	8000b00 <__aeabi_dcmple>
 800f43c:	b1a0      	cbz	r0, 800f468 <_strtod_l+0xb50>
 800f43e:	4639      	mov	r1, r7
 800f440:	4630      	mov	r0, r6
 800f442:	f7f1 fbb9 	bl	8000bb8 <__aeabi_d2uiz>
 800f446:	2801      	cmp	r0, #1
 800f448:	bf38      	it	cc
 800f44a:	2001      	movcc	r0, #1
 800f44c:	f7f1 f862 	bl	8000514 <__aeabi_ui2d>
 800f450:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f452:	4606      	mov	r6, r0
 800f454:	460f      	mov	r7, r1
 800f456:	b9fb      	cbnz	r3, 800f498 <_strtod_l+0xb80>
 800f458:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f45c:	9014      	str	r0, [sp, #80]	@ 0x50
 800f45e:	9315      	str	r3, [sp, #84]	@ 0x54
 800f460:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800f464:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800f468:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f46a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800f46e:	1b5b      	subs	r3, r3, r5
 800f470:	9311      	str	r3, [sp, #68]	@ 0x44
 800f472:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800f476:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800f47a:	f003 f82f 	bl	80124dc <__ulp>
 800f47e:	4650      	mov	r0, sl
 800f480:	ec53 2b10 	vmov	r2, r3, d0
 800f484:	4659      	mov	r1, fp
 800f486:	f7f1 f8bf 	bl	8000608 <__aeabi_dmul>
 800f48a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800f48e:	f7f0 ff05 	bl	800029c <__adddf3>
 800f492:	4682      	mov	sl, r0
 800f494:	468b      	mov	fp, r1
 800f496:	e770      	b.n	800f37a <_strtod_l+0xa62>
 800f498:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800f49c:	e7e0      	b.n	800f460 <_strtod_l+0xb48>
 800f49e:	a30e      	add	r3, pc, #56	@ (adr r3, 800f4d8 <_strtod_l+0xbc0>)
 800f4a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4a4:	f7f1 fb22 	bl	8000aec <__aeabi_dcmplt>
 800f4a8:	e798      	b.n	800f3dc <_strtod_l+0xac4>
 800f4aa:	2300      	movs	r3, #0
 800f4ac:	930e      	str	r3, [sp, #56]	@ 0x38
 800f4ae:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800f4b0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f4b2:	6013      	str	r3, [r2, #0]
 800f4b4:	f7ff ba6d 	b.w	800e992 <_strtod_l+0x7a>
 800f4b8:	2a65      	cmp	r2, #101	@ 0x65
 800f4ba:	f43f ab68 	beq.w	800eb8e <_strtod_l+0x276>
 800f4be:	2a45      	cmp	r2, #69	@ 0x45
 800f4c0:	f43f ab65 	beq.w	800eb8e <_strtod_l+0x276>
 800f4c4:	2301      	movs	r3, #1
 800f4c6:	f7ff bba0 	b.w	800ec0a <_strtod_l+0x2f2>
 800f4ca:	bf00      	nop
 800f4cc:	f3af 8000 	nop.w
 800f4d0:	ffc00000 	.word	0xffc00000
 800f4d4:	41dfffff 	.word	0x41dfffff
 800f4d8:	94a03595 	.word	0x94a03595
 800f4dc:	3fcfffff 	.word	0x3fcfffff

0800f4e0 <_strtod_r>:
 800f4e0:	4b01      	ldr	r3, [pc, #4]	@ (800f4e8 <_strtod_r+0x8>)
 800f4e2:	f7ff ba19 	b.w	800e918 <_strtod_l>
 800f4e6:	bf00      	nop
 800f4e8:	20000020 	.word	0x20000020

0800f4ec <strtod>:
 800f4ec:	460a      	mov	r2, r1
 800f4ee:	4601      	mov	r1, r0
 800f4f0:	4802      	ldr	r0, [pc, #8]	@ (800f4fc <strtod+0x10>)
 800f4f2:	4b03      	ldr	r3, [pc, #12]	@ (800f500 <strtod+0x14>)
 800f4f4:	6800      	ldr	r0, [r0, #0]
 800f4f6:	f7ff ba0f 	b.w	800e918 <_strtod_l>
 800f4fa:	bf00      	nop
 800f4fc:	2000018c 	.word	0x2000018c
 800f500:	20000020 	.word	0x20000020

0800f504 <_strtol_l.isra.0>:
 800f504:	2b24      	cmp	r3, #36	@ 0x24
 800f506:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f50a:	4686      	mov	lr, r0
 800f50c:	4690      	mov	r8, r2
 800f50e:	d801      	bhi.n	800f514 <_strtol_l.isra.0+0x10>
 800f510:	2b01      	cmp	r3, #1
 800f512:	d106      	bne.n	800f522 <_strtol_l.isra.0+0x1e>
 800f514:	f001 fa20 	bl	8010958 <__errno>
 800f518:	2316      	movs	r3, #22
 800f51a:	6003      	str	r3, [r0, #0]
 800f51c:	2000      	movs	r0, #0
 800f51e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f522:	4834      	ldr	r0, [pc, #208]	@ (800f5f4 <_strtol_l.isra.0+0xf0>)
 800f524:	460d      	mov	r5, r1
 800f526:	462a      	mov	r2, r5
 800f528:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f52c:	5d06      	ldrb	r6, [r0, r4]
 800f52e:	f016 0608 	ands.w	r6, r6, #8
 800f532:	d1f8      	bne.n	800f526 <_strtol_l.isra.0+0x22>
 800f534:	2c2d      	cmp	r4, #45	@ 0x2d
 800f536:	d110      	bne.n	800f55a <_strtol_l.isra.0+0x56>
 800f538:	782c      	ldrb	r4, [r5, #0]
 800f53a:	2601      	movs	r6, #1
 800f53c:	1c95      	adds	r5, r2, #2
 800f53e:	f033 0210 	bics.w	r2, r3, #16
 800f542:	d115      	bne.n	800f570 <_strtol_l.isra.0+0x6c>
 800f544:	2c30      	cmp	r4, #48	@ 0x30
 800f546:	d10d      	bne.n	800f564 <_strtol_l.isra.0+0x60>
 800f548:	782a      	ldrb	r2, [r5, #0]
 800f54a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800f54e:	2a58      	cmp	r2, #88	@ 0x58
 800f550:	d108      	bne.n	800f564 <_strtol_l.isra.0+0x60>
 800f552:	786c      	ldrb	r4, [r5, #1]
 800f554:	3502      	adds	r5, #2
 800f556:	2310      	movs	r3, #16
 800f558:	e00a      	b.n	800f570 <_strtol_l.isra.0+0x6c>
 800f55a:	2c2b      	cmp	r4, #43	@ 0x2b
 800f55c:	bf04      	itt	eq
 800f55e:	782c      	ldrbeq	r4, [r5, #0]
 800f560:	1c95      	addeq	r5, r2, #2
 800f562:	e7ec      	b.n	800f53e <_strtol_l.isra.0+0x3a>
 800f564:	2b00      	cmp	r3, #0
 800f566:	d1f6      	bne.n	800f556 <_strtol_l.isra.0+0x52>
 800f568:	2c30      	cmp	r4, #48	@ 0x30
 800f56a:	bf14      	ite	ne
 800f56c:	230a      	movne	r3, #10
 800f56e:	2308      	moveq	r3, #8
 800f570:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800f574:	f10c 3cff 	add.w	ip, ip, #4294967295
 800f578:	2200      	movs	r2, #0
 800f57a:	fbbc f9f3 	udiv	r9, ip, r3
 800f57e:	4610      	mov	r0, r2
 800f580:	fb03 ca19 	mls	sl, r3, r9, ip
 800f584:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800f588:	2f09      	cmp	r7, #9
 800f58a:	d80f      	bhi.n	800f5ac <_strtol_l.isra.0+0xa8>
 800f58c:	463c      	mov	r4, r7
 800f58e:	42a3      	cmp	r3, r4
 800f590:	dd1b      	ble.n	800f5ca <_strtol_l.isra.0+0xc6>
 800f592:	1c57      	adds	r7, r2, #1
 800f594:	d007      	beq.n	800f5a6 <_strtol_l.isra.0+0xa2>
 800f596:	4581      	cmp	r9, r0
 800f598:	d314      	bcc.n	800f5c4 <_strtol_l.isra.0+0xc0>
 800f59a:	d101      	bne.n	800f5a0 <_strtol_l.isra.0+0x9c>
 800f59c:	45a2      	cmp	sl, r4
 800f59e:	db11      	blt.n	800f5c4 <_strtol_l.isra.0+0xc0>
 800f5a0:	fb00 4003 	mla	r0, r0, r3, r4
 800f5a4:	2201      	movs	r2, #1
 800f5a6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f5aa:	e7eb      	b.n	800f584 <_strtol_l.isra.0+0x80>
 800f5ac:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800f5b0:	2f19      	cmp	r7, #25
 800f5b2:	d801      	bhi.n	800f5b8 <_strtol_l.isra.0+0xb4>
 800f5b4:	3c37      	subs	r4, #55	@ 0x37
 800f5b6:	e7ea      	b.n	800f58e <_strtol_l.isra.0+0x8a>
 800f5b8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800f5bc:	2f19      	cmp	r7, #25
 800f5be:	d804      	bhi.n	800f5ca <_strtol_l.isra.0+0xc6>
 800f5c0:	3c57      	subs	r4, #87	@ 0x57
 800f5c2:	e7e4      	b.n	800f58e <_strtol_l.isra.0+0x8a>
 800f5c4:	f04f 32ff 	mov.w	r2, #4294967295
 800f5c8:	e7ed      	b.n	800f5a6 <_strtol_l.isra.0+0xa2>
 800f5ca:	1c53      	adds	r3, r2, #1
 800f5cc:	d108      	bne.n	800f5e0 <_strtol_l.isra.0+0xdc>
 800f5ce:	2322      	movs	r3, #34	@ 0x22
 800f5d0:	f8ce 3000 	str.w	r3, [lr]
 800f5d4:	4660      	mov	r0, ip
 800f5d6:	f1b8 0f00 	cmp.w	r8, #0
 800f5da:	d0a0      	beq.n	800f51e <_strtol_l.isra.0+0x1a>
 800f5dc:	1e69      	subs	r1, r5, #1
 800f5de:	e006      	b.n	800f5ee <_strtol_l.isra.0+0xea>
 800f5e0:	b106      	cbz	r6, 800f5e4 <_strtol_l.isra.0+0xe0>
 800f5e2:	4240      	negs	r0, r0
 800f5e4:	f1b8 0f00 	cmp.w	r8, #0
 800f5e8:	d099      	beq.n	800f51e <_strtol_l.isra.0+0x1a>
 800f5ea:	2a00      	cmp	r2, #0
 800f5ec:	d1f6      	bne.n	800f5dc <_strtol_l.isra.0+0xd8>
 800f5ee:	f8c8 1000 	str.w	r1, [r8]
 800f5f2:	e794      	b.n	800f51e <_strtol_l.isra.0+0x1a>
 800f5f4:	08014d81 	.word	0x08014d81

0800f5f8 <_strtol_r>:
 800f5f8:	f7ff bf84 	b.w	800f504 <_strtol_l.isra.0>

0800f5fc <strtol>:
 800f5fc:	4613      	mov	r3, r2
 800f5fe:	460a      	mov	r2, r1
 800f600:	4601      	mov	r1, r0
 800f602:	4802      	ldr	r0, [pc, #8]	@ (800f60c <strtol+0x10>)
 800f604:	6800      	ldr	r0, [r0, #0]
 800f606:	f7ff bf7d 	b.w	800f504 <_strtol_l.isra.0>
 800f60a:	bf00      	nop
 800f60c:	2000018c 	.word	0x2000018c

0800f610 <__cvt>:
 800f610:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f614:	ec57 6b10 	vmov	r6, r7, d0
 800f618:	2f00      	cmp	r7, #0
 800f61a:	460c      	mov	r4, r1
 800f61c:	4619      	mov	r1, r3
 800f61e:	463b      	mov	r3, r7
 800f620:	bfbb      	ittet	lt
 800f622:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800f626:	461f      	movlt	r7, r3
 800f628:	2300      	movge	r3, #0
 800f62a:	232d      	movlt	r3, #45	@ 0x2d
 800f62c:	700b      	strb	r3, [r1, #0]
 800f62e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f630:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800f634:	4691      	mov	r9, r2
 800f636:	f023 0820 	bic.w	r8, r3, #32
 800f63a:	bfbc      	itt	lt
 800f63c:	4632      	movlt	r2, r6
 800f63e:	4616      	movlt	r6, r2
 800f640:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800f644:	d005      	beq.n	800f652 <__cvt+0x42>
 800f646:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800f64a:	d100      	bne.n	800f64e <__cvt+0x3e>
 800f64c:	3401      	adds	r4, #1
 800f64e:	2102      	movs	r1, #2
 800f650:	e000      	b.n	800f654 <__cvt+0x44>
 800f652:	2103      	movs	r1, #3
 800f654:	ab03      	add	r3, sp, #12
 800f656:	9301      	str	r3, [sp, #4]
 800f658:	ab02      	add	r3, sp, #8
 800f65a:	9300      	str	r3, [sp, #0]
 800f65c:	ec47 6b10 	vmov	d0, r6, r7
 800f660:	4653      	mov	r3, sl
 800f662:	4622      	mov	r2, r4
 800f664:	f001 fa68 	bl	8010b38 <_dtoa_r>
 800f668:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800f66c:	4605      	mov	r5, r0
 800f66e:	d119      	bne.n	800f6a4 <__cvt+0x94>
 800f670:	f019 0f01 	tst.w	r9, #1
 800f674:	d00e      	beq.n	800f694 <__cvt+0x84>
 800f676:	eb00 0904 	add.w	r9, r0, r4
 800f67a:	2200      	movs	r2, #0
 800f67c:	2300      	movs	r3, #0
 800f67e:	4630      	mov	r0, r6
 800f680:	4639      	mov	r1, r7
 800f682:	f7f1 fa29 	bl	8000ad8 <__aeabi_dcmpeq>
 800f686:	b108      	cbz	r0, 800f68c <__cvt+0x7c>
 800f688:	f8cd 900c 	str.w	r9, [sp, #12]
 800f68c:	2230      	movs	r2, #48	@ 0x30
 800f68e:	9b03      	ldr	r3, [sp, #12]
 800f690:	454b      	cmp	r3, r9
 800f692:	d31e      	bcc.n	800f6d2 <__cvt+0xc2>
 800f694:	9b03      	ldr	r3, [sp, #12]
 800f696:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f698:	1b5b      	subs	r3, r3, r5
 800f69a:	4628      	mov	r0, r5
 800f69c:	6013      	str	r3, [r2, #0]
 800f69e:	b004      	add	sp, #16
 800f6a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f6a4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800f6a8:	eb00 0904 	add.w	r9, r0, r4
 800f6ac:	d1e5      	bne.n	800f67a <__cvt+0x6a>
 800f6ae:	7803      	ldrb	r3, [r0, #0]
 800f6b0:	2b30      	cmp	r3, #48	@ 0x30
 800f6b2:	d10a      	bne.n	800f6ca <__cvt+0xba>
 800f6b4:	2200      	movs	r2, #0
 800f6b6:	2300      	movs	r3, #0
 800f6b8:	4630      	mov	r0, r6
 800f6ba:	4639      	mov	r1, r7
 800f6bc:	f7f1 fa0c 	bl	8000ad8 <__aeabi_dcmpeq>
 800f6c0:	b918      	cbnz	r0, 800f6ca <__cvt+0xba>
 800f6c2:	f1c4 0401 	rsb	r4, r4, #1
 800f6c6:	f8ca 4000 	str.w	r4, [sl]
 800f6ca:	f8da 3000 	ldr.w	r3, [sl]
 800f6ce:	4499      	add	r9, r3
 800f6d0:	e7d3      	b.n	800f67a <__cvt+0x6a>
 800f6d2:	1c59      	adds	r1, r3, #1
 800f6d4:	9103      	str	r1, [sp, #12]
 800f6d6:	701a      	strb	r2, [r3, #0]
 800f6d8:	e7d9      	b.n	800f68e <__cvt+0x7e>

0800f6da <__exponent>:
 800f6da:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f6dc:	2900      	cmp	r1, #0
 800f6de:	bfba      	itte	lt
 800f6e0:	4249      	neglt	r1, r1
 800f6e2:	232d      	movlt	r3, #45	@ 0x2d
 800f6e4:	232b      	movge	r3, #43	@ 0x2b
 800f6e6:	2909      	cmp	r1, #9
 800f6e8:	7002      	strb	r2, [r0, #0]
 800f6ea:	7043      	strb	r3, [r0, #1]
 800f6ec:	dd29      	ble.n	800f742 <__exponent+0x68>
 800f6ee:	f10d 0307 	add.w	r3, sp, #7
 800f6f2:	461d      	mov	r5, r3
 800f6f4:	270a      	movs	r7, #10
 800f6f6:	461a      	mov	r2, r3
 800f6f8:	fbb1 f6f7 	udiv	r6, r1, r7
 800f6fc:	fb07 1416 	mls	r4, r7, r6, r1
 800f700:	3430      	adds	r4, #48	@ 0x30
 800f702:	f802 4c01 	strb.w	r4, [r2, #-1]
 800f706:	460c      	mov	r4, r1
 800f708:	2c63      	cmp	r4, #99	@ 0x63
 800f70a:	f103 33ff 	add.w	r3, r3, #4294967295
 800f70e:	4631      	mov	r1, r6
 800f710:	dcf1      	bgt.n	800f6f6 <__exponent+0x1c>
 800f712:	3130      	adds	r1, #48	@ 0x30
 800f714:	1e94      	subs	r4, r2, #2
 800f716:	f803 1c01 	strb.w	r1, [r3, #-1]
 800f71a:	1c41      	adds	r1, r0, #1
 800f71c:	4623      	mov	r3, r4
 800f71e:	42ab      	cmp	r3, r5
 800f720:	d30a      	bcc.n	800f738 <__exponent+0x5e>
 800f722:	f10d 0309 	add.w	r3, sp, #9
 800f726:	1a9b      	subs	r3, r3, r2
 800f728:	42ac      	cmp	r4, r5
 800f72a:	bf88      	it	hi
 800f72c:	2300      	movhi	r3, #0
 800f72e:	3302      	adds	r3, #2
 800f730:	4403      	add	r3, r0
 800f732:	1a18      	subs	r0, r3, r0
 800f734:	b003      	add	sp, #12
 800f736:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f738:	f813 6b01 	ldrb.w	r6, [r3], #1
 800f73c:	f801 6f01 	strb.w	r6, [r1, #1]!
 800f740:	e7ed      	b.n	800f71e <__exponent+0x44>
 800f742:	2330      	movs	r3, #48	@ 0x30
 800f744:	3130      	adds	r1, #48	@ 0x30
 800f746:	7083      	strb	r3, [r0, #2]
 800f748:	70c1      	strb	r1, [r0, #3]
 800f74a:	1d03      	adds	r3, r0, #4
 800f74c:	e7f1      	b.n	800f732 <__exponent+0x58>
	...

0800f750 <_printf_float>:
 800f750:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f754:	b08d      	sub	sp, #52	@ 0x34
 800f756:	460c      	mov	r4, r1
 800f758:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800f75c:	4616      	mov	r6, r2
 800f75e:	461f      	mov	r7, r3
 800f760:	4605      	mov	r5, r0
 800f762:	f001 f841 	bl	80107e8 <_localeconv_r>
 800f766:	6803      	ldr	r3, [r0, #0]
 800f768:	9304      	str	r3, [sp, #16]
 800f76a:	4618      	mov	r0, r3
 800f76c:	f7f0 fd88 	bl	8000280 <strlen>
 800f770:	2300      	movs	r3, #0
 800f772:	930a      	str	r3, [sp, #40]	@ 0x28
 800f774:	f8d8 3000 	ldr.w	r3, [r8]
 800f778:	9005      	str	r0, [sp, #20]
 800f77a:	3307      	adds	r3, #7
 800f77c:	f023 0307 	bic.w	r3, r3, #7
 800f780:	f103 0208 	add.w	r2, r3, #8
 800f784:	f894 a018 	ldrb.w	sl, [r4, #24]
 800f788:	f8d4 b000 	ldr.w	fp, [r4]
 800f78c:	f8c8 2000 	str.w	r2, [r8]
 800f790:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f794:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800f798:	9307      	str	r3, [sp, #28]
 800f79a:	f8cd 8018 	str.w	r8, [sp, #24]
 800f79e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800f7a2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f7a6:	4b9c      	ldr	r3, [pc, #624]	@ (800fa18 <_printf_float+0x2c8>)
 800f7a8:	f04f 32ff 	mov.w	r2, #4294967295
 800f7ac:	f7f1 f9c6 	bl	8000b3c <__aeabi_dcmpun>
 800f7b0:	bb70      	cbnz	r0, 800f810 <_printf_float+0xc0>
 800f7b2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f7b6:	4b98      	ldr	r3, [pc, #608]	@ (800fa18 <_printf_float+0x2c8>)
 800f7b8:	f04f 32ff 	mov.w	r2, #4294967295
 800f7bc:	f7f1 f9a0 	bl	8000b00 <__aeabi_dcmple>
 800f7c0:	bb30      	cbnz	r0, 800f810 <_printf_float+0xc0>
 800f7c2:	2200      	movs	r2, #0
 800f7c4:	2300      	movs	r3, #0
 800f7c6:	4640      	mov	r0, r8
 800f7c8:	4649      	mov	r1, r9
 800f7ca:	f7f1 f98f 	bl	8000aec <__aeabi_dcmplt>
 800f7ce:	b110      	cbz	r0, 800f7d6 <_printf_float+0x86>
 800f7d0:	232d      	movs	r3, #45	@ 0x2d
 800f7d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f7d6:	4a91      	ldr	r2, [pc, #580]	@ (800fa1c <_printf_float+0x2cc>)
 800f7d8:	4b91      	ldr	r3, [pc, #580]	@ (800fa20 <_printf_float+0x2d0>)
 800f7da:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800f7de:	bf8c      	ite	hi
 800f7e0:	4690      	movhi	r8, r2
 800f7e2:	4698      	movls	r8, r3
 800f7e4:	2303      	movs	r3, #3
 800f7e6:	6123      	str	r3, [r4, #16]
 800f7e8:	f02b 0304 	bic.w	r3, fp, #4
 800f7ec:	6023      	str	r3, [r4, #0]
 800f7ee:	f04f 0900 	mov.w	r9, #0
 800f7f2:	9700      	str	r7, [sp, #0]
 800f7f4:	4633      	mov	r3, r6
 800f7f6:	aa0b      	add	r2, sp, #44	@ 0x2c
 800f7f8:	4621      	mov	r1, r4
 800f7fa:	4628      	mov	r0, r5
 800f7fc:	f000 f9d2 	bl	800fba4 <_printf_common>
 800f800:	3001      	adds	r0, #1
 800f802:	f040 808d 	bne.w	800f920 <_printf_float+0x1d0>
 800f806:	f04f 30ff 	mov.w	r0, #4294967295
 800f80a:	b00d      	add	sp, #52	@ 0x34
 800f80c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f810:	4642      	mov	r2, r8
 800f812:	464b      	mov	r3, r9
 800f814:	4640      	mov	r0, r8
 800f816:	4649      	mov	r1, r9
 800f818:	f7f1 f990 	bl	8000b3c <__aeabi_dcmpun>
 800f81c:	b140      	cbz	r0, 800f830 <_printf_float+0xe0>
 800f81e:	464b      	mov	r3, r9
 800f820:	2b00      	cmp	r3, #0
 800f822:	bfbc      	itt	lt
 800f824:	232d      	movlt	r3, #45	@ 0x2d
 800f826:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800f82a:	4a7e      	ldr	r2, [pc, #504]	@ (800fa24 <_printf_float+0x2d4>)
 800f82c:	4b7e      	ldr	r3, [pc, #504]	@ (800fa28 <_printf_float+0x2d8>)
 800f82e:	e7d4      	b.n	800f7da <_printf_float+0x8a>
 800f830:	6863      	ldr	r3, [r4, #4]
 800f832:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800f836:	9206      	str	r2, [sp, #24]
 800f838:	1c5a      	adds	r2, r3, #1
 800f83a:	d13b      	bne.n	800f8b4 <_printf_float+0x164>
 800f83c:	2306      	movs	r3, #6
 800f83e:	6063      	str	r3, [r4, #4]
 800f840:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800f844:	2300      	movs	r3, #0
 800f846:	6022      	str	r2, [r4, #0]
 800f848:	9303      	str	r3, [sp, #12]
 800f84a:	ab0a      	add	r3, sp, #40	@ 0x28
 800f84c:	e9cd a301 	strd	sl, r3, [sp, #4]
 800f850:	ab09      	add	r3, sp, #36	@ 0x24
 800f852:	9300      	str	r3, [sp, #0]
 800f854:	6861      	ldr	r1, [r4, #4]
 800f856:	ec49 8b10 	vmov	d0, r8, r9
 800f85a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800f85e:	4628      	mov	r0, r5
 800f860:	f7ff fed6 	bl	800f610 <__cvt>
 800f864:	9b06      	ldr	r3, [sp, #24]
 800f866:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f868:	2b47      	cmp	r3, #71	@ 0x47
 800f86a:	4680      	mov	r8, r0
 800f86c:	d129      	bne.n	800f8c2 <_printf_float+0x172>
 800f86e:	1cc8      	adds	r0, r1, #3
 800f870:	db02      	blt.n	800f878 <_printf_float+0x128>
 800f872:	6863      	ldr	r3, [r4, #4]
 800f874:	4299      	cmp	r1, r3
 800f876:	dd41      	ble.n	800f8fc <_printf_float+0x1ac>
 800f878:	f1aa 0a02 	sub.w	sl, sl, #2
 800f87c:	fa5f fa8a 	uxtb.w	sl, sl
 800f880:	3901      	subs	r1, #1
 800f882:	4652      	mov	r2, sl
 800f884:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800f888:	9109      	str	r1, [sp, #36]	@ 0x24
 800f88a:	f7ff ff26 	bl	800f6da <__exponent>
 800f88e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f890:	1813      	adds	r3, r2, r0
 800f892:	2a01      	cmp	r2, #1
 800f894:	4681      	mov	r9, r0
 800f896:	6123      	str	r3, [r4, #16]
 800f898:	dc02      	bgt.n	800f8a0 <_printf_float+0x150>
 800f89a:	6822      	ldr	r2, [r4, #0]
 800f89c:	07d2      	lsls	r2, r2, #31
 800f89e:	d501      	bpl.n	800f8a4 <_printf_float+0x154>
 800f8a0:	3301      	adds	r3, #1
 800f8a2:	6123      	str	r3, [r4, #16]
 800f8a4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800f8a8:	2b00      	cmp	r3, #0
 800f8aa:	d0a2      	beq.n	800f7f2 <_printf_float+0xa2>
 800f8ac:	232d      	movs	r3, #45	@ 0x2d
 800f8ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f8b2:	e79e      	b.n	800f7f2 <_printf_float+0xa2>
 800f8b4:	9a06      	ldr	r2, [sp, #24]
 800f8b6:	2a47      	cmp	r2, #71	@ 0x47
 800f8b8:	d1c2      	bne.n	800f840 <_printf_float+0xf0>
 800f8ba:	2b00      	cmp	r3, #0
 800f8bc:	d1c0      	bne.n	800f840 <_printf_float+0xf0>
 800f8be:	2301      	movs	r3, #1
 800f8c0:	e7bd      	b.n	800f83e <_printf_float+0xee>
 800f8c2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800f8c6:	d9db      	bls.n	800f880 <_printf_float+0x130>
 800f8c8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800f8cc:	d118      	bne.n	800f900 <_printf_float+0x1b0>
 800f8ce:	2900      	cmp	r1, #0
 800f8d0:	6863      	ldr	r3, [r4, #4]
 800f8d2:	dd0b      	ble.n	800f8ec <_printf_float+0x19c>
 800f8d4:	6121      	str	r1, [r4, #16]
 800f8d6:	b913      	cbnz	r3, 800f8de <_printf_float+0x18e>
 800f8d8:	6822      	ldr	r2, [r4, #0]
 800f8da:	07d0      	lsls	r0, r2, #31
 800f8dc:	d502      	bpl.n	800f8e4 <_printf_float+0x194>
 800f8de:	3301      	adds	r3, #1
 800f8e0:	440b      	add	r3, r1
 800f8e2:	6123      	str	r3, [r4, #16]
 800f8e4:	65a1      	str	r1, [r4, #88]	@ 0x58
 800f8e6:	f04f 0900 	mov.w	r9, #0
 800f8ea:	e7db      	b.n	800f8a4 <_printf_float+0x154>
 800f8ec:	b913      	cbnz	r3, 800f8f4 <_printf_float+0x1a4>
 800f8ee:	6822      	ldr	r2, [r4, #0]
 800f8f0:	07d2      	lsls	r2, r2, #31
 800f8f2:	d501      	bpl.n	800f8f8 <_printf_float+0x1a8>
 800f8f4:	3302      	adds	r3, #2
 800f8f6:	e7f4      	b.n	800f8e2 <_printf_float+0x192>
 800f8f8:	2301      	movs	r3, #1
 800f8fa:	e7f2      	b.n	800f8e2 <_printf_float+0x192>
 800f8fc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800f900:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f902:	4299      	cmp	r1, r3
 800f904:	db05      	blt.n	800f912 <_printf_float+0x1c2>
 800f906:	6823      	ldr	r3, [r4, #0]
 800f908:	6121      	str	r1, [r4, #16]
 800f90a:	07d8      	lsls	r0, r3, #31
 800f90c:	d5ea      	bpl.n	800f8e4 <_printf_float+0x194>
 800f90e:	1c4b      	adds	r3, r1, #1
 800f910:	e7e7      	b.n	800f8e2 <_printf_float+0x192>
 800f912:	2900      	cmp	r1, #0
 800f914:	bfd4      	ite	le
 800f916:	f1c1 0202 	rsble	r2, r1, #2
 800f91a:	2201      	movgt	r2, #1
 800f91c:	4413      	add	r3, r2
 800f91e:	e7e0      	b.n	800f8e2 <_printf_float+0x192>
 800f920:	6823      	ldr	r3, [r4, #0]
 800f922:	055a      	lsls	r2, r3, #21
 800f924:	d407      	bmi.n	800f936 <_printf_float+0x1e6>
 800f926:	6923      	ldr	r3, [r4, #16]
 800f928:	4642      	mov	r2, r8
 800f92a:	4631      	mov	r1, r6
 800f92c:	4628      	mov	r0, r5
 800f92e:	47b8      	blx	r7
 800f930:	3001      	adds	r0, #1
 800f932:	d12b      	bne.n	800f98c <_printf_float+0x23c>
 800f934:	e767      	b.n	800f806 <_printf_float+0xb6>
 800f936:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800f93a:	f240 80dd 	bls.w	800faf8 <_printf_float+0x3a8>
 800f93e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800f942:	2200      	movs	r2, #0
 800f944:	2300      	movs	r3, #0
 800f946:	f7f1 f8c7 	bl	8000ad8 <__aeabi_dcmpeq>
 800f94a:	2800      	cmp	r0, #0
 800f94c:	d033      	beq.n	800f9b6 <_printf_float+0x266>
 800f94e:	4a37      	ldr	r2, [pc, #220]	@ (800fa2c <_printf_float+0x2dc>)
 800f950:	2301      	movs	r3, #1
 800f952:	4631      	mov	r1, r6
 800f954:	4628      	mov	r0, r5
 800f956:	47b8      	blx	r7
 800f958:	3001      	adds	r0, #1
 800f95a:	f43f af54 	beq.w	800f806 <_printf_float+0xb6>
 800f95e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800f962:	4543      	cmp	r3, r8
 800f964:	db02      	blt.n	800f96c <_printf_float+0x21c>
 800f966:	6823      	ldr	r3, [r4, #0]
 800f968:	07d8      	lsls	r0, r3, #31
 800f96a:	d50f      	bpl.n	800f98c <_printf_float+0x23c>
 800f96c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f970:	4631      	mov	r1, r6
 800f972:	4628      	mov	r0, r5
 800f974:	47b8      	blx	r7
 800f976:	3001      	adds	r0, #1
 800f978:	f43f af45 	beq.w	800f806 <_printf_float+0xb6>
 800f97c:	f04f 0900 	mov.w	r9, #0
 800f980:	f108 38ff 	add.w	r8, r8, #4294967295
 800f984:	f104 0a1a 	add.w	sl, r4, #26
 800f988:	45c8      	cmp	r8, r9
 800f98a:	dc09      	bgt.n	800f9a0 <_printf_float+0x250>
 800f98c:	6823      	ldr	r3, [r4, #0]
 800f98e:	079b      	lsls	r3, r3, #30
 800f990:	f100 8103 	bmi.w	800fb9a <_printf_float+0x44a>
 800f994:	68e0      	ldr	r0, [r4, #12]
 800f996:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f998:	4298      	cmp	r0, r3
 800f99a:	bfb8      	it	lt
 800f99c:	4618      	movlt	r0, r3
 800f99e:	e734      	b.n	800f80a <_printf_float+0xba>
 800f9a0:	2301      	movs	r3, #1
 800f9a2:	4652      	mov	r2, sl
 800f9a4:	4631      	mov	r1, r6
 800f9a6:	4628      	mov	r0, r5
 800f9a8:	47b8      	blx	r7
 800f9aa:	3001      	adds	r0, #1
 800f9ac:	f43f af2b 	beq.w	800f806 <_printf_float+0xb6>
 800f9b0:	f109 0901 	add.w	r9, r9, #1
 800f9b4:	e7e8      	b.n	800f988 <_printf_float+0x238>
 800f9b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f9b8:	2b00      	cmp	r3, #0
 800f9ba:	dc39      	bgt.n	800fa30 <_printf_float+0x2e0>
 800f9bc:	4a1b      	ldr	r2, [pc, #108]	@ (800fa2c <_printf_float+0x2dc>)
 800f9be:	2301      	movs	r3, #1
 800f9c0:	4631      	mov	r1, r6
 800f9c2:	4628      	mov	r0, r5
 800f9c4:	47b8      	blx	r7
 800f9c6:	3001      	adds	r0, #1
 800f9c8:	f43f af1d 	beq.w	800f806 <_printf_float+0xb6>
 800f9cc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800f9d0:	ea59 0303 	orrs.w	r3, r9, r3
 800f9d4:	d102      	bne.n	800f9dc <_printf_float+0x28c>
 800f9d6:	6823      	ldr	r3, [r4, #0]
 800f9d8:	07d9      	lsls	r1, r3, #31
 800f9da:	d5d7      	bpl.n	800f98c <_printf_float+0x23c>
 800f9dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f9e0:	4631      	mov	r1, r6
 800f9e2:	4628      	mov	r0, r5
 800f9e4:	47b8      	blx	r7
 800f9e6:	3001      	adds	r0, #1
 800f9e8:	f43f af0d 	beq.w	800f806 <_printf_float+0xb6>
 800f9ec:	f04f 0a00 	mov.w	sl, #0
 800f9f0:	f104 0b1a 	add.w	fp, r4, #26
 800f9f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f9f6:	425b      	negs	r3, r3
 800f9f8:	4553      	cmp	r3, sl
 800f9fa:	dc01      	bgt.n	800fa00 <_printf_float+0x2b0>
 800f9fc:	464b      	mov	r3, r9
 800f9fe:	e793      	b.n	800f928 <_printf_float+0x1d8>
 800fa00:	2301      	movs	r3, #1
 800fa02:	465a      	mov	r2, fp
 800fa04:	4631      	mov	r1, r6
 800fa06:	4628      	mov	r0, r5
 800fa08:	47b8      	blx	r7
 800fa0a:	3001      	adds	r0, #1
 800fa0c:	f43f aefb 	beq.w	800f806 <_printf_float+0xb6>
 800fa10:	f10a 0a01 	add.w	sl, sl, #1
 800fa14:	e7ee      	b.n	800f9f4 <_printf_float+0x2a4>
 800fa16:	bf00      	nop
 800fa18:	7fefffff 	.word	0x7fefffff
 800fa1c:	08014b06 	.word	0x08014b06
 800fa20:	08014b02 	.word	0x08014b02
 800fa24:	08014b0e 	.word	0x08014b0e
 800fa28:	08014b0a 	.word	0x08014b0a
 800fa2c:	08014b12 	.word	0x08014b12
 800fa30:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800fa32:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800fa36:	4553      	cmp	r3, sl
 800fa38:	bfa8      	it	ge
 800fa3a:	4653      	movge	r3, sl
 800fa3c:	2b00      	cmp	r3, #0
 800fa3e:	4699      	mov	r9, r3
 800fa40:	dc36      	bgt.n	800fab0 <_printf_float+0x360>
 800fa42:	f04f 0b00 	mov.w	fp, #0
 800fa46:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800fa4a:	f104 021a 	add.w	r2, r4, #26
 800fa4e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800fa50:	9306      	str	r3, [sp, #24]
 800fa52:	eba3 0309 	sub.w	r3, r3, r9
 800fa56:	455b      	cmp	r3, fp
 800fa58:	dc31      	bgt.n	800fabe <_printf_float+0x36e>
 800fa5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fa5c:	459a      	cmp	sl, r3
 800fa5e:	dc3a      	bgt.n	800fad6 <_printf_float+0x386>
 800fa60:	6823      	ldr	r3, [r4, #0]
 800fa62:	07da      	lsls	r2, r3, #31
 800fa64:	d437      	bmi.n	800fad6 <_printf_float+0x386>
 800fa66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fa68:	ebaa 0903 	sub.w	r9, sl, r3
 800fa6c:	9b06      	ldr	r3, [sp, #24]
 800fa6e:	ebaa 0303 	sub.w	r3, sl, r3
 800fa72:	4599      	cmp	r9, r3
 800fa74:	bfa8      	it	ge
 800fa76:	4699      	movge	r9, r3
 800fa78:	f1b9 0f00 	cmp.w	r9, #0
 800fa7c:	dc33      	bgt.n	800fae6 <_printf_float+0x396>
 800fa7e:	f04f 0800 	mov.w	r8, #0
 800fa82:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800fa86:	f104 0b1a 	add.w	fp, r4, #26
 800fa8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fa8c:	ebaa 0303 	sub.w	r3, sl, r3
 800fa90:	eba3 0309 	sub.w	r3, r3, r9
 800fa94:	4543      	cmp	r3, r8
 800fa96:	f77f af79 	ble.w	800f98c <_printf_float+0x23c>
 800fa9a:	2301      	movs	r3, #1
 800fa9c:	465a      	mov	r2, fp
 800fa9e:	4631      	mov	r1, r6
 800faa0:	4628      	mov	r0, r5
 800faa2:	47b8      	blx	r7
 800faa4:	3001      	adds	r0, #1
 800faa6:	f43f aeae 	beq.w	800f806 <_printf_float+0xb6>
 800faaa:	f108 0801 	add.w	r8, r8, #1
 800faae:	e7ec      	b.n	800fa8a <_printf_float+0x33a>
 800fab0:	4642      	mov	r2, r8
 800fab2:	4631      	mov	r1, r6
 800fab4:	4628      	mov	r0, r5
 800fab6:	47b8      	blx	r7
 800fab8:	3001      	adds	r0, #1
 800faba:	d1c2      	bne.n	800fa42 <_printf_float+0x2f2>
 800fabc:	e6a3      	b.n	800f806 <_printf_float+0xb6>
 800fabe:	2301      	movs	r3, #1
 800fac0:	4631      	mov	r1, r6
 800fac2:	4628      	mov	r0, r5
 800fac4:	9206      	str	r2, [sp, #24]
 800fac6:	47b8      	blx	r7
 800fac8:	3001      	adds	r0, #1
 800faca:	f43f ae9c 	beq.w	800f806 <_printf_float+0xb6>
 800face:	9a06      	ldr	r2, [sp, #24]
 800fad0:	f10b 0b01 	add.w	fp, fp, #1
 800fad4:	e7bb      	b.n	800fa4e <_printf_float+0x2fe>
 800fad6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fada:	4631      	mov	r1, r6
 800fadc:	4628      	mov	r0, r5
 800fade:	47b8      	blx	r7
 800fae0:	3001      	adds	r0, #1
 800fae2:	d1c0      	bne.n	800fa66 <_printf_float+0x316>
 800fae4:	e68f      	b.n	800f806 <_printf_float+0xb6>
 800fae6:	9a06      	ldr	r2, [sp, #24]
 800fae8:	464b      	mov	r3, r9
 800faea:	4442      	add	r2, r8
 800faec:	4631      	mov	r1, r6
 800faee:	4628      	mov	r0, r5
 800faf0:	47b8      	blx	r7
 800faf2:	3001      	adds	r0, #1
 800faf4:	d1c3      	bne.n	800fa7e <_printf_float+0x32e>
 800faf6:	e686      	b.n	800f806 <_printf_float+0xb6>
 800faf8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800fafc:	f1ba 0f01 	cmp.w	sl, #1
 800fb00:	dc01      	bgt.n	800fb06 <_printf_float+0x3b6>
 800fb02:	07db      	lsls	r3, r3, #31
 800fb04:	d536      	bpl.n	800fb74 <_printf_float+0x424>
 800fb06:	2301      	movs	r3, #1
 800fb08:	4642      	mov	r2, r8
 800fb0a:	4631      	mov	r1, r6
 800fb0c:	4628      	mov	r0, r5
 800fb0e:	47b8      	blx	r7
 800fb10:	3001      	adds	r0, #1
 800fb12:	f43f ae78 	beq.w	800f806 <_printf_float+0xb6>
 800fb16:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fb1a:	4631      	mov	r1, r6
 800fb1c:	4628      	mov	r0, r5
 800fb1e:	47b8      	blx	r7
 800fb20:	3001      	adds	r0, #1
 800fb22:	f43f ae70 	beq.w	800f806 <_printf_float+0xb6>
 800fb26:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800fb2a:	2200      	movs	r2, #0
 800fb2c:	2300      	movs	r3, #0
 800fb2e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fb32:	f7f0 ffd1 	bl	8000ad8 <__aeabi_dcmpeq>
 800fb36:	b9c0      	cbnz	r0, 800fb6a <_printf_float+0x41a>
 800fb38:	4653      	mov	r3, sl
 800fb3a:	f108 0201 	add.w	r2, r8, #1
 800fb3e:	4631      	mov	r1, r6
 800fb40:	4628      	mov	r0, r5
 800fb42:	47b8      	blx	r7
 800fb44:	3001      	adds	r0, #1
 800fb46:	d10c      	bne.n	800fb62 <_printf_float+0x412>
 800fb48:	e65d      	b.n	800f806 <_printf_float+0xb6>
 800fb4a:	2301      	movs	r3, #1
 800fb4c:	465a      	mov	r2, fp
 800fb4e:	4631      	mov	r1, r6
 800fb50:	4628      	mov	r0, r5
 800fb52:	47b8      	blx	r7
 800fb54:	3001      	adds	r0, #1
 800fb56:	f43f ae56 	beq.w	800f806 <_printf_float+0xb6>
 800fb5a:	f108 0801 	add.w	r8, r8, #1
 800fb5e:	45d0      	cmp	r8, sl
 800fb60:	dbf3      	blt.n	800fb4a <_printf_float+0x3fa>
 800fb62:	464b      	mov	r3, r9
 800fb64:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800fb68:	e6df      	b.n	800f92a <_printf_float+0x1da>
 800fb6a:	f04f 0800 	mov.w	r8, #0
 800fb6e:	f104 0b1a 	add.w	fp, r4, #26
 800fb72:	e7f4      	b.n	800fb5e <_printf_float+0x40e>
 800fb74:	2301      	movs	r3, #1
 800fb76:	4642      	mov	r2, r8
 800fb78:	e7e1      	b.n	800fb3e <_printf_float+0x3ee>
 800fb7a:	2301      	movs	r3, #1
 800fb7c:	464a      	mov	r2, r9
 800fb7e:	4631      	mov	r1, r6
 800fb80:	4628      	mov	r0, r5
 800fb82:	47b8      	blx	r7
 800fb84:	3001      	adds	r0, #1
 800fb86:	f43f ae3e 	beq.w	800f806 <_printf_float+0xb6>
 800fb8a:	f108 0801 	add.w	r8, r8, #1
 800fb8e:	68e3      	ldr	r3, [r4, #12]
 800fb90:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800fb92:	1a5b      	subs	r3, r3, r1
 800fb94:	4543      	cmp	r3, r8
 800fb96:	dcf0      	bgt.n	800fb7a <_printf_float+0x42a>
 800fb98:	e6fc      	b.n	800f994 <_printf_float+0x244>
 800fb9a:	f04f 0800 	mov.w	r8, #0
 800fb9e:	f104 0919 	add.w	r9, r4, #25
 800fba2:	e7f4      	b.n	800fb8e <_printf_float+0x43e>

0800fba4 <_printf_common>:
 800fba4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fba8:	4616      	mov	r6, r2
 800fbaa:	4698      	mov	r8, r3
 800fbac:	688a      	ldr	r2, [r1, #8]
 800fbae:	690b      	ldr	r3, [r1, #16]
 800fbb0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800fbb4:	4293      	cmp	r3, r2
 800fbb6:	bfb8      	it	lt
 800fbb8:	4613      	movlt	r3, r2
 800fbba:	6033      	str	r3, [r6, #0]
 800fbbc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800fbc0:	4607      	mov	r7, r0
 800fbc2:	460c      	mov	r4, r1
 800fbc4:	b10a      	cbz	r2, 800fbca <_printf_common+0x26>
 800fbc6:	3301      	adds	r3, #1
 800fbc8:	6033      	str	r3, [r6, #0]
 800fbca:	6823      	ldr	r3, [r4, #0]
 800fbcc:	0699      	lsls	r1, r3, #26
 800fbce:	bf42      	ittt	mi
 800fbd0:	6833      	ldrmi	r3, [r6, #0]
 800fbd2:	3302      	addmi	r3, #2
 800fbd4:	6033      	strmi	r3, [r6, #0]
 800fbd6:	6825      	ldr	r5, [r4, #0]
 800fbd8:	f015 0506 	ands.w	r5, r5, #6
 800fbdc:	d106      	bne.n	800fbec <_printf_common+0x48>
 800fbde:	f104 0a19 	add.w	sl, r4, #25
 800fbe2:	68e3      	ldr	r3, [r4, #12]
 800fbe4:	6832      	ldr	r2, [r6, #0]
 800fbe6:	1a9b      	subs	r3, r3, r2
 800fbe8:	42ab      	cmp	r3, r5
 800fbea:	dc26      	bgt.n	800fc3a <_printf_common+0x96>
 800fbec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800fbf0:	6822      	ldr	r2, [r4, #0]
 800fbf2:	3b00      	subs	r3, #0
 800fbf4:	bf18      	it	ne
 800fbf6:	2301      	movne	r3, #1
 800fbf8:	0692      	lsls	r2, r2, #26
 800fbfa:	d42b      	bmi.n	800fc54 <_printf_common+0xb0>
 800fbfc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800fc00:	4641      	mov	r1, r8
 800fc02:	4638      	mov	r0, r7
 800fc04:	47c8      	blx	r9
 800fc06:	3001      	adds	r0, #1
 800fc08:	d01e      	beq.n	800fc48 <_printf_common+0xa4>
 800fc0a:	6823      	ldr	r3, [r4, #0]
 800fc0c:	6922      	ldr	r2, [r4, #16]
 800fc0e:	f003 0306 	and.w	r3, r3, #6
 800fc12:	2b04      	cmp	r3, #4
 800fc14:	bf02      	ittt	eq
 800fc16:	68e5      	ldreq	r5, [r4, #12]
 800fc18:	6833      	ldreq	r3, [r6, #0]
 800fc1a:	1aed      	subeq	r5, r5, r3
 800fc1c:	68a3      	ldr	r3, [r4, #8]
 800fc1e:	bf0c      	ite	eq
 800fc20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800fc24:	2500      	movne	r5, #0
 800fc26:	4293      	cmp	r3, r2
 800fc28:	bfc4      	itt	gt
 800fc2a:	1a9b      	subgt	r3, r3, r2
 800fc2c:	18ed      	addgt	r5, r5, r3
 800fc2e:	2600      	movs	r6, #0
 800fc30:	341a      	adds	r4, #26
 800fc32:	42b5      	cmp	r5, r6
 800fc34:	d11a      	bne.n	800fc6c <_printf_common+0xc8>
 800fc36:	2000      	movs	r0, #0
 800fc38:	e008      	b.n	800fc4c <_printf_common+0xa8>
 800fc3a:	2301      	movs	r3, #1
 800fc3c:	4652      	mov	r2, sl
 800fc3e:	4641      	mov	r1, r8
 800fc40:	4638      	mov	r0, r7
 800fc42:	47c8      	blx	r9
 800fc44:	3001      	adds	r0, #1
 800fc46:	d103      	bne.n	800fc50 <_printf_common+0xac>
 800fc48:	f04f 30ff 	mov.w	r0, #4294967295
 800fc4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fc50:	3501      	adds	r5, #1
 800fc52:	e7c6      	b.n	800fbe2 <_printf_common+0x3e>
 800fc54:	18e1      	adds	r1, r4, r3
 800fc56:	1c5a      	adds	r2, r3, #1
 800fc58:	2030      	movs	r0, #48	@ 0x30
 800fc5a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800fc5e:	4422      	add	r2, r4
 800fc60:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800fc64:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800fc68:	3302      	adds	r3, #2
 800fc6a:	e7c7      	b.n	800fbfc <_printf_common+0x58>
 800fc6c:	2301      	movs	r3, #1
 800fc6e:	4622      	mov	r2, r4
 800fc70:	4641      	mov	r1, r8
 800fc72:	4638      	mov	r0, r7
 800fc74:	47c8      	blx	r9
 800fc76:	3001      	adds	r0, #1
 800fc78:	d0e6      	beq.n	800fc48 <_printf_common+0xa4>
 800fc7a:	3601      	adds	r6, #1
 800fc7c:	e7d9      	b.n	800fc32 <_printf_common+0x8e>
	...

0800fc80 <_printf_i>:
 800fc80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800fc84:	7e0f      	ldrb	r7, [r1, #24]
 800fc86:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800fc88:	2f78      	cmp	r7, #120	@ 0x78
 800fc8a:	4691      	mov	r9, r2
 800fc8c:	4680      	mov	r8, r0
 800fc8e:	460c      	mov	r4, r1
 800fc90:	469a      	mov	sl, r3
 800fc92:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800fc96:	d807      	bhi.n	800fca8 <_printf_i+0x28>
 800fc98:	2f62      	cmp	r7, #98	@ 0x62
 800fc9a:	d80a      	bhi.n	800fcb2 <_printf_i+0x32>
 800fc9c:	2f00      	cmp	r7, #0
 800fc9e:	f000 80d1 	beq.w	800fe44 <_printf_i+0x1c4>
 800fca2:	2f58      	cmp	r7, #88	@ 0x58
 800fca4:	f000 80b8 	beq.w	800fe18 <_printf_i+0x198>
 800fca8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800fcac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800fcb0:	e03a      	b.n	800fd28 <_printf_i+0xa8>
 800fcb2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800fcb6:	2b15      	cmp	r3, #21
 800fcb8:	d8f6      	bhi.n	800fca8 <_printf_i+0x28>
 800fcba:	a101      	add	r1, pc, #4	@ (adr r1, 800fcc0 <_printf_i+0x40>)
 800fcbc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800fcc0:	0800fd19 	.word	0x0800fd19
 800fcc4:	0800fd2d 	.word	0x0800fd2d
 800fcc8:	0800fca9 	.word	0x0800fca9
 800fccc:	0800fca9 	.word	0x0800fca9
 800fcd0:	0800fca9 	.word	0x0800fca9
 800fcd4:	0800fca9 	.word	0x0800fca9
 800fcd8:	0800fd2d 	.word	0x0800fd2d
 800fcdc:	0800fca9 	.word	0x0800fca9
 800fce0:	0800fca9 	.word	0x0800fca9
 800fce4:	0800fca9 	.word	0x0800fca9
 800fce8:	0800fca9 	.word	0x0800fca9
 800fcec:	0800fe2b 	.word	0x0800fe2b
 800fcf0:	0800fd57 	.word	0x0800fd57
 800fcf4:	0800fde5 	.word	0x0800fde5
 800fcf8:	0800fca9 	.word	0x0800fca9
 800fcfc:	0800fca9 	.word	0x0800fca9
 800fd00:	0800fe4d 	.word	0x0800fe4d
 800fd04:	0800fca9 	.word	0x0800fca9
 800fd08:	0800fd57 	.word	0x0800fd57
 800fd0c:	0800fca9 	.word	0x0800fca9
 800fd10:	0800fca9 	.word	0x0800fca9
 800fd14:	0800fded 	.word	0x0800fded
 800fd18:	6833      	ldr	r3, [r6, #0]
 800fd1a:	1d1a      	adds	r2, r3, #4
 800fd1c:	681b      	ldr	r3, [r3, #0]
 800fd1e:	6032      	str	r2, [r6, #0]
 800fd20:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800fd24:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800fd28:	2301      	movs	r3, #1
 800fd2a:	e09c      	b.n	800fe66 <_printf_i+0x1e6>
 800fd2c:	6833      	ldr	r3, [r6, #0]
 800fd2e:	6820      	ldr	r0, [r4, #0]
 800fd30:	1d19      	adds	r1, r3, #4
 800fd32:	6031      	str	r1, [r6, #0]
 800fd34:	0606      	lsls	r6, r0, #24
 800fd36:	d501      	bpl.n	800fd3c <_printf_i+0xbc>
 800fd38:	681d      	ldr	r5, [r3, #0]
 800fd3a:	e003      	b.n	800fd44 <_printf_i+0xc4>
 800fd3c:	0645      	lsls	r5, r0, #25
 800fd3e:	d5fb      	bpl.n	800fd38 <_printf_i+0xb8>
 800fd40:	f9b3 5000 	ldrsh.w	r5, [r3]
 800fd44:	2d00      	cmp	r5, #0
 800fd46:	da03      	bge.n	800fd50 <_printf_i+0xd0>
 800fd48:	232d      	movs	r3, #45	@ 0x2d
 800fd4a:	426d      	negs	r5, r5
 800fd4c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fd50:	4858      	ldr	r0, [pc, #352]	@ (800feb4 <_printf_i+0x234>)
 800fd52:	230a      	movs	r3, #10
 800fd54:	e011      	b.n	800fd7a <_printf_i+0xfa>
 800fd56:	6821      	ldr	r1, [r4, #0]
 800fd58:	6833      	ldr	r3, [r6, #0]
 800fd5a:	0608      	lsls	r0, r1, #24
 800fd5c:	f853 5b04 	ldr.w	r5, [r3], #4
 800fd60:	d402      	bmi.n	800fd68 <_printf_i+0xe8>
 800fd62:	0649      	lsls	r1, r1, #25
 800fd64:	bf48      	it	mi
 800fd66:	b2ad      	uxthmi	r5, r5
 800fd68:	2f6f      	cmp	r7, #111	@ 0x6f
 800fd6a:	4852      	ldr	r0, [pc, #328]	@ (800feb4 <_printf_i+0x234>)
 800fd6c:	6033      	str	r3, [r6, #0]
 800fd6e:	bf14      	ite	ne
 800fd70:	230a      	movne	r3, #10
 800fd72:	2308      	moveq	r3, #8
 800fd74:	2100      	movs	r1, #0
 800fd76:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800fd7a:	6866      	ldr	r6, [r4, #4]
 800fd7c:	60a6      	str	r6, [r4, #8]
 800fd7e:	2e00      	cmp	r6, #0
 800fd80:	db05      	blt.n	800fd8e <_printf_i+0x10e>
 800fd82:	6821      	ldr	r1, [r4, #0]
 800fd84:	432e      	orrs	r6, r5
 800fd86:	f021 0104 	bic.w	r1, r1, #4
 800fd8a:	6021      	str	r1, [r4, #0]
 800fd8c:	d04b      	beq.n	800fe26 <_printf_i+0x1a6>
 800fd8e:	4616      	mov	r6, r2
 800fd90:	fbb5 f1f3 	udiv	r1, r5, r3
 800fd94:	fb03 5711 	mls	r7, r3, r1, r5
 800fd98:	5dc7      	ldrb	r7, [r0, r7]
 800fd9a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800fd9e:	462f      	mov	r7, r5
 800fda0:	42bb      	cmp	r3, r7
 800fda2:	460d      	mov	r5, r1
 800fda4:	d9f4      	bls.n	800fd90 <_printf_i+0x110>
 800fda6:	2b08      	cmp	r3, #8
 800fda8:	d10b      	bne.n	800fdc2 <_printf_i+0x142>
 800fdaa:	6823      	ldr	r3, [r4, #0]
 800fdac:	07df      	lsls	r7, r3, #31
 800fdae:	d508      	bpl.n	800fdc2 <_printf_i+0x142>
 800fdb0:	6923      	ldr	r3, [r4, #16]
 800fdb2:	6861      	ldr	r1, [r4, #4]
 800fdb4:	4299      	cmp	r1, r3
 800fdb6:	bfde      	ittt	le
 800fdb8:	2330      	movle	r3, #48	@ 0x30
 800fdba:	f806 3c01 	strble.w	r3, [r6, #-1]
 800fdbe:	f106 36ff 	addle.w	r6, r6, #4294967295
 800fdc2:	1b92      	subs	r2, r2, r6
 800fdc4:	6122      	str	r2, [r4, #16]
 800fdc6:	f8cd a000 	str.w	sl, [sp]
 800fdca:	464b      	mov	r3, r9
 800fdcc:	aa03      	add	r2, sp, #12
 800fdce:	4621      	mov	r1, r4
 800fdd0:	4640      	mov	r0, r8
 800fdd2:	f7ff fee7 	bl	800fba4 <_printf_common>
 800fdd6:	3001      	adds	r0, #1
 800fdd8:	d14a      	bne.n	800fe70 <_printf_i+0x1f0>
 800fdda:	f04f 30ff 	mov.w	r0, #4294967295
 800fdde:	b004      	add	sp, #16
 800fde0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fde4:	6823      	ldr	r3, [r4, #0]
 800fde6:	f043 0320 	orr.w	r3, r3, #32
 800fdea:	6023      	str	r3, [r4, #0]
 800fdec:	4832      	ldr	r0, [pc, #200]	@ (800feb8 <_printf_i+0x238>)
 800fdee:	2778      	movs	r7, #120	@ 0x78
 800fdf0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800fdf4:	6823      	ldr	r3, [r4, #0]
 800fdf6:	6831      	ldr	r1, [r6, #0]
 800fdf8:	061f      	lsls	r7, r3, #24
 800fdfa:	f851 5b04 	ldr.w	r5, [r1], #4
 800fdfe:	d402      	bmi.n	800fe06 <_printf_i+0x186>
 800fe00:	065f      	lsls	r7, r3, #25
 800fe02:	bf48      	it	mi
 800fe04:	b2ad      	uxthmi	r5, r5
 800fe06:	6031      	str	r1, [r6, #0]
 800fe08:	07d9      	lsls	r1, r3, #31
 800fe0a:	bf44      	itt	mi
 800fe0c:	f043 0320 	orrmi.w	r3, r3, #32
 800fe10:	6023      	strmi	r3, [r4, #0]
 800fe12:	b11d      	cbz	r5, 800fe1c <_printf_i+0x19c>
 800fe14:	2310      	movs	r3, #16
 800fe16:	e7ad      	b.n	800fd74 <_printf_i+0xf4>
 800fe18:	4826      	ldr	r0, [pc, #152]	@ (800feb4 <_printf_i+0x234>)
 800fe1a:	e7e9      	b.n	800fdf0 <_printf_i+0x170>
 800fe1c:	6823      	ldr	r3, [r4, #0]
 800fe1e:	f023 0320 	bic.w	r3, r3, #32
 800fe22:	6023      	str	r3, [r4, #0]
 800fe24:	e7f6      	b.n	800fe14 <_printf_i+0x194>
 800fe26:	4616      	mov	r6, r2
 800fe28:	e7bd      	b.n	800fda6 <_printf_i+0x126>
 800fe2a:	6833      	ldr	r3, [r6, #0]
 800fe2c:	6825      	ldr	r5, [r4, #0]
 800fe2e:	6961      	ldr	r1, [r4, #20]
 800fe30:	1d18      	adds	r0, r3, #4
 800fe32:	6030      	str	r0, [r6, #0]
 800fe34:	062e      	lsls	r6, r5, #24
 800fe36:	681b      	ldr	r3, [r3, #0]
 800fe38:	d501      	bpl.n	800fe3e <_printf_i+0x1be>
 800fe3a:	6019      	str	r1, [r3, #0]
 800fe3c:	e002      	b.n	800fe44 <_printf_i+0x1c4>
 800fe3e:	0668      	lsls	r0, r5, #25
 800fe40:	d5fb      	bpl.n	800fe3a <_printf_i+0x1ba>
 800fe42:	8019      	strh	r1, [r3, #0]
 800fe44:	2300      	movs	r3, #0
 800fe46:	6123      	str	r3, [r4, #16]
 800fe48:	4616      	mov	r6, r2
 800fe4a:	e7bc      	b.n	800fdc6 <_printf_i+0x146>
 800fe4c:	6833      	ldr	r3, [r6, #0]
 800fe4e:	1d1a      	adds	r2, r3, #4
 800fe50:	6032      	str	r2, [r6, #0]
 800fe52:	681e      	ldr	r6, [r3, #0]
 800fe54:	6862      	ldr	r2, [r4, #4]
 800fe56:	2100      	movs	r1, #0
 800fe58:	4630      	mov	r0, r6
 800fe5a:	f7f0 f9c1 	bl	80001e0 <memchr>
 800fe5e:	b108      	cbz	r0, 800fe64 <_printf_i+0x1e4>
 800fe60:	1b80      	subs	r0, r0, r6
 800fe62:	6060      	str	r0, [r4, #4]
 800fe64:	6863      	ldr	r3, [r4, #4]
 800fe66:	6123      	str	r3, [r4, #16]
 800fe68:	2300      	movs	r3, #0
 800fe6a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fe6e:	e7aa      	b.n	800fdc6 <_printf_i+0x146>
 800fe70:	6923      	ldr	r3, [r4, #16]
 800fe72:	4632      	mov	r2, r6
 800fe74:	4649      	mov	r1, r9
 800fe76:	4640      	mov	r0, r8
 800fe78:	47d0      	blx	sl
 800fe7a:	3001      	adds	r0, #1
 800fe7c:	d0ad      	beq.n	800fdda <_printf_i+0x15a>
 800fe7e:	6823      	ldr	r3, [r4, #0]
 800fe80:	079b      	lsls	r3, r3, #30
 800fe82:	d413      	bmi.n	800feac <_printf_i+0x22c>
 800fe84:	68e0      	ldr	r0, [r4, #12]
 800fe86:	9b03      	ldr	r3, [sp, #12]
 800fe88:	4298      	cmp	r0, r3
 800fe8a:	bfb8      	it	lt
 800fe8c:	4618      	movlt	r0, r3
 800fe8e:	e7a6      	b.n	800fdde <_printf_i+0x15e>
 800fe90:	2301      	movs	r3, #1
 800fe92:	4632      	mov	r2, r6
 800fe94:	4649      	mov	r1, r9
 800fe96:	4640      	mov	r0, r8
 800fe98:	47d0      	blx	sl
 800fe9a:	3001      	adds	r0, #1
 800fe9c:	d09d      	beq.n	800fdda <_printf_i+0x15a>
 800fe9e:	3501      	adds	r5, #1
 800fea0:	68e3      	ldr	r3, [r4, #12]
 800fea2:	9903      	ldr	r1, [sp, #12]
 800fea4:	1a5b      	subs	r3, r3, r1
 800fea6:	42ab      	cmp	r3, r5
 800fea8:	dcf2      	bgt.n	800fe90 <_printf_i+0x210>
 800feaa:	e7eb      	b.n	800fe84 <_printf_i+0x204>
 800feac:	2500      	movs	r5, #0
 800feae:	f104 0619 	add.w	r6, r4, #25
 800feb2:	e7f5      	b.n	800fea0 <_printf_i+0x220>
 800feb4:	08014b14 	.word	0x08014b14
 800feb8:	08014b25 	.word	0x08014b25

0800febc <_scanf_float>:
 800febc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fec0:	b087      	sub	sp, #28
 800fec2:	4691      	mov	r9, r2
 800fec4:	9303      	str	r3, [sp, #12]
 800fec6:	688b      	ldr	r3, [r1, #8]
 800fec8:	1e5a      	subs	r2, r3, #1
 800feca:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800fece:	bf81      	itttt	hi
 800fed0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800fed4:	eb03 0b05 	addhi.w	fp, r3, r5
 800fed8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800fedc:	608b      	strhi	r3, [r1, #8]
 800fede:	680b      	ldr	r3, [r1, #0]
 800fee0:	460a      	mov	r2, r1
 800fee2:	f04f 0500 	mov.w	r5, #0
 800fee6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800feea:	f842 3b1c 	str.w	r3, [r2], #28
 800feee:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800fef2:	4680      	mov	r8, r0
 800fef4:	460c      	mov	r4, r1
 800fef6:	bf98      	it	ls
 800fef8:	f04f 0b00 	movls.w	fp, #0
 800fefc:	9201      	str	r2, [sp, #4]
 800fefe:	4616      	mov	r6, r2
 800ff00:	46aa      	mov	sl, r5
 800ff02:	462f      	mov	r7, r5
 800ff04:	9502      	str	r5, [sp, #8]
 800ff06:	68a2      	ldr	r2, [r4, #8]
 800ff08:	b15a      	cbz	r2, 800ff22 <_scanf_float+0x66>
 800ff0a:	f8d9 3000 	ldr.w	r3, [r9]
 800ff0e:	781b      	ldrb	r3, [r3, #0]
 800ff10:	2b4e      	cmp	r3, #78	@ 0x4e
 800ff12:	d863      	bhi.n	800ffdc <_scanf_float+0x120>
 800ff14:	2b40      	cmp	r3, #64	@ 0x40
 800ff16:	d83b      	bhi.n	800ff90 <_scanf_float+0xd4>
 800ff18:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800ff1c:	b2c8      	uxtb	r0, r1
 800ff1e:	280e      	cmp	r0, #14
 800ff20:	d939      	bls.n	800ff96 <_scanf_float+0xda>
 800ff22:	b11f      	cbz	r7, 800ff2c <_scanf_float+0x70>
 800ff24:	6823      	ldr	r3, [r4, #0]
 800ff26:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ff2a:	6023      	str	r3, [r4, #0]
 800ff2c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ff30:	f1ba 0f01 	cmp.w	sl, #1
 800ff34:	f200 8114 	bhi.w	8010160 <_scanf_float+0x2a4>
 800ff38:	9b01      	ldr	r3, [sp, #4]
 800ff3a:	429e      	cmp	r6, r3
 800ff3c:	f200 8105 	bhi.w	801014a <_scanf_float+0x28e>
 800ff40:	2001      	movs	r0, #1
 800ff42:	b007      	add	sp, #28
 800ff44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff48:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800ff4c:	2a0d      	cmp	r2, #13
 800ff4e:	d8e8      	bhi.n	800ff22 <_scanf_float+0x66>
 800ff50:	a101      	add	r1, pc, #4	@ (adr r1, 800ff58 <_scanf_float+0x9c>)
 800ff52:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800ff56:	bf00      	nop
 800ff58:	080100a1 	.word	0x080100a1
 800ff5c:	0800ff23 	.word	0x0800ff23
 800ff60:	0800ff23 	.word	0x0800ff23
 800ff64:	0800ff23 	.word	0x0800ff23
 800ff68:	080100fd 	.word	0x080100fd
 800ff6c:	080100d7 	.word	0x080100d7
 800ff70:	0800ff23 	.word	0x0800ff23
 800ff74:	0800ff23 	.word	0x0800ff23
 800ff78:	080100af 	.word	0x080100af
 800ff7c:	0800ff23 	.word	0x0800ff23
 800ff80:	0800ff23 	.word	0x0800ff23
 800ff84:	0800ff23 	.word	0x0800ff23
 800ff88:	0800ff23 	.word	0x0800ff23
 800ff8c:	0801006b 	.word	0x0801006b
 800ff90:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800ff94:	e7da      	b.n	800ff4c <_scanf_float+0x90>
 800ff96:	290e      	cmp	r1, #14
 800ff98:	d8c3      	bhi.n	800ff22 <_scanf_float+0x66>
 800ff9a:	a001      	add	r0, pc, #4	@ (adr r0, 800ffa0 <_scanf_float+0xe4>)
 800ff9c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800ffa0:	0801005b 	.word	0x0801005b
 800ffa4:	0800ff23 	.word	0x0800ff23
 800ffa8:	0801005b 	.word	0x0801005b
 800ffac:	080100eb 	.word	0x080100eb
 800ffb0:	0800ff23 	.word	0x0800ff23
 800ffb4:	0800fffd 	.word	0x0800fffd
 800ffb8:	08010041 	.word	0x08010041
 800ffbc:	08010041 	.word	0x08010041
 800ffc0:	08010041 	.word	0x08010041
 800ffc4:	08010041 	.word	0x08010041
 800ffc8:	08010041 	.word	0x08010041
 800ffcc:	08010041 	.word	0x08010041
 800ffd0:	08010041 	.word	0x08010041
 800ffd4:	08010041 	.word	0x08010041
 800ffd8:	08010041 	.word	0x08010041
 800ffdc:	2b6e      	cmp	r3, #110	@ 0x6e
 800ffde:	d809      	bhi.n	800fff4 <_scanf_float+0x138>
 800ffe0:	2b60      	cmp	r3, #96	@ 0x60
 800ffe2:	d8b1      	bhi.n	800ff48 <_scanf_float+0x8c>
 800ffe4:	2b54      	cmp	r3, #84	@ 0x54
 800ffe6:	d07b      	beq.n	80100e0 <_scanf_float+0x224>
 800ffe8:	2b59      	cmp	r3, #89	@ 0x59
 800ffea:	d19a      	bne.n	800ff22 <_scanf_float+0x66>
 800ffec:	2d07      	cmp	r5, #7
 800ffee:	d198      	bne.n	800ff22 <_scanf_float+0x66>
 800fff0:	2508      	movs	r5, #8
 800fff2:	e02f      	b.n	8010054 <_scanf_float+0x198>
 800fff4:	2b74      	cmp	r3, #116	@ 0x74
 800fff6:	d073      	beq.n	80100e0 <_scanf_float+0x224>
 800fff8:	2b79      	cmp	r3, #121	@ 0x79
 800fffa:	e7f6      	b.n	800ffea <_scanf_float+0x12e>
 800fffc:	6821      	ldr	r1, [r4, #0]
 800fffe:	05c8      	lsls	r0, r1, #23
 8010000:	d51e      	bpl.n	8010040 <_scanf_float+0x184>
 8010002:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8010006:	6021      	str	r1, [r4, #0]
 8010008:	3701      	adds	r7, #1
 801000a:	f1bb 0f00 	cmp.w	fp, #0
 801000e:	d003      	beq.n	8010018 <_scanf_float+0x15c>
 8010010:	3201      	adds	r2, #1
 8010012:	f10b 3bff 	add.w	fp, fp, #4294967295
 8010016:	60a2      	str	r2, [r4, #8]
 8010018:	68a3      	ldr	r3, [r4, #8]
 801001a:	3b01      	subs	r3, #1
 801001c:	60a3      	str	r3, [r4, #8]
 801001e:	6923      	ldr	r3, [r4, #16]
 8010020:	3301      	adds	r3, #1
 8010022:	6123      	str	r3, [r4, #16]
 8010024:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8010028:	3b01      	subs	r3, #1
 801002a:	2b00      	cmp	r3, #0
 801002c:	f8c9 3004 	str.w	r3, [r9, #4]
 8010030:	f340 8082 	ble.w	8010138 <_scanf_float+0x27c>
 8010034:	f8d9 3000 	ldr.w	r3, [r9]
 8010038:	3301      	adds	r3, #1
 801003a:	f8c9 3000 	str.w	r3, [r9]
 801003e:	e762      	b.n	800ff06 <_scanf_float+0x4a>
 8010040:	eb1a 0105 	adds.w	r1, sl, r5
 8010044:	f47f af6d 	bne.w	800ff22 <_scanf_float+0x66>
 8010048:	6822      	ldr	r2, [r4, #0]
 801004a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 801004e:	6022      	str	r2, [r4, #0]
 8010050:	460d      	mov	r5, r1
 8010052:	468a      	mov	sl, r1
 8010054:	f806 3b01 	strb.w	r3, [r6], #1
 8010058:	e7de      	b.n	8010018 <_scanf_float+0x15c>
 801005a:	6822      	ldr	r2, [r4, #0]
 801005c:	0610      	lsls	r0, r2, #24
 801005e:	f57f af60 	bpl.w	800ff22 <_scanf_float+0x66>
 8010062:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8010066:	6022      	str	r2, [r4, #0]
 8010068:	e7f4      	b.n	8010054 <_scanf_float+0x198>
 801006a:	f1ba 0f00 	cmp.w	sl, #0
 801006e:	d10c      	bne.n	801008a <_scanf_float+0x1ce>
 8010070:	b977      	cbnz	r7, 8010090 <_scanf_float+0x1d4>
 8010072:	6822      	ldr	r2, [r4, #0]
 8010074:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8010078:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801007c:	d108      	bne.n	8010090 <_scanf_float+0x1d4>
 801007e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8010082:	6022      	str	r2, [r4, #0]
 8010084:	f04f 0a01 	mov.w	sl, #1
 8010088:	e7e4      	b.n	8010054 <_scanf_float+0x198>
 801008a:	f1ba 0f02 	cmp.w	sl, #2
 801008e:	d050      	beq.n	8010132 <_scanf_float+0x276>
 8010090:	2d01      	cmp	r5, #1
 8010092:	d002      	beq.n	801009a <_scanf_float+0x1de>
 8010094:	2d04      	cmp	r5, #4
 8010096:	f47f af44 	bne.w	800ff22 <_scanf_float+0x66>
 801009a:	3501      	adds	r5, #1
 801009c:	b2ed      	uxtb	r5, r5
 801009e:	e7d9      	b.n	8010054 <_scanf_float+0x198>
 80100a0:	f1ba 0f01 	cmp.w	sl, #1
 80100a4:	f47f af3d 	bne.w	800ff22 <_scanf_float+0x66>
 80100a8:	f04f 0a02 	mov.w	sl, #2
 80100ac:	e7d2      	b.n	8010054 <_scanf_float+0x198>
 80100ae:	b975      	cbnz	r5, 80100ce <_scanf_float+0x212>
 80100b0:	2f00      	cmp	r7, #0
 80100b2:	f47f af37 	bne.w	800ff24 <_scanf_float+0x68>
 80100b6:	6822      	ldr	r2, [r4, #0]
 80100b8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80100bc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80100c0:	f040 8103 	bne.w	80102ca <_scanf_float+0x40e>
 80100c4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80100c8:	6022      	str	r2, [r4, #0]
 80100ca:	2501      	movs	r5, #1
 80100cc:	e7c2      	b.n	8010054 <_scanf_float+0x198>
 80100ce:	2d03      	cmp	r5, #3
 80100d0:	d0e3      	beq.n	801009a <_scanf_float+0x1de>
 80100d2:	2d05      	cmp	r5, #5
 80100d4:	e7df      	b.n	8010096 <_scanf_float+0x1da>
 80100d6:	2d02      	cmp	r5, #2
 80100d8:	f47f af23 	bne.w	800ff22 <_scanf_float+0x66>
 80100dc:	2503      	movs	r5, #3
 80100de:	e7b9      	b.n	8010054 <_scanf_float+0x198>
 80100e0:	2d06      	cmp	r5, #6
 80100e2:	f47f af1e 	bne.w	800ff22 <_scanf_float+0x66>
 80100e6:	2507      	movs	r5, #7
 80100e8:	e7b4      	b.n	8010054 <_scanf_float+0x198>
 80100ea:	6822      	ldr	r2, [r4, #0]
 80100ec:	0591      	lsls	r1, r2, #22
 80100ee:	f57f af18 	bpl.w	800ff22 <_scanf_float+0x66>
 80100f2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80100f6:	6022      	str	r2, [r4, #0]
 80100f8:	9702      	str	r7, [sp, #8]
 80100fa:	e7ab      	b.n	8010054 <_scanf_float+0x198>
 80100fc:	6822      	ldr	r2, [r4, #0]
 80100fe:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8010102:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8010106:	d005      	beq.n	8010114 <_scanf_float+0x258>
 8010108:	0550      	lsls	r0, r2, #21
 801010a:	f57f af0a 	bpl.w	800ff22 <_scanf_float+0x66>
 801010e:	2f00      	cmp	r7, #0
 8010110:	f000 80db 	beq.w	80102ca <_scanf_float+0x40e>
 8010114:	0591      	lsls	r1, r2, #22
 8010116:	bf58      	it	pl
 8010118:	9902      	ldrpl	r1, [sp, #8]
 801011a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801011e:	bf58      	it	pl
 8010120:	1a79      	subpl	r1, r7, r1
 8010122:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8010126:	bf58      	it	pl
 8010128:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 801012c:	6022      	str	r2, [r4, #0]
 801012e:	2700      	movs	r7, #0
 8010130:	e790      	b.n	8010054 <_scanf_float+0x198>
 8010132:	f04f 0a03 	mov.w	sl, #3
 8010136:	e78d      	b.n	8010054 <_scanf_float+0x198>
 8010138:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801013c:	4649      	mov	r1, r9
 801013e:	4640      	mov	r0, r8
 8010140:	4798      	blx	r3
 8010142:	2800      	cmp	r0, #0
 8010144:	f43f aedf 	beq.w	800ff06 <_scanf_float+0x4a>
 8010148:	e6eb      	b.n	800ff22 <_scanf_float+0x66>
 801014a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801014e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8010152:	464a      	mov	r2, r9
 8010154:	4640      	mov	r0, r8
 8010156:	4798      	blx	r3
 8010158:	6923      	ldr	r3, [r4, #16]
 801015a:	3b01      	subs	r3, #1
 801015c:	6123      	str	r3, [r4, #16]
 801015e:	e6eb      	b.n	800ff38 <_scanf_float+0x7c>
 8010160:	1e6b      	subs	r3, r5, #1
 8010162:	2b06      	cmp	r3, #6
 8010164:	d824      	bhi.n	80101b0 <_scanf_float+0x2f4>
 8010166:	2d02      	cmp	r5, #2
 8010168:	d836      	bhi.n	80101d8 <_scanf_float+0x31c>
 801016a:	9b01      	ldr	r3, [sp, #4]
 801016c:	429e      	cmp	r6, r3
 801016e:	f67f aee7 	bls.w	800ff40 <_scanf_float+0x84>
 8010172:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8010176:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801017a:	464a      	mov	r2, r9
 801017c:	4640      	mov	r0, r8
 801017e:	4798      	blx	r3
 8010180:	6923      	ldr	r3, [r4, #16]
 8010182:	3b01      	subs	r3, #1
 8010184:	6123      	str	r3, [r4, #16]
 8010186:	e7f0      	b.n	801016a <_scanf_float+0x2ae>
 8010188:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801018c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8010190:	464a      	mov	r2, r9
 8010192:	4640      	mov	r0, r8
 8010194:	4798      	blx	r3
 8010196:	6923      	ldr	r3, [r4, #16]
 8010198:	3b01      	subs	r3, #1
 801019a:	6123      	str	r3, [r4, #16]
 801019c:	f10a 3aff 	add.w	sl, sl, #4294967295
 80101a0:	fa5f fa8a 	uxtb.w	sl, sl
 80101a4:	f1ba 0f02 	cmp.w	sl, #2
 80101a8:	d1ee      	bne.n	8010188 <_scanf_float+0x2cc>
 80101aa:	3d03      	subs	r5, #3
 80101ac:	b2ed      	uxtb	r5, r5
 80101ae:	1b76      	subs	r6, r6, r5
 80101b0:	6823      	ldr	r3, [r4, #0]
 80101b2:	05da      	lsls	r2, r3, #23
 80101b4:	d530      	bpl.n	8010218 <_scanf_float+0x35c>
 80101b6:	055b      	lsls	r3, r3, #21
 80101b8:	d511      	bpl.n	80101de <_scanf_float+0x322>
 80101ba:	9b01      	ldr	r3, [sp, #4]
 80101bc:	429e      	cmp	r6, r3
 80101be:	f67f aebf 	bls.w	800ff40 <_scanf_float+0x84>
 80101c2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80101c6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80101ca:	464a      	mov	r2, r9
 80101cc:	4640      	mov	r0, r8
 80101ce:	4798      	blx	r3
 80101d0:	6923      	ldr	r3, [r4, #16]
 80101d2:	3b01      	subs	r3, #1
 80101d4:	6123      	str	r3, [r4, #16]
 80101d6:	e7f0      	b.n	80101ba <_scanf_float+0x2fe>
 80101d8:	46aa      	mov	sl, r5
 80101da:	46b3      	mov	fp, r6
 80101dc:	e7de      	b.n	801019c <_scanf_float+0x2e0>
 80101de:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80101e2:	6923      	ldr	r3, [r4, #16]
 80101e4:	2965      	cmp	r1, #101	@ 0x65
 80101e6:	f103 33ff 	add.w	r3, r3, #4294967295
 80101ea:	f106 35ff 	add.w	r5, r6, #4294967295
 80101ee:	6123      	str	r3, [r4, #16]
 80101f0:	d00c      	beq.n	801020c <_scanf_float+0x350>
 80101f2:	2945      	cmp	r1, #69	@ 0x45
 80101f4:	d00a      	beq.n	801020c <_scanf_float+0x350>
 80101f6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80101fa:	464a      	mov	r2, r9
 80101fc:	4640      	mov	r0, r8
 80101fe:	4798      	blx	r3
 8010200:	6923      	ldr	r3, [r4, #16]
 8010202:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8010206:	3b01      	subs	r3, #1
 8010208:	1eb5      	subs	r5, r6, #2
 801020a:	6123      	str	r3, [r4, #16]
 801020c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8010210:	464a      	mov	r2, r9
 8010212:	4640      	mov	r0, r8
 8010214:	4798      	blx	r3
 8010216:	462e      	mov	r6, r5
 8010218:	6822      	ldr	r2, [r4, #0]
 801021a:	f012 0210 	ands.w	r2, r2, #16
 801021e:	d001      	beq.n	8010224 <_scanf_float+0x368>
 8010220:	2000      	movs	r0, #0
 8010222:	e68e      	b.n	800ff42 <_scanf_float+0x86>
 8010224:	7032      	strb	r2, [r6, #0]
 8010226:	6823      	ldr	r3, [r4, #0]
 8010228:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 801022c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010230:	d125      	bne.n	801027e <_scanf_float+0x3c2>
 8010232:	9b02      	ldr	r3, [sp, #8]
 8010234:	429f      	cmp	r7, r3
 8010236:	d00a      	beq.n	801024e <_scanf_float+0x392>
 8010238:	1bda      	subs	r2, r3, r7
 801023a:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 801023e:	429e      	cmp	r6, r3
 8010240:	bf28      	it	cs
 8010242:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8010246:	4922      	ldr	r1, [pc, #136]	@ (80102d0 <_scanf_float+0x414>)
 8010248:	4630      	mov	r0, r6
 801024a:	f000 f93d 	bl	80104c8 <siprintf>
 801024e:	9901      	ldr	r1, [sp, #4]
 8010250:	2200      	movs	r2, #0
 8010252:	4640      	mov	r0, r8
 8010254:	f7ff f944 	bl	800f4e0 <_strtod_r>
 8010258:	9b03      	ldr	r3, [sp, #12]
 801025a:	6821      	ldr	r1, [r4, #0]
 801025c:	681b      	ldr	r3, [r3, #0]
 801025e:	f011 0f02 	tst.w	r1, #2
 8010262:	ec57 6b10 	vmov	r6, r7, d0
 8010266:	f103 0204 	add.w	r2, r3, #4
 801026a:	d015      	beq.n	8010298 <_scanf_float+0x3dc>
 801026c:	9903      	ldr	r1, [sp, #12]
 801026e:	600a      	str	r2, [r1, #0]
 8010270:	681b      	ldr	r3, [r3, #0]
 8010272:	e9c3 6700 	strd	r6, r7, [r3]
 8010276:	68e3      	ldr	r3, [r4, #12]
 8010278:	3301      	adds	r3, #1
 801027a:	60e3      	str	r3, [r4, #12]
 801027c:	e7d0      	b.n	8010220 <_scanf_float+0x364>
 801027e:	9b04      	ldr	r3, [sp, #16]
 8010280:	2b00      	cmp	r3, #0
 8010282:	d0e4      	beq.n	801024e <_scanf_float+0x392>
 8010284:	9905      	ldr	r1, [sp, #20]
 8010286:	230a      	movs	r3, #10
 8010288:	3101      	adds	r1, #1
 801028a:	4640      	mov	r0, r8
 801028c:	f7ff f9b4 	bl	800f5f8 <_strtol_r>
 8010290:	9b04      	ldr	r3, [sp, #16]
 8010292:	9e05      	ldr	r6, [sp, #20]
 8010294:	1ac2      	subs	r2, r0, r3
 8010296:	e7d0      	b.n	801023a <_scanf_float+0x37e>
 8010298:	f011 0f04 	tst.w	r1, #4
 801029c:	9903      	ldr	r1, [sp, #12]
 801029e:	600a      	str	r2, [r1, #0]
 80102a0:	d1e6      	bne.n	8010270 <_scanf_float+0x3b4>
 80102a2:	681d      	ldr	r5, [r3, #0]
 80102a4:	4632      	mov	r2, r6
 80102a6:	463b      	mov	r3, r7
 80102a8:	4630      	mov	r0, r6
 80102aa:	4639      	mov	r1, r7
 80102ac:	f7f0 fc46 	bl	8000b3c <__aeabi_dcmpun>
 80102b0:	b128      	cbz	r0, 80102be <_scanf_float+0x402>
 80102b2:	4808      	ldr	r0, [pc, #32]	@ (80102d4 <_scanf_float+0x418>)
 80102b4:	f000 fb94 	bl	80109e0 <nanf>
 80102b8:	ed85 0a00 	vstr	s0, [r5]
 80102bc:	e7db      	b.n	8010276 <_scanf_float+0x3ba>
 80102be:	4630      	mov	r0, r6
 80102c0:	4639      	mov	r1, r7
 80102c2:	f7f0 fc99 	bl	8000bf8 <__aeabi_d2f>
 80102c6:	6028      	str	r0, [r5, #0]
 80102c8:	e7d5      	b.n	8010276 <_scanf_float+0x3ba>
 80102ca:	2700      	movs	r7, #0
 80102cc:	e62e      	b.n	800ff2c <_scanf_float+0x70>
 80102ce:	bf00      	nop
 80102d0:	08014b36 	.word	0x08014b36
 80102d4:	08014bef 	.word	0x08014bef

080102d8 <std>:
 80102d8:	2300      	movs	r3, #0
 80102da:	b510      	push	{r4, lr}
 80102dc:	4604      	mov	r4, r0
 80102de:	e9c0 3300 	strd	r3, r3, [r0]
 80102e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80102e6:	6083      	str	r3, [r0, #8]
 80102e8:	8181      	strh	r1, [r0, #12]
 80102ea:	6643      	str	r3, [r0, #100]	@ 0x64
 80102ec:	81c2      	strh	r2, [r0, #14]
 80102ee:	6183      	str	r3, [r0, #24]
 80102f0:	4619      	mov	r1, r3
 80102f2:	2208      	movs	r2, #8
 80102f4:	305c      	adds	r0, #92	@ 0x5c
 80102f6:	f000 f9e1 	bl	80106bc <memset>
 80102fa:	4b0d      	ldr	r3, [pc, #52]	@ (8010330 <std+0x58>)
 80102fc:	6263      	str	r3, [r4, #36]	@ 0x24
 80102fe:	4b0d      	ldr	r3, [pc, #52]	@ (8010334 <std+0x5c>)
 8010300:	62a3      	str	r3, [r4, #40]	@ 0x28
 8010302:	4b0d      	ldr	r3, [pc, #52]	@ (8010338 <std+0x60>)
 8010304:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8010306:	4b0d      	ldr	r3, [pc, #52]	@ (801033c <std+0x64>)
 8010308:	6323      	str	r3, [r4, #48]	@ 0x30
 801030a:	4b0d      	ldr	r3, [pc, #52]	@ (8010340 <std+0x68>)
 801030c:	6224      	str	r4, [r4, #32]
 801030e:	429c      	cmp	r4, r3
 8010310:	d006      	beq.n	8010320 <std+0x48>
 8010312:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8010316:	4294      	cmp	r4, r2
 8010318:	d002      	beq.n	8010320 <std+0x48>
 801031a:	33d0      	adds	r3, #208	@ 0xd0
 801031c:	429c      	cmp	r4, r3
 801031e:	d105      	bne.n	801032c <std+0x54>
 8010320:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8010324:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010328:	f000 bb40 	b.w	80109ac <__retarget_lock_init_recursive>
 801032c:	bd10      	pop	{r4, pc}
 801032e:	bf00      	nop
 8010330:	0801050d 	.word	0x0801050d
 8010334:	0801052f 	.word	0x0801052f
 8010338:	08010567 	.word	0x08010567
 801033c:	0801058b 	.word	0x0801058b
 8010340:	2000560c 	.word	0x2000560c

08010344 <stdio_exit_handler>:
 8010344:	4a02      	ldr	r2, [pc, #8]	@ (8010350 <stdio_exit_handler+0xc>)
 8010346:	4903      	ldr	r1, [pc, #12]	@ (8010354 <stdio_exit_handler+0x10>)
 8010348:	4803      	ldr	r0, [pc, #12]	@ (8010358 <stdio_exit_handler+0x14>)
 801034a:	f000 b869 	b.w	8010420 <_fwalk_sglue>
 801034e:	bf00      	nop
 8010350:	20000014 	.word	0x20000014
 8010354:	08012dad 	.word	0x08012dad
 8010358:	20000190 	.word	0x20000190

0801035c <cleanup_stdio>:
 801035c:	6841      	ldr	r1, [r0, #4]
 801035e:	4b0c      	ldr	r3, [pc, #48]	@ (8010390 <cleanup_stdio+0x34>)
 8010360:	4299      	cmp	r1, r3
 8010362:	b510      	push	{r4, lr}
 8010364:	4604      	mov	r4, r0
 8010366:	d001      	beq.n	801036c <cleanup_stdio+0x10>
 8010368:	f002 fd20 	bl	8012dac <_fflush_r>
 801036c:	68a1      	ldr	r1, [r4, #8]
 801036e:	4b09      	ldr	r3, [pc, #36]	@ (8010394 <cleanup_stdio+0x38>)
 8010370:	4299      	cmp	r1, r3
 8010372:	d002      	beq.n	801037a <cleanup_stdio+0x1e>
 8010374:	4620      	mov	r0, r4
 8010376:	f002 fd19 	bl	8012dac <_fflush_r>
 801037a:	68e1      	ldr	r1, [r4, #12]
 801037c:	4b06      	ldr	r3, [pc, #24]	@ (8010398 <cleanup_stdio+0x3c>)
 801037e:	4299      	cmp	r1, r3
 8010380:	d004      	beq.n	801038c <cleanup_stdio+0x30>
 8010382:	4620      	mov	r0, r4
 8010384:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010388:	f002 bd10 	b.w	8012dac <_fflush_r>
 801038c:	bd10      	pop	{r4, pc}
 801038e:	bf00      	nop
 8010390:	2000560c 	.word	0x2000560c
 8010394:	20005674 	.word	0x20005674
 8010398:	200056dc 	.word	0x200056dc

0801039c <global_stdio_init.part.0>:
 801039c:	b510      	push	{r4, lr}
 801039e:	4b0b      	ldr	r3, [pc, #44]	@ (80103cc <global_stdio_init.part.0+0x30>)
 80103a0:	4c0b      	ldr	r4, [pc, #44]	@ (80103d0 <global_stdio_init.part.0+0x34>)
 80103a2:	4a0c      	ldr	r2, [pc, #48]	@ (80103d4 <global_stdio_init.part.0+0x38>)
 80103a4:	601a      	str	r2, [r3, #0]
 80103a6:	4620      	mov	r0, r4
 80103a8:	2200      	movs	r2, #0
 80103aa:	2104      	movs	r1, #4
 80103ac:	f7ff ff94 	bl	80102d8 <std>
 80103b0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80103b4:	2201      	movs	r2, #1
 80103b6:	2109      	movs	r1, #9
 80103b8:	f7ff ff8e 	bl	80102d8 <std>
 80103bc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80103c0:	2202      	movs	r2, #2
 80103c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80103c6:	2112      	movs	r1, #18
 80103c8:	f7ff bf86 	b.w	80102d8 <std>
 80103cc:	20005744 	.word	0x20005744
 80103d0:	2000560c 	.word	0x2000560c
 80103d4:	08010345 	.word	0x08010345

080103d8 <__sfp_lock_acquire>:
 80103d8:	4801      	ldr	r0, [pc, #4]	@ (80103e0 <__sfp_lock_acquire+0x8>)
 80103da:	f000 bae8 	b.w	80109ae <__retarget_lock_acquire_recursive>
 80103de:	bf00      	nop
 80103e0:	2000574d 	.word	0x2000574d

080103e4 <__sfp_lock_release>:
 80103e4:	4801      	ldr	r0, [pc, #4]	@ (80103ec <__sfp_lock_release+0x8>)
 80103e6:	f000 bae3 	b.w	80109b0 <__retarget_lock_release_recursive>
 80103ea:	bf00      	nop
 80103ec:	2000574d 	.word	0x2000574d

080103f0 <__sinit>:
 80103f0:	b510      	push	{r4, lr}
 80103f2:	4604      	mov	r4, r0
 80103f4:	f7ff fff0 	bl	80103d8 <__sfp_lock_acquire>
 80103f8:	6a23      	ldr	r3, [r4, #32]
 80103fa:	b11b      	cbz	r3, 8010404 <__sinit+0x14>
 80103fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010400:	f7ff bff0 	b.w	80103e4 <__sfp_lock_release>
 8010404:	4b04      	ldr	r3, [pc, #16]	@ (8010418 <__sinit+0x28>)
 8010406:	6223      	str	r3, [r4, #32]
 8010408:	4b04      	ldr	r3, [pc, #16]	@ (801041c <__sinit+0x2c>)
 801040a:	681b      	ldr	r3, [r3, #0]
 801040c:	2b00      	cmp	r3, #0
 801040e:	d1f5      	bne.n	80103fc <__sinit+0xc>
 8010410:	f7ff ffc4 	bl	801039c <global_stdio_init.part.0>
 8010414:	e7f2      	b.n	80103fc <__sinit+0xc>
 8010416:	bf00      	nop
 8010418:	0801035d 	.word	0x0801035d
 801041c:	20005744 	.word	0x20005744

08010420 <_fwalk_sglue>:
 8010420:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010424:	4607      	mov	r7, r0
 8010426:	4688      	mov	r8, r1
 8010428:	4614      	mov	r4, r2
 801042a:	2600      	movs	r6, #0
 801042c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8010430:	f1b9 0901 	subs.w	r9, r9, #1
 8010434:	d505      	bpl.n	8010442 <_fwalk_sglue+0x22>
 8010436:	6824      	ldr	r4, [r4, #0]
 8010438:	2c00      	cmp	r4, #0
 801043a:	d1f7      	bne.n	801042c <_fwalk_sglue+0xc>
 801043c:	4630      	mov	r0, r6
 801043e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010442:	89ab      	ldrh	r3, [r5, #12]
 8010444:	2b01      	cmp	r3, #1
 8010446:	d907      	bls.n	8010458 <_fwalk_sglue+0x38>
 8010448:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801044c:	3301      	adds	r3, #1
 801044e:	d003      	beq.n	8010458 <_fwalk_sglue+0x38>
 8010450:	4629      	mov	r1, r5
 8010452:	4638      	mov	r0, r7
 8010454:	47c0      	blx	r8
 8010456:	4306      	orrs	r6, r0
 8010458:	3568      	adds	r5, #104	@ 0x68
 801045a:	e7e9      	b.n	8010430 <_fwalk_sglue+0x10>

0801045c <sniprintf>:
 801045c:	b40c      	push	{r2, r3}
 801045e:	b530      	push	{r4, r5, lr}
 8010460:	4b18      	ldr	r3, [pc, #96]	@ (80104c4 <sniprintf+0x68>)
 8010462:	1e0c      	subs	r4, r1, #0
 8010464:	681d      	ldr	r5, [r3, #0]
 8010466:	b09d      	sub	sp, #116	@ 0x74
 8010468:	da08      	bge.n	801047c <sniprintf+0x20>
 801046a:	238b      	movs	r3, #139	@ 0x8b
 801046c:	602b      	str	r3, [r5, #0]
 801046e:	f04f 30ff 	mov.w	r0, #4294967295
 8010472:	b01d      	add	sp, #116	@ 0x74
 8010474:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010478:	b002      	add	sp, #8
 801047a:	4770      	bx	lr
 801047c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8010480:	f8ad 3014 	strh.w	r3, [sp, #20]
 8010484:	f04f 0300 	mov.w	r3, #0
 8010488:	931b      	str	r3, [sp, #108]	@ 0x6c
 801048a:	bf14      	ite	ne
 801048c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8010490:	4623      	moveq	r3, r4
 8010492:	9304      	str	r3, [sp, #16]
 8010494:	9307      	str	r3, [sp, #28]
 8010496:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801049a:	9002      	str	r0, [sp, #8]
 801049c:	9006      	str	r0, [sp, #24]
 801049e:	f8ad 3016 	strh.w	r3, [sp, #22]
 80104a2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80104a4:	ab21      	add	r3, sp, #132	@ 0x84
 80104a6:	a902      	add	r1, sp, #8
 80104a8:	4628      	mov	r0, r5
 80104aa:	9301      	str	r3, [sp, #4]
 80104ac:	f002 f9bc 	bl	8012828 <_svfiprintf_r>
 80104b0:	1c43      	adds	r3, r0, #1
 80104b2:	bfbc      	itt	lt
 80104b4:	238b      	movlt	r3, #139	@ 0x8b
 80104b6:	602b      	strlt	r3, [r5, #0]
 80104b8:	2c00      	cmp	r4, #0
 80104ba:	d0da      	beq.n	8010472 <sniprintf+0x16>
 80104bc:	9b02      	ldr	r3, [sp, #8]
 80104be:	2200      	movs	r2, #0
 80104c0:	701a      	strb	r2, [r3, #0]
 80104c2:	e7d6      	b.n	8010472 <sniprintf+0x16>
 80104c4:	2000018c 	.word	0x2000018c

080104c8 <siprintf>:
 80104c8:	b40e      	push	{r1, r2, r3}
 80104ca:	b510      	push	{r4, lr}
 80104cc:	b09d      	sub	sp, #116	@ 0x74
 80104ce:	ab1f      	add	r3, sp, #124	@ 0x7c
 80104d0:	9002      	str	r0, [sp, #8]
 80104d2:	9006      	str	r0, [sp, #24]
 80104d4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80104d8:	480a      	ldr	r0, [pc, #40]	@ (8010504 <siprintf+0x3c>)
 80104da:	9107      	str	r1, [sp, #28]
 80104dc:	9104      	str	r1, [sp, #16]
 80104de:	490a      	ldr	r1, [pc, #40]	@ (8010508 <siprintf+0x40>)
 80104e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80104e4:	9105      	str	r1, [sp, #20]
 80104e6:	2400      	movs	r4, #0
 80104e8:	a902      	add	r1, sp, #8
 80104ea:	6800      	ldr	r0, [r0, #0]
 80104ec:	9301      	str	r3, [sp, #4]
 80104ee:	941b      	str	r4, [sp, #108]	@ 0x6c
 80104f0:	f002 f99a 	bl	8012828 <_svfiprintf_r>
 80104f4:	9b02      	ldr	r3, [sp, #8]
 80104f6:	701c      	strb	r4, [r3, #0]
 80104f8:	b01d      	add	sp, #116	@ 0x74
 80104fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80104fe:	b003      	add	sp, #12
 8010500:	4770      	bx	lr
 8010502:	bf00      	nop
 8010504:	2000018c 	.word	0x2000018c
 8010508:	ffff0208 	.word	0xffff0208

0801050c <__sread>:
 801050c:	b510      	push	{r4, lr}
 801050e:	460c      	mov	r4, r1
 8010510:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010514:	f000 f9ec 	bl	80108f0 <_read_r>
 8010518:	2800      	cmp	r0, #0
 801051a:	bfab      	itete	ge
 801051c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801051e:	89a3      	ldrhlt	r3, [r4, #12]
 8010520:	181b      	addge	r3, r3, r0
 8010522:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8010526:	bfac      	ite	ge
 8010528:	6563      	strge	r3, [r4, #84]	@ 0x54
 801052a:	81a3      	strhlt	r3, [r4, #12]
 801052c:	bd10      	pop	{r4, pc}

0801052e <__swrite>:
 801052e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010532:	461f      	mov	r7, r3
 8010534:	898b      	ldrh	r3, [r1, #12]
 8010536:	05db      	lsls	r3, r3, #23
 8010538:	4605      	mov	r5, r0
 801053a:	460c      	mov	r4, r1
 801053c:	4616      	mov	r6, r2
 801053e:	d505      	bpl.n	801054c <__swrite+0x1e>
 8010540:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010544:	2302      	movs	r3, #2
 8010546:	2200      	movs	r2, #0
 8010548:	f000 f9c0 	bl	80108cc <_lseek_r>
 801054c:	89a3      	ldrh	r3, [r4, #12]
 801054e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010552:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8010556:	81a3      	strh	r3, [r4, #12]
 8010558:	4632      	mov	r2, r6
 801055a:	463b      	mov	r3, r7
 801055c:	4628      	mov	r0, r5
 801055e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010562:	f000 b9e7 	b.w	8010934 <_write_r>

08010566 <__sseek>:
 8010566:	b510      	push	{r4, lr}
 8010568:	460c      	mov	r4, r1
 801056a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801056e:	f000 f9ad 	bl	80108cc <_lseek_r>
 8010572:	1c43      	adds	r3, r0, #1
 8010574:	89a3      	ldrh	r3, [r4, #12]
 8010576:	bf15      	itete	ne
 8010578:	6560      	strne	r0, [r4, #84]	@ 0x54
 801057a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801057e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8010582:	81a3      	strheq	r3, [r4, #12]
 8010584:	bf18      	it	ne
 8010586:	81a3      	strhne	r3, [r4, #12]
 8010588:	bd10      	pop	{r4, pc}

0801058a <__sclose>:
 801058a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801058e:	f000 b92f 	b.w	80107f0 <_close_r>

08010592 <__swbuf_r>:
 8010592:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010594:	460e      	mov	r6, r1
 8010596:	4614      	mov	r4, r2
 8010598:	4605      	mov	r5, r0
 801059a:	b118      	cbz	r0, 80105a4 <__swbuf_r+0x12>
 801059c:	6a03      	ldr	r3, [r0, #32]
 801059e:	b90b      	cbnz	r3, 80105a4 <__swbuf_r+0x12>
 80105a0:	f7ff ff26 	bl	80103f0 <__sinit>
 80105a4:	69a3      	ldr	r3, [r4, #24]
 80105a6:	60a3      	str	r3, [r4, #8]
 80105a8:	89a3      	ldrh	r3, [r4, #12]
 80105aa:	071a      	lsls	r2, r3, #28
 80105ac:	d501      	bpl.n	80105b2 <__swbuf_r+0x20>
 80105ae:	6923      	ldr	r3, [r4, #16]
 80105b0:	b943      	cbnz	r3, 80105c4 <__swbuf_r+0x32>
 80105b2:	4621      	mov	r1, r4
 80105b4:	4628      	mov	r0, r5
 80105b6:	f000 f82b 	bl	8010610 <__swsetup_r>
 80105ba:	b118      	cbz	r0, 80105c4 <__swbuf_r+0x32>
 80105bc:	f04f 37ff 	mov.w	r7, #4294967295
 80105c0:	4638      	mov	r0, r7
 80105c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80105c4:	6823      	ldr	r3, [r4, #0]
 80105c6:	6922      	ldr	r2, [r4, #16]
 80105c8:	1a98      	subs	r0, r3, r2
 80105ca:	6963      	ldr	r3, [r4, #20]
 80105cc:	b2f6      	uxtb	r6, r6
 80105ce:	4283      	cmp	r3, r0
 80105d0:	4637      	mov	r7, r6
 80105d2:	dc05      	bgt.n	80105e0 <__swbuf_r+0x4e>
 80105d4:	4621      	mov	r1, r4
 80105d6:	4628      	mov	r0, r5
 80105d8:	f002 fbe8 	bl	8012dac <_fflush_r>
 80105dc:	2800      	cmp	r0, #0
 80105de:	d1ed      	bne.n	80105bc <__swbuf_r+0x2a>
 80105e0:	68a3      	ldr	r3, [r4, #8]
 80105e2:	3b01      	subs	r3, #1
 80105e4:	60a3      	str	r3, [r4, #8]
 80105e6:	6823      	ldr	r3, [r4, #0]
 80105e8:	1c5a      	adds	r2, r3, #1
 80105ea:	6022      	str	r2, [r4, #0]
 80105ec:	701e      	strb	r6, [r3, #0]
 80105ee:	6962      	ldr	r2, [r4, #20]
 80105f0:	1c43      	adds	r3, r0, #1
 80105f2:	429a      	cmp	r2, r3
 80105f4:	d004      	beq.n	8010600 <__swbuf_r+0x6e>
 80105f6:	89a3      	ldrh	r3, [r4, #12]
 80105f8:	07db      	lsls	r3, r3, #31
 80105fa:	d5e1      	bpl.n	80105c0 <__swbuf_r+0x2e>
 80105fc:	2e0a      	cmp	r6, #10
 80105fe:	d1df      	bne.n	80105c0 <__swbuf_r+0x2e>
 8010600:	4621      	mov	r1, r4
 8010602:	4628      	mov	r0, r5
 8010604:	f002 fbd2 	bl	8012dac <_fflush_r>
 8010608:	2800      	cmp	r0, #0
 801060a:	d0d9      	beq.n	80105c0 <__swbuf_r+0x2e>
 801060c:	e7d6      	b.n	80105bc <__swbuf_r+0x2a>
	...

08010610 <__swsetup_r>:
 8010610:	b538      	push	{r3, r4, r5, lr}
 8010612:	4b29      	ldr	r3, [pc, #164]	@ (80106b8 <__swsetup_r+0xa8>)
 8010614:	4605      	mov	r5, r0
 8010616:	6818      	ldr	r0, [r3, #0]
 8010618:	460c      	mov	r4, r1
 801061a:	b118      	cbz	r0, 8010624 <__swsetup_r+0x14>
 801061c:	6a03      	ldr	r3, [r0, #32]
 801061e:	b90b      	cbnz	r3, 8010624 <__swsetup_r+0x14>
 8010620:	f7ff fee6 	bl	80103f0 <__sinit>
 8010624:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010628:	0719      	lsls	r1, r3, #28
 801062a:	d422      	bmi.n	8010672 <__swsetup_r+0x62>
 801062c:	06da      	lsls	r2, r3, #27
 801062e:	d407      	bmi.n	8010640 <__swsetup_r+0x30>
 8010630:	2209      	movs	r2, #9
 8010632:	602a      	str	r2, [r5, #0]
 8010634:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010638:	81a3      	strh	r3, [r4, #12]
 801063a:	f04f 30ff 	mov.w	r0, #4294967295
 801063e:	e033      	b.n	80106a8 <__swsetup_r+0x98>
 8010640:	0758      	lsls	r0, r3, #29
 8010642:	d512      	bpl.n	801066a <__swsetup_r+0x5a>
 8010644:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010646:	b141      	cbz	r1, 801065a <__swsetup_r+0x4a>
 8010648:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801064c:	4299      	cmp	r1, r3
 801064e:	d002      	beq.n	8010656 <__swsetup_r+0x46>
 8010650:	4628      	mov	r0, r5
 8010652:	f001 f841 	bl	80116d8 <_free_r>
 8010656:	2300      	movs	r3, #0
 8010658:	6363      	str	r3, [r4, #52]	@ 0x34
 801065a:	89a3      	ldrh	r3, [r4, #12]
 801065c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010660:	81a3      	strh	r3, [r4, #12]
 8010662:	2300      	movs	r3, #0
 8010664:	6063      	str	r3, [r4, #4]
 8010666:	6923      	ldr	r3, [r4, #16]
 8010668:	6023      	str	r3, [r4, #0]
 801066a:	89a3      	ldrh	r3, [r4, #12]
 801066c:	f043 0308 	orr.w	r3, r3, #8
 8010670:	81a3      	strh	r3, [r4, #12]
 8010672:	6923      	ldr	r3, [r4, #16]
 8010674:	b94b      	cbnz	r3, 801068a <__swsetup_r+0x7a>
 8010676:	89a3      	ldrh	r3, [r4, #12]
 8010678:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801067c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010680:	d003      	beq.n	801068a <__swsetup_r+0x7a>
 8010682:	4621      	mov	r1, r4
 8010684:	4628      	mov	r0, r5
 8010686:	f002 fbf1 	bl	8012e6c <__smakebuf_r>
 801068a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801068e:	f013 0201 	ands.w	r2, r3, #1
 8010692:	d00a      	beq.n	80106aa <__swsetup_r+0x9a>
 8010694:	2200      	movs	r2, #0
 8010696:	60a2      	str	r2, [r4, #8]
 8010698:	6962      	ldr	r2, [r4, #20]
 801069a:	4252      	negs	r2, r2
 801069c:	61a2      	str	r2, [r4, #24]
 801069e:	6922      	ldr	r2, [r4, #16]
 80106a0:	b942      	cbnz	r2, 80106b4 <__swsetup_r+0xa4>
 80106a2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80106a6:	d1c5      	bne.n	8010634 <__swsetup_r+0x24>
 80106a8:	bd38      	pop	{r3, r4, r5, pc}
 80106aa:	0799      	lsls	r1, r3, #30
 80106ac:	bf58      	it	pl
 80106ae:	6962      	ldrpl	r2, [r4, #20]
 80106b0:	60a2      	str	r2, [r4, #8]
 80106b2:	e7f4      	b.n	801069e <__swsetup_r+0x8e>
 80106b4:	2000      	movs	r0, #0
 80106b6:	e7f7      	b.n	80106a8 <__swsetup_r+0x98>
 80106b8:	2000018c 	.word	0x2000018c

080106bc <memset>:
 80106bc:	4402      	add	r2, r0
 80106be:	4603      	mov	r3, r0
 80106c0:	4293      	cmp	r3, r2
 80106c2:	d100      	bne.n	80106c6 <memset+0xa>
 80106c4:	4770      	bx	lr
 80106c6:	f803 1b01 	strb.w	r1, [r3], #1
 80106ca:	e7f9      	b.n	80106c0 <memset+0x4>

080106cc <strchr>:
 80106cc:	b2c9      	uxtb	r1, r1
 80106ce:	4603      	mov	r3, r0
 80106d0:	4618      	mov	r0, r3
 80106d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80106d6:	b112      	cbz	r2, 80106de <strchr+0x12>
 80106d8:	428a      	cmp	r2, r1
 80106da:	d1f9      	bne.n	80106d0 <strchr+0x4>
 80106dc:	4770      	bx	lr
 80106de:	2900      	cmp	r1, #0
 80106e0:	bf18      	it	ne
 80106e2:	2000      	movne	r0, #0
 80106e4:	4770      	bx	lr

080106e6 <strncmp>:
 80106e6:	b510      	push	{r4, lr}
 80106e8:	b16a      	cbz	r2, 8010706 <strncmp+0x20>
 80106ea:	3901      	subs	r1, #1
 80106ec:	1884      	adds	r4, r0, r2
 80106ee:	f810 2b01 	ldrb.w	r2, [r0], #1
 80106f2:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80106f6:	429a      	cmp	r2, r3
 80106f8:	d103      	bne.n	8010702 <strncmp+0x1c>
 80106fa:	42a0      	cmp	r0, r4
 80106fc:	d001      	beq.n	8010702 <strncmp+0x1c>
 80106fe:	2a00      	cmp	r2, #0
 8010700:	d1f5      	bne.n	80106ee <strncmp+0x8>
 8010702:	1ad0      	subs	r0, r2, r3
 8010704:	bd10      	pop	{r4, pc}
 8010706:	4610      	mov	r0, r2
 8010708:	e7fc      	b.n	8010704 <strncmp+0x1e>

0801070a <strncpy>:
 801070a:	b510      	push	{r4, lr}
 801070c:	3901      	subs	r1, #1
 801070e:	4603      	mov	r3, r0
 8010710:	b132      	cbz	r2, 8010720 <strncpy+0x16>
 8010712:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8010716:	f803 4b01 	strb.w	r4, [r3], #1
 801071a:	3a01      	subs	r2, #1
 801071c:	2c00      	cmp	r4, #0
 801071e:	d1f7      	bne.n	8010710 <strncpy+0x6>
 8010720:	441a      	add	r2, r3
 8010722:	2100      	movs	r1, #0
 8010724:	4293      	cmp	r3, r2
 8010726:	d100      	bne.n	801072a <strncpy+0x20>
 8010728:	bd10      	pop	{r4, pc}
 801072a:	f803 1b01 	strb.w	r1, [r3], #1
 801072e:	e7f9      	b.n	8010724 <strncpy+0x1a>

08010730 <strtok>:
 8010730:	4b16      	ldr	r3, [pc, #88]	@ (801078c <strtok+0x5c>)
 8010732:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010736:	681f      	ldr	r7, [r3, #0]
 8010738:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 801073a:	4605      	mov	r5, r0
 801073c:	460e      	mov	r6, r1
 801073e:	b9ec      	cbnz	r4, 801077c <strtok+0x4c>
 8010740:	2050      	movs	r0, #80	@ 0x50
 8010742:	f7fe f815 	bl	800e770 <malloc>
 8010746:	4602      	mov	r2, r0
 8010748:	6478      	str	r0, [r7, #68]	@ 0x44
 801074a:	b920      	cbnz	r0, 8010756 <strtok+0x26>
 801074c:	4b10      	ldr	r3, [pc, #64]	@ (8010790 <strtok+0x60>)
 801074e:	4811      	ldr	r0, [pc, #68]	@ (8010794 <strtok+0x64>)
 8010750:	215b      	movs	r1, #91	@ 0x5b
 8010752:	f000 f94b 	bl	80109ec <__assert_func>
 8010756:	e9c0 4400 	strd	r4, r4, [r0]
 801075a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 801075e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8010762:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8010766:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 801076a:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 801076e:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8010772:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8010776:	6184      	str	r4, [r0, #24]
 8010778:	7704      	strb	r4, [r0, #28]
 801077a:	6244      	str	r4, [r0, #36]	@ 0x24
 801077c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801077e:	4631      	mov	r1, r6
 8010780:	4628      	mov	r0, r5
 8010782:	2301      	movs	r3, #1
 8010784:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010788:	f000 b806 	b.w	8010798 <__strtok_r>
 801078c:	2000018c 	.word	0x2000018c
 8010790:	08014b3b 	.word	0x08014b3b
 8010794:	08014b52 	.word	0x08014b52

08010798 <__strtok_r>:
 8010798:	b5f0      	push	{r4, r5, r6, r7, lr}
 801079a:	4604      	mov	r4, r0
 801079c:	b908      	cbnz	r0, 80107a2 <__strtok_r+0xa>
 801079e:	6814      	ldr	r4, [r2, #0]
 80107a0:	b144      	cbz	r4, 80107b4 <__strtok_r+0x1c>
 80107a2:	4620      	mov	r0, r4
 80107a4:	f814 5b01 	ldrb.w	r5, [r4], #1
 80107a8:	460f      	mov	r7, r1
 80107aa:	f817 6b01 	ldrb.w	r6, [r7], #1
 80107ae:	b91e      	cbnz	r6, 80107b8 <__strtok_r+0x20>
 80107b0:	b965      	cbnz	r5, 80107cc <__strtok_r+0x34>
 80107b2:	6015      	str	r5, [r2, #0]
 80107b4:	2000      	movs	r0, #0
 80107b6:	e005      	b.n	80107c4 <__strtok_r+0x2c>
 80107b8:	42b5      	cmp	r5, r6
 80107ba:	d1f6      	bne.n	80107aa <__strtok_r+0x12>
 80107bc:	2b00      	cmp	r3, #0
 80107be:	d1f0      	bne.n	80107a2 <__strtok_r+0xa>
 80107c0:	6014      	str	r4, [r2, #0]
 80107c2:	7003      	strb	r3, [r0, #0]
 80107c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80107c6:	461c      	mov	r4, r3
 80107c8:	e00c      	b.n	80107e4 <__strtok_r+0x4c>
 80107ca:	b91d      	cbnz	r5, 80107d4 <__strtok_r+0x3c>
 80107cc:	4627      	mov	r7, r4
 80107ce:	f814 3b01 	ldrb.w	r3, [r4], #1
 80107d2:	460e      	mov	r6, r1
 80107d4:	f816 5b01 	ldrb.w	r5, [r6], #1
 80107d8:	42ab      	cmp	r3, r5
 80107da:	d1f6      	bne.n	80107ca <__strtok_r+0x32>
 80107dc:	2b00      	cmp	r3, #0
 80107de:	d0f2      	beq.n	80107c6 <__strtok_r+0x2e>
 80107e0:	2300      	movs	r3, #0
 80107e2:	703b      	strb	r3, [r7, #0]
 80107e4:	6014      	str	r4, [r2, #0]
 80107e6:	e7ed      	b.n	80107c4 <__strtok_r+0x2c>

080107e8 <_localeconv_r>:
 80107e8:	4800      	ldr	r0, [pc, #0]	@ (80107ec <_localeconv_r+0x4>)
 80107ea:	4770      	bx	lr
 80107ec:	20000110 	.word	0x20000110

080107f0 <_close_r>:
 80107f0:	b538      	push	{r3, r4, r5, lr}
 80107f2:	4d06      	ldr	r5, [pc, #24]	@ (801080c <_close_r+0x1c>)
 80107f4:	2300      	movs	r3, #0
 80107f6:	4604      	mov	r4, r0
 80107f8:	4608      	mov	r0, r1
 80107fa:	602b      	str	r3, [r5, #0]
 80107fc:	f7f3 ff06 	bl	800460c <_close>
 8010800:	1c43      	adds	r3, r0, #1
 8010802:	d102      	bne.n	801080a <_close_r+0x1a>
 8010804:	682b      	ldr	r3, [r5, #0]
 8010806:	b103      	cbz	r3, 801080a <_close_r+0x1a>
 8010808:	6023      	str	r3, [r4, #0]
 801080a:	bd38      	pop	{r3, r4, r5, pc}
 801080c:	20005748 	.word	0x20005748

08010810 <_reclaim_reent>:
 8010810:	4b2d      	ldr	r3, [pc, #180]	@ (80108c8 <_reclaim_reent+0xb8>)
 8010812:	681b      	ldr	r3, [r3, #0]
 8010814:	4283      	cmp	r3, r0
 8010816:	b570      	push	{r4, r5, r6, lr}
 8010818:	4604      	mov	r4, r0
 801081a:	d053      	beq.n	80108c4 <_reclaim_reent+0xb4>
 801081c:	69c3      	ldr	r3, [r0, #28]
 801081e:	b31b      	cbz	r3, 8010868 <_reclaim_reent+0x58>
 8010820:	68db      	ldr	r3, [r3, #12]
 8010822:	b163      	cbz	r3, 801083e <_reclaim_reent+0x2e>
 8010824:	2500      	movs	r5, #0
 8010826:	69e3      	ldr	r3, [r4, #28]
 8010828:	68db      	ldr	r3, [r3, #12]
 801082a:	5959      	ldr	r1, [r3, r5]
 801082c:	b9b1      	cbnz	r1, 801085c <_reclaim_reent+0x4c>
 801082e:	3504      	adds	r5, #4
 8010830:	2d80      	cmp	r5, #128	@ 0x80
 8010832:	d1f8      	bne.n	8010826 <_reclaim_reent+0x16>
 8010834:	69e3      	ldr	r3, [r4, #28]
 8010836:	4620      	mov	r0, r4
 8010838:	68d9      	ldr	r1, [r3, #12]
 801083a:	f000 ff4d 	bl	80116d8 <_free_r>
 801083e:	69e3      	ldr	r3, [r4, #28]
 8010840:	6819      	ldr	r1, [r3, #0]
 8010842:	b111      	cbz	r1, 801084a <_reclaim_reent+0x3a>
 8010844:	4620      	mov	r0, r4
 8010846:	f000 ff47 	bl	80116d8 <_free_r>
 801084a:	69e3      	ldr	r3, [r4, #28]
 801084c:	689d      	ldr	r5, [r3, #8]
 801084e:	b15d      	cbz	r5, 8010868 <_reclaim_reent+0x58>
 8010850:	4629      	mov	r1, r5
 8010852:	4620      	mov	r0, r4
 8010854:	682d      	ldr	r5, [r5, #0]
 8010856:	f000 ff3f 	bl	80116d8 <_free_r>
 801085a:	e7f8      	b.n	801084e <_reclaim_reent+0x3e>
 801085c:	680e      	ldr	r6, [r1, #0]
 801085e:	4620      	mov	r0, r4
 8010860:	f000 ff3a 	bl	80116d8 <_free_r>
 8010864:	4631      	mov	r1, r6
 8010866:	e7e1      	b.n	801082c <_reclaim_reent+0x1c>
 8010868:	6961      	ldr	r1, [r4, #20]
 801086a:	b111      	cbz	r1, 8010872 <_reclaim_reent+0x62>
 801086c:	4620      	mov	r0, r4
 801086e:	f000 ff33 	bl	80116d8 <_free_r>
 8010872:	69e1      	ldr	r1, [r4, #28]
 8010874:	b111      	cbz	r1, 801087c <_reclaim_reent+0x6c>
 8010876:	4620      	mov	r0, r4
 8010878:	f000 ff2e 	bl	80116d8 <_free_r>
 801087c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801087e:	b111      	cbz	r1, 8010886 <_reclaim_reent+0x76>
 8010880:	4620      	mov	r0, r4
 8010882:	f000 ff29 	bl	80116d8 <_free_r>
 8010886:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010888:	b111      	cbz	r1, 8010890 <_reclaim_reent+0x80>
 801088a:	4620      	mov	r0, r4
 801088c:	f000 ff24 	bl	80116d8 <_free_r>
 8010890:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8010892:	b111      	cbz	r1, 801089a <_reclaim_reent+0x8a>
 8010894:	4620      	mov	r0, r4
 8010896:	f000 ff1f 	bl	80116d8 <_free_r>
 801089a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 801089c:	b111      	cbz	r1, 80108a4 <_reclaim_reent+0x94>
 801089e:	4620      	mov	r0, r4
 80108a0:	f000 ff1a 	bl	80116d8 <_free_r>
 80108a4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80108a6:	b111      	cbz	r1, 80108ae <_reclaim_reent+0x9e>
 80108a8:	4620      	mov	r0, r4
 80108aa:	f000 ff15 	bl	80116d8 <_free_r>
 80108ae:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80108b0:	b111      	cbz	r1, 80108b8 <_reclaim_reent+0xa8>
 80108b2:	4620      	mov	r0, r4
 80108b4:	f000 ff10 	bl	80116d8 <_free_r>
 80108b8:	6a23      	ldr	r3, [r4, #32]
 80108ba:	b11b      	cbz	r3, 80108c4 <_reclaim_reent+0xb4>
 80108bc:	4620      	mov	r0, r4
 80108be:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80108c2:	4718      	bx	r3
 80108c4:	bd70      	pop	{r4, r5, r6, pc}
 80108c6:	bf00      	nop
 80108c8:	2000018c 	.word	0x2000018c

080108cc <_lseek_r>:
 80108cc:	b538      	push	{r3, r4, r5, lr}
 80108ce:	4d07      	ldr	r5, [pc, #28]	@ (80108ec <_lseek_r+0x20>)
 80108d0:	4604      	mov	r4, r0
 80108d2:	4608      	mov	r0, r1
 80108d4:	4611      	mov	r1, r2
 80108d6:	2200      	movs	r2, #0
 80108d8:	602a      	str	r2, [r5, #0]
 80108da:	461a      	mov	r2, r3
 80108dc:	f7f3 febd 	bl	800465a <_lseek>
 80108e0:	1c43      	adds	r3, r0, #1
 80108e2:	d102      	bne.n	80108ea <_lseek_r+0x1e>
 80108e4:	682b      	ldr	r3, [r5, #0]
 80108e6:	b103      	cbz	r3, 80108ea <_lseek_r+0x1e>
 80108e8:	6023      	str	r3, [r4, #0]
 80108ea:	bd38      	pop	{r3, r4, r5, pc}
 80108ec:	20005748 	.word	0x20005748

080108f0 <_read_r>:
 80108f0:	b538      	push	{r3, r4, r5, lr}
 80108f2:	4d07      	ldr	r5, [pc, #28]	@ (8010910 <_read_r+0x20>)
 80108f4:	4604      	mov	r4, r0
 80108f6:	4608      	mov	r0, r1
 80108f8:	4611      	mov	r1, r2
 80108fa:	2200      	movs	r2, #0
 80108fc:	602a      	str	r2, [r5, #0]
 80108fe:	461a      	mov	r2, r3
 8010900:	f7f3 fe4b 	bl	800459a <_read>
 8010904:	1c43      	adds	r3, r0, #1
 8010906:	d102      	bne.n	801090e <_read_r+0x1e>
 8010908:	682b      	ldr	r3, [r5, #0]
 801090a:	b103      	cbz	r3, 801090e <_read_r+0x1e>
 801090c:	6023      	str	r3, [r4, #0]
 801090e:	bd38      	pop	{r3, r4, r5, pc}
 8010910:	20005748 	.word	0x20005748

08010914 <_sbrk_r>:
 8010914:	b538      	push	{r3, r4, r5, lr}
 8010916:	4d06      	ldr	r5, [pc, #24]	@ (8010930 <_sbrk_r+0x1c>)
 8010918:	2300      	movs	r3, #0
 801091a:	4604      	mov	r4, r0
 801091c:	4608      	mov	r0, r1
 801091e:	602b      	str	r3, [r5, #0]
 8010920:	f7f3 fea8 	bl	8004674 <_sbrk>
 8010924:	1c43      	adds	r3, r0, #1
 8010926:	d102      	bne.n	801092e <_sbrk_r+0x1a>
 8010928:	682b      	ldr	r3, [r5, #0]
 801092a:	b103      	cbz	r3, 801092e <_sbrk_r+0x1a>
 801092c:	6023      	str	r3, [r4, #0]
 801092e:	bd38      	pop	{r3, r4, r5, pc}
 8010930:	20005748 	.word	0x20005748

08010934 <_write_r>:
 8010934:	b538      	push	{r3, r4, r5, lr}
 8010936:	4d07      	ldr	r5, [pc, #28]	@ (8010954 <_write_r+0x20>)
 8010938:	4604      	mov	r4, r0
 801093a:	4608      	mov	r0, r1
 801093c:	4611      	mov	r1, r2
 801093e:	2200      	movs	r2, #0
 8010940:	602a      	str	r2, [r5, #0]
 8010942:	461a      	mov	r2, r3
 8010944:	f7f3 fe46 	bl	80045d4 <_write>
 8010948:	1c43      	adds	r3, r0, #1
 801094a:	d102      	bne.n	8010952 <_write_r+0x1e>
 801094c:	682b      	ldr	r3, [r5, #0]
 801094e:	b103      	cbz	r3, 8010952 <_write_r+0x1e>
 8010950:	6023      	str	r3, [r4, #0]
 8010952:	bd38      	pop	{r3, r4, r5, pc}
 8010954:	20005748 	.word	0x20005748

08010958 <__errno>:
 8010958:	4b01      	ldr	r3, [pc, #4]	@ (8010960 <__errno+0x8>)
 801095a:	6818      	ldr	r0, [r3, #0]
 801095c:	4770      	bx	lr
 801095e:	bf00      	nop
 8010960:	2000018c 	.word	0x2000018c

08010964 <__libc_init_array>:
 8010964:	b570      	push	{r4, r5, r6, lr}
 8010966:	4d0d      	ldr	r5, [pc, #52]	@ (801099c <__libc_init_array+0x38>)
 8010968:	4c0d      	ldr	r4, [pc, #52]	@ (80109a0 <__libc_init_array+0x3c>)
 801096a:	1b64      	subs	r4, r4, r5
 801096c:	10a4      	asrs	r4, r4, #2
 801096e:	2600      	movs	r6, #0
 8010970:	42a6      	cmp	r6, r4
 8010972:	d109      	bne.n	8010988 <__libc_init_array+0x24>
 8010974:	4d0b      	ldr	r5, [pc, #44]	@ (80109a4 <__libc_init_array+0x40>)
 8010976:	4c0c      	ldr	r4, [pc, #48]	@ (80109a8 <__libc_init_array+0x44>)
 8010978:	f003 fd4a 	bl	8014410 <_init>
 801097c:	1b64      	subs	r4, r4, r5
 801097e:	10a4      	asrs	r4, r4, #2
 8010980:	2600      	movs	r6, #0
 8010982:	42a6      	cmp	r6, r4
 8010984:	d105      	bne.n	8010992 <__libc_init_array+0x2e>
 8010986:	bd70      	pop	{r4, r5, r6, pc}
 8010988:	f855 3b04 	ldr.w	r3, [r5], #4
 801098c:	4798      	blx	r3
 801098e:	3601      	adds	r6, #1
 8010990:	e7ee      	b.n	8010970 <__libc_init_array+0xc>
 8010992:	f855 3b04 	ldr.w	r3, [r5], #4
 8010996:	4798      	blx	r3
 8010998:	3601      	adds	r6, #1
 801099a:	e7f2      	b.n	8010982 <__libc_init_array+0x1e>
 801099c:	08015198 	.word	0x08015198
 80109a0:	08015198 	.word	0x08015198
 80109a4:	08015198 	.word	0x08015198
 80109a8:	0801519c 	.word	0x0801519c

080109ac <__retarget_lock_init_recursive>:
 80109ac:	4770      	bx	lr

080109ae <__retarget_lock_acquire_recursive>:
 80109ae:	4770      	bx	lr

080109b0 <__retarget_lock_release_recursive>:
 80109b0:	4770      	bx	lr

080109b2 <memcpy>:
 80109b2:	440a      	add	r2, r1
 80109b4:	4291      	cmp	r1, r2
 80109b6:	f100 33ff 	add.w	r3, r0, #4294967295
 80109ba:	d100      	bne.n	80109be <memcpy+0xc>
 80109bc:	4770      	bx	lr
 80109be:	b510      	push	{r4, lr}
 80109c0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80109c4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80109c8:	4291      	cmp	r1, r2
 80109ca:	d1f9      	bne.n	80109c0 <memcpy+0xe>
 80109cc:	bd10      	pop	{r4, pc}
	...

080109d0 <nan>:
 80109d0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80109d8 <nan+0x8>
 80109d4:	4770      	bx	lr
 80109d6:	bf00      	nop
 80109d8:	00000000 	.word	0x00000000
 80109dc:	7ff80000 	.word	0x7ff80000

080109e0 <nanf>:
 80109e0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80109e8 <nanf+0x8>
 80109e4:	4770      	bx	lr
 80109e6:	bf00      	nop
 80109e8:	7fc00000 	.word	0x7fc00000

080109ec <__assert_func>:
 80109ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80109ee:	4614      	mov	r4, r2
 80109f0:	461a      	mov	r2, r3
 80109f2:	4b09      	ldr	r3, [pc, #36]	@ (8010a18 <__assert_func+0x2c>)
 80109f4:	681b      	ldr	r3, [r3, #0]
 80109f6:	4605      	mov	r5, r0
 80109f8:	68d8      	ldr	r0, [r3, #12]
 80109fa:	b14c      	cbz	r4, 8010a10 <__assert_func+0x24>
 80109fc:	4b07      	ldr	r3, [pc, #28]	@ (8010a1c <__assert_func+0x30>)
 80109fe:	9100      	str	r1, [sp, #0]
 8010a00:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010a04:	4906      	ldr	r1, [pc, #24]	@ (8010a20 <__assert_func+0x34>)
 8010a06:	462b      	mov	r3, r5
 8010a08:	f002 f9f8 	bl	8012dfc <fiprintf>
 8010a0c:	f002 faa6 	bl	8012f5c <abort>
 8010a10:	4b04      	ldr	r3, [pc, #16]	@ (8010a24 <__assert_func+0x38>)
 8010a12:	461c      	mov	r4, r3
 8010a14:	e7f3      	b.n	80109fe <__assert_func+0x12>
 8010a16:	bf00      	nop
 8010a18:	2000018c 	.word	0x2000018c
 8010a1c:	08014bb4 	.word	0x08014bb4
 8010a20:	08014bc1 	.word	0x08014bc1
 8010a24:	08014bef 	.word	0x08014bef

08010a28 <quorem>:
 8010a28:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a2c:	6903      	ldr	r3, [r0, #16]
 8010a2e:	690c      	ldr	r4, [r1, #16]
 8010a30:	42a3      	cmp	r3, r4
 8010a32:	4607      	mov	r7, r0
 8010a34:	db7e      	blt.n	8010b34 <quorem+0x10c>
 8010a36:	3c01      	subs	r4, #1
 8010a38:	f101 0814 	add.w	r8, r1, #20
 8010a3c:	00a3      	lsls	r3, r4, #2
 8010a3e:	f100 0514 	add.w	r5, r0, #20
 8010a42:	9300      	str	r3, [sp, #0]
 8010a44:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010a48:	9301      	str	r3, [sp, #4]
 8010a4a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010a4e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010a52:	3301      	adds	r3, #1
 8010a54:	429a      	cmp	r2, r3
 8010a56:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010a5a:	fbb2 f6f3 	udiv	r6, r2, r3
 8010a5e:	d32e      	bcc.n	8010abe <quorem+0x96>
 8010a60:	f04f 0a00 	mov.w	sl, #0
 8010a64:	46c4      	mov	ip, r8
 8010a66:	46ae      	mov	lr, r5
 8010a68:	46d3      	mov	fp, sl
 8010a6a:	f85c 3b04 	ldr.w	r3, [ip], #4
 8010a6e:	b298      	uxth	r0, r3
 8010a70:	fb06 a000 	mla	r0, r6, r0, sl
 8010a74:	0c02      	lsrs	r2, r0, #16
 8010a76:	0c1b      	lsrs	r3, r3, #16
 8010a78:	fb06 2303 	mla	r3, r6, r3, r2
 8010a7c:	f8de 2000 	ldr.w	r2, [lr]
 8010a80:	b280      	uxth	r0, r0
 8010a82:	b292      	uxth	r2, r2
 8010a84:	1a12      	subs	r2, r2, r0
 8010a86:	445a      	add	r2, fp
 8010a88:	f8de 0000 	ldr.w	r0, [lr]
 8010a8c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010a90:	b29b      	uxth	r3, r3
 8010a92:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8010a96:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8010a9a:	b292      	uxth	r2, r2
 8010a9c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8010aa0:	45e1      	cmp	r9, ip
 8010aa2:	f84e 2b04 	str.w	r2, [lr], #4
 8010aa6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8010aaa:	d2de      	bcs.n	8010a6a <quorem+0x42>
 8010aac:	9b00      	ldr	r3, [sp, #0]
 8010aae:	58eb      	ldr	r3, [r5, r3]
 8010ab0:	b92b      	cbnz	r3, 8010abe <quorem+0x96>
 8010ab2:	9b01      	ldr	r3, [sp, #4]
 8010ab4:	3b04      	subs	r3, #4
 8010ab6:	429d      	cmp	r5, r3
 8010ab8:	461a      	mov	r2, r3
 8010aba:	d32f      	bcc.n	8010b1c <quorem+0xf4>
 8010abc:	613c      	str	r4, [r7, #16]
 8010abe:	4638      	mov	r0, r7
 8010ac0:	f001 fc5c 	bl	801237c <__mcmp>
 8010ac4:	2800      	cmp	r0, #0
 8010ac6:	db25      	blt.n	8010b14 <quorem+0xec>
 8010ac8:	4629      	mov	r1, r5
 8010aca:	2000      	movs	r0, #0
 8010acc:	f858 2b04 	ldr.w	r2, [r8], #4
 8010ad0:	f8d1 c000 	ldr.w	ip, [r1]
 8010ad4:	fa1f fe82 	uxth.w	lr, r2
 8010ad8:	fa1f f38c 	uxth.w	r3, ip
 8010adc:	eba3 030e 	sub.w	r3, r3, lr
 8010ae0:	4403      	add	r3, r0
 8010ae2:	0c12      	lsrs	r2, r2, #16
 8010ae4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8010ae8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8010aec:	b29b      	uxth	r3, r3
 8010aee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010af2:	45c1      	cmp	r9, r8
 8010af4:	f841 3b04 	str.w	r3, [r1], #4
 8010af8:	ea4f 4022 	mov.w	r0, r2, asr #16
 8010afc:	d2e6      	bcs.n	8010acc <quorem+0xa4>
 8010afe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010b02:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010b06:	b922      	cbnz	r2, 8010b12 <quorem+0xea>
 8010b08:	3b04      	subs	r3, #4
 8010b0a:	429d      	cmp	r5, r3
 8010b0c:	461a      	mov	r2, r3
 8010b0e:	d30b      	bcc.n	8010b28 <quorem+0x100>
 8010b10:	613c      	str	r4, [r7, #16]
 8010b12:	3601      	adds	r6, #1
 8010b14:	4630      	mov	r0, r6
 8010b16:	b003      	add	sp, #12
 8010b18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b1c:	6812      	ldr	r2, [r2, #0]
 8010b1e:	3b04      	subs	r3, #4
 8010b20:	2a00      	cmp	r2, #0
 8010b22:	d1cb      	bne.n	8010abc <quorem+0x94>
 8010b24:	3c01      	subs	r4, #1
 8010b26:	e7c6      	b.n	8010ab6 <quorem+0x8e>
 8010b28:	6812      	ldr	r2, [r2, #0]
 8010b2a:	3b04      	subs	r3, #4
 8010b2c:	2a00      	cmp	r2, #0
 8010b2e:	d1ef      	bne.n	8010b10 <quorem+0xe8>
 8010b30:	3c01      	subs	r4, #1
 8010b32:	e7ea      	b.n	8010b0a <quorem+0xe2>
 8010b34:	2000      	movs	r0, #0
 8010b36:	e7ee      	b.n	8010b16 <quorem+0xee>

08010b38 <_dtoa_r>:
 8010b38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b3c:	69c7      	ldr	r7, [r0, #28]
 8010b3e:	b097      	sub	sp, #92	@ 0x5c
 8010b40:	ed8d 0b04 	vstr	d0, [sp, #16]
 8010b44:	ec55 4b10 	vmov	r4, r5, d0
 8010b48:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8010b4a:	9107      	str	r1, [sp, #28]
 8010b4c:	4681      	mov	r9, r0
 8010b4e:	920c      	str	r2, [sp, #48]	@ 0x30
 8010b50:	9311      	str	r3, [sp, #68]	@ 0x44
 8010b52:	b97f      	cbnz	r7, 8010b74 <_dtoa_r+0x3c>
 8010b54:	2010      	movs	r0, #16
 8010b56:	f7fd fe0b 	bl	800e770 <malloc>
 8010b5a:	4602      	mov	r2, r0
 8010b5c:	f8c9 001c 	str.w	r0, [r9, #28]
 8010b60:	b920      	cbnz	r0, 8010b6c <_dtoa_r+0x34>
 8010b62:	4ba9      	ldr	r3, [pc, #676]	@ (8010e08 <_dtoa_r+0x2d0>)
 8010b64:	21ef      	movs	r1, #239	@ 0xef
 8010b66:	48a9      	ldr	r0, [pc, #676]	@ (8010e0c <_dtoa_r+0x2d4>)
 8010b68:	f7ff ff40 	bl	80109ec <__assert_func>
 8010b6c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8010b70:	6007      	str	r7, [r0, #0]
 8010b72:	60c7      	str	r7, [r0, #12]
 8010b74:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010b78:	6819      	ldr	r1, [r3, #0]
 8010b7a:	b159      	cbz	r1, 8010b94 <_dtoa_r+0x5c>
 8010b7c:	685a      	ldr	r2, [r3, #4]
 8010b7e:	604a      	str	r2, [r1, #4]
 8010b80:	2301      	movs	r3, #1
 8010b82:	4093      	lsls	r3, r2
 8010b84:	608b      	str	r3, [r1, #8]
 8010b86:	4648      	mov	r0, r9
 8010b88:	f001 f97c 	bl	8011e84 <_Bfree>
 8010b8c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010b90:	2200      	movs	r2, #0
 8010b92:	601a      	str	r2, [r3, #0]
 8010b94:	1e2b      	subs	r3, r5, #0
 8010b96:	bfb9      	ittee	lt
 8010b98:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8010b9c:	9305      	strlt	r3, [sp, #20]
 8010b9e:	2300      	movge	r3, #0
 8010ba0:	6033      	strge	r3, [r6, #0]
 8010ba2:	9f05      	ldr	r7, [sp, #20]
 8010ba4:	4b9a      	ldr	r3, [pc, #616]	@ (8010e10 <_dtoa_r+0x2d8>)
 8010ba6:	bfbc      	itt	lt
 8010ba8:	2201      	movlt	r2, #1
 8010baa:	6032      	strlt	r2, [r6, #0]
 8010bac:	43bb      	bics	r3, r7
 8010bae:	d112      	bne.n	8010bd6 <_dtoa_r+0x9e>
 8010bb0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8010bb2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8010bb6:	6013      	str	r3, [r2, #0]
 8010bb8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8010bbc:	4323      	orrs	r3, r4
 8010bbe:	f000 855a 	beq.w	8011676 <_dtoa_r+0xb3e>
 8010bc2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8010bc4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8010e24 <_dtoa_r+0x2ec>
 8010bc8:	2b00      	cmp	r3, #0
 8010bca:	f000 855c 	beq.w	8011686 <_dtoa_r+0xb4e>
 8010bce:	f10a 0303 	add.w	r3, sl, #3
 8010bd2:	f000 bd56 	b.w	8011682 <_dtoa_r+0xb4a>
 8010bd6:	ed9d 7b04 	vldr	d7, [sp, #16]
 8010bda:	2200      	movs	r2, #0
 8010bdc:	ec51 0b17 	vmov	r0, r1, d7
 8010be0:	2300      	movs	r3, #0
 8010be2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8010be6:	f7ef ff77 	bl	8000ad8 <__aeabi_dcmpeq>
 8010bea:	4680      	mov	r8, r0
 8010bec:	b158      	cbz	r0, 8010c06 <_dtoa_r+0xce>
 8010bee:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8010bf0:	2301      	movs	r3, #1
 8010bf2:	6013      	str	r3, [r2, #0]
 8010bf4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8010bf6:	b113      	cbz	r3, 8010bfe <_dtoa_r+0xc6>
 8010bf8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8010bfa:	4b86      	ldr	r3, [pc, #536]	@ (8010e14 <_dtoa_r+0x2dc>)
 8010bfc:	6013      	str	r3, [r2, #0]
 8010bfe:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8010e28 <_dtoa_r+0x2f0>
 8010c02:	f000 bd40 	b.w	8011686 <_dtoa_r+0xb4e>
 8010c06:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8010c0a:	aa14      	add	r2, sp, #80	@ 0x50
 8010c0c:	a915      	add	r1, sp, #84	@ 0x54
 8010c0e:	4648      	mov	r0, r9
 8010c10:	f001 fcd4 	bl	80125bc <__d2b>
 8010c14:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8010c18:	9002      	str	r0, [sp, #8]
 8010c1a:	2e00      	cmp	r6, #0
 8010c1c:	d078      	beq.n	8010d10 <_dtoa_r+0x1d8>
 8010c1e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010c20:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8010c24:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010c28:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010c2c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8010c30:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8010c34:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8010c38:	4619      	mov	r1, r3
 8010c3a:	2200      	movs	r2, #0
 8010c3c:	4b76      	ldr	r3, [pc, #472]	@ (8010e18 <_dtoa_r+0x2e0>)
 8010c3e:	f7ef fb2b 	bl	8000298 <__aeabi_dsub>
 8010c42:	a36b      	add	r3, pc, #428	@ (adr r3, 8010df0 <_dtoa_r+0x2b8>)
 8010c44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c48:	f7ef fcde 	bl	8000608 <__aeabi_dmul>
 8010c4c:	a36a      	add	r3, pc, #424	@ (adr r3, 8010df8 <_dtoa_r+0x2c0>)
 8010c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c52:	f7ef fb23 	bl	800029c <__adddf3>
 8010c56:	4604      	mov	r4, r0
 8010c58:	4630      	mov	r0, r6
 8010c5a:	460d      	mov	r5, r1
 8010c5c:	f7ef fc6a 	bl	8000534 <__aeabi_i2d>
 8010c60:	a367      	add	r3, pc, #412	@ (adr r3, 8010e00 <_dtoa_r+0x2c8>)
 8010c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c66:	f7ef fccf 	bl	8000608 <__aeabi_dmul>
 8010c6a:	4602      	mov	r2, r0
 8010c6c:	460b      	mov	r3, r1
 8010c6e:	4620      	mov	r0, r4
 8010c70:	4629      	mov	r1, r5
 8010c72:	f7ef fb13 	bl	800029c <__adddf3>
 8010c76:	4604      	mov	r4, r0
 8010c78:	460d      	mov	r5, r1
 8010c7a:	f7ef ff75 	bl	8000b68 <__aeabi_d2iz>
 8010c7e:	2200      	movs	r2, #0
 8010c80:	4607      	mov	r7, r0
 8010c82:	2300      	movs	r3, #0
 8010c84:	4620      	mov	r0, r4
 8010c86:	4629      	mov	r1, r5
 8010c88:	f7ef ff30 	bl	8000aec <__aeabi_dcmplt>
 8010c8c:	b140      	cbz	r0, 8010ca0 <_dtoa_r+0x168>
 8010c8e:	4638      	mov	r0, r7
 8010c90:	f7ef fc50 	bl	8000534 <__aeabi_i2d>
 8010c94:	4622      	mov	r2, r4
 8010c96:	462b      	mov	r3, r5
 8010c98:	f7ef ff1e 	bl	8000ad8 <__aeabi_dcmpeq>
 8010c9c:	b900      	cbnz	r0, 8010ca0 <_dtoa_r+0x168>
 8010c9e:	3f01      	subs	r7, #1
 8010ca0:	2f16      	cmp	r7, #22
 8010ca2:	d852      	bhi.n	8010d4a <_dtoa_r+0x212>
 8010ca4:	4b5d      	ldr	r3, [pc, #372]	@ (8010e1c <_dtoa_r+0x2e4>)
 8010ca6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8010caa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010cae:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010cb2:	f7ef ff1b 	bl	8000aec <__aeabi_dcmplt>
 8010cb6:	2800      	cmp	r0, #0
 8010cb8:	d049      	beq.n	8010d4e <_dtoa_r+0x216>
 8010cba:	3f01      	subs	r7, #1
 8010cbc:	2300      	movs	r3, #0
 8010cbe:	9310      	str	r3, [sp, #64]	@ 0x40
 8010cc0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8010cc2:	1b9b      	subs	r3, r3, r6
 8010cc4:	1e5a      	subs	r2, r3, #1
 8010cc6:	bf45      	ittet	mi
 8010cc8:	f1c3 0301 	rsbmi	r3, r3, #1
 8010ccc:	9300      	strmi	r3, [sp, #0]
 8010cce:	2300      	movpl	r3, #0
 8010cd0:	2300      	movmi	r3, #0
 8010cd2:	9206      	str	r2, [sp, #24]
 8010cd4:	bf54      	ite	pl
 8010cd6:	9300      	strpl	r3, [sp, #0]
 8010cd8:	9306      	strmi	r3, [sp, #24]
 8010cda:	2f00      	cmp	r7, #0
 8010cdc:	db39      	blt.n	8010d52 <_dtoa_r+0x21a>
 8010cde:	9b06      	ldr	r3, [sp, #24]
 8010ce0:	970d      	str	r7, [sp, #52]	@ 0x34
 8010ce2:	443b      	add	r3, r7
 8010ce4:	9306      	str	r3, [sp, #24]
 8010ce6:	2300      	movs	r3, #0
 8010ce8:	9308      	str	r3, [sp, #32]
 8010cea:	9b07      	ldr	r3, [sp, #28]
 8010cec:	2b09      	cmp	r3, #9
 8010cee:	d863      	bhi.n	8010db8 <_dtoa_r+0x280>
 8010cf0:	2b05      	cmp	r3, #5
 8010cf2:	bfc4      	itt	gt
 8010cf4:	3b04      	subgt	r3, #4
 8010cf6:	9307      	strgt	r3, [sp, #28]
 8010cf8:	9b07      	ldr	r3, [sp, #28]
 8010cfa:	f1a3 0302 	sub.w	r3, r3, #2
 8010cfe:	bfcc      	ite	gt
 8010d00:	2400      	movgt	r4, #0
 8010d02:	2401      	movle	r4, #1
 8010d04:	2b03      	cmp	r3, #3
 8010d06:	d863      	bhi.n	8010dd0 <_dtoa_r+0x298>
 8010d08:	e8df f003 	tbb	[pc, r3]
 8010d0c:	2b375452 	.word	0x2b375452
 8010d10:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8010d14:	441e      	add	r6, r3
 8010d16:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8010d1a:	2b20      	cmp	r3, #32
 8010d1c:	bfc1      	itttt	gt
 8010d1e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8010d22:	409f      	lslgt	r7, r3
 8010d24:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8010d28:	fa24 f303 	lsrgt.w	r3, r4, r3
 8010d2c:	bfd6      	itet	le
 8010d2e:	f1c3 0320 	rsble	r3, r3, #32
 8010d32:	ea47 0003 	orrgt.w	r0, r7, r3
 8010d36:	fa04 f003 	lslle.w	r0, r4, r3
 8010d3a:	f7ef fbeb 	bl	8000514 <__aeabi_ui2d>
 8010d3e:	2201      	movs	r2, #1
 8010d40:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8010d44:	3e01      	subs	r6, #1
 8010d46:	9212      	str	r2, [sp, #72]	@ 0x48
 8010d48:	e776      	b.n	8010c38 <_dtoa_r+0x100>
 8010d4a:	2301      	movs	r3, #1
 8010d4c:	e7b7      	b.n	8010cbe <_dtoa_r+0x186>
 8010d4e:	9010      	str	r0, [sp, #64]	@ 0x40
 8010d50:	e7b6      	b.n	8010cc0 <_dtoa_r+0x188>
 8010d52:	9b00      	ldr	r3, [sp, #0]
 8010d54:	1bdb      	subs	r3, r3, r7
 8010d56:	9300      	str	r3, [sp, #0]
 8010d58:	427b      	negs	r3, r7
 8010d5a:	9308      	str	r3, [sp, #32]
 8010d5c:	2300      	movs	r3, #0
 8010d5e:	930d      	str	r3, [sp, #52]	@ 0x34
 8010d60:	e7c3      	b.n	8010cea <_dtoa_r+0x1b2>
 8010d62:	2301      	movs	r3, #1
 8010d64:	9309      	str	r3, [sp, #36]	@ 0x24
 8010d66:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010d68:	eb07 0b03 	add.w	fp, r7, r3
 8010d6c:	f10b 0301 	add.w	r3, fp, #1
 8010d70:	2b01      	cmp	r3, #1
 8010d72:	9303      	str	r3, [sp, #12]
 8010d74:	bfb8      	it	lt
 8010d76:	2301      	movlt	r3, #1
 8010d78:	e006      	b.n	8010d88 <_dtoa_r+0x250>
 8010d7a:	2301      	movs	r3, #1
 8010d7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8010d7e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010d80:	2b00      	cmp	r3, #0
 8010d82:	dd28      	ble.n	8010dd6 <_dtoa_r+0x29e>
 8010d84:	469b      	mov	fp, r3
 8010d86:	9303      	str	r3, [sp, #12]
 8010d88:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8010d8c:	2100      	movs	r1, #0
 8010d8e:	2204      	movs	r2, #4
 8010d90:	f102 0514 	add.w	r5, r2, #20
 8010d94:	429d      	cmp	r5, r3
 8010d96:	d926      	bls.n	8010de6 <_dtoa_r+0x2ae>
 8010d98:	6041      	str	r1, [r0, #4]
 8010d9a:	4648      	mov	r0, r9
 8010d9c:	f001 f832 	bl	8011e04 <_Balloc>
 8010da0:	4682      	mov	sl, r0
 8010da2:	2800      	cmp	r0, #0
 8010da4:	d142      	bne.n	8010e2c <_dtoa_r+0x2f4>
 8010da6:	4b1e      	ldr	r3, [pc, #120]	@ (8010e20 <_dtoa_r+0x2e8>)
 8010da8:	4602      	mov	r2, r0
 8010daa:	f240 11af 	movw	r1, #431	@ 0x1af
 8010dae:	e6da      	b.n	8010b66 <_dtoa_r+0x2e>
 8010db0:	2300      	movs	r3, #0
 8010db2:	e7e3      	b.n	8010d7c <_dtoa_r+0x244>
 8010db4:	2300      	movs	r3, #0
 8010db6:	e7d5      	b.n	8010d64 <_dtoa_r+0x22c>
 8010db8:	2401      	movs	r4, #1
 8010dba:	2300      	movs	r3, #0
 8010dbc:	9307      	str	r3, [sp, #28]
 8010dbe:	9409      	str	r4, [sp, #36]	@ 0x24
 8010dc0:	f04f 3bff 	mov.w	fp, #4294967295
 8010dc4:	2200      	movs	r2, #0
 8010dc6:	f8cd b00c 	str.w	fp, [sp, #12]
 8010dca:	2312      	movs	r3, #18
 8010dcc:	920c      	str	r2, [sp, #48]	@ 0x30
 8010dce:	e7db      	b.n	8010d88 <_dtoa_r+0x250>
 8010dd0:	2301      	movs	r3, #1
 8010dd2:	9309      	str	r3, [sp, #36]	@ 0x24
 8010dd4:	e7f4      	b.n	8010dc0 <_dtoa_r+0x288>
 8010dd6:	f04f 0b01 	mov.w	fp, #1
 8010dda:	f8cd b00c 	str.w	fp, [sp, #12]
 8010dde:	465b      	mov	r3, fp
 8010de0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8010de4:	e7d0      	b.n	8010d88 <_dtoa_r+0x250>
 8010de6:	3101      	adds	r1, #1
 8010de8:	0052      	lsls	r2, r2, #1
 8010dea:	e7d1      	b.n	8010d90 <_dtoa_r+0x258>
 8010dec:	f3af 8000 	nop.w
 8010df0:	636f4361 	.word	0x636f4361
 8010df4:	3fd287a7 	.word	0x3fd287a7
 8010df8:	8b60c8b3 	.word	0x8b60c8b3
 8010dfc:	3fc68a28 	.word	0x3fc68a28
 8010e00:	509f79fb 	.word	0x509f79fb
 8010e04:	3fd34413 	.word	0x3fd34413
 8010e08:	08014b3b 	.word	0x08014b3b
 8010e0c:	08014bfd 	.word	0x08014bfd
 8010e10:	7ff00000 	.word	0x7ff00000
 8010e14:	08014b13 	.word	0x08014b13
 8010e18:	3ff80000 	.word	0x3ff80000
 8010e1c:	08014eb8 	.word	0x08014eb8
 8010e20:	08014c55 	.word	0x08014c55
 8010e24:	08014bf9 	.word	0x08014bf9
 8010e28:	08014b12 	.word	0x08014b12
 8010e2c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010e30:	6018      	str	r0, [r3, #0]
 8010e32:	9b03      	ldr	r3, [sp, #12]
 8010e34:	2b0e      	cmp	r3, #14
 8010e36:	f200 80a1 	bhi.w	8010f7c <_dtoa_r+0x444>
 8010e3a:	2c00      	cmp	r4, #0
 8010e3c:	f000 809e 	beq.w	8010f7c <_dtoa_r+0x444>
 8010e40:	2f00      	cmp	r7, #0
 8010e42:	dd33      	ble.n	8010eac <_dtoa_r+0x374>
 8010e44:	4b9c      	ldr	r3, [pc, #624]	@ (80110b8 <_dtoa_r+0x580>)
 8010e46:	f007 020f 	and.w	r2, r7, #15
 8010e4a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010e4e:	ed93 7b00 	vldr	d7, [r3]
 8010e52:	05f8      	lsls	r0, r7, #23
 8010e54:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8010e58:	ea4f 1427 	mov.w	r4, r7, asr #4
 8010e5c:	d516      	bpl.n	8010e8c <_dtoa_r+0x354>
 8010e5e:	4b97      	ldr	r3, [pc, #604]	@ (80110bc <_dtoa_r+0x584>)
 8010e60:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010e64:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010e68:	f7ef fcf8 	bl	800085c <__aeabi_ddiv>
 8010e6c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010e70:	f004 040f 	and.w	r4, r4, #15
 8010e74:	2603      	movs	r6, #3
 8010e76:	4d91      	ldr	r5, [pc, #580]	@ (80110bc <_dtoa_r+0x584>)
 8010e78:	b954      	cbnz	r4, 8010e90 <_dtoa_r+0x358>
 8010e7a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8010e7e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010e82:	f7ef fceb 	bl	800085c <__aeabi_ddiv>
 8010e86:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010e8a:	e028      	b.n	8010ede <_dtoa_r+0x3a6>
 8010e8c:	2602      	movs	r6, #2
 8010e8e:	e7f2      	b.n	8010e76 <_dtoa_r+0x33e>
 8010e90:	07e1      	lsls	r1, r4, #31
 8010e92:	d508      	bpl.n	8010ea6 <_dtoa_r+0x36e>
 8010e94:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8010e98:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010e9c:	f7ef fbb4 	bl	8000608 <__aeabi_dmul>
 8010ea0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8010ea4:	3601      	adds	r6, #1
 8010ea6:	1064      	asrs	r4, r4, #1
 8010ea8:	3508      	adds	r5, #8
 8010eaa:	e7e5      	b.n	8010e78 <_dtoa_r+0x340>
 8010eac:	f000 80af 	beq.w	801100e <_dtoa_r+0x4d6>
 8010eb0:	427c      	negs	r4, r7
 8010eb2:	4b81      	ldr	r3, [pc, #516]	@ (80110b8 <_dtoa_r+0x580>)
 8010eb4:	4d81      	ldr	r5, [pc, #516]	@ (80110bc <_dtoa_r+0x584>)
 8010eb6:	f004 020f 	and.w	r2, r4, #15
 8010eba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010ebe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ec2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010ec6:	f7ef fb9f 	bl	8000608 <__aeabi_dmul>
 8010eca:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010ece:	1124      	asrs	r4, r4, #4
 8010ed0:	2300      	movs	r3, #0
 8010ed2:	2602      	movs	r6, #2
 8010ed4:	2c00      	cmp	r4, #0
 8010ed6:	f040 808f 	bne.w	8010ff8 <_dtoa_r+0x4c0>
 8010eda:	2b00      	cmp	r3, #0
 8010edc:	d1d3      	bne.n	8010e86 <_dtoa_r+0x34e>
 8010ede:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010ee0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8010ee4:	2b00      	cmp	r3, #0
 8010ee6:	f000 8094 	beq.w	8011012 <_dtoa_r+0x4da>
 8010eea:	4b75      	ldr	r3, [pc, #468]	@ (80110c0 <_dtoa_r+0x588>)
 8010eec:	2200      	movs	r2, #0
 8010eee:	4620      	mov	r0, r4
 8010ef0:	4629      	mov	r1, r5
 8010ef2:	f7ef fdfb 	bl	8000aec <__aeabi_dcmplt>
 8010ef6:	2800      	cmp	r0, #0
 8010ef8:	f000 808b 	beq.w	8011012 <_dtoa_r+0x4da>
 8010efc:	9b03      	ldr	r3, [sp, #12]
 8010efe:	2b00      	cmp	r3, #0
 8010f00:	f000 8087 	beq.w	8011012 <_dtoa_r+0x4da>
 8010f04:	f1bb 0f00 	cmp.w	fp, #0
 8010f08:	dd34      	ble.n	8010f74 <_dtoa_r+0x43c>
 8010f0a:	4620      	mov	r0, r4
 8010f0c:	4b6d      	ldr	r3, [pc, #436]	@ (80110c4 <_dtoa_r+0x58c>)
 8010f0e:	2200      	movs	r2, #0
 8010f10:	4629      	mov	r1, r5
 8010f12:	f7ef fb79 	bl	8000608 <__aeabi_dmul>
 8010f16:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010f1a:	f107 38ff 	add.w	r8, r7, #4294967295
 8010f1e:	3601      	adds	r6, #1
 8010f20:	465c      	mov	r4, fp
 8010f22:	4630      	mov	r0, r6
 8010f24:	f7ef fb06 	bl	8000534 <__aeabi_i2d>
 8010f28:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010f2c:	f7ef fb6c 	bl	8000608 <__aeabi_dmul>
 8010f30:	4b65      	ldr	r3, [pc, #404]	@ (80110c8 <_dtoa_r+0x590>)
 8010f32:	2200      	movs	r2, #0
 8010f34:	f7ef f9b2 	bl	800029c <__adddf3>
 8010f38:	4605      	mov	r5, r0
 8010f3a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8010f3e:	2c00      	cmp	r4, #0
 8010f40:	d16a      	bne.n	8011018 <_dtoa_r+0x4e0>
 8010f42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010f46:	4b61      	ldr	r3, [pc, #388]	@ (80110cc <_dtoa_r+0x594>)
 8010f48:	2200      	movs	r2, #0
 8010f4a:	f7ef f9a5 	bl	8000298 <__aeabi_dsub>
 8010f4e:	4602      	mov	r2, r0
 8010f50:	460b      	mov	r3, r1
 8010f52:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010f56:	462a      	mov	r2, r5
 8010f58:	4633      	mov	r3, r6
 8010f5a:	f7ef fde5 	bl	8000b28 <__aeabi_dcmpgt>
 8010f5e:	2800      	cmp	r0, #0
 8010f60:	f040 8298 	bne.w	8011494 <_dtoa_r+0x95c>
 8010f64:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010f68:	462a      	mov	r2, r5
 8010f6a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8010f6e:	f7ef fdbd 	bl	8000aec <__aeabi_dcmplt>
 8010f72:	bb38      	cbnz	r0, 8010fc4 <_dtoa_r+0x48c>
 8010f74:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8010f78:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8010f7c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8010f7e:	2b00      	cmp	r3, #0
 8010f80:	f2c0 8157 	blt.w	8011232 <_dtoa_r+0x6fa>
 8010f84:	2f0e      	cmp	r7, #14
 8010f86:	f300 8154 	bgt.w	8011232 <_dtoa_r+0x6fa>
 8010f8a:	4b4b      	ldr	r3, [pc, #300]	@ (80110b8 <_dtoa_r+0x580>)
 8010f8c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8010f90:	ed93 7b00 	vldr	d7, [r3]
 8010f94:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010f96:	2b00      	cmp	r3, #0
 8010f98:	ed8d 7b00 	vstr	d7, [sp]
 8010f9c:	f280 80e5 	bge.w	801116a <_dtoa_r+0x632>
 8010fa0:	9b03      	ldr	r3, [sp, #12]
 8010fa2:	2b00      	cmp	r3, #0
 8010fa4:	f300 80e1 	bgt.w	801116a <_dtoa_r+0x632>
 8010fa8:	d10c      	bne.n	8010fc4 <_dtoa_r+0x48c>
 8010faa:	4b48      	ldr	r3, [pc, #288]	@ (80110cc <_dtoa_r+0x594>)
 8010fac:	2200      	movs	r2, #0
 8010fae:	ec51 0b17 	vmov	r0, r1, d7
 8010fb2:	f7ef fb29 	bl	8000608 <__aeabi_dmul>
 8010fb6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010fba:	f7ef fdab 	bl	8000b14 <__aeabi_dcmpge>
 8010fbe:	2800      	cmp	r0, #0
 8010fc0:	f000 8266 	beq.w	8011490 <_dtoa_r+0x958>
 8010fc4:	2400      	movs	r4, #0
 8010fc6:	4625      	mov	r5, r4
 8010fc8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010fca:	4656      	mov	r6, sl
 8010fcc:	ea6f 0803 	mvn.w	r8, r3
 8010fd0:	2700      	movs	r7, #0
 8010fd2:	4621      	mov	r1, r4
 8010fd4:	4648      	mov	r0, r9
 8010fd6:	f000 ff55 	bl	8011e84 <_Bfree>
 8010fda:	2d00      	cmp	r5, #0
 8010fdc:	f000 80bd 	beq.w	801115a <_dtoa_r+0x622>
 8010fe0:	b12f      	cbz	r7, 8010fee <_dtoa_r+0x4b6>
 8010fe2:	42af      	cmp	r7, r5
 8010fe4:	d003      	beq.n	8010fee <_dtoa_r+0x4b6>
 8010fe6:	4639      	mov	r1, r7
 8010fe8:	4648      	mov	r0, r9
 8010fea:	f000 ff4b 	bl	8011e84 <_Bfree>
 8010fee:	4629      	mov	r1, r5
 8010ff0:	4648      	mov	r0, r9
 8010ff2:	f000 ff47 	bl	8011e84 <_Bfree>
 8010ff6:	e0b0      	b.n	801115a <_dtoa_r+0x622>
 8010ff8:	07e2      	lsls	r2, r4, #31
 8010ffa:	d505      	bpl.n	8011008 <_dtoa_r+0x4d0>
 8010ffc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8011000:	f7ef fb02 	bl	8000608 <__aeabi_dmul>
 8011004:	3601      	adds	r6, #1
 8011006:	2301      	movs	r3, #1
 8011008:	1064      	asrs	r4, r4, #1
 801100a:	3508      	adds	r5, #8
 801100c:	e762      	b.n	8010ed4 <_dtoa_r+0x39c>
 801100e:	2602      	movs	r6, #2
 8011010:	e765      	b.n	8010ede <_dtoa_r+0x3a6>
 8011012:	9c03      	ldr	r4, [sp, #12]
 8011014:	46b8      	mov	r8, r7
 8011016:	e784      	b.n	8010f22 <_dtoa_r+0x3ea>
 8011018:	4b27      	ldr	r3, [pc, #156]	@ (80110b8 <_dtoa_r+0x580>)
 801101a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801101c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8011020:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8011024:	4454      	add	r4, sl
 8011026:	2900      	cmp	r1, #0
 8011028:	d054      	beq.n	80110d4 <_dtoa_r+0x59c>
 801102a:	4929      	ldr	r1, [pc, #164]	@ (80110d0 <_dtoa_r+0x598>)
 801102c:	2000      	movs	r0, #0
 801102e:	f7ef fc15 	bl	800085c <__aeabi_ddiv>
 8011032:	4633      	mov	r3, r6
 8011034:	462a      	mov	r2, r5
 8011036:	f7ef f92f 	bl	8000298 <__aeabi_dsub>
 801103a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801103e:	4656      	mov	r6, sl
 8011040:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011044:	f7ef fd90 	bl	8000b68 <__aeabi_d2iz>
 8011048:	4605      	mov	r5, r0
 801104a:	f7ef fa73 	bl	8000534 <__aeabi_i2d>
 801104e:	4602      	mov	r2, r0
 8011050:	460b      	mov	r3, r1
 8011052:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011056:	f7ef f91f 	bl	8000298 <__aeabi_dsub>
 801105a:	3530      	adds	r5, #48	@ 0x30
 801105c:	4602      	mov	r2, r0
 801105e:	460b      	mov	r3, r1
 8011060:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8011064:	f806 5b01 	strb.w	r5, [r6], #1
 8011068:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801106c:	f7ef fd3e 	bl	8000aec <__aeabi_dcmplt>
 8011070:	2800      	cmp	r0, #0
 8011072:	d172      	bne.n	801115a <_dtoa_r+0x622>
 8011074:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011078:	4911      	ldr	r1, [pc, #68]	@ (80110c0 <_dtoa_r+0x588>)
 801107a:	2000      	movs	r0, #0
 801107c:	f7ef f90c 	bl	8000298 <__aeabi_dsub>
 8011080:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011084:	f7ef fd32 	bl	8000aec <__aeabi_dcmplt>
 8011088:	2800      	cmp	r0, #0
 801108a:	f040 80b4 	bne.w	80111f6 <_dtoa_r+0x6be>
 801108e:	42a6      	cmp	r6, r4
 8011090:	f43f af70 	beq.w	8010f74 <_dtoa_r+0x43c>
 8011094:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8011098:	4b0a      	ldr	r3, [pc, #40]	@ (80110c4 <_dtoa_r+0x58c>)
 801109a:	2200      	movs	r2, #0
 801109c:	f7ef fab4 	bl	8000608 <__aeabi_dmul>
 80110a0:	4b08      	ldr	r3, [pc, #32]	@ (80110c4 <_dtoa_r+0x58c>)
 80110a2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80110a6:	2200      	movs	r2, #0
 80110a8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80110ac:	f7ef faac 	bl	8000608 <__aeabi_dmul>
 80110b0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80110b4:	e7c4      	b.n	8011040 <_dtoa_r+0x508>
 80110b6:	bf00      	nop
 80110b8:	08014eb8 	.word	0x08014eb8
 80110bc:	08014e90 	.word	0x08014e90
 80110c0:	3ff00000 	.word	0x3ff00000
 80110c4:	40240000 	.word	0x40240000
 80110c8:	401c0000 	.word	0x401c0000
 80110cc:	40140000 	.word	0x40140000
 80110d0:	3fe00000 	.word	0x3fe00000
 80110d4:	4631      	mov	r1, r6
 80110d6:	4628      	mov	r0, r5
 80110d8:	f7ef fa96 	bl	8000608 <__aeabi_dmul>
 80110dc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80110e0:	9413      	str	r4, [sp, #76]	@ 0x4c
 80110e2:	4656      	mov	r6, sl
 80110e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80110e8:	f7ef fd3e 	bl	8000b68 <__aeabi_d2iz>
 80110ec:	4605      	mov	r5, r0
 80110ee:	f7ef fa21 	bl	8000534 <__aeabi_i2d>
 80110f2:	4602      	mov	r2, r0
 80110f4:	460b      	mov	r3, r1
 80110f6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80110fa:	f7ef f8cd 	bl	8000298 <__aeabi_dsub>
 80110fe:	3530      	adds	r5, #48	@ 0x30
 8011100:	f806 5b01 	strb.w	r5, [r6], #1
 8011104:	4602      	mov	r2, r0
 8011106:	460b      	mov	r3, r1
 8011108:	42a6      	cmp	r6, r4
 801110a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801110e:	f04f 0200 	mov.w	r2, #0
 8011112:	d124      	bne.n	801115e <_dtoa_r+0x626>
 8011114:	4baf      	ldr	r3, [pc, #700]	@ (80113d4 <_dtoa_r+0x89c>)
 8011116:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801111a:	f7ef f8bf 	bl	800029c <__adddf3>
 801111e:	4602      	mov	r2, r0
 8011120:	460b      	mov	r3, r1
 8011122:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011126:	f7ef fcff 	bl	8000b28 <__aeabi_dcmpgt>
 801112a:	2800      	cmp	r0, #0
 801112c:	d163      	bne.n	80111f6 <_dtoa_r+0x6be>
 801112e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011132:	49a8      	ldr	r1, [pc, #672]	@ (80113d4 <_dtoa_r+0x89c>)
 8011134:	2000      	movs	r0, #0
 8011136:	f7ef f8af 	bl	8000298 <__aeabi_dsub>
 801113a:	4602      	mov	r2, r0
 801113c:	460b      	mov	r3, r1
 801113e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011142:	f7ef fcd3 	bl	8000aec <__aeabi_dcmplt>
 8011146:	2800      	cmp	r0, #0
 8011148:	f43f af14 	beq.w	8010f74 <_dtoa_r+0x43c>
 801114c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 801114e:	1e73      	subs	r3, r6, #1
 8011150:	9313      	str	r3, [sp, #76]	@ 0x4c
 8011152:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8011156:	2b30      	cmp	r3, #48	@ 0x30
 8011158:	d0f8      	beq.n	801114c <_dtoa_r+0x614>
 801115a:	4647      	mov	r7, r8
 801115c:	e03b      	b.n	80111d6 <_dtoa_r+0x69e>
 801115e:	4b9e      	ldr	r3, [pc, #632]	@ (80113d8 <_dtoa_r+0x8a0>)
 8011160:	f7ef fa52 	bl	8000608 <__aeabi_dmul>
 8011164:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011168:	e7bc      	b.n	80110e4 <_dtoa_r+0x5ac>
 801116a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801116e:	4656      	mov	r6, sl
 8011170:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011174:	4620      	mov	r0, r4
 8011176:	4629      	mov	r1, r5
 8011178:	f7ef fb70 	bl	800085c <__aeabi_ddiv>
 801117c:	f7ef fcf4 	bl	8000b68 <__aeabi_d2iz>
 8011180:	4680      	mov	r8, r0
 8011182:	f7ef f9d7 	bl	8000534 <__aeabi_i2d>
 8011186:	e9dd 2300 	ldrd	r2, r3, [sp]
 801118a:	f7ef fa3d 	bl	8000608 <__aeabi_dmul>
 801118e:	4602      	mov	r2, r0
 8011190:	460b      	mov	r3, r1
 8011192:	4620      	mov	r0, r4
 8011194:	4629      	mov	r1, r5
 8011196:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801119a:	f7ef f87d 	bl	8000298 <__aeabi_dsub>
 801119e:	f806 4b01 	strb.w	r4, [r6], #1
 80111a2:	9d03      	ldr	r5, [sp, #12]
 80111a4:	eba6 040a 	sub.w	r4, r6, sl
 80111a8:	42a5      	cmp	r5, r4
 80111aa:	4602      	mov	r2, r0
 80111ac:	460b      	mov	r3, r1
 80111ae:	d133      	bne.n	8011218 <_dtoa_r+0x6e0>
 80111b0:	f7ef f874 	bl	800029c <__adddf3>
 80111b4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80111b8:	4604      	mov	r4, r0
 80111ba:	460d      	mov	r5, r1
 80111bc:	f7ef fcb4 	bl	8000b28 <__aeabi_dcmpgt>
 80111c0:	b9c0      	cbnz	r0, 80111f4 <_dtoa_r+0x6bc>
 80111c2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80111c6:	4620      	mov	r0, r4
 80111c8:	4629      	mov	r1, r5
 80111ca:	f7ef fc85 	bl	8000ad8 <__aeabi_dcmpeq>
 80111ce:	b110      	cbz	r0, 80111d6 <_dtoa_r+0x69e>
 80111d0:	f018 0f01 	tst.w	r8, #1
 80111d4:	d10e      	bne.n	80111f4 <_dtoa_r+0x6bc>
 80111d6:	9902      	ldr	r1, [sp, #8]
 80111d8:	4648      	mov	r0, r9
 80111da:	f000 fe53 	bl	8011e84 <_Bfree>
 80111de:	2300      	movs	r3, #0
 80111e0:	7033      	strb	r3, [r6, #0]
 80111e2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80111e4:	3701      	adds	r7, #1
 80111e6:	601f      	str	r7, [r3, #0]
 80111e8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80111ea:	2b00      	cmp	r3, #0
 80111ec:	f000 824b 	beq.w	8011686 <_dtoa_r+0xb4e>
 80111f0:	601e      	str	r6, [r3, #0]
 80111f2:	e248      	b.n	8011686 <_dtoa_r+0xb4e>
 80111f4:	46b8      	mov	r8, r7
 80111f6:	4633      	mov	r3, r6
 80111f8:	461e      	mov	r6, r3
 80111fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80111fe:	2a39      	cmp	r2, #57	@ 0x39
 8011200:	d106      	bne.n	8011210 <_dtoa_r+0x6d8>
 8011202:	459a      	cmp	sl, r3
 8011204:	d1f8      	bne.n	80111f8 <_dtoa_r+0x6c0>
 8011206:	2230      	movs	r2, #48	@ 0x30
 8011208:	f108 0801 	add.w	r8, r8, #1
 801120c:	f88a 2000 	strb.w	r2, [sl]
 8011210:	781a      	ldrb	r2, [r3, #0]
 8011212:	3201      	adds	r2, #1
 8011214:	701a      	strb	r2, [r3, #0]
 8011216:	e7a0      	b.n	801115a <_dtoa_r+0x622>
 8011218:	4b6f      	ldr	r3, [pc, #444]	@ (80113d8 <_dtoa_r+0x8a0>)
 801121a:	2200      	movs	r2, #0
 801121c:	f7ef f9f4 	bl	8000608 <__aeabi_dmul>
 8011220:	2200      	movs	r2, #0
 8011222:	2300      	movs	r3, #0
 8011224:	4604      	mov	r4, r0
 8011226:	460d      	mov	r5, r1
 8011228:	f7ef fc56 	bl	8000ad8 <__aeabi_dcmpeq>
 801122c:	2800      	cmp	r0, #0
 801122e:	d09f      	beq.n	8011170 <_dtoa_r+0x638>
 8011230:	e7d1      	b.n	80111d6 <_dtoa_r+0x69e>
 8011232:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011234:	2a00      	cmp	r2, #0
 8011236:	f000 80ea 	beq.w	801140e <_dtoa_r+0x8d6>
 801123a:	9a07      	ldr	r2, [sp, #28]
 801123c:	2a01      	cmp	r2, #1
 801123e:	f300 80cd 	bgt.w	80113dc <_dtoa_r+0x8a4>
 8011242:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8011244:	2a00      	cmp	r2, #0
 8011246:	f000 80c1 	beq.w	80113cc <_dtoa_r+0x894>
 801124a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801124e:	9c08      	ldr	r4, [sp, #32]
 8011250:	9e00      	ldr	r6, [sp, #0]
 8011252:	9a00      	ldr	r2, [sp, #0]
 8011254:	441a      	add	r2, r3
 8011256:	9200      	str	r2, [sp, #0]
 8011258:	9a06      	ldr	r2, [sp, #24]
 801125a:	2101      	movs	r1, #1
 801125c:	441a      	add	r2, r3
 801125e:	4648      	mov	r0, r9
 8011260:	9206      	str	r2, [sp, #24]
 8011262:	f000 ff0d 	bl	8012080 <__i2b>
 8011266:	4605      	mov	r5, r0
 8011268:	b166      	cbz	r6, 8011284 <_dtoa_r+0x74c>
 801126a:	9b06      	ldr	r3, [sp, #24]
 801126c:	2b00      	cmp	r3, #0
 801126e:	dd09      	ble.n	8011284 <_dtoa_r+0x74c>
 8011270:	42b3      	cmp	r3, r6
 8011272:	9a00      	ldr	r2, [sp, #0]
 8011274:	bfa8      	it	ge
 8011276:	4633      	movge	r3, r6
 8011278:	1ad2      	subs	r2, r2, r3
 801127a:	9200      	str	r2, [sp, #0]
 801127c:	9a06      	ldr	r2, [sp, #24]
 801127e:	1af6      	subs	r6, r6, r3
 8011280:	1ad3      	subs	r3, r2, r3
 8011282:	9306      	str	r3, [sp, #24]
 8011284:	9b08      	ldr	r3, [sp, #32]
 8011286:	b30b      	cbz	r3, 80112cc <_dtoa_r+0x794>
 8011288:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801128a:	2b00      	cmp	r3, #0
 801128c:	f000 80c6 	beq.w	801141c <_dtoa_r+0x8e4>
 8011290:	2c00      	cmp	r4, #0
 8011292:	f000 80c0 	beq.w	8011416 <_dtoa_r+0x8de>
 8011296:	4629      	mov	r1, r5
 8011298:	4622      	mov	r2, r4
 801129a:	4648      	mov	r0, r9
 801129c:	f000 ffa8 	bl	80121f0 <__pow5mult>
 80112a0:	9a02      	ldr	r2, [sp, #8]
 80112a2:	4601      	mov	r1, r0
 80112a4:	4605      	mov	r5, r0
 80112a6:	4648      	mov	r0, r9
 80112a8:	f000 ff00 	bl	80120ac <__multiply>
 80112ac:	9902      	ldr	r1, [sp, #8]
 80112ae:	4680      	mov	r8, r0
 80112b0:	4648      	mov	r0, r9
 80112b2:	f000 fde7 	bl	8011e84 <_Bfree>
 80112b6:	9b08      	ldr	r3, [sp, #32]
 80112b8:	1b1b      	subs	r3, r3, r4
 80112ba:	9308      	str	r3, [sp, #32]
 80112bc:	f000 80b1 	beq.w	8011422 <_dtoa_r+0x8ea>
 80112c0:	9a08      	ldr	r2, [sp, #32]
 80112c2:	4641      	mov	r1, r8
 80112c4:	4648      	mov	r0, r9
 80112c6:	f000 ff93 	bl	80121f0 <__pow5mult>
 80112ca:	9002      	str	r0, [sp, #8]
 80112cc:	2101      	movs	r1, #1
 80112ce:	4648      	mov	r0, r9
 80112d0:	f000 fed6 	bl	8012080 <__i2b>
 80112d4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80112d6:	4604      	mov	r4, r0
 80112d8:	2b00      	cmp	r3, #0
 80112da:	f000 81d8 	beq.w	801168e <_dtoa_r+0xb56>
 80112de:	461a      	mov	r2, r3
 80112e0:	4601      	mov	r1, r0
 80112e2:	4648      	mov	r0, r9
 80112e4:	f000 ff84 	bl	80121f0 <__pow5mult>
 80112e8:	9b07      	ldr	r3, [sp, #28]
 80112ea:	2b01      	cmp	r3, #1
 80112ec:	4604      	mov	r4, r0
 80112ee:	f300 809f 	bgt.w	8011430 <_dtoa_r+0x8f8>
 80112f2:	9b04      	ldr	r3, [sp, #16]
 80112f4:	2b00      	cmp	r3, #0
 80112f6:	f040 8097 	bne.w	8011428 <_dtoa_r+0x8f0>
 80112fa:	9b05      	ldr	r3, [sp, #20]
 80112fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011300:	2b00      	cmp	r3, #0
 8011302:	f040 8093 	bne.w	801142c <_dtoa_r+0x8f4>
 8011306:	9b05      	ldr	r3, [sp, #20]
 8011308:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801130c:	0d1b      	lsrs	r3, r3, #20
 801130e:	051b      	lsls	r3, r3, #20
 8011310:	b133      	cbz	r3, 8011320 <_dtoa_r+0x7e8>
 8011312:	9b00      	ldr	r3, [sp, #0]
 8011314:	3301      	adds	r3, #1
 8011316:	9300      	str	r3, [sp, #0]
 8011318:	9b06      	ldr	r3, [sp, #24]
 801131a:	3301      	adds	r3, #1
 801131c:	9306      	str	r3, [sp, #24]
 801131e:	2301      	movs	r3, #1
 8011320:	9308      	str	r3, [sp, #32]
 8011322:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011324:	2b00      	cmp	r3, #0
 8011326:	f000 81b8 	beq.w	801169a <_dtoa_r+0xb62>
 801132a:	6923      	ldr	r3, [r4, #16]
 801132c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011330:	6918      	ldr	r0, [r3, #16]
 8011332:	f000 fe59 	bl	8011fe8 <__hi0bits>
 8011336:	f1c0 0020 	rsb	r0, r0, #32
 801133a:	9b06      	ldr	r3, [sp, #24]
 801133c:	4418      	add	r0, r3
 801133e:	f010 001f 	ands.w	r0, r0, #31
 8011342:	f000 8082 	beq.w	801144a <_dtoa_r+0x912>
 8011346:	f1c0 0320 	rsb	r3, r0, #32
 801134a:	2b04      	cmp	r3, #4
 801134c:	dd73      	ble.n	8011436 <_dtoa_r+0x8fe>
 801134e:	9b00      	ldr	r3, [sp, #0]
 8011350:	f1c0 001c 	rsb	r0, r0, #28
 8011354:	4403      	add	r3, r0
 8011356:	9300      	str	r3, [sp, #0]
 8011358:	9b06      	ldr	r3, [sp, #24]
 801135a:	4403      	add	r3, r0
 801135c:	4406      	add	r6, r0
 801135e:	9306      	str	r3, [sp, #24]
 8011360:	9b00      	ldr	r3, [sp, #0]
 8011362:	2b00      	cmp	r3, #0
 8011364:	dd05      	ble.n	8011372 <_dtoa_r+0x83a>
 8011366:	9902      	ldr	r1, [sp, #8]
 8011368:	461a      	mov	r2, r3
 801136a:	4648      	mov	r0, r9
 801136c:	f000 ff9a 	bl	80122a4 <__lshift>
 8011370:	9002      	str	r0, [sp, #8]
 8011372:	9b06      	ldr	r3, [sp, #24]
 8011374:	2b00      	cmp	r3, #0
 8011376:	dd05      	ble.n	8011384 <_dtoa_r+0x84c>
 8011378:	4621      	mov	r1, r4
 801137a:	461a      	mov	r2, r3
 801137c:	4648      	mov	r0, r9
 801137e:	f000 ff91 	bl	80122a4 <__lshift>
 8011382:	4604      	mov	r4, r0
 8011384:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011386:	2b00      	cmp	r3, #0
 8011388:	d061      	beq.n	801144e <_dtoa_r+0x916>
 801138a:	9802      	ldr	r0, [sp, #8]
 801138c:	4621      	mov	r1, r4
 801138e:	f000 fff5 	bl	801237c <__mcmp>
 8011392:	2800      	cmp	r0, #0
 8011394:	da5b      	bge.n	801144e <_dtoa_r+0x916>
 8011396:	2300      	movs	r3, #0
 8011398:	9902      	ldr	r1, [sp, #8]
 801139a:	220a      	movs	r2, #10
 801139c:	4648      	mov	r0, r9
 801139e:	f000 fd93 	bl	8011ec8 <__multadd>
 80113a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80113a4:	9002      	str	r0, [sp, #8]
 80113a6:	f107 38ff 	add.w	r8, r7, #4294967295
 80113aa:	2b00      	cmp	r3, #0
 80113ac:	f000 8177 	beq.w	801169e <_dtoa_r+0xb66>
 80113b0:	4629      	mov	r1, r5
 80113b2:	2300      	movs	r3, #0
 80113b4:	220a      	movs	r2, #10
 80113b6:	4648      	mov	r0, r9
 80113b8:	f000 fd86 	bl	8011ec8 <__multadd>
 80113bc:	f1bb 0f00 	cmp.w	fp, #0
 80113c0:	4605      	mov	r5, r0
 80113c2:	dc6f      	bgt.n	80114a4 <_dtoa_r+0x96c>
 80113c4:	9b07      	ldr	r3, [sp, #28]
 80113c6:	2b02      	cmp	r3, #2
 80113c8:	dc49      	bgt.n	801145e <_dtoa_r+0x926>
 80113ca:	e06b      	b.n	80114a4 <_dtoa_r+0x96c>
 80113cc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80113ce:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80113d2:	e73c      	b.n	801124e <_dtoa_r+0x716>
 80113d4:	3fe00000 	.word	0x3fe00000
 80113d8:	40240000 	.word	0x40240000
 80113dc:	9b03      	ldr	r3, [sp, #12]
 80113de:	1e5c      	subs	r4, r3, #1
 80113e0:	9b08      	ldr	r3, [sp, #32]
 80113e2:	42a3      	cmp	r3, r4
 80113e4:	db09      	blt.n	80113fa <_dtoa_r+0x8c2>
 80113e6:	1b1c      	subs	r4, r3, r4
 80113e8:	9b03      	ldr	r3, [sp, #12]
 80113ea:	2b00      	cmp	r3, #0
 80113ec:	f6bf af30 	bge.w	8011250 <_dtoa_r+0x718>
 80113f0:	9b00      	ldr	r3, [sp, #0]
 80113f2:	9a03      	ldr	r2, [sp, #12]
 80113f4:	1a9e      	subs	r6, r3, r2
 80113f6:	2300      	movs	r3, #0
 80113f8:	e72b      	b.n	8011252 <_dtoa_r+0x71a>
 80113fa:	9b08      	ldr	r3, [sp, #32]
 80113fc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80113fe:	9408      	str	r4, [sp, #32]
 8011400:	1ae3      	subs	r3, r4, r3
 8011402:	441a      	add	r2, r3
 8011404:	9e00      	ldr	r6, [sp, #0]
 8011406:	9b03      	ldr	r3, [sp, #12]
 8011408:	920d      	str	r2, [sp, #52]	@ 0x34
 801140a:	2400      	movs	r4, #0
 801140c:	e721      	b.n	8011252 <_dtoa_r+0x71a>
 801140e:	9c08      	ldr	r4, [sp, #32]
 8011410:	9e00      	ldr	r6, [sp, #0]
 8011412:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8011414:	e728      	b.n	8011268 <_dtoa_r+0x730>
 8011416:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801141a:	e751      	b.n	80112c0 <_dtoa_r+0x788>
 801141c:	9a08      	ldr	r2, [sp, #32]
 801141e:	9902      	ldr	r1, [sp, #8]
 8011420:	e750      	b.n	80112c4 <_dtoa_r+0x78c>
 8011422:	f8cd 8008 	str.w	r8, [sp, #8]
 8011426:	e751      	b.n	80112cc <_dtoa_r+0x794>
 8011428:	2300      	movs	r3, #0
 801142a:	e779      	b.n	8011320 <_dtoa_r+0x7e8>
 801142c:	9b04      	ldr	r3, [sp, #16]
 801142e:	e777      	b.n	8011320 <_dtoa_r+0x7e8>
 8011430:	2300      	movs	r3, #0
 8011432:	9308      	str	r3, [sp, #32]
 8011434:	e779      	b.n	801132a <_dtoa_r+0x7f2>
 8011436:	d093      	beq.n	8011360 <_dtoa_r+0x828>
 8011438:	9a00      	ldr	r2, [sp, #0]
 801143a:	331c      	adds	r3, #28
 801143c:	441a      	add	r2, r3
 801143e:	9200      	str	r2, [sp, #0]
 8011440:	9a06      	ldr	r2, [sp, #24]
 8011442:	441a      	add	r2, r3
 8011444:	441e      	add	r6, r3
 8011446:	9206      	str	r2, [sp, #24]
 8011448:	e78a      	b.n	8011360 <_dtoa_r+0x828>
 801144a:	4603      	mov	r3, r0
 801144c:	e7f4      	b.n	8011438 <_dtoa_r+0x900>
 801144e:	9b03      	ldr	r3, [sp, #12]
 8011450:	2b00      	cmp	r3, #0
 8011452:	46b8      	mov	r8, r7
 8011454:	dc20      	bgt.n	8011498 <_dtoa_r+0x960>
 8011456:	469b      	mov	fp, r3
 8011458:	9b07      	ldr	r3, [sp, #28]
 801145a:	2b02      	cmp	r3, #2
 801145c:	dd1e      	ble.n	801149c <_dtoa_r+0x964>
 801145e:	f1bb 0f00 	cmp.w	fp, #0
 8011462:	f47f adb1 	bne.w	8010fc8 <_dtoa_r+0x490>
 8011466:	4621      	mov	r1, r4
 8011468:	465b      	mov	r3, fp
 801146a:	2205      	movs	r2, #5
 801146c:	4648      	mov	r0, r9
 801146e:	f000 fd2b 	bl	8011ec8 <__multadd>
 8011472:	4601      	mov	r1, r0
 8011474:	4604      	mov	r4, r0
 8011476:	9802      	ldr	r0, [sp, #8]
 8011478:	f000 ff80 	bl	801237c <__mcmp>
 801147c:	2800      	cmp	r0, #0
 801147e:	f77f ada3 	ble.w	8010fc8 <_dtoa_r+0x490>
 8011482:	4656      	mov	r6, sl
 8011484:	2331      	movs	r3, #49	@ 0x31
 8011486:	f806 3b01 	strb.w	r3, [r6], #1
 801148a:	f108 0801 	add.w	r8, r8, #1
 801148e:	e59f      	b.n	8010fd0 <_dtoa_r+0x498>
 8011490:	9c03      	ldr	r4, [sp, #12]
 8011492:	46b8      	mov	r8, r7
 8011494:	4625      	mov	r5, r4
 8011496:	e7f4      	b.n	8011482 <_dtoa_r+0x94a>
 8011498:	f8dd b00c 	ldr.w	fp, [sp, #12]
 801149c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801149e:	2b00      	cmp	r3, #0
 80114a0:	f000 8101 	beq.w	80116a6 <_dtoa_r+0xb6e>
 80114a4:	2e00      	cmp	r6, #0
 80114a6:	dd05      	ble.n	80114b4 <_dtoa_r+0x97c>
 80114a8:	4629      	mov	r1, r5
 80114aa:	4632      	mov	r2, r6
 80114ac:	4648      	mov	r0, r9
 80114ae:	f000 fef9 	bl	80122a4 <__lshift>
 80114b2:	4605      	mov	r5, r0
 80114b4:	9b08      	ldr	r3, [sp, #32]
 80114b6:	2b00      	cmp	r3, #0
 80114b8:	d05c      	beq.n	8011574 <_dtoa_r+0xa3c>
 80114ba:	6869      	ldr	r1, [r5, #4]
 80114bc:	4648      	mov	r0, r9
 80114be:	f000 fca1 	bl	8011e04 <_Balloc>
 80114c2:	4606      	mov	r6, r0
 80114c4:	b928      	cbnz	r0, 80114d2 <_dtoa_r+0x99a>
 80114c6:	4b82      	ldr	r3, [pc, #520]	@ (80116d0 <_dtoa_r+0xb98>)
 80114c8:	4602      	mov	r2, r0
 80114ca:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80114ce:	f7ff bb4a 	b.w	8010b66 <_dtoa_r+0x2e>
 80114d2:	692a      	ldr	r2, [r5, #16]
 80114d4:	3202      	adds	r2, #2
 80114d6:	0092      	lsls	r2, r2, #2
 80114d8:	f105 010c 	add.w	r1, r5, #12
 80114dc:	300c      	adds	r0, #12
 80114de:	f7ff fa68 	bl	80109b2 <memcpy>
 80114e2:	2201      	movs	r2, #1
 80114e4:	4631      	mov	r1, r6
 80114e6:	4648      	mov	r0, r9
 80114e8:	f000 fedc 	bl	80122a4 <__lshift>
 80114ec:	f10a 0301 	add.w	r3, sl, #1
 80114f0:	9300      	str	r3, [sp, #0]
 80114f2:	eb0a 030b 	add.w	r3, sl, fp
 80114f6:	9308      	str	r3, [sp, #32]
 80114f8:	9b04      	ldr	r3, [sp, #16]
 80114fa:	f003 0301 	and.w	r3, r3, #1
 80114fe:	462f      	mov	r7, r5
 8011500:	9306      	str	r3, [sp, #24]
 8011502:	4605      	mov	r5, r0
 8011504:	9b00      	ldr	r3, [sp, #0]
 8011506:	9802      	ldr	r0, [sp, #8]
 8011508:	4621      	mov	r1, r4
 801150a:	f103 3bff 	add.w	fp, r3, #4294967295
 801150e:	f7ff fa8b 	bl	8010a28 <quorem>
 8011512:	4603      	mov	r3, r0
 8011514:	3330      	adds	r3, #48	@ 0x30
 8011516:	9003      	str	r0, [sp, #12]
 8011518:	4639      	mov	r1, r7
 801151a:	9802      	ldr	r0, [sp, #8]
 801151c:	9309      	str	r3, [sp, #36]	@ 0x24
 801151e:	f000 ff2d 	bl	801237c <__mcmp>
 8011522:	462a      	mov	r2, r5
 8011524:	9004      	str	r0, [sp, #16]
 8011526:	4621      	mov	r1, r4
 8011528:	4648      	mov	r0, r9
 801152a:	f000 ff43 	bl	80123b4 <__mdiff>
 801152e:	68c2      	ldr	r2, [r0, #12]
 8011530:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011532:	4606      	mov	r6, r0
 8011534:	bb02      	cbnz	r2, 8011578 <_dtoa_r+0xa40>
 8011536:	4601      	mov	r1, r0
 8011538:	9802      	ldr	r0, [sp, #8]
 801153a:	f000 ff1f 	bl	801237c <__mcmp>
 801153e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011540:	4602      	mov	r2, r0
 8011542:	4631      	mov	r1, r6
 8011544:	4648      	mov	r0, r9
 8011546:	920c      	str	r2, [sp, #48]	@ 0x30
 8011548:	9309      	str	r3, [sp, #36]	@ 0x24
 801154a:	f000 fc9b 	bl	8011e84 <_Bfree>
 801154e:	9b07      	ldr	r3, [sp, #28]
 8011550:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8011552:	9e00      	ldr	r6, [sp, #0]
 8011554:	ea42 0103 	orr.w	r1, r2, r3
 8011558:	9b06      	ldr	r3, [sp, #24]
 801155a:	4319      	orrs	r1, r3
 801155c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801155e:	d10d      	bne.n	801157c <_dtoa_r+0xa44>
 8011560:	2b39      	cmp	r3, #57	@ 0x39
 8011562:	d027      	beq.n	80115b4 <_dtoa_r+0xa7c>
 8011564:	9a04      	ldr	r2, [sp, #16]
 8011566:	2a00      	cmp	r2, #0
 8011568:	dd01      	ble.n	801156e <_dtoa_r+0xa36>
 801156a:	9b03      	ldr	r3, [sp, #12]
 801156c:	3331      	adds	r3, #49	@ 0x31
 801156e:	f88b 3000 	strb.w	r3, [fp]
 8011572:	e52e      	b.n	8010fd2 <_dtoa_r+0x49a>
 8011574:	4628      	mov	r0, r5
 8011576:	e7b9      	b.n	80114ec <_dtoa_r+0x9b4>
 8011578:	2201      	movs	r2, #1
 801157a:	e7e2      	b.n	8011542 <_dtoa_r+0xa0a>
 801157c:	9904      	ldr	r1, [sp, #16]
 801157e:	2900      	cmp	r1, #0
 8011580:	db04      	blt.n	801158c <_dtoa_r+0xa54>
 8011582:	9807      	ldr	r0, [sp, #28]
 8011584:	4301      	orrs	r1, r0
 8011586:	9806      	ldr	r0, [sp, #24]
 8011588:	4301      	orrs	r1, r0
 801158a:	d120      	bne.n	80115ce <_dtoa_r+0xa96>
 801158c:	2a00      	cmp	r2, #0
 801158e:	ddee      	ble.n	801156e <_dtoa_r+0xa36>
 8011590:	9902      	ldr	r1, [sp, #8]
 8011592:	9300      	str	r3, [sp, #0]
 8011594:	2201      	movs	r2, #1
 8011596:	4648      	mov	r0, r9
 8011598:	f000 fe84 	bl	80122a4 <__lshift>
 801159c:	4621      	mov	r1, r4
 801159e:	9002      	str	r0, [sp, #8]
 80115a0:	f000 feec 	bl	801237c <__mcmp>
 80115a4:	2800      	cmp	r0, #0
 80115a6:	9b00      	ldr	r3, [sp, #0]
 80115a8:	dc02      	bgt.n	80115b0 <_dtoa_r+0xa78>
 80115aa:	d1e0      	bne.n	801156e <_dtoa_r+0xa36>
 80115ac:	07da      	lsls	r2, r3, #31
 80115ae:	d5de      	bpl.n	801156e <_dtoa_r+0xa36>
 80115b0:	2b39      	cmp	r3, #57	@ 0x39
 80115b2:	d1da      	bne.n	801156a <_dtoa_r+0xa32>
 80115b4:	2339      	movs	r3, #57	@ 0x39
 80115b6:	f88b 3000 	strb.w	r3, [fp]
 80115ba:	4633      	mov	r3, r6
 80115bc:	461e      	mov	r6, r3
 80115be:	3b01      	subs	r3, #1
 80115c0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80115c4:	2a39      	cmp	r2, #57	@ 0x39
 80115c6:	d04e      	beq.n	8011666 <_dtoa_r+0xb2e>
 80115c8:	3201      	adds	r2, #1
 80115ca:	701a      	strb	r2, [r3, #0]
 80115cc:	e501      	b.n	8010fd2 <_dtoa_r+0x49a>
 80115ce:	2a00      	cmp	r2, #0
 80115d0:	dd03      	ble.n	80115da <_dtoa_r+0xaa2>
 80115d2:	2b39      	cmp	r3, #57	@ 0x39
 80115d4:	d0ee      	beq.n	80115b4 <_dtoa_r+0xa7c>
 80115d6:	3301      	adds	r3, #1
 80115d8:	e7c9      	b.n	801156e <_dtoa_r+0xa36>
 80115da:	9a00      	ldr	r2, [sp, #0]
 80115dc:	9908      	ldr	r1, [sp, #32]
 80115de:	f802 3c01 	strb.w	r3, [r2, #-1]
 80115e2:	428a      	cmp	r2, r1
 80115e4:	d028      	beq.n	8011638 <_dtoa_r+0xb00>
 80115e6:	9902      	ldr	r1, [sp, #8]
 80115e8:	2300      	movs	r3, #0
 80115ea:	220a      	movs	r2, #10
 80115ec:	4648      	mov	r0, r9
 80115ee:	f000 fc6b 	bl	8011ec8 <__multadd>
 80115f2:	42af      	cmp	r7, r5
 80115f4:	9002      	str	r0, [sp, #8]
 80115f6:	f04f 0300 	mov.w	r3, #0
 80115fa:	f04f 020a 	mov.w	r2, #10
 80115fe:	4639      	mov	r1, r7
 8011600:	4648      	mov	r0, r9
 8011602:	d107      	bne.n	8011614 <_dtoa_r+0xadc>
 8011604:	f000 fc60 	bl	8011ec8 <__multadd>
 8011608:	4607      	mov	r7, r0
 801160a:	4605      	mov	r5, r0
 801160c:	9b00      	ldr	r3, [sp, #0]
 801160e:	3301      	adds	r3, #1
 8011610:	9300      	str	r3, [sp, #0]
 8011612:	e777      	b.n	8011504 <_dtoa_r+0x9cc>
 8011614:	f000 fc58 	bl	8011ec8 <__multadd>
 8011618:	4629      	mov	r1, r5
 801161a:	4607      	mov	r7, r0
 801161c:	2300      	movs	r3, #0
 801161e:	220a      	movs	r2, #10
 8011620:	4648      	mov	r0, r9
 8011622:	f000 fc51 	bl	8011ec8 <__multadd>
 8011626:	4605      	mov	r5, r0
 8011628:	e7f0      	b.n	801160c <_dtoa_r+0xad4>
 801162a:	f1bb 0f00 	cmp.w	fp, #0
 801162e:	bfcc      	ite	gt
 8011630:	465e      	movgt	r6, fp
 8011632:	2601      	movle	r6, #1
 8011634:	4456      	add	r6, sl
 8011636:	2700      	movs	r7, #0
 8011638:	9902      	ldr	r1, [sp, #8]
 801163a:	9300      	str	r3, [sp, #0]
 801163c:	2201      	movs	r2, #1
 801163e:	4648      	mov	r0, r9
 8011640:	f000 fe30 	bl	80122a4 <__lshift>
 8011644:	4621      	mov	r1, r4
 8011646:	9002      	str	r0, [sp, #8]
 8011648:	f000 fe98 	bl	801237c <__mcmp>
 801164c:	2800      	cmp	r0, #0
 801164e:	dcb4      	bgt.n	80115ba <_dtoa_r+0xa82>
 8011650:	d102      	bne.n	8011658 <_dtoa_r+0xb20>
 8011652:	9b00      	ldr	r3, [sp, #0]
 8011654:	07db      	lsls	r3, r3, #31
 8011656:	d4b0      	bmi.n	80115ba <_dtoa_r+0xa82>
 8011658:	4633      	mov	r3, r6
 801165a:	461e      	mov	r6, r3
 801165c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011660:	2a30      	cmp	r2, #48	@ 0x30
 8011662:	d0fa      	beq.n	801165a <_dtoa_r+0xb22>
 8011664:	e4b5      	b.n	8010fd2 <_dtoa_r+0x49a>
 8011666:	459a      	cmp	sl, r3
 8011668:	d1a8      	bne.n	80115bc <_dtoa_r+0xa84>
 801166a:	2331      	movs	r3, #49	@ 0x31
 801166c:	f108 0801 	add.w	r8, r8, #1
 8011670:	f88a 3000 	strb.w	r3, [sl]
 8011674:	e4ad      	b.n	8010fd2 <_dtoa_r+0x49a>
 8011676:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8011678:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80116d4 <_dtoa_r+0xb9c>
 801167c:	b11b      	cbz	r3, 8011686 <_dtoa_r+0xb4e>
 801167e:	f10a 0308 	add.w	r3, sl, #8
 8011682:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8011684:	6013      	str	r3, [r2, #0]
 8011686:	4650      	mov	r0, sl
 8011688:	b017      	add	sp, #92	@ 0x5c
 801168a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801168e:	9b07      	ldr	r3, [sp, #28]
 8011690:	2b01      	cmp	r3, #1
 8011692:	f77f ae2e 	ble.w	80112f2 <_dtoa_r+0x7ba>
 8011696:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011698:	9308      	str	r3, [sp, #32]
 801169a:	2001      	movs	r0, #1
 801169c:	e64d      	b.n	801133a <_dtoa_r+0x802>
 801169e:	f1bb 0f00 	cmp.w	fp, #0
 80116a2:	f77f aed9 	ble.w	8011458 <_dtoa_r+0x920>
 80116a6:	4656      	mov	r6, sl
 80116a8:	9802      	ldr	r0, [sp, #8]
 80116aa:	4621      	mov	r1, r4
 80116ac:	f7ff f9bc 	bl	8010a28 <quorem>
 80116b0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80116b4:	f806 3b01 	strb.w	r3, [r6], #1
 80116b8:	eba6 020a 	sub.w	r2, r6, sl
 80116bc:	4593      	cmp	fp, r2
 80116be:	ddb4      	ble.n	801162a <_dtoa_r+0xaf2>
 80116c0:	9902      	ldr	r1, [sp, #8]
 80116c2:	2300      	movs	r3, #0
 80116c4:	220a      	movs	r2, #10
 80116c6:	4648      	mov	r0, r9
 80116c8:	f000 fbfe 	bl	8011ec8 <__multadd>
 80116cc:	9002      	str	r0, [sp, #8]
 80116ce:	e7eb      	b.n	80116a8 <_dtoa_r+0xb70>
 80116d0:	08014c55 	.word	0x08014c55
 80116d4:	08014bf0 	.word	0x08014bf0

080116d8 <_free_r>:
 80116d8:	b538      	push	{r3, r4, r5, lr}
 80116da:	4605      	mov	r5, r0
 80116dc:	2900      	cmp	r1, #0
 80116de:	d041      	beq.n	8011764 <_free_r+0x8c>
 80116e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80116e4:	1f0c      	subs	r4, r1, #4
 80116e6:	2b00      	cmp	r3, #0
 80116e8:	bfb8      	it	lt
 80116ea:	18e4      	addlt	r4, r4, r3
 80116ec:	f7fd f8ea 	bl	800e8c4 <__malloc_lock>
 80116f0:	4a1d      	ldr	r2, [pc, #116]	@ (8011768 <_free_r+0x90>)
 80116f2:	6813      	ldr	r3, [r2, #0]
 80116f4:	b933      	cbnz	r3, 8011704 <_free_r+0x2c>
 80116f6:	6063      	str	r3, [r4, #4]
 80116f8:	6014      	str	r4, [r2, #0]
 80116fa:	4628      	mov	r0, r5
 80116fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011700:	f7fd b8e6 	b.w	800e8d0 <__malloc_unlock>
 8011704:	42a3      	cmp	r3, r4
 8011706:	d908      	bls.n	801171a <_free_r+0x42>
 8011708:	6820      	ldr	r0, [r4, #0]
 801170a:	1821      	adds	r1, r4, r0
 801170c:	428b      	cmp	r3, r1
 801170e:	bf01      	itttt	eq
 8011710:	6819      	ldreq	r1, [r3, #0]
 8011712:	685b      	ldreq	r3, [r3, #4]
 8011714:	1809      	addeq	r1, r1, r0
 8011716:	6021      	streq	r1, [r4, #0]
 8011718:	e7ed      	b.n	80116f6 <_free_r+0x1e>
 801171a:	461a      	mov	r2, r3
 801171c:	685b      	ldr	r3, [r3, #4]
 801171e:	b10b      	cbz	r3, 8011724 <_free_r+0x4c>
 8011720:	42a3      	cmp	r3, r4
 8011722:	d9fa      	bls.n	801171a <_free_r+0x42>
 8011724:	6811      	ldr	r1, [r2, #0]
 8011726:	1850      	adds	r0, r2, r1
 8011728:	42a0      	cmp	r0, r4
 801172a:	d10b      	bne.n	8011744 <_free_r+0x6c>
 801172c:	6820      	ldr	r0, [r4, #0]
 801172e:	4401      	add	r1, r0
 8011730:	1850      	adds	r0, r2, r1
 8011732:	4283      	cmp	r3, r0
 8011734:	6011      	str	r1, [r2, #0]
 8011736:	d1e0      	bne.n	80116fa <_free_r+0x22>
 8011738:	6818      	ldr	r0, [r3, #0]
 801173a:	685b      	ldr	r3, [r3, #4]
 801173c:	6053      	str	r3, [r2, #4]
 801173e:	4408      	add	r0, r1
 8011740:	6010      	str	r0, [r2, #0]
 8011742:	e7da      	b.n	80116fa <_free_r+0x22>
 8011744:	d902      	bls.n	801174c <_free_r+0x74>
 8011746:	230c      	movs	r3, #12
 8011748:	602b      	str	r3, [r5, #0]
 801174a:	e7d6      	b.n	80116fa <_free_r+0x22>
 801174c:	6820      	ldr	r0, [r4, #0]
 801174e:	1821      	adds	r1, r4, r0
 8011750:	428b      	cmp	r3, r1
 8011752:	bf04      	itt	eq
 8011754:	6819      	ldreq	r1, [r3, #0]
 8011756:	685b      	ldreq	r3, [r3, #4]
 8011758:	6063      	str	r3, [r4, #4]
 801175a:	bf04      	itt	eq
 801175c:	1809      	addeq	r1, r1, r0
 801175e:	6021      	streq	r1, [r4, #0]
 8011760:	6054      	str	r4, [r2, #4]
 8011762:	e7ca      	b.n	80116fa <_free_r+0x22>
 8011764:	bd38      	pop	{r3, r4, r5, pc}
 8011766:	bf00      	nop
 8011768:	20005608 	.word	0x20005608

0801176c <rshift>:
 801176c:	6903      	ldr	r3, [r0, #16]
 801176e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8011772:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011776:	ea4f 1261 	mov.w	r2, r1, asr #5
 801177a:	f100 0414 	add.w	r4, r0, #20
 801177e:	dd45      	ble.n	801180c <rshift+0xa0>
 8011780:	f011 011f 	ands.w	r1, r1, #31
 8011784:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8011788:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801178c:	d10c      	bne.n	80117a8 <rshift+0x3c>
 801178e:	f100 0710 	add.w	r7, r0, #16
 8011792:	4629      	mov	r1, r5
 8011794:	42b1      	cmp	r1, r6
 8011796:	d334      	bcc.n	8011802 <rshift+0x96>
 8011798:	1a9b      	subs	r3, r3, r2
 801179a:	009b      	lsls	r3, r3, #2
 801179c:	1eea      	subs	r2, r5, #3
 801179e:	4296      	cmp	r6, r2
 80117a0:	bf38      	it	cc
 80117a2:	2300      	movcc	r3, #0
 80117a4:	4423      	add	r3, r4
 80117a6:	e015      	b.n	80117d4 <rshift+0x68>
 80117a8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80117ac:	f1c1 0820 	rsb	r8, r1, #32
 80117b0:	40cf      	lsrs	r7, r1
 80117b2:	f105 0e04 	add.w	lr, r5, #4
 80117b6:	46a1      	mov	r9, r4
 80117b8:	4576      	cmp	r6, lr
 80117ba:	46f4      	mov	ip, lr
 80117bc:	d815      	bhi.n	80117ea <rshift+0x7e>
 80117be:	1a9a      	subs	r2, r3, r2
 80117c0:	0092      	lsls	r2, r2, #2
 80117c2:	3a04      	subs	r2, #4
 80117c4:	3501      	adds	r5, #1
 80117c6:	42ae      	cmp	r6, r5
 80117c8:	bf38      	it	cc
 80117ca:	2200      	movcc	r2, #0
 80117cc:	18a3      	adds	r3, r4, r2
 80117ce:	50a7      	str	r7, [r4, r2]
 80117d0:	b107      	cbz	r7, 80117d4 <rshift+0x68>
 80117d2:	3304      	adds	r3, #4
 80117d4:	1b1a      	subs	r2, r3, r4
 80117d6:	42a3      	cmp	r3, r4
 80117d8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80117dc:	bf08      	it	eq
 80117de:	2300      	moveq	r3, #0
 80117e0:	6102      	str	r2, [r0, #16]
 80117e2:	bf08      	it	eq
 80117e4:	6143      	streq	r3, [r0, #20]
 80117e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80117ea:	f8dc c000 	ldr.w	ip, [ip]
 80117ee:	fa0c fc08 	lsl.w	ip, ip, r8
 80117f2:	ea4c 0707 	orr.w	r7, ip, r7
 80117f6:	f849 7b04 	str.w	r7, [r9], #4
 80117fa:	f85e 7b04 	ldr.w	r7, [lr], #4
 80117fe:	40cf      	lsrs	r7, r1
 8011800:	e7da      	b.n	80117b8 <rshift+0x4c>
 8011802:	f851 cb04 	ldr.w	ip, [r1], #4
 8011806:	f847 cf04 	str.w	ip, [r7, #4]!
 801180a:	e7c3      	b.n	8011794 <rshift+0x28>
 801180c:	4623      	mov	r3, r4
 801180e:	e7e1      	b.n	80117d4 <rshift+0x68>

08011810 <__hexdig_fun>:
 8011810:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8011814:	2b09      	cmp	r3, #9
 8011816:	d802      	bhi.n	801181e <__hexdig_fun+0xe>
 8011818:	3820      	subs	r0, #32
 801181a:	b2c0      	uxtb	r0, r0
 801181c:	4770      	bx	lr
 801181e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8011822:	2b05      	cmp	r3, #5
 8011824:	d801      	bhi.n	801182a <__hexdig_fun+0x1a>
 8011826:	3847      	subs	r0, #71	@ 0x47
 8011828:	e7f7      	b.n	801181a <__hexdig_fun+0xa>
 801182a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801182e:	2b05      	cmp	r3, #5
 8011830:	d801      	bhi.n	8011836 <__hexdig_fun+0x26>
 8011832:	3827      	subs	r0, #39	@ 0x27
 8011834:	e7f1      	b.n	801181a <__hexdig_fun+0xa>
 8011836:	2000      	movs	r0, #0
 8011838:	4770      	bx	lr
	...

0801183c <__gethex>:
 801183c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011840:	b085      	sub	sp, #20
 8011842:	468a      	mov	sl, r1
 8011844:	9302      	str	r3, [sp, #8]
 8011846:	680b      	ldr	r3, [r1, #0]
 8011848:	9001      	str	r0, [sp, #4]
 801184a:	4690      	mov	r8, r2
 801184c:	1c9c      	adds	r4, r3, #2
 801184e:	46a1      	mov	r9, r4
 8011850:	f814 0b01 	ldrb.w	r0, [r4], #1
 8011854:	2830      	cmp	r0, #48	@ 0x30
 8011856:	d0fa      	beq.n	801184e <__gethex+0x12>
 8011858:	eba9 0303 	sub.w	r3, r9, r3
 801185c:	f1a3 0b02 	sub.w	fp, r3, #2
 8011860:	f7ff ffd6 	bl	8011810 <__hexdig_fun>
 8011864:	4605      	mov	r5, r0
 8011866:	2800      	cmp	r0, #0
 8011868:	d168      	bne.n	801193c <__gethex+0x100>
 801186a:	49a0      	ldr	r1, [pc, #640]	@ (8011aec <__gethex+0x2b0>)
 801186c:	2201      	movs	r2, #1
 801186e:	4648      	mov	r0, r9
 8011870:	f7fe ff39 	bl	80106e6 <strncmp>
 8011874:	4607      	mov	r7, r0
 8011876:	2800      	cmp	r0, #0
 8011878:	d167      	bne.n	801194a <__gethex+0x10e>
 801187a:	f899 0001 	ldrb.w	r0, [r9, #1]
 801187e:	4626      	mov	r6, r4
 8011880:	f7ff ffc6 	bl	8011810 <__hexdig_fun>
 8011884:	2800      	cmp	r0, #0
 8011886:	d062      	beq.n	801194e <__gethex+0x112>
 8011888:	4623      	mov	r3, r4
 801188a:	7818      	ldrb	r0, [r3, #0]
 801188c:	2830      	cmp	r0, #48	@ 0x30
 801188e:	4699      	mov	r9, r3
 8011890:	f103 0301 	add.w	r3, r3, #1
 8011894:	d0f9      	beq.n	801188a <__gethex+0x4e>
 8011896:	f7ff ffbb 	bl	8011810 <__hexdig_fun>
 801189a:	fab0 f580 	clz	r5, r0
 801189e:	096d      	lsrs	r5, r5, #5
 80118a0:	f04f 0b01 	mov.w	fp, #1
 80118a4:	464a      	mov	r2, r9
 80118a6:	4616      	mov	r6, r2
 80118a8:	3201      	adds	r2, #1
 80118aa:	7830      	ldrb	r0, [r6, #0]
 80118ac:	f7ff ffb0 	bl	8011810 <__hexdig_fun>
 80118b0:	2800      	cmp	r0, #0
 80118b2:	d1f8      	bne.n	80118a6 <__gethex+0x6a>
 80118b4:	498d      	ldr	r1, [pc, #564]	@ (8011aec <__gethex+0x2b0>)
 80118b6:	2201      	movs	r2, #1
 80118b8:	4630      	mov	r0, r6
 80118ba:	f7fe ff14 	bl	80106e6 <strncmp>
 80118be:	2800      	cmp	r0, #0
 80118c0:	d13f      	bne.n	8011942 <__gethex+0x106>
 80118c2:	b944      	cbnz	r4, 80118d6 <__gethex+0x9a>
 80118c4:	1c74      	adds	r4, r6, #1
 80118c6:	4622      	mov	r2, r4
 80118c8:	4616      	mov	r6, r2
 80118ca:	3201      	adds	r2, #1
 80118cc:	7830      	ldrb	r0, [r6, #0]
 80118ce:	f7ff ff9f 	bl	8011810 <__hexdig_fun>
 80118d2:	2800      	cmp	r0, #0
 80118d4:	d1f8      	bne.n	80118c8 <__gethex+0x8c>
 80118d6:	1ba4      	subs	r4, r4, r6
 80118d8:	00a7      	lsls	r7, r4, #2
 80118da:	7833      	ldrb	r3, [r6, #0]
 80118dc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80118e0:	2b50      	cmp	r3, #80	@ 0x50
 80118e2:	d13e      	bne.n	8011962 <__gethex+0x126>
 80118e4:	7873      	ldrb	r3, [r6, #1]
 80118e6:	2b2b      	cmp	r3, #43	@ 0x2b
 80118e8:	d033      	beq.n	8011952 <__gethex+0x116>
 80118ea:	2b2d      	cmp	r3, #45	@ 0x2d
 80118ec:	d034      	beq.n	8011958 <__gethex+0x11c>
 80118ee:	1c71      	adds	r1, r6, #1
 80118f0:	2400      	movs	r4, #0
 80118f2:	7808      	ldrb	r0, [r1, #0]
 80118f4:	f7ff ff8c 	bl	8011810 <__hexdig_fun>
 80118f8:	1e43      	subs	r3, r0, #1
 80118fa:	b2db      	uxtb	r3, r3
 80118fc:	2b18      	cmp	r3, #24
 80118fe:	d830      	bhi.n	8011962 <__gethex+0x126>
 8011900:	f1a0 0210 	sub.w	r2, r0, #16
 8011904:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8011908:	f7ff ff82 	bl	8011810 <__hexdig_fun>
 801190c:	f100 3cff 	add.w	ip, r0, #4294967295
 8011910:	fa5f fc8c 	uxtb.w	ip, ip
 8011914:	f1bc 0f18 	cmp.w	ip, #24
 8011918:	f04f 030a 	mov.w	r3, #10
 801191c:	d91e      	bls.n	801195c <__gethex+0x120>
 801191e:	b104      	cbz	r4, 8011922 <__gethex+0xe6>
 8011920:	4252      	negs	r2, r2
 8011922:	4417      	add	r7, r2
 8011924:	f8ca 1000 	str.w	r1, [sl]
 8011928:	b1ed      	cbz	r5, 8011966 <__gethex+0x12a>
 801192a:	f1bb 0f00 	cmp.w	fp, #0
 801192e:	bf0c      	ite	eq
 8011930:	2506      	moveq	r5, #6
 8011932:	2500      	movne	r5, #0
 8011934:	4628      	mov	r0, r5
 8011936:	b005      	add	sp, #20
 8011938:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801193c:	2500      	movs	r5, #0
 801193e:	462c      	mov	r4, r5
 8011940:	e7b0      	b.n	80118a4 <__gethex+0x68>
 8011942:	2c00      	cmp	r4, #0
 8011944:	d1c7      	bne.n	80118d6 <__gethex+0x9a>
 8011946:	4627      	mov	r7, r4
 8011948:	e7c7      	b.n	80118da <__gethex+0x9e>
 801194a:	464e      	mov	r6, r9
 801194c:	462f      	mov	r7, r5
 801194e:	2501      	movs	r5, #1
 8011950:	e7c3      	b.n	80118da <__gethex+0x9e>
 8011952:	2400      	movs	r4, #0
 8011954:	1cb1      	adds	r1, r6, #2
 8011956:	e7cc      	b.n	80118f2 <__gethex+0xb6>
 8011958:	2401      	movs	r4, #1
 801195a:	e7fb      	b.n	8011954 <__gethex+0x118>
 801195c:	fb03 0002 	mla	r0, r3, r2, r0
 8011960:	e7ce      	b.n	8011900 <__gethex+0xc4>
 8011962:	4631      	mov	r1, r6
 8011964:	e7de      	b.n	8011924 <__gethex+0xe8>
 8011966:	eba6 0309 	sub.w	r3, r6, r9
 801196a:	3b01      	subs	r3, #1
 801196c:	4629      	mov	r1, r5
 801196e:	2b07      	cmp	r3, #7
 8011970:	dc0a      	bgt.n	8011988 <__gethex+0x14c>
 8011972:	9801      	ldr	r0, [sp, #4]
 8011974:	f000 fa46 	bl	8011e04 <_Balloc>
 8011978:	4604      	mov	r4, r0
 801197a:	b940      	cbnz	r0, 801198e <__gethex+0x152>
 801197c:	4b5c      	ldr	r3, [pc, #368]	@ (8011af0 <__gethex+0x2b4>)
 801197e:	4602      	mov	r2, r0
 8011980:	21e4      	movs	r1, #228	@ 0xe4
 8011982:	485c      	ldr	r0, [pc, #368]	@ (8011af4 <__gethex+0x2b8>)
 8011984:	f7ff f832 	bl	80109ec <__assert_func>
 8011988:	3101      	adds	r1, #1
 801198a:	105b      	asrs	r3, r3, #1
 801198c:	e7ef      	b.n	801196e <__gethex+0x132>
 801198e:	f100 0a14 	add.w	sl, r0, #20
 8011992:	2300      	movs	r3, #0
 8011994:	4655      	mov	r5, sl
 8011996:	469b      	mov	fp, r3
 8011998:	45b1      	cmp	r9, r6
 801199a:	d337      	bcc.n	8011a0c <__gethex+0x1d0>
 801199c:	f845 bb04 	str.w	fp, [r5], #4
 80119a0:	eba5 050a 	sub.w	r5, r5, sl
 80119a4:	10ad      	asrs	r5, r5, #2
 80119a6:	6125      	str	r5, [r4, #16]
 80119a8:	4658      	mov	r0, fp
 80119aa:	f000 fb1d 	bl	8011fe8 <__hi0bits>
 80119ae:	016d      	lsls	r5, r5, #5
 80119b0:	f8d8 6000 	ldr.w	r6, [r8]
 80119b4:	1a2d      	subs	r5, r5, r0
 80119b6:	42b5      	cmp	r5, r6
 80119b8:	dd54      	ble.n	8011a64 <__gethex+0x228>
 80119ba:	1bad      	subs	r5, r5, r6
 80119bc:	4629      	mov	r1, r5
 80119be:	4620      	mov	r0, r4
 80119c0:	f000 fea9 	bl	8012716 <__any_on>
 80119c4:	4681      	mov	r9, r0
 80119c6:	b178      	cbz	r0, 80119e8 <__gethex+0x1ac>
 80119c8:	1e6b      	subs	r3, r5, #1
 80119ca:	1159      	asrs	r1, r3, #5
 80119cc:	f003 021f 	and.w	r2, r3, #31
 80119d0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80119d4:	f04f 0901 	mov.w	r9, #1
 80119d8:	fa09 f202 	lsl.w	r2, r9, r2
 80119dc:	420a      	tst	r2, r1
 80119de:	d003      	beq.n	80119e8 <__gethex+0x1ac>
 80119e0:	454b      	cmp	r3, r9
 80119e2:	dc36      	bgt.n	8011a52 <__gethex+0x216>
 80119e4:	f04f 0902 	mov.w	r9, #2
 80119e8:	4629      	mov	r1, r5
 80119ea:	4620      	mov	r0, r4
 80119ec:	f7ff febe 	bl	801176c <rshift>
 80119f0:	442f      	add	r7, r5
 80119f2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80119f6:	42bb      	cmp	r3, r7
 80119f8:	da42      	bge.n	8011a80 <__gethex+0x244>
 80119fa:	9801      	ldr	r0, [sp, #4]
 80119fc:	4621      	mov	r1, r4
 80119fe:	f000 fa41 	bl	8011e84 <_Bfree>
 8011a02:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011a04:	2300      	movs	r3, #0
 8011a06:	6013      	str	r3, [r2, #0]
 8011a08:	25a3      	movs	r5, #163	@ 0xa3
 8011a0a:	e793      	b.n	8011934 <__gethex+0xf8>
 8011a0c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8011a10:	2a2e      	cmp	r2, #46	@ 0x2e
 8011a12:	d012      	beq.n	8011a3a <__gethex+0x1fe>
 8011a14:	2b20      	cmp	r3, #32
 8011a16:	d104      	bne.n	8011a22 <__gethex+0x1e6>
 8011a18:	f845 bb04 	str.w	fp, [r5], #4
 8011a1c:	f04f 0b00 	mov.w	fp, #0
 8011a20:	465b      	mov	r3, fp
 8011a22:	7830      	ldrb	r0, [r6, #0]
 8011a24:	9303      	str	r3, [sp, #12]
 8011a26:	f7ff fef3 	bl	8011810 <__hexdig_fun>
 8011a2a:	9b03      	ldr	r3, [sp, #12]
 8011a2c:	f000 000f 	and.w	r0, r0, #15
 8011a30:	4098      	lsls	r0, r3
 8011a32:	ea4b 0b00 	orr.w	fp, fp, r0
 8011a36:	3304      	adds	r3, #4
 8011a38:	e7ae      	b.n	8011998 <__gethex+0x15c>
 8011a3a:	45b1      	cmp	r9, r6
 8011a3c:	d8ea      	bhi.n	8011a14 <__gethex+0x1d8>
 8011a3e:	492b      	ldr	r1, [pc, #172]	@ (8011aec <__gethex+0x2b0>)
 8011a40:	9303      	str	r3, [sp, #12]
 8011a42:	2201      	movs	r2, #1
 8011a44:	4630      	mov	r0, r6
 8011a46:	f7fe fe4e 	bl	80106e6 <strncmp>
 8011a4a:	9b03      	ldr	r3, [sp, #12]
 8011a4c:	2800      	cmp	r0, #0
 8011a4e:	d1e1      	bne.n	8011a14 <__gethex+0x1d8>
 8011a50:	e7a2      	b.n	8011998 <__gethex+0x15c>
 8011a52:	1ea9      	subs	r1, r5, #2
 8011a54:	4620      	mov	r0, r4
 8011a56:	f000 fe5e 	bl	8012716 <__any_on>
 8011a5a:	2800      	cmp	r0, #0
 8011a5c:	d0c2      	beq.n	80119e4 <__gethex+0x1a8>
 8011a5e:	f04f 0903 	mov.w	r9, #3
 8011a62:	e7c1      	b.n	80119e8 <__gethex+0x1ac>
 8011a64:	da09      	bge.n	8011a7a <__gethex+0x23e>
 8011a66:	1b75      	subs	r5, r6, r5
 8011a68:	4621      	mov	r1, r4
 8011a6a:	9801      	ldr	r0, [sp, #4]
 8011a6c:	462a      	mov	r2, r5
 8011a6e:	f000 fc19 	bl	80122a4 <__lshift>
 8011a72:	1b7f      	subs	r7, r7, r5
 8011a74:	4604      	mov	r4, r0
 8011a76:	f100 0a14 	add.w	sl, r0, #20
 8011a7a:	f04f 0900 	mov.w	r9, #0
 8011a7e:	e7b8      	b.n	80119f2 <__gethex+0x1b6>
 8011a80:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8011a84:	42bd      	cmp	r5, r7
 8011a86:	dd6f      	ble.n	8011b68 <__gethex+0x32c>
 8011a88:	1bed      	subs	r5, r5, r7
 8011a8a:	42ae      	cmp	r6, r5
 8011a8c:	dc34      	bgt.n	8011af8 <__gethex+0x2bc>
 8011a8e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011a92:	2b02      	cmp	r3, #2
 8011a94:	d022      	beq.n	8011adc <__gethex+0x2a0>
 8011a96:	2b03      	cmp	r3, #3
 8011a98:	d024      	beq.n	8011ae4 <__gethex+0x2a8>
 8011a9a:	2b01      	cmp	r3, #1
 8011a9c:	d115      	bne.n	8011aca <__gethex+0x28e>
 8011a9e:	42ae      	cmp	r6, r5
 8011aa0:	d113      	bne.n	8011aca <__gethex+0x28e>
 8011aa2:	2e01      	cmp	r6, #1
 8011aa4:	d10b      	bne.n	8011abe <__gethex+0x282>
 8011aa6:	9a02      	ldr	r2, [sp, #8]
 8011aa8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8011aac:	6013      	str	r3, [r2, #0]
 8011aae:	2301      	movs	r3, #1
 8011ab0:	6123      	str	r3, [r4, #16]
 8011ab2:	f8ca 3000 	str.w	r3, [sl]
 8011ab6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011ab8:	2562      	movs	r5, #98	@ 0x62
 8011aba:	601c      	str	r4, [r3, #0]
 8011abc:	e73a      	b.n	8011934 <__gethex+0xf8>
 8011abe:	1e71      	subs	r1, r6, #1
 8011ac0:	4620      	mov	r0, r4
 8011ac2:	f000 fe28 	bl	8012716 <__any_on>
 8011ac6:	2800      	cmp	r0, #0
 8011ac8:	d1ed      	bne.n	8011aa6 <__gethex+0x26a>
 8011aca:	9801      	ldr	r0, [sp, #4]
 8011acc:	4621      	mov	r1, r4
 8011ace:	f000 f9d9 	bl	8011e84 <_Bfree>
 8011ad2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011ad4:	2300      	movs	r3, #0
 8011ad6:	6013      	str	r3, [r2, #0]
 8011ad8:	2550      	movs	r5, #80	@ 0x50
 8011ada:	e72b      	b.n	8011934 <__gethex+0xf8>
 8011adc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011ade:	2b00      	cmp	r3, #0
 8011ae0:	d1f3      	bne.n	8011aca <__gethex+0x28e>
 8011ae2:	e7e0      	b.n	8011aa6 <__gethex+0x26a>
 8011ae4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011ae6:	2b00      	cmp	r3, #0
 8011ae8:	d1dd      	bne.n	8011aa6 <__gethex+0x26a>
 8011aea:	e7ee      	b.n	8011aca <__gethex+0x28e>
 8011aec:	08014b00 	.word	0x08014b00
 8011af0:	08014c55 	.word	0x08014c55
 8011af4:	08014c66 	.word	0x08014c66
 8011af8:	1e6f      	subs	r7, r5, #1
 8011afa:	f1b9 0f00 	cmp.w	r9, #0
 8011afe:	d130      	bne.n	8011b62 <__gethex+0x326>
 8011b00:	b127      	cbz	r7, 8011b0c <__gethex+0x2d0>
 8011b02:	4639      	mov	r1, r7
 8011b04:	4620      	mov	r0, r4
 8011b06:	f000 fe06 	bl	8012716 <__any_on>
 8011b0a:	4681      	mov	r9, r0
 8011b0c:	117a      	asrs	r2, r7, #5
 8011b0e:	2301      	movs	r3, #1
 8011b10:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8011b14:	f007 071f 	and.w	r7, r7, #31
 8011b18:	40bb      	lsls	r3, r7
 8011b1a:	4213      	tst	r3, r2
 8011b1c:	4629      	mov	r1, r5
 8011b1e:	4620      	mov	r0, r4
 8011b20:	bf18      	it	ne
 8011b22:	f049 0902 	orrne.w	r9, r9, #2
 8011b26:	f7ff fe21 	bl	801176c <rshift>
 8011b2a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8011b2e:	1b76      	subs	r6, r6, r5
 8011b30:	2502      	movs	r5, #2
 8011b32:	f1b9 0f00 	cmp.w	r9, #0
 8011b36:	d047      	beq.n	8011bc8 <__gethex+0x38c>
 8011b38:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011b3c:	2b02      	cmp	r3, #2
 8011b3e:	d015      	beq.n	8011b6c <__gethex+0x330>
 8011b40:	2b03      	cmp	r3, #3
 8011b42:	d017      	beq.n	8011b74 <__gethex+0x338>
 8011b44:	2b01      	cmp	r3, #1
 8011b46:	d109      	bne.n	8011b5c <__gethex+0x320>
 8011b48:	f019 0f02 	tst.w	r9, #2
 8011b4c:	d006      	beq.n	8011b5c <__gethex+0x320>
 8011b4e:	f8da 3000 	ldr.w	r3, [sl]
 8011b52:	ea49 0903 	orr.w	r9, r9, r3
 8011b56:	f019 0f01 	tst.w	r9, #1
 8011b5a:	d10e      	bne.n	8011b7a <__gethex+0x33e>
 8011b5c:	f045 0510 	orr.w	r5, r5, #16
 8011b60:	e032      	b.n	8011bc8 <__gethex+0x38c>
 8011b62:	f04f 0901 	mov.w	r9, #1
 8011b66:	e7d1      	b.n	8011b0c <__gethex+0x2d0>
 8011b68:	2501      	movs	r5, #1
 8011b6a:	e7e2      	b.n	8011b32 <__gethex+0x2f6>
 8011b6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011b6e:	f1c3 0301 	rsb	r3, r3, #1
 8011b72:	930f      	str	r3, [sp, #60]	@ 0x3c
 8011b74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011b76:	2b00      	cmp	r3, #0
 8011b78:	d0f0      	beq.n	8011b5c <__gethex+0x320>
 8011b7a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8011b7e:	f104 0314 	add.w	r3, r4, #20
 8011b82:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8011b86:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8011b8a:	f04f 0c00 	mov.w	ip, #0
 8011b8e:	4618      	mov	r0, r3
 8011b90:	f853 2b04 	ldr.w	r2, [r3], #4
 8011b94:	f1b2 3fff 	cmp.w	r2, #4294967295
 8011b98:	d01b      	beq.n	8011bd2 <__gethex+0x396>
 8011b9a:	3201      	adds	r2, #1
 8011b9c:	6002      	str	r2, [r0, #0]
 8011b9e:	2d02      	cmp	r5, #2
 8011ba0:	f104 0314 	add.w	r3, r4, #20
 8011ba4:	d13c      	bne.n	8011c20 <__gethex+0x3e4>
 8011ba6:	f8d8 2000 	ldr.w	r2, [r8]
 8011baa:	3a01      	subs	r2, #1
 8011bac:	42b2      	cmp	r2, r6
 8011bae:	d109      	bne.n	8011bc4 <__gethex+0x388>
 8011bb0:	1171      	asrs	r1, r6, #5
 8011bb2:	2201      	movs	r2, #1
 8011bb4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011bb8:	f006 061f 	and.w	r6, r6, #31
 8011bbc:	fa02 f606 	lsl.w	r6, r2, r6
 8011bc0:	421e      	tst	r6, r3
 8011bc2:	d13a      	bne.n	8011c3a <__gethex+0x3fe>
 8011bc4:	f045 0520 	orr.w	r5, r5, #32
 8011bc8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011bca:	601c      	str	r4, [r3, #0]
 8011bcc:	9b02      	ldr	r3, [sp, #8]
 8011bce:	601f      	str	r7, [r3, #0]
 8011bd0:	e6b0      	b.n	8011934 <__gethex+0xf8>
 8011bd2:	4299      	cmp	r1, r3
 8011bd4:	f843 cc04 	str.w	ip, [r3, #-4]
 8011bd8:	d8d9      	bhi.n	8011b8e <__gethex+0x352>
 8011bda:	68a3      	ldr	r3, [r4, #8]
 8011bdc:	459b      	cmp	fp, r3
 8011bde:	db17      	blt.n	8011c10 <__gethex+0x3d4>
 8011be0:	6861      	ldr	r1, [r4, #4]
 8011be2:	9801      	ldr	r0, [sp, #4]
 8011be4:	3101      	adds	r1, #1
 8011be6:	f000 f90d 	bl	8011e04 <_Balloc>
 8011bea:	4681      	mov	r9, r0
 8011bec:	b918      	cbnz	r0, 8011bf6 <__gethex+0x3ba>
 8011bee:	4b1a      	ldr	r3, [pc, #104]	@ (8011c58 <__gethex+0x41c>)
 8011bf0:	4602      	mov	r2, r0
 8011bf2:	2184      	movs	r1, #132	@ 0x84
 8011bf4:	e6c5      	b.n	8011982 <__gethex+0x146>
 8011bf6:	6922      	ldr	r2, [r4, #16]
 8011bf8:	3202      	adds	r2, #2
 8011bfa:	f104 010c 	add.w	r1, r4, #12
 8011bfe:	0092      	lsls	r2, r2, #2
 8011c00:	300c      	adds	r0, #12
 8011c02:	f7fe fed6 	bl	80109b2 <memcpy>
 8011c06:	4621      	mov	r1, r4
 8011c08:	9801      	ldr	r0, [sp, #4]
 8011c0a:	f000 f93b 	bl	8011e84 <_Bfree>
 8011c0e:	464c      	mov	r4, r9
 8011c10:	6923      	ldr	r3, [r4, #16]
 8011c12:	1c5a      	adds	r2, r3, #1
 8011c14:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011c18:	6122      	str	r2, [r4, #16]
 8011c1a:	2201      	movs	r2, #1
 8011c1c:	615a      	str	r2, [r3, #20]
 8011c1e:	e7be      	b.n	8011b9e <__gethex+0x362>
 8011c20:	6922      	ldr	r2, [r4, #16]
 8011c22:	455a      	cmp	r2, fp
 8011c24:	dd0b      	ble.n	8011c3e <__gethex+0x402>
 8011c26:	2101      	movs	r1, #1
 8011c28:	4620      	mov	r0, r4
 8011c2a:	f7ff fd9f 	bl	801176c <rshift>
 8011c2e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011c32:	3701      	adds	r7, #1
 8011c34:	42bb      	cmp	r3, r7
 8011c36:	f6ff aee0 	blt.w	80119fa <__gethex+0x1be>
 8011c3a:	2501      	movs	r5, #1
 8011c3c:	e7c2      	b.n	8011bc4 <__gethex+0x388>
 8011c3e:	f016 061f 	ands.w	r6, r6, #31
 8011c42:	d0fa      	beq.n	8011c3a <__gethex+0x3fe>
 8011c44:	4453      	add	r3, sl
 8011c46:	f1c6 0620 	rsb	r6, r6, #32
 8011c4a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8011c4e:	f000 f9cb 	bl	8011fe8 <__hi0bits>
 8011c52:	42b0      	cmp	r0, r6
 8011c54:	dbe7      	blt.n	8011c26 <__gethex+0x3ea>
 8011c56:	e7f0      	b.n	8011c3a <__gethex+0x3fe>
 8011c58:	08014c55 	.word	0x08014c55

08011c5c <L_shift>:
 8011c5c:	f1c2 0208 	rsb	r2, r2, #8
 8011c60:	0092      	lsls	r2, r2, #2
 8011c62:	b570      	push	{r4, r5, r6, lr}
 8011c64:	f1c2 0620 	rsb	r6, r2, #32
 8011c68:	6843      	ldr	r3, [r0, #4]
 8011c6a:	6804      	ldr	r4, [r0, #0]
 8011c6c:	fa03 f506 	lsl.w	r5, r3, r6
 8011c70:	432c      	orrs	r4, r5
 8011c72:	40d3      	lsrs	r3, r2
 8011c74:	6004      	str	r4, [r0, #0]
 8011c76:	f840 3f04 	str.w	r3, [r0, #4]!
 8011c7a:	4288      	cmp	r0, r1
 8011c7c:	d3f4      	bcc.n	8011c68 <L_shift+0xc>
 8011c7e:	bd70      	pop	{r4, r5, r6, pc}

08011c80 <__match>:
 8011c80:	b530      	push	{r4, r5, lr}
 8011c82:	6803      	ldr	r3, [r0, #0]
 8011c84:	3301      	adds	r3, #1
 8011c86:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011c8a:	b914      	cbnz	r4, 8011c92 <__match+0x12>
 8011c8c:	6003      	str	r3, [r0, #0]
 8011c8e:	2001      	movs	r0, #1
 8011c90:	bd30      	pop	{r4, r5, pc}
 8011c92:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011c96:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8011c9a:	2d19      	cmp	r5, #25
 8011c9c:	bf98      	it	ls
 8011c9e:	3220      	addls	r2, #32
 8011ca0:	42a2      	cmp	r2, r4
 8011ca2:	d0f0      	beq.n	8011c86 <__match+0x6>
 8011ca4:	2000      	movs	r0, #0
 8011ca6:	e7f3      	b.n	8011c90 <__match+0x10>

08011ca8 <__hexnan>:
 8011ca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011cac:	680b      	ldr	r3, [r1, #0]
 8011cae:	6801      	ldr	r1, [r0, #0]
 8011cb0:	115e      	asrs	r6, r3, #5
 8011cb2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8011cb6:	f013 031f 	ands.w	r3, r3, #31
 8011cba:	b087      	sub	sp, #28
 8011cbc:	bf18      	it	ne
 8011cbe:	3604      	addne	r6, #4
 8011cc0:	2500      	movs	r5, #0
 8011cc2:	1f37      	subs	r7, r6, #4
 8011cc4:	4682      	mov	sl, r0
 8011cc6:	4690      	mov	r8, r2
 8011cc8:	9301      	str	r3, [sp, #4]
 8011cca:	f846 5c04 	str.w	r5, [r6, #-4]
 8011cce:	46b9      	mov	r9, r7
 8011cd0:	463c      	mov	r4, r7
 8011cd2:	9502      	str	r5, [sp, #8]
 8011cd4:	46ab      	mov	fp, r5
 8011cd6:	784a      	ldrb	r2, [r1, #1]
 8011cd8:	1c4b      	adds	r3, r1, #1
 8011cda:	9303      	str	r3, [sp, #12]
 8011cdc:	b342      	cbz	r2, 8011d30 <__hexnan+0x88>
 8011cde:	4610      	mov	r0, r2
 8011ce0:	9105      	str	r1, [sp, #20]
 8011ce2:	9204      	str	r2, [sp, #16]
 8011ce4:	f7ff fd94 	bl	8011810 <__hexdig_fun>
 8011ce8:	2800      	cmp	r0, #0
 8011cea:	d151      	bne.n	8011d90 <__hexnan+0xe8>
 8011cec:	9a04      	ldr	r2, [sp, #16]
 8011cee:	9905      	ldr	r1, [sp, #20]
 8011cf0:	2a20      	cmp	r2, #32
 8011cf2:	d818      	bhi.n	8011d26 <__hexnan+0x7e>
 8011cf4:	9b02      	ldr	r3, [sp, #8]
 8011cf6:	459b      	cmp	fp, r3
 8011cf8:	dd13      	ble.n	8011d22 <__hexnan+0x7a>
 8011cfa:	454c      	cmp	r4, r9
 8011cfc:	d206      	bcs.n	8011d0c <__hexnan+0x64>
 8011cfe:	2d07      	cmp	r5, #7
 8011d00:	dc04      	bgt.n	8011d0c <__hexnan+0x64>
 8011d02:	462a      	mov	r2, r5
 8011d04:	4649      	mov	r1, r9
 8011d06:	4620      	mov	r0, r4
 8011d08:	f7ff ffa8 	bl	8011c5c <L_shift>
 8011d0c:	4544      	cmp	r4, r8
 8011d0e:	d952      	bls.n	8011db6 <__hexnan+0x10e>
 8011d10:	2300      	movs	r3, #0
 8011d12:	f1a4 0904 	sub.w	r9, r4, #4
 8011d16:	f844 3c04 	str.w	r3, [r4, #-4]
 8011d1a:	f8cd b008 	str.w	fp, [sp, #8]
 8011d1e:	464c      	mov	r4, r9
 8011d20:	461d      	mov	r5, r3
 8011d22:	9903      	ldr	r1, [sp, #12]
 8011d24:	e7d7      	b.n	8011cd6 <__hexnan+0x2e>
 8011d26:	2a29      	cmp	r2, #41	@ 0x29
 8011d28:	d157      	bne.n	8011dda <__hexnan+0x132>
 8011d2a:	3102      	adds	r1, #2
 8011d2c:	f8ca 1000 	str.w	r1, [sl]
 8011d30:	f1bb 0f00 	cmp.w	fp, #0
 8011d34:	d051      	beq.n	8011dda <__hexnan+0x132>
 8011d36:	454c      	cmp	r4, r9
 8011d38:	d206      	bcs.n	8011d48 <__hexnan+0xa0>
 8011d3a:	2d07      	cmp	r5, #7
 8011d3c:	dc04      	bgt.n	8011d48 <__hexnan+0xa0>
 8011d3e:	462a      	mov	r2, r5
 8011d40:	4649      	mov	r1, r9
 8011d42:	4620      	mov	r0, r4
 8011d44:	f7ff ff8a 	bl	8011c5c <L_shift>
 8011d48:	4544      	cmp	r4, r8
 8011d4a:	d936      	bls.n	8011dba <__hexnan+0x112>
 8011d4c:	f1a8 0204 	sub.w	r2, r8, #4
 8011d50:	4623      	mov	r3, r4
 8011d52:	f853 1b04 	ldr.w	r1, [r3], #4
 8011d56:	f842 1f04 	str.w	r1, [r2, #4]!
 8011d5a:	429f      	cmp	r7, r3
 8011d5c:	d2f9      	bcs.n	8011d52 <__hexnan+0xaa>
 8011d5e:	1b3b      	subs	r3, r7, r4
 8011d60:	f023 0303 	bic.w	r3, r3, #3
 8011d64:	3304      	adds	r3, #4
 8011d66:	3401      	adds	r4, #1
 8011d68:	3e03      	subs	r6, #3
 8011d6a:	42b4      	cmp	r4, r6
 8011d6c:	bf88      	it	hi
 8011d6e:	2304      	movhi	r3, #4
 8011d70:	4443      	add	r3, r8
 8011d72:	2200      	movs	r2, #0
 8011d74:	f843 2b04 	str.w	r2, [r3], #4
 8011d78:	429f      	cmp	r7, r3
 8011d7a:	d2fb      	bcs.n	8011d74 <__hexnan+0xcc>
 8011d7c:	683b      	ldr	r3, [r7, #0]
 8011d7e:	b91b      	cbnz	r3, 8011d88 <__hexnan+0xe0>
 8011d80:	4547      	cmp	r7, r8
 8011d82:	d128      	bne.n	8011dd6 <__hexnan+0x12e>
 8011d84:	2301      	movs	r3, #1
 8011d86:	603b      	str	r3, [r7, #0]
 8011d88:	2005      	movs	r0, #5
 8011d8a:	b007      	add	sp, #28
 8011d8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d90:	3501      	adds	r5, #1
 8011d92:	2d08      	cmp	r5, #8
 8011d94:	f10b 0b01 	add.w	fp, fp, #1
 8011d98:	dd06      	ble.n	8011da8 <__hexnan+0x100>
 8011d9a:	4544      	cmp	r4, r8
 8011d9c:	d9c1      	bls.n	8011d22 <__hexnan+0x7a>
 8011d9e:	2300      	movs	r3, #0
 8011da0:	f844 3c04 	str.w	r3, [r4, #-4]
 8011da4:	2501      	movs	r5, #1
 8011da6:	3c04      	subs	r4, #4
 8011da8:	6822      	ldr	r2, [r4, #0]
 8011daa:	f000 000f 	and.w	r0, r0, #15
 8011dae:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8011db2:	6020      	str	r0, [r4, #0]
 8011db4:	e7b5      	b.n	8011d22 <__hexnan+0x7a>
 8011db6:	2508      	movs	r5, #8
 8011db8:	e7b3      	b.n	8011d22 <__hexnan+0x7a>
 8011dba:	9b01      	ldr	r3, [sp, #4]
 8011dbc:	2b00      	cmp	r3, #0
 8011dbe:	d0dd      	beq.n	8011d7c <__hexnan+0xd4>
 8011dc0:	f1c3 0320 	rsb	r3, r3, #32
 8011dc4:	f04f 32ff 	mov.w	r2, #4294967295
 8011dc8:	40da      	lsrs	r2, r3
 8011dca:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8011dce:	4013      	ands	r3, r2
 8011dd0:	f846 3c04 	str.w	r3, [r6, #-4]
 8011dd4:	e7d2      	b.n	8011d7c <__hexnan+0xd4>
 8011dd6:	3f04      	subs	r7, #4
 8011dd8:	e7d0      	b.n	8011d7c <__hexnan+0xd4>
 8011dda:	2004      	movs	r0, #4
 8011ddc:	e7d5      	b.n	8011d8a <__hexnan+0xe2>

08011dde <__ascii_mbtowc>:
 8011dde:	b082      	sub	sp, #8
 8011de0:	b901      	cbnz	r1, 8011de4 <__ascii_mbtowc+0x6>
 8011de2:	a901      	add	r1, sp, #4
 8011de4:	b142      	cbz	r2, 8011df8 <__ascii_mbtowc+0x1a>
 8011de6:	b14b      	cbz	r3, 8011dfc <__ascii_mbtowc+0x1e>
 8011de8:	7813      	ldrb	r3, [r2, #0]
 8011dea:	600b      	str	r3, [r1, #0]
 8011dec:	7812      	ldrb	r2, [r2, #0]
 8011dee:	1e10      	subs	r0, r2, #0
 8011df0:	bf18      	it	ne
 8011df2:	2001      	movne	r0, #1
 8011df4:	b002      	add	sp, #8
 8011df6:	4770      	bx	lr
 8011df8:	4610      	mov	r0, r2
 8011dfa:	e7fb      	b.n	8011df4 <__ascii_mbtowc+0x16>
 8011dfc:	f06f 0001 	mvn.w	r0, #1
 8011e00:	e7f8      	b.n	8011df4 <__ascii_mbtowc+0x16>
	...

08011e04 <_Balloc>:
 8011e04:	b570      	push	{r4, r5, r6, lr}
 8011e06:	69c6      	ldr	r6, [r0, #28]
 8011e08:	4604      	mov	r4, r0
 8011e0a:	460d      	mov	r5, r1
 8011e0c:	b976      	cbnz	r6, 8011e2c <_Balloc+0x28>
 8011e0e:	2010      	movs	r0, #16
 8011e10:	f7fc fcae 	bl	800e770 <malloc>
 8011e14:	4602      	mov	r2, r0
 8011e16:	61e0      	str	r0, [r4, #28]
 8011e18:	b920      	cbnz	r0, 8011e24 <_Balloc+0x20>
 8011e1a:	4b18      	ldr	r3, [pc, #96]	@ (8011e7c <_Balloc+0x78>)
 8011e1c:	4818      	ldr	r0, [pc, #96]	@ (8011e80 <_Balloc+0x7c>)
 8011e1e:	216b      	movs	r1, #107	@ 0x6b
 8011e20:	f7fe fde4 	bl	80109ec <__assert_func>
 8011e24:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011e28:	6006      	str	r6, [r0, #0]
 8011e2a:	60c6      	str	r6, [r0, #12]
 8011e2c:	69e6      	ldr	r6, [r4, #28]
 8011e2e:	68f3      	ldr	r3, [r6, #12]
 8011e30:	b183      	cbz	r3, 8011e54 <_Balloc+0x50>
 8011e32:	69e3      	ldr	r3, [r4, #28]
 8011e34:	68db      	ldr	r3, [r3, #12]
 8011e36:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8011e3a:	b9b8      	cbnz	r0, 8011e6c <_Balloc+0x68>
 8011e3c:	2101      	movs	r1, #1
 8011e3e:	fa01 f605 	lsl.w	r6, r1, r5
 8011e42:	1d72      	adds	r2, r6, #5
 8011e44:	0092      	lsls	r2, r2, #2
 8011e46:	4620      	mov	r0, r4
 8011e48:	f001 f88f 	bl	8012f6a <_calloc_r>
 8011e4c:	b160      	cbz	r0, 8011e68 <_Balloc+0x64>
 8011e4e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8011e52:	e00e      	b.n	8011e72 <_Balloc+0x6e>
 8011e54:	2221      	movs	r2, #33	@ 0x21
 8011e56:	2104      	movs	r1, #4
 8011e58:	4620      	mov	r0, r4
 8011e5a:	f001 f886 	bl	8012f6a <_calloc_r>
 8011e5e:	69e3      	ldr	r3, [r4, #28]
 8011e60:	60f0      	str	r0, [r6, #12]
 8011e62:	68db      	ldr	r3, [r3, #12]
 8011e64:	2b00      	cmp	r3, #0
 8011e66:	d1e4      	bne.n	8011e32 <_Balloc+0x2e>
 8011e68:	2000      	movs	r0, #0
 8011e6a:	bd70      	pop	{r4, r5, r6, pc}
 8011e6c:	6802      	ldr	r2, [r0, #0]
 8011e6e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011e72:	2300      	movs	r3, #0
 8011e74:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011e78:	e7f7      	b.n	8011e6a <_Balloc+0x66>
 8011e7a:	bf00      	nop
 8011e7c:	08014b3b 	.word	0x08014b3b
 8011e80:	08014cc6 	.word	0x08014cc6

08011e84 <_Bfree>:
 8011e84:	b570      	push	{r4, r5, r6, lr}
 8011e86:	69c6      	ldr	r6, [r0, #28]
 8011e88:	4605      	mov	r5, r0
 8011e8a:	460c      	mov	r4, r1
 8011e8c:	b976      	cbnz	r6, 8011eac <_Bfree+0x28>
 8011e8e:	2010      	movs	r0, #16
 8011e90:	f7fc fc6e 	bl	800e770 <malloc>
 8011e94:	4602      	mov	r2, r0
 8011e96:	61e8      	str	r0, [r5, #28]
 8011e98:	b920      	cbnz	r0, 8011ea4 <_Bfree+0x20>
 8011e9a:	4b09      	ldr	r3, [pc, #36]	@ (8011ec0 <_Bfree+0x3c>)
 8011e9c:	4809      	ldr	r0, [pc, #36]	@ (8011ec4 <_Bfree+0x40>)
 8011e9e:	218f      	movs	r1, #143	@ 0x8f
 8011ea0:	f7fe fda4 	bl	80109ec <__assert_func>
 8011ea4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011ea8:	6006      	str	r6, [r0, #0]
 8011eaa:	60c6      	str	r6, [r0, #12]
 8011eac:	b13c      	cbz	r4, 8011ebe <_Bfree+0x3a>
 8011eae:	69eb      	ldr	r3, [r5, #28]
 8011eb0:	6862      	ldr	r2, [r4, #4]
 8011eb2:	68db      	ldr	r3, [r3, #12]
 8011eb4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011eb8:	6021      	str	r1, [r4, #0]
 8011eba:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8011ebe:	bd70      	pop	{r4, r5, r6, pc}
 8011ec0:	08014b3b 	.word	0x08014b3b
 8011ec4:	08014cc6 	.word	0x08014cc6

08011ec8 <__multadd>:
 8011ec8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011ecc:	690d      	ldr	r5, [r1, #16]
 8011ece:	4607      	mov	r7, r0
 8011ed0:	460c      	mov	r4, r1
 8011ed2:	461e      	mov	r6, r3
 8011ed4:	f101 0c14 	add.w	ip, r1, #20
 8011ed8:	2000      	movs	r0, #0
 8011eda:	f8dc 3000 	ldr.w	r3, [ip]
 8011ede:	b299      	uxth	r1, r3
 8011ee0:	fb02 6101 	mla	r1, r2, r1, r6
 8011ee4:	0c1e      	lsrs	r6, r3, #16
 8011ee6:	0c0b      	lsrs	r3, r1, #16
 8011ee8:	fb02 3306 	mla	r3, r2, r6, r3
 8011eec:	b289      	uxth	r1, r1
 8011eee:	3001      	adds	r0, #1
 8011ef0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8011ef4:	4285      	cmp	r5, r0
 8011ef6:	f84c 1b04 	str.w	r1, [ip], #4
 8011efa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8011efe:	dcec      	bgt.n	8011eda <__multadd+0x12>
 8011f00:	b30e      	cbz	r6, 8011f46 <__multadd+0x7e>
 8011f02:	68a3      	ldr	r3, [r4, #8]
 8011f04:	42ab      	cmp	r3, r5
 8011f06:	dc19      	bgt.n	8011f3c <__multadd+0x74>
 8011f08:	6861      	ldr	r1, [r4, #4]
 8011f0a:	4638      	mov	r0, r7
 8011f0c:	3101      	adds	r1, #1
 8011f0e:	f7ff ff79 	bl	8011e04 <_Balloc>
 8011f12:	4680      	mov	r8, r0
 8011f14:	b928      	cbnz	r0, 8011f22 <__multadd+0x5a>
 8011f16:	4602      	mov	r2, r0
 8011f18:	4b0c      	ldr	r3, [pc, #48]	@ (8011f4c <__multadd+0x84>)
 8011f1a:	480d      	ldr	r0, [pc, #52]	@ (8011f50 <__multadd+0x88>)
 8011f1c:	21ba      	movs	r1, #186	@ 0xba
 8011f1e:	f7fe fd65 	bl	80109ec <__assert_func>
 8011f22:	6922      	ldr	r2, [r4, #16]
 8011f24:	3202      	adds	r2, #2
 8011f26:	f104 010c 	add.w	r1, r4, #12
 8011f2a:	0092      	lsls	r2, r2, #2
 8011f2c:	300c      	adds	r0, #12
 8011f2e:	f7fe fd40 	bl	80109b2 <memcpy>
 8011f32:	4621      	mov	r1, r4
 8011f34:	4638      	mov	r0, r7
 8011f36:	f7ff ffa5 	bl	8011e84 <_Bfree>
 8011f3a:	4644      	mov	r4, r8
 8011f3c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011f40:	3501      	adds	r5, #1
 8011f42:	615e      	str	r6, [r3, #20]
 8011f44:	6125      	str	r5, [r4, #16]
 8011f46:	4620      	mov	r0, r4
 8011f48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011f4c:	08014c55 	.word	0x08014c55
 8011f50:	08014cc6 	.word	0x08014cc6

08011f54 <__s2b>:
 8011f54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011f58:	460c      	mov	r4, r1
 8011f5a:	4615      	mov	r5, r2
 8011f5c:	461f      	mov	r7, r3
 8011f5e:	2209      	movs	r2, #9
 8011f60:	3308      	adds	r3, #8
 8011f62:	4606      	mov	r6, r0
 8011f64:	fb93 f3f2 	sdiv	r3, r3, r2
 8011f68:	2100      	movs	r1, #0
 8011f6a:	2201      	movs	r2, #1
 8011f6c:	429a      	cmp	r2, r3
 8011f6e:	db09      	blt.n	8011f84 <__s2b+0x30>
 8011f70:	4630      	mov	r0, r6
 8011f72:	f7ff ff47 	bl	8011e04 <_Balloc>
 8011f76:	b940      	cbnz	r0, 8011f8a <__s2b+0x36>
 8011f78:	4602      	mov	r2, r0
 8011f7a:	4b19      	ldr	r3, [pc, #100]	@ (8011fe0 <__s2b+0x8c>)
 8011f7c:	4819      	ldr	r0, [pc, #100]	@ (8011fe4 <__s2b+0x90>)
 8011f7e:	21d3      	movs	r1, #211	@ 0xd3
 8011f80:	f7fe fd34 	bl	80109ec <__assert_func>
 8011f84:	0052      	lsls	r2, r2, #1
 8011f86:	3101      	adds	r1, #1
 8011f88:	e7f0      	b.n	8011f6c <__s2b+0x18>
 8011f8a:	9b08      	ldr	r3, [sp, #32]
 8011f8c:	6143      	str	r3, [r0, #20]
 8011f8e:	2d09      	cmp	r5, #9
 8011f90:	f04f 0301 	mov.w	r3, #1
 8011f94:	6103      	str	r3, [r0, #16]
 8011f96:	dd16      	ble.n	8011fc6 <__s2b+0x72>
 8011f98:	f104 0909 	add.w	r9, r4, #9
 8011f9c:	46c8      	mov	r8, r9
 8011f9e:	442c      	add	r4, r5
 8011fa0:	f818 3b01 	ldrb.w	r3, [r8], #1
 8011fa4:	4601      	mov	r1, r0
 8011fa6:	3b30      	subs	r3, #48	@ 0x30
 8011fa8:	220a      	movs	r2, #10
 8011faa:	4630      	mov	r0, r6
 8011fac:	f7ff ff8c 	bl	8011ec8 <__multadd>
 8011fb0:	45a0      	cmp	r8, r4
 8011fb2:	d1f5      	bne.n	8011fa0 <__s2b+0x4c>
 8011fb4:	f1a5 0408 	sub.w	r4, r5, #8
 8011fb8:	444c      	add	r4, r9
 8011fba:	1b2d      	subs	r5, r5, r4
 8011fbc:	1963      	adds	r3, r4, r5
 8011fbe:	42bb      	cmp	r3, r7
 8011fc0:	db04      	blt.n	8011fcc <__s2b+0x78>
 8011fc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011fc6:	340a      	adds	r4, #10
 8011fc8:	2509      	movs	r5, #9
 8011fca:	e7f6      	b.n	8011fba <__s2b+0x66>
 8011fcc:	f814 3b01 	ldrb.w	r3, [r4], #1
 8011fd0:	4601      	mov	r1, r0
 8011fd2:	3b30      	subs	r3, #48	@ 0x30
 8011fd4:	220a      	movs	r2, #10
 8011fd6:	4630      	mov	r0, r6
 8011fd8:	f7ff ff76 	bl	8011ec8 <__multadd>
 8011fdc:	e7ee      	b.n	8011fbc <__s2b+0x68>
 8011fde:	bf00      	nop
 8011fe0:	08014c55 	.word	0x08014c55
 8011fe4:	08014cc6 	.word	0x08014cc6

08011fe8 <__hi0bits>:
 8011fe8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8011fec:	4603      	mov	r3, r0
 8011fee:	bf36      	itet	cc
 8011ff0:	0403      	lslcc	r3, r0, #16
 8011ff2:	2000      	movcs	r0, #0
 8011ff4:	2010      	movcc	r0, #16
 8011ff6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8011ffa:	bf3c      	itt	cc
 8011ffc:	021b      	lslcc	r3, r3, #8
 8011ffe:	3008      	addcc	r0, #8
 8012000:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8012004:	bf3c      	itt	cc
 8012006:	011b      	lslcc	r3, r3, #4
 8012008:	3004      	addcc	r0, #4
 801200a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801200e:	bf3c      	itt	cc
 8012010:	009b      	lslcc	r3, r3, #2
 8012012:	3002      	addcc	r0, #2
 8012014:	2b00      	cmp	r3, #0
 8012016:	db05      	blt.n	8012024 <__hi0bits+0x3c>
 8012018:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801201c:	f100 0001 	add.w	r0, r0, #1
 8012020:	bf08      	it	eq
 8012022:	2020      	moveq	r0, #32
 8012024:	4770      	bx	lr

08012026 <__lo0bits>:
 8012026:	6803      	ldr	r3, [r0, #0]
 8012028:	4602      	mov	r2, r0
 801202a:	f013 0007 	ands.w	r0, r3, #7
 801202e:	d00b      	beq.n	8012048 <__lo0bits+0x22>
 8012030:	07d9      	lsls	r1, r3, #31
 8012032:	d421      	bmi.n	8012078 <__lo0bits+0x52>
 8012034:	0798      	lsls	r0, r3, #30
 8012036:	bf49      	itett	mi
 8012038:	085b      	lsrmi	r3, r3, #1
 801203a:	089b      	lsrpl	r3, r3, #2
 801203c:	2001      	movmi	r0, #1
 801203e:	6013      	strmi	r3, [r2, #0]
 8012040:	bf5c      	itt	pl
 8012042:	6013      	strpl	r3, [r2, #0]
 8012044:	2002      	movpl	r0, #2
 8012046:	4770      	bx	lr
 8012048:	b299      	uxth	r1, r3
 801204a:	b909      	cbnz	r1, 8012050 <__lo0bits+0x2a>
 801204c:	0c1b      	lsrs	r3, r3, #16
 801204e:	2010      	movs	r0, #16
 8012050:	b2d9      	uxtb	r1, r3
 8012052:	b909      	cbnz	r1, 8012058 <__lo0bits+0x32>
 8012054:	3008      	adds	r0, #8
 8012056:	0a1b      	lsrs	r3, r3, #8
 8012058:	0719      	lsls	r1, r3, #28
 801205a:	bf04      	itt	eq
 801205c:	091b      	lsreq	r3, r3, #4
 801205e:	3004      	addeq	r0, #4
 8012060:	0799      	lsls	r1, r3, #30
 8012062:	bf04      	itt	eq
 8012064:	089b      	lsreq	r3, r3, #2
 8012066:	3002      	addeq	r0, #2
 8012068:	07d9      	lsls	r1, r3, #31
 801206a:	d403      	bmi.n	8012074 <__lo0bits+0x4e>
 801206c:	085b      	lsrs	r3, r3, #1
 801206e:	f100 0001 	add.w	r0, r0, #1
 8012072:	d003      	beq.n	801207c <__lo0bits+0x56>
 8012074:	6013      	str	r3, [r2, #0]
 8012076:	4770      	bx	lr
 8012078:	2000      	movs	r0, #0
 801207a:	4770      	bx	lr
 801207c:	2020      	movs	r0, #32
 801207e:	4770      	bx	lr

08012080 <__i2b>:
 8012080:	b510      	push	{r4, lr}
 8012082:	460c      	mov	r4, r1
 8012084:	2101      	movs	r1, #1
 8012086:	f7ff febd 	bl	8011e04 <_Balloc>
 801208a:	4602      	mov	r2, r0
 801208c:	b928      	cbnz	r0, 801209a <__i2b+0x1a>
 801208e:	4b05      	ldr	r3, [pc, #20]	@ (80120a4 <__i2b+0x24>)
 8012090:	4805      	ldr	r0, [pc, #20]	@ (80120a8 <__i2b+0x28>)
 8012092:	f240 1145 	movw	r1, #325	@ 0x145
 8012096:	f7fe fca9 	bl	80109ec <__assert_func>
 801209a:	2301      	movs	r3, #1
 801209c:	6144      	str	r4, [r0, #20]
 801209e:	6103      	str	r3, [r0, #16]
 80120a0:	bd10      	pop	{r4, pc}
 80120a2:	bf00      	nop
 80120a4:	08014c55 	.word	0x08014c55
 80120a8:	08014cc6 	.word	0x08014cc6

080120ac <__multiply>:
 80120ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80120b0:	4617      	mov	r7, r2
 80120b2:	690a      	ldr	r2, [r1, #16]
 80120b4:	693b      	ldr	r3, [r7, #16]
 80120b6:	429a      	cmp	r2, r3
 80120b8:	bfa8      	it	ge
 80120ba:	463b      	movge	r3, r7
 80120bc:	4689      	mov	r9, r1
 80120be:	bfa4      	itt	ge
 80120c0:	460f      	movge	r7, r1
 80120c2:	4699      	movge	r9, r3
 80120c4:	693d      	ldr	r5, [r7, #16]
 80120c6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80120ca:	68bb      	ldr	r3, [r7, #8]
 80120cc:	6879      	ldr	r1, [r7, #4]
 80120ce:	eb05 060a 	add.w	r6, r5, sl
 80120d2:	42b3      	cmp	r3, r6
 80120d4:	b085      	sub	sp, #20
 80120d6:	bfb8      	it	lt
 80120d8:	3101      	addlt	r1, #1
 80120da:	f7ff fe93 	bl	8011e04 <_Balloc>
 80120de:	b930      	cbnz	r0, 80120ee <__multiply+0x42>
 80120e0:	4602      	mov	r2, r0
 80120e2:	4b41      	ldr	r3, [pc, #260]	@ (80121e8 <__multiply+0x13c>)
 80120e4:	4841      	ldr	r0, [pc, #260]	@ (80121ec <__multiply+0x140>)
 80120e6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80120ea:	f7fe fc7f 	bl	80109ec <__assert_func>
 80120ee:	f100 0414 	add.w	r4, r0, #20
 80120f2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80120f6:	4623      	mov	r3, r4
 80120f8:	2200      	movs	r2, #0
 80120fa:	4573      	cmp	r3, lr
 80120fc:	d320      	bcc.n	8012140 <__multiply+0x94>
 80120fe:	f107 0814 	add.w	r8, r7, #20
 8012102:	f109 0114 	add.w	r1, r9, #20
 8012106:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801210a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801210e:	9302      	str	r3, [sp, #8]
 8012110:	1beb      	subs	r3, r5, r7
 8012112:	3b15      	subs	r3, #21
 8012114:	f023 0303 	bic.w	r3, r3, #3
 8012118:	3304      	adds	r3, #4
 801211a:	3715      	adds	r7, #21
 801211c:	42bd      	cmp	r5, r7
 801211e:	bf38      	it	cc
 8012120:	2304      	movcc	r3, #4
 8012122:	9301      	str	r3, [sp, #4]
 8012124:	9b02      	ldr	r3, [sp, #8]
 8012126:	9103      	str	r1, [sp, #12]
 8012128:	428b      	cmp	r3, r1
 801212a:	d80c      	bhi.n	8012146 <__multiply+0x9a>
 801212c:	2e00      	cmp	r6, #0
 801212e:	dd03      	ble.n	8012138 <__multiply+0x8c>
 8012130:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8012134:	2b00      	cmp	r3, #0
 8012136:	d055      	beq.n	80121e4 <__multiply+0x138>
 8012138:	6106      	str	r6, [r0, #16]
 801213a:	b005      	add	sp, #20
 801213c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012140:	f843 2b04 	str.w	r2, [r3], #4
 8012144:	e7d9      	b.n	80120fa <__multiply+0x4e>
 8012146:	f8b1 a000 	ldrh.w	sl, [r1]
 801214a:	f1ba 0f00 	cmp.w	sl, #0
 801214e:	d01f      	beq.n	8012190 <__multiply+0xe4>
 8012150:	46c4      	mov	ip, r8
 8012152:	46a1      	mov	r9, r4
 8012154:	2700      	movs	r7, #0
 8012156:	f85c 2b04 	ldr.w	r2, [ip], #4
 801215a:	f8d9 3000 	ldr.w	r3, [r9]
 801215e:	fa1f fb82 	uxth.w	fp, r2
 8012162:	b29b      	uxth	r3, r3
 8012164:	fb0a 330b 	mla	r3, sl, fp, r3
 8012168:	443b      	add	r3, r7
 801216a:	f8d9 7000 	ldr.w	r7, [r9]
 801216e:	0c12      	lsrs	r2, r2, #16
 8012170:	0c3f      	lsrs	r7, r7, #16
 8012172:	fb0a 7202 	mla	r2, sl, r2, r7
 8012176:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801217a:	b29b      	uxth	r3, r3
 801217c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012180:	4565      	cmp	r5, ip
 8012182:	f849 3b04 	str.w	r3, [r9], #4
 8012186:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801218a:	d8e4      	bhi.n	8012156 <__multiply+0xaa>
 801218c:	9b01      	ldr	r3, [sp, #4]
 801218e:	50e7      	str	r7, [r4, r3]
 8012190:	9b03      	ldr	r3, [sp, #12]
 8012192:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8012196:	3104      	adds	r1, #4
 8012198:	f1b9 0f00 	cmp.w	r9, #0
 801219c:	d020      	beq.n	80121e0 <__multiply+0x134>
 801219e:	6823      	ldr	r3, [r4, #0]
 80121a0:	4647      	mov	r7, r8
 80121a2:	46a4      	mov	ip, r4
 80121a4:	f04f 0a00 	mov.w	sl, #0
 80121a8:	f8b7 b000 	ldrh.w	fp, [r7]
 80121ac:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80121b0:	fb09 220b 	mla	r2, r9, fp, r2
 80121b4:	4452      	add	r2, sl
 80121b6:	b29b      	uxth	r3, r3
 80121b8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80121bc:	f84c 3b04 	str.w	r3, [ip], #4
 80121c0:	f857 3b04 	ldr.w	r3, [r7], #4
 80121c4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80121c8:	f8bc 3000 	ldrh.w	r3, [ip]
 80121cc:	fb09 330a 	mla	r3, r9, sl, r3
 80121d0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80121d4:	42bd      	cmp	r5, r7
 80121d6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80121da:	d8e5      	bhi.n	80121a8 <__multiply+0xfc>
 80121dc:	9a01      	ldr	r2, [sp, #4]
 80121de:	50a3      	str	r3, [r4, r2]
 80121e0:	3404      	adds	r4, #4
 80121e2:	e79f      	b.n	8012124 <__multiply+0x78>
 80121e4:	3e01      	subs	r6, #1
 80121e6:	e7a1      	b.n	801212c <__multiply+0x80>
 80121e8:	08014c55 	.word	0x08014c55
 80121ec:	08014cc6 	.word	0x08014cc6

080121f0 <__pow5mult>:
 80121f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80121f4:	4615      	mov	r5, r2
 80121f6:	f012 0203 	ands.w	r2, r2, #3
 80121fa:	4607      	mov	r7, r0
 80121fc:	460e      	mov	r6, r1
 80121fe:	d007      	beq.n	8012210 <__pow5mult+0x20>
 8012200:	4c25      	ldr	r4, [pc, #148]	@ (8012298 <__pow5mult+0xa8>)
 8012202:	3a01      	subs	r2, #1
 8012204:	2300      	movs	r3, #0
 8012206:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801220a:	f7ff fe5d 	bl	8011ec8 <__multadd>
 801220e:	4606      	mov	r6, r0
 8012210:	10ad      	asrs	r5, r5, #2
 8012212:	d03d      	beq.n	8012290 <__pow5mult+0xa0>
 8012214:	69fc      	ldr	r4, [r7, #28]
 8012216:	b97c      	cbnz	r4, 8012238 <__pow5mult+0x48>
 8012218:	2010      	movs	r0, #16
 801221a:	f7fc faa9 	bl	800e770 <malloc>
 801221e:	4602      	mov	r2, r0
 8012220:	61f8      	str	r0, [r7, #28]
 8012222:	b928      	cbnz	r0, 8012230 <__pow5mult+0x40>
 8012224:	4b1d      	ldr	r3, [pc, #116]	@ (801229c <__pow5mult+0xac>)
 8012226:	481e      	ldr	r0, [pc, #120]	@ (80122a0 <__pow5mult+0xb0>)
 8012228:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801222c:	f7fe fbde 	bl	80109ec <__assert_func>
 8012230:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8012234:	6004      	str	r4, [r0, #0]
 8012236:	60c4      	str	r4, [r0, #12]
 8012238:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801223c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8012240:	b94c      	cbnz	r4, 8012256 <__pow5mult+0x66>
 8012242:	f240 2171 	movw	r1, #625	@ 0x271
 8012246:	4638      	mov	r0, r7
 8012248:	f7ff ff1a 	bl	8012080 <__i2b>
 801224c:	2300      	movs	r3, #0
 801224e:	f8c8 0008 	str.w	r0, [r8, #8]
 8012252:	4604      	mov	r4, r0
 8012254:	6003      	str	r3, [r0, #0]
 8012256:	f04f 0900 	mov.w	r9, #0
 801225a:	07eb      	lsls	r3, r5, #31
 801225c:	d50a      	bpl.n	8012274 <__pow5mult+0x84>
 801225e:	4631      	mov	r1, r6
 8012260:	4622      	mov	r2, r4
 8012262:	4638      	mov	r0, r7
 8012264:	f7ff ff22 	bl	80120ac <__multiply>
 8012268:	4631      	mov	r1, r6
 801226a:	4680      	mov	r8, r0
 801226c:	4638      	mov	r0, r7
 801226e:	f7ff fe09 	bl	8011e84 <_Bfree>
 8012272:	4646      	mov	r6, r8
 8012274:	106d      	asrs	r5, r5, #1
 8012276:	d00b      	beq.n	8012290 <__pow5mult+0xa0>
 8012278:	6820      	ldr	r0, [r4, #0]
 801227a:	b938      	cbnz	r0, 801228c <__pow5mult+0x9c>
 801227c:	4622      	mov	r2, r4
 801227e:	4621      	mov	r1, r4
 8012280:	4638      	mov	r0, r7
 8012282:	f7ff ff13 	bl	80120ac <__multiply>
 8012286:	6020      	str	r0, [r4, #0]
 8012288:	f8c0 9000 	str.w	r9, [r0]
 801228c:	4604      	mov	r4, r0
 801228e:	e7e4      	b.n	801225a <__pow5mult+0x6a>
 8012290:	4630      	mov	r0, r6
 8012292:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012296:	bf00      	nop
 8012298:	08014e84 	.word	0x08014e84
 801229c:	08014b3b 	.word	0x08014b3b
 80122a0:	08014cc6 	.word	0x08014cc6

080122a4 <__lshift>:
 80122a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80122a8:	460c      	mov	r4, r1
 80122aa:	6849      	ldr	r1, [r1, #4]
 80122ac:	6923      	ldr	r3, [r4, #16]
 80122ae:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80122b2:	68a3      	ldr	r3, [r4, #8]
 80122b4:	4607      	mov	r7, r0
 80122b6:	4691      	mov	r9, r2
 80122b8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80122bc:	f108 0601 	add.w	r6, r8, #1
 80122c0:	42b3      	cmp	r3, r6
 80122c2:	db0b      	blt.n	80122dc <__lshift+0x38>
 80122c4:	4638      	mov	r0, r7
 80122c6:	f7ff fd9d 	bl	8011e04 <_Balloc>
 80122ca:	4605      	mov	r5, r0
 80122cc:	b948      	cbnz	r0, 80122e2 <__lshift+0x3e>
 80122ce:	4602      	mov	r2, r0
 80122d0:	4b28      	ldr	r3, [pc, #160]	@ (8012374 <__lshift+0xd0>)
 80122d2:	4829      	ldr	r0, [pc, #164]	@ (8012378 <__lshift+0xd4>)
 80122d4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80122d8:	f7fe fb88 	bl	80109ec <__assert_func>
 80122dc:	3101      	adds	r1, #1
 80122de:	005b      	lsls	r3, r3, #1
 80122e0:	e7ee      	b.n	80122c0 <__lshift+0x1c>
 80122e2:	2300      	movs	r3, #0
 80122e4:	f100 0114 	add.w	r1, r0, #20
 80122e8:	f100 0210 	add.w	r2, r0, #16
 80122ec:	4618      	mov	r0, r3
 80122ee:	4553      	cmp	r3, sl
 80122f0:	db33      	blt.n	801235a <__lshift+0xb6>
 80122f2:	6920      	ldr	r0, [r4, #16]
 80122f4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80122f8:	f104 0314 	add.w	r3, r4, #20
 80122fc:	f019 091f 	ands.w	r9, r9, #31
 8012300:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8012304:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8012308:	d02b      	beq.n	8012362 <__lshift+0xbe>
 801230a:	f1c9 0e20 	rsb	lr, r9, #32
 801230e:	468a      	mov	sl, r1
 8012310:	2200      	movs	r2, #0
 8012312:	6818      	ldr	r0, [r3, #0]
 8012314:	fa00 f009 	lsl.w	r0, r0, r9
 8012318:	4310      	orrs	r0, r2
 801231a:	f84a 0b04 	str.w	r0, [sl], #4
 801231e:	f853 2b04 	ldr.w	r2, [r3], #4
 8012322:	459c      	cmp	ip, r3
 8012324:	fa22 f20e 	lsr.w	r2, r2, lr
 8012328:	d8f3      	bhi.n	8012312 <__lshift+0x6e>
 801232a:	ebac 0304 	sub.w	r3, ip, r4
 801232e:	3b15      	subs	r3, #21
 8012330:	f023 0303 	bic.w	r3, r3, #3
 8012334:	3304      	adds	r3, #4
 8012336:	f104 0015 	add.w	r0, r4, #21
 801233a:	4560      	cmp	r0, ip
 801233c:	bf88      	it	hi
 801233e:	2304      	movhi	r3, #4
 8012340:	50ca      	str	r2, [r1, r3]
 8012342:	b10a      	cbz	r2, 8012348 <__lshift+0xa4>
 8012344:	f108 0602 	add.w	r6, r8, #2
 8012348:	3e01      	subs	r6, #1
 801234a:	4638      	mov	r0, r7
 801234c:	612e      	str	r6, [r5, #16]
 801234e:	4621      	mov	r1, r4
 8012350:	f7ff fd98 	bl	8011e84 <_Bfree>
 8012354:	4628      	mov	r0, r5
 8012356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801235a:	f842 0f04 	str.w	r0, [r2, #4]!
 801235e:	3301      	adds	r3, #1
 8012360:	e7c5      	b.n	80122ee <__lshift+0x4a>
 8012362:	3904      	subs	r1, #4
 8012364:	f853 2b04 	ldr.w	r2, [r3], #4
 8012368:	f841 2f04 	str.w	r2, [r1, #4]!
 801236c:	459c      	cmp	ip, r3
 801236e:	d8f9      	bhi.n	8012364 <__lshift+0xc0>
 8012370:	e7ea      	b.n	8012348 <__lshift+0xa4>
 8012372:	bf00      	nop
 8012374:	08014c55 	.word	0x08014c55
 8012378:	08014cc6 	.word	0x08014cc6

0801237c <__mcmp>:
 801237c:	690a      	ldr	r2, [r1, #16]
 801237e:	4603      	mov	r3, r0
 8012380:	6900      	ldr	r0, [r0, #16]
 8012382:	1a80      	subs	r0, r0, r2
 8012384:	b530      	push	{r4, r5, lr}
 8012386:	d10e      	bne.n	80123a6 <__mcmp+0x2a>
 8012388:	3314      	adds	r3, #20
 801238a:	3114      	adds	r1, #20
 801238c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8012390:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8012394:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8012398:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801239c:	4295      	cmp	r5, r2
 801239e:	d003      	beq.n	80123a8 <__mcmp+0x2c>
 80123a0:	d205      	bcs.n	80123ae <__mcmp+0x32>
 80123a2:	f04f 30ff 	mov.w	r0, #4294967295
 80123a6:	bd30      	pop	{r4, r5, pc}
 80123a8:	42a3      	cmp	r3, r4
 80123aa:	d3f3      	bcc.n	8012394 <__mcmp+0x18>
 80123ac:	e7fb      	b.n	80123a6 <__mcmp+0x2a>
 80123ae:	2001      	movs	r0, #1
 80123b0:	e7f9      	b.n	80123a6 <__mcmp+0x2a>
	...

080123b4 <__mdiff>:
 80123b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80123b8:	4689      	mov	r9, r1
 80123ba:	4606      	mov	r6, r0
 80123bc:	4611      	mov	r1, r2
 80123be:	4648      	mov	r0, r9
 80123c0:	4614      	mov	r4, r2
 80123c2:	f7ff ffdb 	bl	801237c <__mcmp>
 80123c6:	1e05      	subs	r5, r0, #0
 80123c8:	d112      	bne.n	80123f0 <__mdiff+0x3c>
 80123ca:	4629      	mov	r1, r5
 80123cc:	4630      	mov	r0, r6
 80123ce:	f7ff fd19 	bl	8011e04 <_Balloc>
 80123d2:	4602      	mov	r2, r0
 80123d4:	b928      	cbnz	r0, 80123e2 <__mdiff+0x2e>
 80123d6:	4b3f      	ldr	r3, [pc, #252]	@ (80124d4 <__mdiff+0x120>)
 80123d8:	f240 2137 	movw	r1, #567	@ 0x237
 80123dc:	483e      	ldr	r0, [pc, #248]	@ (80124d8 <__mdiff+0x124>)
 80123de:	f7fe fb05 	bl	80109ec <__assert_func>
 80123e2:	2301      	movs	r3, #1
 80123e4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80123e8:	4610      	mov	r0, r2
 80123ea:	b003      	add	sp, #12
 80123ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80123f0:	bfbc      	itt	lt
 80123f2:	464b      	movlt	r3, r9
 80123f4:	46a1      	movlt	r9, r4
 80123f6:	4630      	mov	r0, r6
 80123f8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80123fc:	bfba      	itte	lt
 80123fe:	461c      	movlt	r4, r3
 8012400:	2501      	movlt	r5, #1
 8012402:	2500      	movge	r5, #0
 8012404:	f7ff fcfe 	bl	8011e04 <_Balloc>
 8012408:	4602      	mov	r2, r0
 801240a:	b918      	cbnz	r0, 8012414 <__mdiff+0x60>
 801240c:	4b31      	ldr	r3, [pc, #196]	@ (80124d4 <__mdiff+0x120>)
 801240e:	f240 2145 	movw	r1, #581	@ 0x245
 8012412:	e7e3      	b.n	80123dc <__mdiff+0x28>
 8012414:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8012418:	6926      	ldr	r6, [r4, #16]
 801241a:	60c5      	str	r5, [r0, #12]
 801241c:	f109 0310 	add.w	r3, r9, #16
 8012420:	f109 0514 	add.w	r5, r9, #20
 8012424:	f104 0e14 	add.w	lr, r4, #20
 8012428:	f100 0b14 	add.w	fp, r0, #20
 801242c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8012430:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8012434:	9301      	str	r3, [sp, #4]
 8012436:	46d9      	mov	r9, fp
 8012438:	f04f 0c00 	mov.w	ip, #0
 801243c:	9b01      	ldr	r3, [sp, #4]
 801243e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8012442:	f853 af04 	ldr.w	sl, [r3, #4]!
 8012446:	9301      	str	r3, [sp, #4]
 8012448:	fa1f f38a 	uxth.w	r3, sl
 801244c:	4619      	mov	r1, r3
 801244e:	b283      	uxth	r3, r0
 8012450:	1acb      	subs	r3, r1, r3
 8012452:	0c00      	lsrs	r0, r0, #16
 8012454:	4463      	add	r3, ip
 8012456:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801245a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801245e:	b29b      	uxth	r3, r3
 8012460:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8012464:	4576      	cmp	r6, lr
 8012466:	f849 3b04 	str.w	r3, [r9], #4
 801246a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801246e:	d8e5      	bhi.n	801243c <__mdiff+0x88>
 8012470:	1b33      	subs	r3, r6, r4
 8012472:	3b15      	subs	r3, #21
 8012474:	f023 0303 	bic.w	r3, r3, #3
 8012478:	3415      	adds	r4, #21
 801247a:	3304      	adds	r3, #4
 801247c:	42a6      	cmp	r6, r4
 801247e:	bf38      	it	cc
 8012480:	2304      	movcc	r3, #4
 8012482:	441d      	add	r5, r3
 8012484:	445b      	add	r3, fp
 8012486:	461e      	mov	r6, r3
 8012488:	462c      	mov	r4, r5
 801248a:	4544      	cmp	r4, r8
 801248c:	d30e      	bcc.n	80124ac <__mdiff+0xf8>
 801248e:	f108 0103 	add.w	r1, r8, #3
 8012492:	1b49      	subs	r1, r1, r5
 8012494:	f021 0103 	bic.w	r1, r1, #3
 8012498:	3d03      	subs	r5, #3
 801249a:	45a8      	cmp	r8, r5
 801249c:	bf38      	it	cc
 801249e:	2100      	movcc	r1, #0
 80124a0:	440b      	add	r3, r1
 80124a2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80124a6:	b191      	cbz	r1, 80124ce <__mdiff+0x11a>
 80124a8:	6117      	str	r7, [r2, #16]
 80124aa:	e79d      	b.n	80123e8 <__mdiff+0x34>
 80124ac:	f854 1b04 	ldr.w	r1, [r4], #4
 80124b0:	46e6      	mov	lr, ip
 80124b2:	0c08      	lsrs	r0, r1, #16
 80124b4:	fa1c fc81 	uxtah	ip, ip, r1
 80124b8:	4471      	add	r1, lr
 80124ba:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80124be:	b289      	uxth	r1, r1
 80124c0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80124c4:	f846 1b04 	str.w	r1, [r6], #4
 80124c8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80124cc:	e7dd      	b.n	801248a <__mdiff+0xd6>
 80124ce:	3f01      	subs	r7, #1
 80124d0:	e7e7      	b.n	80124a2 <__mdiff+0xee>
 80124d2:	bf00      	nop
 80124d4:	08014c55 	.word	0x08014c55
 80124d8:	08014cc6 	.word	0x08014cc6

080124dc <__ulp>:
 80124dc:	b082      	sub	sp, #8
 80124de:	ed8d 0b00 	vstr	d0, [sp]
 80124e2:	9a01      	ldr	r2, [sp, #4]
 80124e4:	4b0f      	ldr	r3, [pc, #60]	@ (8012524 <__ulp+0x48>)
 80124e6:	4013      	ands	r3, r2
 80124e8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80124ec:	2b00      	cmp	r3, #0
 80124ee:	dc08      	bgt.n	8012502 <__ulp+0x26>
 80124f0:	425b      	negs	r3, r3
 80124f2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80124f6:	ea4f 5223 	mov.w	r2, r3, asr #20
 80124fa:	da04      	bge.n	8012506 <__ulp+0x2a>
 80124fc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8012500:	4113      	asrs	r3, r2
 8012502:	2200      	movs	r2, #0
 8012504:	e008      	b.n	8012518 <__ulp+0x3c>
 8012506:	f1a2 0314 	sub.w	r3, r2, #20
 801250a:	2b1e      	cmp	r3, #30
 801250c:	bfda      	itte	le
 801250e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8012512:	40da      	lsrle	r2, r3
 8012514:	2201      	movgt	r2, #1
 8012516:	2300      	movs	r3, #0
 8012518:	4619      	mov	r1, r3
 801251a:	4610      	mov	r0, r2
 801251c:	ec41 0b10 	vmov	d0, r0, r1
 8012520:	b002      	add	sp, #8
 8012522:	4770      	bx	lr
 8012524:	7ff00000 	.word	0x7ff00000

08012528 <__b2d>:
 8012528:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801252c:	6906      	ldr	r6, [r0, #16]
 801252e:	f100 0814 	add.w	r8, r0, #20
 8012532:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8012536:	1f37      	subs	r7, r6, #4
 8012538:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801253c:	4610      	mov	r0, r2
 801253e:	f7ff fd53 	bl	8011fe8 <__hi0bits>
 8012542:	f1c0 0320 	rsb	r3, r0, #32
 8012546:	280a      	cmp	r0, #10
 8012548:	600b      	str	r3, [r1, #0]
 801254a:	491b      	ldr	r1, [pc, #108]	@ (80125b8 <__b2d+0x90>)
 801254c:	dc15      	bgt.n	801257a <__b2d+0x52>
 801254e:	f1c0 0c0b 	rsb	ip, r0, #11
 8012552:	fa22 f30c 	lsr.w	r3, r2, ip
 8012556:	45b8      	cmp	r8, r7
 8012558:	ea43 0501 	orr.w	r5, r3, r1
 801255c:	bf34      	ite	cc
 801255e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8012562:	2300      	movcs	r3, #0
 8012564:	3015      	adds	r0, #21
 8012566:	fa02 f000 	lsl.w	r0, r2, r0
 801256a:	fa23 f30c 	lsr.w	r3, r3, ip
 801256e:	4303      	orrs	r3, r0
 8012570:	461c      	mov	r4, r3
 8012572:	ec45 4b10 	vmov	d0, r4, r5
 8012576:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801257a:	45b8      	cmp	r8, r7
 801257c:	bf3a      	itte	cc
 801257e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8012582:	f1a6 0708 	subcc.w	r7, r6, #8
 8012586:	2300      	movcs	r3, #0
 8012588:	380b      	subs	r0, #11
 801258a:	d012      	beq.n	80125b2 <__b2d+0x8a>
 801258c:	f1c0 0120 	rsb	r1, r0, #32
 8012590:	fa23 f401 	lsr.w	r4, r3, r1
 8012594:	4082      	lsls	r2, r0
 8012596:	4322      	orrs	r2, r4
 8012598:	4547      	cmp	r7, r8
 801259a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 801259e:	bf8c      	ite	hi
 80125a0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80125a4:	2200      	movls	r2, #0
 80125a6:	4083      	lsls	r3, r0
 80125a8:	40ca      	lsrs	r2, r1
 80125aa:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80125ae:	4313      	orrs	r3, r2
 80125b0:	e7de      	b.n	8012570 <__b2d+0x48>
 80125b2:	ea42 0501 	orr.w	r5, r2, r1
 80125b6:	e7db      	b.n	8012570 <__b2d+0x48>
 80125b8:	3ff00000 	.word	0x3ff00000

080125bc <__d2b>:
 80125bc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80125c0:	460f      	mov	r7, r1
 80125c2:	2101      	movs	r1, #1
 80125c4:	ec59 8b10 	vmov	r8, r9, d0
 80125c8:	4616      	mov	r6, r2
 80125ca:	f7ff fc1b 	bl	8011e04 <_Balloc>
 80125ce:	4604      	mov	r4, r0
 80125d0:	b930      	cbnz	r0, 80125e0 <__d2b+0x24>
 80125d2:	4602      	mov	r2, r0
 80125d4:	4b23      	ldr	r3, [pc, #140]	@ (8012664 <__d2b+0xa8>)
 80125d6:	4824      	ldr	r0, [pc, #144]	@ (8012668 <__d2b+0xac>)
 80125d8:	f240 310f 	movw	r1, #783	@ 0x30f
 80125dc:	f7fe fa06 	bl	80109ec <__assert_func>
 80125e0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80125e4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80125e8:	b10d      	cbz	r5, 80125ee <__d2b+0x32>
 80125ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80125ee:	9301      	str	r3, [sp, #4]
 80125f0:	f1b8 0300 	subs.w	r3, r8, #0
 80125f4:	d023      	beq.n	801263e <__d2b+0x82>
 80125f6:	4668      	mov	r0, sp
 80125f8:	9300      	str	r3, [sp, #0]
 80125fa:	f7ff fd14 	bl	8012026 <__lo0bits>
 80125fe:	e9dd 1200 	ldrd	r1, r2, [sp]
 8012602:	b1d0      	cbz	r0, 801263a <__d2b+0x7e>
 8012604:	f1c0 0320 	rsb	r3, r0, #32
 8012608:	fa02 f303 	lsl.w	r3, r2, r3
 801260c:	430b      	orrs	r3, r1
 801260e:	40c2      	lsrs	r2, r0
 8012610:	6163      	str	r3, [r4, #20]
 8012612:	9201      	str	r2, [sp, #4]
 8012614:	9b01      	ldr	r3, [sp, #4]
 8012616:	61a3      	str	r3, [r4, #24]
 8012618:	2b00      	cmp	r3, #0
 801261a:	bf0c      	ite	eq
 801261c:	2201      	moveq	r2, #1
 801261e:	2202      	movne	r2, #2
 8012620:	6122      	str	r2, [r4, #16]
 8012622:	b1a5      	cbz	r5, 801264e <__d2b+0x92>
 8012624:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8012628:	4405      	add	r5, r0
 801262a:	603d      	str	r5, [r7, #0]
 801262c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8012630:	6030      	str	r0, [r6, #0]
 8012632:	4620      	mov	r0, r4
 8012634:	b003      	add	sp, #12
 8012636:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801263a:	6161      	str	r1, [r4, #20]
 801263c:	e7ea      	b.n	8012614 <__d2b+0x58>
 801263e:	a801      	add	r0, sp, #4
 8012640:	f7ff fcf1 	bl	8012026 <__lo0bits>
 8012644:	9b01      	ldr	r3, [sp, #4]
 8012646:	6163      	str	r3, [r4, #20]
 8012648:	3020      	adds	r0, #32
 801264a:	2201      	movs	r2, #1
 801264c:	e7e8      	b.n	8012620 <__d2b+0x64>
 801264e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8012652:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8012656:	6038      	str	r0, [r7, #0]
 8012658:	6918      	ldr	r0, [r3, #16]
 801265a:	f7ff fcc5 	bl	8011fe8 <__hi0bits>
 801265e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8012662:	e7e5      	b.n	8012630 <__d2b+0x74>
 8012664:	08014c55 	.word	0x08014c55
 8012668:	08014cc6 	.word	0x08014cc6

0801266c <__ratio>:
 801266c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012670:	b085      	sub	sp, #20
 8012672:	e9cd 1000 	strd	r1, r0, [sp]
 8012676:	a902      	add	r1, sp, #8
 8012678:	f7ff ff56 	bl	8012528 <__b2d>
 801267c:	9800      	ldr	r0, [sp, #0]
 801267e:	a903      	add	r1, sp, #12
 8012680:	ec55 4b10 	vmov	r4, r5, d0
 8012684:	f7ff ff50 	bl	8012528 <__b2d>
 8012688:	9b01      	ldr	r3, [sp, #4]
 801268a:	6919      	ldr	r1, [r3, #16]
 801268c:	9b00      	ldr	r3, [sp, #0]
 801268e:	691b      	ldr	r3, [r3, #16]
 8012690:	1ac9      	subs	r1, r1, r3
 8012692:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8012696:	1a9b      	subs	r3, r3, r2
 8012698:	ec5b ab10 	vmov	sl, fp, d0
 801269c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80126a0:	2b00      	cmp	r3, #0
 80126a2:	bfce      	itee	gt
 80126a4:	462a      	movgt	r2, r5
 80126a6:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80126aa:	465a      	movle	r2, fp
 80126ac:	462f      	mov	r7, r5
 80126ae:	46d9      	mov	r9, fp
 80126b0:	bfcc      	ite	gt
 80126b2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80126b6:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80126ba:	464b      	mov	r3, r9
 80126bc:	4652      	mov	r2, sl
 80126be:	4620      	mov	r0, r4
 80126c0:	4639      	mov	r1, r7
 80126c2:	f7ee f8cb 	bl	800085c <__aeabi_ddiv>
 80126c6:	ec41 0b10 	vmov	d0, r0, r1
 80126ca:	b005      	add	sp, #20
 80126cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080126d0 <__copybits>:
 80126d0:	3901      	subs	r1, #1
 80126d2:	b570      	push	{r4, r5, r6, lr}
 80126d4:	1149      	asrs	r1, r1, #5
 80126d6:	6914      	ldr	r4, [r2, #16]
 80126d8:	3101      	adds	r1, #1
 80126da:	f102 0314 	add.w	r3, r2, #20
 80126de:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80126e2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80126e6:	1f05      	subs	r5, r0, #4
 80126e8:	42a3      	cmp	r3, r4
 80126ea:	d30c      	bcc.n	8012706 <__copybits+0x36>
 80126ec:	1aa3      	subs	r3, r4, r2
 80126ee:	3b11      	subs	r3, #17
 80126f0:	f023 0303 	bic.w	r3, r3, #3
 80126f4:	3211      	adds	r2, #17
 80126f6:	42a2      	cmp	r2, r4
 80126f8:	bf88      	it	hi
 80126fa:	2300      	movhi	r3, #0
 80126fc:	4418      	add	r0, r3
 80126fe:	2300      	movs	r3, #0
 8012700:	4288      	cmp	r0, r1
 8012702:	d305      	bcc.n	8012710 <__copybits+0x40>
 8012704:	bd70      	pop	{r4, r5, r6, pc}
 8012706:	f853 6b04 	ldr.w	r6, [r3], #4
 801270a:	f845 6f04 	str.w	r6, [r5, #4]!
 801270e:	e7eb      	b.n	80126e8 <__copybits+0x18>
 8012710:	f840 3b04 	str.w	r3, [r0], #4
 8012714:	e7f4      	b.n	8012700 <__copybits+0x30>

08012716 <__any_on>:
 8012716:	f100 0214 	add.w	r2, r0, #20
 801271a:	6900      	ldr	r0, [r0, #16]
 801271c:	114b      	asrs	r3, r1, #5
 801271e:	4298      	cmp	r0, r3
 8012720:	b510      	push	{r4, lr}
 8012722:	db11      	blt.n	8012748 <__any_on+0x32>
 8012724:	dd0a      	ble.n	801273c <__any_on+0x26>
 8012726:	f011 011f 	ands.w	r1, r1, #31
 801272a:	d007      	beq.n	801273c <__any_on+0x26>
 801272c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8012730:	fa24 f001 	lsr.w	r0, r4, r1
 8012734:	fa00 f101 	lsl.w	r1, r0, r1
 8012738:	428c      	cmp	r4, r1
 801273a:	d10b      	bne.n	8012754 <__any_on+0x3e>
 801273c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8012740:	4293      	cmp	r3, r2
 8012742:	d803      	bhi.n	801274c <__any_on+0x36>
 8012744:	2000      	movs	r0, #0
 8012746:	bd10      	pop	{r4, pc}
 8012748:	4603      	mov	r3, r0
 801274a:	e7f7      	b.n	801273c <__any_on+0x26>
 801274c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8012750:	2900      	cmp	r1, #0
 8012752:	d0f5      	beq.n	8012740 <__any_on+0x2a>
 8012754:	2001      	movs	r0, #1
 8012756:	e7f6      	b.n	8012746 <__any_on+0x30>

08012758 <__ascii_wctomb>:
 8012758:	4603      	mov	r3, r0
 801275a:	4608      	mov	r0, r1
 801275c:	b141      	cbz	r1, 8012770 <__ascii_wctomb+0x18>
 801275e:	2aff      	cmp	r2, #255	@ 0xff
 8012760:	d904      	bls.n	801276c <__ascii_wctomb+0x14>
 8012762:	228a      	movs	r2, #138	@ 0x8a
 8012764:	601a      	str	r2, [r3, #0]
 8012766:	f04f 30ff 	mov.w	r0, #4294967295
 801276a:	4770      	bx	lr
 801276c:	700a      	strb	r2, [r1, #0]
 801276e:	2001      	movs	r0, #1
 8012770:	4770      	bx	lr

08012772 <__ssputs_r>:
 8012772:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012776:	688e      	ldr	r6, [r1, #8]
 8012778:	461f      	mov	r7, r3
 801277a:	42be      	cmp	r6, r7
 801277c:	680b      	ldr	r3, [r1, #0]
 801277e:	4682      	mov	sl, r0
 8012780:	460c      	mov	r4, r1
 8012782:	4690      	mov	r8, r2
 8012784:	d82d      	bhi.n	80127e2 <__ssputs_r+0x70>
 8012786:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801278a:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801278e:	d026      	beq.n	80127de <__ssputs_r+0x6c>
 8012790:	6965      	ldr	r5, [r4, #20]
 8012792:	6909      	ldr	r1, [r1, #16]
 8012794:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012798:	eba3 0901 	sub.w	r9, r3, r1
 801279c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80127a0:	1c7b      	adds	r3, r7, #1
 80127a2:	444b      	add	r3, r9
 80127a4:	106d      	asrs	r5, r5, #1
 80127a6:	429d      	cmp	r5, r3
 80127a8:	bf38      	it	cc
 80127aa:	461d      	movcc	r5, r3
 80127ac:	0553      	lsls	r3, r2, #21
 80127ae:	d527      	bpl.n	8012800 <__ssputs_r+0x8e>
 80127b0:	4629      	mov	r1, r5
 80127b2:	f7fc f807 	bl	800e7c4 <_malloc_r>
 80127b6:	4606      	mov	r6, r0
 80127b8:	b360      	cbz	r0, 8012814 <__ssputs_r+0xa2>
 80127ba:	6921      	ldr	r1, [r4, #16]
 80127bc:	464a      	mov	r2, r9
 80127be:	f7fe f8f8 	bl	80109b2 <memcpy>
 80127c2:	89a3      	ldrh	r3, [r4, #12]
 80127c4:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80127c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80127cc:	81a3      	strh	r3, [r4, #12]
 80127ce:	6126      	str	r6, [r4, #16]
 80127d0:	6165      	str	r5, [r4, #20]
 80127d2:	444e      	add	r6, r9
 80127d4:	eba5 0509 	sub.w	r5, r5, r9
 80127d8:	6026      	str	r6, [r4, #0]
 80127da:	60a5      	str	r5, [r4, #8]
 80127dc:	463e      	mov	r6, r7
 80127de:	42be      	cmp	r6, r7
 80127e0:	d900      	bls.n	80127e4 <__ssputs_r+0x72>
 80127e2:	463e      	mov	r6, r7
 80127e4:	6820      	ldr	r0, [r4, #0]
 80127e6:	4632      	mov	r2, r6
 80127e8:	4641      	mov	r1, r8
 80127ea:	f000 fb7b 	bl	8012ee4 <memmove>
 80127ee:	68a3      	ldr	r3, [r4, #8]
 80127f0:	1b9b      	subs	r3, r3, r6
 80127f2:	60a3      	str	r3, [r4, #8]
 80127f4:	6823      	ldr	r3, [r4, #0]
 80127f6:	4433      	add	r3, r6
 80127f8:	6023      	str	r3, [r4, #0]
 80127fa:	2000      	movs	r0, #0
 80127fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012800:	462a      	mov	r2, r5
 8012802:	f000 fbc6 	bl	8012f92 <_realloc_r>
 8012806:	4606      	mov	r6, r0
 8012808:	2800      	cmp	r0, #0
 801280a:	d1e0      	bne.n	80127ce <__ssputs_r+0x5c>
 801280c:	6921      	ldr	r1, [r4, #16]
 801280e:	4650      	mov	r0, sl
 8012810:	f7fe ff62 	bl	80116d8 <_free_r>
 8012814:	230c      	movs	r3, #12
 8012816:	f8ca 3000 	str.w	r3, [sl]
 801281a:	89a3      	ldrh	r3, [r4, #12]
 801281c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012820:	81a3      	strh	r3, [r4, #12]
 8012822:	f04f 30ff 	mov.w	r0, #4294967295
 8012826:	e7e9      	b.n	80127fc <__ssputs_r+0x8a>

08012828 <_svfiprintf_r>:
 8012828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801282c:	4698      	mov	r8, r3
 801282e:	898b      	ldrh	r3, [r1, #12]
 8012830:	061b      	lsls	r3, r3, #24
 8012832:	b09d      	sub	sp, #116	@ 0x74
 8012834:	4607      	mov	r7, r0
 8012836:	460d      	mov	r5, r1
 8012838:	4614      	mov	r4, r2
 801283a:	d510      	bpl.n	801285e <_svfiprintf_r+0x36>
 801283c:	690b      	ldr	r3, [r1, #16]
 801283e:	b973      	cbnz	r3, 801285e <_svfiprintf_r+0x36>
 8012840:	2140      	movs	r1, #64	@ 0x40
 8012842:	f7fb ffbf 	bl	800e7c4 <_malloc_r>
 8012846:	6028      	str	r0, [r5, #0]
 8012848:	6128      	str	r0, [r5, #16]
 801284a:	b930      	cbnz	r0, 801285a <_svfiprintf_r+0x32>
 801284c:	230c      	movs	r3, #12
 801284e:	603b      	str	r3, [r7, #0]
 8012850:	f04f 30ff 	mov.w	r0, #4294967295
 8012854:	b01d      	add	sp, #116	@ 0x74
 8012856:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801285a:	2340      	movs	r3, #64	@ 0x40
 801285c:	616b      	str	r3, [r5, #20]
 801285e:	2300      	movs	r3, #0
 8012860:	9309      	str	r3, [sp, #36]	@ 0x24
 8012862:	2320      	movs	r3, #32
 8012864:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012868:	f8cd 800c 	str.w	r8, [sp, #12]
 801286c:	2330      	movs	r3, #48	@ 0x30
 801286e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8012a0c <_svfiprintf_r+0x1e4>
 8012872:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012876:	f04f 0901 	mov.w	r9, #1
 801287a:	4623      	mov	r3, r4
 801287c:	469a      	mov	sl, r3
 801287e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012882:	b10a      	cbz	r2, 8012888 <_svfiprintf_r+0x60>
 8012884:	2a25      	cmp	r2, #37	@ 0x25
 8012886:	d1f9      	bne.n	801287c <_svfiprintf_r+0x54>
 8012888:	ebba 0b04 	subs.w	fp, sl, r4
 801288c:	d00b      	beq.n	80128a6 <_svfiprintf_r+0x7e>
 801288e:	465b      	mov	r3, fp
 8012890:	4622      	mov	r2, r4
 8012892:	4629      	mov	r1, r5
 8012894:	4638      	mov	r0, r7
 8012896:	f7ff ff6c 	bl	8012772 <__ssputs_r>
 801289a:	3001      	adds	r0, #1
 801289c:	f000 80a7 	beq.w	80129ee <_svfiprintf_r+0x1c6>
 80128a0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80128a2:	445a      	add	r2, fp
 80128a4:	9209      	str	r2, [sp, #36]	@ 0x24
 80128a6:	f89a 3000 	ldrb.w	r3, [sl]
 80128aa:	2b00      	cmp	r3, #0
 80128ac:	f000 809f 	beq.w	80129ee <_svfiprintf_r+0x1c6>
 80128b0:	2300      	movs	r3, #0
 80128b2:	f04f 32ff 	mov.w	r2, #4294967295
 80128b6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80128ba:	f10a 0a01 	add.w	sl, sl, #1
 80128be:	9304      	str	r3, [sp, #16]
 80128c0:	9307      	str	r3, [sp, #28]
 80128c2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80128c6:	931a      	str	r3, [sp, #104]	@ 0x68
 80128c8:	4654      	mov	r4, sl
 80128ca:	2205      	movs	r2, #5
 80128cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80128d0:	484e      	ldr	r0, [pc, #312]	@ (8012a0c <_svfiprintf_r+0x1e4>)
 80128d2:	f7ed fc85 	bl	80001e0 <memchr>
 80128d6:	9a04      	ldr	r2, [sp, #16]
 80128d8:	b9d8      	cbnz	r0, 8012912 <_svfiprintf_r+0xea>
 80128da:	06d0      	lsls	r0, r2, #27
 80128dc:	bf44      	itt	mi
 80128de:	2320      	movmi	r3, #32
 80128e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80128e4:	0711      	lsls	r1, r2, #28
 80128e6:	bf44      	itt	mi
 80128e8:	232b      	movmi	r3, #43	@ 0x2b
 80128ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80128ee:	f89a 3000 	ldrb.w	r3, [sl]
 80128f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80128f4:	d015      	beq.n	8012922 <_svfiprintf_r+0xfa>
 80128f6:	9a07      	ldr	r2, [sp, #28]
 80128f8:	4654      	mov	r4, sl
 80128fa:	2000      	movs	r0, #0
 80128fc:	f04f 0c0a 	mov.w	ip, #10
 8012900:	4621      	mov	r1, r4
 8012902:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012906:	3b30      	subs	r3, #48	@ 0x30
 8012908:	2b09      	cmp	r3, #9
 801290a:	d94b      	bls.n	80129a4 <_svfiprintf_r+0x17c>
 801290c:	b1b0      	cbz	r0, 801293c <_svfiprintf_r+0x114>
 801290e:	9207      	str	r2, [sp, #28]
 8012910:	e014      	b.n	801293c <_svfiprintf_r+0x114>
 8012912:	eba0 0308 	sub.w	r3, r0, r8
 8012916:	fa09 f303 	lsl.w	r3, r9, r3
 801291a:	4313      	orrs	r3, r2
 801291c:	9304      	str	r3, [sp, #16]
 801291e:	46a2      	mov	sl, r4
 8012920:	e7d2      	b.n	80128c8 <_svfiprintf_r+0xa0>
 8012922:	9b03      	ldr	r3, [sp, #12]
 8012924:	1d19      	adds	r1, r3, #4
 8012926:	681b      	ldr	r3, [r3, #0]
 8012928:	9103      	str	r1, [sp, #12]
 801292a:	2b00      	cmp	r3, #0
 801292c:	bfbb      	ittet	lt
 801292e:	425b      	neglt	r3, r3
 8012930:	f042 0202 	orrlt.w	r2, r2, #2
 8012934:	9307      	strge	r3, [sp, #28]
 8012936:	9307      	strlt	r3, [sp, #28]
 8012938:	bfb8      	it	lt
 801293a:	9204      	strlt	r2, [sp, #16]
 801293c:	7823      	ldrb	r3, [r4, #0]
 801293e:	2b2e      	cmp	r3, #46	@ 0x2e
 8012940:	d10a      	bne.n	8012958 <_svfiprintf_r+0x130>
 8012942:	7863      	ldrb	r3, [r4, #1]
 8012944:	2b2a      	cmp	r3, #42	@ 0x2a
 8012946:	d132      	bne.n	80129ae <_svfiprintf_r+0x186>
 8012948:	9b03      	ldr	r3, [sp, #12]
 801294a:	1d1a      	adds	r2, r3, #4
 801294c:	681b      	ldr	r3, [r3, #0]
 801294e:	9203      	str	r2, [sp, #12]
 8012950:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012954:	3402      	adds	r4, #2
 8012956:	9305      	str	r3, [sp, #20]
 8012958:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8012a1c <_svfiprintf_r+0x1f4>
 801295c:	7821      	ldrb	r1, [r4, #0]
 801295e:	2203      	movs	r2, #3
 8012960:	4650      	mov	r0, sl
 8012962:	f7ed fc3d 	bl	80001e0 <memchr>
 8012966:	b138      	cbz	r0, 8012978 <_svfiprintf_r+0x150>
 8012968:	9b04      	ldr	r3, [sp, #16]
 801296a:	eba0 000a 	sub.w	r0, r0, sl
 801296e:	2240      	movs	r2, #64	@ 0x40
 8012970:	4082      	lsls	r2, r0
 8012972:	4313      	orrs	r3, r2
 8012974:	3401      	adds	r4, #1
 8012976:	9304      	str	r3, [sp, #16]
 8012978:	f814 1b01 	ldrb.w	r1, [r4], #1
 801297c:	4824      	ldr	r0, [pc, #144]	@ (8012a10 <_svfiprintf_r+0x1e8>)
 801297e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012982:	2206      	movs	r2, #6
 8012984:	f7ed fc2c 	bl	80001e0 <memchr>
 8012988:	2800      	cmp	r0, #0
 801298a:	d036      	beq.n	80129fa <_svfiprintf_r+0x1d2>
 801298c:	4b21      	ldr	r3, [pc, #132]	@ (8012a14 <_svfiprintf_r+0x1ec>)
 801298e:	bb1b      	cbnz	r3, 80129d8 <_svfiprintf_r+0x1b0>
 8012990:	9b03      	ldr	r3, [sp, #12]
 8012992:	3307      	adds	r3, #7
 8012994:	f023 0307 	bic.w	r3, r3, #7
 8012998:	3308      	adds	r3, #8
 801299a:	9303      	str	r3, [sp, #12]
 801299c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801299e:	4433      	add	r3, r6
 80129a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80129a2:	e76a      	b.n	801287a <_svfiprintf_r+0x52>
 80129a4:	fb0c 3202 	mla	r2, ip, r2, r3
 80129a8:	460c      	mov	r4, r1
 80129aa:	2001      	movs	r0, #1
 80129ac:	e7a8      	b.n	8012900 <_svfiprintf_r+0xd8>
 80129ae:	2300      	movs	r3, #0
 80129b0:	3401      	adds	r4, #1
 80129b2:	9305      	str	r3, [sp, #20]
 80129b4:	4619      	mov	r1, r3
 80129b6:	f04f 0c0a 	mov.w	ip, #10
 80129ba:	4620      	mov	r0, r4
 80129bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80129c0:	3a30      	subs	r2, #48	@ 0x30
 80129c2:	2a09      	cmp	r2, #9
 80129c4:	d903      	bls.n	80129ce <_svfiprintf_r+0x1a6>
 80129c6:	2b00      	cmp	r3, #0
 80129c8:	d0c6      	beq.n	8012958 <_svfiprintf_r+0x130>
 80129ca:	9105      	str	r1, [sp, #20]
 80129cc:	e7c4      	b.n	8012958 <_svfiprintf_r+0x130>
 80129ce:	fb0c 2101 	mla	r1, ip, r1, r2
 80129d2:	4604      	mov	r4, r0
 80129d4:	2301      	movs	r3, #1
 80129d6:	e7f0      	b.n	80129ba <_svfiprintf_r+0x192>
 80129d8:	ab03      	add	r3, sp, #12
 80129da:	9300      	str	r3, [sp, #0]
 80129dc:	462a      	mov	r2, r5
 80129de:	4b0e      	ldr	r3, [pc, #56]	@ (8012a18 <_svfiprintf_r+0x1f0>)
 80129e0:	a904      	add	r1, sp, #16
 80129e2:	4638      	mov	r0, r7
 80129e4:	f7fc feb4 	bl	800f750 <_printf_float>
 80129e8:	1c42      	adds	r2, r0, #1
 80129ea:	4606      	mov	r6, r0
 80129ec:	d1d6      	bne.n	801299c <_svfiprintf_r+0x174>
 80129ee:	89ab      	ldrh	r3, [r5, #12]
 80129f0:	065b      	lsls	r3, r3, #25
 80129f2:	f53f af2d 	bmi.w	8012850 <_svfiprintf_r+0x28>
 80129f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80129f8:	e72c      	b.n	8012854 <_svfiprintf_r+0x2c>
 80129fa:	ab03      	add	r3, sp, #12
 80129fc:	9300      	str	r3, [sp, #0]
 80129fe:	462a      	mov	r2, r5
 8012a00:	4b05      	ldr	r3, [pc, #20]	@ (8012a18 <_svfiprintf_r+0x1f0>)
 8012a02:	a904      	add	r1, sp, #16
 8012a04:	4638      	mov	r0, r7
 8012a06:	f7fd f93b 	bl	800fc80 <_printf_i>
 8012a0a:	e7ed      	b.n	80129e8 <_svfiprintf_r+0x1c0>
 8012a0c:	08014d1f 	.word	0x08014d1f
 8012a10:	08014d29 	.word	0x08014d29
 8012a14:	0800f751 	.word	0x0800f751
 8012a18:	08012773 	.word	0x08012773
 8012a1c:	08014d25 	.word	0x08014d25

08012a20 <__sfputc_r>:
 8012a20:	6893      	ldr	r3, [r2, #8]
 8012a22:	3b01      	subs	r3, #1
 8012a24:	2b00      	cmp	r3, #0
 8012a26:	b410      	push	{r4}
 8012a28:	6093      	str	r3, [r2, #8]
 8012a2a:	da08      	bge.n	8012a3e <__sfputc_r+0x1e>
 8012a2c:	6994      	ldr	r4, [r2, #24]
 8012a2e:	42a3      	cmp	r3, r4
 8012a30:	db01      	blt.n	8012a36 <__sfputc_r+0x16>
 8012a32:	290a      	cmp	r1, #10
 8012a34:	d103      	bne.n	8012a3e <__sfputc_r+0x1e>
 8012a36:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012a3a:	f7fd bdaa 	b.w	8010592 <__swbuf_r>
 8012a3e:	6813      	ldr	r3, [r2, #0]
 8012a40:	1c58      	adds	r0, r3, #1
 8012a42:	6010      	str	r0, [r2, #0]
 8012a44:	7019      	strb	r1, [r3, #0]
 8012a46:	4608      	mov	r0, r1
 8012a48:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012a4c:	4770      	bx	lr

08012a4e <__sfputs_r>:
 8012a4e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012a50:	4606      	mov	r6, r0
 8012a52:	460f      	mov	r7, r1
 8012a54:	4614      	mov	r4, r2
 8012a56:	18d5      	adds	r5, r2, r3
 8012a58:	42ac      	cmp	r4, r5
 8012a5a:	d101      	bne.n	8012a60 <__sfputs_r+0x12>
 8012a5c:	2000      	movs	r0, #0
 8012a5e:	e007      	b.n	8012a70 <__sfputs_r+0x22>
 8012a60:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012a64:	463a      	mov	r2, r7
 8012a66:	4630      	mov	r0, r6
 8012a68:	f7ff ffda 	bl	8012a20 <__sfputc_r>
 8012a6c:	1c43      	adds	r3, r0, #1
 8012a6e:	d1f3      	bne.n	8012a58 <__sfputs_r+0xa>
 8012a70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012a74 <_vfiprintf_r>:
 8012a74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012a78:	460d      	mov	r5, r1
 8012a7a:	b09d      	sub	sp, #116	@ 0x74
 8012a7c:	4614      	mov	r4, r2
 8012a7e:	4698      	mov	r8, r3
 8012a80:	4606      	mov	r6, r0
 8012a82:	b118      	cbz	r0, 8012a8c <_vfiprintf_r+0x18>
 8012a84:	6a03      	ldr	r3, [r0, #32]
 8012a86:	b90b      	cbnz	r3, 8012a8c <_vfiprintf_r+0x18>
 8012a88:	f7fd fcb2 	bl	80103f0 <__sinit>
 8012a8c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012a8e:	07d9      	lsls	r1, r3, #31
 8012a90:	d405      	bmi.n	8012a9e <_vfiprintf_r+0x2a>
 8012a92:	89ab      	ldrh	r3, [r5, #12]
 8012a94:	059a      	lsls	r2, r3, #22
 8012a96:	d402      	bmi.n	8012a9e <_vfiprintf_r+0x2a>
 8012a98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012a9a:	f7fd ff88 	bl	80109ae <__retarget_lock_acquire_recursive>
 8012a9e:	89ab      	ldrh	r3, [r5, #12]
 8012aa0:	071b      	lsls	r3, r3, #28
 8012aa2:	d501      	bpl.n	8012aa8 <_vfiprintf_r+0x34>
 8012aa4:	692b      	ldr	r3, [r5, #16]
 8012aa6:	b99b      	cbnz	r3, 8012ad0 <_vfiprintf_r+0x5c>
 8012aa8:	4629      	mov	r1, r5
 8012aaa:	4630      	mov	r0, r6
 8012aac:	f7fd fdb0 	bl	8010610 <__swsetup_r>
 8012ab0:	b170      	cbz	r0, 8012ad0 <_vfiprintf_r+0x5c>
 8012ab2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012ab4:	07dc      	lsls	r4, r3, #31
 8012ab6:	d504      	bpl.n	8012ac2 <_vfiprintf_r+0x4e>
 8012ab8:	f04f 30ff 	mov.w	r0, #4294967295
 8012abc:	b01d      	add	sp, #116	@ 0x74
 8012abe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012ac2:	89ab      	ldrh	r3, [r5, #12]
 8012ac4:	0598      	lsls	r0, r3, #22
 8012ac6:	d4f7      	bmi.n	8012ab8 <_vfiprintf_r+0x44>
 8012ac8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012aca:	f7fd ff71 	bl	80109b0 <__retarget_lock_release_recursive>
 8012ace:	e7f3      	b.n	8012ab8 <_vfiprintf_r+0x44>
 8012ad0:	2300      	movs	r3, #0
 8012ad2:	9309      	str	r3, [sp, #36]	@ 0x24
 8012ad4:	2320      	movs	r3, #32
 8012ad6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012ada:	f8cd 800c 	str.w	r8, [sp, #12]
 8012ade:	2330      	movs	r3, #48	@ 0x30
 8012ae0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8012c90 <_vfiprintf_r+0x21c>
 8012ae4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012ae8:	f04f 0901 	mov.w	r9, #1
 8012aec:	4623      	mov	r3, r4
 8012aee:	469a      	mov	sl, r3
 8012af0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012af4:	b10a      	cbz	r2, 8012afa <_vfiprintf_r+0x86>
 8012af6:	2a25      	cmp	r2, #37	@ 0x25
 8012af8:	d1f9      	bne.n	8012aee <_vfiprintf_r+0x7a>
 8012afa:	ebba 0b04 	subs.w	fp, sl, r4
 8012afe:	d00b      	beq.n	8012b18 <_vfiprintf_r+0xa4>
 8012b00:	465b      	mov	r3, fp
 8012b02:	4622      	mov	r2, r4
 8012b04:	4629      	mov	r1, r5
 8012b06:	4630      	mov	r0, r6
 8012b08:	f7ff ffa1 	bl	8012a4e <__sfputs_r>
 8012b0c:	3001      	adds	r0, #1
 8012b0e:	f000 80a7 	beq.w	8012c60 <_vfiprintf_r+0x1ec>
 8012b12:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012b14:	445a      	add	r2, fp
 8012b16:	9209      	str	r2, [sp, #36]	@ 0x24
 8012b18:	f89a 3000 	ldrb.w	r3, [sl]
 8012b1c:	2b00      	cmp	r3, #0
 8012b1e:	f000 809f 	beq.w	8012c60 <_vfiprintf_r+0x1ec>
 8012b22:	2300      	movs	r3, #0
 8012b24:	f04f 32ff 	mov.w	r2, #4294967295
 8012b28:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012b2c:	f10a 0a01 	add.w	sl, sl, #1
 8012b30:	9304      	str	r3, [sp, #16]
 8012b32:	9307      	str	r3, [sp, #28]
 8012b34:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012b38:	931a      	str	r3, [sp, #104]	@ 0x68
 8012b3a:	4654      	mov	r4, sl
 8012b3c:	2205      	movs	r2, #5
 8012b3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012b42:	4853      	ldr	r0, [pc, #332]	@ (8012c90 <_vfiprintf_r+0x21c>)
 8012b44:	f7ed fb4c 	bl	80001e0 <memchr>
 8012b48:	9a04      	ldr	r2, [sp, #16]
 8012b4a:	b9d8      	cbnz	r0, 8012b84 <_vfiprintf_r+0x110>
 8012b4c:	06d1      	lsls	r1, r2, #27
 8012b4e:	bf44      	itt	mi
 8012b50:	2320      	movmi	r3, #32
 8012b52:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012b56:	0713      	lsls	r3, r2, #28
 8012b58:	bf44      	itt	mi
 8012b5a:	232b      	movmi	r3, #43	@ 0x2b
 8012b5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012b60:	f89a 3000 	ldrb.w	r3, [sl]
 8012b64:	2b2a      	cmp	r3, #42	@ 0x2a
 8012b66:	d015      	beq.n	8012b94 <_vfiprintf_r+0x120>
 8012b68:	9a07      	ldr	r2, [sp, #28]
 8012b6a:	4654      	mov	r4, sl
 8012b6c:	2000      	movs	r0, #0
 8012b6e:	f04f 0c0a 	mov.w	ip, #10
 8012b72:	4621      	mov	r1, r4
 8012b74:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012b78:	3b30      	subs	r3, #48	@ 0x30
 8012b7a:	2b09      	cmp	r3, #9
 8012b7c:	d94b      	bls.n	8012c16 <_vfiprintf_r+0x1a2>
 8012b7e:	b1b0      	cbz	r0, 8012bae <_vfiprintf_r+0x13a>
 8012b80:	9207      	str	r2, [sp, #28]
 8012b82:	e014      	b.n	8012bae <_vfiprintf_r+0x13a>
 8012b84:	eba0 0308 	sub.w	r3, r0, r8
 8012b88:	fa09 f303 	lsl.w	r3, r9, r3
 8012b8c:	4313      	orrs	r3, r2
 8012b8e:	9304      	str	r3, [sp, #16]
 8012b90:	46a2      	mov	sl, r4
 8012b92:	e7d2      	b.n	8012b3a <_vfiprintf_r+0xc6>
 8012b94:	9b03      	ldr	r3, [sp, #12]
 8012b96:	1d19      	adds	r1, r3, #4
 8012b98:	681b      	ldr	r3, [r3, #0]
 8012b9a:	9103      	str	r1, [sp, #12]
 8012b9c:	2b00      	cmp	r3, #0
 8012b9e:	bfbb      	ittet	lt
 8012ba0:	425b      	neglt	r3, r3
 8012ba2:	f042 0202 	orrlt.w	r2, r2, #2
 8012ba6:	9307      	strge	r3, [sp, #28]
 8012ba8:	9307      	strlt	r3, [sp, #28]
 8012baa:	bfb8      	it	lt
 8012bac:	9204      	strlt	r2, [sp, #16]
 8012bae:	7823      	ldrb	r3, [r4, #0]
 8012bb0:	2b2e      	cmp	r3, #46	@ 0x2e
 8012bb2:	d10a      	bne.n	8012bca <_vfiprintf_r+0x156>
 8012bb4:	7863      	ldrb	r3, [r4, #1]
 8012bb6:	2b2a      	cmp	r3, #42	@ 0x2a
 8012bb8:	d132      	bne.n	8012c20 <_vfiprintf_r+0x1ac>
 8012bba:	9b03      	ldr	r3, [sp, #12]
 8012bbc:	1d1a      	adds	r2, r3, #4
 8012bbe:	681b      	ldr	r3, [r3, #0]
 8012bc0:	9203      	str	r2, [sp, #12]
 8012bc2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012bc6:	3402      	adds	r4, #2
 8012bc8:	9305      	str	r3, [sp, #20]
 8012bca:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8012ca0 <_vfiprintf_r+0x22c>
 8012bce:	7821      	ldrb	r1, [r4, #0]
 8012bd0:	2203      	movs	r2, #3
 8012bd2:	4650      	mov	r0, sl
 8012bd4:	f7ed fb04 	bl	80001e0 <memchr>
 8012bd8:	b138      	cbz	r0, 8012bea <_vfiprintf_r+0x176>
 8012bda:	9b04      	ldr	r3, [sp, #16]
 8012bdc:	eba0 000a 	sub.w	r0, r0, sl
 8012be0:	2240      	movs	r2, #64	@ 0x40
 8012be2:	4082      	lsls	r2, r0
 8012be4:	4313      	orrs	r3, r2
 8012be6:	3401      	adds	r4, #1
 8012be8:	9304      	str	r3, [sp, #16]
 8012bea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012bee:	4829      	ldr	r0, [pc, #164]	@ (8012c94 <_vfiprintf_r+0x220>)
 8012bf0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012bf4:	2206      	movs	r2, #6
 8012bf6:	f7ed faf3 	bl	80001e0 <memchr>
 8012bfa:	2800      	cmp	r0, #0
 8012bfc:	d03f      	beq.n	8012c7e <_vfiprintf_r+0x20a>
 8012bfe:	4b26      	ldr	r3, [pc, #152]	@ (8012c98 <_vfiprintf_r+0x224>)
 8012c00:	bb1b      	cbnz	r3, 8012c4a <_vfiprintf_r+0x1d6>
 8012c02:	9b03      	ldr	r3, [sp, #12]
 8012c04:	3307      	adds	r3, #7
 8012c06:	f023 0307 	bic.w	r3, r3, #7
 8012c0a:	3308      	adds	r3, #8
 8012c0c:	9303      	str	r3, [sp, #12]
 8012c0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012c10:	443b      	add	r3, r7
 8012c12:	9309      	str	r3, [sp, #36]	@ 0x24
 8012c14:	e76a      	b.n	8012aec <_vfiprintf_r+0x78>
 8012c16:	fb0c 3202 	mla	r2, ip, r2, r3
 8012c1a:	460c      	mov	r4, r1
 8012c1c:	2001      	movs	r0, #1
 8012c1e:	e7a8      	b.n	8012b72 <_vfiprintf_r+0xfe>
 8012c20:	2300      	movs	r3, #0
 8012c22:	3401      	adds	r4, #1
 8012c24:	9305      	str	r3, [sp, #20]
 8012c26:	4619      	mov	r1, r3
 8012c28:	f04f 0c0a 	mov.w	ip, #10
 8012c2c:	4620      	mov	r0, r4
 8012c2e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012c32:	3a30      	subs	r2, #48	@ 0x30
 8012c34:	2a09      	cmp	r2, #9
 8012c36:	d903      	bls.n	8012c40 <_vfiprintf_r+0x1cc>
 8012c38:	2b00      	cmp	r3, #0
 8012c3a:	d0c6      	beq.n	8012bca <_vfiprintf_r+0x156>
 8012c3c:	9105      	str	r1, [sp, #20]
 8012c3e:	e7c4      	b.n	8012bca <_vfiprintf_r+0x156>
 8012c40:	fb0c 2101 	mla	r1, ip, r1, r2
 8012c44:	4604      	mov	r4, r0
 8012c46:	2301      	movs	r3, #1
 8012c48:	e7f0      	b.n	8012c2c <_vfiprintf_r+0x1b8>
 8012c4a:	ab03      	add	r3, sp, #12
 8012c4c:	9300      	str	r3, [sp, #0]
 8012c4e:	462a      	mov	r2, r5
 8012c50:	4b12      	ldr	r3, [pc, #72]	@ (8012c9c <_vfiprintf_r+0x228>)
 8012c52:	a904      	add	r1, sp, #16
 8012c54:	4630      	mov	r0, r6
 8012c56:	f7fc fd7b 	bl	800f750 <_printf_float>
 8012c5a:	4607      	mov	r7, r0
 8012c5c:	1c78      	adds	r0, r7, #1
 8012c5e:	d1d6      	bne.n	8012c0e <_vfiprintf_r+0x19a>
 8012c60:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012c62:	07d9      	lsls	r1, r3, #31
 8012c64:	d405      	bmi.n	8012c72 <_vfiprintf_r+0x1fe>
 8012c66:	89ab      	ldrh	r3, [r5, #12]
 8012c68:	059a      	lsls	r2, r3, #22
 8012c6a:	d402      	bmi.n	8012c72 <_vfiprintf_r+0x1fe>
 8012c6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012c6e:	f7fd fe9f 	bl	80109b0 <__retarget_lock_release_recursive>
 8012c72:	89ab      	ldrh	r3, [r5, #12]
 8012c74:	065b      	lsls	r3, r3, #25
 8012c76:	f53f af1f 	bmi.w	8012ab8 <_vfiprintf_r+0x44>
 8012c7a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012c7c:	e71e      	b.n	8012abc <_vfiprintf_r+0x48>
 8012c7e:	ab03      	add	r3, sp, #12
 8012c80:	9300      	str	r3, [sp, #0]
 8012c82:	462a      	mov	r2, r5
 8012c84:	4b05      	ldr	r3, [pc, #20]	@ (8012c9c <_vfiprintf_r+0x228>)
 8012c86:	a904      	add	r1, sp, #16
 8012c88:	4630      	mov	r0, r6
 8012c8a:	f7fc fff9 	bl	800fc80 <_printf_i>
 8012c8e:	e7e4      	b.n	8012c5a <_vfiprintf_r+0x1e6>
 8012c90:	08014d1f 	.word	0x08014d1f
 8012c94:	08014d29 	.word	0x08014d29
 8012c98:	0800f751 	.word	0x0800f751
 8012c9c:	08012a4f 	.word	0x08012a4f
 8012ca0:	08014d25 	.word	0x08014d25

08012ca4 <__sflush_r>:
 8012ca4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012ca8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012cac:	0716      	lsls	r6, r2, #28
 8012cae:	4605      	mov	r5, r0
 8012cb0:	460c      	mov	r4, r1
 8012cb2:	d454      	bmi.n	8012d5e <__sflush_r+0xba>
 8012cb4:	684b      	ldr	r3, [r1, #4]
 8012cb6:	2b00      	cmp	r3, #0
 8012cb8:	dc02      	bgt.n	8012cc0 <__sflush_r+0x1c>
 8012cba:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8012cbc:	2b00      	cmp	r3, #0
 8012cbe:	dd48      	ble.n	8012d52 <__sflush_r+0xae>
 8012cc0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012cc2:	2e00      	cmp	r6, #0
 8012cc4:	d045      	beq.n	8012d52 <__sflush_r+0xae>
 8012cc6:	2300      	movs	r3, #0
 8012cc8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8012ccc:	682f      	ldr	r7, [r5, #0]
 8012cce:	6a21      	ldr	r1, [r4, #32]
 8012cd0:	602b      	str	r3, [r5, #0]
 8012cd2:	d030      	beq.n	8012d36 <__sflush_r+0x92>
 8012cd4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8012cd6:	89a3      	ldrh	r3, [r4, #12]
 8012cd8:	0759      	lsls	r1, r3, #29
 8012cda:	d505      	bpl.n	8012ce8 <__sflush_r+0x44>
 8012cdc:	6863      	ldr	r3, [r4, #4]
 8012cde:	1ad2      	subs	r2, r2, r3
 8012ce0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8012ce2:	b10b      	cbz	r3, 8012ce8 <__sflush_r+0x44>
 8012ce4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8012ce6:	1ad2      	subs	r2, r2, r3
 8012ce8:	2300      	movs	r3, #0
 8012cea:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012cec:	6a21      	ldr	r1, [r4, #32]
 8012cee:	4628      	mov	r0, r5
 8012cf0:	47b0      	blx	r6
 8012cf2:	1c43      	adds	r3, r0, #1
 8012cf4:	89a3      	ldrh	r3, [r4, #12]
 8012cf6:	d106      	bne.n	8012d06 <__sflush_r+0x62>
 8012cf8:	6829      	ldr	r1, [r5, #0]
 8012cfa:	291d      	cmp	r1, #29
 8012cfc:	d82b      	bhi.n	8012d56 <__sflush_r+0xb2>
 8012cfe:	4a2a      	ldr	r2, [pc, #168]	@ (8012da8 <__sflush_r+0x104>)
 8012d00:	40ca      	lsrs	r2, r1
 8012d02:	07d6      	lsls	r6, r2, #31
 8012d04:	d527      	bpl.n	8012d56 <__sflush_r+0xb2>
 8012d06:	2200      	movs	r2, #0
 8012d08:	6062      	str	r2, [r4, #4]
 8012d0a:	04d9      	lsls	r1, r3, #19
 8012d0c:	6922      	ldr	r2, [r4, #16]
 8012d0e:	6022      	str	r2, [r4, #0]
 8012d10:	d504      	bpl.n	8012d1c <__sflush_r+0x78>
 8012d12:	1c42      	adds	r2, r0, #1
 8012d14:	d101      	bne.n	8012d1a <__sflush_r+0x76>
 8012d16:	682b      	ldr	r3, [r5, #0]
 8012d18:	b903      	cbnz	r3, 8012d1c <__sflush_r+0x78>
 8012d1a:	6560      	str	r0, [r4, #84]	@ 0x54
 8012d1c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012d1e:	602f      	str	r7, [r5, #0]
 8012d20:	b1b9      	cbz	r1, 8012d52 <__sflush_r+0xae>
 8012d22:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012d26:	4299      	cmp	r1, r3
 8012d28:	d002      	beq.n	8012d30 <__sflush_r+0x8c>
 8012d2a:	4628      	mov	r0, r5
 8012d2c:	f7fe fcd4 	bl	80116d8 <_free_r>
 8012d30:	2300      	movs	r3, #0
 8012d32:	6363      	str	r3, [r4, #52]	@ 0x34
 8012d34:	e00d      	b.n	8012d52 <__sflush_r+0xae>
 8012d36:	2301      	movs	r3, #1
 8012d38:	4628      	mov	r0, r5
 8012d3a:	47b0      	blx	r6
 8012d3c:	4602      	mov	r2, r0
 8012d3e:	1c50      	adds	r0, r2, #1
 8012d40:	d1c9      	bne.n	8012cd6 <__sflush_r+0x32>
 8012d42:	682b      	ldr	r3, [r5, #0]
 8012d44:	2b00      	cmp	r3, #0
 8012d46:	d0c6      	beq.n	8012cd6 <__sflush_r+0x32>
 8012d48:	2b1d      	cmp	r3, #29
 8012d4a:	d001      	beq.n	8012d50 <__sflush_r+0xac>
 8012d4c:	2b16      	cmp	r3, #22
 8012d4e:	d11e      	bne.n	8012d8e <__sflush_r+0xea>
 8012d50:	602f      	str	r7, [r5, #0]
 8012d52:	2000      	movs	r0, #0
 8012d54:	e022      	b.n	8012d9c <__sflush_r+0xf8>
 8012d56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012d5a:	b21b      	sxth	r3, r3
 8012d5c:	e01b      	b.n	8012d96 <__sflush_r+0xf2>
 8012d5e:	690f      	ldr	r7, [r1, #16]
 8012d60:	2f00      	cmp	r7, #0
 8012d62:	d0f6      	beq.n	8012d52 <__sflush_r+0xae>
 8012d64:	0793      	lsls	r3, r2, #30
 8012d66:	680e      	ldr	r6, [r1, #0]
 8012d68:	bf08      	it	eq
 8012d6a:	694b      	ldreq	r3, [r1, #20]
 8012d6c:	600f      	str	r7, [r1, #0]
 8012d6e:	bf18      	it	ne
 8012d70:	2300      	movne	r3, #0
 8012d72:	eba6 0807 	sub.w	r8, r6, r7
 8012d76:	608b      	str	r3, [r1, #8]
 8012d78:	f1b8 0f00 	cmp.w	r8, #0
 8012d7c:	dde9      	ble.n	8012d52 <__sflush_r+0xae>
 8012d7e:	6a21      	ldr	r1, [r4, #32]
 8012d80:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8012d82:	4643      	mov	r3, r8
 8012d84:	463a      	mov	r2, r7
 8012d86:	4628      	mov	r0, r5
 8012d88:	47b0      	blx	r6
 8012d8a:	2800      	cmp	r0, #0
 8012d8c:	dc08      	bgt.n	8012da0 <__sflush_r+0xfc>
 8012d8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012d92:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012d96:	81a3      	strh	r3, [r4, #12]
 8012d98:	f04f 30ff 	mov.w	r0, #4294967295
 8012d9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012da0:	4407      	add	r7, r0
 8012da2:	eba8 0800 	sub.w	r8, r8, r0
 8012da6:	e7e7      	b.n	8012d78 <__sflush_r+0xd4>
 8012da8:	20400001 	.word	0x20400001

08012dac <_fflush_r>:
 8012dac:	b538      	push	{r3, r4, r5, lr}
 8012dae:	690b      	ldr	r3, [r1, #16]
 8012db0:	4605      	mov	r5, r0
 8012db2:	460c      	mov	r4, r1
 8012db4:	b913      	cbnz	r3, 8012dbc <_fflush_r+0x10>
 8012db6:	2500      	movs	r5, #0
 8012db8:	4628      	mov	r0, r5
 8012dba:	bd38      	pop	{r3, r4, r5, pc}
 8012dbc:	b118      	cbz	r0, 8012dc6 <_fflush_r+0x1a>
 8012dbe:	6a03      	ldr	r3, [r0, #32]
 8012dc0:	b90b      	cbnz	r3, 8012dc6 <_fflush_r+0x1a>
 8012dc2:	f7fd fb15 	bl	80103f0 <__sinit>
 8012dc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012dca:	2b00      	cmp	r3, #0
 8012dcc:	d0f3      	beq.n	8012db6 <_fflush_r+0xa>
 8012dce:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8012dd0:	07d0      	lsls	r0, r2, #31
 8012dd2:	d404      	bmi.n	8012dde <_fflush_r+0x32>
 8012dd4:	0599      	lsls	r1, r3, #22
 8012dd6:	d402      	bmi.n	8012dde <_fflush_r+0x32>
 8012dd8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012dda:	f7fd fde8 	bl	80109ae <__retarget_lock_acquire_recursive>
 8012dde:	4628      	mov	r0, r5
 8012de0:	4621      	mov	r1, r4
 8012de2:	f7ff ff5f 	bl	8012ca4 <__sflush_r>
 8012de6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012de8:	07da      	lsls	r2, r3, #31
 8012dea:	4605      	mov	r5, r0
 8012dec:	d4e4      	bmi.n	8012db8 <_fflush_r+0xc>
 8012dee:	89a3      	ldrh	r3, [r4, #12]
 8012df0:	059b      	lsls	r3, r3, #22
 8012df2:	d4e1      	bmi.n	8012db8 <_fflush_r+0xc>
 8012df4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012df6:	f7fd fddb 	bl	80109b0 <__retarget_lock_release_recursive>
 8012dfa:	e7dd      	b.n	8012db8 <_fflush_r+0xc>

08012dfc <fiprintf>:
 8012dfc:	b40e      	push	{r1, r2, r3}
 8012dfe:	b503      	push	{r0, r1, lr}
 8012e00:	4601      	mov	r1, r0
 8012e02:	ab03      	add	r3, sp, #12
 8012e04:	4805      	ldr	r0, [pc, #20]	@ (8012e1c <fiprintf+0x20>)
 8012e06:	f853 2b04 	ldr.w	r2, [r3], #4
 8012e0a:	6800      	ldr	r0, [r0, #0]
 8012e0c:	9301      	str	r3, [sp, #4]
 8012e0e:	f7ff fe31 	bl	8012a74 <_vfiprintf_r>
 8012e12:	b002      	add	sp, #8
 8012e14:	f85d eb04 	ldr.w	lr, [sp], #4
 8012e18:	b003      	add	sp, #12
 8012e1a:	4770      	bx	lr
 8012e1c:	2000018c 	.word	0x2000018c

08012e20 <__swhatbuf_r>:
 8012e20:	b570      	push	{r4, r5, r6, lr}
 8012e22:	460c      	mov	r4, r1
 8012e24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012e28:	2900      	cmp	r1, #0
 8012e2a:	b096      	sub	sp, #88	@ 0x58
 8012e2c:	4615      	mov	r5, r2
 8012e2e:	461e      	mov	r6, r3
 8012e30:	da0d      	bge.n	8012e4e <__swhatbuf_r+0x2e>
 8012e32:	89a3      	ldrh	r3, [r4, #12]
 8012e34:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8012e38:	f04f 0100 	mov.w	r1, #0
 8012e3c:	bf14      	ite	ne
 8012e3e:	2340      	movne	r3, #64	@ 0x40
 8012e40:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8012e44:	2000      	movs	r0, #0
 8012e46:	6031      	str	r1, [r6, #0]
 8012e48:	602b      	str	r3, [r5, #0]
 8012e4a:	b016      	add	sp, #88	@ 0x58
 8012e4c:	bd70      	pop	{r4, r5, r6, pc}
 8012e4e:	466a      	mov	r2, sp
 8012e50:	f000 f862 	bl	8012f18 <_fstat_r>
 8012e54:	2800      	cmp	r0, #0
 8012e56:	dbec      	blt.n	8012e32 <__swhatbuf_r+0x12>
 8012e58:	9901      	ldr	r1, [sp, #4]
 8012e5a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8012e5e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8012e62:	4259      	negs	r1, r3
 8012e64:	4159      	adcs	r1, r3
 8012e66:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012e6a:	e7eb      	b.n	8012e44 <__swhatbuf_r+0x24>

08012e6c <__smakebuf_r>:
 8012e6c:	898b      	ldrh	r3, [r1, #12]
 8012e6e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012e70:	079d      	lsls	r5, r3, #30
 8012e72:	4606      	mov	r6, r0
 8012e74:	460c      	mov	r4, r1
 8012e76:	d507      	bpl.n	8012e88 <__smakebuf_r+0x1c>
 8012e78:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8012e7c:	6023      	str	r3, [r4, #0]
 8012e7e:	6123      	str	r3, [r4, #16]
 8012e80:	2301      	movs	r3, #1
 8012e82:	6163      	str	r3, [r4, #20]
 8012e84:	b003      	add	sp, #12
 8012e86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012e88:	ab01      	add	r3, sp, #4
 8012e8a:	466a      	mov	r2, sp
 8012e8c:	f7ff ffc8 	bl	8012e20 <__swhatbuf_r>
 8012e90:	9f00      	ldr	r7, [sp, #0]
 8012e92:	4605      	mov	r5, r0
 8012e94:	4639      	mov	r1, r7
 8012e96:	4630      	mov	r0, r6
 8012e98:	f7fb fc94 	bl	800e7c4 <_malloc_r>
 8012e9c:	b948      	cbnz	r0, 8012eb2 <__smakebuf_r+0x46>
 8012e9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012ea2:	059a      	lsls	r2, r3, #22
 8012ea4:	d4ee      	bmi.n	8012e84 <__smakebuf_r+0x18>
 8012ea6:	f023 0303 	bic.w	r3, r3, #3
 8012eaa:	f043 0302 	orr.w	r3, r3, #2
 8012eae:	81a3      	strh	r3, [r4, #12]
 8012eb0:	e7e2      	b.n	8012e78 <__smakebuf_r+0xc>
 8012eb2:	89a3      	ldrh	r3, [r4, #12]
 8012eb4:	6020      	str	r0, [r4, #0]
 8012eb6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012eba:	81a3      	strh	r3, [r4, #12]
 8012ebc:	9b01      	ldr	r3, [sp, #4]
 8012ebe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8012ec2:	b15b      	cbz	r3, 8012edc <__smakebuf_r+0x70>
 8012ec4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012ec8:	4630      	mov	r0, r6
 8012eca:	f000 f837 	bl	8012f3c <_isatty_r>
 8012ece:	b128      	cbz	r0, 8012edc <__smakebuf_r+0x70>
 8012ed0:	89a3      	ldrh	r3, [r4, #12]
 8012ed2:	f023 0303 	bic.w	r3, r3, #3
 8012ed6:	f043 0301 	orr.w	r3, r3, #1
 8012eda:	81a3      	strh	r3, [r4, #12]
 8012edc:	89a3      	ldrh	r3, [r4, #12]
 8012ede:	431d      	orrs	r5, r3
 8012ee0:	81a5      	strh	r5, [r4, #12]
 8012ee2:	e7cf      	b.n	8012e84 <__smakebuf_r+0x18>

08012ee4 <memmove>:
 8012ee4:	4288      	cmp	r0, r1
 8012ee6:	b510      	push	{r4, lr}
 8012ee8:	eb01 0402 	add.w	r4, r1, r2
 8012eec:	d902      	bls.n	8012ef4 <memmove+0x10>
 8012eee:	4284      	cmp	r4, r0
 8012ef0:	4623      	mov	r3, r4
 8012ef2:	d807      	bhi.n	8012f04 <memmove+0x20>
 8012ef4:	1e43      	subs	r3, r0, #1
 8012ef6:	42a1      	cmp	r1, r4
 8012ef8:	d008      	beq.n	8012f0c <memmove+0x28>
 8012efa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012efe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012f02:	e7f8      	b.n	8012ef6 <memmove+0x12>
 8012f04:	4402      	add	r2, r0
 8012f06:	4601      	mov	r1, r0
 8012f08:	428a      	cmp	r2, r1
 8012f0a:	d100      	bne.n	8012f0e <memmove+0x2a>
 8012f0c:	bd10      	pop	{r4, pc}
 8012f0e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012f12:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8012f16:	e7f7      	b.n	8012f08 <memmove+0x24>

08012f18 <_fstat_r>:
 8012f18:	b538      	push	{r3, r4, r5, lr}
 8012f1a:	4d07      	ldr	r5, [pc, #28]	@ (8012f38 <_fstat_r+0x20>)
 8012f1c:	2300      	movs	r3, #0
 8012f1e:	4604      	mov	r4, r0
 8012f20:	4608      	mov	r0, r1
 8012f22:	4611      	mov	r1, r2
 8012f24:	602b      	str	r3, [r5, #0]
 8012f26:	f7f1 fb7d 	bl	8004624 <_fstat>
 8012f2a:	1c43      	adds	r3, r0, #1
 8012f2c:	d102      	bne.n	8012f34 <_fstat_r+0x1c>
 8012f2e:	682b      	ldr	r3, [r5, #0]
 8012f30:	b103      	cbz	r3, 8012f34 <_fstat_r+0x1c>
 8012f32:	6023      	str	r3, [r4, #0]
 8012f34:	bd38      	pop	{r3, r4, r5, pc}
 8012f36:	bf00      	nop
 8012f38:	20005748 	.word	0x20005748

08012f3c <_isatty_r>:
 8012f3c:	b538      	push	{r3, r4, r5, lr}
 8012f3e:	4d06      	ldr	r5, [pc, #24]	@ (8012f58 <_isatty_r+0x1c>)
 8012f40:	2300      	movs	r3, #0
 8012f42:	4604      	mov	r4, r0
 8012f44:	4608      	mov	r0, r1
 8012f46:	602b      	str	r3, [r5, #0]
 8012f48:	f7f1 fb7c 	bl	8004644 <_isatty>
 8012f4c:	1c43      	adds	r3, r0, #1
 8012f4e:	d102      	bne.n	8012f56 <_isatty_r+0x1a>
 8012f50:	682b      	ldr	r3, [r5, #0]
 8012f52:	b103      	cbz	r3, 8012f56 <_isatty_r+0x1a>
 8012f54:	6023      	str	r3, [r4, #0]
 8012f56:	bd38      	pop	{r3, r4, r5, pc}
 8012f58:	20005748 	.word	0x20005748

08012f5c <abort>:
 8012f5c:	b508      	push	{r3, lr}
 8012f5e:	2006      	movs	r0, #6
 8012f60:	f000 f86e 	bl	8013040 <raise>
 8012f64:	2001      	movs	r0, #1
 8012f66:	f7f1 fb0d 	bl	8004584 <_exit>

08012f6a <_calloc_r>:
 8012f6a:	b570      	push	{r4, r5, r6, lr}
 8012f6c:	fba1 5402 	umull	r5, r4, r1, r2
 8012f70:	b934      	cbnz	r4, 8012f80 <_calloc_r+0x16>
 8012f72:	4629      	mov	r1, r5
 8012f74:	f7fb fc26 	bl	800e7c4 <_malloc_r>
 8012f78:	4606      	mov	r6, r0
 8012f7a:	b928      	cbnz	r0, 8012f88 <_calloc_r+0x1e>
 8012f7c:	4630      	mov	r0, r6
 8012f7e:	bd70      	pop	{r4, r5, r6, pc}
 8012f80:	220c      	movs	r2, #12
 8012f82:	6002      	str	r2, [r0, #0]
 8012f84:	2600      	movs	r6, #0
 8012f86:	e7f9      	b.n	8012f7c <_calloc_r+0x12>
 8012f88:	462a      	mov	r2, r5
 8012f8a:	4621      	mov	r1, r4
 8012f8c:	f7fd fb96 	bl	80106bc <memset>
 8012f90:	e7f4      	b.n	8012f7c <_calloc_r+0x12>

08012f92 <_realloc_r>:
 8012f92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012f96:	4607      	mov	r7, r0
 8012f98:	4614      	mov	r4, r2
 8012f9a:	460d      	mov	r5, r1
 8012f9c:	b921      	cbnz	r1, 8012fa8 <_realloc_r+0x16>
 8012f9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012fa2:	4611      	mov	r1, r2
 8012fa4:	f7fb bc0e 	b.w	800e7c4 <_malloc_r>
 8012fa8:	b92a      	cbnz	r2, 8012fb6 <_realloc_r+0x24>
 8012faa:	f7fe fb95 	bl	80116d8 <_free_r>
 8012fae:	4625      	mov	r5, r4
 8012fb0:	4628      	mov	r0, r5
 8012fb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012fb6:	f000 f85f 	bl	8013078 <_malloc_usable_size_r>
 8012fba:	4284      	cmp	r4, r0
 8012fbc:	4606      	mov	r6, r0
 8012fbe:	d802      	bhi.n	8012fc6 <_realloc_r+0x34>
 8012fc0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8012fc4:	d8f4      	bhi.n	8012fb0 <_realloc_r+0x1e>
 8012fc6:	4621      	mov	r1, r4
 8012fc8:	4638      	mov	r0, r7
 8012fca:	f7fb fbfb 	bl	800e7c4 <_malloc_r>
 8012fce:	4680      	mov	r8, r0
 8012fd0:	b908      	cbnz	r0, 8012fd6 <_realloc_r+0x44>
 8012fd2:	4645      	mov	r5, r8
 8012fd4:	e7ec      	b.n	8012fb0 <_realloc_r+0x1e>
 8012fd6:	42b4      	cmp	r4, r6
 8012fd8:	4622      	mov	r2, r4
 8012fda:	4629      	mov	r1, r5
 8012fdc:	bf28      	it	cs
 8012fde:	4632      	movcs	r2, r6
 8012fe0:	f7fd fce7 	bl	80109b2 <memcpy>
 8012fe4:	4629      	mov	r1, r5
 8012fe6:	4638      	mov	r0, r7
 8012fe8:	f7fe fb76 	bl	80116d8 <_free_r>
 8012fec:	e7f1      	b.n	8012fd2 <_realloc_r+0x40>

08012fee <_raise_r>:
 8012fee:	291f      	cmp	r1, #31
 8012ff0:	b538      	push	{r3, r4, r5, lr}
 8012ff2:	4605      	mov	r5, r0
 8012ff4:	460c      	mov	r4, r1
 8012ff6:	d904      	bls.n	8013002 <_raise_r+0x14>
 8012ff8:	2316      	movs	r3, #22
 8012ffa:	6003      	str	r3, [r0, #0]
 8012ffc:	f04f 30ff 	mov.w	r0, #4294967295
 8013000:	bd38      	pop	{r3, r4, r5, pc}
 8013002:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8013004:	b112      	cbz	r2, 801300c <_raise_r+0x1e>
 8013006:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801300a:	b94b      	cbnz	r3, 8013020 <_raise_r+0x32>
 801300c:	4628      	mov	r0, r5
 801300e:	f000 f831 	bl	8013074 <_getpid_r>
 8013012:	4622      	mov	r2, r4
 8013014:	4601      	mov	r1, r0
 8013016:	4628      	mov	r0, r5
 8013018:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801301c:	f000 b818 	b.w	8013050 <_kill_r>
 8013020:	2b01      	cmp	r3, #1
 8013022:	d00a      	beq.n	801303a <_raise_r+0x4c>
 8013024:	1c59      	adds	r1, r3, #1
 8013026:	d103      	bne.n	8013030 <_raise_r+0x42>
 8013028:	2316      	movs	r3, #22
 801302a:	6003      	str	r3, [r0, #0]
 801302c:	2001      	movs	r0, #1
 801302e:	e7e7      	b.n	8013000 <_raise_r+0x12>
 8013030:	2100      	movs	r1, #0
 8013032:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8013036:	4620      	mov	r0, r4
 8013038:	4798      	blx	r3
 801303a:	2000      	movs	r0, #0
 801303c:	e7e0      	b.n	8013000 <_raise_r+0x12>
	...

08013040 <raise>:
 8013040:	4b02      	ldr	r3, [pc, #8]	@ (801304c <raise+0xc>)
 8013042:	4601      	mov	r1, r0
 8013044:	6818      	ldr	r0, [r3, #0]
 8013046:	f7ff bfd2 	b.w	8012fee <_raise_r>
 801304a:	bf00      	nop
 801304c:	2000018c 	.word	0x2000018c

08013050 <_kill_r>:
 8013050:	b538      	push	{r3, r4, r5, lr}
 8013052:	4d07      	ldr	r5, [pc, #28]	@ (8013070 <_kill_r+0x20>)
 8013054:	2300      	movs	r3, #0
 8013056:	4604      	mov	r4, r0
 8013058:	4608      	mov	r0, r1
 801305a:	4611      	mov	r1, r2
 801305c:	602b      	str	r3, [r5, #0]
 801305e:	f7f1 fa81 	bl	8004564 <_kill>
 8013062:	1c43      	adds	r3, r0, #1
 8013064:	d102      	bne.n	801306c <_kill_r+0x1c>
 8013066:	682b      	ldr	r3, [r5, #0]
 8013068:	b103      	cbz	r3, 801306c <_kill_r+0x1c>
 801306a:	6023      	str	r3, [r4, #0]
 801306c:	bd38      	pop	{r3, r4, r5, pc}
 801306e:	bf00      	nop
 8013070:	20005748 	.word	0x20005748

08013074 <_getpid_r>:
 8013074:	f7f1 ba6e 	b.w	8004554 <_getpid>

08013078 <_malloc_usable_size_r>:
 8013078:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801307c:	1f18      	subs	r0, r3, #4
 801307e:	2b00      	cmp	r3, #0
 8013080:	bfbc      	itt	lt
 8013082:	580b      	ldrlt	r3, [r1, r0]
 8013084:	18c0      	addlt	r0, r0, r3
 8013086:	4770      	bx	lr

08013088 <cos>:
 8013088:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801308a:	ec53 2b10 	vmov	r2, r3, d0
 801308e:	4826      	ldr	r0, [pc, #152]	@ (8013128 <cos+0xa0>)
 8013090:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8013094:	4281      	cmp	r1, r0
 8013096:	d806      	bhi.n	80130a6 <cos+0x1e>
 8013098:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8013120 <cos+0x98>
 801309c:	b005      	add	sp, #20
 801309e:	f85d eb04 	ldr.w	lr, [sp], #4
 80130a2:	f000 b945 	b.w	8013330 <__kernel_cos>
 80130a6:	4821      	ldr	r0, [pc, #132]	@ (801312c <cos+0xa4>)
 80130a8:	4281      	cmp	r1, r0
 80130aa:	d908      	bls.n	80130be <cos+0x36>
 80130ac:	4610      	mov	r0, r2
 80130ae:	4619      	mov	r1, r3
 80130b0:	f7ed f8f2 	bl	8000298 <__aeabi_dsub>
 80130b4:	ec41 0b10 	vmov	d0, r0, r1
 80130b8:	b005      	add	sp, #20
 80130ba:	f85d fb04 	ldr.w	pc, [sp], #4
 80130be:	4668      	mov	r0, sp
 80130c0:	f000 faba 	bl	8013638 <__ieee754_rem_pio2>
 80130c4:	f000 0003 	and.w	r0, r0, #3
 80130c8:	2801      	cmp	r0, #1
 80130ca:	d00b      	beq.n	80130e4 <cos+0x5c>
 80130cc:	2802      	cmp	r0, #2
 80130ce:	d015      	beq.n	80130fc <cos+0x74>
 80130d0:	b9d8      	cbnz	r0, 801310a <cos+0x82>
 80130d2:	ed9d 1b02 	vldr	d1, [sp, #8]
 80130d6:	ed9d 0b00 	vldr	d0, [sp]
 80130da:	f000 f929 	bl	8013330 <__kernel_cos>
 80130de:	ec51 0b10 	vmov	r0, r1, d0
 80130e2:	e7e7      	b.n	80130b4 <cos+0x2c>
 80130e4:	ed9d 1b02 	vldr	d1, [sp, #8]
 80130e8:	ed9d 0b00 	vldr	d0, [sp]
 80130ec:	f000 f9e8 	bl	80134c0 <__kernel_sin>
 80130f0:	ec53 2b10 	vmov	r2, r3, d0
 80130f4:	4610      	mov	r0, r2
 80130f6:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 80130fa:	e7db      	b.n	80130b4 <cos+0x2c>
 80130fc:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013100:	ed9d 0b00 	vldr	d0, [sp]
 8013104:	f000 f914 	bl	8013330 <__kernel_cos>
 8013108:	e7f2      	b.n	80130f0 <cos+0x68>
 801310a:	ed9d 1b02 	vldr	d1, [sp, #8]
 801310e:	ed9d 0b00 	vldr	d0, [sp]
 8013112:	2001      	movs	r0, #1
 8013114:	f000 f9d4 	bl	80134c0 <__kernel_sin>
 8013118:	e7e1      	b.n	80130de <cos+0x56>
 801311a:	bf00      	nop
 801311c:	f3af 8000 	nop.w
	...
 8013128:	3fe921fb 	.word	0x3fe921fb
 801312c:	7fefffff 	.word	0x7fefffff

08013130 <atan2f>:
 8013130:	f000 bc86 	b.w	8013a40 <__ieee754_atan2f>

08013134 <sqrtf>:
 8013134:	b508      	push	{r3, lr}
 8013136:	ed2d 8b02 	vpush	{d8}
 801313a:	eeb0 8a40 	vmov.f32	s16, s0
 801313e:	f000 f8f2 	bl	8013326 <__ieee754_sqrtf>
 8013142:	eeb4 8a48 	vcmp.f32	s16, s16
 8013146:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801314a:	d60c      	bvs.n	8013166 <sqrtf+0x32>
 801314c:	eddf 8a07 	vldr	s17, [pc, #28]	@ 801316c <sqrtf+0x38>
 8013150:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8013154:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013158:	d505      	bpl.n	8013166 <sqrtf+0x32>
 801315a:	f7fd fbfd 	bl	8010958 <__errno>
 801315e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8013162:	2321      	movs	r3, #33	@ 0x21
 8013164:	6003      	str	r3, [r0, #0]
 8013166:	ecbd 8b02 	vpop	{d8}
 801316a:	bd08      	pop	{r3, pc}
 801316c:	00000000 	.word	0x00000000

08013170 <atanf>:
 8013170:	b538      	push	{r3, r4, r5, lr}
 8013172:	ee10 5a10 	vmov	r5, s0
 8013176:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 801317a:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 801317e:	eef0 7a40 	vmov.f32	s15, s0
 8013182:	d310      	bcc.n	80131a6 <atanf+0x36>
 8013184:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8013188:	d904      	bls.n	8013194 <atanf+0x24>
 801318a:	ee70 7a00 	vadd.f32	s15, s0, s0
 801318e:	eeb0 0a67 	vmov.f32	s0, s15
 8013192:	bd38      	pop	{r3, r4, r5, pc}
 8013194:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 80132cc <atanf+0x15c>
 8013198:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 80132d0 <atanf+0x160>
 801319c:	2d00      	cmp	r5, #0
 801319e:	bfc8      	it	gt
 80131a0:	eef0 7a47 	vmovgt.f32	s15, s14
 80131a4:	e7f3      	b.n	801318e <atanf+0x1e>
 80131a6:	4b4b      	ldr	r3, [pc, #300]	@ (80132d4 <atanf+0x164>)
 80131a8:	429c      	cmp	r4, r3
 80131aa:	d810      	bhi.n	80131ce <atanf+0x5e>
 80131ac:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 80131b0:	d20a      	bcs.n	80131c8 <atanf+0x58>
 80131b2:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 80132d8 <atanf+0x168>
 80131b6:	ee30 7a07 	vadd.f32	s14, s0, s14
 80131ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80131be:	eeb4 7ae6 	vcmpe.f32	s14, s13
 80131c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80131c6:	dce2      	bgt.n	801318e <atanf+0x1e>
 80131c8:	f04f 33ff 	mov.w	r3, #4294967295
 80131cc:	e013      	b.n	80131f6 <atanf+0x86>
 80131ce:	f000 f8a3 	bl	8013318 <fabsf>
 80131d2:	4b42      	ldr	r3, [pc, #264]	@ (80132dc <atanf+0x16c>)
 80131d4:	429c      	cmp	r4, r3
 80131d6:	d84f      	bhi.n	8013278 <atanf+0x108>
 80131d8:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 80131dc:	429c      	cmp	r4, r3
 80131de:	d841      	bhi.n	8013264 <atanf+0xf4>
 80131e0:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 80131e4:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80131e8:	eea0 7a27 	vfma.f32	s14, s0, s15
 80131ec:	2300      	movs	r3, #0
 80131ee:	ee30 0a27 	vadd.f32	s0, s0, s15
 80131f2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80131f6:	1c5a      	adds	r2, r3, #1
 80131f8:	ee27 6aa7 	vmul.f32	s12, s15, s15
 80131fc:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 80132e0 <atanf+0x170>
 8013200:	eddf 5a38 	vldr	s11, [pc, #224]	@ 80132e4 <atanf+0x174>
 8013204:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 80132e8 <atanf+0x178>
 8013208:	ee66 6a06 	vmul.f32	s13, s12, s12
 801320c:	eee6 5a87 	vfma.f32	s11, s13, s14
 8013210:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 80132ec <atanf+0x17c>
 8013214:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8013218:	eddf 5a35 	vldr	s11, [pc, #212]	@ 80132f0 <atanf+0x180>
 801321c:	eee7 5a26 	vfma.f32	s11, s14, s13
 8013220:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 80132f4 <atanf+0x184>
 8013224:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8013228:	eddf 5a33 	vldr	s11, [pc, #204]	@ 80132f8 <atanf+0x188>
 801322c:	eee7 5a26 	vfma.f32	s11, s14, s13
 8013230:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 80132fc <atanf+0x18c>
 8013234:	eea6 5a87 	vfma.f32	s10, s13, s14
 8013238:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8013300 <atanf+0x190>
 801323c:	eea5 7a26 	vfma.f32	s14, s10, s13
 8013240:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8013304 <atanf+0x194>
 8013244:	eea7 5a26 	vfma.f32	s10, s14, s13
 8013248:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8013308 <atanf+0x198>
 801324c:	eea5 7a26 	vfma.f32	s14, s10, s13
 8013250:	ee27 7a26 	vmul.f32	s14, s14, s13
 8013254:	eea5 7a86 	vfma.f32	s14, s11, s12
 8013258:	ee27 7a87 	vmul.f32	s14, s15, s14
 801325c:	d121      	bne.n	80132a2 <atanf+0x132>
 801325e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013262:	e794      	b.n	801318e <atanf+0x1e>
 8013264:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8013268:	ee30 7a67 	vsub.f32	s14, s0, s15
 801326c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8013270:	2301      	movs	r3, #1
 8013272:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8013276:	e7be      	b.n	80131f6 <atanf+0x86>
 8013278:	4b24      	ldr	r3, [pc, #144]	@ (801330c <atanf+0x19c>)
 801327a:	429c      	cmp	r4, r3
 801327c:	d80b      	bhi.n	8013296 <atanf+0x126>
 801327e:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8013282:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8013286:	eea0 7a27 	vfma.f32	s14, s0, s15
 801328a:	2302      	movs	r3, #2
 801328c:	ee70 6a67 	vsub.f32	s13, s0, s15
 8013290:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8013294:	e7af      	b.n	80131f6 <atanf+0x86>
 8013296:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 801329a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801329e:	2303      	movs	r3, #3
 80132a0:	e7a9      	b.n	80131f6 <atanf+0x86>
 80132a2:	4a1b      	ldr	r2, [pc, #108]	@ (8013310 <atanf+0x1a0>)
 80132a4:	491b      	ldr	r1, [pc, #108]	@ (8013314 <atanf+0x1a4>)
 80132a6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80132aa:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80132ae:	edd3 6a00 	vldr	s13, [r3]
 80132b2:	ee37 7a66 	vsub.f32	s14, s14, s13
 80132b6:	2d00      	cmp	r5, #0
 80132b8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80132bc:	edd2 7a00 	vldr	s15, [r2]
 80132c0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80132c4:	bfb8      	it	lt
 80132c6:	eef1 7a67 	vneglt.f32	s15, s15
 80132ca:	e760      	b.n	801318e <atanf+0x1e>
 80132cc:	bfc90fdb 	.word	0xbfc90fdb
 80132d0:	3fc90fdb 	.word	0x3fc90fdb
 80132d4:	3edfffff 	.word	0x3edfffff
 80132d8:	7149f2ca 	.word	0x7149f2ca
 80132dc:	3f97ffff 	.word	0x3f97ffff
 80132e0:	3c8569d7 	.word	0x3c8569d7
 80132e4:	3d4bda59 	.word	0x3d4bda59
 80132e8:	bd6ef16b 	.word	0xbd6ef16b
 80132ec:	3d886b35 	.word	0x3d886b35
 80132f0:	3dba2e6e 	.word	0x3dba2e6e
 80132f4:	3e124925 	.word	0x3e124925
 80132f8:	3eaaaaab 	.word	0x3eaaaaab
 80132fc:	bd15a221 	.word	0xbd15a221
 8013300:	bd9d8795 	.word	0xbd9d8795
 8013304:	bde38e38 	.word	0xbde38e38
 8013308:	be4ccccd 	.word	0xbe4ccccd
 801330c:	401bffff 	.word	0x401bffff
 8013310:	08014f90 	.word	0x08014f90
 8013314:	08014f80 	.word	0x08014f80

08013318 <fabsf>:
 8013318:	ee10 3a10 	vmov	r3, s0
 801331c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8013320:	ee00 3a10 	vmov	s0, r3
 8013324:	4770      	bx	lr

08013326 <__ieee754_sqrtf>:
 8013326:	eeb1 0ac0 	vsqrt.f32	s0, s0
 801332a:	4770      	bx	lr
 801332c:	0000      	movs	r0, r0
	...

08013330 <__kernel_cos>:
 8013330:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013334:	ec57 6b10 	vmov	r6, r7, d0
 8013338:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 801333c:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8013340:	ed8d 1b00 	vstr	d1, [sp]
 8013344:	d206      	bcs.n	8013354 <__kernel_cos+0x24>
 8013346:	4630      	mov	r0, r6
 8013348:	4639      	mov	r1, r7
 801334a:	f7ed fc0d 	bl	8000b68 <__aeabi_d2iz>
 801334e:	2800      	cmp	r0, #0
 8013350:	f000 8088 	beq.w	8013464 <__kernel_cos+0x134>
 8013354:	4632      	mov	r2, r6
 8013356:	463b      	mov	r3, r7
 8013358:	4630      	mov	r0, r6
 801335a:	4639      	mov	r1, r7
 801335c:	f7ed f954 	bl	8000608 <__aeabi_dmul>
 8013360:	4b51      	ldr	r3, [pc, #324]	@ (80134a8 <__kernel_cos+0x178>)
 8013362:	2200      	movs	r2, #0
 8013364:	4604      	mov	r4, r0
 8013366:	460d      	mov	r5, r1
 8013368:	f7ed f94e 	bl	8000608 <__aeabi_dmul>
 801336c:	a340      	add	r3, pc, #256	@ (adr r3, 8013470 <__kernel_cos+0x140>)
 801336e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013372:	4682      	mov	sl, r0
 8013374:	468b      	mov	fp, r1
 8013376:	4620      	mov	r0, r4
 8013378:	4629      	mov	r1, r5
 801337a:	f7ed f945 	bl	8000608 <__aeabi_dmul>
 801337e:	a33e      	add	r3, pc, #248	@ (adr r3, 8013478 <__kernel_cos+0x148>)
 8013380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013384:	f7ec ff8a 	bl	800029c <__adddf3>
 8013388:	4622      	mov	r2, r4
 801338a:	462b      	mov	r3, r5
 801338c:	f7ed f93c 	bl	8000608 <__aeabi_dmul>
 8013390:	a33b      	add	r3, pc, #236	@ (adr r3, 8013480 <__kernel_cos+0x150>)
 8013392:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013396:	f7ec ff7f 	bl	8000298 <__aeabi_dsub>
 801339a:	4622      	mov	r2, r4
 801339c:	462b      	mov	r3, r5
 801339e:	f7ed f933 	bl	8000608 <__aeabi_dmul>
 80133a2:	a339      	add	r3, pc, #228	@ (adr r3, 8013488 <__kernel_cos+0x158>)
 80133a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80133a8:	f7ec ff78 	bl	800029c <__adddf3>
 80133ac:	4622      	mov	r2, r4
 80133ae:	462b      	mov	r3, r5
 80133b0:	f7ed f92a 	bl	8000608 <__aeabi_dmul>
 80133b4:	a336      	add	r3, pc, #216	@ (adr r3, 8013490 <__kernel_cos+0x160>)
 80133b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80133ba:	f7ec ff6d 	bl	8000298 <__aeabi_dsub>
 80133be:	4622      	mov	r2, r4
 80133c0:	462b      	mov	r3, r5
 80133c2:	f7ed f921 	bl	8000608 <__aeabi_dmul>
 80133c6:	a334      	add	r3, pc, #208	@ (adr r3, 8013498 <__kernel_cos+0x168>)
 80133c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80133cc:	f7ec ff66 	bl	800029c <__adddf3>
 80133d0:	4622      	mov	r2, r4
 80133d2:	462b      	mov	r3, r5
 80133d4:	f7ed f918 	bl	8000608 <__aeabi_dmul>
 80133d8:	4622      	mov	r2, r4
 80133da:	462b      	mov	r3, r5
 80133dc:	f7ed f914 	bl	8000608 <__aeabi_dmul>
 80133e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80133e4:	4604      	mov	r4, r0
 80133e6:	460d      	mov	r5, r1
 80133e8:	4630      	mov	r0, r6
 80133ea:	4639      	mov	r1, r7
 80133ec:	f7ed f90c 	bl	8000608 <__aeabi_dmul>
 80133f0:	460b      	mov	r3, r1
 80133f2:	4602      	mov	r2, r0
 80133f4:	4629      	mov	r1, r5
 80133f6:	4620      	mov	r0, r4
 80133f8:	f7ec ff4e 	bl	8000298 <__aeabi_dsub>
 80133fc:	4b2b      	ldr	r3, [pc, #172]	@ (80134ac <__kernel_cos+0x17c>)
 80133fe:	4598      	cmp	r8, r3
 8013400:	4606      	mov	r6, r0
 8013402:	460f      	mov	r7, r1
 8013404:	d810      	bhi.n	8013428 <__kernel_cos+0xf8>
 8013406:	4602      	mov	r2, r0
 8013408:	460b      	mov	r3, r1
 801340a:	4650      	mov	r0, sl
 801340c:	4659      	mov	r1, fp
 801340e:	f7ec ff43 	bl	8000298 <__aeabi_dsub>
 8013412:	460b      	mov	r3, r1
 8013414:	4926      	ldr	r1, [pc, #152]	@ (80134b0 <__kernel_cos+0x180>)
 8013416:	4602      	mov	r2, r0
 8013418:	2000      	movs	r0, #0
 801341a:	f7ec ff3d 	bl	8000298 <__aeabi_dsub>
 801341e:	ec41 0b10 	vmov	d0, r0, r1
 8013422:	b003      	add	sp, #12
 8013424:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013428:	4b22      	ldr	r3, [pc, #136]	@ (80134b4 <__kernel_cos+0x184>)
 801342a:	4921      	ldr	r1, [pc, #132]	@ (80134b0 <__kernel_cos+0x180>)
 801342c:	4598      	cmp	r8, r3
 801342e:	bf8c      	ite	hi
 8013430:	4d21      	ldrhi	r5, [pc, #132]	@ (80134b8 <__kernel_cos+0x188>)
 8013432:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 8013436:	2400      	movs	r4, #0
 8013438:	4622      	mov	r2, r4
 801343a:	462b      	mov	r3, r5
 801343c:	2000      	movs	r0, #0
 801343e:	f7ec ff2b 	bl	8000298 <__aeabi_dsub>
 8013442:	4622      	mov	r2, r4
 8013444:	4680      	mov	r8, r0
 8013446:	4689      	mov	r9, r1
 8013448:	462b      	mov	r3, r5
 801344a:	4650      	mov	r0, sl
 801344c:	4659      	mov	r1, fp
 801344e:	f7ec ff23 	bl	8000298 <__aeabi_dsub>
 8013452:	4632      	mov	r2, r6
 8013454:	463b      	mov	r3, r7
 8013456:	f7ec ff1f 	bl	8000298 <__aeabi_dsub>
 801345a:	4602      	mov	r2, r0
 801345c:	460b      	mov	r3, r1
 801345e:	4640      	mov	r0, r8
 8013460:	4649      	mov	r1, r9
 8013462:	e7da      	b.n	801341a <__kernel_cos+0xea>
 8013464:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 80134a0 <__kernel_cos+0x170>
 8013468:	e7db      	b.n	8013422 <__kernel_cos+0xf2>
 801346a:	bf00      	nop
 801346c:	f3af 8000 	nop.w
 8013470:	be8838d4 	.word	0xbe8838d4
 8013474:	bda8fae9 	.word	0xbda8fae9
 8013478:	bdb4b1c4 	.word	0xbdb4b1c4
 801347c:	3e21ee9e 	.word	0x3e21ee9e
 8013480:	809c52ad 	.word	0x809c52ad
 8013484:	3e927e4f 	.word	0x3e927e4f
 8013488:	19cb1590 	.word	0x19cb1590
 801348c:	3efa01a0 	.word	0x3efa01a0
 8013490:	16c15177 	.word	0x16c15177
 8013494:	3f56c16c 	.word	0x3f56c16c
 8013498:	5555554c 	.word	0x5555554c
 801349c:	3fa55555 	.word	0x3fa55555
 80134a0:	00000000 	.word	0x00000000
 80134a4:	3ff00000 	.word	0x3ff00000
 80134a8:	3fe00000 	.word	0x3fe00000
 80134ac:	3fd33332 	.word	0x3fd33332
 80134b0:	3ff00000 	.word	0x3ff00000
 80134b4:	3fe90000 	.word	0x3fe90000
 80134b8:	3fd20000 	.word	0x3fd20000
 80134bc:	00000000 	.word	0x00000000

080134c0 <__kernel_sin>:
 80134c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80134c4:	ec55 4b10 	vmov	r4, r5, d0
 80134c8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 80134cc:	b085      	sub	sp, #20
 80134ce:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 80134d2:	ed8d 1b02 	vstr	d1, [sp, #8]
 80134d6:	4680      	mov	r8, r0
 80134d8:	d205      	bcs.n	80134e6 <__kernel_sin+0x26>
 80134da:	4620      	mov	r0, r4
 80134dc:	4629      	mov	r1, r5
 80134de:	f7ed fb43 	bl	8000b68 <__aeabi_d2iz>
 80134e2:	2800      	cmp	r0, #0
 80134e4:	d052      	beq.n	801358c <__kernel_sin+0xcc>
 80134e6:	4622      	mov	r2, r4
 80134e8:	462b      	mov	r3, r5
 80134ea:	4620      	mov	r0, r4
 80134ec:	4629      	mov	r1, r5
 80134ee:	f7ed f88b 	bl	8000608 <__aeabi_dmul>
 80134f2:	4682      	mov	sl, r0
 80134f4:	468b      	mov	fp, r1
 80134f6:	4602      	mov	r2, r0
 80134f8:	460b      	mov	r3, r1
 80134fa:	4620      	mov	r0, r4
 80134fc:	4629      	mov	r1, r5
 80134fe:	f7ed f883 	bl	8000608 <__aeabi_dmul>
 8013502:	a342      	add	r3, pc, #264	@ (adr r3, 801360c <__kernel_sin+0x14c>)
 8013504:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013508:	e9cd 0100 	strd	r0, r1, [sp]
 801350c:	4650      	mov	r0, sl
 801350e:	4659      	mov	r1, fp
 8013510:	f7ed f87a 	bl	8000608 <__aeabi_dmul>
 8013514:	a33f      	add	r3, pc, #252	@ (adr r3, 8013614 <__kernel_sin+0x154>)
 8013516:	e9d3 2300 	ldrd	r2, r3, [r3]
 801351a:	f7ec febd 	bl	8000298 <__aeabi_dsub>
 801351e:	4652      	mov	r2, sl
 8013520:	465b      	mov	r3, fp
 8013522:	f7ed f871 	bl	8000608 <__aeabi_dmul>
 8013526:	a33d      	add	r3, pc, #244	@ (adr r3, 801361c <__kernel_sin+0x15c>)
 8013528:	e9d3 2300 	ldrd	r2, r3, [r3]
 801352c:	f7ec feb6 	bl	800029c <__adddf3>
 8013530:	4652      	mov	r2, sl
 8013532:	465b      	mov	r3, fp
 8013534:	f7ed f868 	bl	8000608 <__aeabi_dmul>
 8013538:	a33a      	add	r3, pc, #232	@ (adr r3, 8013624 <__kernel_sin+0x164>)
 801353a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801353e:	f7ec feab 	bl	8000298 <__aeabi_dsub>
 8013542:	4652      	mov	r2, sl
 8013544:	465b      	mov	r3, fp
 8013546:	f7ed f85f 	bl	8000608 <__aeabi_dmul>
 801354a:	a338      	add	r3, pc, #224	@ (adr r3, 801362c <__kernel_sin+0x16c>)
 801354c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013550:	f7ec fea4 	bl	800029c <__adddf3>
 8013554:	4606      	mov	r6, r0
 8013556:	460f      	mov	r7, r1
 8013558:	f1b8 0f00 	cmp.w	r8, #0
 801355c:	d11b      	bne.n	8013596 <__kernel_sin+0xd6>
 801355e:	4602      	mov	r2, r0
 8013560:	460b      	mov	r3, r1
 8013562:	4650      	mov	r0, sl
 8013564:	4659      	mov	r1, fp
 8013566:	f7ed f84f 	bl	8000608 <__aeabi_dmul>
 801356a:	a325      	add	r3, pc, #148	@ (adr r3, 8013600 <__kernel_sin+0x140>)
 801356c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013570:	f7ec fe92 	bl	8000298 <__aeabi_dsub>
 8013574:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013578:	f7ed f846 	bl	8000608 <__aeabi_dmul>
 801357c:	4602      	mov	r2, r0
 801357e:	460b      	mov	r3, r1
 8013580:	4620      	mov	r0, r4
 8013582:	4629      	mov	r1, r5
 8013584:	f7ec fe8a 	bl	800029c <__adddf3>
 8013588:	4604      	mov	r4, r0
 801358a:	460d      	mov	r5, r1
 801358c:	ec45 4b10 	vmov	d0, r4, r5
 8013590:	b005      	add	sp, #20
 8013592:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013596:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801359a:	4b1b      	ldr	r3, [pc, #108]	@ (8013608 <__kernel_sin+0x148>)
 801359c:	2200      	movs	r2, #0
 801359e:	f7ed f833 	bl	8000608 <__aeabi_dmul>
 80135a2:	4632      	mov	r2, r6
 80135a4:	4680      	mov	r8, r0
 80135a6:	4689      	mov	r9, r1
 80135a8:	463b      	mov	r3, r7
 80135aa:	e9dd 0100 	ldrd	r0, r1, [sp]
 80135ae:	f7ed f82b 	bl	8000608 <__aeabi_dmul>
 80135b2:	4602      	mov	r2, r0
 80135b4:	460b      	mov	r3, r1
 80135b6:	4640      	mov	r0, r8
 80135b8:	4649      	mov	r1, r9
 80135ba:	f7ec fe6d 	bl	8000298 <__aeabi_dsub>
 80135be:	4652      	mov	r2, sl
 80135c0:	465b      	mov	r3, fp
 80135c2:	f7ed f821 	bl	8000608 <__aeabi_dmul>
 80135c6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80135ca:	f7ec fe65 	bl	8000298 <__aeabi_dsub>
 80135ce:	a30c      	add	r3, pc, #48	@ (adr r3, 8013600 <__kernel_sin+0x140>)
 80135d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80135d4:	4606      	mov	r6, r0
 80135d6:	460f      	mov	r7, r1
 80135d8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80135dc:	f7ed f814 	bl	8000608 <__aeabi_dmul>
 80135e0:	4602      	mov	r2, r0
 80135e2:	460b      	mov	r3, r1
 80135e4:	4630      	mov	r0, r6
 80135e6:	4639      	mov	r1, r7
 80135e8:	f7ec fe58 	bl	800029c <__adddf3>
 80135ec:	4602      	mov	r2, r0
 80135ee:	460b      	mov	r3, r1
 80135f0:	4620      	mov	r0, r4
 80135f2:	4629      	mov	r1, r5
 80135f4:	f7ec fe50 	bl	8000298 <__aeabi_dsub>
 80135f8:	e7c6      	b.n	8013588 <__kernel_sin+0xc8>
 80135fa:	bf00      	nop
 80135fc:	f3af 8000 	nop.w
 8013600:	55555549 	.word	0x55555549
 8013604:	3fc55555 	.word	0x3fc55555
 8013608:	3fe00000 	.word	0x3fe00000
 801360c:	5acfd57c 	.word	0x5acfd57c
 8013610:	3de5d93a 	.word	0x3de5d93a
 8013614:	8a2b9ceb 	.word	0x8a2b9ceb
 8013618:	3e5ae5e6 	.word	0x3e5ae5e6
 801361c:	57b1fe7d 	.word	0x57b1fe7d
 8013620:	3ec71de3 	.word	0x3ec71de3
 8013624:	19c161d5 	.word	0x19c161d5
 8013628:	3f2a01a0 	.word	0x3f2a01a0
 801362c:	1110f8a6 	.word	0x1110f8a6
 8013630:	3f811111 	.word	0x3f811111
 8013634:	00000000 	.word	0x00000000

08013638 <__ieee754_rem_pio2>:
 8013638:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801363c:	ec57 6b10 	vmov	r6, r7, d0
 8013640:	4bc5      	ldr	r3, [pc, #788]	@ (8013958 <__ieee754_rem_pio2+0x320>)
 8013642:	b08d      	sub	sp, #52	@ 0x34
 8013644:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8013648:	4598      	cmp	r8, r3
 801364a:	4604      	mov	r4, r0
 801364c:	9704      	str	r7, [sp, #16]
 801364e:	d807      	bhi.n	8013660 <__ieee754_rem_pio2+0x28>
 8013650:	2200      	movs	r2, #0
 8013652:	2300      	movs	r3, #0
 8013654:	ed80 0b00 	vstr	d0, [r0]
 8013658:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801365c:	2500      	movs	r5, #0
 801365e:	e028      	b.n	80136b2 <__ieee754_rem_pio2+0x7a>
 8013660:	4bbe      	ldr	r3, [pc, #760]	@ (801395c <__ieee754_rem_pio2+0x324>)
 8013662:	4598      	cmp	r8, r3
 8013664:	d878      	bhi.n	8013758 <__ieee754_rem_pio2+0x120>
 8013666:	9b04      	ldr	r3, [sp, #16]
 8013668:	4dbd      	ldr	r5, [pc, #756]	@ (8013960 <__ieee754_rem_pio2+0x328>)
 801366a:	2b00      	cmp	r3, #0
 801366c:	4630      	mov	r0, r6
 801366e:	a3ac      	add	r3, pc, #688	@ (adr r3, 8013920 <__ieee754_rem_pio2+0x2e8>)
 8013670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013674:	4639      	mov	r1, r7
 8013676:	dd38      	ble.n	80136ea <__ieee754_rem_pio2+0xb2>
 8013678:	f7ec fe0e 	bl	8000298 <__aeabi_dsub>
 801367c:	45a8      	cmp	r8, r5
 801367e:	4606      	mov	r6, r0
 8013680:	460f      	mov	r7, r1
 8013682:	d01a      	beq.n	80136ba <__ieee754_rem_pio2+0x82>
 8013684:	a3a8      	add	r3, pc, #672	@ (adr r3, 8013928 <__ieee754_rem_pio2+0x2f0>)
 8013686:	e9d3 2300 	ldrd	r2, r3, [r3]
 801368a:	f7ec fe05 	bl	8000298 <__aeabi_dsub>
 801368e:	4602      	mov	r2, r0
 8013690:	460b      	mov	r3, r1
 8013692:	4680      	mov	r8, r0
 8013694:	4689      	mov	r9, r1
 8013696:	4630      	mov	r0, r6
 8013698:	4639      	mov	r1, r7
 801369a:	f7ec fdfd 	bl	8000298 <__aeabi_dsub>
 801369e:	a3a2      	add	r3, pc, #648	@ (adr r3, 8013928 <__ieee754_rem_pio2+0x2f0>)
 80136a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80136a4:	f7ec fdf8 	bl	8000298 <__aeabi_dsub>
 80136a8:	e9c4 8900 	strd	r8, r9, [r4]
 80136ac:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80136b0:	2501      	movs	r5, #1
 80136b2:	4628      	mov	r0, r5
 80136b4:	b00d      	add	sp, #52	@ 0x34
 80136b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80136ba:	a39d      	add	r3, pc, #628	@ (adr r3, 8013930 <__ieee754_rem_pio2+0x2f8>)
 80136bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80136c0:	f7ec fdea 	bl	8000298 <__aeabi_dsub>
 80136c4:	a39c      	add	r3, pc, #624	@ (adr r3, 8013938 <__ieee754_rem_pio2+0x300>)
 80136c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80136ca:	4606      	mov	r6, r0
 80136cc:	460f      	mov	r7, r1
 80136ce:	f7ec fde3 	bl	8000298 <__aeabi_dsub>
 80136d2:	4602      	mov	r2, r0
 80136d4:	460b      	mov	r3, r1
 80136d6:	4680      	mov	r8, r0
 80136d8:	4689      	mov	r9, r1
 80136da:	4630      	mov	r0, r6
 80136dc:	4639      	mov	r1, r7
 80136de:	f7ec fddb 	bl	8000298 <__aeabi_dsub>
 80136e2:	a395      	add	r3, pc, #596	@ (adr r3, 8013938 <__ieee754_rem_pio2+0x300>)
 80136e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80136e8:	e7dc      	b.n	80136a4 <__ieee754_rem_pio2+0x6c>
 80136ea:	f7ec fdd7 	bl	800029c <__adddf3>
 80136ee:	45a8      	cmp	r8, r5
 80136f0:	4606      	mov	r6, r0
 80136f2:	460f      	mov	r7, r1
 80136f4:	d018      	beq.n	8013728 <__ieee754_rem_pio2+0xf0>
 80136f6:	a38c      	add	r3, pc, #560	@ (adr r3, 8013928 <__ieee754_rem_pio2+0x2f0>)
 80136f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80136fc:	f7ec fdce 	bl	800029c <__adddf3>
 8013700:	4602      	mov	r2, r0
 8013702:	460b      	mov	r3, r1
 8013704:	4680      	mov	r8, r0
 8013706:	4689      	mov	r9, r1
 8013708:	4630      	mov	r0, r6
 801370a:	4639      	mov	r1, r7
 801370c:	f7ec fdc4 	bl	8000298 <__aeabi_dsub>
 8013710:	a385      	add	r3, pc, #532	@ (adr r3, 8013928 <__ieee754_rem_pio2+0x2f0>)
 8013712:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013716:	f7ec fdc1 	bl	800029c <__adddf3>
 801371a:	f04f 35ff 	mov.w	r5, #4294967295
 801371e:	e9c4 8900 	strd	r8, r9, [r4]
 8013722:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8013726:	e7c4      	b.n	80136b2 <__ieee754_rem_pio2+0x7a>
 8013728:	a381      	add	r3, pc, #516	@ (adr r3, 8013930 <__ieee754_rem_pio2+0x2f8>)
 801372a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801372e:	f7ec fdb5 	bl	800029c <__adddf3>
 8013732:	a381      	add	r3, pc, #516	@ (adr r3, 8013938 <__ieee754_rem_pio2+0x300>)
 8013734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013738:	4606      	mov	r6, r0
 801373a:	460f      	mov	r7, r1
 801373c:	f7ec fdae 	bl	800029c <__adddf3>
 8013740:	4602      	mov	r2, r0
 8013742:	460b      	mov	r3, r1
 8013744:	4680      	mov	r8, r0
 8013746:	4689      	mov	r9, r1
 8013748:	4630      	mov	r0, r6
 801374a:	4639      	mov	r1, r7
 801374c:	f7ec fda4 	bl	8000298 <__aeabi_dsub>
 8013750:	a379      	add	r3, pc, #484	@ (adr r3, 8013938 <__ieee754_rem_pio2+0x300>)
 8013752:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013756:	e7de      	b.n	8013716 <__ieee754_rem_pio2+0xde>
 8013758:	4b82      	ldr	r3, [pc, #520]	@ (8013964 <__ieee754_rem_pio2+0x32c>)
 801375a:	4598      	cmp	r8, r3
 801375c:	f200 80d1 	bhi.w	8013902 <__ieee754_rem_pio2+0x2ca>
 8013760:	f000 f966 	bl	8013a30 <fabs>
 8013764:	ec57 6b10 	vmov	r6, r7, d0
 8013768:	a375      	add	r3, pc, #468	@ (adr r3, 8013940 <__ieee754_rem_pio2+0x308>)
 801376a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801376e:	4630      	mov	r0, r6
 8013770:	4639      	mov	r1, r7
 8013772:	f7ec ff49 	bl	8000608 <__aeabi_dmul>
 8013776:	4b7c      	ldr	r3, [pc, #496]	@ (8013968 <__ieee754_rem_pio2+0x330>)
 8013778:	2200      	movs	r2, #0
 801377a:	f7ec fd8f 	bl	800029c <__adddf3>
 801377e:	f7ed f9f3 	bl	8000b68 <__aeabi_d2iz>
 8013782:	4605      	mov	r5, r0
 8013784:	f7ec fed6 	bl	8000534 <__aeabi_i2d>
 8013788:	4602      	mov	r2, r0
 801378a:	460b      	mov	r3, r1
 801378c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8013790:	a363      	add	r3, pc, #396	@ (adr r3, 8013920 <__ieee754_rem_pio2+0x2e8>)
 8013792:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013796:	f7ec ff37 	bl	8000608 <__aeabi_dmul>
 801379a:	4602      	mov	r2, r0
 801379c:	460b      	mov	r3, r1
 801379e:	4630      	mov	r0, r6
 80137a0:	4639      	mov	r1, r7
 80137a2:	f7ec fd79 	bl	8000298 <__aeabi_dsub>
 80137a6:	a360      	add	r3, pc, #384	@ (adr r3, 8013928 <__ieee754_rem_pio2+0x2f0>)
 80137a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137ac:	4682      	mov	sl, r0
 80137ae:	468b      	mov	fp, r1
 80137b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80137b4:	f7ec ff28 	bl	8000608 <__aeabi_dmul>
 80137b8:	2d1f      	cmp	r5, #31
 80137ba:	4606      	mov	r6, r0
 80137bc:	460f      	mov	r7, r1
 80137be:	dc0c      	bgt.n	80137da <__ieee754_rem_pio2+0x1a2>
 80137c0:	4b6a      	ldr	r3, [pc, #424]	@ (801396c <__ieee754_rem_pio2+0x334>)
 80137c2:	1e6a      	subs	r2, r5, #1
 80137c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80137c8:	4543      	cmp	r3, r8
 80137ca:	d006      	beq.n	80137da <__ieee754_rem_pio2+0x1a2>
 80137cc:	4632      	mov	r2, r6
 80137ce:	463b      	mov	r3, r7
 80137d0:	4650      	mov	r0, sl
 80137d2:	4659      	mov	r1, fp
 80137d4:	f7ec fd60 	bl	8000298 <__aeabi_dsub>
 80137d8:	e00e      	b.n	80137f8 <__ieee754_rem_pio2+0x1c0>
 80137da:	463b      	mov	r3, r7
 80137dc:	4632      	mov	r2, r6
 80137de:	4650      	mov	r0, sl
 80137e0:	4659      	mov	r1, fp
 80137e2:	f7ec fd59 	bl	8000298 <__aeabi_dsub>
 80137e6:	ea4f 5328 	mov.w	r3, r8, asr #20
 80137ea:	9305      	str	r3, [sp, #20]
 80137ec:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80137f0:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 80137f4:	2b10      	cmp	r3, #16
 80137f6:	dc02      	bgt.n	80137fe <__ieee754_rem_pio2+0x1c6>
 80137f8:	e9c4 0100 	strd	r0, r1, [r4]
 80137fc:	e039      	b.n	8013872 <__ieee754_rem_pio2+0x23a>
 80137fe:	a34c      	add	r3, pc, #304	@ (adr r3, 8013930 <__ieee754_rem_pio2+0x2f8>)
 8013800:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013804:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013808:	f7ec fefe 	bl	8000608 <__aeabi_dmul>
 801380c:	4606      	mov	r6, r0
 801380e:	460f      	mov	r7, r1
 8013810:	4602      	mov	r2, r0
 8013812:	460b      	mov	r3, r1
 8013814:	4650      	mov	r0, sl
 8013816:	4659      	mov	r1, fp
 8013818:	f7ec fd3e 	bl	8000298 <__aeabi_dsub>
 801381c:	4602      	mov	r2, r0
 801381e:	460b      	mov	r3, r1
 8013820:	4680      	mov	r8, r0
 8013822:	4689      	mov	r9, r1
 8013824:	4650      	mov	r0, sl
 8013826:	4659      	mov	r1, fp
 8013828:	f7ec fd36 	bl	8000298 <__aeabi_dsub>
 801382c:	4632      	mov	r2, r6
 801382e:	463b      	mov	r3, r7
 8013830:	f7ec fd32 	bl	8000298 <__aeabi_dsub>
 8013834:	a340      	add	r3, pc, #256	@ (adr r3, 8013938 <__ieee754_rem_pio2+0x300>)
 8013836:	e9d3 2300 	ldrd	r2, r3, [r3]
 801383a:	4606      	mov	r6, r0
 801383c:	460f      	mov	r7, r1
 801383e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013842:	f7ec fee1 	bl	8000608 <__aeabi_dmul>
 8013846:	4632      	mov	r2, r6
 8013848:	463b      	mov	r3, r7
 801384a:	f7ec fd25 	bl	8000298 <__aeabi_dsub>
 801384e:	4602      	mov	r2, r0
 8013850:	460b      	mov	r3, r1
 8013852:	4606      	mov	r6, r0
 8013854:	460f      	mov	r7, r1
 8013856:	4640      	mov	r0, r8
 8013858:	4649      	mov	r1, r9
 801385a:	f7ec fd1d 	bl	8000298 <__aeabi_dsub>
 801385e:	9a05      	ldr	r2, [sp, #20]
 8013860:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8013864:	1ad3      	subs	r3, r2, r3
 8013866:	2b31      	cmp	r3, #49	@ 0x31
 8013868:	dc20      	bgt.n	80138ac <__ieee754_rem_pio2+0x274>
 801386a:	e9c4 0100 	strd	r0, r1, [r4]
 801386e:	46c2      	mov	sl, r8
 8013870:	46cb      	mov	fp, r9
 8013872:	e9d4 8900 	ldrd	r8, r9, [r4]
 8013876:	4650      	mov	r0, sl
 8013878:	4642      	mov	r2, r8
 801387a:	464b      	mov	r3, r9
 801387c:	4659      	mov	r1, fp
 801387e:	f7ec fd0b 	bl	8000298 <__aeabi_dsub>
 8013882:	463b      	mov	r3, r7
 8013884:	4632      	mov	r2, r6
 8013886:	f7ec fd07 	bl	8000298 <__aeabi_dsub>
 801388a:	9b04      	ldr	r3, [sp, #16]
 801388c:	2b00      	cmp	r3, #0
 801388e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8013892:	f6bf af0e 	bge.w	80136b2 <__ieee754_rem_pio2+0x7a>
 8013896:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 801389a:	6063      	str	r3, [r4, #4]
 801389c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80138a0:	f8c4 8000 	str.w	r8, [r4]
 80138a4:	60a0      	str	r0, [r4, #8]
 80138a6:	60e3      	str	r3, [r4, #12]
 80138a8:	426d      	negs	r5, r5
 80138aa:	e702      	b.n	80136b2 <__ieee754_rem_pio2+0x7a>
 80138ac:	a326      	add	r3, pc, #152	@ (adr r3, 8013948 <__ieee754_rem_pio2+0x310>)
 80138ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80138b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80138b6:	f7ec fea7 	bl	8000608 <__aeabi_dmul>
 80138ba:	4606      	mov	r6, r0
 80138bc:	460f      	mov	r7, r1
 80138be:	4602      	mov	r2, r0
 80138c0:	460b      	mov	r3, r1
 80138c2:	4640      	mov	r0, r8
 80138c4:	4649      	mov	r1, r9
 80138c6:	f7ec fce7 	bl	8000298 <__aeabi_dsub>
 80138ca:	4602      	mov	r2, r0
 80138cc:	460b      	mov	r3, r1
 80138ce:	4682      	mov	sl, r0
 80138d0:	468b      	mov	fp, r1
 80138d2:	4640      	mov	r0, r8
 80138d4:	4649      	mov	r1, r9
 80138d6:	f7ec fcdf 	bl	8000298 <__aeabi_dsub>
 80138da:	4632      	mov	r2, r6
 80138dc:	463b      	mov	r3, r7
 80138de:	f7ec fcdb 	bl	8000298 <__aeabi_dsub>
 80138e2:	a31b      	add	r3, pc, #108	@ (adr r3, 8013950 <__ieee754_rem_pio2+0x318>)
 80138e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80138e8:	4606      	mov	r6, r0
 80138ea:	460f      	mov	r7, r1
 80138ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80138f0:	f7ec fe8a 	bl	8000608 <__aeabi_dmul>
 80138f4:	4632      	mov	r2, r6
 80138f6:	463b      	mov	r3, r7
 80138f8:	f7ec fcce 	bl	8000298 <__aeabi_dsub>
 80138fc:	4606      	mov	r6, r0
 80138fe:	460f      	mov	r7, r1
 8013900:	e764      	b.n	80137cc <__ieee754_rem_pio2+0x194>
 8013902:	4b1b      	ldr	r3, [pc, #108]	@ (8013970 <__ieee754_rem_pio2+0x338>)
 8013904:	4598      	cmp	r8, r3
 8013906:	d935      	bls.n	8013974 <__ieee754_rem_pio2+0x33c>
 8013908:	4632      	mov	r2, r6
 801390a:	463b      	mov	r3, r7
 801390c:	4630      	mov	r0, r6
 801390e:	4639      	mov	r1, r7
 8013910:	f7ec fcc2 	bl	8000298 <__aeabi_dsub>
 8013914:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8013918:	e9c4 0100 	strd	r0, r1, [r4]
 801391c:	e69e      	b.n	801365c <__ieee754_rem_pio2+0x24>
 801391e:	bf00      	nop
 8013920:	54400000 	.word	0x54400000
 8013924:	3ff921fb 	.word	0x3ff921fb
 8013928:	1a626331 	.word	0x1a626331
 801392c:	3dd0b461 	.word	0x3dd0b461
 8013930:	1a600000 	.word	0x1a600000
 8013934:	3dd0b461 	.word	0x3dd0b461
 8013938:	2e037073 	.word	0x2e037073
 801393c:	3ba3198a 	.word	0x3ba3198a
 8013940:	6dc9c883 	.word	0x6dc9c883
 8013944:	3fe45f30 	.word	0x3fe45f30
 8013948:	2e000000 	.word	0x2e000000
 801394c:	3ba3198a 	.word	0x3ba3198a
 8013950:	252049c1 	.word	0x252049c1
 8013954:	397b839a 	.word	0x397b839a
 8013958:	3fe921fb 	.word	0x3fe921fb
 801395c:	4002d97b 	.word	0x4002d97b
 8013960:	3ff921fb 	.word	0x3ff921fb
 8013964:	413921fb 	.word	0x413921fb
 8013968:	3fe00000 	.word	0x3fe00000
 801396c:	08014fa0 	.word	0x08014fa0
 8013970:	7fefffff 	.word	0x7fefffff
 8013974:	ea4f 5528 	mov.w	r5, r8, asr #20
 8013978:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 801397c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8013980:	4630      	mov	r0, r6
 8013982:	460f      	mov	r7, r1
 8013984:	f7ed f8f0 	bl	8000b68 <__aeabi_d2iz>
 8013988:	f7ec fdd4 	bl	8000534 <__aeabi_i2d>
 801398c:	4602      	mov	r2, r0
 801398e:	460b      	mov	r3, r1
 8013990:	4630      	mov	r0, r6
 8013992:	4639      	mov	r1, r7
 8013994:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8013998:	f7ec fc7e 	bl	8000298 <__aeabi_dsub>
 801399c:	4b22      	ldr	r3, [pc, #136]	@ (8013a28 <__ieee754_rem_pio2+0x3f0>)
 801399e:	2200      	movs	r2, #0
 80139a0:	f7ec fe32 	bl	8000608 <__aeabi_dmul>
 80139a4:	460f      	mov	r7, r1
 80139a6:	4606      	mov	r6, r0
 80139a8:	f7ed f8de 	bl	8000b68 <__aeabi_d2iz>
 80139ac:	f7ec fdc2 	bl	8000534 <__aeabi_i2d>
 80139b0:	4602      	mov	r2, r0
 80139b2:	460b      	mov	r3, r1
 80139b4:	4630      	mov	r0, r6
 80139b6:	4639      	mov	r1, r7
 80139b8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80139bc:	f7ec fc6c 	bl	8000298 <__aeabi_dsub>
 80139c0:	4b19      	ldr	r3, [pc, #100]	@ (8013a28 <__ieee754_rem_pio2+0x3f0>)
 80139c2:	2200      	movs	r2, #0
 80139c4:	f7ec fe20 	bl	8000608 <__aeabi_dmul>
 80139c8:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 80139cc:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 80139d0:	f04f 0803 	mov.w	r8, #3
 80139d4:	2600      	movs	r6, #0
 80139d6:	2700      	movs	r7, #0
 80139d8:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 80139dc:	4632      	mov	r2, r6
 80139de:	463b      	mov	r3, r7
 80139e0:	46c2      	mov	sl, r8
 80139e2:	f108 38ff 	add.w	r8, r8, #4294967295
 80139e6:	f7ed f877 	bl	8000ad8 <__aeabi_dcmpeq>
 80139ea:	2800      	cmp	r0, #0
 80139ec:	d1f4      	bne.n	80139d8 <__ieee754_rem_pio2+0x3a0>
 80139ee:	4b0f      	ldr	r3, [pc, #60]	@ (8013a2c <__ieee754_rem_pio2+0x3f4>)
 80139f0:	9301      	str	r3, [sp, #4]
 80139f2:	2302      	movs	r3, #2
 80139f4:	9300      	str	r3, [sp, #0]
 80139f6:	462a      	mov	r2, r5
 80139f8:	4653      	mov	r3, sl
 80139fa:	4621      	mov	r1, r4
 80139fc:	a806      	add	r0, sp, #24
 80139fe:	f000 f8bf 	bl	8013b80 <__kernel_rem_pio2>
 8013a02:	9b04      	ldr	r3, [sp, #16]
 8013a04:	2b00      	cmp	r3, #0
 8013a06:	4605      	mov	r5, r0
 8013a08:	f6bf ae53 	bge.w	80136b2 <__ieee754_rem_pio2+0x7a>
 8013a0c:	e9d4 2100 	ldrd	r2, r1, [r4]
 8013a10:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8013a14:	e9c4 2300 	strd	r2, r3, [r4]
 8013a18:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8013a1c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8013a20:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8013a24:	e740      	b.n	80138a8 <__ieee754_rem_pio2+0x270>
 8013a26:	bf00      	nop
 8013a28:	41700000 	.word	0x41700000
 8013a2c:	08015020 	.word	0x08015020

08013a30 <fabs>:
 8013a30:	ec51 0b10 	vmov	r0, r1, d0
 8013a34:	4602      	mov	r2, r0
 8013a36:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8013a3a:	ec43 2b10 	vmov	d0, r2, r3
 8013a3e:	4770      	bx	lr

08013a40 <__ieee754_atan2f>:
 8013a40:	ee10 2a90 	vmov	r2, s1
 8013a44:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8013a48:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8013a4c:	b510      	push	{r4, lr}
 8013a4e:	eef0 7a40 	vmov.f32	s15, s0
 8013a52:	d806      	bhi.n	8013a62 <__ieee754_atan2f+0x22>
 8013a54:	ee10 0a10 	vmov	r0, s0
 8013a58:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8013a5c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8013a60:	d904      	bls.n	8013a6c <__ieee754_atan2f+0x2c>
 8013a62:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8013a66:	eeb0 0a67 	vmov.f32	s0, s15
 8013a6a:	bd10      	pop	{r4, pc}
 8013a6c:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8013a70:	d103      	bne.n	8013a7a <__ieee754_atan2f+0x3a>
 8013a72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013a76:	f7ff bb7b 	b.w	8013170 <atanf>
 8013a7a:	1794      	asrs	r4, r2, #30
 8013a7c:	f004 0402 	and.w	r4, r4, #2
 8013a80:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8013a84:	b943      	cbnz	r3, 8013a98 <__ieee754_atan2f+0x58>
 8013a86:	2c02      	cmp	r4, #2
 8013a88:	d05e      	beq.n	8013b48 <__ieee754_atan2f+0x108>
 8013a8a:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8013b5c <__ieee754_atan2f+0x11c>
 8013a8e:	2c03      	cmp	r4, #3
 8013a90:	bf08      	it	eq
 8013a92:	eef0 7a47 	vmoveq.f32	s15, s14
 8013a96:	e7e6      	b.n	8013a66 <__ieee754_atan2f+0x26>
 8013a98:	b941      	cbnz	r1, 8013aac <__ieee754_atan2f+0x6c>
 8013a9a:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8013b60 <__ieee754_atan2f+0x120>
 8013a9e:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8013b64 <__ieee754_atan2f+0x124>
 8013aa2:	2800      	cmp	r0, #0
 8013aa4:	bfa8      	it	ge
 8013aa6:	eef0 7a47 	vmovge.f32	s15, s14
 8013aaa:	e7dc      	b.n	8013a66 <__ieee754_atan2f+0x26>
 8013aac:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8013ab0:	d110      	bne.n	8013ad4 <__ieee754_atan2f+0x94>
 8013ab2:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8013ab6:	f104 34ff 	add.w	r4, r4, #4294967295
 8013aba:	d107      	bne.n	8013acc <__ieee754_atan2f+0x8c>
 8013abc:	2c02      	cmp	r4, #2
 8013abe:	d846      	bhi.n	8013b4e <__ieee754_atan2f+0x10e>
 8013ac0:	4b29      	ldr	r3, [pc, #164]	@ (8013b68 <__ieee754_atan2f+0x128>)
 8013ac2:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8013ac6:	edd3 7a00 	vldr	s15, [r3]
 8013aca:	e7cc      	b.n	8013a66 <__ieee754_atan2f+0x26>
 8013acc:	2c02      	cmp	r4, #2
 8013ace:	d841      	bhi.n	8013b54 <__ieee754_atan2f+0x114>
 8013ad0:	4b26      	ldr	r3, [pc, #152]	@ (8013b6c <__ieee754_atan2f+0x12c>)
 8013ad2:	e7f6      	b.n	8013ac2 <__ieee754_atan2f+0x82>
 8013ad4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8013ad8:	d0df      	beq.n	8013a9a <__ieee754_atan2f+0x5a>
 8013ada:	1a5b      	subs	r3, r3, r1
 8013adc:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8013ae0:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8013ae4:	da1a      	bge.n	8013b1c <__ieee754_atan2f+0xdc>
 8013ae6:	2a00      	cmp	r2, #0
 8013ae8:	da01      	bge.n	8013aee <__ieee754_atan2f+0xae>
 8013aea:	313c      	adds	r1, #60	@ 0x3c
 8013aec:	db19      	blt.n	8013b22 <__ieee754_atan2f+0xe2>
 8013aee:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8013af2:	f7ff fc11 	bl	8013318 <fabsf>
 8013af6:	f7ff fb3b 	bl	8013170 <atanf>
 8013afa:	eef0 7a40 	vmov.f32	s15, s0
 8013afe:	2c01      	cmp	r4, #1
 8013b00:	d012      	beq.n	8013b28 <__ieee754_atan2f+0xe8>
 8013b02:	2c02      	cmp	r4, #2
 8013b04:	d017      	beq.n	8013b36 <__ieee754_atan2f+0xf6>
 8013b06:	2c00      	cmp	r4, #0
 8013b08:	d0ad      	beq.n	8013a66 <__ieee754_atan2f+0x26>
 8013b0a:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8013b70 <__ieee754_atan2f+0x130>
 8013b0e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013b12:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8013b74 <__ieee754_atan2f+0x134>
 8013b16:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013b1a:	e7a4      	b.n	8013a66 <__ieee754_atan2f+0x26>
 8013b1c:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8013b64 <__ieee754_atan2f+0x124>
 8013b20:	e7ed      	b.n	8013afe <__ieee754_atan2f+0xbe>
 8013b22:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8013b78 <__ieee754_atan2f+0x138>
 8013b26:	e7ea      	b.n	8013afe <__ieee754_atan2f+0xbe>
 8013b28:	ee17 3a90 	vmov	r3, s15
 8013b2c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8013b30:	ee07 3a90 	vmov	s15, r3
 8013b34:	e797      	b.n	8013a66 <__ieee754_atan2f+0x26>
 8013b36:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8013b70 <__ieee754_atan2f+0x130>
 8013b3a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013b3e:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8013b74 <__ieee754_atan2f+0x134>
 8013b42:	ee77 7a67 	vsub.f32	s15, s14, s15
 8013b46:	e78e      	b.n	8013a66 <__ieee754_atan2f+0x26>
 8013b48:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 8013b74 <__ieee754_atan2f+0x134>
 8013b4c:	e78b      	b.n	8013a66 <__ieee754_atan2f+0x26>
 8013b4e:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8013b7c <__ieee754_atan2f+0x13c>
 8013b52:	e788      	b.n	8013a66 <__ieee754_atan2f+0x26>
 8013b54:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8013b78 <__ieee754_atan2f+0x138>
 8013b58:	e785      	b.n	8013a66 <__ieee754_atan2f+0x26>
 8013b5a:	bf00      	nop
 8013b5c:	c0490fdb 	.word	0xc0490fdb
 8013b60:	bfc90fdb 	.word	0xbfc90fdb
 8013b64:	3fc90fdb 	.word	0x3fc90fdb
 8013b68:	08015134 	.word	0x08015134
 8013b6c:	08015128 	.word	0x08015128
 8013b70:	33bbbd2e 	.word	0x33bbbd2e
 8013b74:	40490fdb 	.word	0x40490fdb
 8013b78:	00000000 	.word	0x00000000
 8013b7c:	3f490fdb 	.word	0x3f490fdb

08013b80 <__kernel_rem_pio2>:
 8013b80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013b84:	ed2d 8b02 	vpush	{d8}
 8013b88:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8013b8c:	f112 0f14 	cmn.w	r2, #20
 8013b90:	9306      	str	r3, [sp, #24]
 8013b92:	9104      	str	r1, [sp, #16]
 8013b94:	4bc2      	ldr	r3, [pc, #776]	@ (8013ea0 <__kernel_rem_pio2+0x320>)
 8013b96:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 8013b98:	9008      	str	r0, [sp, #32]
 8013b9a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8013b9e:	9300      	str	r3, [sp, #0]
 8013ba0:	9b06      	ldr	r3, [sp, #24]
 8013ba2:	f103 33ff 	add.w	r3, r3, #4294967295
 8013ba6:	bfa8      	it	ge
 8013ba8:	1ed4      	subge	r4, r2, #3
 8013baa:	9305      	str	r3, [sp, #20]
 8013bac:	bfb2      	itee	lt
 8013bae:	2400      	movlt	r4, #0
 8013bb0:	2318      	movge	r3, #24
 8013bb2:	fb94 f4f3 	sdivge	r4, r4, r3
 8013bb6:	f06f 0317 	mvn.w	r3, #23
 8013bba:	fb04 3303 	mla	r3, r4, r3, r3
 8013bbe:	eb03 0b02 	add.w	fp, r3, r2
 8013bc2:	9b00      	ldr	r3, [sp, #0]
 8013bc4:	9a05      	ldr	r2, [sp, #20]
 8013bc6:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 8013e90 <__kernel_rem_pio2+0x310>
 8013bca:	eb03 0802 	add.w	r8, r3, r2
 8013bce:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8013bd0:	1aa7      	subs	r7, r4, r2
 8013bd2:	ae20      	add	r6, sp, #128	@ 0x80
 8013bd4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8013bd8:	2500      	movs	r5, #0
 8013bda:	4545      	cmp	r5, r8
 8013bdc:	dd12      	ble.n	8013c04 <__kernel_rem_pio2+0x84>
 8013bde:	9b06      	ldr	r3, [sp, #24]
 8013be0:	aa20      	add	r2, sp, #128	@ 0x80
 8013be2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8013be6:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 8013bea:	2700      	movs	r7, #0
 8013bec:	9b00      	ldr	r3, [sp, #0]
 8013bee:	429f      	cmp	r7, r3
 8013bf0:	dc2e      	bgt.n	8013c50 <__kernel_rem_pio2+0xd0>
 8013bf2:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 8013e90 <__kernel_rem_pio2+0x310>
 8013bf6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8013bfa:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013bfe:	46a8      	mov	r8, r5
 8013c00:	2600      	movs	r6, #0
 8013c02:	e01b      	b.n	8013c3c <__kernel_rem_pio2+0xbc>
 8013c04:	42ef      	cmn	r7, r5
 8013c06:	d407      	bmi.n	8013c18 <__kernel_rem_pio2+0x98>
 8013c08:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8013c0c:	f7ec fc92 	bl	8000534 <__aeabi_i2d>
 8013c10:	e8e6 0102 	strd	r0, r1, [r6], #8
 8013c14:	3501      	adds	r5, #1
 8013c16:	e7e0      	b.n	8013bda <__kernel_rem_pio2+0x5a>
 8013c18:	ec51 0b18 	vmov	r0, r1, d8
 8013c1c:	e7f8      	b.n	8013c10 <__kernel_rem_pio2+0x90>
 8013c1e:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 8013c22:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8013c26:	f7ec fcef 	bl	8000608 <__aeabi_dmul>
 8013c2a:	4602      	mov	r2, r0
 8013c2c:	460b      	mov	r3, r1
 8013c2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013c32:	f7ec fb33 	bl	800029c <__adddf3>
 8013c36:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013c3a:	3601      	adds	r6, #1
 8013c3c:	9b05      	ldr	r3, [sp, #20]
 8013c3e:	429e      	cmp	r6, r3
 8013c40:	dded      	ble.n	8013c1e <__kernel_rem_pio2+0x9e>
 8013c42:	ed9d 7b02 	vldr	d7, [sp, #8]
 8013c46:	3701      	adds	r7, #1
 8013c48:	ecaa 7b02 	vstmia	sl!, {d7}
 8013c4c:	3508      	adds	r5, #8
 8013c4e:	e7cd      	b.n	8013bec <__kernel_rem_pio2+0x6c>
 8013c50:	9b00      	ldr	r3, [sp, #0]
 8013c52:	f8dd 8000 	ldr.w	r8, [sp]
 8013c56:	aa0c      	add	r2, sp, #48	@ 0x30
 8013c58:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8013c5c:	930a      	str	r3, [sp, #40]	@ 0x28
 8013c5e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8013c60:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8013c64:	9309      	str	r3, [sp, #36]	@ 0x24
 8013c66:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8013c6a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013c6c:	ab98      	add	r3, sp, #608	@ 0x260
 8013c6e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8013c72:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 8013c76:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013c7a:	ac0c      	add	r4, sp, #48	@ 0x30
 8013c7c:	ab70      	add	r3, sp, #448	@ 0x1c0
 8013c7e:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 8013c82:	46a1      	mov	r9, r4
 8013c84:	46c2      	mov	sl, r8
 8013c86:	f1ba 0f00 	cmp.w	sl, #0
 8013c8a:	dc77      	bgt.n	8013d7c <__kernel_rem_pio2+0x1fc>
 8013c8c:	4658      	mov	r0, fp
 8013c8e:	ed9d 0b02 	vldr	d0, [sp, #8]
 8013c92:	f000 fac5 	bl	8014220 <scalbn>
 8013c96:	ec57 6b10 	vmov	r6, r7, d0
 8013c9a:	2200      	movs	r2, #0
 8013c9c:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8013ca0:	4630      	mov	r0, r6
 8013ca2:	4639      	mov	r1, r7
 8013ca4:	f7ec fcb0 	bl	8000608 <__aeabi_dmul>
 8013ca8:	ec41 0b10 	vmov	d0, r0, r1
 8013cac:	f000 fb34 	bl	8014318 <floor>
 8013cb0:	4b7c      	ldr	r3, [pc, #496]	@ (8013ea4 <__kernel_rem_pio2+0x324>)
 8013cb2:	ec51 0b10 	vmov	r0, r1, d0
 8013cb6:	2200      	movs	r2, #0
 8013cb8:	f7ec fca6 	bl	8000608 <__aeabi_dmul>
 8013cbc:	4602      	mov	r2, r0
 8013cbe:	460b      	mov	r3, r1
 8013cc0:	4630      	mov	r0, r6
 8013cc2:	4639      	mov	r1, r7
 8013cc4:	f7ec fae8 	bl	8000298 <__aeabi_dsub>
 8013cc8:	460f      	mov	r7, r1
 8013cca:	4606      	mov	r6, r0
 8013ccc:	f7ec ff4c 	bl	8000b68 <__aeabi_d2iz>
 8013cd0:	9002      	str	r0, [sp, #8]
 8013cd2:	f7ec fc2f 	bl	8000534 <__aeabi_i2d>
 8013cd6:	4602      	mov	r2, r0
 8013cd8:	460b      	mov	r3, r1
 8013cda:	4630      	mov	r0, r6
 8013cdc:	4639      	mov	r1, r7
 8013cde:	f7ec fadb 	bl	8000298 <__aeabi_dsub>
 8013ce2:	f1bb 0f00 	cmp.w	fp, #0
 8013ce6:	4606      	mov	r6, r0
 8013ce8:	460f      	mov	r7, r1
 8013cea:	dd6c      	ble.n	8013dc6 <__kernel_rem_pio2+0x246>
 8013cec:	f108 31ff 	add.w	r1, r8, #4294967295
 8013cf0:	ab0c      	add	r3, sp, #48	@ 0x30
 8013cf2:	9d02      	ldr	r5, [sp, #8]
 8013cf4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8013cf8:	f1cb 0018 	rsb	r0, fp, #24
 8013cfc:	fa43 f200 	asr.w	r2, r3, r0
 8013d00:	4415      	add	r5, r2
 8013d02:	4082      	lsls	r2, r0
 8013d04:	1a9b      	subs	r3, r3, r2
 8013d06:	aa0c      	add	r2, sp, #48	@ 0x30
 8013d08:	9502      	str	r5, [sp, #8]
 8013d0a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8013d0e:	f1cb 0217 	rsb	r2, fp, #23
 8013d12:	fa43 f902 	asr.w	r9, r3, r2
 8013d16:	f1b9 0f00 	cmp.w	r9, #0
 8013d1a:	dd64      	ble.n	8013de6 <__kernel_rem_pio2+0x266>
 8013d1c:	9b02      	ldr	r3, [sp, #8]
 8013d1e:	2200      	movs	r2, #0
 8013d20:	3301      	adds	r3, #1
 8013d22:	9302      	str	r3, [sp, #8]
 8013d24:	4615      	mov	r5, r2
 8013d26:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8013d2a:	4590      	cmp	r8, r2
 8013d2c:	f300 80a1 	bgt.w	8013e72 <__kernel_rem_pio2+0x2f2>
 8013d30:	f1bb 0f00 	cmp.w	fp, #0
 8013d34:	dd07      	ble.n	8013d46 <__kernel_rem_pio2+0x1c6>
 8013d36:	f1bb 0f01 	cmp.w	fp, #1
 8013d3a:	f000 80c1 	beq.w	8013ec0 <__kernel_rem_pio2+0x340>
 8013d3e:	f1bb 0f02 	cmp.w	fp, #2
 8013d42:	f000 80c8 	beq.w	8013ed6 <__kernel_rem_pio2+0x356>
 8013d46:	f1b9 0f02 	cmp.w	r9, #2
 8013d4a:	d14c      	bne.n	8013de6 <__kernel_rem_pio2+0x266>
 8013d4c:	4632      	mov	r2, r6
 8013d4e:	463b      	mov	r3, r7
 8013d50:	4955      	ldr	r1, [pc, #340]	@ (8013ea8 <__kernel_rem_pio2+0x328>)
 8013d52:	2000      	movs	r0, #0
 8013d54:	f7ec faa0 	bl	8000298 <__aeabi_dsub>
 8013d58:	4606      	mov	r6, r0
 8013d5a:	460f      	mov	r7, r1
 8013d5c:	2d00      	cmp	r5, #0
 8013d5e:	d042      	beq.n	8013de6 <__kernel_rem_pio2+0x266>
 8013d60:	4658      	mov	r0, fp
 8013d62:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 8013e98 <__kernel_rem_pio2+0x318>
 8013d66:	f000 fa5b 	bl	8014220 <scalbn>
 8013d6a:	4630      	mov	r0, r6
 8013d6c:	4639      	mov	r1, r7
 8013d6e:	ec53 2b10 	vmov	r2, r3, d0
 8013d72:	f7ec fa91 	bl	8000298 <__aeabi_dsub>
 8013d76:	4606      	mov	r6, r0
 8013d78:	460f      	mov	r7, r1
 8013d7a:	e034      	b.n	8013de6 <__kernel_rem_pio2+0x266>
 8013d7c:	4b4b      	ldr	r3, [pc, #300]	@ (8013eac <__kernel_rem_pio2+0x32c>)
 8013d7e:	2200      	movs	r2, #0
 8013d80:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013d84:	f7ec fc40 	bl	8000608 <__aeabi_dmul>
 8013d88:	f7ec feee 	bl	8000b68 <__aeabi_d2iz>
 8013d8c:	f7ec fbd2 	bl	8000534 <__aeabi_i2d>
 8013d90:	4b47      	ldr	r3, [pc, #284]	@ (8013eb0 <__kernel_rem_pio2+0x330>)
 8013d92:	2200      	movs	r2, #0
 8013d94:	4606      	mov	r6, r0
 8013d96:	460f      	mov	r7, r1
 8013d98:	f7ec fc36 	bl	8000608 <__aeabi_dmul>
 8013d9c:	4602      	mov	r2, r0
 8013d9e:	460b      	mov	r3, r1
 8013da0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013da4:	f7ec fa78 	bl	8000298 <__aeabi_dsub>
 8013da8:	f7ec fede 	bl	8000b68 <__aeabi_d2iz>
 8013dac:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8013db0:	f849 0b04 	str.w	r0, [r9], #4
 8013db4:	4639      	mov	r1, r7
 8013db6:	4630      	mov	r0, r6
 8013db8:	f7ec fa70 	bl	800029c <__adddf3>
 8013dbc:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013dc0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013dc4:	e75f      	b.n	8013c86 <__kernel_rem_pio2+0x106>
 8013dc6:	d107      	bne.n	8013dd8 <__kernel_rem_pio2+0x258>
 8013dc8:	f108 33ff 	add.w	r3, r8, #4294967295
 8013dcc:	aa0c      	add	r2, sp, #48	@ 0x30
 8013dce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013dd2:	ea4f 59e3 	mov.w	r9, r3, asr #23
 8013dd6:	e79e      	b.n	8013d16 <__kernel_rem_pio2+0x196>
 8013dd8:	4b36      	ldr	r3, [pc, #216]	@ (8013eb4 <__kernel_rem_pio2+0x334>)
 8013dda:	2200      	movs	r2, #0
 8013ddc:	f7ec fe9a 	bl	8000b14 <__aeabi_dcmpge>
 8013de0:	2800      	cmp	r0, #0
 8013de2:	d143      	bne.n	8013e6c <__kernel_rem_pio2+0x2ec>
 8013de4:	4681      	mov	r9, r0
 8013de6:	2200      	movs	r2, #0
 8013de8:	2300      	movs	r3, #0
 8013dea:	4630      	mov	r0, r6
 8013dec:	4639      	mov	r1, r7
 8013dee:	f7ec fe73 	bl	8000ad8 <__aeabi_dcmpeq>
 8013df2:	2800      	cmp	r0, #0
 8013df4:	f000 80c1 	beq.w	8013f7a <__kernel_rem_pio2+0x3fa>
 8013df8:	f108 33ff 	add.w	r3, r8, #4294967295
 8013dfc:	2200      	movs	r2, #0
 8013dfe:	9900      	ldr	r1, [sp, #0]
 8013e00:	428b      	cmp	r3, r1
 8013e02:	da70      	bge.n	8013ee6 <__kernel_rem_pio2+0x366>
 8013e04:	2a00      	cmp	r2, #0
 8013e06:	f000 808b 	beq.w	8013f20 <__kernel_rem_pio2+0x3a0>
 8013e0a:	f108 38ff 	add.w	r8, r8, #4294967295
 8013e0e:	ab0c      	add	r3, sp, #48	@ 0x30
 8013e10:	f1ab 0b18 	sub.w	fp, fp, #24
 8013e14:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8013e18:	2b00      	cmp	r3, #0
 8013e1a:	d0f6      	beq.n	8013e0a <__kernel_rem_pio2+0x28a>
 8013e1c:	4658      	mov	r0, fp
 8013e1e:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 8013e98 <__kernel_rem_pio2+0x318>
 8013e22:	f000 f9fd 	bl	8014220 <scalbn>
 8013e26:	f108 0301 	add.w	r3, r8, #1
 8013e2a:	00da      	lsls	r2, r3, #3
 8013e2c:	9205      	str	r2, [sp, #20]
 8013e2e:	ec55 4b10 	vmov	r4, r5, d0
 8013e32:	aa70      	add	r2, sp, #448	@ 0x1c0
 8013e34:	f8df b074 	ldr.w	fp, [pc, #116]	@ 8013eac <__kernel_rem_pio2+0x32c>
 8013e38:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 8013e3c:	4646      	mov	r6, r8
 8013e3e:	f04f 0a00 	mov.w	sl, #0
 8013e42:	2e00      	cmp	r6, #0
 8013e44:	f280 80d1 	bge.w	8013fea <__kernel_rem_pio2+0x46a>
 8013e48:	4644      	mov	r4, r8
 8013e4a:	2c00      	cmp	r4, #0
 8013e4c:	f2c0 80ff 	blt.w	801404e <__kernel_rem_pio2+0x4ce>
 8013e50:	4b19      	ldr	r3, [pc, #100]	@ (8013eb8 <__kernel_rem_pio2+0x338>)
 8013e52:	461f      	mov	r7, r3
 8013e54:	ab70      	add	r3, sp, #448	@ 0x1c0
 8013e56:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8013e5a:	9306      	str	r3, [sp, #24]
 8013e5c:	f04f 0a00 	mov.w	sl, #0
 8013e60:	f04f 0b00 	mov.w	fp, #0
 8013e64:	2600      	movs	r6, #0
 8013e66:	eba8 0504 	sub.w	r5, r8, r4
 8013e6a:	e0e4      	b.n	8014036 <__kernel_rem_pio2+0x4b6>
 8013e6c:	f04f 0902 	mov.w	r9, #2
 8013e70:	e754      	b.n	8013d1c <__kernel_rem_pio2+0x19c>
 8013e72:	f854 3b04 	ldr.w	r3, [r4], #4
 8013e76:	bb0d      	cbnz	r5, 8013ebc <__kernel_rem_pio2+0x33c>
 8013e78:	b123      	cbz	r3, 8013e84 <__kernel_rem_pio2+0x304>
 8013e7a:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8013e7e:	f844 3c04 	str.w	r3, [r4, #-4]
 8013e82:	2301      	movs	r3, #1
 8013e84:	3201      	adds	r2, #1
 8013e86:	461d      	mov	r5, r3
 8013e88:	e74f      	b.n	8013d2a <__kernel_rem_pio2+0x1aa>
 8013e8a:	bf00      	nop
 8013e8c:	f3af 8000 	nop.w
	...
 8013e9c:	3ff00000 	.word	0x3ff00000
 8013ea0:	08015180 	.word	0x08015180
 8013ea4:	40200000 	.word	0x40200000
 8013ea8:	3ff00000 	.word	0x3ff00000
 8013eac:	3e700000 	.word	0x3e700000
 8013eb0:	41700000 	.word	0x41700000
 8013eb4:	3fe00000 	.word	0x3fe00000
 8013eb8:	08015140 	.word	0x08015140
 8013ebc:	1acb      	subs	r3, r1, r3
 8013ebe:	e7de      	b.n	8013e7e <__kernel_rem_pio2+0x2fe>
 8013ec0:	f108 32ff 	add.w	r2, r8, #4294967295
 8013ec4:	ab0c      	add	r3, sp, #48	@ 0x30
 8013ec6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013eca:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8013ece:	a90c      	add	r1, sp, #48	@ 0x30
 8013ed0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8013ed4:	e737      	b.n	8013d46 <__kernel_rem_pio2+0x1c6>
 8013ed6:	f108 32ff 	add.w	r2, r8, #4294967295
 8013eda:	ab0c      	add	r3, sp, #48	@ 0x30
 8013edc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013ee0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8013ee4:	e7f3      	b.n	8013ece <__kernel_rem_pio2+0x34e>
 8013ee6:	a90c      	add	r1, sp, #48	@ 0x30
 8013ee8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8013eec:	3b01      	subs	r3, #1
 8013eee:	430a      	orrs	r2, r1
 8013ef0:	e785      	b.n	8013dfe <__kernel_rem_pio2+0x27e>
 8013ef2:	3401      	adds	r4, #1
 8013ef4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8013ef8:	2a00      	cmp	r2, #0
 8013efa:	d0fa      	beq.n	8013ef2 <__kernel_rem_pio2+0x372>
 8013efc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013efe:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8013f02:	eb0d 0503 	add.w	r5, sp, r3
 8013f06:	9b06      	ldr	r3, [sp, #24]
 8013f08:	aa20      	add	r2, sp, #128	@ 0x80
 8013f0a:	4443      	add	r3, r8
 8013f0c:	f108 0701 	add.w	r7, r8, #1
 8013f10:	3d98      	subs	r5, #152	@ 0x98
 8013f12:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 8013f16:	4444      	add	r4, r8
 8013f18:	42bc      	cmp	r4, r7
 8013f1a:	da04      	bge.n	8013f26 <__kernel_rem_pio2+0x3a6>
 8013f1c:	46a0      	mov	r8, r4
 8013f1e:	e6a2      	b.n	8013c66 <__kernel_rem_pio2+0xe6>
 8013f20:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013f22:	2401      	movs	r4, #1
 8013f24:	e7e6      	b.n	8013ef4 <__kernel_rem_pio2+0x374>
 8013f26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013f28:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8013f2c:	f7ec fb02 	bl	8000534 <__aeabi_i2d>
 8013f30:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 80141f0 <__kernel_rem_pio2+0x670>
 8013f34:	e8e6 0102 	strd	r0, r1, [r6], #8
 8013f38:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013f3c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8013f40:	46b2      	mov	sl, r6
 8013f42:	f04f 0800 	mov.w	r8, #0
 8013f46:	9b05      	ldr	r3, [sp, #20]
 8013f48:	4598      	cmp	r8, r3
 8013f4a:	dd05      	ble.n	8013f58 <__kernel_rem_pio2+0x3d8>
 8013f4c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8013f50:	3701      	adds	r7, #1
 8013f52:	eca5 7b02 	vstmia	r5!, {d7}
 8013f56:	e7df      	b.n	8013f18 <__kernel_rem_pio2+0x398>
 8013f58:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 8013f5c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8013f60:	f7ec fb52 	bl	8000608 <__aeabi_dmul>
 8013f64:	4602      	mov	r2, r0
 8013f66:	460b      	mov	r3, r1
 8013f68:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013f6c:	f7ec f996 	bl	800029c <__adddf3>
 8013f70:	f108 0801 	add.w	r8, r8, #1
 8013f74:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013f78:	e7e5      	b.n	8013f46 <__kernel_rem_pio2+0x3c6>
 8013f7a:	f1cb 0000 	rsb	r0, fp, #0
 8013f7e:	ec47 6b10 	vmov	d0, r6, r7
 8013f82:	f000 f94d 	bl	8014220 <scalbn>
 8013f86:	ec55 4b10 	vmov	r4, r5, d0
 8013f8a:	4b9b      	ldr	r3, [pc, #620]	@ (80141f8 <__kernel_rem_pio2+0x678>)
 8013f8c:	2200      	movs	r2, #0
 8013f8e:	4620      	mov	r0, r4
 8013f90:	4629      	mov	r1, r5
 8013f92:	f7ec fdbf 	bl	8000b14 <__aeabi_dcmpge>
 8013f96:	b300      	cbz	r0, 8013fda <__kernel_rem_pio2+0x45a>
 8013f98:	4b98      	ldr	r3, [pc, #608]	@ (80141fc <__kernel_rem_pio2+0x67c>)
 8013f9a:	2200      	movs	r2, #0
 8013f9c:	4620      	mov	r0, r4
 8013f9e:	4629      	mov	r1, r5
 8013fa0:	f7ec fb32 	bl	8000608 <__aeabi_dmul>
 8013fa4:	f7ec fde0 	bl	8000b68 <__aeabi_d2iz>
 8013fa8:	4606      	mov	r6, r0
 8013faa:	f7ec fac3 	bl	8000534 <__aeabi_i2d>
 8013fae:	4b92      	ldr	r3, [pc, #584]	@ (80141f8 <__kernel_rem_pio2+0x678>)
 8013fb0:	2200      	movs	r2, #0
 8013fb2:	f7ec fb29 	bl	8000608 <__aeabi_dmul>
 8013fb6:	460b      	mov	r3, r1
 8013fb8:	4602      	mov	r2, r0
 8013fba:	4629      	mov	r1, r5
 8013fbc:	4620      	mov	r0, r4
 8013fbe:	f7ec f96b 	bl	8000298 <__aeabi_dsub>
 8013fc2:	f7ec fdd1 	bl	8000b68 <__aeabi_d2iz>
 8013fc6:	ab0c      	add	r3, sp, #48	@ 0x30
 8013fc8:	f10b 0b18 	add.w	fp, fp, #24
 8013fcc:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8013fd0:	f108 0801 	add.w	r8, r8, #1
 8013fd4:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8013fd8:	e720      	b.n	8013e1c <__kernel_rem_pio2+0x29c>
 8013fda:	4620      	mov	r0, r4
 8013fdc:	4629      	mov	r1, r5
 8013fde:	f7ec fdc3 	bl	8000b68 <__aeabi_d2iz>
 8013fe2:	ab0c      	add	r3, sp, #48	@ 0x30
 8013fe4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8013fe8:	e718      	b.n	8013e1c <__kernel_rem_pio2+0x29c>
 8013fea:	ab0c      	add	r3, sp, #48	@ 0x30
 8013fec:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8013ff0:	f7ec faa0 	bl	8000534 <__aeabi_i2d>
 8013ff4:	4622      	mov	r2, r4
 8013ff6:	462b      	mov	r3, r5
 8013ff8:	f7ec fb06 	bl	8000608 <__aeabi_dmul>
 8013ffc:	4652      	mov	r2, sl
 8013ffe:	e967 0102 	strd	r0, r1, [r7, #-8]!
 8014002:	465b      	mov	r3, fp
 8014004:	4620      	mov	r0, r4
 8014006:	4629      	mov	r1, r5
 8014008:	f7ec fafe 	bl	8000608 <__aeabi_dmul>
 801400c:	3e01      	subs	r6, #1
 801400e:	4604      	mov	r4, r0
 8014010:	460d      	mov	r5, r1
 8014012:	e716      	b.n	8013e42 <__kernel_rem_pio2+0x2c2>
 8014014:	9906      	ldr	r1, [sp, #24]
 8014016:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 801401a:	9106      	str	r1, [sp, #24]
 801401c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8014020:	f7ec faf2 	bl	8000608 <__aeabi_dmul>
 8014024:	4602      	mov	r2, r0
 8014026:	460b      	mov	r3, r1
 8014028:	4650      	mov	r0, sl
 801402a:	4659      	mov	r1, fp
 801402c:	f7ec f936 	bl	800029c <__adddf3>
 8014030:	3601      	adds	r6, #1
 8014032:	4682      	mov	sl, r0
 8014034:	468b      	mov	fp, r1
 8014036:	9b00      	ldr	r3, [sp, #0]
 8014038:	429e      	cmp	r6, r3
 801403a:	dc01      	bgt.n	8014040 <__kernel_rem_pio2+0x4c0>
 801403c:	42ae      	cmp	r6, r5
 801403e:	dde9      	ble.n	8014014 <__kernel_rem_pio2+0x494>
 8014040:	ab48      	add	r3, sp, #288	@ 0x120
 8014042:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8014046:	e9c5 ab00 	strd	sl, fp, [r5]
 801404a:	3c01      	subs	r4, #1
 801404c:	e6fd      	b.n	8013e4a <__kernel_rem_pio2+0x2ca>
 801404e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8014050:	2b02      	cmp	r3, #2
 8014052:	dc0b      	bgt.n	801406c <__kernel_rem_pio2+0x4ec>
 8014054:	2b00      	cmp	r3, #0
 8014056:	dc35      	bgt.n	80140c4 <__kernel_rem_pio2+0x544>
 8014058:	d059      	beq.n	801410e <__kernel_rem_pio2+0x58e>
 801405a:	9b02      	ldr	r3, [sp, #8]
 801405c:	f003 0007 	and.w	r0, r3, #7
 8014060:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 8014064:	ecbd 8b02 	vpop	{d8}
 8014068:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801406c:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 801406e:	2b03      	cmp	r3, #3
 8014070:	d1f3      	bne.n	801405a <__kernel_rem_pio2+0x4da>
 8014072:	9b05      	ldr	r3, [sp, #20]
 8014074:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8014078:	eb0d 0403 	add.w	r4, sp, r3
 801407c:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8014080:	4625      	mov	r5, r4
 8014082:	46c2      	mov	sl, r8
 8014084:	f1ba 0f00 	cmp.w	sl, #0
 8014088:	dc69      	bgt.n	801415e <__kernel_rem_pio2+0x5de>
 801408a:	4645      	mov	r5, r8
 801408c:	2d01      	cmp	r5, #1
 801408e:	f300 8087 	bgt.w	80141a0 <__kernel_rem_pio2+0x620>
 8014092:	9c05      	ldr	r4, [sp, #20]
 8014094:	ab48      	add	r3, sp, #288	@ 0x120
 8014096:	441c      	add	r4, r3
 8014098:	2000      	movs	r0, #0
 801409a:	2100      	movs	r1, #0
 801409c:	f1b8 0f01 	cmp.w	r8, #1
 80140a0:	f300 809c 	bgt.w	80141dc <__kernel_rem_pio2+0x65c>
 80140a4:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 80140a8:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 80140ac:	f1b9 0f00 	cmp.w	r9, #0
 80140b0:	f040 80a6 	bne.w	8014200 <__kernel_rem_pio2+0x680>
 80140b4:	9b04      	ldr	r3, [sp, #16]
 80140b6:	e9c3 5600 	strd	r5, r6, [r3]
 80140ba:	e9c3 7802 	strd	r7, r8, [r3, #8]
 80140be:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80140c2:	e7ca      	b.n	801405a <__kernel_rem_pio2+0x4da>
 80140c4:	9d05      	ldr	r5, [sp, #20]
 80140c6:	ab48      	add	r3, sp, #288	@ 0x120
 80140c8:	441d      	add	r5, r3
 80140ca:	4644      	mov	r4, r8
 80140cc:	2000      	movs	r0, #0
 80140ce:	2100      	movs	r1, #0
 80140d0:	2c00      	cmp	r4, #0
 80140d2:	da35      	bge.n	8014140 <__kernel_rem_pio2+0x5c0>
 80140d4:	f1b9 0f00 	cmp.w	r9, #0
 80140d8:	d038      	beq.n	801414c <__kernel_rem_pio2+0x5cc>
 80140da:	4602      	mov	r2, r0
 80140dc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80140e0:	9c04      	ldr	r4, [sp, #16]
 80140e2:	e9c4 2300 	strd	r2, r3, [r4]
 80140e6:	4602      	mov	r2, r0
 80140e8:	460b      	mov	r3, r1
 80140ea:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 80140ee:	f7ec f8d3 	bl	8000298 <__aeabi_dsub>
 80140f2:	ad4a      	add	r5, sp, #296	@ 0x128
 80140f4:	2401      	movs	r4, #1
 80140f6:	45a0      	cmp	r8, r4
 80140f8:	da2b      	bge.n	8014152 <__kernel_rem_pio2+0x5d2>
 80140fa:	f1b9 0f00 	cmp.w	r9, #0
 80140fe:	d002      	beq.n	8014106 <__kernel_rem_pio2+0x586>
 8014100:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8014104:	4619      	mov	r1, r3
 8014106:	9b04      	ldr	r3, [sp, #16]
 8014108:	e9c3 0102 	strd	r0, r1, [r3, #8]
 801410c:	e7a5      	b.n	801405a <__kernel_rem_pio2+0x4da>
 801410e:	9c05      	ldr	r4, [sp, #20]
 8014110:	ab48      	add	r3, sp, #288	@ 0x120
 8014112:	441c      	add	r4, r3
 8014114:	2000      	movs	r0, #0
 8014116:	2100      	movs	r1, #0
 8014118:	f1b8 0f00 	cmp.w	r8, #0
 801411c:	da09      	bge.n	8014132 <__kernel_rem_pio2+0x5b2>
 801411e:	f1b9 0f00 	cmp.w	r9, #0
 8014122:	d002      	beq.n	801412a <__kernel_rem_pio2+0x5aa>
 8014124:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8014128:	4619      	mov	r1, r3
 801412a:	9b04      	ldr	r3, [sp, #16]
 801412c:	e9c3 0100 	strd	r0, r1, [r3]
 8014130:	e793      	b.n	801405a <__kernel_rem_pio2+0x4da>
 8014132:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8014136:	f7ec f8b1 	bl	800029c <__adddf3>
 801413a:	f108 38ff 	add.w	r8, r8, #4294967295
 801413e:	e7eb      	b.n	8014118 <__kernel_rem_pio2+0x598>
 8014140:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8014144:	f7ec f8aa 	bl	800029c <__adddf3>
 8014148:	3c01      	subs	r4, #1
 801414a:	e7c1      	b.n	80140d0 <__kernel_rem_pio2+0x550>
 801414c:	4602      	mov	r2, r0
 801414e:	460b      	mov	r3, r1
 8014150:	e7c6      	b.n	80140e0 <__kernel_rem_pio2+0x560>
 8014152:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8014156:	f7ec f8a1 	bl	800029c <__adddf3>
 801415a:	3401      	adds	r4, #1
 801415c:	e7cb      	b.n	80140f6 <__kernel_rem_pio2+0x576>
 801415e:	ed35 7b02 	vldmdb	r5!, {d7}
 8014162:	ed8d 7b00 	vstr	d7, [sp]
 8014166:	ed95 7b02 	vldr	d7, [r5, #8]
 801416a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801416e:	ec53 2b17 	vmov	r2, r3, d7
 8014172:	ed8d 7b06 	vstr	d7, [sp, #24]
 8014176:	f7ec f891 	bl	800029c <__adddf3>
 801417a:	4602      	mov	r2, r0
 801417c:	460b      	mov	r3, r1
 801417e:	4606      	mov	r6, r0
 8014180:	460f      	mov	r7, r1
 8014182:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014186:	f7ec f887 	bl	8000298 <__aeabi_dsub>
 801418a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801418e:	f7ec f885 	bl	800029c <__adddf3>
 8014192:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014196:	e9c5 0102 	strd	r0, r1, [r5, #8]
 801419a:	e9c5 6700 	strd	r6, r7, [r5]
 801419e:	e771      	b.n	8014084 <__kernel_rem_pio2+0x504>
 80141a0:	ed34 7b02 	vldmdb	r4!, {d7}
 80141a4:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 80141a8:	ec51 0b17 	vmov	r0, r1, d7
 80141ac:	4652      	mov	r2, sl
 80141ae:	465b      	mov	r3, fp
 80141b0:	ed8d 7b00 	vstr	d7, [sp]
 80141b4:	f7ec f872 	bl	800029c <__adddf3>
 80141b8:	4602      	mov	r2, r0
 80141ba:	460b      	mov	r3, r1
 80141bc:	4606      	mov	r6, r0
 80141be:	460f      	mov	r7, r1
 80141c0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80141c4:	f7ec f868 	bl	8000298 <__aeabi_dsub>
 80141c8:	4652      	mov	r2, sl
 80141ca:	465b      	mov	r3, fp
 80141cc:	f7ec f866 	bl	800029c <__adddf3>
 80141d0:	3d01      	subs	r5, #1
 80141d2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80141d6:	e9c4 6700 	strd	r6, r7, [r4]
 80141da:	e757      	b.n	801408c <__kernel_rem_pio2+0x50c>
 80141dc:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80141e0:	f7ec f85c 	bl	800029c <__adddf3>
 80141e4:	f108 38ff 	add.w	r8, r8, #4294967295
 80141e8:	e758      	b.n	801409c <__kernel_rem_pio2+0x51c>
 80141ea:	bf00      	nop
 80141ec:	f3af 8000 	nop.w
	...
 80141f8:	41700000 	.word	0x41700000
 80141fc:	3e700000 	.word	0x3e700000
 8014200:	9b04      	ldr	r3, [sp, #16]
 8014202:	9a04      	ldr	r2, [sp, #16]
 8014204:	601d      	str	r5, [r3, #0]
 8014206:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 801420a:	605c      	str	r4, [r3, #4]
 801420c:	609f      	str	r7, [r3, #8]
 801420e:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 8014212:	60d3      	str	r3, [r2, #12]
 8014214:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8014218:	6110      	str	r0, [r2, #16]
 801421a:	6153      	str	r3, [r2, #20]
 801421c:	e71d      	b.n	801405a <__kernel_rem_pio2+0x4da>
 801421e:	bf00      	nop

08014220 <scalbn>:
 8014220:	b570      	push	{r4, r5, r6, lr}
 8014222:	ec55 4b10 	vmov	r4, r5, d0
 8014226:	f3c5 510a 	ubfx	r1, r5, #20, #11
 801422a:	4606      	mov	r6, r0
 801422c:	462b      	mov	r3, r5
 801422e:	b991      	cbnz	r1, 8014256 <scalbn+0x36>
 8014230:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8014234:	4323      	orrs	r3, r4
 8014236:	d03b      	beq.n	80142b0 <scalbn+0x90>
 8014238:	4b33      	ldr	r3, [pc, #204]	@ (8014308 <scalbn+0xe8>)
 801423a:	4620      	mov	r0, r4
 801423c:	4629      	mov	r1, r5
 801423e:	2200      	movs	r2, #0
 8014240:	f7ec f9e2 	bl	8000608 <__aeabi_dmul>
 8014244:	4b31      	ldr	r3, [pc, #196]	@ (801430c <scalbn+0xec>)
 8014246:	429e      	cmp	r6, r3
 8014248:	4604      	mov	r4, r0
 801424a:	460d      	mov	r5, r1
 801424c:	da0f      	bge.n	801426e <scalbn+0x4e>
 801424e:	a326      	add	r3, pc, #152	@ (adr r3, 80142e8 <scalbn+0xc8>)
 8014250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014254:	e01e      	b.n	8014294 <scalbn+0x74>
 8014256:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 801425a:	4291      	cmp	r1, r2
 801425c:	d10b      	bne.n	8014276 <scalbn+0x56>
 801425e:	4622      	mov	r2, r4
 8014260:	4620      	mov	r0, r4
 8014262:	4629      	mov	r1, r5
 8014264:	f7ec f81a 	bl	800029c <__adddf3>
 8014268:	4604      	mov	r4, r0
 801426a:	460d      	mov	r5, r1
 801426c:	e020      	b.n	80142b0 <scalbn+0x90>
 801426e:	460b      	mov	r3, r1
 8014270:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8014274:	3936      	subs	r1, #54	@ 0x36
 8014276:	f24c 3250 	movw	r2, #50000	@ 0xc350
 801427a:	4296      	cmp	r6, r2
 801427c:	dd0d      	ble.n	801429a <scalbn+0x7a>
 801427e:	2d00      	cmp	r5, #0
 8014280:	a11b      	add	r1, pc, #108	@ (adr r1, 80142f0 <scalbn+0xd0>)
 8014282:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014286:	da02      	bge.n	801428e <scalbn+0x6e>
 8014288:	a11b      	add	r1, pc, #108	@ (adr r1, 80142f8 <scalbn+0xd8>)
 801428a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801428e:	a318      	add	r3, pc, #96	@ (adr r3, 80142f0 <scalbn+0xd0>)
 8014290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014294:	f7ec f9b8 	bl	8000608 <__aeabi_dmul>
 8014298:	e7e6      	b.n	8014268 <scalbn+0x48>
 801429a:	1872      	adds	r2, r6, r1
 801429c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 80142a0:	428a      	cmp	r2, r1
 80142a2:	dcec      	bgt.n	801427e <scalbn+0x5e>
 80142a4:	2a00      	cmp	r2, #0
 80142a6:	dd06      	ble.n	80142b6 <scalbn+0x96>
 80142a8:	f36f 531e 	bfc	r3, #20, #11
 80142ac:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80142b0:	ec45 4b10 	vmov	d0, r4, r5
 80142b4:	bd70      	pop	{r4, r5, r6, pc}
 80142b6:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 80142ba:	da08      	bge.n	80142ce <scalbn+0xae>
 80142bc:	2d00      	cmp	r5, #0
 80142be:	a10a      	add	r1, pc, #40	@ (adr r1, 80142e8 <scalbn+0xc8>)
 80142c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80142c4:	dac3      	bge.n	801424e <scalbn+0x2e>
 80142c6:	a10e      	add	r1, pc, #56	@ (adr r1, 8014300 <scalbn+0xe0>)
 80142c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80142cc:	e7bf      	b.n	801424e <scalbn+0x2e>
 80142ce:	3236      	adds	r2, #54	@ 0x36
 80142d0:	f36f 531e 	bfc	r3, #20, #11
 80142d4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80142d8:	4620      	mov	r0, r4
 80142da:	4b0d      	ldr	r3, [pc, #52]	@ (8014310 <scalbn+0xf0>)
 80142dc:	4629      	mov	r1, r5
 80142de:	2200      	movs	r2, #0
 80142e0:	e7d8      	b.n	8014294 <scalbn+0x74>
 80142e2:	bf00      	nop
 80142e4:	f3af 8000 	nop.w
 80142e8:	c2f8f359 	.word	0xc2f8f359
 80142ec:	01a56e1f 	.word	0x01a56e1f
 80142f0:	8800759c 	.word	0x8800759c
 80142f4:	7e37e43c 	.word	0x7e37e43c
 80142f8:	8800759c 	.word	0x8800759c
 80142fc:	fe37e43c 	.word	0xfe37e43c
 8014300:	c2f8f359 	.word	0xc2f8f359
 8014304:	81a56e1f 	.word	0x81a56e1f
 8014308:	43500000 	.word	0x43500000
 801430c:	ffff3cb0 	.word	0xffff3cb0
 8014310:	3c900000 	.word	0x3c900000
 8014314:	00000000 	.word	0x00000000

08014318 <floor>:
 8014318:	ec51 0b10 	vmov	r0, r1, d0
 801431c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8014320:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014324:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8014328:	2e13      	cmp	r6, #19
 801432a:	460c      	mov	r4, r1
 801432c:	4605      	mov	r5, r0
 801432e:	4680      	mov	r8, r0
 8014330:	dc34      	bgt.n	801439c <floor+0x84>
 8014332:	2e00      	cmp	r6, #0
 8014334:	da17      	bge.n	8014366 <floor+0x4e>
 8014336:	a332      	add	r3, pc, #200	@ (adr r3, 8014400 <floor+0xe8>)
 8014338:	e9d3 2300 	ldrd	r2, r3, [r3]
 801433c:	f7eb ffae 	bl	800029c <__adddf3>
 8014340:	2200      	movs	r2, #0
 8014342:	2300      	movs	r3, #0
 8014344:	f7ec fbf0 	bl	8000b28 <__aeabi_dcmpgt>
 8014348:	b150      	cbz	r0, 8014360 <floor+0x48>
 801434a:	2c00      	cmp	r4, #0
 801434c:	da55      	bge.n	80143fa <floor+0xe2>
 801434e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8014352:	432c      	orrs	r4, r5
 8014354:	2500      	movs	r5, #0
 8014356:	42ac      	cmp	r4, r5
 8014358:	4c2b      	ldr	r4, [pc, #172]	@ (8014408 <floor+0xf0>)
 801435a:	bf08      	it	eq
 801435c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8014360:	4621      	mov	r1, r4
 8014362:	4628      	mov	r0, r5
 8014364:	e023      	b.n	80143ae <floor+0x96>
 8014366:	4f29      	ldr	r7, [pc, #164]	@ (801440c <floor+0xf4>)
 8014368:	4137      	asrs	r7, r6
 801436a:	ea01 0307 	and.w	r3, r1, r7
 801436e:	4303      	orrs	r3, r0
 8014370:	d01d      	beq.n	80143ae <floor+0x96>
 8014372:	a323      	add	r3, pc, #140	@ (adr r3, 8014400 <floor+0xe8>)
 8014374:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014378:	f7eb ff90 	bl	800029c <__adddf3>
 801437c:	2200      	movs	r2, #0
 801437e:	2300      	movs	r3, #0
 8014380:	f7ec fbd2 	bl	8000b28 <__aeabi_dcmpgt>
 8014384:	2800      	cmp	r0, #0
 8014386:	d0eb      	beq.n	8014360 <floor+0x48>
 8014388:	2c00      	cmp	r4, #0
 801438a:	bfbe      	ittt	lt
 801438c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8014390:	4133      	asrlt	r3, r6
 8014392:	18e4      	addlt	r4, r4, r3
 8014394:	ea24 0407 	bic.w	r4, r4, r7
 8014398:	2500      	movs	r5, #0
 801439a:	e7e1      	b.n	8014360 <floor+0x48>
 801439c:	2e33      	cmp	r6, #51	@ 0x33
 801439e:	dd0a      	ble.n	80143b6 <floor+0x9e>
 80143a0:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 80143a4:	d103      	bne.n	80143ae <floor+0x96>
 80143a6:	4602      	mov	r2, r0
 80143a8:	460b      	mov	r3, r1
 80143aa:	f7eb ff77 	bl	800029c <__adddf3>
 80143ae:	ec41 0b10 	vmov	d0, r0, r1
 80143b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80143b6:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 80143ba:	f04f 37ff 	mov.w	r7, #4294967295
 80143be:	40df      	lsrs	r7, r3
 80143c0:	4207      	tst	r7, r0
 80143c2:	d0f4      	beq.n	80143ae <floor+0x96>
 80143c4:	a30e      	add	r3, pc, #56	@ (adr r3, 8014400 <floor+0xe8>)
 80143c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80143ca:	f7eb ff67 	bl	800029c <__adddf3>
 80143ce:	2200      	movs	r2, #0
 80143d0:	2300      	movs	r3, #0
 80143d2:	f7ec fba9 	bl	8000b28 <__aeabi_dcmpgt>
 80143d6:	2800      	cmp	r0, #0
 80143d8:	d0c2      	beq.n	8014360 <floor+0x48>
 80143da:	2c00      	cmp	r4, #0
 80143dc:	da0a      	bge.n	80143f4 <floor+0xdc>
 80143de:	2e14      	cmp	r6, #20
 80143e0:	d101      	bne.n	80143e6 <floor+0xce>
 80143e2:	3401      	adds	r4, #1
 80143e4:	e006      	b.n	80143f4 <floor+0xdc>
 80143e6:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 80143ea:	2301      	movs	r3, #1
 80143ec:	40b3      	lsls	r3, r6
 80143ee:	441d      	add	r5, r3
 80143f0:	4545      	cmp	r5, r8
 80143f2:	d3f6      	bcc.n	80143e2 <floor+0xca>
 80143f4:	ea25 0507 	bic.w	r5, r5, r7
 80143f8:	e7b2      	b.n	8014360 <floor+0x48>
 80143fa:	2500      	movs	r5, #0
 80143fc:	462c      	mov	r4, r5
 80143fe:	e7af      	b.n	8014360 <floor+0x48>
 8014400:	8800759c 	.word	0x8800759c
 8014404:	7e37e43c 	.word	0x7e37e43c
 8014408:	bff00000 	.word	0xbff00000
 801440c:	000fffff 	.word	0x000fffff

08014410 <_init>:
 8014410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014412:	bf00      	nop
 8014414:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014416:	bc08      	pop	{r3}
 8014418:	469e      	mov	lr, r3
 801441a:	4770      	bx	lr

0801441c <_fini>:
 801441c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801441e:	bf00      	nop
 8014420:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014422:	bc08      	pop	{r3}
 8014424:	469e      	mov	lr, r3
 8014426:	4770      	bx	lr
