Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	comm/uart0/transmitter/U4/B1 comm/uart0/transmitter/U4/ZN core/U16/A1 core/U16/ZN core/capturer/U96/I core/capturer/U96/ZN core/capturer/U56/A2 core/capturer/U56/ZN core/capturer/U49/A1 core/capturer/U49/ZN core/cmdr/U25/I core/cmdr/U25/ZN core/cmdr/U84/A2 core/cmdr/U84/ZN 
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'comm/uart0/transmitter/U4'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'comm/uart0/transmitter/U4'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'comm/uart0/transmitter/U4'
         to break a timing loop. (OPT-314)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : DSO_dig
Version: I-2013.12-SP5
Date   : Wed Dec 10 16:47:34 2014
****************************************

Operating Conditions: NCCOM   Library: tcbn40lpbwptc
Wire Load Model Mode: segmented

  Startpoint: comm/uart0/receiver/baud_count_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: comm/uart0/receiver/state_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DetectStableEdge   ZeroWireload          tcbn40lpbwptc
  Stabilize_RESET1   ZeroWireload          tcbn40lpbwptc
  Trigger            ZeroWireload          tcbn40lpbwptc
  DetectTrigger      ZeroWireload          tcbn40lpbwptc
  UART_rx            ZeroWireload          tcbn40lpbwptc
  UART_tx            ZeroWireload          tcbn40lpbwptc
  cmd_module         ZeroWireload          tcbn40lpbwptc
  Capture            ZeroWireload          tcbn40lpbwptc
  TwoTrigger         ZeroWireload          tcbn40lpbwptc
  ClkGen             ZeroWireload          tcbn40lpbwptc
  UART               ZeroWireload          tcbn40lpbwptc
  Stabilize          ZeroWireload          tcbn40lpbwptc
  dig_core           ZeroWireload          tcbn40lpbwptc
  UART_comm          ZeroWireload          tcbn40lpbwptc
  DSO_dig            TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc
  SPIMaster          ZeroWireload          tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  comm/uart0/receiver/baud_count_reg[3]/CP (DFQD1BWP)     0.00       0.00 r
  comm/uart0/receiver/baud_count_reg[3]/Q (DFQD1BWP)      0.12       0.12 f
  comm/uart0/receiver/U37/ZN (ND4D1BWP)                   0.03       0.14 r
  comm/uart0/receiver/U26/ZN (OAI221D1BWP)                0.03       0.18 f
  comm/uart0/receiver/state_reg[1]/D (DFCNQD1BWP)         0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  comm/uart0/receiver/state_reg[1]/CP (DFCNQD1BWP)        0.00       0.15 r
  library hold time                                       0.03       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : DSO_dig
Version: I-2013.12-SP5
Date   : Wed Dec 10 16:47:34 2014
****************************************

Operating Conditions: NCCOM   Library: tcbn40lpbwptc
Wire Load Model Mode: segmented

  Startpoint: core/cmdr/dump_channel_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: comm/uart0/transmitter/data_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DetectStableEdge   ZeroWireload          tcbn40lpbwptc
  Stabilize_RESET1   ZeroWireload          tcbn40lpbwptc
  Trigger            ZeroWireload          tcbn40lpbwptc
  DetectTrigger      ZeroWireload          tcbn40lpbwptc
  UART_rx            ZeroWireload          tcbn40lpbwptc
  UART_tx            ZeroWireload          tcbn40lpbwptc
  cmd_module         ZeroWireload          tcbn40lpbwptc
  Capture            ZeroWireload          tcbn40lpbwptc
  TwoTrigger         ZeroWireload          tcbn40lpbwptc
  ClkGen             ZeroWireload          tcbn40lpbwptc
  UART               ZeroWireload          tcbn40lpbwptc
  Stabilize          ZeroWireload          tcbn40lpbwptc
  dig_core           ZeroWireload          tcbn40lpbwptc
  UART_comm          ZeroWireload          tcbn40lpbwptc
  DSO_dig            TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc
  SPIMaster          ZeroWireload          tcbn40lpbwptc
  Correction_DW01_add_3
                     ZeroWireload          tcbn40lpbwptc
  Correction         ZeroWireload          tcbn40lpbwptc
  Correction_DW02_mult_0
                     ZeroWireload          tcbn40lpbwptc
  Correction_DW01_add_2
                     ZeroWireload          tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/cmdr/dump_channel_reg[1]/CP (EDFCNQD4BWP)          0.00       0.00 r
  core/cmdr/dump_channel_reg[1]/Q (EDFCNQD4BWP)           0.14       0.14 r
  core/cmdr/dump_channel[1] (cmd_module)                  0.00       0.14 r
  core/U9/ZN (NR2D1BWP)                                   0.04       0.17 f
  core/U8/Z (AO222D1BWP)                                  0.13       0.30 f
  core/cmdr/dump_data[3] (cmd_module)                     0.00       0.30 f
  core/cmdr/correction/raw[3] (Correction)                0.00       0.30 f
  core/cmdr/correction/add_14/A[3] (Correction_DW01_add_3)
                                                          0.00       0.30 f
  core/cmdr/correction/add_14/U32/Z (OR2D1BWP)            0.06       0.36 f
  core/cmdr/correction/add_14/U21/ZN (INR2D1BWP)          0.04       0.41 f
  core/cmdr/correction/add_14/U23/ZN (NR2XD0BWP)          0.03       0.43 r
  core/cmdr/correction/add_14/U22/ZN (ND2D1BWP)           0.03       0.46 f
  core/cmdr/correction/add_14/U28/ZN (ND2D1BWP)           0.02       0.49 r
  core/cmdr/correction/add_14/U2/ZN (ND2D1BWP)            0.03       0.51 f
  core/cmdr/correction/add_14/U27/ZN (IOA21D1BWP)         0.06       0.57 f
  core/cmdr/correction/add_14/U8/ZN (IOA21D2BWP)          0.05       0.63 f
  core/cmdr/correction/add_14/U3/ZN (IOA21D2BWP)          0.05       0.68 f
  core/cmdr/correction/add_14/SUM[8] (Correction_DW01_add_3)
                                                          0.00       0.68 f
  core/cmdr/correction/U7/ZN (IND2D2BWP)                  0.05       0.73 f
  core/cmdr/correction/U6/ZN (IOA21D0BWP)                 0.09       0.82 f
  core/cmdr/correction/mult_18/A[0] (Correction_DW02_mult_0)
                                                          0.00       0.82 f
  core/cmdr/correction/mult_18/U103/Z (AN2XD1BWP)         0.06       0.88 f
  core/cmdr/correction/mult_18/U50/Z (XOR2D1BWP)          0.07       0.96 r
  core/cmdr/correction/mult_18/S2_2_4/CO (FA1D0BWP)       0.07       1.03 r
  core/cmdr/correction/mult_18/S2_3_4/CO (FA1D0BWP)       0.12       1.15 r
  core/cmdr/correction/mult_18/S2_4_4/CO (FA1D0BWP)       0.12       1.27 r
  core/cmdr/correction/mult_18/S2_5_4/CO (FA1D0BWP)       0.12       1.40 r
  core/cmdr/correction/mult_18/S2_6_4/CO (FA1D0BWP)       0.12       1.52 r
  core/cmdr/correction/mult_18/S4_4/S (FA1D0BWP)          0.14       1.66 r
  core/cmdr/correction/mult_18/U42/Z (XOR2D1BWP)          0.08       1.74 f
  core/cmdr/correction/mult_18/FS_1/A[9] (Correction_DW01_add_2)
                                                          0.00       1.74 f
  core/cmdr/correction/mult_18/FS_1/U37/Z (OR2D1BWP)      0.06       1.80 f
  core/cmdr/correction/mult_18/FS_1/U5/ZN (CKND1BWP)      0.02       1.82 r
  core/cmdr/correction/mult_18/FS_1/U31/ZN (OAI21D1BWP)
                                                          0.02       1.84 f
  core/cmdr/correction/mult_18/FS_1/U6/ZN (ND2D1BWP)      0.02       1.86 r
  core/cmdr/correction/mult_18/FS_1/U9/ZN (CKND2D1BWP)
                                                          0.02       1.89 f
  core/cmdr/correction/mult_18/FS_1/U11/ZN (CKND1BWP)     0.02       1.90 r
  core/cmdr/correction/mult_18/FS_1/U10/ZN (CKND2D1BWP)
                                                          0.02       1.93 f
  core/cmdr/correction/mult_18/FS_1/U3/Z (AO21D1BWP)      0.06       1.98 f
  core/cmdr/correction/mult_18/FS_1/U2/ZN (ND2D1BWP)      0.02       2.00 r
  core/cmdr/correction/mult_18/FS_1/U4/ZN (ND2D1BWP)      0.05       2.05 f
  core/cmdr/correction/mult_18/FS_1/SUM[13] (Correction_DW01_add_2)
                                                          0.00       2.05 f
  core/cmdr/correction/mult_18/PRODUCT[15] (Correction_DW02_mult_0)
                                                          0.00       2.05 f
  core/cmdr/correction/U18/Z (OR2D1BWP)                   0.07       2.12 f
  core/cmdr/correction/corrected[3] (Correction)          0.00       2.12 f
  core/cmdr/U17/Z (AO222D1BWP)                            0.10       2.21 f
  core/cmdr/resp_data[3] (cmd_module)                     0.00       2.21 f
  core/resp_data[3] (dig_core)                            0.00       2.21 f
  comm/tx_data[3] (UART_comm)                             0.00       2.21 f
  comm/uart0/tx_data[3] (UART)                            0.00       2.21 f
  comm/uart0/transmitter/tx_data[3] (UART_tx)             0.00       2.21 f
  comm/uart0/transmitter/U18/Z (AO222D1BWP)               0.12       2.33 f
  comm/uart0/transmitter/data_reg[3]/D (DFQD1BWP)         0.00       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  comm/uart0/transmitter/data_reg[3]/CP (DFQD1BWP)        0.00       2.35 r
  library setup time                                     -0.01       2.34
  data required time                                                 2.34
  --------------------------------------------------------------------------
  data required time                                                 2.34
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
