/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [13:0] _00_;
  wire [21:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  reg [6:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire [4:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [9:0] celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_31z;
  wire [17:0] celloutsig_0_32z;
  wire [11:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [30:0] celloutsig_0_35z;
  wire [14:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire [6:0] celloutsig_0_49z;
  wire [3:0] celloutsig_0_4z;
  wire [12:0] celloutsig_0_51z;
  wire [5:0] celloutsig_0_52z;
  wire [2:0] celloutsig_0_5z;
  wire [13:0] celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [13:0] celloutsig_1_10z;
  wire [26:0] celloutsig_1_15z;
  wire [5:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  reg [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [22:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [67:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_43z = ~(celloutsig_0_5z[0] & celloutsig_0_35z[25]);
  assign celloutsig_1_0z = ~(in_data[136] & in_data[101]);
  assign celloutsig_1_7z = ~(celloutsig_1_5z & celloutsig_1_0z);
  assign celloutsig_0_2z = ~(celloutsig_0_1z[1] & celloutsig_0_1z[4]);
  assign celloutsig_1_18z = ~((in_data[179] | celloutsig_1_17z) & celloutsig_1_4z[3]);
  assign celloutsig_1_9z = celloutsig_1_8z[4] | in_data[111];
  assign celloutsig_1_1z = ~(celloutsig_1_0z ^ in_data[133]);
  assign celloutsig_1_5z = ~(celloutsig_1_4z[2] ^ celloutsig_1_4z[1]);
  assign celloutsig_1_17z = ~(celloutsig_1_16z[5] ^ celloutsig_1_7z);
  reg [21:0] _11_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[128])
    if (clkin_data[128]) _11_ <= 22'h000000;
    else _11_ <= in_data[26:5];
  assign { _01_[21], _00_[13:3], _01_[9:0] } = _11_;
  assign celloutsig_0_49z = celloutsig_0_39z[12:6] / { 1'h1, celloutsig_0_7z[4:2], celloutsig_0_11z };
  assign celloutsig_0_10z = in_data[16:14] <= celloutsig_0_7z[5:3];
  assign celloutsig_0_28z = { _00_[5:3], _01_[9:3], celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_17z } <= { celloutsig_0_22z, celloutsig_0_5z, celloutsig_0_23z, celloutsig_0_19z, celloutsig_0_26z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_27z, celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_19z };
  assign celloutsig_0_34z = { celloutsig_0_6z[5:4], celloutsig_0_16z } && { celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_10z };
  assign celloutsig_0_14z = celloutsig_0_4z && { in_data[93:91], celloutsig_0_0z };
  assign celloutsig_0_19z = { celloutsig_0_15z, celloutsig_0_12z } && celloutsig_0_16z;
  assign celloutsig_0_24z = celloutsig_0_20z && celloutsig_0_9z[4:0];
  assign celloutsig_0_35z = { celloutsig_0_33z[5:3], celloutsig_0_22z, celloutsig_0_34z, celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_27z, celloutsig_0_23z, celloutsig_0_4z } % { 1'h1, celloutsig_0_6z[12:1], celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_29z, celloutsig_0_15z, celloutsig_0_22z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_10z = { celloutsig_1_8z[53:50], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_0z } % { 1'h1, celloutsig_1_2z[17:6], in_data[96] };
  assign celloutsig_0_6z = { in_data[15:3], celloutsig_0_2z } % { 1'h1, in_data[56:55], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_17z = celloutsig_0_11z % { 1'h1, celloutsig_0_15z, celloutsig_0_0z };
  assign celloutsig_0_22z = celloutsig_0_7z[6:2] % { 1'h1, celloutsig_0_8z[6:3] };
  assign celloutsig_0_26z = { celloutsig_0_8z[6:1], celloutsig_0_17z, celloutsig_0_3z } % { 1'h1, celloutsig_0_24z, celloutsig_0_9z };
  assign celloutsig_0_33z = { celloutsig_0_32z[11:1], celloutsig_0_13z } % { 1'h1, celloutsig_0_1z[1], celloutsig_0_23z, celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_31z };
  assign celloutsig_0_12z = { celloutsig_0_8z[2:0], celloutsig_0_2z } % { 1'h1, celloutsig_0_1z[2:0] };
  assign celloutsig_0_20z = { in_data[2:0], celloutsig_0_14z, celloutsig_0_19z } % { 1'h1, celloutsig_0_12z[1], celloutsig_0_5z };
  assign celloutsig_0_32z = { in_data[83:67], celloutsig_0_0z } % { 1'h1, _00_[12:3], _01_[9:4], celloutsig_0_23z };
  assign celloutsig_0_39z = celloutsig_0_8z[0] ? { celloutsig_0_11z[0], celloutsig_0_7z, celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_31z } : { celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_0_4z = celloutsig_0_0z ? { celloutsig_0_1z[3:1], celloutsig_0_3z } : { in_data[5:3], celloutsig_0_2z };
  assign celloutsig_1_2z = in_data[129] ? { in_data[151:130], 1'h1 } : in_data[182:160];
  assign celloutsig_1_4z = celloutsig_1_3z[2] ? in_data[187:182] : { in_data[120:116], celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_4z[4:0], celloutsig_1_5z } !== { in_data[134:131], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_13z = { celloutsig_0_7z[6:5], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_4z } !== { in_data[67:51], celloutsig_0_7z };
  assign celloutsig_0_51z = ~ { celloutsig_0_4z, celloutsig_0_43z, celloutsig_0_28z, celloutsig_0_49z };
  assign celloutsig_0_52z = ~ celloutsig_0_6z[12:7];
  assign celloutsig_1_15z = ~ { celloutsig_1_10z[8:5], celloutsig_1_2z };
  assign celloutsig_0_27z = ~ celloutsig_0_7z[3:1];
  assign celloutsig_0_31z = ~ { celloutsig_0_4z[2:1], celloutsig_0_0z };
  assign celloutsig_0_15z = | { celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_11z };
  assign celloutsig_0_29z = | { celloutsig_0_11z[2], celloutsig_0_17z };
  assign celloutsig_0_23z = ~^ { celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_18z };
  assign celloutsig_0_8z = { in_data[77:71], celloutsig_0_3z } <<< { celloutsig_0_6z[9:3], celloutsig_0_0z };
  assign celloutsig_0_11z = celloutsig_0_1z[5:3] <<< celloutsig_0_5z;
  assign celloutsig_1_3z = { celloutsig_1_2z[13:10], celloutsig_1_0z } >>> in_data[187:183];
  assign celloutsig_1_8z = { in_data[181:142], celloutsig_1_2z, celloutsig_1_3z } >>> { in_data[173:121], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_5z = celloutsig_0_1z[4:2] >>> { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_16z = { celloutsig_1_4z[5:2], celloutsig_1_9z, celloutsig_1_0z } >>> celloutsig_1_15z[13:8];
  assign celloutsig_0_7z = { in_data[32], celloutsig_0_5z, celloutsig_0_5z } >>> in_data[94:88];
  assign celloutsig_0_9z = { celloutsig_0_7z[4:0], celloutsig_0_5z } >>> celloutsig_0_8z;
  assign celloutsig_0_16z = celloutsig_0_6z[10:6] >>> { celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_0_18z = { celloutsig_0_17z[0], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_13z } >>> celloutsig_0_7z;
  assign celloutsig_0_0z = ~((in_data[47] & in_data[90]) | in_data[29]);
  assign celloutsig_0_3z = ~((celloutsig_0_0z & celloutsig_0_2z) | celloutsig_0_1z[3]);
  always_latch
    if (clkin_data[160]) celloutsig_1_19z = 4'h0;
    else if (clkin_data[64]) celloutsig_1_19z = celloutsig_1_10z[3:0];
  always_latch
    if (clkin_data[128]) celloutsig_0_1z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_1z = { in_data[29:26], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign _00_[2:0] = { celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_28z };
  assign _01_[20:10] = _00_[13:3];
  assign { out_data[128], out_data[99:96], out_data[44:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_51z, celloutsig_0_52z };
endmodule
