{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553195739212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553195739212 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 22 00:45:39 2019 " "Processing started: Fri Mar 22 00:45:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553195739212 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553195739212 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fsm -c fsm " "Command: quartus_map --read_settings_files=on --write_settings_files=off fsm -c fsm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553195739212 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553195740197 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553195740197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-Struct " "Found design unit 1: TopLevel-Struct" {  } { { "TopLevel.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/fsm/TopLevel.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553195758742 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/fsm/TopLevel.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553195758742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553195758742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file scan_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scan_Reg-behave " "Found design unit 1: Scan_Reg-behave" {  } { { "scan_reg.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/fsm/scan_reg.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553195758742 ""} { "Info" "ISGN_ENTITY_NAME" "1 Scan_Reg " "Found entity 1: Scan_Reg" {  } { { "scan_reg.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/fsm/scan_reg.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553195758742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553195758742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_chain.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file scan_chain.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scan_Chain-behave " "Found design unit 1: Scan_Chain-behave" {  } { { "scan_chain.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/fsm/scan_chain.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553195758758 ""} { "Info" "ISGN_ENTITY_NAME" "1 Scan_Chain " "Found entity 1: Scan_Chain" {  } { { "scan_chain.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/fsm/scan_chain.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553195758758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553195758758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/fsm/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553195758758 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/fsm/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553195758758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553195758758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/fsm/DUT.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553195758758 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/fsm/DUT.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553195758758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553195758758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_knife.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fsm_knife.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fsm_knife-Behave " "Found design unit 1: Fsm_knife-Behave" {  } { { "Fsm_knife.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/fsm/Fsm_knife.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553195758774 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fsm_knife " "Found entity 1: Fsm_knife" {  } { { "Fsm_knife.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/fsm/Fsm_knife.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553195758774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553195758774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_all.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fsm_all.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_all-struct " "Found design unit 1: fsm_all-struct" {  } { { "fsm_all.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/fsm/fsm_all.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553195758789 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_all " "Found entity 1: fsm_all" {  } { { "fsm_all.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/fsm/fsm_all.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553195758789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553195758789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_terror.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fsm_terror.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fsm_terror-Behave " "Found design unit 1: Fsm_terror-Behave" {  } { { "Fsm_terror.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/fsm/Fsm_terror.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553195758789 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fsm_terror " "Found entity 1: Fsm_terror" {  } { { "Fsm_terror.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/fsm/Fsm_terror.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553195758789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553195758789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_gun.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fsm_gun.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fsm_gun-Behave " "Found design unit 1: Fsm_gun-Behave" {  } { { "Fsm_gun.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/fsm/Fsm_gun.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553195758805 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fsm_gun " "Found entity 1: Fsm_gun" {  } { { "Fsm_gun.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/fsm/Fsm_gun.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553195758805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553195758805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_bomb.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fsm_bomb.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fsm_bomb-Behave " "Found design unit 1: Fsm_bomb-Behave" {  } { { "Fsm_bomb.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/fsm/Fsm_bomb.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553195758805 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fsm_bomb " "Found entity 1: Fsm_bomb" {  } { { "Fsm_bomb.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/fsm/Fsm_bomb.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553195758805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553195758805 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1553195758867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Chain Scan_Chain:scan_instance " "Elaborating entity \"Scan_Chain\" for hierarchy \"Scan_Chain:scan_instance\"" {  } { { "TopLevel.vhdl" "scan_instance" { Text "C:/intelFPGA_lite/18.1/Projects/fsm/TopLevel.vhdl" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553195758867 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused scan_chain.vhdl(46) " "Verilog HDL or VHDL warning at scan_chain.vhdl(46): object \"unused\" assigned a value but never read" {  } { { "scan_chain.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/fsm/scan_chain.vhdl" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553195758867 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Reg Scan_Chain:scan_instance\|Scan_Reg:In_Reg " "Elaborating entity \"Scan_Reg\" for hierarchy \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\"" {  } { { "scan_chain.vhdl" "In_Reg" { Text "C:/intelFPGA_lite/18.1/Projects/fsm/scan_chain.vhdl" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553195758883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Reg Scan_Chain:scan_instance\|Scan_Reg:Out_Reg " "Elaborating entity \"Scan_Reg\" for hierarchy \"Scan_Chain:scan_instance\|Scan_Reg:Out_Reg\"" {  } { { "scan_chain.vhdl" "Out_Reg" { Text "C:/intelFPGA_lite/18.1/Projects/fsm/scan_chain.vhdl" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553195758883 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "scan_reg.vhdl(36) " "VHDL Subtype or Type Declaration warning at scan_reg.vhdl(36): subtype or type has null range" {  } { { "scan_reg.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/fsm/scan_reg.vhdl" 36 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1553195758883 "|TopLevel|Scan_Chain:scan_instance|Scan_Reg:Out_Reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DUT DUT:dut_instance " "Elaborating entity \"DUT\" for hierarchy \"DUT:dut_instance\"" {  } { { "TopLevel.vhdl" "dut_instance" { Text "C:/intelFPGA_lite/18.1/Projects/fsm/TopLevel.vhdl" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553195758883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_all DUT:dut_instance\|fsm_all:add_instance " "Elaborating entity \"fsm_all\" for hierarchy \"DUT:dut_instance\|fsm_all:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "C:/intelFPGA_lite/18.1/Projects/fsm/DUT.vhdl" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553195758883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fsm_bomb DUT:dut_instance\|fsm_all:add_instance\|Fsm_bomb:S0 " "Elaborating entity \"Fsm_bomb\" for hierarchy \"DUT:dut_instance\|fsm_all:add_instance\|Fsm_bomb:S0\"" {  } { { "fsm_all.vhdl" "S0" { Text "C:/intelFPGA_lite/18.1/Projects/fsm/fsm_all.vhdl" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553195758883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fsm_gun DUT:dut_instance\|fsm_all:add_instance\|Fsm_gun:S1 " "Elaborating entity \"Fsm_gun\" for hierarchy \"DUT:dut_instance\|fsm_all:add_instance\|Fsm_gun:S1\"" {  } { { "fsm_all.vhdl" "S1" { Text "C:/intelFPGA_lite/18.1/Projects/fsm/fsm_all.vhdl" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553195758899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fsm_terror DUT:dut_instance\|fsm_all:add_instance\|Fsm_terror:S2 " "Elaborating entity \"Fsm_terror\" for hierarchy \"DUT:dut_instance\|fsm_all:add_instance\|Fsm_terror:S2\"" {  } { { "fsm_all.vhdl" "S2" { Text "C:/intelFPGA_lite/18.1/Projects/fsm/fsm_all.vhdl" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553195758899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fsm_knife DUT:dut_instance\|fsm_all:add_instance\|Fsm_knife:S3 " "Elaborating entity \"Fsm_knife\" for hierarchy \"DUT:dut_instance\|fsm_all:add_instance\|Fsm_knife:S3\"" {  } { { "fsm_all.vhdl" "S3" { Text "C:/intelFPGA_lite/18.1/Projects/fsm/fsm_all.vhdl" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553195758899 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "100 " "Implemented 100 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1553195759711 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1553195759711 ""} { "Info" "ICUT_CUT_TM_LCELLS" "95 " "Implemented 95 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1553195759711 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1553195759711 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553195759914 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 22 00:45:59 2019 " "Processing ended: Fri Mar 22 00:45:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553195759914 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553195759914 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553195759914 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553195759914 ""}
