

================================================================
== Vitis HLS Report for 'proc_1_1'
================================================================
* Date:           Sat Oct 23 11:02:39 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  13.33 ns|  4.918 ns|     3.60 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       24|       24|  0.320 us|  0.320 us|   24|   24|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_1  |       10|       10|         2|          1|          1|    10|       yes|
        |- VITIS_LOOP_49_2  |       10|       10|         2|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      62|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     114|    -|
|Register         |        -|     -|      53|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      53|     176|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_9_fu_112_p2                     |         +|   0|  0|  13|           4|           1|
    |i_fu_100_p2                       |         +|   0|  0|  13|           4|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp1_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln45_fu_106_p2               |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln49_fu_118_p2               |      icmp|   0|  0|   9|           4|           4|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  62|          27|          21|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |A_V_blk_n                |   9|          2|    1|          2|
    |ap_NS_fsm                |  25|          6|    1|          6|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  13|          3|    1|          3|
    |ap_enable_reg_pp1_iter1  |  13|          3|    1|          3|
    |data_channel1_blk_n      |   9|          2|    1|          2|
    |data_channel2_blk_n      |   9|          2|    1|          2|
    |i_03_reg_65              |   9|          2|    4|          8|
    |i_8_reg_89               |   9|          2|    4|          8|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 114|         26|   16|         38|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   5|   0|    5|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |i_03_reg_65              |   4|   0|    4|          0|
    |i_8_reg_89               |   4|   0|    4|          0|
    |icmp_ln45_reg_129        |   1|   0|    1|          0|
    |icmp_ln49_reg_143        |   1|   0|    1|          0|
    |p_phi_reg_76             |  32|   0|   32|          0|
    |start_once_reg           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  53|   0|   53|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|       proc_1_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|       proc_1_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|       proc_1_1|  return value|
|start_full_n          |   in|    1|  ap_ctrl_hs|       proc_1_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|       proc_1_1|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|       proc_1_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|       proc_1_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|       proc_1_1|  return value|
|start_out             |  out|    1|  ap_ctrl_hs|       proc_1_1|  return value|
|start_write           |  out|    1|  ap_ctrl_hs|       proc_1_1|  return value|
|A_V_dout              |   in|   32|     ap_fifo|            A_V|       pointer|
|A_V_empty_n           |   in|    1|     ap_fifo|            A_V|       pointer|
|A_V_read              |  out|    1|     ap_fifo|            A_V|       pointer|
|data_channel1_din     |  out|   32|     ap_fifo|  data_channel1|       pointer|
|data_channel1_full_n  |   in|    1|     ap_fifo|  data_channel1|       pointer|
|data_channel1_write   |  out|    1|     ap_fifo|  data_channel1|       pointer|
|data_channel2_din     |  out|   32|     ap_fifo|  data_channel2|       pointer|
|data_channel2_full_n  |   in|    1|     ap_fifo|  data_channel2|       pointer|
|data_channel2_write   |  out|    1|     ap_fifo|  data_channel2|       pointer|
+----------------------+-----+-----+------------+---------------+--------------+

