[2025-09-17 03:02:54] START suite=qualcomm_srv trace=srv33_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv33_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2574568 heartbeat IPC: 3.884 cumulative IPC: 3.884 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4993400 cumulative IPC: 4.005 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4993400 cumulative IPC: 4.005 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 4993401 heartbeat IPC: 4.134 cumulative IPC: 5 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 13335553 heartbeat IPC: 1.199 cumulative IPC: 1.199 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 21603261 heartbeat IPC: 1.21 cumulative IPC: 1.204 (Simulation time: 00 hr 03 min 32 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 29961371 heartbeat IPC: 1.196 cumulative IPC: 1.202 (Simulation time: 00 hr 04 min 40 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 38287691 heartbeat IPC: 1.201 cumulative IPC: 1.201 (Simulation time: 00 hr 05 min 41 sec)
Heartbeat CPU 0 instructions: 70000008 cycles: 46597832 heartbeat IPC: 1.203 cumulative IPC: 1.202 (Simulation time: 00 hr 06 min 48 sec)
Heartbeat CPU 0 instructions: 80000008 cycles: 54815730 heartbeat IPC: 1.217 cumulative IPC: 1.204 (Simulation time: 00 hr 07 min 55 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv33_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000011 cycles: 63190925 heartbeat IPC: 1.194 cumulative IPC: 1.203 (Simulation time: 00 hr 09 min 01 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 71599381 heartbeat IPC: 1.189 cumulative IPC: 1.201 (Simulation time: 00 hr 10 min 02 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 80024728 heartbeat IPC: 1.187 cumulative IPC: 1.199 (Simulation time: 00 hr 11 min 08 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 83444872 cumulative IPC: 1.198 (Simulation time: 00 hr 12 min 18 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 83444872 cumulative IPC: 1.198 (Simulation time: 00 hr 12 min 18 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv33_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.198 instructions: 100000000 cycles: 83444872
CPU 0 Branch Prediction Accuracy: 92.58% MPKI: 13.18 Average ROB Occupancy at Mispredict: 30.44
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08606
BRANCH_INDIRECT: 0.3704
BRANCH_CONDITIONAL: 11.35
BRANCH_DIRECT_CALL: 0.422
BRANCH_INDIRECT_CALL: 0.5448
BRANCH_RETURN: 0.407


====Backend Stall Breakdown====
ROB_STALL: 11476
LQ_STALL: 0
SQ_STALL: 64555


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 213.25
REPLAY_LOAD: 64.5
NON_REPLAY_LOAD: 2.9513097

== Total ==
ADDR_TRANS: 853
REPLAY_LOAD: 258
NON_REPLAY_LOAD: 10365

== Counts ==
ADDR_TRANS: 4
REPLAY_LOAD: 4
NON_REPLAY_LOAD: 3512

cpu0->cpu0_STLB TOTAL        ACCESS:    2124541 HIT:    2123744 MISS:        797 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2124541 HIT:    2123744 MISS:        797 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 155.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9466522 HIT:    8687662 MISS:     778860 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7738785 HIT:    7030884 MISS:     707901 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     580216 HIT:     526844 MISS:      53372 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1146057 HIT:    1129430 MISS:      16627 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1464 HIT:        504 MISS:        960 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.89 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15856085 HIT:    7746756 MISS:    8109329 MSHR_MERGE:    2004326
cpu0->cpu0_L1I LOAD         ACCESS:   15856085 HIT:    7746756 MISS:    8109329 MSHR_MERGE:    2004326
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.61 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30574948 HIT:   26683070 MISS:    3891878 MSHR_MERGE:    1676415
cpu0->cpu0_L1D LOAD         ACCESS:   16698095 HIT:   14569654 MISS:    2128441 MSHR_MERGE:     494659
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13875228 HIT:   12113296 MISS:    1761932 MSHR_MERGE:    1181715
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1625 HIT:        120 MISS:       1505 MSHR_MERGE:         41
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.47 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13003219 HIT:   10715562 MISS:    2287657 MSHR_MERGE:    1156067
cpu0->cpu0_ITLB LOAD         ACCESS:   13003219 HIT:   10715562 MISS:    2287657 MSHR_MERGE:    1156067
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.031 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29053289 HIT:   27727659 MISS:    1325630 MSHR_MERGE:     332679
cpu0->cpu0_DTLB LOAD         ACCESS:   29053289 HIT:   27727659 MISS:    1325630 MSHR_MERGE:     332679
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.105 cycles
cpu0->LLC TOTAL        ACCESS:     909076 HIT:     898399 MISS:      10677 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     707901 HIT:     697637 MISS:      10264 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      53371 HIT:      53309 MISS:         62 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     146844 HIT:     146839 MISS:          5 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        960 HIT:        614 MISS:        346 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 113.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         75
  ROW_BUFFER_MISS:      10597
  AVG DBUS CONGESTED CYCLE: 2.993
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          8
  FULL:          0
Channel 0 REFRESHES ISSUED:       6953

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       547135       521182        75490          719
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           56           46           27
  STLB miss resolved @ L2C                0           28          261          279           33
  STLB miss resolved @ LLC                0           35          199          399           55
  STLB miss resolved @ MEM                0            0           78          165          155

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             200612        51629      1532639       146002           53
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            5            4           20
  STLB miss resolved @ L2C                0            2            6            1            0
  STLB miss resolved @ LLC                0            5           20           28           20
  STLB miss resolved @ MEM                0            0            5           19           60
[2025-09-17 03:15:12] END   suite=qualcomm_srv trace=srv33_ap (rc=0)
