// Seed: 1793067155
module module_0 (
    input wor id_0
);
  assign id_2 = id_0;
  wor id_3;
  assign id_3 = 1;
  always id_2 = 1;
  wire id_4;
  id_5(
      1'b0, 1, id_2
  );
  assign module_1.id_3 = 0;
  wire id_6;
endmodule
module module_1 (
    input tri id_0,
    input logic id_1,
    output supply0 id_2
    , id_9,
    output tri id_3,
    output wor id_4,
    output wand id_5,
    input supply1 id_6,
    input tri1 id_7
);
  always_comb id_9 <= id_1;
  module_0 modCall_1 (id_0);
endmodule
