Nathan Binkert , Bradford Beckmann , Gabriel Black , Steven K. Reinhardt , Ali Saidi , Arkaprava Basu , Joel Hestness , Derek R. Hower , Tushar Krishna , Somayeh Sardashti , Rathijit Sen , Korey Sewell , Muhammad Shoaib , Nilay Vaish , Mark D. Hill , David A. Wood, The gem5 simulator, ACM SIGARCH Computer Architecture News, v.39 n.2, May 2011[doi>10.1145/2024716.2024718]
Corbató, F. J. 1968. A paging experiment with the multics system. Tech. rep., DTIC Document.
Gaurav Dhiman , Raid Ayoub , Tajana Rosing, PDRAM: a hybrid PRAM and DRAM main memory system, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630086]
Alexandre P. Ferreira , Miao Zhou , Santiago Bock , Bruce Childers , Rami Melhem , Daniel Mossé, Increasing PCM main memory lifetime, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Gao, H. and Wilkerson, C. 2010. A dueling segmented LRU replacement algorithm with adaptive bypassing. In Proceedings of the 1st JILP Workshop on Computer Architecture Competitions: Cache Replacement Championship (JWAC’10).
Jayesh Gaur , Mainak Chaudhuri , Sreenivas Subramoney, Bypass and insertion algorithms for exclusive last-level caches, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000075]
James R. Goodman, Using cache memory to reduce processor-memory traffic, Proceedings of the 10th annual international symposium on Computer architecture, p.124-131, June 13-17, 1983, Stockholm, Sweden[doi>10.1145/800046.801647]
International Technology Roadmap for Semiconductors (ITRS) Working Group. 2009. International Technology Roadmap for Semiconductors (ITRS), 2009 Edition.
Ishii, Y., Inaba, M., Hiraki, K., et al. 2010. Cache replacement policy using map-based adaptive insertion. In Proceedings of the 1st JILP Worskhop on Computer Architecture Competitions: Cache Replacement Championship (JWAC’10).
Aamer Jaleel , Eric Borch , Malini Bhandaru , Simon C. Steely Jr. , Joel Emer, Achieving Non-Inclusive Cache Performance with Inclusive Caches: Temporal Locality Aware (TLA) Cache Management Policies, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.151-162, December 04-08, 2010[doi>10.1109/MICRO.2010.52]
Aamer Jaleel , Kevin B. Theobald , Simon C. Steely, Jr. , Joel Emer, High performance cache replacement using re-reference interval prediction (RRIP), Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815971]
Andhi Janapsatya , Aleksandar Ignjatović , Jorgen Peddersen , Sri Parameswaran, Dueling CLOCK: adaptive cache replacement policy based on the CLOCK algorithm, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Xiaowei Jiang , Asit Mishra , Li Zhao , Ravishankar Iyer , Zhen Fang , Sadagopan Srinivasan , Srihari Makineni , Paul Brett , Chita R. Das, ACCESS: Smart scheduling for asymmetric cache CMPs, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.527-538, February 12-16, 2011
Norman P. Jouppi, Cache write policies and performance, Proceedings of the 20th annual international symposium on computer architecture, p.191-201, May 16-19, 1993, San Diego, California, USA[doi>10.1145/165123.165154]
Khan, S. and Jiménez, D. A. 2010. Insertion policy selection using decision tree analysis. In Proceedings of the 2010 IEEE International Conference on Computer Design (ICCD’10). 106--111.
Samira Manabi Khan , Yingying Tian , Daniel A. Jimenez, Sampling Dead Block Prediction for Last-Level Caches, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.175-186, December 04-08, 2010[doi>10.1109/MICRO.2010.24]
Benjamin C. Lee , Engin Ipek , Onur Mutlu , Doug Burger, Architecting phase change memory as a scalable dram alternative, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555758]
Benjamin C. Lee , Ping Zhou , Jun Yang , Youtao Zhang , Bo Zhao , Engin Ipek , Onur Mutlu , Doug Burger, Phase-Change Technology and the Future of Main Memory, IEEE Micro, v.30 n.1, p.143-143, January 2010[doi>10.1109/MM.2010.24]
Lee, C. J., Mutlu, O., Ebrahimi, E., Narasiman, V., and Patt, Y. N. 2010a. Dram-aware last-level cache replacement. Technical Report TR-HPS-2010-007. High Performance Systems Group, Department of Electrical and Computer Engineering, University of Texas at Austin.
Lee, C. J., Mutlu, O., Narasiman, V., Ebrahimi, E., and Patt, Y. N. 2010b. Dram-aware last-level cache writeback: Reducing write-caused interference in memory systems. Technical Report TR-HPS-2010-002. High Performance Systems Group, Department of Electrical and Computer Engineering, University of Texas at Austin.
Donghee Lee , Jongmoo Choi , Jong-Hun Kim , Sam H. Noh , Sang Lyul Min , Yookun Cho , Chong Sang Kim, On the existence of a spectrum of policies that subsumes the least recently used (LRU) and least frequently used (LFU) policies, Proceedings of the 1999 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, p.134-143, May 01-04, 1999, Atlanta, Georgia, USA[doi>10.1145/301453.301487]
Hsien-Hsin S. Lee , Gary S. Tyson , Matthew K. Farrens, Eager writeback - a technique for improving bandwidth utilization, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.11-21, December 2000, Monterey, California, USA[doi>10.1145/360128.360132]
Gabriel Loh , Mark D. Hill, Supporting Very Large DRAM Caches with Compound-Access Scheduling and MissMap, IEEE Micro, v.32 n.3, p.70-78, May 2012[doi>10.1109/MM.2012.25]
Justin Meza , Jichuan Chang , HanBin Yoon , Onur Mutlu , Parthasarathy Ranganathan, Enabling Efficient and Scalable Hybrid Memories Using Fine-Granularity DRAM Cache Management, IEEE Computer Architecture Letters, v.11 n.2, p.61-64, July 2012[doi>10.1109/L-CA.2012.2]
Michaud, P. 2010. The 3p and 4p cache replacement policies. In Proceedings of the 1st JILP Worshop on Computer Architecture Competitions: Cache Replacement Championship (JWAC’10).
Daniel Molka , Daniel Hackenberg , Robert Schone , Matthias S. Muller, Memory Performance and Cache Coherency Effects on an Intel Nehalem Multiprocessor System, Proceedings of the 2009 18th International Conference on Parallel Architectures and Compilation Techniques, p.261-270, September 12-16, 2009[doi>10.1109/PACT.2009.22]
Seon-yeong Park , Dawoon Jung , Jeong-uk Kang , Jin-soo Kim , Joonwon Lee, CFLRU: a replacement algorithm for flash memory, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176760.1176789]
Erez Perelman , Greg Hamerly , Michael Van Biesbrouck , Timothy Sherwood , Brad Calder, Using SimPoint for accurate and efficient simulation, Proceedings of the 2003 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, June 11-14, 2003, San Diego, CA, USA[doi>10.1145/781027.781076]
Qureshi, M. K., Franceschini, M. M., and Lastras-Montano, L. A. 2010. Improving read performance of phase change memories via write cancellation and write pausing. In Proceedings of the 2010 IEEE 16th International Symposium on High Performance Computer Architecture (HPCA’10). 1--11.
Moinuddin K. Qureshi , Aamer Jaleel , Yale N. Patt , Simon C. Steely , Joel Emer, Adaptive insertion policies for high performance caching, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250709]
Moinuddin K. Qureshi , John Karidis , Michele Franceschini , Vijayalakshmi Srinivasan , Luis Lastras , Bulent Abali, Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669117]
Moinuddin K. Qureshi , Gabe H. Loh, Fundamental Latency Trade-off in Architecting DRAM Caches: Outperforming Impractical SRAM-Tags with a Simple and Practical Design, Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, p.235-246, December 01-05, 2012, Vancouver, B.C., CANADA[doi>10.1109/MICRO.2012.30]
Moinuddin K. Qureshi , Vijayalakshmi Srinivasan , Jude A. Rivers, Scalable high performance main memory system using phase-change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555760]
Luiz E. Ramos , Eugene Gorbatov , Ricardo Bianchini, Page placement in hybrid memory systems, Proceedings of the international conference on Supercomputing, May 31-June 04, 2011, Tucson, Arizona, USA[doi>10.1145/1995896.1995911]
Paul Rosenfeld , Elliott Cooper-Balis , Bruce Jacob, DRAMSim2: A Cycle Accurate Memory System Simulator, IEEE Computer Architecture Letters, v.10 n.1, p.16-19, January 2011[doi>10.1109/L-CA.2011.4]
Nak Hee Seong , Dong Hyuk Woo , Hsien-Hsin S. Lee, Security refresh: prevent malicious wear-out and increase durability for phase-change memory with dynamically randomized address mapping, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1816014]
Jeffrey Stuecheli , Dimitris Kaseridis , David Daly , Hillery C. Hunter , Lizy K. John, The virtual write queue: coordinating DRAM and last-level cache policies, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815972]
Ranjith Subramanian , Yannis Smaragdakis , Gabriel H. Loh, Adaptive Caches: Effective Shaping of Cache Behavior to Workloads, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.385-396, December 09-13, 2006[doi>10.1109/MICRO.2006.7]
Zhe Wang , Samira M. Khan , Daniel A. Jiménez, Improving writeback efficiency with decoupled last-write prediction, Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon
Xiaoxia Wu , Jian Li , Lixin Zhang , Evan Speight , Ram Rajamony , Yuan Xie, Hybrid cache architecture with disparate memory technologies, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555761]
HanBin Yoon, Row buffer locality aware caching policies for hybrid memories, Proceedings of the 2012 IEEE 30th International Conference on Computer Design (ICCD 2012), p.337-344, September 30-October 03, 2012[doi>10.1109/ICCD.2012.6378661]
Ying Zheng , B. T. Davis , M. Jordan, Performance evaluation of exclusive cache hierarchies, Proceedings of the 2004 IEEE International Symposium on Performance Analysis of Systems and Software, p.89-96, March 10-12, 2004
