
---------- Begin Simulation Statistics ----------
final_tick                                 2726303200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 197291                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407848                       # Number of bytes of host memory used
host_op_rate                                   365948                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    34.79                       # Real time elapsed on the host
host_tick_rate                               78368093                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6863444                       # Number of instructions simulated
sim_ops                                      12730742                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002726                       # Number of seconds simulated
sim_ticks                                  2726303200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1366827                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             64689                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1421413                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             717934                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1366827                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           648893                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1605513                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   93575                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        41836                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   7710669                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5151212                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             64860                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1310134                       # Number of branches committed
system.cpu.commit.bw_lim_events               2044718                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             754                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1646907                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              6863444                       # Number of instructions committed
system.cpu.commit.committedOps               12730742                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      6201517                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.052843                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.652476                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1756786     28.33%     28.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       996894     16.08%     44.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       654381     10.55%     54.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       748738     12.07%     67.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2044718     32.97%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6201517                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     372813                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                82878                       # Number of function calls committed.
system.cpu.commit.int_insts                  12421662                       # Number of committed integer instructions.
system.cpu.commit.loads                       1577287                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        53253      0.42%      0.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          9861408     77.46%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           55431      0.44%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37787      0.30%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          15177      0.12%     78.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1216      0.01%     78.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6262      0.05%     78.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           60413      0.47%     79.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           61362      0.48%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         117158      0.92%     80.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1186      0.01%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1525255     11.98%     92.66% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         862499      6.77%     99.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        52032      0.41%     99.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        20303      0.16%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          12730742                       # Class of committed instruction
system.cpu.commit.refs                        2460089                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     6863444                       # Number of Instructions Simulated
system.cpu.committedOps                      12730742                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.993052                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.993052                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8259                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34759                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        50154                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4714                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1231471                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               14926375                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1218841                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   3994206                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  64972                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                141837                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     1737428                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1967                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      920877                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           173                       # TLB misses on write requests
system.cpu.fetch.Branches                     1605513                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1130409                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       5330798                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 12035                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        8306261                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  218                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          1119                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  129944                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.235559                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1254214                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             811509                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.218685                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            6651327                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.305502                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.864364                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2333737     35.09%     35.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   423592      6.37%     41.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   200049      3.01%     44.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   264840      3.98%     48.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  3429109     51.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6651327                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    633480                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   333139                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    710976000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    710976000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    710976000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    710976000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    710976000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    710976000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)     19425200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)     19424400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)      1810000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)      1809600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)      1809600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)      1809600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)     25749200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)     25626800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)     25906800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)     24508400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    269772400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    269476800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    269843200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    269450800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     5492278800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          164432                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                80729                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1377668                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.009042                       # Inst execution rate
system.cpu.iew.exec_refs                      2658022                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     918860                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  863054                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1811784                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1004                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               568                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               974493                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            14377590                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1739162                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            106120                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              13693146                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3242                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  7669                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  64972                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 13761                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           636                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            95228                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          249                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          123                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           77                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       234495                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        91690                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            123                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        65469                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          15260                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  16669960                       # num instructions consuming a value
system.cpu.iew.wb_count                      13644947                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.603076                       # average fanout of values written-back
system.cpu.iew.wb_producers                  10053260                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.001970                       # insts written-back per cycle
system.cpu.iew.wb_sent                       13664641                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 20721139                       # number of integer regfile reads
system.cpu.int_regfile_writes                11128591                       # number of integer regfile writes
system.cpu.ipc                               1.006996                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.006996                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             68569      0.50%      0.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              10664641     77.28%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                55463      0.40%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41661      0.30%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               16853      0.12%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1244      0.01%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6998      0.05%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                63977      0.46%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                63355      0.46%     79.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              117803      0.85%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2345      0.02%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1706890     12.37%     92.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              909486      6.59%     99.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           58381      0.42%     99.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          21603      0.16%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               13799269                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  390464                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              782444                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       386655                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             433255                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               13340236                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           33508743                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     13258292                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          15591294                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   14376383                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  13799269                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1207                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1646837                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             41325                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            453                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      2449630                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       6651327                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.074664                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.567523                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1795513     26.99%     26.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              761246     11.45%     38.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1039704     15.63%     54.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1260841     18.96%     73.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1794023     26.97%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6651327                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.024612                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1130599                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           445                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             60646                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            12128                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1811784                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              974493                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 5515945                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    684                       # number of misc regfile writes
system.cpu.numCycles                          6815759                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     69                       # Number of system calls
system.cpu.rename.BlockCycles                 1012311                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              15542931                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               43                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  69684                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1309207                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  15758                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4906                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              37904659                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               14751737                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            18027509                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   4029622                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  76181                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  64972                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                215725                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  2484555                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            670486                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         22622625                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19490                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                934                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    291346                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            982                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     18534448                       # The number of ROB reads
system.cpu.rob.rob_writes                    29206086                       # The number of ROB writes
system.cpu.timesIdled                            1685                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        19236                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          478                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          39753                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              478                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          796                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            796                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              100                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9944                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         24020                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   2726303200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12489                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1363                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8581                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1586                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1586                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12490                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        38095                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        38095                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  38095                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       988032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       988032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  988032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             14076                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   14076    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               14076                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11827852                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy           30536548                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   2726303200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               18207                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4248                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             25027                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1117                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2309                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2309                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          18208                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         9064                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        51200                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   60264                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       198912                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1298432                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1497344                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             11161                       # Total snoops (count)
system.l2bus.snoopTraffic                       87552                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              31673                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.015534                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.123665                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    31181     98.45%     98.45% # Request fanout histogram
system.l2bus.snoop_fanout::1                      492      1.55%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                31673                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20892396                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19686540                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3729198                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      2726303200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2726303200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1126562                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1126562                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1126562                       # number of overall hits
system.cpu.icache.overall_hits::total         1126562                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3846                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3846                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3846                       # number of overall misses
system.cpu.icache.overall_misses::total          3846                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    183146800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    183146800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    183146800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    183146800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1130408                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1130408                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1130408                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1130408                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003402                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003402                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003402                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003402                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47620.072803                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47620.072803                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47620.072803                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47620.072803                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          173                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    43.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.icache.writebacks::total                 3                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          738                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          738                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          738                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          738                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3108                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3108                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3108                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3108                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    147798400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    147798400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    147798400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    147798400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002749                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002749                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002749                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002749                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 47554.182754                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47554.182754                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 47554.182754                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47554.182754                       # average overall mshr miss latency
system.cpu.icache.replacements                   2851                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1126562                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1126562                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3846                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3846                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    183146800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    183146800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1130408                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1130408                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003402                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003402                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47620.072803                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47620.072803                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          738                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          738                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3108                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3108                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    147798400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    147798400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002749                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002749                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 47554.182754                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47554.182754                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2726303200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2726303200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.998485                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              570391                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2851                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            200.066994                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.998485                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996088                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996088                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          156                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2263923                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2263923                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2726303200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2726303200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2726303200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2489969                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2489969                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2489969                       # number of overall hits
system.cpu.dcache.overall_hits::total         2489969                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35913                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35913                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35913                       # number of overall misses
system.cpu.dcache.overall_misses::total         35913                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1725132800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1725132800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1725132800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1725132800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2525882                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2525882                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2525882                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2525882                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014218                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014218                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014218                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014218                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48036.443628                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48036.443628                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48036.443628                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48036.443628                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29943                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          306                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               774                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.686047                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    76.500000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1908                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2882                       # number of writebacks
system.cpu.dcache.writebacks::total              2882                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        23023                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        23023                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        23023                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        23023                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12890                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12890                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12890                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4519                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17409                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    596617600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    596617600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    596617600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    257808013                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    854425613                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005103                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005103                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005103                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006892                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46285.306439                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46285.306439                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46285.306439                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57049.792653                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49079.534321                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16385                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1607494                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1607494                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33572                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33572                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1603361600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1603361600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1641066                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1641066                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.020457                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020457                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47758.894317                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47758.894317                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22990                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22990                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10582                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10582                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    478200800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    478200800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006448                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006448                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45190.020790                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45190.020790                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       882475                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         882475                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2341                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2341                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    121771200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    121771200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       884816                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       884816                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002646                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002646                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 52016.744981                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52016.744981                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           33                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           33                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2308                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2308                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    118416800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    118416800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002608                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002608                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 51307.105719                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51307.105719                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4519                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4519                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    257808013                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    257808013                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57049.792653                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57049.792653                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2726303200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2726303200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1005.612859                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              641884                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16385                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.175099                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   751.839585                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   253.773274                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.734218                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.247825                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982044                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          252                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          772                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          244                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          699                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.246094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.753906                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5069173                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5069173                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   2726303200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1110                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4994                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          957                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                7061                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1110                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4994                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          957                       # number of overall hits
system.l2cache.overall_hits::total               7061                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1996                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7893                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3562                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13451                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1996                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7893                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3562                       # number of overall misses
system.l2cache.overall_misses::total            13451                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    134714400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    538881200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    247257125                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    920852725                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    134714400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    538881200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    247257125                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    920852725                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3106                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12887                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4519                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           20512                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3106                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12887                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4519                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          20512                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.642627                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.612478                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.788227                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.655762                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.642627                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.612478                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.788227                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.655762                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67492.184369                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68273.305461                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69415.251263                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68459.796669                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67492.184369                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68273.305461                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69415.251263                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68459.796669                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                   11                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1363                       # number of writebacks
system.l2cache.writebacks::total                 1363                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           11                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           26                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             37                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           11                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           26                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            37                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1996                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7882                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3536                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13414                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1996                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7882                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3536                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          662                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        14076                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    118754400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    475494800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    217806753                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    812055953                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    118754400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    475494800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    217806753                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     39426945                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    851482898                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.642627                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.611624                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.782474                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.653959                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.642627                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.611624                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.782474                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.686232                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59496.192385                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60326.668358                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61596.932410                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60537.941926                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59496.192385                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60326.668358                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61596.932410                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59557.318731                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60491.822819                       # average overall mshr miss latency
system.l2cache.replacements                     10039                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2885                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2885                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2885                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2885                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          382                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          382                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          662                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          662                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     39426945                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     39426945                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59557.318731                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59557.318731                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          720                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              720                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1589                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1589                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    109579600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    109579600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2309                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2309                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.688177                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.688177                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68961.359346                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68961.359346                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1586                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1586                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     96860800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     96860800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.686877                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.686877                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61072.383354                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61072.383354                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1110                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4274                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          957                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6341                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1996                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6304                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3562                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11862                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    134714400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    429301600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    247257125                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    811273125                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3106                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10578                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4519                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        18203                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.642627                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.595954                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.788227                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.651651                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67492.184369                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68099.873096                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69415.251263                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68392.608751                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           26                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           34                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1996                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6296                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3536                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11828                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    118754400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    378634000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    217806753                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    715195153                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.642627                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.595198                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.782474                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.649783                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59496.192385                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60138.818297                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61596.932410                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60466.279422                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2726303200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   2726303200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3948.221131                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  27905                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                10039                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.779659                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    20.384883                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   696.975725                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2115.237405                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   925.840707                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   189.782410                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.004977                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.170160                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.516415                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.226035                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.046334                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.963921                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1108                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2988                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1101                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2922                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.270508                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.729492                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               332039                       # Number of tag accesses
system.l2cache.tags.data_accesses              332039                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   2726303200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          127680                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          504448                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       226304                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        42368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              900800                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       127680                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         127680                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        87232                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            87232                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1995                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7882                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3536                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          662                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                14075                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1363                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1363                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           46832649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          185030044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     83007642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     15540458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              330410792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      46832649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          46832649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        31996441                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              31996441                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        31996441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          46832649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         185030044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     83007642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     15540458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             362407233                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                34510250400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 296611                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407848                       # Number of bytes of host memory used
host_op_rate                                   440151                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   362.17                       # Real time elapsed on the host
host_tick_rate                               87760145                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   107423139                       # Number of instructions simulated
sim_ops                                     159408776                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.031784                       # Number of seconds simulated
sim_ticks                                 31783947200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             15438232                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1474182                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          20371068                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           15415019                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        15438232                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            23213                       # Number of indirect misses.
system.cpu.branchPred.lookups                20391101                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    7135                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          375                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  91251647                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 66034271                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts           1474182                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   16777597                       # Number of branches committed
system.cpu.commit.bw_lim_events              23352209                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        20084668                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            100559695                       # Number of instructions committed
system.cpu.commit.committedOps              146678034                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     74095285                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.979587                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.704446                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     24661343     33.28%     33.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     11063920     14.93%     48.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      2848161      3.84%     52.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     12169652     16.42%     68.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     23352209     31.52%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     74095285                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        418                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                 146673698                       # Number of committed integer instructions.
system.cpu.commit.loads                      16773768                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         4175      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        121565703     82.88%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             22      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              39      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        16773646     11.44%     94.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        8334045      5.68%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         146678034                       # Class of committed instruction
system.cpu.commit.refs                       25107885                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   100559695                       # Number of Instructions Simulated
system.cpu.committedOps                     146678034                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.790176                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.790176                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           13                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            2                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           16                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               3891364                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              176953549                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 20170235                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  52254013                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                1474186                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               1668316                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    17776522                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            16                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     9808825                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                    20391101                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  21047360                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      56789923                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                509929                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                      124126866                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                 2948372                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.256621                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           21194005                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           15422154                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.562133                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           79458114                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.284337                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.755109                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 22670979     28.53%     28.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  9888401     12.44%     40.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  5471436      6.89%     47.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  5031393      6.33%     54.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 36395905     45.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             79458114                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       926                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      578                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)   9079831600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)   9079831600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)   9079831600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)   9079831600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)   9079831600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)   9079831200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        10800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         9600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         9600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         9600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         9600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        35600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        34400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        35600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        36000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)   2828144400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)   2828144400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)   2828146400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)   2828144800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total    65791771200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1754                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1481567                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 18248005                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.033071                       # Inst execution rate
system.cpu.iew.exec_refs                     27585343                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    9808825                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 3890031                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              19098023                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 1                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              9860564                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           166762702                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              17776518                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2936167                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             161547523                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     17                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   116                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1474186                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   140                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          4286954                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        10092                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      2324255                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      1526448                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              7                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       751747                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         729820                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 145705580                       # num instructions consuming a value
system.cpu.iew.wb_count                     160736758                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.720731                       # average fanout of values written-back
system.cpu.iew.wb_producers                 105014468                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.022867                       # insts written-back per cycle
system.cpu.iew.wb_sent                      160790498                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                246753998                       # number of integer regfile reads
system.cpu.int_regfile_writes               132728995                       # number of integer regfile writes
system.cpu.ipc                               1.265541                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.265541                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              4262      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             136197474     82.80%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    55      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  64      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   47      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  105      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   99      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  45      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 58      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             18446529     11.21%     94.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             9834593      5.98%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             247      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             80      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              164483690                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     783                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1586                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          724                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1510                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              164478645                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          408424427                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    160736034                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         186845866                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  166762681                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 164483690                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        20084668                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               519                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     11994498                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      79458114                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.070068                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.202014                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            11101130     13.97%     13.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            10348431     13.02%     26.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            31051895     39.08%     66.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            15795163     19.88%     85.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            11161495     14.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        79458114                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.070022                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    21047360                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               807                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            12282                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             19098023                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             9860564                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                64136236                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         79459868                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                 3890589                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             180241236                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     99                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 21589522                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     42                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     8                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             429578836                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              171377229                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           210763331                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  51685490                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    249                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                1474186                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                817983                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 30522094                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1513                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        265426176                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            344                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   3270556                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    217505778                       # The number of ROB reads
system.cpu.rob.rob_writes                   338888254                       # The number of ROB writes
system.cpu.timesIdled                              19                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          108                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            3                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            216                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                3                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           32                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            67                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  31783947200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 35                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict               28                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            35                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                35                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      35    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  35                       # Request fanout histogram
system.membus.reqLayer2.occupancy               33200                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              74500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED  31783947200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 108                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            48                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                95                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            108                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           93                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          231                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     324                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1984                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         7744                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     9728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                35                       # Total snoops (count)
system.l2bus.snoopTraffic                         256                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                143                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.020979                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.143818                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      140     97.90%     97.90% # Request fanout histogram
system.l2bus.snoop_fanout::1                        3      2.10%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  143                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               92799                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               121996                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               37200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON     31783947200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  31783947200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     21047328                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         21047328                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     21047328                       # number of overall hits
system.cpu.icache.overall_hits::total        21047328                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           32                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             32                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           32                       # number of overall misses
system.cpu.icache.overall_misses::total            32                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1440800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1440800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1440800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1440800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     21047360                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     21047360                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     21047360                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     21047360                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        45025                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        45025                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        45025                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        45025                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           31                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           31                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1357200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1357200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1357200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1357200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 43780.645161                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43780.645161                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 43780.645161                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43780.645161                       # average overall mshr miss latency
system.cpu.icache.replacements                     31                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     21047328                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        21047328                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           32                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            32                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1440800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1440800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     21047360                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     21047360                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        45025                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        45025                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           31                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1357200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1357200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 43780.645161                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43780.645161                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED  31783947200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  31783947200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              138929                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                31                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4481.580645                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          42094751                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         42094751                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  31783947200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  31783947200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  31783947200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     21823565                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         21823565                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     21823565                       # number of overall hits
system.cpu.dcache.overall_hits::total        21823565                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          117                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            117                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          117                       # number of overall misses
system.cpu.dcache.overall_misses::total           117                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      3360400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3360400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      3360400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3360400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     21823682                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     21823682                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     21823682                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     21823682                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000005                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000005                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 28721.367521                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28721.367521                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 28721.367521                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28721.367521                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 6                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           44                       # number of writebacks
system.cpu.dcache.writebacks::total                44                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           43                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           43                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           43                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           43                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           74                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           74                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           74                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            3                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           77                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1700000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1700000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1700000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        27196                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1727196                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000003                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000003                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22972.972973                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22972.972973                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22972.972973                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9065.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22431.116883                       # average overall mshr miss latency
system.cpu.dcache.replacements                     77                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     13489448                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13489448                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          117                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           117                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3360400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3360400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     13489565                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13489565                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000009                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 28721.367521                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28721.367521                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           43                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           43                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           74                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           74                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1700000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1700000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22972.972973                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22972.972973                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      8334117                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8334117                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data      8334117                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8334117                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        27196                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        27196                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9065.333333                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total  9065.333333                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  31783947200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  31783947200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              524427                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                77                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           6810.740260                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   782.998805                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   241.001195                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.764647                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.235353                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          241                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          783                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          241                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          783                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.235352                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.764648                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          43647441                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         43647441                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  31783947200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              13                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              57                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            3                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  73                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             13                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             57                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            3                       # number of overall hits
system.l2cache.overall_hits::total                 73                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            18                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            17                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                35                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           18                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           17                       # number of overall misses
system.l2cache.overall_misses::total               35                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1210400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1130800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2341200                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1210400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1130800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2341200                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           31                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           74                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             108                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           31                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           74                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            3                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            108                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.580645                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.229730                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.324074                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.580645                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.229730                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.324074                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67244.444444                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66517.647059                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66891.428571                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67244.444444                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66517.647059                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66891.428571                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              4                       # number of writebacks
system.l2cache.writebacks::total                    4                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           18                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           17                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           18                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           17                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1066400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       994800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2061200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1066400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       994800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2061200                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.580645                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.229730                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.324074                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.580645                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.229730                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.324074                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59244.444444                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58517.647059                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 58891.428571                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59244.444444                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58517.647059                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 58891.428571                       # average overall mshr miss latency
system.l2cache.replacements                        35                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           44                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           44                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           44                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           44                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadSharedReq_hits::.cpu.inst           13                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           57                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           73                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           18                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           17                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           35                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1210400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1130800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2341200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           31                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           74                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          108                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.580645                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.229730                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.324074                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67244.444444                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66517.647059                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66891.428571                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           18                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           17                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           35                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1066400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       994800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2061200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.580645                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.229730                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.324074                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59244.444444                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58517.647059                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58891.428571                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED  31783947200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  31783947200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    113                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   35                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.228571                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    25.000138                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1008.998904                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1964.000617                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   881.000340                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   217.000002                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.006104                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.246338                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.479492                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.215088                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.052979                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1100                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2996                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4         1100                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2996                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.268555                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.731445                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1763                       # Number of tag accesses
system.l2cache.tags.data_accesses                1763                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  31783947200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1152                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1088                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2240                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1152                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          256                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              256                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               18                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               17                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   35                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             4                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   4                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst              36245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data              34231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                  70476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst         36245                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total             36245                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks            8054                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                  8054                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks            8054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst             36245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data             34231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                 78530                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                35973485200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                5249002                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412968                       # Number of bytes of host memory used
host_op_rate                                  7882988                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    21.36                       # Real time elapsed on the host
host_tick_rate                               68511294                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   112105548                       # Number of instructions simulated
sim_ops                                     168361362                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001463                       # Number of seconds simulated
sim_ticks                                  1463234800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               839062                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             15124                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            850338                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             448079                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          839062                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           390983                       # Number of indirect misses.
system.cpu.branchPred.lookups                  998644                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   77309                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        11509                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   5192558                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3013606                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             15173                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     952516                       # Number of branches committed
system.cpu.commit.bw_lim_events               1449869                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             142                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          201730                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              4682409                       # Number of instructions committed
system.cpu.commit.committedOps                8952586                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      3575977                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.503536                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.482391                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       434624     12.15%     12.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       728358     20.37%     32.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       464626     12.99%     45.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       498500     13.94%     59.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1449869     40.54%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3575977                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     301777                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                69901                       # Number of function calls committed.
system.cpu.commit.int_insts                   8697378                       # Number of committed integer instructions.
system.cpu.commit.loads                       1072331                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        33114      0.37%      0.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6869277     76.73%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           54174      0.61%     77.70% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              311      0.00%     77.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          12436      0.14%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           49359      0.55%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           49440      0.55%     78.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         110828      1.24%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           116      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1038728     11.60%     91.80% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         692120      7.73%     99.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        33603      0.38%     99.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         8748      0.10%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8952586                       # Class of committed instruction
system.cpu.commit.refs                        1773199                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     4682409                       # Number of Instructions Simulated
system.cpu.committedOps                       8952586                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.781240                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.781240                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           95                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          161                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          318                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            18                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 76779                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                9250899                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   888699                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2633803                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  15230                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 19289                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     1089871                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           110                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      705750                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             5                       # TLB misses on write requests
system.cpu.fetch.Branches                      998644                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    799946                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2794359                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  3496                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        4855726                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   53                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           312                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   30460                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.272996                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             823840                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             525388                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.327395                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            3633800                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.557465                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.774028                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   960339     26.43%     26.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   332569      9.15%     35.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   118221      3.25%     38.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   166379      4.58%     43.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2056292     56.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3633800                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    515966                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   268670                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    464556400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    464556400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    464556400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    464556000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    464556000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    464556400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)     10911200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)     10911600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)      1278400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)      1278800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)      1278800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)      1278800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)     21429200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)     19792400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)     21432400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)     21433200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    180856000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    180795200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    180970000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    180986800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     3621970400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           24287                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                20374                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   964778                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.478044                       # Inst execution rate
system.cpu.iew.exec_refs                      1793819                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     703952                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   48371                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1111365                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                264                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               158                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               719561                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             9154301                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1089867                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             25958                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9064901                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     40                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   588                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  15230                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   657                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            63002                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           27                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        39036                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        18693                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             63                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        17638                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2736                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  10347774                       # num instructions consuming a value
system.cpu.iew.wb_count                       9051539                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.619986                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6415478                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.474391                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9055133                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13719797                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7148495                       # number of integer regfile writes
system.cpu.ipc                               1.280016                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.280016                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             35933      0.40%      0.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6968342     76.65%     77.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                54175      0.60%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   382      0.00%     77.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               12551      0.14%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  132      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                49509      0.54%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                49512      0.54%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              110861      1.22%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                204      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1070006     11.77%     91.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              696109      7.66%     99.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           33985      0.37%     99.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           8919      0.10%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9090856                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  302837                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              605821                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       302525                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             305417                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                8752086                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           21215662                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      8749014                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           9050672                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    9153873                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9090856                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 428                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          201725                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              5968                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            286                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       293556                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3633800                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.501749                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.354165                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              388061     10.68%     10.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              559007     15.38%     26.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              682702     18.79%     44.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              849675     23.38%     68.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1154355     31.77%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3633800                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.485139                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      799999                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            83                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             47399                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             8973                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1111365                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              719561                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3741539                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                          3658087                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     16                       # Number of system calls
system.cpu.rename.BlockCycles                   53261                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              10326789                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  10603                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   907274                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    525                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    44                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              23571642                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                9212353                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            10583265                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2632090                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2689                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  15230                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 23230                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   256500                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            518122                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         13968370                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2715                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                180                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     35675                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            194                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     11280424                       # The number of ROB reads
system.cpu.rob.rob_writes                    18366545                       # The number of ROB writes
system.cpu.timesIdled                             372                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1189                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           34                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           2372                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               34                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          436                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           882                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1463234800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                427                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           30                       # Transaction distribution
system.membus.trans_dist::CleanEvict              406                       # Transaction distribution
system.membus.trans_dist::ReadExReq                20                       # Transaction distribution
system.membus.trans_dist::ReadExResp               20                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           426                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1329                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1329                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1329                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        30528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        30528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   30528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               446                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     446    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 446                       # Request fanout histogram
system.membus.reqLayer2.occupancy              400835                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy             965465                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1463234800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1097                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           298                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1346                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 89                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                89                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1097                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2118                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1440                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    3558                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        45184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        47872                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    93056                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               458                       # Total snoops (count)
system.l2bus.snoopTraffic                        1920                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1644                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.022506                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.148368                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1607     97.75%     97.75% # Request fanout histogram
system.l2bus.snoop_fanout::1                       37      2.25%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1644                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              576000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1180749                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              847200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1463234800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1463234800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       799110                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           799110                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       799110                       # number of overall hits
system.cpu.icache.overall_hits::total          799110                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          836                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            836                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          836                       # number of overall misses
system.cpu.icache.overall_misses::total           836                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     27868000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27868000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     27868000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27868000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       799946                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       799946                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       799946                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       799946                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001045                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001045                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001045                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001045                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 33334.928230                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 33334.928230                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 33334.928230                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 33334.928230                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          130                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          130                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          130                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          130                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          706                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          706                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          706                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          706                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     22239200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     22239200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     22239200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     22239200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000883                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000883                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000883                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000883                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 31500.283286                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 31500.283286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 31500.283286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 31500.283286                       # average overall mshr miss latency
system.cpu.icache.replacements                    706                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       799110                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          799110                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          836                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           836                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     27868000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27868000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       799946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       799946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001045                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001045                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 33334.928230                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 33334.928230                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          130                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          130                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          706                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          706                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     22239200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     22239200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000883                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000883                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 31500.283286                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 31500.283286                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1463234800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1463234800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22267524                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               962                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          23147.114345                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1600598                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1600598                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1463234800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1463234800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1463234800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1728797                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1728797                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1728797                       # number of overall hits
system.cpu.dcache.overall_hits::total         1728797                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          671                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            671                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          671                       # number of overall misses
system.cpu.dcache.overall_misses::total           671                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     22792000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     22792000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     22792000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     22792000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1729468                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1729468                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1729468                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1729468                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000388                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000388                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000388                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000388                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33967.213115                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33967.213115                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33967.213115                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33967.213115                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          178                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.428571                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                38                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          268                       # number of writebacks
system.cpu.dcache.writebacks::total               268                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          248                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          248                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          423                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          423                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          423                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           57                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          480                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     12639600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     12639600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     12639600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2927546                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     15567146                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000245                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000245                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000245                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000278                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 29880.851064                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29880.851064                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 29880.851064                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 51360.456140                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32431.554167                       # average overall mshr miss latency
system.cpu.dcache.replacements                    480                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1026222                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1026222                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          582                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           582                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20678400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20678400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1026804                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1026804                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000567                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000567                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 35529.896907                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35529.896907                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          248                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          248                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          334                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          334                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10597200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10597200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000325                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000325                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 31728.143713                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31728.143713                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       702575                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         702575                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           89                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           89                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2113600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2113600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       702664                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       702664                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000127                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000127                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 23748.314607                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23748.314607                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           89                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           89                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2042400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2042400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000127                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 22948.314607                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22948.314607                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           57                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           57                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2927546                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2927546                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 51360.456140                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 51360.456140                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1463234800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1463234800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            24893986                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1504                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          16551.852394                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   806.387896                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   217.612104                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.787488                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.212512                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          190                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          834                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          152                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          531                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.185547                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.814453                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3459416                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3459416                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1463234800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             444                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             277                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           18                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 739                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            444                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            277                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           18                       # number of overall hits
system.l2cache.overall_hits::total                739                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           262                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           146                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           39                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               447                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          262                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          146                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           39                       # number of overall misses
system.l2cache.overall_misses::total              447                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     17657200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      9786000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2741964                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     30185164                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     17657200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      9786000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2741964                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     30185164                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          706                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          423                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           57                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1186                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          706                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          423                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           57                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1186                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.371105                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.345154                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.684211                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.376897                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.371105                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.345154                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.684211                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.376897                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67393.893130                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67027.397260                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 70306.769231                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67528.331096                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67393.893130                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67027.397260                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 70306.769231                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67528.331096                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             30                       # number of writebacks
system.l2cache.writebacks::total                   30                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          262                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          146                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           39                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          447                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          262                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          146                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           39                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          447                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     15561200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      8618000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2429964                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     26609164                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     15561200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      8618000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2429964                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     26609164                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.371105                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.345154                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.684211                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.376897                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.371105                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.345154                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.684211                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.376897                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59393.893130                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59027.397260                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62306.769231                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59528.331096                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59393.893130                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59027.397260                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62306.769231                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59528.331096                       # average overall mshr miss latency
system.l2cache.replacements                       458                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          268                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          268                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          268                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          268                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           12                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           12                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data           69                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               69                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           20                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             20                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1354000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1354000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           89                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           89                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.224719                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.224719                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        67700                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        67700                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           20                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           20                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1194000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1194000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.224719                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.224719                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        59700                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        59700                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          444                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          208                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           18                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          670                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          262                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          126                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           39                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          427                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     17657200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      8432000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2741964                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     28831164                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          706                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          334                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           57                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1097                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.371105                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.377246                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.684211                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.389243                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67393.893130                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66920.634921                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 70306.769231                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67520.290398                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          262                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          126                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           39                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          427                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     15561200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7424000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2429964                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     25415164                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.371105                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.377246                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.684211                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.389243                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59393.893130                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58920.634921                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62306.769231                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59520.290398                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1463234800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1463234800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14538                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4554                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.192358                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    27.757438                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1069.995611                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1946.120549                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   841.164892                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   210.961510                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.006777                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.261229                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.475127                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.205363                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.051504                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          969                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3127                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            9                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           19                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4          929                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          167                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          124                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2710                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.236572                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.763428                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                19434                       # Number of tag accesses
system.l2cache.tags.data_accesses               19434                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1463234800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           16768                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            9344                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2496                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               28608                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        16768                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          16768                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1920                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1920                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              262                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              146                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           39                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  447                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            30                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  30                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           11459542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            6385851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      1705810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               19551203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      11459542                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          11459542                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         1312161                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               1312161                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         1312161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          11459542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           6385851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      1705810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              20863364                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
