v 20100214 1
B 300 0  3800 3500 3 60 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 400 3650 5 10 1 1 0 0 1 1
device=adv_dbg_if_wb_cpu0
T 400 3850 8 10 1 1 0 0 1 1
refdes=U?
P 300 200 0 200 10 1 1 
{
T 400 200 5 10 1 1 0 1 1 1
pinnumber=wb_dat_i[31:0]
T 400 200 5 10 0 1 0 1 1 1
pinseq=1
}
P 300 400 0 400 10 1 1 
{
T 400 400 5 10 1 1 0 1 1 1
pinnumber=cpu0_data_i[31:0]
T 400 400 5 10 0 1 0 1 1 1
pinseq=2
}
P 300 600 0 600 4 0 1  
{
T 400 600 5 10 1 1 0 1 1 1 
pinnumber=wb_rst_i
T 400 600 5 10 0 1 0 1 1 1 
pinseq=3
}
P 300 800 0 800 4 0 1  
{
T 400 800 5 10 1 1 0 1 1 1 
pinnumber=wb_err_i
T 400 800 5 10 0 1 0 1 1 1 
pinseq=4
}
P 300 1000 0 1000 4 0 1  
{
T 400 1000 5 10 1 1 0 1 1 1 
pinnumber=wb_clk_i
T 400 1000 5 10 0 1 0 1 1 1 
pinseq=5
}
P 300 1200 0 1200 4 0 1  
{
T 400 1200 5 10 1 1 0 1 1 1 
pinnumber=wb_ack_i
T 400 1200 5 10 0 1 0 1 1 1 
pinseq=6
}
P 300 1400 0 1400 4 0 1  
{
T 400 1400 5 10 1 1 0 1 1 1 
pinnumber=update_dr_i
T 400 1400 5 10 0 1 0 1 1 1 
pinseq=7
}
P 300 1600 0 1600 4 0 1  
{
T 400 1600 5 10 1 1 0 1 1 1 
pinnumber=tdi_i
T 400 1600 5 10 0 1 0 1 1 1 
pinseq=8
}
P 300 1800 0 1800 4 0 1  
{
T 400 1800 5 10 1 1 0 1 1 1 
pinnumber=tck_i
T 400 1800 5 10 0 1 0 1 1 1 
pinseq=9
}
P 300 2000 0 2000 4 0 1  
{
T 400 2000 5 10 1 1 0 1 1 1 
pinnumber=shift_dr_i
T 400 2000 5 10 0 1 0 1 1 1 
pinseq=10
}
P 300 2200 0 2200 4 0 1  
{
T 400 2200 5 10 1 1 0 1 1 1 
pinnumber=rst_i
T 400 2200 5 10 0 1 0 1 1 1 
pinseq=11
}
P 300 2400 0 2400 4 0 1  
{
T 400 2400 5 10 1 1 0 1 1 1 
pinnumber=debug_select_i
T 400 2400 5 10 0 1 0 1 1 1 
pinseq=12
}
P 300 2600 0 2600 4 0 1  
{
T 400 2600 5 10 1 1 0 1 1 1 
pinnumber=cpu0_clk_i
T 400 2600 5 10 0 1 0 1 1 1 
pinseq=13
}
P 300 2800 0 2800 4 0 1  
{
T 400 2800 5 10 1 1 0 1 1 1 
pinnumber=cpu0_bp_i
T 400 2800 5 10 0 1 0 1 1 1 
pinseq=14
}
P 300 3000 0 3000 4 0 1  
{
T 400 3000 5 10 1 1 0 1 1 1 
pinnumber=cpu0_ack_i
T 400 3000 5 10 0 1 0 1 1 1 
pinseq=15
}
P 300 3200 0 3200 4 0 1  
{
T 400 3200 5 10 1 1 0 1 1 1 
pinnumber=capture_dr_i
T 400 3200 5 10 0 1 0 1 1 1 
pinseq=16
}
P 4100 200 4400 200 10 1 1
{
T 4000 200 5  10 1 1 0 7 1 1 
pinnumber=wb_sel_o[3:0]
T 4000 200 5  10 0 1 0 7 1 1 
pinseq=17
}
P 4100 400 4400 400 10 1 1
{
T 4000 400 5  10 1 1 0 7 1 1 
pinnumber=wb_dat_o[31:0]
T 4000 400 5  10 0 1 0 7 1 1 
pinseq=18
}
P 4100 600 4400 600 10 1 1
{
T 4000 600 5  10 1 1 0 7 1 1 
pinnumber=wb_cti_o[2:0]
T 4000 600 5  10 0 1 0 7 1 1 
pinseq=19
}
P 4100 800 4400 800 10 1 1
{
T 4000 800 5  10 1 1 0 7 1 1 
pinnumber=wb_bte_o[1:0]
T 4000 800 5  10 0 1 0 7 1 1 
pinseq=20
}
P 4100 1000 4400 1000 10 1 1
{
T 4000 1000 5  10 1 1 0 7 1 1 
pinnumber=wb_adr_o[31:0]
T 4000 1000 5  10 0 1 0 7 1 1 
pinseq=21
}
P 4100 1200 4400 1200 10 1 1
{
T 4000 1200 5  10 1 1 0 7 1 1 
pinnumber=cpu0_data_o[31:0]
T 4000 1200 5  10 0 1 0 7 1 1 
pinseq=22
}
P 4100 1400 4400 1400 10 1 1
{
T 4000 1400 5  10 1 1 0 7 1 1 
pinnumber=cpu0_addr_o[31:0]
T 4000 1400 5  10 0 1 0 7 1 1 
pinseq=23
}
P 4100 1600 4400 1600 4 0 1
{
T 4000 1600 5  10 1 1 0 7 1 1
pinnumber=wb_we_o
T 4100 1600 5  10 0 1 0 7 1 1
pinseq=24
}
P 4100 1800 4400 1800 4 0 1
{
T 4000 1800 5  10 1 1 0 7 1 1
pinnumber=wb_stb_o
T 4100 1800 5  10 0 1 0 7 1 1
pinseq=25
}
P 4100 2000 4400 2000 4 0 1
{
T 4000 2000 5  10 1 1 0 7 1 1
pinnumber=wb_cyc_o
T 4100 2000 5  10 0 1 0 7 1 1
pinseq=26
}
P 4100 2200 4400 2200 4 0 1
{
T 4000 2200 5  10 1 1 0 7 1 1
pinnumber=wb_cab_o
T 4100 2200 5  10 0 1 0 7 1 1
pinseq=27
}
P 4100 2400 4400 2400 4 0 1
{
T 4000 2400 5  10 1 1 0 7 1 1
pinnumber=tdo_o
T 4100 2400 5  10 0 1 0 7 1 1
pinseq=28
}
P 4100 2600 4400 2600 4 0 1
{
T 4000 2600 5  10 1 1 0 7 1 1
pinnumber=cpu0_we_o
T 4100 2600 5  10 0 1 0 7 1 1
pinseq=29
}
P 4100 2800 4400 2800 4 0 1
{
T 4000 2800 5  10 1 1 0 7 1 1
pinnumber=cpu0_stb_o
T 4100 2800 5  10 0 1 0 7 1 1
pinseq=30
}
P 4100 3000 4400 3000 4 0 1
{
T 4000 3000 5  10 1 1 0 7 1 1
pinnumber=cpu0_stall_o
T 4100 3000 5  10 0 1 0 7 1 1
pinseq=31
}
P 4100 3200 4400 3200 4 0 1
{
T 4000 3200 5  10 1 1 0 7 1 1
pinnumber=cpu0_rst_o
T 4100 3200 5  10 0 1 0 7 1 1
pinseq=32
}
