(S (NP (DT This) (NN paper)) (VP (VBZ presents) (S (NP (NP (DT a) (ADJP (NN memory) (JJ efficient)) (, ,) (NML (JJ high) (NN throughput)) (JJ parallel) (NN lifting)) (VP (VBN based) (S (VP (VBG running) (NP (ADJP (CD three) (JJ dimensional)) (JJ discrete) (NN wavelet)))))) (VP (VB transform) (NP (-LRB- -LRB-) (NML (NML (CD 3) (SYM -)) (NN D) (NN DWT)) (-RRB- -RRB-) (NN architecture))))) (. .))
(S (NP (NML (CD 3) (HYPH -) (NN D)) (NN DWT)) (VP (VBZ is) (VP (VBN constructed) (PP (IN by) (S (VP (VBG combining) (NP (DT the) (NML (NML (CD two) (JJ spatial)) (CC and) (NML (CD four) (JJ temporal) (NNS processors))))))))) (. .))
(S (NP (NP (JJ Spatial) (NN processor)) (-LRB- -LRB-) (NP (NN SP)) (-RRB- -RRB-)) (VP (VBP apply) (NP (NP (DT the) (ADJP (CD two) (JJ dimensional)) (NN DWT)) (PP (IN on) (NP (DT a) (NN frame)))) (, ,) (S (VP (VBG using) (NP (NP (NN lifting)) (VP (VP (VBN based) (NP (CD 9/7) (NN filter) (NN bank)) (PP (IN through) (NP (DT the) (NN row) (NN rocessor) (PRN (-LRB- -LRB-) (NP (NN RP)) (-RRB- -RRB-)))) (PP (IN in) (NP (NN row) (NN direction)))) (CC and) (ADVP (RB then)) (VP (VB apply) (PP (IN in) (NP (DT the) (NN colum) (NN direction))) (PP (IN through) (NP (NN column) (NN processor))) (PRN (-LRB- -LRB-) (NP (NN CP)) (-RRB- -RRB-)))))))) (. .))
(S (S (VP (TO To) (VP (VB reduce) (NP (NP (DT the) (JJ temporal) (NN memory)) (CC and) (NP (DT the) (NN latency)))))) (, ,) (NP (NP (DT the) (JJ temporal) (NN processor)) (-LRB- -LRB-) (NP (NNP TP)) (-RRB- -RRB-)) (VP (VBZ has) (VP (VBN been) (VP (VBN designed) (PP (IN with) (S (VP (VBG lifting) (PP (VBN based) (NP (NML (CD 1) (HYPH -) (NN D)) (NN Haar) (NN wavelet) (NN filter))))))))) (. .))
(S (NP (DT The) (VBN proposed) (NN architecture)) (VP (VBD replaced) (NP (DT the) (NNS multiplications)) (PP (IN by) (NP (NML (S (NP (NN pipeline) (NN shift)) (HYPH -) (VP (VB add)))) (NNS operations))) (S (VP (TO to) (VP (VB reduce) (NP (DT the) (NNP CPD)))))) (. .))
(S (NP (CD Two) (JJ spatial) (NNS processors)) (VP (VP (VBZ works) (ADVP (RB simultaneously)) (PP (IN on) (NP (CD two) (JJ adjacent) (NNS frames)))) (CC and) (VP (VB provide) (NP (NML (CD 2) (HYPH -) (NN D)) (NN DWT) (NNS coefficients)) (PP (IN as) (NP (NNS inputs))) (PP (IN to) (NP (DT the) (JJ temporal) (NNS processors))))) (. .))
(S (NP (NNS TPs)) (VP (VP (VBP apply) (NP (NP (DT the) (ADJP (NP (CD one)) (JJ dimensional)) (NN DWT)) (PP (IN in) (NP (JJ temporal) (NN direction))))) (CC and) (VP (VB provide) (NP (NP (CD eight) (NML (CD 3) (HYPH -) (NN D)) (NN DWT) (NNS coefficients)) (PP (IN per) (NP (NN clock)))) (PRN (-LRB- -LRB-) (NP (NN throughput)) (-RRB- -RRB-)))) (. .))
(S (NP (JJR Higher) (NN throughput)) (VP (VP (VBZ reduces) (NP (DT the) (NN computing)) (NP (NP (NNS cycles)) (PP (IN per) (NP (NN frame))))) (CC and) (VP (VB enable) (NP (DT the) (JJR lower) (NN power) (NN consumption)))) (. .))
(S (NP (NN Implementation) (NNS results)) (VP (VBZ shows) (SBAR (IN that) (S (NP (DT the) (VBN proposed) (NN architecture)) (VP (VBZ has) (NP (NP (DT the) (NN advantage)) (PP (IN in) (NP (NP (VBN reduced) (NML (NML (NN memory)) (, ,) (NML (JJ low) (NN power) (NN consumption)) (, ,) (NML (JJ low) (NN latency)) (, ,) (CC and) (NML (JJ high) (NN throughput)))) (PP (IN over) (NP (DT the) (VBG existing) (NNS designs)))))))))) (. .))
(S (NP (NP (DT The) (NNP RTL)) (PP (IN of) (NP (DT the) (VBN proposed) (NN architecture)))) (VP (VBZ is) (VP (VP (VBN described) (S (VP (VBG using) (NP (NN verilog))))) (CC and) (VP (VBN synthesized) (S (VP (VBG using) (NP (NP (NML (CD 90) (HYPH -) (NN nm)) (NN technology) (NN CMOS)) (SBAR (S (NP (NP (JJ standard) (NN cell) (NN library)) (CC and) (NP (NNS results))) (VP (VBP show) (SBAR (IN that) (S (NP (PRP it)) (VP (VP (VBZ consumes) (NP (CD 43.42) (NN mW) (NN power))) (CC and) (VP (VBZ occupies) (NP (NP (DT an) (NN area)) (ADJP (JJ equivalent) (PP (IN to) (NP (NML (CD 231.45) (NN K)) (JJ equivalent) (NN gate))))) (PP (IN at) (NP (NP (NN frequency)) (PP (IN of) (NP (CD 200) (NN MHz)))))))))))))))))) (. .))
(S (NP (DT The) (VBN proposed) (NN architecture)) (VP (VBZ has) (ADVP (RB also)) (VP (VBN been) (VP (VBN synthesised) (PP (IN for) (NP (DT the) (NNP Xilinx) (NN zynq) (NP (NP (CD 7020) (NNS series)) (NP (NN field) (JJ programmable) (NN gate) (NN array) (PRN (-LRB- -LRB-) (NP (NN FPGA)) (-RRB- -RRB-))))))))) (. .))
