

================================================================
== Vitis HLS Report for 'dense_relu'
================================================================
* Date:           Sat Dec 23 20:35:29 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.036 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2305|     2305|  27.743 us|  27.743 us|  2305|  2305|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_156_1   |     2304|     2304|       144|          -|          -|    16|        no|
        | + VITIS_LOOP_158_2  |      133|      133|        10|          4|          1|    32|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 4, D = 10, States = { 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 14 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 4 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 22 [1/1] (0.48ns)   --->   "%br_ln156 = br void" [../src/hls/cnn.cpp:156]   --->   Operation 22 'br' 'br_ln156' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.87>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i = phi i5 %add_ln156, void %_Z4reluRf.exit, i5 0, void %.lr.ph6" [../src/hls/cnn.cpp:156]   --->   Operation 23 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.87ns)   --->   "%add_ln156 = add i5 %i, i5 1" [../src/hls/cnn.cpp:156]   --->   Operation 24 'add' 'add_ln156' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.87ns)   --->   "%icmp_ln156 = icmp_eq  i5 %i, i5 16" [../src/hls/cnn.cpp:156]   --->   Operation 25 'icmp' 'icmp_ln156' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln156 = br i1 %icmp_ln156, void %.split2, void %._crit_edge7.loopexit" [../src/hls/cnn.cpp:156]   --->   Operation 27 'br' 'br_ln156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln156 = zext i5 %i" [../src/hls/cnn.cpp:156]   --->   Operation 28 'zext' 'zext_ln156' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln156" [../src/hls/cnn.cpp:156]   --->   Operation 29 'getelementptr' 'output_addr' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (0.79ns)   --->   "%output_load = load i4 %output_addr" [../src/hls/cnn.cpp:160]   --->   Operation 30 'load' 'output_load' <Predicate = (!icmp_ln156)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln167 = ret" [../src/hls/cnn.cpp:167]   --->   Operation 31 'ret' 'ret_ln167' <Predicate = (icmp_ln156)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.79>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln156_3 = zext i5 %i" [../src/hls/cnn.cpp:156]   --->   Operation 32 'zext' 'zext_ln156_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln156 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../src/hls/cnn.cpp:156]   --->   Operation 33 'specloopname' 'specloopname_ln156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/2] (0.79ns)   --->   "%output_load = load i4 %output_addr" [../src/hls/cnn.cpp:160]   --->   Operation 34 'load' 'output_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 35 [1/1] (0.48ns)   --->   "%br_ln158 = br void" [../src/hls/cnn.cpp:158]   --->   Operation 35 'br' 'br_ln158' <Predicate = true> <Delay = 0.48>

State 4 <SV = 3> <Delay = 2.27>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%ii = phi i6 %add_ln158, void %.split, i6 0, void %.split2" [../src/hls/cnn.cpp:158]   --->   Operation 36 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.88ns)   --->   "%add_ln158 = add i6 %ii, i6 1" [../src/hls/cnn.cpp:158]   --->   Operation 37 'add' 'add_ln158' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.87ns)   --->   "%icmp_ln158 = icmp_eq  i6 %ii, i6 32" [../src/hls/cnn.cpp:158]   --->   Operation 38 'icmp' 'icmp_ln158' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln158 = br i1 %icmp_ln158, void %.split, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:158]   --->   Operation 39 'br' 'br_ln158' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%ii_cast2 = zext i6 %ii" [../src/hls/cnn.cpp:158]   --->   Operation 40 'zext' 'ii_cast2' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %ii_cast2" [../src/hls/cnn.cpp:160]   --->   Operation 41 'getelementptr' 'input_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 42 [2/2] (1.35ns)   --->   "%input_load = load i5 %input_addr" [../src/hls/cnn.cpp:160]   --->   Operation 42 'load' 'input_load' <Predicate = (!icmp_ln158)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln160 = trunc i6 %ii" [../src/hls/cnn.cpp:160]   --->   Operation 43 'trunc' 'trunc_ln160' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln160, i4 0" [../src/hls/cnn.cpp:160]   --->   Operation 44 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.92ns)   --->   "%add_ln160 = add i9 %shl_ln, i9 %zext_ln156_3" [../src/hls/cnn.cpp:160]   --->   Operation 45 'add' 'add_ln160' <Predicate = (!icmp_ln158)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i9 %add_ln160" [../src/hls/cnn.cpp:160]   --->   Operation 46 'zext' 'zext_ln160' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%layer_11_weights_addr = getelementptr i32 %layer_11_weights, i64 0, i64 %zext_ln160" [../src/hls/cnn.cpp:160]   --->   Operation 47 'getelementptr' 'layer_11_weights_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 48 [2/2] (1.35ns)   --->   "%layer_11_weights_load = load i9 %layer_11_weights_addr" [../src/hls/cnn.cpp:160]   --->   Operation 48 'load' 'layer_11_weights_load' <Predicate = (!icmp_ln158)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>

State 5 <SV = 4> <Delay = 6.02>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%add108 = phi i32 %add, void %.split, i32 %output_load, void %.split2" [../src/hls/cnn.cpp:160]   --->   Operation 49 'phi' 'add108' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 50 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%empty_67 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 51 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/2] (1.35ns)   --->   "%input_load = load i5 %input_addr" [../src/hls/cnn.cpp:160]   --->   Operation 52 'load' 'input_load' <Predicate = (!icmp_ln158)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 53 [1/2] (1.35ns)   --->   "%layer_11_weights_load = load i9 %layer_11_weights_addr" [../src/hls/cnn.cpp:160]   --->   Operation 53 'load' 'layer_11_weights_load' <Predicate = (!icmp_ln158)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_5 : Operation 54 [4/4] (4.67ns)   --->   "%mul7 = fmul i32 %input_load, i32 %layer_11_weights_load" [../src/hls/cnn.cpp:160]   --->   Operation 54 'fmul' 'mul7' <Predicate = (!icmp_ln158)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.67>
ST_6 : Operation 55 [3/4] (4.67ns)   --->   "%mul7 = fmul i32 %input_load, i32 %layer_11_weights_load" [../src/hls/cnn.cpp:160]   --->   Operation 55 'fmul' 'mul7' <Predicate = (!icmp_ln158)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.67>
ST_7 : Operation 56 [2/4] (4.67ns)   --->   "%mul7 = fmul i32 %input_load, i32 %layer_11_weights_load" [../src/hls/cnn.cpp:160]   --->   Operation 56 'fmul' 'mul7' <Predicate = (!icmp_ln158)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.67>
ST_8 : Operation 57 [1/4] (4.67ns)   --->   "%mul7 = fmul i32 %input_load, i32 %layer_11_weights_load" [../src/hls/cnn.cpp:160]   --->   Operation 57 'fmul' 'mul7' <Predicate = (!icmp_ln158)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.01>
ST_9 : Operation 58 [5/5] (6.01ns)   --->   "%add = fadd i32 %add108, i32 %mul7" [../src/hls/cnn.cpp:160]   --->   Operation 58 'fadd' 'add' <Predicate = (!icmp_ln158)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 12.0>
ST_10 : Operation 59 [4/5] (6.01ns)   --->   "%add = fadd i32 %add108, i32 %mul7" [../src/hls/cnn.cpp:160]   --->   Operation 59 'fadd' 'add' <Predicate = (!icmp_ln158)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 12.0>
ST_11 : Operation 60 [3/5] (6.01ns)   --->   "%add = fadd i32 %add108, i32 %mul7" [../src/hls/cnn.cpp:160]   --->   Operation 60 'fadd' 'add' <Predicate = (!icmp_ln158)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 12.0>
ST_12 : Operation 61 [2/5] (6.01ns)   --->   "%add = fadd i32 %add108, i32 %mul7" [../src/hls/cnn.cpp:160]   --->   Operation 61 'fadd' 'add' <Predicate = (!icmp_ln158)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 12.0>
ST_13 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../src/hls/cnn.cpp:158]   --->   Operation 62 'specloopname' 'specloopname_ln158' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_13 : Operation 63 [1/5] (6.01ns)   --->   "%add = fadd i32 %add108, i32 %mul7" [../src/hls/cnn.cpp:160]   --->   Operation 63 'fadd' 'add' <Predicate = (!icmp_ln158)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 64 'br' 'br_ln0' <Predicate = (!icmp_ln158)> <Delay = 0.00>

State 14 <SV = 5> <Delay = 0.79>
ST_14 : Operation 65 [1/1] (0.00ns)   --->   "%layer_11_bias_addr = getelementptr i32 %layer_11_bias, i64 0, i64 %zext_ln156" [../src/hls/cnn.cpp:163]   --->   Operation 65 'getelementptr' 'layer_11_bias_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 66 [2/2] (0.79ns)   --->   "%layer_11_bias_load = load i4 %layer_11_bias_addr" [../src/hls/cnn.cpp:163]   --->   Operation 66 'load' 'layer_11_bias_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 15 <SV = 6> <Delay = 6.80>
ST_15 : Operation 67 [1/2] (0.79ns)   --->   "%layer_11_bias_load = load i4 %layer_11_bias_addr" [../src/hls/cnn.cpp:163]   --->   Operation 67 'load' 'layer_11_bias_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_15 : Operation 68 [5/5] (6.01ns)   --->   "%add1 = fadd i32 %add108, i32 %layer_11_bias_load" [../src/hls/cnn.cpp:163]   --->   Operation 68 'fadd' 'add1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 7> <Delay = 6.01>
ST_16 : Operation 69 [4/5] (6.01ns)   --->   "%add1 = fadd i32 %add108, i32 %layer_11_bias_load" [../src/hls/cnn.cpp:163]   --->   Operation 69 'fadd' 'add1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 8> <Delay = 6.01>
ST_17 : Operation 70 [3/5] (6.01ns)   --->   "%add1 = fadd i32 %add108, i32 %layer_11_bias_load" [../src/hls/cnn.cpp:163]   --->   Operation 70 'fadd' 'add1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 9> <Delay = 6.01>
ST_18 : Operation 71 [2/5] (6.01ns)   --->   "%add1 = fadd i32 %add108, i32 %layer_11_bias_load" [../src/hls/cnn.cpp:163]   --->   Operation 71 'fadd' 'add1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 10> <Delay = 6.80>
ST_19 : Operation 72 [1/5] (6.01ns)   --->   "%add1 = fadd i32 %add108, i32 %layer_11_bias_load" [../src/hls/cnn.cpp:163]   --->   Operation 72 'fadd' 'add1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 73 [1/1] (0.79ns)   --->   "%store_ln163 = store i32 %add1, i4 %output_addr" [../src/hls/cnn.cpp:163]   --->   Operation 73 'store' 'store_ln163' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 20 <SV = 11> <Delay = 3.34>
ST_20 : Operation 74 [1/1] (0.00ns)   --->   "%bitcast_ln49 = bitcast i32 %add1" [../src/hls/cnn.cpp:49]   --->   Operation 74 'bitcast' 'bitcast_ln49' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 75 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln49, i32 23, i32 30" [../src/hls/cnn.cpp:49]   --->   Operation 75 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %bitcast_ln49" [../src/hls/cnn.cpp:49]   --->   Operation 76 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 77 [1/1] (0.85ns)   --->   "%icmp_ln49 = icmp_ne  i8 %tmp, i8 255" [../src/hls/cnn.cpp:49]   --->   Operation 77 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 78 [1/1] (0.97ns)   --->   "%icmp_ln49_3 = icmp_eq  i23 %trunc_ln49, i23 0" [../src/hls/cnn.cpp:49]   --->   Operation 78 'icmp' 'icmp_ln49_3' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 79 [2/2] (3.34ns)   --->   "%tmp_s = fcmp_olt  i32 %add1, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 79 'fcmp' 'tmp_s' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 12> <Delay = 4.46>
ST_21 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln49)   --->   "%or_ln49 = or i1 %icmp_ln49_3, i1 %icmp_ln49" [../src/hls/cnn.cpp:49]   --->   Operation 80 'or' 'or_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 81 [1/2] (3.34ns)   --->   "%tmp_s = fcmp_olt  i32 %add1, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 81 'fcmp' 'tmp_s' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 82 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln49 = and i1 %or_ln49, i1 %tmp_s" [../src/hls/cnn.cpp:49]   --->   Operation 82 'and' 'and_ln49' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %and_ln49, void %_Z4reluRf.exit, void" [../src/hls/cnn.cpp:49]   --->   Operation 83 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 84 [1/1] (0.79ns)   --->   "%store_ln50 = store i32 0, i4 %output_addr" [../src/hls/cnn.cpp:50]   --->   Operation 84 'store' 'store_ln50' <Predicate = (and_ln49)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_21 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln50 = br void %_Z4reluRf.exit" [../src/hls/cnn.cpp:50]   --->   Operation 85 'br' 'br_ln50' <Predicate = (and_ln49)> <Delay = 0.00>
ST_21 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 86 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ layer_11_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer_11_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln156              (br               ) [ 0111111111111111111111]
i                     (phi              ) [ 0011000000000000000000]
add_ln156             (add              ) [ 0111111111111111111111]
icmp_ln156            (icmp             ) [ 0011111111111111111111]
empty                 (speclooptripcount) [ 0000000000000000000000]
br_ln156              (br               ) [ 0000000000000000000000]
zext_ln156            (zext             ) [ 0001111111111110000000]
output_addr           (getelementptr    ) [ 0001111111111111111111]
ret_ln167             (ret              ) [ 0000000000000000000000]
zext_ln156_3          (zext             ) [ 0000111111111100000000]
specloopname_ln156    (specloopname     ) [ 0000000000000000000000]
output_load           (load             ) [ 0011111111111111111111]
br_ln158              (br               ) [ 0011111111111111111111]
ii                    (phi              ) [ 0000100000000000000000]
add_ln158             (add              ) [ 0011111111111111111111]
icmp_ln158            (icmp             ) [ 0011111111111111111111]
br_ln158              (br               ) [ 0000000000000000000000]
ii_cast2              (zext             ) [ 0000000000000000000000]
input_addr            (getelementptr    ) [ 0000010000000000000000]
trunc_ln160           (trunc            ) [ 0000000000000000000000]
shl_ln                (bitconcatenate   ) [ 0000000000000000000000]
add_ln160             (add              ) [ 0000000000000000000000]
zext_ln160            (zext             ) [ 0000000000000000000000]
layer_11_weights_addr (getelementptr    ) [ 0000010000000000000000]
add108                (phi              ) [ 0000111111111111111100]
specpipeline_ln0      (specpipeline     ) [ 0000000000000000000000]
empty_67              (speclooptripcount) [ 0000000000000000000000]
input_load            (load             ) [ 0000101110000000000000]
layer_11_weights_load (load             ) [ 0000101110000000000000]
mul7                  (fmul             ) [ 0000111101111100000000]
specloopname_ln158    (specloopname     ) [ 0000000000000000000000]
add                   (fadd             ) [ 0011111111111111111111]
br_ln0                (br               ) [ 0011111111111111111111]
layer_11_bias_addr    (getelementptr    ) [ 0000000000000001000000]
layer_11_bias_load    (load             ) [ 0000000000000000111100]
add1                  (fadd             ) [ 0000000000000000000011]
store_ln163           (store            ) [ 0000000000000000000000]
bitcast_ln49          (bitcast          ) [ 0000000000000000000000]
tmp                   (partselect       ) [ 0000000000000000000000]
trunc_ln49            (trunc            ) [ 0000000000000000000000]
icmp_ln49             (icmp             ) [ 0000000000000000000001]
icmp_ln49_3           (icmp             ) [ 0000000000000000000001]
or_ln49               (or               ) [ 0000000000000000000000]
tmp_s                 (fcmp             ) [ 0000000000000000000000]
and_ln49              (and              ) [ 0011111111111111111111]
br_ln49               (br               ) [ 0000000000000000000000]
store_ln50            (store            ) [ 0000000000000000000000]
br_ln50               (br               ) [ 0000000000000000000000]
br_ln0                (br               ) [ 0111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer_11_weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_11_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer_11_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_11_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="output_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="5" slack="0"/>
<pin id="64" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="4" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="0"/>
<pin id="70" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_load/2 store_ln163/19 store_ln50/21 "/>
</bind>
</comp>

<comp id="73" class="1004" name="input_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="6" slack="0"/>
<pin id="77" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/4 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="5" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/4 "/>
</bind>
</comp>

<comp id="86" class="1004" name="layer_11_weights_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="9" slack="0"/>
<pin id="90" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_11_weights_addr/4 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="9" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_11_weights_load/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="layer_11_bias_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="5" slack="4"/>
<pin id="103" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_11_bias_addr/14 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_11_bias_load/14 "/>
</bind>
</comp>

<comp id="113" class="1005" name="i_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="5" slack="1"/>
<pin id="115" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="i_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="5" slack="0"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="1" slack="1"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="125" class="1005" name="ii_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="6" slack="1"/>
<pin id="127" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="ii (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="ii_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="6" slack="0"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="1" slack="1"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii/4 "/>
</bind>
</comp>

<comp id="136" class="1005" name="add108_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="2"/>
<pin id="138" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add108 (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="add108_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="32" slack="2"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add108/5 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="2"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/9 add1/15 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul7/5 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="1"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/20 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln156_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="5" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln156/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="icmp_ln156_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="0"/>
<pin id="172" dir="0" index="1" bw="5" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln156/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln156_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="0"/>
<pin id="178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="zext_ln156_3_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="1"/>
<pin id="183" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156_3/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="add_ln158_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="6" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln158/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln158_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="6" slack="0"/>
<pin id="193" dir="0" index="1" bw="6" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln158/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="ii_cast2_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="6" slack="0"/>
<pin id="199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ii_cast2/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="trunc_ln160_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="6" slack="0"/>
<pin id="204" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln160/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="shl_ln_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="9" slack="0"/>
<pin id="208" dir="0" index="1" bw="5" slack="0"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="add_ln160_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="9" slack="0"/>
<pin id="216" dir="0" index="1" bw="5" slack="1"/>
<pin id="217" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln160/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln160_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="9" slack="0"/>
<pin id="221" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln160/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="bitcast_ln49_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln49/20 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="0" index="2" bw="6" slack="0"/>
<pin id="231" dir="0" index="3" bw="6" slack="0"/>
<pin id="232" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/20 "/>
</bind>
</comp>

<comp id="237" class="1004" name="trunc_ln49_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49/20 "/>
</bind>
</comp>

<comp id="241" class="1004" name="icmp_ln49_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/20 "/>
</bind>
</comp>

<comp id="247" class="1004" name="icmp_ln49_3_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="23" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49_3/20 "/>
</bind>
</comp>

<comp id="253" class="1004" name="or_ln49_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="0" index="1" bw="1" slack="1"/>
<pin id="256" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln49/21 "/>
</bind>
</comp>

<comp id="257" class="1004" name="and_ln49_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln49/21 "/>
</bind>
</comp>

<comp id="263" class="1005" name="add_ln156_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="0"/>
<pin id="265" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln156 "/>
</bind>
</comp>

<comp id="271" class="1005" name="zext_ln156_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="64" slack="4"/>
<pin id="273" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln156 "/>
</bind>
</comp>

<comp id="276" class="1005" name="output_addr_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="1"/>
<pin id="278" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="281" class="1005" name="zext_ln156_3_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="9" slack="1"/>
<pin id="283" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln156_3 "/>
</bind>
</comp>

<comp id="286" class="1005" name="output_load_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="2"/>
<pin id="288" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="output_load "/>
</bind>
</comp>

<comp id="291" class="1005" name="add_ln158_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="6" slack="0"/>
<pin id="293" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln158 "/>
</bind>
</comp>

<comp id="296" class="1005" name="icmp_ln158_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln158 "/>
</bind>
</comp>

<comp id="300" class="1005" name="input_addr_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="1"/>
<pin id="302" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="305" class="1005" name="layer_11_weights_addr_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="9" slack="1"/>
<pin id="307" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="layer_11_weights_addr "/>
</bind>
</comp>

<comp id="310" class="1005" name="input_load_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="1"/>
<pin id="312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="315" class="1005" name="layer_11_weights_load_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="1"/>
<pin id="317" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer_11_weights_load "/>
</bind>
</comp>

<comp id="320" class="1005" name="mul7_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="1"/>
<pin id="322" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul7 "/>
</bind>
</comp>

<comp id="325" class="1005" name="add_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="1"/>
<pin id="327" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="330" class="1005" name="layer_11_bias_addr_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="1"/>
<pin id="332" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="layer_11_bias_addr "/>
</bind>
</comp>

<comp id="335" class="1005" name="layer_11_bias_load_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer_11_bias_load "/>
</bind>
</comp>

<comp id="340" class="1005" name="add1_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add1 "/>
</bind>
</comp>

<comp id="346" class="1005" name="icmp_ln49_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="1"/>
<pin id="348" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln49 "/>
</bind>
</comp>

<comp id="351" class="1005" name="icmp_ln49_3_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="1"/>
<pin id="353" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln49_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="18" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="18" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="99" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="58" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="124"><net_src comp="117" pin="4"/><net_sink comp="113" pin=0"/></net>

<net id="128"><net_src comp="24" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="145"><net_src comp="139" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="150"><net_src comp="136" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="146" pin="2"/><net_sink comp="67" pin=1"/></net>

<net id="152"><net_src comp="106" pin="3"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="80" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="93" pin="3"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="58" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="117" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="10" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="117" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="12" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="117" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="184"><net_src comp="113" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="129" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="26" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="129" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="28" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="200"><net_src comp="129" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="205"><net_src comp="129" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="30" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="32" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="218"><net_src comp="206" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="214" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="233"><net_src comp="48" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="235"><net_src comp="50" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="236"><net_src comp="52" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="240"><net_src comp="224" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="227" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="54" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="237" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="56" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="261"><net_src comp="253" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="159" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="164" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="274"><net_src comp="176" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="279"><net_src comp="60" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="284"><net_src comp="181" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="289"><net_src comp="67" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="294"><net_src comp="185" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="299"><net_src comp="191" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="73" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="308"><net_src comp="86" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="313"><net_src comp="80" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="318"><net_src comp="93" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="323"><net_src comp="153" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="328"><net_src comp="146" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="333"><net_src comp="99" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="338"><net_src comp="106" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="343"><net_src comp="146" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="349"><net_src comp="241" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="354"><net_src comp="247" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="253" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {19 21 }
 - Input state : 
	Port: dense_relu : input_r | {4 5 }
	Port: dense_relu : output_r | {2 3 }
	Port: dense_relu : layer_11_weights | {4 5 }
	Port: dense_relu : layer_11_bias | {14 15 }
  - Chain level:
	State 1
	State 2
		add_ln156 : 1
		icmp_ln156 : 1
		br_ln156 : 2
		zext_ln156 : 1
		output_addr : 2
		output_load : 3
	State 3
	State 4
		add_ln158 : 1
		icmp_ln158 : 1
		br_ln158 : 2
		ii_cast2 : 1
		input_addr : 2
		input_load : 3
		trunc_ln160 : 1
		shl_ln : 2
		add_ln160 : 3
		zext_ln160 : 4
		layer_11_weights_addr : 5
		layer_11_weights_load : 6
	State 5
		mul7 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		layer_11_bias_load : 1
	State 15
		add1 : 1
	State 16
	State 17
	State 18
	State 19
		store_ln163 : 1
	State 20
		tmp : 1
		trunc_ln49 : 1
		icmp_ln49 : 2
		icmp_ln49_3 : 2
	State 21
		and_ln49 : 1
		br_ln49 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_146     |    2    |   205   |   206   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_153     |    3    |   143   |   140   |
|----------|---------------------|---------|---------|---------|
|          |  icmp_ln156_fu_170  |    0    |    0    |    9    |
|   icmp   |  icmp_ln158_fu_191  |    0    |    0    |    10   |
|          |   icmp_ln49_fu_241  |    0    |    0    |    11   |
|          |  icmp_ln49_3_fu_247 |    0    |    0    |    16   |
|----------|---------------------|---------|---------|---------|
|          |   add_ln156_fu_164  |    0    |    0    |    12   |
|    add   |   add_ln158_fu_185  |    0    |    0    |    13   |
|          |   add_ln160_fu_214  |    0    |    0    |    16   |
|----------|---------------------|---------|---------|---------|
|    or    |    or_ln49_fu_253   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    and   |   and_ln49_fu_257   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|   fcmp   |      grp_fu_159     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  zext_ln156_fu_176  |    0    |    0    |    0    |
|   zext   | zext_ln156_3_fu_181 |    0    |    0    |    0    |
|          |   ii_cast2_fu_197   |    0    |    0    |    0    |
|          |  zext_ln160_fu_219  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln160_fu_202 |    0    |    0    |    0    |
|          |  trunc_ln49_fu_237  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|    shl_ln_fu_206    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|      tmp_fu_227     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   348   |   437   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|        add108_reg_136       |   32   |
|         add1_reg_340        |   32   |
|      add_ln156_reg_263      |    5   |
|      add_ln158_reg_291      |    6   |
|         add_reg_325         |   32   |
|          i_reg_113          |    5   |
|      icmp_ln158_reg_296     |    1   |
|     icmp_ln49_3_reg_351     |    1   |
|      icmp_ln49_reg_346      |    1   |
|          ii_reg_125         |    6   |
|      input_addr_reg_300     |    5   |
|      input_load_reg_310     |   32   |
|  layer_11_bias_addr_reg_330 |    4   |
|  layer_11_bias_load_reg_335 |   32   |
|layer_11_weights_addr_reg_305|    9   |
|layer_11_weights_load_reg_315|   32   |
|         mul7_reg_320        |   32   |
|     output_addr_reg_276     |    4   |
|     output_load_reg_286     |   32   |
|     zext_ln156_3_reg_281    |    9   |
|      zext_ln156_reg_271     |   64   |
+-----------------------------+--------+
|            Total            |   376  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_67 |  p0  |   2  |   4  |    8   ||    9    |
|  grp_access_fu_67 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_80 |  p0  |   2  |   5  |   10   ||    9    |
|  grp_access_fu_93 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_106 |  p0  |   2  |   4  |    8   ||    9    |
|     i_reg_113     |  p0  |   2  |   5  |   10   ||    9    |
|     grp_fu_146    |  p1  |   3  |  32  |   96   ||    14   |
|     grp_fu_153    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_153    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   342  ||  4.459  ||    86   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   437  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   86   |
|  Register |    -   |    -   |   376  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    4   |   724  |   523  |
+-----------+--------+--------+--------+--------+
