Warning: Design 'hsOptFlowTop' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
Warning: Design 'hsOptFlowTop' contains 6 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : hsOptFlowTop
Version: G-2012.06-SP3
Date   : Sun Dec  2 00:20:20 2012
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          0.03
  Critical Path Slack:          15.83
  Critical Path Clk Period:     16.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.00
  Critical Path Slack:          15.86
  Critical Path Clk Period:     16.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              77.00
  Critical Path Length:          0.31
  Critical Path Slack:          15.65
  Critical Path Clk Period:     16.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.04
  Total Hold Violation:        -27.22
  No. of Hold Violations:      970.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        378
  Hierarchical Port Count:      24661
  Leaf Cell Count:              35140
  Buf/Inv Cell Count:            3629
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     33935
  Sequential Cell Count:         1205
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:        0.000000
  Noncombinational Area:     0.000000
  Buf/Inv Area:              0.000000
  Net Area:              13742.922364
  -----------------------------------
  Cell Area:                 0.000000
  Design Area:           13742.922364


  Design Rules
  -----------------------------------
  Total Number of Nets:         53305
  Nets With Violations:             1
  Max Trans Violations:             1
  Max Cap Violations:               1
  -----------------------------------


  Hostname: icluster16.EECS.Berkeley.EDU

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:                0.00
  Overall Compile Wall Clock Time:     0.00

1
