<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2025.1 (64-bit)                                     -->
<!--                                                                              -->
<!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.                        -->
<!-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7s25_0" gui_info=""/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7s25_0" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/design_1_wrapper.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/design_1_wrapper.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/design_1_wrapper.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="design_1_i/system_ila_0/inst/ila_lib" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="OR"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="design_1_i/system_ila_0/inst/probe0[63:0]" gui_info=""/>
    <Object name="design_1_i/system_ila_0/inst/probe1[0:0]" gui_info=""/>
    <Object name="design_1_i/system_ila_0/inst/probe1[7:0]" gui_info=""/>
    <Object name="design_1_i/system_ila_0/inst/probe4[0:0]" gui_info="Trigger Setup=0"/>
  </ObjectList>
  <ObjectList object_type="hw_sysmon" gui_info="">
    <Object name="XADC" gui_info="dashboard_1=[TEMPERATURE=-65281;SCAN_RATE=1000;TRACK_TIME=1;]"/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq192&apos;hXXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq192&apos;hXXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="design_1_i/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value=""/>
        <Option Id="NAME.CUSTOM" value="to_ram_0_o_wr_data"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq192&apos;hXXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/probe0[191]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[190]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[189]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[188]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[187]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[186]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[185]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[184]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[183]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[182]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[181]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[180]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[179]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[178]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[177]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[176]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[175]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[174]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[173]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[172]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[171]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[170]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[169]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[168]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[167]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[166]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[165]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[164]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[163]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[162]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[161]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[160]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[159]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[158]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[157]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[156]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[155]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[154]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[153]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[152]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[151]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[150]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[149]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[148]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[147]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[146]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[145]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[144]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[143]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[142]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[141]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[140]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[139]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[138]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[137]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[136]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[135]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[134]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[133]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[132]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[131]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[130]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[129]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[128]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[127]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[126]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[125]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[124]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[123]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[122]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[121]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[120]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[119]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[118]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[117]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[116]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[115]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[114]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[113]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[112]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[111]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[110]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[109]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[108]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[107]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[106]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[105]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[104]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[103]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[102]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[101]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[100]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[99]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[98]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[97]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[96]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[95]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[94]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[93]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[92]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[91]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[90]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[89]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[88]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[87]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[86]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[85]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[84]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[83]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[82]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[81]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[80]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[79]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[78]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[77]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[76]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[75]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[74]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[73]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[72]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[71]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[70]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[69]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[68]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[67]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[66]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[65]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[64]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[63]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[62]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[61]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[60]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[59]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[58]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[57]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[56]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[55]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[54]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[53]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[52]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[51]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[50]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[49]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[48]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[47]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[46]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[45]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[44]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[43]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[42]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[41]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[40]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[39]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[38]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[37]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[36]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[35]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[34]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[33]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[32]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[31]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[30]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[29]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[28]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[27]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[26]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[25]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[24]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[23]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[22]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[21]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[20]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[19]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[18]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[17]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[16]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[15]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[14]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[13]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[12]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[11]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[10]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[9]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[8]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[7]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[6]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[5]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[4]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[3]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[2]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[1]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[63:0]"/>
        <Option Id="NAME.CUSTOM" value="o_Rd_Data"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/probe0[63]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[62]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[61]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[60]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[59]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[58]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[57]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[56]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[55]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[54]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[53]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[52]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[51]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[50]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[49]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[48]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[47]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[46]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[45]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[44]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[43]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[42]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[41]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[40]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[39]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[38]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[37]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[36]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[35]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[34]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[33]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[32]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[31]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[30]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[29]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[28]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[27]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[26]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[25]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[24]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[23]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[22]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[21]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[20]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[19]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[18]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[17]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[16]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[15]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[14]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[13]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[12]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[11]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[10]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[9]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[8]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[7]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[6]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[5]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[4]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[3]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[2]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[1]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[7:0]"/>
        <Option Id="NAME.CUSTOM" value="UART_0_DOUT"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/probe0[7]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[6]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[5]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[4]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[3]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[2]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[1]"/>
        <net name="design_1_i/system_ila_0/inst/probe0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[0]"/>
        <Option Id="NAME.CUSTOM" value="UART_0_DOUT_VLD"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/probe1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[7:0]"/>
        <Option Id="NAME.CUSTOM" value="UART_0_DOUT"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/probe1[7]"/>
        <net name="design_1_i/system_ila_0/inst/probe1[6]"/>
        <net name="design_1_i/system_ila_0/inst/probe1[5]"/>
        <net name="design_1_i/system_ila_0/inst/probe1[4]"/>
        <net name="design_1_i/system_ila_0/inst/probe1[3]"/>
        <net name="design_1_i/system_ila_0/inst/probe1[2]"/>
        <net name="design_1_i/system_ila_0/inst/probe1[1]"/>
        <net name="design_1_i/system_ila_0/inst/probe1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[7:0]"/>
        <Option Id="NAME.CUSTOM" value="to_ram_0_o_wr_addr"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/probe2[7]"/>
        <net name="design_1_i/system_ila_0/inst/probe2[6]"/>
        <net name="design_1_i/system_ila_0/inst/probe2[5]"/>
        <net name="design_1_i/system_ila_0/inst/probe2[4]"/>
        <net name="design_1_i/system_ila_0/inst/probe2[3]"/>
        <net name="design_1_i/system_ila_0/inst/probe2[2]"/>
        <net name="design_1_i/system_ila_0/inst/probe2[1]"/>
        <net name="design_1_i/system_ila_0/inst/probe2[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[63:0]"/>
        <Option Id="NAME.CUSTOM" value="to_ram_0_o_wr_data"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/probe3[63]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[62]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[61]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[60]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[59]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[58]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[57]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[56]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[55]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[54]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[53]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[52]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[51]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[50]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[49]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[48]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[47]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[46]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[45]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[44]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[43]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[42]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[41]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[40]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[39]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[38]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[37]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[36]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[35]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[34]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[33]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[32]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[31]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[30]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[29]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[28]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[27]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[26]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[25]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[24]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[23]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[22]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[21]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[20]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[19]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[18]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[17]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[16]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[15]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[14]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[13]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[12]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[11]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[10]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[9]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[8]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[7]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[6]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[5]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[4]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[3]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[2]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[1]"/>
        <net name="design_1_i/system_ila_0/inst/probe3[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bR"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[0]"/>
        <Option Id="NAME.CUSTOM" value="to_ram_0_o_wr_dv"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bR"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/probe4[0]"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
