TimeQuest Timing Analyzer report for top
Fri Nov 02 19:39:32 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'clk'
 12. Setup: 'speed_select:speed_select|buad_clk_rx_reg'
 13. Setup: 'spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk'
 14. Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 15. Hold: 'clk'
 16. Hold: 'speed_select:speed_select|buad_clk_rx_reg'
 17. Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 18. Hold: 'spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk'
 19. Recovery: 'clk'
 20. Recovery: 'rs232_rx'
 21. Recovery: 'spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk'
 22. Recovery: 'speed_select:speed_select|buad_clk_rx_reg'
 23. Removal: 'speed_select:speed_select|buad_clk_rx_reg'
 24. Removal: 'spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk'
 25. Removal: 'rs232_rx'
 26. Removal: 'clk'
 27. Setup Transfers
 28. Hold Transfers
 29. Recovery Transfers
 30. Removal Transfers
 31. Report TCCS
 32. Report RSKM
 33. Unconstrained Paths Summary
 34. Clock Status Summary
 35. Unconstrained Input Ports
 36. Unconstrained Output Ports
 37. Unconstrained Input Ports
 38. Unconstrained Output Ports
 39. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; top                                                 ;
; Device Family         ; MAX II                                              ;
; Device Name           ; EPM570T100C5                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Slow Model                                          ;
; Rise/Fall Delays      ; Unavailable                                         ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------+
; Clock Name                                         ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                ;
+----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------+
; clk                                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                ;
; my_uart_rx:my_uart_rx|rx_enable_reg                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { my_uart_rx:my_uart_rx|rx_enable_reg }                ;
; rs232_rx                                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { rs232_rx }                                           ;
; speed_select:speed_select|buad_clk_rx_reg          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { speed_select:speed_select|buad_clk_rx_reg }          ;
; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk } ;
+----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Fmax Summary                                                                             ;
+------------+-----------------+----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note ;
+------------+-----------------+----------------------------------------------------+------+
; 76.09 MHz  ; 76.09 MHz       ; speed_select:speed_select|buad_clk_rx_reg          ;      ;
; 88.98 MHz  ; 88.98 MHz       ; clk                                                ;      ;
; 148.39 MHz ; 148.39 MHz      ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ;      ;
; 444.64 MHz ; 444.64 MHz      ; my_uart_rx:my_uart_rx|rx_enable_reg                ;      ;
+------------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Setup Summary                                                                ;
+----------------------------------------------------+---------+---------------+
; Clock                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------+---------+---------------+
; clk                                                ; -10.238 ; -760.128      ;
; speed_select:speed_select|buad_clk_rx_reg          ; -6.071  ; -101.710      ;
; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; -5.739  ; -116.998      ;
; my_uart_rx:my_uart_rx|rx_enable_reg                ; -1.249  ; -1.249        ;
+----------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------+
; Hold Summary                                                                ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; clk                                                ; -2.159 ; -2.159        ;
; speed_select:speed_select|buad_clk_rx_reg          ; -0.928 ; -7.424        ;
; my_uart_rx:my_uart_rx|rx_enable_reg                ; 1.695  ; 0.000         ;
; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.732  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Recovery Summary                                                            ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; clk                                                ; -3.694 ; -66.137       ;
; rs232_rx                                           ; -3.387 ; -3.387        ;
; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; -2.804 ; -55.344       ;
; speed_select:speed_select|buad_clk_rx_reg          ; 1.872  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Removal Summary                                                             ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; speed_select:speed_select|buad_clk_rx_reg          ; -1.926 ; -1.926        ;
; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 2.126  ; 0.000         ;
; rs232_rx                                           ; 3.833  ; 0.000         ;
; clk                                                ; 3.940  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                 ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; clk                                                ; -2.289 ; -2.289        ;
; rs232_rx                                           ; -2.289 ; -2.289        ;
; my_uart_rx:my_uart_rx|rx_enable_reg                ; 0.234  ; 0.000         ;
; speed_select:speed_select|buad_clk_rx_reg          ; 0.234  ; 0.000         ;
; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.234  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clk'                                                                                                                                  ;
+---------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -10.238 ; Rx_cmd[19]                    ; spi_rd_rst                    ; clk          ; clk         ; 1.000        ; 0.000      ; 10.905     ;
; -10.086 ; Rx_cmd[21]                    ; spi_rd_rst                    ; clk          ; clk         ; 1.000        ; 0.000      ; 10.753     ;
; -9.960  ; Rx_cmd[19]                    ; enable_pwm_out                ; clk          ; clk         ; 1.000        ; 0.000      ; 10.627     ;
; -9.841  ; Rx_cmd[19]                    ; linkGII                       ; clk          ; clk         ; 1.000        ; 0.000      ; 10.508     ;
; -9.829  ; Rx_cmd[19]                    ; linkDSM                       ; clk          ; clk         ; 1.000        ; 0.000      ; 10.496     ;
; -9.808  ; Rx_cmd[21]                    ; enable_pwm_out                ; clk          ; clk         ; 1.000        ; 0.000      ; 10.475     ;
; -9.802  ; Rx_cmd[19]                    ; led~reg0                      ; clk          ; clk         ; 1.000        ; 0.000      ; 10.469     ;
; -9.689  ; Rx_cmd[21]                    ; linkGII                       ; clk          ; clk         ; 1.000        ; 0.000      ; 10.356     ;
; -9.677  ; Rx_cmd[21]                    ; linkDSM                       ; clk          ; clk         ; 1.000        ; 0.000      ; 10.344     ;
; -9.650  ; Rx_cmd[21]                    ; led~reg0                      ; clk          ; clk         ; 1.000        ; 0.000      ; 10.317     ;
; -9.569  ; Rx_cmd[2]                     ; spi_rd_rst                    ; clk          ; clk         ; 1.000        ; 0.000      ; 10.236     ;
; -9.545  ; Rx_cmd[19]                    ; linkCMP                       ; clk          ; clk         ; 1.000        ; 0.000      ; 10.212     ;
; -9.532  ; Rx_cmd[23]                    ; spi_rd_rst                    ; clk          ; clk         ; 1.000        ; 0.000      ; 10.199     ;
; -9.397  ; Rx_cmd[18]                    ; spi_rd_rst                    ; clk          ; clk         ; 1.000        ; 0.000      ; 10.064     ;
; -9.393  ; Rx_cmd[21]                    ; linkCMP                       ; clk          ; clk         ; 1.000        ; 0.000      ; 10.060     ;
; -9.363  ; Rx_cmd[19]                    ; linkDSS                       ; clk          ; clk         ; 1.000        ; 0.000      ; 10.030     ;
; -9.355  ; Rx_cmd[2]                     ; linkGII                       ; clk          ; clk         ; 1.000        ; 0.000      ; 10.022     ;
; -9.343  ; Rx_cmd[2]                     ; linkDSM                       ; clk          ; clk         ; 1.000        ; 0.000      ; 10.010     ;
; -9.269  ; Rx_cmd[7]                     ; spi_rd_rst                    ; clk          ; clk         ; 1.000        ; 0.000      ; 9.936      ;
; -9.254  ; Rx_cmd[23]                    ; enable_pwm_out                ; clk          ; clk         ; 1.000        ; 0.000      ; 9.921      ;
; -9.211  ; Rx_cmd[21]                    ; linkDSS                       ; clk          ; clk         ; 1.000        ; 0.000      ; 9.878      ;
; -9.135  ; Rx_cmd[23]                    ; linkGII                       ; clk          ; clk         ; 1.000        ; 0.000      ; 9.802      ;
; -9.123  ; Rx_cmd[23]                    ; linkDSM                       ; clk          ; clk         ; 1.000        ; 0.000      ; 9.790      ;
; -9.106  ; Rx_cmd[15]                    ; spi_rd_rst                    ; clk          ; clk         ; 1.000        ; 0.000      ; 9.773      ;
; -9.096  ; Rx_cmd[23]                    ; led~reg0                      ; clk          ; clk         ; 1.000        ; 0.000      ; 9.763      ;
; -9.046  ; Rx_cmd[12]                    ; spi_rd_rst                    ; clk          ; clk         ; 1.000        ; 0.000      ; 9.713      ;
; -9.023  ; Rx_cmd[22]                    ; spi_rd_rst                    ; clk          ; clk         ; 1.000        ; 0.000      ; 9.690      ;
; -8.991  ; Rx_cmd[7]                     ; enable_pwm_out                ; clk          ; clk         ; 1.000        ; 0.000      ; 9.658      ;
; -8.941  ; Rx_cmd[16]                    ; spi_rd_rst                    ; clk          ; clk         ; 1.000        ; 0.000      ; 9.608      ;
; -8.920  ; Rx_cmd[19]                    ; linkTPM                       ; clk          ; clk         ; 1.000        ; 0.000      ; 9.587      ;
; -8.894  ; Rx_cmd[17]                    ; spi_rd_rst                    ; clk          ; clk         ; 1.000        ; 0.000      ; 9.561      ;
; -8.872  ; Rx_cmd[7]                     ; linkGII                       ; clk          ; clk         ; 1.000        ; 0.000      ; 9.539      ;
; -8.860  ; Rx_cmd[7]                     ; linkDSM                       ; clk          ; clk         ; 1.000        ; 0.000      ; 9.527      ;
; -8.839  ; Rx_cmd[23]                    ; linkCMP                       ; clk          ; clk         ; 1.000        ; 0.000      ; 9.506      ;
; -8.833  ; Rx_cmd[7]                     ; led~reg0                      ; clk          ; clk         ; 1.000        ; 0.000      ; 9.500      ;
; -8.832  ; Rx_cmd[12]                    ; linkGII                       ; clk          ; clk         ; 1.000        ; 0.000      ; 9.499      ;
; -8.828  ; Rx_cmd[15]                    ; enable_pwm_out                ; clk          ; clk         ; 1.000        ; 0.000      ; 9.495      ;
; -8.820  ; Rx_cmd[12]                    ; linkDSM                       ; clk          ; clk         ; 1.000        ; 0.000      ; 9.487      ;
; -8.798  ; Rx_cmd[11]                    ; spi_rd_rst                    ; clk          ; clk         ; 1.000        ; 0.000      ; 9.465      ;
; -8.782  ; Rx_cmd[4]                     ; spi_rd_rst                    ; clk          ; clk         ; 1.000        ; 0.000      ; 9.449      ;
; -8.768  ; Rx_cmd[21]                    ; linkTPM                       ; clk          ; clk         ; 1.000        ; 0.000      ; 9.435      ;
; -8.766  ; Rx_cmd[5]                     ; spi_rd_rst                    ; clk          ; clk         ; 1.000        ; 0.000      ; 9.433      ;
; -8.745  ; Rx_cmd[22]                    ; enable_pwm_out                ; clk          ; clk         ; 1.000        ; 0.000      ; 9.412      ;
; -8.744  ; Rx_cmd[18]                    ; led~reg0                      ; clk          ; clk         ; 1.000        ; 0.000      ; 9.411      ;
; -8.709  ; Rx_cmd[15]                    ; linkGII                       ; clk          ; clk         ; 1.000        ; 0.000      ; 9.376      ;
; -8.699  ; Rx_cmd[9]                     ; spi_rd_rst                    ; clk          ; clk         ; 1.000        ; 0.000      ; 9.366      ;
; -8.697  ; Rx_cmd[15]                    ; linkDSM                       ; clk          ; clk         ; 1.000        ; 0.000      ; 9.364      ;
; -8.694  ; Rx_cmd[2]                     ; linkDSS                       ; clk          ; clk         ; 1.000        ; 0.000      ; 9.361      ;
; -8.672  ; Rx_cmd[10]                    ; spi_rd_rst                    ; clk          ; clk         ; 1.000        ; 0.000      ; 9.339      ;
; -8.670  ; Rx_cmd[15]                    ; led~reg0                      ; clk          ; clk         ; 1.000        ; 0.000      ; 9.337      ;
; -8.664  ; Rx_cmd[3]                     ; spi_rd_rst                    ; clk          ; clk         ; 1.000        ; 0.000      ; 9.331      ;
; -8.663  ; Rx_cmd[16]                    ; enable_pwm_out                ; clk          ; clk         ; 1.000        ; 0.000      ; 9.330      ;
; -8.657  ; Rx_cmd[23]                    ; linkDSS                       ; clk          ; clk         ; 1.000        ; 0.000      ; 9.324      ;
; -8.626  ; Rx_cmd[22]                    ; linkGII                       ; clk          ; clk         ; 1.000        ; 0.000      ; 9.293      ;
; -8.616  ; Rx_cmd[17]                    ; enable_pwm_out                ; clk          ; clk         ; 1.000        ; 0.000      ; 9.283      ;
; -8.614  ; Rx_cmd[22]                    ; linkDSM                       ; clk          ; clk         ; 1.000        ; 0.000      ; 9.281      ;
; -8.593  ; Rx_cmd[18]                    ; enable_pwm_out                ; clk          ; clk         ; 1.000        ; 0.000      ; 9.260      ;
; -8.587  ; Rx_cmd[22]                    ; led~reg0                      ; clk          ; clk         ; 1.000        ; 0.000      ; 9.254      ;
; -8.576  ; Rx_cmd[7]                     ; linkCMP                       ; clk          ; clk         ; 1.000        ; 0.000      ; 9.243      ;
; -8.562  ; Rx_cmd[18]                    ; linkDSM                       ; clk          ; clk         ; 1.000        ; 0.000      ; 9.229      ;
; -8.557  ; Rx_cmd[13]                    ; spi_rd_rst                    ; clk          ; clk         ; 1.000        ; 0.000      ; 9.224      ;
; -8.551  ; pwm_out:pwm_out|count_reg[21] ; pwm_out:pwm_out|count_reg[4]  ; clk          ; clk         ; 1.000        ; 0.000      ; 9.218      ;
; -8.551  ; pwm_out:pwm_out|count_reg[21] ; pwm_out:pwm_out|count_reg[5]  ; clk          ; clk         ; 1.000        ; 0.000      ; 9.218      ;
; -8.551  ; pwm_out:pwm_out|count_reg[21] ; pwm_out:pwm_out|count_reg[6]  ; clk          ; clk         ; 1.000        ; 0.000      ; 9.218      ;
; -8.551  ; pwm_out:pwm_out|count_reg[21] ; pwm_out:pwm_out|count_reg[7]  ; clk          ; clk         ; 1.000        ; 0.000      ; 9.218      ;
; -8.551  ; pwm_out:pwm_out|count_reg[21] ; pwm_out:pwm_out|count_reg[9]  ; clk          ; clk         ; 1.000        ; 0.000      ; 9.218      ;
; -8.551  ; pwm_out:pwm_out|count_reg[21] ; pwm_out:pwm_out|count_reg[10] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.218      ;
; -8.551  ; pwm_out:pwm_out|count_reg[21] ; pwm_out:pwm_out|count_reg[11] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.218      ;
; -8.551  ; pwm_out:pwm_out|count_reg[21] ; pwm_out:pwm_out|count_reg[8]  ; clk          ; clk         ; 1.000        ; 0.000      ; 9.218      ;
; -8.551  ; pwm_out:pwm_out|count_reg[21] ; pwm_out:pwm_out|count_reg[12] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.218      ;
; -8.551  ; pwm_out:pwm_out|count_reg[21] ; pwm_out:pwm_out|count_reg[13] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.218      ;
; -8.551  ; pwm_out:pwm_out|count_reg[21] ; pwm_out:pwm_out|count_reg[14] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.218      ;
; -8.551  ; pwm_out:pwm_out|count_reg[21] ; pwm_out:pwm_out|count_reg[15] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.218      ;
; -8.551  ; pwm_out:pwm_out|count_reg[21] ; pwm_out:pwm_out|count_reg[3]  ; clk          ; clk         ; 1.000        ; 0.000      ; 9.218      ;
; -8.551  ; pwm_out:pwm_out|count_reg[21] ; pwm_out:pwm_out|count_reg[2]  ; clk          ; clk         ; 1.000        ; 0.000      ; 9.218      ;
; -8.551  ; pwm_out:pwm_out|count_reg[21] ; pwm_out:pwm_out|count_reg[1]  ; clk          ; clk         ; 1.000        ; 0.000      ; 9.218      ;
; -8.551  ; pwm_out:pwm_out|count_reg[21] ; pwm_out:pwm_out|count_reg[0]  ; clk          ; clk         ; 1.000        ; 0.000      ; 9.218      ;
; -8.546  ; pwm_out:pwm_out|count_reg[21] ; pwm_out:pwm_out|count_reg[16] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.213      ;
; -8.546  ; pwm_out:pwm_out|count_reg[21] ; pwm_out:pwm_out|count_reg[17] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.213      ;
; -8.546  ; pwm_out:pwm_out|count_reg[21] ; pwm_out:pwm_out|count_reg[19] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.213      ;
; -8.546  ; pwm_out:pwm_out|count_reg[21] ; pwm_out:pwm_out|count_reg[20] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.213      ;
; -8.546  ; pwm_out:pwm_out|count_reg[21] ; pwm_out:pwm_out|count_reg[21] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.213      ;
; -8.546  ; pwm_out:pwm_out|count_reg[21] ; pwm_out:pwm_out|count_reg[22] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.213      ;
; -8.546  ; pwm_out:pwm_out|count_reg[21] ; pwm_out:pwm_out|count_reg[23] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.213      ;
; -8.546  ; pwm_out:pwm_out|count_reg[21] ; pwm_out:pwm_out|count_reg[24] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.213      ;
; -8.546  ; pwm_out:pwm_out|count_reg[21] ; pwm_out:pwm_out|count_reg[25] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.213      ;
; -8.546  ; pwm_out:pwm_out|count_reg[21] ; pwm_out:pwm_out|count_reg[18] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.213      ;
; -8.522  ; Rx_cmd[18]                    ; linkDSS                       ; clk          ; clk         ; 1.000        ; 0.000      ; 9.189      ;
; -8.520  ; Rx_cmd[11]                    ; enable_pwm_out                ; clk          ; clk         ; 1.000        ; 0.000      ; 9.187      ;
; -8.505  ; Rx_cmd[16]                    ; led~reg0                      ; clk          ; clk         ; 1.000        ; 0.000      ; 9.172      ;
; -8.505  ; Rx_cmd[2]                     ; enable_pwm_out                ; clk          ; clk         ; 1.000        ; 0.000      ; 9.172      ;
; -8.496  ; Rx_cmd[4]                     ; enable_pwm_out                ; clk          ; clk         ; 1.000        ; 0.000      ; 9.163      ;
; -8.488  ; Rx_cmd[5]                     ; enable_pwm_out                ; clk          ; clk         ; 1.000        ; 0.000      ; 9.155      ;
; -8.485  ; Rx_cmd[9]                     ; linkGII                       ; clk          ; clk         ; 1.000        ; 0.000      ; 9.152      ;
; -8.480  ; Rx_cmd[20]                    ; enable_pwm_out                ; clk          ; clk         ; 1.000        ; 0.000      ; 9.147      ;
; -8.473  ; Rx_cmd[9]                     ; linkDSM                       ; clk          ; clk         ; 1.000        ; 0.000      ; 9.140      ;
; -8.458  ; Rx_cmd[17]                    ; led~reg0                      ; clk          ; clk         ; 1.000        ; 0.000      ; 9.125      ;
; -8.430  ; Rx_cmd[2]                     ; linkCMP                       ; clk          ; clk         ; 1.000        ; 0.000      ; 9.097      ;
; -8.413  ; Rx_cmd[15]                    ; linkCMP                       ; clk          ; clk         ; 1.000        ; 0.000      ; 9.080      ;
; -8.394  ; Rx_cmd[7]                     ; linkDSS                       ; clk          ; clk         ; 1.000        ; 0.000      ; 9.061      ;
+---------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -6.071 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 6.238      ;
; -6.071 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 6.238      ;
; -6.071 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 6.238      ;
; -6.071 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 6.238      ;
; -6.071 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 6.238      ;
; -6.071 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 6.238      ;
; -6.071 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 6.238      ;
; -6.071 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 6.238      ;
; -5.706 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.873      ;
; -5.703 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.870      ;
; -5.703 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.870      ;
; -5.703 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.870      ;
; -5.703 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.870      ;
; -5.703 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.870      ;
; -5.703 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.870      ;
; -5.703 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.870      ;
; -5.703 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.870      ;
; -5.507 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.674      ;
; -5.463 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.630      ;
; -5.463 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.630      ;
; -5.463 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.630      ;
; -5.463 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.630      ;
; -5.463 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.630      ;
; -5.463 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.630      ;
; -5.463 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.630      ;
; -5.463 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.630      ;
; -5.352 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.519      ;
; -5.342 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.509      ;
; -5.337 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.504      ;
; -5.337 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.504      ;
; -5.336 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.503      ;
; -5.306 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.473      ;
; -5.305 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.472      ;
; -5.305 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.472      ;
; -5.305 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.472      ;
; -5.305 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.472      ;
; -5.305 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.472      ;
; -5.305 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.472      ;
; -5.305 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.472      ;
; -5.305 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.472      ;
; -5.189 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.356      ;
; -5.174 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.341      ;
; -5.126 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.293      ;
; -5.109 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.276      ;
; -5.021 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.188      ;
; -5.018 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.185      ;
; -4.988 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.155      ;
; -4.984 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.151      ;
; -4.946 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.113      ;
; -4.908 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.075      ;
; -4.842 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.009      ;
; -4.508 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.675      ;
; -4.508 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.675      ;
; -4.488 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.655      ;
; -4.216 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.383      ;
; -4.210 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.377      ;
; -4.118 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.285      ;
; -4.057 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.224      ;
; -4.054 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.221      ;
; -3.971 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.138      ;
; -3.950 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.117      ;
; -3.798 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.965      ;
; -3.779 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.946      ;
; -3.750 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.917      ;
; -3.603 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.770      ;
; -3.129 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.796      ;
; -3.123 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.790      ;
; -2.731 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.398      ;
; -2.728 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.395      ;
; -2.707 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 2.874      ;
; -2.696 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.363      ;
; -2.649 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.316      ;
; -2.599 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 2.766      ;
; -2.571 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.238      ;
; -2.464 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.131      ;
; -2.296 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.963      ;
; -2.190 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.857      ;
; -2.118 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 2.285      ;
; -2.108 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.775      ;
; -2.079 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.746      ;
; -1.846 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.513      ;
; -1.827 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.494      ;
; -1.824 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.491      ;
; -1.814 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.481      ;
; -1.805 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.472      ;
; -1.785 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.452      ;
; -1.784 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.451      ;
; -1.766 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.433      ;
; -1.728 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.395      ;
; -1.719 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.386      ;
; -1.714 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.381      ;
; -1.636 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.303      ;
; -1.516 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.183      ;
; -1.515 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.182      ;
; -1.515 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.182      ;
; -1.514 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.181      ;
; -1.341 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.008      ;
; -1.257 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.924      ;
; -1.254 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.921      ;
; -1.251 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.918      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk'                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -5.739 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[6]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_mosir     ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 6.406      ;
; -5.640 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[2]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_mosir     ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 6.307      ;
; -5.602 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[1]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_mosir     ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 6.269      ;
; -5.300 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[3]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[0]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.967      ;
; -5.300 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[3]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[3]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.967      ;
; -5.300 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[3]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[2]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.967      ;
; -5.300 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[3]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[1]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.967      ;
; -5.300 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[3]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[4]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.967      ;
; -5.180 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[3]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[4]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.847      ;
; -5.180 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[3]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[7]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.847      ;
; -5.180 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[3]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[6]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.847      ;
; -5.180 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[3]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[5]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.847      ;
; -5.180 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[3]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[0]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.847      ;
; -5.180 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[3]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[3]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.847      ;
; -5.180 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[3]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[1]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.847      ;
; -5.180 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[3]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[2]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.847      ;
; -5.170 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[3]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[1] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.837      ;
; -5.170 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[3]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[2] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.837      ;
; -5.170 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[3]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[3] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.837      ;
; -5.170 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[3]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[4] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.837      ;
; -5.170 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[3]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[5] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.837      ;
; -5.170 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[3]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[7] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.837      ;
; -5.170 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[3]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[6] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.837      ;
; -5.161 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[2]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[0]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.828      ;
; -5.161 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[2]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[3]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.828      ;
; -5.161 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[2]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[2]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.828      ;
; -5.161 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[2]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[1]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.828      ;
; -5.161 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[2]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[4]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.828      ;
; -5.160 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[4]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_mosir     ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.827      ;
; -5.041 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[2]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[4]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.708      ;
; -5.041 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[2]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[7]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.708      ;
; -5.041 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[2]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[6]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.708      ;
; -5.041 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[2]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[5]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.708      ;
; -5.041 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[2]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[0]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.708      ;
; -5.041 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[2]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[3]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.708      ;
; -5.041 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[2]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[1]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.708      ;
; -5.041 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[2]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[2]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.708      ;
; -5.031 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[2]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[1] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.698      ;
; -5.031 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[2]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[2] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.698      ;
; -5.031 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[2]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[3] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.698      ;
; -5.031 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[2]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[4] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.698      ;
; -5.031 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[2]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[5] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.698      ;
; -5.031 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[2]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[7] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.698      ;
; -5.031 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[2]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[6] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.698      ;
; -5.010 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[7]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_mosir     ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.677      ;
; -4.955 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[0]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[0]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.622      ;
; -4.955 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[0]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[3]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.622      ;
; -4.955 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[0]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[2]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.622      ;
; -4.955 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[0]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[1]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.622      ;
; -4.955 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[0]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[4]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.622      ;
; -4.865 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[6] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[4]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.532      ;
; -4.865 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[6] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[7]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.532      ;
; -4.865 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[6] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[6]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.532      ;
; -4.865 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[6] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[5]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.532      ;
; -4.865 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[6] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[0]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.532      ;
; -4.865 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[6] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[3]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.532      ;
; -4.865 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[6] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[1]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.532      ;
; -4.865 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[6] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[2]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.532      ;
; -4.855 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[6] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[1] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.522      ;
; -4.855 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[6] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[2] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.522      ;
; -4.855 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[6] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[3] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.522      ;
; -4.855 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[6] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[4] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.522      ;
; -4.855 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[6] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[5] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.522      ;
; -4.855 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[6] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[7] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.522      ;
; -4.855 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[6] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[6] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.522      ;
; -4.835 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[0]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[4]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.502      ;
; -4.835 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[0]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[7]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.502      ;
; -4.835 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[0]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[6]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.502      ;
; -4.835 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[0]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[5]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.502      ;
; -4.835 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[0]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[0]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.502      ;
; -4.835 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[0]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[3]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.502      ;
; -4.835 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[0]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[1]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.502      ;
; -4.835 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[0]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[2]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.502      ;
; -4.825 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[0]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[1] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.492      ;
; -4.825 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[0]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[2] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.492      ;
; -4.825 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[0]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[3] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.492      ;
; -4.825 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[0]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[4] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.492      ;
; -4.825 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[0]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[5] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.492      ;
; -4.825 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[0]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[7] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.492      ;
; -4.825 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[0]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[6] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.492      ;
; -4.776 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[3]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_mosir     ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.443      ;
; -4.730 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[3]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_mosir     ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.397      ;
; -4.677 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[5]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_mosir     ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.344      ;
; -4.662 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[0]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[7]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.329      ;
; -4.662 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[0]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[6]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.329      ;
; -4.662 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[0]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[5]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.329      ;
; -4.631 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[0] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[5] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.298      ;
; -4.631 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[0] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[7] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.298      ;
; -4.631 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[0] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[6] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.298      ;
; -4.624 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[1]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[0]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.291      ;
; -4.624 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[1]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[3]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.291      ;
; -4.624 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[1]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[2]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.291      ;
; -4.624 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[1]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[1]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.291      ;
; -4.624 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[1]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[4]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.291      ;
; -4.559 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[6] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[0]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.226      ;
; -4.559 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[6] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[3]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.226      ;
; -4.559 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[6] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[2]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.226      ;
; -4.559 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[6] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[1]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.226      ;
; -4.559 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[6] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[4]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.226      ;
; -4.511 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[1]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_mosir     ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.000      ; 5.178      ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.249 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 1.000        ; 0.000      ; 1.916      ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk'                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------+---------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; -2.159 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk      ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk      ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; clk         ; 0.000        ; 3.681      ; 2.119      ;
; -1.659 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk      ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk      ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; clk         ; -0.500       ; 3.681      ; 2.119      ;
; 1.019  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|buad_clk_rx_reg               ; my_uart_rx:my_uart_rx|rx_enable_reg                ; clk         ; 0.000        ; 3.681      ; 5.297      ;
; 1.072  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|cnt_rx[5]                     ; my_uart_rx:my_uart_rx|rx_enable_reg                ; clk         ; 0.000        ; 3.681      ; 5.350      ;
; 1.072  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|cnt_rx[3]                     ; my_uart_rx:my_uart_rx|rx_enable_reg                ; clk         ; 0.000        ; 3.681      ; 5.350      ;
; 1.072  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|cnt_rx[4]                     ; my_uart_rx:my_uart_rx|rx_enable_reg                ; clk         ; 0.000        ; 3.681      ; 5.350      ;
; 1.072  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|cnt_rx[0]                     ; my_uart_rx:my_uart_rx|rx_enable_reg                ; clk         ; 0.000        ; 3.681      ; 5.350      ;
; 1.072  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|cnt_rx[1]                     ; my_uart_rx:my_uart_rx|rx_enable_reg                ; clk         ; 0.000        ; 3.681      ; 5.350      ;
; 1.072  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|cnt_rx[2]                     ; my_uart_rx:my_uart_rx|rx_enable_reg                ; clk         ; 0.000        ; 3.681      ; 5.350      ;
; 1.464  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|cnt_rx[9]                     ; my_uart_rx:my_uart_rx|rx_enable_reg                ; clk         ; 0.000        ; 3.681      ; 5.742      ;
; 1.464  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|cnt_rx[8]                     ; my_uart_rx:my_uart_rx|rx_enable_reg                ; clk         ; 0.000        ; 3.681      ; 5.742      ;
; 1.464  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|cnt_rx[12]                    ; my_uart_rx:my_uart_rx|rx_enable_reg                ; clk         ; 0.000        ; 3.681      ; 5.742      ;
; 1.464  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|cnt_rx[10]                    ; my_uart_rx:my_uart_rx|rx_enable_reg                ; clk         ; 0.000        ; 3.681      ; 5.742      ;
; 1.464  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|cnt_rx[11]                    ; my_uart_rx:my_uart_rx|rx_enable_reg                ; clk         ; 0.000        ; 3.681      ; 5.742      ;
; 1.464  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|cnt_rx[6]                     ; my_uart_rx:my_uart_rx|rx_enable_reg                ; clk         ; 0.000        ; 3.681      ; 5.742      ;
; 1.464  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|cnt_rx[7]                     ; my_uart_rx:my_uart_rx|rx_enable_reg                ; clk         ; 0.000        ; 3.681      ; 5.742      ;
; 1.519  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|buad_clk_rx_reg               ; my_uart_rx:my_uart_rx|rx_enable_reg                ; clk         ; -0.500       ; 3.681      ; 5.297      ;
; 1.572  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|cnt_rx[5]                     ; my_uart_rx:my_uart_rx|rx_enable_reg                ; clk         ; -0.500       ; 3.681      ; 5.350      ;
; 1.572  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|cnt_rx[3]                     ; my_uart_rx:my_uart_rx|rx_enable_reg                ; clk         ; -0.500       ; 3.681      ; 5.350      ;
; 1.572  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|cnt_rx[4]                     ; my_uart_rx:my_uart_rx|rx_enable_reg                ; clk         ; -0.500       ; 3.681      ; 5.350      ;
; 1.572  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|cnt_rx[0]                     ; my_uart_rx:my_uart_rx|rx_enable_reg                ; clk         ; -0.500       ; 3.681      ; 5.350      ;
; 1.572  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|cnt_rx[1]                     ; my_uart_rx:my_uart_rx|rx_enable_reg                ; clk         ; -0.500       ; 3.681      ; 5.350      ;
; 1.572  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|cnt_rx[2]                     ; my_uart_rx:my_uart_rx|rx_enable_reg                ; clk         ; -0.500       ; 3.681      ; 5.350      ;
; 1.657  ; Buff_temp[17]                                           ; Buff_temp[17]                                           ; clk                                                ; clk         ; 0.000        ; 0.000      ; 1.878      ;
; 1.661  ; Buff_temp[11]                                           ; Buff_temp[11]                                           ; clk                                                ; clk         ; 0.000        ; 0.000      ; 1.882      ;
; 1.663  ; Buff_temp[11]                                           ; Buff_temp[19]                                           ; clk                                                ; clk         ; 0.000        ; 0.000      ; 1.884      ;
; 1.667  ; Buff_temp[20]                                           ; Buff_temp[20]                                           ; clk                                                ; clk         ; 0.000        ; 0.000      ; 1.888      ;
; 1.670  ; Buff_temp[4]                                            ; Buff_temp[4]                                            ; clk                                                ; clk         ; 0.000        ; 0.000      ; 1.891      ;
; 1.671  ; Buff_temp[4]                                            ; Buff_temp[12]                                           ; clk                                                ; clk         ; 0.000        ; 0.000      ; 1.892      ;
; 1.684  ; Buff_temp[5]                                            ; Buff_temp[13]                                           ; clk                                                ; clk         ; 0.000        ; 0.000      ; 1.905      ;
; 1.898  ; Buff_temp[16]                                           ; Buff_temp[16]                                           ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.119      ;
; 1.916  ; Buff_temp[22]                                           ; Buff_temp[22]                                           ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.137      ;
; 1.916  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_count[0] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_count[0] ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.137      ;
; 1.919  ; Buff_temp[10]                                           ; Buff_temp[10]                                           ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.140      ;
; 1.921  ; Buff_temp[0]                                            ; Buff_temp[0]                                            ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.142      ;
; 1.925  ; Buff_temp[10]                                           ; Buff_temp[18]                                           ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.146      ;
; 1.926  ; linkTPM                                                 ; linkTPM                                                 ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.147      ;
; 1.935  ; Buff_temp[6]                                            ; Buff_temp[6]                                            ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.156      ;
; 1.935  ; Buff_temp[15]                                           ; Buff_temp[15]                                           ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.156      ;
; 1.939  ; Buff_temp[1]                                            ; Buff_temp[9]                                            ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.160      ;
; 1.942  ; Buff_temp[6]                                            ; Buff_temp[14]                                           ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.163      ;
; 1.943  ; Buff_temp[19]                                           ; Buff_temp[19]                                           ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.164      ;
; 1.945  ; Buff_temp[15]                                           ; Buff_temp[23]                                           ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.166      ;
; 1.951  ; Buff_temp[3]                                            ; Buff_temp[3]                                            ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.172      ;
; 1.959  ; Buff_temp[3]                                            ; Buff_temp[11]                                           ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.180      ;
; 1.964  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|cnt_rx[9]                     ; my_uart_rx:my_uart_rx|rx_enable_reg                ; clk         ; -0.500       ; 3.681      ; 5.742      ;
; 1.964  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|cnt_rx[8]                     ; my_uart_rx:my_uart_rx|rx_enable_reg                ; clk         ; -0.500       ; 3.681      ; 5.742      ;
; 1.964  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|cnt_rx[12]                    ; my_uart_rx:my_uart_rx|rx_enable_reg                ; clk         ; -0.500       ; 3.681      ; 5.742      ;
; 1.964  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|cnt_rx[10]                    ; my_uart_rx:my_uart_rx|rx_enable_reg                ; clk         ; -0.500       ; 3.681      ; 5.742      ;
; 1.964  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|cnt_rx[11]                    ; my_uart_rx:my_uart_rx|rx_enable_reg                ; clk         ; -0.500       ; 3.681      ; 5.742      ;
; 1.964  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|cnt_rx[6]                     ; my_uart_rx:my_uart_rx|rx_enable_reg                ; clk         ; -0.500       ; 3.681      ; 5.742      ;
; 1.964  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|cnt_rx[7]                     ; my_uart_rx:my_uart_rx|rx_enable_reg                ; clk         ; -0.500       ; 3.681      ; 5.742      ;
; 2.062  ; speed_select:speed_select|cnt_rx[12]                    ; speed_select:speed_select|cnt_rx[12]                    ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.283      ;
; 2.107  ; enable_pwm_out                                          ; enable_pwm_out                                          ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.328      ;
; 2.107  ; pwm_out:pwm_out|count_reg[5]                            ; pwm_out:pwm_out|count_reg[5]                            ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.328      ;
; 2.108  ; pwm_out:pwm_out|count_reg[3]                            ; pwm_out:pwm_out|count_reg[3]                            ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.329      ;
; 2.116  ; pwm_out:pwm_out|count_reg[6]                            ; pwm_out:pwm_out|count_reg[6]                            ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.337      ;
; 2.116  ; pwm_out:pwm_out|count_reg[16]                           ; pwm_out:pwm_out|count_reg[16]                           ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.337      ;
; 2.117  ; pwm_out:pwm_out|count_reg[13]                           ; pwm_out:pwm_out|count_reg[13]                           ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; pwm_out:pwm_out|count_reg[23]                           ; pwm_out:pwm_out|count_reg[23]                           ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.118  ; speed_select:speed_select|cnt_rx[5]                     ; speed_select:speed_select|cnt_rx[5]                     ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.339      ;
; 2.125  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|clk_count[0] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|clk_count[0] ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.346      ;
; 2.126  ; pwm_out:pwm_out|count_reg[7]                            ; pwm_out:pwm_out|count_reg[7]                            ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; pwm_out:pwm_out|count_reg[8]                            ; pwm_out:pwm_out|count_reg[8]                            ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; pwm_out:pwm_out|count_reg[15]                           ; pwm_out:pwm_out|count_reg[15]                           ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; pwm_out:pwm_out|count_reg[17]                           ; pwm_out:pwm_out|count_reg[17]                           ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; pwm_out:pwm_out|count_reg[25]                           ; pwm_out:pwm_out|count_reg[25]                           ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; pwm_out:pwm_out|count_reg[18]                           ; pwm_out:pwm_out|count_reg[18]                           ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.127  ; Buff_temp[8]                                            ; Buff_temp[8]                                            ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.127  ; Buff_temp[8]                                            ; Buff_temp[16]                                           ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.134  ; speed_select:speed_select|cnt_rx[6]                     ; speed_select:speed_select|cnt_rx[6]                     ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.355      ;
; 2.134  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|clk_count[1] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|clk_count[1] ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.355      ;
; 2.135  ; Buff_temp[23]                                           ; Buff_temp[23]                                           ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; Buff_temp[21]                                           ; Buff_temp[21]                                           ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_count[7] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_count[7] ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.136  ; Buff_temp[7]                                            ; Buff_temp[7]                                            ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.357      ;
; 2.136  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|clk_count[7] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|clk_count[7] ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.357      ;
; 2.137  ; Buff_temp[7]                                            ; Buff_temp[15]                                           ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.358      ;
; 2.141  ; pwm_out:pwm_out|count_reg[26]                           ; pwm_out:pwm_out|count_reg[26]                           ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.362      ;
; 2.142  ; pwm_out:pwm_out|count_reg[27]                           ; pwm_out:pwm_out|count_reg[27]                           ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.363      ;
; 2.143  ; Buff_temp[14]                                           ; Buff_temp[14]                                           ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.364      ;
; 2.143  ; speed_select:speed_select|cnt_rx[8]                     ; speed_select:speed_select|cnt_rx[8]                     ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.364      ;
; 2.144  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|clk_count[2] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|clk_count[2] ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.365      ;
; 2.144  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_count[1] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_count[1] ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.365      ;
; 2.145  ; pwm_out:pwm_out|count_reg[28]                           ; pwm_out:pwm_out|count_reg[28]                           ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.366      ;
; 2.152  ; Buff_temp[14]                                           ; Buff_temp[22]                                           ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.373      ;
; 2.152  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_count[2] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_count[2] ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.373      ;
; 2.159  ; speed_select:speed_select|cnt_rx[7]                     ; speed_select:speed_select|cnt_rx[7]                     ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.380      ;
; 2.212  ; pwm_out:pwm_out|count_reg[4]                            ; pwm_out:pwm_out|count_reg[4]                            ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.433      ;
; 2.221  ; linkGII                                                 ; linkGII                                                 ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.442      ;
; 2.221  ; linkDSM                                                 ; linkDSM                                                 ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.442      ;
; 2.221  ; pwm_out:pwm_out|count_reg[9]                            ; pwm_out:pwm_out|count_reg[9]                            ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.442      ;
; 2.221  ; pwm_out:pwm_out|count_reg[14]                           ; pwm_out:pwm_out|count_reg[14]                           ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.442      ;
; 2.221  ; pwm_out:pwm_out|count_reg[19]                           ; pwm_out:pwm_out|count_reg[19]                           ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.442      ;
; 2.221  ; pwm_out:pwm_out|count_reg[24]                           ; pwm_out:pwm_out|count_reg[24]                           ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.442      ;
; 2.221  ; speed_select:speed_select|cnt_rx[9]                     ; speed_select:speed_select|cnt_rx[9]                     ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.442      ;
; 2.221  ; speed_select:speed_select|cnt_rx[11]                    ; speed_select:speed_select|cnt_rx[11]                    ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.442      ;
; 2.221  ; speed_select:speed_select|cnt_rx[4]                     ; speed_select:speed_select|cnt_rx[4]                     ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.442      ;
; 2.222  ; speed_select:speed_select|cnt_rx[10]                    ; speed_select:speed_select|cnt_rx[10]                    ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.443      ;
; 2.230  ; pwm_out:pwm_out|count_reg[11]                           ; pwm_out:pwm_out|count_reg[11]                           ; clk                                                ; clk         ; 0.000        ; 0.000      ; 2.451      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                       ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -0.928 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.212      ; 4.881      ;
; -0.928 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.212      ; 4.881      ;
; -0.928 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.212      ; 4.881      ;
; -0.928 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.212      ; 4.881      ;
; -0.928 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.212      ; 4.881      ;
; -0.928 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.212      ; 4.881      ;
; -0.928 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.212      ; 4.881      ;
; -0.928 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.212      ; 4.881      ;
; -0.428 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.212      ; 4.881      ;
; -0.428 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.212      ; 4.881      ;
; -0.428 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.212      ; 4.881      ;
; -0.428 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.212      ; 4.881      ;
; -0.428 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.212      ; 4.881      ;
; -0.428 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.212      ; 4.881      ;
; -0.428 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.212      ; 4.881      ;
; -0.428 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.212      ; 4.881      ;
; 0.497  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.212      ; 5.930      ;
; 0.501  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.212      ; 5.934      ;
; 0.702  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.212      ; 6.135      ;
; 0.846  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.212      ; 6.279      ;
; 0.849  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.212      ; 6.282      ;
; 0.899  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.212      ; 6.332      ;
; 0.997  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.212      ; 5.930      ;
; 1.001  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.212      ; 5.934      ;
; 1.035  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.212      ; 6.468      ;
; 1.045  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.212      ; 6.478      ;
; 1.202  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.212      ; 6.135      ;
; 1.346  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.212      ; 6.279      ;
; 1.349  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.212      ; 6.282      ;
; 1.399  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.212      ; 6.332      ;
; 1.535  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.212      ; 6.468      ;
; 1.545  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.212      ; 6.478      ;
; 1.697  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.918      ;
; 1.700  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.921      ;
; 1.703  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.924      ;
; 1.787  ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.008      ;
; 1.960  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.181      ;
; 1.961  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.182      ;
; 1.961  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.182      ;
; 1.962  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.183      ;
; 2.082  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.303      ;
; 2.160  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.381      ;
; 2.165  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.386      ;
; 2.174  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.395      ;
; 2.212  ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.433      ;
; 2.230  ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.451      ;
; 2.231  ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.452      ;
; 2.251  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.472      ;
; 2.260  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.481      ;
; 2.270  ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.491      ;
; 2.273  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.494      ;
; 2.292  ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.513      ;
; 2.525  ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.746      ;
; 2.554  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.775      ;
; 2.564  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.285      ;
; 2.636  ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.857      ;
; 2.742  ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.963      ;
; 2.910  ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.131      ;
; 3.017  ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.238      ;
; 3.045  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.766      ;
; 3.095  ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.316      ;
; 3.142  ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.363      ;
; 3.153  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.874      ;
; 3.174  ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.395      ;
; 3.177  ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.398      ;
; 3.400  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.121      ;
; 3.411  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.132      ;
; 3.569  ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.790      ;
; 3.575  ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.796      ;
; 3.633  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.354      ;
; 3.797  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.518      ;
; 3.806  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.527      ;
; 4.043  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.764      ;
; 4.049  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.770      ;
; 4.064  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.785      ;
; 4.068  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.789      ;
; 4.079  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.800      ;
; 4.196  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.917      ;
; 4.225  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.946      ;
; 4.242  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.963      ;
; 4.244  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.965      ;
; 4.396  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.117      ;
; 4.406  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.127      ;
; 4.411  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.132      ;
; 4.417  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.138      ;
; 4.500  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.221      ;
; 4.564  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.285      ;
; 4.846  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.567      ;
; 4.918  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.639      ;
; 4.934  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.655      ;
; 5.167  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.888      ;
; 5.314  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.035      ;
; 5.354  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.075      ;
; 5.356  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.077      ;
; 5.434  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.155      ;
; 5.572  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.293      ;
; 5.623  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.344      ;
; 5.747  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.468      ;
; 5.751  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.472      ;
; 5.751  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.472      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 1.695 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 0.000        ; 0.000      ; 1.916      ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk'                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 1.732 ; spi_rd_rst                                                                                              ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[0]  ; clk                                                ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.865      ; 2.818      ;
; 2.033 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_clkr      ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_clkr      ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 2.254      ;
; 2.108 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[7] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[7] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 2.329      ;
; 2.108 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[7]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[7]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 2.329      ;
; 2.117 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[1] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[1] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.117 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[2] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[2] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.117 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[1]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[1]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.117 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[2]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[2]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.126 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[0]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[0]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.151 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[2]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[2]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 2.372      ;
; 2.152 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[1]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[1]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 2.373      ;
; 2.157 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[4]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[4]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 2.378      ;
; 2.212 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[3]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[3]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 2.433      ;
; 2.230 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[5] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[5] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 2.451      ;
; 2.230 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[5]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[5]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 2.451      ;
; 2.231 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[4] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[4] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[6] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[6] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[4]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[4]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[6]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[6]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.240 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[3] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[3] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 2.461      ;
; 2.241 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[3]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[3]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 2.462      ;
; 2.564 ; spi_rd_rst                                                                                              ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[1]  ; clk                                                ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.865      ; 3.650      ;
; 2.675 ; spi_rd_rst                                                                                              ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[2]  ; clk                                                ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.865      ; 3.761      ;
; 2.786 ; spi_rd_rst                                                                                              ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[3]  ; clk                                                ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.865      ; 3.872      ;
; 2.871 ; spi_rd_rst                                                                                              ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[0] ; clk                                                ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.865      ; 3.957      ;
; 2.897 ; spi_rd_rst                                                                                              ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[4]  ; clk                                                ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.865      ; 3.983      ;
; 2.949 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[1] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[2] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.170      ;
; 2.949 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[2] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[3] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.170      ;
; 2.949 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[2]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[3]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.170      ;
; 2.949 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[1]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[2]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.170      ;
; 2.958 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[0]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[1]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.179      ;
; 2.983 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[2]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[3]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.204      ;
; 2.984 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[1]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[2]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.205      ;
; 2.988 ; spi_rd_rst                                                                                              ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_mosir     ; clk                                                ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.865      ; 4.074      ;
; 3.060 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[2] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[4] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.281      ;
; 3.060 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[2]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[4]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.281      ;
; 3.060 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[1] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[3] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.281      ;
; 3.060 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[1]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[3]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.281      ;
; 3.069 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[0]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[2]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.290      ;
; 3.094 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[2]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[4]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.315      ;
; 3.095 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[1]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[3]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.316      ;
; 3.152 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[3]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[4]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.373      ;
; 3.170 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[5] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[6] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.170 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[5]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[6]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.171 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[6] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[7] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.171 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[6]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[7]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.171 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[1] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[4] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.171 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[1]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[4]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.180 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[3] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[4] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.401      ;
; 3.180 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[0]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[3]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.401      ;
; 3.181 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[3]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[4]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.402      ;
; 3.206 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[1]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[4]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.427      ;
; 3.281 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[5] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[7] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.502      ;
; 3.281 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[5]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[7]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.502      ;
; 3.291 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[0]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[4]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.512      ;
; 3.316 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[0]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[0]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.537      ;
; 3.332 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[4]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[0] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.553      ;
; 3.333 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[4]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_clkr      ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.554      ;
; 3.334 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[0] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[0] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.555      ;
; 3.334 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[1]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_clkr      ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.555      ;
; 3.335 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[1]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[0] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.556      ;
; 3.366 ; spi_rd_rst                                                                                              ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[7]  ; clk                                                ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.865      ; 4.452      ;
; 3.366 ; spi_rd_rst                                                                                              ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[6]  ; clk                                                ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.865      ; 4.452      ;
; 3.366 ; spi_rd_rst                                                                                              ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[5]  ; clk                                                ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.865      ; 4.452      ;
; 3.408 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[0] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[1] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.629      ;
; 3.433 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[7] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[0] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.654      ;
; 3.492 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[4] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[5] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[4] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[7] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[4] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[6] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[4]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[7]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[4]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[6]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[4]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[5]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.529 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[2] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[5] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.750      ;
; 3.529 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[2] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[7] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.750      ;
; 3.529 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[2] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[6] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.750      ;
; 3.529 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[2]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[7]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.750      ;
; 3.529 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[2]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[6]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.750      ;
; 3.529 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[2]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[5]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.750      ;
; 3.621 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[3]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[7]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.842      ;
; 3.621 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[3]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[6]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.842      ;
; 3.621 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[3]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[5]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.842      ;
; 3.640 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[1] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[5] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.861      ;
; 3.640 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[1] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[7] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.861      ;
; 3.640 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[1] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[6] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.861      ;
; 3.640 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[1]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[7]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.861      ;
; 3.640 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[1]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[6]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.861      ;
; 3.640 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[1]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[5]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.861      ;
; 3.649 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[3] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[5] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.870      ;
; 3.649 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[3] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[7] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.870      ;
; 3.649 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[3] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[6] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.870      ;
; 3.665 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[0]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_clkr      ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.886      ;
; 3.666 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[0]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[0] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 3.887      ;
; 3.792 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[6] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[0] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 4.013      ;
; 3.871 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[2]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_clkr      ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 4.092      ;
; 3.872 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[2]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[0] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 4.093      ;
; 4.010 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[3]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_clkr      ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 4.231      ;
; 4.011 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[3]       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[0] ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 4.232      ;
; 4.061 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[2]  ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_mosir     ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.000      ; 4.282      ;
; 4.084 ; spi_rd_rst                                                                                              ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[0]       ; clk                                                ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.865      ; 5.170      ;
; 4.084 ; spi_rd_rst                                                                                              ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[3]       ; clk                                                ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.865      ; 5.170      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'clk'                                                                                                                                     ;
+--------+------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.694 ; spi_rd_rst ; spi_ctrl_reduced:spi_ctrl_reduced_instance|clk_count[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.361      ;
; -3.694 ; spi_rd_rst ; spi_ctrl_reduced:spi_ctrl_reduced_instance|clk_count[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.361      ;
; -3.694 ; spi_rd_rst ; spi_ctrl_reduced:spi_ctrl_reduced_instance|clk_count[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.361      ;
; -3.694 ; spi_rd_rst ; spi_ctrl_reduced:spi_ctrl_reduced_instance|clk_count[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.361      ;
; -3.694 ; spi_rd_rst ; spi_ctrl_reduced:spi_ctrl_reduced_instance|clk_count[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.361      ;
; -3.694 ; spi_rd_rst ; spi_ctrl_reduced:spi_ctrl_reduced_instance|clk_count[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.361      ;
; -3.694 ; spi_rd_rst ; spi_ctrl_reduced:spi_ctrl_reduced_instance|clk_count[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.361      ;
; -3.694 ; spi_rd_rst ; spi_ctrl_reduced:spi_ctrl_reduced_instance|clk_count[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.361      ;
; -3.682 ; spi_rd_rst ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_count[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.349      ;
; -3.682 ; spi_rd_rst ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_count[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.349      ;
; -3.682 ; spi_rd_rst ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_count[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.349      ;
; -3.682 ; spi_rd_rst ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_count[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.349      ;
; -3.682 ; spi_rd_rst ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_count[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.349      ;
; -3.682 ; spi_rd_rst ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_count[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.349      ;
; -3.682 ; spi_rd_rst ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_count[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.349      ;
; -3.682 ; spi_rd_rst ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_count[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.349      ;
; -3.635 ; spi_rd_rst ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.302      ;
; -3.494 ; spi_rd_rst ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.161      ;
+--------+------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'rs232_rx'                                                                                                                                                                    ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; -3.387 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 1.000        ; -0.530     ; 3.524      ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk'                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                 ; Launch Clock ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; -2.804 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_mosir     ; clk          ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.865      ; 4.336      ;
; -2.772 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[0]       ; clk          ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.865      ; 4.304      ;
; -2.772 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[3]       ; clk          ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.865      ; 4.304      ;
; -2.772 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[2]       ; clk          ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.865      ; 4.304      ;
; -2.772 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[1]       ; clk          ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.865      ; 4.304      ;
; -2.772 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[4]       ; clk          ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.865      ; 4.304      ;
; -2.692 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[0] ; clk          ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.865      ; 4.224      ;
; -2.692 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[4]  ; clk          ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.865      ; 4.224      ;
; -2.692 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[7]  ; clk          ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.865      ; 4.224      ;
; -2.692 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[6]  ; clk          ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.865      ; 4.224      ;
; -2.692 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[5]  ; clk          ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.865      ; 4.224      ;
; -2.692 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[0]  ; clk          ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.865      ; 4.224      ;
; -2.692 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[3]  ; clk          ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.865      ; 4.224      ;
; -2.692 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[1]  ; clk          ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.865      ; 4.224      ;
; -2.692 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[2]  ; clk          ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.865      ; 4.224      ;
; -2.692 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_clkr      ; clk          ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.865      ; 4.224      ;
; -1.680 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[1] ; clk          ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.865      ; 3.212      ;
; -1.680 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[2] ; clk          ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.865      ; 3.212      ;
; -1.680 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[3] ; clk          ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.865      ; 3.212      ;
; -1.680 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[4] ; clk          ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.865      ; 3.212      ;
; -1.680 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[5] ; clk          ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.865      ; 3.212      ;
; -1.680 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[7] ; clk          ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.865      ; 3.212      ;
; -1.680 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[6] ; clk          ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 1.000        ; 0.865      ; 3.212      ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                          ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; 1.872 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 5.212      ; 3.883      ;
; 2.372 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 5.212      ; 3.883      ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                            ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; -1.926 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.212      ; 3.883      ;
; -1.426 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.212      ; 3.883      ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk'                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                 ; Launch Clock ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; 2.126 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[1] ; clk          ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.865      ; 3.212      ;
; 2.126 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[2] ; clk          ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.865      ; 3.212      ;
; 2.126 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[3] ; clk          ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.865      ; 3.212      ;
; 2.126 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[4] ; clk          ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.865      ; 3.212      ;
; 2.126 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[5] ; clk          ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.865      ; 3.212      ;
; 2.126 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[7] ; clk          ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.865      ; 3.212      ;
; 2.126 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[6] ; clk          ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.865      ; 3.212      ;
; 3.138 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|data_count[0] ; clk          ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.865      ; 4.224      ;
; 3.138 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[4]  ; clk          ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.865      ; 4.224      ;
; 3.138 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[7]  ; clk          ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.865      ; 4.224      ;
; 3.138 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[6]  ; clk          ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.865      ; 4.224      ;
; 3.138 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[5]  ; clk          ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.865      ; 4.224      ;
; 3.138 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[0]  ; clk          ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.865      ; 4.224      ;
; 3.138 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[3]  ; clk          ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.865      ; 4.224      ;
; 3.138 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[1]  ; clk          ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.865      ; 4.224      ;
; 3.138 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_tx_db[2]  ; clk          ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.865      ; 4.224      ;
; 3.138 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_clkr      ; clk          ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.865      ; 4.224      ;
; 3.218 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[0]       ; clk          ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.865      ; 4.304      ;
; 3.218 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[3]       ; clk          ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.865      ; 4.304      ;
; 3.218 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[2]       ; clk          ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.865      ; 4.304      ;
; 3.218 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[1]       ; clk          ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.865      ; 4.304      ;
; 3.218 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|cnt8[4]       ; clk          ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.865      ; 4.304      ;
; 3.250 ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance|spi_mosir     ; clk          ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 0.000        ; 0.865      ; 4.336      ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'rs232_rx'                                                                                                                                                                    ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; 3.833 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 0.000        ; -0.530     ; 3.524      ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'clk'                                                                                                                                     ;
+-------+------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node  ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.940 ; spi_rd_rst ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.161      ;
; 4.081 ; spi_rd_rst ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_flag     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.302      ;
; 4.128 ; spi_rd_rst ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_count[2] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.349      ;
; 4.128 ; spi_rd_rst ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_count[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.349      ;
; 4.128 ; spi_rd_rst ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_count[4] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.349      ;
; 4.128 ; spi_rd_rst ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_count[5] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.349      ;
; 4.128 ; spi_rd_rst ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_count[6] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.349      ;
; 4.128 ; spi_rd_rst ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_count[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.349      ;
; 4.128 ; spi_rd_rst ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_count[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.349      ;
; 4.128 ; spi_rd_rst ; spi_ctrl_reduced:spi_ctrl_reduced_instance|rst_count[0] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.349      ;
; 4.140 ; spi_rd_rst ; spi_ctrl_reduced:spi_ctrl_reduced_instance|clk_count[2] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.361      ;
; 4.140 ; spi_rd_rst ; spi_ctrl_reduced:spi_ctrl_reduced_instance|clk_count[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.361      ;
; 4.140 ; spi_rd_rst ; spi_ctrl_reduced:spi_ctrl_reduced_instance|clk_count[4] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.361      ;
; 4.140 ; spi_rd_rst ; spi_ctrl_reduced:spi_ctrl_reduced_instance|clk_count[6] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.361      ;
; 4.140 ; spi_rd_rst ; spi_ctrl_reduced:spi_ctrl_reduced_instance|clk_count[5] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.361      ;
; 4.140 ; spi_rd_rst ; spi_ctrl_reduced:spi_ctrl_reduced_instance|clk_count[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.361      ;
; 4.140 ; spi_rd_rst ; spi_ctrl_reduced:spi_ctrl_reduced_instance|clk_count[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.361      ;
; 4.140 ; spi_rd_rst ; spi_ctrl_reduced:spi_ctrl_reduced_instance|clk_count[0] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.361      ;
+-------+------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; clk                                                ; clk                                                ; 3517     ; 0        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg                ; clk                                                ; 14       ; 18       ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg          ; clk                                                ; 0        ; 40       ; 0        ; 0        ;
; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; clk                                                ; 1        ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg                ; my_uart_rx:my_uart_rx|rx_enable_reg                ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg                ; speed_select:speed_select|buad_clk_rx_reg          ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                           ; speed_select:speed_select|buad_clk_rx_reg          ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg          ; speed_select:speed_select|buad_clk_rx_reg          ; 15       ; 0        ; 91       ; 17       ;
; clk                                                ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 37       ; 0        ; 0        ; 0        ;
; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 315      ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; clk                                                ; clk                                                ; 3517     ; 0        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg                ; clk                                                ; 14       ; 18       ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg          ; clk                                                ; 0        ; 40       ; 0        ; 0        ;
; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; clk                                                ; 1        ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg                ; my_uart_rx:my_uart_rx|rx_enable_reg                ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg                ; speed_select:speed_select|buad_clk_rx_reg          ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                           ; speed_select:speed_select|buad_clk_rx_reg          ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg          ; speed_select:speed_select|buad_clk_rx_reg          ; 15       ; 0        ; 91       ; 17       ;
; clk                                                ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 37       ; 0        ; 0        ; 0        ;
; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 315      ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                         ;
+-------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                                ; 18       ; 0        ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                           ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg          ; 0        ; 0        ; 1        ; 1        ;
; clk                                       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 23       ; 0        ; 0        ; 0        ;
+-------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                          ;
+-------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                                ; 18       ; 0        ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                           ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg          ; 0        ; 0        ; 1        ; 1        ;
; clk                                       ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; 23       ; 0        ; 0        ; 0        ;
+-------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 135   ; 135  ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 14    ; 14   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                         ;
+----------------------------------------------------+----------------------------------------------------+------+-------------+
; Target                                             ; Clock                                              ; Type ; Status      ;
+----------------------------------------------------+----------------------------------------------------+------+-------------+
; clk                                                ; clk                                                ; Base ; Constrained ;
; my_uart_rx:my_uart_rx|rx_enable_reg                ; my_uart_rx:my_uart_rx|rx_enable_reg                ; Base ; Constrained ;
; rs232_rx                                           ; rs232_rx                                           ; Base ; Constrained ;
; speed_select:speed_select|buad_clk_rx_reg          ; speed_select:speed_select|buad_clk_rx_reg          ; Base ; Constrained ;
; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk ; Base ; Constrained ;
+----------------------------------------------------+----------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BusB[73]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[77]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[81]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; BusA[42]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[69]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[73]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[75]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[83]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BusB[73]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[77]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[81]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; BusA[42]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[69]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[73]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[75]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[83]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Fri Nov 02 19:39:30 2018
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk
    Info (332105): create_clock -period 1.000 -name my_uart_rx:my_uart_rx|rx_enable_reg my_uart_rx:my_uart_rx|rx_enable_reg
    Info (332105): create_clock -period 1.000 -name speed_select:speed_select|buad_clk_rx_reg speed_select:speed_select|buad_clk_rx_reg
    Info (332105): create_clock -period 1.000 -name rs232_rx rs232_rx
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -10.238
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.238            -760.128 clk 
    Info (332119):    -6.071            -101.710 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):    -5.739            -116.998 spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk 
    Info (332119):    -1.249              -1.249 my_uart_rx:my_uart_rx|rx_enable_reg 
Info (332146): Worst-case hold slack is -2.159
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.159              -2.159 clk 
    Info (332119):    -0.928              -7.424 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     1.695               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
    Info (332119):     1.732               0.000 spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk 
Info (332146): Worst-case recovery slack is -3.694
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.694             -66.137 clk 
    Info (332119):    -3.387              -3.387 rs232_rx 
    Info (332119):    -2.804             -55.344 spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk 
    Info (332119):     1.872               0.000 speed_select:speed_select|buad_clk_rx_reg 
Info (332146): Worst-case removal slack is -1.926
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.926              -1.926 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     2.126               0.000 spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk 
    Info (332119):     3.833               0.000 rs232_rx 
    Info (332119):     3.940               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.289              -2.289 clk 
    Info (332119):    -2.289              -2.289 rs232_rx 
    Info (332119):     0.234               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
    Info (332119):     0.234               0.000 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     0.234               0.000 spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 525 megabytes
    Info: Processing ended: Fri Nov 02 19:39:32 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


