// Seed: 4159006305
module module_0 ();
  assign id_1 = 1'h0;
  wire id_2;
  module_2 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1
  );
  assign id_1 = 1;
  assign id_1 = 1'b0;
endmodule
macromodule module_1 ();
  if (id_1) wor id_2;
  assign id_2 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_2;
  assign id_5 = 1;
  assign id_5 = id_3;
  assign id_4 = 1;
  assign id_5 = 1;
  assign id_1 = id_1;
  assign module_0.id_1 = 0;
  integer id_7 (
      .id_0(id_4 - 1),
      .id_1(1),
      .id_2(id_1),
      .id_3(1),
      .id_4(1 - id_5),
      .id_5(1),
      .id_6(id_3)
  );
endmodule
