Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Nov 10 20:31:07 2024
| Host         : DESKTOP-DNC9NIR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ADC_CONTROL_TOP_timing_summary_routed.rpt -pb ADC_CONTROL_TOP_timing_summary_routed.pb -rpx ADC_CONTROL_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : ADC_CONTROL_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     32          
LUTAR-1    Warning           LUT drives async reset alert    5           
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (87)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (55)
5. checking no_input_delay (1)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (87)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: adc_ctrl1/cnv_trig_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl1/dsc_trig_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl1/spi_clk_trig_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_counter_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_counter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_counter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_counter_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_counter_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_counter_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_counter_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_counter_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_counter_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_counter_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_outval_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulse_gen_1_SDACLK/ACTIVE_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulse_gen_1_SDACLK/done_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: pulse_gen_1_SDACLK/output_set_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: pulse_gen_1_SDACLK/output_state_reg[0]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: pulse_gen_1_SDACLK/output_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulse_gen_3_DCN/o_pulse_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulse_gen_4_DSC/o_pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (55)
-------------------------------------------------
 There are 55 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.015        0.000                      0                  156        0.199        0.000                      0                  156        2.000        0.000                       0                    89  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
MASTER_CLK_IN         {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0  {0.000 2.500}        5.000           200.001         
  clkfbout_clk_wiz_0  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MASTER_CLK_IN                                                                                                                                                          16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.015        0.000                      0                  143        0.199        0.000                      0                  143        2.000        0.000                       0                    85  
  clkfbout_clk_wiz_0                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        0.388        0.000                      0                   13        0.644        0.000                      0                   13  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MASTER_CLK_IN
  To Clock:  MASTER_CLK_IN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MASTER_CLK_IN
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { MASTER_CLK_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/clk_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.797ns  (logic 0.583ns (32.449%)  route 1.214ns (67.551%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 3.537 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.864ns = ( 1.636 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.629     1.636    pulse_gen_1_SDACLK/clk_out1
    SLICE_X62Y32         FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.459     2.095 f  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.549     2.644    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X62Y32         LUT5 (Prop_lut5_I1_O)        0.124     2.768 r  pulse_gen_1_SDACLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.664     3.433    pulse_gen_1_SDACLK/s_toggle4_out
    SLICE_X61Y35         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.513     3.537    pulse_gen_1_SDACLK/clk_out1
    SLICE_X61Y35         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[12]/C
                         clock pessimism              0.563     4.100    
                         clock uncertainty           -0.224     3.876    
    SLICE_X61Y35         FDRE (Setup_fdre_C_R)       -0.429     3.447    pulse_gen_1_SDACLK/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                          3.447    
                         arrival time                          -3.433    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/clk_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.797ns  (logic 0.583ns (32.449%)  route 1.214ns (67.551%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 3.537 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.864ns = ( 1.636 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.629     1.636    pulse_gen_1_SDACLK/clk_out1
    SLICE_X62Y32         FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.459     2.095 f  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.549     2.644    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X62Y32         LUT5 (Prop_lut5_I1_O)        0.124     2.768 r  pulse_gen_1_SDACLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.664     3.433    pulse_gen_1_SDACLK/s_toggle4_out
    SLICE_X61Y35         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.513     3.537    pulse_gen_1_SDACLK/clk_out1
    SLICE_X61Y35         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[13]/C
                         clock pessimism              0.563     4.100    
                         clock uncertainty           -0.224     3.876    
    SLICE_X61Y35         FDRE (Setup_fdre_C_R)       -0.429     3.447    pulse_gen_1_SDACLK/clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                          3.447    
                         arrival time                          -3.433    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/clk_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.655ns  (logic 0.583ns (35.235%)  route 1.072ns (64.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 3.535 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.864ns = ( 1.636 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.629     1.636    pulse_gen_1_SDACLK/clk_out1
    SLICE_X62Y32         FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.459     2.095 f  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.549     2.644    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X62Y32         LUT5 (Prop_lut5_I1_O)        0.124     2.768 r  pulse_gen_1_SDACLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.522     3.291    pulse_gen_1_SDACLK/s_toggle4_out
    SLICE_X61Y33         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.511     3.535    pulse_gen_1_SDACLK/clk_out1
    SLICE_X61Y33         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[4]/C
                         clock pessimism              0.563     4.098    
                         clock uncertainty           -0.224     3.874    
    SLICE_X61Y33         FDRE (Setup_fdre_C_R)       -0.429     3.445    pulse_gen_1_SDACLK/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                          3.445    
                         arrival time                          -3.291    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/clk_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.655ns  (logic 0.583ns (35.235%)  route 1.072ns (64.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 3.535 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.864ns = ( 1.636 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.629     1.636    pulse_gen_1_SDACLK/clk_out1
    SLICE_X62Y32         FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.459     2.095 f  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.549     2.644    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X62Y32         LUT5 (Prop_lut5_I1_O)        0.124     2.768 r  pulse_gen_1_SDACLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.522     3.291    pulse_gen_1_SDACLK/s_toggle4_out
    SLICE_X61Y33         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.511     3.535    pulse_gen_1_SDACLK/clk_out1
    SLICE_X61Y33         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[5]/C
                         clock pessimism              0.563     4.098    
                         clock uncertainty           -0.224     3.874    
    SLICE_X61Y33         FDRE (Setup_fdre_C_R)       -0.429     3.445    pulse_gen_1_SDACLK/clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                          3.445    
                         arrival time                          -3.291    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/clk_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.655ns  (logic 0.583ns (35.235%)  route 1.072ns (64.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 3.535 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.864ns = ( 1.636 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.629     1.636    pulse_gen_1_SDACLK/clk_out1
    SLICE_X62Y32         FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.459     2.095 f  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.549     2.644    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X62Y32         LUT5 (Prop_lut5_I1_O)        0.124     2.768 r  pulse_gen_1_SDACLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.522     3.291    pulse_gen_1_SDACLK/s_toggle4_out
    SLICE_X61Y33         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.511     3.535    pulse_gen_1_SDACLK/clk_out1
    SLICE_X61Y33         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[6]/C
                         clock pessimism              0.563     4.098    
                         clock uncertainty           -0.224     3.874    
    SLICE_X61Y33         FDRE (Setup_fdre_C_R)       -0.429     3.445    pulse_gen_1_SDACLK/clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                          3.445    
                         arrival time                          -3.291    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/clk_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.655ns  (logic 0.583ns (35.235%)  route 1.072ns (64.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 3.535 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.864ns = ( 1.636 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.629     1.636    pulse_gen_1_SDACLK/clk_out1
    SLICE_X62Y32         FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.459     2.095 f  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.549     2.644    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X62Y32         LUT5 (Prop_lut5_I1_O)        0.124     2.768 r  pulse_gen_1_SDACLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.522     3.291    pulse_gen_1_SDACLK/s_toggle4_out
    SLICE_X61Y33         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.511     3.535    pulse_gen_1_SDACLK/clk_out1
    SLICE_X61Y33         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[7]/C
                         clock pessimism              0.563     4.098    
                         clock uncertainty           -0.224     3.874    
    SLICE_X61Y33         FDRE (Setup_fdre_C_R)       -0.429     3.445    pulse_gen_1_SDACLK/clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                          3.445    
                         arrival time                          -3.291    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/clk_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.645ns  (logic 0.583ns (35.443%)  route 1.062ns (64.557%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 3.536 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.864ns = ( 1.636 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.629     1.636    pulse_gen_1_SDACLK/clk_out1
    SLICE_X62Y32         FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.459     2.095 f  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.549     2.644    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X62Y32         LUT5 (Prop_lut5_I1_O)        0.124     2.768 r  pulse_gen_1_SDACLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.513     3.281    pulse_gen_1_SDACLK/s_toggle4_out
    SLICE_X61Y34         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.512     3.536    pulse_gen_1_SDACLK/clk_out1
    SLICE_X61Y34         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[10]/C
                         clock pessimism              0.563     4.099    
                         clock uncertainty           -0.224     3.875    
    SLICE_X61Y34         FDRE (Setup_fdre_C_R)       -0.429     3.446    pulse_gen_1_SDACLK/clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                          3.446    
                         arrival time                          -3.281    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/clk_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.645ns  (logic 0.583ns (35.443%)  route 1.062ns (64.557%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 3.536 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.864ns = ( 1.636 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.629     1.636    pulse_gen_1_SDACLK/clk_out1
    SLICE_X62Y32         FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.459     2.095 f  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.549     2.644    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X62Y32         LUT5 (Prop_lut5_I1_O)        0.124     2.768 r  pulse_gen_1_SDACLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.513     3.281    pulse_gen_1_SDACLK/s_toggle4_out
    SLICE_X61Y34         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.512     3.536    pulse_gen_1_SDACLK/clk_out1
    SLICE_X61Y34         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[11]/C
                         clock pessimism              0.563     4.099    
                         clock uncertainty           -0.224     3.875    
    SLICE_X61Y34         FDRE (Setup_fdre_C_R)       -0.429     3.446    pulse_gen_1_SDACLK/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                          3.446    
                         arrival time                          -3.281    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/clk_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.645ns  (logic 0.583ns (35.443%)  route 1.062ns (64.557%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 3.536 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.864ns = ( 1.636 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.629     1.636    pulse_gen_1_SDACLK/clk_out1
    SLICE_X62Y32         FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.459     2.095 f  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.549     2.644    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X62Y32         LUT5 (Prop_lut5_I1_O)        0.124     2.768 r  pulse_gen_1_SDACLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.513     3.281    pulse_gen_1_SDACLK/s_toggle4_out
    SLICE_X61Y34         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.512     3.536    pulse_gen_1_SDACLK/clk_out1
    SLICE_X61Y34         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[8]/C
                         clock pessimism              0.563     4.099    
                         clock uncertainty           -0.224     3.875    
    SLICE_X61Y34         FDRE (Setup_fdre_C_R)       -0.429     3.446    pulse_gen_1_SDACLK/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                          3.446    
                         arrival time                          -3.281    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/clk_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.645ns  (logic 0.583ns (35.443%)  route 1.062ns (64.557%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 3.536 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.864ns = ( 1.636 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.629     1.636    pulse_gen_1_SDACLK/clk_out1
    SLICE_X62Y32         FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.459     2.095 f  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.549     2.644    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X62Y32         LUT5 (Prop_lut5_I1_O)        0.124     2.768 r  pulse_gen_1_SDACLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.513     3.281    pulse_gen_1_SDACLK/s_toggle4_out
    SLICE_X61Y34         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.512     3.536    pulse_gen_1_SDACLK/clk_out1
    SLICE_X61Y34         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[9]/C
                         clock pessimism              0.563     4.099    
                         clock uncertainty           -0.224     3.875    
    SLICE_X61Y34         FDRE (Setup_fdre_C_R)       -0.429     3.446    pulse_gen_1_SDACLK/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                          3.446    
                         arrival time                          -3.281    
  -------------------------------------------------------------------
                         slack                                  0.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 pulse_gen_2_CNV/r_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_2_CNV/o_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.591    -0.573    pulse_gen_2_CNV/CLK
    SLICE_X64Y35         FDRE                                         r  pulse_gen_2_CNV/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.409 f  pulse_gen_2_CNV/r_counter_reg[0]/Q
                         net (fo=5, routed)           0.094    -0.315    pulse_gen_2_CNV/r_counter[0]
    SLICE_X65Y35         LUT3 (Prop_lut3_I2_O)        0.045    -0.270 r  pulse_gen_2_CNV/r_counter1/O
                         net (fo=1, routed)           0.000    -0.270    pulse_gen_2_CNV/r_counter1_n_0
    SLICE_X65Y35         FDRE                                         r  pulse_gen_2_CNV/o_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.861    -0.810    pulse_gen_2_CNV/CLK
    SLICE_X65Y35         FDRE                                         r  pulse_gen_2_CNV/o_pulse_reg/C
                         clock pessimism              0.250    -0.560    
    SLICE_X65Y35         FDRE (Hold_fdre_C_D)         0.091    -0.469    pulse_gen_2_CNV/o_pulse_reg
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 pulse_gen_1_SDACLK/gen_1_pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/s_toggle_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.190ns (58.596%)  route 0.134ns (41.404%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.590    -0.574    pulse_gen_1_SDACLK/clk_out1
    SLICE_X62Y33         FDCE                                         r  pulse_gen_1_SDACLK/gen_1_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  pulse_gen_1_SDACLK/gen_1_pulse_reg/Q
                         net (fo=9, routed)           0.134    -0.299    pulse_gen_1_SDACLK/gen_1_pulse
    SLICE_X63Y33         LUT5 (Prop_lut5_I3_O)        0.049    -0.250 r  pulse_gen_1_SDACLK/s_toggle_i_1/O
                         net (fo=1, routed)           0.000    -0.250    pulse_gen_1_SDACLK/s_toggle_i_1_n_0
    SLICE_X63Y33         FDRE                                         r  pulse_gen_1_SDACLK/s_toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.859    -0.812    pulse_gen_1_SDACLK/clk_out1
    SLICE_X63Y33         FDRE                                         r  pulse_gen_1_SDACLK/s_toggle_reg/C
                         clock pessimism              0.251    -0.561    
    SLICE_X63Y33         FDRE (Hold_fdre_C_D)         0.107    -0.454    pulse_gen_1_SDACLK/s_toggle_reg
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 pulse_gen_4_DSC/r_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_4_DSC/r_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.590    -0.574    pulse_gen_4_DSC/clk_out1
    SLICE_X60Y35         FDRE                                         r  pulse_gen_4_DSC/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  pulse_gen_4_DSC/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.126    -0.284    pulse_gen_4_DSC/r_counter_reg_n_0_[0]
    SLICE_X60Y35         LUT4 (Prop_lut4_I0_O)        0.045    -0.239 r  pulse_gen_4_DSC/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    pulse_gen_4_DSC/r_counter[0]_i_1_n_0
    SLICE_X60Y35         FDRE                                         r  pulse_gen_4_DSC/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.859    -0.812    pulse_gen_4_DSC/clk_out1
    SLICE_X60Y35         FDRE                                         r  pulse_gen_4_DSC/r_counter_reg[0]/C
                         clock pessimism              0.238    -0.574    
    SLICE_X60Y35         FDRE (Hold_fdre_C_D)         0.121    -0.453    pulse_gen_4_DSC/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 pulse_gen_1_SDACLK/gen_1_pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/pulse_complete_reg__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.079%)  route 0.134ns (41.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.590    -0.574    pulse_gen_1_SDACLK/clk_out1
    SLICE_X62Y33         FDCE                                         r  pulse_gen_1_SDACLK/gen_1_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  pulse_gen_1_SDACLK/gen_1_pulse_reg/Q
                         net (fo=9, routed)           0.134    -0.299    pulse_gen_1_SDACLK/gen_1_pulse
    SLICE_X63Y33         LUT5 (Prop_lut5_I1_O)        0.045    -0.254 r  pulse_gen_1_SDACLK/pulse_complete__0_i_1/O
                         net (fo=1, routed)           0.000    -0.254    pulse_gen_1_SDACLK/pulse_complete__0_i_1_n_0
    SLICE_X63Y33         FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.859    -0.812    pulse_gen_1_SDACLK/clk_out1
    SLICE_X63Y33         FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg__0/C
                         clock pessimism              0.251    -0.561    
    SLICE_X63Y33         FDRE (Hold_fdre_C_D)         0.092    -0.469    pulse_gen_1_SDACLK/pulse_complete_reg__0
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 pulse_gen_1_SDACLK/gen_1_pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/output_set_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.261%)  route 0.133ns (41.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.590    -0.574    pulse_gen_1_SDACLK/clk_out1
    SLICE_X62Y33         FDCE                                         r  pulse_gen_1_SDACLK/gen_1_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  pulse_gen_1_SDACLK/gen_1_pulse_reg/Q
                         net (fo=9, routed)           0.133    -0.300    pulse_gen_1_SDACLK/gen_1_pulse
    SLICE_X63Y33         LUT6 (Prop_lut6_I3_O)        0.045    -0.255 r  pulse_gen_1_SDACLK/output_set_i_1/O
                         net (fo=1, routed)           0.000    -0.255    pulse_gen_1_SDACLK/output_set_i_1_n_0
    SLICE_X63Y33         FDRE                                         r  pulse_gen_1_SDACLK/output_set_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.859    -0.812    pulse_gen_1_SDACLK/clk_out1
    SLICE_X63Y33         FDRE                                         r  pulse_gen_1_SDACLK/output_set_reg/C
                         clock pessimism              0.251    -0.561    
    SLICE_X63Y33         FDRE (Hold_fdre_C_D)         0.091    -0.470    pulse_gen_1_SDACLK/output_set_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 pulse_gen_4_DSC/r_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_4_DSC/r_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.705%)  route 0.119ns (32.294%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.590    -0.574    pulse_gen_4_DSC/clk_out1
    SLICE_X60Y35         FDRE                                         r  pulse_gen_4_DSC/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDRE (Prop_fdre_C_Q)         0.148    -0.426 r  pulse_gen_4_DSC/r_counter_reg[2]/Q
                         net (fo=5, routed)           0.119    -0.307    pulse_gen_4_DSC/r_counter_reg_n_0_[2]
    SLICE_X60Y35         LUT3 (Prop_lut3_I1_O)        0.101    -0.206 r  pulse_gen_4_DSC/r_done_i_1__1/O
                         net (fo=1, routed)           0.000    -0.206    pulse_gen_4_DSC/r_done_i_1__1_n_0
    SLICE_X60Y35         FDRE                                         r  pulse_gen_4_DSC/r_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.859    -0.812    pulse_gen_4_DSC/clk_out1
    SLICE_X60Y35         FDRE                                         r  pulse_gen_4_DSC/r_done_reg/C
                         clock pessimism              0.238    -0.574    
    SLICE_X60Y35         FDRE (Hold_fdre_C_D)         0.131    -0.443    pulse_gen_4_DSC/r_done_reg
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 adc_ctrl1/FSM_sequential_s_adc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_ctrl1/dsc_trig_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.317%)  route 0.162ns (43.683%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.590    -0.574    adc_ctrl1/clk_out1
    SLICE_X60Y34         FDRE                                         r  adc_ctrl1/FSM_sequential_s_adc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  adc_ctrl1/FSM_sequential_s_adc_reg[1]/Q
                         net (fo=7, routed)           0.162    -0.248    adc_ctrl1/s_adc__0[1]
    SLICE_X63Y33         LUT4 (Prop_lut4_I2_O)        0.045    -0.203 r  adc_ctrl1/dsc_trig_out_i_1/O
                         net (fo=1, routed)           0.000    -0.203    adc_ctrl1/dsc_trig_out_i_1_n_0
    SLICE_X63Y33         FDRE                                         r  adc_ctrl1/dsc_trig_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.859    -0.812    adc_ctrl1/clk_out1
    SLICE_X63Y33         FDRE                                         r  adc_ctrl1/dsc_trig_out_reg/C
                         clock pessimism              0.273    -0.539    
    SLICE_X63Y33         FDRE (Hold_fdre_C_D)         0.092    -0.447    adc_ctrl1/dsc_trig_out_reg
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 pulse_gen_4_DSC/r_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_4_DSC/o_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.246ns (67.440%)  route 0.119ns (32.560%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.590    -0.574    pulse_gen_4_DSC/clk_out1
    SLICE_X60Y35         FDRE                                         r  pulse_gen_4_DSC/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDRE (Prop_fdre_C_Q)         0.148    -0.426 f  pulse_gen_4_DSC/r_counter_reg[2]/Q
                         net (fo=5, routed)           0.119    -0.307    pulse_gen_4_DSC/r_counter_reg_n_0_[2]
    SLICE_X60Y35         LUT4 (Prop_lut4_I1_O)        0.098    -0.209 r  pulse_gen_4_DSC/o_pulse_i_1__0/O
                         net (fo=1, routed)           0.000    -0.209    pulse_gen_4_DSC/o_pulse_i_1__0_n_0
    SLICE_X60Y35         FDRE                                         r  pulse_gen_4_DSC/o_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.859    -0.812    pulse_gen_4_DSC/clk_out1
    SLICE_X60Y35         FDRE                                         r  pulse_gen_4_DSC/o_pulse_reg/C
                         clock pessimism              0.238    -0.574    
    SLICE_X60Y35         FDRE (Hold_fdre_C_D)         0.120    -0.454    pulse_gen_4_DSC/o_pulse_reg
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 i_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.933%)  route 0.170ns (48.067%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.561    -0.603    clk_out1
    SLICE_X57Y31         FDCE                                         r  i_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  i_counter_reg[0]/Q
                         net (fo=8, routed)           0.170    -0.292    i_counter_reg[0]
    SLICE_X57Y31         LUT5 (Prop_lut5_I2_O)        0.043    -0.249 r  i_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    i_counter[4]_i_1_n_0
    SLICE_X57Y31         FDCE                                         r  i_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.828    -0.843    clk_out1
    SLICE_X57Y31         FDCE                                         r  i_counter_reg[4]/C
                         clock pessimism              0.240    -0.603    
    SLICE_X57Y31         FDCE (Hold_fdce_C_D)         0.107    -0.496    i_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 adc_ctrl1/FSM_sequential_s_adc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_ctrl1/cnv_trig_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.677%)  route 0.173ns (45.323%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.590    -0.574    adc_ctrl1/clk_out1
    SLICE_X60Y34         FDRE                                         r  adc_ctrl1/FSM_sequential_s_adc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  adc_ctrl1/FSM_sequential_s_adc_reg[1]/Q
                         net (fo=7, routed)           0.173    -0.237    adc_ctrl1/s_adc__0[1]
    SLICE_X60Y33         LUT4 (Prop_lut4_I2_O)        0.045    -0.192 r  adc_ctrl1/cnv_trig_out_i_1/O
                         net (fo=1, routed)           0.000    -0.192    adc_ctrl1/cnv_trig_out_i_1_n_0
    SLICE_X60Y33         FDRE                                         r  adc_ctrl1/cnv_trig_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.857    -0.814    adc_ctrl1/clk_out1
    SLICE_X60Y33         FDRE                                         r  adc_ctrl1/cnv_trig_out_reg/C
                         clock pessimism              0.253    -0.561    
    SLICE_X60Y33         FDRE (Hold_fdre_C_D)         0.120    -0.441    adc_ctrl1/cnv_trig_out_reg
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { master_of_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    master_of_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X57Y31     i_counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X59Y31     i_counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X57Y31     i_counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X58Y31     i_counter_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X57Y31     i_counter_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X57Y31     i_counter_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X58Y31     i_counter_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X59Y31     i_counter_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X57Y31     i_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X57Y31     i_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X59Y31     i_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X59Y31     i_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X57Y31     i_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X57Y31     i_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X58Y31     i_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X58Y31     i_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X57Y31     i_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X57Y31     i_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X57Y31     i_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X57Y31     i_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X59Y31     i_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X59Y31     i_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X57Y31     i_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X57Y31     i_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X58Y31     i_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X58Y31     i_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X57Y31     i_counter_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X57Y31     i_counter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { master_of_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    master_of_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.388ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.644ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/done_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.442ns  (logic 0.583ns (40.417%)  route 0.859ns (59.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 3.532 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.864ns = ( 1.636 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.629     1.636    pulse_gen_1_SDACLK/clk_out1
    SLICE_X62Y32         FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.459     2.095 r  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.472     2.567    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X61Y31         LUT4 (Prop_lut4_I3_O)        0.124     2.691 f  pulse_gen_1_SDACLK/done_i_2/O
                         net (fo=1, routed)           0.387     3.079    pulse_gen_1_SDACLK/done_i_2_n_0
    SLICE_X61Y31         FDCE                                         f  pulse_gen_1_SDACLK/done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.508     3.532    pulse_gen_1_SDACLK/clk_out1
    SLICE_X61Y31         FDCE                                         r  pulse_gen_1_SDACLK/done_reg/C
                         clock pessimism              0.563     4.095    
                         clock uncertainty           -0.224     3.871    
    SLICE_X61Y31         FDCE (Recov_fdce_C_CLR)     -0.405     3.466    pulse_gen_1_SDACLK/done_reg
  -------------------------------------------------------------------
                         required time                          3.466    
                         arrival time                          -3.079    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.479ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/gen_1_pulse_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.369ns  (logic 0.459ns (33.522%)  route 0.910ns (66.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 3.536 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.864ns = ( 1.636 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.629     1.636    pulse_gen_1_SDACLK/clk_out1
    SLICE_X62Y32         FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.459     2.095 f  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.910     3.005    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X62Y33         FDCE                                         f  pulse_gen_1_SDACLK/gen_1_pulse_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.512     3.536    pulse_gen_1_SDACLK/clk_out1
    SLICE_X62Y33         FDCE                                         r  pulse_gen_1_SDACLK/gen_1_pulse_reg/C
                         clock pessimism              0.577     4.113    
                         clock uncertainty           -0.224     3.889    
    SLICE_X62Y33         FDCE (Recov_fdce_C_CLR)     -0.405     3.484    pulse_gen_1_SDACLK/gen_1_pulse_reg
  -------------------------------------------------------------------
                         required time                          3.484    
                         arrival time                          -3.005    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 i_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 1.069ns (34.404%)  route 2.038ns (65.596%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 3.532 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.626    -0.867    clk_out1
    SLICE_X59Y31         FDCE                                         r  i_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.419    -0.448 f  i_counter_reg[9]/Q
                         net (fo=3, routed)           0.697     0.249    i_counter_reg[9]
    SLICE_X59Y31         LUT4 (Prop_lut4_I3_O)        0.324     0.573 r  i_outval_reg_i_3/O
                         net (fo=1, routed)           0.468     1.041    i_outval_reg_i_3_n_0
    SLICE_X58Y31         LUT5 (Prop_lut5_I0_O)        0.326     1.367 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.873     2.240    i_outval_reg_i_2_n_0
    SLICE_X58Y31         FDCE                                         f  i_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.508     3.532    clk_out1
    SLICE_X58Y31         FDCE                                         r  i_counter_reg[2]/C
                         clock pessimism              0.579     4.111    
                         clock uncertainty           -0.224     3.887    
    SLICE_X58Y31         FDCE (Recov_fdce_C_CLR)     -0.405     3.482    i_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          3.482    
                         arrival time                          -2.240    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 i_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 1.069ns (34.404%)  route 2.038ns (65.596%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 3.532 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.626    -0.867    clk_out1
    SLICE_X59Y31         FDCE                                         r  i_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.419    -0.448 f  i_counter_reg[9]/Q
                         net (fo=3, routed)           0.697     0.249    i_counter_reg[9]
    SLICE_X59Y31         LUT4 (Prop_lut4_I3_O)        0.324     0.573 r  i_outval_reg_i_3/O
                         net (fo=1, routed)           0.468     1.041    i_outval_reg_i_3_n_0
    SLICE_X58Y31         LUT5 (Prop_lut5_I0_O)        0.326     1.367 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.873     2.240    i_outval_reg_i_2_n_0
    SLICE_X58Y31         FDCE                                         f  i_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.508     3.532    clk_out1
    SLICE_X58Y31         FDCE                                         r  i_counter_reg[5]/C
                         clock pessimism              0.579     4.111    
                         clock uncertainty           -0.224     3.887    
    SLICE_X58Y31         FDCE (Recov_fdce_C_CLR)     -0.405     3.482    i_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          3.482    
                         arrival time                          -2.240    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 i_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 1.069ns (34.404%)  route 2.038ns (65.596%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 3.532 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.626    -0.867    clk_out1
    SLICE_X59Y31         FDCE                                         r  i_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.419    -0.448 f  i_counter_reg[9]/Q
                         net (fo=3, routed)           0.697     0.249    i_counter_reg[9]
    SLICE_X59Y31         LUT4 (Prop_lut4_I3_O)        0.324     0.573 r  i_outval_reg_i_3/O
                         net (fo=1, routed)           0.468     1.041    i_outval_reg_i_3_n_0
    SLICE_X58Y31         LUT5 (Prop_lut5_I0_O)        0.326     1.367 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.873     2.240    i_outval_reg_i_2_n_0
    SLICE_X58Y31         FDCE                                         f  i_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.508     3.532    clk_out1
    SLICE_X58Y31         FDCE                                         r  i_counter_reg[7]/C
                         clock pessimism              0.579     4.111    
                         clock uncertainty           -0.224     3.887    
    SLICE_X58Y31         FDCE (Recov_fdce_C_CLR)     -0.405     3.482    i_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          3.482    
                         arrival time                          -2.240    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.268ns  (required time - arrival time)
  Source:                 i_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 1.069ns (34.452%)  route 2.034ns (65.548%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 3.532 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.626    -0.867    clk_out1
    SLICE_X59Y31         FDCE                                         r  i_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.419    -0.448 f  i_counter_reg[9]/Q
                         net (fo=3, routed)           0.697     0.249    i_counter_reg[9]
    SLICE_X59Y31         LUT4 (Prop_lut4_I3_O)        0.324     0.573 r  i_outval_reg_i_3/O
                         net (fo=1, routed)           0.468     1.041    i_outval_reg_i_3_n_0
    SLICE_X58Y31         LUT5 (Prop_lut5_I0_O)        0.326     1.367 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.869     2.236    i_outval_reg_i_2_n_0
    SLICE_X59Y31         FDCE                                         f  i_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.508     3.532    clk_out1
    SLICE_X59Y31         FDCE                                         r  i_counter_reg[10]/C
                         clock pessimism              0.601     4.133    
                         clock uncertainty           -0.224     3.909    
    SLICE_X59Y31         FDCE (Recov_fdce_C_CLR)     -0.405     3.504    i_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          3.504    
                         arrival time                          -2.236    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.268ns  (required time - arrival time)
  Source:                 i_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 1.069ns (34.452%)  route 2.034ns (65.548%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 3.532 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.626    -0.867    clk_out1
    SLICE_X59Y31         FDCE                                         r  i_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.419    -0.448 f  i_counter_reg[9]/Q
                         net (fo=3, routed)           0.697     0.249    i_counter_reg[9]
    SLICE_X59Y31         LUT4 (Prop_lut4_I3_O)        0.324     0.573 r  i_outval_reg_i_3/O
                         net (fo=1, routed)           0.468     1.041    i_outval_reg_i_3_n_0
    SLICE_X58Y31         LUT5 (Prop_lut5_I0_O)        0.326     1.367 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.869     2.236    i_outval_reg_i_2_n_0
    SLICE_X59Y31         FDCE                                         f  i_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.508     3.532    clk_out1
    SLICE_X59Y31         FDCE                                         r  i_counter_reg[6]/C
                         clock pessimism              0.601     4.133    
                         clock uncertainty           -0.224     3.909    
    SLICE_X59Y31         FDCE (Recov_fdce_C_CLR)     -0.405     3.504    i_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          3.504    
                         arrival time                          -2.236    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.268ns  (required time - arrival time)
  Source:                 i_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 1.069ns (34.452%)  route 2.034ns (65.548%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 3.532 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.626    -0.867    clk_out1
    SLICE_X59Y31         FDCE                                         r  i_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.419    -0.448 f  i_counter_reg[9]/Q
                         net (fo=3, routed)           0.697     0.249    i_counter_reg[9]
    SLICE_X59Y31         LUT4 (Prop_lut4_I3_O)        0.324     0.573 r  i_outval_reg_i_3/O
                         net (fo=1, routed)           0.468     1.041    i_outval_reg_i_3_n_0
    SLICE_X58Y31         LUT5 (Prop_lut5_I0_O)        0.326     1.367 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.869     2.236    i_outval_reg_i_2_n_0
    SLICE_X59Y31         FDCE                                         f  i_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.508     3.532    clk_out1
    SLICE_X59Y31         FDCE                                         r  i_counter_reg[8]/C
                         clock pessimism              0.601     4.133    
                         clock uncertainty           -0.224     3.909    
    SLICE_X59Y31         FDCE (Recov_fdce_C_CLR)     -0.405     3.504    i_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          3.504    
                         arrival time                          -2.236    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.268ns  (required time - arrival time)
  Source:                 i_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 1.069ns (34.452%)  route 2.034ns (65.548%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 3.532 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.626    -0.867    clk_out1
    SLICE_X59Y31         FDCE                                         r  i_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.419    -0.448 f  i_counter_reg[9]/Q
                         net (fo=3, routed)           0.697     0.249    i_counter_reg[9]
    SLICE_X59Y31         LUT4 (Prop_lut4_I3_O)        0.324     0.573 r  i_outval_reg_i_3/O
                         net (fo=1, routed)           0.468     1.041    i_outval_reg_i_3_n_0
    SLICE_X58Y31         LUT5 (Prop_lut5_I0_O)        0.326     1.367 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.869     2.236    i_outval_reg_i_2_n_0
    SLICE_X59Y31         FDCE                                         f  i_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.508     3.532    clk_out1
    SLICE_X59Y31         FDCE                                         r  i_counter_reg[9]/C
                         clock pessimism              0.601     4.133    
                         clock uncertainty           -0.224     3.909    
    SLICE_X59Y31         FDCE (Recov_fdce_C_CLR)     -0.405     3.504    i_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          3.504    
                         arrival time                          -2.236    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 i_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 1.069ns (35.998%)  route 1.901ns (64.002%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 3.467 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.626    -0.867    clk_out1
    SLICE_X59Y31         FDCE                                         r  i_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.419    -0.448 f  i_counter_reg[9]/Q
                         net (fo=3, routed)           0.697     0.249    i_counter_reg[9]
    SLICE_X59Y31         LUT4 (Prop_lut4_I3_O)        0.324     0.573 r  i_outval_reg_i_3/O
                         net (fo=1, routed)           0.468     1.041    i_outval_reg_i_3_n_0
    SLICE_X58Y31         LUT5 (Prop_lut5_I0_O)        0.326     1.367 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.736     2.103    i_outval_reg_i_2_n_0
    SLICE_X57Y31         FDCE                                         f  i_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.443     3.467    clk_out1
    SLICE_X57Y31         FDCE                                         r  i_counter_reg[0]/C
                         clock pessimism              0.563     4.030    
                         clock uncertainty           -0.224     3.806    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.405     3.401    i_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          3.401    
                         arrival time                          -2.103    
  -------------------------------------------------------------------
                         slack                                  1.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 pulse_gen_1_SDACLK/pulses_generated_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/done_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.186ns (31.736%)  route 0.400ns (68.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.587    -0.577    pulse_gen_1_SDACLK/clk_out1
    SLICE_X63Y30         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  pulse_gen_1_SDACLK/pulses_generated_reg[4]/Q
                         net (fo=5, routed)           0.281    -0.155    pulse_gen_1_SDACLK/pulses_generated_reg[4]
    SLICE_X61Y31         LUT4 (Prop_lut4_I1_O)        0.045    -0.110 f  pulse_gen_1_SDACLK/done_i_2/O
                         net (fo=1, routed)           0.119     0.009    pulse_gen_1_SDACLK/done_i_2_n_0
    SLICE_X61Y31         FDCE                                         f  pulse_gen_1_SDACLK/done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.855    -0.816    pulse_gen_1_SDACLK/clk_out1
    SLICE_X61Y31         FDCE                                         r  pulse_gen_1_SDACLK/done_reg/C
                         clock pessimism              0.273    -0.543    
    SLICE_X61Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.635    pulse_gen_1_SDACLK/done_reg
  -------------------------------------------------------------------
                         required time                          0.635    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 i_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.186ns (28.883%)  route 0.458ns (71.117%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.587    -0.577    clk_out1
    SLICE_X59Y31         FDCE                                         r  i_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.436 f  i_counter_reg[10]/Q
                         net (fo=2, routed)           0.148    -0.288    i_counter_reg[10]
    SLICE_X58Y31         LUT5 (Prop_lut5_I1_O)        0.045    -0.243 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.310     0.067    i_outval_reg_i_2_n_0
    SLICE_X57Y31         FDCE                                         f  i_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.828    -0.843    clk_out1
    SLICE_X57Y31         FDCE                                         r  i_counter_reg[0]/C
                         clock pessimism              0.273    -0.570    
    SLICE_X57Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.662    i_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 i_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.186ns (28.883%)  route 0.458ns (71.117%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.587    -0.577    clk_out1
    SLICE_X59Y31         FDCE                                         r  i_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.436 f  i_counter_reg[10]/Q
                         net (fo=2, routed)           0.148    -0.288    i_counter_reg[10]
    SLICE_X58Y31         LUT5 (Prop_lut5_I1_O)        0.045    -0.243 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.310     0.067    i_outval_reg_i_2_n_0
    SLICE_X57Y31         FDCE                                         f  i_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.828    -0.843    clk_out1
    SLICE_X57Y31         FDCE                                         r  i_counter_reg[1]/C
                         clock pessimism              0.273    -0.570    
    SLICE_X57Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.662    i_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 i_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.186ns (28.883%)  route 0.458ns (71.117%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.587    -0.577    clk_out1
    SLICE_X59Y31         FDCE                                         r  i_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.436 f  i_counter_reg[10]/Q
                         net (fo=2, routed)           0.148    -0.288    i_counter_reg[10]
    SLICE_X58Y31         LUT5 (Prop_lut5_I1_O)        0.045    -0.243 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.310     0.067    i_outval_reg_i_2_n_0
    SLICE_X57Y31         FDCE                                         f  i_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.828    -0.843    clk_out1
    SLICE_X57Y31         FDCE                                         r  i_counter_reg[3]/C
                         clock pessimism              0.273    -0.570    
    SLICE_X57Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.662    i_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 i_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.186ns (28.883%)  route 0.458ns (71.117%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.587    -0.577    clk_out1
    SLICE_X59Y31         FDCE                                         r  i_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.436 f  i_counter_reg[10]/Q
                         net (fo=2, routed)           0.148    -0.288    i_counter_reg[10]
    SLICE_X58Y31         LUT5 (Prop_lut5_I1_O)        0.045    -0.243 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.310     0.067    i_outval_reg_i_2_n_0
    SLICE_X57Y31         FDCE                                         f  i_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.828    -0.843    clk_out1
    SLICE_X57Y31         FDCE                                         r  i_counter_reg[4]/C
                         clock pessimism              0.273    -0.570    
    SLICE_X57Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.662    i_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 i_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.186ns (27.698%)  route 0.486ns (72.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.587    -0.577    clk_out1
    SLICE_X59Y31         FDCE                                         r  i_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.436 f  i_counter_reg[10]/Q
                         net (fo=2, routed)           0.148    -0.288    i_counter_reg[10]
    SLICE_X58Y31         LUT5 (Prop_lut5_I1_O)        0.045    -0.243 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.337     0.095    i_outval_reg_i_2_n_0
    SLICE_X58Y31         FDCE                                         f  i_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.855    -0.816    clk_out1
    SLICE_X58Y31         FDCE                                         r  i_counter_reg[2]/C
                         clock pessimism              0.252    -0.564    
    SLICE_X58Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.656    i_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 i_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.186ns (27.698%)  route 0.486ns (72.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.587    -0.577    clk_out1
    SLICE_X59Y31         FDCE                                         r  i_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.436 f  i_counter_reg[10]/Q
                         net (fo=2, routed)           0.148    -0.288    i_counter_reg[10]
    SLICE_X58Y31         LUT5 (Prop_lut5_I1_O)        0.045    -0.243 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.337     0.095    i_outval_reg_i_2_n_0
    SLICE_X58Y31         FDCE                                         f  i_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.855    -0.816    clk_out1
    SLICE_X58Y31         FDCE                                         r  i_counter_reg[5]/C
                         clock pessimism              0.252    -0.564    
    SLICE_X58Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.656    i_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 i_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.186ns (27.698%)  route 0.486ns (72.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.587    -0.577    clk_out1
    SLICE_X59Y31         FDCE                                         r  i_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.436 f  i_counter_reg[10]/Q
                         net (fo=2, routed)           0.148    -0.288    i_counter_reg[10]
    SLICE_X58Y31         LUT5 (Prop_lut5_I1_O)        0.045    -0.243 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.337     0.095    i_outval_reg_i_2_n_0
    SLICE_X58Y31         FDCE                                         f  i_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.855    -0.816    clk_out1
    SLICE_X58Y31         FDCE                                         r  i_counter_reg[7]/C
                         clock pessimism              0.252    -0.564    
    SLICE_X58Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.656    i_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 i_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.186ns (27.878%)  route 0.481ns (72.122%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.587    -0.577    clk_out1
    SLICE_X59Y31         FDCE                                         r  i_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.436 f  i_counter_reg[10]/Q
                         net (fo=2, routed)           0.148    -0.288    i_counter_reg[10]
    SLICE_X58Y31         LUT5 (Prop_lut5_I1_O)        0.045    -0.243 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.333     0.090    i_outval_reg_i_2_n_0
    SLICE_X59Y31         FDCE                                         f  i_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.855    -0.816    clk_out1
    SLICE_X59Y31         FDCE                                         r  i_counter_reg[10]/C
                         clock pessimism              0.239    -0.577    
    SLICE_X59Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.669    i_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 i_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.186ns (27.878%)  route 0.481ns (72.122%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.587    -0.577    clk_out1
    SLICE_X59Y31         FDCE                                         r  i_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.436 f  i_counter_reg[10]/Q
                         net (fo=2, routed)           0.148    -0.288    i_counter_reg[10]
    SLICE_X58Y31         LUT5 (Prop_lut5_I1_O)        0.045    -0.243 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.333     0.090    i_outval_reg_i_2_n_0
    SLICE_X59Y31         FDCE                                         f  i_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.855    -0.816    clk_out1
    SLICE_X59Y31         FDCE                                         r  i_counter_reg[6]/C
                         clock pessimism              0.239    -0.577    
    SLICE_X59Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.669    i_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.759    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.472ns  (logic 3.473ns (46.485%)  route 3.999ns (53.515%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_state_reg[0]/C
    SLICE_X58Y32         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pulse_gen_1_SDACLK/output_state_reg[0]/Q
                         net (fo=1, routed)           0.739     1.195    pulse_gen_1_SDACLK/output_state[0]
    SLICE_X64Y32         LUT3 (Prop_lut3_I1_O)        0.124     1.319 r  pulse_gen_1_SDACLK/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT_OBUF_inst_i_1/O
                         net (fo=24, routed)          3.260     4.579    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    J3                   OBUF (Prop_obuf_I_O)         2.893     7.472 r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     7.472    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT
    J3                                                                r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
                            (input port)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.807ns  (logic 1.330ns (19.539%)  route 5.477ns (80.461%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN (IN)
                         net (fo=0)                   0.000     0.000    EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
    B15                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN_IBUF_inst/O
                         net (fo=16, routed)          5.477     6.807    adc_ctrl1/D[0]
    SLICE_X62Y27         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
                            (input port)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.801ns  (logic 1.330ns (19.556%)  route 5.471ns (80.444%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN (IN)
                         net (fo=0)                   0.000     0.000    EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
    B15                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN_IBUF_inst/O
                         net (fo=16, routed)          5.471     6.801    adc_ctrl1/D[0]
    SLICE_X63Y27         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
                            (input port)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.799ns  (logic 1.330ns (19.561%)  route 5.469ns (80.439%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN (IN)
                         net (fo=0)                   0.000     0.000    EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
    B15                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN_IBUF_inst/O
                         net (fo=16, routed)          5.469     6.799    adc_ctrl1/D[0]
    SLICE_X64Y27         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
                            (input port)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.658ns  (logic 1.330ns (19.975%)  route 5.328ns (80.025%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN (IN)
                         net (fo=0)                   0.000     0.000    EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
    B15                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN_IBUF_inst/O
                         net (fo=16, routed)          5.328     6.658    adc_ctrl1/D[0]
    SLICE_X62Y28         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
                            (input port)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.652ns  (logic 1.330ns (19.993%)  route 5.322ns (80.007%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN (IN)
                         net (fo=0)                   0.000     0.000    EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
    B15                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN_IBUF_inst/O
                         net (fo=16, routed)          5.322     6.652    adc_ctrl1/D[0]
    SLICE_X63Y28         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
                            (input port)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.638ns  (logic 1.330ns (20.036%)  route 5.308ns (79.964%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN (IN)
                         net (fo=0)                   0.000     0.000    EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
    B15                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN_IBUF_inst/O
                         net (fo=16, routed)          5.308     6.638    adc_ctrl1/D[0]
    SLICE_X64Y32         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
                            (input port)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.638ns  (logic 1.330ns (20.036%)  route 5.308ns (79.964%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN (IN)
                         net (fo=0)                   0.000     0.000    EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
    B15                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN_IBUF_inst/O
                         net (fo=16, routed)          5.308     6.638    adc_ctrl1/D[0]
    SLICE_X65Y32         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
                            (input port)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.637ns  (logic 1.330ns (20.039%)  route 5.307ns (79.961%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN (IN)
                         net (fo=0)                   0.000     0.000    EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
    B15                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN_IBUF_inst/O
                         net (fo=16, routed)          5.307     6.637    adc_ctrl1/D[0]
    SLICE_X64Y30         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
                            (input port)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.637ns  (logic 1.330ns (20.039%)  route 5.307ns (79.961%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN (IN)
                         net (fo=0)                   0.000     0.000    EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
    B15                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN_IBUF_inst/O
                         net (fo=16, routed)          5.307     6.637    adc_ctrl1/D[0]
    SLICE_X65Y30         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_outval_reg/G
                            (positive level-sensitive latch)
  Destination:            i_outval_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.203ns (52.347%)  route 0.185ns (47.653%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         LDCE                         0.000     0.000 r  i_outval_reg/G
    SLICE_X58Y33         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  i_outval_reg/Q
                         net (fo=2, routed)           0.185     0.343    i_outval
    SLICE_X58Y33         LUT1 (Prop_lut1_I0_O)        0.045     0.388 r  i_outval_reg_i_1/O
                         net (fo=1, routed)           0.000     0.388    i_outval_reg_i_1_n_0
    SLICE_X58Y33         LDCE                                         r  i_outval_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/serial_clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/serial_clk_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.210ns (51.402%)  route 0.199ns (48.598%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDCE                         0.000     0.000 r  adc_ctrl1/serial_clk_count_reg[0]/C
    SLICE_X60Y30         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  adc_ctrl1/serial_clk_count_reg[0]/Q
                         net (fo=22, routed)          0.199     0.366    adc_ctrl1/serial_clk_count_reg[0]
    SLICE_X60Y30         LUT2 (Prop_lut2_I1_O)        0.043     0.409 r  adc_ctrl1/serial_clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.409    adc_ctrl1/serial_clk_count0[1]
    SLICE_X60Y30         FDCE                                         r  adc_ctrl1/serial_clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/serial_clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/serial_clk_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.210ns (51.402%)  route 0.199ns (48.598%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDCE                         0.000     0.000 r  adc_ctrl1/serial_clk_count_reg[0]/C
    SLICE_X60Y30         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  adc_ctrl1/serial_clk_count_reg[0]/Q
                         net (fo=22, routed)          0.199     0.366    adc_ctrl1/serial_clk_count_reg[0]
    SLICE_X60Y30         LUT4 (Prop_lut4_I2_O)        0.043     0.409 r  adc_ctrl1/serial_clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.409    adc_ctrl1/serial_clk_count0[3]
    SLICE_X60Y30         FDCE                                         r  adc_ctrl1/serial_clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/serial_clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/serial_clk_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.212ns (51.639%)  route 0.199ns (48.361%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDCE                         0.000     0.000 r  adc_ctrl1/serial_clk_count_reg[0]/C
    SLICE_X60Y30         FDCE (Prop_fdce_C_Q)         0.167     0.167 f  adc_ctrl1/serial_clk_count_reg[0]/Q
                         net (fo=22, routed)          0.199     0.366    adc_ctrl1/serial_clk_count_reg[0]
    SLICE_X60Y30         LUT1 (Prop_lut1_I0_O)        0.045     0.411 r  adc_ctrl1/serial_clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.411    adc_ctrl1/serial_clk_count[0]_i_1_n_0
    SLICE_X60Y30         FDCE                                         r  adc_ctrl1/serial_clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/serial_clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/serial_clk_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.212ns (51.639%)  route 0.199ns (48.361%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDCE                         0.000     0.000 r  adc_ctrl1/serial_clk_count_reg[0]/C
    SLICE_X60Y30         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  adc_ctrl1/serial_clk_count_reg[0]/Q
                         net (fo=22, routed)          0.199     0.366    adc_ctrl1/serial_clk_count_reg[0]
    SLICE_X60Y30         LUT3 (Prop_lut3_I1_O)        0.045     0.411 r  adc_ctrl1/serial_clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.411    adc_ctrl1/serial_clk_count0[2]
    SLICE_X60Y30         FDCE                                         r  adc_ctrl1/serial_clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/serial_clk_count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/serial_clk_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.212ns (47.748%)  route 0.232ns (52.252%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDCE                         0.000     0.000 r  adc_ctrl1/serial_clk_count_reg[5]/C
    SLICE_X60Y32         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  adc_ctrl1/serial_clk_count_reg[5]/Q
                         net (fo=2, routed)           0.232     0.399    adc_ctrl1/serial_clk_count_reg[5]
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.045     0.444 r  adc_ctrl1/serial_clk_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.444    adc_ctrl1/serial_clk_count0[5]
    SLICE_X60Y32         FDCE                                         r  adc_ctrl1/serial_clk_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/serial_clk_count_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            adc_ctrl1/serial_clk_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.455ns  (logic 0.212ns (46.583%)  route 0.243ns (53.417%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDPE                         0.000     0.000 r  adc_ctrl1/serial_clk_count_reg[4]/C
    SLICE_X60Y32         FDPE (Prop_fdpe_C_Q)         0.167     0.167 r  adc_ctrl1/serial_clk_count_reg[4]/Q
                         net (fo=3, routed)           0.243     0.410    adc_ctrl1/serial_clk_count_reg[4]
    SLICE_X60Y32         LUT5 (Prop_lut5_I0_O)        0.045     0.455 r  adc_ctrl1/serial_clk_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.455    adc_ctrl1/serial_clk_count0[4]
    SLICE_X60Y32         FDPE                                         r  adc_ctrl1/serial_clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/serial_clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[12]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.499ns  (logic 0.213ns (42.660%)  route 0.286ns (57.340%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDCE                         0.000     0.000 r  adc_ctrl1/serial_clk_count_reg[2]/C
    SLICE_X60Y30         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  adc_ctrl1/serial_clk_count_reg[2]/Q
                         net (fo=20, routed)          0.183     0.350    adc_ctrl1/serial_clk_count_reg[2]
    SLICE_X61Y30         LUT5 (Prop_lut5_I2_O)        0.046     0.396 r  adc_ctrl1/serial_data_adc_1[12]_i_1/O
                         net (fo=1, routed)           0.104     0.499    adc_ctrl1/serial_data_adc_1[12]_i_1_n_0
    SLICE_X58Y30         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/serial_clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.520ns  (logic 0.215ns (41.346%)  route 0.305ns (58.654%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDCE                         0.000     0.000 r  adc_ctrl1/serial_clk_count_reg[2]/C
    SLICE_X60Y30         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  adc_ctrl1/serial_clk_count_reg[2]/Q
                         net (fo=20, routed)          0.200     0.367    adc_ctrl1/serial_clk_count_reg[2]
    SLICE_X62Y30         LUT5 (Prop_lut5_I4_O)        0.048     0.415 r  adc_ctrl1/serial_data_adc_1[5]_i_1/O
                         net (fo=1, routed)           0.105     0.520    adc_ctrl1/serial_data_adc_1[5]_i_1_n_0
    SLICE_X65Y30         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/serial_clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[15]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.555ns  (logic 0.249ns (44.903%)  route 0.306ns (55.097%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDCE                         0.000     0.000 r  adc_ctrl1/serial_clk_count_reg[1]/C
    SLICE_X60Y30         FDCE (Prop_fdce_C_Q)         0.151     0.151 r  adc_ctrl1/serial_clk_count_reg[1]/Q
                         net (fo=21, routed)          0.196     0.347    adc_ctrl1/serial_clk_count_reg[1]
    SLICE_X61Y31         LUT5 (Prop_lut5_I0_O)        0.098     0.445 r  adc_ctrl1/serial_data_adc_1[15]_i_1/O
                         net (fo=1, routed)           0.110     0.555    adc_ctrl1/serial_data_adc_1[15]_i_1_n_0
    SLICE_X61Y30         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[15]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_set_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.559ns  (logic 3.473ns (45.953%)  route 4.085ns (54.047%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.630    -0.863    pulse_gen_1_SDACLK/clk_out1
    SLICE_X63Y33         FDRE                                         r  pulse_gen_1_SDACLK/output_set_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.407 r  pulse_gen_1_SDACLK/output_set_reg/Q
                         net (fo=2, routed)           0.825     0.419    pulse_gen_1_SDACLK/output_set_reg_n_0
    SLICE_X64Y32         LUT3 (Prop_lut3_I2_O)        0.124     0.543 r  pulse_gen_1_SDACLK/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT_OBUF_inst_i_1/O
                         net (fo=24, routed)          3.260     3.802    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    J3                   OBUF (Prop_obuf_I_O)         2.893     6.696 r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     6.696    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT
    J3                                                                r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_2_CNV/o_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.504ns  (logic 3.353ns (51.552%)  route 3.151ns (48.448%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.633    -0.860    pulse_gen_2_CNV/CLK
    SLICE_X65Y35         FDRE                                         r  pulse_gen_2_CNV/o_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  pulse_gen_2_CNV/o_pulse_reg/Q
                         net (fo=1, routed)           3.151     2.747    EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT_OBUF
    K2                   OBUF (Prop_obuf_I_O)         2.897     5.644 r  EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     5.644    EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT
    K2                                                                r  EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_set_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.505ns  (logic 3.477ns (53.453%)  route 3.028ns (46.547%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.630    -0.863    pulse_gen_1_SDACLK/clk_out1
    SLICE_X63Y33         FDRE                                         r  pulse_gen_1_SDACLK/output_set_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.407 r  pulse_gen_1_SDACLK/output_set_reg/Q
                         net (fo=2, routed)           0.825     0.419    pulse_gen_1_SDACLK/output_set_reg_n_0
    SLICE_X64Y32         LUT3 (Prop_lut3_I2_O)        0.124     0.543 r  pulse_gen_1_SDACLK/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT_OBUF_inst_i_1/O
                         net (fo=24, routed)          2.202     2.745    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    T3                   OBUF (Prop_obuf_I_O)         2.897     5.642 r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     5.642    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT
    T3                                                                r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/adc_1_data_latched_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_LEDS_DATA_FROM_ADC_CONTROL[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.513ns  (logic 3.377ns (61.259%)  route 2.136ns (38.741%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.618    -0.875    adc_ctrl1/clk_out1
    SLICE_X62Y25         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  adc_ctrl1/adc_1_data_latched_reg[12]/Q
                         net (fo=1, routed)           2.136     1.717    EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[12]
    U7                   OBUF (Prop_obuf_I_O)         2.921     4.639 r  EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.639    EXT_LEDS_DATA_FROM_ADC_CONTROL[12]
    U7                                                                r  EXT_LEDS_DATA_FROM_ADC_CONTROL[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/adc_1_data_latched_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_LEDS_DATA_FROM_ADC_CONTROL[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.450ns  (logic 3.350ns (61.472%)  route 2.100ns (38.528%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.620    -0.873    adc_ctrl1/clk_out1
    SLICE_X62Y26         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  adc_ctrl1/adc_1_data_latched_reg[6]/Q
                         net (fo=1, routed)           2.100     1.683    EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[6]
    V5                   OBUF (Prop_obuf_I_O)         2.894     4.577 r  EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.577    EXT_LEDS_DATA_FROM_ADC_CONTROL[6]
    V5                                                                r  EXT_LEDS_DATA_FROM_ADC_CONTROL[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/adc_1_data_latched_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_LEDS_DATA_FROM_ADC_CONTROL[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.431ns  (logic 3.416ns (62.907%)  route 2.014ns (37.093%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.627    -0.866    adc_ctrl1/clk_out1
    SLICE_X64Y31         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.348 r  adc_ctrl1/adc_1_data_latched_reg[2]/Q
                         net (fo=1, routed)           2.014     1.667    EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[2]
    V3                   OBUF (Prop_obuf_I_O)         2.898     4.565 r  EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.565    EXT_LEDS_DATA_FROM_ADC_CONTROL[2]
    V3                                                                r  EXT_LEDS_DATA_FROM_ADC_CONTROL[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/adc_1_data_latched_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_LEDS_DATA_FROM_ADC_CONTROL[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.328ns  (logic 3.417ns (64.144%)  route 1.910ns (35.856%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.627    -0.866    adc_ctrl1/clk_out1
    SLICE_X64Y31         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.348 r  adc_ctrl1/adc_1_data_latched_reg[0]/Q
                         net (fo=1, routed)           1.910     1.562    EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[0]
    V2                   OBUF (Prop_obuf_I_O)         2.899     4.462 r  EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.462    EXT_LEDS_DATA_FROM_ADC_CONTROL[0]
    V2                                                                r  EXT_LEDS_DATA_FROM_ADC_CONTROL[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/adc_1_data_latched_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_LEDS_DATA_FROM_ADC_CONTROL[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.322ns  (logic 3.366ns (63.240%)  route 1.957ns (36.760%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.620    -0.873    adc_ctrl1/clk_out1
    SLICE_X62Y26         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  adc_ctrl1/adc_1_data_latched_reg[8]/Q
                         net (fo=1, routed)           1.957     1.540    EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[8]
    U5                   OBUF (Prop_obuf_I_O)         2.910     4.450 r  EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.450    EXT_LEDS_DATA_FROM_ADC_CONTROL[8]
    U5                                                                r  EXT_LEDS_DATA_FROM_ADC_CONTROL[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/adc_1_data_latched_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_LEDS_DATA_FROM_ADC_CONTROL[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.294ns  (logic 3.433ns (64.850%)  route 1.861ns (35.150%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.627    -0.866    adc_ctrl1/clk_out1
    SLICE_X64Y31         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.348 r  adc_ctrl1/adc_1_data_latched_reg[1]/Q
                         net (fo=1, routed)           1.861     1.513    EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[1]
    W3                   OBUF (Prop_obuf_I_O)         2.915     4.429 r  EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.429    EXT_LEDS_DATA_FROM_ADC_CONTROL[1]
    W3                                                                r  EXT_LEDS_DATA_FROM_ADC_CONTROL[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/adc_1_data_latched_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_LEDS_DATA_FROM_ADC_CONTROL[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.258ns  (logic 3.375ns (64.196%)  route 1.882ns (35.804%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.620    -0.873    adc_ctrl1/clk_out1
    SLICE_X63Y26         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  adc_ctrl1/adc_1_data_latched_reg[10]/Q
                         net (fo=1, routed)           1.882     1.466    EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[10]
    W6                   OBUF (Prop_obuf_I_O)         2.919     4.385 r  EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.385    EXT_LEDS_DATA_FROM_ADC_CONTROL[10]
    W6                                                                r  EXT_LEDS_DATA_FROM_ADC_CONTROL[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_gen_2_CNV/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_2_CNV/r_start_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.830ns  (logic 0.385ns (46.362%)  route 0.445ns (53.638%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.514    -1.462    pulse_gen_2_CNV/CLK
    SLICE_X64Y35         FDRE                                         r  pulse_gen_2_CNV/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.385    -1.077 f  pulse_gen_2_CNV/r_done_reg/Q
                         net (fo=1, routed)           0.445    -0.631    pulse_gen_2_CNV/r_done
    SLICE_X64Y34         FDCE                                         f  pulse_gen_2_CNV/r_start_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/spi_clk_trig_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/output_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.849ns  (logic 0.418ns (49.230%)  route 0.431ns (50.770%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.511    -1.465    adc_ctrl1/clk_out1
    SLICE_X60Y33         FDRE                                         r  adc_ctrl1/spi_clk_trig_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDRE (Prop_fdre_C_Q)         0.418    -1.047 f  adc_ctrl1/spi_clk_trig_out_reg/Q
                         net (fo=3, routed)           0.431    -0.615    pulse_gen_1_SDACLK/spi_clk_trig_out
    SLICE_X58Y32         FDCE                                         f  pulse_gen_1_SDACLK/output_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_3_DCN/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_3_DCN/r_start_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.870ns  (logic 0.385ns (44.269%)  route 0.485ns (55.731%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.512    -1.464    pulse_gen_3_DCN/clk_out1
    SLICE_X64Y33         FDRE                                         r  pulse_gen_3_DCN/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.385    -1.079 f  pulse_gen_3_DCN/r_done_reg/Q
                         net (fo=1, routed)           0.485    -0.594    pulse_gen_3_DCN/r_done_reg_n_0
    SLICE_X65Y33         FDCE                                         f  pulse_gen_3_DCN/r_start_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_4_DSC/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_4_DSC/r_start_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.959ns  (logic 0.385ns (40.144%)  route 0.574ns (59.856%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.513    -1.463    pulse_gen_4_DSC/clk_out1
    SLICE_X60Y35         FDRE                                         r  pulse_gen_4_DSC/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDRE (Prop_fdre_C_Q)         0.385    -1.078 f  pulse_gen_4_DSC/r_done_reg/Q
                         net (fo=1, routed)           0.574    -0.504    pulse_gen_4_DSC/r_done_reg_n_0
    SLICE_X62Y34         FDCE                                         f  pulse_gen_4_DSC/r_start_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/output_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.117ns  (logic 0.367ns (32.848%)  route 0.750ns (67.152%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.508    -1.468    pulse_gen_1_SDACLK/clk_out1
    SLICE_X61Y31         FDCE                                         r  pulse_gen_1_SDACLK/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDCE (Prop_fdce_C_Q)         0.367    -1.101 f  pulse_gen_1_SDACLK/done_reg/Q
                         net (fo=7, routed)           0.750    -0.350    pulse_gen_1_SDACLK/done
    SLICE_X60Y31         FDCE                                         f  pulse_gen_1_SDACLK/output_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/ACTIVE_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.259ns  (logic 0.367ns (29.146%)  route 0.892ns (70.854%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.508    -1.468    pulse_gen_1_SDACLK/clk_out1
    SLICE_X61Y31         FDCE                                         r  pulse_gen_1_SDACLK/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDCE (Prop_fdce_C_Q)         0.367    -1.101 f  pulse_gen_1_SDACLK/done_reg/Q
                         net (fo=7, routed)           0.892    -0.208    pulse_gen_1_SDACLK/done
    SLICE_X59Y32         FDCE                                         f  pulse_gen_1_SDACLK/ACTIVE_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/s_adc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_ctrl1/spi_clk_done_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.448ns  (logic 0.627ns (43.296%)  route 0.821ns (56.704%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.512    -1.464    adc_ctrl1/clk_out1
    SLICE_X60Y34         FDRE                                         r  adc_ctrl1/s_adc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.385    -1.079 f  adc_ctrl1/s_adc_reg[1]/Q
                         net (fo=6, routed)           0.360    -0.719    adc_ctrl1/s_adc_reg_n_0_[1]
    SLICE_X60Y32         LUT2 (Prop_lut2_I1_O)        0.242    -0.477 f  adc_ctrl1/spi_clk_done_i_1/O
                         net (fo=8, routed)           0.462    -0.015    adc_ctrl1/spi_clk_done_i_1_n_0
    SLICE_X59Y33         FDCE                                         f  adc_ctrl1/spi_clk_done_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/s_adc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_ctrl1/start_acquisition_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.570ns  (logic 0.627ns (39.948%)  route 0.943ns (60.052%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.512    -1.464    adc_ctrl1/clk_out1
    SLICE_X60Y34         FDRE                                         r  adc_ctrl1/s_adc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.385    -1.079 f  adc_ctrl1/s_adc_reg[1]/Q
                         net (fo=6, routed)           0.360    -0.719    adc_ctrl1/s_adc_reg_n_0_[1]
    SLICE_X60Y32         LUT2 (Prop_lut2_I1_O)        0.242    -0.477 f  adc_ctrl1/spi_clk_done_i_1/O
                         net (fo=8, routed)           0.583     0.106    adc_ctrl1/spi_clk_done_i_1_n_0
    SLICE_X58Y34         FDCE                                         f  adc_ctrl1/start_acquisition_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/s_adc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_ctrl1/set_spi_clk_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.693ns  (logic 0.246ns (35.480%)  route 0.447ns (64.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.590    -0.574    adc_ctrl1/clk_out1
    SLICE_X60Y34         FDRE                                         r  adc_ctrl1/s_adc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.148    -0.426 r  adc_ctrl1/s_adc_reg[0]/Q
                         net (fo=6, routed)           0.282    -0.144    adc_ctrl1/s_adc_reg_n_0_[0]
    SLICE_X59Y34         LUT2 (Prop_lut2_I1_O)        0.098    -0.046 f  adc_ctrl1/set_spi_clk_i_1/O
                         net (fo=1, routed)           0.165     0.119    adc_ctrl1/p_0_in
    SLICE_X63Y34         FDCE                                         f  adc_ctrl1/set_spi_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/s_adc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_ctrl1/serial_clk_count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.706ns  (logic 0.247ns (34.996%)  route 0.459ns (65.004%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.590    -0.574    adc_ctrl1/clk_out1
    SLICE_X60Y34         FDRE                                         r  adc_ctrl1/s_adc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.148    -0.426 f  adc_ctrl1/s_adc_reg[1]/Q
                         net (fo=6, routed)           0.184    -0.242    adc_ctrl1/s_adc_reg_n_0_[1]
    SLICE_X60Y32         LUT2 (Prop_lut2_I1_O)        0.099    -0.143 f  adc_ctrl1/spi_clk_done_i_1/O
                         net (fo=8, routed)           0.275     0.132    adc_ctrl1/spi_clk_done_i_1_n_0
    SLICE_X60Y30         FDCE                                         f  adc_ctrl1/serial_clk_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 master_of_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            master_of_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    master_of_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  master_of_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    master_of_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    39.996 f  master_of_clk/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    master_of_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  master_of_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 master_of_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            master_of_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    master_of_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  master_of_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/done_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.250ns  (logic 0.890ns (27.387%)  route 2.360ns (72.613%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_state_reg[1]/C
    SLICE_X60Y31         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  pulse_gen_1_SDACLK/output_state_reg[1]/Q
                         net (fo=6, routed)           0.960     1.478    pulse_gen_1_SDACLK/output_state[1]
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.124     1.602 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_4/O
                         net (fo=1, routed)           0.940     2.543    pulse_gen_1_SDACLK/gen_1_pulse1
    SLICE_X65Y31         LUT6 (Prop_lut6_I1_O)        0.124     2.667 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.459     3.126    pulse_gen_1_SDACLK/done0
    SLICE_X61Y31         LUT4 (Prop_lut4_I2_O)        0.124     3.250 r  pulse_gen_1_SDACLK/done_i_1/O
                         net (fo=1, routed)           0.000     3.250    pulse_gen_1_SDACLK/done_i_1_n_0
    SLICE_X61Y31         FDCE                                         r  pulse_gen_1_SDACLK/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.508    -1.468    pulse_gen_1_SDACLK/clk_out1
    SLICE_X61Y31         FDCE                                         r  pulse_gen_1_SDACLK/done_reg/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.179ns  (logic 0.766ns (24.095%)  route 2.413ns (75.905%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_state_reg[1]/C
    SLICE_X60Y31         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  pulse_gen_1_SDACLK/output_state_reg[1]/Q
                         net (fo=6, routed)           0.960     1.478    pulse_gen_1_SDACLK/output_state[1]
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.124     1.602 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_4/O
                         net (fo=1, routed)           0.940     2.543    pulse_gen_1_SDACLK/gen_1_pulse1
    SLICE_X65Y31         LUT6 (Prop_lut6_I1_O)        0.124     2.667 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.513     3.179    pulse_gen_1_SDACLK/done0
    SLICE_X63Y30         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.508    -1.468    pulse_gen_1_SDACLK/clk_out1
    SLICE_X63Y30         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[4]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.179ns  (logic 0.766ns (24.095%)  route 2.413ns (75.905%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_state_reg[1]/C
    SLICE_X60Y31         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  pulse_gen_1_SDACLK/output_state_reg[1]/Q
                         net (fo=6, routed)           0.960     1.478    pulse_gen_1_SDACLK/output_state[1]
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.124     1.602 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_4/O
                         net (fo=1, routed)           0.940     2.543    pulse_gen_1_SDACLK/gen_1_pulse1
    SLICE_X65Y31         LUT6 (Prop_lut6_I1_O)        0.124     2.667 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.513     3.179    pulse_gen_1_SDACLK/done0
    SLICE_X63Y30         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.508    -1.468    pulse_gen_1_SDACLK/clk_out1
    SLICE_X63Y30         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[5]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.179ns  (logic 0.766ns (24.095%)  route 2.413ns (75.905%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_state_reg[1]/C
    SLICE_X60Y31         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  pulse_gen_1_SDACLK/output_state_reg[1]/Q
                         net (fo=6, routed)           0.960     1.478    pulse_gen_1_SDACLK/output_state[1]
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.124     1.602 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_4/O
                         net (fo=1, routed)           0.940     2.543    pulse_gen_1_SDACLK/gen_1_pulse1
    SLICE_X65Y31         LUT6 (Prop_lut6_I1_O)        0.124     2.667 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.513     3.179    pulse_gen_1_SDACLK/done0
    SLICE_X63Y30         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.508    -1.468    pulse_gen_1_SDACLK/clk_out1
    SLICE_X63Y30         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[6]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.179ns  (logic 0.766ns (24.095%)  route 2.413ns (75.905%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_state_reg[1]/C
    SLICE_X60Y31         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  pulse_gen_1_SDACLK/output_state_reg[1]/Q
                         net (fo=6, routed)           0.960     1.478    pulse_gen_1_SDACLK/output_state[1]
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.124     1.602 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_4/O
                         net (fo=1, routed)           0.940     2.543    pulse_gen_1_SDACLK/gen_1_pulse1
    SLICE_X65Y31         LUT6 (Prop_lut6_I1_O)        0.124     2.667 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.513     3.179    pulse_gen_1_SDACLK/done0
    SLICE_X63Y30         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.508    -1.468    pulse_gen_1_SDACLK/clk_out1
    SLICE_X63Y30         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[7]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.164ns  (logic 0.766ns (24.212%)  route 2.398ns (75.788%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_state_reg[1]/C
    SLICE_X60Y31         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  pulse_gen_1_SDACLK/output_state_reg[1]/Q
                         net (fo=6, routed)           0.960     1.478    pulse_gen_1_SDACLK/output_state[1]
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.124     1.602 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_4/O
                         net (fo=1, routed)           0.940     2.543    pulse_gen_1_SDACLK/gen_1_pulse1
    SLICE_X65Y31         LUT6 (Prop_lut6_I1_O)        0.124     2.667 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.497     3.164    pulse_gen_1_SDACLK/done0
    SLICE_X63Y32         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.511    -1.465    pulse_gen_1_SDACLK/clk_out1
    SLICE_X63Y32         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[12]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.164ns  (logic 0.766ns (24.212%)  route 2.398ns (75.788%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_state_reg[1]/C
    SLICE_X60Y31         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  pulse_gen_1_SDACLK/output_state_reg[1]/Q
                         net (fo=6, routed)           0.960     1.478    pulse_gen_1_SDACLK/output_state[1]
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.124     1.602 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_4/O
                         net (fo=1, routed)           0.940     2.543    pulse_gen_1_SDACLK/gen_1_pulse1
    SLICE_X65Y31         LUT6 (Prop_lut6_I1_O)        0.124     2.667 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.497     3.164    pulse_gen_1_SDACLK/done0
    SLICE_X63Y32         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.511    -1.465    pulse_gen_1_SDACLK/clk_out1
    SLICE_X63Y32         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[13]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.032ns  (logic 0.766ns (25.266%)  route 2.266ns (74.734%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_state_reg[1]/C
    SLICE_X60Y31         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  pulse_gen_1_SDACLK/output_state_reg[1]/Q
                         net (fo=6, routed)           0.960     1.478    pulse_gen_1_SDACLK/output_state[1]
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.124     1.602 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_4/O
                         net (fo=1, routed)           0.940     2.543    pulse_gen_1_SDACLK/gen_1_pulse1
    SLICE_X65Y31         LUT6 (Prop_lut6_I1_O)        0.124     2.667 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.365     3.032    pulse_gen_1_SDACLK/done0
    SLICE_X63Y31         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.509    -1.467    pulse_gen_1_SDACLK/clk_out1
    SLICE_X63Y31         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[0]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.032ns  (logic 0.766ns (25.266%)  route 2.266ns (74.734%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_state_reg[1]/C
    SLICE_X60Y31         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  pulse_gen_1_SDACLK/output_state_reg[1]/Q
                         net (fo=6, routed)           0.960     1.478    pulse_gen_1_SDACLK/output_state[1]
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.124     1.602 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_4/O
                         net (fo=1, routed)           0.940     2.543    pulse_gen_1_SDACLK/gen_1_pulse1
    SLICE_X65Y31         LUT6 (Prop_lut6_I1_O)        0.124     2.667 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.365     3.032    pulse_gen_1_SDACLK/done0
    SLICE_X63Y31         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.509    -1.467    pulse_gen_1_SDACLK/clk_out1
    SLICE_X63Y31         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[10]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.032ns  (logic 0.766ns (25.266%)  route 2.266ns (74.734%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_state_reg[1]/C
    SLICE_X60Y31         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  pulse_gen_1_SDACLK/output_state_reg[1]/Q
                         net (fo=6, routed)           0.960     1.478    pulse_gen_1_SDACLK/output_state[1]
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.124     1.602 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_4/O
                         net (fo=1, routed)           0.940     2.543    pulse_gen_1_SDACLK/gen_1_pulse1
    SLICE_X65Y31         LUT6 (Prop_lut6_I1_O)        0.124     2.667 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.365     3.032    pulse_gen_1_SDACLK/done0
    SLICE_X63Y31         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.509    -1.467    pulse_gen_1_SDACLK/clk_out1
    SLICE_X63Y31         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_ctrl1/serial_data_adc_1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.143%)  route 0.106ns (42.857%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE                         0.000     0.000 r  adc_ctrl1/serial_data_adc_1_reg[0]/C
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  adc_ctrl1/serial_data_adc_1_reg[0]/Q
                         net (fo=1, routed)           0.106     0.247    adc_ctrl1/serial_data_adc_1_reg_n_0_[0]
    SLICE_X64Y31         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.857    -0.814    adc_ctrl1/clk_out1
    SLICE_X64Y31         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[0]/C

Slack:                    inf
  Source:                 adc_ctrl1/serial_data_adc_1_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE                         0.000     0.000 r  adc_ctrl1/serial_data_adc_1_reg[5]/C
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  adc_ctrl1/serial_data_adc_1_reg[5]/Q
                         net (fo=1, routed)           0.110     0.251    adc_ctrl1/serial_data_adc_1_reg_n_0_[5]
    SLICE_X65Y29         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.855    -0.816    adc_ctrl1/clk_out1
    SLICE_X65Y29         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[5]/C

Slack:                    inf
  Source:                 adc_ctrl1/serial_data_adc_1_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE                         0.000     0.000 r  adc_ctrl1/serial_data_adc_1_reg[7]/C
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  adc_ctrl1/serial_data_adc_1_reg[7]/Q
                         net (fo=1, routed)           0.112     0.253    adc_ctrl1/serial_data_adc_1_reg_n_0_[7]
    SLICE_X63Y26         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.851    -0.820    adc_ctrl1/clk_out1
    SLICE_X63Y26         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[7]/C

Slack:                    inf
  Source:                 adc_ctrl1/serial_data_adc_1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDRE                         0.000     0.000 r  adc_ctrl1/serial_data_adc_1_reg[2]/C
    SLICE_X65Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  adc_ctrl1/serial_data_adc_1_reg[2]/Q
                         net (fo=1, routed)           0.116     0.257    adc_ctrl1/serial_data_adc_1_reg_n_0_[2]
    SLICE_X64Y31         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.857    -0.814    adc_ctrl1/clk_out1
    SLICE_X64Y31         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[2]/C

Slack:                    inf
  Source:                 adc_ctrl1/serial_data_adc_1_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE                         0.000     0.000 r  adc_ctrl1/serial_data_adc_1_reg[6]/C
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  adc_ctrl1/serial_data_adc_1_reg[6]/Q
                         net (fo=1, routed)           0.120     0.261    adc_ctrl1/serial_data_adc_1_reg_n_0_[6]
    SLICE_X62Y26         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.851    -0.820    adc_ctrl1/clk_out1
    SLICE_X62Y26         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[6]/C

Slack:                    inf
  Source:                 adc_ctrl1/serial_data_adc_1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE                         0.000     0.000 r  adc_ctrl1/serial_data_adc_1_reg[3]/C
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  adc_ctrl1/serial_data_adc_1_reg[3]/Q
                         net (fo=1, routed)           0.126     0.267    adc_ctrl1/serial_data_adc_1_reg_n_0_[3]
    SLICE_X62Y26         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.851    -0.820    adc_ctrl1/clk_out1
    SLICE_X62Y26         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[3]/C

Slack:                    inf
  Source:                 adc_ctrl1/serial_data_adc_1_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  adc_ctrl1/serial_data_adc_1_reg[14]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  adc_ctrl1/serial_data_adc_1_reg[14]/Q
                         net (fo=1, routed)           0.110     0.274    adc_ctrl1/serial_data_adc_1_reg_n_0_[14]
    SLICE_X64Y26         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.851    -0.820    adc_ctrl1/clk_out1
    SLICE_X64Y26         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[14]/C

Slack:                    inf
  Source:                 pulse_gen_3_DCN/r_start_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_3_DCN/o_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDCE                         0.000     0.000 r  pulse_gen_3_DCN/r_start_reg/C
    SLICE_X65Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pulse_gen_3_DCN/r_start_reg/Q
                         net (fo=5, routed)           0.109     0.250    pulse_gen_3_DCN/r_start
    SLICE_X64Y33         LUT4 (Prop_lut4_I2_O)        0.045     0.295 r  pulse_gen_3_DCN/o_pulse_i_1/O
                         net (fo=1, routed)           0.000     0.295    pulse_gen_3_DCN/o_pulse_i_1_n_0
    SLICE_X64Y33         FDRE                                         r  pulse_gen_3_DCN/o_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.859    -0.812    pulse_gen_3_DCN/clk_out1
    SLICE_X64Y33         FDRE                                         r  pulse_gen_3_DCN/o_pulse_reg/C

Slack:                    inf
  Source:                 pulse_gen_3_DCN/r_start_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_3_DCN/r_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.357%)  route 0.109ns (36.643%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDCE                         0.000     0.000 r  pulse_gen_3_DCN/r_start_reg/C
    SLICE_X65Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pulse_gen_3_DCN/r_start_reg/Q
                         net (fo=5, routed)           0.109     0.250    pulse_gen_3_DCN/r_start
    SLICE_X64Y33         LUT3 (Prop_lut3_I2_O)        0.048     0.298 r  pulse_gen_3_DCN/r_done_i_1__0/O
                         net (fo=1, routed)           0.000     0.298    pulse_gen_3_DCN/r_done_i_1__0_n_0
    SLICE_X64Y33         FDRE                                         r  pulse_gen_3_DCN/r_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.859    -0.812    pulse_gen_3_DCN/clk_out1
    SLICE_X64Y33         FDRE                                         r  pulse_gen_3_DCN/r_done_reg/C

Slack:                    inf
  Source:                 pulse_gen_3_DCN/r_start_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_3_DCN/r_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDCE                         0.000     0.000 r  pulse_gen_3_DCN/r_start_reg/C
    SLICE_X65Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pulse_gen_3_DCN/r_start_reg/Q
                         net (fo=5, routed)           0.113     0.254    pulse_gen_3_DCN/r_start
    SLICE_X64Y33         LUT4 (Prop_lut4_I3_O)        0.045     0.299 r  pulse_gen_3_DCN/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.299    pulse_gen_3_DCN/r_counter[0]_i_1_n_0
    SLICE_X64Y33         FDRE                                         r  pulse_gen_3_DCN/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.859    -0.812    pulse_gen_3_DCN/clk_out1
    SLICE_X64Y33         FDRE                                         r  pulse_gen_3_DCN/r_counter_reg[0]/C





