ABHYANKA- S. Minimal "sum of products of stuns" expressions of Boolean functions. IRE Trans. EC-7 (Dee. 1958), 268-276.
----. Absolute minimal expressions of Boolean functions. IRE Trans. EC-8 (March 1959), 3-8.
KARP, R. M., McFxrtLIN, F. E., RorH, J. P., WILTS, J.R. A computer program for the synthesis of cornbinational switching circuits. Paper, AIEE Syrup. Switching Circuit Theory, Detroit, Mich., Oct,ober, 1961.
MEo, A. R, On the minimal third order expression of a Boolean fuuction. Paper, AIEE Syrup. Switching Circuit Theory and Logical Design, Chicago, Sept. 1962.
MKHOPVDHYAY, A. Detection of disluncts of switching functions and multi-level circuit design. J. Elect, Contr. 10, 1 (Jan. 1961), 45-55.
ROTH, J.P. Minimization over Boolean trees. IBM J. Research Develop. 4, 5 (Nov. 1960), 543-558.
---- and WaGNaER E.G. Algebraic topological methods for the synthesis of switchiug systems, Part III: Minimization of nonsiagular Boolean trees. IBM J. Research Develop. 4 (Oct. 1959), 326-344.
SEMON, W.L. Synthesis of series-parallel network functions. Bell Systems Tech. J. 37, 4 (1958).
VEITCH, E. W. Logical equation minimization involving higher order solutions. Proceedings of the International Conference on Information Processing, UNESCO, 423-424 (Butterworths, London, 1959).
WRIGHT, W. Synthesis of minimal series-parallel switching circuits. Investigations of the Theory of Switching, Vol. BL-13, Harvard Computation Laboratory, 1955.
