✔ [2/99] Built LeanRV64D.Sail.IntRange
✔ [3/99] Built LeanRV64D.Sail.BitVec
✔ [4/99] Built LeanRV64D.Sail.Sail
✔ [5/99] Built LeanRV64D.Defs
✔ [6/99] Built LeanRV64D.RiscvExtras
✔ [7/99] Built LeanRV64D.Specialization
✔ [8/99] Built LeanRV64D.Option
✔ [9/99] Built LeanRV64D.Flow
✔ [10/99] Built LeanRV64D.Arith
✔ [11/99] Built LeanRV64D.String
✔ [12/99] Built LeanRV64D.Mapping
✔ [13/99] Built LeanRV64D.Vector
✔ [14/99] Built LeanRV64D.HexBits
✔ [15/99] Built LeanRV64D.HexBitsSigned
✔ [16/99] Built LeanRV64D.DecBits
✔ [17/99] Built LeanRV64D.Prelude
✔ [18/99] Built LeanRV64D.RiscvErrors
✔ [19/99] Built LeanRV64D.RiscvXlen
✔ [20/99] Built LeanRV64D.RiscvFlen
✔ [21/99] Built LeanRV64D.RiscvVlen
✔ [22/99] Built LeanRV64D.PreludeMemAddrtype
✔ [23/99] Built LeanRV64D.PreludeMemMetadata
✔ [24/99] Built LeanRV64D.Result
✔ [25/99] Built LeanRV64D.Common
✔ [26/99] Built LeanRV64D.ReadWrite
✔ [27/99] Built LeanRV64D.PreludeMem
✔ [28/99] Built LeanRV64D.Arithmetic
✔ [29/99] Built LeanRV64D.RiscvExtensions
✔ [30/99] Built LeanRV64D.RiscvTypesExt
✔ [31/99] Built LeanRV64D.RiscvTypes
✔ [32/99] Built LeanRV64D.RiscvVmemTypes
✔ [33/99] Built LeanRV64D.RiscvRegType
✔ [34/99] Built LeanRV64D.RiscvFregType
✔ [35/99] Built LeanRV64D.RiscvRegs
✔ [36/99] Built LeanRV64D.RiscvPcAccess
✔ [37/99] Built LeanRV64D.RiscvSysRegs
✔ [38/99] Built LeanRV64D.RiscvPmpRegs
✔ [39/99] Built LeanRV64D.RiscvPmpControl
✔ [40/99] Built LeanRV64D.RiscvExtRegs
✔ [41/99] Built LeanRV64D.RiscvAddrChecks
✔ [42/99] Built LeanRV64D.RiscvVregType
✔ [43/99] Built LeanRV64D.RiscvVextRegs
✔ [44/99] Built LeanRV64D.RiscvVextControl
✔ [45/99] Built LeanRV64D.RiscvSysExceptions
✔ [46/99] Built LeanRV64D.RiscvZihpm
✔ [47/99] Built LeanRV64D.RiscvSscofpmf
✔ [48/99] Built LeanRV64D.RiscvZkrControl
✔ [49/99] Built LeanRV64D.RiscvSoftfloatInterface
✔ [50/99] Built LeanRV64D.RiscvFdextRegs
✔ [51/99] Built LeanRV64D.RiscvSmcntrpmf
✔ [52/99] Built LeanRV64D.RiscvSysControl
✔ [53/99] Built LeanRV64D.RiscvPlatform
✔ [54/99] Built LeanRV64D.RiscvMem
✔ [55/99] Built LeanRV64D.RiscvVmemPte
✔ [56/99] Built LeanRV64D.RiscvVmemPtw
✔ [57/99] Built LeanRV64D.RiscvVmemTlb
⚠ [58/99] Built LeanRV64D.RiscvVmem
warning: /home/runner/work/sail-riscv-lean/sail-riscv-lean/sail-riscv/build/model/Lean_RV64D/LeanRV64D/RiscvVmem.lean:210:20: The `grind` tactic is experimental and still under development. Avoid using it in production projects.
✔ [59/99] Built LeanRV64D.RiscvTypesKext
✔ [60/99] Built LeanRV64D.RiscvZvkUtils
✔ [61/99] Built LeanRV64D.RiscvInstRetire
✔ [62/99] Built LeanRV64D.RiscvInstsBase
✔ [63/99] Built LeanRV64D.RiscvInstsAext
✔ [64/99] Built LeanRV64D.RiscvInstsMext
✔ [65/99] Built LeanRV64D.RiscvInstsZicsr
✔ [66/99] Built LeanRV64D.RiscvInstsFext
✔ [67/99] Built LeanRV64D.RiscvInstsDext
✔ [68/99] Built LeanRV64D.RiscvInstsZba
✔ [69/99] Built LeanRV64D.RiscvInstsZbb
✔ [70/99] Built LeanRV64D.RiscvInstsZbs
✔ [71/99] Built LeanRV64D.RiscvInstsZfh
✔ [72/99] Built LeanRV64D.RiscvInstsZfa
✔ [73/99] Built LeanRV64D.RiscvInstsZbkb
✔ [74/99] Built LeanRV64D.RiscvInstsZicond
✔ [75/99] Built LeanRV64D.RiscvInstsVextUtils
✔ [76/99] Built LeanRV64D.RiscvInstsVextFpUtils
✔ [77/99] Built LeanRV64D.RiscvInstsVextVset
✔ [78/99] Built LeanRV64D.RiscvInstsVextArith
✔ [79/99] Built LeanRV64D.RiscvInstsVextFp
✔ [80/99] Built LeanRV64D.RiscvInstsVextMem
✔ [81/99] Built LeanRV64D.RiscvInstsVextMask
✔ [82/99] Built LeanRV64D.RiscvInstsVextVm
✔ [83/99] Built LeanRV64D.RiscvInstsVextFpVm
✔ [84/99] Built LeanRV64D.RiscvInstsVextRed
✔ [85/99] Built LeanRV64D.RiscvInstsVextFpRed
✔ [86/99] Built LeanRV64D.RiscvInstsZicbom
✔ [87/99] Built LeanRV64D.RiscvInstsZicboz
✔ [88/99] Built LeanRV64D.RiscvInstsZvknhab
✔ [89/99] Built LeanRV64D.RiscvInstsEnd
✔ [90/99] Built LeanRV64D.RiscvCsrEnd
✔ [91/99] Built LeanRV64D.RiscvStepCommon
✔ [92/99] Built LeanRV64D.RiscvStepExt
✔ [93/99] Built LeanRV64D.RiscvDecodeExt
✔ [94/99] Built LeanRV64D.RiscvFetch
✔ [95/99] Built LeanRV64D.RiscvStep
✔ [96/99] Built LeanRV64D.RiscvTermination
✔ [97/99] Built LeanRV64D.Main
✔ [98/99] Built LeanRV64D
Build completed successfully.
