Timing Summary
==============

   POST-ROUTE

         Group  No. Clocks  No. Clock Pairs  WNS(ps)  TNS(ps)  TNS Endpoints      
   -----------  ----------  ---------------  -------  -------  -------------      
    <UDEF_clk>           1                1    -8624  -453250            126      




Clocks
======

            Clock    Clock net        Group  Constrained Period(ps)      Waveform(ps)   Achievable Period(ps)  Achievable Frequency(MHz)
   --------------  -----------  -----------  ----------------------  -----------------  ---------------------  -------------------------
              clk          clk   <UDEF_clk>           (auto) 2000            (0,1000)                  10623                     94.135 




Clock Relationships
===================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>          126       -8624    -453250            126




Timing Details for Clock Pair clk and clk
=========================================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>          126       -8624    -453250            126

Path 0:
   Slack (not met):                         -8624ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:           2294ps
   - Clock uncertainty:                       150ps
   = Required time:                          4144ps
   - Propagation time:                      10444ps (51.9% logic, 48.1% route, logic stage 6)
   - Delay of the launching clock:           2324ps
   = Slack:                                 -8624ps

   Instance/Pin or Net Name                                  Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                                                                                                                                                          
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                       CLOCK-PORT    -                      -     launch     r               0                                                                                                                                                                                                                                                                
   clk                                                       Clock net    37           (fanout=423)       2324                     -                                                                                                                                                                                                                                                                
   RBB_6/CLK                                                 RBB_6L        6  [TILE 0 0, RBB 16 26]          -     r            2324                                                                                                                                                                                                                                                                
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_6/CQ                                                  RBB_6L        6  [TILE 0 0, RBB 16 26]        800     r            3124     {inst62: $auto$ff.cc:266:slice$2000 (FDE,site=cff)}                                                                                                                                                                                                        
   counter_16bit[2]                                          Net          32             (fanout=6)       1057                     -                                                                                                                                                                                                                                                                
   RBB_11/B5                                                 RBB_6L       11  [TILE 0 0, RBB 19 26]          -     r            4181                                                                                                                                                                                                                                                                
   RBB_11/BMUX                                               RBB_6L       11  [TILE 0 0, RBB 19 26]        822     r            5003     {inst19: $abc$3268$lut$aiger3267$88 (LUT,site=bluto)}                                                                                                                                                                                                      
   $abc$3268$aiger3267$88                                    Net          83             (fanout=1)        618                     -                                                                                                                                                                                                                                                                
   RBB_14/A2                                                 RBB_6L       14  [TILE 0 0, RBB 22 26]          -     r            5621                                                                                                                                                                                                                                                                
   RBB_14/A                                                  RBB_6L       14  [TILE 0 0, RBB 22 26]        666     r            6287     {inst87: $techmap2222$shiftx$../src/main.v:0$1107.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1[2].fpga_mux.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.fpga_hard_mux.genblk1.genblk1.mux7a (LUT,site=alut)} 
   $abc$3268$aiger3267$78                                    Net          62             (fanout=1)        655                     -                                                                                                                                                                                                                                                                
   RBB_11/D1                                                 RBB_6L       11  [TILE 0 0, RBB 19 26]          -     r            6942                                                                                                                                                                                                                                                                
   RBB_11/D                                                  RBB_6L       11  [TILE 0 0, RBB 19 26]        651     r            7593     {inst88: $techmap2222$shiftx$../src/main.v:0$1107.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1[2].fpga_mux.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.fpga_hard_mux.genblk3.genblk1.mux8 (LUT,site=dlut)}  
   $abc$3268$aiger3267$79                                    Net          58             (fanout=2)        877                     -                                                                                                                                                                                                                                                                
   RBB_11/A2                                                 RBB_6L       11  [TILE 0 0, RBB 19 26]          -     r            8470                                                                                                                                                                                                                                                                
   RBB_11/AMUX                                               RBB_6L       11  [TILE 0 0, RBB 19 26]       1100     r            9570     {inst82: $shiftx$../src/main.v:0$1107.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.fpga_hard_mux.genblk3.genblk1.mux8 (MUXF,site=muxf7a)}                                                                                                       
   $techmap3296$auto$abc9_ops.cc:1550:reintegrate$3271.A[5]  Net          43             (fanout=1)        945                     -                                                                                                                                                                                                                                                                
   RBB_13/D4                                                 RBB_6L       13  [TILE 0 0, RBB 25 26]          -     r           10515                                                                                                                                                                                                                                                                
   RBB_13/D                                                  RBB_6L       13  [TILE 0 0, RBB 25 26]        599     r           11114     {inst35: $auto$abc9_ops.cc:1550:reintegrate$3271 (LUT,site=dlut,dluto)}                                                                                                                                                                                    
   $abc$3268$procmux$1251_Y                                  Net          77             (fanout=1)        868                     -                                                                                                                                                                                                                                                                
   RBB_5/O[0]                                                IOB           5  [TILE 0 0, RBB 31 27]          -     r           11982     {inst75: $auto$ff.cc:266:slice$2018 (FDE)} {(output_port) inst99: g_99_serial_data_obuf (IO)}                                                                                                                                                              
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_5/CLK                                                 IOB           5  [TILE 0 0, RBB 31 27]        786     r           12768                                                                                                                                                                                                                                                                
   clk                                                       Clock net    37           (fanout=423)      -2294                     -                                                                                                                                                                                                                                                                
   clk                                                       CLOCK-PORT    -                      -    capture     r           10474                                                                                                                                                                                                                                                                
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 2:
   Slack (not met):                         -7561ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:           2316ps
   - Clock uncertainty:                       150ps
   = Required time:                          4166ps
   - Propagation time:                       9378ps (41.7% logic, 58.3% route, logic stage 4)
   - Delay of the launching clock:           2349ps
   = Slack:                                 -7561ps

   Instance/Pin or Net Name                                        Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                       
   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                             CLOCK-PORT    -                      -     launch     r               0                                                                                             
   clk                                                             Clock net    37           (fanout=423)       2349                     -                                                                                             
   RBB_7/CLK                                                       RBB_6L        7  [TILE 0 0, RBB 19 18]          -     r            2349                                                                                             
   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_7/CQ                                                        RBB_6L        7  [TILE 0 0, RBB 19 18]        800     r            3149     {inst45: $auto$ff.cc:266:slice$1967 (FDR,site=cff)}                                     
   counter[2]                                                      Net           3             (fanout=3)       1503                     -                                                                                             
   RBB_18/D1                                                       RBB_6L       18  [TILE 0 0, RBB 16 16]          -     r            4652                                                                                             
   RBB_18/D                                                        RBB_6L       18  [TILE 0 0, RBB 16 16]        608     r            5260     {inst16: $abc$3268$lut$aiger3267$106 (LUT,site=dlut)}                                   
   $techmap3287$abc$3268$lut$aiger3267$112.A[5]                    Net          80             (fanout=1)       1156                     -                                                                                             
   RBB_17/A2                                                       RBB_6L       17  [TILE 0 0, RBB 19 16]          -     r            6416                                                                                             
   RBB_17/A                                                        RBB_6L       17  [TILE 0 0, RBB 19 16]        759     r            7175     {inst18: $abc$3268$lut$aiger3267$112 (LUT,site=alut,aluto)}                             
   $techmap3292$abc$3268$lut$auto$rtlil.cc:2661:AndGate$2384.A[0]  Net          90             (fanout=2)       1752                     -                                                                                             
   RBB_13/A2                                                       RBB_6L       13  [TILE 0 0, RBB 25 26]          -     r            8927                                                                                             
   RBB_13/A                                                        RBB_6L       13  [TILE 0 0, RBB 25 26]        763     r            9690     {inst34: $auto$abc9_ops.cc:1550:reintegrate$3270 (LUT,site=alut)}                       
   $abc$3268$auto$opt_dff.cc:219:make_patterns_logic$1349          Net          94             (fanout=1)       1055                     -                                                                                             
   RBB_4/CE                                                        IOB           4  [TILE 0 0, RBB 31 25]          -     r           10745     {inst59: $auto$ff.cc:266:slice$1989 (FDRE)} {(output_port) inst97: g_97_rclk_obuf (IO)} 
   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_4/CLK                                                       IOB           4  [TILE 0 0, RBB 31 25]        982     r           11727                                                                                             
   clk                                                             Clock net    37           (fanout=423)      -2316                     -                                                                                             
   clk                                                             CLOCK-PORT    -                      -    capture     r            9411                                                                                             
   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 5:
   Slack (not met):                         -7505ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:           2309ps
   - Clock uncertainty:                       150ps
   = Required time:                          4159ps
   - Propagation time:                       9315ps (44.6% logic, 55.4% route, logic stage 6)
   - Delay of the launching clock:           2349ps
   = Slack:                                 -7505ps

   Instance/Pin or Net Name                                        Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                        
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                             CLOCK-PORT    -                      -     launch     r               0                                                                              
   clk                                                             Clock net    37           (fanout=423)       2349                     -                                                                              
   RBB_7/CLK                                                       RBB_6L        7  [TILE 0 0, RBB 19 18]          -     r            2349                                                                              
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_7/BQ                                                        RBB_6L        7  [TILE 0 0, RBB 19 18]        800     r            3149     {inst44: $auto$ff.cc:266:slice$1966 (FDR,site=bff)}                      
   counter[1]                                                      Net           4             (fanout=3)       1510                     -                                                                              
   RBB_17/B4                                                       RBB_6L       17  [TILE 0 0, RBB 19 16]          -     r            4659                                                                              
   RBB_17/B                                                        RBB_6L       17  [TILE 0 0, RBB 19 16]        651     r            5310     {inst14: $abc$3268$lut$aiger3267$100 (LUT,site=blut)}                    
   $techmap3280$abc$3268$lut$aiger3267$104.A[4]                    Net          39             (fanout=1)        936                     -                                                                              
   RBB_17/C1                                                       RBB_6L       17  [TILE 0 0, RBB 19 16]          -     r            6246                                                                              
   RBB_17/C                                                        RBB_6L       17  [TILE 0 0, RBB 19 16]        611     r            6857     {inst15: $abc$3268$lut$aiger3267$104 (LUT,site=clut)}                    
   $techmap3283$abc$3268$lut$auto$rtlil.cc:2660:NotGate$2352.A[0]  Net          75             (fanout=5)       1426                     -                                                                              
   RBB_13/B4                                                       RBB_6L       13  [TILE 0 0, RBB 25 26]          -     r            8283                                                                              
   RBB_13/BMUX                                                     RBB_6L       13  [TILE 0 0, RBB 25 26]        764     r            9047     {inst26: $abc$3268$lut$auto$rtlil.cc:2660:NotGate$2352 (LUT,site=bluto)} 
   $abc$3268$auto$rtlil.cc:2660:NotGate$2352                       Net          93             (fanout=2)       1292                     -                                                                              
   RBB_7/A6                                                        RBB_6L        7  [TILE 0 0, RBB 19 18]          -     r           10339                                                                              
   RBB_7/SRout                                                     RBB_6L        7  [TILE 0 0, RBB 19 18]          2     r           10341                                                                              
   $abc$3268$auto$rtlil.cc:2660:NotGate$2352                       Net          93             (fanout=2)          0                     -                                                                              
   RBB_8/SRin                                                      RBB_6L        8  [TILE 0 0, RBB 22 18]          -     r           10341                                                                              
   RBB_8/SRout                                                     RBB_6L        8  [TILE 0 0, RBB 22 18]          2     r           10343                                                                              
   $abc$3268$auto$rtlil.cc:2660:NotGate$2352                       Net          93             (fanout=2)          0                     -                                                                              
   RBB_9/SRin                                                      RBB_6L        9  [TILE 0 0, RBB 25 18]          -     r           10343     {<SR>inst54: $auto$ff.cc:266:slice$1976 (FDR,site=dff)}                  
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_9/CLK                                                       RBB_6L        9  [TILE 0 0, RBB 25 18]       1321     r           11664                                                                              
   clk                                                             Clock net    37           (fanout=423)      -2309                     -                                                                              
   clk                                                             CLOCK-PORT    -                      -    capture     r            9355                                                                              
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------













