/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  reg [5:0] celloutsig_0_19z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [14:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  reg [4:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [6:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [18:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire [5:0] celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  reg [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_14z;
  wire [11:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [13:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [20:0] celloutsig_1_4z;
  reg [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_16z = ~(celloutsig_1_1z[6] & in_data[121]);
  assign celloutsig_0_9z = ~(celloutsig_0_1z[2] & in_data[48]);
  assign celloutsig_1_8z = !(celloutsig_1_0z ? celloutsig_1_1z[0] : celloutsig_1_4z[11]);
  assign celloutsig_1_9z = !(celloutsig_1_8z ? in_data[117] : celloutsig_1_8z);
  assign celloutsig_0_18z = !(celloutsig_0_15z ? celloutsig_0_13z[2] : celloutsig_0_7z);
  assign celloutsig_0_33z = ~((celloutsig_0_8z | celloutsig_0_19z[3]) & celloutsig_0_26z[0]);
  assign celloutsig_0_63z = ~((celloutsig_0_30z[5] | celloutsig_0_12z[2]) & celloutsig_0_33z);
  assign celloutsig_0_17z = ~((celloutsig_0_15z | celloutsig_0_10z[6]) & celloutsig_0_14z);
  assign celloutsig_1_2z = ~((celloutsig_1_0z | in_data[105]) & (celloutsig_1_1z[3] | in_data[158]));
  assign celloutsig_1_13z = ~((in_data[145] | celloutsig_1_3z) & (celloutsig_1_0z | celloutsig_1_12z[0]));
  assign celloutsig_0_20z = ~((celloutsig_0_2z | celloutsig_0_2z) & (celloutsig_0_15z | celloutsig_0_2z));
  assign celloutsig_0_4z = celloutsig_0_3z | ~(in_data[9]);
  assign celloutsig_0_15z = celloutsig_0_8z | ~(celloutsig_0_9z);
  assign celloutsig_0_5z = celloutsig_0_3z | celloutsig_0_2z;
  assign celloutsig_1_11z = celloutsig_1_4z[8] | celloutsig_1_5z[0];
  assign celloutsig_0_21z = celloutsig_0_10z[2] | celloutsig_0_17z;
  assign celloutsig_1_0z = in_data[98] ^ in_data[173];
  assign celloutsig_0_7z = ~(celloutsig_0_3z ^ in_data[63]);
  assign celloutsig_0_30z = { celloutsig_0_18z, celloutsig_0_25z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_11z, 1'h0, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_7z } + { celloutsig_0_9z, celloutsig_0_26z, celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_25z, celloutsig_0_17z };
  assign celloutsig_1_1z = { in_data[156:152], celloutsig_1_0z, celloutsig_1_0z } + in_data[103:97];
  assign celloutsig_1_19z = { celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_11z } + { celloutsig_1_14z[3:2], celloutsig_1_14z, celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_7z };
  assign celloutsig_0_1z = in_data[56:48] + { in_data[13:6], celloutsig_0_0z };
  assign celloutsig_1_14z = { celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_0z } / { 1'h1, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_13z };
  assign celloutsig_0_0z = in_data[37:27] <= in_data[27:17];
  assign celloutsig_0_31z = { celloutsig_0_30z[17:10], celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_9z } && { celloutsig_0_29z[3:1], celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_24z, celloutsig_0_25z };
  assign celloutsig_0_3z = { in_data[2:1], celloutsig_0_2z } && { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_11z = { in_data[2:0], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z } && { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_6z = { in_data[50:46], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z } < { celloutsig_0_1z[5:1], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_10z = celloutsig_1_3z & ~(celloutsig_1_5z[0]);
  assign celloutsig_0_64z = { celloutsig_0_25z, celloutsig_0_9z, celloutsig_0_31z } % { 1'h1, celloutsig_0_12z };
  assign celloutsig_1_15z = { in_data[144:135], celloutsig_1_8z, celloutsig_1_10z } % { 1'h1, celloutsig_1_1z[5:0], celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_8z };
  assign celloutsig_0_25z = celloutsig_0_7z ? { celloutsig_0_20z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_9z } : celloutsig_0_13z;
  assign celloutsig_1_3z = { celloutsig_1_1z[1:0], celloutsig_1_1z } !== { in_data[139:133], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_4z = { in_data[165:162], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z } | in_data[160:140];
  assign celloutsig_0_24z = celloutsig_0_19z[3] & celloutsig_0_6z;
  assign celloutsig_0_27z = celloutsig_0_6z & in_data[50];
  assign celloutsig_1_6z = | { celloutsig_1_3z, celloutsig_1_1z[1:0] };
  assign celloutsig_0_8z = ~^ { in_data[47:41], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_29z = { in_data[43:39], celloutsig_0_17z, celloutsig_0_27z } >> { celloutsig_0_12z[4:2], celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_7z };
  assign celloutsig_0_10z = { in_data[73:67], celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_0z } >>> { in_data[32:29], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_0_12z = { in_data[7:4], celloutsig_0_8z } >>> { celloutsig_0_1z[7:6], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_13z = { celloutsig_0_10z[7:6], celloutsig_0_0z, celloutsig_0_3z } >>> { celloutsig_0_12z[3:1], celloutsig_0_2z };
  always_latch
    if (clkin_data[128]) celloutsig_1_5z = 3'h0;
    else if (!clkin_data[0]) celloutsig_1_5z = in_data[170:168];
  always_latch
    if (clkin_data[96]) celloutsig_1_12z = 3'h0;
    else if (clkin_data[0]) celloutsig_1_12z = { celloutsig_1_5z[1], celloutsig_1_11z, celloutsig_1_8z };
  always_latch
    if (clkin_data[32]) celloutsig_0_19z = 6'h00;
    else if (!celloutsig_1_19z[0]) celloutsig_0_19z = { celloutsig_0_1z[4:2], celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_2z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_26z = 5'h00;
    else if (!celloutsig_1_19z[0]) celloutsig_0_26z = { celloutsig_0_22z[6], celloutsig_0_25z };
  assign celloutsig_1_7z = ~((celloutsig_1_1z[3] & celloutsig_1_5z[0]) | (celloutsig_1_1z[2] & celloutsig_1_3z));
  assign celloutsig_0_14z = ~((in_data[74] & celloutsig_0_2z) | (celloutsig_0_7z & celloutsig_0_1z[5]));
  assign celloutsig_0_2z = ~((celloutsig_0_0z & celloutsig_0_0z) | (in_data[64] & in_data[92]));
  assign { celloutsig_0_22z[14:13], celloutsig_0_22z[7], celloutsig_0_22z[9], celloutsig_0_22z[11], celloutsig_0_22z[4], celloutsig_0_22z[12], celloutsig_0_22z[10], celloutsig_0_22z[2], celloutsig_0_22z[6], celloutsig_0_22z[8] } = ~ { celloutsig_0_19z[1:0], celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z };
  assign { out_data[129], out_data[133:130], out_data[136:134] } = ~ { celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_1z[5:3] };
  assign { celloutsig_0_22z[5], celloutsig_0_22z[3], celloutsig_0_22z[1:0] } = { celloutsig_0_22z[11], celloutsig_0_22z[4], celloutsig_0_22z[6], celloutsig_0_22z[11] };
  assign { out_data[128], out_data[109:96], out_data[32], out_data[5:0] } = { out_data[129], celloutsig_1_19z, celloutsig_0_63z, celloutsig_0_64z };
endmodule
