{
    "DESIGN_NAME": "spi_cache_wrapper",
    "VERILOG_FILES": "dir::rtl/*.sv",
   
    "CLOCK_PORT": "aclk",
    "CLOCK_PERIOD": 30,
    
    "VERILOG_POWER_DEFINE": "USE_POWER_PINS",
    "ERROR_ON_XOR_ERROR": false,
   
    "pdk::sky130A": {
      "MAX_FANOUT_CONSTRAINT": 6,
      "FP_CORE_UTIL": 40,
      "PL_TARGET_DENSITY_PCT": "expr::($FP_CORE_UTIL + 10.0)",
      "scl::sky130_fd_sc_hd": {
        "CLOCK_PERIOD": 30.0
      }
    },
    "PL_RESIZER_ALLOW_SETUP_VIOS": true,
    "GRT_RESIZER_ALLOW_SETUP_VIOS": true,
    "GRT_ANTENNA_ITERS": 10,
    "GRT_ANTENNA_MARGIN": 15,
    "RUN_HEURISTIC_DIODE_INSERTION": true,
    "DESIGN_REPAIR_MAX_WIRE_LENGTH": 800,
    "PL_WIRE_LENGTH_COEF": 0.05,
    "RUN_POST_GRT_DESIGN_REPAIR": true,
    "DESIGN_REPAIR_MAX_SLEW_PCT": 30,
    "DESIGN_REPAIR_MAX_CAP_PCT": 30,
    "MAX_TRANSITION_CONSTRAINT": 1.5,

    "FP_SIZING": "absolute",
    "DIE_AREA": [0, 0, 2300, 2300],
    "//": "PDN configurations",
    "FP_PDN_VOFFSET": 5,
    "FP_PDN_HOFFSET": 5,
    "FP_PDN_VWIDTH": 3.1,
    "FP_PDN_HWIDTH": 3.1,
    "FP_PDN_VSPACING": 15.5,
    "FP_PDN_HSPACING": 15.5,
    "FP_PDN_VPITCH": 50,
    "FP_PDN_HPITCH": 50,
    "QUIT_ON_PDN_VIOLATIONS": false,
    "FP_PDN_CHECK_NODES": false,


    "//": "Hardening strategy variables (this is for 3-Top-Level Integration). Visit https://docs.google.com/document/d/1pf-wbpgjeNEM-1TcvX2OJTkHjqH_C9p-LURCASS0Zo8 for more info",
    "SYNTH_ELABORATE_ONLY": false,
    "RUN_POST_GPL_DESIGN_REPAIR": true,
    "RUN_POST_CTS_RESIZER_TIMING": true,
    "DESIGN_REPAIR_BUFFER_INPUT_PORTS": true,
    "FP_PDN_ENABLE_RAILS": true,
    "RUN_ANTENNA_REPAIR": true,
    "RUN_FILL_INSERTION": true,
    "RUN_TAP_ENDCAP_INSERTION": true,
    "RUN_CTS": true,
    "RUN_IRDROP_REPORT": false,
    
    "VDD_NETS": [
      "VPWR"
  ],
    "GND_NETS": [
        "VGND"
    ],

    "MACROS": {
      "RAM256": {
          "instances": {
          "cache.tag_mem.dffram0": {
              "location": [100, 1700],
              "orientation": "N"
          }
        },
          "gds": [
              "dir::macros/dffram256x16/gds/RAM256.gds"
          ],
          "lef": [
              "dir::macros/dffram256x16/lef/RAM256.lef"
          ],
          "spef": {
              "*": [
                "dir::macros/dffram256x16/spef/max_/RAM256.max.spef"
              ]
          },
          "lib": {
              "*": "dir::macros/dffram256x16/lib/max_ss_100C_1v60/RAM256__max_ss_100C_1v60.lib"
          },
          "nl": [
            "dir::macros/dffram256x16/nl/RAM256.nl.v"
          ],
          "pnl": [
            "dir::macros/dffram256x16/pnl/RAM256.pnl.v"
          ]
      }, 
      "dffram1024x32_wrap": {
          "instances": {
          "cache.main_cache": {
              "location": [100, 100],
              "orientation": "N"
          }
        },
          "gds": [
              "dir::macros/dffram1024x32/gds/dffram1024x32_wrap.gds"
          ],
          "lef": [
              "dir::macros/dffram1024x32/lef/dffram1024x32_wrap.lef"
          ],
          "spef": {
              "*": [
                "dir::macros/dffram1024x32/spef/max/dffram1024x32_wrap.max.spef"
              ]
          },
          "lib": {
              "*": "dir::macros/dffram1024x32/lib/max_ss_100C_1v60/dffram1024x32_wrap__max_ss_100C_1v60.lib"
          },
          "nl": [
            "dir::macros/dffram1024x32/nl/dffram1024x32_wrap.nl.v"
          ],
          "pnl": [
            "dir::macros/dffram1024x32/pnl/dffram1024x32_wrap.pnl.v"
          ]
      }
     },
     "PDN_MACRO_CONNECTIONS": [
        "cache.tag_mem.dffram0 VPWR VGND VPWR VGND",
        "cache.main_cache VPWR VGND VPWR VGND"
      ]
  }