/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Thu Feb 20 15:33:52 2014
 *                 Full Compile MD5 Checksum 1766fea499add5f6ee91330ef96d35c5
 *                   (minus title and desc)
 *                 MD5 Checksum              4c358fb5b94802f03aec82d8df2c9afa
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 *
 ***************************************************************************/



/****************************************************************************
 ***************************************************************************/

#ifndef BCHP_FTM_INTR2_H__
#define BCHP_FTM_INTR2_H__

/***************************************************************************
 *FTM_INTR2 - FTM INTR2 Register Set
 ***************************************************************************/
#define BCHP_FTM_INTR2_CPU_STATUS                0x06f00300 /* CPU interrupt Status Register */
#define BCHP_FTM_INTR2_CPU_SET                   0x06f00304 /* CPU interrupt Set Register */
#define BCHP_FTM_INTR2_CPU_CLEAR                 0x06f00308 /* CPU interrupt Clear Register */
#define BCHP_FTM_INTR2_CPU_MASK_STATUS           0x06f0030c /* CPU interrupt Mask Status Register */
#define BCHP_FTM_INTR2_CPU_MASK_SET              0x06f00310 /* CPU interrupt Mask Set Register */
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR            0x06f00314 /* CPU interrupt Mask Clear Register */
#define BCHP_FTM_INTR2_PCI_STATUS                0x06f00318 /* PCI interrupt Status Register */
#define BCHP_FTM_INTR2_PCI_SET                   0x06f0031c /* PCI interrupt Set Register */
#define BCHP_FTM_INTR2_PCI_CLEAR                 0x06f00320 /* PCI interrupt Clear Register */
#define BCHP_FTM_INTR2_PCI_MASK_STATUS           0x06f00324 /* PCI interrupt Mask Status Register */
#define BCHP_FTM_INTR2_PCI_MASK_SET              0x06f00328 /* PCI interrupt Mask Set Register */
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR            0x06f0032c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* FTM_INTR2 :: CPU_STATUS :: RX_RESET_PKT_IS [31:31] */
#define BCHP_FTM_INTR2_CPU_STATUS_RX_RESET_PKT_IS_MASK             0x80000000
#define BCHP_FTM_INTR2_CPU_STATUS_RX_RESET_PKT_IS_SHIFT            31
#define BCHP_FTM_INTR2_CPU_STATUS_RX_RESET_PKT_IS_DEFAULT          0x00000000

/* FTM_INTR2 :: CPU_STATUS :: RX_TYPE1_OR_TYPE2_CNT_IS [30:30] */
#define BCHP_FTM_INTR2_CPU_STATUS_RX_TYPE1_OR_TYPE2_CNT_IS_MASK    0x40000000
#define BCHP_FTM_INTR2_CPU_STATUS_RX_TYPE1_OR_TYPE2_CNT_IS_SHIFT   30
#define BCHP_FTM_INTR2_CPU_STATUS_RX_TYPE1_OR_TYPE2_CNT_IS_DEFAULT 0x00000000

/* FTM_INTR2 :: CPU_STATUS :: SER_NUM_CHG_IS [29:29] */
#define BCHP_FTM_INTR2_CPU_STATUS_SER_NUM_CHG_IS_MASK              0x20000000
#define BCHP_FTM_INTR2_CPU_STATUS_SER_NUM_CHG_IS_SHIFT             29
#define BCHP_FTM_INTR2_CPU_STATUS_SER_NUM_CHG_IS_DEFAULT           0x00000000

/* FTM_INTR2 :: CPU_STATUS :: RX_BIT_MASK_CHG_IS [28:28] */
#define BCHP_FTM_INTR2_CPU_STATUS_RX_BIT_MASK_CHG_IS_MASK          0x10000000
#define BCHP_FTM_INTR2_CPU_STATUS_RX_BIT_MASK_CHG_IS_SHIFT         28
#define BCHP_FTM_INTR2_CPU_STATUS_RX_BIT_MASK_CHG_IS_DEFAULT       0x00000000

/* FTM_INTR2 :: CPU_STATUS :: FXCLUDE_CNT_IS [27:27] */
#define BCHP_FTM_INTR2_CPU_STATUS_FXCLUDE_CNT_IS_MASK              0x08000000
#define BCHP_FTM_INTR2_CPU_STATUS_FXCLUDE_CNT_IS_SHIFT             27
#define BCHP_FTM_INTR2_CPU_STATUS_FXCLUDE_CNT_IS_DEFAULT           0x00000000

/* FTM_INTR2 :: CPU_STATUS :: FRX_MSK_NM_CNT_IS [26:26] */
#define BCHP_FTM_INTR2_CPU_STATUS_FRX_MSK_NM_CNT_IS_MASK           0x04000000
#define BCHP_FTM_INTR2_CPU_STATUS_FRX_MSK_NM_CNT_IS_SHIFT          26
#define BCHP_FTM_INTR2_CPU_STATUS_FRX_MSK_NM_CNT_IS_DEFAULT        0x00000000

/* FTM_INTR2 :: CPU_STATUS :: FBAD_CRC_CNT_IS [25:25] */
#define BCHP_FTM_INTR2_CPU_STATUS_FBAD_CRC_CNT_IS_MASK             0x02000000
#define BCHP_FTM_INTR2_CPU_STATUS_FBAD_CRC_CNT_IS_SHIFT            25
#define BCHP_FTM_INTR2_CPU_STATUS_FBAD_CRC_CNT_IS_DEFAULT          0x00000000

/* FTM_INTR2 :: CPU_STATUS :: FPKT_CNT_IS [24:24] */
#define BCHP_FTM_INTR2_CPU_STATUS_FPKT_CNT_IS_MASK                 0x01000000
#define BCHP_FTM_INTR2_CPU_STATUS_FPKT_CNT_IS_SHIFT                24
#define BCHP_FTM_INTR2_CPU_STATUS_FPKT_CNT_IS_DEFAULT              0x00000000

/* FTM_INTR2 :: CPU_STATUS :: RX_PKT_RDY_CNT_IS [23:23] */
#define BCHP_FTM_INTR2_CPU_STATUS_RX_PKT_RDY_CNT_IS_MASK           0x00800000
#define BCHP_FTM_INTR2_CPU_STATUS_RX_PKT_RDY_CNT_IS_SHIFT          23
#define BCHP_FTM_INTR2_CPU_STATUS_RX_PKT_RDY_CNT_IS_DEFAULT        0x00000000

/* FTM_INTR2 :: CPU_STATUS :: ASSIST_ERR_IS [22:22] */
#define BCHP_FTM_INTR2_CPU_STATUS_ASSIST_ERR_IS_MASK               0x00400000
#define BCHP_FTM_INTR2_CPU_STATUS_ASSIST_ERR_IS_SHIFT              22
#define BCHP_FTM_INTR2_CPU_STATUS_ASSIST_ERR_IS_DEFAULT            0x00000000

/* FTM_INTR2 :: CPU_STATUS :: SP_PKT_SENT_IS [21:21] */
#define BCHP_FTM_INTR2_CPU_STATUS_SP_PKT_SENT_IS_MASK              0x00200000
#define BCHP_FTM_INTR2_CPU_STATUS_SP_PKT_SENT_IS_SHIFT             21
#define BCHP_FTM_INTR2_CPU_STATUS_SP_PKT_SENT_IS_DEFAULT           0x00000000

/* FTM_INTR2 :: CPU_STATUS :: HB_PKT_SENT_IS [20:20] */
#define BCHP_FTM_INTR2_CPU_STATUS_HB_PKT_SENT_IS_MASK              0x00100000
#define BCHP_FTM_INTR2_CPU_STATUS_HB_PKT_SENT_IS_SHIFT             20
#define BCHP_FTM_INTR2_CPU_STATUS_HB_PKT_SENT_IS_DEFAULT           0x00000000

/* FTM_INTR2 :: CPU_STATUS :: ASSIST_LVL4_IS [19:19] */
#define BCHP_FTM_INTR2_CPU_STATUS_ASSIST_LVL4_IS_MASK              0x00080000
#define BCHP_FTM_INTR2_CPU_STATUS_ASSIST_LVL4_IS_SHIFT             19
#define BCHP_FTM_INTR2_CPU_STATUS_ASSIST_LVL4_IS_DEFAULT           0x00000000

/* FTM_INTR2 :: CPU_STATUS :: ASSIST_LVL3_IS [18:18] */
#define BCHP_FTM_INTR2_CPU_STATUS_ASSIST_LVL3_IS_MASK              0x00040000
#define BCHP_FTM_INTR2_CPU_STATUS_ASSIST_LVL3_IS_SHIFT             18
#define BCHP_FTM_INTR2_CPU_STATUS_ASSIST_LVL3_IS_DEFAULT           0x00000000

/* FTM_INTR2 :: CPU_STATUS :: ASSIST_LVL2_IS [17:17] */
#define BCHP_FTM_INTR2_CPU_STATUS_ASSIST_LVL2_IS_MASK              0x00020000
#define BCHP_FTM_INTR2_CPU_STATUS_ASSIST_LVL2_IS_SHIFT             17
#define BCHP_FTM_INTR2_CPU_STATUS_ASSIST_LVL2_IS_DEFAULT           0x00000000

/* FTM_INTR2 :: CPU_STATUS :: ASSIST_LVL1_IS [16:16] */
#define BCHP_FTM_INTR2_CPU_STATUS_ASSIST_LVL1_IS_MASK              0x00010000
#define BCHP_FTM_INTR2_CPU_STATUS_ASSIST_LVL1_IS_SHIFT             16
#define BCHP_FTM_INTR2_CPU_STATUS_ASSIST_LVL1_IS_DEFAULT           0x00000000

/* FTM_INTR2 :: CPU_STATUS :: RX_PKT_RDY_IS [15:15] */
#define BCHP_FTM_INTR2_CPU_STATUS_RX_PKT_RDY_IS_MASK               0x00008000
#define BCHP_FTM_INTR2_CPU_STATUS_RX_PKT_RDY_IS_SHIFT              15
#define BCHP_FTM_INTR2_CPU_STATUS_RX_PKT_RDY_IS_DEFAULT            0x00000000

/* FTM_INTR2 :: CPU_STATUS :: ASSIST_IDLE_IS [14:14] */
#define BCHP_FTM_INTR2_CPU_STATUS_ASSIST_IDLE_IS_MASK              0x00004000
#define BCHP_FTM_INTR2_CPU_STATUS_ASSIST_IDLE_IS_SHIFT             14
#define BCHP_FTM_INTR2_CPU_STATUS_ASSIST_IDLE_IS_DEFAULT           0x00000000

/* FTM_INTR2 :: CPU_STATUS :: TIMER3_IS [13:13] */
#define BCHP_FTM_INTR2_CPU_STATUS_TIMER3_IS_MASK                   0x00002000
#define BCHP_FTM_INTR2_CPU_STATUS_TIMER3_IS_SHIFT                  13
#define BCHP_FTM_INTR2_CPU_STATUS_TIMER3_IS_DEFAULT                0x00000000

/* FTM_INTR2 :: CPU_STATUS :: TIMER2_IS [12:12] */
#define BCHP_FTM_INTR2_CPU_STATUS_TIMER2_IS_MASK                   0x00001000
#define BCHP_FTM_INTR2_CPU_STATUS_TIMER2_IS_SHIFT                  12
#define BCHP_FTM_INTR2_CPU_STATUS_TIMER2_IS_DEFAULT                0x00000000

/* FTM_INTR2 :: CPU_STATUS :: TIMER1_IS [11:11] */
#define BCHP_FTM_INTR2_CPU_STATUS_TIMER1_IS_MASK                   0x00000800
#define BCHP_FTM_INTR2_CPU_STATUS_TIMER1_IS_SHIFT                  11
#define BCHP_FTM_INTR2_CPU_STATUS_TIMER1_IS_DEFAULT                0x00000000

/* FTM_INTR2 :: CPU_STATUS :: CORR_PREAMBLE_IS [10:10] */
#define BCHP_FTM_INTR2_CPU_STATUS_CORR_PREAMBLE_IS_MASK            0x00000400
#define BCHP_FTM_INTR2_CPU_STATUS_CORR_PREAMBLE_IS_SHIFT           10
#define BCHP_FTM_INTR2_CPU_STATUS_CORR_PREAMBLE_IS_DEFAULT         0x00000000

/* FTM_INTR2 :: CPU_STATUS :: CORR_AGC_IS [09:09] */
#define BCHP_FTM_INTR2_CPU_STATUS_CORR_AGC_IS_MASK                 0x00000200
#define BCHP_FTM_INTR2_CPU_STATUS_CORR_AGC_IS_SHIFT                9
#define BCHP_FTM_INTR2_CPU_STATUS_CORR_AGC_IS_DEFAULT              0x00000000

/* FTM_INTR2 :: CPU_STATUS :: CORR_TIMEOUT_IS [08:08] */
#define BCHP_FTM_INTR2_CPU_STATUS_CORR_TIMEOUT_IS_MASK             0x00000100
#define BCHP_FTM_INTR2_CPU_STATUS_CORR_TIMEOUT_IS_SHIFT            8
#define BCHP_FTM_INTR2_CPU_STATUS_CORR_TIMEOUT_IS_DEFAULT          0x00000000

/* FTM_INTR2 :: CPU_STATUS :: CORR_BYTE_IS [07:07] */
#define BCHP_FTM_INTR2_CPU_STATUS_CORR_BYTE_IS_MASK                0x00000080
#define BCHP_FTM_INTR2_CPU_STATUS_CORR_BYTE_IS_SHIFT               7
#define BCHP_FTM_INTR2_CPU_STATUS_CORR_BYTE_IS_DEFAULT             0x00000000

/* FTM_INTR2 :: CPU_STATUS :: CORR_STATE_IS [06:06] */
#define BCHP_FTM_INTR2_CPU_STATUS_CORR_STATE_IS_MASK               0x00000040
#define BCHP_FTM_INTR2_CPU_STATUS_CORR_STATE_IS_SHIFT              6
#define BCHP_FTM_INTR2_CPU_STATUS_CORR_STATE_IS_DEFAULT            0x00000000

/* FTM_INTR2 :: CPU_STATUS :: RSSI_FALL_IS [05:05] */
#define BCHP_FTM_INTR2_CPU_STATUS_RSSI_FALL_IS_MASK                0x00000020
#define BCHP_FTM_INTR2_CPU_STATUS_RSSI_FALL_IS_SHIFT               5
#define BCHP_FTM_INTR2_CPU_STATUS_RSSI_FALL_IS_DEFAULT             0x00000000

/* FTM_INTR2 :: CPU_STATUS :: RSSI_RISE_IS [04:04] */
#define BCHP_FTM_INTR2_CPU_STATUS_RSSI_RISE_IS_MASK                0x00000010
#define BCHP_FTM_INTR2_CPU_STATUS_RSSI_RISE_IS_SHIFT               4
#define BCHP_FTM_INTR2_CPU_STATUS_RSSI_RISE_IS_DEFAULT             0x00000000

/* FTM_INTR2 :: CPU_STATUS :: UART_ERR_IS [03:03] */
#define BCHP_FTM_INTR2_CPU_STATUS_UART_ERR_IS_MASK                 0x00000008
#define BCHP_FTM_INTR2_CPU_STATUS_UART_ERR_IS_SHIFT                3
#define BCHP_FTM_INTR2_CPU_STATUS_UART_ERR_IS_DEFAULT              0x00000000

/* FTM_INTR2 :: CPU_STATUS :: UART_END_IS [02:02] */
#define BCHP_FTM_INTR2_CPU_STATUS_UART_END_IS_MASK                 0x00000004
#define BCHP_FTM_INTR2_CPU_STATUS_UART_END_IS_SHIFT                2
#define BCHP_FTM_INTR2_CPU_STATUS_UART_END_IS_DEFAULT              0x00000000

/* FTM_INTR2 :: CPU_STATUS :: UART_TX_IS [01:01] */
#define BCHP_FTM_INTR2_CPU_STATUS_UART_TX_IS_MASK                  0x00000002
#define BCHP_FTM_INTR2_CPU_STATUS_UART_TX_IS_SHIFT                 1
#define BCHP_FTM_INTR2_CPU_STATUS_UART_TX_IS_DEFAULT               0x00000000

/* FTM_INTR2 :: CPU_STATUS :: UART_IS [00:00] */
#define BCHP_FTM_INTR2_CPU_STATUS_UART_IS_MASK                     0x00000001
#define BCHP_FTM_INTR2_CPU_STATUS_UART_IS_SHIFT                    0
#define BCHP_FTM_INTR2_CPU_STATUS_UART_IS_DEFAULT                  0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* FTM_INTR2 :: CPU_SET :: RX_RESET_PKT_IS [31:31] */
#define BCHP_FTM_INTR2_CPU_SET_RX_RESET_PKT_IS_MASK                0x80000000
#define BCHP_FTM_INTR2_CPU_SET_RX_RESET_PKT_IS_SHIFT               31
#define BCHP_FTM_INTR2_CPU_SET_RX_RESET_PKT_IS_DEFAULT             0x00000000

/* FTM_INTR2 :: CPU_SET :: RX_TYPE1_OR_TYPE2_CNT_IS [30:30] */
#define BCHP_FTM_INTR2_CPU_SET_RX_TYPE1_OR_TYPE2_CNT_IS_MASK       0x40000000
#define BCHP_FTM_INTR2_CPU_SET_RX_TYPE1_OR_TYPE2_CNT_IS_SHIFT      30
#define BCHP_FTM_INTR2_CPU_SET_RX_TYPE1_OR_TYPE2_CNT_IS_DEFAULT    0x00000000

/* FTM_INTR2 :: CPU_SET :: SER_NUM_CHG_IS [29:29] */
#define BCHP_FTM_INTR2_CPU_SET_SER_NUM_CHG_IS_MASK                 0x20000000
#define BCHP_FTM_INTR2_CPU_SET_SER_NUM_CHG_IS_SHIFT                29
#define BCHP_FTM_INTR2_CPU_SET_SER_NUM_CHG_IS_DEFAULT              0x00000000

/* FTM_INTR2 :: CPU_SET :: RX_BIT_MASK_CHG_IS [28:28] */
#define BCHP_FTM_INTR2_CPU_SET_RX_BIT_MASK_CHG_IS_MASK             0x10000000
#define BCHP_FTM_INTR2_CPU_SET_RX_BIT_MASK_CHG_IS_SHIFT            28
#define BCHP_FTM_INTR2_CPU_SET_RX_BIT_MASK_CHG_IS_DEFAULT          0x00000000

/* FTM_INTR2 :: CPU_SET :: FXCLUDE_CNT_IS [27:27] */
#define BCHP_FTM_INTR2_CPU_SET_FXCLUDE_CNT_IS_MASK                 0x08000000
#define BCHP_FTM_INTR2_CPU_SET_FXCLUDE_CNT_IS_SHIFT                27
#define BCHP_FTM_INTR2_CPU_SET_FXCLUDE_CNT_IS_DEFAULT              0x00000000

/* FTM_INTR2 :: CPU_SET :: FRX_MSK_NM_CNT_IS [26:26] */
#define BCHP_FTM_INTR2_CPU_SET_FRX_MSK_NM_CNT_IS_MASK              0x04000000
#define BCHP_FTM_INTR2_CPU_SET_FRX_MSK_NM_CNT_IS_SHIFT             26
#define BCHP_FTM_INTR2_CPU_SET_FRX_MSK_NM_CNT_IS_DEFAULT           0x00000000

/* FTM_INTR2 :: CPU_SET :: FBAD_CRC_CNT_IS [25:25] */
#define BCHP_FTM_INTR2_CPU_SET_FBAD_CRC_CNT_IS_MASK                0x02000000
#define BCHP_FTM_INTR2_CPU_SET_FBAD_CRC_CNT_IS_SHIFT               25
#define BCHP_FTM_INTR2_CPU_SET_FBAD_CRC_CNT_IS_DEFAULT             0x00000000

/* FTM_INTR2 :: CPU_SET :: FPKT_CNT_IS [24:24] */
#define BCHP_FTM_INTR2_CPU_SET_FPKT_CNT_IS_MASK                    0x01000000
#define BCHP_FTM_INTR2_CPU_SET_FPKT_CNT_IS_SHIFT                   24
#define BCHP_FTM_INTR2_CPU_SET_FPKT_CNT_IS_DEFAULT                 0x00000000

/* FTM_INTR2 :: CPU_SET :: RX_PKT_RDY_CNT_IS [23:23] */
#define BCHP_FTM_INTR2_CPU_SET_RX_PKT_RDY_CNT_IS_MASK              0x00800000
#define BCHP_FTM_INTR2_CPU_SET_RX_PKT_RDY_CNT_IS_SHIFT             23
#define BCHP_FTM_INTR2_CPU_SET_RX_PKT_RDY_CNT_IS_DEFAULT           0x00000000

/* FTM_INTR2 :: CPU_SET :: ASSIST_ERR_IS [22:22] */
#define BCHP_FTM_INTR2_CPU_SET_ASSIST_ERR_IS_MASK                  0x00400000
#define BCHP_FTM_INTR2_CPU_SET_ASSIST_ERR_IS_SHIFT                 22
#define BCHP_FTM_INTR2_CPU_SET_ASSIST_ERR_IS_DEFAULT               0x00000000

/* FTM_INTR2 :: CPU_SET :: SP_PKT_SENT_IS [21:21] */
#define BCHP_FTM_INTR2_CPU_SET_SP_PKT_SENT_IS_MASK                 0x00200000
#define BCHP_FTM_INTR2_CPU_SET_SP_PKT_SENT_IS_SHIFT                21
#define BCHP_FTM_INTR2_CPU_SET_SP_PKT_SENT_IS_DEFAULT              0x00000000

/* FTM_INTR2 :: CPU_SET :: HB_PKT_SENT_IS [20:20] */
#define BCHP_FTM_INTR2_CPU_SET_HB_PKT_SENT_IS_MASK                 0x00100000
#define BCHP_FTM_INTR2_CPU_SET_HB_PKT_SENT_IS_SHIFT                20
#define BCHP_FTM_INTR2_CPU_SET_HB_PKT_SENT_IS_DEFAULT              0x00000000

/* FTM_INTR2 :: CPU_SET :: ASSIST_LVL4_IS [19:19] */
#define BCHP_FTM_INTR2_CPU_SET_ASSIST_LVL4_IS_MASK                 0x00080000
#define BCHP_FTM_INTR2_CPU_SET_ASSIST_LVL4_IS_SHIFT                19
#define BCHP_FTM_INTR2_CPU_SET_ASSIST_LVL4_IS_DEFAULT              0x00000000

/* FTM_INTR2 :: CPU_SET :: ASSIST_LVL3_IS [18:18] */
#define BCHP_FTM_INTR2_CPU_SET_ASSIST_LVL3_IS_MASK                 0x00040000
#define BCHP_FTM_INTR2_CPU_SET_ASSIST_LVL3_IS_SHIFT                18
#define BCHP_FTM_INTR2_CPU_SET_ASSIST_LVL3_IS_DEFAULT              0x00000000

/* FTM_INTR2 :: CPU_SET :: ASSIST_LVL2_IS [17:17] */
#define BCHP_FTM_INTR2_CPU_SET_ASSIST_LVL2_IS_MASK                 0x00020000
#define BCHP_FTM_INTR2_CPU_SET_ASSIST_LVL2_IS_SHIFT                17
#define BCHP_FTM_INTR2_CPU_SET_ASSIST_LVL2_IS_DEFAULT              0x00000000

/* FTM_INTR2 :: CPU_SET :: ASSIST_LVL1_IS [16:16] */
#define BCHP_FTM_INTR2_CPU_SET_ASSIST_LVL1_IS_MASK                 0x00010000
#define BCHP_FTM_INTR2_CPU_SET_ASSIST_LVL1_IS_SHIFT                16
#define BCHP_FTM_INTR2_CPU_SET_ASSIST_LVL1_IS_DEFAULT              0x00000000

/* FTM_INTR2 :: CPU_SET :: RX_PKT_RDY_IS [15:15] */
#define BCHP_FTM_INTR2_CPU_SET_RX_PKT_RDY_IS_MASK                  0x00008000
#define BCHP_FTM_INTR2_CPU_SET_RX_PKT_RDY_IS_SHIFT                 15
#define BCHP_FTM_INTR2_CPU_SET_RX_PKT_RDY_IS_DEFAULT               0x00000000

/* FTM_INTR2 :: CPU_SET :: ASSIST_IDLE_IS [14:14] */
#define BCHP_FTM_INTR2_CPU_SET_ASSIST_IDLE_IS_MASK                 0x00004000
#define BCHP_FTM_INTR2_CPU_SET_ASSIST_IDLE_IS_SHIFT                14
#define BCHP_FTM_INTR2_CPU_SET_ASSIST_IDLE_IS_DEFAULT              0x00000000

/* FTM_INTR2 :: CPU_SET :: TIMER3_IS [13:13] */
#define BCHP_FTM_INTR2_CPU_SET_TIMER3_IS_MASK                      0x00002000
#define BCHP_FTM_INTR2_CPU_SET_TIMER3_IS_SHIFT                     13
#define BCHP_FTM_INTR2_CPU_SET_TIMER3_IS_DEFAULT                   0x00000000

/* FTM_INTR2 :: CPU_SET :: TIMER2_IS [12:12] */
#define BCHP_FTM_INTR2_CPU_SET_TIMER2_IS_MASK                      0x00001000
#define BCHP_FTM_INTR2_CPU_SET_TIMER2_IS_SHIFT                     12
#define BCHP_FTM_INTR2_CPU_SET_TIMER2_IS_DEFAULT                   0x00000000

/* FTM_INTR2 :: CPU_SET :: TIMER1_IS [11:11] */
#define BCHP_FTM_INTR2_CPU_SET_TIMER1_IS_MASK                      0x00000800
#define BCHP_FTM_INTR2_CPU_SET_TIMER1_IS_SHIFT                     11
#define BCHP_FTM_INTR2_CPU_SET_TIMER1_IS_DEFAULT                   0x00000000

/* FTM_INTR2 :: CPU_SET :: CORR_PREAMBLE_IS [10:10] */
#define BCHP_FTM_INTR2_CPU_SET_CORR_PREAMBLE_IS_MASK               0x00000400
#define BCHP_FTM_INTR2_CPU_SET_CORR_PREAMBLE_IS_SHIFT              10
#define BCHP_FTM_INTR2_CPU_SET_CORR_PREAMBLE_IS_DEFAULT            0x00000000

/* FTM_INTR2 :: CPU_SET :: CORR_AGC_IS [09:09] */
#define BCHP_FTM_INTR2_CPU_SET_CORR_AGC_IS_MASK                    0x00000200
#define BCHP_FTM_INTR2_CPU_SET_CORR_AGC_IS_SHIFT                   9
#define BCHP_FTM_INTR2_CPU_SET_CORR_AGC_IS_DEFAULT                 0x00000000

/* FTM_INTR2 :: CPU_SET :: CORR_TIMEOUT_IS [08:08] */
#define BCHP_FTM_INTR2_CPU_SET_CORR_TIMEOUT_IS_MASK                0x00000100
#define BCHP_FTM_INTR2_CPU_SET_CORR_TIMEOUT_IS_SHIFT               8
#define BCHP_FTM_INTR2_CPU_SET_CORR_TIMEOUT_IS_DEFAULT             0x00000000

/* FTM_INTR2 :: CPU_SET :: CORR_BYTE_IS [07:07] */
#define BCHP_FTM_INTR2_CPU_SET_CORR_BYTE_IS_MASK                   0x00000080
#define BCHP_FTM_INTR2_CPU_SET_CORR_BYTE_IS_SHIFT                  7
#define BCHP_FTM_INTR2_CPU_SET_CORR_BYTE_IS_DEFAULT                0x00000000

/* FTM_INTR2 :: CPU_SET :: CORR_STATE_IS [06:06] */
#define BCHP_FTM_INTR2_CPU_SET_CORR_STATE_IS_MASK                  0x00000040
#define BCHP_FTM_INTR2_CPU_SET_CORR_STATE_IS_SHIFT                 6
#define BCHP_FTM_INTR2_CPU_SET_CORR_STATE_IS_DEFAULT               0x00000000

/* FTM_INTR2 :: CPU_SET :: RSSI_FALL_IS [05:05] */
#define BCHP_FTM_INTR2_CPU_SET_RSSI_FALL_IS_MASK                   0x00000020
#define BCHP_FTM_INTR2_CPU_SET_RSSI_FALL_IS_SHIFT                  5
#define BCHP_FTM_INTR2_CPU_SET_RSSI_FALL_IS_DEFAULT                0x00000000

/* FTM_INTR2 :: CPU_SET :: RSSI_RISE_IS [04:04] */
#define BCHP_FTM_INTR2_CPU_SET_RSSI_RISE_IS_MASK                   0x00000010
#define BCHP_FTM_INTR2_CPU_SET_RSSI_RISE_IS_SHIFT                  4
#define BCHP_FTM_INTR2_CPU_SET_RSSI_RISE_IS_DEFAULT                0x00000000

/* FTM_INTR2 :: CPU_SET :: UART_ERR_IS [03:03] */
#define BCHP_FTM_INTR2_CPU_SET_UART_ERR_IS_MASK                    0x00000008
#define BCHP_FTM_INTR2_CPU_SET_UART_ERR_IS_SHIFT                   3
#define BCHP_FTM_INTR2_CPU_SET_UART_ERR_IS_DEFAULT                 0x00000000

/* FTM_INTR2 :: CPU_SET :: UART_END_IS [02:02] */
#define BCHP_FTM_INTR2_CPU_SET_UART_END_IS_MASK                    0x00000004
#define BCHP_FTM_INTR2_CPU_SET_UART_END_IS_SHIFT                   2
#define BCHP_FTM_INTR2_CPU_SET_UART_END_IS_DEFAULT                 0x00000000

/* FTM_INTR2 :: CPU_SET :: UART_TX_IS [01:01] */
#define BCHP_FTM_INTR2_CPU_SET_UART_TX_IS_MASK                     0x00000002
#define BCHP_FTM_INTR2_CPU_SET_UART_TX_IS_SHIFT                    1
#define BCHP_FTM_INTR2_CPU_SET_UART_TX_IS_DEFAULT                  0x00000000

/* FTM_INTR2 :: CPU_SET :: UART_IS [00:00] */
#define BCHP_FTM_INTR2_CPU_SET_UART_IS_MASK                        0x00000001
#define BCHP_FTM_INTR2_CPU_SET_UART_IS_SHIFT                       0
#define BCHP_FTM_INTR2_CPU_SET_UART_IS_DEFAULT                     0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* FTM_INTR2 :: CPU_CLEAR :: RX_RESET_PKT_IS [31:31] */
#define BCHP_FTM_INTR2_CPU_CLEAR_RX_RESET_PKT_IS_MASK              0x80000000
#define BCHP_FTM_INTR2_CPU_CLEAR_RX_RESET_PKT_IS_SHIFT             31
#define BCHP_FTM_INTR2_CPU_CLEAR_RX_RESET_PKT_IS_DEFAULT           0x00000000

/* FTM_INTR2 :: CPU_CLEAR :: RX_TYPE1_OR_TYPE2_CNT_IS [30:30] */
#define BCHP_FTM_INTR2_CPU_CLEAR_RX_TYPE1_OR_TYPE2_CNT_IS_MASK     0x40000000
#define BCHP_FTM_INTR2_CPU_CLEAR_RX_TYPE1_OR_TYPE2_CNT_IS_SHIFT    30
#define BCHP_FTM_INTR2_CPU_CLEAR_RX_TYPE1_OR_TYPE2_CNT_IS_DEFAULT  0x00000000

/* FTM_INTR2 :: CPU_CLEAR :: SER_NUM_CHG_IS [29:29] */
#define BCHP_FTM_INTR2_CPU_CLEAR_SER_NUM_CHG_IS_MASK               0x20000000
#define BCHP_FTM_INTR2_CPU_CLEAR_SER_NUM_CHG_IS_SHIFT              29
#define BCHP_FTM_INTR2_CPU_CLEAR_SER_NUM_CHG_IS_DEFAULT            0x00000000

/* FTM_INTR2 :: CPU_CLEAR :: RX_BIT_MASK_CHG_IS [28:28] */
#define BCHP_FTM_INTR2_CPU_CLEAR_RX_BIT_MASK_CHG_IS_MASK           0x10000000
#define BCHP_FTM_INTR2_CPU_CLEAR_RX_BIT_MASK_CHG_IS_SHIFT          28
#define BCHP_FTM_INTR2_CPU_CLEAR_RX_BIT_MASK_CHG_IS_DEFAULT        0x00000000

/* FTM_INTR2 :: CPU_CLEAR :: FXCLUDE_CNT_IS [27:27] */
#define BCHP_FTM_INTR2_CPU_CLEAR_FXCLUDE_CNT_IS_MASK               0x08000000
#define BCHP_FTM_INTR2_CPU_CLEAR_FXCLUDE_CNT_IS_SHIFT              27
#define BCHP_FTM_INTR2_CPU_CLEAR_FXCLUDE_CNT_IS_DEFAULT            0x00000000

/* FTM_INTR2 :: CPU_CLEAR :: FRX_MSK_NM_CNT_IS [26:26] */
#define BCHP_FTM_INTR2_CPU_CLEAR_FRX_MSK_NM_CNT_IS_MASK            0x04000000
#define BCHP_FTM_INTR2_CPU_CLEAR_FRX_MSK_NM_CNT_IS_SHIFT           26
#define BCHP_FTM_INTR2_CPU_CLEAR_FRX_MSK_NM_CNT_IS_DEFAULT         0x00000000

/* FTM_INTR2 :: CPU_CLEAR :: FBAD_CRC_CNT_IS [25:25] */
#define BCHP_FTM_INTR2_CPU_CLEAR_FBAD_CRC_CNT_IS_MASK              0x02000000
#define BCHP_FTM_INTR2_CPU_CLEAR_FBAD_CRC_CNT_IS_SHIFT             25
#define BCHP_FTM_INTR2_CPU_CLEAR_FBAD_CRC_CNT_IS_DEFAULT           0x00000000

/* FTM_INTR2 :: CPU_CLEAR :: FPKT_CNT_IS [24:24] */
#define BCHP_FTM_INTR2_CPU_CLEAR_FPKT_CNT_IS_MASK                  0x01000000
#define BCHP_FTM_INTR2_CPU_CLEAR_FPKT_CNT_IS_SHIFT                 24
#define BCHP_FTM_INTR2_CPU_CLEAR_FPKT_CNT_IS_DEFAULT               0x00000000

/* FTM_INTR2 :: CPU_CLEAR :: RX_PKT_RDY_CNT_IS [23:23] */
#define BCHP_FTM_INTR2_CPU_CLEAR_RX_PKT_RDY_CNT_IS_MASK            0x00800000
#define BCHP_FTM_INTR2_CPU_CLEAR_RX_PKT_RDY_CNT_IS_SHIFT           23
#define BCHP_FTM_INTR2_CPU_CLEAR_RX_PKT_RDY_CNT_IS_DEFAULT         0x00000000

/* FTM_INTR2 :: CPU_CLEAR :: ASSIST_ERR_IS [22:22] */
#define BCHP_FTM_INTR2_CPU_CLEAR_ASSIST_ERR_IS_MASK                0x00400000
#define BCHP_FTM_INTR2_CPU_CLEAR_ASSIST_ERR_IS_SHIFT               22
#define BCHP_FTM_INTR2_CPU_CLEAR_ASSIST_ERR_IS_DEFAULT             0x00000000

/* FTM_INTR2 :: CPU_CLEAR :: SP_PKT_SENT_IS [21:21] */
#define BCHP_FTM_INTR2_CPU_CLEAR_SP_PKT_SENT_IS_MASK               0x00200000
#define BCHP_FTM_INTR2_CPU_CLEAR_SP_PKT_SENT_IS_SHIFT              21
#define BCHP_FTM_INTR2_CPU_CLEAR_SP_PKT_SENT_IS_DEFAULT            0x00000000

/* FTM_INTR2 :: CPU_CLEAR :: HB_PKT_SENT_IS [20:20] */
#define BCHP_FTM_INTR2_CPU_CLEAR_HB_PKT_SENT_IS_MASK               0x00100000
#define BCHP_FTM_INTR2_CPU_CLEAR_HB_PKT_SENT_IS_SHIFT              20
#define BCHP_FTM_INTR2_CPU_CLEAR_HB_PKT_SENT_IS_DEFAULT            0x00000000

/* FTM_INTR2 :: CPU_CLEAR :: ASSIST_LVL4_IS [19:19] */
#define BCHP_FTM_INTR2_CPU_CLEAR_ASSIST_LVL4_IS_MASK               0x00080000
#define BCHP_FTM_INTR2_CPU_CLEAR_ASSIST_LVL4_IS_SHIFT              19
#define BCHP_FTM_INTR2_CPU_CLEAR_ASSIST_LVL4_IS_DEFAULT            0x00000000

/* FTM_INTR2 :: CPU_CLEAR :: ASSIST_LVL3_IS [18:18] */
#define BCHP_FTM_INTR2_CPU_CLEAR_ASSIST_LVL3_IS_MASK               0x00040000
#define BCHP_FTM_INTR2_CPU_CLEAR_ASSIST_LVL3_IS_SHIFT              18
#define BCHP_FTM_INTR2_CPU_CLEAR_ASSIST_LVL3_IS_DEFAULT            0x00000000

/* FTM_INTR2 :: CPU_CLEAR :: ASSIST_LVL2_IS [17:17] */
#define BCHP_FTM_INTR2_CPU_CLEAR_ASSIST_LVL2_IS_MASK               0x00020000
#define BCHP_FTM_INTR2_CPU_CLEAR_ASSIST_LVL2_IS_SHIFT              17
#define BCHP_FTM_INTR2_CPU_CLEAR_ASSIST_LVL2_IS_DEFAULT            0x00000000

/* FTM_INTR2 :: CPU_CLEAR :: ASSIST_LVL1_IS [16:16] */
#define BCHP_FTM_INTR2_CPU_CLEAR_ASSIST_LVL1_IS_MASK               0x00010000
#define BCHP_FTM_INTR2_CPU_CLEAR_ASSIST_LVL1_IS_SHIFT              16
#define BCHP_FTM_INTR2_CPU_CLEAR_ASSIST_LVL1_IS_DEFAULT            0x00000000

/* FTM_INTR2 :: CPU_CLEAR :: RX_PKT_RDY_IS [15:15] */
#define BCHP_FTM_INTR2_CPU_CLEAR_RX_PKT_RDY_IS_MASK                0x00008000
#define BCHP_FTM_INTR2_CPU_CLEAR_RX_PKT_RDY_IS_SHIFT               15
#define BCHP_FTM_INTR2_CPU_CLEAR_RX_PKT_RDY_IS_DEFAULT             0x00000000

/* FTM_INTR2 :: CPU_CLEAR :: ASSIST_IDLE_IS [14:14] */
#define BCHP_FTM_INTR2_CPU_CLEAR_ASSIST_IDLE_IS_MASK               0x00004000
#define BCHP_FTM_INTR2_CPU_CLEAR_ASSIST_IDLE_IS_SHIFT              14
#define BCHP_FTM_INTR2_CPU_CLEAR_ASSIST_IDLE_IS_DEFAULT            0x00000000

/* FTM_INTR2 :: CPU_CLEAR :: TIMER3_IS [13:13] */
#define BCHP_FTM_INTR2_CPU_CLEAR_TIMER3_IS_MASK                    0x00002000
#define BCHP_FTM_INTR2_CPU_CLEAR_TIMER3_IS_SHIFT                   13
#define BCHP_FTM_INTR2_CPU_CLEAR_TIMER3_IS_DEFAULT                 0x00000000

/* FTM_INTR2 :: CPU_CLEAR :: TIMER2_IS [12:12] */
#define BCHP_FTM_INTR2_CPU_CLEAR_TIMER2_IS_MASK                    0x00001000
#define BCHP_FTM_INTR2_CPU_CLEAR_TIMER2_IS_SHIFT                   12
#define BCHP_FTM_INTR2_CPU_CLEAR_TIMER2_IS_DEFAULT                 0x00000000

/* FTM_INTR2 :: CPU_CLEAR :: TIMER1_IS [11:11] */
#define BCHP_FTM_INTR2_CPU_CLEAR_TIMER1_IS_MASK                    0x00000800
#define BCHP_FTM_INTR2_CPU_CLEAR_TIMER1_IS_SHIFT                   11
#define BCHP_FTM_INTR2_CPU_CLEAR_TIMER1_IS_DEFAULT                 0x00000000

/* FTM_INTR2 :: CPU_CLEAR :: CORR_PREAMBLE_IS [10:10] */
#define BCHP_FTM_INTR2_CPU_CLEAR_CORR_PREAMBLE_IS_MASK             0x00000400
#define BCHP_FTM_INTR2_CPU_CLEAR_CORR_PREAMBLE_IS_SHIFT            10
#define BCHP_FTM_INTR2_CPU_CLEAR_CORR_PREAMBLE_IS_DEFAULT          0x00000000

/* FTM_INTR2 :: CPU_CLEAR :: CORR_AGC_IS [09:09] */
#define BCHP_FTM_INTR2_CPU_CLEAR_CORR_AGC_IS_MASK                  0x00000200
#define BCHP_FTM_INTR2_CPU_CLEAR_CORR_AGC_IS_SHIFT                 9
#define BCHP_FTM_INTR2_CPU_CLEAR_CORR_AGC_IS_DEFAULT               0x00000000

/* FTM_INTR2 :: CPU_CLEAR :: CORR_TIMEOUT_IS [08:08] */
#define BCHP_FTM_INTR2_CPU_CLEAR_CORR_TIMEOUT_IS_MASK              0x00000100
#define BCHP_FTM_INTR2_CPU_CLEAR_CORR_TIMEOUT_IS_SHIFT             8
#define BCHP_FTM_INTR2_CPU_CLEAR_CORR_TIMEOUT_IS_DEFAULT           0x00000000

/* FTM_INTR2 :: CPU_CLEAR :: CORR_BYTE_IS [07:07] */
#define BCHP_FTM_INTR2_CPU_CLEAR_CORR_BYTE_IS_MASK                 0x00000080
#define BCHP_FTM_INTR2_CPU_CLEAR_CORR_BYTE_IS_SHIFT                7
#define BCHP_FTM_INTR2_CPU_CLEAR_CORR_BYTE_IS_DEFAULT              0x00000000

/* FTM_INTR2 :: CPU_CLEAR :: CORR_STATE_IS [06:06] */
#define BCHP_FTM_INTR2_CPU_CLEAR_CORR_STATE_IS_MASK                0x00000040
#define BCHP_FTM_INTR2_CPU_CLEAR_CORR_STATE_IS_SHIFT               6
#define BCHP_FTM_INTR2_CPU_CLEAR_CORR_STATE_IS_DEFAULT             0x00000000

/* FTM_INTR2 :: CPU_CLEAR :: RSSI_FALL_IS [05:05] */
#define BCHP_FTM_INTR2_CPU_CLEAR_RSSI_FALL_IS_MASK                 0x00000020
#define BCHP_FTM_INTR2_CPU_CLEAR_RSSI_FALL_IS_SHIFT                5
#define BCHP_FTM_INTR2_CPU_CLEAR_RSSI_FALL_IS_DEFAULT              0x00000000

/* FTM_INTR2 :: CPU_CLEAR :: RSSI_RISE_IS [04:04] */
#define BCHP_FTM_INTR2_CPU_CLEAR_RSSI_RISE_IS_MASK                 0x00000010
#define BCHP_FTM_INTR2_CPU_CLEAR_RSSI_RISE_IS_SHIFT                4
#define BCHP_FTM_INTR2_CPU_CLEAR_RSSI_RISE_IS_DEFAULT              0x00000000

/* FTM_INTR2 :: CPU_CLEAR :: UART_ERR_IS [03:03] */
#define BCHP_FTM_INTR2_CPU_CLEAR_UART_ERR_IS_MASK                  0x00000008
#define BCHP_FTM_INTR2_CPU_CLEAR_UART_ERR_IS_SHIFT                 3
#define BCHP_FTM_INTR2_CPU_CLEAR_UART_ERR_IS_DEFAULT               0x00000000

/* FTM_INTR2 :: CPU_CLEAR :: UART_END_IS [02:02] */
#define BCHP_FTM_INTR2_CPU_CLEAR_UART_END_IS_MASK                  0x00000004
#define BCHP_FTM_INTR2_CPU_CLEAR_UART_END_IS_SHIFT                 2
#define BCHP_FTM_INTR2_CPU_CLEAR_UART_END_IS_DEFAULT               0x00000000

/* FTM_INTR2 :: CPU_CLEAR :: UART_TX_IS [01:01] */
#define BCHP_FTM_INTR2_CPU_CLEAR_UART_TX_IS_MASK                   0x00000002
#define BCHP_FTM_INTR2_CPU_CLEAR_UART_TX_IS_SHIFT                  1
#define BCHP_FTM_INTR2_CPU_CLEAR_UART_TX_IS_DEFAULT                0x00000000

/* FTM_INTR2 :: CPU_CLEAR :: UART_IS [00:00] */
#define BCHP_FTM_INTR2_CPU_CLEAR_UART_IS_MASK                      0x00000001
#define BCHP_FTM_INTR2_CPU_CLEAR_UART_IS_SHIFT                     0
#define BCHP_FTM_INTR2_CPU_CLEAR_UART_IS_DEFAULT                   0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* FTM_INTR2 :: CPU_MASK_STATUS :: RX_RESET_PKT_IM [31:31] */
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_RX_RESET_PKT_IM_MASK        0x80000000
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_RX_RESET_PKT_IM_SHIFT       31
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_RX_RESET_PKT_IM_DEFAULT     0x00000001

/* FTM_INTR2 :: CPU_MASK_STATUS :: RX_TYPE1_OR_TYPE2_CNT_IM [30:30] */
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_RX_TYPE1_OR_TYPE2_CNT_IM_MASK 0x40000000
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_RX_TYPE1_OR_TYPE2_CNT_IM_SHIFT 30
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_RX_TYPE1_OR_TYPE2_CNT_IM_DEFAULT 0x00000001

/* FTM_INTR2 :: CPU_MASK_STATUS :: SER_NUM_CHG_IM [29:29] */
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_SER_NUM_CHG_IM_MASK         0x20000000
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_SER_NUM_CHG_IM_SHIFT        29
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_SER_NUM_CHG_IM_DEFAULT      0x00000001

/* FTM_INTR2 :: CPU_MASK_STATUS :: RX_BIT_MASK_CHG_IM [28:28] */
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_RX_BIT_MASK_CHG_IM_MASK     0x10000000
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_RX_BIT_MASK_CHG_IM_SHIFT    28
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_RX_BIT_MASK_CHG_IM_DEFAULT  0x00000001

/* FTM_INTR2 :: CPU_MASK_STATUS :: FXCLUDE_CNT_IM [27:27] */
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_FXCLUDE_CNT_IM_MASK         0x08000000
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_FXCLUDE_CNT_IM_SHIFT        27
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_FXCLUDE_CNT_IM_DEFAULT      0x00000001

/* FTM_INTR2 :: CPU_MASK_STATUS :: FRX_MSK_NM_CNT_IM [26:26] */
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_FRX_MSK_NM_CNT_IM_MASK      0x04000000
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_FRX_MSK_NM_CNT_IM_SHIFT     26
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_FRX_MSK_NM_CNT_IM_DEFAULT   0x00000001

/* FTM_INTR2 :: CPU_MASK_STATUS :: FBAD_CRC_CNT_IM [25:25] */
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_FBAD_CRC_CNT_IM_MASK        0x02000000
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_FBAD_CRC_CNT_IM_SHIFT       25
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_FBAD_CRC_CNT_IM_DEFAULT     0x00000001

/* FTM_INTR2 :: CPU_MASK_STATUS :: FPKT_CNT_IM [24:24] */
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_FPKT_CNT_IM_MASK            0x01000000
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_FPKT_CNT_IM_SHIFT           24
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_FPKT_CNT_IM_DEFAULT         0x00000001

/* FTM_INTR2 :: CPU_MASK_STATUS :: RX_PKT_RDY_CNT_IM [23:23] */
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_RX_PKT_RDY_CNT_IM_MASK      0x00800000
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_RX_PKT_RDY_CNT_IM_SHIFT     23
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_RX_PKT_RDY_CNT_IM_DEFAULT   0x00000001

/* FTM_INTR2 :: CPU_MASK_STATUS :: ASSIST_ERR_IM [22:22] */
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_ASSIST_ERR_IM_MASK          0x00400000
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_ASSIST_ERR_IM_SHIFT         22
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_ASSIST_ERR_IM_DEFAULT       0x00000001

/* FTM_INTR2 :: CPU_MASK_STATUS :: SP_PKT_SENT_IM [21:21] */
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_SP_PKT_SENT_IM_MASK         0x00200000
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_SP_PKT_SENT_IM_SHIFT        21
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_SP_PKT_SENT_IM_DEFAULT      0x00000001

/* FTM_INTR2 :: CPU_MASK_STATUS :: HB_PKT_SENT_IM [20:20] */
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_HB_PKT_SENT_IM_MASK         0x00100000
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_HB_PKT_SENT_IM_SHIFT        20
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_HB_PKT_SENT_IM_DEFAULT      0x00000001

/* FTM_INTR2 :: CPU_MASK_STATUS :: ASSIST_LVL4_IM [19:19] */
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_ASSIST_LVL4_IM_MASK         0x00080000
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_ASSIST_LVL4_IM_SHIFT        19
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_ASSIST_LVL4_IM_DEFAULT      0x00000001

/* FTM_INTR2 :: CPU_MASK_STATUS :: ASSIST_LVL3_IM [18:18] */
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_ASSIST_LVL3_IM_MASK         0x00040000
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_ASSIST_LVL3_IM_SHIFT        18
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_ASSIST_LVL3_IM_DEFAULT      0x00000001

/* FTM_INTR2 :: CPU_MASK_STATUS :: ASSIST_LVL2_IM [17:17] */
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_ASSIST_LVL2_IM_MASK         0x00020000
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_ASSIST_LVL2_IM_SHIFT        17
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_ASSIST_LVL2_IM_DEFAULT      0x00000001

/* FTM_INTR2 :: CPU_MASK_STATUS :: ASSIST_LVL1_IM [16:16] */
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_ASSIST_LVL1_IM_MASK         0x00010000
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_ASSIST_LVL1_IM_SHIFT        16
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_ASSIST_LVL1_IM_DEFAULT      0x00000001

/* FTM_INTR2 :: CPU_MASK_STATUS :: RX_PKT_RDY_IM [15:15] */
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_RX_PKT_RDY_IM_MASK          0x00008000
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_RX_PKT_RDY_IM_SHIFT         15
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_RX_PKT_RDY_IM_DEFAULT       0x00000001

/* FTM_INTR2 :: CPU_MASK_STATUS :: ASSIST_IDLE_IM [14:14] */
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_ASSIST_IDLE_IM_MASK         0x00004000
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_ASSIST_IDLE_IM_SHIFT        14
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_ASSIST_IDLE_IM_DEFAULT      0x00000001

/* FTM_INTR2 :: CPU_MASK_STATUS :: TIMER3_IM [13:13] */
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_TIMER3_IM_MASK              0x00002000
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_TIMER3_IM_SHIFT             13
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_TIMER3_IM_DEFAULT           0x00000001

/* FTM_INTR2 :: CPU_MASK_STATUS :: TIMER2_IM [12:12] */
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_TIMER2_IM_MASK              0x00001000
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_TIMER2_IM_SHIFT             12
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_TIMER2_IM_DEFAULT           0x00000001

/* FTM_INTR2 :: CPU_MASK_STATUS :: TIMER1_IM [11:11] */
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_TIMER1_IM_MASK              0x00000800
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_TIMER1_IM_SHIFT             11
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_TIMER1_IM_DEFAULT           0x00000001

/* FTM_INTR2 :: CPU_MASK_STATUS :: CORR_PREAMBLE_IM [10:10] */
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_CORR_PREAMBLE_IM_MASK       0x00000400
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_CORR_PREAMBLE_IM_SHIFT      10
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_CORR_PREAMBLE_IM_DEFAULT    0x00000001

/* FTM_INTR2 :: CPU_MASK_STATUS :: CORR_AGC_IM [09:09] */
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_CORR_AGC_IM_MASK            0x00000200
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_CORR_AGC_IM_SHIFT           9
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_CORR_AGC_IM_DEFAULT         0x00000001

/* FTM_INTR2 :: CPU_MASK_STATUS :: CORR_TIMEOUT_IM [08:08] */
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_CORR_TIMEOUT_IM_MASK        0x00000100
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_CORR_TIMEOUT_IM_SHIFT       8
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_CORR_TIMEOUT_IM_DEFAULT     0x00000001

/* FTM_INTR2 :: CPU_MASK_STATUS :: CORR_BYTE_IM [07:07] */
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_CORR_BYTE_IM_MASK           0x00000080
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_CORR_BYTE_IM_SHIFT          7
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_CORR_BYTE_IM_DEFAULT        0x00000001

/* FTM_INTR2 :: CPU_MASK_STATUS :: CORR_STATE_IM [06:06] */
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_CORR_STATE_IM_MASK          0x00000040
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_CORR_STATE_IM_SHIFT         6
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_CORR_STATE_IM_DEFAULT       0x00000001

/* FTM_INTR2 :: CPU_MASK_STATUS :: RSSI_FALL_IM [05:05] */
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_RSSI_FALL_IM_MASK           0x00000020
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_RSSI_FALL_IM_SHIFT          5
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_RSSI_FALL_IM_DEFAULT        0x00000001

/* FTM_INTR2 :: CPU_MASK_STATUS :: RSSI_RISE_IM [04:04] */
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_RSSI_RISE_IM_MASK           0x00000010
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_RSSI_RISE_IM_SHIFT          4
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_RSSI_RISE_IM_DEFAULT        0x00000001

/* FTM_INTR2 :: CPU_MASK_STATUS :: UART_ERR_IM [03:03] */
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_UART_ERR_IM_MASK            0x00000008
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_UART_ERR_IM_SHIFT           3
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_UART_ERR_IM_DEFAULT         0x00000001

/* FTM_INTR2 :: CPU_MASK_STATUS :: UART_END_IM [02:02] */
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_UART_END_IM_MASK            0x00000004
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_UART_END_IM_SHIFT           2
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_UART_END_IM_DEFAULT         0x00000001

/* FTM_INTR2 :: CPU_MASK_STATUS :: UART_TX_IM [01:01] */
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_UART_TX_IM_MASK             0x00000002
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_UART_TX_IM_SHIFT            1
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_UART_TX_IM_DEFAULT          0x00000001

/* FTM_INTR2 :: CPU_MASK_STATUS :: UART_IM [00:00] */
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_UART_IM_MASK                0x00000001
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_UART_IM_SHIFT               0
#define BCHP_FTM_INTR2_CPU_MASK_STATUS_UART_IM_DEFAULT             0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* FTM_INTR2 :: CPU_MASK_SET :: RX_RESET_PKT_IM [31:31] */
#define BCHP_FTM_INTR2_CPU_MASK_SET_RX_RESET_PKT_IM_MASK           0x80000000
#define BCHP_FTM_INTR2_CPU_MASK_SET_RX_RESET_PKT_IM_SHIFT          31
#define BCHP_FTM_INTR2_CPU_MASK_SET_RX_RESET_PKT_IM_DEFAULT        0x00000001

/* FTM_INTR2 :: CPU_MASK_SET :: RX_TYPE1_OR_TYPE2_CNT_IM [30:30] */
#define BCHP_FTM_INTR2_CPU_MASK_SET_RX_TYPE1_OR_TYPE2_CNT_IM_MASK  0x40000000
#define BCHP_FTM_INTR2_CPU_MASK_SET_RX_TYPE1_OR_TYPE2_CNT_IM_SHIFT 30
#define BCHP_FTM_INTR2_CPU_MASK_SET_RX_TYPE1_OR_TYPE2_CNT_IM_DEFAULT 0x00000001

/* FTM_INTR2 :: CPU_MASK_SET :: SER_NUM_CHG_IM [29:29] */
#define BCHP_FTM_INTR2_CPU_MASK_SET_SER_NUM_CHG_IM_MASK            0x20000000
#define BCHP_FTM_INTR2_CPU_MASK_SET_SER_NUM_CHG_IM_SHIFT           29
#define BCHP_FTM_INTR2_CPU_MASK_SET_SER_NUM_CHG_IM_DEFAULT         0x00000001

/* FTM_INTR2 :: CPU_MASK_SET :: RX_BIT_MASK_CHG_IM [28:28] */
#define BCHP_FTM_INTR2_CPU_MASK_SET_RX_BIT_MASK_CHG_IM_MASK        0x10000000
#define BCHP_FTM_INTR2_CPU_MASK_SET_RX_BIT_MASK_CHG_IM_SHIFT       28
#define BCHP_FTM_INTR2_CPU_MASK_SET_RX_BIT_MASK_CHG_IM_DEFAULT     0x00000001

/* FTM_INTR2 :: CPU_MASK_SET :: FXCLUDE_CNT_IM [27:27] */
#define BCHP_FTM_INTR2_CPU_MASK_SET_FXCLUDE_CNT_IM_MASK            0x08000000
#define BCHP_FTM_INTR2_CPU_MASK_SET_FXCLUDE_CNT_IM_SHIFT           27
#define BCHP_FTM_INTR2_CPU_MASK_SET_FXCLUDE_CNT_IM_DEFAULT         0x00000001

/* FTM_INTR2 :: CPU_MASK_SET :: FRX_MSK_NM_CNT_IM [26:26] */
#define BCHP_FTM_INTR2_CPU_MASK_SET_FRX_MSK_NM_CNT_IM_MASK         0x04000000
#define BCHP_FTM_INTR2_CPU_MASK_SET_FRX_MSK_NM_CNT_IM_SHIFT        26
#define BCHP_FTM_INTR2_CPU_MASK_SET_FRX_MSK_NM_CNT_IM_DEFAULT      0x00000001

/* FTM_INTR2 :: CPU_MASK_SET :: FBAD_CRC_CNT_IM [25:25] */
#define BCHP_FTM_INTR2_CPU_MASK_SET_FBAD_CRC_CNT_IM_MASK           0x02000000
#define BCHP_FTM_INTR2_CPU_MASK_SET_FBAD_CRC_CNT_IM_SHIFT          25
#define BCHP_FTM_INTR2_CPU_MASK_SET_FBAD_CRC_CNT_IM_DEFAULT        0x00000001

/* FTM_INTR2 :: CPU_MASK_SET :: FPKT_CNT_IM [24:24] */
#define BCHP_FTM_INTR2_CPU_MASK_SET_FPKT_CNT_IM_MASK               0x01000000
#define BCHP_FTM_INTR2_CPU_MASK_SET_FPKT_CNT_IM_SHIFT              24
#define BCHP_FTM_INTR2_CPU_MASK_SET_FPKT_CNT_IM_DEFAULT            0x00000001

/* FTM_INTR2 :: CPU_MASK_SET :: RX_PKT_RDY_CNT_IM [23:23] */
#define BCHP_FTM_INTR2_CPU_MASK_SET_RX_PKT_RDY_CNT_IM_MASK         0x00800000
#define BCHP_FTM_INTR2_CPU_MASK_SET_RX_PKT_RDY_CNT_IM_SHIFT        23
#define BCHP_FTM_INTR2_CPU_MASK_SET_RX_PKT_RDY_CNT_IM_DEFAULT      0x00000001

/* FTM_INTR2 :: CPU_MASK_SET :: ASSIST_ERR_IM [22:22] */
#define BCHP_FTM_INTR2_CPU_MASK_SET_ASSIST_ERR_IM_MASK             0x00400000
#define BCHP_FTM_INTR2_CPU_MASK_SET_ASSIST_ERR_IM_SHIFT            22
#define BCHP_FTM_INTR2_CPU_MASK_SET_ASSIST_ERR_IM_DEFAULT          0x00000001

/* FTM_INTR2 :: CPU_MASK_SET :: SP_PKT_SENT_IM [21:21] */
#define BCHP_FTM_INTR2_CPU_MASK_SET_SP_PKT_SENT_IM_MASK            0x00200000
#define BCHP_FTM_INTR2_CPU_MASK_SET_SP_PKT_SENT_IM_SHIFT           21
#define BCHP_FTM_INTR2_CPU_MASK_SET_SP_PKT_SENT_IM_DEFAULT         0x00000001

/* FTM_INTR2 :: CPU_MASK_SET :: HB_PKT_SENT_IM [20:20] */
#define BCHP_FTM_INTR2_CPU_MASK_SET_HB_PKT_SENT_IM_MASK            0x00100000
#define BCHP_FTM_INTR2_CPU_MASK_SET_HB_PKT_SENT_IM_SHIFT           20
#define BCHP_FTM_INTR2_CPU_MASK_SET_HB_PKT_SENT_IM_DEFAULT         0x00000001

/* FTM_INTR2 :: CPU_MASK_SET :: ASSIST_LVL4_IM [19:19] */
#define BCHP_FTM_INTR2_CPU_MASK_SET_ASSIST_LVL4_IM_MASK            0x00080000
#define BCHP_FTM_INTR2_CPU_MASK_SET_ASSIST_LVL4_IM_SHIFT           19
#define BCHP_FTM_INTR2_CPU_MASK_SET_ASSIST_LVL4_IM_DEFAULT         0x00000001

/* FTM_INTR2 :: CPU_MASK_SET :: ASSIST_LVL3_IM [18:18] */
#define BCHP_FTM_INTR2_CPU_MASK_SET_ASSIST_LVL3_IM_MASK            0x00040000
#define BCHP_FTM_INTR2_CPU_MASK_SET_ASSIST_LVL3_IM_SHIFT           18
#define BCHP_FTM_INTR2_CPU_MASK_SET_ASSIST_LVL3_IM_DEFAULT         0x00000001

/* FTM_INTR2 :: CPU_MASK_SET :: ASSIST_LVL2_IM [17:17] */
#define BCHP_FTM_INTR2_CPU_MASK_SET_ASSIST_LVL2_IM_MASK            0x00020000
#define BCHP_FTM_INTR2_CPU_MASK_SET_ASSIST_LVL2_IM_SHIFT           17
#define BCHP_FTM_INTR2_CPU_MASK_SET_ASSIST_LVL2_IM_DEFAULT         0x00000001

/* FTM_INTR2 :: CPU_MASK_SET :: ASSIST_LVL1_IM [16:16] */
#define BCHP_FTM_INTR2_CPU_MASK_SET_ASSIST_LVL1_IM_MASK            0x00010000
#define BCHP_FTM_INTR2_CPU_MASK_SET_ASSIST_LVL1_IM_SHIFT           16
#define BCHP_FTM_INTR2_CPU_MASK_SET_ASSIST_LVL1_IM_DEFAULT         0x00000001

/* FTM_INTR2 :: CPU_MASK_SET :: RX_PKT_RDY_IM [15:15] */
#define BCHP_FTM_INTR2_CPU_MASK_SET_RX_PKT_RDY_IM_MASK             0x00008000
#define BCHP_FTM_INTR2_CPU_MASK_SET_RX_PKT_RDY_IM_SHIFT            15
#define BCHP_FTM_INTR2_CPU_MASK_SET_RX_PKT_RDY_IM_DEFAULT          0x00000001

/* FTM_INTR2 :: CPU_MASK_SET :: ASSIST_IDLE_IM [14:14] */
#define BCHP_FTM_INTR2_CPU_MASK_SET_ASSIST_IDLE_IM_MASK            0x00004000
#define BCHP_FTM_INTR2_CPU_MASK_SET_ASSIST_IDLE_IM_SHIFT           14
#define BCHP_FTM_INTR2_CPU_MASK_SET_ASSIST_IDLE_IM_DEFAULT         0x00000001

/* FTM_INTR2 :: CPU_MASK_SET :: TIMER3_IM [13:13] */
#define BCHP_FTM_INTR2_CPU_MASK_SET_TIMER3_IM_MASK                 0x00002000
#define BCHP_FTM_INTR2_CPU_MASK_SET_TIMER3_IM_SHIFT                13
#define BCHP_FTM_INTR2_CPU_MASK_SET_TIMER3_IM_DEFAULT              0x00000001

/* FTM_INTR2 :: CPU_MASK_SET :: TIMER2_IM [12:12] */
#define BCHP_FTM_INTR2_CPU_MASK_SET_TIMER2_IM_MASK                 0x00001000
#define BCHP_FTM_INTR2_CPU_MASK_SET_TIMER2_IM_SHIFT                12
#define BCHP_FTM_INTR2_CPU_MASK_SET_TIMER2_IM_DEFAULT              0x00000001

/* FTM_INTR2 :: CPU_MASK_SET :: TIMER1_IM [11:11] */
#define BCHP_FTM_INTR2_CPU_MASK_SET_TIMER1_IM_MASK                 0x00000800
#define BCHP_FTM_INTR2_CPU_MASK_SET_TIMER1_IM_SHIFT                11
#define BCHP_FTM_INTR2_CPU_MASK_SET_TIMER1_IM_DEFAULT              0x00000001

/* FTM_INTR2 :: CPU_MASK_SET :: CORR_PREAMBLE_IM [10:10] */
#define BCHP_FTM_INTR2_CPU_MASK_SET_CORR_PREAMBLE_IM_MASK          0x00000400
#define BCHP_FTM_INTR2_CPU_MASK_SET_CORR_PREAMBLE_IM_SHIFT         10
#define BCHP_FTM_INTR2_CPU_MASK_SET_CORR_PREAMBLE_IM_DEFAULT       0x00000001

/* FTM_INTR2 :: CPU_MASK_SET :: CORR_AGC_IM [09:09] */
#define BCHP_FTM_INTR2_CPU_MASK_SET_CORR_AGC_IM_MASK               0x00000200
#define BCHP_FTM_INTR2_CPU_MASK_SET_CORR_AGC_IM_SHIFT              9
#define BCHP_FTM_INTR2_CPU_MASK_SET_CORR_AGC_IM_DEFAULT            0x00000001

/* FTM_INTR2 :: CPU_MASK_SET :: CORR_TIMEOUT_IM [08:08] */
#define BCHP_FTM_INTR2_CPU_MASK_SET_CORR_TIMEOUT_IM_MASK           0x00000100
#define BCHP_FTM_INTR2_CPU_MASK_SET_CORR_TIMEOUT_IM_SHIFT          8
#define BCHP_FTM_INTR2_CPU_MASK_SET_CORR_TIMEOUT_IM_DEFAULT        0x00000001

/* FTM_INTR2 :: CPU_MASK_SET :: CORR_BYTE_IM [07:07] */
#define BCHP_FTM_INTR2_CPU_MASK_SET_CORR_BYTE_IM_MASK              0x00000080
#define BCHP_FTM_INTR2_CPU_MASK_SET_CORR_BYTE_IM_SHIFT             7
#define BCHP_FTM_INTR2_CPU_MASK_SET_CORR_BYTE_IM_DEFAULT           0x00000001

/* FTM_INTR2 :: CPU_MASK_SET :: CORR_STATE_IM [06:06] */
#define BCHP_FTM_INTR2_CPU_MASK_SET_CORR_STATE_IM_MASK             0x00000040
#define BCHP_FTM_INTR2_CPU_MASK_SET_CORR_STATE_IM_SHIFT            6
#define BCHP_FTM_INTR2_CPU_MASK_SET_CORR_STATE_IM_DEFAULT          0x00000001

/* FTM_INTR2 :: CPU_MASK_SET :: RSSI_FALL_IM [05:05] */
#define BCHP_FTM_INTR2_CPU_MASK_SET_RSSI_FALL_IM_MASK              0x00000020
#define BCHP_FTM_INTR2_CPU_MASK_SET_RSSI_FALL_IM_SHIFT             5
#define BCHP_FTM_INTR2_CPU_MASK_SET_RSSI_FALL_IM_DEFAULT           0x00000001

/* FTM_INTR2 :: CPU_MASK_SET :: RSSI_RISE_IM [04:04] */
#define BCHP_FTM_INTR2_CPU_MASK_SET_RSSI_RISE_IM_MASK              0x00000010
#define BCHP_FTM_INTR2_CPU_MASK_SET_RSSI_RISE_IM_SHIFT             4
#define BCHP_FTM_INTR2_CPU_MASK_SET_RSSI_RISE_IM_DEFAULT           0x00000001

/* FTM_INTR2 :: CPU_MASK_SET :: UART_ERR_IM [03:03] */
#define BCHP_FTM_INTR2_CPU_MASK_SET_UART_ERR_IM_MASK               0x00000008
#define BCHP_FTM_INTR2_CPU_MASK_SET_UART_ERR_IM_SHIFT              3
#define BCHP_FTM_INTR2_CPU_MASK_SET_UART_ERR_IM_DEFAULT            0x00000001

/* FTM_INTR2 :: CPU_MASK_SET :: UART_END_IM [02:02] */
#define BCHP_FTM_INTR2_CPU_MASK_SET_UART_END_IM_MASK               0x00000004
#define BCHP_FTM_INTR2_CPU_MASK_SET_UART_END_IM_SHIFT              2
#define BCHP_FTM_INTR2_CPU_MASK_SET_UART_END_IM_DEFAULT            0x00000001

/* FTM_INTR2 :: CPU_MASK_SET :: UART_TX_IM [01:01] */
#define BCHP_FTM_INTR2_CPU_MASK_SET_UART_TX_IM_MASK                0x00000002
#define BCHP_FTM_INTR2_CPU_MASK_SET_UART_TX_IM_SHIFT               1
#define BCHP_FTM_INTR2_CPU_MASK_SET_UART_TX_IM_DEFAULT             0x00000001

/* FTM_INTR2 :: CPU_MASK_SET :: UART_IM [00:00] */
#define BCHP_FTM_INTR2_CPU_MASK_SET_UART_IM_MASK                   0x00000001
#define BCHP_FTM_INTR2_CPU_MASK_SET_UART_IM_SHIFT                  0
#define BCHP_FTM_INTR2_CPU_MASK_SET_UART_IM_DEFAULT                0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* FTM_INTR2 :: CPU_MASK_CLEAR :: RX_RESET_PKT_IM [31:31] */
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_RX_RESET_PKT_IM_MASK         0x80000000
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_RX_RESET_PKT_IM_SHIFT        31
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_RX_RESET_PKT_IM_DEFAULT      0x00000001

/* FTM_INTR2 :: CPU_MASK_CLEAR :: RX_TYPE1_OR_TYPE2_CNT_IM [30:30] */
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_RX_TYPE1_OR_TYPE2_CNT_IM_MASK 0x40000000
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_RX_TYPE1_OR_TYPE2_CNT_IM_SHIFT 30
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_RX_TYPE1_OR_TYPE2_CNT_IM_DEFAULT 0x00000001

/* FTM_INTR2 :: CPU_MASK_CLEAR :: SER_NUM_CHG_IM [29:29] */
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_SER_NUM_CHG_IM_MASK          0x20000000
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_SER_NUM_CHG_IM_SHIFT         29
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_SER_NUM_CHG_IM_DEFAULT       0x00000001

/* FTM_INTR2 :: CPU_MASK_CLEAR :: RX_BIT_MASK_CHG_IM [28:28] */
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_RX_BIT_MASK_CHG_IM_MASK      0x10000000
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_RX_BIT_MASK_CHG_IM_SHIFT     28
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_RX_BIT_MASK_CHG_IM_DEFAULT   0x00000001

/* FTM_INTR2 :: CPU_MASK_CLEAR :: FXCLUDE_CNT_IM [27:27] */
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_FXCLUDE_CNT_IM_MASK          0x08000000
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_FXCLUDE_CNT_IM_SHIFT         27
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_FXCLUDE_CNT_IM_DEFAULT       0x00000001

/* FTM_INTR2 :: CPU_MASK_CLEAR :: FRX_MSK_NM_CNT_IM [26:26] */
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_FRX_MSK_NM_CNT_IM_MASK       0x04000000
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_FRX_MSK_NM_CNT_IM_SHIFT      26
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_FRX_MSK_NM_CNT_IM_DEFAULT    0x00000001

/* FTM_INTR2 :: CPU_MASK_CLEAR :: FBAD_CRC_CNT_IM [25:25] */
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_FBAD_CRC_CNT_IM_MASK         0x02000000
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_FBAD_CRC_CNT_IM_SHIFT        25
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_FBAD_CRC_CNT_IM_DEFAULT      0x00000001

/* FTM_INTR2 :: CPU_MASK_CLEAR :: FPKT_CNT_IM [24:24] */
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_FPKT_CNT_IM_MASK             0x01000000
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_FPKT_CNT_IM_SHIFT            24
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_FPKT_CNT_IM_DEFAULT          0x00000001

/* FTM_INTR2 :: CPU_MASK_CLEAR :: RX_PKT_RDY_CNT_IM [23:23] */
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_RX_PKT_RDY_CNT_IM_MASK       0x00800000
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_RX_PKT_RDY_CNT_IM_SHIFT      23
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_RX_PKT_RDY_CNT_IM_DEFAULT    0x00000001

/* FTM_INTR2 :: CPU_MASK_CLEAR :: ASSIST_ERR_IM [22:22] */
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_ASSIST_ERR_IM_MASK           0x00400000
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_ASSIST_ERR_IM_SHIFT          22
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_ASSIST_ERR_IM_DEFAULT        0x00000001

/* FTM_INTR2 :: CPU_MASK_CLEAR :: SP_PKT_SENT_IM [21:21] */
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_SP_PKT_SENT_IM_MASK          0x00200000
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_SP_PKT_SENT_IM_SHIFT         21
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_SP_PKT_SENT_IM_DEFAULT       0x00000001

/* FTM_INTR2 :: CPU_MASK_CLEAR :: HB_PKT_SENT_IM [20:20] */
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_HB_PKT_SENT_IM_MASK          0x00100000
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_HB_PKT_SENT_IM_SHIFT         20
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_HB_PKT_SENT_IM_DEFAULT       0x00000001

/* FTM_INTR2 :: CPU_MASK_CLEAR :: ASSIST_LVL4_IM [19:19] */
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_ASSIST_LVL4_IM_MASK          0x00080000
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_ASSIST_LVL4_IM_SHIFT         19
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_ASSIST_LVL4_IM_DEFAULT       0x00000001

/* FTM_INTR2 :: CPU_MASK_CLEAR :: ASSIST_LVL3_IM [18:18] */
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_ASSIST_LVL3_IM_MASK          0x00040000
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_ASSIST_LVL3_IM_SHIFT         18
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_ASSIST_LVL3_IM_DEFAULT       0x00000001

/* FTM_INTR2 :: CPU_MASK_CLEAR :: ASSIST_LVL2_IM [17:17] */
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_ASSIST_LVL2_IM_MASK          0x00020000
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_ASSIST_LVL2_IM_SHIFT         17
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_ASSIST_LVL2_IM_DEFAULT       0x00000001

/* FTM_INTR2 :: CPU_MASK_CLEAR :: ASSIST_LVL1_IM [16:16] */
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_ASSIST_LVL1_IM_MASK          0x00010000
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_ASSIST_LVL1_IM_SHIFT         16
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_ASSIST_LVL1_IM_DEFAULT       0x00000001

/* FTM_INTR2 :: CPU_MASK_CLEAR :: RX_PKT_RDY_IM [15:15] */
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_RX_PKT_RDY_IM_MASK           0x00008000
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_RX_PKT_RDY_IM_SHIFT          15
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_RX_PKT_RDY_IM_DEFAULT        0x00000001

/* FTM_INTR2 :: CPU_MASK_CLEAR :: ASSIST_IDLE_IM [14:14] */
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_ASSIST_IDLE_IM_MASK          0x00004000
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_ASSIST_IDLE_IM_SHIFT         14
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_ASSIST_IDLE_IM_DEFAULT       0x00000001

/* FTM_INTR2 :: CPU_MASK_CLEAR :: TIMER3_IM [13:13] */
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_TIMER3_IM_MASK               0x00002000
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_TIMER3_IM_SHIFT              13
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_TIMER3_IM_DEFAULT            0x00000001

/* FTM_INTR2 :: CPU_MASK_CLEAR :: TIMER2_IM [12:12] */
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_TIMER2_IM_MASK               0x00001000
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_TIMER2_IM_SHIFT              12
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_TIMER2_IM_DEFAULT            0x00000001

/* FTM_INTR2 :: CPU_MASK_CLEAR :: TIMER1_IM [11:11] */
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_TIMER1_IM_MASK               0x00000800
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_TIMER1_IM_SHIFT              11
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_TIMER1_IM_DEFAULT            0x00000001

/* FTM_INTR2 :: CPU_MASK_CLEAR :: CORR_PREAMBLE_IM [10:10] */
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_CORR_PREAMBLE_IM_MASK        0x00000400
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_CORR_PREAMBLE_IM_SHIFT       10
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_CORR_PREAMBLE_IM_DEFAULT     0x00000001

/* FTM_INTR2 :: CPU_MASK_CLEAR :: CORR_AGC_IM [09:09] */
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_CORR_AGC_IM_MASK             0x00000200
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_CORR_AGC_IM_SHIFT            9
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_CORR_AGC_IM_DEFAULT          0x00000001

/* FTM_INTR2 :: CPU_MASK_CLEAR :: CORR_TIMEOUT_IM [08:08] */
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_CORR_TIMEOUT_IM_MASK         0x00000100
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_CORR_TIMEOUT_IM_SHIFT        8
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_CORR_TIMEOUT_IM_DEFAULT      0x00000001

/* FTM_INTR2 :: CPU_MASK_CLEAR :: CORR_BYTE_IM [07:07] */
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_CORR_BYTE_IM_MASK            0x00000080
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_CORR_BYTE_IM_SHIFT           7
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_CORR_BYTE_IM_DEFAULT         0x00000001

/* FTM_INTR2 :: CPU_MASK_CLEAR :: CORR_STATE_IM [06:06] */
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_CORR_STATE_IM_MASK           0x00000040
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_CORR_STATE_IM_SHIFT          6
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_CORR_STATE_IM_DEFAULT        0x00000001

/* FTM_INTR2 :: CPU_MASK_CLEAR :: RSSI_FALL_IM [05:05] */
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_RSSI_FALL_IM_MASK            0x00000020
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_RSSI_FALL_IM_SHIFT           5
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_RSSI_FALL_IM_DEFAULT         0x00000001

/* FTM_INTR2 :: CPU_MASK_CLEAR :: RSSI_RISE_IM [04:04] */
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_RSSI_RISE_IM_MASK            0x00000010
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_RSSI_RISE_IM_SHIFT           4
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_RSSI_RISE_IM_DEFAULT         0x00000001

/* FTM_INTR2 :: CPU_MASK_CLEAR :: UART_ERR_IM [03:03] */
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_UART_ERR_IM_MASK             0x00000008
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_UART_ERR_IM_SHIFT            3
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_UART_ERR_IM_DEFAULT          0x00000001

/* FTM_INTR2 :: CPU_MASK_CLEAR :: UART_END_IM [02:02] */
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_UART_END_IM_MASK             0x00000004
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_UART_END_IM_SHIFT            2
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_UART_END_IM_DEFAULT          0x00000001

/* FTM_INTR2 :: CPU_MASK_CLEAR :: UART_TX_IM [01:01] */
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_UART_TX_IM_MASK              0x00000002
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_UART_TX_IM_SHIFT             1
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_UART_TX_IM_DEFAULT           0x00000001

/* FTM_INTR2 :: CPU_MASK_CLEAR :: UART_IM [00:00] */
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_UART_IM_MASK                 0x00000001
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_UART_IM_SHIFT                0
#define BCHP_FTM_INTR2_CPU_MASK_CLEAR_UART_IM_DEFAULT              0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* FTM_INTR2 :: PCI_STATUS :: RX_RESET_PKT_IS [31:31] */
#define BCHP_FTM_INTR2_PCI_STATUS_RX_RESET_PKT_IS_MASK             0x80000000
#define BCHP_FTM_INTR2_PCI_STATUS_RX_RESET_PKT_IS_SHIFT            31
#define BCHP_FTM_INTR2_PCI_STATUS_RX_RESET_PKT_IS_DEFAULT          0x00000000

/* FTM_INTR2 :: PCI_STATUS :: RX_TYPE1_OR_TYPE2_CNT_IS [30:30] */
#define BCHP_FTM_INTR2_PCI_STATUS_RX_TYPE1_OR_TYPE2_CNT_IS_MASK    0x40000000
#define BCHP_FTM_INTR2_PCI_STATUS_RX_TYPE1_OR_TYPE2_CNT_IS_SHIFT   30
#define BCHP_FTM_INTR2_PCI_STATUS_RX_TYPE1_OR_TYPE2_CNT_IS_DEFAULT 0x00000000

/* FTM_INTR2 :: PCI_STATUS :: SER_NUM_CHG_IS [29:29] */
#define BCHP_FTM_INTR2_PCI_STATUS_SER_NUM_CHG_IS_MASK              0x20000000
#define BCHP_FTM_INTR2_PCI_STATUS_SER_NUM_CHG_IS_SHIFT             29
#define BCHP_FTM_INTR2_PCI_STATUS_SER_NUM_CHG_IS_DEFAULT           0x00000000

/* FTM_INTR2 :: PCI_STATUS :: RX_BIT_MASK_CHG_IS [28:28] */
#define BCHP_FTM_INTR2_PCI_STATUS_RX_BIT_MASK_CHG_IS_MASK          0x10000000
#define BCHP_FTM_INTR2_PCI_STATUS_RX_BIT_MASK_CHG_IS_SHIFT         28
#define BCHP_FTM_INTR2_PCI_STATUS_RX_BIT_MASK_CHG_IS_DEFAULT       0x00000000

/* FTM_INTR2 :: PCI_STATUS :: FXCLUDE_CNT_IS [27:27] */
#define BCHP_FTM_INTR2_PCI_STATUS_FXCLUDE_CNT_IS_MASK              0x08000000
#define BCHP_FTM_INTR2_PCI_STATUS_FXCLUDE_CNT_IS_SHIFT             27
#define BCHP_FTM_INTR2_PCI_STATUS_FXCLUDE_CNT_IS_DEFAULT           0x00000000

/* FTM_INTR2 :: PCI_STATUS :: FRX_MSK_NM_CNT_IS [26:26] */
#define BCHP_FTM_INTR2_PCI_STATUS_FRX_MSK_NM_CNT_IS_MASK           0x04000000
#define BCHP_FTM_INTR2_PCI_STATUS_FRX_MSK_NM_CNT_IS_SHIFT          26
#define BCHP_FTM_INTR2_PCI_STATUS_FRX_MSK_NM_CNT_IS_DEFAULT        0x00000000

/* FTM_INTR2 :: PCI_STATUS :: FBAD_CRC_CNT_IS [25:25] */
#define BCHP_FTM_INTR2_PCI_STATUS_FBAD_CRC_CNT_IS_MASK             0x02000000
#define BCHP_FTM_INTR2_PCI_STATUS_FBAD_CRC_CNT_IS_SHIFT            25
#define BCHP_FTM_INTR2_PCI_STATUS_FBAD_CRC_CNT_IS_DEFAULT          0x00000000

/* FTM_INTR2 :: PCI_STATUS :: FPKT_CNT_IS [24:24] */
#define BCHP_FTM_INTR2_PCI_STATUS_FPKT_CNT_IS_MASK                 0x01000000
#define BCHP_FTM_INTR2_PCI_STATUS_FPKT_CNT_IS_SHIFT                24
#define BCHP_FTM_INTR2_PCI_STATUS_FPKT_CNT_IS_DEFAULT              0x00000000

/* FTM_INTR2 :: PCI_STATUS :: RX_PKT_RDY_CNT_IS [23:23] */
#define BCHP_FTM_INTR2_PCI_STATUS_RX_PKT_RDY_CNT_IS_MASK           0x00800000
#define BCHP_FTM_INTR2_PCI_STATUS_RX_PKT_RDY_CNT_IS_SHIFT          23
#define BCHP_FTM_INTR2_PCI_STATUS_RX_PKT_RDY_CNT_IS_DEFAULT        0x00000000

/* FTM_INTR2 :: PCI_STATUS :: ASSIST_ERR_IS [22:22] */
#define BCHP_FTM_INTR2_PCI_STATUS_ASSIST_ERR_IS_MASK               0x00400000
#define BCHP_FTM_INTR2_PCI_STATUS_ASSIST_ERR_IS_SHIFT              22
#define BCHP_FTM_INTR2_PCI_STATUS_ASSIST_ERR_IS_DEFAULT            0x00000000

/* FTM_INTR2 :: PCI_STATUS :: SP_PKT_SENT_IS [21:21] */
#define BCHP_FTM_INTR2_PCI_STATUS_SP_PKT_SENT_IS_MASK              0x00200000
#define BCHP_FTM_INTR2_PCI_STATUS_SP_PKT_SENT_IS_SHIFT             21
#define BCHP_FTM_INTR2_PCI_STATUS_SP_PKT_SENT_IS_DEFAULT           0x00000000

/* FTM_INTR2 :: PCI_STATUS :: HB_PKT_SENT_IS [20:20] */
#define BCHP_FTM_INTR2_PCI_STATUS_HB_PKT_SENT_IS_MASK              0x00100000
#define BCHP_FTM_INTR2_PCI_STATUS_HB_PKT_SENT_IS_SHIFT             20
#define BCHP_FTM_INTR2_PCI_STATUS_HB_PKT_SENT_IS_DEFAULT           0x00000000

/* FTM_INTR2 :: PCI_STATUS :: ASSIST_LVL4_IS [19:19] */
#define BCHP_FTM_INTR2_PCI_STATUS_ASSIST_LVL4_IS_MASK              0x00080000
#define BCHP_FTM_INTR2_PCI_STATUS_ASSIST_LVL4_IS_SHIFT             19
#define BCHP_FTM_INTR2_PCI_STATUS_ASSIST_LVL4_IS_DEFAULT           0x00000000

/* FTM_INTR2 :: PCI_STATUS :: ASSIST_LVL3_IS [18:18] */
#define BCHP_FTM_INTR2_PCI_STATUS_ASSIST_LVL3_IS_MASK              0x00040000
#define BCHP_FTM_INTR2_PCI_STATUS_ASSIST_LVL3_IS_SHIFT             18
#define BCHP_FTM_INTR2_PCI_STATUS_ASSIST_LVL3_IS_DEFAULT           0x00000000

/* FTM_INTR2 :: PCI_STATUS :: ASSIST_LVL2_IS [17:17] */
#define BCHP_FTM_INTR2_PCI_STATUS_ASSIST_LVL2_IS_MASK              0x00020000
#define BCHP_FTM_INTR2_PCI_STATUS_ASSIST_LVL2_IS_SHIFT             17
#define BCHP_FTM_INTR2_PCI_STATUS_ASSIST_LVL2_IS_DEFAULT           0x00000000

/* FTM_INTR2 :: PCI_STATUS :: ASSIST_LVL1_IS [16:16] */
#define BCHP_FTM_INTR2_PCI_STATUS_ASSIST_LVL1_IS_MASK              0x00010000
#define BCHP_FTM_INTR2_PCI_STATUS_ASSIST_LVL1_IS_SHIFT             16
#define BCHP_FTM_INTR2_PCI_STATUS_ASSIST_LVL1_IS_DEFAULT           0x00000000

/* FTM_INTR2 :: PCI_STATUS :: RX_PKT_RDY_IS [15:15] */
#define BCHP_FTM_INTR2_PCI_STATUS_RX_PKT_RDY_IS_MASK               0x00008000
#define BCHP_FTM_INTR2_PCI_STATUS_RX_PKT_RDY_IS_SHIFT              15
#define BCHP_FTM_INTR2_PCI_STATUS_RX_PKT_RDY_IS_DEFAULT            0x00000000

/* FTM_INTR2 :: PCI_STATUS :: ASSIST_IDLE_IS [14:14] */
#define BCHP_FTM_INTR2_PCI_STATUS_ASSIST_IDLE_IS_MASK              0x00004000
#define BCHP_FTM_INTR2_PCI_STATUS_ASSIST_IDLE_IS_SHIFT             14
#define BCHP_FTM_INTR2_PCI_STATUS_ASSIST_IDLE_IS_DEFAULT           0x00000000

/* FTM_INTR2 :: PCI_STATUS :: TIMER3_IS [13:13] */
#define BCHP_FTM_INTR2_PCI_STATUS_TIMER3_IS_MASK                   0x00002000
#define BCHP_FTM_INTR2_PCI_STATUS_TIMER3_IS_SHIFT                  13
#define BCHP_FTM_INTR2_PCI_STATUS_TIMER3_IS_DEFAULT                0x00000000

/* FTM_INTR2 :: PCI_STATUS :: TIMER2_IS [12:12] */
#define BCHP_FTM_INTR2_PCI_STATUS_TIMER2_IS_MASK                   0x00001000
#define BCHP_FTM_INTR2_PCI_STATUS_TIMER2_IS_SHIFT                  12
#define BCHP_FTM_INTR2_PCI_STATUS_TIMER2_IS_DEFAULT                0x00000000

/* FTM_INTR2 :: PCI_STATUS :: TIMER1_IS [11:11] */
#define BCHP_FTM_INTR2_PCI_STATUS_TIMER1_IS_MASK                   0x00000800
#define BCHP_FTM_INTR2_PCI_STATUS_TIMER1_IS_SHIFT                  11
#define BCHP_FTM_INTR2_PCI_STATUS_TIMER1_IS_DEFAULT                0x00000000

/* FTM_INTR2 :: PCI_STATUS :: CORR_PREAMBLE_IS [10:10] */
#define BCHP_FTM_INTR2_PCI_STATUS_CORR_PREAMBLE_IS_MASK            0x00000400
#define BCHP_FTM_INTR2_PCI_STATUS_CORR_PREAMBLE_IS_SHIFT           10
#define BCHP_FTM_INTR2_PCI_STATUS_CORR_PREAMBLE_IS_DEFAULT         0x00000000

/* FTM_INTR2 :: PCI_STATUS :: CORR_AGC_IS [09:09] */
#define BCHP_FTM_INTR2_PCI_STATUS_CORR_AGC_IS_MASK                 0x00000200
#define BCHP_FTM_INTR2_PCI_STATUS_CORR_AGC_IS_SHIFT                9
#define BCHP_FTM_INTR2_PCI_STATUS_CORR_AGC_IS_DEFAULT              0x00000000

/* FTM_INTR2 :: PCI_STATUS :: CORR_TIMEOUT_IS [08:08] */
#define BCHP_FTM_INTR2_PCI_STATUS_CORR_TIMEOUT_IS_MASK             0x00000100
#define BCHP_FTM_INTR2_PCI_STATUS_CORR_TIMEOUT_IS_SHIFT            8
#define BCHP_FTM_INTR2_PCI_STATUS_CORR_TIMEOUT_IS_DEFAULT          0x00000000

/* FTM_INTR2 :: PCI_STATUS :: CORR_BYTE_IS [07:07] */
#define BCHP_FTM_INTR2_PCI_STATUS_CORR_BYTE_IS_MASK                0x00000080
#define BCHP_FTM_INTR2_PCI_STATUS_CORR_BYTE_IS_SHIFT               7
#define BCHP_FTM_INTR2_PCI_STATUS_CORR_BYTE_IS_DEFAULT             0x00000000

/* FTM_INTR2 :: PCI_STATUS :: CORR_STATE_IS [06:06] */
#define BCHP_FTM_INTR2_PCI_STATUS_CORR_STATE_IS_MASK               0x00000040
#define BCHP_FTM_INTR2_PCI_STATUS_CORR_STATE_IS_SHIFT              6
#define BCHP_FTM_INTR2_PCI_STATUS_CORR_STATE_IS_DEFAULT            0x00000000

/* FTM_INTR2 :: PCI_STATUS :: RSSI_FALL_IS [05:05] */
#define BCHP_FTM_INTR2_PCI_STATUS_RSSI_FALL_IS_MASK                0x00000020
#define BCHP_FTM_INTR2_PCI_STATUS_RSSI_FALL_IS_SHIFT               5
#define BCHP_FTM_INTR2_PCI_STATUS_RSSI_FALL_IS_DEFAULT             0x00000000

/* FTM_INTR2 :: PCI_STATUS :: RSSI_RISE_IS [04:04] */
#define BCHP_FTM_INTR2_PCI_STATUS_RSSI_RISE_IS_MASK                0x00000010
#define BCHP_FTM_INTR2_PCI_STATUS_RSSI_RISE_IS_SHIFT               4
#define BCHP_FTM_INTR2_PCI_STATUS_RSSI_RISE_IS_DEFAULT             0x00000000

/* FTM_INTR2 :: PCI_STATUS :: UART_ERR_IS [03:03] */
#define BCHP_FTM_INTR2_PCI_STATUS_UART_ERR_IS_MASK                 0x00000008
#define BCHP_FTM_INTR2_PCI_STATUS_UART_ERR_IS_SHIFT                3
#define BCHP_FTM_INTR2_PCI_STATUS_UART_ERR_IS_DEFAULT              0x00000000

/* FTM_INTR2 :: PCI_STATUS :: UART_END_IS [02:02] */
#define BCHP_FTM_INTR2_PCI_STATUS_UART_END_IS_MASK                 0x00000004
#define BCHP_FTM_INTR2_PCI_STATUS_UART_END_IS_SHIFT                2
#define BCHP_FTM_INTR2_PCI_STATUS_UART_END_IS_DEFAULT              0x00000000

/* FTM_INTR2 :: PCI_STATUS :: UART_TX_IS [01:01] */
#define BCHP_FTM_INTR2_PCI_STATUS_UART_TX_IS_MASK                  0x00000002
#define BCHP_FTM_INTR2_PCI_STATUS_UART_TX_IS_SHIFT                 1
#define BCHP_FTM_INTR2_PCI_STATUS_UART_TX_IS_DEFAULT               0x00000000

/* FTM_INTR2 :: PCI_STATUS :: UART_IS [00:00] */
#define BCHP_FTM_INTR2_PCI_STATUS_UART_IS_MASK                     0x00000001
#define BCHP_FTM_INTR2_PCI_STATUS_UART_IS_SHIFT                    0
#define BCHP_FTM_INTR2_PCI_STATUS_UART_IS_DEFAULT                  0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* FTM_INTR2 :: PCI_SET :: RX_RESET_PKT_IS [31:31] */
#define BCHP_FTM_INTR2_PCI_SET_RX_RESET_PKT_IS_MASK                0x80000000
#define BCHP_FTM_INTR2_PCI_SET_RX_RESET_PKT_IS_SHIFT               31
#define BCHP_FTM_INTR2_PCI_SET_RX_RESET_PKT_IS_DEFAULT             0x00000000

/* FTM_INTR2 :: PCI_SET :: RX_TYPE1_OR_TYPE2_CNT_IS [30:30] */
#define BCHP_FTM_INTR2_PCI_SET_RX_TYPE1_OR_TYPE2_CNT_IS_MASK       0x40000000
#define BCHP_FTM_INTR2_PCI_SET_RX_TYPE1_OR_TYPE2_CNT_IS_SHIFT      30
#define BCHP_FTM_INTR2_PCI_SET_RX_TYPE1_OR_TYPE2_CNT_IS_DEFAULT    0x00000000

/* FTM_INTR2 :: PCI_SET :: SER_NUM_CHG_IS [29:29] */
#define BCHP_FTM_INTR2_PCI_SET_SER_NUM_CHG_IS_MASK                 0x20000000
#define BCHP_FTM_INTR2_PCI_SET_SER_NUM_CHG_IS_SHIFT                29
#define BCHP_FTM_INTR2_PCI_SET_SER_NUM_CHG_IS_DEFAULT              0x00000000

/* FTM_INTR2 :: PCI_SET :: RX_BIT_MASK_CHG_IS [28:28] */
#define BCHP_FTM_INTR2_PCI_SET_RX_BIT_MASK_CHG_IS_MASK             0x10000000
#define BCHP_FTM_INTR2_PCI_SET_RX_BIT_MASK_CHG_IS_SHIFT            28
#define BCHP_FTM_INTR2_PCI_SET_RX_BIT_MASK_CHG_IS_DEFAULT          0x00000000

/* FTM_INTR2 :: PCI_SET :: FXCLUDE_CNT_IS [27:27] */
#define BCHP_FTM_INTR2_PCI_SET_FXCLUDE_CNT_IS_MASK                 0x08000000
#define BCHP_FTM_INTR2_PCI_SET_FXCLUDE_CNT_IS_SHIFT                27
#define BCHP_FTM_INTR2_PCI_SET_FXCLUDE_CNT_IS_DEFAULT              0x00000000

/* FTM_INTR2 :: PCI_SET :: FRX_MSK_NM_CNT_IS [26:26] */
#define BCHP_FTM_INTR2_PCI_SET_FRX_MSK_NM_CNT_IS_MASK              0x04000000
#define BCHP_FTM_INTR2_PCI_SET_FRX_MSK_NM_CNT_IS_SHIFT             26
#define BCHP_FTM_INTR2_PCI_SET_FRX_MSK_NM_CNT_IS_DEFAULT           0x00000000

/* FTM_INTR2 :: PCI_SET :: FBAD_CRC_CNT_IS [25:25] */
#define BCHP_FTM_INTR2_PCI_SET_FBAD_CRC_CNT_IS_MASK                0x02000000
#define BCHP_FTM_INTR2_PCI_SET_FBAD_CRC_CNT_IS_SHIFT               25
#define BCHP_FTM_INTR2_PCI_SET_FBAD_CRC_CNT_IS_DEFAULT             0x00000000

/* FTM_INTR2 :: PCI_SET :: FPKT_CNT_IS [24:24] */
#define BCHP_FTM_INTR2_PCI_SET_FPKT_CNT_IS_MASK                    0x01000000
#define BCHP_FTM_INTR2_PCI_SET_FPKT_CNT_IS_SHIFT                   24
#define BCHP_FTM_INTR2_PCI_SET_FPKT_CNT_IS_DEFAULT                 0x00000000

/* FTM_INTR2 :: PCI_SET :: RX_PKT_RDY_CNT_IS [23:23] */
#define BCHP_FTM_INTR2_PCI_SET_RX_PKT_RDY_CNT_IS_MASK              0x00800000
#define BCHP_FTM_INTR2_PCI_SET_RX_PKT_RDY_CNT_IS_SHIFT             23
#define BCHP_FTM_INTR2_PCI_SET_RX_PKT_RDY_CNT_IS_DEFAULT           0x00000000

/* FTM_INTR2 :: PCI_SET :: ASSIST_ERR_IS [22:22] */
#define BCHP_FTM_INTR2_PCI_SET_ASSIST_ERR_IS_MASK                  0x00400000
#define BCHP_FTM_INTR2_PCI_SET_ASSIST_ERR_IS_SHIFT                 22
#define BCHP_FTM_INTR2_PCI_SET_ASSIST_ERR_IS_DEFAULT               0x00000000

/* FTM_INTR2 :: PCI_SET :: SP_PKT_SENT_IS [21:21] */
#define BCHP_FTM_INTR2_PCI_SET_SP_PKT_SENT_IS_MASK                 0x00200000
#define BCHP_FTM_INTR2_PCI_SET_SP_PKT_SENT_IS_SHIFT                21
#define BCHP_FTM_INTR2_PCI_SET_SP_PKT_SENT_IS_DEFAULT              0x00000000

/* FTM_INTR2 :: PCI_SET :: HB_PKT_SENT_IS [20:20] */
#define BCHP_FTM_INTR2_PCI_SET_HB_PKT_SENT_IS_MASK                 0x00100000
#define BCHP_FTM_INTR2_PCI_SET_HB_PKT_SENT_IS_SHIFT                20
#define BCHP_FTM_INTR2_PCI_SET_HB_PKT_SENT_IS_DEFAULT              0x00000000

/* FTM_INTR2 :: PCI_SET :: ASSIST_LVL4_IS [19:19] */
#define BCHP_FTM_INTR2_PCI_SET_ASSIST_LVL4_IS_MASK                 0x00080000
#define BCHP_FTM_INTR2_PCI_SET_ASSIST_LVL4_IS_SHIFT                19
#define BCHP_FTM_INTR2_PCI_SET_ASSIST_LVL4_IS_DEFAULT              0x00000000

/* FTM_INTR2 :: PCI_SET :: ASSIST_LVL3_IS [18:18] */
#define BCHP_FTM_INTR2_PCI_SET_ASSIST_LVL3_IS_MASK                 0x00040000
#define BCHP_FTM_INTR2_PCI_SET_ASSIST_LVL3_IS_SHIFT                18
#define BCHP_FTM_INTR2_PCI_SET_ASSIST_LVL3_IS_DEFAULT              0x00000000

/* FTM_INTR2 :: PCI_SET :: ASSIST_LVL2_IS [17:17] */
#define BCHP_FTM_INTR2_PCI_SET_ASSIST_LVL2_IS_MASK                 0x00020000
#define BCHP_FTM_INTR2_PCI_SET_ASSIST_LVL2_IS_SHIFT                17
#define BCHP_FTM_INTR2_PCI_SET_ASSIST_LVL2_IS_DEFAULT              0x00000000

/* FTM_INTR2 :: PCI_SET :: ASSIST_LVL1_IS [16:16] */
#define BCHP_FTM_INTR2_PCI_SET_ASSIST_LVL1_IS_MASK                 0x00010000
#define BCHP_FTM_INTR2_PCI_SET_ASSIST_LVL1_IS_SHIFT                16
#define BCHP_FTM_INTR2_PCI_SET_ASSIST_LVL1_IS_DEFAULT              0x00000000

/* FTM_INTR2 :: PCI_SET :: RX_PKT_RDY_IS [15:15] */
#define BCHP_FTM_INTR2_PCI_SET_RX_PKT_RDY_IS_MASK                  0x00008000
#define BCHP_FTM_INTR2_PCI_SET_RX_PKT_RDY_IS_SHIFT                 15
#define BCHP_FTM_INTR2_PCI_SET_RX_PKT_RDY_IS_DEFAULT               0x00000000

/* FTM_INTR2 :: PCI_SET :: ASSIST_IDLE_IS [14:14] */
#define BCHP_FTM_INTR2_PCI_SET_ASSIST_IDLE_IS_MASK                 0x00004000
#define BCHP_FTM_INTR2_PCI_SET_ASSIST_IDLE_IS_SHIFT                14
#define BCHP_FTM_INTR2_PCI_SET_ASSIST_IDLE_IS_DEFAULT              0x00000000

/* FTM_INTR2 :: PCI_SET :: TIMER3_IS [13:13] */
#define BCHP_FTM_INTR2_PCI_SET_TIMER3_IS_MASK                      0x00002000
#define BCHP_FTM_INTR2_PCI_SET_TIMER3_IS_SHIFT                     13
#define BCHP_FTM_INTR2_PCI_SET_TIMER3_IS_DEFAULT                   0x00000000

/* FTM_INTR2 :: PCI_SET :: TIMER2_IS [12:12] */
#define BCHP_FTM_INTR2_PCI_SET_TIMER2_IS_MASK                      0x00001000
#define BCHP_FTM_INTR2_PCI_SET_TIMER2_IS_SHIFT                     12
#define BCHP_FTM_INTR2_PCI_SET_TIMER2_IS_DEFAULT                   0x00000000

/* FTM_INTR2 :: PCI_SET :: TIMER1_IS [11:11] */
#define BCHP_FTM_INTR2_PCI_SET_TIMER1_IS_MASK                      0x00000800
#define BCHP_FTM_INTR2_PCI_SET_TIMER1_IS_SHIFT                     11
#define BCHP_FTM_INTR2_PCI_SET_TIMER1_IS_DEFAULT                   0x00000000

/* FTM_INTR2 :: PCI_SET :: CORR_PREAMBLE_IS [10:10] */
#define BCHP_FTM_INTR2_PCI_SET_CORR_PREAMBLE_IS_MASK               0x00000400
#define BCHP_FTM_INTR2_PCI_SET_CORR_PREAMBLE_IS_SHIFT              10
#define BCHP_FTM_INTR2_PCI_SET_CORR_PREAMBLE_IS_DEFAULT            0x00000000

/* FTM_INTR2 :: PCI_SET :: CORR_AGC_IS [09:09] */
#define BCHP_FTM_INTR2_PCI_SET_CORR_AGC_IS_MASK                    0x00000200
#define BCHP_FTM_INTR2_PCI_SET_CORR_AGC_IS_SHIFT                   9
#define BCHP_FTM_INTR2_PCI_SET_CORR_AGC_IS_DEFAULT                 0x00000000

/* FTM_INTR2 :: PCI_SET :: CORR_TIMEOUT_IS [08:08] */
#define BCHP_FTM_INTR2_PCI_SET_CORR_TIMEOUT_IS_MASK                0x00000100
#define BCHP_FTM_INTR2_PCI_SET_CORR_TIMEOUT_IS_SHIFT               8
#define BCHP_FTM_INTR2_PCI_SET_CORR_TIMEOUT_IS_DEFAULT             0x00000000

/* FTM_INTR2 :: PCI_SET :: CORR_BYTE_IS [07:07] */
#define BCHP_FTM_INTR2_PCI_SET_CORR_BYTE_IS_MASK                   0x00000080
#define BCHP_FTM_INTR2_PCI_SET_CORR_BYTE_IS_SHIFT                  7
#define BCHP_FTM_INTR2_PCI_SET_CORR_BYTE_IS_DEFAULT                0x00000000

/* FTM_INTR2 :: PCI_SET :: CORR_STATE_IS [06:06] */
#define BCHP_FTM_INTR2_PCI_SET_CORR_STATE_IS_MASK                  0x00000040
#define BCHP_FTM_INTR2_PCI_SET_CORR_STATE_IS_SHIFT                 6
#define BCHP_FTM_INTR2_PCI_SET_CORR_STATE_IS_DEFAULT               0x00000000

/* FTM_INTR2 :: PCI_SET :: RSSI_FALL_IS [05:05] */
#define BCHP_FTM_INTR2_PCI_SET_RSSI_FALL_IS_MASK                   0x00000020
#define BCHP_FTM_INTR2_PCI_SET_RSSI_FALL_IS_SHIFT                  5
#define BCHP_FTM_INTR2_PCI_SET_RSSI_FALL_IS_DEFAULT                0x00000000

/* FTM_INTR2 :: PCI_SET :: RSSI_RISE_IS [04:04] */
#define BCHP_FTM_INTR2_PCI_SET_RSSI_RISE_IS_MASK                   0x00000010
#define BCHP_FTM_INTR2_PCI_SET_RSSI_RISE_IS_SHIFT                  4
#define BCHP_FTM_INTR2_PCI_SET_RSSI_RISE_IS_DEFAULT                0x00000000

/* FTM_INTR2 :: PCI_SET :: UART_ERR_IS [03:03] */
#define BCHP_FTM_INTR2_PCI_SET_UART_ERR_IS_MASK                    0x00000008
#define BCHP_FTM_INTR2_PCI_SET_UART_ERR_IS_SHIFT                   3
#define BCHP_FTM_INTR2_PCI_SET_UART_ERR_IS_DEFAULT                 0x00000000

/* FTM_INTR2 :: PCI_SET :: UART_END_IS [02:02] */
#define BCHP_FTM_INTR2_PCI_SET_UART_END_IS_MASK                    0x00000004
#define BCHP_FTM_INTR2_PCI_SET_UART_END_IS_SHIFT                   2
#define BCHP_FTM_INTR2_PCI_SET_UART_END_IS_DEFAULT                 0x00000000

/* FTM_INTR2 :: PCI_SET :: UART_TX_IS [01:01] */
#define BCHP_FTM_INTR2_PCI_SET_UART_TX_IS_MASK                     0x00000002
#define BCHP_FTM_INTR2_PCI_SET_UART_TX_IS_SHIFT                    1
#define BCHP_FTM_INTR2_PCI_SET_UART_TX_IS_DEFAULT                  0x00000000

/* FTM_INTR2 :: PCI_SET :: UART_IS [00:00] */
#define BCHP_FTM_INTR2_PCI_SET_UART_IS_MASK                        0x00000001
#define BCHP_FTM_INTR2_PCI_SET_UART_IS_SHIFT                       0
#define BCHP_FTM_INTR2_PCI_SET_UART_IS_DEFAULT                     0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* FTM_INTR2 :: PCI_CLEAR :: RX_RESET_PKT_IS [31:31] */
#define BCHP_FTM_INTR2_PCI_CLEAR_RX_RESET_PKT_IS_MASK              0x80000000
#define BCHP_FTM_INTR2_PCI_CLEAR_RX_RESET_PKT_IS_SHIFT             31
#define BCHP_FTM_INTR2_PCI_CLEAR_RX_RESET_PKT_IS_DEFAULT           0x00000000

/* FTM_INTR2 :: PCI_CLEAR :: RX_TYPE1_OR_TYPE2_CNT_IS [30:30] */
#define BCHP_FTM_INTR2_PCI_CLEAR_RX_TYPE1_OR_TYPE2_CNT_IS_MASK     0x40000000
#define BCHP_FTM_INTR2_PCI_CLEAR_RX_TYPE1_OR_TYPE2_CNT_IS_SHIFT    30
#define BCHP_FTM_INTR2_PCI_CLEAR_RX_TYPE1_OR_TYPE2_CNT_IS_DEFAULT  0x00000000

/* FTM_INTR2 :: PCI_CLEAR :: SER_NUM_CHG_IS [29:29] */
#define BCHP_FTM_INTR2_PCI_CLEAR_SER_NUM_CHG_IS_MASK               0x20000000
#define BCHP_FTM_INTR2_PCI_CLEAR_SER_NUM_CHG_IS_SHIFT              29
#define BCHP_FTM_INTR2_PCI_CLEAR_SER_NUM_CHG_IS_DEFAULT            0x00000000

/* FTM_INTR2 :: PCI_CLEAR :: RX_BIT_MASK_CHG_IS [28:28] */
#define BCHP_FTM_INTR2_PCI_CLEAR_RX_BIT_MASK_CHG_IS_MASK           0x10000000
#define BCHP_FTM_INTR2_PCI_CLEAR_RX_BIT_MASK_CHG_IS_SHIFT          28
#define BCHP_FTM_INTR2_PCI_CLEAR_RX_BIT_MASK_CHG_IS_DEFAULT        0x00000000

/* FTM_INTR2 :: PCI_CLEAR :: FXCLUDE_CNT_IS [27:27] */
#define BCHP_FTM_INTR2_PCI_CLEAR_FXCLUDE_CNT_IS_MASK               0x08000000
#define BCHP_FTM_INTR2_PCI_CLEAR_FXCLUDE_CNT_IS_SHIFT              27
#define BCHP_FTM_INTR2_PCI_CLEAR_FXCLUDE_CNT_IS_DEFAULT            0x00000000

/* FTM_INTR2 :: PCI_CLEAR :: FRX_MSK_NM_CNT_IS [26:26] */
#define BCHP_FTM_INTR2_PCI_CLEAR_FRX_MSK_NM_CNT_IS_MASK            0x04000000
#define BCHP_FTM_INTR2_PCI_CLEAR_FRX_MSK_NM_CNT_IS_SHIFT           26
#define BCHP_FTM_INTR2_PCI_CLEAR_FRX_MSK_NM_CNT_IS_DEFAULT         0x00000000

/* FTM_INTR2 :: PCI_CLEAR :: FBAD_CRC_CNT_IS [25:25] */
#define BCHP_FTM_INTR2_PCI_CLEAR_FBAD_CRC_CNT_IS_MASK              0x02000000
#define BCHP_FTM_INTR2_PCI_CLEAR_FBAD_CRC_CNT_IS_SHIFT             25
#define BCHP_FTM_INTR2_PCI_CLEAR_FBAD_CRC_CNT_IS_DEFAULT           0x00000000

/* FTM_INTR2 :: PCI_CLEAR :: FPKT_CNT_IS [24:24] */
#define BCHP_FTM_INTR2_PCI_CLEAR_FPKT_CNT_IS_MASK                  0x01000000
#define BCHP_FTM_INTR2_PCI_CLEAR_FPKT_CNT_IS_SHIFT                 24
#define BCHP_FTM_INTR2_PCI_CLEAR_FPKT_CNT_IS_DEFAULT               0x00000000

/* FTM_INTR2 :: PCI_CLEAR :: RX_PKT_RDY_CNT_IS [23:23] */
#define BCHP_FTM_INTR2_PCI_CLEAR_RX_PKT_RDY_CNT_IS_MASK            0x00800000
#define BCHP_FTM_INTR2_PCI_CLEAR_RX_PKT_RDY_CNT_IS_SHIFT           23
#define BCHP_FTM_INTR2_PCI_CLEAR_RX_PKT_RDY_CNT_IS_DEFAULT         0x00000000

/* FTM_INTR2 :: PCI_CLEAR :: ASSIST_ERR_IS [22:22] */
#define BCHP_FTM_INTR2_PCI_CLEAR_ASSIST_ERR_IS_MASK                0x00400000
#define BCHP_FTM_INTR2_PCI_CLEAR_ASSIST_ERR_IS_SHIFT               22
#define BCHP_FTM_INTR2_PCI_CLEAR_ASSIST_ERR_IS_DEFAULT             0x00000000

/* FTM_INTR2 :: PCI_CLEAR :: SP_PKT_SENT_IS [21:21] */
#define BCHP_FTM_INTR2_PCI_CLEAR_SP_PKT_SENT_IS_MASK               0x00200000
#define BCHP_FTM_INTR2_PCI_CLEAR_SP_PKT_SENT_IS_SHIFT              21
#define BCHP_FTM_INTR2_PCI_CLEAR_SP_PKT_SENT_IS_DEFAULT            0x00000000

/* FTM_INTR2 :: PCI_CLEAR :: HB_PKT_SENT_IS [20:20] */
#define BCHP_FTM_INTR2_PCI_CLEAR_HB_PKT_SENT_IS_MASK               0x00100000
#define BCHP_FTM_INTR2_PCI_CLEAR_HB_PKT_SENT_IS_SHIFT              20
#define BCHP_FTM_INTR2_PCI_CLEAR_HB_PKT_SENT_IS_DEFAULT            0x00000000

/* FTM_INTR2 :: PCI_CLEAR :: ASSIST_LVL4_IS [19:19] */
#define BCHP_FTM_INTR2_PCI_CLEAR_ASSIST_LVL4_IS_MASK               0x00080000
#define BCHP_FTM_INTR2_PCI_CLEAR_ASSIST_LVL4_IS_SHIFT              19
#define BCHP_FTM_INTR2_PCI_CLEAR_ASSIST_LVL4_IS_DEFAULT            0x00000000

/* FTM_INTR2 :: PCI_CLEAR :: ASSIST_LVL3_IS [18:18] */
#define BCHP_FTM_INTR2_PCI_CLEAR_ASSIST_LVL3_IS_MASK               0x00040000
#define BCHP_FTM_INTR2_PCI_CLEAR_ASSIST_LVL3_IS_SHIFT              18
#define BCHP_FTM_INTR2_PCI_CLEAR_ASSIST_LVL3_IS_DEFAULT            0x00000000

/* FTM_INTR2 :: PCI_CLEAR :: ASSIST_LVL2_IS [17:17] */
#define BCHP_FTM_INTR2_PCI_CLEAR_ASSIST_LVL2_IS_MASK               0x00020000
#define BCHP_FTM_INTR2_PCI_CLEAR_ASSIST_LVL2_IS_SHIFT              17
#define BCHP_FTM_INTR2_PCI_CLEAR_ASSIST_LVL2_IS_DEFAULT            0x00000000

/* FTM_INTR2 :: PCI_CLEAR :: ASSIST_LVL1_IS [16:16] */
#define BCHP_FTM_INTR2_PCI_CLEAR_ASSIST_LVL1_IS_MASK               0x00010000
#define BCHP_FTM_INTR2_PCI_CLEAR_ASSIST_LVL1_IS_SHIFT              16
#define BCHP_FTM_INTR2_PCI_CLEAR_ASSIST_LVL1_IS_DEFAULT            0x00000000

/* FTM_INTR2 :: PCI_CLEAR :: RX_PKT_RDY_IS [15:15] */
#define BCHP_FTM_INTR2_PCI_CLEAR_RX_PKT_RDY_IS_MASK                0x00008000
#define BCHP_FTM_INTR2_PCI_CLEAR_RX_PKT_RDY_IS_SHIFT               15
#define BCHP_FTM_INTR2_PCI_CLEAR_RX_PKT_RDY_IS_DEFAULT             0x00000000

/* FTM_INTR2 :: PCI_CLEAR :: ASSIST_IDLE_IS [14:14] */
#define BCHP_FTM_INTR2_PCI_CLEAR_ASSIST_IDLE_IS_MASK               0x00004000
#define BCHP_FTM_INTR2_PCI_CLEAR_ASSIST_IDLE_IS_SHIFT              14
#define BCHP_FTM_INTR2_PCI_CLEAR_ASSIST_IDLE_IS_DEFAULT            0x00000000

/* FTM_INTR2 :: PCI_CLEAR :: TIMER3_IS [13:13] */
#define BCHP_FTM_INTR2_PCI_CLEAR_TIMER3_IS_MASK                    0x00002000
#define BCHP_FTM_INTR2_PCI_CLEAR_TIMER3_IS_SHIFT                   13
#define BCHP_FTM_INTR2_PCI_CLEAR_TIMER3_IS_DEFAULT                 0x00000000

/* FTM_INTR2 :: PCI_CLEAR :: TIMER2_IS [12:12] */
#define BCHP_FTM_INTR2_PCI_CLEAR_TIMER2_IS_MASK                    0x00001000
#define BCHP_FTM_INTR2_PCI_CLEAR_TIMER2_IS_SHIFT                   12
#define BCHP_FTM_INTR2_PCI_CLEAR_TIMER2_IS_DEFAULT                 0x00000000

/* FTM_INTR2 :: PCI_CLEAR :: TIMER1_IS [11:11] */
#define BCHP_FTM_INTR2_PCI_CLEAR_TIMER1_IS_MASK                    0x00000800
#define BCHP_FTM_INTR2_PCI_CLEAR_TIMER1_IS_SHIFT                   11
#define BCHP_FTM_INTR2_PCI_CLEAR_TIMER1_IS_DEFAULT                 0x00000000

/* FTM_INTR2 :: PCI_CLEAR :: CORR_PREAMBLE_IS [10:10] */
#define BCHP_FTM_INTR2_PCI_CLEAR_CORR_PREAMBLE_IS_MASK             0x00000400
#define BCHP_FTM_INTR2_PCI_CLEAR_CORR_PREAMBLE_IS_SHIFT            10
#define BCHP_FTM_INTR2_PCI_CLEAR_CORR_PREAMBLE_IS_DEFAULT          0x00000000

/* FTM_INTR2 :: PCI_CLEAR :: CORR_AGC_IS [09:09] */
#define BCHP_FTM_INTR2_PCI_CLEAR_CORR_AGC_IS_MASK                  0x00000200
#define BCHP_FTM_INTR2_PCI_CLEAR_CORR_AGC_IS_SHIFT                 9
#define BCHP_FTM_INTR2_PCI_CLEAR_CORR_AGC_IS_DEFAULT               0x00000000

/* FTM_INTR2 :: PCI_CLEAR :: CORR_TIMEOUT_IS [08:08] */
#define BCHP_FTM_INTR2_PCI_CLEAR_CORR_TIMEOUT_IS_MASK              0x00000100
#define BCHP_FTM_INTR2_PCI_CLEAR_CORR_TIMEOUT_IS_SHIFT             8
#define BCHP_FTM_INTR2_PCI_CLEAR_CORR_TIMEOUT_IS_DEFAULT           0x00000000

/* FTM_INTR2 :: PCI_CLEAR :: CORR_BYTE_IS [07:07] */
#define BCHP_FTM_INTR2_PCI_CLEAR_CORR_BYTE_IS_MASK                 0x00000080
#define BCHP_FTM_INTR2_PCI_CLEAR_CORR_BYTE_IS_SHIFT                7
#define BCHP_FTM_INTR2_PCI_CLEAR_CORR_BYTE_IS_DEFAULT              0x00000000

/* FTM_INTR2 :: PCI_CLEAR :: CORR_STATE_IS [06:06] */
#define BCHP_FTM_INTR2_PCI_CLEAR_CORR_STATE_IS_MASK                0x00000040
#define BCHP_FTM_INTR2_PCI_CLEAR_CORR_STATE_IS_SHIFT               6
#define BCHP_FTM_INTR2_PCI_CLEAR_CORR_STATE_IS_DEFAULT             0x00000000

/* FTM_INTR2 :: PCI_CLEAR :: RSSI_FALL_IS [05:05] */
#define BCHP_FTM_INTR2_PCI_CLEAR_RSSI_FALL_IS_MASK                 0x00000020
#define BCHP_FTM_INTR2_PCI_CLEAR_RSSI_FALL_IS_SHIFT                5
#define BCHP_FTM_INTR2_PCI_CLEAR_RSSI_FALL_IS_DEFAULT              0x00000000

/* FTM_INTR2 :: PCI_CLEAR :: RSSI_RISE_IS [04:04] */
#define BCHP_FTM_INTR2_PCI_CLEAR_RSSI_RISE_IS_MASK                 0x00000010
#define BCHP_FTM_INTR2_PCI_CLEAR_RSSI_RISE_IS_SHIFT                4
#define BCHP_FTM_INTR2_PCI_CLEAR_RSSI_RISE_IS_DEFAULT              0x00000000

/* FTM_INTR2 :: PCI_CLEAR :: UART_ERR_IS [03:03] */
#define BCHP_FTM_INTR2_PCI_CLEAR_UART_ERR_IS_MASK                  0x00000008
#define BCHP_FTM_INTR2_PCI_CLEAR_UART_ERR_IS_SHIFT                 3
#define BCHP_FTM_INTR2_PCI_CLEAR_UART_ERR_IS_DEFAULT               0x00000000

/* FTM_INTR2 :: PCI_CLEAR :: UART_END_IS [02:02] */
#define BCHP_FTM_INTR2_PCI_CLEAR_UART_END_IS_MASK                  0x00000004
#define BCHP_FTM_INTR2_PCI_CLEAR_UART_END_IS_SHIFT                 2
#define BCHP_FTM_INTR2_PCI_CLEAR_UART_END_IS_DEFAULT               0x00000000

/* FTM_INTR2 :: PCI_CLEAR :: UART_TX_IS [01:01] */
#define BCHP_FTM_INTR2_PCI_CLEAR_UART_TX_IS_MASK                   0x00000002
#define BCHP_FTM_INTR2_PCI_CLEAR_UART_TX_IS_SHIFT                  1
#define BCHP_FTM_INTR2_PCI_CLEAR_UART_TX_IS_DEFAULT                0x00000000

/* FTM_INTR2 :: PCI_CLEAR :: UART_IS [00:00] */
#define BCHP_FTM_INTR2_PCI_CLEAR_UART_IS_MASK                      0x00000001
#define BCHP_FTM_INTR2_PCI_CLEAR_UART_IS_SHIFT                     0
#define BCHP_FTM_INTR2_PCI_CLEAR_UART_IS_DEFAULT                   0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* FTM_INTR2 :: PCI_MASK_STATUS :: RX_RESET_PKT_IM [31:31] */
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_RX_RESET_PKT_IM_MASK        0x80000000
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_RX_RESET_PKT_IM_SHIFT       31
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_RX_RESET_PKT_IM_DEFAULT     0x00000001

/* FTM_INTR2 :: PCI_MASK_STATUS :: RX_TYPE1_OR_TYPE2_CNT_IM [30:30] */
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_RX_TYPE1_OR_TYPE2_CNT_IM_MASK 0x40000000
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_RX_TYPE1_OR_TYPE2_CNT_IM_SHIFT 30
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_RX_TYPE1_OR_TYPE2_CNT_IM_DEFAULT 0x00000001

/* FTM_INTR2 :: PCI_MASK_STATUS :: SER_NUM_CHG_IM [29:29] */
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_SER_NUM_CHG_IM_MASK         0x20000000
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_SER_NUM_CHG_IM_SHIFT        29
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_SER_NUM_CHG_IM_DEFAULT      0x00000001

/* FTM_INTR2 :: PCI_MASK_STATUS :: RX_BIT_MASK_CHG_IM [28:28] */
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_RX_BIT_MASK_CHG_IM_MASK     0x10000000
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_RX_BIT_MASK_CHG_IM_SHIFT    28
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_RX_BIT_MASK_CHG_IM_DEFAULT  0x00000001

/* FTM_INTR2 :: PCI_MASK_STATUS :: FXCLUDE_CNT_IM [27:27] */
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_FXCLUDE_CNT_IM_MASK         0x08000000
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_FXCLUDE_CNT_IM_SHIFT        27
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_FXCLUDE_CNT_IM_DEFAULT      0x00000001

/* FTM_INTR2 :: PCI_MASK_STATUS :: FRX_MSK_NM_CNT_IM [26:26] */
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_FRX_MSK_NM_CNT_IM_MASK      0x04000000
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_FRX_MSK_NM_CNT_IM_SHIFT     26
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_FRX_MSK_NM_CNT_IM_DEFAULT   0x00000001

/* FTM_INTR2 :: PCI_MASK_STATUS :: FBAD_CRC_CNT_IM [25:25] */
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_FBAD_CRC_CNT_IM_MASK        0x02000000
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_FBAD_CRC_CNT_IM_SHIFT       25
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_FBAD_CRC_CNT_IM_DEFAULT     0x00000001

/* FTM_INTR2 :: PCI_MASK_STATUS :: FPKT_CNT_IM [24:24] */
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_FPKT_CNT_IM_MASK            0x01000000
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_FPKT_CNT_IM_SHIFT           24
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_FPKT_CNT_IM_DEFAULT         0x00000001

/* FTM_INTR2 :: PCI_MASK_STATUS :: RX_PKT_RDY_CNT_IM [23:23] */
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_RX_PKT_RDY_CNT_IM_MASK      0x00800000
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_RX_PKT_RDY_CNT_IM_SHIFT     23
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_RX_PKT_RDY_CNT_IM_DEFAULT   0x00000001

/* FTM_INTR2 :: PCI_MASK_STATUS :: ASSIST_ERR_IM [22:22] */
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_ASSIST_ERR_IM_MASK          0x00400000
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_ASSIST_ERR_IM_SHIFT         22
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_ASSIST_ERR_IM_DEFAULT       0x00000001

/* FTM_INTR2 :: PCI_MASK_STATUS :: SP_PKT_SENT_IM [21:21] */
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_SP_PKT_SENT_IM_MASK         0x00200000
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_SP_PKT_SENT_IM_SHIFT        21
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_SP_PKT_SENT_IM_DEFAULT      0x00000001

/* FTM_INTR2 :: PCI_MASK_STATUS :: HB_PKT_SENT_IM [20:20] */
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_HB_PKT_SENT_IM_MASK         0x00100000
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_HB_PKT_SENT_IM_SHIFT        20
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_HB_PKT_SENT_IM_DEFAULT      0x00000001

/* FTM_INTR2 :: PCI_MASK_STATUS :: ASSIST_LVL4_IM [19:19] */
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_ASSIST_LVL4_IM_MASK         0x00080000
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_ASSIST_LVL4_IM_SHIFT        19
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_ASSIST_LVL4_IM_DEFAULT      0x00000001

/* FTM_INTR2 :: PCI_MASK_STATUS :: ASSIST_LVL3_IM [18:18] */
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_ASSIST_LVL3_IM_MASK         0x00040000
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_ASSIST_LVL3_IM_SHIFT        18
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_ASSIST_LVL3_IM_DEFAULT      0x00000001

/* FTM_INTR2 :: PCI_MASK_STATUS :: ASSIST_LVL2_IM [17:17] */
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_ASSIST_LVL2_IM_MASK         0x00020000
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_ASSIST_LVL2_IM_SHIFT        17
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_ASSIST_LVL2_IM_DEFAULT      0x00000001

/* FTM_INTR2 :: PCI_MASK_STATUS :: ASSIST_LVL1_IM [16:16] */
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_ASSIST_LVL1_IM_MASK         0x00010000
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_ASSIST_LVL1_IM_SHIFT        16
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_ASSIST_LVL1_IM_DEFAULT      0x00000001

/* FTM_INTR2 :: PCI_MASK_STATUS :: RX_PKT_RDY_IM [15:15] */
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_RX_PKT_RDY_IM_MASK          0x00008000
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_RX_PKT_RDY_IM_SHIFT         15
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_RX_PKT_RDY_IM_DEFAULT       0x00000001

/* FTM_INTR2 :: PCI_MASK_STATUS :: ASSIST_IDLE_IM [14:14] */
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_ASSIST_IDLE_IM_MASK         0x00004000
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_ASSIST_IDLE_IM_SHIFT        14
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_ASSIST_IDLE_IM_DEFAULT      0x00000001

/* FTM_INTR2 :: PCI_MASK_STATUS :: TIMER3_IM [13:13] */
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_TIMER3_IM_MASK              0x00002000
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_TIMER3_IM_SHIFT             13
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_TIMER3_IM_DEFAULT           0x00000001

/* FTM_INTR2 :: PCI_MASK_STATUS :: TIMER2_IM [12:12] */
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_TIMER2_IM_MASK              0x00001000
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_TIMER2_IM_SHIFT             12
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_TIMER2_IM_DEFAULT           0x00000001

/* FTM_INTR2 :: PCI_MASK_STATUS :: TIMER1_IM [11:11] */
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_TIMER1_IM_MASK              0x00000800
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_TIMER1_IM_SHIFT             11
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_TIMER1_IM_DEFAULT           0x00000001

/* FTM_INTR2 :: PCI_MASK_STATUS :: CORR_PREAMBLE_IM [10:10] */
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_CORR_PREAMBLE_IM_MASK       0x00000400
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_CORR_PREAMBLE_IM_SHIFT      10
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_CORR_PREAMBLE_IM_DEFAULT    0x00000001

/* FTM_INTR2 :: PCI_MASK_STATUS :: CORR_AGC_IM [09:09] */
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_CORR_AGC_IM_MASK            0x00000200
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_CORR_AGC_IM_SHIFT           9
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_CORR_AGC_IM_DEFAULT         0x00000001

/* FTM_INTR2 :: PCI_MASK_STATUS :: CORR_TIMEOUT_IM [08:08] */
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_CORR_TIMEOUT_IM_MASK        0x00000100
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_CORR_TIMEOUT_IM_SHIFT       8
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_CORR_TIMEOUT_IM_DEFAULT     0x00000001

/* FTM_INTR2 :: PCI_MASK_STATUS :: CORR_BYTE_IM [07:07] */
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_CORR_BYTE_IM_MASK           0x00000080
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_CORR_BYTE_IM_SHIFT          7
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_CORR_BYTE_IM_DEFAULT        0x00000001

/* FTM_INTR2 :: PCI_MASK_STATUS :: CORR_STATE_IM [06:06] */
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_CORR_STATE_IM_MASK          0x00000040
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_CORR_STATE_IM_SHIFT         6
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_CORR_STATE_IM_DEFAULT       0x00000001

/* FTM_INTR2 :: PCI_MASK_STATUS :: RSSI_FALL_IM [05:05] */
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_RSSI_FALL_IM_MASK           0x00000020
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_RSSI_FALL_IM_SHIFT          5
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_RSSI_FALL_IM_DEFAULT        0x00000001

/* FTM_INTR2 :: PCI_MASK_STATUS :: RSSI_RISE_IM [04:04] */
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_RSSI_RISE_IM_MASK           0x00000010
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_RSSI_RISE_IM_SHIFT          4
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_RSSI_RISE_IM_DEFAULT        0x00000001

/* FTM_INTR2 :: PCI_MASK_STATUS :: UART_ERR_IM [03:03] */
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_UART_ERR_IM_MASK            0x00000008
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_UART_ERR_IM_SHIFT           3
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_UART_ERR_IM_DEFAULT         0x00000001

/* FTM_INTR2 :: PCI_MASK_STATUS :: UART_END_IM [02:02] */
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_UART_END_IM_MASK            0x00000004
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_UART_END_IM_SHIFT           2
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_UART_END_IM_DEFAULT         0x00000001

/* FTM_INTR2 :: PCI_MASK_STATUS :: UART_TX_IM [01:01] */
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_UART_TX_IM_MASK             0x00000002
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_UART_TX_IM_SHIFT            1
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_UART_TX_IM_DEFAULT          0x00000001

/* FTM_INTR2 :: PCI_MASK_STATUS :: UART_IM [00:00] */
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_UART_IM_MASK                0x00000001
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_UART_IM_SHIFT               0
#define BCHP_FTM_INTR2_PCI_MASK_STATUS_UART_IM_DEFAULT             0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* FTM_INTR2 :: PCI_MASK_SET :: RX_RESET_PKT_IM [31:31] */
#define BCHP_FTM_INTR2_PCI_MASK_SET_RX_RESET_PKT_IM_MASK           0x80000000
#define BCHP_FTM_INTR2_PCI_MASK_SET_RX_RESET_PKT_IM_SHIFT          31
#define BCHP_FTM_INTR2_PCI_MASK_SET_RX_RESET_PKT_IM_DEFAULT        0x00000001

/* FTM_INTR2 :: PCI_MASK_SET :: RX_TYPE1_OR_TYPE2_CNT_IM [30:30] */
#define BCHP_FTM_INTR2_PCI_MASK_SET_RX_TYPE1_OR_TYPE2_CNT_IM_MASK  0x40000000
#define BCHP_FTM_INTR2_PCI_MASK_SET_RX_TYPE1_OR_TYPE2_CNT_IM_SHIFT 30
#define BCHP_FTM_INTR2_PCI_MASK_SET_RX_TYPE1_OR_TYPE2_CNT_IM_DEFAULT 0x00000001

/* FTM_INTR2 :: PCI_MASK_SET :: SER_NUM_CHG_IM [29:29] */
#define BCHP_FTM_INTR2_PCI_MASK_SET_SER_NUM_CHG_IM_MASK            0x20000000
#define BCHP_FTM_INTR2_PCI_MASK_SET_SER_NUM_CHG_IM_SHIFT           29
#define BCHP_FTM_INTR2_PCI_MASK_SET_SER_NUM_CHG_IM_DEFAULT         0x00000001

/* FTM_INTR2 :: PCI_MASK_SET :: RX_BIT_MASK_CHG_IM [28:28] */
#define BCHP_FTM_INTR2_PCI_MASK_SET_RX_BIT_MASK_CHG_IM_MASK        0x10000000
#define BCHP_FTM_INTR2_PCI_MASK_SET_RX_BIT_MASK_CHG_IM_SHIFT       28
#define BCHP_FTM_INTR2_PCI_MASK_SET_RX_BIT_MASK_CHG_IM_DEFAULT     0x00000001

/* FTM_INTR2 :: PCI_MASK_SET :: FXCLUDE_CNT_IM [27:27] */
#define BCHP_FTM_INTR2_PCI_MASK_SET_FXCLUDE_CNT_IM_MASK            0x08000000
#define BCHP_FTM_INTR2_PCI_MASK_SET_FXCLUDE_CNT_IM_SHIFT           27
#define BCHP_FTM_INTR2_PCI_MASK_SET_FXCLUDE_CNT_IM_DEFAULT         0x00000001

/* FTM_INTR2 :: PCI_MASK_SET :: FRX_MSK_NM_CNT_IM [26:26] */
#define BCHP_FTM_INTR2_PCI_MASK_SET_FRX_MSK_NM_CNT_IM_MASK         0x04000000
#define BCHP_FTM_INTR2_PCI_MASK_SET_FRX_MSK_NM_CNT_IM_SHIFT        26
#define BCHP_FTM_INTR2_PCI_MASK_SET_FRX_MSK_NM_CNT_IM_DEFAULT      0x00000001

/* FTM_INTR2 :: PCI_MASK_SET :: FBAD_CRC_CNT_IM [25:25] */
#define BCHP_FTM_INTR2_PCI_MASK_SET_FBAD_CRC_CNT_IM_MASK           0x02000000
#define BCHP_FTM_INTR2_PCI_MASK_SET_FBAD_CRC_CNT_IM_SHIFT          25
#define BCHP_FTM_INTR2_PCI_MASK_SET_FBAD_CRC_CNT_IM_DEFAULT        0x00000001

/* FTM_INTR2 :: PCI_MASK_SET :: FPKT_CNT_IM [24:24] */
#define BCHP_FTM_INTR2_PCI_MASK_SET_FPKT_CNT_IM_MASK               0x01000000
#define BCHP_FTM_INTR2_PCI_MASK_SET_FPKT_CNT_IM_SHIFT              24
#define BCHP_FTM_INTR2_PCI_MASK_SET_FPKT_CNT_IM_DEFAULT            0x00000001

/* FTM_INTR2 :: PCI_MASK_SET :: RX_PKT_RDY_CNT_IM [23:23] */
#define BCHP_FTM_INTR2_PCI_MASK_SET_RX_PKT_RDY_CNT_IM_MASK         0x00800000
#define BCHP_FTM_INTR2_PCI_MASK_SET_RX_PKT_RDY_CNT_IM_SHIFT        23
#define BCHP_FTM_INTR2_PCI_MASK_SET_RX_PKT_RDY_CNT_IM_DEFAULT      0x00000001

/* FTM_INTR2 :: PCI_MASK_SET :: ASSIST_ERR_IM [22:22] */
#define BCHP_FTM_INTR2_PCI_MASK_SET_ASSIST_ERR_IM_MASK             0x00400000
#define BCHP_FTM_INTR2_PCI_MASK_SET_ASSIST_ERR_IM_SHIFT            22
#define BCHP_FTM_INTR2_PCI_MASK_SET_ASSIST_ERR_IM_DEFAULT          0x00000001

/* FTM_INTR2 :: PCI_MASK_SET :: SP_PKT_SENT_IM [21:21] */
#define BCHP_FTM_INTR2_PCI_MASK_SET_SP_PKT_SENT_IM_MASK            0x00200000
#define BCHP_FTM_INTR2_PCI_MASK_SET_SP_PKT_SENT_IM_SHIFT           21
#define BCHP_FTM_INTR2_PCI_MASK_SET_SP_PKT_SENT_IM_DEFAULT         0x00000001

/* FTM_INTR2 :: PCI_MASK_SET :: HB_PKT_SENT_IM [20:20] */
#define BCHP_FTM_INTR2_PCI_MASK_SET_HB_PKT_SENT_IM_MASK            0x00100000
#define BCHP_FTM_INTR2_PCI_MASK_SET_HB_PKT_SENT_IM_SHIFT           20
#define BCHP_FTM_INTR2_PCI_MASK_SET_HB_PKT_SENT_IM_DEFAULT         0x00000001

/* FTM_INTR2 :: PCI_MASK_SET :: ASSIST_LVL4_IM [19:19] */
#define BCHP_FTM_INTR2_PCI_MASK_SET_ASSIST_LVL4_IM_MASK            0x00080000
#define BCHP_FTM_INTR2_PCI_MASK_SET_ASSIST_LVL4_IM_SHIFT           19
#define BCHP_FTM_INTR2_PCI_MASK_SET_ASSIST_LVL4_IM_DEFAULT         0x00000001

/* FTM_INTR2 :: PCI_MASK_SET :: ASSIST_LVL3_IM [18:18] */
#define BCHP_FTM_INTR2_PCI_MASK_SET_ASSIST_LVL3_IM_MASK            0x00040000
#define BCHP_FTM_INTR2_PCI_MASK_SET_ASSIST_LVL3_IM_SHIFT           18
#define BCHP_FTM_INTR2_PCI_MASK_SET_ASSIST_LVL3_IM_DEFAULT         0x00000001

/* FTM_INTR2 :: PCI_MASK_SET :: ASSIST_LVL2_IM [17:17] */
#define BCHP_FTM_INTR2_PCI_MASK_SET_ASSIST_LVL2_IM_MASK            0x00020000
#define BCHP_FTM_INTR2_PCI_MASK_SET_ASSIST_LVL2_IM_SHIFT           17
#define BCHP_FTM_INTR2_PCI_MASK_SET_ASSIST_LVL2_IM_DEFAULT         0x00000001

/* FTM_INTR2 :: PCI_MASK_SET :: ASSIST_LVL1_IM [16:16] */
#define BCHP_FTM_INTR2_PCI_MASK_SET_ASSIST_LVL1_IM_MASK            0x00010000
#define BCHP_FTM_INTR2_PCI_MASK_SET_ASSIST_LVL1_IM_SHIFT           16
#define BCHP_FTM_INTR2_PCI_MASK_SET_ASSIST_LVL1_IM_DEFAULT         0x00000001

/* FTM_INTR2 :: PCI_MASK_SET :: RX_PKT_RDY_IM [15:15] */
#define BCHP_FTM_INTR2_PCI_MASK_SET_RX_PKT_RDY_IM_MASK             0x00008000
#define BCHP_FTM_INTR2_PCI_MASK_SET_RX_PKT_RDY_IM_SHIFT            15
#define BCHP_FTM_INTR2_PCI_MASK_SET_RX_PKT_RDY_IM_DEFAULT          0x00000001

/* FTM_INTR2 :: PCI_MASK_SET :: ASSIST_IDLE_IM [14:14] */
#define BCHP_FTM_INTR2_PCI_MASK_SET_ASSIST_IDLE_IM_MASK            0x00004000
#define BCHP_FTM_INTR2_PCI_MASK_SET_ASSIST_IDLE_IM_SHIFT           14
#define BCHP_FTM_INTR2_PCI_MASK_SET_ASSIST_IDLE_IM_DEFAULT         0x00000001

/* FTM_INTR2 :: PCI_MASK_SET :: TIMER3_IM [13:13] */
#define BCHP_FTM_INTR2_PCI_MASK_SET_TIMER3_IM_MASK                 0x00002000
#define BCHP_FTM_INTR2_PCI_MASK_SET_TIMER3_IM_SHIFT                13
#define BCHP_FTM_INTR2_PCI_MASK_SET_TIMER3_IM_DEFAULT              0x00000001

/* FTM_INTR2 :: PCI_MASK_SET :: TIMER2_IM [12:12] */
#define BCHP_FTM_INTR2_PCI_MASK_SET_TIMER2_IM_MASK                 0x00001000
#define BCHP_FTM_INTR2_PCI_MASK_SET_TIMER2_IM_SHIFT                12
#define BCHP_FTM_INTR2_PCI_MASK_SET_TIMER2_IM_DEFAULT              0x00000001

/* FTM_INTR2 :: PCI_MASK_SET :: TIMER1_IM [11:11] */
#define BCHP_FTM_INTR2_PCI_MASK_SET_TIMER1_IM_MASK                 0x00000800
#define BCHP_FTM_INTR2_PCI_MASK_SET_TIMER1_IM_SHIFT                11
#define BCHP_FTM_INTR2_PCI_MASK_SET_TIMER1_IM_DEFAULT              0x00000001

/* FTM_INTR2 :: PCI_MASK_SET :: CORR_PREAMBLE_IM [10:10] */
#define BCHP_FTM_INTR2_PCI_MASK_SET_CORR_PREAMBLE_IM_MASK          0x00000400
#define BCHP_FTM_INTR2_PCI_MASK_SET_CORR_PREAMBLE_IM_SHIFT         10
#define BCHP_FTM_INTR2_PCI_MASK_SET_CORR_PREAMBLE_IM_DEFAULT       0x00000001

/* FTM_INTR2 :: PCI_MASK_SET :: CORR_AGC_IM [09:09] */
#define BCHP_FTM_INTR2_PCI_MASK_SET_CORR_AGC_IM_MASK               0x00000200
#define BCHP_FTM_INTR2_PCI_MASK_SET_CORR_AGC_IM_SHIFT              9
#define BCHP_FTM_INTR2_PCI_MASK_SET_CORR_AGC_IM_DEFAULT            0x00000001

/* FTM_INTR2 :: PCI_MASK_SET :: CORR_TIMEOUT_IM [08:08] */
#define BCHP_FTM_INTR2_PCI_MASK_SET_CORR_TIMEOUT_IM_MASK           0x00000100
#define BCHP_FTM_INTR2_PCI_MASK_SET_CORR_TIMEOUT_IM_SHIFT          8
#define BCHP_FTM_INTR2_PCI_MASK_SET_CORR_TIMEOUT_IM_DEFAULT        0x00000001

/* FTM_INTR2 :: PCI_MASK_SET :: CORR_BYTE_IM [07:07] */
#define BCHP_FTM_INTR2_PCI_MASK_SET_CORR_BYTE_IM_MASK              0x00000080
#define BCHP_FTM_INTR2_PCI_MASK_SET_CORR_BYTE_IM_SHIFT             7
#define BCHP_FTM_INTR2_PCI_MASK_SET_CORR_BYTE_IM_DEFAULT           0x00000001

/* FTM_INTR2 :: PCI_MASK_SET :: CORR_STATE_IM [06:06] */
#define BCHP_FTM_INTR2_PCI_MASK_SET_CORR_STATE_IM_MASK             0x00000040
#define BCHP_FTM_INTR2_PCI_MASK_SET_CORR_STATE_IM_SHIFT            6
#define BCHP_FTM_INTR2_PCI_MASK_SET_CORR_STATE_IM_DEFAULT          0x00000001

/* FTM_INTR2 :: PCI_MASK_SET :: RSSI_FALL_IM [05:05] */
#define BCHP_FTM_INTR2_PCI_MASK_SET_RSSI_FALL_IM_MASK              0x00000020
#define BCHP_FTM_INTR2_PCI_MASK_SET_RSSI_FALL_IM_SHIFT             5
#define BCHP_FTM_INTR2_PCI_MASK_SET_RSSI_FALL_IM_DEFAULT           0x00000001

/* FTM_INTR2 :: PCI_MASK_SET :: RSSI_RISE_IM [04:04] */
#define BCHP_FTM_INTR2_PCI_MASK_SET_RSSI_RISE_IM_MASK              0x00000010
#define BCHP_FTM_INTR2_PCI_MASK_SET_RSSI_RISE_IM_SHIFT             4
#define BCHP_FTM_INTR2_PCI_MASK_SET_RSSI_RISE_IM_DEFAULT           0x00000001

/* FTM_INTR2 :: PCI_MASK_SET :: UART_ERR_IM [03:03] */
#define BCHP_FTM_INTR2_PCI_MASK_SET_UART_ERR_IM_MASK               0x00000008
#define BCHP_FTM_INTR2_PCI_MASK_SET_UART_ERR_IM_SHIFT              3
#define BCHP_FTM_INTR2_PCI_MASK_SET_UART_ERR_IM_DEFAULT            0x00000001

/* FTM_INTR2 :: PCI_MASK_SET :: UART_END_IM [02:02] */
#define BCHP_FTM_INTR2_PCI_MASK_SET_UART_END_IM_MASK               0x00000004
#define BCHP_FTM_INTR2_PCI_MASK_SET_UART_END_IM_SHIFT              2
#define BCHP_FTM_INTR2_PCI_MASK_SET_UART_END_IM_DEFAULT            0x00000001

/* FTM_INTR2 :: PCI_MASK_SET :: UART_TX_IM [01:01] */
#define BCHP_FTM_INTR2_PCI_MASK_SET_UART_TX_IM_MASK                0x00000002
#define BCHP_FTM_INTR2_PCI_MASK_SET_UART_TX_IM_SHIFT               1
#define BCHP_FTM_INTR2_PCI_MASK_SET_UART_TX_IM_DEFAULT             0x00000001

/* FTM_INTR2 :: PCI_MASK_SET :: UART_IM [00:00] */
#define BCHP_FTM_INTR2_PCI_MASK_SET_UART_IM_MASK                   0x00000001
#define BCHP_FTM_INTR2_PCI_MASK_SET_UART_IM_SHIFT                  0
#define BCHP_FTM_INTR2_PCI_MASK_SET_UART_IM_DEFAULT                0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* FTM_INTR2 :: PCI_MASK_CLEAR :: RX_RESET_PKT_IM [31:31] */
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_RX_RESET_PKT_IM_MASK         0x80000000
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_RX_RESET_PKT_IM_SHIFT        31
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_RX_RESET_PKT_IM_DEFAULT      0x00000001

/* FTM_INTR2 :: PCI_MASK_CLEAR :: RX_TYPE1_OR_TYPE2_CNT_IM [30:30] */
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_RX_TYPE1_OR_TYPE2_CNT_IM_MASK 0x40000000
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_RX_TYPE1_OR_TYPE2_CNT_IM_SHIFT 30
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_RX_TYPE1_OR_TYPE2_CNT_IM_DEFAULT 0x00000001

/* FTM_INTR2 :: PCI_MASK_CLEAR :: SER_NUM_CHG_IM [29:29] */
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_SER_NUM_CHG_IM_MASK          0x20000000
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_SER_NUM_CHG_IM_SHIFT         29
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_SER_NUM_CHG_IM_DEFAULT       0x00000001

/* FTM_INTR2 :: PCI_MASK_CLEAR :: RX_BIT_MASK_CHG_IM [28:28] */
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_RX_BIT_MASK_CHG_IM_MASK      0x10000000
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_RX_BIT_MASK_CHG_IM_SHIFT     28
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_RX_BIT_MASK_CHG_IM_DEFAULT   0x00000001

/* FTM_INTR2 :: PCI_MASK_CLEAR :: FXCLUDE_CNT_IM [27:27] */
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_FXCLUDE_CNT_IM_MASK          0x08000000
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_FXCLUDE_CNT_IM_SHIFT         27
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_FXCLUDE_CNT_IM_DEFAULT       0x00000001

/* FTM_INTR2 :: PCI_MASK_CLEAR :: FRX_MSK_NM_CNT_IM [26:26] */
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_FRX_MSK_NM_CNT_IM_MASK       0x04000000
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_FRX_MSK_NM_CNT_IM_SHIFT      26
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_FRX_MSK_NM_CNT_IM_DEFAULT    0x00000001

/* FTM_INTR2 :: PCI_MASK_CLEAR :: FBAD_CRC_CNT_IM [25:25] */
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_FBAD_CRC_CNT_IM_MASK         0x02000000
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_FBAD_CRC_CNT_IM_SHIFT        25
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_FBAD_CRC_CNT_IM_DEFAULT      0x00000001

/* FTM_INTR2 :: PCI_MASK_CLEAR :: FPKT_CNT_IM [24:24] */
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_FPKT_CNT_IM_MASK             0x01000000
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_FPKT_CNT_IM_SHIFT            24
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_FPKT_CNT_IM_DEFAULT          0x00000001

/* FTM_INTR2 :: PCI_MASK_CLEAR :: RX_PKT_RDY_CNT_IM [23:23] */
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_RX_PKT_RDY_CNT_IM_MASK       0x00800000
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_RX_PKT_RDY_CNT_IM_SHIFT      23
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_RX_PKT_RDY_CNT_IM_DEFAULT    0x00000001

/* FTM_INTR2 :: PCI_MASK_CLEAR :: ASSIST_ERR_IM [22:22] */
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_ASSIST_ERR_IM_MASK           0x00400000
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_ASSIST_ERR_IM_SHIFT          22
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_ASSIST_ERR_IM_DEFAULT        0x00000001

/* FTM_INTR2 :: PCI_MASK_CLEAR :: SP_PKT_SENT_IM [21:21] */
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_SP_PKT_SENT_IM_MASK          0x00200000
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_SP_PKT_SENT_IM_SHIFT         21
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_SP_PKT_SENT_IM_DEFAULT       0x00000001

/* FTM_INTR2 :: PCI_MASK_CLEAR :: HB_PKT_SENT_IM [20:20] */
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_HB_PKT_SENT_IM_MASK          0x00100000
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_HB_PKT_SENT_IM_SHIFT         20
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_HB_PKT_SENT_IM_DEFAULT       0x00000001

/* FTM_INTR2 :: PCI_MASK_CLEAR :: ASSIST_LVL4_IM [19:19] */
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_ASSIST_LVL4_IM_MASK          0x00080000
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_ASSIST_LVL4_IM_SHIFT         19
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_ASSIST_LVL4_IM_DEFAULT       0x00000001

/* FTM_INTR2 :: PCI_MASK_CLEAR :: ASSIST_LVL3_IM [18:18] */
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_ASSIST_LVL3_IM_MASK          0x00040000
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_ASSIST_LVL3_IM_SHIFT         18
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_ASSIST_LVL3_IM_DEFAULT       0x00000001

/* FTM_INTR2 :: PCI_MASK_CLEAR :: ASSIST_LVL2_IM [17:17] */
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_ASSIST_LVL2_IM_MASK          0x00020000
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_ASSIST_LVL2_IM_SHIFT         17
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_ASSIST_LVL2_IM_DEFAULT       0x00000001

/* FTM_INTR2 :: PCI_MASK_CLEAR :: ASSIST_LVL1_IM [16:16] */
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_ASSIST_LVL1_IM_MASK          0x00010000
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_ASSIST_LVL1_IM_SHIFT         16
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_ASSIST_LVL1_IM_DEFAULT       0x00000001

/* FTM_INTR2 :: PCI_MASK_CLEAR :: RX_PKT_RDY_IM [15:15] */
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_RX_PKT_RDY_IM_MASK           0x00008000
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_RX_PKT_RDY_IM_SHIFT          15
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_RX_PKT_RDY_IM_DEFAULT        0x00000001

/* FTM_INTR2 :: PCI_MASK_CLEAR :: ASSIST_IDLE_IM [14:14] */
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_ASSIST_IDLE_IM_MASK          0x00004000
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_ASSIST_IDLE_IM_SHIFT         14
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_ASSIST_IDLE_IM_DEFAULT       0x00000001

/* FTM_INTR2 :: PCI_MASK_CLEAR :: TIMER3_IM [13:13] */
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_TIMER3_IM_MASK               0x00002000
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_TIMER3_IM_SHIFT              13
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_TIMER3_IM_DEFAULT            0x00000001

/* FTM_INTR2 :: PCI_MASK_CLEAR :: TIMER2_IM [12:12] */
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_TIMER2_IM_MASK               0x00001000
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_TIMER2_IM_SHIFT              12
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_TIMER2_IM_DEFAULT            0x00000001

/* FTM_INTR2 :: PCI_MASK_CLEAR :: TIMER1_IM [11:11] */
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_TIMER1_IM_MASK               0x00000800
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_TIMER1_IM_SHIFT              11
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_TIMER1_IM_DEFAULT            0x00000001

/* FTM_INTR2 :: PCI_MASK_CLEAR :: CORR_PREAMBLE_IM [10:10] */
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_CORR_PREAMBLE_IM_MASK        0x00000400
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_CORR_PREAMBLE_IM_SHIFT       10
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_CORR_PREAMBLE_IM_DEFAULT     0x00000001

/* FTM_INTR2 :: PCI_MASK_CLEAR :: CORR_AGC_IM [09:09] */
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_CORR_AGC_IM_MASK             0x00000200
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_CORR_AGC_IM_SHIFT            9
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_CORR_AGC_IM_DEFAULT          0x00000001

/* FTM_INTR2 :: PCI_MASK_CLEAR :: CORR_TIMEOUT_IM [08:08] */
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_CORR_TIMEOUT_IM_MASK         0x00000100
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_CORR_TIMEOUT_IM_SHIFT        8
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_CORR_TIMEOUT_IM_DEFAULT      0x00000001

/* FTM_INTR2 :: PCI_MASK_CLEAR :: CORR_BYTE_IM [07:07] */
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_CORR_BYTE_IM_MASK            0x00000080
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_CORR_BYTE_IM_SHIFT           7
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_CORR_BYTE_IM_DEFAULT         0x00000001

/* FTM_INTR2 :: PCI_MASK_CLEAR :: CORR_STATE_IM [06:06] */
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_CORR_STATE_IM_MASK           0x00000040
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_CORR_STATE_IM_SHIFT          6
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_CORR_STATE_IM_DEFAULT        0x00000001

/* FTM_INTR2 :: PCI_MASK_CLEAR :: RSSI_FALL_IM [05:05] */
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_RSSI_FALL_IM_MASK            0x00000020
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_RSSI_FALL_IM_SHIFT           5
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_RSSI_FALL_IM_DEFAULT         0x00000001

/* FTM_INTR2 :: PCI_MASK_CLEAR :: RSSI_RISE_IM [04:04] */
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_RSSI_RISE_IM_MASK            0x00000010
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_RSSI_RISE_IM_SHIFT           4
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_RSSI_RISE_IM_DEFAULT         0x00000001

/* FTM_INTR2 :: PCI_MASK_CLEAR :: UART_ERR_IM [03:03] */
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_UART_ERR_IM_MASK             0x00000008
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_UART_ERR_IM_SHIFT            3
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_UART_ERR_IM_DEFAULT          0x00000001

/* FTM_INTR2 :: PCI_MASK_CLEAR :: UART_END_IM [02:02] */
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_UART_END_IM_MASK             0x00000004
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_UART_END_IM_SHIFT            2
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_UART_END_IM_DEFAULT          0x00000001

/* FTM_INTR2 :: PCI_MASK_CLEAR :: UART_TX_IM [01:01] */
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_UART_TX_IM_MASK              0x00000002
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_UART_TX_IM_SHIFT             1
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_UART_TX_IM_DEFAULT           0x00000001

/* FTM_INTR2 :: PCI_MASK_CLEAR :: UART_IM [00:00] */
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_UART_IM_MASK                 0x00000001
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_UART_IM_SHIFT                0
#define BCHP_FTM_INTR2_PCI_MASK_CLEAR_UART_IM_DEFAULT              0x00000001

#endif /* #ifndef BCHP_FTM_INTR2_H__ */

/* End of File */
