

        *** GPGPU-Sim Simulator Version 3.2.2  [build 17315] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    0 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      60 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_num_groups                       2 # number of containers (application equal partitions)
-gpgpu_mode3                            0 # 3 apps or not
-gpgpu_sms_app1                        30 # core partitioning
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpu_char                               0 # gpu char activated
-gpu_app                                1 # gpu mul app code activated
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                1000000000 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 60
GPGPU-Sim uArch:    0   1   2   3   4   5   6   7
GPGPU-Sim uArch:    8   9  10  11  12  13  14  15
GPGPU-Sim uArch:   16  17  18  19  20  21  22  23
GPGPU-Sim uArch:   24  25  26  27  28  29  30  31
GPGPU-Sim uArch:   32  33  34  35  36  37  38  39
GPGPU-Sim uArch:   40  41  42  43  44  45  46  47
GPGPU-Sim uArch:   48  49  50  51  52  53  54  55
GPGPU-Sim uArch:   56  57  58  59  60  61  62  63
GPGPU-Sim uArch:   64  65  66  67  68  69  70  71
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 60
GPGPU-Sim uArch:    0   1   2   3   4   5   6   7
GPGPU-Sim uArch:    8   9  10  11  12  13  14  15
GPGPU-Sim uArch:   16  17  18  19  20  21  22  23
GPGPU-Sim uArch:   24  25  26  27  28  29  30  31
GPGPU-Sim uArch:   32  33  34  35  36  37  38  39
GPGPU-Sim uArch:   40  41  42  43  44  45  46  47
GPGPU-Sim uArch:   48  49  50  51  52  53  54  55
GPGPU-Sim uArch:   56  57  58  59  60  61  62  63
GPGPU-Sim uArch:   64  65  66  67  68  69  70  71
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary found PTX versions for 'main.cu', capability = compute_20
GPGPU-Sim PTX: Loading PTX for main.cu, capability = compute_20
GPGPU-Sim PTX: allocating constant region for "__cudart_i2opi_f" from 0x100 to 0x118 (global memory space) 1
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_result_3212" from 0x0 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_result_6040" from 0x80 to 0x9c
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z15myfriend_kernelPii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15myfriend_kernelPii'...
GPGPU-Sim PTX: Finding dominators for '_Z15myfriend_kernelPii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15myfriend_kernelPii'...
GPGPU-Sim PTX: Finding postdominators for '_Z15myfriend_kernelPii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15myfriend_kernelPii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15myfriend_kernelPii'...
GPGPU-Sim PTX: reconvergence points for _Z15myfriend_kernelPii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x018 (_1.ptx:65) @%p1 bra $Lt_0_35586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb30 (_1.ptx:579) ld.param.u64 %rd14, [__cudaparm__Z15myfriend_kernelPii_a];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0b0 (_1.ptx:87) @%p3 bra $Lt_0_24578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x600 (_1.ptx:338) @!%p2 bra $Lt_0_30210;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0c8 (_1.ptx:92) bra.uni $LDWendi___isinff_177_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x600 (_1.ptx:338) @!%p2 bra $Lt_0_30210;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @!%p4 bra $Lt_0_25090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x518 (_1.ptx:297) mov.f32 %f19, %f8;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x198 (_1.ptx:129) @%p5 bra $Lt_0_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0 (_1.ptx:132) st.local.u32 [__cuda___cuda_result_3212+24], %r18;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x218 (_1.ptx:149) @%p6 bra $Lt_0_26626;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268 (_1.ptx:165) shr.u32 %r17, %r18, 30;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2a0 (_1.ptx:174) @%p7 bra $Lt_0_27394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:190) add.u32 %r51, %r17, %r48;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2c8 (_1.ptx:181) bra.uni $Lt_0_27138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:190) add.u32 %r51, %r17, %r48;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x320 (_1.ptx:198) @%p9 bra $Lt_0_27650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x360 (_1.ptx:213) mov.s32 %r59, %r17;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x378 (_1.ptx:216) @%p10 bra $Lt_0_35842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d8 (_1.ptx:240) mul.lo.u32 %r32, %r18, -921707870;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3c0 (_1.ptx:231) @%p11 bra $Lt_0_28674;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (_1.ptx:233) bra.uni $Lt_0_28162;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3c8 (_1.ptx:233) bra.uni $Lt_0_28162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d8 (_1.ptx:240) mul.lo.u32 %r32, %r18, -921707870;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x400 (_1.ptx:246) @%p12 bra $Lt_0_29186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (_1.ptx:259) mov.u32 %r69, 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x4a8 (_1.ptx:275) bra.uni $LDWendi___internal_fmad_177_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x518 (_1.ptx:297) mov.f32 %f19, %f8;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x540 (_1.ptx:302) @%p13 bra $Lt_0_29954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d0 (_1.ptx:328) neg.f32 %f36, %f29;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x590 (_1.ptx:314) bra.uni $Lt_0_29698;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d0 (_1.ptx:328) neg.f32 %f36, %f29;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x600 (_1.ptx:338) @!%p2 bra $Lt_0_30210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xae8 (_1.ptx:567) cvt.rn.f32.s32 %f64, %r5;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x618 (_1.ptx:343) bra.uni $LDWendi___isinff_177_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xae8 (_1.ptx:567) cvt.rn.f32.s32 %f64, %r5;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x630 (_1.ptx:348) @!%p15 bra $Lt_0_30722;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa68 (_1.ptx:548) mov.f32 %f51, %f40;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x6e8 (_1.ptx:380) @%p16 bra $Lt_0_31746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f0 (_1.ptx:383) st.local.u32 [__cuda___cuda_result_6040+24], %r90;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x768 (_1.ptx:400) @%p17 bra $Lt_0_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b8 (_1.ptx:416) shr.u32 %r89, %r90, 30;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x7f0 (_1.ptx:425) @%p18 bra $Lt_0_33026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_1.ptx:441) add.u32 %r122, %r89, %r119;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x818 (_1.ptx:432) bra.uni $Lt_0_32770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_1.ptx:441) add.u32 %r122, %r89, %r119;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x870 (_1.ptx:449) @%p20 bra $Lt_0_33282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b0 (_1.ptx:464) mov.s32 %r130, %r89;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x8c8 (_1.ptx:467) @%p21 bra $Lt_0_36098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x928 (_1.ptx:491) mul.lo.u32 %r104, %r90, -921707870;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x910 (_1.ptx:482) @%p22 bra $Lt_0_34306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x918 (_1.ptx:484) bra.uni $Lt_0_33794;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x918 (_1.ptx:484) bra.uni $Lt_0_33794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x928 (_1.ptx:491) mul.lo.u32 %r104, %r90, -921707870;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x950 (_1.ptx:497) @%p23 bra $Lt_0_34818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x980 (_1.ptx:510) mov.u32 %r140, 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x9f8 (_1.ptx:526) bra.uni $LDWendi___internal_fmad_177_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa68 (_1.ptx:548) mov.f32 %f51, %f40;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0xb18 (_1.ptx:573) @%p24 bra $Lt_0_24322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb20 (_1.ptx:574) bra.uni $Lt_0_23810;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0xb20 (_1.ptx:574) bra.uni $Lt_0_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb30 (_1.ptx:579) ld.param.u64 %rd14, [__cudaparm__Z15myfriend_kernelPii_a];
GPGPU-Sim PTX: ... end of reconvergence points for _Z15myfriend_kernelPii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15myfriend_kernelPii'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_result_3284" from 0x0 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_result_60112" from 0x80 to 0x9c
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z18mystreaming_kernelPii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18mystreaming_kernelPii'...
GPGPU-Sim PTX: Finding dominators for '_Z18mystreaming_kernelPii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18mystreaming_kernelPii'...
GPGPU-Sim PTX: Finding postdominators for '_Z18mystreaming_kernelPii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18mystreaming_kernelPii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18mystreaming_kernelPii'...
GPGPU-Sim PTX: reconvergence points for _Z18mystreaming_kernelPii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xb80 (_1.ptx:605) @%p1 bra $Lt_1_35586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1698 (_1.ptx:1119) ld.param.u64 %rd14, [__cudaparm__Z18mystreaming_kernelPii_a];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xc18 (_1.ptx:627) @%p3 bra $Lt_1_24578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1168 (_1.ptx:878) @!%p2 bra $Lt_1_30210;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xc30 (_1.ptx:632) bra.uni $LDWendi___isinff_178_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1168 (_1.ptx:878) @!%p2 bra $Lt_1_30210;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xc48 (_1.ptx:637) @!%p4 bra $Lt_1_25090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1080 (_1.ptx:837) mov.f32 %f19, %f8;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xd00 (_1.ptx:669) @%p5 bra $Lt_1_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd08 (_1.ptx:672) st.local.u32 [__cuda___cuda_result_3284+24], %r18;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xd80 (_1.ptx:689) @%p6 bra $Lt_1_26626;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdd0 (_1.ptx:705) shr.u32 %r17, %r18, 30;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xe08 (_1.ptx:714) @%p7 bra $Lt_1_27394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe50 (_1.ptx:730) add.u32 %r51, %r17, %r48;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xe30 (_1.ptx:721) bra.uni $Lt_1_27138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe50 (_1.ptx:730) add.u32 %r51, %r17, %r48;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xe88 (_1.ptx:738) @%p9 bra $Lt_1_27650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec8 (_1.ptx:753) mov.s32 %r59, %r17;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xee0 (_1.ptx:756) @%p10 bra $Lt_1_35842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf40 (_1.ptx:780) mul.lo.u32 %r32, %r18, -921707870;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xf28 (_1.ptx:771) @%p11 bra $Lt_1_28674;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf30 (_1.ptx:773) bra.uni $Lt_1_28162;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xf30 (_1.ptx:773) bra.uni $Lt_1_28162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf40 (_1.ptx:780) mul.lo.u32 %r32, %r18, -921707870;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xf68 (_1.ptx:786) @%p12 bra $Lt_1_29186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf98 (_1.ptx:799) mov.u32 %r69, 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1010 (_1.ptx:815) bra.uni $LDWendi___internal_fmad_178_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1080 (_1.ptx:837) mov.f32 %f19, %f8;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x10a8 (_1.ptx:842) @%p13 bra $Lt_1_29954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1138 (_1.ptx:868) neg.f32 %f36, %f29;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x10f8 (_1.ptx:854) bra.uni $Lt_1_29698;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1138 (_1.ptx:868) neg.f32 %f36, %f29;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1168 (_1.ptx:878) @!%p2 bra $Lt_1_30210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1650 (_1.ptx:1107) cvt.rn.f32.s32 %f64, %r5;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1180 (_1.ptx:883) bra.uni $LDWendi___isinff_178_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1650 (_1.ptx:1107) cvt.rn.f32.s32 %f64, %r5;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1198 (_1.ptx:888) @!%p15 bra $Lt_1_30722;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15d0 (_1.ptx:1088) mov.f32 %f51, %f40;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x1250 (_1.ptx:920) @%p16 bra $Lt_1_31746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1258 (_1.ptx:923) st.local.u32 [__cuda___cuda_result_60112+24], %r90;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x12d0 (_1.ptx:940) @%p17 bra $Lt_1_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1320 (_1.ptx:956) shr.u32 %r89, %r90, 30;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1358 (_1.ptx:965) @%p18 bra $Lt_1_33026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_1.ptx:981) add.u32 %r122, %r89, %r119;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x1380 (_1.ptx:972) bra.uni $Lt_1_32770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_1.ptx:981) add.u32 %r122, %r89, %r119;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x13d8 (_1.ptx:989) @%p20 bra $Lt_1_33282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1418 (_1.ptx:1004) mov.s32 %r130, %r89;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x1430 (_1.ptx:1007) @%p21 bra $Lt_1_36098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1490 (_1.ptx:1031) mul.lo.u32 %r104, %r90, -921707870;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1478 (_1.ptx:1022) @%p22 bra $Lt_1_34306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1480 (_1.ptx:1024) bra.uni $Lt_1_33794;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1480 (_1.ptx:1024) bra.uni $Lt_1_33794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1490 (_1.ptx:1031) mul.lo.u32 %r104, %r90, -921707870;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x14b8 (_1.ptx:1037) @%p23 bra $Lt_1_34818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14e8 (_1.ptx:1050) mov.u32 %r140, 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x1560 (_1.ptx:1066) bra.uni $LDWendi___internal_fmad_178_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15d0 (_1.ptx:1088) mov.f32 %f51, %f40;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1680 (_1.ptx:1113) @%p24 bra $Lt_1_24322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1688 (_1.ptx:1114) bra.uni $Lt_1_23810;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1688 (_1.ptx:1114) bra.uni $Lt_1_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1698 (_1.ptx:1119) ld.param.u64 %rd14, [__cudaparm__Z18mystreaming_kernelPii_a];
GPGPU-Sim PTX: ... end of reconvergence points for _Z18mystreaming_kernelPii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18mystreaming_kernelPii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_WbdtbO"
Running: cat _ptx_WbdtbO | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_muB8L0
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_muB8L0 --output-file  /dev/null 2> _ptx_WbdtbOinfo"
GPGPU-Sim PTX: Kernel '_Z18mystreaming_kernelPii' : regs=23, lmem=4, smem=0, cmem=124
GPGPU-Sim PTX: Kernel '_Z15myfriend_kernelPii' : regs=23, lmem=4, smem=0, cmem=120
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_WbdtbO _ptx2_muB8L0 _ptx_WbdtbOinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z18mystreaming_kernelPii : hostFun 0x0x4136d5, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z15myfriend_kernelPii : hostFun 0x0x413635, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary found PTX versions for 'SPMV/main_spmv.cu', capability = compute_20
GPGPU-Sim PTX: Loading PTX for SPMV/main_spmv.cu, capability = compute_20
GPGPU-Sim PTX: allocating global region for "tex_x_float" from 0x118 to 0x11c (global memory space)
GPGPU-Sim PTX: allocating constant region for "jds_ptr_int" from 0x180 to 0x4fa0 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "sh_zcnt_int" from 0x5000 to 0x9e20 (global memory space) 3
GPGPU-Sim PTX: instruction assembly for function '_Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding dominators for '_Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: reconvergence points for _Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1718 (_2.ptx:79) @%p1 bra $Lt_0_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa8 (_2.ptx:233) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1858 (_2.ptx:125) @%p2 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a48 (_2.ptx:217) fma.rn.f32 %f20, %f1, %f7, %f8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x18a8 (_2.ptx:138) @%p3 bra $Lt_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19c0 (_2.ptx:190) mov.u32 %r41, %r27;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x19a8 (_2.ptx:182) @%p4 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b0 (_2.ptx:184) bra.uni $Lt_0_4354;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x19b0 (_2.ptx:184) bra.uni $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19c0 (_2.ptx:190) mov.u32 %r41, %r27;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1a38 (_2.ptx:210) bra.uni $Lt_0_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a48 (_2.ptx:217) fma.rn.f32 %f20, %f1, %f7, %f8;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1aa0 (_2.ptx:230) @%p5 bra $Lt_0_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa8 (_2.ptx:233) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding dominators for '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: reconvergence points for _Z8spmv_jdsPfPKfPKiS3_S1_S3_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1af8 (_2.ptx:263) @%p1 bra $Lt_1_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e08 (_2.ptx:397) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1c10 (_2.ptx:303) @%p2 bra $Lt_1_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da8 (_2.ptx:381) fma.rn.f32 %f6, %f1, %f2, %f3;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c60 (_2.ptx:316) @%p3 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d50 (_2.ptx:363) fma.rn.f32 %f3, %f1, %f2, %f3;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1d38 (_2.ptx:354) @%p4 bra $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d40 (_2.ptx:356) bra.uni $Lt_1_4354;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1d40 (_2.ptx:356) bra.uni $Lt_1_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d50 (_2.ptx:363) fma.rn.f32 %f3, %f1, %f2, %f3;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1d98 (_2.ptx:374) bra.uni $Lt_1_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da8 (_2.ptx:381) fma.rn.f32 %f6, %f1, %f2, %f3;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1e00 (_2.ptx:394) @%p5 bra $Lt_1_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e08 (_2.ptx:397) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z8spmv_jdsPfPKfPKiS3_S1_S3_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _2.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_LdFGBd"
Running: cat _ptx_LdFGBd | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_BAkgrq
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_BAkgrq --output-file  /dev/null 2> _ptx_LdFGBdinfo"
GPGPU-Sim PTX: Kernel '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i' : regs=22, lmem=0, smem=0, cmem=40092
GPGPU-Sim PTX: Kernel '_Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i' : regs=21, lmem=0, smem=0, cmem=40088
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_LdFGBd _ptx2_BAkgrq _ptx_LdFGBdinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z8spmv_jdsPfPKfPKiS3_S1_S3_i : hostFun 0x0x415376, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i : hostFun 0x0x4151bb, fat_cubin_handle = 2
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6d1640; deviceAddress = jds_ptr_int; deviceName = jds_ptr_int
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 20000 bytes
GPGPU-Sim PTX registering constant jds_ptr_int (20000 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6d6460; deviceAddress = sh_zcnt_int; deviceName = sh_zcnt_int
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 20000 bytes
GPGPU-Sim PTX registering constant sh_zcnt_int (20000 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterFatBinary found PTX versions for 'RAY/rayTracing.cu', capability = compute_20
GPGPU-Sim PTX: Loading PTX for RAY/rayTracing.cu, capability = compute_20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z18intersectionSphere5Rayon6float3f" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z18intersectionSphere5Rayon6float3f" from 0x4 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z18intersectionSphere5Rayon6float3f" from 0x1c to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z18intersectionSphere5Rayon6float3f" from 0x28 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z16intersectionPlan5Rayon6float3S0_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16intersectionPlan5Rayon6float3S0_" from 0x4 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16intersectionPlan5Rayon6float3S0_" from 0x1c to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16intersectionPlan5Rayon6float3S0_" from 0x28 to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z10getNormale6float3S_" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z10getNormale6float3S_" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z10getNormale6float3S_" from 0x18 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z11getNormaleP6float3" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z11getNormaleP6float3" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z3mul10matrice3x46float3" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z3mul10matrice3x46float3" from 0xc to 0x3c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z3mul10matrice3x46float3" from 0x3c to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z3mul10matrice3x46float4" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z3mul10matrice3x46float4" from 0x10 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z3mul10matrice3x46float4" from 0x40 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z14rgbaFloatToInt6float4" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z14rgbaFloatToInt6float4" from 0x4 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z12notShadowRayP4Node6float3S1_f" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12notShadowRayP4Node6float3S1_f" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12notShadowRayP4Node6float3S1_f" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z12notShadowRayP4Node6float3S1_f" from 0x18 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z12notShadowRayP4Node6float3S1_f" from 0x24 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z15float2int_pow20f" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z15float2int_pow20f" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z15float2int_pow50f" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z15float2int_pow50f" from 0x4 to 0x8
GPGPU-Sim PTX: instruction assembly for function '_Z18intersectionSphere5Rayon6float3f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding dominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding postdominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: reconvergence points for _Z18intersectionSphere5Rayon6float3f...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1f40 (_3.ptx:114) @%p2 bra $Lt_0_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fb0 (_3.ptx:134) mov.f32 %f39, %f32;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1f50 (_3.ptx:116) bra.uni $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fb0 (_3.ptx:134) mov.f32 %f39, %f32;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1f70 (_3.ptx:121) @!%p3 bra $Lt_0_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fb0 (_3.ptx:134) mov.f32 %f39, %f32;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1f80 (_3.ptx:123) bra.uni $Lt_0_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fb0 (_3.ptx:134) mov.f32 %f39, %f32;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18intersectionSphere5Rayon6float3f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18intersectionSphere5Rayon6float3f'.
GPGPU-Sim PTX: instruction assembly for function '_Z16intersectionPlan5Rayon6float3S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: reconvergence points for _Z16intersectionPlan5Rayon6float3S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2010 (_3.ptx:155) @!%p1 bra $Lt_1_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2058 (_3.ptx:168) mov.f32 %f14, %f9;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2020 (_3.ptx:157) bra.uni $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2058 (_3.ptx:168) mov.f32 %f14, %f9;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16intersectionPlan5Rayon6float3S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16intersectionPlan5Rayon6float3S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z10getNormale6float3S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding dominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: reconvergence points for _Z10getNormale6float3S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z10getNormale6float3S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10getNormale6float3S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11getNormaleP6float3'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding dominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding postdominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: reconvergence points for _Z11getNormaleP6float3...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11getNormaleP6float3
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11getNormaleP6float3'.
GPGPU-Sim PTX: instruction assembly for function '_Z3mul10matrice3x46float3'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: Finding dominators for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: Finding postdominators for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: reconvergence points for _Z3mul10matrice3x46float3...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3mul10matrice3x46float3
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3mul10matrice3x46float3'.
GPGPU-Sim PTX: instruction assembly for function '_Z3mul10matrice3x46float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: reconvergence points for _Z3mul10matrice3x46float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3mul10matrice3x46float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3mul10matrice3x46float4'.
GPGPU-Sim PTX: instruction assembly for function '_Z14rgbaFloatToInt6float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding dominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: reconvergence points for _Z14rgbaFloatToInt6float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14rgbaFloatToInt6float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14rgbaFloatToInt6float4'.
GPGPU-Sim PTX: allocating global region for "cnode" from 0x180 to 0x220 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12notShadowRayP4Node6float3S1_f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding dominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding postdominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: reconvergence points for _Z12notShadowRayP4Node6float3S1_f...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2688 (_3.ptx:432) @%p1 bra $Lt_7_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2878 (_3.ptx:520) mov.f32 %f58, 0f00000000;    // 0
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x26a8 (_3.ptx:438) @!%p2 bra $Lt_7_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2708 (_3.ptx:457) mov.f32 %f28, %f20;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x26b8 (_3.ptx:441) bra.uni $Lt_7_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2708 (_3.ptx:457) mov.f32 %f28, %f20;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2710 (_3.ptx:458) bra.uni $Lt_7_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2878 (_3.ptx:520) mov.f32 %f58, 0f00000000;    // 0
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2800 (_3.ptx:491) @%p5 bra $Lt_7_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2870 (_3.ptx:516) mov.f32 %f28, %f51;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2810 (_3.ptx:494) bra.uni $Lt_7_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2870 (_3.ptx:516) mov.f32 %f28, %f51;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2830 (_3.ptx:500) @!%p6 bra $Lt_7_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2870 (_3.ptx:516) mov.f32 %f28, %f51;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2840 (_3.ptx:503) bra.uni $Lt_7_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2870 (_3.ptx:516) mov.f32 %f28, %f51;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2888 (_3.ptx:522) @!%p7 bra $Lt_7_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2938 (_3.ptx:550) add.s32 %r1, %r1, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2928 (_3.ptx:543) @!%p8 bra $Lt_7_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2938 (_3.ptx:550) add.s32 %r1, %r1, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2958 (_3.ptx:554) @%p9 bra $Lt_7_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29b0 (_3.ptx:569) selp.s32 %r10, 1, 0, %p11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2980 (_3.ptx:560) @%p10 bra $L_7_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29b0 (_3.ptx:569) selp.s32 %r10, 1, 0, %p11;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x2988 (_3.ptx:561) bra.uni $L_7_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29b0 (_3.ptx:569) selp.s32 %r10, 1, 0, %p11;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12notShadowRayP4Node6float3S1_f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12notShadowRayP4Node6float3S1_f'.
GPGPU-Sim PTX: instruction assembly for function '_Z15float2int_pow20f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding dominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding postdominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: reconvergence points for _Z15float2int_pow20f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15float2int_pow20f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15float2int_pow20f'.
GPGPU-Sim PTX: instruction assembly for function '_Z15float2int_pow50f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding dominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding postdominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: reconvergence points for _Z15float2int_pow50f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15float2int_pow50f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15float2int_pow50f'.
GPGPU-Sim PTX: allocating constant region for "MView" from 0x280 to 0x2b0 (global memory space) 4
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_local_var_40945_9_non_const_pile_32240" from 0x0 to 0x50
GPGPU-Sim PTX: instruction assembly for function '_Z6renderPjP4Nodejjff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding dominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding postdominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: reconvergence points for _Z6renderPjP4Nodejjff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2e00 (_3.ptx:746) @%p1 bra $Lt_10_44034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43c0 (_3.ptx:1652) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3078 (_3.ptx:835) @%p2 bra $Lt_10_45570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3208 (_3.ptx:910) mov.f32 %f108, 0f00000000;   // 0
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3098 (_3.ptx:841) @!%p3 bra $Lt_10_46082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30e0 (_3.ptx:857) mov.f32 %f87, %f82;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x30a8 (_3.ptx:844) bra.uni $Lt_10_45826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30e0 (_3.ptx:857) mov.f32 %f87, %f82;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x30e8 (_3.ptx:858) bra.uni $Lt_10_45314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3208 (_3.ptx:910) mov.f32 %f108, 0f00000000;   // 0
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3190 (_3.ptx:882) @%p6 bra $Lt_10_46594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3200 (_3.ptx:907) mov.f32 %f87, %f101;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x31a0 (_3.ptx:885) bra.uni $Lt_10_46850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3200 (_3.ptx:907) mov.f32 %f87, %f101;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x31c0 (_3.ptx:891) @!%p7 bra $Lt_10_47106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3200 (_3.ptx:907) mov.f32 %f87, %f101;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x31d0 (_3.ptx:894) bra.uni $Lt_10_46850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3200 (_3.ptx:907) mov.f32 %f87, %f101;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x3248 (_3.ptx:918) @%p8 bra $Lt_10_47362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3260 (_3.ptx:926) add.s32 %r25, %r25, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3280 (_3.ptx:930) @%p9 bra $Lt_10_45058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3288 (_3.ptx:932) mov.f32 %f109, 0f00000000;   // 0
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x32d0 (_3.ptx:941) @%p10 bra $Lt_10_48130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4190 (_3.ptx:1572) add.s32 %r23, %r23, 1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3380 (_3.ptx:967) @%p11 bra $Lt_10_48898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3408 (_3.ptx:990) sub.f32 %f136, %f21, %f119;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x33a0 (_3.ptx:973) bra.uni $Lt_10_48642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3408 (_3.ptx:990) sub.f32 %f136, %f21, %f119;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x3480 (_3.ptx:1005) @!%p12 bra $Lt_10_49410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34c0 (_3.ptx:1020) mov.f32 %f153, 0f3d4ccccd;   // 0.05
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x34a0 (_3.ptx:1011) bra.uni $Lt_10_49154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34c0 (_3.ptx:1020) mov.f32 %f153, 0f3d4ccccd;   // 0.05
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x35c8 (_3.ptx:1054) @!%p13 bra $Lt_10_58114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40d0 (_3.ptx:1543) add.f32 %f399, %f126, %f126;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x3610 (_3.ptx:1068) @%p14 bra $Lt_10_49922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3800 (_3.ptx:1157) mov.f32 %f221, 0f00000000;   // 0
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x3630 (_3.ptx:1074) @!%p15 bra $Lt_10_50434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3688 (_3.ptx:1093) mov.f32 %f190, %f183;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x3640 (_3.ptx:1077) bra.uni $Lt_10_50178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3688 (_3.ptx:1093) mov.f32 %f190, %f183;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x3690 (_3.ptx:1094) bra.uni $Lt_10_49666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3800 (_3.ptx:1157) mov.f32 %f221, 0f00000000;   // 0
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x3788 (_3.ptx:1128) @%p18 bra $Lt_10_50946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37f8 (_3.ptx:1153) mov.f32 %f190, %f214;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x3798 (_3.ptx:1131) bra.uni $Lt_10_51202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37f8 (_3.ptx:1153) mov.f32 %f190, %f214;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x37b8 (_3.ptx:1137) @!%p19 bra $Lt_10_51458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37f8 (_3.ptx:1153) mov.f32 %f190, %f214;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x37c8 (_3.ptx:1140) bra.uni $Lt_10_51202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37f8 (_3.ptx:1153) mov.f32 %f190, %f214;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x3810 (_3.ptx:1159) @!%p20 bra $Lt_10_58370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3878 (_3.ptx:1178) add.s32 %r50, %r50, 1;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x3868 (_3.ptx:1171) @!%p21 bra $Lt_10_58370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3878 (_3.ptx:1178) add.s32 %r50, %r50, 1;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x3898 (_3.ptx:1182) @%p22 bra $Lt_10_58882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38d0 (_3.ptx:1196) @!%p23 bra $Lt_10_58114;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x38b0 (_3.ptx:1186) @%p23 bra $L_10_42498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38d0 (_3.ptx:1196) @!%p23 bra $Lt_10_58114;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x38b8 (_3.ptx:1188) bra.uni $L_10_43266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38d0 (_3.ptx:1196) @!%p23 bra $Lt_10_58114;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x38d0 (_3.ptx:1196) @!%p23 bra $Lt_10_58114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40d0 (_3.ptx:1543) add.f32 %f399, %f126, %f126;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x3a18 (_3.ptx:1241) @!%p24 bra $Lt_10_51714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4090 (_3.ptx:1529) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x3a28 (_3.ptx:1245) bra.uni $LDWendi___isnanf_187_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4090 (_3.ptx:1529) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x3a48 (_3.ptx:1252) @!%p25 bra $Lt_10_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4090 (_3.ptx:1529) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x3a50 (_3.ptx:1254) bra.uni $Lt_10_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a70 (_3.ptx:1264) mov.f32 %f272, 0f7f800000;   // ((1.0F)/(0.0F))
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x3a68 (_3.ptx:1260) bra.uni $LDWendi___isnanf_187_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4090 (_3.ptx:1529) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x3a80 (_3.ptx:1266) @!%p26 bra $Lt_10_52226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4090 (_3.ptx:1529) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x3a90 (_3.ptx:1270) bra.uni $LDWendi___isnanf_187_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4090 (_3.ptx:1529) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x3aa8 (_3.ptx:1275) @!%p27 bra $Lt_10_52738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4090 (_3.ptx:1529) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x3b08 (_3.ptx:1289) bra.uni $LDWendi___isnanf_187_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4090 (_3.ptx:1529) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x3b20 (_3.ptx:1294) @!%p29 bra $Lt_10_53250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4090 (_3.ptx:1529) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x3b70 (_3.ptx:1306) @!%p30 bra $Lt_10_53762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b90 (_3.ptx:1315) mov.f32 %f268, %f284;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x3b98 (_3.ptx:1316) bra.uni $LDWendi___isnanf_187_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4090 (_3.ptx:1529) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x3bb0 (_3.ptx:1322) @!%p31 bra $Lt_10_59394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4090 (_3.ptx:1529) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x3bd8 (_3.ptx:1328) @!%p32 bra $Lt_10_59394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4090 (_3.ptx:1529) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x3bf0 (_3.ptx:1333) bra.uni $LDWendi___isnanf_187_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4090 (_3.ptx:1529) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x3c28 (_3.ptx:1344) @%p33 bra $Lt_10_54530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c70 (_3.ptx:1361) sub.s32 %r64, %r64, 127;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x3c60 (_3.ptx:1354) bra.uni $Lt_10_54274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c70 (_3.ptx:1361) sub.s32 %r64, %r64, 127;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x3ca8 (_3.ptx:1369) @!%p34 bra $Lt_10_54786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cc8 (_3.ptx:1379) mov.f32 %f302, 0fbf800000;   // -1
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x3f00 (_3.ptx:1459) @%p35 bra $Lt_10_55298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f28 (_3.ptx:1470) mov.f32 %f367, %f365;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x3fe8 (_3.ptx:1495) @!%p38 bra $Lt_10_55810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ff8 (_3.ptx:1502) mov.f32 %f284, %f386;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x4068 (_3.ptx:1516) @%p39 bra $Lt_10_56322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4088 (_3.ptx:1525) mov.f32 %f268, %f284;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x41a8 (_3.ptx:1575) @%p40 bra $L_10_42242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41c0 (_3.ptx:1581) sub.s32 %r86, %r24, 1;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x41b8 (_3.ptx:1578) @%p41 bra $L_10_41474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41c0 (_3.ptx:1581) sub.s32 %r86, %r24, 1;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x41e0 (_3.ptx:1585) @%p42 bra $Lt_10_56834;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42d8 (_3.ptx:1621) ld.global.u32 %r92, [%rd4+0];
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x42d0 (_3.ptx:1618) @%p43 bra $Lt_10_57346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42d8 (_3.ptx:1621) ld.global.u32 %r92, [%rd4+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z6renderPjP4Nodejjff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6renderPjP4Nodejjff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_ZR4XqD"
Running: cat _ptx_ZR4XqD | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_vLaIqQ
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_vLaIqQ --output-file  /dev/null 2> _ptx_ZR4XqDinfo"
GPGPU-Sim PTX: Kernel '_Z6renderPjP4Nodejjff' : regs=63, lmem=4, smem=0, cmem=168
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_ZR4XqD _ptx2_vLaIqQ _ptx_ZR4XqDinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6renderPjP4Nodejjff : hostFun 0x0x4186a6, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6db560; deviceAddress = MView; deviceName = MView
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 48 bytes
GPGPU-Sim PTX registering constant MView (48 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6db5a0; deviceAddress = cnode; deviceName = cnode
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 160 bytes
GPGPU-Sim PTX registering constant cnode (160 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterFatBinary found PTX versions for 'BP/backprop_cuda.cu', capability = compute_20
GPGPU-Sim PTX: Loading PTX for BP/backprop_cuda.cu, capability = compute_20
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34825_34_non_const_input_node40" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34826_34_non_const_weight_matrix104" from 0x80 to 0x480 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4410 (_4.ptx:74) @!%p1 bra $Lt_0_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4458 (_4.ptx:86) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4558 (_4.ptx:123) @!%p2 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4658 (_4.ptx:166) ld.shared.f32 %f17, [%rd14+0];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x45b0 (_4.ptx:137) @%p3 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4630 (_4.ptx:158) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4650 (_4.ptx:163) @%p4 bra $Lt_0_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4658 (_4.ptx:166) ld.shared.f32 %f17, [%rd14+0];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4670 (_4.ptx:170) @!%p1 bra $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x46d8 (_4.ptx:186) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x48f8 (_4.ptx:275) @%p1 bra $Lt_1_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x49c8 (_4.ptx:305) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _4.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_wgtEI3"
Running: cat _ptx_wgtEI3 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_9vVB0g
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_9vVB0g --output-file  /dev/null 2> _ptx_wgtEI3info"
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=22, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=13, lmem=0, smem=1088, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_wgtEI3 _ptx2_9vVB0g _ptx_wgtEI3info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ : hostFun 0x0x41ac6e, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z22bpnn_layerforward_CUDAPfS_S_S_ii : hostFun 0x0x41aae6, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFatBinary found PTX versions for 'SAD/main_sad.cu', capability = compute_20
GPGPU-Sim PTX: Loading PTX for SAD/main_sad.cu, capability = compute_20
GPGPU-Sim PTX: allocating shared region for "sad_loc" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "sad_loc_8b" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "frame_loc" from 0x0 to 0x20 (shared memory space)
GPGPU-Sim PTX: allocating global region for "ref" from 0x118 to 0x11c (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z11mb_sad_calcPtS_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11mb_sad_calcPtS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z11mb_sad_calcPtS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11mb_sad_calcPtS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11mb_sad_calcPtS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11mb_sad_calcPtS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11mb_sad_calcPtS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z11mb_sad_calcPtS_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4a10 (_5.ptx:75) @%p1 bra $Lt_0_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bc0 (_5.ptx:134) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4ab8 (_5.ptx:96) @%p2 bra $Lt_0_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b88 (_5.ptx:124) mov.u64 %rd1, frame_loc;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4b90 (_5.ptx:125) bra.uni $Lt_0_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bc0 (_5.ptx:134) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4c50 (_5.ptx:152) @%p3 bra $Lt_0_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5238 (_5.ptx:384) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4d40 (_5.ptx:184) @%p6 bra $Lt_0_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5238 (_5.ptx:384) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x51b8 (_5.ptx:355) @%p8 bra $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x51c0 (_5.ptx:358) cvt.u64.u32 %rd13, %r96;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x5208 (_5.ptx:370) @%p9 bra $Lt_0_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5220 (_5.ptx:378) add.u32 %r96, %r96, 3;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x5230 (_5.ptx:380) @%p10 bra $Lt_0_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5238 (_5.ptx:384) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5258 (_5.ptx:388) @%p11 bra $Lt_0_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5440 (_5.ptx:457) exit;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x52d0 (_5.ptx:403) @%p12 bra $Lt_0_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5440 (_5.ptx:457) exit;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x52f0 (_5.ptx:408) @%p13 bra $Lt_0_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5440 (_5.ptx:457) exit;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5438 (_5.ptx:452) @%p14 bra $Lt_0_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5440 (_5.ptx:457) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11mb_sad_calcPtS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11mb_sad_calcPtS_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17larger_sad_calc_8Ptii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: Finding dominators for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: reconvergence points for _Z17larger_sad_calc_8Ptii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5468 (_5.ptx:477) @%p1 bra $Lt_1_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5588 (_5.ptx:517) cvt.s32.u32 %r26, %tid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x55a8 (_5.ptx:521) @%p2 bra $Lt_1_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x57f8 (_5.ptx:608) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x57f0 (_5.ptx:605) @%p3 bra $Lt_1_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x57f8 (_5.ptx:608) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17larger_sad_calc_8Ptii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17larger_sad_calc_8Ptii'.
GPGPU-Sim PTX: instruction assembly for function '_Z18larger_sad_calc_16Ptii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18larger_sad_calc_16Ptii'...
GPGPU-Sim PTX: Finding dominators for '_Z18larger_sad_calc_16Ptii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18larger_sad_calc_16Ptii'...
GPGPU-Sim PTX: Finding postdominators for '_Z18larger_sad_calc_16Ptii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18larger_sad_calc_16Ptii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18larger_sad_calc_16Ptii'...
GPGPU-Sim PTX: reconvergence points for _Z18larger_sad_calc_16Ptii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5820 (_5.ptx:627) @%p1 bra $Lt_2_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a40 (_5.ptx:708) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5a38 (_5.ptx:705) @%p2 bra $Lt_2_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a40 (_5.ptx:708) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18larger_sad_calc_16Ptii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18larger_sad_calc_16Ptii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _5.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_hSWOnu"
Running: cat _ptx_hSWOnu | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_3xf3KH
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_3xf3KH --output-file  /dev/null 2> _ptx_hSWOnuinfo"
GPGPU-Sim PTX: Kernel '_Z18larger_sad_calc_16Ptii' : regs=16, lmem=0, smem=0, cmem=52
GPGPU-Sim PTX: Kernel '_Z17larger_sad_calc_8Ptii' : regs=16, lmem=0, smem=0, cmem=48
GPGPU-Sim PTX: Kernel '_Z11mb_sad_calcPtS_ii' : regs=32, lmem=0, smem=32, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_hSWOnu _ptx2_3xf3KH _ptx_hSWOnuinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z18larger_sad_calc_16Ptii : hostFun 0x0x41cd07, fat_cubin_handle = 5
GPGPU-Sim PTX: __cudaRegisterFunction _Z17larger_sad_calc_8Ptii : hostFun 0x0x41cc36, fat_cubin_handle = 5
GPGPU-Sim PTX: __cudaRegisterFunction _Z11mb_sad_calcPtS_ii : hostFun 0x0x41cb56, fat_cubin_handle = 5
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 2
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: __cudaRegisterFatBinary found PTX versions for 'LUD/cuda/lud.cu', capability = compute_20
GPGPU-Sim PTX: Loading PTX for LUD/cuda/lud.cu, capability = compute_20
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40777_33_non_const_shadow16" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: reconvergence points for _Z12lud_diagonalPfii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5e28 (_6.ptx:199) @!%p1 bra $Lt_0_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f60 (_6.ptx:253) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5e40 (_6.ptx:203) @%p2 bra $Lt_0_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f38 (_6.ptx:245) mul.lo.u64 %rd66, %rd54, 68;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5ef8 (_6.ptx:231) @%p3 bra $Lt_0_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f00 (_6.ptx:233) bra.uni $Lt_0_8194;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5f00 (_6.ptx:233) bra.uni $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f38 (_6.ptx:245) mul.lo.u64 %rd66, %rd54, 68;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5f68 (_6.ptx:254) @!%p1 bra $Lt_0_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6040 (_6.ptx:291) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5f88 (_6.ptx:259) @%p4 bra $Lt_0_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6040 (_6.ptx:291) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x6038 (_6.ptx:286) @%p5 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6040 (_6.ptx:291) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x6068 (_6.ptx:296) @%p6 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6070 (_6.ptx:298) add.s32 %r47, %r1, 1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12lud_diagonalPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12lud_diagonalPfii'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40819_33_non_const_peri_row1056" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40818_33_non_const_dia2080" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40820_33_non_const_peri_col3104" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: reconvergence points for _Z13lud_perimeterPfii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x6410 (_6.ptx:442) @!%p1 bra $Lt_1_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f80 (_6.ptx:841) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x69d8 (_6.ptx:639) bra.uni $Lt_1_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f80 (_6.ptx:841) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x6f88 (_6.ptx:842) @!%p1 bra $Lt_1_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7208 (_6.ptx:947) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x6fa8 (_6.ptx:848) @%p2 bra $Lt_1_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7070 (_6.ptx:880) add.s32 %r117, %r117, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x7068 (_6.ptx:877) @%p3 bra $Lt_1_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7070 (_6.ptx:880) add.s32 %r117, %r117, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x7088 (_6.ptx:883) @%p4 bra $Lt_1_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7090 (_6.ptx:884) bra.uni $Lt_1_13314;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x7090 (_6.ptx:884) bra.uni $Lt_1_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7208 (_6.ptx:947) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x70d8 (_6.ptx:896) @%p5 bra $Lt_1_18690;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x71c0 (_6.ptx:936) ld.shared.f32 %f57, [%rd169+0];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x7188 (_6.ptx:923) @%p6 bra $Lt_1_17154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7190 (_6.ptx:925) bra.uni $Lt_1_16642;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x7190 (_6.ptx:925) bra.uni $Lt_1_16642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x71c0 (_6.ptx:936) ld.shared.f32 %f57, [%rd169+0];
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x7200 (_6.ptx:944) @%p7 bra $Lt_1_16386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7208 (_6.ptx:947) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x7210 (_6.ptx:948) @!%p1 bra $Lt_1_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x79b8 (_6.ptx:1224) exit;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x7600 (_6.ptx:1085) bra.uni $Lt_1_17922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x79b8 (_6.ptx:1224) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13lud_perimeterPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13lud_perimeterPfii'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40929_33_non_const_peri_col4144" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40928_33_non_const_peri_row5168" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: reconvergence points for _Z12lud_internalPfii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12lud_internalPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12lud_internalPfii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _6.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_4u0KgV"
Running: cat _ptx_4u0KgV | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_8JmuM8
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_8JmuM8 --output-file  /dev/null 2> _ptx_4u0KgVinfo"
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=14, lmem=0, smem=2048, cmem=52
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=23, lmem=0, smem=3072, cmem=56
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=24, lmem=0, smem=1024, cmem=48
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_4u0KgV _ptx2_8JmuM8 _ptx_4u0KgVinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z12lud_internalPfii : hostFun 0x0x41e8a0, fat_cubin_handle = 6
GPGPU-Sim PTX: __cudaRegisterFunction _Z13lud_perimeterPfii : hostFun 0x0x41e7cf, fat_cubin_handle = 6
GPGPU-Sim PTX: __cudaRegisterFunction _Z12lud_diagonalPfii : hostFun 0x0x41e6fe, fat_cubin_handle = 6
GPGPU-Sim PTX: __cudaRegisterFatBinary found PTX versions for 'FFT/fft.cu', capability = compute_20
GPGPU-Sim PTX: Loading PTX for FFT/fft.cu, capability = compute_20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z8GPU_FFT2R6float2S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z8GPU_FFT2R6float2S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z8GPU_FFT4R6float2S0_S0_S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z8GPU_FFT4R6float2S0_S0_S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z8GPU_FFT4R6float2S0_S0_S0_" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z8GPU_FFT4R6float2S0_S0_S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z10GPU_expandiii" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z10GPU_expandiii" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z10GPU_expandiii" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z10GPU_expandiii" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16GPU_FftIterationiiP6float2S0_i" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16GPU_FftIterationiiP6float2S0_i" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16GPU_FftIterationiiP6float2S0_i" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z16GPU_FftIterationiiP6float2S0_i" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z16GPU_FftIterationiiP6float2S0_i" from 0x18 to 0x1c
GPGPU-Sim PTX: instruction assembly for function '_Z8GPU_FFT2R6float2S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8GPU_FFT2R6float2S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z8GPU_FFT2R6float2S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8GPU_FFT2R6float2S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z8GPU_FFT2R6float2S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8GPU_FFT2R6float2S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8GPU_FFT2R6float2S0_'...
GPGPU-Sim PTX: reconvergence points for _Z8GPU_FFT2R6float2S0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z8GPU_FFT2R6float2S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8GPU_FFT2R6float2S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z8GPU_FFT4R6float2S0_S0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8GPU_FFT4R6float2S0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z8GPU_FFT4R6float2S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8GPU_FFT4R6float2S0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z8GPU_FFT4R6float2S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8GPU_FFT4R6float2S0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8GPU_FFT4R6float2S0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z8GPU_FFT4R6float2S0_S0_S0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z8GPU_FFT4R6float2S0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8GPU_FFT4R6float2S0_S0_S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z10GPU_expandiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10GPU_expandiii'...
GPGPU-Sim PTX: Finding dominators for '_Z10GPU_expandiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10GPU_expandiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z10GPU_expandiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10GPU_expandiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10GPU_expandiii'...
GPGPU-Sim PTX: reconvergence points for _Z10GPU_expandiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z10GPU_expandiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10GPU_expandiii'.
GPGPU-Sim PTX: Warning __cudart_i2opi_f was declared previous at _1.ptx:48 skipping new declaration
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_local_var_40626_10_non_const_v_320" from 0x20 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_result_4816" from 0x80 to 0x9c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_result_7644" from 0x100 to 0x11c
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z16GPU_FftIterationiiP6float2S0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16GPU_FftIterationiiP6float2S0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z16GPU_FftIterationiiP6float2S0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16GPU_FftIterationiiP6float2S0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z16GPU_FftIterationiiP6float2S0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16GPU_FftIterationiiP6float2S0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16GPU_FftIterationiiP6float2S0_i'...
GPGPU-Sim PTX: reconvergence points for _Z16GPU_FftIterationiiP6float2S0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8080 (_7.ptx:229) @!%p1 bra $Lt_3_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x85d8 (_7.ptx:483) selp.s32 %r93, 1, 0, %p1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8098 (_7.ptx:234) bra.uni $LDWendi___isinff_180_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x85d8 (_7.ptx:483) selp.s32 %r93, 1, 0, %p1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x80b0 (_7.ptx:239) @!%p2 bra $Lt_3_26882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84e8 (_7.ptx:441) add.s32 %r88, %r64, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x8168 (_7.ptx:271) @%p3 bra $Lt_3_27906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8170 (_7.ptx:274) st.local.u32 [__cuda___cuda_result_4816+24], %r23;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x81e8 (_7.ptx:291) @%p4 bra $Lt_3_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8238 (_7.ptx:307) shr.u32 %r22, %r23, 30;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x8270 (_7.ptx:316) @%p5 bra $Lt_3_29186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82b8 (_7.ptx:332) add.u32 %r56, %r22, %r53;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x8298 (_7.ptx:323) bra.uni $Lt_3_28930;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82b8 (_7.ptx:332) add.u32 %r56, %r22, %r53;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x82f0 (_7.ptx:340) @%p7 bra $Lt_3_29442;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8330 (_7.ptx:355) mov.s32 %r64, %r22;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x8348 (_7.ptx:358) @%p8 bra $Lt_3_37890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83a8 (_7.ptx:382) mul.lo.u32 %r37, %r23, -921707870;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x8390 (_7.ptx:373) @%p9 bra $Lt_3_30466;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8398 (_7.ptx:375) bra.uni $Lt_3_29954;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x8398 (_7.ptx:375) bra.uni $Lt_3_29954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83a8 (_7.ptx:382) mul.lo.u32 %r37, %r23, -921707870;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x83d0 (_7.ptx:388) @%p10 bra $Lt_3_30978;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8400 (_7.ptx:401) mov.u32 %r74, 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x8478 (_7.ptx:417) bra.uni $LDWendi___internal_fmad_180_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84e8 (_7.ptx:441) add.s32 %r88, %r64, 1;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x8518 (_7.ptx:447) @%p11 bra $Lt_3_31746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x85a8 (_7.ptx:473) neg.f32 %f39, %f32;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x8568 (_7.ptx:459) bra.uni $Lt_3_31490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x85a8 (_7.ptx:473) neg.f32 %f39, %f32;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x8610 (_7.ptx:490) @%p13 bra $Lt_3_32002;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b60 (_7.ptx:743) mul.f32 %f73, %f42, %f3;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x8628 (_7.ptx:495) bra.uni $LDWendi___isinff_180_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b60 (_7.ptx:743) mul.f32 %f73, %f42, %f3;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8640 (_7.ptx:500) @!%p14 bra $Lt_3_32514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a78 (_7.ptx:702) mov.f32 %f55, %f44;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x86f8 (_7.ptx:532) @%p15 bra $Lt_3_33538;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8700 (_7.ptx:535) st.local.u32 [__cuda___cuda_result_7644+24], %r101;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x8778 (_7.ptx:552) @%p16 bra $Lt_3_34050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87c8 (_7.ptx:568) shr.u32 %r100, %r101, 30;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x8800 (_7.ptx:577) @%p17 bra $Lt_3_34818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8848 (_7.ptx:593) add.u32 %r133, %r100, %r130;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x8828 (_7.ptx:584) bra.uni $Lt_3_34562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8848 (_7.ptx:593) add.u32 %r133, %r100, %r130;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x8880 (_7.ptx:601) @%p19 bra $Lt_3_35074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x88c0 (_7.ptx:616) mov.s32 %r141, %r100;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x88d8 (_7.ptx:619) @%p20 bra $Lt_3_38146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8938 (_7.ptx:643) mul.lo.u32 %r115, %r101, -921707870;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x8920 (_7.ptx:634) @%p21 bra $Lt_3_36098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8928 (_7.ptx:636) bra.uni $Lt_3_35586;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x8928 (_7.ptx:636) bra.uni $Lt_3_35586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8938 (_7.ptx:643) mul.lo.u32 %r115, %r101, -921707870;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x8960 (_7.ptx:649) @%p22 bra $Lt_3_36610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8990 (_7.ptx:662) mov.u32 %r151, 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x8a08 (_7.ptx:678) bra.uni $LDWendi___internal_fmad_180_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a78 (_7.ptx:702) mov.f32 %f55, %f44;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x8aa0 (_7.ptx:707) @%p23 bra $Lt_3_37378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b30 (_7.ptx:733) neg.f32 %f72, %f65;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x8af0 (_7.ptx:719) bra.uni $Lt_3_37122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b30 (_7.ptx:733) neg.f32 %f72, %f65;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x8bb8 (_7.ptx:754) @%p25 bra $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8bc0 (_7.ptx:756) ld.local.f32 %f78, [__cuda___cuda_local_var_40626_10_non_const_v_320+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z16GPU_FftIterationiiP6float2S0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16GPU_FftIterationiiP6float2S0_i'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_local_var_40626_10_non_const_v_32104" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_result_48120" from 0x80 to 0x9c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_result_76148" from 0x100 to 0x11c
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z14GPU_FFT_GlobaliP6float2S0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14GPU_FFT_GlobaliP6float2S0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z14GPU_FFT_GlobaliP6float2S0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14GPU_FFT_GlobaliP6float2S0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z14GPU_FFT_GlobaliP6float2S0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14GPU_FFT_GlobaliP6float2S0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14GPU_FFT_GlobaliP6float2S0_i'...
GPGPU-Sim PTX: reconvergence points for _Z14GPU_FFT_GlobaliP6float2S0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8dc8 (_7.ptx:849) @!%p1 bra $Lt_4_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9320 (_7.ptx:1103) selp.s32 %r92, 1, 0, %p1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8de0 (_7.ptx:854) bra.uni $LDWendi___isinff_181_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9320 (_7.ptx:1103) selp.s32 %r92, 1, 0, %p1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x8df8 (_7.ptx:859) @!%p2 bra $Lt_4_26882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9230 (_7.ptx:1061) add.s32 %r87, %r63, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x8eb0 (_7.ptx:891) @%p3 bra $Lt_4_27906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8eb8 (_7.ptx:894) st.local.u32 [__cuda___cuda_result_48120+24], %r22;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x8f30 (_7.ptx:911) @%p4 bra $Lt_4_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f80 (_7.ptx:927) shr.u32 %r21, %r22, 30;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x8fb8 (_7.ptx:936) @%p5 bra $Lt_4_29186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9000 (_7.ptx:952) add.u32 %r55, %r21, %r52;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x8fe0 (_7.ptx:943) bra.uni $Lt_4_28930;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9000 (_7.ptx:952) add.u32 %r55, %r21, %r52;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x9038 (_7.ptx:960) @%p7 bra $Lt_4_29442;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9078 (_7.ptx:975) mov.s32 %r63, %r21;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x9090 (_7.ptx:978) @%p8 bra $Lt_4_37890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x90f0 (_7.ptx:1002) mul.lo.u32 %r36, %r22, -921707870;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x90d8 (_7.ptx:993) @%p9 bra $Lt_4_30466;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x90e0 (_7.ptx:995) bra.uni $Lt_4_29954;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x90e0 (_7.ptx:995) bra.uni $Lt_4_29954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x90f0 (_7.ptx:1002) mul.lo.u32 %r36, %r22, -921707870;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x9118 (_7.ptx:1008) @%p10 bra $Lt_4_30978;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9148 (_7.ptx:1021) mov.u32 %r73, 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x91c0 (_7.ptx:1037) bra.uni $LDWendi___internal_fmad_181_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9230 (_7.ptx:1061) add.s32 %r87, %r63, 1;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x9260 (_7.ptx:1067) @%p11 bra $Lt_4_31746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x92f0 (_7.ptx:1093) neg.f32 %f39, %f32;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x92b0 (_7.ptx:1079) bra.uni $Lt_4_31490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x92f0 (_7.ptx:1093) neg.f32 %f39, %f32;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x9358 (_7.ptx:1110) @%p13 bra $Lt_4_32002;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x98a8 (_7.ptx:1363) mul.f32 %f73, %f42, %f3;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x9370 (_7.ptx:1115) bra.uni $LDWendi___isinff_181_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x98a8 (_7.ptx:1363) mul.f32 %f73, %f42, %f3;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x9388 (_7.ptx:1120) @!%p14 bra $Lt_4_32514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x97c0 (_7.ptx:1322) mov.f32 %f55, %f44;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x9440 (_7.ptx:1152) @%p15 bra $Lt_4_33538;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9448 (_7.ptx:1155) st.local.u32 [__cuda___cuda_result_76148+24], %r100;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x94c0 (_7.ptx:1172) @%p16 bra $Lt_4_34050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9510 (_7.ptx:1188) shr.u32 %r99, %r100, 30;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x9548 (_7.ptx:1197) @%p17 bra $Lt_4_34818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9590 (_7.ptx:1213) add.u32 %r132, %r99, %r129;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x9570 (_7.ptx:1204) bra.uni $Lt_4_34562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9590 (_7.ptx:1213) add.u32 %r132, %r99, %r129;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x95c8 (_7.ptx:1221) @%p19 bra $Lt_4_35074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9608 (_7.ptx:1236) mov.s32 %r140, %r99;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x9620 (_7.ptx:1239) @%p20 bra $Lt_4_38146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9680 (_7.ptx:1263) mul.lo.u32 %r114, %r100, -921707870;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x9668 (_7.ptx:1254) @%p21 bra $Lt_4_36098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9670 (_7.ptx:1256) bra.uni $Lt_4_35586;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x9670 (_7.ptx:1256) bra.uni $Lt_4_35586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9680 (_7.ptx:1263) mul.lo.u32 %r114, %r100, -921707870;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x96a8 (_7.ptx:1269) @%p22 bra $Lt_4_36610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x96d8 (_7.ptx:1282) mov.u32 %r150, 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x9750 (_7.ptx:1298) bra.uni $LDWendi___internal_fmad_181_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x97c0 (_7.ptx:1322) mov.f32 %f55, %f44;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x97e8 (_7.ptx:1327) @%p23 bra $Lt_4_37378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9878 (_7.ptx:1353) neg.f32 %f72, %f65;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x9838 (_7.ptx:1339) bra.uni $Lt_4_37122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9878 (_7.ptx:1353) neg.f32 %f72, %f65;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x9908 (_7.ptx:1375) @%p25 bra $Lt_4_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9910 (_7.ptx:1377) ld.local.f32 %f78, [__cuda___cuda_local_var_40626_10_non_const_v_32104+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z14GPU_FFT_GlobaliP6float2S0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14GPU_FFT_GlobaliP6float2S0_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _7.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_wF19zm"
Running: cat _ptx_wF19zm | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_WvsRnA
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_WvsRnA --output-file  /dev/null 2> _ptx_wF19zminfo"
GPGPU-Sim PTX: Kernel '_Z14GPU_FFT_GlobaliP6float2S0_i' : regs=34, lmem=4, smem=0, cmem=128
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_wF19zm _ptx2_WvsRnA _ptx_wF19zminfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z14GPU_FFT_GlobaliP6float2S0_i : hostFun 0x0x420151, fat_cubin_handle = 7
GPGPU-Sim PTX: __cudaRegisterFatBinary found PTX versions for 'LPS/laplace3d.cu', capability = compute_20
GPGPU-Sim PTX: Loading PTX for LPS/laplace3d.cu, capability = compute_20
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_29160_33_non_const_u132" from 0x0 to 0x990 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13GPU_laplace3diiiiPfS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding dominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z13GPU_laplace3diiiiPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x9a48 (_8.ptx:80) @!%p1 bra $Lt_0_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9c08 (_8.ptx:150) add.s32 %r56, %r36, %r3;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x9a60 (_8.ptx:83) @%p2 bra $Lt_0_14850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9b00 (_8.ptx:110) add.s32 %r29, %r15, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9a80 (_8.ptx:89) bra.uni $Lt_0_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9b00 (_8.ptx:110) add.s32 %r29, %r15, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x9be0 (_8.ptx:142) bra.uni $Lt_0_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9c08 (_8.ptx:150) add.s32 %r56, %r36, %r3;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9c60 (_8.ptx:161) @%p5 bra $Lt_0_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9cd8 (_8.ptx:178) mov.u64 %rd1, __cuda___cuda_local_var_29160_33_non_const_u132;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x9cf0 (_8.ptx:181) @!%p6 bra $Lt_0_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d50 (_8.ptx:195) ld.param.s32 %r71, [__cudaparm__Z13GPU_laplace3diiiiPfS__NZ];
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x9d68 (_8.ptx:198) @%p7 bra $Lt_0_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa0a8 (_8.ptx:346) exit;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x9dd8 (_8.ptx:214) @%p8 bra $Lt_0_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e70 (_8.ptx:243) @!%p6 bra $Lt_0_18434;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x9e38 (_8.ptx:231) @%p9 bra $Lt_0_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e70 (_8.ptx:243) @!%p6 bra $Lt_0_18434;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x9e70 (_8.ptx:243) @!%p6 bra $Lt_0_18434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f18 (_8.ptx:274) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x9ee0 (_8.ptx:261) @%p10 bra $Lt_0_18434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f18 (_8.ptx:274) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x9f30 (_8.ptx:277) @%p11 bra $Lt_0_18946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa088 (_8.ptx:340) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x9f48 (_8.ptx:282) @%p12 bra $Lt_0_20738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa058 (_8.ptx:331) ld.param.u64 %rd35, [__cudaparm__Z13GPU_laplace3diiiiPfS__d_u2];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x9f58 (_8.ptx:285) @%p13 bra $Lt_0_20738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa058 (_8.ptx:331) ld.param.u64 %rd35, [__cudaparm__Z13GPU_laplace3diiiiPfS__d_u2];
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x9f70 (_8.ptx:289) @%p14 bra $Lt_0_20738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa058 (_8.ptx:331) ld.param.u64 %rd35, [__cudaparm__Z13GPU_laplace3diiiiPfS__d_u2];
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x9f80 (_8.ptx:292) @%p15 bra $Lt_0_20738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa058 (_8.ptx:331) ld.param.u64 %rd35, [__cudaparm__Z13GPU_laplace3diiiiPfS__d_u2];
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x9f98 (_8.ptx:296) @%p16 bra $Lt_0_20738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa058 (_8.ptx:331) ld.param.u64 %rd35, [__cudaparm__Z13GPU_laplace3diiiiPfS__d_u2];
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x9fa8 (_8.ptx:299) @%p17 bra $L_0_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa058 (_8.ptx:331) ld.param.u64 %rd35, [__cudaparm__Z13GPU_laplace3diiiiPfS__d_u2];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x9fd0 (_8.ptx:308) bra.uni $L_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa058 (_8.ptx:331) ld.param.u64 %rd35, [__cudaparm__Z13GPU_laplace3diiiiPfS__d_u2];
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xa0a0 (_8.ptx:343) @%p18 bra $Lt_0_16642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa0a8 (_8.ptx:346) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13GPU_laplace3diiiiPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13GPU_laplace3diiiiPfS_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _8.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_mf5DlO"
Running: cat _ptx_mf5DlO | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_iJWrj2
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_iJWrj2 --output-file  /dev/null 2> _ptx_mf5DlOinfo"
GPGPU-Sim PTX: Kernel '_Z13GPU_laplace3diiiiPfS_' : regs=17, lmem=0, smem=2448, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_mf5DlO _ptx2_iJWrj2 _ptx_mf5DlOinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z13GPU_laplace3diiiiPfS_ : hostFun 0x0x42264e, fat_cubin_handle = 8
GPGPU-Sim PTX: __cudaRegisterFatBinary found PTX versions for 'NN/NN.cu', capability = compute_20
GPGPU-Sim PTX: Loading PTX for NN/NN.cu, capability = compute_20
GPGPU-Sim PTX: allocating constant region for "kernelTemplate" from 0x180 to 0x1e4 (global memory space) 5
GPGPU-Sim PTX: instruction assembly for function '_Z17executeFirstLayerPfS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z17executeFirstLayerPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa1b0 (_9.ptx:98) @%p1 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa1b8 (_9.ptx:100) cvt.f64.f32 %fd1, %f1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xa1f8 (_9.ptx:108) @!%p2 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa358 (_9.ptx:160) cvt.f64.f32 %fd5, %f29;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xa2e0 (_9.ptx:140) bra.uni $Lt_0_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa358 (_9.ptx:160) cvt.f64.f32 %fd5, %f29;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17executeFirstLayerPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17executeFirstLayerPfS_S_'.
GPGPU-Sim PTX: allocating constant region for "kernelTemplate2" from 0x200 to 0x264 (global memory space) 6
GPGPU-Sim PTX: instruction assembly for function '_Z18executeSecondLayerPfS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z18executeSecondLayerPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa550 (_9.ptx:249) @%p1 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa558 (_9.ptx:251) cvt.f64.f32 %fd1, %f1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xa598 (_9.ptx:259) @!%p2 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa6f8 (_9.ptx:311) cvt.f64.f32 %fd5, %f44;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xa680 (_9.ptx:291) bra.uni $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa6f8 (_9.ptx:311) cvt.f64.f32 %fd5, %f44;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18executeSecondLayerPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18executeSecondLayerPfS_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17executeThirdLayerPfS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z17executeThirdLayerPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa838 (_9.ptx:371) @%p1 bra $Lt_2_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa840 (_9.ptx:373) cvt.f64.f32 %fd1, %f1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xa880 (_9.ptx:381) @!%p2 bra $Lt_2_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa9e0 (_9.ptx:433) cvt.f64.f32 %fd5, %f29;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xa968 (_9.ptx:413) bra.uni $Lt_2_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa9e0 (_9.ptx:433) cvt.f64.f32 %fd5, %f29;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17executeThirdLayerPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17executeThirdLayerPfS_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z18executeFourthLayerPfS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z18executeFourthLayerPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xab00 (_9.ptx:489) @%p1 bra $Lt_3_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xab08 (_9.ptx:491) cvt.f64.f32 %fd1, %f1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xab48 (_9.ptx:499) @!%p2 bra $Lt_3_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaca8 (_9.ptx:551) cvt.f64.f32 %fd5, %f29;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xac30 (_9.ptx:531) bra.uni $Lt_3_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaca8 (_9.ptx:551) cvt.f64.f32 %fd5, %f29;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18executeFourthLayerPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18executeFourthLayerPfS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _9.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_wEY8lg"
Running: cat _ptx_wEY8lg | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_rEdRou
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_rEdRou --output-file  /dev/null 2> _ptx_wEY8lginfo"
GPGPU-Sim PTX: Kernel '_Z18executeFourthLayerPfS_S_' : regs=12, lmem=0, smem=0, cmem=292
GPGPU-Sim PTX: Kernel '_Z17executeThirdLayerPfS_S_' : regs=12, lmem=0, smem=0, cmem=288
GPGPU-Sim PTX: Kernel '_Z18executeSecondLayerPfS_S_' : regs=22, lmem=0, smem=0, cmem=288
GPGPU-Sim PTX: Kernel '_Z17executeFirstLayerPfS_S_' : regs=17, lmem=0, smem=0, cmem=288
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_wEY8lg _ptx2_rEdRou _ptx_wEY8lginfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z18executeFourthLayerPfS_S_ : hostFun 0x0x425231, fat_cubin_handle = 9
GPGPU-Sim PTX: __cudaRegisterFunction _Z17executeThirdLayerPfS_S_ : hostFun 0x0x425159, fat_cubin_handle = 9
GPGPU-Sim PTX: __cudaRegisterFunction _Z18executeSecondLayerPfS_S_ : hostFun 0x0x425081, fat_cubin_handle = 9
GPGPU-Sim PTX: __cudaRegisterFunction _Z17executeFirstLayerPfS_S_ : hostFun 0x0x424fa9, fat_cubin_handle = 9
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6db9e0; deviceAddress = kernelTemplate; deviceName = kernelTemplate
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 100 bytes
GPGPU-Sim PTX registering constant kernelTemplate (100 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6dba60; deviceAddress = kernelTemplate2; deviceName = kernelTemplate2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 100 bytes
GPGPU-Sim PTX registering constant kernelTemplate2 (100 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterFatBinary found PTX versions for 'JPEG/dct8x8.cu', capability = compute_20
GPGPU-Sim PTX: Loading PTX for JPEG/dct8x8.cu, capability = compute_20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z30CUDAsubroutineInplaceDCTvectorPfi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z30CUDAsubroutineInplaceDCTvectorPfi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z31CUDAsubroutineInplaceIDCTvectorPfi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z31CUDAsubroutineInplaceIDCTvectorPfi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z19CUDAshortInplaceDCTPsi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z19CUDAshortInplaceDCTPsi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z19CUDAshortInplaceDCTPj" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z20CUDAshortInplaceIDCTPsi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z20CUDAshortInplaceIDCTPsi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z20CUDAshortInplaceIDCTPj" from 0x0 to 0x8
GPGPU-Sim PTX: allocating constant region for "C_a" from 0x118 to 0x11c (global memory space) 7
GPGPU-Sim PTX: allocating constant region for "C_b" from 0x11c to 0x120 (global memory space) 8
GPGPU-Sim PTX: allocating constant region for "C_c" from 0x120 to 0x124 (global memory space) 9
GPGPU-Sim PTX: allocating constant region for "C_d" from 0x124 to 0x128 (global memory space) 10
GPGPU-Sim PTX: allocating constant region for "C_e" from 0x128 to 0x12c (global memory space) 11
GPGPU-Sim PTX: allocating constant region for "C_f" from 0x12c to 0x130 (global memory space) 12
GPGPU-Sim PTX: allocating constant region for "C_norm" from 0x130 to 0x134 (global memory space) 13
GPGPU-Sim PTX: instruction assembly for function '_Z30CUDAsubroutineInplaceDCTvectorPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: reconvergence points for _Z30CUDAsubroutineInplaceDCTvectorPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z30CUDAsubroutineInplaceDCTvectorPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z30CUDAsubroutineInplaceDCTvectorPfi'.
GPGPU-Sim PTX: instruction assembly for function '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: reconvergence points for _Z31CUDAsubroutineInplaceIDCTvectorPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z31CUDAsubroutineInplaceIDCTvectorPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'.
GPGPU-Sim PTX: instruction assembly for function '_Z19CUDAshortInplaceDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z19CUDAshortInplaceDCTPsi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z19CUDAshortInplaceDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19CUDAshortInplaceDCTPsi'.
GPGPU-Sim PTX: instruction assembly for function '_Z19CUDAshortInplaceDCTPj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding dominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding postdominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: reconvergence points for _Z19CUDAshortInplaceDCTPj...
GPGPU-Sim PTX: ... end of reconvergence points for _Z19CUDAshortInplaceDCTPj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19CUDAshortInplaceDCTPj'.
GPGPU-Sim PTX: instruction assembly for function '_Z20CUDAshortInplaceIDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z20CUDAshortInplaceIDCTPsi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z20CUDAshortInplaceIDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPsi'.
GPGPU-Sim PTX: instruction assembly for function '_Z20CUDAshortInplaceIDCTPj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding dominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding postdominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: reconvergence points for _Z20CUDAshortInplaceIDCTPj...
GPGPU-Sim PTX: ... end of reconvergence points for _Z20CUDAshortInplaceIDCTPj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPj'.
GPGPU-Sim PTX: allocating global region for "TexSrc" from 0x134 to 0x138 (global memory space)
GPGPU-Sim PTX: allocating shared region for "CurBlockLocal1" from 0x0 to 0x100 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "CurBlockLocal2" from 0x100 to 0x200 (shared memory space)
GPGPU-Sim PTX: allocating constant region for "DCTv8matrix" from 0x180 to 0x280 (global memory space) 14
GPGPU-Sim PTX: instruction assembly for function '_Z14CUDAkernel1DCTPfiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding dominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: reconvergence points for _Z14CUDAkernel1DCTPfiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14CUDAkernel1DCTPfiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14CUDAkernel1DCTPfiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z15CUDAkernel1IDCTPfiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding dominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: reconvergence points for _Z15CUDAkernel1IDCTPfiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15CUDAkernel1IDCTPfiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15CUDAkernel1IDCTPfiii'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_38833_32_non_const_block572" from 0x200 to 0xa40 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14CUDAkernel2DCTPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: reconvergence points for _Z14CUDAkernel2DCTPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14CUDAkernel2DCTPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14CUDAkernel2DCTPfi'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_38963_32_non_const_block2700" from 0x200 to 0xa40 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z15CUDAkernel2IDCTPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: reconvergence points for _Z15CUDAkernel2IDCTPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15CUDAkernel2IDCTPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15CUDAkernel2IDCTPfi'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_39496_32_non_const_block4828" from 0x200 to 0xa80 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z18CUDAkernelShortDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z18CUDAkernelShortDCTPsi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd8d8 (_10.ptx:1859) @!%p1 bra $Lt_10_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd9b0 (_10.ptx:1904) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xe1d8 (_10.ptx:2206) @!%p1 bra $Lt_10_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe2a8 (_10.ptx:2248) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18CUDAkernelShortDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18CUDAkernelShortDCTPsi'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_39638_32_non_const_block7020" from 0x200 to 0xa80 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19CUDAkernelShortIDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z19CUDAkernelShortIDCTPsi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe398 (_10.ptx:2293) @!%p1 bra $Lt_11_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe470 (_10.ptx:2338) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xec90 (_10.ptx:2640) @!%p1 bra $Lt_11_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xed60 (_10.ptx:2682) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19CUDAkernelShortIDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19CUDAkernelShortIDCTPsi'.
GPGPU-Sim PTX: allocating constant region for "Q" from 0x280 to 0x300 (global memory space) 15
GPGPU-Sim PTX: instruction assembly for function '_Z27CUDAkernelQuantizationFloatPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: reconvergence points for _Z27CUDAkernelQuantizationFloatPfi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xee90 (_10.ptx:2738) @!%p2 bra $Lt_12_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeea0 (_10.ptx:2743) mul.f32 %f11, %f2, %f9;
GPGPU-Sim PTX: ... end of reconvergence points for _Z27CUDAkernelQuantizationFloatPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z27CUDAkernelQuantizationFloatPfi'.
GPGPU-Sim PTX: instruction assembly for function '_Z27CUDAkernelQuantizationShortPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: reconvergence points for _Z27CUDAkernelQuantizationShortPsi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xef88 (_10.ptx:2787) @%p1 bra $Lt_13_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xefd0 (_10.ptx:2804) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xefb0 (_10.ptx:2795) bra.uni $Lt_13_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xefd0 (_10.ptx:2804) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z27CUDAkernelQuantizationShortPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z27CUDAkernelQuantizationShortPsi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _10.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_FVNzBI"
Running: cat _ptx_FVNzBI | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_eYJkOW
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_eYJkOW --output-file  /dev/null 2> _ptx_FVNzBIinfo"
GPGPU-Sim PTX: Kernel '_Z27CUDAkernelQuantizationShortPsi' : regs=9, lmem=0, smem=0, cmem=460
GPGPU-Sim PTX: Kernel '_Z27CUDAkernelQuantizationFloatPfi' : regs=17, lmem=0, smem=0, cmem=456
GPGPU-Sim PTX: Kernel '_Z19CUDAkernelShortIDCTPsi' : regs=23, lmem=0, smem=2176, cmem=456
GPGPU-Sim PTX: Kernel '_Z18CUDAkernelShortDCTPsi' : regs=25, lmem=0, smem=2176, cmem=464
GPGPU-Sim PTX: Kernel '_Z15CUDAkernel2IDCTPfi' : regs=23, lmem=0, smem=2112, cmem=456
GPGPU-Sim PTX: Kernel '_Z14CUDAkernel2DCTPfi' : regs=24, lmem=0, smem=2112, cmem=456
GPGPU-Sim PTX: Kernel '_Z15CUDAkernel1IDCTPfiii' : regs=20, lmem=0, smem=512, cmem=464
GPGPU-Sim PTX: Kernel '_Z14CUDAkernel1DCTPfiii' : regs=14, lmem=0, smem=512, cmem=464
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_FVNzBI _ptx2_eYJkOW _ptx_FVNzBIinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z27CUDAkernelQuantizationShortPsi : hostFun 0x0x42766c, fat_cubin_handle = 10
GPGPU-Sim PTX: __cudaRegisterFunction _Z27CUDAkernelQuantizationFloatPfi : hostFun 0x0x4275cc, fat_cubin_handle = 10
GPGPU-Sim PTX: __cudaRegisterFunction _Z19CUDAkernelShortIDCTPsi : hostFun 0x0x42752c, fat_cubin_handle = 10
GPGPU-Sim PTX: __cudaRegisterFunction _Z18CUDAkernelShortDCTPsi : hostFun 0x0x42748c, fat_cubin_handle = 10
GPGPU-Sim PTX: __cudaRegisterFunction _Z15CUDAkernel2IDCTPfi : hostFun 0x0x4273ec, fat_cubin_handle = 10
GPGPU-Sim PTX: __cudaRegisterFunction _Z14CUDAkernel2DCTPfi : hostFun 0x0x42734c, fat_cubin_handle = 10
GPGPU-Sim PTX: __cudaRegisterFunction _Z15CUDAkernel1IDCTPfiii : hostFun 0x0x42729a, fat_cubin_handle = 10
GPGPU-Sim PTX: __cudaRegisterFunction _Z14CUDAkernel1DCTPfiii : hostFun 0x0x42718e, fat_cubin_handle = 10
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 2
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6dbbc0; deviceAddress = DCTv8matrix; deviceName = DCTv8matrix
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 256 bytes
GPGPU-Sim PTX registering constant DCTv8matrix (256 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6dbec0; deviceAddress = C_a; deviceName = C_a
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_a (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6dbec4; deviceAddress = C_b; deviceName = C_b
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_b (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6dbec8; deviceAddress = C_c; deviceName = C_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6dbecc; deviceAddress = C_d; deviceName = C_d
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_d (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6dbed0; deviceAddress = C_e; deviceName = C_e
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_e (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6dbed4; deviceAddress = C_f; deviceName = C_f
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_f (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6dbed8; deviceAddress = C_norm; deviceName = C_norm
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_norm (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6dbee0; deviceAddress = Q; deviceName = Q
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 128 bytes
GPGPU-Sim PTX registering constant Q (128 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterFatBinary found PTX versions for 'BFS2/bfs.cu', capability = compute_20
GPGPU-Sim PTX: Loading PTX for BFS2/bfs.cu, capability = compute_20
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xf020 (_11.ptx:71) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf1b0 (_11.ptx:135) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xf058 (_11.ptx:78) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf1b0 (_11.ptx:135) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xf0b0 (_11.ptx:91) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf1b0 (_11.ptx:135) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xf110 (_11.ptx:106) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf190 (_11.ptx:128) add.s32 %r10, %r10, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xf1a8 (_11.ptx:131) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf1b0 (_11.ptx:135) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xf1e8 (_11.ptx:157) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf290 (_11.ptx:185) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xf220 (_11.ptx:164) @%p2 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf290 (_11.ptx:185) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _11.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_rO77ib"
Running: cat _ptx_rO77ib | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_ZBDWNp
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_ZBDWNp --output-file  /dev/null 2> _ptx_rO77ibinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=72
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=16, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_rO77ib _ptx2_ZBDWNp _ptx_rO77ibinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x429c3e, fat_cubin_handle = 11
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x429adc, fat_cubin_handle = 11
GPGPU-Sim PTX: __cudaRegisterFatBinary found PTX versions for 'GUPS/CudaRandomAccess.cu', capability = compute_20
GPGPU-Sim PTX: Loading PTX for GUPS/CudaRandomAccess.cu, capability = compute_20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z_intrinsic_atom_global_xor_nf_i64" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z_intrinsic_atom_global_xor_nf_i64" from 0x8 to 0x10
GPGPU-Sim PTX: instruction assembly for function '_Z_intrinsic_atom_global_xor_nf_i64'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z_intrinsic_atom_global_xor_nf_i64'...
GPGPU-Sim PTX: Finding dominators for '_Z_intrinsic_atom_global_xor_nf_i64'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z_intrinsic_atom_global_xor_nf_i64'...
GPGPU-Sim PTX: Finding postdominators for '_Z_intrinsic_atom_global_xor_nf_i64'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z_intrinsic_atom_global_xor_nf_i64'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z_intrinsic_atom_global_xor_nf_i64'...
GPGPU-Sim PTX: reconvergence points for _Z_intrinsic_atom_global_xor_nf_i64...
GPGPU-Sim PTX: ... end of reconvergence points for _Z_intrinsic_atom_global_xor_nf_i64
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z_intrinsic_atom_global_xor_nf_i64'.
GPGPU-Sim PTX: instruction assembly for function '_Z18RandomAccessUpdateyPyS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18RandomAccessUpdateyPyS_'...
GPGPU-Sim PTX: Finding dominators for '_Z18RandomAccessUpdateyPyS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18RandomAccessUpdateyPyS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z18RandomAccessUpdateyPyS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18RandomAccessUpdateyPyS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18RandomAccessUpdateyPyS_'...
GPGPU-Sim PTX: reconvergence points for _Z18RandomAccessUpdateyPyS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xf378 (_12.ptx:103) @%p1 bra $Lt_1_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf440 (_12.ptx:134) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xf438 (_12.ptx:131) @%p3 bra $Lt_1_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf440 (_12.ptx:134) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18RandomAccessUpdateyPyS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18RandomAccessUpdateyPyS_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _12.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_bfKamE"
Running: cat _ptx_bfKamE | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_L9XpUS
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_L9XpUS --output-file  /dev/null 2> _ptx_bfKamEinfo"
GPGPU-Sim PTX: Kernel '_Z18RandomAccessUpdateyPyS_' : regs=13, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_bfKamE _ptx2_L9XpUS _ptx_bfKamEinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z18RandomAccessUpdateyPyS_ : hostFun 0x0x42bae6, fat_cubin_handle = 12
GPGPU-Sim PTX: __cudaRegisterFatBinary found PTX versions for '3DS/threeDS.cu', capability = compute_20
GPGPU-Sim PTX: Loading PTX for 3DS/threeDS.cu, capability = compute_20
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_38288_32_non_const_s_data40" from 0x0 to 0x1200 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function 'stencil_3D_order8'...   done.
GPGPU-Sim PTX: finding reconvergence points for 'stencil_3D_order8'...
GPGPU-Sim PTX: Finding dominators for 'stencil_3D_order8'...
GPGPU-Sim PTX: Finding immediate dominators for 'stencil_3D_order8'...
GPGPU-Sim PTX: Finding postdominators for 'stencil_3D_order8'...
GPGPU-Sim PTX: Finding immediate postdominators for 'stencil_3D_order8'...
GPGPU-Sim PTX: pre-decoding instructions for 'stencil_3D_order8'...
GPGPU-Sim PTX: reconvergence points for stencil_3D_order8...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xf620 (_13.ptx:132) @%p1 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfa78 (_13.ptx:298) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xf7d0 (_13.ptx:198) @!%p2 bra $Lt_0_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf868 (_13.ptx:222) @!%p3 bra $Lt_0_4098;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xf868 (_13.ptx:222) @!%p3 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf8b8 (_13.ptx:238) st.shared.f32 [%rd32+1568], %f4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xfa70 (_13.ptx:295) @%p4 bra $Lt_0_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfa78 (_13.ptx:298) exit;
GPGPU-Sim PTX: ... end of reconvergence points for stencil_3D_order8
GPGPU-Sim PTX: ... done pre-decoding instructions for 'stencil_3D_order8'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _13.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_WQaRv7"
Running: cat _ptx_WQaRv7 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_G8xj7l
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_G8xj7l --output-file  /dev/null 2> _ptx_WQaRv7info"
GPGPU-Sim PTX: Kernel 'stencil_3D_order8' : regs=31, lmem=0, smem=4608, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_WQaRv7 _ptx2_G8xj7l _ptx_WQaRv7info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction stencil_3D_order8 : hostFun 0x0x42d908, fat_cubin_handle = 13
GPGPU-Sim PTX: __cudaRegisterFatBinary found PTX versions for 'HS/hotspot.cu', capability = compute_20
GPGPU-Sim PTX: Loading PTX for HS/hotspot.cu, capability = compute_20
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_38356_39_non_const_temp_on_cuda72" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_38357_39_non_const_power_on_cuda1096" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_38358_39_non_const_temp_t2120" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xfae0 (_14.ptx:89) @%p1 bra $Lt_0_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc18 (_14.ptx:132) mov.u64 %rd1, __cuda___cuda_local_var_38356_39_non_const_temp_on_cuda72;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xfb00 (_14.ptx:93) @%p2 bra $Lt_0_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc18 (_14.ptx:132) mov.u64 %rd1, __cuda___cuda_local_var_38356_39_non_const_temp_on_cuda72;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xfb48 (_14.ptx:102) @%p3 bra $Lt_0_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc18 (_14.ptx:132) mov.u64 %rd1, __cuda___cuda_local_var_38356_39_non_const_temp_on_cuda72;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xfb68 (_14.ptx:106) @%p4 bra $Lt_0_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc18 (_14.ptx:132) mov.u64 %rd1, __cuda___cuda_local_var_38356_39_non_const_temp_on_cuda72;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xfc40 (_14.ptx:138) @%p5 bra $Lt_0_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10130 (_14.ptx:325) @!%p20 bra $Lt_0_14082;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xfe08 (_14.ptx:198) @%p10 bra $Lt_0_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10048 (_14.ptx:284) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xfe28 (_14.ptx:203) @%p11 bra $Lt_0_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10048 (_14.ptx:284) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xfe38 (_14.ptx:206) @%p12 bra $Lt_0_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10048 (_14.ptx:284) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xfe48 (_14.ptx:209) @%p13 bra $Lt_0_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10048 (_14.ptx:284) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xfe58 (_14.ptx:212) @%p14 bra $Lt_0_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10048 (_14.ptx:284) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xfe68 (_14.ptx:215) @%p15 bra $Lt_0_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10048 (_14.ptx:284) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xfe78 (_14.ptx:218) @%p16 bra $Lt_0_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10048 (_14.ptx:284) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xfe88 (_14.ptx:221) @%p17 bra $Lt_0_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10048 (_14.ptx:284) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x10058 (_14.ptx:287) @%p18 bra $Lt_0_17922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10130 (_14.ptx:325) @!%p20 bra $Lt_0_14082;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x10080 (_14.ptx:293) @!%p19 bra $Lt_0_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100d0 (_14.ptx:308) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x100e8 (_14.ptx:312) @%p23 bra $Lt_0_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10130 (_14.ptx:325) @!%p20 bra $Lt_0_14082;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x100f0 (_14.ptx:313) bra.uni $Lt_0_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10130 (_14.ptx:325) @!%p20 bra $Lt_0_14082;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x10118 (_14.ptx:319) bra.uni $Lt_0_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10130 (_14.ptx:325) @!%p20 bra $Lt_0_14082;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x10130 (_14.ptx:325) @!%p20 bra $Lt_0_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x101e0 (_14.ptx:350) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _14.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_FMzDNA"
Running: cat _ptx_FMzDNA | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_Y4NYtP
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_Y4NYtP --output-file  /dev/null 2> _ptx_FMzDNAinfo"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=35, lmem=0, smem=3072, cmem=108
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_FMzDNA _ptx2_Y4NYtP _ptx_FMzDNAinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_S_iiiiffffff : hostFun 0x0x42f832, fat_cubin_handle = 14
GPGPU-Sim PTX: __cudaRegisterFatBinary found PTX versions for 'BLK/BlackScholes.cu', capability = compute_20
GPGPU-Sim PTX: Loading PTX for BLK/BlackScholes.cu, capability = compute_20
GPGPU-Sim PTX: instruction assembly for function '_Z15BlackScholesGPUPfS_S_S_S_ffi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15BlackScholesGPUPfS_S_S_S_ffi'...
GPGPU-Sim PTX: Finding dominators for '_Z15BlackScholesGPUPfS_S_S_S_ffi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15BlackScholesGPUPfS_S_S_S_ffi'...
GPGPU-Sim PTX: Finding postdominators for '_Z15BlackScholesGPUPfS_S_S_S_ffi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15BlackScholesGPUPfS_S_S_S_ffi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15BlackScholesGPUPfS_S_S_S_ffi'...
GPGPU-Sim PTX: reconvergence points for _Z15BlackScholesGPUPfS_S_S_S_ffi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x10228 (_15.ptx:74) @%p1 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x105e0 (_15.ptx:198) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x105d8 (_15.ptx:195) @%p4 bra $Lt_0_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x105e0 (_15.ptx:198) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15BlackScholesGPUPfS_S_S_S_ffi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15BlackScholesGPUPfS_S_S_S_ffi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _15.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_T3I0g4"
Running: cat _ptx_T3I0g4 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_GgL33i
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_GgL33i --output-file  /dev/null 2> _ptx_T3I0g4info"
GPGPU-Sim PTX: Kernel '_Z15BlackScholesGPUPfS_S_S_S_ffi' : regs=49, lmem=0, smem=0, cmem=116
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_T3I0g4 _ptx2_GgL33i _ptx_T3I0g4info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z15BlackScholesGPUPfS_S_S_S_ffi : hostFun 0x0x431525, fat_cubin_handle = 15
In main: creating thread 0
In main: creating thread 1
GPGPU-Sim PTX: cudaStreamCreate
Initializing data...
...allocating GPU memory for options.
...generating input data in CPU mem.
...copying input data to GPU mem.
Data init done.
Executing Black-Scholes GPU kernel (1 iterations)...

GPGPU-Sim PTX: cudaLaunch for 0x0x431525 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: pushing kernel '_Z15BlackScholesGPUPfS_S_S_S_ffi' to stream 1, gridDim= (480,1,1) blockDim = (128,1,1) 
kernel '_Z15BlackScholesGPUPfS_S_S_S_ffi' transfer to GPU hardware scheduler
GPGPU-Sim PTX: cudaStreamCreate
Reading File
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x429adc (mode=performance simulation) on stream 2
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 2, gridDim= (63,1,1) blockDim = (512,1,1) 

GPGPU-Sim PTX: cudaLaunch for 0x0x429c3e (mode=performance simulation) on stream 2
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 2, gridDim= (63,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15BlackScholesGPUPfS_S_S_S_ffi'
GPGPU-Sim uArch: Shader:  0, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15BlackScholesGPUPfS_S_S_S_ffi'
GPGPU-Sim uArch: Shader:  2, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15BlackScholesGPUPfS_S_S_S_ffi'
GPGPU-Sim uArch: Shader:  4, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15BlackScholesGPUPfS_S_S_S_ffi'
GPGPU-Sim uArch: Shader:  6, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15BlackScholesGPUPfS_S_S_S_ffi'
GPGPU-Sim uArch: Shader:  8, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15BlackScholesGPUPfS_S_S_S_ffi'
GPGPU-Sim uArch: Shader: 10, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15BlackScholesGPUPfS_S_S_S_ffi'
GPGPU-Sim uArch: Shader: 12, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15BlackScholesGPUPfS_S_S_S_ffi'
GPGPU-Sim uArch: Shader: 14, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z15BlackScholesGPUPfS_S_S_S_ffi'
GPGPU-Sim uArch: Shader: 16, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z15BlackScholesGPUPfS_S_S_S_ffi'
GPGPU-Sim uArch: Shader: 18, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z15BlackScholesGPUPfS_S_S_S_ffi'
GPGPU-Sim uArch: Shader: 20, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z15BlackScholesGPUPfS_S_S_S_ffi'
GPGPU-Sim uArch: Shader: 22, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z15BlackScholesGPUPfS_S_S_S_ffi'
GPGPU-Sim uArch: Shader: 24, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z15BlackScholesGPUPfS_S_S_S_ffi'
GPGPU-Sim uArch: Shader: 26, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z15BlackScholesGPUPfS_S_S_S_ffi'
GPGPU-Sim uArch: Shader: 28, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 31, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 33, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 35, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 37, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 39, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 41, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 43, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 45, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 47, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 49, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 51, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 53, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 55, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 57, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 59, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader:  0, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15BlackScholesGPUPfS_S_S_S_ffi'
GPGPU-Sim uArch: Shader:  1, cta: 0 initialized @(2,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader:  2, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader:  4, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15BlackScholesGPUPfS_S_S_S_ffi'
GPGPU-Sim uArch: Shader:  5, cta: 0 initialized @(2,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader:  6, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader:  8, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15BlackScholesGPUPfS_S_S_S_ffi'
GPGPU-Sim uArch: Shader:  9, cta: 0 initialized @(2,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 10, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 12, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15BlackScholesGPUPfS_S_S_S_ffi'
GPGPU-Sim uArch: Shader: 13, cta: 0 initialized @(2,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 14, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 16, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z15BlackScholesGPUPfS_S_S_S_ffi'
GPGPU-Sim uArch: Shader: 17, cta: 0 initialized @(2,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 18, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 20, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z15BlackScholesGPUPfS_S_S_S_ffi'
GPGPU-Sim uArch: Shader: 21, cta: 0 initialized @(2,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 22, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 24, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z15BlackScholesGPUPfS_S_S_S_ffi'
GPGPU-Sim uArch: Shader: 25, cta: 0 initialized @(2,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 26, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 28, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z15BlackScholesGPUPfS_S_S_S_ffi'
GPGPU-Sim uArch: Shader: 29, cta: 0 initialized @(2,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 30, cta: 0 initialized @(2,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 31, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 33, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 34, cta: 0 initialized @(2,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 35, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 37, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 38, cta: 0 initialized @(2,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 39, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 41, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 42, cta: 0 initialized @(2,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 43, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 45, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 46, cta: 0 initialized @(2,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 47, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 49, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 50, cta: 0 initialized @(2,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 51, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 53, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 54, cta: 0 initialized @(2,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 55, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 57, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 58, cta: 0 initialized @(2,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 59, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader:  0, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader:  1, cta: 1 initialized @(3,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader:  2, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15BlackScholesGPUPfS_S_S_S_ffi'
GPGPU-Sim uArch: Shader:  3, cta: 0 initialized @(3,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader:  4, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader:  5, cta: 1 initialized @(3,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader:  6, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader:  8, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader:  9, cta: 1 initialized @(3,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 10, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15BlackScholesGPUPfS_S_S_S_ffi'
GPGPU-Sim uArch: Shader: 11, cta: 0 initialized @(3,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 12, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 13, cta: 1 initialized @(3,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 14, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 16, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 17, cta: 1 initialized @(3,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 18, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z15BlackScholesGPUPfS_S_S_S_ffi'
GPGPU-Sim uArch: Shader: 19, cta: 0 initialized @(3,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 20, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 21, cta: 1 initialized @(3,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 22, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 24, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 25, cta: 1 initialized @(3,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 26, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z15BlackScholesGPUPfS_S_S_S_ffi'
GPGPU-Sim uArch: Shader: 27, cta: 0 initialized @(3,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 28, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 29, cta: 1 initialized @(3,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 30, cta: 1 initialized @(3,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 31, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 32, cta: 0 initialized @(3,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 33, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 34, cta: 1 initialized @(3,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 35, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 37, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 38, cta: 1 initialized @(3,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 39, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 40, cta: 0 initialized @(3,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 41, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 42, cta: 1 initialized @(3,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 43, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 45, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 46, cta: 1 initialized @(3,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 47, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 48, cta: 0 initialized @(3,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 49, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 50, cta: 1 initialized @(3,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 51, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 53, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 54, cta: 1 initialized @(3,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 55, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 56, cta: 0 initialized @(3,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 57, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader:  0, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader:  1, cta: 2 initialized @(4,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader:  2, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader:  3, cta: 1 initialized @(4,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader:  4, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader:  5, cta: 2 initialized @(4,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader:  6, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15BlackScholesGPUPfS_S_S_S_ffi'
GPGPU-Sim uArch: Shader:  7, cta: 0 initialized @(4,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader:  8, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader:  9, cta: 2 initialized @(4,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 10, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 11, cta: 1 initialized @(4,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 12, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 13, cta: 2 initialized @(4,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 14, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z15BlackScholesGPUPfS_S_S_S_ffi'
GPGPU-Sim uArch: Shader: 15, cta: 0 initialized @(4,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 16, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 17, cta: 2 initialized @(4,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 18, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 19, cta: 1 initialized @(4,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 20, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 21, cta: 2 initialized @(4,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 22, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z15BlackScholesGPUPfS_S_S_S_ffi'
GPGPU-Sim uArch: Shader: 23, cta: 0 initialized @(4,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 24, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 25, cta: 2 initialized @(4,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 26, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 27, cta: 1 initialized @(4,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 28, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 29, cta: 2 initialized @(4,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader:  1, cta: 3 initialized @(5,0), ACTIVE=4, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader:  3, cta: 2 initialized @(5,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader:  5, cta: 3 initialized @(5,0), ACTIVE=4, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader:  7, cta: 1 initialized @(5,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader:  9, cta: 3 initialized @(5,0), ACTIVE=4, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 11, cta: 2 initialized @(5,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 13, cta: 3 initialized @(5,0), ACTIVE=4, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 15, cta: 1 initialized @(5,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 17, cta: 3 initialized @(5,0), ACTIVE=4, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 19, cta: 2 initialized @(5,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 21, cta: 3 initialized @(5,0), ACTIVE=4, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 23, cta: 1 initialized @(5,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 25, cta: 3 initialized @(5,0), ACTIVE=4, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 27, cta: 2 initialized @(5,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 29, cta: 3 initialized @(5,0), ACTIVE=4, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader:  3, cta: 3 initialized @(6,0), ACTIVE=4, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader:  7, cta: 2 initialized @(6,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 11, cta: 3 initialized @(6,0), ACTIVE=4, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 15, cta: 2 initialized @(6,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 19, cta: 3 initialized @(6,0), ACTIVE=4, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 23, cta: 2 initialized @(6,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 27, cta: 3 initialized @(6,0), ACTIVE=4, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader:  7, cta: 3 initialized @(7,0), ACTIVE=4, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 15, cta: 3 initialized @(7,0), ACTIVE=4, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 23, cta: 3 initialized @(7,0), ACTIVE=4, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(59,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 125152 (ipc=250.3) sim_rate=62576 (inst/sec) elapsed = 0:0:00:02 / Sat Sep  9 11:52:30 2017
gpu_sim_insn_1 = 61408 (ipc=123.1, lat=) 
gpu_sim_insn_2 = 63744 (ipc=127.7, lat=) 
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(9,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(21,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 329024 (ipc=329.0) sim_rate=109674 (inst/sec) elapsed = 0:0:00:03 / Sat Sep  9 11:52:31 2017
gpu_sim_insn_1 = 157728 (ipc=157.9, lat=) 
gpu_sim_insn_2 = 171296 (ipc=171.5, lat=) 
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(25,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(9,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(33,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(18,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(22,0,0) tid=(59,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(14,0,0) tid=(123,0,0)
GPGPU-Sim uArch: Shader 40 finished CTA #0 (1488,0), 0 CTAs running
GPGPU-Sim uArch: Shader 40 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 32 finished CTA #0 (1494,0), 0 CTAs running
GPGPU-Sim uArch: Shader 32 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 834915 (ipc=556.6) sim_rate=208728 (inst/sec) elapsed = 0:0:00:04 / Sat Sep  9 11:52:32 2017
gpu_sim_insn_1 = 425600 (ipc=283.9, lat=) 
gpu_sim_insn_2 = 409315 (ipc=273.1, lat=) 
GPGPU-Sim uArch: Shader 34 finished CTA #0 (1501,0), 1 CTAs running
GPGPU-Sim uArch: Shader 35 finished CTA #0 (1506,0), 2 CTAs running
GPGPU-Sim uArch: Shader 35 finished CTA #1 (1508,0), 1 CTAs running
GPGPU-Sim uArch: Shader 35 finished CTA #2 (1513,0), 0 CTAs running
GPGPU-Sim uArch: Shader 35 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 38 finished CTA #0 (1515,0), 1 CTAs running
GPGPU-Sim uArch: Shader 34 finished CTA #1 (1516,0), 0 CTAs running
GPGPU-Sim uArch: Shader 34 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 48 finished CTA #0 (1518,0), 0 CTAs running
GPGPU-Sim uArch: Shader 48 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 38 finished CTA #1 (1528,0), 0 CTAs running
GPGPU-Sim uArch: Shader 38 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 31 finished CTA #1 (1529,0), 2 CTAs running
GPGPU-Sim uArch: Shader 31 finished CTA #2 (1530,0), 1 CTAs running
GPGPU-Sim uArch: Shader 42 finished CTA #0 (1551,0), 1 CTAs running
GPGPU-Sim uArch: Shader 37 finished CTA #0 (1557,0), 2 CTAs running
GPGPU-Sim uArch: Shader 33 finished CTA #1 (1559,0), 2 CTAs running
GPGPU-Sim uArch: Shader 33 finished CTA #2 (1559,0), 1 CTAs running
GPGPU-Sim uArch: Shader 46 finished CTA #0 (1560,0), 1 CTAs running
GPGPU-Sim uArch: Shader 42 finished CTA #1 (1561,0), 0 CTAs running
GPGPU-Sim uArch: Shader 42 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 37 finished CTA #1 (1562,0), 1 CTAs running
GPGPU-Sim uArch: Shader 37 finished CTA #2 (1564,0), 0 CTAs running
GPGPU-Sim uArch: Shader 37 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 33 finished CTA #0 (1566,0), 0 CTAs running
GPGPU-Sim uArch: Shader 33 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 39 finished CTA #0 (1571,0), 2 CTAs running
GPGPU-Sim uArch: Shader 46 finished CTA #1 (1573,0), 0 CTAs running
GPGPU-Sim uArch: Shader 46 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 56 finished CTA #0 (1575,0), 0 CTAs running
GPGPU-Sim uArch: Shader 56 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 39 finished CTA #2 (1578,0), 1 CTAs running
GPGPU-Sim uArch: Shader 39 finished CTA #1 (1582,0), 0 CTAs running
GPGPU-Sim uArch: Shader 39 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 41 finished CTA #0 (1587,0), 2 CTAs running
GPGPU-Sim uArch: Shader 57 finished CTA #0 (1589,0), 2 CTAs running
GPGPU-Sim uArch: Shader 41 finished CTA #1 (1590,0), 1 CTAs running
GPGPU-Sim uArch: Shader 50 finished CTA #0 (1592,0), 1 CTAs running
GPGPU-Sim uArch: Shader 41 finished CTA #2 (1594,0), 0 CTAs running
GPGPU-Sim uArch: Shader 41 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 58 finished CTA #0 (1599,0), 0 CTAs running
GPGPU-Sim uArch: Shader 58 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 50 finished CTA #1 (1603,0), 0 CTAs running
GPGPU-Sim uArch: Shader 50 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 45 finished CTA #0 (1605,0), 2 CTAs running
GPGPU-Sim uArch: Shader 45 finished CTA #1 (1608,0), 1 CTAs running
GPGPU-Sim uArch: Shader 57 finished CTA #2 (1610,0), 1 CTAs running
GPGPU-Sim uArch: Shader 45 finished CTA #2 (1612,0), 0 CTAs running
GPGPU-Sim uArch: Shader 45 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 54 finished CTA #0 (1614,0), 1 CTAs running
GPGPU-Sim uArch: Shader 43 finished CTA #1 (1617,0), 2 CTAs running
GPGPU-Sim uArch: Shader 43 finished CTA #2 (1617,0), 1 CTAs running
GPGPU-Sim uArch: Shader 43 finished CTA #0 (1624,0), 0 CTAs running
GPGPU-Sim uArch: Shader 43 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 47 finished CTA #0 (1625,0), 2 CTAs running
GPGPU-Sim uArch: Shader 54 finished CTA #1 (1627,0), 0 CTAs running
GPGPU-Sim uArch: Shader 54 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 47 finished CTA #1 (1633,0), 1 CTAs running
GPGPU-Sim uArch: Shader 59 finished CTA #0 (1638,0), 1 CTAs running
GPGPU-Sim uArch: Shader 49 finished CTA #0 (1641,0), 2 CTAs running
GPGPU-Sim uArch: Shader 49 finished CTA #1 (1641,0), 1 CTAs running
GPGPU-Sim uArch: Shader 47 finished CTA #2 (1644,0), 0 CTAs running
GPGPU-Sim uArch: Shader 47 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 59 finished CTA #1 (1645,0), 0 CTAs running
GPGPU-Sim uArch: Shader 59 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 51 finished CTA #0 (1647,0), 2 CTAs running
GPGPU-Sim uArch: Shader 49 finished CTA #2 (1648,0), 0 CTAs running
GPGPU-Sim uArch: Shader 49 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 51 finished CTA #1 (1650,0), 1 CTAs running
GPGPU-Sim uArch: Shader 51 finished CTA #2 (1654,0), 0 CTAs running
GPGPU-Sim uArch: Shader 51 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 57 finished CTA #1 (1666,0), 0 CTAs running
GPGPU-Sim uArch: Shader 57 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 30 finished CTA #0 (1912,0), 1 CTAs running
GPGPU-Sim uArch: Shader 53 finished CTA #0 (1921,0), 2 CTAs running
GPGPU-Sim uArch: Shader 53 finished CTA #1 (1921,0), 1 CTAs running
GPGPU-Sim uArch: Shader 30 finished CTA #1 (1925,0), 0 CTAs running
GPGPU-Sim uArch: Shader 30 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 55 finished CTA #0 (1927,0), 2 CTAs running
GPGPU-Sim uArch: Shader 53 finished CTA #2 (1928,0), 0 CTAs running
GPGPU-Sim uArch: Shader 53 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 55 finished CTA #1 (1928,0), 1 CTAs running
GPGPU-Sim uArch: Shader 55 finished CTA #2 (1934,0), 0 CTAs running
GPGPU-Sim uArch: Shader 55 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(63,0,0) tid=(121,0,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 926660 (ipc=463.3) sim_rate=185332 (inst/sec) elapsed = 0:0:00:05 / Sat Sep  9 11:52:33 2017
gpu_sim_insn_1 = 476640 (ipc=238.4, lat=) 
gpu_sim_insn_2 = 450020 (ipc=225.1, lat=) 
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(28,0,0) tid=(121,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(93,0,0) tid=(14,0,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(48,0,0) tid=(76,0,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(95,0,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 1400465 (ipc=466.8) sim_rate=233410 (inst/sec) elapsed = 0:0:00:06 / Sat Sep  9 11:52:34 2017
gpu_sim_insn_1 = 950432 (ipc=316.9, lat=) 
gpu_sim_insn_2 = 450033 (ipc=150.1, lat=) 
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(85,0,0) tid=(107,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(64,0,0) tid=(68,0,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 1635064 (ipc=467.2) sim_rate=233580 (inst/sec) elapsed = 0:0:00:07 / Sat Sep  9 11:52:35 2017
gpu_sim_insn_1 = 1185024 (ipc=338.7, lat=) 
gpu_sim_insn_2 = 450040 (ipc=128.6, lat=) 
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(78,0,0) tid=(33,0,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(70,0,0) tid=(16,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(115,0,0) tid=(80,0,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(93,0,0) tid=(80,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(55,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 2047587 (ipc=511.9) sim_rate=255948 (inst/sec) elapsed = 0:0:00:08 / Sat Sep  9 11:52:36 2017
gpu_sim_insn_1 = 1597504 (ipc=399.5, lat=) 
gpu_sim_insn_2 = 450083 (ipc=112.5, lat=) 
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(27,0,0) tid=(118,0,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(46,0,0) tid=(112,0,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(9,0,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 2354909 (ipc=471.0) sim_rate=261656 (inst/sec) elapsed = 0:0:00:09 / Sat Sep  9 11:52:37 2017
gpu_sim_insn_1 = 1904800 (ipc=381.0, lat=) 
gpu_sim_insn_2 = 450109 (ipc=90.0, lat=) 
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(0,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 2459158 (ipc=409.9) sim_rate=245915 (inst/sec) elapsed = 0:0:00:10 / Sat Sep  9 11:52:38 2017
gpu_sim_insn_1 = 2009024 (ipc=334.9, lat=) 
gpu_sim_insn_2 = 450134 (ipc=75.0, lat=) 
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(80,0,0) tid=(2,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(12,0,0) tid=(2,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(12,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 2792774 (ipc=429.7) sim_rate=253888 (inst/sec) elapsed = 0:0:00:11 / Sat Sep  9 11:52:39 2017
gpu_sim_insn_1 = 2342624 (ipc=360.5, lat=) 
gpu_sim_insn_2 = 450150 (ipc=69.3, lat=) 
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(106,0,0) tid=(75,0,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(38,0,0) tid=(72,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(88,0,0) tid=(40,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(0,0,0) tid=(40,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(47,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 3264783 (ipc=466.4) sim_rate=272065 (inst/sec) elapsed = 0:0:00:12 / Sat Sep  9 11:52:40 2017
gpu_sim_insn_1 = 2814624 (ipc=402.1, lat=) 
gpu_sim_insn_2 = 450159 (ipc=64.3, lat=) 
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(91,0,0) tid=(8,0,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(79,0,0) tid=(72,0,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(117,0,0) tid=(40,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(9,0,0) tid=(59,0,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(31,0,0) tid=(110,0,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 3724424 (ipc=496.6) sim_rate=286494 (inst/sec) elapsed = 0:0:00:13 / Sat Sep  9 11:52:41 2017
gpu_sim_insn_1 = 3274240 (ipc=436.6, lat=) 
gpu_sim_insn_2 = 450184 (ipc=60.0, lat=) 
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(109,0,0) tid=(110,0,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(83,0,0) tid=(46,0,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(66,0,0) tid=(14,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(75,0,0) tid=(46,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(112,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 4323969 (ipc=508.7) sim_rate=308854 (inst/sec) elapsed = 0:0:00:14 / Sat Sep  9 11:52:42 2017
gpu_sim_insn_1 = 3873760 (ipc=455.8, lat=) 
gpu_sim_insn_2 = 450209 (ipc=53.0, lat=) 
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(11,0,0) tid=(20,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(13,0,0) tid=(116,0,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(40,0,0) tid=(84,0,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 4555521 (ipc=506.2) sim_rate=303701 (inst/sec) elapsed = 0:0:00:15 / Sat Sep  9 11:52:43 2017
gpu_sim_insn_1 = 4105312 (ipc=456.2, lat=) 
gpu_sim_insn_2 = 450209 (ipc=50.0, lat=) 
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(2,0,0) tid=(20,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(107,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 4816570 (ipc=507.0) sim_rate=301035 (inst/sec) elapsed = 0:0:00:16 / Sat Sep  9 11:52:44 2017
gpu_sim_insn_1 = 4366336 (ipc=459.7, lat=) 
gpu_sim_insn_2 = 450234 (ipc=47.4, lat=) 
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(39,0,0) tid=(26,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(93,0,0) tid=(26,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(80,0,0) tid=(26,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(38,0,0) tid=(122,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(8,0,0) tid=(50,0,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(44,0,0) tid=(96,0,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 5365331 (ipc=511.0) sim_rate=315607 (inst/sec) elapsed = 0:0:00:17 / Sat Sep  9 11:52:45 2017
gpu_sim_insn_1 = 4915072 (ipc=468.1, lat=) 
gpu_sim_insn_2 = 450259 (ipc=42.9, lat=) 
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(8,0,0) tid=(96,0,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(75,0,0) tid=(64,0,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(44,0,0) tid=(64,0,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 5673075 (ipc=515.7) sim_rate=315170 (inst/sec) elapsed = 0:0:00:18 / Sat Sep  9 11:52:46 2017
gpu_sim_insn_1 = 5222816 (ipc=474.8, lat=) 
gpu_sim_insn_2 = 450259 (ipc=40.9, lat=) 
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(63,0,0) tid=(32,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(113,0,0) tid=(115,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(82,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 6002085 (ipc=521.9) sim_rate=315899 (inst/sec) elapsed = 0:0:00:19 / Sat Sep  9 11:52:47 2017
gpu_sim_insn_1 = 5551776 (ipc=482.8, lat=) 
gpu_sim_insn_2 = 450309 (ipc=39.2, lat=) 
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(52,0,0) tid=(12,0,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(109,0,0) tid=(76,0,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(37,0,0) tid=(4,0,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(56,0,0) tid=(50,0,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(107,0,0) tid=(18,0,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(98,0,0) tid=(114,0,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(20,0,0) tid=(114,0,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 6626078 (ipc=530.1) sim_rate=331303 (inst/sec) elapsed = 0:0:00:20 / Sat Sep  9 11:52:48 2017
gpu_sim_insn_1 = 6175744 (ipc=494.1, lat=) 
gpu_sim_insn_2 = 450334 (ipc=36.0, lat=) 
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(28,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(53,0,0) tid=(56,0,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 6903479 (ipc=531.0) sim_rate=328737 (inst/sec) elapsed = 0:0:00:21 / Sat Sep  9 11:52:49 2017
gpu_sim_insn_1 = 6453120 (ipc=496.4, lat=) 
gpu_sim_insn_2 = 450359 (ipc=34.6, lat=) 
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(13,0,0) tid=(120,0,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(80,0,0) tid=(56,0,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(44,0,0) tid=(30,0,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 7177808 (ipc=531.7) sim_rate=326264 (inst/sec) elapsed = 0:0:00:22 / Sat Sep  9 11:52:50 2017
gpu_sim_insn_1 = 6727424 (ipc=498.4, lat=) 
gpu_sim_insn_2 = 450384 (ipc=33.4, lat=) 
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(89,0,0) tid=(94,0,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(3,0,0) tid=(30,0,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(67,0,0) tid=(94,0,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 7454000 (ipc=532.4) sim_rate=324086 (inst/sec) elapsed = 0:0:00:23 / Sat Sep  9 11:52:51 2017
gpu_sim_insn_1 = 7003616 (ipc=500.3, lat=) 
gpu_sim_insn_2 = 450384 (ipc=32.2, lat=) 
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(41,0,0) tid=(62,0,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(62,0,0) tid=(25,0,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(79,0,0) tid=(41,0,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(83,0,0) tid=(73,0,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(56,0,0) tid=(41,0,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(13,0,0) tid=(73,0,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 8076356 (ipc=538.4) sim_rate=336514 (inst/sec) elapsed = 0:0:00:24 / Sat Sep  9 11:52:52 2017
gpu_sim_insn_1 = 7625920 (ipc=508.4, lat=) 
gpu_sim_insn_2 = 450436 (ipc=30.0, lat=) 
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(10,0,0) tid=(41,0,0)
GPGPU-Sim uArch: Shader 31 finished CTA #0 (15188,0), 0 CTAs running
GPGPU-Sim uArch: Shader 31 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 31.
kernel_name = _Z15BlackScholesGPUPfS_S_S_S_ffi _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 2 
gpu_ipc_1 =     509.4169
gpu_ipc_2 =      29.6593
gpu_tot_sim_cycle_stream_1 = 15188
gpu_tot_sim_cycle_stream_2 = 15187
gpu_sim_insn_1 = 7737024
gpu_sim_insn_2 = 450436
gpu_sim_cycle = 15189
gpu_sim_insn = 8187460
gpu_ipc =     539.0388
gpu_tot_sim_cycle = 15189
gpu_tot_sim_insn = 8187460
gpu_tot_ipc =     539.0388
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 71333
gpu_stall_icnt2sh    = 13192
gpu_total_sim_rate=341144

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 138659
	L1I_total_cache_misses = 6365
	L1I_total_cache_miss_rate = 0.0459
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9413
L1D_cache:
	L1D_cache_core[0]: Access = 409, Miss = 409, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9822
	L1D_cache_core[1]: Access = 386, Miss = 386, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10063
	L1D_cache_core[2]: Access = 394, Miss = 394, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9839
	L1D_cache_core[3]: Access = 473, Miss = 473, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8822
	L1D_cache_core[4]: Access = 423, Miss = 423, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9461
	L1D_cache_core[5]: Access = 387, Miss = 387, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10694
	L1D_cache_core[6]: Access = 426, Miss = 426, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9963
	L1D_cache_core[7]: Access = 449, Miss = 449, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9587
	L1D_cache_core[8]: Access = 411, Miss = 411, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9577
	L1D_cache_core[9]: Access = 409, Miss = 409, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9995
	L1D_cache_core[10]: Access = 469, Miss = 469, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9495
	L1D_cache_core[11]: Access = 392, Miss = 392, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9594
	L1D_cache_core[12]: Access = 458, Miss = 458, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9514
	L1D_cache_core[13]: Access = 427, Miss = 427, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10706
	L1D_cache_core[14]: Access = 398, Miss = 398, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9744
	L1D_cache_core[15]: Access = 457, Miss = 457, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9147
	L1D_cache_core[16]: Access = 360, Miss = 360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10668
	L1D_cache_core[17]: Access = 386, Miss = 386, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10129
	L1D_cache_core[18]: Access = 422, Miss = 422, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9088
	L1D_cache_core[19]: Access = 378, Miss = 378, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9916
	L1D_cache_core[20]: Access = 425, Miss = 425, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9851
	L1D_cache_core[21]: Access = 399, Miss = 399, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10431
	L1D_cache_core[22]: Access = 398, Miss = 398, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10607
	L1D_cache_core[23]: Access = 399, Miss = 399, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10411
	L1D_cache_core[24]: Access = 378, Miss = 378, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10106
	L1D_cache_core[25]: Access = 395, Miss = 395, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10235
	L1D_cache_core[26]: Access = 414, Miss = 414, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10047
	L1D_cache_core[27]: Access = 442, Miss = 442, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8944
	L1D_cache_core[28]: Access = 414, Miss = 414, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10951
	L1D_cache_core[29]: Access = 422, Miss = 422, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10148
	L1D_cache_core[30]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[31]: Access = 156, Miss = 59, Miss_rate = 0.378, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[32]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[33]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[34]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[35]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[38]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[39]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[40]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[41]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[42]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[43]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[46]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[47]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[48]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[49]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[50]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[51]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[54]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[55]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[56]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[57]: Access = 40, Miss = 10, Miss_rate = 0.250, Pending_hits = 30, Reservation_fails = 0
	L1D_cache_core[58]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[59]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_total_cache_accesses = 13508
	L1D_total_cache_misses = 12697
	L1D_total_cache_miss_rate = 0.9400
	L1D_total_cache_pending_hits = 750
	L1D_total_cache_reservation_fails = 297555
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 5881
	L1C_total_cache_misses = 1264
	L1C_total_cache_miss_rate = 0.2149
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3839
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8177
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 253143
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4617
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1264
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3839
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4520
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 44412
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 132294
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6365
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9413
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
612, 518, 613, 518, 594, 515, 533, 421, 518, 516, 614, 420, 498, 409, 519, 321, 
gpgpu_n_tot_thrd_icount = 8247424
gpgpu_n_tot_w_icount = 257732
gpgpu_n_stall_shd_mem = 301394
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8063
gpgpu_n_mem_write_global = 4411
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 57
gpgpu_n_load_insn  = 285997
gpgpu_n_store_insn = 143871
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 187169
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3839
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3839
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 297555
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:395783	W0_Idle:946276	W0_Scoreboard:221994	W1:406	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:258221
Warp Occupancy Distribution:
Stall:386883	W0_Idle:94272	W0_Scoreboard:187028	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:243157
Warp Occupancy Distribution:
Stall:8900	W0_Idle:852004	W0_Scoreboard:34966	W1:406	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15064
warp_utilization0: 0.141894
warp_utilization1: 0.266813
warp_utilization2: 0.016975
traffic_breakdown_coretomem[CONST_ACC_R] = 456 {8:57,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 64504 {8:8063,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 596920 {40:31,136:4380,}
traffic_breakdown_coretomem[INST_ACC_R] = 2824 {8:353,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4104 {72:57,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1037680 {136:7630,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 32888 {8:4111,}
traffic_breakdown_memtocore[INST_ACC_R] = 48008 {136:353,}
maxmrqlatency = 1167 
maxdqlatency = 0 
maxmflatency = 2712 
averagemflatency = 939 
averagemflatency_1 = 957 
averagemflatency_2 = 325 
averagemrqlatency_2 = 67 
max_icnt2mem_latency = 1679 
max_icnt2sh_latency = 15188 
mrq_lat_table:4911 	241 	469 	845 	1709 	2344 	2682 	1933 	609 	179 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1 	1230 	5982 	4560 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	920 	426 	686 	963 	1664 	4301 	3482 	225 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3919 	3454 	299 	15 	0 	0 	0 	1 	2 	1431 	2676 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	6 	11 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        27        25        10        14        26        20        60        60        10         8        32        32        32        44        20        20 
dram[1]:        26        32        14        13        28        20        60        60        12         6        32        32        32        44        26        22 
dram[2]:        26        27        14        14        21        28        54        56        10         8        28        36        44        30        20        22 
dram[3]:        36        26        14        14        20        24        58        54        12        10        25        34        42        30        20        22 
dram[4]:        29        32        14        14        20        24        60        56         8        14        32        24        30        30        20        22 
dram[5]:        30        32        14        14        22        24        60        56         7        10        27        26        30        30        20        22 
maximum service time to same row:
dram[0]:      3785      1868      4567      4807      4175      2681      2725      2699      6227      5221      3429      3544      5286      3488      5088      4060 
dram[1]:      3680      3893      4183      2929      4181      2693      2659      2689      6451      4922      3373      3508      3623      3772      5109      4113 
dram[2]:      2710      3998      4176      4137      2731      2666      2782      2726      5620      5774      3414      3418      3660      3792      4509      4073 
dram[3]:      2296      4023      4411      3700      2748      2674      2760      2662      5644      5436      3329      3501      3483      3807      4441      4066 
dram[4]:      3609      4097      4767      2745      2707      2644      2684      2711      4810      5359      3519      2367      3643      3609      4339      4371 
dram[5]:      3564      4094      4482      3778      2721      2651      2698      2255      5044      5875      3503      3610      3640      3987      4307      4348 
average row accesses per activate:
dram[0]:  3.435484  3.945455  3.000000  2.935484  4.586957  3.372881  7.423077  8.636364  2.853658  2.707317  4.490196  3.983051  5.545455  6.888889  3.777778  3.192308 
dram[1]:  4.704545  4.750000  3.137931  2.600000  4.020000  3.413793  8.347826  5.428571  2.674419  2.094340  4.181818  3.593750  5.428571  7.176471  3.274510  2.896552 
dram[2]:  4.037037  4.727273  3.333333  2.968750  4.395833  3.500000  5.189189  8.454545  3.055556  2.794872  4.800000  4.551021  8.214286  5.952381  3.072727  3.787234 
dram[3]:  4.630435  3.551724  3.240000  3.172414  3.586207  2.863014  6.258065  5.052631  2.634146  2.454545  4.936170  3.750000  6.263158  6.000000  2.721312  2.918033 
dram[4]:  5.729730  4.720930  3.148148  3.064516  3.393443  3.416667  7.560000  6.923077  2.702703  2.565217  4.627451  4.914894  6.611111  5.272727  2.877193  3.354167 
dram[5]:  4.711111  5.050000  2.580645  2.942857  3.028571  3.839286  6.821429  5.935484  2.861111  2.704545  4.140351  4.339622  5.166667  6.833333  2.833333  3.089286 
average row locality = 15929/4001 = 3.981255
average row locality_1 = 15597/3938 = 3.960640
average row locality_2 = 332/63 = 5.269841
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       161       163        70        69       155       145       141       137        86        85       170       171        91        92       128       131 
dram[1]:       157       159        69        63       146       147       139       137        85        84       169       167        88        91       127       131 
dram[2]:       163       158        61        71       151       158       139       135        83        80       172       166        88        92       133       140 
dram[3]:       159       156        63        68       153       153       139       138        82        77       167       167        91        89       130       138 
dram[4]:       158       155        66        71       153       150       136       131        76        85       173       167        89        87       134       126 
dram[5]:       159       153        65        76       157       153       138       133        82        85       173       167        93        90       135       135 
total reads: 11865
bank skew: 173/61 = 2.84
chip skew: 1995/1957 = 1.02
number of total write accesses:
dram[0]:        52        54        23        22        58        57        54        53        31        27        60        66        31        32        43        39 
dram[1]:        50        50        22        16        56        56        53        53        30        27        61        63        29        31        46        37 
dram[2]:        55        50        20        24        63        59        53        51        27        30        68        57        27        33        40        45 
dram[3]:        54        50        18        24        64        60        55        54        26        31        65        58        28        31        36        43 
dram[4]:        54        48        19        25        54        60        53        49        24        33        63        64        30        29        38        37 
dram[5]:        53        49        15        28        58        62        53        51        24        34        63        63        31        33        38        44 
total reads: 4160
bank skew: 68/15 = 4.53
chip skew: 702/680 = 1.03
average mf latency per bank:
dram[0]:        802       791       653       644       711       735       608       714       694       728       750       769       698       786       676       693
dram[1]:        814       737       695       611       744       650       642       609       761       670       804       717       674       738       682       656
dram[2]:        697       704       684       667       687       703       653       645       746       650       732       737       756       661       649       616
dram[3]:        675       692       587       631       647       683       570       623       696       664       713       746       577       631       641       645
dram[4]:        771       824       758       743       788       763       644       675       822       856       818       906       751       724       705       767
dram[5]:        637       680       540       533       594       628       530       570       569       563       661       713       596       604       560       573
maximum mf latency per bank:
dram[0]:       1852      2019      1340      1495      1667      2137      1897      2129      1454      1613      1761      2015      1958      2570      1749      1707
dram[1]:       2027      1927      1653      1910      1984      1946      1894      1943      1820      1431      2320      1755      2017      2465      2712      1982
dram[2]:       1922      1788      1533      1528      1991      2214      2029      1956      1639      1457      1785      1993      2004      2033      1544      2154
dram[3]:       2132      1748      1427      1770      1830      1748      1442      1936      1529      1421      1855      1979      1782      2167      1474      1588
dram[4]:       1855      1994      1688      1751      2048      1876      1913      2046      1726      1870      2309      2140      2109      1738      1995      1749
dram[5]:       1828      1982      1055      1555      1515      1746      1324      1621      1421      1358      1800      2099      1876      2018      1552      1517
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20049 n_nop=13410 n_act=661 n_pre=646 n_req=2697 n_req_1=0 n_req_2=2697 n_req_3=0 n_rd=3948 n_write=1384 bw_util=0.5319 bw_util_1=0 bw_util_2=0.5319 bw_util_3=0 blp=6.226534 blp_1= -nan blp_2= 6.226534 blp_3= -nan
 n_activity=16156 dram_eff=0.6601 dram_eff_1=0 dram_eff_2=0.6601 dram_eff_3=0
bk0: 322a 13048i bk1: 326a 12451i bk2: 138a 15784i bk3: 136a 16262i bk4: 306a 12918i bk5: 284a 12069i bk6: 278a 13458i bk7: 274a 13483i bk8: 170a 15270i bk9: 166a 15856i bk10: 338a 12044i bk11: 338a 11331i bk12: 180a 15752i bk13: 182a 15691i bk14: 254a 13654i bk15: 256a 12873i 
bw_dist = 0.000	0.532	0.000	0.274	0.194
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.9809
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20049 n_nop=13496 n_act=672 n_pre=659 n_req=2638 n_req_1=0 n_req_2=2638 n_req_3=0 n_rd=3876 n_write=1346 bw_util=0.5207 bw_util_1=0 bw_util_2=0.5207 bw_util_3=0 blp=5.938196 blp_1= -nan blp_2= 5.936444 blp_3= -nan
 n_activity=16237 dram_eff=0.643 dram_eff_1=0 dram_eff_2=0.643 dram_eff_3=0
bk0: 314a 12953i bk1: 316a 12689i bk2: 136a 16446i bk3: 122a 17260i bk4: 290a 12639i bk5: 286a 12411i bk6: 276a 13929i bk7: 274a 13649i bk8: 170a 15523i bk9: 168a 15643i bk10: 338a 12197i bk11: 334a 11985i bk12: 170a 16092i bk13: 182a 16052i bk14: 240a 13094i bk15: 260a 13294i 
bw_dist = 0.000	0.521	0.000	0.289	0.190
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.7309
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20049 n_nop=13465 n_act=634 n_pre=618 n_req=2692 n_req_1=0 n_req_2=2692 n_req_3=0 n_rd=3942 n_write=1390 bw_util=0.5319 bw_util_1=0 bw_util_2=0.5319 bw_util_3=0 blp=6.095534 blp_1= -nan blp_2= 6.095534 blp_3= -nan
 n_activity=16137 dram_eff=0.6608 dram_eff_1=0 dram_eff_2=0.6608 dram_eff_3=0
bk0: 326a 12560i bk1: 316a 12829i bk2: 120a 16729i bk3: 142a 16474i bk4: 296a 12345i bk5: 314a 11990i bk6: 276a 12854i bk7: 270a 13165i bk8: 166a 16132i bk9: 156a 16008i bk10: 342a 11982i bk11: 332a 12425i bk12: 176a 16035i bk13: 184a 15794i bk14: 260a 13639i bk15: 266a 12648i 
bw_dist = 0.000	0.532	0.000	0.273	0.195
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.0681
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20049 n_nop=13359 n_act=711 n_pre=695 n_req=2667 n_req_1=0 n_req_2=2667 n_req_3=0 n_rd=3904 n_write=1380 bw_util=0.5271 bw_util_1=0 bw_util_2=0.5271 bw_util_3=0 blp=6.033459 blp_1= -nan blp_2= 6.033459 blp_3= -nan
 n_activity=16212 dram_eff=0.6519 dram_eff_1=0 dram_eff_2=0.6519 dram_eff_3=0
bk0: 318a 12835i bk1: 312a 12783i bk2: 126a 17257i bk3: 136a 16463i bk4: 292a 11934i bk5: 296a 11909i bk6: 276a 13498i bk7: 276a 13390i bk8: 164a 16010i bk9: 154a 15823i bk10: 334a 11806i bk11: 334a 12139i bk12: 180a 16380i bk13: 178a 15980i bk14: 258a 13547i bk15: 270a 12736i 
bw_dist = 0.000	0.527	0.000	0.282	0.191
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.8531
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20049 n_nop=13575 n_act=636 n_pre=620 n_req=2637 n_req_1=0 n_req_2=2637 n_req_3=0 n_rd=3870 n_write=1348 bw_util=0.5205 bw_util_1=0 bw_util_2=0.5205 bw_util_3=0 blp=5.888672 blp_1= -nan blp_2= 5.888672 blp_3= -nan
 n_activity=16144 dram_eff=0.6464 dram_eff_1=0 dram_eff_2=0.6464 dram_eff_3=0
bk0: 316a 12927i bk1: 310a 13122i bk2: 132a 16860i bk3: 138a 16427i bk4: 304a 12200i bk5: 292a 12071i bk6: 272a 14053i bk7: 260a 14252i bk8: 152a 16452i bk9: 170a 15164i bk10: 344a 12629i bk11: 332a 11709i bk12: 176a 16041i bk13: 174a 15803i bk14: 252a 13828i bk15: 246a 13569i 
bw_dist = 0.000	0.521	0.000	0.285	0.195
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.9304
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20049 n_nop=13365 n_act=681 n_pre=668 n_req=2693 n_req_1=0 n_req_2=2693 n_req_3=0 n_rd=3954 n_write=1381 bw_util=0.5322 bw_util_1=0 bw_util_2=0.5322 bw_util_3=0 blp=6.085989 blp_1= -nan blp_2= 6.085989 blp_3= -nan
 n_activity=16163 dram_eff=0.6601 dram_eff_1=0 dram_eff_2=0.6601 dram_eff_3=0
bk0: 318a 13167i bk1: 306a 13532i bk2: 130a 17191i bk3: 150a 15683i bk4: 310a 12106i bk5: 305a 11751i bk6: 274a 13731i bk7: 266a 13954i bk8: 158a 16701i bk9: 170a 15449i bk10: 346a 12144i bk11: 334a 11766i bk12: 184a 15522i bk13: 180a 15262i bk14: 262a 13269i bk15: 261a 12521i 
bw_dist = 0.000	0.532	0.000	0.274	0.194
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.6133

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1106, Miss = 1024, Miss_rate = 0.926, Pending_hits = 6, Reservation_fails = 3267
L2_cache_bank[1]: Access = 1071, Miss = 1013, Miss_rate = 0.946, Pending_hits = 6, Reservation_fails = 2611
L2_cache_bank[2]: Access = 1025, Miss = 999, Miss_rate = 0.975, Pending_hits = 3, Reservation_fails = 1518
L2_cache_bank[3]: Access = 1054, Miss = 995, Miss_rate = 0.944, Pending_hits = 4, Reservation_fails = 798
L2_cache_bank[4]: Access = 1011, Miss = 1011, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2745
L2_cache_bank[5]: Access = 1079, Miss = 1021, Miss_rate = 0.946, Pending_hits = 6, Reservation_fails = 3054
L2_cache_bank[6]: Access = 1003, Miss = 1003, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1602
L2_cache_bank[7]: Access = 1062, Miss = 1004, Miss_rate = 0.945, Pending_hits = 6, Reservation_fails = 1626
L2_cache_bank[8]: Access = 1003, Miss = 1003, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1573
L2_cache_bank[9]: Access = 991, Miss = 991, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1609
L2_cache_bank[10]: Access = 1046, Miss = 1017, Miss_rate = 0.972, Pending_hits = 3, Reservation_fails = 1327
L2_cache_bank[11]: Access = 1033, Miss = 1007, Miss_rate = 0.975, Pending_hits = 3, Reservation_fails = 2517
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1106, Miss = 1024 (0.926), PendingHit = 6 (0.00542)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1071, Miss = 1013 (0.946), PendingHit = 6 (0.0056)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1025, Miss = 999 (0.975), PendingHit = 3 (0.00293)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1054, Miss = 995 (0.944), PendingHit = 4 (0.0038)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1011, Miss = 1011 (1), PendingHit = 0 (0)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1079, Miss = 1021 (0.946), PendingHit = 6 (0.00556)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1003, Miss = 1003 (1), PendingHit = 0 (0)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1062, Miss = 1004 (0.945), PendingHit = 6 (0.00565)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1003, Miss = 1003 (1), PendingHit = 0 (0)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 991, Miss = 991 (1), PendingHit = 0 (0)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1046, Miss = 1017 (0.972), PendingHit = 3 (0.00287)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1033, Miss = 1007 (0.975), PendingHit = 3 (0.0029)
L2 Cache Total Miss Rate = 0.968
Stream 1: L2 Cache Miss Rate = 0.976
Stream 2: L2 Cache Miss Rate = 0.743
Stream 1: Accesses  = 12076
Stream 1: Misses  = 11785
Stream 2: Accesses  = 408
Stream 2: Misses  = 303
Stream 1+2: Accesses  = 12484
Stream 1+2: Misses  = 12088
Total Accesses  = 12484
MPKI-CORES
CORE_L2MPKI_0	1.531
CORE_L2MPKI_1	1.482
CORE_L2MPKI_2	1.571
CORE_L2MPKI_3	1.545
CORE_L2MPKI_4	1.568
CORE_L2MPKI_5	1.452
CORE_L2MPKI_6	1.511
CORE_L2MPKI_7	1.522
CORE_L2MPKI_8	1.465
CORE_L2MPKI_9	1.483
CORE_L2MPKI_10	1.514
CORE_L2MPKI_11	1.548
CORE_L2MPKI_12	1.524
CORE_L2MPKI_13	1.526
CORE_L2MPKI_14	1.487
CORE_L2MPKI_15	1.553
CORE_L2MPKI_16	1.486
CORE_L2MPKI_17	1.500
CORE_L2MPKI_18	1.541
CORE_L2MPKI_19	1.486
CORE_L2MPKI_20	1.559
CORE_L2MPKI_21	1.540
CORE_L2MPKI_22	1.544
CORE_L2MPKI_23	1.549
CORE_L2MPKI_24	1.474
CORE_L2MPKI_25	1.532
CORE_L2MPKI_26	1.548
CORE_L2MPKI_27	1.523
CORE_L2MPKI_28	1.542
CORE_L2MPKI_29	1.582
CORE_L2MPKI_30	0.558
CORE_L2MPKI_31	2.832
CORE_L2MPKI_32	0.698
CORE_L2MPKI_33	0.558
CORE_L2MPKI_34	0.558
CORE_L2MPKI_35	0.558
CORE_L2MPKI_36	-nan
CORE_L2MPKI_37	0.558
CORE_L2MPKI_38	0.558
CORE_L2MPKI_39	0.558
CORE_L2MPKI_40	0.837
CORE_L2MPKI_41	0.558
CORE_L2MPKI_42	0.558
CORE_L2MPKI_43	0.558
CORE_L2MPKI_44	-nan
CORE_L2MPKI_45	0.558
CORE_L2MPKI_46	0.558
CORE_L2MPKI_47	0.558
CORE_L2MPKI_48	0.558
CORE_L2MPKI_49	0.558
CORE_L2MPKI_50	0.558
CORE_L2MPKI_51	0.558
CORE_L2MPKI_52	-nan
CORE_L2MPKI_53	0.558
CORE_L2MPKI_54	0.558
CORE_L2MPKI_55	0.558
CORE_L2MPKI_56	0.558
CORE_L2MPKI_57	0.501
CORE_L2MPKI_58	0.558
CORE_L2MPKI_59	0.558
Avg_MPKI_Stream1= 1.523
Avg_MPKI_Stream2= -nan
MISSES-CORES
CORE_MISSES_0	397
CORE_MISSES_1	367
CORE_MISSES_2	376
CORE_MISSES_3	448
CORE_MISSES_4	409
CORE_MISSES_5	368
CORE_MISSES_6	407
CORE_MISSES_7	426
CORE_MISSES_8	386
CORE_MISSES_9	384
CORE_MISSES_10	439
CORE_MISSES_11	369
CORE_MISSES_12	432
CORE_MISSES_13	403
CORE_MISSES_14	377
CORE_MISSES_15	436
CORE_MISSES_16	341
CORE_MISSES_17	363
CORE_MISSES_18	401
CORE_MISSES_19	361
CORE_MISSES_20	406
CORE_MISSES_21	384
CORE_MISSES_22	378
CORE_MISSES_23	380
CORE_MISSES_24	361
CORE_MISSES_25	373
CORE_MISSES_26	395
CORE_MISSES_27	420
CORE_MISSES_28	390
CORE_MISSES_29	408
CORE_MISSES_30	8
CORE_MISSES_31	62
CORE_MISSES_32	5
CORE_MISSES_33	12
CORE_MISSES_34	8
CORE_MISSES_35	12
CORE_MISSES_36	0
CORE_MISSES_37	12
CORE_MISSES_38	8
CORE_MISSES_39	12
CORE_MISSES_40	6
CORE_MISSES_41	12
CORE_MISSES_42	8
CORE_MISSES_43	12
CORE_MISSES_44	0
CORE_MISSES_45	12
CORE_MISSES_46	8
CORE_MISSES_47	12
CORE_MISSES_48	4
CORE_MISSES_49	12
CORE_MISSES_50	8
CORE_MISSES_51	12
CORE_MISSES_52	0
CORE_MISSES_53	12
CORE_MISSES_54	8
CORE_MISSES_55	12
CORE_MISSES_56	4
CORE_MISSES_57	10
CORE_MISSES_58	4
CORE_MISSES_59	8
L2_MISSES = 12088
L2_total_cache_accesses = 12484
L2_total_cache_misses = 12088
L2_total_cache_miss_rate = 0.9683
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 24247
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7829
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16436
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 53
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4244
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6580
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 305
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 34
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1111
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=44197
icnt_total_pkts_simt_to_mem=30435
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 100.317
	minimum = 6
	maximum = 1502
Network latency average = 63.9352
	minimum = 6
	maximum = 1242
Slowest packet = 4998
Flit latency average = 44.2064
	minimum = 6
	maximum = 1242
Slowest flit = 16283
Fragmentation average = 0.737787
	minimum = 0
	maximum = 577
Injected packet rate average = 0.0228455
	minimum = 0 (at node 36)
	maximum = 0.0709724 (at node 60)
Accepted packet rate average = 0.022723
	minimum = 0 (at node 36)
	maximum = 0.0740668 (at node 60)
Injected flit rate average = 0.0680902
	minimum = 0 (at node 36)
	maximum = 0.255711 (at node 60)
Accepted flit rate average= 0.0678186
	minimum = 0 (at node 36)
	maximum = 0.170847 (at node 60)
Injected packet length average = 2.98047
Accepted packet length average = 2.98459
Total in-flight flits = 500 (500 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 100.317 (1 samples)
	minimum = 6 (1 samples)
	maximum = 1502 (1 samples)
Network latency average = 63.9352 (1 samples)
	minimum = 6 (1 samples)
	maximum = 1242 (1 samples)
Flit latency average = 44.2064 (1 samples)
	minimum = 6 (1 samples)
	maximum = 1242 (1 samples)
Fragmentation average = 0.737787 (1 samples)
	minimum = 0 (1 samples)
	maximum = 577 (1 samples)
Injected packet rate average = 0.0228455 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0709724 (1 samples)
Accepted packet rate average = 0.022723 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0740668 (1 samples)
Injected flit rate average = 0.0680902 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.255711 (1 samples)
Accepted flit rate average = 0.0678186 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.170847 (1 samples)
Injected packet size average = 2.98047 (1 samples)
Accepted packet size average = 2.98459 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader: 30, cta: 0 initialized @(15190,0), ACTIVE=1, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader: 32, cta: 0 initialized @(15190,0), ACTIVE=1, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader: 34, cta: 0 initialized @(15190,0), ACTIVE=1, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader: 36, cta: 0 initialized @(15190,0), ACTIVE=1, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader: 38, cta: 0 initialized @(15190,0), ACTIVE=1, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader: 40, cta: 0 initialized @(15190,0), ACTIVE=1, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader: 42, cta: 0 initialized @(15190,0), ACTIVE=1, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader: 44, cta: 0 initialized @(15190,0), ACTIVE=1, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader 46 bind to kernel 3 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader: 46, cta: 0 initialized @(15190,0), ACTIVE=1, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader 48 bind to kernel 3 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader: 48, cta: 0 initialized @(15190,0), ACTIVE=1, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader 50 bind to kernel 3 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader: 50, cta: 0 initialized @(15190,0), ACTIVE=1, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader 52 bind to kernel 3 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader: 52, cta: 0 initialized @(15190,0), ACTIVE=1, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader 54 bind to kernel 3 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader: 54, cta: 0 initialized @(15190,0), ACTIVE=1, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader 56 bind to kernel 3 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader: 56, cta: 0 initialized @(15190,0), ACTIVE=1, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader 58 bind to kernel 3 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader: 58, cta: 0 initialized @(15190,0), ACTIVE=1, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader 59 bind to kernel 3 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader: 59, cta: 0 initialized @(15191,0), ACTIVE=1, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader: 30, cta: 1 initialized @(15191,0), ACTIVE=2, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader: 32, cta: 1 initialized @(15191,0), ACTIVE=2, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader: 33, cta: 0 initialized @(15191,0), ACTIVE=1, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader: 34, cta: 1 initialized @(15191,0), ACTIVE=2, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader: 36, cta: 1 initialized @(15191,0), ACTIVE=2, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader: 37, cta: 0 initialized @(15191,0), ACTIVE=1, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader: 38, cta: 1 initialized @(15191,0), ACTIVE=2, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader: 40, cta: 1 initialized @(15191,0), ACTIVE=2, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader: 41, cta: 0 initialized @(15191,0), ACTIVE=1, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader: 42, cta: 1 initialized @(15191,0), ACTIVE=2, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader: 44, cta: 1 initialized @(15191,0), ACTIVE=2, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader: 45, cta: 0 initialized @(15191,0), ACTIVE=1, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader: 46, cta: 1 initialized @(15191,0), ACTIVE=2, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader: 48, cta: 1 initialized @(15191,0), ACTIVE=2, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader 49 bind to kernel 3 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader: 49, cta: 0 initialized @(15191,0), ACTIVE=1, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader: 50, cta: 1 initialized @(15191,0), ACTIVE=2, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader: 52, cta: 1 initialized @(15191,0), ACTIVE=2, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader 53 bind to kernel 3 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader: 53, cta: 0 initialized @(15191,0), ACTIVE=1, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader: 54, cta: 1 initialized @(15191,0), ACTIVE=2, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader: 56, cta: 1 initialized @(15191,0), ACTIVE=2, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader 57 bind to kernel 3 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader: 57, cta: 0 initialized @(15191,0), ACTIVE=1, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader: 58, cta: 1 initialized @(15191,0), ACTIVE=2, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader: 59, cta: 1 initialized @(15192,0), ACTIVE=2, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader: 30, cta: 2 initialized @(15192,0), ACTIVE=3, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader: 32, cta: 2 initialized @(15192,0), ACTIVE=3, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader: 33, cta: 1 initialized @(15192,0), ACTIVE=2, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader: 34, cta: 2 initialized @(15192,0), ACTIVE=3, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader: 35, cta: 0 initialized @(15192,0), ACTIVE=1, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader: 36, cta: 2 initialized @(15192,0), ACTIVE=3, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader: 37, cta: 1 initialized @(15192,0), ACTIVE=2, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader: 38, cta: 2 initialized @(15192,0), ACTIVE=3, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader: 40, cta: 2 initialized @(15192,0), ACTIVE=3, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader: 41, cta: 1 initialized @(15192,0), ACTIVE=2, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader: 42, cta: 2 initialized @(15192,0), ACTIVE=3, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader: 43, cta: 0 initialized @(15192,0), ACTIVE=1, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader: 44, cta: 2 initialized @(15192,0), ACTIVE=3, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader: 45, cta: 1 initialized @(15192,0), ACTIVE=2, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader: 46, cta: 2 initialized @(15192,0), ACTIVE=3, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader: 48, cta: 2 initialized @(15192,0), ACTIVE=3, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader: 49, cta: 1 initialized @(15192,0), ACTIVE=2, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader: 50, cta: 2 initialized @(15192,0), ACTIVE=3, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader 51 bind to kernel 3 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader: 51, cta: 0 initialized @(15192,0), ACTIVE=1, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader: 52, cta: 2 initialized @(15192,0), ACTIVE=3, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader: 53, cta: 1 initialized @(15192,0), ACTIVE=2, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader: 54, cta: 2 initialized @(15192,0), ACTIVE=3, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader: 56, cta: 2 initialized @(15192,0), ACTIVE=3, KERNEL=3, STREAM=2
GPGPU-Sim uArch: Shader: 57, cta: 1 initialized @(15192,0), ACTIVE=2, KERNEL=3, STREAM=2
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(50,0,0) tid=(297,0,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(50,0,0) tid=(457,0,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(1,0,0) tid=(393,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(55,0,0) tid=(73,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(47,0,0) tid=(233,0,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 8620772 (ipc=556.2) sim_rate=344830 (inst/sec) elapsed = 0:0:00:25 / Sat Sep  9 11:52:53 2017
gpu_sim_insn_1 = 7922144 (ipc=511.1, lat=) 
gpu_sim_insn_2 = 698628 (ipc=45.1, lat=) 
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(94,0,0) tid=(41,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(54,0,0) tid=(105,0,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(53,0,0) tid=(425,0,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(55,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 8987183 (ipc=561.7) sim_rate=345660 (inst/sec) elapsed = 0:0:00:26 / Sat Sep  9 11:52:54 2017
gpu_sim_insn_1 = 8242208 (ipc=515.2, lat=) 
gpu_sim_insn_2 = 744975 (ipc=46.6, lat=) 
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(6,0,0) tid=(29,0,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(1,0,0) tid=(5,0,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(14,0,0) tid=(78,0,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 9289847 (ipc=563.0) sim_rate=344068 (inst/sec) elapsed = 0:0:00:27 / Sat Sep  9 11:52:55 2017
gpu_sim_insn_1 = 8498112 (ipc=515.1, lat=) 
gpu_sim_insn_2 = 791735 (ipc=48.0, lat=) 
GPGPU-Sim uArch: Shader 57 finished CTA #0 (16519,0), 1 CTAs running
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(44,0,0) tid=(93,0,0)
GPGPU-Sim uArch: Shader 35 finished CTA #0 (16759,0), 0 CTAs running
GPGPU-Sim uArch: Shader 35 empty (release kernel 3 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 30 finished CTA #2 (16765,0), 2 CTAs running
GPGPU-Sim uArch: Shader 37 finished CTA #0 (16765,0), 1 CTAs running
GPGPU-Sim uArch: Shader 30 finished CTA #0 (16768,0), 1 CTAs running
GPGPU-Sim uArch: Shader 30 finished CTA #1 (16772,0), 0 CTAs running
GPGPU-Sim uArch: Shader 30 empty (release kernel 3 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 32 finished CTA #2 (16773,0), 2 CTAs running
GPGPU-Sim uArch: Shader 33 finished CTA #1 (16780,0), 1 CTAs running
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(8,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 41 finished CTA #0 (16792,0), 1 CTAs running
GPGPU-Sim uArch: Shader 38 finished CTA #1 (16795,0), 2 CTAs running
GPGPU-Sim uArch: Shader 41 finished CTA #1 (16799,0), 0 CTAs running
GPGPU-Sim uArch: Shader 41 empty (release kernel 3 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 38 finished CTA #2 (16802,0), 1 CTAs running
GPGPU-Sim uArch: Shader 45 finished CTA #1 (16825,0), 1 CTAs running
GPGPU-Sim uArch: Shader 45 finished CTA #0 (16832,0), 0 CTAs running
GPGPU-Sim uArch: Shader 45 empty (release kernel 3 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 51 finished CTA #0 (16832,0), 0 CTAs running
GPGPU-Sim uArch: Shader 51 empty (release kernel 3 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 49 finished CTA #0 (16835,0), 1 CTAs running
GPGPU-Sim uArch: Shader 53 finished CTA #0 (16847,0), 1 CTAs running
GPGPU-Sim uArch: Shader 32 finished CTA #1 (16849,0), 1 CTAs running
GPGPU-Sim uArch: Shader 53 finished CTA #1 (16854,0), 0 CTAs running
GPGPU-Sim uArch: Shader 53 empty (release kernel 3 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 59 finished CTA #0 (16856,0), 1 CTAs running
GPGPU-Sim uArch: Shader 40 finished CTA #1 (16863,0), 2 CTAs running
GPGPU-Sim uArch: Shader 57 finished CTA #1 (16871,0), 0 CTAs running
GPGPU-Sim uArch: Shader 57 empty (release kernel 3 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 56 finished CTA #0 (16872,0), 2 CTAs running
GPGPU-Sim uArch: Shader 40 finished CTA #2 (16874,0), 1 CTAs running
GPGPU-Sim uArch: Shader 56 finished CTA #2 (16880,0), 1 CTAs running
GPGPU-Sim uArch: Shader 59 finished CTA #1 (16883,0), 0 CTAs running
GPGPU-Sim uArch: Shader 59 empty (release kernel 3 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 56 finished CTA #1 (16887,0), 0 CTAs running
GPGPU-Sim uArch: Shader 56 empty (release kernel 3 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 40 finished CTA #0 (16893,0), 0 CTAs running
GPGPU-Sim uArch: Shader 40 empty (release kernel 3 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 50 finished CTA #0 (16916,0), 2 CTAs running
GPGPU-Sim uArch: Shader 42 finished CTA #2 (16918,0), 2 CTAs running
GPGPU-Sim uArch: Shader 42 finished CTA #0 (16918,0), 1 CTAs running
GPGPU-Sim uArch: Shader 50 finished CTA #2 (16923,0), 1 CTAs running
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(107,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 58 finished CTA #0 (16989,0), 1 CTAs running
GPGPU-Sim uArch: Shader 54 finished CTA #2 (16994,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 9609236 (ipc=565.2) sim_rate=343187 (inst/sec) elapsed = 0:0:00:28 / Sat Sep  9 11:52:56 2017
gpu_sim_insn_1 = 8741216 (ipc=514.2, lat=) 
gpu_sim_insn_2 = 868020 (ipc=51.1, lat=) 
GPGPU-Sim uArch: Shader 54 finished CTA #1 (17001,0), 1 CTAs running
GPGPU-Sim uArch: Shader 46 finished CTA #1 (17010,0), 2 CTAs running
GPGPU-Sim uArch: Shader 48 finished CTA #2 (17021,0), 2 CTAs running
GPGPU-Sim uArch: Shader 34 finished CTA #0 (17063,0), 2 CTAs running
GPGPU-Sim uArch: Shader 33 finished CTA #0 (17069,0), 0 CTAs running
GPGPU-Sim uArch: Shader 33 empty (release kernel 3 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 34 finished CTA #1 (17086,0), 1 CTAs running
GPGPU-Sim uArch: Shader 48 finished CTA #0 (17089,0), 1 CTAs running
GPGPU-Sim uArch: Shader 50 finished CTA #1 (17101,0), 0 CTAs running
GPGPU-Sim uArch: Shader 50 empty (release kernel 3 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 58 finished CTA #1 (17107,0), 0 CTAs running
GPGPU-Sim uArch: Shader 58 empty (release kernel 3 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 34 finished CTA #2 (17112,0), 0 CTAs running
GPGPU-Sim uArch: Shader 34 empty (release kernel 3 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(67,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 46 finished CTA #2 (17118,0), 1 CTAs running
GPGPU-Sim uArch: Shader 43 finished CTA #0 (17212,0), 0 CTAs running
GPGPU-Sim uArch: Shader 43 empty (release kernel 3 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 48 finished CTA #1 (17233,0), 0 CTAs running
GPGPU-Sim uArch: Shader 48 empty (release kernel 3 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 32 finished CTA #0 (17288,0), 0 CTAs running
GPGPU-Sim uArch: Shader 32 empty (release kernel 3 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(58,0,0) tid=(45,0,0)
GPGPU-Sim uArch: Shader 37 finished CTA #1 (17300,0), 0 CTAs running
GPGPU-Sim uArch: Shader 37 empty (release kernel 3 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 49 finished CTA #1 (17300,0), 0 CTAs running
GPGPU-Sim uArch: Shader 49 empty (release kernel 3 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 38 finished CTA #0 (17366,0), 0 CTAs running
GPGPU-Sim uArch: Shader 38 empty (release kernel 3 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 54 finished CTA #0 (17425,0), 0 CTAs running
GPGPU-Sim uArch: Shader 54 empty (release kernel 3 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 46 finished CTA #0 (17427,0), 0 CTAs running
GPGPU-Sim uArch: Shader 46 empty (release kernel 3 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(85,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 9908767 (ipc=566.2) sim_rate=341681 (inst/sec) elapsed = 0:0:00:29 / Sat Sep  9 11:52:57 2017
gpu_sim_insn_1 = 9024576 (ipc=515.7, lat=) 
gpu_sim_insn_2 = 884191 (ipc=50.5, lat=) 
GPGPU-Sim uArch: Shader 42 finished CTA #1 (17619,0), 0 CTAs running
GPGPU-Sim uArch: Shader 42 empty (release kernel 3 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(3,0,0) tid=(53,0,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(38,0,0) tid=(114,0,0)
GPGPU-Sim uArch: Shader 36 finished CTA #0 (17902,0), 2 CTAs running
GPGPU-Sim uArch: Shader 36 finished CTA #1 (17978,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 10179798 (ipc=565.5) sim_rate=339326 (inst/sec) elapsed = 0:0:00:30 / Sat Sep  9 11:52:58 2017
gpu_sim_insn_1 = 9284224 (ipc=515.8, lat=) 
gpu_sim_insn_2 = 895574 (ipc=49.8, lat=) 
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(87,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 52 finished CTA #2 (18021,0), 2 CTAs running
GPGPU-Sim uArch: Shader 52 finished CTA #1 (18028,0), 1 CTAs running
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(31,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 44 finished CTA #0 (18252,0), 2 CTAs running
GPGPU-Sim uArch: Shader 52 finished CTA #0 (18269,0), 0 CTAs running
GPGPU-Sim uArch: Shader 52 empty (release kernel 3 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(41,0,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 44 finished CTA #1 (18460,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 10473816 (ipc=566.2) sim_rate=337865 (inst/sec) elapsed = 0:0:00:31 / Sat Sep  9 11:52:59 2017
gpu_sim_insn_1 = 9573152 (ipc=517.5, lat=) 
gpu_sim_insn_2 = 900664 (ipc=48.7, lat=) 
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(36,0,0) tid=(38,0,0)
GPGPU-Sim uArch: Shader 36 finished CTA #2 (18600,0), 0 CTAs running
GPGPU-Sim uArch: Shader 36 empty (release kernel 3 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 44 finished CTA #2 (18628,0), 0 CTAs running
GPGPU-Sim uArch: Shader 44 empty (release kernel 3 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 44.
kernel_name = _Z7Kernel2PbS_S_S_i _Z15BlackScholesGPUPfS_S_S_S_ffi 
kernel_launch_uid = 3 1 
gpu_ipc_1 =     517.7805
gpu_ipc_2 =      48.3578
gpu_tot_sim_cycle_stream_1 = 18628
gpu_tot_sim_cycle_stream_2 = 18625
gpu_sim_insn_1 = 9645216
gpu_sim_insn_2 = 900664
gpu_sim_cycle = 18629
gpu_sim_insn = 10545880
gpu_ipc =     566.1002
gpu_tot_sim_cycle = 18629
gpu_tot_sim_insn = 10545880
gpu_tot_ipc =     566.1002
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 85623
gpu_stall_icnt2sh    = 14153
gpu_total_sim_rate=340189

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 179459
	L1I_total_cache_misses = 7965
	L1I_total_cache_miss_rate = 0.0444
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 18465
L1D_cache:
	L1D_cache_core[0]: Access = 510, Miss = 510, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12372
	L1D_cache_core[1]: Access = 485, Miss = 485, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13397
	L1D_cache_core[2]: Access = 481, Miss = 481, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13189
	L1D_cache_core[3]: Access = 560, Miss = 560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12142
	L1D_cache_core[4]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12685
	L1D_cache_core[5]: Access = 478, Miss = 478, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14026
	L1D_cache_core[6]: Access = 526, Miss = 526, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13237
	L1D_cache_core[7]: Access = 581, Miss = 581, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12259
	L1D_cache_core[8]: Access = 527, Miss = 527, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12826
	L1D_cache_core[9]: Access = 496, Miss = 496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13345
	L1D_cache_core[10]: Access = 578, Miss = 578, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12799
	L1D_cache_core[11]: Access = 503, Miss = 503, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12479
	L1D_cache_core[12]: Access = 578, Miss = 578, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12263
	L1D_cache_core[13]: Access = 527, Miss = 527, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14034
	L1D_cache_core[14]: Access = 506, Miss = 506, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12943
	L1D_cache_core[15]: Access = 585, Miss = 585, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12429
	L1D_cache_core[16]: Access = 449, Miss = 449, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14017
	L1D_cache_core[17]: Access = 460, Miss = 460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13491
	L1D_cache_core[18]: Access = 530, Miss = 530, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12205
	L1D_cache_core[19]: Access = 485, Miss = 485, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13201
	L1D_cache_core[20]: Access = 519, Miss = 519, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13184
	L1D_cache_core[21]: Access = 502, Miss = 502, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13735
	L1D_cache_core[22]: Access = 532, Miss = 532, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13164
	L1D_cache_core[23]: Access = 487, Miss = 487, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13705
	L1D_cache_core[24]: Access = 463, Miss = 463, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13429
	L1D_cache_core[25]: Access = 482, Miss = 482, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13574
	L1D_cache_core[26]: Access = 485, Miss = 485, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13413
	L1D_cache_core[27]: Access = 544, Miss = 544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11672
	L1D_cache_core[28]: Access = 503, Miss = 503, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14298
	L1D_cache_core[29]: Access = 514, Miss = 514, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13427
	L1D_cache_core[30]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[31]: Access = 156, Miss = 59, Miss_rate = 0.378, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[32]: Access = 68, Miss = 19, Miss_rate = 0.279, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[33]: Access = 84, Miss = 23, Miss_rate = 0.274, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[34]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[35]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[36]: Access = 52, Miss = 15, Miss_rate = 0.288, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[37]: Access = 84, Miss = 23, Miss_rate = 0.274, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[38]: Access = 84, Miss = 23, Miss_rate = 0.274, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[39]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[40]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[41]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[42]: Access = 84, Miss = 23, Miss_rate = 0.274, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[43]: Access = 68, Miss = 18, Miss_rate = 0.265, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[44]: Access = 52, Miss = 15, Miss_rate = 0.288, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[45]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[46]: Access = 84, Miss = 23, Miss_rate = 0.274, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[47]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[48]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[49]: Access = 92, Miss = 28, Miss_rate = 0.304, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[50]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[51]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[52]: Access = 52, Miss = 15, Miss_rate = 0.288, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[53]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[54]: Access = 88, Miss = 26, Miss_rate = 0.295, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[55]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[56]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[57]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[58]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[59]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_total_cache_accesses = 17556
	L1D_total_cache_misses = 15978
	L1D_total_cache_miss_rate = 0.9101
	L1D_total_cache_pending_hits = 1500
	L1D_total_cache_reservation_fails = 392940
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 7934
	L1C_total_cache_misses = 1360
	L1C_total_cache_miss_rate = 0.1714
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5502
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 330739
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6574
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1360
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5502
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5754
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 62201
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 171494
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7965
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18465
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
773, 692, 806, 700, 712, 615, 712, 595, 700, 615, 710, 595, 595, 498, 692, 401, 
gpgpu_n_tot_thrd_icount = 10643904
gpgpu_n_tot_w_icount = 332622
gpgpu_n_stall_shd_mem = 398442
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10105
gpgpu_n_mem_write_global = 5674
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 375469
gpgpu_n_store_insn = 182043
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 251470
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5502
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5502
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 392940
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:527211	W0_Idle:1087763	W0_Scoreboard:287074	W1:601	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:332831
Warp Occupancy Distribution:
Stall:514580	W0_Idle:94272	W0_Scoreboard:206185	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:302703
Warp Occupancy Distribution:
Stall:12631	W0_Idle:993491	W0_Scoreboard:80889	W1:601	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30128
warp_utilization0: 0.149155
warp_utilization1: 0.270817
warp_utilization2: 0.027492
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 80840 {8:10105,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 762928 {40:91,136:5583,}
traffic_breakdown_coretomem[INST_ACC_R] = 3264 {8:408,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1321784 {136:9719,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 43648 {8:5456,}
traffic_breakdown_memtocore[INST_ACC_R] = 55488 {136:408,}
maxmrqlatency = 1167 
maxdqlatency = 0 
maxmflatency = 2712 
averagemflatency = 948 
averagemflatency_1 = 969 
averagemflatency_2 = 483 
averagemrqlatency_2 = 68 
max_icnt2mem_latency = 1679 
max_icnt2sh_latency = 18628 
mrq_lat_table:6288 	322 	580 	1039 	2212 	3110 	3546 	2486 	830 	208 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14 	1414 	7773 	6005 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1005 	464 	774 	1150 	2018 	5591 	4752 	290 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5309 	4145 	310 	15 	0 	0 	0 	1 	2 	1431 	3131 	891 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	6 	18 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        27        25        10        14        26        20        60        60        12         8        32        32        32        44        20        20 
dram[1]:        26        32        14        13        28        20        60        60        14         6        32        32        32        44        26        22 
dram[2]:        26        27        14        14        21        28        54        56        16        10        28        36        44        30        20        22 
dram[3]:        36        26        14        14        20        24        58        54        12        10        25        34        42        30        20        22 
dram[4]:        29        32        14        14        20        24        60        56        12        14        32        24        30        30        20        22 
dram[5]:        30        32        14        14        22        24        60        56        14        10        27        26        30        30        20        22 
maximum service time to same row:
dram[0]:      3785      1868      4567      4807      4175      2681      2725      2699      6227      5221      3429      3544      5286      3488      5088      4060 
dram[1]:      3680      3893      4183      2929      4181      2693      2659      2689      6451      4922      3373      3508      3623      3772      5109      4113 
dram[2]:      2710      3998      4176      4137      2731      2666      2782      2726      5620      5774      3414      3418      3660      3792      4509      4073 
dram[3]:      2296      4023      4411      3700      2748      2674      2760      2662      5644      5436      3329      3501      3483      3807      4441      4066 
dram[4]:      3609      4097      4767      2745      2707      2644      2684      2711      4810      5359      3519      2367      3643      3609      4339      4371 
dram[5]:      3564      4094      4482      3778      2721      2651      2698      2255      5044      5875      3503      3610      3640      3987      4307      4348 
average row accesses per activate:
dram[0]:  3.328947  3.768116  2.625000  2.517241  3.803030  3.307692  5.152174  5.750000  2.685714  2.677419  4.233333  3.569444  4.155556  4.243902  2.987805  3.256757 
dram[1]:  4.096774  4.275862  2.338462  2.253968  3.220779  3.368421  5.717949  4.384615  2.838710  2.012346  3.846154  3.263158  4.065217  4.394737  3.038961  2.764706 
dram[2]:  3.833333  4.410714  2.647059  2.578947  3.561644  3.294872  4.440000  6.270270  3.148148  2.493151  4.233333  3.937500  4.268293  3.666667  3.246575  3.075000 
dram[3]:  4.163934  3.227848  2.379310  2.571429  3.202532  2.642105  4.560000  4.640000  2.471429  2.265823  4.327586  3.438356  3.863636  3.782609  2.963415  2.706522 
dram[4]:  4.921568  4.627451  2.551020  2.354839  3.011765  3.047619  4.956522  4.955555  2.611940  2.704918  4.344828  4.114754  3.840909  3.604167  2.963415  3.115385 
dram[5]:  4.186440  4.615385  2.180328  2.338462  2.865169  3.405406  4.519231  4.500000  2.557143  2.445946  3.890625  3.761194  3.437500  3.956522  2.744444  2.975000 
average row locality = 20628/6065 = 3.401154
average row locality_1 = 19996/5939 = 3.366897
average row locality_2 = 632/126 = 5.015873
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       197       198       109       115       181       181       169       162       137       127       185       187       141       130       182       179 
dram[1]:       196       190       115       112       178       181       161       163       127       124       183       180       139       129       175       175 
dram[2]:       194       191       107       111       182       185       160       166       127       134       184       185       129       128       176       185 
dram[3]:       196       195       107       110       180       182       163       162       134       133       181       185       128       126       177       184 
dram[4]:       192       184        99       110       184       181       163       161       130       123       183       184       128       125       184       179 
dram[5]:       190       188       110       113       183       178       170       165       134       133       182       184       125       131       186       176 
total reads: 15253
bank skew: 198/99 = 2.00
chip skew: 2580/2510 = 1.03
number of total write accesses:
dram[0]:        58        62        38        31        70        77        68        68        51        44        69        71        50        45        63        65 
dram[1]:        59        58        39        32        70        75        62        65        50        39        67        68        50        42        63        60 
dram[2]:        59        57        28        36        78        72        62        69        46        51        70        67        47        48        66        61 
dram[3]:        58        60        31        34        74        69        65        70        49        48        70        68        42        49        66        65 
dram[4]:        59        52        26        36        73        75        65        66        45        46        69        67        41        48        63        67 
dram[5]:        57        57        27        40        72        74        65        69        45        48        67        68        40        51        64        62 
total reads: 5468
bank skew: 78/26 = 3.00
chip skew: 930/898 = 1.04
average mf latency per bank:
dram[0]:        772       761       667       705       716       738       611       718       668       699       741       769       674       769       702       688
dram[1]:        790       711       694       650       755       683       653       608       731       693       800       713       718       713       728       660
dram[2]:        723       675       763       695       713       693       674       633       773       679       751       730       740       675       672       684
dram[3]:        680       677       645       676       686       708       580       608       651       673       714       726       624       625       652       664
dram[4]:        792       830       836       821       770       800       678       672       868       853       813       926       796       736       762       787
dram[5]:        629       628       563       546       589       618       536       558       601       556       659       709       599       567       578       590
maximum mf latency per bank:
dram[0]:       1852      2019      1340      1495      1667      2137      1897      2129      1494      1865      1761      2015      1958      2570      1749      1707
dram[1]:       2027      1927      1653      1910      1984      1946      1894      1943      1858      1537      2320      1755      2017      2465      2712      1982
dram[2]:       1922      1788      1533      1528      1991      2214      2029      1956      2143      1762      1785      1993      2004      2033      1921      2154
dram[3]:       2132      1748      1759      1770      1830      1748      1442      1936      1529      1618      1855      1979      1782      2167      1722      1841
dram[4]:       1855      1994      1712      1751      2048      1876      1913      2046      2089      1907      2309      2140      2109      1738      2176      2029
dram[5]:       1828      1982      1446      1555      1515      1746      1324      1621      1613      1358      1800      2099      1876      2018      1552      1534
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24589 n_nop=15657 n_act=995 n_pre=979 n_req=3510 n_req_1=0 n_req_2=3510 n_req_3=0 n_rd=5120 n_write=1838 bw_util=0.5659 bw_util_1=0 bw_util_2=0.5659 bw_util_3=0 blp=6.766876 blp_1= -nan blp_2= 6.766876 blp_3= -nan
 n_activity=20696 dram_eff=0.6724 dram_eff_1=0 dram_eff_2=0.6724 dram_eff_3=0
bk0: 392a 16330i bk1: 394a 15680i bk2: 216a 17724i bk3: 230a 18201i bk4: 362a 15185i bk5: 362a 13708i bk6: 338a 15826i bk7: 322a 15672i bk8: 272a 16653i bk9: 246a 17850i bk10: 370a 15137i bk11: 372a 14588i bk12: 276a 17333i bk13: 256a 17514i bk14: 362a 14676i bk15: 350a 13208i 
bw_dist = 0.000	0.566	0.000	0.276	0.158
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.6773
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24589 n_nop=15764 n_act=1022 n_pre=1006 n_req=3426 n_req_1=0 n_req_2=3426 n_req_3=0 n_rd=5020 n_write=1777 bw_util=0.5527 bw_util_1=0 bw_util_2=0.5527 bw_util_3=0 blp=6.489623 blp_1= -nan blp_2= 6.488259 blp_3= -nan
 n_activity=20777 dram_eff=0.6541 dram_eff_1=0 dram_eff_2=0.6541 dram_eff_3=0
bk0: 390a 15963i bk1: 380a 15814i bk2: 227a 18087i bk3: 218a 18768i bk4: 356a 14699i bk5: 360a 13724i bk6: 322a 16792i bk7: 324a 16138i bk8: 252a 17346i bk9: 248a 17595i bk10: 366a 15377i bk11: 360a 15417i bk12: 275a 17476i bk13: 250a 18216i bk14: 342a 14662i bk15: 350a 14144i 
bw_dist = 0.000	0.553	0.000	0.292	0.155
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.487
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24589 n_nop=15818 n_act=960 n_pre=945 n_req=3461 n_req_1=0 n_req_2=3461 n_req_3=0 n_rd=5053 n_write=1813 bw_util=0.5585 bw_util_1=0 bw_util_2=0.5585 bw_util_3=0 blp=6.544087 blp_1= -nan blp_2= 6.544087 blp_3= -nan
 n_activity=20677 dram_eff=0.6641 dram_eff_1=0 dram_eff_2=0.6641 dram_eff_3=0
bk0: 388a 15983i bk1: 380a 16205i bk2: 212a 19261i bk3: 222a 18623i bk4: 363a 14159i bk5: 370a 14813i bk6: 320a 15786i bk7: 325a 15304i bk8: 250a 17836i bk9: 263a 17039i bk10: 368a 15808i bk11: 370a 15451i bk12: 254a 17469i bk13: 254a 17438i bk14: 344a 14538i bk15: 370a 13675i 
bw_dist = 0.000	0.558	0.000	0.282	0.159
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.7628
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24589 n_nop=15596 n_act=1071 n_pre=1056 n_req=3461 n_req_1=0 n_req_2=3461 n_req_3=0 n_rd=5056 n_write=1810 bw_util=0.5585 bw_util_1=0 bw_util_2=0.5585 bw_util_3=0 blp=6.610049 blp_1= -nan blp_2= 6.610049 blp_3= -nan
 n_activity=20752 dram_eff=0.6617 dram_eff_1=0 dram_eff_2=0.6617 dram_eff_3=0
bk0: 392a 16400i bk1: 390a 15525i bk2: 214a 18974i bk3: 218a 18333i bk4: 358a 14185i bk5: 364a 14307i bk6: 324a 16086i bk7: 324a 15714i bk8: 254a 17274i bk9: 262a 17197i bk10: 362a 15477i bk11: 366a 15254i bk12: 256a 18355i bk13: 250a 17614i bk14: 354a 13707i bk15: 368a 13516i 
bw_dist = 0.000	0.558	0.000	0.285	0.156
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.5864
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24589 n_nop=15903 n_act=971 n_pre=956 n_req=3408 n_req_1=0 n_req_2=3408 n_req_3=0 n_rd=4986 n_write=1773 bw_util=0.5498 bw_util_1=0 bw_util_2=0.5498 bw_util_3=0 blp=6.378961 blp_1= -nan blp_2= 6.378961 blp_3= -nan
 n_activity=20684 dram_eff=0.6535 dram_eff_1=0 dram_eff_2=0.6535 dram_eff_3=0
bk0: 384a 16127i bk1: 368a 16608i bk2: 198a 19692i bk3: 220a 18147i bk4: 366a 14391i bk5: 362a 13902i bk6: 326a 16664i bk7: 314a 16360i bk8: 260a 17323i bk9: 240a 17888i bk10: 366a 16376i bk11: 366a 15402i bk12: 256a 18360i bk13: 248a 17663i bk14: 360a 14496i bk15: 352a 13588i 
bw_dist = 0.000	0.550	0.000	0.291	0.159
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.6504
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24589 n_nop=15663 n_act=1041 n_pre=1026 n_req=3454 n_req_1=0 n_req_2=3454 n_req_3=0 n_rd=5069 n_write=1790 bw_util=0.5579 bw_util_1=0 bw_util_2=0.5579 bw_util_3=0 blp=6.456161 blp_1= -nan blp_2= 6.456161 blp_3= -nan
 n_activity=20703 dram_eff=0.6626 dram_eff_1=0 dram_eff_2=0.6626 dram_eff_3=0
bk0: 380a 16504i bk1: 370a 17082i bk2: 212a 19753i bk3: 224a 18048i bk4: 366a 14361i bk5: 356a 14463i bk6: 338a 16050i bk7: 330a 16237i bk8: 268a 17630i bk9: 264a 17252i bk10: 364a 15927i bk11: 368a 15279i bk12: 250a 18005i bk13: 260a 16871i bk14: 368a 14127i bk15: 351a 13587i 
bw_dist = 0.000	0.558	0.000	0.284	0.158
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.8751

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1398, Miss = 1312, Miss_rate = 0.938, Pending_hits = 8, Reservation_fails = 3509
L2_cache_bank[1]: Access = 1362, Miss = 1286, Miss_rate = 0.944, Pending_hits = 9, Reservation_fails = 3482
L2_cache_bank[2]: Access = 1321, Miss = 1290, Miss_rate = 0.977, Pending_hits = 5, Reservation_fails = 1726
L2_cache_bank[3]: Access = 1333, Miss = 1272, Miss_rate = 0.954, Pending_hits = 5, Reservation_fails = 1027
L2_cache_bank[4]: Access = 1334, Miss = 1279, Miss_rate = 0.959, Pending_hits = 3, Reservation_fails = 3184
L2_cache_bank[5]: Access = 1362, Miss = 1304, Miss_rate = 0.957, Pending_hits = 6, Reservation_fails = 3672
L2_cache_bank[6]: Access = 1283, Miss = 1281, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 1940
L2_cache_bank[7]: Access = 1354, Miss = 1293, Miss_rate = 0.955, Pending_hits = 7, Reservation_fails = 1698
L2_cache_bank[8]: Access = 1283, Miss = 1280, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 1857
L2_cache_bank[9]: Access = 1266, Miss = 1266, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1813
L2_cache_bank[10]: Access = 1321, Miss = 1289, Miss_rate = 0.976, Pending_hits = 3, Reservation_fails = 1470
L2_cache_bank[11]: Access = 1302, Miss = 1274, Miss_rate = 0.978, Pending_hits = 3, Reservation_fails = 2584
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1398, Miss = 1312 (0.938), PendingHit = 8 (0.00572)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1362, Miss = 1286 (0.944), PendingHit = 9 (0.00661)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1321, Miss = 1290 (0.977), PendingHit = 5 (0.00379)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1333, Miss = 1272 (0.954), PendingHit = 5 (0.00375)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1334, Miss = 1279 (0.959), PendingHit = 3 (0.00225)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1362, Miss = 1304 (0.957), PendingHit = 6 (0.00441)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1283, Miss = 1281 (0.998), PendingHit = 0 (0)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1354, Miss = 1293 (0.955), PendingHit = 7 (0.00517)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1283, Miss = 1280 (0.998), PendingHit = 0 (0)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1266, Miss = 1266 (1), PendingHit = 0 (0)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1321, Miss = 1289 (0.976), PendingHit = 3 (0.00227)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1302, Miss = 1274 (0.978), PendingHit = 3 (0.0023)
L2 Cache Total Miss Rate = 0.969
Stream 1: L2 Cache Miss Rate = 0.981
Stream 2: L2 Cache Miss Rate = 0.740
Stream 1: Accesses  = 15143
Stream 1: Misses  = 14852
Stream 2: Accesses  = 776
Stream 2: Misses  = 574
Stream 1+2: Accesses  = 15919
Stream 1+2: Misses  = 15426
Total Accesses  = 15919
MPKI-CORES
CORE_L2MPKI_0	1.500
CORE_L2MPKI_1	1.535
CORE_L2MPKI_2	1.551
CORE_L2MPKI_3	1.550
CORE_L2MPKI_4	1.544
CORE_L2MPKI_5	1.526
CORE_L2MPKI_6	1.526
CORE_L2MPKI_7	1.585
CORE_L2MPKI_8	1.574
CORE_L2MPKI_9	1.497
CORE_L2MPKI_10	1.542
CORE_L2MPKI_11	1.535
CORE_L2MPKI_12	1.542
CORE_L2MPKI_13	1.560
CORE_L2MPKI_14	1.549
CORE_L2MPKI_15	1.586
CORE_L2MPKI_16	1.512
CORE_L2MPKI_17	1.543
CORE_L2MPKI_18	1.576
CORE_L2MPKI_19	1.514
CORE_L2MPKI_20	1.515
CORE_L2MPKI_21	1.526
CORE_L2MPKI_22	1.563
CORE_L2MPKI_23	1.525
CORE_L2MPKI_24	1.501
CORE_L2MPKI_25	1.512
CORE_L2MPKI_26	1.514
CORE_L2MPKI_27	1.593
CORE_L2MPKI_28	1.553
CORE_L2MPKI_29	1.527
CORE_L2MPKI_30	0.558
CORE_L2MPKI_31	2.832
CORE_L2MPKI_32	0.662
CORE_L2MPKI_33	0.614
CORE_L2MPKI_34	0.558
CORE_L2MPKI_35	0.558
CORE_L2MPKI_36	0.651
CORE_L2MPKI_37	0.614
CORE_L2MPKI_38	0.614
CORE_L2MPKI_39	0.558
CORE_L2MPKI_40	0.628
CORE_L2MPKI_41	0.558
CORE_L2MPKI_42	0.558
CORE_L2MPKI_43	0.628
CORE_L2MPKI_44	0.558
CORE_L2MPKI_45	0.558
CORE_L2MPKI_46	0.614
CORE_L2MPKI_47	0.558
CORE_L2MPKI_48	0.558
CORE_L2MPKI_49	0.669
CORE_L2MPKI_50	0.558
CORE_L2MPKI_51	0.558
CORE_L2MPKI_52	0.651
CORE_L2MPKI_53	0.558
CORE_L2MPKI_54	0.558
CORE_L2MPKI_55	0.558
CORE_L2MPKI_56	0.558
CORE_L2MPKI_57	0.519
CORE_L2MPKI_58	0.558
CORE_L2MPKI_59	0.558
Avg_MPKI_Stream1= 1.539
Avg_MPKI_Stream2= 0.658
MISSES-CORES
CORE_MISSES_0	498
CORE_MISSES_1	467
CORE_MISSES_2	464
CORE_MISSES_3	541
CORE_MISSES_4	495
CORE_MISSES_5	451
CORE_MISSES_6	512
CORE_MISSES_7	564
CORE_MISSES_8	499
CORE_MISSES_9	481
CORE_MISSES_10	564
CORE_MISSES_11	488
CORE_MISSES_12	564
CORE_MISSES_13	510
CORE_MISSES_14	482
CORE_MISSES_15	565
CORE_MISSES_16	435
CORE_MISSES_17	446
CORE_MISSES_18	511
CORE_MISSES_19	461
CORE_MISSES_20	503
CORE_MISSES_21	483
CORE_MISSES_22	513
CORE_MISSES_23	470
CORE_MISSES_24	446
CORE_MISSES_25	468
CORE_MISSES_26	468
CORE_MISSES_27	528
CORE_MISSES_28	485
CORE_MISSES_29	490
CORE_MISSES_30	20
CORE_MISSES_31	62
CORE_MISSES_32	19
CORE_MISSES_33	22
CORE_MISSES_34	20
CORE_MISSES_35	16
CORE_MISSES_36	14
CORE_MISSES_37	22
CORE_MISSES_38	22
CORE_MISSES_39	12
CORE_MISSES_40	18
CORE_MISSES_41	20
CORE_MISSES_42	20
CORE_MISSES_43	18
CORE_MISSES_44	12
CORE_MISSES_45	20
CORE_MISSES_46	22
CORE_MISSES_47	12
CORE_MISSES_48	16
CORE_MISSES_49	24
CORE_MISSES_50	20
CORE_MISSES_51	16
CORE_MISSES_52	14
CORE_MISSES_53	20
CORE_MISSES_54	20
CORE_MISSES_55	12
CORE_MISSES_56	16
CORE_MISSES_57	17
CORE_MISSES_58	12
CORE_MISSES_59	16
L2_MISSES = 15426
L2_total_cache_accesses = 15919
L2_total_cache_misses = 15426
L2_total_cache_miss_rate = 0.9690
L2_total_cache_pending_hits = 49
L2_total_cache_reservation_fails = 27962
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9881
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18554
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 53
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5526
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7955
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 352
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1333
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=56271
icnt_total_pkts_simt_to_mem=38670
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 102.449
	minimum = 6
	maximum = 1502
Network latency average = 65.7401
	minimum = 6
	maximum = 1242
Slowest packet = 4998
Flit latency average = 45.535
	minimum = 6
	maximum = 1242
Slowest flit = 16283
Fragmentation average = 0.741268
	minimum = 0
	maximum = 577
Injected packet rate average = 0.023719
	minimum = 0.000858876 (at node 39)
	maximum = 0.0742391 (at node 60)
Accepted packet rate average = 0.0236288
	minimum = 0.000858876 (at node 39)
	maximum = 0.07542 (at node 60)
Injected flit rate average = 0.0706388
	minimum = 0.000858876 (at node 39)
	maximum = 0.26491 (at node 60)
Accepted flit rate average= 0.0704345
	minimum = 0.00418702 (at node 39)
	maximum = 0.176445 (at node 60)
Injected packet length average = 2.97815
Accepted packet length average = 2.98088
Total in-flight flits = 497 (497 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 101.383 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1502 (2 samples)
Network latency average = 64.8377 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1242 (2 samples)
Flit latency average = 44.8707 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1242 (2 samples)
Fragmentation average = 0.739527 (2 samples)
	minimum = 0 (2 samples)
	maximum = 577 (2 samples)
Injected packet rate average = 0.0232822 (2 samples)
	minimum = 0.000429438 (2 samples)
	maximum = 0.0726058 (2 samples)
Accepted packet rate average = 0.0231759 (2 samples)
	minimum = 0.000429438 (2 samples)
	maximum = 0.0747434 (2 samples)
Injected flit rate average = 0.0693645 (2 samples)
	minimum = 0.000429438 (2 samples)
	maximum = 0.26031 (2 samples)
Accepted flit rate average = 0.0691266 (2 samples)
	minimum = 0.00209351 (2 samples)
	maximum = 0.173646 (2 samples)
Injected packet size average = 2.97929 (2 samples)
Accepted packet size average = 2.9827 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x429adc (mode=performance simulation) on stream 2
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 2, gridDim= (63,1,1) blockDim = (512,1,1) 

GPGPU-Sim PTX: cudaLaunch for 0x0x429c3e (mode=performance simulation) on stream 2
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 2, gridDim= (63,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 58 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 58, cta: 0 initialized @(18630,0), ACTIVE=1, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 30, cta: 0 initialized @(18630,0), ACTIVE=1, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 32, cta: 0 initialized @(18630,0), ACTIVE=1, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 34, cta: 0 initialized @(18630,0), ACTIVE=1, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 36, cta: 0 initialized @(18630,0), ACTIVE=1, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 38, cta: 0 initialized @(18630,0), ACTIVE=1, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 40, cta: 0 initialized @(18630,0), ACTIVE=1, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 42, cta: 0 initialized @(18630,0), ACTIVE=1, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 44, cta: 0 initialized @(18630,0), ACTIVE=1, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader 46 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 46, cta: 0 initialized @(18630,0), ACTIVE=1, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader 48 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 48, cta: 0 initialized @(18630,0), ACTIVE=1, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader 50 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 50, cta: 0 initialized @(18630,0), ACTIVE=1, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader 52 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 52, cta: 0 initialized @(18630,0), ACTIVE=1, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader 54 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 54, cta: 0 initialized @(18630,0), ACTIVE=1, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader 56 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 56, cta: 0 initialized @(18630,0), ACTIVE=1, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader 57 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 57, cta: 0 initialized @(18631,0), ACTIVE=1, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader: 58, cta: 1 initialized @(18631,0), ACTIVE=2, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader: 30, cta: 1 initialized @(18631,0), ACTIVE=2, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 31, cta: 0 initialized @(18631,0), ACTIVE=1, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader: 32, cta: 1 initialized @(18631,0), ACTIVE=2, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader: 34, cta: 1 initialized @(18631,0), ACTIVE=2, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 35, cta: 0 initialized @(18631,0), ACTIVE=1, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader: 36, cta: 1 initialized @(18631,0), ACTIVE=2, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader: 38, cta: 1 initialized @(18631,0), ACTIVE=2, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 39, cta: 0 initialized @(18631,0), ACTIVE=1, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader: 40, cta: 1 initialized @(18631,0), ACTIVE=2, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader: 42, cta: 1 initialized @(18631,0), ACTIVE=2, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 43, cta: 0 initialized @(18631,0), ACTIVE=1, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader: 44, cta: 1 initialized @(18631,0), ACTIVE=2, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader: 46, cta: 1 initialized @(18631,0), ACTIVE=2, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader 47 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 47, cta: 0 initialized @(18631,0), ACTIVE=1, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader: 48, cta: 1 initialized @(18631,0), ACTIVE=2, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader: 50, cta: 1 initialized @(18631,0), ACTIVE=2, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader 51 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 51, cta: 0 initialized @(18631,0), ACTIVE=1, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader: 52, cta: 1 initialized @(18631,0), ACTIVE=2, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader: 54, cta: 1 initialized @(18631,0), ACTIVE=2, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader 55 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 55, cta: 0 initialized @(18631,0), ACTIVE=1, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader: 56, cta: 1 initialized @(18631,0), ACTIVE=2, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader: 57, cta: 1 initialized @(18632,0), ACTIVE=2, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader: 58, cta: 2 initialized @(18632,0), ACTIVE=3, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader: 30, cta: 2 initialized @(18632,0), ACTIVE=3, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader: 31, cta: 1 initialized @(18632,0), ACTIVE=2, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader: 32, cta: 2 initialized @(18632,0), ACTIVE=3, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 33, cta: 0 initialized @(18632,0), ACTIVE=1, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader: 34, cta: 2 initialized @(18632,0), ACTIVE=3, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader: 35, cta: 1 initialized @(18632,0), ACTIVE=2, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader: 36, cta: 2 initialized @(18632,0), ACTIVE=3, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader: 38, cta: 2 initialized @(18632,0), ACTIVE=3, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader: 39, cta: 1 initialized @(18632,0), ACTIVE=2, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader: 40, cta: 2 initialized @(18632,0), ACTIVE=3, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 41, cta: 0 initialized @(18632,0), ACTIVE=1, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader: 42, cta: 2 initialized @(18632,0), ACTIVE=3, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader: 43, cta: 1 initialized @(18632,0), ACTIVE=2, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader: 44, cta: 2 initialized @(18632,0), ACTIVE=3, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader: 46, cta: 2 initialized @(18632,0), ACTIVE=3, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader: 47, cta: 1 initialized @(18632,0), ACTIVE=2, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader: 48, cta: 2 initialized @(18632,0), ACTIVE=3, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader 49 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader: 49, cta: 0 initialized @(18632,0), ACTIVE=1, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader: 50, cta: 2 initialized @(18632,0), ACTIVE=3, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader: 51, cta: 1 initialized @(18632,0), ACTIVE=2, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader: 52, cta: 2 initialized @(18632,0), ACTIVE=3, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader: 54, cta: 2 initialized @(18632,0), ACTIVE=3, KERNEL=4, STREAM=2
GPGPU-Sim uArch: Shader: 55, cta: 1 initialized @(18632,0), ACTIVE=2, KERNEL=4, STREAM=2
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(49,0,0) tid=(70,0,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(19,0,0) tid=(230,0,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(55,0,0) tid=(70,0,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(31,0,0) tid=(230,0,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(61,0,0) tid=(6,0,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(17,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 11058779 (ipc=582.0) sim_rate=345586 (inst/sec) elapsed = 0:0:00:32 / Sat Sep  9 11:53:00 2017
gpu_sim_insn_1 = 9877408 (ipc=519.9, lat=) 
gpu_sim_insn_2 = 1181371 (ipc=62.2, lat=) 
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(99,0,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 56 finished CTA #0 (19274,0), 1 CTAs running
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(83,0,0) tid=(68,0,0)
GPGPU-Sim uArch: Shader 55 finished CTA #1 (19346,0), 1 CTAs running
GPGPU-Sim uArch: Shader 31 finished CTA #1 (19384,0), 1 CTAs running
GPGPU-Sim uArch: Shader 32 finished CTA #0 (19399,0), 2 CTAs running
GPGPU-Sim uArch: Shader 38 finished CTA #0 (19406,0), 2 CTAs running
GPGPU-Sim uArch: Shader 57 finished CTA #1 (19411,0), 1 CTAs running
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(115,0,0) tid=(28,0,0)
GPGPU-Sim uArch: Shader 51 finished CTA #1 (19422,0), 1 CTAs running
GPGPU-Sim uArch: Shader 50 finished CTA #1 (19437,0), 2 CTAs running
GPGPU-Sim uArch: Shader 38 finished CTA #1 (19441,0), 1 CTAs running
GPGPU-Sim uArch: Shader 34 finished CTA #1 (19445,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 11406562 (ipc=585.0) sim_rate=345653 (inst/sec) elapsed = 0:0:00:33 / Sat Sep  9 11:53:01 2017
gpu_sim_insn_1 = 10177024 (ipc=521.9, lat=) 
gpu_sim_insn_2 = 1229538 (ipc=63.1, lat=) 
GPGPU-Sim uArch: Shader 39 finished CTA #0 (19520,0), 1 CTAs running
GPGPU-Sim uArch: Shader 47 finished CTA #0 (19523,0), 1 CTAs running
GPGPU-Sim uArch: Shader 55 finished CTA #0 (19529,0), 0 CTAs running
GPGPU-Sim uArch: Shader 55 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 46 finished CTA #1 (19547,0), 2 CTAs running
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(50,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 58 finished CTA #0 (19553,0), 2 CTAs running
GPGPU-Sim uArch: Shader 39 finished CTA #1 (19573,0), 0 CTAs running
GPGPU-Sim uArch: Shader 39 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 54 finished CTA #1 (19592,0), 2 CTAs running
GPGPU-Sim uArch: Shader 42 finished CTA #1 (19617,0), 2 CTAs running
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(96,0,0) tid=(92,0,0)
GPGPU-Sim uArch: Shader 49 finished CTA #0 (19710,0), 0 CTAs running
GPGPU-Sim uArch: Shader 49 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 30 finished CTA #1 (19736,0), 2 CTAs running
GPGPU-Sim uArch: Shader 35 finished CTA #0 (19742,0), 1 CTAs running
GPGPU-Sim uArch: Shader 38 finished CTA #2 (19743,0), 0 CTAs running
GPGPU-Sim uArch: Shader 38 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 43 finished CTA #0 (19745,0), 1 CTAs running
GPGPU-Sim uArch: Shader 51 finished CTA #0 (19751,0), 0 CTAs running
GPGPU-Sim uArch: Shader 51 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 32 finished CTA #1 (19757,0), 1 CTAs running
GPGPU-Sim uArch: Shader 33 finished CTA #0 (19761,0), 0 CTAs running
GPGPU-Sim uArch: Shader 33 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 57 finished CTA #0 (19763,0), 0 CTAs running
GPGPU-Sim uArch: Shader 57 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 34 finished CTA #0 (19777,0), 1 CTAs running
GPGPU-Sim uArch: Shader 42 finished CTA #0 (19781,0), 1 CTAs running
GPGPU-Sim uArch: Shader 46 finished CTA #0 (19789,0), 1 CTAs running
GPGPU-Sim uArch: Shader 54 finished CTA #0 (19814,0), 1 CTAs running
GPGPU-Sim uArch: Shader 56 finished CTA #1 (19815,0), 0 CTAs running
GPGPU-Sim uArch: Shader 56 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(62,0,0) tid=(57,0,0)
GPGPU-Sim uArch: Shader 54 finished CTA #2 (19948,0), 0 CTAs running
GPGPU-Sim uArch: Shader 54 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 32 finished CTA #2 (19985,0), 0 CTAs running
GPGPU-Sim uArch: Shader 32 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 40 finished CTA #0 (19991,0), 2 CTAs running
GPGPU-Sim uArch: Shader 46 finished CTA #2 (19997,0), 0 CTAs running
GPGPU-Sim uArch: Shader 46 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 48 finished CTA #2 (19997,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 11756687 (ipc=587.8) sim_rate=345784 (inst/sec) elapsed = 0:0:00:34 / Sat Sep  9 11:53:02 2017
gpu_sim_insn_1 = 10470240 (ipc=523.5, lat=) 
gpu_sim_insn_2 = 1286447 (ipc=64.3, lat=) 
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(97,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 30 finished CTA #2 (20048,0), 1 CTAs running
GPGPU-Sim uArch: Shader 43 finished CTA #1 (20052,0), 0 CTAs running
GPGPU-Sim uArch: Shader 43 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 48 finished CTA #0 (20058,0), 1 CTAs running
GPGPU-Sim uArch: Shader 50 finished CTA #2 (20065,0), 1 CTAs running
GPGPU-Sim uArch: Shader 58 finished CTA #1 (20085,0), 1 CTAs running
GPGPU-Sim uArch: Shader 58 finished CTA #2 (20163,0), 0 CTAs running
GPGPU-Sim uArch: Shader 58 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(11,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 40 finished CTA #2 (20235,0), 1 CTAs running
GPGPU-Sim uArch: Shader 48 finished CTA #1 (20271,0), 0 CTAs running
GPGPU-Sim uArch: Shader 48 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(103,0,0) tid=(114,0,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(29,0,0) tid=(100,0,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 12067833 (ipc=588.7) sim_rate=344795 (inst/sec) elapsed = 0:0:00:35 / Sat Sep  9 11:53:03 2017
gpu_sim_insn_1 = 10735744 (ipc=523.7, lat=) 
gpu_sim_insn_2 = 1332089 (ipc=65.0, lat=) 
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(99,0,0) tid=(93,0,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(9,0,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 44 finished CTA #2 (20902,0), 2 CTAs running
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(109,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(50,0,0) tid=(109,0,0)
GPGPU-Sim uArch: Shader 52 finished CTA #1 (21257,0), 2 CTAs running
GPGPU-Sim uArch: Shader 44 finished CTA #1 (21286,0), 1 CTAs running
GPGPU-Sim uArch: Shader 52 finished CTA #2 (21286,0), 1 CTAs running
GPGPU-Sim uArch: Shader 36 finished CTA #1 (21293,0), 2 CTAs running
GPGPU-Sim uArch: Shader 36 finished CTA #2 (21309,0), 1 CTAs running
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(29,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(30,0,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 12672480 (ipc=589.4) sim_rate=352013 (inst/sec) elapsed = 0:0:00:36 / Sat Sep  9 11:53:04 2017
gpu_sim_insn_1 = 11321984 (ipc=526.6, lat=) 
gpu_sim_insn_2 = 1350496 (ipc=62.8, lat=) 
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(52,0,0) tid=(20,0,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(60,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 12956496 (ipc=588.9) sim_rate=350175 (inst/sec) elapsed = 0:0:00:37 / Sat Sep  9 11:53:05 2017
gpu_sim_insn_1 = 11605792 (ipc=527.6, lat=) 
gpu_sim_insn_2 = 1350704 (ipc=61.4, lat=) 
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(59,0,0) tid=(54,0,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(58,0,0) tid=(70,0,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(58,0,0) tid=(87,0,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 13238755 (ipc=588.4) sim_rate=348388 (inst/sec) elapsed = 0:0:00:38 / Sat Sep  9 11:53:06 2017
gpu_sim_insn_1 = 11887904 (ipc=528.4, lat=) 
gpu_sim_insn_2 = 1350851 (ipc=60.1, lat=) 
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(98,0,0) tid=(37,0,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(10,0,0) tid=(64,0,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(27,0,0) tid=(112,0,0)
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 13504939 (ipc=587.2) sim_rate=346280 (inst/sec) elapsed = 0:0:00:39 / Sat Sep  9 11:53:07 2017
gpu_sim_insn_1 = 12153824 (ipc=528.5, lat=) 
gpu_sim_insn_2 = 1351115 (ipc=58.8, lat=) 
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(113,0,0) tid=(58,0,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(35,0,0) tid=(73,0,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(29,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(2,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(9,0,0) tid=(43,0,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(102,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 14109919 (ipc=587.9) sim_rate=352747 (inst/sec) elapsed = 0:0:00:40 / Sat Sep  9 11:53:08 2017
gpu_sim_insn_1 = 12758368 (ipc=531.6, lat=) 
gpu_sim_insn_2 = 1351551 (ipc=56.3, lat=) 
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(69,0,0) tid=(92,0,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(73,0,0) tid=(52,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(104,0,0) tid=(116,0,0)
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 14415246 (ipc=588.4) sim_rate=351591 (inst/sec) elapsed = 0:0:00:41 / Sat Sep  9 11:53:09 2017
gpu_sim_insn_1 = 13063488 (ipc=533.2, lat=) 
gpu_sim_insn_2 = 1351758 (ipc=55.2, lat=) 
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(98,0,0) tid=(96,0,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(115,0,0) tid=(10,0,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(51,0,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 14723739 (ipc=588.9) sim_rate=350565 (inst/sec) elapsed = 0:0:00:42 / Sat Sep  9 11:53:10 2017
gpu_sim_insn_1 = 13371744 (ipc=534.9, lat=) 
gpu_sim_insn_2 = 1351995 (ipc=54.1, lat=) 
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(11,0,0) tid=(110,0,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(96,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(45,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 15009935 (ipc=588.6) sim_rate=349068 (inst/sec) elapsed = 0:0:00:43 / Sat Sep  9 11:53:11 2017
gpu_sim_insn_1 = 13657664 (ipc=535.6, lat=) 
gpu_sim_insn_2 = 1352271 (ipc=53.0, lat=) 
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(2,0,0) tid=(48,0,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(50,0,0) tid=(29,0,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(78,0,0) tid=(34,0,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(113,0,0) tid=(98,0,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(115,0,0) tid=(110,0,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(31,0,0) tid=(20,0,0)
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 15574904 (ipc=587.7) sim_rate=353975 (inst/sec) elapsed = 0:0:00:44 / Sat Sep  9 11:53:12 2017
gpu_sim_insn_1 = 14222176 (ipc=536.7, lat=) 
gpu_sim_insn_2 = 1352728 (ipc=51.1, lat=) 
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(59,0,0) tid=(61,0,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(42,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(54,0,0) tid=(52,0,0)
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 15864248 (ipc=587.6) sim_rate=352538 (inst/sec) elapsed = 0:0:00:45 / Sat Sep  9 11:53:13 2017
gpu_sim_insn_1 = 14511168 (ipc=537.5, lat=) 
gpu_sim_insn_2 = 1353080 (ipc=50.1, lat=) 
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(90,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(46,0,0) tid=(116,0,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(3,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 16160858 (ipc=587.7) sim_rate=351323 (inst/sec) elapsed = 0:0:00:46 / Sat Sep  9 11:53:14 2017
gpu_sim_insn_1 = 14807552 (ipc=538.5, lat=) 
gpu_sim_insn_2 = 1353306 (ipc=49.2, lat=) 
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(85,0,0) tid=(67,0,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(56,0,0) tid=(94,0,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(1,0,0) tid=(111,0,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(50,0,0) tid=(51,0,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(72,0,0) tid=(101,0,0)
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 16736967 (ipc=587.3) sim_rate=356105 (inst/sec) elapsed = 0:0:00:47 / Sat Sep  9 11:53:15 2017
gpu_sim_insn_1 = 15383072 (ipc=539.8, lat=) 
gpu_sim_insn_2 = 1353895 (ipc=47.5, lat=) 
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(72,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(27,0,0) tid=(12,0,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(4,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 17040330 (ipc=587.6) sim_rate=355006 (inst/sec) elapsed = 0:0:00:48 / Sat Sep  9 11:53:16 2017
gpu_sim_insn_1 = 15686176 (ipc=540.9, lat=) 
gpu_sim_insn_2 = 1354154 (ipc=46.7, lat=) 
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(48,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(67,0,0) tid=(122,0,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(113,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 17351345 (ipc=588.2) sim_rate=354109 (inst/sec) elapsed = 0:0:00:49 / Sat Sep  9 11:53:17 2017
gpu_sim_insn_1 = 15996960 (ipc=542.3, lat=) 
gpu_sim_insn_2 = 1354385 (ipc=45.9, lat=) 
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(85,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(66,0,0) tid=(66,0,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(103,0,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 17634268 (ipc=587.8) sim_rate=352685 (inst/sec) elapsed = 0:0:00:50 / Sat Sep  9 11:53:18 2017
gpu_sim_insn_1 = 16279616 (ipc=542.7, lat=) 
gpu_sim_insn_2 = 1354652 (ipc=45.2, lat=) 
check point 1 
 TH: 30 
gpu_ipc:     587.8090
membw1: 0.000000, ipc1: 542 
 membw2: 0.603753, ipc2: 45 
lowCstream: 2, high M stream: 2 
core 30 halted
core 31 halted
core 32 halted
core 33 halted
core 34 halted
core 35 halted
core 36 halted
core 37 halted
core 38 halted
core 39 halted
s1 B time:29999
core 30 resumed
core 31 resumed
core 32 resumed
core 33 resumed
core 34 resumed
core 35 resumed
core 36 resumed
core 37 resumed
core 38 resumed
core 39 resumed
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z15BlackScholesGPUPfS_S_S_S_ffi'
GPGPU-Sim uArch: Shader: 32, cta: 0 initialized @(30001,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z15BlackScholesGPUPfS_S_S_S_ffi'
GPGPU-Sim uArch: Shader: 33, cta: 0 initialized @(30001,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z15BlackScholesGPUPfS_S_S_S_ffi'
GPGPU-Sim uArch: Shader: 37, cta: 0 initialized @(30001,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z15BlackScholesGPUPfS_S_S_S_ffi'
GPGPU-Sim uArch: Shader: 38, cta: 0 initialized @(30001,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z15BlackScholesGPUPfS_S_S_S_ffi'
GPGPU-Sim uArch: Shader: 39, cta: 0 initialized @(30001,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 32, cta: 1 initialized @(30002,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 33, cta: 1 initialized @(30002,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 37, cta: 1 initialized @(30002,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 38, cta: 1 initialized @(30002,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 39, cta: 1 initialized @(30002,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 32, cta: 2 initialized @(30003,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 33, cta: 2 initialized @(30003,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 37, cta: 2 initialized @(30003,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 38, cta: 2 initialized @(30003,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 39, cta: 2 initialized @(30003,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 32, cta: 3 initialized @(30004,0), ACTIVE=4, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 33, cta: 3 initialized @(30004,0), ACTIVE=4, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 37, cta: 3 initialized @(30004,0), ACTIVE=4, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 38, cta: 3 initialized @(30004,0), ACTIVE=4, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 39, cta: 3 initialized @(30004,0), ACTIVE=4, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(89,0,0) tid=(76,0,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(101,0,0) tid=(114,0,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(23,0,0) tid=(54,0,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(41,0,0) tid=(76,0,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(63,0,0) tid=(16,0,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(87,0,0) tid=(30,0,0)
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 18201089 (ipc=587.1) sim_rate=356884 (inst/sec) elapsed = 0:0:00:51 / Sat Sep  9 11:53:19 2017
gpu_sim_insn_1 = 16846016 (ipc=543.4, lat=) 
gpu_sim_insn_2 = 1355073 (ipc=43.7, lat=) 
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(33,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(124,0,0) tid=(51,0,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(9,0,0) tid=(93,0,0)
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 18512432 (ipc=587.7) sim_rate=356008 (inst/sec) elapsed = 0:0:00:52 / Sat Sep  9 11:53:20 2017
gpu_sim_insn_1 = 17157119 (ipc=544.7, lat=) 
gpu_sim_insn_2 = 1355313 (ipc=43.0, lat=) 
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(5,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(88,0,0) tid=(57,0,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(41,0,0) tid=(117,0,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 18809362 (ipc=587.8) sim_rate=354893 (inst/sec) elapsed = 0:0:00:53 / Sat Sep  9 11:53:21 2017
gpu_sim_insn_1 = 17453892 (ipc=545.5, lat=) 
gpu_sim_insn_2 = 1355470 (ipc=42.4, lat=) 
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(110,0,0) tid=(41,0,0)
GPGPU-Sim uArch: Shader 30 finished CTA #0 (32195,0), 0 CTAs running
GPGPU-Sim uArch: Shader 30 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z15BlackScholesGPUPfS_S_S_S_ffi'
GPGPU-Sim uArch: Shader: 30, cta: 0 initialized @(32196,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 30, cta: 1 initialized @(32197,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 30, cta: 2 initialized @(32198,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 30, cta: 3 initialized @(32199,0), ACTIVE=4, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(35,0,0) tid=(26,0,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(63,0,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 36 finished CTA #0 (32418,0), 0 CTAs running
GPGPU-Sim uArch: Shader 36 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z15BlackScholesGPUPfS_S_S_S_ffi'
GPGPU-Sim uArch: Shader: 36, cta: 0 initialized @(32419,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 36, cta: 1 initialized @(32420,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 36, cta: 2 initialized @(32421,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 36, cta: 3 initialized @(32422,0), ACTIVE=4, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 34 finished CTA #2 (32468,0), 0 CTAs running
GPGPU-Sim uArch: Shader 34 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z15BlackScholesGPUPfS_S_S_S_ffi'
GPGPU-Sim uArch: Shader: 34, cta: 0 initialized @(32469,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 34, cta: 1 initialized @(32470,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 34, cta: 2 initialized @(32471,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 34, cta: 3 initialized @(32472,0), ACTIVE=4, KERNEL=1, STREAM=1
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 19118981 (ipc=588.3) sim_rate=354055 (inst/sec) elapsed = 0:0:00:54 / Sat Sep  9 11:53:22 2017
gpu_sim_insn_1 = 17763263 (ipc=546.6, lat=) 
gpu_sim_insn_2 = 1355718 (ipc=41.7, lat=) 
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(18,0,0) tid=(118,0,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(88,0,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 50 finished CTA #0 (32903,0), 0 CTAs running
GPGPU-Sim uArch: Shader 50 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 47 finished CTA #1 (32906,0), 0 CTAs running
GPGPU-Sim uArch: Shader 47 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(43,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 31 finished CTA #0 (32971,0), 0 CTAs running
GPGPU-Sim uArch: Shader 31 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z15BlackScholesGPUPfS_S_S_S_ffi'
GPGPU-Sim uArch: Shader: 31, cta: 0 initialized @(32972,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 31, cta: 1 initialized @(32973,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 31, cta: 2 initialized @(32974,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 31, cta: 3 initialized @(32975,0), ACTIVE=4, KERNEL=1, STREAM=1
GPGPU-Sim uArch: cycles simulated: 33000  inst.: 19407499 (ipc=588.1) sim_rate=352863 (inst/sec) elapsed = 0:0:00:55 / Sat Sep  9 11:53:23 2017
gpu_sim_insn_1 = 18051539 (ipc=547.0, lat=) 
gpu_sim_insn_2 = 1355960 (ipc=41.1, lat=) 
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(129,0,0) tid=(81,0,0)
GPGPU-Sim uArch: Shader 35 finished CTA #1 (33176,0), 0 CTAs running
GPGPU-Sim uArch: Shader 35 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z15BlackScholesGPUPfS_S_S_S_ffi'
GPGPU-Sim uArch: Shader: 35, cta: 0 initialized @(33177,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 35, cta: 1 initialized @(33178,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 35, cta: 2 initialized @(33179,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 35, cta: 3 initialized @(33180,0), ACTIVE=4, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 41 finished CTA #0 (33181,0), 0 CTAs running
GPGPU-Sim uArch: Shader 41 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(24,0,0) tid=(81,0,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(48,0,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 40 finished CTA #1 (33514,0), 0 CTAs running
GPGPU-Sim uArch: Shader 40 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(50,0,0) tid=(4,0,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(126,0,0) tid=(37,0,0)
GPGPU-Sim uArch: Shader 42 finished CTA #2 (33778,0), 0 CTAs running
GPGPU-Sim uArch: Shader 42 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(115,0,0) tid=(67,0,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(46,0,0) tid=(30,0,0)
GPGPU-Sim uArch: cycles simulated: 34000  inst.: 20050121 (ipc=589.7) sim_rate=358037 (inst/sec) elapsed = 0:0:00:56 / Sat Sep  9 11:53:24 2017
gpu_sim_insn_1 = 18694067 (ipc=549.8, lat=) 
gpu_sim_insn_2 = 1356054 (ipc=39.9, lat=) 
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(88,0,0) tid=(69,0,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(17,0,0) tid=(57,0,0)
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 20339372 (ipc=589.5) sim_rate=356831 (inst/sec) elapsed = 0:0:00:57 / Sat Sep  9 11:53:25 2017
gpu_sim_insn_1 = 18983219 (ipc=550.3, lat=) 
gpu_sim_insn_2 = 1356153 (ipc=39.3, lat=) 
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(117,0,0) tid=(121,0,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(134,0,0) tid=(52,0,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(88,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 52 finished CTA #0 (34983,0), 0 CTAs running
GPGPU-Sim uArch: Shader 52 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(101,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 35000  inst.: 20657381 (ipc=590.2) sim_rate=356161 (inst/sec) elapsed = 0:0:00:58 / Sat Sep  9 11:53:26 2017
gpu_sim_insn_1 = 19301203 (ipc=551.5, lat=) 
gpu_sim_insn_2 = 1356178 (ipc=38.8, lat=) 
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(68,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(56,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(4,0,0) tid=(114,0,0)
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 20988157 (ipc=591.2) sim_rate=355731 (inst/sec) elapsed = 0:0:00:59 / Sat Sep  9 11:53:27 2017
gpu_sim_insn_1 = 19631955 (ipc=553.0, lat=) 
gpu_sim_insn_2 = 1356202 (ipc=38.2, lat=) 
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(43,0,0) tid=(101,0,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(135,0,0) tid=(37,0,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(61,0,0) tid=(112,0,0)
GPGPU-Sim uArch: cycles simulated: 36000  inst.: 21314418 (ipc=592.1) sim_rate=355240 (inst/sec) elapsed = 0:0:01:00 / Sat Sep  9 11:53:28 2017
gpu_sim_insn_1 = 19958163 (ipc=554.4, lat=) 
gpu_sim_insn_2 = 1356255 (ipc=37.7, lat=) 
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(151,0,0) tid=(80,0,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(14,0,0) tid=(112,0,0)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(28,0,0) tid=(112,0,0)
GPGPU-Sim uArch: Shader 44 finished CTA #0 (36415,0), 0 CTAs running
GPGPU-Sim uArch: Shader 44 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 44.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i _Z15BlackScholesGPUPfS_S_S_S_ffi 
kernel_launch_uid = 4 1 
gpu_ipc_1 =     556.5211
gpu_ipc_2 =      37.2485
gpu_tot_sim_cycle_stream_1 = 36415
gpu_tot_sim_cycle_stream_2 = 36411
gpu_sim_insn_1 = 20265715
gpu_sim_insn_2 = 1356255
gpu_sim_cycle = 36416
gpu_sim_insn = 21621970
gpu_ipc =     593.7492
gpu_tot_sim_cycle = 36416
gpu_tot_sim_insn = 21621970
gpu_tot_ipc =     593.7492
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 182030
gpu_stall_icnt2sh    = 16584
gpu_total_sim_rate=360366

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 360911
	L1I_total_cache_misses = 9175
	L1I_total_cache_miss_rate = 0.0254
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 22743
L1D_cache:
	L1D_cache_core[0]: Access = 1034, Miss = 1034, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29183
	L1D_cache_core[1]: Access = 1109, Miss = 1109, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28819
	L1D_cache_core[2]: Access = 1046, Miss = 1046, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29747
	L1D_cache_core[3]: Access = 1158, Miss = 1158, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28939
	L1D_cache_core[4]: Access = 1085, Miss = 1085, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28851
	L1D_cache_core[5]: Access = 1010, Miss = 1010, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31102
	L1D_cache_core[6]: Access = 1007, Miss = 1007, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29953
	L1D_cache_core[7]: Access = 1078, Miss = 1078, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28783
	L1D_cache_core[8]: Access = 1033, Miss = 1033, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29437
	L1D_cache_core[9]: Access = 1030, Miss = 1030, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30021
	L1D_cache_core[10]: Access = 1163, Miss = 1163, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29102
	L1D_cache_core[11]: Access = 1041, Miss = 1041, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28921
	L1D_cache_core[12]: Access = 1082, Miss = 1082, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28973
	L1D_cache_core[13]: Access = 1106, Miss = 1106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30662
	L1D_cache_core[14]: Access = 1041, Miss = 1041, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29242
	L1D_cache_core[15]: Access = 1165, Miss = 1165, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29068
	L1D_cache_core[16]: Access = 989, Miss = 989, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30510
	L1D_cache_core[17]: Access = 1046, Miss = 1046, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29471
	L1D_cache_core[18]: Access = 1149, Miss = 1149, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28359
	L1D_cache_core[19]: Access = 1089, Miss = 1089, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28590
	L1D_cache_core[20]: Access = 1029, Miss = 1029, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30253
	L1D_cache_core[21]: Access = 956, Miss = 956, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30991
	L1D_cache_core[22]: Access = 1086, Miss = 1086, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29858
	L1D_cache_core[23]: Access = 1033, Miss = 1033, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29914
	L1D_cache_core[24]: Access = 1024, Miss = 1024, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30188
	L1D_cache_core[25]: Access = 1028, Miss = 1028, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29942
	L1D_cache_core[26]: Access = 1028, Miss = 1028, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29427
	L1D_cache_core[27]: Access = 1100, Miss = 1100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28107
	L1D_cache_core[28]: Access = 1028, Miss = 1028, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30966
	L1D_cache_core[29]: Access = 1025, Miss = 1025, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30069
	L1D_cache_core[30]: Access = 298, Miss = 134, Miss_rate = 0.450, Pending_hits = 96, Reservation_fails = 1186
	L1D_cache_core[31]: Access = 344, Miss = 163, Miss_rate = 0.474, Pending_hits = 60, Reservation_fails = 846
	L1D_cache_core[32]: Access = 164, Miss = 79, Miss_rate = 0.482, Pending_hits = 84, Reservation_fails = 781
	L1D_cache_core[33]: Access = 148, Miss = 75, Miss_rate = 0.507, Pending_hits = 72, Reservation_fails = 1113
	L1D_cache_core[34]: Access = 298, Miss = 132, Miss_rate = 0.443, Pending_hits = 96, Reservation_fails = 1121
	L1D_cache_core[35]: Access = 266, Miss = 125, Miss_rate = 0.470, Pending_hits = 72, Reservation_fails = 924
	L1D_cache_core[36]: Access = 263, Miss = 124, Miss_rate = 0.471, Pending_hits = 72, Reservation_fails = 819
	L1D_cache_core[37]: Access = 132, Miss = 71, Miss_rate = 0.538, Pending_hits = 60, Reservation_fails = 1613
	L1D_cache_core[38]: Access = 180, Miss = 83, Miss_rate = 0.461, Pending_hits = 96, Reservation_fails = 1263
	L1D_cache_core[39]: Access = 128, Miss = 68, Miss_rate = 0.531, Pending_hits = 60, Reservation_fails = 1140
	L1D_cache_core[40]: Access = 234, Miss = 81, Miss_rate = 0.346, Pending_hits = 84, Reservation_fails = 0
	L1D_cache_core[41]: Access = 204, Miss = 72, Miss_rate = 0.353, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[42]: Access = 247, Miss = 86, Miss_rate = 0.348, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[43]: Access = 100, Miss = 26, Miss_rate = 0.260, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[44]: Access = 222, Miss = 80, Miss_rate = 0.360, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[45]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[46]: Access = 132, Miss = 35, Miss_rate = 0.265, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[47]: Access = 404, Miss = 163, Miss_rate = 0.403, Pending_hits = 61, Reservation_fails = 0
	L1D_cache_core[48]: Access = 112, Miss = 28, Miss_rate = 0.250, Pending_hits = 84, Reservation_fails = 0
	L1D_cache_core[49]: Access = 108, Miss = 32, Miss_rate = 0.296, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[50]: Access = 243, Miss = 81, Miss_rate = 0.333, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[51]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[52]: Access = 323, Miss = 121, Miss_rate = 0.375, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[53]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[54]: Access = 136, Miss = 38, Miss_rate = 0.279, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[55]: Access = 72, Miss = 18, Miss_rate = 0.250, Pending_hits = 54, Reservation_fails = 0
	L1D_cache_core[56]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[57]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[58]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[59]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_total_cache_accesses = 37164
	L1D_total_cache_misses = 33865
	L1D_total_cache_miss_rate = 0.9112
	L1D_total_cache_pending_hits = 2251
	L1D_total_cache_reservation_fails = 898254
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 11745
	L1C_total_cache_misses = 1360
	L1C_total_cache_miss_rate = 0.1158
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5502
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1008
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2251
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 21078
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 742490
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10385
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1360
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5502
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12787
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 155764
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 351736
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9175
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 22743
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1565, 1389, 1662, 1363, 1468, 1294, 1440, 1185, 1391, 1197, 1391, 1007, 1196, 906, 1177, 710, 
gpgpu_n_tot_thrd_icount = 21957472
gpgpu_n_tot_w_icount = 686171
gpgpu_n_stall_shd_mem = 903756
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 20951
gpgpu_n_mem_write_global = 12738
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 739126
gpgpu_n_store_insn = 392552
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 357209
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5502
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5502
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 898254
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1190936	W0_Idle:1877551	W0_Scoreboard:614329	W1:7055	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:680049
Warp Occupancy Distribution:
Stall:1160591	W0_Idle:94272	W0_Scoreboard:308645	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:621452
Warp Occupancy Distribution:
Stall:30345	W0_Idle:1783279	W0_Scoreboard:305684	W1:7055	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:58597
warp_utilization0: 0.157235
warp_utilization1: 0.284423
warp_utilization2: 0.030047
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 167608 {8:20951,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1676304 {40:584,136:12154,}
traffic_breakdown_coretomem[INST_ACC_R] = 4064 {8:508,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2793440 {136:20540,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 99688 {8:12461,}
traffic_breakdown_memtocore[INST_ACC_R] = 67864 {136:499,}
maxmrqlatency = 1167 
maxdqlatency = 0 
maxmflatency = 2712 
averagemflatency = 976 
averagemflatency_1 = 997 
averagemflatency_2 = 675 
averagemrqlatency_1 = 68 
averagemrqlatency_2 = 68 
max_icnt2mem_latency = 1679 
max_icnt2sh_latency = 36415 
mrq_lat_table:12964 	516 	1013 	1958 	4768 	7214 	8815 	6012 	1705 	263 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	67 	1904 	17131 	13912 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1424 	625 	1023 	2204 	4353 	12526 	11227 	659 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	12787 	7445 	353 	15 	0 	0 	0 	1 	2 	1431 	3131 	6580 	1315 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	6 	45 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        27        25        12        14        26        20        60        60        12        12        32        32        32        44        20        20 
dram[1]:        26        32        14        14        28        20        60        60        14         8        32        32        32        44        26        22 
dram[2]:        26        27        14        14        21        28        54        56        16        12        28        36        44        30        20        22 
dram[3]:        36        26        14        14        20        24        58        54        12        12        25        34        42        30        20        22 
dram[4]:        29        32        16        14        20        24        60        56        12        14        32        24        30        30        20        22 
dram[5]:        30        32        14        14        22        24        60        56        14        10        27        26        30        30        20        22 
maximum service time to same row:
dram[0]:      3785      1868      4567      4807      4175      2681      2725      2699      6227      5221      3429      3544      5286      3488      5088      4060 
dram[1]:      3680      3893      4183      2929      4181      2693      2659      2689      6451      4922      3373      3508      3623      3772      5109      4113 
dram[2]:      2710      3998      4176      4137      2731      2666      2782      2726      5620      5774      3414      3418      3660      3792      4509      4073 
dram[3]:      2296      4023      4411      3700      2748      2674      2760      2662      5644      5436      3329      3501      3483      3807      4441      4066 
dram[4]:      3609      4097      4767      2745      2707      2644      2684      2711      4810      5359      3519      2367      3643      3609      4339      4371 
dram[5]:      3564      4094      4482      3778      2721      2651      2698      2255      5044      5875      3503      3610      3640      3987      4307      4348 
average row accesses per activate:
dram[0]:  2.444954  2.647059  2.068965  2.028302  2.517413  2.439394  2.823864  2.867052  2.000000  2.116751  2.747191  2.457286  2.398876  2.547619  2.309091  2.452736 
dram[1]:  2.580488  2.343750  1.898230  1.934884  2.356097  2.388889  2.872093  2.494898  2.028571  1.760331  2.578947  2.376884  2.430233  2.376405  2.214912  2.198198 
dram[2]:  2.419643  2.694300  2.054726  2.023585  2.437811  2.390244  2.601064  2.821839  2.263441  2.112195  2.639785  2.563158  2.502959  2.320652  2.333333  2.456311 
dram[3]:  2.518868  2.320346  2.023923  1.972727  2.253456  2.238938  2.546392  2.593583  1.985849  1.911111  2.661202  2.359606  2.176166  2.209184  2.160870  2.152542 
dram[4]:  2.660099  2.531101  2.215054  1.967742  2.305556  2.379808  2.744318  2.556701  2.067961  2.111111  2.525773  2.702247  2.566265  2.324176  2.331753  2.342723 
dram[5]:  2.351695  2.626943  1.889908  1.910314  2.220721  2.268518  2.550265  2.567708  1.958716  1.995283  2.459596  2.579787  2.294445  2.342391  2.149780  2.173913 
average row locality = 45236/19413 = 2.330191
average row locality_1 = 42940/18407 = 2.332808
average row locality_2 = 2296/1006 = 2.282306
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       391       394       312       317       360       343       355       347       312       307       354       353       311       309       377       368 
dram[1]:       387       384       315       309       344       340       353       345       310       312       355       343       306       310       374       365 
dram[2]:       393       380       306       315       355       350       348       349       308       314       354       354       307       310       366       375 
dram[3]:       388       390       311       317       349       356       351       347       308       313       351       349       306       311       371       378 
dram[4]:       393       388       305       311       355       349       346       350       312       304       358       349       311       307       371       370 
dram[5]:       401       373       309       311       353       349       347       350       315       305       356       348       304       310       368       369 
total reads: 32889
bank skew: 401/304 = 1.32
chip skew: 5510/5452 = 1.01
number of total write accesses:
dram[0]:       142       152       111       114       146       140       142       150       118       112       135       136       117       119       131       125 
dram[1]:       142       143       114       107       141       137       141       144       116       114       135       131       114       115       134       123 
dram[2]:       150       140       107       114       146       140       141       142       113       120       137       133       116       117       127       131 
dram[3]:       146       146       112       118       146       150       144       141       113       117       137       132       114       122       126       132 
dram[4]:       147       141       107       116       144       149       137       146       114       114       134       135       116       118       123       131 
dram[5]:       154       134       105       117       141       147       135       145       112       119       133       137       109       121       120       131 
total reads: 12443
bank skew: 154/105 = 1.47
chip skew: 2096/2051 = 1.02
average mf latency per bank:
dram[0]:        718       765       690       745       707       773       656       746       690       765       718       791       678       777       708       755
dram[1]:        738       676       733       670       721       660       697       632       732       684       767       692       718       704       731       688
dram[2]:        708       741       762       744       707       733       694       735       775       764       724       772       755       784       746       766
dram[3]:        652       654       664       660       651       675       613       635       678       673       682       693       633       655       650       675
dram[4]:        794       786       855       797       791       787       769       725       849       824       829       849       829       766       831       819
dram[5]:        631       634       628       602       625       617       606       614       663       613       667       676       645       622       648       629
maximum mf latency per bank:
dram[0]:       1852      2092      1691      1959      1801      2137      1897      2129      1702      1994      1823      2040      1958      2570      1749      2309
dram[1]:       2208      1927      2060      2131      1984      1946      2386      1943      1858      1944      2320      2011      2017      2465      2712      1982
dram[2]:       1974      1788      1818      1939      2139      2214      2029      2073      2143      1986      1785      1993      2031      2132      2047      2154
dram[3]:       2132      1748      1759      1770      1830      1748      1562      1936      1674      1756      1855      1979      1782      2167      1722      1841
dram[4]:       1855      2026      2137      1831      2048      1967      1917      2046      2142      1907      2309      2169      2109      1825      2176      2029
dram[5]:       1828      1982      1865      1923      1575      1746      1566      1860      1654      1631      1846      2099      1876      2018      1792      2012
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48068 n_nop=26729 n_act=3137 n_pre=3125 n_req=7586 n_req_1=1462 n_req_2=6124 n_req_3=0 n_rd=10984 n_write=4093 bw_util=0.6262 bw_util_1=0.1211 bw_util_2=0.5051 bw_util_3=0 blp=8.238489 blp_1= 9.937411 blp_2= 7.467332 blp_3= -nan
 n_activity=44175 dram_eff=0.6813 dram_eff_1=0.1317 dram_eff_2=0.5496 dram_eff_3=0
bk0: 782a 26197i bk1: 780a 24586i bk2: 618a 26903i bk3: 630a 26186i bk4: 720a 24291i bk5: 684a 23964i bk6: 710a 24163i bk7: 692a 22108i bk8: 620a 27303i bk9: 610a 28334i bk10: 706a 26891i bk11: 706a 25191i bk12: 620a 27834i bk13: 618a 26290i bk14: 754a 24516i bk15: 734a 22719i 
bw_dist = 0.121	0.505	0.000	0.293	0.081
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.187
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48068 n_nop=26635 n_act=3279 n_pre=3265 n_req=7491 n_req_1=1443 n_req_2=6048 n_req_3=0 n_rd=10861 n_write=4028 bw_util=0.6185 bw_util_1=0.1195 bw_util_2=0.499 bw_util_3=0 blp=8.065174 blp_1= 9.725823 blp_2= 7.404354 blp_3= -nan
 n_activity=44256 dram_eff=0.6718 dram_eff_1=0.1298 dram_eff_2=0.542 dram_eff_3=0
bk0: 774a 26024i bk1: 766a 23910i bk2: 628a 26701i bk3: 616a 27686i bk4: 685a 24963i bk5: 672a 24556i bk6: 704a 24765i bk7: 688a 23930i bk8: 618a 28358i bk9: 624a 26924i bk10: 710a 26084i bk11: 682a 26906i bk12: 608a 28524i bk13: 614a 27739i bk14: 742a 23521i bk15: 730a 23589i 
bw_dist = 0.119	0.499	0.000	0.302	0.079
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0929
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48068 n_nop=26812 n_act=3133 n_pre=3118 n_req=7545 n_req_1=1408 n_req_2=6137 n_req_3=0 n_rd=10937 n_write=4068 bw_util=0.6232 bw_util_1=0.117 bw_util_2=0.5062 bw_util_3=0 blp=8.080708 blp_1= 9.121974 blp_2= 7.436321 blp_3= -nan
 n_activity=44156 dram_eff=0.6785 dram_eff_1=0.1274 dram_eff_2=0.5511 dram_eff_3=0
bk0: 784a 25057i bk1: 760a 24875i bk2: 612a 27508i bk3: 630a 27469i bk4: 694a 24976i bk5: 700a 25141i bk6: 694a 24547i bk7: 698a 23576i bk8: 615a 28235i bk9: 624a 27630i bk10: 708a 27477i bk11: 708a 26102i bk12: 614a 27791i bk13: 620a 25957i bk14: 726a 24196i bk15: 750a 23315i 
bw_dist = 0.117	0.506	0.000	0.295	0.081
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2588
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48068 n_nop=26288 n_act=3373 n_pre=3358 n_req=7576 n_req_1=1446 n_req_2=6130 n_req_3=0 n_rd=10952 n_write=4097 bw_util=0.6248 bw_util_1=0.12 bw_util_2=0.5049 bw_util_3=0 blp=8.431728 blp_1= 9.976030 blp_2= 7.647670 blp_3= -nan
 n_activity=44231 dram_eff=0.679 dram_eff_1=0.1304 dram_eff_2=0.5487 dram_eff_3=0
bk0: 776a 24914i bk1: 778a 23483i bk2: 622a 26999i bk3: 632a 25625i bk4: 688a 23603i bk5: 712a 21910i bk6: 698a 23770i bk7: 688a 22997i bk8: 616a 27845i bk9: 626a 27507i bk10: 700a 26070i bk11: 694a 25945i bk12: 610a 27124i bk13: 622a 26236i bk14: 740a 22466i bk15: 750a 21775i 
bw_dist = 0.120	0.505	0.000	0.295	0.080
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1236
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48068 n_nop=26800 n_act=3155 n_pre=3141 n_req=7541 n_req_1=1445 n_req_2=6096 n_req_3=0 n_rd=10930 n_write=4042 bw_util=0.6221 bw_util_1=0.1203 bw_util_2=0.5018 bw_util_3=0 blp=8.080793 blp_1= 9.591687 blp_2= 7.260684 blp_3= -nan
 n_activity=44163 dram_eff=0.6771 dram_eff_1=0.1309 dram_eff_2=0.5462 dram_eff_3=0
bk0: 786a 25439i bk1: 776a 24601i bk2: 610a 28043i bk3: 622a 26776i bk4: 708a 24123i bk5: 694a 23278i bk6: 692a 25555i bk7: 700a 23008i bk8: 624a 28209i bk9: 608a 28264i bk10: 712a 27075i bk11: 694a 27034i bk12: 620a 27788i bk13: 610a 27456i bk14: 738a 25017i bk15: 736a 22457i 
bw_dist = 0.120	0.502	0.000	0.297	0.081
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2003
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48068 n_nop=26497 n_act=3326 n_pre=3310 n_req=7514 n_req_1=1454 n_req_2=6060 n_req_3=0 n_rd=10906 n_write=4029 bw_util=0.6202 bw_util_1=0.1209 bw_util_2=0.4994 bw_util_3=0 blp=8.132150 blp_1= 9.877553 blp_2= 7.283021 blp_3= -nan
 n_activity=44182 dram_eff=0.6748 dram_eff_1=0.1315 dram_eff_2=0.5433 dram_eff_3=0
bk0: 802a 24439i bk1: 746a 26571i bk2: 614a 28324i bk3: 620a 26338i bk4: 704a 23899i bk5: 688a 23704i bk6: 694a 25030i bk7: 696a 24217i bk8: 630a 28366i bk9: 608a 27116i bk10: 708a 26707i bk11: 694a 25872i bk12: 608a 28173i bk13: 620a 26229i bk14: 736a 24136i bk15: 738a 22559i 
bw_dist = 0.121	0.499	0.000	0.299	0.081
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.5805

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2900, Miss = 2793, Miss_rate = 0.963, Pending_hits = 14, Reservation_fails = 6035
L2_cache_bank[1]: Access = 2871, Miss = 2757, Miss_rate = 0.960, Pending_hits = 12, Reservation_fails = 7059
L2_cache_bank[2]: Access = 2825, Miss = 2763, Miss_rate = 0.978, Pending_hits = 10, Reservation_fails = 5705
L2_cache_bank[3]: Access = 2820, Miss = 2726, Miss_rate = 0.967, Pending_hits = 10, Reservation_fails = 4140
L2_cache_bank[4]: Access = 2817, Miss = 2753, Miss_rate = 0.977, Pending_hits = 3, Reservation_fails = 4537
L2_cache_bank[5]: Access = 2855, Miss = 2761, Miss_rate = 0.967, Pending_hits = 13, Reservation_fails = 5179
L2_cache_bank[6]: Access = 2768, Miss = 2753, Miss_rate = 0.995, Pending_hits = 4, Reservation_fails = 2835
L2_cache_bank[7]: Access = 2855, Miss = 2773, Miss_rate = 0.971, Pending_hits = 8, Reservation_fails = 4269
L2_cache_bank[8]: Access = 2790, Miss = 2771, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 3195
L2_cache_bank[9]: Access = 2769, Miss = 2747, Miss_rate = 0.992, Pending_hits = 3, Reservation_fails = 3238
L2_cache_bank[10]: Access = 2830, Miss = 2771, Miss_rate = 0.979, Pending_hits = 8, Reservation_fails = 5796
L2_cache_bank[11]: Access = 2781, Miss = 2736, Miss_rate = 0.984, Pending_hits = 5, Reservation_fails = 6399
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2900, Miss = 2793 (0.963), PendingHit = 14 (0.00483)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2871, Miss = 2757 (0.96), PendingHit = 12 (0.00418)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2825, Miss = 2763 (0.978), PendingHit = 10 (0.00354)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2820, Miss = 2726 (0.967), PendingHit = 10 (0.00355)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2817, Miss = 2753 (0.977), PendingHit = 3 (0.00106)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2855, Miss = 2761 (0.967), PendingHit = 13 (0.00455)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2768, Miss = 2753 (0.995), PendingHit = 4 (0.00145)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2855, Miss = 2773 (0.971), PendingHit = 8 (0.0028)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2790, Miss = 2771 (0.993), PendingHit = 0 (0)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2769, Miss = 2747 (0.992), PendingHit = 3 (0.00108)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2830, Miss = 2771 (0.979), PendingHit = 8 (0.00283)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2781, Miss = 2736 (0.984), PendingHit = 5 (0.0018)
L2 Cache Total Miss Rate = 0.977
Stream 1: L2 Cache Miss Rate = 0.991
Stream 2: L2 Cache Miss Rate = 0.795
Stream 1: Accesses  = 31515
Stream 1: Misses  = 31224
Stream 2: Accesses  = 2366
Stream 2: Misses  = 1880
Stream 1+2: Accesses  = 33881
Stream 1+2: Misses  = 33104
Total Accesses  = 33881
MPKI-CORES
CORE_L2MPKI_0	1.572
CORE_L2MPKI_1	1.590
CORE_L2MPKI_2	1.572
CORE_L2MPKI_3	1.570
CORE_L2MPKI_4	1.570
CORE_L2MPKI_5	1.566
CORE_L2MPKI_6	1.565
CORE_L2MPKI_7	1.583
CORE_L2MPKI_8	1.547
CORE_L2MPKI_9	1.576
CORE_L2MPKI_10	1.566
CORE_L2MPKI_11	1.568
CORE_L2MPKI_12	1.570
CORE_L2MPKI_13	1.561
CORE_L2MPKI_14	1.566
CORE_L2MPKI_15	1.574
CORE_L2MPKI_16	1.552
CORE_L2MPKI_17	1.574
CORE_L2MPKI_18	1.582
CORE_L2MPKI_19	1.573
CORE_L2MPKI_20	1.585
CORE_L2MPKI_21	1.573
CORE_L2MPKI_22	1.587
CORE_L2MPKI_23	1.584
CORE_L2MPKI_24	1.571
CORE_L2MPKI_25	1.617
CORE_L2MPKI_26	1.578
CORE_L2MPKI_27	1.570
CORE_L2MPKI_28	1.564
CORE_L2MPKI_29	1.577
CORE_L2MPKI_30	1.217
CORE_L2MPKI_31	2.228
CORE_L2MPKI_32	0.833
CORE_L2MPKI_33	0.821
CORE_L2MPKI_34	1.292
CORE_L2MPKI_35	1.466
CORE_L2MPKI_36	1.277
CORE_L2MPKI_37	0.847
CORE_L2MPKI_38	0.798
CORE_L2MPKI_39	0.840
CORE_L2MPKI_40	1.363
CORE_L2MPKI_41	1.383
CORE_L2MPKI_42	1.316
CORE_L2MPKI_43	0.604
CORE_L2MPKI_44	1.450
CORE_L2MPKI_45	0.558
CORE_L2MPKI_46	0.593
CORE_L2MPKI_47	3.378
CORE_L2MPKI_48	0.558
CORE_L2MPKI_49	0.650
CORE_L2MPKI_50	1.299
CORE_L2MPKI_51	0.558
CORE_L2MPKI_52	2.236
CORE_L2MPKI_53	0.558
CORE_L2MPKI_54	0.558
CORE_L2MPKI_55	0.525
CORE_L2MPKI_56	0.558
CORE_L2MPKI_57	0.531
CORE_L2MPKI_58	0.558
CORE_L2MPKI_59	0.558
Avg_MPKI_Stream1= 1.573
Avg_MPKI_Stream2= 1.047
MISSES-CORES
CORE_MISSES_0	1021
CORE_MISSES_1	1086
CORE_MISSES_2	1036
CORE_MISSES_3	1136
CORE_MISSES_4	1061
CORE_MISSES_5	983
CORE_MISSES_6	991
CORE_MISSES_7	1064
CORE_MISSES_8	1017
CORE_MISSES_9	1014
CORE_MISSES_10	1140
CORE_MISSES_11	1017
CORE_MISSES_12	1062
CORE_MISSES_13	1079
CORE_MISSES_14	1021
CORE_MISSES_15	1144
CORE_MISSES_16	972
CORE_MISSES_17	1020
CORE_MISSES_18	1120
CORE_MISSES_19	1075
CORE_MISSES_20	1007
CORE_MISSES_21	941
CORE_MISSES_22	1067
CORE_MISSES_23	1020
CORE_MISSES_24	998
CORE_MISSES_25	1017
CORE_MISSES_26	1014
CORE_MISSES_27	1087
CORE_MISSES_28	1006
CORE_MISSES_29	1008
CORE_MISSES_30	122
CORE_MISSES_31	155
CORE_MISSES_32	81
CORE_MISSES_33	75
CORE_MISSES_34	119
CORE_MISSES_35	111
CORE_MISSES_36	108
CORE_MISSES_37	70
CORE_MISSES_38	84
CORE_MISSES_39	70
CORE_MISSES_40	69
CORE_MISSES_41	60
CORE_MISSES_42	76
CORE_MISSES_43	26
CORE_MISSES_44	63
CORE_MISSES_45	20
CORE_MISSES_46	34
CORE_MISSES_47	125
CORE_MISSES_48	28
CORE_MISSES_49	28
CORE_MISSES_50	75
CORE_MISSES_51	24
CORE_MISSES_52	98
CORE_MISSES_53	20
CORE_MISSES_54	32
CORE_MISSES_55	18
CORE_MISSES_56	24
CORE_MISSES_57	25
CORE_MISSES_58	24
CORE_MISSES_59	16
L2_MISSES = 33104
L2_total_cache_accesses = 33881
L2_total_cache_misses = 33104
L2_total_cache_miss_rate = 0.9771
L2_total_cache_pending_hits = 90
L2_total_cache_reservation_fails = 58387
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 81
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 20638
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 36659
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 53
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 146
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12436
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 19329
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 407
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 64
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 28
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2279
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=117836
icnt_total_pkts_simt_to_mem=83457
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 108.215
	minimum = 6
	maximum = 1502
Network latency average = 68.4124
	minimum = 6
	maximum = 1242
Slowest packet = 4998
Flit latency average = 48.1327
	minimum = 6
	maximum = 1242
Slowest flit = 16283
Fragmentation average = 0.855032
	minimum = 0
	maximum = 577
Injected packet rate average = 0.0258422
	minimum = 0.00060413 (at node 55)
	maximum = 0.0788664 (at node 60)
Accepted packet rate average = 0.0257907
	minimum = 0.00060413 (at node 55)
	maximum = 0.0801571 (at node 60)
Injected flit rate average = 0.0766993
	minimum = 0.00060413 (at node 55)
	maximum = 0.276911 (at node 60)
Accepted flit rate average= 0.0765903
	minimum = 0.00296573 (at node 55)
	maximum = 0.193267 (at node 60)
Injected packet length average = 2.96799
Accepted packet length average = 2.96968
Total in-flight flits = 509 (509 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 103.66 (3 samples)
	minimum = 6 (3 samples)
	maximum = 1502 (3 samples)
Network latency average = 66.0292 (3 samples)
	minimum = 6 (3 samples)
	maximum = 1242 (3 samples)
Flit latency average = 45.958 (3 samples)
	minimum = 6 (3 samples)
	maximum = 1242 (3 samples)
Fragmentation average = 0.778029 (3 samples)
	minimum = 0 (3 samples)
	maximum = 577 (3 samples)
Injected packet rate average = 0.0241356 (3 samples)
	minimum = 0.000487669 (3 samples)
	maximum = 0.0746926 (3 samples)
Accepted packet rate average = 0.0240475 (3 samples)
	minimum = 0.000487669 (3 samples)
	maximum = 0.076548 (3 samples)
Injected flit rate average = 0.0718095 (3 samples)
	minimum = 0.000487669 (3 samples)
	maximum = 0.265844 (3 samples)
Accepted flit rate average = 0.0716145 (3 samples)
	minimum = 0.00238425 (3 samples)
	maximum = 0.180186 (3 samples)
Injected packet size average = 2.97526 (3 samples)
Accepted packet size average = 2.97805 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 40 bind to kernel 5 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader: 40, cta: 0 initialized @(36417,0), ACTIVE=1, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader 42 bind to kernel 5 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader: 42, cta: 0 initialized @(36417,0), ACTIVE=1, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader 44 bind to kernel 5 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader: 44, cta: 0 initialized @(36417,0), ACTIVE=1, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader 46 bind to kernel 5 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader: 46, cta: 0 initialized @(36417,0), ACTIVE=1, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader 48 bind to kernel 5 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader: 48, cta: 0 initialized @(36417,0), ACTIVE=1, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader 50 bind to kernel 5 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader: 50, cta: 0 initialized @(36417,0), ACTIVE=1, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader 52 bind to kernel 5 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader: 52, cta: 0 initialized @(36417,0), ACTIVE=1, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader 54 bind to kernel 5 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader: 54, cta: 0 initialized @(36417,0), ACTIVE=1, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader 56 bind to kernel 5 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader: 56, cta: 0 initialized @(36417,0), ACTIVE=1, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader 58 bind to kernel 5 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader: 58, cta: 0 initialized @(36417,0), ACTIVE=1, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader 59 bind to kernel 5 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader: 59, cta: 0 initialized @(36418,0), ACTIVE=1, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader: 40, cta: 1 initialized @(36418,0), ACTIVE=2, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader: 42, cta: 1 initialized @(36418,0), ACTIVE=2, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader 43 bind to kernel 5 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader: 43, cta: 0 initialized @(36418,0), ACTIVE=1, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader: 44, cta: 1 initialized @(36418,0), ACTIVE=2, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader: 46, cta: 1 initialized @(36418,0), ACTIVE=2, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader 47 bind to kernel 5 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader: 47, cta: 0 initialized @(36418,0), ACTIVE=1, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader: 48, cta: 1 initialized @(36418,0), ACTIVE=2, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader: 50, cta: 1 initialized @(36418,0), ACTIVE=2, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader 51 bind to kernel 5 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader: 51, cta: 0 initialized @(36418,0), ACTIVE=1, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader: 52, cta: 1 initialized @(36418,0), ACTIVE=2, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader: 54, cta: 1 initialized @(36418,0), ACTIVE=2, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader 55 bind to kernel 5 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader: 55, cta: 0 initialized @(36418,0), ACTIVE=1, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader: 56, cta: 1 initialized @(36418,0), ACTIVE=2, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader: 58, cta: 1 initialized @(36418,0), ACTIVE=2, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader: 59, cta: 1 initialized @(36419,0), ACTIVE=2, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader: 40, cta: 2 initialized @(36419,0), ACTIVE=3, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader 41 bind to kernel 5 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader: 41, cta: 0 initialized @(36419,0), ACTIVE=1, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader: 42, cta: 2 initialized @(36419,0), ACTIVE=3, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader: 43, cta: 1 initialized @(36419,0), ACTIVE=2, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader: 44, cta: 2 initialized @(36419,0), ACTIVE=3, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader: 46, cta: 2 initialized @(36419,0), ACTIVE=3, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader: 47, cta: 1 initialized @(36419,0), ACTIVE=2, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader: 48, cta: 2 initialized @(36419,0), ACTIVE=3, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader 49 bind to kernel 5 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader: 49, cta: 0 initialized @(36419,0), ACTIVE=1, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader: 50, cta: 2 initialized @(36419,0), ACTIVE=3, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader: 51, cta: 1 initialized @(36419,0), ACTIVE=2, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader: 52, cta: 2 initialized @(36419,0), ACTIVE=3, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader: 54, cta: 2 initialized @(36419,0), ACTIVE=3, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader: 55, cta: 1 initialized @(36419,0), ACTIVE=2, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader: 56, cta: 2 initialized @(36419,0), ACTIVE=3, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader 57 bind to kernel 5 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader: 57, cta: 0 initialized @(36419,0), ACTIVE=1, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader: 58, cta: 2 initialized @(36419,0), ACTIVE=3, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader: 59, cta: 2 initialized @(36420,0), ACTIVE=3, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader: 41, cta: 1 initialized @(36420,0), ACTIVE=2, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader: 43, cta: 2 initialized @(36420,0), ACTIVE=3, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader: 47, cta: 2 initialized @(36420,0), ACTIVE=3, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader: 49, cta: 1 initialized @(36420,0), ACTIVE=2, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader: 51, cta: 2 initialized @(36420,0), ACTIVE=3, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader 53 bind to kernel 5 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader: 53, cta: 0 initialized @(36420,0), ACTIVE=1, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader: 55, cta: 2 initialized @(36420,0), ACTIVE=3, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader: 57, cta: 1 initialized @(36420,0), ACTIVE=2, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader: 41, cta: 2 initialized @(36421,0), ACTIVE=3, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader: 49, cta: 2 initialized @(36421,0), ACTIVE=3, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader: 53, cta: 1 initialized @(36421,0), ACTIVE=2, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader: 57, cta: 2 initialized @(36421,0), ACTIVE=3, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader 45 bind to kernel 5 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader: 45, cta: 0 initialized @(36422,0), ACTIVE=1, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader: 53, cta: 2 initialized @(36422,0), ACTIVE=3, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader: 45, cta: 1 initialized @(36423,0), ACTIVE=2, KERNEL=5, STREAM=2
GPGPU-Sim uArch: Shader: 45, cta: 2 initialized @(36424,0), ACTIVE=3, KERNEL=5, STREAM=2
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(2,0,0) tid=(464,0,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(114,0,0) tid=(112,0,0)
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 21756178 (ipc=596.1) sim_rate=356658 (inst/sec) elapsed = 0:0:01:01 / Sat Sep  9 11:53:29 2017
gpu_sim_insn_1 = 20328691 (ipc=557.0, lat=) 
gpu_sim_insn_2 = 1427487 (ipc=39.1, lat=) 
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(2,0,0) tid=(240,0,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(36,0,0) tid=(368,0,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(37,0,0) tid=(48,0,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(7,0,0) tid=(80,0,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(127,0,0) tid=(24,0,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(107,0,0) tid=(81,0,0)
GPGPU-Sim uArch: cycles simulated: 37000  inst.: 22362681 (ipc=604.4) sim_rate=360688 (inst/sec) elapsed = 0:0:01:02 / Sat Sep  9 11:53:30 2017
gpu_sim_insn_1 = 20670163 (ipc=558.7, lat=) 
gpu_sim_insn_2 = 1692518 (ipc=45.7, lat=) 
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(7,0,0) tid=(113,0,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(24,0,0) tid=(115,0,0)
GPGPU-Sim uArch: Shader 52 finished CTA #0 (37233,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 52, cta: 0 initialized @(37234,0), ACTIVE=3, KERNEL=5, STREAM=2
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(107,0,0) tid=(60,0,0)
GPGPU-Sim uArch: Shader 57 finished CTA #2 (37399,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 57, cta: 2 initialized @(37400,0), ACTIVE=3, KERNEL=5, STREAM=2
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(59,0,0) tid=(118,0,0)
GPGPU-Sim uArch: Shader 45 finished CTA #1 (37494,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 45, cta: 1 initialized @(37495,0), ACTIVE=3, KERNEL=5, STREAM=2
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 22735775 (ipc=606.3) sim_rate=360885 (inst/sec) elapsed = 0:0:01:03 / Sat Sep  9 11:53:31 2017
gpu_sim_insn_1 = 20967027 (ipc=559.1, lat=) 
gpu_sim_insn_2 = 1768748 (ipc=47.2, lat=) 
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(5,0,0) tid=(21,0,0)
GPGPU-Sim uArch: Shader 50 finished CTA #0 (37649,0), 2 CTAs running
GPGPU-Sim uArch: Shader 43 finished CTA #1 (37655,0), 2 CTAs running
GPGPU-Sim uArch: Shader 57 finished CTA #0 (37770,0), 2 CTAs running
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(104,0,0) tid=(52,0,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(36,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 38000  inst.: 23052345 (ipc=606.6) sim_rate=360192 (inst/sec) elapsed = 0:0:01:04 / Sat Sep  9 11:53:32 2017
gpu_sim_insn_1 = 21268595 (ipc=559.7, lat=) 
gpu_sim_insn_2 = 1783750 (ipc=46.9, lat=) 
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(70,0,0) tid=(113,0,0)
GPGPU-Sim uArch: Shader 45 finished CTA #2 (38339,0), 2 CTAs running
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(21,0,0) tid=(74,0,0)
GPGPU-Sim uArch: Shader 43 finished CTA #0 (38418,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 23268430 (ipc=604.4) sim_rate=357975 (inst/sec) elapsed = 0:0:01:05 / Sat Sep  9 11:53:33 2017
gpu_sim_insn_1 = 21478803 (ipc=557.9, lat=) 
gpu_sim_insn_2 = 1789627 (ipc=46.5, lat=) 
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(88,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(89,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 23465170 (ipc=601.7) sim_rate=355532 (inst/sec) elapsed = 0:0:01:06 / Sat Sep  9 11:53:34 2017
gpu_sim_insn_1 = 21670835 (ipc=555.7, lat=) 
gpu_sim_insn_2 = 1794335 (ipc=46.0, lat=) 
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(145,0,0) tid=(24,0,0)
GPGPU-Sim uArch: Shader 50 finished CTA #1 (39301,0), 1 CTAs running
GPGPU-Sim uArch: Shader 57 finished CTA #1 (39304,0), 1 CTAs running
GPGPU-Sim uArch: Shader 58 finished CTA #0 (39306,0), 2 CTAs running
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(83,0,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 49 finished CTA #0 (39430,0), 2 CTAs running
GPGPU-Sim uArch: Shader 56 finished CTA #0 (39481,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 23680990 (ipc=599.5) sim_rate=353447 (inst/sec) elapsed = 0:0:01:07 / Sat Sep  9 11:53:35 2017
gpu_sim_insn_1 = 21881939 (ipc=554.0, lat=) 
gpu_sim_insn_2 = 1799051 (ipc=45.6, lat=) 
GPGPU-Sim uArch: Shader 45 finished CTA #0 (39516,0), 1 CTAs running
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(1,0,0) tid=(84,0,0)
GPGPU-Sim uArch: Shader 58 finished CTA #1 (39661,0), 1 CTAs running
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(12,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 54 finished CTA #0 (39848,0), 2 CTAs running
GPGPU-Sim uArch: Shader 48 finished CTA #0 (39889,0), 2 CTAs running
GPGPU-Sim uArch: Shader 51 finished CTA #2 (39927,0), 2 CTAs running
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(32,0,0) tid=(110,0,0)
GPGPU-Sim uArch: cycles simulated: 40000  inst.: 23927621 (ipc=598.2) sim_rate=351876 (inst/sec) elapsed = 0:0:01:08 / Sat Sep  9 11:53:36 2017
gpu_sim_insn_1 = 22123091 (ipc=553.1, lat=) 
gpu_sim_insn_2 = 1804530 (ipc=45.1, lat=) 
GPGPU-Sim uArch: Shader 41 finished CTA #1 (40031,0), 2 CTAs running
GPGPU-Sim uArch: Shader 54 finished CTA #2 (40126,0), 1 CTAs running
GPGPU-Sim uArch: Shader 48 finished CTA #1 (40152,0), 1 CTAs running
GPGPU-Sim uArch: Shader 49 finished CTA #2 (40154,0), 1 CTAs running
GPGPU-Sim uArch: Shader 43 finished CTA #2 (40166,0), 0 CTAs running
GPGPU-Sim uArch: Shader 43 empty (release kernel 5 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 51 finished CTA #0 (40172,0), 1 CTAs running
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(22,0,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 50 finished CTA #2 (40211,0), 0 CTAs running
GPGPU-Sim uArch: Shader 50 empty (release kernel 5 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 42 finished CTA #1 (40325,0), 2 CTAs running
GPGPU-Sim uArch: Shader 51 finished CTA #1 (40345,0), 0 CTAs running
GPGPU-Sim uArch: Shader 51 empty (release kernel 5 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 54 finished CTA #1 (40351,0), 0 CTAs running
GPGPU-Sim uArch: Shader 54 empty (release kernel 5 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(6,0,0) tid=(19,0,0)
GPGPU-Sim uArch: Shader 49 finished CTA #1 (40451,0), 0 CTAs running
GPGPU-Sim uArch: Shader 49 empty (release kernel 5 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 58 finished CTA #2 (40455,0), 0 CTAs running
GPGPU-Sim uArch: Shader 58 empty (release kernel 5 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 56 finished CTA #1 (40465,0), 1 CTAs running
GPGPU-Sim uArch: Shader 46 finished CTA #1 (40493,0), 2 CTAs running
GPGPU-Sim uArch: Shader 45 finished CTA #1 (40523,0), 0 CTAs running
GPGPU-Sim uArch: Shader 45 empty (release kernel 5 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 46 finished CTA #0 (40553,0), 1 CTAs running
GPGPU-Sim uArch: Shader 48 finished CTA #2 (40555,0), 0 CTAs running
GPGPU-Sim uArch: Shader 48 empty (release kernel 5 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 46 finished CTA #2 (40557,0), 0 CTAs running
GPGPU-Sim uArch: Shader 46 empty (release kernel 5 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(57,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 57 finished CTA #2 (40594,0), 0 CTAs running
GPGPU-Sim uArch: Shader 57 empty (release kernel 5 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 53 finished CTA #0 (40715,0), 2 CTAs running
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(24,0,0) tid=(65,0,0)
GPGPU-Sim uArch: Shader 42 finished CTA #0 (40842,0), 1 CTAs running
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(46,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 44 finished CTA #0 (40931,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 24483870 (ipc=597.2) sim_rate=354838 (inst/sec) elapsed = 0:0:01:09 / Sat Sep  9 11:53:37 2017
gpu_sim_insn_1 = 22676819 (ipc=553.1, lat=) 
gpu_sim_insn_2 = 1807051 (ipc=44.1, lat=) 
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(30,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 40 finished CTA #0 (41059,0), 2 CTAs running
GPGPU-Sim uArch: Shader 56 finished CTA #2 (41144,0), 0 CTAs running
GPGPU-Sim uArch: Shader 56 empty (release kernel 5 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 59 finished CTA #0 (41146,0), 2 CTAs running
GPGPU-Sim uArch: Shader 53 finished CTA #2 (41156,0), 1 CTAs running
GPGPU-Sim uArch: Shader 59 finished CTA #1 (41209,0), 1 CTAs running
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(16,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 53 finished CTA #1 (41263,0), 0 CTAs running
GPGPU-Sim uArch: Shader 53 empty (release kernel 5 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 55 finished CTA #1 (41334,0), 2 CTAs running
GPGPU-Sim uArch: Shader 41 finished CTA #0 (41337,0), 1 CTAs running
GPGPU-Sim uArch: Shader 52 finished CTA #1 (41337,0), 2 CTAs running
GPGPU-Sim uArch: Shader 47 finished CTA #0 (41367,0), 2 CTAs running
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(153,0,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 42 finished CTA #2 (41481,0), 0 CTAs running
GPGPU-Sim uArch: Shader 42 empty (release kernel 5 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 59 finished CTA #2 (41482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 59 empty (release kernel 5 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 24785052 (ipc=597.2) sim_rate=354072 (inst/sec) elapsed = 0:0:01:10 / Sat Sep  9 11:53:38 2017
gpu_sim_insn_1 = 22977011 (ipc=553.7, lat=) 
gpu_sim_insn_2 = 1808041 (ipc=43.6, lat=) 
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(29,0,0) tid=(58,0,0)
GPGPU-Sim uArch: Shader 40 finished CTA #2 (41550,0), 1 CTAs running
GPGPU-Sim uArch: Shader 47 finished CTA #2 (41583,0), 1 CTAs running
GPGPU-Sim uArch: Shader 55 finished CTA #0 (41592,0), 1 CTAs running
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(83,0,0) tid=(58,0,0)
GPGPU-Sim uArch: Shader 40 finished CTA #1 (41712,0), 0 CTAs running
GPGPU-Sim uArch: Shader 40 empty (release kernel 5 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 44 finished CTA #1 (41714,0), 1 CTAs running
GPGPU-Sim uArch: Shader 47 finished CTA #1 (41719,0), 0 CTAs running
GPGPU-Sim uArch: Shader 47 empty (release kernel 5 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 52 finished CTA #2 (41731,0), 1 CTAs running
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(48,0,0) tid=(26,0,0)
GPGPU-Sim uArch: Shader 41 finished CTA #2 (41944,0), 0 CTAs running
GPGPU-Sim uArch: Shader 41 empty (release kernel 5 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 25098330 (ipc=597.6) sim_rate=353497 (inst/sec) elapsed = 0:0:01:11 / Sat Sep  9 11:53:39 2017
gpu_sim_insn_1 = 23289171 (ipc=554.5, lat=) 
gpu_sim_insn_2 = 1809159 (ipc=43.1, lat=) 
GPGPU-Sim uArch: Shader 55 finished CTA #2 (42005,0), 0 CTAs running
GPGPU-Sim uArch: Shader 55 empty (release kernel 5 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(114,0,0) tid=(58,0,0)
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(158,0,0) tid=(58,0,0)
GPGPU-Sim uArch: Shader 44 finished CTA #2 (42254,0), 0 CTAs running
GPGPU-Sim uArch: Shader 44 empty (release kernel 5 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(46,0,0) tid=(122,0,0)
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 25361018 (ipc=596.7) sim_rate=352236 (inst/sec) elapsed = 0:0:01:12 / Sat Sep  9 11:53:40 2017
gpu_sim_insn_1 = 23551859 (ipc=554.2, lat=) 
gpu_sim_insn_2 = 1809159 (ipc=42.6, lat=) 
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(50,0,0) tid=(90,0,0)
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(103,0,0) tid=(26,0,0)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(71,0,0) tid=(90,0,0)
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 25672538 (ipc=597.0) sim_rate=351678 (inst/sec) elapsed = 0:0:01:13 / Sat Sep  9 11:53:41 2017
gpu_sim_insn_1 = 23863379 (ipc=555.0, lat=) 
gpu_sim_insn_2 = 1809159 (ipc=42.1, lat=) 
