// Seed: 2016794692
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  assign module_2.id_3 = 0;
  input wire id_2;
  assign module_1.id_9 = 0;
  inout wire id_1;
  wire id_4;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input tri0 id_2,
    input wand id_3,
    output wand id_4,
    input supply0 id_5,
    input wand id_6
);
  tri0 id_8, id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8
  );
  generate
    assign id_9 = (-1);
  endgenerate
endmodule
module module_2 (
    input supply0 id_0,
    input supply0 id_1,
    output tri1 id_2,
    input tri0 id_3,
    output tri0 id_4
);
  wire [1 : -1 'b0] id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
  wire [-1 : 1  ==  1] id_7;
endmodule
