--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml program.twx program.ncd -o program.twr program.pcf -ucf
program.ucf

Design file:              program.ncd
Physical constraint file: program.pcf
Device,package,speed:     xc3s700an,fgg484,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLOCK_50M_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 232 paths analyzed, 49 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.772ns.
--------------------------------------------------------------------------------

Paths for end point serial_clock_counter_0 (SLICE_X49Y89.SR), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               serial_clock_counter_7 (FF)
  Destination:          serial_clock_counter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.752ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.005 - 0.025)
  Source Clock:         CLOCK_50M_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: serial_clock_counter_7 to serial_clock_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y92.YQ      Tcko                  0.580   serial_clock_counter<6>
                                                       serial_clock_counter_7
    SLICE_X48Y92.F1      net (fanout=2)        0.501   serial_clock_counter<7>
    SLICE_X48Y92.X       Tilo                  0.692   serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv1
                                                       serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv1
    SLICE_X48Y94.F1      net (fanout=1)        0.439   serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv1
    SLICE_X48Y94.X       Tif5x                 0.987   CLOCK_SERIAL
                                                       serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv261
                                                       serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv26_f5
    SLICE_X49Y89.SR      net (fanout=7)        0.686   serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv
    SLICE_X49Y89.CLK     Tsrck                 0.867   serial_clock_counter<0>
                                                       serial_clock_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      4.752ns (3.126ns logic, 1.626ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               serial_clock_counter_9 (FF)
  Destination:          serial_clock_counter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.693ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.005 - 0.025)
  Source Clock:         CLOCK_50M_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: serial_clock_counter_9 to serial_clock_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y93.YQ      Tcko                  0.580   serial_clock_counter<8>
                                                       serial_clock_counter_9
    SLICE_X48Y92.F2      net (fanout=2)        0.442   serial_clock_counter<9>
    SLICE_X48Y92.X       Tilo                  0.692   serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv1
                                                       serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv1
    SLICE_X48Y94.F1      net (fanout=1)        0.439   serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv1
    SLICE_X48Y94.X       Tif5x                 0.987   CLOCK_SERIAL
                                                       serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv261
                                                       serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv26_f5
    SLICE_X49Y89.SR      net (fanout=7)        0.686   serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv
    SLICE_X49Y89.CLK     Tsrck                 0.867   serial_clock_counter<0>
                                                       serial_clock_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      4.693ns (3.126ns logic, 1.567ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               serial_clock_counter_8 (FF)
  Destination:          serial_clock_counter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.673ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.005 - 0.025)
  Source Clock:         CLOCK_50M_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: serial_clock_counter_8 to serial_clock_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y93.XQ      Tcko                  0.591   serial_clock_counter<8>
                                                       serial_clock_counter_8
    SLICE_X48Y92.F3      net (fanout=2)        0.411   serial_clock_counter<8>
    SLICE_X48Y92.X       Tilo                  0.692   serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv1
                                                       serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv1
    SLICE_X48Y94.F1      net (fanout=1)        0.439   serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv1
    SLICE_X48Y94.X       Tif5x                 0.987   CLOCK_SERIAL
                                                       serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv261
                                                       serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv26_f5
    SLICE_X49Y89.SR      net (fanout=7)        0.686   serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv
    SLICE_X49Y89.CLK     Tsrck                 0.867   serial_clock_counter<0>
                                                       serial_clock_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      4.673ns (3.137ns logic, 1.536ns route)
                                                       (67.1% logic, 32.9% route)

--------------------------------------------------------------------------------

Paths for end point serial_clock_counter_1 (SLICE_X49Y89.SR), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               serial_clock_counter_7 (FF)
  Destination:          serial_clock_counter_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.752ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.005 - 0.025)
  Source Clock:         CLOCK_50M_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: serial_clock_counter_7 to serial_clock_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y92.YQ      Tcko                  0.580   serial_clock_counter<6>
                                                       serial_clock_counter_7
    SLICE_X48Y92.F1      net (fanout=2)        0.501   serial_clock_counter<7>
    SLICE_X48Y92.X       Tilo                  0.692   serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv1
                                                       serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv1
    SLICE_X48Y94.F1      net (fanout=1)        0.439   serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv1
    SLICE_X48Y94.X       Tif5x                 0.987   CLOCK_SERIAL
                                                       serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv261
                                                       serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv26_f5
    SLICE_X49Y89.SR      net (fanout=7)        0.686   serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv
    SLICE_X49Y89.CLK     Tsrck                 0.867   serial_clock_counter<0>
                                                       serial_clock_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      4.752ns (3.126ns logic, 1.626ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               serial_clock_counter_9 (FF)
  Destination:          serial_clock_counter_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.693ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.005 - 0.025)
  Source Clock:         CLOCK_50M_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: serial_clock_counter_9 to serial_clock_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y93.YQ      Tcko                  0.580   serial_clock_counter<8>
                                                       serial_clock_counter_9
    SLICE_X48Y92.F2      net (fanout=2)        0.442   serial_clock_counter<9>
    SLICE_X48Y92.X       Tilo                  0.692   serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv1
                                                       serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv1
    SLICE_X48Y94.F1      net (fanout=1)        0.439   serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv1
    SLICE_X48Y94.X       Tif5x                 0.987   CLOCK_SERIAL
                                                       serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv261
                                                       serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv26_f5
    SLICE_X49Y89.SR      net (fanout=7)        0.686   serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv
    SLICE_X49Y89.CLK     Tsrck                 0.867   serial_clock_counter<0>
                                                       serial_clock_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      4.693ns (3.126ns logic, 1.567ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               serial_clock_counter_8 (FF)
  Destination:          serial_clock_counter_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.673ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.005 - 0.025)
  Source Clock:         CLOCK_50M_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: serial_clock_counter_8 to serial_clock_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y93.XQ      Tcko                  0.591   serial_clock_counter<8>
                                                       serial_clock_counter_8
    SLICE_X48Y92.F3      net (fanout=2)        0.411   serial_clock_counter<8>
    SLICE_X48Y92.X       Tilo                  0.692   serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv1
                                                       serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv1
    SLICE_X48Y94.F1      net (fanout=1)        0.439   serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv1
    SLICE_X48Y94.X       Tif5x                 0.987   CLOCK_SERIAL
                                                       serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv261
                                                       serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv26_f5
    SLICE_X49Y89.SR      net (fanout=7)        0.686   serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv
    SLICE_X49Y89.CLK     Tsrck                 0.867   serial_clock_counter<0>
                                                       serial_clock_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      4.673ns (3.137ns logic, 1.536ns route)
                                                       (67.1% logic, 32.9% route)

--------------------------------------------------------------------------------

Paths for end point serial_clock_counter_2 (SLICE_X49Y90.SR), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               serial_clock_counter_7 (FF)
  Destination:          serial_clock_counter_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.747ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.014 - 0.025)
  Source Clock:         CLOCK_50M_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: serial_clock_counter_7 to serial_clock_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y92.YQ      Tcko                  0.580   serial_clock_counter<6>
                                                       serial_clock_counter_7
    SLICE_X48Y92.F1      net (fanout=2)        0.501   serial_clock_counter<7>
    SLICE_X48Y92.X       Tilo                  0.692   serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv1
                                                       serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv1
    SLICE_X48Y94.F1      net (fanout=1)        0.439   serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv1
    SLICE_X48Y94.X       Tif5x                 0.987   CLOCK_SERIAL
                                                       serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv261
                                                       serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv26_f5
    SLICE_X49Y90.SR      net (fanout=7)        0.681   serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv
    SLICE_X49Y90.CLK     Tsrck                 0.867   serial_clock_counter<2>
                                                       serial_clock_counter_2
    -------------------------------------------------  ---------------------------
    Total                                      4.747ns (3.126ns logic, 1.621ns route)
                                                       (65.9% logic, 34.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               serial_clock_counter_9 (FF)
  Destination:          serial_clock_counter_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.688ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.014 - 0.025)
  Source Clock:         CLOCK_50M_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: serial_clock_counter_9 to serial_clock_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y93.YQ      Tcko                  0.580   serial_clock_counter<8>
                                                       serial_clock_counter_9
    SLICE_X48Y92.F2      net (fanout=2)        0.442   serial_clock_counter<9>
    SLICE_X48Y92.X       Tilo                  0.692   serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv1
                                                       serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv1
    SLICE_X48Y94.F1      net (fanout=1)        0.439   serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv1
    SLICE_X48Y94.X       Tif5x                 0.987   CLOCK_SERIAL
                                                       serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv261
                                                       serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv26_f5
    SLICE_X49Y90.SR      net (fanout=7)        0.681   serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv
    SLICE_X49Y90.CLK     Tsrck                 0.867   serial_clock_counter<2>
                                                       serial_clock_counter_2
    -------------------------------------------------  ---------------------------
    Total                                      4.688ns (3.126ns logic, 1.562ns route)
                                                       (66.7% logic, 33.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               serial_clock_counter_8 (FF)
  Destination:          serial_clock_counter_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.668ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.014 - 0.025)
  Source Clock:         CLOCK_50M_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: serial_clock_counter_8 to serial_clock_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y93.XQ      Tcko                  0.591   serial_clock_counter<8>
                                                       serial_clock_counter_8
    SLICE_X48Y92.F3      net (fanout=2)        0.411   serial_clock_counter<8>
    SLICE_X48Y92.X       Tilo                  0.692   serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv1
                                                       serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv1
    SLICE_X48Y94.F1      net (fanout=1)        0.439   serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv1
    SLICE_X48Y94.X       Tif5x                 0.987   CLOCK_SERIAL
                                                       serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv261
                                                       serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv26_f5
    SLICE_X49Y90.SR      net (fanout=7)        0.681   serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv
    SLICE_X49Y90.CLK     Tsrck                 0.867   serial_clock_counter<2>
                                                       serial_clock_counter_2
    -------------------------------------------------  ---------------------------
    Total                                      4.668ns (3.137ns logic, 1.531ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLOCK_50M_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CLOCK_25M (SLICE_X33Y12.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CLOCK_25M (FF)
  Destination:          CLOCK_25M (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.016ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_50M_BUFGP rising at 20.000ns
  Destination Clock:    CLOCK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CLOCK_25M to CLOCK_25M
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y12.YQ      Tcko                  0.464   CLOCK_25M
                                                       CLOCK_25M
    SLICE_X33Y12.BY      net (fanout=2)        0.412   CLOCK_25M
    SLICE_X33Y12.CLK     Tckdi       (-Th)    -0.140   CLOCK_25M
                                                       CLOCK_25M
    -------------------------------------------------  ---------------------------
    Total                                      1.016ns (0.604ns logic, 0.412ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------

Paths for end point CLOCK_SERIAL (SLICE_X48Y94.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.526ns (requirement - (clock path skew + uncertainty - data path))
  Source:               serial_clock_counter_11 (FF)
  Destination:          CLOCK_SERIAL (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.530ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.030 - 0.026)
  Source Clock:         CLOCK_50M_BUFGP rising at 20.000ns
  Destination Clock:    CLOCK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: serial_clock_counter_11 to CLOCK_SERIAL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y94.YQ      Tcko                  0.464   serial_clock_counter<10>
                                                       serial_clock_counter_11
    SLICE_X48Y94.F4      net (fanout=2)        0.325   serial_clock_counter<11>
    SLICE_X48Y94.CLK     Tckf        (-Th)    -0.741   CLOCK_SERIAL
                                                       serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv261
                                                       serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv26_f5
                                                       CLOCK_SERIAL
    -------------------------------------------------  ---------------------------
    Total                                      1.530ns (1.205ns logic, 0.325ns route)
                                                       (78.8% logic, 21.2% route)

--------------------------------------------------------------------------------

Paths for end point CLOCK_SERIAL (SLICE_X48Y94.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.564ns (requirement - (clock path skew + uncertainty - data path))
  Source:               serial_clock_counter_10 (FF)
  Destination:          CLOCK_SERIAL (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.568ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.030 - 0.026)
  Source Clock:         CLOCK_50M_BUFGP rising at 20.000ns
  Destination Clock:    CLOCK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: serial_clock_counter_10 to CLOCK_SERIAL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y94.XQ      Tcko                  0.473   serial_clock_counter<10>
                                                       serial_clock_counter_10
    SLICE_X48Y94.F2      net (fanout=2)        0.354   serial_clock_counter<10>
    SLICE_X48Y94.CLK     Tckf        (-Th)    -0.741   CLOCK_SERIAL
                                                       serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv261
                                                       serial_clock_counter[12]_PWR_1_o_LessThan_2_o_inv26_f5
                                                       CLOCK_SERIAL
    -------------------------------------------------  ---------------------------
    Total                                      1.568ns (1.214ns logic, 0.354ns route)
                                                       (77.4% logic, 22.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLOCK_50M_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.398ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: CLOCK_SERIAL/CLK
  Logical resource: CLOCK_SERIAL/CK
  Location pin: SLICE_X48Y94.CLK
  Clock network: CLOCK_50M_BUFGP
--------------------------------------------------------------------------------
Slack: 18.398ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: CLOCK_SERIAL/CLK
  Logical resource: CLOCK_SERIAL/CK
  Location pin: SLICE_X48Y94.CLK
  Clock network: CLOCK_50M_BUFGP
--------------------------------------------------------------------------------
Slack: 18.398ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.602ns (624.220MHz) (Tcp)
  Physical resource: CLOCK_SERIAL/CLK
  Logical resource: CLOCK_SERIAL/CK
  Location pin: SLICE_X48Y94.CLK
  Clock network: CLOCK_50M_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLOCK_50M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_50M      |    4.772|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 232 paths, 0 nets, and 49 connections

Design statistics:
   Minimum period:   4.772ns{1}   (Maximum frequency: 209.556MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 20 13:52:37 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 388 MB



