Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "D:/CompArch/Assignment1/test_main_isim_beh.exe" -prj "D:/CompArch/Assignment1/test_main_beh.prj" "work.test_main" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/CompArch/Assignment1/Instruction_Mem.v" into library work
Analyzing Verilog file "D:/CompArch/Assignment1/sign_extend.v" into library work
Analyzing Verilog file "D:/CompArch/Assignment1/register_file.v" into library work
Analyzing Verilog file "D:/CompArch/Assignment1/mux.v" into library work
Analyzing Verilog file "D:/CompArch/Assignment1/Main_CU.v" into library work
Analyzing Verilog file "D:/CompArch/Assignment1/Instruction_Fetch.v" into library work
Analyzing Verilog file "D:/CompArch/Assignment1/ALU.v" into library work
Analyzing Verilog file "D:/CompArch/Assignment1/main.v" into library work
Analyzing Verilog file "D:/CompArch/Assignment1/test_main.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Instruction_Mem
Compiling module Instruction_Fetch
Compiling module Main_CU
Compiling module register_file
Compiling module ALU
Compiling module sign_extend
Compiling module mux
Compiling module main
Compiling module test_main
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 10 Verilog Units
Built simulation executable D:/CompArch/Assignment1/test_main_isim_beh.exe
Fuse Memory Usage: 27120 KB
Fuse CPU Usage: 546 ms
