1.V1.0ֻ����FPGA coe��IC�����ṩ��
2.����ˢ�½ӿ�dram_power_save_process
3.����ˢ�½ӿ�dram_power_up_process

4.���ṩextern dram_para_t *dram_para;

	extern dram_data_t dram_data;
���粻���������ǰstandby��Ա��

5.���ṩus��timer�����ӿ�udelay();
