/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire [10:0] _08_;
  wire [9:0] _09_;
  wire [7:0] _10_;
  wire [6:0] _11_;
  wire [7:0] _12_;
  wire [8:0] _13_;
  wire [6:0] _14_;
  wire [15:0] _15_;
  wire [8:0] _16_;
  wire [14:0] _17_;
  wire [11:0] _18_;
  wire [18:0] _19_;
  wire [9:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire [16:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [5:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [2:0] celloutsig_0_39z;
  wire [11:0] celloutsig_0_3z;
  wire [9:0] celloutsig_0_43z;
  wire [5:0] celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [11:0] celloutsig_0_52z;
  wire [3:0] celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire [25:0] celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire [6:0] celloutsig_0_73z;
  wire celloutsig_0_7z;
  wire celloutsig_0_82z;
  wire celloutsig_0_8z;
  wire [9:0] celloutsig_0_95z;
  wire [14:0] celloutsig_0_96z;
  wire [2:0] celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [10:0] celloutsig_1_11z;
  wire [15:0] celloutsig_1_12z;
  wire [7:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [7:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [8:0] celloutsig_1_18z;
  wire [23:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [11:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = ~(celloutsig_0_5z & celloutsig_0_19z);
  assign celloutsig_0_34z = ~(in_data[67] & celloutsig_0_12z);
  assign celloutsig_0_38z = ~(celloutsig_0_1z & celloutsig_0_27z[1]);
  assign celloutsig_0_5z = ~(celloutsig_0_3z[8] & celloutsig_0_2z);
  assign celloutsig_0_82z = ~(celloutsig_0_54z[3] & celloutsig_0_19z);
  assign celloutsig_1_8z = ~(celloutsig_1_4z[1] & celloutsig_1_7z);
  assign celloutsig_1_10z = ~(celloutsig_1_7z & celloutsig_1_5z[0]);
  assign celloutsig_1_14z = ~(celloutsig_1_10z & celloutsig_1_2z[0]);
  assign celloutsig_1_17z = ~(celloutsig_1_13z[3] & celloutsig_1_7z);
  assign celloutsig_0_1z = ~(celloutsig_0_0z[8] & celloutsig_0_0z[9]);
  assign celloutsig_0_32z = ~((celloutsig_0_6z[23] | celloutsig_0_6z[15]) & celloutsig_0_20z);
  assign celloutsig_0_35z = ~((celloutsig_0_21z[2] | celloutsig_0_33z) & celloutsig_0_33z);
  assign celloutsig_0_36z = ~((celloutsig_0_4z | _02_) & celloutsig_0_12z);
  assign celloutsig_0_4z = ~((celloutsig_0_3z[7] | celloutsig_0_1z) & celloutsig_0_1z);
  assign celloutsig_0_51z = ~((celloutsig_0_22z[0] | celloutsig_0_16z[2]) & _00_);
  assign celloutsig_0_7z = ~((celloutsig_0_6z[9] | celloutsig_0_5z) & celloutsig_0_6z[23]);
  assign celloutsig_0_70z = ~((_05_ | celloutsig_0_1z) & celloutsig_0_1z);
  assign celloutsig_0_8z = ~((celloutsig_0_2z | in_data[91]) & in_data[22]);
  assign celloutsig_1_1z = ~((in_data[103] | in_data[120]) & celloutsig_1_0z[0]);
  assign celloutsig_1_6z = ~((celloutsig_1_4z[3] | celloutsig_1_1z) & celloutsig_1_3z[0]);
  assign celloutsig_1_7z = ~((celloutsig_1_1z | in_data[165]) & celloutsig_1_3z[0]);
  assign celloutsig_0_12z = ~((celloutsig_0_10z[0] | celloutsig_0_4z) & celloutsig_0_3z[7]);
  assign celloutsig_0_14z = ~((celloutsig_0_2z | celloutsig_0_5z) & celloutsig_0_5z);
  assign celloutsig_0_15z = ~((celloutsig_0_6z[5] | celloutsig_0_2z) & celloutsig_0_5z);
  assign celloutsig_0_2z = ~((celloutsig_0_0z[6] | in_data[35]) & celloutsig_0_1z);
  assign celloutsig_0_19z = ~((celloutsig_0_18z[11] | celloutsig_0_1z) & celloutsig_0_10z[0]);
  assign celloutsig_0_20z = ~((celloutsig_0_0z[6] | celloutsig_0_7z) & celloutsig_0_10z[2]);
  assign celloutsig_0_24z = ~((celloutsig_0_19z | celloutsig_0_22z[1]) & celloutsig_0_14z);
  assign celloutsig_0_3z = { celloutsig_0_0z[3:2], celloutsig_0_0z } + in_data[31:20];
  assign celloutsig_0_39z = celloutsig_0_3z[3:1] + { celloutsig_0_27z[3], celloutsig_0_38z, celloutsig_0_8z };
  assign celloutsig_0_43z = celloutsig_0_18z[13:4] + { _09_[9:7], celloutsig_0_20z, celloutsig_0_27z };
  assign celloutsig_0_44z = celloutsig_0_3z[7:2] + { celloutsig_0_8z, celloutsig_0_39z, celloutsig_0_8z, celloutsig_0_32z };
  assign celloutsig_0_54z = { celloutsig_0_22z[3:1], celloutsig_0_51z } + celloutsig_0_16z[6:3];
  assign celloutsig_0_10z = { celloutsig_0_6z[20], celloutsig_0_4z, celloutsig_0_1z } + { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_2z = celloutsig_1_0z[7:2] + { in_data[180:176], celloutsig_1_1z };
  assign celloutsig_1_4z = celloutsig_1_3z[11:8] + celloutsig_1_3z[11:8];
  assign celloutsig_1_12z = { celloutsig_1_0z[3:1], celloutsig_1_5z, celloutsig_1_1z } + { celloutsig_1_11z[9:3], celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_8z };
  assign celloutsig_1_13z = { celloutsig_1_3z[8:6], celloutsig_1_8z, celloutsig_1_4z } + in_data[126:119];
  assign celloutsig_1_18z = { celloutsig_1_16z, celloutsig_1_14z } + { celloutsig_1_7z, celloutsig_1_13z };
  assign celloutsig_1_19z = { celloutsig_1_12z[12:3], celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_7z } + { celloutsig_1_11z[7:4], celloutsig_1_10z, celloutsig_1_17z, celloutsig_1_13z, celloutsig_1_17z, celloutsig_1_16z, celloutsig_1_8z };
  assign celloutsig_0_21z = { celloutsig_0_3z[7:3], celloutsig_0_8z } + { celloutsig_0_18z[2:0], celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_2z };
  reg [15:0] _61_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _61_ <= 16'h0000;
    else _61_ <= { celloutsig_0_18z[14:1], celloutsig_0_20z, celloutsig_0_19z };
  assign { _15_[15:10], _09_[9:7], _11_[4:2], _04_, _15_[2:0] } = _61_;
  reg [8:0] _62_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _62_ <= 9'h000;
    else _62_ <= { _08_[9:6], _07_, _08_[4:1] };
  assign { _16_[8], _14_[6], _05_, _10_[7], _12_[6:2] } = _62_;
  reg [14:0] _63_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _63_ <= 15'h0000;
    else _63_ <= { celloutsig_0_52z[11:3], celloutsig_0_44z };
  assign { _17_[14:12], _06_, _13_[7:5], _17_[7:0] } = _63_;
  reg [3:0] _64_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _64_ <= 4'h0;
    else _64_ <= celloutsig_0_0z[7:4];
  assign { _13_[4], _02_, _00_, _03_ } = _64_;
  reg [18:0] _65_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _65_ <= 19'h00000;
    else _65_ <= { _13_[4], _02_, _00_, _03_, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_4z };
  assign { _01_, _18_[11:7], _19_[12:10], _08_[10:6], _07_, _08_[4:1] } = _65_;
  assign celloutsig_0_0z = in_data[21:12] <<< in_data[40:31];
  assign celloutsig_0_52z = celloutsig_0_18z[13:2] <<< { celloutsig_0_18z[16:6], celloutsig_0_38z };
  assign celloutsig_0_6z = { in_data[72:48], celloutsig_0_5z } <<< in_data[45:20];
  assign celloutsig_0_73z = { in_data[61:56], celloutsig_0_7z } <<< { _15_[14], celloutsig_0_34z, celloutsig_0_36z, celloutsig_0_24z, celloutsig_0_9z };
  assign celloutsig_0_9z = { celloutsig_0_3z[1:0], celloutsig_0_2z } <<< { in_data[35:34], celloutsig_0_1z };
  assign celloutsig_0_95z = { _17_[6:4], celloutsig_0_73z } <<< { _08_[6], _07_, _08_[4:1], _13_[4], _02_, _00_, _03_ };
  assign celloutsig_0_96z = { in_data[19:9], celloutsig_0_35z, celloutsig_0_9z } <<< { in_data[32:31], celloutsig_0_24z, celloutsig_0_82z, celloutsig_0_43z, celloutsig_0_70z };
  assign celloutsig_1_0z = in_data[155:146] <<< in_data[137:128];
  assign celloutsig_1_3z = { celloutsig_1_0z[8], celloutsig_1_1z, celloutsig_1_0z } <<< { celloutsig_1_2z[1], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_5z = { celloutsig_1_3z[8:7], celloutsig_1_0z } <<< { celloutsig_1_2z[4:1], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_9z = celloutsig_1_2z[4:0] <<< celloutsig_1_5z[7:3];
  assign celloutsig_1_11z = { celloutsig_1_5z[10:1], celloutsig_1_6z } <<< { celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_16z = celloutsig_1_12z[12:5] <<< { celloutsig_1_3z[10:8], celloutsig_1_9z };
  assign celloutsig_0_16z = in_data[81:75] <<< { celloutsig_0_6z[14:9], celloutsig_0_8z };
  assign celloutsig_0_18z = { _18_[10:7], _19_[12:10], _08_[10:6], _07_, _08_[4], celloutsig_0_10z } <<< { celloutsig_0_16z[3:2], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_14z };
  assign celloutsig_0_22z = { _13_[4], _02_, _00_, celloutsig_0_1z } <<< { _18_[9], celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_20z };
  assign celloutsig_0_27z = { celloutsig_0_6z[16:14], celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_12z } <<< celloutsig_0_6z[9:4];
  assign { _08_[5], _08_[0] } = { _07_, celloutsig_0_19z };
  assign _09_[6:0] = { celloutsig_0_20z, celloutsig_0_27z };
  assign { _10_[6], _10_[4:0] } = { celloutsig_0_2z, celloutsig_0_39z, celloutsig_0_19z, celloutsig_0_8z };
  assign { _11_[6:5], _11_[1:0] } = { _09_[8:7], _04_, celloutsig_0_20z };
  assign { _12_[7], _12_[1:0] } = { _10_[7], celloutsig_0_34z, celloutsig_0_2z };
  assign { _13_[8], _13_[3:0] } = { _06_, _02_, _00_, _03_, celloutsig_0_7z };
  assign _14_[5:1] = { _05_, _10_[7], _12_[6:4] };
  assign _15_[9:3] = { _09_[9:7], _11_[4:2], _04_ };
  assign _16_[7:0] = { _14_[6], _05_, _10_[7], _12_[6:2] };
  assign _17_[11:8] = { _06_, _13_[7:5] };
  assign { _18_[6], _18_[4:0] } = { celloutsig_0_33z, celloutsig_0_24z, celloutsig_0_22z };
  assign { _19_[18:13], _19_[9:0] } = { _01_, _18_[11:7], _08_[10:6], _07_, _08_[4:1] };
  assign { out_data[136:128], out_data[119:96], out_data[41:32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_95z, celloutsig_0_96z };
endmodule
