<root><simulation><result_generated_time />2023-05-12 16:27:25<layer><layer_spec />{'B': 1, 'K': 512, 'C': 5152, 'OY': 7, 'OX': 7, 'IY': 15, 'IX': 15, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />1163280384<total_data_size_element />{'W': 23740416, 'I': 1159200, 'O': 25088}<total_data_reuse />{'W': 49, 'I': 1003.52, 'O': 46368}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />6/28</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [96, 1, 1], 'I': [21, 1, 1], 'O': [224, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], []], [[('FY', 3)], [('K', 32)]], [], []]<I />[[[], [('K', 32)]], [[('FY', 3), ('OY', 7)], []], [], []]<O />[[[('FY', 3)], []], [[('OY', 7)], [('K', 32)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[], [('FX', 3), ('C', 5152), ('OX', 7)], [('K', 16)]]<I />[[], [('FX', 3), ('C', 5152), ('OX', 7), ('K', 16)], []]<O />[[('FX', 3), ('C', 5152)], [('OX', 7)], [('K', 16)]]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [7.0, 1, 7, 1], 'I': [74.67, 0.6, 22.4, 1.0], 'O': [3.0, 15456, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [8, 11870208, 189923328], 'I': [8, 9273600, 9273600], 'O': [8, 12544, 200704], 'O_partial': [8, 0, 0], 'O_final': [0, 12544, 200704]}<actual_mem_utilization_individual />{'W': [0.02, 0.35, 0.01], 'I': [0.02, 0.28, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.63, 0.01], 'I': [0.02, 0.63, 0.01], 'O': [0.02, 0.63, 0.01]}<effective_mem_size_bit />{'W': [8, 11870208, 11870208], 'I': [8, 9273600, 9273600], 'O': [8, 1792, 12544], 'O_partial': [8, 0, 0], 'O_final': [0, 1792, 12544]}<total_unit_count />{'W': [672, 96, 1, 1], 'I': [672, 21, 1, 1], 'O': [672, 224, 1, 1]}<unique_unit_count />{'W': [96, 96, 1, 1], 'I': [9, 15, 1, 1], 'O': [224, 224, 1, 1]}<duplicate_unit_count />{'W': [7.0, 1.0, 1.0, 1.0], 'I': [74.66666666666667, 1.4, 1.0, 1.0], 'O': [3.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[166182912, 166182912], [166182912, 23740416], [23740416, 0]]<I />[[21811507, 36352512], [25966080, 1159200], [1159200, 0]]<O />[[(387735040, 387760128), (25088, 0)], [(0, 25088), (25088, 0)], [(0, 25088), (0, 0)]]<O_partial />[[(387735040, 387760128), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (25088, 0)], [(0, 25088), (25088, 0)], [(0, 25088), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[20772864, 20772864], [2596608, 370944], [92736, 0]]<I />[[2726438, 4544064], [405720, 18112], [4528, 0]]<O />[[(48466880, 48470016), (3136, 0)], [(0, 392), (392, 0)], [(0, 98), (0, 0)]]<O_partial />[([48466880, 48470016], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [3136, 0]), ([0, 392], [392, 0]), ([0, 98], [0, 0])]</mem_access_count_word><mac_count><active />1163280384<idle />609337344</mac_count></basic_info><energy><total_energy />2573930847.8<mem_energy_breakdown><W />[14553.1, 307832.1, 123510.4]<I />[2572.7, 44396.6, 6030.8]<O />[33957.2, 77.7, 130.5]</mem_energy_breakdown><MAC_energy><active_MAC />2542930919.4<idle_MAC />30466867.2<total />2573397786.6</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.641<utilization_without_data_loading />0.6562<utilization_spatial />0.6562<utilization_temporal_with_data_loading />0.9767<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />1772370<latency_cycle_without_data_loading />1731072<ideal_computing_cycle />1731072<data_loading><load_cycle_total />41298<load_cycle_individual />{'W': [2, 23184, 0], 'I': [1, 18113, 0]}<load_cycle_combined />{'W': 23184, 'I': 18113}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-1731071], [-1731071, 0], [-1275120, -1535940]], 'I': [[-1731071], [-1731071, -1731071], [-1731072, -1731072]], 'O': [[-1731072], [-1731072, -1730624], [-1730688, -1730976]]}<mem_stall_cycle_shared />{'W': [[-1731071], [-1731071, 0], [0, 0]], 'I': [[-1731071], [-1731071, 0], [0, 0]], 'O': [[-1731072], [-1731072, -1730624], [-1730688, -1730976]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 11870208, 189923328], 'I': [8, 9273600, 9273600], 'O': [8, 12544, 200704], 'O_partial': [8, 0, 0], 'O_final': [0, 12544, 200704]}<data_size_each_level_total />{'W': [768, 11870208, 189923328], 'I': [120, 9273600, 9273600], 'O': [1792, 12544, 200704]}<loop_cycles_each_level />{'W': [1, 108192, 1731072], 'I': [1, 1731072, 1731072], 'O': [15456, 108192, 1731072]}<top_ir_loop_size />{'W': [1, 7, 1], 'I': [1, 16, 1], 'O': [15456, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [768.0, 109.7], [109.7, 109.7]], 'I': [[4.8, 8.0], [120.0, 5.4], [5.4, 5.4]], 'O': [[8.0, 0.0], [0.1, 0.1], [0.1, 0.1]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [768.0, 768.0], [768.0, 109.7]], 'I': [[4.8, 8.0], [120.0, 85.7], [85.7, 5.4]], 'O': [[8.0, 8.0], [1792.0, 0.1], [0.1, 0.1]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [768.0, 109.7], [109.7, 0]], 'I': [[4.8, 8.0], [120.0, 5.4], [5.4, 0]], 'O': [[8.0, 0.0], [0.1, 0.1], [0.1, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [888.1, 115.2], [115.1, 0.1]], 'I': [[4.8, 8.0], [888.1, 115.2], [115.1, 0.1]], 'O': [[8.0, 0.0], [888.1, 115.2], [115.1, 0.1]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 1731072], [1, 1, 1731072], [108192, 108192, 16]], 'I': [[1, 1, 1731072], [1, 1, 1731072], [1731072, 1731072, 1]], 'O': [[1, 1, 1731072], [15456, 15456, 112], [108192, 108192, 16]]}<trans_time_real />{'W': [[0, 1, 1731072], [[0, 1, 1731072], [2, 1, 1731072]], [[23184, 108192, 16], [5796, 108192, 16]]], 'I': [[0, 1, 1731072], [[0, 1, 1731072], [0, 1, 1731072]], [[18112, 1731072, 1], [4528, 1731072, 1]]], 'O': [[0, 1, 1731072], [[0, 15456, 112], [4, 15456, 112]], [[24, 108192, 16], [6, 108192, 16]]]}<single_stall_cycle />{'W': [[-1], [-1, 0], [-85008, -102396]], 'I': [[-1], [-1, -1], [-1712960, -1726544]], 'O': [[-1], [-15456, -15452], [-108168, -108186]]}<single_stall_count />{'W': [1731071, 1731071, 15], 'I': [1731071, 1731071, 0], 'O': [1731072, 112, 16]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [1731071, 347760], 'I': [0, 0], 'O': [448, 384]}, 1: {'W': [347760, 0], 'I': [0, 0], 'O': [384, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-1, -1383312], [-1730624, -1730688]], 1: [[-1383312, -1731072], [-1730688, -1731072]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.7<mem_area />120.5<mem_area_percentage />99.9 %</area></results><elapsed_time_second />1</simulation></root>