module latch_D_ck (D, ck, Q);

input D;
input ck;
output reg Q;

always @ (*) 
	if (ck == 1) 
		Q = D;
	else Q = Q;

endmodule