$date
	Wed Jan 15 16:03:14 2025
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module RV32i_tb $end

$scope module RV32i_soc_inst $end
$var parameter 32 ! CLKS_PER_BIT $end
$var parameter 32 " IMEM_BASE_ADDR $end
$var parameter 32 # IMEM_SIZE $end
$var parameter 32 $ DMEM_BASE_ADDR $end
$var parameter 32 % DMEM_SIZE $end
$var wire 1 & clk_i $end
$var wire 1 ' resetn_i $end
$var reg 32 ( imem_data_w [31:0] $end
$var reg 32 ) imem_add_w [31:0] $end
$var reg 32 * imem_cache_add_w [31:0] $end
$var reg 32 + dmem_add_w [31:0] $end
$var reg 32 , dmem_di_w [31:0] $end
$var reg 32 - do_w [31:0] $end
$var reg 32 . dmem_do_w [31:0] $end
$var reg 128 / imem_cache_data_w [127:0] $end
$var reg 4 0 ble_w [3:0] $end
$var reg 1 1 we_w $end
$var reg 1 2 imem_we_w $end
$var reg 1 3 dmem_re_w $end
$var reg 1 4 imem_re_w $end
$var reg 1 5 imem_cache_re_w $end
$var reg 1 6 imem_cache_rv_w $end
$var reg 1 7 dmem_cs_w $end
$var reg 1 8 imem_cs_w $end
$var reg 1 9 icache_valid_w $end
$var wire 1 : re_w $end
$var wire 1 ; dmem_we_w $end

$scope module RV32i_core $end
$var wire 1 & clk_i $end
$var wire 1 ' resetn_i $end
$var wire 1 < imem_valid_i $end
$var reg 32 = imem_add_o [31:0] $end
$var wire 1 > imem_data_i [31] $end
$var wire 1 ? imem_data_i [30] $end
$var wire 1 @ imem_data_i [29] $end
$var wire 1 A imem_data_i [28] $end
$var wire 1 B imem_data_i [27] $end
$var wire 1 C imem_data_i [26] $end
$var wire 1 D imem_data_i [25] $end
$var wire 1 E imem_data_i [24] $end
$var wire 1 F imem_data_i [23] $end
$var wire 1 G imem_data_i [22] $end
$var wire 1 H imem_data_i [21] $end
$var wire 1 I imem_data_i [20] $end
$var wire 1 J imem_data_i [19] $end
$var wire 1 K imem_data_i [18] $end
$var wire 1 L imem_data_i [17] $end
$var wire 1 M imem_data_i [16] $end
$var wire 1 N imem_data_i [15] $end
$var wire 1 O imem_data_i [14] $end
$var wire 1 P imem_data_i [13] $end
$var wire 1 Q imem_data_i [12] $end
$var wire 1 R imem_data_i [11] $end
$var wire 1 S imem_data_i [10] $end
$var wire 1 T imem_data_i [9] $end
$var wire 1 U imem_data_i [8] $end
$var wire 1 V imem_data_i [7] $end
$var wire 1 W imem_data_i [6] $end
$var wire 1 X imem_data_i [5] $end
$var wire 1 Y imem_data_i [4] $end
$var wire 1 Z imem_data_i [3] $end
$var wire 1 [ imem_data_i [2] $end
$var wire 1 \ imem_data_i [1] $end
$var wire 1 ] imem_data_i [0] $end
$var reg 32 ^ dmem_add_o [31:0] $end
$var wire 1 _ dmem_do_i [31] $end
$var wire 1 ` dmem_do_i [30] $end
$var wire 1 a dmem_do_i [29] $end
$var wire 1 b dmem_do_i [28] $end
$var wire 1 c dmem_do_i [27] $end
$var wire 1 d dmem_do_i [26] $end
$var wire 1 e dmem_do_i [25] $end
$var wire 1 f dmem_do_i [24] $end
$var wire 1 g dmem_do_i [23] $end
$var wire 1 h dmem_do_i [22] $end
$var wire 1 i dmem_do_i [21] $end
$var wire 1 j dmem_do_i [20] $end
$var wire 1 k dmem_do_i [19] $end
$var wire 1 l dmem_do_i [18] $end
$var wire 1 m dmem_do_i [17] $end
$var wire 1 n dmem_do_i [16] $end
$var wire 1 o dmem_do_i [15] $end
$var wire 1 p dmem_do_i [14] $end
$var wire 1 q dmem_do_i [13] $end
$var wire 1 r dmem_do_i [12] $end
$var wire 1 s dmem_do_i [11] $end
$var wire 1 t dmem_do_i [10] $end
$var wire 1 u dmem_do_i [9] $end
$var wire 1 v dmem_do_i [8] $end
$var wire 1 w dmem_do_i [7] $end
$var wire 1 x dmem_do_i [6] $end
$var wire 1 y dmem_do_i [5] $end
$var wire 1 z dmem_do_i [4] $end
$var wire 1 { dmem_do_i [3] $end
$var wire 1 | dmem_do_i [2] $end
$var wire 1 } dmem_do_i [1] $end
$var wire 1 ~ dmem_do_i [0] $end
$var reg 32 !! dmem_di_o [31:0] $end
$var reg 1 "! dmem_we_o $end
$var reg 1 #! dmem_re_o $end
$var reg 4 $! dmem_ble_o [3:0] $end
$var reg 32 %! instruction_w [31:0] $end
$var reg 1 &! stall_w $end
$var reg 1 '! stall_complet_w $end
$var reg 1 (! pip_jump_w $end
$var reg 1 )! branch_taken_w $end
$var reg 3 *! pc_next_sel_w [2:0] $end
$var reg 4 +! alu_control_w [3:0] $end
$var reg 1 ,! reg_we_w $end
$var reg 2 -! alu_src1_w [1:0] $end
$var reg 1 .! alu_src2_w $end
$var reg 3 /! imm_gen_sel_w [2:0] $end
$var reg 2 0! wb_sel_w [1:0] $end
$var reg 5 1! rd_add_w [4:0] $end
$var reg 1 2! alu_zero_w $end
$var reg 1 3! alu_lt_w $end

$scope module dp $end
$var wire 1 & clk_i $end
$var wire 1 ' resetn_i $end
$var wire 1 4! stall_i $end
$var wire 1 5! pip_jump_i $end
$var wire 1 6! branch_taken_i $end
$var wire 1 7! pc_next_sel_i [2] $end
$var wire 1 8! pc_next_sel_i [1] $end
$var wire 1 9! pc_next_sel_i [0] $end
$var wire 1 :! alu_control_i [3] $end
$var wire 1 ;! alu_control_i [2] $end
$var wire 1 <! alu_control_i [1] $end
$var wire 1 =! alu_control_i [0] $end
$var wire 1 >! reg_we_i $end
$var wire 1 ?! alu_src1_i [1] $end
$var wire 1 @! alu_src1_i [0] $end
$var wire 1 A! alu_src2_i $end
$var wire 1 B! imm_gen_sel_i [2] $end
$var wire 1 C! imm_gen_sel_i [1] $end
$var wire 1 D! imm_gen_sel_i [0] $end
$var wire 1 E! wb_sel_i [1] $end
$var wire 1 F! wb_sel_i [0] $end
$var wire 1 G! rd_add_i [4] $end
$var wire 1 H! rd_add_i [3] $end
$var wire 1 I! rd_add_i [2] $end
$var wire 1 J! rd_add_i [1] $end
$var wire 1 K! rd_add_i [0] $end
$var reg 32 L! instruction_o [31:0] $end
$var reg 1 M! alu_zero_o $end
$var reg 1 N! alu_lt_o $end
$var reg 32 O! imem_add_o [31:0] $end
$var wire 1 > imem_data_i [31] $end
$var wire 1 ? imem_data_i [30] $end
$var wire 1 @ imem_data_i [29] $end
$var wire 1 A imem_data_i [28] $end
$var wire 1 B imem_data_i [27] $end
$var wire 1 C imem_data_i [26] $end
$var wire 1 D imem_data_i [25] $end
$var wire 1 E imem_data_i [24] $end
$var wire 1 F imem_data_i [23] $end
$var wire 1 G imem_data_i [22] $end
$var wire 1 H imem_data_i [21] $end
$var wire 1 I imem_data_i [20] $end
$var wire 1 J imem_data_i [19] $end
$var wire 1 K imem_data_i [18] $end
$var wire 1 L imem_data_i [17] $end
$var wire 1 M imem_data_i [16] $end
$var wire 1 N imem_data_i [15] $end
$var wire 1 O imem_data_i [14] $end
$var wire 1 P imem_data_i [13] $end
$var wire 1 Q imem_data_i [12] $end
$var wire 1 R imem_data_i [11] $end
$var wire 1 S imem_data_i [10] $end
$var wire 1 T imem_data_i [9] $end
$var wire 1 U imem_data_i [8] $end
$var wire 1 V imem_data_i [7] $end
$var wire 1 W imem_data_i [6] $end
$var wire 1 X imem_data_i [5] $end
$var wire 1 Y imem_data_i [4] $end
$var wire 1 Z imem_data_i [3] $end
$var wire 1 [ imem_data_i [2] $end
$var wire 1 \ imem_data_i [1] $end
$var wire 1 ] imem_data_i [0] $end
$var reg 32 P! dmem_add_o [31:0] $end
$var wire 1 _ dmem_do_i [31] $end
$var wire 1 ` dmem_do_i [30] $end
$var wire 1 a dmem_do_i [29] $end
$var wire 1 b dmem_do_i [28] $end
$var wire 1 c dmem_do_i [27] $end
$var wire 1 d dmem_do_i [26] $end
$var wire 1 e dmem_do_i [25] $end
$var wire 1 f dmem_do_i [24] $end
$var wire 1 g dmem_do_i [23] $end
$var wire 1 h dmem_do_i [22] $end
$var wire 1 i dmem_do_i [21] $end
$var wire 1 j dmem_do_i [20] $end
$var wire 1 k dmem_do_i [19] $end
$var wire 1 l dmem_do_i [18] $end
$var wire 1 m dmem_do_i [17] $end
$var wire 1 n dmem_do_i [16] $end
$var wire 1 o dmem_do_i [15] $end
$var wire 1 p dmem_do_i [14] $end
$var wire 1 q dmem_do_i [13] $end
$var wire 1 r dmem_do_i [12] $end
$var wire 1 s dmem_do_i [11] $end
$var wire 1 t dmem_do_i [10] $end
$var wire 1 u dmem_do_i [9] $end
$var wire 1 v dmem_do_i [8] $end
$var wire 1 w dmem_do_i [7] $end
$var wire 1 x dmem_do_i [6] $end
$var wire 1 y dmem_do_i [5] $end
$var wire 1 z dmem_do_i [4] $end
$var wire 1 { dmem_do_i [3] $end
$var wire 1 | dmem_do_i [2] $end
$var wire 1 } dmem_do_i [1] $end
$var wire 1 ~ dmem_do_i [0] $end
$var reg 32 Q! dmem_di_o [31:0] $end
$var reg 4 R! dmem_ble_o [3:0] $end
$var reg 32 S! pc_counter_r [31:0] $end
$var reg 32 T! pc_counter_dec_r [31:0] $end
$var reg 32 U! pc_next_w [31:0] $end
$var reg 32 V! pc_plus4_w [31:0] $end
$var reg 32 W! pc_counter_exec_r [31:0] $end
$var reg 32 X! pc_counter_mem_r [31:0] $end
$var reg 32 Y! pc_counter_wb_r [31:0] $end
$var reg 32 Z! pc_j_target_w [31:0] $end
$var reg 32 [! pc_jr_target_w [31:0] $end
$var reg 32 \! pc_br_target_w [31:0] $end
$var reg 32 ]! pc_br_target_r [31:0] $end
$var reg 32 ^! inst_w [31:0] $end
$var reg 3 _! func3_w [2:0] $end
$var reg 5 `! rs1_add_w [4:0] $end
$var reg 5 a! rs2_add_w [4:0] $end
$var reg 5 b! rd_add_w [4:0] $end
$var reg 7 c! opcode_w [6:0] $end
$var reg 7 d! func7_w [6:0] $end
$var reg 32 e! rs1_data_w [31:0] $end
$var reg 32 f! rs2_data_w [31:0] $end
$var reg 32 g! imm_w [31:0] $end
$var reg 32 h! wb_data_w [31:0] $end
$var reg 32 i! alu_op1_data_w [31:0] $end
$var reg 32 j! alu_op2_data_w [31:0] $end
$var reg 32 k! alu_do_w [31:0] $end
$var reg 4 l! ble_w [3:0] $end
$var reg 1 m! rdu_w $end
$var reg 32 n! rd_shifter_do_w [31:0] $end
$var reg 32 o! wr_shifter_di_w [31:0] $end
$var reg 2 p! dmem_add_lsb_w [1:0] $end
$var reg 32 q! inst_r [31:0] $end
$var reg 32 r! pc_plus4_r [31:0] $end
$var reg 5 s! rs1_add_r [4:0] $end
$var reg 5 t! rs2_add_r [4:0] $end
$var reg 5 u! rd_add_dec_r [4:0] $end
$var reg 7 v! opcode_r [6:0] $end
$var reg 7 w! func7_dec_r [6:0] $end
$var reg 32 x! alu_op1_data_r [31:0] $end
$var reg 32 y! alu_op2_data_r [31:0] $end
$var reg 32 z! rs2_data_r [31:0] $end
$var reg 32 {! dmem_add_r [31:0] $end
$var reg 32 |! dmem_di_r [31:0] $end
$var reg 32 }! alu_do_r [31:0] $end
$var reg 32 ~! rd_shifter_do_r [31:0] $end
$var reg 4 !" dmem_ble_r [3:0] $end
$var reg 3 "" func3_dec_r [2:0] $end
$var reg 3 #" func3_exec_r [2:0] $end
$var reg 1 $" nop $end

$scope begin pc_next_comb $end
$upscope $end

$scope begin program_counter $end
$upscope $end

$scope begin dec_stage $end
$upscope $end

$scope begin alu_src1_mux_comb $end
$upscope $end

$scope begin alu_src2_mux_comb $end
$upscope $end

$scope begin imm_generator $end
$upscope $end

$scope begin exec_stage $end
$upscope $end

$scope begin byte_enable_comb $end
$upscope $end

$scope begin rd_shifter_comb $end
$upscope $end

$scope begin wr_shifter_comb $end
$upscope $end

$scope begin mem_stage $end
$upscope $end

$scope begin wb_mux $end
$upscope $end

$scope begin wb_stage $end
$upscope $end

$scope module alu_inst $end
$var wire 1 :! func_i [3] $end
$var wire 1 ;! func_i [2] $end
$var wire 1 <! func_i [1] $end
$var wire 1 =! func_i [0] $end
$var wire 1 %" op1_i [31] $end
$var wire 1 &" op1_i [30] $end
$var wire 1 '" op1_i [29] $end
$var wire 1 (" op1_i [28] $end
$var wire 1 )" op1_i [27] $end
$var wire 1 *" op1_i [26] $end
$var wire 1 +" op1_i [25] $end
$var wire 1 ," op1_i [24] $end
$var wire 1 -" op1_i [23] $end
$var wire 1 ." op1_i [22] $end
$var wire 1 /" op1_i [21] $end
$var wire 1 0" op1_i [20] $end
$var wire 1 1" op1_i [19] $end
$var wire 1 2" op1_i [18] $end
$var wire 1 3" op1_i [17] $end
$var wire 1 4" op1_i [16] $end
$var wire 1 5" op1_i [15] $end
$var wire 1 6" op1_i [14] $end
$var wire 1 7" op1_i [13] $end
$var wire 1 8" op1_i [12] $end
$var wire 1 9" op1_i [11] $end
$var wire 1 :" op1_i [10] $end
$var wire 1 ;" op1_i [9] $end
$var wire 1 <" op1_i [8] $end
$var wire 1 =" op1_i [7] $end
$var wire 1 >" op1_i [6] $end
$var wire 1 ?" op1_i [5] $end
$var wire 1 @" op1_i [4] $end
$var wire 1 A" op1_i [3] $end
$var wire 1 B" op1_i [2] $end
$var wire 1 C" op1_i [1] $end
$var wire 1 D" op1_i [0] $end
$var wire 1 E" op2_i [31] $end
$var wire 1 F" op2_i [30] $end
$var wire 1 G" op2_i [29] $end
$var wire 1 H" op2_i [28] $end
$var wire 1 I" op2_i [27] $end
$var wire 1 J" op2_i [26] $end
$var wire 1 K" op2_i [25] $end
$var wire 1 L" op2_i [24] $end
$var wire 1 M" op2_i [23] $end
$var wire 1 N" op2_i [22] $end
$var wire 1 O" op2_i [21] $end
$var wire 1 P" op2_i [20] $end
$var wire 1 Q" op2_i [19] $end
$var wire 1 R" op2_i [18] $end
$var wire 1 S" op2_i [17] $end
$var wire 1 T" op2_i [16] $end
$var wire 1 U" op2_i [15] $end
$var wire 1 V" op2_i [14] $end
$var wire 1 W" op2_i [13] $end
$var wire 1 X" op2_i [12] $end
$var wire 1 Y" op2_i [11] $end
$var wire 1 Z" op2_i [10] $end
$var wire 1 [" op2_i [9] $end
$var wire 1 \" op2_i [8] $end
$var wire 1 ]" op2_i [7] $end
$var wire 1 ^" op2_i [6] $end
$var wire 1 _" op2_i [5] $end
$var wire 1 `" op2_i [4] $end
$var wire 1 a" op2_i [3] $end
$var wire 1 b" op2_i [2] $end
$var wire 1 c" op2_i [1] $end
$var wire 1 d" op2_i [0] $end
$var wire 1 e" d_o [31] $end
$var wire 1 f" d_o [30] $end
$var wire 1 g" d_o [29] $end
$var wire 1 h" d_o [28] $end
$var wire 1 i" d_o [27] $end
$var wire 1 j" d_o [26] $end
$var wire 1 k" d_o [25] $end
$var wire 1 l" d_o [24] $end
$var wire 1 m" d_o [23] $end
$var wire 1 n" d_o [22] $end
$var wire 1 o" d_o [21] $end
$var wire 1 p" d_o [20] $end
$var wire 1 q" d_o [19] $end
$var wire 1 r" d_o [18] $end
$var wire 1 s" d_o [17] $end
$var wire 1 t" d_o [16] $end
$var wire 1 u" d_o [15] $end
$var wire 1 v" d_o [14] $end
$var wire 1 w" d_o [13] $end
$var wire 1 x" d_o [12] $end
$var wire 1 y" d_o [11] $end
$var wire 1 z" d_o [10] $end
$var wire 1 {" d_o [9] $end
$var wire 1 |" d_o [8] $end
$var wire 1 }" d_o [7] $end
$var wire 1 ~" d_o [6] $end
$var wire 1 !# d_o [5] $end
$var wire 1 "# d_o [4] $end
$var wire 1 ## d_o [3] $end
$var wire 1 $# d_o [2] $end
$var wire 1 %# d_o [1] $end
$var wire 1 &# d_o [0] $end
$var wire 1 '# zero_o $end
$var wire 1 (# lt_o $end
$var reg 32 )# d_w [31:0] $end
$upscope $end

$scope module regfile_inst $end
$var wire 1 & clk_i $end
$var wire 1 >! we_i $end
$var wire 1 *# rd_add_i [4] $end
$var wire 1 +# rd_add_i [3] $end
$var wire 1 ,# rd_add_i [2] $end
$var wire 1 -# rd_add_i [1] $end
$var wire 1 .# rd_add_i [0] $end
$var wire 1 /# rs1_add_i [4] $end
$var wire 1 0# rs1_add_i [3] $end
$var wire 1 1# rs1_add_i [2] $end
$var wire 1 2# rs1_add_i [1] $end
$var wire 1 3# rs1_add_i [0] $end
$var wire 1 4# rs2_add_i [4] $end
$var wire 1 5# rs2_add_i [3] $end
$var wire 1 6# rs2_add_i [2] $end
$var wire 1 7# rs2_add_i [1] $end
$var wire 1 8# rs2_add_i [0] $end
$var wire 1 9# rd_data_i [31] $end
$var wire 1 :# rd_data_i [30] $end
$var wire 1 ;# rd_data_i [29] $end
$var wire 1 <# rd_data_i [28] $end
$var wire 1 =# rd_data_i [27] $end
$var wire 1 ># rd_data_i [26] $end
$var wire 1 ?# rd_data_i [25] $end
$var wire 1 @# rd_data_i [24] $end
$var wire 1 A# rd_data_i [23] $end
$var wire 1 B# rd_data_i [22] $end
$var wire 1 C# rd_data_i [21] $end
$var wire 1 D# rd_data_i [20] $end
$var wire 1 E# rd_data_i [19] $end
$var wire 1 F# rd_data_i [18] $end
$var wire 1 G# rd_data_i [17] $end
$var wire 1 H# rd_data_i [16] $end
$var wire 1 I# rd_data_i [15] $end
$var wire 1 J# rd_data_i [14] $end
$var wire 1 K# rd_data_i [13] $end
$var wire 1 L# rd_data_i [12] $end
$var wire 1 M# rd_data_i [11] $end
$var wire 1 N# rd_data_i [10] $end
$var wire 1 O# rd_data_i [9] $end
$var wire 1 P# rd_data_i [8] $end
$var wire 1 Q# rd_data_i [7] $end
$var wire 1 R# rd_data_i [6] $end
$var wire 1 S# rd_data_i [5] $end
$var wire 1 T# rd_data_i [4] $end
$var wire 1 U# rd_data_i [3] $end
$var wire 1 V# rd_data_i [2] $end
$var wire 1 W# rd_data_i [1] $end
$var wire 1 X# rd_data_i [0] $end
$var reg 32 Y# rs1_data_o [31:0] $end
$var reg 32 Z# rs2_data_o [31:0] $end
$upscope $end
$upscope $end

$scope module cp $end
$var wire 1 & clk_i $end
$var wire 1 ' resetn_i $end
$var wire 1 [# instruction_i [31] $end
$var wire 1 \# instruction_i [30] $end
$var wire 1 ]# instruction_i [29] $end
$var wire 1 ^# instruction_i [28] $end
$var wire 1 _# instruction_i [27] $end
$var wire 1 `# instruction_i [26] $end
$var wire 1 a# instruction_i [25] $end
$var wire 1 b# instruction_i [24] $end
$var wire 1 c# instruction_i [23] $end
$var wire 1 d# instruction_i [22] $end
$var wire 1 e# instruction_i [21] $end
$var wire 1 f# instruction_i [20] $end
$var wire 1 g# instruction_i [19] $end
$var wire 1 h# instruction_i [18] $end
$var wire 1 i# instruction_i [17] $end
$var wire 1 j# instruction_i [16] $end
$var wire 1 k# instruction_i [15] $end
$var wire 1 l# instruction_i [14] $end
$var wire 1 m# instruction_i [13] $end
$var wire 1 n# instruction_i [12] $end
$var wire 1 o# instruction_i [11] $end
$var wire 1 p# instruction_i [10] $end
$var wire 1 q# instruction_i [9] $end
$var wire 1 r# instruction_i [8] $end
$var wire 1 s# instruction_i [7] $end
$var wire 1 t# instruction_i [6] $end
$var wire 1 u# instruction_i [5] $end
$var wire 1 v# instruction_i [4] $end
$var wire 1 w# instruction_i [3] $end
$var wire 1 x# instruction_i [2] $end
$var wire 1 y# instruction_i [1] $end
$var wire 1 z# instruction_i [0] $end
$var wire 1 {# alu_zero_i $end
$var wire 1 |# alu_lt_i $end
$var reg 3 }# pc_next_sel_o [2:0] $end
$var reg 1 ~# reg_we_o $end
$var reg 1 !$ mem_we_o $end
$var reg 1 "$ mem_re_o $end
$var reg 2 #$ alu_src1_o [1:0] $end
$var reg 1 $$ alu_src2_o $end
$var reg 3 %$ imm_gen_sel_o [2:0] $end
$var reg 4 &$ alu_control_o [3:0] $end
$var reg 2 '$ wb_sel_o [1:0] $end
$var reg 5 ($ rd_add_o [4:0] $end
$var reg 1 )$ stall_o $end
$var reg 1 *$ pip_jump_o $end
$var reg 1 +$ branch_taken_o $end
$var reg 1 ,$ branch_taken_w $end
$var reg 1 -$ stall_w $end
$var reg 1 .$ pip_jump_w $end
$var reg 7 /$ opcode_dec_w [6:0] $end
$var reg 7 0$ opcode_exec_w [6:0] $end
$var reg 7 1$ opcode_mem_w [6:0] $end
$var reg 7 2$ opcode_wb_w [6:0] $end
$var reg 7 3$ func7_exec_w [6:0] $end
$var reg 3 4$ func3_exec_w [2:0] $end
$var reg 10 5$ func10_exec_w [9:0] $end
$var reg 32 6$ inst_dec_r [31:0] $end
$var reg 32 7$ inst_exec_r [31:0] $end
$var reg 32 8$ inst_mem_r [31:0] $end
$var reg 32 9$ inst_wb_r [31:0] $end
$var reg 5 :$ rd_add_dec_w [4:0] $end
$var reg 5 ;$ rd_add_exec_w [4:0] $end
$var reg 5 <$ rd_add_mem_w [4:0] $end
$var reg 5 =$ rd_add_wb_w [4:0] $end
$var reg 5 >$ rs1_dec_w [4:0] $end
$var reg 5 ?$ rs2_dec_w [4:0] $end
$var reg 1 @$ write_rd_EXE $end
$var reg 1 A$ write_rd_MEM $end
$var reg 1 B$ write_rd_WB $end
$var reg 5 C$ rd_add_EXE_w [4:0] $end
$var reg 5 D$ rd_add_MEM_w [4:0] $end
$var reg 5 E$ rd_add_WB_w [4:0] $end

$scope begin pc_next_sel_comb $end
$upscope $end

$scope begin alu_src1_comb $end
$upscope $end

$scope begin alu_src2_comb $end
$upscope $end

$scope begin imm_gen_sel_comb $end
$upscope $end

$scope begin exec_stage $end
$upscope $end

$scope begin alu_control_comb $end
$upscope $end

$scope begin branch_taken_comb $end
$upscope $end

$scope begin mem_stage $end
$upscope $end

$scope begin mem_we_comb $end
$upscope $end

$scope begin mem_re_comb $end
$upscope $end

$scope begin wb_stage $end
$upscope $end

$scope begin reg_we_comb $end
$upscope $end

$scope begin wb_sel_comb $end
$upscope $end

$scope function is_write_rd $end
$upscope $end

$scope begin pip_jump_comb $end
$upscope $end
$upscope $end
$upscope $end

$scope module cache_instruction $end
$var parameter 32 F$ ByteOffsetBits $end
$var parameter 32 G$ IndexBits $end
$var parameter 32 H$ TagBits $end
$var parameter 32 I$ NrWordsPerLine $end
$var parameter 32 J$ NrLines $end
$var parameter 32 K$ LineSize $end
$var wire 1 & clk_i $end
$var wire 1 ' rstn_i $end
$var wire 1 L$ addr_i [31] $end
$var wire 1 M$ addr_i [30] $end
$var wire 1 N$ addr_i [29] $end
$var wire 1 O$ addr_i [28] $end
$var wire 1 P$ addr_i [27] $end
$var wire 1 Q$ addr_i [26] $end
$var wire 1 R$ addr_i [25] $end
$var wire 1 S$ addr_i [24] $end
$var wire 1 T$ addr_i [23] $end
$var wire 1 U$ addr_i [22] $end
$var wire 1 V$ addr_i [21] $end
$var wire 1 W$ addr_i [20] $end
$var wire 1 X$ addr_i [19] $end
$var wire 1 Y$ addr_i [18] $end
$var wire 1 Z$ addr_i [17] $end
$var wire 1 [$ addr_i [16] $end
$var wire 1 \$ addr_i [15] $end
$var wire 1 ]$ addr_i [14] $end
$var wire 1 ^$ addr_i [13] $end
$var wire 1 _$ addr_i [12] $end
$var wire 1 `$ addr_i [11] $end
$var wire 1 a$ addr_i [10] $end
$var wire 1 b$ addr_i [9] $end
$var wire 1 c$ addr_i [8] $end
$var wire 1 d$ addr_i [7] $end
$var wire 1 e$ addr_i [6] $end
$var wire 1 f$ addr_i [5] $end
$var wire 1 g$ addr_i [4] $end
$var wire 1 h$ addr_i [3] $end
$var wire 1 i$ addr_i [2] $end
$var wire 1 j$ addr_i [1] $end
$var wire 1 k$ addr_i [0] $end
$var wire 1 l$ read_en_i $end
$var reg 1 m$ read_valid_o $end
$var reg 32 n$ read_word_o [31:0] $end
$var reg 32 o$ mem_addr_o [31:0] $end
$var reg 1 p$ mem_read_en_o $end
$var wire 1 q$ mem_read_valid_i $end
$var wire 1 r$ mem_read_data_i [127] $end
$var wire 1 s$ mem_read_data_i [126] $end
$var wire 1 t$ mem_read_data_i [125] $end
$var wire 1 u$ mem_read_data_i [124] $end
$var wire 1 v$ mem_read_data_i [123] $end
$var wire 1 w$ mem_read_data_i [122] $end
$var wire 1 x$ mem_read_data_i [121] $end
$var wire 1 y$ mem_read_data_i [120] $end
$var wire 1 z$ mem_read_data_i [119] $end
$var wire 1 {$ mem_read_data_i [118] $end
$var wire 1 |$ mem_read_data_i [117] $end
$var wire 1 }$ mem_read_data_i [116] $end
$var wire 1 ~$ mem_read_data_i [115] $end
$var wire 1 !% mem_read_data_i [114] $end
$var wire 1 "% mem_read_data_i [113] $end
$var wire 1 #% mem_read_data_i [112] $end
$var wire 1 $% mem_read_data_i [111] $end
$var wire 1 %% mem_read_data_i [110] $end
$var wire 1 &% mem_read_data_i [109] $end
$var wire 1 '% mem_read_data_i [108] $end
$var wire 1 (% mem_read_data_i [107] $end
$var wire 1 )% mem_read_data_i [106] $end
$var wire 1 *% mem_read_data_i [105] $end
$var wire 1 +% mem_read_data_i [104] $end
$var wire 1 ,% mem_read_data_i [103] $end
$var wire 1 -% mem_read_data_i [102] $end
$var wire 1 .% mem_read_data_i [101] $end
$var wire 1 /% mem_read_data_i [100] $end
$var wire 1 0% mem_read_data_i [99] $end
$var wire 1 1% mem_read_data_i [98] $end
$var wire 1 2% mem_read_data_i [97] $end
$var wire 1 3% mem_read_data_i [96] $end
$var wire 1 4% mem_read_data_i [95] $end
$var wire 1 5% mem_read_data_i [94] $end
$var wire 1 6% mem_read_data_i [93] $end
$var wire 1 7% mem_read_data_i [92] $end
$var wire 1 8% mem_read_data_i [91] $end
$var wire 1 9% mem_read_data_i [90] $end
$var wire 1 :% mem_read_data_i [89] $end
$var wire 1 ;% mem_read_data_i [88] $end
$var wire 1 <% mem_read_data_i [87] $end
$var wire 1 =% mem_read_data_i [86] $end
$var wire 1 >% mem_read_data_i [85] $end
$var wire 1 ?% mem_read_data_i [84] $end
$var wire 1 @% mem_read_data_i [83] $end
$var wire 1 A% mem_read_data_i [82] $end
$var wire 1 B% mem_read_data_i [81] $end
$var wire 1 C% mem_read_data_i [80] $end
$var wire 1 D% mem_read_data_i [79] $end
$var wire 1 E% mem_read_data_i [78] $end
$var wire 1 F% mem_read_data_i [77] $end
$var wire 1 G% mem_read_data_i [76] $end
$var wire 1 H% mem_read_data_i [75] $end
$var wire 1 I% mem_read_data_i [74] $end
$var wire 1 J% mem_read_data_i [73] $end
$var wire 1 K% mem_read_data_i [72] $end
$var wire 1 L% mem_read_data_i [71] $end
$var wire 1 M% mem_read_data_i [70] $end
$var wire 1 N% mem_read_data_i [69] $end
$var wire 1 O% mem_read_data_i [68] $end
$var wire 1 P% mem_read_data_i [67] $end
$var wire 1 Q% mem_read_data_i [66] $end
$var wire 1 R% mem_read_data_i [65] $end
$var wire 1 S% mem_read_data_i [64] $end
$var wire 1 T% mem_read_data_i [63] $end
$var wire 1 U% mem_read_data_i [62] $end
$var wire 1 V% mem_read_data_i [61] $end
$var wire 1 W% mem_read_data_i [60] $end
$var wire 1 X% mem_read_data_i [59] $end
$var wire 1 Y% mem_read_data_i [58] $end
$var wire 1 Z% mem_read_data_i [57] $end
$var wire 1 [% mem_read_data_i [56] $end
$var wire 1 \% mem_read_data_i [55] $end
$var wire 1 ]% mem_read_data_i [54] $end
$var wire 1 ^% mem_read_data_i [53] $end
$var wire 1 _% mem_read_data_i [52] $end
$var wire 1 `% mem_read_data_i [51] $end
$var wire 1 a% mem_read_data_i [50] $end
$var wire 1 b% mem_read_data_i [49] $end
$var wire 1 c% mem_read_data_i [48] $end
$var wire 1 d% mem_read_data_i [47] $end
$var wire 1 e% mem_read_data_i [46] $end
$var wire 1 f% mem_read_data_i [45] $end
$var wire 1 g% mem_read_data_i [44] $end
$var wire 1 h% mem_read_data_i [43] $end
$var wire 1 i% mem_read_data_i [42] $end
$var wire 1 j% mem_read_data_i [41] $end
$var wire 1 k% mem_read_data_i [40] $end
$var wire 1 l% mem_read_data_i [39] $end
$var wire 1 m% mem_read_data_i [38] $end
$var wire 1 n% mem_read_data_i [37] $end
$var wire 1 o% mem_read_data_i [36] $end
$var wire 1 p% mem_read_data_i [35] $end
$var wire 1 q% mem_read_data_i [34] $end
$var wire 1 r% mem_read_data_i [33] $end
$var wire 1 s% mem_read_data_i [32] $end
$var wire 1 t% mem_read_data_i [31] $end
$var wire 1 u% mem_read_data_i [30] $end
$var wire 1 v% mem_read_data_i [29] $end
$var wire 1 w% mem_read_data_i [28] $end
$var wire 1 x% mem_read_data_i [27] $end
$var wire 1 y% mem_read_data_i [26] $end
$var wire 1 z% mem_read_data_i [25] $end
$var wire 1 {% mem_read_data_i [24] $end
$var wire 1 |% mem_read_data_i [23] $end
$var wire 1 }% mem_read_data_i [22] $end
$var wire 1 ~% mem_read_data_i [21] $end
$var wire 1 !& mem_read_data_i [20] $end
$var wire 1 "& mem_read_data_i [19] $end
$var wire 1 #& mem_read_data_i [18] $end
$var wire 1 $& mem_read_data_i [17] $end
$var wire 1 %& mem_read_data_i [16] $end
$var wire 1 && mem_read_data_i [15] $end
$var wire 1 '& mem_read_data_i [14] $end
$var wire 1 (& mem_read_data_i [13] $end
$var wire 1 )& mem_read_data_i [12] $end
$var wire 1 *& mem_read_data_i [11] $end
$var wire 1 +& mem_read_data_i [10] $end
$var wire 1 ,& mem_read_data_i [9] $end
$var wire 1 -& mem_read_data_i [8] $end
$var wire 1 .& mem_read_data_i [7] $end
$var wire 1 /& mem_read_data_i [6] $end
$var wire 1 0& mem_read_data_i [5] $end
$var wire 1 1& mem_read_data_i [4] $end
$var wire 1 2& mem_read_data_i [3] $end
$var wire 1 3& mem_read_data_i [2] $end
$var wire 1 4& mem_read_data_i [1] $end
$var wire 1 5& mem_read_data_i [0] $end
$var reg 64 6& valid_lines [63:0] $end
$var reg 1408 7& tags [1407:0] $end
$var reg 8192 8& data_lines [8191:0] $end
$var reg 22 9& tag [21:0] $end
$var reg 6 :& index [5:0] $end
$var reg 4 ;& offset [3:0] $end
$var reg 1 <& is_hit $end
$var reg 1 =& is_waiting_for_mem $end
$var reg 32 >& stored_addr [31:0] $end
$upscope $end

$scope module imem $end
$var parameter 32 ?& SIZE $end
$var parameter 32 @& LATENCY $end
$var wire 1 & clk_i $end
$var wire 1 A& we_i $end
$var wire 1 B& re_i $end
$var wire 1 C& ble_i [3] $end
$var wire 1 D& ble_i [2] $end
$var wire 1 E& ble_i [1] $end
$var wire 1 F& ble_i [0] $end
$var wire 1 G& d_i [31] $end
$var wire 1 H& d_i [30] $end
$var wire 1 I& d_i [29] $end
$var wire 1 J& d_i [28] $end
$var wire 1 K& d_i [27] $end
$var wire 1 L& d_i [26] $end
$var wire 1 M& d_i [25] $end
$var wire 1 N& d_i [24] $end
$var wire 1 O& d_i [23] $end
$var wire 1 P& d_i [22] $end
$var wire 1 Q& d_i [21] $end
$var wire 1 R& d_i [20] $end
$var wire 1 S& d_i [19] $end
$var wire 1 T& d_i [18] $end
$var wire 1 U& d_i [17] $end
$var wire 1 V& d_i [16] $end
$var wire 1 W& d_i [15] $end
$var wire 1 X& d_i [14] $end
$var wire 1 Y& d_i [13] $end
$var wire 1 Z& d_i [12] $end
$var wire 1 [& d_i [11] $end
$var wire 1 \& d_i [10] $end
$var wire 1 ]& d_i [9] $end
$var wire 1 ^& d_i [8] $end
$var wire 1 _& d_i [7] $end
$var wire 1 `& d_i [6] $end
$var wire 1 a& d_i [5] $end
$var wire 1 b& d_i [4] $end
$var wire 1 c& d_i [3] $end
$var wire 1 d& d_i [2] $end
$var wire 1 e& d_i [1] $end
$var wire 1 f& d_i [0] $end
$var wire 1 g& add_i [11] $end
$var wire 1 h& add_i [10] $end
$var wire 1 i& add_i [9] $end
$var wire 1 j& add_i [8] $end
$var wire 1 k& add_i [7] $end
$var wire 1 l& add_i [6] $end
$var wire 1 m& add_i [5] $end
$var wire 1 n& add_i [4] $end
$var wire 1 o& add_i [3] $end
$var wire 1 p& add_i [2] $end
$var wire 1 q& add_i [1] $end
$var wire 1 r& add_i [0] $end
$var reg 1 s& valid_o $end
$var reg 128 t& d_o [127:0] $end
$var reg 32 u& mask_w [31:0] $end
$var reg 32 v& mem_masked_w [31:0] $end
$var reg 32 w& data_masked_w [31:0] $end
$var reg 32 x& data_w [31:0] $end
$var integer 32 y& counter_n $end
$var integer 32 z& counter_q $end

$scope begin wmem $end
$upscope $end

$scope begin rmem $end
$upscope $end
$upscope $end

$scope module dmem $end
$var parameter 32 {& SIZE $end
$var wire 1 & clk_i $end
$var wire 1 ; we_i $end
$var wire 1 |& re_i $end
$var wire 1 }& ble_i [3] $end
$var wire 1 ~& ble_i [2] $end
$var wire 1 !' ble_i [1] $end
$var wire 1 "' ble_i [0] $end
$var wire 1 #' d_i [31] $end
$var wire 1 $' d_i [30] $end
$var wire 1 %' d_i [29] $end
$var wire 1 &' d_i [28] $end
$var wire 1 '' d_i [27] $end
$var wire 1 (' d_i [26] $end
$var wire 1 )' d_i [25] $end
$var wire 1 *' d_i [24] $end
$var wire 1 +' d_i [23] $end
$var wire 1 ,' d_i [22] $end
$var wire 1 -' d_i [21] $end
$var wire 1 .' d_i [20] $end
$var wire 1 /' d_i [19] $end
$var wire 1 0' d_i [18] $end
$var wire 1 1' d_i [17] $end
$var wire 1 2' d_i [16] $end
$var wire 1 3' d_i [15] $end
$var wire 1 4' d_i [14] $end
$var wire 1 5' d_i [13] $end
$var wire 1 6' d_i [12] $end
$var wire 1 7' d_i [11] $end
$var wire 1 8' d_i [10] $end
$var wire 1 9' d_i [9] $end
$var wire 1 :' d_i [8] $end
$var wire 1 ;' d_i [7] $end
$var wire 1 <' d_i [6] $end
$var wire 1 =' d_i [5] $end
$var wire 1 >' d_i [4] $end
$var wire 1 ?' d_i [3] $end
$var wire 1 @' d_i [2] $end
$var wire 1 A' d_i [1] $end
$var wire 1 B' d_i [0] $end
$var wire 1 C' add_i [11] $end
$var wire 1 D' add_i [10] $end
$var wire 1 E' add_i [9] $end
$var wire 1 F' add_i [8] $end
$var wire 1 G' add_i [7] $end
$var wire 1 H' add_i [6] $end
$var wire 1 I' add_i [5] $end
$var wire 1 J' add_i [4] $end
$var wire 1 K' add_i [3] $end
$var wire 1 L' add_i [2] $end
$var wire 1 M' add_i [1] $end
$var wire 1 N' add_i [0] $end
$var reg 32 O' d_o [31:0] $end
$var reg 32 P' mask_w [31:0] $end
$var reg 32 Q' mem_masked_w [31:0] $end
$var reg 32 R' data_masked_w [31:0] $end
$var reg 32 S' data_w [31:0] $end

$scope begin wmem $end
$upscope $end

$scope begin rmem $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 )
b0 *
b0 +
b0 ,
b0 -
b0 .
b0 /
b0 0
01
x2
03
14
15
06
07
18
09
b0 =
b0 ^
b0 !!
0"!
0#!
b0 $!
b0 %!
0&!
1'!
0(!
0)!
b0 *!
b0 +!
1,!
b0 -!
0.!
b0 /!
b0 0!
b0 1!
12!
03!
b0 L!
1M!
0N!
b0 O!
b0 P!
b0 Q!
b0 R!
b0 S!
b0 T!
b100 U!
b100 V!
b0 W!
b0 X!
b0 Y!
b0 Z!
b0 [!
b0 \!
b0 ]!
b0 ^!
b0 _!
b0 `!
b0 a!
b0 b!
b0 c!
b0 d!
b0 e!
b0 f!
b0 g!
b0 h!
b0 i!
b0 j!
b0 k!
b1 l!
0m!
b0 n!
b0 o!
b0 p!
b0 q!
b0 r!
b0 s!
b0 t!
b0 u!
b0 v!
b0 w!
b0 x!
b0 y!
b0 z!
b0 {!
b0 |!
b0 }!
b0 ~!
b0 !"
b0 ""
b0 #"
0$"
b0 )#
b0 Y#
b0 Z#
b0 }#
1~#
0!$
0"$
b0 #$
0$$
b0 %$
b0 &$
b0 '$
b0 ($
0)$
0*$
0+$
0,$
0-$
0.$
b0 /$
b0 0$
b0 1$
b0 2$
b0 3$
b0 4$
b0 5$
b0 6$
b0 7$
b0 8$
b0 9$
b0 :$
b0 ;$
b0 <$
b0 =$
b0 >$
b0 ?$
0@$
0A$
0B$
bx C$
bx D$
bx E$
0m$
b0 n$
b0 o$
1p$
b0 6&
bx 7&
bx 8&
b0 9&
b0 :&
b0 ;&
0<&
0=&
b0 >&
0s&
b0 t&
b11111111111111111111111111111111 u&
b0 v&
b0 w&
b0 x&
b0 O'
b0 P'
bx Q'
b0 R'
bx S'
b11011001 !
b0 "
b1000000000000 #
b10000000000000000 $
b1000000000000 %
b100 F$
b110 G$
b10110 H$
b100 I$
b1000000 J$
b10000000 K$
b1000000000000 ?&
b101 @&
b1000000000000 {&
b1 y&
b0 z&
0:
0;
1&
0'
0f&
0e&
0d&
0c&
0b&
0a&
0`&
0_&
0^&
0]&
0\&
0[&
0Z&
0Y&
0X&
0W&
0V&
0U&
0T&
0S&
0R&
0Q&
0P&
0O&
0N&
0M&
0L&
0K&
0J&
0I&
0H&
0G&
1F&
1E&
1D&
1C&
0A&
0<
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
14!
05!
06!
09!
08!
07!
0=!
0<!
0;!
0:!
1>!
0@!
0?!
0A!
0D!
0C!
0B!
0F!
0E!
0K!
0J!
0I!
0H!
0G!
0D"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
09"
08"
07"
06"
05"
04"
03"
02"
01"
00"
0/"
0."
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0d"
0c"
0b"
0a"
0`"
0_"
0^"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0V"
0U"
0T"
0S"
0R"
0Q"
0P"
0O"
0N"
0M"
0L"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
0&#
0%#
0$#
0##
0"#
0!#
0~"
0}"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0n"
0m"
0l"
0k"
0j"
0i"
0h"
0g"
0f"
0e"
1'#
0(#
0.#
0-#
0,#
0+#
0*#
03#
02#
01#
00#
0/#
08#
07#
06#
05#
04#
0X#
0W#
0V#
0U#
0T#
0S#
0R#
0Q#
0P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
0z#
0y#
0x#
0w#
0v#
0u#
0t#
0s#
0r#
0q#
0p#
0o#
0n#
0m#
0l#
0k#
0j#
0i#
0h#
0g#
0f#
0e#
0d#
0c#
0b#
0a#
0`#
0_#
0^#
0]#
0\#
0[#
1{#
0|#
0k$
0j$
0i$
0h$
0g$
0f$
0e$
0d$
0c$
0b$
0a$
0`$
0_$
0^$
0]$
0\$
0[$
0Z$
0Y$
0X$
0W$
0V$
0U$
0T$
0S$
0R$
0Q$
0P$
0O$
0N$
0M$
0L$
1l$
0q$
05&
04&
03&
02&
01&
00&
0/&
0.&
0-&
0,&
0+&
0*&
0)&
0(&
0'&
0&&
0%&
0$&
0#&
0"&
0!&
0~%
0}%
0|%
0{%
0z%
0y%
0x%
0w%
0v%
0u%
0t%
0s%
0r%
0q%
0p%
0o%
0n%
0m%
0l%
0k%
0j%
0i%
0h%
0g%
0f%
0e%
0d%
0c%
0b%
0a%
0`%
0_%
0^%
0]%
0\%
0[%
0Z%
0Y%
0X%
0W%
0V%
0U%
0T%
0S%
0R%
0Q%
0P%
0O%
0N%
0M%
0L%
0K%
0J%
0I%
0H%
0G%
0F%
0E%
0D%
0C%
0B%
0A%
0@%
0?%
0>%
0=%
0<%
0;%
0:%
09%
08%
07%
06%
05%
04%
03%
02%
01%
00%
0/%
0.%
0-%
0,%
0+%
0*%
0)%
0(%
0'%
0&%
0%%
0$%
0#%
0"%
0!%
0~$
0}$
0|$
0{$
0z$
0y$
0x$
0w$
0v$
0u$
0t$
0s$
0r$
1B&
0r&
0q&
0p&
0o&
0n&
0m&
0l&
0k&
0j&
0i&
0h&
0g&
0|&
0"'
0!'
0~&
0}&
0B'
0A'
0@'
0?'
0>'
0='
0<'
0;'
0:'
09'
08'
07'
06'
05'
04'
03'
02'
01'
00'
0/'
0.'
0-'
0,'
0+'
0*'
0)'
0('
0''
0&'
0%'
0$'
0#'
0N'
0M'
0L'
0K'
0J'
0I'
0H'
0G'
0F'
0E'
0D'
0C'
$end
#5000
0&
#10000
1&
b1 z&
b10 y&
#15000
0&
#20000
1&
b10 z&
b11 y&
#25000
0&
#30000
1&
b11 z&
b100 y&
#35000
0&
#40000
1&
b100 z&
b101 y&
#40100
1'
#45000
0&
#50000
1&
b1 !"
1=&
b101 z&
b1 R!
b1 $!
b1 0
1"'
b11111111 P'
bx00000000 Q'
bx00000000 S'
1s&
b111000010011000000000000000000000011100100110000000001110000000000110001001100000000100000000000001010010011 t&
b0 y&
0p$
05
b111000010011000000000000000000000011100100110000000001110000000000110001001100000000100000000000001010010011 /
16
15&
14&
11&
1.&
1,&
1|%
1s%
1r%
1o%
1k%
1j%
1_%
1^%
1]%
1S%
1R%
1O%
1L%
1K%
1J%
13%
12%
1/%
1*%
1)%
1(%
1q$
0B&
0s&
b0 t&
b0 /
06
05&
04&
01&
0.&
0,&
0|%
0s%
0r%
0o%
0k%
0j%
0_%
0^%
0]%
0S%
0R%
0O%
0L%
0K%
0J%
03%
02%
0/%
0*%
0)%
0(%
0q$
#55000
0&
#60000
1&
b0 z&
#65000
0&
#70000
1&
#75000
0&
#80000
1&
#85000
0&
#90000
1&
#95000
0&
#100000
1&
#105000
0&
#110000
1&
#115000
0&
#120000
1&
#125000
0&
#130000
1&
#135000
0&
#140000
1&
#145000
0&
#150000
1&
#155000
0&
#160000
1&
#165000
0&
#170000
1&
#175000
0&
#180000
1&
#185000
0&
#190000
1&
#195000
0&
#200000
1&
#205000
0&
#210000
1&
#215000
0&
#220000
1&
#225000
0&
#230000
1&
#235000
0&
#240000
1&
#245000
0&
#250000
1&
#255000
0&
#260000
1&
#265000
0&
#270000
1&
#275000
0&
#280000
1&
#285000
0&
#290000
1&
#295000
0&
#300000
1&
#305000
0&
#310000
1&
#315000
0&
#320000
1&
#325000
0&
#330000
1&
#335000
0&
#340000
1&
#345000
0&
#350000
1&
#355000
0&
#360000
1&
#365000
0&
#370000
1&
#375000
0&
#380000
1&
#385000
0&
#390000
1&
#395000
0&
#400000
1&
#405000
0&
#410000
1&
#415000
0&
#420000
1&
#425000
0&
#430000
1&
#435000
0&
#440000
1&
#445000
0&
#450000
1&
#455000
0&
#460000
1&
#465000
0&
#470000
1&
#475000
0&
#480000
1&
#485000
0&
#490000
1&
#495000
0&
#500000
1&
#505000
0&
#510000
1&
#515000
0&
#520000
1&
#525000
0&
#530000
1&
#535000
0&
#540000
1&
#545000
0&
#550000
1&
#555000
0&
#560000
1&
#565000
0&
#570000
1&
#575000
0&
#580000
1&
#585000
0&
#590000
1&
#595000
0&
#600000
1&
#605000
0&
#610000
1&
#615000
0&
#620000
1&
#625000
0&
#630000
1&
#635000
0&
#640000
1&
#645000
0&
#650000
1&
#655000
0&
#660000
1&
#665000
0&
#670000
1&
#675000
0&
#680000
1&
#685000
0&
#690000
1&
#695000
0&
#700000
1&
#705000
0&
#710000
1&
#715000
0&
#720000
1&
#725000
0&
#730000
1&
#735000
0&
#740000
1&
#745000
0&
#750000
1&
#755000
0&
#760000
1&
#765000
0&
#770000
1&
#775000
0&
#780000
1&
#785000
0&
#790000
1&
#795000
0&
#800000
1&
#805000
0&
#810000
1&
#815000
0&
#820000
1&
#825000
0&
#830000
1&
#835000
0&
#840000
1&
#845000
0&
#850000
1&
#855000
0&
#860000
1&
#865000
0&
#870000
1&
#875000
0&
#880000
1&
#885000
0&
#890000
1&
#895000
0&
#900000
1&
#905000
0&
#910000
1&
#915000
0&
#920000
1&
#925000
0&
#930000
1&
#935000
0&
#940000
1&
#945000
0&
#950000
1&
#955000
0&
#960000
1&
#965000
0&
#970000
1&
#975000
0&
#980000
1&
#985000
0&
#990000
1&
#995000
0&
#1000000
1&
#1005000
0&
#1010000
1&
#1015000
0&
#1020000
1&
#1025000
0&
#1030000
1&
#1035000
0&
#1040000
1&
#1045000
0&
#1050000
1&
#1055000
0&
#1060000
1&
#1065000
0&
#1070000
1&
#1075000
0&
#1080000
1&
#1085000
0&
#1090000
1&
#1095000
0&
#1100000
1&
#1105000
0&
#1110000
1&
#1115000
0&
#1120000
1&
#1125000
0&
#1130000
1&
#1135000
0&
#1140000
1&
#1145000
0&
#1150000
1&
#1155000
0&
#1160000
1&
#1165000
0&
#1170000
1&
#1175000
0&
#1180000
1&
#1185000
0&
#1190000
1&
#1195000
0&
#1200000
1&
#1205000
0&
#1210000
1&
#1215000
0&
#1220000
1&
#1225000
0&
#1230000
1&
#1235000
0&
#1240000
1&
#1245000
0&
#1250000
1&
#1255000
0&
#1260000
1&
#1265000
0&
#1270000
1&
#1275000
0&
#1280000
1&
#1285000
0&
#1290000
1&
#1295000
0&
#1300000
1&
#1305000
0&
#1310000
1&
#1315000
0&
#1320000
1&
#1325000
0&
#1330000
1&
#1335000
0&
#1340000
1&
#1345000
0&
#1350000
1&
#1355000
0&
#1360000
1&
#1365000
0&
#1370000
1&
#1375000
0&
#1380000
1&
#1385000
0&
#1390000
1&
#1395000
0&
#1400000
1&
#1405000
0&
#1410000
1&
#1415000
0&
#1420000
1&
#1425000
0&
#1430000
1&
#1435000
0&
#1440000
1&
#1445000
0&
#1450000
1&
#1455000
0&
#1460000
1&
#1465000
0&
#1470000
1&
#1475000
0&
#1480000
1&
#1485000
0&
#1490000
1&
#1495000
0&
#1500000
1&
#1505000
0&
#1510000
1&
#1515000
0&
#1520000
1&
#1525000
0&
#1530000
1&
#1535000
0&
#1540000
1&
#1545000
0&
#1550000
1&
#1555000
0&
#1560000
1&
#1565000
0&
#1570000
1&
#1575000
0&
#1580000
1&
#1585000
0&
#1590000
1&
#1595000
0&
#1600000
1&
#1605000
0&
#1610000
1&
#1615000
0&
#1620000
1&
#1625000
0&
#1630000
1&
#1635000
0&
#1640000
1&
#1645000
0&
#1650000
1&
#1655000
0&
#1660000
1&
#1665000
0&
#1670000
1&
#1675000
0&
#1680000
1&
#1685000
0&
#1690000
1&
#1695000
0&
#1700000
1&
#1705000
0&
#1710000
1&
#1715000
0&
#1720000
1&
#1725000
0&
#1730000
1&
#1735000
0&
#1740000
1&
#1745000
0&
#1750000
1&
#1755000
0&
#1760000
1&
#1765000
0&
#1770000
1&
#1775000
0&
#1780000
1&
#1785000
0&
#1790000
1&
#1795000
0&
#1800000
1&
#1805000
0&
#1810000
1&
#1815000
0&
#1820000
1&
#1825000
0&
#1830000
1&
#1835000
0&
#1840000
1&
#1845000
0&
#1850000
1&
#1855000
0&
#1860000
1&
#1865000
0&
#1870000
1&
#1875000
0&
#1880000
1&
#1885000
0&
#1890000
1&
#1895000
0&
#1900000
1&
#1905000
0&
#1910000
1&
#1915000
0&
#1920000
1&
#1925000
0&
#1930000
1&
#1935000
0&
#1940000
1&
#1945000
0&
#1950000
1&
#1955000
0&
#1960000
1&
#1965000
0&
#1970000
1&
#1975000
0&
#1980000
1&
#1985000
0&
#1990000
1&
#1995000
0&
#2000000
1&
#2005000
0&
#2010000
1&
#2015000
0&
#2020000
1&
#2025000
0&
#2030000
1&
#2035000
0&
#2040000
1&
#2045000
0&
#2050000
1&
#2055000
0&
#2060000
1&
#2065000
0&
#2070000
1&
#2075000
0&
#2080000
1&
#2085000
0&
#2090000
1&
#2095000
0&
#2100000
1&
#2105000
0&
#2110000
1&
#2115000
0&
#2120000
1&
#2125000
0&
#2130000
1&
#2135000
0&
#2140000
1&
#2145000
0&
#2150000
1&
#2155000
0&
#2160000
1&
#2165000
0&
#2170000
1&
#2175000
0&
#2180000
1&
#2185000
0&
#2190000
1&
#2195000
0&
#2200000
1&
#2205000
0&
#2210000
1&
#2215000
0&
#2220000
1&
#2225000
0&
#2230000
1&
#2235000
0&
#2240000
1&
#2245000
0&
#2250000
1&
#2255000
0&
#2260000
1&
#2265000
0&
#2270000
1&
#2275000
0&
#2280000
1&
#2285000
0&
#2290000
1&
#2295000
0&
#2300000
1&
#2305000
0&
#2310000
1&
#2315000
0&
#2320000
1&
#2325000
0&
#2330000
1&
#2335000
0&
#2340000
1&
#2345000
0&
#2350000
1&
#2355000
0&
#2360000
1&
#2365000
0&
#2370000
1&
#2375000
0&
#2380000
1&
#2385000
0&
#2390000
1&
#2395000
0&
#2400000
1&
#2405000
0&
#2410000
1&
#2415000
0&
#2420000
1&
#2425000
0&
#2430000
1&
#2435000
0&
#2440000
1&
#2445000
0&
#2450000
1&
#2455000
0&
#2460000
1&
#2465000
0&
#2470000
1&
#2475000
0&
#2480000
1&
#2485000
0&
#2490000
1&
#2495000
0&
#2500000
1&
#2505000
0&
#2510000
1&
#2515000
0&
#2520000
1&
#2525000
0&
#2530000
1&
#2535000
0&
#2540000
1&
#2545000
0&
#2550000
1&
#2555000
0&
#2560000
1&
#2565000
0&
#2570000
1&
#2575000
0&
#2580000
1&
#2585000
0&
#2590000
1&
#2595000
0&
#2600000
1&
#2605000
0&
#2610000
1&
#2615000
0&
#2620000
1&
#2625000
0&
#2630000
1&
#2635000
0&
#2640000
1&
#2645000
0&
#2650000
1&
#2655000
0&
#2660000
1&
#2665000
0&
#2670000
1&
#2675000
0&
#2680000
1&
#2685000
0&
#2690000
1&
#2695000
0&
#2700000
1&
#2705000
0&
#2710000
1&
#2715000
0&
#2720000
1&
#2725000
0&
#2730000
1&
#2735000
0&
#2740000
1&
#2745000
0&
#2750000
1&
#2755000
0&
#2760000
1&
#2765000
0&
#2770000
1&
#2775000
0&
#2780000
1&
#2785000
0&
#2790000
1&
#2795000
0&
#2800000
1&
#2805000
0&
#2810000
1&
#2815000
0&
#2820000
1&
#2825000
0&
#2830000
1&
#2835000
0&
#2840000
1&
#2845000
0&
#2850000
1&
#2855000
0&
#2860000
1&
#2865000
0&
#2870000
1&
#2875000
0&
#2880000
1&
#2885000
0&
#2890000
1&
#2895000
0&
#2900000
1&
#2905000
0&
#2910000
1&
#2915000
0&
#2920000
1&
#2925000
0&
#2930000
1&
#2935000
0&
#2940000
1&
#2945000
0&
#2950000
1&
#2955000
0&
#2960000
1&
#2965000
0&
#2970000
1&
#2975000
0&
#2980000
1&
#2985000
0&
#2990000
1&
#2995000
0&
#3000000
1&
#3005000
0&
#3010000
1&
#3015000
0&
#3020000
1&
#3025000
0&
#3030000
1&
#3035000
0&
#3040000
1&
#3045000
0&
#3050000
1&
#3055000
0&
#3060000
1&
#3065000
0&
#3070000
1&
#3075000
0&
#3080000
1&
#3085000
0&
#3090000
1&
#3095000
0&
#3100000
1&
#3105000
0&
#3110000
1&
#3115000
0&
#3120000
1&
#3125000
0&
#3130000
1&
#3135000
0&
#3140000
1&
#3145000
0&
#3150000
1&
#3155000
0&
#3160000
1&
#3165000
0&
#3170000
1&
#3175000
0&
#3180000
1&
#3185000
0&
#3190000
1&
#3195000
0&
#3200000
1&
#3205000
0&
#3210000
1&
#3215000
0&
#3220000
1&
#3225000
0&
#3230000
1&
#3235000
0&
#3240000
1&
#3245000
0&
#3250000
1&
#3255000
0&
#3260000
1&
#3265000
0&
#3270000
1&
#3275000
0&
#3280000
1&
#3285000
0&
#3290000
1&
#3295000
0&
#3300000
1&
#3305000
0&
#3310000
1&
#3315000
0&
#3320000
1&
#3325000
0&
#3330000
1&
#3335000
0&
#3340000
1&
#3345000
0&
#3350000
1&
#3355000
0&
#3360000
1&
#3365000
0&
#3370000
1&
#3375000
0&
#3380000
1&
#3385000
0&
#3390000
1&
#3395000
0&
#3400000
1&
#3405000
0&
#3410000
1&
#3415000
0&
#3420000
1&
#3425000
0&
#3430000
1&
#3435000
0&
#3440000
1&
#3445000
0&
#3450000
1&
#3455000
0&
#3460000
1&
#3465000
0&
#3470000
1&
#3475000
0&
#3480000
1&
#3485000
0&
#3490000
1&
#3495000
0&
#3500000
1&
#3505000
0&
#3510000
1&
#3515000
0&
#3520000
1&
#3525000
0&
#3530000
1&
#3535000
0&
#3540000
1&
#3545000
0&
#3550000
1&
#3555000
0&
#3560000
1&
#3565000
0&
#3570000
1&
#3575000
0&
#3580000
1&
#3585000
0&
#3590000
1&
#3595000
0&
#3600000
1&
#3605000
0&
#3610000
1&
#3615000
0&
#3620000
1&
#3625000
0&
#3630000
1&
#3635000
0&
#3640000
1&
#3645000
0&
#3650000
1&
#3655000
0&
#3660000
1&
#3665000
0&
#3670000
1&
#3675000
0&
#3680000
1&
#3685000
0&
#3690000
1&
#3695000
0&
#3700000
1&
#3705000
0&
#3710000
1&
#3715000
0&
#3720000
1&
#3725000
0&
#3730000
1&
#3735000
0&
#3740000
1&
#3745000
0&
#3750000
1&
#3755000
0&
#3760000
1&
#3765000
0&
#3770000
1&
#3775000
0&
#3780000
1&
#3785000
0&
#3790000
1&
#3795000
0&
#3800000
1&
#3805000
0&
#3810000
1&
#3815000
0&
#3820000
1&
#3825000
0&
#3830000
1&
#3835000
0&
#3840000
1&
#3845000
0&
#3850000
1&
#3855000
0&
#3860000
1&
#3865000
0&
#3870000
1&
#3875000
0&
#3880000
1&
#3885000
0&
#3890000
1&
#3895000
0&
#3900000
1&
#3905000
0&
#3910000
1&
#3915000
0&
#3920000
1&
#3925000
0&
#3930000
1&
#3935000
0&
#3940000
1&
#3945000
0&
#3950000
1&
#3955000
0&
#3960000
1&
#3965000
0&
#3970000
1&
#3975000
0&
#3980000
1&
#3985000
0&
#3990000
1&
#3995000
0&
#4000000
1&
#4005000
0&
#4010000
1&
#4015000
0&
#4020000
1&
#4025000
0&
#4030000
1&
#4035000
0&
#4040000
1&
#4045000
0&
#4050000
1&
#4055000
0&
#4060000
1&
#4065000
0&
#4070000
1&
#4075000
0&
#4080000
1&
#4085000
0&
#4090000
1&
#4095000
0&
#4100000
1&
#4105000
0&
#4110000
1&
#4115000
0&
#4120000
1&
#4125000
0&
#4130000
1&
#4135000
0&
#4140000
1&
#4145000
0&
#4150000
1&
#4155000
0&
#4160000
1&
#4165000
0&
#4170000
1&
#4175000
0&
#4180000
1&
#4185000
0&
#4190000
1&
#4195000
0&
#4200000
1&
#4205000
0&
#4210000
1&
#4215000
0&
#4220000
1&
#4225000
0&
#4230000
1&
#4235000
0&
#4240000
1&
#4245000
0&
#4250000
1&
#4255000
0&
#4260000
1&
#4265000
0&
#4270000
1&
#4275000
0&
#4280000
1&
#4285000
0&
#4290000
1&
#4295000
0&
#4300000
1&
#4305000
0&
#4310000
1&
#4315000
0&
#4320000
1&
#4325000
0&
#4330000
1&
#4335000
0&
#4340000
1&
#4345000
0&
#4350000
1&
#4355000
0&
#4360000
1&
#4365000
0&
#4370000
1&
#4375000
0&
#4380000
1&
#4385000
0&
#4390000
1&
#4395000
0&
#4400000
1&
#4405000
0&
#4410000
1&
#4415000
0&
#4420000
1&
#4425000
0&
#4430000
1&
#4435000
0&
#4440000
1&
#4445000
0&
#4450000
1&
#4455000
0&
#4460000
1&
#4465000
0&
#4470000
1&
#4475000
0&
#4480000
1&
#4485000
0&
#4490000
1&
#4495000
0&
#4500000
1&
#4505000
0&
#4510000
1&
#4515000
0&
#4520000
1&
#4525000
0&
#4530000
1&
#4535000
0&
#4540000
1&
#4545000
0&
#4550000
1&
#4555000
0&
#4560000
1&
#4565000
0&
#4570000
1&
#4575000
0&
#4580000
1&
#4585000
0&
#4590000
1&
#4595000
0&
#4600000
1&
#4605000
0&
#4610000
1&
#4615000
0&
#4620000
1&
#4625000
0&
#4630000
1&
#4635000
0&
#4640000
1&
#4645000
0&
#4650000
1&
#4655000
0&
#4660000
1&
#4665000
0&
#4670000
1&
#4675000
0&
#4680000
1&
#4685000
0&
#4690000
1&
#4695000
0&
#4700000
1&
#4705000
0&
#4710000
1&
#4715000
0&
#4720000
1&
#4725000
0&
#4730000
1&
#4735000
0&
#4740000
1&
#4745000
0&
#4750000
1&
#4755000
0&
#4760000
1&
#4765000
0&
#4770000
1&
#4775000
0&
#4780000
1&
#4785000
0&
#4790000
1&
#4795000
0&
#4800000
1&
#4805000
0&
#4810000
1&
#4815000
0&
#4820000
1&
#4825000
0&
#4830000
1&
#4835000
0&
#4840000
1&
#4845000
0&
#4850000
1&
#4855000
0&
#4860000
1&
#4865000
0&
#4870000
1&
#4875000
0&
#4880000
1&
#4885000
0&
#4890000
1&
#4895000
0&
#4900000
1&
#4905000
0&
#4910000
1&
#4915000
0&
#4920000
1&
#4925000
0&
#4930000
1&
#4935000
0&
#4940000
1&
#4945000
0&
#4950000
1&
#4955000
0&
#4960000
1&
#4965000
0&
#4970000
1&
#4975000
0&
#4980000
1&
#4985000
0&
#4990000
1&
#4995000
0&
#5000000
1&
#5005000
0&
#5010000
1&
#5015000
0&
#5020000
1&
#5025000
0&
#5030000
1&
#5035000
0&
#5040000
1&
#5045000
0&
#5050000
1&
#5055000
0&
#5060000
1&
#5065000
0&
#5070000
1&
#5075000
0&
#5080000
1&
#5085000
0&
#5090000
1&
#5095000
0&
#5100000
1&
#5105000
0&
#5110000
1&
#5115000
0&
#5120000
1&
#5125000
0&
#5130000
1&
#5135000
0&
#5140000
1&
#5145000
0&
#5150000
1&
#5155000
0&
#5160000
1&
#5165000
0&
#5170000
1&
#5175000
0&
#5180000
1&
#5185000
0&
#5190000
1&
#5195000
0&
#5200000
1&
#5205000
0&
#5210000
1&
#5215000
0&
#5220000
1&
#5225000
0&
#5230000
1&
#5235000
0&
#5240000
1&
#5245000
0&
#5250000
1&
#5255000
0&
#5260000
1&
#5265000
0&
#5270000
1&
#5275000
0&
#5280000
1&
#5285000
0&
#5290000
1&
#5295000
0&
#5300000
1&
#5305000
0&
#5310000
1&
#5315000
0&
#5320000
1&
#5325000
0&
#5330000
1&
#5335000
0&
#5340000
1&
#5345000
0&
#5350000
1&
#5355000
0&
#5360000
1&
#5365000
0&
#5370000
1&
#5375000
0&
#5380000
1&
#5385000
0&
#5390000
1&
#5395000
0&
#5400000
1&
#5405000
0&
#5410000
1&
#5415000
0&
#5420000
1&
#5425000
0&
#5430000
1&
#5435000
0&
#5440000
1&
#5445000
0&
#5450000
1&
#5455000
0&
#5460000
1&
#5465000
0&
#5470000
1&
#5475000
0&
#5480000
1&
#5485000
0&
#5490000
1&
#5495000
0&
#5500000
1&
#5505000
0&
#5510000
1&
#5515000
0&
#5520000
1&
#5525000
0&
#5530000
1&
#5535000
0&
#5540000
1&
#5545000
0&
#5550000
1&
#5555000
0&
#5560000
1&
#5565000
0&
#5570000
1&
#5575000
0&
#5580000
1&
#5585000
0&
#5590000
1&
#5595000
0&
#5600000
1&
#5605000
0&
#5610000
1&
#5615000
0&
#5620000
1&
#5625000
0&
#5630000
1&
#5635000
0&
#5640000
1&
#5645000
0&
#5650000
1&
#5655000
0&
#5660000
1&
#5665000
0&
#5670000
1&
#5675000
0&
#5680000
1&
#5685000
0&
#5690000
1&
#5695000
0&
#5700000
1&
#5705000
0&
#5710000
1&
#5715000
0&
#5720000
1&
#5725000
0&
#5730000
1&
#5735000
0&
#5740000
1&
#5745000
0&
#5750000
1&
#5755000
0&
#5760000
1&
#5765000
0&
#5770000
1&
#5775000
0&
#5780000
1&
#5785000
0&
#5790000
1&
#5795000
0&
#5800000
1&
#5805000
0&
#5810000
1&
#5815000
0&
#5820000
1&
#5825000
0&
#5830000
1&
#5835000
0&
#5840000
1&
#5845000
0&
#5850000
1&
#5855000
0&
#5860000
1&
#5865000
0&
#5870000
1&
#5875000
0&
#5880000
1&
#5885000
0&
#5890000
1&
#5895000
0&
#5900000
1&
#5905000
0&
#5910000
1&
#5915000
0&
#5920000
1&
#5925000
0&
#5930000
1&
#5935000
0&
#5940000
1&
#5945000
0&
#5950000
1&
#5955000
0&
#5960000
1&
#5965000
0&
#5970000
1&
#5975000
0&
#5980000
1&
#5985000
0&
#5990000
1&
#5995000
0&
#6000000
1&
#6005000
0&
#6010000
1&
#6015000
0&
#6020000
1&
#6025000
0&
#6030000
1&
#6035000
0&
#6040000
1&
#6045000
0&
#6050000
1&
#6055000
0&
#6060000
1&
#6065000
0&
#6070000
1&
#6075000
0&
#6080000
1&
#6085000
0&
#6090000
1&
#6095000
0&
#6100000
1&
#6105000
0&
#6110000
1&
#6115000
0&
#6120000
1&
#6125000
0&
#6130000
1&
#6135000
0&
#6140000
1&
#6145000
0&
#6150000
1&
#6155000
0&
#6160000
1&
#6165000
0&
#6170000
1&
#6175000
0&
#6180000
1&
#6185000
0&
#6190000
1&
#6195000
0&
#6200000
1&
#6205000
0&
#6210000
1&
#6215000
0&
#6220000
1&
#6225000
0&
#6230000
1&
#6235000
0&
#6240000
1&
#6245000
0&
#6250000
1&
#6255000
0&
#6260000
1&
#6265000
0&
#6270000
1&
#6275000
0&
#6280000
1&
#6285000
0&
#6290000
1&
#6295000
0&
#6300000
1&
#6305000
0&
#6310000
1&
#6315000
0&
#6320000
1&
#6325000
0&
#6330000
1&
#6335000
0&
#6340000
1&
#6345000
0&
#6350000
1&
#6355000
0&
#6360000
1&
#6365000
0&
#6370000
1&
#6375000
0&
#6380000
1&
#6385000
0&
#6390000
1&
#6395000
0&
#6400000
1&
#6405000
0&
#6410000
1&
#6415000
0&
#6420000
1&
#6425000
0&
#6430000
1&
#6435000
0&
#6440000
1&
#6445000
0&
#6450000
1&
#6455000
0&
#6460000
1&
#6465000
0&
#6470000
1&
#6475000
0&
#6480000
1&
#6485000
0&
#6490000
1&
#6495000
0&
#6500000
1&
#6505000
0&
#6510000
1&
#6515000
0&
#6520000
1&
#6525000
0&
#6530000
1&
#6535000
0&
#6540000
1&
#6545000
0&
#6550000
1&
#6555000
0&
#6560000
1&
#6565000
0&
#6570000
1&
#6575000
0&
#6580000
1&
#6585000
0&
#6590000
1&
#6595000
0&
#6600000
1&
#6605000
0&
#6610000
1&
#6615000
0&
#6620000
1&
#6625000
0&
#6630000
1&
#6635000
0&
#6640000
1&
#6645000
0&
#6650000
1&
#6655000
0&
#6660000
1&
#6665000
0&
#6670000
1&
#6675000
0&
#6680000
1&
#6685000
0&
#6690000
1&
#6695000
0&
#6700000
1&
#6705000
0&
#6710000
1&
#6715000
0&
#6720000
1&
#6725000
0&
#6730000
1&
#6735000
0&
#6740000
1&
#6745000
0&
#6750000
1&
#6755000
0&
#6760000
1&
#6765000
0&
#6770000
1&
#6775000
0&
#6780000
1&
#6785000
0&
#6790000
1&
#6795000
0&
#6800000
1&
#6805000
0&
#6810000
1&
#6815000
0&
#6820000
1&
#6825000
0&
#6830000
1&
#6835000
0&
#6840000
1&
#6845000
0&
#6850000
1&
#6855000
0&
#6860000
1&
#6865000
0&
#6870000
1&
#6875000
0&
#6880000
1&
#6885000
0&
#6890000
1&
#6895000
0&
#6900000
1&
#6905000
0&
#6910000
1&
#6915000
0&
#6920000
1&
#6925000
0&
#6930000
1&
#6935000
0&
#6940000
1&
#6945000
0&
#6950000
1&
#6955000
0&
#6960000
1&
#6965000
0&
#6970000
1&
#6975000
0&
#6980000
1&
#6985000
0&
#6990000
1&
#6995000
0&
#7000000
1&
#7005000
0&
#7010000
1&
#7015000
0&
#7020000
1&
#7025000
0&
#7030000
1&
#7035000
0&
#7040000
1&
#7045000
0&
#7050000
1&
#7055000
0&
#7060000
1&
#7065000
0&
#7070000
1&
#7075000
0&
#7080000
1&
#7085000
0&
#7090000
1&
#7095000
0&
#7100000
1&
#7105000
0&
#7110000
1&
#7115000
0&
#7120000
1&
#7125000
0&
#7130000
1&
#7135000
0&
#7140000
1&
#7145000
0&
#7150000
1&
#7155000
0&
#7160000
1&
#7165000
0&
#7170000
1&
#7175000
0&
#7180000
1&
#7185000
0&
#7190000
1&
#7195000
0&
#7200000
1&
#7205000
0&
#7210000
1&
#7215000
0&
#7220000
1&
#7225000
0&
#7230000
1&
#7235000
0&
#7240000
1&
#7245000
0&
#7250000
1&
#7255000
0&
#7260000
1&
#7265000
0&
#7270000
1&
#7275000
0&
#7280000
1&
#7285000
0&
#7290000
1&
#7295000
0&
#7300000
1&
#7305000
0&
#7310000
1&
#7315000
0&
#7320000
1&
#7325000
0&
#7330000
1&
#7335000
0&
#7340000
1&
#7345000
0&
#7350000
1&
#7355000
0&
#7360000
1&
#7365000
0&
#7370000
1&
#7375000
0&
#7380000
1&
#7385000
0&
#7390000
1&
#7395000
0&
#7400000
1&
#7405000
0&
#7410000
1&
#7415000
0&
#7420000
1&
#7425000
0&
#7430000
1&
#7435000
0&
#7440000
1&
#7445000
0&
#7450000
1&
#7455000
0&
#7460000
1&
#7465000
0&
#7470000
1&
#7475000
0&
#7480000
1&
#7485000
0&
#7490000
1&
#7495000
0&
#7500000
1&
#7505000
0&
#7510000
1&
#7515000
0&
#7520000
1&
#7525000
0&
#7530000
1&
#7535000
0&
#7540000
1&
#7545000
0&
#7550000
1&
#7555000
0&
#7560000
1&
#7565000
0&
#7570000
1&
#7575000
0&
#7580000
1&
#7585000
0&
#7590000
1&
#7595000
0&
#7600000
1&
#7605000
0&
#7610000
1&
#7615000
0&
#7620000
1&
#7625000
0&
#7630000
1&
#7635000
0&
#7640000
1&
#7645000
0&
#7650000
1&
#7655000
0&
#7660000
1&
#7665000
0&
#7670000
1&
#7675000
0&
#7680000
1&
#7685000
0&
#7690000
1&
#7695000
0&
#7700000
1&
#7705000
0&
#7710000
1&
#7715000
0&
#7720000
1&
#7725000
0&
#7730000
1&
#7735000
0&
#7740000
1&
#7745000
0&
#7750000
1&
#7755000
0&
#7760000
1&
#7765000
0&
#7770000
1&
#7775000
0&
#7780000
1&
#7785000
0&
#7790000
1&
#7795000
0&
#7800000
1&
#7805000
0&
#7810000
1&
#7815000
0&
#7820000
1&
#7825000
0&
#7830000
1&
#7835000
0&
#7840000
1&
#7845000
0&
#7850000
1&
#7855000
0&
#7860000
1&
#7865000
0&
#7870000
1&
#7875000
0&
#7880000
1&
#7885000
0&
#7890000
1&
#7895000
0&
#7900000
1&
#7905000
0&
#7910000
1&
#7915000
0&
#7920000
1&
#7925000
0&
#7930000
1&
#7935000
0&
#7940000
1&
#7945000
0&
#7950000
1&
#7955000
0&
#7960000
1&
#7965000
0&
#7970000
1&
#7975000
0&
#7980000
1&
#7985000
0&
#7990000
1&
#7995000
0&
#8000000
1&
