// Seed: 387426230
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  initial id_3 = 1'b0;
  assign id_1 = 1'b0;
  logic [7:0] id_5 = id_5[1];
  tri0 id_6;
  assign id_6 = 1;
  always @*;
  wire id_7;
endmodule
module module_1 (
    output uwire id_0,
    input  wire  id_1,
    input  tri0  id_2,
    output uwire id_3
);
  wand id_5;
  wire id_6;
  module_0(
      id_6, id_6, id_6, id_6
  );
  assign id_3 = 1;
  wire id_7;
  assign id_0 = 1;
  id_8(
      1, id_0, 1'b0, id_5
  );
endmodule
