make[1]: Entering directory `/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim'
vsim -c -coverage   -sv_seed 10 +UVM_TESTNAME=mem_ldr_test +UVM_VERBOSITY=UVM_MEDIUM -permit_unmatched_virtual_intf +notimingchecks -suppress 8887 -solvefaildebug -solvefailtestcase    -uvmcontrol=none  -printsimstats     -do " coverage save -onexit mem_ldr_test.ucdb; set IterationLimit 140000; set NoQuitOnFinish 1;   run -all; quit -f;"  optimized_batch_top_tb  
Reading pref.tcl

# 2023.2_2

# vsim -c -coverage -sv_seed 10 "+UVM_TESTNAME=mem_ldr_test" "+UVM_VERBOSITY=UVM_MEDIUM" -permit_unmatched_virtual_intf "+notimingchecks" -suppress 8887 -solvefaildebug -solvefailtestcase -uvmcontrol=none -printsimstats -do " coverage save -onexit mem_ldr_test.ucdb; set IterationLimit 140000; set NoQuitOnFinish 1;   run -all; quit -f;" optimized_batch_top_tb 
# Start time: 06:06:29 on Dec 06,2023
# //  Questa Sim
# //  Version 2023.2_2 linux Jun  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.imem_driver_bfm(fast)
# Loading work.imem_monitor_bfm(fast)
# Loading work.uvmf_base_pkg_hdl(fast)
# Loading work.imem_pkg_hdl(fast)
# Loading work.fetch_in_driver_bfm(fast)
# Loading work.fetch_in_monitor_bfm(fast)
# Loading work.fetch_out_driver_bfm(fast)
# Loading work.fetch_out_monitor_bfm(fast)
# Loading work.decode_in_driver_bfm(fast)
# Loading work.decode_in_monitor_bfm(fast)
# Loading work.decode_out_driver_bfm(fast)
# Loading work.decode_out_monitor_bfm(fast)
# Loading work.execute_in_driver_bfm(fast)
# Loading work.execute_in_monitor_bfm(fast)
# Loading work.execute_out_driver_bfm(fast)
# Loading work.execute_out_monitor_bfm(fast)
# Loading work.writeback_in_driver_bfm(fast)
# Loading work.writeback_in_monitor_bfm(fast)
# Loading work.writeback_out_driver_bfm(fast)
# Loading work.writeback_out_monitor_bfm(fast)
# Loading work.memaccess_in_driver_bfm(fast)
# Loading work.memaccess_in_monitor_bfm(fast)
# Loading work.memaccess_out_driver_bfm(fast)
# Loading work.memaccess_out_monitor_bfm(fast)
# Loading work.control_in_driver_bfm(fast)
# Loading work.control_in_monitor_bfm(fast)
# Loading work.control_out_driver_bfm(fast)
# Loading work.control_out_monitor_bfm(fast)
# Loading work.dmem_driver_bfm(fast)
# Loading work.dmem_monitor_bfm(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.uvmf_base_pkg(fast)
# Loading work.imem_pkg(fast)
# Loading work.dmem_pkg_hdl(fast)
# Loading work.dmem_pkg(fast)
# Loading work.control_out_pkg_hdl(fast)
# Loading work.control_out_pkg(fast)
# Loading work.control_in_pkg_hdl(fast)
# Loading work.control_in_pkg(fast)
# Loading work.lc3_prediction_pkg(fast)
# Loading work.control_env_pkg(fast)
# Loading work.writeback_out_pkg_hdl(fast)
# Loading work.writeback_out_pkg(fast)
# Loading work.writeback_in_pkg_hdl(fast)
# Loading work.writeback_in_pkg(fast)
# Loading work.writeback_env_pkg(fast)
# Loading work.memaccess_out_pkg_hdl(fast)
# Loading work.memaccess_out_pkg(fast)
# Loading work.memaccess_in_pkg_hdl(fast)
# Loading work.memaccess_in_pkg(fast)
# Loading work.memaccess_env_pkg(fast)
# Loading work.execute_out_pkg_hdl(fast)
# Loading work.execute_out_pkg(fast)
# Loading work.execute_in_pkg_hdl(fast)
# Loading work.execute_in_pkg(fast)
# Loading work.execute_env_pkg(fast)
# Loading work.decode_out_pkg_hdl(fast)
# Loading work.decode_out_pkg(fast)
# Loading work.decode_in_pkg_hdl(fast)
# Loading work.decode_in_pkg(fast)
# Loading work.decode_env_pkg(fast)
# Loading work.fetch_out_pkg_hdl(fast)
# Loading work.fetch_out_pkg(fast)
# Loading work.fetch_in_pkg_hdl(fast)
# Loading work.fetch_in_pkg(fast)
# Loading work.fetch_env_pkg(fast)
# Loading work.lc3_env_pkg(fast)
# Loading work.lc3_parameters_pkg(fast)
# Loading work.lc3_sequences_pkg(fast)
# Loading work.lc3_test_pkg(fast)
# Loading work.hvl_top_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.hvl_top(fast)
# Loading work.hdl_top(fast)
# Loading work.fetch_in_if_sv_unit(fast)
# Loading work.fetch_in_if(fast__1)
# Loading work.fetch_out_if_sv_unit(fast)
# Loading work.fetch_out_if(fast__1)
# Loading work.decode_in_if_sv_unit(fast)
# Loading work.decode_in_if(fast__1)
# Loading work.decode_out_if_sv_unit(fast)
# Loading work.decode_out_if(fast__1)
# Loading work.execute_in_if_sv_unit(fast)
# Loading work.execute_in_if(fast__1)
# Loading work.execute_out_if_sv_unit(fast)
# Loading work.execute_out_if(fast__1)
# Loading work.writeback_in_if_sv_unit(fast)
# Loading work.writeback_in_if(fast__1)
# Loading work.writeback_out_if_sv_unit(fast)
# Loading work.writeback_out_if(fast__1)
# Loading work.memaccess_in_if_sv_unit(fast)
# Loading work.memaccess_in_if(fast__1)
# Loading work.memaccess_out_if_sv_unit(fast)
# Loading work.memaccess_out_if(fast__1)
# Loading work.control_in_if_sv_unit(fast)
# Loading work.control_in_if(fast__1)
# Loading work.control_out_if_sv_unit(fast)
# Loading work.control_out_if(fast__1)
# Loading work.imem_if_sv_unit(fast)
# Loading work.imem_if(fast__1)
# Loading work.dmem_if_sv_unit(fast)
# Loading work.dmem_if(fast__1)
# Loading work.fetch_in_monitor_bfm_sv_unit(fast)
# Loading work.fetch_in_monitor_bfm(fast__1)
# Loading work.fetch_out_monitor_bfm_sv_unit(fast)
# Loading work.fetch_out_monitor_bfm(fast__1)
# Loading work.decode_in_monitor_bfm_sv_unit(fast)
# Loading work.decode_in_monitor_bfm(fast__1)
# Loading work.decode_out_monitor_bfm_sv_unit(fast)
# Loading work.decode_out_monitor_bfm(fast__1)
# Loading work.execute_in_monitor_bfm_sv_unit(fast)
# Loading work.execute_in_monitor_bfm(fast__1)
# Loading work.execute_out_monitor_bfm_sv_unit(fast)
# Loading work.execute_out_monitor_bfm(fast__1)
# Loading work.writeback_in_monitor_bfm_sv_unit(fast)
# Loading work.writeback_in_monitor_bfm(fast__1)
# Loading work.writeback_out_monitor_bfm_sv_unit(fast)
# Loading work.writeback_out_monitor_bfm(fast__1)
# Loading work.memaccess_in_monitor_bfm_sv_unit(fast)
# Loading work.memaccess_in_monitor_bfm(fast__1)
# Loading work.memaccess_out_monitor_bfm_sv_unit(fast)
# Loading work.memaccess_out_monitor_bfm(fast__1)
# Loading work.control_in_monitor_bfm_sv_unit(fast)
# Loading work.control_in_monitor_bfm(fast__1)
# Loading work.control_out_monitor_bfm_sv_unit(fast)
# Loading work.control_out_monitor_bfm(fast__1)
# Loading work.imem_monitor_bfm_sv_unit(fast)
# Loading work.imem_monitor_bfm(fast__1)
# Loading work.dmem_monitor_bfm_sv_unit(fast)
# Loading work.dmem_monitor_bfm(fast__1)
# Loading work.imem_driver_bfm_sv_unit(fast)
# Loading work.imem_driver_bfm(fast__1)
# Loading work.dmem_driver_bfm_sv_unit(fast)
# Loading work.dmem_driver_bfm(fast__1)
# Loading work.LC3(fast)
# Loading /mnt/apps/public/COE/mg_apps/questa2023.2_2/questasim/uvm-1.1d/linux/uvm_dpi.so
#  coverage save -onexit mem_ldr_test.ucdb
#  set IterationLimit 140000
# 140000
#  set NoQuitOnFinish 1
# 1
#    run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# ----------------------------------------------------------------
# //  UVM Framework 
# //  Version 2023.3
# //  (C) 2013-2023 Siemens Corporation
# //  Digital Industries Software
# //  Siemens EDA
# //  All Rights Reserved.
# ----------------------------------------------------------------
# 
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init()
# Entered into hvl top
# UVM_INFO @ 0: reporter [RNTST] Running test mem_ldr_test...
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: uvm_test_top.environment.control_env.predictor [PREDICTOR_REVIEW] This predictor has been created either through generation or re-generation with merging.  Remove this warning after the predictor has been reviewed.
# UVM_WARNING @ 0: uvm_test_top.environment.execute_env.exe_pred [PREDICTOR_REVIEW] This predictor has been created either through generation or re-generation with merging.  Remove this warning after the predictor has been reviewed.
# UVM_WARNING @ 0: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] end_of_test_empty_check has been turned off
# UVM_WARNING @ 0: uvm_test_top.environment.fetch_env.predictor [PREDICTOR_REVIEW] This predictor has been created either through generation or re-generation with merging.  Remove this warning after the predictor has been reviewed.
# UVM_WARNING @ 0: uvm_test_top.environment.imem_resp.imem_resp_coverage [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that transaction variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: uvm_test_top.environment.writeback_env.predictor [PREDICTOR_REVIEW] This predictor has been created either through generation or re-generation with merging.  Remove this warning after the predictor has been reviewed.
# UVM_INFO @ 0: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] bfm.start_monitoring() 
# UVM_INFO @ 20: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 20: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x0 ACTUAL: npc:0x0000 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 20: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 30: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 30: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x0 
# UVM_INFO @ 30: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 40: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 40: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 40: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 50: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 50: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 50: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 50: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 50: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 50: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 50: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 60: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 60: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 60: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 60: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 60: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 60: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 60: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 70: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 70: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 70: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 70: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 70: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 70: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 70: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 80: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 80: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 80: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 80: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 80: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 80: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 80: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 90: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 90: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3002 pc:0x3001 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 90: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 90: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 90: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 90: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 90: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 100: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 100: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3003 pc:0x3002 instrmem_rd:0x1 ACTUAL: npc:0x3002 pc:0x3001 instrmem_rd:0x1 
# UVM_INFO @ 100: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 100: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x0 pcoffset9:0x000 instruction:0x2000 npc_in:0x3002 
# UVM_INFO @ 100: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 100: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 100: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 100: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 100: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 110: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 110: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3004 pc:0x3003 instrmem_rd:0x1 ACTUAL: npc:0x3003 pc:0x3002 instrmem_rd:0x1 
# UVM_INFO @ 110: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 110: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x1 pcoffset9:0x000 instruction:0x2200 npc_in:0x3003 
# UVM_INFO @ 110: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3002 ir_var:0x2000 
# UVM_INFO @ 110: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3002 ir_var:0x2000 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3002 ir_var:0x2000 
# UVM_INFO @ 110: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 110: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 110: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 110: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 110: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 110: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 120: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 120: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3004 pc:0x3003 instrmem_rd:0x0 ACTUAL: npc:0x3004 pc:0x3003 instrmem_rd:0x1 
# UVM_INFO @ 120: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3003 ir_var:0x2200 
# UVM_INFO @ 120: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3003 ir_var:0x2200 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3003 ir_var:0x2200 
# UVM_INFO @ 120: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3001 M_Data:0x0000 IR_Exec:0x2000 pcout:0x3001 ACTUAL: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3001 M_Data:0x0000 IR_Exec:0x2000 pcout:0x3001 
# UVM_INFO @ 120: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 120: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3001 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3001 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 120: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 120: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 120: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 130: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 130: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3004 pc:0x3003 instrmem_rd:0x0 ACTUAL: npc:0x3004 pc:0x3003 instrmem_rd:0x0 
# UVM_INFO @ 130: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 130: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3001 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3001 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 130: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 130: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 130: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 140: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 140: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3005 pc:0x3004 instrmem_rd:0x1 ACTUAL: npc:0x3004 pc:0x3003 instrmem_rd:0x0 
# UVM_INFO @ 140: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 140: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x2 pcoffset9:0x000 instruction:0x2400 npc_in:0x3004 
# UVM_INFO @ 140: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 140: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 140: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 140: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 140: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 140: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 140: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 150: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 150: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3005 pc:0x3004 instrmem_rd:0x0 ACTUAL: npc:0x3005 pc:0x3004 instrmem_rd:0x1 
# UVM_INFO @ 150: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3004 ir_var:0x2400 
# UVM_INFO @ 150: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3004 ir_var:0x2400 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3004 ir_var:0x2400 
# UVM_INFO @ 150: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3002 M_Data:0x0000 IR_Exec:0x2200 pcout:0x3002 ACTUAL: sr1:0x0 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3002 M_Data:0x0000 IR_Exec:0x2200 pcout:0x3002 
# UVM_INFO @ 150: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 150: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 150: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3002 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3002 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 150: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 150: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 150: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 160: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 160: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3006 pc:0x3005 instrmem_rd:0x1 ACTUAL: npc:0x3005 pc:0x3004 instrmem_rd:0x0 
# UVM_INFO @ 160: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 160: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x3 pcoffset9:0x000 instruction:0x2600 npc_in:0x3005 
# UVM_INFO @ 160: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 160: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 160: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 160: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 160: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 160: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 160: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 170: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 170: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3006 pc:0x3005 instrmem_rd:0x0 ACTUAL: npc:0x3006 pc:0x3005 instrmem_rd:0x1 
# UVM_INFO @ 170: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3005 ir_var:0x2600 
# UVM_INFO @ 170: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3005 ir_var:0x2600 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3005 ir_var:0x2600 
# UVM_INFO @ 170: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3003 M_Data:0x0000 IR_Exec:0x2400 pcout:0x3003 ACTUAL: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3003 M_Data:0x0000 IR_Exec:0x2400 pcout:0x3003 
# UVM_INFO @ 170: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 170: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 170: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3003 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3003 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 170: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 170: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 170: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 180: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 180: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3007 pc:0x3006 instrmem_rd:0x1 ACTUAL: npc:0x3006 pc:0x3005 instrmem_rd:0x0 
# UVM_INFO @ 180: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 180: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x4 pcoffset9:0x000 instruction:0x2800 npc_in:0x3006 
# UVM_INFO @ 180: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 180: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 180: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 180: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 180: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 180: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 180: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 190: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 190: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3007 pc:0x3006 instrmem_rd:0x0 ACTUAL: npc:0x3007 pc:0x3006 instrmem_rd:0x1 
# UVM_INFO @ 190: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3006 ir_var:0x2800 
# UVM_INFO @ 190: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3006 ir_var:0x2800 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3006 ir_var:0x2800 
# UVM_INFO @ 190: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3004 M_Data:0x0000 IR_Exec:0x2600 pcout:0x3004 ACTUAL: sr1:0x0 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3004 M_Data:0x0000 IR_Exec:0x2600 pcout:0x3004 
# UVM_INFO @ 190: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 190: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 190: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3004 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3004 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 190: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 190: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 190: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 200: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 200: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3008 pc:0x3007 instrmem_rd:0x1 ACTUAL: npc:0x3007 pc:0x3006 instrmem_rd:0x0 
# UVM_INFO @ 200: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 200: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x5 pcoffset9:0x000 instruction:0x2a00 npc_in:0x3007 
# UVM_INFO @ 200: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 200: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 200: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 200: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 200: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 200: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 200: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 210: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 210: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3008 pc:0x3007 instrmem_rd:0x0 ACTUAL: npc:0x3008 pc:0x3007 instrmem_rd:0x1 
# UVM_INFO @ 210: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3007 ir_var:0x2a00 
# UVM_INFO @ 210: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3007 ir_var:0x2a00 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3007 ir_var:0x2a00 
# UVM_INFO @ 210: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3005 M_Data:0x0000 IR_Exec:0x2800 pcout:0x3005 ACTUAL: sr1:0x0 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3005 M_Data:0x0000 IR_Exec:0x2800 pcout:0x3005 
# UVM_INFO @ 210: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 210: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 210: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3005 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3005 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 210: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 210: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 210: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 220: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 220: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3009 pc:0x3008 instrmem_rd:0x1 ACTUAL: npc:0x3008 pc:0x3007 instrmem_rd:0x0 
# UVM_INFO @ 220: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 220: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x6 pcoffset9:0x000 instruction:0x2c00 npc_in:0x3008 
# UVM_INFO @ 220: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 220: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 220: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 220: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 220: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 220: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 220: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 230: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 230: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3009 pc:0x3008 instrmem_rd:0x0 ACTUAL: npc:0x3009 pc:0x3008 instrmem_rd:0x1 
# UVM_INFO @ 230: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3008 ir_var:0x2c00 
# UVM_INFO @ 230: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3008 ir_var:0x2c00 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3008 ir_var:0x2c00 
# UVM_INFO @ 230: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3006 M_Data:0x0000 IR_Exec:0x2a00 pcout:0x3006 ACTUAL: sr1:0x0 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3006 M_Data:0x0000 IR_Exec:0x2a00 pcout:0x3006 
# UVM_INFO @ 230: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 230: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 230: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3006 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3006 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 230: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 230: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 230: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 240: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 240: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300a pc:0x3009 instrmem_rd:0x1 ACTUAL: npc:0x3009 pc:0x3008 instrmem_rd:0x0 
# UVM_INFO @ 240: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 240: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x7 pcoffset9:0x000 instruction:0x2e00 npc_in:0x3009 
# UVM_INFO @ 240: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 240: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 240: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 240: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 240: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 240: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 240: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 250: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 250: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300a pc:0x3009 instrmem_rd:0x0 ACTUAL: npc:0x300a pc:0x3009 instrmem_rd:0x1 
# UVM_INFO @ 250: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3009 ir_var:0x2e00 
# UVM_INFO @ 250: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3009 ir_var:0x2e00 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3009 ir_var:0x2e00 
# UVM_INFO @ 250: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3007 M_Data:0x0000 IR_Exec:0x2c00 pcout:0x3007 ACTUAL: sr1:0x0 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3007 M_Data:0x0000 IR_Exec:0x2c00 pcout:0x3007 
# UVM_INFO @ 250: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 250: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 250: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3007 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3007 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 250: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 250: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 250: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 260: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 260: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300b pc:0x300a instrmem_rd:0x1 ACTUAL: npc:0x300a pc:0x3009 instrmem_rd:0x0 
# UVM_INFO @ 260: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 260: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x6 baser:0x4 pcoffset6:0x11 instruction:0x6d11 npc_in:0x300a 
# UVM_INFO @ 260: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 260: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 260: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 260: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 260: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 260: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 260: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 270: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 270: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300b pc:0x300a instrmem_rd:0x0 ACTUAL: npc:0x300b pc:0x300a instrmem_rd:0x1 
# UVM_INFO @ 270: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x300a ir_var:0x6d11 
# UVM_INFO @ 270: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x300a ir_var:0x6d11 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x300a ir_var:0x6d11 
# UVM_INFO @ 270: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3008 M_Data:0x0000 IR_Exec:0x2e00 pcout:0x3008 ACTUAL: sr1:0x0 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3008 M_Data:0x0000 IR_Exec:0x2e00 pcout:0x3008 
# UVM_INFO @ 270: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 270: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 270: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3008 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3008 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 270: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 270: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 270: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 280: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 280: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300c pc:0x300b instrmem_rd:0x1 ACTUAL: npc:0x300b pc:0x300a instrmem_rd:0x0 
# UVM_INFO @ 280: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 280: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x7 baser:0x4 pcoffset6:0x01 instruction:0x6f01 npc_in:0x300b 
# UVM_INFO @ 280: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 280: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 280: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 280: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 280: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 280: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 280: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 290: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 290: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300c pc:0x300b instrmem_rd:0x0 ACTUAL: npc:0x300c pc:0x300b instrmem_rd:0x1 
# UVM_INFO @ 290: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x300b ir_var:0x6f01 
# UVM_INFO @ 290: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x300b ir_var:0x6f01 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x300b ir_var:0x6f01 
# UVM_INFO @ 290: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0011 M_Data:0x0000 IR_Exec:0x6d11 pcout:0x0011 ACTUAL: sr1:0x4 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0011 M_Data:0x0000 IR_Exec:0x6d11 pcout:0x0011 
# UVM_INFO @ 290: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 290: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 290: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0011 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0011 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 290: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 290: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 290: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 300: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 300: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300d pc:0x300c instrmem_rd:0x1 ACTUAL: npc:0x300c pc:0x300b instrmem_rd:0x0 
# UVM_INFO @ 300: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 300: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x2 baser:0x5 pcoffset6:0x2e instruction:0x656e npc_in:0x300c 
# UVM_INFO @ 300: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 300: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 300: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 300: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 300: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 300: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 300: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 310: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 310: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300d pc:0x300c instrmem_rd:0x0 ACTUAL: npc:0x300d pc:0x300c instrmem_rd:0x1 
# UVM_INFO @ 310: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x300c ir_var:0x656e 
# UVM_INFO @ 310: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x300c ir_var:0x656e ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x300c ir_var:0x656e 
# UVM_INFO @ 310: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0001 M_Data:0x0000 IR_Exec:0x6f01 pcout:0x0001 ACTUAL: sr1:0x4 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0001 M_Data:0x0000 IR_Exec:0x6f01 pcout:0x0001 
# UVM_INFO @ 310: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 310: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 310: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0001 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0001 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 310: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 310: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 310: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 320: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 320: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300e pc:0x300d instrmem_rd:0x1 ACTUAL: npc:0x300d pc:0x300c instrmem_rd:0x0 
# UVM_INFO @ 320: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 320: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x6 baser:0x4 pcoffset6:0x20 instruction:0x6d20 npc_in:0x300d 
# UVM_INFO @ 320: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 320: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 320: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 320: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 320: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 320: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 320: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 330: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 330: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300e pc:0x300d instrmem_rd:0x0 ACTUAL: npc:0x300e pc:0x300d instrmem_rd:0x1 
# UVM_INFO @ 330: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x300d ir_var:0x6d20 
# UVM_INFO @ 330: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x300d ir_var:0x6d20 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x300d ir_var:0x6d20 
# UVM_INFO @ 330: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffee M_Data:0x0000 IR_Exec:0x656e pcout:0xffee ACTUAL: sr1:0x5 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffee M_Data:0x0000 IR_Exec:0x656e pcout:0xffee 
# UVM_INFO @ 330: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 330: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 330: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffee dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffee dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 330: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 330: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 330: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 340: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 340: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300f pc:0x300e instrmem_rd:0x1 ACTUAL: npc:0x300e pc:0x300d instrmem_rd:0x0 
# UVM_INFO @ 340: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 340: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x2 baser:0x5 pcoffset6:0x39 instruction:0x6579 npc_in:0x300e 
# UVM_INFO @ 340: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 340: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 340: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 340: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 340: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 340: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 340: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 350: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 350: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300f pc:0x300e instrmem_rd:0x0 ACTUAL: npc:0x300f pc:0x300e instrmem_rd:0x1 
# UVM_INFO @ 350: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x300e ir_var:0x6579 
# UVM_INFO @ 350: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x300e ir_var:0x6579 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x300e ir_var:0x6579 
# UVM_INFO @ 350: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe0 M_Data:0x0000 IR_Exec:0x6d20 pcout:0xffe0 ACTUAL: sr1:0x4 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe0 M_Data:0x0000 IR_Exec:0x6d20 pcout:0xffe0 
# UVM_INFO @ 350: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 350: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 350: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffe0 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffe0 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 350: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 350: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 350: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 360: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 360: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3010 pc:0x300f instrmem_rd:0x1 ACTUAL: npc:0x300f pc:0x300e instrmem_rd:0x0 
# UVM_INFO @ 360: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 360: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x2 baser:0x1 pcoffset6:0x07 instruction:0x6447 npc_in:0x300f 
# UVM_INFO @ 360: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 360: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 360: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 360: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 360: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 360: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 360: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 370: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 370: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3010 pc:0x300f instrmem_rd:0x0 ACTUAL: npc:0x3010 pc:0x300f instrmem_rd:0x1 
# UVM_INFO @ 370: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x300f ir_var:0x6447 
# UVM_INFO @ 370: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x300f ir_var:0x6447 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x300f ir_var:0x6447 
# UVM_INFO @ 370: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff9 M_Data:0x0000 IR_Exec:0x6579 pcout:0xfff9 ACTUAL: sr1:0x5 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff9 M_Data:0x0000 IR_Exec:0x6579 pcout:0xfff9 
# UVM_INFO @ 370: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 370: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 370: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfff9 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfff9 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 370: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 370: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 370: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 380: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 380: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3011 pc:0x3010 instrmem_rd:0x1 ACTUAL: npc:0x3010 pc:0x300f instrmem_rd:0x0 
# UVM_INFO @ 380: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 380: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x4 baser:0x3 pcoffset6:0x27 instruction:0x68e7 npc_in:0x3010 
# UVM_INFO @ 380: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 380: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 380: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 380: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 380: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 380: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 380: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 390: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 390: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3011 pc:0x3010 instrmem_rd:0x0 ACTUAL: npc:0x3011 pc:0x3010 instrmem_rd:0x1 
# UVM_INFO @ 390: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3010 ir_var:0x68e7 
# UVM_INFO @ 390: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3010 ir_var:0x68e7 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3010 ir_var:0x68e7 
# UVM_INFO @ 390: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0007 M_Data:0x0000 IR_Exec:0x6447 pcout:0x0007 ACTUAL: sr1:0x1 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0007 M_Data:0x0000 IR_Exec:0x6447 pcout:0x0007 
# UVM_INFO @ 390: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 390: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 390: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0007 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0007 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 390: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 390: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 390: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 400: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 400: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3012 pc:0x3011 instrmem_rd:0x1 ACTUAL: npc:0x3011 pc:0x3010 instrmem_rd:0x0 
# UVM_INFO @ 400: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 400: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x5 baser:0x6 pcoffset6:0x02 instruction:0x6b82 npc_in:0x3011 
# UVM_INFO @ 400: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 400: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 400: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 400: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 400: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 400: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 400: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 410: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 410: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3012 pc:0x3011 instrmem_rd:0x0 ACTUAL: npc:0x3012 pc:0x3011 instrmem_rd:0x1 
# UVM_INFO @ 410: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3011 ir_var:0x6b82 
# UVM_INFO @ 410: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3011 ir_var:0x6b82 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3011 ir_var:0x6b82 
# UVM_INFO @ 410: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe7 M_Data:0x0000 IR_Exec:0x68e7 pcout:0xffe7 ACTUAL: sr1:0x3 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe7 M_Data:0x0000 IR_Exec:0x68e7 pcout:0xffe7 
# UVM_INFO @ 410: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 410: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 410: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffe7 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffe7 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 410: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 410: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 410: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 420: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 420: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3013 pc:0x3012 instrmem_rd:0x1 ACTUAL: npc:0x3012 pc:0x3011 instrmem_rd:0x0 
# UVM_INFO @ 420: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 420: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x3 baser:0x3 pcoffset6:0x1e instruction:0x66de npc_in:0x3012 
# UVM_INFO @ 420: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 420: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 420: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 420: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 420: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 420: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 420: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 430: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 430: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3013 pc:0x3012 instrmem_rd:0x0 ACTUAL: npc:0x3013 pc:0x3012 instrmem_rd:0x1 
# UVM_INFO @ 430: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3012 ir_var:0x66de 
# UVM_INFO @ 430: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3012 ir_var:0x66de ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3012 ir_var:0x66de 
# UVM_INFO @ 430: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0002 M_Data:0x0000 IR_Exec:0x6b82 pcout:0x0002 ACTUAL: sr1:0x6 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0002 M_Data:0x0000 IR_Exec:0x6b82 pcout:0x0002 
# UVM_INFO @ 430: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 430: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 430: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0002 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0002 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 430: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 430: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 430: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 440: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 440: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3014 pc:0x3013 instrmem_rd:0x1 ACTUAL: npc:0x3013 pc:0x3012 instrmem_rd:0x0 
# UVM_INFO @ 440: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 440: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x1 baser:0x7 pcoffset6:0x3d instruction:0x63fd npc_in:0x3013 
# UVM_INFO @ 440: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 440: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 440: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 440: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 440: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 440: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 440: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 450: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 450: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3014 pc:0x3013 instrmem_rd:0x0 ACTUAL: npc:0x3014 pc:0x3013 instrmem_rd:0x1 
# UVM_INFO @ 450: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3013 ir_var:0x63fd 
# UVM_INFO @ 450: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3013 ir_var:0x63fd ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3013 ir_var:0x63fd 
# UVM_INFO @ 450: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001e M_Data:0x0000 IR_Exec:0x66de pcout:0x001e ACTUAL: sr1:0x3 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001e M_Data:0x0000 IR_Exec:0x66de pcout:0x001e 
# UVM_INFO @ 450: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 450: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 450: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x001e dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x001e dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 450: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 450: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 450: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 460: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 460: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3015 pc:0x3014 instrmem_rd:0x1 ACTUAL: npc:0x3014 pc:0x3013 instrmem_rd:0x0 
# UVM_INFO @ 460: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 460: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x1 baser:0x1 pcoffset6:0x1d instruction:0x625d npc_in:0x3014 
# UVM_INFO @ 460: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 460: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 460: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 460: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 460: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 460: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 460: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 470: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 470: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3015 pc:0x3014 instrmem_rd:0x0 ACTUAL: npc:0x3015 pc:0x3014 instrmem_rd:0x1 
# UVM_INFO @ 470: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3014 ir_var:0x625d 
# UVM_INFO @ 470: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3014 ir_var:0x625d ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3014 ir_var:0x625d 
# UVM_INFO @ 470: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffd M_Data:0x0000 IR_Exec:0x63fd pcout:0xfffd ACTUAL: sr1:0x7 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffd M_Data:0x0000 IR_Exec:0x63fd pcout:0xfffd 
# UVM_INFO @ 470: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 470: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 470: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfffd dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfffd dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 470: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 470: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 470: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 480: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 480: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3016 pc:0x3015 instrmem_rd:0x1 ACTUAL: npc:0x3015 pc:0x3014 instrmem_rd:0x0 
# UVM_INFO @ 480: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 480: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x1 baser:0x4 pcoffset6:0x24 instruction:0x6324 npc_in:0x3015 
# UVM_INFO @ 480: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 480: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 480: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 480: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 480: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 480: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 480: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 490: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 490: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3016 pc:0x3015 instrmem_rd:0x0 ACTUAL: npc:0x3016 pc:0x3015 instrmem_rd:0x1 
# UVM_INFO @ 490: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3015 ir_var:0x6324 
# UVM_INFO @ 490: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3015 ir_var:0x6324 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3015 ir_var:0x6324 
# UVM_INFO @ 490: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001d M_Data:0x0000 IR_Exec:0x625d pcout:0x001d ACTUAL: sr1:0x1 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001d M_Data:0x0000 IR_Exec:0x625d pcout:0x001d 
# UVM_INFO @ 490: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 490: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 490: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x001d dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x001d dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 490: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 490: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 490: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 500: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 500: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3017 pc:0x3016 instrmem_rd:0x1 ACTUAL: npc:0x3016 pc:0x3015 instrmem_rd:0x0 
# UVM_INFO @ 500: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 500: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x0 baser:0x2 pcoffset6:0x2a instruction:0x60aa npc_in:0x3016 
# UVM_INFO @ 500: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 500: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 500: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 500: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 500: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 500: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 500: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 510: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 510: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3017 pc:0x3016 instrmem_rd:0x0 ACTUAL: npc:0x3017 pc:0x3016 instrmem_rd:0x1 
# UVM_INFO @ 510: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3016 ir_var:0x60aa 
# UVM_INFO @ 510: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3016 ir_var:0x60aa ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3016 ir_var:0x60aa 
# UVM_INFO @ 510: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe4 M_Data:0x0000 IR_Exec:0x6324 pcout:0xffe4 ACTUAL: sr1:0x4 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe4 M_Data:0x0000 IR_Exec:0x6324 pcout:0xffe4 
# UVM_INFO @ 510: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 510: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 510: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffe4 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffe4 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 510: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 510: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 510: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 520: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 520: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3018 pc:0x3017 instrmem_rd:0x1 ACTUAL: npc:0x3017 pc:0x3016 instrmem_rd:0x0 
# UVM_INFO @ 520: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 520: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x4 baser:0x6 pcoffset6:0x38 instruction:0x69b8 npc_in:0x3017 
# UVM_INFO @ 520: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 520: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 520: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 520: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 520: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 520: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 520: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 530: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 530: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3018 pc:0x3017 instrmem_rd:0x0 ACTUAL: npc:0x3018 pc:0x3017 instrmem_rd:0x1 
# UVM_INFO @ 530: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3017 ir_var:0x69b8 
# UVM_INFO @ 530: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3017 ir_var:0x69b8 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3017 ir_var:0x69b8 
# UVM_INFO @ 530: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffea M_Data:0x0000 IR_Exec:0x60aa pcout:0xffea ACTUAL: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffea M_Data:0x0000 IR_Exec:0x60aa pcout:0xffea 
# UVM_INFO @ 530: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 530: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 530: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffea dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffea dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 530: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 530: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 530: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 540: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 540: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3019 pc:0x3018 instrmem_rd:0x1 ACTUAL: npc:0x3018 pc:0x3017 instrmem_rd:0x0 
# UVM_INFO @ 540: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 540: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x1 baser:0x4 pcoffset6:0x1a instruction:0x631a npc_in:0x3018 
# UVM_INFO @ 540: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 540: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 540: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 540: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 540: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 540: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 540: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 550: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 550: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3019 pc:0x3018 instrmem_rd:0x0 ACTUAL: npc:0x3019 pc:0x3018 instrmem_rd:0x1 
# UVM_INFO @ 550: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3018 ir_var:0x631a 
# UVM_INFO @ 550: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3018 ir_var:0x631a ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3018 ir_var:0x631a 
# UVM_INFO @ 550: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff8 M_Data:0x0000 IR_Exec:0x69b8 pcout:0xfff8 ACTUAL: sr1:0x6 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff8 M_Data:0x0000 IR_Exec:0x69b8 pcout:0xfff8 
# UVM_INFO @ 550: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 550: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 550: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfff8 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfff8 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 550: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 550: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 550: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 560: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 560: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301a pc:0x3019 instrmem_rd:0x1 ACTUAL: npc:0x3019 pc:0x3018 instrmem_rd:0x0 
# UVM_INFO @ 560: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 560: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x3 baser:0x4 pcoffset6:0x3c instruction:0x673c npc_in:0x3019 
# UVM_INFO @ 560: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 560: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 560: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 560: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 560: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 560: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 560: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 570: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 570: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301a pc:0x3019 instrmem_rd:0x0 ACTUAL: npc:0x301a pc:0x3019 instrmem_rd:0x1 
# UVM_INFO @ 570: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3019 ir_var:0x673c 
# UVM_INFO @ 570: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3019 ir_var:0x673c ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3019 ir_var:0x673c 
# UVM_INFO @ 570: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001a M_Data:0x0000 IR_Exec:0x631a pcout:0x001a ACTUAL: sr1:0x4 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001a M_Data:0x0000 IR_Exec:0x631a pcout:0x001a 
# UVM_INFO @ 570: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 570: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 570: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x001a dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x001a dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 570: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 570: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 570: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 580: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 580: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301b pc:0x301a instrmem_rd:0x1 ACTUAL: npc:0x301a pc:0x3019 instrmem_rd:0x0 
# UVM_INFO @ 580: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 580: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x7 baser:0x2 pcoffset6:0x07 instruction:0x6e87 npc_in:0x301a 
# UVM_INFO @ 580: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 580: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 580: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 580: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 580: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 580: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 580: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 590: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 590: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301b pc:0x301a instrmem_rd:0x0 ACTUAL: npc:0x301b pc:0x301a instrmem_rd:0x1 
# UVM_INFO @ 590: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x301a ir_var:0x6e87 
# UVM_INFO @ 590: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x301a ir_var:0x6e87 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x301a ir_var:0x6e87 
# UVM_INFO @ 590: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffc M_Data:0x0000 IR_Exec:0x673c pcout:0xfffc ACTUAL: sr1:0x4 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffc M_Data:0x0000 IR_Exec:0x673c pcout:0xfffc 
# UVM_INFO @ 590: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 590: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 590: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfffc dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfffc dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 590: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 590: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 590: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 600: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 600: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301c pc:0x301b instrmem_rd:0x1 ACTUAL: npc:0x301b pc:0x301a instrmem_rd:0x0 
# UVM_INFO @ 600: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 600: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x2 baser:0x7 pcoffset6:0x3f instruction:0x65ff npc_in:0x301b 
# UVM_INFO @ 600: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 600: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 600: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 600: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 600: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 600: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 600: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 610: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 610: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301c pc:0x301b instrmem_rd:0x0 ACTUAL: npc:0x301c pc:0x301b instrmem_rd:0x1 
# UVM_INFO @ 610: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x301b ir_var:0x65ff 
# UVM_INFO @ 610: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x301b ir_var:0x65ff ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x301b ir_var:0x65ff 
# UVM_INFO @ 610: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0007 M_Data:0x0000 IR_Exec:0x6e87 pcout:0x0007 ACTUAL: sr1:0x2 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0007 M_Data:0x0000 IR_Exec:0x6e87 pcout:0x0007 
# UVM_INFO @ 610: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 610: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 610: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0007 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0007 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 610: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 610: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 610: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 620: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 620: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301d pc:0x301c instrmem_rd:0x1 ACTUAL: npc:0x301c pc:0x301b instrmem_rd:0x0 
# UVM_INFO @ 620: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 620: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x6 baser:0x2 pcoffset6:0x3f instruction:0x6cbf npc_in:0x301c 
# UVM_INFO @ 620: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 620: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 620: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 620: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 620: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 620: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 620: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 630: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 630: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301d pc:0x301c instrmem_rd:0x0 ACTUAL: npc:0x301d pc:0x301c instrmem_rd:0x1 
# UVM_INFO @ 630: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x301c ir_var:0x6cbf 
# UVM_INFO @ 630: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x301c ir_var:0x6cbf ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x301c ir_var:0x6cbf 
# UVM_INFO @ 630: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffff M_Data:0x0000 IR_Exec:0x65ff pcout:0xffff ACTUAL: sr1:0x7 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffff M_Data:0x0000 IR_Exec:0x65ff pcout:0xffff 
# UVM_INFO @ 630: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 630: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 630: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffff dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffff dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 630: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 630: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 630: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 640: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 640: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301e pc:0x301d instrmem_rd:0x1 ACTUAL: npc:0x301d pc:0x301c instrmem_rd:0x0 
# UVM_INFO @ 640: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 640: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x0 baser:0x7 pcoffset6:0x24 instruction:0x61e4 npc_in:0x301d 
# UVM_INFO @ 640: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 640: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 640: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 640: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 640: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 640: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 640: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 650: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 650: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301e pc:0x301d instrmem_rd:0x0 ACTUAL: npc:0x301e pc:0x301d instrmem_rd:0x1 
# UVM_INFO @ 650: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x301d ir_var:0x61e4 
# UVM_INFO @ 650: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x301d ir_var:0x61e4 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x301d ir_var:0x61e4 
# UVM_INFO @ 650: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffff M_Data:0x0000 IR_Exec:0x6cbf pcout:0xffff ACTUAL: sr1:0x2 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffff M_Data:0x0000 IR_Exec:0x6cbf pcout:0xffff 
# UVM_INFO @ 650: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 650: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 650: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffff dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffff dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 650: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 650: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 650: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 660: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 660: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301f pc:0x301e instrmem_rd:0x1 ACTUAL: npc:0x301e pc:0x301d instrmem_rd:0x0 
# UVM_INFO @ 660: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 660: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x5 baser:0x0 pcoffset6:0x2b instruction:0x6a2b npc_in:0x301e 
# UVM_INFO @ 660: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 660: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 660: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 660: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 660: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 660: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 660: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 670: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 670: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301f pc:0x301e instrmem_rd:0x0 ACTUAL: npc:0x301f pc:0x301e instrmem_rd:0x1 
# UVM_INFO @ 670: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x301e ir_var:0x6a2b 
# UVM_INFO @ 670: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x301e ir_var:0x6a2b ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x301e ir_var:0x6a2b 
# UVM_INFO @ 670: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe4 M_Data:0x0000 IR_Exec:0x61e4 pcout:0xffe4 ACTUAL: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe4 M_Data:0x0000 IR_Exec:0x61e4 pcout:0xffe4 
# UVM_INFO @ 670: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 670: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 670: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffe4 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffe4 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 670: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 670: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 670: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 680: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 680: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3020 pc:0x301f instrmem_rd:0x1 ACTUAL: npc:0x301f pc:0x301e instrmem_rd:0x0 
# UVM_INFO @ 680: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 680: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x0 baser:0x3 pcoffset6:0x06 instruction:0x60c6 npc_in:0x301f 
# UVM_INFO @ 680: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 680: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 680: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 680: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 680: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 680: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 680: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 690: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 690: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3020 pc:0x301f instrmem_rd:0x0 ACTUAL: npc:0x3020 pc:0x301f instrmem_rd:0x1 
# UVM_INFO @ 690: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x301f ir_var:0x60c6 
# UVM_INFO @ 690: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x301f ir_var:0x60c6 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x301f ir_var:0x60c6 
# UVM_INFO @ 690: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffeb M_Data:0x0000 IR_Exec:0x6a2b pcout:0xffeb ACTUAL: sr1:0x0 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffeb M_Data:0x0000 IR_Exec:0x6a2b pcout:0xffeb 
# UVM_INFO @ 690: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 690: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 690: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffeb dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffeb dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 690: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 690: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 690: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 700: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 700: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3021 pc:0x3020 instrmem_rd:0x1 ACTUAL: npc:0x3020 pc:0x301f instrmem_rd:0x0 
# UVM_INFO @ 700: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 700: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x7 baser:0x3 pcoffset6:0x2f instruction:0x6eef npc_in:0x3020 
# UVM_INFO @ 700: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 700: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 700: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 700: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 700: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 700: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 700: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 710: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 710: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3021 pc:0x3020 instrmem_rd:0x0 ACTUAL: npc:0x3021 pc:0x3020 instrmem_rd:0x1 
# UVM_INFO @ 710: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3020 ir_var:0x6eef 
# UVM_INFO @ 710: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3020 ir_var:0x6eef ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3020 ir_var:0x6eef 
# UVM_INFO @ 710: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0006 M_Data:0x0000 IR_Exec:0x60c6 pcout:0x0006 ACTUAL: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0006 M_Data:0x0000 IR_Exec:0x60c6 pcout:0x0006 
# UVM_INFO @ 710: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 710: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 710: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0006 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0006 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 710: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 710: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 710: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 720: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 720: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3022 pc:0x3021 instrmem_rd:0x1 ACTUAL: npc:0x3021 pc:0x3020 instrmem_rd:0x0 
# UVM_INFO @ 720: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 720: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x0 baser:0x3 pcoffset6:0x3c instruction:0x60fc npc_in:0x3021 
# UVM_INFO @ 720: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 720: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 720: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 720: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 720: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 720: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 720: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 730: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 730: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3022 pc:0x3021 instrmem_rd:0x0 ACTUAL: npc:0x3022 pc:0x3021 instrmem_rd:0x1 
# UVM_INFO @ 730: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3021 ir_var:0x60fc 
# UVM_INFO @ 730: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3021 ir_var:0x60fc ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3021 ir_var:0x60fc 
# UVM_INFO @ 730: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffef M_Data:0x0000 IR_Exec:0x6eef pcout:0xffef ACTUAL: sr1:0x3 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffef M_Data:0x0000 IR_Exec:0x6eef pcout:0xffef 
# UVM_INFO @ 730: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 730: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 730: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffef dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffef dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 730: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 730: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 730: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 740: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 740: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3023 pc:0x3022 instrmem_rd:0x1 ACTUAL: npc:0x3022 pc:0x3021 instrmem_rd:0x0 
# UVM_INFO @ 740: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 740: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x4 baser:0x0 pcoffset6:0x1e instruction:0x681e npc_in:0x3022 
# UVM_INFO @ 740: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 740: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 740: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 740: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 740: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 740: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 740: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 750: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 750: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3023 pc:0x3022 instrmem_rd:0x0 ACTUAL: npc:0x3023 pc:0x3022 instrmem_rd:0x1 
# UVM_INFO @ 750: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3022 ir_var:0x681e 
# UVM_INFO @ 750: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3022 ir_var:0x681e ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3022 ir_var:0x681e 
# UVM_INFO @ 750: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffc M_Data:0x0000 IR_Exec:0x60fc pcout:0xfffc ACTUAL: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffc M_Data:0x0000 IR_Exec:0x60fc pcout:0xfffc 
# UVM_INFO @ 750: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 750: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 750: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfffc dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfffc dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 750: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 750: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 750: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 760: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 760: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3024 pc:0x3023 instrmem_rd:0x1 ACTUAL: npc:0x3023 pc:0x3022 instrmem_rd:0x0 
# UVM_INFO @ 760: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 760: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x5 baser:0x6 pcoffset6:0x25 instruction:0x6ba5 npc_in:0x3023 
# UVM_INFO @ 760: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 760: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 760: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 760: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 760: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 760: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 760: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 770: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 770: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3024 pc:0x3023 instrmem_rd:0x0 ACTUAL: npc:0x3024 pc:0x3023 instrmem_rd:0x1 
# UVM_INFO @ 770: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3023 ir_var:0x6ba5 
# UVM_INFO @ 770: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3023 ir_var:0x6ba5 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3023 ir_var:0x6ba5 
# UVM_INFO @ 770: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001e M_Data:0x0000 IR_Exec:0x681e pcout:0x001e ACTUAL: sr1:0x0 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001e M_Data:0x0000 IR_Exec:0x681e pcout:0x001e 
# UVM_INFO @ 770: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 770: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 770: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x001e dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x001e dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 770: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 770: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 770: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 780: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 780: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3025 pc:0x3024 instrmem_rd:0x1 ACTUAL: npc:0x3024 pc:0x3023 instrmem_rd:0x0 
# UVM_INFO @ 780: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 780: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x5 baser:0x0 pcoffset6:0x10 instruction:0x6a10 npc_in:0x3024 
# UVM_INFO @ 780: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 780: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 780: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 780: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 780: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 780: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 780: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 790: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 790: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3025 pc:0x3024 instrmem_rd:0x0 ACTUAL: npc:0x3025 pc:0x3024 instrmem_rd:0x1 
# UVM_INFO @ 790: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3024 ir_var:0x6a10 
# UVM_INFO @ 790: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3024 ir_var:0x6a10 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3024 ir_var:0x6a10 
# UVM_INFO @ 790: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe5 M_Data:0x0000 IR_Exec:0x6ba5 pcout:0xffe5 ACTUAL: sr1:0x6 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe5 M_Data:0x0000 IR_Exec:0x6ba5 pcout:0xffe5 
# UVM_INFO @ 790: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 790: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 790: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffe5 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffe5 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 790: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 790: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 790: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 800: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 800: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3026 pc:0x3025 instrmem_rd:0x1 ACTUAL: npc:0x3025 pc:0x3024 instrmem_rd:0x0 
# UVM_INFO @ 800: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 800: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x0 baser:0x6 pcoffset6:0x0b instruction:0x618b npc_in:0x3025 
# UVM_INFO @ 800: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 800: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 800: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 800: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 800: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 800: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 800: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 810: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 810: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3026 pc:0x3025 instrmem_rd:0x0 ACTUAL: npc:0x3026 pc:0x3025 instrmem_rd:0x1 
# UVM_INFO @ 810: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3025 ir_var:0x618b 
# UVM_INFO @ 810: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3025 ir_var:0x618b ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3025 ir_var:0x618b 
# UVM_INFO @ 810: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0010 M_Data:0x0000 IR_Exec:0x6a10 pcout:0x0010 ACTUAL: sr1:0x0 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0010 M_Data:0x0000 IR_Exec:0x6a10 pcout:0x0010 
# UVM_INFO @ 810: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 810: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 810: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0010 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0010 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 810: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 810: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 810: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 820: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 820: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3027 pc:0x3026 instrmem_rd:0x1 ACTUAL: npc:0x3026 pc:0x3025 instrmem_rd:0x0 
# UVM_INFO @ 820: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 820: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x2 baser:0x5 pcoffset6:0x3d instruction:0x657d npc_in:0x3026 
# UVM_INFO @ 820: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 820: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 820: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 820: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 820: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 820: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 820: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 830: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 830: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3027 pc:0x3026 instrmem_rd:0x0 ACTUAL: npc:0x3027 pc:0x3026 instrmem_rd:0x1 
# UVM_INFO @ 830: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3026 ir_var:0x657d 
# UVM_INFO @ 830: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3026 ir_var:0x657d ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3026 ir_var:0x657d 
# UVM_INFO @ 830: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x000b M_Data:0x0000 IR_Exec:0x618b pcout:0x000b ACTUAL: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x000b M_Data:0x0000 IR_Exec:0x618b pcout:0x000b 
# UVM_INFO @ 830: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 830: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 830: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x000b dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x000b dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 830: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 830: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 830: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 840: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 840: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3028 pc:0x3027 instrmem_rd:0x1 ACTUAL: npc:0x3027 pc:0x3026 instrmem_rd:0x0 
# UVM_INFO @ 840: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 840: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x3 baser:0x0 pcoffset6:0x21 instruction:0x6621 npc_in:0x3027 
# UVM_INFO @ 840: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 840: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 840: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 840: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 840: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 840: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 840: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 850: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 850: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3028 pc:0x3027 instrmem_rd:0x0 ACTUAL: npc:0x3028 pc:0x3027 instrmem_rd:0x1 
# UVM_INFO @ 850: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3027 ir_var:0x6621 
# UVM_INFO @ 850: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3027 ir_var:0x6621 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3027 ir_var:0x6621 
# UVM_INFO @ 850: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffd M_Data:0x0000 IR_Exec:0x657d pcout:0xfffd ACTUAL: sr1:0x5 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffd M_Data:0x0000 IR_Exec:0x657d pcout:0xfffd 
# UVM_INFO @ 850: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 850: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 850: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfffd dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfffd dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 850: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 850: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 850: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 860: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 860: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3029 pc:0x3028 instrmem_rd:0x1 ACTUAL: npc:0x3028 pc:0x3027 instrmem_rd:0x0 
# UVM_INFO @ 860: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 860: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x4 baser:0x4 pcoffset6:0x1b instruction:0x691b npc_in:0x3028 
# UVM_INFO @ 860: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 860: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 860: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 860: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 860: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 860: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 860: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 870: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 870: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3029 pc:0x3028 instrmem_rd:0x0 ACTUAL: npc:0x3029 pc:0x3028 instrmem_rd:0x1 
# UVM_INFO @ 870: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3028 ir_var:0x691b 
# UVM_INFO @ 870: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3028 ir_var:0x691b ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3028 ir_var:0x691b 
# UVM_INFO @ 870: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe1 M_Data:0x0000 IR_Exec:0x6621 pcout:0xffe1 ACTUAL: sr1:0x0 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe1 M_Data:0x0000 IR_Exec:0x6621 pcout:0xffe1 
# UVM_INFO @ 870: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 870: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 870: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffe1 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffe1 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 870: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 870: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 870: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 880: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 880: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302a pc:0x3029 instrmem_rd:0x1 ACTUAL: npc:0x3029 pc:0x3028 instrmem_rd:0x0 
# UVM_INFO @ 880: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 880: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x4 baser:0x0 pcoffset6:0x2d instruction:0x682d npc_in:0x3029 
# UVM_INFO @ 880: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 880: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 880: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 880: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 880: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 880: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 880: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 890: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 890: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302a pc:0x3029 instrmem_rd:0x0 ACTUAL: npc:0x302a pc:0x3029 instrmem_rd:0x1 
# UVM_INFO @ 890: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3029 ir_var:0x682d 
# UVM_INFO @ 890: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3029 ir_var:0x682d ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3029 ir_var:0x682d 
# UVM_INFO @ 890: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001b M_Data:0x0000 IR_Exec:0x691b pcout:0x001b ACTUAL: sr1:0x4 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001b M_Data:0x0000 IR_Exec:0x691b pcout:0x001b 
# UVM_INFO @ 890: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 890: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 890: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x001b dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x001b dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 890: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 890: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 890: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 900: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 900: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302b pc:0x302a instrmem_rd:0x1 ACTUAL: npc:0x302a pc:0x3029 instrmem_rd:0x0 
# UVM_INFO @ 900: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 900: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x4 baser:0x5 pcoffset6:0x06 instruction:0x6946 npc_in:0x302a 
# UVM_INFO @ 900: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 900: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 900: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 900: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 900: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 900: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 900: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 910: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 910: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302b pc:0x302a instrmem_rd:0x0 ACTUAL: npc:0x302b pc:0x302a instrmem_rd:0x1 
# UVM_INFO @ 910: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x302a ir_var:0x6946 
# UVM_INFO @ 910: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x302a ir_var:0x6946 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x302a ir_var:0x6946 
# UVM_INFO @ 910: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffed M_Data:0x0000 IR_Exec:0x682d pcout:0xffed ACTUAL: sr1:0x0 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffed M_Data:0x0000 IR_Exec:0x682d pcout:0xffed 
# UVM_INFO @ 910: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 910: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 910: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffed dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffed dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 910: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 910: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 910: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 920: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 920: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302c pc:0x302b instrmem_rd:0x1 ACTUAL: npc:0x302b pc:0x302a instrmem_rd:0x0 
# UVM_INFO @ 920: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 920: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x7 baser:0x1 pcoffset6:0x0a instruction:0x6e4a npc_in:0x302b 
# UVM_INFO @ 920: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 920: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 920: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 920: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 920: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 920: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 920: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 930: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 930: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302c pc:0x302b instrmem_rd:0x0 ACTUAL: npc:0x302c pc:0x302b instrmem_rd:0x1 
# UVM_INFO @ 930: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x302b ir_var:0x6e4a 
# UVM_INFO @ 930: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x302b ir_var:0x6e4a ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x302b ir_var:0x6e4a 
# UVM_INFO @ 930: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0006 M_Data:0x0000 IR_Exec:0x6946 pcout:0x0006 ACTUAL: sr1:0x5 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0006 M_Data:0x0000 IR_Exec:0x6946 pcout:0x0006 
# UVM_INFO @ 930: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 930: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 930: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0006 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0006 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 930: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 930: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 930: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 940: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 940: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302d pc:0x302c instrmem_rd:0x1 ACTUAL: npc:0x302c pc:0x302b instrmem_rd:0x0 
# UVM_INFO @ 940: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 940: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x0 baser:0x7 pcoffset6:0x11 instruction:0x61d1 npc_in:0x302c 
# UVM_INFO @ 940: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 940: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 940: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 940: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 940: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 940: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 940: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 950: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 950: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302d pc:0x302c instrmem_rd:0x0 ACTUAL: npc:0x302d pc:0x302c instrmem_rd:0x1 
# UVM_INFO @ 950: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x302c ir_var:0x61d1 
# UVM_INFO @ 950: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x302c ir_var:0x61d1 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x302c ir_var:0x61d1 
# UVM_INFO @ 950: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x000a M_Data:0x0000 IR_Exec:0x6e4a pcout:0x000a ACTUAL: sr1:0x1 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x000a M_Data:0x0000 IR_Exec:0x6e4a pcout:0x000a 
# UVM_INFO @ 950: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 950: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 950: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x000a dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x000a dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 950: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 950: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 950: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 960: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 960: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302e pc:0x302d instrmem_rd:0x1 ACTUAL: npc:0x302d pc:0x302c instrmem_rd:0x0 
# UVM_INFO @ 960: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 960: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x0 baser:0x4 pcoffset6:0x20 instruction:0x6120 npc_in:0x302d 
# UVM_INFO @ 960: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 960: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 960: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 960: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 960: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 960: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 960: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 970: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 970: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302e pc:0x302d instrmem_rd:0x0 ACTUAL: npc:0x302e pc:0x302d instrmem_rd:0x1 
# UVM_INFO @ 970: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x302d ir_var:0x6120 
# UVM_INFO @ 970: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x302d ir_var:0x6120 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x302d ir_var:0x6120 
# UVM_INFO @ 970: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0011 M_Data:0x0000 IR_Exec:0x61d1 pcout:0x0011 ACTUAL: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0011 M_Data:0x0000 IR_Exec:0x61d1 pcout:0x0011 
# UVM_INFO @ 970: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 970: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 970: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0011 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0011 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 970: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 970: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 970: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 980: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 980: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302f pc:0x302e instrmem_rd:0x1 ACTUAL: npc:0x302e pc:0x302d instrmem_rd:0x0 
# UVM_INFO @ 980: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 980: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x7 baser:0x1 pcoffset6:0x15 instruction:0x6e55 npc_in:0x302e 
# UVM_INFO @ 980: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 980: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 980: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 980: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 980: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 980: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 980: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 990: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 990: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302f pc:0x302e instrmem_rd:0x0 ACTUAL: npc:0x302f pc:0x302e instrmem_rd:0x1 
# UVM_INFO @ 990: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x302e ir_var:0x6e55 
# UVM_INFO @ 990: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x302e ir_var:0x6e55 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x302e ir_var:0x6e55 
# UVM_INFO @ 990: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe0 M_Data:0x0000 IR_Exec:0x6120 pcout:0xffe0 ACTUAL: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe0 M_Data:0x0000 IR_Exec:0x6120 pcout:0xffe0 
# UVM_INFO @ 990: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 990: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 990: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffe0 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffe0 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 990: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 990: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 990: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1000: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1000: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3030 pc:0x302f instrmem_rd:0x1 ACTUAL: npc:0x302f pc:0x302e instrmem_rd:0x0 
# UVM_INFO @ 1000: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1000: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x5 baser:0x6 pcoffset6:0x2a instruction:0x6baa npc_in:0x302f 
# UVM_INFO @ 1000: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1000: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1000: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1000: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1000: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1000: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1000: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1010: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1010: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3030 pc:0x302f instrmem_rd:0x0 ACTUAL: npc:0x3030 pc:0x302f instrmem_rd:0x1 
# UVM_INFO @ 1010: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x302f ir_var:0x6baa 
# UVM_INFO @ 1010: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x302f ir_var:0x6baa ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x302f ir_var:0x6baa 
# UVM_INFO @ 1010: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0015 M_Data:0x0000 IR_Exec:0x6e55 pcout:0x0015 ACTUAL: sr1:0x1 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0015 M_Data:0x0000 IR_Exec:0x6e55 pcout:0x0015 
# UVM_INFO @ 1010: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1010: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1010: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0015 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0015 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1010: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1010: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1010: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1020: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1020: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3031 pc:0x3030 instrmem_rd:0x1 ACTUAL: npc:0x3030 pc:0x302f instrmem_rd:0x0 
# UVM_INFO @ 1020: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1020: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x0 baser:0x2 pcoffset6:0x16 instruction:0x6096 npc_in:0x3030 
# UVM_INFO @ 1020: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1020: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1020: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1020: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1020: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1020: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1020: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1030: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1030: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3031 pc:0x3030 instrmem_rd:0x0 ACTUAL: npc:0x3031 pc:0x3030 instrmem_rd:0x1 
# UVM_INFO @ 1030: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3030 ir_var:0x6096 
# UVM_INFO @ 1030: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3030 ir_var:0x6096 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3030 ir_var:0x6096 
# UVM_INFO @ 1030: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffea M_Data:0x0000 IR_Exec:0x6baa pcout:0xffea ACTUAL: sr1:0x6 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffea M_Data:0x0000 IR_Exec:0x6baa pcout:0xffea 
# UVM_INFO @ 1030: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1030: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1030: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffea dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffea dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1030: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1030: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1030: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1040: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1040: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3032 pc:0x3031 instrmem_rd:0x1 ACTUAL: npc:0x3031 pc:0x3030 instrmem_rd:0x0 
# UVM_INFO @ 1040: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1040: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x7 baser:0x2 pcoffset6:0x32 instruction:0x6eb2 npc_in:0x3031 
# UVM_INFO @ 1040: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1040: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1040: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1040: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1040: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1040: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1040: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1050: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1050: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3032 pc:0x3031 instrmem_rd:0x0 ACTUAL: npc:0x3032 pc:0x3031 instrmem_rd:0x1 
# UVM_INFO @ 1050: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3031 ir_var:0x6eb2 
# UVM_INFO @ 1050: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3031 ir_var:0x6eb2 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3031 ir_var:0x6eb2 
# UVM_INFO @ 1050: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0016 M_Data:0x0000 IR_Exec:0x6096 pcout:0x0016 ACTUAL: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0016 M_Data:0x0000 IR_Exec:0x6096 pcout:0x0016 
# UVM_INFO @ 1050: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1050: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1050: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0016 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0016 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1050: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1050: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1050: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1060: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1060: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3033 pc:0x3032 instrmem_rd:0x1 ACTUAL: npc:0x3032 pc:0x3031 instrmem_rd:0x0 
# UVM_INFO @ 1060: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1060: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x2 baser:0x7 pcoffset6:0x2a instruction:0x65ea npc_in:0x3032 
# UVM_INFO @ 1060: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1060: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1060: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1060: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1060: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1060: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1060: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1070: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1070: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3033 pc:0x3032 instrmem_rd:0x0 ACTUAL: npc:0x3033 pc:0x3032 instrmem_rd:0x1 
# UVM_INFO @ 1070: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3032 ir_var:0x65ea 
# UVM_INFO @ 1070: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3032 ir_var:0x65ea ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3032 ir_var:0x65ea 
# UVM_INFO @ 1070: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff2 M_Data:0x0000 IR_Exec:0x6eb2 pcout:0xfff2 ACTUAL: sr1:0x2 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff2 M_Data:0x0000 IR_Exec:0x6eb2 pcout:0xfff2 
# UVM_INFO @ 1070: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1070: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1070: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfff2 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfff2 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1070: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1070: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1070: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1080: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1080: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3034 pc:0x3033 instrmem_rd:0x1 ACTUAL: npc:0x3033 pc:0x3032 instrmem_rd:0x0 
# UVM_INFO @ 1080: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1080: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x6 baser:0x7 pcoffset6:0x34 instruction:0x6df4 npc_in:0x3033 
# UVM_INFO @ 1080: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1080: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1080: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1080: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1080: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1080: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1080: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1090: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1090: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3034 pc:0x3033 instrmem_rd:0x0 ACTUAL: npc:0x3034 pc:0x3033 instrmem_rd:0x1 
# UVM_INFO @ 1090: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3033 ir_var:0x6df4 
# UVM_INFO @ 1090: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3033 ir_var:0x6df4 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3033 ir_var:0x6df4 
# UVM_INFO @ 1090: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffea M_Data:0x0000 IR_Exec:0x65ea pcout:0xffea ACTUAL: sr1:0x7 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffea M_Data:0x0000 IR_Exec:0x65ea pcout:0xffea 
# UVM_INFO @ 1090: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1090: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1090: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffea dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffea dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1090: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1090: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1090: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1100: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1100: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3035 pc:0x3034 instrmem_rd:0x1 ACTUAL: npc:0x3034 pc:0x3033 instrmem_rd:0x0 
# UVM_INFO @ 1100: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1100: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x4 baser:0x6 pcoffset6:0x2c instruction:0x69ac npc_in:0x3034 
# UVM_INFO @ 1100: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1100: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1100: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1100: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1100: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1100: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1100: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1110: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1110: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3035 pc:0x3034 instrmem_rd:0x0 ACTUAL: npc:0x3035 pc:0x3034 instrmem_rd:0x1 
# UVM_INFO @ 1110: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3034 ir_var:0x69ac 
# UVM_INFO @ 1110: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3034 ir_var:0x69ac ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3034 ir_var:0x69ac 
# UVM_INFO @ 1110: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff4 M_Data:0x0000 IR_Exec:0x6df4 pcout:0xfff4 ACTUAL: sr1:0x7 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff4 M_Data:0x0000 IR_Exec:0x6df4 pcout:0xfff4 
# UVM_INFO @ 1110: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1110: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1110: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfff4 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfff4 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1110: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1110: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1110: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1120: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1120: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3036 pc:0x3035 instrmem_rd:0x1 ACTUAL: npc:0x3035 pc:0x3034 instrmem_rd:0x0 
# UVM_INFO @ 1120: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1120: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x1 baser:0x4 pcoffset6:0x1b instruction:0x631b npc_in:0x3035 
# UVM_INFO @ 1120: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1120: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1120: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1120: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1120: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1120: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1120: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1130: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1130: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3036 pc:0x3035 instrmem_rd:0x0 ACTUAL: npc:0x3036 pc:0x3035 instrmem_rd:0x1 
# UVM_INFO @ 1130: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3035 ir_var:0x631b 
# UVM_INFO @ 1130: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3035 ir_var:0x631b ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3035 ir_var:0x631b 
# UVM_INFO @ 1130: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffec M_Data:0x0000 IR_Exec:0x69ac pcout:0xffec ACTUAL: sr1:0x6 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffec M_Data:0x0000 IR_Exec:0x69ac pcout:0xffec 
# UVM_INFO @ 1130: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1130: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1130: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffec dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffec dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1130: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1130: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1130: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1140: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1140: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3037 pc:0x3036 instrmem_rd:0x1 ACTUAL: npc:0x3036 pc:0x3035 instrmem_rd:0x0 
# UVM_INFO @ 1140: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1140: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x2 baser:0x7 pcoffset6:0x36 instruction:0x65f6 npc_in:0x3036 
# UVM_INFO @ 1140: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1140: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1140: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1140: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1140: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1140: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1140: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1150: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1150: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3037 pc:0x3036 instrmem_rd:0x0 ACTUAL: npc:0x3037 pc:0x3036 instrmem_rd:0x1 
# UVM_INFO @ 1150: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3036 ir_var:0x65f6 
# UVM_INFO @ 1150: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3036 ir_var:0x65f6 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3036 ir_var:0x65f6 
# UVM_INFO @ 1150: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001b M_Data:0x0000 IR_Exec:0x631b pcout:0x001b ACTUAL: sr1:0x4 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001b M_Data:0x0000 IR_Exec:0x631b pcout:0x001b 
# UVM_INFO @ 1150: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1150: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1150: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x001b dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x001b dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1150: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1150: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1150: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1160: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1160: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3038 pc:0x3037 instrmem_rd:0x1 ACTUAL: npc:0x3037 pc:0x3036 instrmem_rd:0x0 
# UVM_INFO @ 1160: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1160: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x3 baser:0x4 pcoffset6:0x36 instruction:0x6736 npc_in:0x3037 
# UVM_INFO @ 1160: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1160: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1160: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1160: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1160: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1160: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1160: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1170: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1170: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3038 pc:0x3037 instrmem_rd:0x0 ACTUAL: npc:0x3038 pc:0x3037 instrmem_rd:0x1 
# UVM_INFO @ 1170: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3037 ir_var:0x6736 
# UVM_INFO @ 1170: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3037 ir_var:0x6736 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3037 ir_var:0x6736 
# UVM_INFO @ 1170: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff6 M_Data:0x0000 IR_Exec:0x65f6 pcout:0xfff6 ACTUAL: sr1:0x7 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff6 M_Data:0x0000 IR_Exec:0x65f6 pcout:0xfff6 
# UVM_INFO @ 1170: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1170: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1170: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfff6 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfff6 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1170: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1170: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1170: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1180: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1180: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3039 pc:0x3038 instrmem_rd:0x1 ACTUAL: npc:0x3038 pc:0x3037 instrmem_rd:0x0 
# UVM_INFO @ 1180: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1180: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x6 baser:0x5 pcoffset6:0x19 instruction:0x6d59 npc_in:0x3038 
# UVM_INFO @ 1180: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1180: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1180: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1180: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1180: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1180: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1180: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1190: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1190: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3039 pc:0x3038 instrmem_rd:0x0 ACTUAL: npc:0x3039 pc:0x3038 instrmem_rd:0x1 
# UVM_INFO @ 1190: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3038 ir_var:0x6d59 
# UVM_INFO @ 1190: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3038 ir_var:0x6d59 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3038 ir_var:0x6d59 
# UVM_INFO @ 1190: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff6 M_Data:0x0000 IR_Exec:0x6736 pcout:0xfff6 ACTUAL: sr1:0x4 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff6 M_Data:0x0000 IR_Exec:0x6736 pcout:0xfff6 
# UVM_INFO @ 1190: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1190: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1190: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfff6 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfff6 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1190: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1190: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1190: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1200: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1200: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303a pc:0x3039 instrmem_rd:0x1 ACTUAL: npc:0x3039 pc:0x3038 instrmem_rd:0x0 
# UVM_INFO @ 1200: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1200: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x7 baser:0x3 pcoffset6:0x2b instruction:0x6eeb npc_in:0x3039 
# UVM_INFO @ 1200: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1200: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1200: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1200: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1200: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1200: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1200: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1210: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1210: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303a pc:0x3039 instrmem_rd:0x0 ACTUAL: npc:0x303a pc:0x3039 instrmem_rd:0x1 
# UVM_INFO @ 1210: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3039 ir_var:0x6eeb 
# UVM_INFO @ 1210: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3039 ir_var:0x6eeb ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3039 ir_var:0x6eeb 
# UVM_INFO @ 1210: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0019 M_Data:0x0000 IR_Exec:0x6d59 pcout:0x0019 ACTUAL: sr1:0x5 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0019 M_Data:0x0000 IR_Exec:0x6d59 pcout:0x0019 
# UVM_INFO @ 1210: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1210: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1210: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0019 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0019 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1210: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1210: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1210: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1220: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1220: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303b pc:0x303a instrmem_rd:0x1 ACTUAL: npc:0x303a pc:0x3039 instrmem_rd:0x0 
# UVM_INFO @ 1220: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1220: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x7 baser:0x6 pcoffset6:0x0c instruction:0x6f8c npc_in:0x303a 
# UVM_INFO @ 1220: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1220: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1220: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1220: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1220: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1220: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1220: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1230: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1230: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303b pc:0x303a instrmem_rd:0x0 ACTUAL: npc:0x303b pc:0x303a instrmem_rd:0x1 
# UVM_INFO @ 1230: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x303a ir_var:0x6f8c 
# UVM_INFO @ 1230: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x303a ir_var:0x6f8c ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x303a ir_var:0x6f8c 
# UVM_INFO @ 1230: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffeb M_Data:0x0000 IR_Exec:0x6eeb pcout:0xffeb ACTUAL: sr1:0x3 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffeb M_Data:0x0000 IR_Exec:0x6eeb pcout:0xffeb 
# UVM_INFO @ 1230: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1230: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1230: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffeb dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffeb dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1230: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1230: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1230: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1240: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1240: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303c pc:0x303b instrmem_rd:0x1 ACTUAL: npc:0x303b pc:0x303a instrmem_rd:0x0 
# UVM_INFO @ 1240: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1240: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x2 baser:0x6 pcoffset6:0x3d instruction:0x65bd npc_in:0x303b 
# UVM_INFO @ 1240: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1240: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1240: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1240: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1240: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1240: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1240: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1250: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1250: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303c pc:0x303b instrmem_rd:0x0 ACTUAL: npc:0x303c pc:0x303b instrmem_rd:0x1 
# UVM_INFO @ 1250: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x303b ir_var:0x65bd 
# UVM_INFO @ 1250: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x303b ir_var:0x65bd ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x303b ir_var:0x65bd 
# UVM_INFO @ 1250: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x000c M_Data:0x0000 IR_Exec:0x6f8c pcout:0x000c ACTUAL: sr1:0x6 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x000c M_Data:0x0000 IR_Exec:0x6f8c pcout:0x000c 
# UVM_INFO @ 1250: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1250: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1250: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x000c dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x000c dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1250: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1250: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1250: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1260: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1260: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303d pc:0x303c instrmem_rd:0x1 ACTUAL: npc:0x303c pc:0x303b instrmem_rd:0x0 
# UVM_INFO @ 1260: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1260: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x6 baser:0x6 pcoffset6:0x1a instruction:0x6d9a npc_in:0x303c 
# UVM_INFO @ 1260: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1260: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1260: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1260: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1260: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1260: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1260: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1270: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1270: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303d pc:0x303c instrmem_rd:0x0 ACTUAL: npc:0x303d pc:0x303c instrmem_rd:0x1 
# UVM_INFO @ 1270: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x303c ir_var:0x6d9a 
# UVM_INFO @ 1270: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x303c ir_var:0x6d9a ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x303c ir_var:0x6d9a 
# UVM_INFO @ 1270: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffd M_Data:0x0000 IR_Exec:0x65bd pcout:0xfffd ACTUAL: sr1:0x6 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffd M_Data:0x0000 IR_Exec:0x65bd pcout:0xfffd 
# UVM_INFO @ 1270: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1270: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1270: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfffd dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfffd dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1270: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1270: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1270: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1280: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1280: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303e pc:0x303d instrmem_rd:0x1 ACTUAL: npc:0x303d pc:0x303c instrmem_rd:0x0 
# UVM_INFO @ 1280: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1280: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x1 baser:0x7 pcoffset6:0x34 instruction:0x63f4 npc_in:0x303d 
# UVM_INFO @ 1280: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1280: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1280: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1280: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1280: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1280: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1280: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1290: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1290: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303e pc:0x303d instrmem_rd:0x0 ACTUAL: npc:0x303e pc:0x303d instrmem_rd:0x1 
# UVM_INFO @ 1290: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x303d ir_var:0x63f4 
# UVM_INFO @ 1290: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x303d ir_var:0x63f4 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x303d ir_var:0x63f4 
# UVM_INFO @ 1290: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001a M_Data:0x0000 IR_Exec:0x6d9a pcout:0x001a ACTUAL: sr1:0x6 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001a M_Data:0x0000 IR_Exec:0x6d9a pcout:0x001a 
# UVM_INFO @ 1290: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1290: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1290: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x001a dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x001a dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1290: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1290: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1290: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1300: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1300: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303f pc:0x303e instrmem_rd:0x1 ACTUAL: npc:0x303e pc:0x303d instrmem_rd:0x0 
# UVM_INFO @ 1300: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1300: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x6 baser:0x0 pcoffset6:0x1b instruction:0x6c1b npc_in:0x303e 
# UVM_INFO @ 1300: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1300: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1300: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1300: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1300: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1300: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1300: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1310: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1310: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303f pc:0x303e instrmem_rd:0x0 ACTUAL: npc:0x303f pc:0x303e instrmem_rd:0x1 
# UVM_INFO @ 1310: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x303e ir_var:0x6c1b 
# UVM_INFO @ 1310: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x303e ir_var:0x6c1b ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x303e ir_var:0x6c1b 
# UVM_INFO @ 1310: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff4 M_Data:0x0000 IR_Exec:0x63f4 pcout:0xfff4 ACTUAL: sr1:0x7 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff4 M_Data:0x0000 IR_Exec:0x63f4 pcout:0xfff4 
# UVM_INFO @ 1310: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1310: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1310: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfff4 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfff4 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1310: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1310: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1310: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1320: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1320: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3040 pc:0x303f instrmem_rd:0x1 ACTUAL: npc:0x303f pc:0x303e instrmem_rd:0x0 
# UVM_INFO @ 1320: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1320: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x4 baser:0x3 pcoffset6:0x0f instruction:0x68cf npc_in:0x303f 
# UVM_INFO @ 1320: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1320: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1320: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1320: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1320: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1320: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1320: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1330: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1330: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3040 pc:0x303f instrmem_rd:0x0 ACTUAL: npc:0x3040 pc:0x303f instrmem_rd:0x1 
# UVM_INFO @ 1330: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x303f ir_var:0x68cf 
# UVM_INFO @ 1330: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x303f ir_var:0x68cf ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x303f ir_var:0x68cf 
# UVM_INFO @ 1330: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001b M_Data:0x0000 IR_Exec:0x6c1b pcout:0x001b ACTUAL: sr1:0x0 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001b M_Data:0x0000 IR_Exec:0x6c1b pcout:0x001b 
# UVM_INFO @ 1330: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1330: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1330: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x001b dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x001b dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1330: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1330: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1330: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1340: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1340: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3041 pc:0x3040 instrmem_rd:0x1 ACTUAL: npc:0x3040 pc:0x303f instrmem_rd:0x0 
# UVM_INFO @ 1340: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1340: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x5 baser:0x7 pcoffset6:0x03 instruction:0x6bc3 npc_in:0x3040 
# UVM_INFO @ 1340: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1340: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1340: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1340: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1340: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1340: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1340: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1350: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1350: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3041 pc:0x3040 instrmem_rd:0x0 ACTUAL: npc:0x3041 pc:0x3040 instrmem_rd:0x1 
# UVM_INFO @ 1350: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3040 ir_var:0x6bc3 
# UVM_INFO @ 1350: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3040 ir_var:0x6bc3 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3040 ir_var:0x6bc3 
# UVM_INFO @ 1350: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x000f M_Data:0x0000 IR_Exec:0x68cf pcout:0x000f ACTUAL: sr1:0x3 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x000f M_Data:0x0000 IR_Exec:0x68cf pcout:0x000f 
# UVM_INFO @ 1350: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1350: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1350: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x000f dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x000f dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1350: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1350: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1350: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1360: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1360: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3042 pc:0x3041 instrmem_rd:0x1 ACTUAL: npc:0x3041 pc:0x3040 instrmem_rd:0x0 
# UVM_INFO @ 1360: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1360: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x6 baser:0x4 pcoffset6:0x1b instruction:0x6d1b npc_in:0x3041 
# UVM_INFO @ 1360: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1360: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1360: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1360: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1360: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1360: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1360: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1370: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1370: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3042 pc:0x3041 instrmem_rd:0x0 ACTUAL: npc:0x3042 pc:0x3041 instrmem_rd:0x1 
# UVM_INFO @ 1370: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3041 ir_var:0x6d1b 
# UVM_INFO @ 1370: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3041 ir_var:0x6d1b ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3041 ir_var:0x6d1b 
# UVM_INFO @ 1370: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0003 M_Data:0x0000 IR_Exec:0x6bc3 pcout:0x0003 ACTUAL: sr1:0x7 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0003 M_Data:0x0000 IR_Exec:0x6bc3 pcout:0x0003 
# UVM_INFO @ 1370: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1370: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1370: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0003 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0003 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1370: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1370: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1370: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1380: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1380: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3043 pc:0x3042 instrmem_rd:0x1 ACTUAL: npc:0x3042 pc:0x3041 instrmem_rd:0x0 
# UVM_INFO @ 1380: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1380: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x2 baser:0x2 pcoffset6:0x2b instruction:0x64ab npc_in:0x3042 
# UVM_INFO @ 1380: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1380: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1380: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1380: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1380: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1380: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1380: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1390: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1390: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3043 pc:0x3042 instrmem_rd:0x0 ACTUAL: npc:0x3043 pc:0x3042 instrmem_rd:0x1 
# UVM_INFO @ 1390: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3042 ir_var:0x64ab 
# UVM_INFO @ 1390: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3042 ir_var:0x64ab ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3042 ir_var:0x64ab 
# UVM_INFO @ 1390: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001b M_Data:0x0000 IR_Exec:0x6d1b pcout:0x001b ACTUAL: sr1:0x4 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001b M_Data:0x0000 IR_Exec:0x6d1b pcout:0x001b 
# UVM_INFO @ 1390: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1390: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1390: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x001b dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x001b dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1390: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1390: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1390: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1400: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1400: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3044 pc:0x3043 instrmem_rd:0x1 ACTUAL: npc:0x3043 pc:0x3042 instrmem_rd:0x0 
# UVM_INFO @ 1400: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1400: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x7 baser:0x2 pcoffset6:0x1a instruction:0x6e9a npc_in:0x3043 
# UVM_INFO @ 1400: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1400: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1400: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1400: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1400: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1400: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1400: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1410: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1410: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3044 pc:0x3043 instrmem_rd:0x0 ACTUAL: npc:0x3044 pc:0x3043 instrmem_rd:0x1 
# UVM_INFO @ 1410: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3043 ir_var:0x6e9a 
# UVM_INFO @ 1410: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3043 ir_var:0x6e9a ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3043 ir_var:0x6e9a 
# UVM_INFO @ 1410: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffeb M_Data:0x0000 IR_Exec:0x64ab pcout:0xffeb ACTUAL: sr1:0x2 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffeb M_Data:0x0000 IR_Exec:0x64ab pcout:0xffeb 
# UVM_INFO @ 1410: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1410: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1410: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffeb dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffeb dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1410: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1410: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1410: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1420: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1420: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3045 pc:0x3044 instrmem_rd:0x1 ACTUAL: npc:0x3044 pc:0x3043 instrmem_rd:0x0 
# UVM_INFO @ 1420: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1420: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x2 baser:0x0 pcoffset6:0x2e instruction:0x642e npc_in:0x3044 
# UVM_INFO @ 1420: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1420: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1420: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1420: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1420: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1420: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1420: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1430: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1430: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3045 pc:0x3044 instrmem_rd:0x0 ACTUAL: npc:0x3045 pc:0x3044 instrmem_rd:0x1 
# UVM_INFO @ 1430: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3044 ir_var:0x642e 
# UVM_INFO @ 1430: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3044 ir_var:0x642e ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3044 ir_var:0x642e 
# UVM_INFO @ 1430: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001a M_Data:0x0000 IR_Exec:0x6e9a pcout:0x001a ACTUAL: sr1:0x2 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001a M_Data:0x0000 IR_Exec:0x6e9a pcout:0x001a 
# UVM_INFO @ 1430: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1430: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1430: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x001a dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x001a dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1430: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1430: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1430: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1440: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1440: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3046 pc:0x3045 instrmem_rd:0x1 ACTUAL: npc:0x3045 pc:0x3044 instrmem_rd:0x0 
# UVM_INFO @ 1440: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1440: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x6 baser:0x6 pcoffset6:0x25 instruction:0x6da5 npc_in:0x3045 
# UVM_INFO @ 1440: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1440: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1440: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1440: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1440: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1440: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1440: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1450: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1450: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3046 pc:0x3045 instrmem_rd:0x0 ACTUAL: npc:0x3046 pc:0x3045 instrmem_rd:0x1 
# UVM_INFO @ 1450: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3045 ir_var:0x6da5 
# UVM_INFO @ 1450: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3045 ir_var:0x6da5 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3045 ir_var:0x6da5 
# UVM_INFO @ 1450: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffee M_Data:0x0000 IR_Exec:0x642e pcout:0xffee ACTUAL: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffee M_Data:0x0000 IR_Exec:0x642e pcout:0xffee 
# UVM_INFO @ 1450: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1450: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1450: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffee dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffee dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1450: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1450: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1450: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1460: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1460: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3047 pc:0x3046 instrmem_rd:0x1 ACTUAL: npc:0x3046 pc:0x3045 instrmem_rd:0x0 
# UVM_INFO @ 1460: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1460: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x5 baser:0x3 pcoffset6:0x27 instruction:0x6ae7 npc_in:0x3046 
# UVM_INFO @ 1460: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1460: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1460: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1460: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1460: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1460: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1460: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1470: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1470: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3047 pc:0x3046 instrmem_rd:0x0 ACTUAL: npc:0x3047 pc:0x3046 instrmem_rd:0x1 
# UVM_INFO @ 1470: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3046 ir_var:0x6ae7 
# UVM_INFO @ 1470: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3046 ir_var:0x6ae7 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3046 ir_var:0x6ae7 
# UVM_INFO @ 1470: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe5 M_Data:0x0000 IR_Exec:0x6da5 pcout:0xffe5 ACTUAL: sr1:0x6 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe5 M_Data:0x0000 IR_Exec:0x6da5 pcout:0xffe5 
# UVM_INFO @ 1470: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1470: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1470: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffe5 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffe5 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1470: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1470: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1470: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1480: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1480: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3048 pc:0x3047 instrmem_rd:0x1 ACTUAL: npc:0x3047 pc:0x3046 instrmem_rd:0x0 
# UVM_INFO @ 1480: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1480: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x7 baser:0x2 pcoffset6:0x17 instruction:0x6e97 npc_in:0x3047 
# UVM_INFO @ 1480: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1480: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1480: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1480: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1480: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1480: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1480: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1490: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1490: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3048 pc:0x3047 instrmem_rd:0x0 ACTUAL: npc:0x3048 pc:0x3047 instrmem_rd:0x1 
# UVM_INFO @ 1490: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3047 ir_var:0x6e97 
# UVM_INFO @ 1490: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3047 ir_var:0x6e97 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3047 ir_var:0x6e97 
# UVM_INFO @ 1490: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe7 M_Data:0x0000 IR_Exec:0x6ae7 pcout:0xffe7 ACTUAL: sr1:0x3 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe7 M_Data:0x0000 IR_Exec:0x6ae7 pcout:0xffe7 
# UVM_INFO @ 1490: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1490: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1490: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffe7 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffe7 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1490: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1490: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1490: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1500: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1500: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3049 pc:0x3048 instrmem_rd:0x1 ACTUAL: npc:0x3048 pc:0x3047 instrmem_rd:0x0 
# UVM_INFO @ 1500: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1500: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x4 baser:0x6 pcoffset6:0x0d instruction:0x698d npc_in:0x3048 
# UVM_INFO @ 1500: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1500: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1500: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1500: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1500: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1500: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1500: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1510: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1510: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3049 pc:0x3048 instrmem_rd:0x0 ACTUAL: npc:0x3049 pc:0x3048 instrmem_rd:0x1 
# UVM_INFO @ 1510: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3048 ir_var:0x698d 
# UVM_INFO @ 1510: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3048 ir_var:0x698d ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3048 ir_var:0x698d 
# UVM_INFO @ 1510: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0017 M_Data:0x0000 IR_Exec:0x6e97 pcout:0x0017 ACTUAL: sr1:0x2 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0017 M_Data:0x0000 IR_Exec:0x6e97 pcout:0x0017 
# UVM_INFO @ 1510: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1510: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1510: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0017 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0017 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1510: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1510: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1510: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1520: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1520: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304a pc:0x3049 instrmem_rd:0x1 ACTUAL: npc:0x3049 pc:0x3048 instrmem_rd:0x0 
# UVM_INFO @ 1520: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1520: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x7 baser:0x2 pcoffset6:0x32 instruction:0x6eb2 npc_in:0x3049 
# UVM_INFO @ 1520: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1520: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1520: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1520: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1520: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1520: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1520: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1530: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1530: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304a pc:0x3049 instrmem_rd:0x0 ACTUAL: npc:0x304a pc:0x3049 instrmem_rd:0x1 
# UVM_INFO @ 1530: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3049 ir_var:0x6eb2 
# UVM_INFO @ 1530: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3049 ir_var:0x6eb2 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3049 ir_var:0x6eb2 
# UVM_INFO @ 1530: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x000d M_Data:0x0000 IR_Exec:0x698d pcout:0x000d ACTUAL: sr1:0x6 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x000d M_Data:0x0000 IR_Exec:0x698d pcout:0x000d 
# UVM_INFO @ 1530: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1530: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1530: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x000d dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x000d dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1530: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1530: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1530: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1540: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1540: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304b pc:0x304a instrmem_rd:0x1 ACTUAL: npc:0x304a pc:0x3049 instrmem_rd:0x0 
# UVM_INFO @ 1540: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1540: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x4 baser:0x3 pcoffset6:0x37 instruction:0x68f7 npc_in:0x304a 
# UVM_INFO @ 1540: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1540: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1540: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1540: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1540: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1540: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1540: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1550: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1550: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304b pc:0x304a instrmem_rd:0x0 ACTUAL: npc:0x304b pc:0x304a instrmem_rd:0x1 
# UVM_INFO @ 1550: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x304a ir_var:0x68f7 
# UVM_INFO @ 1550: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x304a ir_var:0x68f7 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x304a ir_var:0x68f7 
# UVM_INFO @ 1550: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff2 M_Data:0x0000 IR_Exec:0x6eb2 pcout:0xfff2 ACTUAL: sr1:0x2 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff2 M_Data:0x0000 IR_Exec:0x6eb2 pcout:0xfff2 
# UVM_INFO @ 1550: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1550: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1550: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfff2 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfff2 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1550: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1550: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1550: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1560: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1560: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304c pc:0x304b instrmem_rd:0x1 ACTUAL: npc:0x304b pc:0x304a instrmem_rd:0x0 
# UVM_INFO @ 1560: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1560: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x1 baser:0x7 pcoffset6:0x0b instruction:0x63cb npc_in:0x304b 
# UVM_INFO @ 1560: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1560: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1560: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1560: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1560: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1560: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1560: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1570: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1570: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304c pc:0x304b instrmem_rd:0x0 ACTUAL: npc:0x304c pc:0x304b instrmem_rd:0x1 
# UVM_INFO @ 1570: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x304b ir_var:0x63cb 
# UVM_INFO @ 1570: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x304b ir_var:0x63cb ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x304b ir_var:0x63cb 
# UVM_INFO @ 1570: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff7 M_Data:0x0000 IR_Exec:0x68f7 pcout:0xfff7 ACTUAL: sr1:0x3 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff7 M_Data:0x0000 IR_Exec:0x68f7 pcout:0xfff7 
# UVM_INFO @ 1570: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1570: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1570: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfff7 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfff7 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1570: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1570: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1570: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1580: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1580: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304d pc:0x304c instrmem_rd:0x1 ACTUAL: npc:0x304c pc:0x304b instrmem_rd:0x0 
# UVM_INFO @ 1580: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1580: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x1 baser:0x7 pcoffset6:0x11 instruction:0x63d1 npc_in:0x304c 
# UVM_INFO @ 1580: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1580: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1580: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1580: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1580: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1580: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1580: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1590: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1590: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304d pc:0x304c instrmem_rd:0x0 ACTUAL: npc:0x304d pc:0x304c instrmem_rd:0x1 
# UVM_INFO @ 1590: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x304c ir_var:0x63d1 
# UVM_INFO @ 1590: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x304c ir_var:0x63d1 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x304c ir_var:0x63d1 
# UVM_INFO @ 1590: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x000b M_Data:0x0000 IR_Exec:0x63cb pcout:0x000b ACTUAL: sr1:0x7 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x000b M_Data:0x0000 IR_Exec:0x63cb pcout:0x000b 
# UVM_INFO @ 1590: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1590: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1590: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x000b dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x000b dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1590: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1590: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1590: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1600: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1600: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304e pc:0x304d instrmem_rd:0x1 ACTUAL: npc:0x304d pc:0x304c instrmem_rd:0x0 
# UVM_INFO @ 1600: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1600: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x6 baser:0x4 pcoffset6:0x19 instruction:0x6d19 npc_in:0x304d 
# UVM_INFO @ 1600: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1600: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1600: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1600: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1600: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1600: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1600: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1610: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1610: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304e pc:0x304d instrmem_rd:0x0 ACTUAL: npc:0x304e pc:0x304d instrmem_rd:0x1 
# UVM_INFO @ 1610: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x304d ir_var:0x6d19 
# UVM_INFO @ 1610: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x304d ir_var:0x6d19 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x304d ir_var:0x6d19 
# UVM_INFO @ 1610: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0011 M_Data:0x0000 IR_Exec:0x63d1 pcout:0x0011 ACTUAL: sr1:0x7 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0011 M_Data:0x0000 IR_Exec:0x63d1 pcout:0x0011 
# UVM_INFO @ 1610: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1610: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1610: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0011 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0011 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1610: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1610: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1610: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1620: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1620: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304f pc:0x304e instrmem_rd:0x1 ACTUAL: npc:0x304e pc:0x304d instrmem_rd:0x0 
# UVM_INFO @ 1620: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1620: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x7 baser:0x7 pcoffset6:0x15 instruction:0x6fd5 npc_in:0x304e 
# UVM_INFO @ 1620: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1620: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1620: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1620: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1620: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1620: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1620: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1630: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1630: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304f pc:0x304e instrmem_rd:0x0 ACTUAL: npc:0x304f pc:0x304e instrmem_rd:0x1 
# UVM_INFO @ 1630: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x304e ir_var:0x6fd5 
# UVM_INFO @ 1630: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x304e ir_var:0x6fd5 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x304e ir_var:0x6fd5 
# UVM_INFO @ 1630: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0019 M_Data:0x0000 IR_Exec:0x6d19 pcout:0x0019 ACTUAL: sr1:0x4 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0019 M_Data:0x0000 IR_Exec:0x6d19 pcout:0x0019 
# UVM_INFO @ 1630: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1630: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1630: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0019 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0019 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1630: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1630: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1630: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1640: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1640: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3050 pc:0x304f instrmem_rd:0x1 ACTUAL: npc:0x304f pc:0x304e instrmem_rd:0x0 
# UVM_INFO @ 1640: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1640: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x6 baser:0x5 pcoffset6:0x13 instruction:0x6d53 npc_in:0x304f 
# UVM_INFO @ 1640: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1640: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1640: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1640: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1640: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1640: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1640: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1650: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1650: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3050 pc:0x304f instrmem_rd:0x0 ACTUAL: npc:0x3050 pc:0x304f instrmem_rd:0x1 
# UVM_INFO @ 1650: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x304f ir_var:0x6d53 
# UVM_INFO @ 1650: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x304f ir_var:0x6d53 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x304f ir_var:0x6d53 
# UVM_INFO @ 1650: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0015 M_Data:0x0000 IR_Exec:0x6fd5 pcout:0x0015 ACTUAL: sr1:0x7 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0015 M_Data:0x0000 IR_Exec:0x6fd5 pcout:0x0015 
# UVM_INFO @ 1650: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1650: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1650: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0015 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0015 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1650: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1650: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1650: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1660: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1660: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3051 pc:0x3050 instrmem_rd:0x1 ACTUAL: npc:0x3050 pc:0x304f instrmem_rd:0x0 
# UVM_INFO @ 1660: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1660: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x6 baser:0x6 pcoffset6:0x1f instruction:0x6d9f npc_in:0x3050 
# UVM_INFO @ 1660: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1660: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1660: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1660: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1660: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1660: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1660: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1670: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1670: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3051 pc:0x3050 instrmem_rd:0x0 ACTUAL: npc:0x3051 pc:0x3050 instrmem_rd:0x1 
# UVM_INFO @ 1670: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3050 ir_var:0x6d9f 
# UVM_INFO @ 1670: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3050 ir_var:0x6d9f ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3050 ir_var:0x6d9f 
# UVM_INFO @ 1670: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0013 M_Data:0x0000 IR_Exec:0x6d53 pcout:0x0013 ACTUAL: sr1:0x5 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0013 M_Data:0x0000 IR_Exec:0x6d53 pcout:0x0013 
# UVM_INFO @ 1670: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1670: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1670: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0013 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0013 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1670: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1670: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1670: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1680: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1680: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3052 pc:0x3051 instrmem_rd:0x1 ACTUAL: npc:0x3051 pc:0x3050 instrmem_rd:0x0 
# UVM_INFO @ 1680: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1680: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x5 baser:0x7 pcoffset6:0x2d instruction:0x6bed npc_in:0x3051 
# UVM_INFO @ 1680: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1680: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1680: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1680: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1680: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1680: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1680: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1690: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1690: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3052 pc:0x3051 instrmem_rd:0x0 ACTUAL: npc:0x3052 pc:0x3051 instrmem_rd:0x1 
# UVM_INFO @ 1690: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3051 ir_var:0x6bed 
# UVM_INFO @ 1690: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3051 ir_var:0x6bed ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3051 ir_var:0x6bed 
# UVM_INFO @ 1690: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001f M_Data:0x0000 IR_Exec:0x6d9f pcout:0x001f ACTUAL: sr1:0x6 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001f M_Data:0x0000 IR_Exec:0x6d9f pcout:0x001f 
# UVM_INFO @ 1690: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1690: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1690: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x001f dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x001f dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1690: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1690: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1690: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1700: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1700: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3053 pc:0x3052 instrmem_rd:0x1 ACTUAL: npc:0x3052 pc:0x3051 instrmem_rd:0x0 
# UVM_INFO @ 1700: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1700: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x0 baser:0x3 pcoffset6:0x2c instruction:0x60ec npc_in:0x3052 
# UVM_INFO @ 1700: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1700: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1700: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1700: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1700: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1700: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1700: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1710: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1710: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3053 pc:0x3052 instrmem_rd:0x0 ACTUAL: npc:0x3053 pc:0x3052 instrmem_rd:0x1 
# UVM_INFO @ 1710: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3052 ir_var:0x60ec 
# UVM_INFO @ 1710: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3052 ir_var:0x60ec ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3052 ir_var:0x60ec 
# UVM_INFO @ 1710: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffed M_Data:0x0000 IR_Exec:0x6bed pcout:0xffed ACTUAL: sr1:0x7 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffed M_Data:0x0000 IR_Exec:0x6bed pcout:0xffed 
# UVM_INFO @ 1710: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1710: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1710: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffed dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffed dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1710: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1710: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1710: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1720: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1720: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3054 pc:0x3053 instrmem_rd:0x1 ACTUAL: npc:0x3053 pc:0x3052 instrmem_rd:0x0 
# UVM_INFO @ 1720: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1720: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x3 baser:0x4 pcoffset6:0x10 instruction:0x6710 npc_in:0x3053 
# UVM_INFO @ 1720: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1720: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1720: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1720: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1720: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1720: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1720: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1730: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1730: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3054 pc:0x3053 instrmem_rd:0x0 ACTUAL: npc:0x3054 pc:0x3053 instrmem_rd:0x1 
# UVM_INFO @ 1730: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3053 ir_var:0x6710 
# UVM_INFO @ 1730: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3053 ir_var:0x6710 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3053 ir_var:0x6710 
# UVM_INFO @ 1730: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffec M_Data:0x0000 IR_Exec:0x60ec pcout:0xffec ACTUAL: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffec M_Data:0x0000 IR_Exec:0x60ec pcout:0xffec 
# UVM_INFO @ 1730: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1730: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1730: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffec dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffec dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1730: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1730: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1730: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1740: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1740: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3055 pc:0x3054 instrmem_rd:0x1 ACTUAL: npc:0x3054 pc:0x3053 instrmem_rd:0x0 
# UVM_INFO @ 1740: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1740: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x3 baser:0x5 pcoffset6:0x34 instruction:0x6774 npc_in:0x3054 
# UVM_INFO @ 1740: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1740: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1740: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1740: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1740: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1740: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1740: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1750: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1750: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3055 pc:0x3054 instrmem_rd:0x0 ACTUAL: npc:0x3055 pc:0x3054 instrmem_rd:0x1 
# UVM_INFO @ 1750: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3054 ir_var:0x6774 
# UVM_INFO @ 1750: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3054 ir_var:0x6774 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3054 ir_var:0x6774 
# UVM_INFO @ 1750: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0010 M_Data:0x0000 IR_Exec:0x6710 pcout:0x0010 ACTUAL: sr1:0x4 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0010 M_Data:0x0000 IR_Exec:0x6710 pcout:0x0010 
# UVM_INFO @ 1750: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1750: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1750: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0010 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0010 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1750: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1750: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1750: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1760: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1760: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3056 pc:0x3055 instrmem_rd:0x1 ACTUAL: npc:0x3055 pc:0x3054 instrmem_rd:0x0 
# UVM_INFO @ 1760: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1760: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x2 baser:0x3 pcoffset6:0x1c instruction:0x64dc npc_in:0x3055 
# UVM_INFO @ 1760: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1760: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1760: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1760: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1760: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1760: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1760: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1770: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1770: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3056 pc:0x3055 instrmem_rd:0x0 ACTUAL: npc:0x3056 pc:0x3055 instrmem_rd:0x1 
# UVM_INFO @ 1770: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3055 ir_var:0x64dc 
# UVM_INFO @ 1770: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3055 ir_var:0x64dc ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3055 ir_var:0x64dc 
# UVM_INFO @ 1770: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff4 M_Data:0x0000 IR_Exec:0x6774 pcout:0xfff4 ACTUAL: sr1:0x5 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff4 M_Data:0x0000 IR_Exec:0x6774 pcout:0xfff4 
# UVM_INFO @ 1770: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1770: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1770: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfff4 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfff4 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1770: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1770: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1770: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1780: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1780: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3057 pc:0x3056 instrmem_rd:0x1 ACTUAL: npc:0x3056 pc:0x3055 instrmem_rd:0x0 
# UVM_INFO @ 1780: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1780: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x6 baser:0x0 pcoffset6:0x1d instruction:0x6c1d npc_in:0x3056 
# UVM_INFO @ 1780: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1780: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1780: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1780: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1780: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1780: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1780: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1790: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1790: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3057 pc:0x3056 instrmem_rd:0x0 ACTUAL: npc:0x3057 pc:0x3056 instrmem_rd:0x1 
# UVM_INFO @ 1790: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3056 ir_var:0x6c1d 
# UVM_INFO @ 1790: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3056 ir_var:0x6c1d ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3056 ir_var:0x6c1d 
# UVM_INFO @ 1790: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001c M_Data:0x0000 IR_Exec:0x64dc pcout:0x001c ACTUAL: sr1:0x3 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001c M_Data:0x0000 IR_Exec:0x64dc pcout:0x001c 
# UVM_INFO @ 1790: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1790: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1790: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x001c dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x001c dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1790: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1790: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1790: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1800: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1800: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3058 pc:0x3057 instrmem_rd:0x1 ACTUAL: npc:0x3057 pc:0x3056 instrmem_rd:0x0 
# UVM_INFO @ 1800: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1800: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x4 baser:0x4 pcoffset6:0x1f instruction:0x691f npc_in:0x3057 
# UVM_INFO @ 1800: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1800: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1800: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1800: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1800: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1800: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1800: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1810: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1810: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3058 pc:0x3057 instrmem_rd:0x0 ACTUAL: npc:0x3058 pc:0x3057 instrmem_rd:0x1 
# UVM_INFO @ 1810: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3057 ir_var:0x691f 
# UVM_INFO @ 1810: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3057 ir_var:0x691f ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3057 ir_var:0x691f 
# UVM_INFO @ 1810: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001d M_Data:0x0000 IR_Exec:0x6c1d pcout:0x001d ACTUAL: sr1:0x0 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001d M_Data:0x0000 IR_Exec:0x6c1d pcout:0x001d 
# UVM_INFO @ 1810: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1810: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1810: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x001d dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x001d dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1810: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1810: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1810: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1820: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1820: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3059 pc:0x3058 instrmem_rd:0x1 ACTUAL: npc:0x3058 pc:0x3057 instrmem_rd:0x0 
# UVM_INFO @ 1820: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1820: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x1 baser:0x3 pcoffset6:0x27 instruction:0x62e7 npc_in:0x3058 
# UVM_INFO @ 1820: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1820: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1820: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1820: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1820: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1820: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1820: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1830: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1830: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3059 pc:0x3058 instrmem_rd:0x0 ACTUAL: npc:0x3059 pc:0x3058 instrmem_rd:0x1 
# UVM_INFO @ 1830: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3058 ir_var:0x62e7 
# UVM_INFO @ 1830: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3058 ir_var:0x62e7 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3058 ir_var:0x62e7 
# UVM_INFO @ 1830: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001f M_Data:0x0000 IR_Exec:0x691f pcout:0x001f ACTUAL: sr1:0x4 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001f M_Data:0x0000 IR_Exec:0x691f pcout:0x001f 
# UVM_INFO @ 1830: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1830: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1830: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x001f dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x001f dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1830: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1830: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1830: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1840: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1840: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305a pc:0x3059 instrmem_rd:0x1 ACTUAL: npc:0x3059 pc:0x3058 instrmem_rd:0x0 
# UVM_INFO @ 1840: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1840: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x6 baser:0x0 pcoffset6:0x07 instruction:0x6c07 npc_in:0x3059 
# UVM_INFO @ 1840: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1840: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1840: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1840: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1840: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1840: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1840: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1850: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1850: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305a pc:0x3059 instrmem_rd:0x0 ACTUAL: npc:0x305a pc:0x3059 instrmem_rd:0x1 
# UVM_INFO @ 1850: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3059 ir_var:0x6c07 
# UVM_INFO @ 1850: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3059 ir_var:0x6c07 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3059 ir_var:0x6c07 
# UVM_INFO @ 1850: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe7 M_Data:0x0000 IR_Exec:0x62e7 pcout:0xffe7 ACTUAL: sr1:0x3 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe7 M_Data:0x0000 IR_Exec:0x62e7 pcout:0xffe7 
# UVM_INFO @ 1850: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1850: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1850: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffe7 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffe7 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1850: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1850: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1850: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1860: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1860: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305b pc:0x305a instrmem_rd:0x1 ACTUAL: npc:0x305a pc:0x3059 instrmem_rd:0x0 
# UVM_INFO @ 1860: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1860: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x7 baser:0x7 pcoffset6:0x2f instruction:0x6fef npc_in:0x305a 
# UVM_INFO @ 1860: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1860: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1860: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1860: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1860: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1860: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1860: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1870: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1870: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305b pc:0x305a instrmem_rd:0x0 ACTUAL: npc:0x305b pc:0x305a instrmem_rd:0x1 
# UVM_INFO @ 1870: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x305a ir_var:0x6fef 
# UVM_INFO @ 1870: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x305a ir_var:0x6fef ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x305a ir_var:0x6fef 
# UVM_INFO @ 1870: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0007 M_Data:0x0000 IR_Exec:0x6c07 pcout:0x0007 ACTUAL: sr1:0x0 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0007 M_Data:0x0000 IR_Exec:0x6c07 pcout:0x0007 
# UVM_INFO @ 1870: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1870: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1870: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0007 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0007 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1870: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1870: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1870: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1880: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1880: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305c pc:0x305b instrmem_rd:0x1 ACTUAL: npc:0x305b pc:0x305a instrmem_rd:0x0 
# UVM_INFO @ 1880: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1880: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x6 baser:0x4 pcoffset6:0x10 instruction:0x6d10 npc_in:0x305b 
# UVM_INFO @ 1880: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1880: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1880: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1880: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1880: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1880: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1880: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1890: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1890: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305c pc:0x305b instrmem_rd:0x0 ACTUAL: npc:0x305c pc:0x305b instrmem_rd:0x1 
# UVM_INFO @ 1890: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x305b ir_var:0x6d10 
# UVM_INFO @ 1890: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x305b ir_var:0x6d10 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x305b ir_var:0x6d10 
# UVM_INFO @ 1890: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffef M_Data:0x0000 IR_Exec:0x6fef pcout:0xffef ACTUAL: sr1:0x7 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffef M_Data:0x0000 IR_Exec:0x6fef pcout:0xffef 
# UVM_INFO @ 1890: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1890: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1890: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffef dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffef dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1890: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1890: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1890: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1900: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1900: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305d pc:0x305c instrmem_rd:0x1 ACTUAL: npc:0x305c pc:0x305b instrmem_rd:0x0 
# UVM_INFO @ 1900: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1900: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x1 baser:0x2 pcoffset6:0x16 instruction:0x6296 npc_in:0x305c 
# UVM_INFO @ 1900: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1900: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1900: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1900: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1900: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1900: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1900: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1910: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1910: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305d pc:0x305c instrmem_rd:0x0 ACTUAL: npc:0x305d pc:0x305c instrmem_rd:0x1 
# UVM_INFO @ 1910: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x305c ir_var:0x6296 
# UVM_INFO @ 1910: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x305c ir_var:0x6296 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x305c ir_var:0x6296 
# UVM_INFO @ 1910: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0010 M_Data:0x0000 IR_Exec:0x6d10 pcout:0x0010 ACTUAL: sr1:0x4 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0010 M_Data:0x0000 IR_Exec:0x6d10 pcout:0x0010 
# UVM_INFO @ 1910: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1910: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1910: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0010 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0010 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1910: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1910: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1910: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1920: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1920: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305e pc:0x305d instrmem_rd:0x1 ACTUAL: npc:0x305d pc:0x305c instrmem_rd:0x0 
# UVM_INFO @ 1920: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1920: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x2 baser:0x5 pcoffset6:0x30 instruction:0x6570 npc_in:0x305d 
# UVM_INFO @ 1920: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1920: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1920: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1920: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1920: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1920: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1920: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1930: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1930: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305e pc:0x305d instrmem_rd:0x0 ACTUAL: npc:0x305e pc:0x305d instrmem_rd:0x1 
# UVM_INFO @ 1930: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x305d ir_var:0x6570 
# UVM_INFO @ 1930: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x305d ir_var:0x6570 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x305d ir_var:0x6570 
# UVM_INFO @ 1930: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0016 M_Data:0x0000 IR_Exec:0x6296 pcout:0x0016 ACTUAL: sr1:0x2 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0016 M_Data:0x0000 IR_Exec:0x6296 pcout:0x0016 
# UVM_INFO @ 1930: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1930: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1930: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0016 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0016 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1930: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1930: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1930: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1940: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1940: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305f pc:0x305e instrmem_rd:0x1 ACTUAL: npc:0x305e pc:0x305d instrmem_rd:0x0 
# UVM_INFO @ 1940: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1940: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x1 baser:0x6 pcoffset6:0x34 instruction:0x63b4 npc_in:0x305e 
# UVM_INFO @ 1940: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1940: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1940: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1940: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1940: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1940: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1940: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1950: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1950: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305f pc:0x305e instrmem_rd:0x0 ACTUAL: npc:0x305f pc:0x305e instrmem_rd:0x1 
# UVM_INFO @ 1950: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x305e ir_var:0x63b4 
# UVM_INFO @ 1950: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x305e ir_var:0x63b4 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x305e ir_var:0x63b4 
# UVM_INFO @ 1950: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff0 M_Data:0x0000 IR_Exec:0x6570 pcout:0xfff0 ACTUAL: sr1:0x5 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff0 M_Data:0x0000 IR_Exec:0x6570 pcout:0xfff0 
# UVM_INFO @ 1950: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1950: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1950: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfff0 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfff0 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1950: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1950: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1950: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1960: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1960: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3060 pc:0x305f instrmem_rd:0x1 ACTUAL: npc:0x305f pc:0x305e instrmem_rd:0x0 
# UVM_INFO @ 1960: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1960: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x0 baser:0x5 pcoffset6:0x3d instruction:0x617d npc_in:0x305f 
# UVM_INFO @ 1960: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1960: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1960: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1960: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1960: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1960: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1960: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1970: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1970: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3060 pc:0x305f instrmem_rd:0x0 ACTUAL: npc:0x3060 pc:0x305f instrmem_rd:0x1 
# UVM_INFO @ 1970: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x305f ir_var:0x617d 
# UVM_INFO @ 1970: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x305f ir_var:0x617d ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x305f ir_var:0x617d 
# UVM_INFO @ 1970: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff4 M_Data:0x0000 IR_Exec:0x63b4 pcout:0xfff4 ACTUAL: sr1:0x6 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff4 M_Data:0x0000 IR_Exec:0x63b4 pcout:0xfff4 
# UVM_INFO @ 1970: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1970: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1970: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfff4 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfff4 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1970: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1970: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1970: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1980: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1980: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3061 pc:0x3060 instrmem_rd:0x1 ACTUAL: npc:0x3060 pc:0x305f instrmem_rd:0x0 
# UVM_INFO @ 1980: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1980: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x3 baser:0x3 pcoffset6:0x16 instruction:0x66d6 npc_in:0x3060 
# UVM_INFO @ 1980: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1980: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1980: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1980: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1980: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1980: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1980: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1990: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1990: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3061 pc:0x3060 instrmem_rd:0x0 ACTUAL: npc:0x3061 pc:0x3060 instrmem_rd:0x1 
# UVM_INFO @ 1990: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3060 ir_var:0x66d6 
# UVM_INFO @ 1990: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3060 ir_var:0x66d6 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3060 ir_var:0x66d6 
# UVM_INFO @ 1990: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffd M_Data:0x0000 IR_Exec:0x617d pcout:0xfffd ACTUAL: sr1:0x5 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffd M_Data:0x0000 IR_Exec:0x617d pcout:0xfffd 
# UVM_INFO @ 1990: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1990: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1990: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfffd dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfffd dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1990: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1990: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1990: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2000: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2000: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3062 pc:0x3061 instrmem_rd:0x1 ACTUAL: npc:0x3061 pc:0x3060 instrmem_rd:0x0 
# UVM_INFO @ 2000: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2000: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x3 baser:0x7 pcoffset6:0x1a instruction:0x67da npc_in:0x3061 
# UVM_INFO @ 2000: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2000: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2000: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2000: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2000: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2000: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2000: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2010: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2010: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3062 pc:0x3061 instrmem_rd:0x0 ACTUAL: npc:0x3062 pc:0x3061 instrmem_rd:0x1 
# UVM_INFO @ 2010: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3061 ir_var:0x67da 
# UVM_INFO @ 2010: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3061 ir_var:0x67da ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3061 ir_var:0x67da 
# UVM_INFO @ 2010: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0016 M_Data:0x0000 IR_Exec:0x66d6 pcout:0x0016 ACTUAL: sr1:0x3 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0016 M_Data:0x0000 IR_Exec:0x66d6 pcout:0x0016 
# UVM_INFO @ 2010: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2010: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2010: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0016 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0016 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2010: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2010: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2010: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2020: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2020: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3063 pc:0x3062 instrmem_rd:0x1 ACTUAL: npc:0x3062 pc:0x3061 instrmem_rd:0x0 
# UVM_INFO @ 2020: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2020: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x4 baser:0x6 pcoffset6:0x0d instruction:0x698d npc_in:0x3062 
# UVM_INFO @ 2020: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2020: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2020: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2020: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2020: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2020: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2020: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2030: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2030: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3063 pc:0x3062 instrmem_rd:0x0 ACTUAL: npc:0x3063 pc:0x3062 instrmem_rd:0x1 
# UVM_INFO @ 2030: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3062 ir_var:0x698d 
# UVM_INFO @ 2030: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3062 ir_var:0x698d ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3062 ir_var:0x698d 
# UVM_INFO @ 2030: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001a M_Data:0x0000 IR_Exec:0x67da pcout:0x001a ACTUAL: sr1:0x7 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001a M_Data:0x0000 IR_Exec:0x67da pcout:0x001a 
# UVM_INFO @ 2030: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2030: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2030: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x001a dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x001a dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2030: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2030: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2030: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2040: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2040: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3064 pc:0x3063 instrmem_rd:0x1 ACTUAL: npc:0x3063 pc:0x3062 instrmem_rd:0x0 
# UVM_INFO @ 2040: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2040: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x4 baser:0x0 pcoffset6:0x02 instruction:0x6802 npc_in:0x3063 
# UVM_INFO @ 2040: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2040: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2040: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2040: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2040: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2040: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2040: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2050: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2050: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3064 pc:0x3063 instrmem_rd:0x0 ACTUAL: npc:0x3064 pc:0x3063 instrmem_rd:0x1 
# UVM_INFO @ 2050: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3063 ir_var:0x6802 
# UVM_INFO @ 2050: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3063 ir_var:0x6802 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3063 ir_var:0x6802 
# UVM_INFO @ 2050: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x000d M_Data:0x0000 IR_Exec:0x698d pcout:0x000d ACTUAL: sr1:0x6 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x000d M_Data:0x0000 IR_Exec:0x698d pcout:0x000d 
# UVM_INFO @ 2050: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2050: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2050: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x000d dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x000d dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2050: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2050: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2050: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2060: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2060: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3065 pc:0x3064 instrmem_rd:0x1 ACTUAL: npc:0x3064 pc:0x3063 instrmem_rd:0x0 
# UVM_INFO @ 2060: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2060: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x6 baser:0x3 pcoffset6:0x2b instruction:0x6ceb npc_in:0x3064 
# UVM_INFO @ 2060: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2060: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2060: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2060: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2060: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2060: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2060: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2070: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2070: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3065 pc:0x3064 instrmem_rd:0x0 ACTUAL: npc:0x3065 pc:0x3064 instrmem_rd:0x1 
# UVM_INFO @ 2070: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3064 ir_var:0x6ceb 
# UVM_INFO @ 2070: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3064 ir_var:0x6ceb ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3064 ir_var:0x6ceb 
# UVM_INFO @ 2070: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0002 M_Data:0x0000 IR_Exec:0x6802 pcout:0x0002 ACTUAL: sr1:0x0 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0002 M_Data:0x0000 IR_Exec:0x6802 pcout:0x0002 
# UVM_INFO @ 2070: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2070: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2070: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0002 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0002 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2070: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2070: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2070: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2080: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2080: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3066 pc:0x3065 instrmem_rd:0x1 ACTUAL: npc:0x3065 pc:0x3064 instrmem_rd:0x0 
# UVM_INFO @ 2080: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2080: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x1 baser:0x3 pcoffset6:0x08 instruction:0x62c8 npc_in:0x3065 
# UVM_INFO @ 2080: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2080: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2080: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2080: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2080: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2080: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2080: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2090: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2090: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3066 pc:0x3065 instrmem_rd:0x0 ACTUAL: npc:0x3066 pc:0x3065 instrmem_rd:0x1 
# UVM_INFO @ 2090: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3065 ir_var:0x62c8 
# UVM_INFO @ 2090: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3065 ir_var:0x62c8 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3065 ir_var:0x62c8 
# UVM_INFO @ 2090: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffeb M_Data:0x0000 IR_Exec:0x6ceb pcout:0xffeb ACTUAL: sr1:0x3 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffeb M_Data:0x0000 IR_Exec:0x6ceb pcout:0xffeb 
# UVM_INFO @ 2090: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2090: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2090: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffeb dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffeb dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2090: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2090: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2090: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2100: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2100: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3067 pc:0x3066 instrmem_rd:0x1 ACTUAL: npc:0x3066 pc:0x3065 instrmem_rd:0x0 
# UVM_INFO @ 2100: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2100: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x4 baser:0x1 pcoffset6:0x05 instruction:0x6845 npc_in:0x3066 
# UVM_INFO @ 2100: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2100: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2100: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2100: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2100: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2100: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2100: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2110: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2110: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3067 pc:0x3066 instrmem_rd:0x0 ACTUAL: npc:0x3067 pc:0x3066 instrmem_rd:0x1 
# UVM_INFO @ 2110: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3066 ir_var:0x6845 
# UVM_INFO @ 2110: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3066 ir_var:0x6845 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3066 ir_var:0x6845 
# UVM_INFO @ 2110: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0008 M_Data:0x0000 IR_Exec:0x62c8 pcout:0x0008 ACTUAL: sr1:0x3 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0008 M_Data:0x0000 IR_Exec:0x62c8 pcout:0x0008 
# UVM_INFO @ 2110: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2110: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2110: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0008 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0008 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2110: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2110: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2110: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2120: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2120: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3068 pc:0x3067 instrmem_rd:0x1 ACTUAL: npc:0x3067 pc:0x3066 instrmem_rd:0x0 
# UVM_INFO @ 2120: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2120: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x4 baser:0x5 pcoffset6:0x13 instruction:0x6953 npc_in:0x3067 
# UVM_INFO @ 2120: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2120: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2120: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2120: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2120: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2120: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2120: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2130: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2130: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3068 pc:0x3067 instrmem_rd:0x0 ACTUAL: npc:0x3068 pc:0x3067 instrmem_rd:0x1 
# UVM_INFO @ 2130: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3067 ir_var:0x6953 
# UVM_INFO @ 2130: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3067 ir_var:0x6953 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3067 ir_var:0x6953 
# UVM_INFO @ 2130: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0005 M_Data:0x0000 IR_Exec:0x6845 pcout:0x0005 ACTUAL: sr1:0x1 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0005 M_Data:0x0000 IR_Exec:0x6845 pcout:0x0005 
# UVM_INFO @ 2130: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2130: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2130: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0005 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0005 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2130: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2130: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2130: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2140: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2140: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3069 pc:0x3068 instrmem_rd:0x1 ACTUAL: npc:0x3068 pc:0x3067 instrmem_rd:0x0 
# UVM_INFO @ 2140: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2140: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x6 baser:0x2 pcoffset6:0x2c instruction:0x6cac npc_in:0x3068 
# UVM_INFO @ 2140: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2140: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2140: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2140: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2140: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2140: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2140: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2150: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2150: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3069 pc:0x3068 instrmem_rd:0x0 ACTUAL: npc:0x3069 pc:0x3068 instrmem_rd:0x1 
# UVM_INFO @ 2150: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3068 ir_var:0x6cac 
# UVM_INFO @ 2150: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3068 ir_var:0x6cac ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3068 ir_var:0x6cac 
# UVM_INFO @ 2150: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0013 M_Data:0x0000 IR_Exec:0x6953 pcout:0x0013 ACTUAL: sr1:0x5 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0013 M_Data:0x0000 IR_Exec:0x6953 pcout:0x0013 
# UVM_INFO @ 2150: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2150: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2150: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0013 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0013 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2150: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2150: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2150: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2160: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2160: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306a pc:0x3069 instrmem_rd:0x1 ACTUAL: npc:0x3069 pc:0x3068 instrmem_rd:0x0 
# UVM_INFO @ 2160: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2160: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x3 baser:0x0 pcoffset6:0x36 instruction:0x6636 npc_in:0x3069 
# UVM_INFO @ 2160: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2160: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2160: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2160: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2160: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2160: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2160: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2170: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2170: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306a pc:0x3069 instrmem_rd:0x0 ACTUAL: npc:0x306a pc:0x3069 instrmem_rd:0x1 
# UVM_INFO @ 2170: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3069 ir_var:0x6636 
# UVM_INFO @ 2170: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3069 ir_var:0x6636 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3069 ir_var:0x6636 
# UVM_INFO @ 2170: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffec M_Data:0x0000 IR_Exec:0x6cac pcout:0xffec ACTUAL: sr1:0x2 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffec M_Data:0x0000 IR_Exec:0x6cac pcout:0xffec 
# UVM_INFO @ 2170: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2170: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2170: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffec dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffec dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2170: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2170: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2170: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2180: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2180: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306b pc:0x306a instrmem_rd:0x1 ACTUAL: npc:0x306a pc:0x3069 instrmem_rd:0x0 
# UVM_INFO @ 2180: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2180: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x4 baser:0x5 pcoffset6:0x14 instruction:0x6954 npc_in:0x306a 
# UVM_INFO @ 2180: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2180: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2180: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2180: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2180: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2180: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2180: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2190: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2190: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306b pc:0x306a instrmem_rd:0x0 ACTUAL: npc:0x306b pc:0x306a instrmem_rd:0x1 
# UVM_INFO @ 2190: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x306a ir_var:0x6954 
# UVM_INFO @ 2190: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x306a ir_var:0x6954 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x306a ir_var:0x6954 
# UVM_INFO @ 2190: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff6 M_Data:0x0000 IR_Exec:0x6636 pcout:0xfff6 ACTUAL: sr1:0x0 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff6 M_Data:0x0000 IR_Exec:0x6636 pcout:0xfff6 
# UVM_INFO @ 2190: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2190: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2190: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfff6 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfff6 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2190: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2190: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2190: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2200: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2200: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306c pc:0x306b instrmem_rd:0x1 ACTUAL: npc:0x306b pc:0x306a instrmem_rd:0x0 
# UVM_INFO @ 2200: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2200: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x7 baser:0x1 pcoffset6:0x2f instruction:0x6e6f npc_in:0x306b 
# UVM_INFO @ 2200: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2200: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2200: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2200: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2200: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2200: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2200: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2210: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2210: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306c pc:0x306b instrmem_rd:0x0 ACTUAL: npc:0x306c pc:0x306b instrmem_rd:0x1 
# UVM_INFO @ 2210: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x306b ir_var:0x6e6f 
# UVM_INFO @ 2210: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x306b ir_var:0x6e6f ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x306b ir_var:0x6e6f 
# UVM_INFO @ 2210: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0014 M_Data:0x0000 IR_Exec:0x6954 pcout:0x0014 ACTUAL: sr1:0x5 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0014 M_Data:0x0000 IR_Exec:0x6954 pcout:0x0014 
# UVM_INFO @ 2210: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2210: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2210: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0014 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0014 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2210: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2210: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2210: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2220: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2220: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306d pc:0x306c instrmem_rd:0x1 ACTUAL: npc:0x306c pc:0x306b instrmem_rd:0x0 
# UVM_INFO @ 2220: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2220: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x5 baser:0x6 pcoffset6:0x13 instruction:0x6b93 npc_in:0x306c 
# UVM_INFO @ 2220: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2220: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2220: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2220: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2220: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2220: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2220: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2230: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2230: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306d pc:0x306c instrmem_rd:0x0 ACTUAL: npc:0x306d pc:0x306c instrmem_rd:0x1 
# UVM_INFO @ 2230: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x306c ir_var:0x6b93 
# UVM_INFO @ 2230: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x306c ir_var:0x6b93 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x306c ir_var:0x6b93 
# UVM_INFO @ 2230: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffef M_Data:0x0000 IR_Exec:0x6e6f pcout:0xffef ACTUAL: sr1:0x1 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffef M_Data:0x0000 IR_Exec:0x6e6f pcout:0xffef 
# UVM_INFO @ 2230: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2230: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2230: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffef dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffef dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2230: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2230: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2230: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2240: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2240: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306e pc:0x306d instrmem_rd:0x1 ACTUAL: npc:0x306d pc:0x306c instrmem_rd:0x0 
# UVM_INFO @ 2240: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2240: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x2 baser:0x0 pcoffset6:0x36 instruction:0x6436 npc_in:0x306d 
# UVM_INFO @ 2240: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2240: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2240: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2240: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2240: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2240: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2240: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2250: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2250: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306e pc:0x306d instrmem_rd:0x0 ACTUAL: npc:0x306e pc:0x306d instrmem_rd:0x1 
# UVM_INFO @ 2250: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x306d ir_var:0x6436 
# UVM_INFO @ 2250: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x306d ir_var:0x6436 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x306d ir_var:0x6436 
# UVM_INFO @ 2250: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0013 M_Data:0x0000 IR_Exec:0x6b93 pcout:0x0013 ACTUAL: sr1:0x6 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0013 M_Data:0x0000 IR_Exec:0x6b93 pcout:0x0013 
# UVM_INFO @ 2250: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2250: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2250: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0013 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0013 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2250: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2250: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2250: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2260: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2260: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306f pc:0x306e instrmem_rd:0x1 ACTUAL: npc:0x306e pc:0x306d instrmem_rd:0x0 
# UVM_INFO @ 2260: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2260: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x3 baser:0x3 pcoffset6:0x3a instruction:0x66fa npc_in:0x306e 
# UVM_INFO @ 2260: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2260: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2260: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2260: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2260: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2260: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2260: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2270: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2270: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306f pc:0x306e instrmem_rd:0x0 ACTUAL: npc:0x306f pc:0x306e instrmem_rd:0x1 
# UVM_INFO @ 2270: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x306e ir_var:0x66fa 
# UVM_INFO @ 2270: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x306e ir_var:0x66fa ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x306e ir_var:0x66fa 
# UVM_INFO @ 2270: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff6 M_Data:0x0000 IR_Exec:0x6436 pcout:0xfff6 ACTUAL: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff6 M_Data:0x0000 IR_Exec:0x6436 pcout:0xfff6 
# UVM_INFO @ 2270: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2270: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2270: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfff6 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfff6 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2270: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2270: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2270: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2280: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2280: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3070 pc:0x306f instrmem_rd:0x1 ACTUAL: npc:0x306f pc:0x306e instrmem_rd:0x0 
# UVM_INFO @ 2280: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2280: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x0 baser:0x7 pcoffset6:0x12 instruction:0x61d2 npc_in:0x306f 
# UVM_INFO @ 2280: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2280: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2280: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2280: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2280: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2280: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2280: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2290: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2290: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3070 pc:0x306f instrmem_rd:0x0 ACTUAL: npc:0x3070 pc:0x306f instrmem_rd:0x1 
# UVM_INFO @ 2290: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x306f ir_var:0x61d2 
# UVM_INFO @ 2290: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x306f ir_var:0x61d2 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x306f ir_var:0x61d2 
# UVM_INFO @ 2290: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffa M_Data:0x0000 IR_Exec:0x66fa pcout:0xfffa ACTUAL: sr1:0x3 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffa M_Data:0x0000 IR_Exec:0x66fa pcout:0xfffa 
# UVM_INFO @ 2290: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2290: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2290: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfffa dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfffa dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2290: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2290: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2290: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2300: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2300: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3071 pc:0x3070 instrmem_rd:0x1 ACTUAL: npc:0x3070 pc:0x306f instrmem_rd:0x0 
# UVM_INFO @ 2300: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2300: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x0 baser:0x0 pcoffset6:0x00 instruction:0x6000 npc_in:0x3070 
# UVM_INFO @ 2300: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2300: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2300: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2300: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2300: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2300: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2300: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2310: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2310: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3071 pc:0x3070 instrmem_rd:0x0 ACTUAL: npc:0x3071 pc:0x3070 instrmem_rd:0x1 
# UVM_INFO @ 2310: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3070 ir_var:0x6000 
# UVM_INFO @ 2310: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3070 ir_var:0x6000 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3070 ir_var:0x6000 
# UVM_INFO @ 2310: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0012 M_Data:0x0000 IR_Exec:0x61d2 pcout:0x0012 ACTUAL: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0012 M_Data:0x0000 IR_Exec:0x61d2 pcout:0x0012 
# UVM_INFO @ 2310: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2310: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2310: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0012 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0012 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2310: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2310: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2310: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2320: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2320: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3072 pc:0x3071 instrmem_rd:0x1 ACTUAL: npc:0x3071 pc:0x3070 instrmem_rd:0x0 
# UVM_INFO @ 2320: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2320: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x7 baser:0x6 pcoffset6:0x35 instruction:0x6fb5 npc_in:0x3071 
# UVM_INFO @ 2320: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2320: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2320: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2320: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2320: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2320: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2320: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2330: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2330: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3072 pc:0x3071 instrmem_rd:0x0 ACTUAL: npc:0x3072 pc:0x3071 instrmem_rd:0x1 
# UVM_INFO @ 2330: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3071 ir_var:0x6fb5 
# UVM_INFO @ 2330: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3071 ir_var:0x6fb5 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3071 ir_var:0x6fb5 
# UVM_INFO @ 2330: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x6000 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x6000 pcout:0x0000 
# UVM_INFO @ 2330: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2330: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2330: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2330: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2330: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2330: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2340: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2340: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3073 pc:0x3072 instrmem_rd:0x1 ACTUAL: npc:0x3072 pc:0x3071 instrmem_rd:0x0 
# UVM_INFO @ 2340: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2340: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x4 baser:0x0 pcoffset6:0x29 instruction:0x6829 npc_in:0x3072 
# UVM_INFO @ 2340: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2340: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2340: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2340: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2340: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2340: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2340: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2350: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2350: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3073 pc:0x3072 instrmem_rd:0x0 ACTUAL: npc:0x3073 pc:0x3072 instrmem_rd:0x1 
# UVM_INFO @ 2350: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3072 ir_var:0x6829 
# UVM_INFO @ 2350: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3072 ir_var:0x6829 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3072 ir_var:0x6829 
# UVM_INFO @ 2350: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff5 M_Data:0x0000 IR_Exec:0x6fb5 pcout:0xfff5 ACTUAL: sr1:0x6 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff5 M_Data:0x0000 IR_Exec:0x6fb5 pcout:0xfff5 
# UVM_INFO @ 2350: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2350: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2350: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfff5 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfff5 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2350: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2350: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2350: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2360: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2360: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3074 pc:0x3073 instrmem_rd:0x1 ACTUAL: npc:0x3073 pc:0x3072 instrmem_rd:0x0 
# UVM_INFO @ 2360: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2360: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x3 baser:0x1 pcoffset6:0x05 instruction:0x6645 npc_in:0x3073 
# UVM_INFO @ 2360: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2360: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2360: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2360: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2360: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2360: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2360: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2370: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2370: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3074 pc:0x3073 instrmem_rd:0x0 ACTUAL: npc:0x3074 pc:0x3073 instrmem_rd:0x1 
# UVM_INFO @ 2370: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3073 ir_var:0x6645 
# UVM_INFO @ 2370: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3073 ir_var:0x6645 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3073 ir_var:0x6645 
# UVM_INFO @ 2370: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe9 M_Data:0x0000 IR_Exec:0x6829 pcout:0xffe9 ACTUAL: sr1:0x0 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe9 M_Data:0x0000 IR_Exec:0x6829 pcout:0xffe9 
# UVM_INFO @ 2370: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2370: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2370: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffe9 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffe9 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2370: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2370: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2370: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2380: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2380: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3075 pc:0x3074 instrmem_rd:0x1 ACTUAL: npc:0x3074 pc:0x3073 instrmem_rd:0x0 
# UVM_INFO @ 2380: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2380: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x1 baser:0x0 pcoffset6:0x00 instruction:0x6200 npc_in:0x3074 
# UVM_INFO @ 2380: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2380: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2380: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2380: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2380: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2380: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2380: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2390: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2390: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3075 pc:0x3074 instrmem_rd:0x0 ACTUAL: npc:0x3075 pc:0x3074 instrmem_rd:0x1 
# UVM_INFO @ 2390: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3074 ir_var:0x6200 
# UVM_INFO @ 2390: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3074 ir_var:0x6200 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3074 ir_var:0x6200 
# UVM_INFO @ 2390: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0005 M_Data:0x0000 IR_Exec:0x6645 pcout:0x0005 ACTUAL: sr1:0x1 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0005 M_Data:0x0000 IR_Exec:0x6645 pcout:0x0005 
# UVM_INFO @ 2390: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2390: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2390: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0005 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0005 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2390: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2390: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2390: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2400: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2400: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3076 pc:0x3075 instrmem_rd:0x1 ACTUAL: npc:0x3075 pc:0x3074 instrmem_rd:0x0 
# UVM_INFO @ 2400: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2400: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x0 baser:0x6 pcoffset6:0x1c instruction:0x619c npc_in:0x3075 
# UVM_INFO @ 2400: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2400: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2400: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2400: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2400: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2400: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2400: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2410: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2410: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3076 pc:0x3075 instrmem_rd:0x0 ACTUAL: npc:0x3076 pc:0x3075 instrmem_rd:0x1 
# UVM_INFO @ 2410: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3075 ir_var:0x619c 
# UVM_INFO @ 2410: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3075 ir_var:0x619c ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3075 ir_var:0x619c 
# UVM_INFO @ 2410: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x6200 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x6200 pcout:0x0000 
# UVM_INFO @ 2410: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2410: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2410: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2410: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2410: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2410: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2420: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2420: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3077 pc:0x3076 instrmem_rd:0x1 ACTUAL: npc:0x3076 pc:0x3075 instrmem_rd:0x0 
# UVM_INFO @ 2420: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2420: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x1 baser:0x6 pcoffset6:0x3e instruction:0x63be npc_in:0x3076 
# UVM_INFO @ 2420: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2420: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2420: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2420: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2420: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2420: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2420: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2430: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2430: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3077 pc:0x3076 instrmem_rd:0x0 ACTUAL: npc:0x3077 pc:0x3076 instrmem_rd:0x1 
# UVM_INFO @ 2430: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3076 ir_var:0x63be 
# UVM_INFO @ 2430: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3076 ir_var:0x63be ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3076 ir_var:0x63be 
# UVM_INFO @ 2430: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001c M_Data:0x0000 IR_Exec:0x619c pcout:0x001c ACTUAL: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001c M_Data:0x0000 IR_Exec:0x619c pcout:0x001c 
# UVM_INFO @ 2430: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2430: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2430: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x001c dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x001c dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2430: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2430: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2430: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2440: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2440: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3078 pc:0x3077 instrmem_rd:0x1 ACTUAL: npc:0x3077 pc:0x3076 instrmem_rd:0x0 
# UVM_INFO @ 2440: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2440: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x2 baser:0x1 pcoffset6:0x15 instruction:0x6455 npc_in:0x3077 
# UVM_INFO @ 2440: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2440: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2440: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2440: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2440: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2440: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2440: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2450: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2450: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3078 pc:0x3077 instrmem_rd:0x0 ACTUAL: npc:0x3078 pc:0x3077 instrmem_rd:0x1 
# UVM_INFO @ 2450: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3077 ir_var:0x6455 
# UVM_INFO @ 2450: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3077 ir_var:0x6455 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3077 ir_var:0x6455 
# UVM_INFO @ 2450: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffe M_Data:0x0000 IR_Exec:0x63be pcout:0xfffe ACTUAL: sr1:0x6 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffe M_Data:0x0000 IR_Exec:0x63be pcout:0xfffe 
# UVM_INFO @ 2450: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2450: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2450: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfffe dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfffe dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2450: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2450: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2450: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2460: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2460: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3079 pc:0x3078 instrmem_rd:0x1 ACTUAL: npc:0x3078 pc:0x3077 instrmem_rd:0x0 
# UVM_INFO @ 2460: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2460: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x2 baser:0x6 pcoffset6:0x13 instruction:0x6593 npc_in:0x3078 
# UVM_INFO @ 2460: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2460: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2460: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2460: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2460: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2460: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2460: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2470: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2470: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3079 pc:0x3078 instrmem_rd:0x0 ACTUAL: npc:0x3079 pc:0x3078 instrmem_rd:0x1 
# UVM_INFO @ 2470: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3078 ir_var:0x6593 
# UVM_INFO @ 2470: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3078 ir_var:0x6593 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3078 ir_var:0x6593 
# UVM_INFO @ 2470: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0015 M_Data:0x0000 IR_Exec:0x6455 pcout:0x0015 ACTUAL: sr1:0x1 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0015 M_Data:0x0000 IR_Exec:0x6455 pcout:0x0015 
# UVM_INFO @ 2470: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2470: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2470: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0015 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0015 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2470: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2470: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2470: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2480: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2480: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307a pc:0x3079 instrmem_rd:0x1 ACTUAL: npc:0x3079 pc:0x3078 instrmem_rd:0x0 
# UVM_INFO @ 2480: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2480: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x1 baser:0x4 pcoffset6:0x1d instruction:0x631d npc_in:0x3079 
# UVM_INFO @ 2480: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2480: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2480: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2480: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2480: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2480: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2480: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2490: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2490: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307a pc:0x3079 instrmem_rd:0x0 ACTUAL: npc:0x307a pc:0x3079 instrmem_rd:0x1 
# UVM_INFO @ 2490: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3079 ir_var:0x631d 
# UVM_INFO @ 2490: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3079 ir_var:0x631d ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3079 ir_var:0x631d 
# UVM_INFO @ 2490: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0013 M_Data:0x0000 IR_Exec:0x6593 pcout:0x0013 ACTUAL: sr1:0x6 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0013 M_Data:0x0000 IR_Exec:0x6593 pcout:0x0013 
# UVM_INFO @ 2490: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2490: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2490: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0013 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0013 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2490: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2490: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2490: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2500: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2500: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307b pc:0x307a instrmem_rd:0x1 ACTUAL: npc:0x307a pc:0x3079 instrmem_rd:0x0 
# UVM_INFO @ 2500: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2500: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x3 baser:0x7 pcoffset6:0x00 instruction:0x67c0 npc_in:0x307a 
# UVM_INFO @ 2500: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2500: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2500: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2500: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2500: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2500: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2500: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2510: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2510: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307b pc:0x307a instrmem_rd:0x0 ACTUAL: npc:0x307b pc:0x307a instrmem_rd:0x1 
# UVM_INFO @ 2510: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x307a ir_var:0x67c0 
# UVM_INFO @ 2510: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x307a ir_var:0x67c0 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x307a ir_var:0x67c0 
# UVM_INFO @ 2510: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001d M_Data:0x0000 IR_Exec:0x631d pcout:0x001d ACTUAL: sr1:0x4 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001d M_Data:0x0000 IR_Exec:0x631d pcout:0x001d 
# UVM_INFO @ 2510: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2510: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2510: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x001d dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x001d dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2510: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2510: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2510: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2520: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2520: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307c pc:0x307b instrmem_rd:0x1 ACTUAL: npc:0x307b pc:0x307a instrmem_rd:0x0 
# UVM_INFO @ 2520: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2520: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x1 baser:0x6 pcoffset6:0x11 instruction:0x6391 npc_in:0x307b 
# UVM_INFO @ 2520: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2520: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2520: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2520: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2520: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2520: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2520: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2530: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2530: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307c pc:0x307b instrmem_rd:0x0 ACTUAL: npc:0x307c pc:0x307b instrmem_rd:0x1 
# UVM_INFO @ 2530: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x307b ir_var:0x6391 
# UVM_INFO @ 2530: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x307b ir_var:0x6391 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x307b ir_var:0x6391 
# UVM_INFO @ 2530: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x67c0 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x67c0 pcout:0x0000 
# UVM_INFO @ 2530: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2530: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2530: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2530: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2530: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2530: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2540: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2540: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307d pc:0x307c instrmem_rd:0x1 ACTUAL: npc:0x307c pc:0x307b instrmem_rd:0x0 
# UVM_INFO @ 2540: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2540: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x0 baser:0x1 pcoffset6:0x2a instruction:0x606a npc_in:0x307c 
# UVM_INFO @ 2540: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2540: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2540: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2540: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2540: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2540: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2540: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2550: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2550: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307d pc:0x307c instrmem_rd:0x0 ACTUAL: npc:0x307d pc:0x307c instrmem_rd:0x1 
# UVM_INFO @ 2550: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x307c ir_var:0x606a 
# UVM_INFO @ 2550: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x307c ir_var:0x606a ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x307c ir_var:0x606a 
# UVM_INFO @ 2550: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0011 M_Data:0x0000 IR_Exec:0x6391 pcout:0x0011 ACTUAL: sr1:0x6 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0011 M_Data:0x0000 IR_Exec:0x6391 pcout:0x0011 
# UVM_INFO @ 2550: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2550: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2550: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0011 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0011 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2550: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2550: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2550: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2560: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2560: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307e pc:0x307d instrmem_rd:0x1 ACTUAL: npc:0x307d pc:0x307c instrmem_rd:0x0 
# UVM_INFO @ 2560: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2560: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x7 baser:0x0 pcoffset6:0x16 instruction:0x6e16 npc_in:0x307d 
# UVM_INFO @ 2560: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2560: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2560: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2560: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2560: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2560: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2560: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2570: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2570: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307e pc:0x307d instrmem_rd:0x0 ACTUAL: npc:0x307e pc:0x307d instrmem_rd:0x1 
# UVM_INFO @ 2570: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x307d ir_var:0x6e16 
# UVM_INFO @ 2570: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x307d ir_var:0x6e16 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x307d ir_var:0x6e16 
# UVM_INFO @ 2570: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffea M_Data:0x0000 IR_Exec:0x606a pcout:0xffea ACTUAL: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffea M_Data:0x0000 IR_Exec:0x606a pcout:0xffea 
# UVM_INFO @ 2570: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2570: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2570: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffea dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffea dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2570: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2570: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2570: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2580: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2580: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307f pc:0x307e instrmem_rd:0x1 ACTUAL: npc:0x307e pc:0x307d instrmem_rd:0x0 
# UVM_INFO @ 2580: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2580: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x1 baser:0x1 pcoffset6:0x02 instruction:0x6242 npc_in:0x307e 
# UVM_INFO @ 2580: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2580: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2580: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2580: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2580: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2580: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2580: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2590: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2590: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307f pc:0x307e instrmem_rd:0x0 ACTUAL: npc:0x307f pc:0x307e instrmem_rd:0x1 
# UVM_INFO @ 2590: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x307e ir_var:0x6242 
# UVM_INFO @ 2590: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x307e ir_var:0x6242 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x307e ir_var:0x6242 
# UVM_INFO @ 2590: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0016 M_Data:0x0000 IR_Exec:0x6e16 pcout:0x0016 ACTUAL: sr1:0x0 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0016 M_Data:0x0000 IR_Exec:0x6e16 pcout:0x0016 
# UVM_INFO @ 2590: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2590: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2590: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0016 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0016 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2590: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2590: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2590: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2600: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2600: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3080 pc:0x307f instrmem_rd:0x1 ACTUAL: npc:0x307f pc:0x307e instrmem_rd:0x0 
# UVM_INFO @ 2600: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2600: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x0 baser:0x5 pcoffset6:0x13 instruction:0x6153 npc_in:0x307f 
# UVM_INFO @ 2600: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2600: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2600: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2600: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2600: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2600: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2600: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2610: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2610: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3080 pc:0x307f instrmem_rd:0x0 ACTUAL: npc:0x3080 pc:0x307f instrmem_rd:0x1 
# UVM_INFO @ 2610: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x307f ir_var:0x6153 
# UVM_INFO @ 2610: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x307f ir_var:0x6153 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x307f ir_var:0x6153 
# UVM_INFO @ 2610: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0002 M_Data:0x0000 IR_Exec:0x6242 pcout:0x0002 ACTUAL: sr1:0x1 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0002 M_Data:0x0000 IR_Exec:0x6242 pcout:0x0002 
# UVM_INFO @ 2610: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2610: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2610: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0002 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0002 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2610: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2610: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2610: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2620: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2620: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3081 pc:0x3080 instrmem_rd:0x1 ACTUAL: npc:0x3080 pc:0x307f instrmem_rd:0x0 
# UVM_INFO @ 2620: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2620: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x0 baser:0x3 pcoffset6:0x14 instruction:0x60d4 npc_in:0x3080 
# UVM_INFO @ 2620: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2620: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2620: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2620: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2620: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2620: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2620: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2630: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2630: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3081 pc:0x3080 instrmem_rd:0x0 ACTUAL: npc:0x3081 pc:0x3080 instrmem_rd:0x1 
# UVM_INFO @ 2630: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3080 ir_var:0x60d4 
# UVM_INFO @ 2630: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3080 ir_var:0x60d4 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3080 ir_var:0x60d4 
# UVM_INFO @ 2630: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0013 M_Data:0x0000 IR_Exec:0x6153 pcout:0x0013 ACTUAL: sr1:0x5 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0013 M_Data:0x0000 IR_Exec:0x6153 pcout:0x0013 
# UVM_INFO @ 2630: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2630: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2630: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0013 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0013 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2630: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2630: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2630: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2640: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2640: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3082 pc:0x3081 instrmem_rd:0x1 ACTUAL: npc:0x3081 pc:0x3080 instrmem_rd:0x0 
# UVM_INFO @ 2640: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2640: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x3 baser:0x4 pcoffset6:0x11 instruction:0x6711 npc_in:0x3081 
# UVM_INFO @ 2640: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2640: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2640: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2640: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2640: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2640: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2640: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2650: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2650: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3082 pc:0x3081 instrmem_rd:0x0 ACTUAL: npc:0x3082 pc:0x3081 instrmem_rd:0x1 
# UVM_INFO @ 2650: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3081 ir_var:0x6711 
# UVM_INFO @ 2650: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3081 ir_var:0x6711 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3081 ir_var:0x6711 
# UVM_INFO @ 2650: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0014 M_Data:0x0000 IR_Exec:0x60d4 pcout:0x0014 ACTUAL: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0014 M_Data:0x0000 IR_Exec:0x60d4 pcout:0x0014 
# UVM_INFO @ 2650: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2650: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2650: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0014 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0014 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2650: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2650: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2650: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2660: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2660: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3083 pc:0x3082 instrmem_rd:0x1 ACTUAL: npc:0x3082 pc:0x3081 instrmem_rd:0x0 
# UVM_INFO @ 2660: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2660: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x1 baser:0x4 pcoffset6:0x3e instruction:0x633e npc_in:0x3082 
# UVM_INFO @ 2660: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2660: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2660: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2660: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2660: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2660: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2660: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2670: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2670: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3083 pc:0x3082 instrmem_rd:0x0 ACTUAL: npc:0x3083 pc:0x3082 instrmem_rd:0x1 
# UVM_INFO @ 2670: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3082 ir_var:0x633e 
# UVM_INFO @ 2670: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3082 ir_var:0x633e ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3082 ir_var:0x633e 
# UVM_INFO @ 2670: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0011 M_Data:0x0000 IR_Exec:0x6711 pcout:0x0011 ACTUAL: sr1:0x4 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0011 M_Data:0x0000 IR_Exec:0x6711 pcout:0x0011 
# UVM_INFO @ 2670: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2670: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2670: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0011 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0011 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2670: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2670: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2670: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2680: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2680: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3084 pc:0x3083 instrmem_rd:0x1 ACTUAL: npc:0x3083 pc:0x3082 instrmem_rd:0x0 
# UVM_INFO @ 2680: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2680: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x4 baser:0x4 pcoffset6:0x0d instruction:0x690d npc_in:0x3083 
# UVM_INFO @ 2680: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2680: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2680: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2680: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2680: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2680: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2680: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2690: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2690: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3084 pc:0x3083 instrmem_rd:0x0 ACTUAL: npc:0x3084 pc:0x3083 instrmem_rd:0x1 
# UVM_INFO @ 2690: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3083 ir_var:0x690d 
# UVM_INFO @ 2690: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3083 ir_var:0x690d ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3083 ir_var:0x690d 
# UVM_INFO @ 2690: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffe M_Data:0x0000 IR_Exec:0x633e pcout:0xfffe ACTUAL: sr1:0x4 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffe M_Data:0x0000 IR_Exec:0x633e pcout:0xfffe 
# UVM_INFO @ 2690: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2690: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2690: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfffe dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfffe dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2690: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2690: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2690: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2700: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2700: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3085 pc:0x3084 instrmem_rd:0x1 ACTUAL: npc:0x3084 pc:0x3083 instrmem_rd:0x0 
# UVM_INFO @ 2700: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2700: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x6 baser:0x0 pcoffset6:0x3f instruction:0x6c3f npc_in:0x3084 
# UVM_INFO @ 2700: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2700: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2700: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2700: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2700: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2700: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2700: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2710: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2710: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3085 pc:0x3084 instrmem_rd:0x0 ACTUAL: npc:0x3085 pc:0x3084 instrmem_rd:0x1 
# UVM_INFO @ 2710: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3084 ir_var:0x6c3f 
# UVM_INFO @ 2710: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3084 ir_var:0x6c3f ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3084 ir_var:0x6c3f 
# UVM_INFO @ 2710: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x000d M_Data:0x0000 IR_Exec:0x690d pcout:0x000d ACTUAL: sr1:0x4 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x000d M_Data:0x0000 IR_Exec:0x690d pcout:0x000d 
# UVM_INFO @ 2710: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2710: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2710: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x000d dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x000d dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2710: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2710: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2710: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2720: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2720: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3086 pc:0x3085 instrmem_rd:0x1 ACTUAL: npc:0x3085 pc:0x3084 instrmem_rd:0x0 
# UVM_INFO @ 2720: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2720: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x1 baser:0x1 pcoffset6:0x0c instruction:0x624c npc_in:0x3085 
# UVM_INFO @ 2720: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2720: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2720: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2720: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2720: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2720: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2720: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2730: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2730: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3086 pc:0x3085 instrmem_rd:0x0 ACTUAL: npc:0x3086 pc:0x3085 instrmem_rd:0x1 
# UVM_INFO @ 2730: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3085 ir_var:0x624c 
# UVM_INFO @ 2730: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3085 ir_var:0x624c ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3085 ir_var:0x624c 
# UVM_INFO @ 2730: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffff M_Data:0x0000 IR_Exec:0x6c3f pcout:0xffff ACTUAL: sr1:0x0 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffff M_Data:0x0000 IR_Exec:0x6c3f pcout:0xffff 
# UVM_INFO @ 2730: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2730: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2730: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffff dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffff dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2730: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2730: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2730: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2740: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2740: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3087 pc:0x3086 instrmem_rd:0x1 ACTUAL: npc:0x3086 pc:0x3085 instrmem_rd:0x0 
# UVM_INFO @ 2740: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2740: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x1 baser:0x0 pcoffset6:0x3f instruction:0x623f npc_in:0x3086 
# UVM_INFO @ 2740: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2740: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2740: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2740: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2740: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2740: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2740: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2750: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2750: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3087 pc:0x3086 instrmem_rd:0x0 ACTUAL: npc:0x3087 pc:0x3086 instrmem_rd:0x1 
# UVM_INFO @ 2750: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3086 ir_var:0x623f 
# UVM_INFO @ 2750: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3086 ir_var:0x623f ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3086 ir_var:0x623f 
# UVM_INFO @ 2750: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x000c M_Data:0x0000 IR_Exec:0x624c pcout:0x000c ACTUAL: sr1:0x1 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x000c M_Data:0x0000 IR_Exec:0x624c pcout:0x000c 
# UVM_INFO @ 2750: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2750: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2750: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x000c dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x000c dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2750: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2750: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2750: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2760: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2760: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3088 pc:0x3087 instrmem_rd:0x1 ACTUAL: npc:0x3087 pc:0x3086 instrmem_rd:0x0 
# UVM_INFO @ 2760: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2760: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x3 baser:0x0 pcoffset6:0x1e instruction:0x661e npc_in:0x3087 
# UVM_INFO @ 2760: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2760: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2760: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2760: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2760: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2760: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2760: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2770: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2770: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3088 pc:0x3087 instrmem_rd:0x0 ACTUAL: npc:0x3088 pc:0x3087 instrmem_rd:0x1 
# UVM_INFO @ 2770: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3087 ir_var:0x661e 
# UVM_INFO @ 2770: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3087 ir_var:0x661e ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3087 ir_var:0x661e 
# UVM_INFO @ 2770: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffff M_Data:0x0000 IR_Exec:0x623f pcout:0xffff ACTUAL: sr1:0x0 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffff M_Data:0x0000 IR_Exec:0x623f pcout:0xffff 
# UVM_INFO @ 2770: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2770: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2770: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffff dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffff dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2770: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2770: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2770: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2780: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2780: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3089 pc:0x3088 instrmem_rd:0x1 ACTUAL: npc:0x3088 pc:0x3087 instrmem_rd:0x0 
# UVM_INFO @ 2780: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2780: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x5 baser:0x3 pcoffset6:0x10 instruction:0x6ad0 npc_in:0x3088 
# UVM_INFO @ 2780: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2780: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2780: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2780: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2780: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2780: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2780: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2790: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2790: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3089 pc:0x3088 instrmem_rd:0x0 ACTUAL: npc:0x3089 pc:0x3088 instrmem_rd:0x1 
# UVM_INFO @ 2790: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3088 ir_var:0x6ad0 
# UVM_INFO @ 2790: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3088 ir_var:0x6ad0 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3088 ir_var:0x6ad0 
# UVM_INFO @ 2790: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001e M_Data:0x0000 IR_Exec:0x661e pcout:0x001e ACTUAL: sr1:0x0 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001e M_Data:0x0000 IR_Exec:0x661e pcout:0x001e 
# UVM_INFO @ 2790: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2790: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2790: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x001e dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x001e dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2790: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2790: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2790: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2800: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2800: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x308a pc:0x3089 instrmem_rd:0x1 ACTUAL: npc:0x3089 pc:0x3088 instrmem_rd:0x0 
# UVM_INFO @ 2800: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2800: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x6 baser:0x0 pcoffset6:0x28 instruction:0x6c28 npc_in:0x3089 
# UVM_INFO @ 2800: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2800: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2800: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2800: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2800: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2800: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2800: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2810: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2810: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x308a pc:0x3089 instrmem_rd:0x0 ACTUAL: npc:0x308a pc:0x3089 instrmem_rd:0x1 
# UVM_INFO @ 2810: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3089 ir_var:0x6c28 
# UVM_INFO @ 2810: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3089 ir_var:0x6c28 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3089 ir_var:0x6c28 
# UVM_INFO @ 2810: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0010 M_Data:0x0000 IR_Exec:0x6ad0 pcout:0x0010 ACTUAL: sr1:0x3 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0010 M_Data:0x0000 IR_Exec:0x6ad0 pcout:0x0010 
# UVM_INFO @ 2810: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2810: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2810: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0010 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0010 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2810: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2810: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2810: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2820: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2820: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x308b pc:0x308a instrmem_rd:0x1 ACTUAL: npc:0x308a pc:0x3089 instrmem_rd:0x0 
# UVM_INFO @ 2820: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2820: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x5 baser:0x1 pcoffset6:0x3c instruction:0x6a7c npc_in:0x308a 
# UVM_INFO @ 2820: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2820: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2820: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2820: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2820: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2820: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2820: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2830: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2830: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x308b pc:0x308a instrmem_rd:0x0 ACTUAL: npc:0x308b pc:0x308a instrmem_rd:0x1 
# UVM_INFO @ 2830: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x308a ir_var:0x6a7c 
# UVM_INFO @ 2830: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x308a ir_var:0x6a7c ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x308a ir_var:0x6a7c 
# UVM_INFO @ 2830: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe8 M_Data:0x0000 IR_Exec:0x6c28 pcout:0xffe8 ACTUAL: sr1:0x0 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe8 M_Data:0x0000 IR_Exec:0x6c28 pcout:0xffe8 
# UVM_INFO @ 2830: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2830: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2830: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffe8 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffe8 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2830: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2830: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2830: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2840: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2840: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x308c pc:0x308b instrmem_rd:0x1 ACTUAL: npc:0x308b pc:0x308a instrmem_rd:0x0 
# UVM_INFO @ 2840: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2840: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x6 baser:0x5 pcoffset6:0x3f instruction:0x6d7f npc_in:0x308b 
# UVM_INFO @ 2840: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2840: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2840: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2840: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2840: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2840: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2840: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2850: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2850: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x308c pc:0x308b instrmem_rd:0x0 ACTUAL: npc:0x308c pc:0x308b instrmem_rd:0x1 
# UVM_INFO @ 2850: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x308b ir_var:0x6d7f 
# UVM_INFO @ 2850: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x308b ir_var:0x6d7f ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x308b ir_var:0x6d7f 
# UVM_INFO @ 2850: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffc M_Data:0x0000 IR_Exec:0x6a7c pcout:0xfffc ACTUAL: sr1:0x1 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffc M_Data:0x0000 IR_Exec:0x6a7c pcout:0xfffc 
# UVM_INFO @ 2850: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2850: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2850: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfffc dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfffc dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2850: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2850: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2850: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2860: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2860: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x308d pc:0x308c instrmem_rd:0x1 ACTUAL: npc:0x308c pc:0x308b instrmem_rd:0x0 
# UVM_INFO @ 2860: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2860: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x7 baser:0x1 pcoffset6:0x04 instruction:0x6e44 npc_in:0x308c 
# UVM_INFO @ 2860: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2860: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2860: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2860: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2860: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2860: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2860: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2870: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2870: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x308d pc:0x308c instrmem_rd:0x0 ACTUAL: npc:0x308d pc:0x308c instrmem_rd:0x1 
# UVM_INFO @ 2870: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x308c ir_var:0x6e44 
# UVM_INFO @ 2870: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x308c ir_var:0x6e44 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x308c ir_var:0x6e44 
# UVM_INFO @ 2870: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffff M_Data:0x0000 IR_Exec:0x6d7f pcout:0xffff ACTUAL: sr1:0x5 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffff M_Data:0x0000 IR_Exec:0x6d7f pcout:0xffff 
# UVM_INFO @ 2870: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2870: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2870: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffff dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffff dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2870: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2870: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2870: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2880: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2880: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x308e pc:0x308d instrmem_rd:0x1 ACTUAL: npc:0x308d pc:0x308c instrmem_rd:0x0 
# UVM_INFO @ 2880: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2880: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x2 baser:0x5 pcoffset6:0x3a instruction:0x657a npc_in:0x308d 
# UVM_INFO @ 2880: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2880: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2880: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2880: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2880: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2880: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2880: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2890: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2890: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x308e pc:0x308d instrmem_rd:0x0 ACTUAL: npc:0x308e pc:0x308d instrmem_rd:0x1 
# UVM_INFO @ 2890: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x308d ir_var:0x657a 
# UVM_INFO @ 2890: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x308d ir_var:0x657a ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x308d ir_var:0x657a 
# UVM_INFO @ 2890: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0004 M_Data:0x0000 IR_Exec:0x6e44 pcout:0x0004 ACTUAL: sr1:0x1 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0004 M_Data:0x0000 IR_Exec:0x6e44 pcout:0x0004 
# UVM_INFO @ 2890: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2890: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2890: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0004 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0004 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2890: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2890: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2890: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2900: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2900: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x308f pc:0x308e instrmem_rd:0x1 ACTUAL: npc:0x308e pc:0x308d instrmem_rd:0x0 
# UVM_INFO @ 2900: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2900: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x1 baser:0x5 pcoffset6:0x16 instruction:0x6356 npc_in:0x308e 
# UVM_INFO @ 2900: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2900: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2900: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2900: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2900: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2900: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2900: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2910: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2910: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x308f pc:0x308e instrmem_rd:0x0 ACTUAL: npc:0x308f pc:0x308e instrmem_rd:0x1 
# UVM_INFO @ 2910: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x308e ir_var:0x6356 
# UVM_INFO @ 2910: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x308e ir_var:0x6356 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x308e ir_var:0x6356 
# UVM_INFO @ 2910: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffa M_Data:0x0000 IR_Exec:0x657a pcout:0xfffa ACTUAL: sr1:0x5 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffa M_Data:0x0000 IR_Exec:0x657a pcout:0xfffa 
# UVM_INFO @ 2910: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2910: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2910: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfffa dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfffa dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2910: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2910: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2910: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2920: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2920: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3090 pc:0x308f instrmem_rd:0x1 ACTUAL: npc:0x308f pc:0x308e instrmem_rd:0x0 
# UVM_INFO @ 2920: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2920: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x4 baser:0x5 pcoffset6:0x27 instruction:0x6967 npc_in:0x308f 
# UVM_INFO @ 2920: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2920: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2920: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2920: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2920: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2920: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2920: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2930: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2930: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3090 pc:0x308f instrmem_rd:0x0 ACTUAL: npc:0x3090 pc:0x308f instrmem_rd:0x1 
# UVM_INFO @ 2930: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x308f ir_var:0x6967 
# UVM_INFO @ 2930: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x308f ir_var:0x6967 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x308f ir_var:0x6967 
# UVM_INFO @ 2930: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0016 M_Data:0x0000 IR_Exec:0x6356 pcout:0x0016 ACTUAL: sr1:0x5 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0016 M_Data:0x0000 IR_Exec:0x6356 pcout:0x0016 
# UVM_INFO @ 2930: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2930: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2930: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0016 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0016 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2930: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2930: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2930: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2940: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2940: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3091 pc:0x3090 instrmem_rd:0x1 ACTUAL: npc:0x3090 pc:0x308f instrmem_rd:0x0 
# UVM_INFO @ 2940: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2940: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x6 baser:0x4 pcoffset6:0x3f instruction:0x6d3f npc_in:0x3090 
# UVM_INFO @ 2940: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2940: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2940: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2940: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2940: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2940: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2940: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2950: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2950: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3091 pc:0x3090 instrmem_rd:0x0 ACTUAL: npc:0x3091 pc:0x3090 instrmem_rd:0x1 
# UVM_INFO @ 2950: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3090 ir_var:0x6d3f 
# UVM_INFO @ 2950: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3090 ir_var:0x6d3f ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3090 ir_var:0x6d3f 
# UVM_INFO @ 2950: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe7 M_Data:0x0000 IR_Exec:0x6967 pcout:0xffe7 ACTUAL: sr1:0x5 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe7 M_Data:0x0000 IR_Exec:0x6967 pcout:0xffe7 
# UVM_INFO @ 2950: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2950: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2950: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffe7 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffe7 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2950: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2950: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2950: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2960: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2960: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3092 pc:0x3091 instrmem_rd:0x1 ACTUAL: npc:0x3091 pc:0x3090 instrmem_rd:0x0 
# UVM_INFO @ 2960: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2960: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x0 baser:0x5 pcoffset6:0x32 instruction:0x6172 npc_in:0x3091 
# UVM_INFO @ 2960: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2960: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2960: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2960: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2960: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2960: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2960: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2970: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2970: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3092 pc:0x3091 instrmem_rd:0x0 ACTUAL: npc:0x3092 pc:0x3091 instrmem_rd:0x1 
# UVM_INFO @ 2970: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3091 ir_var:0x6172 
# UVM_INFO @ 2970: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3091 ir_var:0x6172 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3091 ir_var:0x6172 
# UVM_INFO @ 2970: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffff M_Data:0x0000 IR_Exec:0x6d3f pcout:0xffff ACTUAL: sr1:0x4 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffff M_Data:0x0000 IR_Exec:0x6d3f pcout:0xffff 
# UVM_INFO @ 2970: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2970: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2970: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffff dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffff dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2970: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2970: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2970: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2980: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2980: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3093 pc:0x3092 instrmem_rd:0x1 ACTUAL: npc:0x3092 pc:0x3091 instrmem_rd:0x0 
# UVM_INFO @ 2980: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2980: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x5 baser:0x1 pcoffset6:0x3e instruction:0x6a7e npc_in:0x3092 
# UVM_INFO @ 2980: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2980: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2980: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2980: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2980: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2980: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2980: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2990: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2990: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3093 pc:0x3092 instrmem_rd:0x0 ACTUAL: npc:0x3093 pc:0x3092 instrmem_rd:0x1 
# UVM_INFO @ 2990: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3092 ir_var:0x6a7e 
# UVM_INFO @ 2990: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3092 ir_var:0x6a7e ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3092 ir_var:0x6a7e 
# UVM_INFO @ 2990: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff2 M_Data:0x0000 IR_Exec:0x6172 pcout:0xfff2 ACTUAL: sr1:0x5 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff2 M_Data:0x0000 IR_Exec:0x6172 pcout:0xfff2 
# UVM_INFO @ 2990: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2990: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2990: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfff2 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfff2 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2990: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2990: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2990: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3000: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3000: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3094 pc:0x3093 instrmem_rd:0x1 ACTUAL: npc:0x3093 pc:0x3092 instrmem_rd:0x0 
# UVM_INFO @ 3000: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3000: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x3 baser:0x5 pcoffset6:0x01 instruction:0x6741 npc_in:0x3093 
# UVM_INFO @ 3000: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3000: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3000: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3000: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3000: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3000: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3000: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3010: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3010: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3094 pc:0x3093 instrmem_rd:0x0 ACTUAL: npc:0x3094 pc:0x3093 instrmem_rd:0x1 
# UVM_INFO @ 3010: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3093 ir_var:0x6741 
# UVM_INFO @ 3010: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3093 ir_var:0x6741 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3093 ir_var:0x6741 
# UVM_INFO @ 3010: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffe M_Data:0x0000 IR_Exec:0x6a7e pcout:0xfffe ACTUAL: sr1:0x1 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffe M_Data:0x0000 IR_Exec:0x6a7e pcout:0xfffe 
# UVM_INFO @ 3010: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3010: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3010: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfffe dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfffe dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3010: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3010: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3010: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3020: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3020: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3095 pc:0x3094 instrmem_rd:0x1 ACTUAL: npc:0x3094 pc:0x3093 instrmem_rd:0x0 
# UVM_INFO @ 3020: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3020: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x1 baser:0x4 pcoffset6:0x2c instruction:0x632c npc_in:0x3094 
# UVM_INFO @ 3020: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3020: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3020: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3020: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3020: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3020: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3020: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3030: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3030: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3095 pc:0x3094 instrmem_rd:0x0 ACTUAL: npc:0x3095 pc:0x3094 instrmem_rd:0x1 
# UVM_INFO @ 3030: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3094 ir_var:0x632c 
# UVM_INFO @ 3030: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3094 ir_var:0x632c ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3094 ir_var:0x632c 
# UVM_INFO @ 3030: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0001 M_Data:0x0000 IR_Exec:0x6741 pcout:0x0001 ACTUAL: sr1:0x5 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0001 M_Data:0x0000 IR_Exec:0x6741 pcout:0x0001 
# UVM_INFO @ 3030: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3030: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3030: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0001 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0001 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3030: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3030: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3030: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3040: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3040: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3096 pc:0x3095 instrmem_rd:0x1 ACTUAL: npc:0x3095 pc:0x3094 instrmem_rd:0x0 
# UVM_INFO @ 3040: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3040: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x2 baser:0x4 pcoffset6:0x07 instruction:0x6507 npc_in:0x3095 
# UVM_INFO @ 3040: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3040: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3040: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3040: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3040: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3040: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3040: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3050: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3050: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3096 pc:0x3095 instrmem_rd:0x0 ACTUAL: npc:0x3096 pc:0x3095 instrmem_rd:0x1 
# UVM_INFO @ 3050: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3095 ir_var:0x6507 
# UVM_INFO @ 3050: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3095 ir_var:0x6507 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3095 ir_var:0x6507 
# UVM_INFO @ 3050: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffec M_Data:0x0000 IR_Exec:0x632c pcout:0xffec ACTUAL: sr1:0x4 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffec M_Data:0x0000 IR_Exec:0x632c pcout:0xffec 
# UVM_INFO @ 3050: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3050: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3050: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffec dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffec dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3050: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3050: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3050: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3060: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3060: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3097 pc:0x3096 instrmem_rd:0x1 ACTUAL: npc:0x3096 pc:0x3095 instrmem_rd:0x0 
# UVM_INFO @ 3060: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3060: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x3 baser:0x2 pcoffset6:0x29 instruction:0x66a9 npc_in:0x3096 
# UVM_INFO @ 3060: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3060: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3060: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3060: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3060: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3060: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3060: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3070: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3070: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3097 pc:0x3096 instrmem_rd:0x0 ACTUAL: npc:0x3097 pc:0x3096 instrmem_rd:0x1 
# UVM_INFO @ 3070: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3096 ir_var:0x66a9 
# UVM_INFO @ 3070: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3096 ir_var:0x66a9 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3096 ir_var:0x66a9 
# UVM_INFO @ 3070: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0007 M_Data:0x0000 IR_Exec:0x6507 pcout:0x0007 ACTUAL: sr1:0x4 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0007 M_Data:0x0000 IR_Exec:0x6507 pcout:0x0007 
# UVM_INFO @ 3070: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3070: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3070: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0007 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0007 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3070: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3070: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3070: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3080: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3080: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3098 pc:0x3097 instrmem_rd:0x1 ACTUAL: npc:0x3097 pc:0x3096 instrmem_rd:0x0 
# UVM_INFO @ 3080: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3080: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x2 baser:0x3 pcoffset6:0x3a instruction:0x64fa npc_in:0x3097 
# UVM_INFO @ 3080: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3080: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3080: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3080: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3080: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3080: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3080: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3090: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3090: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3098 pc:0x3097 instrmem_rd:0x0 ACTUAL: npc:0x3098 pc:0x3097 instrmem_rd:0x1 
# UVM_INFO @ 3090: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3097 ir_var:0x64fa 
# UVM_INFO @ 3090: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3097 ir_var:0x64fa ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3097 ir_var:0x64fa 
# UVM_INFO @ 3090: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe9 M_Data:0x0000 IR_Exec:0x66a9 pcout:0xffe9 ACTUAL: sr1:0x2 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe9 M_Data:0x0000 IR_Exec:0x66a9 pcout:0xffe9 
# UVM_INFO @ 3090: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3090: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3090: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffe9 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffe9 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3090: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3090: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3090: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3100: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3100: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3099 pc:0x3098 instrmem_rd:0x1 ACTUAL: npc:0x3098 pc:0x3097 instrmem_rd:0x0 
# UVM_INFO @ 3100: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3100: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x2 baser:0x2 pcoffset6:0x25 instruction:0x64a5 npc_in:0x3098 
# UVM_INFO @ 3100: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3100: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3100: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3100: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3100: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3100: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3100: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3110: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3110: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3099 pc:0x3098 instrmem_rd:0x0 ACTUAL: npc:0x3099 pc:0x3098 instrmem_rd:0x1 
# UVM_INFO @ 3110: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3098 ir_var:0x64a5 
# UVM_INFO @ 3110: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3098 ir_var:0x64a5 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3098 ir_var:0x64a5 
# UVM_INFO @ 3110: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffa M_Data:0x0000 IR_Exec:0x64fa pcout:0xfffa ACTUAL: sr1:0x3 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffa M_Data:0x0000 IR_Exec:0x64fa pcout:0xfffa 
# UVM_INFO @ 3110: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3110: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3110: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfffa dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfffa dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3110: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3110: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3110: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3120: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3120: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309a pc:0x3099 instrmem_rd:0x1 ACTUAL: npc:0x3099 pc:0x3098 instrmem_rd:0x0 
# UVM_INFO @ 3120: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3120: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x3 baser:0x4 pcoffset6:0x0a instruction:0x670a npc_in:0x3099 
# UVM_INFO @ 3120: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3120: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3120: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3120: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3120: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3120: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3120: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3130: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3130: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309a pc:0x3099 instrmem_rd:0x0 ACTUAL: npc:0x309a pc:0x3099 instrmem_rd:0x1 
# UVM_INFO @ 3130: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3099 ir_var:0x670a 
# UVM_INFO @ 3130: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3099 ir_var:0x670a ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3099 ir_var:0x670a 
# UVM_INFO @ 3130: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe5 M_Data:0x0000 IR_Exec:0x64a5 pcout:0xffe5 ACTUAL: sr1:0x2 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe5 M_Data:0x0000 IR_Exec:0x64a5 pcout:0xffe5 
# UVM_INFO @ 3130: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3130: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3130: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffe5 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffe5 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3130: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3130: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3130: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3140: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3140: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309b pc:0x309a instrmem_rd:0x1 ACTUAL: npc:0x309a pc:0x3099 instrmem_rd:0x0 
# UVM_INFO @ 3140: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3140: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x2 baser:0x1 pcoffset6:0x21 instruction:0x6461 npc_in:0x309a 
# UVM_INFO @ 3140: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3140: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3140: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3140: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3140: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3140: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3140: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3150: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3150: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309b pc:0x309a instrmem_rd:0x0 ACTUAL: npc:0x309b pc:0x309a instrmem_rd:0x1 
# UVM_INFO @ 3150: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x309a ir_var:0x6461 
# UVM_INFO @ 3150: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x309a ir_var:0x6461 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x309a ir_var:0x6461 
# UVM_INFO @ 3150: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x000a M_Data:0x0000 IR_Exec:0x670a pcout:0x000a ACTUAL: sr1:0x4 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x000a M_Data:0x0000 IR_Exec:0x670a pcout:0x000a 
# UVM_INFO @ 3150: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3150: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3150: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x000a dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x000a dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3150: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3150: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3150: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3160: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3160: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309c pc:0x309b instrmem_rd:0x1 ACTUAL: npc:0x309b pc:0x309a instrmem_rd:0x0 
# UVM_INFO @ 3160: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3160: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x0 baser:0x5 pcoffset6:0x26 instruction:0x6166 npc_in:0x309b 
# UVM_INFO @ 3160: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3160: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3160: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3160: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3160: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3160: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3160: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3170: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3170: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309c pc:0x309b instrmem_rd:0x0 ACTUAL: npc:0x309c pc:0x309b instrmem_rd:0x1 
# UVM_INFO @ 3170: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x309b ir_var:0x6166 
# UVM_INFO @ 3170: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x309b ir_var:0x6166 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x309b ir_var:0x6166 
# UVM_INFO @ 3170: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe1 M_Data:0x0000 IR_Exec:0x6461 pcout:0xffe1 ACTUAL: sr1:0x1 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe1 M_Data:0x0000 IR_Exec:0x6461 pcout:0xffe1 
# UVM_INFO @ 3170: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3170: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3170: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffe1 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffe1 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3170: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3170: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3170: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3180: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3180: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309d pc:0x309c instrmem_rd:0x1 ACTUAL: npc:0x309c pc:0x309b instrmem_rd:0x0 
# UVM_INFO @ 3180: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3180: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x3 baser:0x1 pcoffset6:0x03 instruction:0x6643 npc_in:0x309c 
# UVM_INFO @ 3180: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3180: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3180: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3180: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3180: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3180: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3180: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3190: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3190: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309d pc:0x309c instrmem_rd:0x0 ACTUAL: npc:0x309d pc:0x309c instrmem_rd:0x1 
# UVM_INFO @ 3190: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x309c ir_var:0x6643 
# UVM_INFO @ 3190: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x309c ir_var:0x6643 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x309c ir_var:0x6643 
# UVM_INFO @ 3190: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe6 M_Data:0x0000 IR_Exec:0x6166 pcout:0xffe6 ACTUAL: sr1:0x5 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe6 M_Data:0x0000 IR_Exec:0x6166 pcout:0xffe6 
# UVM_INFO @ 3190: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3190: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3190: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffe6 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffe6 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3190: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3190: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3190: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3200: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3200: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309e pc:0x309d instrmem_rd:0x1 ACTUAL: npc:0x309d pc:0x309c instrmem_rd:0x0 
# UVM_INFO @ 3200: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3200: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x1 baser:0x0 pcoffset6:0x16 instruction:0x6216 npc_in:0x309d 
# UVM_INFO @ 3200: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3200: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3200: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3200: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3200: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3200: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3200: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3210: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3210: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309e pc:0x309d instrmem_rd:0x0 ACTUAL: npc:0x309e pc:0x309d instrmem_rd:0x1 
# UVM_INFO @ 3210: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x309d ir_var:0x6216 
# UVM_INFO @ 3210: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x309d ir_var:0x6216 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x309d ir_var:0x6216 
# UVM_INFO @ 3210: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0003 M_Data:0x0000 IR_Exec:0x6643 pcout:0x0003 ACTUAL: sr1:0x1 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0003 M_Data:0x0000 IR_Exec:0x6643 pcout:0x0003 
# UVM_INFO @ 3210: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3210: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3210: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0003 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0003 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3210: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3210: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3210: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3220: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3220: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309f pc:0x309e instrmem_rd:0x1 ACTUAL: npc:0x309e pc:0x309d instrmem_rd:0x0 
# UVM_INFO @ 3220: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3220: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x3 baser:0x6 pcoffset6:0x2b instruction:0x67ab npc_in:0x309e 
# UVM_INFO @ 3220: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3220: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3220: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3220: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3220: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3220: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3220: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3230: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3230: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309f pc:0x309e instrmem_rd:0x0 ACTUAL: npc:0x309f pc:0x309e instrmem_rd:0x1 
# UVM_INFO @ 3230: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x309e ir_var:0x67ab 
# UVM_INFO @ 3230: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x309e ir_var:0x67ab ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x309e ir_var:0x67ab 
# UVM_INFO @ 3230: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0016 M_Data:0x0000 IR_Exec:0x6216 pcout:0x0016 ACTUAL: sr1:0x0 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0016 M_Data:0x0000 IR_Exec:0x6216 pcout:0x0016 
# UVM_INFO @ 3230: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3230: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3230: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0016 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0016 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3230: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3230: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3230: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3240: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3240: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a0 pc:0x309f instrmem_rd:0x1 ACTUAL: npc:0x309f pc:0x309e instrmem_rd:0x0 
# UVM_INFO @ 3240: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3240: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x5 baser:0x4 pcoffset6:0x09 instruction:0x6b09 npc_in:0x309f 
# UVM_INFO @ 3240: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3240: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3240: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3240: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3240: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3240: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3240: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3250: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3250: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a0 pc:0x309f instrmem_rd:0x0 ACTUAL: npc:0x30a0 pc:0x309f instrmem_rd:0x1 
# UVM_INFO @ 3250: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x309f ir_var:0x6b09 
# UVM_INFO @ 3250: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x309f ir_var:0x6b09 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x309f ir_var:0x6b09 
# UVM_INFO @ 3250: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffeb M_Data:0x0000 IR_Exec:0x67ab pcout:0xffeb ACTUAL: sr1:0x6 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffeb M_Data:0x0000 IR_Exec:0x67ab pcout:0xffeb 
# UVM_INFO @ 3250: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3250: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3250: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffeb dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffeb dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3250: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3250: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3250: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3260: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3260: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a1 pc:0x30a0 instrmem_rd:0x1 ACTUAL: npc:0x30a0 pc:0x309f instrmem_rd:0x0 
# UVM_INFO @ 3260: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3260: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x5 baser:0x2 pcoffset6:0x1a instruction:0x6a9a npc_in:0x30a0 
# UVM_INFO @ 3260: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3260: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3260: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3260: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3260: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3260: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3260: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3270: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3270: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a1 pc:0x30a0 instrmem_rd:0x0 ACTUAL: npc:0x30a1 pc:0x30a0 instrmem_rd:0x1 
# UVM_INFO @ 3270: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30a0 ir_var:0x6a9a 
# UVM_INFO @ 3270: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30a0 ir_var:0x6a9a ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30a0 ir_var:0x6a9a 
# UVM_INFO @ 3270: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0009 M_Data:0x0000 IR_Exec:0x6b09 pcout:0x0009 ACTUAL: sr1:0x4 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0009 M_Data:0x0000 IR_Exec:0x6b09 pcout:0x0009 
# UVM_INFO @ 3270: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3270: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3270: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0009 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0009 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3270: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3270: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3270: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3280: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3280: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a2 pc:0x30a1 instrmem_rd:0x1 ACTUAL: npc:0x30a1 pc:0x30a0 instrmem_rd:0x0 
# UVM_INFO @ 3280: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3280: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x0 baser:0x1 pcoffset6:0x34 instruction:0x6074 npc_in:0x30a1 
# UVM_INFO @ 3280: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3280: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3280: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3280: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3280: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3280: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3280: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3290: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3290: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a2 pc:0x30a1 instrmem_rd:0x0 ACTUAL: npc:0x30a2 pc:0x30a1 instrmem_rd:0x1 
# UVM_INFO @ 3290: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30a1 ir_var:0x6074 
# UVM_INFO @ 3290: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30a1 ir_var:0x6074 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30a1 ir_var:0x6074 
# UVM_INFO @ 3290: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001a M_Data:0x0000 IR_Exec:0x6a9a pcout:0x001a ACTUAL: sr1:0x2 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001a M_Data:0x0000 IR_Exec:0x6a9a pcout:0x001a 
# UVM_INFO @ 3290: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3290: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3290: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x001a dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x001a dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3290: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3290: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3290: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3300: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3300: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a3 pc:0x30a2 instrmem_rd:0x1 ACTUAL: npc:0x30a2 pc:0x30a1 instrmem_rd:0x0 
# UVM_INFO @ 3300: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3300: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x2 baser:0x1 pcoffset6:0x2d instruction:0x646d npc_in:0x30a2 
# UVM_INFO @ 3300: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3300: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3300: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3300: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3300: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3300: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3300: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3310: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3310: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a3 pc:0x30a2 instrmem_rd:0x0 ACTUAL: npc:0x30a3 pc:0x30a2 instrmem_rd:0x1 
# UVM_INFO @ 3310: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30a2 ir_var:0x646d 
# UVM_INFO @ 3310: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30a2 ir_var:0x646d ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30a2 ir_var:0x646d 
# UVM_INFO @ 3310: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff4 M_Data:0x0000 IR_Exec:0x6074 pcout:0xfff4 ACTUAL: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff4 M_Data:0x0000 IR_Exec:0x6074 pcout:0xfff4 
# UVM_INFO @ 3310: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3310: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3310: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfff4 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfff4 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3310: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3310: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3310: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3320: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3320: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a4 pc:0x30a3 instrmem_rd:0x1 ACTUAL: npc:0x30a3 pc:0x30a2 instrmem_rd:0x0 
# UVM_INFO @ 3320: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3320: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x2 baser:0x7 pcoffset6:0x3c instruction:0x65fc npc_in:0x30a3 
# UVM_INFO @ 3320: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3320: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3320: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3320: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3320: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3320: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3320: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3330: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3330: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a4 pc:0x30a3 instrmem_rd:0x0 ACTUAL: npc:0x30a4 pc:0x30a3 instrmem_rd:0x1 
# UVM_INFO @ 3330: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30a3 ir_var:0x65fc 
# UVM_INFO @ 3330: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30a3 ir_var:0x65fc ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30a3 ir_var:0x65fc 
# UVM_INFO @ 3330: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffed M_Data:0x0000 IR_Exec:0x646d pcout:0xffed ACTUAL: sr1:0x1 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffed M_Data:0x0000 IR_Exec:0x646d pcout:0xffed 
# UVM_INFO @ 3330: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3330: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3330: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffed dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffed dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3330: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3330: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3330: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3340: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3340: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a5 pc:0x30a4 instrmem_rd:0x1 ACTUAL: npc:0x30a4 pc:0x30a3 instrmem_rd:0x0 
# UVM_INFO @ 3340: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3340: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x6 baser:0x7 pcoffset6:0x20 instruction:0x6de0 npc_in:0x30a4 
# UVM_INFO @ 3340: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3340: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3340: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3340: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3340: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3340: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3340: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3350: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3350: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a5 pc:0x30a4 instrmem_rd:0x0 ACTUAL: npc:0x30a5 pc:0x30a4 instrmem_rd:0x1 
# UVM_INFO @ 3350: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30a4 ir_var:0x6de0 
# UVM_INFO @ 3350: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30a4 ir_var:0x6de0 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30a4 ir_var:0x6de0 
# UVM_INFO @ 3350: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffc M_Data:0x0000 IR_Exec:0x65fc pcout:0xfffc ACTUAL: sr1:0x7 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffc M_Data:0x0000 IR_Exec:0x65fc pcout:0xfffc 
# UVM_INFO @ 3350: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3350: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3350: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfffc dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfffc dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3350: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3350: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3350: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3360: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3360: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a6 pc:0x30a5 instrmem_rd:0x1 ACTUAL: npc:0x30a5 pc:0x30a4 instrmem_rd:0x0 
# UVM_INFO @ 3360: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3360: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x4 baser:0x4 pcoffset6:0x2c instruction:0x692c npc_in:0x30a5 
# UVM_INFO @ 3360: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3360: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3360: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3360: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3360: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3360: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3360: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3370: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3370: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a6 pc:0x30a5 instrmem_rd:0x0 ACTUAL: npc:0x30a6 pc:0x30a5 instrmem_rd:0x1 
# UVM_INFO @ 3370: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30a5 ir_var:0x692c 
# UVM_INFO @ 3370: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30a5 ir_var:0x692c ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30a5 ir_var:0x692c 
# UVM_INFO @ 3370: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe0 M_Data:0x0000 IR_Exec:0x6de0 pcout:0xffe0 ACTUAL: sr1:0x7 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe0 M_Data:0x0000 IR_Exec:0x6de0 pcout:0xffe0 
# UVM_INFO @ 3370: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3370: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3370: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffe0 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffe0 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3370: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3370: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3370: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3380: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3380: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a7 pc:0x30a6 instrmem_rd:0x1 ACTUAL: npc:0x30a6 pc:0x30a5 instrmem_rd:0x0 
# UVM_INFO @ 3380: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3380: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x5 baser:0x7 pcoffset6:0x06 instruction:0x6bc6 npc_in:0x30a6 
# UVM_INFO @ 3380: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3380: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3380: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3380: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3380: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3380: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3380: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3390: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3390: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a7 pc:0x30a6 instrmem_rd:0x0 ACTUAL: npc:0x30a7 pc:0x30a6 instrmem_rd:0x1 
# UVM_INFO @ 3390: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30a6 ir_var:0x6bc6 
# UVM_INFO @ 3390: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30a6 ir_var:0x6bc6 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30a6 ir_var:0x6bc6 
# UVM_INFO @ 3390: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffec M_Data:0x0000 IR_Exec:0x692c pcout:0xffec ACTUAL: sr1:0x4 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffec M_Data:0x0000 IR_Exec:0x692c pcout:0xffec 
# UVM_INFO @ 3390: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3390: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3390: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffec dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffec dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3390: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3390: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3390: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3400: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3400: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a8 pc:0x30a7 instrmem_rd:0x1 ACTUAL: npc:0x30a7 pc:0x30a6 instrmem_rd:0x0 
# UVM_INFO @ 3400: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3400: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x7 baser:0x5 pcoffset6:0x04 instruction:0x6f44 npc_in:0x30a7 
# UVM_INFO @ 3400: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3400: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3400: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3400: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3400: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3400: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3400: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3410: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3410: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a8 pc:0x30a7 instrmem_rd:0x0 ACTUAL: npc:0x30a8 pc:0x30a7 instrmem_rd:0x1 
# UVM_INFO @ 3410: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30a7 ir_var:0x6f44 
# UVM_INFO @ 3410: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30a7 ir_var:0x6f44 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30a7 ir_var:0x6f44 
# UVM_INFO @ 3410: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0006 M_Data:0x0000 IR_Exec:0x6bc6 pcout:0x0006 ACTUAL: sr1:0x7 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0006 M_Data:0x0000 IR_Exec:0x6bc6 pcout:0x0006 
# UVM_INFO @ 3410: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3410: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3410: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0006 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0006 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3410: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3410: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3410: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3420: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3420: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a9 pc:0x30a8 instrmem_rd:0x1 ACTUAL: npc:0x30a8 pc:0x30a7 instrmem_rd:0x0 
# UVM_INFO @ 3420: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3420: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x5 baser:0x4 pcoffset6:0x31 instruction:0x6b31 npc_in:0x30a8 
# UVM_INFO @ 3420: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3420: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3420: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3420: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3420: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3420: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3420: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3430: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3430: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a9 pc:0x30a8 instrmem_rd:0x0 ACTUAL: npc:0x30a9 pc:0x30a8 instrmem_rd:0x1 
# UVM_INFO @ 3430: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30a8 ir_var:0x6b31 
# UVM_INFO @ 3430: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30a8 ir_var:0x6b31 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30a8 ir_var:0x6b31 
# UVM_INFO @ 3430: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0004 M_Data:0x0000 IR_Exec:0x6f44 pcout:0x0004 ACTUAL: sr1:0x5 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0004 M_Data:0x0000 IR_Exec:0x6f44 pcout:0x0004 
# UVM_INFO @ 3430: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3430: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3430: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0004 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0004 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3430: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3430: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3430: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3440: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3440: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30aa pc:0x30a9 instrmem_rd:0x1 ACTUAL: npc:0x30a9 pc:0x30a8 instrmem_rd:0x0 
# UVM_INFO @ 3440: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3440: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x4 baser:0x7 pcoffset6:0x32 instruction:0x69f2 npc_in:0x30a9 
# UVM_INFO @ 3440: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3440: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3440: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3440: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3440: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3440: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3440: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3450: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3450: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30aa pc:0x30a9 instrmem_rd:0x0 ACTUAL: npc:0x30aa pc:0x30a9 instrmem_rd:0x1 
# UVM_INFO @ 3450: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30a9 ir_var:0x69f2 
# UVM_INFO @ 3450: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30a9 ir_var:0x69f2 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30a9 ir_var:0x69f2 
# UVM_INFO @ 3450: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff1 M_Data:0x0000 IR_Exec:0x6b31 pcout:0xfff1 ACTUAL: sr1:0x4 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff1 M_Data:0x0000 IR_Exec:0x6b31 pcout:0xfff1 
# UVM_INFO @ 3450: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3450: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3450: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfff1 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfff1 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3450: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3450: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3450: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3460: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3460: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ab pc:0x30aa instrmem_rd:0x1 ACTUAL: npc:0x30aa pc:0x30a9 instrmem_rd:0x0 
# UVM_INFO @ 3460: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3460: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x2 baser:0x7 pcoffset6:0x1d instruction:0x65dd npc_in:0x30aa 
# UVM_INFO @ 3460: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3460: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3460: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3460: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3460: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3460: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3460: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3470: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3470: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ab pc:0x30aa instrmem_rd:0x0 ACTUAL: npc:0x30ab pc:0x30aa instrmem_rd:0x1 
# UVM_INFO @ 3470: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30aa ir_var:0x65dd 
# UVM_INFO @ 3470: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30aa ir_var:0x65dd ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30aa ir_var:0x65dd 
# UVM_INFO @ 3470: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff2 M_Data:0x0000 IR_Exec:0x69f2 pcout:0xfff2 ACTUAL: sr1:0x7 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff2 M_Data:0x0000 IR_Exec:0x69f2 pcout:0xfff2 
# UVM_INFO @ 3470: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3470: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3470: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfff2 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfff2 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3470: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3470: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3470: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3480: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3480: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ac pc:0x30ab instrmem_rd:0x1 ACTUAL: npc:0x30ab pc:0x30aa instrmem_rd:0x0 
# UVM_INFO @ 3480: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3480: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x2 baser:0x3 pcoffset6:0x3c instruction:0x64fc npc_in:0x30ab 
# UVM_INFO @ 3480: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3480: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3480: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3480: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3480: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3480: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3480: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3490: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3490: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ac pc:0x30ab instrmem_rd:0x0 ACTUAL: npc:0x30ac pc:0x30ab instrmem_rd:0x1 
# UVM_INFO @ 3490: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30ab ir_var:0x64fc 
# UVM_INFO @ 3490: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30ab ir_var:0x64fc ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30ab ir_var:0x64fc 
# UVM_INFO @ 3490: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001d M_Data:0x0000 IR_Exec:0x65dd pcout:0x001d ACTUAL: sr1:0x7 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001d M_Data:0x0000 IR_Exec:0x65dd pcout:0x001d 
# UVM_INFO @ 3490: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3490: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3490: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x001d dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x001d dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3490: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3490: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3490: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3500: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3500: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ad pc:0x30ac instrmem_rd:0x1 ACTUAL: npc:0x30ac pc:0x30ab instrmem_rd:0x0 
# UVM_INFO @ 3500: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3500: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x4 baser:0x6 pcoffset6:0x15 instruction:0x6995 npc_in:0x30ac 
# UVM_INFO @ 3500: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3500: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3500: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3500: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3500: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3500: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3500: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3510: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3510: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ad pc:0x30ac instrmem_rd:0x0 ACTUAL: npc:0x30ad pc:0x30ac instrmem_rd:0x1 
# UVM_INFO @ 3510: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30ac ir_var:0x6995 
# UVM_INFO @ 3510: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30ac ir_var:0x6995 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30ac ir_var:0x6995 
# UVM_INFO @ 3510: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffc M_Data:0x0000 IR_Exec:0x64fc pcout:0xfffc ACTUAL: sr1:0x3 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffc M_Data:0x0000 IR_Exec:0x64fc pcout:0xfffc 
# UVM_INFO @ 3510: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3510: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3510: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfffc dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfffc dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3510: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3510: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3510: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3520: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3520: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ae pc:0x30ad instrmem_rd:0x1 ACTUAL: npc:0x30ad pc:0x30ac instrmem_rd:0x0 
# UVM_INFO @ 3520: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3520: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x0 baser:0x6 pcoffset6:0x33 instruction:0x61b3 npc_in:0x30ad 
# UVM_INFO @ 3520: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3520: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3520: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3520: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3520: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3520: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3520: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3530: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3530: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ae pc:0x30ad instrmem_rd:0x0 ACTUAL: npc:0x30ae pc:0x30ad instrmem_rd:0x1 
# UVM_INFO @ 3530: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30ad ir_var:0x61b3 
# UVM_INFO @ 3530: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30ad ir_var:0x61b3 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30ad ir_var:0x61b3 
# UVM_INFO @ 3530: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0015 M_Data:0x0000 IR_Exec:0x6995 pcout:0x0015 ACTUAL: sr1:0x6 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0015 M_Data:0x0000 IR_Exec:0x6995 pcout:0x0015 
# UVM_INFO @ 3530: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3530: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3530: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0015 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0015 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3530: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3530: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3530: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3540: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3540: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30af pc:0x30ae instrmem_rd:0x1 ACTUAL: npc:0x30ae pc:0x30ad instrmem_rd:0x0 
# UVM_INFO @ 3540: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3540: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x5 baser:0x2 pcoffset6:0x0a instruction:0x6a8a npc_in:0x30ae 
# UVM_INFO @ 3540: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3540: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3540: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3540: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3540: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3540: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3540: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3550: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3550: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30af pc:0x30ae instrmem_rd:0x0 ACTUAL: npc:0x30af pc:0x30ae instrmem_rd:0x1 
# UVM_INFO @ 3550: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30ae ir_var:0x6a8a 
# UVM_INFO @ 3550: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30ae ir_var:0x6a8a ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30ae ir_var:0x6a8a 
# UVM_INFO @ 3550: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff3 M_Data:0x0000 IR_Exec:0x61b3 pcout:0xfff3 ACTUAL: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff3 M_Data:0x0000 IR_Exec:0x61b3 pcout:0xfff3 
# UVM_INFO @ 3550: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3550: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3550: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfff3 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfff3 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3550: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3550: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3550: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3560: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3560: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b0 pc:0x30af instrmem_rd:0x1 ACTUAL: npc:0x30af pc:0x30ae instrmem_rd:0x0 
# UVM_INFO @ 3560: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3560: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x3 baser:0x5 pcoffset6:0x21 instruction:0x6761 npc_in:0x30af 
# UVM_INFO @ 3560: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3560: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3560: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3560: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3560: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3560: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3560: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3570: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3570: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b0 pc:0x30af instrmem_rd:0x0 ACTUAL: npc:0x30b0 pc:0x30af instrmem_rd:0x1 
# UVM_INFO @ 3570: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30af ir_var:0x6761 
# UVM_INFO @ 3570: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30af ir_var:0x6761 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30af ir_var:0x6761 
# UVM_INFO @ 3570: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x000a M_Data:0x0000 IR_Exec:0x6a8a pcout:0x000a ACTUAL: sr1:0x2 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x000a M_Data:0x0000 IR_Exec:0x6a8a pcout:0x000a 
# UVM_INFO @ 3570: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3570: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3570: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x000a dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x000a dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3570: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3570: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3570: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3580: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3580: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b1 pc:0x30b0 instrmem_rd:0x1 ACTUAL: npc:0x30b0 pc:0x30af instrmem_rd:0x0 
# UVM_INFO @ 3580: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3580: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x0 baser:0x4 pcoffset6:0x03 instruction:0x6103 npc_in:0x30b0 
# UVM_INFO @ 3580: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3580: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3580: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3580: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3580: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3580: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3580: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3590: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3590: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b1 pc:0x30b0 instrmem_rd:0x0 ACTUAL: npc:0x30b1 pc:0x30b0 instrmem_rd:0x1 
# UVM_INFO @ 3590: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30b0 ir_var:0x6103 
# UVM_INFO @ 3590: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30b0 ir_var:0x6103 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30b0 ir_var:0x6103 
# UVM_INFO @ 3590: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe1 M_Data:0x0000 IR_Exec:0x6761 pcout:0xffe1 ACTUAL: sr1:0x5 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe1 M_Data:0x0000 IR_Exec:0x6761 pcout:0xffe1 
# UVM_INFO @ 3590: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3590: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3590: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffe1 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffe1 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3590: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3590: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3590: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3600: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3600: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b2 pc:0x30b1 instrmem_rd:0x1 ACTUAL: npc:0x30b1 pc:0x30b0 instrmem_rd:0x0 
# UVM_INFO @ 3600: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3600: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x3 baser:0x7 pcoffset6:0x2b instruction:0x67eb npc_in:0x30b1 
# UVM_INFO @ 3600: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3600: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3600: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3600: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3600: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3600: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3600: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3610: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3610: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b2 pc:0x30b1 instrmem_rd:0x0 ACTUAL: npc:0x30b2 pc:0x30b1 instrmem_rd:0x1 
# UVM_INFO @ 3610: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30b1 ir_var:0x67eb 
# UVM_INFO @ 3610: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30b1 ir_var:0x67eb ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30b1 ir_var:0x67eb 
# UVM_INFO @ 3610: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0003 M_Data:0x0000 IR_Exec:0x6103 pcout:0x0003 ACTUAL: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0003 M_Data:0x0000 IR_Exec:0x6103 pcout:0x0003 
# UVM_INFO @ 3610: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3610: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3610: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0003 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0003 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3610: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3610: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3610: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3620: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3620: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b3 pc:0x30b2 instrmem_rd:0x1 ACTUAL: npc:0x30b2 pc:0x30b1 instrmem_rd:0x0 
# UVM_INFO @ 3620: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3620: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x5 baser:0x1 pcoffset6:0x1d instruction:0x6a5d npc_in:0x30b2 
# UVM_INFO @ 3620: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3620: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3620: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3620: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3620: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3620: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3620: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3630: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3630: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b3 pc:0x30b2 instrmem_rd:0x0 ACTUAL: npc:0x30b3 pc:0x30b2 instrmem_rd:0x1 
# UVM_INFO @ 3630: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30b2 ir_var:0x6a5d 
# UVM_INFO @ 3630: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30b2 ir_var:0x6a5d ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30b2 ir_var:0x6a5d 
# UVM_INFO @ 3630: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffeb M_Data:0x0000 IR_Exec:0x67eb pcout:0xffeb ACTUAL: sr1:0x7 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffeb M_Data:0x0000 IR_Exec:0x67eb pcout:0xffeb 
# UVM_INFO @ 3630: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3630: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3630: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffeb dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffeb dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3630: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3630: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3630: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3640: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3640: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b4 pc:0x30b3 instrmem_rd:0x1 ACTUAL: npc:0x30b3 pc:0x30b2 instrmem_rd:0x0 
# UVM_INFO @ 3640: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3640: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x3 baser:0x6 pcoffset6:0x0b instruction:0x678b npc_in:0x30b3 
# UVM_INFO @ 3640: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3640: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3640: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3640: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3640: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3640: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3640: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3650: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3650: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b4 pc:0x30b3 instrmem_rd:0x0 ACTUAL: npc:0x30b4 pc:0x30b3 instrmem_rd:0x1 
# UVM_INFO @ 3650: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30b3 ir_var:0x678b 
# UVM_INFO @ 3650: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30b3 ir_var:0x678b ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30b3 ir_var:0x678b 
# UVM_INFO @ 3650: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001d M_Data:0x0000 IR_Exec:0x6a5d pcout:0x001d ACTUAL: sr1:0x1 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001d M_Data:0x0000 IR_Exec:0x6a5d pcout:0x001d 
# UVM_INFO @ 3650: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3650: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3650: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x001d dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x001d dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3650: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3650: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3650: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3660: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3660: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b5 pc:0x30b4 instrmem_rd:0x1 ACTUAL: npc:0x30b4 pc:0x30b3 instrmem_rd:0x0 
# UVM_INFO @ 3660: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3660: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x1 baser:0x7 pcoffset6:0x2c instruction:0x63ec npc_in:0x30b4 
# UVM_INFO @ 3660: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3660: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3660: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3660: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3660: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3660: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3660: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3670: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3670: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b5 pc:0x30b4 instrmem_rd:0x0 ACTUAL: npc:0x30b5 pc:0x30b4 instrmem_rd:0x1 
# UVM_INFO @ 3670: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30b4 ir_var:0x63ec 
# UVM_INFO @ 3670: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30b4 ir_var:0x63ec ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30b4 ir_var:0x63ec 
# UVM_INFO @ 3670: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x000b M_Data:0x0000 IR_Exec:0x678b pcout:0x000b ACTUAL: sr1:0x6 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x000b M_Data:0x0000 IR_Exec:0x678b pcout:0x000b 
# UVM_INFO @ 3670: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3670: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3670: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x000b dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x000b dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3670: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3670: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3670: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3680: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3680: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b6 pc:0x30b5 instrmem_rd:0x1 ACTUAL: npc:0x30b5 pc:0x30b4 instrmem_rd:0x0 
# UVM_INFO @ 3680: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3680: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x7 baser:0x6 pcoffset6:0x3f instruction:0x6fbf npc_in:0x30b5 
# UVM_INFO @ 3680: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3680: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3680: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3680: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3680: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3680: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3680: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3690: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3690: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b6 pc:0x30b5 instrmem_rd:0x0 ACTUAL: npc:0x30b6 pc:0x30b5 instrmem_rd:0x1 
# UVM_INFO @ 3690: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30b5 ir_var:0x6fbf 
# UVM_INFO @ 3690: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30b5 ir_var:0x6fbf ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30b5 ir_var:0x6fbf 
# UVM_INFO @ 3690: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffec M_Data:0x0000 IR_Exec:0x63ec pcout:0xffec ACTUAL: sr1:0x7 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffec M_Data:0x0000 IR_Exec:0x63ec pcout:0xffec 
# UVM_INFO @ 3690: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3690: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3690: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffec dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffec dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3690: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3690: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3690: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3700: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3700: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b7 pc:0x30b6 instrmem_rd:0x1 ACTUAL: npc:0x30b6 pc:0x30b5 instrmem_rd:0x0 
# UVM_INFO @ 3700: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3700: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x0 baser:0x7 pcoffset6:0x29 instruction:0x61e9 npc_in:0x30b6 
# UVM_INFO @ 3700: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3700: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3700: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3700: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3700: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3700: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3700: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3710: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3710: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b7 pc:0x30b6 instrmem_rd:0x0 ACTUAL: npc:0x30b7 pc:0x30b6 instrmem_rd:0x1 
# UVM_INFO @ 3710: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30b6 ir_var:0x61e9 
# UVM_INFO @ 3710: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30b6 ir_var:0x61e9 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30b6 ir_var:0x61e9 
# UVM_INFO @ 3710: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffff M_Data:0x0000 IR_Exec:0x6fbf pcout:0xffff ACTUAL: sr1:0x6 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffff M_Data:0x0000 IR_Exec:0x6fbf pcout:0xffff 
# UVM_INFO @ 3710: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3710: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3710: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffff dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffff dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3710: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3710: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3710: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3720: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3720: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b8 pc:0x30b7 instrmem_rd:0x1 ACTUAL: npc:0x30b7 pc:0x30b6 instrmem_rd:0x0 
# UVM_INFO @ 3720: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3720: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x7 baser:0x2 pcoffset6:0x07 instruction:0x6e87 npc_in:0x30b7 
# UVM_INFO @ 3720: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3720: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3720: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3720: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3720: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3720: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3720: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3730: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3730: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b8 pc:0x30b7 instrmem_rd:0x0 ACTUAL: npc:0x30b8 pc:0x30b7 instrmem_rd:0x1 
# UVM_INFO @ 3730: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30b7 ir_var:0x6e87 
# UVM_INFO @ 3730: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30b7 ir_var:0x6e87 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30b7 ir_var:0x6e87 
# UVM_INFO @ 3730: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe9 M_Data:0x0000 IR_Exec:0x61e9 pcout:0xffe9 ACTUAL: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe9 M_Data:0x0000 IR_Exec:0x61e9 pcout:0xffe9 
# UVM_INFO @ 3730: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3730: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3730: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffe9 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffe9 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3730: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3730: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3730: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3740: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3740: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b9 pc:0x30b8 instrmem_rd:0x1 ACTUAL: npc:0x30b8 pc:0x30b7 instrmem_rd:0x0 
# UVM_INFO @ 3740: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3740: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x1 baser:0x2 pcoffset6:0x20 instruction:0x62a0 npc_in:0x30b8 
# UVM_INFO @ 3740: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3740: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3740: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3740: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3740: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3740: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3740: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3750: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3750: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b9 pc:0x30b8 instrmem_rd:0x0 ACTUAL: npc:0x30b9 pc:0x30b8 instrmem_rd:0x1 
# UVM_INFO @ 3750: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30b8 ir_var:0x62a0 
# UVM_INFO @ 3750: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30b8 ir_var:0x62a0 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30b8 ir_var:0x62a0 
# UVM_INFO @ 3750: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0007 M_Data:0x0000 IR_Exec:0x6e87 pcout:0x0007 ACTUAL: sr1:0x2 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0007 M_Data:0x0000 IR_Exec:0x6e87 pcout:0x0007 
# UVM_INFO @ 3750: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3750: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3750: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0007 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0007 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3750: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3750: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3750: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3760: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3760: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ba pc:0x30b9 instrmem_rd:0x1 ACTUAL: npc:0x30b9 pc:0x30b8 instrmem_rd:0x0 
# UVM_INFO @ 3760: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3760: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x6 baser:0x0 pcoffset6:0x26 instruction:0x6c26 npc_in:0x30b9 
# UVM_INFO @ 3760: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3760: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3760: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3760: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3760: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3760: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3760: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3770: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3770: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ba pc:0x30b9 instrmem_rd:0x0 ACTUAL: npc:0x30ba pc:0x30b9 instrmem_rd:0x1 
# UVM_INFO @ 3770: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30b9 ir_var:0x6c26 
# UVM_INFO @ 3770: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30b9 ir_var:0x6c26 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30b9 ir_var:0x6c26 
# UVM_INFO @ 3770: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe0 M_Data:0x0000 IR_Exec:0x62a0 pcout:0xffe0 ACTUAL: sr1:0x2 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe0 M_Data:0x0000 IR_Exec:0x62a0 pcout:0xffe0 
# UVM_INFO @ 3770: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3770: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3770: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffe0 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffe0 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3770: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3770: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3770: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3780: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3780: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30bb pc:0x30ba instrmem_rd:0x1 ACTUAL: npc:0x30ba pc:0x30b9 instrmem_rd:0x0 
# UVM_INFO @ 3780: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3780: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x6 baser:0x3 pcoffset6:0x09 instruction:0x6cc9 npc_in:0x30ba 
# UVM_INFO @ 3780: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3780: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3780: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3780: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3780: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3780: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3780: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3790: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3790: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30bb pc:0x30ba instrmem_rd:0x0 ACTUAL: npc:0x30bb pc:0x30ba instrmem_rd:0x1 
# UVM_INFO @ 3790: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30ba ir_var:0x6cc9 
# UVM_INFO @ 3790: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30ba ir_var:0x6cc9 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30ba ir_var:0x6cc9 
# UVM_INFO @ 3790: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe6 M_Data:0x0000 IR_Exec:0x6c26 pcout:0xffe6 ACTUAL: sr1:0x0 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe6 M_Data:0x0000 IR_Exec:0x6c26 pcout:0xffe6 
# UVM_INFO @ 3790: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3790: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3790: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffe6 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffe6 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3790: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3790: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3790: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3800: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3800: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30bc pc:0x30bb instrmem_rd:0x1 ACTUAL: npc:0x30bb pc:0x30ba instrmem_rd:0x0 
# UVM_INFO @ 3800: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3800: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x5 baser:0x0 pcoffset6:0x1b instruction:0x6a1b npc_in:0x30bb 
# UVM_INFO @ 3800: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3800: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3800: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3800: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3800: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3800: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3800: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3810: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3810: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30bc pc:0x30bb instrmem_rd:0x0 ACTUAL: npc:0x30bc pc:0x30bb instrmem_rd:0x1 
# UVM_INFO @ 3810: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30bb ir_var:0x6a1b 
# UVM_INFO @ 3810: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30bb ir_var:0x6a1b ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30bb ir_var:0x6a1b 
# UVM_INFO @ 3810: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0009 M_Data:0x0000 IR_Exec:0x6cc9 pcout:0x0009 ACTUAL: sr1:0x3 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0009 M_Data:0x0000 IR_Exec:0x6cc9 pcout:0x0009 
# UVM_INFO @ 3810: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3810: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3810: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0009 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0009 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3810: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3810: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3810: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3820: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3820: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30bd pc:0x30bc instrmem_rd:0x1 ACTUAL: npc:0x30bc pc:0x30bb instrmem_rd:0x0 
# UVM_INFO @ 3820: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3820: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x1 baser:0x7 pcoffset6:0x2a instruction:0x63ea npc_in:0x30bc 
# UVM_INFO @ 3820: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3820: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3820: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3820: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3820: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3820: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3820: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3830: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3830: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30bd pc:0x30bc instrmem_rd:0x0 ACTUAL: npc:0x30bd pc:0x30bc instrmem_rd:0x1 
# UVM_INFO @ 3830: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30bc ir_var:0x63ea 
# UVM_INFO @ 3830: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30bc ir_var:0x63ea ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30bc ir_var:0x63ea 
# UVM_INFO @ 3830: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001b M_Data:0x0000 IR_Exec:0x6a1b pcout:0x001b ACTUAL: sr1:0x0 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001b M_Data:0x0000 IR_Exec:0x6a1b pcout:0x001b 
# UVM_INFO @ 3830: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3830: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3830: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x001b dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x001b dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3830: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3830: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3830: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3840: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3840: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30be pc:0x30bd instrmem_rd:0x1 ACTUAL: npc:0x30bd pc:0x30bc instrmem_rd:0x0 
# UVM_INFO @ 3840: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3840: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x0 baser:0x6 pcoffset6:0x00 instruction:0x6180 npc_in:0x30bd 
# UVM_INFO @ 3840: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3840: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3840: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3840: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3840: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3840: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3840: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3850: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3850: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30be pc:0x30bd instrmem_rd:0x0 ACTUAL: npc:0x30be pc:0x30bd instrmem_rd:0x1 
# UVM_INFO @ 3850: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30bd ir_var:0x6180 
# UVM_INFO @ 3850: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30bd ir_var:0x6180 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30bd ir_var:0x6180 
# UVM_INFO @ 3850: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffea M_Data:0x0000 IR_Exec:0x63ea pcout:0xffea ACTUAL: sr1:0x7 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffea M_Data:0x0000 IR_Exec:0x63ea pcout:0xffea 
# UVM_INFO @ 3850: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3850: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3850: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffea dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffea dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3850: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3850: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3850: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3860: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3860: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30bf pc:0x30be instrmem_rd:0x1 ACTUAL: npc:0x30be pc:0x30bd instrmem_rd:0x0 
# UVM_INFO @ 3860: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3860: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x3 baser:0x4 pcoffset6:0x29 instruction:0x6729 npc_in:0x30be 
# UVM_INFO @ 3860: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3860: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3860: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3860: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3860: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3860: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3860: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3870: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3870: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30bf pc:0x30be instrmem_rd:0x0 ACTUAL: npc:0x30bf pc:0x30be instrmem_rd:0x1 
# UVM_INFO @ 3870: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30be ir_var:0x6729 
# UVM_INFO @ 3870: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30be ir_var:0x6729 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30be ir_var:0x6729 
# UVM_INFO @ 3870: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x6180 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x6180 pcout:0x0000 
# UVM_INFO @ 3870: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3870: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3870: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3870: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3870: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3870: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3880: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3880: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c0 pc:0x30bf instrmem_rd:0x1 ACTUAL: npc:0x30bf pc:0x30be instrmem_rd:0x0 
# UVM_INFO @ 3880: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3880: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x2 baser:0x5 pcoffset6:0x1d instruction:0x655d npc_in:0x30bf 
# UVM_INFO @ 3880: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3880: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3880: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3880: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3880: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3880: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3880: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3890: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3890: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c0 pc:0x30bf instrmem_rd:0x0 ACTUAL: npc:0x30c0 pc:0x30bf instrmem_rd:0x1 
# UVM_INFO @ 3890: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30bf ir_var:0x655d 
# UVM_INFO @ 3890: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30bf ir_var:0x655d ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30bf ir_var:0x655d 
# UVM_INFO @ 3890: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe9 M_Data:0x0000 IR_Exec:0x6729 pcout:0xffe9 ACTUAL: sr1:0x4 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe9 M_Data:0x0000 IR_Exec:0x6729 pcout:0xffe9 
# UVM_INFO @ 3890: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3890: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3890: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffe9 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffe9 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3890: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3890: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3890: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3900: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3900: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c1 pc:0x30c0 instrmem_rd:0x1 ACTUAL: npc:0x30c0 pc:0x30bf instrmem_rd:0x0 
# UVM_INFO @ 3900: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3900: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x7 baser:0x5 pcoffset6:0x0e instruction:0x6f4e npc_in:0x30c0 
# UVM_INFO @ 3900: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3900: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3900: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3900: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3900: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3900: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3900: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3910: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3910: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c1 pc:0x30c0 instrmem_rd:0x0 ACTUAL: npc:0x30c1 pc:0x30c0 instrmem_rd:0x1 
# UVM_INFO @ 3910: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30c0 ir_var:0x6f4e 
# UVM_INFO @ 3910: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30c0 ir_var:0x6f4e ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30c0 ir_var:0x6f4e 
# UVM_INFO @ 3910: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001d M_Data:0x0000 IR_Exec:0x655d pcout:0x001d ACTUAL: sr1:0x5 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001d M_Data:0x0000 IR_Exec:0x655d pcout:0x001d 
# UVM_INFO @ 3910: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3910: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3910: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x001d dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x001d dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3910: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3910: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3910: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3920: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3920: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c2 pc:0x30c1 instrmem_rd:0x1 ACTUAL: npc:0x30c1 pc:0x30c0 instrmem_rd:0x0 
# UVM_INFO @ 3920: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3920: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x7 baser:0x0 pcoffset6:0x02 instruction:0x6e02 npc_in:0x30c1 
# UVM_INFO @ 3920: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3920: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3920: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3920: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3920: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3920: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3920: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3930: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3930: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c2 pc:0x30c1 instrmem_rd:0x0 ACTUAL: npc:0x30c2 pc:0x30c1 instrmem_rd:0x1 
# UVM_INFO @ 3930: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30c1 ir_var:0x6e02 
# UVM_INFO @ 3930: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30c1 ir_var:0x6e02 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30c1 ir_var:0x6e02 
# UVM_INFO @ 3930: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x000e M_Data:0x0000 IR_Exec:0x6f4e pcout:0x000e ACTUAL: sr1:0x5 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x000e M_Data:0x0000 IR_Exec:0x6f4e pcout:0x000e 
# UVM_INFO @ 3930: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3930: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3930: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x000e dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x000e dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3930: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3930: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3930: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3940: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3940: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c3 pc:0x30c2 instrmem_rd:0x1 ACTUAL: npc:0x30c2 pc:0x30c1 instrmem_rd:0x0 
# UVM_INFO @ 3940: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3940: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x6 baser:0x6 pcoffset6:0x3e instruction:0x6dbe npc_in:0x30c2 
# UVM_INFO @ 3940: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3940: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3940: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3940: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3940: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3940: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3940: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3950: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3950: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c3 pc:0x30c2 instrmem_rd:0x0 ACTUAL: npc:0x30c3 pc:0x30c2 instrmem_rd:0x1 
# UVM_INFO @ 3950: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30c2 ir_var:0x6dbe 
# UVM_INFO @ 3950: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30c2 ir_var:0x6dbe ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30c2 ir_var:0x6dbe 
# UVM_INFO @ 3950: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0002 M_Data:0x0000 IR_Exec:0x6e02 pcout:0x0002 ACTUAL: sr1:0x0 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0002 M_Data:0x0000 IR_Exec:0x6e02 pcout:0x0002 
# UVM_INFO @ 3950: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3950: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3950: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0002 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0002 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3950: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3950: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3950: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3960: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3960: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c4 pc:0x30c3 instrmem_rd:0x1 ACTUAL: npc:0x30c3 pc:0x30c2 instrmem_rd:0x0 
# UVM_INFO @ 3960: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3960: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x2 baser:0x0 pcoffset6:0x17 instruction:0x6417 npc_in:0x30c3 
# UVM_INFO @ 3960: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3960: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3960: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3960: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3960: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3960: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3960: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3970: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3970: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c4 pc:0x30c3 instrmem_rd:0x0 ACTUAL: npc:0x30c4 pc:0x30c3 instrmem_rd:0x1 
# UVM_INFO @ 3970: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30c3 ir_var:0x6417 
# UVM_INFO @ 3970: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30c3 ir_var:0x6417 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30c3 ir_var:0x6417 
# UVM_INFO @ 3970: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffe M_Data:0x0000 IR_Exec:0x6dbe pcout:0xfffe ACTUAL: sr1:0x6 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffe M_Data:0x0000 IR_Exec:0x6dbe pcout:0xfffe 
# UVM_INFO @ 3970: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3970: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3970: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfffe dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfffe dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3970: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3970: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3970: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3980: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3980: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c5 pc:0x30c4 instrmem_rd:0x1 ACTUAL: npc:0x30c4 pc:0x30c3 instrmem_rd:0x0 
# UVM_INFO @ 3980: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3980: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x4 baser:0x2 pcoffset6:0x11 instruction:0x6891 npc_in:0x30c4 
# UVM_INFO @ 3980: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3980: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3980: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3980: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3980: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3980: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3980: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3990: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3990: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c5 pc:0x30c4 instrmem_rd:0x0 ACTUAL: npc:0x30c5 pc:0x30c4 instrmem_rd:0x1 
# UVM_INFO @ 3990: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30c4 ir_var:0x6891 
# UVM_INFO @ 3990: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30c4 ir_var:0x6891 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30c4 ir_var:0x6891 
# UVM_INFO @ 3990: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0017 M_Data:0x0000 IR_Exec:0x6417 pcout:0x0017 ACTUAL: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0017 M_Data:0x0000 IR_Exec:0x6417 pcout:0x0017 
# UVM_INFO @ 3990: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3990: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3990: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0017 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0017 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3990: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3990: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3990: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4000: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4000: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c6 pc:0x30c5 instrmem_rd:0x1 ACTUAL: npc:0x30c5 pc:0x30c4 instrmem_rd:0x0 
# UVM_INFO @ 4000: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4000: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x3 baser:0x7 pcoffset6:0x34 instruction:0x67f4 npc_in:0x30c5 
# UVM_INFO @ 4000: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4000: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4000: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4000: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4000: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4000: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4000: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4010: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4010: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c6 pc:0x30c5 instrmem_rd:0x0 ACTUAL: npc:0x30c6 pc:0x30c5 instrmem_rd:0x1 
# UVM_INFO @ 4010: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30c5 ir_var:0x67f4 
# UVM_INFO @ 4010: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30c5 ir_var:0x67f4 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30c5 ir_var:0x67f4 
# UVM_INFO @ 4010: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0011 M_Data:0x0000 IR_Exec:0x6891 pcout:0x0011 ACTUAL: sr1:0x2 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0011 M_Data:0x0000 IR_Exec:0x6891 pcout:0x0011 
# UVM_INFO @ 4010: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 4010: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4010: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0011 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0011 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 4010: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4010: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 4010: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4020: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4020: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c7 pc:0x30c6 instrmem_rd:0x1 ACTUAL: npc:0x30c6 pc:0x30c5 instrmem_rd:0x0 
# UVM_INFO @ 4020: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4020: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x7 baser:0x0 pcoffset6:0x1f instruction:0x6e1f npc_in:0x30c6 
# UVM_INFO @ 4020: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4020: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4020: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4020: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4020: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4020: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4020: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4030: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4030: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c7 pc:0x30c6 instrmem_rd:0x0 ACTUAL: npc:0x30c7 pc:0x30c6 instrmem_rd:0x1 
# UVM_INFO @ 4030: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30c6 ir_var:0x6e1f 
# UVM_INFO @ 4030: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30c6 ir_var:0x6e1f ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30c6 ir_var:0x6e1f 
# UVM_INFO @ 4030: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff4 M_Data:0x0000 IR_Exec:0x67f4 pcout:0xfff4 ACTUAL: sr1:0x7 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff4 M_Data:0x0000 IR_Exec:0x67f4 pcout:0xfff4 
# UVM_INFO @ 4030: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 4030: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4030: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfff4 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfff4 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 4030: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4030: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 4030: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4040: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4040: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c8 pc:0x30c7 instrmem_rd:0x1 ACTUAL: npc:0x30c7 pc:0x30c6 instrmem_rd:0x0 
# UVM_INFO @ 4040: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4040: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x4 baser:0x2 pcoffset6:0x2b instruction:0x68ab npc_in:0x30c7 
# UVM_INFO @ 4040: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4040: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4040: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4040: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4040: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4040: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4040: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4050: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4050: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c8 pc:0x30c7 instrmem_rd:0x0 ACTUAL: npc:0x30c8 pc:0x30c7 instrmem_rd:0x1 
# UVM_INFO @ 4050: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30c7 ir_var:0x68ab 
# UVM_INFO @ 4050: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30c7 ir_var:0x68ab ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30c7 ir_var:0x68ab 
# UVM_INFO @ 4050: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001f M_Data:0x0000 IR_Exec:0x6e1f pcout:0x001f ACTUAL: sr1:0x0 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001f M_Data:0x0000 IR_Exec:0x6e1f pcout:0x001f 
# UVM_INFO @ 4050: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 4050: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4050: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x001f dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x001f dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 4050: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4050: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 4050: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4060: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4060: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c9 pc:0x30c8 instrmem_rd:0x1 ACTUAL: npc:0x30c8 pc:0x30c7 instrmem_rd:0x0 
# UVM_INFO @ 4060: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4060: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x4 baser:0x4 pcoffset6:0x04 instruction:0x6904 npc_in:0x30c8 
# UVM_INFO @ 4060: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4060: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4060: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4060: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4060: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4060: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4060: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4070: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4070: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c9 pc:0x30c8 instrmem_rd:0x0 ACTUAL: npc:0x30c9 pc:0x30c8 instrmem_rd:0x1 
# UVM_INFO @ 4070: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30c8 ir_var:0x6904 
# UVM_INFO @ 4070: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30c8 ir_var:0x6904 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30c8 ir_var:0x6904 
# UVM_INFO @ 4070: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffeb M_Data:0x0000 IR_Exec:0x68ab pcout:0xffeb ACTUAL: sr1:0x2 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffeb M_Data:0x0000 IR_Exec:0x68ab pcout:0xffeb 
# UVM_INFO @ 4070: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 4070: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4070: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffeb dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffeb dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 4070: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4070: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 4070: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4080: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4080: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ca pc:0x30c9 instrmem_rd:0x1 ACTUAL: npc:0x30c9 pc:0x30c8 instrmem_rd:0x0 
# UVM_INFO @ 4080: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4080: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x7 baser:0x5 pcoffset6:0x31 instruction:0x6f71 npc_in:0x30c9 
# UVM_INFO @ 4080: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4080: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4080: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4080: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4080: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4080: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4080: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4090: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4090: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ca pc:0x30c9 instrmem_rd:0x0 ACTUAL: npc:0x30ca pc:0x30c9 instrmem_rd:0x1 
# UVM_INFO @ 4090: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30c9 ir_var:0x6f71 
# UVM_INFO @ 4090: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30c9 ir_var:0x6f71 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30c9 ir_var:0x6f71 
# UVM_INFO @ 4090: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0004 M_Data:0x0000 IR_Exec:0x6904 pcout:0x0004 ACTUAL: sr1:0x4 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0004 M_Data:0x0000 IR_Exec:0x6904 pcout:0x0004 
# UVM_INFO @ 4090: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 4090: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4090: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0004 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0004 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 4090: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4090: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 4090: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4100: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4100: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ca pc:0x30c9 instrmem_rd:0x1 ACTUAL: npc:0x30ca pc:0x30c9 instrmem_rd:0x0 
# UVM_INFO @ 4100: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4100: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4100: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4100: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4100: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4100: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4100: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4110: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4110: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ca pc:0x30c9 instrmem_rd:0x0 ACTUAL: npc:0x30ca pc:0x30c9 instrmem_rd:0x1 
# UVM_INFO @ 4110: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff1 M_Data:0x0000 IR_Exec:0x6f71 pcout:0xfff1 ACTUAL: sr1:0x5 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff1 M_Data:0x0000 IR_Exec:0x6f71 pcout:0xfff1 
# UVM_INFO @ 4110: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 4110: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4110: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfff1 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfff1 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 4110: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4110: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 4110: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4120: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4120: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ca pc:0x30c9 instrmem_rd:0x1 ACTUAL: npc:0x30ca pc:0x30c9 instrmem_rd:0x0 
# UVM_INFO @ 4120: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4120: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4120: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4120: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4120: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4120: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4130: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4130: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ca pc:0x30c9 instrmem_rd:0x0 ACTUAL: npc:0x30ca pc:0x30c9 instrmem_rd:0x1 
# UVM_INFO @ 4130: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 4130: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4130: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfff1 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfff1 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 4130: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4130: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 4130: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4140: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4140: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ca pc:0x30c9 instrmem_rd:0x1 ACTUAL: npc:0x30ca pc:0x30c9 instrmem_rd:0x0 
# UVM_INFO @ 4140: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4140: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4140: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4140: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4140: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4150: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4150: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ca pc:0x30c9 instrmem_rd:0x0 ACTUAL: npc:0x30ca pc:0x30c9 instrmem_rd:0x1 
# UVM_INFO @ 4150: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4150: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfff1 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfff1 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 4150: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4150: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 4150: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4160: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4160: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ca pc:0x30c9 instrmem_rd:0x1 ACTUAL: npc:0x30ca pc:0x30c9 instrmem_rd:0x0 
# UVM_INFO @ 4160: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4160: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4160: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4160: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4160: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4170: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4170: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ca pc:0x30c9 instrmem_rd:0x0 ACTUAL: npc:0x30ca pc:0x30c9 instrmem_rd:0x1 
# UVM_INFO @ 4170: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4170: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfff1 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfff1 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 4170: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4170: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 4170: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4180: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4180: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ca pc:0x30c9 instrmem_rd:0x1 ACTUAL: npc:0x30ca pc:0x30c9 instrmem_rd:0x0 
# UVM_INFO @ 4180: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4180: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4180: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4180: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4180: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4190: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4190: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ca pc:0x30c9 instrmem_rd:0x0 ACTUAL: npc:0x30ca pc:0x30c9 instrmem_rd:0x1 
# UVM_INFO @ 4190: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4190: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfff1 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfff1 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 4190: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4190: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 4190: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4200: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4200: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ca pc:0x30c9 instrmem_rd:0x1 ACTUAL: npc:0x30ca pc:0x30c9 instrmem_rd:0x0 
# UVM_INFO @ 4200: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4200: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4200: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4200: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4200: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4210: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4210: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ca pc:0x30c9 instrmem_rd:0x0 ACTUAL: npc:0x30ca pc:0x30c9 instrmem_rd:0x1 
# UVM_INFO @ 4210: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4210: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfff1 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfff1 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 4210: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4210: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 4210: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4220: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4220: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ca pc:0x30c9 instrmem_rd:0x1 ACTUAL: npc:0x30ca pc:0x30c9 instrmem_rd:0x0 
# UVM_INFO @ 4220: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4220: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4220: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4220: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4220: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4230: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4230: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ca pc:0x30c9 instrmem_rd:0x0 ACTUAL: npc:0x30ca pc:0x30c9 instrmem_rd:0x1 
# UVM_INFO @ 4230: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4230: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfff1 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfff1 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 4230: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4230: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 4230: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4240: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4240: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ca pc:0x30c9 instrmem_rd:0x1 ACTUAL: npc:0x30ca pc:0x30c9 instrmem_rd:0x0 
# UVM_INFO @ 4240: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4240: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4240: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4240: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4240: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4250: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4250: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ca pc:0x30c9 instrmem_rd:0x0 ACTUAL: npc:0x30ca pc:0x30c9 instrmem_rd:0x1 
# UVM_INFO @ 4250: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4250: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfff1 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfff1 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 4250: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4250: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 4250: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4260: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4260: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ca pc:0x30c9 instrmem_rd:0x1 ACTUAL: npc:0x30ca pc:0x30c9 instrmem_rd:0x0 
# UVM_INFO @ 4260: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4260: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4260: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4260: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4260: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4270: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4270: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ca pc:0x30c9 instrmem_rd:0x0 ACTUAL: npc:0x30ca pc:0x30c9 instrmem_rd:0x1 
# UVM_INFO @ 4270: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4270: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfff1 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfff1 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 4270: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4270: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 4270: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4280: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4280: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ca pc:0x30c9 instrmem_rd:0x1 ACTUAL: npc:0x30ca pc:0x30c9 instrmem_rd:0x0 
# UVM_INFO @ 4280: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4280: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4280: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4280: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4280: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4290: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4290: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ca pc:0x30c9 instrmem_rd:0x0 ACTUAL: npc:0x30ca pc:0x30c9 instrmem_rd:0x1 
# UVM_INFO @ 4290: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4290: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfff1 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfff1 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 4290: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4290: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 4290: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4300: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4300: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ca pc:0x30c9 instrmem_rd:0x1 ACTUAL: npc:0x30ca pc:0x30c9 instrmem_rd:0x0 
# UVM_INFO @ 4300: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4300: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4300: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4300: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4300: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4310: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4310: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ca pc:0x30c9 instrmem_rd:0x0 ACTUAL: npc:0x30ca pc:0x30c9 instrmem_rd:0x1 
# UVM_INFO @ 4310: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4310: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfff1 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfff1 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 4310: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4310: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 4310: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4320: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4320: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ca pc:0x30c9 instrmem_rd:0x1 ACTUAL: npc:0x30ca pc:0x30c9 instrmem_rd:0x0 
# UVM_INFO @ 4320: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4320: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4320: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4320: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4320: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4330: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4330: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ca pc:0x30c9 instrmem_rd:0x0 ACTUAL: npc:0x30ca pc:0x30c9 instrmem_rd:0x1 
# UVM_INFO @ 4330: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4330: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfff1 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfff1 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 4330: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4330: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 4330: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4340: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4340: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ca pc:0x30c9 instrmem_rd:0x1 ACTUAL: npc:0x30ca pc:0x30c9 instrmem_rd:0x0 
# UVM_INFO @ 4340: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4340: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4340: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4340: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4340: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4350: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4350: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ca pc:0x30c9 instrmem_rd:0x0 ACTUAL: npc:0x30ca pc:0x30c9 instrmem_rd:0x1 
# UVM_INFO @ 4350: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4350: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfff1 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfff1 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 4350: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4350: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 4350: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4360: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4360: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ca pc:0x30c9 instrmem_rd:0x1 ACTUAL: npc:0x30ca pc:0x30c9 instrmem_rd:0x0 
# UVM_INFO @ 4360: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4360: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4360: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4360: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4360: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 4360: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO @ 4360: uvm_test_top.environment.control_env.scoreboard [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=432 MATCHES=432 MISMATCHES=0
# UVM_INFO @ 4360: uvm_test_top.environment.decode_env.scbd [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=200 MATCHES=200 MISMATCHES=0
# UVM_INFO @ 4360: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=200 MATCHES=200 MISMATCHES=0
# UVM_INFO @ 4360: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=435 MATCHES=435 MISMATCHES=0
# UVM_INFO @ 4360: uvm_test_top.environment.memaccess_env.scbd [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=432 MATCHES=432 MISMATCHES=0
# UVM_INFO @ 4360: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=200 MATCHES=200 MISMATCHES=0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO : 4644
# UVM_WARNING :   13
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [COV]   435
# [COVERAGE_MODEL_REVIEW]     8
# [DEC]   201
# [PRED]  2099
# [PREDICTOR_REVIEW]     4
# [Questa UVM]     2
# [RNTST]     1
# [SCBD]  1906
# [TEST_DONE]     1
# ** Note: $finish    : /mnt/apps/public/COE/mg_apps/questa2023.2_2/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 4360 ns  Iteration: 62  Instance: /hvl_top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /mnt/apps/public/COE/mg_apps/questa2023.2_2/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Stopped at /mnt/apps/public/COE/mg_apps/questa2023.2_2/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
#  quit -f
# Saving coverage database on exit...
# Memory Statistics                         
#     mem: size after elab (VSZ)                 153.76 Mb
#     mem: size during sim (VSZ)                 153.76 Mb
# Elaboration Time                          
#    elab: wall time                               3.87 s
#    elab: cpu time                                2.68 s
# Simulation Time                           
#     sim: wall time                               1.06 s
#     sim: cpu time                                0.61 s
# Coverage Save Time                        
#    save: wall time                               1.08 s
#    save: cpu time                                0.22 s
# Total Time                                
#   total: wall time                               6.01 s
#   total: cpu time                                3.51 s
# HDL Simulation time                              4360 ns
# 
# End time: 06:06:35 on Dec 06,2023, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
make[1]: Leaving directory `/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim'
