##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_2
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for MEPSAN_IntClock
		4.4::Critical Path Report for PRINTER_A_IntClock
		4.5::Critical Path Report for PRINTER_B_IntClock
		4.6::Critical Path Report for screen2_IntClock
		4.7::Critical Path Report for screen_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. screen_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. screen2_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. MEPSAN_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
		5.5::Critical Path Report for (screen_IntClock:R vs. screen_IntClock:R)
		5.6::Critical Path Report for (screen2_IntClock:R vs. screen2_IntClock:R)
		5.7::Critical Path Report for (PRINTER_A_IntClock:R vs. PRINTER_A_IntClock:R)
		5.8::Critical Path Report for (MEPSAN_IntClock:R vs. MEPSAN_IntClock:R)
		5.9::Critical Path Report for (PRINTER_B_IntClock:R vs. PRINTER_B_IntClock:R)
		5.10::Critical Path Report for (Clock_2:R vs. Clock_2:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 13
Clock: Clock_2                  | Frequency: 50.96 MHz  | Target: 0.05 MHz   | 
Clock: CyBUS_CLK                | Frequency: 50.96 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                    | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                    | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK             | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                | N/A                   | Target: 24.00 MHz  | 
Clock: MEPSAN_IntClock          | Frequency: 49.79 MHz  | Target: 0.08 MHz   | 
Clock: PRINTER_A_IntClock       | Frequency: 57.10 MHz  | Target: 0.08 MHz   | 
Clock: PRINTER_B_IntClock       | Frequency: 57.18 MHz  | Target: 0.08 MHz   | 
Clock: clock_1                  | N/A                   | Target: 0.00 MHz   | 
Clock: clock_1(fixed-function)  | N/A                   | Target: 0.00 MHz   | 
Clock: screen2_IntClock         | Frequency: 52.24 MHz  | Target: 0.92 MHz   | 
Clock: screen_IntClock          | Frequency: 55.13 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_2             Clock_2             2.175e+007       21733288    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           Clock_2             41666.7          22044       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           MEPSAN_IntClock     41666.7          22775       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           screen2_IntClock    41666.7          24406       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           screen_IntClock     41666.7          24220       N/A              N/A         N/A              N/A         N/A              N/A         
MEPSAN_IntClock     MEPSAN_IntClock     1.30417e+007     13021581    N/A              N/A         N/A              N/A         N/A              N/A         
PRINTER_A_IntClock  PRINTER_A_IntClock  1.30417e+007     13024154    N/A              N/A         N/A              N/A         N/A              N/A         
PRINTER_B_IntClock  PRINTER_B_IntClock  1.30417e+007     13024177    N/A              N/A         N/A              N/A         N/A              N/A         
screen2_IntClock    screen2_IntClock    1.08333e+006     1064193     N/A              N/A         N/A              N/A         N/A              N/A         
screen_IntClock     screen_IntClock     1.08333e+006     1065194     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name          Clock to Out  Clock Name:Phase           
-----------------  ------------  -------------------------  
PWM_Out(0)_PAD     26262         clock_1(fixed-function):R  
Tx_1(0)_PAD        31477         MEPSAN_IntClock:R          
Tx_2(0)_PAD        30924         Clock_2:R                  
Tx_3(0)_PAD        34486         PRINTER_A_IntClock:R       
Tx_4(0)_PAD        31365         PRINTER_B_IntClock:R       
screen2_tx(0)_PAD  31403         screen2_IntClock:R         
screen_tx(0)_PAD   29237         screen_IntClock:R          


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 50.96 MHz | Target: 0.05 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \GBCL:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \GBCL:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22044p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_2:R#2)   41667
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                     38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16152
-------------------------------------   ----- 
End-of-path arrival time (ps)           16152
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                              iocell6         3044   3044  22044  RISE       1
\GBCL:BUART:rx_postpoll\/main_0         macrocell15     5589   8633  22044  RISE       1
\GBCL:BUART:rx_postpoll\/q              macrocell15     3350  11983  22044  RISE       1
\GBCL:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   4170  16152  22044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 50.96 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \GBCL:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \GBCL:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22044p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_2:R#2)   41667
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                     38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16152
-------------------------------------   ----- 
End-of-path arrival time (ps)           16152
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                              iocell6         3044   3044  22044  RISE       1
\GBCL:BUART:rx_postpoll\/main_0         macrocell15     5589   8633  22044  RISE       1
\GBCL:BUART:rx_postpoll\/q              macrocell15     3350  11983  22044  RISE       1
\GBCL:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   4170  16152  22044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for MEPSAN_IntClock
*********************************************
Clock: MEPSAN_IntClock
Frequency: 49.79 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_state_0\/q
Path End       : \MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13021581p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -6190
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13896
-------------------------------------   ----- 
End-of-path arrival time (ps)           13896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_state_0\/q                      macrocell45     1250   1250  13021581  RISE       1
\MEPSAN:BUART:counter_load_not\/main_1           macrocell3      7007   8257  13021581  RISE       1
\MEPSAN:BUART:counter_load_not\/q                macrocell3      3350  11607  13021581  RISE       1
\MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2289  13896  13021581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for PRINTER_A_IntClock
************************************************
Clock: PRINTER_A_IntClock
Frequency: 57.10 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_0\/q
Path End       : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13024154p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11322
-------------------------------------   ----- 
End-of-path arrival time (ps)           11322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell106        0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_0\/q                      macrocell106     1250   1250  13024154  RISE       1
\PRINTER_A:BUART:counter_load_not\/main_1           macrocell31      4410   5660  13024154  RISE       1
\PRINTER_A:BUART:counter_load_not\/q                macrocell31      3350   9010  13024154  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell13   2313  11322  13024154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell13      0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for PRINTER_B_IntClock
************************************************
Clock: PRINTER_B_IntClock
Frequency: 57.18 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_state_0\/q
Path End       : \PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13024177p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11300
-------------------------------------   ----- 
End-of-path arrival time (ps)           11300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_0\/clock_0                       macrocell85         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_state_0\/q                      macrocell85     1250   1250  13024177  RISE       1
\PRINTER_B:BUART:counter_load_not\/main_1           macrocell19     4406   5656  13024177  RISE       1
\PRINTER_B:BUART:counter_load_not\/q                macrocell19     3350   9006  13024177  RISE       1
\PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2294  11300  13024177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for screen2_IntClock
**********************************************
Clock: screen2_IntClock
Frequency: 52.24 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_state_3\/q
Path End       : \screen2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \screen2:BUART:sRX:RxBitCounter\/clock
Path slack     : 1064193p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -5360
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13781
-------------------------------------   ----- 
End-of-path arrival time (ps)           13781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_3\/clock_0                         macrocell96         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:rx_state_3\/q            macrocell96   1250   1250  1064193  RISE       1
\screen2:BUART:rx_counter_load\/main_2  macrocell26   6869   8119  1064193  RISE       1
\screen2:BUART:rx_counter_load\/q       macrocell26   3350  11469  1064193  RISE       1
\screen2:BUART:sRX:RxBitCounter\/load   count7cell    2312  13781  1064193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for screen_IntClock
*********************************************
Clock: screen_IntClock
Frequency: 55.13 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_1\/q
Path End       : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065194p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11950
-------------------------------------   ----- 
End-of-path arrival time (ps)           11950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell110        0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_1\/q                      macrocell110     1250   1250  1065194  RISE       1
\screen:BUART:counter_load_not\/main_0           macrocell35      5115   6365  1065194  RISE       1
\screen:BUART:counter_load_not\/q                macrocell35      3350   9715  1065194  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell15   2235  11950  1065194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell15      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. screen_IntClock:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen_rx(0)/fb
Path End       : \screen:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \screen:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24220p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13977
-------------------------------------   ----- 
End-of-path arrival time (ps)           13977
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen_rx(0)/in_clock                                       iocell12            0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
screen_rx(0)/fb                           iocell12         3163   3163  24220  RISE       1
\screen:BUART:rx_postpoll\/main_1         macrocell39      4600   7763  24220  RISE       1
\screen:BUART:rx_postpoll\/q              macrocell39      3350  11113  24220  RISE       1
\screen:BUART:sRX:RxShifter:u0\/route_si  datapathcell16   2864  13977  24220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxShifter:u0\/clock                      datapathcell16      0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. screen2_IntClock:R)
******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen2_rx(0)/fb
Path End       : \screen2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \screen2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24406p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen2_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13791
-------------------------------------   ----- 
End-of-path arrival time (ps)           13791
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen2_rx(0)/in_clock                                      iocell9             0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
screen2_rx(0)/fb                           iocell9          2515   2515  24406  RISE       1
\screen2:BUART:rx_postpoll\/main_0         macrocell27      5008   7523  24406  RISE       1
\screen2:BUART:rx_postpoll\/q              macrocell27      3350  10873  24406  RISE       1
\screen2:BUART:sRX:RxShifter:u0\/route_si  datapathcell11   2918  13791  24406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxShifter:u0\/clock                     datapathcell11      0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. MEPSAN_IntClock:R)
*****************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \MEPSAN:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \MEPSAN:BUART:rx_parity_error_pre\/clock_0
Path slack     : 22775p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. MEPSAN_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15381
-------------------------------------   ----- 
End-of-path arrival time (ps)           15381
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                 iocell3       2485   2485  22775  RISE       1
\MEPSAN:BUART:rx_postpoll\/main_0          macrocell7    5776   8261  22775  RISE       1
\MEPSAN:BUART:rx_postpoll\/q               macrocell7    3350  11611  22775  RISE       1
\MEPSAN:BUART:rx_parity_error_pre\/main_3  macrocell60   3771  15381  22775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_parity_error_pre\/clock_0                 macrocell60         0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
*********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \GBCL:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \GBCL:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22044p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_2:R#2)   41667
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                     38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16152
-------------------------------------   ----- 
End-of-path arrival time (ps)           16152
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                              iocell6         3044   3044  22044  RISE       1
\GBCL:BUART:rx_postpoll\/main_0         macrocell15     5589   8633  22044  RISE       1
\GBCL:BUART:rx_postpoll\/q              macrocell15     3350  11983  22044  RISE       1
\GBCL:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   4170  16152  22044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1


5.5::Critical Path Report for (screen_IntClock:R vs. screen_IntClock:R)
***********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_1\/q
Path End       : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065194p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11950
-------------------------------------   ----- 
End-of-path arrival time (ps)           11950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell110        0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_1\/q                      macrocell110     1250   1250  1065194  RISE       1
\screen:BUART:counter_load_not\/main_0           macrocell35      5115   6365  1065194  RISE       1
\screen:BUART:counter_load_not\/q                macrocell35      3350   9715  1065194  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell15   2235  11950  1065194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell15      0      0  RISE       1


5.6::Critical Path Report for (screen2_IntClock:R vs. screen2_IntClock:R)
*************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_state_3\/q
Path End       : \screen2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \screen2:BUART:sRX:RxBitCounter\/clock
Path slack     : 1064193p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -5360
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13781
-------------------------------------   ----- 
End-of-path arrival time (ps)           13781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_3\/clock_0                         macrocell96         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:rx_state_3\/q            macrocell96   1250   1250  1064193  RISE       1
\screen2:BUART:rx_counter_load\/main_2  macrocell26   6869   8119  1064193  RISE       1
\screen2:BUART:rx_counter_load\/q       macrocell26   3350  11469  1064193  RISE       1
\screen2:BUART:sRX:RxBitCounter\/load   count7cell    2312  13781  1064193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1


5.7::Critical Path Report for (PRINTER_A_IntClock:R vs. PRINTER_A_IntClock:R)
*****************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_0\/q
Path End       : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13024154p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11322
-------------------------------------   ----- 
End-of-path arrival time (ps)           11322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell106        0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_0\/q                      macrocell106     1250   1250  13024154  RISE       1
\PRINTER_A:BUART:counter_load_not\/main_1           macrocell31      4410   5660  13024154  RISE       1
\PRINTER_A:BUART:counter_load_not\/q                macrocell31      3350   9010  13024154  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell13   2313  11322  13024154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell13      0      0  RISE       1


5.8::Critical Path Report for (MEPSAN_IntClock:R vs. MEPSAN_IntClock:R)
***********************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_state_0\/q
Path End       : \MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13021581p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -6190
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13896
-------------------------------------   ----- 
End-of-path arrival time (ps)           13896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_state_0\/q                      macrocell45     1250   1250  13021581  RISE       1
\MEPSAN:BUART:counter_load_not\/main_1           macrocell3      7007   8257  13021581  RISE       1
\MEPSAN:BUART:counter_load_not\/q                macrocell3      3350  11607  13021581  RISE       1
\MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2289  13896  13021581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1


5.9::Critical Path Report for (PRINTER_B_IntClock:R vs. PRINTER_B_IntClock:R)
*****************************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_state_0\/q
Path End       : \PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13024177p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11300
-------------------------------------   ----- 
End-of-path arrival time (ps)           11300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_0\/clock_0                       macrocell85         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_state_0\/q                      macrocell85     1250   1250  13024177  RISE       1
\PRINTER_B:BUART:counter_load_not\/main_1           macrocell19     4406   5656  13024177  RISE       1
\PRINTER_B:BUART:counter_load_not\/q                macrocell19     3350   9006  13024177  RISE       1
\PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2294  11300  13024177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1


5.10::Critical Path Report for (Clock_2:R vs. Clock_2:R)
********************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \GBCL:BUART:sTX:TxSts\/status_0
Capture Clock  : \GBCL:BUART:sTX:TxSts\/clock
Path slack     : 21733288p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 21749500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16212
-------------------------------------   ----- 
End-of-path arrival time (ps)           16212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  21733288  RISE       1
\GBCL:BUART:tx_status_0\/main_3                 macrocell12     3667   7247  21733288  RISE       1
\GBCL:BUART:tx_status_0\/q                      macrocell12     3350  10597  21733288  RISE       1
\GBCL:BUART:sTX:TxSts\/status_0                 statusicell3    5615  16212  21733288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:TxSts\/clock                               statusicell3        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \GBCL:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \GBCL:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22044p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_2:R#2)   41667
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                     38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16152
-------------------------------------   ----- 
End-of-path arrival time (ps)           16152
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                              iocell6         3044   3044  22044  RISE       1
\GBCL:BUART:rx_postpoll\/main_0         macrocell15     5589   8633  22044  RISE       1
\GBCL:BUART:rx_postpoll\/q              macrocell15     3350  11983  22044  RISE       1
\GBCL:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   4170  16152  22044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \MEPSAN:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \MEPSAN:BUART:rx_parity_error_pre\/clock_0
Path slack     : 22775p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. MEPSAN_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15381
-------------------------------------   ----- 
End-of-path arrival time (ps)           15381
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                 iocell3       2485   2485  22775  RISE       1
\MEPSAN:BUART:rx_postpoll\/main_0          macrocell7    5776   8261  22775  RISE       1
\MEPSAN:BUART:rx_postpoll\/q               macrocell7    3350  11611  22775  RISE       1
\MEPSAN:BUART:rx_parity_error_pre\/main_3  macrocell60   3771  15381  22775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_parity_error_pre\/clock_0                 macrocell60         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \GBCL:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \GBCL:BUART:rx_parity_error_pre\/clock_0
Path slack     : 22923p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_2:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15233
-------------------------------------   ----- 
End-of-path arrival time (ps)           15233
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                               iocell6       3044   3044  22044  RISE       1
\GBCL:BUART:rx_postpoll\/main_0          macrocell15   5589   8633  22044  RISE       1
\GBCL:BUART:rx_postpoll\/q               macrocell15   3350  11983  22044  RISE       1
\GBCL:BUART:rx_parity_error_pre\/main_3  macrocell80   3251  15233  22923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_error_pre\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \GBCL:BUART:rx_parity_bit\/main_3
Capture Clock  : \GBCL:BUART:rx_parity_bit\/clock_0
Path slack     : 22923p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_2:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15233
-------------------------------------   ----- 
End-of-path arrival time (ps)           15233
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                         iocell6       3044   3044  22044  RISE       1
\GBCL:BUART:rx_postpoll\/main_0    macrocell15   5589   8633  22044  RISE       1
\GBCL:BUART:rx_postpoll\/q         macrocell15   3350  11983  22044  RISE       1
\GBCL:BUART:rx_parity_bit\/main_3  macrocell82   3251  15233  22923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_bit\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \GBCL:BUART:rx_state_0\/main_3
Capture Clock  : \GBCL:BUART:rx_state_0\/clock_0
Path slack     : 22943p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_2:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15213
-------------------------------------   ----- 
End-of-path arrival time (ps)           15213
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                       iocell6       3044   3044  22044  RISE       1
\GBCL:BUART:rx_postpoll\/main_0  macrocell15   5589   8633  22044  RISE       1
\GBCL:BUART:rx_postpoll\/q       macrocell15   3350  11983  22044  RISE       1
\GBCL:BUART:rx_state_0\/main_3   macrocell70   3231  15213  22943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \GBCL:BUART:rx_status_3\/main_3
Capture Clock  : \GBCL:BUART:rx_status_3\/clock_0
Path slack     : 22943p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_2:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15213
-------------------------------------   ----- 
End-of-path arrival time (ps)           15213
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                       iocell6       3044   3044  22044  RISE       1
\GBCL:BUART:rx_postpoll\/main_0  macrocell15   5589   8633  22044  RISE       1
\GBCL:BUART:rx_postpoll\/q       macrocell15   3350  11983  22044  RISE       1
\GBCL:BUART:rx_status_3\/main_3  macrocell79   3231  15213  22943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_status_3\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \MEPSAN:BUART:rx_state_0\/main_3
Capture Clock  : \MEPSAN:BUART:rx_state_0\/clock_0
Path slack     : 23546p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. MEPSAN_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14611
-------------------------------------   ----- 
End-of-path arrival time (ps)           14611
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell3       2485   2485  22775  RISE       1
\MEPSAN:BUART:rx_postpoll\/main_0  macrocell7    5776   8261  22775  RISE       1
\MEPSAN:BUART:rx_postpoll\/q       macrocell7    3350  11611  22775  RISE       1
\MEPSAN:BUART:rx_state_0\/main_3   macrocell50   3000  14611  23546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_0\/clock_0                          macrocell50         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \MEPSAN:BUART:rx_status_3\/main_3
Capture Clock  : \MEPSAN:BUART:rx_status_3\/clock_0
Path slack     : 23546p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. MEPSAN_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14611
-------------------------------------   ----- 
End-of-path arrival time (ps)           14611
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell3       2485   2485  22775  RISE       1
\MEPSAN:BUART:rx_postpoll\/main_0  macrocell7    5776   8261  22775  RISE       1
\MEPSAN:BUART:rx_postpoll\/q       macrocell7    3350  11611  22775  RISE       1
\MEPSAN:BUART:rx_status_3\/main_3  macrocell59   3000  14611  23546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_status_3\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \MEPSAN:BUART:rx_parity_bit\/main_3
Capture Clock  : \MEPSAN:BUART:rx_parity_bit\/clock_0
Path slack     : 23546p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. MEPSAN_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14611
-------------------------------------   ----- 
End-of-path arrival time (ps)           14611
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                           iocell3       2485   2485  22775  RISE       1
\MEPSAN:BUART:rx_postpoll\/main_0    macrocell7    5776   8261  22775  RISE       1
\MEPSAN:BUART:rx_postpoll\/q         macrocell7    3350  11611  22775  RISE       1
\MEPSAN:BUART:rx_parity_bit\/main_3  macrocell62   3000  14611  23546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_parity_bit\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \MEPSAN:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \MEPSAN:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23590p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. MEPSAN_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14607
-------------------------------------   ----- 
End-of-path arrival time (ps)           14607
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell3         2485   2485  22775  RISE       1
\MEPSAN:BUART:rx_postpoll\/main_0         macrocell7      5776   8261  22775  RISE       1
\MEPSAN:BUART:rx_postpoll\/q              macrocell7      3350  11611  22775  RISE       1
\MEPSAN:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2996  14607  23590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen_rx(0)/fb
Path End       : \screen:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \screen:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24220p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13977
-------------------------------------   ----- 
End-of-path arrival time (ps)           13977
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen_rx(0)/in_clock                                       iocell12            0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
screen_rx(0)/fb                           iocell12         3163   3163  24220  RISE       1
\screen:BUART:rx_postpoll\/main_1         macrocell39      4600   7763  24220  RISE       1
\screen:BUART:rx_postpoll\/q              macrocell39      3350  11113  24220  RISE       1
\screen:BUART:sRX:RxShifter:u0\/route_si  datapathcell16   2864  13977  24220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxShifter:u0\/clock                      datapathcell16      0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen2_rx(0)/fb
Path End       : \screen2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \screen2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24406p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen2_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13791
-------------------------------------   ----- 
End-of-path arrival time (ps)           13791
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen2_rx(0)/in_clock                                      iocell9             0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
screen2_rx(0)/fb                           iocell9          2515   2515  24406  RISE       1
\screen2:BUART:rx_postpoll\/main_0         macrocell27      5008   7523  24406  RISE       1
\screen2:BUART:rx_postpoll\/q              macrocell27      3350  10873  24406  RISE       1
\screen2:BUART:sRX:RxShifter:u0\/route_si  datapathcell11   2918  13791  24406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxShifter:u0\/clock                     datapathcell11      0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \GBCL:BUART:rx_state_2\/main_5
Capture Clock  : \GBCL:BUART:rx_state_2\/clock_0
Path slack     : 28610p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_2:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9547
-------------------------------------   ---- 
End-of-path arrival time (ps)           9547
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                      iocell6       3044   3044  22044  RISE       1
\GBCL:BUART:rx_state_2\/main_5  macrocell73   6503   9547  28610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen_rx(0)/fb
Path End       : \screen:BUART:rx_state_2\/main_8
Capture Clock  : \screen:BUART:rx_state_2\/clock_0
Path slack     : 28610p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9547
-------------------------------------   ---- 
End-of-path arrival time (ps)           9547
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen_rx(0)/in_clock                                       iocell12            0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
screen_rx(0)/fb                   iocell12       3163   3163  24220  RISE       1
\screen:BUART:rx_state_2\/main_8  macrocell118   6384   9547  28610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen_rx(0)/fb
Path End       : \screen:BUART:rx_state_0\/main_9
Capture Clock  : \screen:BUART:rx_state_0\/clock_0
Path slack     : 29525p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8631
-------------------------------------   ---- 
End-of-path arrival time (ps)           8631
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen_rx(0)/in_clock                                       iocell12            0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
screen_rx(0)/fb                   iocell12       3163   3163  24220  RISE       1
\screen:BUART:rx_state_0\/main_9  macrocell115   5468   8631  29525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell115        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen_rx(0)/fb
Path End       : \screen:BUART:rx_status_3\/main_6
Capture Clock  : \screen:BUART:rx_status_3\/clock_0
Path slack     : 29525p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8631
-------------------------------------   ---- 
End-of-path arrival time (ps)           8631
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen_rx(0)/in_clock                                       iocell12            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
screen_rx(0)/fb                    iocell12       3163   3163  24220  RISE       1
\screen:BUART:rx_status_3\/main_6  macrocell123   5468   8631  29525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_status_3\/clock_0                         macrocell123        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen2_rx(0)/fb
Path End       : \screen2:BUART:rx_state_0\/main_0
Capture Clock  : \screen2:BUART:rx_state_0\/clock_0
Path slack     : 29558p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen2_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8598
-------------------------------------   ---- 
End-of-path arrival time (ps)           8598
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen2_rx(0)/in_clock                                      iocell9             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
screen2_rx(0)/fb                   iocell9       2515   2515  24406  RISE       1
\screen2:BUART:rx_state_0\/main_0  macrocell94   6083   8598  29558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen2_rx(0)/fb
Path End       : \screen2:BUART:rx_status_3\/main_0
Capture Clock  : \screen2:BUART:rx_status_3\/clock_0
Path slack     : 29558p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen2_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8598
-------------------------------------   ---- 
End-of-path arrival time (ps)           8598
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen2_rx(0)/in_clock                                      iocell9             0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
screen2_rx(0)/fb                    iocell9        2515   2515  24406  RISE       1
\screen2:BUART:rx_status_3\/main_0  macrocell102   6083   8598  29558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_status_3\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen2_rx(0)/fb
Path End       : \screen2:BUART:rx_state_2\/main_0
Capture Clock  : \screen2:BUART:rx_state_2\/clock_0
Path slack     : 29572p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen2_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8585
-------------------------------------   ---- 
End-of-path arrival time (ps)           8585
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen2_rx(0)/in_clock                                      iocell9             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
screen2_rx(0)/fb                   iocell9       2515   2515  24406  RISE       1
\screen2:BUART:rx_state_2\/main_0  macrocell97   6070   8585  29572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_2\/clock_0                         macrocell97         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 29896p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. MEPSAN_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8261
-------------------------------------   ---- 
End-of-path arrival time (ps)           8261
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb       iocell3       2485   2485  22775  RISE       1
MODIN1_1/main_2  macrocell56   5776   8261  29896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 29896p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. MEPSAN_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8261
-------------------------------------   ---- 
End-of-path arrival time (ps)           8261
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb       iocell3       2485   2485  22775  RISE       1
MODIN1_0/main_2  macrocell57   5776   8261  29896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell57         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen_rx(0)/fb
Path End       : \screen:BUART:pollcount_1\/main_3
Capture Clock  : \screen:BUART:pollcount_1\/clock_0
Path slack     : 30393p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7763
-------------------------------------   ---- 
End-of-path arrival time (ps)           7763
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen_rx(0)/in_clock                                       iocell12            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
screen_rx(0)/fb                    iocell12       3163   3163  24220  RISE       1
\screen:BUART:pollcount_1\/main_3  macrocell121   4600   7763  30393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:pollcount_1\/clock_0                         macrocell121        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen_rx(0)/fb
Path End       : \screen:BUART:pollcount_0\/main_2
Capture Clock  : \screen:BUART:pollcount_0\/clock_0
Path slack     : 30393p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7763
-------------------------------------   ---- 
End-of-path arrival time (ps)           7763
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen_rx(0)/in_clock                                       iocell12            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
screen_rx(0)/fb                    iocell12       3163   3163  24220  RISE       1
\screen:BUART:pollcount_0\/main_2  macrocell122   4600   7763  30393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:pollcount_0\/clock_0                         macrocell122        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen_rx(0)/fb
Path End       : \screen:BUART:rx_last\/main_0
Capture Clock  : \screen:BUART:rx_last\/clock_0
Path slack     : 30393p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7763
-------------------------------------   ---- 
End-of-path arrival time (ps)           7763
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen_rx(0)/in_clock                                       iocell12            0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
screen_rx(0)/fb                iocell12       3163   3163  24220  RISE       1
\screen:BUART:rx_last\/main_0  macrocell124   4600   7763  30393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_last\/clock_0                             macrocell124        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 30441p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_2:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7715
-------------------------------------   ---- 
End-of-path arrival time (ps)           7715
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb       iocell6       3044   3044  22044  RISE       1
MODIN5_1/main_2  macrocell76   4671   7715  30441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell76         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 30441p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_2:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7715
-------------------------------------   ---- 
End-of-path arrival time (ps)           7715
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb       iocell6       3044   3044  22044  RISE       1
MODIN5_0/main_2  macrocell77   4671   7715  30441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell77         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \GBCL:BUART:rx_last\/main_0
Capture Clock  : \GBCL:BUART:rx_last\/clock_0
Path slack     : 30441p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_2:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7715
-------------------------------------   ---- 
End-of-path arrival time (ps)           7715
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                   iocell6       3044   3044  22044  RISE       1
\GBCL:BUART:rx_last\/main_0  macrocell81   4671   7715  30441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_last\/clock_0                               macrocell81         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \MEPSAN:BUART:rx_state_2\/main_5
Capture Clock  : \MEPSAN:BUART:rx_state_2\/clock_0
Path slack     : 30628p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. MEPSAN_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7529
-------------------------------------   ---- 
End-of-path arrival time (ps)           7529
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell3       2485   2485  22775  RISE       1
\MEPSAN:BUART:rx_state_2\/main_5  macrocell53   5044   7529  30628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_2\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \MEPSAN:BUART:rx_last\/main_0
Capture Clock  : \MEPSAN:BUART:rx_last\/clock_0
Path slack     : 30628p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. MEPSAN_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7529
-------------------------------------   ---- 
End-of-path arrival time (ps)           7529
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                     iocell3       2485   2485  22775  RISE       1
\MEPSAN:BUART:rx_last\/main_0  macrocell61   5044   7529  30628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_last\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen2_rx(0)/fb
Path End       : \screen2:BUART:rx_last\/main_0
Capture Clock  : \screen2:BUART:rx_last\/clock_0
Path slack     : 30633p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen2_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7523
-------------------------------------   ---- 
End-of-path arrival time (ps)           7523
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen2_rx(0)/in_clock                                      iocell9             0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
screen2_rx(0)/fb                iocell9        2515   2515  24406  RISE       1
\screen2:BUART:rx_last\/main_0  macrocell103   5008   7523  30633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_last\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen2_rx(0)/fb
Path End       : MODIN9_1/main_0
Capture Clock  : MODIN9_1/clock_0
Path slack     : 30647p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen2_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7510
-------------------------------------   ---- 
End-of-path arrival time (ps)           7510
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen2_rx(0)/in_clock                                      iocell9             0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
screen2_rx(0)/fb  iocell9        2515   2515  24406  RISE       1
MODIN9_1/main_0   macrocell100   4995   7510  30647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell100        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen2_rx(0)/fb
Path End       : MODIN9_0/main_0
Capture Clock  : MODIN9_0/clock_0
Path slack     : 30647p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen2_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7510
-------------------------------------   ---- 
End-of-path arrival time (ps)           7510
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen2_rx(0)/in_clock                                      iocell9             0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
screen2_rx(0)/fb  iocell9        2515   2515  24406  RISE       1
MODIN9_0/main_0   macrocell101   4995   7510  30647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell101        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_state_3\/q
Path End       : \screen2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \screen2:BUART:sRX:RxBitCounter\/clock
Path slack     : 1064193p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -5360
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13781
-------------------------------------   ----- 
End-of-path arrival time (ps)           13781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_3\/clock_0                         macrocell96         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:rx_state_3\/q            macrocell96   1250   1250  1064193  RISE       1
\screen2:BUART:rx_counter_load\/main_2  macrocell26   6869   8119  1064193  RISE       1
\screen2:BUART:rx_counter_load\/q       macrocell26   3350  11469  1064193  RISE       1
\screen2:BUART:sRX:RxBitCounter\/load   count7cell    2312  13781  1064193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_1\/q
Path End       : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065194p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11950
-------------------------------------   ----- 
End-of-path arrival time (ps)           11950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell110        0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_1\/q                      macrocell110     1250   1250  1065194  RISE       1
\screen:BUART:counter_load_not\/main_0           macrocell35      5115   6365  1065194  RISE       1
\screen:BUART:counter_load_not\/q                macrocell35      3350   9715  1065194  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell15   2235  11950  1065194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell15      0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_state_1\/q
Path End       : \screen2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \screen2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065836p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -6190
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11307
-------------------------------------   ----- 
End-of-path arrival time (ps)           11307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_1\/clock_0                         macrocell89         0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen2:BUART:tx_state_1\/q                      macrocell89      1250   1250  1065836  RISE       1
\screen2:BUART:counter_load_not\/main_0           macrocell23      4401   5651  1065836  RISE       1
\screen2:BUART:counter_load_not\/q                macrocell23      3350   9001  1065836  RISE       1
\screen2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell10   2307  11307  1065836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell10      0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \screen2:BUART:sTX:TxSts\/status_0
Capture Clock  : \screen2:BUART:sTX:TxSts\/clock
Path slack     : 1066184p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16649
-------------------------------------   ----- 
End-of-path arrival time (ps)           16649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sTX:TxShifter:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\screen2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  1066184  RISE       1
\screen2:BUART:tx_status_0\/main_3                 macrocell24     3480   7060  1066184  RISE       1
\screen2:BUART:tx_status_0\/q                      macrocell24     3350  10410  1066184  RISE       1
\screen2:BUART:sTX:TxSts\/status_0                 statusicell6    6239  16649  1066184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sTX:TxSts\/clock                            statusicell6        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_ctrl_mark_last\/q
Path End       : \screen:BUART:sRX:RxBitCounter\/load
Capture Clock  : \screen:BUART:sRX:RxBitCounter\/clock
Path slack     : 1066619p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -5360
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11355
-------------------------------------   ----- 
End-of-path arrival time (ps)           11355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_ctrl_mark_last\/clock_0                   macrocell114        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_ctrl_mark_last\/q     macrocell114   1250   1250  1066619  RISE       1
\screen:BUART:rx_counter_load\/main_0  macrocell38    4443   5693  1066619  RISE       1
\screen:BUART:rx_counter_load\/q       macrocell38    3350   9043  1066619  RISE       1
\screen:BUART:sRX:RxBitCounter\/load   count7cell     2312  11355  1066619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \screen2:BUART:sRX:RxSts\/status_4
Capture Clock  : \screen2:BUART:sRX:RxSts\/clock
Path slack     : 1066942p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15891
-------------------------------------   ----- 
End-of-path arrival time (ps)           15891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxShifter:u0\/clock                     datapathcell11      0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell11   3580   3580  1066942  RISE       1
\screen2:BUART:rx_status_4\/main_1                 macrocell28      2914   6494  1066942  RISE       1
\screen2:BUART:rx_status_4\/q                      macrocell28      3350   9844  1066942  RISE       1
\screen2:BUART:sRX:RxSts\/status_4                 statusicell7     6047  15891  1066942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxSts\/clock                            statusicell7        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \screen:BUART:sTX:TxSts\/status_0
Capture Clock  : \screen:BUART:sTX:TxSts\/clock
Path slack     : 1070314p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12520
-------------------------------------   ----- 
End-of-path arrival time (ps)           12520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:TxShifter:u0\/clock                      datapathcell14      0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell14   3580   3580  1070314  RISE       1
\screen:BUART:tx_status_0\/main_3                 macrocell36      3354   6934  1070314  RISE       1
\screen:BUART:tx_status_0\/q                      macrocell36      3350  10284  1070314  RISE       1
\screen:BUART:sTX:TxSts\/status_0                 statusicell9     2236  12520  1070314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:TxSts\/clock                             statusicell9        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_1\/q
Path End       : \screen:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \screen:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070381p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6942
-------------------------------------   ---- 
End-of-path arrival time (ps)           6942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell110        0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_1\/q                macrocell110     1250   1250  1065194  RISE       1
\screen:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell14   5692   6942  1070381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:TxShifter:u0\/clock                      datapathcell14      0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_bitclk_enable\/q
Path End       : \screen:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \screen:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070417p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6906
-------------------------------------   ---- 
End-of-path arrival time (ps)           6906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_bitclk_enable\/clock_0                    macrocell119        0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\screen:BUART:rx_bitclk_enable\/q          macrocell119     1250   1250  1070417  RISE       1
\screen:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell16   5656   6906  1070417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxShifter:u0\/clock                      datapathcell16      0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \screen:BUART:sRX:RxSts\/status_4
Capture Clock  : \screen:BUART:sRX:RxSts\/clock
Path slack     : 1071292p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11541
-------------------------------------   ----- 
End-of-path arrival time (ps)           11541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxShifter:u0\/clock                      datapathcell16      0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell16   3580   3580  1071292  RISE       1
\screen:BUART:rx_status_4\/main_1                 macrocell40      2301   5881  1071292  RISE       1
\screen:BUART:rx_status_4\/q                      macrocell40      3350   9231  1071292  RISE       1
\screen:BUART:sRX:RxSts\/status_4                 statusicell10    2311  11541  1071292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxSts\/clock                             statusicell10       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_ctrl_mark_last\/q
Path End       : \screen2:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \screen2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071330p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5994
-------------------------------------   ---- 
End-of-path arrival time (ps)           5994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_ctrl_mark_last\/clock_0                  macrocell93         0      0  RISE       1

Data path
pin name                                    model name      delay     AT    slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen2:BUART:tx_ctrl_mark_last\/q         macrocell93      1250   1250  1066348  RISE       1
\screen2:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell11   4744   5994  1071330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxShifter:u0\/clock                     datapathcell11      0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_ctrl_mark_last\/q
Path End       : \screen:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \screen:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071584p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5740
-------------------------------------   ---- 
End-of-path arrival time (ps)           5740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_ctrl_mark_last\/clock_0                   macrocell114        0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\screen:BUART:tx_ctrl_mark_last\/q         macrocell114     1250   1250  1066619  RISE       1
\screen:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell16   4490   5740  1071584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxShifter:u0\/clock                      datapathcell16      0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_state_3\/q
Path End       : \screen2:BUART:rx_state_2\/main_4
Capture Clock  : \screen2:BUART:rx_state_2\/clock_0
Path slack     : 1071704p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8119
-------------------------------------   ---- 
End-of-path arrival time (ps)           8119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_3\/clock_0                         macrocell96         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:rx_state_3\/q       macrocell96   1250   1250  1064193  RISE       1
\screen2:BUART:rx_state_2\/main_4  macrocell97   6869   8119  1071704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_2\/clock_0                         macrocell97         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_state_3\/q
Path End       : \screen2:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \screen2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071704p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8119
-------------------------------------   ---- 
End-of-path arrival time (ps)           8119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_3\/clock_0                         macrocell96         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:rx_state_3\/q               macrocell96   1250   1250  1064193  RISE       1
\screen2:BUART:rx_state_stop1_reg\/main_2  macrocell99   6869   8119  1071704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_stop1_reg\/clock_0                 macrocell99         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_bitclk_enable\/q
Path End       : \screen2:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \screen2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071861p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5462
-------------------------------------   ---- 
End-of-path arrival time (ps)           5462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_bitclk_enable\/clock_0                   macrocell98         0      0  RISE       1

Data path
pin name                                    model name      delay     AT    slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen2:BUART:rx_bitclk_enable\/q          macrocell98      1250   1250  1071861  RISE       1
\screen2:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell11   4212   5462  1071861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxShifter:u0\/clock                     datapathcell11      0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_state_0\/q
Path End       : \screen2:BUART:rx_state_0\/main_2
Capture Clock  : \screen2:BUART:rx_state_0\/clock_0
Path slack     : 1072026p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7797
-------------------------------------   ---- 
End-of-path arrival time (ps)           7797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:rx_state_0\/q       macrocell94   1250   1250  1064527  RISE       1
\screen2:BUART:rx_state_0\/main_2  macrocell94   6547   7797  1072026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_state_0\/q
Path End       : \screen2:BUART:rx_load_fifo\/main_1
Capture Clock  : \screen2:BUART:rx_load_fifo\/clock_0
Path slack     : 1072026p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7797
-------------------------------------   ---- 
End-of-path arrival time (ps)           7797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:rx_state_0\/q         macrocell94   1250   1250  1064527  RISE       1
\screen2:BUART:rx_load_fifo\/main_1  macrocell95   6547   7797  1072026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_load_fifo\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_state_0\/q
Path End       : \screen2:BUART:rx_state_3\/main_1
Capture Clock  : \screen2:BUART:rx_state_3\/clock_0
Path slack     : 1072026p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7797
-------------------------------------   ---- 
End-of-path arrival time (ps)           7797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:rx_state_0\/q       macrocell94   1250   1250  1064527  RISE       1
\screen2:BUART:rx_state_3\/main_1  macrocell96   6547   7797  1072026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_3\/clock_0                         macrocell96         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_state_0\/q
Path End       : \screen2:BUART:rx_status_3\/main_2
Capture Clock  : \screen2:BUART:rx_status_3\/clock_0
Path slack     : 1072026p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7797
-------------------------------------   ---- 
End-of-path arrival time (ps)           7797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\screen2:BUART:rx_state_0\/q        macrocell94    1250   1250  1064527  RISE       1
\screen2:BUART:rx_status_3\/main_2  macrocell102   6547   7797  1072026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_status_3\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_state_0\/q
Path End       : \screen2:BUART:rx_state_2\/main_2
Capture Clock  : \screen2:BUART:rx_state_2\/clock_0
Path slack     : 1072039p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7785
-------------------------------------   ---- 
End-of-path arrival time (ps)           7785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:rx_state_0\/q       macrocell94   1250   1250  1064527  RISE       1
\screen2:BUART:rx_state_2\/main_2  macrocell97   6535   7785  1072039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_2\/clock_0                         macrocell97         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_state_0\/q
Path End       : \screen2:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \screen2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072039p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7785
-------------------------------------   ---- 
End-of-path arrival time (ps)           7785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:rx_state_0\/q               macrocell94   1250   1250  1064527  RISE       1
\screen2:BUART:rx_state_stop1_reg\/main_1  macrocell99   6535   7785  1072039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_stop1_reg\/clock_0                 macrocell99         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_state_1\/q
Path End       : \screen2:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \screen2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072075p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5249
-------------------------------------   ---- 
End-of-path arrival time (ps)           5249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_1\/clock_0                         macrocell89         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\screen2:BUART:tx_state_1\/q                macrocell89     1250   1250  1065836  RISE       1
\screen2:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell9   3999   5249  1072075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sTX:TxShifter:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_state_0\/q
Path End       : \screen2:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \screen2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072163p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5160
-------------------------------------   ---- 
End-of-path arrival time (ps)           5160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1

Data path
pin name                                    model name      delay     AT    slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen2:BUART:rx_state_0\/q                macrocell94      1250   1250  1064527  RISE       1
\screen2:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell11   3910   5160  1072163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxShifter:u0\/clock                     datapathcell11      0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \screen2:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \screen2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072190p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5134
-------------------------------------   ---- 
End-of-path arrival time (ps)           5134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  1067311  RISE       1
\screen2:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell9    4944   5134  1072190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sTX:TxShifter:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_state_3\/q
Path End       : \screen2:BUART:rx_state_0\/main_4
Capture Clock  : \screen2:BUART:rx_state_0\/clock_0
Path slack     : 1072272p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7552
-------------------------------------   ---- 
End-of-path arrival time (ps)           7552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_3\/clock_0                         macrocell96         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:rx_state_3\/q       macrocell96   1250   1250  1064193  RISE       1
\screen2:BUART:rx_state_0\/main_4  macrocell94   6302   7552  1072272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_state_3\/q
Path End       : \screen2:BUART:rx_load_fifo\/main_3
Capture Clock  : \screen2:BUART:rx_load_fifo\/clock_0
Path slack     : 1072272p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7552
-------------------------------------   ---- 
End-of-path arrival time (ps)           7552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_3\/clock_0                         macrocell96         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:rx_state_3\/q         macrocell96   1250   1250  1064193  RISE       1
\screen2:BUART:rx_load_fifo\/main_3  macrocell95   6302   7552  1072272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_load_fifo\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_state_3\/q
Path End       : \screen2:BUART:rx_state_3\/main_3
Capture Clock  : \screen2:BUART:rx_state_3\/clock_0
Path slack     : 1072272p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7552
-------------------------------------   ---- 
End-of-path arrival time (ps)           7552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_3\/clock_0                         macrocell96         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:rx_state_3\/q       macrocell96   1250   1250  1064193  RISE       1
\screen2:BUART:rx_state_3\/main_3  macrocell96   6302   7552  1072272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_3\/clock_0                         macrocell96         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_state_3\/q
Path End       : \screen2:BUART:rx_status_3\/main_4
Capture Clock  : \screen2:BUART:rx_status_3\/clock_0
Path slack     : 1072272p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7552
-------------------------------------   ---- 
End-of-path arrival time (ps)           7552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_3\/clock_0                         macrocell96         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\screen2:BUART:rx_state_3\/q        macrocell96    1250   1250  1064193  RISE       1
\screen2:BUART:rx_status_3\/main_4  macrocell102   6302   7552  1072272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_status_3\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_bitclk_enable\/q
Path End       : \screen:BUART:rx_state_3\/main_2
Capture Clock  : \screen:BUART:rx_state_3\/clock_0
Path slack     : 1072283p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7541
-------------------------------------   ---- 
End-of-path arrival time (ps)           7541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_bitclk_enable\/clock_0                    macrocell119        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_bitclk_enable\/q  macrocell119   1250   1250  1070417  RISE       1
\screen:BUART:rx_state_3\/main_2   macrocell117   6291   7541  1072283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell117        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_bitclk_enable\/q
Path End       : \screen:BUART:rx_state_2\/main_2
Capture Clock  : \screen:BUART:rx_state_2\/clock_0
Path slack     : 1072283p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7541
-------------------------------------   ---- 
End-of-path arrival time (ps)           7541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_bitclk_enable\/clock_0                    macrocell119        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_bitclk_enable\/q  macrocell119   1250   1250  1070417  RISE       1
\screen:BUART:rx_state_2\/main_2   macrocell118   6291   7541  1072283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_0\/q
Path End       : \screen:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \screen:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072437p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4887
-------------------------------------   ---- 
End-of-path arrival time (ps)           4887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell115        0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_0\/q                macrocell115     1250   1250  1066929  RISE       1
\screen:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell16   3637   4887  1072437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxShifter:u0\/clock                      datapathcell16      0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \screen:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \screen:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072513p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4810
-------------------------------------   ---- 
End-of-path arrival time (ps)           4810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell15      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell15    190    190  1067291  RISE       1
\screen:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell14   4620   4810  1072513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:TxShifter:u0\/clock                      datapathcell14      0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_state_0\/q
Path End       : \screen2:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \screen2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072692p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4631
-------------------------------------   ---- 
End-of-path arrival time (ps)           4631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_0\/clock_0                         macrocell90         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\screen2:BUART:tx_state_0\/q                macrocell90     1250   1250  1066862  RISE       1
\screen2:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell9   3381   4631  1072692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sTX:TxShifter:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \screen2:BUART:tx_state_0\/main_3
Capture Clock  : \screen2:BUART:tx_state_0\/clock_0
Path slack     : 1072763p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7060
-------------------------------------   ---- 
End-of-path arrival time (ps)           7060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sTX:TxShifter:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\screen2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  1066184  RISE       1
\screen2:BUART:tx_state_0\/main_3                  macrocell90     3480   7060  1072763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_0\/clock_0                         macrocell90         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_0\/q
Path End       : \screen:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \screen:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072774p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4549
-------------------------------------   ---- 
End-of-path arrival time (ps)           4549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell111        0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_0\/q                macrocell111     1250   1250  1067006  RISE       1
\screen:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell14   3299   4549  1072774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:TxShifter:u0\/clock                      datapathcell14      0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \screen:BUART:tx_state_0\/main_3
Capture Clock  : \screen:BUART:tx_state_0\/clock_0
Path slack     : 1072890p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6934
-------------------------------------   ---- 
End-of-path arrival time (ps)           6934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:TxShifter:u0\/clock                      datapathcell14      0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell14   3580   3580  1070314  RISE       1
\screen:BUART:tx_state_0\/main_3                  macrocell111     3354   6934  1072890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell111        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_1\/q
Path End       : \screen:BUART:tx_state_0\/main_0
Capture Clock  : \screen:BUART:tx_state_0\/clock_0
Path slack     : 1072905p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6918
-------------------------------------   ---- 
End-of-path arrival time (ps)           6918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell110        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_1\/q       macrocell110   1250   1250  1065194  RISE       1
\screen:BUART:tx_state_0\/main_0  macrocell111   5668   6918  1072905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell111        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_bitclk_enable\/q
Path End       : \screen:BUART:rx_state_0\/main_2
Capture Clock  : \screen:BUART:rx_state_0\/clock_0
Path slack     : 1072912p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_bitclk_enable\/clock_0                    macrocell119        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_bitclk_enable\/q  macrocell119   1250   1250  1070417  RISE       1
\screen:BUART:rx_state_0\/main_2   macrocell115   5661   6911  1072912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell115        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_bitclk_enable\/q
Path End       : \screen:BUART:rx_load_fifo\/main_2
Capture Clock  : \screen:BUART:rx_load_fifo\/clock_0
Path slack     : 1072912p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_bitclk_enable\/clock_0                    macrocell119        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_bitclk_enable\/q   macrocell119   1250   1250  1070417  RISE       1
\screen:BUART:rx_load_fifo\/main_2  macrocell116   5661   6911  1072912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_load_fifo\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_bitclk_enable\/q
Path End       : \screen:BUART:rx_status_3\/main_2
Capture Clock  : \screen:BUART:rx_status_3\/clock_0
Path slack     : 1072912p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_bitclk_enable\/clock_0                    macrocell119        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_bitclk_enable\/q  macrocell119   1250   1250  1070417  RISE       1
\screen:BUART:rx_status_3\/main_2  macrocell123   5661   6911  1072912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_status_3\/clock_0                         macrocell123        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_bitclk_enable\/q
Path End       : \screen2:BUART:rx_state_0\/main_3
Capture Clock  : \screen2:BUART:rx_state_0\/clock_0
Path slack     : 1073004p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6819
-------------------------------------   ---- 
End-of-path arrival time (ps)           6819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_bitclk_enable\/clock_0                   macrocell98         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:rx_bitclk_enable\/q  macrocell98   1250   1250  1071861  RISE       1
\screen2:BUART:rx_state_0\/main_3   macrocell94   5569   6819  1073004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_bitclk_enable\/q
Path End       : \screen2:BUART:rx_load_fifo\/main_2
Capture Clock  : \screen2:BUART:rx_load_fifo\/clock_0
Path slack     : 1073004p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6819
-------------------------------------   ---- 
End-of-path arrival time (ps)           6819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_bitclk_enable\/clock_0                   macrocell98         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:rx_bitclk_enable\/q   macrocell98   1250   1250  1071861  RISE       1
\screen2:BUART:rx_load_fifo\/main_2  macrocell95   5569   6819  1073004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_load_fifo\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_bitclk_enable\/q
Path End       : \screen2:BUART:rx_state_3\/main_2
Capture Clock  : \screen2:BUART:rx_state_3\/clock_0
Path slack     : 1073004p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6819
-------------------------------------   ---- 
End-of-path arrival time (ps)           6819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_bitclk_enable\/clock_0                   macrocell98         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:rx_bitclk_enable\/q  macrocell98   1250   1250  1071861  RISE       1
\screen2:BUART:rx_state_3\/main_2   macrocell96   5569   6819  1073004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_3\/clock_0                         macrocell96         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_bitclk_enable\/q
Path End       : \screen2:BUART:rx_status_3\/main_3
Capture Clock  : \screen2:BUART:rx_status_3\/clock_0
Path slack     : 1073004p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6819
-------------------------------------   ---- 
End-of-path arrival time (ps)           6819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_bitclk_enable\/clock_0                   macrocell98         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\screen2:BUART:rx_bitclk_enable\/q  macrocell98    1250   1250  1071861  RISE       1
\screen2:BUART:rx_status_3\/main_3  macrocell102   5569   6819  1073004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_status_3\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \screen2:BUART:txn\/main_3
Capture Clock  : \screen2:BUART:txn\/clock_0
Path slack     : 1073150p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6673
-------------------------------------   ---- 
End-of-path arrival time (ps)           6673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sTX:TxShifter:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\screen2:BUART:sTX:TxShifter:u0\/so_comb  datapathcell9   4370   4370  1073150  RISE       1
\screen2:BUART:txn\/main_3                macrocell88     2303   6673  1073150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:txn\/clock_0                                macrocell88         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \screen:BUART:txn\/main_3
Capture Clock  : \screen:BUART:txn\/clock_0
Path slack     : 1073211p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6612
-------------------------------------   ---- 
End-of-path arrival time (ps)           6612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:TxShifter:u0\/clock                      datapathcell14      0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\screen:BUART:sTX:TxShifter:u0\/so_comb  datapathcell14   4370   4370  1073211  RISE       1
\screen:BUART:txn\/main_3                macrocell109     2242   6612  1073211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:txn\/clock_0                                 macrocell109        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_1\/q
Path End       : \screen:BUART:tx_state_2\/main_0
Capture Clock  : \screen:BUART:tx_state_2\/clock_0
Path slack     : 1073459p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6365
-------------------------------------   ---- 
End-of-path arrival time (ps)           6365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell110        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_1\/q       macrocell110   1250   1250  1065194  RISE       1
\screen:BUART:tx_state_2\/main_0  macrocell112   5115   6365  1073459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_2\/clock_0                          macrocell112        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_1\/q
Path End       : \screen:BUART:tx_bitclk\/main_0
Capture Clock  : \screen:BUART:tx_bitclk\/clock_0
Path slack     : 1073459p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6365
-------------------------------------   ---- 
End-of-path arrival time (ps)           6365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell110        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_1\/q      macrocell110   1250   1250  1065194  RISE       1
\screen:BUART:tx_bitclk\/main_0  macrocell113   5115   6365  1073459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_bitclk\/clock_0                           macrocell113        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_state_1\/q
Path End       : \screen2:BUART:txn\/main_1
Capture Clock  : \screen2:BUART:txn\/clock_0
Path slack     : 1073604p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6219
-------------------------------------   ---- 
End-of-path arrival time (ps)           6219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_1\/clock_0                         macrocell89         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_state_1\/q  macrocell89   1250   1250  1065836  RISE       1
\screen2:BUART:txn\/main_1    macrocell88   4969   6219  1073604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:txn\/clock_0                                macrocell88         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_ctrl_mark_last\/q
Path End       : \screen2:BUART:rx_state_0\/main_1
Capture Clock  : \screen2:BUART:rx_state_0\/clock_0
Path slack     : 1073835p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5988
-------------------------------------   ---- 
End-of-path arrival time (ps)           5988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_ctrl_mark_last\/clock_0                  macrocell93         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_ctrl_mark_last\/q  macrocell93   1250   1250  1066348  RISE       1
\screen2:BUART:rx_state_0\/main_1    macrocell94   4738   5988  1073835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_ctrl_mark_last\/q
Path End       : \screen2:BUART:rx_load_fifo\/main_0
Capture Clock  : \screen2:BUART:rx_load_fifo\/clock_0
Path slack     : 1073835p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5988
-------------------------------------   ---- 
End-of-path arrival time (ps)           5988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_ctrl_mark_last\/clock_0                  macrocell93         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_ctrl_mark_last\/q  macrocell93   1250   1250  1066348  RISE       1
\screen2:BUART:rx_load_fifo\/main_0  macrocell95   4738   5988  1073835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_load_fifo\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_ctrl_mark_last\/q
Path End       : \screen2:BUART:rx_state_3\/main_0
Capture Clock  : \screen2:BUART:rx_state_3\/clock_0
Path slack     : 1073835p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5988
-------------------------------------   ---- 
End-of-path arrival time (ps)           5988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_ctrl_mark_last\/clock_0                  macrocell93         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_ctrl_mark_last\/q  macrocell93   1250   1250  1066348  RISE       1
\screen2:BUART:rx_state_3\/main_0    macrocell96   4738   5988  1073835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_3\/clock_0                         macrocell96         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_ctrl_mark_last\/q
Path End       : \screen2:BUART:rx_status_3\/main_1
Capture Clock  : \screen2:BUART:rx_status_3\/clock_0
Path slack     : 1073835p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5988
-------------------------------------   ---- 
End-of-path arrival time (ps)           5988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_ctrl_mark_last\/clock_0                  macrocell93         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\screen2:BUART:tx_ctrl_mark_last\/q  macrocell93    1250   1250  1066348  RISE       1
\screen2:BUART:rx_status_3\/main_1   macrocell102   4738   5988  1073835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_status_3\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_ctrl_mark_last\/q
Path End       : \screen2:BUART:rx_state_2\/main_1
Capture Clock  : \screen2:BUART:rx_state_2\/clock_0
Path slack     : 1073859p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5964
-------------------------------------   ---- 
End-of-path arrival time (ps)           5964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_ctrl_mark_last\/clock_0                  macrocell93         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_ctrl_mark_last\/q  macrocell93   1250   1250  1066348  RISE       1
\screen2:BUART:rx_state_2\/main_1    macrocell97   4714   5964  1073859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_2\/clock_0                         macrocell97         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_ctrl_mark_last\/q
Path End       : \screen2:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \screen2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073859p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5964
-------------------------------------   ---- 
End-of-path arrival time (ps)           5964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_ctrl_mark_last\/clock_0                  macrocell93         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_ctrl_mark_last\/q        macrocell93   1250   1250  1066348  RISE       1
\screen2:BUART:rx_state_stop1_reg\/main_0  macrocell99   4714   5964  1073859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_stop1_reg\/clock_0                 macrocell99         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_2
Path End       : \screen:BUART:pollcount_1\/main_0
Capture Clock  : \screen:BUART:pollcount_1\/clock_0
Path slack     : 1074040p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5783
-------------------------------------   ---- 
End-of-path arrival time (ps)           5783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1074040  RISE       1
\screen:BUART:pollcount_1\/main_0        macrocell121   3843   5783  1074040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:pollcount_1\/clock_0                         macrocell121        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_2
Path End       : \screen:BUART:pollcount_0\/main_0
Capture Clock  : \screen:BUART:pollcount_0\/clock_0
Path slack     : 1074040p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5783
-------------------------------------   ---- 
End-of-path arrival time (ps)           5783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1074040  RISE       1
\screen:BUART:pollcount_0\/main_0        macrocell122   3843   5783  1074040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:pollcount_0\/clock_0                         macrocell122        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_1
Path End       : \screen:BUART:pollcount_1\/main_1
Capture Clock  : \screen:BUART:pollcount_1\/clock_0
Path slack     : 1074064p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5759
-------------------------------------   ---- 
End-of-path arrival time (ps)           5759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1074064  RISE       1
\screen:BUART:pollcount_1\/main_1        macrocell121   3819   5759  1074064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:pollcount_1\/clock_0                         macrocell121        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_1
Path End       : \screen:BUART:pollcount_0\/main_1
Capture Clock  : \screen:BUART:pollcount_0\/clock_0
Path slack     : 1074064p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5759
-------------------------------------   ---- 
End-of-path arrival time (ps)           5759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1074064  RISE       1
\screen:BUART:pollcount_0\/main_1        macrocell122   3819   5759  1074064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:pollcount_0\/clock_0                         macrocell122        0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_1/main_4
Capture Clock  : MODIN9_1/clock_0
Path slack     : 1074087p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5736
-------------------------------------   ---- 
End-of-path arrival time (ps)           5736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell101        0      0  RISE       1

Data path
pin name         model name    delay     AT    slack  edge  Fanout
---------------  ------------  -----  -----  -------  ----  ------
MODIN9_0/q       macrocell101   1250   1250  1068412  RISE       1
MODIN9_1/main_4  macrocell100   4486   5736  1074087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell100        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_0/main_3
Capture Clock  : MODIN9_0/clock_0
Path slack     : 1074087p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5736
-------------------------------------   ---- 
End-of-path arrival time (ps)           5736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell101        0      0  RISE       1

Data path
pin name         model name    delay     AT    slack  edge  Fanout
---------------  ------------  -----  -----  -------  ----  ------
MODIN9_0/q       macrocell101   1250   1250  1068412  RISE       1
MODIN9_0/main_3  macrocell101   4486   5736  1074087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell101        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_ctrl_mark_last\/q
Path End       : \screen:BUART:rx_state_3\/main_0
Capture Clock  : \screen:BUART:rx_state_3\/clock_0
Path slack     : 1074131p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5693
-------------------------------------   ---- 
End-of-path arrival time (ps)           5693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_ctrl_mark_last\/clock_0                   macrocell114        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_ctrl_mark_last\/q  macrocell114   1250   1250  1066619  RISE       1
\screen:BUART:rx_state_3\/main_0    macrocell117   4443   5693  1074131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell117        0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_ctrl_mark_last\/q
Path End       : \screen:BUART:rx_state_2\/main_0
Capture Clock  : \screen:BUART:rx_state_2\/clock_0
Path slack     : 1074131p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5693
-------------------------------------   ---- 
End-of-path arrival time (ps)           5693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_ctrl_mark_last\/clock_0                   macrocell114        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_ctrl_mark_last\/q  macrocell114   1250   1250  1066619  RISE       1
\screen:BUART:rx_state_2\/main_0    macrocell118   4443   5693  1074131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_state_1\/q
Path End       : \screen2:BUART:tx_state_1\/main_0
Capture Clock  : \screen2:BUART:tx_state_1\/clock_0
Path slack     : 1074173p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5651
-------------------------------------   ---- 
End-of-path arrival time (ps)           5651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_1\/clock_0                         macrocell89         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_state_1\/q       macrocell89   1250   1250  1065836  RISE       1
\screen2:BUART:tx_state_1\/main_0  macrocell89   4401   5651  1074173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_1\/clock_0                         macrocell89         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_state_1\/q
Path End       : \screen2:BUART:tx_state_2\/main_0
Capture Clock  : \screen2:BUART:tx_state_2\/clock_0
Path slack     : 1074173p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5651
-------------------------------------   ---- 
End-of-path arrival time (ps)           5651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_1\/clock_0                         macrocell89         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_state_1\/q       macrocell89   1250   1250  1065836  RISE       1
\screen2:BUART:tx_state_2\/main_0  macrocell91   4401   5651  1074173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_2\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_bitclk_enable\/q
Path End       : \screen2:BUART:rx_state_2\/main_3
Capture Clock  : \screen2:BUART:rx_state_2\/clock_0
Path slack     : 1074383p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5441
-------------------------------------   ---- 
End-of-path arrival time (ps)           5441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_bitclk_enable\/clock_0                   macrocell98         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:rx_bitclk_enable\/q  macrocell98   1250   1250  1071861  RISE       1
\screen2:BUART:rx_state_2\/main_3   macrocell97   4191   5441  1074383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_2\/clock_0                         macrocell97         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_0\/q
Path End       : \screen:BUART:rx_state_0\/main_1
Capture Clock  : \screen:BUART:rx_state_0\/clock_0
Path slack     : 1074387p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5436
-------------------------------------   ---- 
End-of-path arrival time (ps)           5436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell115        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_0\/q       macrocell115   1250   1250  1066929  RISE       1
\screen:BUART:rx_state_0\/main_1  macrocell115   4186   5436  1074387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell115        0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_0\/q
Path End       : \screen:BUART:rx_load_fifo\/main_1
Capture Clock  : \screen:BUART:rx_load_fifo\/clock_0
Path slack     : 1074387p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5436
-------------------------------------   ---- 
End-of-path arrival time (ps)           5436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell115        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_0\/q         macrocell115   1250   1250  1066929  RISE       1
\screen:BUART:rx_load_fifo\/main_1  macrocell116   4186   5436  1074387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_load_fifo\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_0\/q
Path End       : \screen:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \screen:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074387p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5436
-------------------------------------   ---- 
End-of-path arrival time (ps)           5436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell115        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_0\/q               macrocell115   1250   1250  1066929  RISE       1
\screen:BUART:rx_state_stop1_reg\/main_1  macrocell120   4186   5436  1074387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_stop1_reg\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_0\/q
Path End       : \screen:BUART:rx_status_3\/main_1
Capture Clock  : \screen:BUART:rx_status_3\/clock_0
Path slack     : 1074387p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5436
-------------------------------------   ---- 
End-of-path arrival time (ps)           5436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell115        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_0\/q        macrocell115   1250   1250  1066929  RISE       1
\screen:BUART:rx_status_3\/main_1  macrocell123   4186   5436  1074387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_status_3\/clock_0                         macrocell123        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_0\/q
Path End       : \screen:BUART:rx_state_3\/main_1
Capture Clock  : \screen:BUART:rx_state_3\/clock_0
Path slack     : 1074441p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5382
-------------------------------------   ---- 
End-of-path arrival time (ps)           5382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell115        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_0\/q       macrocell115   1250   1250  1066929  RISE       1
\screen:BUART:rx_state_3\/main_1  macrocell117   4132   5382  1074441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell117        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_0\/q
Path End       : \screen:BUART:rx_state_2\/main_1
Capture Clock  : \screen:BUART:rx_state_2\/clock_0
Path slack     : 1074441p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5382
-------------------------------------   ---- 
End-of-path arrival time (ps)           5382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell115        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_0\/q       macrocell115   1250   1250  1066929  RISE       1
\screen:BUART:rx_state_2\/main_1  macrocell118   4132   5382  1074441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_6
Path End       : \screen:BUART:rx_state_0\/main_5
Capture Clock  : \screen:BUART:rx_state_0\/clock_0
Path slack     : 1074625p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5199
-------------------------------------   ---- 
End-of-path arrival time (ps)           5199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1074625  RISE       1
\screen:BUART:rx_state_0\/main_5         macrocell115   3259   5199  1074625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell115        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_6
Path End       : \screen:BUART:rx_load_fifo\/main_5
Capture Clock  : \screen:BUART:rx_load_fifo\/clock_0
Path slack     : 1074625p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5199
-------------------------------------   ---- 
End-of-path arrival time (ps)           5199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1074625  RISE       1
\screen:BUART:rx_load_fifo\/main_5       macrocell116   3259   5199  1074625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_load_fifo\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_4
Path End       : \screen:BUART:rx_state_0\/main_7
Capture Clock  : \screen:BUART:rx_state_0\/clock_0
Path slack     : 1074652p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5172
-------------------------------------   ---- 
End-of-path arrival time (ps)           5172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1074652  RISE       1
\screen:BUART:rx_state_0\/main_7         macrocell115   3232   5172  1074652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell115        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_4
Path End       : \screen:BUART:rx_load_fifo\/main_7
Capture Clock  : \screen:BUART:rx_load_fifo\/clock_0
Path slack     : 1074652p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5172
-------------------------------------   ---- 
End-of-path arrival time (ps)           5172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1074652  RISE       1
\screen:BUART:rx_load_fifo\/main_7       macrocell116   3232   5172  1074652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_load_fifo\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_5
Path End       : \screen:BUART:rx_state_0\/main_6
Capture Clock  : \screen:BUART:rx_state_0\/clock_0
Path slack     : 1074652p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5171
-------------------------------------   ---- 
End-of-path arrival time (ps)           5171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1074652  RISE       1
\screen:BUART:rx_state_0\/main_6         macrocell115   3231   5171  1074652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell115        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_5
Path End       : \screen:BUART:rx_load_fifo\/main_6
Capture Clock  : \screen:BUART:rx_load_fifo\/clock_0
Path slack     : 1074652p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5171
-------------------------------------   ---- 
End-of-path arrival time (ps)           5171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1074652  RISE       1
\screen:BUART:rx_load_fifo\/main_6       macrocell116   3231   5171  1074652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_load_fifo\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : \screen2:BUART:rx_state_0\/main_7
Capture Clock  : \screen2:BUART:rx_state_0\/clock_0
Path slack     : 1074680p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5143
-------------------------------------   ---- 
End-of-path arrival time (ps)           5143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell101        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
MODIN9_0/q                         macrocell101   1250   1250  1068412  RISE       1
\screen2:BUART:rx_state_0\/main_7  macrocell94    3893   5143  1074680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : \screen2:BUART:rx_status_3\/main_7
Capture Clock  : \screen2:BUART:rx_status_3\/clock_0
Path slack     : 1074680p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5143
-------------------------------------   ---- 
End-of-path arrival time (ps)           5143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell101        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
MODIN9_0/q                          macrocell101   1250   1250  1068412  RISE       1
\screen2:BUART:rx_status_3\/main_7  macrocell102   3893   5143  1074680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_status_3\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_2
Path End       : \screen:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \screen:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074931p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4892
-------------------------------------   ---- 
End-of-path arrival time (ps)           4892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1074040  RISE       1
\screen:BUART:rx_bitclk_enable\/main_0   macrocell119   2952   4892  1074931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_bitclk_enable\/clock_0                    macrocell119        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sRX:RxBitCounter\/count_0
Path End       : \screen2:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \screen2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074944p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1074944  RISE       1
\screen2:BUART:rx_bitclk_enable\/main_2   macrocell98   2939   4879  1074944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_bitclk_enable\/clock_0                   macrocell98         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sRX:RxBitCounter\/count_1
Path End       : \screen2:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \screen2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074948p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4875
-------------------------------------   ---- 
End-of-path arrival time (ps)           4875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074948  RISE       1
\screen2:BUART:rx_bitclk_enable\/main_1   macrocell98   2935   4875  1074948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_bitclk_enable\/clock_0                   macrocell98         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_1/main_2
Capture Clock  : MODIN9_1/clock_0
Path slack     : 1074948p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4875
-------------------------------------   ---- 
End-of-path arrival time (ps)           4875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\screen2:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1074948  RISE       1
MODIN9_1/main_2                           macrocell100   2935   4875  1074948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell100        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_0/main_2
Capture Clock  : MODIN9_0/clock_0
Path slack     : 1074948p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4875
-------------------------------------   ---- 
End-of-path arrival time (ps)           4875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\screen2:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1074948  RISE       1
MODIN9_0/main_2                           macrocell101   2935   4875  1074948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell101        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sRX:RxBitCounter\/count_2
Path End       : \screen2:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \screen2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074949p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074949  RISE       1
\screen2:BUART:rx_bitclk_enable\/main_0   macrocell98   2934   4874  1074949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_bitclk_enable\/clock_0                   macrocell98         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_1/main_1
Capture Clock  : MODIN9_1/clock_0
Path slack     : 1074949p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\screen2:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1074949  RISE       1
MODIN9_1/main_1                           macrocell100   2934   4874  1074949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell100        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_0/main_1
Capture Clock  : MODIN9_0/clock_0
Path slack     : 1074949p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\screen2:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1074949  RISE       1
MODIN9_0/main_1                           macrocell101   2934   4874  1074949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell101        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_0
Path End       : \screen:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \screen:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074949p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  1074949  RISE       1
\screen:BUART:rx_bitclk_enable\/main_2   macrocell119   2934   4874  1074949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_bitclk_enable\/clock_0                    macrocell119        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_1
Path End       : \screen:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \screen:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074953p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1074064  RISE       1
\screen:BUART:rx_bitclk_enable\/main_1   macrocell119   2930   4870  1074953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_bitclk_enable\/clock_0                    macrocell119        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_last\/q
Path End       : \screen:BUART:rx_state_2\/main_9
Capture Clock  : \screen:BUART:rx_state_2\/clock_0
Path slack     : 1074968p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4856
-------------------------------------   ---- 
End-of-path arrival time (ps)           4856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_last\/clock_0                             macrocell124        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_last\/q          macrocell124   1250   1250  1074968  RISE       1
\screen:BUART:rx_state_2\/main_9  macrocell118   3606   4856  1074968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : \screen2:BUART:rx_state_0\/main_6
Capture Clock  : \screen2:BUART:rx_state_0\/clock_0
Path slack     : 1074992p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell100        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
MODIN9_1/q                         macrocell100   1250   1250  1069399  RISE       1
\screen2:BUART:rx_state_0\/main_6  macrocell94    3582   4832  1074992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : \screen2:BUART:rx_status_3\/main_6
Capture Clock  : \screen2:BUART:rx_status_3\/clock_0
Path slack     : 1074992p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell100        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
MODIN9_1/q                          macrocell100   1250   1250  1069399  RISE       1
\screen2:BUART:rx_status_3\/main_6  macrocell102   3582   4832  1074992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_status_3\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_1\/q
Path End       : \screen:BUART:txn\/main_1
Capture Clock  : \screen:BUART:txn\/clock_0
Path slack     : 1074995p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4828
-------------------------------------   ---- 
End-of-path arrival time (ps)           4828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell110        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_1\/q  macrocell110   1250   1250  1065194  RISE       1
\screen:BUART:txn\/main_1    macrocell109   3578   4828  1074995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:txn\/clock_0                                 macrocell109        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_1\/q
Path End       : \screen:BUART:tx_state_1\/main_0
Capture Clock  : \screen:BUART:tx_state_1\/clock_0
Path slack     : 1074995p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4828
-------------------------------------   ---- 
End-of-path arrival time (ps)           4828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell110        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_1\/q       macrocell110   1250   1250  1065194  RISE       1
\screen:BUART:tx_state_1\/main_0  macrocell110   3578   4828  1074995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell110        0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_ctrl_mark_last\/q
Path End       : \screen:BUART:rx_state_0\/main_0
Capture Clock  : \screen:BUART:rx_state_0\/clock_0
Path slack     : 1075059p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_ctrl_mark_last\/clock_0                   macrocell114        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_ctrl_mark_last\/q  macrocell114   1250   1250  1066619  RISE       1
\screen:BUART:rx_state_0\/main_0    macrocell115   3514   4764  1075059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell115        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_ctrl_mark_last\/q
Path End       : \screen:BUART:rx_load_fifo\/main_0
Capture Clock  : \screen:BUART:rx_load_fifo\/clock_0
Path slack     : 1075059p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_ctrl_mark_last\/clock_0                   macrocell114        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_ctrl_mark_last\/q  macrocell114   1250   1250  1066619  RISE       1
\screen:BUART:rx_load_fifo\/main_0  macrocell116   3514   4764  1075059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_load_fifo\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_ctrl_mark_last\/q
Path End       : \screen:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \screen:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075059p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_ctrl_mark_last\/clock_0                   macrocell114        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_ctrl_mark_last\/q        macrocell114   1250   1250  1066619  RISE       1
\screen:BUART:rx_state_stop1_reg\/main_0  macrocell120   3514   4764  1075059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_stop1_reg\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_ctrl_mark_last\/q
Path End       : \screen:BUART:rx_status_3\/main_0
Capture Clock  : \screen:BUART:rx_status_3\/clock_0
Path slack     : 1075059p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_ctrl_mark_last\/clock_0                   macrocell114        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_ctrl_mark_last\/q  macrocell114   1250   1250  1066619  RISE       1
\screen:BUART:rx_status_3\/main_0   macrocell123   3514   4764  1075059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_status_3\/clock_0                         macrocell123        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sRX:RxBitCounter\/count_6
Path End       : \screen2:BUART:rx_state_2\/main_7
Capture Clock  : \screen2:BUART:rx_state_2\/clock_0
Path slack     : 1075061p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075061  RISE       1
\screen2:BUART:rx_state_2\/main_7         macrocell97   2822   4762  1075061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_2\/clock_0                         macrocell97         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sRX:RxBitCounter\/count_5
Path End       : \screen2:BUART:rx_state_2\/main_8
Capture Clock  : \screen2:BUART:rx_state_2\/clock_0
Path slack     : 1075062p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075062  RISE       1
\screen2:BUART:rx_state_2\/main_8         macrocell97   2821   4761  1075062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_2\/clock_0                         macrocell97         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sRX:RxBitCounter\/count_4
Path End       : \screen2:BUART:rx_state_2\/main_9
Capture Clock  : \screen2:BUART:rx_state_2\/clock_0
Path slack     : 1075081p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075081  RISE       1
\screen2:BUART:rx_state_2\/main_9         macrocell97   2802   4742  1075081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_2\/clock_0                         macrocell97         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sRX:RxBitCounter\/count_4
Path End       : \screen2:BUART:rx_state_0\/main_10
Capture Clock  : \screen2:BUART:rx_state_0\/clock_0
Path slack     : 1075083p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075081  RISE       1
\screen2:BUART:rx_state_0\/main_10        macrocell94   2800   4740  1075083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sRX:RxBitCounter\/count_4
Path End       : \screen2:BUART:rx_load_fifo\/main_7
Capture Clock  : \screen2:BUART:rx_load_fifo\/clock_0
Path slack     : 1075083p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075081  RISE       1
\screen2:BUART:rx_load_fifo\/main_7       macrocell95   2800   4740  1075083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_load_fifo\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sRX:RxBitCounter\/count_4
Path End       : \screen2:BUART:rx_state_3\/main_7
Capture Clock  : \screen2:BUART:rx_state_3\/clock_0
Path slack     : 1075083p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075081  RISE       1
\screen2:BUART:rx_state_3\/main_7         macrocell96   2800   4740  1075083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_3\/clock_0                         macrocell96         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sRX:RxBitCounter\/count_5
Path End       : \screen2:BUART:rx_state_0\/main_9
Capture Clock  : \screen2:BUART:rx_state_0\/clock_0
Path slack     : 1075097p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075062  RISE       1
\screen2:BUART:rx_state_0\/main_9         macrocell94   2786   4726  1075097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sRX:RxBitCounter\/count_5
Path End       : \screen2:BUART:rx_load_fifo\/main_6
Capture Clock  : \screen2:BUART:rx_load_fifo\/clock_0
Path slack     : 1075097p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075062  RISE       1
\screen2:BUART:rx_load_fifo\/main_6       macrocell95   2786   4726  1075097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_load_fifo\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sRX:RxBitCounter\/count_5
Path End       : \screen2:BUART:rx_state_3\/main_6
Capture Clock  : \screen2:BUART:rx_state_3\/clock_0
Path slack     : 1075097p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075062  RISE       1
\screen2:BUART:rx_state_3\/main_6         macrocell96   2786   4726  1075097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_3\/clock_0                         macrocell96         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sRX:RxBitCounter\/count_6
Path End       : \screen2:BUART:rx_state_0\/main_8
Capture Clock  : \screen2:BUART:rx_state_0\/clock_0
Path slack     : 1075101p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075061  RISE       1
\screen2:BUART:rx_state_0\/main_8         macrocell94   2782   4722  1075101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sRX:RxBitCounter\/count_6
Path End       : \screen2:BUART:rx_load_fifo\/main_5
Capture Clock  : \screen2:BUART:rx_load_fifo\/clock_0
Path slack     : 1075101p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075061  RISE       1
\screen2:BUART:rx_load_fifo\/main_5       macrocell95   2782   4722  1075101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_load_fifo\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sRX:RxBitCounter\/count_6
Path End       : \screen2:BUART:rx_state_3\/main_5
Capture Clock  : \screen2:BUART:rx_state_3\/clock_0
Path slack     : 1075101p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075061  RISE       1
\screen2:BUART:rx_state_3\/main_5         macrocell96   2782   4722  1075101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_3\/clock_0                         macrocell96         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_state_1\/q
Path End       : \screen2:BUART:tx_state_0\/main_0
Capture Clock  : \screen2:BUART:tx_state_0\/clock_0
Path slack     : 1075121p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4703
-------------------------------------   ---- 
End-of-path arrival time (ps)           4703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_1\/clock_0                         macrocell89         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_state_1\/q       macrocell89   1250   1250  1065836  RISE       1
\screen2:BUART:tx_state_0\/main_0  macrocell90   3453   4703  1075121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_0\/clock_0                         macrocell90         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_state_1\/q
Path End       : \screen2:BUART:tx_bitclk\/main_0
Capture Clock  : \screen2:BUART:tx_bitclk\/clock_0
Path slack     : 1075121p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4703
-------------------------------------   ---- 
End-of-path arrival time (ps)           4703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_1\/clock_0                         macrocell89         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_state_1\/q      macrocell89   1250   1250  1065836  RISE       1
\screen2:BUART:tx_bitclk\/main_0  macrocell92   3453   4703  1075121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_bitclk\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_0\/q
Path End       : \screen:BUART:txn\/main_2
Capture Clock  : \screen:BUART:txn\/clock_0
Path slack     : 1075139p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4684
-------------------------------------   ---- 
End-of-path arrival time (ps)           4684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell111        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_0\/q  macrocell111   1250   1250  1067006  RISE       1
\screen:BUART:txn\/main_2    macrocell109   3434   4684  1075139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:txn\/clock_0                                 macrocell109        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_0\/q
Path End       : \screen:BUART:tx_state_1\/main_1
Capture Clock  : \screen:BUART:tx_state_1\/clock_0
Path slack     : 1075139p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4684
-------------------------------------   ---- 
End-of-path arrival time (ps)           4684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell111        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_0\/q       macrocell111   1250   1250  1067006  RISE       1
\screen:BUART:tx_state_1\/main_1  macrocell110   3434   4684  1075139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell110        0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_0\/q
Path End       : \screen:BUART:tx_state_0\/main_1
Capture Clock  : \screen:BUART:tx_state_0\/clock_0
Path slack     : 1075141p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4683
-------------------------------------   ---- 
End-of-path arrival time (ps)           4683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell111        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_0\/q       macrocell111   1250   1250  1067006  RISE       1
\screen:BUART:tx_state_0\/main_1  macrocell111   3433   4683  1075141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell111        0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_2\/q
Path End       : \screen:BUART:rx_state_0\/main_4
Capture Clock  : \screen:BUART:rx_state_0\/clock_0
Path slack     : 1075175p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell118        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_2\/q       macrocell118   1250   1250  1068445  RISE       1
\screen:BUART:rx_state_0\/main_4  macrocell115   3398   4648  1075175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell115        0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_2\/q
Path End       : \screen:BUART:rx_load_fifo\/main_4
Capture Clock  : \screen:BUART:rx_load_fifo\/clock_0
Path slack     : 1075175p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell118        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_2\/q         macrocell118   1250   1250  1068445  RISE       1
\screen:BUART:rx_load_fifo\/main_4  macrocell116   3398   4648  1075175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_load_fifo\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_2\/q
Path End       : \screen:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \screen:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075175p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell118        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_2\/q               macrocell118   1250   1250  1068445  RISE       1
\screen:BUART:rx_state_stop1_reg\/main_3  macrocell120   3398   4648  1075175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_stop1_reg\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_2\/q
Path End       : \screen:BUART:rx_status_3\/main_4
Capture Clock  : \screen:BUART:rx_status_3\/clock_0
Path slack     : 1075175p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell118        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_2\/q        macrocell118   1250   1250  1068445  RISE       1
\screen:BUART:rx_status_3\/main_4  macrocell123   3398   4648  1075175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_status_3\/clock_0                         macrocell123        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_state_0\/q
Path End       : \screen2:BUART:tx_state_1\/main_1
Capture Clock  : \screen2:BUART:tx_state_1\/clock_0
Path slack     : 1075199p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4624
-------------------------------------   ---- 
End-of-path arrival time (ps)           4624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_0\/clock_0                         macrocell90         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_state_0\/q       macrocell90   1250   1250  1066862  RISE       1
\screen2:BUART:tx_state_1\/main_1  macrocell89   3374   4624  1075199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_1\/clock_0                         macrocell89         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_state_0\/q
Path End       : \screen2:BUART:tx_state_2\/main_1
Capture Clock  : \screen2:BUART:tx_state_2\/clock_0
Path slack     : 1075199p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4624
-------------------------------------   ---- 
End-of-path arrival time (ps)           4624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_0\/clock_0                         macrocell90         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_state_0\/q       macrocell90   1250   1250  1066862  RISE       1
\screen2:BUART:tx_state_2\/main_1  macrocell91   3374   4624  1075199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_2\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_state_0\/q
Path End       : \screen2:BUART:tx_state_0\/main_1
Capture Clock  : \screen2:BUART:tx_state_0\/clock_0
Path slack     : 1075199p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4624
-------------------------------------   ---- 
End-of-path arrival time (ps)           4624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_0\/clock_0                         macrocell90         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_state_0\/q       macrocell90   1250   1250  1066862  RISE       1
\screen2:BUART:tx_state_0\/main_1  macrocell90   3374   4624  1075199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_0\/clock_0                         macrocell90         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_state_0\/q
Path End       : \screen2:BUART:tx_bitclk\/main_1
Capture Clock  : \screen2:BUART:tx_bitclk\/clock_0
Path slack     : 1075199p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4624
-------------------------------------   ---- 
End-of-path arrival time (ps)           4624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_0\/clock_0                         macrocell90         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_state_0\/q      macrocell90   1250   1250  1066862  RISE       1
\screen2:BUART:tx_bitclk\/main_1  macrocell92   3374   4624  1075199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_bitclk\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:pollcount_0\/q
Path End       : \screen:BUART:rx_state_0\/main_10
Capture Clock  : \screen:BUART:rx_state_0\/clock_0
Path slack     : 1075260p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:pollcount_0\/clock_0                         macrocell122        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:pollcount_0\/q       macrocell122   1250   1250  1069869  RISE       1
\screen:BUART:rx_state_0\/main_10  macrocell115   3313   4563  1075260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell115        0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:pollcount_0\/q
Path End       : \screen:BUART:rx_status_3\/main_7
Capture Clock  : \screen:BUART:rx_status_3\/clock_0
Path slack     : 1075260p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:pollcount_0\/clock_0                         macrocell122        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:pollcount_0\/q       macrocell122   1250   1250  1069869  RISE       1
\screen:BUART:rx_status_3\/main_7  macrocell123   3313   4563  1075260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_status_3\/clock_0                         macrocell123        0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_0\/q
Path End       : \screen:BUART:tx_state_2\/main_1
Capture Clock  : \screen:BUART:tx_state_2\/clock_0
Path slack     : 1075271p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell111        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_0\/q       macrocell111   1250   1250  1067006  RISE       1
\screen:BUART:tx_state_2\/main_1  macrocell112   3302   4552  1075271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_2\/clock_0                          macrocell112        0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_0\/q
Path End       : \screen:BUART:tx_bitclk\/main_1
Capture Clock  : \screen:BUART:tx_bitclk\/clock_0
Path slack     : 1075271p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell111        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_0\/q      macrocell111   1250   1250  1067006  RISE       1
\screen:BUART:tx_bitclk\/main_1  macrocell113   3302   4552  1075271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_bitclk\/clock_0                           macrocell113        0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_3\/q
Path End       : \screen:BUART:rx_state_0\/main_3
Capture Clock  : \screen:BUART:rx_state_0\/clock_0
Path slack     : 1075375p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4448
-------------------------------------   ---- 
End-of-path arrival time (ps)           4448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell117        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_3\/q       macrocell117   1250   1250  1068778  RISE       1
\screen:BUART:rx_state_0\/main_3  macrocell115   3198   4448  1075375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell115        0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_3\/q
Path End       : \screen:BUART:rx_load_fifo\/main_3
Capture Clock  : \screen:BUART:rx_load_fifo\/clock_0
Path slack     : 1075375p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4448
-------------------------------------   ---- 
End-of-path arrival time (ps)           4448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell117        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_3\/q         macrocell117   1250   1250  1068778  RISE       1
\screen:BUART:rx_load_fifo\/main_3  macrocell116   3198   4448  1075375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_load_fifo\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_3\/q
Path End       : \screen:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \screen:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075375p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4448
-------------------------------------   ---- 
End-of-path arrival time (ps)           4448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell117        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_3\/q               macrocell117   1250   1250  1068778  RISE       1
\screen:BUART:rx_state_stop1_reg\/main_2  macrocell120   3198   4448  1075375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_stop1_reg\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_3\/q
Path End       : \screen:BUART:rx_status_3\/main_3
Capture Clock  : \screen:BUART:rx_status_3\/clock_0
Path slack     : 1075375p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4448
-------------------------------------   ---- 
End-of-path arrival time (ps)           4448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell117        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_3\/q        macrocell117   1250   1250  1068778  RISE       1
\screen:BUART:rx_status_3\/main_3  macrocell123   3198   4448  1075375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_status_3\/clock_0                         macrocell123        0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:txn\/q
Path End       : \screen2:BUART:txn\/main_0
Capture Clock  : \screen2:BUART:txn\/clock_0
Path slack     : 1075395p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:txn\/clock_0                                macrocell88         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:txn\/q       macrocell88   1250   1250  1075395  RISE       1
\screen2:BUART:txn\/main_0  macrocell88   3179   4429  1075395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:txn\/clock_0                                macrocell88         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:pollcount_1\/q
Path End       : \screen:BUART:rx_state_0\/main_8
Capture Clock  : \screen:BUART:rx_state_0\/clock_0
Path slack     : 1075427p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4397
-------------------------------------   ---- 
End-of-path arrival time (ps)           4397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:pollcount_1\/clock_0                         macrocell121        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:pollcount_1\/q      macrocell121   1250   1250  1070167  RISE       1
\screen:BUART:rx_state_0\/main_8  macrocell115   3147   4397  1075427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell115        0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:pollcount_1\/q
Path End       : \screen:BUART:rx_status_3\/main_5
Capture Clock  : \screen:BUART:rx_status_3\/clock_0
Path slack     : 1075427p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4397
-------------------------------------   ---- 
End-of-path arrival time (ps)           4397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:pollcount_1\/clock_0                         macrocell121        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:pollcount_1\/q       macrocell121   1250   1250  1070167  RISE       1
\screen:BUART:rx_status_3\/main_5  macrocell123   3147   4397  1075427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_status_3\/clock_0                         macrocell123        0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_state_0\/q
Path End       : \screen2:BUART:txn\/main_2
Capture Clock  : \screen2:BUART:txn\/clock_0
Path slack     : 1075493p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4331
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_0\/clock_0                         macrocell90         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_state_0\/q  macrocell90   1250   1250  1066862  RISE       1
\screen2:BUART:txn\/main_2    macrocell88   3081   4331  1075493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:txn\/clock_0                                macrocell88         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_6
Path End       : \screen:BUART:rx_state_3\/main_5
Capture Clock  : \screen:BUART:rx_state_3\/clock_0
Path slack     : 1075546p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4278
-------------------------------------   ---- 
End-of-path arrival time (ps)           4278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1074625  RISE       1
\screen:BUART:rx_state_3\/main_5         macrocell117   2338   4278  1075546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell117        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_6
Path End       : \screen:BUART:rx_state_2\/main_5
Capture Clock  : \screen:BUART:rx_state_2\/clock_0
Path slack     : 1075546p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4278
-------------------------------------   ---- 
End-of-path arrival time (ps)           4278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1074625  RISE       1
\screen:BUART:rx_state_2\/main_5         macrocell118   2338   4278  1075546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \screen:BUART:tx_state_2\/main_2
Capture Clock  : \screen:BUART:tx_state_2\/clock_0
Path slack     : 1075556p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4267
-------------------------------------   ---- 
End-of-path arrival time (ps)           4267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell15      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell15    190    190  1067291  RISE       1
\screen:BUART:tx_state_2\/main_2               macrocell112     4077   4267  1075556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_2\/clock_0                          macrocell112        0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \screen:BUART:tx_bitclk\/main_2
Capture Clock  : \screen:BUART:tx_bitclk\/clock_0
Path slack     : 1075556p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4267
-------------------------------------   ---- 
End-of-path arrival time (ps)           4267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell15      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell15    190    190  1067291  RISE       1
\screen:BUART:tx_bitclk\/main_2                macrocell113     4077   4267  1075556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_bitclk\/clock_0                           macrocell113        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_4
Path End       : \screen:BUART:rx_state_3\/main_7
Capture Clock  : \screen:BUART:rx_state_3\/clock_0
Path slack     : 1075569p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1074652  RISE       1
\screen:BUART:rx_state_3\/main_7         macrocell117   2314   4254  1075569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell117        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_4
Path End       : \screen:BUART:rx_state_2\/main_7
Capture Clock  : \screen:BUART:rx_state_2\/clock_0
Path slack     : 1075569p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1074652  RISE       1
\screen:BUART:rx_state_2\/main_7         macrocell118   2314   4254  1075569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_5
Path End       : \screen:BUART:rx_state_3\/main_6
Capture Clock  : \screen:BUART:rx_state_3\/clock_0
Path slack     : 1075570p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1074652  RISE       1
\screen:BUART:rx_state_3\/main_6         macrocell117   2313   4253  1075570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell117        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_5
Path End       : \screen:BUART:rx_state_2\/main_6
Capture Clock  : \screen:BUART:rx_state_2\/clock_0
Path slack     : 1075570p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1074652  RISE       1
\screen:BUART:rx_state_2\/main_6         macrocell118   2313   4253  1075570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_bitclk\/q
Path End       : \screen:BUART:tx_state_0\/main_5
Capture Clock  : \screen:BUART:tx_state_0\/clock_0
Path slack     : 1075579p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_bitclk\/clock_0                           macrocell113        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_bitclk\/q        macrocell113   1250   1250  1075579  RISE       1
\screen:BUART:tx_state_0\/main_5  macrocell111   2995   4245  1075579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell111        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_bitclk\/q
Path End       : \screen:BUART:txn\/main_6
Capture Clock  : \screen:BUART:txn\/clock_0
Path slack     : 1075581p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4243
-------------------------------------   ---- 
End-of-path arrival time (ps)           4243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_bitclk\/clock_0                           macrocell113        0      0  RISE       1

Data path
pin name                    model name    delay     AT    slack  edge  Fanout
--------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_bitclk\/q  macrocell113   1250   1250  1075579  RISE       1
\screen:BUART:txn\/main_6   macrocell109   2993   4243  1075581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:txn\/clock_0                                 macrocell109        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_bitclk\/q
Path End       : \screen:BUART:tx_state_1\/main_5
Capture Clock  : \screen:BUART:tx_state_1\/clock_0
Path slack     : 1075581p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4243
-------------------------------------   ---- 
End-of-path arrival time (ps)           4243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_bitclk\/clock_0                           macrocell113        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_bitclk\/q        macrocell113   1250   1250  1075579  RISE       1
\screen:BUART:tx_state_1\/main_5  macrocell110   2993   4243  1075581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell110        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_2\/q
Path End       : \screen:BUART:tx_state_0\/main_4
Capture Clock  : \screen:BUART:tx_state_0\/clock_0
Path slack     : 1075583p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4240
-------------------------------------   ---- 
End-of-path arrival time (ps)           4240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_2\/clock_0                          macrocell112        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_2\/q       macrocell112   1250   1250  1067471  RISE       1
\screen:BUART:tx_state_0\/main_4  macrocell111   2990   4240  1075583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell111        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_2\/q
Path End       : \screen:BUART:txn\/main_4
Capture Clock  : \screen:BUART:txn\/clock_0
Path slack     : 1075589p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4234
-------------------------------------   ---- 
End-of-path arrival time (ps)           4234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_2\/clock_0                          macrocell112        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_2\/q  macrocell112   1250   1250  1067471  RISE       1
\screen:BUART:txn\/main_4    macrocell109   2984   4234  1075589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:txn\/clock_0                                 macrocell109        0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_2\/q
Path End       : \screen:BUART:tx_state_1\/main_3
Capture Clock  : \screen:BUART:tx_state_1\/clock_0
Path slack     : 1075589p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4234
-------------------------------------   ---- 
End-of-path arrival time (ps)           4234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_2\/clock_0                          macrocell112        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_2\/q       macrocell112   1250   1250  1067471  RISE       1
\screen:BUART:tx_state_1\/main_3  macrocell110   2984   4234  1075589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell110        0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : MODIN9_1/main_3
Capture Clock  : MODIN9_1/clock_0
Path slack     : 1075628p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell100        0      0  RISE       1

Data path
pin name         model name    delay     AT    slack  edge  Fanout
---------------  ------------  -----  -----  -------  ----  ------
MODIN9_1/q       macrocell100   1250   1250  1069399  RISE       1
MODIN9_1/main_3  macrocell100   2946   4196  1075628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell100        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \screen2:BUART:tx_state_1\/main_2
Capture Clock  : \screen2:BUART:tx_state_1\/clock_0
Path slack     : 1075647p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  1067311  RISE       1
\screen2:BUART:tx_state_1\/main_2               macrocell89      3986   4176  1075647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_1\/clock_0                         macrocell89         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \screen2:BUART:tx_state_2\/main_2
Capture Clock  : \screen2:BUART:tx_state_2\/clock_0
Path slack     : 1075647p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  1067311  RISE       1
\screen2:BUART:tx_state_2\/main_2               macrocell91      3986   4176  1075647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_2\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_last\/q
Path End       : \screen2:BUART:rx_state_2\/main_6
Capture Clock  : \screen2:BUART:rx_state_2\/clock_0
Path slack     : 1075687p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           4136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_last\/clock_0                            macrocell103        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\screen2:BUART:rx_last\/q          macrocell103   1250   1250  1075687  RISE       1
\screen2:BUART:rx_state_2\/main_6  macrocell97    2886   4136  1075687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_2\/clock_0                         macrocell97         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_state_2\/q
Path End       : \screen2:BUART:tx_state_0\/main_4
Capture Clock  : \screen2:BUART:tx_state_0\/clock_0
Path slack     : 1075687p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           4136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_2\/clock_0                         macrocell91         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_state_2\/q       macrocell91   1250   1250  1067354  RISE       1
\screen2:BUART:tx_state_0\/main_4  macrocell90   2886   4136  1075687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_0\/clock_0                         macrocell90         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_state_2\/q
Path End       : \screen2:BUART:tx_bitclk\/main_3
Capture Clock  : \screen2:BUART:tx_bitclk\/clock_0
Path slack     : 1075687p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           4136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_2\/clock_0                         macrocell91         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_state_2\/q      macrocell91   1250   1250  1067354  RISE       1
\screen2:BUART:tx_bitclk\/main_3  macrocell92   2886   4136  1075687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_bitclk\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_state_2\/q
Path End       : \screen2:BUART:txn\/main_4
Capture Clock  : \screen2:BUART:txn\/clock_0
Path slack     : 1075690p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4134
-------------------------------------   ---- 
End-of-path arrival time (ps)           4134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_2\/clock_0                         macrocell91         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_state_2\/q  macrocell91   1250   1250  1067354  RISE       1
\screen2:BUART:txn\/main_4    macrocell88   2884   4134  1075690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:txn\/clock_0                                macrocell88         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_state_2\/q
Path End       : \screen2:BUART:tx_state_1\/main_3
Capture Clock  : \screen2:BUART:tx_state_1\/clock_0
Path slack     : 1075691p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4133
-------------------------------------   ---- 
End-of-path arrival time (ps)           4133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_2\/clock_0                         macrocell91         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_state_2\/q       macrocell91   1250   1250  1067354  RISE       1
\screen2:BUART:tx_state_1\/main_3  macrocell89   2883   4133  1075691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_1\/clock_0                         macrocell89         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_state_2\/q
Path End       : \screen2:BUART:tx_state_2\/main_3
Capture Clock  : \screen2:BUART:tx_state_2\/clock_0
Path slack     : 1075691p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4133
-------------------------------------   ---- 
End-of-path arrival time (ps)           4133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_2\/clock_0                         macrocell91         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_state_2\/q       macrocell91   1250   1250  1067354  RISE       1
\screen2:BUART:tx_state_2\/main_3  macrocell91   2883   4133  1075691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_2\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_bitclk\/q
Path End       : \screen2:BUART:txn\/main_6
Capture Clock  : \screen2:BUART:txn\/clock_0
Path slack     : 1075698p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4125
-------------------------------------   ---- 
End-of-path arrival time (ps)           4125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_bitclk\/clock_0                          macrocell92         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_bitclk\/q  macrocell92   1250   1250  1075698  RISE       1
\screen2:BUART:txn\/main_6   macrocell88   2875   4125  1075698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:txn\/clock_0                                macrocell88         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_bitclk\/q
Path End       : \screen2:BUART:tx_state_1\/main_5
Capture Clock  : \screen2:BUART:tx_state_1\/clock_0
Path slack     : 1075699p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4125
-------------------------------------   ---- 
End-of-path arrival time (ps)           4125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_bitclk\/clock_0                          macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_bitclk\/q        macrocell92   1250   1250  1075698  RISE       1
\screen2:BUART:tx_state_1\/main_5  macrocell89   2875   4125  1075699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_1\/clock_0                         macrocell89         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_bitclk\/q
Path End       : \screen2:BUART:tx_state_2\/main_5
Capture Clock  : \screen2:BUART:tx_state_2\/clock_0
Path slack     : 1075699p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4125
-------------------------------------   ---- 
End-of-path arrival time (ps)           4125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_bitclk\/clock_0                          macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_bitclk\/q        macrocell92   1250   1250  1075698  RISE       1
\screen2:BUART:tx_state_2\/main_5  macrocell91   2875   4125  1075699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_2\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_bitclk\/q
Path End       : \screen2:BUART:tx_state_0\/main_5
Capture Clock  : \screen2:BUART:tx_state_0\/clock_0
Path slack     : 1075702p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4121
-------------------------------------   ---- 
End-of-path arrival time (ps)           4121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_bitclk\/clock_0                          macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_bitclk\/q        macrocell92   1250   1250  1075698  RISE       1
\screen2:BUART:tx_state_0\/main_5  macrocell90   2871   4121  1075702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_0\/clock_0                         macrocell90         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_bitclk\/q
Path End       : \screen:BUART:tx_state_2\/main_5
Capture Clock  : \screen:BUART:tx_state_2\/clock_0
Path slack     : 1075716p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4108
-------------------------------------   ---- 
End-of-path arrival time (ps)           4108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_bitclk\/clock_0                           macrocell113        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_bitclk\/q        macrocell113   1250   1250  1075579  RISE       1
\screen:BUART:tx_state_2\/main_5  macrocell112   2858   4108  1075716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_2\/clock_0                          macrocell112        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_2\/q
Path End       : \screen:BUART:tx_state_2\/main_3
Capture Clock  : \screen:BUART:tx_state_2\/clock_0
Path slack     : 1075736p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4087
-------------------------------------   ---- 
End-of-path arrival time (ps)           4087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_2\/clock_0                          macrocell112        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_2\/q       macrocell112   1250   1250  1067471  RISE       1
\screen:BUART:tx_state_2\/main_3  macrocell112   2837   4087  1075736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_2\/clock_0                          macrocell112        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_2\/q
Path End       : \screen:BUART:tx_bitclk\/main_3
Capture Clock  : \screen:BUART:tx_bitclk\/clock_0
Path slack     : 1075736p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4087
-------------------------------------   ---- 
End-of-path arrival time (ps)           4087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_2\/clock_0                          macrocell112        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_2\/q      macrocell112   1250   1250  1067471  RISE       1
\screen:BUART:tx_bitclk\/main_3  macrocell113   2837   4087  1075736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_bitclk\/clock_0                           macrocell113        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_state_2\/q
Path End       : \screen2:BUART:rx_state_0\/main_5
Capture Clock  : \screen2:BUART:rx_state_0\/clock_0
Path slack     : 1075763p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_2\/clock_0                         macrocell97         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:rx_state_2\/q       macrocell97   1250   1250  1068271  RISE       1
\screen2:BUART:rx_state_0\/main_5  macrocell94   2810   4060  1075763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_state_2\/q
Path End       : \screen2:BUART:rx_load_fifo\/main_4
Capture Clock  : \screen2:BUART:rx_load_fifo\/clock_0
Path slack     : 1075763p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_2\/clock_0                         macrocell97         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:rx_state_2\/q         macrocell97   1250   1250  1068271  RISE       1
\screen2:BUART:rx_load_fifo\/main_4  macrocell95   2810   4060  1075763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_load_fifo\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_state_2\/q
Path End       : \screen2:BUART:rx_state_3\/main_4
Capture Clock  : \screen2:BUART:rx_state_3\/clock_0
Path slack     : 1075763p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_2\/clock_0                         macrocell97         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:rx_state_2\/q       macrocell97   1250   1250  1068271  RISE       1
\screen2:BUART:rx_state_3\/main_4  macrocell96   2810   4060  1075763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_3\/clock_0                         macrocell96         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_state_2\/q
Path End       : \screen2:BUART:rx_status_3\/main_5
Capture Clock  : \screen2:BUART:rx_status_3\/clock_0
Path slack     : 1075763p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_2\/clock_0                         macrocell97         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\screen2:BUART:rx_state_2\/q        macrocell97    1250   1250  1068271  RISE       1
\screen2:BUART:rx_status_3\/main_5  macrocell102   2810   4060  1075763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_status_3\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_state_2\/q
Path End       : \screen2:BUART:rx_state_2\/main_5
Capture Clock  : \screen2:BUART:rx_state_2\/clock_0
Path slack     : 1075783p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_2\/clock_0                         macrocell97         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:rx_state_2\/q       macrocell97   1250   1250  1068271  RISE       1
\screen2:BUART:rx_state_2\/main_5  macrocell97   2790   4040  1075783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_2\/clock_0                         macrocell97         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_state_2\/q
Path End       : \screen2:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \screen2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075783p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_2\/clock_0                         macrocell97         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:rx_state_2\/q               macrocell97   1250   1250  1068271  RISE       1
\screen2:BUART:rx_state_stop1_reg\/main_3  macrocell99   2790   4040  1075783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_stop1_reg\/clock_0                 macrocell99         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \screen:BUART:tx_state_0\/main_2
Capture Clock  : \screen:BUART:tx_state_0\/clock_0
Path slack     : 1075953p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell15      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell15    190    190  1067291  RISE       1
\screen:BUART:tx_state_0\/main_2               macrocell111     3680   3870  1075953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell111        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_2\/q
Path End       : \screen:BUART:rx_state_3\/main_4
Capture Clock  : \screen:BUART:rx_state_3\/clock_0
Path slack     : 1075957p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell118        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_2\/q       macrocell118   1250   1250  1068445  RISE       1
\screen:BUART:rx_state_3\/main_4  macrocell117   2617   3867  1075957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell117        0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_2\/q
Path End       : \screen:BUART:rx_state_2\/main_4
Capture Clock  : \screen:BUART:rx_state_2\/clock_0
Path slack     : 1075957p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell118        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_2\/q       macrocell118   1250   1250  1068445  RISE       1
\screen:BUART:rx_state_2\/main_4  macrocell118   2617   3867  1075957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \screen:BUART:tx_state_1\/main_2
Capture Clock  : \screen:BUART:tx_state_1\/clock_0
Path slack     : 1075961p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell15      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell15    190    190  1067291  RISE       1
\screen:BUART:tx_state_1\/main_2               macrocell110     3672   3862  1075961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell110        0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:pollcount_0\/q
Path End       : \screen:BUART:pollcount_1\/main_4
Capture Clock  : \screen:BUART:pollcount_1\/clock_0
Path slack     : 1076042p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:pollcount_0\/clock_0                         macrocell122        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:pollcount_0\/q       macrocell122   1250   1250  1069869  RISE       1
\screen:BUART:pollcount_1\/main_4  macrocell121   2531   3781  1076042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:pollcount_1\/clock_0                         macrocell121        0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:pollcount_0\/q
Path End       : \screen:BUART:pollcount_0\/main_3
Capture Clock  : \screen:BUART:pollcount_0\/clock_0
Path slack     : 1076042p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:pollcount_0\/clock_0                         macrocell122        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:pollcount_0\/q       macrocell122   1250   1250  1069869  RISE       1
\screen:BUART:pollcount_0\/main_3  macrocell122   2531   3781  1076042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:pollcount_0\/clock_0                         macrocell122        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_load_fifo\/q
Path End       : \screen:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \screen:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076177p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3130
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_load_fifo\/clock_0                        macrocell116        0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\screen:BUART:rx_load_fifo\/q            macrocell116     1250   1250  1073145  RISE       1
\screen:BUART:sRX:RxShifter:u0\/f0_load  datapathcell16   2776   4026  1076177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxShifter:u0\/clock                      datapathcell16      0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \screen2:BUART:tx_state_0\/main_2
Capture Clock  : \screen2:BUART:tx_state_0\/clock_0
Path slack     : 1076181p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3642
-------------------------------------   ---- 
End-of-path arrival time (ps)           3642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  1067311  RISE       1
\screen2:BUART:tx_state_0\/main_2               macrocell90      3452   3642  1076181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_0\/clock_0                         macrocell90         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \screen2:BUART:tx_bitclk\/main_2
Capture Clock  : \screen2:BUART:tx_bitclk\/clock_0
Path slack     : 1076181p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3642
-------------------------------------   ---- 
End-of-path arrival time (ps)           3642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  1067311  RISE       1
\screen2:BUART:tx_bitclk\/main_2                macrocell92      3452   3642  1076181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_bitclk\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_3\/q
Path End       : \screen:BUART:rx_state_3\/main_3
Capture Clock  : \screen:BUART:rx_state_3\/clock_0
Path slack     : 1076290p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell117        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_3\/q       macrocell117   1250   1250  1068778  RISE       1
\screen:BUART:rx_state_3\/main_3  macrocell117   2284   3534  1076290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell117        0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_3\/q
Path End       : \screen:BUART:rx_state_2\/main_3
Capture Clock  : \screen:BUART:rx_state_2\/clock_0
Path slack     : 1076290p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell117        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_3\/q       macrocell117   1250   1250  1068778  RISE       1
\screen:BUART:rx_state_2\/main_3  macrocell118   2284   3534  1076290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:txn\/q
Path End       : \screen:BUART:txn\/main_0
Capture Clock  : \screen:BUART:txn\/clock_0
Path slack     : 1076332p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3492
-------------------------------------   ---- 
End-of-path arrival time (ps)           3492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:txn\/clock_0                                 macrocell109        0      0  RISE       1

Data path
pin name                   model name    delay     AT    slack  edge  Fanout
-------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:txn\/q       macrocell109   1250   1250  1076332  RISE       1
\screen:BUART:txn\/main_0  macrocell109   2242   3492  1076332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:txn\/clock_0                                 macrocell109        0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:pollcount_1\/q
Path End       : \screen:BUART:pollcount_1\/main_2
Capture Clock  : \screen:BUART:pollcount_1\/clock_0
Path slack     : 1076341p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3483
-------------------------------------   ---- 
End-of-path arrival time (ps)           3483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:pollcount_1\/clock_0                         macrocell121        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:pollcount_1\/q       macrocell121   1250   1250  1070167  RISE       1
\screen:BUART:pollcount_1\/main_2  macrocell121   2233   3483  1076341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:pollcount_1\/clock_0                         macrocell121        0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_load_fifo\/q
Path End       : \screen2:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \screen2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076643p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3130
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_load_fifo\/clock_0                       macrocell95         0      0  RISE       1

Data path
pin name                                  model name      delay     AT    slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -------  ----  ------
\screen2:BUART:rx_load_fifo\/q            macrocell95      1250   1250  1068972  RISE       1
\screen2:BUART:sRX:RxShifter:u0\/f0_load  datapathcell11   2310   3560  1076643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxShifter:u0\/clock                     datapathcell11      0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \screen:BUART:txn\/main_5
Capture Clock  : \screen:BUART:txn\/clock_0
Path slack     : 1076925p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2899
-------------------------------------   ---- 
End-of-path arrival time (ps)           2899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell15      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell15    190    190  1076925  RISE       1
\screen:BUART:txn\/main_5                      macrocell109     2709   2899  1076925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:txn\/clock_0                                 macrocell109        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \screen:BUART:tx_state_1\/main_4
Capture Clock  : \screen:BUART:tx_state_1\/clock_0
Path slack     : 1076925p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2899
-------------------------------------   ---- 
End-of-path arrival time (ps)           2899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell15      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell15    190    190  1076925  RISE       1
\screen:BUART:tx_state_1\/main_4               macrocell110     2709   2899  1076925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell110        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \screen:BUART:tx_state_2\/main_4
Capture Clock  : \screen:BUART:tx_state_2\/clock_0
Path slack     : 1076945p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2878
-------------------------------------   ---- 
End-of-path arrival time (ps)           2878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell15      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell15    190    190  1076925  RISE       1
\screen:BUART:tx_state_2\/main_4               macrocell112     2688   2878  1076945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_2\/clock_0                          macrocell112        0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \screen2:BUART:txn\/main_5
Capture Clock  : \screen2:BUART:txn\/clock_0
Path slack     : 1077012p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2811
-------------------------------------   ---- 
End-of-path arrival time (ps)           2811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell10    190    190  1077012  RISE       1
\screen2:BUART:txn\/main_5                      macrocell88      2621   2811  1077012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:txn\/clock_0                                macrocell88         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \screen2:BUART:tx_state_1\/main_4
Capture Clock  : \screen2:BUART:tx_state_1\/clock_0
Path slack     : 1077022p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2802
-------------------------------------   ---- 
End-of-path arrival time (ps)           2802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell10    190    190  1077012  RISE       1
\screen2:BUART:tx_state_1\/main_4               macrocell89      2612   2802  1077022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_1\/clock_0                         macrocell89         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \screen2:BUART:tx_state_2\/main_4
Capture Clock  : \screen2:BUART:tx_state_2\/clock_0
Path slack     : 1077022p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2802
-------------------------------------   ---- 
End-of-path arrival time (ps)           2802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell10    190    190  1077012  RISE       1
\screen2:BUART:tx_state_2\/main_4               macrocell91      2612   2802  1077022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_2\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_status_3\/q
Path End       : \screen2:BUART:sRX:RxSts\/status_3
Capture Clock  : \screen2:BUART:sRX:RxSts\/clock
Path slack     : 1078677p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_status_3\/clock_0                        macrocell102        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\screen2:BUART:rx_status_3\/q       macrocell102   1250   1250  1078677  RISE       1
\screen2:BUART:sRX:RxSts\/status_3  statusicell7   2906   4156  1078677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxSts\/clock                            statusicell7        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_status_3\/q
Path End       : \screen:BUART:sRX:RxSts\/status_3
Capture Clock  : \screen:BUART:sRX:RxSts\/clock
Path slack     : 1079277p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_status_3\/clock_0                         macrocell123        0      0  RISE       1

Data path
pin name                           model name     delay     AT    slack  edge  Fanout
---------------------------------  -------------  -----  -----  -------  ----  ------
\screen:BUART:rx_status_3\/q       macrocell123    1250   1250  1079277  RISE       1
\screen:BUART:sRX:RxSts\/status_3  statusicell10   2306   3556  1079277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxSts\/clock                             statusicell10       0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_state_0\/q
Path End       : \MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13021581p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -6190
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13896
-------------------------------------   ----- 
End-of-path arrival time (ps)           13896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_state_0\/q                      macrocell45     1250   1250  13021581  RISE       1
\MEPSAN:BUART:counter_load_not\/main_1           macrocell3      7007   8257  13021581  RISE       1
\MEPSAN:BUART:counter_load_not\/q                macrocell3      3350  11607  13021581  RISE       1
\MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2289  13896  13021581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_0\/q
Path End       : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13024154p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11322
-------------------------------------   ----- 
End-of-path arrival time (ps)           11322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell106        0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_0\/q                      macrocell106     1250   1250  13024154  RISE       1
\PRINTER_A:BUART:counter_load_not\/main_1           macrocell31      4410   5660  13024154  RISE       1
\PRINTER_A:BUART:counter_load_not\/q                macrocell31      3350   9010  13024154  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell13   2313  11322  13024154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell13      0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_state_0\/q
Path End       : \PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13024177p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11300
-------------------------------------   ----- 
End-of-path arrival time (ps)           11300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_0\/clock_0                       macrocell85         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_state_0\/q                      macrocell85     1250   1250  13024177  RISE       1
\PRINTER_B:BUART:counter_load_not\/main_1           macrocell19     4406   5656  13024177  RISE       1
\PRINTER_B:BUART:counter_load_not\/q                macrocell19     3350   9006  13024177  RISE       1
\PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2294  11300  13024177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_ctrl_mark_last\/q
Path End       : \MEPSAN:BUART:sRX:RxBitCounter\/load
Capture Clock  : \MEPSAN:BUART:sRX:RxBitCounter\/clock
Path slack     : 13024848p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -5360
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11459
-------------------------------------   ----- 
End-of-path arrival time (ps)           11459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_ctrl_mark_last\/clock_0                   macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_ctrl_mark_last\/q     macrocell48   1250   1250  13024848  RISE       1
\MEPSAN:BUART:rx_counter_load\/main_0  macrocell6    4599   5849  13024848  RISE       1
\MEPSAN:BUART:rx_counter_load\/q       macrocell6    3350   9199  13024848  RISE       1
\MEPSAN:BUART:sRX:RxBitCounter\/load   count7cell    2260  11459  13024848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \PRINTER_B:BUART:sTX:TxSts\/status_0
Capture Clock  : \PRINTER_B:BUART:sTX:TxSts\/clock
Path slack     : 13025444p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15722
-------------------------------------   ----- 
End-of-path arrival time (ps)           15722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  13025444  RISE       1
\PRINTER_B:BUART:tx_status_0\/main_3                 macrocell20     3254   6834  13025444  RISE       1
\PRINTER_B:BUART:tx_status_0\/q                      macrocell20     3350  10184  13025444  RISE       1
\PRINTER_B:BUART:sTX:TxSts\/status_0                 statusicell5    5538  15722  13025444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:sTX:TxSts\/clock                          statusicell5        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \PRINTER_A:BUART:sTX:TxSts\/status_0
Capture Clock  : \PRINTER_A:BUART:sTX:TxSts\/clock
Path slack     : 13026862p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14305
-------------------------------------   ----- 
End-of-path arrival time (ps)           14305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:TxShifter:u0\/clock                   datapathcell12      0      0  RISE       1

Data path
pin name                                             model name      delay     AT     slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell12   3580   3580  13026862  RISE       1
\PRINTER_A:BUART:tx_status_0\/main_3                 macrocell32      4478   8058  13026862  RISE       1
\PRINTER_A:BUART:tx_status_0\/q                      macrocell32      3350  11408  13026862  RISE       1
\PRINTER_A:BUART:sTX:TxSts\/status_0                 statusicell8     2897  14305  13026862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:TxSts\/clock                          statusicell8        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_state_0\/q
Path End       : \MEPSAN:BUART:txn\/main_2
Capture Clock  : \MEPSAN:BUART:txn\/clock_0
Path slack     : 13027007p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11150
-------------------------------------   ----- 
End-of-path arrival time (ps)           11150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_state_0\/q  macrocell45   1250   1250  13021581  RISE       1
\MEPSAN:BUART:txn\/main_2    macrocell43   9900  11150  13027007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:txn\/clock_0                                 macrocell43         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \MEPSAN:BUART:sTX:TxSts\/status_0
Capture Clock  : \MEPSAN:BUART:sTX:TxSts\/clock
Path slack     : 13027555p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13612
-------------------------------------   ----- 
End-of-path arrival time (ps)           13612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13027555  RISE       1
\MEPSAN:BUART:tx_status_0\/main_3                 macrocell4      4386   7966  13027555  RISE       1
\MEPSAN:BUART:tx_status_0\/q                      macrocell4      3350  11316  13027555  RISE       1
\MEPSAN:BUART:sTX:TxSts\/status_0                 statusicell1    2296  13612  13027555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sTX:TxSts\/clock                             statusicell1        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \MEPSAN:BUART:sRX:RxSts\/status_4
Capture Clock  : \MEPSAN:BUART:sRX:RxSts\/clock
Path slack     : 13028010p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13157
-------------------------------------   ----- 
End-of-path arrival time (ps)           13157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  13028010  RISE       1
\MEPSAN:BUART:rx_status_4\/main_1                 macrocell8      2230   5810  13028010  RISE       1
\MEPSAN:BUART:rx_status_4\/q                      macrocell8      3350   9160  13028010  RISE       1
\MEPSAN:BUART:sRX:RxSts\/status_4                 statusicell2    3997  13157  13028010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_ctrl_mark_last\/q
Path End       : \MEPSAN:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \MEPSAN:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028104p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7553
-------------------------------------   ---- 
End-of-path arrival time (ps)           7553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_ctrl_mark_last\/clock_0                   macrocell48         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_ctrl_mark_last\/q         macrocell48     1250   1250  13024848  RISE       1
\MEPSAN:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   6303   7553  13028104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_0\/q
Path End       : \MEPSAN:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \MEPSAN:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028696p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6961
-------------------------------------   ---- 
End-of-path arrival time (ps)           6961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_0\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_0\/q                macrocell50     1250   1250  13025205  RISE       1
\MEPSAN:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   5711   6961  13028696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_state_1\/q
Path End       : \PRINTER_B:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \PRINTER_B:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13028789p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6868
-------------------------------------   ---- 
End-of-path arrival time (ps)           6868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_1\/clock_0                       macrocell84         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_state_1\/q                macrocell84     1250   1250  13025962  RISE       1
\PRINTER_B:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell7   5618   6868  13028789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_1\/q
Path End       : \PRINTER_A:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \PRINTER_A:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029494p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell105        0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_1\/q                macrocell105     1250   1250  13026265  RISE       1
\PRINTER_A:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell12   4913   6163  13029494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:TxShifter:u0\/clock                   datapathcell12      0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_state_1\/q
Path End       : \MEPSAN:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \MEPSAN:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029609p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6047
-------------------------------------   ---- 
End-of-path arrival time (ps)           6047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_1\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_state_1\/q                macrocell44     1250   1250  13025486  RISE       1
\MEPSAN:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4797   6047  13029609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_0\/q
Path End       : \PRINTER_A:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \PRINTER_A:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029891p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5766
-------------------------------------   ---- 
End-of-path arrival time (ps)           5766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell106        0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_0\/q                macrocell106     1250   1250  13024154  RISE       1
\PRINTER_A:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell12   4516   5766  13029891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:TxShifter:u0\/clock                   datapathcell12      0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_state_0\/q
Path End       : \MEPSAN:BUART:tx_state_1\/main_1
Capture Clock  : \MEPSAN:BUART:tx_state_1\/clock_0
Path slack     : 13029900p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8257
-------------------------------------   ---- 
End-of-path arrival time (ps)           8257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_state_0\/q       macrocell45   1250   1250  13021581  RISE       1
\MEPSAN:BUART:tx_state_1\/main_1  macrocell44   7007   8257  13029900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_1\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_state_0\/q
Path End       : \MEPSAN:BUART:tx_state_2\/main_1
Capture Clock  : \MEPSAN:BUART:tx_state_2\/clock_0
Path slack     : 13029900p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8257
-------------------------------------   ---- 
End-of-path arrival time (ps)           8257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_state_0\/q       macrocell45   1250   1250  13021581  RISE       1
\MEPSAN:BUART:tx_state_2\/main_1  macrocell46   7007   8257  13029900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_2\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_state_0\/q
Path End       : \MEPSAN:BUART:tx_parity_bit\/main_2
Capture Clock  : \MEPSAN:BUART:tx_parity_bit\/clock_0
Path slack     : 13029900p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8257
-------------------------------------   ---- 
End-of-path arrival time (ps)           8257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_state_0\/q          macrocell45   1250   1250  13021581  RISE       1
\MEPSAN:BUART:tx_parity_bit\/main_2  macrocell49   7007   8257  13029900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_parity_bit\/clock_0                       macrocell49         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MEPSAN:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \MEPSAN:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030020p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5637
-------------------------------------   ---- 
End-of-path arrival time (ps)           5637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13027356  RISE       1
\MEPSAN:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   5447   5637  13030020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PRINTER_B:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \PRINTER_B:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030054p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5603
-------------------------------------   ---- 
End-of-path arrival time (ps)           5603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  13027228  RISE       1
\PRINTER_B:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell7   5413   5603  13030054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \PRINTER_A:BUART:tx_state_0\/main_3
Capture Clock  : \PRINTER_A:BUART:tx_state_0\/clock_0
Path slack     : 13030099p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8058
-------------------------------------   ---- 
End-of-path arrival time (ps)           8058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:TxShifter:u0\/clock                   datapathcell12      0      0  RISE       1

Data path
pin name                                             model name      delay     AT     slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell12   3580   3580  13026862  RISE       1
\PRINTER_A:BUART:tx_state_0\/main_3                  macrocell106     4478   8058  13030099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell106        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \MEPSAN:BUART:txn\/main_3
Capture Clock  : \MEPSAN:BUART:txn\/clock_0
Path slack     : 13030145p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8011
-------------------------------------   ---- 
End-of-path arrival time (ps)           8011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  13030145  RISE       1
\MEPSAN:BUART:txn\/main_3                macrocell43     3641   8011  13030145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:txn\/clock_0                                 macrocell43         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \MEPSAN:BUART:tx_state_0\/main_3
Capture Clock  : \MEPSAN:BUART:tx_state_0\/clock_0
Path slack     : 13030191p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7966
-------------------------------------   ---- 
End-of-path arrival time (ps)           7966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13027555  RISE       1
\MEPSAN:BUART:tx_state_0\/main_3                  macrocell45     4386   7966  13030191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_bitclk\/q
Path End       : \MEPSAN:BUART:txn\/main_6
Capture Clock  : \MEPSAN:BUART:txn\/clock_0
Path slack     : 13030553p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7604
-------------------------------------   ---- 
End-of-path arrival time (ps)           7604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_bitclk\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_bitclk\/q  macrocell47   1250   1250  13030553  RISE       1
\MEPSAN:BUART:txn\/main_6   macrocell43   6354   7604  13030553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:txn\/clock_0                                 macrocell43         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_0\/q
Path End       : \MEPSAN:BUART:rx_state_2\/main_1
Capture Clock  : \MEPSAN:BUART:rx_state_2\/clock_0
Path slack     : 13030568p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7589
-------------------------------------   ---- 
End-of-path arrival time (ps)           7589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_0\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_0\/q       macrocell50   1250   1250  13025205  RISE       1
\MEPSAN:BUART:rx_state_2\/main_1  macrocell53   6339   7589  13030568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_2\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_0\/q
Path End       : \MEPSAN:BUART:rx_status_2\/main_1
Capture Clock  : \MEPSAN:BUART:rx_status_2\/clock_0
Path slack     : 13030568p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7589
-------------------------------------   ---- 
End-of-path arrival time (ps)           7589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_0\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_0\/q        macrocell50   1250   1250  13025205  RISE       1
\MEPSAN:BUART:rx_status_2\/main_1  macrocell58   6339   7589  13030568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_status_2\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_0\/q
Path End       : \MEPSAN:BUART:rx_parity_error_pre\/main_1
Capture Clock  : \MEPSAN:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13030568p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7589
-------------------------------------   ---- 
End-of-path arrival time (ps)           7589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_0\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_0\/q                macrocell50   1250   1250  13025205  RISE       1
\MEPSAN:BUART:rx_parity_error_pre\/main_1  macrocell60   6339   7589  13030568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_parity_error_pre\/clock_0                 macrocell60         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_ctrl_mark_last\/q
Path End       : \MEPSAN:BUART:rx_state_0\/main_0
Capture Clock  : \MEPSAN:BUART:rx_state_0\/clock_0
Path slack     : 13030589p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7567
-------------------------------------   ---- 
End-of-path arrival time (ps)           7567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_ctrl_mark_last\/clock_0                   macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  13024848  RISE       1
\MEPSAN:BUART:rx_state_0\/main_0    macrocell50   6317   7567  13030589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_0\/clock_0                          macrocell50         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_ctrl_mark_last\/q
Path End       : \MEPSAN:BUART:rx_state_3\/main_0
Capture Clock  : \MEPSAN:BUART:rx_state_3\/clock_0
Path slack     : 13030589p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7567
-------------------------------------   ---- 
End-of-path arrival time (ps)           7567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_ctrl_mark_last\/clock_0                   macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  13024848  RISE       1
\MEPSAN:BUART:rx_state_3\/main_0    macrocell52   6317   7567  13030589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_3\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_ctrl_mark_last\/q
Path End       : \MEPSAN:BUART:rx_status_3\/main_0
Capture Clock  : \MEPSAN:BUART:rx_status_3\/clock_0
Path slack     : 13030589p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7567
-------------------------------------   ---- 
End-of-path arrival time (ps)           7567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_ctrl_mark_last\/clock_0                   macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  13024848  RISE       1
\MEPSAN:BUART:rx_status_3\/main_0   macrocell59   6317   7567  13030589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_status_3\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_ctrl_mark_last\/q
Path End       : \MEPSAN:BUART:rx_parity_bit\/main_0
Capture Clock  : \MEPSAN:BUART:rx_parity_bit\/clock_0
Path slack     : 13030589p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7567
-------------------------------------   ---- 
End-of-path arrival time (ps)           7567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_ctrl_mark_last\/clock_0                   macrocell48         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_ctrl_mark_last\/q   macrocell48   1250   1250  13024848  RISE       1
\MEPSAN:BUART:rx_parity_bit\/main_0  macrocell62   6317   7567  13030589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_parity_bit\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \PRINTER_B:BUART:txn\/main_3
Capture Clock  : \PRINTER_B:BUART:txn\/clock_0
Path slack     : 13030866p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7291
-------------------------------------   ---- 
End-of-path arrival time (ps)           7291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:sTX:TxShifter:u0\/so_comb  datapathcell7   4370   4370  13030866  RISE       1
\PRINTER_B:BUART:txn\/main_3                macrocell83     2921   7291  13030866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:txn\/clock_0                              macrocell83         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_state_2\/q
Path End       : \MEPSAN:BUART:tx_state_0\/main_4
Capture Clock  : \MEPSAN:BUART:tx_state_0\/clock_0
Path slack     : 13031050p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7106
-------------------------------------   ---- 
End-of-path arrival time (ps)           7106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_2\/clock_0                          macrocell46         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_state_2\/q       macrocell46   1250   1250  13024952  RISE       1
\MEPSAN:BUART:tx_state_0\/main_4  macrocell45   5856   7106  13031050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_state_2\/q
Path End       : \MEPSAN:BUART:tx_bitclk\/main_3
Capture Clock  : \MEPSAN:BUART:tx_bitclk\/clock_0
Path slack     : 13031050p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7106
-------------------------------------   ---- 
End-of-path arrival time (ps)           7106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_2\/clock_0                          macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_state_2\/q      macrocell46   1250   1250  13024952  RISE       1
\MEPSAN:BUART:tx_bitclk\/main_3  macrocell47   5856   7106  13031050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_bitclk\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_bitclk\/q
Path End       : \MEPSAN:BUART:tx_state_1\/main_4
Capture Clock  : \MEPSAN:BUART:tx_state_1\/clock_0
Path slack     : 13031111p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7045
-------------------------------------   ---- 
End-of-path arrival time (ps)           7045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_bitclk\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_bitclk\/q        macrocell47   1250   1250  13030553  RISE       1
\MEPSAN:BUART:tx_state_1\/main_4  macrocell44   5795   7045  13031111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_1\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_bitclk\/q
Path End       : \MEPSAN:BUART:tx_state_2\/main_4
Capture Clock  : \MEPSAN:BUART:tx_state_2\/clock_0
Path slack     : 13031111p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7045
-------------------------------------   ---- 
End-of-path arrival time (ps)           7045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_bitclk\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_bitclk\/q        macrocell47   1250   1250  13030553  RISE       1
\MEPSAN:BUART:tx_state_2\/main_4  macrocell46   5795   7045  13031111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_2\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_bitclk\/q
Path End       : \MEPSAN:BUART:tx_parity_bit\/main_4
Capture Clock  : \MEPSAN:BUART:tx_parity_bit\/clock_0
Path slack     : 13031111p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7045
-------------------------------------   ---- 
End-of-path arrival time (ps)           7045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_bitclk\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_bitclk\/q           macrocell47   1250   1250  13030553  RISE       1
\MEPSAN:BUART:tx_parity_bit\/main_4  macrocell49   5795   7045  13031111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_parity_bit\/clock_0                       macrocell49         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_0\/q
Path End       : \MEPSAN:BUART:rx_state_0\/main_1
Capture Clock  : \MEPSAN:BUART:rx_state_0\/clock_0
Path slack     : 13031200p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6956
-------------------------------------   ---- 
End-of-path arrival time (ps)           6956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_0\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_0\/q       macrocell50   1250   1250  13025205  RISE       1
\MEPSAN:BUART:rx_state_0\/main_1  macrocell50   5706   6956  13031200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_0\/clock_0                          macrocell50         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_0\/q
Path End       : \MEPSAN:BUART:rx_state_3\/main_1
Capture Clock  : \MEPSAN:BUART:rx_state_3\/clock_0
Path slack     : 13031200p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6956
-------------------------------------   ---- 
End-of-path arrival time (ps)           6956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_0\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_0\/q       macrocell50   1250   1250  13025205  RISE       1
\MEPSAN:BUART:rx_state_3\/main_1  macrocell52   5706   6956  13031200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_3\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_0\/q
Path End       : \MEPSAN:BUART:rx_status_3\/main_1
Capture Clock  : \MEPSAN:BUART:rx_status_3\/clock_0
Path slack     : 13031200p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6956
-------------------------------------   ---- 
End-of-path arrival time (ps)           6956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_0\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_0\/q        macrocell50   1250   1250  13025205  RISE       1
\MEPSAN:BUART:rx_status_3\/main_1  macrocell59   5706   6956  13031200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_status_3\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_0\/q
Path End       : \MEPSAN:BUART:rx_parity_bit\/main_1
Capture Clock  : \MEPSAN:BUART:rx_parity_bit\/clock_0
Path slack     : 13031200p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6956
-------------------------------------   ---- 
End-of-path arrival time (ps)           6956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_0\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_0\/q          macrocell50   1250   1250  13025205  RISE       1
\MEPSAN:BUART:rx_parity_bit\/main_1  macrocell62   5706   6956  13031200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_parity_bit\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \PRINTER_B:BUART:tx_state_0\/main_3
Capture Clock  : \PRINTER_B:BUART:tx_state_0\/clock_0
Path slack     : 13031323p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6834
-------------------------------------   ---- 
End-of-path arrival time (ps)           6834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  13025444  RISE       1
\PRINTER_B:BUART:tx_state_0\/main_3                  macrocell85     3254   6834  13031323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_0\/clock_0                       macrocell85         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_bitclk_enable\/q
Path End       : \MEPSAN:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \MEPSAN:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031404p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_bitclk_enable\/clock_0                    macrocell54         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_bitclk_enable\/q          macrocell54     1250   1250  13031404  RISE       1
\MEPSAN:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3002   4252  13031404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \PRINTER_A:BUART:txn\/main_3
Capture Clock  : \PRINTER_A:BUART:txn\/clock_0
Path slack     : 13031492p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6665
-------------------------------------   ---- 
End-of-path arrival time (ps)           6665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:TxShifter:u0\/clock                   datapathcell12      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:sTX:TxShifter:u0\/so_comb  datapathcell12   4370   4370  13031492  RISE       1
\PRINTER_A:BUART:txn\/main_3                macrocell104     2295   6665  13031492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:txn\/clock_0                              macrocell104        0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_state_0\/q
Path End       : \MEPSAN:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \MEPSAN:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031813p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_state_0\/q                macrocell45     1250   1250  13021581  RISE       1
\MEPSAN:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   2594   3844  13031813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_state_0\/q
Path End       : \PRINTER_B:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \PRINTER_B:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031817p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_0\/clock_0                       macrocell85         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_state_0\/q                macrocell85     1250   1250  13024177  RISE       1
\PRINTER_B:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell7   2589   3839  13031817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_state_1\/q
Path End       : \PRINTER_B:BUART:tx_state_0\/main_0
Capture Clock  : \PRINTER_B:BUART:tx_state_0\/clock_0
Path slack     : 13031841p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6316
-------------------------------------   ---- 
End-of-path arrival time (ps)           6316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_1\/clock_0                       macrocell84         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_state_1\/q       macrocell84   1250   1250  13025962  RISE       1
\PRINTER_B:BUART:tx_state_0\/main_0  macrocell85   5066   6316  13031841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_0\/clock_0                       macrocell85         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_state_1\/q
Path End       : \PRINTER_B:BUART:tx_bitclk\/main_0
Capture Clock  : \PRINTER_B:BUART:tx_bitclk\/clock_0
Path slack     : 13031841p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6316
-------------------------------------   ---- 
End-of-path arrival time (ps)           6316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_1\/clock_0                       macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_state_1\/q      macrocell84   1250   1250  13025962  RISE       1
\PRINTER_B:BUART:tx_bitclk\/main_0  macrocell87   5066   6316  13031841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_bitclk\/clock_0                        macrocell87         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PRINTER_A:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \PRINTER_A:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13032076p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3580
-------------------------------------   ---- 
End-of-path arrival time (ps)           3580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell13      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell13    190    190  13027314  RISE       1
\PRINTER_A:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell12   3390   3580  13032076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:TxShifter:u0\/clock                   datapathcell12      0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_state_1\/q
Path End       : \MEPSAN:BUART:tx_state_0\/main_0
Capture Clock  : \MEPSAN:BUART:tx_state_0\/clock_0
Path slack     : 13032107p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6050
-------------------------------------   ---- 
End-of-path arrival time (ps)           6050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_1\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_state_1\/q       macrocell44   1250   1250  13025486  RISE       1
\MEPSAN:BUART:tx_state_0\/main_0  macrocell45   4800   6050  13032107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_state_1\/q
Path End       : \MEPSAN:BUART:tx_bitclk\/main_0
Capture Clock  : \MEPSAN:BUART:tx_bitclk\/clock_0
Path slack     : 13032107p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6050
-------------------------------------   ---- 
End-of-path arrival time (ps)           6050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_1\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_state_1\/q      macrocell44   1250   1250  13025486  RISE       1
\MEPSAN:BUART:tx_bitclk\/main_0  macrocell47   4800   6050  13032107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_bitclk\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_2\/q
Path End       : \MEPSAN:BUART:rx_state_0\/main_5
Capture Clock  : \MEPSAN:BUART:rx_state_0\/clock_0
Path slack     : 13032124p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6032
-------------------------------------   ---- 
End-of-path arrival time (ps)           6032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_2\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_2\/q       macrocell53   1250   1250  13025181  RISE       1
\MEPSAN:BUART:rx_state_0\/main_5  macrocell50   4782   6032  13032124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_0\/clock_0                          macrocell50         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_2\/q
Path End       : \MEPSAN:BUART:rx_state_3\/main_4
Capture Clock  : \MEPSAN:BUART:rx_state_3\/clock_0
Path slack     : 13032124p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6032
-------------------------------------   ---- 
End-of-path arrival time (ps)           6032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_2\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_2\/q       macrocell53   1250   1250  13025181  RISE       1
\MEPSAN:BUART:rx_state_3\/main_4  macrocell52   4782   6032  13032124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_3\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_2\/q
Path End       : \MEPSAN:BUART:rx_status_3\/main_5
Capture Clock  : \MEPSAN:BUART:rx_status_3\/clock_0
Path slack     : 13032124p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6032
-------------------------------------   ---- 
End-of-path arrival time (ps)           6032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_2\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_2\/q        macrocell53   1250   1250  13025181  RISE       1
\MEPSAN:BUART:rx_status_3\/main_5  macrocell59   4782   6032  13032124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_status_3\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_2\/q
Path End       : \MEPSAN:BUART:rx_parity_bit\/main_5
Capture Clock  : \MEPSAN:BUART:rx_parity_bit\/clock_0
Path slack     : 13032124p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6032
-------------------------------------   ---- 
End-of-path arrival time (ps)           6032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_2\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_2\/q          macrocell53   1250   1250  13025181  RISE       1
\MEPSAN:BUART:rx_parity_bit\/main_5  macrocell62   4782   6032  13032124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_parity_bit\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_ctrl_mark_last\/q
Path End       : \MEPSAN:BUART:rx_load_fifo\/main_0
Capture Clock  : \MEPSAN:BUART:rx_load_fifo\/clock_0
Path slack     : 13032308p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5849
-------------------------------------   ---- 
End-of-path arrival time (ps)           5849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_ctrl_mark_last\/clock_0                   macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  13024848  RISE       1
\MEPSAN:BUART:rx_load_fifo\/main_0  macrocell51   4599   5849  13032308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_load_fifo\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_ctrl_mark_last\/q
Path End       : \MEPSAN:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \MEPSAN:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032308p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5849
-------------------------------------   ---- 
End-of-path arrival time (ps)           5849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_ctrl_mark_last\/clock_0                   macrocell48         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_ctrl_mark_last\/q        macrocell48   1250   1250  13024848  RISE       1
\MEPSAN:BUART:rx_state_stop1_reg\/main_0  macrocell55   4599   5849  13032308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_stop1_reg\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_0\/q
Path End       : \PRINTER_A:BUART:tx_state_1\/main_1
Capture Clock  : \PRINTER_A:BUART:tx_state_1\/clock_0
Path slack     : 13032497p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5660
-------------------------------------   ---- 
End-of-path arrival time (ps)           5660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell106        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_0\/q       macrocell106   1250   1250  13024154  RISE       1
\PRINTER_A:BUART:tx_state_1\/main_1  macrocell105   4410   5660  13032497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell105        0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_0\/q
Path End       : \PRINTER_A:BUART:tx_state_2\/main_1
Capture Clock  : \PRINTER_A:BUART:tx_state_2\/clock_0
Path slack     : 13032497p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5660
-------------------------------------   ---- 
End-of-path arrival time (ps)           5660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell106        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_0\/q       macrocell106   1250   1250  13024154  RISE       1
\PRINTER_A:BUART:tx_state_2\/main_1  macrocell107   4410   5660  13032497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_2\/clock_0                       macrocell107        0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_state_0\/q
Path End       : \PRINTER_B:BUART:tx_state_1\/main_1
Capture Clock  : \PRINTER_B:BUART:tx_state_1\/clock_0
Path slack     : 13032501p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5656
-------------------------------------   ---- 
End-of-path arrival time (ps)           5656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_0\/clock_0                       macrocell85         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_state_0\/q       macrocell85   1250   1250  13024177  RISE       1
\PRINTER_B:BUART:tx_state_1\/main_1  macrocell84   4406   5656  13032501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_1\/clock_0                       macrocell84         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_state_0\/q
Path End       : \PRINTER_B:BUART:tx_state_2\/main_1
Capture Clock  : \PRINTER_B:BUART:tx_state_2\/clock_0
Path slack     : 13032501p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5656
-------------------------------------   ---- 
End-of-path arrival time (ps)           5656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_0\/clock_0                       macrocell85         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_state_0\/q       macrocell85   1250   1250  13024177  RISE       1
\PRINTER_B:BUART:tx_state_2\/main_1  macrocell86   4406   5656  13032501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_2\/clock_0                       macrocell86         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_1\/q
Path End       : \PRINTER_A:BUART:tx_state_0\/main_0
Capture Clock  : \PRINTER_A:BUART:tx_state_0\/clock_0
Path slack     : 13032558p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5599
-------------------------------------   ---- 
End-of-path arrival time (ps)           5599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell105        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_1\/q       macrocell105   1250   1250  13026265  RISE       1
\PRINTER_A:BUART:tx_state_0\/main_0  macrocell106   4349   5599  13032558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell106        0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_1\/q
Path End       : \PRINTER_A:BUART:tx_bitclk\/main_0
Capture Clock  : \PRINTER_A:BUART:tx_bitclk\/clock_0
Path slack     : 13032558p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5599
-------------------------------------   ---- 
End-of-path arrival time (ps)           5599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell105        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_1\/q      macrocell105   1250   1250  13026265  RISE       1
\PRINTER_A:BUART:tx_bitclk\/main_0  macrocell108   4349   5599  13032558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_bitclk\/clock_0                        macrocell108        0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_2\/q
Path End       : \MEPSAN:BUART:rx_load_fifo\/main_4
Capture Clock  : \MEPSAN:BUART:rx_load_fifo\/clock_0
Path slack     : 13032641p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5516
-------------------------------------   ---- 
End-of-path arrival time (ps)           5516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_2\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_2\/q         macrocell53   1250   1250  13025181  RISE       1
\MEPSAN:BUART:rx_load_fifo\/main_4  macrocell51   4266   5516  13032641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_load_fifo\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_2\/q
Path End       : \MEPSAN:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \MEPSAN:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032641p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5516
-------------------------------------   ---- 
End-of-path arrival time (ps)           5516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_2\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_2\/q               macrocell53   1250   1250  13025181  RISE       1
\MEPSAN:BUART:rx_state_stop1_reg\/main_3  macrocell55   4266   5516  13032641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_stop1_reg\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_0\/q
Path End       : \MEPSAN:BUART:rx_load_fifo\/main_1
Capture Clock  : \MEPSAN:BUART:rx_load_fifo\/clock_0
Path slack     : 13032665p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5491
-------------------------------------   ---- 
End-of-path arrival time (ps)           5491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_0\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_0\/q         macrocell50   1250   1250  13025205  RISE       1
\MEPSAN:BUART:rx_load_fifo\/main_1  macrocell51   4241   5491  13032665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_load_fifo\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_0\/q
Path End       : \MEPSAN:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \MEPSAN:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032665p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5491
-------------------------------------   ---- 
End-of-path arrival time (ps)           5491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_0\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_0\/q               macrocell50   1250   1250  13025205  RISE       1
\MEPSAN:BUART:rx_state_stop1_reg\/main_1  macrocell55   4241   5491  13032665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_stop1_reg\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_last\/q
Path End       : \MEPSAN:BUART:rx_state_2\/main_6
Capture Clock  : \MEPSAN:BUART:rx_state_2\/clock_0
Path slack     : 13032689p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5468
-------------------------------------   ---- 
End-of-path arrival time (ps)           5468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_last\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_last\/q          macrocell61   1250   1250  13032689  RISE       1
\MEPSAN:BUART:rx_state_2\/main_6  macrocell53   4218   5468  13032689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_2\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_state_2\/q
Path End       : \MEPSAN:BUART:txn\/main_4
Capture Clock  : \MEPSAN:BUART:txn\/clock_0
Path slack     : 13032715p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5442
-------------------------------------   ---- 
End-of-path arrival time (ps)           5442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_2\/clock_0                          macrocell46         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_state_2\/q  macrocell46   1250   1250  13024952  RISE       1
\MEPSAN:BUART:txn\/main_4    macrocell43   4192   5442  13032715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:txn\/clock_0                                 macrocell43         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_parity_bit\/q
Path End       : \MEPSAN:BUART:tx_parity_bit\/main_5
Capture Clock  : \MEPSAN:BUART:tx_parity_bit\/clock_0
Path slack     : 13032721p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5435
-------------------------------------   ---- 
End-of-path arrival time (ps)           5435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_parity_bit\/clock_0                       macrocell49         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_parity_bit\/q       macrocell49   1250   1250  13032721  RISE       1
\MEPSAN:BUART:tx_parity_bit\/main_5  macrocell49   4185   5435  13032721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_parity_bit\/clock_0                       macrocell49         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_bitclk\/q
Path End       : \MEPSAN:BUART:tx_state_0\/main_6
Capture Clock  : \MEPSAN:BUART:tx_state_0\/clock_0
Path slack     : 13032724p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5432
-------------------------------------   ---- 
End-of-path arrival time (ps)           5432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_bitclk\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_bitclk\/q        macrocell47   1250   1250  13030553  RISE       1
\MEPSAN:BUART:tx_state_0\/main_6  macrocell45   4182   5432  13032724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_state_2\/q
Path End       : \PRINTER_B:BUART:tx_state_0\/main_4
Capture Clock  : \PRINTER_B:BUART:tx_state_0\/clock_0
Path slack     : 13032767p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5390
-------------------------------------   ---- 
End-of-path arrival time (ps)           5390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_2\/clock_0                       macrocell86         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_state_2\/q       macrocell86   1250   1250  13026273  RISE       1
\PRINTER_B:BUART:tx_state_0\/main_4  macrocell85   4140   5390  13032767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_0\/clock_0                       macrocell85         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_state_2\/q
Path End       : \PRINTER_B:BUART:tx_bitclk\/main_3
Capture Clock  : \PRINTER_B:BUART:tx_bitclk\/clock_0
Path slack     : 13032767p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5390
-------------------------------------   ---- 
End-of-path arrival time (ps)           5390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_2\/clock_0                       macrocell86         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_state_2\/q      macrocell86   1250   1250  13026273  RISE       1
\PRINTER_B:BUART:tx_bitclk\/main_3  macrocell87   4140   5390  13032767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_bitclk\/clock_0                        macrocell87         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_bitclk\/q
Path End       : \PRINTER_B:BUART:tx_state_1\/main_5
Capture Clock  : \PRINTER_B:BUART:tx_state_1\/clock_0
Path slack     : 13032777p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5380
-------------------------------------   ---- 
End-of-path arrival time (ps)           5380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_bitclk\/clock_0                        macrocell87         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_bitclk\/q        macrocell87   1250   1250  13032777  RISE       1
\PRINTER_B:BUART:tx_state_1\/main_5  macrocell84   4130   5380  13032777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_1\/clock_0                       macrocell84         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_bitclk\/q
Path End       : \PRINTER_B:BUART:tx_state_2\/main_5
Capture Clock  : \PRINTER_B:BUART:tx_state_2\/clock_0
Path slack     : 13032777p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5380
-------------------------------------   ---- 
End-of-path arrival time (ps)           5380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_bitclk\/clock_0                        macrocell87         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_bitclk\/q        macrocell87   1250   1250  13032777  RISE       1
\PRINTER_B:BUART:tx_state_2\/main_5  macrocell86   4130   5380  13032777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_2\/clock_0                       macrocell86         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_0\/q
Path End       : \PRINTER_A:BUART:tx_state_0\/main_1
Capture Clock  : \PRINTER_A:BUART:tx_state_0\/clock_0
Path slack     : 13032960p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5196
-------------------------------------   ---- 
End-of-path arrival time (ps)           5196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell106        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_0\/q       macrocell106   1250   1250  13024154  RISE       1
\PRINTER_A:BUART:tx_state_0\/main_1  macrocell106   3946   5196  13032960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell106        0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_0\/q
Path End       : \PRINTER_A:BUART:tx_bitclk\/main_1
Capture Clock  : \PRINTER_A:BUART:tx_bitclk\/clock_0
Path slack     : 13032960p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5196
-------------------------------------   ---- 
End-of-path arrival time (ps)           5196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell106        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_0\/q      macrocell106   1250   1250  13024154  RISE       1
\PRINTER_A:BUART:tx_bitclk\/main_1  macrocell108   3946   5196  13032960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_bitclk\/clock_0                        macrocell108        0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_1\/q
Path End       : \PRINTER_A:BUART:txn\/main_1
Capture Clock  : \PRINTER_A:BUART:txn\/clock_0
Path slack     : 13032998p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5159
-------------------------------------   ---- 
End-of-path arrival time (ps)           5159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell105        0      0  RISE       1

Data path
pin name                        model name    delay     AT     slack  edge  Fanout
------------------------------  ------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_1\/q  macrocell105   1250   1250  13026265  RISE       1
\PRINTER_A:BUART:txn\/main_1    macrocell104   3909   5159  13032998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:txn\/clock_0                              macrocell104        0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_bitclk_enable\/q
Path End       : \MEPSAN:BUART:rx_state_2\/main_2
Capture Clock  : \MEPSAN:BUART:rx_state_2\/clock_0
Path slack     : 13033004p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5153
-------------------------------------   ---- 
End-of-path arrival time (ps)           5153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_bitclk_enable\/clock_0                    macrocell54         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_bitclk_enable\/q  macrocell54   1250   1250  13031404  RISE       1
\MEPSAN:BUART:rx_state_2\/main_2   macrocell53   3903   5153  13033004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_2\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_bitclk_enable\/q
Path End       : \MEPSAN:BUART:rx_status_2\/main_2
Capture Clock  : \MEPSAN:BUART:rx_status_2\/clock_0
Path slack     : 13033004p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5153
-------------------------------------   ---- 
End-of-path arrival time (ps)           5153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_bitclk_enable\/clock_0                    macrocell54         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_bitclk_enable\/q  macrocell54   1250   1250  13031404  RISE       1
\MEPSAN:BUART:rx_status_2\/main_2  macrocell58   3903   5153  13033004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_status_2\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_bitclk_enable\/q
Path End       : \MEPSAN:BUART:rx_parity_error_pre\/main_2
Capture Clock  : \MEPSAN:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13033004p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5153
-------------------------------------   ---- 
End-of-path arrival time (ps)           5153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_bitclk_enable\/clock_0                    macrocell54         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_bitclk_enable\/q          macrocell54   1250   1250  13031404  RISE       1
\MEPSAN:BUART:rx_parity_error_pre\/main_2  macrocell60   3903   5153  13033004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_parity_error_pre\/clock_0                 macrocell60         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MEPSAN:BUART:tx_state_0\/main_2
Capture Clock  : \MEPSAN:BUART:tx_state_0\/clock_0
Path slack     : 13033084p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5073
-------------------------------------   ---- 
End-of-path arrival time (ps)           5073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13027356  RISE       1
\MEPSAN:BUART:tx_state_0\/main_2               macrocell45     4883   5073  13033084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MEPSAN:BUART:tx_bitclk\/main_2
Capture Clock  : \MEPSAN:BUART:tx_bitclk\/clock_0
Path slack     : 13033084p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5073
-------------------------------------   ---- 
End-of-path arrival time (ps)           5073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13027356  RISE       1
\MEPSAN:BUART:tx_bitclk\/main_2                macrocell47     4883   5073  13033084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_bitclk\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PRINTER_B:BUART:tx_state_0\/main_2
Capture Clock  : \PRINTER_B:BUART:tx_state_0\/clock_0
Path slack     : 13033106p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5051
-------------------------------------   ---- 
End-of-path arrival time (ps)           5051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  13027228  RISE       1
\PRINTER_B:BUART:tx_state_0\/main_2               macrocell85     4861   5051  13033106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_0\/clock_0                       macrocell85         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PRINTER_B:BUART:tx_bitclk\/main_2
Capture Clock  : \PRINTER_B:BUART:tx_bitclk\/clock_0
Path slack     : 13033106p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5051
-------------------------------------   ---- 
End-of-path arrival time (ps)           5051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  13027228  RISE       1
\PRINTER_B:BUART:tx_bitclk\/main_2                macrocell87     4861   5051  13033106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_bitclk\/clock_0                        macrocell87         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_bitclk\/q
Path End       : \PRINTER_A:BUART:tx_state_1\/main_5
Capture Clock  : \PRINTER_A:BUART:tx_state_1\/clock_0
Path slack     : 13033217p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_bitclk\/clock_0                        macrocell108        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_bitclk\/q        macrocell108   1250   1250  13033217  RISE       1
\PRINTER_A:BUART:tx_state_1\/main_5  macrocell105   3690   4940  13033217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell105        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_bitclk\/q
Path End       : \PRINTER_A:BUART:tx_state_2\/main_5
Capture Clock  : \PRINTER_A:BUART:tx_state_2\/clock_0
Path slack     : 13033217p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_bitclk\/clock_0                        macrocell108        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_bitclk\/q        macrocell108   1250   1250  13033217  RISE       1
\PRINTER_A:BUART:tx_state_2\/main_5  macrocell107   3690   4940  13033217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_2\/clock_0                       macrocell107        0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_state_2\/q
Path End       : \MEPSAN:BUART:tx_state_1\/main_3
Capture Clock  : \MEPSAN:BUART:tx_state_1\/clock_0
Path slack     : 13033271p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_2\/clock_0                          macrocell46         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_state_2\/q       macrocell46   1250   1250  13024952  RISE       1
\MEPSAN:BUART:tx_state_1\/main_3  macrocell44   3635   4885  13033271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_1\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_state_2\/q
Path End       : \MEPSAN:BUART:tx_state_2\/main_3
Capture Clock  : \MEPSAN:BUART:tx_state_2\/clock_0
Path slack     : 13033271p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_2\/clock_0                          macrocell46         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_state_2\/q       macrocell46   1250   1250  13024952  RISE       1
\MEPSAN:BUART:tx_state_2\/main_3  macrocell46   3635   4885  13033271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_2\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_state_2\/q
Path End       : \MEPSAN:BUART:tx_parity_bit\/main_3
Capture Clock  : \MEPSAN:BUART:tx_parity_bit\/clock_0
Path slack     : 13033271p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_2\/clock_0                          macrocell46         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_state_2\/q          macrocell46   1250   1250  13024952  RISE       1
\MEPSAN:BUART:tx_parity_bit\/main_3  macrocell49   3635   4885  13033271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_parity_bit\/clock_0                       macrocell49         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_parity_bit\/q
Path End       : \MEPSAN:BUART:txn\/main_7
Capture Clock  : \MEPSAN:BUART:txn\/clock_0
Path slack     : 13033289p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_parity_bit\/clock_0                       macrocell49         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_parity_bit\/q  macrocell49   1250   1250  13032721  RISE       1
\MEPSAN:BUART:txn\/main_7       macrocell43   3618   4868  13033289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:txn\/clock_0                                 macrocell43         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_load_fifo\/q
Path End       : \MEPSAN:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \MEPSAN:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13033306p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3130
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5231
-------------------------------------   ---- 
End-of-path arrival time (ps)           5231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_load_fifo\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_load_fifo\/q            macrocell51     1250   1250  13029121  RISE       1
\MEPSAN:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   3981   5231  13033306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_0\/q
Path End       : \PRINTER_A:BUART:txn\/main_2
Capture Clock  : \PRINTER_A:BUART:txn\/clock_0
Path slack     : 13033392p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4765
-------------------------------------   ---- 
End-of-path arrival time (ps)           4765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell106        0      0  RISE       1

Data path
pin name                        model name    delay     AT     slack  edge  Fanout
------------------------------  ------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_0\/q  macrocell106   1250   1250  13024154  RISE       1
\PRINTER_A:BUART:txn\/main_2    macrocell104   3515   4765  13033392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:txn\/clock_0                              macrocell104        0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_state_0\/q
Path End       : \PRINTER_B:BUART:txn\/main_2
Capture Clock  : \PRINTER_B:BUART:txn\/clock_0
Path slack     : 13033419p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_0\/clock_0                       macrocell85         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_state_0\/q  macrocell85   1250   1250  13024177  RISE       1
\PRINTER_B:BUART:txn\/main_2    macrocell83   3488   4738  13033419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:txn\/clock_0                              macrocell83         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_3\/q
Path End       : \MEPSAN:BUART:rx_state_2\/main_3
Capture Clock  : \MEPSAN:BUART:rx_state_2\/clock_0
Path slack     : 13033493p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_3\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_3\/q       macrocell52   1250   1250  13026920  RISE       1
\MEPSAN:BUART:rx_state_2\/main_3  macrocell53   3414   4664  13033493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_2\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_3\/q
Path End       : \MEPSAN:BUART:rx_status_2\/main_3
Capture Clock  : \MEPSAN:BUART:rx_status_2\/clock_0
Path slack     : 13033493p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_3\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_3\/q        macrocell52   1250   1250  13026920  RISE       1
\MEPSAN:BUART:rx_status_2\/main_3  macrocell58   3414   4664  13033493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_status_2\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_3\/q
Path End       : \MEPSAN:BUART:rx_parity_error_pre\/main_4
Capture Clock  : \MEPSAN:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13033493p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_3\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_3\/q                macrocell52   1250   1250  13026920  RISE       1
\MEPSAN:BUART:rx_parity_error_pre\/main_4  macrocell60   3414   4664  13033493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_parity_error_pre\/clock_0                 macrocell60         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_2\/q
Path End       : \PRINTER_A:BUART:tx_state_0\/main_4
Capture Clock  : \PRINTER_A:BUART:tx_state_0\/clock_0
Path slack     : 13033512p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_2\/clock_0                       macrocell107        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_2\/q       macrocell107   1250   1250  13026269  RISE       1
\PRINTER_A:BUART:tx_state_0\/main_4  macrocell106   3394   4644  13033512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell106        0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_2\/q
Path End       : \PRINTER_A:BUART:tx_bitclk\/main_3
Capture Clock  : \PRINTER_A:BUART:tx_bitclk\/clock_0
Path slack     : 13033512p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_2\/clock_0                       macrocell107        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_2\/q      macrocell107   1250   1250  13026269  RISE       1
\PRINTER_A:BUART:tx_bitclk\/main_3  macrocell108   3394   4644  13033512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_bitclk\/clock_0                        macrocell108        0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_2\/q
Path End       : \PRINTER_A:BUART:txn\/main_4
Capture Clock  : \PRINTER_A:BUART:txn\/clock_0
Path slack     : 13033523p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4633
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_2\/clock_0                       macrocell107        0      0  RISE       1

Data path
pin name                        model name    delay     AT     slack  edge  Fanout
------------------------------  ------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_2\/q  macrocell107   1250   1250  13026269  RISE       1
\PRINTER_A:BUART:txn\/main_4    macrocell104   3383   4633  13033523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:txn\/clock_0                              macrocell104        0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_state_2\/q
Path End       : \PRINTER_B:BUART:txn\/main_4
Capture Clock  : \PRINTER_B:BUART:txn\/clock_0
Path slack     : 13033682p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4475
-------------------------------------   ---- 
End-of-path arrival time (ps)           4475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_2\/clock_0                       macrocell86         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_state_2\/q  macrocell86   1250   1250  13026273  RISE       1
\PRINTER_B:BUART:txn\/main_4    macrocell83   3225   4475  13033682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:txn\/clock_0                              macrocell83         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_state_1\/q
Path End       : \PRINTER_B:BUART:txn\/main_1
Capture Clock  : \PRINTER_B:BUART:txn\/clock_0
Path slack     : 13033683p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_1\/clock_0                       macrocell84         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_state_1\/q  macrocell84   1250   1250  13025962  RISE       1
\PRINTER_B:BUART:txn\/main_1    macrocell83   3224   4474  13033683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:txn\/clock_0                              macrocell83         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_bitclk\/q
Path End       : \PRINTER_B:BUART:txn\/main_6
Capture Clock  : \PRINTER_B:BUART:txn\/clock_0
Path slack     : 13033696p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4461
-------------------------------------   ---- 
End-of-path arrival time (ps)           4461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_bitclk\/clock_0                        macrocell87         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_bitclk\/q  macrocell87   1250   1250  13032777  RISE       1
\PRINTER_B:BUART:txn\/main_6   macrocell83   3211   4461  13033696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:txn\/clock_0                              macrocell83         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_parity_bit\/q
Path End       : \MEPSAN:BUART:rx_parity_error_pre\/main_7
Capture Clock  : \MEPSAN:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13033766p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4391
-------------------------------------   ---- 
End-of-path arrival time (ps)           4391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_parity_bit\/clock_0                       macrocell62         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_parity_bit\/q             macrocell62   1250   1250  13033766  RISE       1
\MEPSAN:BUART:rx_parity_error_pre\/main_7  macrocell60   3141   4391  13033766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_parity_error_pre\/clock_0                 macrocell60         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_state_1\/q
Path End       : \MEPSAN:BUART:tx_state_1\/main_0
Capture Clock  : \MEPSAN:BUART:tx_state_1\/clock_0
Path slack     : 13033805p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_1\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_state_1\/q       macrocell44   1250   1250  13025486  RISE       1
\MEPSAN:BUART:tx_state_1\/main_0  macrocell44   3101   4351  13033805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_1\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_state_1\/q
Path End       : \MEPSAN:BUART:tx_state_2\/main_0
Capture Clock  : \MEPSAN:BUART:tx_state_2\/clock_0
Path slack     : 13033805p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_1\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_state_1\/q       macrocell44   1250   1250  13025486  RISE       1
\MEPSAN:BUART:tx_state_2\/main_0  macrocell46   3101   4351  13033805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_2\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_state_1\/q
Path End       : \MEPSAN:BUART:tx_parity_bit\/main_1
Capture Clock  : \MEPSAN:BUART:tx_parity_bit\/clock_0
Path slack     : 13033805p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_1\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_state_1\/q          macrocell44   1250   1250  13025486  RISE       1
\MEPSAN:BUART:tx_parity_bit\/main_1  macrocell49   3101   4351  13033805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_parity_bit\/clock_0                       macrocell49         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_state_1\/q
Path End       : \MEPSAN:BUART:txn\/main_1
Capture Clock  : \MEPSAN:BUART:txn\/clock_0
Path slack     : 13033814p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4343
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_1\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_state_1\/q  macrocell44   1250   1250  13025486  RISE       1
\MEPSAN:BUART:txn\/main_1    macrocell43   3093   4343  13033814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:txn\/clock_0                                 macrocell43         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \MEPSAN:BUART:tx_state_0\/main_5
Capture Clock  : \MEPSAN:BUART:tx_state_0\/clock_0
Path slack     : 13033814p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4343
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13033814  RISE       1
\MEPSAN:BUART:tx_state_0\/main_5               macrocell45     4153   4343  13033814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_bitclk_enable\/q
Path End       : \MEPSAN:BUART:rx_load_fifo\/main_2
Capture Clock  : \MEPSAN:BUART:rx_load_fifo\/clock_0
Path slack     : 13033915p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4241
-------------------------------------   ---- 
End-of-path arrival time (ps)           4241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_bitclk_enable\/clock_0                    macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_bitclk_enable\/q   macrocell54   1250   1250  13031404  RISE       1
\MEPSAN:BUART:rx_load_fifo\/main_2  macrocell51   2991   4241  13033915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_load_fifo\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sRX:RxBitCounter\/count_0
Path End       : \MEPSAN:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \MEPSAN:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033955p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4202
-------------------------------------   ---- 
End-of-path arrival time (ps)           4202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033955  RISE       1
\MEPSAN:BUART:rx_bitclk_enable\/main_2   macrocell54   2262   4202  13033955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_bitclk_enable\/clock_0                    macrocell54         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sRX:RxBitCounter\/count_4
Path End       : \MEPSAN:BUART:rx_state_0\/main_8
Capture Clock  : \MEPSAN:BUART:rx_state_0\/clock_0
Path slack     : 13033961p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033961  RISE       1
\MEPSAN:BUART:rx_state_0\/main_8         macrocell50   2256   4196  13033961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_0\/clock_0                          macrocell50         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sRX:RxBitCounter\/count_4
Path End       : \MEPSAN:BUART:rx_state_3\/main_7
Capture Clock  : \MEPSAN:BUART:rx_state_3\/clock_0
Path slack     : 13033961p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033961  RISE       1
\MEPSAN:BUART:rx_state_3\/main_7         macrocell52   2256   4196  13033961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_3\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sRX:RxBitCounter\/count_5
Path End       : \MEPSAN:BUART:rx_state_0\/main_7
Capture Clock  : \MEPSAN:BUART:rx_state_0\/clock_0
Path slack     : 13033962p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033962  RISE       1
\MEPSAN:BUART:rx_state_0\/main_7         macrocell50   2254   4194  13033962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_0\/clock_0                          macrocell50         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sRX:RxBitCounter\/count_5
Path End       : \MEPSAN:BUART:rx_state_3\/main_6
Capture Clock  : \MEPSAN:BUART:rx_state_3\/clock_0
Path slack     : 13033962p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033962  RISE       1
\MEPSAN:BUART:rx_state_3\/main_6         macrocell52   2254   4194  13033962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_3\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sRX:RxBitCounter\/count_6
Path End       : \MEPSAN:BUART:rx_state_0\/main_6
Capture Clock  : \MEPSAN:BUART:rx_state_0\/clock_0
Path slack     : 13033964p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033964  RISE       1
\MEPSAN:BUART:rx_state_0\/main_6         macrocell50   2253   4193  13033964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_0\/clock_0                          macrocell50         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sRX:RxBitCounter\/count_6
Path End       : \MEPSAN:BUART:rx_state_3\/main_5
Capture Clock  : \MEPSAN:BUART:rx_state_3\/clock_0
Path slack     : 13033964p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033964  RISE       1
\MEPSAN:BUART:rx_state_3\/main_5         macrocell52   2253   4193  13033964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_3\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sRX:RxBitCounter\/count_1
Path End       : \MEPSAN:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \MEPSAN:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033969p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033969  RISE       1
\MEPSAN:BUART:rx_bitclk_enable\/main_1   macrocell54   2248   4188  13033969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_bitclk_enable\/clock_0                    macrocell54         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13033969p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033969  RISE       1
MODIN1_1/main_1                          macrocell56   2248   4188  13033969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13033969p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033969  RISE       1
MODIN1_0/main_1                          macrocell57   2248   4188  13033969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell57         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sRX:RxBitCounter\/count_2
Path End       : \MEPSAN:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \MEPSAN:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033971p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033971  RISE       1
\MEPSAN:BUART:rx_bitclk_enable\/main_0   macrocell54   2246   4186  13033971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_bitclk_enable\/clock_0                    macrocell54         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13033971p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033971  RISE       1
MODIN1_1/main_0                          macrocell56   2246   4186  13033971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13033971p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033971  RISE       1
MODIN1_0/main_0                          macrocell57   2246   4186  13033971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell57         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_bitclk_enable\/q
Path End       : \MEPSAN:BUART:rx_state_0\/main_2
Capture Clock  : \MEPSAN:BUART:rx_state_0\/clock_0
Path slack     : 13034078p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4079
-------------------------------------   ---- 
End-of-path arrival time (ps)           4079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_bitclk_enable\/clock_0                    macrocell54         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_bitclk_enable\/q  macrocell54   1250   1250  13031404  RISE       1
\MEPSAN:BUART:rx_state_0\/main_2   macrocell50   2829   4079  13034078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_0\/clock_0                          macrocell50         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_bitclk_enable\/q
Path End       : \MEPSAN:BUART:rx_state_3\/main_2
Capture Clock  : \MEPSAN:BUART:rx_state_3\/clock_0
Path slack     : 13034078p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4079
-------------------------------------   ---- 
End-of-path arrival time (ps)           4079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_bitclk_enable\/clock_0                    macrocell54         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_bitclk_enable\/q  macrocell54   1250   1250  13031404  RISE       1
\MEPSAN:BUART:rx_state_3\/main_2   macrocell52   2829   4079  13034078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_3\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_bitclk_enable\/q
Path End       : \MEPSAN:BUART:rx_status_3\/main_2
Capture Clock  : \MEPSAN:BUART:rx_status_3\/clock_0
Path slack     : 13034078p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4079
-------------------------------------   ---- 
End-of-path arrival time (ps)           4079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_bitclk_enable\/clock_0                    macrocell54         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_bitclk_enable\/q  macrocell54   1250   1250  13031404  RISE       1
\MEPSAN:BUART:rx_status_3\/main_2  macrocell59   2829   4079  13034078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_status_3\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_bitclk_enable\/q
Path End       : \MEPSAN:BUART:rx_parity_bit\/main_2
Capture Clock  : \MEPSAN:BUART:rx_parity_bit\/clock_0
Path slack     : 13034078p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4079
-------------------------------------   ---- 
End-of-path arrival time (ps)           4079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_bitclk_enable\/clock_0                    macrocell54         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_bitclk_enable\/q    macrocell54   1250   1250  13031404  RISE       1
\MEPSAN:BUART:rx_parity_bit\/main_2  macrocell62   2829   4079  13034078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_parity_bit\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_bitclk\/q
Path End       : \PRINTER_A:BUART:tx_state_0\/main_5
Capture Clock  : \PRINTER_A:BUART:tx_state_0\/clock_0
Path slack     : 13034113p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_bitclk\/clock_0                        macrocell108        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_bitclk\/q        macrocell108   1250   1250  13033217  RISE       1
\PRINTER_A:BUART:tx_state_0\/main_5  macrocell106   2794   4044  13034113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell106        0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_bitclk\/q
Path End       : \PRINTER_A:BUART:txn\/main_6
Capture Clock  : \PRINTER_A:BUART:txn\/clock_0
Path slack     : 13034114p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_bitclk\/clock_0                        macrocell108        0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_bitclk\/q  macrocell108   1250   1250  13033217  RISE       1
\PRINTER_A:BUART:txn\/main_6   macrocell104   2793   4043  13034114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:txn\/clock_0                              macrocell104        0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:txn\/q
Path End       : \MEPSAN:BUART:txn\/main_0
Capture Clock  : \MEPSAN:BUART:txn\/clock_0
Path slack     : 13034118p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:txn\/clock_0                                 macrocell43         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:txn\/q       macrocell43   1250   1250  13034118  RISE       1
\MEPSAN:BUART:txn\/main_0  macrocell43   2789   4039  13034118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:txn\/clock_0                                 macrocell43         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:txn\/q
Path End       : \MEPSAN:BUART:tx_parity_bit\/main_0
Capture Clock  : \MEPSAN:BUART:tx_parity_bit\/clock_0
Path slack     : 13034136p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:txn\/clock_0                                 macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:txn\/q                 macrocell43   1250   1250  13034118  RISE       1
\MEPSAN:BUART:tx_parity_bit\/main_0  macrocell49   2771   4021  13034136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_parity_bit\/clock_0                       macrocell49         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_2\/q
Path End       : \MEPSAN:BUART:rx_state_2\/main_4
Capture Clock  : \MEPSAN:BUART:rx_state_2\/clock_0
Path slack     : 13034272p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3884
-------------------------------------   ---- 
End-of-path arrival time (ps)           3884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_2\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_2\/q       macrocell53   1250   1250  13025181  RISE       1
\MEPSAN:BUART:rx_state_2\/main_4  macrocell53   2634   3884  13034272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_2\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_2\/q
Path End       : \MEPSAN:BUART:rx_status_2\/main_4
Capture Clock  : \MEPSAN:BUART:rx_status_2\/clock_0
Path slack     : 13034272p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3884
-------------------------------------   ---- 
End-of-path arrival time (ps)           3884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_2\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_2\/q        macrocell53   1250   1250  13025181  RISE       1
\MEPSAN:BUART:rx_status_2\/main_4  macrocell58   2634   3884  13034272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_status_2\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_2\/q
Path End       : \MEPSAN:BUART:rx_parity_error_pre\/main_5
Capture Clock  : \MEPSAN:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13034272p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3884
-------------------------------------   ---- 
End-of-path arrival time (ps)           3884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_2\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_2\/q                macrocell53   1250   1250  13025181  RISE       1
\MEPSAN:BUART:rx_parity_error_pre\/main_5  macrocell60   2634   3884  13034272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_parity_error_pre\/clock_0                 macrocell60         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_state_0\/q
Path End       : \MEPSAN:BUART:tx_state_0\/main_1
Capture Clock  : \MEPSAN:BUART:tx_state_0\/clock_0
Path slack     : 13034318p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_state_0\/q       macrocell45   1250   1250  13021581  RISE       1
\MEPSAN:BUART:tx_state_0\/main_1  macrocell45   2588   3838  13034318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_state_0\/q
Path End       : \MEPSAN:BUART:tx_bitclk\/main_1
Capture Clock  : \MEPSAN:BUART:tx_bitclk\/clock_0
Path slack     : 13034318p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_state_0\/q      macrocell45   1250   1250  13021581  RISE       1
\MEPSAN:BUART:tx_bitclk\/main_1  macrocell47   2588   3838  13034318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_bitclk\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_state_0\/q
Path End       : \PRINTER_B:BUART:tx_state_0\/main_1
Capture Clock  : \PRINTER_B:BUART:tx_state_0\/clock_0
Path slack     : 13034319p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_0\/clock_0                       macrocell85         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_state_0\/q       macrocell85   1250   1250  13024177  RISE       1
\PRINTER_B:BUART:tx_state_0\/main_1  macrocell85   2587   3837  13034319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_0\/clock_0                       macrocell85         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_state_0\/q
Path End       : \PRINTER_B:BUART:tx_bitclk\/main_1
Capture Clock  : \PRINTER_B:BUART:tx_bitclk\/clock_0
Path slack     : 13034319p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_0\/clock_0                       macrocell85         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_state_0\/q      macrocell85   1250   1250  13024177  RISE       1
\PRINTER_B:BUART:tx_bitclk\/main_1  macrocell87   2587   3837  13034319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_bitclk\/clock_0                        macrocell87         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_3\/q
Path End       : \MEPSAN:BUART:rx_load_fifo\/main_3
Capture Clock  : \MEPSAN:BUART:rx_load_fifo\/clock_0
Path slack     : 13034380p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3777
-------------------------------------   ---- 
End-of-path arrival time (ps)           3777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_3\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_3\/q         macrocell52   1250   1250  13026920  RISE       1
\MEPSAN:BUART:rx_load_fifo\/main_3  macrocell51   2527   3777  13034380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_load_fifo\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_3\/q
Path End       : \MEPSAN:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \MEPSAN:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034380p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3777
-------------------------------------   ---- 
End-of-path arrival time (ps)           3777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_3\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_3\/q               macrocell52   1250   1250  13026920  RISE       1
\MEPSAN:BUART:rx_state_stop1_reg\/main_2  macrocell55   2527   3777  13034380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_stop1_reg\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_3\/q
Path End       : \MEPSAN:BUART:rx_state_0\/main_4
Capture Clock  : \MEPSAN:BUART:rx_state_0\/clock_0
Path slack     : 13034383p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3773
-------------------------------------   ---- 
End-of-path arrival time (ps)           3773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_3\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_3\/q       macrocell52   1250   1250  13026920  RISE       1
\MEPSAN:BUART:rx_state_0\/main_4  macrocell50   2523   3773  13034383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_0\/clock_0                          macrocell50         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_3\/q
Path End       : \MEPSAN:BUART:rx_state_3\/main_3
Capture Clock  : \MEPSAN:BUART:rx_state_3\/clock_0
Path slack     : 13034383p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3773
-------------------------------------   ---- 
End-of-path arrival time (ps)           3773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_3\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_3\/q       macrocell52   1250   1250  13026920  RISE       1
\MEPSAN:BUART:rx_state_3\/main_3  macrocell52   2523   3773  13034383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_3\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_3\/q
Path End       : \MEPSAN:BUART:rx_status_3\/main_4
Capture Clock  : \MEPSAN:BUART:rx_status_3\/clock_0
Path slack     : 13034383p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3773
-------------------------------------   ---- 
End-of-path arrival time (ps)           3773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_3\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_3\/q        macrocell52   1250   1250  13026920  RISE       1
\MEPSAN:BUART:rx_status_3\/main_4  macrocell59   2523   3773  13034383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_status_3\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_3\/q
Path End       : \MEPSAN:BUART:rx_parity_bit\/main_4
Capture Clock  : \MEPSAN:BUART:rx_parity_bit\/clock_0
Path slack     : 13034383p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3773
-------------------------------------   ---- 
End-of-path arrival time (ps)           3773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_3\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_3\/q          macrocell52   1250   1250  13026920  RISE       1
\MEPSAN:BUART:rx_parity_bit\/main_4  macrocell62   2523   3773  13034383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_parity_bit\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PRINTER_A:BUART:tx_state_0\/main_2
Capture Clock  : \PRINTER_A:BUART:tx_state_0\/clock_0
Path slack     : 13034562p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3595
-------------------------------------   ---- 
End-of-path arrival time (ps)           3595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell13      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell13    190    190  13027314  RISE       1
\PRINTER_A:BUART:tx_state_0\/main_2               macrocell106     3405   3595  13034562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell106        0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PRINTER_A:BUART:tx_bitclk\/main_2
Capture Clock  : \PRINTER_A:BUART:tx_bitclk\/clock_0
Path slack     : 13034562p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3595
-------------------------------------   ---- 
End-of-path arrival time (ps)           3595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell13      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell13    190    190  13027314  RISE       1
\PRINTER_A:BUART:tx_bitclk\/main_2                macrocell108     3405   3595  13034562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_bitclk\/clock_0                        macrocell108        0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_state_2\/q
Path End       : \PRINTER_B:BUART:tx_state_1\/main_3
Capture Clock  : \PRINTER_B:BUART:tx_state_1\/clock_0
Path slack     : 13034597p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_2\/clock_0                       macrocell86         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_state_2\/q       macrocell86   1250   1250  13026273  RISE       1
\PRINTER_B:BUART:tx_state_1\/main_3  macrocell84   2310   3560  13034597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_1\/clock_0                       macrocell84         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_state_2\/q
Path End       : \PRINTER_B:BUART:tx_state_2\/main_3
Capture Clock  : \PRINTER_B:BUART:tx_state_2\/clock_0
Path slack     : 13034597p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_2\/clock_0                       macrocell86         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_state_2\/q       macrocell86   1250   1250  13026273  RISE       1
\PRINTER_B:BUART:tx_state_2\/main_3  macrocell86   2310   3560  13034597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_2\/clock_0                       macrocell86         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_state_1\/q
Path End       : \PRINTER_B:BUART:tx_state_1\/main_0
Capture Clock  : \PRINTER_B:BUART:tx_state_1\/clock_0
Path slack     : 13034598p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_1\/clock_0                       macrocell84         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_state_1\/q       macrocell84   1250   1250  13025962  RISE       1
\PRINTER_B:BUART:tx_state_1\/main_0  macrocell84   2309   3559  13034598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_1\/clock_0                       macrocell84         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_state_1\/q
Path End       : \PRINTER_B:BUART:tx_state_2\/main_0
Capture Clock  : \PRINTER_B:BUART:tx_state_2\/clock_0
Path slack     : 13034598p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_1\/clock_0                       macrocell84         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_state_1\/q       macrocell84   1250   1250  13025962  RISE       1
\PRINTER_B:BUART:tx_state_2\/main_0  macrocell86   2309   3559  13034598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_2\/clock_0                       macrocell86         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_bitclk\/q
Path End       : \PRINTER_B:BUART:tx_state_0\/main_5
Capture Clock  : \PRINTER_B:BUART:tx_state_0\/clock_0
Path slack     : 13034603p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_bitclk\/clock_0                        macrocell87         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_bitclk\/q        macrocell87   1250   1250  13032777  RISE       1
\PRINTER_B:BUART:tx_state_0\/main_5  macrocell85   2304   3554  13034603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_0\/clock_0                       macrocell85         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_parity_error_pre\/q
Path End       : \MEPSAN:BUART:rx_status_2\/main_5
Capture Clock  : \MEPSAN:BUART:rx_status_2\/clock_0
Path slack     : 13034605p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_parity_error_pre\/clock_0                 macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_parity_error_pre\/q  macrocell60   1250   1250  13034605  RISE       1
\MEPSAN:BUART:rx_status_2\/main_5     macrocell58   2302   3552  13034605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_status_2\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_parity_error_pre\/q
Path End       : \MEPSAN:BUART:rx_parity_error_pre\/main_6
Capture Clock  : \MEPSAN:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13034605p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_parity_error_pre\/clock_0                 macrocell60         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_parity_error_pre\/q       macrocell60   1250   1250  13034605  RISE       1
\MEPSAN:BUART:rx_parity_error_pre\/main_6  macrocell60   2302   3552  13034605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_parity_error_pre\/clock_0                 macrocell60         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:txn\/q
Path End       : \PRINTER_B:BUART:txn\/main_0
Capture Clock  : \PRINTER_B:BUART:txn\/clock_0
Path slack     : 13034605p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:txn\/clock_0                              macrocell83         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:txn\/q       macrocell83   1250   1250  13034605  RISE       1
\PRINTER_B:BUART:txn\/main_0  macrocell83   2302   3552  13034605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:txn\/clock_0                              macrocell83         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_1\/q
Path End       : \PRINTER_A:BUART:tx_state_1\/main_0
Capture Clock  : \PRINTER_A:BUART:tx_state_1\/clock_0
Path slack     : 13034607p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell105        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_1\/q       macrocell105   1250   1250  13026265  RISE       1
\PRINTER_A:BUART:tx_state_1\/main_0  macrocell105   2299   3549  13034607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell105        0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_1\/q
Path End       : \PRINTER_A:BUART:tx_state_2\/main_0
Capture Clock  : \PRINTER_A:BUART:tx_state_2\/clock_0
Path slack     : 13034607p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell105        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_1\/q       macrocell105   1250   1250  13026265  RISE       1
\PRINTER_A:BUART:tx_state_2\/main_0  macrocell107   2299   3549  13034607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_2\/clock_0                       macrocell107        0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_ctrl_mark_last\/q
Path End       : \MEPSAN:BUART:rx_state_2\/main_0
Capture Clock  : \MEPSAN:BUART:rx_state_2\/clock_0
Path slack     : 13034610p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_ctrl_mark_last\/clock_0                   macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  13024848  RISE       1
\MEPSAN:BUART:rx_state_2\/main_0    macrocell53   2297   3547  13034610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_2\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_ctrl_mark_last\/q
Path End       : \MEPSAN:BUART:rx_status_2\/main_0
Capture Clock  : \MEPSAN:BUART:rx_status_2\/clock_0
Path slack     : 13034610p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_ctrl_mark_last\/clock_0                   macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  13024848  RISE       1
\MEPSAN:BUART:rx_status_2\/main_0   macrocell58   2297   3547  13034610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_status_2\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_ctrl_mark_last\/q
Path End       : \MEPSAN:BUART:rx_parity_error_pre\/main_0
Capture Clock  : \MEPSAN:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13034610p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_ctrl_mark_last\/clock_0                   macrocell48         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_ctrl_mark_last\/q         macrocell48   1250   1250  13024848  RISE       1
\MEPSAN:BUART:rx_parity_error_pre\/main_0  macrocell60   2297   3547  13034610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_parity_error_pre\/clock_0                 macrocell60         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_2\/q
Path End       : \PRINTER_A:BUART:tx_state_1\/main_3
Capture Clock  : \PRINTER_A:BUART:tx_state_1\/clock_0
Path slack     : 13034612p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_2\/clock_0                       macrocell107        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_2\/q       macrocell107   1250   1250  13026269  RISE       1
\PRINTER_A:BUART:tx_state_1\/main_3  macrocell105   2295   3545  13034612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell105        0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_2\/q
Path End       : \PRINTER_A:BUART:tx_state_2\/main_3
Capture Clock  : \PRINTER_A:BUART:tx_state_2\/clock_0
Path slack     : 13034612p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_2\/clock_0                       macrocell107        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_2\/q       macrocell107   1250   1250  13026269  RISE       1
\PRINTER_A:BUART:tx_state_2\/main_3  macrocell107   2295   3545  13034612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_2\/clock_0                       macrocell107        0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:txn\/q
Path End       : \PRINTER_A:BUART:txn\/main_0
Capture Clock  : \PRINTER_A:BUART:txn\/clock_0
Path slack     : 13034624p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3532
-------------------------------------   ---- 
End-of-path arrival time (ps)           3532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:txn\/clock_0                              macrocell104        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:txn\/q       macrocell104   1250   1250  13034624  RISE       1
\PRINTER_A:BUART:txn\/main_0  macrocell104   2282   3532  13034624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:txn\/clock_0                              macrocell104        0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13034662p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell57         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell57   1250   1250  13027541  RISE       1
MODIN1_1/main_4  macrocell56   2245   3495  13034662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13034662p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell57         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell57   1250   1250  13027541  RISE       1
MODIN1_0/main_3  macrocell57   2245   3495  13034662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell57         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_parity_bit\/q
Path End       : \MEPSAN:BUART:rx_parity_bit\/main_6
Capture Clock  : \MEPSAN:BUART:rx_parity_bit\/clock_0
Path slack     : 13034667p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_parity_bit\/clock_0                       macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_parity_bit\/q       macrocell62   1250   1250  13033766  RISE       1
\MEPSAN:BUART:rx_parity_bit\/main_6  macrocell62   2239   3489  13034667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_parity_bit\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13034675p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell56         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q       macrocell56   1250   1250  13027554  RISE       1
MODIN1_1/main_3  macrocell56   2232   3482  13034675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \PRINTER_A:BUART:txn\/main_5
Capture Clock  : \PRINTER_A:BUART:txn\/clock_0
Path slack     : 13034738p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3418
-------------------------------------   ---- 
End-of-path arrival time (ps)           3418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell13      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell13    190    190  13034738  RISE       1
\PRINTER_A:BUART:txn\/main_5                      macrocell104     3228   3418  13034738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:txn\/clock_0                              macrocell104        0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \PRINTER_B:BUART:txn\/main_5
Capture Clock  : \PRINTER_B:BUART:txn\/clock_0
Path slack     : 13034747p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3409
-------------------------------------   ---- 
End-of-path arrival time (ps)           3409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  13034747  RISE       1
\PRINTER_B:BUART:txn\/main_5                      macrocell83     3219   3409  13034747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:txn\/clock_0                              macrocell83         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \MEPSAN:BUART:txn\/main_5
Capture Clock  : \MEPSAN:BUART:txn\/clock_0
Path slack     : 13035308p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2849
-------------------------------------   ---- 
End-of-path arrival time (ps)           2849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13033814  RISE       1
\MEPSAN:BUART:txn\/main_5                      macrocell43     2659   2849  13035308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:txn\/clock_0                                 macrocell43         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \PRINTER_B:BUART:tx_state_1\/main_4
Capture Clock  : \PRINTER_B:BUART:tx_state_1\/clock_0
Path slack     : 13035646p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2510
-------------------------------------   ---- 
End-of-path arrival time (ps)           2510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  13034747  RISE       1
\PRINTER_B:BUART:tx_state_1\/main_4               macrocell84     2320   2510  13035646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_1\/clock_0                       macrocell84         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \PRINTER_B:BUART:tx_state_2\/main_4
Capture Clock  : \PRINTER_B:BUART:tx_state_2\/clock_0
Path slack     : 13035646p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2510
-------------------------------------   ---- 
End-of-path arrival time (ps)           2510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  13034747  RISE       1
\PRINTER_B:BUART:tx_state_2\/main_4               macrocell86     2320   2510  13035646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_2\/clock_0                       macrocell86         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \PRINTER_A:BUART:tx_state_1\/main_4
Capture Clock  : \PRINTER_A:BUART:tx_state_1\/clock_0
Path slack     : 13035651p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2506
-------------------------------------   ---- 
End-of-path arrival time (ps)           2506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell13      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell13    190    190  13034738  RISE       1
\PRINTER_A:BUART:tx_state_1\/main_4               macrocell105     2316   2506  13035651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell105        0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \PRINTER_A:BUART:tx_state_2\/main_4
Capture Clock  : \PRINTER_A:BUART:tx_state_2\/clock_0
Path slack     : 13035651p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2506
-------------------------------------   ---- 
End-of-path arrival time (ps)           2506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell13      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell13    190    190  13034738  RISE       1
\PRINTER_A:BUART:tx_state_2\/main_4               macrocell107     2316   2506  13035651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_2\/clock_0                       macrocell107        0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PRINTER_A:BUART:tx_state_1\/main_2
Capture Clock  : \PRINTER_A:BUART:tx_state_1\/clock_0
Path slack     : 13035657p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2500
-------------------------------------   ---- 
End-of-path arrival time (ps)           2500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell13      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell13    190    190  13027314  RISE       1
\PRINTER_A:BUART:tx_state_1\/main_2               macrocell105     2310   2500  13035657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell105        0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PRINTER_A:BUART:tx_state_2\/main_2
Capture Clock  : \PRINTER_A:BUART:tx_state_2\/clock_0
Path slack     : 13035657p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2500
-------------------------------------   ---- 
End-of-path arrival time (ps)           2500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell13      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell13    190    190  13027314  RISE       1
\PRINTER_A:BUART:tx_state_2\/main_2               macrocell107     2310   2500  13035657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_2\/clock_0                       macrocell107        0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PRINTER_B:BUART:tx_state_1\/main_2
Capture Clock  : \PRINTER_B:BUART:tx_state_1\/clock_0
Path slack     : 13035669p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2488
-------------------------------------   ---- 
End-of-path arrival time (ps)           2488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  13027228  RISE       1
\PRINTER_B:BUART:tx_state_1\/main_2               macrocell84     2298   2488  13035669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_1\/clock_0                       macrocell84         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PRINTER_B:BUART:tx_state_2\/main_2
Capture Clock  : \PRINTER_B:BUART:tx_state_2\/clock_0
Path slack     : 13035669p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2488
-------------------------------------   ---- 
End-of-path arrival time (ps)           2488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  13027228  RISE       1
\PRINTER_B:BUART:tx_state_2\/main_2               macrocell86     2298   2488  13035669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_2\/clock_0                       macrocell86         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MEPSAN:BUART:tx_state_1\/main_2
Capture Clock  : \MEPSAN:BUART:tx_state_1\/clock_0
Path slack     : 13035675p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2482
-------------------------------------   ---- 
End-of-path arrival time (ps)           2482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13027356  RISE       1
\MEPSAN:BUART:tx_state_1\/main_2               macrocell44     2292   2482  13035675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_1\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MEPSAN:BUART:tx_state_2\/main_2
Capture Clock  : \MEPSAN:BUART:tx_state_2\/clock_0
Path slack     : 13035675p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2482
-------------------------------------   ---- 
End-of-path arrival time (ps)           2482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13027356  RISE       1
\MEPSAN:BUART:tx_state_2\/main_2               macrocell46     2292   2482  13035675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_2\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_status_2\/q
Path End       : \MEPSAN:BUART:sRX:RxSts\/status_2
Capture Clock  : \MEPSAN:BUART:sRX:RxSts\/clock
Path slack     : 13037052p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4114
-------------------------------------   ---- 
End-of-path arrival time (ps)           4114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_status_2\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_status_2\/q       macrocell58    1250   1250  13037052  RISE       1
\MEPSAN:BUART:sRX:RxSts\/status_2  statusicell2   2864   4114  13037052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_status_3\/q
Path End       : \MEPSAN:BUART:sRX:RxSts\/status_3
Capture Clock  : \MEPSAN:BUART:sRX:RxSts\/clock
Path slack     : 13037661p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3505
-------------------------------------   ---- 
End-of-path arrival time (ps)           3505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_status_3\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_status_3\/q       macrocell59    1250   1250  13037661  RISE       1
\MEPSAN:BUART:sRX:RxSts\/status_3  statusicell2   2255   3505  13037661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \GBCL:BUART:sTX:TxSts\/status_0
Capture Clock  : \GBCL:BUART:sTX:TxSts\/clock
Path slack     : 21733288p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 21749500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16212
-------------------------------------   ----- 
End-of-path arrival time (ps)           16212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  21733288  RISE       1
\GBCL:BUART:tx_status_0\/main_3                 macrocell12     3667   7247  21733288  RISE       1
\GBCL:BUART:tx_status_0\/q                      macrocell12     3350  10597  21733288  RISE       1
\GBCL:BUART:sTX:TxSts\/status_0                 statusicell3    5615  16212  21733288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:TxSts\/clock                               statusicell3        0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_2\/q
Path End       : \GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 21733378p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -6190
--------------------------------------------   -------- 
End-of-path required time (ps)                 21743810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10432
-------------------------------------   ----- 
End-of-path arrival time (ps)           10432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_2\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_2\/q                      macrocell66     1250   1250  21733378  RISE       1
\GBCL:BUART:counter_load_not\/main_3           macrocell11     3519   4769  21733378  RISE       1
\GBCL:BUART:counter_load_not\/q                macrocell11     3350   8119  21733378  RISE       1
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2313  10432  21733378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_2\/q
Path End       : \GBCL:BUART:sRX:RxBitCounter\/load
Capture Clock  : \GBCL:BUART:sRX:RxBitCounter\/clock
Path slack     : 21733899p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -5360
--------------------------------------------   -------- 
End-of-path required time (ps)                 21744640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10741
-------------------------------------   ----- 
End-of-path arrival time (ps)           10741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_2\/q            macrocell73   1250   1250  21733899  RISE       1
\GBCL:BUART:rx_counter_load\/main_3  macrocell14   3815   5065  21733899  RISE       1
\GBCL:BUART:rx_counter_load\/q       macrocell14   3350   8415  21733899  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/load   count7cell    2326  10741  21733899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_0\/q
Path End       : \GBCL:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \GBCL:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21736667p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21743990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7323
-------------------------------------   ---- 
End-of-path arrival time (ps)           7323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_0\/q                macrocell70     1250   1250  21733906  RISE       1
\GBCL:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   6073   7323  21736667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \GBCL:BUART:sRX:RxSts\/status_4
Capture Clock  : \GBCL:BUART:sRX:RxSts\/clock
Path slack     : 21737371p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 21749500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12129
-------------------------------------   ----- 
End-of-path arrival time (ps)           12129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  21737371  RISE       1
\GBCL:BUART:rx_status_4\/main_1                 macrocell16     2292   5872  21737371  RISE       1
\GBCL:BUART:rx_status_4\/q                      macrocell16     3350   9222  21737371  RISE       1
\GBCL:BUART:sRX:RxSts\/status_4                 statusicell4    2907  12129  21737371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxSts\/clock                               statusicell4        0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_1\/q
Path End       : \GBCL:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \GBCL:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21737886p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21743990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6104
-------------------------------------   ---- 
End-of-path arrival time (ps)           6104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_1\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_1\/q                macrocell64     1250   1250  21734586  RISE       1
\GBCL:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   4854   6104  21737886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_0\/q
Path End       : \GBCL:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \GBCL:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21737893p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21743990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6097
-------------------------------------   ---- 
End-of-path arrival time (ps)           6097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_0\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_0\/q                macrocell65     1250   1250  21734583  RISE       1
\GBCL:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   4847   6097  21737893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_ctrl_mark_last\/q
Path End       : \GBCL:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \GBCL:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21738604p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21743990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5386
-------------------------------------   ---- 
End-of-path arrival time (ps)           5386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_ctrl_mark_last\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_ctrl_mark_last\/q         macrocell68     1250   1250  21735413  RISE       1
\GBCL:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   4136   5386  21738604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \GBCL:BUART:tx_state_0\/main_3
Capture Clock  : \GBCL:BUART:tx_state_0\/clock_0
Path slack     : 21738731p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7759
-------------------------------------   ---- 
End-of-path arrival time (ps)           7759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  21733288  RISE       1
\GBCL:BUART:tx_state_0\/main_3                  macrocell65     4179   7759  21738731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_0\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \GBCL:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \GBCL:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21738992p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21743990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4998
-------------------------------------   ---- 
End-of-path arrival time (ps)           4998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  21734760  RISE       1
\GBCL:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   4808   4998  21738992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_bitclk_enable\/q
Path End       : \GBCL:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \GBCL:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21739324p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21743990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_bitclk_enable\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_bitclk_enable\/q          macrocell74     1250   1250  21739324  RISE       1
\GBCL:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   3416   4666  21739324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \GBCL:BUART:txn\/main_3
Capture Clock  : \GBCL:BUART:txn\/clock_0
Path slack     : 21739805p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6685
-------------------------------------   ---- 
End-of-path arrival time (ps)           6685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  21739805  RISE       1
\GBCL:BUART:txn\/main_3                macrocell63     2315   6685  21739805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:txn\/clock_0                                   macrocell63         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_0\/q
Path End       : \GBCL:BUART:rx_load_fifo\/main_1
Capture Clock  : \GBCL:BUART:rx_load_fifo\/clock_0
Path slack     : 21740089p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6401
-------------------------------------   ---- 
End-of-path arrival time (ps)           6401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_0\/q         macrocell70   1250   1250  21733906  RISE       1
\GBCL:BUART:rx_load_fifo\/main_1  macrocell71   5151   6401  21740089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_load_fifo\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_0\/q
Path End       : \GBCL:BUART:rx_status_2\/main_1
Capture Clock  : \GBCL:BUART:rx_status_2\/clock_0
Path slack     : 21740089p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6401
-------------------------------------   ---- 
End-of-path arrival time (ps)           6401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_0\/q        macrocell70   1250   1250  21733906  RISE       1
\GBCL:BUART:rx_status_2\/main_1  macrocell78   5151   6401  21740089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_status_2\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_0\/q
Path End       : \GBCL:BUART:rx_parity_error_pre\/main_1
Capture Clock  : \GBCL:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21740089p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6401
-------------------------------------   ---- 
End-of-path arrival time (ps)           6401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_0\/q                macrocell70   1250   1250  21733906  RISE       1
\GBCL:BUART:rx_parity_error_pre\/main_1  macrocell80   5151   6401  21740089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_error_pre\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_0\/q
Path End       : \GBCL:BUART:rx_parity_bit\/main_1
Capture Clock  : \GBCL:BUART:rx_parity_bit\/clock_0
Path slack     : 21740089p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6401
-------------------------------------   ---- 
End-of-path arrival time (ps)           6401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_0\/q          macrocell70   1250   1250  21733906  RISE       1
\GBCL:BUART:rx_parity_bit\/main_1  macrocell82   5151   6401  21740089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_bit\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_2\/q
Path End       : \GBCL:BUART:rx_load_fifo\/main_4
Capture Clock  : \GBCL:BUART:rx_load_fifo\/clock_0
Path slack     : 21740092p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6398
-------------------------------------   ---- 
End-of-path arrival time (ps)           6398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_2\/q         macrocell73   1250   1250  21733899  RISE       1
\GBCL:BUART:rx_load_fifo\/main_4  macrocell71   5148   6398  21740092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_load_fifo\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_2\/q
Path End       : \GBCL:BUART:rx_status_2\/main_4
Capture Clock  : \GBCL:BUART:rx_status_2\/clock_0
Path slack     : 21740092p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6398
-------------------------------------   ---- 
End-of-path arrival time (ps)           6398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_2\/q        macrocell73   1250   1250  21733899  RISE       1
\GBCL:BUART:rx_status_2\/main_4  macrocell78   5148   6398  21740092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_status_2\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_2\/q
Path End       : \GBCL:BUART:rx_parity_error_pre\/main_5
Capture Clock  : \GBCL:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21740092p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6398
-------------------------------------   ---- 
End-of-path arrival time (ps)           6398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_2\/q                macrocell73   1250   1250  21733899  RISE       1
\GBCL:BUART:rx_parity_error_pre\/main_5  macrocell80   5148   6398  21740092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_error_pre\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_2\/q
Path End       : \GBCL:BUART:rx_parity_bit\/main_5
Capture Clock  : \GBCL:BUART:rx_parity_bit\/clock_0
Path slack     : 21740092p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6398
-------------------------------------   ---- 
End-of-path arrival time (ps)           6398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_2\/q          macrocell73   1250   1250  21733899  RISE       1
\GBCL:BUART:rx_parity_bit\/main_5  macrocell82   5148   6398  21740092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_bit\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_1\/q
Path End       : \GBCL:BUART:txn\/main_1
Capture Clock  : \GBCL:BUART:txn\/clock_0
Path slack     : 21740955p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5535
-------------------------------------   ---- 
End-of-path arrival time (ps)           5535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_1\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_1\/q  macrocell64   1250   1250  21734586  RISE       1
\GBCL:BUART:txn\/main_1    macrocell63   4285   5535  21740955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:txn\/clock_0                                   macrocell63         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_0\/q
Path End       : \GBCL:BUART:txn\/main_2
Capture Clock  : \GBCL:BUART:txn\/clock_0
Path slack     : 21740964p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5526
-------------------------------------   ---- 
End-of-path arrival time (ps)           5526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_0\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_0\/q  macrocell65   1250   1250  21734583  RISE       1
\GBCL:BUART:txn\/main_2    macrocell63   4276   5526  21740964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:txn\/clock_0                                   macrocell63         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_bitclk_enable\/q
Path End       : \GBCL:BUART:rx_state_0\/main_2
Capture Clock  : \GBCL:BUART:rx_state_0\/clock_0
Path slack     : 21740967p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5523
-------------------------------------   ---- 
End-of-path arrival time (ps)           5523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_bitclk_enable\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_bitclk_enable\/q  macrocell74   1250   1250  21739324  RISE       1
\GBCL:BUART:rx_state_0\/main_2   macrocell70   4273   5523  21740967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_bitclk_enable\/q
Path End       : \GBCL:BUART:rx_state_3\/main_2
Capture Clock  : \GBCL:BUART:rx_state_3\/clock_0
Path slack     : 21740967p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5523
-------------------------------------   ---- 
End-of-path arrival time (ps)           5523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_bitclk_enable\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_bitclk_enable\/q  macrocell74   1250   1250  21739324  RISE       1
\GBCL:BUART:rx_state_3\/main_2   macrocell72   4273   5523  21740967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_bitclk_enable\/q
Path End       : \GBCL:BUART:rx_state_2\/main_2
Capture Clock  : \GBCL:BUART:rx_state_2\/clock_0
Path slack     : 21740967p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5523
-------------------------------------   ---- 
End-of-path arrival time (ps)           5523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_bitclk_enable\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_bitclk_enable\/q  macrocell74   1250   1250  21739324  RISE       1
\GBCL:BUART:rx_state_2\/main_2   macrocell73   4273   5523  21740967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_bitclk_enable\/q
Path End       : \GBCL:BUART:rx_status_3\/main_2
Capture Clock  : \GBCL:BUART:rx_status_3\/clock_0
Path slack     : 21740967p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5523
-------------------------------------   ---- 
End-of-path arrival time (ps)           5523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_bitclk_enable\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_bitclk_enable\/q  macrocell74   1250   1250  21739324  RISE       1
\GBCL:BUART:rx_status_3\/main_2  macrocell79   4273   5523  21740967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_status_3\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_3\/q
Path End       : \GBCL:BUART:rx_load_fifo\/main_3
Capture Clock  : \GBCL:BUART:rx_load_fifo\/clock_0
Path slack     : 21741107p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5383
-------------------------------------   ---- 
End-of-path arrival time (ps)           5383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_3\/q         macrocell72   1250   1250  21734506  RISE       1
\GBCL:BUART:rx_load_fifo\/main_3  macrocell71   4133   5383  21741107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_load_fifo\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_3\/q
Path End       : \GBCL:BUART:rx_status_2\/main_3
Capture Clock  : \GBCL:BUART:rx_status_2\/clock_0
Path slack     : 21741107p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5383
-------------------------------------   ---- 
End-of-path arrival time (ps)           5383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_3\/q        macrocell72   1250   1250  21734506  RISE       1
\GBCL:BUART:rx_status_2\/main_3  macrocell78   4133   5383  21741107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_status_2\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_3\/q
Path End       : \GBCL:BUART:rx_parity_error_pre\/main_4
Capture Clock  : \GBCL:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21741107p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5383
-------------------------------------   ---- 
End-of-path arrival time (ps)           5383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_3\/q                macrocell72   1250   1250  21734506  RISE       1
\GBCL:BUART:rx_parity_error_pre\/main_4  macrocell80   4133   5383  21741107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_error_pre\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_3\/q
Path End       : \GBCL:BUART:rx_parity_bit\/main_4
Capture Clock  : \GBCL:BUART:rx_parity_bit\/clock_0
Path slack     : 21741107p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5383
-------------------------------------   ---- 
End-of-path arrival time (ps)           5383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_3\/q          macrocell72   1250   1250  21734506  RISE       1
\GBCL:BUART:rx_parity_bit\/main_4  macrocell82   4133   5383  21741107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_bit\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_load_fifo\/q
Path End       : \GBCL:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \GBCL:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21741207p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3130
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5663
-------------------------------------   ---- 
End-of-path arrival time (ps)           5663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_load_fifo\/clock_0                          macrocell71         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_load_fifo\/q            macrocell71     1250   1250  21738127  RISE       1
\GBCL:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   4413   5663  21741207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_0\/q
Path End       : \GBCL:BUART:tx_state_2\/main_1
Capture Clock  : \GBCL:BUART:tx_state_2\/clock_0
Path slack     : 21741358p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5132
-------------------------------------   ---- 
End-of-path arrival time (ps)           5132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_0\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_0\/q       macrocell65   1250   1250  21734583  RISE       1
\GBCL:BUART:tx_state_2\/main_1  macrocell66   3882   5132  21741358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_2\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_0\/q
Path End       : \GBCL:BUART:tx_bitclk\/main_1
Capture Clock  : \GBCL:BUART:tx_bitclk\/clock_0
Path slack     : 21741358p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5132
-------------------------------------   ---- 
End-of-path arrival time (ps)           5132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_0\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_0\/q      macrocell65   1250   1250  21734583  RISE       1
\GBCL:BUART:tx_bitclk\/main_1  macrocell67   3882   5132  21741358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_bitclk\/clock_0                             macrocell67         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_0\/q
Path End       : \GBCL:BUART:tx_parity_bit\/main_2
Capture Clock  : \GBCL:BUART:tx_parity_bit\/clock_0
Path slack     : 21741358p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5132
-------------------------------------   ---- 
End-of-path arrival time (ps)           5132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_0\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_0\/q          macrocell65   1250   1250  21734583  RISE       1
\GBCL:BUART:tx_parity_bit\/main_2  macrocell69   3882   5132  21741358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_parity_bit\/clock_0                         macrocell69         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_1\/q
Path End       : \GBCL:BUART:tx_state_2\/main_0
Capture Clock  : \GBCL:BUART:tx_state_2\/clock_0
Path slack     : 21741360p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5130
-------------------------------------   ---- 
End-of-path arrival time (ps)           5130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_1\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_1\/q       macrocell64   1250   1250  21734586  RISE       1
\GBCL:BUART:tx_state_2\/main_0  macrocell66   3880   5130  21741360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_2\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_1\/q
Path End       : \GBCL:BUART:tx_bitclk\/main_0
Capture Clock  : \GBCL:BUART:tx_bitclk\/clock_0
Path slack     : 21741360p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5130
-------------------------------------   ---- 
End-of-path arrival time (ps)           5130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_1\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_1\/q      macrocell64   1250   1250  21734586  RISE       1
\GBCL:BUART:tx_bitclk\/main_0  macrocell67   3880   5130  21741360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_bitclk\/clock_0                             macrocell67         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_1\/q
Path End       : \GBCL:BUART:tx_parity_bit\/main_1
Capture Clock  : \GBCL:BUART:tx_parity_bit\/clock_0
Path slack     : 21741360p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5130
-------------------------------------   ---- 
End-of-path arrival time (ps)           5130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_1\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_1\/q          macrocell64   1250   1250  21734586  RISE       1
\GBCL:BUART:tx_parity_bit\/main_1  macrocell69   3880   5130  21741360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_parity_bit\/clock_0                         macrocell69         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_2\/q
Path End       : \GBCL:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \GBCL:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21741425p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5065
-------------------------------------   ---- 
End-of-path arrival time (ps)           5065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_2\/q               macrocell73   1250   1250  21733899  RISE       1
\GBCL:BUART:rx_state_stop1_reg\/main_3  macrocell75   3815   5065  21741425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_stop1_reg\/clock_0                    macrocell75         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_0\/q
Path End       : \GBCL:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \GBCL:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21741432p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5058
-------------------------------------   ---- 
End-of-path arrival time (ps)           5058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_0\/q               macrocell70   1250   1250  21733906  RISE       1
\GBCL:BUART:rx_state_stop1_reg\/main_1  macrocell75   3808   5058  21741432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_stop1_reg\/clock_0                    macrocell75         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_bitclk\/q
Path End       : \GBCL:BUART:tx_state_1\/main_4
Capture Clock  : \GBCL:BUART:tx_state_1\/clock_0
Path slack     : 21741508p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4982
-------------------------------------   ---- 
End-of-path arrival time (ps)           4982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_bitclk\/clock_0                             macrocell67         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_bitclk\/q        macrocell67   1250   1250  21741508  RISE       1
\GBCL:BUART:tx_state_1\/main_4  macrocell64   3732   4982  21741508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_1\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_bitclk\/q
Path End       : \GBCL:BUART:tx_state_0\/main_6
Capture Clock  : \GBCL:BUART:tx_state_0\/clock_0
Path slack     : 21741508p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4982
-------------------------------------   ---- 
End-of-path arrival time (ps)           4982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_bitclk\/clock_0                             macrocell67         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_bitclk\/q        macrocell67   1250   1250  21741508  RISE       1
\GBCL:BUART:tx_state_0\/main_6  macrocell65   3732   4982  21741508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_0\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_last\/q
Path End       : \GBCL:BUART:rx_state_2\/main_6
Capture Clock  : \GBCL:BUART:rx_state_2\/clock_0
Path slack     : 21741565p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4925
-------------------------------------   ---- 
End-of-path arrival time (ps)           4925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_last\/clock_0                               macrocell81         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_last\/q          macrocell81   1250   1250  21741565  RISE       1
\GBCL:BUART:rx_state_2\/main_6  macrocell73   3675   4925  21741565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sRX:RxBitCounter\/count_4
Path End       : \GBCL:BUART:rx_state_0\/main_8
Capture Clock  : \GBCL:BUART:rx_state_0\/clock_0
Path slack     : 21741616p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  21741616  RISE       1
\GBCL:BUART:rx_state_0\/main_8         macrocell70   2934   4874  21741616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sRX:RxBitCounter\/count_4
Path End       : \GBCL:BUART:rx_state_3\/main_7
Capture Clock  : \GBCL:BUART:rx_state_3\/clock_0
Path slack     : 21741616p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  21741616  RISE       1
\GBCL:BUART:rx_state_3\/main_7         macrocell72   2934   4874  21741616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sRX:RxBitCounter\/count_5
Path End       : \GBCL:BUART:rx_state_0\/main_7
Capture Clock  : \GBCL:BUART:rx_state_0\/clock_0
Path slack     : 21741630p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4860
-------------------------------------   ---- 
End-of-path arrival time (ps)           4860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  21741630  RISE       1
\GBCL:BUART:rx_state_0\/main_7         macrocell70   2920   4860  21741630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sRX:RxBitCounter\/count_5
Path End       : \GBCL:BUART:rx_state_3\/main_6
Capture Clock  : \GBCL:BUART:rx_state_3\/clock_0
Path slack     : 21741630p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4860
-------------------------------------   ---- 
End-of-path arrival time (ps)           4860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  21741630  RISE       1
\GBCL:BUART:rx_state_3\/main_6         macrocell72   2920   4860  21741630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sRX:RxBitCounter\/count_6
Path End       : \GBCL:BUART:rx_state_0\/main_6
Capture Clock  : \GBCL:BUART:rx_state_0\/clock_0
Path slack     : 21741631p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4859
-------------------------------------   ---- 
End-of-path arrival time (ps)           4859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  21741631  RISE       1
\GBCL:BUART:rx_state_0\/main_6         macrocell70   2919   4859  21741631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sRX:RxBitCounter\/count_6
Path End       : \GBCL:BUART:rx_state_3\/main_5
Capture Clock  : \GBCL:BUART:rx_state_3\/clock_0
Path slack     : 21741631p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4859
-------------------------------------   ---- 
End-of-path arrival time (ps)           4859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  21741631  RISE       1
\GBCL:BUART:rx_state_3\/main_5         macrocell72   2919   4859  21741631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sRX:RxBitCounter\/count_2
Path End       : \GBCL:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \GBCL:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21741658p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  21741658  RISE       1
\GBCL:BUART:rx_bitclk_enable\/main_0   macrocell74   2892   4832  21741658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_bitclk_enable\/clock_0                      macrocell74         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 21741658p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  21741658  RISE       1
MODIN5_1/main_0                        macrocell76   2892   4832  21741658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell76         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 21741658p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  21741658  RISE       1
MODIN5_0/main_0                        macrocell77   2892   4832  21741658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell77         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sRX:RxBitCounter\/count_1
Path End       : \GBCL:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \GBCL:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21741659p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  21741659  RISE       1
\GBCL:BUART:rx_bitclk_enable\/main_1   macrocell74   2891   4831  21741659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_bitclk_enable\/clock_0                      macrocell74         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 21741659p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  21741659  RISE       1
MODIN5_1/main_1                        macrocell76   2891   4831  21741659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell76         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 21741659p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  21741659  RISE       1
MODIN5_0/main_1                        macrocell77   2891   4831  21741659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell77         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sRX:RxBitCounter\/count_0
Path End       : \GBCL:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \GBCL:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21741678p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  21741678  RISE       1
\GBCL:BUART:rx_bitclk_enable\/main_2   macrocell74   2872   4812  21741678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_bitclk_enable\/clock_0                      macrocell74         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_2\/q
Path End       : \GBCL:BUART:tx_state_1\/main_3
Capture Clock  : \GBCL:BUART:tx_state_1\/clock_0
Path slack     : 21741721p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_2\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_2\/q       macrocell66   1250   1250  21733378  RISE       1
\GBCL:BUART:tx_state_1\/main_3  macrocell64   3519   4769  21741721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_1\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_2\/q
Path End       : \GBCL:BUART:tx_state_0\/main_4
Capture Clock  : \GBCL:BUART:tx_state_0\/clock_0
Path slack     : 21741721p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_2\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_2\/q       macrocell66   1250   1250  21733378  RISE       1
\GBCL:BUART:tx_state_0\/main_4  macrocell65   3519   4769  21741721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_0\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_ctrl_mark_last\/q
Path End       : \GBCL:BUART:rx_state_0\/main_0
Capture Clock  : \GBCL:BUART:rx_state_0\/clock_0
Path slack     : 21742020p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4470
-------------------------------------   ---- 
End-of-path arrival time (ps)           4470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_ctrl_mark_last\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_ctrl_mark_last\/q  macrocell68   1250   1250  21735413  RISE       1
\GBCL:BUART:rx_state_0\/main_0    macrocell70   3220   4470  21742020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_ctrl_mark_last\/q
Path End       : \GBCL:BUART:rx_state_3\/main_0
Capture Clock  : \GBCL:BUART:rx_state_3\/clock_0
Path slack     : 21742020p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4470
-------------------------------------   ---- 
End-of-path arrival time (ps)           4470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_ctrl_mark_last\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_ctrl_mark_last\/q  macrocell68   1250   1250  21735413  RISE       1
\GBCL:BUART:rx_state_3\/main_0    macrocell72   3220   4470  21742020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_ctrl_mark_last\/q
Path End       : \GBCL:BUART:rx_state_2\/main_0
Capture Clock  : \GBCL:BUART:rx_state_2\/clock_0
Path slack     : 21742020p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4470
-------------------------------------   ---- 
End-of-path arrival time (ps)           4470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_ctrl_mark_last\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_ctrl_mark_last\/q  macrocell68   1250   1250  21735413  RISE       1
\GBCL:BUART:rx_state_2\/main_0    macrocell73   3220   4470  21742020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_ctrl_mark_last\/q
Path End       : \GBCL:BUART:rx_status_3\/main_0
Capture Clock  : \GBCL:BUART:rx_status_3\/clock_0
Path slack     : 21742020p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4470
-------------------------------------   ---- 
End-of-path arrival time (ps)           4470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_ctrl_mark_last\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_ctrl_mark_last\/q  macrocell68   1250   1250  21735413  RISE       1
\GBCL:BUART:rx_status_3\/main_0   macrocell79   3220   4470  21742020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_status_3\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \GBCL:BUART:tx_state_2\/main_2
Capture Clock  : \GBCL:BUART:tx_state_2\/clock_0
Path slack     : 21742024p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4466
-------------------------------------   ---- 
End-of-path arrival time (ps)           4466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  21734760  RISE       1
\GBCL:BUART:tx_state_2\/main_2               macrocell66     4276   4466  21742024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_2\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \GBCL:BUART:tx_bitclk\/main_2
Capture Clock  : \GBCL:BUART:tx_bitclk\/clock_0
Path slack     : 21742024p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4466
-------------------------------------   ---- 
End-of-path arrival time (ps)           4466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  21734760  RISE       1
\GBCL:BUART:tx_bitclk\/main_2                macrocell67     4276   4466  21742024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_bitclk\/clock_0                             macrocell67         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_ctrl_mark_last\/q
Path End       : \GBCL:BUART:rx_load_fifo\/main_0
Capture Clock  : \GBCL:BUART:rx_load_fifo\/clock_0
Path slack     : 21742029p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4461
-------------------------------------   ---- 
End-of-path arrival time (ps)           4461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_ctrl_mark_last\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_ctrl_mark_last\/q  macrocell68   1250   1250  21735413  RISE       1
\GBCL:BUART:rx_load_fifo\/main_0  macrocell71   3211   4461  21742029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_load_fifo\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_ctrl_mark_last\/q
Path End       : \GBCL:BUART:rx_status_2\/main_0
Capture Clock  : \GBCL:BUART:rx_status_2\/clock_0
Path slack     : 21742029p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4461
-------------------------------------   ---- 
End-of-path arrival time (ps)           4461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_ctrl_mark_last\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_ctrl_mark_last\/q  macrocell68   1250   1250  21735413  RISE       1
\GBCL:BUART:rx_status_2\/main_0   macrocell78   3211   4461  21742029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_status_2\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_ctrl_mark_last\/q
Path End       : \GBCL:BUART:rx_parity_error_pre\/main_0
Capture Clock  : \GBCL:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21742029p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4461
-------------------------------------   ---- 
End-of-path arrival time (ps)           4461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_ctrl_mark_last\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_ctrl_mark_last\/q         macrocell68   1250   1250  21735413  RISE       1
\GBCL:BUART:rx_parity_error_pre\/main_0  macrocell80   3211   4461  21742029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_error_pre\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_ctrl_mark_last\/q
Path End       : \GBCL:BUART:rx_parity_bit\/main_0
Capture Clock  : \GBCL:BUART:rx_parity_bit\/clock_0
Path slack     : 21742029p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4461
-------------------------------------   ---- 
End-of-path arrival time (ps)           4461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_ctrl_mark_last\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_ctrl_mark_last\/q   macrocell68   1250   1250  21735413  RISE       1
\GBCL:BUART:rx_parity_bit\/main_0  macrocell82   3211   4461  21742029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_bit\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_3\/q
Path End       : \GBCL:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \GBCL:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21742032p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_3\/q               macrocell72   1250   1250  21734506  RISE       1
\GBCL:BUART:rx_state_stop1_reg\/main_2  macrocell75   3208   4458  21742032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_stop1_reg\/clock_0                    macrocell75         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_bitclk\/q
Path End       : \GBCL:BUART:txn\/main_6
Capture Clock  : \GBCL:BUART:txn\/clock_0
Path slack     : 21742436p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4054
-------------------------------------   ---- 
End-of-path arrival time (ps)           4054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_bitclk\/clock_0                             macrocell67         0      0  RISE       1

Data path
pin name                  model name   delay     AT     slack  edge  Fanout
------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_bitclk\/q  macrocell67   1250   1250  21741508  RISE       1
\GBCL:BUART:txn\/main_6   macrocell63   2804   4054  21742436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:txn\/clock_0                                   macrocell63         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_bitclk\/q
Path End       : \GBCL:BUART:tx_state_2\/main_4
Capture Clock  : \GBCL:BUART:tx_state_2\/clock_0
Path slack     : 21742462p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_bitclk\/clock_0                             macrocell67         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_bitclk\/q        macrocell67   1250   1250  21741508  RISE       1
\GBCL:BUART:tx_state_2\/main_4  macrocell66   2778   4028  21742462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_2\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_bitclk\/q
Path End       : \GBCL:BUART:tx_parity_bit\/main_4
Capture Clock  : \GBCL:BUART:tx_parity_bit\/clock_0
Path slack     : 21742462p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_bitclk\/clock_0                             macrocell67         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_bitclk\/q           macrocell67   1250   1250  21741508  RISE       1
\GBCL:BUART:tx_parity_bit\/main_4  macrocell69   2778   4028  21742462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_parity_bit\/clock_0                         macrocell69         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 21742612p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell77         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q       macrocell77   1250   1250  21734334  RISE       1
MODIN5_1/main_4  macrocell76   2628   3878  21742612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell76         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 21742612p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell77         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q       macrocell77   1250   1250  21734334  RISE       1
MODIN5_0/main_3  macrocell77   2628   3878  21742612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell77         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_bitclk_enable\/q
Path End       : \GBCL:BUART:rx_load_fifo\/main_2
Capture Clock  : \GBCL:BUART:rx_load_fifo\/clock_0
Path slack     : 21742620p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_bitclk_enable\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_bitclk_enable\/q   macrocell74   1250   1250  21739324  RISE       1
\GBCL:BUART:rx_load_fifo\/main_2  macrocell71   2620   3870  21742620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_load_fifo\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_bitclk_enable\/q
Path End       : \GBCL:BUART:rx_status_2\/main_2
Capture Clock  : \GBCL:BUART:rx_status_2\/clock_0
Path slack     : 21742620p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_bitclk_enable\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_bitclk_enable\/q  macrocell74   1250   1250  21739324  RISE       1
\GBCL:BUART:rx_status_2\/main_2  macrocell78   2620   3870  21742620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_status_2\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_bitclk_enable\/q
Path End       : \GBCL:BUART:rx_parity_error_pre\/main_2
Capture Clock  : \GBCL:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21742620p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_bitclk_enable\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_bitclk_enable\/q          macrocell74   1250   1250  21739324  RISE       1
\GBCL:BUART:rx_parity_error_pre\/main_2  macrocell80   2620   3870  21742620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_error_pre\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_bitclk_enable\/q
Path End       : \GBCL:BUART:rx_parity_bit\/main_2
Capture Clock  : \GBCL:BUART:rx_parity_bit\/clock_0
Path slack     : 21742620p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_bitclk_enable\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_bitclk_enable\/q    macrocell74   1250   1250  21739324  RISE       1
\GBCL:BUART:rx_parity_bit\/main_2  macrocell82   2620   3870  21742620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_bit\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_parity_bit\/q
Path End       : \GBCL:BUART:txn\/main_7
Capture Clock  : \GBCL:BUART:txn\/clock_0
Path slack     : 21742645p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_parity_bit\/clock_0                         macrocell69         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_parity_bit\/q  macrocell69   1250   1250  21742645  RISE       1
\GBCL:BUART:txn\/main_7       macrocell63   2595   3845  21742645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:txn\/clock_0                                   macrocell63         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_parity_bit\/q
Path End       : \GBCL:BUART:tx_parity_bit\/main_5
Capture Clock  : \GBCL:BUART:tx_parity_bit\/clock_0
Path slack     : 21742645p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_parity_bit\/clock_0                         macrocell69         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_parity_bit\/q       macrocell69   1250   1250  21742645  RISE       1
\GBCL:BUART:tx_parity_bit\/main_5  macrocell69   2595   3845  21742645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_parity_bit\/clock_0                         macrocell69         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:txn\/q
Path End       : \GBCL:BUART:tx_parity_bit\/main_0
Capture Clock  : \GBCL:BUART:tx_parity_bit\/clock_0
Path slack     : 21742647p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:txn\/clock_0                                   macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:txn\/q                 macrocell63   1250   1250  21742647  RISE       1
\GBCL:BUART:tx_parity_bit\/main_0  macrocell69   2593   3843  21742647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_parity_bit\/clock_0                         macrocell69         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_2\/q
Path End       : \GBCL:BUART:tx_state_2\/main_3
Capture Clock  : \GBCL:BUART:tx_state_2\/clock_0
Path slack     : 21742648p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_2\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_2\/q       macrocell66   1250   1250  21733378  RISE       1
\GBCL:BUART:tx_state_2\/main_3  macrocell66   2592   3842  21742648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_2\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_2\/q
Path End       : \GBCL:BUART:tx_bitclk\/main_3
Capture Clock  : \GBCL:BUART:tx_bitclk\/clock_0
Path slack     : 21742648p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_2\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_2\/q      macrocell66   1250   1250  21733378  RISE       1
\GBCL:BUART:tx_bitclk\/main_3  macrocell67   2592   3842  21742648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_bitclk\/clock_0                             macrocell67         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_2\/q
Path End       : \GBCL:BUART:tx_parity_bit\/main_3
Capture Clock  : \GBCL:BUART:tx_parity_bit\/clock_0
Path slack     : 21742648p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_2\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_2\/q          macrocell66   1250   1250  21733378  RISE       1
\GBCL:BUART:tx_parity_bit\/main_3  macrocell69   2592   3842  21742648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_parity_bit\/clock_0                         macrocell69         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_2\/q
Path End       : \GBCL:BUART:txn\/main_4
Capture Clock  : \GBCL:BUART:txn\/clock_0
Path slack     : 21742648p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_2\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_2\/q  macrocell66   1250   1250  21733378  RISE       1
\GBCL:BUART:txn\/main_4    macrocell63   2592   3842  21742648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:txn\/clock_0                                   macrocell63         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:txn\/q
Path End       : \GBCL:BUART:txn\/main_0
Capture Clock  : \GBCL:BUART:txn\/clock_0
Path slack     : 21742653p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:txn\/clock_0                                   macrocell63         0      0  RISE       1

Data path
pin name                 model name   delay     AT     slack  edge  Fanout
-----------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:txn\/q       macrocell63   1250   1250  21742647  RISE       1
\GBCL:BUART:txn\/main_0  macrocell63   2587   3837  21742653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:txn\/clock_0                                   macrocell63         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_0\/q
Path End       : \GBCL:BUART:tx_state_1\/main_1
Capture Clock  : \GBCL:BUART:tx_state_1\/clock_0
Path slack     : 21742925p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_0\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_0\/q       macrocell65   1250   1250  21734583  RISE       1
\GBCL:BUART:tx_state_1\/main_1  macrocell64   2315   3565  21742925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_1\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_0\/q
Path End       : \GBCL:BUART:tx_state_0\/main_1
Capture Clock  : \GBCL:BUART:tx_state_0\/clock_0
Path slack     : 21742925p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_0\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_0\/q       macrocell65   1250   1250  21734583  RISE       1
\GBCL:BUART:tx_state_0\/main_1  macrocell65   2315   3565  21742925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_0\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_1\/q
Path End       : \GBCL:BUART:tx_state_1\/main_0
Capture Clock  : \GBCL:BUART:tx_state_1\/clock_0
Path slack     : 21742928p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_1\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_1\/q       macrocell64   1250   1250  21734586  RISE       1
\GBCL:BUART:tx_state_1\/main_0  macrocell64   2312   3562  21742928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_1\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_1\/q
Path End       : \GBCL:BUART:tx_state_0\/main_0
Capture Clock  : \GBCL:BUART:tx_state_0\/clock_0
Path slack     : 21742928p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_1\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_1\/q       macrocell64   1250   1250  21734586  RISE       1
\GBCL:BUART:tx_state_0\/main_0  macrocell65   2312   3562  21742928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_0\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_3\/q
Path End       : \GBCL:BUART:rx_state_0\/main_4
Capture Clock  : \GBCL:BUART:rx_state_0\/clock_0
Path slack     : 21742930p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_3\/q       macrocell72   1250   1250  21734506  RISE       1
\GBCL:BUART:rx_state_0\/main_4  macrocell70   2310   3560  21742930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_3\/q
Path End       : \GBCL:BUART:rx_state_3\/main_3
Capture Clock  : \GBCL:BUART:rx_state_3\/clock_0
Path slack     : 21742930p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_3\/q       macrocell72   1250   1250  21734506  RISE       1
\GBCL:BUART:rx_state_3\/main_3  macrocell72   2310   3560  21742930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_3\/q
Path End       : \GBCL:BUART:rx_state_2\/main_3
Capture Clock  : \GBCL:BUART:rx_state_2\/clock_0
Path slack     : 21742930p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_3\/q       macrocell72   1250   1250  21734506  RISE       1
\GBCL:BUART:rx_state_2\/main_3  macrocell73   2310   3560  21742930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_3\/q
Path End       : \GBCL:BUART:rx_status_3\/main_4
Capture Clock  : \GBCL:BUART:rx_status_3\/clock_0
Path slack     : 21742930p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_3\/q        macrocell72   1250   1250  21734506  RISE       1
\GBCL:BUART:rx_status_3\/main_4  macrocell79   2310   3560  21742930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_status_3\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_0\/q
Path End       : \GBCL:BUART:rx_state_0\/main_1
Capture Clock  : \GBCL:BUART:rx_state_0\/clock_0
Path slack     : 21742932p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_0\/q       macrocell70   1250   1250  21733906  RISE       1
\GBCL:BUART:rx_state_0\/main_1  macrocell70   2308   3558  21742932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_0\/q
Path End       : \GBCL:BUART:rx_state_3\/main_1
Capture Clock  : \GBCL:BUART:rx_state_3\/clock_0
Path slack     : 21742932p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_0\/q       macrocell70   1250   1250  21733906  RISE       1
\GBCL:BUART:rx_state_3\/main_1  macrocell72   2308   3558  21742932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_0\/q
Path End       : \GBCL:BUART:rx_state_2\/main_1
Capture Clock  : \GBCL:BUART:rx_state_2\/clock_0
Path slack     : 21742932p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_0\/q       macrocell70   1250   1250  21733906  RISE       1
\GBCL:BUART:rx_state_2\/main_1  macrocell73   2308   3558  21742932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_0\/q
Path End       : \GBCL:BUART:rx_status_3\/main_1
Capture Clock  : \GBCL:BUART:rx_status_3\/clock_0
Path slack     : 21742932p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_0\/q        macrocell70   1250   1250  21733906  RISE       1
\GBCL:BUART:rx_status_3\/main_1  macrocell79   2308   3558  21742932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_status_3\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_2\/q
Path End       : \GBCL:BUART:rx_state_0\/main_5
Capture Clock  : \GBCL:BUART:rx_state_0\/clock_0
Path slack     : 21742935p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_2\/q       macrocell73   1250   1250  21733899  RISE       1
\GBCL:BUART:rx_state_0\/main_5  macrocell70   2305   3555  21742935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_2\/q
Path End       : \GBCL:BUART:rx_state_3\/main_4
Capture Clock  : \GBCL:BUART:rx_state_3\/clock_0
Path slack     : 21742935p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_2\/q       macrocell73   1250   1250  21733899  RISE       1
\GBCL:BUART:rx_state_3\/main_4  macrocell72   2305   3555  21742935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_2\/q
Path End       : \GBCL:BUART:rx_state_2\/main_4
Capture Clock  : \GBCL:BUART:rx_state_2\/clock_0
Path slack     : 21742935p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_2\/q       macrocell73   1250   1250  21733899  RISE       1
\GBCL:BUART:rx_state_2\/main_4  macrocell73   2305   3555  21742935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_2\/q
Path End       : \GBCL:BUART:rx_status_3\/main_5
Capture Clock  : \GBCL:BUART:rx_status_3\/clock_0
Path slack     : 21742935p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_2\/q        macrocell73   1250   1250  21733899  RISE       1
\GBCL:BUART:rx_status_3\/main_5  macrocell79   2305   3555  21742935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_status_3\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_parity_bit\/q
Path End       : \GBCL:BUART:rx_parity_error_pre\/main_7
Capture Clock  : \GBCL:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21742936p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_bit\/clock_0                         macrocell82         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_parity_bit\/q             macrocell82   1250   1250  21742936  RISE       1
\GBCL:BUART:rx_parity_error_pre\/main_7  macrocell80   2304   3554  21742936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_error_pre\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_parity_bit\/q
Path End       : \GBCL:BUART:rx_parity_bit\/main_6
Capture Clock  : \GBCL:BUART:rx_parity_bit\/clock_0
Path slack     : 21742936p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_bit\/clock_0                         macrocell82         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_parity_bit\/q       macrocell82   1250   1250  21742936  RISE       1
\GBCL:BUART:rx_parity_bit\/main_6  macrocell82   2304   3554  21742936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_bit\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_ctrl_mark_last\/q
Path End       : \GBCL:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \GBCL:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21742939p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_ctrl_mark_last\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_ctrl_mark_last\/q        macrocell68   1250   1250  21735413  RISE       1
\GBCL:BUART:rx_state_stop1_reg\/main_0  macrocell75   2301   3551  21742939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_stop1_reg\/clock_0                    macrocell75         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 21742941p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell76         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q       macrocell76   1250   1250  21734533  RISE       1
MODIN5_1/main_3  macrocell76   2299   3549  21742941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell76         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_parity_error_pre\/q
Path End       : \GBCL:BUART:rx_status_2\/main_5
Capture Clock  : \GBCL:BUART:rx_status_2\/clock_0
Path slack     : 21742943p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_error_pre\/clock_0                   macrocell80         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_parity_error_pre\/q  macrocell80   1250   1250  21742943  RISE       1
\GBCL:BUART:rx_status_2\/main_5     macrocell78   2297   3547  21742943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_status_2\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_parity_error_pre\/q
Path End       : \GBCL:BUART:rx_parity_error_pre\/main_6
Capture Clock  : \GBCL:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21742943p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_error_pre\/clock_0                   macrocell80         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_parity_error_pre\/q       macrocell80   1250   1250  21742943  RISE       1
\GBCL:BUART:rx_parity_error_pre\/main_6  macrocell80   2297   3547  21742943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_error_pre\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \GBCL:BUART:tx_state_1\/main_2
Capture Clock  : \GBCL:BUART:tx_state_1\/clock_0
Path slack     : 21743103p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3387
-------------------------------------   ---- 
End-of-path arrival time (ps)           3387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  21734760  RISE       1
\GBCL:BUART:tx_state_1\/main_2               macrocell64     3197   3387  21743103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_1\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \GBCL:BUART:tx_state_0\/main_2
Capture Clock  : \GBCL:BUART:tx_state_0\/clock_0
Path slack     : 21743103p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3387
-------------------------------------   ---- 
End-of-path arrival time (ps)           3387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  21734760  RISE       1
\GBCL:BUART:tx_state_0\/main_2               macrocell65     3197   3387  21743103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_0\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \GBCL:BUART:txn\/main_5
Capture Clock  : \GBCL:BUART:txn\/clock_0
Path slack     : 21743113p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3377
-------------------------------------   ---- 
End-of-path arrival time (ps)           3377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  21743113  RISE       1
\GBCL:BUART:txn\/main_5                      macrocell63     3187   3377  21743113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:txn\/clock_0                                   macrocell63         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \GBCL:BUART:tx_state_0\/main_5
Capture Clock  : \GBCL:BUART:tx_state_0\/clock_0
Path slack     : 21743990p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2500
-------------------------------------   ---- 
End-of-path arrival time (ps)           2500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  21743113  RISE       1
\GBCL:BUART:tx_state_0\/main_5               macrocell65     2310   2500  21743990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_0\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_status_3\/q
Path End       : \GBCL:BUART:sRX:RxSts\/status_3
Capture Clock  : \GBCL:BUART:sRX:RxSts\/clock
Path slack     : 21744572p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 21749500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4928
-------------------------------------   ---- 
End-of-path arrival time (ps)           4928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_status_3\/clock_0                           macrocell79         0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_status_3\/q       macrocell79    1250   1250  21744572  RISE       1
\GBCL:BUART:sRX:RxSts\/status_3  statusicell4   3678   4928  21744572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxSts\/clock                               statusicell4        0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_status_2\/q
Path End       : \GBCL:BUART:sRX:RxSts\/status_2
Capture Clock  : \GBCL:BUART:sRX:RxSts\/clock
Path slack     : 21745932p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 21749500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_status_2\/clock_0                           macrocell78         0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_status_2\/q       macrocell78    1250   1250  21745932  RISE       1
\GBCL:BUART:sRX:RxSts\/status_2  statusicell4   2318   3568  21745932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxSts\/clock                               statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

