heat_3d_refsrc_9_Isrc_18_16_13_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_9_Isrc_18_16_13_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_7_Isrc_20_1_6_9_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_1_10_9_17_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else (B0 - Isrc2))
heat_3d_refsrc_21_Isrc_1_10_9_17_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else (B0 - Isrc2))
heat_3d_refsrc_4_Isrc_4_10_11_3_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + Isrc0) < (Isrc1 + Isrc1)) then 0 else 3)
heat_3d_refsrc_4_Isrc_4_10_11_3_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + Isrc0) < (Isrc1 + Isrc1)) then 0 else 3)
heat_3d_refsrc_19_Isrc_15_6_10_1_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_15_6_10_1_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_21_Isrc_7_6_8_18_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_2_7_4_17_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_17_Isrc_2_7_4_17_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_6_Isrc_14_11_5_9_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_14_11_5_9_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_3_Isrc_1_11_3_14_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + Isrc1) < (Isrc3 + Isrc3)) then 0 else Isrc1)
heat_3d_refsrc_3_Isrc_1_11_3_14_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + Isrc1) < (Isrc3 + Isrc3)) then 0 else Isrc1)
heat_3d_refsrc_14_Isrc_13_17_4_16_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_14_Isrc_13_17_4_16_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_1_Isrc_15_5_2_5_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_20_18_18_4_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_20_18_18_4_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_12_2_13_16_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_18_10_12_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 6)
heat_3d_refsrc_17_Isrc_18_10_12_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 6)
heat_3d_refsrc_3_Isrc_15_12_10_1_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 1))
heat_3d_refsrc_3_Isrc_15_12_10_1_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 1))
heat_3d_refsrc_5_Isrc_9_1_7_5_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 + 4))
heat_3d_refsrc_5_Isrc_9_1_7_5_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 + 4))
heat_3d_refsrc_2_Isrc_20_15_4_4_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else (Isrc1 - 4))
heat_3d_refsrc_2_Isrc_20_15_4_4_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else (Isrc1 - 4))
heat_3d_refsrc_1_Isrc_13_12_2_17_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_13_12_2_17_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_15_Isrc_16_11_13_16_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 2)
heat_3d_refsrc_15_Isrc_16_11_13_16_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 2)
heat_3d_refsrc_17_Isrc_18_15_1_9_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_18_15_1_9_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_9_15_5_6_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_19_6_18_18_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_6_17_4_13_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_11_Isrc_6_17_4_13_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_2_Isrc_10_18_18_9_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc3))
heat_3d_refsrc_2_Isrc_10_18_18_9_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc3))
heat_3d_refsrc_14_Isrc_13_6_2_10_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc0 - 2))
heat_3d_refsrc_14_Isrc_13_6_2_10_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc0 - 2))
heat_3d_refsrc_14_Isrc_3_7_14_8_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 3))
heat_3d_refsrc_14_Isrc_3_7_14_8_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 3))
heat_3d_refsrc_7_Isrc_8_15_13_4_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc3 + 2) < (B1 + 1)) && ((Isrc1 + 1) < B0)) then 0 else 2)
heat_3d_refsrc_20_Isrc_17_4_13_11_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_20_Isrc_17_4_13_11_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_3_Isrc_15_15_6_12_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_14_2_6_18_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_14_2_6_18_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_4_Isrc_14_3_17_5_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_14_3_17_5_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_20_Isrc_1_10_5_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc1 + Isrc1)) then 0 else Isrc1)
heat_3d_refsrc_20_Isrc_1_10_5_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc1 + Isrc1)) then 0 else Isrc1)
heat_3d_refsrc_8_Isrc_3_16_12_16_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_6_1_11_18_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_15_11_10_8_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc1)
heat_3d_refsrc_13_Isrc_15_11_10_8_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc1)
heat_3d_refsrc_5_Isrc_20_14_14_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_6_9_13_4_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_6_9_13_4_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_18_Isrc_9_8_1_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_9_8_1_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_2_Isrc_10_16_16_17_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_2_Isrc_10_16_16_17_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_9_Isrc_12_11_12_6_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B0) && (Isrc1 < B1)) then 0 else 3)
heat_3d_refsrc_9_Isrc_12_11_12_6_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B0) && (Isrc1 < B1)) then 0 else 3)
heat_3d_refsrc_19_Isrc_12_17_12_11_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_12_17_12_11_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_3_Isrc_19_2_1_9_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B1 - Isrc3))
heat_3d_refsrc_3_Isrc_19_2_1_9_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B1 - Isrc3))
heat_3d_refsrc_6_Isrc_18_15_13_15_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 6)
heat_3d_refsrc_6_Isrc_18_15_13_15_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 6)
heat_3d_refsrc_7_Isrc_5_10_7_12_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_7_Isrc_5_10_7_12_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_1_Isrc_19_8_7_6_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_19_8_7_6_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_10_Isrc_1_6_15_8_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc1 + Isrc2)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_10_Isrc_1_6_15_8_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc1 + Isrc2)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_14_Isrc_17_15_8_10_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 4))
heat_3d_refsrc_14_Isrc_17_15_8_10_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 4))
heat_3d_refsrc_8_Isrc_6_13_6_14_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_4_3_3_18_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_18_Isrc_4_3_3_18_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_2_Isrc_1_3_4_5_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc2 + Isrc2)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_1_3_4_5_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc2 + Isrc2)) then 0 else (5 + 6))
heat_3d_refsrc_6_Isrc_18_12_1_6_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_18_12_1_6_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_2_16_11_16_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_6_Isrc_2_16_11_16_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_7_Isrc_2_1_12_10_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_7_Isrc_2_1_12_10_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_14_Isrc_12_7_17_17_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_12_13_18_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_14_1_5_4_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_8_3_13_18_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + Isrc2) < B0) && ((Isrc1 + 2) < (B1 + 1))) then 0 else 2)
heat_3d_refsrc_13_Isrc_1_14_18_12_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (Isrc1 - 3))
heat_3d_refsrc_13_Isrc_1_14_18_12_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (Isrc1 - 3))
heat_3d_refsrc_0_Isrc_20_7_14_8_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 2) < B1) && ((B1 + Isrc3) < (B0 + Isrc2))) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_3_16_11_4_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_20_Isrc_3_16_11_4_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_9_Isrc_1_11_9_13_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_9_Isrc_1_11_9_13_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_20_Isrc_15_11_8_16_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_15_11_8_16_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_13_14_16_15_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_13_14_16_15_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_16_4_4_13_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_16_4_4_13_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_14_Isrc_4_5_6_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc0 + Isrc3)) then 0 else (Isrc3 - 3))
heat_3d_refsrc_14_Isrc_4_5_6_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc0 + Isrc3)) then 0 else (Isrc3 - 3))
heat_3d_refsrc_12_Isrc_9_5_11_5_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_3_10_1_11_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc0 + Isrc3)) then 0 else Isrc1)
heat_3d_refsrc_20_Isrc_3_10_1_11_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc0 + Isrc3)) then 0 else Isrc1)
heat_3d_refsrc_12_Isrc_2_15_15_3_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc3 + Isrc2)) then 0 else 3)
heat_3d_refsrc_12_Isrc_2_15_15_3_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc3 + Isrc2)) then 0 else 3)
heat_3d_refsrc_8_Isrc_20_10_9_11_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc3 + 2) < (B0 + 1)) && ((Isrc1 + Isrc2) < (B1 + 1))) then 0 else 1)
heat_3d_refsrc_15_Isrc_5_5_5_17_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_5_5_5_17_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_0_Isrc_7_3_15_13_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_2_12_7_18_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_19_11_8_13_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc1)
heat_3d_refsrc_11_Isrc_19_11_8_13_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc1)
heat_3d_refsrc_3_Isrc_4_12_4_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_8_12_11_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_2_9_8_13_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else (Isrc3 - 2))
heat_3d_refsrc_0_Isrc_2_9_8_13_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else (Isrc3 - 2))
heat_3d_refsrc_3_Isrc_18_11_14_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else ((B1 - 6) + (Isrc1 * Isrc2)))
heat_3d_refsrc_3_Isrc_18_11_14_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else ((B1 - 6) + (Isrc1 * Isrc2)))
heat_3d_refsrc_11_Isrc_17_7_11_14_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc2)
heat_3d_refsrc_11_Isrc_17_7_11_14_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc2)
heat_3d_refsrc_0_Isrc_19_18_18_2_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_19_18_18_2_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_7_9_7_10_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_15_7_17_4_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_15_7_17_4_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_1_Isrc_10_6_16_6_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_10_6_16_6_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_0_Isrc_1_17_1_6_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (Isrc1 - 6))
heat_3d_refsrc_0_Isrc_1_17_1_6_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (Isrc1 - 6))
heat_3d_refsrc_13_Isrc_15_14_7_4_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_13_Isrc_15_14_7_4_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_20_Isrc_6_18_1_8_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_1_18_1_4_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_17_Isrc_1_18_1_4_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_13_Isrc_8_12_2_15_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_10_8_10_4_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_10_8_10_4_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_7_1_7_6_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_20_10_9_10_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 2) < (B0 + 1)) && ((Isrc1 + Isrc2) < (B1 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_12_16_10_14_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_3_Isrc_12_16_10_14_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_15_Isrc_8_3_6_6_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_8_3_6_6_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_5_Isrc_6_11_14_2_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_19_6_5_6_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_19_6_5_6_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_4_Isrc_15_1_4_10_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_15_1_4_10_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_17_Isrc_17_11_2_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 6)
heat_3d_refsrc_0_Isrc_15_6_15_11_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_9_7_16_16_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_13_Isrc_9_7_16_16_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_7_Isrc_13_18_1_14_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_13_18_1_14_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_21_Isrc_11_8_3_9_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc0)
heat_3d_refsrc_21_Isrc_11_8_3_9_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc0)
heat_3d_refsrc_5_Isrc_16_16_1_16_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 2) < (B0 + 1)) && ((Isrc1 + 1) < (B1 + 2))) then 0 else (5 + 6))
heat_3d_refsrc_6_Isrc_16_8_10_16_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_12_Isrc_10_10_2_12_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_10_10_2_12_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_17_4_10_3_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_17_4_10_3_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_9_11_12_5_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_9_11_12_5_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_0_Isrc_3_16_13_2_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else (Isrc2 - 2))
heat_3d_refsrc_0_Isrc_3_16_13_2_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else (Isrc2 - 2))
heat_3d_refsrc_4_Isrc_2_15_5_14_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 2) < (Isrc3 + Isrc2)) then 0 else 2)
heat_3d_refsrc_4_Isrc_2_15_5_14_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 2) < (Isrc3 + Isrc2)) then 0 else 2)
heat_3d_refsrc_20_Isrc_5_11_15_9_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 3)
heat_3d_refsrc_6_Isrc_20_3_9_2_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 1) < (B0 + 2)) && ((Isrc0 + 2) < (B1 + Isrc1))) then 0 else 1)
heat_3d_refsrc_20_Isrc_1_8_7_2_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_20_Isrc_1_8_7_2_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_17_Isrc_19_17_12_16_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_19_17_12_16_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_13_Isrc_5_7_9_1_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 + 2))
heat_3d_refsrc_13_Isrc_5_7_9_1_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 + 2))
heat_3d_refsrc_8_Isrc_20_1_7_2_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 1) < (B1 + 2)) && ((1 + Isrc2) < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_12_14_18_9_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_12_14_18_9_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_1_Isrc_18_6_15_3_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_18_6_15_3_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_11_Isrc_14_6_12_8_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_11_Isrc_14_6_12_8_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_7_Isrc_20_15_13_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_20_15_13_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else 1)
heat_3d_refsrc_11_Isrc_15_13_3_10_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_11_Isrc_15_13_3_10_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_15_Isrc_14_9_9_5_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_14_9_9_5_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_14_Isrc_20_11_3_1_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 2) < (B0 + 1)) && ((Isrc0 + 1) < (B1 + Isrc2))) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_13_5_10_16_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_13_5_10_16_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_20_14_14_18_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_20_14_14_18_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_7_Isrc_16_9_2_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_6_5_2_8_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_17_1_16_7_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_9_Isrc_17_1_16_7_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_10_Isrc_10_8_1_2_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_10_8_1_2_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_14_16_16_15_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_14_16_16_15_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_21_Isrc_4_9_9_1_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_4_9_9_1_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_3_17_17_14_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_17_Isrc_3_17_17_14_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_21_Isrc_9_4_8_2_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_9_4_8_2_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_10_9_3_8_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_10_9_3_8_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_2_Isrc_10_9_10_4_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_10_9_10_4_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_11_4_7_16_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc0)
heat_3d_refsrc_14_Isrc_11_4_7_16_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc0)
heat_3d_refsrc_1_Isrc_18_11_7_6_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_6_7_16_9_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_12_8_1_16_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_6_Isrc_12_8_1_16_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_5_Isrc_7_1_2_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((B0 + Isrc0) < (B1 + B0)) && ((Isrc3 + 2) < B0)) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_4_8_5_5_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_20_Isrc_4_8_5_5_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_8_Isrc_6_13_11_9_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_14_18_18_1_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_14_18_18_1_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_7_Isrc_18_16_4_7_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_18_16_4_7_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_19_9_8_5_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_19_9_8_5_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_15_Isrc_11_7_14_18_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_11_7_14_18_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_20_Isrc_20_5_4_1_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B1 < Isrc0) then 0 else 3)
heat_3d_refsrc_17_Isrc_10_3_1_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 6)
heat_3d_refsrc_17_Isrc_10_3_1_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 6)
heat_3d_refsrc_10_Isrc_12_15_17_14_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_20_13_3_2_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + Isrc2) < B1) && ((B1 + 2) < (B0 + Isrc1))) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_5_14_14_17_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_5_14_14_17_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_11_15_8_1_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 2) < (B1 + 1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else 3)
heat_3d_refsrc_4_Isrc_5_9_18_7_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_5_9_18_7_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_17_11_14_10_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_17_11_14_10_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_17_Isrc_11_6_3_12_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_11_6_3_12_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_7_1_7_9_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_7_1_7_9_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_21_Isrc_18_8_16_2_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_21_Isrc_18_8_16_2_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_13_Isrc_3_13_16_4_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 5))
heat_3d_refsrc_13_Isrc_3_13_16_4_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 5))
heat_3d_refsrc_4_Isrc_4_6_15_13_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + Isrc0) < (Isrc1 + Isrc2)) then 0 else 2)
heat_3d_refsrc_4_Isrc_4_6_15_13_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + Isrc0) < (Isrc1 + Isrc2)) then 0 else 2)
heat_3d_refsrc_17_Isrc_1_16_13_15_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 6)
heat_3d_refsrc_17_Isrc_1_16_13_15_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 6)
heat_3d_refsrc_0_Isrc_14_1_17_10_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_0_Isrc_14_1_17_10_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_3_Isrc_10_5_17_2_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_3_Isrc_10_5_17_2_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_12_Isrc_11_14_6_15_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_2_1_10_1_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_20_Isrc_2_1_10_1_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_0_Isrc_5_6_11_14_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_16_5_12_14_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_2_Isrc_16_5_12_14_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_2_Isrc_4_7_15_9_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc2)) then 0 else (B0 - Isrc3))
heat_3d_refsrc_2_Isrc_4_7_15_9_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc2)) then 0 else (B0 - Isrc3))
heat_3d_refsrc_19_Isrc_20_1_12_5_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_17_3_4_2_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_17_3_4_2_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_20_3_8_7_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + Isrc2) < (B0 + Isrc1)) && ((Isrc0 + Isrc3) < (B1 + Isrc2))) then 0 else 1)
heat_3d_refsrc_16_Isrc_15_13_17_10_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_16_Isrc_15_13_17_10_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_6_Isrc_9_15_17_6_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_9_15_17_6_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_9_2_11_17_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_9_2_11_17_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_1_Isrc_7_16_4_3_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_7_16_4_3_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_13_Isrc_10_5_12_16_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_13_Isrc_10_5_12_16_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_20_Isrc_6_6_5_10_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_2_5_2_9_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_20_Isrc_2_5_2_9_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_9_Isrc_2_8_15_13_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 2) < (Isrc3 + Isrc1)) then 0 else 3)
heat_3d_refsrc_9_Isrc_2_8_15_13_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 2) < (Isrc3 + Isrc1)) then 0 else 3)
heat_3d_refsrc_6_Isrc_9_10_14_16_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_9_10_14_16_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_12_14_9_5_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else 1)
heat_3d_refsrc_7_Isrc_12_14_9_5_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else 1)
heat_3d_refsrc_15_Isrc_5_6_8_6_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_5_6_8_6_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_19_Isrc_4_2_3_11_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 2) < (Isrc0 + Isrc3)) then 0 else 1)
heat_3d_refsrc_19_Isrc_4_2_3_11_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 2) < (Isrc0 + Isrc3)) then 0 else 1)
heat_3d_refsrc_4_Isrc_17_12_18_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_17_12_18_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_0_Isrc_7_9_5_5_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_7_10_10_12_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_7_10_13_2_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_7_15_4_6_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_7_18_14_6_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_8_2_10_13_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 1) < (B0 + 2)) && ((Isrc0 + Isrc2) < (B1 + Isrc3))) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_8_5_4_2_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_8_9_6_13_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_8_15_14_9_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + Isrc2) < (B1 + Isrc1)) && ((Isrc2 + 2) < B0)) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_19_6_10_16_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_19_15_18_14_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_9_7_11_12_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_9_15_7_8_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((B0 + Isrc0) < (B1 + Isrc1)) && ((Isrc3 + Isrc1) < (B0 + Isrc2))) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_20_1_11_13_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((1 + Isrc2) < (B0 + 1)) && ((Isrc0 + 1) < (B1 + 2))) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_9_17_17_16_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_20_6_6_12_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_20_6_10_12_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_20_6_16_13_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_10_5_18_1_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_20_8_9_2_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((2 + Isrc2) < (B0 + 2)) && ((Isrc1 + Isrc2) < (B1 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_10_7_6_1_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_10_7_8_13_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_20_8_13_4_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 2) < (B0 + Isrc3)) && ((Isrc3 + Isrc2) < (B1 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_12_3_1_6_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_10_14_18_17_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_20_12_15_5_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_20_15_5_2_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + Isrc2) + (Isrc1 + 1)) < ((B1 + 2) + (B0 + 2))) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_11_3_1_16_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_8_6_10_11_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_8_8_8_1_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 2) < (B0 + 1)) && ((Isrc2 + 1) < (B1 + 2))) then 0 else 3)
heat_3d_refsrc_0_Isrc_20_17_7_6_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_11_9_9_8_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_8_9_16_15_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 2) < (B0 + 1)) && ((Isrc0 + Isrc3) < (B1 + Isrc2))) then 0 else 3)
heat_3d_refsrc_0_Isrc_11_9_17_8_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_1_3_4_18_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_1_Isrc_8_14_1_4_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 3)
heat_3d_refsrc_0_Isrc_11_13_12_4_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_11_14_2_12_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_11_14_14_9_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_1_3_5_1_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_1_Isrc_15_3_10_13_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_8_14_12_15_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_8_15_9_11_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + Isrc3) < (B1 + Isrc1)) && ((Isrc1 + 1) < B0)) then 0 else 3)
heat_3d_refsrc_2_Isrc_4_4_10_10_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_11_16_8_1_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_1_3_15_10_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc1 + Isrc2)) then 0 else 3)
heat_3d_refsrc_1_Isrc_8_18_10_13_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 1) < (B0 + 1)) && ((Isrc0 + 1) < (B1 + 2))) then 0 else 3)
heat_3d_refsrc_0_Isrc_2_1_4_10_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
heat_3d_refsrc_2_Isrc_4_6_3_14_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_4_10_7_1_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_11_18_2_8_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_1_4_4_14_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_1_Isrc_15_7_12_10_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_15_8_11_14_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_9_11_5_9_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_2_Isrc_15_13_3_9_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_4_14_7_9_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_11_18_12_18_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_12_1_14_10_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_12_3_13_1_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_12_4_11_17_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_12_7_17_1_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_12_8_1_8_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_12_12_2_1_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_12_16_11_1_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_13_10_6_4_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_13_10_15_14_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_1_1_6_6_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_1_1_8_17_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_1_4_13_18_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_1_Isrc_15_13_5_1_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_9_13_2_18_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_2_Isrc_15_18_1_6_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_16_1_8_10_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_4_18_13_13_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_1_1_10_16_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_1_7_6_9_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_1_8_13_14_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_1_Isrc_15_13_7_12_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_16_1_11_11_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_0_Isrc_13_11_2_14_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 1) < (B1 + 2)) && ((Isrc3 + 2) < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_9_14_13_5_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_2_Isrc_16_2_8_1_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_5_4_7_16_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_1_2_15_14_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < (2 + Isrc2)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_1_11_4_2_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_1_Isrc_16_3_15_16_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 3)
heat_3d_refsrc_0_Isrc_13_18_11_13_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_6_7_4_4_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_6_7_7_5_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_6_7_7_13_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_6_7_10_12_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_6_11_11_10_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_6_13_11_13_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_6_15_14_14_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_6_15_18_1_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_7_1_17_6_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_7_2_5_1_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_9_14_13_10_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_2_Isrc_16_4_18_4_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 1) < (B0 + 1)) && ((Isrc0 + 1) < (B1 + Isrc1))) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_5_4_14_4_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_1_5_7_8_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_1_13_9_5_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_1_Isrc_16_4_10_3_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_0_Isrc_14_1_12_5_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_14_17_6_6_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_14_17_12_6_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_14_17_15_14_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_7_7_4_12_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_7_8_16_14_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_9_16_17_10_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_3_Isrc_14_12_2_2_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_14_13_9_5_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_16_5_6_13_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_16_5_18_5_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 < B0) && (Isrc1 < B1)) && ((B0 + Isrc1) < (B1 + Isrc0))) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_5_8_13_5_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_1_5_10_10_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_1_16_17_15_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_1_Isrc_16_5_1_9_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_0_Isrc_15_4_12_13_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_15_4_16_5_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_7_9_6_14_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_7_14_1_1_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_9_16_18_11_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_3_Isrc_14_15_14_16_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_16_7_11_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else ((B0 + 1) * (2 * 4)))
heat_3d_refsrc_2_Isrc_5_10_3_2_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_16_7_5_2_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 1) + (Isrc1 + Isrc2)) < (1 + (B1 + B0))) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_1_7_10_4_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_2_10_4_16_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc3 < B0) then 0 else 3)
heat_3d_refsrc_1_Isrc_16_7_1_4_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 2) + (Isrc3 + Isrc1)) < (1 + (B1 + B0))) then 0 else 3)
heat_3d_refsrc_0_Isrc_15_9_14_1_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_7_16_17_1_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_9_17_10_5_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_8_3_2_14_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc3 + 1) < (B0 + Isrc1)) && ((Isrc1 + 2) < (B1 + 1))) then 0 else 2)
heat_3d_refsrc_3_Isrc_15_9_15_10_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc3 + 2) < (B1 + 1)) && ((Isrc3 + Isrc1) < (B0 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_5_15_8_9_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 2) < (B1 + 1)) && ((Isrc1 + 1) < B0)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_16_11_2_8_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_1_8_16_14_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_2_11_8_1_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_0_Isrc_15_10_1_8_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_16_12_3_12_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_16_14_11_7_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_3_Isrc_7_18_4_8_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_9_18_8_13_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_8_4_7_14_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 2)
heat_3d_refsrc_4_Isrc_18_8_6_17_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_18_8_10_2_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_3_Isrc_15_10_14_16_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_16_13_5_10_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_5_16_16_9_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_1_13_16_8_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_2_12_10_14_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_2_12_10_16_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_2_12_15_2_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_2_12_15_18_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_2_15_15_9_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < (2 + Isrc2)) then 0 else 3)
heat_3d_refsrc_0_Isrc_15_10_2_6_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_15_10_7_13_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_17_1_6_8_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_17_1_9_16_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_3_Isrc_7_18_8_9_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_10_2_12_18_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_10_5_7_1_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_8_5_8_14_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B0) && (Isrc1 < B1)) then 0 else 2)
heat_3d_refsrc_4_Isrc_18_10_6_6_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_18_13_8_16_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_3_Isrc_16_2_14_6_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_16_3_4_13_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_16_14_11_2_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_5_16_17_16_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_1_14_17_17_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_2_15_15_12_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_2_17_2_3_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_0_Isrc_15_15_18_10_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_17_1_15_11_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_3_Isrc_8_3_13_1_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 2) < (B0 + 1)) && ((Isrc1 + 2) < (B1 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_10_6_10_15_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_10_6_13_8_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_10_6_16_16_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_10_9_1_11_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_2_Isrc_11_6_2_11_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_11_6_13_14_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_8_6_1_10_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_8_6_8_5_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_8_18_6_1_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_9_6_18_9_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_9_9_5_5_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_19_11_5_9_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_3_Isrc_16_11_6_6_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_16_12_4_13_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_16_14_5_6_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_16_18_1_16_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 1) < (B0 + 1)) && ((Isrc3 + 1) < (B1 + 2))) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_16_15_9_1_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_1_15_2_16_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_6_8_5_5_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_6_11_3_4_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_6_16_8_6_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_6_17_5_14_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_7_1_16_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_7_7_16_8_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_2_17_8_7_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_0_Isrc_15_17_4_5_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_17_4_18_8_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_10_9_9_6_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_10_10_1_18_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_3_Isrc_8_6_6_1_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_8_8_6_5_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_8_9_1_6_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_8_9_9_5_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_9_9_6_2_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_9_10_17_8_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_19_16_4_6_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_19_16_5_2_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_3_Isrc_17_1_7_1_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 2) < (B1 + 1)) && ((B1 + 1) < (B0 + Isrc2))) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_4_18_13_6_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_5_1_8_9_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_16_16_9_2_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_1_16_13_8_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_7_9_17_4_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_3_1_9_1_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_0_Isrc_15_17_13_12_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_15_18_14_2_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_17_6_6_11_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_17_7_1_4_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 2) < (B1 + 1)) && ((B1 + 1) < (B0 + Isrc1))) then 0 else 3)
heat_3d_refsrc_1_Isrc_10_12_11_8_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_10_13_1_8_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_3_Isrc_8_12_10_17_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_9_1_10_4_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_9_18_16_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_19_18_13_8_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_3_Isrc_17_6_18_7_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_17_7_10_16_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_14_11_12_13_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_15_1_11_10_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_5_3_10_17_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_17_5_3_5_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B1 < Isrc0) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_1_17_11_14_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_7_11_2_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_7_18_15_2_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_3_4_15_11_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc0 + Isrc2)) then 0 else 3)
heat_3d_refsrc_0_Isrc_16_3_17_6_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_16_8_6_14_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_16_11_14_1_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_17_7_1_18_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_10_14_9_17_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_3_Isrc_9_7_18_10_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_10_2_16_5_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_19_18_14_1_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_3_Isrc_17_9_6_1_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_17_10_11_13_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_15_5_11_17_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_5_6_1_4_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_5_8_14_2_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_17_5_13_1_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_1_18_17_5_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_8_3_18_17_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 1) < (B0 + Isrc1)) && ((Isrc1 + 2) < (B1 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_3_7_10_14_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_0_Isrc_16_12_6_1_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_16_13_9_5_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_17_9_4_8_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_10_15_7_13_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 2) < (B1 + 1)) && ((Isrc1 + 1) < B0)) then 0 else 3)
heat_3d_refsrc_3_Isrc_9_10_7_12_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_9_11_12_5_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_9_15_1_9_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((B0 + Isrc3) < (B1 + Isrc1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_6_Isrc_12_8_3_3_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_13_2_6_15_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_13_4_12_15_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_13_14_3_15_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((B0 + Isrc0) < (B1 + B0)) && ((Isrc1 + Isrc2) < (B0 + 1))) then 0 else 6)
heat_3d_refsrc_4_Isrc_10_5_6_6_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_10_5_16_10_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_20_2_8_14_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc3 + 2) < B1) && ((B1 + Isrc3) < (B0 + Isrc0))) then 0 else 2)
heat_3d_refsrc_3_Isrc_18_11_13_6_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_18_12_4_13_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_18_15_16_2_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_15_5_17_1_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_5_9_14_5_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_17_2_6_14_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_17_7_1_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else ((B1 + 1) * (2 * 4)))
heat_3d_refsrc_2_Isrc_17_6_17_5_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_17_8_5_2_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_2_4_2_8_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_3_8_12_11_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_3_10_18_4_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_2_Isrc_8_6_7_4_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_8_16_10_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_8_17_3_13_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 2) < (B0 + Isrc2)) && ((Isrc2 + 2) < (B1 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_16_18_11_12_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_17_3_14_6_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_17_9_3_16_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_17_11_9_4_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_3_Isrc_9_17_8_4_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_10_15_14_18_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_6_Isrc_14_15_5_3_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((B0 + Isrc3) < (B1 + Isrc0)) && ((Isrc3 + Isrc1) < (B0 + 1))) then 0 else 6)
heat_3d_refsrc_4_Isrc_10_6_5_12_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_10_6_12_8_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_10_6_12_10_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_10_16_2_8_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_6_Isrc_7_18_9_16_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_4_Isrc_20_10_6_13_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_20_11_2_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_3_Isrc_18_18_12_5_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_19_2_10_5_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_15_8_6_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_15_12_2_17_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_15_15_10_9_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 2) < (B1 + 1)) && ((Isrc3 + Isrc2) < (B0 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_17_7_17_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else ((B1 + 1) * (2 * 4)))
heat_3d_refsrc_2_Isrc_17_14_11_13_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_2_5_11_1_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_3_12_8_13_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_3_17_12_16_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_4_1_15_1_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc0 + Isrc2)) then 0 else 3)
heat_3d_refsrc_0_Isrc_17_9_4_14_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_17_12_6_16_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_17_17_13_14_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_2_Isrc_9_2_11_1_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_10_2_15_2_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 1) < (B1 + 2)) && ((Isrc2 + 1) < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_11_3_13_15_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 1) < (B1 + Isrc1)) && ((Isrc3 + 2) < (B0 + 1))) then 0 else 3)
heat_3d_refsrc_6_Isrc_15_2_4_11_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 6)
heat_3d_refsrc_4_Isrc_10_17_7_4_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_6_Isrc_8_6_18_12_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_8_9_7_2_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else 1)
heat_3d_refsrc_4_Isrc_20_11_15_14_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc3 + Isrc2) + (Isrc1 + 1)) < ((B1 + 2) + (B0 + 1))) then 0 else 2)
heat_3d_refsrc_3_Isrc_19_7_11_5_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_17_8_5_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else ((B1 + 1) * (2 * 4)))
heat_3d_refsrc_5_Isrc_15_15_16_4_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_17_18_6_9_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_17_18_9_13_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_2_6_10_5_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_2_12_4_4_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_3_11_10_5_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_4_3_16_5_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_0_Isrc_17_12_3_12_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_17_14_8_6_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_17_18_9_14_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_18_1_7_13_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_2_Isrc_9_6_1_5_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_9_6_10_10_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_9_7_10_6_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_9_8_14_9_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_10_8_5_2_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_11_4_16_11_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_6_Isrc_15_7_17_15_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 6)
heat_3d_refsrc_4_Isrc_11_3_2_4_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_6_Isrc_8_11_7_17_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 1)
heat_3d_refsrc_4_Isrc_20_13_14_13_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 2) < B1) && ((B1 + Isrc1) < (B0 + Isrc0))) then 0 else 2)
heat_3d_refsrc_3_Isrc_19_14_6_6_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_19_18_18_6_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_20_1_3_1_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B1 < Isrc0) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_15_17_8_16_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_18_2_1_16_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_3_13_17_5_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_4_7_12_6_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_4_8_1_3_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_0_Isrc_18_3_15_17_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_18_6_10_5_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_18_6_11_9_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_18_10_10_10_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_2_Isrc_9_10_13_9_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_10_8_14_1_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_11_6_10_2_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_11_11_10_3_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_6_Isrc_15_10_9_7_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 6)
heat_3d_refsrc_4_Isrc_11_3_3_1_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 2)
heat_3d_refsrc_6_Isrc_8_13_7_2_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else 1)
heat_3d_refsrc_4_Isrc_20_14_13_2_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((2 + Isrc1) < B1) && ((B1 + 2) < (B0 + Isrc1))) then 0 else 2)
heat_3d_refsrc_6_Isrc_17_14_7_2_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_3_Isrc_20_2_8_10_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 1) < (B0 + 1)) && ((Isrc3 + Isrc2) < (B1 + 2))) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_7_17_4_2_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_5_Isrc_16_1_7_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_16_3_3_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_18_2_12_10_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_18_4_5_1_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B1 < Isrc0) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_4_1_3_6_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_4_2_17_13_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_4_8_5_2_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_0_Isrc_18_6_4_12_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_18_6_18_16_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_18_16_8_5_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_18_14_14_17_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_2_Isrc_9_14_2_6_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_9_15_5_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_9_16_4_8_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_10_8_14_12_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_10_8_15_17_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_11_13_6_12_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_11_14_2_18_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_6_Isrc_17_3_1_11_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 6)
heat_3d_refsrc_4_Isrc_11_7_17_9_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_6_Isrc_8_14_13_1_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 2) < (B0 + 1)) && ((Isrc0 + 1) < (B1 + 2))) then 0 else 1)
heat_3d_refsrc_6_Isrc_18_1_18_1_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_4_Isrc_20_17_14_9_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_3_Isrc_20_3_5_17_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_7_17_5_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_5_Isrc_16_5_11_2_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_18_10_3_14_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_4_2_18_2_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_4_8_7_6_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_4_8_9_5_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_0_Isrc_19_6_6_2_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_19_6_8_6_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_18_9_16_14_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_1_Isrc_18_18_15_7_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_2_Isrc_9_17_4_5_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_10_9_14_13_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_11_14_16_12_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_11_18_3_10_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_6_Isrc_17_6_18_11_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_17_16_14_11_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 6)
heat_3d_refsrc_4_Isrc_11_12_6_14_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_11_18_16_6_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_12_1_17_1_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_12_3_11_17_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_12_3_12_1_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_12_4_4_2_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_12_7_11_5_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_12_12_9_6_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_12_14_9_5_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_13_6_13_12_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_13_9_8_2_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_6_Isrc_8_16_12_18_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_8_17_4_12_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_9_9_14_9_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_18_5_9_17_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_4_Isrc_20_18_6_4_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_1_5_9_7_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_2_Isrc_12_3_16_18_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_12_6_4_11_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_12_6_17_11_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_12_7_8_15_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_12_14_12_11_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_12_15_9_7_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_13_6_9_10_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_20_3_7_14_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc3 + Isrc2) + (Isrc0 + 2)) < ((B1 + Isrc1) + (B0 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_7_17_18_14_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_5_Isrc_16_6_9_13_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_16_6_16_4_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_16_9_4_5_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_17_13_2_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else ((B1 + 1) * (2 * 4)))
heat_3d_refsrc_2_Isrc_18_15_13_16_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_4_3_11_4_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_4_10_8_1_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_7_Isrc_18_12_2_1_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_18_14_1_10_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_1_Isrc_19_4_5_15_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_2_Isrc_10_12_5_9_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_10_12_6_14_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_10_15_9_2_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((2 + Isrc2) < (B1 + 2)) && ((Isrc1 + 1) < B0)) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_10_9_15_10_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc3 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_12_3_5_8_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_12_3_17_7_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_12_5_9_8_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_12_7_1_7_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_12_8_1_12_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_12_10_5_13_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_12_11_3_6_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_12_13_4_11_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_12_13_4_18_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_12_16_12_9_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_12_16_18_8_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_13_6_3_6_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_13_6_12_17_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_13_9_4_4_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_6_Isrc_17_17_9_11_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 6)
heat_3d_refsrc_4_Isrc_13_12_6_12_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_13_16_4_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_6_Isrc_9_13_8_4_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_18_9_8_14_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_4_Isrc_1_8_8_11_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_7_Isrc_8_5_11_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_3_Isrc_20_4_13_12_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_20_10_16_8_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_16_14_14_4_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_18_15_14_1_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_4_9_1_6_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_4_10_10_4_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_4_11_3_8_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_7_Isrc_19_2_2_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_1_Isrc_19_4_5_18_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_2_Isrc_10_16_5_16_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_10_10_4_14_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc3 + 1) < (B1 + Isrc2)) && ((Isrc3 + 2) < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_13_10_4_14_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_6_Isrc_18_4_10_7_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 6)
heat_3d_refsrc_4_Isrc_13_18_6_4_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_13_18_13_13_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_6_Isrc_9_13_13_9_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_18_14_5_16_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_4_Isrc_2_1_4_11_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_7_Isrc_8_5_16_1_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_5_Isrc_5_13_6_16_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_5_16_1_13_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_20_13_1_1_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 1) < (B1 + 2)) && ((B1 + 1) < (B0 + Isrc1))) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_19_2_10_10_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_4_10_14_14_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + Isrc0) < (Isrc2 + Isrc1)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_4_15_5_6_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_5_2_3_16_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_7_Isrc_19_2_12_2_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_19_3_13_14_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_1_Isrc_19_6_9_2_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_19_10_14_1_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_2_Isrc_10_17_3_14_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_10_13_3_16_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_13_10_14_1_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_6_Isrc_18_10_7_3_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 6)
heat_3d_refsrc_4_Isrc_14_4_1_5_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_6_Isrc_9_16_2_13_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_12_2_18_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_3_5_17_11_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_6_Isrc_18_16_4_16_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_8_6_11_5_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_8_7_2_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_5_Isrc_6_2_17_4_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_6_3_10_2_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_6_6_5_5_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_6_7_12_1_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_6_7_14_9_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_6_9_17_17_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_6_9_18_9_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_6_10_16_6_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_6_14_5_9_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_6_16_1_8_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_17_9_3_9_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_20_14_6_8_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_20_15_2_9_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 1) + (Isrc1 + 2)) < (2 + (B1 + B0))) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_19_4_17_5_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_4_16_2_10_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_5_6_8_1_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_5_9_3_8_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_7_Isrc_19_4_10_18_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_1_Isrc_19_12_1_3_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_19_13_10_11_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_2_Isrc_10_17_11_4_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_13_11_10_8_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_6_Isrc_18_12_14_7_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_18_13_1_3_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 6)
heat_3d_refsrc_4_Isrc_14_6_16_16_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_14_7_1_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_6_Isrc_9_17_2_5_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_4_Isrc_3_7_4_11_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_6_Isrc_18_17_1_12_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_19_2_10_13_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_8_8_9_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc3 + 2) < (B0 + 1)) && ((Isrc1 + Isrc2) < (B1 + Isrc3))) then 0 else 1)
heat_3d_refsrc_5_Isrc_7_1_12_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_7_4_11_9_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_17_12_17_8_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_17_16_14_1_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_18_12_15_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_19_13_4_2_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_4_16_8_14_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_20_16_14_14_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_5_10_17_3_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_7_Isrc_19_5_1_2_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B1 < Isrc0) then 0 else 1)
heat_3d_refsrc_1_Isrc_19_17_13_5_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_2_Isrc_11_7_15_6_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_11_9_18_4_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_4_13_7_15_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc2)) then 0 else 1)
heat_3d_refsrc_8_Isrc_13_15_10_15_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 2) < (B1 + 1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_1_Isrc_13_15_2_6_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_13_15_16_18_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_6_Isrc_19_6_12_11_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_19_18_17_15_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 6)
heat_3d_refsrc_4_Isrc_14_14_16_4_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_6_Isrc_10_2_3_13_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_4_Isrc_3_15_1_11_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc0 + Isrc1)) then 0 else 3)
heat_3d_refsrc_6_Isrc_19_2_14_1_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_5_Isrc_7_4_17_9_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_8_10_18_9_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 1) < (B0 + 1)) && ((Isrc0 + Isrc3) < (B1 + Isrc1))) then 0 else 1)
heat_3d_refsrc_5_Isrc_18_2_18_2_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_19_16_2_1_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_4_16_11_4_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_5_12_5_6_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_5_14_9_6_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_5_15_15_3_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 2) < (B1 + Isrc3)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 3)
heat_3d_refsrc_7_Isrc_19_8_15_6_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_19_8_18_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_1_Isrc_19_18_17_2_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_2_Isrc_11_11_9_14_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 1) < (B1 + 1)) && ((Isrc3 + 2) < B0)) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_4_14_7_11_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_8_Isrc_14_6_11_13_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_14_7_16_15_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_1_Isrc_13_16_7_13_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_6_Isrc_20_8_7_15_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + Isrc3) + (2 + 2)) < ((B1 + 2) + (B0 + 1))) then 0 else 6)
heat_3d_refsrc_4_Isrc_14_16_10_2_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_6_Isrc_10_4_1_3_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
heat_3d_refsrc_6_Isrc_10_7_6_6_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_10_7_17_16_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_4_Isrc_4_14_4_7_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_6_Isrc_19_11_2_6_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_19_14_12_13_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_19_17_16_13_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_5_Isrc_7_7_8_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_7_15_16_5_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_18_5_9_5_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_8_11_9_6_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_8_13_17_9_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 2) < (B0 + 1)) && ((Isrc0 + Isrc1) < (B1 + Isrc2))) then 0 else 1)
heat_3d_refsrc_2_Isrc_19_17_17_13_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_5_2_12_9_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_5_2_14_17_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_5_16_16_17_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_7_Isrc_19_9_2_9_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_1_Isrc_20_1_9_17_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_8_Isrc_4_15_2_10_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 2) < (Isrc0 + Isrc1)) then 0 else 1)
heat_3d_refsrc_2_Isrc_11_14_16_2_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_14_8_6_6_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_14_9_10_2_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_1_Isrc_13_17_11_15_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_3_16_6_4_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_4_5_7_12_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_4_10_2_16_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc3 < B0) then 0 else 3)
heat_3d_refsrc_4_Isrc_15_1_5_6_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_15_2_2_16_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_6_Isrc_20_13_6_3_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_1_2_10_10_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_6_Isrc_11_1_18_13_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_4_Isrc_4_17_2_3_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_5_Isrc_7_16_17_16_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_10_17_7_17_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_18_10_18_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_20_2_9_9_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 1) < (B0 + 2)) && ((Isrc0 + 1) < (B1 + 2))) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_5_6_15_17_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_5_7_2_12_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_5_7_9_5_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_8_16_5_2_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else 1)
heat_3d_refsrc_1_Isrc_6_1_6_17_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_6_1_15_7_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_6_4_11_13_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_6_7_6_13_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_6_8_3_4_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_6_8_4_16_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_6_12_4_8_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_6_17_6_12_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_7_1_2_9_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_7_Isrc_19_9_11_2_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_1_Isrc_20_4_2_15_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 1) + (Isrc3 + 2)) < (2 + (B1 + B0))) then 0 else 3)
heat_3d_refsrc_8_Isrc_5_1_7_11_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_2_Isrc_12_5_11_8_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_12_6_17_5_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_12_11_2_8_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_12_13_3_14_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_13_5_12_9_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_13_10_16_8_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_14_11_6_17_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_14_11_10_2_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_1_Isrc_13_18_15_8_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_4_10_9_9_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_4_Isrc_15_3_8_10_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_6_Isrc_1_3_17_1_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_6_Isrc_11_4_15_16_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_2_9_6_4_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_5_8_18_3_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_6_Isrc_20_5_18_14_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_5_Isrc_8_2_13_8_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 1) < (B0 + 2)) && ((Isrc3 + 1) < (B1 + 2))) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_10_18_14_9_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_18_11_1_6_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_18_12_16_13_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_18_17_7_2_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_5_11_9_14_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 2) < (B1 + 1)) && ((Isrc3 + Isrc1) < (B0 + Isrc2))) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_20_2_15_9_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 1) + (2 + Isrc2)) < (2 + (B1 + B0))) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_9_5_16_2_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_1_Isrc_7_1_17_10_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_7_Isrc_19_11_5_6_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_19_13_18_15_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_1_Isrc_20_12_7_12_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_20_14_5_1_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 2) < B1) && ((B1 + Isrc1) < (B0 + Isrc0))) then 0 else 3)
heat_3d_refsrc_8_Isrc_5_5_3_18_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_2_Isrc_13_12_11_5_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_13_14_12_4_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_13_15_1_10_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc3 + 2) < (B1 + 1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_14_11_12_6_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_14_15_10_3_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 2) < (B1 + Isrc3)) && ((Isrc3 + Isrc1) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_1_Isrc_14_2_7_15_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 < B1) && (Isrc0 < B0)) && ((Isrc3 + 2) < (B0 + 1))) then 0 else 3)
heat_3d_refsrc_9_Isrc_4_12_9_4_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_4_13_4_4_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_4_Isrc_15_8_18_5_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_6_Isrc_1_5_6_17_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_1_6_8_6_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_1_10_5_12_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_1_11_10_8_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_6_Isrc_11_7_18_13_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_14_6_1_13_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_14_14_13_14_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 2) < (B1 + 1)) && ((Isrc1 + 2) < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_5_9_2_7_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_6_Isrc_20_10_5_9_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 2) < (B0 + 1)) && ((Isrc3 + Isrc1) < (B1 + 1))) then 0 else 1)
heat_3d_refsrc_3_Isrc_11_2_13_1_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_19_1_14_5_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_8_5_7_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_8_7_11_17_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B0) && (Isrc1 < B1)) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_9_9_1_6_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_9_11_6_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_9_12_12_5_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_9_18_9_6_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_10_2_1_17_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_1_Isrc_7_8_3_11_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_2_Isrc_20_7_13_8_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 1) < (B0 + 1)) && ((Isrc0 + Isrc1) < (B1 + Isrc3))) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_5_14_2_4_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_20_1_7_13_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 1) < (B1 + 2)) && ((B1 + Isrc3) < (B0 + Isrc0))) then 0 else 1)
heat_3d_refsrc_8_Isrc_5_5_6_11_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_5_12_6_9_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_5_16_9_11_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_1_Isrc_20_15_2_17_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_2_Isrc_13_16_15_5_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_14_16_2_18_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_5_10_9_8_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_15_11_5_9_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_1_Isrc_14_3_10_8_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_6_Isrc_2_2_17_10_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_6_Isrc_11_10_15_18_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_15_3_13_8_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_7_3_18_11_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_5_Isrc_7_2_4_1_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
heat_3d_refsrc_5_Isrc_7_7_6_3_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_20_10_7_5_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 2) < (B0 + 1)) && ((Isrc1 + Isrc2) < (B1 + 1))) then 0 else 1)
heat_3d_refsrc_3_Isrc_11_4_15_10_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc3 + Isrc1) < (B1 + Isrc1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_19_2_9_9_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_20_5_4_6_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_8_9_7_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_8_9_8_9_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 2) < (B0 + 1)) && (Isrc2 < (B1 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_10_2_10_17_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_1_Isrc_7_8_12_18_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_7_9_6_18_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_7_12_6_15_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_7_14_7_13_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_0_Isrc_5_14_17_2_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_20_11_18_16_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_20_2_12_15_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_20_4_14_17_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_6_2_5_15_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_6_5_10_14_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_6_17_6_7_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_7_1_4_5_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_2_Isrc_1_4_7_16_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_13_17_14_14_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_14_17_7_14_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_5_11_6_2_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_5_13_8_5_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_14_4_1_6_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_14_6_14_8_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_14_7_12_5_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_14_10_12_14_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_1_Isrc_14_14_17_11_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_16_3_15_1_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else 2)
heat_3d_refsrc_6_Isrc_2_5_15_17_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_6_Isrc_11_11_17_13_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_15_3_14_13_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_7_8_11_7_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_5_Isrc_19_3_4_4_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B1 < Isrc0) then 0 else (5 + 6))
heat_3d_refsrc_6_Isrc_20_10_14_8_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 2) < B1) && ((B1 + Isrc3) < (B0 + Isrc2))) then 0 else 1)
heat_3d_refsrc_5_Isrc_8_10_12_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_8_13_11_16_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc3 + 2) < (B0 + 1)) && ((Isrc0 + Isrc1) < (B1 + Isrc3))) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_11_9_13_10_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_10_4_3_2_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_1_Isrc_7_15_3_4_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc3 + 2) < (B1 + 1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else 3)
heat_3d_refsrc_0_Isrc_5_17_3_2_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_3_3_16_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_20_13_5_9_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 2) < (B0 + Isrc2)) && ((Isrc1 + Isrc2) < (B1 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_20_7_4_17_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_7_3_16_9_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_2_Isrc_1_5_7_1_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc1 + Isrc2)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_14_4_16_5_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_15_1_8_18_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_5_13_13_16_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_14_17_3_18_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_16_7_4_10_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_6_Isrc_2_7_15_1_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 2) < (Isrc1 + Isrc2)) then 0 else 1)
heat_3d_refsrc_6_Isrc_11_14_5_16_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_15_4_2_10_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_8_6_12_11_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_9_6_15_15_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_9_10_7_15_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 < B1) && (Isrc0 < B0)) && ((Isrc1 + Isrc2) < (B0 + 1))) then 0 else 3)
heat_3d_refsrc_5_Isrc_19_5_11_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_19_5_13_8_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_11_9_17_5_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_6_Isrc_20_10_17_9_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_3_Isrc_2_9_6_7_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_2_11_1_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else ((B0 + 1) * (2 * 4)))
heat_3d_refsrc_7_Isrc_10_4_13_5_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_5_Isrc_8_14_6_4_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_9_1_4_6_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_9_3_8_9_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_5_18_15_17_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_7_15_18_7_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_7_Isrc_20_7_13_5_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 2) < (B0 + Isrc3)) && ((Isrc3 + Isrc2) < (B1 + 1))) then 0 else 1)
heat_3d_refsrc_8_Isrc_7_5_12_3_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_7_7_5_10_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_2_Isrc_20_15_15_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_20_17_7_13_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_1_5_18_9_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_14_8_14_8_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_15_3_15_1_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((B0 + Isrc2) < (B1 + B0)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_9_Isrc_5_14_13_17_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_15_1_10_14_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_16_11_7_17_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 2)
heat_3d_refsrc_6_Isrc_2_8_3_18_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_6_Isrc_11_15_4_10_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc3 + Isrc2) < (B1 + Isrc2)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_9_Isrc_15_8_4_6_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_15_8_7_16_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_9_13_10_11_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_5_Isrc_19_7_17_5_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_11_13_14_1_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_6_Isrc_20_14_2_6_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_20_14_8_12_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_20_17_7_10_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_10_5_6_18_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_10_10_5_18_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_5_Isrc_9_4_7_13_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_6_6_5_2_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_6_9_13_13_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_6_11_7_16_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_6_11_10_10_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_6_13_13_1_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_6_14_12_3_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_6_14_12_9_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_6_15_12_8_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_6_17_8_10_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_7_2_1_13_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_7_18_14_5_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_8_Isrc_7_8_14_6_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_7_13_15_17_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_2_Isrc_1_7_4_6_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_1_8_15_5_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc3 + Isrc2)) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_20_7_17_18_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_2_Isrc_14_11_4_4_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_15_5_16_7_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_5_16_17_9_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_15_2_12_14_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_4_16_3_7_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else (2 * 5))
heat_3d_refsrc_4_Isrc_16_11_9_2_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_6_Isrc_2_12_14_4_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_2_15_4_2_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 2) < (Isrc1 + Isrc2)) then 0 else 1)
heat_3d_refsrc_6_Isrc_11_16_17_18_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_15_12_4_12_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_15_14_6_17_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_15_15_15_6_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_15_16_12_9_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_16_3_9_4_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_9_16_14_7_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_5_Isrc_19_10_7_5_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_11_15_8_17_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_1_3_9_13_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 2)
heat_3d_refsrc_7_Isrc_1_5_3_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_7_Isrc_10_11_15_1_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_5_Isrc_9_7_4_5_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_8_3_10_15_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 2) < (B1 + 1)) && ((Isrc3 + 2) < (B0 + 1))) then 0 else 3)
heat_3d_refsrc_0_Isrc_4_4_10_10_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
heat_3d_refsrc_8_Isrc_7_15_5_14_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 1) < (B1 + 1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_2_Isrc_1_14_6_16_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_2_2_13_14_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((2 + Isrc3) < B0) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_20_8_4_17_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_2_Isrc_14_13_12_2_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_14_14_9_17_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_15_6_12_13_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_15_7_15_3_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_9_Isrc_6_5_16_17_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_6_8_5_6_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_6_11_11_5_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_6_14_7_1_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_6_16_4_1_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_7_7_8_17_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_5_5_9_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else (2 * 5))
heat_3d_refsrc_4_Isrc_16_12_17_4_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_16_15_5_5_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 2)
heat_3d_refsrc_6_Isrc_2_16_18_18_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_6_Isrc_12_3_8_2_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_12_3_16_6_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_12_4_4_13_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_12_5_15_12_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_12_15_17_17_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_13_5_7_16_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_16_11_12_4_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_16_17_1_9_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 3)
heat_3d_refsrc_4_Isrc_10_6_7_15_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_11_10_6_7_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_12_10_13_7_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_13_3_12_11_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_13_10_10_3_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_5_Isrc_19_11_10_5_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_11_15_16_17_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_1_4_2_9_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 2)
heat_3d_refsrc_7_Isrc_1_5_13_2_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_5_Isrc_9_9_14_16_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_10_18_15_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_0_Isrc_7_7_4_2_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 1) < (B1 + 1)) && ((Isrc1 + 1) < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_8_4_9_16_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B0) && (Isrc1 < B1)) then 0 else 3)
heat_3d_refsrc_2_Isrc_2_4_3_3_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
heat_3d_refsrc_2_Isrc_2_11_4_9_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_20_10_13_2_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 1) < (B0 + 2)) && ((Isrc0 + Isrc1) < (B1 + Isrc2))) then 0 else 1)
heat_3d_refsrc_2_Isrc_14_17_2_2_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_7_16_9_11_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_15_9_5_15_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 2) < (B1 + 1)) && ((Isrc3 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_9_Isrc_7_8_16_2_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_5_16_8_7_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (2 * 5))
heat_3d_refsrc_4_Isrc_16_17_2_14_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 2)
heat_3d_refsrc_6_Isrc_2_18_8_9_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_6_Isrc_13_8_15_1_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_9_Isrc_16_18_7_17_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 1) < (B0 + 1)) && ((Isrc2 + 2) < (B1 + 1))) then 0 else 3)
heat_3d_refsrc_10_Isrc_6_1_15_1_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_6_3_7_13_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_6_5_15_2_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_6_8_14_8_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_7_1_12_10_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_7_4_1_16_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_13_17_17_3_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_5_Isrc_19_12_7_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_19_14_9_10_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_11_16_14_12_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_12_7_12_5_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_12_8_18_4_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_12_9_2_17_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_12_9_4_5_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_12_12_13_9_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_12_15_6_8_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_13_1_6_14_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_13_2_6_9_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_1_4_8_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 2)
heat_3d_refsrc_7_Isrc_1_11_18_1_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_5_Isrc_9_10_17_9_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_11_3_17_6_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_11_6_14_9_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_11_10_2_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_0_Isrc_7_7_4_4_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 2) < (B1 + 1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_8_5_4_6_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_16_9_15_5_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_2_11_18_13_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_15_1_14_16_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_7_18_5_13_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_20_13_3_7_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + Isrc2) < B1) && ((B1 + Isrc3) < (B0 + Isrc1))) then 0 else 1)
heat_3d_refsrc_8_Isrc_15_13_3_3_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_7_9_5_14_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 1) < (B1 + 1)) && ((Isrc3 + Isrc2) < (B0 + 1))) then 0 else 3)
heat_3d_refsrc_9_Isrc_7_1_15_7_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((B0 + Isrc3) < (B1 + B0)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else (2 * 5))
heat_3d_refsrc_4_Isrc_17_2_4_4_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B1 < Isrc0) then 0 else 2)
heat_3d_refsrc_6_Isrc_3_1_14_6_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_3_6_7_10_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_3_8_7_14_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_6_Isrc_13_10_2_17_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_10_Isrc_7_4_18_4_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_16_18_10_1_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else 3)
heat_3d_refsrc_4_Isrc_13_18_5_11_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_5_Isrc_19_16_12_5_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_19_17_3_5_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_1_5_2_13_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 2)
heat_3d_refsrc_7_Isrc_1_16_13_17_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_5_Isrc_9_18_14_8_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_11_10_17_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_0_Isrc_7_7_14_2_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_16_12_15_10_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_16_14_4_17_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_2_13_6_10_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_2_15_14_16_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_15_4_6_16_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_15_5_8_5_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_8_6_6_17_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_8_6_11_1_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_8_9_10_5_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 1)
heat_3d_refsrc_8_Isrc_15_17_15_5_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_20_13_6_13_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_1_8_6_4_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_2_4_9_4_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_4_Isrc_17_2_11_16_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_6_Isrc_3_10_18_5_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_9_Isrc_7_12_8_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_8_6_13_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_8_9_7_15_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((B0 + Isrc2) < (B1 + B0)) && ((Isrc1 + Isrc2) < B0)) then 0 else (2 * 5))
heat_3d_refsrc_9_Isrc_7_10_9_17_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_6_Isrc_13_11_6_12_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_13_11_8_12_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_13_16_11_12_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_13_18_5_13_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_10_Isrc_7_5_11_5_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_17_2_2_8_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_13_18_11_3_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_5_Isrc_20_1_6_2_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_20_7_14_2_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((2 + Isrc2) < B1) && ((B1 + 2) < (B0 + Isrc1))) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_1_6_12_2_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_1_8_8_6_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_1_13_14_12_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_1_16_5_9_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_7_Isrc_2_1_8_15_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < (2 + Isrc3)) then 0 else 1)
heat_3d_refsrc_5_Isrc_10_2_15_8_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc3 + 1) < (B1 + 1)) && ((Isrc2 + 1) < B0)) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_11_15_5_6_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_11_18_15_17_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_10_Isrc_16_15_12_2_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_16_18_13_6_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_17_3_11_8_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_2_18_2_8_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_15_8_18_8_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_8_9_17_5_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_16_4_9_5_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_2_6_2_16_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_3_5_8_16_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc3 < B0) then 0 else 2)
heat_3d_refsrc_4_Isrc_17_3_13_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_6_Isrc_3_12_8_8_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_3_14_17_6_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_4_5_1_14_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_9_Isrc_7_13_15_9_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((B0 + Isrc0) < (B1 + B0)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 3)
heat_3d_refsrc_9_Isrc_9_4_11_15_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 1) < (B1 + Isrc1)) && ((Isrc3 + 2) < (B0 + 1))) then 0 else (2 * 5))
heat_3d_refsrc_6_Isrc_14_3_4_12_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_14_4_2_13_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_10_Isrc_7_7_12_1_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_7_9_17_17_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_17_2_11_6_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_17_3_3_16_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_14_7_17_11_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_5_Isrc_20_15_7_13_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + Isrc1) + (2 + 2)) < ((B1 + 2) + (B0 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_1_18_10_5_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 2)
heat_3d_refsrc_7_Isrc_2_5_5_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_7_Isrc_12_6_16_17_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_12_7_16_6_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_12_8_11_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_12_16_10_14_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_13_1_16_13_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_5_Isrc_10_2_17_8_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_17_6_8_13_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_17_16_14_14_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_3_2_8_1_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_15_11_5_2_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_8_10_18_13_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 1) < (B0 + 1)) && ((Isrc0 + 1) < (B1 + 2))) then 0 else 1)
heat_3d_refsrc_8_Isrc_16_9_11_7_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_3_6_7_4_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_3_6_14_16_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_3_12_4_12_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_4_11_12_4_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_5_8_7_12_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_5_16_12_4_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_6_14_8_8_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_6_17_1_16_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_7_11_5_4_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_17_4_7_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_6_Isrc_4_5_16_4_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_3_Isrc_13_6_3_16_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_13_7_1_10_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_10_8_12_15_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_10_13_7_15_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 2) < (B1 + 1)) && ((Isrc1 + Isrc2) < (B0 + 1))) then 0 else (2 * 5))
heat_3d_refsrc_9_Isrc_7_15_2_9_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((B0 + Isrc0) < (B1 + B0)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else 3)
heat_3d_refsrc_6_Isrc_14_5_17_2_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_3_13_6_8_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_4_7_13_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_4_8_12_16_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_7_12_11_8_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_7_16_2_9_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_17_4_13_17_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_14_8_9_7_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_11_Isrc_6_15_9_6_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_6_16_7_16_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_6_18_18_8_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_7_1_14_10_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_17_14_11_17_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_2_6_2_16_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_2_13_1_8_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 2)
heat_3d_refsrc_7_Isrc_2_5_13_7_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_3_Isrc_4_4_5_10_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
heat_3d_refsrc_5_Isrc_20_17_9_16_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_13_11_5_10_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_5_Isrc_10_4_4_13_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_17_16_18_8_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_3_3_7_4_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc1 + Isrc2)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_15_11_6_14_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_8_12_4_7_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_16_10_12_13_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_17_2_17_9_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_7_11_8_8_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_8_Isrc_8_11_7_17_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 1)
heat_3d_refsrc_4_Isrc_17_6_10_6_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_17_7_12_13_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_17_8_4_13_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_6_Isrc_4_7_15_17_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_3_Isrc_13_7_6_10_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_13_10_11_9_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_7_7_4_6_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_7_8_8_17_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_6_Isrc_14_10_2_4_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_7_15_7_8_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((B0 + Isrc2) < (B1 + B0)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else 3)
heat_3d_refsrc_9_Isrc_11_1_2_7_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (2 * 5))
heat_3d_refsrc_10_Isrc_7_17_6_5_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_7_18_8_14_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_17_4_14_9_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_15_16_15_10_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_14_15_9_3_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 2) < (B1 + Isrc3)) && ((Isrc3 + Isrc1) < (B0 + 1))) then 0 else 3)
heat_3d_refsrc_11_Isrc_7_5_7_6_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_7_5_16_9_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_17_16_3_12_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_17_16_7_1_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_2_14_5_12_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_2_15_10_4_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 2) < (Isrc3 + Isrc1)) then 0 else 2)
heat_3d_refsrc_7_Isrc_2_7_15_13_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 2) < (Isrc3 + Isrc1)) then 0 else 1)
heat_3d_refsrc_7_Isrc_13_12_11_18_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_13_13_8_9_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_5_Isrc_10_8_16_2_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_18_1_14_17_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_3_5_8_17_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_17_3_13_11_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_7_16_4_8_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_8_Isrc_8_13_3_15_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 2) < (B1 + 1)) && ((Isrc3 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_4_Isrc_17_10_6_6_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_17_11_16_5_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_6_Isrc_4_14_3_1_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_3_Isrc_13_12_6_9_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_13_12_7_16_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_13_18_3_2_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_7_9_13_9_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_6_Isrc_14_10_10_8_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_11_3_6_7_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_11_8_4_7_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (2 * 5))
heat_3d_refsrc_9_Isrc_7_15_12_2_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_7_17_8_14_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_10_Isrc_8_2_1_6_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_8_8_4_1_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_17_8_5_8_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_16_1_8_16_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 3)
heat_3d_refsrc_4_Isrc_15_6_14_3_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_16_6_14_15_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_16_12_6_15_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_18_16_1_15_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_11_Isrc_7_7_5_5_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 1) < (B1 + 1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_17_16_17_13_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_4_18_13_16_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_2_18_6_12_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_3_2_6_16_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_3_3_7_16_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc3 < B0) then 0 else 2)
heat_3d_refsrc_7_Isrc_2_10_18_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_7_Isrc_13_15_15_1_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 1) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_5_Isrc_10_9_16_10_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_18_4_3_6_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_18_5_9_8_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_3_9_17_13_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_17_5_13_9_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_7_17_7_8_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_17_12_11_16_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_17_13_15_17_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_6_Isrc_4_16_15_16_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_3_Isrc_13_18_4_16_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_8_16_10_2_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 1) < (B0 + 1)) && ((Isrc0 + 1) < (B1 + 2))) then 0 else 1)
heat_3d_refsrc_12_Isrc_7_10_8_4_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_6_Isrc_14_12_18_16_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_14_13_11_1_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_11_10_3_15_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + Isrc2) < (B1 + Isrc2)) && ((Isrc3 + 2) < (B0 + 1))) then 0 else (2 * 5))
heat_3d_refsrc_9_Isrc_7_17_10_2_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_10_Isrc_8_8_18_2_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 1) < (B0 + 2)) && ((Isrc1 + 1) < (B1 + 2))) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_17_12_1_6_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_17_13_18_4_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_16_5_11_4_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_19_10_6_15_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_19_11_13_11_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_11_Isrc_7_12_7_13_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_7_14_3_6_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_7_18_10_17_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_17_17_6_13_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_17_17_16_17_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_5_8_14_5_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_3_4_11_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 2)
heat_3d_refsrc_7_Isrc_2_18_6_2_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_2_18_16_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_5_Isrc_10_16_1_16_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_13_18_7_15_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_10_Isrc_18_10_18_10_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_3_10_12_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_3_13_17_5_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_18_12_10_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_17_7_15_7_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_8_2_7_4_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 2)
heat_3d_refsrc_4_Isrc_17_16_15_9_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_6_Isrc_5_5_12_14_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_5_6_13_12_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_5_8_2_10_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_3_Isrc_14_1_7_6_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_14_11_18_12_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_16_16_18_17_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 1) < (B0 + 1)) && ((Isrc1 + Isrc3) < (B1 + Isrc2))) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_9_4_17_15_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_7_11_4_2_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_6_Isrc_14_17_18_8_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_8_5_14_16_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B0) && (Isrc1 < B1)) then 0 else 3)
heat_3d_refsrc_9_Isrc_17_17_16_17_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_16_5_12_7_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_16_8_6_10_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_16_9_13_7_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_11_13_8_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (2 * 5))
heat_3d_refsrc_10_Isrc_8_12_12_2_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_8_14_4_5_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_19_13_7_11_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_11_Isrc_8_7_6_4_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_8_16_9_16_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 2) < (B0 + 1)) && ((B0 + 1) < (B1 + Isrc1))) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_17_18_2_9_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_5_10_18_1_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_3_12_6_13_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_3_14_10_12_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_3_16_8_17_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 2)
heat_3d_refsrc_7_Isrc_3_8_13_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_5_Isrc_10_17_13_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_10_18_6_2_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_11_1_7_13_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_14_1_9_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_10_Isrc_18_13_11_12_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_18_16_1_4_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_3_13_17_6_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_3_18_12_1_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_4_1_3_8_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_17_12_13_15_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_17_16_1_7_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_4_Isrc_17_18_3_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_6_Isrc_5_9_18_4_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_13_Isrc_16_18_5_12_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_17_1_12_10_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_17_1_14_5_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_9_12_2_9_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_9_12_11_14_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_10_2_9_17_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_7_11_18_7_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_6_Isrc_15_2_2_6_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_15_2_12_1_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_15_3_15_6_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_15_9_16_9_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_5_6_4_16_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_8_7_2_4_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 3)
heat_3d_refsrc_9_Isrc_18_4_18_8_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_0_Isrc_6_13_8_3_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_6_13_10_7_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_6_17_4_18_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_16_9_15_4_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 3)
heat_3d_refsrc_9_Isrc_11_13_11_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (2 * 5))
heat_3d_refsrc_10_Isrc_8_15_10_13_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + Isrc3) < (B1 + Isrc1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_19_16_10_11_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_11_Isrc_9_1_4_2_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_18_3_2_13_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_6_3_4_13_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_6_6_18_2_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_6_11_14_1_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_6_15_12_5_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_6_17_8_8_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_7_2_14_17_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_3_17_9_2_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 2)
heat_3d_refsrc_7_Isrc_3_12_14_14_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_3_14_15_7_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc1)) then 0 else 1)
heat_3d_refsrc_5_Isrc_11_7_17_6_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_11_11_5_17_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_14_7_17_17_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_10_Isrc_18_17_4_5_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_4_2_3_1_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc0 < B0) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_18_4_8_10_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_4_Isrc_18_5_15_13_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_6_Isrc_5_10_14_17_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_9_1_12_16_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_9_3_6_12_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_9_4_9_8_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_13_Isrc_17_4_15_14_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_10_8_7_15_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 2) < (B1 + 1)) && ((Isrc3 + 1) < B0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_7_12_6_9_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_7_13_5_7_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_6_Isrc_15_11_15_10_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_9_Isrc_8_10_18_16_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 1) < (B0 + 1)) && ((Isrc0 + Isrc3) < (B1 + Isrc2))) then 0 else 3)
heat_3d_refsrc_9_Isrc_18_6_14_8_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_18_12_13_10_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_18_13_4_6_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_18_13_15_2_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_16_10_6_12_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_16_11_8_7_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_11_16_17_7_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (2 * 5))
heat_3d_refsrc_10_Isrc_9_2_8_10_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_19_16_12_11_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_20_10_1_11_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc3 + 2) < (B0 + 1)) && ((Isrc0 + Isrc1) < (B1 + Isrc3))) then 0 else 3)
heat_3d_refsrc_11_Isrc_9_6_13_16_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_9_14_5_13_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_18_3_17_14_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_7_8_9_8_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_4_2_2_6_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_4_4_1_8_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc3 < B0) then 0 else 2)
heat_3d_refsrc_7_Isrc_3_18_11_10_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_5_Isrc_11_11_16_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_14_8_16_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_10_Isrc_19_1_6_16_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_19_1_9_17_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_4_3_6_14_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_5_3_8_10_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_18_4_12_3_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_18_5_15_15_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_5_11_15_5_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc3 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_7_Isrc_9_15_14_16_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_13_Isrc_17_4_16_13_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_7_17_10_11_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_8_Isrc_10_9_6_6_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_10_9_10_17_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_15_12_13_13_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_15_14_18_16_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_18_15_10_1_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_16_13_1_6_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_16_16_5_11_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B0) && (Isrc3 < B1)) then 0 else 3)
heat_3d_refsrc_9_Isrc_11_17_1_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (2 * 5))
heat_3d_refsrc_9_Isrc_8_13_9_9_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 2) < (B0 + 1)) && ((Isrc0 + Isrc2) < (B1 + Isrc1))) then 0 else 3)
heat_3d_refsrc_10_Isrc_9_3_5_10_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_20_12_10_11_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_1_4_12_11_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_9_18_18_5_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_18_4_8_1_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_7_13_6_1_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_4_4_11_1_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_7_Isrc_4_6_13_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_4_12_8_5_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_4_14_4_14_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_5_Isrc_11_13_12_5_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_11_13_12_8_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_11_14_3_17_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_14_9_14_6_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_14_10_17_17_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_10_Isrc_19_13_6_1_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_19_14_4_16_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_2_6_3_10_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_5_5_18_4_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_18_13_13_14_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_5_13_5_1_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_11_12_7_8_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_11_18_2_4_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_13_Isrc_17_5_2_17_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_7_18_11_2_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_8_Isrc_10_15_5_11_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc3 + 2) < (B1 + Isrc2)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_6_Isrc_15_17_15_16_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_19_1_3_5_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B1 < Isrc0) then 0 else 3)
heat_3d_refsrc_12_Isrc_16_16_15_14_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B0) && (Isrc3 < B1)) then 0 else 3)
heat_3d_refsrc_9_Isrc_12_16_13_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_12_17_2_15_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_13_10_3_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (2 * 5))
heat_3d_refsrc_13_Isrc_3_12_5_7_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_9_3_13_9_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_8_15_15_6_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_8_15_16_2_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((2 + Isrc2) < (B0 + 2)) && ((Isrc0 + Isrc1) < (B1 + Isrc2))) then 0 else 3)
heat_3d_refsrc_11_Isrc_10_2_17_9_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_16_6_3_14_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_18_7_5_2_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 1) < (B1 + 2)) && ((B1 + Isrc1) < (B0 + Isrc0))) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_4_4_18_14_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_7_Isrc_4_14_8_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_5_Isrc_11_17_1_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_12_9_3_16_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_12_9_17_2_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_12_10_16_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_13_2_17_9_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_14_15_16_17_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_10_Isrc_19_15_2_13_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_7_7_12_11_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_7_8_3_10_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
heat_3d_refsrc_14_Isrc_5_6_3_1_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_5_8_17_1_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_18_18_18_18_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_5_13_7_2_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_12_13_1_8_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_13_8_17_8_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_13_Isrc_17_15_6_2_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_17_15_8_9_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_8_5_3_2_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_6_Isrc_15_18_14_13_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_11_3_2_5_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_19_1_17_14_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_17_2_2_2_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B1 < Isrc0) then 0 else 3)
heat_3d_refsrc_9_Isrc_14_3_9_7_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (2 * 5))
heat_3d_refsrc_10_Isrc_9_4_14_12_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_9_5_4_6_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_9_6_15_1_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_9_9_3_4_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_8_15_17_16_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 2) < (B0 + 1)) && ((Isrc0 + Isrc3) < (B1 + Isrc2))) then 0 else 3)
heat_3d_refsrc_11_Isrc_10_4_14_8_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_18_8_6_14_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_18_8_11_5_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_4_7_3_16_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc3 < B0) then 0 else 2)
heat_3d_refsrc_15_Isrc_9_15_7_17_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_7_Isrc_4_16_16_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_5_Isrc_14_3_8_2_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_14_16_13_17_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_10_Isrc_19_16_12_8_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_20_5_9_5_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 2) < (B0 + 1)) && ((Isrc0 + Isrc1) < (B1 + Isrc2))) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_5_11_1_5_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_17_12_11_18_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_17_14_12_18_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_17_17_9_16_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_20_17_16_3_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_8_Isrc_19_2_4_14_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_5_17_2_10_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_13_14_1_8_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_13_Isrc_17_16_12_12_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_18_2_15_10_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_8_9_9_3_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc3 + Isrc2) < (B0 + Isrc3)) && ((Isrc3 + 2) < (B1 + 1))) then 0 else 3)
heat_3d_refsrc_6_Isrc_16_5_2_6_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_11_4_8_11_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_19_5_4_5_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B1 < Isrc0) then 0 else 3)
heat_3d_refsrc_8_Isrc_6_4_11_16_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_6_14_11_16_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_17_2_5_13_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_14_11_3_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (2 * 5))
heat_3d_refsrc_10_Isrc_9_10_14_13_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_10_7_14_4_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_2_1_2_17_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_9_1_13_13_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_11_Isrc_18_15_2_17_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_14_14_13_2_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_4_9_16_5_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 2)
heat_3d_refsrc_15_Isrc_10_2_15_8_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc3 + 1) < (B1 + 1)) && ((Isrc2 + 1) < B0)) then 0 else 2)
heat_3d_refsrc_7_Isrc_4_16_17_5_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_5_Isrc_14_5_1_9_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_15_1_12_15_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_15_4_16_6_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_15_6_8_14_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_15_7_6_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_15_8_14_18_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_14_Isrc_5_13_7_4_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_20_7_6_1_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_20_8_14_17_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_17_18_3_2_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_11_Isrc_20_1_12_11_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_20_2_3_6_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_19_2_14_10_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_5_18_18_8_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_15_4_4_8_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_13_Isrc_18_2_16_12_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_18_5_2_16_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_8_10_2_13_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 1) < (B0 + 2)) && ((Isrc0 + Isrc1) < (B1 + Isrc3))) then 0 else 3)
heat_3d_refsrc_6_Isrc_16_10_3_18_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_8_Isrc_11_5_11_13_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_19_7_7_6_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_19_7_8_14_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_17_3_13_3_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_16_3_14_7_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (2 * 5))
heat_3d_refsrc_10_Isrc_9_12_3_16_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_9_12_14_8_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_10_8_17_17_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_10_10_12_8_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_10_14_15_12_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_10_16_16_4_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_2_4_5_17_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_9_3_7_9_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_11_Isrc_18_16_7_16_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_15_2_2_10_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_4_12_5_6_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_4_15_3_8_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc1)) then 0 else 2)
heat_3d_refsrc_7_Isrc_5_3_1_1_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_10_4_14_4_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_5_Isrc_14_5_7_1_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_15_15_16_1_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_14_Isrc_5_13_9_13_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_20_13_3_12_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_20_14_11_12_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_20_16_3_10_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_18_2_1_1_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B1 < Isrc0) then 0 else 2)
heat_3d_refsrc_8_Isrc_19_4_13_18_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_6_9_5_18_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_6_10_1_2_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_6_12_13_12_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_6_12_14_14_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_6_14_2_5_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_6_15_11_4_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_6_15_14_13_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_7_2_16_17_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_15_4_17_12_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_15_9_6_8_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_16_15_12_8_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_17_3_3_2_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
heat_3d_refsrc_7_Isrc_17_10_6_8_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_17_10_12_8_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_17_14_10_8_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_13_Isrc_18_6_12_8_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_18_7_5_12_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_18_8_2_6_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_18_12_2_8_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_18_13_9_1_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_17_7_8_10_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
heat_3d_refsrc_16_Isrc_12_8_18_16_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_12_10_16_17_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_12_12_8_1_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_12_17_13_16_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_12_18_14_6_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_13_2_6_10_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_13_6_1_18_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_13_8_18_14_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_8_11_9_16_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc3 + 2) < (B0 + 1)) && ((Isrc3 + 1) < (B1 + Isrc1))) then 0 else 3)
heat_3d_refsrc_6_Isrc_16_10_11_6_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_16_11_2_4_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_11_8_2_7_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_19_7_18_8_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_17_4_4_6_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_17_6_14_8_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_17_7_8_6_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_17_9_4_1_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_16_8_12_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_17_6_18_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_17_7_10_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (2 * 5))
heat_3d_refsrc_10_Isrc_10_9_13_13_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_10_17_13_6_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_10_18_5_13_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_2_4_18_16_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_9_3_14_9_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_14_Isrc_8_4_5_6_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_15_3_7_8_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_5_3_1_10_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_7_Isrc_5_9_12_15_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_5_12_15_7_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_5_13_3_1_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_10_7_9_14_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_5_Isrc_14_7_15_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_14_10_18_2_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_16_6_16_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_16_6_18_7_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_16_7_2_9_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_10_Isrc_16_14_6_3_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_6_2_13_5_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_6_3_4_1_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_6_5_12_12_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_6_5_17_5_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_6_6_15_6_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_6_7_11_4_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_6_10_9_10_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_7_1_13_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((B0 + Isrc0) < (B1 + B0)) && ((Isrc3 + 2) < B0)) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_20_17_11_14_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_18_3_6_1_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_18_3_18_16_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_11_Isrc_20_6_16_7_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_19_5_10_7_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_7_4_3_12_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_7_5_14_1_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_18_3_12_16_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_18_11_5_4_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_13_Isrc_18_18_17_10_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_13_9_9_17_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_6_Isrc_16_12_8_5_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_16_14_4_1_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_11_8_17_10_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_19_8_12_1_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_19_10_11_13_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_17_10_9_12_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_17_10_17_14_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_8_13_16_18_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 1) < (B0 + 1)) && ((Isrc0 + Isrc1) < (B1 + Isrc2))) then 0 else 3)
heat_3d_refsrc_9_Isrc_18_2_6_7_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_18_3_4_7_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 1) < (B1 + Isrc1)) && ((B1 + 1) < (B0 + Isrc3))) then 0 else (2 * 5))
heat_3d_refsrc_10_Isrc_11_3_14_6_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_11_12_14_13_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_12_6_12_17_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_12_11_2_17_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_12_13_6_5_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_12_13_16_10_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_12_14_11_4_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_12_15_3_2_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_12_18_13_1_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_13_2_2_12_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_13_3_4_5_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_11_7_6_9_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_11_10_4_2_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_2_5_18_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_2_6_9_2_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_2_8_7_17_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_3_9_14_11_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 6)
heat_3d_refsrc_9_Isrc_9_4_6_4_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_9_8_5_6_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_9_16_18_4_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_14_Isrc_15_6_1_12_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_15_9_15_12_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_5_4_17_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_7_Isrc_5_16_2_18_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_10_10_1_4_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_17_Isrc_6_3_14_17_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_6_8_17_18_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_6_9_15_8_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_6_10_16_14_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_6_10_18_12_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_6_13_5_2_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_6_15_14_2_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_6_16_1_17_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_7_3_3_8_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_10_Isrc_20_17_13_2_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_7_3_4_8_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_18_4_17_9_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_8_Isrc_19_7_8_18_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_7_8_10_9_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_18_14_2_4_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_13_Isrc_19_2_4_14_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_13_12_10_10_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_13_13_2_9_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_6_Isrc_16_15_12_9_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_16_17_2_4_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 2) < (B0 + 2)) && ((Isrc1 + 1) < (B1 + Isrc3))) then 0 else 1)
heat_3d_refsrc_8_Isrc_11_9_15_18_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_19_11_3_4_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_17_11_2_9_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_18_14_8_7_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (2 * 5))
heat_3d_refsrc_10_Isrc_13_9_14_2_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_8_15_13_15_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + Isrc2) < (B1 + Isrc1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else 3)
heat_3d_refsrc_16_Isrc_8_18_6_11_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_11_14_3_4_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_2_12_18_1_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_2_13_6_6_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_3_1_2_17_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_4_18_18_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 6)
heat_3d_refsrc_9_Isrc_10_1_11_17_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_11_Isrc_19_6_17_9_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_19_15_12_2_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_20_1_8_13_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc3 + Isrc2) < (B1 + 2)) && ((B1 + Isrc3) < (B0 + Isrc0))) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_5_4_18_16_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_13_Isrc_8_7_5_10_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_5_17_7_10_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_10_14_13_12_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_10_15_5_5_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 2) < (B1 + 1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else 2)
heat_3d_refsrc_17_Isrc_7_5_6_14_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_7_7_11_18_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_16_17_7_1_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 2) < (B0 + 1)) && ((Isrc2 + 2) < (B1 + 1))) then 0 else 1)
heat_3d_refsrc_10_Isrc_20_17_15_17_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_7_4_14_10_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_18_5_3_13_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_8_Isrc_19_9_11_10_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_5_Isrc_9_9_6_15_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_7_9_10_13_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_19_8_15_16_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_13_Isrc_19_4_12_6_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_19_7_7_14_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_13_15_4_6_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_13_15_5_17_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_11_11_18_14_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_17_4_4_17_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_20_1_12_8_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_20_2_9_8_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((2 + Isrc2) < (B0 + 2)) && ((Isrc3 + Isrc2) < (B1 + 1))) then 0 else 3)
heat_3d_refsrc_12_Isrc_17_12_10_13_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_17_12_12_6_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_17_13_5_6_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_17_14_13_13_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_8_Isrc_7_14_7_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_19_7_11_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (2 * 5))
heat_3d_refsrc_13_Isrc_4_18_12_18_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_5_6_5_14_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_13_11_6_10_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_13_17_18_14_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_9_1_18_2_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_11_Isrc_11_18_7_16_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_3_1_3_16_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_5_10_16_3_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 6)
heat_3d_refsrc_9_Isrc_10_4_15_14_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 2) < (B1 + Isrc1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 3)
heat_3d_refsrc_4_Isrc_5_10_16_5_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_13_Isrc_8_8_15_8_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 1) < (B1 + 2)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_5_18_14_14_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_11_Isrc_20_11_11_16_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_10_16_11_5_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_17_Isrc_7_9_12_10_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_7_10_4_13_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_10_Isrc_17_3_2_10_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
heat_3d_refsrc_10_Isrc_17_6_10_11_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_16_17_12_14_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_17_6_15_9_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_17_7_8_15_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_14_Isrc_7_9_10_12_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_7_11_3_6_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_7_12_4_13_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_7_15_2_1_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((B0 + Isrc0) < (B1 + B0)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_18_5_16_16_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_8_Isrc_19_11_9_17_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_7_15_12_12_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_16_16_16_17_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc3 + 2) < (B0 + 1)) && ((Isrc2 + Isrc3) < (B1 + B0))) then 0 else 1)
heat_3d_refsrc_7_Isrc_19_9_1_8_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_13_Isrc_19_8_18_17_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_14_2_2_1_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B1 < Isrc0) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_6_3_9_14_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_6_7_4_17_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_6_8_16_18_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_6_9_2_13_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_6_14_5_6_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_6_14_18_14_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_6_17_9_6_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_7_8_15_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((B0 + Isrc0) < (B1 + B0)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_8_Isrc_11_13_7_6_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_11_16_9_18_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_17_9_13_10_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_18_1_14_3_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_20_11_16_6_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_20_6_11_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_20_10_1_15_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 2) + (Isrc3 + 2)) < ((B1 + 2) + (B0 + 1))) then 0 else (2 * 5))
heat_3d_refsrc_10_Isrc_13_18_11_16_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_9_2_2_5_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_11_Isrc_11_18_8_12_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_12_2_10_16_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_12_4_4_4_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_12_5_14_1_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_12_7_1_13_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_12_10_14_6_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_12_10_15_1_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_12_16_10_2_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_12_17_5_6_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_13_2_10_2_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_3_3_10_1_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_6_2_12_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_6_11_17_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_7_2_16_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 6)
heat_3d_refsrc_4_Isrc_5_13_9_1_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_13_Isrc_8_10_10_6_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_8_12_15_9_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_8_17_11_10_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 2) < (B0 + 1)) && ((Isrc1 + 1) < (B1 + Isrc2))) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_6_1_3_18_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_6_5_16_9_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_6_6_11_7_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_6_6_13_17_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_6_9_6_6_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_6_10_3_5_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_6_11_8_17_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_6_11_17_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_6_14_14_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_6_18_12_15_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_7_2_4_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_10_6_5_8_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_10_11_6_13_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_10_12_13_1_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_10_15_15_10_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc3 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 3)
heat_3d_refsrc_11_Isrc_20_14_13_17_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_10_17_8_17_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_17_Isrc_7_15_14_18_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_17_13_13_17_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_18_7_11_18_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_14_Isrc_8_1_2_8_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc3 + 2) < (B0 + 1)) && ((Isrc3 + 1) < (B1 + 2))) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_19_14_1_5_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_14_Isrc_15_16_12_12_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_15_17_7_5_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_2_8_18_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_7_7_14_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_18_9_6_15_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_19_11_13_12_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_19_11_16_2_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_17_1_2_17_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_16_Isrc_14_3_4_6_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_14_5_3_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_14_6_6_10_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_14_10_13_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_7_11_13_11_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_11_17_13_10_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_17_10_5_14_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_18_2_8_12_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_18_8_8_7_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_10_Isrc_14_2_5_9_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_1_1_1_12_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_1_1_5_5_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_9_2_13_10_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_11_Isrc_13_2_11_4_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_3_3_18_6_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_3_6_7_10_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_3_11_17_2_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_7_14_6_15_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_7_15_4_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 2) < (B1 + 1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else 6)
heat_3d_refsrc_4_Isrc_5_17_13_13_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_7_Isrc_7_5_4_7_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 2) < (B1 + 1)) && ((Isrc1 + Isrc2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_11_Isrc_20_14_15_14_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 2) + (Isrc2 + 2)) < ((B1 + 2) + (B0 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_11_1_7_13_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_6_Isrc_1_3_11_7_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 6)
heat_3d_refsrc_15_Isrc_11_3_16_4_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_13_Isrc_8_17_14_6_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_9_1_16_12_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_9_2_1_6_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_9_3_5_17_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_8_13_8_13_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 2) < (B0 + 1)) && ((Isrc2 + 1) < (B1 + 2))) then 0 else 1)
heat_3d_refsrc_7_Isrc_17_13_15_10_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_18_8_1_17_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_14_Isrc_8_6_4_12_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_8_7_16_6_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_8_10_10_2_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 1) < (B0 + 2)) && ((Isrc0 + 1) < (B1 + 2))) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_19_14_8_9_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_14_Isrc_15_18_18_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_19_17_8_17_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_17_2_7_9_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_16_Isrc_14_15_7_1_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 2) < (B1 + 1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_7_14_10_6_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_7_16_8_18_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_11_18_4_9_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_17_11_3_1_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_18_9_4_5_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_1_1_5_10_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
heat_3d_refsrc_9_Isrc_1_7_13_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 2) < (B0 + 1)) && ((B0 + 1) < (Isrc3 + Isrc1))) then 0 else (2 * (B0 * 4)))
heat_3d_refsrc_10_Isrc_14_4_7_8_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_1_2_8_6_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_1_5_8_9_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_9_3_14_3_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_11_Isrc_13_9_15_8_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 2) < (B1 + 1)) && ((Isrc2 + 1) < B0)) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_3_12_18_17_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_3_13_2_10_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_6_2_3_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_6_2_10_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_6_3_8_2_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_6_5_11_8_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_6_9_3_14_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_6_9_6_17_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_6_13_6_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_6_15_13_6_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_7_4_15_9_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 2)
heat_3d_refsrc_17_Isrc_9_2_1_1_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
heat_3d_refsrc_17_Isrc_11_4_16_3_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 6)
heat_3d_refsrc_7_Isrc_7_7_1_5_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc3 + 1) < (B1 + 1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_9_Isrc_11_3_8_1_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_6_Isrc_1_10_15_15_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < (Isrc2 + 2)) then 0 else 6)
heat_3d_refsrc_11_Isrc_20_17_2_6_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_1_6_6_10_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_11_4_4_2_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_13_Isrc_9_7_7_4_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_8_16_3_4_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_17_14_17_2_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_18_11_2_2_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_14_Isrc_8_11_2_5_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_19_18_6_14_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_16_1_10_9_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_19_18_8_16_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_17_11_5_9_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_16_Isrc_15_4_2_14_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((B0 + Isrc0) < (B1 + B0)) && ((Isrc3 + Isrc1) < (B0 + 2))) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_8_1_2_1_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B1 < Isrc0) then 0 else 1)
heat_3d_refsrc_8_Isrc_11_18_15_18_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_17_11_7_6_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_15_14_12_14_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_15_16_13_17_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_18_11_6_1_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_19_1_15_18_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_10_Isrc_14_5_14_10_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_1_11_18_5_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_9_5_4_4_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_16_Isrc_3_18_12_10_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_4_3_12_9_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_4_9_14_8_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_13_13_11_5_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_12_10_3_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_12_11_12_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_12_12_5_11_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_13_3_3_15_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 1) < (B1 + Isrc2)) && ((Isrc3 + 2) < (B0 + 1))) then 0 else 6)
heat_3d_refsrc_7_Isrc_7_7_11_17_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_4_Isrc_7_9_14_4_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_9_Isrc_11_6_18_4_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_11_7_7_6_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_11_8_6_12_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_11_11_3_1_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_6_Isrc_2_2_17_3_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 6)
heat_3d_refsrc_15_Isrc_11_9_2_10_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_13_Isrc_9_7_15_14_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 2) < (B1 + Isrc0)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_8_16_8_5_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_17_15_14_13_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_18_13_9_8_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_14_Isrc_8_17_5_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_20_2_12_18_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_16_4_13_2_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_19_18_16_13_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_17_13_17_2_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_8_3_1_7_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 1)
heat_3d_refsrc_16_Isrc_15_6_11_9_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_15_6_16_5_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_15_8_11_14_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 2) < (B1 + 1)) && ((Isrc1 + Isrc2) < (B0 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_12_1_11_14_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_12_4_15_3_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_12_6_3_6_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_12_7_14_3_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_12_9_11_15_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_12_10_8_9_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_12_12_3_2_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_12_12_3_3_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_12_13_3_10_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_12_13_6_9_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_12_14_9_18_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_13_2_1_14_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_15_16_17_6_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_15_17_9_7_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_19_1_16_11_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_8_Isrc_8_16_11_4_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else ((3 * 3) * (B0 - 2)))
heat_3d_refsrc_10_Isrc_14_6_15_13_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_14_11_5_12_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_14_15_17_5_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_1_13_11_2_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_4_10_17_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_4_17_2_5_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_13_14_16_13_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_14_14_15_15_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((B0 + Isrc1) < (B1 + B0)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 6)
heat_3d_refsrc_18_Isrc_18_1_14_12_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_18_2_16_8_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_7_Isrc_7_9_14_5_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_4_Isrc_7_9_16_10_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_9_Isrc_11_14_15_6_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_2_11_2_7_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 6)
heat_3d_refsrc_15_Isrc_11_18_9_4_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_17_Isrc_8_18_16_18_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 1) < (B0 + 1)) && ((Isrc0 + Isrc2) < (B1 + Isrc1))) then 0 else 1)
heat_3d_refsrc_13_Isrc_9_9_8_6_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_9_9_14_1_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_17_17_8_18_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_18_15_3_14_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_14_Isrc_8_18_7_12_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_9_1_6_2_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_9_8_14_2_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_16_5_1_5_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 2) < (B0 + 1)) && ((Isrc0 + 1) < (B1 + Isrc1))) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_20_11_4_3_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 2) < (B0 + Isrc3)) && ((Isrc0 + Isrc3) < (B1 + Isrc2))) then 0 else 1)
heat_3d_refsrc_2_Isrc_19_10_4_10_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
heat_3d_refsrc_13_Isrc_20_2_12_4_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_20_4_1_1_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B1 < Isrc0) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_17_15_18_4_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_8_3_15_1_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_8_Isrc_13_4_9_1_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_16_5_18_7_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 1) < (B0 + 1)) && ((Isrc3 + 2) < (B1 + 1))) then 0 else 1)
heat_3d_refsrc_12_Isrc_19_3_1_3_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B1 < Isrc0) then 0 else 3)
heat_3d_refsrc_16_Isrc_16_1_6_6_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_16_2_8_17_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_8_17_13_4_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else ((3 * 3) * (B0 - 2)))
heat_3d_refsrc_10_Isrc_14_17_11_2_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_1_14_7_12_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_2_4_4_1_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_9_6_8_14_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_9_9_8_5_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_16_Isrc_5_3_14_17_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_13_15_15_10_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc3 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_18_7_5_16_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_17_Isrc_14_14_16_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 6)
heat_3d_refsrc_7_Isrc_7_14_2_13_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_4_Isrc_7_11_3_10_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_6_Isrc_2_12_8_7_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_2_12_10_11_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_2_15_6_7_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_3_3_7_7_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc1 + Isrc2)) then 0 else 6)
heat_3d_refsrc_15_Isrc_11_18_15_4_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_9_Isrc_11_17_2_5_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_13_Isrc_9_11_11_8_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_18_5_15_9_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_9_1_1_10_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_18_17_4_10_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_14_Isrc_9_11_3_4_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_1_12_13_7_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_2_2_6_3_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_20_4_17_2_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_16_5_15_1_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_18_1_3_10_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_20_16_2_10_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_8_3_18_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 1) < (B0 + Isrc1)) && ((Isrc1 + 2) < (B1 + 1))) then 0 else 1)
heat_3d_refsrc_8_Isrc_13_9_18_18_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_19_3_2_17_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_16_Isrc_16_4_13_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_16_7_9_2_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_16_6_8_13_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_16_7_11_7_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_13_Isrc_6_8_2_14_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_6_8_6_14_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_6_12_10_3_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_15_2_4_5_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_2_7_17_17_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_9_9_17_4_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_18_Isrc_18_18_12_8_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_19_3_13_8_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_11_Isrc_13_16_2_14_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_16_3_12_3_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_16_17_17_15_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 6)
heat_3d_refsrc_7_Isrc_7_14_8_14_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_4_Isrc_7_12_14_2_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_4_Isrc_7_13_10_4_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_6_Isrc_3_9_5_15_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc2)) then 0 else 6)
heat_3d_refsrc_15_Isrc_12_2_11_14_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_12_3_13_16_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_12_3_18_12_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_12_8_7_9_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_12_9_12_14_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_12_12_6_13_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_12_13_3_16_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_12_15_4_5_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_12_16_6_9_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_13_2_7_6_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_13_2_7_9_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_9_Isrc_11_18_16_9_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_13_Isrc_9_15_10_13_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 2) < (B1 + 1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_3_11_7_7_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_17_Isrc_9_2_15_8_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((B0 + Isrc0) < (B1 + Isrc2)) && ((Isrc2 + 1) < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_18_18_5_14_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_9_Isrc_5_10_4_10_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
heat_3d_refsrc_9_Isrc_6_7_4_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_6_18_16_18_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_9_1_9_10_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
heat_3d_refsrc_9_Isrc_10_4_12_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_9_11_5_2_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_20_6_11_14_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_20_8_10_4_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 1) < (B0 + 1)) && ((Isrc1 + Isrc2) < (B1 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_16_10_7_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_18_3_12_8_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_18_4_13_1_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_20_18_11_15_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_13_10_12_7_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_13_11_1_13_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_8_6_8_17_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_8_6_9_7_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_8_9_15_17_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 1) < B0) && ((Isrc0 + Isrc2) < (B1 + Isrc3))) then 0 else 1)
heat_3d_refsrc_12_Isrc_19_3_6_14_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_19_3_8_4_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_16_Isrc_16_7_12_2_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_16_7_18_5_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 1) < (B0 + 1)) && ((Isrc1 + 2) < (B1 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_16_9_17_17_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_10_Isrc_2_9_4_16_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_15_2_10_16_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_9_10_9_15_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 2) < (B1 + 1)) && ((Isrc3 + 2) < (B0 + 1))) then 0 else 3)
heat_3d_refsrc_11_Isrc_13_17_4_5_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_19_15_12_8_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_20_3_2_12_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_20_6_12_16_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_20_11_11_4_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 2) < (B0 + Isrc3)) && ((Isrc0 + 1) < (B1 + Isrc3))) then 0 else 2)
heat_3d_refsrc_17_Isrc_17_6_3_11_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_7_Isrc_7_16_1_18_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_4_Isrc_7_13_13_10_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_6_Isrc_3_15_10_3_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc3 + Isrc1)) then 0 else 6)
heat_3d_refsrc_15_Isrc_13_5_1_14_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_9_Isrc_12_13_17_13_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_12_14_4_17_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_13_4_13_9_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_19_Isrc_3_11_11_10_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_13_Isrc_9_16_7_9_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_9_5_16_18_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_18_18_16_6_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_19_3_1_14_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_14_Isrc_16_16_16_16_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 2) < (B0 + 1)) && ((Isrc2 + 1) < (B1 + 2))) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_18_5_2_13_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_1_3_1_12_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_1_6_2_5_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_1_6_6_13_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_1_7_4_13_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_8_Isrc_13_12_3_6_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_13_15_13_6_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_13_17_1_10_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_19_5_3_6_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_19_9_7_6_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_19_9_9_11_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_18_Isrc_8_10_9_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc3 + 2) < (B1 + Isrc1)) && ((Isrc1 + Isrc2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_18_Isrc_16_12_4_18_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_16_13_6_6_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_16_14_8_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 1)
heat_3d_refsrc_10_Isrc_2_11_2_1_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_15_2_15_5_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((B0 + Isrc3) < (B1 + Isrc2)) && ((Isrc2 + 1) < B0)) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_16_11_16_13_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B0) && (Isrc3 < B1)) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_9_16_5_3_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_11_Isrc_14_1_16_17_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_18_3_9_3_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 6)
heat_3d_refsrc_20_Isrc_2_11_18_4_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_4_Isrc_7_15_4_8_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 2) < (B1 + 1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else 2)
heat_3d_refsrc_6_Isrc_4_18_2_3_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 6)
heat_3d_refsrc_19_Isrc_6_3_10_4_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_13_5_7_6_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_13_8_6_4_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_13_11_2_8_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_9_Isrc_13_5_14_12_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_13_8_13_5_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_10_Isrc_18_8_12_18_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_18_10_6_7_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_3_12_7_1_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_3_12_8_1_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_3_14_1_13_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_13_Isrc_9_17_5_2_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_9_7_9_2_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_19_9_16_2_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_17_Isrc_18_9_5_14_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_14_Isrc_16_17_11_12_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_17_4_14_4_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_1_11_18_9_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_13_Isrc_20_12_15_13_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_20_13_12_16_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_20_14_15_13_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 2) + (Isrc2 + 2)) < ((B1 + 2) + (B0 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_13_17_5_14_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_19_14_3_14_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_18_Isrc_16_14_16_5_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_10_Isrc_2_11_9_8_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_16_12_1_15_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_16_15_12_10_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_16_17_15_14_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_15_3_11_8_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_8_12_13_6_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_8_15_10_5_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc3 + 2) < (B1 + 1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_12_Isrc_9_17_5_12_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_9_17_18_4_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_5_Isrc_10_3_4_1_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
heat_3d_refsrc_11_Isrc_14_4_9_1_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_18_4_15_11_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 6)
heat_3d_refsrc_20_Isrc_2_12_15_4_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_2_15_8_16_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc3 < B0) then 0 else 3)
heat_3d_refsrc_11_Isrc_2_6_8_3_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_2_6_8_7_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_5_16_10_3_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 6)
heat_3d_refsrc_15_Isrc_13_11_3_4_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_9_Isrc_13_8_13_13_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_7_17_4_13_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_19_Isrc_3_14_3_14_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_13_Isrc_9_18_15_5_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_9_13_17_16_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_9_18_13_4_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else ((3 * 3) * (B0 - 2)))
heat_3d_refsrc_15_Isrc_19_13_9_18_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_16_Isrc_5_16_15_13_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_18_10_2_13_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_14_Isrc_17_5_8_6_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_17_9_10_10_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_1_16_5_4_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_19_Isrc_14_2_6_13_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_14_3_12_7_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_14_4_15_13_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((B0 + Isrc0) < (B1 + B0)) && ((Isrc1 + Isrc2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_13_Isrc_20_17_5_2_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_19_15_16_13_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_18_Isrc_17_7_18_10_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_10_Isrc_2_16_3_9_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_10_12_11_18_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_11_5_11_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 < B1) && (Isrc2 < B0)) && ((B0 + Isrc1) < (Isrc2 + Isrc3))) then 0 else (2 * (B0 * 4)))
heat_3d_refsrc_16_Isrc_17_7_16_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_17_11_12_17_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_17_11_17_10_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_15_7_14_12_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_15_9_16_14_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_8_16_12_14_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_9_3_2_9_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_9_18_13_17_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_11_Isrc_14_4_14_5_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_19_1_8_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 6)
heat_3d_refsrc_20_Isrc_2_16_6_17_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_3_4_8_6_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_3_10_2_8_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_6_Isrc_5_17_17_11_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 6)
heat_3d_refsrc_15_Isrc_13_12_10_2_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_4_6_2_3_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_13_12_12_4_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_13_14_12_1_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_13_14_13_12_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_13_15_6_2_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_13_15_12_6_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_13_18_16_8_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_9_Isrc_13_9_7_10_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_7_18_15_14_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_19_Isrc_3_15_15_6_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_4_1_9_13_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_17_Isrc_9_17_7_14_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_19_17_6_4_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_10_7_8_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_20_1_11_2_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((1 + Isrc2) < (B0 + 2)) && ((Isrc0 + 1) < (B1 + 2))) then 0 else 2)
heat_3d_refsrc_8_Isrc_10_12_7_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_13_10_15_1_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 3)
heat_3d_refsrc_16_Isrc_5_18_6_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_6_2_1_10_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_6_4_14_8_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_6_8_1_15_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_6_10_1_7_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_6_11_14_5_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_6_12_9_1_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_6_16_18_10_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_7_1_2_3_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
heat_3d_refsrc_16_Isrc_7_7_13_13_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_18_11_5_8_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_14_Isrc_17_11_13_17_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_1_16_11_9_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_13_Isrc_20_17_8_8_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_14_5_5_14_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_19_17_15_15_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_18_Isrc_17_8_11_9_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_10_Isrc_2_17_2_5_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_17_14_17_13_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_15_14_8_12_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_15_18_13_2_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_9_13_18_8_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_12_14_8_18_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_14_2_5_6_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_9_4_3_17_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_10_4_17_7_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_11_Isrc_14_6_7_16_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_14_6_14_4_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_14_11_14_9_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_19_2_1_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((B0 + Isrc0) < (B1 + B0)) && ((B1 + Isrc3) < (B0 + Isrc0))) then 0 else 6)
heat_3d_refsrc_20_Isrc_3_11_14_8_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_6_Isrc_8_2_5_7_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 6)
heat_3d_refsrc_9_Isrc_13_17_1_9_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_15_Isrc_14_2_18_5_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_10_Isrc_19_2_6_15_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_4_6_17_2_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_4_9_12_17_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_4_17_5_9_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_17_Isrc_9_17_9_12_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_10_2_12_14_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_10_3_4_4_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_20_5_11_12_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_20_6_17_5_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_20_6_18_6_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_20_9_17_12_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_20_13_6_12_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_20_18_1_2_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_20_Isrc_13_11_7_9_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_16_Isrc_7_11_18_1_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_18_15_12_10_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_17_12_10_6_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_18_16_13_12_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_18_2_4_5_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B1 < Isrc0) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_18_18_15_8_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_2_3_9_1_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_19_Isrc_1_3_6_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_14_12_17_1_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_15_2_2_9_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_19_18_17_16_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_18_Isrc_17_10_6_2_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_17_13_8_18_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_10_Isrc_2_17_6_10_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_3_1_13_17_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_17_15_15_8_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_16_1_3_17_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc3 + 1) < (B0 + 1)) && ((Isrc3 + 1) < (B1 + Isrc2))) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_9_14_8_16_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_9_4_12_7_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_9_7_8_2_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_10_6_13_14_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_10_7_3_6_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_10_10_5_8_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_11_Isrc_14_13_5_2_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_5_5_3_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc3 < B0)) then 0 else ((B0 + 1) * (2 * 4)))
heat_3d_refsrc_20_Isrc_3_13_10_14_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + Isrc0) < (Isrc1 + Isrc2)) then 0 else 3)
heat_3d_refsrc_17_Isrc_19_2_15_15_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 6)
heat_3d_refsrc_6_Isrc_8_2_16_11_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 1) < (B0 + 1)) && ((Isrc0 + 1) < (B1 + 2))) then 0 else 6)
heat_3d_refsrc_9_Isrc_14_1_13_8_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_15_Isrc_14_4_13_14_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_19_Isrc_4_18_11_11_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_17_Isrc_10_3_12_9_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_10_8_12_4_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_10_13_10_9_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_1_5_11_11_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_20_Isrc_13_13_17_14_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_1_2_1_10_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_16_Isrc_7_12_11_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_7_14_9_8_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_18_2_5_5_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B1 < Isrc0) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_19_3_2_13_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_2_6_14_10_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_2_9_8_6_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_3_5_4_4_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_11_Isrc_3_3_8_10_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
heat_3d_refsrc_19_Isrc_15_2_16_6_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_15_3_6_1_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_15_4_12_6_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_15_5_3_5_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_20_2_15_2_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 1) + (2 + Isrc2)) < (2 + (B1 + B0))) then 0 else 3)
heat_3d_refsrc_18_Isrc_17_13_9_9_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_10_Isrc_3_9_3_4_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_17_18_8_10_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_9_18_16_6_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_10_7_5_17_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_16_4_9_16_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_9_8_6_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_9_10_4_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 2) < (B1 + Isrc2)) && ((Isrc3 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_12_Isrc_10_14_3_11_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_11_Isrc_14_18_15_9_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_3_16_4_13_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_3_Isrc_6_6_13_3_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_6_9_3_3_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_19_4_10_3_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 6)
heat_3d_refsrc_3_Isrc_5_12_5_15_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_14_3_5_6_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_14_5_14_9_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_15_Isrc_14_6_7_2_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_14_7_13_18_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_20_Isrc_1_5_16_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else (2 * 5))
heat_3d_refsrc_6_Isrc_8_2_16_15_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((2 + Isrc2) < (B0 + 2)) && ((Isrc0 + Isrc3) < (B1 + Isrc2))) then 0 else 6)
heat_3d_refsrc_19_Isrc_4_18_12_1_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_4_18_13_18_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_17_Isrc_10_14_8_17_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_1_5_16_11_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_20_Isrc_13_14_7_1_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_1_5_7_2_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc1 + Isrc2)) then 0 else 3)
heat_3d_refsrc_16_Isrc_7_14_13_9_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_18_4_7_1_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 1) < (B1 + 1)) && ((B1 + 1) < (B0 + Isrc2))) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_19_3_12_1_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_19_6_2_4_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_19_6_11_4_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_19_6_14_1_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_19_13_18_10_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_3_7_7_6_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_3_8_5_5_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_19_Isrc_15_5_4_13_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_20_3_5_7_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + Isrc1) < (B1 + Isrc3)) && ((B1 + 1) < (B0 + Isrc3))) then 0 else 3)
heat_3d_refsrc_18_Isrc_17_18_6_18_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_18_2_13_5_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_10_Isrc_3_18_8_6_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_4_5_11_14_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + Isrc1) < (Isrc3 + Isrc2)) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_18_3_3_13_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_10_7_11_16_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_16_5_5_2_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 1) < (B0 + 2)) && ((Isrc0 + 2) < (B1 + Isrc2))) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_11_7_6_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_12_12_15_16_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_12_17_2_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_10_14_17_5_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_18_Isrc_9_14_15_5_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_11_Isrc_15_6_1_6_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_15_8_10_17_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_3_16_12_5_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_3_17_16_8_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_17_Isrc_19_7_7_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((B0 + Isrc0) < (B1 + B0)) && ((B1 + 1) < (B0 + Isrc2))) then 0 else 6)
heat_3d_refsrc_15_Isrc_14_9_18_9_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_20_Isrc_1_10_17_7_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (2 * 5))
heat_3d_refsrc_19_Isrc_5_2_9_5_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_8_13_12_3_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_6_Isrc_9_17_2_11_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 6)
heat_3d_refsrc_17_Isrc_10_15_11_13_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc3 + 1) < (B1 + 1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_15_Isrc_1_9_11_15_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc1 + Isrc2)) then 0 else 3)
heat_3d_refsrc_9_Isrc_14_5_11_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc3 < B1) && (Isrc3 < B0)) && ((B0 + Isrc1) < (Isrc3 + Isrc2))) then 0 else (2 * (B0 * 4)))
heat_3d_refsrc_20_Isrc_13_15_1_1_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 1) < (B1 + 1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else 3)
heat_3d_refsrc_12_Isrc_1_6_4_2_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_1_6_7_5_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_1_9_14_14_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_16_Isrc_7_15_12_6_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_7_16_1_16_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_19_14_10_5_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_3_9_17_16_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_14_Isrc_18_4_14_5_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_15_6_5_15_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_15_6_18_15_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_15_7_2_17_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_18_2_15_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_20_4_1_18_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_10_Isrc_4_6_16_5_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_4_6_17_12_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_4_7_18_8_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_18_5_2_16_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_10_10_13_5_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_16_6_3_13_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_16_7_18_12_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_6_4_8_16_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_6_9_17_17_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_6_16_1_1_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_7_4_9_12_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_7_8_9_9_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_10_15_5_16_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_11_Isrc_15_13_5_5_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_9_16_10_14_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_4_1_9_9_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_19_Isrc_15_12_14_4_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_1_7_10_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_1_12_5_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_19_8_7_3_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 6)
heat_3d_refsrc_15_Isrc_14_10_16_12_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_14_13_18_10_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_20_Isrc_2_5_3_7_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 2) < (Isrc3 + Isrc1)) then 0 else (2 * 5))
heat_3d_refsrc_19_Isrc_5_6_6_10_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_5_14_1_6_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_5_14_4_17_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_11_8_16_11_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 6)
heat_3d_refsrc_14_Isrc_6_14_15_3_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_8_12_10_3_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_10_15_18_10_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_1_13_8_11_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_20_Isrc_13_15_9_4_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 2) < (B1 + 1)) && ((Isrc1 + 1) < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_1_12_12_15_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_1_14_18_7_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_9_Isrc_17_1_5_6_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_18_6_9_18_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_18_10_3_10_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
heat_3d_refsrc_16_Isrc_8_4_17_14_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_19_16_5_17_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_3_10_12_17_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_3_11_4_2_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_14_Isrc_18_10_13_5_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_16_2_1_10_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_18_3_17_18_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_20_4_5_5_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B1 < Isrc0) then 0 else 3)
heat_3d_refsrc_10_Isrc_4_9_12_12_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_4_11_9_2_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_18_5_14_13_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_10_16_16_8_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_11_Isrc_15_14_2_8_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_10_1_4_7_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_4_5_12_10_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_4_10_2_13_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_17_Isrc_19_17_3_11_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 6)
heat_3d_refsrc_15_Isrc_14_14_7_10_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_20_Isrc_2_6_17_11_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_2_13_6_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_4_7_10_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc1)) then 0 else (2 * 5))
heat_3d_refsrc_19_Isrc_5_16_8_15_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_11_15_2_15_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 1) < (B1 + 2)) && ((Isrc1 + 1) < B0)) then 0 else 6)
heat_3d_refsrc_17_Isrc_10_17_18_5_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_1_13_11_3_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_12_Isrc_1_15_14_11_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + Isrc3) < (Isrc1 + Isrc2)) then 0 else 3)
heat_3d_refsrc_16_Isrc_8_5_15_6_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_8_10_5_16_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_13_17_4_8_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_17_Isrc_19_18_4_4_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_3_11_5_5_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_14_Isrc_18_10_14_4_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_6_1_3_14_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_6_7_12_11_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_6_9_6_10_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_7_1_6_10_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_7_6_6_10_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_8_2_15_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 1) < B0) && ((Isrc0 + Isrc2) < (B1 + Isrc3))) then 0 else ((B0 + 1) * (2 * 4)))
heat_3d_refsrc_19_Isrc_16_2_2_1_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B1 < Isrc0) then 0 else 1)
heat_3d_refsrc_18_Isrc_18_5_10_11_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_20_6_13_11_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_20_8_15_9_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 2) + (Isrc2 + 1)) < (1 + (B1 + B0))) then 0 else 3)
heat_3d_refsrc_10_Isrc_4_12_8_9_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_4_16_18_10_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_18_10_7_13_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_7_9_9_1_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_10_18_9_12_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_11_9_2_5_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_14_Isrc_10_8_6_14_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_15_15_8_6_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_15_16_8_10_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_10_3_12_11_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_10_4_2_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 1) < (B1 + 2)) && ((Isrc3 + 1) < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_4_11_17_17_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_17_Isrc_20_10_3_11_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + Isrc2) < (B0 + Isrc2)) && ((Isrc0 + Isrc1) < (B1 + Isrc3))) then 0 else 6)
heat_3d_refsrc_15_Isrc_14_15_5_9_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc3 + 2) < (B1 + 1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else 2)
heat_3d_refsrc_20_Isrc_4_11_12_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_7_12_13_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_8_7_1_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((B0 + Isrc1) < (B1 + B0)) && ((Isrc3 + 2) < (B0 + 1))) then 0 else (2 * 5))
heat_3d_refsrc_19_Isrc_5_17_3_9_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_21_Isrc_17_10_2_4_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_10_5_2_8_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_10_18_8_12_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_11_4_11_17_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_2_14_12_3_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_2_17_6_7_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_3_10_18_11_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_12_Isrc_2_1_17_13_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_9_Isrc_1_18_8_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (2 * 5))
heat_3d_refsrc_20_Isrc_13_17_11_9_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_17_Isrc_20_2_3_1_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B1 < Isrc0) then 0 else 1)
heat_3d_refsrc_9_Isrc_3_13_7_10_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_14_Isrc_19_3_14_13_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_9_9_6_18_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_10_3_2_10_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
heat_3d_refsrc_19_Isrc_16_2_4_5_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((2 + Isrc2) < (B0 + 2)) && ((Isrc3 + Isrc2) < (B1 + 1))) then 0 else 1)
heat_3d_refsrc_18_Isrc_18_6_5_2_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_18_7_12_7_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_18_10_2_7_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_10_Isrc_4_18_9_2_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_18_11_5_16_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_20_8_16_16_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_21_Isrc_7_11_11_6_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_7_13_2_12_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_7_15_6_17_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_8_3_9_1_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + Isrc2) < (B0 + 1)) && ((Isrc1 + 2) < (B1 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_11_9_10_13_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_11_Isrc_15_16_15_2_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_5_6_3_10_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_5_6_3_13_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_10_4_9_11_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_20_10_4_11_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + Isrc2) < (B0 + Isrc2)) && ((Isrc0 + Isrc1) < (B1 + Isrc3))) then 0 else 6)
heat_3d_refsrc_20_Isrc_9_7_9_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((B0 + Isrc2) < (B1 + Isrc3)) && ((Isrc3 + 2) < (B0 + 1))) then 0 else (2 * 5))
heat_3d_refsrc_19_Isrc_6_3_18_15_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_6_4_5_15_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_6_4_7_14_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_6_7_1_18_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_6_8_15_13_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_6_11_6_2_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_6_12_6_7_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_7_2_1_5_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_15_2_5_1_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_21_Isrc_17_10_6_16_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_17_11_8_12_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_17_13_18_17_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_10_5_7_17_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_11_4_14_4_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_3_11_2_7_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_12_Isrc_2_5_12_5_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_2_7_5_11_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_9_Isrc_2_3_1_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < (2 + Isrc1)) then 0 else (2 * 5))
heat_3d_refsrc_20_Isrc_14_2_14_9_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_17_Isrc_20_4_17_9_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_3_16_1_5_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_14_Isrc_14_6_7_3_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_16_2_4_7_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 1) + (Isrc3 + Isrc2)) < (B1 + B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_18_16_4_1_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_10_Isrc_5_1_7_10_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_18_14_3_8_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_20_9_2_13_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 1) < (B0 + 2)) && ((Isrc0 + Isrc1) < (B1 + Isrc3))) then 0 else 3)
heat_3d_refsrc_8_Isrc_13_10_8_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_8_5_6_5_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_8_7_1_16_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B0) && (Isrc1 < B1)) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_12_3_6_5_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_12_6_9_2_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_12_6_13_11_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_12_8_2_5_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_12_8_5_15_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_12_8_8_17_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_12_11_6_2_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_12_12_1_12_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_12_12_16_15_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_12_16_16_10_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_13_6_10_7_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_13_17_1_1_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_11_Isrc_16_1_8_5_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_10_6_17_17_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_10_11_4_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 2) < (B1 + Isrc2)) && ((Isrc3 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_20_Isrc_5_18_3_4_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_19_Isrc_7_2_13_10_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_15_2_16_9_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_20_Isrc_10_15_6_7_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_12_1_3_1_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_12_1_8_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_13_2_2_7_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (2 * 5))
heat_3d_refsrc_21_Isrc_17_17_9_14_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_1_1_16_6_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_1_7_11_4_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_13_Isrc_10_12_13_5_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_11_3_10_12_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_11_8_9_13_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_4_3_3_10_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
heat_3d_refsrc_2_Isrc_4_4_4_6_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_11_10_11_13_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_3_16_7_7_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_14_Isrc_10_11_4_16_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_2_7_10_9_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_9_Isrc_3_1_7_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc3 + Isrc2)) then 0 else (2 * 5))
heat_3d_refsrc_20_Isrc_14_6_15_12_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_14_11_12_10_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_14_13_13_2_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_17_Isrc_20_14_7_14_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 2) < B1) && ((B1 + Isrc1) < (B0 + Isrc0))) then 0 else 1)
heat_3d_refsrc_18_Isrc_19_3_6_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_19_3_11_13_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_10_Isrc_5_5_14_5_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_16_2_7_3_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + Isrc2) + (Isrc3 + 2)) < (B1 + B0)) then 0 else 1)
heat_3d_refsrc_16_Isrc_18_14_9_16_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_8_7_7_16_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_20_9_18_15_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_13_17_1_8_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_11_Isrc_16_4_2_3_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
heat_3d_refsrc_11_Isrc_16_6_4_3_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_16_6_6_3_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_16_16_8_1_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_6_1_17_12_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_6_6_17_5_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_6_18_17_4_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_7_2_10_12_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_7_8_7_8_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_18_Isrc_10_18_7_9_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_7_5_18_6_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_7_7_6_18_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_7_7_15_11_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((B0 + Isrc1) < (B1 + B0)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_15_Isrc_15_7_2_6_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_15_15_5_1_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((B0 + Isrc2) < (B1 + Isrc1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else 2)
heat_3d_refsrc_20_Isrc_14_7_4_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 2) < (B1 + 1)) && ((Isrc3 + 2) < (B0 + 1))) then 0 else (2 * 5))
heat_3d_refsrc_21_Isrc_18_1_14_12_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_18_7_18_2_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_1_7_12_16_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_1_7_13_17_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_10_Isrc_1_8_6_11_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_11_8_15_4_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_11_12_5_18_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_11_12_7_12_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_11_16_2_6_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_11_16_11_4_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_4_5_18_3_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_14_Isrc_10_18_13_9_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_2_8_5_4_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_9_Isrc_4_5_12_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_9_Isrc_4_11_11_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (2 * 5))
heat_3d_refsrc_20_Isrc_14_17_7_16_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_14_Isrc_11_2_6_18_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_20_16_4_10_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_19_7_15_14_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_10_Isrc_5_6_7_1_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_5_10_4_10_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_18_17_3_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_19_2_5_10_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_16_2_11_13_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_21_Isrc_8_10_14_17_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 2) < B0) && ((Isrc3 + 1) < (B1 + Isrc2))) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_20_12_11_9_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_20_13_11_9_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 1) < (B0 + 1)) && ((Isrc0 + Isrc3) < (B1 + Isrc1))) then 0 else 3)
heat_3d_refsrc_12_Isrc_13_18_17_2_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_11_Isrc_17_4_6_1_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_17_7_13_14_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_7_10_16_13_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_18_Isrc_11_3_11_9_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_21_Isrc_18_8_1_12_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_18_8_4_8_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_15_15_9_8_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 < (B1 + Isrc2)) && ((Isrc3 + Isrc2) < (B0 + 1))) then 0 else 2)
heat_3d_refsrc_17_Isrc_1_10_6_18_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_1_12_8_18_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_1_13_7_17_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_3_Isrc_10_1_4_6_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_12_9_3_11_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_12_16_5_11_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_12_17_16_11_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_13_11_12_14_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_7_12_11_6_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_7_17_16_7_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_14_10_18_11_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (2 * 5))
heat_3d_refsrc_13_Isrc_11_9_4_10_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_11_16_16_10_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_4_9_8_7_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_14_Isrc_11_2_11_12_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_11_7_2_2_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_2_14_14_4_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_20_Isrc_14_17_16_1_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_14_Isrc_19_6_5_8_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_19_6_18_8_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_19_7_9_13_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_1_1_10_17_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_18_Isrc_19_9_1_11_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_10_Isrc_5_12_11_13_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_5_16_13_10_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_19_3_17_8_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_16_3_4_15_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 1)
heat_3d_refsrc_12_Isrc_14_4_18_13_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_20_15_5_2_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + Isrc2) + (Isrc1 + 1)) < ((B1 + 2) + (B0 + 2))) then 0 else 3)
heat_3d_refsrc_21_Isrc_8_12_15_9_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_8_13_10_10_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 2) < (B0 + 1)) && ((Isrc0 + Isrc2) < (B1 + Isrc1))) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_17_14_4_6_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_7_16_13_4_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_18_Isrc_11_5_5_14_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_21_Isrc_18_8_4_17_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_1_16_16_2_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_15_Isrc_16_1_7_4_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 2) + (Isrc3 + Isrc2)) < (1 + (B1 + B0))) then 0 else 2)
heat_3d_refsrc_19_Isrc_8_2_13_10_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 1) < (B0 + 2)) && ((Isrc0 + Isrc3) < (B1 + Isrc2))) then 0 else 1)
heat_3d_refsrc_20_Isrc_14_14_2_11_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (2 * 5))
heat_3d_refsrc_13_Isrc_11_12_4_8_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_12_1_5_16_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_12_2_15_6_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_12_8_12_1_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_12_12_13_4_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_12_13_1_10_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_12_15_8_16_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_12_15_14_10_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_5_2_8_3_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_17_Isrc_12_1_13_10_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_12_6_18_9_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_12_8_16_1_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_12_11_2_18_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_12_12_16_18_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_13_1_6_16_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_13_2_17_14_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_14_Isrc_11_10_2_10_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_2_15_1_6_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_3_3_3_16_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc3 < B0) then 0 else 3)
heat_3d_refsrc_20_Isrc_14_18_6_1_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_15_1_3_2_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((B0 + Isrc0) < (B1 + B0)) && ((2 + Isrc2) < (B0 + 1))) then 0 else 3)
heat_3d_refsrc_14_Isrc_19_10_7_2_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_1_5_13_10_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_10_Isrc_6_1_2_10_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_4_11_12_3_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_19_4_2_13_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_16_4_7_9_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_16_Isrc_2_9_3_10_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
heat_3d_refsrc_12_Isrc_14_7_5_6_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_14_12_12_9_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_14_13_4_14_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_20_17_17_13_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_11_Isrc_4_7_3_10_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
heat_3d_refsrc_11_Isrc_4_8_6_11_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_8_15_14_12_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_8_18_4_1_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_8_6_7_13_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_8_13_17_4_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_10_Isrc_20_6_7_10_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_11_8_8_14_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_21_Isrc_18_9_6_10_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_18_14_1_5_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_1_17_9_1_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_20_Isrc_14_15_2_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((B0 + Isrc0) < (B1 + B0)) && ((Isrc3 + Isrc1) < (B0 + 2))) then 0 else (2 * 5))
heat_3d_refsrc_15_Isrc_16_2_3_12_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_16_2_16_17_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc3 + 2) < (B0 + 2)) && ((Isrc2 + Isrc3) < (B1 + B0))) then 0 else 2)
heat_3d_refsrc_19_Isrc_8_5_16_17_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_15_Isrc_5_2_13_11_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_17_Isrc_13_3_5_12_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_13_7_1_18_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_14_Isrc_11_15_7_10_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 2) < (B1 + 1)) && ((Isrc1 + 1) < B0)) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_3_13_18_15_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_20_Isrc_15_3_9_10_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_14_Isrc_19_12_4_9_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_19_15_8_16_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_1_7_4_18_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_16_Isrc_19_5_1_10_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_16_9_5_5_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_20_10_12_2_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_20_12_3_7_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_20_13_9_6_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_20_15_6_7_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_20_16_9_14_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_14_13_13_9_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_21_Isrc_8_18_8_6_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_9_2_2_8_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_8_17_1_17_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 2) < (B0 + 1)) && ((Isrc0 + 1) < (B1 + 2))) then 0 else 3)
heat_3d_refsrc_18_Isrc_11_13_11_9_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_21_Isrc_19_2_4_5_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B1 < Isrc0) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_2_1_1_10_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_15_Isrc_16_3_4_18_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 1) < (B0 + 1)) && ((Isrc3 + 1) < (B1 + Isrc2))) then 0 else 2)
heat_3d_refsrc_19_Isrc_8_9_3_5_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 1)
heat_3d_refsrc_20_Isrc_14_18_16_7_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (2 * 5))
heat_3d_refsrc_15_Isrc_5_2_14_11_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_17_Isrc_13_8_16_4_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_3_14_8_18_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_16_Isrc_8_12_6_2_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_9_2_6_5_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_9_5_8_16_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_11_17_12_10_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_11_17_15_16_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_11_9_14_18_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else ((B0 + 1) * (2 * 4)))
heat_3d_refsrc_20_Isrc_15_7_7_9_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_14_Isrc_20_1_16_8_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_1_14_9_10_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_16_Isrc_19_6_6_9_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_19_6_7_8_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_19_10_15_5_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_17_2_8_17_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_1_3_14_12_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_2_1_5_12_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_2_14_13_8_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 2)
heat_3d_refsrc_12_Isrc_14_14_11_11_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_21_Isrc_9_3_3_14_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc3 + 1) < (B1 + Isrc2)) && ((Isrc3 + 2) < B0)) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_11_16_14_6_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_11_17_3_5_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_8_17_11_6_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_8_17_14_14_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 2) < (B0 + 1)) && ((Isrc0 + Isrc2) < (B1 + Isrc1))) then 0 else 3)
heat_3d_refsrc_21_Isrc_19_6_10_10_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_19_6_15_9_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_19_13_5_8_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_2_2_12_4_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_2_4_13_17_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_19_Isrc_8_10_3_11_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + Isrc2) < (B0 + Isrc2)) && ((Isrc2 + 2) < (B1 + 1))) then 0 else 1)
heat_3d_refsrc_20_Isrc_15_9_11_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (2 * 5))
heat_3d_refsrc_15_Isrc_5_5_8_7_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_17_Isrc_13_12_1_17_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_13_14_5_14_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_16_4_6_1_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_16_7_13_16_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 2)
heat_3d_refsrc_12_Isrc_3_15_4_7_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc1)) then 0 else 3)
heat_3d_refsrc_16_Isrc_9_7_4_14_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 < B1) && (Isrc0 < B0)) && ((Isrc3 + Isrc2) < (B0 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_11_18_12_17_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_15_9_7_17_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_14_Isrc_12_6_7_11_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_12_11_3_15_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_12_17_17_15_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_13_8_5_10_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
heat_3d_refsrc_14_Isrc_20_3_1_12_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_20_3_8_10_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 1) < (B0 + 1)) && ((Isrc3 + Isrc2) < (B1 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_1_14_14_11_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_13_Isrc_13_7_15_4_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 2) < (B1 + 1)) && ((Isrc2 + 1) < B0)) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_19_13_18_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_17_4_12_10_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_17_9_8_15_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_2_15_5_12_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_2_15_18_12_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_3_4_17_4_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_12_Isrc_14_17_12_11_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_15_2_3_7_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_21_Isrc_9_4_17_12_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_9_8_3_6_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_9_9_17_5_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_11_17_8_6_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_12_1_16_18_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_12_8_10_5_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_12_10_8_7_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_12_10_8_14_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_12_10_12_9_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_12_11_1_9_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_12_13_1_9_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_12_14_7_18_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_12_14_8_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_12_17_6_9_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_13_2_8_1_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_21_Isrc_19_13_13_9_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_2_13_7_4_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_20_Isrc_9_11_11_1_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_15_11_9_7_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (2 * 5))
heat_3d_refsrc_15_Isrc_6_6_7_3_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_6_14_16_3_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_7_15_6_15_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_8_2_12_11_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_8_9_1_15_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc3 + 1) < (B1 + Isrc1)) && ((Isrc3 + 1) < B0)) then 0 else 3)
heat_3d_refsrc_17_Isrc_14_2_1_10_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_16_10_2_9_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_19_Isrc_8_17_13_2_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 1) < (B0 + 2)) && ((Isrc0 + Isrc2) < (B1 + Isrc1))) then 0 else 1)
heat_3d_refsrc_12_Isrc_3_16_9_11_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_20_Isrc_15_9_8_9_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_11_Isrc_4_12_4_15_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_5_5_2_6_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_1_16_13_10_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_14_Isrc_20_3_9_17_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_17_10_15_10_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_16_Isrc_19_15_13_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_13_9_10_8_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_3_5_1_12_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_3_5_15_12_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_4_3_9_4_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_12_Isrc_15_5_2_3_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_21_Isrc_9_13_14_16_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_13_8_8_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_21_Isrc_20_2_6_4_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_20_5_8_9_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + Isrc2) < (B0 + Isrc1)) && ((Isrc3 + Isrc2) < (B1 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_2_14_2_9_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_20_Isrc_9_16_3_9_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_15_13_11_7_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (2 * 5))
heat_3d_refsrc_17_Isrc_14_9_3_2_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_16_10_7_5_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_9_6_16_11_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_9_9_1_7_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_3_16_11_17_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_19_Isrc_9_10_13_17_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_15_13_8_10_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_18_Isrc_1_17_4_18_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_14_Isrc_20_4_6_4_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_20_5_17_8_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_17_15_12_14_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_18_1_10_1_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_16_Isrc_19_17_8_14_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_13_11_5_14_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 1) < (B1 + 1)) && ((Isrc1 + Isrc2) < B0)) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_4_8_7_4_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_12_Isrc_15_6_11_9_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_15_10_10_17_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_21_Isrc_9_14_15_1_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_13_9_16_9_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_2_15_11_4_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 2) < (Isrc3 + Isrc1)) then 0 else 1)
heat_3d_refsrc_20_Isrc_10_5_4_2_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_21_Isrc_20_5_11_17_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_15_15_6_11_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_15_17_14_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (2 * 5))
heat_3d_refsrc_17_Isrc_14_9_12_12_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_14_16_18_14_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_16_10_7_16_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B0) && (Isrc1 < B1)) then 0 else 2)
heat_3d_refsrc_15_Isrc_9_14_13_11_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_3_18_16_17_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_19_Isrc_9_16_4_5_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_15_14_7_1_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_18_Isrc_2_4_5_13_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_14_Isrc_20_7_2_2_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 1) < (B1 + 2)) && ((Isrc1 + 1) < B0)) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_18_3_5_2_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B1 < Isrc0) then 0 else 1)
heat_3d_refsrc_16_Isrc_20_5_10_1_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 2) < (B0 + 1)) && ((Isrc0 + 1) < (B1 + Isrc1))) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_4_11_12_12_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_4_16_10_8_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_13_Isrc_13_11_13_12_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_13_11_18_12_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_14_15_2_17_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_15_12_9_15_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_12_4_4_16_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_12_8_10_17_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_12_11_9_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_12_18_9_4_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_13_2_4_5_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_9_17_10_4_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_13_11_18_2_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_2_17_14_14_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_20_Isrc_10_5_17_4_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_21_Isrc_20_8_8_16_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_16_10_14_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else (2 * 5))
heat_3d_refsrc_17_Isrc_15_6_6_4_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_15_6_15_1_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_15_7_2_12_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_15_11_8_16_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_16_16_15_4_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else 2)
heat_3d_refsrc_15_Isrc_10_18_8_11_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_4_1_7_8_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc3 < B0) then 0 else 3)
heat_3d_refsrc_19_Isrc_9_17_11_3_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_15_15_3_1_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((B0 + Isrc1) < (B1 + B0)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else 3)
heat_3d_refsrc_18_Isrc_2_4_9_9_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_2_Isrc_6_2_5_10_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_6_3_4_4_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_6_6_12_15_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_6_10_16_7_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_6_14_11_7_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_2_Isrc_6_14_11_14_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_18_6_11_11_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_18_7_10_7_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_6_9_18_4_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_6_17_10_16_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_7_18_15_8_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_13_Isrc_15_2_18_6_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_15_4_6_12_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_15_5_7_9_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_20_5_17_6_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_20_12_9_9_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_20_17_12_13_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_1_1_11_11_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 6)
heat_3d_refsrc_14_Isrc_13_2_14_13_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_12_1_9_10_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_7_2_6_18_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_7_12_14_18_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_10_4_10_14_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc3 + 1) < (B1 + Isrc1)) && ((Isrc3 + 2) < B0)) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_14_1_2_14_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_3_1_2_8_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc3 < B0) then 0 else 1)
heat_3d_refsrc_20_Isrc_10_8_10_10_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_16_16_8_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B0) && (Isrc3 < B1)) then 0 else (2 * 5))
heat_3d_refsrc_17_Isrc_15_16_4_5_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_16_17_12_8_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_17_2_11_14_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_11_15_15_3_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 2) < (B1 + Isrc3)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 3)
heat_3d_refsrc_12_Isrc_4_3_7_15_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc2)) then 0 else 3)
heat_3d_refsrc_19_Isrc_10_3_6_17_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_10_13_13_14_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_15_18_1_9_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_19_Isrc_3_8_16_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_2_5_2_9_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_14_Isrc_20_12_17_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_18_11_2_1_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_8_5_14_12_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_8_18_12_12_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_8_18_12_16_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_9_18_17_16_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_8_Isrc_14_18_6_8_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_15_4_13_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_15_6_5_4_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_15_14_13_16_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_1_13_1_15_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < (Isrc3 + 2)) then 0 else 6)
heat_3d_refsrc_14_Isrc_13_2_15_2_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 1) < (B1 + 2)) && ((Isrc2 + 1) < B0)) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_1_5_6_6_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_1_6_18_7_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_1_12_4_18_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_14_3_2_7_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_21_Isrc_10_5_14_9_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_3_3_10_10_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_20_Isrc_10_13_12_10_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_10_13_13_4_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_17_2_9_11_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (2 * 5))
heat_3d_refsrc_17_Isrc_16_3_7_6_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_16_12_11_9_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_16_12_15_1_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_20_16_4_1_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_17_2_14_17_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_12_4_6_3_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_12_9_17_11_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_12_17_13_3_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_13_2_14_3_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_4_7_1_8_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc3 < B0) then 0 else 3)
heat_3d_refsrc_19_Isrc_10_17_14_17_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_16_7_11_2_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_18_Isrc_2_6_7_5_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_2_7_1_11_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_3_Isrc_15_4_2_4_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
heat_3d_refsrc_3_Isrc_15_17_4_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else ((B0 + 1) * (2 * 4)))
heat_3d_refsrc_19_Isrc_18_15_2_18_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_10_14_6_16_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_11_12_17_8_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_12_4_7_12_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_12_5_6_12_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_12_7_13_8_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_12_7_15_12_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_13_13_18_16_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_13_Isrc_16_1_9_4_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_2_9_15_11_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 2) < (Isrc3 + Isrc1)) then 0 else 6)
heat_3d_refsrc_14_Isrc_13_6_18_8_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_13_14_4_17_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_14_8_9_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_21_Isrc_10_16_4_13_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_3_3_18_12_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_3_5_15_17_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_20_Isrc_10_16_3_12_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_10_16_10_2_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_17_5_12_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_17_14_1_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (2 * 5))
heat_3d_refsrc_21_Isrc_20_18_17_9_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_17_4_5_2_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B1 < Isrc0) then 0 else 2)
heat_3d_refsrc_15_Isrc_13_4_14_15_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((B0 + Isrc0) < (B1 + B0)) && ((Isrc1 + Isrc2) < (B0 + 1))) then 0 else 3)
heat_3d_refsrc_12_Isrc_4_7_6_13_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_4_7_12_12_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_4_8_16_9_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_19_Isrc_11_1_10_7_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_14_Isrc_14_10_4_18_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else ((B0 + 1) * (2 * 4)))
heat_3d_refsrc_20_Isrc_16_9_16_4_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B0) && (Isrc1 < B1)) then 0 else 3)
heat_3d_refsrc_18_Isrc_2_7_12_17_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_2_8_13_10_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_19_Isrc_18_17_10_14_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_14_4_15_8_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc3 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 2)
heat_3d_refsrc_13_Isrc_16_3_3_8_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_2_11_12_3_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_2_14_15_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 2) < (Isrc3 + Isrc1)) then 0 else 6)
heat_3d_refsrc_14_Isrc_13_15_11_4_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 1) < (B1 + Isrc3)) && ((Isrc1 + 1) < B0)) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_14_10_5_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_21_Isrc_11_1_2_6_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_11_1_6_10_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_11_1_16_4_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_3_6_9_5_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_3_11_1_5_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_20_Isrc_11_3_15_16_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_17_16_4_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (2 * 5))
heat_3d_refsrc_15_Isrc_17_9_1_12_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_17_12_2_2_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_3_6_12_11_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_4_8_17_17_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_15_Isrc_13_10_14_15_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 2) < (B1 + 1)) && ((Isrc3 + 2) < (B0 + 1))) then 0 else 3)
heat_3d_refsrc_19_Isrc_11_2_13_13_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_16_Isrc_9_11_3_9_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_16_10_7_1_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_18_Isrc_2_11_1_14_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_13_Isrc_11_6_12_11_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_11_6_14_7_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_19_1_10_11_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_13_Isrc_16_7_7_6_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_16_8_8_13_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_2_15_7_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 2) < (Isrc2 + Isrc1)) then 0 else 6)
heat_3d_refsrc_18_Isrc_16_16_18_16_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 1) < (B0 + 1)) && ((Isrc1 + 1) < (B1 + 2))) then 0 else 2)
heat_3d_refsrc_19_Isrc_3_17_4_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_4_13_13_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_5_11_12_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_5_18_9_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else ((3 * 3) * (B0 - 2)))
heat_3d_refsrc_18_Isrc_14_15_2_10_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc3 + 1) < (B1 + 2)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_21_Isrc_11_4_3_2_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_3_12_12_17_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_3_13_11_10_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_20_Isrc_11_4_4_4_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_0_Isrc_10_5_3_6_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_10_11_12_14_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_18_5_18_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (2 * 5))
heat_3d_refsrc_8_Isrc_16_14_17_4_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else ((3 * 3) * (B0 - 2)))
heat_3d_refsrc_12_Isrc_4_10_9_4_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_19_Isrc_11_3_4_18_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_16_11_16_3_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B0) && (Isrc1 < B1)) then 0 else 3)
heat_3d_refsrc_16_Isrc_9_11_14_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_9_13_14_10_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_16_16_18_14_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B0) && (Isrc3 < B1)) then 0 else 3)
heat_3d_refsrc_18_Isrc_2_12_11_1_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_2_13_10_13_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_14_Isrc_1_4_3_17_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_19_5_10_1_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_13_Isrc_16_8_17_10_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_3_3_11_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 6)
heat_3d_refsrc_18_Isrc_17_3_11_8_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_14_Isrc_14_1_13_8_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_6_9_7_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_6_12_17_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_6_13_11_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_11_8_13_17_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_3_17_15_6_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_4_3_6_10_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_4_3_18_16_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_18_Isrc_14_15_10_6_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_15_4_7_9_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_11_4_7_12_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_11_5_7_2_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_18_6_5_7_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_18_12_2_7_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_19_10_10_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (2 * 5))
heat_3d_refsrc_12_Isrc_4_10_14_5_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_19_Isrc_11_3_12_14_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_11_4_5_11_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_17_16_4_7_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_16_Isrc_9_14_2_17_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_16_18_5_8_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 3)
heat_3d_refsrc_18_Isrc_2_14_13_13_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_14_Isrc_1_7_14_16_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_19_7_1_11_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_13_Isrc_16_9_5_5_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_17_9_17_8_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_14_Isrc_14_3_4_12_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_14_3_9_2_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_11_16_9_13_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_4_12_11_4_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_4_13_4_18_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_18_Isrc_15_4_16_14_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_11_6_8_6_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_11_6_16_2_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_11_7_18_6_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_11_7_18_17_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_19_12_3_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_20_9_2_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 1) + (Isrc3 + 2)) < (2 + (B1 + B0))) then 0 else (2 * 5))
heat_3d_refsrc_12_Isrc_4_11_7_9_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_19_Isrc_11_6_7_7_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_11_13_13_11_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_19_3_1_1_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
heat_3d_refsrc_15_Isrc_19_8_1_3_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_16_Isrc_10_3_16_8_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_17_4_4_6_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_17_9_3_10_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_18_Isrc_2_17_4_14_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_14_Isrc_1_8_16_8_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_19_12_11_10_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_19_13_17_17_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_13_Isrc_16_10_15_1_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_17_11_12_8_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_17_17_11_4_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_14_Isrc_14_4_2_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc3 + 1) < (B1 + Isrc1)) && ((Isrc3 + 2) < B0)) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_15_7_3_10_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
heat_3d_refsrc_21_Isrc_12_6_9_17_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_12_8_3_5_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_12_11_9_1_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_12_13_14_10_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_12_15_14_2_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_12_15_16_12_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_13_3_2_14_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc3 + 1) < (B1 + Isrc1)) && ((Isrc3 + Isrc1) < (B0 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_4_14_1_1_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_18_Isrc_15_9_16_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_11_11_4_6_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_11_11_7_8_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_20_15_16_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (2 * 5))
heat_3d_refsrc_12_Isrc_4_13_9_11_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_19_Isrc_11_15_8_1_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 2) < (B1 + 1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_15_Isrc_19_14_3_3_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_16_Isrc_10_6_18_8_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_10_9_13_8_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_17_15_2_12_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_18_2_4_1_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B1 < Isrc0) then 0 else 3)
heat_3d_refsrc_18_Isrc_2_18_10_1_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_14_Isrc_2_6_9_11_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_2_9_7_10_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
heat_3d_refsrc_14_Isrc_1_16_17_16_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_19_15_11_7_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_13_Isrc_16_15_9_6_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_16_15_9_12_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_14_5_15_10_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc3 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_13_3_3_17_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_4_16_14_4_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_18_Isrc_15_10_14_5_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_11_11_17_6_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_11_13_8_9_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_20_16_8_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (2 * 5))
heat_3d_refsrc_12_Isrc_4_14_11_17_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_19_Isrc_11_16_14_14_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_19_16_13_11_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_16_Isrc_10_10_8_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_18_8_12_14_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_18_10_17_10_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_18_Isrc_3_2_5_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc2)) then 0 else 1)
heat_3d_refsrc_19_Isrc_8_15_13_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_1_18_9_10_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_19_16_7_10_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_14_Isrc_14_8_9_13_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_13_4_16_9_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_5_10_7_16_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_11_14_7_2_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_4_14_18_14_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_8_Isrc_1_1_17_6_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_1_2_9_15_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < (Isrc3 + 2)) then 0 else 1)
heat_3d_refsrc_19_Isrc_11_17_15_14_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_20_12_1_11_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_10_12_14_1_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_10_16_12_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_10_17_10_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_18_12_2_10_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_18_16_11_17_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_18_Isrc_3_5_9_13_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_14_Isrc_2_4_4_12_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_19_17_7_10_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_21_Isrc_13_10_6_13_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_13_18_12_8_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_13_18_14_8_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_5_11_5_6_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_5_13_1_8_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_11_15_1_8_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc3 + 2) < (B1 + 1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else 3)
heat_3d_refsrc_2_Isrc_8_6_5_10_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_4_15_9_1_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + Isrc0) < (Isrc1 + Isrc2)) then 0 else 3)
heat_3d_refsrc_8_Isrc_1_6_17_13_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_1_8_18_17_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_19_Isrc_12_5_6_6_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_12_6_15_14_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_12_8_11_13_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_12_13_3_18_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_12_13_18_9_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_12_18_13_10_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_13_7_10_1_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_16_Isrc_11_3_10_1_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_19_2_14_14_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_18_Isrc_3_7_18_2_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_13_Isrc_11_12_11_18_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_12_8_7_10_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_12_14_1_7_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_12_17_12_15_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_20_2_2_15_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 1) + (Isrc3 + 2)) < (2 + (B1 + B0))) then 0 else 1)
heat_3d_refsrc_21_Isrc_14_1_12_17_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_14_1_17_13_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_3_6_5_14_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_5_15_10_4_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 2) < (B1 + 1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_20_Isrc_11_15_9_5_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 1) < (B1 + 1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else 3)
heat_3d_refsrc_12_Isrc_5_1_14_1_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_8_Isrc_1_10_9_7_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_19_Isrc_13_8_1_3_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_16_Isrc_11_7_16_13_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_19_3_14_14_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_13_Isrc_2_10_7_10_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
heat_3d_refsrc_18_Isrc_3_8_12_9_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_4_2_4_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 2) < (Isrc2 + Isrc3)) then 0 else 1)
heat_3d_refsrc_19_Isrc_20_2_11_7_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 1) < (B0 + 2)) && ((Isrc3 + Isrc2) < (B1 + 2))) then 0 else 1)
heat_3d_refsrc_3_Isrc_1_1_5_5_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_14_4_14_5_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_11_2_12_18_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_11_12_7_18_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_5_15_11_6_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_17_Isrc_6_2_5_18_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_11_17_7_14_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_8_Isrc_1_13_6_11_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_1_16_2_6_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_1_17_15_17_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_12_Isrc_5_5_1_10_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_19_Isrc_13_8_14_14_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_16_Isrc_11_11_11_6_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_11_13_16_17_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_19_6_5_2_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_19_12_15_14_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_19_12_18_14_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_19_13_11_14_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_18_Isrc_4_6_16_7_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_4_7_1_2_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 2) < (Isrc0 + Isrc1)) then 0 else 1)
heat_3d_refsrc_19_Isrc_20_5_9_5_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 2) < (B0 + 1)) && ((Isrc0 + Isrc1) < (B1 + Isrc2))) then 0 else 1)
heat_3d_refsrc_3_Isrc_1_5_9_10_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_14_11_2_16_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_2_15_11_9_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 2) < (Isrc3 + Isrc2)) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_11_18_9_4_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_8_Isrc_2_2_11_7_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_12_Isrc_5_6_10_16_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_5_7_2_12_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_5_7_13_9_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_19_Isrc_13_9_6_9_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_13_11_1_1_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_16_Isrc_11_16_5_14_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_20_4_3_16_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_18_Isrc_4_13_14_11_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_19_Isrc_9_12_9_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_9_15_5_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_9_15_15_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else ((3 * 3) * (B0 - 2)))
heat_3d_refsrc_19_Isrc_20_6_6_11_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_20_11_6_14_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_20_15_14_2_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + Isrc2) + (2 + Isrc1)) < (B1 + (B0 + Isrc2))) then 0 else 1)
heat_3d_refsrc_11_Isrc_8_6_7_11_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_1_5_16_5_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_14_13_5_16_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_15_1_6_11_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_3_1_13_4_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_12_7_18_1_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_12_8_10_8_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_12_10_2_8_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_12_15_9_14_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_12_17_14_1_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_13_5_3_10_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_8_Isrc_2_5_11_7_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_12_Isrc_5_10_7_6_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_5_13_4_15_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 2) < (B1 + 1)) && ((Isrc1 + Isrc2) < (B0 + 1))) then 0 else 3)
heat_3d_refsrc_19_Isrc_13_12_11_1_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_13_14_9_7_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_16_Isrc_11_16_13_1_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_5_1_15_7_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 1) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_10_Isrc_4_8_8_10_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
heat_3d_refsrc_0_Isrc_12_4_18_7_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_12_8_16_11_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_12_13_8_18_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_20_16_15_2_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_3_Isrc_1_10_1_8_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_15_5_7_4_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_3_9_6_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_3_12_9_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_3_13_14_5_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_13_6_5_5_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_13_8_15_5_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 3)
heat_3d_refsrc_8_Isrc_2_7_4_17_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_12_Isrc_5_13_8_12_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_5_13_13_9_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_16_Isrc_12_2_9_17_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_12_6_9_17_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_20_8_10_2_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 1) < (B0 + 2)) && ((Isrc1 + Isrc2) < (B1 + 2))) then 0 else 3)
heat_3d_refsrc_18_Isrc_5_4_17_18_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_21_Isrc_12_7_4_18_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_12_7_16_15_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_12_8_7_7_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_12_13_14_11_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_20_18_1_6_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_20_18_1_14_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_3_Isrc_1_11_17_5_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_15_12_6_5_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_15_14_2_9_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_3_14_4_2_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_1_12_17_18_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_1_13_12_11_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_2_11_15_18_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_20_Isrc_13_9_11_6_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_5_17_8_3_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_20_8_16_13_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_18_Isrc_5_5_7_5_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 1) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_11_Isrc_1_4_13_6_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_1_6_5_17_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_1_7_6_14_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_1_9_5_8_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_20_18_12_18_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_20_18_14_15_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_3_Isrc_1_17_10_8_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_15_15_17_6_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_15_17_14_5_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_3_17_1_4_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_2_15_16_9_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_12_Isrc_6_4_14_4_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_6_5_5_17_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_6_9_11_12_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_6_10_18_1_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_6_13_14_4_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_6_14_14_11_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_6_15_16_14_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_12_Isrc_7_1_18_2_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_20_11_9_10_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 2) < (B0 + 1)) && ((Isrc3 + Isrc2) < (B1 + 1))) then 0 else 3)
heat_3d_refsrc_18_Isrc_5_5_14_2_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_11_Isrc_1_9_6_13_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_1_9_8_16_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_1_3_4_13_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_3_Isrc_1_18_11_4_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_16_3_17_10_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_4_4_4_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc2 + Isrc3)) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_2_16_10_5_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_12_Isrc_7_3_1_15_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 + 2) < (B1 + 1)) && ((Isrc3 + 2) < (B0 + 1))) then 0 else 3)
heat_3d_refsrc_18_Isrc_5_5_15_6_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_5_7_9_2_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_20_17_13_16_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_11_Isrc_1_10_13_9_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_1_3_10_10_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_3_Isrc_2_5_13_1_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_16_6_5_14_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_16_7_17_4_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc2 + 2) < (B0 + 1)) && ((Isrc1 + 2) < (B1 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_4_5_12_17_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_4_7_1_4_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc3 + Isrc1)) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_2_18_6_15_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_3_5_15_7_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc2)) then 0 else 1)
heat_3d_refsrc_18_Isrc_5_11_4_14_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_5_1_2_2_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 - 3) + (5 * 5)))
heat_3d_refsrc_11_Isrc_1_11_4_4_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_10_12_7_8_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_1_10_1_17_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_3_Isrc_2_7_14_4_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_4_10_7_10_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_16_11_8_12_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_16_12_15_5_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_16_13_10_2_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_3_5_18_3_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_18_Isrc_5_12_2_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_18_Isrc_5_14_18_18_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_1_9_9_10_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
heat_3d_refsrc_11_Isrc_1_15_5_10_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc1 + Isrc2)) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_1_10_13_2_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_3_Isrc_2_9_3_6_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_2_14_16_6_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_2_15_9_14_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + Isrc2) < (Isrc3 + Isrc1)) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_4_11_4_9_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_16_15_3_13_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_3_8_3_14_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_18_Isrc_5_16_10_18_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_11_Isrc_1_17_1_10_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_5_6_17_15_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_6_7_8_18_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_6_9_1_10_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_6_12_13_18_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_6_14_14_15_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_6_17_6_3_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_6_18_1_3_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_15_4_12_15_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_3_5_6_3_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_1_15_12_2_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_1_16_3_1_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_3_Isrc_2_16_14_10_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_4_18_2_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_17_5_13_4_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_3_9_18_5_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_18_Isrc_5_17_11_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_11_Isrc_1_18_13_9_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_1_18_7_6_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_2_2_14_13_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_3_Isrc_3_6_17_10_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_3_13_15_6_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_3_14_6_2_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_3_17_3_16_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_17_8_2_12_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_2_6_10_14_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_3_6_9_14_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_3_7_2_10_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
heat_3d_refsrc_8_Isrc_3_10_9_18_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_11_Isrc_2_1_4_17_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_2_8_16_13_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_20_Isrc_5_10_9_10_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
heat_3d_refsrc_3_Isrc_4_2_18_1_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_3_10_12_1_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_3_11_5_15_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc2)) then 0 else 1)
heat_3d_refsrc_11_Isrc_2_11_2_12_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_2_12_5_8_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_2_14_3_6_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_2_15_14_4_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 2) < (Isrc3 + Isrc1)) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_2_11_3_16_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc3 < B0) then 0 else 3)
heat_3d_refsrc_3_Isrc_4_3_15_13_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc0 + Isrc2)) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_3_12_14_17_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_3_14_3_14_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_11_Isrc_3_1_10_17_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_19_4_9_10_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
heat_3d_refsrc_14_Isrc_19_17_6_7_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_20_3_12_14_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_20_13_7_14_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 < B1) && (Isrc3 < B0)) then 0 else ((B1 * 3) + (B0 * 4)))
heat_3d_refsrc_3_Isrc_4_4_13_1_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_3_14_7_10_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_11_Isrc_4_1_8_12_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_4_5_15_9_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc2)) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_1_2_1_18_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 2)
heat_3d_refsrc_3_Isrc_4_5_10_12_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_4_15_11_8_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc1)) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_3_14_16_5_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_20_Isrc_6_5_9_14_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_6_18_8_18_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_7_1_5_6_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_8_3_4_6_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_4_5_16_9_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_1_4_4_2_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 2)
heat_3d_refsrc_3_Isrc_4_16_4_17_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_12_1_13_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_12_7_12_8_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_3_17_12_13_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_8_Isrc_4_10_6_5_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_4_6_12_12_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_4_7_4_16_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_1_7_6_8_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_1_7_14_5_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_3_Isrc_5_2_4_16_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_4_12_5_1_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_4_16_6_14_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_1_10_1_18_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 2)
heat_3d_refsrc_3_Isrc_5_6_4_8_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_5_7_14_6_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_5_17_2_16_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_1_10_12_12_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_1_16_16_8_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else 2)
heat_3d_refsrc_20_Isrc_9_9_3_14_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc1 < B1) && (Isrc1 < B0)) && ((B0 + Isrc2) < (Isrc1 + Isrc3))) then 0 else (2 * (B0 * 4)))
heat_3d_refsrc_3_Isrc_5_17_7_8_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_5_12_2_15_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_6_2_8_15_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_6_13_11_18_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_17_12_4_18_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_13_15_4_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_1_17_9_12_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_1_18_13_1_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 2)
heat_3d_refsrc_3_Isrc_6_3_7_1_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_3_Isrc_6_6_12_5_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_3_18_15_18_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 + 1) * (2 * 4)))
heat_3d_refsrc_20_Isrc_11_6_1_10_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_20_Isrc_11_8_10_14_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 < B1) && (Isrc0 < B0)) && ((B0 + Isrc1) < (Isrc0 + Isrc3))) then 0 else (2 * (B0 * 4)))
heat_3d_refsrc_15_Isrc_2_3_3_12_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_2_7_2_12_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_2_8_2_13_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 2)
heat_3d_refsrc_11_Isrc_5_4_1_2_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_5_3_5_18_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else ((B0 + 1) * (2 * 4)))
heat_3d_refsrc_5_Isrc_17_15_12_15_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_18_2_7_10_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
heat_3d_refsrc_15_Isrc_2_11_4_10_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 2)
heat_3d_refsrc_11_Isrc_5_10_3_7_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
heat_3d_refsrc_11_Isrc_5_10_14_16_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_5_6_17_7_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_2_14_16_17_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 2)
heat_3d_refsrc_11_Isrc_5_12_14_9_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_5_13_2_2_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_3_1_10_5_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_11_Isrc_5_14_8_13_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_3_5_6_13_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_3_6_10_16_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_3_11_4_6_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_3_16_11_17_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 2)
heat_3d_refsrc_11_Isrc_5_15_18_13_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_3_12_16_15_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_6_7_11_11_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_6_8_9_18_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_6_12_4_18_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_14_Isrc_6_18_16_11_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_4_2_17_17_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_11_Isrc_5_17_8_17_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_16_15_17_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_18_14_6_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_18_17_11_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_19_7_10_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (if (B0 < Isrc0) then ((B1 * 6) - 2) else ((3 * 3) * (B1 - 2))))
heat_3d_refsrc_15_Isrc_4_4_15_17_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 2)
heat_3d_refsrc_11_Isrc_5_18_13_9_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_4_16_5_9_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_11_Isrc_5_18_14_13_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_15_17_6_15_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_4_18_9_14_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 2)
heat_3d_refsrc_11_Isrc_6_2_13_6_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_6_3_8_2_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_6_5_16_6_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_6_10_16_8_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_6_11_14_6_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_6_12_17_10_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_6_13_2_16_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_8_4_12_3_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_5_9_11_18_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_19_Isrc_20_6_13_8_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_1_2_10_3_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_15_Isrc_5_16_2_9_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_21_Isrc_17_12_3_3_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_17_12_11_15_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_1_5_13_2_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_15_Isrc_5_18_15_12_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_6_2_12_5_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_6_11_1_1_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_6_14_3_12_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_6_14_11_13_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_6_15_10_16_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_6_18_7_6_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_6_18_13_4_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_7_6_5_17_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_7_16_12_14_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_7_17_12_2_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_8_2_11_16_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc3 + 1) < (B0 + 1)) && ((Isrc0 + 1) < (B1 + 2))) then 0 else 2)
heat_3d_refsrc_21_Isrc_4_12_13_7_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_5_3_3_10_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
heat_3d_refsrc_14_Isrc_7_11_12_15_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_1_6_8_17_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_1_6_16_18_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_1_7_12_10_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_1_9_7_17_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_11_Isrc_12_3_4_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_12_8_12_11_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_1_10_6_7_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_1_16_11_6_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_2_4_12_14_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_2_8_13_13_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_0_Isrc_17_4_12_3_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_0_Isrc_17_5_7_10_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
heat_3d_refsrc_15_Isrc_8_4_12_13_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_8_17_8_4_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_19_Isrc_2_14_3_15_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc3 + Isrc2)) then 0 else 1)
heat_3d_refsrc_15_Isrc_9_3_10_6_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_15_Isrc_9_8_4_13_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_19_Isrc_2_18_2_13_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_19_Isrc_3_1_5_11_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_5_Isrc_19_9_5_10_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
heat_3d_refsrc_19_Isrc_3_8_7_3_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_19_Isrc_3_9_5_6_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_19_Isrc_3_11_7_5_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_20_Isrc_17_4_8_10_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
heat_3d_refsrc_14_Isrc_8_9_4_18_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else ((B0 + 1) * (2 * 4)))
heat_3d_refsrc_16_Isrc_9_3_10_10_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
heat_3d_refsrc_13_Isrc_17_6_9_18_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_17_6_15_15_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_1_2_18_10_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_10_6_14_11_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_6_3_10_11_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_6_7_14_14_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_6_9_8_7_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_9_15_6_18_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_10_7_6_3_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_1_4_14_5_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_18_6_5_3_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_11_Isrc_14_12_16_3_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_1_6_14_13_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_1_9_15_8_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < (Isrc2 + 2)) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_1_14_1_10_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_1_16_14_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_1_18_15_5_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_1_3_1_5_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_2_4_17_2_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_11_7_2_10_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
heat_3d_refsrc_13_Isrc_1_7_12_12_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_1_11_6_1_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_1_13_8_9_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_2_5_8_1_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_1_14_1_17_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_2_12_2_17_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_2_12_17_10_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_2_15_3_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc1 + Isrc2)) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_1_15_15_16_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_1_6_8_1_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_1_10_12_10_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_1_11_4_2_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_2_15_5_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 2) < (Isrc3 + Isrc2)) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_16_6_17_18_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_2_6_1_4_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_2_9_5_5_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_1_12_8_17_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_1_14_7_9_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_2_16_9_1_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_2_11_7_6_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_2_11_7_14_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 2) < (Isrc3 + Isrc2)) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_1_14_14_16_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_3_2_14_6_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_3_4_13_4_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_2_12_10_14_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_2_16_9_6_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_2_18_12_16_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_3_3_12_4_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_3_8_5_6_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_3_8_6_17_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_3_11_5_6_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_3_15_2_2_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc0 + Isrc1)) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_1_16_5_17_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_3_9_9_1_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_4_3_18_14_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_1_17_9_13_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_3_12_17_17_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_3_14_11_6_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_3_14_13_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < (Isrc0 + Isrc1)) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_11_12_2_18_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_10_Isrc_12_18_8_15_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_4_7_3_4_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc3 + Isrc1)) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_2_1_15_12_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_2_2_10_13_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_4_1_13_16_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_4_12_8_16_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_4_15_2_6_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_13_Isrc_4_16_10_14_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_2_2_10_16_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_4_3_8_2_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_12_3_11_14_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_12_4_13_7_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_12_16_16_15_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_13_4_12_7_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_13_9_5_10_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 0
heat_3d_refsrc_16_Isrc_13_12_4_7_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_2_6_1_13_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_2_9_9_10_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_4_11_10_6_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_5_Isrc_4_16_9_8_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_2_18_13_14_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_3_4_12_12_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_3_11_13_2_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_3_14_15_4_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc3 + Isrc1)) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_3_15_5_13_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + Isrc0) < (Isrc1 + Isrc2)) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_3_15_7_5_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc1)) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_8_12_9_7_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_3_18_17_13_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_4_7_6_13_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_4_10_5_2_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_17_6_6_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_4_14_2_14_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 1) < (Isrc0 + Isrc1)) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_4_14_5_10_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_4_17_3_8_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_4_18_18_12_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_5_1_12_10_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_5_2_2_5_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_17_13_6_18_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_21_Isrc_5_2_7_16_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_5_4_1_16_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_5_4_9_1_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_5_4_9_14_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 2) < (B1 + 1)) && ((Isrc3 + 2) < B0)) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_5_7_8_14_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((Isrc0 + 1) < (B1 + 1)) && ((Isrc3 + 2) < B0)) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_5_8_10_17_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_5_11_11_13_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_5_14_13_9_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_5_17_18_5_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_6_2_16_2_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_19_8_6_7_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_1_1_12_6_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_1_7_11_13_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_1_12_8_10_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_1_14_12_5_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_1_14_15_8_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + 2) < (Isrc3 + Isrc1)) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_1_15_9_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
heat_3d_refsrc_16_Isrc_1_15_10_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: 6
