m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Windows/system32
vadder
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1750879841
!i10b 1
!s100 J@Bf42a<9Q9R;nJSZl2>B2
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I;6=bci;jWIkch@3FeI8O<0
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 dD:/Users/twrf/Desktop/Arquitetura/modelsim
Z5 w1750874950
8D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/adder.sv
FD:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/adder.sv
!i122 21
Z6 L0 3 11
Z7 OV;L;2020.1;71
r1
!s85 0
31
!s108 1750879840.000000
!s107 D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/adder.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/adder.sv|
!i113 1
Z8 o-work work -sv
Z9 tCvgOpt 0
valu
R0
R1
!i10b 1
!s100 5;jTLO[kW=ac=mFLN`]]Z3
R2
IoEd:CMa28<;6Kd4N_fj?k0
R3
S1
R4
R5
8D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/alu.sv
FD:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/alu.sv
!i122 22
Z10 L0 3 26
R7
r1
!s85 0
31
Z11 !s108 1750879841.000000
!s107 D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/alu.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/alu.sv|
!i113 1
R8
R9
vALUController
R0
R1
!i10b 1
!s100 azUPJOK]ezd8h1Fee]S;c2
R2
IX;T4CK6=Tj[Tfe;5UY3[70
R3
S1
R4
R5
8D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/ALUController.sv
FD:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/ALUController.sv
!i122 23
R10
R7
r1
!s85 0
31
R11
!s107 D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/ALUController.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/ALUController.sv|
!i113 1
R8
R9
n@a@l@u@controller
vBranchUnit
R0
R1
!i10b 1
!s100 6mfj04GQ4<NdfP3N3I?:l2
R2
IMC_^k]Ad6Ohizb5WJ;I162
R3
S1
R4
R5
8D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/BranchUnit.sv
FD:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/BranchUnit.sv
!i122 24
R10
R7
r1
!s85 0
31
R11
!s107 D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/BranchUnit.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/BranchUnit.sv|
!i113 1
R8
R9
n@branch@unit
vController
R0
R1
!i10b 1
!s100 ?KIF6:YX6JV;Vmm;TP`D41
R2
I@?oeTYBj:OS]C]gF2HFZL0
R3
S1
R4
R5
8D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/Controller.sv
FD:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/Controller.sv
!i122 25
Z12 L0 3 35
R7
r1
!s85 0
31
R11
!s107 D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/Controller.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/Controller.sv|
!i113 1
R8
R9
n@controller
vdatamemory
R0
R1
!i10b 1
!s100 :U7:`NI4[Mdm`JaQ@69]m0
R2
I<[P^X^@DUlC6^H3TE>kb42
R3
S1
R4
R5
8D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/datamemory.sv
FD:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/datamemory.sv
!i122 26
L0 3 55
R7
r1
!s85 0
31
R11
!s107 D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/datamemory.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/datamemory.sv|
!i113 1
R8
R9
vDatapath
R0
Z13 DXx4 work 16 Pipe_Buf_Reg_PKG 0 22 j<Uf<^z:C8VFH3@SD6Kb>1
DXx4 work 16 Datapath_sv_unit 0 22 BgU=CEKo56_T=YQ:6MY?k2
R1
R3
r1
!s85 0
!i10b 1
!s100 cWkHWmncDlQL`5?j6eNGC1
IQZEmBmZ3o5LU5igNfcmNB3
!s105 Datapath_sv_unit
S1
R4
R5
Z14 8D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/Datapath.sv
Z15 FD:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/Datapath.sv
!i122 27
L0 5 312
R7
31
R11
Z16 !s107 D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/Datapath.sv|
Z17 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/Datapath.sv|
!i113 1
R8
R9
n@datapath
XDatapath_sv_unit
R0
R13
R1
VBgU=CEKo56_T=YQ:6MY?k2
r1
!s85 0
!i10b 1
!s100 VF4Lf?iHQGf6gB@n8TId:0
IBgU=CEKo56_T=YQ:6MY?k2
!i103 1
S1
R4
R5
R14
R15
!i122 27
L0 3 0
R7
31
R11
R16
R17
!i113 1
R8
R9
n@datapath_sv_unit
vflopr
R0
R1
!i10b 1
!s100 ElcDNl85mGL9dF?Xd3Za63
R2
ID[OzdL]RKVB>1lcMZI>2B2
R3
S1
R4
R5
8D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/flopr.sv
FD:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/flopr.sv
!i122 28
L0 3 16
R7
r1
!s85 0
31
R11
!s107 D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/flopr.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/flopr.sv|
!i113 1
R8
R9
vForwardingUnit
R0
R1
!i10b 1
!s100 CEcEo:_iR9UO6Xd4H`cAC3
R2
IhR792fD1<>6Q`mTY8=AKN2
R3
S1
R4
R5
8D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/ForwardingUnit.sv
FD:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/ForwardingUnit.sv
!i122 29
L0 3 18
R7
r1
!s85 0
31
R11
!s107 D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/ForwardingUnit.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/ForwardingUnit.sv|
!i113 1
R8
R9
n@forwarding@unit
vHazardDetection
R0
Z18 !s110 1750879842
!i10b 1
!s100 =:@:A`@P^b2GYnY^68bZa2
R2
IdkENWgQ?9_GH;cdWPnK1H0
R3
S1
R4
R5
8D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/HazardDetection.sv
FD:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/HazardDetection.sv
!i122 30
R6
R7
r1
!s85 0
31
R11
!s107 D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/HazardDetection.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/HazardDetection.sv|
!i113 1
R8
R9
n@hazard@detection
vimm_Gen
R0
R18
!i10b 1
!s100 cP:U9UCz::O[GG]YhKW1i2
R2
IkDdoTPkI8UhRW7b:_^Y1m1
R3
S1
R4
R5
8D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/imm_Gen.sv
FD:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/imm_Gen.sv
!i122 31
L0 3 29
R7
r1
!s85 0
31
Z19 !s108 1750879842.000000
!s107 D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/imm_Gen.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/imm_Gen.sv|
!i113 1
R8
R9
nimm_@gen
vinstructionmemory
R0
R18
!i10b 1
!s100 6>jnlWCg62QiF^iRiX?C81
R2
IJ09[`6:V=9^z;Uo1[7b`f2
R3
S1
R4
R5
8D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/instructionmemory.sv
FD:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/instructionmemory.sv
!i122 32
L0 4 23
R7
r1
!s85 0
31
R19
!s107 D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/instructionmemory.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/instructionmemory.sv|
!i113 1
R8
R9
vMemoria32
R0
R18
!i10b 1
!s100 1FjL2lU>nY@FN7_?gRN8Y3
R2
I<]Z@WiN0Lk53]MD@HMmnl3
R3
S1
R4
R5
8D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/Memoria32.sv
FD:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/Memoria32.sv
!i122 33
Z20 L0 26 94
R7
r1
!s85 0
31
R19
!s107 D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/Memoria32.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/Memoria32.sv|
!i113 1
R8
R9
n@memoria32
vMemoria32Data
R0
R18
!i10b 1
!s100 ]NU@J;o]<e]AW?:CD;Fg21
R2
Igl<kX_5EaPHGdMU<09Qz22
R3
S1
R4
R5
8D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/Memoria32Data.sv
FD:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/Memoria32Data.sv
!i122 34
R20
R7
r1
!s85 0
31
R19
!s107 D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/Memoria32Data.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/Memoria32Data.sv|
!i113 1
R8
R9
n@memoria32@data
vmux2
R0
R18
!i10b 1
!s100 9Hgm:_HaC7CH^93]dTO>S3
R2
I2JGZ0iC3TUZHm8gFPQ94H1
R3
S1
R4
R5
8D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/mux2.sv
FD:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/mux2.sv
!i122 35
L0 3 12
R7
r1
!s85 0
31
R19
!s107 D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/mux2.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/mux2.sv|
!i113 1
R8
R9
vmux4
R0
R18
!i10b 1
!s100 PkRNb1:FWO8e2Pa@XbPjl1
R2
I_;7HZoG`GjIAXN5TFD:eT2
R3
S1
R4
R5
8D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/mux4.sv
FD:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/mux4.sv
!i122 36
L0 3 14
R7
r1
!s85 0
31
R19
!s107 D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/mux4.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/mux4.sv|
!i113 1
R8
R9
XPipe_Buf_Reg_PKG
R0
Z21 !s110 1750879843
!i10b 1
!s100 k?>B3>50o;E82z7G4HUZg2
R2
Ij<Uf<^z:C8VFH3@SD6Kb>1
Vj<Uf<^z:C8VFH3@SD6Kb>1
S1
R4
R5
8D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/RegPack.sv
FD:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/RegPack.sv
!i122 40
L0 1 0
R7
r1
!s85 0
31
Z22 !s108 1750879843.000000
!s107 D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/RegPack.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/RegPack.sv|
!i113 1
R8
R9
n@pipe_@buf_@reg_@p@k@g
vramOnChip32
R18
!i10b 1
!s100 ANVMcJ>zoMilMS0;3XPLA0
R2
If6noOReJLl5nF:O7W<6JB0
R3
R4
R5
8D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/ramOnChip32.v
FD:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/ramOnChip32.v
!i122 37
Z23 L0 40 78
R7
r1
!s85 0
31
R19
!s107 D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/ramOnChip32.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/ramOnChip32.v|
!i113 1
Z24 o-work work
R9
nram@on@chip32
vramOnChipData
R18
!i10b 1
!s100 _gV6BH4AzTX?eTUV22eHj0
R2
I=lhKlYdP6eSB[kY69`dLZ3
R3
R4
R5
8D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/ramOnChipData.v
FD:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/ramOnChipData.v
!i122 38
R23
R7
r1
!s85 0
31
R19
!s107 D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/ramOnChipData.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/ramOnChipData.v|
!i113 1
R24
R9
nram@on@chip@data
vRegFile
R0
R21
!i10b 1
!s100 :?B`7Zn]Gb5m`Z5KL_^>03
R2
IbI03^?CME2DHO:1C9ma251
R3
S1
R4
R5
8D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/RegFile.sv
FD:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/RegFile.sv
!i122 39
R12
R7
r1
!s85 0
31
R19
!s107 D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/RegFile.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/RegFile.sv|
!i113 1
R8
R9
n@reg@file
vriscv
R0
R21
!i10b 1
!s100 ZG:[k5[V9?jY[REj7dU`m2
R2
IO_jd3K@<jT;NRX>zXUHJ70
R3
S1
R4
R5
8D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/RISC_V.sv
FD:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/RISC_V.sv
!i122 41
L0 3 71
R7
r1
!s85 0
31
R22
!s107 D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/RISC_V.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/RISC_V.sv|
!i113 1
R8
R9
vtb_top
R0
R21
!i10b 1
!s100 <k4lG_MkNX?2l=l78L8cm0
R2
IYRzmHRQXI8NaC]`WKXN@z3
R3
S1
R4
R5
8D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/verif/tb_top.sv
FD:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/verif/tb_top.sv
!i122 42
L0 3 62
R7
r1
!s85 0
31
R22
!s107 D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/verif/tb_top.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/twrf/Desktop/Arquitetura/GitHubManual/Risc-v-Pipeline-main/verif/tb_top.sv|
!i113 1
R8
R9
