PlacerPackingHier.txt

Printing All Nets...
	Net: i_en_IBUF
		SitePinInsts: None!
	Net: GLOBAL_LOGIC0
		SitePinInsts: None!
	Net: i_din_a_IBUF
		SitePinInsts: None!
	Net: o_cout
		SitePinInsts: None!
	Net: i_din_a
		SitePinInsts: None!
	Net: i_rst
		SitePinInsts: None!
	Net: i_rst_IBUF
		SitePinInsts: None!
	Net: i_din_b
		SitePinInsts: None!
	Net: i_ready
		SitePinInsts: None!
	Net: i_en
		SitePinInsts: None!
	Net: i_clk_IBUF
		SitePinInsts: None!
	Net: o_valid
		SitePinInsts: None!
	Net: deserializer_inst_a/o_ready_OBUF
		SitePinInsts: None!
	Net: i_valid
		SitePinInsts: None!
	Net: i_valid_IBUF
		SitePinInsts: None!
	Net: o_sum
		SitePinInsts: None!
	Net: o_ready
		SitePinInsts: None!
	Net: i_din_b_IBUF
		SitePinInsts: None!
	Net: i_clk
		SitePinInsts: None!
	Net: serializer_inst/Q[0]
		SitePinInsts: None!
	Net: i_ready_IBUF
		SitePinInsts: None!
	Net: serializer_inst/o_valid_OBUF
		SitePinInsts: None!
	Net: clas/o_cout_OBUF
		SitePinInsts: None!

Printing all EDIFHierCellInsts... (296)
	i_ready_IBUF_inst, IBUF
		EDIFHierPortInsts... (2)
			Port: i_ready_IBUF_inst, Net: i_ready
			Port: i_ready_IBUF_inst, Net: i_ready_IBUF
	o_valid_OBUF_inst, OBUF
		EDIFHierPortInsts... (2)
			Port: o_valid_OBUF_inst, Net: o_valid_OBUF
			Port: o_valid_OBUF_inst, Net: o_valid
	o_sum_OBUF_inst, OBUF
		EDIFHierPortInsts... (2)
			Port: o_sum_OBUF_inst, Net: o_sum_OBUF
			Port: o_sum_OBUF_inst, Net: o_sum
	i_clk_IBUF_inst, IBUF
		EDIFHierPortInsts... (2)
			Port: i_clk_IBUF_inst, Net: i_clk
			Port: i_clk_IBUF_inst, Net: i_clk_IBUF
	o_ready_OBUF_inst, OBUF
		EDIFHierPortInsts... (2)
			Port: o_ready_OBUF_inst, Net: o_ready_OBUF
			Port: o_ready_OBUF_inst, Net: o_ready
	i_en_IBUF_inst, IBUF
		EDIFHierPortInsts... (2)
			Port: i_en_IBUF_inst, Net: i_en
			Port: i_en_IBUF_inst, Net: i_en_IBUF
	i_din_a_IBUF_inst, IBUF
		EDIFHierPortInsts... (2)
			Port: i_din_a_IBUF_inst, Net: i_din_a
			Port: i_din_a_IBUF_inst, Net: i_din_a_IBUF
	i_rst_IBUF_inst, IBUF
		EDIFHierPortInsts... (2)
			Port: i_rst_IBUF_inst, Net: i_rst
			Port: i_rst_IBUF_inst, Net: i_rst_IBUF
	i_din_b_IBUF_inst, IBUF
		EDIFHierPortInsts... (2)
			Port: i_din_b_IBUF_inst, Net: i_din_b
			Port: i_din_b_IBUF_inst, Net: i_din_b_IBUF
	o_cout_OBUF_inst, OBUF
		EDIFHierPortInsts... (2)
			Port: o_cout_OBUF_inst, Net: o_cout_OBUF
			Port: o_cout_OBUF_inst, Net: o_cout
	i_valid_IBUF_inst, IBUF
		EDIFHierPortInsts... (2)
			Port: i_valid_IBUF_inst, Net: i_valid
			Port: i_valid_IBUF_inst, Net: i_valid_IBUF
	des_o_valid_reg, FDRE
		EDIFHierPortInsts... (5)
			Port: des_o_valid_reg, Net: i_clk_IBUF
			Port: des_o_valid_reg, Net: <const1>
			Port: des_o_valid_reg, Net: des_o_valid0
			Port: des_o_valid_reg, Net: des_o_valid
			Port: des_o_valid_reg, Net: <const0>
	VCC, VCC
		EDIFHierPortInsts... (1)
			Port: VCC, Net: <const1>
	GND, GND
		EDIFHierPortInsts... (1)
			Port: GND, Net: <const0>
	serializer_inst/shift_reg_reg[1], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg_reg[1], Net: i_clk_IBUF
			Port: serializer_inst/shift_reg_reg[1], Net: shift_reg[15]_i_1__1_n_0
			Port: serializer_inst/shift_reg_reg[1], Net: shift_reg[1]
			Port: serializer_inst/shift_reg_reg[1], Net: shift_reg_reg_n_0_[1]
			Port: serializer_inst/shift_reg_reg[1], Net: <const0>
	serializer_inst/o_dout_valid_reg, FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/o_dout_valid_reg, Net: i_clk_IBUF
			Port: serializer_inst/o_dout_valid_reg, Net: i_en_IBUF
			Port: serializer_inst/o_dout_valid_reg, Net: o_dout_valid_i_1_n_0
			Port: serializer_inst/o_dout_valid_reg, Net: o_valid_OBUF
			Port: serializer_inst/o_dout_valid_reg, Net: i_rst_IBUF
	serializer_inst/shift_reg_reg[9], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg_reg[9], Net: i_clk_IBUF
			Port: serializer_inst/shift_reg_reg[9], Net: shift_reg[15]_i_1__1_n_0
			Port: serializer_inst/shift_reg_reg[9], Net: shift_reg[9]
			Port: serializer_inst/shift_reg_reg[9], Net: shift_reg_reg_n_0_[9]
			Port: serializer_inst/shift_reg_reg[9], Net: <const0>
	serializer_inst/shift_reg[1]_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg[1]_i_1, Net: shift_reg_reg_n_0_[2]
			Port: serializer_inst/shift_reg[1]_i_1, Net: shift_reg_reg[15]_0[1]
			Port: serializer_inst/shift_reg[1]_i_1, Net: state[0]
			Port: serializer_inst/shift_reg[1]_i_1, Net: state[1]
			Port: serializer_inst/shift_reg[1]_i_1, Net: shift_reg[1]
	serializer_inst/o_ready_i_1__1, LUT2
		EDIFHierPortInsts... (3)
			Port: serializer_inst/o_ready_i_1__1, Net: state[0]
			Port: serializer_inst/o_ready_i_1__1, Net: state[1]
			Port: serializer_inst/o_ready_i_1__1, Net: o_ready_i_1__1_n_0
	serializer_inst/shift_reg_reg[5], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg_reg[5], Net: i_clk_IBUF
			Port: serializer_inst/shift_reg_reg[5], Net: shift_reg[15]_i_1__1_n_0
			Port: serializer_inst/shift_reg_reg[5], Net: shift_reg[5]
			Port: serializer_inst/shift_reg_reg[5], Net: shift_reg_reg_n_0_[5]
			Port: serializer_inst/shift_reg_reg[5], Net: <const0>
	serializer_inst/counter[4]_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: serializer_inst/counter[4]_i_1, Net: state[1]
			Port: serializer_inst/counter[4]_i_1, Net: state[0]
			Port: serializer_inst/counter[4]_i_1, Net: i_en_IBUF
			Port: serializer_inst/counter[4]_i_1, Net: i_rst_IBUF
			Port: serializer_inst/counter[4]_i_1, Net: counter[4]_i_1_n_0
	serializer_inst/counter[0]_i_1__1, LUT3
		EDIFHierPortInsts... (4)
			Port: serializer_inst/counter[0]_i_1__1, Net: counter_reg[4]
			Port: serializer_inst/counter[0]_i_1__1, Net: i_ready_IBUF
			Port: serializer_inst/counter[0]_i_1__1, Net: counter_reg[0]
			Port: serializer_inst/counter[0]_i_1__1, Net: p_0_in[0]
	serializer_inst/shift_reg_reg[12], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg_reg[12], Net: i_clk_IBUF
			Port: serializer_inst/shift_reg_reg[12], Net: shift_reg[15]_i_1__1_n_0
			Port: serializer_inst/shift_reg_reg[12], Net: shift_reg[12]
			Port: serializer_inst/shift_reg_reg[12], Net: shift_reg_reg_n_0_[12]
			Port: serializer_inst/shift_reg_reg[12], Net: <const0>
	serializer_inst/shift_reg[8]_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg[8]_i_1, Net: shift_reg_reg_n_0_[9]
			Port: serializer_inst/shift_reg[8]_i_1, Net: shift_reg_reg[15]_0[8]
			Port: serializer_inst/shift_reg[8]_i_1, Net: state[0]
			Port: serializer_inst/shift_reg[8]_i_1, Net: state[1]
			Port: serializer_inst/shift_reg[8]_i_1, Net: shift_reg[8]
	serializer_inst/counter_reg[0], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/counter_reg[0], Net: i_clk_IBUF
			Port: serializer_inst/counter_reg[0], Net: counter[4]_i_1_n_0
			Port: serializer_inst/counter_reg[0], Net: p_0_in[0]
			Port: serializer_inst/counter_reg[0], Net: counter_reg[0]
			Port: serializer_inst/counter_reg[0], Net: <const0>
	serializer_inst/shift_reg[15]_i_2, LUT3
		EDIFHierPortInsts... (4)
			Port: serializer_inst/shift_reg[15]_i_2, Net: state[1]
			Port: serializer_inst/shift_reg[15]_i_2, Net: state[0]
			Port: serializer_inst/shift_reg[15]_i_2, Net: shift_reg_reg[15]_0[15]
			Port: serializer_inst/shift_reg[15]_i_2, Net: shift_reg[15]
	serializer_inst/counter_reg[4], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/counter_reg[4], Net: i_clk_IBUF
			Port: serializer_inst/counter_reg[4], Net: counter[4]_i_1_n_0
			Port: serializer_inst/counter_reg[4], Net: p_0_in[4]
			Port: serializer_inst/counter_reg[4], Net: counter_reg[4]
			Port: serializer_inst/counter_reg[4], Net: <const0>
	serializer_inst/shift_reg[2]_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg[2]_i_1, Net: shift_reg_reg_n_0_[3]
			Port: serializer_inst/shift_reg[2]_i_1, Net: shift_reg_reg[15]_0[2]
			Port: serializer_inst/shift_reg[2]_i_1, Net: state[0]
			Port: serializer_inst/shift_reg[2]_i_1, Net: state[1]
			Port: serializer_inst/shift_reg[2]_i_1, Net: shift_reg[2]
	serializer_inst/shift_reg[3]_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg[3]_i_1, Net: shift_reg_reg_n_0_[4]
			Port: serializer_inst/shift_reg[3]_i_1, Net: shift_reg_reg[15]_0[3]
			Port: serializer_inst/shift_reg[3]_i_1, Net: state[0]
			Port: serializer_inst/shift_reg[3]_i_1, Net: state[1]
			Port: serializer_inst/shift_reg[3]_i_1, Net: shift_reg[3]
	serializer_inst/shift_reg_reg[4], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg_reg[4], Net: i_clk_IBUF
			Port: serializer_inst/shift_reg_reg[4], Net: shift_reg[15]_i_1__1_n_0
			Port: serializer_inst/shift_reg_reg[4], Net: shift_reg[4]
			Port: serializer_inst/shift_reg_reg[4], Net: shift_reg_reg_n_0_[4]
			Port: serializer_inst/shift_reg_reg[4], Net: <const0>
	serializer_inst/shift_reg[9]_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg[9]_i_1, Net: shift_reg_reg_n_0_[10]
			Port: serializer_inst/shift_reg[9]_i_1, Net: shift_reg_reg[15]_0[9]
			Port: serializer_inst/shift_reg[9]_i_1, Net: state[0]
			Port: serializer_inst/shift_reg[9]_i_1, Net: state[1]
			Port: serializer_inst/shift_reg[9]_i_1, Net: shift_reg[9]
	serializer_inst/shift_reg_reg[0], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg_reg[0], Net: i_clk_IBUF
			Port: serializer_inst/shift_reg_reg[0], Net: shift_reg[15]_i_1__1_n_0
			Port: serializer_inst/shift_reg_reg[0], Net: shift_reg[0]
			Port: serializer_inst/shift_reg_reg[0], Net: Q[0]
			Port: serializer_inst/shift_reg_reg[0], Net: <const0>
	serializer_inst/counter[3]_i_1__1, LUT6
		EDIFHierPortInsts... (7)
			Port: serializer_inst/counter[3]_i_1__1, Net: counter_reg[1]
			Port: serializer_inst/counter[3]_i_1__1, Net: counter_reg[0]
			Port: serializer_inst/counter[3]_i_1__1, Net: counter_reg[2]
			Port: serializer_inst/counter[3]_i_1__1, Net: counter_reg[4]
			Port: serializer_inst/counter[3]_i_1__1, Net: i_ready_IBUF
			Port: serializer_inst/counter[3]_i_1__1, Net: counter_reg[3]
			Port: serializer_inst/counter[3]_i_1__1, Net: p_0_in[3]
	serializer_inst/shift_reg[0]_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg[0]_i_1, Net: shift_reg_reg_n_0_[1]
			Port: serializer_inst/shift_reg[0]_i_1, Net: shift_reg_reg[15]_0[0]
			Port: serializer_inst/shift_reg[0]_i_1, Net: state[0]
			Port: serializer_inst/shift_reg[0]_i_1, Net: state[1]
			Port: serializer_inst/shift_reg[0]_i_1, Net: shift_reg[0]
	serializer_inst/counter[1]_i_1__1, LUT4
		EDIFHierPortInsts... (5)
			Port: serializer_inst/counter[1]_i_1__1, Net: i_ready_IBUF
			Port: serializer_inst/counter[1]_i_1__1, Net: counter_reg[4]
			Port: serializer_inst/counter[1]_i_1__1, Net: counter_reg[0]
			Port: serializer_inst/counter[1]_i_1__1, Net: counter_reg[1]
			Port: serializer_inst/counter[1]_i_1__1, Net: p_0_in[1]
	serializer_inst/shift_reg_reg[8], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg_reg[8], Net: i_clk_IBUF
			Port: serializer_inst/shift_reg_reg[8], Net: shift_reg[15]_i_1__1_n_0
			Port: serializer_inst/shift_reg_reg[8], Net: shift_reg[8]
			Port: serializer_inst/shift_reg_reg[8], Net: shift_reg_reg_n_0_[8]
			Port: serializer_inst/shift_reg_reg[8], Net: <const0>
	serializer_inst/shift_reg[6]_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg[6]_i_1, Net: shift_reg_reg_n_0_[7]
			Port: serializer_inst/shift_reg[6]_i_1, Net: shift_reg_reg[15]_0[6]
			Port: serializer_inst/shift_reg[6]_i_1, Net: state[0]
			Port: serializer_inst/shift_reg[6]_i_1, Net: state[1]
			Port: serializer_inst/shift_reg[6]_i_1, Net: shift_reg[6]
	serializer_inst/shift_reg[13]_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg[13]_i_1, Net: shift_reg_reg_n_0_[14]
			Port: serializer_inst/shift_reg[13]_i_1, Net: shift_reg_reg[15]_0[13]
			Port: serializer_inst/shift_reg[13]_i_1, Net: state[0]
			Port: serializer_inst/shift_reg[13]_i_1, Net: state[1]
			Port: serializer_inst/shift_reg[13]_i_1, Net: shift_reg[13]
	serializer_inst/shift_reg_reg[13], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg_reg[13], Net: i_clk_IBUF
			Port: serializer_inst/shift_reg_reg[13], Net: shift_reg[15]_i_1__1_n_0
			Port: serializer_inst/shift_reg_reg[13], Net: shift_reg[13]
			Port: serializer_inst/shift_reg_reg[13], Net: shift_reg_reg_n_0_[13]
			Port: serializer_inst/shift_reg_reg[13], Net: <const0>
	serializer_inst/shift_reg[10]_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg[10]_i_1, Net: shift_reg_reg_n_0_[11]
			Port: serializer_inst/shift_reg[10]_i_1, Net: shift_reg_reg[15]_0[10]
			Port: serializer_inst/shift_reg[10]_i_1, Net: state[0]
			Port: serializer_inst/shift_reg[10]_i_1, Net: state[1]
			Port: serializer_inst/shift_reg[10]_i_1, Net: shift_reg[10]
	serializer_inst/counter_reg[1], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/counter_reg[1], Net: i_clk_IBUF
			Port: serializer_inst/counter_reg[1], Net: counter[4]_i_1_n_0
			Port: serializer_inst/counter_reg[1], Net: p_0_in[1]
			Port: serializer_inst/counter_reg[1], Net: counter_reg[1]
			Port: serializer_inst/counter_reg[1], Net: <const0>
	serializer_inst/FSM_sequential_state[0]_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: serializer_inst/FSM_sequential_state[0]_i_1, Net: state[0]
			Port: serializer_inst/FSM_sequential_state[0]_i_1, Net: des_o_valid
			Port: serializer_inst/FSM_sequential_state[0]_i_1, Net: state[1]
			Port: serializer_inst/FSM_sequential_state[0]_i_1, Net: FSM_sequential_state[1]_i_2_n_0
			Port: serializer_inst/FSM_sequential_state[0]_i_1, Net: next_state[0]
	serializer_inst/GND, GND
		EDIFHierPortInsts... (1)
			Port: serializer_inst/GND, Net: <const0>
	serializer_inst/FSM_sequential_state[1]_i_1__1, LUT3
		EDIFHierPortInsts... (4)
			Port: serializer_inst/FSM_sequential_state[1]_i_1__1, Net: FSM_sequential_state[1]_i_2_n_0
			Port: serializer_inst/FSM_sequential_state[1]_i_1__1, Net: state[1]
			Port: serializer_inst/FSM_sequential_state[1]_i_1__1, Net: state[0]
			Port: serializer_inst/FSM_sequential_state[1]_i_1__1, Net: next_state[1]
	serializer_inst/shift_reg_reg[3], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg_reg[3], Net: i_clk_IBUF
			Port: serializer_inst/shift_reg_reg[3], Net: shift_reg[15]_i_1__1_n_0
			Port: serializer_inst/shift_reg_reg[3], Net: shift_reg[3]
			Port: serializer_inst/shift_reg_reg[3], Net: shift_reg_reg_n_0_[3]
			Port: serializer_inst/shift_reg_reg[3], Net: <const0>
	serializer_inst/counter[4]_i_2__1, LUT6
		EDIFHierPortInsts... (7)
			Port: serializer_inst/counter[4]_i_2__1, Net: counter_reg[3]
			Port: serializer_inst/counter[4]_i_2__1, Net: i_ready_IBUF
			Port: serializer_inst/counter[4]_i_2__1, Net: counter_reg[4]
			Port: serializer_inst/counter[4]_i_2__1, Net: counter_reg[2]
			Port: serializer_inst/counter[4]_i_2__1, Net: counter_reg[0]
			Port: serializer_inst/counter[4]_i_2__1, Net: counter_reg[1]
			Port: serializer_inst/counter[4]_i_2__1, Net: p_0_in[4]
	serializer_inst/shift_reg_reg[7], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg_reg[7], Net: i_clk_IBUF
			Port: serializer_inst/shift_reg_reg[7], Net: shift_reg[15]_i_1__1_n_0
			Port: serializer_inst/shift_reg_reg[7], Net: shift_reg[7]
			Port: serializer_inst/shift_reg_reg[7], Net: shift_reg_reg_n_0_[7]
			Port: serializer_inst/shift_reg_reg[7], Net: <const0>
	serializer_inst/FSM_sequential_state[1]_i_2, LUT6
		EDIFHierPortInsts... (7)
			Port: serializer_inst/FSM_sequential_state[1]_i_2, Net: counter_reg[3]
			Port: serializer_inst/FSM_sequential_state[1]_i_2, Net: counter_reg[4]
			Port: serializer_inst/FSM_sequential_state[1]_i_2, Net: counter_reg[1]
			Port: serializer_inst/FSM_sequential_state[1]_i_2, Net: counter_reg[2]
			Port: serializer_inst/FSM_sequential_state[1]_i_2, Net: state[0]
			Port: serializer_inst/FSM_sequential_state[1]_i_2, Net: counter_reg[0]
			Port: serializer_inst/FSM_sequential_state[1]_i_2, Net: FSM_sequential_state[1]_i_2_n_0
	serializer_inst/shift_reg_reg[14], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg_reg[14], Net: i_clk_IBUF
			Port: serializer_inst/shift_reg_reg[14], Net: shift_reg[15]_i_1__1_n_0
			Port: serializer_inst/shift_reg_reg[14], Net: shift_reg[14]
			Port: serializer_inst/shift_reg_reg[14], Net: shift_reg_reg_n_0_[14]
			Port: serializer_inst/shift_reg_reg[14], Net: <const0>
	serializer_inst/shift_reg_reg[10], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg_reg[10], Net: i_clk_IBUF
			Port: serializer_inst/shift_reg_reg[10], Net: shift_reg[15]_i_1__1_n_0
			Port: serializer_inst/shift_reg_reg[10], Net: shift_reg[10]
			Port: serializer_inst/shift_reg_reg[10], Net: shift_reg_reg_n_0_[10]
			Port: serializer_inst/shift_reg_reg[10], Net: <const0>
	serializer_inst/shift_reg[12]_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg[12]_i_1, Net: shift_reg_reg_n_0_[13]
			Port: serializer_inst/shift_reg[12]_i_1, Net: shift_reg_reg[15]_0[12]
			Port: serializer_inst/shift_reg[12]_i_1, Net: state[0]
			Port: serializer_inst/shift_reg[12]_i_1, Net: state[1]
			Port: serializer_inst/shift_reg[12]_i_1, Net: shift_reg[12]
	serializer_inst/o_ready_reg, FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/o_ready_reg, Net: i_clk_IBUF
			Port: serializer_inst/o_ready_reg, Net: i_en_IBUF
			Port: serializer_inst/o_ready_reg, Net: o_ready_i_1__1_n_0
			Port: serializer_inst/o_ready_reg, Net: ser_ready
			Port: serializer_inst/o_ready_reg, Net: i_rst_IBUF
	serializer_inst/counter_reg[2], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/counter_reg[2], Net: i_clk_IBUF
			Port: serializer_inst/counter_reg[2], Net: counter[4]_i_1_n_0
			Port: serializer_inst/counter_reg[2], Net: p_0_in[2]
			Port: serializer_inst/counter_reg[2], Net: counter_reg[2]
			Port: serializer_inst/counter_reg[2], Net: <const0>
	serializer_inst/o_dout_valid_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: serializer_inst/o_dout_valid_i_1, Net: state[0]
			Port: serializer_inst/o_dout_valid_i_1, Net: state[1]
			Port: serializer_inst/o_dout_valid_i_1, Net: i_ready_IBUF
			Port: serializer_inst/o_dout_valid_i_1, Net: counter_reg[4]
			Port: serializer_inst/o_dout_valid_i_1, Net: o_dout_valid_i_1_n_0
	serializer_inst/shift_reg[5]_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg[5]_i_1, Net: shift_reg_reg_n_0_[6]
			Port: serializer_inst/shift_reg[5]_i_1, Net: shift_reg_reg[15]_0[5]
			Port: serializer_inst/shift_reg[5]_i_1, Net: state[0]
			Port: serializer_inst/shift_reg[5]_i_1, Net: state[1]
			Port: serializer_inst/shift_reg[5]_i_1, Net: shift_reg[5]
	serializer_inst/FSM_sequential_state_reg[0], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/FSM_sequential_state_reg[0], Net: i_clk_IBUF
			Port: serializer_inst/FSM_sequential_state_reg[0], Net: i_en_IBUF
			Port: serializer_inst/FSM_sequential_state_reg[0], Net: next_state[0]
			Port: serializer_inst/FSM_sequential_state_reg[0], Net: state[0]
			Port: serializer_inst/FSM_sequential_state_reg[0], Net: i_rst_IBUF
	serializer_inst/shift_reg_reg[2], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg_reg[2], Net: i_clk_IBUF
			Port: serializer_inst/shift_reg_reg[2], Net: shift_reg[15]_i_1__1_n_0
			Port: serializer_inst/shift_reg_reg[2], Net: shift_reg[2]
			Port: serializer_inst/shift_reg_reg[2], Net: shift_reg_reg_n_0_[2]
			Port: serializer_inst/shift_reg_reg[2], Net: <const0>
	serializer_inst/shift_reg[14]_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg[14]_i_1, Net: shift_reg_reg_n_0_[15]
			Port: serializer_inst/shift_reg[14]_i_1, Net: shift_reg_reg[15]_0[14]
			Port: serializer_inst/shift_reg[14]_i_1, Net: state[0]
			Port: serializer_inst/shift_reg[14]_i_1, Net: state[1]
			Port: serializer_inst/shift_reg[14]_i_1, Net: shift_reg[14]
	serializer_inst/shift_reg[15]_i_1__1, LUT6
		EDIFHierPortInsts... (7)
			Port: serializer_inst/shift_reg[15]_i_1__1, Net: state[1]
			Port: serializer_inst/shift_reg[15]_i_1__1, Net: i_rst_IBUF
			Port: serializer_inst/shift_reg[15]_i_1__1, Net: i_en_IBUF
			Port: serializer_inst/shift_reg[15]_i_1__1, Net: counter_reg[4]
			Port: serializer_inst/shift_reg[15]_i_1__1, Net: i_ready_IBUF
			Port: serializer_inst/shift_reg[15]_i_1__1, Net: state[0]
			Port: serializer_inst/shift_reg[15]_i_1__1, Net: shift_reg[15]_i_1__1_n_0
	serializer_inst/counter[2]_i_1__1, LUT5
		EDIFHierPortInsts... (6)
			Port: serializer_inst/counter[2]_i_1__1, Net: counter_reg[0]
			Port: serializer_inst/counter[2]_i_1__1, Net: counter_reg[1]
			Port: serializer_inst/counter[2]_i_1__1, Net: counter_reg[4]
			Port: serializer_inst/counter[2]_i_1__1, Net: i_ready_IBUF
			Port: serializer_inst/counter[2]_i_1__1, Net: counter_reg[2]
			Port: serializer_inst/counter[2]_i_1__1, Net: p_0_in[2]
	serializer_inst/shift_reg[11]_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg[11]_i_1, Net: shift_reg_reg_n_0_[12]
			Port: serializer_inst/shift_reg[11]_i_1, Net: shift_reg_reg[15]_0[11]
			Port: serializer_inst/shift_reg[11]_i_1, Net: state[0]
			Port: serializer_inst/shift_reg[11]_i_1, Net: state[1]
			Port: serializer_inst/shift_reg[11]_i_1, Net: shift_reg[11]
	serializer_inst/shift_reg_reg[6], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg_reg[6], Net: i_clk_IBUF
			Port: serializer_inst/shift_reg_reg[6], Net: shift_reg[15]_i_1__1_n_0
			Port: serializer_inst/shift_reg_reg[6], Net: shift_reg[6]
			Port: serializer_inst/shift_reg_reg[6], Net: shift_reg_reg_n_0_[6]
			Port: serializer_inst/shift_reg_reg[6], Net: <const0>
	serializer_inst/shift_reg_reg[15], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg_reg[15], Net: i_clk_IBUF
			Port: serializer_inst/shift_reg_reg[15], Net: shift_reg[15]_i_1__1_n_0
			Port: serializer_inst/shift_reg_reg[15], Net: shift_reg[15]
			Port: serializer_inst/shift_reg_reg[15], Net: shift_reg_reg_n_0_[15]
			Port: serializer_inst/shift_reg_reg[15], Net: <const0>
	serializer_inst/shift_reg_reg[11], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg_reg[11], Net: i_clk_IBUF
			Port: serializer_inst/shift_reg_reg[11], Net: shift_reg[15]_i_1__1_n_0
			Port: serializer_inst/shift_reg_reg[11], Net: shift_reg[11]
			Port: serializer_inst/shift_reg_reg[11], Net: shift_reg_reg_n_0_[11]
			Port: serializer_inst/shift_reg_reg[11], Net: <const0>
	serializer_inst/shift_reg[4]_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg[4]_i_1, Net: shift_reg_reg_n_0_[5]
			Port: serializer_inst/shift_reg[4]_i_1, Net: shift_reg_reg[15]_0[4]
			Port: serializer_inst/shift_reg[4]_i_1, Net: state[0]
			Port: serializer_inst/shift_reg[4]_i_1, Net: state[1]
			Port: serializer_inst/shift_reg[4]_i_1, Net: shift_reg[4]
	serializer_inst/counter_reg[3], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/counter_reg[3], Net: i_clk_IBUF
			Port: serializer_inst/counter_reg[3], Net: counter[4]_i_1_n_0
			Port: serializer_inst/counter_reg[3], Net: p_0_in[3]
			Port: serializer_inst/counter_reg[3], Net: counter_reg[3]
			Port: serializer_inst/counter_reg[3], Net: <const0>
	serializer_inst/shift_reg[7]_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: serializer_inst/shift_reg[7]_i_1, Net: shift_reg_reg_n_0_[8]
			Port: serializer_inst/shift_reg[7]_i_1, Net: shift_reg_reg[15]_0[7]
			Port: serializer_inst/shift_reg[7]_i_1, Net: state[0]
			Port: serializer_inst/shift_reg[7]_i_1, Net: state[1]
			Port: serializer_inst/shift_reg[7]_i_1, Net: shift_reg[7]
	serializer_inst/FSM_sequential_state_reg[1], FDRE
		EDIFHierPortInsts... (5)
			Port: serializer_inst/FSM_sequential_state_reg[1], Net: i_clk_IBUF
			Port: serializer_inst/FSM_sequential_state_reg[1], Net: i_en_IBUF
			Port: serializer_inst/FSM_sequential_state_reg[1], Net: next_state[1]
			Port: serializer_inst/FSM_sequential_state_reg[1], Net: state[1]
			Port: serializer_inst/FSM_sequential_state_reg[1], Net: i_rst_IBUF
	clas/b_reg[13], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/b_reg[13], Net: i_clk_IBUF
			Port: clas/b_reg[13], Net: i_en_IBUF
			Port: clas/b_reg[13], Net: b_reg[15]_0[13]
			Port: clas/b_reg[13], Net: b[13]
			Port: clas/b_reg[13], Net: i_rst_IBUF
	clas/b_reg[6], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/b_reg[6], Net: i_clk_IBUF
			Port: clas/b_reg[6], Net: i_en_IBUF
			Port: clas/b_reg[6], Net: b_reg[15]_0[6]
			Port: clas/b_reg[6], Net: b[6]
			Port: clas/b_reg[6], Net: i_rst_IBUF
	clas/b_reg[2], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/b_reg[2], Net: i_clk_IBUF
			Port: clas/b_reg[2], Net: i_en_IBUF
			Port: clas/b_reg[2], Net: b_reg[15]_0[2]
			Port: clas/b_reg[2], Net: b[2]
			Port: clas/b_reg[2], Net: i_rst_IBUF
	clas/a_reg[6], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/a_reg[6], Net: i_clk_IBUF
			Port: clas/a_reg[6], Net: i_en_IBUF
			Port: clas/a_reg[6], Net: Q[6]
			Port: clas/a_reg[6], Net: a[6]
			Port: clas/a_reg[6], Net: i_rst_IBUF
	clas/a_reg[15], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/a_reg[15], Net: i_clk_IBUF
			Port: clas/a_reg[15], Net: i_en_IBUF
			Port: clas/a_reg[15], Net: Q[15]
			Port: clas/a_reg[15], Net: a[15]
			Port: clas/a_reg[15], Net: i_rst_IBUF
	clas/a_reg[11], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/a_reg[11], Net: i_clk_IBUF
			Port: clas/a_reg[11], Net: i_en_IBUF
			Port: clas/a_reg[11], Net: Q[11]
			Port: clas/a_reg[11], Net: a[11]
			Port: clas/a_reg[11], Net: i_rst_IBUF
	clas/ov_sum_reg[4], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/ov_sum_reg[4], Net: i_clk_IBUF
			Port: clas/ov_sum_reg[4], Net: i_en_IBUF
			Port: clas/ov_sum_reg[4], Net: comb_sum[4]
			Port: clas/ov_sum_reg[4], Net: ov_sum_reg[15]_0[4]
			Port: clas/ov_sum_reg[4], Net: i_rst_IBUF
	clas/ov_sum[12]_i_2, LUT5
		EDIFHierPortInsts... (6)
			Port: clas/ov_sum[12]_i_2, Net: cla/c_9__2
			Port: clas/ov_sum[12]_i_2, Net: b[9]
			Port: clas/ov_sum[12]_i_2, Net: a[9]
			Port: clas/ov_sum[12]_i_2, Net: b[10]
			Port: clas/ov_sum[12]_i_2, Net: a[10]
			Port: clas/ov_sum[12]_i_2, Net: cla/c_11__2
	clas/ov_sum_reg[8], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/ov_sum_reg[8], Net: i_clk_IBUF
			Port: clas/ov_sum_reg[8], Net: i_en_IBUF
			Port: clas/ov_sum_reg[8], Net: comb_sum[8]
			Port: clas/ov_sum_reg[8], Net: ov_sum_reg[15]_0[8]
			Port: clas/ov_sum_reg[8], Net: i_rst_IBUF
	clas/ov_sum[12]_i_1, LUT5
		EDIFHierPortInsts... (6)
			Port: clas/ov_sum[12]_i_1, Net: a[11]
			Port: clas/ov_sum[12]_i_1, Net: b[11]
			Port: clas/ov_sum[12]_i_1, Net: cla/c_11__2
			Port: clas/ov_sum[12]_i_1, Net: a[12]
			Port: clas/ov_sum[12]_i_1, Net: b[12]
			Port: clas/ov_sum[12]_i_1, Net: comb_sum[12]
	clas/ov_sum[13]_i_1, LUT3
		EDIFHierPortInsts... (4)
			Port: clas/ov_sum[13]_i_1, Net: cla/c_13__2
			Port: clas/ov_sum[13]_i_1, Net: a[13]
			Port: clas/ov_sum[13]_i_1, Net: b[13]
			Port: clas/ov_sum[13]_i_1, Net: comb_sum[13]
	clas/ov_sum_reg[14], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/ov_sum_reg[14], Net: i_clk_IBUF
			Port: clas/ov_sum_reg[14], Net: i_en_IBUF
			Port: clas/ov_sum_reg[14], Net: comb_sum[14]
			Port: clas/ov_sum_reg[14], Net: ov_sum_reg[15]_0[14]
			Port: clas/ov_sum_reg[14], Net: i_rst_IBUF
	clas/a_reg[2], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/a_reg[2], Net: i_clk_IBUF
			Port: clas/a_reg[2], Net: i_en_IBUF
			Port: clas/a_reg[2], Net: Q[2]
			Port: clas/a_reg[2], Net: a[2]
			Port: clas/a_reg[2], Net: i_rst_IBUF
	clas/ov_sum_reg[10], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/ov_sum_reg[10], Net: i_clk_IBUF
			Port: clas/ov_sum_reg[10], Net: i_en_IBUF
			Port: clas/ov_sum_reg[10], Net: comb_sum[10]
			Port: clas/ov_sum_reg[10], Net: ov_sum_reg[15]_0[10]
			Port: clas/ov_sum_reg[10], Net: i_rst_IBUF
	clas/ov_sum[4]_i_2, LUT6
		EDIFHierPortInsts... (7)
			Port: clas/ov_sum[4]_i_2, Net: a[0]
			Port: clas/ov_sum[4]_i_2, Net: b[0]
			Port: clas/ov_sum[4]_i_2, Net: b[1]
			Port: clas/ov_sum[4]_i_2, Net: a[1]
			Port: clas/ov_sum[4]_i_2, Net: b[2]
			Port: clas/ov_sum[4]_i_2, Net: a[2]
			Port: clas/ov_sum[4]_i_2, Net: cla/c_3__2
	clas/ov_sum[4]_i_1, LUT5
		EDIFHierPortInsts... (6)
			Port: clas/ov_sum[4]_i_1, Net: a[3]
			Port: clas/ov_sum[4]_i_1, Net: b[3]
			Port: clas/ov_sum[4]_i_1, Net: cla/c_3__2
			Port: clas/ov_sum[4]_i_1, Net: a[4]
			Port: clas/ov_sum[4]_i_1, Net: b[4]
			Port: clas/ov_sum[4]_i_1, Net: comb_sum[4]
	clas/o_cout_i_5, LUT6
		EDIFHierPortInsts... (7)
			Port: clas/o_cout_i_5, Net: g_5
			Port: clas/o_cout_i_5, Net: c_60
			Port: clas/o_cout_i_5, Net: b[6]
			Port: clas/o_cout_i_5, Net: a[6]
			Port: clas/o_cout_i_5, Net: b[7]
			Port: clas/o_cout_i_5, Net: a[7]
			Port: clas/o_cout_i_5, Net: cla/c_8__2
	clas/o_cout_i_4, LUT5
		EDIFHierPortInsts... (6)
			Port: clas/o_cout_i_4, Net: cla/c_8__2
			Port: clas/o_cout_i_4, Net: b[8]
			Port: clas/o_cout_i_4, Net: a[8]
			Port: clas/o_cout_i_4, Net: b[9]
			Port: clas/o_cout_i_4, Net: a[9]
			Port: clas/o_cout_i_4, Net: cla/c_100_out
	clas/a_reg[7], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/a_reg[7], Net: i_clk_IBUF
			Port: clas/a_reg[7], Net: i_en_IBUF
			Port: clas/a_reg[7], Net: Q[7]
			Port: clas/a_reg[7], Net: a[7]
			Port: clas/a_reg[7], Net: i_rst_IBUF
	clas/o_cout_i_3, LUT5
		EDIFHierPortInsts... (6)
			Port: clas/o_cout_i_3, Net: cla/c_100_out
			Port: clas/o_cout_i_3, Net: b[10]
			Port: clas/o_cout_i_3, Net: a[10]
			Port: clas/o_cout_i_3, Net: b[11]
			Port: clas/o_cout_i_3, Net: a[11]
			Port: clas/o_cout_i_3, Net: cla/c_12__2
	clas/b_reg[9], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/b_reg[9], Net: i_clk_IBUF
			Port: clas/b_reg[9], Net: i_en_IBUF
			Port: clas/b_reg[9], Net: b_reg[15]_0[9]
			Port: clas/b_reg[9], Net: b[9]
			Port: clas/b_reg[9], Net: i_rst_IBUF
	clas/o_cout_i_2, LUT5
		EDIFHierPortInsts... (6)
			Port: clas/o_cout_i_2, Net: cla/c_12__2
			Port: clas/o_cout_i_2, Net: b[12]
			Port: clas/o_cout_i_2, Net: a[12]
			Port: clas/o_cout_i_2, Net: b[13]
			Port: clas/o_cout_i_2, Net: a[13]
			Port: clas/o_cout_i_2, Net: cla/c_14__2
	clas/o_cout_i_8, LUT2
		EDIFHierPortInsts... (3)
			Port: clas/o_cout_i_8, Net: b[5]
			Port: clas/o_cout_i_8, Net: a[5]
			Port: clas/o_cout_i_8, Net: cla/p_5__0
	clas/a_reg[14], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/a_reg[14], Net: i_clk_IBUF
			Port: clas/a_reg[14], Net: i_en_IBUF
			Port: clas/a_reg[14], Net: Q[14]
			Port: clas/a_reg[14], Net: a[14]
			Port: clas/a_reg[14], Net: i_rst_IBUF
	clas/a_reg[3], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/a_reg[3], Net: i_clk_IBUF
			Port: clas/a_reg[3], Net: i_en_IBUF
			Port: clas/a_reg[3], Net: Q[3]
			Port: clas/a_reg[3], Net: a[3]
			Port: clas/a_reg[3], Net: i_rst_IBUF
	clas/o_cout_i_7, LUT6
		EDIFHierPortInsts... (7)
			Port: clas/o_cout_i_7, Net: cla/p_5__0
			Port: clas/o_cout_i_7, Net: a[4]
			Port: clas/o_cout_i_7, Net: b[4]
			Port: clas/o_cout_i_7, Net: a[3]
			Port: clas/o_cout_i_7, Net: b[3]
			Port: clas/o_cout_i_7, Net: cla/c_3__2
			Port: clas/o_cout_i_7, Net: c_60
	clas/b_reg[5], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/b_reg[5], Net: i_clk_IBUF
			Port: clas/b_reg[5], Net: i_en_IBUF
			Port: clas/b_reg[5], Net: b_reg[15]_0[5]
			Port: clas/b_reg[5], Net: b[5]
			Port: clas/b_reg[5], Net: i_rst_IBUF
	clas/o_cout_i_6, LUT2
		EDIFHierPortInsts... (3)
			Port: clas/o_cout_i_6, Net: a[5]
			Port: clas/o_cout_i_6, Net: b[5]
			Port: clas/o_cout_i_6, Net: g_5
	clas/a_reg[10], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/a_reg[10], Net: i_clk_IBUF
			Port: clas/a_reg[10], Net: i_en_IBUF
			Port: clas/a_reg[10], Net: Q[10]
			Port: clas/a_reg[10], Net: a[10]
			Port: clas/a_reg[10], Net: i_rst_IBUF
	clas/o_cout_i_1, LUT5
		EDIFHierPortInsts... (6)
			Port: clas/o_cout_i_1, Net: cla/c_14__2
			Port: clas/o_cout_i_1, Net: b[14]
			Port: clas/o_cout_i_1, Net: a[14]
			Port: clas/o_cout_i_1, Net: b[15]
			Port: clas/o_cout_i_1, Net: a[15]
			Port: clas/o_cout_i_1, Net: comb_cout
	clas/b_reg[12], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/b_reg[12], Net: i_clk_IBUF
			Port: clas/b_reg[12], Net: i_en_IBUF
			Port: clas/b_reg[12], Net: b_reg[15]_0[12]
			Port: clas/b_reg[12], Net: b[12]
			Port: clas/b_reg[12], Net: i_rst_IBUF
	clas/ov_sum[3]_i_1, LUT3
		EDIFHierPortInsts... (4)
			Port: clas/ov_sum[3]_i_1, Net: cla/c_3__2
			Port: clas/ov_sum[3]_i_1, Net: a[3]
			Port: clas/ov_sum[3]_i_1, Net: b[3]
			Port: clas/ov_sum[3]_i_1, Net: comb_sum[3]
	clas/ov_sum[6]_i_2, LUT5
		EDIFHierPortInsts... (6)
			Port: clas/ov_sum[6]_i_2, Net: cla/c_3__2
			Port: clas/ov_sum[6]_i_2, Net: b[3]
			Port: clas/ov_sum[6]_i_2, Net: a[3]
			Port: clas/ov_sum[6]_i_2, Net: b[4]
			Port: clas/ov_sum[6]_i_2, Net: a[4]
			Port: clas/ov_sum[6]_i_2, Net: cla/c_5__2
	clas/ov_sum_reg[3], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/ov_sum_reg[3], Net: i_clk_IBUF
			Port: clas/ov_sum_reg[3], Net: i_en_IBUF
			Port: clas/ov_sum_reg[3], Net: comb_sum[3]
			Port: clas/ov_sum_reg[3], Net: ov_sum_reg[15]_0[3]
			Port: clas/ov_sum_reg[3], Net: i_rst_IBUF
	clas/ov_sum[9]_i_1, LUT3
		EDIFHierPortInsts... (4)
			Port: clas/ov_sum[9]_i_1, Net: cla/c_9__2
			Port: clas/ov_sum[9]_i_1, Net: a[9]
			Port: clas/ov_sum[9]_i_1, Net: b[9]
			Port: clas/ov_sum[9]_i_1, Net: comb_sum[9]
	clas/ov_sum_reg[7], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/ov_sum_reg[7], Net: i_clk_IBUF
			Port: clas/ov_sum_reg[7], Net: i_en_IBUF
			Port: clas/ov_sum_reg[7], Net: comb_sum[7]
			Port: clas/ov_sum_reg[7], Net: ov_sum_reg[15]_0[7]
			Port: clas/ov_sum_reg[7], Net: i_rst_IBUF
	clas/ov_sum[6]_i_1, LUT5
		EDIFHierPortInsts... (6)
			Port: clas/ov_sum[6]_i_1, Net: a[5]
			Port: clas/ov_sum[6]_i_1, Net: b[5]
			Port: clas/ov_sum[6]_i_1, Net: cla/c_5__2
			Port: clas/ov_sum[6]_i_1, Net: a[6]
			Port: clas/ov_sum[6]_i_1, Net: b[6]
			Port: clas/ov_sum[6]_i_1, Net: comb_sum[6]
	clas/ov_sum_reg[13], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/ov_sum_reg[13], Net: i_clk_IBUF
			Port: clas/ov_sum_reg[13], Net: i_en_IBUF
			Port: clas/ov_sum_reg[13], Net: comb_sum[13]
			Port: clas/ov_sum_reg[13], Net: ov_sum_reg[15]_0[13]
			Port: clas/ov_sum_reg[13], Net: i_rst_IBUF
	clas/b_reg[1], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/b_reg[1], Net: i_clk_IBUF
			Port: clas/b_reg[1], Net: i_en_IBUF
			Port: clas/b_reg[1], Net: b_reg[15]_0[1]
			Port: clas/b_reg[1], Net: b[1]
			Port: clas/b_reg[1], Net: i_rst_IBUF
	clas/b_reg[15], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/b_reg[15], Net: i_clk_IBUF
			Port: clas/b_reg[15], Net: i_en_IBUF
			Port: clas/b_reg[15], Net: b_reg[15]_0[15]
			Port: clas/b_reg[15], Net: b[15]
			Port: clas/b_reg[15], Net: i_rst_IBUF
	clas/b_reg[8], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/b_reg[8], Net: i_clk_IBUF
			Port: clas/b_reg[8], Net: i_en_IBUF
			Port: clas/b_reg[8], Net: b_reg[15]_0[8]
			Port: clas/b_reg[8], Net: b[8]
			Port: clas/b_reg[8], Net: i_rst_IBUF
	clas/a_reg[8], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/a_reg[8], Net: i_clk_IBUF
			Port: clas/a_reg[8], Net: i_en_IBUF
			Port: clas/a_reg[8], Net: Q[8]
			Port: clas/a_reg[8], Net: a[8]
			Port: clas/a_reg[8], Net: i_rst_IBUF
	clas/ov_sum[1]_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: clas/ov_sum[1]_i_1, Net: b[0]
			Port: clas/ov_sum[1]_i_1, Net: a[0]
			Port: clas/ov_sum[1]_i_1, Net: a[1]
			Port: clas/ov_sum[1]_i_1, Net: b[1]
			Port: clas/ov_sum[1]_i_1, Net: comb_sum[1]
	clas/a_reg[13], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/a_reg[13], Net: i_clk_IBUF
			Port: clas/a_reg[13], Net: i_en_IBUF
			Port: clas/a_reg[13], Net: Q[13]
			Port: clas/a_reg[13], Net: a[13]
			Port: clas/a_reg[13], Net: i_rst_IBUF
	clas/b_reg[4], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/b_reg[4], Net: i_clk_IBUF
			Port: clas/b_reg[4], Net: i_en_IBUF
			Port: clas/b_reg[4], Net: b_reg[15]_0[4]
			Port: clas/b_reg[4], Net: b[4]
			Port: clas/b_reg[4], Net: i_rst_IBUF
	clas/a_reg[4], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/a_reg[4], Net: i_clk_IBUF
			Port: clas/a_reg[4], Net: i_en_IBUF
			Port: clas/a_reg[4], Net: Q[4]
			Port: clas/a_reg[4], Net: a[4]
			Port: clas/a_reg[4], Net: i_rst_IBUF
	clas/ov_sum[15]_i_1, LUT5
		EDIFHierPortInsts... (6)
			Port: clas/ov_sum[15]_i_1, Net: a[14]
			Port: clas/ov_sum[15]_i_1, Net: b[14]
			Port: clas/ov_sum[15]_i_1, Net: cla/c_14__2
			Port: clas/ov_sum[15]_i_1, Net: a[15]
			Port: clas/ov_sum[15]_i_1, Net: b[15]
			Port: clas/ov_sum[15]_i_1, Net: comb_sum[15]
	clas/b_reg[11], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/b_reg[11], Net: i_clk_IBUF
			Port: clas/b_reg[11], Net: i_en_IBUF
			Port: clas/b_reg[11], Net: b_reg[15]_0[11]
			Port: clas/b_reg[11], Net: b[11]
			Port: clas/b_reg[11], Net: i_rst_IBUF
	clas/ov_sum[10]_i_1, LUT5
		EDIFHierPortInsts... (6)
			Port: clas/ov_sum[10]_i_1, Net: a[9]
			Port: clas/ov_sum[10]_i_1, Net: b[9]
			Port: clas/ov_sum[10]_i_1, Net: cla/c_9__2
			Port: clas/ov_sum[10]_i_1, Net: a[10]
			Port: clas/ov_sum[10]_i_1, Net: b[10]
			Port: clas/ov_sum[10]_i_1, Net: comb_sum[10]
	clas/ov_sum[10]_i_2, LUT5
		EDIFHierPortInsts... (6)
			Port: clas/ov_sum[10]_i_2, Net: cla/c_7__2
			Port: clas/ov_sum[10]_i_2, Net: b[7]
			Port: clas/ov_sum[10]_i_2, Net: a[7]
			Port: clas/ov_sum[10]_i_2, Net: b[8]
			Port: clas/ov_sum[10]_i_2, Net: a[8]
			Port: clas/ov_sum[10]_i_2, Net: cla/c_9__2
	clas/ov_sum[0]_i_1, LUT2
		EDIFHierPortInsts... (3)
			Port: clas/ov_sum[0]_i_1, Net: b[0]
			Port: clas/ov_sum[0]_i_1, Net: a[0]
			Port: clas/ov_sum[0]_i_1, Net: cla/p_0
	clas/ov_sum_reg[2], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/ov_sum_reg[2], Net: i_clk_IBUF
			Port: clas/ov_sum_reg[2], Net: i_en_IBUF
			Port: clas/ov_sum_reg[2], Net: comb_sum[2]
			Port: clas/ov_sum_reg[2], Net: ov_sum_reg[15]_0[2]
			Port: clas/ov_sum_reg[2], Net: i_rst_IBUF
	clas/ov_sum_reg[6], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/ov_sum_reg[6], Net: i_clk_IBUF
			Port: clas/ov_sum_reg[6], Net: i_en_IBUF
			Port: clas/ov_sum_reg[6], Net: comb_sum[6]
			Port: clas/ov_sum_reg[6], Net: ov_sum_reg[15]_0[6]
			Port: clas/ov_sum_reg[6], Net: i_rst_IBUF
	clas/ov_sum_reg[12], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/ov_sum_reg[12], Net: i_clk_IBUF
			Port: clas/ov_sum_reg[12], Net: i_en_IBUF
			Port: clas/ov_sum_reg[12], Net: comb_sum[12]
			Port: clas/ov_sum_reg[12], Net: ov_sum_reg[15]_0[12]
			Port: clas/ov_sum_reg[12], Net: i_rst_IBUF
	clas/b_reg[0], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/b_reg[0], Net: i_clk_IBUF
			Port: clas/b_reg[0], Net: i_en_IBUF
			Port: clas/b_reg[0], Net: b_reg[15]_0[0]
			Port: clas/b_reg[0], Net: b[0]
			Port: clas/b_reg[0], Net: i_rst_IBUF
	clas/a_reg[0], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/a_reg[0], Net: i_clk_IBUF
			Port: clas/a_reg[0], Net: i_en_IBUF
			Port: clas/a_reg[0], Net: Q[0]
			Port: clas/a_reg[0], Net: a[0]
			Port: clas/a_reg[0], Net: i_rst_IBUF
	clas/ov_sum[7]_i_1, LUT3
		EDIFHierPortInsts... (4)
			Port: clas/ov_sum[7]_i_1, Net: cla/c_7__2
			Port: clas/ov_sum[7]_i_1, Net: a[7]
			Port: clas/ov_sum[7]_i_1, Net: b[7]
			Port: clas/ov_sum[7]_i_1, Net: comb_sum[7]
	clas/a_reg[9], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/a_reg[9], Net: i_clk_IBUF
			Port: clas/a_reg[9], Net: i_en_IBUF
			Port: clas/a_reg[9], Net: Q[9]
			Port: clas/a_reg[9], Net: a[9]
			Port: clas/a_reg[9], Net: i_rst_IBUF
	clas/ov_sum[11]_i_1, LUT3
		EDIFHierPortInsts... (4)
			Port: clas/ov_sum[11]_i_1, Net: cla/c_11__2
			Port: clas/ov_sum[11]_i_1, Net: a[11]
			Port: clas/ov_sum[11]_i_1, Net: b[11]
			Port: clas/ov_sum[11]_i_1, Net: comb_sum[11]
	clas/ov_sum[14]_i_2, LUT5
		EDIFHierPortInsts... (6)
			Port: clas/ov_sum[14]_i_2, Net: cla/c_11__2
			Port: clas/ov_sum[14]_i_2, Net: b[11]
			Port: clas/ov_sum[14]_i_2, Net: a[11]
			Port: clas/ov_sum[14]_i_2, Net: b[12]
			Port: clas/ov_sum[14]_i_2, Net: a[12]
			Port: clas/ov_sum[14]_i_2, Net: cla/c_13__2
	clas/b_reg[14], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/b_reg[14], Net: i_clk_IBUF
			Port: clas/b_reg[14], Net: i_en_IBUF
			Port: clas/b_reg[14], Net: b_reg[15]_0[14]
			Port: clas/b_reg[14], Net: b[14]
			Port: clas/b_reg[14], Net: i_rst_IBUF
	clas/b_reg[7], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/b_reg[7], Net: i_clk_IBUF
			Port: clas/b_reg[7], Net: i_en_IBUF
			Port: clas/b_reg[7], Net: b_reg[15]_0[7]
			Port: clas/b_reg[7], Net: b[7]
			Port: clas/b_reg[7], Net: i_rst_IBUF
	clas/ov_sum[14]_i_1, LUT5
		EDIFHierPortInsts... (6)
			Port: clas/ov_sum[14]_i_1, Net: a[13]
			Port: clas/ov_sum[14]_i_1, Net: b[13]
			Port: clas/ov_sum[14]_i_1, Net: cla/c_13__2
			Port: clas/ov_sum[14]_i_1, Net: a[14]
			Port: clas/ov_sum[14]_i_1, Net: b[14]
			Port: clas/ov_sum[14]_i_1, Net: comb_sum[14]
	clas/a_reg[12], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/a_reg[12], Net: i_clk_IBUF
			Port: clas/a_reg[12], Net: i_en_IBUF
			Port: clas/a_reg[12], Net: Q[12]
			Port: clas/a_reg[12], Net: a[12]
			Port: clas/a_reg[12], Net: i_rst_IBUF
	clas/a_reg[5], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/a_reg[5], Net: i_clk_IBUF
			Port: clas/a_reg[5], Net: i_en_IBUF
			Port: clas/a_reg[5], Net: Q[5]
			Port: clas/a_reg[5], Net: a[5]
			Port: clas/a_reg[5], Net: i_rst_IBUF
	clas/ov_sum[5]_i_1, LUT3
		EDIFHierPortInsts... (4)
			Port: clas/ov_sum[5]_i_1, Net: cla/c_5__2
			Port: clas/ov_sum[5]_i_1, Net: a[5]
			Port: clas/ov_sum[5]_i_1, Net: b[5]
			Port: clas/ov_sum[5]_i_1, Net: comb_sum[5]
	clas/b_reg[3], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/b_reg[3], Net: i_clk_IBUF
			Port: clas/b_reg[3], Net: i_en_IBUF
			Port: clas/b_reg[3], Net: b_reg[15]_0[3]
			Port: clas/b_reg[3], Net: b[3]
			Port: clas/b_reg[3], Net: i_rst_IBUF
	clas/ov_sum[2]_i_1, LUT6
		EDIFHierPortInsts... (7)
			Port: clas/ov_sum[2]_i_1, Net: a[1]
			Port: clas/ov_sum[2]_i_1, Net: b[1]
			Port: clas/ov_sum[2]_i_1, Net: b[0]
			Port: clas/ov_sum[2]_i_1, Net: a[0]
			Port: clas/ov_sum[2]_i_1, Net: a[2]
			Port: clas/ov_sum[2]_i_1, Net: b[2]
			Port: clas/ov_sum[2]_i_1, Net: comb_sum[2]
	clas/o_cout_reg, FDRE
		EDIFHierPortInsts... (5)
			Port: clas/o_cout_reg, Net: i_clk_IBUF
			Port: clas/o_cout_reg, Net: i_en_IBUF
			Port: clas/o_cout_reg, Net: comb_cout
			Port: clas/o_cout_reg, Net: o_cout_OBUF
			Port: clas/o_cout_reg, Net: i_rst_IBUF
	clas/ov_sum[8]_i_2, LUT5
		EDIFHierPortInsts... (6)
			Port: clas/ov_sum[8]_i_2, Net: cla/c_5__2
			Port: clas/ov_sum[8]_i_2, Net: b[5]
			Port: clas/ov_sum[8]_i_2, Net: a[5]
			Port: clas/ov_sum[8]_i_2, Net: b[6]
			Port: clas/ov_sum[8]_i_2, Net: a[6]
			Port: clas/ov_sum[8]_i_2, Net: cla/c_7__2
	clas/ov_sum_reg[0], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/ov_sum_reg[0], Net: i_clk_IBUF
			Port: clas/ov_sum_reg[0], Net: i_en_IBUF
			Port: clas/ov_sum_reg[0], Net: cla/p_0
			Port: clas/ov_sum_reg[0], Net: ov_sum_reg[15]_0[0]
			Port: clas/ov_sum_reg[0], Net: i_rst_IBUF
	clas/b_reg[10], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/b_reg[10], Net: i_clk_IBUF
			Port: clas/b_reg[10], Net: i_en_IBUF
			Port: clas/b_reg[10], Net: b_reg[15]_0[10]
			Port: clas/b_reg[10], Net: b[10]
			Port: clas/b_reg[10], Net: i_rst_IBUF
	clas/ov_sum[8]_i_1, LUT5
		EDIFHierPortInsts... (6)
			Port: clas/ov_sum[8]_i_1, Net: a[7]
			Port: clas/ov_sum[8]_i_1, Net: b[7]
			Port: clas/ov_sum[8]_i_1, Net: cla/c_7__2
			Port: clas/ov_sum[8]_i_1, Net: a[8]
			Port: clas/ov_sum[8]_i_1, Net: b[8]
			Port: clas/ov_sum[8]_i_1, Net: comb_sum[8]
	clas/ov_sum_reg[1], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/ov_sum_reg[1], Net: i_clk_IBUF
			Port: clas/ov_sum_reg[1], Net: i_en_IBUF
			Port: clas/ov_sum_reg[1], Net: comb_sum[1]
			Port: clas/ov_sum_reg[1], Net: ov_sum_reg[15]_0[1]
			Port: clas/ov_sum_reg[1], Net: i_rst_IBUF
	clas/ov_sum_reg[15], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/ov_sum_reg[15], Net: i_clk_IBUF
			Port: clas/ov_sum_reg[15], Net: i_en_IBUF
			Port: clas/ov_sum_reg[15], Net: comb_sum[15]
			Port: clas/ov_sum_reg[15], Net: ov_sum_reg[15]_0[15]
			Port: clas/ov_sum_reg[15], Net: i_rst_IBUF
	clas/ov_sum_reg[5], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/ov_sum_reg[5], Net: i_clk_IBUF
			Port: clas/ov_sum_reg[5], Net: i_en_IBUF
			Port: clas/ov_sum_reg[5], Net: comb_sum[5]
			Port: clas/ov_sum_reg[5], Net: ov_sum_reg[15]_0[5]
			Port: clas/ov_sum_reg[5], Net: i_rst_IBUF
	clas/a_reg[1], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/a_reg[1], Net: i_clk_IBUF
			Port: clas/a_reg[1], Net: i_en_IBUF
			Port: clas/a_reg[1], Net: Q[1]
			Port: clas/a_reg[1], Net: a[1]
			Port: clas/a_reg[1], Net: i_rst_IBUF
	clas/ov_sum_reg[11], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/ov_sum_reg[11], Net: i_clk_IBUF
			Port: clas/ov_sum_reg[11], Net: i_en_IBUF
			Port: clas/ov_sum_reg[11], Net: comb_sum[11]
			Port: clas/ov_sum_reg[11], Net: ov_sum_reg[15]_0[11]
			Port: clas/ov_sum_reg[11], Net: i_rst_IBUF
	clas/ov_sum_reg[9], FDRE
		EDIFHierPortInsts... (5)
			Port: clas/ov_sum_reg[9], Net: i_clk_IBUF
			Port: clas/ov_sum_reg[9], Net: i_en_IBUF
			Port: clas/ov_sum_reg[9], Net: comb_sum[9]
			Port: clas/ov_sum_reg[9], Net: ov_sum_reg[15]_0[9]
			Port: clas/ov_sum_reg[9], Net: i_rst_IBUF
	deserializer_inst_b/FSM_sequential_state[0]_i_1__1, LUT5
		EDIFHierPortInsts... (6)
			Port: deserializer_inst_b/FSM_sequential_state[0]_i_1__1, Net: ser_ready
			Port: deserializer_inst_b/FSM_sequential_state[0]_i_1__1, Net: state[1]
			Port: deserializer_inst_b/FSM_sequential_state[0]_i_1__1, Net: i_valid_IBUF
			Port: deserializer_inst_b/FSM_sequential_state[0]_i_1__1, Net: state[0]
			Port: deserializer_inst_b/FSM_sequential_state[0]_i_1__1, Net: FSM_sequential_state[0]_i_2__0_n_0
			Port: deserializer_inst_b/FSM_sequential_state[0]_i_1__1, Net: next_state[0]
	deserializer_inst_b/o_ready_i_2, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst_b/o_ready_i_2, Net: state[0]
			Port: deserializer_inst_b/o_ready_i_2, Net: state[1]
			Port: deserializer_inst_b/o_ready_i_2, Net: o_ready_i_2_n_0
	deserializer_inst_b/shift_reg_reg[1], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_b/shift_reg_reg[1], Net: i_clk_IBUF
			Port: deserializer_inst_b/shift_reg_reg[1], Net: shift_reg[15]_i_1__0_n_0
			Port: deserializer_inst_b/shift_reg_reg[1], Net: shift_reg[1]_i_1__1_n_0
			Port: deserializer_inst_b/shift_reg_reg[1], Net: shift_reg_reg_n_0_[1]
			Port: deserializer_inst_b/shift_reg_reg[1], Net: i_rst_IBUF
	deserializer_inst_b/o_dout_valid_reg, FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_b/o_dout_valid_reg, Net: i_clk_IBUF
			Port: deserializer_inst_b/o_dout_valid_reg, Net: <const1>
			Port: deserializer_inst_b/o_dout_valid_reg, Net: o_dout_valid_i_1__0_n_0
			Port: deserializer_inst_b/o_dout_valid_reg, Net: o_dout_valid_reg_0
			Port: deserializer_inst_b/o_dout_valid_reg, Net: o_dout_valid
	deserializer_inst_b/shift_reg[6]_i_1__1, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst_b/shift_reg[6]_i_1__1, Net: state[1]
			Port: deserializer_inst_b/shift_reg[6]_i_1__1, Net: shift_reg_reg_n_0_[7]
			Port: deserializer_inst_b/shift_reg[6]_i_1__1, Net: shift_reg[6]_i_1__1_n_0
	deserializer_inst_b/shift_reg[4]_i_1__1, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst_b/shift_reg[4]_i_1__1, Net: state[1]
			Port: deserializer_inst_b/shift_reg[4]_i_1__1, Net: shift_reg_reg_n_0_[5]
			Port: deserializer_inst_b/shift_reg[4]_i_1__1, Net: shift_reg[4]_i_1__1_n_0
	deserializer_inst_b/shift_reg_reg[9], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_b/shift_reg_reg[9], Net: i_clk_IBUF
			Port: deserializer_inst_b/shift_reg_reg[9], Net: shift_reg[15]_i_1__0_n_0
			Port: deserializer_inst_b/shift_reg_reg[9], Net: shift_reg[9]_i_1__1_n_0
			Port: deserializer_inst_b/shift_reg_reg[9], Net: shift_reg_reg_n_0_[9]
			Port: deserializer_inst_b/shift_reg_reg[9], Net: i_rst_IBUF
	deserializer_inst_b/shift_reg_reg[5], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_b/shift_reg_reg[5], Net: i_clk_IBUF
			Port: deserializer_inst_b/shift_reg_reg[5], Net: shift_reg[15]_i_1__0_n_0
			Port: deserializer_inst_b/shift_reg_reg[5], Net: shift_reg[5]_i_1__1_n_0
			Port: deserializer_inst_b/shift_reg_reg[5], Net: shift_reg_reg_n_0_[5]
			Port: deserializer_inst_b/shift_reg_reg[5], Net: i_rst_IBUF
	deserializer_inst_b/counter[0]_i_1__0, LUT4
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_b/counter[0]_i_1__0, Net: counter_reg_n_0_[4]
			Port: deserializer_inst_b/counter[0]_i_1__0, Net: i_valid_IBUF
			Port: deserializer_inst_b/counter[0]_i_1__0, Net: state[1]
			Port: deserializer_inst_b/counter[0]_i_1__0, Net: counter_reg_n_0_[0]
			Port: deserializer_inst_b/counter[0]_i_1__0, Net: counter[0]_i_1__0_n_0
	deserializer_inst_b/ov_dout_reg[14], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_b/ov_dout_reg[14], Net: i_clk_IBUF
			Port: deserializer_inst_b/ov_dout_reg[14], Net: ov_dout[15]_i_1__0_n_0
			Port: deserializer_inst_b/ov_dout_reg[14], Net: shift_reg_reg_n_0_[14]
			Port: deserializer_inst_b/ov_dout_reg[14], Net: Q[14]
			Port: deserializer_inst_b/ov_dout_reg[14], Net: <const0>
	deserializer_inst_b/shift_reg_reg[12], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_b/shift_reg_reg[12], Net: i_clk_IBUF
			Port: deserializer_inst_b/shift_reg_reg[12], Net: shift_reg[15]_i_1__0_n_0
			Port: deserializer_inst_b/shift_reg_reg[12], Net: shift_reg[12]_i_1__1_n_0
			Port: deserializer_inst_b/shift_reg_reg[12], Net: shift_reg_reg_n_0_[12]
			Port: deserializer_inst_b/shift_reg_reg[12], Net: i_rst_IBUF
	deserializer_inst_b/counter_reg[0], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_b/counter_reg[0], Net: i_clk_IBUF
			Port: deserializer_inst_b/counter_reg[0], Net: counter[4]_i_1__1_n_0
			Port: deserializer_inst_b/counter_reg[0], Net: counter[0]_i_1__0_n_0
			Port: deserializer_inst_b/counter_reg[0], Net: counter_reg_n_0_[0]
			Port: deserializer_inst_b/counter_reg[0], Net: i_rst_IBUF
	deserializer_inst_b/ov_dout_reg[10], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_b/ov_dout_reg[10], Net: i_clk_IBUF
			Port: deserializer_inst_b/ov_dout_reg[10], Net: ov_dout[15]_i_1__0_n_0
			Port: deserializer_inst_b/ov_dout_reg[10], Net: shift_reg_reg_n_0_[10]
			Port: deserializer_inst_b/ov_dout_reg[10], Net: Q[10]
			Port: deserializer_inst_b/ov_dout_reg[10], Net: <const0>
	deserializer_inst_b/shift_reg[8]_i_1__1, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst_b/shift_reg[8]_i_1__1, Net: state[1]
			Port: deserializer_inst_b/shift_reg[8]_i_1__1, Net: shift_reg_reg_n_0_[9]
			Port: deserializer_inst_b/shift_reg[8]_i_1__1, Net: shift_reg[8]_i_1__1_n_0
	deserializer_inst_b/ov_dout_reg[7], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_b/ov_dout_reg[7], Net: i_clk_IBUF
			Port: deserializer_inst_b/ov_dout_reg[7], Net: ov_dout[15]_i_1__0_n_0
			Port: deserializer_inst_b/ov_dout_reg[7], Net: shift_reg_reg_n_0_[7]
			Port: deserializer_inst_b/ov_dout_reg[7], Net: Q[7]
			Port: deserializer_inst_b/ov_dout_reg[7], Net: <const0>
	deserializer_inst_b/shift_reg[15]_i_1__0, LUT5
		EDIFHierPortInsts... (6)
			Port: deserializer_inst_b/shift_reg[15]_i_1__0, Net: state[0]
			Port: deserializer_inst_b/shift_reg[15]_i_1__0, Net: i_en_IBUF
			Port: deserializer_inst_b/shift_reg[15]_i_1__0, Net: state[1]
			Port: deserializer_inst_b/shift_reg[15]_i_1__0, Net: counter_reg_n_0_[4]
			Port: deserializer_inst_b/shift_reg[15]_i_1__0, Net: i_valid_IBUF
			Port: deserializer_inst_b/shift_reg[15]_i_1__0, Net: shift_reg[15]_i_1__0_n_0
	deserializer_inst_b/counter_reg[4], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_b/counter_reg[4], Net: i_clk_IBUF
			Port: deserializer_inst_b/counter_reg[4], Net: counter[4]_i_1__1_n_0
			Port: deserializer_inst_b/counter_reg[4], Net: counter[4]_i_2__0_n_0
			Port: deserializer_inst_b/counter_reg[4], Net: counter_reg_n_0_[4]
			Port: deserializer_inst_b/counter_reg[4], Net: i_rst_IBUF
	deserializer_inst_b/ov_dout_reg[3], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_b/ov_dout_reg[3], Net: i_clk_IBUF
			Port: deserializer_inst_b/ov_dout_reg[3], Net: ov_dout[15]_i_1__0_n_0
			Port: deserializer_inst_b/ov_dout_reg[3], Net: shift_reg_reg_n_0_[3]
			Port: deserializer_inst_b/ov_dout_reg[3], Net: Q[3]
			Port: deserializer_inst_b/ov_dout_reg[3], Net: <const0>
	deserializer_inst_b/shift_reg_reg[4], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_b/shift_reg_reg[4], Net: i_clk_IBUF
			Port: deserializer_inst_b/shift_reg_reg[4], Net: shift_reg[15]_i_1__0_n_0
			Port: deserializer_inst_b/shift_reg_reg[4], Net: shift_reg[4]_i_1__1_n_0
			Port: deserializer_inst_b/shift_reg_reg[4], Net: shift_reg_reg_n_0_[4]
			Port: deserializer_inst_b/shift_reg_reg[4], Net: i_rst_IBUF
	deserializer_inst_b/counter[3]_i_1__0, LUT5
		EDIFHierPortInsts... (6)
			Port: deserializer_inst_b/counter[3]_i_1__0, Net: counter_reg_n_0_[1]
			Port: deserializer_inst_b/counter[3]_i_1__0, Net: counter_reg_n_0_[0]
			Port: deserializer_inst_b/counter[3]_i_1__0, Net: counter_reg_n_0_[2]
			Port: deserializer_inst_b/counter[3]_i_1__0, Net: counter[4]_i_3__0_n_0
			Port: deserializer_inst_b/counter[3]_i_1__0, Net: counter_reg_n_0_[3]
			Port: deserializer_inst_b/counter[3]_i_1__0, Net: counter[3]_i_1__0_n_0
	deserializer_inst_b/shift_reg_reg[0], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_b/shift_reg_reg[0], Net: i_clk_IBUF
			Port: deserializer_inst_b/shift_reg_reg[0], Net: shift_reg[15]_i_1__0_n_0
			Port: deserializer_inst_b/shift_reg_reg[0], Net: shift_reg[0]_i_1__1_n_0
			Port: deserializer_inst_b/shift_reg_reg[0], Net: shift_reg_reg_n_0_[0]
			Port: deserializer_inst_b/shift_reg_reg[0], Net: i_rst_IBUF
	deserializer_inst_b/shift_reg[13]_i_1__1, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst_b/shift_reg[13]_i_1__1, Net: state[1]
			Port: deserializer_inst_b/shift_reg[13]_i_1__1, Net: shift_reg_reg_n_0_[14]
			Port: deserializer_inst_b/shift_reg[13]_i_1__1, Net: shift_reg[13]_i_1__1_n_0
	deserializer_inst_b/FSM_sequential_state[0]_i_2__0, LUT6
		EDIFHierPortInsts... (7)
			Port: deserializer_inst_b/FSM_sequential_state[0]_i_2__0, Net: counter_reg_n_0_[2]
			Port: deserializer_inst_b/FSM_sequential_state[0]_i_2__0, Net: counter_reg_n_0_[3]
			Port: deserializer_inst_b/FSM_sequential_state[0]_i_2__0, Net: counter_reg_n_0_[0]
			Port: deserializer_inst_b/FSM_sequential_state[0]_i_2__0, Net: counter_reg_n_0_[1]
			Port: deserializer_inst_b/FSM_sequential_state[0]_i_2__0, Net: state[1]
			Port: deserializer_inst_b/FSM_sequential_state[0]_i_2__0, Net: counter_reg_n_0_[4]
			Port: deserializer_inst_b/FSM_sequential_state[0]_i_2__0, Net: FSM_sequential_state[0]_i_2__0_n_0
	deserializer_inst_b/counter[1]_i_1__0, LUT5
		EDIFHierPortInsts... (6)
			Port: deserializer_inst_b/counter[1]_i_1__0, Net: state[1]
			Port: deserializer_inst_b/counter[1]_i_1__0, Net: i_valid_IBUF
			Port: deserializer_inst_b/counter[1]_i_1__0, Net: counter_reg_n_0_[4]
			Port: deserializer_inst_b/counter[1]_i_1__0, Net: counter_reg_n_0_[0]
			Port: deserializer_inst_b/counter[1]_i_1__0, Net: counter_reg_n_0_[1]
			Port: deserializer_inst_b/counter[1]_i_1__0, Net: counter[1]_i_1__0_n_0
	deserializer_inst_b/shift_reg_reg[8], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_b/shift_reg_reg[8], Net: i_clk_IBUF
			Port: deserializer_inst_b/shift_reg_reg[8], Net: shift_reg[15]_i_1__0_n_0
			Port: deserializer_inst_b/shift_reg_reg[8], Net: shift_reg[8]_i_1__1_n_0
			Port: deserializer_inst_b/shift_reg_reg[8], Net: shift_reg_reg_n_0_[8]
			Port: deserializer_inst_b/shift_reg_reg[8], Net: i_rst_IBUF
	deserializer_inst_b/shift_reg[11]_i_1__1, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst_b/shift_reg[11]_i_1__1, Net: state[1]
			Port: deserializer_inst_b/shift_reg[11]_i_1__1, Net: shift_reg_reg_n_0_[12]
			Port: deserializer_inst_b/shift_reg[11]_i_1__1, Net: shift_reg[11]_i_1__1_n_0
	deserializer_inst_b/shift_reg[1]_i_1__1, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst_b/shift_reg[1]_i_1__1, Net: state[1]
			Port: deserializer_inst_b/shift_reg[1]_i_1__1, Net: shift_reg_reg_n_0_[2]
			Port: deserializer_inst_b/shift_reg[1]_i_1__1, Net: shift_reg[1]_i_1__1_n_0
	deserializer_inst_b/ov_dout_reg[13], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_b/ov_dout_reg[13], Net: i_clk_IBUF
			Port: deserializer_inst_b/ov_dout_reg[13], Net: ov_dout[15]_i_1__0_n_0
			Port: deserializer_inst_b/ov_dout_reg[13], Net: shift_reg_reg_n_0_[13]
			Port: deserializer_inst_b/ov_dout_reg[13], Net: Q[13]
			Port: deserializer_inst_b/ov_dout_reg[13], Net: <const0>
	deserializer_inst_b/shift_reg_reg[13], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_b/shift_reg_reg[13], Net: i_clk_IBUF
			Port: deserializer_inst_b/shift_reg_reg[13], Net: shift_reg[15]_i_1__0_n_0
			Port: deserializer_inst_b/shift_reg_reg[13], Net: shift_reg[13]_i_1__1_n_0
			Port: deserializer_inst_b/shift_reg_reg[13], Net: shift_reg_reg_n_0_[13]
			Port: deserializer_inst_b/shift_reg_reg[13], Net: i_rst_IBUF
	deserializer_inst_b/VCC, VCC
		EDIFHierPortInsts... (1)
			Port: deserializer_inst_b/VCC, Net: <const1>
	deserializer_inst_b/shift_reg[3]_i_1__1, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst_b/shift_reg[3]_i_1__1, Net: state[1]
			Port: deserializer_inst_b/shift_reg[3]_i_1__1, Net: shift_reg_reg_n_0_[4]
			Port: deserializer_inst_b/shift_reg[3]_i_1__1, Net: shift_reg[3]_i_1__1_n_0
	deserializer_inst_b/counter_reg[1], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_b/counter_reg[1], Net: i_clk_IBUF
			Port: deserializer_inst_b/counter_reg[1], Net: counter[4]_i_1__1_n_0
			Port: deserializer_inst_b/counter_reg[1], Net: counter[1]_i_1__0_n_0
			Port: deserializer_inst_b/counter_reg[1], Net: counter_reg_n_0_[1]
			Port: deserializer_inst_b/counter_reg[1], Net: i_rst_IBUF
	deserializer_inst_b/counter[4]_i_3__0, LUT3
		EDIFHierPortInsts... (4)
			Port: deserializer_inst_b/counter[4]_i_3__0, Net: state[1]
			Port: deserializer_inst_b/counter[4]_i_3__0, Net: i_valid_IBUF
			Port: deserializer_inst_b/counter[4]_i_3__0, Net: counter_reg_n_0_[4]
			Port: deserializer_inst_b/counter[4]_i_3__0, Net: counter[4]_i_3__0_n_0
	deserializer_inst_b/shift_reg[15]_i_2__1, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst_b/shift_reg[15]_i_2__1, Net: state[1]
			Port: deserializer_inst_b/shift_reg[15]_i_2__1, Net: i_din_b_IBUF
			Port: deserializer_inst_b/shift_reg[15]_i_2__1, Net: shift_reg[15]_i_2__1_n_0
	deserializer_inst_b/ov_dout_reg[6], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_b/ov_dout_reg[6], Net: i_clk_IBUF
			Port: deserializer_inst_b/ov_dout_reg[6], Net: ov_dout[15]_i_1__0_n_0
			Port: deserializer_inst_b/ov_dout_reg[6], Net: shift_reg_reg_n_0_[6]
			Port: deserializer_inst_b/ov_dout_reg[6], Net: Q[6]
			Port: deserializer_inst_b/ov_dout_reg[6], Net: <const0>
	deserializer_inst_b/GND, GND
		EDIFHierPortInsts... (1)
			Port: deserializer_inst_b/GND, Net: <const0>
	deserializer_inst_b/ov_dout_reg[2], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_b/ov_dout_reg[2], Net: i_clk_IBUF
			Port: deserializer_inst_b/ov_dout_reg[2], Net: ov_dout[15]_i_1__0_n_0
			Port: deserializer_inst_b/ov_dout_reg[2], Net: shift_reg_reg_n_0_[2]
			Port: deserializer_inst_b/ov_dout_reg[2], Net: Q[2]
			Port: deserializer_inst_b/ov_dout_reg[2], Net: <const0>
	deserializer_inst_b/ov_dout_reg[1], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_b/ov_dout_reg[1], Net: i_clk_IBUF
			Port: deserializer_inst_b/ov_dout_reg[1], Net: ov_dout[15]_i_1__0_n_0
			Port: deserializer_inst_b/ov_dout_reg[1], Net: shift_reg_reg_n_0_[1]
			Port: deserializer_inst_b/ov_dout_reg[1], Net: Q[1]
			Port: deserializer_inst_b/ov_dout_reg[1], Net: <const0>
	deserializer_inst_b/shift_reg[5]_i_1__1, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst_b/shift_reg[5]_i_1__1, Net: state[1]
			Port: deserializer_inst_b/shift_reg[5]_i_1__1, Net: shift_reg_reg_n_0_[6]
			Port: deserializer_inst_b/shift_reg[5]_i_1__1, Net: shift_reg[5]_i_1__1_n_0
	deserializer_inst_b/shift_reg_reg[3], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_b/shift_reg_reg[3], Net: i_clk_IBUF
			Port: deserializer_inst_b/shift_reg_reg[3], Net: shift_reg[15]_i_1__0_n_0
			Port: deserializer_inst_b/shift_reg_reg[3], Net: shift_reg[3]_i_1__1_n_0
			Port: deserializer_inst_b/shift_reg_reg[3], Net: shift_reg_reg_n_0_[3]
			Port: deserializer_inst_b/shift_reg_reg[3], Net: i_rst_IBUF
	deserializer_inst_b/counter[4]_i_2__0, LUT5
		EDIFHierPortInsts... (6)
			Port: deserializer_inst_b/counter[4]_i_2__0, Net: counter_reg_n_0_[3]
			Port: deserializer_inst_b/counter[4]_i_2__0, Net: counter[4]_i_3__0_n_0
			Port: deserializer_inst_b/counter[4]_i_2__0, Net: counter_reg_n_0_[2]
			Port: deserializer_inst_b/counter[4]_i_2__0, Net: counter_reg_n_0_[0]
			Port: deserializer_inst_b/counter[4]_i_2__0, Net: counter_reg_n_0_[1]
			Port: deserializer_inst_b/counter[4]_i_2__0, Net: counter[4]_i_2__0_n_0
	deserializer_inst_b/ov_dout[15]_i_1__0, LUT6
		EDIFHierPortInsts... (7)
			Port: deserializer_inst_b/ov_dout[15]_i_1__0, Net: state[0]
			Port: deserializer_inst_b/ov_dout[15]_i_1__0, Net: i_rst_IBUF
			Port: deserializer_inst_b/ov_dout[15]_i_1__0, Net: i_en_IBUF
			Port: deserializer_inst_b/ov_dout[15]_i_1__0, Net: state[1]
			Port: deserializer_inst_b/ov_dout[15]_i_1__0, Net: counter_reg_n_0_[4]
			Port: deserializer_inst_b/ov_dout[15]_i_1__0, Net: i_valid_IBUF
			Port: deserializer_inst_b/ov_dout[15]_i_1__0, Net: ov_dout[15]_i_1__0_n_0
	deserializer_inst_b/shift_reg_reg[7], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_b/shift_reg_reg[7], Net: i_clk_IBUF
			Port: deserializer_inst_b/shift_reg_reg[7], Net: shift_reg[15]_i_1__0_n_0
			Port: deserializer_inst_b/shift_reg_reg[7], Net: shift_reg[7]_i_1__1_n_0
			Port: deserializer_inst_b/shift_reg_reg[7], Net: shift_reg_reg_n_0_[7]
			Port: deserializer_inst_b/shift_reg_reg[7], Net: i_rst_IBUF
	deserializer_inst_b/shift_reg_reg[14], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_b/shift_reg_reg[14], Net: i_clk_IBUF
			Port: deserializer_inst_b/shift_reg_reg[14], Net: shift_reg[15]_i_1__0_n_0
			Port: deserializer_inst_b/shift_reg_reg[14], Net: shift_reg[14]_i_1__1_n_0
			Port: deserializer_inst_b/shift_reg_reg[14], Net: shift_reg_reg_n_0_[14]
			Port: deserializer_inst_b/shift_reg_reg[14], Net: i_rst_IBUF
	deserializer_inst_b/shift_reg[9]_i_1__1, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst_b/shift_reg[9]_i_1__1, Net: state[1]
			Port: deserializer_inst_b/shift_reg[9]_i_1__1, Net: shift_reg_reg_n_0_[10]
			Port: deserializer_inst_b/shift_reg[9]_i_1__1, Net: shift_reg[9]_i_1__1_n_0
	deserializer_inst_b/FSM_sequential_state[1]_i_1, LUT3
		EDIFHierPortInsts... (4)
			Port: deserializer_inst_b/FSM_sequential_state[1]_i_1, Net: ser_ready
			Port: deserializer_inst_b/FSM_sequential_state[1]_i_1, Net: state[1]
			Port: deserializer_inst_b/FSM_sequential_state[1]_i_1, Net: state[0]
			Port: deserializer_inst_b/FSM_sequential_state[1]_i_1, Net: next_state[1]
	deserializer_inst_b/shift_reg_reg[10], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_b/shift_reg_reg[10], Net: i_clk_IBUF
			Port: deserializer_inst_b/shift_reg_reg[10], Net: shift_reg[15]_i_1__0_n_0
			Port: deserializer_inst_b/shift_reg_reg[10], Net: shift_reg[10]_i_1__1_n_0
			Port: deserializer_inst_b/shift_reg_reg[10], Net: shift_reg_reg_n_0_[10]
			Port: deserializer_inst_b/shift_reg_reg[10], Net: i_rst_IBUF
	deserializer_inst_b/ov_dout_reg[9], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_b/ov_dout_reg[9], Net: i_clk_IBUF
			Port: deserializer_inst_b/ov_dout_reg[9], Net: ov_dout[15]_i_1__0_n_0
			Port: deserializer_inst_b/ov_dout_reg[9], Net: shift_reg_reg_n_0_[9]
			Port: deserializer_inst_b/ov_dout_reg[9], Net: Q[9]
			Port: deserializer_inst_b/ov_dout_reg[9], Net: <const0>
	deserializer_inst_b/o_ready_reg, FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_b/o_ready_reg, Net: i_clk_IBUF
			Port: deserializer_inst_b/o_ready_reg, Net: <const1>
			Port: deserializer_inst_b/o_ready_reg, Net: o_ready_i_2_n_0
			Port: deserializer_inst_b/o_ready_reg, Net: o_ready_reg_0
			Port: deserializer_inst_b/o_ready_reg, Net: o_dout_valid
	deserializer_inst_b/counter_reg[2], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_b/counter_reg[2], Net: i_clk_IBUF
			Port: deserializer_inst_b/counter_reg[2], Net: counter[4]_i_1__1_n_0
			Port: deserializer_inst_b/counter_reg[2], Net: counter[2]_i_1__0_n_0
			Port: deserializer_inst_b/counter_reg[2], Net: counter_reg_n_0_[2]
			Port: deserializer_inst_b/counter_reg[2], Net: i_rst_IBUF
	deserializer_inst_b/ov_dout_reg[12], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_b/ov_dout_reg[12], Net: i_clk_IBUF
			Port: deserializer_inst_b/ov_dout_reg[12], Net: ov_dout[15]_i_1__0_n_0
			Port: deserializer_inst_b/ov_dout_reg[12], Net: shift_reg_reg_n_0_[12]
			Port: deserializer_inst_b/ov_dout_reg[12], Net: Q[12]
			Port: deserializer_inst_b/ov_dout_reg[12], Net: <const0>
	deserializer_inst_b/shift_reg[7]_i_1__1, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst_b/shift_reg[7]_i_1__1, Net: state[1]
			Port: deserializer_inst_b/shift_reg[7]_i_1__1, Net: shift_reg_reg_n_0_[8]
			Port: deserializer_inst_b/shift_reg[7]_i_1__1, Net: shift_reg[7]_i_1__1_n_0
	deserializer_inst_b/ov_dout_reg[5], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_b/ov_dout_reg[5], Net: i_clk_IBUF
			Port: deserializer_inst_b/ov_dout_reg[5], Net: ov_dout[15]_i_1__0_n_0
			Port: deserializer_inst_b/ov_dout_reg[5], Net: shift_reg_reg_n_0_[5]
			Port: deserializer_inst_b/ov_dout_reg[5], Net: Q[5]
			Port: deserializer_inst_b/ov_dout_reg[5], Net: <const0>
	deserializer_inst_b/FSM_sequential_state_reg[0], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_b/FSM_sequential_state_reg[0], Net: i_clk_IBUF
			Port: deserializer_inst_b/FSM_sequential_state_reg[0], Net: i_en_IBUF
			Port: deserializer_inst_b/FSM_sequential_state_reg[0], Net: next_state[0]
			Port: deserializer_inst_b/FSM_sequential_state_reg[0], Net: state[0]
			Port: deserializer_inst_b/FSM_sequential_state_reg[0], Net: i_rst_IBUF
	deserializer_inst_b/shift_reg[14]_i_1__1, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst_b/shift_reg[14]_i_1__1, Net: state[1]
			Port: deserializer_inst_b/shift_reg[14]_i_1__1, Net: shift_reg_reg_n_0_[15]
			Port: deserializer_inst_b/shift_reg[14]_i_1__1, Net: shift_reg[14]_i_1__1_n_0
	deserializer_inst_b/ov_dout_reg[0], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_b/ov_dout_reg[0], Net: i_clk_IBUF
			Port: deserializer_inst_b/ov_dout_reg[0], Net: ov_dout[15]_i_1__0_n_0
			Port: deserializer_inst_b/ov_dout_reg[0], Net: shift_reg_reg_n_0_[0]
			Port: deserializer_inst_b/ov_dout_reg[0], Net: Q[0]
			Port: deserializer_inst_b/ov_dout_reg[0], Net: <const0>
	deserializer_inst_b/counter[4]_i_1__1, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst_b/counter[4]_i_1__1, Net: i_en_IBUF
			Port: deserializer_inst_b/counter[4]_i_1__1, Net: state[0]
			Port: deserializer_inst_b/counter[4]_i_1__1, Net: counter[4]_i_1__1_n_0
	deserializer_inst_b/o_dout_valid_i_1__0, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst_b/o_dout_valid_i_1__0, Net: state[0]
			Port: deserializer_inst_b/o_dout_valid_i_1__0, Net: state[1]
			Port: deserializer_inst_b/o_dout_valid_i_1__0, Net: o_dout_valid_i_1__0_n_0
	deserializer_inst_b/shift_reg_reg[2], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_b/shift_reg_reg[2], Net: i_clk_IBUF
			Port: deserializer_inst_b/shift_reg_reg[2], Net: shift_reg[15]_i_1__0_n_0
			Port: deserializer_inst_b/shift_reg_reg[2], Net: shift_reg[2]_i_1__1_n_0
			Port: deserializer_inst_b/shift_reg_reg[2], Net: shift_reg_reg_n_0_[2]
			Port: deserializer_inst_b/shift_reg_reg[2], Net: i_rst_IBUF
	deserializer_inst_b/shift_reg[12]_i_1__1, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst_b/shift_reg[12]_i_1__1, Net: state[1]
			Port: deserializer_inst_b/shift_reg[12]_i_1__1, Net: shift_reg_reg_n_0_[13]
			Port: deserializer_inst_b/shift_reg[12]_i_1__1, Net: shift_reg[12]_i_1__1_n_0
	deserializer_inst_b/counter[2]_i_1__0, LUT6
		EDIFHierPortInsts... (7)
			Port: deserializer_inst_b/counter[2]_i_1__0, Net: state[1]
			Port: deserializer_inst_b/counter[2]_i_1__0, Net: i_valid_IBUF
			Port: deserializer_inst_b/counter[2]_i_1__0, Net: counter_reg_n_0_[4]
			Port: deserializer_inst_b/counter[2]_i_1__0, Net: counter_reg_n_0_[1]
			Port: deserializer_inst_b/counter[2]_i_1__0, Net: counter_reg_n_0_[0]
			Port: deserializer_inst_b/counter[2]_i_1__0, Net: counter_reg_n_0_[2]
			Port: deserializer_inst_b/counter[2]_i_1__0, Net: counter[2]_i_1__0_n_0
	deserializer_inst_b/shift_reg_reg[6], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_b/shift_reg_reg[6], Net: i_clk_IBUF
			Port: deserializer_inst_b/shift_reg_reg[6], Net: shift_reg[15]_i_1__0_n_0
			Port: deserializer_inst_b/shift_reg_reg[6], Net: shift_reg[6]_i_1__1_n_0
			Port: deserializer_inst_b/shift_reg_reg[6], Net: shift_reg_reg_n_0_[6]
			Port: deserializer_inst_b/shift_reg_reg[6], Net: i_rst_IBUF
	deserializer_inst_b/shift_reg_reg[15], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_b/shift_reg_reg[15], Net: i_clk_IBUF
			Port: deserializer_inst_b/shift_reg_reg[15], Net: shift_reg[15]_i_1__0_n_0
			Port: deserializer_inst_b/shift_reg_reg[15], Net: shift_reg[15]_i_2__1_n_0
			Port: deserializer_inst_b/shift_reg_reg[15], Net: shift_reg_reg_n_0_[15]
			Port: deserializer_inst_b/shift_reg_reg[15], Net: i_rst_IBUF
	deserializer_inst_b/shift_reg[0]_i_1__1, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst_b/shift_reg[0]_i_1__1, Net: state[1]
			Port: deserializer_inst_b/shift_reg[0]_i_1__1, Net: shift_reg_reg_n_0_[1]
			Port: deserializer_inst_b/shift_reg[0]_i_1__1, Net: shift_reg[0]_i_1__1_n_0
	deserializer_inst_b/shift_reg[10]_i_1__1, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst_b/shift_reg[10]_i_1__1, Net: state[1]
			Port: deserializer_inst_b/shift_reg[10]_i_1__1, Net: shift_reg_reg_n_0_[11]
			Port: deserializer_inst_b/shift_reg[10]_i_1__1, Net: shift_reg[10]_i_1__1_n_0
	deserializer_inst_b/ov_dout_reg[15], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_b/ov_dout_reg[15], Net: i_clk_IBUF
			Port: deserializer_inst_b/ov_dout_reg[15], Net: ov_dout[15]_i_1__0_n_0
			Port: deserializer_inst_b/ov_dout_reg[15], Net: shift_reg_reg_n_0_[15]
			Port: deserializer_inst_b/ov_dout_reg[15], Net: Q[15]
			Port: deserializer_inst_b/ov_dout_reg[15], Net: <const0>
	deserializer_inst_b/shift_reg_reg[11], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_b/shift_reg_reg[11], Net: i_clk_IBUF
			Port: deserializer_inst_b/shift_reg_reg[11], Net: shift_reg[15]_i_1__0_n_0
			Port: deserializer_inst_b/shift_reg_reg[11], Net: shift_reg[11]_i_1__1_n_0
			Port: deserializer_inst_b/shift_reg_reg[11], Net: shift_reg_reg_n_0_[11]
			Port: deserializer_inst_b/shift_reg_reg[11], Net: i_rst_IBUF
	deserializer_inst_b/ov_dout_reg[8], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_b/ov_dout_reg[8], Net: i_clk_IBUF
			Port: deserializer_inst_b/ov_dout_reg[8], Net: ov_dout[15]_i_1__0_n_0
			Port: deserializer_inst_b/ov_dout_reg[8], Net: shift_reg_reg_n_0_[8]
			Port: deserializer_inst_b/ov_dout_reg[8], Net: Q[8]
			Port: deserializer_inst_b/ov_dout_reg[8], Net: <const0>
	deserializer_inst_b/ov_dout_reg[11], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_b/ov_dout_reg[11], Net: i_clk_IBUF
			Port: deserializer_inst_b/ov_dout_reg[11], Net: ov_dout[15]_i_1__0_n_0
			Port: deserializer_inst_b/ov_dout_reg[11], Net: shift_reg_reg_n_0_[11]
			Port: deserializer_inst_b/ov_dout_reg[11], Net: Q[11]
			Port: deserializer_inst_b/ov_dout_reg[11], Net: <const0>
	deserializer_inst_b/counter_reg[3], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_b/counter_reg[3], Net: i_clk_IBUF
			Port: deserializer_inst_b/counter_reg[3], Net: counter[4]_i_1__1_n_0
			Port: deserializer_inst_b/counter_reg[3], Net: counter[3]_i_1__0_n_0
			Port: deserializer_inst_b/counter_reg[3], Net: counter_reg_n_0_[3]
			Port: deserializer_inst_b/counter_reg[3], Net: i_rst_IBUF
	deserializer_inst_b/shift_reg[2]_i_1__1, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst_b/shift_reg[2]_i_1__1, Net: state[1]
			Port: deserializer_inst_b/shift_reg[2]_i_1__1, Net: shift_reg_reg_n_0_[3]
			Port: deserializer_inst_b/shift_reg[2]_i_1__1, Net: shift_reg[2]_i_1__1_n_0
	deserializer_inst_b/ov_dout_reg[4], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_b/ov_dout_reg[4], Net: i_clk_IBUF
			Port: deserializer_inst_b/ov_dout_reg[4], Net: ov_dout[15]_i_1__0_n_0
			Port: deserializer_inst_b/ov_dout_reg[4], Net: shift_reg_reg_n_0_[4]
			Port: deserializer_inst_b/ov_dout_reg[4], Net: Q[4]
			Port: deserializer_inst_b/ov_dout_reg[4], Net: <const0>
	deserializer_inst_b/FSM_sequential_state_reg[1], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_b/FSM_sequential_state_reg[1], Net: i_clk_IBUF
			Port: deserializer_inst_b/FSM_sequential_state_reg[1], Net: i_en_IBUF
			Port: deserializer_inst_b/FSM_sequential_state_reg[1], Net: next_state[1]
			Port: deserializer_inst_b/FSM_sequential_state_reg[1], Net: state[1]
			Port: deserializer_inst_b/FSM_sequential_state_reg[1], Net: i_rst_IBUF
	deserializer_inst_a/FSM_sequential_state[0]_i_1__0, LUT5
		EDIFHierPortInsts... (6)
			Port: deserializer_inst_a/FSM_sequential_state[0]_i_1__0, Net: ser_ready
			Port: deserializer_inst_a/FSM_sequential_state[0]_i_1__0, Net: state[1]
			Port: deserializer_inst_a/FSM_sequential_state[0]_i_1__0, Net: i_valid_IBUF
			Port: deserializer_inst_a/FSM_sequential_state[0]_i_1__0, Net: state[0]
			Port: deserializer_inst_a/FSM_sequential_state[0]_i_1__0, Net: FSM_sequential_state[0]_i_2_n_0
			Port: deserializer_inst_a/FSM_sequential_state[0]_i_1__0, Net: next_state[0]
	deserializer_inst_a/shift_reg_reg[1], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_a/shift_reg_reg[1], Net: i_clk_IBUF
			Port: deserializer_inst_a/shift_reg_reg[1], Net: shift_reg[15]_i_1_n_0
			Port: deserializer_inst_a/shift_reg_reg[1], Net: shift_reg0_in[1]
			Port: deserializer_inst_a/shift_reg_reg[1], Net: shift_reg_reg_n_0_[1]
			Port: deserializer_inst_a/shift_reg_reg[1], Net: i_rst_IBUF
	deserializer_inst_a/shift_reg[4]_i_1__0, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst_a/shift_reg[4]_i_1__0, Net: state[1]
			Port: deserializer_inst_a/shift_reg[4]_i_1__0, Net: shift_reg_reg_n_0_[5]
			Port: deserializer_inst_a/shift_reg[4]_i_1__0, Net: shift_reg0_in[4]
	deserializer_inst_a/counter[3]_i_1, LUT5
		EDIFHierPortInsts... (6)
			Port: deserializer_inst_a/counter[3]_i_1, Net: counter_reg_n_0_[1]
			Port: deserializer_inst_a/counter[3]_i_1, Net: counter_reg_n_0_[0]
			Port: deserializer_inst_a/counter[3]_i_1, Net: counter_reg_n_0_[2]
			Port: deserializer_inst_a/counter[3]_i_1, Net: counter[4]_i_3_n_0
			Port: deserializer_inst_a/counter[3]_i_1, Net: counter_reg_n_0_[3]
			Port: deserializer_inst_a/counter[3]_i_1, Net: counter[3]
	deserializer_inst_a/o_dout_valid_reg, FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_a/o_dout_valid_reg, Net: i_clk_IBUF
			Port: deserializer_inst_a/o_dout_valid_reg, Net: <const1>
			Port: deserializer_inst_a/o_dout_valid_reg, Net: o_dout_valid_i_1__1_n_0
			Port: deserializer_inst_a/o_dout_valid_reg, Net: o_dout_valid_reg_n_0
			Port: deserializer_inst_a/o_dout_valid_reg, Net: o_dout_valid
	deserializer_inst_a/shift_reg[6]_i_1__0, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst_a/shift_reg[6]_i_1__0, Net: state[1]
			Port: deserializer_inst_a/shift_reg[6]_i_1__0, Net: shift_reg_reg_n_0_[7]
			Port: deserializer_inst_a/shift_reg[6]_i_1__0, Net: shift_reg0_in[6]
	deserializer_inst_a/shift_reg_reg[9], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_a/shift_reg_reg[9], Net: i_clk_IBUF
			Port: deserializer_inst_a/shift_reg_reg[9], Net: shift_reg[15]_i_1_n_0
			Port: deserializer_inst_a/shift_reg_reg[9], Net: shift_reg0_in[9]
			Port: deserializer_inst_a/shift_reg_reg[9], Net: shift_reg_reg_n_0_[9]
			Port: deserializer_inst_a/shift_reg_reg[9], Net: i_rst_IBUF
	deserializer_inst_a/o_ready_i_1__0, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst_a/o_ready_i_1__0, Net: state[0]
			Port: deserializer_inst_a/o_ready_i_1__0, Net: state[1]
			Port: deserializer_inst_a/o_ready_i_1__0, Net: o_ready_i_1__0_n_0
	deserializer_inst_a/shift_reg_reg[5], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_a/shift_reg_reg[5], Net: i_clk_IBUF
			Port: deserializer_inst_a/shift_reg_reg[5], Net: shift_reg[15]_i_1_n_0
			Port: deserializer_inst_a/shift_reg_reg[5], Net: shift_reg0_in[5]
			Port: deserializer_inst_a/shift_reg_reg[5], Net: shift_reg_reg_n_0_[5]
			Port: deserializer_inst_a/shift_reg_reg[5], Net: i_rst_IBUF
	deserializer_inst_a/counter[4]_i_2, LUT5
		EDIFHierPortInsts... (6)
			Port: deserializer_inst_a/counter[4]_i_2, Net: counter_reg_n_0_[3]
			Port: deserializer_inst_a/counter[4]_i_2, Net: counter[4]_i_3_n_0
			Port: deserializer_inst_a/counter[4]_i_2, Net: counter_reg_n_0_[2]
			Port: deserializer_inst_a/counter[4]_i_2, Net: counter_reg_n_0_[0]
			Port: deserializer_inst_a/counter[4]_i_2, Net: counter_reg_n_0_[1]
			Port: deserializer_inst_a/counter[4]_i_2, Net: counter[4]
	deserializer_inst_a/counter[4]_i_3, LUT3
		EDIFHierPortInsts... (4)
			Port: deserializer_inst_a/counter[4]_i_3, Net: state[1]
			Port: deserializer_inst_a/counter[4]_i_3, Net: i_valid_IBUF
			Port: deserializer_inst_a/counter[4]_i_3, Net: counter_reg_n_0_[4]
			Port: deserializer_inst_a/counter[4]_i_3, Net: counter[4]_i_3_n_0
	deserializer_inst_a/ov_dout_reg[14], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_a/ov_dout_reg[14], Net: i_clk_IBUF
			Port: deserializer_inst_a/ov_dout_reg[14], Net: ov_dout
			Port: deserializer_inst_a/ov_dout_reg[14], Net: shift_reg_reg_n_0_[14]
			Port: deserializer_inst_a/ov_dout_reg[14], Net: Q[14]
			Port: deserializer_inst_a/ov_dout_reg[14], Net: <const0>
	deserializer_inst_a/shift_reg_reg[12], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_a/shift_reg_reg[12], Net: i_clk_IBUF
			Port: deserializer_inst_a/shift_reg_reg[12], Net: shift_reg[15]_i_1_n_0
			Port: deserializer_inst_a/shift_reg_reg[12], Net: shift_reg0_in[12]
			Port: deserializer_inst_a/shift_reg_reg[12], Net: shift_reg_reg_n_0_[12]
			Port: deserializer_inst_a/shift_reg_reg[12], Net: i_rst_IBUF
	deserializer_inst_a/counter_reg[0], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_a/counter_reg[0], Net: i_clk_IBUF
			Port: deserializer_inst_a/counter_reg[0], Net: counter[4]_i_1__0_n_0
			Port: deserializer_inst_a/counter_reg[0], Net: counter[0]
			Port: deserializer_inst_a/counter_reg[0], Net: counter_reg_n_0_[0]
			Port: deserializer_inst_a/counter_reg[0], Net: i_rst_IBUF
	deserializer_inst_a/ov_dout_reg[10], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_a/ov_dout_reg[10], Net: i_clk_IBUF
			Port: deserializer_inst_a/ov_dout_reg[10], Net: ov_dout
			Port: deserializer_inst_a/ov_dout_reg[10], Net: shift_reg_reg_n_0_[10]
			Port: deserializer_inst_a/ov_dout_reg[10], Net: Q[10]
			Port: deserializer_inst_a/ov_dout_reg[10], Net: <const0>
	deserializer_inst_a/ov_dout_reg[7], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_a/ov_dout_reg[7], Net: i_clk_IBUF
			Port: deserializer_inst_a/ov_dout_reg[7], Net: ov_dout
			Port: deserializer_inst_a/ov_dout_reg[7], Net: shift_reg_reg_n_0_[7]
			Port: deserializer_inst_a/ov_dout_reg[7], Net: Q[7]
			Port: deserializer_inst_a/ov_dout_reg[7], Net: <const0>
	deserializer_inst_a/shift_reg[15]_i_1, LUT5
		EDIFHierPortInsts... (6)
			Port: deserializer_inst_a/shift_reg[15]_i_1, Net: state[0]
			Port: deserializer_inst_a/shift_reg[15]_i_1, Net: i_en_IBUF
			Port: deserializer_inst_a/shift_reg[15]_i_1, Net: state[1]
			Port: deserializer_inst_a/shift_reg[15]_i_1, Net: counter_reg_n_0_[4]
			Port: deserializer_inst_a/shift_reg[15]_i_1, Net: i_valid_IBUF
			Port: deserializer_inst_a/shift_reg[15]_i_1, Net: shift_reg[15]_i_1_n_0
	deserializer_inst_a/counter_reg[4], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_a/counter_reg[4], Net: i_clk_IBUF
			Port: deserializer_inst_a/counter_reg[4], Net: counter[4]_i_1__0_n_0
			Port: deserializer_inst_a/counter_reg[4], Net: counter[4]
			Port: deserializer_inst_a/counter_reg[4], Net: counter_reg_n_0_[4]
			Port: deserializer_inst_a/counter_reg[4], Net: i_rst_IBUF
	deserializer_inst_a/o_ready_i_1, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst_a/o_ready_i_1, Net: i_rst_IBUF
			Port: deserializer_inst_a/o_ready_i_1, Net: i_en_IBUF
			Port: deserializer_inst_a/o_ready_i_1, Net: o_dout_valid
	deserializer_inst_a/ov_dout_reg[3], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_a/ov_dout_reg[3], Net: i_clk_IBUF
			Port: deserializer_inst_a/ov_dout_reg[3], Net: ov_dout
			Port: deserializer_inst_a/ov_dout_reg[3], Net: shift_reg_reg_n_0_[3]
			Port: deserializer_inst_a/ov_dout_reg[3], Net: Q[3]
			Port: deserializer_inst_a/ov_dout_reg[3], Net: <const0>
	deserializer_inst_a/shift_reg[8]_i_1__0, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst_a/shift_reg[8]_i_1__0, Net: state[1]
			Port: deserializer_inst_a/shift_reg[8]_i_1__0, Net: shift_reg_reg_n_0_[9]
			Port: deserializer_inst_a/shift_reg[8]_i_1__0, Net: shift_reg0_in[8]
	deserializer_inst_a/shift_reg_reg[4], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_a/shift_reg_reg[4], Net: i_clk_IBUF
			Port: deserializer_inst_a/shift_reg_reg[4], Net: shift_reg[15]_i_1_n_0
			Port: deserializer_inst_a/shift_reg_reg[4], Net: shift_reg0_in[4]
			Port: deserializer_inst_a/shift_reg_reg[4], Net: shift_reg_reg_n_0_[4]
			Port: deserializer_inst_a/shift_reg_reg[4], Net: i_rst_IBUF
	deserializer_inst_a/shift_reg_reg[0], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_a/shift_reg_reg[0], Net: i_clk_IBUF
			Port: deserializer_inst_a/shift_reg_reg[0], Net: shift_reg[15]_i_1_n_0
			Port: deserializer_inst_a/shift_reg_reg[0], Net: shift_reg0_in[0]
			Port: deserializer_inst_a/shift_reg_reg[0], Net: shift_reg_reg_n_0_[0]
			Port: deserializer_inst_a/shift_reg_reg[0], Net: i_rst_IBUF
	deserializer_inst_a/shift_reg[13]_i_1__0, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst_a/shift_reg[13]_i_1__0, Net: state[1]
			Port: deserializer_inst_a/shift_reg[13]_i_1__0, Net: shift_reg_reg_n_0_[14]
			Port: deserializer_inst_a/shift_reg[13]_i_1__0, Net: shift_reg0_in[13]
	deserializer_inst_a/shift_reg[11]_i_1__0, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst_a/shift_reg[11]_i_1__0, Net: state[1]
			Port: deserializer_inst_a/shift_reg[11]_i_1__0, Net: shift_reg_reg_n_0_[12]
			Port: deserializer_inst_a/shift_reg[11]_i_1__0, Net: shift_reg0_in[11]
	deserializer_inst_a/ov_dout[15]_i_1, LUT6
		EDIFHierPortInsts... (7)
			Port: deserializer_inst_a/ov_dout[15]_i_1, Net: state[0]
			Port: deserializer_inst_a/ov_dout[15]_i_1, Net: i_rst_IBUF
			Port: deserializer_inst_a/ov_dout[15]_i_1, Net: i_en_IBUF
			Port: deserializer_inst_a/ov_dout[15]_i_1, Net: state[1]
			Port: deserializer_inst_a/ov_dout[15]_i_1, Net: counter_reg_n_0_[4]
			Port: deserializer_inst_a/ov_dout[15]_i_1, Net: i_valid_IBUF
			Port: deserializer_inst_a/ov_dout[15]_i_1, Net: ov_dout
	deserializer_inst_a/shift_reg_reg[8], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_a/shift_reg_reg[8], Net: i_clk_IBUF
			Port: deserializer_inst_a/shift_reg_reg[8], Net: shift_reg[15]_i_1_n_0
			Port: deserializer_inst_a/shift_reg_reg[8], Net: shift_reg0_in[8]
			Port: deserializer_inst_a/shift_reg_reg[8], Net: shift_reg_reg_n_0_[8]
			Port: deserializer_inst_a/shift_reg_reg[8], Net: i_rst_IBUF
	deserializer_inst_a/counter[2]_i_1, LUT6
		EDIFHierPortInsts... (7)
			Port: deserializer_inst_a/counter[2]_i_1, Net: state[1]
			Port: deserializer_inst_a/counter[2]_i_1, Net: i_valid_IBUF
			Port: deserializer_inst_a/counter[2]_i_1, Net: counter_reg_n_0_[4]
			Port: deserializer_inst_a/counter[2]_i_1, Net: counter_reg_n_0_[1]
			Port: deserializer_inst_a/counter[2]_i_1, Net: counter_reg_n_0_[0]
			Port: deserializer_inst_a/counter[2]_i_1, Net: counter_reg_n_0_[2]
			Port: deserializer_inst_a/counter[2]_i_1, Net: counter[2]
	deserializer_inst_a/shift_reg[1]_i_1__0, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst_a/shift_reg[1]_i_1__0, Net: state[1]
			Port: deserializer_inst_a/shift_reg[1]_i_1__0, Net: shift_reg_reg_n_0_[2]
			Port: deserializer_inst_a/shift_reg[1]_i_1__0, Net: shift_reg0_in[1]
	deserializer_inst_a/ov_dout_reg[13], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_a/ov_dout_reg[13], Net: i_clk_IBUF
			Port: deserializer_inst_a/ov_dout_reg[13], Net: ov_dout
			Port: deserializer_inst_a/ov_dout_reg[13], Net: shift_reg_reg_n_0_[13]
			Port: deserializer_inst_a/ov_dout_reg[13], Net: Q[13]
			Port: deserializer_inst_a/ov_dout_reg[13], Net: <const0>
	deserializer_inst_a/shift_reg_reg[13], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_a/shift_reg_reg[13], Net: i_clk_IBUF
			Port: deserializer_inst_a/shift_reg_reg[13], Net: shift_reg[15]_i_1_n_0
			Port: deserializer_inst_a/shift_reg_reg[13], Net: shift_reg0_in[13]
			Port: deserializer_inst_a/shift_reg_reg[13], Net: shift_reg_reg_n_0_[13]
			Port: deserializer_inst_a/shift_reg_reg[13], Net: i_rst_IBUF
	deserializer_inst_a/VCC, VCC
		EDIFHierPortInsts... (1)
			Port: deserializer_inst_a/VCC, Net: <const1>
	deserializer_inst_a/counter_reg[1], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_a/counter_reg[1], Net: i_clk_IBUF
			Port: deserializer_inst_a/counter_reg[1], Net: counter[4]_i_1__0_n_0
			Port: deserializer_inst_a/counter_reg[1], Net: counter[1]
			Port: deserializer_inst_a/counter_reg[1], Net: counter_reg_n_0_[1]
			Port: deserializer_inst_a/counter_reg[1], Net: i_rst_IBUF
	deserializer_inst_a/shift_reg[3]_i_1__0, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst_a/shift_reg[3]_i_1__0, Net: state[1]
			Port: deserializer_inst_a/shift_reg[3]_i_1__0, Net: shift_reg_reg_n_0_[4]
			Port: deserializer_inst_a/shift_reg[3]_i_1__0, Net: shift_reg0_in[3]
	deserializer_inst_a/FSM_sequential_state[0]_i_2, LUT6
		EDIFHierPortInsts... (7)
			Port: deserializer_inst_a/FSM_sequential_state[0]_i_2, Net: counter_reg_n_0_[2]
			Port: deserializer_inst_a/FSM_sequential_state[0]_i_2, Net: counter_reg_n_0_[3]
			Port: deserializer_inst_a/FSM_sequential_state[0]_i_2, Net: counter_reg_n_0_[0]
			Port: deserializer_inst_a/FSM_sequential_state[0]_i_2, Net: counter_reg_n_0_[1]
			Port: deserializer_inst_a/FSM_sequential_state[0]_i_2, Net: state[1]
			Port: deserializer_inst_a/FSM_sequential_state[0]_i_2, Net: counter_reg_n_0_[4]
			Port: deserializer_inst_a/FSM_sequential_state[0]_i_2, Net: FSM_sequential_state[0]_i_2_n_0
	deserializer_inst_a/ov_dout_reg[6], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_a/ov_dout_reg[6], Net: i_clk_IBUF
			Port: deserializer_inst_a/ov_dout_reg[6], Net: ov_dout
			Port: deserializer_inst_a/ov_dout_reg[6], Net: shift_reg_reg_n_0_[6]
			Port: deserializer_inst_a/ov_dout_reg[6], Net: Q[6]
			Port: deserializer_inst_a/ov_dout_reg[6], Net: <const0>
	deserializer_inst_a/shift_reg[15]_i_2__0, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst_a/shift_reg[15]_i_2__0, Net: state[1]
			Port: deserializer_inst_a/shift_reg[15]_i_2__0, Net: i_din_a_IBUF
			Port: deserializer_inst_a/shift_reg[15]_i_2__0, Net: shift_reg0_in[15]
	deserializer_inst_a/FSM_sequential_state[1]_i_1__0, LUT3
		EDIFHierPortInsts... (4)
			Port: deserializer_inst_a/FSM_sequential_state[1]_i_1__0, Net: ser_ready
			Port: deserializer_inst_a/FSM_sequential_state[1]_i_1__0, Net: state[1]
			Port: deserializer_inst_a/FSM_sequential_state[1]_i_1__0, Net: state[0]
			Port: deserializer_inst_a/FSM_sequential_state[1]_i_1__0, Net: next_state[1]
	deserializer_inst_a/GND, GND
		EDIFHierPortInsts... (1)
			Port: deserializer_inst_a/GND, Net: <const0>
	deserializer_inst_a/ov_dout_reg[2], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_a/ov_dout_reg[2], Net: i_clk_IBUF
			Port: deserializer_inst_a/ov_dout_reg[2], Net: ov_dout
			Port: deserializer_inst_a/ov_dout_reg[2], Net: shift_reg_reg_n_0_[2]
			Port: deserializer_inst_a/ov_dout_reg[2], Net: Q[2]
			Port: deserializer_inst_a/ov_dout_reg[2], Net: <const0>
	deserializer_inst_a/ov_dout_reg[1], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_a/ov_dout_reg[1], Net: i_clk_IBUF
			Port: deserializer_inst_a/ov_dout_reg[1], Net: ov_dout
			Port: deserializer_inst_a/ov_dout_reg[1], Net: shift_reg_reg_n_0_[1]
			Port: deserializer_inst_a/ov_dout_reg[1], Net: Q[1]
			Port: deserializer_inst_a/ov_dout_reg[1], Net: <const0>
	deserializer_inst_a/shift_reg[5]_i_1__0, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst_a/shift_reg[5]_i_1__0, Net: state[1]
			Port: deserializer_inst_a/shift_reg[5]_i_1__0, Net: shift_reg_reg_n_0_[6]
			Port: deserializer_inst_a/shift_reg[5]_i_1__0, Net: shift_reg0_in[5]
	deserializer_inst_a/shift_reg_reg[3], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_a/shift_reg_reg[3], Net: i_clk_IBUF
			Port: deserializer_inst_a/shift_reg_reg[3], Net: shift_reg[15]_i_1_n_0
			Port: deserializer_inst_a/shift_reg_reg[3], Net: shift_reg0_in[3]
			Port: deserializer_inst_a/shift_reg_reg[3], Net: shift_reg_reg_n_0_[3]
			Port: deserializer_inst_a/shift_reg_reg[3], Net: i_rst_IBUF
	deserializer_inst_a/counter[0]_i_1, LUT4
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_a/counter[0]_i_1, Net: counter_reg_n_0_[4]
			Port: deserializer_inst_a/counter[0]_i_1, Net: i_valid_IBUF
			Port: deserializer_inst_a/counter[0]_i_1, Net: state[1]
			Port: deserializer_inst_a/counter[0]_i_1, Net: counter_reg_n_0_[0]
			Port: deserializer_inst_a/counter[0]_i_1, Net: counter[0]
	deserializer_inst_a/shift_reg_reg[7], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_a/shift_reg_reg[7], Net: i_clk_IBUF
			Port: deserializer_inst_a/shift_reg_reg[7], Net: shift_reg[15]_i_1_n_0
			Port: deserializer_inst_a/shift_reg_reg[7], Net: shift_reg0_in[7]
			Port: deserializer_inst_a/shift_reg_reg[7], Net: shift_reg_reg_n_0_[7]
			Port: deserializer_inst_a/shift_reg_reg[7], Net: i_rst_IBUF
	deserializer_inst_a/counter[1]_i_1, LUT5
		EDIFHierPortInsts... (6)
			Port: deserializer_inst_a/counter[1]_i_1, Net: state[1]
			Port: deserializer_inst_a/counter[1]_i_1, Net: i_valid_IBUF
			Port: deserializer_inst_a/counter[1]_i_1, Net: counter_reg_n_0_[4]
			Port: deserializer_inst_a/counter[1]_i_1, Net: counter_reg_n_0_[0]
			Port: deserializer_inst_a/counter[1]_i_1, Net: counter_reg_n_0_[1]
			Port: deserializer_inst_a/counter[1]_i_1, Net: counter[1]
	deserializer_inst_a/shift_reg_reg[14], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_a/shift_reg_reg[14], Net: i_clk_IBUF
			Port: deserializer_inst_a/shift_reg_reg[14], Net: shift_reg[15]_i_1_n_0
			Port: deserializer_inst_a/shift_reg_reg[14], Net: shift_reg0_in[14]
			Port: deserializer_inst_a/shift_reg_reg[14], Net: shift_reg_reg_n_0_[14]
			Port: deserializer_inst_a/shift_reg_reg[14], Net: i_rst_IBUF
	deserializer_inst_a/o_ready_OBUF_inst_i_1, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst_a/o_ready_OBUF_inst_i_1, Net: o_ready_reg_n_0
			Port: deserializer_inst_a/o_ready_OBUF_inst_i_1, Net: o_ready
			Port: deserializer_inst_a/o_ready_OBUF_inst_i_1, Net: o_ready_OBUF
	deserializer_inst_a/shift_reg[9]_i_1__0, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst_a/shift_reg[9]_i_1__0, Net: state[1]
			Port: deserializer_inst_a/shift_reg[9]_i_1__0, Net: shift_reg_reg_n_0_[10]
			Port: deserializer_inst_a/shift_reg[9]_i_1__0, Net: shift_reg0_in[9]
	deserializer_inst_a/shift_reg_reg[10], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_a/shift_reg_reg[10], Net: i_clk_IBUF
			Port: deserializer_inst_a/shift_reg_reg[10], Net: shift_reg[15]_i_1_n_0
			Port: deserializer_inst_a/shift_reg_reg[10], Net: shift_reg0_in[10]
			Port: deserializer_inst_a/shift_reg_reg[10], Net: shift_reg_reg_n_0_[10]
			Port: deserializer_inst_a/shift_reg_reg[10], Net: i_rst_IBUF
	deserializer_inst_a/ov_dout_reg[9], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_a/ov_dout_reg[9], Net: i_clk_IBUF
			Port: deserializer_inst_a/ov_dout_reg[9], Net: ov_dout
			Port: deserializer_inst_a/ov_dout_reg[9], Net: shift_reg_reg_n_0_[9]
			Port: deserializer_inst_a/ov_dout_reg[9], Net: Q[9]
			Port: deserializer_inst_a/ov_dout_reg[9], Net: <const0>
	deserializer_inst_a/o_ready_reg, FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_a/o_ready_reg, Net: i_clk_IBUF
			Port: deserializer_inst_a/o_ready_reg, Net: <const1>
			Port: deserializer_inst_a/o_ready_reg, Net: o_ready_i_1__0_n_0
			Port: deserializer_inst_a/o_ready_reg, Net: o_ready_reg_n_0
			Port: deserializer_inst_a/o_ready_reg, Net: o_dout_valid
	deserializer_inst_a/counter_reg[2], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_a/counter_reg[2], Net: i_clk_IBUF
			Port: deserializer_inst_a/counter_reg[2], Net: counter[4]_i_1__0_n_0
			Port: deserializer_inst_a/counter_reg[2], Net: counter[2]
			Port: deserializer_inst_a/counter_reg[2], Net: counter_reg_n_0_[2]
			Port: deserializer_inst_a/counter_reg[2], Net: i_rst_IBUF
	deserializer_inst_a/des_o_valid_i_1, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst_a/des_o_valid_i_1, Net: o_dout_valid_reg_n_0
			Port: deserializer_inst_a/des_o_valid_i_1, Net: des_o_valid_reg
			Port: deserializer_inst_a/des_o_valid_i_1, Net: des_o_valid0
	deserializer_inst_a/shift_reg[7]_i_1__0, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst_a/shift_reg[7]_i_1__0, Net: state[1]
			Port: deserializer_inst_a/shift_reg[7]_i_1__0, Net: shift_reg_reg_n_0_[8]
			Port: deserializer_inst_a/shift_reg[7]_i_1__0, Net: shift_reg0_in[7]
	deserializer_inst_a/ov_dout_reg[12], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_a/ov_dout_reg[12], Net: i_clk_IBUF
			Port: deserializer_inst_a/ov_dout_reg[12], Net: ov_dout
			Port: deserializer_inst_a/ov_dout_reg[12], Net: shift_reg_reg_n_0_[12]
			Port: deserializer_inst_a/ov_dout_reg[12], Net: Q[12]
			Port: deserializer_inst_a/ov_dout_reg[12], Net: <const0>
	deserializer_inst_a/ov_dout_reg[5], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_a/ov_dout_reg[5], Net: i_clk_IBUF
			Port: deserializer_inst_a/ov_dout_reg[5], Net: ov_dout
			Port: deserializer_inst_a/ov_dout_reg[5], Net: shift_reg_reg_n_0_[5]
			Port: deserializer_inst_a/ov_dout_reg[5], Net: Q[5]
			Port: deserializer_inst_a/ov_dout_reg[5], Net: <const0>
	deserializer_inst_a/shift_reg[14]_i_1__0, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst_a/shift_reg[14]_i_1__0, Net: state[1]
			Port: deserializer_inst_a/shift_reg[14]_i_1__0, Net: shift_reg_reg_n_0_[15]
			Port: deserializer_inst_a/shift_reg[14]_i_1__0, Net: shift_reg0_in[14]
	deserializer_inst_a/FSM_sequential_state_reg[0], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_a/FSM_sequential_state_reg[0], Net: i_clk_IBUF
			Port: deserializer_inst_a/FSM_sequential_state_reg[0], Net: i_en_IBUF
			Port: deserializer_inst_a/FSM_sequential_state_reg[0], Net: next_state[0]
			Port: deserializer_inst_a/FSM_sequential_state_reg[0], Net: state[0]
			Port: deserializer_inst_a/FSM_sequential_state_reg[0], Net: i_rst_IBUF
	deserializer_inst_a/o_dout_valid_i_1__1, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst_a/o_dout_valid_i_1__1, Net: state[0]
			Port: deserializer_inst_a/o_dout_valid_i_1__1, Net: state[1]
			Port: deserializer_inst_a/o_dout_valid_i_1__1, Net: o_dout_valid_i_1__1_n_0
	deserializer_inst_a/ov_dout_reg[0], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_a/ov_dout_reg[0], Net: i_clk_IBUF
			Port: deserializer_inst_a/ov_dout_reg[0], Net: ov_dout
			Port: deserializer_inst_a/ov_dout_reg[0], Net: shift_reg_reg_n_0_[0]
			Port: deserializer_inst_a/ov_dout_reg[0], Net: Q[0]
			Port: deserializer_inst_a/ov_dout_reg[0], Net: <const0>
	deserializer_inst_a/shift_reg_reg[2], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_a/shift_reg_reg[2], Net: i_clk_IBUF
			Port: deserializer_inst_a/shift_reg_reg[2], Net: shift_reg[15]_i_1_n_0
			Port: deserializer_inst_a/shift_reg_reg[2], Net: shift_reg0_in[2]
			Port: deserializer_inst_a/shift_reg_reg[2], Net: shift_reg_reg_n_0_[2]
			Port: deserializer_inst_a/shift_reg_reg[2], Net: i_rst_IBUF
	deserializer_inst_a/counter[4]_i_1__0, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst_a/counter[4]_i_1__0, Net: i_en_IBUF
			Port: deserializer_inst_a/counter[4]_i_1__0, Net: state[0]
			Port: deserializer_inst_a/counter[4]_i_1__0, Net: counter[4]_i_1__0_n_0
	deserializer_inst_a/shift_reg[12]_i_1__0, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst_a/shift_reg[12]_i_1__0, Net: state[1]
			Port: deserializer_inst_a/shift_reg[12]_i_1__0, Net: shift_reg_reg_n_0_[13]
			Port: deserializer_inst_a/shift_reg[12]_i_1__0, Net: shift_reg0_in[12]
	deserializer_inst_a/shift_reg_reg[6], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_a/shift_reg_reg[6], Net: i_clk_IBUF
			Port: deserializer_inst_a/shift_reg_reg[6], Net: shift_reg[15]_i_1_n_0
			Port: deserializer_inst_a/shift_reg_reg[6], Net: shift_reg0_in[6]
			Port: deserializer_inst_a/shift_reg_reg[6], Net: shift_reg_reg_n_0_[6]
			Port: deserializer_inst_a/shift_reg_reg[6], Net: i_rst_IBUF
	deserializer_inst_a/shift_reg[0]_i_1__0, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst_a/shift_reg[0]_i_1__0, Net: state[1]
			Port: deserializer_inst_a/shift_reg[0]_i_1__0, Net: shift_reg_reg_n_0_[1]
			Port: deserializer_inst_a/shift_reg[0]_i_1__0, Net: shift_reg0_in[0]
	deserializer_inst_a/shift_reg_reg[15], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_a/shift_reg_reg[15], Net: i_clk_IBUF
			Port: deserializer_inst_a/shift_reg_reg[15], Net: shift_reg[15]_i_1_n_0
			Port: deserializer_inst_a/shift_reg_reg[15], Net: shift_reg0_in[15]
			Port: deserializer_inst_a/shift_reg_reg[15], Net: shift_reg_reg_n_0_[15]
			Port: deserializer_inst_a/shift_reg_reg[15], Net: i_rst_IBUF
	deserializer_inst_a/shift_reg[10]_i_1__0, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst_a/shift_reg[10]_i_1__0, Net: state[1]
			Port: deserializer_inst_a/shift_reg[10]_i_1__0, Net: shift_reg_reg_n_0_[11]
			Port: deserializer_inst_a/shift_reg[10]_i_1__0, Net: shift_reg0_in[10]
	deserializer_inst_a/ov_dout_reg[15], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_a/ov_dout_reg[15], Net: i_clk_IBUF
			Port: deserializer_inst_a/ov_dout_reg[15], Net: ov_dout
			Port: deserializer_inst_a/ov_dout_reg[15], Net: shift_reg_reg_n_0_[15]
			Port: deserializer_inst_a/ov_dout_reg[15], Net: Q[15]
			Port: deserializer_inst_a/ov_dout_reg[15], Net: <const0>
	deserializer_inst_a/shift_reg_reg[11], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_a/shift_reg_reg[11], Net: i_clk_IBUF
			Port: deserializer_inst_a/shift_reg_reg[11], Net: shift_reg[15]_i_1_n_0
			Port: deserializer_inst_a/shift_reg_reg[11], Net: shift_reg0_in[11]
			Port: deserializer_inst_a/shift_reg_reg[11], Net: shift_reg_reg_n_0_[11]
			Port: deserializer_inst_a/shift_reg_reg[11], Net: i_rst_IBUF
	deserializer_inst_a/ov_dout_reg[8], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_a/ov_dout_reg[8], Net: i_clk_IBUF
			Port: deserializer_inst_a/ov_dout_reg[8], Net: ov_dout
			Port: deserializer_inst_a/ov_dout_reg[8], Net: shift_reg_reg_n_0_[8]
			Port: deserializer_inst_a/ov_dout_reg[8], Net: Q[8]
			Port: deserializer_inst_a/ov_dout_reg[8], Net: <const0>
	deserializer_inst_a/ov_dout_reg[11], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_a/ov_dout_reg[11], Net: i_clk_IBUF
			Port: deserializer_inst_a/ov_dout_reg[11], Net: ov_dout
			Port: deserializer_inst_a/ov_dout_reg[11], Net: shift_reg_reg_n_0_[11]
			Port: deserializer_inst_a/ov_dout_reg[11], Net: Q[11]
			Port: deserializer_inst_a/ov_dout_reg[11], Net: <const0>
	deserializer_inst_a/counter_reg[3], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_a/counter_reg[3], Net: i_clk_IBUF
			Port: deserializer_inst_a/counter_reg[3], Net: counter[4]_i_1__0_n_0
			Port: deserializer_inst_a/counter_reg[3], Net: counter[3]
			Port: deserializer_inst_a/counter_reg[3], Net: counter_reg_n_0_[3]
			Port: deserializer_inst_a/counter_reg[3], Net: i_rst_IBUF
	deserializer_inst_a/ov_dout_reg[4], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_a/ov_dout_reg[4], Net: i_clk_IBUF
			Port: deserializer_inst_a/ov_dout_reg[4], Net: ov_dout
			Port: deserializer_inst_a/ov_dout_reg[4], Net: shift_reg_reg_n_0_[4]
			Port: deserializer_inst_a/ov_dout_reg[4], Net: Q[4]
			Port: deserializer_inst_a/ov_dout_reg[4], Net: <const0>
	deserializer_inst_a/FSM_sequential_state_reg[1], FDRE
		EDIFHierPortInsts... (5)
			Port: deserializer_inst_a/FSM_sequential_state_reg[1], Net: i_clk_IBUF
			Port: deserializer_inst_a/FSM_sequential_state_reg[1], Net: i_en_IBUF
			Port: deserializer_inst_a/FSM_sequential_state_reg[1], Net: next_state[1]
			Port: deserializer_inst_a/FSM_sequential_state_reg[1], Net: state[1]
			Port: deserializer_inst_a/FSM_sequential_state_reg[1], Net: i_rst_IBUF
	deserializer_inst_a/shift_reg[2]_i_1__0, LUT2
		EDIFHierPortInsts... (3)
			Port: deserializer_inst_a/shift_reg[2]_i_1__0, Net: state[1]
			Port: deserializer_inst_a/shift_reg[2]_i_1__0, Net: shift_reg_reg_n_0_[3]
			Port: deserializer_inst_a/shift_reg[2]_i_1__0, Net: shift_reg0_in[2]


	Found IBUF cell: i_ready_IBUF_inst
	Found OBUF cell: o_valid_OBUF_inst
	Found OBUF cell: o_sum_OBUF_inst
	Found IBUF cell: i_clk_IBUF_inst
	Found OBUF cell: o_ready_OBUF_inst
	Found IBUF cell: i_en_IBUF_inst
	Found IBUF cell: i_din_a_IBUF_inst
	Found IBUF cell: i_rst_IBUF_inst
	Found IBUF cell: i_din_b_IBUF_inst
	Found OBUF cell: o_cout_OBUF_inst
	Found IBUF cell: i_valid_IBUF_inst
	Found FDRE cell: des_o_valid_reg
	Found VCC cell: VCC
	Found GND cell: GND
	Found FDRE cell: shift_reg_reg[1]
	Found FDRE cell: o_dout_valid_reg
	Found FDRE cell: shift_reg_reg[9]
	Found LUT cell: shift_reg[1]_i_1
	Found LUT cell: o_ready_i_1__1
	Found FDRE cell: shift_reg_reg[5]
	Found LUT cell: counter[4]_i_1
	Found LUT cell: counter[0]_i_1__1
	Found FDRE cell: shift_reg_reg[12]
	Found LUT cell: shift_reg[8]_i_1
	Found FDRE cell: counter_reg[0]
	Found LUT cell: shift_reg[15]_i_2
	Found FDRE cell: counter_reg[4]
	Found LUT cell: shift_reg[2]_i_1
	Found LUT cell: shift_reg[3]_i_1
	Found FDRE cell: shift_reg_reg[4]
	Found LUT cell: shift_reg[9]_i_1
	Found FDRE cell: shift_reg_reg[0]
	Found LUT cell: counter[3]_i_1__1
	Found LUT cell: shift_reg[0]_i_1
	Found LUT cell: counter[1]_i_1__1
	Found FDRE cell: shift_reg_reg[8]
	Found LUT cell: shift_reg[6]_i_1
	Found LUT cell: shift_reg[13]_i_1
	Found FDRE cell: shift_reg_reg[13]
	Found LUT cell: shift_reg[10]_i_1
	Found FDRE cell: counter_reg[1]
	Found LUT cell: FSM_sequential_state[0]_i_1
	Found GND cell: GND
	Found LUT cell: FSM_sequential_state[1]_i_1__1
	Found FDRE cell: shift_reg_reg[3]
	Found LUT cell: counter[4]_i_2__1
	Found FDRE cell: shift_reg_reg[7]
	Found LUT cell: FSM_sequential_state[1]_i_2
	Found FDRE cell: shift_reg_reg[14]
	Found FDRE cell: shift_reg_reg[10]
	Found LUT cell: shift_reg[12]_i_1
	Found FDRE cell: o_ready_reg
	Found FDRE cell: counter_reg[2]
	Found LUT cell: o_dout_valid_i_1
	Found LUT cell: shift_reg[5]_i_1
	Found FDRE cell: FSM_sequential_state_reg[0]
	Found FDRE cell: shift_reg_reg[2]
	Found LUT cell: shift_reg[14]_i_1
	Found LUT cell: shift_reg[15]_i_1__1
	Found LUT cell: counter[2]_i_1__1
	Found LUT cell: shift_reg[11]_i_1
	Found FDRE cell: shift_reg_reg[6]
	Found FDRE cell: shift_reg_reg[15]
	Found FDRE cell: shift_reg_reg[11]
	Found LUT cell: shift_reg[4]_i_1
	Found FDRE cell: counter_reg[3]
	Found LUT cell: shift_reg[7]_i_1
	Found FDRE cell: FSM_sequential_state_reg[1]
	Found FDRE cell: b_reg[13]
	Found FDRE cell: b_reg[6]
	Found FDRE cell: b_reg[2]
	Found FDRE cell: a_reg[6]
	Found FDRE cell: a_reg[15]
	Found FDRE cell: a_reg[11]
	Found FDRE cell: ov_sum_reg[4]
	Found LUT cell: ov_sum[12]_i_2
	Found FDRE cell: ov_sum_reg[8]
	Found LUT cell: ov_sum[12]_i_1
	Found LUT cell: ov_sum[13]_i_1
	Found FDRE cell: ov_sum_reg[14]
	Found FDRE cell: a_reg[2]
	Found FDRE cell: ov_sum_reg[10]
	Found LUT cell: ov_sum[4]_i_2
	Found LUT cell: ov_sum[4]_i_1
	Found LUT cell: o_cout_i_5
	Found LUT cell: o_cout_i_4
	Found FDRE cell: a_reg[7]
	Found LUT cell: o_cout_i_3
	Found FDRE cell: b_reg[9]
	Found LUT cell: o_cout_i_2
	Found LUT cell: o_cout_i_8
	Found FDRE cell: a_reg[14]
	Found FDRE cell: a_reg[3]
	Found LUT cell: o_cout_i_7
	Found FDRE cell: b_reg[5]
	Found LUT cell: o_cout_i_6
	Found FDRE cell: a_reg[10]
	Found LUT cell: o_cout_i_1
	Found FDRE cell: b_reg[12]
	Found LUT cell: ov_sum[3]_i_1
	Found LUT cell: ov_sum[6]_i_2
	Found FDRE cell: ov_sum_reg[3]
	Found LUT cell: ov_sum[9]_i_1
	Found FDRE cell: ov_sum_reg[7]
	Found LUT cell: ov_sum[6]_i_1
	Found FDRE cell: ov_sum_reg[13]
	Found FDRE cell: b_reg[1]
	Found FDRE cell: b_reg[15]
	Found FDRE cell: b_reg[8]
	Found FDRE cell: a_reg[8]
	Found LUT cell: ov_sum[1]_i_1
	Found FDRE cell: a_reg[13]
	Found FDRE cell: b_reg[4]
	Found FDRE cell: a_reg[4]
	Found LUT cell: ov_sum[15]_i_1
	Found FDRE cell: b_reg[11]
	Found LUT cell: ov_sum[10]_i_1
	Found LUT cell: ov_sum[10]_i_2
	Found LUT cell: ov_sum[0]_i_1
	Found FDRE cell: ov_sum_reg[2]
	Found FDRE cell: ov_sum_reg[6]
	Found FDRE cell: ov_sum_reg[12]
	Found FDRE cell: b_reg[0]
	Found FDRE cell: a_reg[0]
	Found LUT cell: ov_sum[7]_i_1
	Found FDRE cell: a_reg[9]
	Found LUT cell: ov_sum[11]_i_1
	Found LUT cell: ov_sum[14]_i_2
	Found FDRE cell: b_reg[14]
	Found FDRE cell: b_reg[7]
	Found LUT cell: ov_sum[14]_i_1
	Found FDRE cell: a_reg[12]
	Found FDRE cell: a_reg[5]
	Found LUT cell: ov_sum[5]_i_1
	Found FDRE cell: b_reg[3]
	Found LUT cell: ov_sum[2]_i_1
	Found FDRE cell: o_cout_reg
	Found LUT cell: ov_sum[8]_i_2
	Found FDRE cell: ov_sum_reg[0]
	Found FDRE cell: b_reg[10]
	Found LUT cell: ov_sum[8]_i_1
	Found FDRE cell: ov_sum_reg[1]
	Found FDRE cell: ov_sum_reg[15]
	Found FDRE cell: ov_sum_reg[5]
	Found FDRE cell: a_reg[1]
	Found FDRE cell: ov_sum_reg[11]
	Found FDRE cell: ov_sum_reg[9]
	Found LUT cell: FSM_sequential_state[0]_i_1__1
	Found LUT cell: o_ready_i_2
	Found FDRE cell: shift_reg_reg[1]
	Found FDRE cell: o_dout_valid_reg
	Found LUT cell: shift_reg[6]_i_1__1
	Found LUT cell: shift_reg[4]_i_1__1
	Found FDRE cell: shift_reg_reg[9]
	Found FDRE cell: shift_reg_reg[5]
	Found LUT cell: counter[0]_i_1__0
	Found FDRE cell: ov_dout_reg[14]
	Found FDRE cell: shift_reg_reg[12]
	Found FDRE cell: counter_reg[0]
	Found FDRE cell: ov_dout_reg[10]
	Found LUT cell: shift_reg[8]_i_1__1
	Found FDRE cell: ov_dout_reg[7]
	Found LUT cell: shift_reg[15]_i_1__0
	Found FDRE cell: counter_reg[4]
	Found FDRE cell: ov_dout_reg[3]
	Found FDRE cell: shift_reg_reg[4]
	Found LUT cell: counter[3]_i_1__0
	Found FDRE cell: shift_reg_reg[0]
	Found LUT cell: shift_reg[13]_i_1__1
	Found LUT cell: FSM_sequential_state[0]_i_2__0
	Found LUT cell: counter[1]_i_1__0
	Found FDRE cell: shift_reg_reg[8]
	Found LUT cell: shift_reg[11]_i_1__1
	Found LUT cell: shift_reg[1]_i_1__1
	Found FDRE cell: ov_dout_reg[13]
	Found FDRE cell: shift_reg_reg[13]
	Found VCC cell: VCC
	Found LUT cell: shift_reg[3]_i_1__1
	Found FDRE cell: counter_reg[1]
	Found LUT cell: counter[4]_i_3__0
	Found LUT cell: shift_reg[15]_i_2__1
	Found FDRE cell: ov_dout_reg[6]
	Found GND cell: GND
	Found FDRE cell: ov_dout_reg[2]
	Found FDRE cell: ov_dout_reg[1]
	Found LUT cell: shift_reg[5]_i_1__1
	Found FDRE cell: shift_reg_reg[3]
	Found LUT cell: counter[4]_i_2__0
	Found LUT cell: ov_dout[15]_i_1__0
	Found FDRE cell: shift_reg_reg[7]
	Found FDRE cell: shift_reg_reg[14]
	Found LUT cell: shift_reg[9]_i_1__1
	Found LUT cell: FSM_sequential_state[1]_i_1
	Found FDRE cell: shift_reg_reg[10]
	Found FDRE cell: ov_dout_reg[9]
	Found FDRE cell: o_ready_reg
	Found FDRE cell: counter_reg[2]
	Found FDRE cell: ov_dout_reg[12]
	Found LUT cell: shift_reg[7]_i_1__1
	Found FDRE cell: ov_dout_reg[5]
	Found FDRE cell: FSM_sequential_state_reg[0]
	Found LUT cell: shift_reg[14]_i_1__1
	Found FDRE cell: ov_dout_reg[0]
	Found LUT cell: counter[4]_i_1__1
	Found LUT cell: o_dout_valid_i_1__0
	Found FDRE cell: shift_reg_reg[2]
	Found LUT cell: shift_reg[12]_i_1__1
	Found LUT cell: counter[2]_i_1__0
	Found FDRE cell: shift_reg_reg[6]
	Found FDRE cell: shift_reg_reg[15]
	Found LUT cell: shift_reg[0]_i_1__1
	Found LUT cell: shift_reg[10]_i_1__1
	Found FDRE cell: ov_dout_reg[15]
	Found FDRE cell: shift_reg_reg[11]
	Found FDRE cell: ov_dout_reg[8]
	Found FDRE cell: ov_dout_reg[11]
	Found FDRE cell: counter_reg[3]
	Found LUT cell: shift_reg[2]_i_1__1
	Found FDRE cell: ov_dout_reg[4]
	Found FDRE cell: FSM_sequential_state_reg[1]
	Found LUT cell: FSM_sequential_state[0]_i_1__0
	Found FDRE cell: shift_reg_reg[1]
	Found LUT cell: shift_reg[4]_i_1__0
	Found LUT cell: counter[3]_i_1
	Found FDRE cell: o_dout_valid_reg
	Found LUT cell: shift_reg[6]_i_1__0
	Found FDRE cell: shift_reg_reg[9]
	Found LUT cell: o_ready_i_1__0
	Found FDRE cell: shift_reg_reg[5]
	Found LUT cell: counter[4]_i_2
	Found LUT cell: counter[4]_i_3
	Found FDRE cell: ov_dout_reg[14]
	Found FDRE cell: shift_reg_reg[12]
	Found FDRE cell: counter_reg[0]
	Found FDRE cell: ov_dout_reg[10]
	Found FDRE cell: ov_dout_reg[7]
	Found LUT cell: shift_reg[15]_i_1
	Found FDRE cell: counter_reg[4]
	Found LUT cell: o_ready_i_1
	Found FDRE cell: ov_dout_reg[3]
	Found LUT cell: shift_reg[8]_i_1__0
	Found FDRE cell: shift_reg_reg[4]
	Found FDRE cell: shift_reg_reg[0]
	Found LUT cell: shift_reg[13]_i_1__0
	Found LUT cell: shift_reg[11]_i_1__0
	Found LUT cell: ov_dout[15]_i_1
	Found FDRE cell: shift_reg_reg[8]
	Found LUT cell: counter[2]_i_1
	Found LUT cell: shift_reg[1]_i_1__0
	Found FDRE cell: ov_dout_reg[13]
	Found FDRE cell: shift_reg_reg[13]
	Found VCC cell: VCC
	Found FDRE cell: counter_reg[1]
	Found LUT cell: shift_reg[3]_i_1__0
	Found LUT cell: FSM_sequential_state[0]_i_2
	Found FDRE cell: ov_dout_reg[6]
	Found LUT cell: shift_reg[15]_i_2__0
	Found LUT cell: FSM_sequential_state[1]_i_1__0
	Found GND cell: GND
	Found FDRE cell: ov_dout_reg[2]
	Found FDRE cell: ov_dout_reg[1]
	Found LUT cell: shift_reg[5]_i_1__0
	Found FDRE cell: shift_reg_reg[3]
	Found LUT cell: counter[0]_i_1
	Found FDRE cell: shift_reg_reg[7]
	Found LUT cell: counter[1]_i_1
	Found FDRE cell: shift_reg_reg[14]
	Found LUT cell: o_ready_OBUF_inst_i_1
	Found LUT cell: shift_reg[9]_i_1__0
	Found FDRE cell: shift_reg_reg[10]
	Found FDRE cell: ov_dout_reg[9]
	Found FDRE cell: o_ready_reg
	Found FDRE cell: counter_reg[2]
	Found LUT cell: des_o_valid_i_1
	Found LUT cell: shift_reg[7]_i_1__0
	Found FDRE cell: ov_dout_reg[12]
	Found FDRE cell: ov_dout_reg[5]
	Found LUT cell: shift_reg[14]_i_1__0
	Found FDRE cell: FSM_sequential_state_reg[0]
	Found LUT cell: o_dout_valid_i_1__1
	Found FDRE cell: ov_dout_reg[0]
	Found FDRE cell: shift_reg_reg[2]
	Found LUT cell: counter[4]_i_1__0
	Found LUT cell: shift_reg[12]_i_1__0
	Found FDRE cell: shift_reg_reg[6]
	Found LUT cell: shift_reg[0]_i_1__0
	Found FDRE cell: shift_reg_reg[15]
	Found LUT cell: shift_reg[10]_i_1__0
	Found FDRE cell: ov_dout_reg[15]
	Found FDRE cell: shift_reg_reg[11]
	Found FDRE cell: ov_dout_reg[8]
	Found FDRE cell: ov_dout_reg[11]
	Found FDRE cell: counter_reg[3]
	Found FDRE cell: ov_dout_reg[4]
	Found FDRE cell: FSM_sequential_state_reg[1]
	Found LUT cell: shift_reg[2]_i_1__0

Set of all Unique EDIF Cell Types... (10)
	OBUF
	FDRE
	LUT2
	VCC
	IBUF
	LUT6
	LUT5
	LUT4
	LUT3
	GND
Printing EDIFCells By Type...

IBUF Cells (7):
	Printing all EDIFCellInsts of type IBUF... (7)
		IBUF: i_ready_IBUF_inst
			i_ready_IBUF_inst/I
			i_ready_IBUF_inst/O
		IBUF: i_clk_IBUF_inst
			i_clk_IBUF_inst/I
			i_clk_IBUF_inst/O
		IBUF: i_en_IBUF_inst
			i_en_IBUF_inst/I
			i_en_IBUF_inst/O
		IBUF: i_din_a_IBUF_inst
			i_din_a_IBUF_inst/I
			i_din_a_IBUF_inst/O
		IBUF: i_rst_IBUF_inst
			i_rst_IBUF_inst/I
			i_rst_IBUF_inst/O
		IBUF: i_din_b_IBUF_inst
			i_din_b_IBUF_inst/I
			i_din_b_IBUF_inst/O
		IBUF: i_valid_IBUF_inst
			i_valid_IBUF_inst/I
			i_valid_IBUF_inst/O

OBUF Cells (4):
	Printing all EDIFCellInsts of type OBUF... (4)
		OBUF: o_valid_OBUF_inst
			o_valid_OBUF_inst/I
			o_valid_OBUF_inst/O
		OBUF: o_sum_OBUF_inst
			o_sum_OBUF_inst/I
			o_sum_OBUF_inst/O
		OBUF: o_ready_OBUF_inst
			o_ready_OBUF_inst/I
			o_ready_OBUF_inst/O
		OBUF: o_cout_OBUF_inst
			o_cout_OBUF_inst/I
			o_cout_OBUF_inst/O

VCC Cells (3):
	Printing all EDIFCellInsts of type VCC... (3)
		VCC: VCC
			VCC/P
		VCC: VCC
			VCC/P
		VCC: VCC
			VCC/P

GND Cells (4):
	Printing all EDIFCellInsts of type GND... (4)
		GND: GND
			GND/G
		GND: GND
			GND/G
		GND: GND
			GND/G
		GND: GND
			GND/G

CARRY4 Cells (0):

FDRE Cells (157):
	Printing all EDIFCellInsts of type FDRE... (157)
		FDRE: des_o_valid_reg
			des_o_valid_reg/C
			des_o_valid_reg/CE
			des_o_valid_reg/D
			des_o_valid_reg/Q
			des_o_valid_reg/R
		FDRE: shift_reg_reg[1]
			shift_reg_reg[1]/C
			shift_reg_reg[1]/CE
			shift_reg_reg[1]/D
			shift_reg_reg[1]/Q
			shift_reg_reg[1]/R
		FDRE: o_dout_valid_reg
			o_dout_valid_reg/C
			o_dout_valid_reg/CE
			o_dout_valid_reg/D
			o_dout_valid_reg/Q
			o_dout_valid_reg/R
		FDRE: shift_reg_reg[9]
			shift_reg_reg[9]/C
			shift_reg_reg[9]/CE
			shift_reg_reg[9]/D
			shift_reg_reg[9]/Q
			shift_reg_reg[9]/R
		FDRE: shift_reg_reg[5]
			shift_reg_reg[5]/C
			shift_reg_reg[5]/CE
			shift_reg_reg[5]/D
			shift_reg_reg[5]/Q
			shift_reg_reg[5]/R
		FDRE: shift_reg_reg[12]
			shift_reg_reg[12]/C
			shift_reg_reg[12]/CE
			shift_reg_reg[12]/D
			shift_reg_reg[12]/Q
			shift_reg_reg[12]/R
		FDRE: counter_reg[0]
			counter_reg[0]/C
			counter_reg[0]/CE
			counter_reg[0]/D
			counter_reg[0]/Q
			counter_reg[0]/R
		FDRE: counter_reg[4]
			counter_reg[4]/C
			counter_reg[4]/CE
			counter_reg[4]/D
			counter_reg[4]/Q
			counter_reg[4]/R
		FDRE: shift_reg_reg[4]
			shift_reg_reg[4]/C
			shift_reg_reg[4]/CE
			shift_reg_reg[4]/D
			shift_reg_reg[4]/Q
			shift_reg_reg[4]/R
		FDRE: shift_reg_reg[0]
			shift_reg_reg[0]/C
			shift_reg_reg[0]/CE
			shift_reg_reg[0]/D
			shift_reg_reg[0]/Q
			shift_reg_reg[0]/R
		FDRE: shift_reg_reg[8]
			shift_reg_reg[8]/C
			shift_reg_reg[8]/CE
			shift_reg_reg[8]/D
			shift_reg_reg[8]/Q
			shift_reg_reg[8]/R
		FDRE: shift_reg_reg[13]
			shift_reg_reg[13]/C
			shift_reg_reg[13]/CE
			shift_reg_reg[13]/D
			shift_reg_reg[13]/Q
			shift_reg_reg[13]/R
		FDRE: counter_reg[1]
			counter_reg[1]/C
			counter_reg[1]/CE
			counter_reg[1]/D
			counter_reg[1]/Q
			counter_reg[1]/R
		FDRE: shift_reg_reg[3]
			shift_reg_reg[3]/C
			shift_reg_reg[3]/CE
			shift_reg_reg[3]/D
			shift_reg_reg[3]/Q
			shift_reg_reg[3]/R
		FDRE: shift_reg_reg[7]
			shift_reg_reg[7]/C
			shift_reg_reg[7]/CE
			shift_reg_reg[7]/D
			shift_reg_reg[7]/Q
			shift_reg_reg[7]/R
		FDRE: shift_reg_reg[14]
			shift_reg_reg[14]/C
			shift_reg_reg[14]/CE
			shift_reg_reg[14]/D
			shift_reg_reg[14]/Q
			shift_reg_reg[14]/R
		FDRE: shift_reg_reg[10]
			shift_reg_reg[10]/C
			shift_reg_reg[10]/CE
			shift_reg_reg[10]/D
			shift_reg_reg[10]/Q
			shift_reg_reg[10]/R
		FDRE: o_ready_reg
			o_ready_reg/C
			o_ready_reg/CE
			o_ready_reg/D
			o_ready_reg/Q
			o_ready_reg/R
		FDRE: counter_reg[2]
			counter_reg[2]/C
			counter_reg[2]/CE
			counter_reg[2]/D
			counter_reg[2]/Q
			counter_reg[2]/R
		FDRE: FSM_sequential_state_reg[0]
			FSM_sequential_state_reg[0]/C
			FSM_sequential_state_reg[0]/CE
			FSM_sequential_state_reg[0]/D
			FSM_sequential_state_reg[0]/Q
			FSM_sequential_state_reg[0]/R
		FDRE: shift_reg_reg[2]
			shift_reg_reg[2]/C
			shift_reg_reg[2]/CE
			shift_reg_reg[2]/D
			shift_reg_reg[2]/Q
			shift_reg_reg[2]/R
		FDRE: shift_reg_reg[6]
			shift_reg_reg[6]/C
			shift_reg_reg[6]/CE
			shift_reg_reg[6]/D
			shift_reg_reg[6]/Q
			shift_reg_reg[6]/R
		FDRE: shift_reg_reg[15]
			shift_reg_reg[15]/C
			shift_reg_reg[15]/CE
			shift_reg_reg[15]/D
			shift_reg_reg[15]/Q
			shift_reg_reg[15]/R
		FDRE: shift_reg_reg[11]
			shift_reg_reg[11]/C
			shift_reg_reg[11]/CE
			shift_reg_reg[11]/D
			shift_reg_reg[11]/Q
			shift_reg_reg[11]/R
		FDRE: counter_reg[3]
			counter_reg[3]/C
			counter_reg[3]/CE
			counter_reg[3]/D
			counter_reg[3]/Q
			counter_reg[3]/R
		FDRE: FSM_sequential_state_reg[1]
			FSM_sequential_state_reg[1]/C
			FSM_sequential_state_reg[1]/CE
			FSM_sequential_state_reg[1]/D
			FSM_sequential_state_reg[1]/Q
			FSM_sequential_state_reg[1]/R
		FDRE: b_reg[13]
			b_reg[13]/C
			b_reg[13]/CE
			b_reg[13]/D
			b_reg[13]/Q
			b_reg[13]/R
		FDRE: b_reg[6]
			b_reg[6]/C
			b_reg[6]/CE
			b_reg[6]/D
			b_reg[6]/Q
			b_reg[6]/R
		FDRE: b_reg[2]
			b_reg[2]/C
			b_reg[2]/CE
			b_reg[2]/D
			b_reg[2]/Q
			b_reg[2]/R
		FDRE: a_reg[6]
			a_reg[6]/C
			a_reg[6]/CE
			a_reg[6]/D
			a_reg[6]/Q
			a_reg[6]/R
		FDRE: a_reg[15]
			a_reg[15]/C
			a_reg[15]/CE
			a_reg[15]/D
			a_reg[15]/Q
			a_reg[15]/R
		FDRE: a_reg[11]
			a_reg[11]/C
			a_reg[11]/CE
			a_reg[11]/D
			a_reg[11]/Q
			a_reg[11]/R
		FDRE: ov_sum_reg[4]
			ov_sum_reg[4]/C
			ov_sum_reg[4]/CE
			ov_sum_reg[4]/D
			ov_sum_reg[4]/Q
			ov_sum_reg[4]/R
		FDRE: ov_sum_reg[8]
			ov_sum_reg[8]/C
			ov_sum_reg[8]/CE
			ov_sum_reg[8]/D
			ov_sum_reg[8]/Q
			ov_sum_reg[8]/R
		FDRE: ov_sum_reg[14]
			ov_sum_reg[14]/C
			ov_sum_reg[14]/CE
			ov_sum_reg[14]/D
			ov_sum_reg[14]/Q
			ov_sum_reg[14]/R
		FDRE: a_reg[2]
			a_reg[2]/C
			a_reg[2]/CE
			a_reg[2]/D
			a_reg[2]/Q
			a_reg[2]/R
		FDRE: ov_sum_reg[10]
			ov_sum_reg[10]/C
			ov_sum_reg[10]/CE
			ov_sum_reg[10]/D
			ov_sum_reg[10]/Q
			ov_sum_reg[10]/R
		FDRE: a_reg[7]
			a_reg[7]/C
			a_reg[7]/CE
			a_reg[7]/D
			a_reg[7]/Q
			a_reg[7]/R
		FDRE: b_reg[9]
			b_reg[9]/C
			b_reg[9]/CE
			b_reg[9]/D
			b_reg[9]/Q
			b_reg[9]/R
		FDRE: a_reg[14]
			a_reg[14]/C
			a_reg[14]/CE
			a_reg[14]/D
			a_reg[14]/Q
			a_reg[14]/R
		FDRE: a_reg[3]
			a_reg[3]/C
			a_reg[3]/CE
			a_reg[3]/D
			a_reg[3]/Q
			a_reg[3]/R
		FDRE: b_reg[5]
			b_reg[5]/C
			b_reg[5]/CE
			b_reg[5]/D
			b_reg[5]/Q
			b_reg[5]/R
		FDRE: a_reg[10]
			a_reg[10]/C
			a_reg[10]/CE
			a_reg[10]/D
			a_reg[10]/Q
			a_reg[10]/R
		FDRE: b_reg[12]
			b_reg[12]/C
			b_reg[12]/CE
			b_reg[12]/D
			b_reg[12]/Q
			b_reg[12]/R
		FDRE: ov_sum_reg[3]
			ov_sum_reg[3]/C
			ov_sum_reg[3]/CE
			ov_sum_reg[3]/D
			ov_sum_reg[3]/Q
			ov_sum_reg[3]/R
		FDRE: ov_sum_reg[7]
			ov_sum_reg[7]/C
			ov_sum_reg[7]/CE
			ov_sum_reg[7]/D
			ov_sum_reg[7]/Q
			ov_sum_reg[7]/R
		FDRE: ov_sum_reg[13]
			ov_sum_reg[13]/C
			ov_sum_reg[13]/CE
			ov_sum_reg[13]/D
			ov_sum_reg[13]/Q
			ov_sum_reg[13]/R
		FDRE: b_reg[1]
			b_reg[1]/C
			b_reg[1]/CE
			b_reg[1]/D
			b_reg[1]/Q
			b_reg[1]/R
		FDRE: b_reg[15]
			b_reg[15]/C
			b_reg[15]/CE
			b_reg[15]/D
			b_reg[15]/Q
			b_reg[15]/R
		FDRE: b_reg[8]
			b_reg[8]/C
			b_reg[8]/CE
			b_reg[8]/D
			b_reg[8]/Q
			b_reg[8]/R
		FDRE: a_reg[8]
			a_reg[8]/C
			a_reg[8]/CE
			a_reg[8]/D
			a_reg[8]/Q
			a_reg[8]/R
		FDRE: a_reg[13]
			a_reg[13]/C
			a_reg[13]/CE
			a_reg[13]/D
			a_reg[13]/Q
			a_reg[13]/R
		FDRE: b_reg[4]
			b_reg[4]/C
			b_reg[4]/CE
			b_reg[4]/D
			b_reg[4]/Q
			b_reg[4]/R
		FDRE: a_reg[4]
			a_reg[4]/C
			a_reg[4]/CE
			a_reg[4]/D
			a_reg[4]/Q
			a_reg[4]/R
		FDRE: b_reg[11]
			b_reg[11]/C
			b_reg[11]/CE
			b_reg[11]/D
			b_reg[11]/Q
			b_reg[11]/R
		FDRE: ov_sum_reg[2]
			ov_sum_reg[2]/C
			ov_sum_reg[2]/CE
			ov_sum_reg[2]/D
			ov_sum_reg[2]/Q
			ov_sum_reg[2]/R
		FDRE: ov_sum_reg[6]
			ov_sum_reg[6]/C
			ov_sum_reg[6]/CE
			ov_sum_reg[6]/D
			ov_sum_reg[6]/Q
			ov_sum_reg[6]/R
		FDRE: ov_sum_reg[12]
			ov_sum_reg[12]/C
			ov_sum_reg[12]/CE
			ov_sum_reg[12]/D
			ov_sum_reg[12]/Q
			ov_sum_reg[12]/R
		FDRE: b_reg[0]
			b_reg[0]/C
			b_reg[0]/CE
			b_reg[0]/D
			b_reg[0]/Q
			b_reg[0]/R
		FDRE: a_reg[0]
			a_reg[0]/C
			a_reg[0]/CE
			a_reg[0]/D
			a_reg[0]/Q
			a_reg[0]/R
		FDRE: a_reg[9]
			a_reg[9]/C
			a_reg[9]/CE
			a_reg[9]/D
			a_reg[9]/Q
			a_reg[9]/R
		FDRE: b_reg[14]
			b_reg[14]/C
			b_reg[14]/CE
			b_reg[14]/D
			b_reg[14]/Q
			b_reg[14]/R
		FDRE: b_reg[7]
			b_reg[7]/C
			b_reg[7]/CE
			b_reg[7]/D
			b_reg[7]/Q
			b_reg[7]/R
		FDRE: a_reg[12]
			a_reg[12]/C
			a_reg[12]/CE
			a_reg[12]/D
			a_reg[12]/Q
			a_reg[12]/R
		FDRE: a_reg[5]
			a_reg[5]/C
			a_reg[5]/CE
			a_reg[5]/D
			a_reg[5]/Q
			a_reg[5]/R
		FDRE: b_reg[3]
			b_reg[3]/C
			b_reg[3]/CE
			b_reg[3]/D
			b_reg[3]/Q
			b_reg[3]/R
		FDRE: o_cout_reg
			o_cout_reg/C
			o_cout_reg/CE
			o_cout_reg/D
			o_cout_reg/Q
			o_cout_reg/R
		FDRE: ov_sum_reg[0]
			ov_sum_reg[0]/C
			ov_sum_reg[0]/CE
			ov_sum_reg[0]/D
			ov_sum_reg[0]/Q
			ov_sum_reg[0]/R
		FDRE: b_reg[10]
			b_reg[10]/C
			b_reg[10]/CE
			b_reg[10]/D
			b_reg[10]/Q
			b_reg[10]/R
		FDRE: ov_sum_reg[1]
			ov_sum_reg[1]/C
			ov_sum_reg[1]/CE
			ov_sum_reg[1]/D
			ov_sum_reg[1]/Q
			ov_sum_reg[1]/R
		FDRE: ov_sum_reg[15]
			ov_sum_reg[15]/C
			ov_sum_reg[15]/CE
			ov_sum_reg[15]/D
			ov_sum_reg[15]/Q
			ov_sum_reg[15]/R
		FDRE: ov_sum_reg[5]
			ov_sum_reg[5]/C
			ov_sum_reg[5]/CE
			ov_sum_reg[5]/D
			ov_sum_reg[5]/Q
			ov_sum_reg[5]/R
		FDRE: a_reg[1]
			a_reg[1]/C
			a_reg[1]/CE
			a_reg[1]/D
			a_reg[1]/Q
			a_reg[1]/R
		FDRE: ov_sum_reg[11]
			ov_sum_reg[11]/C
			ov_sum_reg[11]/CE
			ov_sum_reg[11]/D
			ov_sum_reg[11]/Q
			ov_sum_reg[11]/R
		FDRE: ov_sum_reg[9]
			ov_sum_reg[9]/C
			ov_sum_reg[9]/CE
			ov_sum_reg[9]/D
			ov_sum_reg[9]/Q
			ov_sum_reg[9]/R
		FDRE: shift_reg_reg[1]
			shift_reg_reg[1]/C
			shift_reg_reg[1]/CE
			shift_reg_reg[1]/D
			shift_reg_reg[1]/Q
			shift_reg_reg[1]/R
		FDRE: o_dout_valid_reg
			o_dout_valid_reg/C
			o_dout_valid_reg/CE
			o_dout_valid_reg/D
			o_dout_valid_reg/Q
			o_dout_valid_reg/R
		FDRE: shift_reg_reg[9]
			shift_reg_reg[9]/C
			shift_reg_reg[9]/CE
			shift_reg_reg[9]/D
			shift_reg_reg[9]/Q
			shift_reg_reg[9]/R
		FDRE: shift_reg_reg[5]
			shift_reg_reg[5]/C
			shift_reg_reg[5]/CE
			shift_reg_reg[5]/D
			shift_reg_reg[5]/Q
			shift_reg_reg[5]/R
		FDRE: ov_dout_reg[14]
			ov_dout_reg[14]/C
			ov_dout_reg[14]/CE
			ov_dout_reg[14]/D
			ov_dout_reg[14]/Q
			ov_dout_reg[14]/R
		FDRE: shift_reg_reg[12]
			shift_reg_reg[12]/C
			shift_reg_reg[12]/CE
			shift_reg_reg[12]/D
			shift_reg_reg[12]/Q
			shift_reg_reg[12]/R
		FDRE: counter_reg[0]
			counter_reg[0]/C
			counter_reg[0]/CE
			counter_reg[0]/D
			counter_reg[0]/Q
			counter_reg[0]/R
		FDRE: ov_dout_reg[10]
			ov_dout_reg[10]/C
			ov_dout_reg[10]/CE
			ov_dout_reg[10]/D
			ov_dout_reg[10]/Q
			ov_dout_reg[10]/R
		FDRE: ov_dout_reg[7]
			ov_dout_reg[7]/C
			ov_dout_reg[7]/CE
			ov_dout_reg[7]/D
			ov_dout_reg[7]/Q
			ov_dout_reg[7]/R
		FDRE: counter_reg[4]
			counter_reg[4]/C
			counter_reg[4]/CE
			counter_reg[4]/D
			counter_reg[4]/Q
			counter_reg[4]/R
		FDRE: ov_dout_reg[3]
			ov_dout_reg[3]/C
			ov_dout_reg[3]/CE
			ov_dout_reg[3]/D
			ov_dout_reg[3]/Q
			ov_dout_reg[3]/R
		FDRE: shift_reg_reg[4]
			shift_reg_reg[4]/C
			shift_reg_reg[4]/CE
			shift_reg_reg[4]/D
			shift_reg_reg[4]/Q
			shift_reg_reg[4]/R
		FDRE: shift_reg_reg[0]
			shift_reg_reg[0]/C
			shift_reg_reg[0]/CE
			shift_reg_reg[0]/D
			shift_reg_reg[0]/Q
			shift_reg_reg[0]/R
		FDRE: shift_reg_reg[8]
			shift_reg_reg[8]/C
			shift_reg_reg[8]/CE
			shift_reg_reg[8]/D
			shift_reg_reg[8]/Q
			shift_reg_reg[8]/R
		FDRE: ov_dout_reg[13]
			ov_dout_reg[13]/C
			ov_dout_reg[13]/CE
			ov_dout_reg[13]/D
			ov_dout_reg[13]/Q
			ov_dout_reg[13]/R
		FDRE: shift_reg_reg[13]
			shift_reg_reg[13]/C
			shift_reg_reg[13]/CE
			shift_reg_reg[13]/D
			shift_reg_reg[13]/Q
			shift_reg_reg[13]/R
		FDRE: counter_reg[1]
			counter_reg[1]/C
			counter_reg[1]/CE
			counter_reg[1]/D
			counter_reg[1]/Q
			counter_reg[1]/R
		FDRE: ov_dout_reg[6]
			ov_dout_reg[6]/C
			ov_dout_reg[6]/CE
			ov_dout_reg[6]/D
			ov_dout_reg[6]/Q
			ov_dout_reg[6]/R
		FDRE: ov_dout_reg[2]
			ov_dout_reg[2]/C
			ov_dout_reg[2]/CE
			ov_dout_reg[2]/D
			ov_dout_reg[2]/Q
			ov_dout_reg[2]/R
		FDRE: ov_dout_reg[1]
			ov_dout_reg[1]/C
			ov_dout_reg[1]/CE
			ov_dout_reg[1]/D
			ov_dout_reg[1]/Q
			ov_dout_reg[1]/R
		FDRE: shift_reg_reg[3]
			shift_reg_reg[3]/C
			shift_reg_reg[3]/CE
			shift_reg_reg[3]/D
			shift_reg_reg[3]/Q
			shift_reg_reg[3]/R
		FDRE: shift_reg_reg[7]
			shift_reg_reg[7]/C
			shift_reg_reg[7]/CE
			shift_reg_reg[7]/D
			shift_reg_reg[7]/Q
			shift_reg_reg[7]/R
		FDRE: shift_reg_reg[14]
			shift_reg_reg[14]/C
			shift_reg_reg[14]/CE
			shift_reg_reg[14]/D
			shift_reg_reg[14]/Q
			shift_reg_reg[14]/R
		FDRE: shift_reg_reg[10]
			shift_reg_reg[10]/C
			shift_reg_reg[10]/CE
			shift_reg_reg[10]/D
			shift_reg_reg[10]/Q
			shift_reg_reg[10]/R
		FDRE: ov_dout_reg[9]
			ov_dout_reg[9]/C
			ov_dout_reg[9]/CE
			ov_dout_reg[9]/D
			ov_dout_reg[9]/Q
			ov_dout_reg[9]/R
		FDRE: o_ready_reg
			o_ready_reg/C
			o_ready_reg/CE
			o_ready_reg/D
			o_ready_reg/Q
			o_ready_reg/R
		FDRE: counter_reg[2]
			counter_reg[2]/C
			counter_reg[2]/CE
			counter_reg[2]/D
			counter_reg[2]/Q
			counter_reg[2]/R
		FDRE: ov_dout_reg[12]
			ov_dout_reg[12]/C
			ov_dout_reg[12]/CE
			ov_dout_reg[12]/D
			ov_dout_reg[12]/Q
			ov_dout_reg[12]/R
		FDRE: ov_dout_reg[5]
			ov_dout_reg[5]/C
			ov_dout_reg[5]/CE
			ov_dout_reg[5]/D
			ov_dout_reg[5]/Q
			ov_dout_reg[5]/R
		FDRE: FSM_sequential_state_reg[0]
			FSM_sequential_state_reg[0]/C
			FSM_sequential_state_reg[0]/CE
			FSM_sequential_state_reg[0]/D
			FSM_sequential_state_reg[0]/Q
			FSM_sequential_state_reg[0]/R
		FDRE: ov_dout_reg[0]
			ov_dout_reg[0]/C
			ov_dout_reg[0]/CE
			ov_dout_reg[0]/D
			ov_dout_reg[0]/Q
			ov_dout_reg[0]/R
		FDRE: shift_reg_reg[2]
			shift_reg_reg[2]/C
			shift_reg_reg[2]/CE
			shift_reg_reg[2]/D
			shift_reg_reg[2]/Q
			shift_reg_reg[2]/R
		FDRE: shift_reg_reg[6]
			shift_reg_reg[6]/C
			shift_reg_reg[6]/CE
			shift_reg_reg[6]/D
			shift_reg_reg[6]/Q
			shift_reg_reg[6]/R
		FDRE: shift_reg_reg[15]
			shift_reg_reg[15]/C
			shift_reg_reg[15]/CE
			shift_reg_reg[15]/D
			shift_reg_reg[15]/Q
			shift_reg_reg[15]/R
		FDRE: ov_dout_reg[15]
			ov_dout_reg[15]/C
			ov_dout_reg[15]/CE
			ov_dout_reg[15]/D
			ov_dout_reg[15]/Q
			ov_dout_reg[15]/R
		FDRE: shift_reg_reg[11]
			shift_reg_reg[11]/C
			shift_reg_reg[11]/CE
			shift_reg_reg[11]/D
			shift_reg_reg[11]/Q
			shift_reg_reg[11]/R
		FDRE: ov_dout_reg[8]
			ov_dout_reg[8]/C
			ov_dout_reg[8]/CE
			ov_dout_reg[8]/D
			ov_dout_reg[8]/Q
			ov_dout_reg[8]/R
		FDRE: ov_dout_reg[11]
			ov_dout_reg[11]/C
			ov_dout_reg[11]/CE
			ov_dout_reg[11]/D
			ov_dout_reg[11]/Q
			ov_dout_reg[11]/R
		FDRE: counter_reg[3]
			counter_reg[3]/C
			counter_reg[3]/CE
			counter_reg[3]/D
			counter_reg[3]/Q
			counter_reg[3]/R
		FDRE: ov_dout_reg[4]
			ov_dout_reg[4]/C
			ov_dout_reg[4]/CE
			ov_dout_reg[4]/D
			ov_dout_reg[4]/Q
			ov_dout_reg[4]/R
		FDRE: FSM_sequential_state_reg[1]
			FSM_sequential_state_reg[1]/C
			FSM_sequential_state_reg[1]/CE
			FSM_sequential_state_reg[1]/D
			FSM_sequential_state_reg[1]/Q
			FSM_sequential_state_reg[1]/R
		FDRE: shift_reg_reg[1]
			shift_reg_reg[1]/C
			shift_reg_reg[1]/CE
			shift_reg_reg[1]/D
			shift_reg_reg[1]/Q
			shift_reg_reg[1]/R
		FDRE: o_dout_valid_reg
			o_dout_valid_reg/C
			o_dout_valid_reg/CE
			o_dout_valid_reg/D
			o_dout_valid_reg/Q
			o_dout_valid_reg/R
		FDRE: shift_reg_reg[9]
			shift_reg_reg[9]/C
			shift_reg_reg[9]/CE
			shift_reg_reg[9]/D
			shift_reg_reg[9]/Q
			shift_reg_reg[9]/R
		FDRE: shift_reg_reg[5]
			shift_reg_reg[5]/C
			shift_reg_reg[5]/CE
			shift_reg_reg[5]/D
			shift_reg_reg[5]/Q
			shift_reg_reg[5]/R
		FDRE: ov_dout_reg[14]
			ov_dout_reg[14]/C
			ov_dout_reg[14]/CE
			ov_dout_reg[14]/D
			ov_dout_reg[14]/Q
			ov_dout_reg[14]/R
		FDRE: shift_reg_reg[12]
			shift_reg_reg[12]/C
			shift_reg_reg[12]/CE
			shift_reg_reg[12]/D
			shift_reg_reg[12]/Q
			shift_reg_reg[12]/R
		FDRE: counter_reg[0]
			counter_reg[0]/C
			counter_reg[0]/CE
			counter_reg[0]/D
			counter_reg[0]/Q
			counter_reg[0]/R
		FDRE: ov_dout_reg[10]
			ov_dout_reg[10]/C
			ov_dout_reg[10]/CE
			ov_dout_reg[10]/D
			ov_dout_reg[10]/Q
			ov_dout_reg[10]/R
		FDRE: ov_dout_reg[7]
			ov_dout_reg[7]/C
			ov_dout_reg[7]/CE
			ov_dout_reg[7]/D
			ov_dout_reg[7]/Q
			ov_dout_reg[7]/R
		FDRE: counter_reg[4]
			counter_reg[4]/C
			counter_reg[4]/CE
			counter_reg[4]/D
			counter_reg[4]/Q
			counter_reg[4]/R
		FDRE: ov_dout_reg[3]
			ov_dout_reg[3]/C
			ov_dout_reg[3]/CE
			ov_dout_reg[3]/D
			ov_dout_reg[3]/Q
			ov_dout_reg[3]/R
		FDRE: shift_reg_reg[4]
			shift_reg_reg[4]/C
			shift_reg_reg[4]/CE
			shift_reg_reg[4]/D
			shift_reg_reg[4]/Q
			shift_reg_reg[4]/R
		FDRE: shift_reg_reg[0]
			shift_reg_reg[0]/C
			shift_reg_reg[0]/CE
			shift_reg_reg[0]/D
			shift_reg_reg[0]/Q
			shift_reg_reg[0]/R
		FDRE: shift_reg_reg[8]
			shift_reg_reg[8]/C
			shift_reg_reg[8]/CE
			shift_reg_reg[8]/D
			shift_reg_reg[8]/Q
			shift_reg_reg[8]/R
		FDRE: ov_dout_reg[13]
			ov_dout_reg[13]/C
			ov_dout_reg[13]/CE
			ov_dout_reg[13]/D
			ov_dout_reg[13]/Q
			ov_dout_reg[13]/R
		FDRE: shift_reg_reg[13]
			shift_reg_reg[13]/C
			shift_reg_reg[13]/CE
			shift_reg_reg[13]/D
			shift_reg_reg[13]/Q
			shift_reg_reg[13]/R
		FDRE: counter_reg[1]
			counter_reg[1]/C
			counter_reg[1]/CE
			counter_reg[1]/D
			counter_reg[1]/Q
			counter_reg[1]/R
		FDRE: ov_dout_reg[6]
			ov_dout_reg[6]/C
			ov_dout_reg[6]/CE
			ov_dout_reg[6]/D
			ov_dout_reg[6]/Q
			ov_dout_reg[6]/R
		FDRE: ov_dout_reg[2]
			ov_dout_reg[2]/C
			ov_dout_reg[2]/CE
			ov_dout_reg[2]/D
			ov_dout_reg[2]/Q
			ov_dout_reg[2]/R
		FDRE: ov_dout_reg[1]
			ov_dout_reg[1]/C
			ov_dout_reg[1]/CE
			ov_dout_reg[1]/D
			ov_dout_reg[1]/Q
			ov_dout_reg[1]/R
		FDRE: shift_reg_reg[3]
			shift_reg_reg[3]/C
			shift_reg_reg[3]/CE
			shift_reg_reg[3]/D
			shift_reg_reg[3]/Q
			shift_reg_reg[3]/R
		FDRE: shift_reg_reg[7]
			shift_reg_reg[7]/C
			shift_reg_reg[7]/CE
			shift_reg_reg[7]/D
			shift_reg_reg[7]/Q
			shift_reg_reg[7]/R
		FDRE: shift_reg_reg[14]
			shift_reg_reg[14]/C
			shift_reg_reg[14]/CE
			shift_reg_reg[14]/D
			shift_reg_reg[14]/Q
			shift_reg_reg[14]/R
		FDRE: shift_reg_reg[10]
			shift_reg_reg[10]/C
			shift_reg_reg[10]/CE
			shift_reg_reg[10]/D
			shift_reg_reg[10]/Q
			shift_reg_reg[10]/R
		FDRE: ov_dout_reg[9]
			ov_dout_reg[9]/C
			ov_dout_reg[9]/CE
			ov_dout_reg[9]/D
			ov_dout_reg[9]/Q
			ov_dout_reg[9]/R
		FDRE: o_ready_reg
			o_ready_reg/C
			o_ready_reg/CE
			o_ready_reg/D
			o_ready_reg/Q
			o_ready_reg/R
		FDRE: counter_reg[2]
			counter_reg[2]/C
			counter_reg[2]/CE
			counter_reg[2]/D
			counter_reg[2]/Q
			counter_reg[2]/R
		FDRE: ov_dout_reg[12]
			ov_dout_reg[12]/C
			ov_dout_reg[12]/CE
			ov_dout_reg[12]/D
			ov_dout_reg[12]/Q
			ov_dout_reg[12]/R
		FDRE: ov_dout_reg[5]
			ov_dout_reg[5]/C
			ov_dout_reg[5]/CE
			ov_dout_reg[5]/D
			ov_dout_reg[5]/Q
			ov_dout_reg[5]/R
		FDRE: FSM_sequential_state_reg[0]
			FSM_sequential_state_reg[0]/C
			FSM_sequential_state_reg[0]/CE
			FSM_sequential_state_reg[0]/D
			FSM_sequential_state_reg[0]/Q
			FSM_sequential_state_reg[0]/R
		FDRE: ov_dout_reg[0]
			ov_dout_reg[0]/C
			ov_dout_reg[0]/CE
			ov_dout_reg[0]/D
			ov_dout_reg[0]/Q
			ov_dout_reg[0]/R
		FDRE: shift_reg_reg[2]
			shift_reg_reg[2]/C
			shift_reg_reg[2]/CE
			shift_reg_reg[2]/D
			shift_reg_reg[2]/Q
			shift_reg_reg[2]/R
		FDRE: shift_reg_reg[6]
			shift_reg_reg[6]/C
			shift_reg_reg[6]/CE
			shift_reg_reg[6]/D
			shift_reg_reg[6]/Q
			shift_reg_reg[6]/R
		FDRE: shift_reg_reg[15]
			shift_reg_reg[15]/C
			shift_reg_reg[15]/CE
			shift_reg_reg[15]/D
			shift_reg_reg[15]/Q
			shift_reg_reg[15]/R
		FDRE: ov_dout_reg[15]
			ov_dout_reg[15]/C
			ov_dout_reg[15]/CE
			ov_dout_reg[15]/D
			ov_dout_reg[15]/Q
			ov_dout_reg[15]/R
		FDRE: shift_reg_reg[11]
			shift_reg_reg[11]/C
			shift_reg_reg[11]/CE
			shift_reg_reg[11]/D
			shift_reg_reg[11]/Q
			shift_reg_reg[11]/R
		FDRE: ov_dout_reg[8]
			ov_dout_reg[8]/C
			ov_dout_reg[8]/CE
			ov_dout_reg[8]/D
			ov_dout_reg[8]/Q
			ov_dout_reg[8]/R
		FDRE: ov_dout_reg[11]
			ov_dout_reg[11]/C
			ov_dout_reg[11]/CE
			ov_dout_reg[11]/D
			ov_dout_reg[11]/Q
			ov_dout_reg[11]/R
		FDRE: counter_reg[3]
			counter_reg[3]/C
			counter_reg[3]/CE
			counter_reg[3]/D
			counter_reg[3]/Q
			counter_reg[3]/R
		FDRE: ov_dout_reg[4]
			ov_dout_reg[4]/C
			ov_dout_reg[4]/CE
			ov_dout_reg[4]/D
			ov_dout_reg[4]/Q
			ov_dout_reg[4]/R
		FDRE: FSM_sequential_state_reg[1]
			FSM_sequential_state_reg[1]/C
			FSM_sequential_state_reg[1]/CE
			FSM_sequential_state_reg[1]/D
			FSM_sequential_state_reg[1]/Q
			FSM_sequential_state_reg[1]/R

LUT Cells (121):
	Printing all EDIFCellInsts of type LUT4... (121)
		LUT4: shift_reg[1]_i_1
			shift_reg[1]_i_1/I0
			shift_reg[1]_i_1/I1
			shift_reg[1]_i_1/I2
			shift_reg[1]_i_1/I3
			shift_reg[1]_i_1/O
		LUT2: o_ready_i_1__1
			o_ready_i_1__1/I0
			o_ready_i_1__1/I1
			o_ready_i_1__1/O
		LUT4: counter[4]_i_1
			counter[4]_i_1/I0
			counter[4]_i_1/I1
			counter[4]_i_1/I2
			counter[4]_i_1/I3
			counter[4]_i_1/O
		LUT3: counter[0]_i_1__1
			counter[0]_i_1__1/I0
			counter[0]_i_1__1/I1
			counter[0]_i_1__1/I2
			counter[0]_i_1__1/O
		LUT4: shift_reg[8]_i_1
			shift_reg[8]_i_1/I0
			shift_reg[8]_i_1/I1
			shift_reg[8]_i_1/I2
			shift_reg[8]_i_1/I3
			shift_reg[8]_i_1/O
		LUT3: shift_reg[15]_i_2
			shift_reg[15]_i_2/I0
			shift_reg[15]_i_2/I1
			shift_reg[15]_i_2/I2
			shift_reg[15]_i_2/O
		LUT4: shift_reg[2]_i_1
			shift_reg[2]_i_1/I0
			shift_reg[2]_i_1/I1
			shift_reg[2]_i_1/I2
			shift_reg[2]_i_1/I3
			shift_reg[2]_i_1/O
		LUT4: shift_reg[3]_i_1
			shift_reg[3]_i_1/I0
			shift_reg[3]_i_1/I1
			shift_reg[3]_i_1/I2
			shift_reg[3]_i_1/I3
			shift_reg[3]_i_1/O
		LUT4: shift_reg[9]_i_1
			shift_reg[9]_i_1/I0
			shift_reg[9]_i_1/I1
			shift_reg[9]_i_1/I2
			shift_reg[9]_i_1/I3
			shift_reg[9]_i_1/O
		LUT6: counter[3]_i_1__1
			counter[3]_i_1__1/I0
			counter[3]_i_1__1/I1
			counter[3]_i_1__1/I2
			counter[3]_i_1__1/I3
			counter[3]_i_1__1/I4
			counter[3]_i_1__1/I5
			counter[3]_i_1__1/O
		LUT4: shift_reg[0]_i_1
			shift_reg[0]_i_1/I0
			shift_reg[0]_i_1/I1
			shift_reg[0]_i_1/I2
			shift_reg[0]_i_1/I3
			shift_reg[0]_i_1/O
		LUT4: counter[1]_i_1__1
			counter[1]_i_1__1/I0
			counter[1]_i_1__1/I1
			counter[1]_i_1__1/I2
			counter[1]_i_1__1/I3
			counter[1]_i_1__1/O
		LUT4: shift_reg[6]_i_1
			shift_reg[6]_i_1/I0
			shift_reg[6]_i_1/I1
			shift_reg[6]_i_1/I2
			shift_reg[6]_i_1/I3
			shift_reg[6]_i_1/O
		LUT4: shift_reg[13]_i_1
			shift_reg[13]_i_1/I0
			shift_reg[13]_i_1/I1
			shift_reg[13]_i_1/I2
			shift_reg[13]_i_1/I3
			shift_reg[13]_i_1/O
		LUT4: shift_reg[10]_i_1
			shift_reg[10]_i_1/I0
			shift_reg[10]_i_1/I1
			shift_reg[10]_i_1/I2
			shift_reg[10]_i_1/I3
			shift_reg[10]_i_1/O
		LUT4: FSM_sequential_state[0]_i_1
			FSM_sequential_state[0]_i_1/I0
			FSM_sequential_state[0]_i_1/I1
			FSM_sequential_state[0]_i_1/I2
			FSM_sequential_state[0]_i_1/I3
			FSM_sequential_state[0]_i_1/O
		LUT3: FSM_sequential_state[1]_i_1__1
			FSM_sequential_state[1]_i_1__1/I0
			FSM_sequential_state[1]_i_1__1/I1
			FSM_sequential_state[1]_i_1__1/I2
			FSM_sequential_state[1]_i_1__1/O
		LUT6: counter[4]_i_2__1
			counter[4]_i_2__1/I0
			counter[4]_i_2__1/I1
			counter[4]_i_2__1/I2
			counter[4]_i_2__1/I3
			counter[4]_i_2__1/I4
			counter[4]_i_2__1/I5
			counter[4]_i_2__1/O
		LUT6: FSM_sequential_state[1]_i_2
			FSM_sequential_state[1]_i_2/I0
			FSM_sequential_state[1]_i_2/I1
			FSM_sequential_state[1]_i_2/I2
			FSM_sequential_state[1]_i_2/I3
			FSM_sequential_state[1]_i_2/I4
			FSM_sequential_state[1]_i_2/I5
			FSM_sequential_state[1]_i_2/O
		LUT4: shift_reg[12]_i_1
			shift_reg[12]_i_1/I0
			shift_reg[12]_i_1/I1
			shift_reg[12]_i_1/I2
			shift_reg[12]_i_1/I3
			shift_reg[12]_i_1/O
		LUT4: o_dout_valid_i_1
			o_dout_valid_i_1/I0
			o_dout_valid_i_1/I1
			o_dout_valid_i_1/I2
			o_dout_valid_i_1/I3
			o_dout_valid_i_1/O
		LUT4: shift_reg[5]_i_1
			shift_reg[5]_i_1/I0
			shift_reg[5]_i_1/I1
			shift_reg[5]_i_1/I2
			shift_reg[5]_i_1/I3
			shift_reg[5]_i_1/O
		LUT4: shift_reg[14]_i_1
			shift_reg[14]_i_1/I0
			shift_reg[14]_i_1/I1
			shift_reg[14]_i_1/I2
			shift_reg[14]_i_1/I3
			shift_reg[14]_i_1/O
		LUT6: shift_reg[15]_i_1__1
			shift_reg[15]_i_1__1/I0
			shift_reg[15]_i_1__1/I1
			shift_reg[15]_i_1__1/I2
			shift_reg[15]_i_1__1/I3
			shift_reg[15]_i_1__1/I4
			shift_reg[15]_i_1__1/I5
			shift_reg[15]_i_1__1/O
		LUT5: counter[2]_i_1__1
			counter[2]_i_1__1/I0
			counter[2]_i_1__1/I1
			counter[2]_i_1__1/I2
			counter[2]_i_1__1/I3
			counter[2]_i_1__1/I4
			counter[2]_i_1__1/O
		LUT4: shift_reg[11]_i_1
			shift_reg[11]_i_1/I0
			shift_reg[11]_i_1/I1
			shift_reg[11]_i_1/I2
			shift_reg[11]_i_1/I3
			shift_reg[11]_i_1/O
		LUT4: shift_reg[4]_i_1
			shift_reg[4]_i_1/I0
			shift_reg[4]_i_1/I1
			shift_reg[4]_i_1/I2
			shift_reg[4]_i_1/I3
			shift_reg[4]_i_1/O
		LUT4: shift_reg[7]_i_1
			shift_reg[7]_i_1/I0
			shift_reg[7]_i_1/I1
			shift_reg[7]_i_1/I2
			shift_reg[7]_i_1/I3
			shift_reg[7]_i_1/O
		LUT5: ov_sum[12]_i_2
			ov_sum[12]_i_2/I0
			ov_sum[12]_i_2/I1
			ov_sum[12]_i_2/I2
			ov_sum[12]_i_2/I3
			ov_sum[12]_i_2/I4
			ov_sum[12]_i_2/O
		LUT5: ov_sum[12]_i_1
			ov_sum[12]_i_1/I0
			ov_sum[12]_i_1/I1
			ov_sum[12]_i_1/I2
			ov_sum[12]_i_1/I3
			ov_sum[12]_i_1/I4
			ov_sum[12]_i_1/O
		LUT3: ov_sum[13]_i_1
			ov_sum[13]_i_1/I0
			ov_sum[13]_i_1/I1
			ov_sum[13]_i_1/I2
			ov_sum[13]_i_1/O
		LUT6: ov_sum[4]_i_2
			ov_sum[4]_i_2/I0
			ov_sum[4]_i_2/I1
			ov_sum[4]_i_2/I2
			ov_sum[4]_i_2/I3
			ov_sum[4]_i_2/I4
			ov_sum[4]_i_2/I5
			ov_sum[4]_i_2/O
		LUT5: ov_sum[4]_i_1
			ov_sum[4]_i_1/I0
			ov_sum[4]_i_1/I1
			ov_sum[4]_i_1/I2
			ov_sum[4]_i_1/I3
			ov_sum[4]_i_1/I4
			ov_sum[4]_i_1/O
		LUT6: o_cout_i_5
			o_cout_i_5/I0
			o_cout_i_5/I1
			o_cout_i_5/I2
			o_cout_i_5/I3
			o_cout_i_5/I4
			o_cout_i_5/I5
			o_cout_i_5/O
		LUT5: o_cout_i_4
			o_cout_i_4/I0
			o_cout_i_4/I1
			o_cout_i_4/I2
			o_cout_i_4/I3
			o_cout_i_4/I4
			o_cout_i_4/O
		LUT5: o_cout_i_3
			o_cout_i_3/I0
			o_cout_i_3/I1
			o_cout_i_3/I2
			o_cout_i_3/I3
			o_cout_i_3/I4
			o_cout_i_3/O
		LUT5: o_cout_i_2
			o_cout_i_2/I0
			o_cout_i_2/I1
			o_cout_i_2/I2
			o_cout_i_2/I3
			o_cout_i_2/I4
			o_cout_i_2/O
		LUT2: o_cout_i_8
			o_cout_i_8/I0
			o_cout_i_8/I1
			o_cout_i_8/O
		LUT6: o_cout_i_7
			o_cout_i_7/I0
			o_cout_i_7/I1
			o_cout_i_7/I2
			o_cout_i_7/I3
			o_cout_i_7/I4
			o_cout_i_7/I5
			o_cout_i_7/O
		LUT2: o_cout_i_6
			o_cout_i_6/I0
			o_cout_i_6/I1
			o_cout_i_6/O
		LUT5: o_cout_i_1
			o_cout_i_1/I0
			o_cout_i_1/I1
			o_cout_i_1/I2
			o_cout_i_1/I3
			o_cout_i_1/I4
			o_cout_i_1/O
		LUT3: ov_sum[3]_i_1
			ov_sum[3]_i_1/I0
			ov_sum[3]_i_1/I1
			ov_sum[3]_i_1/I2
			ov_sum[3]_i_1/O
		LUT5: ov_sum[6]_i_2
			ov_sum[6]_i_2/I0
			ov_sum[6]_i_2/I1
			ov_sum[6]_i_2/I2
			ov_sum[6]_i_2/I3
			ov_sum[6]_i_2/I4
			ov_sum[6]_i_2/O
		LUT3: ov_sum[9]_i_1
			ov_sum[9]_i_1/I0
			ov_sum[9]_i_1/I1
			ov_sum[9]_i_1/I2
			ov_sum[9]_i_1/O
		LUT5: ov_sum[6]_i_1
			ov_sum[6]_i_1/I0
			ov_sum[6]_i_1/I1
			ov_sum[6]_i_1/I2
			ov_sum[6]_i_1/I3
			ov_sum[6]_i_1/I4
			ov_sum[6]_i_1/O
		LUT4: ov_sum[1]_i_1
			ov_sum[1]_i_1/I0
			ov_sum[1]_i_1/I1
			ov_sum[1]_i_1/I2
			ov_sum[1]_i_1/I3
			ov_sum[1]_i_1/O
		LUT5: ov_sum[15]_i_1
			ov_sum[15]_i_1/I0
			ov_sum[15]_i_1/I1
			ov_sum[15]_i_1/I2
			ov_sum[15]_i_1/I3
			ov_sum[15]_i_1/I4
			ov_sum[15]_i_1/O
		LUT5: ov_sum[10]_i_1
			ov_sum[10]_i_1/I0
			ov_sum[10]_i_1/I1
			ov_sum[10]_i_1/I2
			ov_sum[10]_i_1/I3
			ov_sum[10]_i_1/I4
			ov_sum[10]_i_1/O
		LUT5: ov_sum[10]_i_2
			ov_sum[10]_i_2/I0
			ov_sum[10]_i_2/I1
			ov_sum[10]_i_2/I2
			ov_sum[10]_i_2/I3
			ov_sum[10]_i_2/I4
			ov_sum[10]_i_2/O
		LUT2: ov_sum[0]_i_1
			ov_sum[0]_i_1/I0
			ov_sum[0]_i_1/I1
			ov_sum[0]_i_1/O
		LUT3: ov_sum[7]_i_1
			ov_sum[7]_i_1/I0
			ov_sum[7]_i_1/I1
			ov_sum[7]_i_1/I2
			ov_sum[7]_i_1/O
		LUT3: ov_sum[11]_i_1
			ov_sum[11]_i_1/I0
			ov_sum[11]_i_1/I1
			ov_sum[11]_i_1/I2
			ov_sum[11]_i_1/O
		LUT5: ov_sum[14]_i_2
			ov_sum[14]_i_2/I0
			ov_sum[14]_i_2/I1
			ov_sum[14]_i_2/I2
			ov_sum[14]_i_2/I3
			ov_sum[14]_i_2/I4
			ov_sum[14]_i_2/O
		LUT5: ov_sum[14]_i_1
			ov_sum[14]_i_1/I0
			ov_sum[14]_i_1/I1
			ov_sum[14]_i_1/I2
			ov_sum[14]_i_1/I3
			ov_sum[14]_i_1/I4
			ov_sum[14]_i_1/O
		LUT3: ov_sum[5]_i_1
			ov_sum[5]_i_1/I0
			ov_sum[5]_i_1/I1
			ov_sum[5]_i_1/I2
			ov_sum[5]_i_1/O
		LUT6: ov_sum[2]_i_1
			ov_sum[2]_i_1/I0
			ov_sum[2]_i_1/I1
			ov_sum[2]_i_1/I2
			ov_sum[2]_i_1/I3
			ov_sum[2]_i_1/I4
			ov_sum[2]_i_1/I5
			ov_sum[2]_i_1/O
		LUT5: ov_sum[8]_i_2
			ov_sum[8]_i_2/I0
			ov_sum[8]_i_2/I1
			ov_sum[8]_i_2/I2
			ov_sum[8]_i_2/I3
			ov_sum[8]_i_2/I4
			ov_sum[8]_i_2/O
		LUT5: ov_sum[8]_i_1
			ov_sum[8]_i_1/I0
			ov_sum[8]_i_1/I1
			ov_sum[8]_i_1/I2
			ov_sum[8]_i_1/I3
			ov_sum[8]_i_1/I4
			ov_sum[8]_i_1/O
		LUT5: FSM_sequential_state[0]_i_1__1
			FSM_sequential_state[0]_i_1__1/I0
			FSM_sequential_state[0]_i_1__1/I1
			FSM_sequential_state[0]_i_1__1/I2
			FSM_sequential_state[0]_i_1__1/I3
			FSM_sequential_state[0]_i_1__1/I4
			FSM_sequential_state[0]_i_1__1/O
		LUT2: o_ready_i_2
			o_ready_i_2/I0
			o_ready_i_2/I1
			o_ready_i_2/O
		LUT2: shift_reg[6]_i_1__1
			shift_reg[6]_i_1__1/I0
			shift_reg[6]_i_1__1/I1
			shift_reg[6]_i_1__1/O
		LUT2: shift_reg[4]_i_1__1
			shift_reg[4]_i_1__1/I0
			shift_reg[4]_i_1__1/I1
			shift_reg[4]_i_1__1/O
		LUT4: counter[0]_i_1__0
			counter[0]_i_1__0/I0
			counter[0]_i_1__0/I1
			counter[0]_i_1__0/I2
			counter[0]_i_1__0/I3
			counter[0]_i_1__0/O
		LUT2: shift_reg[8]_i_1__1
			shift_reg[8]_i_1__1/I0
			shift_reg[8]_i_1__1/I1
			shift_reg[8]_i_1__1/O
		LUT5: shift_reg[15]_i_1__0
			shift_reg[15]_i_1__0/I0
			shift_reg[15]_i_1__0/I1
			shift_reg[15]_i_1__0/I2
			shift_reg[15]_i_1__0/I3
			shift_reg[15]_i_1__0/I4
			shift_reg[15]_i_1__0/O
		LUT5: counter[3]_i_1__0
			counter[3]_i_1__0/I0
			counter[3]_i_1__0/I1
			counter[3]_i_1__0/I2
			counter[3]_i_1__0/I3
			counter[3]_i_1__0/I4
			counter[3]_i_1__0/O
		LUT2: shift_reg[13]_i_1__1
			shift_reg[13]_i_1__1/I0
			shift_reg[13]_i_1__1/I1
			shift_reg[13]_i_1__1/O
		LUT6: FSM_sequential_state[0]_i_2__0
			FSM_sequential_state[0]_i_2__0/I0
			FSM_sequential_state[0]_i_2__0/I1
			FSM_sequential_state[0]_i_2__0/I2
			FSM_sequential_state[0]_i_2__0/I3
			FSM_sequential_state[0]_i_2__0/I4
			FSM_sequential_state[0]_i_2__0/I5
			FSM_sequential_state[0]_i_2__0/O
		LUT5: counter[1]_i_1__0
			counter[1]_i_1__0/I0
			counter[1]_i_1__0/I1
			counter[1]_i_1__0/I2
			counter[1]_i_1__0/I3
			counter[1]_i_1__0/I4
			counter[1]_i_1__0/O
		LUT2: shift_reg[11]_i_1__1
			shift_reg[11]_i_1__1/I0
			shift_reg[11]_i_1__1/I1
			shift_reg[11]_i_1__1/O
		LUT2: shift_reg[1]_i_1__1
			shift_reg[1]_i_1__1/I0
			shift_reg[1]_i_1__1/I1
			shift_reg[1]_i_1__1/O
		LUT2: shift_reg[3]_i_1__1
			shift_reg[3]_i_1__1/I0
			shift_reg[3]_i_1__1/I1
			shift_reg[3]_i_1__1/O
		LUT3: counter[4]_i_3__0
			counter[4]_i_3__0/I0
			counter[4]_i_3__0/I1
			counter[4]_i_3__0/I2
			counter[4]_i_3__0/O
		LUT2: shift_reg[15]_i_2__1
			shift_reg[15]_i_2__1/I0
			shift_reg[15]_i_2__1/I1
			shift_reg[15]_i_2__1/O
		LUT2: shift_reg[5]_i_1__1
			shift_reg[5]_i_1__1/I0
			shift_reg[5]_i_1__1/I1
			shift_reg[5]_i_1__1/O
		LUT5: counter[4]_i_2__0
			counter[4]_i_2__0/I0
			counter[4]_i_2__0/I1
			counter[4]_i_2__0/I2
			counter[4]_i_2__0/I3
			counter[4]_i_2__0/I4
			counter[4]_i_2__0/O
		LUT6: ov_dout[15]_i_1__0
			ov_dout[15]_i_1__0/I0
			ov_dout[15]_i_1__0/I1
			ov_dout[15]_i_1__0/I2
			ov_dout[15]_i_1__0/I3
			ov_dout[15]_i_1__0/I4
			ov_dout[15]_i_1__0/I5
			ov_dout[15]_i_1__0/O
		LUT2: shift_reg[9]_i_1__1
			shift_reg[9]_i_1__1/I0
			shift_reg[9]_i_1__1/I1
			shift_reg[9]_i_1__1/O
		LUT3: FSM_sequential_state[1]_i_1
			FSM_sequential_state[1]_i_1/I0
			FSM_sequential_state[1]_i_1/I1
			FSM_sequential_state[1]_i_1/I2
			FSM_sequential_state[1]_i_1/O
		LUT2: shift_reg[7]_i_1__1
			shift_reg[7]_i_1__1/I0
			shift_reg[7]_i_1__1/I1
			shift_reg[7]_i_1__1/O
		LUT2: shift_reg[14]_i_1__1
			shift_reg[14]_i_1__1/I0
			shift_reg[14]_i_1__1/I1
			shift_reg[14]_i_1__1/O
		LUT2: counter[4]_i_1__1
			counter[4]_i_1__1/I0
			counter[4]_i_1__1/I1
			counter[4]_i_1__1/O
		LUT2: o_dout_valid_i_1__0
			o_dout_valid_i_1__0/I0
			o_dout_valid_i_1__0/I1
			o_dout_valid_i_1__0/O
		LUT2: shift_reg[12]_i_1__1
			shift_reg[12]_i_1__1/I0
			shift_reg[12]_i_1__1/I1
			shift_reg[12]_i_1__1/O
		LUT6: counter[2]_i_1__0
			counter[2]_i_1__0/I0
			counter[2]_i_1__0/I1
			counter[2]_i_1__0/I2
			counter[2]_i_1__0/I3
			counter[2]_i_1__0/I4
			counter[2]_i_1__0/I5
			counter[2]_i_1__0/O
		LUT2: shift_reg[0]_i_1__1
			shift_reg[0]_i_1__1/I0
			shift_reg[0]_i_1__1/I1
			shift_reg[0]_i_1__1/O
		LUT2: shift_reg[10]_i_1__1
			shift_reg[10]_i_1__1/I0
			shift_reg[10]_i_1__1/I1
			shift_reg[10]_i_1__1/O
		LUT2: shift_reg[2]_i_1__1
			shift_reg[2]_i_1__1/I0
			shift_reg[2]_i_1__1/I1
			shift_reg[2]_i_1__1/O
		LUT5: FSM_sequential_state[0]_i_1__0
			FSM_sequential_state[0]_i_1__0/I0
			FSM_sequential_state[0]_i_1__0/I1
			FSM_sequential_state[0]_i_1__0/I2
			FSM_sequential_state[0]_i_1__0/I3
			FSM_sequential_state[0]_i_1__0/I4
			FSM_sequential_state[0]_i_1__0/O
		LUT2: shift_reg[4]_i_1__0
			shift_reg[4]_i_1__0/I0
			shift_reg[4]_i_1__0/I1
			shift_reg[4]_i_1__0/O
		LUT5: counter[3]_i_1
			counter[3]_i_1/I0
			counter[3]_i_1/I1
			counter[3]_i_1/I2
			counter[3]_i_1/I3
			counter[3]_i_1/I4
			counter[3]_i_1/O
		LUT2: shift_reg[6]_i_1__0
			shift_reg[6]_i_1__0/I0
			shift_reg[6]_i_1__0/I1
			shift_reg[6]_i_1__0/O
		LUT2: o_ready_i_1__0
			o_ready_i_1__0/I0
			o_ready_i_1__0/I1
			o_ready_i_1__0/O
		LUT5: counter[4]_i_2
			counter[4]_i_2/I0
			counter[4]_i_2/I1
			counter[4]_i_2/I2
			counter[4]_i_2/I3
			counter[4]_i_2/I4
			counter[4]_i_2/O
		LUT3: counter[4]_i_3
			counter[4]_i_3/I0
			counter[4]_i_3/I1
			counter[4]_i_3/I2
			counter[4]_i_3/O
		LUT5: shift_reg[15]_i_1
			shift_reg[15]_i_1/I0
			shift_reg[15]_i_1/I1
			shift_reg[15]_i_1/I2
			shift_reg[15]_i_1/I3
			shift_reg[15]_i_1/I4
			shift_reg[15]_i_1/O
		LUT2: o_ready_i_1
			o_ready_i_1/I0
			o_ready_i_1/I1
			o_ready_i_1/O
		LUT2: shift_reg[8]_i_1__0
			shift_reg[8]_i_1__0/I0
			shift_reg[8]_i_1__0/I1
			shift_reg[8]_i_1__0/O
		LUT2: shift_reg[13]_i_1__0
			shift_reg[13]_i_1__0/I0
			shift_reg[13]_i_1__0/I1
			shift_reg[13]_i_1__0/O
		LUT2: shift_reg[11]_i_1__0
			shift_reg[11]_i_1__0/I0
			shift_reg[11]_i_1__0/I1
			shift_reg[11]_i_1__0/O
		LUT6: ov_dout[15]_i_1
			ov_dout[15]_i_1/I0
			ov_dout[15]_i_1/I1
			ov_dout[15]_i_1/I2
			ov_dout[15]_i_1/I3
			ov_dout[15]_i_1/I4
			ov_dout[15]_i_1/I5
			ov_dout[15]_i_1/O
		LUT6: counter[2]_i_1
			counter[2]_i_1/I0
			counter[2]_i_1/I1
			counter[2]_i_1/I2
			counter[2]_i_1/I3
			counter[2]_i_1/I4
			counter[2]_i_1/I5
			counter[2]_i_1/O
		LUT2: shift_reg[1]_i_1__0
			shift_reg[1]_i_1__0/I0
			shift_reg[1]_i_1__0/I1
			shift_reg[1]_i_1__0/O
		LUT2: shift_reg[3]_i_1__0
			shift_reg[3]_i_1__0/I0
			shift_reg[3]_i_1__0/I1
			shift_reg[3]_i_1__0/O
		LUT6: FSM_sequential_state[0]_i_2
			FSM_sequential_state[0]_i_2/I0
			FSM_sequential_state[0]_i_2/I1
			FSM_sequential_state[0]_i_2/I2
			FSM_sequential_state[0]_i_2/I3
			FSM_sequential_state[0]_i_2/I4
			FSM_sequential_state[0]_i_2/I5
			FSM_sequential_state[0]_i_2/O
		LUT2: shift_reg[15]_i_2__0
			shift_reg[15]_i_2__0/I0
			shift_reg[15]_i_2__0/I1
			shift_reg[15]_i_2__0/O
		LUT3: FSM_sequential_state[1]_i_1__0
			FSM_sequential_state[1]_i_1__0/I0
			FSM_sequential_state[1]_i_1__0/I1
			FSM_sequential_state[1]_i_1__0/I2
			FSM_sequential_state[1]_i_1__0/O
		LUT2: shift_reg[5]_i_1__0
			shift_reg[5]_i_1__0/I0
			shift_reg[5]_i_1__0/I1
			shift_reg[5]_i_1__0/O
		LUT4: counter[0]_i_1
			counter[0]_i_1/I0
			counter[0]_i_1/I1
			counter[0]_i_1/I2
			counter[0]_i_1/I3
			counter[0]_i_1/O
		LUT5: counter[1]_i_1
			counter[1]_i_1/I0
			counter[1]_i_1/I1
			counter[1]_i_1/I2
			counter[1]_i_1/I3
			counter[1]_i_1/I4
			counter[1]_i_1/O
		LUT2: o_ready_OBUF_inst_i_1
			o_ready_OBUF_inst_i_1/I0
			o_ready_OBUF_inst_i_1/I1
			o_ready_OBUF_inst_i_1/O
		LUT2: shift_reg[9]_i_1__0
			shift_reg[9]_i_1__0/I0
			shift_reg[9]_i_1__0/I1
			shift_reg[9]_i_1__0/O
		LUT2: des_o_valid_i_1
			des_o_valid_i_1/I0
			des_o_valid_i_1/I1
			des_o_valid_i_1/O
		LUT2: shift_reg[7]_i_1__0
			shift_reg[7]_i_1__0/I0
			shift_reg[7]_i_1__0/I1
			shift_reg[7]_i_1__0/O
		LUT2: shift_reg[14]_i_1__0
			shift_reg[14]_i_1__0/I0
			shift_reg[14]_i_1__0/I1
			shift_reg[14]_i_1__0/O
		LUT2: o_dout_valid_i_1__1
			o_dout_valid_i_1__1/I0
			o_dout_valid_i_1__1/I1
			o_dout_valid_i_1__1/O
		LUT2: counter[4]_i_1__0
			counter[4]_i_1__0/I0
			counter[4]_i_1__0/I1
			counter[4]_i_1__0/O
		LUT2: shift_reg[12]_i_1__0
			shift_reg[12]_i_1__0/I0
			shift_reg[12]_i_1__0/I1
			shift_reg[12]_i_1__0/O
		LUT2: shift_reg[0]_i_1__0
			shift_reg[0]_i_1__0/I0
			shift_reg[0]_i_1__0/I1
			shift_reg[0]_i_1__0/O
		LUT2: shift_reg[10]_i_1__0
			shift_reg[10]_i_1__0/I0
			shift_reg[10]_i_1__0/I1
			shift_reg[10]_i_1__0/O
		LUT2: shift_reg[2]_i_1__0
			shift_reg[2]_i_1__0/I0
			shift_reg[2]_i_1__0/I1
			shift_reg[2]_i_1__0/O

DSP48E1 Cells (0):

RAMB18E1 Cells (0):

Placing carry chains... (0)

Spawning remaining cells...

Placing remaining cells...
	Placing LUT cells...
		LUT4 : serializer_inst/shift_reg[1]_i_1
			Placed cell: serializer_inst/shift_reg[1]_i_1 at SLICE_X57Y129 on A5LUT
		LUT2 : serializer_inst/o_ready_i_1__1
			Placed cell: serializer_inst/o_ready_i_1__1 at SLICE_X57Y127 on A5LUT
		LUT4 : serializer_inst/counter[4]_i_1
			Placed cell: serializer_inst/counter[4]_i_1 at SLICE_X57Y128 on A5LUT
		LUT3 : serializer_inst/counter[0]_i_1__1
			Placed cell: serializer_inst/counter[0]_i_1__1 at SLICE_X57Y125 on A5LUT
		LUT4 : serializer_inst/shift_reg[8]_i_1
			Placed cell: serializer_inst/shift_reg[8]_i_1 at SLICE_X57Y126 on A5LUT
		LUT3 : serializer_inst/shift_reg[15]_i_2
			Placed cell: serializer_inst/shift_reg[15]_i_2 at SLICE_X57Y123 on A5LUT
		LUT4 : serializer_inst/shift_reg[2]_i_1
			Placed cell: serializer_inst/shift_reg[2]_i_1 at SLICE_X57Y124 on A5LUT
		LUT4 : serializer_inst/shift_reg[3]_i_1
			Placed cell: serializer_inst/shift_reg[3]_i_1 at SLICE_X57Y121 on A5LUT
		LUT4 : serializer_inst/shift_reg[9]_i_1
			Placed cell: serializer_inst/shift_reg[9]_i_1 at SLICE_X57Y122 on A5LUT
		LUT6 : serializer_inst/counter[3]_i_1__1
			Placed cell: serializer_inst/counter[3]_i_1__1 at SLICE_X57Y120 on A6LUT
		LUT4 : serializer_inst/shift_reg[0]_i_1
			Placed cell: serializer_inst/shift_reg[0]_i_1 at SLICE_X57Y118 on A5LUT
		LUT4 : serializer_inst/counter[1]_i_1__1
			Placed cell: serializer_inst/counter[1]_i_1__1 at SLICE_X57Y119 on A5LUT
		LUT4 : serializer_inst/shift_reg[6]_i_1
			Placed cell: serializer_inst/shift_reg[6]_i_1 at SLICE_X57Y116 on A5LUT
		LUT4 : serializer_inst/shift_reg[13]_i_1
			Placed cell: serializer_inst/shift_reg[13]_i_1 at SLICE_X111Y97 on A5LUT
		LUT4 : serializer_inst/shift_reg[10]_i_1
			Placed cell: serializer_inst/shift_reg[10]_i_1 at SLICE_X57Y117 on A5LUT
		LUT4 : serializer_inst/FSM_sequential_state[0]_i_1
			Placed cell: serializer_inst/FSM_sequential_state[0]_i_1 at SLICE_X111Y96 on A5LUT
		LUT3 : serializer_inst/FSM_sequential_state[1]_i_1__1
			Placed cell: serializer_inst/FSM_sequential_state[1]_i_1__1 at SLICE_X57Y114 on A5LUT
		LUT6 : serializer_inst/counter[4]_i_2__1
			Placed cell: serializer_inst/counter[4]_i_2__1 at SLICE_X111Y99 on A6LUT
		LUT6 : serializer_inst/FSM_sequential_state[1]_i_2
			Placed cell: serializer_inst/FSM_sequential_state[1]_i_2 at SLICE_X57Y115 on A6LUT
		LUT4 : serializer_inst/shift_reg[12]_i_1
			Placed cell: serializer_inst/shift_reg[12]_i_1 at SLICE_X111Y98 on A5LUT
		LUT4 : serializer_inst/o_dout_valid_i_1
			Placed cell: serializer_inst/o_dout_valid_i_1 at SLICE_X57Y112 on A5LUT
		LUT4 : serializer_inst/shift_reg[5]_i_1
			Placed cell: serializer_inst/shift_reg[5]_i_1 at SLICE_X57Y113 on A5LUT
		LUT4 : serializer_inst/shift_reg[14]_i_1
			Placed cell: serializer_inst/shift_reg[14]_i_1 at SLICE_X57Y110 on A5LUT
		LUT6 : serializer_inst/shift_reg[15]_i_1__1
			Placed cell: serializer_inst/shift_reg[15]_i_1__1 at SLICE_X57Y111 on A6LUT
		LUT5 : serializer_inst/counter[2]_i_1__1
			Placed cell: serializer_inst/counter[2]_i_1__1 at SLICE_X111Y93 on A5LUT
		LUT4 : serializer_inst/shift_reg[11]_i_1
			Placed cell: serializer_inst/shift_reg[11]_i_1 at SLICE_X111Y92 on A5LUT
		LUT4 : serializer_inst/shift_reg[4]_i_1
			Placed cell: serializer_inst/shift_reg[4]_i_1 at SLICE_X111Y95 on A5LUT
		LUT4 : serializer_inst/shift_reg[7]_i_1
			Placed cell: serializer_inst/shift_reg[7]_i_1 at SLICE_X111Y94 on A5LUT
		LUT5 : clas/ov_sum[12]_i_2
			Placed cell: clas/ov_sum[12]_i_2 at SLICE_X111Y91 on A5LUT
		LUT5 : clas/ov_sum[12]_i_1
			Placed cell: clas/ov_sum[12]_i_1 at SLICE_X111Y90 on A5LUT
		LUT3 : clas/ov_sum[13]_i_1
			Placed cell: clas/ov_sum[13]_i_1 at SLICE_X57Y109 on A5LUT
		LUT6 : clas/ov_sum[4]_i_2
			Placed cell: clas/ov_sum[4]_i_2 at SLICE_X57Y107 on A6LUT
		LUT5 : clas/ov_sum[4]_i_1
			Placed cell: clas/ov_sum[4]_i_1 at SLICE_X57Y108 on A5LUT
		LUT6 : clas/o_cout_i_5
			Placed cell: clas/o_cout_i_5 at SLICE_X57Y105 on A6LUT
		LUT5 : clas/o_cout_i_4
			Placed cell: clas/o_cout_i_4 at SLICE_X57Y106 on A5LUT
		LUT5 : clas/o_cout_i_3
			Placed cell: clas/o_cout_i_3 at SLICE_X57Y103 on A5LUT
		LUT5 : clas/o_cout_i_2
			Placed cell: clas/o_cout_i_2 at SLICE_X57Y104 on A5LUT
		LUT2 : clas/o_cout_i_8
			Placed cell: clas/o_cout_i_8 at SLICE_X57Y101 on A5LUT
		LUT6 : clas/o_cout_i_7
			Placed cell: clas/o_cout_i_7 at SLICE_X57Y102 on A6LUT
		LUT2 : clas/o_cout_i_6
			Placed cell: clas/o_cout_i_6 at SLICE_X57Y100 on A5LUT
		LUT5 : clas/o_cout_i_1
			Placed cell: clas/o_cout_i_1 at SLICE_X57Y149 on A5LUT
		LUT3 : clas/ov_sum[3]_i_1
			Placed cell: clas/ov_sum[3]_i_1 at SLICE_X57Y147 on A5LUT
		LUT5 : clas/ov_sum[6]_i_2
			Placed cell: clas/ov_sum[6]_i_2 at SLICE_X57Y148 on A5LUT
		LUT3 : clas/ov_sum[9]_i_1
			Placed cell: clas/ov_sum[9]_i_1 at SLICE_X57Y145 on A5LUT
		LUT5 : clas/ov_sum[6]_i_1
			Placed cell: clas/ov_sum[6]_i_1 at SLICE_X39Y100 on A5LUT
		LUT4 : clas/ov_sum[1]_i_1
			Placed cell: clas/ov_sum[1]_i_1 at SLICE_X57Y146 on A5LUT
		LUT5 : clas/ov_sum[15]_i_1
			Placed cell: clas/ov_sum[15]_i_1 at SLICE_X57Y143 on A5LUT
		LUT5 : clas/ov_sum[10]_i_1
			Placed cell: clas/ov_sum[10]_i_1 at SLICE_X39Y102 on A5LUT
		LUT5 : clas/ov_sum[10]_i_2
			Placed cell: clas/ov_sum[10]_i_2 at SLICE_X57Y144 on A5LUT
		LUT2 : clas/ov_sum[0]_i_1
			Placed cell: clas/ov_sum[0]_i_1 at SLICE_X39Y101 on A5LUT
		LUT3 : clas/ov_sum[7]_i_1
			Placed cell: clas/ov_sum[7]_i_1 at SLICE_X57Y141 on A5LUT
		LUT3 : clas/ov_sum[11]_i_1
			Placed cell: clas/ov_sum[11]_i_1 at SLICE_X39Y104 on A5LUT
		LUT5 : clas/ov_sum[14]_i_2
			Placed cell: clas/ov_sum[14]_i_2 at SLICE_X57Y142 on A5LUT
		LUT5 : clas/ov_sum[14]_i_1
			Placed cell: clas/ov_sum[14]_i_1 at SLICE_X39Y103 on A5LUT
		LUT3 : clas/ov_sum[5]_i_1
			Placed cell: clas/ov_sum[5]_i_1 at SLICE_X39Y106 on A5LUT
		LUT6 : clas/ov_sum[2]_i_1
			Placed cell: clas/ov_sum[2]_i_1 at SLICE_X57Y140 on A6LUT
		LUT5 : clas/ov_sum[8]_i_2
			Placed cell: clas/ov_sum[8]_i_2 at SLICE_X39Y105 on A5LUT
		LUT5 : clas/ov_sum[8]_i_1
			Placed cell: clas/ov_sum[8]_i_1 at SLICE_X39Y108 on A5LUT
		LUT5 : deserializer_inst_b/FSM_sequential_state[0]_i_1__1
			Placed cell: deserializer_inst_b/FSM_sequential_state[0]_i_1__1 at SLICE_X39Y107 on A5LUT
		LUT2 : deserializer_inst_b/o_ready_i_2
			Placed cell: deserializer_inst_b/o_ready_i_2 at SLICE_X39Y109 on A5LUT
		LUT2 : deserializer_inst_b/shift_reg[6]_i_1__1
			Placed cell: deserializer_inst_b/shift_reg[6]_i_1__1 at SLICE_X57Y138 on A5LUT
		LUT2 : deserializer_inst_b/shift_reg[4]_i_1__1
			Placed cell: deserializer_inst_b/shift_reg[4]_i_1__1 at SLICE_X57Y139 on A5LUT
		LUT4 : deserializer_inst_b/counter[0]_i_1__0
			Placed cell: deserializer_inst_b/counter[0]_i_1__0 at SLICE_X57Y136 on A5LUT
		LUT2 : deserializer_inst_b/shift_reg[8]_i_1__1
			Placed cell: deserializer_inst_b/shift_reg[8]_i_1__1 at SLICE_X57Y137 on A5LUT
		LUT5 : deserializer_inst_b/shift_reg[15]_i_1__0
			Placed cell: deserializer_inst_b/shift_reg[15]_i_1__0 at SLICE_X57Y134 on A5LUT
		LUT5 : deserializer_inst_b/counter[3]_i_1__0
			Placed cell: deserializer_inst_b/counter[3]_i_1__0 at SLICE_X57Y135 on A5LUT
		LUT2 : deserializer_inst_b/shift_reg[13]_i_1__1
			Placed cell: deserializer_inst_b/shift_reg[13]_i_1__1 at SLICE_X57Y132 on A5LUT
		LUT6 : deserializer_inst_b/FSM_sequential_state[0]_i_2__0
			Placed cell: deserializer_inst_b/FSM_sequential_state[0]_i_2__0 at SLICE_X57Y133 on A6LUT
		LUT5 : deserializer_inst_b/counter[1]_i_1__0
			Placed cell: deserializer_inst_b/counter[1]_i_1__0 at SLICE_X57Y130 on A5LUT
		LUT2 : deserializer_inst_b/shift_reg[11]_i_1__1
			Placed cell: deserializer_inst_b/shift_reg[11]_i_1__1 at SLICE_X57Y131 on A5LUT
		LUT2 : deserializer_inst_b/shift_reg[1]_i_1__1
			Placed cell: deserializer_inst_b/shift_reg[1]_i_1__1 at SLICE_X87Y1 on A5LUT
		LUT2 : deserializer_inst_b/shift_reg[3]_i_1__1
			Placed cell: deserializer_inst_b/shift_reg[3]_i_1__1 at SLICE_X87Y2 on A5LUT
		LUT3 : deserializer_inst_b/counter[4]_i_3__0
			Placed cell: deserializer_inst_b/counter[4]_i_3__0 at SLICE_X87Y0 on A5LUT
		LUT2 : deserializer_inst_b/shift_reg[15]_i_2__1
			Placed cell: deserializer_inst_b/shift_reg[15]_i_2__1 at SLICE_X87Y5 on A5LUT
		LUT2 : deserializer_inst_b/shift_reg[5]_i_1__1
			Placed cell: deserializer_inst_b/shift_reg[5]_i_1__1 at SLICE_X87Y6 on A5LUT
		LUT5 : deserializer_inst_b/counter[4]_i_2__0
			Placed cell: deserializer_inst_b/counter[4]_i_2__0 at SLICE_X39Y120 on A5LUT
		LUT6 : deserializer_inst_b/ov_dout[15]_i_1__0
			Placed cell: deserializer_inst_b/ov_dout[15]_i_1__0 at SLICE_X87Y3 on A6LUT
		LUT2 : deserializer_inst_b/shift_reg[9]_i_1__1
			Placed cell: deserializer_inst_b/shift_reg[9]_i_1__1 at SLICE_X87Y4 on A5LUT
		LUT3 : deserializer_inst_b/FSM_sequential_state[1]_i_1
			Placed cell: deserializer_inst_b/FSM_sequential_state[1]_i_1 at SLICE_X39Y122 on A5LUT
		LUT2 : deserializer_inst_b/shift_reg[7]_i_1__1
			Placed cell: deserializer_inst_b/shift_reg[7]_i_1__1 at SLICE_X87Y9 on A5LUT
		LUT2 : deserializer_inst_b/shift_reg[14]_i_1__1
			Placed cell: deserializer_inst_b/shift_reg[14]_i_1__1 at SLICE_X39Y121 on A5LUT
		LUT2 : deserializer_inst_b/counter[4]_i_1__1
			Placed cell: deserializer_inst_b/counter[4]_i_1__1 at SLICE_X39Y124 on A5LUT
		LUT2 : deserializer_inst_b/o_dout_valid_i_1__0
			Placed cell: deserializer_inst_b/o_dout_valid_i_1__0 at SLICE_X87Y7 on A5LUT
		LUT2 : deserializer_inst_b/shift_reg[12]_i_1__1
			Placed cell: deserializer_inst_b/shift_reg[12]_i_1__1 at SLICE_X39Y123 on A5LUT
		LUT6 : deserializer_inst_b/counter[2]_i_1__0
			Placed cell: deserializer_inst_b/counter[2]_i_1__0 at SLICE_X87Y8 on A6LUT
		LUT2 : deserializer_inst_b/shift_reg[0]_i_1__1
			Placed cell: deserializer_inst_b/shift_reg[0]_i_1__1 at SLICE_X39Y126 on A5LUT
		LUT2 : deserializer_inst_b/shift_reg[10]_i_1__1
			Placed cell: deserializer_inst_b/shift_reg[10]_i_1__1 at SLICE_X39Y125 on A5LUT
		LUT2 : deserializer_inst_b/shift_reg[2]_i_1__1
			Placed cell: deserializer_inst_b/shift_reg[2]_i_1__1 at SLICE_X39Y128 on A5LUT
		LUT5 : deserializer_inst_a/FSM_sequential_state[0]_i_1__0
			Placed cell: deserializer_inst_a/FSM_sequential_state[0]_i_1__0 at SLICE_X39Y127 on A5LUT
		LUT2 : deserializer_inst_a/shift_reg[4]_i_1__0
			Placed cell: deserializer_inst_a/shift_reg[4]_i_1__0 at SLICE_X39Y129 on A5LUT
		LUT5 : deserializer_inst_a/counter[3]_i_1
			Placed cell: deserializer_inst_a/counter[3]_i_1 at SLICE_X39Y111 on A5LUT
		LUT2 : deserializer_inst_a/shift_reg[6]_i_1__0
			Placed cell: deserializer_inst_a/shift_reg[6]_i_1__0 at SLICE_X39Y110 on A5LUT
		LUT2 : deserializer_inst_a/o_ready_i_1__0
			Placed cell: deserializer_inst_a/o_ready_i_1__0 at SLICE_X39Y113 on A5LUT
		LUT5 : deserializer_inst_a/counter[4]_i_2
			Placed cell: deserializer_inst_a/counter[4]_i_2 at SLICE_X39Y112 on A5LUT
		LUT3 : deserializer_inst_a/counter[4]_i_3
			Placed cell: deserializer_inst_a/counter[4]_i_3 at SLICE_X39Y115 on A5LUT
		LUT5 : deserializer_inst_a/shift_reg[15]_i_1
			Placed cell: deserializer_inst_a/shift_reg[15]_i_1 at SLICE_X39Y114 on A5LUT
		LUT2 : deserializer_inst_a/o_ready_i_1
			Placed cell: deserializer_inst_a/o_ready_i_1 at SLICE_X39Y117 on A5LUT
		LUT2 : deserializer_inst_a/shift_reg[8]_i_1__0
			Placed cell: deserializer_inst_a/shift_reg[8]_i_1__0 at SLICE_X39Y116 on A5LUT
		LUT2 : deserializer_inst_a/shift_reg[13]_i_1__0
			Placed cell: deserializer_inst_a/shift_reg[13]_i_1__0 at SLICE_X39Y119 on A5LUT
		LUT2 : deserializer_inst_a/shift_reg[11]_i_1__0
			Placed cell: deserializer_inst_a/shift_reg[11]_i_1__0 at SLICE_X39Y118 on A5LUT
		LUT6 : deserializer_inst_a/ov_dout[15]_i_1
			Placed cell: deserializer_inst_a/ov_dout[15]_i_1 at SLICE_X39Y140 on A6LUT
		LUT6 : deserializer_inst_a/counter[2]_i_1
			Placed cell: deserializer_inst_a/counter[2]_i_1 at SLICE_X39Y142 on A6LUT
		LUT2 : deserializer_inst_a/shift_reg[1]_i_1__0
			Placed cell: deserializer_inst_a/shift_reg[1]_i_1__0 at SLICE_X39Y141 on A5LUT
		LUT2 : deserializer_inst_a/shift_reg[3]_i_1__0
			Placed cell: deserializer_inst_a/shift_reg[3]_i_1__0 at SLICE_X39Y144 on A5LUT
		LUT6 : deserializer_inst_a/FSM_sequential_state[0]_i_2
			Placed cell: deserializer_inst_a/FSM_sequential_state[0]_i_2 at SLICE_X39Y143 on A6LUT
		LUT2 : deserializer_inst_a/shift_reg[15]_i_2__0
			Placed cell: deserializer_inst_a/shift_reg[15]_i_2__0 at SLICE_X39Y146 on A5LUT
		LUT3 : deserializer_inst_a/FSM_sequential_state[1]_i_1__0
			Placed cell: deserializer_inst_a/FSM_sequential_state[1]_i_1__0 at SLICE_X39Y145 on A5LUT
		LUT2 : deserializer_inst_a/shift_reg[5]_i_1__0
			Placed cell: deserializer_inst_a/shift_reg[5]_i_1__0 at SLICE_X39Y148 on A5LUT
		LUT4 : deserializer_inst_a/counter[0]_i_1
			Placed cell: deserializer_inst_a/counter[0]_i_1 at SLICE_X39Y147 on A5LUT
		LUT5 : deserializer_inst_a/counter[1]_i_1
			Placed cell: deserializer_inst_a/counter[1]_i_1 at SLICE_X39Y149 on A5LUT
		LUT2 : deserializer_inst_a/o_ready_OBUF_inst_i_1
			Placed cell: deserializer_inst_a/o_ready_OBUF_inst_i_1 at SLICE_X74Y0 on A5LUT
		LUT2 : deserializer_inst_a/shift_reg[9]_i_1__0
			Placed cell: deserializer_inst_a/shift_reg[9]_i_1__0 at SLICE_X74Y3 on A5LUT
		LUT2 : deserializer_inst_a/des_o_valid_i_1
			Placed cell: deserializer_inst_a/des_o_valid_i_1 at SLICE_X74Y4 on A5LUT
		LUT2 : deserializer_inst_a/shift_reg[7]_i_1__0
			Placed cell: deserializer_inst_a/shift_reg[7]_i_1__0 at SLICE_X74Y1 on A5LUT
		LUT2 : deserializer_inst_a/shift_reg[14]_i_1__0
			Placed cell: deserializer_inst_a/shift_reg[14]_i_1__0 at SLICE_X74Y2 on A5LUT
		LUT2 : deserializer_inst_a/o_dout_valid_i_1__1
			Placed cell: deserializer_inst_a/o_dout_valid_i_1__1 at SLICE_X74Y7 on A5LUT
		LUT2 : deserializer_inst_a/counter[4]_i_1__0
			Placed cell: deserializer_inst_a/counter[4]_i_1__0 at SLICE_X74Y8 on A5LUT
		LUT2 : deserializer_inst_a/shift_reg[12]_i_1__0
			Placed cell: deserializer_inst_a/shift_reg[12]_i_1__0 at SLICE_X39Y131 on A5LUT
		LUT2 : deserializer_inst_a/shift_reg[0]_i_1__0
			Placed cell: deserializer_inst_a/shift_reg[0]_i_1__0 at SLICE_X74Y5 on A5LUT
		LUT2 : deserializer_inst_a/shift_reg[10]_i_1__0
			Placed cell: deserializer_inst_a/shift_reg[10]_i_1__0 at SLICE_X39Y130 on A5LUT
		LUT2 : deserializer_inst_a/shift_reg[2]_i_1__0
			Placed cell: deserializer_inst_a/shift_reg[2]_i_1__0 at SLICE_X74Y6 on A5LUT
	Placing FDRE cells...
		FDRE : des_o_valid_reg
			Placed cell: des_o_valid_reg at SLICE_X39Y133 on AFF
		FDRE : serializer_inst/shift_reg_reg[1]
			Placed cell: serializer_inst/shift_reg_reg[1] at SLICE_X39Y132 on AFF
		FDRE : serializer_inst/o_dout_valid_reg
			Placed cell: serializer_inst/o_dout_valid_reg at SLICE_X39Y135 on AFF
		FDRE : serializer_inst/shift_reg_reg[9]
			Placed cell: serializer_inst/shift_reg_reg[9] at SLICE_X74Y9 on AFF
		FDRE : serializer_inst/shift_reg_reg[5]
			Placed cell: serializer_inst/shift_reg_reg[5] at SLICE_X39Y134 on AFF
		FDRE : serializer_inst/shift_reg_reg[12]
			Placed cell: serializer_inst/shift_reg_reg[12] at SLICE_X39Y137 on AFF
		FDRE : serializer_inst/counter_reg[0]
			Placed cell: serializer_inst/counter_reg[0] at SLICE_X39Y136 on AFF
		FDRE : serializer_inst/counter_reg[4]
			Placed cell: serializer_inst/counter_reg[4] at SLICE_X39Y139 on AFF
		FDRE : serializer_inst/shift_reg_reg[4]
			Placed cell: serializer_inst/shift_reg_reg[4] at SLICE_X39Y138 on AFF
		FDRE : serializer_inst/shift_reg_reg[0]
			Placed cell: serializer_inst/shift_reg_reg[0] at SLICE_X84Y100 on AFF
		FDRE : serializer_inst/shift_reg_reg[8]
			Placed cell: serializer_inst/shift_reg_reg[8] at SLICE_X84Y137 on AFF
		FDRE : serializer_inst/shift_reg_reg[13]
			Placed cell: serializer_inst/shift_reg_reg[13] at SLICE_X84Y136 on AFF
		FDRE : serializer_inst/counter_reg[1]
			Placed cell: serializer_inst/counter_reg[1] at SLICE_X84Y135 on AFF
		FDRE : serializer_inst/shift_reg_reg[3]
			Placed cell: serializer_inst/shift_reg_reg[3] at SLICE_X84Y134 on AFF
		FDRE : serializer_inst/shift_reg_reg[7]
			Placed cell: serializer_inst/shift_reg_reg[7] at SLICE_X84Y139 on AFF
		FDRE : serializer_inst/shift_reg_reg[14]
			Placed cell: serializer_inst/shift_reg_reg[14] at SLICE_X84Y138 on AFF
		FDRE : serializer_inst/shift_reg_reg[10]
			Placed cell: serializer_inst/shift_reg_reg[10] at SLICE_X84Y140 on AFF
		FDRE : serializer_inst/o_ready_reg
			Placed cell: serializer_inst/o_ready_reg at SLICE_X84Y144 on AFF
		FDRE : serializer_inst/counter_reg[2]
			Placed cell: serializer_inst/counter_reg[2] at SLICE_X84Y143 on AFF
		FDRE : serializer_inst/FSM_sequential_state_reg[0]
			Placed cell: serializer_inst/FSM_sequential_state_reg[0] at SLICE_X84Y142 on AFF
		FDRE : serializer_inst/shift_reg_reg[2]
			Placed cell: serializer_inst/shift_reg_reg[2] at SLICE_X84Y141 on AFF
		FDRE : serializer_inst/shift_reg_reg[6]
			Placed cell: serializer_inst/shift_reg_reg[6] at SLICE_X84Y126 on AFF
		FDRE : serializer_inst/shift_reg_reg[15]
			Placed cell: serializer_inst/shift_reg_reg[15] at SLICE_X84Y125 on AFF
		FDRE : serializer_inst/shift_reg_reg[11]
			Placed cell: serializer_inst/shift_reg_reg[11] at SLICE_X84Y124 on AFF
		FDRE : serializer_inst/counter_reg[3]
			Placed cell: serializer_inst/counter_reg[3] at SLICE_X84Y123 on AFF
		FDRE : serializer_inst/FSM_sequential_state_reg[1]
			Placed cell: serializer_inst/FSM_sequential_state_reg[1] at SLICE_X84Y129 on AFF
		FDRE : clas/b_reg[13]
			Placed cell: clas/b_reg[13] at SLICE_X84Y128 on AFF
		FDRE : clas/b_reg[6]
			Placed cell: clas/b_reg[6] at SLICE_X84Y127 on AFF
		FDRE : clas/b_reg[2]
			Placed cell: clas/b_reg[2] at SLICE_X84Y133 on AFF
		FDRE : clas/a_reg[6]
			Placed cell: clas/a_reg[6] at SLICE_X61Y0 on AFF
		FDRE : clas/a_reg[15]
			Placed cell: clas/a_reg[15] at SLICE_X84Y132 on AFF
		FDRE : clas/a_reg[11]
			Placed cell: clas/a_reg[11] at SLICE_X84Y131 on AFF
		FDRE : clas/ov_sum_reg[4]
			Placed cell: clas/ov_sum_reg[4] at SLICE_X61Y2 on AFF
		FDRE : clas/ov_sum_reg[8]
			Placed cell: clas/ov_sum_reg[8] at SLICE_X84Y130 on AFF
		FDRE : clas/ov_sum_reg[14]
			Placed cell: clas/ov_sum_reg[14] at SLICE_X61Y1 on AFF
		FDRE : clas/a_reg[2]
			Placed cell: clas/a_reg[2] at SLICE_X84Y115 on AFF
		FDRE : clas/ov_sum_reg[10]
			Placed cell: clas/ov_sum_reg[10] at SLICE_X61Y4 on AFF
		FDRE : clas/a_reg[7]
			Placed cell: clas/a_reg[7] at SLICE_X84Y114 on AFF
		FDRE : clas/b_reg[9]
			Placed cell: clas/b_reg[9] at SLICE_X61Y3 on AFF
		FDRE : clas/a_reg[14]
			Placed cell: clas/a_reg[14] at SLICE_X84Y113 on AFF
		FDRE : clas/a_reg[3]
			Placed cell: clas/a_reg[3] at SLICE_X61Y6 on AFF
		FDRE : clas/b_reg[5]
			Placed cell: clas/b_reg[5] at SLICE_X84Y112 on AFF
		FDRE : clas/a_reg[10]
			Placed cell: clas/a_reg[10] at SLICE_X61Y5 on AFF
		FDRE : clas/b_reg[12]
			Placed cell: clas/b_reg[12] at SLICE_X84Y119 on AFF
		FDRE : clas/ov_sum_reg[3]
			Placed cell: clas/ov_sum_reg[3] at SLICE_X61Y8 on AFF
		FDRE : clas/ov_sum_reg[7]
			Placed cell: clas/ov_sum_reg[7] at SLICE_X84Y118 on AFF
		FDRE : clas/ov_sum_reg[13]
			Placed cell: clas/ov_sum_reg[13] at SLICE_X61Y7 on AFF
		FDRE : clas/b_reg[1]
			Placed cell: clas/b_reg[1] at SLICE_X84Y117 on AFF
		FDRE : clas/b_reg[15]
			Placed cell: clas/b_reg[15] at SLICE_X84Y116 on AFF
		FDRE : clas/b_reg[8]
			Placed cell: clas/b_reg[8] at SLICE_X61Y9 on AFF
		FDRE : clas/a_reg[8]
			Placed cell: clas/a_reg[8] at SLICE_X91Y88 on AFF
		FDRE : clas/a_reg[13]
			Placed cell: clas/a_reg[13] at SLICE_X91Y89 on AFF
		FDRE : clas/b_reg[4]
			Placed cell: clas/b_reg[4] at SLICE_X91Y86 on AFF
		FDRE : clas/a_reg[4]
			Placed cell: clas/a_reg[4] at SLICE_X91Y87 on AFF
		FDRE : clas/b_reg[11]
			Placed cell: clas/b_reg[11] at SLICE_X91Y84 on AFF
		FDRE : clas/ov_sum_reg[2]
			Placed cell: clas/ov_sum_reg[2] at SLICE_X91Y85 on AFF
		FDRE : clas/ov_sum_reg[6]
			Placed cell: clas/ov_sum_reg[6] at SLICE_X91Y82 on AFF
		FDRE : clas/ov_sum_reg[12]
			Placed cell: clas/ov_sum_reg[12] at SLICE_X91Y83 on AFF
		FDRE : clas/b_reg[0]
			Placed cell: clas/b_reg[0] at SLICE_X91Y80 on AFF
		FDRE : clas/a_reg[0]
			Placed cell: clas/a_reg[0] at SLICE_X91Y81 on AFF
		FDRE : clas/a_reg[9]
			Placed cell: clas/a_reg[9] at SLICE_X84Y122 on AFF
		FDRE : clas/b_reg[14]
			Placed cell: clas/b_reg[14] at SLICE_X84Y121 on AFF
		FDRE : clas/b_reg[7]
			Placed cell: clas/b_reg[7] at SLICE_X84Y120 on AFF
		FDRE : clas/a_reg[12]
			Placed cell: clas/a_reg[12] at SLICE_X84Y104 on AFF
		FDRE : clas/a_reg[5]
			Placed cell: clas/a_reg[5] at SLICE_X84Y103 on AFF
		FDRE : clas/b_reg[3]
			Placed cell: clas/b_reg[3] at SLICE_X84Y102 on AFF
		FDRE : clas/o_cout_reg
			Placed cell: clas/o_cout_reg at SLICE_X84Y101 on AFF
		FDRE : clas/ov_sum_reg[0]
			Placed cell: clas/ov_sum_reg[0] at SLICE_X84Y108 on AFF
		FDRE : clas/b_reg[10]
			Placed cell: clas/b_reg[10] at SLICE_X84Y107 on AFF
		FDRE : clas/ov_sum_reg[1]
			Placed cell: clas/ov_sum_reg[1] at SLICE_X84Y106 on AFF
		FDRE : clas/ov_sum_reg[15]
			Placed cell: clas/ov_sum_reg[15] at SLICE_X84Y105 on AFF
		FDRE : clas/ov_sum_reg[5]
			Placed cell: clas/ov_sum_reg[5] at SLICE_X91Y99 on AFF
		FDRE : clas/a_reg[1]
			Placed cell: clas/a_reg[1] at SLICE_X91Y97 on AFF
		FDRE : clas/ov_sum_reg[11]
			Placed cell: clas/ov_sum_reg[11] at SLICE_X84Y109 on AFF
		FDRE : clas/ov_sum_reg[9]
			Placed cell: clas/ov_sum_reg[9] at SLICE_X91Y98 on AFF
		FDRE : deserializer_inst_b/shift_reg_reg[1]
			Placed cell: deserializer_inst_b/shift_reg_reg[1] at SLICE_X91Y95 on AFF
		FDRE : deserializer_inst_b/o_dout_valid_reg
			Placed cell: deserializer_inst_b/o_dout_valid_reg at SLICE_X91Y96 on AFF
		FDRE : deserializer_inst_b/shift_reg_reg[9]
			Placed cell: deserializer_inst_b/shift_reg_reg[9] at SLICE_X91Y93 on AFF
		FDRE : deserializer_inst_b/shift_reg_reg[5]
			Placed cell: deserializer_inst_b/shift_reg_reg[5] at SLICE_X91Y94 on AFF
		FDRE : deserializer_inst_b/ov_dout_reg[14]
			Placed cell: deserializer_inst_b/ov_dout_reg[14] at SLICE_X91Y91 on AFF
		FDRE : deserializer_inst_b/shift_reg_reg[12]
			Placed cell: deserializer_inst_b/shift_reg_reg[12] at SLICE_X91Y92 on AFF
		FDRE : deserializer_inst_b/counter_reg[0]
			Placed cell: deserializer_inst_b/counter_reg[0] at SLICE_X91Y90 on AFF
		FDRE : deserializer_inst_b/ov_dout_reg[10]
			Placed cell: deserializer_inst_b/ov_dout_reg[10] at SLICE_X84Y111 on AFF
		FDRE : deserializer_inst_b/ov_dout_reg[7]
			Placed cell: deserializer_inst_b/ov_dout_reg[7] at SLICE_X84Y110 on AFF
		FDRE : deserializer_inst_b/counter_reg[4]
			Placed cell: deserializer_inst_b/counter_reg[4] at SLICE_X111Y24 on AFF
		FDRE : deserializer_inst_b/ov_dout_reg[3]
			Placed cell: deserializer_inst_b/ov_dout_reg[3] at SLICE_X111Y23 on AFF
		FDRE : deserializer_inst_b/shift_reg_reg[4]
			Placed cell: deserializer_inst_b/shift_reg_reg[4] at SLICE_X111Y26 on AFF
		FDRE : deserializer_inst_b/shift_reg_reg[0]
			Placed cell: deserializer_inst_b/shift_reg_reg[0] at SLICE_X111Y25 on AFF
		FDRE : deserializer_inst_b/shift_reg_reg[8]
			Placed cell: deserializer_inst_b/shift_reg_reg[8] at SLICE_X111Y20 on AFF
		FDRE : deserializer_inst_b/ov_dout_reg[13]
			Placed cell: deserializer_inst_b/ov_dout_reg[13] at SLICE_X91Y68 on AFF
		FDRE : deserializer_inst_b/shift_reg_reg[13]
			Placed cell: deserializer_inst_b/shift_reg_reg[13] at SLICE_X111Y22 on AFF
		FDRE : deserializer_inst_b/counter_reg[1]
			Placed cell: deserializer_inst_b/counter_reg[1] at SLICE_X91Y69 on AFF
		FDRE : deserializer_inst_b/ov_dout_reg[6]
			Placed cell: deserializer_inst_b/ov_dout_reg[6] at SLICE_X111Y21 on AFF
		FDRE : deserializer_inst_b/ov_dout_reg[2]
			Placed cell: deserializer_inst_b/ov_dout_reg[2] at SLICE_X91Y66 on AFF
		FDRE : deserializer_inst_b/ov_dout_reg[1]
			Placed cell: deserializer_inst_b/ov_dout_reg[1] at SLICE_X91Y67 on AFF
		FDRE : deserializer_inst_b/shift_reg_reg[3]
			Placed cell: deserializer_inst_b/shift_reg_reg[3] at SLICE_X91Y64 on AFF
		FDRE : deserializer_inst_b/shift_reg_reg[7]
			Placed cell: deserializer_inst_b/shift_reg_reg[7] at SLICE_X91Y65 on AFF
		FDRE : deserializer_inst_b/shift_reg_reg[14]
			Placed cell: deserializer_inst_b/shift_reg_reg[14] at SLICE_X91Y62 on AFF
		FDRE : deserializer_inst_b/shift_reg_reg[10]
			Placed cell: deserializer_inst_b/shift_reg_reg[10] at SLICE_X111Y28 on AFF
		FDRE : deserializer_inst_b/ov_dout_reg[9]
			Placed cell: deserializer_inst_b/ov_dout_reg[9] at SLICE_X91Y63 on AFF
		FDRE : deserializer_inst_b/o_ready_reg
			Placed cell: deserializer_inst_b/o_ready_reg at SLICE_X111Y27 on AFF
		FDRE : deserializer_inst_b/counter_reg[2]
			Placed cell: deserializer_inst_b/counter_reg[2] at SLICE_X91Y60 on AFF
		FDRE : deserializer_inst_b/ov_dout_reg[12]
			Placed cell: deserializer_inst_b/ov_dout_reg[12] at SLICE_X91Y61 on AFF
		FDRE : deserializer_inst_b/ov_dout_reg[5]
			Placed cell: deserializer_inst_b/ov_dout_reg[5] at SLICE_X111Y29 on AFF
		FDRE : deserializer_inst_b/FSM_sequential_state_reg[0]
			Placed cell: deserializer_inst_b/FSM_sequential_state_reg[0] at SLICE_X111Y13 on AFF
		FDRE : deserializer_inst_b/ov_dout_reg[0]
			Placed cell: deserializer_inst_b/ov_dout_reg[0] at SLICE_X111Y12 on AFF
		FDRE : deserializer_inst_b/shift_reg_reg[2]
			Placed cell: deserializer_inst_b/shift_reg_reg[2] at SLICE_X111Y15 on AFF
		FDRE : deserializer_inst_b/shift_reg_reg[6]
			Placed cell: deserializer_inst_b/shift_reg_reg[6] at SLICE_X111Y14 on AFF
		FDRE : deserializer_inst_b/shift_reg_reg[15]
			Placed cell: deserializer_inst_b/shift_reg_reg[15] at SLICE_X91Y79 on AFF
		FDRE : deserializer_inst_b/ov_dout_reg[15]
			Placed cell: deserializer_inst_b/ov_dout_reg[15] at SLICE_X111Y11 on AFF
		FDRE : deserializer_inst_b/shift_reg_reg[11]
			Placed cell: deserializer_inst_b/shift_reg_reg[11] at SLICE_X111Y10 on AFF
		FDRE : deserializer_inst_b/ov_dout_reg[8]
			Placed cell: deserializer_inst_b/ov_dout_reg[8] at SLICE_X91Y77 on AFF
		FDRE : deserializer_inst_b/ov_dout_reg[11]
			Placed cell: deserializer_inst_b/ov_dout_reg[11] at SLICE_X91Y78 on AFF
		FDRE : deserializer_inst_b/counter_reg[3]
			Placed cell: deserializer_inst_b/counter_reg[3] at SLICE_X91Y75 on AFF
		FDRE : deserializer_inst_b/ov_dout_reg[4]
			Placed cell: deserializer_inst_b/ov_dout_reg[4] at SLICE_X91Y76 on AFF
		FDRE : deserializer_inst_b/FSM_sequential_state_reg[1]
			Placed cell: deserializer_inst_b/FSM_sequential_state_reg[1] at SLICE_X91Y73 on AFF
		FDRE : deserializer_inst_a/shift_reg_reg[1]
			Placed cell: deserializer_inst_a/shift_reg_reg[1] at SLICE_X111Y17 on AFF
		FDRE : deserializer_inst_a/o_dout_valid_reg
			Placed cell: deserializer_inst_a/o_dout_valid_reg at SLICE_X91Y74 on AFF
		FDRE : deserializer_inst_a/shift_reg_reg[9]
			Placed cell: deserializer_inst_a/shift_reg_reg[9] at SLICE_X111Y16 on AFF
		FDRE : deserializer_inst_a/shift_reg_reg[5]
			Placed cell: deserializer_inst_a/shift_reg_reg[5] at SLICE_X91Y71 on AFF
		FDRE : deserializer_inst_a/ov_dout_reg[14]
			Placed cell: deserializer_inst_a/ov_dout_reg[14] at SLICE_X111Y19 on AFF
		FDRE : deserializer_inst_a/shift_reg_reg[12]
			Placed cell: deserializer_inst_a/shift_reg_reg[12] at SLICE_X91Y72 on AFF
		FDRE : deserializer_inst_a/counter_reg[0]
			Placed cell: deserializer_inst_a/counter_reg[0] at SLICE_X111Y18 on AFF
		FDRE : deserializer_inst_a/ov_dout_reg[10]
			Placed cell: deserializer_inst_a/ov_dout_reg[10] at SLICE_X91Y70 on AFF
		FDRE : deserializer_inst_a/ov_dout_reg[7]
			Placed cell: deserializer_inst_a/ov_dout_reg[7] at SLICE_X111Y46 on AFF
		FDRE : deserializer_inst_a/counter_reg[4]
			Placed cell: deserializer_inst_a/counter_reg[4] at SLICE_X111Y45 on AFF
		FDRE : deserializer_inst_a/ov_dout_reg[3]
			Placed cell: deserializer_inst_a/ov_dout_reg[3] at SLICE_X111Y48 on AFF
		FDRE : deserializer_inst_a/shift_reg_reg[4]
			Placed cell: deserializer_inst_a/shift_reg_reg[4] at SLICE_X111Y47 on AFF
		FDRE : deserializer_inst_a/shift_reg_reg[0]
			Placed cell: deserializer_inst_a/shift_reg_reg[0] at SLICE_X91Y48 on AFF
		FDRE : deserializer_inst_a/shift_reg_reg[8]
			Placed cell: deserializer_inst_a/shift_reg_reg[8] at SLICE_X111Y42 on AFF
		FDRE : deserializer_inst_a/ov_dout_reg[13]
			Placed cell: deserializer_inst_a/ov_dout_reg[13] at SLICE_X91Y49 on AFF
		FDRE : deserializer_inst_a/shift_reg_reg[13]
			Placed cell: deserializer_inst_a/shift_reg_reg[13] at SLICE_X111Y41 on AFF
		FDRE : deserializer_inst_a/counter_reg[1]
			Placed cell: deserializer_inst_a/counter_reg[1] at SLICE_X91Y46 on AFF
		FDRE : deserializer_inst_a/ov_dout_reg[6]
			Placed cell: deserializer_inst_a/ov_dout_reg[6] at SLICE_X111Y44 on AFF
		FDRE : deserializer_inst_a/ov_dout_reg[2]
			Placed cell: deserializer_inst_a/ov_dout_reg[2] at SLICE_X91Y47 on AFF
		FDRE : deserializer_inst_a/ov_dout_reg[1]
			Placed cell: deserializer_inst_a/ov_dout_reg[1] at SLICE_X111Y43 on AFF
		FDRE : deserializer_inst_a/shift_reg_reg[3]
			Placed cell: deserializer_inst_a/shift_reg_reg[3] at SLICE_X91Y44 on AFF
		FDRE : deserializer_inst_a/shift_reg_reg[7]
			Placed cell: deserializer_inst_a/shift_reg_reg[7] at SLICE_X91Y45 on AFF
		FDRE : deserializer_inst_a/shift_reg_reg[14]
			Placed cell: deserializer_inst_a/shift_reg_reg[14] at SLICE_X91Y42 on AFF
		FDRE : deserializer_inst_a/shift_reg_reg[10]
			Placed cell: deserializer_inst_a/shift_reg_reg[10] at SLICE_X91Y43 on AFF
		FDRE : deserializer_inst_a/ov_dout_reg[9]
			Placed cell: deserializer_inst_a/ov_dout_reg[9] at SLICE_X91Y40 on AFF
		FDRE : deserializer_inst_a/o_ready_reg
			Placed cell: deserializer_inst_a/o_ready_reg at SLICE_X111Y49 on AFF
		FDRE : deserializer_inst_a/counter_reg[2]
			Placed cell: deserializer_inst_a/counter_reg[2] at SLICE_X91Y41 on AFF
		FDRE : deserializer_inst_a/ov_dout_reg[12]
			Placed cell: deserializer_inst_a/ov_dout_reg[12] at SLICE_X111Y40 on AFF
		FDRE : deserializer_inst_a/ov_dout_reg[5]
			Placed cell: deserializer_inst_a/ov_dout_reg[5] at SLICE_X84Y148 on AFF
		FDRE : deserializer_inst_a/FSM_sequential_state_reg[0]
			Placed cell: deserializer_inst_a/FSM_sequential_state_reg[0] at SLICE_X111Y35 on AFF
		FDRE : deserializer_inst_a/ov_dout_reg[0]
			Placed cell: deserializer_inst_a/ov_dout_reg[0] at SLICE_X84Y147 on AFF
		FDRE : deserializer_inst_a/shift_reg_reg[2]
			Placed cell: deserializer_inst_a/shift_reg_reg[2] at SLICE_X111Y34 on AFF
		FDRE : deserializer_inst_a/shift_reg_reg[6]
			Placed cell: deserializer_inst_a/shift_reg_reg[6] at SLICE_X84Y146 on AFF
		FDRE : deserializer_inst_a/shift_reg_reg[15]
			Placed cell: deserializer_inst_a/shift_reg_reg[15] at SLICE_X111Y37 on AFF
		FDRE : deserializer_inst_a/ov_dout_reg[15]
			Placed cell: deserializer_inst_a/ov_dout_reg[15] at SLICE_X84Y145 on AFF
		FDRE : deserializer_inst_a/shift_reg_reg[11]
			Placed cell: deserializer_inst_a/shift_reg_reg[11] at SLICE_X111Y36 on AFF
		FDRE : deserializer_inst_a/ov_dout_reg[8]
			Placed cell: deserializer_inst_a/ov_dout_reg[8] at SLICE_X91Y59 on AFF
		FDRE : deserializer_inst_a/ov_dout_reg[11]
			Placed cell: deserializer_inst_a/ov_dout_reg[11] at SLICE_X111Y31 on AFF
		FDRE : deserializer_inst_a/counter_reg[3]
			Placed cell: deserializer_inst_a/counter_reg[3] at SLICE_X111Y30 on AFF
		FDRE : deserializer_inst_a/ov_dout_reg[4]
			Placed cell: deserializer_inst_a/ov_dout_reg[4] at SLICE_X91Y57 on AFF
		FDRE : deserializer_inst_a/FSM_sequential_state_reg[1]
			Placed cell: deserializer_inst_a/FSM_sequential_state_reg[1] at SLICE_X111Y33 on AFF
	Placing DSP48E1 cells...
	Placing RAMB18E1 cells...

Printing sites in occupiedPlacements... (278)
	SLICE_X57Y129, SLICEL
		BEL: A5LUT, Cell: serializer_inst/shift_reg[1]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y127, SLICEL
		BEL: A5LUT, Cell: serializer_inst/o_ready_i_1__1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y128, SLICEL
		BEL: A5LUT, Cell: serializer_inst/counter[4]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y125, SLICEL
		BEL: A5LUT, Cell: serializer_inst/counter[0]_i_1__1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y126, SLICEL
		BEL: A5LUT, Cell: serializer_inst/shift_reg[8]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y123, SLICEL
		BEL: A5LUT, Cell: serializer_inst/shift_reg[15]_i_2(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y124, SLICEL
		BEL: A5LUT, Cell: serializer_inst/shift_reg[2]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y121, SLICEL
		BEL: A5LUT, Cell: serializer_inst/shift_reg[3]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y122, SLICEL
		BEL: A5LUT, Cell: serializer_inst/shift_reg[9]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y120, SLICEL
		BEL: A6LUT, Cell: serializer_inst/counter[3]_i_1__1(BEL: A6LUT)
	SLICE_X84Y100, SLICEL
		BEL: AFF, Cell: serializer_inst/shift_reg_reg[0](BEL: AFF)
	SLICE_X57Y118, SLICEL
		BEL: A5LUT, Cell: serializer_inst/shift_reg[0]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y119, SLICEL
		BEL: A5LUT, Cell: serializer_inst/counter[1]_i_1__1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y97, SLICEL
		BEL: A5LUT, Cell: serializer_inst/shift_reg[13]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y116, SLICEL
		BEL: A5LUT, Cell: serializer_inst/shift_reg[6]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y96, SLICEL
		BEL: A5LUT, Cell: serializer_inst/FSM_sequential_state[0]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y117, SLICEL
		BEL: A5LUT, Cell: serializer_inst/shift_reg[10]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y99, SLICEL
		BEL: A6LUT, Cell: serializer_inst/counter[4]_i_2__1(BEL: A6LUT)
	SLICE_X57Y114, SLICEL
		BEL: A5LUT, Cell: serializer_inst/FSM_sequential_state[1]_i_1__1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y98, SLICEL
		BEL: A5LUT, Cell: serializer_inst/shift_reg[12]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y115, SLICEL
		BEL: A6LUT, Cell: serializer_inst/FSM_sequential_state[1]_i_2(BEL: A6LUT)
	SLICE_X57Y112, SLICEL
		BEL: A5LUT, Cell: serializer_inst/o_dout_valid_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y113, SLICEL
		BEL: A5LUT, Cell: serializer_inst/shift_reg[5]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y110, SLICEL
		BEL: A5LUT, Cell: serializer_inst/shift_reg[14]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y111, SLICEL
		BEL: A6LUT, Cell: serializer_inst/shift_reg[15]_i_1__1(BEL: A6LUT)
	SLICE_X111Y93, SLICEL
		BEL: A5LUT, Cell: serializer_inst/counter[2]_i_1__1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y92, SLICEL
		BEL: A5LUT, Cell: serializer_inst/shift_reg[11]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y95, SLICEL
		BEL: A5LUT, Cell: serializer_inst/shift_reg[4]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y94, SLICEL
		BEL: A5LUT, Cell: serializer_inst/shift_reg[7]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y91, SLICEL
		BEL: A5LUT, Cell: clas/ov_sum[12]_i_2(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y90, SLICEL
		BEL: A5LUT, Cell: clas/ov_sum[12]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y109, SLICEL
		BEL: A5LUT, Cell: clas/ov_sum[13]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y107, SLICEL
		BEL: A6LUT, Cell: clas/ov_sum[4]_i_2(BEL: A6LUT)
	SLICE_X57Y108, SLICEL
		BEL: A5LUT, Cell: clas/ov_sum[4]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y105, SLICEL
		BEL: A6LUT, Cell: clas/o_cout_i_5(BEL: A6LUT)
	SLICE_X57Y106, SLICEL
		BEL: A5LUT, Cell: clas/o_cout_i_4(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y103, SLICEL
		BEL: A5LUT, Cell: clas/o_cout_i_3(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y104, SLICEL
		BEL: A5LUT, Cell: clas/o_cout_i_2(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y101, SLICEL
		BEL: A5LUT, Cell: clas/o_cout_i_8(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y102, SLICEL
		BEL: A6LUT, Cell: clas/o_cout_i_7(BEL: A6LUT)
	SLICE_X57Y100, SLICEL
		BEL: A5LUT, Cell: clas/o_cout_i_6(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X84Y137, SLICEL
		BEL: AFF, Cell: serializer_inst/shift_reg_reg[8](BEL: AFF)
	SLICE_X84Y136, SLICEL
		BEL: AFF, Cell: serializer_inst/shift_reg_reg[13](BEL: AFF)
	SLICE_X84Y135, SLICEL
		BEL: AFF, Cell: serializer_inst/counter_reg[1](BEL: AFF)
	SLICE_X84Y134, SLICEL
		BEL: AFF, Cell: serializer_inst/shift_reg_reg[3](BEL: AFF)
	SLICE_X84Y139, SLICEL
		BEL: AFF, Cell: serializer_inst/shift_reg_reg[7](BEL: AFF)
	SLICE_X84Y138, SLICEL
		BEL: AFF, Cell: serializer_inst/shift_reg_reg[14](BEL: AFF)
	SLICE_X84Y140, SLICEL
		BEL: AFF, Cell: serializer_inst/shift_reg_reg[10](BEL: AFF)
	SLICE_X84Y144, SLICEL
		BEL: AFF, Cell: serializer_inst/o_ready_reg(BEL: AFF)
	SLICE_X84Y143, SLICEL
		BEL: AFF, Cell: serializer_inst/counter_reg[2](BEL: AFF)
	SLICE_X84Y142, SLICEL
		BEL: AFF, Cell: serializer_inst/FSM_sequential_state_reg[0](BEL: AFF)
	SLICE_X84Y141, SLICEL
		BEL: AFF, Cell: serializer_inst/shift_reg_reg[2](BEL: AFF)
	SLICE_X84Y126, SLICEL
		BEL: AFF, Cell: serializer_inst/shift_reg_reg[6](BEL: AFF)
	SLICE_X84Y125, SLICEL
		BEL: AFF, Cell: serializer_inst/shift_reg_reg[15](BEL: AFF)
	SLICE_X84Y124, SLICEL
		BEL: AFF, Cell: serializer_inst/shift_reg_reg[11](BEL: AFF)
	SLICE_X84Y123, SLICEL
		BEL: AFF, Cell: serializer_inst/counter_reg[3](BEL: AFF)
	SLICE_X84Y129, SLICEL
		BEL: AFF, Cell: serializer_inst/FSM_sequential_state_reg[1](BEL: AFF)
	SLICE_X84Y128, SLICEL
		BEL: AFF, Cell: clas/b_reg[13](BEL: AFF)
	SLICE_X84Y127, SLICEL
		BEL: AFF, Cell: clas/b_reg[6](BEL: AFF)
	SLICE_X61Y0, SLICEL
		BEL: AFF, Cell: clas/a_reg[6](BEL: AFF)
	SLICE_X84Y133, SLICEL
		BEL: AFF, Cell: clas/b_reg[2](BEL: AFF)
	SLICE_X84Y132, SLICEL
		BEL: AFF, Cell: clas/a_reg[15](BEL: AFF)
	SLICE_X61Y2, SLICEL
		BEL: AFF, Cell: clas/ov_sum_reg[4](BEL: AFF)
	SLICE_X84Y131, SLICEL
		BEL: AFF, Cell: clas/a_reg[11](BEL: AFF)
	SLICE_X61Y1, SLICEL
		BEL: AFF, Cell: clas/ov_sum_reg[14](BEL: AFF)
	SLICE_X84Y130, SLICEL
		BEL: AFF, Cell: clas/ov_sum_reg[8](BEL: AFF)
	SLICE_X61Y4, SLICEL
		BEL: AFF, Cell: clas/ov_sum_reg[10](BEL: AFF)
	SLICE_X84Y115, SLICEL
		BEL: AFF, Cell: clas/a_reg[2](BEL: AFF)
	SLICE_X61Y3, SLICEL
		BEL: AFF, Cell: clas/b_reg[9](BEL: AFF)
	SLICE_X84Y114, SLICEL
		BEL: AFF, Cell: clas/a_reg[7](BEL: AFF)
	SLICE_X61Y6, SLICEL
		BEL: AFF, Cell: clas/a_reg[3](BEL: AFF)
	SLICE_X84Y113, SLICEL
		BEL: AFF, Cell: clas/a_reg[14](BEL: AFF)
	SLICE_X61Y5, SLICEL
		BEL: AFF, Cell: clas/a_reg[10](BEL: AFF)
	SLICE_X84Y112, SLICEL
		BEL: AFF, Cell: clas/b_reg[5](BEL: AFF)
	SLICE_X61Y8, SLICEL
		BEL: AFF, Cell: clas/ov_sum_reg[3](BEL: AFF)
	SLICE_X84Y119, SLICEL
		BEL: AFF, Cell: clas/b_reg[12](BEL: AFF)
	SLICE_X57Y149, SLICEL
		BEL: A5LUT, Cell: clas/o_cout_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X61Y7, SLICEL
		BEL: AFF, Cell: clas/ov_sum_reg[13](BEL: AFF)
	SLICE_X84Y118, SLICEL
		BEL: AFF, Cell: clas/ov_sum_reg[7](BEL: AFF)
	SLICE_X84Y117, SLICEL
		BEL: AFF, Cell: clas/b_reg[1](BEL: AFF)
	SLICE_X57Y147, SLICEL
		BEL: A5LUT, Cell: clas/ov_sum[3]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X61Y9, SLICEL
		BEL: AFF, Cell: clas/b_reg[8](BEL: AFF)
	SLICE_X84Y116, SLICEL
		BEL: AFF, Cell: clas/b_reg[15](BEL: AFF)
	SLICE_X57Y148, SLICEL
		BEL: A5LUT, Cell: clas/ov_sum[6]_i_2(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y88, SLICEL
		BEL: AFF, Cell: clas/a_reg[8](BEL: AFF)
	SLICE_X39Y100, SLICEL
		BEL: A5LUT, Cell: clas/ov_sum[6]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y145, SLICEL
		BEL: A5LUT, Cell: clas/ov_sum[9]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y89, SLICEL
		BEL: AFF, Cell: clas/a_reg[13](BEL: AFF)
	SLICE_X57Y146, SLICEL
		BEL: A5LUT, Cell: clas/ov_sum[1]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y86, SLICEL
		BEL: AFF, Cell: clas/b_reg[4](BEL: AFF)
	SLICE_X39Y102, SLICEL
		BEL: A5LUT, Cell: clas/ov_sum[10]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y143, SLICEL
		BEL: A5LUT, Cell: clas/ov_sum[15]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y87, SLICEL
		BEL: AFF, Cell: clas/a_reg[4](BEL: AFF)
	SLICE_X39Y101, SLICEL
		BEL: A5LUT, Cell: clas/ov_sum[0]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y144, SLICEL
		BEL: A5LUT, Cell: clas/ov_sum[10]_i_2(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y84, SLICEL
		BEL: AFF, Cell: clas/b_reg[11](BEL: AFF)
	SLICE_X39Y104, SLICEL
		BEL: A5LUT, Cell: clas/ov_sum[11]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y141, SLICEL
		BEL: A5LUT, Cell: clas/ov_sum[7]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y85, SLICEL
		BEL: AFF, Cell: clas/ov_sum_reg[2](BEL: AFF)
	SLICE_X39Y103, SLICEL
		BEL: A5LUT, Cell: clas/ov_sum[14]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y142, SLICEL
		BEL: A5LUT, Cell: clas/ov_sum[14]_i_2(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y82, SLICEL
		BEL: AFF, Cell: clas/ov_sum_reg[6](BEL: AFF)
	SLICE_X39Y106, SLICEL
		BEL: A5LUT, Cell: clas/ov_sum[5]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y83, SLICEL
		BEL: AFF, Cell: clas/ov_sum_reg[12](BEL: AFF)
	SLICE_X39Y105, SLICEL
		BEL: A5LUT, Cell: clas/ov_sum[8]_i_2(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y140, SLICEL
		BEL: A6LUT, Cell: clas/ov_sum[2]_i_1(BEL: A6LUT)
	SLICE_X91Y80, SLICEL
		BEL: AFF, Cell: clas/b_reg[0](BEL: AFF)
	SLICE_X39Y108, SLICEL
		BEL: A5LUT, Cell: clas/ov_sum[8]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y81, SLICEL
		BEL: AFF, Cell: clas/a_reg[0](BEL: AFF)
	SLICE_X39Y107, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_b/FSM_sequential_state[0]_i_1__1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X39Y109, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_b/o_ready_i_2(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X84Y122, SLICEL
		BEL: AFF, Cell: clas/a_reg[9](BEL: AFF)
	SLICE_X84Y121, SLICEL
		BEL: AFF, Cell: clas/b_reg[14](BEL: AFF)
	SLICE_X84Y120, SLICEL
		BEL: AFF, Cell: clas/b_reg[7](BEL: AFF)
	SLICE_X84Y104, SLICEL
		BEL: AFF, Cell: clas/a_reg[12](BEL: AFF)
	SLICE_X84Y103, SLICEL
		BEL: AFF, Cell: clas/a_reg[5](BEL: AFF)
	SLICE_X84Y102, SLICEL
		BEL: AFF, Cell: clas/b_reg[3](BEL: AFF)
	SLICE_X84Y101, SLICEL
		BEL: AFF, Cell: clas/o_cout_reg(BEL: AFF)
	SLICE_X84Y108, SLICEL
		BEL: AFF, Cell: clas/ov_sum_reg[0](BEL: AFF)
	SLICE_X57Y138, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_b/shift_reg[6]_i_1__1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X84Y107, SLICEL
		BEL: AFF, Cell: clas/b_reg[10](BEL: AFF)
	SLICE_X57Y139, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_b/shift_reg[4]_i_1__1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X84Y106, SLICEL
		BEL: AFF, Cell: clas/ov_sum_reg[1](BEL: AFF)
	SLICE_X57Y136, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_b/counter[0]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X84Y105, SLICEL
		BEL: AFF, Cell: clas/ov_sum_reg[15](BEL: AFF)
	SLICE_X57Y137, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_b/shift_reg[8]_i_1__1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y99, SLICEL
		BEL: AFF, Cell: clas/ov_sum_reg[5](BEL: AFF)
	SLICE_X57Y134, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_b/shift_reg[15]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X57Y135, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_b/counter[3]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y97, SLICEL
		BEL: AFF, Cell: clas/a_reg[1](BEL: AFF)
	SLICE_X57Y132, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_b/shift_reg[13]_i_1__1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y98, SLICEL
		BEL: AFF, Cell: clas/ov_sum_reg[9](BEL: AFF)
	SLICE_X84Y109, SLICEL
		BEL: AFF, Cell: clas/ov_sum_reg[11](BEL: AFF)
	SLICE_X57Y133, SLICEL
		BEL: A6LUT, Cell: deserializer_inst_b/FSM_sequential_state[0]_i_2__0(BEL: A6LUT)
	SLICE_X91Y95, SLICEL
		BEL: AFF, Cell: deserializer_inst_b/shift_reg_reg[1](BEL: AFF)
	SLICE_X57Y130, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_b/counter[1]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y96, SLICEL
		BEL: AFF, Cell: deserializer_inst_b/o_dout_valid_reg(BEL: AFF)
	SLICE_X57Y131, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_b/shift_reg[11]_i_1__1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y93, SLICEL
		BEL: AFF, Cell: deserializer_inst_b/shift_reg_reg[9](BEL: AFF)
	SLICE_X91Y94, SLICEL
		BEL: AFF, Cell: deserializer_inst_b/shift_reg_reg[5](BEL: AFF)
	SLICE_X91Y91, SLICEL
		BEL: AFF, Cell: deserializer_inst_b/ov_dout_reg[14](BEL: AFF)
	SLICE_X91Y92, SLICEL
		BEL: AFF, Cell: deserializer_inst_b/shift_reg_reg[12](BEL: AFF)
	SLICE_X91Y90, SLICEL
		BEL: AFF, Cell: deserializer_inst_b/counter_reg[0](BEL: AFF)
	SLICE_X84Y111, SLICEL
		BEL: AFF, Cell: deserializer_inst_b/ov_dout_reg[10](BEL: AFF)
	SLICE_X84Y110, SLICEL
		BEL: AFF, Cell: deserializer_inst_b/ov_dout_reg[7](BEL: AFF)
	SLICE_X111Y24, SLICEL
		BEL: AFF, Cell: deserializer_inst_b/counter_reg[4](BEL: AFF)
	SLICE_X87Y1, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_b/shift_reg[1]_i_1__1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y23, SLICEL
		BEL: AFF, Cell: deserializer_inst_b/ov_dout_reg[3](BEL: AFF)
	SLICE_X87Y2, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_b/shift_reg[3]_i_1__1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y26, SLICEL
		BEL: AFF, Cell: deserializer_inst_b/shift_reg_reg[4](BEL: AFF)
	SLICE_X111Y25, SLICEL
		BEL: AFF, Cell: deserializer_inst_b/shift_reg_reg[0](BEL: AFF)
	SLICE_X87Y0, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_b/counter[4]_i_3__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y20, SLICEL
		BEL: AFF, Cell: deserializer_inst_b/shift_reg_reg[8](BEL: AFF)
	SLICE_X87Y5, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_b/shift_reg[15]_i_2__1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X87Y6, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_b/shift_reg[5]_i_1__1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y22, SLICEL
		BEL: AFF, Cell: deserializer_inst_b/shift_reg_reg[13](BEL: AFF)
	SLICE_X91Y68, SLICEL
		BEL: AFF, Cell: deserializer_inst_b/ov_dout_reg[13](BEL: AFF)
	SLICE_X87Y3, SLICEL
		BEL: A6LUT, Cell: deserializer_inst_b/ov_dout[15]_i_1__0(BEL: A6LUT)
	SLICE_X39Y120, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_b/counter[4]_i_2__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y21, SLICEL
		BEL: AFF, Cell: deserializer_inst_b/ov_dout_reg[6](BEL: AFF)
	SLICE_X91Y69, SLICEL
		BEL: AFF, Cell: deserializer_inst_b/counter_reg[1](BEL: AFF)
	SLICE_X87Y4, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_b/shift_reg[9]_i_1__1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y66, SLICEL
		BEL: AFF, Cell: deserializer_inst_b/ov_dout_reg[2](BEL: AFF)
	SLICE_X87Y9, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_b/shift_reg[7]_i_1__1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X39Y122, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_b/FSM_sequential_state[1]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y67, SLICEL
		BEL: AFF, Cell: deserializer_inst_b/ov_dout_reg[1](BEL: AFF)
	SLICE_X39Y121, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_b/shift_reg[14]_i_1__1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y64, SLICEL
		BEL: AFF, Cell: deserializer_inst_b/shift_reg_reg[3](BEL: AFF)
	SLICE_X87Y7, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_b/o_dout_valid_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X39Y124, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_b/counter[4]_i_1__1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y65, SLICEL
		BEL: AFF, Cell: deserializer_inst_b/shift_reg_reg[7](BEL: AFF)
	SLICE_X87Y8, SLICEL
		BEL: A6LUT, Cell: deserializer_inst_b/counter[2]_i_1__0(BEL: A6LUT)
	SLICE_X39Y123, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_b/shift_reg[12]_i_1__1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y28, SLICEL
		BEL: AFF, Cell: deserializer_inst_b/shift_reg_reg[10](BEL: AFF)
	SLICE_X91Y62, SLICEL
		BEL: AFF, Cell: deserializer_inst_b/shift_reg_reg[14](BEL: AFF)
	SLICE_X39Y126, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_b/shift_reg[0]_i_1__1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y27, SLICEL
		BEL: AFF, Cell: deserializer_inst_b/o_ready_reg(BEL: AFF)
	SLICE_X91Y63, SLICEL
		BEL: AFF, Cell: deserializer_inst_b/ov_dout_reg[9](BEL: AFF)
	SLICE_X39Y125, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_b/shift_reg[10]_i_1__1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y60, SLICEL
		BEL: AFF, Cell: deserializer_inst_b/counter_reg[2](BEL: AFF)
	SLICE_X39Y128, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_b/shift_reg[2]_i_1__1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y29, SLICEL
		BEL: AFF, Cell: deserializer_inst_b/ov_dout_reg[5](BEL: AFF)
	SLICE_X91Y61, SLICEL
		BEL: AFF, Cell: deserializer_inst_b/ov_dout_reg[12](BEL: AFF)
	SLICE_X39Y127, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_a/FSM_sequential_state[0]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X39Y129, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_a/shift_reg[4]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y13, SLICEL
		BEL: AFF, Cell: deserializer_inst_b/FSM_sequential_state_reg[0](BEL: AFF)
	SLICE_X111Y12, SLICEL
		BEL: AFF, Cell: deserializer_inst_b/ov_dout_reg[0](BEL: AFF)
	SLICE_X111Y15, SLICEL
		BEL: AFF, Cell: deserializer_inst_b/shift_reg_reg[2](BEL: AFF)
	SLICE_X111Y14, SLICEL
		BEL: AFF, Cell: deserializer_inst_b/shift_reg_reg[6](BEL: AFF)
	SLICE_X111Y11, SLICEL
		BEL: AFF, Cell: deserializer_inst_b/ov_dout_reg[15](BEL: AFF)
	SLICE_X91Y79, SLICEL
		BEL: AFF, Cell: deserializer_inst_b/shift_reg_reg[15](BEL: AFF)
	SLICE_X111Y10, SLICEL
		BEL: AFF, Cell: deserializer_inst_b/shift_reg_reg[11](BEL: AFF)
	SLICE_X91Y77, SLICEL
		BEL: AFF, Cell: deserializer_inst_b/ov_dout_reg[8](BEL: AFF)
	SLICE_X39Y111, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_a/counter[3]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y78, SLICEL
		BEL: AFF, Cell: deserializer_inst_b/ov_dout_reg[11](BEL: AFF)
	SLICE_X39Y110, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_a/shift_reg[6]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y75, SLICEL
		BEL: AFF, Cell: deserializer_inst_b/counter_reg[3](BEL: AFF)
	SLICE_X39Y113, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_a/o_ready_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y76, SLICEL
		BEL: AFF, Cell: deserializer_inst_b/ov_dout_reg[4](BEL: AFF)
	SLICE_X39Y112, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_a/counter[4]_i_2(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y17, SLICEL
		BEL: AFF, Cell: deserializer_inst_a/shift_reg_reg[1](BEL: AFF)
	SLICE_X91Y73, SLICEL
		BEL: AFF, Cell: deserializer_inst_b/FSM_sequential_state_reg[1](BEL: AFF)
	SLICE_X39Y115, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_a/counter[4]_i_3(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y16, SLICEL
		BEL: AFF, Cell: deserializer_inst_a/shift_reg_reg[9](BEL: AFF)
	SLICE_X91Y74, SLICEL
		BEL: AFF, Cell: deserializer_inst_a/o_dout_valid_reg(BEL: AFF)
	SLICE_X39Y114, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_a/shift_reg[15]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y19, SLICEL
		BEL: AFF, Cell: deserializer_inst_a/ov_dout_reg[14](BEL: AFF)
	SLICE_X91Y71, SLICEL
		BEL: AFF, Cell: deserializer_inst_a/shift_reg_reg[5](BEL: AFF)
	SLICE_X39Y117, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_a/o_ready_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y18, SLICEL
		BEL: AFF, Cell: deserializer_inst_a/counter_reg[0](BEL: AFF)
	SLICE_X91Y72, SLICEL
		BEL: AFF, Cell: deserializer_inst_a/shift_reg_reg[12](BEL: AFF)
	SLICE_X39Y116, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_a/shift_reg[8]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X39Y119, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_a/shift_reg[13]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y70, SLICEL
		BEL: AFF, Cell: deserializer_inst_a/ov_dout_reg[10](BEL: AFF)
	SLICE_X39Y118, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_a/shift_reg[11]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y46, SLICEL
		BEL: AFF, Cell: deserializer_inst_a/ov_dout_reg[7](BEL: AFF)
	SLICE_X111Y45, SLICEL
		BEL: AFF, Cell: deserializer_inst_a/counter_reg[4](BEL: AFF)
	SLICE_X111Y48, SLICEL
		BEL: AFF, Cell: deserializer_inst_a/ov_dout_reg[3](BEL: AFF)
	SLICE_X111Y47, SLICEL
		BEL: AFF, Cell: deserializer_inst_a/shift_reg_reg[4](BEL: AFF)
	SLICE_X111Y42, SLICEL
		BEL: AFF, Cell: deserializer_inst_a/shift_reg_reg[8](BEL: AFF)
	SLICE_X91Y48, SLICEL
		BEL: AFF, Cell: deserializer_inst_a/shift_reg_reg[0](BEL: AFF)
	SLICE_X39Y140, SLICEL
		BEL: A6LUT, Cell: deserializer_inst_a/ov_dout[15]_i_1(BEL: A6LUT)
	SLICE_X111Y41, SLICEL
		BEL: AFF, Cell: deserializer_inst_a/shift_reg_reg[13](BEL: AFF)
	SLICE_X91Y49, SLICEL
		BEL: AFF, Cell: deserializer_inst_a/ov_dout_reg[13](BEL: AFF)
	SLICE_X111Y44, SLICEL
		BEL: AFF, Cell: deserializer_inst_a/ov_dout_reg[6](BEL: AFF)
	SLICE_X91Y46, SLICEL
		BEL: AFF, Cell: deserializer_inst_a/counter_reg[1](BEL: AFF)
	SLICE_X39Y142, SLICEL
		BEL: A6LUT, Cell: deserializer_inst_a/counter[2]_i_1(BEL: A6LUT)
	SLICE_X111Y43, SLICEL
		BEL: AFF, Cell: deserializer_inst_a/ov_dout_reg[1](BEL: AFF)
	SLICE_X91Y47, SLICEL
		BEL: AFF, Cell: deserializer_inst_a/ov_dout_reg[2](BEL: AFF)
	SLICE_X39Y141, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_a/shift_reg[1]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y44, SLICEL
		BEL: AFF, Cell: deserializer_inst_a/shift_reg_reg[3](BEL: AFF)
	SLICE_X39Y144, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_a/shift_reg[3]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y45, SLICEL
		BEL: AFF, Cell: deserializer_inst_a/shift_reg_reg[7](BEL: AFF)
	SLICE_X39Y143, SLICEL
		BEL: A6LUT, Cell: deserializer_inst_a/FSM_sequential_state[0]_i_2(BEL: A6LUT)
	SLICE_X91Y42, SLICEL
		BEL: AFF, Cell: deserializer_inst_a/shift_reg_reg[14](BEL: AFF)
	SLICE_X39Y146, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_a/shift_reg[15]_i_2__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y43, SLICEL
		BEL: AFF, Cell: deserializer_inst_a/shift_reg_reg[10](BEL: AFF)
	SLICE_X39Y145, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_a/FSM_sequential_state[1]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y40, SLICEL
		BEL: AFF, Cell: deserializer_inst_a/ov_dout_reg[9](BEL: AFF)
	SLICE_X39Y148, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_a/shift_reg[5]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X91Y41, SLICEL
		BEL: AFF, Cell: deserializer_inst_a/counter_reg[2](BEL: AFF)
	SLICE_X111Y49, SLICEL
		BEL: AFF, Cell: deserializer_inst_a/o_ready_reg(BEL: AFF)
	SLICE_X39Y147, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_a/counter[0]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X39Y149, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_a/counter[1]_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y40, SLICEL
		BEL: AFF, Cell: deserializer_inst_a/ov_dout_reg[12](BEL: AFF)
	SLICE_X74Y0, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_a/o_ready_OBUF_inst_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y35, SLICEL
		BEL: AFF, Cell: deserializer_inst_a/FSM_sequential_state_reg[0](BEL: AFF)
	SLICE_X84Y148, SLICEL
		BEL: AFF, Cell: deserializer_inst_a/ov_dout_reg[5](BEL: AFF)
	SLICE_X74Y3, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_a/shift_reg[9]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y34, SLICEL
		BEL: AFF, Cell: deserializer_inst_a/shift_reg_reg[2](BEL: AFF)
	SLICE_X84Y147, SLICEL
		BEL: AFF, Cell: deserializer_inst_a/ov_dout_reg[0](BEL: AFF)
	SLICE_X74Y4, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_a/des_o_valid_i_1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y37, SLICEL
		BEL: AFF, Cell: deserializer_inst_a/shift_reg_reg[15](BEL: AFF)
	SLICE_X84Y146, SLICEL
		BEL: AFF, Cell: deserializer_inst_a/shift_reg_reg[6](BEL: AFF)
	SLICE_X74Y1, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_a/shift_reg[7]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y36, SLICEL
		BEL: AFF, Cell: deserializer_inst_a/shift_reg_reg[11](BEL: AFF)
	SLICE_X84Y145, SLICEL
		BEL: AFF, Cell: deserializer_inst_a/ov_dout_reg[15](BEL: AFF)
	SLICE_X74Y2, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_a/shift_reg[14]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y31, SLICEL
		BEL: AFF, Cell: deserializer_inst_a/ov_dout_reg[11](BEL: AFF)
	SLICE_X91Y59, SLICEL
		BEL: AFF, Cell: deserializer_inst_a/ov_dout_reg[8](BEL: AFF)
	SLICE_X74Y7, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_a/o_dout_valid_i_1__1(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y30, SLICEL
		BEL: AFF, Cell: deserializer_inst_a/counter_reg[3](BEL: AFF)
	SLICE_X74Y8, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_a/counter[4]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X111Y33, SLICEL
		BEL: AFF, Cell: deserializer_inst_a/FSM_sequential_state_reg[1](BEL: AFF)
	SLICE_X91Y57, SLICEL
		BEL: AFF, Cell: deserializer_inst_a/ov_dout_reg[4](BEL: AFF)
	SLICE_X74Y5, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_a/shift_reg[0]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X39Y131, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_a/shift_reg[12]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X74Y6, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_a/shift_reg[2]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X39Y130, SLICEL
		BEL: A5LUT, Cell: deserializer_inst_a/shift_reg[10]_i_1__0(BEL: A5LUT)
		Net: GLOBAL_LOGIC1
	SLICE_X39Y133, SLICEL
		BEL: AFF, Cell: des_o_valid_reg(BEL: AFF)
	SLICE_X39Y132, SLICEL
		BEL: AFF, Cell: serializer_inst/shift_reg_reg[1](BEL: AFF)
	SLICE_X74Y9, SLICEL
		BEL: AFF, Cell: serializer_inst/shift_reg_reg[9](BEL: AFF)
	SLICE_X39Y135, SLICEL
		BEL: AFF, Cell: serializer_inst/o_dout_valid_reg(BEL: AFF)
	SLICE_X39Y134, SLICEL
		BEL: AFF, Cell: serializer_inst/shift_reg_reg[5](BEL: AFF)
	SLICE_X39Y137, SLICEL
		BEL: AFF, Cell: serializer_inst/shift_reg_reg[12](BEL: AFF)
	SLICE_X39Y136, SLICEL
		BEL: AFF, Cell: serializer_inst/counter_reg[0](BEL: AFF)
	SLICE_X39Y139, SLICEL
		BEL: AFF, Cell: serializer_inst/counter_reg[4](BEL: AFF)
	SLICE_X39Y138, SLICEL
		BEL: AFF, Cell: serializer_inst/shift_reg_reg[4](BEL: AFF)

Beginning Intra-Routing...
	ROUTED siteName: SLICE_X57Y129
		cellName: serializer_inst/shift_reg[1]_i_1         cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X57Y127
		cellName: serializer_inst/o_ready_i_1__1           cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X57Y128
		cellName: serializer_inst/counter[4]_i_1           cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X57Y125
		cellName: serializer_inst/counter[0]_i_1__1        cellType: LUT3       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X57Y126
		cellName: serializer_inst/shift_reg[8]_i_1         cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X57Y123
		cellName: serializer_inst/shift_reg[15]_i_2        cellType: LUT3       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X57Y124
		cellName: serializer_inst/shift_reg[2]_i_1         cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X57Y121
		cellName: serializer_inst/shift_reg[3]_i_1         cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X57Y122
		cellName: serializer_inst/shift_reg[9]_i_1         cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X57Y120
		cellName: serializer_inst/counter[3]_i_1__1        cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	ROUTED siteName: SLICE_X84Y100
		cellName: serializer_inst/shift_reg_reg[0]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X57Y118
		cellName: serializer_inst/shift_reg[0]_i_1         cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X57Y119
		cellName: serializer_inst/counter[1]_i_1__1        cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X57Y116
		cellName: serializer_inst/shift_reg[6]_i_1         cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X111Y97
		cellName: serializer_inst/shift_reg[13]_i_1        cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X57Y117
		cellName: serializer_inst/shift_reg[10]_i_1        cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X111Y96
		cellName: serializer_inst/FSM_sequential_state[0]_i_1 cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X57Y114
		cellName: serializer_inst/FSM_sequential_state[1]_i_1__1 cellType: LUT3       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X111Y99
		cellName: serializer_inst/counter[4]_i_2__1        cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	ROUTED siteName: SLICE_X57Y115
		cellName: serializer_inst/FSM_sequential_state[1]_i_2 cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	ROUTED siteName: SLICE_X111Y98
		cellName: serializer_inst/shift_reg[12]_i_1        cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X57Y112
		cellName: serializer_inst/o_dout_valid_i_1         cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X57Y113
		cellName: serializer_inst/shift_reg[5]_i_1         cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X57Y110
		cellName: serializer_inst/shift_reg[14]_i_1        cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X57Y111
		cellName: serializer_inst/shift_reg[15]_i_1__1     cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	ROUTED siteName: SLICE_X111Y93
		cellName: serializer_inst/counter[2]_i_1__1        cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X111Y92
		cellName: serializer_inst/shift_reg[11]_i_1        cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X111Y95
		cellName: serializer_inst/shift_reg[4]_i_1         cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X111Y94
		cellName: serializer_inst/shift_reg[7]_i_1         cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X111Y91
		cellName: clas/ov_sum[12]_i_2                      cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X111Y90
		cellName: clas/ov_sum[12]_i_1                      cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X57Y109
		cellName: clas/ov_sum[13]_i_1                      cellType: LUT3       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X57Y107
		cellName: clas/ov_sum[4]_i_2                       cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	ROUTED siteName: SLICE_X57Y108
		cellName: clas/ov_sum[4]_i_1                       cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X57Y105
		cellName: clas/o_cout_i_5                          cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	ROUTED siteName: SLICE_X57Y106
		cellName: clas/o_cout_i_4                          cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X57Y103
		cellName: clas/o_cout_i_3                          cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X57Y104
		cellName: clas/o_cout_i_2                          cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X57Y101
		cellName: clas/o_cout_i_8                          cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X57Y102
		cellName: clas/o_cout_i_7                          cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	ROUTED siteName: SLICE_X57Y100
		cellName: clas/o_cout_i_6                          cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: ILOGIC_X1Y141
		Null!
	ROUTED siteName: ILOGIC_X1Y142
		Null!
	ROUTED siteName: ILOGIC_X1Y135
		Null!
	ROUTED siteName: ILOGIC_X1Y136
		Null!
	ROUTED siteName: ILOGIC_X1Y131
		Null!
	ROUTED siteName: ILOGIC_X1Y132
		Null!
	ROUTED siteName: OLOGIC_X1Y88
		Null!
	ROUTED siteName: OLOGIC_X1Y87
		Null!
	ROUTED siteName: SLICE_X84Y137
		cellName: serializer_inst/shift_reg_reg[8]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y136
		cellName: serializer_inst/shift_reg_reg[13]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y135
		cellName: serializer_inst/counter_reg[1]           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y134
		cellName: serializer_inst/shift_reg_reg[3]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y139
		cellName: serializer_inst/shift_reg_reg[7]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y138
		cellName: serializer_inst/shift_reg_reg[14]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: ILOGIC_X1Y124
		Null!
	ROUTED siteName: SLICE_X84Y140
		cellName: serializer_inst/shift_reg_reg[10]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y144
		cellName: serializer_inst/o_ready_reg              cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y143
		cellName: serializer_inst/counter_reg[2]           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y142
		cellName: serializer_inst/FSM_sequential_state_reg[0] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y141
		cellName: serializer_inst/shift_reg_reg[2]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y126
		cellName: serializer_inst/shift_reg_reg[6]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y125
		cellName: serializer_inst/shift_reg_reg[15]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y124
		cellName: serializer_inst/shift_reg_reg[11]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y123
		cellName: serializer_inst/counter_reg[3]           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y129
		cellName: serializer_inst/FSM_sequential_state_reg[1] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y128
		cellName: clas/b_reg[13]                           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y127
		cellName: clas/b_reg[6]                            cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y133
		cellName: clas/b_reg[2]                            cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X61Y0
		cellName: clas/a_reg[6]                            cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y132
		cellName: clas/a_reg[15]                           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y131
		cellName: clas/a_reg[11]                           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X61Y2
		cellName: clas/ov_sum_reg[4]                       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y130
		cellName: clas/ov_sum_reg[8]                       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X61Y1
		cellName: clas/ov_sum_reg[14]                      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y115
		cellName: clas/a_reg[2]                            cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X61Y4
		cellName: clas/ov_sum_reg[10]                      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y114
		cellName: clas/a_reg[7]                            cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X61Y3
		cellName: clas/b_reg[9]                            cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y113
		cellName: clas/a_reg[14]                           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X61Y6
		cellName: clas/a_reg[3]                            cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y112
		cellName: clas/b_reg[5]                            cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X61Y5
		cellName: clas/a_reg[10]                           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X57Y149
		cellName: clas/o_cout_i_1                          cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X84Y119
		cellName: clas/b_reg[12]                           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X61Y8
		cellName: clas/ov_sum_reg[3]                       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y118
		cellName: clas/ov_sum_reg[7]                       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X61Y7
		cellName: clas/ov_sum_reg[13]                      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X57Y147
		cellName: clas/ov_sum[3]_i_1                       cellType: LUT3       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X84Y117
		cellName: clas/b_reg[1]                            cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X57Y148
		cellName: clas/ov_sum[6]_i_2                       cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X84Y116
		cellName: clas/b_reg[15]                           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X61Y9
		cellName: clas/b_reg[8]                            cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X57Y145
		cellName: clas/ov_sum[9]_i_1                       cellType: LUT3       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X39Y100
		cellName: clas/ov_sum[6]_i_1                       cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y88
		cellName: clas/a_reg[8]                            cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X57Y146
		cellName: clas/ov_sum[1]_i_1                       cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y89
		cellName: clas/a_reg[13]                           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X57Y143
		cellName: clas/ov_sum[15]_i_1                      cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X39Y102
		cellName: clas/ov_sum[10]_i_1                      cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y86
		cellName: clas/b_reg[4]                            cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X57Y144
		cellName: clas/ov_sum[10]_i_2                      cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X39Y101
		cellName: clas/ov_sum[0]_i_1                       cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y87
		cellName: clas/a_reg[4]                            cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X57Y141
		cellName: clas/ov_sum[7]_i_1                       cellType: LUT3       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X39Y104
		cellName: clas/ov_sum[11]_i_1                      cellType: LUT3       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y84
		cellName: clas/b_reg[11]                           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X57Y142
		cellName: clas/ov_sum[14]_i_2                      cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X39Y103
		cellName: clas/ov_sum[14]_i_1                      cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y85
		cellName: clas/ov_sum_reg[2]                       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y106
		cellName: clas/ov_sum[5]_i_1                       cellType: LUT3       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y82
		cellName: clas/ov_sum_reg[6]                       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X57Y140
		cellName: clas/ov_sum[2]_i_1                       cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	ROUTED siteName: SLICE_X39Y105
		cellName: clas/ov_sum[8]_i_2                       cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y83
		cellName: clas/ov_sum_reg[12]                      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y108
		cellName: clas/ov_sum[8]_i_1                       cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y80
		cellName: clas/b_reg[0]                            cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y107
		cellName: deserializer_inst_b/FSM_sequential_state[0]_i_1__1 cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y81
		cellName: clas/a_reg[0]                            cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y109
		cellName: deserializer_inst_b/o_ready_i_2          cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X84Y122
		cellName: clas/a_reg[9]                            cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y121
		cellName: clas/b_reg[14]                           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y120
		cellName: clas/b_reg[7]                            cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y104
		cellName: clas/a_reg[12]                           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y103
		cellName: clas/a_reg[5]                            cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y102
		cellName: clas/b_reg[3]                            cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y101
		cellName: clas/o_cout_reg                          cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X57Y138
		cellName: deserializer_inst_b/shift_reg[6]_i_1__1  cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X84Y108
		cellName: clas/ov_sum_reg[0]                       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X57Y139
		cellName: deserializer_inst_b/shift_reg[4]_i_1__1  cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X84Y107
		cellName: clas/b_reg[10]                           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X57Y136
		cellName: deserializer_inst_b/counter[0]_i_1__0    cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X84Y106
		cellName: clas/ov_sum_reg[1]                       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X57Y137
		cellName: deserializer_inst_b/shift_reg[8]_i_1__1  cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X84Y105
		cellName: clas/ov_sum_reg[15]                      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X57Y134
		cellName: deserializer_inst_b/shift_reg[15]_i_1__0 cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y99
		cellName: clas/ov_sum_reg[5]                       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X57Y135
		cellName: deserializer_inst_b/counter[3]_i_1__0    cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X57Y132
		cellName: deserializer_inst_b/shift_reg[13]_i_1__1 cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y97
		cellName: clas/a_reg[1]                            cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X57Y133
		cellName: deserializer_inst_b/FSM_sequential_state[0]_i_2__0 cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	ROUTED siteName: SLICE_X84Y109
		cellName: clas/ov_sum_reg[11]                      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X91Y98
		cellName: clas/ov_sum_reg[9]                       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X57Y130
		cellName: deserializer_inst_b/counter[1]_i_1__0    cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y95
		cellName: deserializer_inst_b/shift_reg_reg[1]     cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X57Y131
		cellName: deserializer_inst_b/shift_reg[11]_i_1__1 cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y96
		cellName: deserializer_inst_b/o_dout_valid_reg     cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X91Y93
		cellName: deserializer_inst_b/shift_reg_reg[9]     cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X91Y94
		cellName: deserializer_inst_b/shift_reg_reg[5]     cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X91Y91
		cellName: deserializer_inst_b/ov_dout_reg[14]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X91Y92
		cellName: deserializer_inst_b/shift_reg_reg[12]    cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X91Y90
		cellName: deserializer_inst_b/counter_reg[0]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y111
		cellName: deserializer_inst_b/ov_dout_reg[10]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X84Y110
		cellName: deserializer_inst_b/ov_dout_reg[7]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X87Y1
		cellName: deserializer_inst_b/shift_reg[1]_i_1__1  cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X111Y24
		cellName: deserializer_inst_b/counter_reg[4]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: IOB_X1Y142
		cellName: i_din_a_IBUF_inst                        cellType: IBUF       BELName: INBUF_EN   BELType: IOB33_INBUF_EN
		cellName: i_din_a                                  cellType: <PORT>     BELName: PAD        BELType: PAD       
	ROUTED siteName: SLICE_X87Y2
		cellName: deserializer_inst_b/shift_reg[3]_i_1__1  cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X111Y23
		cellName: deserializer_inst_b/ov_dout_reg[3]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: IOB_X1Y141
		cellName: i_din_b_IBUF_inst                        cellType: IBUF       BELName: INBUF_EN   BELType: IOB33_INBUF_EN
		cellName: i_din_b                                  cellType: <PORT>     BELName: PAD        BELType: PAD       
	ROUTED siteName: SLICE_X111Y26
		cellName: deserializer_inst_b/shift_reg_reg[4]     cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X87Y0
		cellName: deserializer_inst_b/counter[4]_i_3__0    cellType: LUT3       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X111Y25
		cellName: deserializer_inst_b/shift_reg_reg[0]     cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X87Y5
		cellName: deserializer_inst_b/shift_reg[15]_i_2__1 cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X111Y20
		cellName: deserializer_inst_b/shift_reg_reg[8]     cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X87Y6
		cellName: deserializer_inst_b/shift_reg[5]_i_1__1  cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X39Y120
		cellName: deserializer_inst_b/counter[4]_i_2__0    cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X87Y3
		cellName: deserializer_inst_b/ov_dout[15]_i_1__0   cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	ROUTED siteName: SLICE_X91Y68
		cellName: deserializer_inst_b/ov_dout_reg[13]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y22
		cellName: deserializer_inst_b/shift_reg_reg[13]    cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X87Y4
		cellName: deserializer_inst_b/shift_reg[9]_i_1__1  cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y69
		cellName: deserializer_inst_b/counter_reg[1]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y21
		cellName: deserializer_inst_b/ov_dout_reg[6]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y122
		cellName: deserializer_inst_b/FSM_sequential_state[1]_i_1 cellType: LUT3       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X87Y9
		cellName: deserializer_inst_b/shift_reg[7]_i_1__1  cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y66
		cellName: deserializer_inst_b/ov_dout_reg[2]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y121
		cellName: deserializer_inst_b/shift_reg[14]_i_1__1 cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y67
		cellName: deserializer_inst_b/ov_dout_reg[1]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y124
		cellName: deserializer_inst_b/counter[4]_i_1__1    cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X87Y7
		cellName: deserializer_inst_b/o_dout_valid_i_1__0  cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y64
		cellName: deserializer_inst_b/shift_reg_reg[3]     cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y123
		cellName: deserializer_inst_b/shift_reg[12]_i_1__1 cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X87Y8
		cellName: deserializer_inst_b/counter[2]_i_1__0    cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	ROUTED siteName: SLICE_X91Y65
		cellName: deserializer_inst_b/shift_reg_reg[7]     cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y126
		cellName: deserializer_inst_b/shift_reg[0]_i_1__1  cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y62
		cellName: deserializer_inst_b/shift_reg_reg[14]    cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y28
		cellName: deserializer_inst_b/shift_reg_reg[10]    cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y125
		cellName: deserializer_inst_b/shift_reg[10]_i_1__1 cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y63
		cellName: deserializer_inst_b/ov_dout_reg[9]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y27
		cellName: deserializer_inst_b/o_ready_reg          cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y128
		cellName: deserializer_inst_b/shift_reg[2]_i_1__1  cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y60
		cellName: deserializer_inst_b/counter_reg[2]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y127
		cellName: deserializer_inst_a/FSM_sequential_state[0]_i_1__0 cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y61
		cellName: deserializer_inst_b/ov_dout_reg[12]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y29
		cellName: deserializer_inst_b/ov_dout_reg[5]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y129
		cellName: deserializer_inst_a/shift_reg[4]_i_1__0  cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: IOB_X1Y88
		cellName: o_sum                                    cellType: <PORT>     BELName: PAD        BELType: PAD       
		cellName: o_sum_OBUF_inst                          cellType: OBUF       BELName: OUTBUF     BELType: IOB33_OUTBUF
	ROUTED siteName: IOB_X1Y87
		cellName: o_ready                                  cellType: <PORT>     BELName: PAD        BELType: PAD       
		cellName: o_ready_OBUF_inst                        cellType: OBUF       BELName: OUTBUF     BELType: IOB33_OUTBUF
	ROUTED siteName: SLICE_X111Y13
		cellName: deserializer_inst_b/FSM_sequential_state_reg[0] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y12
		cellName: deserializer_inst_b/ov_dout_reg[0]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y15
		cellName: deserializer_inst_b/shift_reg_reg[2]     cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y14
		cellName: deserializer_inst_b/shift_reg_reg[6]     cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X91Y79
		cellName: deserializer_inst_b/shift_reg_reg[15]    cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y11
		cellName: deserializer_inst_b/ov_dout_reg[15]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y10
		cellName: deserializer_inst_b/shift_reg_reg[11]    cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y111
		cellName: deserializer_inst_a/counter[3]_i_1       cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y77
		cellName: deserializer_inst_b/ov_dout_reg[8]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y110
		cellName: deserializer_inst_a/shift_reg[6]_i_1__0  cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y78
		cellName: deserializer_inst_b/ov_dout_reg[11]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y113
		cellName: deserializer_inst_a/o_ready_i_1__0       cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y75
		cellName: deserializer_inst_b/counter_reg[3]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y112
		cellName: deserializer_inst_a/counter[4]_i_2       cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y76
		cellName: deserializer_inst_b/ov_dout_reg[4]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y115
		cellName: deserializer_inst_a/counter[4]_i_3       cellType: LUT3       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y73
		cellName: deserializer_inst_b/FSM_sequential_state_reg[1] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y17
		cellName: deserializer_inst_a/shift_reg_reg[1]     cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y114
		cellName: deserializer_inst_a/shift_reg[15]_i_1    cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y74
		cellName: deserializer_inst_a/o_dout_valid_reg     cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y16
		cellName: deserializer_inst_a/shift_reg_reg[9]     cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y117
		cellName: deserializer_inst_a/o_ready_i_1          cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y71
		cellName: deserializer_inst_a/shift_reg_reg[5]     cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y19
		cellName: deserializer_inst_a/ov_dout_reg[14]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y116
		cellName: deserializer_inst_a/shift_reg[8]_i_1__0  cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y72
		cellName: deserializer_inst_a/shift_reg_reg[12]    cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y18
		cellName: deserializer_inst_a/counter_reg[0]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y119
		cellName: deserializer_inst_a/shift_reg[13]_i_1__0 cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X39Y118
		cellName: deserializer_inst_a/shift_reg[11]_i_1__0 cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y70
		cellName: deserializer_inst_a/ov_dout_reg[10]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y46
		cellName: deserializer_inst_a/ov_dout_reg[7]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y45
		cellName: deserializer_inst_a/counter_reg[4]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y48
		cellName: deserializer_inst_a/ov_dout_reg[3]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: OLOGIC_X1Y104
		Null!
	ROUTED siteName: SLICE_X111Y47
		cellName: deserializer_inst_a/shift_reg_reg[4]     cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y140
		cellName: deserializer_inst_a/ov_dout[15]_i_1      cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	ROUTED siteName: SLICE_X91Y48
		cellName: deserializer_inst_a/shift_reg_reg[0]     cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y42
		cellName: deserializer_inst_a/shift_reg_reg[8]     cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X91Y49
		cellName: deserializer_inst_a/ov_dout_reg[13]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y41
		cellName: deserializer_inst_a/shift_reg_reg[13]    cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y142
		cellName: deserializer_inst_a/counter[2]_i_1       cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	ROUTED siteName: SLICE_X91Y46
		cellName: deserializer_inst_a/counter_reg[1]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y44
		cellName: deserializer_inst_a/ov_dout_reg[6]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y141
		cellName: deserializer_inst_a/shift_reg[1]_i_1__0  cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y47
		cellName: deserializer_inst_a/ov_dout_reg[2]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y43
		cellName: deserializer_inst_a/ov_dout_reg[1]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y144
		cellName: deserializer_inst_a/shift_reg[3]_i_1__0  cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y44
		cellName: deserializer_inst_a/shift_reg_reg[3]     cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y143
		cellName: deserializer_inst_a/FSM_sequential_state[0]_i_2 cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	ROUTED siteName: SLICE_X91Y45
		cellName: deserializer_inst_a/shift_reg_reg[7]     cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y146
		cellName: deserializer_inst_a/shift_reg[15]_i_2__0 cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y42
		cellName: deserializer_inst_a/shift_reg_reg[14]    cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y145
		cellName: deserializer_inst_a/FSM_sequential_state[1]_i_1__0 cellType: LUT3       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y43
		cellName: deserializer_inst_a/shift_reg_reg[10]    cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y148
		cellName: deserializer_inst_a/shift_reg[5]_i_1__0  cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y40
		cellName: deserializer_inst_a/ov_dout_reg[9]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y147
		cellName: deserializer_inst_a/counter[0]_i_1       cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X111Y49
		cellName: deserializer_inst_a/o_ready_reg          cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X91Y41
		cellName: deserializer_inst_a/counter_reg[2]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: OLOGIC_X1Y107
		Null!
	ROUTED siteName: SLICE_X39Y149
		cellName: deserializer_inst_a/counter[1]_i_1       cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X111Y40
		cellName: deserializer_inst_a/ov_dout_reg[12]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X74Y0
		cellName: deserializer_inst_a/o_ready_OBUF_inst_i_1 cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X74Y3
		cellName: deserializer_inst_a/shift_reg[9]_i_1__0  cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X84Y148
		cellName: deserializer_inst_a/ov_dout_reg[5]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y35
		cellName: deserializer_inst_a/FSM_sequential_state_reg[0] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X74Y4
		cellName: deserializer_inst_a/des_o_valid_i_1      cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X84Y147
		cellName: deserializer_inst_a/ov_dout_reg[0]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y34
		cellName: deserializer_inst_a/shift_reg_reg[2]     cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X74Y1
		cellName: deserializer_inst_a/shift_reg[7]_i_1__0  cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X84Y146
		cellName: deserializer_inst_a/shift_reg_reg[6]     cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y37
		cellName: deserializer_inst_a/shift_reg_reg[15]    cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X74Y2
		cellName: deserializer_inst_a/shift_reg[14]_i_1__0 cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X84Y145
		cellName: deserializer_inst_a/ov_dout_reg[15]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y36
		cellName: deserializer_inst_a/shift_reg_reg[11]    cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X74Y7
		cellName: deserializer_inst_a/o_dout_valid_i_1__1  cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y59
		cellName: deserializer_inst_a/ov_dout_reg[8]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y31
		cellName: deserializer_inst_a/ov_dout_reg[11]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X74Y8
		cellName: deserializer_inst_a/counter[4]_i_1__0    cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X111Y30
		cellName: deserializer_inst_a/counter_reg[3]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y131
		cellName: deserializer_inst_a/shift_reg[12]_i_1__0 cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X74Y5
		cellName: deserializer_inst_a/shift_reg[0]_i_1__0  cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X91Y57
		cellName: deserializer_inst_a/ov_dout_reg[4]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X111Y33
		cellName: deserializer_inst_a/FSM_sequential_state_reg[1] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y130
		cellName: deserializer_inst_a/shift_reg[10]_i_1__0 cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X74Y6
		cellName: deserializer_inst_a/shift_reg[2]_i_1__0  cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	ROUTED siteName: SLICE_X39Y133
		cellName: des_o_valid_reg                          cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y132
		cellName: serializer_inst/shift_reg_reg[1]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y135
		cellName: serializer_inst/o_dout_valid_reg         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X74Y9
		cellName: serializer_inst/shift_reg_reg[9]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y134
		cellName: serializer_inst/shift_reg_reg[5]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y137
		cellName: serializer_inst/shift_reg_reg[12]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y136
		cellName: serializer_inst/counter_reg[0]           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y139
		cellName: serializer_inst/counter_reg[4]           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: SLICE_X39Y138
		cellName: serializer_inst/shift_reg_reg[4]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	ROUTED siteName: IOB_X1Y107
		cellName: o_cout                                   cellType: <PORT>     BELName: PAD        BELType: PAD       
		cellName: o_cout_OBUF_inst                         cellType: OBUF       BELName: OUTBUF     BELType: IOB33_OUTBUF
	ROUTED siteName: IOB_X1Y104
		cellName: o_valid                                  cellType: <PORT>     BELName: PAD        BELType: PAD       
		cellName: o_valid_OBUF_inst                        cellType: OBUF       BELName: OUTBUF     BELType: IOB33_OUTBUF
	ROUTED siteName: IOB_X1Y124
		cellName: i_clk_IBUF_inst                          cellType: IBUF       BELName: INBUF_EN   BELType: IOB33_INBUF_EN
		cellName: i_clk                                    cellType: <PORT>     BELName: PAD        BELType: PAD       
	ROUTED siteName: IOB_X1Y132
		cellName: i_ready_IBUF_inst                        cellType: IBUF       BELName: INBUF_EN   BELType: IOB33_INBUF_EN
		cellName: i_ready                                  cellType: <PORT>     BELName: PAD        BELType: PAD       
	ROUTED siteName: IOB_X1Y131
		cellName: i_valid_IBUF_inst                        cellType: IBUF       BELName: INBUF_EN   BELType: IOB33_INBUF_EN
		cellName: i_valid                                  cellType: <PORT>     BELName: PAD        BELType: PAD       
	ROUTED siteName: IOB_X1Y136
		cellName: i_en_IBUF_inst                           cellType: IBUF       BELName: INBUF_EN   BELType: IOB33_INBUF_EN
		cellName: i_en                                     cellType: <PORT>     BELName: PAD        BELType: PAD       
	ROUTED siteName: IOB_X1Y135
		cellName: i_rst_IBUF_inst                          cellType: IBUF       BELName: INBUF_EN   BELType: IOB33_INBUF_EN
		cellName: i_rst                                    cellType: <PORT>     BELName: PAD        BELType: PAD       

Printing All Nets...
	Net: serializer_inst/shift_reg[1]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: clas/b[3]
		SitePinInst: A2 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: i_din_a_IBUF
		SitePinInst: I isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: clas/ov_sum_reg[15]_0[11]
		SitePinInst: A3 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: clas/a[6]
		SitePinInst: A4 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: clas/b[12]
		SitePinInst: A5 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: deserializer_inst_b/o_dout_valid_i_1__0_n_0
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: deserializer_inst_a/Q[0]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: clas/cla/c_100_out
		SitePinInst: AMUX isRouted() = false
		SitePinInst: A1 isRouted() = false
	Net: i_en
		SitePinInsts: None!
	Net: deserializer_inst_b/shift_reg_reg_n_0_[2]
		SitePinInst: A5 isRouted() = false
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst_a/o_ready_i_1__0_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: clas/comb_sum[4]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst_b/Q[12]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst_a/shift_reg0_in[15]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst_a/Q[15]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst_b/Q[9]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst_b/shift_reg_reg_n_0_[15]
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: clas/ov_sum_reg[15]_0[0]
		SitePinInst: A3 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst_a/counter[0]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[10]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: serializer_inst/shift_reg[0]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: clas/a[5]
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: clas/ov_sum_reg[15]_0[10]
		SitePinInst: A3 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: clas/comb_sum[3]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: clas/b[13]
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A2 isRouted() = false
	Net: deserializer_inst_b/shift_reg[15]_i_2__1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: clas/b[2]
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A6 isRouted() = false
	Net: deserializer_inst_b/shift_reg_reg_n_0_[3]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: deserializer_inst_b/Q[11]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: o_sum
		SitePinInst: PADOUT isRouted() = false
	Net: deserializer_inst_a/shift_reg0_in[14]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: deserializer_inst_b/o_ready_reg_0
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: serializer_inst/shift_reg[15]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst_b/Q[8]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: clas/a[8]
		SitePinInst: A3 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: deserializer_inst_a/counter[1]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: clas/ov_sum_reg[15]_0[13]
		SitePinInst: A3 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[1]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: clas/b[5]
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A2 isRouted() = false
	Net: clas/comb_sum[2]
		SitePinInst: AX isRouted() = false
		SitePinInst: A isRouted() = false
	Net: deserializer_inst_b/shift_reg_reg_n_0_[0]
		SitePinInst: AQ isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst_b/Q[10]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: clas/b[10]
		SitePinInst: A4 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst_b/ov_dout[15]_i_1__0_n_0
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: A isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
	Net: clas/ov_sum_reg[15]_0[2]
		SitePinInst: A3 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst_b/counter_reg_n_0_[3]
		SitePinInst: A5 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: clas/o_cout_OBUF
		SitePinInst: AQ isRouted() = false
		SitePinInst: O isRouted() = false
	Net: deserializer_inst_a/counter[2]
		SitePinInst: A isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst_b/next_state[1]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: clas/ov_sum_reg[15]_0[12]
		SitePinInst: A3 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: clas/b[4]
		SitePinInst: A5 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: clas/a[7]
		SitePinInst: A6 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A1 isRouted() = false
	Net: serializer_inst/o_dout_valid_i_1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: i_rst_IBUF
		SitePinInst: A5 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: I isRouted() = false
	Net: clas/comb_sum[1]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst_b/shift_reg_reg_n_0_[1]
		SitePinInst: AQ isRouted() = false
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: deserializer_inst_b/o_dout_valid_reg_0
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: clas/b[11]
		SitePinInst: A2 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A2 isRouted() = false
	Net: deserializer_inst_b/counter_reg_n_0_[4]
		SitePinInst: A2 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A6 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A3 isRouted() = false
	Net: clas/ov_sum_reg[15]_0[1]
		SitePinInst: A3 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst_b/next_state[0]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst_b/counter_reg_n_0_[0]
		SitePinInst: A5 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: i_rst
		SitePinInsts: None!
	Net: serializer_inst/shift_reg_reg_n_0_[3]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: clas/a[2]
		SitePinInst: A6 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: clas/comb_sum[10]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: deserializer_inst_a/shift_reg0_in[11]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: i_valid_IBUF
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A6 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A6 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: I isRouted() = false
	Net: deserializer_inst_a/counter_reg_n_0_[0]
		SitePinInst: A2 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: clas/comb_sum[9]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/p_0_in[0]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst_a/Q[4]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst_a/shift_reg_reg_n_0_[7]
		SitePinInst: A5 isRouted() = false
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst_b/counter_reg_n_0_[1]
		SitePinInst: A1 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: deserializer_inst_a/shift_reg0_in[1]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[13]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: i_ready_IBUF
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: I isRouted() = false
	Net: deserializer_inst_a/shift_reg_reg_n_0_[10]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: clas/cla/c_5__2
		SitePinInst: AMUX isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A1 isRouted() = false
	Net: GLOBAL_LOGIC0
		SitePinInsts: None!
	Net: GLOBAL_LOGIC1
		SitePinInsts: None!
	Net: clas/a[1]
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[2]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: clas/comb_sum[7]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: deserializer_inst_a/shift_reg0_in[10]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: o_valid
		SitePinInst: PADOUT isRouted() = false
	Net: deserializer_inst_a/shift_reg_reg_n_0_[6]
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: clas/comb_sum[8]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: deserializer_inst_a/Q[3]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: clas/cla/c_11__2
		SitePinInst: AMUX isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A1 isRouted() = false
	Net: deserializer_inst_a/shift_reg0_in[0]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[14]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst_b/counter_reg_n_0_[2]
		SitePinInst: A3 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A6 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: serializer_inst/next_state[0]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst_a/shift_reg_reg_n_0_[11]
		SitePinInst: AQ isRouted() = false
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: deserializer_inst_a/shift_reg_reg_n_0_[12]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst_b/o_ready_i_2_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: clas/a[4]
		SitePinInst: A4 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: des_o_valid
		SitePinInst: A3 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[11]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[5]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: clas/b[1]
		SitePinInst: A3 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A2 isRouted() = false
	Net: deserializer_inst_b/counter[4]_i_2__0_n_0
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: deserializer_inst_a/Q[2]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: clas/comb_sum[12]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst_a/shift_reg0_in[13]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: clas/comb_sum[6]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst_a/counter_reg_n_0_[2]
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A6 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst_a/shift_reg_reg_n_0_[9]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst_a/shift_reg0_in[3]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/p_0_in[2]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/next_state[1]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst_a/shift_reg_reg_n_0_[13]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[12]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: i_din_a
		SitePinInsts: None!
	Net: serializer_inst/shift_reg_reg_n_0_[4]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: clas/b[0]
		SitePinInst: A2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst_a/Q[1]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: i_din_b
		SitePinInsts: None!
	Net: clas/a[3]
		SitePinInst: A1 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A3 isRouted() = false
	Net: serializer_inst/ser_ready
		SitePinInst: AQ isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: A3 isRouted() = false
	Net: clas/comb_sum[11]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst_a/shift_reg0_in[12]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: serializer_inst/shift_reg[15]_i_1__1_n_0
		SitePinInst: CE isRouted() = false
		SitePinInst: A isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
	Net: clas/comb_sum[5]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/FSM_sequential_state[1]_i_2_n_0
		SitePinInst: A5 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A isRouted() = false
	Net: deserializer_inst_a/counter_reg_n_0_[1]
		SitePinInst: A1 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: deserializer_inst_a/counter[4]_i_3_n_0
		SitePinInst: A4 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: serializer_inst/p_0_in[1]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst_a/shift_reg_reg_n_0_[8]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst_a/counter[4]_i_1__0_n_0
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: AMUX isRouted() = false
		SitePinInst: CE isRouted() = false
	Net: deserializer_inst_a/shift_reg0_in[2]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: deserializer_inst_b/shift_reg[15]_i_1__0_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
	Net: clas/c_60
		SitePinInst: A2 isRouted() = false
		SitePinInst: A isRouted() = false
	Net: serializer_inst/state[0]
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A6 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst_b/Q[1]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst_a/shift_reg_reg_n_0_[14]
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: o_cout
		SitePinInst: PADOUT isRouted() = false
	Net: serializer_inst/shift_reg[9]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[7]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: clas/comb_sum[14]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: deserializer_inst_a/o_ready_OBUF
		SitePinInst: O isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: deserializer_inst_a/Q[8]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: clas/comb_sum[15]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst_a/shift_reg_reg_n_0_[3]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: clas/a[15]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: clas/cla/c_12__2
		SitePinInst: AMUX isRouted() = false
		SitePinInst: A1 isRouted() = false
	Net: deserializer_inst_a/counter_reg_n_0_[4]
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A6 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A3 isRouted() = false
	Net: clas/ov_sum_reg[15]_0[8]
		SitePinInst: A3 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst_a/shift_reg0_in[5]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: clas/cla/c_9__2
		SitePinInst: A1 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: serializer_inst/p_0_in[4]
		SitePinInst: A isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/state[1]
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst_b/Q[0]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst_a/state[1]
		SitePinInst: A2 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: deserializer_inst_a/shift_reg_reg_n_0_[15]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst_a/next_state[0]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst_a/o_ready_reg_n_0
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: deserializer_inst_a/des_o_valid0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/shift_reg[8]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[6]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: clas/comb_sum[13]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: clas/cla/p_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst_a/Q[7]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst_b/FSM_sequential_state[0]_i_2__0_n_0
		SitePinInst: A5 isRouted() = false
		SitePinInst: A isRouted() = false
	Net: deserializer_inst_a/counter_reg_n_0_[3]
		SitePinInst: A5 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: clas/ov_sum_reg[15]_0[7]
		SitePinInst: A3 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: clas/a[14]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: deserializer_inst_a/shift_reg0_in[4]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/p_0_in[3]
		SitePinInst: A isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst_a/shift_reg_reg_n_0_[2]
		SitePinInst: A5 isRouted() = false
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst_a/state[0]
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: deserializer_inst_b/counter[0]_i_1__0_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst_b/counter[2]_i_1__0_n_0
		SitePinInst: A isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst_b/shift_reg_reg_n_0_[8]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst_b/counter[3]_i_1__0_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: clas/a[0]
		SitePinInst: A1 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst_a/next_state[1]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[9]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: i_ready
		SitePinInsts: None!
	Net: serializer_inst/shift_reg[7]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst_b/shift_reg[7]_i_1__1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst_a/shift_reg_reg_n_0_[5]
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst_b/shift_reg[9]_i_1__1_n_0
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: deserializer_inst_b/shift_reg[8]_i_1__1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst_a/Q[6]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[15]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: clas/cla/c_3__2
		SitePinInst: A isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A6 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A1 isRouted() = false
	Net: deserializer_inst_b/Q[3]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst_a/shift_reg0_in[7]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: serializer_inst/shift_reg[10]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: clas/cla/p_5__0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: A1 isRouted() = false
	Net: deserializer_inst_b/counter[1]_i_1__0_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst_b/shift_reg_reg_n_0_[10]
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst_b/shift_reg[1]_i_1__1_n_0
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: deserializer_inst_b/shift_reg_reg_n_0_[9]
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/counter_reg[4]
		SitePinInst: A3 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst_b/shift_reg[0]_i_1__1_n_0
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: deserializer_inst_a/o_dout_valid_i_1__1_n_0
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[8]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst_b/shift_reg[6]_i_1__1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/shift_reg[6]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst_b/shift_reg[11]_i_1__1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst_a/shift_reg_reg_n_0_[4]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst_b/shift_reg[13]_i_1__1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst_b/shift_reg[5]_i_1__1_n_0
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: i_din_b_IBUF
		SitePinInst: I isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: clas/ov_sum_reg[15]_0[9]
		SitePinInst: A3 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst_a/Q[5]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst_b/shift_reg[4]_i_1__1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst_b/shift_reg[14]_i_1__1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: clas/cla/c_13__2
		SitePinInst: A3 isRouted() = false
		SitePinInst: AMUX isRouted() = false
		SitePinInst: A3 isRouted() = false
	Net: deserializer_inst_b/shift_reg[10]_i_1__1_n_0
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: deserializer_inst_b/shift_reg[3]_i_1__1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/Q[0]
		SitePinInst: AQ isRouted() = false
		SitePinInst: O isRouted() = false
	Net: deserializer_inst_a/Q[10]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: clas/cla/c_8__2
		SitePinInst: A isRouted() = false
		SitePinInst: A1 isRouted() = false
	Net: deserializer_inst_a/shift_reg0_in[6]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst_b/shift_reg[2]_i_1__1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst_b/Q[2]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst_b/shift_reg[12]_i_1__1_n_0
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: serializer_inst/shift_reg[5]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: clas/b[7]
		SitePinInst: A5 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst_a/counter[3]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst_a/shift_reg0_in[9]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: clas/ov_sum_reg[15]_0[15]
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst_b/shift_reg_reg_n_0_[6]
		SitePinInst: A5 isRouted() = false
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst_a/FSM_sequential_state[0]_i_2_n_0
		SitePinInst: A5 isRouted() = false
		SitePinInst: A isRouted() = false
	Net: clas/comb_cout
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: clas/g_5
		SitePinInst: A1 isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: i_valid
		SitePinInsts: None!
	Net: clas/a[11]
		SitePinInst: A1 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A3 isRouted() = false
	Net: serializer_inst/counter_reg[3]
		SitePinInst: A6 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: clas/ov_sum_reg[15]_0[4]
		SitePinInst: A3 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst_a/Q[11]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst_b/Q[5]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: serializer_inst/shift_reg[12]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst_a/o_dout_valid
		SitePinInst: AMUX isRouted() = false
	Net: deserializer_inst_b/shift_reg_reg_n_0_[11]
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/shift_reg[4]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: clas/a[9]
		SitePinInst: A3 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: clas/ov_sum_reg[15]_0[14]
		SitePinInst: A3 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst_b/shift_reg_reg_n_0_[7]
		SitePinInst: A5 isRouted() = false
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: clas/b[6]
		SitePinInst: A3 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: deserializer_inst_a/counter[4]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: clas/a[10]
		SitePinInst: A5 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: serializer_inst/counter[4]_i_1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
	Net: serializer_inst/o_ready_i_1__1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst_a/Q[12]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: o_ready
		SitePinInst: PADOUT isRouted() = false
	Net: i_clk
		SitePinInsts: None!
	Net: clas/ov_sum_reg[15]_0[3]
		SitePinInst: A3 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: serializer_inst/counter_reg[2]
		SitePinInst: A3 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: serializer_inst/shift_reg[11]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst_b/Q[15]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst_b/Q[4]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: serializer_inst/o_valid_OBUF
		SitePinInst: AQ isRouted() = false
		SitePinInst: O isRouted() = false
	Net: deserializer_inst_b/shift_reg_reg_n_0_[12]
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst_a/shift_reg0_in[8]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst_b/shift_reg_reg_n_0_[4]
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/shift_reg[3]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: clas/b[9]
		SitePinInst: A2 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A2 isRouted() = false
	Net: deserializer_inst_a/ov_dout
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: A isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
	Net: deserializer_inst_b/state[1]
		SitePinInst: A2 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: clas/b[14]
		SitePinInst: A2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst_b/counter[4]_i_3__0_n_0
		SitePinInst: A4 isRouted() = false
		SitePinInst: AMUX isRouted() = false
		SitePinInst: A2 isRouted() = false
	Net: i_clk_IBUF
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: I isRouted() = false
	Net: clas/ov_sum_reg[15]_0[6]
		SitePinInst: A3 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: clas/a[13]
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A1 isRouted() = false
	Net: deserializer_inst_a/Q[13]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: clas/cla/c_14__2
		SitePinInst: AMUX isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: A3 isRouted() = false
	Net: deserializer_inst_b/Q[7]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: serializer_inst/counter_reg[1]
		SitePinInst: A1 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A6 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: serializer_inst/shift_reg[14]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst_a/shift_reg_reg_n_0_[1]
		SitePinInst: AQ isRouted() = false
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: deserializer_inst_b/shift_reg_reg_n_0_[13]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: clas/cla/c_7__2
		SitePinInst: A1 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: AMUX isRouted() = false
		SitePinInst: A3 isRouted() = false
	Net: deserializer_inst_b/Q[14]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: clas/b[8]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: deserializer_inst_b/shift_reg_reg_n_0_[5]
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: i_en_IBUF
		SitePinInst: A4 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: I isRouted() = false
	Net: serializer_inst/shift_reg[2]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst_b/state[0]
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: clas/b[15]
		SitePinInst: A4 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: deserializer_inst_a/Q[9]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst_a/o_dout_valid_reg_n_0
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: clas/a[12]
		SitePinInst: A4 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst_a/Q[14]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: serializer_inst/counter_reg[0]
		SitePinInst: A5 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A6 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: serializer_inst/shift_reg[13]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: clas/ov_sum_reg[15]_0[5]
		SitePinInst: A3 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst_b/Q[6]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst_b/counter[4]_i_1__1_n_0
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: AMUX isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
	Net: deserializer_inst_b/shift_reg_reg_n_0_[14]
		SitePinInst: A5 isRouted() = false
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst_a/shift_reg[15]_i_1_n_0
		SitePinInst: CE isRouted() = false
		SitePinInst: AMUX isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
	Net: deserializer_inst_b/Q[13]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst_a/shift_reg_reg_n_0_[0]
		SitePinInst: AQ isRouted() = false
		SitePinInst: AX isRouted() = false