<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>GITS_MPIDR</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body htmldiffstatus="new"><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">no old file</td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">GITS_MPIDR, Report ITS's affinity.</h1><p>The GITS_MPIDR characteristics are:</p><h2>Purpose</h2><p>Reports ITS's affinity when the vPE Table is shared with Redistributors.</p><h2>Configuration</h2><p></p><p>This register is present only
    when GICv4.1 is implemented.
      
    Otherwise, direct accesses to GITS_MPIDR are <span class="arm-defined-word">RES0</span>.</p><p>A copy of this register is provided for each ITS.</p><p>When <a href="ext-gits_typer.html">GITS_TYPER</a>.SVPET==0, this register is <span class="arm-defined-word">RES0</span>.</p><h2>Attributes</h2><p>GITS_MPIDR is a 32-bit register.</p><h2>Field descriptions</h2><p>The GITS_MPIDR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8"><a href="#Aff3_31">Aff3</a></td><td class="lr" colspan="8"><a href="#Aff2_23">Aff2</a></td><td class="lr" colspan="8"><a href="#Aff1_15">Aff1</a></td><td class="lr" colspan="8"><a href="#0_7">RES0</a></td></tr></tbody></table><div class="text_before_fields"></div><h4 id="Aff3_31">Aff3, bits [31:24]
                  </h4><h4 id="Aff2_23">Aff2, bits [23:16]
                  </h4><h4 id="Aff1_15">Aff1, bits [15:8]
                  </h4><h4 id="0_7">
                Bits [7:0]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><div class="text_after_fields"></div><h2>Accessing the GITS_MPIDR</h2><h4>GITS_MPIDR can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Offset</th></tr><tr><td>GIC ITS control</td><td><span class="hexnumber">0x0018</span></td></tr></table><p>This interface is accessible as follows:</p><ul><li>When GICD_CTLR.DS == 0b0
            accesses to this register are <span class="access_level">RO</span>.
          </li><li>When IsAccessSecure()
            accesses to this register are <span class="access_level">RO</span>.
          </li><li>When !IsAccessSecure()
            accesses to this register are <span class="access_level">RO</span>.
          </li></ul><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">no old file</td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>