{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1592921260840 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1592921260840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 23 22:07:40 2020 " "Processing started: Tue Jun 23 22:07:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1592921260840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1592921260840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projectClock -c projectClock " "Command: quartus_map --read_settings_files=on --write_settings_files=off projectClock -c projectClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1592921260840 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1592921261356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up.vhd 2 1 " "Found 2 design units, including 1 entities, in source file up.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UP-arch " "Found design unit 1: UP-arch" {  } { { "up.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/up.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921261810 ""} { "Info" "ISGN_ENTITY_NAME" "1 UP " "Found entity 1: UP" {  } { { "up.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/up.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921261810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592921261810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_clock-a " "Found design unit 1: shift_clock-a" {  } { { "shift_clock.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/shift_clock.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921261824 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_clock " "Found entity 1: shift_clock" {  } { { "shift_clock.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/shift_clock.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921261824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592921261824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buzzer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buzzer-arch " "Found design unit 1: buzzer-arch" {  } { { "buzzer.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/buzzer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921261840 ""} { "Info" "ISGN_ENTITY_NAME" "1 buzzer " "Found entity 1: buzzer" {  } { { "buzzer.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/buzzer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921261840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592921261840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demultiplexer3to6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demultiplexer3to6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demultiplexer3to6-a " "Found design unit 1: demultiplexer3to6-a" {  } { { "demultiplexer3to6.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/demultiplexer3to6.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921261856 ""} { "Info" "ISGN_ENTITY_NAME" "1 demultiplexer3to6 " "Found entity 1: demultiplexer3to6" {  } { { "demultiplexer3to6.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/demultiplexer3to6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921261856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592921261856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectclock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projectclock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projectClock " "Found entity 1: projectClock" {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921261871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592921261871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countersecond_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file countersecond_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterSecond_1-a " "Found design unit 1: counterSecond_1-a" {  } { { "counterSecond_1.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterSecond_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921261887 ""} { "Info" "ISGN_ENTITY_NAME" "1 counterSecond_1 " "Found entity 1: counterSecond_1" {  } { { "counterSecond_1.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterSecond_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921261887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592921261887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-a " "Found design unit 1: display-a" {  } { { "display.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/display.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921261902 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921261902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592921261902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputsix.vhd 2 1 " "Found 2 design units, including 1 entities, in source file outputsix.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 outputsix-a " "Found design unit 1: outputsix-a" {  } { { "outputsix.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/outputsix.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921261918 ""} { "Info" "ISGN_ENTITY_NAME" "1 outputsix " "Found entity 1: outputsix" {  } { { "outputsix.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/outputsix.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921261918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592921261918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countersecond_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file countersecond_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterSecond_10-a " "Found design unit 1: counterSecond_10-a" {  } { { "counterSecond_10.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterSecond_10.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921261918 ""} { "Info" "ISGN_ENTITY_NAME" "1 counterSecond_10 " "Found entity 1: counterSecond_10" {  } { { "counterSecond_10.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterSecond_10.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921261918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592921261918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectorand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vectorand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vectorAND-a " "Found design unit 1: vectorAND-a" {  } { { "vectorAND.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/vectorAND.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921261934 ""} { "Info" "ISGN_ENTITY_NAME" "1 vectorAND " "Found entity 1: vectorAND" {  } { { "vectorAND.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/vectorAND.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921261934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592921261934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectoror.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vectoror.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vectorOR-a " "Found design unit 1: vectorOR-a" {  } { { "vectorOR.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/vectorOR.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921261949 ""} { "Info" "ISGN_ENTITY_NAME" "1 vectorOR " "Found entity 1: vectorOR" {  } { { "vectorOR.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/vectorOR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921261949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592921261949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterhour_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterhour_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterHour_1-a " "Found design unit 1: counterHour_1-a" {  } { { "counterHour_1.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterHour_1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921261965 ""} { "Info" "ISGN_ENTITY_NAME" "1 counterHour_1 " "Found entity 1: counterHour_1" {  } { { "counterHour_1.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterHour_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921261965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592921261965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterhour_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterhour_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterHour_10-a " "Found design unit 1: counterHour_10-a" {  } { { "counterHour_10.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterHour_10.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921261981 ""} { "Info" "ISGN_ENTITY_NAME" "1 counterHour_10 " "Found entity 1: counterHour_10" {  } { { "counterHour_10.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterHour_10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921261981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592921261981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypaddecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keypaddecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keypadDecoder-a " "Found design unit 1: keypadDecoder-a" {  } { { "keypadDecoder.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/keypadDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921261996 ""} { "Info" "ISGN_ENTITY_NAME" "1 keypadDecoder " "Found entity 1: keypadDecoder" {  } { { "keypadDecoder.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/keypadDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921261996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592921261996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypaddecoderwithdebounce.bdf 1 1 " "Found 1 design units, including 1 entities, in source file keypaddecoderwithdebounce.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 keypadDecoderWithdebounce " "Found entity 1: keypadDecoderWithdebounce" {  } { { "keypadDecoderWithdebounce.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/keypadDecoderWithdebounce.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921261996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592921261996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digitRegister-a " "Found design unit 1: digitRegister-a" {  } { { "digitRegister.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/digitRegister.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262012 ""} { "Info" "ISGN_ENTITY_NAME" "1 digitRegister " "Found entity 1: digitRegister" {  } { { "digitRegister.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/digitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592921262012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592921262027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_saver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_saver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_saver-a " "Found design unit 1: register_saver-a" {  } { { "register_saver.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/register_saver.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262043 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_saver " "Found entity 1: register_saver" {  } { { "register_saver.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/register_saver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592921262043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vector_gndvhd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vector_gndvhd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vector_gnd-a " "Found design unit 1: vector_gnd-a" {  } { { "vector_gndvhd.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/vector_gndvhd.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262043 ""} { "Info" "ISGN_ENTITY_NAME" "1 vector_gnd " "Found entity 1: vector_gnd" {  } { { "vector_gndvhd.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/vector_gndvhd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592921262043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmdetection.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alarmdetection.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarmDetection-a " "Found design unit 1: alarmDetection-a" {  } { { "alarmDetection.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/alarmDetection.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262059 ""} { "Info" "ISGN_ENTITY_NAME" "1 alarmDetection " "Found entity 1: alarmDetection" {  } { { "alarmDetection.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/alarmDetection.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592921262059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "musicselector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file musicselector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 musicselector-a " "Found design unit 1: musicselector-a" {  } { { "musicselector.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/musicselector.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262074 ""} { "Info" "ISGN_ENTITY_NAME" "1 musicselector " "Found entity 1: musicselector" {  } { { "musicselector.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/musicselector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592921262074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_and-a " "Found design unit 1: led_and-a" {  } { { "led_and.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/led_and.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262090 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_and " "Found entity 1: led_and" {  } { { "led_and.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/led_and.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592921262090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_and2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_and2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_and2-a " "Found design unit 1: led_and2-a" {  } { { "led_and2.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/led_and2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262106 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_and2 " "Found entity 1: led_and2" {  } { { "led_and2.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/led_and2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592921262106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectoror2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vectoror2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vectorOR2-a " "Found design unit 1: vectorOR2-a" {  } { { "vectorOR2.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/vectorOR2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262121 ""} { "Info" "ISGN_ENTITY_NAME" "1 vectorOR2 " "Found entity 1: vectorOR2" {  } { { "vectorOR2.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/vectorOR2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592921262121 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projectClock " "Elaborating entity \"projectClock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1592921262277 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "timeS10\[3..0\] timeS1 " "Bus \"timeS10\[3..0\]\" found using same base name as \"timeS1\", which might lead to a name conflict." {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 494 616 632 560 "timeS10\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1592921262277 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "timeM10\[3..0\] timeM1 " "Bus \"timeM10\[3..0\]\" found using same base name as \"timeM1\", which might lead to a name conflict." {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 661 616 632 728 "timeM10\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1592921262277 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "timeH10\[3..0\] timeH1 " "Bus \"timeH10\[3..0\]\" found using same base name as \"timeH1\", which might lead to a name conflict." {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 821 624 640 888 "timeH10\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1592921262277 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "alarmS10\[3..0\] alarmS1 " "Bus \"alarmS10\[3..0\]\" found using same base name as \"alarmS1\", which might lead to a name conflict." {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1113 608 624 1184 "alarmS10\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1592921262277 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "alarmM10\[3..0\] alarmM1 " "Bus \"alarmM10\[3..0\]\" found using same base name as \"alarmM1\", which might lead to a name conflict." {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1304 616 632 1377 "alarmM10\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1592921262277 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "alarmH10\[3..0\] alarmH1 " "Bus \"alarmH10\[3..0\]\" found using same base name as \"alarmH1\", which might lead to a name conflict." {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1544 624 640 1617 "alarmH10\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1592921262277 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "timeS10\[3..0\] timeS1 " "Bus \"timeS10\[3..0\]\" found using same base name as \"timeS1\", which might lead to a name conflict." {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1448 1248 1314 1464 "timeS10\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1592921262277 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "timeM10\[3..0\] timeM1 " "Bus \"timeM10\[3..0\]\" found using same base name as \"timeM1\", which might lead to a name conflict." {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1480 1248 1315 1496 "timeM10\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1592921262277 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "timeH10\[3..0\] timeH1 " "Bus \"timeH10\[3..0\]\" found using same base name as \"timeH1\", which might lead to a name conflict." {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1512 1248 1315 1528 "timeH10\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1592921262277 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "alarmS10\[3..0\] alarmS1 " "Bus \"alarmS10\[3..0\]\" found using same base name as \"alarmS1\", which might lead to a name conflict." {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1544 1248 1319 1560 "alarmS10\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1592921262277 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "alarmM10\[3..0\] alarmM1 " "Bus \"alarmM10\[3..0\]\" found using same base name as \"alarmM1\", which might lead to a name conflict." {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1576 1248 1321 1592 "alarmM10\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1592921262277 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "alarmH10\[3..0\] alarmH1 " "Bus \"alarmH10\[3..0\]\" found using same base name as \"alarmH1\", which might lead to a name conflict." {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1608 1248 1321 1624 "alarmH10\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1592921262277 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "timeS10\[3..0\] timeS1 " "Bus \"timeS10\[3..0\]\" found using same base name as \"timeS1\", which might lead to a name conflict." {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1416 1280 1480 1656 "inst46" "" } { 1416 1280 1480 1656 "inst46" "" } { 1416 1280 1480 1656 "inst46" "" } { 1416 1280 1480 1656 "inst46" "" } { 1416 1280 1480 1656 "inst46" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1592921262277 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "timeM10\[3..0\] timeM1 " "Bus \"timeM10\[3..0\]\" found using same base name as \"timeM1\", which might lead to a name conflict." {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1416 1280 1480 1656 "inst46" "" } { 1416 1280 1480 1656 "inst46" "" } { 1416 1280 1480 1656 "inst46" "" } { 1416 1280 1480 1656 "inst46" "" } { 1416 1280 1480 1656 "inst46" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1592921262277 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "timeH10\[3..0\] timeH1 " "Bus \"timeH10\[3..0\]\" found using same base name as \"timeH1\", which might lead to a name conflict." {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1416 1280 1480 1656 "inst46" "" } { 1416 1280 1480 1656 "inst46" "" } { 1416 1280 1480 1656 "inst46" "" } { 1416 1280 1480 1656 "inst46" "" } { 1416 1280 1480 1656 "inst46" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1592921262277 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "alarmS10\[3..0\] alarmS1 " "Bus \"alarmS10\[3..0\]\" found using same base name as \"alarmS1\", which might lead to a name conflict." {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1416 1280 1480 1656 "inst46" "" } { 1416 1280 1480 1656 "inst46" "" } { 1416 1280 1480 1656 "inst46" "" } { 1416 1280 1480 1656 "inst46" "" } { 1416 1280 1480 1656 "inst46" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1592921262277 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "alarmM10\[3..0\] alarmM1 " "Bus \"alarmM10\[3..0\]\" found using same base name as \"alarmM1\", which might lead to a name conflict." {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1416 1280 1480 1656 "inst46" "" } { 1416 1280 1480 1656 "inst46" "" } { 1416 1280 1480 1656 "inst46" "" } { 1416 1280 1480 1656 "inst46" "" } { 1416 1280 1480 1656 "inst46" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1592921262277 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "alarmH10\[3..0\] alarmH1 " "Bus \"alarmH10\[3..0\]\" found using same base name as \"alarmH1\", which might lead to a name conflict." {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1416 1280 1480 1656 "inst46" "" } { 1416 1280 1480 1656 "inst46" "" } { 1416 1280 1480 1656 "inst46" "" } { 1416 1280 1480 1656 "inst46" "" } { 1416 1280 1480 1656 "inst46" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1592921262277 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "alarmH1 " "Converted elements in bus name \"alarmH1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "alarmH1\[3..0\] alarmH13..0 " "Converted element name(s) from \"alarmH1\[3..0\]\" to \"alarmH13..0\"" {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1416 1280 1480 1656 "inst46" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262277 ""}  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1416 1280 1480 1656 "inst46" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1592921262277 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "alarmH10 " "Converted elements in bus name \"alarmH10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "alarmH10\[3..0\] alarmH103..0 " "Converted element name(s) from \"alarmH10\[3..0\]\" to \"alarmH103..0\"" {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1416 1280 1480 1656 "inst46" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262277 ""}  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1416 1280 1480 1656 "inst46" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1592921262277 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "alarmM1 " "Converted elements in bus name \"alarmM1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "alarmM1\[3..0\] alarmM13..0 " "Converted element name(s) from \"alarmM1\[3..0\]\" to \"alarmM13..0\"" {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1416 1280 1480 1656 "inst46" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262277 ""}  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1416 1280 1480 1656 "inst46" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1592921262277 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "alarmM10 " "Converted elements in bus name \"alarmM10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "alarmM10\[3..0\] alarmM103..0 " "Converted element name(s) from \"alarmM10\[3..0\]\" to \"alarmM103..0\"" {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1416 1280 1480 1656 "inst46" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262277 ""}  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1416 1280 1480 1656 "inst46" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1592921262277 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "alarmS1 " "Converted elements in bus name \"alarmS1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "alarmS1\[3..0\] alarmS13..0 " "Converted element name(s) from \"alarmS1\[3..0\]\" to \"alarmS13..0\"" {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1416 1280 1480 1656 "inst46" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262277 ""}  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1416 1280 1480 1656 "inst46" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1592921262277 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "alarmS10 " "Converted elements in bus name \"alarmS10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "alarmS10\[3..0\] alarmS103..0 " "Converted element name(s) from \"alarmS10\[3..0\]\" to \"alarmS103..0\"" {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1416 1280 1480 1656 "inst46" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262277 ""}  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1416 1280 1480 1656 "inst46" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1592921262277 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "timeH1 " "Converted elements in bus name \"timeH1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "timeH1\[3..0\] timeH13..0 " "Converted element name(s) from \"timeH1\[3..0\]\" to \"timeH13..0\"" {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1416 1280 1480 1656 "inst46" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262277 ""}  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1416 1280 1480 1656 "inst46" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1592921262277 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "timeH10 " "Converted elements in bus name \"timeH10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "timeH10\[3..0\] timeH103..0 " "Converted element name(s) from \"timeH10\[3..0\]\" to \"timeH103..0\"" {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1416 1280 1480 1656 "inst46" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262277 ""}  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1416 1280 1480 1656 "inst46" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1592921262277 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "timeM1 " "Converted elements in bus name \"timeM1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "timeM1\[3..0\] timeM13..0 " "Converted element name(s) from \"timeM1\[3..0\]\" to \"timeM13..0\"" {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1416 1280 1480 1656 "inst46" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262277 ""}  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1416 1280 1480 1656 "inst46" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1592921262277 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "timeM10 " "Converted elements in bus name \"timeM10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "timeM10\[3..0\] timeM103..0 " "Converted element name(s) from \"timeM10\[3..0\]\" to \"timeM103..0\"" {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1416 1280 1480 1656 "inst46" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262277 ""}  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1416 1280 1480 1656 "inst46" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1592921262277 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "timeS1 " "Converted elements in bus name \"timeS1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "timeS1\[3..0\] timeS13..0 " "Converted element name(s) from \"timeS1\[3..0\]\" to \"timeS13..0\"" {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1416 1280 1480 1656 "inst46" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262277 ""}  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1416 1280 1480 1656 "inst46" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1592921262277 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "timeS10 " "Converted elements in bus name \"timeS10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "timeS10\[3..0\] timeS103..0 " "Converted element name(s) from \"timeS10\[3..0\]\" to \"timeS103..0\"" {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1416 1280 1480 1656 "inst46" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262277 ""}  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1416 1280 1480 1656 "inst46" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1592921262277 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "ledin2\[11..0\] ledin " "Bus \"ledin2\[11..0\]\" found using same base name as \"ledin\", which might lead to a name conflict." {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1256 2600 2816 1336 "inst63" "" } { 1256 2600 2816 1336 "inst63" "" } { 1256 2600 2816 1336 "inst63" "" } { 1256 2600 2816 1336 "inst63" "" } { 1256 2600 2816 1336 "inst63" "" } { 1256 2600 2816 1336 "inst63" "" } { 1256 2600 2816 1336 "inst63" "" } { 1256 2600 2816 1336 "inst63" "" } { 1256 2600 2816 1336 "inst63" "" } { 1256 2600 2816 1336 "inst63" "" } { 1256 2600 2816 1336 "inst63" "" } { 1256 2600 2816 1336 "inst63" "" } { 1256 2600 2816 1336 "inst63" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1592921262277 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "ledin " "Converted elements in bus name \"ledin\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ledin\[11..0\] ledin11..0 " "Converted element name(s) from \"ledin\[11..0\]\" to \"ledin11..0\"" {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1256 2600 2816 1336 "inst63" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262293 ""}  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1256 2600 2816 1336 "inst63" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1592921262293 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "ledin2 " "Converted elements in bus name \"ledin2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ledin2\[11..0\] ledin211..0 " "Converted element name(s) from \"ledin2\[11..0\]\" to \"ledin211..0\"" {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1256 2600 2816 1336 "inst63" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262293 ""}  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1256 2600 2816 1336 "inst63" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1592921262293 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VCC inst18 " "Block or symbol \"VCC\" of instance \"inst18\" overlaps another block or symbol" {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 192 920 952 208 "inst18" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1592921262293 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "counterSecond_1 inst7 " "Block or symbol \"counterSecond_1\" of instance \"inst7\" overlaps another block or symbol" {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 304 200 384 416 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1592921262293 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "counterSecond_1 inst8 " "Block or symbol \"counterSecond_1\" of instance \"inst8\" overlaps another block or symbol" {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 504 200 384 616 "inst8" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1592921262293 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "counterSecond_1 inst38 " "Block or symbol \"counterSecond_1\" of instance \"inst38\" overlaps another block or symbol" {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1000 216 400 1112 "inst38" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1592921262293 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "counterSecond_1 inst39 " "Block or symbol \"counterSecond_1\" of instance \"inst39\" overlaps another block or symbol" {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1200 216 400 1312 "inst39" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1592921262293 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "alarmH1 " "Converted elements in bus name \"alarmH1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "alarmH1\[3..0\] alarmH13..0 " "Converted element name(s) from \"alarmH1\[3..0\]\" to \"alarmH13..0\"" {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1421 616 632 1488 "alarmH1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262293 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "alarmH1\[3..0\] alarmH13..0 " "Converted element name(s) from \"alarmH1\[3..0\]\" to \"alarmH13..0\"" {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1592 1248 1315 1608 "alarmH1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262293 ""}  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1421 616 632 1488 "alarmH1\[3..0\]" "" } { 1592 1248 1315 1608 "alarmH1\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1592921262293 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "alarmH10 " "Converted elements in bus name \"alarmH10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "alarmH10\[3..0\] alarmH103..0 " "Converted element name(s) from \"alarmH10\[3..0\]\" to \"alarmH103..0\"" {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1544 624 640 1617 "alarmH10\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262293 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "alarmH10\[3..0\] alarmH103..0 " "Converted element name(s) from \"alarmH10\[3..0\]\" to \"alarmH103..0\"" {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1608 1248 1321 1624 "alarmH10\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262293 ""}  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1544 624 640 1617 "alarmH10\[3..0\]" "" } { 1608 1248 1321 1624 "alarmH10\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1592921262293 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "alarmM1 " "Converted elements in bus name \"alarmM1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "alarmM1\[3..0\] alarmM13..0 " "Converted element name(s) from \"alarmM1\[3..0\]\" to \"alarmM13..0\"" {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1221 616 632 1288 "alarmM1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262293 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "alarmM1\[3..0\] alarmM13..0 " "Converted element name(s) from \"alarmM1\[3..0\]\" to \"alarmM13..0\"" {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1560 1248 1315 1576 "alarmM1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262293 ""}  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1221 616 632 1288 "alarmM1\[3..0\]" "" } { 1560 1248 1315 1576 "alarmM1\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1592921262293 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "alarmM10 " "Converted elements in bus name \"alarmM10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "alarmM10\[3..0\] alarmM103..0 " "Converted element name(s) from \"alarmM10\[3..0\]\" to \"alarmM103..0\"" {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1304 616 632 1377 "alarmM10\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262293 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "alarmM10\[3..0\] alarmM103..0 " "Converted element name(s) from \"alarmM10\[3..0\]\" to \"alarmM103..0\"" {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1576 1248 1321 1592 "alarmM10\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262293 ""}  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1304 616 632 1377 "alarmM10\[3..0\]" "" } { 1576 1248 1321 1592 "alarmM10\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1592921262293 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "alarmS1 " "Converted elements in bus name \"alarmS1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "alarmS1\[3..0\] alarmS13..0 " "Converted element name(s) from \"alarmS1\[3..0\]\" to \"alarmS13..0\"" {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1006 608 624 1072 "alarmS1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262293 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "alarmS1\[3..0\] alarmS13..0 " "Converted element name(s) from \"alarmS1\[3..0\]\" to \"alarmS13..0\"" {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1528 1248 1314 1544 "alarmS1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262293 ""}  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1006 608 624 1072 "alarmS1\[3..0\]" "" } { 1528 1248 1314 1544 "alarmS1\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1592921262293 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "alarmS10 " "Converted elements in bus name \"alarmS10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "alarmS10\[3..0\] alarmS103..0 " "Converted element name(s) from \"alarmS10\[3..0\]\" to \"alarmS103..0\"" {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1113 608 624 1184 "alarmS10\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262293 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "alarmS10\[3..0\] alarmS103..0 " "Converted element name(s) from \"alarmS10\[3..0\]\" to \"alarmS103..0\"" {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1544 1248 1319 1560 "alarmS10\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262293 ""}  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1113 608 624 1184 "alarmS10\[3..0\]" "" } { 1544 1248 1319 1560 "alarmS10\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1592921262293 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "timeH1 " "Converted elements in bus name \"timeH1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "timeH1\[3..0\] timeH13..0 " "Converted element name(s) from \"timeH1\[3..0\]\" to \"timeH13..0\"" {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 746 624 640 808 "timeH1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262293 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "timeH1\[3..0\] timeH13..0 " "Converted element name(s) from \"timeH1\[3..0\]\" to \"timeH13..0\"" {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1496 1248 1309 1512 "timeH1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262293 ""}  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 746 624 640 808 "timeH1\[3..0\]" "" } { 1496 1248 1309 1512 "timeH1\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1592921262293 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "timeH10 " "Converted elements in bus name \"timeH10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "timeH10\[3..0\] timeH103..0 " "Converted element name(s) from \"timeH10\[3..0\]\" to \"timeH103..0\"" {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 821 624 640 888 "timeH10\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262293 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "timeH10\[3..0\] timeH103..0 " "Converted element name(s) from \"timeH10\[3..0\]\" to \"timeH103..0\"" {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1512 1248 1315 1528 "timeH10\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262293 ""}  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 821 624 640 888 "timeH10\[3..0\]" "" } { 1512 1248 1315 1528 "timeH10\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1592921262293 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "timeM1 " "Converted elements in bus name \"timeM1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "timeM1\[3..0\] timeM13..0 " "Converted element name(s) from \"timeM1\[3..0\]\" to \"timeM13..0\"" {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 577 615 632 640 "timeM1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262293 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "timeM1\[3..0\] timeM13..0 " "Converted element name(s) from \"timeM1\[3..0\]\" to \"timeM13..0\"" {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1464 1248 1309 1480 "timeM1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262293 ""}  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 577 615 632 640 "timeM1\[3..0\]" "" } { 1464 1248 1309 1480 "timeM1\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1592921262293 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "timeM10 " "Converted elements in bus name \"timeM10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "timeM10\[3..0\] timeM103..0 " "Converted element name(s) from \"timeM10\[3..0\]\" to \"timeM103..0\"" {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 661 616 632 728 "timeM10\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262293 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "timeM10\[3..0\] timeM103..0 " "Converted element name(s) from \"timeM10\[3..0\]\" to \"timeM103..0\"" {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1480 1248 1315 1496 "timeM10\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262293 ""}  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 661 616 632 728 "timeM10\[3..0\]" "" } { 1480 1248 1315 1496 "timeM10\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1592921262293 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "timeS1 " "Converted elements in bus name \"timeS1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "timeS1\[3..0\] timeS13..0 " "Converted element name(s) from \"timeS1\[3..0\]\" to \"timeS13..0\"" {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 419 616 632 480 "timeS1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262293 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "timeS1\[3..0\] timeS13..0 " "Converted element name(s) from \"timeS1\[3..0\]\" to \"timeS13..0\"" {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1432 1248 1308 1448 "timeS1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262293 ""}  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 419 616 632 480 "timeS1\[3..0\]" "" } { 1432 1248 1308 1448 "timeS1\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1592921262293 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "timeS10 " "Converted elements in bus name \"timeS10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "timeS10\[3..0\] timeS103..0 " "Converted element name(s) from \"timeS10\[3..0\]\" to \"timeS103..0\"" {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 494 616 632 560 "timeS10\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262293 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "timeS10\[3..0\] timeS103..0 " "Converted element name(s) from \"timeS10\[3..0\]\" to \"timeS103..0\"" {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1448 1248 1314 1464 "timeS10\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262293 ""}  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 494 616 632 560 "timeS10\[3..0\]" "" } { 1448 1248 1314 1464 "timeS10\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1592921262293 ""}
{ "Warning" "WSGN_SEARCH_FILE" "test.bdf 1 1 " "Using design file test.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Test " "Found entity 1: Test" {  } { { "test.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262309 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592921262309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Test Test:inst62 " "Elaborating entity \"Test\" for hierarchy \"Test:inst62\"" {  } { { "projectClock.bdf" "inst62" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1016 1816 2000 1112 "inst62" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262309 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "music_02 inst7 " "Block or symbol \"music_02\" of instance \"inst7\" overlaps another block or symbol" {  } { { "test.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/test.bdf" { { 568 600 744 648 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1592921262324 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "musicselector inst98 " "Block or symbol \"musicselector\" of instance \"inst98\" overlaps another block or symbol" {  } { { "test.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/test.bdf" { { -80 536 728 128 "inst98" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1592921262324 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alarm_clock.vhd 2 1 " "Using design file alarm_clock.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarm_clock-arch " "Found design unit 1: alarm_clock-arch" {  } { { "alarm_clock.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/alarm_clock.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262356 ""} { "Info" "ISGN_ENTITY_NAME" "1 alarm_clock " "Found entity 1: alarm_clock" {  } { { "alarm_clock.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/alarm_clock.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262356 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592921262356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clock Test:inst62\|alarm_clock:inst6 " "Elaborating entity \"alarm_clock\" for hierarchy \"Test:inst62\|alarm_clock:inst6\"" {  } { { "test.bdf" "inst6" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/test.bdf" { { 168 600 744 248 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262356 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PITCH alarm_clock.vhd(24) " "VHDL Process Statement warning at alarm_clock.vhd(24): signal \"PITCH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/alarm_clock.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592921262371 "|projectClock|Test:inst62|alarm_clock:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INDEX alarm_clock.vhd(61) " "VHDL Process Statement warning at alarm_clock.vhd(61): signal \"INDEX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/alarm_clock.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592921262371 "|projectClock|Test:inst62|alarm_clock:inst6"}
{ "Warning" "WSGN_SEARCH_FILE" "clktest.vhd 2 1 " "Using design file clktest.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLKtest-arch " "Found design unit 1: CLKtest-arch" {  } { { "clktest.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/clktest.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262387 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLKtest " "Found entity 1: CLKtest" {  } { { "clktest.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/clktest.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262387 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592921262387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKtest Test:inst62\|CLKtest:inst1 " "Elaborating entity \"CLKtest\" for hierarchy \"Test:inst62\|CLKtest:inst1\"" {  } { { "test.bdf" "inst1" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/test.bdf" { { 448 368 520 528 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262387 ""}
{ "Warning" "WSGN_SEARCH_FILE" "div10_t.bdf 1 1 " "Using design file div10_t.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 div10_t " "Found entity 1: div10_t" {  } { { "div10_t.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/div10_t.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262418 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592921262418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div10_t Test:inst62\|div10_t:inst3 " "Elaborating entity \"div10_t\" for hierarchy \"Test:inst62\|div10_t:inst3\"" {  } { { "test.bdf" "inst3" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/test.bdf" { { 448 224 352 544 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "musicselector Test:inst62\|musicselector:inst98 " "Elaborating entity \"musicselector\" for hierarchy \"Test:inst62\|musicselector:inst98\"" {  } { { "test.bdf" "inst98" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/test.bdf" { { -80 536 728 128 "inst98" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262434 ""}
{ "Warning" "WSGN_SEARCH_FILE" "buzzer_music0.vhd 2 1 " "Using design file buzzer_music0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buzzer_music0-arch " "Found design unit 1: buzzer_music0-arch" {  } { { "buzzer_music0.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/buzzer_music0.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262481 ""} { "Info" "ISGN_ENTITY_NAME" "1 buzzer_music0 " "Found entity 1: buzzer_music0" {  } { { "buzzer_music0.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/buzzer_music0.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262481 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592921262481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzer_music0 Test:inst62\|buzzer_music0:inst2 " "Elaborating entity \"buzzer_music0\" for hierarchy \"Test:inst62\|buzzer_music0:inst2\"" {  } { { "test.bdf" "inst2" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/test.bdf" { { 328 600 744 408 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262481 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PITCH buzzer_music0.vhd(24) " "VHDL Process Statement warning at buzzer_music0.vhd(24): signal \"PITCH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "buzzer_music0.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/buzzer_music0.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592921262496 "|projectClock|Test:inst62|buzzer_music0:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INDEX buzzer_music0.vhd(73) " "VHDL Process Statement warning at buzzer_music0.vhd(73): signal \"INDEX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "buzzer_music0.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/buzzer_music0.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592921262496 "|projectClock|Test:inst62|buzzer_music0:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzer Test:inst62\|buzzer:inst " "Elaborating entity \"buzzer\" for hierarchy \"Test:inst62\|buzzer:inst\"" {  } { { "test.bdf" "inst" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/test.bdf" { { 248 600 744 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262496 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PITCH buzzer.vhd(24) " "VHDL Process Statement warning at buzzer.vhd(24): signal \"PITCH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "buzzer.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/buzzer.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592921262496 "|projectClock|buzzer:inst59"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INDEX buzzer.vhd(73) " "VHDL Process Statement warning at buzzer.vhd(73): signal \"INDEX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "buzzer.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/buzzer.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592921262496 "|projectClock|buzzer:inst59"}
{ "Warning" "WSGN_SEARCH_FILE" "buzzer_music1.vhd 2 1 " "Using design file buzzer_music1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buzzer_music1-arch " "Found design unit 1: buzzer_music1-arch" {  } { { "buzzer_music1.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/buzzer_music1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262527 ""} { "Info" "ISGN_ENTITY_NAME" "1 buzzer_music1 " "Found entity 1: buzzer_music1" {  } { { "buzzer_music1.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/buzzer_music1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262527 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592921262527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzer_music1 Test:inst62\|buzzer_music1:inst99 " "Elaborating entity \"buzzer_music1\" for hierarchy \"Test:inst62\|buzzer_music1:inst99\"" {  } { { "test.bdf" "inst99" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/test.bdf" { { 408 600 744 488 "inst99" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262527 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PITCH buzzer_music1.vhd(24) " "VHDL Process Statement warning at buzzer_music1.vhd(24): signal \"PITCH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "buzzer_music1.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/buzzer_music1.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592921262527 "|projectClock|Test:inst62|buzzer_music1:inst99"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INDEX buzzer_music1.vhd(83) " "VHDL Process Statement warning at buzzer_music1.vhd(83): signal \"INDEX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "buzzer_music1.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/buzzer_music1.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592921262527 "|projectClock|Test:inst62|buzzer_music1:inst99"}
{ "Warning" "WSGN_SEARCH_FILE" "music_02.vhd 2 1 " "Using design file music_02.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 music_02-arch " "Found design unit 1: music_02-arch" {  } { { "music_02.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/music_02.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262559 ""} { "Info" "ISGN_ENTITY_NAME" "1 music_02 " "Found entity 1: music_02" {  } { { "music_02.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/music_02.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262559 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592921262559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "music_02 Test:inst62\|music_02:inst7 " "Elaborating entity \"music_02\" for hierarchy \"Test:inst62\|music_02:inst7\"" {  } { { "test.bdf" "inst7" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/test.bdf" { { 568 600 744 648 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262559 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PITCH music_02.vhd(24) " "VHDL Process Statement warning at music_02.vhd(24): signal \"PITCH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "music_02.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/music_02.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592921262559 "|projectClock|Test:inst62|music_02:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INDEX music_02.vhd(79) " "VHDL Process Statement warning at music_02.vhd(79): signal \"INDEX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "music_02.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/music_02.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592921262559 "|projectClock|Test:inst62|music_02:inst7"}
{ "Warning" "WSGN_SEARCH_FILE" "buzzer_music2.vhd 2 1 " "Using design file buzzer_music2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buzzer_music2-arch " "Found design unit 1: buzzer_music2-arch" {  } { { "buzzer_music2.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/buzzer_music2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262590 ""} { "Info" "ISGN_ENTITY_NAME" "1 buzzer_music2 " "Found entity 1: buzzer_music2" {  } { { "buzzer_music2.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/buzzer_music2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262590 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592921262590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzer_music2 Test:inst62\|buzzer_music2:inst4 " "Elaborating entity \"buzzer_music2\" for hierarchy \"Test:inst62\|buzzer_music2:inst4\"" {  } { { "test.bdf" "inst4" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/test.bdf" { { 488 600 744 568 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262590 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PITCH buzzer_music2.vhd(24) " "VHDL Process Statement warning at buzzer_music2.vhd(24): signal \"PITCH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "buzzer_music2.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/buzzer_music2.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592921262590 "|projectClock|Test:inst62|buzzer_music2:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INDEX buzzer_music2.vhd(75) " "VHDL Process Statement warning at buzzer_music2.vhd(75): signal \"INDEX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "buzzer_music2.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/buzzer_music2.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592921262590 "|projectClock|Test:inst62|buzzer_music2:inst4"}
{ "Warning" "WSGN_SEARCH_FILE" "music_03.vhd 2 1 " "Using design file music_03.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 music_03-arch " "Found design unit 1: music_03-arch" {  } { { "music_03.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/music_03.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262621 ""} { "Info" "ISGN_ENTITY_NAME" "1 music_03 " "Found entity 1: music_03" {  } { { "music_03.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/music_03.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262621 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592921262621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "music_03 Test:inst62\|music_03:inst8 " "Elaborating entity \"music_03\" for hierarchy \"Test:inst62\|music_03:inst8\"" {  } { { "test.bdf" "inst8" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/test.bdf" { { 640 600 744 720 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262621 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PITCH music_03.vhd(24) " "VHDL Process Statement warning at music_03.vhd(24): signal \"PITCH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "music_03.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/music_03.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592921262621 "|projectClock|Test:inst62|music_03:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INDEX music_03.vhd(79) " "VHDL Process Statement warning at music_03.vhd(79): signal \"INDEX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "music_03.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/music_03.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592921262621 "|projectClock|Test:inst62|music_03:inst8"}
{ "Warning" "WSGN_SEARCH_FILE" "music_01.vhd 2 1 " "Using design file music_01.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 music_01-arch " "Found design unit 1: music_01-arch" {  } { { "music_01.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/music_01.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262652 ""} { "Info" "ISGN_ENTITY_NAME" "1 music_01 " "Found entity 1: music_01" {  } { { "music_01.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/music_01.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262652 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592921262652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "music_01 Test:inst62\|music_01:inst16 " "Elaborating entity \"music_01\" for hierarchy \"Test:inst62\|music_01:inst16\"" {  } { { "test.bdf" "inst16" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/test.bdf" { { 720 600 744 800 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262652 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PITCH music_01.vhd(24) " "VHDL Process Statement warning at music_01.vhd(24): signal \"PITCH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "music_01.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/music_01.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592921262652 "|projectClock|Test:inst62|music_01:inst16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INDEX music_01.vhd(79) " "VHDL Process Statement warning at music_01.vhd(79): signal \"INDEX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "music_01.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/music_01.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592921262652 "|projectClock|Test:inst62|music_01:inst16"}
{ "Warning" "WSGN_SEARCH_FILE" "updown.bdf 1 1 " "Using design file updown.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 UPDOWN " "Found entity 1: UPDOWN" {  } { { "updown.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/updown.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262668 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592921262668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UPDOWN UPDOWN:inst19 " "Elaborating entity \"UPDOWN\" for hierarchy \"UPDOWN:inst19\"" {  } { { "projectClock.bdf" "inst19" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 376 -384 -256 472 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262668 ""}
{ "Warning" "WSGN_SEARCH_FILE" "savetest.vhd 2 1 " "Using design file savetest.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Savetest-arch " "Found design unit 1: Savetest-arch" {  } { { "savetest.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/savetest.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262699 ""} { "Info" "ISGN_ENTITY_NAME" "1 Savetest " "Found entity 1: Savetest" {  } { { "savetest.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/savetest.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262699 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592921262699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Savetest UPDOWN:inst19\|Savetest:inst7 " "Elaborating entity \"Savetest\" for hierarchy \"UPDOWN:inst19\|Savetest:inst7\"" {  } { { "updown.bdf" "inst7" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/updown.bdf" { { 240 1080 1280 320 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262699 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ortest.vhd 2 1 " "Using design file ortest.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ORtest-arch " "Found design unit 1: ORtest-arch" {  } { { "ortest.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/ortest.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262731 ""} { "Info" "ISGN_ENTITY_NAME" "1 ORtest " "Found entity 1: ORtest" {  } { { "ortest.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/ortest.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262731 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592921262731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ORtest UPDOWN:inst19\|ORtest:inst5 " "Elaborating entity \"ORtest\" for hierarchy \"UPDOWN:inst19\|ORtest:inst5\"" {  } { { "updown.bdf" "inst5" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/updown.bdf" { { 256 840 1056 336 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262731 ""}
{ "Warning" "WSGN_SEARCH_FILE" "downtest.vhd 2 1 " "Using design file downtest.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DOWNtest-arch " "Found design unit 1: DOWNtest-arch" {  } { { "downtest.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/downtest.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262762 ""} { "Info" "ISGN_ENTITY_NAME" "1 DOWNtest " "Found entity 1: DOWNtest" {  } { { "downtest.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/downtest.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262762 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592921262762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DOWNtest UPDOWN:inst19\|DOWNtest:inst4 " "Elaborating entity \"DOWNtest\" for hierarchy \"UPDOWN:inst19\|DOWNtest:inst4\"" {  } { { "updown.bdf" "inst4" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/updown.bdf" { { 200 600 800 280 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262762 ""}
{ "Warning" "WSGN_SEARCH_FILE" "down.vhd 2 1 " "Using design file down.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DOWN-arch " "Found design unit 1: DOWN-arch" {  } { { "down.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/down.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262777 ""} { "Info" "ISGN_ENTITY_NAME" "1 DOWN " "Found entity 1: DOWN" {  } { { "down.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/down.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262777 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592921262777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DOWN UPDOWN:inst19\|DOWN:inst " "Elaborating entity \"DOWN\" for hierarchy \"UPDOWN:inst19\|DOWN:inst\"" {  } { { "updown.bdf" "inst" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/updown.bdf" { { 216 320 520 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262777 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uptest.vhd 2 1 " "Using design file uptest.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UPtest-arch " "Found design unit 1: UPtest-arch" {  } { { "uptest.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/uptest.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262809 ""} { "Info" "ISGN_ENTITY_NAME" "1 UPtest " "Found entity 1: UPtest" {  } { { "uptest.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/uptest.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262809 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592921262809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UPtest UPDOWN:inst19\|UPtest:inst3 " "Elaborating entity \"UPtest\" for hierarchy \"UPDOWN:inst19\|UPtest:inst3\"" {  } { { "updown.bdf" "inst3" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/updown.bdf" { { 312 600 800 392 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UP UPDOWN:inst19\|UP:inst1 " "Elaborating entity \"UP\" for hierarchy \"UPDOWN:inst19\|UP:inst1\"" {  } { { "updown.bdf" "inst1" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/updown.bdf" { { 328 328 528 408 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262824 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_gen.bdf 1 1 " "Using design file clk_gen.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "clk_gen.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/clk_gen.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262840 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592921262840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:inst1 " "Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:inst1\"" {  } { { "projectClock.bdf" "inst1" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 208 -816 -696 336 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262840 ""}
{ "Warning" "WSGN_SEARCH_FILE" "five_sec.vhd 2 1 " "Using design file five_sec.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 five_sec-counter " "Found design unit 1: five_sec-counter" {  } { { "five_sec.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/five_sec.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262887 ""} { "Info" "ISGN_ENTITY_NAME" "1 five_sec " "Found entity 1: five_sec" {  } { { "five_sec.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/five_sec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262887 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592921262887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "five_sec five_sec:inst47 " "Elaborating entity \"five_sec\" for hierarchy \"five_sec:inst47\"" {  } { { "projectClock.bdf" "inst47" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1136 1808 1952 1216 "inst47" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarmDetection alarmDetection:inst46 " "Elaborating entity \"alarmDetection\" for hierarchy \"alarmDetection:inst46\"" {  } { { "projectClock.bdf" "inst46" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1416 1280 1480 1656 "inst46" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterHour_1 counterHour_1:inst43 " "Elaborating entity \"counterHour_1\" for hierarchy \"counterHour_1:inst43\"" {  } { { "projectClock.bdf" "inst43" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1432 216 408 1544 "inst43" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262902 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "edit counterHour_1.vhd(19) " "VHDL Process Statement warning at counterHour_1.vhd(19): signal \"edit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counterHour_1.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterHour_1.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592921262902 "|projectClock|counterHour_1:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "edit_in counterHour_1.vhd(20) " "VHDL Process Statement warning at counterHour_1.vhd(20): signal \"edit_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counterHour_1.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterHour_1.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592921262902 "|projectClock|counterHour_1:inst43"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterSecond_10 counterSecond_10:inst41 " "Elaborating entity \"counterSecond_10\" for hierarchy \"counterSecond_10:inst41\"" {  } { { "projectClock.bdf" "inst41" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1320 216 416 1432 "inst41" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262918 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "edit_input counterSecond_10.vhd(18) " "VHDL Process Statement warning at counterSecond_10.vhd(18): signal \"edit_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counterSecond_10.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterSecond_10.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592921262918 "|projectClock|counterSecond_10:inst41"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "edit_input counterSecond_10.vhd(19) " "VHDL Process Statement warning at counterSecond_10.vhd(19): signal \"edit_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counterSecond_10.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterSecond_10.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592921262918 "|projectClock|counterSecond_10:inst41"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterSecond_1 counterSecond_1:inst39 " "Elaborating entity \"counterSecond_1\" for hierarchy \"counterSecond_1:inst39\"" {  } { { "projectClock.bdf" "inst39" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1200 216 400 1312 "inst39" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262918 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "edit_input counterSecond_1.vhd(17) " "VHDL Process Statement warning at counterSecond_1.vhd(17): signal \"edit_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counterSecond_1.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterSecond_1.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592921262918 "|projectClock|counterSecond_1:inst39"}
{ "Warning" "WSGN_SEARCH_FILE" "debounce_g.bdf 1 1 " "Using design file debounce_g.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_g " "Found entity 1: debounce_g" {  } { { "debounce_g.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/debounce_g.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921262949 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592921262949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_g debounce_g:inst71 " "Elaborating entity \"debounce_g\" for hierarchy \"debounce_g:inst71\"" {  } { { "projectClock.bdf" "inst71" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1016 64 200 1112 "inst71" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demultiplexer3to6 demultiplexer3to6:inst22 " "Elaborating entity \"demultiplexer3to6\" for hierarchy \"demultiplexer3to6:inst22\"" {  } { { "projectClock.bdf" "inst22" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 512 -360 -224 656 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_clock shift_clock:inst23 " "Elaborating entity \"shift_clock\" for hierarchy \"shift_clock:inst23\"" {  } { { "projectClock.bdf" "inst23" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 512 -536 -376 592 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterHour_10 counterHour_10:inst42 " "Elaborating entity \"counterHour_10\" for hierarchy \"counterHour_10:inst42\"" {  } { { "projectClock.bdf" "inst42" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1552 224 408 1664 "inst42" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921262996 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "edit counterHour_10.vhd(17) " "VHDL Process Statement warning at counterHour_10.vhd(17): signal \"edit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counterHour_10.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterHour_10.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592921262996 "|projectClock|counterHour_10:inst42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "edit_input counterHour_10.vhd(18) " "VHDL Process Statement warning at counterHour_10.vhd(18): signal \"edit_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counterHour_10.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterHour_10.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592921262996 "|projectClock|counterHour_10:inst42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "edit_input counterHour_10.vhd(19) " "VHDL Process Statement warning at counterHour_10.vhd(19): signal \"edit_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counterHour_10.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterHour_10.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592921262996 "|projectClock|counterHour_10:inst42"}
{ "Warning" "WSGN_SEARCH_FILE" "vectortest.vhd 2 1 " "Using design file vectortest.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vectortest-a " "Found design unit 1: vectortest-a" {  } { { "vectortest.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/vectortest.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921263059 ""} { "Info" "ISGN_ENTITY_NAME" "1 vectortest " "Found entity 1: vectortest" {  } { { "vectortest.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/vectortest.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921263059 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592921263059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectortest vectortest:inst3 " "Elaborating entity \"vectortest\" for hierarchy \"vectortest:inst3\"" {  } { { "projectClock.bdf" "inst3" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 824 1680 1856 904 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921263059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputsix outputsix:inst2 " "Elaborating entity \"outputsix\" for hierarchy \"outputsix:inst2\"" {  } { { "projectClock.bdf" "inst2" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 264 512 664 408 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921263074 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIN outputsix.vhd(15) " "VHDL Process Statement warning at outputsix.vhd(15): signal \"SIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "outputsix.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/outputsix.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592921263074 "|projectClock|outputsix:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst " "Elaborating entity \"display\" for hierarchy \"display:inst\"" {  } { { "projectClock.bdf" "inst" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 208 248 392 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921263074 ""}
{ "Warning" "WSGN_SEARCH_FILE" "switch.vhd 2 1 " "Using design file switch.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switch-a " "Found design unit 1: switch-a" {  } { { "switch.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/switch.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921263106 ""} { "Info" "ISGN_ENTITY_NAME" "1 switch " "Found entity 1: switch" {  } { { "switch.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/switch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921263106 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592921263106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch switch:inst44 " "Elaborating entity \"switch\" for hierarchy \"switch:inst44\"" {  } { { "projectClock.bdf" "inst44" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 896 1416 1608 1008 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921263106 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputA switch.vhd(17) " "VHDL Process Statement warning at switch.vhd(17): signal \"inputA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "switch.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/switch.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592921263121 "|projectClock|switch:inst44"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB switch.vhd(18) " "VHDL Process Statement warning at switch.vhd(18): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "switch.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/switch.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592921263121 "|projectClock|switch:inst44"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectorOR vectorOR:inst37 " "Elaborating entity \"vectorOR\" for hierarchy \"vectorOR:inst37\"" {  } { { "projectClock.bdf" "inst37" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1200 1152 1408 1344 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921263121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectorAND vectorAND:inst17 " "Elaborating entity \"vectorAND\" for hierarchy \"vectorAND:inst17\"" {  } { { "projectClock.bdf" "inst17" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 984 784 1032 1064 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921263121 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIGNALIN vectorAND.vhd(15) " "VHDL Process Statement warning at vectorAND.vhd(15): signal \"SIGNALIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vectorAND.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/vectorAND.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592921263121 "|projectClock|vectorAND:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIGNALIN vectorAND.vhd(17) " "VHDL Process Statement warning at vectorAND.vhd(17): signal \"SIGNALIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vectorAND.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/vectorAND.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1592921263121 "|projectClock|vectorAND:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectorOR2 vectorOR2:inst63 " "Elaborating entity \"vectorOR2\" for hierarchy \"vectorOR2:inst63\"" {  } { { "projectClock.bdf" "inst63" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1256 2600 2816 1336 "inst63" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921263168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_and led_and:inst59 " "Elaborating entity \"led_and\" for hierarchy \"led_and:inst59\"" {  } { { "projectClock.bdf" "inst59" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1256 2048 2256 1336 "inst59" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921263184 ""}
{ "Warning" "WSGN_SEARCH_FILE" "led.vhd 2 1 " "Using design file led.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED-a " "Found design unit 1: LED-a" {  } { { "led.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/led.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921263215 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED " "Found entity 1: LED" {  } { { "led.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/led.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592921263215 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1592921263215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED LED:inst57 " "Elaborating entity \"LED\" for hierarchy \"LED:inst57\"" {  } { { "projectClock.bdf" "inst57" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1240 1808 1944 1320 "inst57" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921263231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_and2 led_and2:inst61 " "Elaborating entity \"led_and2\" for hierarchy \"led_and2:inst61\"" {  } { { "projectClock.bdf" "inst61" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 1280 2320 2528 1456 "inst61" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592921263231 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counterSecond_1:inst38\|temp\[0\] counterSecond_1:inst38\|temp\[0\]~_emulated counterSecond_1:inst38\|temp\[0\]~1 " "Register \"counterSecond_1:inst38\|temp\[0\]\" is converted into an equivalent circuit using register \"counterSecond_1:inst38\|temp\[0\]~_emulated\" and latch \"counterSecond_1:inst38\|temp\[0\]~1\"" {  } { { "counterSecond_1.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterSecond_1.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1592921264590 "|projectClock|counterSecond_1:inst38|temp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counterSecond_1:inst7\|temp\[0\] counterSecond_1:inst7\|temp\[0\]~_emulated counterSecond_1:inst7\|temp\[0\]~1 " "Register \"counterSecond_1:inst7\|temp\[0\]\" is converted into an equivalent circuit using register \"counterSecond_1:inst7\|temp\[0\]~_emulated\" and latch \"counterSecond_1:inst7\|temp\[0\]~1\"" {  } { { "counterSecond_1.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterSecond_1.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1592921264590 "|projectClock|counterSecond_1:inst7|temp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counterSecond_1:inst38\|temp\[1\] counterSecond_1:inst38\|temp\[1\]~_emulated counterSecond_1:inst38\|temp\[1\]~5 " "Register \"counterSecond_1:inst38\|temp\[1\]\" is converted into an equivalent circuit using register \"counterSecond_1:inst38\|temp\[1\]~_emulated\" and latch \"counterSecond_1:inst38\|temp\[1\]~5\"" {  } { { "counterSecond_1.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterSecond_1.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1592921264590 "|projectClock|counterSecond_1:inst38|temp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counterSecond_1:inst7\|temp\[1\] counterSecond_1:inst7\|temp\[1\]~_emulated counterSecond_1:inst7\|temp\[1\]~5 " "Register \"counterSecond_1:inst7\|temp\[1\]\" is converted into an equivalent circuit using register \"counterSecond_1:inst7\|temp\[1\]~_emulated\" and latch \"counterSecond_1:inst7\|temp\[1\]~5\"" {  } { { "counterSecond_1.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterSecond_1.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1592921264590 "|projectClock|counterSecond_1:inst7|temp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counterSecond_1:inst38\|temp\[2\] counterSecond_1:inst38\|temp\[2\]~_emulated counterSecond_1:inst38\|temp\[2\]~9 " "Register \"counterSecond_1:inst38\|temp\[2\]\" is converted into an equivalent circuit using register \"counterSecond_1:inst38\|temp\[2\]~_emulated\" and latch \"counterSecond_1:inst38\|temp\[2\]~9\"" {  } { { "counterSecond_1.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterSecond_1.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1592921264590 "|projectClock|counterSecond_1:inst38|temp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counterSecond_1:inst7\|temp\[2\] counterSecond_1:inst7\|temp\[2\]~_emulated counterSecond_1:inst7\|temp\[2\]~9 " "Register \"counterSecond_1:inst7\|temp\[2\]\" is converted into an equivalent circuit using register \"counterSecond_1:inst7\|temp\[2\]~_emulated\" and latch \"counterSecond_1:inst7\|temp\[2\]~9\"" {  } { { "counterSecond_1.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterSecond_1.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1592921264590 "|projectClock|counterSecond_1:inst7|temp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counterSecond_1:inst38\|temp\[3\] counterSecond_1:inst38\|temp\[3\]~_emulated counterSecond_1:inst38\|temp\[3\]~13 " "Register \"counterSecond_1:inst38\|temp\[3\]\" is converted into an equivalent circuit using register \"counterSecond_1:inst38\|temp\[3\]~_emulated\" and latch \"counterSecond_1:inst38\|temp\[3\]~13\"" {  } { { "counterSecond_1.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterSecond_1.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1592921264590 "|projectClock|counterSecond_1:inst38|temp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counterSecond_1:inst7\|temp\[3\] counterSecond_1:inst7\|temp\[3\]~_emulated counterSecond_1:inst7\|temp\[3\]~13 " "Register \"counterSecond_1:inst7\|temp\[3\]\" is converted into an equivalent circuit using register \"counterSecond_1:inst7\|temp\[3\]~_emulated\" and latch \"counterSecond_1:inst7\|temp\[3\]~13\"" {  } { { "counterSecond_1.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterSecond_1.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1592921264590 "|projectClock|counterSecond_1:inst7|temp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counterSecond_10:inst40\|temp\[0\] counterSecond_10:inst40\|temp\[0\]~_emulated counterSecond_10:inst40\|temp\[0\]~1 " "Register \"counterSecond_10:inst40\|temp\[0\]\" is converted into an equivalent circuit using register \"counterSecond_10:inst40\|temp\[0\]~_emulated\" and latch \"counterSecond_10:inst40\|temp\[0\]~1\"" {  } { { "counterSecond_10.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterSecond_10.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1592921264590 "|projectClock|counterSecond_10:inst40|temp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counterSecond_10:inst5\|temp\[0\] counterSecond_10:inst5\|temp\[0\]~_emulated counterSecond_10:inst5\|temp\[0\]~1 " "Register \"counterSecond_10:inst5\|temp\[0\]\" is converted into an equivalent circuit using register \"counterSecond_10:inst5\|temp\[0\]~_emulated\" and latch \"counterSecond_10:inst5\|temp\[0\]~1\"" {  } { { "counterSecond_10.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterSecond_10.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1592921264590 "|projectClock|counterSecond_10:inst5|temp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counterSecond_10:inst40\|temp\[1\] counterSecond_10:inst40\|temp\[1\]~_emulated counterSecond_10:inst40\|temp\[1\]~5 " "Register \"counterSecond_10:inst40\|temp\[1\]\" is converted into an equivalent circuit using register \"counterSecond_10:inst40\|temp\[1\]~_emulated\" and latch \"counterSecond_10:inst40\|temp\[1\]~5\"" {  } { { "counterSecond_10.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterSecond_10.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1592921264590 "|projectClock|counterSecond_10:inst40|temp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counterSecond_10:inst5\|temp\[1\] counterSecond_10:inst5\|temp\[1\]~_emulated counterSecond_10:inst5\|temp\[1\]~5 " "Register \"counterSecond_10:inst5\|temp\[1\]\" is converted into an equivalent circuit using register \"counterSecond_10:inst5\|temp\[1\]~_emulated\" and latch \"counterSecond_10:inst5\|temp\[1\]~5\"" {  } { { "counterSecond_10.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterSecond_10.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1592921264590 "|projectClock|counterSecond_10:inst5|temp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counterSecond_10:inst40\|temp\[2\] counterSecond_10:inst40\|temp\[2\]~_emulated counterSecond_10:inst40\|temp\[2\]~9 " "Register \"counterSecond_10:inst40\|temp\[2\]\" is converted into an equivalent circuit using register \"counterSecond_10:inst40\|temp\[2\]~_emulated\" and latch \"counterSecond_10:inst40\|temp\[2\]~9\"" {  } { { "counterSecond_10.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterSecond_10.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1592921264590 "|projectClock|counterSecond_10:inst40|temp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counterSecond_10:inst5\|temp\[2\] counterSecond_10:inst5\|temp\[2\]~_emulated counterSecond_10:inst5\|temp\[2\]~9 " "Register \"counterSecond_10:inst5\|temp\[2\]\" is converted into an equivalent circuit using register \"counterSecond_10:inst5\|temp\[2\]~_emulated\" and latch \"counterSecond_10:inst5\|temp\[2\]~9\"" {  } { { "counterSecond_10.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterSecond_10.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1592921264590 "|projectClock|counterSecond_10:inst5|temp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counterSecond_1:inst39\|temp\[0\] counterSecond_1:inst39\|temp\[0\]~_emulated counterSecond_1:inst39\|temp\[0\]~1 " "Register \"counterSecond_1:inst39\|temp\[0\]\" is converted into an equivalent circuit using register \"counterSecond_1:inst39\|temp\[0\]~_emulated\" and latch \"counterSecond_1:inst39\|temp\[0\]~1\"" {  } { { "counterSecond_1.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterSecond_1.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1592921264590 "|projectClock|counterSecond_1:inst39|temp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counterSecond_1:inst8\|temp\[0\] counterSecond_1:inst8\|temp\[0\]~_emulated counterSecond_1:inst8\|temp\[0\]~1 " "Register \"counterSecond_1:inst8\|temp\[0\]\" is converted into an equivalent circuit using register \"counterSecond_1:inst8\|temp\[0\]~_emulated\" and latch \"counterSecond_1:inst8\|temp\[0\]~1\"" {  } { { "counterSecond_1.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterSecond_1.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1592921264590 "|projectClock|counterSecond_1:inst8|temp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counterSecond_1:inst39\|temp\[1\] counterSecond_1:inst39\|temp\[1\]~_emulated counterSecond_1:inst39\|temp\[1\]~5 " "Register \"counterSecond_1:inst39\|temp\[1\]\" is converted into an equivalent circuit using register \"counterSecond_1:inst39\|temp\[1\]~_emulated\" and latch \"counterSecond_1:inst39\|temp\[1\]~5\"" {  } { { "counterSecond_1.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterSecond_1.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1592921264590 "|projectClock|counterSecond_1:inst39|temp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counterSecond_1:inst8\|temp\[1\] counterSecond_1:inst8\|temp\[1\]~_emulated counterSecond_1:inst8\|temp\[1\]~5 " "Register \"counterSecond_1:inst8\|temp\[1\]\" is converted into an equivalent circuit using register \"counterSecond_1:inst8\|temp\[1\]~_emulated\" and latch \"counterSecond_1:inst8\|temp\[1\]~5\"" {  } { { "counterSecond_1.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterSecond_1.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1592921264590 "|projectClock|counterSecond_1:inst8|temp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counterSecond_1:inst39\|temp\[2\] counterSecond_1:inst39\|temp\[2\]~_emulated counterSecond_1:inst39\|temp\[2\]~9 " "Register \"counterSecond_1:inst39\|temp\[2\]\" is converted into an equivalent circuit using register \"counterSecond_1:inst39\|temp\[2\]~_emulated\" and latch \"counterSecond_1:inst39\|temp\[2\]~9\"" {  } { { "counterSecond_1.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterSecond_1.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1592921264590 "|projectClock|counterSecond_1:inst39|temp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counterSecond_1:inst8\|temp\[2\] counterSecond_1:inst8\|temp\[2\]~_emulated counterSecond_1:inst8\|temp\[2\]~9 " "Register \"counterSecond_1:inst8\|temp\[2\]\" is converted into an equivalent circuit using register \"counterSecond_1:inst8\|temp\[2\]~_emulated\" and latch \"counterSecond_1:inst8\|temp\[2\]~9\"" {  } { { "counterSecond_1.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterSecond_1.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1592921264590 "|projectClock|counterSecond_1:inst8|temp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counterSecond_1:inst39\|temp\[3\] counterSecond_1:inst39\|temp\[3\]~_emulated counterSecond_1:inst39\|temp\[3\]~13 " "Register \"counterSecond_1:inst39\|temp\[3\]\" is converted into an equivalent circuit using register \"counterSecond_1:inst39\|temp\[3\]~_emulated\" and latch \"counterSecond_1:inst39\|temp\[3\]~13\"" {  } { { "counterSecond_1.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterSecond_1.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1592921264590 "|projectClock|counterSecond_1:inst39|temp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counterSecond_1:inst8\|temp\[3\] counterSecond_1:inst8\|temp\[3\]~_emulated counterSecond_1:inst8\|temp\[3\]~13 " "Register \"counterSecond_1:inst8\|temp\[3\]\" is converted into an equivalent circuit using register \"counterSecond_1:inst8\|temp\[3\]~_emulated\" and latch \"counterSecond_1:inst8\|temp\[3\]~13\"" {  } { { "counterSecond_1.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterSecond_1.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1592921264590 "|projectClock|counterSecond_1:inst8|temp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counterSecond_10:inst41\|temp\[0\] counterSecond_10:inst41\|temp\[0\]~_emulated counterSecond_10:inst41\|temp\[0\]~1 " "Register \"counterSecond_10:inst41\|temp\[0\]\" is converted into an equivalent circuit using register \"counterSecond_10:inst41\|temp\[0\]~_emulated\" and latch \"counterSecond_10:inst41\|temp\[0\]~1\"" {  } { { "counterSecond_10.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterSecond_10.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1592921264590 "|projectClock|counterSecond_10:inst41|temp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counterSecond_10:inst9\|temp\[0\] counterSecond_10:inst9\|temp\[0\]~_emulated counterSecond_10:inst9\|temp\[0\]~1 " "Register \"counterSecond_10:inst9\|temp\[0\]\" is converted into an equivalent circuit using register \"counterSecond_10:inst9\|temp\[0\]~_emulated\" and latch \"counterSecond_10:inst9\|temp\[0\]~1\"" {  } { { "counterSecond_10.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterSecond_10.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1592921264590 "|projectClock|counterSecond_10:inst9|temp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counterSecond_10:inst41\|temp\[1\] counterSecond_10:inst41\|temp\[1\]~_emulated counterSecond_10:inst41\|temp\[1\]~5 " "Register \"counterSecond_10:inst41\|temp\[1\]\" is converted into an equivalent circuit using register \"counterSecond_10:inst41\|temp\[1\]~_emulated\" and latch \"counterSecond_10:inst41\|temp\[1\]~5\"" {  } { { "counterSecond_10.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterSecond_10.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1592921264590 "|projectClock|counterSecond_10:inst41|temp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counterSecond_10:inst9\|temp\[1\] counterSecond_10:inst9\|temp\[1\]~_emulated counterSecond_10:inst9\|temp\[1\]~5 " "Register \"counterSecond_10:inst9\|temp\[1\]\" is converted into an equivalent circuit using register \"counterSecond_10:inst9\|temp\[1\]~_emulated\" and latch \"counterSecond_10:inst9\|temp\[1\]~5\"" {  } { { "counterSecond_10.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterSecond_10.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1592921264590 "|projectClock|counterSecond_10:inst9|temp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counterSecond_10:inst41\|temp\[2\] counterSecond_10:inst41\|temp\[2\]~_emulated counterSecond_10:inst41\|temp\[2\]~9 " "Register \"counterSecond_10:inst41\|temp\[2\]\" is converted into an equivalent circuit using register \"counterSecond_10:inst41\|temp\[2\]~_emulated\" and latch \"counterSecond_10:inst41\|temp\[2\]~9\"" {  } { { "counterSecond_10.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterSecond_10.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1592921264590 "|projectClock|counterSecond_10:inst41|temp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counterSecond_10:inst9\|temp\[2\] counterSecond_10:inst9\|temp\[2\]~_emulated counterSecond_10:inst9\|temp\[2\]~9 " "Register \"counterSecond_10:inst9\|temp\[2\]\" is converted into an equivalent circuit using register \"counterSecond_10:inst9\|temp\[2\]~_emulated\" and latch \"counterSecond_10:inst9\|temp\[2\]~9\"" {  } { { "counterSecond_10.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterSecond_10.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1592921264590 "|projectClock|counterSecond_10:inst9|temp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counterHour_1:inst43\|temp\[0\] counterHour_1:inst43\|temp\[0\]~_emulated counterHour_1:inst43\|temp\[0\]~1 " "Register \"counterHour_1:inst43\|temp\[0\]\" is converted into an equivalent circuit using register \"counterHour_1:inst43\|temp\[0\]~_emulated\" and latch \"counterHour_1:inst43\|temp\[0\]~1\"" {  } { { "counterHour_1.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterHour_1.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1592921264590 "|projectClock|counterHour_1:inst43|temp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counterHour_1:inst13\|temp\[0\] counterHour_1:inst13\|temp\[0\]~_emulated counterHour_1:inst13\|temp\[0\]~1 " "Register \"counterHour_1:inst13\|temp\[0\]\" is converted into an equivalent circuit using register \"counterHour_1:inst13\|temp\[0\]~_emulated\" and latch \"counterHour_1:inst13\|temp\[0\]~1\"" {  } { { "counterHour_1.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterHour_1.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1592921264590 "|projectClock|counterHour_1:inst13|temp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counterHour_1:inst43\|temp\[1\] counterHour_1:inst43\|temp\[1\]~_emulated counterHour_1:inst43\|temp\[1\]~5 " "Register \"counterHour_1:inst43\|temp\[1\]\" is converted into an equivalent circuit using register \"counterHour_1:inst43\|temp\[1\]~_emulated\" and latch \"counterHour_1:inst43\|temp\[1\]~5\"" {  } { { "counterHour_1.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterHour_1.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1592921264590 "|projectClock|counterHour_1:inst43|temp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counterHour_1:inst13\|temp\[1\] counterHour_1:inst13\|temp\[1\]~_emulated counterHour_1:inst13\|temp\[1\]~5 " "Register \"counterHour_1:inst13\|temp\[1\]\" is converted into an equivalent circuit using register \"counterHour_1:inst13\|temp\[1\]~_emulated\" and latch \"counterHour_1:inst13\|temp\[1\]~5\"" {  } { { "counterHour_1.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterHour_1.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1592921264590 "|projectClock|counterHour_1:inst13|temp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counterHour_1:inst43\|temp\[2\] counterHour_1:inst43\|temp\[2\]~_emulated counterHour_1:inst43\|temp\[2\]~9 " "Register \"counterHour_1:inst43\|temp\[2\]\" is converted into an equivalent circuit using register \"counterHour_1:inst43\|temp\[2\]~_emulated\" and latch \"counterHour_1:inst43\|temp\[2\]~9\"" {  } { { "counterHour_1.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterHour_1.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1592921264590 "|projectClock|counterHour_1:inst43|temp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counterHour_1:inst13\|temp\[2\] counterHour_1:inst13\|temp\[2\]~_emulated counterHour_1:inst13\|temp\[2\]~9 " "Register \"counterHour_1:inst13\|temp\[2\]\" is converted into an equivalent circuit using register \"counterHour_1:inst13\|temp\[2\]~_emulated\" and latch \"counterHour_1:inst13\|temp\[2\]~9\"" {  } { { "counterHour_1.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterHour_1.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1592921264590 "|projectClock|counterHour_1:inst13|temp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counterHour_1:inst43\|temp\[3\] counterHour_1:inst43\|temp\[3\]~_emulated counterHour_1:inst43\|temp\[3\]~13 " "Register \"counterHour_1:inst43\|temp\[3\]\" is converted into an equivalent circuit using register \"counterHour_1:inst43\|temp\[3\]~_emulated\" and latch \"counterHour_1:inst43\|temp\[3\]~13\"" {  } { { "counterHour_1.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterHour_1.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1592921264590 "|projectClock|counterHour_1:inst43|temp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counterHour_1:inst13\|temp\[3\] counterHour_1:inst13\|temp\[3\]~_emulated counterHour_1:inst13\|temp\[3\]~13 " "Register \"counterHour_1:inst13\|temp\[3\]\" is converted into an equivalent circuit using register \"counterHour_1:inst13\|temp\[3\]~_emulated\" and latch \"counterHour_1:inst13\|temp\[3\]~13\"" {  } { { "counterHour_1.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterHour_1.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1592921264590 "|projectClock|counterHour_1:inst13|temp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counterHour_10:inst42\|temp\[0\] counterHour_10:inst42\|temp\[0\]~_emulated counterHour_10:inst42\|temp\[0\]~1 " "Register \"counterHour_10:inst42\|temp\[0\]\" is converted into an equivalent circuit using register \"counterHour_10:inst42\|temp\[0\]~_emulated\" and latch \"counterHour_10:inst42\|temp\[0\]~1\"" {  } { { "counterHour_10.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterHour_10.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1592921264590 "|projectClock|counterHour_10:inst42|temp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counterHour_10:inst15\|temp\[0\] counterHour_10:inst15\|temp\[0\]~_emulated counterHour_10:inst15\|temp\[0\]~1 " "Register \"counterHour_10:inst15\|temp\[0\]\" is converted into an equivalent circuit using register \"counterHour_10:inst15\|temp\[0\]~_emulated\" and latch \"counterHour_10:inst15\|temp\[0\]~1\"" {  } { { "counterHour_10.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterHour_10.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1592921264590 "|projectClock|counterHour_10:inst15|temp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counterHour_10:inst42\|temp\[1\] counterHour_10:inst42\|temp\[1\]~_emulated counterHour_10:inst42\|temp\[1\]~5 " "Register \"counterHour_10:inst42\|temp\[1\]\" is converted into an equivalent circuit using register \"counterHour_10:inst42\|temp\[1\]~_emulated\" and latch \"counterHour_10:inst42\|temp\[1\]~5\"" {  } { { "counterHour_10.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterHour_10.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1592921264590 "|projectClock|counterHour_10:inst42|temp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counterHour_10:inst15\|temp\[1\] counterHour_10:inst15\|temp\[1\]~_emulated counterHour_10:inst15\|temp\[1\]~5 " "Register \"counterHour_10:inst15\|temp\[1\]\" is converted into an equivalent circuit using register \"counterHour_10:inst15\|temp\[1\]~_emulated\" and latch \"counterHour_10:inst15\|temp\[1\]~5\"" {  } { { "counterHour_10.vhd" "" { Text "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/counterHour_10.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1592921264590 "|projectClock|counterHour_10:inst15|temp[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1592921264590 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "COM VCC " "Pin \"COM\" is stuck at VCC" {  } { { "projectClock.bdf" "" { Schematic "Z:/Desktop/Programming/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 200 936 1112 216 "COM" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592921265232 "|projectClock|COM"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1592921265232 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1592921265575 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1592921266699 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592921266699 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "859 " "Implemented 859 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1592921266996 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1592921266996 ""} { "Info" "ICUT_CUT_TM_LCELLS" "827 " "Implemented 827 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1592921266996 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1592921266996 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 185 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 185 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1592921267043 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 23 22:07:47 2020 " "Processing ended: Tue Jun 23 22:07:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1592921267043 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1592921267043 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1592921267043 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1592921267043 ""}
