// Seed: 1503020006
module module_0 (
    output logic id_0,
    input  wire  id_1
);
  wire id_3;
  wire id_4;
  wire id_5, id_6, id_7;
  assign id_6 = 1;
  always
    if (1 + 1) begin : LABEL_0
      id_0 = id_7;
    end
  wire id_8;
  logic id_9, id_10;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    input wire id_2,
    output logic id_3,
    input uwire id_4,
    input supply1 id_5,
    output tri0 id_6
);
  wire id_8, id_9, id_10;
  logic id_11;
  ;
  wire id_12;
  assign id_3 = id_10;
  wire id_13;
  ;
  assign id_11 = id_2;
  logic id_14;
  assign id_14 = id_13 <= id_4 - id_9;
  assign id_11 = 1 !=? -1 - 1;
  wire id_15;
  ;
  initial id_3 <= -1;
  module_0 modCall_1 (
      id_3,
      id_5
  );
endmodule
