Loading plugins phase: Elapsed time ==> 0s.143ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\2018 Winter\CE4950\GroupProject\ce4950lab1\NetworkingProject.cydsn\NetworkingProject.cyprj -d CY8C5868AXI-LP035 -s C:\2018 Winter\CE4950\GroupProject\ce4950lab1\NetworkingProject.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.147ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.047ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  NetworkingProject.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\2018 Winter\CE4950\GroupProject\ce4950lab1\NetworkingProject.cydsn\NetworkingProject.cyprj -dcpsoc3 NetworkingProject.v -verilog
======================================================================

======================================================================
Compiling:  NetworkingProject.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\2018 Winter\CE4950\GroupProject\ce4950lab1\NetworkingProject.cydsn\NetworkingProject.cyprj -dcpsoc3 NetworkingProject.v -verilog
======================================================================

======================================================================
Compiling:  NetworkingProject.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\2018 Winter\CE4950\GroupProject\ce4950lab1\NetworkingProject.cydsn\NetworkingProject.cyprj -dcpsoc3 -verilog NetworkingProject.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Dec 14 13:25:22 2017


======================================================================
Compiling:  NetworkingProject.v
Program  :   vpp
Options  :    -yv2 -q10 NetworkingProject.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Dec 14 13:25:22 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'NetworkingProject.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  NetworkingProject.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\2018 Winter\CE4950\GroupProject\ce4950lab1\NetworkingProject.cydsn\NetworkingProject.cyprj -dcpsoc3 -verilog NetworkingProject.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Dec 14 13:25:22 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\2018 Winter\CE4950\GroupProject\ce4950lab1\NetworkingProject.cydsn\codegentemp\NetworkingProject.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\2018 Winter\CE4950\GroupProject\ce4950lab1\NetworkingProject.cydsn\codegentemp\NetworkingProject.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  NetworkingProject.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\2018 Winter\CE4950\GroupProject\ce4950lab1\NetworkingProject.cydsn\NetworkingProject.cyprj -dcpsoc3 -verilog NetworkingProject.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Dec 14 13:25:22 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\2018 Winter\CE4950\GroupProject\ce4950lab1\NetworkingProject.cydsn\codegentemp\NetworkingProject.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\2018 Winter\CE4950\GroupProject\ce4950lab1\NetworkingProject.cydsn\codegentemp\NetworkingProject.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\TIMER1:Net_260\
	Net_32
	\TIMER1:Net_53\
	\TIMER1:TimerUDB:ctrl_ten\
	\TIMER1:TimerUDB:ctrl_cmode_0\
	\TIMER1:TimerUDB:ctrl_tmode_1\
	\TIMER1:TimerUDB:ctrl_tmode_0\
	\TIMER1:TimerUDB:ctrl_ic_1\
	\TIMER1:TimerUDB:ctrl_ic_0\
	Net_31
	\TIMER1:TimerUDB:zeros_3\
	\TIMER1:TimerUDB:zeros_2\
	\TIMER1:Net_102\
	\TIMER1:Net_266\


Deleted 14 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing zero to Net_20
Aliasing \TIMER1:TimerUDB:ctrl_cmode_1\ to Net_20
Aliasing \TIMER1:TimerUDB:trigger_enable\ to one
Aliasing \TIMER1:TimerUDB:status_6\ to Net_20
Aliasing \TIMER1:TimerUDB:status_5\ to Net_20
Aliasing \TIMER1:TimerUDB:status_4\ to Net_20
Aliasing \TIMER1:TimerUDB:status_0\ to \TIMER1:TimerUDB:tc_i\
Aliasing tmpOE__IDLE_net_0 to one
Aliasing tmpOE__COLLISION_net_0 to one
Aliasing tmpOE__BUSY_net_0 to one
Aliasing tmpOE__Rx_net_0 to one
Aliasing \TIMER1:TimerUDB:capture_last\\D\ to Net_20
Aliasing \TIMER1:TimerUDB:hwEnable_reg\\D\ to \TIMER1:TimerUDB:run_mode\
Aliasing \TIMER1:TimerUDB:capture_out_reg_i\\D\ to \TIMER1:TimerUDB:capt_fifo_load_int\
Aliasing \FALLING_EDGE:last\\D\ to \RISING_EDGE:last\\D\
Removing Rhs of wire Net_172[1] = \TIMER1:Net_55\[6]
Removing Lhs of wire zero[15] = Net_20[2]
Removing Lhs of wire \TIMER1:TimerUDB:ctrl_enable\[24] = \TIMER1:TimerUDB:control_7\[16]
Removing Lhs of wire \TIMER1:TimerUDB:ctrl_cmode_1\[26] = Net_20[2]
Removing Rhs of wire \TIMER1:TimerUDB:timer_enable\[35] = \TIMER1:TimerUDB:runmode_enable\[47]
Removing Rhs of wire \TIMER1:TimerUDB:run_mode\[36] = \TIMER1:TimerUDB:hwEnable\[37]
Removing Lhs of wire \TIMER1:TimerUDB:run_mode\[36] = \TIMER1:TimerUDB:control_7\[16]
Removing Lhs of wire \TIMER1:TimerUDB:trigger_enable\[39] = one[10]
Removing Lhs of wire \TIMER1:TimerUDB:tc_i\[41] = \TIMER1:TimerUDB:status_tc\[38]
Removing Lhs of wire \TIMER1:TimerUDB:capt_fifo_load_int\[46] = \TIMER1:TimerUDB:capt_fifo_load\[34]
Removing Lhs of wire \TIMER1:TimerUDB:status_6\[49] = Net_20[2]
Removing Lhs of wire \TIMER1:TimerUDB:status_5\[50] = Net_20[2]
Removing Lhs of wire \TIMER1:TimerUDB:status_4\[51] = Net_20[2]
Removing Lhs of wire \TIMER1:TimerUDB:status_0\[52] = \TIMER1:TimerUDB:status_tc\[38]
Removing Lhs of wire \TIMER1:TimerUDB:status_1\[53] = \TIMER1:TimerUDB:capt_fifo_load\[34]
Removing Rhs of wire \TIMER1:TimerUDB:status_2\[54] = \TIMER1:TimerUDB:fifo_full\[55]
Removing Rhs of wire \TIMER1:TimerUDB:status_3\[56] = \TIMER1:TimerUDB:fifo_nempty\[57]
Removing Lhs of wire \TIMER1:TimerUDB:cs_addr_2\[59] = Net_20[2]
Removing Lhs of wire \TIMER1:TimerUDB:cs_addr_1\[60] = \TIMER1:TimerUDB:trig_reg\[48]
Removing Lhs of wire \TIMER1:TimerUDB:cs_addr_0\[61] = \TIMER1:TimerUDB:per_zero\[40]
Removing Lhs of wire tmpOE__IDLE_net_0[145] = one[10]
Removing Lhs of wire tmpOE__COLLISION_net_0[151] = one[10]
Removing Lhs of wire tmpOE__BUSY_net_0[157] = one[10]
Removing Lhs of wire tmpOE__Rx_net_0[169] = one[10]
Removing Lhs of wire \TIMER1:TimerUDB:capture_last\\D\[176] = Net_20[2]
Removing Lhs of wire \TIMER1:TimerUDB:tc_reg_i\\D\[177] = \TIMER1:TimerUDB:status_tc\[38]
Removing Lhs of wire \TIMER1:TimerUDB:hwEnable_reg\\D\[178] = \TIMER1:TimerUDB:control_7\[16]
Removing Lhs of wire \TIMER1:TimerUDB:capture_out_reg_i\\D\[179] = \TIMER1:TimerUDB:capt_fifo_load\[34]
Removing Lhs of wire \RISING_EDGE:last\\D\[180] = Net_659[164]
Removing Lhs of wire \FALLING_EDGE:last\\D\[181] = Net_659[164]

------------------------------------------------------
Aliased 0 equations, 30 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_20' (cost = 0):
Net_20 <=  ('0') ;

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\TIMER1:TimerUDB:fifo_load_polarized\' (cost = 0):
\TIMER1:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\TIMER1:TimerUDB:timer_enable\' (cost = 0):
\TIMER1:TimerUDB:timer_enable\ <= (\TIMER1:TimerUDB:control_7\);


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 4 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \TIMER1:TimerUDB:capt_fifo_load\ to Net_20
Removing Lhs of wire \TIMER1:TimerUDB:capt_fifo_load\[34] = Net_20[2]
Removing Lhs of wire \TIMER1:TimerUDB:trig_reg\[48] = \TIMER1:TimerUDB:control_7\[16]

------------------------------------------------------
Aliased 0 equations, 2 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\2018 Winter\CE4950\GroupProject\ce4950lab1\NetworkingProject.cydsn\NetworkingProject.cyprj" -dcpsoc3 NetworkingProject.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.564ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.1.0.3210, Family: PSoC3, Started at: Thursday, 14 December 2017 13:25:22
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\2018 Winter\CE4950\GroupProject\ce4950lab1\NetworkingProject.cydsn\NetworkingProject.cyprj -d CY8C5868AXI-LP035 NetworkingProject.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.009ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \TIMER1:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \TIMER1:TimerUDB:capture_out_reg_i\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'CLOCK1'. Fanout=2, Signal=Net_255
    Digital Clock 1: Automatic-assigning  clock 'CLOCK2'. Fanout=2, Signal=Net_3
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \TIMER1:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLOCK1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK1, EnableOut: Constant 1
    UDB Clk/Enable \TIMER1:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: CLOCK1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK1, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \FALLING_EDGE:last\, Duplicate of \RISING_EDGE:last\ 
    MacroCell: Name=\FALLING_EDGE:last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_659
        );
        Output = \FALLING_EDGE:last\ (fanout=1)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = IDLE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IDLE(0)__PA ,
            pad => IDLE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = COLLISION(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => COLLISION(0)__PA ,
            pad => COLLISION(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BUSY(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BUSY(0)__PA ,
            pad => BUSY(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx(0)__PA ,
            fb => Net_659 ,
            pad => Rx(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\TIMER1:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TIMER1:TimerUDB:control_7\ * \TIMER1:TimerUDB:per_zero\
        );
        Output = \TIMER1:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_66, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RISING_EDGE:last\ * Net_659
        );
        Output = Net_66 (fanout=1)

    MacroCell: Name=Net_71, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RISING_EDGE:last\ * !Net_659
        );
        Output = Net_71 (fanout=1)

    MacroCell: Name=\RISING_EDGE:last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_659
        );
        Output = \RISING_EDGE:last\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\TIMER1:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_255 ,
            cs_addr_1 => \TIMER1:TimerUDB:control_7\ ,
            cs_addr_0 => \TIMER1:TimerUDB:per_zero\ ,
            chain_out => \TIMER1:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \TIMER1:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\TIMER1:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_255 ,
            cs_addr_1 => \TIMER1:TimerUDB:control_7\ ,
            cs_addr_0 => \TIMER1:TimerUDB:per_zero\ ,
            z0_comb => \TIMER1:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \TIMER1:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \TIMER1:TimerUDB:status_2\ ,
            chain_in => \TIMER1:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \TIMER1:TimerUDB:sT16:timerdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\TIMER1:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_255 ,
            status_3 => \TIMER1:TimerUDB:status_3\ ,
            status_2 => \TIMER1:TimerUDB:status_2\ ,
            status_0 => \TIMER1:TimerUDB:status_tc\ ,
            interrupt => Net_172 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\TIMER1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_255 ,
            control_7 => \TIMER1:TimerUDB:control_7\ ,
            control_6 => \TIMER1:TimerUDB:control_6\ ,
            control_5 => \TIMER1:TimerUDB:control_5\ ,
            control_4 => \TIMER1:TimerUDB:control_4\ ,
            control_3 => \TIMER1:TimerUDB:control_3\ ,
            control_2 => \TIMER1:TimerUDB:control_2\ ,
            control_1 => \TIMER1:TimerUDB:control_1\ ,
            control_0 => \TIMER1:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =TimerISR
        PORT MAP (
            interrupt => Net_172 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =RisingEdgeISR
        PORT MAP (
            interrupt => Net_66 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =FallingEdgeISR
        PORT MAP (
            interrupt => Net_71 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :    7 :   65 :   72 :  9.72 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :    4 :  188 :  192 :  2.08 %
  Unique P-terms              :    4 :  380 :  384 :  1.04 %
  Total P-terms               :    4 :      :      :        
  Datapath Cells              :    2 :   22 :   24 :  8.33 %
  Status Cells                :    1 :   23 :   24 :  4.17 %
    StatusI Registers         :    1 :      :      :        
  Control Cells               :    1 :   23 :   24 :  4.17 %
    Control Registers         :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.043ms
Tech Mapping phase: Elapsed time ==> 0s.100ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_2@[IOP=(3)][IoId=(2)] : BUSY(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : COLLISION(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : IDLE(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Rx(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.045ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.253ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    2 :   46 :   48 :   4.17%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            2.00
                   Pterms :            2.00
               Macrocells :            2.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.012ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          3 :       1.33 :       1.33
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
datapathcell: Name =\TIMER1:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_255 ,
        cs_addr_1 => \TIMER1:TimerUDB:control_7\ ,
        cs_addr_0 => \TIMER1:TimerUDB:per_zero\ ,
        chain_out => \TIMER1:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \TIMER1:TimerUDB:sT16:timerdp:u1\

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\TIMER1:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TIMER1:TimerUDB:control_7\ * \TIMER1:TimerUDB:per_zero\
        );
        Output = \TIMER1:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\TIMER1:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_255 ,
        cs_addr_1 => \TIMER1:TimerUDB:control_7\ ,
        cs_addr_0 => \TIMER1:TimerUDB:per_zero\ ,
        z0_comb => \TIMER1:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \TIMER1:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \TIMER1:TimerUDB:status_2\ ,
        chain_in => \TIMER1:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \TIMER1:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\TIMER1:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_255 ,
        status_3 => \TIMER1:TimerUDB:status_3\ ,
        status_2 => \TIMER1:TimerUDB:status_2\ ,
        status_0 => \TIMER1:TimerUDB:status_tc\ ,
        interrupt => Net_172 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\TIMER1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_255 ,
        control_7 => \TIMER1:TimerUDB:control_7\ ,
        control_6 => \TIMER1:TimerUDB:control_6\ ,
        control_5 => \TIMER1:TimerUDB:control_5\ ,
        control_4 => \TIMER1:TimerUDB:control_4\ ,
        control_3 => \TIMER1:TimerUDB:control_3\ ,
        control_2 => \TIMER1:TimerUDB:control_2\ ,
        control_1 => \TIMER1:TimerUDB:control_1\ ,
        control_0 => \TIMER1:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=2, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_66, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RISING_EDGE:last\ * Net_659
        );
        Output = Net_66 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RISING_EDGE:last\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_659
        );
        Output = \RISING_EDGE:last\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_71, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RISING_EDGE:last\ * !Net_659
        );
        Output = Net_71 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =FallingEdgeISR
        PORT MAP (
            interrupt => Net_71 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =RisingEdgeISR
        PORT MAP (
            interrupt => Net_66 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =TimerISR
        PORT MAP (
            interrupt => Net_172 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = COLLISION(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => COLLISION(0)__PA ,
        pad => COLLISION(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = IDLE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IDLE(0)__PA ,
        pad => IDLE(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = BUSY(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BUSY(0)__PA ,
        pad => BUSY(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx(0)__PA ,
        fb => Net_659 ,
        pad => Rx(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
Port 6 contains the following IO cells:
Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_255 ,
            dclk_0 => Net_255_local ,
            dclk_glb_1 => Net_3 ,
            dclk_1 => Net_3_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |              | 
Port | Pin | Fixed |      Type |       Drive Mode |         Name | Connections
-----+-----+-------+-----------+------------------+--------------+------------
   3 |   0 |     * |      NONE |         CMOS_OUT | COLLISION(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |      IDLE(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |      BUSY(0) | 
     |   7 |     * |      NONE |    RES_PULL_DOWN |        Rx(0) | FB(Net_659)
------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.008ms
Digital Placement phase: Elapsed time ==> 0s.802ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "NetworkingProject_r.vh2" --pcf-path "NetworkingProject.pco" --des-name "NetworkingProject" --dsf-path "NetworkingProject.dsf" --sdc-path "NetworkingProject.sdc" --lib-path "NetworkingProject_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.135ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.222ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.035ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in NetworkingProject_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.222ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.173ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.044ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.044ms
API generation phase: Elapsed time ==> 0s.936ms
Dependency generation phase: Elapsed time ==> 0s.024ms
Cleanup phase: Elapsed time ==> 0s.003ms
