-------------------------------------
 External Hold Repair Report 
-------------------------------------
 Iteration 1  
 Total I/O input ports improved: 0       
-------------------------------------



-------------------------
 Min-delay Repair Report 
-------------------------
 Iteration 1  
 Total paths eligible for improvement: 5       
 Total paths improved: 5       
-------------------------

Path 1
------------------------
From: top_sb_0/CORERESETP_0/release_sdif0_core:CLK
  To: top_sb_0/CORERESETP_0/release_sdif0_core_q1:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -126 ps
------------------------
  On sink pin: top_sb_0/CORERESETP_0/release_sdif0_core_q1:D
-------------------------------------
  Pin max-delay slack:    19797 ps
  Min-delay inserted:       494 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_top_sb_0/CORERESETP_0/release_sdif0_core_q1_CFG1C_TEST


Path 2
------------------------
From: top_sb_0/CORERESETP_0/release_sdif1_core:CLK
  To: top_sb_0/CORERESETP_0/release_sdif1_core_q1:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -123 ps
------------------------
  On sink pin: top_sb_0/CORERESETP_0/release_sdif1_core_q1:D
-------------------------------------
  Pin max-delay slack:    19794 ps
  Min-delay inserted:       571 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_top_sb_0/CORERESETP_0/release_sdif1_core_q1_CFG1A_TEST


Path 3
------------------------
From: top_sb_0/CORERESETP_0/release_sdif2_core:CLK
  To: top_sb_0/CORERESETP_0/release_sdif2_core_q1:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -112 ps
------------------------
  On sink pin: top_sb_0/CORERESETP_0/release_sdif2_core_q1:D
-------------------------------------
  Pin max-delay slack:    19783 ps
  Min-delay inserted:       488 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_top_sb_0/CORERESETP_0/release_sdif2_core_q1_CFG1C_TEST


Path 4
------------------------
From: top_sb_0/CORERESETP_0/release_sdif3_core:CLK
  To: top_sb_0/CORERESETP_0/release_sdif3_core_q1:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -101 ps
------------------------
  On sink pin: top_sb_0/CORERESETP_0/release_sdif3_core_q1:D
-------------------------------------
  Pin max-delay slack:    19772 ps
  Min-delay inserted:       534 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_top_sb_0/CORERESETP_0/release_sdif3_core_q1_CFG1A_TEST


Path 5
------------------------
From: top_sb_0/CORERESETP_0/ddr_settled:CLK
  To: top_sb_0/CORERESETP_0/ddr_settled_q1:D
Operating Conditions: TYPICAL
------------------------
Path min-delay slack:       -17 ps
------------------------
  On sink pin: top_sb_0/CORERESETP_0/ddr_settled_q1:D
-------------------------------------
  Pin max-delay slack:    19683 ps
  Min-delay inserted:       424 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_top_sb_0/CORERESETP_0/ddr_settled_q1_CFG1A_TEST




-------------------------------------
 External Hold Repair Report 
-------------------------------------
 Iteration 2  
 Total I/O input ports improved: 0       
-------------------------------------



-------------------------
 Min-delay Repair Report 
-------------------------
 Iteration 2  
 Total paths eligible for improvement: 0       
 Total paths improved: 0       
-------------------------


Note:
    [1]: A net cannot be modified for repair if:
         - it is hardwired, preserved, or global;
         - the sink pin is a clock pin;
         - the sink pin has negative max-delay slack allowance;

    [2]: A location is not feasible for inserting a delay buffer if the estimated minimum delay to be inserted might exceed the max-delay slack allowance of the sink pin.

    [3]: The I/O delay taps cannot be used to fix hold violations in RTG4 design if it is a MSIO or MSIOD that drives a GB.



