{"vcs1":{"timestamp_begin":1728754425.603178142, "rt":1.93, "ut":0.66, "st":0.33}}
{"vcselab":{"timestamp_begin":1728754427.615331752, "rt":1.08, "ut":0.24, "st":0.23}}
{"link":{"timestamp_begin":1728754428.772902120, "rt":0.39, "ut":0.14, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728754424.972646351}
{"VCS_COMP_START_TIME": 1728754424.972646351}
{"VCS_COMP_END_TIME": 1728754431.331120302}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 332508}}
{"stitch_vcselab": {"peak_mem": 231556}}
