{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742685704672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742685704684 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 22 19:21:44 2025 " "Processing started: Sat Mar 22 19:21:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742685704684 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685704684 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu_phase2 -c cpu_phase2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu_phase2 -c cpu_phase2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685704684 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742685706135 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742685706135 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "subtraction_tb.v(80) " "Verilog HDL information at subtraction_tb.v(80): always construct contains both blocking and non-blocking assignments" {  } { { "subtraction_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/subtraction_tb.v" 80 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1742685724053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtraction_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file subtraction_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtraction_tb " "Found entity 1: subtraction_tb" {  } { { "subtraction_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/subtraction_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742685724059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685724059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtraction.v 1 1 " "Found 1 design units, including 1 entities, in source file subtraction.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtraction " "Found entity 1: subtraction" {  } { { "subtraction.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/subtraction.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742685724071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685724071 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shr_tb.v(79) " "Verilog HDL information at shr_tb.v(79): always construct contains both blocking and non-blocking assignments" {  } { { "shr_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/shr_tb.v" 79 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1742685724080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr_tb " "Found entity 1: shr_tb" {  } { { "shr_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/shr_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742685724084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685724084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file shr_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr_bits " "Found entity 1: shr_bits" {  } { { "shr_bits.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/shr_bits.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742685724095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685724095 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shra_tb.v(79) " "Verilog HDL information at shra_tb.v(79): always construct contains both blocking and non-blocking assignments" {  } { { "shra_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/shra_tb.v" 79 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1742685724103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shra_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shra_tb " "Found entity 1: shra_tb" {  } { { "shra_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/shra_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742685724107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685724107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file shra_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 shra_bits " "Found entity 1: shra_bits" {  } { { "shra_bits.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/shra_bits.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742685724119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685724119 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shl_tb.v(79) " "Verilog HDL information at shl_tb.v(79): always construct contains both blocking and non-blocking assignments" {  } { { "shl_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/shl_tb.v" 79 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1742685724128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shl_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl_tb " "Found entity 1: shl_tb" {  } { { "shl_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/shl_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742685724133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685724133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file shl_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl_bits " "Found entity 1: shl_bits" {  } { { "shl_bits.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/shl_bits.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742685724145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685724145 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shla_tb.v(79) " "Verilog HDL information at shla_tb.v(79): always construct contains both blocking and non-blocking assignments" {  } { { "shla_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/shla_tb.v" 79 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1742685724156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shla_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shla_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shla_tb " "Found entity 1: shla_tb" {  } { { "shla_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/shla_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742685724161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685724161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shla_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file shla_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 shla_bits " "Found entity 1: shla_bits" {  } { { "shla_bits.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/shla_bits.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742685724172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685724172 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ror_tb.v(79) " "Verilog HDL information at ror_tb.v(79): always construct contains both blocking and non-blocking assignments" {  } { { "ror_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/ror_tb.v" 79 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1742685724182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ror_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror_tb " "Found entity 1: ror_tb" {  } { { "ror_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/ror_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742685724186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685724186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file ror_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror_bits " "Found entity 1: ror_bits" {  } { { "ror_bits.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/ror_bits.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742685724198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685724198 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rol_tb.v(79) " "Verilog HDL information at rol_tb.v(79): always construct contains both blocking and non-blocking assignments" {  } { { "rol_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/rol_tb.v" 79 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1742685724207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rol_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol_tb " "Found entity 1: rol_tb" {  } { { "rol_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/rol_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742685724211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685724211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file rol_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol_bits " "Found entity 1: rol_bits" {  } { { "rol_bits.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/rol_bits.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742685724223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685724223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742685724236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685724236 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "or_tb.v(79) " "Verilog HDL information at or_tb.v(79): always construct contains both blocking and non-blocking assignments" {  } { { "or_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/or_tb.v" 79 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1742685724244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file or_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_tb " "Found entity 1: or_tb" {  } { { "or_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/or_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742685724249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685724249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file or_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_bits " "Found entity 1: or_bits" {  } { { "or_bits.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/or_bits.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742685724261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685724261 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "not_tb.v(76) " "Verilog HDL information at not_tb.v(76): always construct contains both blocking and non-blocking assignments" {  } { { "not_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/not_tb.v" 76 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1742685724275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file not_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_tb " "Found entity 1: not_tb" {  } { { "not_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/not_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742685724279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685724279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file not_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_bits " "Found entity 1: not_bits" {  } { { "not_bits.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/not_bits.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742685724291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685724291 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "negate_tb.v(76) " "Verilog HDL information at negate_tb.v(76): always construct contains both blocking and non-blocking assignments" {  } { { "negate_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/negate_tb.v" 76 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1742685724301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file negate_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 negate_tb " "Found entity 1: negate_tb" {  } { { "negate_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/negate_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742685724305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685724305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file negate_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 negate_bits " "Found entity 1: negate_bits" {  } { { "negate_bits.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/negate_bits.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742685724316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685724316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "mux_2_1.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/mux_2_1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742685724329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685724329 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "multiplication_tb.v(81) " "Verilog HDL information at multiplication_tb.v(81): always construct contains both blocking and non-blocking assignments" {  } { { "multiplication_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/multiplication_tb.v" 81 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1742685724337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplication_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplication_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplication_tb " "Found entity 1: multiplication_tb" {  } { { "multiplication_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/multiplication_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742685724342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685724342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_32_5.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_32_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_32_5 " "Found entity 1: encoder_32_5" {  } { { "encoder_32_5.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/encoder_32_5.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742685724355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685724355 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "division_tb.v(81) " "Verilog HDL information at division_tb.v(81): always construct contains both blocking and non-blocking assignments" {  } { { "division_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/division_tb.v" 81 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1742685724364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file division_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 division_tb " "Found entity 1: division_tb" {  } { { "division_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/division_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742685724370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685724370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.v 1 1 " "Found 1 design units, including 1 entities, in source file division.v" { { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "division.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/division.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742685724382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685724382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/datapath_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742685724395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685724395 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CON con datapath.v(30) " "Verilog HDL Declaration information at datapath.v(30): object \"CON\" differs only in case from object \"con\" in the same scope" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/datapath.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742685724403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/datapath.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742685724409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685724409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/bus.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742685724421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685724421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file booth_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 booth_multiplier " "Found entity 1: booth_multiplier" {  } { { "booth_multiplier.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/booth_multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742685724433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685724433 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "and_tb.v(79) " "Verilog HDL information at and_tb.v(79): always construct contains both blocking and non-blocking assignments" {  } { { "and_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/and_tb.v" 79 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1742685724442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_tb " "Found entity 1: and_tb" {  } { { "and_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/and_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742685724447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685724447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file and_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_bits " "Found entity 1: and_bits" {  } { { "and_bits.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/and_bits.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742685724459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685724459 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(112) " "Verilog HDL information at alu.v(112): always construct contains both blocking and non-blocking assignments" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/alu.v" 112 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1742685724467 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SUB sub alu.v(11) " "Verilog HDL Declaration information at alu.v(11): object \"SUB\" differs only in case from object \"sub\" in the same scope" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/alu.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742685724468 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SHR shr alu.v(12) " "Verilog HDL Declaration information at alu.v(12): object \"SHR\" differs only in case from object \"shr\" in the same scope" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/alu.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742685724468 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SHRA shra alu.v(12) " "Verilog HDL Declaration information at alu.v(12): object \"SHRA\" differs only in case from object \"shra\" in the same scope" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/alu.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742685724469 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SHL shl alu.v(12) " "Verilog HDL Declaration information at alu.v(12): object \"SHL\" differs only in case from object \"shl\" in the same scope" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/alu.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742685724469 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SHLA shla alu.v(14) " "Verilog HDL Declaration information at alu.v(14): object \"SHLA\" differs only in case from object \"shla\" in the same scope" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/alu.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742685724469 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ROR ror alu.v(11) " "Verilog HDL Declaration information at alu.v(11): object \"ROR\" differs only in case from object \"ror\" in the same scope" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/alu.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742685724469 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ROL rol alu.v(12) " "Verilog HDL Declaration information at alu.v(12): object \"ROL\" differs only in case from object \"rol\" in the same scope" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/alu.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742685724469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/alu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742685724474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685724474 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "addition_tb.v(80) " "Verilog HDL information at addition_tb.v(80): always construct contains both blocking and non-blocking assignments" {  } { { "addition_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/addition_tb.v" 80 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1742685724483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addition_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file addition_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 addition_tb " "Found entity 1: addition_tb" {  } { { "addition_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/addition_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742685724489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685724489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addition.v 3 3 " "Found 3 design units, including 3 entities, in source file addition.v" { { "Info" "ISGN_ENTITY_NAME" "1 addition " "Found entity 1: addition" {  } { { "addition.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/addition.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742685724509 ""} { "Info" "ISGN_ENTITY_NAME" "2 CLA16 " "Found entity 2: CLA16" {  } { { "addition.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/addition.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742685724509 ""} { "Info" "ISGN_ENTITY_NAME" "3 CLA4 " "Found entity 3: CLA4" {  } { { "addition.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/addition.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742685724509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685724509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/ram.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742685724524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685724524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ld_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ld_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ld_tb " "Found entity 1: ld_tb" {  } { { "ld_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/ld_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742685724537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685724537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_4_16.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_4_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_4_16 " "Found entity 1: decoder_4_16" {  } { { "decoder_4_16.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/decoder_4_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742685724550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685724550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_and_encode.v 1 1 " "Found 1 design units, including 1 entities, in source file select_and_encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_and_encode " "Found entity 1: select_and_encode" {  } { { "select_and_encode.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/select_and_encode.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742685724564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685724564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldi_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ldi_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ldi_tb " "Found entity 1: ldi_tb" {  } { { "ldi_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/ldi_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742685724579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685724579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file con_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 con_logic " "Found entity 1: con_logic" {  } { { "con_logic.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/con_logic.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742685724594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685724594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2_4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2_4 " "Found entity 1: decoder_2_4" {  } { { "decoder_2_4.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/decoder_2_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742685724608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685724608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "br_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file br_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 br_tb " "Found entity 1: br_tb" {  } { { "br_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/br_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742685724621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685724621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file ff_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 ff_logic " "Found entity 1: ff_logic" {  } { { "ff_logic.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/ff_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742685724635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685724635 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sub_cout alu.v(49) " "Verilog HDL Implicit Net warning at alu.v(49): created implicit net for \"sub_cout\"" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/alu.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742685724636 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Reg_load1 br_tb.v(61) " "Verilog HDL error at br_tb.v(61): object \"Reg_load1\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "br_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/br_tb.v" 61 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1742685724657 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Reg_load1 br_tb.v(62) " "Verilog HDL error at br_tb.v(62): object \"Reg_load1\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "br_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/br_tb.v" 62 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1742685724657 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Reg_load2 br_tb.v(62) " "Verilog HDL error at br_tb.v(62): object \"Reg_load2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "br_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/br_tb.v" 62 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1742685724657 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Reg_load2 br_tb.v(63) " "Verilog HDL error at br_tb.v(63): object \"Reg_load2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "br_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/br_tb.v" 63 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1742685724657 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Reg_load1 br_tb.v(83) " "Verilog HDL error at br_tb.v(83): object \"Reg_load1\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "br_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/br_tb.v" 83 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1742685724657 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Reg_load2 br_tb.v(87) " "Verilog HDL error at br_tb.v(87): object \"Reg_load2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "br_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/br_tb.v" 87 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1742685724657 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/output_files/cpu_phase2.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/output_files/cpu_phase2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685724751 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742685724903 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 22 19:22:04 2025 " "Processing ended: Sat Mar 22 19:22:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742685724903 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742685724903 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742685724903 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742685724903 ""}
