#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Dec  7 21:09:43 2021
# Process ID: 22440
# Current directory: D:/moshushiyan/labh6_3/labh6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24012 D:\moshushiyan\labh6_3\labh6\labh6.xpr
# Log file: D:/moshushiyan/labh6_3/labh6/vivado.log
# Journal file: D:/moshushiyan/labh6_3/labh6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/moshushiyan/labh6_3/labh6/labh6.xpr
INFO: [Project 1-313] Project file moved from 'D:/moshushiyan/lab6_2/labh6' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 715.441 ; gain = 89.316
update_compile_order -fileset sources_1
close [ open D:/moshushiyan/labh6_3/labh6/labh6.srcs/sources_1/new/FDG.v w ]
add_files D:/moshushiyan/labh6_3/labh6/labh6.srcs/sources_1/new/FDG.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
reset_run ROM_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ROM'...
[Tue Dec  7 21:22:09 2021] Launched ROM_synth_1, synth_1...
Run output will be captured here:
ROM_synth_1: D:/moshushiyan/labh6_3/labh6/labh6.runs/ROM_synth_1/runme.log
synth_1: D:/moshushiyan/labh6_3/labh6/labh6.runs/synth_1/runme.log
[Tue Dec  7 21:22:10 2021] Launched impl_1...
Run output will be captured here: D:/moshushiyan/labh6_3/labh6/labh6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 781.762 ; gain = 3.082
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B5E3A
set_property PROGRAM.FILE {D:/moshushiyan/labh6_3/labh6/labh6.runs/impl_1/Print.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/moshushiyan/labh6_3/labh6/labh6.runs/impl_1/Print.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A8B5E3A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B5E3A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A8B5E3A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B5E3A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A8B5E3A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B5E3A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A8B5E3A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B5E3A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/moshushiyan/labh6_3/labh6/labh6.runs/impl_1/Print.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A8B5E3A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B5E3A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A8B5E3A
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6ED46A
set_property PROGRAM.FILE {D:/moshushiyan/labh6_3/labh6/labh6.runs/impl_1/Print.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/moshushiyan/labh6_3/labh6/labh6.runs/impl_1/Print.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6ED46A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6ED46A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6ED46A
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Print
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2388.309 ; gain = 183.820
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Print' [D:/moshushiyan/labh6_3/labh6/labh6.srcs/sources_1/new/PNT_1.v:22]
INFO: [Synth 8-6157] synthesizing module 'DB' [D:/moshushiyan/labh6_3/labh6/labh6.srcs/sources_1/new/DB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DB' (1#1) [D:/moshushiyan/labh6_3/labh6/labh6.srcs/sources_1/new/DB.v:23]
INFO: [Synth 8-6157] synthesizing module 'FDG' [D:/moshushiyan/labh6_3/labh6/labh6.srcs/sources_1/new/FDG.v:22]
	Parameter N bound to: 50000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FDG' (2#1) [D:/moshushiyan/labh6_3/labh6/labh6.srcs/sources_1/new/FDG.v:22]
INFO: [Synth 8-6157] synthesizing module 'PS' [D:/moshushiyan/labh6_3/labh6/labh6.srcs/sources_1/new/PS.v:23]
INFO: [Synth 8-6157] synthesizing module 'trigger' [D:/moshushiyan/labh6_3/labh6/labh6.srcs/sources_1/new/trigger.v:23]
INFO: [Synth 8-6155] done synthesizing module 'trigger' (3#1) [D:/moshushiyan/labh6_3/labh6/labh6.srcs/sources_1/new/trigger.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PS' (4#1) [D:/moshushiyan/labh6_3/labh6/labh6.srcs/sources_1/new/PS.v:23]
INFO: [Synth 8-6157] synthesizing module 'DIS' [D:/moshushiyan/labh6_3/labh6/labh6.srcs/sources_1/new/DIS.v:22]
INFO: [Synth 8-6157] synthesizing module 'fpq' [D:/moshushiyan/labh6_3/labh6/labh6.srcs/sources_1/new/fqp.v:23]
	Parameter N bound to: 8000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fpq' (5#1) [D:/moshushiyan/labh6_3/labh6/labh6.srcs/sources_1/new/fqp.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [D:/moshushiyan/labh6_3/labh6/labh6.srcs/sources_1/new/counter.v:25]
INFO: [Synth 8-6155] done synthesizing module 'counter' (6#1) [D:/moshushiyan/labh6_3/labh6/labh6.srcs/sources_1/new/counter.v:25]
INFO: [Synth 8-6157] synthesizing module 'decodercnt' [D:/moshushiyan/labh6_3/labh6/labh6.srcs/sources_1/new/decodercnt.v:22]
INFO: [Synth 8-6155] done synthesizing module 'decodercnt' (7#1) [D:/moshushiyan/labh6_3/labh6/labh6.srcs/sources_1/new/decodercnt.v:22]
INFO: [Synth 8-6157] synthesizing module 'mux' [D:/moshushiyan/labh6_3/labh6/labh6.srcs/sources_1/new/mux.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mux' (8#1) [D:/moshushiyan/labh6_3/labh6/labh6.srcs/sources_1/new/mux.v:22]
INFO: [Synth 8-6157] synthesizing module 'decoder7' [D:/moshushiyan/labh6_3/labh6/labh6.srcs/sources_1/new/decoder7.v:23]
INFO: [Synth 8-226] default block is never used [D:/moshushiyan/labh6_3/labh6/labh6.srcs/sources_1/new/decoder7.v:28]
INFO: [Synth 8-6155] done synthesizing module 'decoder7' (9#1) [D:/moshushiyan/labh6_3/labh6/labh6.srcs/sources_1/new/decoder7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DIS' (10#1) [D:/moshushiyan/labh6_3/labh6/labh6.srcs/sources_1/new/DIS.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk50' [D:/moshushiyan/labh6_3/labh6/.Xil/Vivado-22440-DESKTOP-LEJH40V/realtime/clk50_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk50' (11#1) [D:/moshushiyan/labh6_3/labh6/.Xil/Vivado-22440-DESKTOP-LEJH40V/realtime/clk50_stub.v:5]
WARNING: [Synth 8-7023] instance 'c1' of module 'clk50' has 4 connections declared, but only 3 given [D:/moshushiyan/labh6_3/labh6/labh6.srcs/sources_1/new/PNT_1.v:72]
INFO: [Synth 8-6157] synthesizing module 'ROM' [D:/moshushiyan/labh6_3/labh6/.Xil/Vivado-22440-DESKTOP-LEJH40V/realtime/ROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM' (12#1) [D:/moshushiyan/labh6_3/labh6/.Xil/Vivado-22440-DESKTOP-LEJH40V/realtime/ROM_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PCU' [D:/moshushiyan/labh6_3/labh6/labh6.srcs/sources_1/new/PCU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PCU' (13#1) [D:/moshushiyan/labh6_3/labh6/labh6.srcs/sources_1/new/PCU.v:23]
INFO: [Synth 8-6157] synthesizing module 'VRAM' [D:/moshushiyan/labh6_3/labh6/.Xil/Vivado-22440-DESKTOP-LEJH40V/realtime/VRAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'VRAM' (14#1) [D:/moshushiyan/labh6_3/labh6/.Xil/Vivado-22440-DESKTOP-LEJH40V/realtime/VRAM_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'SRA' [D:/moshushiyan/labh6_3/labh6/labh6.srcs/sources_1/new/SRA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SRA' (15#1) [D:/moshushiyan/labh6_3/labh6/labh6.srcs/sources_1/new/SRA.v:23]
INFO: [Synth 8-6157] synthesizing module 'VDT' [D:/moshushiyan/labh6_3/labh6/labh6.srcs/sources_1/new/VDT.v:23]
	Parameter H_CNT bound to: 11'b10000001111 
	Parameter V_CNT bound to: 11'b01010011001 
INFO: [Synth 8-6155] done synthesizing module 'VDT' (16#1) [D:/moshushiyan/labh6_3/labh6/labh6.srcs/sources_1/new/VDT.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Print' (17#1) [D:/moshushiyan/labh6_3/labh6/labh6.srcs/sources_1/new/PNT_1.v:22]
WARNING: [Synth 8-3331] design PCU has unconnected port dir[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2425.496 ; gain = 221.008
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2443.418 ; gain = 238.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2443.418 ; gain = 238.930
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/moshushiyan/labh6_3/labh6/labh6.srcs/sources_1/ip/clk50/clk50.dcp' for cell 'c1'
INFO: [Project 1-454] Reading design checkpoint 'd:/moshushiyan/labh6_3/labh6/labh6.srcs/sources_1/ip/ROM/ROM.dcp' for cell 'r1'
INFO: [Project 1-454] Reading design checkpoint 'd:/moshushiyan/labh6_3/labh6/labh6.srcs/sources_1/ip/VRAM_1/VRAM.dcp' for cell 'v1'
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, c1/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'c1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/moshushiyan/labh6_3/labh6/labh6.srcs/sources_1/ip/clk50/clk50_board.xdc] for cell 'c1/inst'
Finished Parsing XDC File [d:/moshushiyan/labh6_3/labh6/labh6.srcs/sources_1/ip/clk50/clk50_board.xdc] for cell 'c1/inst'
Parsing XDC File [d:/moshushiyan/labh6_3/labh6/labh6.srcs/sources_1/ip/clk50/clk50.xdc] for cell 'c1/inst'
Finished Parsing XDC File [d:/moshushiyan/labh6_3/labh6/labh6.srcs/sources_1/ip/clk50/clk50.xdc] for cell 'c1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/moshushiyan/labh6_3/labh6/labh6.srcs/sources_1/ip/clk50/clk50.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Print_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Print_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/moshushiyan/labh6_3/labh6/labh6.srcs/constrs_1/new/PNTS.xdc]
Finished Parsing XDC File [D:/moshushiyan/labh6_3/labh6/labh6.srcs/constrs_1/new/PNTS.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2557.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2594.188 ; gain = 389.699
48 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:56 . Memory (MB): peak = 2594.188 ; gain = 617.516
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6E91BA
set_property PROGRAM.FILE {D:/moshushiyan/labh6_3/labh6/labh6.runs/impl_1/Print.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/moshushiyan/labh6_3/labh6/labh6.runs/impl_1/Print.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6E91BA
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec  9 18:34:15 2021...
