// Seed: 1733218039
module module_0;
  logic id_1;
endmodule
module module_1 (
    output wor id_0,
    output supply0 id_1,
    input supply1 id_2,
    output tri id_3,
    input supply1 id_4,
    input wor id_5,
    input wire id_6,
    output supply0 id_7,
    output wor id_8
);
  logic id_10;
  bit   id_11;
  ;
  wire  id_12;
  logic id_13;
  if (1) always id_11 <= -1;
  else logic id_14;
  logic id_15 = id_2 | 1;
  module_0 modCall_1 ();
  parameter id_16 = 1;
  assign id_15 = -1;
  rtran (-1);
endmodule
