{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669935248414 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669935248414 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 01 16:54:08 2022 " "Processing started: Thu Dec 01 16:54:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669935248414 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669935248414 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Traffic_controller -c Traffic_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off Traffic_controller -c Traffic_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669935248414 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669935248692 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669935248692 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Traffic_controller.sv(625) " "Verilog HDL information at Traffic_controller.sv(625): always construct contains both blocking and non-blocking assignments" {  } { { "Traffic_controller.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Lab 5 - Traffic Light controller/Traffic_controller.sv" 625 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1669935253688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file traffic_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Traffic_controller " "Found entity 1: Traffic_controller" {  } { { "Traffic_controller.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Lab 5 - Traffic Light controller/Traffic_controller.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669935253691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669935253691 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Traffic_controller " "Elaborating entity \"Traffic_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669935253724 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Traffic_controller.sv(62) " "Verilog HDL warning at Traffic_controller.sv(62): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Traffic_controller.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Lab 5 - Traffic Light controller/Traffic_controller.sv" 62 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1669935253733 "|Traffic_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "walk_request Traffic_controller.sv(56) " "Verilog HDL Always Construct warning at Traffic_controller.sv(56): inferring latch(es) for variable \"walk_request\", which holds its previous value in one or more paths through the always construct" {  } { { "Traffic_controller.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Lab 5 - Traffic Light controller/Traffic_controller.sv" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669935253733 "|Traffic_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "walk_request Traffic_controller.sv(56) " "Inferred latch for \"walk_request\" at Traffic_controller.sv(56)" {  } { { "Traffic_controller.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Lab 5 - Traffic Light controller/Traffic_controller.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669935253733 "|Traffic_controller"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Traffic_controller.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Lab 5 - Traffic Light controller/Traffic_controller.sv" 214 -1 0 } } { "Traffic_controller.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Lab 5 - Traffic Light controller/Traffic_controller.sv" 71 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1669935254073 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1669935254073 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "southbound_walk\[0\] VCC " "Pin \"southbound_walk\[0\]\" is stuck at VCC" {  } { { "Traffic_controller.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Lab 5 - Traffic Light controller/Traffic_controller.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669935254128 "|Traffic_controller|southbound_walk[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "northbound_walk\[0\] VCC " "Pin \"northbound_walk\[0\]\" is stuck at VCC" {  } { { "Traffic_controller.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Lab 5 - Traffic Light controller/Traffic_controller.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669935254128 "|Traffic_controller|northbound_walk[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "eastbound_walk\[0\] VCC " "Pin \"eastbound_walk\[0\]\" is stuck at VCC" {  } { { "Traffic_controller.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Lab 5 - Traffic Light controller/Traffic_controller.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669935254128 "|Traffic_controller|eastbound_walk[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "westbound_walk\[0\] VCC " "Pin \"westbound_walk\[0\]\" is stuck at VCC" {  } { { "Traffic_controller.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Lab 5 - Traffic Light controller/Traffic_controller.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669935254128 "|Traffic_controller|westbound_walk[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669935254128 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669935254176 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Lab 5 - Traffic Light controller/output_files/Traffic_controller.map.smsg " "Generated suppressed messages file C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Lab 5 - Traffic Light controller/output_files/Traffic_controller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669935254516 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669935254647 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669935254647 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sbnd_walk_req " "No output dependent on input pin \"sbnd_walk_req\"" {  } { { "Traffic_controller.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Lab 5 - Traffic Light controller/Traffic_controller.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669935254752 "|Traffic_controller|sbnd_walk_req"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wbnd_walk_req " "No output dependent on input pin \"wbnd_walk_req\"" {  } { { "Traffic_controller.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Lab 5 - Traffic Light controller/Traffic_controller.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669935254752 "|Traffic_controller|wbnd_walk_req"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1669935254752 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "187 " "Implemented 187 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669935254752 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669935254752 ""} { "Info" "ICUT_CUT_TM_LCELLS" "134 " "Implemented 134 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669935254752 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669935254752 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669935254765 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 01 16:54:14 2022 " "Processing ended: Thu Dec 01 16:54:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669935254765 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669935254765 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669935254765 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669935254765 ""}
