// Seed: 2041727646
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  output id_4;
  output id_3;
  output id_2;
  output id_1;
  logic id_5 = id_5;
  initial begin
    id_3 = 1'b0;
    id_1 = id_5;
  end
endmodule
module module_1 (
    output logic id_0,
    output logic id_1,
    output id_2
);
  logic id_7;
  assign id_2 = id_7;
  type_17(
      id_3, id_5, 1'b0
  );
  reg   id_8;
  logic id_9;
  assign id_4 = 1'b0;
  assign id_0 = 1;
  always @(1 or posedge id_7) begin
    id_3 <= id_8;
  end
  logic id_10 = id_9;
  logic id_11;
  logic id_12;
  always @(1 or id_9 or posedge 1) begin : id_13
    id_8 <= 1;
  end
endmodule
