# vsim -modelsimini /home/marco/entwicklung/projekte/ArtyA7-Projects/nonprojectmode/test/vunit_out/modelsim/modelsim.ini -wlf /home/marco/entwicklung/projekte/ArtyA7-Projects/nonprojectmode/test/vunit_out/test_output/lib.uart_tx_controller_tb.test_init_zero_fd5317a84fa8ca7dd39c25de755fd11b2b95654e/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.uart_tx_controller_tb(rtl) -L vunit_lib -L lib -g/uart_tx_controller_tb/runner_cfg="active python runner : true,enabled_test_cases : test_init_zero,output path : /home/marco/entwicklung/projekte/ArtyA7-Projects/nonprojectmode/test/vunit_out/test_output/lib.uart_tx_controller_tb.test_init_zero_fd5317a84fa8ca7dd39c25de755fd11b2b95654e/,tb path : /home/marco/entwicklung/projekte/ArtyA7-Projects/nonprojectmode/test/,use_color : true" -g/uart_tx_controller_tb/tb_path=/home/marco/entwicklung/projekte/ArtyA7-Projects/nonprojectmode/test/ 
# Start time: 19:32:50 on Nov 04,2021
# ** Warning: Design size of 21830 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
#          [22;96;49m5000 ps[0m - [1;37;49mdefault[0m              -    [1;37;49mINFO[0m - Loaded CSV of Size 8x3
# Break in Subprogram stop at /home/marco/.local/lib/python3.9/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at /home/marco/.local/lib/python3.9/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
