Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Dec 30 11:34:20 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_VGA_CAMERA_timing_summary_routed.rpt -pb top_VGA_CAMERA_timing_summary_routed.pb -rpx top_VGA_CAMERA_timing_summary_routed.rpx -warn_on_violation
| Design       : top_VGA_CAMERA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (44)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (288)
5. checking no_input_delay (11)
6. checking no_output_delay (14)
7. checking multiple_clock (32)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (44)
-------------------------
 There are 44 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (288)
--------------------------------------------------
 There are 288 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (32)
-------------------------------
 There are 32 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     31.403        0.000                      0                  210        0.127        0.000                      0                  210        3.000        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk                       {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0      {0.000 5.000}      10.000          100.000         
  ov7670_clk_clk_wiz_0    {0.000 20.833}     41.667          24.000          
  vga_clk_clk_wiz_0       {0.000 20.000}     40.000          25.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1    {0.000 5.000}      10.000          100.000         
  ov7670_clk_clk_wiz_0_1  {0.000 20.833}     41.667          24.000          
  vga_clk_clk_wiz_0_1     {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  
  ov7670_clk_clk_wiz_0                                                                                                                                                     39.511        0.000                       0                     2  
  vga_clk_clk_wiz_0            31.403        0.000                      0                  210        0.234        0.000                      0                  210       19.500        0.000                       0                    34  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0_1                                                                                                                                                      7.845        0.000                       0                     3  
  ov7670_clk_clk_wiz_0_1                                                                                                                                                   39.511        0.000                       0                     2  
  vga_clk_clk_wiz_0_1          31.405        0.000                      0                  210        0.234        0.000                      0                  210       19.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_clk_clk_wiz_0_1  vga_clk_clk_wiz_0         31.403        0.000                      0                  210        0.127        0.000                      0                  210  
vga_clk_clk_wiz_0    vga_clk_clk_wiz_0_1       31.403        0.000                      0                  210        0.127        0.000                      0                  210  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_CLK_WIZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    U_CLK_WIZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_CLK_WIZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_CLK_WIZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_clk_clk_wiz_0
  To Clock:  ov7670_clk_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    U_CLK_WIZ/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.403ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_3/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.685ns  (logic 2.818ns (36.667%)  route 4.867ns (63.333%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.491 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.555    -0.957    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.439 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=17, routed)          1.024     0.586    U_VGA_Controller/U_Pixel_Counter/Q[6]
    SLICE_X9Y29          LUT5 (Prop_lut5_I3_O)        0.152     0.738 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          0.355     1.093    U_QVGA_Decoder/mem_reg_0_1
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.332     1.425 r  U_QVGA_Decoder/mem_reg_0_1_i_45/O
                         net (fo=1, routed)           0.000     1.425    U_VGA_Controller/U_Pixel_Counter/S[0]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.068 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23/O[3]
                         net (fo=1, routed)           0.577     2.645    U_VGA_Controller/U_Pixel_Counter/qvga_addr1[9]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.839     3.484 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.484    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.818 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_5/O[1]
                         net (fo=12, routed)          2.911     6.729    U_FrameBuffer/rAddr[14]
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_3/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.487    38.491    U_FrameBuffer/vga_clk
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_3/CLKBWRCLK
                         clock pessimism              0.492    38.983    
                         clock uncertainty           -0.106    38.877    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.745    38.132    U_FrameBuffer/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         38.132    
                         arrival time                          -6.729    
  -------------------------------------------------------------------
                         slack                                 31.403    

Slack (MET) :             31.736ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.347ns  (logic 2.818ns (38.354%)  route 4.529ns (61.646%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 38.486 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.555    -0.957    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.439 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=17, routed)          1.024     0.586    U_VGA_Controller/U_Pixel_Counter/Q[6]
    SLICE_X9Y29          LUT5 (Prop_lut5_I3_O)        0.152     0.738 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          0.355     1.093    U_QVGA_Decoder/mem_reg_0_1
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.332     1.425 r  U_QVGA_Decoder/mem_reg_0_1_i_45/O
                         net (fo=1, routed)           0.000     1.425    U_VGA_Controller/U_Pixel_Counter/S[0]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.068 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23/O[3]
                         net (fo=1, routed)           0.577     2.645    U_VGA_Controller/U_Pixel_Counter/qvga_addr1[9]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.839     3.484 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.484    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.818 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_5/O[1]
                         net (fo=12, routed)          2.573     6.391    U_FrameBuffer/rAddr[14]
    RAMB36_X1Y4          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.482    38.486    U_FrameBuffer/vga_clk
    RAMB36_X1Y4          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_1/CLKBWRCLK
                         clock pessimism              0.492    38.978    
                         clock uncertainty           -0.106    38.872    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.745    38.127    U_FrameBuffer/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         38.127    
                         arrival time                          -6.391    
  -------------------------------------------------------------------
                         slack                                 31.736    

Slack (MET) :             31.983ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_3/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.103ns  (logic 2.558ns (36.015%)  route 4.545ns (63.985%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.491 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.555    -0.957    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.439 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=17, routed)          1.024     0.586    U_VGA_Controller/U_Pixel_Counter/Q[6]
    SLICE_X9Y29          LUT5 (Prop_lut5_I3_O)        0.152     0.738 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          0.355     1.093    U_QVGA_Decoder/mem_reg_0_1
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.332     1.425 r  U_QVGA_Decoder/mem_reg_0_1_i_45/O
                         net (fo=1, routed)           0.000     1.425    U_VGA_Controller/U_Pixel_Counter/S[0]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.068 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23/O[3]
                         net (fo=1, routed)           0.577     2.645    U_VGA_Controller/U_Pixel_Counter/qvga_addr1[9]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.913     3.558 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6/O[3]
                         net (fo=12, routed)          2.588     6.146    U_FrameBuffer/rAddr[12]
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_3/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.487    38.491    U_FrameBuffer/vga_clk
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_3/CLKBWRCLK
                         clock pessimism              0.492    38.983    
                         clock uncertainty           -0.106    38.877    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.748    38.129    U_FrameBuffer/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         38.129    
                         arrival time                          -6.146    
  -------------------------------------------------------------------
                         slack                                 31.983    

Slack (MET) :             31.997ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_3/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.095ns  (logic 2.706ns (38.138%)  route 4.389ns (61.862%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.491 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.555    -0.957    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.439 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=17, routed)          1.024     0.586    U_VGA_Controller/U_Pixel_Counter/Q[6]
    SLICE_X9Y29          LUT5 (Prop_lut5_I3_O)        0.152     0.738 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          0.355     1.093    U_QVGA_Decoder/mem_reg_0_1
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.332     1.425 r  U_QVGA_Decoder/mem_reg_0_1_i_45/O
                         net (fo=1, routed)           0.000     1.425    U_VGA_Controller/U_Pixel_Counter/S[0]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.068 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23/O[3]
                         net (fo=1, routed)           0.577     2.645    U_VGA_Controller/U_Pixel_Counter/qvga_addr1[9]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.839     3.484 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.484    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.706 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_5/O[0]
                         net (fo=12, routed)          2.433     6.139    U_FrameBuffer/rAddr[13]
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_3/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.487    38.491    U_FrameBuffer/vga_clk
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_3/CLKBWRCLK
                         clock pessimism              0.492    38.983    
                         clock uncertainty           -0.106    38.877    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.741    38.136    U_FrameBuffer/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         38.136    
                         arrival time                          -6.139    
  -------------------------------------------------------------------
                         slack                                 31.997    

Slack (MET) :             32.071ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_4/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.009ns  (logic 2.818ns (40.204%)  route 4.191ns (59.796%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.555    -0.957    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.439 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=17, routed)          1.024     0.586    U_VGA_Controller/U_Pixel_Counter/Q[6]
    SLICE_X9Y29          LUT5 (Prop_lut5_I3_O)        0.152     0.738 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          0.355     1.093    U_QVGA_Decoder/mem_reg_0_1
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.332     1.425 r  U_QVGA_Decoder/mem_reg_0_1_i_45/O
                         net (fo=1, routed)           0.000     1.425    U_VGA_Controller/U_Pixel_Counter/S[0]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.068 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23/O[3]
                         net (fo=1, routed)           0.577     2.645    U_VGA_Controller/U_Pixel_Counter/qvga_addr1[9]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.839     3.484 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.484    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.818 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_5/O[1]
                         net (fo=12, routed)          2.235     6.053    U_FrameBuffer/rAddr[14]
    RAMB36_X1Y5          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_4/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.479    38.483    U_FrameBuffer/vga_clk
    RAMB36_X1Y5          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.492    38.975    
                         clock uncertainty           -0.106    38.869    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.745    38.124    U_FrameBuffer/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         38.124    
                         arrival time                          -6.053    
  -------------------------------------------------------------------
                         slack                                 32.071    

Slack (MET) :             32.113ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_3/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.976ns  (logic 2.499ns (35.824%)  route 4.477ns (64.176%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.491 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.555    -0.957    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.439 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=17, routed)          1.024     0.586    U_VGA_Controller/U_Pixel_Counter/Q[6]
    SLICE_X9Y29          LUT5 (Prop_lut5_I3_O)        0.152     0.738 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          0.355     1.093    U_QVGA_Decoder/mem_reg_0_1
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.332     1.425 r  U_QVGA_Decoder/mem_reg_0_1_i_45/O
                         net (fo=1, routed)           0.000     1.425    U_VGA_Controller/U_Pixel_Counter/S[0]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.068 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23/O[3]
                         net (fo=1, routed)           0.577     2.645    U_VGA_Controller/U_Pixel_Counter/qvga_addr1[9]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.854     3.499 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6/O[2]
                         net (fo=12, routed)          2.520     6.019    U_FrameBuffer/rAddr[11]
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_3/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.487    38.491    U_FrameBuffer/vga_clk
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_3/CLKBWRCLK
                         clock pessimism              0.492    38.983    
                         clock uncertainty           -0.106    38.877    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.744    38.133    U_FrameBuffer/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         38.133    
                         arrival time                          -6.019    
  -------------------------------------------------------------------
                         slack                                 32.113    

Slack (MET) :             32.130ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_3/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.959ns  (logic 2.616ns (37.594%)  route 4.343ns (62.406%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.491 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.555    -0.957    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.439 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=17, routed)          1.024     0.586    U_VGA_Controller/U_Pixel_Counter/Q[6]
    SLICE_X9Y29          LUT5 (Prop_lut5_I3_O)        0.152     0.738 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          0.355     1.093    U_QVGA_Decoder/mem_reg_0_1
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.332     1.425 r  U_QVGA_Decoder/mem_reg_0_1_i_45/O
                         net (fo=1, routed)           0.000     1.425    U_VGA_Controller/U_Pixel_Counter/S[0]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.003 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23/O[2]
                         net (fo=1, routed)           0.436     2.439    U_VGA_Controller/U_Pixel_Counter/qvga_addr1[8]
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     3.141 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.141    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_7_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.475 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6/O[1]
                         net (fo=12, routed)          2.527     6.002    U_FrameBuffer/rAddr[10]
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_3/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.487    38.491    U_FrameBuffer/vga_clk
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_3/CLKBWRCLK
                         clock pessimism              0.492    38.983    
                         clock uncertainty           -0.106    38.877    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.745    38.132    U_FrameBuffer/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         38.132    
                         arrival time                          -6.002    
  -------------------------------------------------------------------
                         slack                                 32.130    

Slack (MET) :             32.316ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_1/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.765ns  (logic 2.558ns (37.814%)  route 4.207ns (62.186%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 38.486 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.555    -0.957    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.439 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=17, routed)          1.024     0.586    U_VGA_Controller/U_Pixel_Counter/Q[6]
    SLICE_X9Y29          LUT5 (Prop_lut5_I3_O)        0.152     0.738 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          0.355     1.093    U_QVGA_Decoder/mem_reg_0_1
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.332     1.425 r  U_QVGA_Decoder/mem_reg_0_1_i_45/O
                         net (fo=1, routed)           0.000     1.425    U_VGA_Controller/U_Pixel_Counter/S[0]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.068 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23/O[3]
                         net (fo=1, routed)           0.577     2.645    U_VGA_Controller/U_Pixel_Counter/qvga_addr1[9]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.913     3.558 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6/O[3]
                         net (fo=12, routed)          2.250     5.808    U_FrameBuffer/rAddr[12]
    RAMB36_X1Y4          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.482    38.486    U_FrameBuffer/vga_clk
    RAMB36_X1Y4          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_1/CLKBWRCLK
                         clock pessimism              0.492    38.978    
                         clock uncertainty           -0.106    38.872    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.748    38.124    U_FrameBuffer/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         38.124    
                         arrival time                          -5.808    
  -------------------------------------------------------------------
                         slack                                 32.316    

Slack (MET) :             32.327ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_14/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.765ns  (logic 2.558ns (37.814%)  route 4.207ns (62.186%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.555    -0.957    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.439 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=17, routed)          1.024     0.586    U_VGA_Controller/U_Pixel_Counter/Q[6]
    SLICE_X9Y29          LUT5 (Prop_lut5_I3_O)        0.152     0.738 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          0.355     1.093    U_QVGA_Decoder/mem_reg_0_1
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.332     1.425 r  U_QVGA_Decoder/mem_reg_0_1_i_45/O
                         net (fo=1, routed)           0.000     1.425    U_VGA_Controller/U_Pixel_Counter/S[0]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.068 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23/O[3]
                         net (fo=1, routed)           0.577     2.645    U_VGA_Controller/U_Pixel_Counter/qvga_addr1[9]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.913     3.558 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6/O[3]
                         net (fo=12, routed)          2.250     5.808    U_FrameBuffer/rAddr[12]
    RAMB36_X1Y8          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_14/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.493    38.497    U_FrameBuffer/vga_clk
    RAMB36_X1Y8          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_14/CLKBWRCLK
                         clock pessimism              0.492    38.989    
                         clock uncertainty           -0.106    38.883    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.748    38.135    U_FrameBuffer/mem_reg_0_14
  -------------------------------------------------------------------
                         required time                         38.135    
                         arrival time                          -5.808    
  -------------------------------------------------------------------
                         slack                                 32.327    

Slack (MET) :             32.330ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_1/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.757ns  (logic 2.706ns (40.045%)  route 4.051ns (59.955%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 38.486 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.555    -0.957    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.439 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=17, routed)          1.024     0.586    U_VGA_Controller/U_Pixel_Counter/Q[6]
    SLICE_X9Y29          LUT5 (Prop_lut5_I3_O)        0.152     0.738 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          0.355     1.093    U_QVGA_Decoder/mem_reg_0_1
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.332     1.425 r  U_QVGA_Decoder/mem_reg_0_1_i_45/O
                         net (fo=1, routed)           0.000     1.425    U_VGA_Controller/U_Pixel_Counter/S[0]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.068 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23/O[3]
                         net (fo=1, routed)           0.577     2.645    U_VGA_Controller/U_Pixel_Counter/qvga_addr1[9]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.839     3.484 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.484    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.706 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_5/O[0]
                         net (fo=12, routed)          2.095     5.801    U_FrameBuffer/rAddr[13]
    RAMB36_X1Y4          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.482    38.486    U_FrameBuffer/vga_clk
    RAMB36_X1Y4          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_1/CLKBWRCLK
                         clock pessimism              0.492    38.978    
                         clock uncertainty           -0.106    38.872    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.741    38.131    U_FrameBuffer/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         38.131    
                         arrival time                          -5.801    
  -------------------------------------------------------------------
                         slack                                 32.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.988%)  route 0.202ns (52.012%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.625    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X9Y27          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=19, routed)          0.202    -0.283    U_VGA_Controller/U_Pixel_Counter/Q[4]
    SLICE_X10Y28         LUT6 (Prop_lut6_I3_O)        0.045    -0.238 r  U_VGA_Controller/U_Pixel_Counter/v_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    U_VGA_Controller/U_Pixel_Counter/v_counter[8]_i_1_n_0
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.824    -0.866    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                         clock pessimism              0.274    -0.591    
    SLICE_X10Y28         FDCE (Hold_fdce_C_D)         0.120    -0.471    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.302%)  route 0.149ns (41.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.625    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X8Y28          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/Q
                         net (fo=5, routed)           0.149    -0.312    U_VGA_Controller/U_Pixel_Counter/h_counter[2]
    SLICE_X8Y28          LUT6 (Prop_lut6_I3_O)        0.045    -0.267 r  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    U_VGA_Controller/U_Pixel_Counter/h_counter_0[4]
    SLICE_X8Y28          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.824    -0.866    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X8Y28          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
                         clock pessimism              0.240    -0.625    
    SLICE_X8Y28          FDCE (Hold_fdce_C_D)         0.121    -0.504    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.227ns (55.954%)  route 0.179ns (44.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.625    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X9Y27          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.128    -0.497 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=19, routed)          0.179    -0.319    U_VGA_Controller/U_Pixel_Counter/Q[5]
    SLICE_X10Y28         LUT6 (Prop_lut6_I1_O)        0.099    -0.220 r  U_VGA_Controller/U_Pixel_Counter/v_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    U_VGA_Controller/U_Pixel_Counter/v_counter[0]_i_1_n_0
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.824    -0.866    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/C
                         clock pessimism              0.274    -0.591    
    SLICE_X10Y28         FDCE (Hold_fdce_C_D)         0.121    -0.470    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.787%)  route 0.203ns (52.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.625    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X9Y28          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/Q
                         net (fo=8, routed)           0.203    -0.281    U_VGA_Controller/U_Pixel_Counter/h_counter[5]
    SLICE_X8Y29          LUT6 (Prop_lut6_I4_O)        0.045    -0.236 r  U_VGA_Controller/U_Pixel_Counter/h_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    U_VGA_Controller/U_Pixel_Counter/h_counter_0[8]
    SLICE_X8Y29          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.825    -0.865    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X8Y29          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
                         clock pessimism              0.254    -0.610    
    SLICE_X8Y29          FDCE (Hold_fdce_C_D)         0.120    -0.490    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.183ns (50.344%)  route 0.181ns (49.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.625    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X9Y27          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=19, routed)          0.181    -0.304    U_VGA_Controller/U_Pixel_Counter/Q[4]
    SLICE_X9Y27          LUT5 (Prop_lut5_I1_O)        0.042    -0.262 r  U_VGA_Controller/U_Pixel_Counter/v_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    U_VGA_Controller/U_Pixel_Counter/v_counter[7]_i_1_n_0
    SLICE_X9Y27          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.823    -0.867    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X9Y27          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                         clock pessimism              0.241    -0.625    
    SLICE_X9Y27          FDCE (Hold_fdce_C_D)         0.107    -0.518    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.625    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X8Y27          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=5, routed)           0.175    -0.286    U_VGA_Controller/U_Pixel_Counter/h_counter[1]
    SLICE_X8Y27          LUT3 (Prop_lut3_I2_O)        0.045    -0.241 r  U_VGA_Controller/U_Pixel_Counter/h_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    U_VGA_Controller/U_Pixel_Counter/h_counter_0[1]
    SLICE_X8Y27          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.823    -0.867    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X8Y27          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                         clock pessimism              0.241    -0.625    
    SLICE_X8Y27          FDCE (Hold_fdce_C_D)         0.120    -0.505    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.212ns (53.203%)  route 0.186ns (46.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.625    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y27         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=10, routed)          0.186    -0.275    U_VGA_Controller/U_Pixel_Counter/Q[0]
    SLICE_X10Y27         LUT5 (Prop_lut5_I2_O)        0.048    -0.227 r  U_VGA_Controller/U_Pixel_Counter/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    U_VGA_Controller/U_Pixel_Counter/v_counter[3]_i_1_n_0
    SLICE_X10Y27         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.823    -0.867    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y27         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[3]/C
                         clock pessimism              0.241    -0.625    
    SLICE_X10Y27         FDCE (Hold_fdce_C_D)         0.131    -0.494    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.184ns (48.905%)  route 0.192ns (51.095%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.625    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X9Y28          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/Q
                         net (fo=8, routed)           0.192    -0.292    U_VGA_Controller/U_Pixel_Counter/h_counter[5]
    SLICE_X9Y28          LUT4 (Prop_lut4_I2_O)        0.043    -0.249 r  U_VGA_Controller/U_Pixel_Counter/h_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    U_VGA_Controller/U_Pixel_Counter/h_counter_0[7]
    SLICE_X9Y28          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.824    -0.866    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X9Y28          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/C
                         clock pessimism              0.240    -0.625    
    SLICE_X9Y28          FDCE (Hold_fdce_C_D)         0.107    -0.518    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.848%)  route 0.186ns (47.152%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.625    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y27         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=10, routed)          0.186    -0.275    U_VGA_Controller/U_Pixel_Counter/Q[0]
    SLICE_X10Y27         LUT4 (Prop_lut4_I1_O)        0.045    -0.230 r  U_VGA_Controller/U_Pixel_Counter/v_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    U_VGA_Controller/U_Pixel_Counter/v_counter[2]_i_1_n_0
    SLICE_X10Y27         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.823    -0.867    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y27         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
                         clock pessimism              0.241    -0.625    
    SLICE_X10Y27         FDCE (Hold_fdce_C_D)         0.121    -0.504    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.625    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X9Y27          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=19, routed)          0.181    -0.304    U_VGA_Controller/U_Pixel_Counter/Q[4]
    SLICE_X9Y27          LUT4 (Prop_lut4_I3_O)        0.045    -0.259 r  U_VGA_Controller/U_Pixel_Counter/v_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    U_VGA_Controller/U_Pixel_Counter/v_counter[6]_i_1_n_0
    SLICE_X9Y27          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.823    -0.867    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X9Y27          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
                         clock pessimism              0.241    -0.625    
    SLICE_X9Y27          FDCE (Hold_fdce_C_D)         0.091    -0.534    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y6      U_FrameBuffer/mem_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y6      U_FrameBuffer/mem_reg_0_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5      U_FrameBuffer/mem_reg_0_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y8      U_FrameBuffer/mem_reg_0_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y7      U_FrameBuffer/mem_reg_0_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y3      U_FrameBuffer/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y3      U_FrameBuffer/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y5      U_FrameBuffer/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y8      U_FrameBuffer/mem_reg_0_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y4      U_FrameBuffer/mem_reg_0_8/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y27     U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y27     U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y27     U_VGA_Controller/U_Pixel_Counter/v_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y27     U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y27     U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y28      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y27      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y27      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y28      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y28      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y28      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y28      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y28      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y28      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y28      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y28      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y28      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y29      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y29      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y28     U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_CLK_WIZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    U_CLK_WIZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_CLK_WIZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_CLK_WIZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_clk_clk_wiz_0_1
  To Clock:  ov7670_clk_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    U_CLK_WIZ/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0_1
  To Clock:  vga_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.405ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_3/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.685ns  (logic 2.818ns (36.667%)  route 4.867ns (63.333%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.491 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.555    -0.957    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.439 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=17, routed)          1.024     0.586    U_VGA_Controller/U_Pixel_Counter/Q[6]
    SLICE_X9Y29          LUT5 (Prop_lut5_I3_O)        0.152     0.738 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          0.355     1.093    U_QVGA_Decoder/mem_reg_0_1
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.332     1.425 r  U_QVGA_Decoder/mem_reg_0_1_i_45/O
                         net (fo=1, routed)           0.000     1.425    U_VGA_Controller/U_Pixel_Counter/S[0]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.068 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23/O[3]
                         net (fo=1, routed)           0.577     2.645    U_VGA_Controller/U_Pixel_Counter/qvga_addr1[9]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.839     3.484 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.484    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.818 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_5/O[1]
                         net (fo=12, routed)          2.911     6.729    U_FrameBuffer/rAddr[14]
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_3/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.487    38.491    U_FrameBuffer/vga_clk
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_3/CLKBWRCLK
                         clock pessimism              0.492    38.983    
                         clock uncertainty           -0.104    38.879    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.745    38.134    U_FrameBuffer/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         38.134    
                         arrival time                          -6.729    
  -------------------------------------------------------------------
                         slack                                 31.405    

Slack (MET) :             31.738ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.347ns  (logic 2.818ns (38.354%)  route 4.529ns (61.646%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 38.486 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.555    -0.957    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.439 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=17, routed)          1.024     0.586    U_VGA_Controller/U_Pixel_Counter/Q[6]
    SLICE_X9Y29          LUT5 (Prop_lut5_I3_O)        0.152     0.738 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          0.355     1.093    U_QVGA_Decoder/mem_reg_0_1
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.332     1.425 r  U_QVGA_Decoder/mem_reg_0_1_i_45/O
                         net (fo=1, routed)           0.000     1.425    U_VGA_Controller/U_Pixel_Counter/S[0]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.068 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23/O[3]
                         net (fo=1, routed)           0.577     2.645    U_VGA_Controller/U_Pixel_Counter/qvga_addr1[9]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.839     3.484 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.484    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.818 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_5/O[1]
                         net (fo=12, routed)          2.573     6.391    U_FrameBuffer/rAddr[14]
    RAMB36_X1Y4          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.482    38.486    U_FrameBuffer/vga_clk
    RAMB36_X1Y4          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_1/CLKBWRCLK
                         clock pessimism              0.492    38.978    
                         clock uncertainty           -0.104    38.874    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.745    38.129    U_FrameBuffer/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         38.129    
                         arrival time                          -6.391    
  -------------------------------------------------------------------
                         slack                                 31.738    

Slack (MET) :             31.985ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_3/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.103ns  (logic 2.558ns (36.015%)  route 4.545ns (63.985%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.491 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.555    -0.957    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.439 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=17, routed)          1.024     0.586    U_VGA_Controller/U_Pixel_Counter/Q[6]
    SLICE_X9Y29          LUT5 (Prop_lut5_I3_O)        0.152     0.738 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          0.355     1.093    U_QVGA_Decoder/mem_reg_0_1
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.332     1.425 r  U_QVGA_Decoder/mem_reg_0_1_i_45/O
                         net (fo=1, routed)           0.000     1.425    U_VGA_Controller/U_Pixel_Counter/S[0]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.068 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23/O[3]
                         net (fo=1, routed)           0.577     2.645    U_VGA_Controller/U_Pixel_Counter/qvga_addr1[9]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.913     3.558 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6/O[3]
                         net (fo=12, routed)          2.588     6.146    U_FrameBuffer/rAddr[12]
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_3/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.487    38.491    U_FrameBuffer/vga_clk
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_3/CLKBWRCLK
                         clock pessimism              0.492    38.983    
                         clock uncertainty           -0.104    38.879    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.748    38.131    U_FrameBuffer/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         38.131    
                         arrival time                          -6.146    
  -------------------------------------------------------------------
                         slack                                 31.985    

Slack (MET) :             31.999ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_3/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.095ns  (logic 2.706ns (38.138%)  route 4.389ns (61.862%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.491 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.555    -0.957    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.439 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=17, routed)          1.024     0.586    U_VGA_Controller/U_Pixel_Counter/Q[6]
    SLICE_X9Y29          LUT5 (Prop_lut5_I3_O)        0.152     0.738 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          0.355     1.093    U_QVGA_Decoder/mem_reg_0_1
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.332     1.425 r  U_QVGA_Decoder/mem_reg_0_1_i_45/O
                         net (fo=1, routed)           0.000     1.425    U_VGA_Controller/U_Pixel_Counter/S[0]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.068 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23/O[3]
                         net (fo=1, routed)           0.577     2.645    U_VGA_Controller/U_Pixel_Counter/qvga_addr1[9]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.839     3.484 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.484    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.706 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_5/O[0]
                         net (fo=12, routed)          2.433     6.139    U_FrameBuffer/rAddr[13]
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_3/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.487    38.491    U_FrameBuffer/vga_clk
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_3/CLKBWRCLK
                         clock pessimism              0.492    38.983    
                         clock uncertainty           -0.104    38.879    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.741    38.138    U_FrameBuffer/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         38.138    
                         arrival time                          -6.139    
  -------------------------------------------------------------------
                         slack                                 31.999    

Slack (MET) :             32.073ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_4/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.009ns  (logic 2.818ns (40.204%)  route 4.191ns (59.796%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.555    -0.957    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.439 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=17, routed)          1.024     0.586    U_VGA_Controller/U_Pixel_Counter/Q[6]
    SLICE_X9Y29          LUT5 (Prop_lut5_I3_O)        0.152     0.738 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          0.355     1.093    U_QVGA_Decoder/mem_reg_0_1
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.332     1.425 r  U_QVGA_Decoder/mem_reg_0_1_i_45/O
                         net (fo=1, routed)           0.000     1.425    U_VGA_Controller/U_Pixel_Counter/S[0]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.068 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23/O[3]
                         net (fo=1, routed)           0.577     2.645    U_VGA_Controller/U_Pixel_Counter/qvga_addr1[9]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.839     3.484 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.484    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.818 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_5/O[1]
                         net (fo=12, routed)          2.235     6.053    U_FrameBuffer/rAddr[14]
    RAMB36_X1Y5          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_4/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.479    38.483    U_FrameBuffer/vga_clk
    RAMB36_X1Y5          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.492    38.975    
                         clock uncertainty           -0.104    38.871    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.745    38.126    U_FrameBuffer/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         38.126    
                         arrival time                          -6.053    
  -------------------------------------------------------------------
                         slack                                 32.073    

Slack (MET) :             32.116ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_3/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.976ns  (logic 2.499ns (35.824%)  route 4.477ns (64.176%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.491 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.555    -0.957    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.439 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=17, routed)          1.024     0.586    U_VGA_Controller/U_Pixel_Counter/Q[6]
    SLICE_X9Y29          LUT5 (Prop_lut5_I3_O)        0.152     0.738 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          0.355     1.093    U_QVGA_Decoder/mem_reg_0_1
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.332     1.425 r  U_QVGA_Decoder/mem_reg_0_1_i_45/O
                         net (fo=1, routed)           0.000     1.425    U_VGA_Controller/U_Pixel_Counter/S[0]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.068 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23/O[3]
                         net (fo=1, routed)           0.577     2.645    U_VGA_Controller/U_Pixel_Counter/qvga_addr1[9]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.854     3.499 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6/O[2]
                         net (fo=12, routed)          2.520     6.019    U_FrameBuffer/rAddr[11]
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_3/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.487    38.491    U_FrameBuffer/vga_clk
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_3/CLKBWRCLK
                         clock pessimism              0.492    38.983    
                         clock uncertainty           -0.104    38.879    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.744    38.135    U_FrameBuffer/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         38.135    
                         arrival time                          -6.019    
  -------------------------------------------------------------------
                         slack                                 32.116    

Slack (MET) :             32.132ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_3/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.959ns  (logic 2.616ns (37.594%)  route 4.343ns (62.406%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.491 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.555    -0.957    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.439 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=17, routed)          1.024     0.586    U_VGA_Controller/U_Pixel_Counter/Q[6]
    SLICE_X9Y29          LUT5 (Prop_lut5_I3_O)        0.152     0.738 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          0.355     1.093    U_QVGA_Decoder/mem_reg_0_1
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.332     1.425 r  U_QVGA_Decoder/mem_reg_0_1_i_45/O
                         net (fo=1, routed)           0.000     1.425    U_VGA_Controller/U_Pixel_Counter/S[0]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.003 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23/O[2]
                         net (fo=1, routed)           0.436     2.439    U_VGA_Controller/U_Pixel_Counter/qvga_addr1[8]
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     3.141 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.141    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_7_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.475 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6/O[1]
                         net (fo=12, routed)          2.527     6.002    U_FrameBuffer/rAddr[10]
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_3/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.487    38.491    U_FrameBuffer/vga_clk
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_3/CLKBWRCLK
                         clock pessimism              0.492    38.983    
                         clock uncertainty           -0.104    38.879    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.745    38.134    U_FrameBuffer/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         38.134    
                         arrival time                          -6.002    
  -------------------------------------------------------------------
                         slack                                 32.132    

Slack (MET) :             32.318ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_1/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.765ns  (logic 2.558ns (37.814%)  route 4.207ns (62.186%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 38.486 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.555    -0.957    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.439 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=17, routed)          1.024     0.586    U_VGA_Controller/U_Pixel_Counter/Q[6]
    SLICE_X9Y29          LUT5 (Prop_lut5_I3_O)        0.152     0.738 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          0.355     1.093    U_QVGA_Decoder/mem_reg_0_1
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.332     1.425 r  U_QVGA_Decoder/mem_reg_0_1_i_45/O
                         net (fo=1, routed)           0.000     1.425    U_VGA_Controller/U_Pixel_Counter/S[0]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.068 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23/O[3]
                         net (fo=1, routed)           0.577     2.645    U_VGA_Controller/U_Pixel_Counter/qvga_addr1[9]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.913     3.558 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6/O[3]
                         net (fo=12, routed)          2.250     5.808    U_FrameBuffer/rAddr[12]
    RAMB36_X1Y4          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.482    38.486    U_FrameBuffer/vga_clk
    RAMB36_X1Y4          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_1/CLKBWRCLK
                         clock pessimism              0.492    38.978    
                         clock uncertainty           -0.104    38.874    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.748    38.126    U_FrameBuffer/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         38.126    
                         arrival time                          -5.808    
  -------------------------------------------------------------------
                         slack                                 32.318    

Slack (MET) :             32.329ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_14/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.765ns  (logic 2.558ns (37.814%)  route 4.207ns (62.186%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.555    -0.957    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.439 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=17, routed)          1.024     0.586    U_VGA_Controller/U_Pixel_Counter/Q[6]
    SLICE_X9Y29          LUT5 (Prop_lut5_I3_O)        0.152     0.738 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          0.355     1.093    U_QVGA_Decoder/mem_reg_0_1
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.332     1.425 r  U_QVGA_Decoder/mem_reg_0_1_i_45/O
                         net (fo=1, routed)           0.000     1.425    U_VGA_Controller/U_Pixel_Counter/S[0]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.068 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23/O[3]
                         net (fo=1, routed)           0.577     2.645    U_VGA_Controller/U_Pixel_Counter/qvga_addr1[9]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.913     3.558 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6/O[3]
                         net (fo=12, routed)          2.250     5.808    U_FrameBuffer/rAddr[12]
    RAMB36_X1Y8          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_14/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.493    38.497    U_FrameBuffer/vga_clk
    RAMB36_X1Y8          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_14/CLKBWRCLK
                         clock pessimism              0.492    38.989    
                         clock uncertainty           -0.104    38.885    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.748    38.137    U_FrameBuffer/mem_reg_0_14
  -------------------------------------------------------------------
                         required time                         38.137    
                         arrival time                          -5.808    
  -------------------------------------------------------------------
                         slack                                 32.329    

Slack (MET) :             32.332ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_1/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.757ns  (logic 2.706ns (40.045%)  route 4.051ns (59.955%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 38.486 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.555    -0.957    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.439 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=17, routed)          1.024     0.586    U_VGA_Controller/U_Pixel_Counter/Q[6]
    SLICE_X9Y29          LUT5 (Prop_lut5_I3_O)        0.152     0.738 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          0.355     1.093    U_QVGA_Decoder/mem_reg_0_1
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.332     1.425 r  U_QVGA_Decoder/mem_reg_0_1_i_45/O
                         net (fo=1, routed)           0.000     1.425    U_VGA_Controller/U_Pixel_Counter/S[0]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.068 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23/O[3]
                         net (fo=1, routed)           0.577     2.645    U_VGA_Controller/U_Pixel_Counter/qvga_addr1[9]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.839     3.484 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.484    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.706 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_5/O[0]
                         net (fo=12, routed)          2.095     5.801    U_FrameBuffer/rAddr[13]
    RAMB36_X1Y4          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.482    38.486    U_FrameBuffer/vga_clk
    RAMB36_X1Y4          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_1/CLKBWRCLK
                         clock pessimism              0.492    38.978    
                         clock uncertainty           -0.104    38.874    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.741    38.133    U_FrameBuffer/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         38.133    
                         arrival time                          -5.801    
  -------------------------------------------------------------------
                         slack                                 32.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.988%)  route 0.202ns (52.012%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.625    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X9Y27          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=19, routed)          0.202    -0.283    U_VGA_Controller/U_Pixel_Counter/Q[4]
    SLICE_X10Y28         LUT6 (Prop_lut6_I3_O)        0.045    -0.238 r  U_VGA_Controller/U_Pixel_Counter/v_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    U_VGA_Controller/U_Pixel_Counter/v_counter[8]_i_1_n_0
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.824    -0.866    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                         clock pessimism              0.274    -0.591    
    SLICE_X10Y28         FDCE (Hold_fdce_C_D)         0.120    -0.471    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.302%)  route 0.149ns (41.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.625    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X8Y28          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/Q
                         net (fo=5, routed)           0.149    -0.312    U_VGA_Controller/U_Pixel_Counter/h_counter[2]
    SLICE_X8Y28          LUT6 (Prop_lut6_I3_O)        0.045    -0.267 r  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    U_VGA_Controller/U_Pixel_Counter/h_counter_0[4]
    SLICE_X8Y28          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.824    -0.866    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X8Y28          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
                         clock pessimism              0.240    -0.625    
    SLICE_X8Y28          FDCE (Hold_fdce_C_D)         0.121    -0.504    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.227ns (55.954%)  route 0.179ns (44.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.625    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X9Y27          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.128    -0.497 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=19, routed)          0.179    -0.319    U_VGA_Controller/U_Pixel_Counter/Q[5]
    SLICE_X10Y28         LUT6 (Prop_lut6_I1_O)        0.099    -0.220 r  U_VGA_Controller/U_Pixel_Counter/v_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    U_VGA_Controller/U_Pixel_Counter/v_counter[0]_i_1_n_0
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.824    -0.866    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/C
                         clock pessimism              0.274    -0.591    
    SLICE_X10Y28         FDCE (Hold_fdce_C_D)         0.121    -0.470    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.787%)  route 0.203ns (52.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.625    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X9Y28          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/Q
                         net (fo=8, routed)           0.203    -0.281    U_VGA_Controller/U_Pixel_Counter/h_counter[5]
    SLICE_X8Y29          LUT6 (Prop_lut6_I4_O)        0.045    -0.236 r  U_VGA_Controller/U_Pixel_Counter/h_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    U_VGA_Controller/U_Pixel_Counter/h_counter_0[8]
    SLICE_X8Y29          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.825    -0.865    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X8Y29          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
                         clock pessimism              0.254    -0.610    
    SLICE_X8Y29          FDCE (Hold_fdce_C_D)         0.120    -0.490    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.183ns (50.344%)  route 0.181ns (49.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.625    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X9Y27          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=19, routed)          0.181    -0.304    U_VGA_Controller/U_Pixel_Counter/Q[4]
    SLICE_X9Y27          LUT5 (Prop_lut5_I1_O)        0.042    -0.262 r  U_VGA_Controller/U_Pixel_Counter/v_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    U_VGA_Controller/U_Pixel_Counter/v_counter[7]_i_1_n_0
    SLICE_X9Y27          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.823    -0.867    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X9Y27          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                         clock pessimism              0.241    -0.625    
    SLICE_X9Y27          FDCE (Hold_fdce_C_D)         0.107    -0.518    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.625    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X8Y27          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=5, routed)           0.175    -0.286    U_VGA_Controller/U_Pixel_Counter/h_counter[1]
    SLICE_X8Y27          LUT3 (Prop_lut3_I2_O)        0.045    -0.241 r  U_VGA_Controller/U_Pixel_Counter/h_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    U_VGA_Controller/U_Pixel_Counter/h_counter_0[1]
    SLICE_X8Y27          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.823    -0.867    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X8Y27          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                         clock pessimism              0.241    -0.625    
    SLICE_X8Y27          FDCE (Hold_fdce_C_D)         0.120    -0.505    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.212ns (53.203%)  route 0.186ns (46.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.625    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y27         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=10, routed)          0.186    -0.275    U_VGA_Controller/U_Pixel_Counter/Q[0]
    SLICE_X10Y27         LUT5 (Prop_lut5_I2_O)        0.048    -0.227 r  U_VGA_Controller/U_Pixel_Counter/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    U_VGA_Controller/U_Pixel_Counter/v_counter[3]_i_1_n_0
    SLICE_X10Y27         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.823    -0.867    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y27         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[3]/C
                         clock pessimism              0.241    -0.625    
    SLICE_X10Y27         FDCE (Hold_fdce_C_D)         0.131    -0.494    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.184ns (48.905%)  route 0.192ns (51.095%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.625    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X9Y28          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/Q
                         net (fo=8, routed)           0.192    -0.292    U_VGA_Controller/U_Pixel_Counter/h_counter[5]
    SLICE_X9Y28          LUT4 (Prop_lut4_I2_O)        0.043    -0.249 r  U_VGA_Controller/U_Pixel_Counter/h_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    U_VGA_Controller/U_Pixel_Counter/h_counter_0[7]
    SLICE_X9Y28          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.824    -0.866    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X9Y28          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/C
                         clock pessimism              0.240    -0.625    
    SLICE_X9Y28          FDCE (Hold_fdce_C_D)         0.107    -0.518    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.848%)  route 0.186ns (47.152%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.625    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y27         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=10, routed)          0.186    -0.275    U_VGA_Controller/U_Pixel_Counter/Q[0]
    SLICE_X10Y27         LUT4 (Prop_lut4_I1_O)        0.045    -0.230 r  U_VGA_Controller/U_Pixel_Counter/v_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    U_VGA_Controller/U_Pixel_Counter/v_counter[2]_i_1_n_0
    SLICE_X10Y27         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.823    -0.867    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y27         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
                         clock pessimism              0.241    -0.625    
    SLICE_X10Y27         FDCE (Hold_fdce_C_D)         0.121    -0.504    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.625    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X9Y27          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=19, routed)          0.181    -0.304    U_VGA_Controller/U_Pixel_Counter/Q[4]
    SLICE_X9Y27          LUT4 (Prop_lut4_I3_O)        0.045    -0.259 r  U_VGA_Controller/U_Pixel_Counter/v_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    U_VGA_Controller/U_Pixel_Counter/v_counter[6]_i_1_n_0
    SLICE_X9Y27          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.823    -0.867    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X9Y27          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
                         clock pessimism              0.241    -0.625    
    SLICE_X9Y27          FDCE (Hold_fdce_C_D)         0.091    -0.534    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y6      U_FrameBuffer/mem_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y6      U_FrameBuffer/mem_reg_0_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5      U_FrameBuffer/mem_reg_0_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y8      U_FrameBuffer/mem_reg_0_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y7      U_FrameBuffer/mem_reg_0_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y3      U_FrameBuffer/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y3      U_FrameBuffer/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y5      U_FrameBuffer/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y8      U_FrameBuffer/mem_reg_0_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y4      U_FrameBuffer/mem_reg_0_8/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y27     U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y27     U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y27     U_VGA_Controller/U_Pixel_Counter/v_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y27     U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y27     U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y28      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y27      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y27      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y28      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y28      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y28      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y28      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y28      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y28      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y28      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y28      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y28      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y29      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y29      U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y28     U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0_1
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.403ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_3/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.685ns  (logic 2.818ns (36.667%)  route 4.867ns (63.333%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.491 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.555    -0.957    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.439 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=17, routed)          1.024     0.586    U_VGA_Controller/U_Pixel_Counter/Q[6]
    SLICE_X9Y29          LUT5 (Prop_lut5_I3_O)        0.152     0.738 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          0.355     1.093    U_QVGA_Decoder/mem_reg_0_1
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.332     1.425 r  U_QVGA_Decoder/mem_reg_0_1_i_45/O
                         net (fo=1, routed)           0.000     1.425    U_VGA_Controller/U_Pixel_Counter/S[0]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.068 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23/O[3]
                         net (fo=1, routed)           0.577     2.645    U_VGA_Controller/U_Pixel_Counter/qvga_addr1[9]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.839     3.484 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.484    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.818 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_5/O[1]
                         net (fo=12, routed)          2.911     6.729    U_FrameBuffer/rAddr[14]
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_3/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.487    38.491    U_FrameBuffer/vga_clk
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_3/CLKBWRCLK
                         clock pessimism              0.492    38.983    
                         clock uncertainty           -0.106    38.877    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.745    38.132    U_FrameBuffer/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         38.132    
                         arrival time                          -6.729    
  -------------------------------------------------------------------
                         slack                                 31.403    

Slack (MET) :             31.736ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.347ns  (logic 2.818ns (38.354%)  route 4.529ns (61.646%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 38.486 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.555    -0.957    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.439 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=17, routed)          1.024     0.586    U_VGA_Controller/U_Pixel_Counter/Q[6]
    SLICE_X9Y29          LUT5 (Prop_lut5_I3_O)        0.152     0.738 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          0.355     1.093    U_QVGA_Decoder/mem_reg_0_1
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.332     1.425 r  U_QVGA_Decoder/mem_reg_0_1_i_45/O
                         net (fo=1, routed)           0.000     1.425    U_VGA_Controller/U_Pixel_Counter/S[0]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.068 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23/O[3]
                         net (fo=1, routed)           0.577     2.645    U_VGA_Controller/U_Pixel_Counter/qvga_addr1[9]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.839     3.484 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.484    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.818 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_5/O[1]
                         net (fo=12, routed)          2.573     6.391    U_FrameBuffer/rAddr[14]
    RAMB36_X1Y4          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.482    38.486    U_FrameBuffer/vga_clk
    RAMB36_X1Y4          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_1/CLKBWRCLK
                         clock pessimism              0.492    38.978    
                         clock uncertainty           -0.106    38.872    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.745    38.127    U_FrameBuffer/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         38.127    
                         arrival time                          -6.391    
  -------------------------------------------------------------------
                         slack                                 31.736    

Slack (MET) :             31.983ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_3/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.103ns  (logic 2.558ns (36.015%)  route 4.545ns (63.985%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.491 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.555    -0.957    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.439 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=17, routed)          1.024     0.586    U_VGA_Controller/U_Pixel_Counter/Q[6]
    SLICE_X9Y29          LUT5 (Prop_lut5_I3_O)        0.152     0.738 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          0.355     1.093    U_QVGA_Decoder/mem_reg_0_1
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.332     1.425 r  U_QVGA_Decoder/mem_reg_0_1_i_45/O
                         net (fo=1, routed)           0.000     1.425    U_VGA_Controller/U_Pixel_Counter/S[0]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.068 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23/O[3]
                         net (fo=1, routed)           0.577     2.645    U_VGA_Controller/U_Pixel_Counter/qvga_addr1[9]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.913     3.558 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6/O[3]
                         net (fo=12, routed)          2.588     6.146    U_FrameBuffer/rAddr[12]
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_3/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.487    38.491    U_FrameBuffer/vga_clk
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_3/CLKBWRCLK
                         clock pessimism              0.492    38.983    
                         clock uncertainty           -0.106    38.877    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.748    38.129    U_FrameBuffer/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         38.129    
                         arrival time                          -6.146    
  -------------------------------------------------------------------
                         slack                                 31.983    

Slack (MET) :             31.997ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_3/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.095ns  (logic 2.706ns (38.138%)  route 4.389ns (61.862%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.491 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.555    -0.957    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.439 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=17, routed)          1.024     0.586    U_VGA_Controller/U_Pixel_Counter/Q[6]
    SLICE_X9Y29          LUT5 (Prop_lut5_I3_O)        0.152     0.738 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          0.355     1.093    U_QVGA_Decoder/mem_reg_0_1
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.332     1.425 r  U_QVGA_Decoder/mem_reg_0_1_i_45/O
                         net (fo=1, routed)           0.000     1.425    U_VGA_Controller/U_Pixel_Counter/S[0]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.068 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23/O[3]
                         net (fo=1, routed)           0.577     2.645    U_VGA_Controller/U_Pixel_Counter/qvga_addr1[9]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.839     3.484 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.484    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.706 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_5/O[0]
                         net (fo=12, routed)          2.433     6.139    U_FrameBuffer/rAddr[13]
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_3/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.487    38.491    U_FrameBuffer/vga_clk
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_3/CLKBWRCLK
                         clock pessimism              0.492    38.983    
                         clock uncertainty           -0.106    38.877    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.741    38.136    U_FrameBuffer/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         38.136    
                         arrival time                          -6.139    
  -------------------------------------------------------------------
                         slack                                 31.997    

Slack (MET) :             32.071ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_4/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.009ns  (logic 2.818ns (40.204%)  route 4.191ns (59.796%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.555    -0.957    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.439 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=17, routed)          1.024     0.586    U_VGA_Controller/U_Pixel_Counter/Q[6]
    SLICE_X9Y29          LUT5 (Prop_lut5_I3_O)        0.152     0.738 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          0.355     1.093    U_QVGA_Decoder/mem_reg_0_1
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.332     1.425 r  U_QVGA_Decoder/mem_reg_0_1_i_45/O
                         net (fo=1, routed)           0.000     1.425    U_VGA_Controller/U_Pixel_Counter/S[0]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.068 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23/O[3]
                         net (fo=1, routed)           0.577     2.645    U_VGA_Controller/U_Pixel_Counter/qvga_addr1[9]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.839     3.484 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.484    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.818 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_5/O[1]
                         net (fo=12, routed)          2.235     6.053    U_FrameBuffer/rAddr[14]
    RAMB36_X1Y5          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_4/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.479    38.483    U_FrameBuffer/vga_clk
    RAMB36_X1Y5          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.492    38.975    
                         clock uncertainty           -0.106    38.869    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.745    38.124    U_FrameBuffer/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         38.124    
                         arrival time                          -6.053    
  -------------------------------------------------------------------
                         slack                                 32.071    

Slack (MET) :             32.113ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_3/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.976ns  (logic 2.499ns (35.824%)  route 4.477ns (64.176%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.491 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.555    -0.957    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.439 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=17, routed)          1.024     0.586    U_VGA_Controller/U_Pixel_Counter/Q[6]
    SLICE_X9Y29          LUT5 (Prop_lut5_I3_O)        0.152     0.738 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          0.355     1.093    U_QVGA_Decoder/mem_reg_0_1
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.332     1.425 r  U_QVGA_Decoder/mem_reg_0_1_i_45/O
                         net (fo=1, routed)           0.000     1.425    U_VGA_Controller/U_Pixel_Counter/S[0]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.068 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23/O[3]
                         net (fo=1, routed)           0.577     2.645    U_VGA_Controller/U_Pixel_Counter/qvga_addr1[9]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.854     3.499 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6/O[2]
                         net (fo=12, routed)          2.520     6.019    U_FrameBuffer/rAddr[11]
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_3/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.487    38.491    U_FrameBuffer/vga_clk
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_3/CLKBWRCLK
                         clock pessimism              0.492    38.983    
                         clock uncertainty           -0.106    38.877    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.744    38.133    U_FrameBuffer/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         38.133    
                         arrival time                          -6.019    
  -------------------------------------------------------------------
                         slack                                 32.113    

Slack (MET) :             32.130ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_3/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.959ns  (logic 2.616ns (37.594%)  route 4.343ns (62.406%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.491 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.555    -0.957    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.439 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=17, routed)          1.024     0.586    U_VGA_Controller/U_Pixel_Counter/Q[6]
    SLICE_X9Y29          LUT5 (Prop_lut5_I3_O)        0.152     0.738 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          0.355     1.093    U_QVGA_Decoder/mem_reg_0_1
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.332     1.425 r  U_QVGA_Decoder/mem_reg_0_1_i_45/O
                         net (fo=1, routed)           0.000     1.425    U_VGA_Controller/U_Pixel_Counter/S[0]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.003 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23/O[2]
                         net (fo=1, routed)           0.436     2.439    U_VGA_Controller/U_Pixel_Counter/qvga_addr1[8]
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     3.141 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.141    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_7_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.475 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6/O[1]
                         net (fo=12, routed)          2.527     6.002    U_FrameBuffer/rAddr[10]
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_3/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.487    38.491    U_FrameBuffer/vga_clk
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_3/CLKBWRCLK
                         clock pessimism              0.492    38.983    
                         clock uncertainty           -0.106    38.877    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.745    38.132    U_FrameBuffer/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         38.132    
                         arrival time                          -6.002    
  -------------------------------------------------------------------
                         slack                                 32.130    

Slack (MET) :             32.316ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_1/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.765ns  (logic 2.558ns (37.814%)  route 4.207ns (62.186%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 38.486 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.555    -0.957    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.439 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=17, routed)          1.024     0.586    U_VGA_Controller/U_Pixel_Counter/Q[6]
    SLICE_X9Y29          LUT5 (Prop_lut5_I3_O)        0.152     0.738 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          0.355     1.093    U_QVGA_Decoder/mem_reg_0_1
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.332     1.425 r  U_QVGA_Decoder/mem_reg_0_1_i_45/O
                         net (fo=1, routed)           0.000     1.425    U_VGA_Controller/U_Pixel_Counter/S[0]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.068 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23/O[3]
                         net (fo=1, routed)           0.577     2.645    U_VGA_Controller/U_Pixel_Counter/qvga_addr1[9]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.913     3.558 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6/O[3]
                         net (fo=12, routed)          2.250     5.808    U_FrameBuffer/rAddr[12]
    RAMB36_X1Y4          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.482    38.486    U_FrameBuffer/vga_clk
    RAMB36_X1Y4          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_1/CLKBWRCLK
                         clock pessimism              0.492    38.978    
                         clock uncertainty           -0.106    38.872    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.748    38.124    U_FrameBuffer/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         38.124    
                         arrival time                          -5.808    
  -------------------------------------------------------------------
                         slack                                 32.316    

Slack (MET) :             32.327ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_14/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.765ns  (logic 2.558ns (37.814%)  route 4.207ns (62.186%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.555    -0.957    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.439 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=17, routed)          1.024     0.586    U_VGA_Controller/U_Pixel_Counter/Q[6]
    SLICE_X9Y29          LUT5 (Prop_lut5_I3_O)        0.152     0.738 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          0.355     1.093    U_QVGA_Decoder/mem_reg_0_1
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.332     1.425 r  U_QVGA_Decoder/mem_reg_0_1_i_45/O
                         net (fo=1, routed)           0.000     1.425    U_VGA_Controller/U_Pixel_Counter/S[0]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.068 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23/O[3]
                         net (fo=1, routed)           0.577     2.645    U_VGA_Controller/U_Pixel_Counter/qvga_addr1[9]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.913     3.558 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6/O[3]
                         net (fo=12, routed)          2.250     5.808    U_FrameBuffer/rAddr[12]
    RAMB36_X1Y8          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_14/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.493    38.497    U_FrameBuffer/vga_clk
    RAMB36_X1Y8          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_14/CLKBWRCLK
                         clock pessimism              0.492    38.989    
                         clock uncertainty           -0.106    38.883    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.748    38.135    U_FrameBuffer/mem_reg_0_14
  -------------------------------------------------------------------
                         required time                         38.135    
                         arrival time                          -5.808    
  -------------------------------------------------------------------
                         slack                                 32.327    

Slack (MET) :             32.330ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_1/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.757ns  (logic 2.706ns (40.045%)  route 4.051ns (59.955%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 38.486 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.555    -0.957    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.439 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=17, routed)          1.024     0.586    U_VGA_Controller/U_Pixel_Counter/Q[6]
    SLICE_X9Y29          LUT5 (Prop_lut5_I3_O)        0.152     0.738 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          0.355     1.093    U_QVGA_Decoder/mem_reg_0_1
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.332     1.425 r  U_QVGA_Decoder/mem_reg_0_1_i_45/O
                         net (fo=1, routed)           0.000     1.425    U_VGA_Controller/U_Pixel_Counter/S[0]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.068 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23/O[3]
                         net (fo=1, routed)           0.577     2.645    U_VGA_Controller/U_Pixel_Counter/qvga_addr1[9]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.839     3.484 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.484    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.706 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_5/O[0]
                         net (fo=12, routed)          2.095     5.801    U_FrameBuffer/rAddr[13]
    RAMB36_X1Y4          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.482    38.486    U_FrameBuffer/vga_clk
    RAMB36_X1Y4          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_1/CLKBWRCLK
                         clock pessimism              0.492    38.978    
                         clock uncertainty           -0.106    38.872    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.741    38.131    U_FrameBuffer/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         38.131    
                         arrival time                          -5.801    
  -------------------------------------------------------------------
                         slack                                 32.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.988%)  route 0.202ns (52.012%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.625    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X9Y27          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=19, routed)          0.202    -0.283    U_VGA_Controller/U_Pixel_Counter/Q[4]
    SLICE_X10Y28         LUT6 (Prop_lut6_I3_O)        0.045    -0.238 r  U_VGA_Controller/U_Pixel_Counter/v_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    U_VGA_Controller/U_Pixel_Counter/v_counter[8]_i_1_n_0
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.824    -0.866    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                         clock pessimism              0.274    -0.591    
                         clock uncertainty            0.106    -0.485    
    SLICE_X10Y28         FDCE (Hold_fdce_C_D)         0.120    -0.365    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.302%)  route 0.149ns (41.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.625    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X8Y28          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/Q
                         net (fo=5, routed)           0.149    -0.312    U_VGA_Controller/U_Pixel_Counter/h_counter[2]
    SLICE_X8Y28          LUT6 (Prop_lut6_I3_O)        0.045    -0.267 r  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    U_VGA_Controller/U_Pixel_Counter/h_counter_0[4]
    SLICE_X8Y28          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.824    -0.866    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X8Y28          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
                         clock pessimism              0.240    -0.625    
                         clock uncertainty            0.106    -0.519    
    SLICE_X8Y28          FDCE (Hold_fdce_C_D)         0.121    -0.398    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.227ns (55.954%)  route 0.179ns (44.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.625    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X9Y27          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.128    -0.497 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=19, routed)          0.179    -0.319    U_VGA_Controller/U_Pixel_Counter/Q[5]
    SLICE_X10Y28         LUT6 (Prop_lut6_I1_O)        0.099    -0.220 r  U_VGA_Controller/U_Pixel_Counter/v_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    U_VGA_Controller/U_Pixel_Counter/v_counter[0]_i_1_n_0
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.824    -0.866    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/C
                         clock pessimism              0.274    -0.591    
                         clock uncertainty            0.106    -0.485    
    SLICE_X10Y28         FDCE (Hold_fdce_C_D)         0.121    -0.364    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.787%)  route 0.203ns (52.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.625    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X9Y28          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/Q
                         net (fo=8, routed)           0.203    -0.281    U_VGA_Controller/U_Pixel_Counter/h_counter[5]
    SLICE_X8Y29          LUT6 (Prop_lut6_I4_O)        0.045    -0.236 r  U_VGA_Controller/U_Pixel_Counter/h_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    U_VGA_Controller/U_Pixel_Counter/h_counter_0[8]
    SLICE_X8Y29          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.825    -0.865    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X8Y29          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
                         clock pessimism              0.254    -0.610    
                         clock uncertainty            0.106    -0.504    
    SLICE_X8Y29          FDCE (Hold_fdce_C_D)         0.120    -0.384    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.183ns (50.344%)  route 0.181ns (49.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.625    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X9Y27          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=19, routed)          0.181    -0.304    U_VGA_Controller/U_Pixel_Counter/Q[4]
    SLICE_X9Y27          LUT5 (Prop_lut5_I1_O)        0.042    -0.262 r  U_VGA_Controller/U_Pixel_Counter/v_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    U_VGA_Controller/U_Pixel_Counter/v_counter[7]_i_1_n_0
    SLICE_X9Y27          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.823    -0.867    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X9Y27          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                         clock pessimism              0.241    -0.625    
                         clock uncertainty            0.106    -0.519    
    SLICE_X9Y27          FDCE (Hold_fdce_C_D)         0.107    -0.412    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.625    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X8Y27          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=5, routed)           0.175    -0.286    U_VGA_Controller/U_Pixel_Counter/h_counter[1]
    SLICE_X8Y27          LUT3 (Prop_lut3_I2_O)        0.045    -0.241 r  U_VGA_Controller/U_Pixel_Counter/h_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    U_VGA_Controller/U_Pixel_Counter/h_counter_0[1]
    SLICE_X8Y27          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.823    -0.867    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X8Y27          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                         clock pessimism              0.241    -0.625    
                         clock uncertainty            0.106    -0.519    
    SLICE_X8Y27          FDCE (Hold_fdce_C_D)         0.120    -0.399    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.212ns (53.203%)  route 0.186ns (46.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.625    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y27         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=10, routed)          0.186    -0.275    U_VGA_Controller/U_Pixel_Counter/Q[0]
    SLICE_X10Y27         LUT5 (Prop_lut5_I2_O)        0.048    -0.227 r  U_VGA_Controller/U_Pixel_Counter/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    U_VGA_Controller/U_Pixel_Counter/v_counter[3]_i_1_n_0
    SLICE_X10Y27         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.823    -0.867    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y27         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[3]/C
                         clock pessimism              0.241    -0.625    
                         clock uncertainty            0.106    -0.519    
    SLICE_X10Y27         FDCE (Hold_fdce_C_D)         0.131    -0.388    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.184ns (48.905%)  route 0.192ns (51.095%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.625    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X9Y28          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/Q
                         net (fo=8, routed)           0.192    -0.292    U_VGA_Controller/U_Pixel_Counter/h_counter[5]
    SLICE_X9Y28          LUT4 (Prop_lut4_I2_O)        0.043    -0.249 r  U_VGA_Controller/U_Pixel_Counter/h_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    U_VGA_Controller/U_Pixel_Counter/h_counter_0[7]
    SLICE_X9Y28          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.824    -0.866    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X9Y28          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/C
                         clock pessimism              0.240    -0.625    
                         clock uncertainty            0.106    -0.519    
    SLICE_X9Y28          FDCE (Hold_fdce_C_D)         0.107    -0.412    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.848%)  route 0.186ns (47.152%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.625    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y27         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=10, routed)          0.186    -0.275    U_VGA_Controller/U_Pixel_Counter/Q[0]
    SLICE_X10Y27         LUT4 (Prop_lut4_I1_O)        0.045    -0.230 r  U_VGA_Controller/U_Pixel_Counter/v_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    U_VGA_Controller/U_Pixel_Counter/v_counter[2]_i_1_n_0
    SLICE_X10Y27         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.823    -0.867    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y27         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
                         clock pessimism              0.241    -0.625    
                         clock uncertainty            0.106    -0.519    
    SLICE_X10Y27         FDCE (Hold_fdce_C_D)         0.121    -0.398    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.625    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X9Y27          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=19, routed)          0.181    -0.304    U_VGA_Controller/U_Pixel_Counter/Q[4]
    SLICE_X9Y27          LUT4 (Prop_lut4_I3_O)        0.045    -0.259 r  U_VGA_Controller/U_Pixel_Counter/v_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    U_VGA_Controller/U_Pixel_Counter/v_counter[6]_i_1_n_0
    SLICE_X9Y27          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.823    -0.867    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X9Y27          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
                         clock pessimism              0.241    -0.625    
                         clock uncertainty            0.106    -0.519    
    SLICE_X9Y27          FDCE (Hold_fdce_C_D)         0.091    -0.428    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.169    





---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.403ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_3/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.685ns  (logic 2.818ns (36.667%)  route 4.867ns (63.333%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.491 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.555    -0.957    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.439 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=17, routed)          1.024     0.586    U_VGA_Controller/U_Pixel_Counter/Q[6]
    SLICE_X9Y29          LUT5 (Prop_lut5_I3_O)        0.152     0.738 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          0.355     1.093    U_QVGA_Decoder/mem_reg_0_1
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.332     1.425 r  U_QVGA_Decoder/mem_reg_0_1_i_45/O
                         net (fo=1, routed)           0.000     1.425    U_VGA_Controller/U_Pixel_Counter/S[0]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.068 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23/O[3]
                         net (fo=1, routed)           0.577     2.645    U_VGA_Controller/U_Pixel_Counter/qvga_addr1[9]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.839     3.484 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.484    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.818 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_5/O[1]
                         net (fo=12, routed)          2.911     6.729    U_FrameBuffer/rAddr[14]
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_3/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.487    38.491    U_FrameBuffer/vga_clk
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_3/CLKBWRCLK
                         clock pessimism              0.492    38.983    
                         clock uncertainty           -0.106    38.877    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.745    38.132    U_FrameBuffer/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         38.132    
                         arrival time                          -6.729    
  -------------------------------------------------------------------
                         slack                                 31.403    

Slack (MET) :             31.736ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.347ns  (logic 2.818ns (38.354%)  route 4.529ns (61.646%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 38.486 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.555    -0.957    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.439 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=17, routed)          1.024     0.586    U_VGA_Controller/U_Pixel_Counter/Q[6]
    SLICE_X9Y29          LUT5 (Prop_lut5_I3_O)        0.152     0.738 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          0.355     1.093    U_QVGA_Decoder/mem_reg_0_1
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.332     1.425 r  U_QVGA_Decoder/mem_reg_0_1_i_45/O
                         net (fo=1, routed)           0.000     1.425    U_VGA_Controller/U_Pixel_Counter/S[0]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.068 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23/O[3]
                         net (fo=1, routed)           0.577     2.645    U_VGA_Controller/U_Pixel_Counter/qvga_addr1[9]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.839     3.484 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.484    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.818 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_5/O[1]
                         net (fo=12, routed)          2.573     6.391    U_FrameBuffer/rAddr[14]
    RAMB36_X1Y4          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.482    38.486    U_FrameBuffer/vga_clk
    RAMB36_X1Y4          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_1/CLKBWRCLK
                         clock pessimism              0.492    38.978    
                         clock uncertainty           -0.106    38.872    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.745    38.127    U_FrameBuffer/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         38.127    
                         arrival time                          -6.391    
  -------------------------------------------------------------------
                         slack                                 31.736    

Slack (MET) :             31.983ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_3/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.103ns  (logic 2.558ns (36.015%)  route 4.545ns (63.985%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.491 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.555    -0.957    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.439 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=17, routed)          1.024     0.586    U_VGA_Controller/U_Pixel_Counter/Q[6]
    SLICE_X9Y29          LUT5 (Prop_lut5_I3_O)        0.152     0.738 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          0.355     1.093    U_QVGA_Decoder/mem_reg_0_1
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.332     1.425 r  U_QVGA_Decoder/mem_reg_0_1_i_45/O
                         net (fo=1, routed)           0.000     1.425    U_VGA_Controller/U_Pixel_Counter/S[0]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.068 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23/O[3]
                         net (fo=1, routed)           0.577     2.645    U_VGA_Controller/U_Pixel_Counter/qvga_addr1[9]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.913     3.558 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6/O[3]
                         net (fo=12, routed)          2.588     6.146    U_FrameBuffer/rAddr[12]
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_3/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.487    38.491    U_FrameBuffer/vga_clk
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_3/CLKBWRCLK
                         clock pessimism              0.492    38.983    
                         clock uncertainty           -0.106    38.877    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.748    38.129    U_FrameBuffer/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         38.129    
                         arrival time                          -6.146    
  -------------------------------------------------------------------
                         slack                                 31.983    

Slack (MET) :             31.997ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_3/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.095ns  (logic 2.706ns (38.138%)  route 4.389ns (61.862%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.491 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.555    -0.957    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.439 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=17, routed)          1.024     0.586    U_VGA_Controller/U_Pixel_Counter/Q[6]
    SLICE_X9Y29          LUT5 (Prop_lut5_I3_O)        0.152     0.738 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          0.355     1.093    U_QVGA_Decoder/mem_reg_0_1
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.332     1.425 r  U_QVGA_Decoder/mem_reg_0_1_i_45/O
                         net (fo=1, routed)           0.000     1.425    U_VGA_Controller/U_Pixel_Counter/S[0]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.068 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23/O[3]
                         net (fo=1, routed)           0.577     2.645    U_VGA_Controller/U_Pixel_Counter/qvga_addr1[9]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.839     3.484 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.484    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.706 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_5/O[0]
                         net (fo=12, routed)          2.433     6.139    U_FrameBuffer/rAddr[13]
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_3/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.487    38.491    U_FrameBuffer/vga_clk
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_3/CLKBWRCLK
                         clock pessimism              0.492    38.983    
                         clock uncertainty           -0.106    38.877    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.741    38.136    U_FrameBuffer/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         38.136    
                         arrival time                          -6.139    
  -------------------------------------------------------------------
                         slack                                 31.997    

Slack (MET) :             32.071ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_4/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.009ns  (logic 2.818ns (40.204%)  route 4.191ns (59.796%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.555    -0.957    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.439 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=17, routed)          1.024     0.586    U_VGA_Controller/U_Pixel_Counter/Q[6]
    SLICE_X9Y29          LUT5 (Prop_lut5_I3_O)        0.152     0.738 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          0.355     1.093    U_QVGA_Decoder/mem_reg_0_1
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.332     1.425 r  U_QVGA_Decoder/mem_reg_0_1_i_45/O
                         net (fo=1, routed)           0.000     1.425    U_VGA_Controller/U_Pixel_Counter/S[0]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.068 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23/O[3]
                         net (fo=1, routed)           0.577     2.645    U_VGA_Controller/U_Pixel_Counter/qvga_addr1[9]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.839     3.484 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.484    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.818 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_5/O[1]
                         net (fo=12, routed)          2.235     6.053    U_FrameBuffer/rAddr[14]
    RAMB36_X1Y5          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_4/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.479    38.483    U_FrameBuffer/vga_clk
    RAMB36_X1Y5          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.492    38.975    
                         clock uncertainty           -0.106    38.869    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.745    38.124    U_FrameBuffer/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         38.124    
                         arrival time                          -6.053    
  -------------------------------------------------------------------
                         slack                                 32.071    

Slack (MET) :             32.113ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_3/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.976ns  (logic 2.499ns (35.824%)  route 4.477ns (64.176%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.491 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.555    -0.957    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.439 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=17, routed)          1.024     0.586    U_VGA_Controller/U_Pixel_Counter/Q[6]
    SLICE_X9Y29          LUT5 (Prop_lut5_I3_O)        0.152     0.738 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          0.355     1.093    U_QVGA_Decoder/mem_reg_0_1
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.332     1.425 r  U_QVGA_Decoder/mem_reg_0_1_i_45/O
                         net (fo=1, routed)           0.000     1.425    U_VGA_Controller/U_Pixel_Counter/S[0]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.068 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23/O[3]
                         net (fo=1, routed)           0.577     2.645    U_VGA_Controller/U_Pixel_Counter/qvga_addr1[9]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.854     3.499 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6/O[2]
                         net (fo=12, routed)          2.520     6.019    U_FrameBuffer/rAddr[11]
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_3/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.487    38.491    U_FrameBuffer/vga_clk
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_3/CLKBWRCLK
                         clock pessimism              0.492    38.983    
                         clock uncertainty           -0.106    38.877    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.744    38.133    U_FrameBuffer/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         38.133    
                         arrival time                          -6.019    
  -------------------------------------------------------------------
                         slack                                 32.113    

Slack (MET) :             32.130ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_3/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.959ns  (logic 2.616ns (37.594%)  route 4.343ns (62.406%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.491 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.555    -0.957    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.439 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=17, routed)          1.024     0.586    U_VGA_Controller/U_Pixel_Counter/Q[6]
    SLICE_X9Y29          LUT5 (Prop_lut5_I3_O)        0.152     0.738 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          0.355     1.093    U_QVGA_Decoder/mem_reg_0_1
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.332     1.425 r  U_QVGA_Decoder/mem_reg_0_1_i_45/O
                         net (fo=1, routed)           0.000     1.425    U_VGA_Controller/U_Pixel_Counter/S[0]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.003 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23/O[2]
                         net (fo=1, routed)           0.436     2.439    U_VGA_Controller/U_Pixel_Counter/qvga_addr1[8]
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     3.141 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.141    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_7_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.475 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6/O[1]
                         net (fo=12, routed)          2.527     6.002    U_FrameBuffer/rAddr[10]
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_3/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.487    38.491    U_FrameBuffer/vga_clk
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_3/CLKBWRCLK
                         clock pessimism              0.492    38.983    
                         clock uncertainty           -0.106    38.877    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.745    38.132    U_FrameBuffer/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         38.132    
                         arrival time                          -6.002    
  -------------------------------------------------------------------
                         slack                                 32.130    

Slack (MET) :             32.316ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_1/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.765ns  (logic 2.558ns (37.814%)  route 4.207ns (62.186%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 38.486 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.555    -0.957    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.439 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=17, routed)          1.024     0.586    U_VGA_Controller/U_Pixel_Counter/Q[6]
    SLICE_X9Y29          LUT5 (Prop_lut5_I3_O)        0.152     0.738 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          0.355     1.093    U_QVGA_Decoder/mem_reg_0_1
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.332     1.425 r  U_QVGA_Decoder/mem_reg_0_1_i_45/O
                         net (fo=1, routed)           0.000     1.425    U_VGA_Controller/U_Pixel_Counter/S[0]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.068 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23/O[3]
                         net (fo=1, routed)           0.577     2.645    U_VGA_Controller/U_Pixel_Counter/qvga_addr1[9]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.913     3.558 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6/O[3]
                         net (fo=12, routed)          2.250     5.808    U_FrameBuffer/rAddr[12]
    RAMB36_X1Y4          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.482    38.486    U_FrameBuffer/vga_clk
    RAMB36_X1Y4          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_1/CLKBWRCLK
                         clock pessimism              0.492    38.978    
                         clock uncertainty           -0.106    38.872    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.748    38.124    U_FrameBuffer/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         38.124    
                         arrival time                          -5.808    
  -------------------------------------------------------------------
                         slack                                 32.316    

Slack (MET) :             32.327ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_14/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.765ns  (logic 2.558ns (37.814%)  route 4.207ns (62.186%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.555    -0.957    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.439 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=17, routed)          1.024     0.586    U_VGA_Controller/U_Pixel_Counter/Q[6]
    SLICE_X9Y29          LUT5 (Prop_lut5_I3_O)        0.152     0.738 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          0.355     1.093    U_QVGA_Decoder/mem_reg_0_1
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.332     1.425 r  U_QVGA_Decoder/mem_reg_0_1_i_45/O
                         net (fo=1, routed)           0.000     1.425    U_VGA_Controller/U_Pixel_Counter/S[0]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.068 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23/O[3]
                         net (fo=1, routed)           0.577     2.645    U_VGA_Controller/U_Pixel_Counter/qvga_addr1[9]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.913     3.558 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6/O[3]
                         net (fo=12, routed)          2.250     5.808    U_FrameBuffer/rAddr[12]
    RAMB36_X1Y8          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_14/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.493    38.497    U_FrameBuffer/vga_clk
    RAMB36_X1Y8          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_14/CLKBWRCLK
                         clock pessimism              0.492    38.989    
                         clock uncertainty           -0.106    38.883    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.748    38.135    U_FrameBuffer/mem_reg_0_14
  -------------------------------------------------------------------
                         required time                         38.135    
                         arrival time                          -5.808    
  -------------------------------------------------------------------
                         slack                                 32.327    

Slack (MET) :             32.330ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_1/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.757ns  (logic 2.706ns (40.045%)  route 4.051ns (59.955%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 38.486 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.555    -0.957    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.439 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=17, routed)          1.024     0.586    U_VGA_Controller/U_Pixel_Counter/Q[6]
    SLICE_X9Y29          LUT5 (Prop_lut5_I3_O)        0.152     0.738 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          0.355     1.093    U_QVGA_Decoder/mem_reg_0_1
    SLICE_X10Y29         LUT3 (Prop_lut3_I2_O)        0.332     1.425 r  U_QVGA_Decoder/mem_reg_0_1_i_45/O
                         net (fo=1, routed)           0.000     1.425    U_VGA_Controller/U_Pixel_Counter/S[0]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.068 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23/O[3]
                         net (fo=1, routed)           0.577     2.645    U_VGA_Controller/U_Pixel_Counter/qvga_addr1[9]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.839     3.484 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.484    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.706 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_5/O[0]
                         net (fo=12, routed)          2.095     5.801    U_FrameBuffer/rAddr[13]
    RAMB36_X1Y4          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          1.482    38.486    U_FrameBuffer/vga_clk
    RAMB36_X1Y4          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_1/CLKBWRCLK
                         clock pessimism              0.492    38.978    
                         clock uncertainty           -0.106    38.872    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.741    38.131    U_FrameBuffer/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         38.131    
                         arrival time                          -5.801    
  -------------------------------------------------------------------
                         slack                                 32.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.988%)  route 0.202ns (52.012%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.625    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X9Y27          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=19, routed)          0.202    -0.283    U_VGA_Controller/U_Pixel_Counter/Q[4]
    SLICE_X10Y28         LUT6 (Prop_lut6_I3_O)        0.045    -0.238 r  U_VGA_Controller/U_Pixel_Counter/v_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    U_VGA_Controller/U_Pixel_Counter/v_counter[8]_i_1_n_0
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.824    -0.866    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                         clock pessimism              0.274    -0.591    
                         clock uncertainty            0.106    -0.485    
    SLICE_X10Y28         FDCE (Hold_fdce_C_D)         0.120    -0.365    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.302%)  route 0.149ns (41.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.625    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X8Y28          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/Q
                         net (fo=5, routed)           0.149    -0.312    U_VGA_Controller/U_Pixel_Counter/h_counter[2]
    SLICE_X8Y28          LUT6 (Prop_lut6_I3_O)        0.045    -0.267 r  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    U_VGA_Controller/U_Pixel_Counter/h_counter_0[4]
    SLICE_X8Y28          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.824    -0.866    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X8Y28          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
                         clock pessimism              0.240    -0.625    
                         clock uncertainty            0.106    -0.519    
    SLICE_X8Y28          FDCE (Hold_fdce_C_D)         0.121    -0.398    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.227ns (55.954%)  route 0.179ns (44.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.625    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X9Y27          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.128    -0.497 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=19, routed)          0.179    -0.319    U_VGA_Controller/U_Pixel_Counter/Q[5]
    SLICE_X10Y28         LUT6 (Prop_lut6_I1_O)        0.099    -0.220 r  U_VGA_Controller/U_Pixel_Counter/v_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    U_VGA_Controller/U_Pixel_Counter/v_counter[0]_i_1_n_0
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.824    -0.866    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/C
                         clock pessimism              0.274    -0.591    
                         clock uncertainty            0.106    -0.485    
    SLICE_X10Y28         FDCE (Hold_fdce_C_D)         0.121    -0.364    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.787%)  route 0.203ns (52.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.625    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X9Y28          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/Q
                         net (fo=8, routed)           0.203    -0.281    U_VGA_Controller/U_Pixel_Counter/h_counter[5]
    SLICE_X8Y29          LUT6 (Prop_lut6_I4_O)        0.045    -0.236 r  U_VGA_Controller/U_Pixel_Counter/h_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    U_VGA_Controller/U_Pixel_Counter/h_counter_0[8]
    SLICE_X8Y29          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.825    -0.865    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X8Y29          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
                         clock pessimism              0.254    -0.610    
                         clock uncertainty            0.106    -0.504    
    SLICE_X8Y29          FDCE (Hold_fdce_C_D)         0.120    -0.384    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.183ns (50.344%)  route 0.181ns (49.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.625    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X9Y27          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=19, routed)          0.181    -0.304    U_VGA_Controller/U_Pixel_Counter/Q[4]
    SLICE_X9Y27          LUT5 (Prop_lut5_I1_O)        0.042    -0.262 r  U_VGA_Controller/U_Pixel_Counter/v_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    U_VGA_Controller/U_Pixel_Counter/v_counter[7]_i_1_n_0
    SLICE_X9Y27          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.823    -0.867    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X9Y27          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                         clock pessimism              0.241    -0.625    
                         clock uncertainty            0.106    -0.519    
    SLICE_X9Y27          FDCE (Hold_fdce_C_D)         0.107    -0.412    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.625    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X8Y27          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=5, routed)           0.175    -0.286    U_VGA_Controller/U_Pixel_Counter/h_counter[1]
    SLICE_X8Y27          LUT3 (Prop_lut3_I2_O)        0.045    -0.241 r  U_VGA_Controller/U_Pixel_Counter/h_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    U_VGA_Controller/U_Pixel_Counter/h_counter_0[1]
    SLICE_X8Y27          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.823    -0.867    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X8Y27          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                         clock pessimism              0.241    -0.625    
                         clock uncertainty            0.106    -0.519    
    SLICE_X8Y27          FDCE (Hold_fdce_C_D)         0.120    -0.399    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.212ns (53.203%)  route 0.186ns (46.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.625    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y27         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=10, routed)          0.186    -0.275    U_VGA_Controller/U_Pixel_Counter/Q[0]
    SLICE_X10Y27         LUT5 (Prop_lut5_I2_O)        0.048    -0.227 r  U_VGA_Controller/U_Pixel_Counter/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    U_VGA_Controller/U_Pixel_Counter/v_counter[3]_i_1_n_0
    SLICE_X10Y27         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.823    -0.867    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y27         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[3]/C
                         clock pessimism              0.241    -0.625    
                         clock uncertainty            0.106    -0.519    
    SLICE_X10Y27         FDCE (Hold_fdce_C_D)         0.131    -0.388    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.184ns (48.905%)  route 0.192ns (51.095%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.625    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X9Y28          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/Q
                         net (fo=8, routed)           0.192    -0.292    U_VGA_Controller/U_Pixel_Counter/h_counter[5]
    SLICE_X9Y28          LUT4 (Prop_lut4_I2_O)        0.043    -0.249 r  U_VGA_Controller/U_Pixel_Counter/h_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    U_VGA_Controller/U_Pixel_Counter/h_counter_0[7]
    SLICE_X9Y28          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.824    -0.866    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X9Y28          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/C
                         clock pessimism              0.240    -0.625    
                         clock uncertainty            0.106    -0.519    
    SLICE_X9Y28          FDCE (Hold_fdce_C_D)         0.107    -0.412    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.848%)  route 0.186ns (47.152%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.625    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y27         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=10, routed)          0.186    -0.275    U_VGA_Controller/U_Pixel_Counter/Q[0]
    SLICE_X10Y27         LUT4 (Prop_lut4_I1_O)        0.045    -0.230 r  U_VGA_Controller/U_Pixel_Counter/v_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    U_VGA_Controller/U_Pixel_Counter/v_counter[2]_i_1_n_0
    SLICE_X10Y27         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.823    -0.867    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X10Y27         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
                         clock pessimism              0.241    -0.625    
                         clock uncertainty            0.106    -0.519    
    SLICE_X10Y27         FDCE (Hold_fdce_C_D)         0.121    -0.398    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556    -0.625    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X9Y27          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=19, routed)          0.181    -0.304    U_VGA_Controller/U_Pixel_Counter/Q[4]
    SLICE_X9Y27          LUT4 (Prop_lut4_I3_O)        0.045    -0.259 r  U_VGA_Controller/U_Pixel_Counter/v_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    U_VGA_Controller/U_Pixel_Counter/v_counter[6]_i_1_n_0
    SLICE_X9Y27          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CLK_WIZ/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CLK_WIZ/inst/clkout1_buf/O
                         net (fo=32, routed)          0.823    -0.867    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X9Y27          FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
                         clock pessimism              0.241    -0.625    
                         clock uncertainty            0.106    -0.519    
    SLICE_X9Y27          FDCE (Hold_fdce_C_D)         0.091    -0.428    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.169    





