$date
	Sun Aug 09 22:31:20 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Y8 $end
$var wire 1 " Y7 $end
$var wire 1 # Y6 $end
$var wire 1 $ Y5 $end
$var wire 1 % Y4 $end
$var wire 1 & Y3 $end
$var wire 1 ' Y2 $end
$var wire 1 ( Y1 $end
$var reg 1 ) a1 $end
$var reg 1 * a2 $end
$var reg 1 + a3 $end
$var reg 1 , a4 $end
$var reg 1 - a5 $end
$var reg 1 . a6 $end
$var reg 1 / a7 $end
$var reg 1 0 a8 $end
$var reg 1 1 b1 $end
$var reg 1 2 b2 $end
$var reg 1 3 b3 $end
$var reg 1 4 b4 $end
$var reg 1 5 b5 $end
$var reg 1 6 b6 $end
$var reg 1 7 b7 $end
$var reg 1 8 b8 $end
$var reg 1 9 c1 $end
$var reg 1 : c2 $end
$var reg 1 ; c3 $end
$var reg 1 < c4 $end
$var reg 1 = c5 $end
$var reg 1 > c6 $end
$var reg 1 ? c7 $end
$var reg 1 @ c8 $end
$var reg 1 A d3 $end
$var reg 1 B d4 $end
$var reg 1 C d5 $end
$var reg 1 D d7 $end
$scope module G1 $end
$var wire 1 ) A $end
$var wire 1 1 B $end
$var wire 1 9 C $end
$var wire 1 ( Y $end
$var wire 1 E a1 $end
$var wire 1 F a2 $end
$var wire 1 G a3 $end
$var wire 1 H n1 $end
$var wire 1 I n2 $end
$var wire 1 J n3 $end
$upscope $end
$scope module G2 $end
$var wire 1 * A $end
$var wire 1 2 B $end
$var wire 1 : C $end
$var wire 1 ' Y $end
$var wire 1 K n2 $end
$upscope $end
$scope module G3 $end
$var wire 1 + A $end
$var wire 1 3 B $end
$var wire 1 ; C $end
$var wire 1 A D $end
$var wire 1 & Y $end
$var wire 1 L a1 $end
$var wire 1 M a2 $end
$var wire 1 N a3 $end
$var wire 1 O a4 $end
$var wire 1 P a5 $end
$var wire 1 Q a6 $end
$var wire 1 R a7 $end
$var wire 1 S a8 $end
$var wire 1 T n1 $end
$var wire 1 U n2 $end
$var wire 1 V n3 $end
$var wire 1 W n4 $end
$upscope $end
$scope module G4 $end
$var wire 1 , A $end
$var wire 1 4 B $end
$var wire 1 < C $end
$var wire 1 B D $end
$var wire 1 % Y $end
$var wire 1 X a1 $end
$var wire 1 Y a2 $end
$var wire 1 Z a3 $end
$var wire 1 [ n1 $end
$upscope $end
$scope module O1 $end
$var wire 1 - A $end
$var wire 1 5 B $end
$var wire 1 = C $end
$var wire 1 C D $end
$var wire 1 $ Y $end
$upscope $end
$scope module O2 $end
$var wire 1 . A $end
$var wire 1 6 B $end
$var wire 1 > C $end
$var wire 1 # Y $end
$upscope $end
$scope module O3 $end
$var wire 1 / A $end
$var wire 1 7 B $end
$var wire 1 ? C $end
$var wire 1 D D $end
$var wire 1 " Y $end
$upscope $end
$scope module O4 $end
$var wire 1 0 A $end
$var wire 1 8 B $end
$var wire 1 @ C $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x[
xZ
xY
xX
xW
xV
xU
xT
xS
xR
xQ
xP
xO
xN
xM
xL
xK
1J
1I
1H
0G
0F
1E
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
09
x8
x7
x6
x5
x4
x3
x2
01
x0
x/
x.
x-
x,
x+
x*
0)
1(
x'
x&
x%
x$
x#
x"
x!
$end
#1
0(
0E
0J
19
#2
1(
1E
1J
0I
09
11
#3
0(
0E
0J
19
#4
1(
1G
1J
1I
0H
09
01
1)
#5
0J
1F
19
#6
0(
0G
1J
0F
0I
09
11
#7
1(
0J
1F
19
#8
1'
1K
0:
02
0*
#9
1:
#10
0'
0K
0:
12
#11
1:
#12
1'
1K
0:
02
1*
#13
1:
#14
0'
0K
0:
12
#15
1:
#16
1&
1L
1W
1V
0M
1U
0N
0O
1T
0P
0Q
0R
0S
0A
0;
03
0+
#17
0&
0L
0W
1A
#18
1W
0V
0A
1;
#19
1&
0W
1M
1A
#20
0&
1W
1V
0M
0U
0A
0;
13
#21
1&
0W
1N
1A
#22
1&
1O
1W
0N
0V
0A
1;
#23
0&
0O
0W
1A
#24
1W
1V
1U
0T
0A
0;
03
1+
#25
1&
0W
1R
1A
#26
1&
1S
1W
0R
0V
0A
1;
#27
0&
0S
0W
1A
#28
1&
1P
1W
1V
0U
0A
0;
13
#29
0&
0P
0W
1A
#30
1W
0V
0A
1;
#31
1&
0W
1Q
1A
#32
0%
1[
0X
0Y
0Z
0B
0<
04
0,
#33
0[
1B
#34
1[
0B
1<
#35
0[
1B
#36
1[
0B
0<
14
#37
1%
0[
1X
1B
#38
0%
1[
0X
0B
1<
#39
1%
0[
1X
1B
#40
1Y
1%
1[
0X
0B
0<
04
1,
#41
0%
0Y
0[
1B
#42
1Y
1%
1[
1Z
0B
1<
#43
0Y
0[
1B
#44
1Y
1%
1[
0Z
0B
0<
14
#45
0Y
0[
1X
1B
#46
1Y
1[
0X
1Z
0B
1<
#47
0Y
0[
1X
1B
#48
1$
0C
0=
05
0-
#49
0$
1C
#50
0C
1=
#51
1C
#52
0C
0=
15
#53
1C
#54
0C
1=
#55
1C
#56
1$
0C
0=
05
1-
#57
1C
#58
0C
1=
#59
1C
#60
0C
0=
15
#61
1C
#62
0C
1=
#63
0$
1C
#64
1#
0>
06
0.
#65
1>
#66
0#
0>
16
#67
1#
1>
#68
0>
06
1.
#69
1>
#70
0>
16
#71
1>
#72
0"
0D
0?
07
0/
#73
1"
1D
#74
0"
0D
1?
#75
1D
#76
1"
0D
0?
17
#77
1D
#78
0D
1?
#79
1D
#80
1!
0"
0D
0?
07
1/
0@
08
00
#81
0!
1"
1D
1@
#82
0"
1!
0D
1?
0@
18
#83
1"
1D
1@
#84
0!
0D
0?
17
0@
08
10
#85
1D
1@
#86
1!
0D
1?
0@
18
#87
1D
1@
#97
