<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>HAL: /home/runner/work/hal/hal/plugins/verilog_parser/include/verilog_parser/verilog_module.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="hal_icon.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">HAL
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('verilog__module_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">verilog_module.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="verilog__module_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//  MIT License</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//  Copyright (c) 2019 Ruhr University Bochum, Chair for Embedded Security. All Rights reserved.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//  Copyright (c) 2021 Max Planck Institute for Security and Privacy. All Rights reserved.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//  Permission is hereby granted, free of charge, to any person obtaining a copy</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//  of this software and associated documentation files (the &quot;Software&quot;), to deal</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//  in the Software without restriction, including without limitation the rights</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//  to use, copy, modify, merge, publish, distribute, sublicense, and/or sell</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//  copies of the Software, and to permit persons to whom the Software is</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//  furnished to do so, subject to the following conditions:</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//  The above copyright notice and this permission notice shall be included in all</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//  copies or substantial portions of the Software.</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">//  THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">//  IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">//  FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">//  AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">//  LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">//  OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">//  SOFTWARE.</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160; </div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#pragma once</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160; </div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="defines_8h.html">hal_core/defines.h</a>&quot;</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="gate__type_8h.html">hal_core/netlist/gate_library/gate_type.h</a>&quot;</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160; </div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacehal.html">hal</a></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;{</div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_module.html">   31</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structhal_1_1_verilog_module.html">VerilogModule</a></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;    {</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;    <span class="keyword">public</span>:</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;        <a class="code" href="structhal_1_1_verilog_module.html#ae84644f4963bf9d0455ad95d6d094f10">VerilogModule</a>()  = <span class="keywordflow">default</span>;</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;        <a class="code" href="structhal_1_1_verilog_module.html#acc9c4b159be97a0cc0c386b887982bf2">~VerilogModule</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160; </div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_module.html#af796f62c0506c28800ead9ef106b196d">   43</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="structhal_1_1_verilog_module.html#af796f62c0506c28800ead9ef106b196d">operator&lt;</a>(<span class="keyword">const</span> <a class="code" href="structhal_1_1_verilog_module.html">VerilogModule</a>&amp; other)<span class="keyword"> const</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="keyword">        </span>{</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="structhal_1_1_verilog_module.html#a6497e46abe359dc25cd56dae053226a9">m_name</a> &lt; other.<a class="code" href="structhal_1_1_verilog_module.html#a6497e46abe359dc25cd56dae053226a9">m_name</a>;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        }</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160; </div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        <span class="comment">// module information</span></div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_module.html#a6497e46abe359dc25cd56dae053226a9">   49</a></span>&#160;        std::string <a class="code" href="structhal_1_1_verilog_module.html#a6497e46abe359dc25cd56dae053226a9">m_name</a>;</div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_module.html#aab3bb0cda12ec2ac79a28fb2fa1148c9">   50</a></span>&#160;        <a class="code" href="net__layout__point_8h.html#aa7fe0c70576e86ca2c5f641bb47ccc9d">u32</a> <a class="code" href="structhal_1_1_verilog_module.html#aab3bb0cda12ec2ac79a28fb2fa1148c9">m_line_number</a>;</div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_module.html#aac2595c06932fd05bb99a342008d73bb">   51</a></span>&#160;        std::vector&lt;std::tuple&lt;std::string, std::string, std::string&gt;&gt; <a class="code" href="structhal_1_1_verilog_module.html#aac2595c06932fd05bb99a342008d73bb">m_attributes</a>;    <span class="comment">// module attributes</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160; </div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        <span class="comment">// ports</span></div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_module.html#a40ef860d7841d6e5398d5e45bc150093">   54</a></span>&#160;        std::vector&lt;std::string&gt; <a class="code" href="structhal_1_1_verilog_module.html#a40ef860d7841d6e5398d5e45bc150093">m_port_identifiers</a>;                                                                          <span class="comment">// external port names (in order)</span></div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_module.html#a1f2e49793e309f03fc7e7601312266d9">   55</a></span>&#160;        std::unordered_set&lt;std::string&gt; <a class="code" href="structhal_1_1_verilog_module.html#a1f2e49793e309f03fc7e7601312266d9">m_port_expressions</a>;                                                                   <span class="comment">// internal port names</span></div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_module.html#a40c1e4f15792274fe4f157d38176fee9">   56</a></span>&#160;        std::unordered_map&lt;std::string, std::string&gt; <a class="code" href="structhal_1_1_verilog_module.html#a40c1e4f15792274fe4f157d38176fee9">m_port_ident_to_expr</a>;                                                    <span class="comment">// external port names to internal port names</span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_module.html#a14666d3ca19fe8fe91ce74dde87d848b">   57</a></span>&#160;        std::unordered_map&lt;std::string, PinDirection&gt; <a class="code" href="structhal_1_1_verilog_module.html#a14666d3ca19fe8fe91ce74dde87d848b">m_port_directions</a>;                                                      <span class="comment">// internal port names to direction</span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_module.html#a3eb62f2b9b1b6435ea0ae8823ce52148">   58</a></span>&#160;        std::unordered_map&lt;std::string, std::vector&lt;std::vector&lt;u32&gt;&gt;&gt; <a class="code" href="structhal_1_1_verilog_module.html#a3eb62f2b9b1b6435ea0ae8823ce52148">m_port_ranges</a>;                                         <span class="comment">// internal port names to ranges</span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_module.html#a1882162f52f732aa4d6dc555834262c7">   59</a></span>&#160;        std::unordered_map&lt;std::string, std::vector&lt;std::tuple&lt;std::string, std::string, std::string&gt;&gt;&gt; <a class="code" href="structhal_1_1_verilog_module.html#a1882162f52f732aa4d6dc555834262c7">m_port_attributes</a>;    <span class="comment">// internal port attributes</span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_module.html#a2f0dd8058cc7778a38df9e980aa91695">   60</a></span>&#160;        std::unordered_map&lt;std::string, std::vector&lt;std::string&gt;&gt; <a class="code" href="structhal_1_1_verilog_module.html#a2f0dd8058cc7778a38df9e980aa91695">m_expanded_port_identifiers</a>;</div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_module.html#a9775c7004ac42e31dd6d39cd03a3df68">   61</a></span>&#160;        std::unordered_map&lt;std::string, std::string&gt; <a class="code" href="structhal_1_1_verilog_module.html#a9775c7004ac42e31dd6d39cd03a3df68">m_expanded_port_ident_to_expr</a>;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160; </div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        <span class="comment">// signals</span></div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_module.html#aae7afb82de6e7d4ae4d985146bab27b6">   64</a></span>&#160;        std::vector&lt;std::string&gt; <a class="code" href="structhal_1_1_verilog_module.html#aae7afb82de6e7d4ae4d985146bab27b6">m_signals</a>;                                                                                     <span class="comment">// signal names</span></div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_module.html#ac26e0ec22d3a9b0865ab2b724c3abe8b">   65</a></span>&#160;        std::unordered_map&lt;std::string, std::vector&lt;std::vector&lt;u32&gt;&gt;&gt; <a class="code" href="structhal_1_1_verilog_module.html#ac26e0ec22d3a9b0865ab2b724c3abe8b">m_signal_ranges</a>;                                         <span class="comment">// signal ranges</span></div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_module.html#a4b7935948a2f4b6803c0bab57303b624">   66</a></span>&#160;        std::unordered_map&lt;std::string, std::vector&lt;std::tuple&lt;std::string, std::string, std::string&gt;&gt;&gt; <a class="code" href="structhal_1_1_verilog_module.html#a4b7935948a2f4b6803c0bab57303b624">m_signal_attributes</a>;    <span class="comment">// signal attributes</span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_module.html#aef765900f0d0a4ab770b15bb607de966">   67</a></span>&#160;        std::unordered_map&lt;std::string, std::vector&lt;std::string&gt;&gt; <a class="code" href="structhal_1_1_verilog_module.html#aef765900f0d0a4ab770b15bb607de966">m_expanded_signals</a>;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160; </div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        <span class="comment">// assignments</span></div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_module.html#a457fa3aadc728292d8c6c469100c8caa">   70</a></span>&#160;        std::vector&lt;std::pair&lt;TokenStream&lt;std::string&gt;, <a class="code" href="classhal_1_1_token_stream.html">TokenStream&lt;std::string&gt;</a>&gt;&gt; <a class="code" href="structhal_1_1_verilog_module.html#a457fa3aadc728292d8c6c469100c8caa">m_assignments</a>;    <span class="comment">// signal assignments</span></div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_module.html#abb4f0eeb7712b5209df784cef558b7f7">   71</a></span>&#160;        std::vector&lt;std::pair&lt;std::string, std::string&gt;&gt; <a class="code" href="structhal_1_1_verilog_module.html#abb4f0eeb7712b5209df784cef558b7f7">m_expanded_assignments</a>;</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160; </div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        <span class="comment">// instances</span></div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_module.html#a3e33ecb488d5aa260ce481a57a41711a">   74</a></span>&#160;        std::vector&lt;std::string&gt; <a class="code" href="structhal_1_1_verilog_module.html#a3e33ecb488d5aa260ce481a57a41711a">m_instances</a>;                                                                                              <span class="comment">// instance names</span></div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_module.html#a268881cc7c431abab34cc03c83b13573">   75</a></span>&#160;        std::unordered_map&lt;std::string, std::string&gt; <a class="code" href="structhal_1_1_verilog_module.html#a268881cc7c431abab34cc03c83b13573">m_instance_types</a>;                                                                     <span class="comment">// instance types</span></div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_module.html#aac8372fad2f7dabbf5ffb102511a6723">   76</a></span>&#160;        std::unordered_map&lt;std::string, std::vector&lt;std::pair&lt;Token&lt;std::string&gt;, <a class="code" href="classhal_1_1_token_stream.html">TokenStream&lt;std::string&gt;</a>&gt;&gt;&gt; <a class="code" href="structhal_1_1_verilog_module.html#aac8372fad2f7dabbf5ffb102511a6723">m_instance_assignments</a>;      <span class="comment">// port assignments</span></div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_module.html#a7ecdbe0fa3c741f27e997ad58604b41a">   77</a></span>&#160;        std::unordered_map&lt;std::string, std::vector&lt;std::tuple&lt;std::string, std::string, std::string&gt;&gt;&gt; <a class="code" href="structhal_1_1_verilog_module.html#a7ecdbe0fa3c741f27e997ad58604b41a">m_instance_generic_assignments</a>;    <span class="comment">// generic assignments</span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_module.html#a56d0b75119a9b3e1eb58861aa50d89df">   78</a></span>&#160;        std::unordered_map&lt;std::string, std::vector&lt;std::tuple&lt;std::string, std::string, std::string&gt;&gt;&gt; <a class="code" href="structhal_1_1_verilog_module.html#a56d0b75119a9b3e1eb58861aa50d89df">m_instance_attributes</a>;             <span class="comment">// instance attributes</span></div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_module.html#a5650d6130385f86b1ff96b94c2b8232e">   79</a></span>&#160;        std::unordered_map&lt;std::string, std::vector&lt;std::pair&lt;std::string, std::string&gt;&gt;&gt; <a class="code" href="structhal_1_1_verilog_module.html#a5650d6130385f86b1ff96b94c2b8232e">m_expanded_gate_assignments</a>;</div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="structhal_1_1_verilog_module.html#a5f5219c7bf893d9090a4af8c16e5994d">   80</a></span>&#160;        std::unordered_map&lt;std::string, std::vector&lt;std::pair&lt;std::string, std::string&gt;&gt;&gt; <a class="code" href="structhal_1_1_verilog_module.html#a5f5219c7bf893d9090a4af8c16e5994d">m_expanded_module_assignments</a>;</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    };</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;}    <span class="comment">// namespace hal</span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="astructhal_1_1_verilog_module_html_aef765900f0d0a4ab770b15bb607de966"><div class="ttname"><a href="structhal_1_1_verilog_module.html#aef765900f0d0a4ab770b15bb607de966">hal::VerilogModule::m_expanded_signals</a></div><div class="ttdeci">std::unordered_map&lt; std::string, std::vector&lt; std::string &gt; &gt; m_expanded_signals</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00067">verilog_module.h:67</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_module_html_a14666d3ca19fe8fe91ce74dde87d848b"><div class="ttname"><a href="structhal_1_1_verilog_module.html#a14666d3ca19fe8fe91ce74dde87d848b">hal::VerilogModule::m_port_directions</a></div><div class="ttdeci">std::unordered_map&lt; std::string, PinDirection &gt; m_port_directions</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00057">verilog_module.h:57</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_module_html_aac8372fad2f7dabbf5ffb102511a6723"><div class="ttname"><a href="structhal_1_1_verilog_module.html#aac8372fad2f7dabbf5ffb102511a6723">hal::VerilogModule::m_instance_assignments</a></div><div class="ttdeci">std::unordered_map&lt; std::string, std::vector&lt; std::pair&lt; Token&lt; std::string &gt;, TokenStream&lt; std::string &gt; &gt; &gt; &gt; m_instance_assignments</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00076">verilog_module.h:76</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_module_html_ac26e0ec22d3a9b0865ab2b724c3abe8b"><div class="ttname"><a href="structhal_1_1_verilog_module.html#ac26e0ec22d3a9b0865ab2b724c3abe8b">hal::VerilogModule::m_signal_ranges</a></div><div class="ttdeci">std::unordered_map&lt; std::string, std::vector&lt; std::vector&lt; u32 &gt; &gt; &gt; m_signal_ranges</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00065">verilog_module.h:65</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_module_html_a7ecdbe0fa3c741f27e997ad58604b41a"><div class="ttname"><a href="structhal_1_1_verilog_module.html#a7ecdbe0fa3c741f27e997ad58604b41a">hal::VerilogModule::m_instance_generic_assignments</a></div><div class="ttdeci">std::unordered_map&lt; std::string, std::vector&lt; std::tuple&lt; std::string, std::string, std::string &gt; &gt; &gt; m_instance_generic_assignments</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00077">verilog_module.h:77</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_module_html_a5f5219c7bf893d9090a4af8c16e5994d"><div class="ttname"><a href="structhal_1_1_verilog_module.html#a5f5219c7bf893d9090a4af8c16e5994d">hal::VerilogModule::m_expanded_module_assignments</a></div><div class="ttdeci">std::unordered_map&lt; std::string, std::vector&lt; std::pair&lt; std::string, std::string &gt; &gt; &gt; m_expanded_module_assignments</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00080">verilog_module.h:80</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_module_html"><div class="ttname"><a href="structhal_1_1_verilog_module.html">hal::VerilogModule</a></div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00031">verilog_module.h:31</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_module_html_a4b7935948a2f4b6803c0bab57303b624"><div class="ttname"><a href="structhal_1_1_verilog_module.html#a4b7935948a2f4b6803c0bab57303b624">hal::VerilogModule::m_signal_attributes</a></div><div class="ttdeci">std::unordered_map&lt; std::string, std::vector&lt; std::tuple&lt; std::string, std::string, std::string &gt; &gt; &gt; m_signal_attributes</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00066">verilog_module.h:66</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_module_html_a268881cc7c431abab34cc03c83b13573"><div class="ttname"><a href="structhal_1_1_verilog_module.html#a268881cc7c431abab34cc03c83b13573">hal::VerilogModule::m_instance_types</a></div><div class="ttdeci">std::unordered_map&lt; std::string, std::string &gt; m_instance_types</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00075">verilog_module.h:75</a></div></div>
<div class="ttc" id="anamespacehal_html"><div class="ttname"><a href="namespacehal.html">hal</a></div><div class="ttdef"><b>Definition:</b> <a href="solver_8cpp_source.html#l00009">solver.cpp:9</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_module_html_acc9c4b159be97a0cc0c386b887982bf2"><div class="ttname"><a href="structhal_1_1_verilog_module.html#acc9c4b159be97a0cc0c386b887982bf2">hal::VerilogModule::~VerilogModule</a></div><div class="ttdeci">~VerilogModule()=default</div></div>
<div class="ttc" id="astructhal_1_1_verilog_module_html_a40ef860d7841d6e5398d5e45bc150093"><div class="ttname"><a href="structhal_1_1_verilog_module.html#a40ef860d7841d6e5398d5e45bc150093">hal::VerilogModule::m_port_identifiers</a></div><div class="ttdeci">std::vector&lt; std::string &gt; m_port_identifiers</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00054">verilog_module.h:54</a></div></div>
<div class="ttc" id="adefines_8h_html"><div class="ttname"><a href="defines_8h.html">defines.h</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_module_html_a6497e46abe359dc25cd56dae053226a9"><div class="ttname"><a href="structhal_1_1_verilog_module.html#a6497e46abe359dc25cd56dae053226a9">hal::VerilogModule::m_name</a></div><div class="ttdeci">std::string m_name</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00049">verilog_module.h:49</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_module_html_a3eb62f2b9b1b6435ea0ae8823ce52148"><div class="ttname"><a href="structhal_1_1_verilog_module.html#a3eb62f2b9b1b6435ea0ae8823ce52148">hal::VerilogModule::m_port_ranges</a></div><div class="ttdeci">std::unordered_map&lt; std::string, std::vector&lt; std::vector&lt; u32 &gt; &gt; &gt; m_port_ranges</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00058">verilog_module.h:58</a></div></div>
<div class="ttc" id="agate__type_8h_html"><div class="ttname"><a href="gate__type_8h.html">gate_type.h</a></div></div>
<div class="ttc" id="aclasshal_1_1_token_stream_html"><div class="ttname"><a href="classhal_1_1_token_stream.html">hal::TokenStream&lt; std::string &gt;</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_module_html_aab3bb0cda12ec2ac79a28fb2fa1148c9"><div class="ttname"><a href="structhal_1_1_verilog_module.html#aab3bb0cda12ec2ac79a28fb2fa1148c9">hal::VerilogModule::m_line_number</a></div><div class="ttdeci">u32 m_line_number</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00050">verilog_module.h:50</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_module_html_aac2595c06932fd05bb99a342008d73bb"><div class="ttname"><a href="structhal_1_1_verilog_module.html#aac2595c06932fd05bb99a342008d73bb">hal::VerilogModule::m_attributes</a></div><div class="ttdeci">std::vector&lt; std::tuple&lt; std::string, std::string, std::string &gt; &gt; m_attributes</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00051">verilog_module.h:51</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_module_html_ae84644f4963bf9d0455ad95d6d094f10"><div class="ttname"><a href="structhal_1_1_verilog_module.html#ae84644f4963bf9d0455ad95d6d094f10">hal::VerilogModule::VerilogModule</a></div><div class="ttdeci">VerilogModule()=default</div></div>
<div class="ttc" id="astructhal_1_1_verilog_module_html_a1882162f52f732aa4d6dc555834262c7"><div class="ttname"><a href="structhal_1_1_verilog_module.html#a1882162f52f732aa4d6dc555834262c7">hal::VerilogModule::m_port_attributes</a></div><div class="ttdeci">std::unordered_map&lt; std::string, std::vector&lt; std::tuple&lt; std::string, std::string, std::string &gt; &gt; &gt; m_port_attributes</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00059">verilog_module.h:59</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_module_html_a3e33ecb488d5aa260ce481a57a41711a"><div class="ttname"><a href="structhal_1_1_verilog_module.html#a3e33ecb488d5aa260ce481a57a41711a">hal::VerilogModule::m_instances</a></div><div class="ttdeci">std::vector&lt; std::string &gt; m_instances</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00074">verilog_module.h:74</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_module_html_a2f0dd8058cc7778a38df9e980aa91695"><div class="ttname"><a href="structhal_1_1_verilog_module.html#a2f0dd8058cc7778a38df9e980aa91695">hal::VerilogModule::m_expanded_port_identifiers</a></div><div class="ttdeci">std::unordered_map&lt; std::string, std::vector&lt; std::string &gt; &gt; m_expanded_port_identifiers</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00060">verilog_module.h:60</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_module_html_af796f62c0506c28800ead9ef106b196d"><div class="ttname"><a href="structhal_1_1_verilog_module.html#af796f62c0506c28800ead9ef106b196d">hal::VerilogModule::operator&lt;</a></div><div class="ttdeci">bool operator&lt;(const VerilogModule &amp;other) const</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00043">verilog_module.h:43</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_module_html_aae7afb82de6e7d4ae4d985146bab27b6"><div class="ttname"><a href="structhal_1_1_verilog_module.html#aae7afb82de6e7d4ae4d985146bab27b6">hal::VerilogModule::m_signals</a></div><div class="ttdeci">std::vector&lt; std::string &gt; m_signals</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00064">verilog_module.h:64</a></div></div>
<div class="ttc" id="anet__layout__point_8h_html_aa7fe0c70576e86ca2c5f641bb47ccc9d"><div class="ttname"><a href="net__layout__point_8h.html#aa7fe0c70576e86ca2c5f641bb47ccc9d">u32</a></div><div class="ttdeci">quint32 u32</div><div class="ttdef"><b>Definition:</b> <a href="net__layout__point_8h_source.html#l00038">net_layout_point.h:38</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_module_html_abb4f0eeb7712b5209df784cef558b7f7"><div class="ttname"><a href="structhal_1_1_verilog_module.html#abb4f0eeb7712b5209df784cef558b7f7">hal::VerilogModule::m_expanded_assignments</a></div><div class="ttdeci">std::vector&lt; std::pair&lt; std::string, std::string &gt; &gt; m_expanded_assignments</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00071">verilog_module.h:71</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_module_html_a9775c7004ac42e31dd6d39cd03a3df68"><div class="ttname"><a href="structhal_1_1_verilog_module.html#a9775c7004ac42e31dd6d39cd03a3df68">hal::VerilogModule::m_expanded_port_ident_to_expr</a></div><div class="ttdeci">std::unordered_map&lt; std::string, std::string &gt; m_expanded_port_ident_to_expr</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00061">verilog_module.h:61</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_module_html_a5650d6130385f86b1ff96b94c2b8232e"><div class="ttname"><a href="structhal_1_1_verilog_module.html#a5650d6130385f86b1ff96b94c2b8232e">hal::VerilogModule::m_expanded_gate_assignments</a></div><div class="ttdeci">std::unordered_map&lt; std::string, std::vector&lt; std::pair&lt; std::string, std::string &gt; &gt; &gt; m_expanded_gate_assignments</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00079">verilog_module.h:79</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_module_html_a40c1e4f15792274fe4f157d38176fee9"><div class="ttname"><a href="structhal_1_1_verilog_module.html#a40c1e4f15792274fe4f157d38176fee9">hal::VerilogModule::m_port_ident_to_expr</a></div><div class="ttdeci">std::unordered_map&lt; std::string, std::string &gt; m_port_ident_to_expr</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00056">verilog_module.h:56</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_module_html_a457fa3aadc728292d8c6c469100c8caa"><div class="ttname"><a href="structhal_1_1_verilog_module.html#a457fa3aadc728292d8c6c469100c8caa">hal::VerilogModule::m_assignments</a></div><div class="ttdeci">std::vector&lt; std::pair&lt; TokenStream&lt; std::string &gt;, TokenStream&lt; std::string &gt; &gt; &gt; m_assignments</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00070">verilog_module.h:70</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_module_html_a56d0b75119a9b3e1eb58861aa50d89df"><div class="ttname"><a href="structhal_1_1_verilog_module.html#a56d0b75119a9b3e1eb58861aa50d89df">hal::VerilogModule::m_instance_attributes</a></div><div class="ttdeci">std::unordered_map&lt; std::string, std::vector&lt; std::tuple&lt; std::string, std::string, std::string &gt; &gt; &gt; m_instance_attributes</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00078">verilog_module.h:78</a></div></div>
<div class="ttc" id="astructhal_1_1_verilog_module_html_a1f2e49793e309f03fc7e7601312266d9"><div class="ttname"><a href="structhal_1_1_verilog_module.html#a1f2e49793e309f03fc7e7601312266d9">hal::VerilogModule::m_port_expressions</a></div><div class="ttdeci">std::unordered_set&lt; std::string &gt; m_port_expressions</div><div class="ttdef"><b>Definition:</b> <a href="verilog__module_8h_source.html#l00055">verilog_module.h:55</a></div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_38c8d24aef3972a7f87b834274e76e31.html">plugins</a></li><li class="navelem"><a class="el" href="dir_d7fcdf7474b2628967f84c9d1dc1db2a.html">verilog_parser</a></li><li class="navelem"><a class="el" href="dir_ce71c0226d2cf540337d32157bd52585.html">include</a></li><li class="navelem"><a class="el" href="dir_37c7a6205962feb0590a50d9a5e40d47.html">verilog_parser</a></li><li class="navelem"><a class="el" href="verilog__module_8h.html">verilog_module.h</a></li>
    <li class="footer">Generated on Tue Apr 19 2022 13:11:35 for HAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
