
Vehicle_ECU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c948  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a0c  0800cb18  0800cb18  0000db18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d524  0800d524  0000f1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d524  0800d524  0000e524  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d52c  0800d52c  0000f1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d52c  0800d52c  0000e52c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d530  0800d530  0000e530  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800d534  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004c6c  200001d8  0800d70c  0000f1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004e44  0800d70c  0000fe44  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001867d  00000000  00000000  0000f208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003ccc  00000000  00000000  00027885  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001310  00000000  00000000  0002b558  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e84  00000000  00000000  0002c868  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024814  00000000  00000000  0002d6ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000168c4  00000000  00000000  00051f00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d9299  00000000  00000000  000687c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00141a5d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006208  00000000  00000000  00141aa0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000048  00000000  00000000  00147ca8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800cb00 	.word	0x0800cb00

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001dc 	.word	0x200001dc
 800020c:	0800cb00 	.word	0x0800cb00

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <strlen>:
 80002d0:	4603      	mov	r3, r0
 80002d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	d1fb      	bne.n	80002d2 <strlen+0x2>
 80002da:	1a18      	subs	r0, r3, r0
 80002dc:	3801      	subs	r0, #1
 80002de:	4770      	bx	lr

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	@ 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__gedf2>:
 8000a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a80:	e006      	b.n	8000a90 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__ledf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	e002      	b.n	8000a90 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__cmpdf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa6:	d01b      	beq.n	8000ae0 <__cmpdf2+0x54>
 8000aa8:	b001      	add	sp, #4
 8000aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aae:	bf0c      	ite	eq
 8000ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab4:	ea91 0f03 	teqne	r1, r3
 8000ab8:	bf02      	ittt	eq
 8000aba:	ea90 0f02 	teqeq	r0, r2
 8000abe:	2000      	moveq	r0, #0
 8000ac0:	4770      	bxeq	lr
 8000ac2:	f110 0f00 	cmn.w	r0, #0
 8000ac6:	ea91 0f03 	teq	r1, r3
 8000aca:	bf58      	it	pl
 8000acc:	4299      	cmppl	r1, r3
 8000ace:	bf08      	it	eq
 8000ad0:	4290      	cmpeq	r0, r2
 8000ad2:	bf2c      	ite	cs
 8000ad4:	17d8      	asrcs	r0, r3, #31
 8000ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ada:	f040 0001 	orr.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__cmpdf2+0x64>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d107      	bne.n	8000b00 <__cmpdf2+0x74>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d1d6      	bne.n	8000aa8 <__cmpdf2+0x1c>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d0d3      	beq.n	8000aa8 <__cmpdf2+0x1c>
 8000b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	468c      	mov	ip, r1
 8000b10:	4619      	mov	r1, r3
 8000b12:	4663      	mov	r3, ip
 8000b14:	e000      	b.n	8000b18 <__aeabi_cdcmpeq>
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdcmpeq>:
 8000b18:	b501      	push	{r0, lr}
 8000b1a:	f7ff ffb7 	bl	8000a8c <__cmpdf2>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	bf48      	it	mi
 8000b22:	f110 0f00 	cmnmi.w	r0, #0
 8000b26:	bd01      	pop	{r0, pc}

08000b28 <__aeabi_dcmpeq>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff fff4 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b30:	bf0c      	ite	eq
 8000b32:	2001      	moveq	r0, #1
 8000b34:	2000      	movne	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmplt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffea 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmple>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffe0 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b58:	bf94      	ite	ls
 8000b5a:	2001      	movls	r0, #1
 8000b5c:	2000      	movhi	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpge>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffce 	bl	8000b08 <__aeabi_cdrcmple>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpgt>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffc4 	bl	8000b08 <__aeabi_cdrcmple>
 8000b80:	bf34      	ite	cc
 8000b82:	2001      	movcc	r0, #1
 8000b84:	2000      	movcs	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_dcmpun>:
 8000b8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x10>
 8000b96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b9a:	d10a      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000b9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x20>
 8000ba6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000baa:	d102      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	f04f 0001 	mov.w	r0, #1
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_d2iz>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d215      	bcs.n	8000bee <__aeabi_d2iz+0x36>
 8000bc2:	d511      	bpl.n	8000be8 <__aeabi_d2iz+0x30>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d912      	bls.n	8000bf4 <__aeabi_d2iz+0x3c>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	bf18      	it	ne
 8000be4:	4240      	negne	r0, r0
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d105      	bne.n	8000c00 <__aeabi_d2iz+0x48>
 8000bf4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	bf08      	it	eq
 8000bfa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__aeabi_d2uiz>:
 8000c08:	004a      	lsls	r2, r1, #1
 8000c0a:	d211      	bcs.n	8000c30 <__aeabi_d2uiz+0x28>
 8000c0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c10:	d211      	bcs.n	8000c36 <__aeabi_d2uiz+0x2e>
 8000c12:	d50d      	bpl.n	8000c30 <__aeabi_d2uiz+0x28>
 8000c14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c1c:	d40e      	bmi.n	8000c3c <__aeabi_d2uiz+0x34>
 8000c1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c2a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c2e:	4770      	bx	lr
 8000c30:	f04f 0000 	mov.w	r0, #0
 8000c34:	4770      	bx	lr
 8000c36:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c3a:	d102      	bne.n	8000c42 <__aeabi_d2uiz+0x3a>
 8000c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c40:	4770      	bx	lr
 8000c42:	f04f 0000 	mov.w	r0, #0
 8000c46:	4770      	bx	lr

08000c48 <__aeabi_d2f>:
 8000c48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c4c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c50:	bf24      	itt	cs
 8000c52:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c56:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c5a:	d90d      	bls.n	8000c78 <__aeabi_d2f+0x30>
 8000c5c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c60:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c64:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c68:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c6c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c70:	bf08      	it	eq
 8000c72:	f020 0001 	biceq.w	r0, r0, #1
 8000c76:	4770      	bx	lr
 8000c78:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c7c:	d121      	bne.n	8000cc2 <__aeabi_d2f+0x7a>
 8000c7e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c82:	bfbc      	itt	lt
 8000c84:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c88:	4770      	bxlt	lr
 8000c8a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c8e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c92:	f1c2 0218 	rsb	r2, r2, #24
 8000c96:	f1c2 0c20 	rsb	ip, r2, #32
 8000c9a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c9e:	fa20 f002 	lsr.w	r0, r0, r2
 8000ca2:	bf18      	it	ne
 8000ca4:	f040 0001 	orrne.w	r0, r0, #1
 8000ca8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cac:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cb0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cb4:	ea40 000c 	orr.w	r0, r0, ip
 8000cb8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cbc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cc0:	e7cc      	b.n	8000c5c <__aeabi_d2f+0x14>
 8000cc2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cc6:	d107      	bne.n	8000cd8 <__aeabi_d2f+0x90>
 8000cc8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ccc:	bf1e      	ittt	ne
 8000cce:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cd2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cd6:	4770      	bxne	lr
 8000cd8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cdc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ce0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_uldivmod>:
 8000ce8:	b953      	cbnz	r3, 8000d00 <__aeabi_uldivmod+0x18>
 8000cea:	b94a      	cbnz	r2, 8000d00 <__aeabi_uldivmod+0x18>
 8000cec:	2900      	cmp	r1, #0
 8000cee:	bf08      	it	eq
 8000cf0:	2800      	cmpeq	r0, #0
 8000cf2:	bf1c      	itt	ne
 8000cf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cfc:	f000 b9be 	b.w	800107c <__aeabi_idiv0>
 8000d00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d08:	f000 f83c 	bl	8000d84 <__udivmoddi4>
 8000d0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d14:	b004      	add	sp, #16
 8000d16:	4770      	bx	lr

08000d18 <__aeabi_d2lz>:
 8000d18:	b538      	push	{r3, r4, r5, lr}
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	4604      	mov	r4, r0
 8000d20:	460d      	mov	r5, r1
 8000d22:	f7ff ff0b 	bl	8000b3c <__aeabi_dcmplt>
 8000d26:	b928      	cbnz	r0, 8000d34 <__aeabi_d2lz+0x1c>
 8000d28:	4620      	mov	r0, r4
 8000d2a:	4629      	mov	r1, r5
 8000d2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d30:	f000 b80a 	b.w	8000d48 <__aeabi_d2ulz>
 8000d34:	4620      	mov	r0, r4
 8000d36:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d3a:	f000 f805 	bl	8000d48 <__aeabi_d2ulz>
 8000d3e:	4240      	negs	r0, r0
 8000d40:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d44:	bd38      	pop	{r3, r4, r5, pc}
 8000d46:	bf00      	nop

08000d48 <__aeabi_d2ulz>:
 8000d48:	b5d0      	push	{r4, r6, r7, lr}
 8000d4a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d7c <__aeabi_d2ulz+0x34>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	4606      	mov	r6, r0
 8000d50:	460f      	mov	r7, r1
 8000d52:	f7ff fc81 	bl	8000658 <__aeabi_dmul>
 8000d56:	f7ff ff57 	bl	8000c08 <__aeabi_d2uiz>
 8000d5a:	4604      	mov	r4, r0
 8000d5c:	f7ff fc02 	bl	8000564 <__aeabi_ui2d>
 8000d60:	4b07      	ldr	r3, [pc, #28]	@ (8000d80 <__aeabi_d2ulz+0x38>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	f7ff fc78 	bl	8000658 <__aeabi_dmul>
 8000d68:	4602      	mov	r2, r0
 8000d6a:	460b      	mov	r3, r1
 8000d6c:	4630      	mov	r0, r6
 8000d6e:	4639      	mov	r1, r7
 8000d70:	f7ff faba 	bl	80002e8 <__aeabi_dsub>
 8000d74:	f7ff ff48 	bl	8000c08 <__aeabi_d2uiz>
 8000d78:	4621      	mov	r1, r4
 8000d7a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d7c:	3df00000 	.word	0x3df00000
 8000d80:	41f00000 	.word	0x41f00000

08000d84 <__udivmoddi4>:
 8000d84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d88:	9d08      	ldr	r5, [sp, #32]
 8000d8a:	468e      	mov	lr, r1
 8000d8c:	4604      	mov	r4, r0
 8000d8e:	4688      	mov	r8, r1
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d14a      	bne.n	8000e2a <__udivmoddi4+0xa6>
 8000d94:	428a      	cmp	r2, r1
 8000d96:	4617      	mov	r7, r2
 8000d98:	d962      	bls.n	8000e60 <__udivmoddi4+0xdc>
 8000d9a:	fab2 f682 	clz	r6, r2
 8000d9e:	b14e      	cbz	r6, 8000db4 <__udivmoddi4+0x30>
 8000da0:	f1c6 0320 	rsb	r3, r6, #32
 8000da4:	fa01 f806 	lsl.w	r8, r1, r6
 8000da8:	fa20 f303 	lsr.w	r3, r0, r3
 8000dac:	40b7      	lsls	r7, r6
 8000dae:	ea43 0808 	orr.w	r8, r3, r8
 8000db2:	40b4      	lsls	r4, r6
 8000db4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000db8:	fa1f fc87 	uxth.w	ip, r7
 8000dbc:	fbb8 f1fe 	udiv	r1, r8, lr
 8000dc0:	0c23      	lsrs	r3, r4, #16
 8000dc2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000dc6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dca:	fb01 f20c 	mul.w	r2, r1, ip
 8000dce:	429a      	cmp	r2, r3
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0x62>
 8000dd2:	18fb      	adds	r3, r7, r3
 8000dd4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dd8:	f080 80ea 	bcs.w	8000fb0 <__udivmoddi4+0x22c>
 8000ddc:	429a      	cmp	r2, r3
 8000dde:	f240 80e7 	bls.w	8000fb0 <__udivmoddi4+0x22c>
 8000de2:	3902      	subs	r1, #2
 8000de4:	443b      	add	r3, r7
 8000de6:	1a9a      	subs	r2, r3, r2
 8000de8:	b2a3      	uxth	r3, r4
 8000dea:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dee:	fb0e 2210 	mls	r2, lr, r0, r2
 8000df2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000df6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dfa:	459c      	cmp	ip, r3
 8000dfc:	d909      	bls.n	8000e12 <__udivmoddi4+0x8e>
 8000dfe:	18fb      	adds	r3, r7, r3
 8000e00:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e04:	f080 80d6 	bcs.w	8000fb4 <__udivmoddi4+0x230>
 8000e08:	459c      	cmp	ip, r3
 8000e0a:	f240 80d3 	bls.w	8000fb4 <__udivmoddi4+0x230>
 8000e0e:	443b      	add	r3, r7
 8000e10:	3802      	subs	r0, #2
 8000e12:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e16:	eba3 030c 	sub.w	r3, r3, ip
 8000e1a:	2100      	movs	r1, #0
 8000e1c:	b11d      	cbz	r5, 8000e26 <__udivmoddi4+0xa2>
 8000e1e:	40f3      	lsrs	r3, r6
 8000e20:	2200      	movs	r2, #0
 8000e22:	e9c5 3200 	strd	r3, r2, [r5]
 8000e26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e2a:	428b      	cmp	r3, r1
 8000e2c:	d905      	bls.n	8000e3a <__udivmoddi4+0xb6>
 8000e2e:	b10d      	cbz	r5, 8000e34 <__udivmoddi4+0xb0>
 8000e30:	e9c5 0100 	strd	r0, r1, [r5]
 8000e34:	2100      	movs	r1, #0
 8000e36:	4608      	mov	r0, r1
 8000e38:	e7f5      	b.n	8000e26 <__udivmoddi4+0xa2>
 8000e3a:	fab3 f183 	clz	r1, r3
 8000e3e:	2900      	cmp	r1, #0
 8000e40:	d146      	bne.n	8000ed0 <__udivmoddi4+0x14c>
 8000e42:	4573      	cmp	r3, lr
 8000e44:	d302      	bcc.n	8000e4c <__udivmoddi4+0xc8>
 8000e46:	4282      	cmp	r2, r0
 8000e48:	f200 8105 	bhi.w	8001056 <__udivmoddi4+0x2d2>
 8000e4c:	1a84      	subs	r4, r0, r2
 8000e4e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e52:	2001      	movs	r0, #1
 8000e54:	4690      	mov	r8, r2
 8000e56:	2d00      	cmp	r5, #0
 8000e58:	d0e5      	beq.n	8000e26 <__udivmoddi4+0xa2>
 8000e5a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e5e:	e7e2      	b.n	8000e26 <__udivmoddi4+0xa2>
 8000e60:	2a00      	cmp	r2, #0
 8000e62:	f000 8090 	beq.w	8000f86 <__udivmoddi4+0x202>
 8000e66:	fab2 f682 	clz	r6, r2
 8000e6a:	2e00      	cmp	r6, #0
 8000e6c:	f040 80a4 	bne.w	8000fb8 <__udivmoddi4+0x234>
 8000e70:	1a8a      	subs	r2, r1, r2
 8000e72:	0c03      	lsrs	r3, r0, #16
 8000e74:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e78:	b280      	uxth	r0, r0
 8000e7a:	b2bc      	uxth	r4, r7
 8000e7c:	2101      	movs	r1, #1
 8000e7e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e82:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e8a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e8e:	429a      	cmp	r2, r3
 8000e90:	d907      	bls.n	8000ea2 <__udivmoddi4+0x11e>
 8000e92:	18fb      	adds	r3, r7, r3
 8000e94:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e98:	d202      	bcs.n	8000ea0 <__udivmoddi4+0x11c>
 8000e9a:	429a      	cmp	r2, r3
 8000e9c:	f200 80e0 	bhi.w	8001060 <__udivmoddi4+0x2dc>
 8000ea0:	46c4      	mov	ip, r8
 8000ea2:	1a9b      	subs	r3, r3, r2
 8000ea4:	fbb3 f2fe 	udiv	r2, r3, lr
 8000ea8:	fb0e 3312 	mls	r3, lr, r2, r3
 8000eac:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000eb0:	fb02 f404 	mul.w	r4, r2, r4
 8000eb4:	429c      	cmp	r4, r3
 8000eb6:	d907      	bls.n	8000ec8 <__udivmoddi4+0x144>
 8000eb8:	18fb      	adds	r3, r7, r3
 8000eba:	f102 30ff 	add.w	r0, r2, #4294967295
 8000ebe:	d202      	bcs.n	8000ec6 <__udivmoddi4+0x142>
 8000ec0:	429c      	cmp	r4, r3
 8000ec2:	f200 80ca 	bhi.w	800105a <__udivmoddi4+0x2d6>
 8000ec6:	4602      	mov	r2, r0
 8000ec8:	1b1b      	subs	r3, r3, r4
 8000eca:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ece:	e7a5      	b.n	8000e1c <__udivmoddi4+0x98>
 8000ed0:	f1c1 0620 	rsb	r6, r1, #32
 8000ed4:	408b      	lsls	r3, r1
 8000ed6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eda:	431f      	orrs	r7, r3
 8000edc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ee0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ee4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ee8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000eec:	4323      	orrs	r3, r4
 8000eee:	fa00 f801 	lsl.w	r8, r0, r1
 8000ef2:	fa1f fc87 	uxth.w	ip, r7
 8000ef6:	fbbe f0f9 	udiv	r0, lr, r9
 8000efa:	0c1c      	lsrs	r4, r3, #16
 8000efc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000f00:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000f04:	fb00 fe0c 	mul.w	lr, r0, ip
 8000f08:	45a6      	cmp	lr, r4
 8000f0a:	fa02 f201 	lsl.w	r2, r2, r1
 8000f0e:	d909      	bls.n	8000f24 <__udivmoddi4+0x1a0>
 8000f10:	193c      	adds	r4, r7, r4
 8000f12:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f16:	f080 809c 	bcs.w	8001052 <__udivmoddi4+0x2ce>
 8000f1a:	45a6      	cmp	lr, r4
 8000f1c:	f240 8099 	bls.w	8001052 <__udivmoddi4+0x2ce>
 8000f20:	3802      	subs	r0, #2
 8000f22:	443c      	add	r4, r7
 8000f24:	eba4 040e 	sub.w	r4, r4, lr
 8000f28:	fa1f fe83 	uxth.w	lr, r3
 8000f2c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f30:	fb09 4413 	mls	r4, r9, r3, r4
 8000f34:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f38:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f3c:	45a4      	cmp	ip, r4
 8000f3e:	d908      	bls.n	8000f52 <__udivmoddi4+0x1ce>
 8000f40:	193c      	adds	r4, r7, r4
 8000f42:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f46:	f080 8082 	bcs.w	800104e <__udivmoddi4+0x2ca>
 8000f4a:	45a4      	cmp	ip, r4
 8000f4c:	d97f      	bls.n	800104e <__udivmoddi4+0x2ca>
 8000f4e:	3b02      	subs	r3, #2
 8000f50:	443c      	add	r4, r7
 8000f52:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f56:	eba4 040c 	sub.w	r4, r4, ip
 8000f5a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f5e:	4564      	cmp	r4, ip
 8000f60:	4673      	mov	r3, lr
 8000f62:	46e1      	mov	r9, ip
 8000f64:	d362      	bcc.n	800102c <__udivmoddi4+0x2a8>
 8000f66:	d05f      	beq.n	8001028 <__udivmoddi4+0x2a4>
 8000f68:	b15d      	cbz	r5, 8000f82 <__udivmoddi4+0x1fe>
 8000f6a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f6e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f72:	fa04 f606 	lsl.w	r6, r4, r6
 8000f76:	fa22 f301 	lsr.w	r3, r2, r1
 8000f7a:	431e      	orrs	r6, r3
 8000f7c:	40cc      	lsrs	r4, r1
 8000f7e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f82:	2100      	movs	r1, #0
 8000f84:	e74f      	b.n	8000e26 <__udivmoddi4+0xa2>
 8000f86:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f8a:	0c01      	lsrs	r1, r0, #16
 8000f8c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f90:	b280      	uxth	r0, r0
 8000f92:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f96:	463b      	mov	r3, r7
 8000f98:	4638      	mov	r0, r7
 8000f9a:	463c      	mov	r4, r7
 8000f9c:	46b8      	mov	r8, r7
 8000f9e:	46be      	mov	lr, r7
 8000fa0:	2620      	movs	r6, #32
 8000fa2:	fbb1 f1f7 	udiv	r1, r1, r7
 8000fa6:	eba2 0208 	sub.w	r2, r2, r8
 8000faa:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000fae:	e766      	b.n	8000e7e <__udivmoddi4+0xfa>
 8000fb0:	4601      	mov	r1, r0
 8000fb2:	e718      	b.n	8000de6 <__udivmoddi4+0x62>
 8000fb4:	4610      	mov	r0, r2
 8000fb6:	e72c      	b.n	8000e12 <__udivmoddi4+0x8e>
 8000fb8:	f1c6 0220 	rsb	r2, r6, #32
 8000fbc:	fa2e f302 	lsr.w	r3, lr, r2
 8000fc0:	40b7      	lsls	r7, r6
 8000fc2:	40b1      	lsls	r1, r6
 8000fc4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fcc:	430a      	orrs	r2, r1
 8000fce:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fd2:	b2bc      	uxth	r4, r7
 8000fd4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fd8:	0c11      	lsrs	r1, r2, #16
 8000fda:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fde:	fb08 f904 	mul.w	r9, r8, r4
 8000fe2:	40b0      	lsls	r0, r6
 8000fe4:	4589      	cmp	r9, r1
 8000fe6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fea:	b280      	uxth	r0, r0
 8000fec:	d93e      	bls.n	800106c <__udivmoddi4+0x2e8>
 8000fee:	1879      	adds	r1, r7, r1
 8000ff0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ff4:	d201      	bcs.n	8000ffa <__udivmoddi4+0x276>
 8000ff6:	4589      	cmp	r9, r1
 8000ff8:	d81f      	bhi.n	800103a <__udivmoddi4+0x2b6>
 8000ffa:	eba1 0109 	sub.w	r1, r1, r9
 8000ffe:	fbb1 f9fe 	udiv	r9, r1, lr
 8001002:	fb09 f804 	mul.w	r8, r9, r4
 8001006:	fb0e 1119 	mls	r1, lr, r9, r1
 800100a:	b292      	uxth	r2, r2
 800100c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001010:	4542      	cmp	r2, r8
 8001012:	d229      	bcs.n	8001068 <__udivmoddi4+0x2e4>
 8001014:	18ba      	adds	r2, r7, r2
 8001016:	f109 31ff 	add.w	r1, r9, #4294967295
 800101a:	d2c4      	bcs.n	8000fa6 <__udivmoddi4+0x222>
 800101c:	4542      	cmp	r2, r8
 800101e:	d2c2      	bcs.n	8000fa6 <__udivmoddi4+0x222>
 8001020:	f1a9 0102 	sub.w	r1, r9, #2
 8001024:	443a      	add	r2, r7
 8001026:	e7be      	b.n	8000fa6 <__udivmoddi4+0x222>
 8001028:	45f0      	cmp	r8, lr
 800102a:	d29d      	bcs.n	8000f68 <__udivmoddi4+0x1e4>
 800102c:	ebbe 0302 	subs.w	r3, lr, r2
 8001030:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001034:	3801      	subs	r0, #1
 8001036:	46e1      	mov	r9, ip
 8001038:	e796      	b.n	8000f68 <__udivmoddi4+0x1e4>
 800103a:	eba7 0909 	sub.w	r9, r7, r9
 800103e:	4449      	add	r1, r9
 8001040:	f1a8 0c02 	sub.w	ip, r8, #2
 8001044:	fbb1 f9fe 	udiv	r9, r1, lr
 8001048:	fb09 f804 	mul.w	r8, r9, r4
 800104c:	e7db      	b.n	8001006 <__udivmoddi4+0x282>
 800104e:	4673      	mov	r3, lr
 8001050:	e77f      	b.n	8000f52 <__udivmoddi4+0x1ce>
 8001052:	4650      	mov	r0, sl
 8001054:	e766      	b.n	8000f24 <__udivmoddi4+0x1a0>
 8001056:	4608      	mov	r0, r1
 8001058:	e6fd      	b.n	8000e56 <__udivmoddi4+0xd2>
 800105a:	443b      	add	r3, r7
 800105c:	3a02      	subs	r2, #2
 800105e:	e733      	b.n	8000ec8 <__udivmoddi4+0x144>
 8001060:	f1ac 0c02 	sub.w	ip, ip, #2
 8001064:	443b      	add	r3, r7
 8001066:	e71c      	b.n	8000ea2 <__udivmoddi4+0x11e>
 8001068:	4649      	mov	r1, r9
 800106a:	e79c      	b.n	8000fa6 <__udivmoddi4+0x222>
 800106c:	eba1 0109 	sub.w	r1, r1, r9
 8001070:	46c4      	mov	ip, r8
 8001072:	fbb1 f9fe 	udiv	r9, r1, lr
 8001076:	fb09 f804 	mul.w	r8, r9, r4
 800107a:	e7c4      	b.n	8001006 <__udivmoddi4+0x282>

0800107c <__aeabi_idiv0>:
 800107c:	4770      	bx	lr
 800107e:	bf00      	nop

08001080 <can_uart_print>:
/* --------------------------------------------------------------------------
 * Local helpers
 * -------------------------------------------------------------------------- */

static void can_uart_print(const char *s)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)s, strlen(s), HAL_MAX_DELAY);
 8001088:	6878      	ldr	r0, [r7, #4]
 800108a:	f7ff f921 	bl	80002d0 <strlen>
 800108e:	4603      	mov	r3, r0
 8001090:	b29a      	uxth	r2, r3
 8001092:	f04f 33ff 	mov.w	r3, #4294967295
 8001096:	6879      	ldr	r1, [r7, #4]
 8001098:	4803      	ldr	r0, [pc, #12]	@ (80010a8 <can_uart_print+0x28>)
 800109a:	f003 fb23 	bl	80046e4 <HAL_UART_Transmit>
}
 800109e:	bf00      	nop
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	20000294 	.word	0x20000294

080010ac <CAN_IF_Init>:
/* --------------------------------------------------------------------------
 * Initialization
 * -------------------------------------------------------------------------- */

HAL_StatusTypeDef CAN_IF_Init(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b0ae      	sub	sp, #184	@ 0xb8
 80010b0:	af02      	add	r7, sp, #8
    HAL_StatusTypeDef status;
    CAN_FilterTypeDef sFilterConfig;
    char dbg[128];

    /* Configure a simple "accept all" filter into FIFO0 */
    memset(&sFilterConfig, 0, sizeof(sFilterConfig));
 80010b2:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 80010b6:	2228      	movs	r2, #40	@ 0x28
 80010b8:	2100      	movs	r1, #0
 80010ba:	4618      	mov	r0, r3
 80010bc:	f009 f82d 	bl	800a11a <memset>

    sFilterConfig.FilterBank           = 0;
 80010c0:	2300      	movs	r3, #0
 80010c2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    sFilterConfig.FilterMode           = CAN_FILTERMODE_IDMASK;
 80010c6:	2300      	movs	r3, #0
 80010c8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    sFilterConfig.FilterScale          = CAN_FILTERSCALE_32BIT;
 80010cc:	2301      	movs	r3, #1
 80010ce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    sFilterConfig.FilterIdHigh         = 0x0000;
 80010d2:	2300      	movs	r3, #0
 80010d4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    sFilterConfig.FilterIdLow          = 0x0000;
 80010d8:	2300      	movs	r3, #0
 80010da:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    sFilterConfig.FilterMaskIdHigh     = 0x0000;
 80010de:	2300      	movs	r3, #0
 80010e0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    sFilterConfig.FilterMaskIdLow      = 0x0000;
 80010e4:	2300      	movs	r3, #0
 80010e6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    sFilterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 80010ea:	2300      	movs	r3, #0
 80010ec:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    sFilterConfig.FilterActivation     = ENABLE;
 80010f0:	2301      	movs	r3, #1
 80010f2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    sFilterConfig.SlaveStartFilterBank = 14;
 80010f6:	230e      	movs	r3, #14
 80010f8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

    status = HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig);
 80010fc:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8001100:	4619      	mov	r1, r3
 8001102:	4839      	ldr	r0, [pc, #228]	@ (80011e8 <CAN_IF_Init+0x13c>)
 8001104:	f001 fbe4 	bl	80028d0 <HAL_CAN_ConfigFilter>
 8001108:	4603      	mov	r3, r0
 800110a:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
    snprintf(dbg, sizeof(dbg),
 800110e:	f897 20af 	ldrb.w	r2, [r7, #175]	@ 0xaf
             "CAN_IF: ConfigFilter status=%ld err=0x%08lX\r\n",
             (long)status, (unsigned long)hcan1.ErrorCode);
 8001112:	4b35      	ldr	r3, [pc, #212]	@ (80011e8 <CAN_IF_Init+0x13c>)
 8001114:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    snprintf(dbg, sizeof(dbg),
 8001116:	1d38      	adds	r0, r7, #4
 8001118:	9300      	str	r3, [sp, #0]
 800111a:	4613      	mov	r3, r2
 800111c:	4a33      	ldr	r2, [pc, #204]	@ (80011ec <CAN_IF_Init+0x140>)
 800111e:	2180      	movs	r1, #128	@ 0x80
 8001120:	f008 ff82 	bl	800a028 <sniprintf>
    can_uart_print(dbg);
 8001124:	1d3b      	adds	r3, r7, #4
 8001126:	4618      	mov	r0, r3
 8001128:	f7ff ffaa 	bl	8001080 <can_uart_print>
    if (status != HAL_OK)
 800112c:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8001130:	2b00      	cmp	r3, #0
 8001132:	d002      	beq.n	800113a <CAN_IF_Init+0x8e>
    {
        return status;
 8001134:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8001138:	e051      	b.n	80011de <CAN_IF_Init+0x132>
    }

    /* Start CAN peripheral (must be in LOOPBACK mode for one-board demo) */
    status = HAL_CAN_Start(&hcan1);
 800113a:	482b      	ldr	r0, [pc, #172]	@ (80011e8 <CAN_IF_Init+0x13c>)
 800113c:	f001 fca6 	bl	8002a8c <HAL_CAN_Start>
 8001140:	4603      	mov	r3, r0
 8001142:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
    snprintf(dbg, sizeof(dbg),
 8001146:	f897 20af 	ldrb.w	r2, [r7, #175]	@ 0xaf
             "CAN_IF: Start status=%ld state=%lu err=0x%08lX\r\n",
             (long)status,
             (unsigned long)hcan1.State,
 800114a:	4b27      	ldr	r3, [pc, #156]	@ (80011e8 <CAN_IF_Init+0x13c>)
 800114c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001150:	b2db      	uxtb	r3, r3
    snprintf(dbg, sizeof(dbg),
 8001152:	4619      	mov	r1, r3
             (unsigned long)hcan1.ErrorCode);
 8001154:	4b24      	ldr	r3, [pc, #144]	@ (80011e8 <CAN_IF_Init+0x13c>)
 8001156:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    snprintf(dbg, sizeof(dbg),
 8001158:	1d38      	adds	r0, r7, #4
 800115a:	9301      	str	r3, [sp, #4]
 800115c:	9100      	str	r1, [sp, #0]
 800115e:	4613      	mov	r3, r2
 8001160:	4a23      	ldr	r2, [pc, #140]	@ (80011f0 <CAN_IF_Init+0x144>)
 8001162:	2180      	movs	r1, #128	@ 0x80
 8001164:	f008 ff60 	bl	800a028 <sniprintf>
    can_uart_print(dbg);
 8001168:	1d3b      	adds	r3, r7, #4
 800116a:	4618      	mov	r0, r3
 800116c:	f7ff ff88 	bl	8001080 <can_uart_print>
    if (status != HAL_OK)
 8001170:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8001174:	2b00      	cmp	r3, #0
 8001176:	d002      	beq.n	800117e <CAN_IF_Init+0xd2>
    {
        return status;
 8001178:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 800117c:	e02f      	b.n	80011de <CAN_IF_Init+0x132>
    /* Enable CAN interrupts we care about:
       - RX FIFO0 message pending (for RX path)
       - Error notifications for debugging
       (TX mailboxes empty is not required for operation, only for notification)
    */
    status = HAL_CAN_ActivateNotification(
 800117e:	f648 5102 	movw	r1, #36098	@ 0x8d02
 8001182:	4819      	ldr	r0, [pc, #100]	@ (80011e8 <CAN_IF_Init+0x13c>)
 8001184:	f001 feed 	bl	8002f62 <HAL_CAN_ActivateNotification>
 8001188:	4603      	mov	r3, r0
 800118a:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
                 CAN_IT_BUSOFF |
                 CAN_IT_ERROR |
                 CAN_IT_LAST_ERROR_CODE |
                 CAN_IT_ERROR_WARNING);

    snprintf(dbg, sizeof(dbg),
 800118e:	f897 20af 	ldrb.w	r2, [r7, #175]	@ 0xaf
             "CAN_IF: ActivateNotification status=%ld err=0x%08lX\r\n",
             (long)status, (unsigned long)hcan1.ErrorCode);
 8001192:	4b15      	ldr	r3, [pc, #84]	@ (80011e8 <CAN_IF_Init+0x13c>)
 8001194:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    snprintf(dbg, sizeof(dbg),
 8001196:	1d38      	adds	r0, r7, #4
 8001198:	9300      	str	r3, [sp, #0]
 800119a:	4613      	mov	r3, r2
 800119c:	4a15      	ldr	r2, [pc, #84]	@ (80011f4 <CAN_IF_Init+0x148>)
 800119e:	2180      	movs	r1, #128	@ 0x80
 80011a0:	f008 ff42 	bl	800a028 <sniprintf>
    can_uart_print(dbg);
 80011a4:	1d3b      	adds	r3, r7, #4
 80011a6:	4618      	mov	r0, r3
 80011a8:	f7ff ff6a 	bl	8001080 <can_uart_print>
    if (status != HAL_OK)
 80011ac:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d002      	beq.n	80011ba <CAN_IF_Init+0x10e>
    {
        return status;
 80011b4:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 80011b8:	e011      	b.n	80011de <CAN_IF_Init+0x132>
    }

    /* Create RX message queue: up to 8 pending CAN messages */
    s_canRxQueue = osMessageQueueNew(8, sizeof(CAN_IF_Msg_t), &s_canRxQueueAttr);
 80011ba:	4a0f      	ldr	r2, [pc, #60]	@ (80011f8 <CAN_IF_Init+0x14c>)
 80011bc:	2110      	movs	r1, #16
 80011be:	2008      	movs	r0, #8
 80011c0:	f004 fc19 	bl	80059f6 <osMessageQueueNew>
 80011c4:	4603      	mov	r3, r0
 80011c6:	4a0d      	ldr	r2, [pc, #52]	@ (80011fc <CAN_IF_Init+0x150>)
 80011c8:	6013      	str	r3, [r2, #0]
    if (s_canRxQueue == NULL)
 80011ca:	4b0c      	ldr	r3, [pc, #48]	@ (80011fc <CAN_IF_Init+0x150>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d104      	bne.n	80011dc <CAN_IF_Init+0x130>
    {
        can_uart_print("CAN_IF: Failed to create RX queue\r\n");
 80011d2:	480b      	ldr	r0, [pc, #44]	@ (8001200 <CAN_IF_Init+0x154>)
 80011d4:	f7ff ff54 	bl	8001080 <can_uart_print>
        return HAL_ERROR;
 80011d8:	2301      	movs	r3, #1
 80011da:	e000      	b.n	80011de <CAN_IF_Init+0x132>
    }

    return HAL_OK;
 80011dc:	2300      	movs	r3, #0
}
 80011de:	4618      	mov	r0, r3
 80011e0:	37b0      	adds	r7, #176	@ 0xb0
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	2000026c 	.word	0x2000026c
 80011ec:	0800cb28 	.word	0x0800cb28
 80011f0:	0800cb58 	.word	0x0800cb58
 80011f4:	0800cb8c 	.word	0x0800cb8c
 80011f8:	0800d05c 	.word	0x0800d05c
 80011fc:	200001f8 	.word	0x200001f8
 8001200:	0800cbc4 	.word	0x0800cbc4

08001204 <CAN_IF_SendTelemetry>:
/* --------------------------------------------------------------------------
 * Telemetry transmit helper
 * -------------------------------------------------------------------------- */

HAL_StatusTypeDef CAN_IF_SendTelemetry(const VehicleState_t *vs)
{
 8001204:	b590      	push	{r4, r7, lr}
 8001206:	b0bb      	sub	sp, #236	@ 0xec
 8001208:	af04      	add	r7, sp, #16
 800120a:	6078      	str	r0, [r7, #4]
    if (vs == NULL)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d101      	bne.n	8001216 <CAN_IF_SendTelemetry+0x12>
    {
        return HAL_ERROR;
 8001212:	2301      	movs	r3, #1
 8001214:	e096      	b.n	8001344 <CAN_IF_SendTelemetry+0x140>
    }

    CAN_TxHeaderTypeDef txHeader;
    uint8_t  data[8] = {0};
 8001216:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800121a:	2200      	movs	r2, #0
 800121c:	601a      	str	r2, [r3, #0]
 800121e:	605a      	str	r2, [r3, #4]
    uint32_t mailbox;
    HAL_StatusTypeDef st;

    memset(&txHeader, 0, sizeof(txHeader));
 8001220:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8001224:	2218      	movs	r2, #24
 8001226:	2100      	movs	r1, #0
 8001228:	4618      	mov	r0, r3
 800122a:	f008 ff76 	bl	800a11a <memset>
    /* Pack vehicle state:
       - speed_kph * 10 (uint16)
       - engine_rpm (uint16)
       - coolant_temp_c * 10 (int16)
    */
    uint16_t speed10 = (uint16_t)(vs->speed_kph * 10.0f);
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	edd3 7a00 	vldr	s15, [r3]
 8001234:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001238:	ee67 7a87 	vmul.f32	s15, s15, s14
 800123c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001240:	ee17 3a90 	vmov	r3, s15
 8001244:	f8a7 30d6 	strh.w	r3, [r7, #214]	@ 0xd6
    int16_t  temp10  = (int16_t)(vs->coolant_temp_c * 10.0f);
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	edd3 7a02 	vldr	s15, [r3, #8]
 800124e:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001252:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001256:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800125a:	ee17 3a90 	vmov	r3, s15
 800125e:	f8a7 30d4 	strh.w	r3, [r7, #212]	@ 0xd4

    data[0] = (uint8_t)(speed10 >> 8);
 8001262:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	@ 0xd6
 8001266:	0a1b      	lsrs	r3, r3, #8
 8001268:	b29b      	uxth	r3, r3
 800126a:	b2db      	uxtb	r3, r3
 800126c:	f887 30ac 	strb.w	r3, [r7, #172]	@ 0xac
    data[1] = (uint8_t)(speed10 & 0xFF);
 8001270:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	@ 0xd6
 8001274:	b2db      	uxtb	r3, r3
 8001276:	f887 30ad 	strb.w	r3, [r7, #173]	@ 0xad

    data[2] = (uint8_t)(vs->engine_rpm >> 8);
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	889b      	ldrh	r3, [r3, #4]
 800127e:	0a1b      	lsrs	r3, r3, #8
 8001280:	b29b      	uxth	r3, r3
 8001282:	b2db      	uxtb	r3, r3
 8001284:	f887 30ae 	strb.w	r3, [r7, #174]	@ 0xae
    data[3] = (uint8_t)(vs->engine_rpm & 0xFF);
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	889b      	ldrh	r3, [r3, #4]
 800128c:	b2db      	uxtb	r3, r3
 800128e:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf

    data[4] = (uint8_t)(temp10 >> 8);
 8001292:	f9b7 30d4 	ldrsh.w	r3, [r7, #212]	@ 0xd4
 8001296:	121b      	asrs	r3, r3, #8
 8001298:	b21b      	sxth	r3, r3
 800129a:	b2db      	uxtb	r3, r3
 800129c:	f887 30b0 	strb.w	r3, [r7, #176]	@ 0xb0
    data[5] = (uint8_t)(temp10 & 0xFF);
 80012a0:	f8b7 30d4 	ldrh.w	r3, [r7, #212]	@ 0xd4
 80012a4:	b2db      	uxtb	r3, r3
 80012a6:	f887 30b1 	strb.w	r3, [r7, #177]	@ 0xb1

    txHeader.StdId = 0x100U;
 80012aa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80012ae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    txHeader.ExtId = 0U;
 80012b2:	2300      	movs	r3, #0
 80012b4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    txHeader.IDE   = CAN_ID_STD;
 80012b8:	2300      	movs	r3, #0
 80012ba:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    txHeader.RTR   = CAN_RTR_DATA;
 80012be:	2300      	movs	r3, #0
 80012c0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    txHeader.DLC   = 6U;
 80012c4:	2306      	movs	r3, #6
 80012c6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    txHeader.TransmitGlobalTime = DISABLE;
 80012ca:	2300      	movs	r3, #0
 80012cc:	f887 30c8 	strb.w	r3, [r7, #200]	@ 0xc8

    st = HAL_CAN_AddTxMessage(&hcan1, &txHeader, data, &mailbox);
 80012d0:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 80012d4:	f107 02ac 	add.w	r2, r7, #172	@ 0xac
 80012d8:	f107 01b4 	add.w	r1, r7, #180	@ 0xb4
 80012dc:	481b      	ldr	r0, [pc, #108]	@ (800134c <CAN_IF_SendTelemetry+0x148>)
 80012de:	f001 fc19 	bl	8002b14 <HAL_CAN_AddTxMessage>
 80012e2:	4603      	mov	r3, r0
 80012e4:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3

    if (st != HAL_OK)
 80012e8:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d027      	beq.n	8001340 <CAN_IF_SendTelemetry+0x13c>
    {
        /* Debug TX path: show state, error code and mailbox free level */
        char buf[160];
        uint32_t free = HAL_CAN_GetTxMailboxesFreeLevel(&hcan1);
 80012f0:	4816      	ldr	r0, [pc, #88]	@ (800134c <CAN_IF_SendTelemetry+0x148>)
 80012f2:	f001 fcdf 	bl	8002cb4 <HAL_CAN_GetTxMailboxesFreeLevel>
 80012f6:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
        snprintf(buf, sizeof(buf),
 80012fa:	f897 10d3 	ldrb.w	r1, [r7, #211]	@ 0xd3
                 "TX FAIL: st=%ld state=%lu err=0x%08lX free=%lu\r\n",
                 (long)st,
                 (unsigned long)hcan1.State,
 80012fe:	4b13      	ldr	r3, [pc, #76]	@ (800134c <CAN_IF_SendTelemetry+0x148>)
 8001300:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001304:	b2db      	uxtb	r3, r3
        snprintf(buf, sizeof(buf),
 8001306:	461c      	mov	r4, r3
                 (unsigned long)hcan1.ErrorCode,
 8001308:	4b10      	ldr	r3, [pc, #64]	@ (800134c <CAN_IF_SendTelemetry+0x148>)
 800130a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        snprintf(buf, sizeof(buf),
 800130c:	f107 0008 	add.w	r0, r7, #8
 8001310:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8001314:	9202      	str	r2, [sp, #8]
 8001316:	9301      	str	r3, [sp, #4]
 8001318:	9400      	str	r4, [sp, #0]
 800131a:	460b      	mov	r3, r1
 800131c:	4a0c      	ldr	r2, [pc, #48]	@ (8001350 <CAN_IF_SendTelemetry+0x14c>)
 800131e:	21a0      	movs	r1, #160	@ 0xa0
 8001320:	f008 fe82 	bl	800a028 <sniprintf>
                 (unsigned long)free);
        HAL_UART_Transmit(&huart2, (uint8_t *)buf, strlen(buf), HAL_MAX_DELAY);
 8001324:	f107 0308 	add.w	r3, r7, #8
 8001328:	4618      	mov	r0, r3
 800132a:	f7fe ffd1 	bl	80002d0 <strlen>
 800132e:	4603      	mov	r3, r0
 8001330:	b29a      	uxth	r2, r3
 8001332:	f107 0108 	add.w	r1, r7, #8
 8001336:	f04f 33ff 	mov.w	r3, #4294967295
 800133a:	4806      	ldr	r0, [pc, #24]	@ (8001354 <CAN_IF_SendTelemetry+0x150>)
 800133c:	f003 f9d2 	bl	80046e4 <HAL_UART_Transmit>
    }

    return st;
 8001340:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
}
 8001344:	4618      	mov	r0, r3
 8001346:	37dc      	adds	r7, #220	@ 0xdc
 8001348:	46bd      	mov	sp, r7
 800134a:	bd90      	pop	{r4, r7, pc}
 800134c:	2000026c 	.word	0x2000026c
 8001350:	0800cbe8 	.word	0x0800cbe8
 8001354:	20000294 	.word	0x20000294

08001358 <CAN_IF_SetLogging>:
/* --------------------------------------------------------------------------
 * Logging control / queue accessor
 * -------------------------------------------------------------------------- */

void CAN_IF_SetLogging(uint8_t enable)
{
 8001358:	b480      	push	{r7}
 800135a:	b083      	sub	sp, #12
 800135c:	af00      	add	r7, sp, #0
 800135e:	4603      	mov	r3, r0
 8001360:	71fb      	strb	r3, [r7, #7]
    s_canLogEnabled = (enable ? 1U : 0U);
 8001362:	79fb      	ldrb	r3, [r7, #7]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d001      	beq.n	800136c <CAN_IF_SetLogging+0x14>
 8001368:	2201      	movs	r2, #1
 800136a:	e000      	b.n	800136e <CAN_IF_SetLogging+0x16>
 800136c:	2200      	movs	r2, #0
 800136e:	4b04      	ldr	r3, [pc, #16]	@ (8001380 <CAN_IF_SetLogging+0x28>)
 8001370:	701a      	strb	r2, [r3, #0]
}
 8001372:	bf00      	nop
 8001374:	370c      	adds	r7, #12
 8001376:	46bd      	mov	sp, r7
 8001378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137c:	4770      	bx	lr
 800137e:	bf00      	nop
 8001380:	200001f4 	.word	0x200001f4

08001384 <CAN_IF_GetRxQueueHandle>:

osMessageQueueId_t CAN_IF_GetRxQueueHandle(void)
{
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0
    return s_canRxQueue;
 8001388:	4b03      	ldr	r3, [pc, #12]	@ (8001398 <CAN_IF_GetRxQueueHandle+0x14>)
 800138a:	681b      	ldr	r3, [r3, #0]
}
 800138c:	4618      	mov	r0, r3
 800138e:	46bd      	mov	sp, r7
 8001390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001394:	4770      	bx	lr
 8001396:	bf00      	nop
 8001398:	200001f8 	.word	0x200001f8

0800139c <CAN_IF_ProcessRxMsg>:
/* --------------------------------------------------------------------------
 * RX message processing (called from RTOS task)
 * -------------------------------------------------------------------------- */

void CAN_IF_ProcessRxMsg(const CAN_IF_Msg_t *msg)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b0a6      	sub	sp, #152	@ 0x98
 80013a0:	af02      	add	r7, sp, #8
 80013a2:	6078      	str	r0, [r7, #4]
    if (msg == NULL)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d045      	beq.n	8001436 <CAN_IF_ProcessRxMsg+0x9a>
    {
        return;
    }

    if (!s_canLogEnabled)
 80013aa:	4b26      	ldr	r3, [pc, #152]	@ (8001444 <CAN_IF_ProcessRxMsg+0xa8>)
 80013ac:	781b      	ldrb	r3, [r3, #0]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d043      	beq.n	800143a <CAN_IF_ProcessRxMsg+0x9e>
    }

    char buf[128];
    int len = snprintf(buf, sizeof(buf),
                       "CAN RX: ID=0x%03lX DLC=%u Data=",
                       (unsigned long)msg->id,
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681a      	ldr	r2, [r3, #0]
                       (unsigned int)msg->dlc);
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	791b      	ldrb	r3, [r3, #4]
    int len = snprintf(buf, sizeof(buf),
 80013ba:	f107 0008 	add.w	r0, r7, #8
 80013be:	9300      	str	r3, [sp, #0]
 80013c0:	4613      	mov	r3, r2
 80013c2:	4a21      	ldr	r2, [pc, #132]	@ (8001448 <CAN_IF_ProcessRxMsg+0xac>)
 80013c4:	2180      	movs	r1, #128	@ 0x80
 80013c6:	f008 fe2f 	bl	800a028 <sniprintf>
 80013ca:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88
    HAL_UART_Transmit(&huart2, (uint8_t *)buf, len, HAL_MAX_DELAY);
 80013ce:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80013d2:	b29a      	uxth	r2, r3
 80013d4:	f107 0108 	add.w	r1, r7, #8
 80013d8:	f04f 33ff 	mov.w	r3, #4294967295
 80013dc:	481b      	ldr	r0, [pc, #108]	@ (800144c <CAN_IF_ProcessRxMsg+0xb0>)
 80013de:	f003 f981 	bl	80046e4 <HAL_UART_Transmit>

    for (uint8_t i = 0; i < msg->dlc; i++)
 80013e2:	2300      	movs	r3, #0
 80013e4:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 80013e8:	e01b      	b.n	8001422 <CAN_IF_ProcessRxMsg+0x86>
    {
        len = snprintf(buf, sizeof(buf), "%02X ", msg->data[i]);
 80013ea:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 80013ee:	687a      	ldr	r2, [r7, #4]
 80013f0:	4413      	add	r3, r2
 80013f2:	795b      	ldrb	r3, [r3, #5]
 80013f4:	f107 0008 	add.w	r0, r7, #8
 80013f8:	4a15      	ldr	r2, [pc, #84]	@ (8001450 <CAN_IF_ProcessRxMsg+0xb4>)
 80013fa:	2180      	movs	r1, #128	@ 0x80
 80013fc:	f008 fe14 	bl	800a028 <sniprintf>
 8001400:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88
        HAL_UART_Transmit(&huart2, (uint8_t *)buf, len, HAL_MAX_DELAY);
 8001404:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001408:	b29a      	uxth	r2, r3
 800140a:	f107 0108 	add.w	r1, r7, #8
 800140e:	f04f 33ff 	mov.w	r3, #4294967295
 8001412:	480e      	ldr	r0, [pc, #56]	@ (800144c <CAN_IF_ProcessRxMsg+0xb0>)
 8001414:	f003 f966 	bl	80046e4 <HAL_UART_Transmit>
    for (uint8_t i = 0; i < msg->dlc; i++)
 8001418:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800141c:	3301      	adds	r3, #1
 800141e:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	791b      	ldrb	r3, [r3, #4]
 8001426:	f897 208f 	ldrb.w	r2, [r7, #143]	@ 0x8f
 800142a:	429a      	cmp	r2, r3
 800142c:	d3dd      	bcc.n	80013ea <CAN_IF_ProcessRxMsg+0x4e>
    }
    can_uart_print("\r\n");
 800142e:	4809      	ldr	r0, [pc, #36]	@ (8001454 <CAN_IF_ProcessRxMsg+0xb8>)
 8001430:	f7ff fe26 	bl	8001080 <can_uart_print>
 8001434:	e002      	b.n	800143c <CAN_IF_ProcessRxMsg+0xa0>
        return;
 8001436:	bf00      	nop
 8001438:	e000      	b.n	800143c <CAN_IF_ProcessRxMsg+0xa0>
        return;
 800143a:	bf00      	nop
}
 800143c:	3790      	adds	r7, #144	@ 0x90
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	200001f4 	.word	0x200001f4
 8001448:	0800cc1c 	.word	0x0800cc1c
 800144c:	20000294 	.word	0x20000294
 8001450:	0800cc3c 	.word	0x0800cc3c
 8001454:	0800cc44 	.word	0x0800cc44

08001458 <HAL_CAN_RxFifo0MsgPendingCallback>:
 * HAL callbacks
 * -------------------------------------------------------------------------- */

/* RX FIFO0 pending: called in interrupt context */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b090      	sub	sp, #64	@ 0x40
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
    if (hcan->Instance != CAN1)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	4a1c      	ldr	r2, [pc, #112]	@ (80014d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x80>)
 8001466:	4293      	cmp	r3, r2
 8001468:	d12d      	bne.n	80014c6 <HAL_CAN_RxFifo0MsgPendingCallback+0x6e>
    }

    CAN_RxHeaderTypeDef rxHeader;
    uint8_t data[8];

    if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rxHeader, data) != HAL_OK)
 800146a:	f107 031c 	add.w	r3, r7, #28
 800146e:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8001472:	2100      	movs	r1, #0
 8001474:	6878      	ldr	r0, [r7, #4]
 8001476:	f001 fc52 	bl	8002d1e <HAL_CAN_GetRxMessage>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d124      	bne.n	80014ca <HAL_CAN_RxFifo0MsgPendingCallback+0x72>
    {
        return;
    }

    if (s_canRxQueue == NULL)
 8001480:	4b16      	ldr	r3, [pc, #88]	@ (80014dc <HAL_CAN_RxFifo0MsgPendingCallback+0x84>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d022      	beq.n	80014ce <HAL_CAN_RxFifo0MsgPendingCallback+0x76>
    {
        return;
    }

    CAN_IF_Msg_t msg;
    msg.id  = rxHeader.StdId;
 8001488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800148a:	60fb      	str	r3, [r7, #12]
    msg.dlc = rxHeader.DLC;
 800148c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800148e:	b2db      	uxtb	r3, r3
 8001490:	743b      	strb	r3, [r7, #16]
    memset(msg.data, 0, sizeof(msg.data));
 8001492:	f107 030c 	add.w	r3, r7, #12
 8001496:	3305      	adds	r3, #5
 8001498:	2208      	movs	r2, #8
 800149a:	2100      	movs	r1, #0
 800149c:	4618      	mov	r0, r3
 800149e:	f008 fe3c 	bl	800a11a <memset>
    memcpy(msg.data, data, rxHeader.DLC);
 80014a2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80014a4:	f107 011c 	add.w	r1, r7, #28
 80014a8:	f107 030c 	add.w	r3, r7, #12
 80014ac:	3305      	adds	r3, #5
 80014ae:	4618      	mov	r0, r3
 80014b0:	f008 ff30 	bl	800a314 <memcpy>

    /* Drop on full queue rather than blocking in ISR */
    (void)osMessageQueuePut(s_canRxQueue, &msg, 0, 0);
 80014b4:	4b09      	ldr	r3, [pc, #36]	@ (80014dc <HAL_CAN_RxFifo0MsgPendingCallback+0x84>)
 80014b6:	6818      	ldr	r0, [r3, #0]
 80014b8:	f107 010c 	add.w	r1, r7, #12
 80014bc:	2300      	movs	r3, #0
 80014be:	2200      	movs	r2, #0
 80014c0:	f004 fb0c 	bl	8005adc <osMessageQueuePut>
 80014c4:	e004      	b.n	80014d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x78>
        return;
 80014c6:	bf00      	nop
 80014c8:	e002      	b.n	80014d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x78>
        return;
 80014ca:	bf00      	nop
 80014cc:	e000      	b.n	80014d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x78>
        return;
 80014ce:	bf00      	nop
}
 80014d0:	3740      	adds	r7, #64	@ 0x40
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	40006400 	.word	0x40006400
 80014dc:	200001f8 	.word	0x200001f8

080014e0 <HAL_CAN_TxMailbox0CompleteCallback>:
/* Optional TX-complete callbacks.
   Not required for freeing mailboxes (hardware does that),
   but useful if you want to add debug prints later.
*/
void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80014e0:	b480      	push	{r7}
 80014e2:	b083      	sub	sp, #12
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
    (void)hcan;
}
 80014e8:	bf00      	nop
 80014ea:	370c      	adds	r7, #12
 80014ec:	46bd      	mov	sp, r7
 80014ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f2:	4770      	bx	lr

080014f4 <HAL_CAN_TxMailbox1CompleteCallback>:

void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80014f4:	b480      	push	{r7}
 80014f6:	b083      	sub	sp, #12
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
    (void)hcan;
}
 80014fc:	bf00      	nop
 80014fe:	370c      	adds	r7, #12
 8001500:	46bd      	mov	sp, r7
 8001502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001506:	4770      	bx	lr

08001508 <HAL_CAN_TxMailbox2CompleteCallback>:

void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001508:	b480      	push	{r7}
 800150a:	b083      	sub	sp, #12
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
    (void)hcan;
}
 8001510:	bf00      	nop
 8001512:	370c      	adds	r7, #12
 8001514:	46bd      	mov	sp, r7
 8001516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151a:	4770      	bx	lr

0800151c <cli_uart_print>:
/* --------------------------------------------------------------------------
 * Local helpers
 * -------------------------------------------------------------------------- */

static void cli_uart_print(const char *s)
{
 800151c:	b590      	push	{r4, r7, lr}
 800151e:	b083      	sub	sp, #12
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
    if (s_cliUart == NULL) return;
 8001524:	4b0a      	ldr	r3, [pc, #40]	@ (8001550 <cli_uart_print+0x34>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d00d      	beq.n	8001548 <cli_uart_print+0x2c>
    HAL_UART_Transmit(s_cliUart, (uint8_t *)s, strlen(s), HAL_MAX_DELAY);
 800152c:	4b08      	ldr	r3, [pc, #32]	@ (8001550 <cli_uart_print+0x34>)
 800152e:	681c      	ldr	r4, [r3, #0]
 8001530:	6878      	ldr	r0, [r7, #4]
 8001532:	f7fe fecd 	bl	80002d0 <strlen>
 8001536:	4603      	mov	r3, r0
 8001538:	b29a      	uxth	r2, r3
 800153a:	f04f 33ff 	mov.w	r3, #4294967295
 800153e:	6879      	ldr	r1, [r7, #4]
 8001540:	4620      	mov	r0, r4
 8001542:	f003 f8cf 	bl	80046e4 <HAL_UART_Transmit>
 8001546:	e000      	b.n	800154a <cli_uart_print+0x2e>
    if (s_cliUart == NULL) return;
 8001548:	bf00      	nop
}
 800154a:	370c      	adds	r7, #12
 800154c:	46bd      	mov	sp, r7
 800154e:	bd90      	pop	{r4, r7, pc}
 8001550:	200001fc 	.word	0x200001fc

08001554 <cli_push>:

static void cli_push(uint8_t c)
{
 8001554:	b480      	push	{r7}
 8001556:	b085      	sub	sp, #20
 8001558:	af00      	add	r7, sp, #0
 800155a:	4603      	mov	r3, r0
 800155c:	71fb      	strb	r3, [r7, #7]
    uint8_t next = (uint8_t)((s_cliHead + 1U) % sizeof(s_cliBuf));
 800155e:	4b0f      	ldr	r3, [pc, #60]	@ (800159c <cli_push+0x48>)
 8001560:	781b      	ldrb	r3, [r3, #0]
 8001562:	b2db      	uxtb	r3, r3
 8001564:	3301      	adds	r3, #1
 8001566:	b2db      	uxtb	r3, r3
 8001568:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800156c:	73fb      	strb	r3, [r7, #15]
    if (next != s_cliTail)
 800156e:	4b0c      	ldr	r3, [pc, #48]	@ (80015a0 <cli_push+0x4c>)
 8001570:	781b      	ldrb	r3, [r3, #0]
 8001572:	b2db      	uxtb	r3, r3
 8001574:	7bfa      	ldrb	r2, [r7, #15]
 8001576:	429a      	cmp	r2, r3
 8001578:	d009      	beq.n	800158e <cli_push+0x3a>
    {
        s_cliBuf[s_cliHead] = c;
 800157a:	4b08      	ldr	r3, [pc, #32]	@ (800159c <cli_push+0x48>)
 800157c:	781b      	ldrb	r3, [r3, #0]
 800157e:	b2db      	uxtb	r3, r3
 8001580:	4619      	mov	r1, r3
 8001582:	4a08      	ldr	r2, [pc, #32]	@ (80015a4 <cli_push+0x50>)
 8001584:	79fb      	ldrb	r3, [r7, #7]
 8001586:	5453      	strb	r3, [r2, r1]
        s_cliHead = next;
 8001588:	4a04      	ldr	r2, [pc, #16]	@ (800159c <cli_push+0x48>)
 800158a:	7bfb      	ldrb	r3, [r7, #15]
 800158c:	7013      	strb	r3, [r2, #0]
    }
    /* If full, silently drop */
}
 800158e:	bf00      	nop
 8001590:	3714      	adds	r7, #20
 8001592:	46bd      	mov	sp, r7
 8001594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001598:	4770      	bx	lr
 800159a:	bf00      	nop
 800159c:	20000248 	.word	0x20000248
 80015a0:	20000249 	.word	0x20000249
 80015a4:	20000208 	.word	0x20000208

080015a8 <cli_handle_char>:

/* Local line-based parser */
static void cli_handle_char(uint8_t c)
{
 80015a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015aa:	b0ab      	sub	sp, #172	@ 0xac
 80015ac:	af06      	add	r7, sp, #24
 80015ae:	4603      	mov	r3, r0
 80015b0:	71fb      	strb	r3, [r7, #7]
    static char line[32];
    static uint8_t idx = 0;

    if (c == '\r' || c == '\n')
 80015b2:	79fb      	ldrb	r3, [r7, #7]
 80015b4:	2b0d      	cmp	r3, #13
 80015b6:	d003      	beq.n	80015c0 <cli_handle_char+0x18>
 80015b8:	79fb      	ldrb	r3, [r7, #7]
 80015ba:	2b0a      	cmp	r3, #10
 80015bc:	f040 80ea 	bne.w	8001794 <cli_handle_char+0x1ec>
    {
        if (idx == 0)
 80015c0:	4b83      	ldr	r3, [pc, #524]	@ (80017d0 <cli_handle_char+0x228>)
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d103      	bne.n	80015d0 <cli_handle_char+0x28>
        {
            cli_uart_print("\r\n> ");
 80015c8:	4882      	ldr	r0, [pc, #520]	@ (80017d4 <cli_handle_char+0x22c>)
 80015ca:	f7ff ffa7 	bl	800151c <cli_uart_print>
            return;
 80015ce:	e0fb      	b.n	80017c8 <cli_handle_char+0x220>
        }

        line[idx] = '\0';
 80015d0:	4b7f      	ldr	r3, [pc, #508]	@ (80017d0 <cli_handle_char+0x228>)
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	461a      	mov	r2, r3
 80015d6:	4b80      	ldr	r3, [pc, #512]	@ (80017d8 <cli_handle_char+0x230>)
 80015d8:	2100      	movs	r1, #0
 80015da:	5499      	strb	r1, [r3, r2]
        idx = 0;
 80015dc:	4b7c      	ldr	r3, [pc, #496]	@ (80017d0 <cli_handle_char+0x228>)
 80015de:	2200      	movs	r2, #0
 80015e0:	701a      	strb	r2, [r3, #0]

        /* --- Command decoding --- */

        if ((strcmp(line, "h") == 0) || (strcmp(line, "help") == 0))
 80015e2:	497e      	ldr	r1, [pc, #504]	@ (80017dc <cli_handle_char+0x234>)
 80015e4:	487c      	ldr	r0, [pc, #496]	@ (80017d8 <cli_handle_char+0x230>)
 80015e6:	f7fe fe13 	bl	8000210 <strcmp>
 80015ea:	4603      	mov	r3, r0
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d006      	beq.n	80015fe <cli_handle_char+0x56>
 80015f0:	497b      	ldr	r1, [pc, #492]	@ (80017e0 <cli_handle_char+0x238>)
 80015f2:	4879      	ldr	r0, [pc, #484]	@ (80017d8 <cli_handle_char+0x230>)
 80015f4:	f7fe fe0c 	bl	8000210 <strcmp>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d118      	bne.n	8001630 <cli_handle_char+0x88>
        {
            cli_uart_print("\r\nCommands:\r\n");
 80015fe:	4879      	ldr	r0, [pc, #484]	@ (80017e4 <cli_handle_char+0x23c>)
 8001600:	f7ff ff8c 	bl	800151c <cli_uart_print>
            cli_uart_print("  help          - show this help\r\n");
 8001604:	4878      	ldr	r0, [pc, #480]	@ (80017e8 <cli_handle_char+0x240>)
 8001606:	f7ff ff89 	bl	800151c <cli_uart_print>
            cli_uart_print("  status        - show basic vehicle state\r\n");
 800160a:	4878      	ldr	r0, [pc, #480]	@ (80017ec <cli_handle_char+0x244>)
 800160c:	f7ff ff86 	bl	800151c <cli_uart_print>
            cli_uart_print("  veh status    - show detailed vehicle state\r\n");
 8001610:	4877      	ldr	r0, [pc, #476]	@ (80017f0 <cli_handle_char+0x248>)
 8001612:	f7ff ff83 	bl	800151c <cli_uart_print>
            cli_uart_print("  veh speed X   - set target speed to X km/h\r\n");
 8001616:	4877      	ldr	r0, [pc, #476]	@ (80017f4 <cli_handle_char+0x24c>)
 8001618:	f7ff ff80 	bl	800151c <cli_uart_print>
            cli_uart_print("  veh cool-hot  - inject coolant overheat\r\n");
 800161c:	4876      	ldr	r0, [pc, #472]	@ (80017f8 <cli_handle_char+0x250>)
 800161e:	f7ff ff7d 	bl	800151c <cli_uart_print>
            cli_uart_print("  log on        - enable CAN RX logging\r\n");
 8001622:	4876      	ldr	r0, [pc, #472]	@ (80017fc <cli_handle_char+0x254>)
 8001624:	f7ff ff7a 	bl	800151c <cli_uart_print>
            cli_uart_print("  log off       - disable CAN RX logging\r\n> ");
 8001628:	4875      	ldr	r0, [pc, #468]	@ (8001800 <cli_handle_char+0x258>)
 800162a:	f7ff ff77 	bl	800151c <cli_uart_print>
        if ((strcmp(line, "h") == 0) || (strcmp(line, "help") == 0))
 800162e:	e0cb      	b.n	80017c8 <cli_handle_char+0x220>
        }
        else if (strcmp(line, "status") == 0)
 8001630:	4974      	ldr	r1, [pc, #464]	@ (8001804 <cli_handle_char+0x25c>)
 8001632:	4869      	ldr	r0, [pc, #420]	@ (80017d8 <cli_handle_char+0x230>)
 8001634:	f7fe fdec 	bl	8000210 <strcmp>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d12c      	bne.n	8001698 <cli_handle_char+0xf0>
        {
            if (s_vehicle)
 800163e:	4b72      	ldr	r3, [pc, #456]	@ (8001808 <cli_handle_char+0x260>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d024      	beq.n	8001690 <cli_handle_char+0xe8>
                char buf[128];
                snprintf(buf, sizeof(buf),
                         "\r\nSpeed:   %.1f km/h\r\n"
                         "RPM:     %u\r\n"
                         "Coolant: %.1f C\r\n> ",
                         s_vehicle->speed_kph,
 8001646:	4b70      	ldr	r3, [pc, #448]	@ (8001808 <cli_handle_char+0x260>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	681b      	ldr	r3, [r3, #0]
                snprintf(buf, sizeof(buf),
 800164c:	4618      	mov	r0, r3
 800164e:	f7fe ffab 	bl	80005a8 <__aeabi_f2d>
 8001652:	4604      	mov	r4, r0
 8001654:	460d      	mov	r5, r1
                         s_vehicle->engine_rpm,
 8001656:	4b6c      	ldr	r3, [pc, #432]	@ (8001808 <cli_handle_char+0x260>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	889b      	ldrh	r3, [r3, #4]
                snprintf(buf, sizeof(buf),
 800165c:	461e      	mov	r6, r3
                         s_vehicle->coolant_temp_c);
 800165e:	4b6a      	ldr	r3, [pc, #424]	@ (8001808 <cli_handle_char+0x260>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	689b      	ldr	r3, [r3, #8]
                snprintf(buf, sizeof(buf),
 8001664:	4618      	mov	r0, r3
 8001666:	f7fe ff9f 	bl	80005a8 <__aeabi_f2d>
 800166a:	4602      	mov	r2, r0
 800166c:	460b      	mov	r3, r1
 800166e:	f107 000c 	add.w	r0, r7, #12
 8001672:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001676:	9602      	str	r6, [sp, #8]
 8001678:	e9cd 4500 	strd	r4, r5, [sp]
 800167c:	4a63      	ldr	r2, [pc, #396]	@ (800180c <cli_handle_char+0x264>)
 800167e:	2180      	movs	r1, #128	@ 0x80
 8001680:	f008 fcd2 	bl	800a028 <sniprintf>
                cli_uart_print(buf);
 8001684:	f107 030c 	add.w	r3, r7, #12
 8001688:	4618      	mov	r0, r3
 800168a:	f7ff ff47 	bl	800151c <cli_uart_print>
        if ((strcmp(line, "h") == 0) || (strcmp(line, "help") == 0))
 800168e:	e09b      	b.n	80017c8 <cli_handle_char+0x220>
            }
            else
            {
                cli_uart_print("\r\n[ERR] No vehicle bound to CLI\r\n> ");
 8001690:	485f      	ldr	r0, [pc, #380]	@ (8001810 <cli_handle_char+0x268>)
 8001692:	f7ff ff43 	bl	800151c <cli_uart_print>
        if ((strcmp(line, "h") == 0) || (strcmp(line, "help") == 0))
 8001696:	e097      	b.n	80017c8 <cli_handle_char+0x220>
            }
        }
        else if (strcmp(line, "log on") == 0)
 8001698:	495e      	ldr	r1, [pc, #376]	@ (8001814 <cli_handle_char+0x26c>)
 800169a:	484f      	ldr	r0, [pc, #316]	@ (80017d8 <cli_handle_char+0x230>)
 800169c:	f7fe fdb8 	bl	8000210 <strcmp>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d106      	bne.n	80016b4 <cli_handle_char+0x10c>
        {
            CAN_IF_SetLogging(1);
 80016a6:	2001      	movs	r0, #1
 80016a8:	f7ff fe56 	bl	8001358 <CAN_IF_SetLogging>
            cli_uart_print("\r\nCAN logging ENABLED\r\n> ");
 80016ac:	485a      	ldr	r0, [pc, #360]	@ (8001818 <cli_handle_char+0x270>)
 80016ae:	f7ff ff35 	bl	800151c <cli_uart_print>
        if ((strcmp(line, "h") == 0) || (strcmp(line, "help") == 0))
 80016b2:	e089      	b.n	80017c8 <cli_handle_char+0x220>
        }
        else if (strcmp(line, "log off") == 0)
 80016b4:	4959      	ldr	r1, [pc, #356]	@ (800181c <cli_handle_char+0x274>)
 80016b6:	4848      	ldr	r0, [pc, #288]	@ (80017d8 <cli_handle_char+0x230>)
 80016b8:	f7fe fdaa 	bl	8000210 <strcmp>
 80016bc:	4603      	mov	r3, r0
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d106      	bne.n	80016d0 <cli_handle_char+0x128>
        {
            CAN_IF_SetLogging(0);
 80016c2:	2000      	movs	r0, #0
 80016c4:	f7ff fe48 	bl	8001358 <CAN_IF_SetLogging>
            cli_uart_print("\r\nCAN logging DISABLED\r\n> ");
 80016c8:	4855      	ldr	r0, [pc, #340]	@ (8001820 <cli_handle_char+0x278>)
 80016ca:	f7ff ff27 	bl	800151c <cli_uart_print>
        if ((strcmp(line, "h") == 0) || (strcmp(line, "help") == 0))
 80016ce:	e07b      	b.n	80017c8 <cli_handle_char+0x220>
        }
        else if (strcmp(line, "veh status") == 0)
 80016d0:	4954      	ldr	r1, [pc, #336]	@ (8001824 <cli_handle_char+0x27c>)
 80016d2:	4841      	ldr	r0, [pc, #260]	@ (80017d8 <cli_handle_char+0x230>)
 80016d4:	f7fe fd9c 	bl	8000210 <strcmp>
 80016d8:	4603      	mov	r3, r0
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d121      	bne.n	8001722 <cli_handle_char+0x17a>
            snprintf(buf, sizeof(buf),
                     "\r\nVehicle:\r\n"
                     "  Speed   : %.1f km/h\r\n"
                     "  RPM     : %u\r\n"
                     "  Coolant : %.1f C\r\n> ",
                     g_vehicle.speed_kph,
 80016de:	4b52      	ldr	r3, [pc, #328]	@ (8001828 <cli_handle_char+0x280>)
 80016e0:	681b      	ldr	r3, [r3, #0]
            snprintf(buf, sizeof(buf),
 80016e2:	4618      	mov	r0, r3
 80016e4:	f7fe ff60 	bl	80005a8 <__aeabi_f2d>
 80016e8:	4604      	mov	r4, r0
 80016ea:	460d      	mov	r5, r1
                     g_vehicle.engine_rpm,
 80016ec:	4b4e      	ldr	r3, [pc, #312]	@ (8001828 <cli_handle_char+0x280>)
 80016ee:	889b      	ldrh	r3, [r3, #4]
            snprintf(buf, sizeof(buf),
 80016f0:	461e      	mov	r6, r3
                     g_vehicle.coolant_temp_c);
 80016f2:	4b4d      	ldr	r3, [pc, #308]	@ (8001828 <cli_handle_char+0x280>)
 80016f4:	689b      	ldr	r3, [r3, #8]
            snprintf(buf, sizeof(buf),
 80016f6:	4618      	mov	r0, r3
 80016f8:	f7fe ff56 	bl	80005a8 <__aeabi_f2d>
 80016fc:	4602      	mov	r2, r0
 80016fe:	460b      	mov	r3, r1
 8001700:	f107 000c 	add.w	r0, r7, #12
 8001704:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001708:	9602      	str	r6, [sp, #8]
 800170a:	e9cd 4500 	strd	r4, r5, [sp]
 800170e:	4a47      	ldr	r2, [pc, #284]	@ (800182c <cli_handle_char+0x284>)
 8001710:	2180      	movs	r1, #128	@ 0x80
 8001712:	f008 fc89 	bl	800a028 <sniprintf>
            cli_uart_print(buf);
 8001716:	f107 030c 	add.w	r3, r7, #12
 800171a:	4618      	mov	r0, r3
 800171c:	f7ff fefe 	bl	800151c <cli_uart_print>
        if ((strcmp(line, "h") == 0) || (strcmp(line, "help") == 0))
 8001720:	e052      	b.n	80017c8 <cli_handle_char+0x220>
        }
        else if (strncmp(line, "veh speed ", 10) == 0)
 8001722:	220a      	movs	r2, #10
 8001724:	4942      	ldr	r1, [pc, #264]	@ (8001830 <cli_handle_char+0x288>)
 8001726:	482c      	ldr	r0, [pc, #176]	@ (80017d8 <cli_handle_char+0x230>)
 8001728:	f008 fcff 	bl	800a12a <strncmp>
 800172c:	4603      	mov	r3, r0
 800172e:	2b00      	cmp	r3, #0
 8001730:	d114      	bne.n	800175c <cli_handle_char+0x1b4>
        {
            float v = atof(&line[10]);  /* very simple parsing; assumes valid input */
 8001732:	4840      	ldr	r0, [pc, #256]	@ (8001834 <cli_handle_char+0x28c>)
 8001734:	f007 f898 	bl	8008868 <atof>
 8001738:	ec53 2b10 	vmov	r2, r3, d0
 800173c:	4610      	mov	r0, r2
 800173e:	4619      	mov	r1, r3
 8001740:	f7ff fa82 	bl	8000c48 <__aeabi_d2f>
 8001744:	4603      	mov	r3, r0
 8001746:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
            Vehicle_SetTargetSpeed(&g_vehicle, v);
 800174a:	ed97 0a23 	vldr	s0, [r7, #140]	@ 0x8c
 800174e:	4836      	ldr	r0, [pc, #216]	@ (8001828 <cli_handle_char+0x280>)
 8001750:	f000 fdea 	bl	8002328 <Vehicle_SetTargetSpeed>
            cli_uart_print("\r\nOK: speed updated\r\n> ");
 8001754:	4838      	ldr	r0, [pc, #224]	@ (8001838 <cli_handle_char+0x290>)
 8001756:	f7ff fee1 	bl	800151c <cli_uart_print>
        if ((strcmp(line, "h") == 0) || (strcmp(line, "help") == 0))
 800175a:	e035      	b.n	80017c8 <cli_handle_char+0x220>
        }
        else if (strcmp(line, "veh cool-hot") == 0)
 800175c:	4937      	ldr	r1, [pc, #220]	@ (800183c <cli_handle_char+0x294>)
 800175e:	481e      	ldr	r0, [pc, #120]	@ (80017d8 <cli_handle_char+0x230>)
 8001760:	f7fe fd56 	bl	8000210 <strcmp>
 8001764:	4603      	mov	r3, r0
 8001766:	2b00      	cmp	r3, #0
 8001768:	d110      	bne.n	800178c <cli_handle_char+0x1e4>
        {
            /* Quick overheat demo */
            Vehicle_Force(&g_vehicle,
 800176a:	4b2f      	ldr	r3, [pc, #188]	@ (8001828 <cli_handle_char+0x280>)
 800176c:	edd3 7a00 	vldr	s15, [r3]
 8001770:	4b2d      	ldr	r3, [pc, #180]	@ (8001828 <cli_handle_char+0x280>)
 8001772:	889b      	ldrh	r3, [r3, #4]
 8001774:	eddf 0a32 	vldr	s1, [pc, #200]	@ 8001840 <cli_handle_char+0x298>
 8001778:	4619      	mov	r1, r3
 800177a:	eeb0 0a67 	vmov.f32	s0, s15
 800177e:	482a      	ldr	r0, [pc, #168]	@ (8001828 <cli_handle_char+0x280>)
 8001780:	f000 fdf2 	bl	8002368 <Vehicle_Force>
                          g_vehicle.speed_kph,
                          g_vehicle.engine_rpm,
                          115.0f);
            cli_uart_print("\r\nInjected: coolant overheat\r\n> ");
 8001784:	482f      	ldr	r0, [pc, #188]	@ (8001844 <cli_handle_char+0x29c>)
 8001786:	f7ff fec9 	bl	800151c <cli_uart_print>
        if ((strcmp(line, "h") == 0) || (strcmp(line, "help") == 0))
 800178a:	e01d      	b.n	80017c8 <cli_handle_char+0x220>
        }
        else
        {
            cli_uart_print("\r\nUnknown command. Try 'help'.\r\n> ");
 800178c:	482e      	ldr	r0, [pc, #184]	@ (8001848 <cli_handle_char+0x2a0>)
 800178e:	f7ff fec5 	bl	800151c <cli_uart_print>
        if ((strcmp(line, "h") == 0) || (strcmp(line, "help") == 0))
 8001792:	e019      	b.n	80017c8 <cli_handle_char+0x220>
        }
    }
    else
    {
        if (idx < (sizeof(line) - 1U))
 8001794:	4b0e      	ldr	r3, [pc, #56]	@ (80017d0 <cli_handle_char+0x228>)
 8001796:	781b      	ldrb	r3, [r3, #0]
 8001798:	2b1e      	cmp	r3, #30
 800179a:	d815      	bhi.n	80017c8 <cli_handle_char+0x220>
        {
            line[idx++] = (char)c;
 800179c:	4b0c      	ldr	r3, [pc, #48]	@ (80017d0 <cli_handle_char+0x228>)
 800179e:	781b      	ldrb	r3, [r3, #0]
 80017a0:	1c5a      	adds	r2, r3, #1
 80017a2:	b2d1      	uxtb	r1, r2
 80017a4:	4a0a      	ldr	r2, [pc, #40]	@ (80017d0 <cli_handle_char+0x228>)
 80017a6:	7011      	strb	r1, [r2, #0]
 80017a8:	461a      	mov	r2, r3
 80017aa:	79f9      	ldrb	r1, [r7, #7]
 80017ac:	4b0a      	ldr	r3, [pc, #40]	@ (80017d8 <cli_handle_char+0x230>)
 80017ae:	5499      	strb	r1, [r3, r2]

            /* Echo */
            if (s_cliUart)
 80017b0:	4b26      	ldr	r3, [pc, #152]	@ (800184c <cli_handle_char+0x2a4>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d007      	beq.n	80017c8 <cli_handle_char+0x220>
            {
                HAL_UART_Transmit(s_cliUart, &c, 1, HAL_MAX_DELAY);
 80017b8:	4b24      	ldr	r3, [pc, #144]	@ (800184c <cli_handle_char+0x2a4>)
 80017ba:	6818      	ldr	r0, [r3, #0]
 80017bc:	1df9      	adds	r1, r7, #7
 80017be:	f04f 33ff 	mov.w	r3, #4294967295
 80017c2:	2201      	movs	r2, #1
 80017c4:	f002 ff8e 	bl	80046e4 <HAL_UART_Transmit>
            }
        }
        /* else: line overflow, extra chars ignored */
    }
}
 80017c8:	3794      	adds	r7, #148	@ 0x94
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017ce:	bf00      	nop
 80017d0:	2000024a 	.word	0x2000024a
 80017d4:	0800cc48 	.word	0x0800cc48
 80017d8:	2000024c 	.word	0x2000024c
 80017dc:	0800cc50 	.word	0x0800cc50
 80017e0:	0800cc54 	.word	0x0800cc54
 80017e4:	0800cc5c 	.word	0x0800cc5c
 80017e8:	0800cc6c 	.word	0x0800cc6c
 80017ec:	0800cc90 	.word	0x0800cc90
 80017f0:	0800ccc0 	.word	0x0800ccc0
 80017f4:	0800ccf0 	.word	0x0800ccf0
 80017f8:	0800cd20 	.word	0x0800cd20
 80017fc:	0800cd4c 	.word	0x0800cd4c
 8001800:	0800cd78 	.word	0x0800cd78
 8001804:	0800cda8 	.word	0x0800cda8
 8001808:	20000200 	.word	0x20000200
 800180c:	0800cdb0 	.word	0x0800cdb0
 8001810:	0800cde8 	.word	0x0800cde8
 8001814:	0800ce0c 	.word	0x0800ce0c
 8001818:	0800ce14 	.word	0x0800ce14
 800181c:	0800ce30 	.word	0x0800ce30
 8001820:	0800ce38 	.word	0x0800ce38
 8001824:	0800ce54 	.word	0x0800ce54
 8001828:	200002dc 	.word	0x200002dc
 800182c:	0800ce60 	.word	0x0800ce60
 8001830:	0800ceac 	.word	0x0800ceac
 8001834:	20000256 	.word	0x20000256
 8001838:	0800ceb8 	.word	0x0800ceb8
 800183c:	0800ced0 	.word	0x0800ced0
 8001840:	42e60000 	.word	0x42e60000
 8001844:	0800cee0 	.word	0x0800cee0
 8001848:	0800cf04 	.word	0x0800cf04
 800184c:	200001fc 	.word	0x200001fc

08001850 <CLI_IF_Init>:
/* --------------------------------------------------------------------------
 * Public API
 * -------------------------------------------------------------------------- */

void CLI_IF_Init(UART_HandleTypeDef *huart, VehicleState_t *vehicle)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b082      	sub	sp, #8
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
 8001858:	6039      	str	r1, [r7, #0]
    s_cliUart  = huart;
 800185a:	4a0f      	ldr	r2, [pc, #60]	@ (8001898 <CLI_IF_Init+0x48>)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6013      	str	r3, [r2, #0]
    s_vehicle  = vehicle;
 8001860:	4a0e      	ldr	r2, [pc, #56]	@ (800189c <CLI_IF_Init+0x4c>)
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	6013      	str	r3, [r2, #0]
    s_cliHead  = 0;
 8001866:	4b0e      	ldr	r3, [pc, #56]	@ (80018a0 <CLI_IF_Init+0x50>)
 8001868:	2200      	movs	r2, #0
 800186a:	701a      	strb	r2, [r3, #0]
    s_cliTail  = 0;
 800186c:	4b0d      	ldr	r3, [pc, #52]	@ (80018a4 <CLI_IF_Init+0x54>)
 800186e:	2200      	movs	r2, #0
 8001870:	701a      	strb	r2, [r3, #0]

    if (s_cliUart)
 8001872:	4b09      	ldr	r3, [pc, #36]	@ (8001898 <CLI_IF_Init+0x48>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d009      	beq.n	800188e <CLI_IF_Init+0x3e>
    {
        /* Start RX interrupt */
        HAL_UART_Receive_IT(s_cliUart, &s_rxByte, 1);
 800187a:	4b07      	ldr	r3, [pc, #28]	@ (8001898 <CLI_IF_Init+0x48>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	2201      	movs	r2, #1
 8001880:	4909      	ldr	r1, [pc, #36]	@ (80018a8 <CLI_IF_Init+0x58>)
 8001882:	4618      	mov	r0, r3
 8001884:	f002 ffb9 	bl	80047fa <HAL_UART_Receive_IT>
        cli_uart_print("\r\nCLI ready. Type 'help' and press Enter.\r\n> ");
 8001888:	4808      	ldr	r0, [pc, #32]	@ (80018ac <CLI_IF_Init+0x5c>)
 800188a:	f7ff fe47 	bl	800151c <cli_uart_print>
    }
}
 800188e:	bf00      	nop
 8001890:	3708      	adds	r7, #8
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	200001fc 	.word	0x200001fc
 800189c:	20000200 	.word	0x20000200
 80018a0:	20000248 	.word	0x20000248
 80018a4:	20000249 	.word	0x20000249
 80018a8:	20000204 	.word	0x20000204
 80018ac:	0800cf28 	.word	0x0800cf28

080018b0 <CLI_IF_Task>:

void CLI_IF_Task(void)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b082      	sub	sp, #8
 80018b4:	af00      	add	r7, sp, #0
    /* Drain ring buffer and feed the line parser */
    while (s_cliTail != s_cliHead)
 80018b6:	e014      	b.n	80018e2 <CLI_IF_Task+0x32>
    {
        uint8_t c = s_cliBuf[s_cliTail];
 80018b8:	4b10      	ldr	r3, [pc, #64]	@ (80018fc <CLI_IF_Task+0x4c>)
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	b2db      	uxtb	r3, r3
 80018be:	461a      	mov	r2, r3
 80018c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001900 <CLI_IF_Task+0x50>)
 80018c2:	5c9b      	ldrb	r3, [r3, r2]
 80018c4:	71fb      	strb	r3, [r7, #7]
        s_cliTail = (uint8_t)((s_cliTail + 1U) % sizeof(s_cliBuf));
 80018c6:	4b0d      	ldr	r3, [pc, #52]	@ (80018fc <CLI_IF_Task+0x4c>)
 80018c8:	781b      	ldrb	r3, [r3, #0]
 80018ca:	b2db      	uxtb	r3, r3
 80018cc:	3301      	adds	r3, #1
 80018ce:	b2db      	uxtb	r3, r3
 80018d0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80018d4:	b2da      	uxtb	r2, r3
 80018d6:	4b09      	ldr	r3, [pc, #36]	@ (80018fc <CLI_IF_Task+0x4c>)
 80018d8:	701a      	strb	r2, [r3, #0]
        cli_handle_char(c);
 80018da:	79fb      	ldrb	r3, [r7, #7]
 80018dc:	4618      	mov	r0, r3
 80018de:	f7ff fe63 	bl	80015a8 <cli_handle_char>
    while (s_cliTail != s_cliHead)
 80018e2:	4b06      	ldr	r3, [pc, #24]	@ (80018fc <CLI_IF_Task+0x4c>)
 80018e4:	781b      	ldrb	r3, [r3, #0]
 80018e6:	b2da      	uxtb	r2, r3
 80018e8:	4b06      	ldr	r3, [pc, #24]	@ (8001904 <CLI_IF_Task+0x54>)
 80018ea:	781b      	ldrb	r3, [r3, #0]
 80018ec:	b2db      	uxtb	r3, r3
 80018ee:	429a      	cmp	r2, r3
 80018f0:	d1e2      	bne.n	80018b8 <CLI_IF_Task+0x8>
    }
}
 80018f2:	bf00      	nop
 80018f4:	bf00      	nop
 80018f6:	3708      	adds	r7, #8
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	20000249 	.word	0x20000249
 8001900:	20000208 	.word	0x20000208
 8001904:	20000248 	.word	0x20000248

08001908 <HAL_UART_RxCpltCallback>:
/* --------------------------------------------------------------------------
 * HAL Weak callback override  lives in this module now
 * -------------------------------------------------------------------------- */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b082      	sub	sp, #8
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
    if (huart == s_cliUart)
 8001910:	4b0a      	ldr	r3, [pc, #40]	@ (800193c <HAL_UART_RxCpltCallback+0x34>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	687a      	ldr	r2, [r7, #4]
 8001916:	429a      	cmp	r2, r3
 8001918:	d10b      	bne.n	8001932 <HAL_UART_RxCpltCallback+0x2a>
    {
        cli_push(s_rxByte);
 800191a:	4b09      	ldr	r3, [pc, #36]	@ (8001940 <HAL_UART_RxCpltCallback+0x38>)
 800191c:	781b      	ldrb	r3, [r3, #0]
 800191e:	4618      	mov	r0, r3
 8001920:	f7ff fe18 	bl	8001554 <cli_push>
        HAL_UART_Receive_IT(s_cliUart, &s_rxByte, 1);
 8001924:	4b05      	ldr	r3, [pc, #20]	@ (800193c <HAL_UART_RxCpltCallback+0x34>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	2201      	movs	r2, #1
 800192a:	4905      	ldr	r1, [pc, #20]	@ (8001940 <HAL_UART_RxCpltCallback+0x38>)
 800192c:	4618      	mov	r0, r3
 800192e:	f002 ff64 	bl	80047fa <HAL_UART_Receive_IT>
    }
}
 8001932:	bf00      	nop
 8001934:	3708      	adds	r7, #8
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	200001fc 	.word	0x200001fc
 8001940:	20000204 	.word	0x20000204

08001944 <uart_print>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

static void uart_print(const char *s)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b082      	sub	sp, #8
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)s, strlen(s), HAL_MAX_DELAY);
 800194c:	6878      	ldr	r0, [r7, #4]
 800194e:	f7fe fcbf 	bl	80002d0 <strlen>
 8001952:	4603      	mov	r3, r0
 8001954:	b29a      	uxth	r2, r3
 8001956:	f04f 33ff 	mov.w	r3, #4294967295
 800195a:	6879      	ldr	r1, [r7, #4]
 800195c:	4803      	ldr	r0, [pc, #12]	@ (800196c <uart_print+0x28>)
 800195e:	f002 fec1 	bl	80046e4 <HAL_UART_Transmit>
}
 8001962:	bf00      	nop
 8001964:	3708      	adds	r7, #8
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop
 800196c:	20000294 	.word	0x20000294

08001970 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001974:	f000 fe3e 	bl	80025f4 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001978:	f000 f85c 	bl	8001a34 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800197c:	f000 f91c 	bl	8001bb8 <MX_GPIO_Init>
  MX_CAN1_Init();
 8001980:	f000 f8b8 	bl	8001af4 <MX_CAN1_Init>
  MX_USART2_UART_Init();
 8001984:	f000 f8ee 	bl	8001b64 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  uart_print("\r\n=== Mini ECU  CAN + RTOS Telemetry Node ===\r\n");
 8001988:	481b      	ldr	r0, [pc, #108]	@ (80019f8 <main+0x88>)
 800198a:	f7ff ffdb 	bl	8001944 <uart_print>

  /* Initialize vehicle model */
  Vehicle_Init(&g_vehicle);
 800198e:	481b      	ldr	r0, [pc, #108]	@ (80019fc <main+0x8c>)
 8001990:	f000 fbf2 	bl	8002178 <Vehicle_Init>

  /* Initialize CAN interface (filters, start, queue, notifications) */
  if (CAN_IF_Init() != HAL_OK)
 8001994:	f7ff fb8a 	bl	80010ac <CAN_IF_Init>
 8001998:	4603      	mov	r3, r0
 800199a:	2b00      	cmp	r3, #0
 800199c:	d004      	beq.n	80019a8 <main+0x38>
  {
    uart_print("CAN_IF_Init FAILED, halting\r\n");
 800199e:	4818      	ldr	r0, [pc, #96]	@ (8001a00 <main+0x90>)
 80019a0:	f7ff ffd0 	bl	8001944 <uart_print>
    Error_Handler();
 80019a4:	f000 f9c6 	bl	8001d34 <Error_Handler>
  }

  /* Initialize CLI interface (starts UART RX internally) */
  CLI_IF_Init(&huart2, &g_vehicle);
 80019a8:	4914      	ldr	r1, [pc, #80]	@ (80019fc <main+0x8c>)
 80019aa:	4816      	ldr	r0, [pc, #88]	@ (8001a04 <main+0x94>)
 80019ac:	f7ff ff50 	bl	8001850 <CLI_IF_Init>

  uart_print("Init complete, creating RTOS tasks...\r\n");
 80019b0:	4815      	ldr	r0, [pc, #84]	@ (8001a08 <main+0x98>)
 80019b2:	f7ff ffc7 	bl	8001944 <uart_print>

  /* Initialize the RTOS kernel */
  osKernelInitialize();
 80019b6:	f003 fee5 	bl	8005784 <osKernelInitialize>

  /* Create VehicleTask: updates model + sends telemetry */
  vehicleTaskHandle = osThreadNew(VehicleTask, NULL, &vehicleTask_attributes);
 80019ba:	4a14      	ldr	r2, [pc, #80]	@ (8001a0c <main+0x9c>)
 80019bc:	2100      	movs	r1, #0
 80019be:	4814      	ldr	r0, [pc, #80]	@ (8001a10 <main+0xa0>)
 80019c0:	f003 ff3f 	bl	8005842 <osThreadNew>
 80019c4:	4603      	mov	r3, r0
 80019c6:	4a13      	ldr	r2, [pc, #76]	@ (8001a14 <main+0xa4>)
 80019c8:	6013      	str	r3, [r2, #0]

  /* Create CliTask: runs CLI_IF_Task() in a loop */
  cliTaskHandle = osThreadNew(CliTask, NULL, &cliTask_attributes);
 80019ca:	4a13      	ldr	r2, [pc, #76]	@ (8001a18 <main+0xa8>)
 80019cc:	2100      	movs	r1, #0
 80019ce:	4813      	ldr	r0, [pc, #76]	@ (8001a1c <main+0xac>)
 80019d0:	f003 ff37 	bl	8005842 <osThreadNew>
 80019d4:	4603      	mov	r3, r0
 80019d6:	4a12      	ldr	r2, [pc, #72]	@ (8001a20 <main+0xb0>)
 80019d8:	6013      	str	r3, [r2, #0]

  /* Create CAN RX task: consumes messages from CAN_IF RX queue */
  canRxTaskHandle = osThreadNew(CanRxTask, NULL, &canRxTask_attributes);
 80019da:	4a12      	ldr	r2, [pc, #72]	@ (8001a24 <main+0xb4>)
 80019dc:	2100      	movs	r1, #0
 80019de:	4812      	ldr	r0, [pc, #72]	@ (8001a28 <main+0xb8>)
 80019e0:	f003 ff2f 	bl	8005842 <osThreadNew>
 80019e4:	4603      	mov	r3, r0
 80019e6:	4a11      	ldr	r2, [pc, #68]	@ (8001a2c <main+0xbc>)
 80019e8:	6013      	str	r3, [r2, #0]

  /* Start the RTOS scheduler (never returns) */
  osKernelStart();
 80019ea:	f003 feef 	bl	80057cc <osKernelStart>

  /* We should never reach here */
  uart_print("ERROR: osKernelStart returned!\r\n");
 80019ee:	4810      	ldr	r0, [pc, #64]	@ (8001a30 <main+0xc0>)
 80019f0:	f7ff ffa8 	bl	8001944 <uart_print>

  /* USER CODE END 2 */

  /* Infinite loop (should never execute with RTOS running) */
  while (1)
 80019f4:	bf00      	nop
 80019f6:	e7fd      	b.n	80019f4 <main+0x84>
 80019f8:	0800cf84 	.word	0x0800cf84
 80019fc:	200002dc 	.word	0x200002dc
 8001a00:	0800cfb8 	.word	0x0800cfb8
 8001a04:	20000294 	.word	0x20000294
 8001a08:	0800cfd8 	.word	0x0800cfd8
 8001a0c:	0800d098 	.word	0x0800d098
 8001a10:	08001c95 	.word	0x08001c95
 8001a14:	200002e8 	.word	0x200002e8
 8001a18:	0800d0bc 	.word	0x0800d0bc
 8001a1c:	08001cd1 	.word	0x08001cd1
 8001a20:	200002ec 	.word	0x200002ec
 8001a24:	0800d074 	.word	0x0800d074
 8001a28:	08001ce9 	.word	0x08001ce9
 8001a2c:	200002f0 	.word	0x200002f0
 8001a30:	0800d000 	.word	0x0800d000

08001a34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b094      	sub	sp, #80	@ 0x50
 8001a38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a3a:	f107 031c 	add.w	r3, r7, #28
 8001a3e:	2234      	movs	r2, #52	@ 0x34
 8001a40:	2100      	movs	r1, #0
 8001a42:	4618      	mov	r0, r3
 8001a44:	f008 fb69 	bl	800a11a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a48:	f107 0308 	add.w	r3, r7, #8
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	601a      	str	r2, [r3, #0]
 8001a50:	605a      	str	r2, [r3, #4]
 8001a52:	609a      	str	r2, [r3, #8]
 8001a54:	60da      	str	r2, [r3, #12]
 8001a56:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a58:	2300      	movs	r3, #0
 8001a5a:	607b      	str	r3, [r7, #4]
 8001a5c:	4b23      	ldr	r3, [pc, #140]	@ (8001aec <SystemClock_Config+0xb8>)
 8001a5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a60:	4a22      	ldr	r2, [pc, #136]	@ (8001aec <SystemClock_Config+0xb8>)
 8001a62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a66:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a68:	4b20      	ldr	r3, [pc, #128]	@ (8001aec <SystemClock_Config+0xb8>)
 8001a6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a70:	607b      	str	r3, [r7, #4]
 8001a72:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001a74:	2300      	movs	r3, #0
 8001a76:	603b      	str	r3, [r7, #0]
 8001a78:	4b1d      	ldr	r3, [pc, #116]	@ (8001af0 <SystemClock_Config+0xbc>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001a80:	4a1b      	ldr	r2, [pc, #108]	@ (8001af0 <SystemClock_Config+0xbc>)
 8001a82:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a86:	6013      	str	r3, [r2, #0]
 8001a88:	4b19      	ldr	r3, [pc, #100]	@ (8001af0 <SystemClock_Config+0xbc>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001a90:	603b      	str	r3, [r7, #0]
 8001a92:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a94:	2302      	movs	r3, #2
 8001a96:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a9c:	2310      	movs	r3, #16
 8001a9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001aa4:	f107 031c 	add.w	r3, r7, #28
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f002 fb2d 	bl	8004108 <HAL_RCC_OscConfig>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d001      	beq.n	8001ab8 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001ab4:	f000 f93e 	bl	8001d34 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ab8:	230f      	movs	r3, #15
 8001aba:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001abc:	2300      	movs	r3, #0
 8001abe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001ac4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ac8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001aca:	2300      	movs	r3, #0
 8001acc:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001ace:	f107 0308 	add.w	r3, r7, #8
 8001ad2:	2100      	movs	r1, #0
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f001 ffcd 	bl	8003a74 <HAL_RCC_ClockConfig>
 8001ada:	4603      	mov	r3, r0
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d001      	beq.n	8001ae4 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8001ae0:	f000 f928 	bl	8001d34 <Error_Handler>
  }
}
 8001ae4:	bf00      	nop
 8001ae6:	3750      	adds	r7, #80	@ 0x50
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	40023800 	.word	0x40023800
 8001af0:	40007000 	.word	0x40007000

08001af4 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN CAN1_Init 1 */
  /* Leave reset handling to HAL  no manual FORCE_RESET here */
  /* USER CODE END CAN1_Init 1 */

  hcan1.Instance = CAN1;
 8001af8:	4b18      	ldr	r3, [pc, #96]	@ (8001b5c <MX_CAN1_Init+0x68>)
 8001afa:	4a19      	ldr	r2, [pc, #100]	@ (8001b60 <MX_CAN1_Init+0x6c>)
 8001afc:	601a      	str	r2, [r3, #0]
  /* Typical, safe timing for F4 (APB1 = 45 MHz):
     - Prescaler = 16
     - 1 (sync) + 13 + 2 = 16 TQ per bit
     => ~ 45 MHz / (16 * 16)  175 kbps (exact speed isnt critical in loopback)
  */
  hcan1.Init.Prescaler           = 16;
 8001afe:	4b17      	ldr	r3, [pc, #92]	@ (8001b5c <MX_CAN1_Init+0x68>)
 8001b00:	2210      	movs	r2, #16
 8001b02:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode                = CAN_MODE_LOOPBACK;   // single-board testing
 8001b04:	4b15      	ldr	r3, [pc, #84]	@ (8001b5c <MX_CAN1_Init+0x68>)
 8001b06:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001b0a:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth       = CAN_SJW_1TQ;
 8001b0c:	4b13      	ldr	r3, [pc, #76]	@ (8001b5c <MX_CAN1_Init+0x68>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1            = CAN_BS1_13TQ;
 8001b12:	4b12      	ldr	r3, [pc, #72]	@ (8001b5c <MX_CAN1_Init+0x68>)
 8001b14:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 8001b18:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2            = CAN_BS2_2TQ;
 8001b1a:	4b10      	ldr	r3, [pc, #64]	@ (8001b5c <MX_CAN1_Init+0x68>)
 8001b1c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001b20:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode   = DISABLE;
 8001b22:	4b0e      	ldr	r3, [pc, #56]	@ (8001b5c <MX_CAN1_Init+0x68>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff          = DISABLE;
 8001b28:	4b0c      	ldr	r3, [pc, #48]	@ (8001b5c <MX_CAN1_Init+0x68>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp          = DISABLE;
 8001b2e:	4b0b      	ldr	r3, [pc, #44]	@ (8001b5c <MX_CAN1_Init+0x68>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission  = ENABLE;
 8001b34:	4b09      	ldr	r3, [pc, #36]	@ (8001b5c <MX_CAN1_Init+0x68>)
 8001b36:	2201      	movs	r2, #1
 8001b38:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked   = DISABLE;
 8001b3a:	4b08      	ldr	r3, [pc, #32]	@ (8001b5c <MX_CAN1_Init+0x68>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority= DISABLE;
 8001b40:	4b06      	ldr	r3, [pc, #24]	@ (8001b5c <MX_CAN1_Init+0x68>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	775a      	strb	r2, [r3, #29]

  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001b46:	4805      	ldr	r0, [pc, #20]	@ (8001b5c <MX_CAN1_Init+0x68>)
 8001b48:	f000 fdc6 	bl	80026d8 <HAL_CAN_Init>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d001      	beq.n	8001b56 <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 8001b52:	f000 f8ef 	bl	8001d34 <Error_Handler>
  }

  /* USER CODE BEGIN CAN1_Init 2 */
  /* USER CODE END CAN1_Init 2 */
}
 8001b56:	bf00      	nop
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	2000026c 	.word	0x2000026c
 8001b60:	40006400 	.word	0x40006400

08001b64 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_Init 0 */
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */
  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001b68:	4b11      	ldr	r3, [pc, #68]	@ (8001bb0 <MX_USART2_UART_Init+0x4c>)
 8001b6a:	4a12      	ldr	r2, [pc, #72]	@ (8001bb4 <MX_USART2_UART_Init+0x50>)
 8001b6c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001b6e:	4b10      	ldr	r3, [pc, #64]	@ (8001bb0 <MX_USART2_UART_Init+0x4c>)
 8001b70:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b74:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b76:	4b0e      	ldr	r3, [pc, #56]	@ (8001bb0 <MX_USART2_UART_Init+0x4c>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b7c:	4b0c      	ldr	r3, [pc, #48]	@ (8001bb0 <MX_USART2_UART_Init+0x4c>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b82:	4b0b      	ldr	r3, [pc, #44]	@ (8001bb0 <MX_USART2_UART_Init+0x4c>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b88:	4b09      	ldr	r3, [pc, #36]	@ (8001bb0 <MX_USART2_UART_Init+0x4c>)
 8001b8a:	220c      	movs	r2, #12
 8001b8c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b8e:	4b08      	ldr	r3, [pc, #32]	@ (8001bb0 <MX_USART2_UART_Init+0x4c>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b94:	4b06      	ldr	r3, [pc, #24]	@ (8001bb0 <MX_USART2_UART_Init+0x4c>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b9a:	4805      	ldr	r0, [pc, #20]	@ (8001bb0 <MX_USART2_UART_Init+0x4c>)
 8001b9c:	f002 fd52 	bl	8004644 <HAL_UART_Init>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d001      	beq.n	8001baa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001ba6:	f000 f8c5 	bl	8001d34 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
  /* USER CODE END USART2_Init 2 */

}
 8001baa:	bf00      	nop
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	20000294 	.word	0x20000294
 8001bb4:	40004400 	.word	0x40004400

08001bb8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b08a      	sub	sp, #40	@ 0x28
 8001bbc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bbe:	f107 0314 	add.w	r3, r7, #20
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	601a      	str	r2, [r3, #0]
 8001bc6:	605a      	str	r2, [r3, #4]
 8001bc8:	609a      	str	r2, [r3, #8]
 8001bca:	60da      	str	r2, [r3, #12]
 8001bcc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bce:	2300      	movs	r3, #0
 8001bd0:	613b      	str	r3, [r7, #16]
 8001bd2:	4b2d      	ldr	r3, [pc, #180]	@ (8001c88 <MX_GPIO_Init+0xd0>)
 8001bd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bd6:	4a2c      	ldr	r2, [pc, #176]	@ (8001c88 <MX_GPIO_Init+0xd0>)
 8001bd8:	f043 0304 	orr.w	r3, r3, #4
 8001bdc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bde:	4b2a      	ldr	r3, [pc, #168]	@ (8001c88 <MX_GPIO_Init+0xd0>)
 8001be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001be2:	f003 0304 	and.w	r3, r3, #4
 8001be6:	613b      	str	r3, [r7, #16]
 8001be8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001bea:	2300      	movs	r3, #0
 8001bec:	60fb      	str	r3, [r7, #12]
 8001bee:	4b26      	ldr	r3, [pc, #152]	@ (8001c88 <MX_GPIO_Init+0xd0>)
 8001bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bf2:	4a25      	ldr	r2, [pc, #148]	@ (8001c88 <MX_GPIO_Init+0xd0>)
 8001bf4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001bf8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bfa:	4b23      	ldr	r3, [pc, #140]	@ (8001c88 <MX_GPIO_Init+0xd0>)
 8001bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c02:	60fb      	str	r3, [r7, #12]
 8001c04:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c06:	2300      	movs	r3, #0
 8001c08:	60bb      	str	r3, [r7, #8]
 8001c0a:	4b1f      	ldr	r3, [pc, #124]	@ (8001c88 <MX_GPIO_Init+0xd0>)
 8001c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c0e:	4a1e      	ldr	r2, [pc, #120]	@ (8001c88 <MX_GPIO_Init+0xd0>)
 8001c10:	f043 0301 	orr.w	r3, r3, #1
 8001c14:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c16:	4b1c      	ldr	r3, [pc, #112]	@ (8001c88 <MX_GPIO_Init+0xd0>)
 8001c18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c1a:	f003 0301 	and.w	r3, r3, #1
 8001c1e:	60bb      	str	r3, [r7, #8]
 8001c20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c22:	2300      	movs	r3, #0
 8001c24:	607b      	str	r3, [r7, #4]
 8001c26:	4b18      	ldr	r3, [pc, #96]	@ (8001c88 <MX_GPIO_Init+0xd0>)
 8001c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c2a:	4a17      	ldr	r2, [pc, #92]	@ (8001c88 <MX_GPIO_Init+0xd0>)
 8001c2c:	f043 0302 	orr.w	r3, r3, #2
 8001c30:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c32:	4b15      	ldr	r3, [pc, #84]	@ (8001c88 <MX_GPIO_Init+0xd0>)
 8001c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c36:	f003 0302 	and.w	r3, r3, #2
 8001c3a:	607b      	str	r3, [r7, #4]
 8001c3c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001c3e:	2200      	movs	r2, #0
 8001c40:	2120      	movs	r1, #32
 8001c42:	4812      	ldr	r0, [pc, #72]	@ (8001c8c <MX_GPIO_Init+0xd4>)
 8001c44:	f001 fefc 	bl	8003a40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001c48:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001c4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001c4e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001c52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c54:	2300      	movs	r3, #0
 8001c56:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001c58:	f107 0314 	add.w	r3, r7, #20
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	480c      	ldr	r0, [pc, #48]	@ (8001c90 <MX_GPIO_Init+0xd8>)
 8001c60:	f001 fd5a 	bl	8003718 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001c64:	2320      	movs	r3, #32
 8001c66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c68:	2301      	movs	r3, #1
 8001c6a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c70:	2300      	movs	r3, #0
 8001c72:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001c74:	f107 0314 	add.w	r3, r7, #20
 8001c78:	4619      	mov	r1, r3
 8001c7a:	4804      	ldr	r0, [pc, #16]	@ (8001c8c <MX_GPIO_Init+0xd4>)
 8001c7c:	f001 fd4c 	bl	8003718 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001c80:	bf00      	nop
 8001c82:	3728      	adds	r7, #40	@ 0x28
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}
 8001c88:	40023800 	.word	0x40023800
 8001c8c:	40020000 	.word	0x40020000
 8001c90:	40020800 	.word	0x40020800

08001c94 <VehicleTask>:

/**
  * @brief Task that updates the vehicle model and sends CAN telemetry.
  */
static void VehicleTask(void *argument)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b084      	sub	sp, #16
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
  (void)argument;

  const uint32_t period_ms = 100U;
 8001c9c:	2364      	movs	r3, #100	@ 0x64
 8001c9e:	60bb      	str	r3, [r7, #8]
  uint32_t last_wake = osKernelGetTickCount();
 8001ca0:	f003 fdba 	bl	8005818 <osKernelGetTickCount>
 8001ca4:	60f8      	str	r0, [r7, #12]

  for (;;)
  {
    /* 0.1 s step */
    Vehicle_Update(&g_vehicle, 0.1f);
 8001ca6:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8001cc8 <VehicleTask+0x34>
 8001caa:	4808      	ldr	r0, [pc, #32]	@ (8001ccc <VehicleTask+0x38>)
 8001cac:	f000 fa80 	bl	80021b0 <Vehicle_Update>

    /* Broadcast telemetry on CAN */
    (void)CAN_IF_SendTelemetry(&g_vehicle);
 8001cb0:	4806      	ldr	r0, [pc, #24]	@ (8001ccc <VehicleTask+0x38>)
 8001cb2:	f7ff faa7 	bl	8001204 <CAN_IF_SendTelemetry>

    last_wake += period_ms;
 8001cb6:	68fa      	ldr	r2, [r7, #12]
 8001cb8:	68bb      	ldr	r3, [r7, #8]
 8001cba:	4413      	add	r3, r2
 8001cbc:	60fb      	str	r3, [r7, #12]
    (void)osDelayUntil(last_wake);
 8001cbe:	68f8      	ldr	r0, [r7, #12]
 8001cc0:	f003 fe6c 	bl	800599c <osDelayUntil>
    Vehicle_Update(&g_vehicle, 0.1f);
 8001cc4:	bf00      	nop
 8001cc6:	e7ee      	b.n	8001ca6 <VehicleTask+0x12>
 8001cc8:	3dcccccd 	.word	0x3dcccccd
 8001ccc:	200002dc 	.word	0x200002dc

08001cd0 <CliTask>:
  * @brief Task that runs the CLI interface.
  *
  * CLI_IF_Task() drains the ring buffer and parses commands.
  */
static void CliTask(void *argument)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b082      	sub	sp, #8
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  (void)argument;

  for (;;)
  {
    CLI_IF_Task();
 8001cd8:	f7ff fdea 	bl	80018b0 <CLI_IF_Task>
    /* Small delay to yield CPU; CLI_IF_Task is non-blocking */
    osDelay(10);
 8001cdc:	200a      	movs	r0, #10
 8001cde:	f003 fe42 	bl	8005966 <osDelay>
    CLI_IF_Task();
 8001ce2:	bf00      	nop
 8001ce4:	e7f8      	b.n	8001cd8 <CliTask+0x8>
	...

08001ce8 <CanRxTask>:

/**
  * @brief Task that waits for CAN frames and lets CAN_IF process them.
  */
static void CanRxTask(void *argument)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b088      	sub	sp, #32
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  (void)argument;

  osMessageQueueId_t q = CAN_IF_GetRxQueueHandle();
 8001cf0:	f7ff fb48 	bl	8001384 <CAN_IF_GetRxQueueHandle>
 8001cf4:	61f8      	str	r0, [r7, #28]
  if (q == NULL)
 8001cf6:	69fb      	ldr	r3, [r7, #28]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d107      	bne.n	8001d0c <CanRxTask+0x24>
  {
    uart_print("CanRxTask: RX queue is NULL!\r\n");
 8001cfc:	480c      	ldr	r0, [pc, #48]	@ (8001d30 <CanRxTask+0x48>)
 8001cfe:	f7ff fe21 	bl	8001944 <uart_print>
    /* Loop with delay rather than crashing */
    for (;;)
    {
      osDelay(1000);
 8001d02:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001d06:	f003 fe2e 	bl	8005966 <osDelay>
 8001d0a:	e7fa      	b.n	8001d02 <CanRxTask+0x1a>

  for (;;)
  {
    CAN_IF_Msg_t msg;
    /* Wait forever for next CAN message */
    if (osMessageQueueGet(q, &msg, NULL, osWaitForever) == osOK)
 8001d0c:	f107 010c 	add.w	r1, r7, #12
 8001d10:	f04f 33ff 	mov.w	r3, #4294967295
 8001d14:	2200      	movs	r2, #0
 8001d16:	69f8      	ldr	r0, [r7, #28]
 8001d18:	f003 ff40 	bl	8005b9c <osMessageQueueGet>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d1f4      	bne.n	8001d0c <CanRxTask+0x24>
    {
      /* Let CAN interface layer handle/log the message */
      CAN_IF_ProcessRxMsg(&msg);
 8001d22:	f107 030c 	add.w	r3, r7, #12
 8001d26:	4618      	mov	r0, r3
 8001d28:	f7ff fb38 	bl	800139c <CAN_IF_ProcessRxMsg>
  {
 8001d2c:	e7ee      	b.n	8001d0c <CanRxTask+0x24>
 8001d2e:	bf00      	nop
 8001d30:	0800d024 	.word	0x0800d024

08001d34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d34:	b480      	push	{r7}
 8001d36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d38:	b672      	cpsid	i
}
 8001d3a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d3c:	bf00      	nop
 8001d3e:	e7fd      	b.n	8001d3c <Error_Handler+0x8>

08001d40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b082      	sub	sp, #8
 8001d44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d46:	2300      	movs	r3, #0
 8001d48:	607b      	str	r3, [r7, #4]
 8001d4a:	4b12      	ldr	r3, [pc, #72]	@ (8001d94 <HAL_MspInit+0x54>)
 8001d4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d4e:	4a11      	ldr	r2, [pc, #68]	@ (8001d94 <HAL_MspInit+0x54>)
 8001d50:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d54:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d56:	4b0f      	ldr	r3, [pc, #60]	@ (8001d94 <HAL_MspInit+0x54>)
 8001d58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d5a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d5e:	607b      	str	r3, [r7, #4]
 8001d60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d62:	2300      	movs	r3, #0
 8001d64:	603b      	str	r3, [r7, #0]
 8001d66:	4b0b      	ldr	r3, [pc, #44]	@ (8001d94 <HAL_MspInit+0x54>)
 8001d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d6a:	4a0a      	ldr	r2, [pc, #40]	@ (8001d94 <HAL_MspInit+0x54>)
 8001d6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d70:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d72:	4b08      	ldr	r3, [pc, #32]	@ (8001d94 <HAL_MspInit+0x54>)
 8001d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d7a:	603b      	str	r3, [r7, #0]
 8001d7c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001d7e:	2200      	movs	r2, #0
 8001d80:	210f      	movs	r1, #15
 8001d82:	f06f 0001 	mvn.w	r0, #1
 8001d86:	f001 fbfe 	bl	8003586 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d8a:	bf00      	nop
 8001d8c:	3708      	adds	r7, #8
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	40023800 	.word	0x40023800

08001d98 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b08a      	sub	sp, #40	@ 0x28
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001da0:	f107 0314 	add.w	r3, r7, #20
 8001da4:	2200      	movs	r2, #0
 8001da6:	601a      	str	r2, [r3, #0]
 8001da8:	605a      	str	r2, [r3, #4]
 8001daa:	609a      	str	r2, [r3, #8]
 8001dac:	60da      	str	r2, [r3, #12]
 8001dae:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a26      	ldr	r2, [pc, #152]	@ (8001e50 <HAL_CAN_MspInit+0xb8>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d145      	bne.n	8001e46 <HAL_CAN_MspInit+0xae>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001dba:	2300      	movs	r3, #0
 8001dbc:	613b      	str	r3, [r7, #16]
 8001dbe:	4b25      	ldr	r3, [pc, #148]	@ (8001e54 <HAL_CAN_MspInit+0xbc>)
 8001dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dc2:	4a24      	ldr	r2, [pc, #144]	@ (8001e54 <HAL_CAN_MspInit+0xbc>)
 8001dc4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001dc8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dca:	4b22      	ldr	r3, [pc, #136]	@ (8001e54 <HAL_CAN_MspInit+0xbc>)
 8001dcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dd2:	613b      	str	r3, [r7, #16]
 8001dd4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	60fb      	str	r3, [r7, #12]
 8001dda:	4b1e      	ldr	r3, [pc, #120]	@ (8001e54 <HAL_CAN_MspInit+0xbc>)
 8001ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dde:	4a1d      	ldr	r2, [pc, #116]	@ (8001e54 <HAL_CAN_MspInit+0xbc>)
 8001de0:	f043 0301 	orr.w	r3, r3, #1
 8001de4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001de6:	4b1b      	ldr	r3, [pc, #108]	@ (8001e54 <HAL_CAN_MspInit+0xbc>)
 8001de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dea:	f003 0301 	and.w	r3, r3, #1
 8001dee:	60fb      	str	r3, [r7, #12]
 8001df0:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001df2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001df6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001df8:	2302      	movs	r3, #2
 8001dfa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e00:	2303      	movs	r3, #3
 8001e02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001e04:	2309      	movs	r3, #9
 8001e06:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e08:	f107 0314 	add.w	r3, r7, #20
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	4812      	ldr	r0, [pc, #72]	@ (8001e58 <HAL_CAN_MspInit+0xc0>)
 8001e10:	f001 fc82 	bl	8003718 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001e14:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e1a:	2302      	movs	r3, #2
 8001e1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e22:	2303      	movs	r3, #3
 8001e24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001e26:	2309      	movs	r3, #9
 8001e28:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e2a:	f107 0314 	add.w	r3, r7, #20
 8001e2e:	4619      	mov	r1, r3
 8001e30:	4809      	ldr	r0, [pc, #36]	@ (8001e58 <HAL_CAN_MspInit+0xc0>)
 8001e32:	f001 fc71 	bl	8003718 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8001e36:	2200      	movs	r2, #0
 8001e38:	2105      	movs	r1, #5
 8001e3a:	2014      	movs	r0, #20
 8001e3c:	f001 fba3 	bl	8003586 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001e40:	2014      	movs	r0, #20
 8001e42:	f001 fbbc 	bl	80035be <HAL_NVIC_EnableIRQ>
  }

}
 8001e46:	bf00      	nop
 8001e48:	3728      	adds	r7, #40	@ 0x28
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	40006400 	.word	0x40006400
 8001e54:	40023800 	.word	0x40023800
 8001e58:	40020000 	.word	0x40020000

08001e5c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b08a      	sub	sp, #40	@ 0x28
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e64:	f107 0314 	add.w	r3, r7, #20
 8001e68:	2200      	movs	r2, #0
 8001e6a:	601a      	str	r2, [r3, #0]
 8001e6c:	605a      	str	r2, [r3, #4]
 8001e6e:	609a      	str	r2, [r3, #8]
 8001e70:	60da      	str	r2, [r3, #12]
 8001e72:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a1d      	ldr	r2, [pc, #116]	@ (8001ef0 <HAL_UART_MspInit+0x94>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d133      	bne.n	8001ee6 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e7e:	2300      	movs	r3, #0
 8001e80:	613b      	str	r3, [r7, #16]
 8001e82:	4b1c      	ldr	r3, [pc, #112]	@ (8001ef4 <HAL_UART_MspInit+0x98>)
 8001e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e86:	4a1b      	ldr	r2, [pc, #108]	@ (8001ef4 <HAL_UART_MspInit+0x98>)
 8001e88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e8e:	4b19      	ldr	r3, [pc, #100]	@ (8001ef4 <HAL_UART_MspInit+0x98>)
 8001e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e96:	613b      	str	r3, [r7, #16]
 8001e98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	60fb      	str	r3, [r7, #12]
 8001e9e:	4b15      	ldr	r3, [pc, #84]	@ (8001ef4 <HAL_UART_MspInit+0x98>)
 8001ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ea2:	4a14      	ldr	r2, [pc, #80]	@ (8001ef4 <HAL_UART_MspInit+0x98>)
 8001ea4:	f043 0301 	orr.w	r3, r3, #1
 8001ea8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001eaa:	4b12      	ldr	r3, [pc, #72]	@ (8001ef4 <HAL_UART_MspInit+0x98>)
 8001eac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eae:	f003 0301 	and.w	r3, r3, #1
 8001eb2:	60fb      	str	r3, [r7, #12]
 8001eb4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001eb6:	230c      	movs	r3, #12
 8001eb8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eba:	2302      	movs	r3, #2
 8001ebc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ec2:	2303      	movs	r3, #3
 8001ec4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001ec6:	2307      	movs	r3, #7
 8001ec8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eca:	f107 0314 	add.w	r3, r7, #20
 8001ece:	4619      	mov	r1, r3
 8001ed0:	4809      	ldr	r0, [pc, #36]	@ (8001ef8 <HAL_UART_MspInit+0x9c>)
 8001ed2:	f001 fc21 	bl	8003718 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	2105      	movs	r1, #5
 8001eda:	2026      	movs	r0, #38	@ 0x26
 8001edc:	f001 fb53 	bl	8003586 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001ee0:	2026      	movs	r0, #38	@ 0x26
 8001ee2:	f001 fb6c 	bl	80035be <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001ee6:	bf00      	nop
 8001ee8:	3728      	adds	r7, #40	@ 0x28
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	40004400 	.word	0x40004400
 8001ef4:	40023800 	.word	0x40023800
 8001ef8:	40020000 	.word	0x40020000

08001efc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001efc:	b480      	push	{r7}
 8001efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f00:	bf00      	nop
 8001f02:	e7fd      	b.n	8001f00 <NMI_Handler+0x4>

08001f04 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f04:	b480      	push	{r7}
 8001f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f08:	bf00      	nop
 8001f0a:	e7fd      	b.n	8001f08 <HardFault_Handler+0x4>

08001f0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f10:	bf00      	nop
 8001f12:	e7fd      	b.n	8001f10 <MemManage_Handler+0x4>

08001f14 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f14:	b480      	push	{r7}
 8001f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f18:	bf00      	nop
 8001f1a:	e7fd      	b.n	8001f18 <BusFault_Handler+0x4>

08001f1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f20:	bf00      	nop
 8001f22:	e7fd      	b.n	8001f20 <UsageFault_Handler+0x4>

08001f24 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f24:	b480      	push	{r7}
 8001f26:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f28:	bf00      	nop
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr

08001f32 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f32:	b580      	push	{r7, lr}
 8001f34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f36:	f000 fbaf 	bl	8002698 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001f3a:	f005 fc17 	bl	800776c <xTaskGetSchedulerState>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	2b01      	cmp	r3, #1
 8001f42:	d001      	beq.n	8001f48 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001f44:	f006 fa10 	bl	8008368 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f48:	bf00      	nop
 8001f4a:	bd80      	pop	{r7, pc}

08001f4c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001f50:	4802      	ldr	r0, [pc, #8]	@ (8001f5c <CAN1_RX0_IRQHandler+0x10>)
 8001f52:	f001 f82c 	bl	8002fae <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001f56:	bf00      	nop
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	2000026c 	.word	0x2000026c

08001f60 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001f64:	4802      	ldr	r0, [pc, #8]	@ (8001f70 <USART2_IRQHandler+0x10>)
 8001f66:	f002 fc6d 	bl	8004844 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001f6a:	bf00      	nop
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	20000294 	.word	0x20000294

08001f74 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0
  return 1;
 8001f78:	2301      	movs	r3, #1
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f82:	4770      	bx	lr

08001f84 <_kill>:

int _kill(int pid, int sig)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b082      	sub	sp, #8
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
 8001f8c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001f8e:	f008 f997 	bl	800a2c0 <__errno>
 8001f92:	4603      	mov	r3, r0
 8001f94:	2216      	movs	r2, #22
 8001f96:	601a      	str	r2, [r3, #0]
  return -1;
 8001f98:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	3708      	adds	r7, #8
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}

08001fa4 <_exit>:

void _exit (int status)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b082      	sub	sp, #8
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001fac:	f04f 31ff 	mov.w	r1, #4294967295
 8001fb0:	6878      	ldr	r0, [r7, #4]
 8001fb2:	f7ff ffe7 	bl	8001f84 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001fb6:	bf00      	nop
 8001fb8:	e7fd      	b.n	8001fb6 <_exit+0x12>

08001fba <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001fba:	b580      	push	{r7, lr}
 8001fbc:	b086      	sub	sp, #24
 8001fbe:	af00      	add	r7, sp, #0
 8001fc0:	60f8      	str	r0, [r7, #12]
 8001fc2:	60b9      	str	r1, [r7, #8]
 8001fc4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	617b      	str	r3, [r7, #20]
 8001fca:	e00a      	b.n	8001fe2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001fcc:	f3af 8000 	nop.w
 8001fd0:	4601      	mov	r1, r0
 8001fd2:	68bb      	ldr	r3, [r7, #8]
 8001fd4:	1c5a      	adds	r2, r3, #1
 8001fd6:	60ba      	str	r2, [r7, #8]
 8001fd8:	b2ca      	uxtb	r2, r1
 8001fda:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fdc:	697b      	ldr	r3, [r7, #20]
 8001fde:	3301      	adds	r3, #1
 8001fe0:	617b      	str	r3, [r7, #20]
 8001fe2:	697a      	ldr	r2, [r7, #20]
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	429a      	cmp	r2, r3
 8001fe8:	dbf0      	blt.n	8001fcc <_read+0x12>
  }

  return len;
 8001fea:	687b      	ldr	r3, [r7, #4]
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	3718      	adds	r7, #24
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}

08001ff4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b086      	sub	sp, #24
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	60f8      	str	r0, [r7, #12]
 8001ffc:	60b9      	str	r1, [r7, #8]
 8001ffe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002000:	2300      	movs	r3, #0
 8002002:	617b      	str	r3, [r7, #20]
 8002004:	e009      	b.n	800201a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002006:	68bb      	ldr	r3, [r7, #8]
 8002008:	1c5a      	adds	r2, r3, #1
 800200a:	60ba      	str	r2, [r7, #8]
 800200c:	781b      	ldrb	r3, [r3, #0]
 800200e:	4618      	mov	r0, r3
 8002010:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002014:	697b      	ldr	r3, [r7, #20]
 8002016:	3301      	adds	r3, #1
 8002018:	617b      	str	r3, [r7, #20]
 800201a:	697a      	ldr	r2, [r7, #20]
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	429a      	cmp	r2, r3
 8002020:	dbf1      	blt.n	8002006 <_write+0x12>
  }
  return len;
 8002022:	687b      	ldr	r3, [r7, #4]
}
 8002024:	4618      	mov	r0, r3
 8002026:	3718      	adds	r7, #24
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}

0800202c <_close>:

int _close(int file)
{
 800202c:	b480      	push	{r7}
 800202e:	b083      	sub	sp, #12
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002034:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002038:	4618      	mov	r0, r3
 800203a:	370c      	adds	r7, #12
 800203c:	46bd      	mov	sp, r7
 800203e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002042:	4770      	bx	lr

08002044 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002044:	b480      	push	{r7}
 8002046:	b083      	sub	sp, #12
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
 800204c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002054:	605a      	str	r2, [r3, #4]
  return 0;
 8002056:	2300      	movs	r3, #0
}
 8002058:	4618      	mov	r0, r3
 800205a:	370c      	adds	r7, #12
 800205c:	46bd      	mov	sp, r7
 800205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002062:	4770      	bx	lr

08002064 <_isatty>:

int _isatty(int file)
{
 8002064:	b480      	push	{r7}
 8002066:	b083      	sub	sp, #12
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800206c:	2301      	movs	r3, #1
}
 800206e:	4618      	mov	r0, r3
 8002070:	370c      	adds	r7, #12
 8002072:	46bd      	mov	sp, r7
 8002074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002078:	4770      	bx	lr

0800207a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800207a:	b480      	push	{r7}
 800207c:	b085      	sub	sp, #20
 800207e:	af00      	add	r7, sp, #0
 8002080:	60f8      	str	r0, [r7, #12]
 8002082:	60b9      	str	r1, [r7, #8]
 8002084:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002086:	2300      	movs	r3, #0
}
 8002088:	4618      	mov	r0, r3
 800208a:	3714      	adds	r7, #20
 800208c:	46bd      	mov	sp, r7
 800208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002092:	4770      	bx	lr

08002094 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b086      	sub	sp, #24
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800209c:	4a14      	ldr	r2, [pc, #80]	@ (80020f0 <_sbrk+0x5c>)
 800209e:	4b15      	ldr	r3, [pc, #84]	@ (80020f4 <_sbrk+0x60>)
 80020a0:	1ad3      	subs	r3, r2, r3
 80020a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020a4:	697b      	ldr	r3, [r7, #20]
 80020a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020a8:	4b13      	ldr	r3, [pc, #76]	@ (80020f8 <_sbrk+0x64>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d102      	bne.n	80020b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020b0:	4b11      	ldr	r3, [pc, #68]	@ (80020f8 <_sbrk+0x64>)
 80020b2:	4a12      	ldr	r2, [pc, #72]	@ (80020fc <_sbrk+0x68>)
 80020b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020b6:	4b10      	ldr	r3, [pc, #64]	@ (80020f8 <_sbrk+0x64>)
 80020b8:	681a      	ldr	r2, [r3, #0]
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	4413      	add	r3, r2
 80020be:	693a      	ldr	r2, [r7, #16]
 80020c0:	429a      	cmp	r2, r3
 80020c2:	d207      	bcs.n	80020d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020c4:	f008 f8fc 	bl	800a2c0 <__errno>
 80020c8:	4603      	mov	r3, r0
 80020ca:	220c      	movs	r2, #12
 80020cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020ce:	f04f 33ff 	mov.w	r3, #4294967295
 80020d2:	e009      	b.n	80020e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020d4:	4b08      	ldr	r3, [pc, #32]	@ (80020f8 <_sbrk+0x64>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020da:	4b07      	ldr	r3, [pc, #28]	@ (80020f8 <_sbrk+0x64>)
 80020dc:	681a      	ldr	r2, [r3, #0]
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	4413      	add	r3, r2
 80020e2:	4a05      	ldr	r2, [pc, #20]	@ (80020f8 <_sbrk+0x64>)
 80020e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80020e6:	68fb      	ldr	r3, [r7, #12]
}
 80020e8:	4618      	mov	r0, r3
 80020ea:	3718      	adds	r7, #24
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bd80      	pop	{r7, pc}
 80020f0:	20020000 	.word	0x20020000
 80020f4:	00000400 	.word	0x00000400
 80020f8:	200002f4 	.word	0x200002f4
 80020fc:	20004e48 	.word	0x20004e48

08002100 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002100:	b480      	push	{r7}
 8002102:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002104:	4b06      	ldr	r3, [pc, #24]	@ (8002120 <SystemInit+0x20>)
 8002106:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800210a:	4a05      	ldr	r2, [pc, #20]	@ (8002120 <SystemInit+0x20>)
 800210c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002110:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002114:	bf00      	nop
 8002116:	46bd      	mov	sp, r7
 8002118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211c:	4770      	bx	lr
 800211e:	bf00      	nop
 8002120:	e000ed00 	.word	0xe000ed00

08002124 <clamp_f>:

#include "vehicle.h"
#include <stddef.h>

static float clamp_f(float v, float min, float max)
{
 8002124:	b480      	push	{r7}
 8002126:	b085      	sub	sp, #20
 8002128:	af00      	add	r7, sp, #0
 800212a:	ed87 0a03 	vstr	s0, [r7, #12]
 800212e:	edc7 0a02 	vstr	s1, [r7, #8]
 8002132:	ed87 1a01 	vstr	s2, [r7, #4]
    if (v < min) return min;
 8002136:	ed97 7a03 	vldr	s14, [r7, #12]
 800213a:	edd7 7a02 	vldr	s15, [r7, #8]
 800213e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002142:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002146:	d501      	bpl.n	800214c <clamp_f+0x28>
 8002148:	68bb      	ldr	r3, [r7, #8]
 800214a:	e00b      	b.n	8002164 <clamp_f+0x40>
    if (v > max) return max;
 800214c:	ed97 7a03 	vldr	s14, [r7, #12]
 8002150:	edd7 7a01 	vldr	s15, [r7, #4]
 8002154:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002158:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800215c:	dd01      	ble.n	8002162 <clamp_f+0x3e>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	e000      	b.n	8002164 <clamp_f+0x40>
    return v;
 8002162:	68fb      	ldr	r3, [r7, #12]
}
 8002164:	ee07 3a90 	vmov	s15, r3
 8002168:	eeb0 0a67 	vmov.f32	s0, s15
 800216c:	3714      	adds	r7, #20
 800216e:	46bd      	mov	sp, r7
 8002170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002174:	4770      	bx	lr
	...

08002178 <Vehicle_Init>:

void Vehicle_Init(VehicleState_t *vs)
{
 8002178:	b480      	push	{r7}
 800217a:	b083      	sub	sp, #12
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
    if (vs == NULL) return;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d00b      	beq.n	800219e <Vehicle_Init+0x26>

    vs->speed_kph      = 0.0f;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	f04f 0200 	mov.w	r2, #0
 800218c:	601a      	str	r2, [r3, #0]
    vs->engine_rpm     = 800;    /* idle */
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8002194:	809a      	strh	r2, [r3, #4]
    vs->coolant_temp_c = 30.0f;  /* cold engine */
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	4a04      	ldr	r2, [pc, #16]	@ (80021ac <Vehicle_Init+0x34>)
 800219a:	609a      	str	r2, [r3, #8]
 800219c:	e000      	b.n	80021a0 <Vehicle_Init+0x28>
    if (vs == NULL) return;
 800219e:	bf00      	nop
}
 80021a0:	370c      	adds	r7, #12
 80021a2:	46bd      	mov	sp, r7
 80021a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a8:	4770      	bx	lr
 80021aa:	bf00      	nop
 80021ac:	41f00000 	.word	0x41f00000

080021b0 <Vehicle_Update>:

void Vehicle_Update(VehicleState_t *vs, float dt_s)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b084      	sub	sp, #16
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
 80021b8:	ed87 0a00 	vstr	s0, [r7]
    if (vs == NULL) return;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	f000 809e 	beq.w	8002300 <Vehicle_Update+0x150>
    if (dt_s <= 0.0f) return;
 80021c4:	edd7 7a00 	vldr	s15, [r7]
 80021c8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80021cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021d0:	f240 8098 	bls.w	8002304 <Vehicle_Update+0x154>

    /* Super simple physics just so things move a bit */

    /* Let speed slowly decay if > 0 (friction) */
    if (vs->speed_kph > 0.1f)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	edd3 7a00 	vldr	s15, [r3]
 80021da:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 800230c <Vehicle_Update+0x15c>
 80021de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021e6:	dd15      	ble.n	8002214 <Vehicle_Update+0x64>
    {
        vs->speed_kph -= 1.0f * dt_s;   /* 1 km/h per second */
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	ed93 7a00 	vldr	s14, [r3]
 80021ee:	edd7 7a00 	vldr	s15, [r7]
 80021f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	edc3 7a00 	vstr	s15, [r3]
        if (vs->speed_kph < 0.0f)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	edd3 7a00 	vldr	s15, [r3]
 8002202:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002206:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800220a:	d503      	bpl.n	8002214 <Vehicle_Update+0x64>
        {
            vs->speed_kph = 0.0f;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	f04f 0200 	mov.w	r2, #0
 8002212:	601a      	str	r2, [r3, #0]
    }

    /* RPM loosely tied to speed (fake gear)
       idle at 800, add ~50 RPM per km/h
    */
    float target_rpm = 800.0f + vs->speed_kph * 50.0f;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	edd3 7a00 	vldr	s15, [r3]
 800221a:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8002310 <Vehicle_Update+0x160>
 800221e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002222:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8002314 <Vehicle_Update+0x164>
 8002226:	ee77 7a87 	vadd.f32	s15, s15, s14
 800222a:	edc7 7a03 	vstr	s15, [r7, #12]
    float rpm_f      = (float)vs->engine_rpm;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	889b      	ldrh	r3, [r3, #4]
 8002232:	ee07 3a90 	vmov	s15, r3
 8002236:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800223a:	edc7 7a02 	vstr	s15, [r7, #8]

    /* Simple first-order lag towards target */
    rpm_f += (target_rpm - rpm_f) * 0.5f * dt_s;
 800223e:	ed97 7a03 	vldr	s14, [r7, #12]
 8002242:	edd7 7a02 	vldr	s15, [r7, #8]
 8002246:	ee77 7a67 	vsub.f32	s15, s14, s15
 800224a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800224e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002252:	edd7 7a00 	vldr	s15, [r7]
 8002256:	ee67 7a27 	vmul.f32	s15, s14, s15
 800225a:	ed97 7a02 	vldr	s14, [r7, #8]
 800225e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002262:	edc7 7a02 	vstr	s15, [r7, #8]
    vs->engine_rpm = (uint16_t)clamp_f(rpm_f, 600.0f, 6000.0f);
 8002266:	ed9f 1a2c 	vldr	s2, [pc, #176]	@ 8002318 <Vehicle_Update+0x168>
 800226a:	eddf 0a2c 	vldr	s1, [pc, #176]	@ 800231c <Vehicle_Update+0x16c>
 800226e:	ed97 0a02 	vldr	s0, [r7, #8]
 8002272:	f7ff ff57 	bl	8002124 <clamp_f>
 8002276:	eef0 7a40 	vmov.f32	s15, s0
 800227a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800227e:	ee17 3a90 	vmov	r3, s15
 8002282:	b29a      	uxth	r2, r3
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	809a      	strh	r2, [r3, #4]

    /* Coolant temp: warm up slowly toward 90C, cool slightly when stopped */
    if (vs->speed_kph > 1.0f || vs->engine_rpm > 1500)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	edd3 7a00 	vldr	s15, [r3]
 800228e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002292:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002296:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800229a:	dc05      	bgt.n	80022a8 <Vehicle_Update+0xf8>
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	889b      	ldrh	r3, [r3, #4]
 80022a0:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d90c      	bls.n	80022c2 <Vehicle_Update+0x112>
    {
        vs->coolant_temp_c += 2.0f * dt_s;   /* warm up */
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	ed93 7a02 	vldr	s14, [r3, #8]
 80022ae:	edd7 7a00 	vldr	s15, [r7]
 80022b2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80022b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	edc3 7a02 	vstr	s15, [r3, #8]
 80022c0:	e00d      	b.n	80022de <Vehicle_Update+0x12e>
    }
    else
    {
        vs->coolant_temp_c -= 0.2f * dt_s;   /* cool a bit */
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	ed93 7a02 	vldr	s14, [r3, #8]
 80022c8:	edd7 7a00 	vldr	s15, [r7]
 80022cc:	eddf 6a14 	vldr	s13, [pc, #80]	@ 8002320 <Vehicle_Update+0x170>
 80022d0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80022d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	edc3 7a02 	vstr	s15, [r3, #8]
    }
    vs->coolant_temp_c = clamp_f(vs->coolant_temp_c, 20.0f, 110.0f);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	edd3 7a02 	vldr	s15, [r3, #8]
 80022e4:	ed9f 1a0f 	vldr	s2, [pc, #60]	@ 8002324 <Vehicle_Update+0x174>
 80022e8:	eef3 0a04 	vmov.f32	s1, #52	@ 0x41a00000  20.0
 80022ec:	eeb0 0a67 	vmov.f32	s0, s15
 80022f0:	f7ff ff18 	bl	8002124 <clamp_f>
 80022f4:	eef0 7a40 	vmov.f32	s15, s0
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	edc3 7a02 	vstr	s15, [r3, #8]
 80022fe:	e002      	b.n	8002306 <Vehicle_Update+0x156>
    if (vs == NULL) return;
 8002300:	bf00      	nop
 8002302:	e000      	b.n	8002306 <Vehicle_Update+0x156>
    if (dt_s <= 0.0f) return;
 8002304:	bf00      	nop
}
 8002306:	3710      	adds	r7, #16
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}
 800230c:	3dcccccd 	.word	0x3dcccccd
 8002310:	42480000 	.word	0x42480000
 8002314:	44480000 	.word	0x44480000
 8002318:	45bb8000 	.word	0x45bb8000
 800231c:	44160000 	.word	0x44160000
 8002320:	3e4ccccd 	.word	0x3e4ccccd
 8002324:	42dc0000 	.word	0x42dc0000

08002328 <Vehicle_SetTargetSpeed>:

void Vehicle_SetTargetSpeed(VehicleState_t *vs, float target_speed_kph)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b082      	sub	sp, #8
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
 8002330:	ed87 0a00 	vstr	s0, [r7]
    if (vs == NULL) return;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d00d      	beq.n	8002356 <Vehicle_SetTargetSpeed+0x2e>

    /* For now just snap to target; later we can add acceleration limits. */
    vs->speed_kph = clamp_f(target_speed_kph, 0.0f, 200.0f);
 800233a:	ed9f 1a09 	vldr	s2, [pc, #36]	@ 8002360 <Vehicle_SetTargetSpeed+0x38>
 800233e:	eddf 0a09 	vldr	s1, [pc, #36]	@ 8002364 <Vehicle_SetTargetSpeed+0x3c>
 8002342:	ed97 0a00 	vldr	s0, [r7]
 8002346:	f7ff feed 	bl	8002124 <clamp_f>
 800234a:	eef0 7a40 	vmov.f32	s15, s0
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	edc3 7a00 	vstr	s15, [r3]
 8002354:	e000      	b.n	8002358 <Vehicle_SetTargetSpeed+0x30>
    if (vs == NULL) return;
 8002356:	bf00      	nop
}
 8002358:	3708      	adds	r7, #8
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}
 800235e:	bf00      	nop
 8002360:	43480000 	.word	0x43480000
 8002364:	00000000 	.word	0x00000000

08002368 <Vehicle_Force>:

void Vehicle_Force(VehicleState_t *vs,
                   float speed_kph,
                   uint16_t rpm,
                   float temp_c)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b084      	sub	sp, #16
 800236c:	af00      	add	r7, sp, #0
 800236e:	60f8      	str	r0, [r7, #12]
 8002370:	ed87 0a02 	vstr	s0, [r7, #8]
 8002374:	460b      	mov	r3, r1
 8002376:	edc7 0a00 	vstr	s1, [r7]
 800237a:	80fb      	strh	r3, [r7, #6]
    if (vs == NULL) return;
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	2b00      	cmp	r3, #0
 8002380:	d030      	beq.n	80023e4 <Vehicle_Force+0x7c>

    vs->speed_kph      = clamp_f(speed_kph, 0.0f, 300.0f);
 8002382:	ed9f 1a1a 	vldr	s2, [pc, #104]	@ 80023ec <Vehicle_Force+0x84>
 8002386:	eddf 0a1a 	vldr	s1, [pc, #104]	@ 80023f0 <Vehicle_Force+0x88>
 800238a:	ed97 0a02 	vldr	s0, [r7, #8]
 800238e:	f7ff fec9 	bl	8002124 <clamp_f>
 8002392:	eef0 7a40 	vmov.f32	s15, s0
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	edc3 7a00 	vstr	s15, [r3]
    vs->engine_rpm     = (uint16_t)clamp_f((float)rpm, 0.0f, 8000.0f);
 800239c:	88fb      	ldrh	r3, [r7, #6]
 800239e:	ee07 3a90 	vmov	s15, r3
 80023a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80023a6:	ed9f 1a13 	vldr	s2, [pc, #76]	@ 80023f4 <Vehicle_Force+0x8c>
 80023aa:	eddf 0a11 	vldr	s1, [pc, #68]	@ 80023f0 <Vehicle_Force+0x88>
 80023ae:	eeb0 0a67 	vmov.f32	s0, s15
 80023b2:	f7ff feb7 	bl	8002124 <clamp_f>
 80023b6:	eef0 7a40 	vmov.f32	s15, s0
 80023ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80023be:	ee17 3a90 	vmov	r3, s15
 80023c2:	b29a      	uxth	r2, r3
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	809a      	strh	r2, [r3, #4]
    vs->coolant_temp_c = clamp_f(temp_c,  -40.0f, 140.0f);
 80023c8:	ed9f 1a0b 	vldr	s2, [pc, #44]	@ 80023f8 <Vehicle_Force+0x90>
 80023cc:	eddf 0a0b 	vldr	s1, [pc, #44]	@ 80023fc <Vehicle_Force+0x94>
 80023d0:	ed97 0a00 	vldr	s0, [r7]
 80023d4:	f7ff fea6 	bl	8002124 <clamp_f>
 80023d8:	eef0 7a40 	vmov.f32	s15, s0
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	edc3 7a02 	vstr	s15, [r3, #8]
 80023e2:	e000      	b.n	80023e6 <Vehicle_Force+0x7e>
    if (vs == NULL) return;
 80023e4:	bf00      	nop
}
 80023e6:	3710      	adds	r7, #16
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd80      	pop	{r7, pc}
 80023ec:	43960000 	.word	0x43960000
 80023f0:	00000000 	.word	0x00000000
 80023f4:	45fa0000 	.word	0x45fa0000
 80023f8:	430c0000 	.word	0x430c0000
 80023fc:	c2200000 	.word	0xc2200000

08002400 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002400:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002438 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002404:	f7ff fe7c 	bl	8002100 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002408:	480c      	ldr	r0, [pc, #48]	@ (800243c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800240a:	490d      	ldr	r1, [pc, #52]	@ (8002440 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800240c:	4a0d      	ldr	r2, [pc, #52]	@ (8002444 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800240e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002410:	e002      	b.n	8002418 <LoopCopyDataInit>

08002412 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002412:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002414:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002416:	3304      	adds	r3, #4

08002418 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002418:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800241a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800241c:	d3f9      	bcc.n	8002412 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800241e:	4a0a      	ldr	r2, [pc, #40]	@ (8002448 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002420:	4c0a      	ldr	r4, [pc, #40]	@ (800244c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002422:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002424:	e001      	b.n	800242a <LoopFillZerobss>

08002426 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002426:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002428:	3204      	adds	r2, #4

0800242a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800242a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800242c:	d3fb      	bcc.n	8002426 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800242e:	f007 ff4d 	bl	800a2cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002432:	f7ff fa9d 	bl	8001970 <main>
  bx  lr    
 8002436:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002438:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800243c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002440:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8002444:	0800d534 	.word	0x0800d534
  ldr r2, =_sbss
 8002448:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 800244c:	20004e44 	.word	0x20004e44

08002450 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002450:	e7fe      	b.n	8002450 <ADC_IRQHandler>

08002452 <stm32_lock_init>:
/**
  * @brief Initialize STM32 lock
  * @param lock The lock to init
  */
static inline void stm32_lock_init(LockingData_t *lock)
{
 8002452:	b580      	push	{r7, lr}
 8002454:	b084      	sub	sp, #16
 8002456:	af00      	add	r7, sp, #0
 8002458:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d105      	bne.n	800246c <stm32_lock_init+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 8002460:	b672      	cpsid	i
}
 8002462:	bf00      	nop
 8002464:	f7ff fc66 	bl	8001d34 <Error_Handler>
 8002468:	bf00      	nop
 800246a:	e7fd      	b.n	8002468 <stm32_lock_init+0x16>
  for (size_t i = 0; i < STM32_LOCK_ARRAY_SIZE(lock->basepri); i++)
 800246c:	2300      	movs	r3, #0
 800246e:	60fb      	str	r3, [r7, #12]
 8002470:	e007      	b.n	8002482 <stm32_lock_init+0x30>
  {
    lock->basepri[i] = 0;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	68fa      	ldr	r2, [r7, #12]
 8002476:	2100      	movs	r1, #0
 8002478:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (size_t i = 0; i < STM32_LOCK_ARRAY_SIZE(lock->basepri); i++)
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	3301      	adds	r3, #1
 8002480:	60fb      	str	r3, [r7, #12]
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	2b01      	cmp	r3, #1
 8002486:	d9f4      	bls.n	8002472 <stm32_lock_init+0x20>
  }
  lock->nesting_level = 0;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2200      	movs	r2, #0
 800248c:	721a      	strb	r2, [r3, #8]
}
 800248e:	bf00      	nop
 8002490:	3710      	adds	r7, #16
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}

08002496 <stm32_lock_acquire>:
/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
{
 8002496:	b580      	push	{r7, lr}
 8002498:	b084      	sub	sp, #16
 800249a:	af00      	add	r7, sp, #0
 800249c:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d105      	bne.n	80024b0 <stm32_lock_acquire+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 80024a4:	b672      	cpsid	i
}
 80024a6:	bf00      	nop
 80024a8:	f7ff fc44 	bl	8001d34 <Error_Handler>
 80024ac:	bf00      	nop
 80024ae:	e7fd      	b.n	80024ac <stm32_lock_acquire+0x16>
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	7a1b      	ldrb	r3, [r3, #8]
 80024b4:	2b01      	cmp	r3, #1
 80024b6:	d905      	bls.n	80024c4 <stm32_lock_acquire+0x2e>
  __ASM volatile ("cpsid i" : : : "memory");
 80024b8:	b672      	cpsid	i
}
 80024ba:	bf00      	nop
 80024bc:	f7ff fc3a 	bl	8001d34 <Error_Handler>
 80024c0:	bf00      	nop
 80024c2:	e7fd      	b.n	80024c0 <stm32_lock_acquire+0x2a>
  lock->basepri[lock->nesting_level++] = taskENTER_CRITICAL_FROM_ISR();
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	7a1b      	ldrb	r3, [r3, #8]
 80024c8:	1c5a      	adds	r2, r3, #1
 80024ca:	b2d1      	uxtb	r1, r2
 80024cc:	687a      	ldr	r2, [r7, #4]
 80024ce:	7211      	strb	r1, [r2, #8]
 80024d0:	4619      	mov	r1, r3

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80024d2:	f3ef 8211 	mrs	r2, BASEPRI
 80024d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024da:	f383 8811 	msr	BASEPRI, r3
 80024de:	f3bf 8f6f 	isb	sy
 80024e2:	f3bf 8f4f 	dsb	sy
 80024e6:	60fa      	str	r2, [r7, #12]
 80024e8:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80024ea:	68fa      	ldr	r2, [r7, #12]
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
 80024f2:	bf00      	nop
 80024f4:	3710      	adds	r7, #16
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}

080024fa <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 80024fa:	b580      	push	{r7, lr}
 80024fc:	b084      	sub	sp, #16
 80024fe:	af00      	add	r7, sp, #0
 8002500:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d105      	bne.n	8002514 <stm32_lock_release+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 8002508:	b672      	cpsid	i
}
 800250a:	bf00      	nop
 800250c:	f7ff fc12 	bl	8001d34 <Error_Handler>
 8002510:	bf00      	nop
 8002512:	e7fd      	b.n	8002510 <stm32_lock_release+0x16>
  lock->nesting_level--;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	7a1b      	ldrb	r3, [r3, #8]
 8002518:	3b01      	subs	r3, #1
 800251a:	b2da      	uxtb	r2, r3
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	721a      	strb	r2, [r3, #8]
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	7a1b      	ldrb	r3, [r3, #8]
 8002524:	2b01      	cmp	r3, #1
 8002526:	d905      	bls.n	8002534 <stm32_lock_release+0x3a>
  __ASM volatile ("cpsid i" : : : "memory");
 8002528:	b672      	cpsid	i
}
 800252a:	bf00      	nop
 800252c:	f7ff fc02 	bl	8001d34 <Error_Handler>
 8002530:	bf00      	nop
 8002532:	e7fd      	b.n	8002530 <stm32_lock_release+0x36>
  taskEXIT_CRITICAL_FROM_ISR(lock->basepri[lock->nesting_level]);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	7a1b      	ldrb	r3, [r3, #8]
 8002538:	461a      	mov	r2, r3
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002540:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002548:	bf00      	nop
}
 800254a:	bf00      	nop
 800254c:	3710      	adds	r7, #16
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}

08002552 <__retarget_lock_init_recursive>:
/**
  * @brief Initialize recursive lock
  * @param lock The lock
  */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
 8002552:	b580      	push	{r7, lr}
 8002554:	b082      	sub	sp, #8
 8002556:	af00      	add	r7, sp, #0
 8002558:	6078      	str	r0, [r7, #4]
  if (lock == NULL)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d105      	bne.n	800256c <__retarget_lock_init_recursive+0x1a>
  {
    errno = EINVAL;
 8002560:	f007 feae 	bl	800a2c0 <__errno>
 8002564:	4603      	mov	r3, r0
 8002566:	2216      	movs	r2, #22
 8002568:	601a      	str	r2, [r3, #0]
    return;
 800256a:	e016      	b.n	800259a <__retarget_lock_init_recursive+0x48>
  }

  *lock = (_LOCK_T)malloc(sizeof(struct __lock));
 800256c:	200c      	movs	r0, #12
 800256e:	f006 f97f 	bl	8008870 <malloc>
 8002572:	4603      	mov	r3, r0
 8002574:	461a      	mov	r2, r3
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	601a      	str	r2, [r3, #0]
  if (*lock != NULL)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d005      	beq.n	800258e <__retarget_lock_init_recursive+0x3c>
  {
    stm32_lock_init(STM32_LOCK_PARAMETER(*lock));
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4618      	mov	r0, r3
 8002588:	f7ff ff63 	bl	8002452 <stm32_lock_init>
    return;
 800258c:	e005      	b.n	800259a <__retarget_lock_init_recursive+0x48>
  __ASM volatile ("cpsid i" : : : "memory");
 800258e:	b672      	cpsid	i
}
 8002590:	bf00      	nop
  }

  /* Unable to allocate memory */
  STM32_LOCK_BLOCK();
 8002592:	f7ff fbcf 	bl	8001d34 <Error_Handler>
 8002596:	bf00      	nop
 8002598:	e7fd      	b.n	8002596 <__retarget_lock_init_recursive+0x44>
}
 800259a:	3708      	adds	r7, #8
 800259c:	46bd      	mov	sp, r7
 800259e:	bd80      	pop	{r7, pc}

080025a0 <__retarget_lock_acquire_recursive>:
/**
  * @brief Acquire recursive lock
  * @param lock The lock
  */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b082      	sub	sp, #8
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d105      	bne.n	80025ba <__retarget_lock_acquire_recursive+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 80025ae:	b672      	cpsid	i
}
 80025b0:	bf00      	nop
 80025b2:	f7ff fbbf 	bl	8001d34 <Error_Handler>
 80025b6:	bf00      	nop
 80025b8:	e7fd      	b.n	80025b6 <__retarget_lock_acquire_recursive+0x16>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	4618      	mov	r0, r3
 80025be:	f7ff ff6a 	bl	8002496 <stm32_lock_acquire>
}
 80025c2:	bf00      	nop
 80025c4:	3708      	adds	r7, #8
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}

080025ca <__retarget_lock_release_recursive>:
/**
  * @brief Release recursive lock
  * @param lock The lock
  */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
 80025ca:	b580      	push	{r7, lr}
 80025cc:	b082      	sub	sp, #8
 80025ce:	af00      	add	r7, sp, #0
 80025d0:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d105      	bne.n	80025e4 <__retarget_lock_release_recursive+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 80025d8:	b672      	cpsid	i
}
 80025da:	bf00      	nop
 80025dc:	f7ff fbaa 	bl	8001d34 <Error_Handler>
 80025e0:	bf00      	nop
 80025e2:	e7fd      	b.n	80025e0 <__retarget_lock_release_recursive+0x16>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	4618      	mov	r0, r3
 80025e8:	f7ff ff87 	bl	80024fa <stm32_lock_release>
}
 80025ec:	bf00      	nop
 80025ee:	3708      	adds	r7, #8
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bd80      	pop	{r7, pc}

080025f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80025f8:	4b0e      	ldr	r3, [pc, #56]	@ (8002634 <HAL_Init+0x40>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4a0d      	ldr	r2, [pc, #52]	@ (8002634 <HAL_Init+0x40>)
 80025fe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002602:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002604:	4b0b      	ldr	r3, [pc, #44]	@ (8002634 <HAL_Init+0x40>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4a0a      	ldr	r2, [pc, #40]	@ (8002634 <HAL_Init+0x40>)
 800260a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800260e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002610:	4b08      	ldr	r3, [pc, #32]	@ (8002634 <HAL_Init+0x40>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4a07      	ldr	r2, [pc, #28]	@ (8002634 <HAL_Init+0x40>)
 8002616:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800261a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800261c:	2003      	movs	r0, #3
 800261e:	f000 ffa7 	bl	8003570 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002622:	200f      	movs	r0, #15
 8002624:	f000 f808 	bl	8002638 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002628:	f7ff fb8a 	bl	8001d40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800262c:	2300      	movs	r3, #0
}
 800262e:	4618      	mov	r0, r3
 8002630:	bd80      	pop	{r7, pc}
 8002632:	bf00      	nop
 8002634:	40023c00 	.word	0x40023c00

08002638 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b082      	sub	sp, #8
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002640:	4b12      	ldr	r3, [pc, #72]	@ (800268c <HAL_InitTick+0x54>)
 8002642:	681a      	ldr	r2, [r3, #0]
 8002644:	4b12      	ldr	r3, [pc, #72]	@ (8002690 <HAL_InitTick+0x58>)
 8002646:	781b      	ldrb	r3, [r3, #0]
 8002648:	4619      	mov	r1, r3
 800264a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800264e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002652:	fbb2 f3f3 	udiv	r3, r2, r3
 8002656:	4618      	mov	r0, r3
 8002658:	f000 ffbf 	bl	80035da <HAL_SYSTICK_Config>
 800265c:	4603      	mov	r3, r0
 800265e:	2b00      	cmp	r3, #0
 8002660:	d001      	beq.n	8002666 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	e00e      	b.n	8002684 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2b0f      	cmp	r3, #15
 800266a:	d80a      	bhi.n	8002682 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800266c:	2200      	movs	r2, #0
 800266e:	6879      	ldr	r1, [r7, #4]
 8002670:	f04f 30ff 	mov.w	r0, #4294967295
 8002674:	f000 ff87 	bl	8003586 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002678:	4a06      	ldr	r2, [pc, #24]	@ (8002694 <HAL_InitTick+0x5c>)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800267e:	2300      	movs	r3, #0
 8002680:	e000      	b.n	8002684 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002682:	2301      	movs	r3, #1
}
 8002684:	4618      	mov	r0, r3
 8002686:	3708      	adds	r7, #8
 8002688:	46bd      	mov	sp, r7
 800268a:	bd80      	pop	{r7, pc}
 800268c:	20000000 	.word	0x20000000
 8002690:	20000008 	.word	0x20000008
 8002694:	20000004 	.word	0x20000004

08002698 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002698:	b480      	push	{r7}
 800269a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800269c:	4b06      	ldr	r3, [pc, #24]	@ (80026b8 <HAL_IncTick+0x20>)
 800269e:	781b      	ldrb	r3, [r3, #0]
 80026a0:	461a      	mov	r2, r3
 80026a2:	4b06      	ldr	r3, [pc, #24]	@ (80026bc <HAL_IncTick+0x24>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4413      	add	r3, r2
 80026a8:	4a04      	ldr	r2, [pc, #16]	@ (80026bc <HAL_IncTick+0x24>)
 80026aa:	6013      	str	r3, [r2, #0]
}
 80026ac:	bf00      	nop
 80026ae:	46bd      	mov	sp, r7
 80026b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b4:	4770      	bx	lr
 80026b6:	bf00      	nop
 80026b8:	20000008 	.word	0x20000008
 80026bc:	20000310 	.word	0x20000310

080026c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026c0:	b480      	push	{r7}
 80026c2:	af00      	add	r7, sp, #0
  return uwTick;
 80026c4:	4b03      	ldr	r3, [pc, #12]	@ (80026d4 <HAL_GetTick+0x14>)
 80026c6:	681b      	ldr	r3, [r3, #0]
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	46bd      	mov	sp, r7
 80026cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d0:	4770      	bx	lr
 80026d2:	bf00      	nop
 80026d4:	20000310 	.word	0x20000310

080026d8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b084      	sub	sp, #16
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d101      	bne.n	80026ea <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80026e6:	2301      	movs	r3, #1
 80026e8:	e0ed      	b.n	80028c6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	f893 3020 	ldrb.w	r3, [r3, #32]
 80026f0:	b2db      	uxtb	r3, r3
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d102      	bne.n	80026fc <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80026f6:	6878      	ldr	r0, [r7, #4]
 80026f8:	f7ff fb4e 	bl	8001d98 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	681a      	ldr	r2, [r3, #0]
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f042 0201 	orr.w	r2, r2, #1
 800270a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800270c:	f7ff ffd8 	bl	80026c0 <HAL_GetTick>
 8002710:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002712:	e012      	b.n	800273a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002714:	f7ff ffd4 	bl	80026c0 <HAL_GetTick>
 8002718:	4602      	mov	r2, r0
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	1ad3      	subs	r3, r2, r3
 800271e:	2b0a      	cmp	r3, #10
 8002720:	d90b      	bls.n	800273a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002726:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2205      	movs	r2, #5
 8002732:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002736:	2301      	movs	r3, #1
 8002738:	e0c5      	b.n	80028c6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	f003 0301 	and.w	r3, r3, #1
 8002744:	2b00      	cmp	r3, #0
 8002746:	d0e5      	beq.n	8002714 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	681a      	ldr	r2, [r3, #0]
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f022 0202 	bic.w	r2, r2, #2
 8002756:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002758:	f7ff ffb2 	bl	80026c0 <HAL_GetTick>
 800275c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800275e:	e012      	b.n	8002786 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002760:	f7ff ffae 	bl	80026c0 <HAL_GetTick>
 8002764:	4602      	mov	r2, r0
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	1ad3      	subs	r3, r2, r3
 800276a:	2b0a      	cmp	r3, #10
 800276c:	d90b      	bls.n	8002786 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002772:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2205      	movs	r2, #5
 800277e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002782:	2301      	movs	r3, #1
 8002784:	e09f      	b.n	80028c6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	f003 0302 	and.w	r3, r3, #2
 8002790:	2b00      	cmp	r3, #0
 8002792:	d1e5      	bne.n	8002760 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	7e1b      	ldrb	r3, [r3, #24]
 8002798:	2b01      	cmp	r3, #1
 800279a:	d108      	bne.n	80027ae <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	681a      	ldr	r2, [r3, #0]
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80027aa:	601a      	str	r2, [r3, #0]
 80027ac:	e007      	b.n	80027be <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	681a      	ldr	r2, [r3, #0]
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80027bc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	7e5b      	ldrb	r3, [r3, #25]
 80027c2:	2b01      	cmp	r3, #1
 80027c4:	d108      	bne.n	80027d8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	681a      	ldr	r2, [r3, #0]
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80027d4:	601a      	str	r2, [r3, #0]
 80027d6:	e007      	b.n	80027e8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	681a      	ldr	r2, [r3, #0]
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80027e6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	7e9b      	ldrb	r3, [r3, #26]
 80027ec:	2b01      	cmp	r3, #1
 80027ee:	d108      	bne.n	8002802 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f042 0220 	orr.w	r2, r2, #32
 80027fe:	601a      	str	r2, [r3, #0]
 8002800:	e007      	b.n	8002812 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	681a      	ldr	r2, [r3, #0]
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f022 0220 	bic.w	r2, r2, #32
 8002810:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	7edb      	ldrb	r3, [r3, #27]
 8002816:	2b01      	cmp	r3, #1
 8002818:	d108      	bne.n	800282c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	681a      	ldr	r2, [r3, #0]
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f022 0210 	bic.w	r2, r2, #16
 8002828:	601a      	str	r2, [r3, #0]
 800282a:	e007      	b.n	800283c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	681a      	ldr	r2, [r3, #0]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f042 0210 	orr.w	r2, r2, #16
 800283a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	7f1b      	ldrb	r3, [r3, #28]
 8002840:	2b01      	cmp	r3, #1
 8002842:	d108      	bne.n	8002856 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	681a      	ldr	r2, [r3, #0]
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f042 0208 	orr.w	r2, r2, #8
 8002852:	601a      	str	r2, [r3, #0]
 8002854:	e007      	b.n	8002866 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	681a      	ldr	r2, [r3, #0]
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f022 0208 	bic.w	r2, r2, #8
 8002864:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	7f5b      	ldrb	r3, [r3, #29]
 800286a:	2b01      	cmp	r3, #1
 800286c:	d108      	bne.n	8002880 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	681a      	ldr	r2, [r3, #0]
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f042 0204 	orr.w	r2, r2, #4
 800287c:	601a      	str	r2, [r3, #0]
 800287e:	e007      	b.n	8002890 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	681a      	ldr	r2, [r3, #0]
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f022 0204 	bic.w	r2, r2, #4
 800288e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	689a      	ldr	r2, [r3, #8]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	68db      	ldr	r3, [r3, #12]
 8002898:	431a      	orrs	r2, r3
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	691b      	ldr	r3, [r3, #16]
 800289e:	431a      	orrs	r2, r3
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	695b      	ldr	r3, [r3, #20]
 80028a4:	ea42 0103 	orr.w	r1, r2, r3
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	1e5a      	subs	r2, r3, #1
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	430a      	orrs	r2, r1
 80028b4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2200      	movs	r2, #0
 80028ba:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2201      	movs	r2, #1
 80028c0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80028c4:	2300      	movs	r3, #0
}
 80028c6:	4618      	mov	r0, r3
 80028c8:	3710      	adds	r7, #16
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}
	...

080028d0 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80028d0:	b480      	push	{r7}
 80028d2:	b087      	sub	sp, #28
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
 80028d8:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip;
  HAL_CAN_StateTypeDef state = hcan->State;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028e0:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_CAN_STATE_READY) ||
 80028e2:	7dfb      	ldrb	r3, [r7, #23]
 80028e4:	2b01      	cmp	r3, #1
 80028e6:	d003      	beq.n	80028f0 <HAL_CAN_ConfigFilter+0x20>
 80028e8:	7dfb      	ldrb	r3, [r7, #23]
 80028ea:	2b02      	cmp	r3, #2
 80028ec:	f040 80be 	bne.w	8002a6c <HAL_CAN_ConfigFilter+0x19c>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80028f0:	4b65      	ldr	r3, [pc, #404]	@ (8002a88 <HAL_CAN_ConfigFilter+0x1b8>)
 80028f2:	613b      	str	r3, [r7, #16]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80028f4:	693b      	ldr	r3, [r7, #16]
 80028f6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80028fa:	f043 0201 	orr.w	r2, r3, #1
 80028fe:	693b      	ldr	r3, [r7, #16]
 8002900:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8002904:	693b      	ldr	r3, [r7, #16]
 8002906:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800290a:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8002914:	693b      	ldr	r3, [r7, #16]
 8002916:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800291e:	021b      	lsls	r3, r3, #8
 8002920:	431a      	orrs	r2, r3
 8002922:	693b      	ldr	r3, [r7, #16]
 8002924:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	695b      	ldr	r3, [r3, #20]
 800292c:	f003 031f 	and.w	r3, r3, #31
 8002930:	2201      	movs	r2, #1
 8002932:	fa02 f303 	lsl.w	r3, r2, r3
 8002936:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002938:	693b      	ldr	r3, [r7, #16]
 800293a:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	43db      	mvns	r3, r3
 8002942:	401a      	ands	r2, r3
 8002944:	693b      	ldr	r3, [r7, #16]
 8002946:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	69db      	ldr	r3, [r3, #28]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d123      	bne.n	800299a <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002952:	693b      	ldr	r3, [r7, #16]
 8002954:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	43db      	mvns	r3, r3
 800295c:	401a      	ands	r2, r3
 800295e:	693b      	ldr	r3, [r7, #16]
 8002960:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	68db      	ldr	r3, [r3, #12]
 8002968:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002970:	683a      	ldr	r2, [r7, #0]
 8002972:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002974:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002976:	693b      	ldr	r3, [r7, #16]
 8002978:	3248      	adds	r2, #72	@ 0x48
 800297a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	689b      	ldr	r3, [r3, #8]
 8002982:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800298e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002990:	6939      	ldr	r1, [r7, #16]
 8002992:	3348      	adds	r3, #72	@ 0x48
 8002994:	00db      	lsls	r3, r3, #3
 8002996:	440b      	add	r3, r1
 8002998:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	69db      	ldr	r3, [r3, #28]
 800299e:	2b01      	cmp	r3, #1
 80029a0:	d122      	bne.n	80029e8 <HAL_CAN_ConfigFilter+0x118>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80029a2:	693b      	ldr	r3, [r7, #16]
 80029a4:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	431a      	orrs	r2, r3
 80029ac:	693b      	ldr	r3, [r7, #16]
 80029ae:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80029be:	683a      	ldr	r2, [r7, #0]
 80029c0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80029c2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80029c4:	693b      	ldr	r3, [r7, #16]
 80029c6:	3248      	adds	r2, #72	@ 0x48
 80029c8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	68db      	ldr	r3, [r3, #12]
 80029d6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80029dc:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80029de:	6939      	ldr	r1, [r7, #16]
 80029e0:	3348      	adds	r3, #72	@ 0x48
 80029e2:	00db      	lsls	r3, r3, #3
 80029e4:	440b      	add	r3, r1
 80029e6:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	699b      	ldr	r3, [r3, #24]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d109      	bne.n	8002a04 <HAL_CAN_ConfigFilter+0x134>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80029f0:	693b      	ldr	r3, [r7, #16]
 80029f2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	43db      	mvns	r3, r3
 80029fa:	401a      	ands	r2, r3
 80029fc:	693b      	ldr	r3, [r7, #16]
 80029fe:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8002a02:	e007      	b.n	8002a14 <HAL_CAN_ConfigFilter+0x144>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002a04:	693b      	ldr	r3, [r7, #16]
 8002a06:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	431a      	orrs	r2, r3
 8002a0e:	693b      	ldr	r3, [r7, #16]
 8002a10:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	691b      	ldr	r3, [r3, #16]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d109      	bne.n	8002a30 <HAL_CAN_ConfigFilter+0x160>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002a1c:	693b      	ldr	r3, [r7, #16]
 8002a1e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	43db      	mvns	r3, r3
 8002a26:	401a      	ands	r2, r3
 8002a28:	693b      	ldr	r3, [r7, #16]
 8002a2a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8002a2e:	e007      	b.n	8002a40 <HAL_CAN_ConfigFilter+0x170>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002a30:	693b      	ldr	r3, [r7, #16]
 8002a32:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	431a      	orrs	r2, r3
 8002a3a:	693b      	ldr	r3, [r7, #16]
 8002a3c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	6a1b      	ldr	r3, [r3, #32]
 8002a44:	2b01      	cmp	r3, #1
 8002a46:	d107      	bne.n	8002a58 <HAL_CAN_ConfigFilter+0x188>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002a48:	693b      	ldr	r3, [r7, #16]
 8002a4a:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	431a      	orrs	r2, r3
 8002a52:	693b      	ldr	r3, [r7, #16]
 8002a54:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002a58:	693b      	ldr	r3, [r7, #16]
 8002a5a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002a5e:	f023 0201 	bic.w	r2, r3, #1
 8002a62:	693b      	ldr	r3, [r7, #16]
 8002a64:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	e006      	b.n	8002a7a <HAL_CAN_ConfigFilter+0x1aa>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a70:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002a78:	2301      	movs	r3, #1
  }
}
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	371c      	adds	r7, #28
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a84:	4770      	bx	lr
 8002a86:	bf00      	nop
 8002a88:	40006400 	.word	0x40006400

08002a8c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b084      	sub	sp, #16
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a9a:	b2db      	uxtb	r3, r3
 8002a9c:	2b01      	cmp	r3, #1
 8002a9e:	d12e      	bne.n	8002afe <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2202      	movs	r2, #2
 8002aa4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f022 0201 	bic.w	r2, r2, #1
 8002ab6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002ab8:	f7ff fe02 	bl	80026c0 <HAL_GetTick>
 8002abc:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002abe:	e012      	b.n	8002ae6 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002ac0:	f7ff fdfe 	bl	80026c0 <HAL_GetTick>
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	1ad3      	subs	r3, r2, r3
 8002aca:	2b0a      	cmp	r3, #10
 8002acc:	d90b      	bls.n	8002ae6 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ad2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2205      	movs	r2, #5
 8002ade:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	e012      	b.n	8002b0c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	f003 0301 	and.w	r3, r3, #1
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d1e5      	bne.n	8002ac0 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2200      	movs	r2, #0
 8002af8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8002afa:	2300      	movs	r3, #0
 8002afc:	e006      	b.n	8002b0c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b02:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002b0a:	2301      	movs	r3, #1
  }
}
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	3710      	adds	r7, #16
 8002b10:	46bd      	mov	sp, r7
 8002b12:	bd80      	pop	{r7, pc}

08002b14 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002b14:	b480      	push	{r7}
 8002b16:	b089      	sub	sp, #36	@ 0x24
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	60f8      	str	r0, [r7, #12]
 8002b1c:	60b9      	str	r1, [r7, #8]
 8002b1e:	607a      	str	r2, [r7, #4]
 8002b20:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b28:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	689b      	ldr	r3, [r3, #8]
 8002b30:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002b32:	7ffb      	ldrb	r3, [r7, #31]
 8002b34:	2b01      	cmp	r3, #1
 8002b36:	d003      	beq.n	8002b40 <HAL_CAN_AddTxMessage+0x2c>
 8002b38:	7ffb      	ldrb	r3, [r7, #31]
 8002b3a:	2b02      	cmp	r3, #2
 8002b3c:	f040 80ad 	bne.w	8002c9a <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002b40:	69bb      	ldr	r3, [r7, #24]
 8002b42:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d10a      	bne.n	8002b60 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002b4a:	69bb      	ldr	r3, [r7, #24]
 8002b4c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d105      	bne.n	8002b60 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002b54:	69bb      	ldr	r3, [r7, #24]
 8002b56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	f000 8095 	beq.w	8002c8a <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002b60:	69bb      	ldr	r3, [r7, #24]
 8002b62:	0e1b      	lsrs	r3, r3, #24
 8002b64:	f003 0303 	and.w	r3, r3, #3
 8002b68:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002b6a:	2201      	movs	r2, #1
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	409a      	lsls	r2, r3
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002b74:	68bb      	ldr	r3, [r7, #8]
 8002b76:	689b      	ldr	r3, [r3, #8]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d10d      	bne.n	8002b98 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002b7c:	68bb      	ldr	r3, [r7, #8]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002b82:	68bb      	ldr	r3, [r7, #8]
 8002b84:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002b86:	68f9      	ldr	r1, [r7, #12]
 8002b88:	6809      	ldr	r1, [r1, #0]
 8002b8a:	431a      	orrs	r2, r3
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	3318      	adds	r3, #24
 8002b90:	011b      	lsls	r3, r3, #4
 8002b92:	440b      	add	r3, r1
 8002b94:	601a      	str	r2, [r3, #0]
 8002b96:	e00f      	b.n	8002bb8 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002b98:	68bb      	ldr	r3, [r7, #8]
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002b9e:	68bb      	ldr	r3, [r7, #8]
 8002ba0:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002ba2:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002ba8:	68f9      	ldr	r1, [r7, #12]
 8002baa:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002bac:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002bae:	697b      	ldr	r3, [r7, #20]
 8002bb0:	3318      	adds	r3, #24
 8002bb2:	011b      	lsls	r3, r3, #4
 8002bb4:	440b      	add	r3, r1
 8002bb6:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	6819      	ldr	r1, [r3, #0]
 8002bbc:	68bb      	ldr	r3, [r7, #8]
 8002bbe:	691a      	ldr	r2, [r3, #16]
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	3318      	adds	r3, #24
 8002bc4:	011b      	lsls	r3, r3, #4
 8002bc6:	440b      	add	r3, r1
 8002bc8:	3304      	adds	r3, #4
 8002bca:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	7d1b      	ldrb	r3, [r3, #20]
 8002bd0:	2b01      	cmp	r3, #1
 8002bd2:	d111      	bne.n	8002bf8 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681a      	ldr	r2, [r3, #0]
 8002bd8:	697b      	ldr	r3, [r7, #20]
 8002bda:	3318      	adds	r3, #24
 8002bdc:	011b      	lsls	r3, r3, #4
 8002bde:	4413      	add	r3, r2
 8002be0:	3304      	adds	r3, #4
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	68fa      	ldr	r2, [r7, #12]
 8002be6:	6811      	ldr	r1, [r2, #0]
 8002be8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002bec:	697b      	ldr	r3, [r7, #20]
 8002bee:	3318      	adds	r3, #24
 8002bf0:	011b      	lsls	r3, r3, #4
 8002bf2:	440b      	add	r3, r1
 8002bf4:	3304      	adds	r3, #4
 8002bf6:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	3307      	adds	r3, #7
 8002bfc:	781b      	ldrb	r3, [r3, #0]
 8002bfe:	061a      	lsls	r2, r3, #24
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	3306      	adds	r3, #6
 8002c04:	781b      	ldrb	r3, [r3, #0]
 8002c06:	041b      	lsls	r3, r3, #16
 8002c08:	431a      	orrs	r2, r3
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	3305      	adds	r3, #5
 8002c0e:	781b      	ldrb	r3, [r3, #0]
 8002c10:	021b      	lsls	r3, r3, #8
 8002c12:	4313      	orrs	r3, r2
 8002c14:	687a      	ldr	r2, [r7, #4]
 8002c16:	3204      	adds	r2, #4
 8002c18:	7812      	ldrb	r2, [r2, #0]
 8002c1a:	4610      	mov	r0, r2
 8002c1c:	68fa      	ldr	r2, [r7, #12]
 8002c1e:	6811      	ldr	r1, [r2, #0]
 8002c20:	ea43 0200 	orr.w	r2, r3, r0
 8002c24:	697b      	ldr	r3, [r7, #20]
 8002c26:	011b      	lsls	r3, r3, #4
 8002c28:	440b      	add	r3, r1
 8002c2a:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8002c2e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	3303      	adds	r3, #3
 8002c34:	781b      	ldrb	r3, [r3, #0]
 8002c36:	061a      	lsls	r2, r3, #24
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	3302      	adds	r3, #2
 8002c3c:	781b      	ldrb	r3, [r3, #0]
 8002c3e:	041b      	lsls	r3, r3, #16
 8002c40:	431a      	orrs	r2, r3
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	3301      	adds	r3, #1
 8002c46:	781b      	ldrb	r3, [r3, #0]
 8002c48:	021b      	lsls	r3, r3, #8
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	687a      	ldr	r2, [r7, #4]
 8002c4e:	7812      	ldrb	r2, [r2, #0]
 8002c50:	4610      	mov	r0, r2
 8002c52:	68fa      	ldr	r2, [r7, #12]
 8002c54:	6811      	ldr	r1, [r2, #0]
 8002c56:	ea43 0200 	orr.w	r2, r3, r0
 8002c5a:	697b      	ldr	r3, [r7, #20]
 8002c5c:	011b      	lsls	r3, r3, #4
 8002c5e:	440b      	add	r3, r1
 8002c60:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8002c64:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681a      	ldr	r2, [r3, #0]
 8002c6a:	697b      	ldr	r3, [r7, #20]
 8002c6c:	3318      	adds	r3, #24
 8002c6e:	011b      	lsls	r3, r3, #4
 8002c70:	4413      	add	r3, r2
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	68fa      	ldr	r2, [r7, #12]
 8002c76:	6811      	ldr	r1, [r2, #0]
 8002c78:	f043 0201 	orr.w	r2, r3, #1
 8002c7c:	697b      	ldr	r3, [r7, #20]
 8002c7e:	3318      	adds	r3, #24
 8002c80:	011b      	lsls	r3, r3, #4
 8002c82:	440b      	add	r3, r1
 8002c84:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002c86:	2300      	movs	r3, #0
 8002c88:	e00e      	b.n	8002ca8 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c8e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8002c96:	2301      	movs	r3, #1
 8002c98:	e006      	b.n	8002ca8 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c9e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002ca6:	2301      	movs	r3, #1
  }
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	3724      	adds	r7, #36	@ 0x24
 8002cac:	46bd      	mov	sp, r7
 8002cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb2:	4770      	bx	lr

08002cb4 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b085      	sub	sp, #20
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002cc6:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8002cc8:	7afb      	ldrb	r3, [r7, #11]
 8002cca:	2b01      	cmp	r3, #1
 8002ccc:	d002      	beq.n	8002cd4 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8002cce:	7afb      	ldrb	r3, [r7, #11]
 8002cd0:	2b02      	cmp	r3, #2
 8002cd2:	d11d      	bne.n	8002d10 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	689b      	ldr	r3, [r3, #8]
 8002cda:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d002      	beq.n	8002ce8 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	3301      	adds	r3, #1
 8002ce6:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	689b      	ldr	r3, [r3, #8]
 8002cee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d002      	beq.n	8002cfc <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	3301      	adds	r3, #1
 8002cfa:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d002      	beq.n	8002d10 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	3301      	adds	r3, #1
 8002d0e:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8002d10:	68fb      	ldr	r3, [r7, #12]
}
 8002d12:	4618      	mov	r0, r3
 8002d14:	3714      	adds	r7, #20
 8002d16:	46bd      	mov	sp, r7
 8002d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1c:	4770      	bx	lr

08002d1e <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002d1e:	b480      	push	{r7}
 8002d20:	b087      	sub	sp, #28
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	60f8      	str	r0, [r7, #12]
 8002d26:	60b9      	str	r1, [r7, #8]
 8002d28:	607a      	str	r2, [r7, #4]
 8002d2a:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d32:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002d34:	7dfb      	ldrb	r3, [r7, #23]
 8002d36:	2b01      	cmp	r3, #1
 8002d38:	d003      	beq.n	8002d42 <HAL_CAN_GetRxMessage+0x24>
 8002d3a:	7dfb      	ldrb	r3, [r7, #23]
 8002d3c:	2b02      	cmp	r3, #2
 8002d3e:	f040 8103 	bne.w	8002f48 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002d42:	68bb      	ldr	r3, [r7, #8]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d10e      	bne.n	8002d66 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	68db      	ldr	r3, [r3, #12]
 8002d4e:	f003 0303 	and.w	r3, r3, #3
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d116      	bne.n	8002d84 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d5a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002d62:	2301      	movs	r3, #1
 8002d64:	e0f7      	b.n	8002f56 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	691b      	ldr	r3, [r3, #16]
 8002d6c:	f003 0303 	and.w	r3, r3, #3
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d107      	bne.n	8002d84 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d78:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002d80:	2301      	movs	r3, #1
 8002d82:	e0e8      	b.n	8002f56 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681a      	ldr	r2, [r3, #0]
 8002d88:	68bb      	ldr	r3, [r7, #8]
 8002d8a:	331b      	adds	r3, #27
 8002d8c:	011b      	lsls	r3, r3, #4
 8002d8e:	4413      	add	r3, r2
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f003 0204 	and.w	r2, r3, #4
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	689b      	ldr	r3, [r3, #8]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d10c      	bne.n	8002dbc <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681a      	ldr	r2, [r3, #0]
 8002da6:	68bb      	ldr	r3, [r7, #8]
 8002da8:	331b      	adds	r3, #27
 8002daa:	011b      	lsls	r3, r3, #4
 8002dac:	4413      	add	r3, r2
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	0d5b      	lsrs	r3, r3, #21
 8002db2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	601a      	str	r2, [r3, #0]
 8002dba:	e00b      	b.n	8002dd4 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681a      	ldr	r2, [r3, #0]
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	331b      	adds	r3, #27
 8002dc4:	011b      	lsls	r3, r3, #4
 8002dc6:	4413      	add	r3, r2
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	08db      	lsrs	r3, r3, #3
 8002dcc:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681a      	ldr	r2, [r3, #0]
 8002dd8:	68bb      	ldr	r3, [r7, #8]
 8002dda:	331b      	adds	r3, #27
 8002ddc:	011b      	lsls	r3, r3, #4
 8002dde:	4413      	add	r3, r2
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f003 0202 	and.w	r2, r3, #2
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681a      	ldr	r2, [r3, #0]
 8002dee:	68bb      	ldr	r3, [r7, #8]
 8002df0:	331b      	adds	r3, #27
 8002df2:	011b      	lsls	r3, r3, #4
 8002df4:	4413      	add	r3, r2
 8002df6:	3304      	adds	r3, #4
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f003 0308 	and.w	r3, r3, #8
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d003      	beq.n	8002e0a <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2208      	movs	r2, #8
 8002e06:	611a      	str	r2, [r3, #16]
 8002e08:	e00b      	b.n	8002e22 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681a      	ldr	r2, [r3, #0]
 8002e0e:	68bb      	ldr	r3, [r7, #8]
 8002e10:	331b      	adds	r3, #27
 8002e12:	011b      	lsls	r3, r3, #4
 8002e14:	4413      	add	r3, r2
 8002e16:	3304      	adds	r3, #4
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 020f 	and.w	r2, r3, #15
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	681a      	ldr	r2, [r3, #0]
 8002e26:	68bb      	ldr	r3, [r7, #8]
 8002e28:	331b      	adds	r3, #27
 8002e2a:	011b      	lsls	r3, r3, #4
 8002e2c:	4413      	add	r3, r2
 8002e2e:	3304      	adds	r3, #4
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	0a1b      	lsrs	r3, r3, #8
 8002e34:	b2da      	uxtb	r2, r3
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	68bb      	ldr	r3, [r7, #8]
 8002e40:	331b      	adds	r3, #27
 8002e42:	011b      	lsls	r3, r3, #4
 8002e44:	4413      	add	r3, r2
 8002e46:	3304      	adds	r3, #4
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	0c1b      	lsrs	r3, r3, #16
 8002e4c:	b29a      	uxth	r2, r3
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681a      	ldr	r2, [r3, #0]
 8002e56:	68bb      	ldr	r3, [r7, #8]
 8002e58:	011b      	lsls	r3, r3, #4
 8002e5a:	4413      	add	r3, r2
 8002e5c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	b2da      	uxtb	r2, r3
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681a      	ldr	r2, [r3, #0]
 8002e6c:	68bb      	ldr	r3, [r7, #8]
 8002e6e:	011b      	lsls	r3, r3, #4
 8002e70:	4413      	add	r3, r2
 8002e72:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	0a1a      	lsrs	r2, r3, #8
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	3301      	adds	r3, #1
 8002e7e:	b2d2      	uxtb	r2, r2
 8002e80:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681a      	ldr	r2, [r3, #0]
 8002e86:	68bb      	ldr	r3, [r7, #8]
 8002e88:	011b      	lsls	r3, r3, #4
 8002e8a:	4413      	add	r3, r2
 8002e8c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	0c1a      	lsrs	r2, r3, #16
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	3302      	adds	r3, #2
 8002e98:	b2d2      	uxtb	r2, r2
 8002e9a:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681a      	ldr	r2, [r3, #0]
 8002ea0:	68bb      	ldr	r3, [r7, #8]
 8002ea2:	011b      	lsls	r3, r3, #4
 8002ea4:	4413      	add	r3, r2
 8002ea6:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	0e1a      	lsrs	r2, r3, #24
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	3303      	adds	r3, #3
 8002eb2:	b2d2      	uxtb	r2, r2
 8002eb4:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681a      	ldr	r2, [r3, #0]
 8002eba:	68bb      	ldr	r3, [r7, #8]
 8002ebc:	011b      	lsls	r3, r3, #4
 8002ebe:	4413      	add	r3, r2
 8002ec0:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002ec4:	681a      	ldr	r2, [r3, #0]
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	3304      	adds	r3, #4
 8002eca:	b2d2      	uxtb	r2, r2
 8002ecc:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681a      	ldr	r2, [r3, #0]
 8002ed2:	68bb      	ldr	r3, [r7, #8]
 8002ed4:	011b      	lsls	r3, r3, #4
 8002ed6:	4413      	add	r3, r2
 8002ed8:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	0a1a      	lsrs	r2, r3, #8
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	3305      	adds	r3, #5
 8002ee4:	b2d2      	uxtb	r2, r2
 8002ee6:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681a      	ldr	r2, [r3, #0]
 8002eec:	68bb      	ldr	r3, [r7, #8]
 8002eee:	011b      	lsls	r3, r3, #4
 8002ef0:	4413      	add	r3, r2
 8002ef2:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	0c1a      	lsrs	r2, r3, #16
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	3306      	adds	r3, #6
 8002efe:	b2d2      	uxtb	r2, r2
 8002f00:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681a      	ldr	r2, [r3, #0]
 8002f06:	68bb      	ldr	r3, [r7, #8]
 8002f08:	011b      	lsls	r3, r3, #4
 8002f0a:	4413      	add	r3, r2
 8002f0c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	0e1a      	lsrs	r2, r3, #24
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	3307      	adds	r3, #7
 8002f18:	b2d2      	uxtb	r2, r2
 8002f1a:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002f1c:	68bb      	ldr	r3, [r7, #8]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d108      	bne.n	8002f34 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	68da      	ldr	r2, [r3, #12]
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f042 0220 	orr.w	r2, r2, #32
 8002f30:	60da      	str	r2, [r3, #12]
 8002f32:	e007      	b.n	8002f44 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	691a      	ldr	r2, [r3, #16]
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f042 0220 	orr.w	r2, r2, #32
 8002f42:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002f44:	2300      	movs	r3, #0
 8002f46:	e006      	b.n	8002f56 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f4c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002f54:	2301      	movs	r3, #1
  }
}
 8002f56:	4618      	mov	r0, r3
 8002f58:	371c      	adds	r7, #28
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f60:	4770      	bx	lr

08002f62 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002f62:	b480      	push	{r7}
 8002f64:	b085      	sub	sp, #20
 8002f66:	af00      	add	r7, sp, #0
 8002f68:	6078      	str	r0, [r7, #4]
 8002f6a:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f72:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002f74:	7bfb      	ldrb	r3, [r7, #15]
 8002f76:	2b01      	cmp	r3, #1
 8002f78:	d002      	beq.n	8002f80 <HAL_CAN_ActivateNotification+0x1e>
 8002f7a:	7bfb      	ldrb	r3, [r7, #15]
 8002f7c:	2b02      	cmp	r3, #2
 8002f7e:	d109      	bne.n	8002f94 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	6959      	ldr	r1, [r3, #20]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	683a      	ldr	r2, [r7, #0]
 8002f8c:	430a      	orrs	r2, r1
 8002f8e:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002f90:	2300      	movs	r3, #0
 8002f92:	e006      	b.n	8002fa2 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f98:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
  }
}
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	3714      	adds	r7, #20
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fac:	4770      	bx	lr

08002fae <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002fae:	b580      	push	{r7, lr}
 8002fb0:	b08a      	sub	sp, #40	@ 0x28
 8002fb2:	af00      	add	r7, sp, #0
 8002fb4:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	695b      	ldr	r3, [r3, #20]
 8002fc0:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	68db      	ldr	r3, [r3, #12]
 8002fd8:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	691b      	ldr	r3, [r3, #16]
 8002fe0:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	699b      	ldr	r3, [r3, #24]
 8002fe8:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002fea:	6a3b      	ldr	r3, [r7, #32]
 8002fec:	f003 0301 	and.w	r3, r3, #1
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d07c      	beq.n	80030ee <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002ff4:	69bb      	ldr	r3, [r7, #24]
 8002ff6:	f003 0301 	and.w	r3, r3, #1
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d023      	beq.n	8003046 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	2201      	movs	r2, #1
 8003004:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003006:	69bb      	ldr	r3, [r7, #24]
 8003008:	f003 0302 	and.w	r3, r3, #2
 800300c:	2b00      	cmp	r3, #0
 800300e:	d003      	beq.n	8003018 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003010:	6878      	ldr	r0, [r7, #4]
 8003012:	f7fe fa65 	bl	80014e0 <HAL_CAN_TxMailbox0CompleteCallback>
 8003016:	e016      	b.n	8003046 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003018:	69bb      	ldr	r3, [r7, #24]
 800301a:	f003 0304 	and.w	r3, r3, #4
 800301e:	2b00      	cmp	r3, #0
 8003020:	d004      	beq.n	800302c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003024:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003028:	627b      	str	r3, [r7, #36]	@ 0x24
 800302a:	e00c      	b.n	8003046 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800302c:	69bb      	ldr	r3, [r7, #24]
 800302e:	f003 0308 	and.w	r3, r3, #8
 8003032:	2b00      	cmp	r3, #0
 8003034:	d004      	beq.n	8003040 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003038:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800303c:	627b      	str	r3, [r7, #36]	@ 0x24
 800303e:	e002      	b.n	8003046 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003040:	6878      	ldr	r0, [r7, #4]
 8003042:	f000 f96b 	bl	800331c <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003046:	69bb      	ldr	r3, [r7, #24]
 8003048:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800304c:	2b00      	cmp	r3, #0
 800304e:	d024      	beq.n	800309a <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003058:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800305a:	69bb      	ldr	r3, [r7, #24]
 800305c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003060:	2b00      	cmp	r3, #0
 8003062:	d003      	beq.n	800306c <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003064:	6878      	ldr	r0, [r7, #4]
 8003066:	f7fe fa45 	bl	80014f4 <HAL_CAN_TxMailbox1CompleteCallback>
 800306a:	e016      	b.n	800309a <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800306c:	69bb      	ldr	r3, [r7, #24]
 800306e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003072:	2b00      	cmp	r3, #0
 8003074:	d004      	beq.n	8003080 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003078:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800307c:	627b      	str	r3, [r7, #36]	@ 0x24
 800307e:	e00c      	b.n	800309a <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003080:	69bb      	ldr	r3, [r7, #24]
 8003082:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003086:	2b00      	cmp	r3, #0
 8003088:	d004      	beq.n	8003094 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800308a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800308c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003090:	627b      	str	r3, [r7, #36]	@ 0x24
 8003092:	e002      	b.n	800309a <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003094:	6878      	ldr	r0, [r7, #4]
 8003096:	f000 f94b 	bl	8003330 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800309a:	69bb      	ldr	r3, [r7, #24]
 800309c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d024      	beq.n	80030ee <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80030ac:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80030ae:	69bb      	ldr	r3, [r7, #24]
 80030b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d003      	beq.n	80030c0 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80030b8:	6878      	ldr	r0, [r7, #4]
 80030ba:	f7fe fa25 	bl	8001508 <HAL_CAN_TxMailbox2CompleteCallback>
 80030be:	e016      	b.n	80030ee <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80030c0:	69bb      	ldr	r3, [r7, #24]
 80030c2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d004      	beq.n	80030d4 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80030ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030cc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80030d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80030d2:	e00c      	b.n	80030ee <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80030d4:	69bb      	ldr	r3, [r7, #24]
 80030d6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d004      	beq.n	80030e8 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80030de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80030e6:	e002      	b.n	80030ee <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80030e8:	6878      	ldr	r0, [r7, #4]
 80030ea:	f000 f92b 	bl	8003344 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80030ee:	6a3b      	ldr	r3, [r7, #32]
 80030f0:	f003 0308 	and.w	r3, r3, #8
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d00c      	beq.n	8003112 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80030f8:	697b      	ldr	r3, [r7, #20]
 80030fa:	f003 0310 	and.w	r3, r3, #16
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d007      	beq.n	8003112 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003104:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003108:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	2210      	movs	r2, #16
 8003110:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003112:	6a3b      	ldr	r3, [r7, #32]
 8003114:	f003 0304 	and.w	r3, r3, #4
 8003118:	2b00      	cmp	r3, #0
 800311a:	d00b      	beq.n	8003134 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800311c:	697b      	ldr	r3, [r7, #20]
 800311e:	f003 0308 	and.w	r3, r3, #8
 8003122:	2b00      	cmp	r3, #0
 8003124:	d006      	beq.n	8003134 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	2208      	movs	r2, #8
 800312c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800312e:	6878      	ldr	r0, [r7, #4]
 8003130:	f000 f912 	bl	8003358 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003134:	6a3b      	ldr	r3, [r7, #32]
 8003136:	f003 0302 	and.w	r3, r3, #2
 800313a:	2b00      	cmp	r3, #0
 800313c:	d009      	beq.n	8003152 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	68db      	ldr	r3, [r3, #12]
 8003144:	f003 0303 	and.w	r3, r3, #3
 8003148:	2b00      	cmp	r3, #0
 800314a:	d002      	beq.n	8003152 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800314c:	6878      	ldr	r0, [r7, #4]
 800314e:	f7fe f983 	bl	8001458 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003152:	6a3b      	ldr	r3, [r7, #32]
 8003154:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003158:	2b00      	cmp	r3, #0
 800315a:	d00c      	beq.n	8003176 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800315c:	693b      	ldr	r3, [r7, #16]
 800315e:	f003 0310 	and.w	r3, r3, #16
 8003162:	2b00      	cmp	r3, #0
 8003164:	d007      	beq.n	8003176 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003168:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800316c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	2210      	movs	r2, #16
 8003174:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003176:	6a3b      	ldr	r3, [r7, #32]
 8003178:	f003 0320 	and.w	r3, r3, #32
 800317c:	2b00      	cmp	r3, #0
 800317e:	d00b      	beq.n	8003198 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003180:	693b      	ldr	r3, [r7, #16]
 8003182:	f003 0308 	and.w	r3, r3, #8
 8003186:	2b00      	cmp	r3, #0
 8003188:	d006      	beq.n	8003198 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	2208      	movs	r2, #8
 8003190:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003192:	6878      	ldr	r0, [r7, #4]
 8003194:	f000 f8f4 	bl	8003380 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003198:	6a3b      	ldr	r3, [r7, #32]
 800319a:	f003 0310 	and.w	r3, r3, #16
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d009      	beq.n	80031b6 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	691b      	ldr	r3, [r3, #16]
 80031a8:	f003 0303 	and.w	r3, r3, #3
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d002      	beq.n	80031b6 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80031b0:	6878      	ldr	r0, [r7, #4]
 80031b2:	f000 f8db 	bl	800336c <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80031b6:	6a3b      	ldr	r3, [r7, #32]
 80031b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d00b      	beq.n	80031d8 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80031c0:	69fb      	ldr	r3, [r7, #28]
 80031c2:	f003 0310 	and.w	r3, r3, #16
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d006      	beq.n	80031d8 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	2210      	movs	r2, #16
 80031d0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80031d2:	6878      	ldr	r0, [r7, #4]
 80031d4:	f000 f8de 	bl	8003394 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80031d8:	6a3b      	ldr	r3, [r7, #32]
 80031da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d00b      	beq.n	80031fa <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80031e2:	69fb      	ldr	r3, [r7, #28]
 80031e4:	f003 0308 	and.w	r3, r3, #8
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d006      	beq.n	80031fa <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	2208      	movs	r2, #8
 80031f2:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80031f4:	6878      	ldr	r0, [r7, #4]
 80031f6:	f000 f8d7 	bl	80033a8 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80031fa:	6a3b      	ldr	r3, [r7, #32]
 80031fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003200:	2b00      	cmp	r3, #0
 8003202:	d07b      	beq.n	80032fc <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003204:	69fb      	ldr	r3, [r7, #28]
 8003206:	f003 0304 	and.w	r3, r3, #4
 800320a:	2b00      	cmp	r3, #0
 800320c:	d072      	beq.n	80032f4 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800320e:	6a3b      	ldr	r3, [r7, #32]
 8003210:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003214:	2b00      	cmp	r3, #0
 8003216:	d008      	beq.n	800322a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800321e:	2b00      	cmp	r3, #0
 8003220:	d003      	beq.n	800322a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003224:	f043 0301 	orr.w	r3, r3, #1
 8003228:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800322a:	6a3b      	ldr	r3, [r7, #32]
 800322c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003230:	2b00      	cmp	r3, #0
 8003232:	d008      	beq.n	8003246 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800323a:	2b00      	cmp	r3, #0
 800323c:	d003      	beq.n	8003246 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800323e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003240:	f043 0302 	orr.w	r3, r3, #2
 8003244:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003246:	6a3b      	ldr	r3, [r7, #32]
 8003248:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800324c:	2b00      	cmp	r3, #0
 800324e:	d008      	beq.n	8003262 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003256:	2b00      	cmp	r3, #0
 8003258:	d003      	beq.n	8003262 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800325a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800325c:	f043 0304 	orr.w	r3, r3, #4
 8003260:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003262:	6a3b      	ldr	r3, [r7, #32]
 8003264:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003268:	2b00      	cmp	r3, #0
 800326a:	d043      	beq.n	80032f4 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003272:	2b00      	cmp	r3, #0
 8003274:	d03e      	beq.n	80032f4 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800327c:	2b60      	cmp	r3, #96	@ 0x60
 800327e:	d02b      	beq.n	80032d8 <HAL_CAN_IRQHandler+0x32a>
 8003280:	2b60      	cmp	r3, #96	@ 0x60
 8003282:	d82e      	bhi.n	80032e2 <HAL_CAN_IRQHandler+0x334>
 8003284:	2b50      	cmp	r3, #80	@ 0x50
 8003286:	d022      	beq.n	80032ce <HAL_CAN_IRQHandler+0x320>
 8003288:	2b50      	cmp	r3, #80	@ 0x50
 800328a:	d82a      	bhi.n	80032e2 <HAL_CAN_IRQHandler+0x334>
 800328c:	2b40      	cmp	r3, #64	@ 0x40
 800328e:	d019      	beq.n	80032c4 <HAL_CAN_IRQHandler+0x316>
 8003290:	2b40      	cmp	r3, #64	@ 0x40
 8003292:	d826      	bhi.n	80032e2 <HAL_CAN_IRQHandler+0x334>
 8003294:	2b30      	cmp	r3, #48	@ 0x30
 8003296:	d010      	beq.n	80032ba <HAL_CAN_IRQHandler+0x30c>
 8003298:	2b30      	cmp	r3, #48	@ 0x30
 800329a:	d822      	bhi.n	80032e2 <HAL_CAN_IRQHandler+0x334>
 800329c:	2b10      	cmp	r3, #16
 800329e:	d002      	beq.n	80032a6 <HAL_CAN_IRQHandler+0x2f8>
 80032a0:	2b20      	cmp	r3, #32
 80032a2:	d005      	beq.n	80032b0 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80032a4:	e01d      	b.n	80032e2 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80032a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032a8:	f043 0308 	orr.w	r3, r3, #8
 80032ac:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80032ae:	e019      	b.n	80032e4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80032b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032b2:	f043 0310 	orr.w	r3, r3, #16
 80032b6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80032b8:	e014      	b.n	80032e4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80032ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032bc:	f043 0320 	orr.w	r3, r3, #32
 80032c0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80032c2:	e00f      	b.n	80032e4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80032c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80032ca:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80032cc:	e00a      	b.n	80032e4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80032ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80032d4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80032d6:	e005      	b.n	80032e4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80032d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032de:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80032e0:	e000      	b.n	80032e4 <HAL_CAN_IRQHandler+0x336>
            break;
 80032e2:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	699a      	ldr	r2, [r3, #24]
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80032f2:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	2204      	movs	r2, #4
 80032fa:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80032fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d008      	beq.n	8003314 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003308:	431a      	orrs	r2, r3
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800330e:	6878      	ldr	r0, [r7, #4]
 8003310:	f000 f854 	bl	80033bc <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003314:	bf00      	nop
 8003316:	3728      	adds	r7, #40	@ 0x28
 8003318:	46bd      	mov	sp, r7
 800331a:	bd80      	pop	{r7, pc}

0800331c <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800331c:	b480      	push	{r7}
 800331e:	b083      	sub	sp, #12
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003324:	bf00      	nop
 8003326:	370c      	adds	r7, #12
 8003328:	46bd      	mov	sp, r7
 800332a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332e:	4770      	bx	lr

08003330 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003330:	b480      	push	{r7}
 8003332:	b083      	sub	sp, #12
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003338:	bf00      	nop
 800333a:	370c      	adds	r7, #12
 800333c:	46bd      	mov	sp, r7
 800333e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003342:	4770      	bx	lr

08003344 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003344:	b480      	push	{r7}
 8003346:	b083      	sub	sp, #12
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800334c:	bf00      	nop
 800334e:	370c      	adds	r7, #12
 8003350:	46bd      	mov	sp, r7
 8003352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003356:	4770      	bx	lr

08003358 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003358:	b480      	push	{r7}
 800335a:	b083      	sub	sp, #12
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003360:	bf00      	nop
 8003362:	370c      	adds	r7, #12
 8003364:	46bd      	mov	sp, r7
 8003366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336a:	4770      	bx	lr

0800336c <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800336c:	b480      	push	{r7}
 800336e:	b083      	sub	sp, #12
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003374:	bf00      	nop
 8003376:	370c      	adds	r7, #12
 8003378:	46bd      	mov	sp, r7
 800337a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337e:	4770      	bx	lr

08003380 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003380:	b480      	push	{r7}
 8003382:	b083      	sub	sp, #12
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003388:	bf00      	nop
 800338a:	370c      	adds	r7, #12
 800338c:	46bd      	mov	sp, r7
 800338e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003392:	4770      	bx	lr

08003394 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003394:	b480      	push	{r7}
 8003396:	b083      	sub	sp, #12
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800339c:	bf00      	nop
 800339e:	370c      	adds	r7, #12
 80033a0:	46bd      	mov	sp, r7
 80033a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a6:	4770      	bx	lr

080033a8 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80033a8:	b480      	push	{r7}
 80033aa:	b083      	sub	sp, #12
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80033b0:	bf00      	nop
 80033b2:	370c      	adds	r7, #12
 80033b4:	46bd      	mov	sp, r7
 80033b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ba:	4770      	bx	lr

080033bc <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80033bc:	b480      	push	{r7}
 80033be:	b083      	sub	sp, #12
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80033c4:	bf00      	nop
 80033c6:	370c      	adds	r7, #12
 80033c8:	46bd      	mov	sp, r7
 80033ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ce:	4770      	bx	lr

080033d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033d0:	b480      	push	{r7}
 80033d2:	b085      	sub	sp, #20
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	f003 0307 	and.w	r3, r3, #7
 80033de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033e0:	4b0c      	ldr	r3, [pc, #48]	@ (8003414 <__NVIC_SetPriorityGrouping+0x44>)
 80033e2:	68db      	ldr	r3, [r3, #12]
 80033e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033e6:	68ba      	ldr	r2, [r7, #8]
 80033e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80033ec:	4013      	ands	r3, r2
 80033ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033f4:	68bb      	ldr	r3, [r7, #8]
 80033f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80033f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80033fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003400:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003402:	4a04      	ldr	r2, [pc, #16]	@ (8003414 <__NVIC_SetPriorityGrouping+0x44>)
 8003404:	68bb      	ldr	r3, [r7, #8]
 8003406:	60d3      	str	r3, [r2, #12]
}
 8003408:	bf00      	nop
 800340a:	3714      	adds	r7, #20
 800340c:	46bd      	mov	sp, r7
 800340e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003412:	4770      	bx	lr
 8003414:	e000ed00 	.word	0xe000ed00

08003418 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003418:	b480      	push	{r7}
 800341a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800341c:	4b04      	ldr	r3, [pc, #16]	@ (8003430 <__NVIC_GetPriorityGrouping+0x18>)
 800341e:	68db      	ldr	r3, [r3, #12]
 8003420:	0a1b      	lsrs	r3, r3, #8
 8003422:	f003 0307 	and.w	r3, r3, #7
}
 8003426:	4618      	mov	r0, r3
 8003428:	46bd      	mov	sp, r7
 800342a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342e:	4770      	bx	lr
 8003430:	e000ed00 	.word	0xe000ed00

08003434 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003434:	b480      	push	{r7}
 8003436:	b083      	sub	sp, #12
 8003438:	af00      	add	r7, sp, #0
 800343a:	4603      	mov	r3, r0
 800343c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800343e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003442:	2b00      	cmp	r3, #0
 8003444:	db0b      	blt.n	800345e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003446:	79fb      	ldrb	r3, [r7, #7]
 8003448:	f003 021f 	and.w	r2, r3, #31
 800344c:	4907      	ldr	r1, [pc, #28]	@ (800346c <__NVIC_EnableIRQ+0x38>)
 800344e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003452:	095b      	lsrs	r3, r3, #5
 8003454:	2001      	movs	r0, #1
 8003456:	fa00 f202 	lsl.w	r2, r0, r2
 800345a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800345e:	bf00      	nop
 8003460:	370c      	adds	r7, #12
 8003462:	46bd      	mov	sp, r7
 8003464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003468:	4770      	bx	lr
 800346a:	bf00      	nop
 800346c:	e000e100 	.word	0xe000e100

08003470 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003470:	b480      	push	{r7}
 8003472:	b083      	sub	sp, #12
 8003474:	af00      	add	r7, sp, #0
 8003476:	4603      	mov	r3, r0
 8003478:	6039      	str	r1, [r7, #0]
 800347a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800347c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003480:	2b00      	cmp	r3, #0
 8003482:	db0a      	blt.n	800349a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	b2da      	uxtb	r2, r3
 8003488:	490c      	ldr	r1, [pc, #48]	@ (80034bc <__NVIC_SetPriority+0x4c>)
 800348a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800348e:	0112      	lsls	r2, r2, #4
 8003490:	b2d2      	uxtb	r2, r2
 8003492:	440b      	add	r3, r1
 8003494:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003498:	e00a      	b.n	80034b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	b2da      	uxtb	r2, r3
 800349e:	4908      	ldr	r1, [pc, #32]	@ (80034c0 <__NVIC_SetPriority+0x50>)
 80034a0:	79fb      	ldrb	r3, [r7, #7]
 80034a2:	f003 030f 	and.w	r3, r3, #15
 80034a6:	3b04      	subs	r3, #4
 80034a8:	0112      	lsls	r2, r2, #4
 80034aa:	b2d2      	uxtb	r2, r2
 80034ac:	440b      	add	r3, r1
 80034ae:	761a      	strb	r2, [r3, #24]
}
 80034b0:	bf00      	nop
 80034b2:	370c      	adds	r7, #12
 80034b4:	46bd      	mov	sp, r7
 80034b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ba:	4770      	bx	lr
 80034bc:	e000e100 	.word	0xe000e100
 80034c0:	e000ed00 	.word	0xe000ed00

080034c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80034c4:	b480      	push	{r7}
 80034c6:	b089      	sub	sp, #36	@ 0x24
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	60f8      	str	r0, [r7, #12]
 80034cc:	60b9      	str	r1, [r7, #8]
 80034ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	f003 0307 	and.w	r3, r3, #7
 80034d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80034d8:	69fb      	ldr	r3, [r7, #28]
 80034da:	f1c3 0307 	rsb	r3, r3, #7
 80034de:	2b04      	cmp	r3, #4
 80034e0:	bf28      	it	cs
 80034e2:	2304      	movcs	r3, #4
 80034e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80034e6:	69fb      	ldr	r3, [r7, #28]
 80034e8:	3304      	adds	r3, #4
 80034ea:	2b06      	cmp	r3, #6
 80034ec:	d902      	bls.n	80034f4 <NVIC_EncodePriority+0x30>
 80034ee:	69fb      	ldr	r3, [r7, #28]
 80034f0:	3b03      	subs	r3, #3
 80034f2:	e000      	b.n	80034f6 <NVIC_EncodePriority+0x32>
 80034f4:	2300      	movs	r3, #0
 80034f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034f8:	f04f 32ff 	mov.w	r2, #4294967295
 80034fc:	69bb      	ldr	r3, [r7, #24]
 80034fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003502:	43da      	mvns	r2, r3
 8003504:	68bb      	ldr	r3, [r7, #8]
 8003506:	401a      	ands	r2, r3
 8003508:	697b      	ldr	r3, [r7, #20]
 800350a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800350c:	f04f 31ff 	mov.w	r1, #4294967295
 8003510:	697b      	ldr	r3, [r7, #20]
 8003512:	fa01 f303 	lsl.w	r3, r1, r3
 8003516:	43d9      	mvns	r1, r3
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800351c:	4313      	orrs	r3, r2
         );
}
 800351e:	4618      	mov	r0, r3
 8003520:	3724      	adds	r7, #36	@ 0x24
 8003522:	46bd      	mov	sp, r7
 8003524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003528:	4770      	bx	lr
	...

0800352c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b082      	sub	sp, #8
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	3b01      	subs	r3, #1
 8003538:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800353c:	d301      	bcc.n	8003542 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800353e:	2301      	movs	r3, #1
 8003540:	e00f      	b.n	8003562 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003542:	4a0a      	ldr	r2, [pc, #40]	@ (800356c <SysTick_Config+0x40>)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	3b01      	subs	r3, #1
 8003548:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800354a:	210f      	movs	r1, #15
 800354c:	f04f 30ff 	mov.w	r0, #4294967295
 8003550:	f7ff ff8e 	bl	8003470 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003554:	4b05      	ldr	r3, [pc, #20]	@ (800356c <SysTick_Config+0x40>)
 8003556:	2200      	movs	r2, #0
 8003558:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800355a:	4b04      	ldr	r3, [pc, #16]	@ (800356c <SysTick_Config+0x40>)
 800355c:	2207      	movs	r2, #7
 800355e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003560:	2300      	movs	r3, #0
}
 8003562:	4618      	mov	r0, r3
 8003564:	3708      	adds	r7, #8
 8003566:	46bd      	mov	sp, r7
 8003568:	bd80      	pop	{r7, pc}
 800356a:	bf00      	nop
 800356c:	e000e010 	.word	0xe000e010

08003570 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b082      	sub	sp, #8
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003578:	6878      	ldr	r0, [r7, #4]
 800357a:	f7ff ff29 	bl	80033d0 <__NVIC_SetPriorityGrouping>
}
 800357e:	bf00      	nop
 8003580:	3708      	adds	r7, #8
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}

08003586 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003586:	b580      	push	{r7, lr}
 8003588:	b086      	sub	sp, #24
 800358a:	af00      	add	r7, sp, #0
 800358c:	4603      	mov	r3, r0
 800358e:	60b9      	str	r1, [r7, #8]
 8003590:	607a      	str	r2, [r7, #4]
 8003592:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003594:	2300      	movs	r3, #0
 8003596:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003598:	f7ff ff3e 	bl	8003418 <__NVIC_GetPriorityGrouping>
 800359c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800359e:	687a      	ldr	r2, [r7, #4]
 80035a0:	68b9      	ldr	r1, [r7, #8]
 80035a2:	6978      	ldr	r0, [r7, #20]
 80035a4:	f7ff ff8e 	bl	80034c4 <NVIC_EncodePriority>
 80035a8:	4602      	mov	r2, r0
 80035aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035ae:	4611      	mov	r1, r2
 80035b0:	4618      	mov	r0, r3
 80035b2:	f7ff ff5d 	bl	8003470 <__NVIC_SetPriority>
}
 80035b6:	bf00      	nop
 80035b8:	3718      	adds	r7, #24
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bd80      	pop	{r7, pc}

080035be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035be:	b580      	push	{r7, lr}
 80035c0:	b082      	sub	sp, #8
 80035c2:	af00      	add	r7, sp, #0
 80035c4:	4603      	mov	r3, r0
 80035c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80035c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035cc:	4618      	mov	r0, r3
 80035ce:	f7ff ff31 	bl	8003434 <__NVIC_EnableIRQ>
}
 80035d2:	bf00      	nop
 80035d4:	3708      	adds	r7, #8
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bd80      	pop	{r7, pc}

080035da <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80035da:	b580      	push	{r7, lr}
 80035dc:	b082      	sub	sp, #8
 80035de:	af00      	add	r7, sp, #0
 80035e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80035e2:	6878      	ldr	r0, [r7, #4]
 80035e4:	f7ff ffa2 	bl	800352c <SysTick_Config>
 80035e8:	4603      	mov	r3, r0
}
 80035ea:	4618      	mov	r0, r3
 80035ec:	3708      	adds	r7, #8
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bd80      	pop	{r7, pc}

080035f2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80035f2:	b580      	push	{r7, lr}
 80035f4:	b084      	sub	sp, #16
 80035f6:	af00      	add	r7, sp, #0
 80035f8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035fe:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003600:	f7ff f85e 	bl	80026c0 <HAL_GetTick>
 8003604:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800360c:	b2db      	uxtb	r3, r3
 800360e:	2b02      	cmp	r3, #2
 8003610:	d008      	beq.n	8003624 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2280      	movs	r2, #128	@ 0x80
 8003616:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2200      	movs	r2, #0
 800361c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003620:	2301      	movs	r3, #1
 8003622:	e052      	b.n	80036ca <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	681a      	ldr	r2, [r3, #0]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f022 0216 	bic.w	r2, r2, #22
 8003632:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	695a      	ldr	r2, [r3, #20]
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003642:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003648:	2b00      	cmp	r3, #0
 800364a:	d103      	bne.n	8003654 <HAL_DMA_Abort+0x62>
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003650:	2b00      	cmp	r3, #0
 8003652:	d007      	beq.n	8003664 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	681a      	ldr	r2, [r3, #0]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f022 0208 	bic.w	r2, r2, #8
 8003662:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	681a      	ldr	r2, [r3, #0]
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f022 0201 	bic.w	r2, r2, #1
 8003672:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003674:	e013      	b.n	800369e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003676:	f7ff f823 	bl	80026c0 <HAL_GetTick>
 800367a:	4602      	mov	r2, r0
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	1ad3      	subs	r3, r2, r3
 8003680:	2b05      	cmp	r3, #5
 8003682:	d90c      	bls.n	800369e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2220      	movs	r2, #32
 8003688:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2203      	movs	r2, #3
 800368e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2200      	movs	r2, #0
 8003696:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800369a:	2303      	movs	r3, #3
 800369c:	e015      	b.n	80036ca <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f003 0301 	and.w	r3, r3, #1
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d1e4      	bne.n	8003676 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036b0:	223f      	movs	r2, #63	@ 0x3f
 80036b2:	409a      	lsls	r2, r3
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2201      	movs	r2, #1
 80036bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2200      	movs	r2, #0
 80036c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80036c8:	2300      	movs	r3, #0
}
 80036ca:	4618      	mov	r0, r3
 80036cc:	3710      	adds	r7, #16
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}

080036d2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80036d2:	b480      	push	{r7}
 80036d4:	b083      	sub	sp, #12
 80036d6:	af00      	add	r7, sp, #0
 80036d8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80036e0:	b2db      	uxtb	r3, r3
 80036e2:	2b02      	cmp	r3, #2
 80036e4:	d004      	beq.n	80036f0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2280      	movs	r2, #128	@ 0x80
 80036ea:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	e00c      	b.n	800370a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2205      	movs	r2, #5
 80036f4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	681a      	ldr	r2, [r3, #0]
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f022 0201 	bic.w	r2, r2, #1
 8003706:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003708:	2300      	movs	r3, #0
}
 800370a:	4618      	mov	r0, r3
 800370c:	370c      	adds	r7, #12
 800370e:	46bd      	mov	sp, r7
 8003710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003714:	4770      	bx	lr
	...

08003718 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003718:	b480      	push	{r7}
 800371a:	b089      	sub	sp, #36	@ 0x24
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
 8003720:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003722:	2300      	movs	r3, #0
 8003724:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003726:	2300      	movs	r3, #0
 8003728:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800372a:	2300      	movs	r3, #0
 800372c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800372e:	2300      	movs	r3, #0
 8003730:	61fb      	str	r3, [r7, #28]
 8003732:	e165      	b.n	8003a00 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003734:	2201      	movs	r2, #1
 8003736:	69fb      	ldr	r3, [r7, #28]
 8003738:	fa02 f303 	lsl.w	r3, r2, r3
 800373c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	697a      	ldr	r2, [r7, #20]
 8003744:	4013      	ands	r3, r2
 8003746:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003748:	693a      	ldr	r2, [r7, #16]
 800374a:	697b      	ldr	r3, [r7, #20]
 800374c:	429a      	cmp	r2, r3
 800374e:	f040 8154 	bne.w	80039fa <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	f003 0303 	and.w	r3, r3, #3
 800375a:	2b01      	cmp	r3, #1
 800375c:	d005      	beq.n	800376a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	685b      	ldr	r3, [r3, #4]
 8003762:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003766:	2b02      	cmp	r3, #2
 8003768:	d130      	bne.n	80037cc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	689b      	ldr	r3, [r3, #8]
 800376e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003770:	69fb      	ldr	r3, [r7, #28]
 8003772:	005b      	lsls	r3, r3, #1
 8003774:	2203      	movs	r2, #3
 8003776:	fa02 f303 	lsl.w	r3, r2, r3
 800377a:	43db      	mvns	r3, r3
 800377c:	69ba      	ldr	r2, [r7, #24]
 800377e:	4013      	ands	r3, r2
 8003780:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	68da      	ldr	r2, [r3, #12]
 8003786:	69fb      	ldr	r3, [r7, #28]
 8003788:	005b      	lsls	r3, r3, #1
 800378a:	fa02 f303 	lsl.w	r3, r2, r3
 800378e:	69ba      	ldr	r2, [r7, #24]
 8003790:	4313      	orrs	r3, r2
 8003792:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	69ba      	ldr	r2, [r7, #24]
 8003798:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80037a0:	2201      	movs	r2, #1
 80037a2:	69fb      	ldr	r3, [r7, #28]
 80037a4:	fa02 f303 	lsl.w	r3, r2, r3
 80037a8:	43db      	mvns	r3, r3
 80037aa:	69ba      	ldr	r2, [r7, #24]
 80037ac:	4013      	ands	r3, r2
 80037ae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	091b      	lsrs	r3, r3, #4
 80037b6:	f003 0201 	and.w	r2, r3, #1
 80037ba:	69fb      	ldr	r3, [r7, #28]
 80037bc:	fa02 f303 	lsl.w	r3, r2, r3
 80037c0:	69ba      	ldr	r2, [r7, #24]
 80037c2:	4313      	orrs	r3, r2
 80037c4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	69ba      	ldr	r2, [r7, #24]
 80037ca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	f003 0303 	and.w	r3, r3, #3
 80037d4:	2b03      	cmp	r3, #3
 80037d6:	d017      	beq.n	8003808 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	68db      	ldr	r3, [r3, #12]
 80037dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80037de:	69fb      	ldr	r3, [r7, #28]
 80037e0:	005b      	lsls	r3, r3, #1
 80037e2:	2203      	movs	r2, #3
 80037e4:	fa02 f303 	lsl.w	r3, r2, r3
 80037e8:	43db      	mvns	r3, r3
 80037ea:	69ba      	ldr	r2, [r7, #24]
 80037ec:	4013      	ands	r3, r2
 80037ee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	689a      	ldr	r2, [r3, #8]
 80037f4:	69fb      	ldr	r3, [r7, #28]
 80037f6:	005b      	lsls	r3, r3, #1
 80037f8:	fa02 f303 	lsl.w	r3, r2, r3
 80037fc:	69ba      	ldr	r2, [r7, #24]
 80037fe:	4313      	orrs	r3, r2
 8003800:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	69ba      	ldr	r2, [r7, #24]
 8003806:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	f003 0303 	and.w	r3, r3, #3
 8003810:	2b02      	cmp	r3, #2
 8003812:	d123      	bne.n	800385c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003814:	69fb      	ldr	r3, [r7, #28]
 8003816:	08da      	lsrs	r2, r3, #3
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	3208      	adds	r2, #8
 800381c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003820:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003822:	69fb      	ldr	r3, [r7, #28]
 8003824:	f003 0307 	and.w	r3, r3, #7
 8003828:	009b      	lsls	r3, r3, #2
 800382a:	220f      	movs	r2, #15
 800382c:	fa02 f303 	lsl.w	r3, r2, r3
 8003830:	43db      	mvns	r3, r3
 8003832:	69ba      	ldr	r2, [r7, #24]
 8003834:	4013      	ands	r3, r2
 8003836:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	691a      	ldr	r2, [r3, #16]
 800383c:	69fb      	ldr	r3, [r7, #28]
 800383e:	f003 0307 	and.w	r3, r3, #7
 8003842:	009b      	lsls	r3, r3, #2
 8003844:	fa02 f303 	lsl.w	r3, r2, r3
 8003848:	69ba      	ldr	r2, [r7, #24]
 800384a:	4313      	orrs	r3, r2
 800384c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800384e:	69fb      	ldr	r3, [r7, #28]
 8003850:	08da      	lsrs	r2, r3, #3
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	3208      	adds	r2, #8
 8003856:	69b9      	ldr	r1, [r7, #24]
 8003858:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003862:	69fb      	ldr	r3, [r7, #28]
 8003864:	005b      	lsls	r3, r3, #1
 8003866:	2203      	movs	r2, #3
 8003868:	fa02 f303 	lsl.w	r3, r2, r3
 800386c:	43db      	mvns	r3, r3
 800386e:	69ba      	ldr	r2, [r7, #24]
 8003870:	4013      	ands	r3, r2
 8003872:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	f003 0203 	and.w	r2, r3, #3
 800387c:	69fb      	ldr	r3, [r7, #28]
 800387e:	005b      	lsls	r3, r3, #1
 8003880:	fa02 f303 	lsl.w	r3, r2, r3
 8003884:	69ba      	ldr	r2, [r7, #24]
 8003886:	4313      	orrs	r3, r2
 8003888:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	69ba      	ldr	r2, [r7, #24]
 800388e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	685b      	ldr	r3, [r3, #4]
 8003894:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003898:	2b00      	cmp	r3, #0
 800389a:	f000 80ae 	beq.w	80039fa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800389e:	2300      	movs	r3, #0
 80038a0:	60fb      	str	r3, [r7, #12]
 80038a2:	4b5d      	ldr	r3, [pc, #372]	@ (8003a18 <HAL_GPIO_Init+0x300>)
 80038a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038a6:	4a5c      	ldr	r2, [pc, #368]	@ (8003a18 <HAL_GPIO_Init+0x300>)
 80038a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80038ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80038ae:	4b5a      	ldr	r3, [pc, #360]	@ (8003a18 <HAL_GPIO_Init+0x300>)
 80038b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80038b6:	60fb      	str	r3, [r7, #12]
 80038b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80038ba:	4a58      	ldr	r2, [pc, #352]	@ (8003a1c <HAL_GPIO_Init+0x304>)
 80038bc:	69fb      	ldr	r3, [r7, #28]
 80038be:	089b      	lsrs	r3, r3, #2
 80038c0:	3302      	adds	r3, #2
 80038c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80038c8:	69fb      	ldr	r3, [r7, #28]
 80038ca:	f003 0303 	and.w	r3, r3, #3
 80038ce:	009b      	lsls	r3, r3, #2
 80038d0:	220f      	movs	r2, #15
 80038d2:	fa02 f303 	lsl.w	r3, r2, r3
 80038d6:	43db      	mvns	r3, r3
 80038d8:	69ba      	ldr	r2, [r7, #24]
 80038da:	4013      	ands	r3, r2
 80038dc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	4a4f      	ldr	r2, [pc, #316]	@ (8003a20 <HAL_GPIO_Init+0x308>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d025      	beq.n	8003932 <HAL_GPIO_Init+0x21a>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	4a4e      	ldr	r2, [pc, #312]	@ (8003a24 <HAL_GPIO_Init+0x30c>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d01f      	beq.n	800392e <HAL_GPIO_Init+0x216>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	4a4d      	ldr	r2, [pc, #308]	@ (8003a28 <HAL_GPIO_Init+0x310>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d019      	beq.n	800392a <HAL_GPIO_Init+0x212>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	4a4c      	ldr	r2, [pc, #304]	@ (8003a2c <HAL_GPIO_Init+0x314>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d013      	beq.n	8003926 <HAL_GPIO_Init+0x20e>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	4a4b      	ldr	r2, [pc, #300]	@ (8003a30 <HAL_GPIO_Init+0x318>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d00d      	beq.n	8003922 <HAL_GPIO_Init+0x20a>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	4a4a      	ldr	r2, [pc, #296]	@ (8003a34 <HAL_GPIO_Init+0x31c>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d007      	beq.n	800391e <HAL_GPIO_Init+0x206>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	4a49      	ldr	r2, [pc, #292]	@ (8003a38 <HAL_GPIO_Init+0x320>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d101      	bne.n	800391a <HAL_GPIO_Init+0x202>
 8003916:	2306      	movs	r3, #6
 8003918:	e00c      	b.n	8003934 <HAL_GPIO_Init+0x21c>
 800391a:	2307      	movs	r3, #7
 800391c:	e00a      	b.n	8003934 <HAL_GPIO_Init+0x21c>
 800391e:	2305      	movs	r3, #5
 8003920:	e008      	b.n	8003934 <HAL_GPIO_Init+0x21c>
 8003922:	2304      	movs	r3, #4
 8003924:	e006      	b.n	8003934 <HAL_GPIO_Init+0x21c>
 8003926:	2303      	movs	r3, #3
 8003928:	e004      	b.n	8003934 <HAL_GPIO_Init+0x21c>
 800392a:	2302      	movs	r3, #2
 800392c:	e002      	b.n	8003934 <HAL_GPIO_Init+0x21c>
 800392e:	2301      	movs	r3, #1
 8003930:	e000      	b.n	8003934 <HAL_GPIO_Init+0x21c>
 8003932:	2300      	movs	r3, #0
 8003934:	69fa      	ldr	r2, [r7, #28]
 8003936:	f002 0203 	and.w	r2, r2, #3
 800393a:	0092      	lsls	r2, r2, #2
 800393c:	4093      	lsls	r3, r2
 800393e:	69ba      	ldr	r2, [r7, #24]
 8003940:	4313      	orrs	r3, r2
 8003942:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003944:	4935      	ldr	r1, [pc, #212]	@ (8003a1c <HAL_GPIO_Init+0x304>)
 8003946:	69fb      	ldr	r3, [r7, #28]
 8003948:	089b      	lsrs	r3, r3, #2
 800394a:	3302      	adds	r3, #2
 800394c:	69ba      	ldr	r2, [r7, #24]
 800394e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003952:	4b3a      	ldr	r3, [pc, #232]	@ (8003a3c <HAL_GPIO_Init+0x324>)
 8003954:	689b      	ldr	r3, [r3, #8]
 8003956:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003958:	693b      	ldr	r3, [r7, #16]
 800395a:	43db      	mvns	r3, r3
 800395c:	69ba      	ldr	r2, [r7, #24]
 800395e:	4013      	ands	r3, r2
 8003960:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800396a:	2b00      	cmp	r3, #0
 800396c:	d003      	beq.n	8003976 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800396e:	69ba      	ldr	r2, [r7, #24]
 8003970:	693b      	ldr	r3, [r7, #16]
 8003972:	4313      	orrs	r3, r2
 8003974:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003976:	4a31      	ldr	r2, [pc, #196]	@ (8003a3c <HAL_GPIO_Init+0x324>)
 8003978:	69bb      	ldr	r3, [r7, #24]
 800397a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800397c:	4b2f      	ldr	r3, [pc, #188]	@ (8003a3c <HAL_GPIO_Init+0x324>)
 800397e:	68db      	ldr	r3, [r3, #12]
 8003980:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003982:	693b      	ldr	r3, [r7, #16]
 8003984:	43db      	mvns	r3, r3
 8003986:	69ba      	ldr	r2, [r7, #24]
 8003988:	4013      	ands	r3, r2
 800398a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003994:	2b00      	cmp	r3, #0
 8003996:	d003      	beq.n	80039a0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003998:	69ba      	ldr	r2, [r7, #24]
 800399a:	693b      	ldr	r3, [r7, #16]
 800399c:	4313      	orrs	r3, r2
 800399e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80039a0:	4a26      	ldr	r2, [pc, #152]	@ (8003a3c <HAL_GPIO_Init+0x324>)
 80039a2:	69bb      	ldr	r3, [r7, #24]
 80039a4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80039a6:	4b25      	ldr	r3, [pc, #148]	@ (8003a3c <HAL_GPIO_Init+0x324>)
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039ac:	693b      	ldr	r3, [r7, #16]
 80039ae:	43db      	mvns	r3, r3
 80039b0:	69ba      	ldr	r2, [r7, #24]
 80039b2:	4013      	ands	r3, r2
 80039b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d003      	beq.n	80039ca <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80039c2:	69ba      	ldr	r2, [r7, #24]
 80039c4:	693b      	ldr	r3, [r7, #16]
 80039c6:	4313      	orrs	r3, r2
 80039c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80039ca:	4a1c      	ldr	r2, [pc, #112]	@ (8003a3c <HAL_GPIO_Init+0x324>)
 80039cc:	69bb      	ldr	r3, [r7, #24]
 80039ce:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80039d0:	4b1a      	ldr	r3, [pc, #104]	@ (8003a3c <HAL_GPIO_Init+0x324>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	43db      	mvns	r3, r3
 80039da:	69ba      	ldr	r2, [r7, #24]
 80039dc:	4013      	ands	r3, r2
 80039de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d003      	beq.n	80039f4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80039ec:	69ba      	ldr	r2, [r7, #24]
 80039ee:	693b      	ldr	r3, [r7, #16]
 80039f0:	4313      	orrs	r3, r2
 80039f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80039f4:	4a11      	ldr	r2, [pc, #68]	@ (8003a3c <HAL_GPIO_Init+0x324>)
 80039f6:	69bb      	ldr	r3, [r7, #24]
 80039f8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80039fa:	69fb      	ldr	r3, [r7, #28]
 80039fc:	3301      	adds	r3, #1
 80039fe:	61fb      	str	r3, [r7, #28]
 8003a00:	69fb      	ldr	r3, [r7, #28]
 8003a02:	2b0f      	cmp	r3, #15
 8003a04:	f67f ae96 	bls.w	8003734 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003a08:	bf00      	nop
 8003a0a:	bf00      	nop
 8003a0c:	3724      	adds	r7, #36	@ 0x24
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a14:	4770      	bx	lr
 8003a16:	bf00      	nop
 8003a18:	40023800 	.word	0x40023800
 8003a1c:	40013800 	.word	0x40013800
 8003a20:	40020000 	.word	0x40020000
 8003a24:	40020400 	.word	0x40020400
 8003a28:	40020800 	.word	0x40020800
 8003a2c:	40020c00 	.word	0x40020c00
 8003a30:	40021000 	.word	0x40021000
 8003a34:	40021400 	.word	0x40021400
 8003a38:	40021800 	.word	0x40021800
 8003a3c:	40013c00 	.word	0x40013c00

08003a40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a40:	b480      	push	{r7}
 8003a42:	b083      	sub	sp, #12
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
 8003a48:	460b      	mov	r3, r1
 8003a4a:	807b      	strh	r3, [r7, #2]
 8003a4c:	4613      	mov	r3, r2
 8003a4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003a50:	787b      	ldrb	r3, [r7, #1]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d003      	beq.n	8003a5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003a56:	887a      	ldrh	r2, [r7, #2]
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003a5c:	e003      	b.n	8003a66 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003a5e:	887b      	ldrh	r3, [r7, #2]
 8003a60:	041a      	lsls	r2, r3, #16
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	619a      	str	r2, [r3, #24]
}
 8003a66:	bf00      	nop
 8003a68:	370c      	adds	r7, #12
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a70:	4770      	bx	lr
	...

08003a74 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b084      	sub	sp, #16
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
 8003a7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d101      	bne.n	8003a88 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a84:	2301      	movs	r3, #1
 8003a86:	e0cc      	b.n	8003c22 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003a88:	4b68      	ldr	r3, [pc, #416]	@ (8003c2c <HAL_RCC_ClockConfig+0x1b8>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f003 030f 	and.w	r3, r3, #15
 8003a90:	683a      	ldr	r2, [r7, #0]
 8003a92:	429a      	cmp	r2, r3
 8003a94:	d90c      	bls.n	8003ab0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a96:	4b65      	ldr	r3, [pc, #404]	@ (8003c2c <HAL_RCC_ClockConfig+0x1b8>)
 8003a98:	683a      	ldr	r2, [r7, #0]
 8003a9a:	b2d2      	uxtb	r2, r2
 8003a9c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a9e:	4b63      	ldr	r3, [pc, #396]	@ (8003c2c <HAL_RCC_ClockConfig+0x1b8>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f003 030f 	and.w	r3, r3, #15
 8003aa6:	683a      	ldr	r2, [r7, #0]
 8003aa8:	429a      	cmp	r2, r3
 8003aaa:	d001      	beq.n	8003ab0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003aac:	2301      	movs	r3, #1
 8003aae:	e0b8      	b.n	8003c22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f003 0302 	and.w	r3, r3, #2
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d020      	beq.n	8003afe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f003 0304 	and.w	r3, r3, #4
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d005      	beq.n	8003ad4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ac8:	4b59      	ldr	r3, [pc, #356]	@ (8003c30 <HAL_RCC_ClockConfig+0x1bc>)
 8003aca:	689b      	ldr	r3, [r3, #8]
 8003acc:	4a58      	ldr	r2, [pc, #352]	@ (8003c30 <HAL_RCC_ClockConfig+0x1bc>)
 8003ace:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003ad2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f003 0308 	and.w	r3, r3, #8
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d005      	beq.n	8003aec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ae0:	4b53      	ldr	r3, [pc, #332]	@ (8003c30 <HAL_RCC_ClockConfig+0x1bc>)
 8003ae2:	689b      	ldr	r3, [r3, #8]
 8003ae4:	4a52      	ldr	r2, [pc, #328]	@ (8003c30 <HAL_RCC_ClockConfig+0x1bc>)
 8003ae6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003aea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003aec:	4b50      	ldr	r3, [pc, #320]	@ (8003c30 <HAL_RCC_ClockConfig+0x1bc>)
 8003aee:	689b      	ldr	r3, [r3, #8]
 8003af0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	689b      	ldr	r3, [r3, #8]
 8003af8:	494d      	ldr	r1, [pc, #308]	@ (8003c30 <HAL_RCC_ClockConfig+0x1bc>)
 8003afa:	4313      	orrs	r3, r2
 8003afc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f003 0301 	and.w	r3, r3, #1
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d044      	beq.n	8003b94 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	2b01      	cmp	r3, #1
 8003b10:	d107      	bne.n	8003b22 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b12:	4b47      	ldr	r3, [pc, #284]	@ (8003c30 <HAL_RCC_ClockConfig+0x1bc>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d119      	bne.n	8003b52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	e07f      	b.n	8003c22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	2b02      	cmp	r3, #2
 8003b28:	d003      	beq.n	8003b32 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b2e:	2b03      	cmp	r3, #3
 8003b30:	d107      	bne.n	8003b42 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b32:	4b3f      	ldr	r3, [pc, #252]	@ (8003c30 <HAL_RCC_ClockConfig+0x1bc>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d109      	bne.n	8003b52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b3e:	2301      	movs	r3, #1
 8003b40:	e06f      	b.n	8003c22 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b42:	4b3b      	ldr	r3, [pc, #236]	@ (8003c30 <HAL_RCC_ClockConfig+0x1bc>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f003 0302 	and.w	r3, r3, #2
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d101      	bne.n	8003b52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e067      	b.n	8003c22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b52:	4b37      	ldr	r3, [pc, #220]	@ (8003c30 <HAL_RCC_ClockConfig+0x1bc>)
 8003b54:	689b      	ldr	r3, [r3, #8]
 8003b56:	f023 0203 	bic.w	r2, r3, #3
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	4934      	ldr	r1, [pc, #208]	@ (8003c30 <HAL_RCC_ClockConfig+0x1bc>)
 8003b60:	4313      	orrs	r3, r2
 8003b62:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b64:	f7fe fdac 	bl	80026c0 <HAL_GetTick>
 8003b68:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b6a:	e00a      	b.n	8003b82 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b6c:	f7fe fda8 	bl	80026c0 <HAL_GetTick>
 8003b70:	4602      	mov	r2, r0
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	1ad3      	subs	r3, r2, r3
 8003b76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d901      	bls.n	8003b82 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003b7e:	2303      	movs	r3, #3
 8003b80:	e04f      	b.n	8003c22 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b82:	4b2b      	ldr	r3, [pc, #172]	@ (8003c30 <HAL_RCC_ClockConfig+0x1bc>)
 8003b84:	689b      	ldr	r3, [r3, #8]
 8003b86:	f003 020c 	and.w	r2, r3, #12
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	009b      	lsls	r3, r3, #2
 8003b90:	429a      	cmp	r2, r3
 8003b92:	d1eb      	bne.n	8003b6c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003b94:	4b25      	ldr	r3, [pc, #148]	@ (8003c2c <HAL_RCC_ClockConfig+0x1b8>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f003 030f 	and.w	r3, r3, #15
 8003b9c:	683a      	ldr	r2, [r7, #0]
 8003b9e:	429a      	cmp	r2, r3
 8003ba0:	d20c      	bcs.n	8003bbc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ba2:	4b22      	ldr	r3, [pc, #136]	@ (8003c2c <HAL_RCC_ClockConfig+0x1b8>)
 8003ba4:	683a      	ldr	r2, [r7, #0]
 8003ba6:	b2d2      	uxtb	r2, r2
 8003ba8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003baa:	4b20      	ldr	r3, [pc, #128]	@ (8003c2c <HAL_RCC_ClockConfig+0x1b8>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f003 030f 	and.w	r3, r3, #15
 8003bb2:	683a      	ldr	r2, [r7, #0]
 8003bb4:	429a      	cmp	r2, r3
 8003bb6:	d001      	beq.n	8003bbc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003bb8:	2301      	movs	r3, #1
 8003bba:	e032      	b.n	8003c22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f003 0304 	and.w	r3, r3, #4
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d008      	beq.n	8003bda <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003bc8:	4b19      	ldr	r3, [pc, #100]	@ (8003c30 <HAL_RCC_ClockConfig+0x1bc>)
 8003bca:	689b      	ldr	r3, [r3, #8]
 8003bcc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	68db      	ldr	r3, [r3, #12]
 8003bd4:	4916      	ldr	r1, [pc, #88]	@ (8003c30 <HAL_RCC_ClockConfig+0x1bc>)
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f003 0308 	and.w	r3, r3, #8
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d009      	beq.n	8003bfa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003be6:	4b12      	ldr	r3, [pc, #72]	@ (8003c30 <HAL_RCC_ClockConfig+0x1bc>)
 8003be8:	689b      	ldr	r3, [r3, #8]
 8003bea:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	691b      	ldr	r3, [r3, #16]
 8003bf2:	00db      	lsls	r3, r3, #3
 8003bf4:	490e      	ldr	r1, [pc, #56]	@ (8003c30 <HAL_RCC_ClockConfig+0x1bc>)
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003bfa:	f000 f855 	bl	8003ca8 <HAL_RCC_GetSysClockFreq>
 8003bfe:	4602      	mov	r2, r0
 8003c00:	4b0b      	ldr	r3, [pc, #44]	@ (8003c30 <HAL_RCC_ClockConfig+0x1bc>)
 8003c02:	689b      	ldr	r3, [r3, #8]
 8003c04:	091b      	lsrs	r3, r3, #4
 8003c06:	f003 030f 	and.w	r3, r3, #15
 8003c0a:	490a      	ldr	r1, [pc, #40]	@ (8003c34 <HAL_RCC_ClockConfig+0x1c0>)
 8003c0c:	5ccb      	ldrb	r3, [r1, r3]
 8003c0e:	fa22 f303 	lsr.w	r3, r2, r3
 8003c12:	4a09      	ldr	r2, [pc, #36]	@ (8003c38 <HAL_RCC_ClockConfig+0x1c4>)
 8003c14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003c16:	4b09      	ldr	r3, [pc, #36]	@ (8003c3c <HAL_RCC_ClockConfig+0x1c8>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	f7fe fd0c 	bl	8002638 <HAL_InitTick>

  return HAL_OK;
 8003c20:	2300      	movs	r3, #0
}
 8003c22:	4618      	mov	r0, r3
 8003c24:	3710      	adds	r7, #16
 8003c26:	46bd      	mov	sp, r7
 8003c28:	bd80      	pop	{r7, pc}
 8003c2a:	bf00      	nop
 8003c2c:	40023c00 	.word	0x40023c00
 8003c30:	40023800 	.word	0x40023800
 8003c34:	0800d0e0 	.word	0x0800d0e0
 8003c38:	20000000 	.word	0x20000000
 8003c3c:	20000004 	.word	0x20000004

08003c40 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c40:	b480      	push	{r7}
 8003c42:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c44:	4b03      	ldr	r3, [pc, #12]	@ (8003c54 <HAL_RCC_GetHCLKFreq+0x14>)
 8003c46:	681b      	ldr	r3, [r3, #0]
}
 8003c48:	4618      	mov	r0, r3
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c50:	4770      	bx	lr
 8003c52:	bf00      	nop
 8003c54:	20000000 	.word	0x20000000

08003c58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003c5c:	f7ff fff0 	bl	8003c40 <HAL_RCC_GetHCLKFreq>
 8003c60:	4602      	mov	r2, r0
 8003c62:	4b05      	ldr	r3, [pc, #20]	@ (8003c78 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003c64:	689b      	ldr	r3, [r3, #8]
 8003c66:	0a9b      	lsrs	r3, r3, #10
 8003c68:	f003 0307 	and.w	r3, r3, #7
 8003c6c:	4903      	ldr	r1, [pc, #12]	@ (8003c7c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c6e:	5ccb      	ldrb	r3, [r1, r3]
 8003c70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c74:	4618      	mov	r0, r3
 8003c76:	bd80      	pop	{r7, pc}
 8003c78:	40023800 	.word	0x40023800
 8003c7c:	0800d0f0 	.word	0x0800d0f0

08003c80 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003c84:	f7ff ffdc 	bl	8003c40 <HAL_RCC_GetHCLKFreq>
 8003c88:	4602      	mov	r2, r0
 8003c8a:	4b05      	ldr	r3, [pc, #20]	@ (8003ca0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003c8c:	689b      	ldr	r3, [r3, #8]
 8003c8e:	0b5b      	lsrs	r3, r3, #13
 8003c90:	f003 0307 	and.w	r3, r3, #7
 8003c94:	4903      	ldr	r1, [pc, #12]	@ (8003ca4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c96:	5ccb      	ldrb	r3, [r1, r3]
 8003c98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	bd80      	pop	{r7, pc}
 8003ca0:	40023800 	.word	0x40023800
 8003ca4:	0800d0f0 	.word	0x0800d0f0

08003ca8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ca8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003cac:	b0ae      	sub	sp, #184	@ 0xb8
 8003cae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8003cc8:	2300      	movs	r3, #0
 8003cca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003cce:	4bcb      	ldr	r3, [pc, #812]	@ (8003ffc <HAL_RCC_GetSysClockFreq+0x354>)
 8003cd0:	689b      	ldr	r3, [r3, #8]
 8003cd2:	f003 030c 	and.w	r3, r3, #12
 8003cd6:	2b0c      	cmp	r3, #12
 8003cd8:	f200 8206 	bhi.w	80040e8 <HAL_RCC_GetSysClockFreq+0x440>
 8003cdc:	a201      	add	r2, pc, #4	@ (adr r2, 8003ce4 <HAL_RCC_GetSysClockFreq+0x3c>)
 8003cde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ce2:	bf00      	nop
 8003ce4:	08003d19 	.word	0x08003d19
 8003ce8:	080040e9 	.word	0x080040e9
 8003cec:	080040e9 	.word	0x080040e9
 8003cf0:	080040e9 	.word	0x080040e9
 8003cf4:	08003d21 	.word	0x08003d21
 8003cf8:	080040e9 	.word	0x080040e9
 8003cfc:	080040e9 	.word	0x080040e9
 8003d00:	080040e9 	.word	0x080040e9
 8003d04:	08003d29 	.word	0x08003d29
 8003d08:	080040e9 	.word	0x080040e9
 8003d0c:	080040e9 	.word	0x080040e9
 8003d10:	080040e9 	.word	0x080040e9
 8003d14:	08003f19 	.word	0x08003f19
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003d18:	4bb9      	ldr	r3, [pc, #740]	@ (8004000 <HAL_RCC_GetSysClockFreq+0x358>)
 8003d1a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003d1e:	e1e7      	b.n	80040f0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003d20:	4bb8      	ldr	r3, [pc, #736]	@ (8004004 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003d22:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003d26:	e1e3      	b.n	80040f0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003d28:	4bb4      	ldr	r3, [pc, #720]	@ (8003ffc <HAL_RCC_GetSysClockFreq+0x354>)
 8003d2a:	685b      	ldr	r3, [r3, #4]
 8003d2c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003d30:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003d34:	4bb1      	ldr	r3, [pc, #708]	@ (8003ffc <HAL_RCC_GetSysClockFreq+0x354>)
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d071      	beq.n	8003e24 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d40:	4bae      	ldr	r3, [pc, #696]	@ (8003ffc <HAL_RCC_GetSysClockFreq+0x354>)
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	099b      	lsrs	r3, r3, #6
 8003d46:	2200      	movs	r2, #0
 8003d48:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003d4c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8003d50:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003d54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d58:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003d62:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003d66:	4622      	mov	r2, r4
 8003d68:	462b      	mov	r3, r5
 8003d6a:	f04f 0000 	mov.w	r0, #0
 8003d6e:	f04f 0100 	mov.w	r1, #0
 8003d72:	0159      	lsls	r1, r3, #5
 8003d74:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d78:	0150      	lsls	r0, r2, #5
 8003d7a:	4602      	mov	r2, r0
 8003d7c:	460b      	mov	r3, r1
 8003d7e:	4621      	mov	r1, r4
 8003d80:	1a51      	subs	r1, r2, r1
 8003d82:	6439      	str	r1, [r7, #64]	@ 0x40
 8003d84:	4629      	mov	r1, r5
 8003d86:	eb63 0301 	sbc.w	r3, r3, r1
 8003d8a:	647b      	str	r3, [r7, #68]	@ 0x44
 8003d8c:	f04f 0200 	mov.w	r2, #0
 8003d90:	f04f 0300 	mov.w	r3, #0
 8003d94:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8003d98:	4649      	mov	r1, r9
 8003d9a:	018b      	lsls	r3, r1, #6
 8003d9c:	4641      	mov	r1, r8
 8003d9e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003da2:	4641      	mov	r1, r8
 8003da4:	018a      	lsls	r2, r1, #6
 8003da6:	4641      	mov	r1, r8
 8003da8:	1a51      	subs	r1, r2, r1
 8003daa:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003dac:	4649      	mov	r1, r9
 8003dae:	eb63 0301 	sbc.w	r3, r3, r1
 8003db2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003db4:	f04f 0200 	mov.w	r2, #0
 8003db8:	f04f 0300 	mov.w	r3, #0
 8003dbc:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8003dc0:	4649      	mov	r1, r9
 8003dc2:	00cb      	lsls	r3, r1, #3
 8003dc4:	4641      	mov	r1, r8
 8003dc6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003dca:	4641      	mov	r1, r8
 8003dcc:	00ca      	lsls	r2, r1, #3
 8003dce:	4610      	mov	r0, r2
 8003dd0:	4619      	mov	r1, r3
 8003dd2:	4603      	mov	r3, r0
 8003dd4:	4622      	mov	r2, r4
 8003dd6:	189b      	adds	r3, r3, r2
 8003dd8:	633b      	str	r3, [r7, #48]	@ 0x30
 8003dda:	462b      	mov	r3, r5
 8003ddc:	460a      	mov	r2, r1
 8003dde:	eb42 0303 	adc.w	r3, r2, r3
 8003de2:	637b      	str	r3, [r7, #52]	@ 0x34
 8003de4:	f04f 0200 	mov.w	r2, #0
 8003de8:	f04f 0300 	mov.w	r3, #0
 8003dec:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003df0:	4629      	mov	r1, r5
 8003df2:	024b      	lsls	r3, r1, #9
 8003df4:	4621      	mov	r1, r4
 8003df6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003dfa:	4621      	mov	r1, r4
 8003dfc:	024a      	lsls	r2, r1, #9
 8003dfe:	4610      	mov	r0, r2
 8003e00:	4619      	mov	r1, r3
 8003e02:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003e06:	2200      	movs	r2, #0
 8003e08:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003e0c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003e10:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8003e14:	f7fc ff68 	bl	8000ce8 <__aeabi_uldivmod>
 8003e18:	4602      	mov	r2, r0
 8003e1a:	460b      	mov	r3, r1
 8003e1c:	4613      	mov	r3, r2
 8003e1e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003e22:	e067      	b.n	8003ef4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e24:	4b75      	ldr	r3, [pc, #468]	@ (8003ffc <HAL_RCC_GetSysClockFreq+0x354>)
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	099b      	lsrs	r3, r3, #6
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003e30:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8003e34:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003e38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e3c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003e3e:	2300      	movs	r3, #0
 8003e40:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003e42:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8003e46:	4622      	mov	r2, r4
 8003e48:	462b      	mov	r3, r5
 8003e4a:	f04f 0000 	mov.w	r0, #0
 8003e4e:	f04f 0100 	mov.w	r1, #0
 8003e52:	0159      	lsls	r1, r3, #5
 8003e54:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003e58:	0150      	lsls	r0, r2, #5
 8003e5a:	4602      	mov	r2, r0
 8003e5c:	460b      	mov	r3, r1
 8003e5e:	4621      	mov	r1, r4
 8003e60:	1a51      	subs	r1, r2, r1
 8003e62:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003e64:	4629      	mov	r1, r5
 8003e66:	eb63 0301 	sbc.w	r3, r3, r1
 8003e6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e6c:	f04f 0200 	mov.w	r2, #0
 8003e70:	f04f 0300 	mov.w	r3, #0
 8003e74:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8003e78:	4649      	mov	r1, r9
 8003e7a:	018b      	lsls	r3, r1, #6
 8003e7c:	4641      	mov	r1, r8
 8003e7e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003e82:	4641      	mov	r1, r8
 8003e84:	018a      	lsls	r2, r1, #6
 8003e86:	4641      	mov	r1, r8
 8003e88:	ebb2 0a01 	subs.w	sl, r2, r1
 8003e8c:	4649      	mov	r1, r9
 8003e8e:	eb63 0b01 	sbc.w	fp, r3, r1
 8003e92:	f04f 0200 	mov.w	r2, #0
 8003e96:	f04f 0300 	mov.w	r3, #0
 8003e9a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003e9e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003ea2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003ea6:	4692      	mov	sl, r2
 8003ea8:	469b      	mov	fp, r3
 8003eaa:	4623      	mov	r3, r4
 8003eac:	eb1a 0303 	adds.w	r3, sl, r3
 8003eb0:	623b      	str	r3, [r7, #32]
 8003eb2:	462b      	mov	r3, r5
 8003eb4:	eb4b 0303 	adc.w	r3, fp, r3
 8003eb8:	627b      	str	r3, [r7, #36]	@ 0x24
 8003eba:	f04f 0200 	mov.w	r2, #0
 8003ebe:	f04f 0300 	mov.w	r3, #0
 8003ec2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003ec6:	4629      	mov	r1, r5
 8003ec8:	028b      	lsls	r3, r1, #10
 8003eca:	4621      	mov	r1, r4
 8003ecc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003ed0:	4621      	mov	r1, r4
 8003ed2:	028a      	lsls	r2, r1, #10
 8003ed4:	4610      	mov	r0, r2
 8003ed6:	4619      	mov	r1, r3
 8003ed8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003edc:	2200      	movs	r2, #0
 8003ede:	673b      	str	r3, [r7, #112]	@ 0x70
 8003ee0:	677a      	str	r2, [r7, #116]	@ 0x74
 8003ee2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8003ee6:	f7fc feff 	bl	8000ce8 <__aeabi_uldivmod>
 8003eea:	4602      	mov	r2, r0
 8003eec:	460b      	mov	r3, r1
 8003eee:	4613      	mov	r3, r2
 8003ef0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003ef4:	4b41      	ldr	r3, [pc, #260]	@ (8003ffc <HAL_RCC_GetSysClockFreq+0x354>)
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	0c1b      	lsrs	r3, r3, #16
 8003efa:	f003 0303 	and.w	r3, r3, #3
 8003efe:	3301      	adds	r3, #1
 8003f00:	005b      	lsls	r3, r3, #1
 8003f02:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8003f06:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003f0a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003f0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f12:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003f16:	e0eb      	b.n	80040f0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003f18:	4b38      	ldr	r3, [pc, #224]	@ (8003ffc <HAL_RCC_GetSysClockFreq+0x354>)
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003f20:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003f24:	4b35      	ldr	r3, [pc, #212]	@ (8003ffc <HAL_RCC_GetSysClockFreq+0x354>)
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d06b      	beq.n	8004008 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f30:	4b32      	ldr	r3, [pc, #200]	@ (8003ffc <HAL_RCC_GetSysClockFreq+0x354>)
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	099b      	lsrs	r3, r3, #6
 8003f36:	2200      	movs	r2, #0
 8003f38:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003f3a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003f3c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003f3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f42:	663b      	str	r3, [r7, #96]	@ 0x60
 8003f44:	2300      	movs	r3, #0
 8003f46:	667b      	str	r3, [r7, #100]	@ 0x64
 8003f48:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003f4c:	4622      	mov	r2, r4
 8003f4e:	462b      	mov	r3, r5
 8003f50:	f04f 0000 	mov.w	r0, #0
 8003f54:	f04f 0100 	mov.w	r1, #0
 8003f58:	0159      	lsls	r1, r3, #5
 8003f5a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f5e:	0150      	lsls	r0, r2, #5
 8003f60:	4602      	mov	r2, r0
 8003f62:	460b      	mov	r3, r1
 8003f64:	4621      	mov	r1, r4
 8003f66:	1a51      	subs	r1, r2, r1
 8003f68:	61b9      	str	r1, [r7, #24]
 8003f6a:	4629      	mov	r1, r5
 8003f6c:	eb63 0301 	sbc.w	r3, r3, r1
 8003f70:	61fb      	str	r3, [r7, #28]
 8003f72:	f04f 0200 	mov.w	r2, #0
 8003f76:	f04f 0300 	mov.w	r3, #0
 8003f7a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003f7e:	4659      	mov	r1, fp
 8003f80:	018b      	lsls	r3, r1, #6
 8003f82:	4651      	mov	r1, sl
 8003f84:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003f88:	4651      	mov	r1, sl
 8003f8a:	018a      	lsls	r2, r1, #6
 8003f8c:	4651      	mov	r1, sl
 8003f8e:	ebb2 0801 	subs.w	r8, r2, r1
 8003f92:	4659      	mov	r1, fp
 8003f94:	eb63 0901 	sbc.w	r9, r3, r1
 8003f98:	f04f 0200 	mov.w	r2, #0
 8003f9c:	f04f 0300 	mov.w	r3, #0
 8003fa0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003fa4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003fa8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003fac:	4690      	mov	r8, r2
 8003fae:	4699      	mov	r9, r3
 8003fb0:	4623      	mov	r3, r4
 8003fb2:	eb18 0303 	adds.w	r3, r8, r3
 8003fb6:	613b      	str	r3, [r7, #16]
 8003fb8:	462b      	mov	r3, r5
 8003fba:	eb49 0303 	adc.w	r3, r9, r3
 8003fbe:	617b      	str	r3, [r7, #20]
 8003fc0:	f04f 0200 	mov.w	r2, #0
 8003fc4:	f04f 0300 	mov.w	r3, #0
 8003fc8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003fcc:	4629      	mov	r1, r5
 8003fce:	024b      	lsls	r3, r1, #9
 8003fd0:	4621      	mov	r1, r4
 8003fd2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003fd6:	4621      	mov	r1, r4
 8003fd8:	024a      	lsls	r2, r1, #9
 8003fda:	4610      	mov	r0, r2
 8003fdc:	4619      	mov	r1, r3
 8003fde:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003fe6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003fe8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003fec:	f7fc fe7c 	bl	8000ce8 <__aeabi_uldivmod>
 8003ff0:	4602      	mov	r2, r0
 8003ff2:	460b      	mov	r3, r1
 8003ff4:	4613      	mov	r3, r2
 8003ff6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003ffa:	e065      	b.n	80040c8 <HAL_RCC_GetSysClockFreq+0x420>
 8003ffc:	40023800 	.word	0x40023800
 8004000:	00f42400 	.word	0x00f42400
 8004004:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004008:	4b3d      	ldr	r3, [pc, #244]	@ (8004100 <HAL_RCC_GetSysClockFreq+0x458>)
 800400a:	685b      	ldr	r3, [r3, #4]
 800400c:	099b      	lsrs	r3, r3, #6
 800400e:	2200      	movs	r2, #0
 8004010:	4618      	mov	r0, r3
 8004012:	4611      	mov	r1, r2
 8004014:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004018:	653b      	str	r3, [r7, #80]	@ 0x50
 800401a:	2300      	movs	r3, #0
 800401c:	657b      	str	r3, [r7, #84]	@ 0x54
 800401e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8004022:	4642      	mov	r2, r8
 8004024:	464b      	mov	r3, r9
 8004026:	f04f 0000 	mov.w	r0, #0
 800402a:	f04f 0100 	mov.w	r1, #0
 800402e:	0159      	lsls	r1, r3, #5
 8004030:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004034:	0150      	lsls	r0, r2, #5
 8004036:	4602      	mov	r2, r0
 8004038:	460b      	mov	r3, r1
 800403a:	4641      	mov	r1, r8
 800403c:	1a51      	subs	r1, r2, r1
 800403e:	60b9      	str	r1, [r7, #8]
 8004040:	4649      	mov	r1, r9
 8004042:	eb63 0301 	sbc.w	r3, r3, r1
 8004046:	60fb      	str	r3, [r7, #12]
 8004048:	f04f 0200 	mov.w	r2, #0
 800404c:	f04f 0300 	mov.w	r3, #0
 8004050:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004054:	4659      	mov	r1, fp
 8004056:	018b      	lsls	r3, r1, #6
 8004058:	4651      	mov	r1, sl
 800405a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800405e:	4651      	mov	r1, sl
 8004060:	018a      	lsls	r2, r1, #6
 8004062:	4651      	mov	r1, sl
 8004064:	1a54      	subs	r4, r2, r1
 8004066:	4659      	mov	r1, fp
 8004068:	eb63 0501 	sbc.w	r5, r3, r1
 800406c:	f04f 0200 	mov.w	r2, #0
 8004070:	f04f 0300 	mov.w	r3, #0
 8004074:	00eb      	lsls	r3, r5, #3
 8004076:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800407a:	00e2      	lsls	r2, r4, #3
 800407c:	4614      	mov	r4, r2
 800407e:	461d      	mov	r5, r3
 8004080:	4643      	mov	r3, r8
 8004082:	18e3      	adds	r3, r4, r3
 8004084:	603b      	str	r3, [r7, #0]
 8004086:	464b      	mov	r3, r9
 8004088:	eb45 0303 	adc.w	r3, r5, r3
 800408c:	607b      	str	r3, [r7, #4]
 800408e:	f04f 0200 	mov.w	r2, #0
 8004092:	f04f 0300 	mov.w	r3, #0
 8004096:	e9d7 4500 	ldrd	r4, r5, [r7]
 800409a:	4629      	mov	r1, r5
 800409c:	028b      	lsls	r3, r1, #10
 800409e:	4621      	mov	r1, r4
 80040a0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80040a4:	4621      	mov	r1, r4
 80040a6:	028a      	lsls	r2, r1, #10
 80040a8:	4610      	mov	r0, r2
 80040aa:	4619      	mov	r1, r3
 80040ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80040b0:	2200      	movs	r2, #0
 80040b2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80040b4:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80040b6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80040ba:	f7fc fe15 	bl	8000ce8 <__aeabi_uldivmod>
 80040be:	4602      	mov	r2, r0
 80040c0:	460b      	mov	r3, r1
 80040c2:	4613      	mov	r3, r2
 80040c4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80040c8:	4b0d      	ldr	r3, [pc, #52]	@ (8004100 <HAL_RCC_GetSysClockFreq+0x458>)
 80040ca:	685b      	ldr	r3, [r3, #4]
 80040cc:	0f1b      	lsrs	r3, r3, #28
 80040ce:	f003 0307 	and.w	r3, r3, #7
 80040d2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 80040d6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80040da:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80040de:	fbb2 f3f3 	udiv	r3, r2, r3
 80040e2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80040e6:	e003      	b.n	80040f0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80040e8:	4b06      	ldr	r3, [pc, #24]	@ (8004104 <HAL_RCC_GetSysClockFreq+0x45c>)
 80040ea:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80040ee:	bf00      	nop
    }
  }
  return sysclockfreq;
 80040f0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80040f4:	4618      	mov	r0, r3
 80040f6:	37b8      	adds	r7, #184	@ 0xb8
 80040f8:	46bd      	mov	sp, r7
 80040fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80040fe:	bf00      	nop
 8004100:	40023800 	.word	0x40023800
 8004104:	00f42400 	.word	0x00f42400

08004108 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b086      	sub	sp, #24
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d101      	bne.n	800411a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004116:	2301      	movs	r3, #1
 8004118:	e28d      	b.n	8004636 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f003 0301 	and.w	r3, r3, #1
 8004122:	2b00      	cmp	r3, #0
 8004124:	f000 8083 	beq.w	800422e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004128:	4b94      	ldr	r3, [pc, #592]	@ (800437c <HAL_RCC_OscConfig+0x274>)
 800412a:	689b      	ldr	r3, [r3, #8]
 800412c:	f003 030c 	and.w	r3, r3, #12
 8004130:	2b04      	cmp	r3, #4
 8004132:	d019      	beq.n	8004168 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004134:	4b91      	ldr	r3, [pc, #580]	@ (800437c <HAL_RCC_OscConfig+0x274>)
 8004136:	689b      	ldr	r3, [r3, #8]
 8004138:	f003 030c 	and.w	r3, r3, #12
        || \
 800413c:	2b08      	cmp	r3, #8
 800413e:	d106      	bne.n	800414e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004140:	4b8e      	ldr	r3, [pc, #568]	@ (800437c <HAL_RCC_OscConfig+0x274>)
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004148:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800414c:	d00c      	beq.n	8004168 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800414e:	4b8b      	ldr	r3, [pc, #556]	@ (800437c <HAL_RCC_OscConfig+0x274>)
 8004150:	689b      	ldr	r3, [r3, #8]
 8004152:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004156:	2b0c      	cmp	r3, #12
 8004158:	d112      	bne.n	8004180 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800415a:	4b88      	ldr	r3, [pc, #544]	@ (800437c <HAL_RCC_OscConfig+0x274>)
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004162:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004166:	d10b      	bne.n	8004180 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004168:	4b84      	ldr	r3, [pc, #528]	@ (800437c <HAL_RCC_OscConfig+0x274>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004170:	2b00      	cmp	r3, #0
 8004172:	d05b      	beq.n	800422c <HAL_RCC_OscConfig+0x124>
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d157      	bne.n	800422c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800417c:	2301      	movs	r3, #1
 800417e:	e25a      	b.n	8004636 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004188:	d106      	bne.n	8004198 <HAL_RCC_OscConfig+0x90>
 800418a:	4b7c      	ldr	r3, [pc, #496]	@ (800437c <HAL_RCC_OscConfig+0x274>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	4a7b      	ldr	r2, [pc, #492]	@ (800437c <HAL_RCC_OscConfig+0x274>)
 8004190:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004194:	6013      	str	r3, [r2, #0]
 8004196:	e01d      	b.n	80041d4 <HAL_RCC_OscConfig+0xcc>
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	685b      	ldr	r3, [r3, #4]
 800419c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80041a0:	d10c      	bne.n	80041bc <HAL_RCC_OscConfig+0xb4>
 80041a2:	4b76      	ldr	r3, [pc, #472]	@ (800437c <HAL_RCC_OscConfig+0x274>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a75      	ldr	r2, [pc, #468]	@ (800437c <HAL_RCC_OscConfig+0x274>)
 80041a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80041ac:	6013      	str	r3, [r2, #0]
 80041ae:	4b73      	ldr	r3, [pc, #460]	@ (800437c <HAL_RCC_OscConfig+0x274>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	4a72      	ldr	r2, [pc, #456]	@ (800437c <HAL_RCC_OscConfig+0x274>)
 80041b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041b8:	6013      	str	r3, [r2, #0]
 80041ba:	e00b      	b.n	80041d4 <HAL_RCC_OscConfig+0xcc>
 80041bc:	4b6f      	ldr	r3, [pc, #444]	@ (800437c <HAL_RCC_OscConfig+0x274>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	4a6e      	ldr	r2, [pc, #440]	@ (800437c <HAL_RCC_OscConfig+0x274>)
 80041c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80041c6:	6013      	str	r3, [r2, #0]
 80041c8:	4b6c      	ldr	r3, [pc, #432]	@ (800437c <HAL_RCC_OscConfig+0x274>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4a6b      	ldr	r2, [pc, #428]	@ (800437c <HAL_RCC_OscConfig+0x274>)
 80041ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80041d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d013      	beq.n	8004204 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041dc:	f7fe fa70 	bl	80026c0 <HAL_GetTick>
 80041e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041e2:	e008      	b.n	80041f6 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80041e4:	f7fe fa6c 	bl	80026c0 <HAL_GetTick>
 80041e8:	4602      	mov	r2, r0
 80041ea:	693b      	ldr	r3, [r7, #16]
 80041ec:	1ad3      	subs	r3, r2, r3
 80041ee:	2b64      	cmp	r3, #100	@ 0x64
 80041f0:	d901      	bls.n	80041f6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80041f2:	2303      	movs	r3, #3
 80041f4:	e21f      	b.n	8004636 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041f6:	4b61      	ldr	r3, [pc, #388]	@ (800437c <HAL_RCC_OscConfig+0x274>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d0f0      	beq.n	80041e4 <HAL_RCC_OscConfig+0xdc>
 8004202:	e014      	b.n	800422e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004204:	f7fe fa5c 	bl	80026c0 <HAL_GetTick>
 8004208:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800420a:	e008      	b.n	800421e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800420c:	f7fe fa58 	bl	80026c0 <HAL_GetTick>
 8004210:	4602      	mov	r2, r0
 8004212:	693b      	ldr	r3, [r7, #16]
 8004214:	1ad3      	subs	r3, r2, r3
 8004216:	2b64      	cmp	r3, #100	@ 0x64
 8004218:	d901      	bls.n	800421e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800421a:	2303      	movs	r3, #3
 800421c:	e20b      	b.n	8004636 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800421e:	4b57      	ldr	r3, [pc, #348]	@ (800437c <HAL_RCC_OscConfig+0x274>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004226:	2b00      	cmp	r3, #0
 8004228:	d1f0      	bne.n	800420c <HAL_RCC_OscConfig+0x104>
 800422a:	e000      	b.n	800422e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800422c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f003 0302 	and.w	r3, r3, #2
 8004236:	2b00      	cmp	r3, #0
 8004238:	d06f      	beq.n	800431a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800423a:	4b50      	ldr	r3, [pc, #320]	@ (800437c <HAL_RCC_OscConfig+0x274>)
 800423c:	689b      	ldr	r3, [r3, #8]
 800423e:	f003 030c 	and.w	r3, r3, #12
 8004242:	2b00      	cmp	r3, #0
 8004244:	d017      	beq.n	8004276 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004246:	4b4d      	ldr	r3, [pc, #308]	@ (800437c <HAL_RCC_OscConfig+0x274>)
 8004248:	689b      	ldr	r3, [r3, #8]
 800424a:	f003 030c 	and.w	r3, r3, #12
        || \
 800424e:	2b08      	cmp	r3, #8
 8004250:	d105      	bne.n	800425e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004252:	4b4a      	ldr	r3, [pc, #296]	@ (800437c <HAL_RCC_OscConfig+0x274>)
 8004254:	685b      	ldr	r3, [r3, #4]
 8004256:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800425a:	2b00      	cmp	r3, #0
 800425c:	d00b      	beq.n	8004276 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800425e:	4b47      	ldr	r3, [pc, #284]	@ (800437c <HAL_RCC_OscConfig+0x274>)
 8004260:	689b      	ldr	r3, [r3, #8]
 8004262:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004266:	2b0c      	cmp	r3, #12
 8004268:	d11c      	bne.n	80042a4 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800426a:	4b44      	ldr	r3, [pc, #272]	@ (800437c <HAL_RCC_OscConfig+0x274>)
 800426c:	685b      	ldr	r3, [r3, #4]
 800426e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004272:	2b00      	cmp	r3, #0
 8004274:	d116      	bne.n	80042a4 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004276:	4b41      	ldr	r3, [pc, #260]	@ (800437c <HAL_RCC_OscConfig+0x274>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f003 0302 	and.w	r3, r3, #2
 800427e:	2b00      	cmp	r3, #0
 8004280:	d005      	beq.n	800428e <HAL_RCC_OscConfig+0x186>
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	68db      	ldr	r3, [r3, #12]
 8004286:	2b01      	cmp	r3, #1
 8004288:	d001      	beq.n	800428e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800428a:	2301      	movs	r3, #1
 800428c:	e1d3      	b.n	8004636 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800428e:	4b3b      	ldr	r3, [pc, #236]	@ (800437c <HAL_RCC_OscConfig+0x274>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	691b      	ldr	r3, [r3, #16]
 800429a:	00db      	lsls	r3, r3, #3
 800429c:	4937      	ldr	r1, [pc, #220]	@ (800437c <HAL_RCC_OscConfig+0x274>)
 800429e:	4313      	orrs	r3, r2
 80042a0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042a2:	e03a      	b.n	800431a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	68db      	ldr	r3, [r3, #12]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d020      	beq.n	80042ee <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80042ac:	4b34      	ldr	r3, [pc, #208]	@ (8004380 <HAL_RCC_OscConfig+0x278>)
 80042ae:	2201      	movs	r2, #1
 80042b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042b2:	f7fe fa05 	bl	80026c0 <HAL_GetTick>
 80042b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042b8:	e008      	b.n	80042cc <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80042ba:	f7fe fa01 	bl	80026c0 <HAL_GetTick>
 80042be:	4602      	mov	r2, r0
 80042c0:	693b      	ldr	r3, [r7, #16]
 80042c2:	1ad3      	subs	r3, r2, r3
 80042c4:	2b02      	cmp	r3, #2
 80042c6:	d901      	bls.n	80042cc <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80042c8:	2303      	movs	r3, #3
 80042ca:	e1b4      	b.n	8004636 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042cc:	4b2b      	ldr	r3, [pc, #172]	@ (800437c <HAL_RCC_OscConfig+0x274>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f003 0302 	and.w	r3, r3, #2
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d0f0      	beq.n	80042ba <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042d8:	4b28      	ldr	r3, [pc, #160]	@ (800437c <HAL_RCC_OscConfig+0x274>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	691b      	ldr	r3, [r3, #16]
 80042e4:	00db      	lsls	r3, r3, #3
 80042e6:	4925      	ldr	r1, [pc, #148]	@ (800437c <HAL_RCC_OscConfig+0x274>)
 80042e8:	4313      	orrs	r3, r2
 80042ea:	600b      	str	r3, [r1, #0]
 80042ec:	e015      	b.n	800431a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80042ee:	4b24      	ldr	r3, [pc, #144]	@ (8004380 <HAL_RCC_OscConfig+0x278>)
 80042f0:	2200      	movs	r2, #0
 80042f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042f4:	f7fe f9e4 	bl	80026c0 <HAL_GetTick>
 80042f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042fa:	e008      	b.n	800430e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80042fc:	f7fe f9e0 	bl	80026c0 <HAL_GetTick>
 8004300:	4602      	mov	r2, r0
 8004302:	693b      	ldr	r3, [r7, #16]
 8004304:	1ad3      	subs	r3, r2, r3
 8004306:	2b02      	cmp	r3, #2
 8004308:	d901      	bls.n	800430e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800430a:	2303      	movs	r3, #3
 800430c:	e193      	b.n	8004636 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800430e:	4b1b      	ldr	r3, [pc, #108]	@ (800437c <HAL_RCC_OscConfig+0x274>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f003 0302 	and.w	r3, r3, #2
 8004316:	2b00      	cmp	r3, #0
 8004318:	d1f0      	bne.n	80042fc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f003 0308 	and.w	r3, r3, #8
 8004322:	2b00      	cmp	r3, #0
 8004324:	d036      	beq.n	8004394 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	695b      	ldr	r3, [r3, #20]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d016      	beq.n	800435c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800432e:	4b15      	ldr	r3, [pc, #84]	@ (8004384 <HAL_RCC_OscConfig+0x27c>)
 8004330:	2201      	movs	r2, #1
 8004332:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004334:	f7fe f9c4 	bl	80026c0 <HAL_GetTick>
 8004338:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800433a:	e008      	b.n	800434e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800433c:	f7fe f9c0 	bl	80026c0 <HAL_GetTick>
 8004340:	4602      	mov	r2, r0
 8004342:	693b      	ldr	r3, [r7, #16]
 8004344:	1ad3      	subs	r3, r2, r3
 8004346:	2b02      	cmp	r3, #2
 8004348:	d901      	bls.n	800434e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800434a:	2303      	movs	r3, #3
 800434c:	e173      	b.n	8004636 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800434e:	4b0b      	ldr	r3, [pc, #44]	@ (800437c <HAL_RCC_OscConfig+0x274>)
 8004350:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004352:	f003 0302 	and.w	r3, r3, #2
 8004356:	2b00      	cmp	r3, #0
 8004358:	d0f0      	beq.n	800433c <HAL_RCC_OscConfig+0x234>
 800435a:	e01b      	b.n	8004394 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800435c:	4b09      	ldr	r3, [pc, #36]	@ (8004384 <HAL_RCC_OscConfig+0x27c>)
 800435e:	2200      	movs	r2, #0
 8004360:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004362:	f7fe f9ad 	bl	80026c0 <HAL_GetTick>
 8004366:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004368:	e00e      	b.n	8004388 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800436a:	f7fe f9a9 	bl	80026c0 <HAL_GetTick>
 800436e:	4602      	mov	r2, r0
 8004370:	693b      	ldr	r3, [r7, #16]
 8004372:	1ad3      	subs	r3, r2, r3
 8004374:	2b02      	cmp	r3, #2
 8004376:	d907      	bls.n	8004388 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004378:	2303      	movs	r3, #3
 800437a:	e15c      	b.n	8004636 <HAL_RCC_OscConfig+0x52e>
 800437c:	40023800 	.word	0x40023800
 8004380:	42470000 	.word	0x42470000
 8004384:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004388:	4b8a      	ldr	r3, [pc, #552]	@ (80045b4 <HAL_RCC_OscConfig+0x4ac>)
 800438a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800438c:	f003 0302 	and.w	r3, r3, #2
 8004390:	2b00      	cmp	r3, #0
 8004392:	d1ea      	bne.n	800436a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f003 0304 	and.w	r3, r3, #4
 800439c:	2b00      	cmp	r3, #0
 800439e:	f000 8097 	beq.w	80044d0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80043a2:	2300      	movs	r3, #0
 80043a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043a6:	4b83      	ldr	r3, [pc, #524]	@ (80045b4 <HAL_RCC_OscConfig+0x4ac>)
 80043a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d10f      	bne.n	80043d2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043b2:	2300      	movs	r3, #0
 80043b4:	60bb      	str	r3, [r7, #8]
 80043b6:	4b7f      	ldr	r3, [pc, #508]	@ (80045b4 <HAL_RCC_OscConfig+0x4ac>)
 80043b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043ba:	4a7e      	ldr	r2, [pc, #504]	@ (80045b4 <HAL_RCC_OscConfig+0x4ac>)
 80043bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80043c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80043c2:	4b7c      	ldr	r3, [pc, #496]	@ (80045b4 <HAL_RCC_OscConfig+0x4ac>)
 80043c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043ca:	60bb      	str	r3, [r7, #8]
 80043cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80043ce:	2301      	movs	r3, #1
 80043d0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043d2:	4b79      	ldr	r3, [pc, #484]	@ (80045b8 <HAL_RCC_OscConfig+0x4b0>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d118      	bne.n	8004410 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80043de:	4b76      	ldr	r3, [pc, #472]	@ (80045b8 <HAL_RCC_OscConfig+0x4b0>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a75      	ldr	r2, [pc, #468]	@ (80045b8 <HAL_RCC_OscConfig+0x4b0>)
 80043e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80043ea:	f7fe f969 	bl	80026c0 <HAL_GetTick>
 80043ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043f0:	e008      	b.n	8004404 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043f2:	f7fe f965 	bl	80026c0 <HAL_GetTick>
 80043f6:	4602      	mov	r2, r0
 80043f8:	693b      	ldr	r3, [r7, #16]
 80043fa:	1ad3      	subs	r3, r2, r3
 80043fc:	2b02      	cmp	r3, #2
 80043fe:	d901      	bls.n	8004404 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004400:	2303      	movs	r3, #3
 8004402:	e118      	b.n	8004636 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004404:	4b6c      	ldr	r3, [pc, #432]	@ (80045b8 <HAL_RCC_OscConfig+0x4b0>)
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800440c:	2b00      	cmp	r3, #0
 800440e:	d0f0      	beq.n	80043f2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	689b      	ldr	r3, [r3, #8]
 8004414:	2b01      	cmp	r3, #1
 8004416:	d106      	bne.n	8004426 <HAL_RCC_OscConfig+0x31e>
 8004418:	4b66      	ldr	r3, [pc, #408]	@ (80045b4 <HAL_RCC_OscConfig+0x4ac>)
 800441a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800441c:	4a65      	ldr	r2, [pc, #404]	@ (80045b4 <HAL_RCC_OscConfig+0x4ac>)
 800441e:	f043 0301 	orr.w	r3, r3, #1
 8004422:	6713      	str	r3, [r2, #112]	@ 0x70
 8004424:	e01c      	b.n	8004460 <HAL_RCC_OscConfig+0x358>
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	689b      	ldr	r3, [r3, #8]
 800442a:	2b05      	cmp	r3, #5
 800442c:	d10c      	bne.n	8004448 <HAL_RCC_OscConfig+0x340>
 800442e:	4b61      	ldr	r3, [pc, #388]	@ (80045b4 <HAL_RCC_OscConfig+0x4ac>)
 8004430:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004432:	4a60      	ldr	r2, [pc, #384]	@ (80045b4 <HAL_RCC_OscConfig+0x4ac>)
 8004434:	f043 0304 	orr.w	r3, r3, #4
 8004438:	6713      	str	r3, [r2, #112]	@ 0x70
 800443a:	4b5e      	ldr	r3, [pc, #376]	@ (80045b4 <HAL_RCC_OscConfig+0x4ac>)
 800443c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800443e:	4a5d      	ldr	r2, [pc, #372]	@ (80045b4 <HAL_RCC_OscConfig+0x4ac>)
 8004440:	f043 0301 	orr.w	r3, r3, #1
 8004444:	6713      	str	r3, [r2, #112]	@ 0x70
 8004446:	e00b      	b.n	8004460 <HAL_RCC_OscConfig+0x358>
 8004448:	4b5a      	ldr	r3, [pc, #360]	@ (80045b4 <HAL_RCC_OscConfig+0x4ac>)
 800444a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800444c:	4a59      	ldr	r2, [pc, #356]	@ (80045b4 <HAL_RCC_OscConfig+0x4ac>)
 800444e:	f023 0301 	bic.w	r3, r3, #1
 8004452:	6713      	str	r3, [r2, #112]	@ 0x70
 8004454:	4b57      	ldr	r3, [pc, #348]	@ (80045b4 <HAL_RCC_OscConfig+0x4ac>)
 8004456:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004458:	4a56      	ldr	r2, [pc, #344]	@ (80045b4 <HAL_RCC_OscConfig+0x4ac>)
 800445a:	f023 0304 	bic.w	r3, r3, #4
 800445e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	689b      	ldr	r3, [r3, #8]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d015      	beq.n	8004494 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004468:	f7fe f92a 	bl	80026c0 <HAL_GetTick>
 800446c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800446e:	e00a      	b.n	8004486 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004470:	f7fe f926 	bl	80026c0 <HAL_GetTick>
 8004474:	4602      	mov	r2, r0
 8004476:	693b      	ldr	r3, [r7, #16]
 8004478:	1ad3      	subs	r3, r2, r3
 800447a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800447e:	4293      	cmp	r3, r2
 8004480:	d901      	bls.n	8004486 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004482:	2303      	movs	r3, #3
 8004484:	e0d7      	b.n	8004636 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004486:	4b4b      	ldr	r3, [pc, #300]	@ (80045b4 <HAL_RCC_OscConfig+0x4ac>)
 8004488:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800448a:	f003 0302 	and.w	r3, r3, #2
 800448e:	2b00      	cmp	r3, #0
 8004490:	d0ee      	beq.n	8004470 <HAL_RCC_OscConfig+0x368>
 8004492:	e014      	b.n	80044be <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004494:	f7fe f914 	bl	80026c0 <HAL_GetTick>
 8004498:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800449a:	e00a      	b.n	80044b2 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800449c:	f7fe f910 	bl	80026c0 <HAL_GetTick>
 80044a0:	4602      	mov	r2, r0
 80044a2:	693b      	ldr	r3, [r7, #16]
 80044a4:	1ad3      	subs	r3, r2, r3
 80044a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d901      	bls.n	80044b2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80044ae:	2303      	movs	r3, #3
 80044b0:	e0c1      	b.n	8004636 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044b2:	4b40      	ldr	r3, [pc, #256]	@ (80045b4 <HAL_RCC_OscConfig+0x4ac>)
 80044b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044b6:	f003 0302 	and.w	r3, r3, #2
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d1ee      	bne.n	800449c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80044be:	7dfb      	ldrb	r3, [r7, #23]
 80044c0:	2b01      	cmp	r3, #1
 80044c2:	d105      	bne.n	80044d0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044c4:	4b3b      	ldr	r3, [pc, #236]	@ (80045b4 <HAL_RCC_OscConfig+0x4ac>)
 80044c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044c8:	4a3a      	ldr	r2, [pc, #232]	@ (80045b4 <HAL_RCC_OscConfig+0x4ac>)
 80044ca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80044ce:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	699b      	ldr	r3, [r3, #24]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	f000 80ad 	beq.w	8004634 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80044da:	4b36      	ldr	r3, [pc, #216]	@ (80045b4 <HAL_RCC_OscConfig+0x4ac>)
 80044dc:	689b      	ldr	r3, [r3, #8]
 80044de:	f003 030c 	and.w	r3, r3, #12
 80044e2:	2b08      	cmp	r3, #8
 80044e4:	d060      	beq.n	80045a8 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	699b      	ldr	r3, [r3, #24]
 80044ea:	2b02      	cmp	r3, #2
 80044ec:	d145      	bne.n	800457a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044ee:	4b33      	ldr	r3, [pc, #204]	@ (80045bc <HAL_RCC_OscConfig+0x4b4>)
 80044f0:	2200      	movs	r2, #0
 80044f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044f4:	f7fe f8e4 	bl	80026c0 <HAL_GetTick>
 80044f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044fa:	e008      	b.n	800450e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044fc:	f7fe f8e0 	bl	80026c0 <HAL_GetTick>
 8004500:	4602      	mov	r2, r0
 8004502:	693b      	ldr	r3, [r7, #16]
 8004504:	1ad3      	subs	r3, r2, r3
 8004506:	2b02      	cmp	r3, #2
 8004508:	d901      	bls.n	800450e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800450a:	2303      	movs	r3, #3
 800450c:	e093      	b.n	8004636 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800450e:	4b29      	ldr	r3, [pc, #164]	@ (80045b4 <HAL_RCC_OscConfig+0x4ac>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004516:	2b00      	cmp	r3, #0
 8004518:	d1f0      	bne.n	80044fc <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	69da      	ldr	r2, [r3, #28]
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6a1b      	ldr	r3, [r3, #32]
 8004522:	431a      	orrs	r2, r3
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004528:	019b      	lsls	r3, r3, #6
 800452a:	431a      	orrs	r2, r3
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004530:	085b      	lsrs	r3, r3, #1
 8004532:	3b01      	subs	r3, #1
 8004534:	041b      	lsls	r3, r3, #16
 8004536:	431a      	orrs	r2, r3
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800453c:	061b      	lsls	r3, r3, #24
 800453e:	431a      	orrs	r2, r3
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004544:	071b      	lsls	r3, r3, #28
 8004546:	491b      	ldr	r1, [pc, #108]	@ (80045b4 <HAL_RCC_OscConfig+0x4ac>)
 8004548:	4313      	orrs	r3, r2
 800454a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800454c:	4b1b      	ldr	r3, [pc, #108]	@ (80045bc <HAL_RCC_OscConfig+0x4b4>)
 800454e:	2201      	movs	r2, #1
 8004550:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004552:	f7fe f8b5 	bl	80026c0 <HAL_GetTick>
 8004556:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004558:	e008      	b.n	800456c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800455a:	f7fe f8b1 	bl	80026c0 <HAL_GetTick>
 800455e:	4602      	mov	r2, r0
 8004560:	693b      	ldr	r3, [r7, #16]
 8004562:	1ad3      	subs	r3, r2, r3
 8004564:	2b02      	cmp	r3, #2
 8004566:	d901      	bls.n	800456c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004568:	2303      	movs	r3, #3
 800456a:	e064      	b.n	8004636 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800456c:	4b11      	ldr	r3, [pc, #68]	@ (80045b4 <HAL_RCC_OscConfig+0x4ac>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004574:	2b00      	cmp	r3, #0
 8004576:	d0f0      	beq.n	800455a <HAL_RCC_OscConfig+0x452>
 8004578:	e05c      	b.n	8004634 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800457a:	4b10      	ldr	r3, [pc, #64]	@ (80045bc <HAL_RCC_OscConfig+0x4b4>)
 800457c:	2200      	movs	r2, #0
 800457e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004580:	f7fe f89e 	bl	80026c0 <HAL_GetTick>
 8004584:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004586:	e008      	b.n	800459a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004588:	f7fe f89a 	bl	80026c0 <HAL_GetTick>
 800458c:	4602      	mov	r2, r0
 800458e:	693b      	ldr	r3, [r7, #16]
 8004590:	1ad3      	subs	r3, r2, r3
 8004592:	2b02      	cmp	r3, #2
 8004594:	d901      	bls.n	800459a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004596:	2303      	movs	r3, #3
 8004598:	e04d      	b.n	8004636 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800459a:	4b06      	ldr	r3, [pc, #24]	@ (80045b4 <HAL_RCC_OscConfig+0x4ac>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d1f0      	bne.n	8004588 <HAL_RCC_OscConfig+0x480>
 80045a6:	e045      	b.n	8004634 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	699b      	ldr	r3, [r3, #24]
 80045ac:	2b01      	cmp	r3, #1
 80045ae:	d107      	bne.n	80045c0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80045b0:	2301      	movs	r3, #1
 80045b2:	e040      	b.n	8004636 <HAL_RCC_OscConfig+0x52e>
 80045b4:	40023800 	.word	0x40023800
 80045b8:	40007000 	.word	0x40007000
 80045bc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80045c0:	4b1f      	ldr	r3, [pc, #124]	@ (8004640 <HAL_RCC_OscConfig+0x538>)
 80045c2:	685b      	ldr	r3, [r3, #4]
 80045c4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	699b      	ldr	r3, [r3, #24]
 80045ca:	2b01      	cmp	r3, #1
 80045cc:	d030      	beq.n	8004630 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80045d8:	429a      	cmp	r2, r3
 80045da:	d129      	bne.n	8004630 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045e6:	429a      	cmp	r2, r3
 80045e8:	d122      	bne.n	8004630 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80045ea:	68fa      	ldr	r2, [r7, #12]
 80045ec:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80045f0:	4013      	ands	r3, r2
 80045f2:	687a      	ldr	r2, [r7, #4]
 80045f4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80045f6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d119      	bne.n	8004630 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004606:	085b      	lsrs	r3, r3, #1
 8004608:	3b01      	subs	r3, #1
 800460a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800460c:	429a      	cmp	r2, r3
 800460e:	d10f      	bne.n	8004630 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800461a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800461c:	429a      	cmp	r2, r3
 800461e:	d107      	bne.n	8004630 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800462a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800462c:	429a      	cmp	r2, r3
 800462e:	d001      	beq.n	8004634 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004630:	2301      	movs	r3, #1
 8004632:	e000      	b.n	8004636 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004634:	2300      	movs	r3, #0
}
 8004636:	4618      	mov	r0, r3
 8004638:	3718      	adds	r7, #24
 800463a:	46bd      	mov	sp, r7
 800463c:	bd80      	pop	{r7, pc}
 800463e:	bf00      	nop
 8004640:	40023800 	.word	0x40023800

08004644 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b082      	sub	sp, #8
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2b00      	cmp	r3, #0
 8004650:	d101      	bne.n	8004656 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004652:	2301      	movs	r3, #1
 8004654:	e042      	b.n	80046dc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800465c:	b2db      	uxtb	r3, r3
 800465e:	2b00      	cmp	r3, #0
 8004660:	d106      	bne.n	8004670 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2200      	movs	r2, #0
 8004666:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800466a:	6878      	ldr	r0, [r7, #4]
 800466c:	f7fd fbf6 	bl	8001e5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2224      	movs	r2, #36	@ 0x24
 8004674:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	68da      	ldr	r2, [r3, #12]
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004686:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004688:	6878      	ldr	r0, [r7, #4]
 800468a:	f000 fdd3 	bl	8005234 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	691a      	ldr	r2, [r3, #16]
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800469c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	695a      	ldr	r2, [r3, #20]
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80046ac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	68da      	ldr	r2, [r3, #12]
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80046bc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2200      	movs	r2, #0
 80046c2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2220      	movs	r2, #32
 80046c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2220      	movs	r2, #32
 80046d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2200      	movs	r2, #0
 80046d8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80046da:	2300      	movs	r3, #0
}
 80046dc:	4618      	mov	r0, r3
 80046de:	3708      	adds	r7, #8
 80046e0:	46bd      	mov	sp, r7
 80046e2:	bd80      	pop	{r7, pc}

080046e4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b08a      	sub	sp, #40	@ 0x28
 80046e8:	af02      	add	r7, sp, #8
 80046ea:	60f8      	str	r0, [r7, #12]
 80046ec:	60b9      	str	r1, [r7, #8]
 80046ee:	603b      	str	r3, [r7, #0]
 80046f0:	4613      	mov	r3, r2
 80046f2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80046f4:	2300      	movs	r3, #0
 80046f6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80046fe:	b2db      	uxtb	r3, r3
 8004700:	2b20      	cmp	r3, #32
 8004702:	d175      	bne.n	80047f0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004704:	68bb      	ldr	r3, [r7, #8]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d002      	beq.n	8004710 <HAL_UART_Transmit+0x2c>
 800470a:	88fb      	ldrh	r3, [r7, #6]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d101      	bne.n	8004714 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004710:	2301      	movs	r3, #1
 8004712:	e06e      	b.n	80047f2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	2200      	movs	r2, #0
 8004718:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	2221      	movs	r2, #33	@ 0x21
 800471e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004722:	f7fd ffcd 	bl	80026c0 <HAL_GetTick>
 8004726:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	88fa      	ldrh	r2, [r7, #6]
 800472c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	88fa      	ldrh	r2, [r7, #6]
 8004732:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	689b      	ldr	r3, [r3, #8]
 8004738:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800473c:	d108      	bne.n	8004750 <HAL_UART_Transmit+0x6c>
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	691b      	ldr	r3, [r3, #16]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d104      	bne.n	8004750 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004746:	2300      	movs	r3, #0
 8004748:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800474a:	68bb      	ldr	r3, [r7, #8]
 800474c:	61bb      	str	r3, [r7, #24]
 800474e:	e003      	b.n	8004758 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004750:	68bb      	ldr	r3, [r7, #8]
 8004752:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004754:	2300      	movs	r3, #0
 8004756:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004758:	e02e      	b.n	80047b8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	9300      	str	r3, [sp, #0]
 800475e:	697b      	ldr	r3, [r7, #20]
 8004760:	2200      	movs	r2, #0
 8004762:	2180      	movs	r1, #128	@ 0x80
 8004764:	68f8      	ldr	r0, [r7, #12]
 8004766:	f000 fb37 	bl	8004dd8 <UART_WaitOnFlagUntilTimeout>
 800476a:	4603      	mov	r3, r0
 800476c:	2b00      	cmp	r3, #0
 800476e:	d005      	beq.n	800477c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	2220      	movs	r2, #32
 8004774:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004778:	2303      	movs	r3, #3
 800477a:	e03a      	b.n	80047f2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800477c:	69fb      	ldr	r3, [r7, #28]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d10b      	bne.n	800479a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004782:	69bb      	ldr	r3, [r7, #24]
 8004784:	881b      	ldrh	r3, [r3, #0]
 8004786:	461a      	mov	r2, r3
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004790:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004792:	69bb      	ldr	r3, [r7, #24]
 8004794:	3302      	adds	r3, #2
 8004796:	61bb      	str	r3, [r7, #24]
 8004798:	e007      	b.n	80047aa <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800479a:	69fb      	ldr	r3, [r7, #28]
 800479c:	781a      	ldrb	r2, [r3, #0]
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80047a4:	69fb      	ldr	r3, [r7, #28]
 80047a6:	3301      	adds	r3, #1
 80047a8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80047ae:	b29b      	uxth	r3, r3
 80047b0:	3b01      	subs	r3, #1
 80047b2:	b29a      	uxth	r2, r3
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80047bc:	b29b      	uxth	r3, r3
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d1cb      	bne.n	800475a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	9300      	str	r3, [sp, #0]
 80047c6:	697b      	ldr	r3, [r7, #20]
 80047c8:	2200      	movs	r2, #0
 80047ca:	2140      	movs	r1, #64	@ 0x40
 80047cc:	68f8      	ldr	r0, [r7, #12]
 80047ce:	f000 fb03 	bl	8004dd8 <UART_WaitOnFlagUntilTimeout>
 80047d2:	4603      	mov	r3, r0
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d005      	beq.n	80047e4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	2220      	movs	r2, #32
 80047dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80047e0:	2303      	movs	r3, #3
 80047e2:	e006      	b.n	80047f2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	2220      	movs	r2, #32
 80047e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80047ec:	2300      	movs	r3, #0
 80047ee:	e000      	b.n	80047f2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80047f0:	2302      	movs	r3, #2
  }
}
 80047f2:	4618      	mov	r0, r3
 80047f4:	3720      	adds	r7, #32
 80047f6:	46bd      	mov	sp, r7
 80047f8:	bd80      	pop	{r7, pc}

080047fa <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80047fa:	b580      	push	{r7, lr}
 80047fc:	b084      	sub	sp, #16
 80047fe:	af00      	add	r7, sp, #0
 8004800:	60f8      	str	r0, [r7, #12]
 8004802:	60b9      	str	r1, [r7, #8]
 8004804:	4613      	mov	r3, r2
 8004806:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800480e:	b2db      	uxtb	r3, r3
 8004810:	2b20      	cmp	r3, #32
 8004812:	d112      	bne.n	800483a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004814:	68bb      	ldr	r3, [r7, #8]
 8004816:	2b00      	cmp	r3, #0
 8004818:	d002      	beq.n	8004820 <HAL_UART_Receive_IT+0x26>
 800481a:	88fb      	ldrh	r3, [r7, #6]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d101      	bne.n	8004824 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004820:	2301      	movs	r3, #1
 8004822:	e00b      	b.n	800483c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	2200      	movs	r2, #0
 8004828:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800482a:	88fb      	ldrh	r3, [r7, #6]
 800482c:	461a      	mov	r2, r3
 800482e:	68b9      	ldr	r1, [r7, #8]
 8004830:	68f8      	ldr	r0, [r7, #12]
 8004832:	f000 fb2a 	bl	8004e8a <UART_Start_Receive_IT>
 8004836:	4603      	mov	r3, r0
 8004838:	e000      	b.n	800483c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800483a:	2302      	movs	r3, #2
  }
}
 800483c:	4618      	mov	r0, r3
 800483e:	3710      	adds	r7, #16
 8004840:	46bd      	mov	sp, r7
 8004842:	bd80      	pop	{r7, pc}

08004844 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b0ba      	sub	sp, #232	@ 0xe8
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	68db      	ldr	r3, [r3, #12]
 800485c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	695b      	ldr	r3, [r3, #20]
 8004866:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800486a:	2300      	movs	r3, #0
 800486c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004870:	2300      	movs	r3, #0
 8004872:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004876:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800487a:	f003 030f 	and.w	r3, r3, #15
 800487e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004882:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004886:	2b00      	cmp	r3, #0
 8004888:	d10f      	bne.n	80048aa <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800488a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800488e:	f003 0320 	and.w	r3, r3, #32
 8004892:	2b00      	cmp	r3, #0
 8004894:	d009      	beq.n	80048aa <HAL_UART_IRQHandler+0x66>
 8004896:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800489a:	f003 0320 	and.w	r3, r3, #32
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d003      	beq.n	80048aa <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80048a2:	6878      	ldr	r0, [r7, #4]
 80048a4:	f000 fc07 	bl	80050b6 <UART_Receive_IT>
      return;
 80048a8:	e273      	b.n	8004d92 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80048aa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	f000 80de 	beq.w	8004a70 <HAL_UART_IRQHandler+0x22c>
 80048b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80048b8:	f003 0301 	and.w	r3, r3, #1
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d106      	bne.n	80048ce <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80048c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048c4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	f000 80d1 	beq.w	8004a70 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80048ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048d2:	f003 0301 	and.w	r3, r3, #1
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d00b      	beq.n	80048f2 <HAL_UART_IRQHandler+0xae>
 80048da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d005      	beq.n	80048f2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048ea:	f043 0201 	orr.w	r2, r3, #1
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80048f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048f6:	f003 0304 	and.w	r3, r3, #4
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d00b      	beq.n	8004916 <HAL_UART_IRQHandler+0xd2>
 80048fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004902:	f003 0301 	and.w	r3, r3, #1
 8004906:	2b00      	cmp	r3, #0
 8004908:	d005      	beq.n	8004916 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800490e:	f043 0202 	orr.w	r2, r3, #2
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004916:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800491a:	f003 0302 	and.w	r3, r3, #2
 800491e:	2b00      	cmp	r3, #0
 8004920:	d00b      	beq.n	800493a <HAL_UART_IRQHandler+0xf6>
 8004922:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004926:	f003 0301 	and.w	r3, r3, #1
 800492a:	2b00      	cmp	r3, #0
 800492c:	d005      	beq.n	800493a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004932:	f043 0204 	orr.w	r2, r3, #4
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800493a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800493e:	f003 0308 	and.w	r3, r3, #8
 8004942:	2b00      	cmp	r3, #0
 8004944:	d011      	beq.n	800496a <HAL_UART_IRQHandler+0x126>
 8004946:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800494a:	f003 0320 	and.w	r3, r3, #32
 800494e:	2b00      	cmp	r3, #0
 8004950:	d105      	bne.n	800495e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004952:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004956:	f003 0301 	and.w	r3, r3, #1
 800495a:	2b00      	cmp	r3, #0
 800495c:	d005      	beq.n	800496a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004962:	f043 0208 	orr.w	r2, r3, #8
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800496e:	2b00      	cmp	r3, #0
 8004970:	f000 820a 	beq.w	8004d88 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004974:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004978:	f003 0320 	and.w	r3, r3, #32
 800497c:	2b00      	cmp	r3, #0
 800497e:	d008      	beq.n	8004992 <HAL_UART_IRQHandler+0x14e>
 8004980:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004984:	f003 0320 	and.w	r3, r3, #32
 8004988:	2b00      	cmp	r3, #0
 800498a:	d002      	beq.n	8004992 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800498c:	6878      	ldr	r0, [r7, #4]
 800498e:	f000 fb92 	bl	80050b6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	695b      	ldr	r3, [r3, #20]
 8004998:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800499c:	2b40      	cmp	r3, #64	@ 0x40
 800499e:	bf0c      	ite	eq
 80049a0:	2301      	moveq	r3, #1
 80049a2:	2300      	movne	r3, #0
 80049a4:	b2db      	uxtb	r3, r3
 80049a6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049ae:	f003 0308 	and.w	r3, r3, #8
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d103      	bne.n	80049be <HAL_UART_IRQHandler+0x17a>
 80049b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d04f      	beq.n	8004a5e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80049be:	6878      	ldr	r0, [r7, #4]
 80049c0:	f000 fa9d 	bl	8004efe <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	695b      	ldr	r3, [r3, #20]
 80049ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049ce:	2b40      	cmp	r3, #64	@ 0x40
 80049d0:	d141      	bne.n	8004a56 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	3314      	adds	r3, #20
 80049d8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049dc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80049e0:	e853 3f00 	ldrex	r3, [r3]
 80049e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80049e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80049ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80049f0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	3314      	adds	r3, #20
 80049fa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80049fe:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004a02:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a06:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004a0a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004a0e:	e841 2300 	strex	r3, r2, [r1]
 8004a12:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004a16:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d1d9      	bne.n	80049d2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d013      	beq.n	8004a4e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a2a:	4a8a      	ldr	r2, [pc, #552]	@ (8004c54 <HAL_UART_IRQHandler+0x410>)
 8004a2c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a32:	4618      	mov	r0, r3
 8004a34:	f7fe fe4d 	bl	80036d2 <HAL_DMA_Abort_IT>
 8004a38:	4603      	mov	r3, r0
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d016      	beq.n	8004a6c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a44:	687a      	ldr	r2, [r7, #4]
 8004a46:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004a48:	4610      	mov	r0, r2
 8004a4a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a4c:	e00e      	b.n	8004a6c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004a4e:	6878      	ldr	r0, [r7, #4]
 8004a50:	f000 f9ac 	bl	8004dac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a54:	e00a      	b.n	8004a6c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004a56:	6878      	ldr	r0, [r7, #4]
 8004a58:	f000 f9a8 	bl	8004dac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a5c:	e006      	b.n	8004a6c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004a5e:	6878      	ldr	r0, [r7, #4]
 8004a60:	f000 f9a4 	bl	8004dac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2200      	movs	r2, #0
 8004a68:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004a6a:	e18d      	b.n	8004d88 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a6c:	bf00      	nop
    return;
 8004a6e:	e18b      	b.n	8004d88 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a74:	2b01      	cmp	r3, #1
 8004a76:	f040 8167 	bne.w	8004d48 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004a7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a7e:	f003 0310 	and.w	r3, r3, #16
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	f000 8160 	beq.w	8004d48 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8004a88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004a8c:	f003 0310 	and.w	r3, r3, #16
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	f000 8159 	beq.w	8004d48 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004a96:	2300      	movs	r3, #0
 8004a98:	60bb      	str	r3, [r7, #8]
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	60bb      	str	r3, [r7, #8]
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	685b      	ldr	r3, [r3, #4]
 8004aa8:	60bb      	str	r3, [r7, #8]
 8004aaa:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	695b      	ldr	r3, [r3, #20]
 8004ab2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ab6:	2b40      	cmp	r3, #64	@ 0x40
 8004ab8:	f040 80ce 	bne.w	8004c58 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	685b      	ldr	r3, [r3, #4]
 8004ac4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004ac8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	f000 80a9 	beq.w	8004c24 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004ad6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004ada:	429a      	cmp	r2, r3
 8004adc:	f080 80a2 	bcs.w	8004c24 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004ae6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004aec:	69db      	ldr	r3, [r3, #28]
 8004aee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004af2:	f000 8088 	beq.w	8004c06 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	330c      	adds	r3, #12
 8004afc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b00:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004b04:	e853 3f00 	ldrex	r3, [r3]
 8004b08:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004b0c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004b10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004b14:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	330c      	adds	r3, #12
 8004b1e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004b22:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004b26:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b2a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004b2e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004b32:	e841 2300 	strex	r3, r2, [r1]
 8004b36:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004b3a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d1d9      	bne.n	8004af6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	3314      	adds	r3, #20
 8004b48:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b4a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004b4c:	e853 3f00 	ldrex	r3, [r3]
 8004b50:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004b52:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004b54:	f023 0301 	bic.w	r3, r3, #1
 8004b58:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	3314      	adds	r3, #20
 8004b62:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004b66:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004b6a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b6c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004b6e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004b72:	e841 2300 	strex	r3, r2, [r1]
 8004b76:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004b78:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d1e1      	bne.n	8004b42 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	3314      	adds	r3, #20
 8004b84:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b86:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004b88:	e853 3f00 	ldrex	r3, [r3]
 8004b8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004b8e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004b90:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004b94:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	3314      	adds	r3, #20
 8004b9e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004ba2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004ba4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ba6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004ba8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004baa:	e841 2300 	strex	r3, r2, [r1]
 8004bae:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004bb0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d1e3      	bne.n	8004b7e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2220      	movs	r2, #32
 8004bba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	330c      	adds	r3, #12
 8004bca:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bcc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004bce:	e853 3f00 	ldrex	r3, [r3]
 8004bd2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004bd4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004bd6:	f023 0310 	bic.w	r3, r3, #16
 8004bda:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	330c      	adds	r3, #12
 8004be4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004be8:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004bea:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bec:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004bee:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004bf0:	e841 2300 	strex	r3, r2, [r1]
 8004bf4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004bf6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d1e3      	bne.n	8004bc4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c00:	4618      	mov	r0, r3
 8004c02:	f7fe fcf6 	bl	80035f2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2202      	movs	r2, #2
 8004c0a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004c14:	b29b      	uxth	r3, r3
 8004c16:	1ad3      	subs	r3, r2, r3
 8004c18:	b29b      	uxth	r3, r3
 8004c1a:	4619      	mov	r1, r3
 8004c1c:	6878      	ldr	r0, [r7, #4]
 8004c1e:	f000 f8cf 	bl	8004dc0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004c22:	e0b3      	b.n	8004d8c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004c28:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004c2c:	429a      	cmp	r2, r3
 8004c2e:	f040 80ad 	bne.w	8004d8c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c36:	69db      	ldr	r3, [r3, #28]
 8004c38:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c3c:	f040 80a6 	bne.w	8004d8c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2202      	movs	r2, #2
 8004c44:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004c4a:	4619      	mov	r1, r3
 8004c4c:	6878      	ldr	r0, [r7, #4]
 8004c4e:	f000 f8b7 	bl	8004dc0 <HAL_UARTEx_RxEventCallback>
      return;
 8004c52:	e09b      	b.n	8004d8c <HAL_UART_IRQHandler+0x548>
 8004c54:	08004fc5 	.word	0x08004fc5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004c60:	b29b      	uxth	r3, r3
 8004c62:	1ad3      	subs	r3, r2, r3
 8004c64:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004c6c:	b29b      	uxth	r3, r3
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	f000 808e 	beq.w	8004d90 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8004c74:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	f000 8089 	beq.w	8004d90 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	330c      	adds	r3, #12
 8004c84:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c88:	e853 3f00 	ldrex	r3, [r3]
 8004c8c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004c8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c90:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004c94:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	330c      	adds	r3, #12
 8004c9e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004ca2:	647a      	str	r2, [r7, #68]	@ 0x44
 8004ca4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ca6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004ca8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004caa:	e841 2300 	strex	r3, r2, [r1]
 8004cae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004cb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d1e3      	bne.n	8004c7e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	3314      	adds	r3, #20
 8004cbc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cc0:	e853 3f00 	ldrex	r3, [r3]
 8004cc4:	623b      	str	r3, [r7, #32]
   return(result);
 8004cc6:	6a3b      	ldr	r3, [r7, #32]
 8004cc8:	f023 0301 	bic.w	r3, r3, #1
 8004ccc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	3314      	adds	r3, #20
 8004cd6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004cda:	633a      	str	r2, [r7, #48]	@ 0x30
 8004cdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cde:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004ce0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ce2:	e841 2300 	strex	r3, r2, [r1]
 8004ce6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004ce8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d1e3      	bne.n	8004cb6 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2220      	movs	r2, #32
 8004cf2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	330c      	adds	r3, #12
 8004d02:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d04:	693b      	ldr	r3, [r7, #16]
 8004d06:	e853 3f00 	ldrex	r3, [r3]
 8004d0a:	60fb      	str	r3, [r7, #12]
   return(result);
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	f023 0310 	bic.w	r3, r3, #16
 8004d12:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	330c      	adds	r3, #12
 8004d1c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004d20:	61fa      	str	r2, [r7, #28]
 8004d22:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d24:	69b9      	ldr	r1, [r7, #24]
 8004d26:	69fa      	ldr	r2, [r7, #28]
 8004d28:	e841 2300 	strex	r3, r2, [r1]
 8004d2c:	617b      	str	r3, [r7, #20]
   return(result);
 8004d2e:	697b      	ldr	r3, [r7, #20]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d1e3      	bne.n	8004cfc <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2202      	movs	r2, #2
 8004d38:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004d3a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004d3e:	4619      	mov	r1, r3
 8004d40:	6878      	ldr	r0, [r7, #4]
 8004d42:	f000 f83d 	bl	8004dc0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004d46:	e023      	b.n	8004d90 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004d48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d009      	beq.n	8004d68 <HAL_UART_IRQHandler+0x524>
 8004d54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d003      	beq.n	8004d68 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8004d60:	6878      	ldr	r0, [r7, #4]
 8004d62:	f000 f940 	bl	8004fe6 <UART_Transmit_IT>
    return;
 8004d66:	e014      	b.n	8004d92 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004d68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d00e      	beq.n	8004d92 <HAL_UART_IRQHandler+0x54e>
 8004d74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d008      	beq.n	8004d92 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8004d80:	6878      	ldr	r0, [r7, #4]
 8004d82:	f000 f980 	bl	8005086 <UART_EndTransmit_IT>
    return;
 8004d86:	e004      	b.n	8004d92 <HAL_UART_IRQHandler+0x54e>
    return;
 8004d88:	bf00      	nop
 8004d8a:	e002      	b.n	8004d92 <HAL_UART_IRQHandler+0x54e>
      return;
 8004d8c:	bf00      	nop
 8004d8e:	e000      	b.n	8004d92 <HAL_UART_IRQHandler+0x54e>
      return;
 8004d90:	bf00      	nop
  }
}
 8004d92:	37e8      	adds	r7, #232	@ 0xe8
 8004d94:	46bd      	mov	sp, r7
 8004d96:	bd80      	pop	{r7, pc}

08004d98 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004d98:	b480      	push	{r7}
 8004d9a:	b083      	sub	sp, #12
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004da0:	bf00      	nop
 8004da2:	370c      	adds	r7, #12
 8004da4:	46bd      	mov	sp, r7
 8004da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004daa:	4770      	bx	lr

08004dac <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004dac:	b480      	push	{r7}
 8004dae:	b083      	sub	sp, #12
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004db4:	bf00      	nop
 8004db6:	370c      	adds	r7, #12
 8004db8:	46bd      	mov	sp, r7
 8004dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbe:	4770      	bx	lr

08004dc0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004dc0:	b480      	push	{r7}
 8004dc2:	b083      	sub	sp, #12
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
 8004dc8:	460b      	mov	r3, r1
 8004dca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004dcc:	bf00      	nop
 8004dce:	370c      	adds	r7, #12
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd6:	4770      	bx	lr

08004dd8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b086      	sub	sp, #24
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	60f8      	str	r0, [r7, #12]
 8004de0:	60b9      	str	r1, [r7, #8]
 8004de2:	603b      	str	r3, [r7, #0]
 8004de4:	4613      	mov	r3, r2
 8004de6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004de8:	e03b      	b.n	8004e62 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004dea:	6a3b      	ldr	r3, [r7, #32]
 8004dec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004df0:	d037      	beq.n	8004e62 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004df2:	f7fd fc65 	bl	80026c0 <HAL_GetTick>
 8004df6:	4602      	mov	r2, r0
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	1ad3      	subs	r3, r2, r3
 8004dfc:	6a3a      	ldr	r2, [r7, #32]
 8004dfe:	429a      	cmp	r2, r3
 8004e00:	d302      	bcc.n	8004e08 <UART_WaitOnFlagUntilTimeout+0x30>
 8004e02:	6a3b      	ldr	r3, [r7, #32]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d101      	bne.n	8004e0c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004e08:	2303      	movs	r3, #3
 8004e0a:	e03a      	b.n	8004e82 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	68db      	ldr	r3, [r3, #12]
 8004e12:	f003 0304 	and.w	r3, r3, #4
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d023      	beq.n	8004e62 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004e1a:	68bb      	ldr	r3, [r7, #8]
 8004e1c:	2b80      	cmp	r3, #128	@ 0x80
 8004e1e:	d020      	beq.n	8004e62 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004e20:	68bb      	ldr	r3, [r7, #8]
 8004e22:	2b40      	cmp	r3, #64	@ 0x40
 8004e24:	d01d      	beq.n	8004e62 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f003 0308 	and.w	r3, r3, #8
 8004e30:	2b08      	cmp	r3, #8
 8004e32:	d116      	bne.n	8004e62 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004e34:	2300      	movs	r3, #0
 8004e36:	617b      	str	r3, [r7, #20]
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	617b      	str	r3, [r7, #20]
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	685b      	ldr	r3, [r3, #4]
 8004e46:	617b      	str	r3, [r7, #20]
 8004e48:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004e4a:	68f8      	ldr	r0, [r7, #12]
 8004e4c:	f000 f857 	bl	8004efe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	2208      	movs	r2, #8
 8004e54:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	2200      	movs	r2, #0
 8004e5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004e5e:	2301      	movs	r3, #1
 8004e60:	e00f      	b.n	8004e82 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	681a      	ldr	r2, [r3, #0]
 8004e68:	68bb      	ldr	r3, [r7, #8]
 8004e6a:	4013      	ands	r3, r2
 8004e6c:	68ba      	ldr	r2, [r7, #8]
 8004e6e:	429a      	cmp	r2, r3
 8004e70:	bf0c      	ite	eq
 8004e72:	2301      	moveq	r3, #1
 8004e74:	2300      	movne	r3, #0
 8004e76:	b2db      	uxtb	r3, r3
 8004e78:	461a      	mov	r2, r3
 8004e7a:	79fb      	ldrb	r3, [r7, #7]
 8004e7c:	429a      	cmp	r2, r3
 8004e7e:	d0b4      	beq.n	8004dea <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004e80:	2300      	movs	r3, #0
}
 8004e82:	4618      	mov	r0, r3
 8004e84:	3718      	adds	r7, #24
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bd80      	pop	{r7, pc}

08004e8a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004e8a:	b480      	push	{r7}
 8004e8c:	b085      	sub	sp, #20
 8004e8e:	af00      	add	r7, sp, #0
 8004e90:	60f8      	str	r0, [r7, #12]
 8004e92:	60b9      	str	r1, [r7, #8]
 8004e94:	4613      	mov	r3, r2
 8004e96:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	68ba      	ldr	r2, [r7, #8]
 8004e9c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	88fa      	ldrh	r2, [r7, #6]
 8004ea2:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	88fa      	ldrh	r2, [r7, #6]
 8004ea8:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	2200      	movs	r2, #0
 8004eae:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	2222      	movs	r2, #34	@ 0x22
 8004eb4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	691b      	ldr	r3, [r3, #16]
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d007      	beq.n	8004ed0 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	68da      	ldr	r2, [r3, #12]
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004ece:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	695a      	ldr	r2, [r3, #20]
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f042 0201 	orr.w	r2, r2, #1
 8004ede:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	68da      	ldr	r2, [r3, #12]
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f042 0220 	orr.w	r2, r2, #32
 8004eee:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004ef0:	2300      	movs	r3, #0
}
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	3714      	adds	r7, #20
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efc:	4770      	bx	lr

08004efe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004efe:	b480      	push	{r7}
 8004f00:	b095      	sub	sp, #84	@ 0x54
 8004f02:	af00      	add	r7, sp, #0
 8004f04:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	330c      	adds	r3, #12
 8004f0c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f10:	e853 3f00 	ldrex	r3, [r3]
 8004f14:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004f16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f18:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004f1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	330c      	adds	r3, #12
 8004f24:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004f26:	643a      	str	r2, [r7, #64]	@ 0x40
 8004f28:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f2a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004f2c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004f2e:	e841 2300 	strex	r3, r2, [r1]
 8004f32:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004f34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d1e5      	bne.n	8004f06 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	3314      	adds	r3, #20
 8004f40:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f42:	6a3b      	ldr	r3, [r7, #32]
 8004f44:	e853 3f00 	ldrex	r3, [r3]
 8004f48:	61fb      	str	r3, [r7, #28]
   return(result);
 8004f4a:	69fb      	ldr	r3, [r7, #28]
 8004f4c:	f023 0301 	bic.w	r3, r3, #1
 8004f50:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	3314      	adds	r3, #20
 8004f58:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004f5a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004f5c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f5e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004f60:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004f62:	e841 2300 	strex	r3, r2, [r1]
 8004f66:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004f68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d1e5      	bne.n	8004f3a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f72:	2b01      	cmp	r3, #1
 8004f74:	d119      	bne.n	8004faa <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	330c      	adds	r3, #12
 8004f7c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	e853 3f00 	ldrex	r3, [r3]
 8004f84:	60bb      	str	r3, [r7, #8]
   return(result);
 8004f86:	68bb      	ldr	r3, [r7, #8]
 8004f88:	f023 0310 	bic.w	r3, r3, #16
 8004f8c:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	330c      	adds	r3, #12
 8004f94:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004f96:	61ba      	str	r2, [r7, #24]
 8004f98:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f9a:	6979      	ldr	r1, [r7, #20]
 8004f9c:	69ba      	ldr	r2, [r7, #24]
 8004f9e:	e841 2300 	strex	r3, r2, [r1]
 8004fa2:	613b      	str	r3, [r7, #16]
   return(result);
 8004fa4:	693b      	ldr	r3, [r7, #16]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d1e5      	bne.n	8004f76 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2220      	movs	r2, #32
 8004fae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004fb8:	bf00      	nop
 8004fba:	3754      	adds	r7, #84	@ 0x54
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc2:	4770      	bx	lr

08004fc4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b084      	sub	sp, #16
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fd0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004fd8:	68f8      	ldr	r0, [r7, #12]
 8004fda:	f7ff fee7 	bl	8004dac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004fde:	bf00      	nop
 8004fe0:	3710      	adds	r7, #16
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	bd80      	pop	{r7, pc}

08004fe6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004fe6:	b480      	push	{r7}
 8004fe8:	b085      	sub	sp, #20
 8004fea:	af00      	add	r7, sp, #0
 8004fec:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ff4:	b2db      	uxtb	r3, r3
 8004ff6:	2b21      	cmp	r3, #33	@ 0x21
 8004ff8:	d13e      	bne.n	8005078 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	689b      	ldr	r3, [r3, #8]
 8004ffe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005002:	d114      	bne.n	800502e <UART_Transmit_IT+0x48>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	691b      	ldr	r3, [r3, #16]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d110      	bne.n	800502e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6a1b      	ldr	r3, [r3, #32]
 8005010:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	881b      	ldrh	r3, [r3, #0]
 8005016:	461a      	mov	r2, r3
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005020:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6a1b      	ldr	r3, [r3, #32]
 8005026:	1c9a      	adds	r2, r3, #2
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	621a      	str	r2, [r3, #32]
 800502c:	e008      	b.n	8005040 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6a1b      	ldr	r3, [r3, #32]
 8005032:	1c59      	adds	r1, r3, #1
 8005034:	687a      	ldr	r2, [r7, #4]
 8005036:	6211      	str	r1, [r2, #32]
 8005038:	781a      	ldrb	r2, [r3, #0]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005044:	b29b      	uxth	r3, r3
 8005046:	3b01      	subs	r3, #1
 8005048:	b29b      	uxth	r3, r3
 800504a:	687a      	ldr	r2, [r7, #4]
 800504c:	4619      	mov	r1, r3
 800504e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005050:	2b00      	cmp	r3, #0
 8005052:	d10f      	bne.n	8005074 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	68da      	ldr	r2, [r3, #12]
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005062:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	68da      	ldr	r2, [r3, #12]
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005072:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005074:	2300      	movs	r3, #0
 8005076:	e000      	b.n	800507a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005078:	2302      	movs	r3, #2
  }
}
 800507a:	4618      	mov	r0, r3
 800507c:	3714      	adds	r7, #20
 800507e:	46bd      	mov	sp, r7
 8005080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005084:	4770      	bx	lr

08005086 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005086:	b580      	push	{r7, lr}
 8005088:	b082      	sub	sp, #8
 800508a:	af00      	add	r7, sp, #0
 800508c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	68da      	ldr	r2, [r3, #12]
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800509c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	2220      	movs	r2, #32
 80050a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80050a6:	6878      	ldr	r0, [r7, #4]
 80050a8:	f7ff fe76 	bl	8004d98 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80050ac:	2300      	movs	r3, #0
}
 80050ae:	4618      	mov	r0, r3
 80050b0:	3708      	adds	r7, #8
 80050b2:	46bd      	mov	sp, r7
 80050b4:	bd80      	pop	{r7, pc}

080050b6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80050b6:	b580      	push	{r7, lr}
 80050b8:	b08c      	sub	sp, #48	@ 0x30
 80050ba:	af00      	add	r7, sp, #0
 80050bc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80050be:	2300      	movs	r3, #0
 80050c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80050c2:	2300      	movs	r3, #0
 80050c4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80050cc:	b2db      	uxtb	r3, r3
 80050ce:	2b22      	cmp	r3, #34	@ 0x22
 80050d0:	f040 80aa 	bne.w	8005228 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	689b      	ldr	r3, [r3, #8]
 80050d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050dc:	d115      	bne.n	800510a <UART_Receive_IT+0x54>
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	691b      	ldr	r3, [r3, #16]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d111      	bne.n	800510a <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050ea:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	685b      	ldr	r3, [r3, #4]
 80050f2:	b29b      	uxth	r3, r3
 80050f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050f8:	b29a      	uxth	r2, r3
 80050fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050fc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005102:	1c9a      	adds	r2, r3, #2
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	629a      	str	r2, [r3, #40]	@ 0x28
 8005108:	e024      	b.n	8005154 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800510e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	689b      	ldr	r3, [r3, #8]
 8005114:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005118:	d007      	beq.n	800512a <UART_Receive_IT+0x74>
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	689b      	ldr	r3, [r3, #8]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d10a      	bne.n	8005138 <UART_Receive_IT+0x82>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	691b      	ldr	r3, [r3, #16]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d106      	bne.n	8005138 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	685b      	ldr	r3, [r3, #4]
 8005130:	b2da      	uxtb	r2, r3
 8005132:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005134:	701a      	strb	r2, [r3, #0]
 8005136:	e008      	b.n	800514a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	685b      	ldr	r3, [r3, #4]
 800513e:	b2db      	uxtb	r3, r3
 8005140:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005144:	b2da      	uxtb	r2, r3
 8005146:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005148:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800514e:	1c5a      	adds	r2, r3, #1
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005158:	b29b      	uxth	r3, r3
 800515a:	3b01      	subs	r3, #1
 800515c:	b29b      	uxth	r3, r3
 800515e:	687a      	ldr	r2, [r7, #4]
 8005160:	4619      	mov	r1, r3
 8005162:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005164:	2b00      	cmp	r3, #0
 8005166:	d15d      	bne.n	8005224 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	68da      	ldr	r2, [r3, #12]
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f022 0220 	bic.w	r2, r2, #32
 8005176:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	68da      	ldr	r2, [r3, #12]
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005186:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	695a      	ldr	r2, [r3, #20]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f022 0201 	bic.w	r2, r2, #1
 8005196:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2220      	movs	r2, #32
 800519c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2200      	movs	r2, #0
 80051a4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051aa:	2b01      	cmp	r3, #1
 80051ac:	d135      	bne.n	800521a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2200      	movs	r2, #0
 80051b2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	330c      	adds	r3, #12
 80051ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051bc:	697b      	ldr	r3, [r7, #20]
 80051be:	e853 3f00 	ldrex	r3, [r3]
 80051c2:	613b      	str	r3, [r7, #16]
   return(result);
 80051c4:	693b      	ldr	r3, [r7, #16]
 80051c6:	f023 0310 	bic.w	r3, r3, #16
 80051ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	330c      	adds	r3, #12
 80051d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051d4:	623a      	str	r2, [r7, #32]
 80051d6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051d8:	69f9      	ldr	r1, [r7, #28]
 80051da:	6a3a      	ldr	r2, [r7, #32]
 80051dc:	e841 2300 	strex	r3, r2, [r1]
 80051e0:	61bb      	str	r3, [r7, #24]
   return(result);
 80051e2:	69bb      	ldr	r3, [r7, #24]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d1e5      	bne.n	80051b4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f003 0310 	and.w	r3, r3, #16
 80051f2:	2b10      	cmp	r3, #16
 80051f4:	d10a      	bne.n	800520c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80051f6:	2300      	movs	r3, #0
 80051f8:	60fb      	str	r3, [r7, #12]
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	60fb      	str	r3, [r7, #12]
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	685b      	ldr	r3, [r3, #4]
 8005208:	60fb      	str	r3, [r7, #12]
 800520a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005210:	4619      	mov	r1, r3
 8005212:	6878      	ldr	r0, [r7, #4]
 8005214:	f7ff fdd4 	bl	8004dc0 <HAL_UARTEx_RxEventCallback>
 8005218:	e002      	b.n	8005220 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800521a:	6878      	ldr	r0, [r7, #4]
 800521c:	f7fc fb74 	bl	8001908 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005220:	2300      	movs	r3, #0
 8005222:	e002      	b.n	800522a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005224:	2300      	movs	r3, #0
 8005226:	e000      	b.n	800522a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005228:	2302      	movs	r3, #2
  }
}
 800522a:	4618      	mov	r0, r3
 800522c:	3730      	adds	r7, #48	@ 0x30
 800522e:	46bd      	mov	sp, r7
 8005230:	bd80      	pop	{r7, pc}
	...

08005234 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005234:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005238:	b0c0      	sub	sp, #256	@ 0x100
 800523a:	af00      	add	r7, sp, #0
 800523c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005240:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	691b      	ldr	r3, [r3, #16]
 8005248:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800524c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005250:	68d9      	ldr	r1, [r3, #12]
 8005252:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005256:	681a      	ldr	r2, [r3, #0]
 8005258:	ea40 0301 	orr.w	r3, r0, r1
 800525c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800525e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005262:	689a      	ldr	r2, [r3, #8]
 8005264:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005268:	691b      	ldr	r3, [r3, #16]
 800526a:	431a      	orrs	r2, r3
 800526c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005270:	695b      	ldr	r3, [r3, #20]
 8005272:	431a      	orrs	r2, r3
 8005274:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005278:	69db      	ldr	r3, [r3, #28]
 800527a:	4313      	orrs	r3, r2
 800527c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005280:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	68db      	ldr	r3, [r3, #12]
 8005288:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800528c:	f021 010c 	bic.w	r1, r1, #12
 8005290:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005294:	681a      	ldr	r2, [r3, #0]
 8005296:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800529a:	430b      	orrs	r3, r1
 800529c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800529e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	695b      	ldr	r3, [r3, #20]
 80052a6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80052aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052ae:	6999      	ldr	r1, [r3, #24]
 80052b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052b4:	681a      	ldr	r2, [r3, #0]
 80052b6:	ea40 0301 	orr.w	r3, r0, r1
 80052ba:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80052bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052c0:	681a      	ldr	r2, [r3, #0]
 80052c2:	4b8f      	ldr	r3, [pc, #572]	@ (8005500 <UART_SetConfig+0x2cc>)
 80052c4:	429a      	cmp	r2, r3
 80052c6:	d005      	beq.n	80052d4 <UART_SetConfig+0xa0>
 80052c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052cc:	681a      	ldr	r2, [r3, #0]
 80052ce:	4b8d      	ldr	r3, [pc, #564]	@ (8005504 <UART_SetConfig+0x2d0>)
 80052d0:	429a      	cmp	r2, r3
 80052d2:	d104      	bne.n	80052de <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80052d4:	f7fe fcd4 	bl	8003c80 <HAL_RCC_GetPCLK2Freq>
 80052d8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80052dc:	e003      	b.n	80052e6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80052de:	f7fe fcbb 	bl	8003c58 <HAL_RCC_GetPCLK1Freq>
 80052e2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80052e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052ea:	69db      	ldr	r3, [r3, #28]
 80052ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80052f0:	f040 810c 	bne.w	800550c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80052f4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80052f8:	2200      	movs	r2, #0
 80052fa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80052fe:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005302:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005306:	4622      	mov	r2, r4
 8005308:	462b      	mov	r3, r5
 800530a:	1891      	adds	r1, r2, r2
 800530c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800530e:	415b      	adcs	r3, r3
 8005310:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005312:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005316:	4621      	mov	r1, r4
 8005318:	eb12 0801 	adds.w	r8, r2, r1
 800531c:	4629      	mov	r1, r5
 800531e:	eb43 0901 	adc.w	r9, r3, r1
 8005322:	f04f 0200 	mov.w	r2, #0
 8005326:	f04f 0300 	mov.w	r3, #0
 800532a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800532e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005332:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005336:	4690      	mov	r8, r2
 8005338:	4699      	mov	r9, r3
 800533a:	4623      	mov	r3, r4
 800533c:	eb18 0303 	adds.w	r3, r8, r3
 8005340:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005344:	462b      	mov	r3, r5
 8005346:	eb49 0303 	adc.w	r3, r9, r3
 800534a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800534e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	2200      	movs	r2, #0
 8005356:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800535a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800535e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005362:	460b      	mov	r3, r1
 8005364:	18db      	adds	r3, r3, r3
 8005366:	653b      	str	r3, [r7, #80]	@ 0x50
 8005368:	4613      	mov	r3, r2
 800536a:	eb42 0303 	adc.w	r3, r2, r3
 800536e:	657b      	str	r3, [r7, #84]	@ 0x54
 8005370:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005374:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005378:	f7fb fcb6 	bl	8000ce8 <__aeabi_uldivmod>
 800537c:	4602      	mov	r2, r0
 800537e:	460b      	mov	r3, r1
 8005380:	4b61      	ldr	r3, [pc, #388]	@ (8005508 <UART_SetConfig+0x2d4>)
 8005382:	fba3 2302 	umull	r2, r3, r3, r2
 8005386:	095b      	lsrs	r3, r3, #5
 8005388:	011c      	lsls	r4, r3, #4
 800538a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800538e:	2200      	movs	r2, #0
 8005390:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005394:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005398:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800539c:	4642      	mov	r2, r8
 800539e:	464b      	mov	r3, r9
 80053a0:	1891      	adds	r1, r2, r2
 80053a2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80053a4:	415b      	adcs	r3, r3
 80053a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80053a8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80053ac:	4641      	mov	r1, r8
 80053ae:	eb12 0a01 	adds.w	sl, r2, r1
 80053b2:	4649      	mov	r1, r9
 80053b4:	eb43 0b01 	adc.w	fp, r3, r1
 80053b8:	f04f 0200 	mov.w	r2, #0
 80053bc:	f04f 0300 	mov.w	r3, #0
 80053c0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80053c4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80053c8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80053cc:	4692      	mov	sl, r2
 80053ce:	469b      	mov	fp, r3
 80053d0:	4643      	mov	r3, r8
 80053d2:	eb1a 0303 	adds.w	r3, sl, r3
 80053d6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80053da:	464b      	mov	r3, r9
 80053dc:	eb4b 0303 	adc.w	r3, fp, r3
 80053e0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80053e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053e8:	685b      	ldr	r3, [r3, #4]
 80053ea:	2200      	movs	r2, #0
 80053ec:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80053f0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80053f4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80053f8:	460b      	mov	r3, r1
 80053fa:	18db      	adds	r3, r3, r3
 80053fc:	643b      	str	r3, [r7, #64]	@ 0x40
 80053fe:	4613      	mov	r3, r2
 8005400:	eb42 0303 	adc.w	r3, r2, r3
 8005404:	647b      	str	r3, [r7, #68]	@ 0x44
 8005406:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800540a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800540e:	f7fb fc6b 	bl	8000ce8 <__aeabi_uldivmod>
 8005412:	4602      	mov	r2, r0
 8005414:	460b      	mov	r3, r1
 8005416:	4611      	mov	r1, r2
 8005418:	4b3b      	ldr	r3, [pc, #236]	@ (8005508 <UART_SetConfig+0x2d4>)
 800541a:	fba3 2301 	umull	r2, r3, r3, r1
 800541e:	095b      	lsrs	r3, r3, #5
 8005420:	2264      	movs	r2, #100	@ 0x64
 8005422:	fb02 f303 	mul.w	r3, r2, r3
 8005426:	1acb      	subs	r3, r1, r3
 8005428:	00db      	lsls	r3, r3, #3
 800542a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800542e:	4b36      	ldr	r3, [pc, #216]	@ (8005508 <UART_SetConfig+0x2d4>)
 8005430:	fba3 2302 	umull	r2, r3, r3, r2
 8005434:	095b      	lsrs	r3, r3, #5
 8005436:	005b      	lsls	r3, r3, #1
 8005438:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800543c:	441c      	add	r4, r3
 800543e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005442:	2200      	movs	r2, #0
 8005444:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005448:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800544c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005450:	4642      	mov	r2, r8
 8005452:	464b      	mov	r3, r9
 8005454:	1891      	adds	r1, r2, r2
 8005456:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005458:	415b      	adcs	r3, r3
 800545a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800545c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005460:	4641      	mov	r1, r8
 8005462:	1851      	adds	r1, r2, r1
 8005464:	6339      	str	r1, [r7, #48]	@ 0x30
 8005466:	4649      	mov	r1, r9
 8005468:	414b      	adcs	r3, r1
 800546a:	637b      	str	r3, [r7, #52]	@ 0x34
 800546c:	f04f 0200 	mov.w	r2, #0
 8005470:	f04f 0300 	mov.w	r3, #0
 8005474:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005478:	4659      	mov	r1, fp
 800547a:	00cb      	lsls	r3, r1, #3
 800547c:	4651      	mov	r1, sl
 800547e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005482:	4651      	mov	r1, sl
 8005484:	00ca      	lsls	r2, r1, #3
 8005486:	4610      	mov	r0, r2
 8005488:	4619      	mov	r1, r3
 800548a:	4603      	mov	r3, r0
 800548c:	4642      	mov	r2, r8
 800548e:	189b      	adds	r3, r3, r2
 8005490:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005494:	464b      	mov	r3, r9
 8005496:	460a      	mov	r2, r1
 8005498:	eb42 0303 	adc.w	r3, r2, r3
 800549c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80054a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054a4:	685b      	ldr	r3, [r3, #4]
 80054a6:	2200      	movs	r2, #0
 80054a8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80054ac:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80054b0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80054b4:	460b      	mov	r3, r1
 80054b6:	18db      	adds	r3, r3, r3
 80054b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80054ba:	4613      	mov	r3, r2
 80054bc:	eb42 0303 	adc.w	r3, r2, r3
 80054c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80054c2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80054c6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80054ca:	f7fb fc0d 	bl	8000ce8 <__aeabi_uldivmod>
 80054ce:	4602      	mov	r2, r0
 80054d0:	460b      	mov	r3, r1
 80054d2:	4b0d      	ldr	r3, [pc, #52]	@ (8005508 <UART_SetConfig+0x2d4>)
 80054d4:	fba3 1302 	umull	r1, r3, r3, r2
 80054d8:	095b      	lsrs	r3, r3, #5
 80054da:	2164      	movs	r1, #100	@ 0x64
 80054dc:	fb01 f303 	mul.w	r3, r1, r3
 80054e0:	1ad3      	subs	r3, r2, r3
 80054e2:	00db      	lsls	r3, r3, #3
 80054e4:	3332      	adds	r3, #50	@ 0x32
 80054e6:	4a08      	ldr	r2, [pc, #32]	@ (8005508 <UART_SetConfig+0x2d4>)
 80054e8:	fba2 2303 	umull	r2, r3, r2, r3
 80054ec:	095b      	lsrs	r3, r3, #5
 80054ee:	f003 0207 	and.w	r2, r3, #7
 80054f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	4422      	add	r2, r4
 80054fa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80054fc:	e106      	b.n	800570c <UART_SetConfig+0x4d8>
 80054fe:	bf00      	nop
 8005500:	40011000 	.word	0x40011000
 8005504:	40011400 	.word	0x40011400
 8005508:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800550c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005510:	2200      	movs	r2, #0
 8005512:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005516:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800551a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800551e:	4642      	mov	r2, r8
 8005520:	464b      	mov	r3, r9
 8005522:	1891      	adds	r1, r2, r2
 8005524:	6239      	str	r1, [r7, #32]
 8005526:	415b      	adcs	r3, r3
 8005528:	627b      	str	r3, [r7, #36]	@ 0x24
 800552a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800552e:	4641      	mov	r1, r8
 8005530:	1854      	adds	r4, r2, r1
 8005532:	4649      	mov	r1, r9
 8005534:	eb43 0501 	adc.w	r5, r3, r1
 8005538:	f04f 0200 	mov.w	r2, #0
 800553c:	f04f 0300 	mov.w	r3, #0
 8005540:	00eb      	lsls	r3, r5, #3
 8005542:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005546:	00e2      	lsls	r2, r4, #3
 8005548:	4614      	mov	r4, r2
 800554a:	461d      	mov	r5, r3
 800554c:	4643      	mov	r3, r8
 800554e:	18e3      	adds	r3, r4, r3
 8005550:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005554:	464b      	mov	r3, r9
 8005556:	eb45 0303 	adc.w	r3, r5, r3
 800555a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800555e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005562:	685b      	ldr	r3, [r3, #4]
 8005564:	2200      	movs	r2, #0
 8005566:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800556a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800556e:	f04f 0200 	mov.w	r2, #0
 8005572:	f04f 0300 	mov.w	r3, #0
 8005576:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800557a:	4629      	mov	r1, r5
 800557c:	008b      	lsls	r3, r1, #2
 800557e:	4621      	mov	r1, r4
 8005580:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005584:	4621      	mov	r1, r4
 8005586:	008a      	lsls	r2, r1, #2
 8005588:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800558c:	f7fb fbac 	bl	8000ce8 <__aeabi_uldivmod>
 8005590:	4602      	mov	r2, r0
 8005592:	460b      	mov	r3, r1
 8005594:	4b60      	ldr	r3, [pc, #384]	@ (8005718 <UART_SetConfig+0x4e4>)
 8005596:	fba3 2302 	umull	r2, r3, r3, r2
 800559a:	095b      	lsrs	r3, r3, #5
 800559c:	011c      	lsls	r4, r3, #4
 800559e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80055a2:	2200      	movs	r2, #0
 80055a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80055a8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80055ac:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80055b0:	4642      	mov	r2, r8
 80055b2:	464b      	mov	r3, r9
 80055b4:	1891      	adds	r1, r2, r2
 80055b6:	61b9      	str	r1, [r7, #24]
 80055b8:	415b      	adcs	r3, r3
 80055ba:	61fb      	str	r3, [r7, #28]
 80055bc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80055c0:	4641      	mov	r1, r8
 80055c2:	1851      	adds	r1, r2, r1
 80055c4:	6139      	str	r1, [r7, #16]
 80055c6:	4649      	mov	r1, r9
 80055c8:	414b      	adcs	r3, r1
 80055ca:	617b      	str	r3, [r7, #20]
 80055cc:	f04f 0200 	mov.w	r2, #0
 80055d0:	f04f 0300 	mov.w	r3, #0
 80055d4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80055d8:	4659      	mov	r1, fp
 80055da:	00cb      	lsls	r3, r1, #3
 80055dc:	4651      	mov	r1, sl
 80055de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80055e2:	4651      	mov	r1, sl
 80055e4:	00ca      	lsls	r2, r1, #3
 80055e6:	4610      	mov	r0, r2
 80055e8:	4619      	mov	r1, r3
 80055ea:	4603      	mov	r3, r0
 80055ec:	4642      	mov	r2, r8
 80055ee:	189b      	adds	r3, r3, r2
 80055f0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80055f4:	464b      	mov	r3, r9
 80055f6:	460a      	mov	r2, r1
 80055f8:	eb42 0303 	adc.w	r3, r2, r3
 80055fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005600:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005604:	685b      	ldr	r3, [r3, #4]
 8005606:	2200      	movs	r2, #0
 8005608:	67bb      	str	r3, [r7, #120]	@ 0x78
 800560a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800560c:	f04f 0200 	mov.w	r2, #0
 8005610:	f04f 0300 	mov.w	r3, #0
 8005614:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005618:	4649      	mov	r1, r9
 800561a:	008b      	lsls	r3, r1, #2
 800561c:	4641      	mov	r1, r8
 800561e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005622:	4641      	mov	r1, r8
 8005624:	008a      	lsls	r2, r1, #2
 8005626:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800562a:	f7fb fb5d 	bl	8000ce8 <__aeabi_uldivmod>
 800562e:	4602      	mov	r2, r0
 8005630:	460b      	mov	r3, r1
 8005632:	4611      	mov	r1, r2
 8005634:	4b38      	ldr	r3, [pc, #224]	@ (8005718 <UART_SetConfig+0x4e4>)
 8005636:	fba3 2301 	umull	r2, r3, r3, r1
 800563a:	095b      	lsrs	r3, r3, #5
 800563c:	2264      	movs	r2, #100	@ 0x64
 800563e:	fb02 f303 	mul.w	r3, r2, r3
 8005642:	1acb      	subs	r3, r1, r3
 8005644:	011b      	lsls	r3, r3, #4
 8005646:	3332      	adds	r3, #50	@ 0x32
 8005648:	4a33      	ldr	r2, [pc, #204]	@ (8005718 <UART_SetConfig+0x4e4>)
 800564a:	fba2 2303 	umull	r2, r3, r2, r3
 800564e:	095b      	lsrs	r3, r3, #5
 8005650:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005654:	441c      	add	r4, r3
 8005656:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800565a:	2200      	movs	r2, #0
 800565c:	673b      	str	r3, [r7, #112]	@ 0x70
 800565e:	677a      	str	r2, [r7, #116]	@ 0x74
 8005660:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005664:	4642      	mov	r2, r8
 8005666:	464b      	mov	r3, r9
 8005668:	1891      	adds	r1, r2, r2
 800566a:	60b9      	str	r1, [r7, #8]
 800566c:	415b      	adcs	r3, r3
 800566e:	60fb      	str	r3, [r7, #12]
 8005670:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005674:	4641      	mov	r1, r8
 8005676:	1851      	adds	r1, r2, r1
 8005678:	6039      	str	r1, [r7, #0]
 800567a:	4649      	mov	r1, r9
 800567c:	414b      	adcs	r3, r1
 800567e:	607b      	str	r3, [r7, #4]
 8005680:	f04f 0200 	mov.w	r2, #0
 8005684:	f04f 0300 	mov.w	r3, #0
 8005688:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800568c:	4659      	mov	r1, fp
 800568e:	00cb      	lsls	r3, r1, #3
 8005690:	4651      	mov	r1, sl
 8005692:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005696:	4651      	mov	r1, sl
 8005698:	00ca      	lsls	r2, r1, #3
 800569a:	4610      	mov	r0, r2
 800569c:	4619      	mov	r1, r3
 800569e:	4603      	mov	r3, r0
 80056a0:	4642      	mov	r2, r8
 80056a2:	189b      	adds	r3, r3, r2
 80056a4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80056a6:	464b      	mov	r3, r9
 80056a8:	460a      	mov	r2, r1
 80056aa:	eb42 0303 	adc.w	r3, r2, r3
 80056ae:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80056b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056b4:	685b      	ldr	r3, [r3, #4]
 80056b6:	2200      	movs	r2, #0
 80056b8:	663b      	str	r3, [r7, #96]	@ 0x60
 80056ba:	667a      	str	r2, [r7, #100]	@ 0x64
 80056bc:	f04f 0200 	mov.w	r2, #0
 80056c0:	f04f 0300 	mov.w	r3, #0
 80056c4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80056c8:	4649      	mov	r1, r9
 80056ca:	008b      	lsls	r3, r1, #2
 80056cc:	4641      	mov	r1, r8
 80056ce:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80056d2:	4641      	mov	r1, r8
 80056d4:	008a      	lsls	r2, r1, #2
 80056d6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80056da:	f7fb fb05 	bl	8000ce8 <__aeabi_uldivmod>
 80056de:	4602      	mov	r2, r0
 80056e0:	460b      	mov	r3, r1
 80056e2:	4b0d      	ldr	r3, [pc, #52]	@ (8005718 <UART_SetConfig+0x4e4>)
 80056e4:	fba3 1302 	umull	r1, r3, r3, r2
 80056e8:	095b      	lsrs	r3, r3, #5
 80056ea:	2164      	movs	r1, #100	@ 0x64
 80056ec:	fb01 f303 	mul.w	r3, r1, r3
 80056f0:	1ad3      	subs	r3, r2, r3
 80056f2:	011b      	lsls	r3, r3, #4
 80056f4:	3332      	adds	r3, #50	@ 0x32
 80056f6:	4a08      	ldr	r2, [pc, #32]	@ (8005718 <UART_SetConfig+0x4e4>)
 80056f8:	fba2 2303 	umull	r2, r3, r2, r3
 80056fc:	095b      	lsrs	r3, r3, #5
 80056fe:	f003 020f 	and.w	r2, r3, #15
 8005702:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	4422      	add	r2, r4
 800570a:	609a      	str	r2, [r3, #8]
}
 800570c:	bf00      	nop
 800570e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005712:	46bd      	mov	sp, r7
 8005714:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005718:	51eb851f 	.word	0x51eb851f

0800571c <__NVIC_SetPriority>:
{
 800571c:	b480      	push	{r7}
 800571e:	b083      	sub	sp, #12
 8005720:	af00      	add	r7, sp, #0
 8005722:	4603      	mov	r3, r0
 8005724:	6039      	str	r1, [r7, #0]
 8005726:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005728:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800572c:	2b00      	cmp	r3, #0
 800572e:	db0a      	blt.n	8005746 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	b2da      	uxtb	r2, r3
 8005734:	490c      	ldr	r1, [pc, #48]	@ (8005768 <__NVIC_SetPriority+0x4c>)
 8005736:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800573a:	0112      	lsls	r2, r2, #4
 800573c:	b2d2      	uxtb	r2, r2
 800573e:	440b      	add	r3, r1
 8005740:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005744:	e00a      	b.n	800575c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	b2da      	uxtb	r2, r3
 800574a:	4908      	ldr	r1, [pc, #32]	@ (800576c <__NVIC_SetPriority+0x50>)
 800574c:	79fb      	ldrb	r3, [r7, #7]
 800574e:	f003 030f 	and.w	r3, r3, #15
 8005752:	3b04      	subs	r3, #4
 8005754:	0112      	lsls	r2, r2, #4
 8005756:	b2d2      	uxtb	r2, r2
 8005758:	440b      	add	r3, r1
 800575a:	761a      	strb	r2, [r3, #24]
}
 800575c:	bf00      	nop
 800575e:	370c      	adds	r7, #12
 8005760:	46bd      	mov	sp, r7
 8005762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005766:	4770      	bx	lr
 8005768:	e000e100 	.word	0xe000e100
 800576c:	e000ed00 	.word	0xe000ed00

08005770 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005770:	b580      	push	{r7, lr}
 8005772:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005774:	2100      	movs	r1, #0
 8005776:	f06f 0004 	mvn.w	r0, #4
 800577a:	f7ff ffcf 	bl	800571c <__NVIC_SetPriority>
#endif
}
 800577e:	bf00      	nop
 8005780:	bd80      	pop	{r7, pc}
	...

08005784 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005784:	b480      	push	{r7}
 8005786:	b083      	sub	sp, #12
 8005788:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800578a:	f3ef 8305 	mrs	r3, IPSR
 800578e:	603b      	str	r3, [r7, #0]
  return(result);
 8005790:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005792:	2b00      	cmp	r3, #0
 8005794:	d003      	beq.n	800579e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8005796:	f06f 0305 	mvn.w	r3, #5
 800579a:	607b      	str	r3, [r7, #4]
 800579c:	e00c      	b.n	80057b8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800579e:	4b0a      	ldr	r3, [pc, #40]	@ (80057c8 <osKernelInitialize+0x44>)
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d105      	bne.n	80057b2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80057a6:	4b08      	ldr	r3, [pc, #32]	@ (80057c8 <osKernelInitialize+0x44>)
 80057a8:	2201      	movs	r2, #1
 80057aa:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80057ac:	2300      	movs	r3, #0
 80057ae:	607b      	str	r3, [r7, #4]
 80057b0:	e002      	b.n	80057b8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80057b2:	f04f 33ff 	mov.w	r3, #4294967295
 80057b6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80057b8:	687b      	ldr	r3, [r7, #4]
}
 80057ba:	4618      	mov	r0, r3
 80057bc:	370c      	adds	r7, #12
 80057be:	46bd      	mov	sp, r7
 80057c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c4:	4770      	bx	lr
 80057c6:	bf00      	nop
 80057c8:	20000314 	.word	0x20000314

080057cc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b082      	sub	sp, #8
 80057d0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80057d2:	f3ef 8305 	mrs	r3, IPSR
 80057d6:	603b      	str	r3, [r7, #0]
  return(result);
 80057d8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d003      	beq.n	80057e6 <osKernelStart+0x1a>
    stat = osErrorISR;
 80057de:	f06f 0305 	mvn.w	r3, #5
 80057e2:	607b      	str	r3, [r7, #4]
 80057e4:	e010      	b.n	8005808 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80057e6:	4b0b      	ldr	r3, [pc, #44]	@ (8005814 <osKernelStart+0x48>)
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	2b01      	cmp	r3, #1
 80057ec:	d109      	bne.n	8005802 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80057ee:	f7ff ffbf 	bl	8005770 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80057f2:	4b08      	ldr	r3, [pc, #32]	@ (8005814 <osKernelStart+0x48>)
 80057f4:	2202      	movs	r2, #2
 80057f6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80057f8:	f001 fb42 	bl	8006e80 <vTaskStartScheduler>
      stat = osOK;
 80057fc:	2300      	movs	r3, #0
 80057fe:	607b      	str	r3, [r7, #4]
 8005800:	e002      	b.n	8005808 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005802:	f04f 33ff 	mov.w	r3, #4294967295
 8005806:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005808:	687b      	ldr	r3, [r7, #4]
}
 800580a:	4618      	mov	r0, r3
 800580c:	3708      	adds	r7, #8
 800580e:	46bd      	mov	sp, r7
 8005810:	bd80      	pop	{r7, pc}
 8005812:	bf00      	nop
 8005814:	20000314 	.word	0x20000314

08005818 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8005818:	b580      	push	{r7, lr}
 800581a:	b082      	sub	sp, #8
 800581c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800581e:	f3ef 8305 	mrs	r3, IPSR
 8005822:	603b      	str	r3, [r7, #0]
  return(result);
 8005824:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 8005826:	2b00      	cmp	r3, #0
 8005828:	d003      	beq.n	8005832 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800582a:	f001 fc55 	bl	80070d8 <xTaskGetTickCountFromISR>
 800582e:	6078      	str	r0, [r7, #4]
 8005830:	e002      	b.n	8005838 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 8005832:	f001 fc41 	bl	80070b8 <xTaskGetTickCount>
 8005836:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 8005838:	687b      	ldr	r3, [r7, #4]
}
 800583a:	4618      	mov	r0, r3
 800583c:	3708      	adds	r7, #8
 800583e:	46bd      	mov	sp, r7
 8005840:	bd80      	pop	{r7, pc}

08005842 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005842:	b580      	push	{r7, lr}
 8005844:	b08e      	sub	sp, #56	@ 0x38
 8005846:	af04      	add	r7, sp, #16
 8005848:	60f8      	str	r0, [r7, #12]
 800584a:	60b9      	str	r1, [r7, #8]
 800584c:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800584e:	2300      	movs	r3, #0
 8005850:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005852:	f3ef 8305 	mrs	r3, IPSR
 8005856:	617b      	str	r3, [r7, #20]
  return(result);
 8005858:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800585a:	2b00      	cmp	r3, #0
 800585c:	d17e      	bne.n	800595c <osThreadNew+0x11a>
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d07b      	beq.n	800595c <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8005864:	2380      	movs	r3, #128	@ 0x80
 8005866:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005868:	2318      	movs	r3, #24
 800586a:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800586c:	2300      	movs	r3, #0
 800586e:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8005870:	f04f 33ff 	mov.w	r3, #4294967295
 8005874:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2b00      	cmp	r3, #0
 800587a:	d045      	beq.n	8005908 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d002      	beq.n	800588a <osThreadNew+0x48>
        name = attr->name;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	699b      	ldr	r3, [r3, #24]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d002      	beq.n	8005898 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	699b      	ldr	r3, [r3, #24]
 8005896:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005898:	69fb      	ldr	r3, [r7, #28]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d008      	beq.n	80058b0 <osThreadNew+0x6e>
 800589e:	69fb      	ldr	r3, [r7, #28]
 80058a0:	2b38      	cmp	r3, #56	@ 0x38
 80058a2:	d805      	bhi.n	80058b0 <osThreadNew+0x6e>
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	685b      	ldr	r3, [r3, #4]
 80058a8:	f003 0301 	and.w	r3, r3, #1
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d001      	beq.n	80058b4 <osThreadNew+0x72>
        return (NULL);
 80058b0:	2300      	movs	r3, #0
 80058b2:	e054      	b.n	800595e <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	695b      	ldr	r3, [r3, #20]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d003      	beq.n	80058c4 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	695b      	ldr	r3, [r3, #20]
 80058c0:	089b      	lsrs	r3, r3, #2
 80058c2:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	689b      	ldr	r3, [r3, #8]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d00e      	beq.n	80058ea <osThreadNew+0xa8>
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	68db      	ldr	r3, [r3, #12]
 80058d0:	2ba7      	cmp	r3, #167	@ 0xa7
 80058d2:	d90a      	bls.n	80058ea <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d006      	beq.n	80058ea <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	695b      	ldr	r3, [r3, #20]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d002      	beq.n	80058ea <osThreadNew+0xa8>
        mem = 1;
 80058e4:	2301      	movs	r3, #1
 80058e6:	61bb      	str	r3, [r7, #24]
 80058e8:	e010      	b.n	800590c <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	689b      	ldr	r3, [r3, #8]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d10c      	bne.n	800590c <osThreadNew+0xca>
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	68db      	ldr	r3, [r3, #12]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d108      	bne.n	800590c <osThreadNew+0xca>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	691b      	ldr	r3, [r3, #16]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d104      	bne.n	800590c <osThreadNew+0xca>
          mem = 0;
 8005902:	2300      	movs	r3, #0
 8005904:	61bb      	str	r3, [r7, #24]
 8005906:	e001      	b.n	800590c <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8005908:	2300      	movs	r3, #0
 800590a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800590c:	69bb      	ldr	r3, [r7, #24]
 800590e:	2b01      	cmp	r3, #1
 8005910:	d110      	bne.n	8005934 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005916:	687a      	ldr	r2, [r7, #4]
 8005918:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800591a:	9202      	str	r2, [sp, #8]
 800591c:	9301      	str	r3, [sp, #4]
 800591e:	69fb      	ldr	r3, [r7, #28]
 8005920:	9300      	str	r3, [sp, #0]
 8005922:	68bb      	ldr	r3, [r7, #8]
 8005924:	6a3a      	ldr	r2, [r7, #32]
 8005926:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005928:	68f8      	ldr	r0, [r7, #12]
 800592a:	f001 f835 	bl	8006998 <xTaskCreateStatic>
 800592e:	4603      	mov	r3, r0
 8005930:	613b      	str	r3, [r7, #16]
 8005932:	e013      	b.n	800595c <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005934:	69bb      	ldr	r3, [r7, #24]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d110      	bne.n	800595c <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800593a:	6a3b      	ldr	r3, [r7, #32]
 800593c:	b29a      	uxth	r2, r3
 800593e:	f107 0310 	add.w	r3, r7, #16
 8005942:	9301      	str	r3, [sp, #4]
 8005944:	69fb      	ldr	r3, [r7, #28]
 8005946:	9300      	str	r3, [sp, #0]
 8005948:	68bb      	ldr	r3, [r7, #8]
 800594a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800594c:	68f8      	ldr	r0, [r7, #12]
 800594e:	f001 f883 	bl	8006a58 <xTaskCreate>
 8005952:	4603      	mov	r3, r0
 8005954:	2b01      	cmp	r3, #1
 8005956:	d001      	beq.n	800595c <osThreadNew+0x11a>
            hTask = NULL;
 8005958:	2300      	movs	r3, #0
 800595a:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800595c:	693b      	ldr	r3, [r7, #16]
}
 800595e:	4618      	mov	r0, r3
 8005960:	3728      	adds	r7, #40	@ 0x28
 8005962:	46bd      	mov	sp, r7
 8005964:	bd80      	pop	{r7, pc}

08005966 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005966:	b580      	push	{r7, lr}
 8005968:	b084      	sub	sp, #16
 800596a:	af00      	add	r7, sp, #0
 800596c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800596e:	f3ef 8305 	mrs	r3, IPSR
 8005972:	60bb      	str	r3, [r7, #8]
  return(result);
 8005974:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005976:	2b00      	cmp	r3, #0
 8005978:	d003      	beq.n	8005982 <osDelay+0x1c>
    stat = osErrorISR;
 800597a:	f06f 0305 	mvn.w	r3, #5
 800597e:	60fb      	str	r3, [r7, #12]
 8005980:	e007      	b.n	8005992 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8005982:	2300      	movs	r3, #0
 8005984:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	2b00      	cmp	r3, #0
 800598a:	d002      	beq.n	8005992 <osDelay+0x2c>
      vTaskDelay(ticks);
 800598c:	6878      	ldr	r0, [r7, #4]
 800598e:	f001 fa41 	bl	8006e14 <vTaskDelay>
    }
  }

  return (stat);
 8005992:	68fb      	ldr	r3, [r7, #12]
}
 8005994:	4618      	mov	r0, r3
 8005996:	3710      	adds	r7, #16
 8005998:	46bd      	mov	sp, r7
 800599a:	bd80      	pop	{r7, pc}

0800599c <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 800599c:	b580      	push	{r7, lr}
 800599e:	b086      	sub	sp, #24
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80059a4:	f3ef 8305 	mrs	r3, IPSR
 80059a8:	60fb      	str	r3, [r7, #12]
  return(result);
 80059aa:	68fb      	ldr	r3, [r7, #12]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d003      	beq.n	80059b8 <osDelayUntil+0x1c>
    stat = osErrorISR;
 80059b0:	f06f 0305 	mvn.w	r3, #5
 80059b4:	617b      	str	r3, [r7, #20]
 80059b6:	e019      	b.n	80059ec <osDelayUntil+0x50>
  }
  else {
    stat = osOK;
 80059b8:	2300      	movs	r3, #0
 80059ba:	617b      	str	r3, [r7, #20]
    tcnt = xTaskGetTickCount();
 80059bc:	f001 fb7c 	bl	80070b8 <xTaskGetTickCount>
 80059c0:	4603      	mov	r3, r0
 80059c2:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 80059c4:	68bb      	ldr	r3, [r7, #8]
 80059c6:	687a      	ldr	r2, [r7, #4]
 80059c8:	1ad3      	subs	r3, r2, r3
 80059ca:	613b      	str	r3, [r7, #16]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 80059cc:	693b      	ldr	r3, [r7, #16]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d009      	beq.n	80059e6 <osDelayUntil+0x4a>
 80059d2:	693b      	ldr	r3, [r7, #16]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	db06      	blt.n	80059e6 <osDelayUntil+0x4a>
      vTaskDelayUntil (&tcnt, delay);
 80059d8:	f107 0308 	add.w	r3, r7, #8
 80059dc:	6939      	ldr	r1, [r7, #16]
 80059de:	4618      	mov	r0, r3
 80059e0:	f001 f998 	bl	8006d14 <vTaskDelayUntil>
 80059e4:	e002      	b.n	80059ec <osDelayUntil+0x50>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 80059e6:	f06f 0303 	mvn.w	r3, #3
 80059ea:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 80059ec:	697b      	ldr	r3, [r7, #20]
}
 80059ee:	4618      	mov	r0, r3
 80059f0:	3718      	adds	r7, #24
 80059f2:	46bd      	mov	sp, r7
 80059f4:	bd80      	pop	{r7, pc}

080059f6 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80059f6:	b580      	push	{r7, lr}
 80059f8:	b08a      	sub	sp, #40	@ 0x28
 80059fa:	af02      	add	r7, sp, #8
 80059fc:	60f8      	str	r0, [r7, #12]
 80059fe:	60b9      	str	r1, [r7, #8]
 8005a00:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8005a02:	2300      	movs	r3, #0
 8005a04:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005a06:	f3ef 8305 	mrs	r3, IPSR
 8005a0a:	613b      	str	r3, [r7, #16]
  return(result);
 8005a0c:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d15f      	bne.n	8005ad2 <osMessageQueueNew+0xdc>
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d05c      	beq.n	8005ad2 <osMessageQueueNew+0xdc>
 8005a18:	68bb      	ldr	r3, [r7, #8]
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d059      	beq.n	8005ad2 <osMessageQueueNew+0xdc>
    mem = -1;
 8005a1e:	f04f 33ff 	mov.w	r3, #4294967295
 8005a22:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d029      	beq.n	8005a7e <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	689b      	ldr	r3, [r3, #8]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d012      	beq.n	8005a58 <osMessageQueueNew+0x62>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	68db      	ldr	r3, [r3, #12]
 8005a36:	2b4f      	cmp	r3, #79	@ 0x4f
 8005a38:	d90e      	bls.n	8005a58 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d00a      	beq.n	8005a58 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	695a      	ldr	r2, [r3, #20]
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	68b9      	ldr	r1, [r7, #8]
 8005a4a:	fb01 f303 	mul.w	r3, r1, r3
 8005a4e:	429a      	cmp	r2, r3
 8005a50:	d302      	bcc.n	8005a58 <osMessageQueueNew+0x62>
        mem = 1;
 8005a52:	2301      	movs	r3, #1
 8005a54:	61bb      	str	r3, [r7, #24]
 8005a56:	e014      	b.n	8005a82 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	689b      	ldr	r3, [r3, #8]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d110      	bne.n	8005a82 <osMessageQueueNew+0x8c>
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	68db      	ldr	r3, [r3, #12]
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d10c      	bne.n	8005a82 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d108      	bne.n	8005a82 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	695b      	ldr	r3, [r3, #20]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d104      	bne.n	8005a82 <osMessageQueueNew+0x8c>
          mem = 0;
 8005a78:	2300      	movs	r3, #0
 8005a7a:	61bb      	str	r3, [r7, #24]
 8005a7c:	e001      	b.n	8005a82 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8005a7e:	2300      	movs	r3, #0
 8005a80:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005a82:	69bb      	ldr	r3, [r7, #24]
 8005a84:	2b01      	cmp	r3, #1
 8005a86:	d10b      	bne.n	8005aa0 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	691a      	ldr	r2, [r3, #16]
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	689b      	ldr	r3, [r3, #8]
 8005a90:	2100      	movs	r1, #0
 8005a92:	9100      	str	r1, [sp, #0]
 8005a94:	68b9      	ldr	r1, [r7, #8]
 8005a96:	68f8      	ldr	r0, [r7, #12]
 8005a98:	f000 fa30 	bl	8005efc <xQueueGenericCreateStatic>
 8005a9c:	61f8      	str	r0, [r7, #28]
 8005a9e:	e008      	b.n	8005ab2 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8005aa0:	69bb      	ldr	r3, [r7, #24]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d105      	bne.n	8005ab2 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	68b9      	ldr	r1, [r7, #8]
 8005aaa:	68f8      	ldr	r0, [r7, #12]
 8005aac:	f000 faa3 	bl	8005ff6 <xQueueGenericCreate>
 8005ab0:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8005ab2:	69fb      	ldr	r3, [r7, #28]
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d00c      	beq.n	8005ad2 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d003      	beq.n	8005ac6 <osMessageQueueNew+0xd0>
        name = attr->name;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	617b      	str	r3, [r7, #20]
 8005ac4:	e001      	b.n	8005aca <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8005aca:	6979      	ldr	r1, [r7, #20]
 8005acc:	69f8      	ldr	r0, [r7, #28]
 8005ace:	f000 ff05 	bl	80068dc <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8005ad2:	69fb      	ldr	r3, [r7, #28]
}
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	3720      	adds	r7, #32
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	bd80      	pop	{r7, pc}

08005adc <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8005adc:	b580      	push	{r7, lr}
 8005ade:	b088      	sub	sp, #32
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	60f8      	str	r0, [r7, #12]
 8005ae4:	60b9      	str	r1, [r7, #8]
 8005ae6:	603b      	str	r3, [r7, #0]
 8005ae8:	4613      	mov	r3, r2
 8005aea:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8005af0:	2300      	movs	r3, #0
 8005af2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005af4:	f3ef 8305 	mrs	r3, IPSR
 8005af8:	617b      	str	r3, [r7, #20]
  return(result);
 8005afa:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d028      	beq.n	8005b52 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005b00:	69bb      	ldr	r3, [r7, #24]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d005      	beq.n	8005b12 <osMessageQueuePut+0x36>
 8005b06:	68bb      	ldr	r3, [r7, #8]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d002      	beq.n	8005b12 <osMessageQueuePut+0x36>
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d003      	beq.n	8005b1a <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8005b12:	f06f 0303 	mvn.w	r3, #3
 8005b16:	61fb      	str	r3, [r7, #28]
 8005b18:	e038      	b.n	8005b8c <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8005b1a:	2300      	movs	r3, #0
 8005b1c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8005b1e:	f107 0210 	add.w	r2, r7, #16
 8005b22:	2300      	movs	r3, #0
 8005b24:	68b9      	ldr	r1, [r7, #8]
 8005b26:	69b8      	ldr	r0, [r7, #24]
 8005b28:	f000 fbc6 	bl	80062b8 <xQueueGenericSendFromISR>
 8005b2c:	4603      	mov	r3, r0
 8005b2e:	2b01      	cmp	r3, #1
 8005b30:	d003      	beq.n	8005b3a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8005b32:	f06f 0302 	mvn.w	r3, #2
 8005b36:	61fb      	str	r3, [r7, #28]
 8005b38:	e028      	b.n	8005b8c <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8005b3a:	693b      	ldr	r3, [r7, #16]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d025      	beq.n	8005b8c <osMessageQueuePut+0xb0>
 8005b40:	4b15      	ldr	r3, [pc, #84]	@ (8005b98 <osMessageQueuePut+0xbc>)
 8005b42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b46:	601a      	str	r2, [r3, #0]
 8005b48:	f3bf 8f4f 	dsb	sy
 8005b4c:	f3bf 8f6f 	isb	sy
 8005b50:	e01c      	b.n	8005b8c <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8005b52:	69bb      	ldr	r3, [r7, #24]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d002      	beq.n	8005b5e <osMessageQueuePut+0x82>
 8005b58:	68bb      	ldr	r3, [r7, #8]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d103      	bne.n	8005b66 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8005b5e:	f06f 0303 	mvn.w	r3, #3
 8005b62:	61fb      	str	r3, [r7, #28]
 8005b64:	e012      	b.n	8005b8c <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8005b66:	2300      	movs	r3, #0
 8005b68:	683a      	ldr	r2, [r7, #0]
 8005b6a:	68b9      	ldr	r1, [r7, #8]
 8005b6c:	69b8      	ldr	r0, [r7, #24]
 8005b6e:	f000 faa1 	bl	80060b4 <xQueueGenericSend>
 8005b72:	4603      	mov	r3, r0
 8005b74:	2b01      	cmp	r3, #1
 8005b76:	d009      	beq.n	8005b8c <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8005b78:	683b      	ldr	r3, [r7, #0]
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d003      	beq.n	8005b86 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8005b7e:	f06f 0301 	mvn.w	r3, #1
 8005b82:	61fb      	str	r3, [r7, #28]
 8005b84:	e002      	b.n	8005b8c <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8005b86:	f06f 0302 	mvn.w	r3, #2
 8005b8a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8005b8c:	69fb      	ldr	r3, [r7, #28]
}
 8005b8e:	4618      	mov	r0, r3
 8005b90:	3720      	adds	r7, #32
 8005b92:	46bd      	mov	sp, r7
 8005b94:	bd80      	pop	{r7, pc}
 8005b96:	bf00      	nop
 8005b98:	e000ed04 	.word	0xe000ed04

08005b9c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	b088      	sub	sp, #32
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	60f8      	str	r0, [r7, #12]
 8005ba4:	60b9      	str	r1, [r7, #8]
 8005ba6:	607a      	str	r2, [r7, #4]
 8005ba8:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8005bae:	2300      	movs	r3, #0
 8005bb0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005bb2:	f3ef 8305 	mrs	r3, IPSR
 8005bb6:	617b      	str	r3, [r7, #20]
  return(result);
 8005bb8:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d028      	beq.n	8005c10 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005bbe:	69bb      	ldr	r3, [r7, #24]
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d005      	beq.n	8005bd0 <osMessageQueueGet+0x34>
 8005bc4:	68bb      	ldr	r3, [r7, #8]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d002      	beq.n	8005bd0 <osMessageQueueGet+0x34>
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d003      	beq.n	8005bd8 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8005bd0:	f06f 0303 	mvn.w	r3, #3
 8005bd4:	61fb      	str	r3, [r7, #28]
 8005bd6:	e037      	b.n	8005c48 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8005bd8:	2300      	movs	r3, #0
 8005bda:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8005bdc:	f107 0310 	add.w	r3, r7, #16
 8005be0:	461a      	mov	r2, r3
 8005be2:	68b9      	ldr	r1, [r7, #8]
 8005be4:	69b8      	ldr	r0, [r7, #24]
 8005be6:	f000 fce7 	bl	80065b8 <xQueueReceiveFromISR>
 8005bea:	4603      	mov	r3, r0
 8005bec:	2b01      	cmp	r3, #1
 8005bee:	d003      	beq.n	8005bf8 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8005bf0:	f06f 0302 	mvn.w	r3, #2
 8005bf4:	61fb      	str	r3, [r7, #28]
 8005bf6:	e027      	b.n	8005c48 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8005bf8:	693b      	ldr	r3, [r7, #16]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d024      	beq.n	8005c48 <osMessageQueueGet+0xac>
 8005bfe:	4b15      	ldr	r3, [pc, #84]	@ (8005c54 <osMessageQueueGet+0xb8>)
 8005c00:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c04:	601a      	str	r2, [r3, #0]
 8005c06:	f3bf 8f4f 	dsb	sy
 8005c0a:	f3bf 8f6f 	isb	sy
 8005c0e:	e01b      	b.n	8005c48 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8005c10:	69bb      	ldr	r3, [r7, #24]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d002      	beq.n	8005c1c <osMessageQueueGet+0x80>
 8005c16:	68bb      	ldr	r3, [r7, #8]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d103      	bne.n	8005c24 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8005c1c:	f06f 0303 	mvn.w	r3, #3
 8005c20:	61fb      	str	r3, [r7, #28]
 8005c22:	e011      	b.n	8005c48 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8005c24:	683a      	ldr	r2, [r7, #0]
 8005c26:	68b9      	ldr	r1, [r7, #8]
 8005c28:	69b8      	ldr	r0, [r7, #24]
 8005c2a:	f000 fbe3 	bl	80063f4 <xQueueReceive>
 8005c2e:	4603      	mov	r3, r0
 8005c30:	2b01      	cmp	r3, #1
 8005c32:	d009      	beq.n	8005c48 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d003      	beq.n	8005c42 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8005c3a:	f06f 0301 	mvn.w	r3, #1
 8005c3e:	61fb      	str	r3, [r7, #28]
 8005c40:	e002      	b.n	8005c48 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8005c42:	f06f 0302 	mvn.w	r3, #2
 8005c46:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8005c48:	69fb      	ldr	r3, [r7, #28]
}
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	3720      	adds	r7, #32
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	bd80      	pop	{r7, pc}
 8005c52:	bf00      	nop
 8005c54:	e000ed04 	.word	0xe000ed04

08005c58 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005c58:	b480      	push	{r7}
 8005c5a:	b085      	sub	sp, #20
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	60f8      	str	r0, [r7, #12]
 8005c60:	60b9      	str	r1, [r7, #8]
 8005c62:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	4a07      	ldr	r2, [pc, #28]	@ (8005c84 <vApplicationGetIdleTaskMemory+0x2c>)
 8005c68:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005c6a:	68bb      	ldr	r3, [r7, #8]
 8005c6c:	4a06      	ldr	r2, [pc, #24]	@ (8005c88 <vApplicationGetIdleTaskMemory+0x30>)
 8005c6e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2280      	movs	r2, #128	@ 0x80
 8005c74:	601a      	str	r2, [r3, #0]
}
 8005c76:	bf00      	nop
 8005c78:	3714      	adds	r7, #20
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c80:	4770      	bx	lr
 8005c82:	bf00      	nop
 8005c84:	20000318 	.word	0x20000318
 8005c88:	200003c0 	.word	0x200003c0

08005c8c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005c8c:	b480      	push	{r7}
 8005c8e:	b085      	sub	sp, #20
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	60f8      	str	r0, [r7, #12]
 8005c94:	60b9      	str	r1, [r7, #8]
 8005c96:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	4a07      	ldr	r2, [pc, #28]	@ (8005cb8 <vApplicationGetTimerTaskMemory+0x2c>)
 8005c9c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005c9e:	68bb      	ldr	r3, [r7, #8]
 8005ca0:	4a06      	ldr	r2, [pc, #24]	@ (8005cbc <vApplicationGetTimerTaskMemory+0x30>)
 8005ca2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005caa:	601a      	str	r2, [r3, #0]
}
 8005cac:	bf00      	nop
 8005cae:	3714      	adds	r7, #20
 8005cb0:	46bd      	mov	sp, r7
 8005cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb6:	4770      	bx	lr
 8005cb8:	200005c0 	.word	0x200005c0
 8005cbc:	20000668 	.word	0x20000668

08005cc0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005cc0:	b480      	push	{r7}
 8005cc2:	b083      	sub	sp, #12
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	f103 0208 	add.w	r2, r3, #8
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	f04f 32ff 	mov.w	r2, #4294967295
 8005cd8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	f103 0208 	add.w	r2, r3, #8
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	f103 0208 	add.w	r2, r3, #8
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005cf4:	bf00      	nop
 8005cf6:	370c      	adds	r7, #12
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfe:	4770      	bx	lr

08005d00 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005d00:	b480      	push	{r7}
 8005d02:	b083      	sub	sp, #12
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005d0e:	bf00      	nop
 8005d10:	370c      	adds	r7, #12
 8005d12:	46bd      	mov	sp, r7
 8005d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d18:	4770      	bx	lr

08005d1a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005d1a:	b480      	push	{r7}
 8005d1c:	b085      	sub	sp, #20
 8005d1e:	af00      	add	r7, sp, #0
 8005d20:	6078      	str	r0, [r7, #4]
 8005d22:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	685b      	ldr	r3, [r3, #4]
 8005d28:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005d2a:	683b      	ldr	r3, [r7, #0]
 8005d2c:	68fa      	ldr	r2, [r7, #12]
 8005d2e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	689a      	ldr	r2, [r3, #8]
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	689b      	ldr	r3, [r3, #8]
 8005d3c:	683a      	ldr	r2, [r7, #0]
 8005d3e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	683a      	ldr	r2, [r7, #0]
 8005d44:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	687a      	ldr	r2, [r7, #4]
 8005d4a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	1c5a      	adds	r2, r3, #1
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	601a      	str	r2, [r3, #0]
}
 8005d56:	bf00      	nop
 8005d58:	3714      	adds	r7, #20
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d60:	4770      	bx	lr

08005d62 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005d62:	b480      	push	{r7}
 8005d64:	b085      	sub	sp, #20
 8005d66:	af00      	add	r7, sp, #0
 8005d68:	6078      	str	r0, [r7, #4]
 8005d6a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005d6c:	683b      	ldr	r3, [r7, #0]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005d72:	68bb      	ldr	r3, [r7, #8]
 8005d74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d78:	d103      	bne.n	8005d82 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	691b      	ldr	r3, [r3, #16]
 8005d7e:	60fb      	str	r3, [r7, #12]
 8005d80:	e00c      	b.n	8005d9c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	3308      	adds	r3, #8
 8005d86:	60fb      	str	r3, [r7, #12]
 8005d88:	e002      	b.n	8005d90 <vListInsert+0x2e>
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	685b      	ldr	r3, [r3, #4]
 8005d8e:	60fb      	str	r3, [r7, #12]
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	685b      	ldr	r3, [r3, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	68ba      	ldr	r2, [r7, #8]
 8005d98:	429a      	cmp	r2, r3
 8005d9a:	d2f6      	bcs.n	8005d8a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	685a      	ldr	r2, [r3, #4]
 8005da0:	683b      	ldr	r3, [r7, #0]
 8005da2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	685b      	ldr	r3, [r3, #4]
 8005da8:	683a      	ldr	r2, [r7, #0]
 8005daa:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	68fa      	ldr	r2, [r7, #12]
 8005db0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	683a      	ldr	r2, [r7, #0]
 8005db6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005db8:	683b      	ldr	r3, [r7, #0]
 8005dba:	687a      	ldr	r2, [r7, #4]
 8005dbc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	1c5a      	adds	r2, r3, #1
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	601a      	str	r2, [r3, #0]
}
 8005dc8:	bf00      	nop
 8005dca:	3714      	adds	r7, #20
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd2:	4770      	bx	lr

08005dd4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005dd4:	b480      	push	{r7}
 8005dd6:	b085      	sub	sp, #20
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	691b      	ldr	r3, [r3, #16]
 8005de0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	685b      	ldr	r3, [r3, #4]
 8005de6:	687a      	ldr	r2, [r7, #4]
 8005de8:	6892      	ldr	r2, [r2, #8]
 8005dea:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	689b      	ldr	r3, [r3, #8]
 8005df0:	687a      	ldr	r2, [r7, #4]
 8005df2:	6852      	ldr	r2, [r2, #4]
 8005df4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	685b      	ldr	r3, [r3, #4]
 8005dfa:	687a      	ldr	r2, [r7, #4]
 8005dfc:	429a      	cmp	r2, r3
 8005dfe:	d103      	bne.n	8005e08 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	689a      	ldr	r2, [r3, #8]
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	1e5a      	subs	r2, r3, #1
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681b      	ldr	r3, [r3, #0]
}
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	3714      	adds	r7, #20
 8005e20:	46bd      	mov	sp, r7
 8005e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e26:	4770      	bx	lr

08005e28 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b084      	sub	sp, #16
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
 8005e30:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d10b      	bne.n	8005e54 <xQueueGenericReset+0x2c>
	__asm volatile
 8005e3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e40:	f383 8811 	msr	BASEPRI, r3
 8005e44:	f3bf 8f6f 	isb	sy
 8005e48:	f3bf 8f4f 	dsb	sy
 8005e4c:	60bb      	str	r3, [r7, #8]
}
 8005e4e:	bf00      	nop
 8005e50:	bf00      	nop
 8005e52:	e7fd      	b.n	8005e50 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005e54:	f002 f9f8 	bl	8008248 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681a      	ldr	r2, [r3, #0]
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e60:	68f9      	ldr	r1, [r7, #12]
 8005e62:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005e64:	fb01 f303 	mul.w	r3, r1, r3
 8005e68:	441a      	add	r2, r3
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	2200      	movs	r2, #0
 8005e72:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681a      	ldr	r2, [r3, #0]
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681a      	ldr	r2, [r3, #0]
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e84:	3b01      	subs	r3, #1
 8005e86:	68f9      	ldr	r1, [r7, #12]
 8005e88:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005e8a:	fb01 f303 	mul.w	r3, r1, r3
 8005e8e:	441a      	add	r2, r3
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	22ff      	movs	r2, #255	@ 0xff
 8005e98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	22ff      	movs	r2, #255	@ 0xff
 8005ea0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d114      	bne.n	8005ed4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	691b      	ldr	r3, [r3, #16]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d01a      	beq.n	8005ee8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	3310      	adds	r3, #16
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	f001 fa92 	bl	80073e0 <xTaskRemoveFromEventList>
 8005ebc:	4603      	mov	r3, r0
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d012      	beq.n	8005ee8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005ec2:	4b0d      	ldr	r3, [pc, #52]	@ (8005ef8 <xQueueGenericReset+0xd0>)
 8005ec4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ec8:	601a      	str	r2, [r3, #0]
 8005eca:	f3bf 8f4f 	dsb	sy
 8005ece:	f3bf 8f6f 	isb	sy
 8005ed2:	e009      	b.n	8005ee8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	3310      	adds	r3, #16
 8005ed8:	4618      	mov	r0, r3
 8005eda:	f7ff fef1 	bl	8005cc0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	3324      	adds	r3, #36	@ 0x24
 8005ee2:	4618      	mov	r0, r3
 8005ee4:	f7ff feec 	bl	8005cc0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005ee8:	f002 f9e0 	bl	80082ac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005eec:	2301      	movs	r3, #1
}
 8005eee:	4618      	mov	r0, r3
 8005ef0:	3710      	adds	r7, #16
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	bd80      	pop	{r7, pc}
 8005ef6:	bf00      	nop
 8005ef8:	e000ed04 	.word	0xe000ed04

08005efc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005efc:	b580      	push	{r7, lr}
 8005efe:	b08e      	sub	sp, #56	@ 0x38
 8005f00:	af02      	add	r7, sp, #8
 8005f02:	60f8      	str	r0, [r7, #12]
 8005f04:	60b9      	str	r1, [r7, #8]
 8005f06:	607a      	str	r2, [r7, #4]
 8005f08:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d10b      	bne.n	8005f28 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005f10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f14:	f383 8811 	msr	BASEPRI, r3
 8005f18:	f3bf 8f6f 	isb	sy
 8005f1c:	f3bf 8f4f 	dsb	sy
 8005f20:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005f22:	bf00      	nop
 8005f24:	bf00      	nop
 8005f26:	e7fd      	b.n	8005f24 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005f28:	683b      	ldr	r3, [r7, #0]
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d10b      	bne.n	8005f46 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8005f2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f32:	f383 8811 	msr	BASEPRI, r3
 8005f36:	f3bf 8f6f 	isb	sy
 8005f3a:	f3bf 8f4f 	dsb	sy
 8005f3e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005f40:	bf00      	nop
 8005f42:	bf00      	nop
 8005f44:	e7fd      	b.n	8005f42 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d002      	beq.n	8005f52 <xQueueGenericCreateStatic+0x56>
 8005f4c:	68bb      	ldr	r3, [r7, #8]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d001      	beq.n	8005f56 <xQueueGenericCreateStatic+0x5a>
 8005f52:	2301      	movs	r3, #1
 8005f54:	e000      	b.n	8005f58 <xQueueGenericCreateStatic+0x5c>
 8005f56:	2300      	movs	r3, #0
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d10b      	bne.n	8005f74 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005f5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f60:	f383 8811 	msr	BASEPRI, r3
 8005f64:	f3bf 8f6f 	isb	sy
 8005f68:	f3bf 8f4f 	dsb	sy
 8005f6c:	623b      	str	r3, [r7, #32]
}
 8005f6e:	bf00      	nop
 8005f70:	bf00      	nop
 8005f72:	e7fd      	b.n	8005f70 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d102      	bne.n	8005f80 <xQueueGenericCreateStatic+0x84>
 8005f7a:	68bb      	ldr	r3, [r7, #8]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d101      	bne.n	8005f84 <xQueueGenericCreateStatic+0x88>
 8005f80:	2301      	movs	r3, #1
 8005f82:	e000      	b.n	8005f86 <xQueueGenericCreateStatic+0x8a>
 8005f84:	2300      	movs	r3, #0
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d10b      	bne.n	8005fa2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8005f8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f8e:	f383 8811 	msr	BASEPRI, r3
 8005f92:	f3bf 8f6f 	isb	sy
 8005f96:	f3bf 8f4f 	dsb	sy
 8005f9a:	61fb      	str	r3, [r7, #28]
}
 8005f9c:	bf00      	nop
 8005f9e:	bf00      	nop
 8005fa0:	e7fd      	b.n	8005f9e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005fa2:	2350      	movs	r3, #80	@ 0x50
 8005fa4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005fa6:	697b      	ldr	r3, [r7, #20]
 8005fa8:	2b50      	cmp	r3, #80	@ 0x50
 8005faa:	d00b      	beq.n	8005fc4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005fac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fb0:	f383 8811 	msr	BASEPRI, r3
 8005fb4:	f3bf 8f6f 	isb	sy
 8005fb8:	f3bf 8f4f 	dsb	sy
 8005fbc:	61bb      	str	r3, [r7, #24]
}
 8005fbe:	bf00      	nop
 8005fc0:	bf00      	nop
 8005fc2:	e7fd      	b.n	8005fc0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005fc4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005fc6:	683b      	ldr	r3, [r7, #0]
 8005fc8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005fca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d00d      	beq.n	8005fec <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005fd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fd2:	2201      	movs	r2, #1
 8005fd4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005fd8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005fdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fde:	9300      	str	r3, [sp, #0]
 8005fe0:	4613      	mov	r3, r2
 8005fe2:	687a      	ldr	r2, [r7, #4]
 8005fe4:	68b9      	ldr	r1, [r7, #8]
 8005fe6:	68f8      	ldr	r0, [r7, #12]
 8005fe8:	f000 f840 	bl	800606c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005fec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8005fee:	4618      	mov	r0, r3
 8005ff0:	3730      	adds	r7, #48	@ 0x30
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	bd80      	pop	{r7, pc}

08005ff6 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005ff6:	b580      	push	{r7, lr}
 8005ff8:	b08a      	sub	sp, #40	@ 0x28
 8005ffa:	af02      	add	r7, sp, #8
 8005ffc:	60f8      	str	r0, [r7, #12]
 8005ffe:	60b9      	str	r1, [r7, #8]
 8006000:	4613      	mov	r3, r2
 8006002:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d10b      	bne.n	8006022 <xQueueGenericCreate+0x2c>
	__asm volatile
 800600a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800600e:	f383 8811 	msr	BASEPRI, r3
 8006012:	f3bf 8f6f 	isb	sy
 8006016:	f3bf 8f4f 	dsb	sy
 800601a:	613b      	str	r3, [r7, #16]
}
 800601c:	bf00      	nop
 800601e:	bf00      	nop
 8006020:	e7fd      	b.n	800601e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	68ba      	ldr	r2, [r7, #8]
 8006026:	fb02 f303 	mul.w	r3, r2, r3
 800602a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800602c:	69fb      	ldr	r3, [r7, #28]
 800602e:	3350      	adds	r3, #80	@ 0x50
 8006030:	4618      	mov	r0, r3
 8006032:	f002 fa2b 	bl	800848c <pvPortMalloc>
 8006036:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006038:	69bb      	ldr	r3, [r7, #24]
 800603a:	2b00      	cmp	r3, #0
 800603c:	d011      	beq.n	8006062 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800603e:	69bb      	ldr	r3, [r7, #24]
 8006040:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006042:	697b      	ldr	r3, [r7, #20]
 8006044:	3350      	adds	r3, #80	@ 0x50
 8006046:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006048:	69bb      	ldr	r3, [r7, #24]
 800604a:	2200      	movs	r2, #0
 800604c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006050:	79fa      	ldrb	r2, [r7, #7]
 8006052:	69bb      	ldr	r3, [r7, #24]
 8006054:	9300      	str	r3, [sp, #0]
 8006056:	4613      	mov	r3, r2
 8006058:	697a      	ldr	r2, [r7, #20]
 800605a:	68b9      	ldr	r1, [r7, #8]
 800605c:	68f8      	ldr	r0, [r7, #12]
 800605e:	f000 f805 	bl	800606c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006062:	69bb      	ldr	r3, [r7, #24]
	}
 8006064:	4618      	mov	r0, r3
 8006066:	3720      	adds	r7, #32
 8006068:	46bd      	mov	sp, r7
 800606a:	bd80      	pop	{r7, pc}

0800606c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b084      	sub	sp, #16
 8006070:	af00      	add	r7, sp, #0
 8006072:	60f8      	str	r0, [r7, #12]
 8006074:	60b9      	str	r1, [r7, #8]
 8006076:	607a      	str	r2, [r7, #4]
 8006078:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800607a:	68bb      	ldr	r3, [r7, #8]
 800607c:	2b00      	cmp	r3, #0
 800607e:	d103      	bne.n	8006088 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006080:	69bb      	ldr	r3, [r7, #24]
 8006082:	69ba      	ldr	r2, [r7, #24]
 8006084:	601a      	str	r2, [r3, #0]
 8006086:	e002      	b.n	800608e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006088:	69bb      	ldr	r3, [r7, #24]
 800608a:	687a      	ldr	r2, [r7, #4]
 800608c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800608e:	69bb      	ldr	r3, [r7, #24]
 8006090:	68fa      	ldr	r2, [r7, #12]
 8006092:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006094:	69bb      	ldr	r3, [r7, #24]
 8006096:	68ba      	ldr	r2, [r7, #8]
 8006098:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800609a:	2101      	movs	r1, #1
 800609c:	69b8      	ldr	r0, [r7, #24]
 800609e:	f7ff fec3 	bl	8005e28 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80060a2:	69bb      	ldr	r3, [r7, #24]
 80060a4:	78fa      	ldrb	r2, [r7, #3]
 80060a6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80060aa:	bf00      	nop
 80060ac:	3710      	adds	r7, #16
 80060ae:	46bd      	mov	sp, r7
 80060b0:	bd80      	pop	{r7, pc}
	...

080060b4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80060b4:	b580      	push	{r7, lr}
 80060b6:	b08e      	sub	sp, #56	@ 0x38
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	60f8      	str	r0, [r7, #12]
 80060bc:	60b9      	str	r1, [r7, #8]
 80060be:	607a      	str	r2, [r7, #4]
 80060c0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80060c2:	2300      	movs	r3, #0
 80060c4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80060ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d10b      	bne.n	80060e8 <xQueueGenericSend+0x34>
	__asm volatile
 80060d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060d4:	f383 8811 	msr	BASEPRI, r3
 80060d8:	f3bf 8f6f 	isb	sy
 80060dc:	f3bf 8f4f 	dsb	sy
 80060e0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80060e2:	bf00      	nop
 80060e4:	bf00      	nop
 80060e6:	e7fd      	b.n	80060e4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80060e8:	68bb      	ldr	r3, [r7, #8]
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d103      	bne.n	80060f6 <xQueueGenericSend+0x42>
 80060ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d101      	bne.n	80060fa <xQueueGenericSend+0x46>
 80060f6:	2301      	movs	r3, #1
 80060f8:	e000      	b.n	80060fc <xQueueGenericSend+0x48>
 80060fa:	2300      	movs	r3, #0
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d10b      	bne.n	8006118 <xQueueGenericSend+0x64>
	__asm volatile
 8006100:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006104:	f383 8811 	msr	BASEPRI, r3
 8006108:	f3bf 8f6f 	isb	sy
 800610c:	f3bf 8f4f 	dsb	sy
 8006110:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006112:	bf00      	nop
 8006114:	bf00      	nop
 8006116:	e7fd      	b.n	8006114 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	2b02      	cmp	r3, #2
 800611c:	d103      	bne.n	8006126 <xQueueGenericSend+0x72>
 800611e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006120:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006122:	2b01      	cmp	r3, #1
 8006124:	d101      	bne.n	800612a <xQueueGenericSend+0x76>
 8006126:	2301      	movs	r3, #1
 8006128:	e000      	b.n	800612c <xQueueGenericSend+0x78>
 800612a:	2300      	movs	r3, #0
 800612c:	2b00      	cmp	r3, #0
 800612e:	d10b      	bne.n	8006148 <xQueueGenericSend+0x94>
	__asm volatile
 8006130:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006134:	f383 8811 	msr	BASEPRI, r3
 8006138:	f3bf 8f6f 	isb	sy
 800613c:	f3bf 8f4f 	dsb	sy
 8006140:	623b      	str	r3, [r7, #32]
}
 8006142:	bf00      	nop
 8006144:	bf00      	nop
 8006146:	e7fd      	b.n	8006144 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006148:	f001 fb10 	bl	800776c <xTaskGetSchedulerState>
 800614c:	4603      	mov	r3, r0
 800614e:	2b00      	cmp	r3, #0
 8006150:	d102      	bne.n	8006158 <xQueueGenericSend+0xa4>
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d101      	bne.n	800615c <xQueueGenericSend+0xa8>
 8006158:	2301      	movs	r3, #1
 800615a:	e000      	b.n	800615e <xQueueGenericSend+0xaa>
 800615c:	2300      	movs	r3, #0
 800615e:	2b00      	cmp	r3, #0
 8006160:	d10b      	bne.n	800617a <xQueueGenericSend+0xc6>
	__asm volatile
 8006162:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006166:	f383 8811 	msr	BASEPRI, r3
 800616a:	f3bf 8f6f 	isb	sy
 800616e:	f3bf 8f4f 	dsb	sy
 8006172:	61fb      	str	r3, [r7, #28]
}
 8006174:	bf00      	nop
 8006176:	bf00      	nop
 8006178:	e7fd      	b.n	8006176 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800617a:	f002 f865 	bl	8008248 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800617e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006180:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006184:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006186:	429a      	cmp	r2, r3
 8006188:	d302      	bcc.n	8006190 <xQueueGenericSend+0xdc>
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	2b02      	cmp	r3, #2
 800618e:	d129      	bne.n	80061e4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006190:	683a      	ldr	r2, [r7, #0]
 8006192:	68b9      	ldr	r1, [r7, #8]
 8006194:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006196:	f000 fa91 	bl	80066bc <prvCopyDataToQueue>
 800619a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800619c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800619e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d010      	beq.n	80061c6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80061a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061a6:	3324      	adds	r3, #36	@ 0x24
 80061a8:	4618      	mov	r0, r3
 80061aa:	f001 f919 	bl	80073e0 <xTaskRemoveFromEventList>
 80061ae:	4603      	mov	r3, r0
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d013      	beq.n	80061dc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80061b4:	4b3f      	ldr	r3, [pc, #252]	@ (80062b4 <xQueueGenericSend+0x200>)
 80061b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80061ba:	601a      	str	r2, [r3, #0]
 80061bc:	f3bf 8f4f 	dsb	sy
 80061c0:	f3bf 8f6f 	isb	sy
 80061c4:	e00a      	b.n	80061dc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80061c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d007      	beq.n	80061dc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80061cc:	4b39      	ldr	r3, [pc, #228]	@ (80062b4 <xQueueGenericSend+0x200>)
 80061ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80061d2:	601a      	str	r2, [r3, #0]
 80061d4:	f3bf 8f4f 	dsb	sy
 80061d8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80061dc:	f002 f866 	bl	80082ac <vPortExitCritical>
				return pdPASS;
 80061e0:	2301      	movs	r3, #1
 80061e2:	e063      	b.n	80062ac <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d103      	bne.n	80061f2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80061ea:	f002 f85f 	bl	80082ac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80061ee:	2300      	movs	r3, #0
 80061f0:	e05c      	b.n	80062ac <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80061f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d106      	bne.n	8006206 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80061f8:	f107 0314 	add.w	r3, r7, #20
 80061fc:	4618      	mov	r0, r3
 80061fe:	f001 f953 	bl	80074a8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006202:	2301      	movs	r3, #1
 8006204:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006206:	f002 f851 	bl	80082ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800620a:	f000 fea9 	bl	8006f60 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800620e:	f002 f81b 	bl	8008248 <vPortEnterCritical>
 8006212:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006214:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006218:	b25b      	sxtb	r3, r3
 800621a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800621e:	d103      	bne.n	8006228 <xQueueGenericSend+0x174>
 8006220:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006222:	2200      	movs	r2, #0
 8006224:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800622a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800622e:	b25b      	sxtb	r3, r3
 8006230:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006234:	d103      	bne.n	800623e <xQueueGenericSend+0x18a>
 8006236:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006238:	2200      	movs	r2, #0
 800623a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800623e:	f002 f835 	bl	80082ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006242:	1d3a      	adds	r2, r7, #4
 8006244:	f107 0314 	add.w	r3, r7, #20
 8006248:	4611      	mov	r1, r2
 800624a:	4618      	mov	r0, r3
 800624c:	f001 f942 	bl	80074d4 <xTaskCheckForTimeOut>
 8006250:	4603      	mov	r3, r0
 8006252:	2b00      	cmp	r3, #0
 8006254:	d124      	bne.n	80062a0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006256:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006258:	f000 fb28 	bl	80068ac <prvIsQueueFull>
 800625c:	4603      	mov	r3, r0
 800625e:	2b00      	cmp	r3, #0
 8006260:	d018      	beq.n	8006294 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006264:	3310      	adds	r3, #16
 8006266:	687a      	ldr	r2, [r7, #4]
 8006268:	4611      	mov	r1, r2
 800626a:	4618      	mov	r0, r3
 800626c:	f001 f866 	bl	800733c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006270:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006272:	f000 fab3 	bl	80067dc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006276:	f000 fe81 	bl	8006f7c <xTaskResumeAll>
 800627a:	4603      	mov	r3, r0
 800627c:	2b00      	cmp	r3, #0
 800627e:	f47f af7c 	bne.w	800617a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8006282:	4b0c      	ldr	r3, [pc, #48]	@ (80062b4 <xQueueGenericSend+0x200>)
 8006284:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006288:	601a      	str	r2, [r3, #0]
 800628a:	f3bf 8f4f 	dsb	sy
 800628e:	f3bf 8f6f 	isb	sy
 8006292:	e772      	b.n	800617a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006294:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006296:	f000 faa1 	bl	80067dc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800629a:	f000 fe6f 	bl	8006f7c <xTaskResumeAll>
 800629e:	e76c      	b.n	800617a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80062a0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80062a2:	f000 fa9b 	bl	80067dc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80062a6:	f000 fe69 	bl	8006f7c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80062aa:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80062ac:	4618      	mov	r0, r3
 80062ae:	3738      	adds	r7, #56	@ 0x38
 80062b0:	46bd      	mov	sp, r7
 80062b2:	bd80      	pop	{r7, pc}
 80062b4:	e000ed04 	.word	0xe000ed04

080062b8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80062b8:	b580      	push	{r7, lr}
 80062ba:	b090      	sub	sp, #64	@ 0x40
 80062bc:	af00      	add	r7, sp, #0
 80062be:	60f8      	str	r0, [r7, #12]
 80062c0:	60b9      	str	r1, [r7, #8]
 80062c2:	607a      	str	r2, [r7, #4]
 80062c4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80062ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d10b      	bne.n	80062e8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80062d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062d4:	f383 8811 	msr	BASEPRI, r3
 80062d8:	f3bf 8f6f 	isb	sy
 80062dc:	f3bf 8f4f 	dsb	sy
 80062e0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80062e2:	bf00      	nop
 80062e4:	bf00      	nop
 80062e6:	e7fd      	b.n	80062e4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80062e8:	68bb      	ldr	r3, [r7, #8]
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d103      	bne.n	80062f6 <xQueueGenericSendFromISR+0x3e>
 80062ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d101      	bne.n	80062fa <xQueueGenericSendFromISR+0x42>
 80062f6:	2301      	movs	r3, #1
 80062f8:	e000      	b.n	80062fc <xQueueGenericSendFromISR+0x44>
 80062fa:	2300      	movs	r3, #0
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d10b      	bne.n	8006318 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8006300:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006304:	f383 8811 	msr	BASEPRI, r3
 8006308:	f3bf 8f6f 	isb	sy
 800630c:	f3bf 8f4f 	dsb	sy
 8006310:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006312:	bf00      	nop
 8006314:	bf00      	nop
 8006316:	e7fd      	b.n	8006314 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006318:	683b      	ldr	r3, [r7, #0]
 800631a:	2b02      	cmp	r3, #2
 800631c:	d103      	bne.n	8006326 <xQueueGenericSendFromISR+0x6e>
 800631e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006320:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006322:	2b01      	cmp	r3, #1
 8006324:	d101      	bne.n	800632a <xQueueGenericSendFromISR+0x72>
 8006326:	2301      	movs	r3, #1
 8006328:	e000      	b.n	800632c <xQueueGenericSendFromISR+0x74>
 800632a:	2300      	movs	r3, #0
 800632c:	2b00      	cmp	r3, #0
 800632e:	d10b      	bne.n	8006348 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8006330:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006334:	f383 8811 	msr	BASEPRI, r3
 8006338:	f3bf 8f6f 	isb	sy
 800633c:	f3bf 8f4f 	dsb	sy
 8006340:	623b      	str	r3, [r7, #32]
}
 8006342:	bf00      	nop
 8006344:	bf00      	nop
 8006346:	e7fd      	b.n	8006344 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006348:	f002 f85e 	bl	8008408 <vPortValidateInterruptPriority>
	__asm volatile
 800634c:	f3ef 8211 	mrs	r2, BASEPRI
 8006350:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006354:	f383 8811 	msr	BASEPRI, r3
 8006358:	f3bf 8f6f 	isb	sy
 800635c:	f3bf 8f4f 	dsb	sy
 8006360:	61fa      	str	r2, [r7, #28]
 8006362:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8006364:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006366:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006368:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800636a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800636c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800636e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006370:	429a      	cmp	r2, r3
 8006372:	d302      	bcc.n	800637a <xQueueGenericSendFromISR+0xc2>
 8006374:	683b      	ldr	r3, [r7, #0]
 8006376:	2b02      	cmp	r3, #2
 8006378:	d12f      	bne.n	80063da <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800637a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800637c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006380:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006384:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006386:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006388:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800638a:	683a      	ldr	r2, [r7, #0]
 800638c:	68b9      	ldr	r1, [r7, #8]
 800638e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006390:	f000 f994 	bl	80066bc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006394:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8006398:	f1b3 3fff 	cmp.w	r3, #4294967295
 800639c:	d112      	bne.n	80063c4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800639e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d016      	beq.n	80063d4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80063a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063a8:	3324      	adds	r3, #36	@ 0x24
 80063aa:	4618      	mov	r0, r3
 80063ac:	f001 f818 	bl	80073e0 <xTaskRemoveFromEventList>
 80063b0:	4603      	mov	r3, r0
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d00e      	beq.n	80063d4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d00b      	beq.n	80063d4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2201      	movs	r2, #1
 80063c0:	601a      	str	r2, [r3, #0]
 80063c2:	e007      	b.n	80063d4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80063c4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80063c8:	3301      	adds	r3, #1
 80063ca:	b2db      	uxtb	r3, r3
 80063cc:	b25a      	sxtb	r2, r3
 80063ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80063d4:	2301      	movs	r3, #1
 80063d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80063d8:	e001      	b.n	80063de <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80063da:	2300      	movs	r3, #0
 80063dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80063de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063e0:	617b      	str	r3, [r7, #20]
	__asm volatile
 80063e2:	697b      	ldr	r3, [r7, #20]
 80063e4:	f383 8811 	msr	BASEPRI, r3
}
 80063e8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80063ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80063ec:	4618      	mov	r0, r3
 80063ee:	3740      	adds	r7, #64	@ 0x40
 80063f0:	46bd      	mov	sp, r7
 80063f2:	bd80      	pop	{r7, pc}

080063f4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80063f4:	b580      	push	{r7, lr}
 80063f6:	b08c      	sub	sp, #48	@ 0x30
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	60f8      	str	r0, [r7, #12]
 80063fc:	60b9      	str	r1, [r7, #8]
 80063fe:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006400:	2300      	movs	r3, #0
 8006402:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006408:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800640a:	2b00      	cmp	r3, #0
 800640c:	d10b      	bne.n	8006426 <xQueueReceive+0x32>
	__asm volatile
 800640e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006412:	f383 8811 	msr	BASEPRI, r3
 8006416:	f3bf 8f6f 	isb	sy
 800641a:	f3bf 8f4f 	dsb	sy
 800641e:	623b      	str	r3, [r7, #32]
}
 8006420:	bf00      	nop
 8006422:	bf00      	nop
 8006424:	e7fd      	b.n	8006422 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006426:	68bb      	ldr	r3, [r7, #8]
 8006428:	2b00      	cmp	r3, #0
 800642a:	d103      	bne.n	8006434 <xQueueReceive+0x40>
 800642c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800642e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006430:	2b00      	cmp	r3, #0
 8006432:	d101      	bne.n	8006438 <xQueueReceive+0x44>
 8006434:	2301      	movs	r3, #1
 8006436:	e000      	b.n	800643a <xQueueReceive+0x46>
 8006438:	2300      	movs	r3, #0
 800643a:	2b00      	cmp	r3, #0
 800643c:	d10b      	bne.n	8006456 <xQueueReceive+0x62>
	__asm volatile
 800643e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006442:	f383 8811 	msr	BASEPRI, r3
 8006446:	f3bf 8f6f 	isb	sy
 800644a:	f3bf 8f4f 	dsb	sy
 800644e:	61fb      	str	r3, [r7, #28]
}
 8006450:	bf00      	nop
 8006452:	bf00      	nop
 8006454:	e7fd      	b.n	8006452 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006456:	f001 f989 	bl	800776c <xTaskGetSchedulerState>
 800645a:	4603      	mov	r3, r0
 800645c:	2b00      	cmp	r3, #0
 800645e:	d102      	bne.n	8006466 <xQueueReceive+0x72>
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2b00      	cmp	r3, #0
 8006464:	d101      	bne.n	800646a <xQueueReceive+0x76>
 8006466:	2301      	movs	r3, #1
 8006468:	e000      	b.n	800646c <xQueueReceive+0x78>
 800646a:	2300      	movs	r3, #0
 800646c:	2b00      	cmp	r3, #0
 800646e:	d10b      	bne.n	8006488 <xQueueReceive+0x94>
	__asm volatile
 8006470:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006474:	f383 8811 	msr	BASEPRI, r3
 8006478:	f3bf 8f6f 	isb	sy
 800647c:	f3bf 8f4f 	dsb	sy
 8006480:	61bb      	str	r3, [r7, #24]
}
 8006482:	bf00      	nop
 8006484:	bf00      	nop
 8006486:	e7fd      	b.n	8006484 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006488:	f001 fede 	bl	8008248 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800648c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800648e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006490:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006494:	2b00      	cmp	r3, #0
 8006496:	d01f      	beq.n	80064d8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006498:	68b9      	ldr	r1, [r7, #8]
 800649a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800649c:	f000 f978 	bl	8006790 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80064a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064a2:	1e5a      	subs	r2, r3, #1
 80064a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064a6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80064a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064aa:	691b      	ldr	r3, [r3, #16]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d00f      	beq.n	80064d0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80064b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064b2:	3310      	adds	r3, #16
 80064b4:	4618      	mov	r0, r3
 80064b6:	f000 ff93 	bl	80073e0 <xTaskRemoveFromEventList>
 80064ba:	4603      	mov	r3, r0
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d007      	beq.n	80064d0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80064c0:	4b3c      	ldr	r3, [pc, #240]	@ (80065b4 <xQueueReceive+0x1c0>)
 80064c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064c6:	601a      	str	r2, [r3, #0]
 80064c8:	f3bf 8f4f 	dsb	sy
 80064cc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80064d0:	f001 feec 	bl	80082ac <vPortExitCritical>
				return pdPASS;
 80064d4:	2301      	movs	r3, #1
 80064d6:	e069      	b.n	80065ac <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d103      	bne.n	80064e6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80064de:	f001 fee5 	bl	80082ac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80064e2:	2300      	movs	r3, #0
 80064e4:	e062      	b.n	80065ac <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80064e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d106      	bne.n	80064fa <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80064ec:	f107 0310 	add.w	r3, r7, #16
 80064f0:	4618      	mov	r0, r3
 80064f2:	f000 ffd9 	bl	80074a8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80064f6:	2301      	movs	r3, #1
 80064f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80064fa:	f001 fed7 	bl	80082ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80064fe:	f000 fd2f 	bl	8006f60 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006502:	f001 fea1 	bl	8008248 <vPortEnterCritical>
 8006506:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006508:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800650c:	b25b      	sxtb	r3, r3
 800650e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006512:	d103      	bne.n	800651c <xQueueReceive+0x128>
 8006514:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006516:	2200      	movs	r2, #0
 8006518:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800651c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800651e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006522:	b25b      	sxtb	r3, r3
 8006524:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006528:	d103      	bne.n	8006532 <xQueueReceive+0x13e>
 800652a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800652c:	2200      	movs	r2, #0
 800652e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006532:	f001 febb 	bl	80082ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006536:	1d3a      	adds	r2, r7, #4
 8006538:	f107 0310 	add.w	r3, r7, #16
 800653c:	4611      	mov	r1, r2
 800653e:	4618      	mov	r0, r3
 8006540:	f000 ffc8 	bl	80074d4 <xTaskCheckForTimeOut>
 8006544:	4603      	mov	r3, r0
 8006546:	2b00      	cmp	r3, #0
 8006548:	d123      	bne.n	8006592 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800654a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800654c:	f000 f998 	bl	8006880 <prvIsQueueEmpty>
 8006550:	4603      	mov	r3, r0
 8006552:	2b00      	cmp	r3, #0
 8006554:	d017      	beq.n	8006586 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006556:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006558:	3324      	adds	r3, #36	@ 0x24
 800655a:	687a      	ldr	r2, [r7, #4]
 800655c:	4611      	mov	r1, r2
 800655e:	4618      	mov	r0, r3
 8006560:	f000 feec 	bl	800733c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006564:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006566:	f000 f939 	bl	80067dc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800656a:	f000 fd07 	bl	8006f7c <xTaskResumeAll>
 800656e:	4603      	mov	r3, r0
 8006570:	2b00      	cmp	r3, #0
 8006572:	d189      	bne.n	8006488 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8006574:	4b0f      	ldr	r3, [pc, #60]	@ (80065b4 <xQueueReceive+0x1c0>)
 8006576:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800657a:	601a      	str	r2, [r3, #0]
 800657c:	f3bf 8f4f 	dsb	sy
 8006580:	f3bf 8f6f 	isb	sy
 8006584:	e780      	b.n	8006488 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006586:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006588:	f000 f928 	bl	80067dc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800658c:	f000 fcf6 	bl	8006f7c <xTaskResumeAll>
 8006590:	e77a      	b.n	8006488 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006592:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006594:	f000 f922 	bl	80067dc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006598:	f000 fcf0 	bl	8006f7c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800659c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800659e:	f000 f96f 	bl	8006880 <prvIsQueueEmpty>
 80065a2:	4603      	mov	r3, r0
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	f43f af6f 	beq.w	8006488 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80065aa:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80065ac:	4618      	mov	r0, r3
 80065ae:	3730      	adds	r7, #48	@ 0x30
 80065b0:	46bd      	mov	sp, r7
 80065b2:	bd80      	pop	{r7, pc}
 80065b4:	e000ed04 	.word	0xe000ed04

080065b8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b08e      	sub	sp, #56	@ 0x38
 80065bc:	af00      	add	r7, sp, #0
 80065be:	60f8      	str	r0, [r7, #12]
 80065c0:	60b9      	str	r1, [r7, #8]
 80065c2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80065c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d10b      	bne.n	80065e6 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80065ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065d2:	f383 8811 	msr	BASEPRI, r3
 80065d6:	f3bf 8f6f 	isb	sy
 80065da:	f3bf 8f4f 	dsb	sy
 80065de:	623b      	str	r3, [r7, #32]
}
 80065e0:	bf00      	nop
 80065e2:	bf00      	nop
 80065e4:	e7fd      	b.n	80065e2 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80065e6:	68bb      	ldr	r3, [r7, #8]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d103      	bne.n	80065f4 <xQueueReceiveFromISR+0x3c>
 80065ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d101      	bne.n	80065f8 <xQueueReceiveFromISR+0x40>
 80065f4:	2301      	movs	r3, #1
 80065f6:	e000      	b.n	80065fa <xQueueReceiveFromISR+0x42>
 80065f8:	2300      	movs	r3, #0
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d10b      	bne.n	8006616 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 80065fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006602:	f383 8811 	msr	BASEPRI, r3
 8006606:	f3bf 8f6f 	isb	sy
 800660a:	f3bf 8f4f 	dsb	sy
 800660e:	61fb      	str	r3, [r7, #28]
}
 8006610:	bf00      	nop
 8006612:	bf00      	nop
 8006614:	e7fd      	b.n	8006612 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006616:	f001 fef7 	bl	8008408 <vPortValidateInterruptPriority>
	__asm volatile
 800661a:	f3ef 8211 	mrs	r2, BASEPRI
 800661e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006622:	f383 8811 	msr	BASEPRI, r3
 8006626:	f3bf 8f6f 	isb	sy
 800662a:	f3bf 8f4f 	dsb	sy
 800662e:	61ba      	str	r2, [r7, #24]
 8006630:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8006632:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006634:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006636:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006638:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800663a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800663c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800663e:	2b00      	cmp	r3, #0
 8006640:	d02f      	beq.n	80066a2 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8006642:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006644:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006648:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800664c:	68b9      	ldr	r1, [r7, #8]
 800664e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006650:	f000 f89e 	bl	8006790 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006654:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006656:	1e5a      	subs	r2, r3, #1
 8006658:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800665a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800665c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006660:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006664:	d112      	bne.n	800668c <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006666:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006668:	691b      	ldr	r3, [r3, #16]
 800666a:	2b00      	cmp	r3, #0
 800666c:	d016      	beq.n	800669c <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800666e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006670:	3310      	adds	r3, #16
 8006672:	4618      	mov	r0, r3
 8006674:	f000 feb4 	bl	80073e0 <xTaskRemoveFromEventList>
 8006678:	4603      	mov	r3, r0
 800667a:	2b00      	cmp	r3, #0
 800667c:	d00e      	beq.n	800669c <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	2b00      	cmp	r3, #0
 8006682:	d00b      	beq.n	800669c <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2201      	movs	r2, #1
 8006688:	601a      	str	r2, [r3, #0]
 800668a:	e007      	b.n	800669c <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800668c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006690:	3301      	adds	r3, #1
 8006692:	b2db      	uxtb	r3, r3
 8006694:	b25a      	sxtb	r2, r3
 8006696:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006698:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800669c:	2301      	movs	r3, #1
 800669e:	637b      	str	r3, [r7, #52]	@ 0x34
 80066a0:	e001      	b.n	80066a6 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80066a2:	2300      	movs	r3, #0
 80066a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80066a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066a8:	613b      	str	r3, [r7, #16]
	__asm volatile
 80066aa:	693b      	ldr	r3, [r7, #16]
 80066ac:	f383 8811 	msr	BASEPRI, r3
}
 80066b0:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80066b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80066b4:	4618      	mov	r0, r3
 80066b6:	3738      	adds	r7, #56	@ 0x38
 80066b8:	46bd      	mov	sp, r7
 80066ba:	bd80      	pop	{r7, pc}

080066bc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80066bc:	b580      	push	{r7, lr}
 80066be:	b086      	sub	sp, #24
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	60f8      	str	r0, [r7, #12]
 80066c4:	60b9      	str	r1, [r7, #8]
 80066c6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80066c8:	2300      	movs	r3, #0
 80066ca:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066d0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d10d      	bne.n	80066f6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d14d      	bne.n	800677e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	689b      	ldr	r3, [r3, #8]
 80066e6:	4618      	mov	r0, r3
 80066e8:	f001 f85e 	bl	80077a8 <xTaskPriorityDisinherit>
 80066ec:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	2200      	movs	r2, #0
 80066f2:	609a      	str	r2, [r3, #8]
 80066f4:	e043      	b.n	800677e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d119      	bne.n	8006730 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	6858      	ldr	r0, [r3, #4]
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006704:	461a      	mov	r2, r3
 8006706:	68b9      	ldr	r1, [r7, #8]
 8006708:	f003 fe04 	bl	800a314 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	685a      	ldr	r2, [r3, #4]
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006714:	441a      	add	r2, r3
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	685a      	ldr	r2, [r3, #4]
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	689b      	ldr	r3, [r3, #8]
 8006722:	429a      	cmp	r2, r3
 8006724:	d32b      	bcc.n	800677e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	681a      	ldr	r2, [r3, #0]
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	605a      	str	r2, [r3, #4]
 800672e:	e026      	b.n	800677e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	68d8      	ldr	r0, [r3, #12]
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006738:	461a      	mov	r2, r3
 800673a:	68b9      	ldr	r1, [r7, #8]
 800673c:	f003 fdea 	bl	800a314 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	68da      	ldr	r2, [r3, #12]
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006748:	425b      	negs	r3, r3
 800674a:	441a      	add	r2, r3
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	68da      	ldr	r2, [r3, #12]
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	429a      	cmp	r2, r3
 800675a:	d207      	bcs.n	800676c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	689a      	ldr	r2, [r3, #8]
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006764:	425b      	negs	r3, r3
 8006766:	441a      	add	r2, r3
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2b02      	cmp	r3, #2
 8006770:	d105      	bne.n	800677e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006772:	693b      	ldr	r3, [r7, #16]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d002      	beq.n	800677e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006778:	693b      	ldr	r3, [r7, #16]
 800677a:	3b01      	subs	r3, #1
 800677c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800677e:	693b      	ldr	r3, [r7, #16]
 8006780:	1c5a      	adds	r2, r3, #1
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8006786:	697b      	ldr	r3, [r7, #20]
}
 8006788:	4618      	mov	r0, r3
 800678a:	3718      	adds	r7, #24
 800678c:	46bd      	mov	sp, r7
 800678e:	bd80      	pop	{r7, pc}

08006790 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006790:	b580      	push	{r7, lr}
 8006792:	b082      	sub	sp, #8
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
 8006798:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d018      	beq.n	80067d4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	68da      	ldr	r2, [r3, #12]
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067aa:	441a      	add	r2, r3
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	68da      	ldr	r2, [r3, #12]
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	689b      	ldr	r3, [r3, #8]
 80067b8:	429a      	cmp	r2, r3
 80067ba:	d303      	bcc.n	80067c4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681a      	ldr	r2, [r3, #0]
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	68d9      	ldr	r1, [r3, #12]
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067cc:	461a      	mov	r2, r3
 80067ce:	6838      	ldr	r0, [r7, #0]
 80067d0:	f003 fda0 	bl	800a314 <memcpy>
	}
}
 80067d4:	bf00      	nop
 80067d6:	3708      	adds	r7, #8
 80067d8:	46bd      	mov	sp, r7
 80067da:	bd80      	pop	{r7, pc}

080067dc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80067dc:	b580      	push	{r7, lr}
 80067de:	b084      	sub	sp, #16
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80067e4:	f001 fd30 	bl	8008248 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80067ee:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80067f0:	e011      	b.n	8006816 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d012      	beq.n	8006820 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	3324      	adds	r3, #36	@ 0x24
 80067fe:	4618      	mov	r0, r3
 8006800:	f000 fdee 	bl	80073e0 <xTaskRemoveFromEventList>
 8006804:	4603      	mov	r3, r0
 8006806:	2b00      	cmp	r3, #0
 8006808:	d001      	beq.n	800680e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800680a:	f000 fec7 	bl	800759c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800680e:	7bfb      	ldrb	r3, [r7, #15]
 8006810:	3b01      	subs	r3, #1
 8006812:	b2db      	uxtb	r3, r3
 8006814:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006816:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800681a:	2b00      	cmp	r3, #0
 800681c:	dce9      	bgt.n	80067f2 <prvUnlockQueue+0x16>
 800681e:	e000      	b.n	8006822 <prvUnlockQueue+0x46>
					break;
 8006820:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	22ff      	movs	r2, #255	@ 0xff
 8006826:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800682a:	f001 fd3f 	bl	80082ac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800682e:	f001 fd0b 	bl	8008248 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006838:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800683a:	e011      	b.n	8006860 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	691b      	ldr	r3, [r3, #16]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d012      	beq.n	800686a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	3310      	adds	r3, #16
 8006848:	4618      	mov	r0, r3
 800684a:	f000 fdc9 	bl	80073e0 <xTaskRemoveFromEventList>
 800684e:	4603      	mov	r3, r0
 8006850:	2b00      	cmp	r3, #0
 8006852:	d001      	beq.n	8006858 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006854:	f000 fea2 	bl	800759c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006858:	7bbb      	ldrb	r3, [r7, #14]
 800685a:	3b01      	subs	r3, #1
 800685c:	b2db      	uxtb	r3, r3
 800685e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006860:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006864:	2b00      	cmp	r3, #0
 8006866:	dce9      	bgt.n	800683c <prvUnlockQueue+0x60>
 8006868:	e000      	b.n	800686c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800686a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	22ff      	movs	r2, #255	@ 0xff
 8006870:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006874:	f001 fd1a 	bl	80082ac <vPortExitCritical>
}
 8006878:	bf00      	nop
 800687a:	3710      	adds	r7, #16
 800687c:	46bd      	mov	sp, r7
 800687e:	bd80      	pop	{r7, pc}

08006880 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006880:	b580      	push	{r7, lr}
 8006882:	b084      	sub	sp, #16
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006888:	f001 fcde 	bl	8008248 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006890:	2b00      	cmp	r3, #0
 8006892:	d102      	bne.n	800689a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006894:	2301      	movs	r3, #1
 8006896:	60fb      	str	r3, [r7, #12]
 8006898:	e001      	b.n	800689e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800689a:	2300      	movs	r3, #0
 800689c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800689e:	f001 fd05 	bl	80082ac <vPortExitCritical>

	return xReturn;
 80068a2:	68fb      	ldr	r3, [r7, #12]
}
 80068a4:	4618      	mov	r0, r3
 80068a6:	3710      	adds	r7, #16
 80068a8:	46bd      	mov	sp, r7
 80068aa:	bd80      	pop	{r7, pc}

080068ac <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80068ac:	b580      	push	{r7, lr}
 80068ae:	b084      	sub	sp, #16
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80068b4:	f001 fcc8 	bl	8008248 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068c0:	429a      	cmp	r2, r3
 80068c2:	d102      	bne.n	80068ca <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80068c4:	2301      	movs	r3, #1
 80068c6:	60fb      	str	r3, [r7, #12]
 80068c8:	e001      	b.n	80068ce <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80068ca:	2300      	movs	r3, #0
 80068cc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80068ce:	f001 fced 	bl	80082ac <vPortExitCritical>

	return xReturn;
 80068d2:	68fb      	ldr	r3, [r7, #12]
}
 80068d4:	4618      	mov	r0, r3
 80068d6:	3710      	adds	r7, #16
 80068d8:	46bd      	mov	sp, r7
 80068da:	bd80      	pop	{r7, pc}

080068dc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80068dc:	b480      	push	{r7}
 80068de:	b085      	sub	sp, #20
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	6078      	str	r0, [r7, #4]
 80068e4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80068e6:	2300      	movs	r3, #0
 80068e8:	60fb      	str	r3, [r7, #12]
 80068ea:	e014      	b.n	8006916 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80068ec:	4a0f      	ldr	r2, [pc, #60]	@ (800692c <vQueueAddToRegistry+0x50>)
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d10b      	bne.n	8006910 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80068f8:	490c      	ldr	r1, [pc, #48]	@ (800692c <vQueueAddToRegistry+0x50>)
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	683a      	ldr	r2, [r7, #0]
 80068fe:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006902:	4a0a      	ldr	r2, [pc, #40]	@ (800692c <vQueueAddToRegistry+0x50>)
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	00db      	lsls	r3, r3, #3
 8006908:	4413      	add	r3, r2
 800690a:	687a      	ldr	r2, [r7, #4]
 800690c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800690e:	e006      	b.n	800691e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	3301      	adds	r3, #1
 8006914:	60fb      	str	r3, [r7, #12]
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	2b07      	cmp	r3, #7
 800691a:	d9e7      	bls.n	80068ec <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800691c:	bf00      	nop
 800691e:	bf00      	nop
 8006920:	3714      	adds	r7, #20
 8006922:	46bd      	mov	sp, r7
 8006924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006928:	4770      	bx	lr
 800692a:	bf00      	nop
 800692c:	20000a68 	.word	0x20000a68

08006930 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006930:	b580      	push	{r7, lr}
 8006932:	b086      	sub	sp, #24
 8006934:	af00      	add	r7, sp, #0
 8006936:	60f8      	str	r0, [r7, #12]
 8006938:	60b9      	str	r1, [r7, #8]
 800693a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006940:	f001 fc82 	bl	8008248 <vPortEnterCritical>
 8006944:	697b      	ldr	r3, [r7, #20]
 8006946:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800694a:	b25b      	sxtb	r3, r3
 800694c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006950:	d103      	bne.n	800695a <vQueueWaitForMessageRestricted+0x2a>
 8006952:	697b      	ldr	r3, [r7, #20]
 8006954:	2200      	movs	r2, #0
 8006956:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800695a:	697b      	ldr	r3, [r7, #20]
 800695c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006960:	b25b      	sxtb	r3, r3
 8006962:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006966:	d103      	bne.n	8006970 <vQueueWaitForMessageRestricted+0x40>
 8006968:	697b      	ldr	r3, [r7, #20]
 800696a:	2200      	movs	r2, #0
 800696c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006970:	f001 fc9c 	bl	80082ac <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006974:	697b      	ldr	r3, [r7, #20]
 8006976:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006978:	2b00      	cmp	r3, #0
 800697a:	d106      	bne.n	800698a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800697c:	697b      	ldr	r3, [r7, #20]
 800697e:	3324      	adds	r3, #36	@ 0x24
 8006980:	687a      	ldr	r2, [r7, #4]
 8006982:	68b9      	ldr	r1, [r7, #8]
 8006984:	4618      	mov	r0, r3
 8006986:	f000 fcff 	bl	8007388 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800698a:	6978      	ldr	r0, [r7, #20]
 800698c:	f7ff ff26 	bl	80067dc <prvUnlockQueue>
	}
 8006990:	bf00      	nop
 8006992:	3718      	adds	r7, #24
 8006994:	46bd      	mov	sp, r7
 8006996:	bd80      	pop	{r7, pc}

08006998 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006998:	b580      	push	{r7, lr}
 800699a:	b08e      	sub	sp, #56	@ 0x38
 800699c:	af04      	add	r7, sp, #16
 800699e:	60f8      	str	r0, [r7, #12]
 80069a0:	60b9      	str	r1, [r7, #8]
 80069a2:	607a      	str	r2, [r7, #4]
 80069a4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80069a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d10b      	bne.n	80069c4 <xTaskCreateStatic+0x2c>
	__asm volatile
 80069ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069b0:	f383 8811 	msr	BASEPRI, r3
 80069b4:	f3bf 8f6f 	isb	sy
 80069b8:	f3bf 8f4f 	dsb	sy
 80069bc:	623b      	str	r3, [r7, #32]
}
 80069be:	bf00      	nop
 80069c0:	bf00      	nop
 80069c2:	e7fd      	b.n	80069c0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80069c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d10b      	bne.n	80069e2 <xTaskCreateStatic+0x4a>
	__asm volatile
 80069ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069ce:	f383 8811 	msr	BASEPRI, r3
 80069d2:	f3bf 8f6f 	isb	sy
 80069d6:	f3bf 8f4f 	dsb	sy
 80069da:	61fb      	str	r3, [r7, #28]
}
 80069dc:	bf00      	nop
 80069de:	bf00      	nop
 80069e0:	e7fd      	b.n	80069de <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80069e2:	23a8      	movs	r3, #168	@ 0xa8
 80069e4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80069e6:	693b      	ldr	r3, [r7, #16]
 80069e8:	2ba8      	cmp	r3, #168	@ 0xa8
 80069ea:	d00b      	beq.n	8006a04 <xTaskCreateStatic+0x6c>
	__asm volatile
 80069ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069f0:	f383 8811 	msr	BASEPRI, r3
 80069f4:	f3bf 8f6f 	isb	sy
 80069f8:	f3bf 8f4f 	dsb	sy
 80069fc:	61bb      	str	r3, [r7, #24]
}
 80069fe:	bf00      	nop
 8006a00:	bf00      	nop
 8006a02:	e7fd      	b.n	8006a00 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006a04:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006a06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d01e      	beq.n	8006a4a <xTaskCreateStatic+0xb2>
 8006a0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d01b      	beq.n	8006a4a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006a12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a14:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a18:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006a1a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006a1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a1e:	2202      	movs	r2, #2
 8006a20:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006a24:	2300      	movs	r3, #0
 8006a26:	9303      	str	r3, [sp, #12]
 8006a28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a2a:	9302      	str	r3, [sp, #8]
 8006a2c:	f107 0314 	add.w	r3, r7, #20
 8006a30:	9301      	str	r3, [sp, #4]
 8006a32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a34:	9300      	str	r3, [sp, #0]
 8006a36:	683b      	ldr	r3, [r7, #0]
 8006a38:	687a      	ldr	r2, [r7, #4]
 8006a3a:	68b9      	ldr	r1, [r7, #8]
 8006a3c:	68f8      	ldr	r0, [r7, #12]
 8006a3e:	f000 f851 	bl	8006ae4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006a42:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006a44:	f000 f8f6 	bl	8006c34 <prvAddNewTaskToReadyList>
 8006a48:	e001      	b.n	8006a4e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006a4e:	697b      	ldr	r3, [r7, #20]
	}
 8006a50:	4618      	mov	r0, r3
 8006a52:	3728      	adds	r7, #40	@ 0x28
 8006a54:	46bd      	mov	sp, r7
 8006a56:	bd80      	pop	{r7, pc}

08006a58 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	b08c      	sub	sp, #48	@ 0x30
 8006a5c:	af04      	add	r7, sp, #16
 8006a5e:	60f8      	str	r0, [r7, #12]
 8006a60:	60b9      	str	r1, [r7, #8]
 8006a62:	603b      	str	r3, [r7, #0]
 8006a64:	4613      	mov	r3, r2
 8006a66:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006a68:	88fb      	ldrh	r3, [r7, #6]
 8006a6a:	009b      	lsls	r3, r3, #2
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	f001 fd0d 	bl	800848c <pvPortMalloc>
 8006a72:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006a74:	697b      	ldr	r3, [r7, #20]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d00e      	beq.n	8006a98 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006a7a:	20a8      	movs	r0, #168	@ 0xa8
 8006a7c:	f001 fd06 	bl	800848c <pvPortMalloc>
 8006a80:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006a82:	69fb      	ldr	r3, [r7, #28]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d003      	beq.n	8006a90 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006a88:	69fb      	ldr	r3, [r7, #28]
 8006a8a:	697a      	ldr	r2, [r7, #20]
 8006a8c:	631a      	str	r2, [r3, #48]	@ 0x30
 8006a8e:	e005      	b.n	8006a9c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006a90:	6978      	ldr	r0, [r7, #20]
 8006a92:	f001 fdc9 	bl	8008628 <vPortFree>
 8006a96:	e001      	b.n	8006a9c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006a98:	2300      	movs	r3, #0
 8006a9a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006a9c:	69fb      	ldr	r3, [r7, #28]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d017      	beq.n	8006ad2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006aa2:	69fb      	ldr	r3, [r7, #28]
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006aaa:	88fa      	ldrh	r2, [r7, #6]
 8006aac:	2300      	movs	r3, #0
 8006aae:	9303      	str	r3, [sp, #12]
 8006ab0:	69fb      	ldr	r3, [r7, #28]
 8006ab2:	9302      	str	r3, [sp, #8]
 8006ab4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ab6:	9301      	str	r3, [sp, #4]
 8006ab8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006aba:	9300      	str	r3, [sp, #0]
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	68b9      	ldr	r1, [r7, #8]
 8006ac0:	68f8      	ldr	r0, [r7, #12]
 8006ac2:	f000 f80f 	bl	8006ae4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006ac6:	69f8      	ldr	r0, [r7, #28]
 8006ac8:	f000 f8b4 	bl	8006c34 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006acc:	2301      	movs	r3, #1
 8006ace:	61bb      	str	r3, [r7, #24]
 8006ad0:	e002      	b.n	8006ad8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006ad2:	f04f 33ff 	mov.w	r3, #4294967295
 8006ad6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006ad8:	69bb      	ldr	r3, [r7, #24]
	}
 8006ada:	4618      	mov	r0, r3
 8006adc:	3720      	adds	r7, #32
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	bd80      	pop	{r7, pc}
	...

08006ae4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006ae4:	b580      	push	{r7, lr}
 8006ae6:	b088      	sub	sp, #32
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	60f8      	str	r0, [r7, #12]
 8006aec:	60b9      	str	r1, [r7, #8]
 8006aee:	607a      	str	r2, [r7, #4]
 8006af0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006af2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006af4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	009b      	lsls	r3, r3, #2
 8006afa:	461a      	mov	r2, r3
 8006afc:	21a5      	movs	r1, #165	@ 0xa5
 8006afe:	f003 fb0c 	bl	800a11a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006b02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b04:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006b0c:	3b01      	subs	r3, #1
 8006b0e:	009b      	lsls	r3, r3, #2
 8006b10:	4413      	add	r3, r2
 8006b12:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006b14:	69bb      	ldr	r3, [r7, #24]
 8006b16:	f023 0307 	bic.w	r3, r3, #7
 8006b1a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006b1c:	69bb      	ldr	r3, [r7, #24]
 8006b1e:	f003 0307 	and.w	r3, r3, #7
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d00b      	beq.n	8006b3e <prvInitialiseNewTask+0x5a>
	__asm volatile
 8006b26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b2a:	f383 8811 	msr	BASEPRI, r3
 8006b2e:	f3bf 8f6f 	isb	sy
 8006b32:	f3bf 8f4f 	dsb	sy
 8006b36:	617b      	str	r3, [r7, #20]
}
 8006b38:	bf00      	nop
 8006b3a:	bf00      	nop
 8006b3c:	e7fd      	b.n	8006b3a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006b3e:	68bb      	ldr	r3, [r7, #8]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d01f      	beq.n	8006b84 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006b44:	2300      	movs	r3, #0
 8006b46:	61fb      	str	r3, [r7, #28]
 8006b48:	e012      	b.n	8006b70 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006b4a:	68ba      	ldr	r2, [r7, #8]
 8006b4c:	69fb      	ldr	r3, [r7, #28]
 8006b4e:	4413      	add	r3, r2
 8006b50:	7819      	ldrb	r1, [r3, #0]
 8006b52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006b54:	69fb      	ldr	r3, [r7, #28]
 8006b56:	4413      	add	r3, r2
 8006b58:	3334      	adds	r3, #52	@ 0x34
 8006b5a:	460a      	mov	r2, r1
 8006b5c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006b5e:	68ba      	ldr	r2, [r7, #8]
 8006b60:	69fb      	ldr	r3, [r7, #28]
 8006b62:	4413      	add	r3, r2
 8006b64:	781b      	ldrb	r3, [r3, #0]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d006      	beq.n	8006b78 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006b6a:	69fb      	ldr	r3, [r7, #28]
 8006b6c:	3301      	adds	r3, #1
 8006b6e:	61fb      	str	r3, [r7, #28]
 8006b70:	69fb      	ldr	r3, [r7, #28]
 8006b72:	2b0f      	cmp	r3, #15
 8006b74:	d9e9      	bls.n	8006b4a <prvInitialiseNewTask+0x66>
 8006b76:	e000      	b.n	8006b7a <prvInitialiseNewTask+0x96>
			{
				break;
 8006b78:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006b7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006b82:	e003      	b.n	8006b8c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006b84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b86:	2200      	movs	r2, #0
 8006b88:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006b8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b8e:	2b37      	cmp	r3, #55	@ 0x37
 8006b90:	d901      	bls.n	8006b96 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006b92:	2337      	movs	r3, #55	@ 0x37
 8006b94:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006b96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b98:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006b9a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006b9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b9e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006ba0:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006ba2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ba4:	2200      	movs	r2, #0
 8006ba6:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006ba8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006baa:	3304      	adds	r3, #4
 8006bac:	4618      	mov	r0, r3
 8006bae:	f7ff f8a7 	bl	8005d00 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006bb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bb4:	3318      	adds	r3, #24
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	f7ff f8a2 	bl	8005d00 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bbe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006bc0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006bc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bc4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006bc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bca:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006bcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006bd0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006bd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006bda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bdc:	2200      	movs	r2, #0
 8006bde:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006be2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006be4:	3354      	adds	r3, #84	@ 0x54
 8006be6:	224c      	movs	r2, #76	@ 0x4c
 8006be8:	2100      	movs	r1, #0
 8006bea:	4618      	mov	r0, r3
 8006bec:	f003 fa95 	bl	800a11a <memset>
 8006bf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bf2:	4a0d      	ldr	r2, [pc, #52]	@ (8006c28 <prvInitialiseNewTask+0x144>)
 8006bf4:	659a      	str	r2, [r3, #88]	@ 0x58
 8006bf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bf8:	4a0c      	ldr	r2, [pc, #48]	@ (8006c2c <prvInitialiseNewTask+0x148>)
 8006bfa:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006bfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bfe:	4a0c      	ldr	r2, [pc, #48]	@ (8006c30 <prvInitialiseNewTask+0x14c>)
 8006c00:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006c02:	683a      	ldr	r2, [r7, #0]
 8006c04:	68f9      	ldr	r1, [r7, #12]
 8006c06:	69b8      	ldr	r0, [r7, #24]
 8006c08:	f001 f9ec 	bl	8007fe4 <pxPortInitialiseStack>
 8006c0c:	4602      	mov	r2, r0
 8006c0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c10:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006c12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d002      	beq.n	8006c1e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006c18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c1c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006c1e:	bf00      	nop
 8006c20:	3720      	adds	r7, #32
 8006c22:	46bd      	mov	sp, r7
 8006c24:	bd80      	pop	{r7, pc}
 8006c26:	bf00      	nop
 8006c28:	20004d04 	.word	0x20004d04
 8006c2c:	20004d6c 	.word	0x20004d6c
 8006c30:	20004dd4 	.word	0x20004dd4

08006c34 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006c34:	b580      	push	{r7, lr}
 8006c36:	b082      	sub	sp, #8
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006c3c:	f001 fb04 	bl	8008248 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006c40:	4b2d      	ldr	r3, [pc, #180]	@ (8006cf8 <prvAddNewTaskToReadyList+0xc4>)
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	3301      	adds	r3, #1
 8006c46:	4a2c      	ldr	r2, [pc, #176]	@ (8006cf8 <prvAddNewTaskToReadyList+0xc4>)
 8006c48:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006c4a:	4b2c      	ldr	r3, [pc, #176]	@ (8006cfc <prvAddNewTaskToReadyList+0xc8>)
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d109      	bne.n	8006c66 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006c52:	4a2a      	ldr	r2, [pc, #168]	@ (8006cfc <prvAddNewTaskToReadyList+0xc8>)
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006c58:	4b27      	ldr	r3, [pc, #156]	@ (8006cf8 <prvAddNewTaskToReadyList+0xc4>)
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	2b01      	cmp	r3, #1
 8006c5e:	d110      	bne.n	8006c82 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006c60:	f000 fcc0 	bl	80075e4 <prvInitialiseTaskLists>
 8006c64:	e00d      	b.n	8006c82 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006c66:	4b26      	ldr	r3, [pc, #152]	@ (8006d00 <prvAddNewTaskToReadyList+0xcc>)
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d109      	bne.n	8006c82 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006c6e:	4b23      	ldr	r3, [pc, #140]	@ (8006cfc <prvAddNewTaskToReadyList+0xc8>)
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c78:	429a      	cmp	r2, r3
 8006c7a:	d802      	bhi.n	8006c82 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006c7c:	4a1f      	ldr	r2, [pc, #124]	@ (8006cfc <prvAddNewTaskToReadyList+0xc8>)
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006c82:	4b20      	ldr	r3, [pc, #128]	@ (8006d04 <prvAddNewTaskToReadyList+0xd0>)
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	3301      	adds	r3, #1
 8006c88:	4a1e      	ldr	r2, [pc, #120]	@ (8006d04 <prvAddNewTaskToReadyList+0xd0>)
 8006c8a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006c8c:	4b1d      	ldr	r3, [pc, #116]	@ (8006d04 <prvAddNewTaskToReadyList+0xd0>)
 8006c8e:	681a      	ldr	r2, [r3, #0]
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c98:	4b1b      	ldr	r3, [pc, #108]	@ (8006d08 <prvAddNewTaskToReadyList+0xd4>)
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	429a      	cmp	r2, r3
 8006c9e:	d903      	bls.n	8006ca8 <prvAddNewTaskToReadyList+0x74>
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ca4:	4a18      	ldr	r2, [pc, #96]	@ (8006d08 <prvAddNewTaskToReadyList+0xd4>)
 8006ca6:	6013      	str	r3, [r2, #0]
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cac:	4613      	mov	r3, r2
 8006cae:	009b      	lsls	r3, r3, #2
 8006cb0:	4413      	add	r3, r2
 8006cb2:	009b      	lsls	r3, r3, #2
 8006cb4:	4a15      	ldr	r2, [pc, #84]	@ (8006d0c <prvAddNewTaskToReadyList+0xd8>)
 8006cb6:	441a      	add	r2, r3
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	3304      	adds	r3, #4
 8006cbc:	4619      	mov	r1, r3
 8006cbe:	4610      	mov	r0, r2
 8006cc0:	f7ff f82b 	bl	8005d1a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006cc4:	f001 faf2 	bl	80082ac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006cc8:	4b0d      	ldr	r3, [pc, #52]	@ (8006d00 <prvAddNewTaskToReadyList+0xcc>)
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d00e      	beq.n	8006cee <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006cd0:	4b0a      	ldr	r3, [pc, #40]	@ (8006cfc <prvAddNewTaskToReadyList+0xc8>)
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cda:	429a      	cmp	r2, r3
 8006cdc:	d207      	bcs.n	8006cee <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006cde:	4b0c      	ldr	r3, [pc, #48]	@ (8006d10 <prvAddNewTaskToReadyList+0xdc>)
 8006ce0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006ce4:	601a      	str	r2, [r3, #0]
 8006ce6:	f3bf 8f4f 	dsb	sy
 8006cea:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006cee:	bf00      	nop
 8006cf0:	3708      	adds	r7, #8
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	bd80      	pop	{r7, pc}
 8006cf6:	bf00      	nop
 8006cf8:	20000f7c 	.word	0x20000f7c
 8006cfc:	20000aa8 	.word	0x20000aa8
 8006d00:	20000f88 	.word	0x20000f88
 8006d04:	20000f98 	.word	0x20000f98
 8006d08:	20000f84 	.word	0x20000f84
 8006d0c:	20000aac 	.word	0x20000aac
 8006d10:	e000ed04 	.word	0xe000ed04

08006d14 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8006d14:	b580      	push	{r7, lr}
 8006d16:	b08a      	sub	sp, #40	@ 0x28
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
 8006d1c:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8006d1e:	2300      	movs	r3, #0
 8006d20:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d10b      	bne.n	8006d40 <vTaskDelayUntil+0x2c>
	__asm volatile
 8006d28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d2c:	f383 8811 	msr	BASEPRI, r3
 8006d30:	f3bf 8f6f 	isb	sy
 8006d34:	f3bf 8f4f 	dsb	sy
 8006d38:	617b      	str	r3, [r7, #20]
}
 8006d3a:	bf00      	nop
 8006d3c:	bf00      	nop
 8006d3e:	e7fd      	b.n	8006d3c <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8006d40:	683b      	ldr	r3, [r7, #0]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d10b      	bne.n	8006d5e <vTaskDelayUntil+0x4a>
	__asm volatile
 8006d46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d4a:	f383 8811 	msr	BASEPRI, r3
 8006d4e:	f3bf 8f6f 	isb	sy
 8006d52:	f3bf 8f4f 	dsb	sy
 8006d56:	613b      	str	r3, [r7, #16]
}
 8006d58:	bf00      	nop
 8006d5a:	bf00      	nop
 8006d5c:	e7fd      	b.n	8006d5a <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 8006d5e:	4b2a      	ldr	r3, [pc, #168]	@ (8006e08 <vTaskDelayUntil+0xf4>)
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d00b      	beq.n	8006d7e <vTaskDelayUntil+0x6a>
	__asm volatile
 8006d66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d6a:	f383 8811 	msr	BASEPRI, r3
 8006d6e:	f3bf 8f6f 	isb	sy
 8006d72:	f3bf 8f4f 	dsb	sy
 8006d76:	60fb      	str	r3, [r7, #12]
}
 8006d78:	bf00      	nop
 8006d7a:	bf00      	nop
 8006d7c:	e7fd      	b.n	8006d7a <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 8006d7e:	f000 f8ef 	bl	8006f60 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8006d82:	4b22      	ldr	r3, [pc, #136]	@ (8006e0c <vTaskDelayUntil+0xf8>)
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	683a      	ldr	r2, [r7, #0]
 8006d8e:	4413      	add	r3, r2
 8006d90:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	6a3a      	ldr	r2, [r7, #32]
 8006d98:	429a      	cmp	r2, r3
 8006d9a:	d20b      	bcs.n	8006db4 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	69fa      	ldr	r2, [r7, #28]
 8006da2:	429a      	cmp	r2, r3
 8006da4:	d211      	bcs.n	8006dca <vTaskDelayUntil+0xb6>
 8006da6:	69fa      	ldr	r2, [r7, #28]
 8006da8:	6a3b      	ldr	r3, [r7, #32]
 8006daa:	429a      	cmp	r2, r3
 8006dac:	d90d      	bls.n	8006dca <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8006dae:	2301      	movs	r3, #1
 8006db0:	627b      	str	r3, [r7, #36]	@ 0x24
 8006db2:	e00a      	b.n	8006dca <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	69fa      	ldr	r2, [r7, #28]
 8006dba:	429a      	cmp	r2, r3
 8006dbc:	d303      	bcc.n	8006dc6 <vTaskDelayUntil+0xb2>
 8006dbe:	69fa      	ldr	r2, [r7, #28]
 8006dc0:	6a3b      	ldr	r3, [r7, #32]
 8006dc2:	429a      	cmp	r2, r3
 8006dc4:	d901      	bls.n	8006dca <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8006dc6:	2301      	movs	r3, #1
 8006dc8:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	69fa      	ldr	r2, [r7, #28]
 8006dce:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8006dd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d006      	beq.n	8006de4 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8006dd6:	69fa      	ldr	r2, [r7, #28]
 8006dd8:	6a3b      	ldr	r3, [r7, #32]
 8006dda:	1ad3      	subs	r3, r2, r3
 8006ddc:	2100      	movs	r1, #0
 8006dde:	4618      	mov	r0, r3
 8006de0:	f000 fd52 	bl	8007888 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8006de4:	f000 f8ca 	bl	8006f7c <xTaskResumeAll>
 8006de8:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006dea:	69bb      	ldr	r3, [r7, #24]
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d107      	bne.n	8006e00 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8006df0:	4b07      	ldr	r3, [pc, #28]	@ (8006e10 <vTaskDelayUntil+0xfc>)
 8006df2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006df6:	601a      	str	r2, [r3, #0]
 8006df8:	f3bf 8f4f 	dsb	sy
 8006dfc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006e00:	bf00      	nop
 8006e02:	3728      	adds	r7, #40	@ 0x28
 8006e04:	46bd      	mov	sp, r7
 8006e06:	bd80      	pop	{r7, pc}
 8006e08:	20000fa4 	.word	0x20000fa4
 8006e0c:	20000f80 	.word	0x20000f80
 8006e10:	e000ed04 	.word	0xe000ed04

08006e14 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b084      	sub	sp, #16
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d018      	beq.n	8006e58 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006e26:	4b14      	ldr	r3, [pc, #80]	@ (8006e78 <vTaskDelay+0x64>)
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d00b      	beq.n	8006e46 <vTaskDelay+0x32>
	__asm volatile
 8006e2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e32:	f383 8811 	msr	BASEPRI, r3
 8006e36:	f3bf 8f6f 	isb	sy
 8006e3a:	f3bf 8f4f 	dsb	sy
 8006e3e:	60bb      	str	r3, [r7, #8]
}
 8006e40:	bf00      	nop
 8006e42:	bf00      	nop
 8006e44:	e7fd      	b.n	8006e42 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006e46:	f000 f88b 	bl	8006f60 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006e4a:	2100      	movs	r1, #0
 8006e4c:	6878      	ldr	r0, [r7, #4]
 8006e4e:	f000 fd1b 	bl	8007888 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006e52:	f000 f893 	bl	8006f7c <xTaskResumeAll>
 8006e56:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d107      	bne.n	8006e6e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8006e5e:	4b07      	ldr	r3, [pc, #28]	@ (8006e7c <vTaskDelay+0x68>)
 8006e60:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e64:	601a      	str	r2, [r3, #0]
 8006e66:	f3bf 8f4f 	dsb	sy
 8006e6a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006e6e:	bf00      	nop
 8006e70:	3710      	adds	r7, #16
 8006e72:	46bd      	mov	sp, r7
 8006e74:	bd80      	pop	{r7, pc}
 8006e76:	bf00      	nop
 8006e78:	20000fa4 	.word	0x20000fa4
 8006e7c:	e000ed04 	.word	0xe000ed04

08006e80 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006e80:	b580      	push	{r7, lr}
 8006e82:	b08a      	sub	sp, #40	@ 0x28
 8006e84:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006e86:	2300      	movs	r3, #0
 8006e88:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006e8e:	463a      	mov	r2, r7
 8006e90:	1d39      	adds	r1, r7, #4
 8006e92:	f107 0308 	add.w	r3, r7, #8
 8006e96:	4618      	mov	r0, r3
 8006e98:	f7fe fede 	bl	8005c58 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006e9c:	6839      	ldr	r1, [r7, #0]
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	68ba      	ldr	r2, [r7, #8]
 8006ea2:	9202      	str	r2, [sp, #8]
 8006ea4:	9301      	str	r3, [sp, #4]
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	9300      	str	r3, [sp, #0]
 8006eaa:	2300      	movs	r3, #0
 8006eac:	460a      	mov	r2, r1
 8006eae:	4924      	ldr	r1, [pc, #144]	@ (8006f40 <vTaskStartScheduler+0xc0>)
 8006eb0:	4824      	ldr	r0, [pc, #144]	@ (8006f44 <vTaskStartScheduler+0xc4>)
 8006eb2:	f7ff fd71 	bl	8006998 <xTaskCreateStatic>
 8006eb6:	4603      	mov	r3, r0
 8006eb8:	4a23      	ldr	r2, [pc, #140]	@ (8006f48 <vTaskStartScheduler+0xc8>)
 8006eba:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006ebc:	4b22      	ldr	r3, [pc, #136]	@ (8006f48 <vTaskStartScheduler+0xc8>)
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d002      	beq.n	8006eca <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006ec4:	2301      	movs	r3, #1
 8006ec6:	617b      	str	r3, [r7, #20]
 8006ec8:	e001      	b.n	8006ece <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006eca:	2300      	movs	r3, #0
 8006ecc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006ece:	697b      	ldr	r3, [r7, #20]
 8006ed0:	2b01      	cmp	r3, #1
 8006ed2:	d102      	bne.n	8006eda <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006ed4:	f000 fd2c 	bl	8007930 <xTimerCreateTimerTask>
 8006ed8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006eda:	697b      	ldr	r3, [r7, #20]
 8006edc:	2b01      	cmp	r3, #1
 8006ede:	d11b      	bne.n	8006f18 <vTaskStartScheduler+0x98>
	__asm volatile
 8006ee0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ee4:	f383 8811 	msr	BASEPRI, r3
 8006ee8:	f3bf 8f6f 	isb	sy
 8006eec:	f3bf 8f4f 	dsb	sy
 8006ef0:	613b      	str	r3, [r7, #16]
}
 8006ef2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006ef4:	4b15      	ldr	r3, [pc, #84]	@ (8006f4c <vTaskStartScheduler+0xcc>)
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	3354      	adds	r3, #84	@ 0x54
 8006efa:	4a15      	ldr	r2, [pc, #84]	@ (8006f50 <vTaskStartScheduler+0xd0>)
 8006efc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006efe:	4b15      	ldr	r3, [pc, #84]	@ (8006f54 <vTaskStartScheduler+0xd4>)
 8006f00:	f04f 32ff 	mov.w	r2, #4294967295
 8006f04:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006f06:	4b14      	ldr	r3, [pc, #80]	@ (8006f58 <vTaskStartScheduler+0xd8>)
 8006f08:	2201      	movs	r2, #1
 8006f0a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006f0c:	4b13      	ldr	r3, [pc, #76]	@ (8006f5c <vTaskStartScheduler+0xdc>)
 8006f0e:	2200      	movs	r2, #0
 8006f10:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006f12:	f001 f8f5 	bl	8008100 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006f16:	e00f      	b.n	8006f38 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006f18:	697b      	ldr	r3, [r7, #20]
 8006f1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f1e:	d10b      	bne.n	8006f38 <vTaskStartScheduler+0xb8>
	__asm volatile
 8006f20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f24:	f383 8811 	msr	BASEPRI, r3
 8006f28:	f3bf 8f6f 	isb	sy
 8006f2c:	f3bf 8f4f 	dsb	sy
 8006f30:	60fb      	str	r3, [r7, #12]
}
 8006f32:	bf00      	nop
 8006f34:	bf00      	nop
 8006f36:	e7fd      	b.n	8006f34 <vTaskStartScheduler+0xb4>
}
 8006f38:	bf00      	nop
 8006f3a:	3718      	adds	r7, #24
 8006f3c:	46bd      	mov	sp, r7
 8006f3e:	bd80      	pop	{r7, pc}
 8006f40:	0800d044 	.word	0x0800d044
 8006f44:	080075b5 	.word	0x080075b5
 8006f48:	20000fa0 	.word	0x20000fa0
 8006f4c:	20000aa8 	.word	0x20000aa8
 8006f50:	20000188 	.word	0x20000188
 8006f54:	20000f9c 	.word	0x20000f9c
 8006f58:	20000f88 	.word	0x20000f88
 8006f5c:	20000f80 	.word	0x20000f80

08006f60 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006f60:	b480      	push	{r7}
 8006f62:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006f64:	4b04      	ldr	r3, [pc, #16]	@ (8006f78 <vTaskSuspendAll+0x18>)
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	3301      	adds	r3, #1
 8006f6a:	4a03      	ldr	r2, [pc, #12]	@ (8006f78 <vTaskSuspendAll+0x18>)
 8006f6c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006f6e:	bf00      	nop
 8006f70:	46bd      	mov	sp, r7
 8006f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f76:	4770      	bx	lr
 8006f78:	20000fa4 	.word	0x20000fa4

08006f7c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b084      	sub	sp, #16
 8006f80:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006f82:	2300      	movs	r3, #0
 8006f84:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006f86:	2300      	movs	r3, #0
 8006f88:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006f8a:	4b42      	ldr	r3, [pc, #264]	@ (8007094 <xTaskResumeAll+0x118>)
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d10b      	bne.n	8006faa <xTaskResumeAll+0x2e>
	__asm volatile
 8006f92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f96:	f383 8811 	msr	BASEPRI, r3
 8006f9a:	f3bf 8f6f 	isb	sy
 8006f9e:	f3bf 8f4f 	dsb	sy
 8006fa2:	603b      	str	r3, [r7, #0]
}
 8006fa4:	bf00      	nop
 8006fa6:	bf00      	nop
 8006fa8:	e7fd      	b.n	8006fa6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006faa:	f001 f94d 	bl	8008248 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006fae:	4b39      	ldr	r3, [pc, #228]	@ (8007094 <xTaskResumeAll+0x118>)
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	3b01      	subs	r3, #1
 8006fb4:	4a37      	ldr	r2, [pc, #220]	@ (8007094 <xTaskResumeAll+0x118>)
 8006fb6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006fb8:	4b36      	ldr	r3, [pc, #216]	@ (8007094 <xTaskResumeAll+0x118>)
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d162      	bne.n	8007086 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006fc0:	4b35      	ldr	r3, [pc, #212]	@ (8007098 <xTaskResumeAll+0x11c>)
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d05e      	beq.n	8007086 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006fc8:	e02f      	b.n	800702a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006fca:	4b34      	ldr	r3, [pc, #208]	@ (800709c <xTaskResumeAll+0x120>)
 8006fcc:	68db      	ldr	r3, [r3, #12]
 8006fce:	68db      	ldr	r3, [r3, #12]
 8006fd0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	3318      	adds	r3, #24
 8006fd6:	4618      	mov	r0, r3
 8006fd8:	f7fe fefc 	bl	8005dd4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	3304      	adds	r3, #4
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	f7fe fef7 	bl	8005dd4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fea:	4b2d      	ldr	r3, [pc, #180]	@ (80070a0 <xTaskResumeAll+0x124>)
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	429a      	cmp	r2, r3
 8006ff0:	d903      	bls.n	8006ffa <xTaskResumeAll+0x7e>
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ff6:	4a2a      	ldr	r2, [pc, #168]	@ (80070a0 <xTaskResumeAll+0x124>)
 8006ff8:	6013      	str	r3, [r2, #0]
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ffe:	4613      	mov	r3, r2
 8007000:	009b      	lsls	r3, r3, #2
 8007002:	4413      	add	r3, r2
 8007004:	009b      	lsls	r3, r3, #2
 8007006:	4a27      	ldr	r2, [pc, #156]	@ (80070a4 <xTaskResumeAll+0x128>)
 8007008:	441a      	add	r2, r3
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	3304      	adds	r3, #4
 800700e:	4619      	mov	r1, r3
 8007010:	4610      	mov	r0, r2
 8007012:	f7fe fe82 	bl	8005d1a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800701a:	4b23      	ldr	r3, [pc, #140]	@ (80070a8 <xTaskResumeAll+0x12c>)
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007020:	429a      	cmp	r2, r3
 8007022:	d302      	bcc.n	800702a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8007024:	4b21      	ldr	r3, [pc, #132]	@ (80070ac <xTaskResumeAll+0x130>)
 8007026:	2201      	movs	r2, #1
 8007028:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800702a:	4b1c      	ldr	r3, [pc, #112]	@ (800709c <xTaskResumeAll+0x120>)
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	2b00      	cmp	r3, #0
 8007030:	d1cb      	bne.n	8006fca <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	2b00      	cmp	r3, #0
 8007036:	d001      	beq.n	800703c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007038:	f000 fb78 	bl	800772c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800703c:	4b1c      	ldr	r3, [pc, #112]	@ (80070b0 <xTaskResumeAll+0x134>)
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	2b00      	cmp	r3, #0
 8007046:	d010      	beq.n	800706a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007048:	f000 f858 	bl	80070fc <xTaskIncrementTick>
 800704c:	4603      	mov	r3, r0
 800704e:	2b00      	cmp	r3, #0
 8007050:	d002      	beq.n	8007058 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8007052:	4b16      	ldr	r3, [pc, #88]	@ (80070ac <xTaskResumeAll+0x130>)
 8007054:	2201      	movs	r2, #1
 8007056:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	3b01      	subs	r3, #1
 800705c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	2b00      	cmp	r3, #0
 8007062:	d1f1      	bne.n	8007048 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8007064:	4b12      	ldr	r3, [pc, #72]	@ (80070b0 <xTaskResumeAll+0x134>)
 8007066:	2200      	movs	r2, #0
 8007068:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800706a:	4b10      	ldr	r3, [pc, #64]	@ (80070ac <xTaskResumeAll+0x130>)
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	2b00      	cmp	r3, #0
 8007070:	d009      	beq.n	8007086 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007072:	2301      	movs	r3, #1
 8007074:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007076:	4b0f      	ldr	r3, [pc, #60]	@ (80070b4 <xTaskResumeAll+0x138>)
 8007078:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800707c:	601a      	str	r2, [r3, #0]
 800707e:	f3bf 8f4f 	dsb	sy
 8007082:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007086:	f001 f911 	bl	80082ac <vPortExitCritical>

	return xAlreadyYielded;
 800708a:	68bb      	ldr	r3, [r7, #8]
}
 800708c:	4618      	mov	r0, r3
 800708e:	3710      	adds	r7, #16
 8007090:	46bd      	mov	sp, r7
 8007092:	bd80      	pop	{r7, pc}
 8007094:	20000fa4 	.word	0x20000fa4
 8007098:	20000f7c 	.word	0x20000f7c
 800709c:	20000f3c 	.word	0x20000f3c
 80070a0:	20000f84 	.word	0x20000f84
 80070a4:	20000aac 	.word	0x20000aac
 80070a8:	20000aa8 	.word	0x20000aa8
 80070ac:	20000f90 	.word	0x20000f90
 80070b0:	20000f8c 	.word	0x20000f8c
 80070b4:	e000ed04 	.word	0xe000ed04

080070b8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80070b8:	b480      	push	{r7}
 80070ba:	b083      	sub	sp, #12
 80070bc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80070be:	4b05      	ldr	r3, [pc, #20]	@ (80070d4 <xTaskGetTickCount+0x1c>)
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80070c4:	687b      	ldr	r3, [r7, #4]
}
 80070c6:	4618      	mov	r0, r3
 80070c8:	370c      	adds	r7, #12
 80070ca:	46bd      	mov	sp, r7
 80070cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d0:	4770      	bx	lr
 80070d2:	bf00      	nop
 80070d4:	20000f80 	.word	0x20000f80

080070d8 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80070d8:	b580      	push	{r7, lr}
 80070da:	b082      	sub	sp, #8
 80070dc:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80070de:	f001 f993 	bl	8008408 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80070e2:	2300      	movs	r3, #0
 80070e4:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80070e6:	4b04      	ldr	r3, [pc, #16]	@ (80070f8 <xTaskGetTickCountFromISR+0x20>)
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80070ec:	683b      	ldr	r3, [r7, #0]
}
 80070ee:	4618      	mov	r0, r3
 80070f0:	3708      	adds	r7, #8
 80070f2:	46bd      	mov	sp, r7
 80070f4:	bd80      	pop	{r7, pc}
 80070f6:	bf00      	nop
 80070f8:	20000f80 	.word	0x20000f80

080070fc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80070fc:	b580      	push	{r7, lr}
 80070fe:	b086      	sub	sp, #24
 8007100:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007102:	2300      	movs	r3, #0
 8007104:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007106:	4b4f      	ldr	r3, [pc, #316]	@ (8007244 <xTaskIncrementTick+0x148>)
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	2b00      	cmp	r3, #0
 800710c:	f040 8090 	bne.w	8007230 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007110:	4b4d      	ldr	r3, [pc, #308]	@ (8007248 <xTaskIncrementTick+0x14c>)
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	3301      	adds	r3, #1
 8007116:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007118:	4a4b      	ldr	r2, [pc, #300]	@ (8007248 <xTaskIncrementTick+0x14c>)
 800711a:	693b      	ldr	r3, [r7, #16]
 800711c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800711e:	693b      	ldr	r3, [r7, #16]
 8007120:	2b00      	cmp	r3, #0
 8007122:	d121      	bne.n	8007168 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007124:	4b49      	ldr	r3, [pc, #292]	@ (800724c <xTaskIncrementTick+0x150>)
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	2b00      	cmp	r3, #0
 800712c:	d00b      	beq.n	8007146 <xTaskIncrementTick+0x4a>
	__asm volatile
 800712e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007132:	f383 8811 	msr	BASEPRI, r3
 8007136:	f3bf 8f6f 	isb	sy
 800713a:	f3bf 8f4f 	dsb	sy
 800713e:	603b      	str	r3, [r7, #0]
}
 8007140:	bf00      	nop
 8007142:	bf00      	nop
 8007144:	e7fd      	b.n	8007142 <xTaskIncrementTick+0x46>
 8007146:	4b41      	ldr	r3, [pc, #260]	@ (800724c <xTaskIncrementTick+0x150>)
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	60fb      	str	r3, [r7, #12]
 800714c:	4b40      	ldr	r3, [pc, #256]	@ (8007250 <xTaskIncrementTick+0x154>)
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	4a3e      	ldr	r2, [pc, #248]	@ (800724c <xTaskIncrementTick+0x150>)
 8007152:	6013      	str	r3, [r2, #0]
 8007154:	4a3e      	ldr	r2, [pc, #248]	@ (8007250 <xTaskIncrementTick+0x154>)
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	6013      	str	r3, [r2, #0]
 800715a:	4b3e      	ldr	r3, [pc, #248]	@ (8007254 <xTaskIncrementTick+0x158>)
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	3301      	adds	r3, #1
 8007160:	4a3c      	ldr	r2, [pc, #240]	@ (8007254 <xTaskIncrementTick+0x158>)
 8007162:	6013      	str	r3, [r2, #0]
 8007164:	f000 fae2 	bl	800772c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007168:	4b3b      	ldr	r3, [pc, #236]	@ (8007258 <xTaskIncrementTick+0x15c>)
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	693a      	ldr	r2, [r7, #16]
 800716e:	429a      	cmp	r2, r3
 8007170:	d349      	bcc.n	8007206 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007172:	4b36      	ldr	r3, [pc, #216]	@ (800724c <xTaskIncrementTick+0x150>)
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d104      	bne.n	8007186 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800717c:	4b36      	ldr	r3, [pc, #216]	@ (8007258 <xTaskIncrementTick+0x15c>)
 800717e:	f04f 32ff 	mov.w	r2, #4294967295
 8007182:	601a      	str	r2, [r3, #0]
					break;
 8007184:	e03f      	b.n	8007206 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007186:	4b31      	ldr	r3, [pc, #196]	@ (800724c <xTaskIncrementTick+0x150>)
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	68db      	ldr	r3, [r3, #12]
 800718c:	68db      	ldr	r3, [r3, #12]
 800718e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007190:	68bb      	ldr	r3, [r7, #8]
 8007192:	685b      	ldr	r3, [r3, #4]
 8007194:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007196:	693a      	ldr	r2, [r7, #16]
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	429a      	cmp	r2, r3
 800719c:	d203      	bcs.n	80071a6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800719e:	4a2e      	ldr	r2, [pc, #184]	@ (8007258 <xTaskIncrementTick+0x15c>)
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80071a4:	e02f      	b.n	8007206 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80071a6:	68bb      	ldr	r3, [r7, #8]
 80071a8:	3304      	adds	r3, #4
 80071aa:	4618      	mov	r0, r3
 80071ac:	f7fe fe12 	bl	8005dd4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80071b0:	68bb      	ldr	r3, [r7, #8]
 80071b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d004      	beq.n	80071c2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80071b8:	68bb      	ldr	r3, [r7, #8]
 80071ba:	3318      	adds	r3, #24
 80071bc:	4618      	mov	r0, r3
 80071be:	f7fe fe09 	bl	8005dd4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80071c2:	68bb      	ldr	r3, [r7, #8]
 80071c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071c6:	4b25      	ldr	r3, [pc, #148]	@ (800725c <xTaskIncrementTick+0x160>)
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	429a      	cmp	r2, r3
 80071cc:	d903      	bls.n	80071d6 <xTaskIncrementTick+0xda>
 80071ce:	68bb      	ldr	r3, [r7, #8]
 80071d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071d2:	4a22      	ldr	r2, [pc, #136]	@ (800725c <xTaskIncrementTick+0x160>)
 80071d4:	6013      	str	r3, [r2, #0]
 80071d6:	68bb      	ldr	r3, [r7, #8]
 80071d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071da:	4613      	mov	r3, r2
 80071dc:	009b      	lsls	r3, r3, #2
 80071de:	4413      	add	r3, r2
 80071e0:	009b      	lsls	r3, r3, #2
 80071e2:	4a1f      	ldr	r2, [pc, #124]	@ (8007260 <xTaskIncrementTick+0x164>)
 80071e4:	441a      	add	r2, r3
 80071e6:	68bb      	ldr	r3, [r7, #8]
 80071e8:	3304      	adds	r3, #4
 80071ea:	4619      	mov	r1, r3
 80071ec:	4610      	mov	r0, r2
 80071ee:	f7fe fd94 	bl	8005d1a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80071f2:	68bb      	ldr	r3, [r7, #8]
 80071f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071f6:	4b1b      	ldr	r3, [pc, #108]	@ (8007264 <xTaskIncrementTick+0x168>)
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071fc:	429a      	cmp	r2, r3
 80071fe:	d3b8      	bcc.n	8007172 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8007200:	2301      	movs	r3, #1
 8007202:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007204:	e7b5      	b.n	8007172 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007206:	4b17      	ldr	r3, [pc, #92]	@ (8007264 <xTaskIncrementTick+0x168>)
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800720c:	4914      	ldr	r1, [pc, #80]	@ (8007260 <xTaskIncrementTick+0x164>)
 800720e:	4613      	mov	r3, r2
 8007210:	009b      	lsls	r3, r3, #2
 8007212:	4413      	add	r3, r2
 8007214:	009b      	lsls	r3, r3, #2
 8007216:	440b      	add	r3, r1
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	2b01      	cmp	r3, #1
 800721c:	d901      	bls.n	8007222 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800721e:	2301      	movs	r3, #1
 8007220:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007222:	4b11      	ldr	r3, [pc, #68]	@ (8007268 <xTaskIncrementTick+0x16c>)
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	2b00      	cmp	r3, #0
 8007228:	d007      	beq.n	800723a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800722a:	2301      	movs	r3, #1
 800722c:	617b      	str	r3, [r7, #20]
 800722e:	e004      	b.n	800723a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007230:	4b0e      	ldr	r3, [pc, #56]	@ (800726c <xTaskIncrementTick+0x170>)
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	3301      	adds	r3, #1
 8007236:	4a0d      	ldr	r2, [pc, #52]	@ (800726c <xTaskIncrementTick+0x170>)
 8007238:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800723a:	697b      	ldr	r3, [r7, #20]
}
 800723c:	4618      	mov	r0, r3
 800723e:	3718      	adds	r7, #24
 8007240:	46bd      	mov	sp, r7
 8007242:	bd80      	pop	{r7, pc}
 8007244:	20000fa4 	.word	0x20000fa4
 8007248:	20000f80 	.word	0x20000f80
 800724c:	20000f34 	.word	0x20000f34
 8007250:	20000f38 	.word	0x20000f38
 8007254:	20000f94 	.word	0x20000f94
 8007258:	20000f9c 	.word	0x20000f9c
 800725c:	20000f84 	.word	0x20000f84
 8007260:	20000aac 	.word	0x20000aac
 8007264:	20000aa8 	.word	0x20000aa8
 8007268:	20000f90 	.word	0x20000f90
 800726c:	20000f8c 	.word	0x20000f8c

08007270 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007270:	b480      	push	{r7}
 8007272:	b085      	sub	sp, #20
 8007274:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007276:	4b2b      	ldr	r3, [pc, #172]	@ (8007324 <vTaskSwitchContext+0xb4>)
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	2b00      	cmp	r3, #0
 800727c:	d003      	beq.n	8007286 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800727e:	4b2a      	ldr	r3, [pc, #168]	@ (8007328 <vTaskSwitchContext+0xb8>)
 8007280:	2201      	movs	r2, #1
 8007282:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007284:	e047      	b.n	8007316 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8007286:	4b28      	ldr	r3, [pc, #160]	@ (8007328 <vTaskSwitchContext+0xb8>)
 8007288:	2200      	movs	r2, #0
 800728a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800728c:	4b27      	ldr	r3, [pc, #156]	@ (800732c <vTaskSwitchContext+0xbc>)
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	60fb      	str	r3, [r7, #12]
 8007292:	e011      	b.n	80072b8 <vTaskSwitchContext+0x48>
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	2b00      	cmp	r3, #0
 8007298:	d10b      	bne.n	80072b2 <vTaskSwitchContext+0x42>
	__asm volatile
 800729a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800729e:	f383 8811 	msr	BASEPRI, r3
 80072a2:	f3bf 8f6f 	isb	sy
 80072a6:	f3bf 8f4f 	dsb	sy
 80072aa:	607b      	str	r3, [r7, #4]
}
 80072ac:	bf00      	nop
 80072ae:	bf00      	nop
 80072b0:	e7fd      	b.n	80072ae <vTaskSwitchContext+0x3e>
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	3b01      	subs	r3, #1
 80072b6:	60fb      	str	r3, [r7, #12]
 80072b8:	491d      	ldr	r1, [pc, #116]	@ (8007330 <vTaskSwitchContext+0xc0>)
 80072ba:	68fa      	ldr	r2, [r7, #12]
 80072bc:	4613      	mov	r3, r2
 80072be:	009b      	lsls	r3, r3, #2
 80072c0:	4413      	add	r3, r2
 80072c2:	009b      	lsls	r3, r3, #2
 80072c4:	440b      	add	r3, r1
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d0e3      	beq.n	8007294 <vTaskSwitchContext+0x24>
 80072cc:	68fa      	ldr	r2, [r7, #12]
 80072ce:	4613      	mov	r3, r2
 80072d0:	009b      	lsls	r3, r3, #2
 80072d2:	4413      	add	r3, r2
 80072d4:	009b      	lsls	r3, r3, #2
 80072d6:	4a16      	ldr	r2, [pc, #88]	@ (8007330 <vTaskSwitchContext+0xc0>)
 80072d8:	4413      	add	r3, r2
 80072da:	60bb      	str	r3, [r7, #8]
 80072dc:	68bb      	ldr	r3, [r7, #8]
 80072de:	685b      	ldr	r3, [r3, #4]
 80072e0:	685a      	ldr	r2, [r3, #4]
 80072e2:	68bb      	ldr	r3, [r7, #8]
 80072e4:	605a      	str	r2, [r3, #4]
 80072e6:	68bb      	ldr	r3, [r7, #8]
 80072e8:	685a      	ldr	r2, [r3, #4]
 80072ea:	68bb      	ldr	r3, [r7, #8]
 80072ec:	3308      	adds	r3, #8
 80072ee:	429a      	cmp	r2, r3
 80072f0:	d104      	bne.n	80072fc <vTaskSwitchContext+0x8c>
 80072f2:	68bb      	ldr	r3, [r7, #8]
 80072f4:	685b      	ldr	r3, [r3, #4]
 80072f6:	685a      	ldr	r2, [r3, #4]
 80072f8:	68bb      	ldr	r3, [r7, #8]
 80072fa:	605a      	str	r2, [r3, #4]
 80072fc:	68bb      	ldr	r3, [r7, #8]
 80072fe:	685b      	ldr	r3, [r3, #4]
 8007300:	68db      	ldr	r3, [r3, #12]
 8007302:	4a0c      	ldr	r2, [pc, #48]	@ (8007334 <vTaskSwitchContext+0xc4>)
 8007304:	6013      	str	r3, [r2, #0]
 8007306:	4a09      	ldr	r2, [pc, #36]	@ (800732c <vTaskSwitchContext+0xbc>)
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800730c:	4b09      	ldr	r3, [pc, #36]	@ (8007334 <vTaskSwitchContext+0xc4>)
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	3354      	adds	r3, #84	@ 0x54
 8007312:	4a09      	ldr	r2, [pc, #36]	@ (8007338 <vTaskSwitchContext+0xc8>)
 8007314:	6013      	str	r3, [r2, #0]
}
 8007316:	bf00      	nop
 8007318:	3714      	adds	r7, #20
 800731a:	46bd      	mov	sp, r7
 800731c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007320:	4770      	bx	lr
 8007322:	bf00      	nop
 8007324:	20000fa4 	.word	0x20000fa4
 8007328:	20000f90 	.word	0x20000f90
 800732c:	20000f84 	.word	0x20000f84
 8007330:	20000aac 	.word	0x20000aac
 8007334:	20000aa8 	.word	0x20000aa8
 8007338:	20000188 	.word	0x20000188

0800733c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800733c:	b580      	push	{r7, lr}
 800733e:	b084      	sub	sp, #16
 8007340:	af00      	add	r7, sp, #0
 8007342:	6078      	str	r0, [r7, #4]
 8007344:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	2b00      	cmp	r3, #0
 800734a:	d10b      	bne.n	8007364 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800734c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007350:	f383 8811 	msr	BASEPRI, r3
 8007354:	f3bf 8f6f 	isb	sy
 8007358:	f3bf 8f4f 	dsb	sy
 800735c:	60fb      	str	r3, [r7, #12]
}
 800735e:	bf00      	nop
 8007360:	bf00      	nop
 8007362:	e7fd      	b.n	8007360 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007364:	4b07      	ldr	r3, [pc, #28]	@ (8007384 <vTaskPlaceOnEventList+0x48>)
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	3318      	adds	r3, #24
 800736a:	4619      	mov	r1, r3
 800736c:	6878      	ldr	r0, [r7, #4]
 800736e:	f7fe fcf8 	bl	8005d62 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007372:	2101      	movs	r1, #1
 8007374:	6838      	ldr	r0, [r7, #0]
 8007376:	f000 fa87 	bl	8007888 <prvAddCurrentTaskToDelayedList>
}
 800737a:	bf00      	nop
 800737c:	3710      	adds	r7, #16
 800737e:	46bd      	mov	sp, r7
 8007380:	bd80      	pop	{r7, pc}
 8007382:	bf00      	nop
 8007384:	20000aa8 	.word	0x20000aa8

08007388 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007388:	b580      	push	{r7, lr}
 800738a:	b086      	sub	sp, #24
 800738c:	af00      	add	r7, sp, #0
 800738e:	60f8      	str	r0, [r7, #12]
 8007390:	60b9      	str	r1, [r7, #8]
 8007392:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	2b00      	cmp	r3, #0
 8007398:	d10b      	bne.n	80073b2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800739a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800739e:	f383 8811 	msr	BASEPRI, r3
 80073a2:	f3bf 8f6f 	isb	sy
 80073a6:	f3bf 8f4f 	dsb	sy
 80073aa:	617b      	str	r3, [r7, #20]
}
 80073ac:	bf00      	nop
 80073ae:	bf00      	nop
 80073b0:	e7fd      	b.n	80073ae <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80073b2:	4b0a      	ldr	r3, [pc, #40]	@ (80073dc <vTaskPlaceOnEventListRestricted+0x54>)
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	3318      	adds	r3, #24
 80073b8:	4619      	mov	r1, r3
 80073ba:	68f8      	ldr	r0, [r7, #12]
 80073bc:	f7fe fcad 	bl	8005d1a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d002      	beq.n	80073cc <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80073c6:	f04f 33ff 	mov.w	r3, #4294967295
 80073ca:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80073cc:	6879      	ldr	r1, [r7, #4]
 80073ce:	68b8      	ldr	r0, [r7, #8]
 80073d0:	f000 fa5a 	bl	8007888 <prvAddCurrentTaskToDelayedList>
	}
 80073d4:	bf00      	nop
 80073d6:	3718      	adds	r7, #24
 80073d8:	46bd      	mov	sp, r7
 80073da:	bd80      	pop	{r7, pc}
 80073dc:	20000aa8 	.word	0x20000aa8

080073e0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b086      	sub	sp, #24
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	68db      	ldr	r3, [r3, #12]
 80073ec:	68db      	ldr	r3, [r3, #12]
 80073ee:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80073f0:	693b      	ldr	r3, [r7, #16]
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d10b      	bne.n	800740e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80073f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073fa:	f383 8811 	msr	BASEPRI, r3
 80073fe:	f3bf 8f6f 	isb	sy
 8007402:	f3bf 8f4f 	dsb	sy
 8007406:	60fb      	str	r3, [r7, #12]
}
 8007408:	bf00      	nop
 800740a:	bf00      	nop
 800740c:	e7fd      	b.n	800740a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800740e:	693b      	ldr	r3, [r7, #16]
 8007410:	3318      	adds	r3, #24
 8007412:	4618      	mov	r0, r3
 8007414:	f7fe fcde 	bl	8005dd4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007418:	4b1d      	ldr	r3, [pc, #116]	@ (8007490 <xTaskRemoveFromEventList+0xb0>)
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	2b00      	cmp	r3, #0
 800741e:	d11d      	bne.n	800745c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007420:	693b      	ldr	r3, [r7, #16]
 8007422:	3304      	adds	r3, #4
 8007424:	4618      	mov	r0, r3
 8007426:	f7fe fcd5 	bl	8005dd4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800742a:	693b      	ldr	r3, [r7, #16]
 800742c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800742e:	4b19      	ldr	r3, [pc, #100]	@ (8007494 <xTaskRemoveFromEventList+0xb4>)
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	429a      	cmp	r2, r3
 8007434:	d903      	bls.n	800743e <xTaskRemoveFromEventList+0x5e>
 8007436:	693b      	ldr	r3, [r7, #16]
 8007438:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800743a:	4a16      	ldr	r2, [pc, #88]	@ (8007494 <xTaskRemoveFromEventList+0xb4>)
 800743c:	6013      	str	r3, [r2, #0]
 800743e:	693b      	ldr	r3, [r7, #16]
 8007440:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007442:	4613      	mov	r3, r2
 8007444:	009b      	lsls	r3, r3, #2
 8007446:	4413      	add	r3, r2
 8007448:	009b      	lsls	r3, r3, #2
 800744a:	4a13      	ldr	r2, [pc, #76]	@ (8007498 <xTaskRemoveFromEventList+0xb8>)
 800744c:	441a      	add	r2, r3
 800744e:	693b      	ldr	r3, [r7, #16]
 8007450:	3304      	adds	r3, #4
 8007452:	4619      	mov	r1, r3
 8007454:	4610      	mov	r0, r2
 8007456:	f7fe fc60 	bl	8005d1a <vListInsertEnd>
 800745a:	e005      	b.n	8007468 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800745c:	693b      	ldr	r3, [r7, #16]
 800745e:	3318      	adds	r3, #24
 8007460:	4619      	mov	r1, r3
 8007462:	480e      	ldr	r0, [pc, #56]	@ (800749c <xTaskRemoveFromEventList+0xbc>)
 8007464:	f7fe fc59 	bl	8005d1a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007468:	693b      	ldr	r3, [r7, #16]
 800746a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800746c:	4b0c      	ldr	r3, [pc, #48]	@ (80074a0 <xTaskRemoveFromEventList+0xc0>)
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007472:	429a      	cmp	r2, r3
 8007474:	d905      	bls.n	8007482 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007476:	2301      	movs	r3, #1
 8007478:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800747a:	4b0a      	ldr	r3, [pc, #40]	@ (80074a4 <xTaskRemoveFromEventList+0xc4>)
 800747c:	2201      	movs	r2, #1
 800747e:	601a      	str	r2, [r3, #0]
 8007480:	e001      	b.n	8007486 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8007482:	2300      	movs	r3, #0
 8007484:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007486:	697b      	ldr	r3, [r7, #20]
}
 8007488:	4618      	mov	r0, r3
 800748a:	3718      	adds	r7, #24
 800748c:	46bd      	mov	sp, r7
 800748e:	bd80      	pop	{r7, pc}
 8007490:	20000fa4 	.word	0x20000fa4
 8007494:	20000f84 	.word	0x20000f84
 8007498:	20000aac 	.word	0x20000aac
 800749c:	20000f3c 	.word	0x20000f3c
 80074a0:	20000aa8 	.word	0x20000aa8
 80074a4:	20000f90 	.word	0x20000f90

080074a8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80074a8:	b480      	push	{r7}
 80074aa:	b083      	sub	sp, #12
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80074b0:	4b06      	ldr	r3, [pc, #24]	@ (80074cc <vTaskInternalSetTimeOutState+0x24>)
 80074b2:	681a      	ldr	r2, [r3, #0]
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80074b8:	4b05      	ldr	r3, [pc, #20]	@ (80074d0 <vTaskInternalSetTimeOutState+0x28>)
 80074ba:	681a      	ldr	r2, [r3, #0]
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	605a      	str	r2, [r3, #4]
}
 80074c0:	bf00      	nop
 80074c2:	370c      	adds	r7, #12
 80074c4:	46bd      	mov	sp, r7
 80074c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ca:	4770      	bx	lr
 80074cc:	20000f94 	.word	0x20000f94
 80074d0:	20000f80 	.word	0x20000f80

080074d4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80074d4:	b580      	push	{r7, lr}
 80074d6:	b088      	sub	sp, #32
 80074d8:	af00      	add	r7, sp, #0
 80074da:	6078      	str	r0, [r7, #4]
 80074dc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d10b      	bne.n	80074fc <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80074e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074e8:	f383 8811 	msr	BASEPRI, r3
 80074ec:	f3bf 8f6f 	isb	sy
 80074f0:	f3bf 8f4f 	dsb	sy
 80074f4:	613b      	str	r3, [r7, #16]
}
 80074f6:	bf00      	nop
 80074f8:	bf00      	nop
 80074fa:	e7fd      	b.n	80074f8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80074fc:	683b      	ldr	r3, [r7, #0]
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d10b      	bne.n	800751a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8007502:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007506:	f383 8811 	msr	BASEPRI, r3
 800750a:	f3bf 8f6f 	isb	sy
 800750e:	f3bf 8f4f 	dsb	sy
 8007512:	60fb      	str	r3, [r7, #12]
}
 8007514:	bf00      	nop
 8007516:	bf00      	nop
 8007518:	e7fd      	b.n	8007516 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800751a:	f000 fe95 	bl	8008248 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800751e:	4b1d      	ldr	r3, [pc, #116]	@ (8007594 <xTaskCheckForTimeOut+0xc0>)
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	685b      	ldr	r3, [r3, #4]
 8007528:	69ba      	ldr	r2, [r7, #24]
 800752a:	1ad3      	subs	r3, r2, r3
 800752c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800752e:	683b      	ldr	r3, [r7, #0]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007536:	d102      	bne.n	800753e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007538:	2300      	movs	r3, #0
 800753a:	61fb      	str	r3, [r7, #28]
 800753c:	e023      	b.n	8007586 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681a      	ldr	r2, [r3, #0]
 8007542:	4b15      	ldr	r3, [pc, #84]	@ (8007598 <xTaskCheckForTimeOut+0xc4>)
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	429a      	cmp	r2, r3
 8007548:	d007      	beq.n	800755a <xTaskCheckForTimeOut+0x86>
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	685b      	ldr	r3, [r3, #4]
 800754e:	69ba      	ldr	r2, [r7, #24]
 8007550:	429a      	cmp	r2, r3
 8007552:	d302      	bcc.n	800755a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007554:	2301      	movs	r3, #1
 8007556:	61fb      	str	r3, [r7, #28]
 8007558:	e015      	b.n	8007586 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800755a:	683b      	ldr	r3, [r7, #0]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	697a      	ldr	r2, [r7, #20]
 8007560:	429a      	cmp	r2, r3
 8007562:	d20b      	bcs.n	800757c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007564:	683b      	ldr	r3, [r7, #0]
 8007566:	681a      	ldr	r2, [r3, #0]
 8007568:	697b      	ldr	r3, [r7, #20]
 800756a:	1ad2      	subs	r2, r2, r3
 800756c:	683b      	ldr	r3, [r7, #0]
 800756e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007570:	6878      	ldr	r0, [r7, #4]
 8007572:	f7ff ff99 	bl	80074a8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007576:	2300      	movs	r3, #0
 8007578:	61fb      	str	r3, [r7, #28]
 800757a:	e004      	b.n	8007586 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800757c:	683b      	ldr	r3, [r7, #0]
 800757e:	2200      	movs	r2, #0
 8007580:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007582:	2301      	movs	r3, #1
 8007584:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007586:	f000 fe91 	bl	80082ac <vPortExitCritical>

	return xReturn;
 800758a:	69fb      	ldr	r3, [r7, #28]
}
 800758c:	4618      	mov	r0, r3
 800758e:	3720      	adds	r7, #32
 8007590:	46bd      	mov	sp, r7
 8007592:	bd80      	pop	{r7, pc}
 8007594:	20000f80 	.word	0x20000f80
 8007598:	20000f94 	.word	0x20000f94

0800759c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800759c:	b480      	push	{r7}
 800759e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80075a0:	4b03      	ldr	r3, [pc, #12]	@ (80075b0 <vTaskMissedYield+0x14>)
 80075a2:	2201      	movs	r2, #1
 80075a4:	601a      	str	r2, [r3, #0]
}
 80075a6:	bf00      	nop
 80075a8:	46bd      	mov	sp, r7
 80075aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ae:	4770      	bx	lr
 80075b0:	20000f90 	.word	0x20000f90

080075b4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80075b4:	b580      	push	{r7, lr}
 80075b6:	b082      	sub	sp, #8
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80075bc:	f000 f852 	bl	8007664 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80075c0:	4b06      	ldr	r3, [pc, #24]	@ (80075dc <prvIdleTask+0x28>)
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	2b01      	cmp	r3, #1
 80075c6:	d9f9      	bls.n	80075bc <prvIdleTask+0x8>
			{
				taskYIELD();
 80075c8:	4b05      	ldr	r3, [pc, #20]	@ (80075e0 <prvIdleTask+0x2c>)
 80075ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80075ce:	601a      	str	r2, [r3, #0]
 80075d0:	f3bf 8f4f 	dsb	sy
 80075d4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80075d8:	e7f0      	b.n	80075bc <prvIdleTask+0x8>
 80075da:	bf00      	nop
 80075dc:	20000aac 	.word	0x20000aac
 80075e0:	e000ed04 	.word	0xe000ed04

080075e4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80075e4:	b580      	push	{r7, lr}
 80075e6:	b082      	sub	sp, #8
 80075e8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80075ea:	2300      	movs	r3, #0
 80075ec:	607b      	str	r3, [r7, #4]
 80075ee:	e00c      	b.n	800760a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80075f0:	687a      	ldr	r2, [r7, #4]
 80075f2:	4613      	mov	r3, r2
 80075f4:	009b      	lsls	r3, r3, #2
 80075f6:	4413      	add	r3, r2
 80075f8:	009b      	lsls	r3, r3, #2
 80075fa:	4a12      	ldr	r2, [pc, #72]	@ (8007644 <prvInitialiseTaskLists+0x60>)
 80075fc:	4413      	add	r3, r2
 80075fe:	4618      	mov	r0, r3
 8007600:	f7fe fb5e 	bl	8005cc0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	3301      	adds	r3, #1
 8007608:	607b      	str	r3, [r7, #4]
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	2b37      	cmp	r3, #55	@ 0x37
 800760e:	d9ef      	bls.n	80075f0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007610:	480d      	ldr	r0, [pc, #52]	@ (8007648 <prvInitialiseTaskLists+0x64>)
 8007612:	f7fe fb55 	bl	8005cc0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007616:	480d      	ldr	r0, [pc, #52]	@ (800764c <prvInitialiseTaskLists+0x68>)
 8007618:	f7fe fb52 	bl	8005cc0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800761c:	480c      	ldr	r0, [pc, #48]	@ (8007650 <prvInitialiseTaskLists+0x6c>)
 800761e:	f7fe fb4f 	bl	8005cc0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007622:	480c      	ldr	r0, [pc, #48]	@ (8007654 <prvInitialiseTaskLists+0x70>)
 8007624:	f7fe fb4c 	bl	8005cc0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007628:	480b      	ldr	r0, [pc, #44]	@ (8007658 <prvInitialiseTaskLists+0x74>)
 800762a:	f7fe fb49 	bl	8005cc0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800762e:	4b0b      	ldr	r3, [pc, #44]	@ (800765c <prvInitialiseTaskLists+0x78>)
 8007630:	4a05      	ldr	r2, [pc, #20]	@ (8007648 <prvInitialiseTaskLists+0x64>)
 8007632:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007634:	4b0a      	ldr	r3, [pc, #40]	@ (8007660 <prvInitialiseTaskLists+0x7c>)
 8007636:	4a05      	ldr	r2, [pc, #20]	@ (800764c <prvInitialiseTaskLists+0x68>)
 8007638:	601a      	str	r2, [r3, #0]
}
 800763a:	bf00      	nop
 800763c:	3708      	adds	r7, #8
 800763e:	46bd      	mov	sp, r7
 8007640:	bd80      	pop	{r7, pc}
 8007642:	bf00      	nop
 8007644:	20000aac 	.word	0x20000aac
 8007648:	20000f0c 	.word	0x20000f0c
 800764c:	20000f20 	.word	0x20000f20
 8007650:	20000f3c 	.word	0x20000f3c
 8007654:	20000f50 	.word	0x20000f50
 8007658:	20000f68 	.word	0x20000f68
 800765c:	20000f34 	.word	0x20000f34
 8007660:	20000f38 	.word	0x20000f38

08007664 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007664:	b580      	push	{r7, lr}
 8007666:	b082      	sub	sp, #8
 8007668:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800766a:	e019      	b.n	80076a0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800766c:	f000 fdec 	bl	8008248 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007670:	4b10      	ldr	r3, [pc, #64]	@ (80076b4 <prvCheckTasksWaitingTermination+0x50>)
 8007672:	68db      	ldr	r3, [r3, #12]
 8007674:	68db      	ldr	r3, [r3, #12]
 8007676:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	3304      	adds	r3, #4
 800767c:	4618      	mov	r0, r3
 800767e:	f7fe fba9 	bl	8005dd4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007682:	4b0d      	ldr	r3, [pc, #52]	@ (80076b8 <prvCheckTasksWaitingTermination+0x54>)
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	3b01      	subs	r3, #1
 8007688:	4a0b      	ldr	r2, [pc, #44]	@ (80076b8 <prvCheckTasksWaitingTermination+0x54>)
 800768a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800768c:	4b0b      	ldr	r3, [pc, #44]	@ (80076bc <prvCheckTasksWaitingTermination+0x58>)
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	3b01      	subs	r3, #1
 8007692:	4a0a      	ldr	r2, [pc, #40]	@ (80076bc <prvCheckTasksWaitingTermination+0x58>)
 8007694:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007696:	f000 fe09 	bl	80082ac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800769a:	6878      	ldr	r0, [r7, #4]
 800769c:	f000 f810 	bl	80076c0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80076a0:	4b06      	ldr	r3, [pc, #24]	@ (80076bc <prvCheckTasksWaitingTermination+0x58>)
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d1e1      	bne.n	800766c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80076a8:	bf00      	nop
 80076aa:	bf00      	nop
 80076ac:	3708      	adds	r7, #8
 80076ae:	46bd      	mov	sp, r7
 80076b0:	bd80      	pop	{r7, pc}
 80076b2:	bf00      	nop
 80076b4:	20000f50 	.word	0x20000f50
 80076b8:	20000f7c 	.word	0x20000f7c
 80076bc:	20000f64 	.word	0x20000f64

080076c0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80076c0:	b580      	push	{r7, lr}
 80076c2:	b084      	sub	sp, #16
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	3354      	adds	r3, #84	@ 0x54
 80076cc:	4618      	mov	r0, r3
 80076ce:	f002 fd53 	bl	800a178 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d108      	bne.n	80076ee <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076e0:	4618      	mov	r0, r3
 80076e2:	f000 ffa1 	bl	8008628 <vPortFree>
				vPortFree( pxTCB );
 80076e6:	6878      	ldr	r0, [r7, #4]
 80076e8:	f000 ff9e 	bl	8008628 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80076ec:	e019      	b.n	8007722 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80076f4:	2b01      	cmp	r3, #1
 80076f6:	d103      	bne.n	8007700 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80076f8:	6878      	ldr	r0, [r7, #4]
 80076fa:	f000 ff95 	bl	8008628 <vPortFree>
	}
 80076fe:	e010      	b.n	8007722 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007706:	2b02      	cmp	r3, #2
 8007708:	d00b      	beq.n	8007722 <prvDeleteTCB+0x62>
	__asm volatile
 800770a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800770e:	f383 8811 	msr	BASEPRI, r3
 8007712:	f3bf 8f6f 	isb	sy
 8007716:	f3bf 8f4f 	dsb	sy
 800771a:	60fb      	str	r3, [r7, #12]
}
 800771c:	bf00      	nop
 800771e:	bf00      	nop
 8007720:	e7fd      	b.n	800771e <prvDeleteTCB+0x5e>
	}
 8007722:	bf00      	nop
 8007724:	3710      	adds	r7, #16
 8007726:	46bd      	mov	sp, r7
 8007728:	bd80      	pop	{r7, pc}
	...

0800772c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800772c:	b480      	push	{r7}
 800772e:	b083      	sub	sp, #12
 8007730:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007732:	4b0c      	ldr	r3, [pc, #48]	@ (8007764 <prvResetNextTaskUnblockTime+0x38>)
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	2b00      	cmp	r3, #0
 800773a:	d104      	bne.n	8007746 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800773c:	4b0a      	ldr	r3, [pc, #40]	@ (8007768 <prvResetNextTaskUnblockTime+0x3c>)
 800773e:	f04f 32ff 	mov.w	r2, #4294967295
 8007742:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007744:	e008      	b.n	8007758 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007746:	4b07      	ldr	r3, [pc, #28]	@ (8007764 <prvResetNextTaskUnblockTime+0x38>)
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	68db      	ldr	r3, [r3, #12]
 800774c:	68db      	ldr	r3, [r3, #12]
 800774e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	685b      	ldr	r3, [r3, #4]
 8007754:	4a04      	ldr	r2, [pc, #16]	@ (8007768 <prvResetNextTaskUnblockTime+0x3c>)
 8007756:	6013      	str	r3, [r2, #0]
}
 8007758:	bf00      	nop
 800775a:	370c      	adds	r7, #12
 800775c:	46bd      	mov	sp, r7
 800775e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007762:	4770      	bx	lr
 8007764:	20000f34 	.word	0x20000f34
 8007768:	20000f9c 	.word	0x20000f9c

0800776c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800776c:	b480      	push	{r7}
 800776e:	b083      	sub	sp, #12
 8007770:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007772:	4b0b      	ldr	r3, [pc, #44]	@ (80077a0 <xTaskGetSchedulerState+0x34>)
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	2b00      	cmp	r3, #0
 8007778:	d102      	bne.n	8007780 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800777a:	2301      	movs	r3, #1
 800777c:	607b      	str	r3, [r7, #4]
 800777e:	e008      	b.n	8007792 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007780:	4b08      	ldr	r3, [pc, #32]	@ (80077a4 <xTaskGetSchedulerState+0x38>)
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	2b00      	cmp	r3, #0
 8007786:	d102      	bne.n	800778e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007788:	2302      	movs	r3, #2
 800778a:	607b      	str	r3, [r7, #4]
 800778c:	e001      	b.n	8007792 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800778e:	2300      	movs	r3, #0
 8007790:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007792:	687b      	ldr	r3, [r7, #4]
	}
 8007794:	4618      	mov	r0, r3
 8007796:	370c      	adds	r7, #12
 8007798:	46bd      	mov	sp, r7
 800779a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800779e:	4770      	bx	lr
 80077a0:	20000f88 	.word	0x20000f88
 80077a4:	20000fa4 	.word	0x20000fa4

080077a8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	b086      	sub	sp, #24
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80077b4:	2300      	movs	r3, #0
 80077b6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d058      	beq.n	8007870 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80077be:	4b2f      	ldr	r3, [pc, #188]	@ (800787c <xTaskPriorityDisinherit+0xd4>)
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	693a      	ldr	r2, [r7, #16]
 80077c4:	429a      	cmp	r2, r3
 80077c6:	d00b      	beq.n	80077e0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80077c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077cc:	f383 8811 	msr	BASEPRI, r3
 80077d0:	f3bf 8f6f 	isb	sy
 80077d4:	f3bf 8f4f 	dsb	sy
 80077d8:	60fb      	str	r3, [r7, #12]
}
 80077da:	bf00      	nop
 80077dc:	bf00      	nop
 80077de:	e7fd      	b.n	80077dc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80077e0:	693b      	ldr	r3, [r7, #16]
 80077e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d10b      	bne.n	8007800 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80077e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077ec:	f383 8811 	msr	BASEPRI, r3
 80077f0:	f3bf 8f6f 	isb	sy
 80077f4:	f3bf 8f4f 	dsb	sy
 80077f8:	60bb      	str	r3, [r7, #8]
}
 80077fa:	bf00      	nop
 80077fc:	bf00      	nop
 80077fe:	e7fd      	b.n	80077fc <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8007800:	693b      	ldr	r3, [r7, #16]
 8007802:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007804:	1e5a      	subs	r2, r3, #1
 8007806:	693b      	ldr	r3, [r7, #16]
 8007808:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800780a:	693b      	ldr	r3, [r7, #16]
 800780c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800780e:	693b      	ldr	r3, [r7, #16]
 8007810:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007812:	429a      	cmp	r2, r3
 8007814:	d02c      	beq.n	8007870 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007816:	693b      	ldr	r3, [r7, #16]
 8007818:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800781a:	2b00      	cmp	r3, #0
 800781c:	d128      	bne.n	8007870 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800781e:	693b      	ldr	r3, [r7, #16]
 8007820:	3304      	adds	r3, #4
 8007822:	4618      	mov	r0, r3
 8007824:	f7fe fad6 	bl	8005dd4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007828:	693b      	ldr	r3, [r7, #16]
 800782a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800782c:	693b      	ldr	r3, [r7, #16]
 800782e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007830:	693b      	ldr	r3, [r7, #16]
 8007832:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007834:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007838:	693b      	ldr	r3, [r7, #16]
 800783a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800783c:	693b      	ldr	r3, [r7, #16]
 800783e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007840:	4b0f      	ldr	r3, [pc, #60]	@ (8007880 <xTaskPriorityDisinherit+0xd8>)
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	429a      	cmp	r2, r3
 8007846:	d903      	bls.n	8007850 <xTaskPriorityDisinherit+0xa8>
 8007848:	693b      	ldr	r3, [r7, #16]
 800784a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800784c:	4a0c      	ldr	r2, [pc, #48]	@ (8007880 <xTaskPriorityDisinherit+0xd8>)
 800784e:	6013      	str	r3, [r2, #0]
 8007850:	693b      	ldr	r3, [r7, #16]
 8007852:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007854:	4613      	mov	r3, r2
 8007856:	009b      	lsls	r3, r3, #2
 8007858:	4413      	add	r3, r2
 800785a:	009b      	lsls	r3, r3, #2
 800785c:	4a09      	ldr	r2, [pc, #36]	@ (8007884 <xTaskPriorityDisinherit+0xdc>)
 800785e:	441a      	add	r2, r3
 8007860:	693b      	ldr	r3, [r7, #16]
 8007862:	3304      	adds	r3, #4
 8007864:	4619      	mov	r1, r3
 8007866:	4610      	mov	r0, r2
 8007868:	f7fe fa57 	bl	8005d1a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800786c:	2301      	movs	r3, #1
 800786e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007870:	697b      	ldr	r3, [r7, #20]
	}
 8007872:	4618      	mov	r0, r3
 8007874:	3718      	adds	r7, #24
 8007876:	46bd      	mov	sp, r7
 8007878:	bd80      	pop	{r7, pc}
 800787a:	bf00      	nop
 800787c:	20000aa8 	.word	0x20000aa8
 8007880:	20000f84 	.word	0x20000f84
 8007884:	20000aac 	.word	0x20000aac

08007888 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007888:	b580      	push	{r7, lr}
 800788a:	b084      	sub	sp, #16
 800788c:	af00      	add	r7, sp, #0
 800788e:	6078      	str	r0, [r7, #4]
 8007890:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007892:	4b21      	ldr	r3, [pc, #132]	@ (8007918 <prvAddCurrentTaskToDelayedList+0x90>)
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007898:	4b20      	ldr	r3, [pc, #128]	@ (800791c <prvAddCurrentTaskToDelayedList+0x94>)
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	3304      	adds	r3, #4
 800789e:	4618      	mov	r0, r3
 80078a0:	f7fe fa98 	bl	8005dd4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078aa:	d10a      	bne.n	80078c2 <prvAddCurrentTaskToDelayedList+0x3a>
 80078ac:	683b      	ldr	r3, [r7, #0]
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d007      	beq.n	80078c2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80078b2:	4b1a      	ldr	r3, [pc, #104]	@ (800791c <prvAddCurrentTaskToDelayedList+0x94>)
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	3304      	adds	r3, #4
 80078b8:	4619      	mov	r1, r3
 80078ba:	4819      	ldr	r0, [pc, #100]	@ (8007920 <prvAddCurrentTaskToDelayedList+0x98>)
 80078bc:	f7fe fa2d 	bl	8005d1a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80078c0:	e026      	b.n	8007910 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80078c2:	68fa      	ldr	r2, [r7, #12]
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	4413      	add	r3, r2
 80078c8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80078ca:	4b14      	ldr	r3, [pc, #80]	@ (800791c <prvAddCurrentTaskToDelayedList+0x94>)
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	68ba      	ldr	r2, [r7, #8]
 80078d0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80078d2:	68ba      	ldr	r2, [r7, #8]
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	429a      	cmp	r2, r3
 80078d8:	d209      	bcs.n	80078ee <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80078da:	4b12      	ldr	r3, [pc, #72]	@ (8007924 <prvAddCurrentTaskToDelayedList+0x9c>)
 80078dc:	681a      	ldr	r2, [r3, #0]
 80078de:	4b0f      	ldr	r3, [pc, #60]	@ (800791c <prvAddCurrentTaskToDelayedList+0x94>)
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	3304      	adds	r3, #4
 80078e4:	4619      	mov	r1, r3
 80078e6:	4610      	mov	r0, r2
 80078e8:	f7fe fa3b 	bl	8005d62 <vListInsert>
}
 80078ec:	e010      	b.n	8007910 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80078ee:	4b0e      	ldr	r3, [pc, #56]	@ (8007928 <prvAddCurrentTaskToDelayedList+0xa0>)
 80078f0:	681a      	ldr	r2, [r3, #0]
 80078f2:	4b0a      	ldr	r3, [pc, #40]	@ (800791c <prvAddCurrentTaskToDelayedList+0x94>)
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	3304      	adds	r3, #4
 80078f8:	4619      	mov	r1, r3
 80078fa:	4610      	mov	r0, r2
 80078fc:	f7fe fa31 	bl	8005d62 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007900:	4b0a      	ldr	r3, [pc, #40]	@ (800792c <prvAddCurrentTaskToDelayedList+0xa4>)
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	68ba      	ldr	r2, [r7, #8]
 8007906:	429a      	cmp	r2, r3
 8007908:	d202      	bcs.n	8007910 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800790a:	4a08      	ldr	r2, [pc, #32]	@ (800792c <prvAddCurrentTaskToDelayedList+0xa4>)
 800790c:	68bb      	ldr	r3, [r7, #8]
 800790e:	6013      	str	r3, [r2, #0]
}
 8007910:	bf00      	nop
 8007912:	3710      	adds	r7, #16
 8007914:	46bd      	mov	sp, r7
 8007916:	bd80      	pop	{r7, pc}
 8007918:	20000f80 	.word	0x20000f80
 800791c:	20000aa8 	.word	0x20000aa8
 8007920:	20000f68 	.word	0x20000f68
 8007924:	20000f38 	.word	0x20000f38
 8007928:	20000f34 	.word	0x20000f34
 800792c:	20000f9c 	.word	0x20000f9c

08007930 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007930:	b580      	push	{r7, lr}
 8007932:	b08a      	sub	sp, #40	@ 0x28
 8007934:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007936:	2300      	movs	r3, #0
 8007938:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800793a:	f000 fb13 	bl	8007f64 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800793e:	4b1d      	ldr	r3, [pc, #116]	@ (80079b4 <xTimerCreateTimerTask+0x84>)
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	2b00      	cmp	r3, #0
 8007944:	d021      	beq.n	800798a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007946:	2300      	movs	r3, #0
 8007948:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800794a:	2300      	movs	r3, #0
 800794c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800794e:	1d3a      	adds	r2, r7, #4
 8007950:	f107 0108 	add.w	r1, r7, #8
 8007954:	f107 030c 	add.w	r3, r7, #12
 8007958:	4618      	mov	r0, r3
 800795a:	f7fe f997 	bl	8005c8c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800795e:	6879      	ldr	r1, [r7, #4]
 8007960:	68bb      	ldr	r3, [r7, #8]
 8007962:	68fa      	ldr	r2, [r7, #12]
 8007964:	9202      	str	r2, [sp, #8]
 8007966:	9301      	str	r3, [sp, #4]
 8007968:	2302      	movs	r3, #2
 800796a:	9300      	str	r3, [sp, #0]
 800796c:	2300      	movs	r3, #0
 800796e:	460a      	mov	r2, r1
 8007970:	4911      	ldr	r1, [pc, #68]	@ (80079b8 <xTimerCreateTimerTask+0x88>)
 8007972:	4812      	ldr	r0, [pc, #72]	@ (80079bc <xTimerCreateTimerTask+0x8c>)
 8007974:	f7ff f810 	bl	8006998 <xTaskCreateStatic>
 8007978:	4603      	mov	r3, r0
 800797a:	4a11      	ldr	r2, [pc, #68]	@ (80079c0 <xTimerCreateTimerTask+0x90>)
 800797c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800797e:	4b10      	ldr	r3, [pc, #64]	@ (80079c0 <xTimerCreateTimerTask+0x90>)
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	2b00      	cmp	r3, #0
 8007984:	d001      	beq.n	800798a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007986:	2301      	movs	r3, #1
 8007988:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800798a:	697b      	ldr	r3, [r7, #20]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d10b      	bne.n	80079a8 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8007990:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007994:	f383 8811 	msr	BASEPRI, r3
 8007998:	f3bf 8f6f 	isb	sy
 800799c:	f3bf 8f4f 	dsb	sy
 80079a0:	613b      	str	r3, [r7, #16]
}
 80079a2:	bf00      	nop
 80079a4:	bf00      	nop
 80079a6:	e7fd      	b.n	80079a4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80079a8:	697b      	ldr	r3, [r7, #20]
}
 80079aa:	4618      	mov	r0, r3
 80079ac:	3718      	adds	r7, #24
 80079ae:	46bd      	mov	sp, r7
 80079b0:	bd80      	pop	{r7, pc}
 80079b2:	bf00      	nop
 80079b4:	20000fd8 	.word	0x20000fd8
 80079b8:	0800d04c 	.word	0x0800d04c
 80079bc:	08007afd 	.word	0x08007afd
 80079c0:	20000fdc 	.word	0x20000fdc

080079c4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80079c4:	b580      	push	{r7, lr}
 80079c6:	b08a      	sub	sp, #40	@ 0x28
 80079c8:	af00      	add	r7, sp, #0
 80079ca:	60f8      	str	r0, [r7, #12]
 80079cc:	60b9      	str	r1, [r7, #8]
 80079ce:	607a      	str	r2, [r7, #4]
 80079d0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80079d2:	2300      	movs	r3, #0
 80079d4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d10b      	bne.n	80079f4 <xTimerGenericCommand+0x30>
	__asm volatile
 80079dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079e0:	f383 8811 	msr	BASEPRI, r3
 80079e4:	f3bf 8f6f 	isb	sy
 80079e8:	f3bf 8f4f 	dsb	sy
 80079ec:	623b      	str	r3, [r7, #32]
}
 80079ee:	bf00      	nop
 80079f0:	bf00      	nop
 80079f2:	e7fd      	b.n	80079f0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80079f4:	4b19      	ldr	r3, [pc, #100]	@ (8007a5c <xTimerGenericCommand+0x98>)
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d02a      	beq.n	8007a52 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80079fc:	68bb      	ldr	r3, [r7, #8]
 80079fe:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007a08:	68bb      	ldr	r3, [r7, #8]
 8007a0a:	2b05      	cmp	r3, #5
 8007a0c:	dc18      	bgt.n	8007a40 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007a0e:	f7ff fead 	bl	800776c <xTaskGetSchedulerState>
 8007a12:	4603      	mov	r3, r0
 8007a14:	2b02      	cmp	r3, #2
 8007a16:	d109      	bne.n	8007a2c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007a18:	4b10      	ldr	r3, [pc, #64]	@ (8007a5c <xTimerGenericCommand+0x98>)
 8007a1a:	6818      	ldr	r0, [r3, #0]
 8007a1c:	f107 0110 	add.w	r1, r7, #16
 8007a20:	2300      	movs	r3, #0
 8007a22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007a24:	f7fe fb46 	bl	80060b4 <xQueueGenericSend>
 8007a28:	6278      	str	r0, [r7, #36]	@ 0x24
 8007a2a:	e012      	b.n	8007a52 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007a2c:	4b0b      	ldr	r3, [pc, #44]	@ (8007a5c <xTimerGenericCommand+0x98>)
 8007a2e:	6818      	ldr	r0, [r3, #0]
 8007a30:	f107 0110 	add.w	r1, r7, #16
 8007a34:	2300      	movs	r3, #0
 8007a36:	2200      	movs	r2, #0
 8007a38:	f7fe fb3c 	bl	80060b4 <xQueueGenericSend>
 8007a3c:	6278      	str	r0, [r7, #36]	@ 0x24
 8007a3e:	e008      	b.n	8007a52 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007a40:	4b06      	ldr	r3, [pc, #24]	@ (8007a5c <xTimerGenericCommand+0x98>)
 8007a42:	6818      	ldr	r0, [r3, #0]
 8007a44:	f107 0110 	add.w	r1, r7, #16
 8007a48:	2300      	movs	r3, #0
 8007a4a:	683a      	ldr	r2, [r7, #0]
 8007a4c:	f7fe fc34 	bl	80062b8 <xQueueGenericSendFromISR>
 8007a50:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007a54:	4618      	mov	r0, r3
 8007a56:	3728      	adds	r7, #40	@ 0x28
 8007a58:	46bd      	mov	sp, r7
 8007a5a:	bd80      	pop	{r7, pc}
 8007a5c:	20000fd8 	.word	0x20000fd8

08007a60 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007a60:	b580      	push	{r7, lr}
 8007a62:	b088      	sub	sp, #32
 8007a64:	af02      	add	r7, sp, #8
 8007a66:	6078      	str	r0, [r7, #4]
 8007a68:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007a6a:	4b23      	ldr	r3, [pc, #140]	@ (8007af8 <prvProcessExpiredTimer+0x98>)
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	68db      	ldr	r3, [r3, #12]
 8007a70:	68db      	ldr	r3, [r3, #12]
 8007a72:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007a74:	697b      	ldr	r3, [r7, #20]
 8007a76:	3304      	adds	r3, #4
 8007a78:	4618      	mov	r0, r3
 8007a7a:	f7fe f9ab 	bl	8005dd4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007a7e:	697b      	ldr	r3, [r7, #20]
 8007a80:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007a84:	f003 0304 	and.w	r3, r3, #4
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d023      	beq.n	8007ad4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007a8c:	697b      	ldr	r3, [r7, #20]
 8007a8e:	699a      	ldr	r2, [r3, #24]
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	18d1      	adds	r1, r2, r3
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	683a      	ldr	r2, [r7, #0]
 8007a98:	6978      	ldr	r0, [r7, #20]
 8007a9a:	f000 f8d5 	bl	8007c48 <prvInsertTimerInActiveList>
 8007a9e:	4603      	mov	r3, r0
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d020      	beq.n	8007ae6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007aa4:	2300      	movs	r3, #0
 8007aa6:	9300      	str	r3, [sp, #0]
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	687a      	ldr	r2, [r7, #4]
 8007aac:	2100      	movs	r1, #0
 8007aae:	6978      	ldr	r0, [r7, #20]
 8007ab0:	f7ff ff88 	bl	80079c4 <xTimerGenericCommand>
 8007ab4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007ab6:	693b      	ldr	r3, [r7, #16]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d114      	bne.n	8007ae6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8007abc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ac0:	f383 8811 	msr	BASEPRI, r3
 8007ac4:	f3bf 8f6f 	isb	sy
 8007ac8:	f3bf 8f4f 	dsb	sy
 8007acc:	60fb      	str	r3, [r7, #12]
}
 8007ace:	bf00      	nop
 8007ad0:	bf00      	nop
 8007ad2:	e7fd      	b.n	8007ad0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007ad4:	697b      	ldr	r3, [r7, #20]
 8007ad6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007ada:	f023 0301 	bic.w	r3, r3, #1
 8007ade:	b2da      	uxtb	r2, r3
 8007ae0:	697b      	ldr	r3, [r7, #20]
 8007ae2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007ae6:	697b      	ldr	r3, [r7, #20]
 8007ae8:	6a1b      	ldr	r3, [r3, #32]
 8007aea:	6978      	ldr	r0, [r7, #20]
 8007aec:	4798      	blx	r3
}
 8007aee:	bf00      	nop
 8007af0:	3718      	adds	r7, #24
 8007af2:	46bd      	mov	sp, r7
 8007af4:	bd80      	pop	{r7, pc}
 8007af6:	bf00      	nop
 8007af8:	20000fd0 	.word	0x20000fd0

08007afc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007afc:	b580      	push	{r7, lr}
 8007afe:	b084      	sub	sp, #16
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007b04:	f107 0308 	add.w	r3, r7, #8
 8007b08:	4618      	mov	r0, r3
 8007b0a:	f000 f859 	bl	8007bc0 <prvGetNextExpireTime>
 8007b0e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007b10:	68bb      	ldr	r3, [r7, #8]
 8007b12:	4619      	mov	r1, r3
 8007b14:	68f8      	ldr	r0, [r7, #12]
 8007b16:	f000 f805 	bl	8007b24 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007b1a:	f000 f8d7 	bl	8007ccc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007b1e:	bf00      	nop
 8007b20:	e7f0      	b.n	8007b04 <prvTimerTask+0x8>
	...

08007b24 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007b24:	b580      	push	{r7, lr}
 8007b26:	b084      	sub	sp, #16
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	6078      	str	r0, [r7, #4]
 8007b2c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007b2e:	f7ff fa17 	bl	8006f60 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007b32:	f107 0308 	add.w	r3, r7, #8
 8007b36:	4618      	mov	r0, r3
 8007b38:	f000 f866 	bl	8007c08 <prvSampleTimeNow>
 8007b3c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007b3e:	68bb      	ldr	r3, [r7, #8]
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d130      	bne.n	8007ba6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007b44:	683b      	ldr	r3, [r7, #0]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d10a      	bne.n	8007b60 <prvProcessTimerOrBlockTask+0x3c>
 8007b4a:	687a      	ldr	r2, [r7, #4]
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	429a      	cmp	r2, r3
 8007b50:	d806      	bhi.n	8007b60 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007b52:	f7ff fa13 	bl	8006f7c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007b56:	68f9      	ldr	r1, [r7, #12]
 8007b58:	6878      	ldr	r0, [r7, #4]
 8007b5a:	f7ff ff81 	bl	8007a60 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007b5e:	e024      	b.n	8007baa <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007b60:	683b      	ldr	r3, [r7, #0]
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d008      	beq.n	8007b78 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007b66:	4b13      	ldr	r3, [pc, #76]	@ (8007bb4 <prvProcessTimerOrBlockTask+0x90>)
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d101      	bne.n	8007b74 <prvProcessTimerOrBlockTask+0x50>
 8007b70:	2301      	movs	r3, #1
 8007b72:	e000      	b.n	8007b76 <prvProcessTimerOrBlockTask+0x52>
 8007b74:	2300      	movs	r3, #0
 8007b76:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007b78:	4b0f      	ldr	r3, [pc, #60]	@ (8007bb8 <prvProcessTimerOrBlockTask+0x94>)
 8007b7a:	6818      	ldr	r0, [r3, #0]
 8007b7c:	687a      	ldr	r2, [r7, #4]
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	1ad3      	subs	r3, r2, r3
 8007b82:	683a      	ldr	r2, [r7, #0]
 8007b84:	4619      	mov	r1, r3
 8007b86:	f7fe fed3 	bl	8006930 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007b8a:	f7ff f9f7 	bl	8006f7c <xTaskResumeAll>
 8007b8e:	4603      	mov	r3, r0
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d10a      	bne.n	8007baa <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007b94:	4b09      	ldr	r3, [pc, #36]	@ (8007bbc <prvProcessTimerOrBlockTask+0x98>)
 8007b96:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b9a:	601a      	str	r2, [r3, #0]
 8007b9c:	f3bf 8f4f 	dsb	sy
 8007ba0:	f3bf 8f6f 	isb	sy
}
 8007ba4:	e001      	b.n	8007baa <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007ba6:	f7ff f9e9 	bl	8006f7c <xTaskResumeAll>
}
 8007baa:	bf00      	nop
 8007bac:	3710      	adds	r7, #16
 8007bae:	46bd      	mov	sp, r7
 8007bb0:	bd80      	pop	{r7, pc}
 8007bb2:	bf00      	nop
 8007bb4:	20000fd4 	.word	0x20000fd4
 8007bb8:	20000fd8 	.word	0x20000fd8
 8007bbc:	e000ed04 	.word	0xe000ed04

08007bc0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007bc0:	b480      	push	{r7}
 8007bc2:	b085      	sub	sp, #20
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007bc8:	4b0e      	ldr	r3, [pc, #56]	@ (8007c04 <prvGetNextExpireTime+0x44>)
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d101      	bne.n	8007bd6 <prvGetNextExpireTime+0x16>
 8007bd2:	2201      	movs	r2, #1
 8007bd4:	e000      	b.n	8007bd8 <prvGetNextExpireTime+0x18>
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d105      	bne.n	8007bf0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007be4:	4b07      	ldr	r3, [pc, #28]	@ (8007c04 <prvGetNextExpireTime+0x44>)
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	68db      	ldr	r3, [r3, #12]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	60fb      	str	r3, [r7, #12]
 8007bee:	e001      	b.n	8007bf4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007bf0:	2300      	movs	r3, #0
 8007bf2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007bf4:	68fb      	ldr	r3, [r7, #12]
}
 8007bf6:	4618      	mov	r0, r3
 8007bf8:	3714      	adds	r7, #20
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c00:	4770      	bx	lr
 8007c02:	bf00      	nop
 8007c04:	20000fd0 	.word	0x20000fd0

08007c08 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	b084      	sub	sp, #16
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007c10:	f7ff fa52 	bl	80070b8 <xTaskGetTickCount>
 8007c14:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007c16:	4b0b      	ldr	r3, [pc, #44]	@ (8007c44 <prvSampleTimeNow+0x3c>)
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	68fa      	ldr	r2, [r7, #12]
 8007c1c:	429a      	cmp	r2, r3
 8007c1e:	d205      	bcs.n	8007c2c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007c20:	f000 f93a 	bl	8007e98 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2201      	movs	r2, #1
 8007c28:	601a      	str	r2, [r3, #0]
 8007c2a:	e002      	b.n	8007c32 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	2200      	movs	r2, #0
 8007c30:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007c32:	4a04      	ldr	r2, [pc, #16]	@ (8007c44 <prvSampleTimeNow+0x3c>)
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007c38:	68fb      	ldr	r3, [r7, #12]
}
 8007c3a:	4618      	mov	r0, r3
 8007c3c:	3710      	adds	r7, #16
 8007c3e:	46bd      	mov	sp, r7
 8007c40:	bd80      	pop	{r7, pc}
 8007c42:	bf00      	nop
 8007c44:	20000fe0 	.word	0x20000fe0

08007c48 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	b086      	sub	sp, #24
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	60f8      	str	r0, [r7, #12]
 8007c50:	60b9      	str	r1, [r7, #8]
 8007c52:	607a      	str	r2, [r7, #4]
 8007c54:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007c56:	2300      	movs	r3, #0
 8007c58:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	68ba      	ldr	r2, [r7, #8]
 8007c5e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	68fa      	ldr	r2, [r7, #12]
 8007c64:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007c66:	68ba      	ldr	r2, [r7, #8]
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	429a      	cmp	r2, r3
 8007c6c:	d812      	bhi.n	8007c94 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c6e:	687a      	ldr	r2, [r7, #4]
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	1ad2      	subs	r2, r2, r3
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	699b      	ldr	r3, [r3, #24]
 8007c78:	429a      	cmp	r2, r3
 8007c7a:	d302      	bcc.n	8007c82 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007c7c:	2301      	movs	r3, #1
 8007c7e:	617b      	str	r3, [r7, #20]
 8007c80:	e01b      	b.n	8007cba <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007c82:	4b10      	ldr	r3, [pc, #64]	@ (8007cc4 <prvInsertTimerInActiveList+0x7c>)
 8007c84:	681a      	ldr	r2, [r3, #0]
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	3304      	adds	r3, #4
 8007c8a:	4619      	mov	r1, r3
 8007c8c:	4610      	mov	r0, r2
 8007c8e:	f7fe f868 	bl	8005d62 <vListInsert>
 8007c92:	e012      	b.n	8007cba <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007c94:	687a      	ldr	r2, [r7, #4]
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	429a      	cmp	r2, r3
 8007c9a:	d206      	bcs.n	8007caa <prvInsertTimerInActiveList+0x62>
 8007c9c:	68ba      	ldr	r2, [r7, #8]
 8007c9e:	683b      	ldr	r3, [r7, #0]
 8007ca0:	429a      	cmp	r2, r3
 8007ca2:	d302      	bcc.n	8007caa <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007ca4:	2301      	movs	r3, #1
 8007ca6:	617b      	str	r3, [r7, #20]
 8007ca8:	e007      	b.n	8007cba <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007caa:	4b07      	ldr	r3, [pc, #28]	@ (8007cc8 <prvInsertTimerInActiveList+0x80>)
 8007cac:	681a      	ldr	r2, [r3, #0]
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	3304      	adds	r3, #4
 8007cb2:	4619      	mov	r1, r3
 8007cb4:	4610      	mov	r0, r2
 8007cb6:	f7fe f854 	bl	8005d62 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007cba:	697b      	ldr	r3, [r7, #20]
}
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	3718      	adds	r7, #24
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	bd80      	pop	{r7, pc}
 8007cc4:	20000fd4 	.word	0x20000fd4
 8007cc8:	20000fd0 	.word	0x20000fd0

08007ccc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007ccc:	b580      	push	{r7, lr}
 8007cce:	b08e      	sub	sp, #56	@ 0x38
 8007cd0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007cd2:	e0ce      	b.n	8007e72 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	da19      	bge.n	8007d0e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007cda:	1d3b      	adds	r3, r7, #4
 8007cdc:	3304      	adds	r3, #4
 8007cde:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007ce0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d10b      	bne.n	8007cfe <prvProcessReceivedCommands+0x32>
	__asm volatile
 8007ce6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cea:	f383 8811 	msr	BASEPRI, r3
 8007cee:	f3bf 8f6f 	isb	sy
 8007cf2:	f3bf 8f4f 	dsb	sy
 8007cf6:	61fb      	str	r3, [r7, #28]
}
 8007cf8:	bf00      	nop
 8007cfa:	bf00      	nop
 8007cfc:	e7fd      	b.n	8007cfa <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007cfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007d04:	6850      	ldr	r0, [r2, #4]
 8007d06:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007d08:	6892      	ldr	r2, [r2, #8]
 8007d0a:	4611      	mov	r1, r2
 8007d0c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	f2c0 80ae 	blt.w	8007e72 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007d1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d1c:	695b      	ldr	r3, [r3, #20]
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d004      	beq.n	8007d2c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007d22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d24:	3304      	adds	r3, #4
 8007d26:	4618      	mov	r0, r3
 8007d28:	f7fe f854 	bl	8005dd4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007d2c:	463b      	mov	r3, r7
 8007d2e:	4618      	mov	r0, r3
 8007d30:	f7ff ff6a 	bl	8007c08 <prvSampleTimeNow>
 8007d34:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	2b09      	cmp	r3, #9
 8007d3a:	f200 8097 	bhi.w	8007e6c <prvProcessReceivedCommands+0x1a0>
 8007d3e:	a201      	add	r2, pc, #4	@ (adr r2, 8007d44 <prvProcessReceivedCommands+0x78>)
 8007d40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d44:	08007d6d 	.word	0x08007d6d
 8007d48:	08007d6d 	.word	0x08007d6d
 8007d4c:	08007d6d 	.word	0x08007d6d
 8007d50:	08007de3 	.word	0x08007de3
 8007d54:	08007df7 	.word	0x08007df7
 8007d58:	08007e43 	.word	0x08007e43
 8007d5c:	08007d6d 	.word	0x08007d6d
 8007d60:	08007d6d 	.word	0x08007d6d
 8007d64:	08007de3 	.word	0x08007de3
 8007d68:	08007df7 	.word	0x08007df7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007d6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d6e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007d72:	f043 0301 	orr.w	r3, r3, #1
 8007d76:	b2da      	uxtb	r2, r3
 8007d78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d7a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007d7e:	68ba      	ldr	r2, [r7, #8]
 8007d80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d82:	699b      	ldr	r3, [r3, #24]
 8007d84:	18d1      	adds	r1, r2, r3
 8007d86:	68bb      	ldr	r3, [r7, #8]
 8007d88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d8a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007d8c:	f7ff ff5c 	bl	8007c48 <prvInsertTimerInActiveList>
 8007d90:	4603      	mov	r3, r0
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d06c      	beq.n	8007e70 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007d96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d98:	6a1b      	ldr	r3, [r3, #32]
 8007d9a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007d9c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007d9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007da0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007da4:	f003 0304 	and.w	r3, r3, #4
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d061      	beq.n	8007e70 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007dac:	68ba      	ldr	r2, [r7, #8]
 8007dae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007db0:	699b      	ldr	r3, [r3, #24]
 8007db2:	441a      	add	r2, r3
 8007db4:	2300      	movs	r3, #0
 8007db6:	9300      	str	r3, [sp, #0]
 8007db8:	2300      	movs	r3, #0
 8007dba:	2100      	movs	r1, #0
 8007dbc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007dbe:	f7ff fe01 	bl	80079c4 <xTimerGenericCommand>
 8007dc2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007dc4:	6a3b      	ldr	r3, [r7, #32]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d152      	bne.n	8007e70 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8007dca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dce:	f383 8811 	msr	BASEPRI, r3
 8007dd2:	f3bf 8f6f 	isb	sy
 8007dd6:	f3bf 8f4f 	dsb	sy
 8007dda:	61bb      	str	r3, [r7, #24]
}
 8007ddc:	bf00      	nop
 8007dde:	bf00      	nop
 8007de0:	e7fd      	b.n	8007dde <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007de2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007de4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007de8:	f023 0301 	bic.w	r3, r3, #1
 8007dec:	b2da      	uxtb	r2, r3
 8007dee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007df0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007df4:	e03d      	b.n	8007e72 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007df6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007df8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007dfc:	f043 0301 	orr.w	r3, r3, #1
 8007e00:	b2da      	uxtb	r2, r3
 8007e02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e04:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007e08:	68ba      	ldr	r2, [r7, #8]
 8007e0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e0c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007e0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e10:	699b      	ldr	r3, [r3, #24]
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d10b      	bne.n	8007e2e <prvProcessReceivedCommands+0x162>
	__asm volatile
 8007e16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e1a:	f383 8811 	msr	BASEPRI, r3
 8007e1e:	f3bf 8f6f 	isb	sy
 8007e22:	f3bf 8f4f 	dsb	sy
 8007e26:	617b      	str	r3, [r7, #20]
}
 8007e28:	bf00      	nop
 8007e2a:	bf00      	nop
 8007e2c:	e7fd      	b.n	8007e2a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007e2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e30:	699a      	ldr	r2, [r3, #24]
 8007e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e34:	18d1      	adds	r1, r2, r3
 8007e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007e3a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007e3c:	f7ff ff04 	bl	8007c48 <prvInsertTimerInActiveList>
					break;
 8007e40:	e017      	b.n	8007e72 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007e42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e44:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007e48:	f003 0302 	and.w	r3, r3, #2
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d103      	bne.n	8007e58 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8007e50:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007e52:	f000 fbe9 	bl	8008628 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007e56:	e00c      	b.n	8007e72 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007e58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e5a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007e5e:	f023 0301 	bic.w	r3, r3, #1
 8007e62:	b2da      	uxtb	r2, r3
 8007e64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e66:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007e6a:	e002      	b.n	8007e72 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8007e6c:	bf00      	nop
 8007e6e:	e000      	b.n	8007e72 <prvProcessReceivedCommands+0x1a6>
					break;
 8007e70:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007e72:	4b08      	ldr	r3, [pc, #32]	@ (8007e94 <prvProcessReceivedCommands+0x1c8>)
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	1d39      	adds	r1, r7, #4
 8007e78:	2200      	movs	r2, #0
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	f7fe faba 	bl	80063f4 <xQueueReceive>
 8007e80:	4603      	mov	r3, r0
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	f47f af26 	bne.w	8007cd4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007e88:	bf00      	nop
 8007e8a:	bf00      	nop
 8007e8c:	3730      	adds	r7, #48	@ 0x30
 8007e8e:	46bd      	mov	sp, r7
 8007e90:	bd80      	pop	{r7, pc}
 8007e92:	bf00      	nop
 8007e94:	20000fd8 	.word	0x20000fd8

08007e98 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007e98:	b580      	push	{r7, lr}
 8007e9a:	b088      	sub	sp, #32
 8007e9c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007e9e:	e049      	b.n	8007f34 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007ea0:	4b2e      	ldr	r3, [pc, #184]	@ (8007f5c <prvSwitchTimerLists+0xc4>)
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	68db      	ldr	r3, [r3, #12]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007eaa:	4b2c      	ldr	r3, [pc, #176]	@ (8007f5c <prvSwitchTimerLists+0xc4>)
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	68db      	ldr	r3, [r3, #12]
 8007eb0:	68db      	ldr	r3, [r3, #12]
 8007eb2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	3304      	adds	r3, #4
 8007eb8:	4618      	mov	r0, r3
 8007eba:	f7fd ff8b 	bl	8005dd4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	6a1b      	ldr	r3, [r3, #32]
 8007ec2:	68f8      	ldr	r0, [r7, #12]
 8007ec4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007ecc:	f003 0304 	and.w	r3, r3, #4
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d02f      	beq.n	8007f34 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	699b      	ldr	r3, [r3, #24]
 8007ed8:	693a      	ldr	r2, [r7, #16]
 8007eda:	4413      	add	r3, r2
 8007edc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007ede:	68ba      	ldr	r2, [r7, #8]
 8007ee0:	693b      	ldr	r3, [r7, #16]
 8007ee2:	429a      	cmp	r2, r3
 8007ee4:	d90e      	bls.n	8007f04 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	68ba      	ldr	r2, [r7, #8]
 8007eea:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	68fa      	ldr	r2, [r7, #12]
 8007ef0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007ef2:	4b1a      	ldr	r3, [pc, #104]	@ (8007f5c <prvSwitchTimerLists+0xc4>)
 8007ef4:	681a      	ldr	r2, [r3, #0]
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	3304      	adds	r3, #4
 8007efa:	4619      	mov	r1, r3
 8007efc:	4610      	mov	r0, r2
 8007efe:	f7fd ff30 	bl	8005d62 <vListInsert>
 8007f02:	e017      	b.n	8007f34 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007f04:	2300      	movs	r3, #0
 8007f06:	9300      	str	r3, [sp, #0]
 8007f08:	2300      	movs	r3, #0
 8007f0a:	693a      	ldr	r2, [r7, #16]
 8007f0c:	2100      	movs	r1, #0
 8007f0e:	68f8      	ldr	r0, [r7, #12]
 8007f10:	f7ff fd58 	bl	80079c4 <xTimerGenericCommand>
 8007f14:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d10b      	bne.n	8007f34 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8007f1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f20:	f383 8811 	msr	BASEPRI, r3
 8007f24:	f3bf 8f6f 	isb	sy
 8007f28:	f3bf 8f4f 	dsb	sy
 8007f2c:	603b      	str	r3, [r7, #0]
}
 8007f2e:	bf00      	nop
 8007f30:	bf00      	nop
 8007f32:	e7fd      	b.n	8007f30 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007f34:	4b09      	ldr	r3, [pc, #36]	@ (8007f5c <prvSwitchTimerLists+0xc4>)
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d1b0      	bne.n	8007ea0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007f3e:	4b07      	ldr	r3, [pc, #28]	@ (8007f5c <prvSwitchTimerLists+0xc4>)
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007f44:	4b06      	ldr	r3, [pc, #24]	@ (8007f60 <prvSwitchTimerLists+0xc8>)
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	4a04      	ldr	r2, [pc, #16]	@ (8007f5c <prvSwitchTimerLists+0xc4>)
 8007f4a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007f4c:	4a04      	ldr	r2, [pc, #16]	@ (8007f60 <prvSwitchTimerLists+0xc8>)
 8007f4e:	697b      	ldr	r3, [r7, #20]
 8007f50:	6013      	str	r3, [r2, #0]
}
 8007f52:	bf00      	nop
 8007f54:	3718      	adds	r7, #24
 8007f56:	46bd      	mov	sp, r7
 8007f58:	bd80      	pop	{r7, pc}
 8007f5a:	bf00      	nop
 8007f5c:	20000fd0 	.word	0x20000fd0
 8007f60:	20000fd4 	.word	0x20000fd4

08007f64 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007f64:	b580      	push	{r7, lr}
 8007f66:	b082      	sub	sp, #8
 8007f68:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007f6a:	f000 f96d 	bl	8008248 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007f6e:	4b15      	ldr	r3, [pc, #84]	@ (8007fc4 <prvCheckForValidListAndQueue+0x60>)
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d120      	bne.n	8007fb8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007f76:	4814      	ldr	r0, [pc, #80]	@ (8007fc8 <prvCheckForValidListAndQueue+0x64>)
 8007f78:	f7fd fea2 	bl	8005cc0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007f7c:	4813      	ldr	r0, [pc, #76]	@ (8007fcc <prvCheckForValidListAndQueue+0x68>)
 8007f7e:	f7fd fe9f 	bl	8005cc0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007f82:	4b13      	ldr	r3, [pc, #76]	@ (8007fd0 <prvCheckForValidListAndQueue+0x6c>)
 8007f84:	4a10      	ldr	r2, [pc, #64]	@ (8007fc8 <prvCheckForValidListAndQueue+0x64>)
 8007f86:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007f88:	4b12      	ldr	r3, [pc, #72]	@ (8007fd4 <prvCheckForValidListAndQueue+0x70>)
 8007f8a:	4a10      	ldr	r2, [pc, #64]	@ (8007fcc <prvCheckForValidListAndQueue+0x68>)
 8007f8c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007f8e:	2300      	movs	r3, #0
 8007f90:	9300      	str	r3, [sp, #0]
 8007f92:	4b11      	ldr	r3, [pc, #68]	@ (8007fd8 <prvCheckForValidListAndQueue+0x74>)
 8007f94:	4a11      	ldr	r2, [pc, #68]	@ (8007fdc <prvCheckForValidListAndQueue+0x78>)
 8007f96:	2110      	movs	r1, #16
 8007f98:	200a      	movs	r0, #10
 8007f9a:	f7fd ffaf 	bl	8005efc <xQueueGenericCreateStatic>
 8007f9e:	4603      	mov	r3, r0
 8007fa0:	4a08      	ldr	r2, [pc, #32]	@ (8007fc4 <prvCheckForValidListAndQueue+0x60>)
 8007fa2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007fa4:	4b07      	ldr	r3, [pc, #28]	@ (8007fc4 <prvCheckForValidListAndQueue+0x60>)
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d005      	beq.n	8007fb8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007fac:	4b05      	ldr	r3, [pc, #20]	@ (8007fc4 <prvCheckForValidListAndQueue+0x60>)
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	490b      	ldr	r1, [pc, #44]	@ (8007fe0 <prvCheckForValidListAndQueue+0x7c>)
 8007fb2:	4618      	mov	r0, r3
 8007fb4:	f7fe fc92 	bl	80068dc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007fb8:	f000 f978 	bl	80082ac <vPortExitCritical>
}
 8007fbc:	bf00      	nop
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	bd80      	pop	{r7, pc}
 8007fc2:	bf00      	nop
 8007fc4:	20000fd8 	.word	0x20000fd8
 8007fc8:	20000fa8 	.word	0x20000fa8
 8007fcc:	20000fbc 	.word	0x20000fbc
 8007fd0:	20000fd0 	.word	0x20000fd0
 8007fd4:	20000fd4 	.word	0x20000fd4
 8007fd8:	20001084 	.word	0x20001084
 8007fdc:	20000fe4 	.word	0x20000fe4
 8007fe0:	0800d054 	.word	0x0800d054

08007fe4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007fe4:	b480      	push	{r7}
 8007fe6:	b085      	sub	sp, #20
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	60f8      	str	r0, [r7, #12]
 8007fec:	60b9      	str	r1, [r7, #8]
 8007fee:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	3b04      	subs	r3, #4
 8007ff4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007ffc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	3b04      	subs	r3, #4
 8008002:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008004:	68bb      	ldr	r3, [r7, #8]
 8008006:	f023 0201 	bic.w	r2, r3, #1
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	3b04      	subs	r3, #4
 8008012:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008014:	4a0c      	ldr	r2, [pc, #48]	@ (8008048 <pxPortInitialiseStack+0x64>)
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	3b14      	subs	r3, #20
 800801e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008020:	687a      	ldr	r2, [r7, #4]
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	3b04      	subs	r3, #4
 800802a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	f06f 0202 	mvn.w	r2, #2
 8008032:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	3b20      	subs	r3, #32
 8008038:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800803a:	68fb      	ldr	r3, [r7, #12]
}
 800803c:	4618      	mov	r0, r3
 800803e:	3714      	adds	r7, #20
 8008040:	46bd      	mov	sp, r7
 8008042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008046:	4770      	bx	lr
 8008048:	0800804d 	.word	0x0800804d

0800804c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800804c:	b480      	push	{r7}
 800804e:	b085      	sub	sp, #20
 8008050:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008052:	2300      	movs	r3, #0
 8008054:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008056:	4b13      	ldr	r3, [pc, #76]	@ (80080a4 <prvTaskExitError+0x58>)
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800805e:	d00b      	beq.n	8008078 <prvTaskExitError+0x2c>
	__asm volatile
 8008060:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008064:	f383 8811 	msr	BASEPRI, r3
 8008068:	f3bf 8f6f 	isb	sy
 800806c:	f3bf 8f4f 	dsb	sy
 8008070:	60fb      	str	r3, [r7, #12]
}
 8008072:	bf00      	nop
 8008074:	bf00      	nop
 8008076:	e7fd      	b.n	8008074 <prvTaskExitError+0x28>
	__asm volatile
 8008078:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800807c:	f383 8811 	msr	BASEPRI, r3
 8008080:	f3bf 8f6f 	isb	sy
 8008084:	f3bf 8f4f 	dsb	sy
 8008088:	60bb      	str	r3, [r7, #8]
}
 800808a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800808c:	bf00      	nop
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	2b00      	cmp	r3, #0
 8008092:	d0fc      	beq.n	800808e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008094:	bf00      	nop
 8008096:	bf00      	nop
 8008098:	3714      	adds	r7, #20
 800809a:	46bd      	mov	sp, r7
 800809c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a0:	4770      	bx	lr
 80080a2:	bf00      	nop
 80080a4:	2000000c 	.word	0x2000000c
	...

080080b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80080b0:	4b07      	ldr	r3, [pc, #28]	@ (80080d0 <pxCurrentTCBConst2>)
 80080b2:	6819      	ldr	r1, [r3, #0]
 80080b4:	6808      	ldr	r0, [r1, #0]
 80080b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080ba:	f380 8809 	msr	PSP, r0
 80080be:	f3bf 8f6f 	isb	sy
 80080c2:	f04f 0000 	mov.w	r0, #0
 80080c6:	f380 8811 	msr	BASEPRI, r0
 80080ca:	4770      	bx	lr
 80080cc:	f3af 8000 	nop.w

080080d0 <pxCurrentTCBConst2>:
 80080d0:	20000aa8 	.word	0x20000aa8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80080d4:	bf00      	nop
 80080d6:	bf00      	nop

080080d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80080d8:	4808      	ldr	r0, [pc, #32]	@ (80080fc <prvPortStartFirstTask+0x24>)
 80080da:	6800      	ldr	r0, [r0, #0]
 80080dc:	6800      	ldr	r0, [r0, #0]
 80080de:	f380 8808 	msr	MSP, r0
 80080e2:	f04f 0000 	mov.w	r0, #0
 80080e6:	f380 8814 	msr	CONTROL, r0
 80080ea:	b662      	cpsie	i
 80080ec:	b661      	cpsie	f
 80080ee:	f3bf 8f4f 	dsb	sy
 80080f2:	f3bf 8f6f 	isb	sy
 80080f6:	df00      	svc	0
 80080f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80080fa:	bf00      	nop
 80080fc:	e000ed08 	.word	0xe000ed08

08008100 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008100:	b580      	push	{r7, lr}
 8008102:	b086      	sub	sp, #24
 8008104:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008106:	4b47      	ldr	r3, [pc, #284]	@ (8008224 <xPortStartScheduler+0x124>)
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	4a47      	ldr	r2, [pc, #284]	@ (8008228 <xPortStartScheduler+0x128>)
 800810c:	4293      	cmp	r3, r2
 800810e:	d10b      	bne.n	8008128 <xPortStartScheduler+0x28>
	__asm volatile
 8008110:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008114:	f383 8811 	msr	BASEPRI, r3
 8008118:	f3bf 8f6f 	isb	sy
 800811c:	f3bf 8f4f 	dsb	sy
 8008120:	60fb      	str	r3, [r7, #12]
}
 8008122:	bf00      	nop
 8008124:	bf00      	nop
 8008126:	e7fd      	b.n	8008124 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008128:	4b3e      	ldr	r3, [pc, #248]	@ (8008224 <xPortStartScheduler+0x124>)
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	4a3f      	ldr	r2, [pc, #252]	@ (800822c <xPortStartScheduler+0x12c>)
 800812e:	4293      	cmp	r3, r2
 8008130:	d10b      	bne.n	800814a <xPortStartScheduler+0x4a>
	__asm volatile
 8008132:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008136:	f383 8811 	msr	BASEPRI, r3
 800813a:	f3bf 8f6f 	isb	sy
 800813e:	f3bf 8f4f 	dsb	sy
 8008142:	613b      	str	r3, [r7, #16]
}
 8008144:	bf00      	nop
 8008146:	bf00      	nop
 8008148:	e7fd      	b.n	8008146 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800814a:	4b39      	ldr	r3, [pc, #228]	@ (8008230 <xPortStartScheduler+0x130>)
 800814c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800814e:	697b      	ldr	r3, [r7, #20]
 8008150:	781b      	ldrb	r3, [r3, #0]
 8008152:	b2db      	uxtb	r3, r3
 8008154:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008156:	697b      	ldr	r3, [r7, #20]
 8008158:	22ff      	movs	r2, #255	@ 0xff
 800815a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800815c:	697b      	ldr	r3, [r7, #20]
 800815e:	781b      	ldrb	r3, [r3, #0]
 8008160:	b2db      	uxtb	r3, r3
 8008162:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008164:	78fb      	ldrb	r3, [r7, #3]
 8008166:	b2db      	uxtb	r3, r3
 8008168:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800816c:	b2da      	uxtb	r2, r3
 800816e:	4b31      	ldr	r3, [pc, #196]	@ (8008234 <xPortStartScheduler+0x134>)
 8008170:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008172:	4b31      	ldr	r3, [pc, #196]	@ (8008238 <xPortStartScheduler+0x138>)
 8008174:	2207      	movs	r2, #7
 8008176:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008178:	e009      	b.n	800818e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800817a:	4b2f      	ldr	r3, [pc, #188]	@ (8008238 <xPortStartScheduler+0x138>)
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	3b01      	subs	r3, #1
 8008180:	4a2d      	ldr	r2, [pc, #180]	@ (8008238 <xPortStartScheduler+0x138>)
 8008182:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008184:	78fb      	ldrb	r3, [r7, #3]
 8008186:	b2db      	uxtb	r3, r3
 8008188:	005b      	lsls	r3, r3, #1
 800818a:	b2db      	uxtb	r3, r3
 800818c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800818e:	78fb      	ldrb	r3, [r7, #3]
 8008190:	b2db      	uxtb	r3, r3
 8008192:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008196:	2b80      	cmp	r3, #128	@ 0x80
 8008198:	d0ef      	beq.n	800817a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800819a:	4b27      	ldr	r3, [pc, #156]	@ (8008238 <xPortStartScheduler+0x138>)
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	f1c3 0307 	rsb	r3, r3, #7
 80081a2:	2b04      	cmp	r3, #4
 80081a4:	d00b      	beq.n	80081be <xPortStartScheduler+0xbe>
	__asm volatile
 80081a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081aa:	f383 8811 	msr	BASEPRI, r3
 80081ae:	f3bf 8f6f 	isb	sy
 80081b2:	f3bf 8f4f 	dsb	sy
 80081b6:	60bb      	str	r3, [r7, #8]
}
 80081b8:	bf00      	nop
 80081ba:	bf00      	nop
 80081bc:	e7fd      	b.n	80081ba <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80081be:	4b1e      	ldr	r3, [pc, #120]	@ (8008238 <xPortStartScheduler+0x138>)
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	021b      	lsls	r3, r3, #8
 80081c4:	4a1c      	ldr	r2, [pc, #112]	@ (8008238 <xPortStartScheduler+0x138>)
 80081c6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80081c8:	4b1b      	ldr	r3, [pc, #108]	@ (8008238 <xPortStartScheduler+0x138>)
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80081d0:	4a19      	ldr	r2, [pc, #100]	@ (8008238 <xPortStartScheduler+0x138>)
 80081d2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	b2da      	uxtb	r2, r3
 80081d8:	697b      	ldr	r3, [r7, #20]
 80081da:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80081dc:	4b17      	ldr	r3, [pc, #92]	@ (800823c <xPortStartScheduler+0x13c>)
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	4a16      	ldr	r2, [pc, #88]	@ (800823c <xPortStartScheduler+0x13c>)
 80081e2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80081e6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80081e8:	4b14      	ldr	r3, [pc, #80]	@ (800823c <xPortStartScheduler+0x13c>)
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	4a13      	ldr	r2, [pc, #76]	@ (800823c <xPortStartScheduler+0x13c>)
 80081ee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80081f2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80081f4:	f000 f8da 	bl	80083ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80081f8:	4b11      	ldr	r3, [pc, #68]	@ (8008240 <xPortStartScheduler+0x140>)
 80081fa:	2200      	movs	r2, #0
 80081fc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80081fe:	f000 f8f9 	bl	80083f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008202:	4b10      	ldr	r3, [pc, #64]	@ (8008244 <xPortStartScheduler+0x144>)
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	4a0f      	ldr	r2, [pc, #60]	@ (8008244 <xPortStartScheduler+0x144>)
 8008208:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800820c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800820e:	f7ff ff63 	bl	80080d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008212:	f7ff f82d 	bl	8007270 <vTaskSwitchContext>
	prvTaskExitError();
 8008216:	f7ff ff19 	bl	800804c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800821a:	2300      	movs	r3, #0
}
 800821c:	4618      	mov	r0, r3
 800821e:	3718      	adds	r7, #24
 8008220:	46bd      	mov	sp, r7
 8008222:	bd80      	pop	{r7, pc}
 8008224:	e000ed00 	.word	0xe000ed00
 8008228:	410fc271 	.word	0x410fc271
 800822c:	410fc270 	.word	0x410fc270
 8008230:	e000e400 	.word	0xe000e400
 8008234:	200010d4 	.word	0x200010d4
 8008238:	200010d8 	.word	0x200010d8
 800823c:	e000ed20 	.word	0xe000ed20
 8008240:	2000000c 	.word	0x2000000c
 8008244:	e000ef34 	.word	0xe000ef34

08008248 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008248:	b480      	push	{r7}
 800824a:	b083      	sub	sp, #12
 800824c:	af00      	add	r7, sp, #0
	__asm volatile
 800824e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008252:	f383 8811 	msr	BASEPRI, r3
 8008256:	f3bf 8f6f 	isb	sy
 800825a:	f3bf 8f4f 	dsb	sy
 800825e:	607b      	str	r3, [r7, #4]
}
 8008260:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008262:	4b10      	ldr	r3, [pc, #64]	@ (80082a4 <vPortEnterCritical+0x5c>)
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	3301      	adds	r3, #1
 8008268:	4a0e      	ldr	r2, [pc, #56]	@ (80082a4 <vPortEnterCritical+0x5c>)
 800826a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800826c:	4b0d      	ldr	r3, [pc, #52]	@ (80082a4 <vPortEnterCritical+0x5c>)
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	2b01      	cmp	r3, #1
 8008272:	d110      	bne.n	8008296 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008274:	4b0c      	ldr	r3, [pc, #48]	@ (80082a8 <vPortEnterCritical+0x60>)
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	b2db      	uxtb	r3, r3
 800827a:	2b00      	cmp	r3, #0
 800827c:	d00b      	beq.n	8008296 <vPortEnterCritical+0x4e>
	__asm volatile
 800827e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008282:	f383 8811 	msr	BASEPRI, r3
 8008286:	f3bf 8f6f 	isb	sy
 800828a:	f3bf 8f4f 	dsb	sy
 800828e:	603b      	str	r3, [r7, #0]
}
 8008290:	bf00      	nop
 8008292:	bf00      	nop
 8008294:	e7fd      	b.n	8008292 <vPortEnterCritical+0x4a>
	}
}
 8008296:	bf00      	nop
 8008298:	370c      	adds	r7, #12
 800829a:	46bd      	mov	sp, r7
 800829c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a0:	4770      	bx	lr
 80082a2:	bf00      	nop
 80082a4:	2000000c 	.word	0x2000000c
 80082a8:	e000ed04 	.word	0xe000ed04

080082ac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80082ac:	b480      	push	{r7}
 80082ae:	b083      	sub	sp, #12
 80082b0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80082b2:	4b12      	ldr	r3, [pc, #72]	@ (80082fc <vPortExitCritical+0x50>)
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d10b      	bne.n	80082d2 <vPortExitCritical+0x26>
	__asm volatile
 80082ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082be:	f383 8811 	msr	BASEPRI, r3
 80082c2:	f3bf 8f6f 	isb	sy
 80082c6:	f3bf 8f4f 	dsb	sy
 80082ca:	607b      	str	r3, [r7, #4]
}
 80082cc:	bf00      	nop
 80082ce:	bf00      	nop
 80082d0:	e7fd      	b.n	80082ce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80082d2:	4b0a      	ldr	r3, [pc, #40]	@ (80082fc <vPortExitCritical+0x50>)
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	3b01      	subs	r3, #1
 80082d8:	4a08      	ldr	r2, [pc, #32]	@ (80082fc <vPortExitCritical+0x50>)
 80082da:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80082dc:	4b07      	ldr	r3, [pc, #28]	@ (80082fc <vPortExitCritical+0x50>)
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d105      	bne.n	80082f0 <vPortExitCritical+0x44>
 80082e4:	2300      	movs	r3, #0
 80082e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80082e8:	683b      	ldr	r3, [r7, #0]
 80082ea:	f383 8811 	msr	BASEPRI, r3
}
 80082ee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80082f0:	bf00      	nop
 80082f2:	370c      	adds	r7, #12
 80082f4:	46bd      	mov	sp, r7
 80082f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fa:	4770      	bx	lr
 80082fc:	2000000c 	.word	0x2000000c

08008300 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008300:	f3ef 8009 	mrs	r0, PSP
 8008304:	f3bf 8f6f 	isb	sy
 8008308:	4b15      	ldr	r3, [pc, #84]	@ (8008360 <pxCurrentTCBConst>)
 800830a:	681a      	ldr	r2, [r3, #0]
 800830c:	f01e 0f10 	tst.w	lr, #16
 8008310:	bf08      	it	eq
 8008312:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008316:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800831a:	6010      	str	r0, [r2, #0]
 800831c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008320:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008324:	f380 8811 	msr	BASEPRI, r0
 8008328:	f3bf 8f4f 	dsb	sy
 800832c:	f3bf 8f6f 	isb	sy
 8008330:	f7fe ff9e 	bl	8007270 <vTaskSwitchContext>
 8008334:	f04f 0000 	mov.w	r0, #0
 8008338:	f380 8811 	msr	BASEPRI, r0
 800833c:	bc09      	pop	{r0, r3}
 800833e:	6819      	ldr	r1, [r3, #0]
 8008340:	6808      	ldr	r0, [r1, #0]
 8008342:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008346:	f01e 0f10 	tst.w	lr, #16
 800834a:	bf08      	it	eq
 800834c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008350:	f380 8809 	msr	PSP, r0
 8008354:	f3bf 8f6f 	isb	sy
 8008358:	4770      	bx	lr
 800835a:	bf00      	nop
 800835c:	f3af 8000 	nop.w

08008360 <pxCurrentTCBConst>:
 8008360:	20000aa8 	.word	0x20000aa8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008364:	bf00      	nop
 8008366:	bf00      	nop

08008368 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008368:	b580      	push	{r7, lr}
 800836a:	b082      	sub	sp, #8
 800836c:	af00      	add	r7, sp, #0
	__asm volatile
 800836e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008372:	f383 8811 	msr	BASEPRI, r3
 8008376:	f3bf 8f6f 	isb	sy
 800837a:	f3bf 8f4f 	dsb	sy
 800837e:	607b      	str	r3, [r7, #4]
}
 8008380:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008382:	f7fe febb 	bl	80070fc <xTaskIncrementTick>
 8008386:	4603      	mov	r3, r0
 8008388:	2b00      	cmp	r3, #0
 800838a:	d003      	beq.n	8008394 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800838c:	4b06      	ldr	r3, [pc, #24]	@ (80083a8 <xPortSysTickHandler+0x40>)
 800838e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008392:	601a      	str	r2, [r3, #0]
 8008394:	2300      	movs	r3, #0
 8008396:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008398:	683b      	ldr	r3, [r7, #0]
 800839a:	f383 8811 	msr	BASEPRI, r3
}
 800839e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80083a0:	bf00      	nop
 80083a2:	3708      	adds	r7, #8
 80083a4:	46bd      	mov	sp, r7
 80083a6:	bd80      	pop	{r7, pc}
 80083a8:	e000ed04 	.word	0xe000ed04

080083ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80083ac:	b480      	push	{r7}
 80083ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80083b0:	4b0b      	ldr	r3, [pc, #44]	@ (80083e0 <vPortSetupTimerInterrupt+0x34>)
 80083b2:	2200      	movs	r2, #0
 80083b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80083b6:	4b0b      	ldr	r3, [pc, #44]	@ (80083e4 <vPortSetupTimerInterrupt+0x38>)
 80083b8:	2200      	movs	r2, #0
 80083ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80083bc:	4b0a      	ldr	r3, [pc, #40]	@ (80083e8 <vPortSetupTimerInterrupt+0x3c>)
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	4a0a      	ldr	r2, [pc, #40]	@ (80083ec <vPortSetupTimerInterrupt+0x40>)
 80083c2:	fba2 2303 	umull	r2, r3, r2, r3
 80083c6:	099b      	lsrs	r3, r3, #6
 80083c8:	4a09      	ldr	r2, [pc, #36]	@ (80083f0 <vPortSetupTimerInterrupt+0x44>)
 80083ca:	3b01      	subs	r3, #1
 80083cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80083ce:	4b04      	ldr	r3, [pc, #16]	@ (80083e0 <vPortSetupTimerInterrupt+0x34>)
 80083d0:	2207      	movs	r2, #7
 80083d2:	601a      	str	r2, [r3, #0]
}
 80083d4:	bf00      	nop
 80083d6:	46bd      	mov	sp, r7
 80083d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083dc:	4770      	bx	lr
 80083de:	bf00      	nop
 80083e0:	e000e010 	.word	0xe000e010
 80083e4:	e000e018 	.word	0xe000e018
 80083e8:	20000000 	.word	0x20000000
 80083ec:	10624dd3 	.word	0x10624dd3
 80083f0:	e000e014 	.word	0xe000e014

080083f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80083f4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008404 <vPortEnableVFP+0x10>
 80083f8:	6801      	ldr	r1, [r0, #0]
 80083fa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80083fe:	6001      	str	r1, [r0, #0]
 8008400:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008402:	bf00      	nop
 8008404:	e000ed88 	.word	0xe000ed88

08008408 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008408:	b480      	push	{r7}
 800840a:	b085      	sub	sp, #20
 800840c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800840e:	f3ef 8305 	mrs	r3, IPSR
 8008412:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	2b0f      	cmp	r3, #15
 8008418:	d915      	bls.n	8008446 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800841a:	4a18      	ldr	r2, [pc, #96]	@ (800847c <vPortValidateInterruptPriority+0x74>)
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	4413      	add	r3, r2
 8008420:	781b      	ldrb	r3, [r3, #0]
 8008422:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008424:	4b16      	ldr	r3, [pc, #88]	@ (8008480 <vPortValidateInterruptPriority+0x78>)
 8008426:	781b      	ldrb	r3, [r3, #0]
 8008428:	7afa      	ldrb	r2, [r7, #11]
 800842a:	429a      	cmp	r2, r3
 800842c:	d20b      	bcs.n	8008446 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800842e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008432:	f383 8811 	msr	BASEPRI, r3
 8008436:	f3bf 8f6f 	isb	sy
 800843a:	f3bf 8f4f 	dsb	sy
 800843e:	607b      	str	r3, [r7, #4]
}
 8008440:	bf00      	nop
 8008442:	bf00      	nop
 8008444:	e7fd      	b.n	8008442 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008446:	4b0f      	ldr	r3, [pc, #60]	@ (8008484 <vPortValidateInterruptPriority+0x7c>)
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800844e:	4b0e      	ldr	r3, [pc, #56]	@ (8008488 <vPortValidateInterruptPriority+0x80>)
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	429a      	cmp	r2, r3
 8008454:	d90b      	bls.n	800846e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008456:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800845a:	f383 8811 	msr	BASEPRI, r3
 800845e:	f3bf 8f6f 	isb	sy
 8008462:	f3bf 8f4f 	dsb	sy
 8008466:	603b      	str	r3, [r7, #0]
}
 8008468:	bf00      	nop
 800846a:	bf00      	nop
 800846c:	e7fd      	b.n	800846a <vPortValidateInterruptPriority+0x62>
	}
 800846e:	bf00      	nop
 8008470:	3714      	adds	r7, #20
 8008472:	46bd      	mov	sp, r7
 8008474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008478:	4770      	bx	lr
 800847a:	bf00      	nop
 800847c:	e000e3f0 	.word	0xe000e3f0
 8008480:	200010d4 	.word	0x200010d4
 8008484:	e000ed0c 	.word	0xe000ed0c
 8008488:	200010d8 	.word	0x200010d8

0800848c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800848c:	b580      	push	{r7, lr}
 800848e:	b08a      	sub	sp, #40	@ 0x28
 8008490:	af00      	add	r7, sp, #0
 8008492:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008494:	2300      	movs	r3, #0
 8008496:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008498:	f7fe fd62 	bl	8006f60 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800849c:	4b5c      	ldr	r3, [pc, #368]	@ (8008610 <pvPortMalloc+0x184>)
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d101      	bne.n	80084a8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80084a4:	f000 f924 	bl	80086f0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80084a8:	4b5a      	ldr	r3, [pc, #360]	@ (8008614 <pvPortMalloc+0x188>)
 80084aa:	681a      	ldr	r2, [r3, #0]
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	4013      	ands	r3, r2
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	f040 8095 	bne.w	80085e0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d01e      	beq.n	80084fa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80084bc:	2208      	movs	r2, #8
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	4413      	add	r3, r2
 80084c2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	f003 0307 	and.w	r3, r3, #7
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d015      	beq.n	80084fa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	f023 0307 	bic.w	r3, r3, #7
 80084d4:	3308      	adds	r3, #8
 80084d6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	f003 0307 	and.w	r3, r3, #7
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d00b      	beq.n	80084fa <pvPortMalloc+0x6e>
	__asm volatile
 80084e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084e6:	f383 8811 	msr	BASEPRI, r3
 80084ea:	f3bf 8f6f 	isb	sy
 80084ee:	f3bf 8f4f 	dsb	sy
 80084f2:	617b      	str	r3, [r7, #20]
}
 80084f4:	bf00      	nop
 80084f6:	bf00      	nop
 80084f8:	e7fd      	b.n	80084f6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d06f      	beq.n	80085e0 <pvPortMalloc+0x154>
 8008500:	4b45      	ldr	r3, [pc, #276]	@ (8008618 <pvPortMalloc+0x18c>)
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	687a      	ldr	r2, [r7, #4]
 8008506:	429a      	cmp	r2, r3
 8008508:	d86a      	bhi.n	80085e0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800850a:	4b44      	ldr	r3, [pc, #272]	@ (800861c <pvPortMalloc+0x190>)
 800850c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800850e:	4b43      	ldr	r3, [pc, #268]	@ (800861c <pvPortMalloc+0x190>)
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008514:	e004      	b.n	8008520 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008518:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800851a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008522:	685b      	ldr	r3, [r3, #4]
 8008524:	687a      	ldr	r2, [r7, #4]
 8008526:	429a      	cmp	r2, r3
 8008528:	d903      	bls.n	8008532 <pvPortMalloc+0xa6>
 800852a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	2b00      	cmp	r3, #0
 8008530:	d1f1      	bne.n	8008516 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008532:	4b37      	ldr	r3, [pc, #220]	@ (8008610 <pvPortMalloc+0x184>)
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008538:	429a      	cmp	r2, r3
 800853a:	d051      	beq.n	80085e0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800853c:	6a3b      	ldr	r3, [r7, #32]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	2208      	movs	r2, #8
 8008542:	4413      	add	r3, r2
 8008544:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008548:	681a      	ldr	r2, [r3, #0]
 800854a:	6a3b      	ldr	r3, [r7, #32]
 800854c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800854e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008550:	685a      	ldr	r2, [r3, #4]
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	1ad2      	subs	r2, r2, r3
 8008556:	2308      	movs	r3, #8
 8008558:	005b      	lsls	r3, r3, #1
 800855a:	429a      	cmp	r2, r3
 800855c:	d920      	bls.n	80085a0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800855e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	4413      	add	r3, r2
 8008564:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008566:	69bb      	ldr	r3, [r7, #24]
 8008568:	f003 0307 	and.w	r3, r3, #7
 800856c:	2b00      	cmp	r3, #0
 800856e:	d00b      	beq.n	8008588 <pvPortMalloc+0xfc>
	__asm volatile
 8008570:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008574:	f383 8811 	msr	BASEPRI, r3
 8008578:	f3bf 8f6f 	isb	sy
 800857c:	f3bf 8f4f 	dsb	sy
 8008580:	613b      	str	r3, [r7, #16]
}
 8008582:	bf00      	nop
 8008584:	bf00      	nop
 8008586:	e7fd      	b.n	8008584 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800858a:	685a      	ldr	r2, [r3, #4]
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	1ad2      	subs	r2, r2, r3
 8008590:	69bb      	ldr	r3, [r7, #24]
 8008592:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008596:	687a      	ldr	r2, [r7, #4]
 8008598:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800859a:	69b8      	ldr	r0, [r7, #24]
 800859c:	f000 f90a 	bl	80087b4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80085a0:	4b1d      	ldr	r3, [pc, #116]	@ (8008618 <pvPortMalloc+0x18c>)
 80085a2:	681a      	ldr	r2, [r3, #0]
 80085a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085a6:	685b      	ldr	r3, [r3, #4]
 80085a8:	1ad3      	subs	r3, r2, r3
 80085aa:	4a1b      	ldr	r2, [pc, #108]	@ (8008618 <pvPortMalloc+0x18c>)
 80085ac:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80085ae:	4b1a      	ldr	r3, [pc, #104]	@ (8008618 <pvPortMalloc+0x18c>)
 80085b0:	681a      	ldr	r2, [r3, #0]
 80085b2:	4b1b      	ldr	r3, [pc, #108]	@ (8008620 <pvPortMalloc+0x194>)
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	429a      	cmp	r2, r3
 80085b8:	d203      	bcs.n	80085c2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80085ba:	4b17      	ldr	r3, [pc, #92]	@ (8008618 <pvPortMalloc+0x18c>)
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	4a18      	ldr	r2, [pc, #96]	@ (8008620 <pvPortMalloc+0x194>)
 80085c0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80085c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085c4:	685a      	ldr	r2, [r3, #4]
 80085c6:	4b13      	ldr	r3, [pc, #76]	@ (8008614 <pvPortMalloc+0x188>)
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	431a      	orrs	r2, r3
 80085cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085ce:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80085d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085d2:	2200      	movs	r2, #0
 80085d4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80085d6:	4b13      	ldr	r3, [pc, #76]	@ (8008624 <pvPortMalloc+0x198>)
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	3301      	adds	r3, #1
 80085dc:	4a11      	ldr	r2, [pc, #68]	@ (8008624 <pvPortMalloc+0x198>)
 80085de:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80085e0:	f7fe fccc 	bl	8006f7c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80085e4:	69fb      	ldr	r3, [r7, #28]
 80085e6:	f003 0307 	and.w	r3, r3, #7
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d00b      	beq.n	8008606 <pvPortMalloc+0x17a>
	__asm volatile
 80085ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085f2:	f383 8811 	msr	BASEPRI, r3
 80085f6:	f3bf 8f6f 	isb	sy
 80085fa:	f3bf 8f4f 	dsb	sy
 80085fe:	60fb      	str	r3, [r7, #12]
}
 8008600:	bf00      	nop
 8008602:	bf00      	nop
 8008604:	e7fd      	b.n	8008602 <pvPortMalloc+0x176>
	return pvReturn;
 8008606:	69fb      	ldr	r3, [r7, #28]
}
 8008608:	4618      	mov	r0, r3
 800860a:	3728      	adds	r7, #40	@ 0x28
 800860c:	46bd      	mov	sp, r7
 800860e:	bd80      	pop	{r7, pc}
 8008610:	20004ce4 	.word	0x20004ce4
 8008614:	20004cf8 	.word	0x20004cf8
 8008618:	20004ce8 	.word	0x20004ce8
 800861c:	20004cdc 	.word	0x20004cdc
 8008620:	20004cec 	.word	0x20004cec
 8008624:	20004cf0 	.word	0x20004cf0

08008628 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008628:	b580      	push	{r7, lr}
 800862a:	b086      	sub	sp, #24
 800862c:	af00      	add	r7, sp, #0
 800862e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	2b00      	cmp	r3, #0
 8008638:	d04f      	beq.n	80086da <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800863a:	2308      	movs	r3, #8
 800863c:	425b      	negs	r3, r3
 800863e:	697a      	ldr	r2, [r7, #20]
 8008640:	4413      	add	r3, r2
 8008642:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008644:	697b      	ldr	r3, [r7, #20]
 8008646:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008648:	693b      	ldr	r3, [r7, #16]
 800864a:	685a      	ldr	r2, [r3, #4]
 800864c:	4b25      	ldr	r3, [pc, #148]	@ (80086e4 <vPortFree+0xbc>)
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	4013      	ands	r3, r2
 8008652:	2b00      	cmp	r3, #0
 8008654:	d10b      	bne.n	800866e <vPortFree+0x46>
	__asm volatile
 8008656:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800865a:	f383 8811 	msr	BASEPRI, r3
 800865e:	f3bf 8f6f 	isb	sy
 8008662:	f3bf 8f4f 	dsb	sy
 8008666:	60fb      	str	r3, [r7, #12]
}
 8008668:	bf00      	nop
 800866a:	bf00      	nop
 800866c:	e7fd      	b.n	800866a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800866e:	693b      	ldr	r3, [r7, #16]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	2b00      	cmp	r3, #0
 8008674:	d00b      	beq.n	800868e <vPortFree+0x66>
	__asm volatile
 8008676:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800867a:	f383 8811 	msr	BASEPRI, r3
 800867e:	f3bf 8f6f 	isb	sy
 8008682:	f3bf 8f4f 	dsb	sy
 8008686:	60bb      	str	r3, [r7, #8]
}
 8008688:	bf00      	nop
 800868a:	bf00      	nop
 800868c:	e7fd      	b.n	800868a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800868e:	693b      	ldr	r3, [r7, #16]
 8008690:	685a      	ldr	r2, [r3, #4]
 8008692:	4b14      	ldr	r3, [pc, #80]	@ (80086e4 <vPortFree+0xbc>)
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	4013      	ands	r3, r2
 8008698:	2b00      	cmp	r3, #0
 800869a:	d01e      	beq.n	80086da <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800869c:	693b      	ldr	r3, [r7, #16]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d11a      	bne.n	80086da <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80086a4:	693b      	ldr	r3, [r7, #16]
 80086a6:	685a      	ldr	r2, [r3, #4]
 80086a8:	4b0e      	ldr	r3, [pc, #56]	@ (80086e4 <vPortFree+0xbc>)
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	43db      	mvns	r3, r3
 80086ae:	401a      	ands	r2, r3
 80086b0:	693b      	ldr	r3, [r7, #16]
 80086b2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80086b4:	f7fe fc54 	bl	8006f60 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80086b8:	693b      	ldr	r3, [r7, #16]
 80086ba:	685a      	ldr	r2, [r3, #4]
 80086bc:	4b0a      	ldr	r3, [pc, #40]	@ (80086e8 <vPortFree+0xc0>)
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	4413      	add	r3, r2
 80086c2:	4a09      	ldr	r2, [pc, #36]	@ (80086e8 <vPortFree+0xc0>)
 80086c4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80086c6:	6938      	ldr	r0, [r7, #16]
 80086c8:	f000 f874 	bl	80087b4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80086cc:	4b07      	ldr	r3, [pc, #28]	@ (80086ec <vPortFree+0xc4>)
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	3301      	adds	r3, #1
 80086d2:	4a06      	ldr	r2, [pc, #24]	@ (80086ec <vPortFree+0xc4>)
 80086d4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80086d6:	f7fe fc51 	bl	8006f7c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80086da:	bf00      	nop
 80086dc:	3718      	adds	r7, #24
 80086de:	46bd      	mov	sp, r7
 80086e0:	bd80      	pop	{r7, pc}
 80086e2:	bf00      	nop
 80086e4:	20004cf8 	.word	0x20004cf8
 80086e8:	20004ce8 	.word	0x20004ce8
 80086ec:	20004cf4 	.word	0x20004cf4

080086f0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80086f0:	b480      	push	{r7}
 80086f2:	b085      	sub	sp, #20
 80086f4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80086f6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80086fa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80086fc:	4b27      	ldr	r3, [pc, #156]	@ (800879c <prvHeapInit+0xac>)
 80086fe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	f003 0307 	and.w	r3, r3, #7
 8008706:	2b00      	cmp	r3, #0
 8008708:	d00c      	beq.n	8008724 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	3307      	adds	r3, #7
 800870e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	f023 0307 	bic.w	r3, r3, #7
 8008716:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008718:	68ba      	ldr	r2, [r7, #8]
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	1ad3      	subs	r3, r2, r3
 800871e:	4a1f      	ldr	r2, [pc, #124]	@ (800879c <prvHeapInit+0xac>)
 8008720:	4413      	add	r3, r2
 8008722:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008728:	4a1d      	ldr	r2, [pc, #116]	@ (80087a0 <prvHeapInit+0xb0>)
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800872e:	4b1c      	ldr	r3, [pc, #112]	@ (80087a0 <prvHeapInit+0xb0>)
 8008730:	2200      	movs	r2, #0
 8008732:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	68ba      	ldr	r2, [r7, #8]
 8008738:	4413      	add	r3, r2
 800873a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800873c:	2208      	movs	r2, #8
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	1a9b      	subs	r3, r3, r2
 8008742:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	f023 0307 	bic.w	r3, r3, #7
 800874a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	4a15      	ldr	r2, [pc, #84]	@ (80087a4 <prvHeapInit+0xb4>)
 8008750:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008752:	4b14      	ldr	r3, [pc, #80]	@ (80087a4 <prvHeapInit+0xb4>)
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	2200      	movs	r2, #0
 8008758:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800875a:	4b12      	ldr	r3, [pc, #72]	@ (80087a4 <prvHeapInit+0xb4>)
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	2200      	movs	r2, #0
 8008760:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008766:	683b      	ldr	r3, [r7, #0]
 8008768:	68fa      	ldr	r2, [r7, #12]
 800876a:	1ad2      	subs	r2, r2, r3
 800876c:	683b      	ldr	r3, [r7, #0]
 800876e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008770:	4b0c      	ldr	r3, [pc, #48]	@ (80087a4 <prvHeapInit+0xb4>)
 8008772:	681a      	ldr	r2, [r3, #0]
 8008774:	683b      	ldr	r3, [r7, #0]
 8008776:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008778:	683b      	ldr	r3, [r7, #0]
 800877a:	685b      	ldr	r3, [r3, #4]
 800877c:	4a0a      	ldr	r2, [pc, #40]	@ (80087a8 <prvHeapInit+0xb8>)
 800877e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008780:	683b      	ldr	r3, [r7, #0]
 8008782:	685b      	ldr	r3, [r3, #4]
 8008784:	4a09      	ldr	r2, [pc, #36]	@ (80087ac <prvHeapInit+0xbc>)
 8008786:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008788:	4b09      	ldr	r3, [pc, #36]	@ (80087b0 <prvHeapInit+0xc0>)
 800878a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800878e:	601a      	str	r2, [r3, #0]
}
 8008790:	bf00      	nop
 8008792:	3714      	adds	r7, #20
 8008794:	46bd      	mov	sp, r7
 8008796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800879a:	4770      	bx	lr
 800879c:	200010dc 	.word	0x200010dc
 80087a0:	20004cdc 	.word	0x20004cdc
 80087a4:	20004ce4 	.word	0x20004ce4
 80087a8:	20004cec 	.word	0x20004cec
 80087ac:	20004ce8 	.word	0x20004ce8
 80087b0:	20004cf8 	.word	0x20004cf8

080087b4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80087b4:	b480      	push	{r7}
 80087b6:	b085      	sub	sp, #20
 80087b8:	af00      	add	r7, sp, #0
 80087ba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80087bc:	4b28      	ldr	r3, [pc, #160]	@ (8008860 <prvInsertBlockIntoFreeList+0xac>)
 80087be:	60fb      	str	r3, [r7, #12]
 80087c0:	e002      	b.n	80087c8 <prvInsertBlockIntoFreeList+0x14>
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	60fb      	str	r3, [r7, #12]
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	687a      	ldr	r2, [r7, #4]
 80087ce:	429a      	cmp	r2, r3
 80087d0:	d8f7      	bhi.n	80087c2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	685b      	ldr	r3, [r3, #4]
 80087da:	68ba      	ldr	r2, [r7, #8]
 80087dc:	4413      	add	r3, r2
 80087de:	687a      	ldr	r2, [r7, #4]
 80087e0:	429a      	cmp	r2, r3
 80087e2:	d108      	bne.n	80087f6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	685a      	ldr	r2, [r3, #4]
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	685b      	ldr	r3, [r3, #4]
 80087ec:	441a      	add	r2, r3
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	685b      	ldr	r3, [r3, #4]
 80087fe:	68ba      	ldr	r2, [r7, #8]
 8008800:	441a      	add	r2, r3
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	429a      	cmp	r2, r3
 8008808:	d118      	bne.n	800883c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	681a      	ldr	r2, [r3, #0]
 800880e:	4b15      	ldr	r3, [pc, #84]	@ (8008864 <prvInsertBlockIntoFreeList+0xb0>)
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	429a      	cmp	r2, r3
 8008814:	d00d      	beq.n	8008832 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	685a      	ldr	r2, [r3, #4]
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	685b      	ldr	r3, [r3, #4]
 8008820:	441a      	add	r2, r3
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	681a      	ldr	r2, [r3, #0]
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	601a      	str	r2, [r3, #0]
 8008830:	e008      	b.n	8008844 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008832:	4b0c      	ldr	r3, [pc, #48]	@ (8008864 <prvInsertBlockIntoFreeList+0xb0>)
 8008834:	681a      	ldr	r2, [r3, #0]
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	601a      	str	r2, [r3, #0]
 800883a:	e003      	b.n	8008844 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	681a      	ldr	r2, [r3, #0]
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008844:	68fa      	ldr	r2, [r7, #12]
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	429a      	cmp	r2, r3
 800884a:	d002      	beq.n	8008852 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	687a      	ldr	r2, [r7, #4]
 8008850:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008852:	bf00      	nop
 8008854:	3714      	adds	r7, #20
 8008856:	46bd      	mov	sp, r7
 8008858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800885c:	4770      	bx	lr
 800885e:	bf00      	nop
 8008860:	20004cdc 	.word	0x20004cdc
 8008864:	20004ce4 	.word	0x20004ce4

08008868 <atof>:
 8008868:	2100      	movs	r1, #0
 800886a:	f000 beb9 	b.w	80095e0 <strtod>
	...

08008870 <malloc>:
 8008870:	4b02      	ldr	r3, [pc, #8]	@ (800887c <malloc+0xc>)
 8008872:	4601      	mov	r1, r0
 8008874:	6818      	ldr	r0, [r3, #0]
 8008876:	f000 b825 	b.w	80088c4 <_malloc_r>
 800887a:	bf00      	nop
 800887c:	20000188 	.word	0x20000188

08008880 <sbrk_aligned>:
 8008880:	b570      	push	{r4, r5, r6, lr}
 8008882:	4e0f      	ldr	r6, [pc, #60]	@ (80088c0 <sbrk_aligned+0x40>)
 8008884:	460c      	mov	r4, r1
 8008886:	6831      	ldr	r1, [r6, #0]
 8008888:	4605      	mov	r5, r0
 800888a:	b911      	cbnz	r1, 8008892 <sbrk_aligned+0x12>
 800888c:	f001 fcf6 	bl	800a27c <_sbrk_r>
 8008890:	6030      	str	r0, [r6, #0]
 8008892:	4621      	mov	r1, r4
 8008894:	4628      	mov	r0, r5
 8008896:	f001 fcf1 	bl	800a27c <_sbrk_r>
 800889a:	1c43      	adds	r3, r0, #1
 800889c:	d103      	bne.n	80088a6 <sbrk_aligned+0x26>
 800889e:	f04f 34ff 	mov.w	r4, #4294967295
 80088a2:	4620      	mov	r0, r4
 80088a4:	bd70      	pop	{r4, r5, r6, pc}
 80088a6:	1cc4      	adds	r4, r0, #3
 80088a8:	f024 0403 	bic.w	r4, r4, #3
 80088ac:	42a0      	cmp	r0, r4
 80088ae:	d0f8      	beq.n	80088a2 <sbrk_aligned+0x22>
 80088b0:	1a21      	subs	r1, r4, r0
 80088b2:	4628      	mov	r0, r5
 80088b4:	f001 fce2 	bl	800a27c <_sbrk_r>
 80088b8:	3001      	adds	r0, #1
 80088ba:	d1f2      	bne.n	80088a2 <sbrk_aligned+0x22>
 80088bc:	e7ef      	b.n	800889e <sbrk_aligned+0x1e>
 80088be:	bf00      	nop
 80088c0:	20004cfc 	.word	0x20004cfc

080088c4 <_malloc_r>:
 80088c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80088c8:	1ccd      	adds	r5, r1, #3
 80088ca:	f025 0503 	bic.w	r5, r5, #3
 80088ce:	3508      	adds	r5, #8
 80088d0:	2d0c      	cmp	r5, #12
 80088d2:	bf38      	it	cc
 80088d4:	250c      	movcc	r5, #12
 80088d6:	2d00      	cmp	r5, #0
 80088d8:	4606      	mov	r6, r0
 80088da:	db01      	blt.n	80088e0 <_malloc_r+0x1c>
 80088dc:	42a9      	cmp	r1, r5
 80088de:	d904      	bls.n	80088ea <_malloc_r+0x26>
 80088e0:	230c      	movs	r3, #12
 80088e2:	6033      	str	r3, [r6, #0]
 80088e4:	2000      	movs	r0, #0
 80088e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80088ea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80089c0 <_malloc_r+0xfc>
 80088ee:	f000 f869 	bl	80089c4 <__malloc_lock>
 80088f2:	f8d8 3000 	ldr.w	r3, [r8]
 80088f6:	461c      	mov	r4, r3
 80088f8:	bb44      	cbnz	r4, 800894c <_malloc_r+0x88>
 80088fa:	4629      	mov	r1, r5
 80088fc:	4630      	mov	r0, r6
 80088fe:	f7ff ffbf 	bl	8008880 <sbrk_aligned>
 8008902:	1c43      	adds	r3, r0, #1
 8008904:	4604      	mov	r4, r0
 8008906:	d158      	bne.n	80089ba <_malloc_r+0xf6>
 8008908:	f8d8 4000 	ldr.w	r4, [r8]
 800890c:	4627      	mov	r7, r4
 800890e:	2f00      	cmp	r7, #0
 8008910:	d143      	bne.n	800899a <_malloc_r+0xd6>
 8008912:	2c00      	cmp	r4, #0
 8008914:	d04b      	beq.n	80089ae <_malloc_r+0xea>
 8008916:	6823      	ldr	r3, [r4, #0]
 8008918:	4639      	mov	r1, r7
 800891a:	4630      	mov	r0, r6
 800891c:	eb04 0903 	add.w	r9, r4, r3
 8008920:	f001 fcac 	bl	800a27c <_sbrk_r>
 8008924:	4581      	cmp	r9, r0
 8008926:	d142      	bne.n	80089ae <_malloc_r+0xea>
 8008928:	6821      	ldr	r1, [r4, #0]
 800892a:	1a6d      	subs	r5, r5, r1
 800892c:	4629      	mov	r1, r5
 800892e:	4630      	mov	r0, r6
 8008930:	f7ff ffa6 	bl	8008880 <sbrk_aligned>
 8008934:	3001      	adds	r0, #1
 8008936:	d03a      	beq.n	80089ae <_malloc_r+0xea>
 8008938:	6823      	ldr	r3, [r4, #0]
 800893a:	442b      	add	r3, r5
 800893c:	6023      	str	r3, [r4, #0]
 800893e:	f8d8 3000 	ldr.w	r3, [r8]
 8008942:	685a      	ldr	r2, [r3, #4]
 8008944:	bb62      	cbnz	r2, 80089a0 <_malloc_r+0xdc>
 8008946:	f8c8 7000 	str.w	r7, [r8]
 800894a:	e00f      	b.n	800896c <_malloc_r+0xa8>
 800894c:	6822      	ldr	r2, [r4, #0]
 800894e:	1b52      	subs	r2, r2, r5
 8008950:	d420      	bmi.n	8008994 <_malloc_r+0xd0>
 8008952:	2a0b      	cmp	r2, #11
 8008954:	d917      	bls.n	8008986 <_malloc_r+0xc2>
 8008956:	1961      	adds	r1, r4, r5
 8008958:	42a3      	cmp	r3, r4
 800895a:	6025      	str	r5, [r4, #0]
 800895c:	bf18      	it	ne
 800895e:	6059      	strne	r1, [r3, #4]
 8008960:	6863      	ldr	r3, [r4, #4]
 8008962:	bf08      	it	eq
 8008964:	f8c8 1000 	streq.w	r1, [r8]
 8008968:	5162      	str	r2, [r4, r5]
 800896a:	604b      	str	r3, [r1, #4]
 800896c:	4630      	mov	r0, r6
 800896e:	f000 f82f 	bl	80089d0 <__malloc_unlock>
 8008972:	f104 000b 	add.w	r0, r4, #11
 8008976:	1d23      	adds	r3, r4, #4
 8008978:	f020 0007 	bic.w	r0, r0, #7
 800897c:	1ac2      	subs	r2, r0, r3
 800897e:	bf1c      	itt	ne
 8008980:	1a1b      	subne	r3, r3, r0
 8008982:	50a3      	strne	r3, [r4, r2]
 8008984:	e7af      	b.n	80088e6 <_malloc_r+0x22>
 8008986:	6862      	ldr	r2, [r4, #4]
 8008988:	42a3      	cmp	r3, r4
 800898a:	bf0c      	ite	eq
 800898c:	f8c8 2000 	streq.w	r2, [r8]
 8008990:	605a      	strne	r2, [r3, #4]
 8008992:	e7eb      	b.n	800896c <_malloc_r+0xa8>
 8008994:	4623      	mov	r3, r4
 8008996:	6864      	ldr	r4, [r4, #4]
 8008998:	e7ae      	b.n	80088f8 <_malloc_r+0x34>
 800899a:	463c      	mov	r4, r7
 800899c:	687f      	ldr	r7, [r7, #4]
 800899e:	e7b6      	b.n	800890e <_malloc_r+0x4a>
 80089a0:	461a      	mov	r2, r3
 80089a2:	685b      	ldr	r3, [r3, #4]
 80089a4:	42a3      	cmp	r3, r4
 80089a6:	d1fb      	bne.n	80089a0 <_malloc_r+0xdc>
 80089a8:	2300      	movs	r3, #0
 80089aa:	6053      	str	r3, [r2, #4]
 80089ac:	e7de      	b.n	800896c <_malloc_r+0xa8>
 80089ae:	230c      	movs	r3, #12
 80089b0:	6033      	str	r3, [r6, #0]
 80089b2:	4630      	mov	r0, r6
 80089b4:	f000 f80c 	bl	80089d0 <__malloc_unlock>
 80089b8:	e794      	b.n	80088e4 <_malloc_r+0x20>
 80089ba:	6005      	str	r5, [r0, #0]
 80089bc:	e7d6      	b.n	800896c <_malloc_r+0xa8>
 80089be:	bf00      	nop
 80089c0:	20004d00 	.word	0x20004d00

080089c4 <__malloc_lock>:
 80089c4:	4801      	ldr	r0, [pc, #4]	@ (80089cc <__malloc_lock+0x8>)
 80089c6:	f7f9 bdeb 	b.w	80025a0 <__retarget_lock_acquire_recursive>
 80089ca:	bf00      	nop
 80089cc:	20000304 	.word	0x20000304

080089d0 <__malloc_unlock>:
 80089d0:	4801      	ldr	r0, [pc, #4]	@ (80089d8 <__malloc_unlock+0x8>)
 80089d2:	f7f9 bdfa 	b.w	80025ca <__retarget_lock_release_recursive>
 80089d6:	bf00      	nop
 80089d8:	20000304 	.word	0x20000304

080089dc <sulp>:
 80089dc:	b570      	push	{r4, r5, r6, lr}
 80089de:	4604      	mov	r4, r0
 80089e0:	460d      	mov	r5, r1
 80089e2:	ec45 4b10 	vmov	d0, r4, r5
 80089e6:	4616      	mov	r6, r2
 80089e8:	f003 fa04 	bl	800bdf4 <__ulp>
 80089ec:	ec51 0b10 	vmov	r0, r1, d0
 80089f0:	b17e      	cbz	r6, 8008a12 <sulp+0x36>
 80089f2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80089f6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	dd09      	ble.n	8008a12 <sulp+0x36>
 80089fe:	051b      	lsls	r3, r3, #20
 8008a00:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8008a04:	2400      	movs	r4, #0
 8008a06:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008a0a:	4622      	mov	r2, r4
 8008a0c:	462b      	mov	r3, r5
 8008a0e:	f7f7 fe23 	bl	8000658 <__aeabi_dmul>
 8008a12:	ec41 0b10 	vmov	d0, r0, r1
 8008a16:	bd70      	pop	{r4, r5, r6, pc}

08008a18 <_strtod_l>:
 8008a18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a1c:	b09f      	sub	sp, #124	@ 0x7c
 8008a1e:	460c      	mov	r4, r1
 8008a20:	9217      	str	r2, [sp, #92]	@ 0x5c
 8008a22:	2200      	movs	r2, #0
 8008a24:	921a      	str	r2, [sp, #104]	@ 0x68
 8008a26:	9005      	str	r0, [sp, #20]
 8008a28:	f04f 0a00 	mov.w	sl, #0
 8008a2c:	f04f 0b00 	mov.w	fp, #0
 8008a30:	460a      	mov	r2, r1
 8008a32:	9219      	str	r2, [sp, #100]	@ 0x64
 8008a34:	7811      	ldrb	r1, [r2, #0]
 8008a36:	292b      	cmp	r1, #43	@ 0x2b
 8008a38:	d04a      	beq.n	8008ad0 <_strtod_l+0xb8>
 8008a3a:	d838      	bhi.n	8008aae <_strtod_l+0x96>
 8008a3c:	290d      	cmp	r1, #13
 8008a3e:	d832      	bhi.n	8008aa6 <_strtod_l+0x8e>
 8008a40:	2908      	cmp	r1, #8
 8008a42:	d832      	bhi.n	8008aaa <_strtod_l+0x92>
 8008a44:	2900      	cmp	r1, #0
 8008a46:	d03b      	beq.n	8008ac0 <_strtod_l+0xa8>
 8008a48:	2200      	movs	r2, #0
 8008a4a:	920e      	str	r2, [sp, #56]	@ 0x38
 8008a4c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8008a4e:	782a      	ldrb	r2, [r5, #0]
 8008a50:	2a30      	cmp	r2, #48	@ 0x30
 8008a52:	f040 80b2 	bne.w	8008bba <_strtod_l+0x1a2>
 8008a56:	786a      	ldrb	r2, [r5, #1]
 8008a58:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008a5c:	2a58      	cmp	r2, #88	@ 0x58
 8008a5e:	d16e      	bne.n	8008b3e <_strtod_l+0x126>
 8008a60:	9302      	str	r3, [sp, #8]
 8008a62:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008a64:	9301      	str	r3, [sp, #4]
 8008a66:	ab1a      	add	r3, sp, #104	@ 0x68
 8008a68:	9300      	str	r3, [sp, #0]
 8008a6a:	4a8f      	ldr	r2, [pc, #572]	@ (8008ca8 <_strtod_l+0x290>)
 8008a6c:	9805      	ldr	r0, [sp, #20]
 8008a6e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008a70:	a919      	add	r1, sp, #100	@ 0x64
 8008a72:	f002 fb6f 	bl	800b154 <__gethex>
 8008a76:	f010 060f 	ands.w	r6, r0, #15
 8008a7a:	4604      	mov	r4, r0
 8008a7c:	d005      	beq.n	8008a8a <_strtod_l+0x72>
 8008a7e:	2e06      	cmp	r6, #6
 8008a80:	d128      	bne.n	8008ad4 <_strtod_l+0xbc>
 8008a82:	3501      	adds	r5, #1
 8008a84:	2300      	movs	r3, #0
 8008a86:	9519      	str	r5, [sp, #100]	@ 0x64
 8008a88:	930e      	str	r3, [sp, #56]	@ 0x38
 8008a8a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	f040 858e 	bne.w	80095ae <_strtod_l+0xb96>
 8008a92:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008a94:	b1cb      	cbz	r3, 8008aca <_strtod_l+0xb2>
 8008a96:	4652      	mov	r2, sl
 8008a98:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8008a9c:	ec43 2b10 	vmov	d0, r2, r3
 8008aa0:	b01f      	add	sp, #124	@ 0x7c
 8008aa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008aa6:	2920      	cmp	r1, #32
 8008aa8:	d1ce      	bne.n	8008a48 <_strtod_l+0x30>
 8008aaa:	3201      	adds	r2, #1
 8008aac:	e7c1      	b.n	8008a32 <_strtod_l+0x1a>
 8008aae:	292d      	cmp	r1, #45	@ 0x2d
 8008ab0:	d1ca      	bne.n	8008a48 <_strtod_l+0x30>
 8008ab2:	2101      	movs	r1, #1
 8008ab4:	910e      	str	r1, [sp, #56]	@ 0x38
 8008ab6:	1c51      	adds	r1, r2, #1
 8008ab8:	9119      	str	r1, [sp, #100]	@ 0x64
 8008aba:	7852      	ldrb	r2, [r2, #1]
 8008abc:	2a00      	cmp	r2, #0
 8008abe:	d1c5      	bne.n	8008a4c <_strtod_l+0x34>
 8008ac0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008ac2:	9419      	str	r4, [sp, #100]	@ 0x64
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	f040 8570 	bne.w	80095aa <_strtod_l+0xb92>
 8008aca:	4652      	mov	r2, sl
 8008acc:	465b      	mov	r3, fp
 8008ace:	e7e5      	b.n	8008a9c <_strtod_l+0x84>
 8008ad0:	2100      	movs	r1, #0
 8008ad2:	e7ef      	b.n	8008ab4 <_strtod_l+0x9c>
 8008ad4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008ad6:	b13a      	cbz	r2, 8008ae8 <_strtod_l+0xd0>
 8008ad8:	2135      	movs	r1, #53	@ 0x35
 8008ada:	a81c      	add	r0, sp, #112	@ 0x70
 8008adc:	f003 fa84 	bl	800bfe8 <__copybits>
 8008ae0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008ae2:	9805      	ldr	r0, [sp, #20]
 8008ae4:	f002 fe5a 	bl	800b79c <_Bfree>
 8008ae8:	3e01      	subs	r6, #1
 8008aea:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008aec:	2e04      	cmp	r6, #4
 8008aee:	d806      	bhi.n	8008afe <_strtod_l+0xe6>
 8008af0:	e8df f006 	tbb	[pc, r6]
 8008af4:	201d0314 	.word	0x201d0314
 8008af8:	14          	.byte	0x14
 8008af9:	00          	.byte	0x00
 8008afa:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8008afe:	05e1      	lsls	r1, r4, #23
 8008b00:	bf48      	it	mi
 8008b02:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8008b06:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008b0a:	0d1b      	lsrs	r3, r3, #20
 8008b0c:	051b      	lsls	r3, r3, #20
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d1bb      	bne.n	8008a8a <_strtod_l+0x72>
 8008b12:	f001 fbd5 	bl	800a2c0 <__errno>
 8008b16:	2322      	movs	r3, #34	@ 0x22
 8008b18:	6003      	str	r3, [r0, #0]
 8008b1a:	e7b6      	b.n	8008a8a <_strtod_l+0x72>
 8008b1c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008b20:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008b24:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008b28:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008b2c:	e7e7      	b.n	8008afe <_strtod_l+0xe6>
 8008b2e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8008cb0 <_strtod_l+0x298>
 8008b32:	e7e4      	b.n	8008afe <_strtod_l+0xe6>
 8008b34:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008b38:	f04f 3aff 	mov.w	sl, #4294967295
 8008b3c:	e7df      	b.n	8008afe <_strtod_l+0xe6>
 8008b3e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008b40:	1c5a      	adds	r2, r3, #1
 8008b42:	9219      	str	r2, [sp, #100]	@ 0x64
 8008b44:	785b      	ldrb	r3, [r3, #1]
 8008b46:	2b30      	cmp	r3, #48	@ 0x30
 8008b48:	d0f9      	beq.n	8008b3e <_strtod_l+0x126>
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d09d      	beq.n	8008a8a <_strtod_l+0x72>
 8008b4e:	2301      	movs	r3, #1
 8008b50:	2700      	movs	r7, #0
 8008b52:	9308      	str	r3, [sp, #32]
 8008b54:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008b56:	930c      	str	r3, [sp, #48]	@ 0x30
 8008b58:	970b      	str	r7, [sp, #44]	@ 0x2c
 8008b5a:	46b9      	mov	r9, r7
 8008b5c:	220a      	movs	r2, #10
 8008b5e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8008b60:	7805      	ldrb	r5, [r0, #0]
 8008b62:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008b66:	b2d9      	uxtb	r1, r3
 8008b68:	2909      	cmp	r1, #9
 8008b6a:	d928      	bls.n	8008bbe <_strtod_l+0x1a6>
 8008b6c:	494f      	ldr	r1, [pc, #316]	@ (8008cac <_strtod_l+0x294>)
 8008b6e:	2201      	movs	r2, #1
 8008b70:	f001 fadb 	bl	800a12a <strncmp>
 8008b74:	2800      	cmp	r0, #0
 8008b76:	d032      	beq.n	8008bde <_strtod_l+0x1c6>
 8008b78:	2000      	movs	r0, #0
 8008b7a:	462a      	mov	r2, r5
 8008b7c:	900a      	str	r0, [sp, #40]	@ 0x28
 8008b7e:	464d      	mov	r5, r9
 8008b80:	4603      	mov	r3, r0
 8008b82:	2a65      	cmp	r2, #101	@ 0x65
 8008b84:	d001      	beq.n	8008b8a <_strtod_l+0x172>
 8008b86:	2a45      	cmp	r2, #69	@ 0x45
 8008b88:	d114      	bne.n	8008bb4 <_strtod_l+0x19c>
 8008b8a:	b91d      	cbnz	r5, 8008b94 <_strtod_l+0x17c>
 8008b8c:	9a08      	ldr	r2, [sp, #32]
 8008b8e:	4302      	orrs	r2, r0
 8008b90:	d096      	beq.n	8008ac0 <_strtod_l+0xa8>
 8008b92:	2500      	movs	r5, #0
 8008b94:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008b96:	1c62      	adds	r2, r4, #1
 8008b98:	9219      	str	r2, [sp, #100]	@ 0x64
 8008b9a:	7862      	ldrb	r2, [r4, #1]
 8008b9c:	2a2b      	cmp	r2, #43	@ 0x2b
 8008b9e:	d07a      	beq.n	8008c96 <_strtod_l+0x27e>
 8008ba0:	2a2d      	cmp	r2, #45	@ 0x2d
 8008ba2:	d07e      	beq.n	8008ca2 <_strtod_l+0x28a>
 8008ba4:	f04f 0c00 	mov.w	ip, #0
 8008ba8:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8008bac:	2909      	cmp	r1, #9
 8008bae:	f240 8085 	bls.w	8008cbc <_strtod_l+0x2a4>
 8008bb2:	9419      	str	r4, [sp, #100]	@ 0x64
 8008bb4:	f04f 0800 	mov.w	r8, #0
 8008bb8:	e0a5      	b.n	8008d06 <_strtod_l+0x2ee>
 8008bba:	2300      	movs	r3, #0
 8008bbc:	e7c8      	b.n	8008b50 <_strtod_l+0x138>
 8008bbe:	f1b9 0f08 	cmp.w	r9, #8
 8008bc2:	bfd8      	it	le
 8008bc4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8008bc6:	f100 0001 	add.w	r0, r0, #1
 8008bca:	bfda      	itte	le
 8008bcc:	fb02 3301 	mlale	r3, r2, r1, r3
 8008bd0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8008bd2:	fb02 3707 	mlagt	r7, r2, r7, r3
 8008bd6:	f109 0901 	add.w	r9, r9, #1
 8008bda:	9019      	str	r0, [sp, #100]	@ 0x64
 8008bdc:	e7bf      	b.n	8008b5e <_strtod_l+0x146>
 8008bde:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008be0:	1c5a      	adds	r2, r3, #1
 8008be2:	9219      	str	r2, [sp, #100]	@ 0x64
 8008be4:	785a      	ldrb	r2, [r3, #1]
 8008be6:	f1b9 0f00 	cmp.w	r9, #0
 8008bea:	d03b      	beq.n	8008c64 <_strtod_l+0x24c>
 8008bec:	900a      	str	r0, [sp, #40]	@ 0x28
 8008bee:	464d      	mov	r5, r9
 8008bf0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8008bf4:	2b09      	cmp	r3, #9
 8008bf6:	d912      	bls.n	8008c1e <_strtod_l+0x206>
 8008bf8:	2301      	movs	r3, #1
 8008bfa:	e7c2      	b.n	8008b82 <_strtod_l+0x16a>
 8008bfc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008bfe:	1c5a      	adds	r2, r3, #1
 8008c00:	9219      	str	r2, [sp, #100]	@ 0x64
 8008c02:	785a      	ldrb	r2, [r3, #1]
 8008c04:	3001      	adds	r0, #1
 8008c06:	2a30      	cmp	r2, #48	@ 0x30
 8008c08:	d0f8      	beq.n	8008bfc <_strtod_l+0x1e4>
 8008c0a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8008c0e:	2b08      	cmp	r3, #8
 8008c10:	f200 84d2 	bhi.w	80095b8 <_strtod_l+0xba0>
 8008c14:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008c16:	900a      	str	r0, [sp, #40]	@ 0x28
 8008c18:	2000      	movs	r0, #0
 8008c1a:	930c      	str	r3, [sp, #48]	@ 0x30
 8008c1c:	4605      	mov	r5, r0
 8008c1e:	3a30      	subs	r2, #48	@ 0x30
 8008c20:	f100 0301 	add.w	r3, r0, #1
 8008c24:	d018      	beq.n	8008c58 <_strtod_l+0x240>
 8008c26:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008c28:	4419      	add	r1, r3
 8008c2a:	910a      	str	r1, [sp, #40]	@ 0x28
 8008c2c:	462e      	mov	r6, r5
 8008c2e:	f04f 0e0a 	mov.w	lr, #10
 8008c32:	1c71      	adds	r1, r6, #1
 8008c34:	eba1 0c05 	sub.w	ip, r1, r5
 8008c38:	4563      	cmp	r3, ip
 8008c3a:	dc15      	bgt.n	8008c68 <_strtod_l+0x250>
 8008c3c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8008c40:	182b      	adds	r3, r5, r0
 8008c42:	2b08      	cmp	r3, #8
 8008c44:	f105 0501 	add.w	r5, r5, #1
 8008c48:	4405      	add	r5, r0
 8008c4a:	dc1a      	bgt.n	8008c82 <_strtod_l+0x26a>
 8008c4c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008c4e:	230a      	movs	r3, #10
 8008c50:	fb03 2301 	mla	r3, r3, r1, r2
 8008c54:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008c56:	2300      	movs	r3, #0
 8008c58:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008c5a:	1c51      	adds	r1, r2, #1
 8008c5c:	9119      	str	r1, [sp, #100]	@ 0x64
 8008c5e:	7852      	ldrb	r2, [r2, #1]
 8008c60:	4618      	mov	r0, r3
 8008c62:	e7c5      	b.n	8008bf0 <_strtod_l+0x1d8>
 8008c64:	4648      	mov	r0, r9
 8008c66:	e7ce      	b.n	8008c06 <_strtod_l+0x1ee>
 8008c68:	2e08      	cmp	r6, #8
 8008c6a:	dc05      	bgt.n	8008c78 <_strtod_l+0x260>
 8008c6c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8008c6e:	fb0e f606 	mul.w	r6, lr, r6
 8008c72:	960b      	str	r6, [sp, #44]	@ 0x2c
 8008c74:	460e      	mov	r6, r1
 8008c76:	e7dc      	b.n	8008c32 <_strtod_l+0x21a>
 8008c78:	2910      	cmp	r1, #16
 8008c7a:	bfd8      	it	le
 8008c7c:	fb0e f707 	mulle.w	r7, lr, r7
 8008c80:	e7f8      	b.n	8008c74 <_strtod_l+0x25c>
 8008c82:	2b0f      	cmp	r3, #15
 8008c84:	bfdc      	itt	le
 8008c86:	230a      	movle	r3, #10
 8008c88:	fb03 2707 	mlale	r7, r3, r7, r2
 8008c8c:	e7e3      	b.n	8008c56 <_strtod_l+0x23e>
 8008c8e:	2300      	movs	r3, #0
 8008c90:	930a      	str	r3, [sp, #40]	@ 0x28
 8008c92:	2301      	movs	r3, #1
 8008c94:	e77a      	b.n	8008b8c <_strtod_l+0x174>
 8008c96:	f04f 0c00 	mov.w	ip, #0
 8008c9a:	1ca2      	adds	r2, r4, #2
 8008c9c:	9219      	str	r2, [sp, #100]	@ 0x64
 8008c9e:	78a2      	ldrb	r2, [r4, #2]
 8008ca0:	e782      	b.n	8008ba8 <_strtod_l+0x190>
 8008ca2:	f04f 0c01 	mov.w	ip, #1
 8008ca6:	e7f8      	b.n	8008c9a <_strtod_l+0x282>
 8008ca8:	0800d2e0 	.word	0x0800d2e0
 8008cac:	0800d0f8 	.word	0x0800d0f8
 8008cb0:	7ff00000 	.word	0x7ff00000
 8008cb4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008cb6:	1c51      	adds	r1, r2, #1
 8008cb8:	9119      	str	r1, [sp, #100]	@ 0x64
 8008cba:	7852      	ldrb	r2, [r2, #1]
 8008cbc:	2a30      	cmp	r2, #48	@ 0x30
 8008cbe:	d0f9      	beq.n	8008cb4 <_strtod_l+0x29c>
 8008cc0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008cc4:	2908      	cmp	r1, #8
 8008cc6:	f63f af75 	bhi.w	8008bb4 <_strtod_l+0x19c>
 8008cca:	3a30      	subs	r2, #48	@ 0x30
 8008ccc:	9209      	str	r2, [sp, #36]	@ 0x24
 8008cce:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008cd0:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008cd2:	f04f 080a 	mov.w	r8, #10
 8008cd6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008cd8:	1c56      	adds	r6, r2, #1
 8008cda:	9619      	str	r6, [sp, #100]	@ 0x64
 8008cdc:	7852      	ldrb	r2, [r2, #1]
 8008cde:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8008ce2:	f1be 0f09 	cmp.w	lr, #9
 8008ce6:	d939      	bls.n	8008d5c <_strtod_l+0x344>
 8008ce8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008cea:	1a76      	subs	r6, r6, r1
 8008cec:	2e08      	cmp	r6, #8
 8008cee:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8008cf2:	dc03      	bgt.n	8008cfc <_strtod_l+0x2e4>
 8008cf4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008cf6:	4588      	cmp	r8, r1
 8008cf8:	bfa8      	it	ge
 8008cfa:	4688      	movge	r8, r1
 8008cfc:	f1bc 0f00 	cmp.w	ip, #0
 8008d00:	d001      	beq.n	8008d06 <_strtod_l+0x2ee>
 8008d02:	f1c8 0800 	rsb	r8, r8, #0
 8008d06:	2d00      	cmp	r5, #0
 8008d08:	d14e      	bne.n	8008da8 <_strtod_l+0x390>
 8008d0a:	9908      	ldr	r1, [sp, #32]
 8008d0c:	4308      	orrs	r0, r1
 8008d0e:	f47f aebc 	bne.w	8008a8a <_strtod_l+0x72>
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	f47f aed4 	bne.w	8008ac0 <_strtod_l+0xa8>
 8008d18:	2a69      	cmp	r2, #105	@ 0x69
 8008d1a:	d028      	beq.n	8008d6e <_strtod_l+0x356>
 8008d1c:	dc25      	bgt.n	8008d6a <_strtod_l+0x352>
 8008d1e:	2a49      	cmp	r2, #73	@ 0x49
 8008d20:	d025      	beq.n	8008d6e <_strtod_l+0x356>
 8008d22:	2a4e      	cmp	r2, #78	@ 0x4e
 8008d24:	f47f aecc 	bne.w	8008ac0 <_strtod_l+0xa8>
 8008d28:	499a      	ldr	r1, [pc, #616]	@ (8008f94 <_strtod_l+0x57c>)
 8008d2a:	a819      	add	r0, sp, #100	@ 0x64
 8008d2c:	f002 fc34 	bl	800b598 <__match>
 8008d30:	2800      	cmp	r0, #0
 8008d32:	f43f aec5 	beq.w	8008ac0 <_strtod_l+0xa8>
 8008d36:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008d38:	781b      	ldrb	r3, [r3, #0]
 8008d3a:	2b28      	cmp	r3, #40	@ 0x28
 8008d3c:	d12e      	bne.n	8008d9c <_strtod_l+0x384>
 8008d3e:	4996      	ldr	r1, [pc, #600]	@ (8008f98 <_strtod_l+0x580>)
 8008d40:	aa1c      	add	r2, sp, #112	@ 0x70
 8008d42:	a819      	add	r0, sp, #100	@ 0x64
 8008d44:	f002 fc3c 	bl	800b5c0 <__hexnan>
 8008d48:	2805      	cmp	r0, #5
 8008d4a:	d127      	bne.n	8008d9c <_strtod_l+0x384>
 8008d4c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008d4e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8008d52:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8008d56:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8008d5a:	e696      	b.n	8008a8a <_strtod_l+0x72>
 8008d5c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008d5e:	fb08 2101 	mla	r1, r8, r1, r2
 8008d62:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8008d66:	9209      	str	r2, [sp, #36]	@ 0x24
 8008d68:	e7b5      	b.n	8008cd6 <_strtod_l+0x2be>
 8008d6a:	2a6e      	cmp	r2, #110	@ 0x6e
 8008d6c:	e7da      	b.n	8008d24 <_strtod_l+0x30c>
 8008d6e:	498b      	ldr	r1, [pc, #556]	@ (8008f9c <_strtod_l+0x584>)
 8008d70:	a819      	add	r0, sp, #100	@ 0x64
 8008d72:	f002 fc11 	bl	800b598 <__match>
 8008d76:	2800      	cmp	r0, #0
 8008d78:	f43f aea2 	beq.w	8008ac0 <_strtod_l+0xa8>
 8008d7c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008d7e:	4988      	ldr	r1, [pc, #544]	@ (8008fa0 <_strtod_l+0x588>)
 8008d80:	3b01      	subs	r3, #1
 8008d82:	a819      	add	r0, sp, #100	@ 0x64
 8008d84:	9319      	str	r3, [sp, #100]	@ 0x64
 8008d86:	f002 fc07 	bl	800b598 <__match>
 8008d8a:	b910      	cbnz	r0, 8008d92 <_strtod_l+0x37a>
 8008d8c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008d8e:	3301      	adds	r3, #1
 8008d90:	9319      	str	r3, [sp, #100]	@ 0x64
 8008d92:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8008fb0 <_strtod_l+0x598>
 8008d96:	f04f 0a00 	mov.w	sl, #0
 8008d9a:	e676      	b.n	8008a8a <_strtod_l+0x72>
 8008d9c:	4881      	ldr	r0, [pc, #516]	@ (8008fa4 <_strtod_l+0x58c>)
 8008d9e:	f001 fac7 	bl	800a330 <nan>
 8008da2:	ec5b ab10 	vmov	sl, fp, d0
 8008da6:	e670      	b.n	8008a8a <_strtod_l+0x72>
 8008da8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008daa:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8008dac:	eba8 0303 	sub.w	r3, r8, r3
 8008db0:	f1b9 0f00 	cmp.w	r9, #0
 8008db4:	bf08      	it	eq
 8008db6:	46a9      	moveq	r9, r5
 8008db8:	2d10      	cmp	r5, #16
 8008dba:	9309      	str	r3, [sp, #36]	@ 0x24
 8008dbc:	462c      	mov	r4, r5
 8008dbe:	bfa8      	it	ge
 8008dc0:	2410      	movge	r4, #16
 8008dc2:	f7f7 fbcf 	bl	8000564 <__aeabi_ui2d>
 8008dc6:	2d09      	cmp	r5, #9
 8008dc8:	4682      	mov	sl, r0
 8008dca:	468b      	mov	fp, r1
 8008dcc:	dc13      	bgt.n	8008df6 <_strtod_l+0x3de>
 8008dce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	f43f ae5a 	beq.w	8008a8a <_strtod_l+0x72>
 8008dd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008dd8:	dd78      	ble.n	8008ecc <_strtod_l+0x4b4>
 8008dda:	2b16      	cmp	r3, #22
 8008ddc:	dc5f      	bgt.n	8008e9e <_strtod_l+0x486>
 8008dde:	4972      	ldr	r1, [pc, #456]	@ (8008fa8 <_strtod_l+0x590>)
 8008de0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008de4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008de8:	4652      	mov	r2, sl
 8008dea:	465b      	mov	r3, fp
 8008dec:	f7f7 fc34 	bl	8000658 <__aeabi_dmul>
 8008df0:	4682      	mov	sl, r0
 8008df2:	468b      	mov	fp, r1
 8008df4:	e649      	b.n	8008a8a <_strtod_l+0x72>
 8008df6:	4b6c      	ldr	r3, [pc, #432]	@ (8008fa8 <_strtod_l+0x590>)
 8008df8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008dfc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008e00:	f7f7 fc2a 	bl	8000658 <__aeabi_dmul>
 8008e04:	4682      	mov	sl, r0
 8008e06:	4638      	mov	r0, r7
 8008e08:	468b      	mov	fp, r1
 8008e0a:	f7f7 fbab 	bl	8000564 <__aeabi_ui2d>
 8008e0e:	4602      	mov	r2, r0
 8008e10:	460b      	mov	r3, r1
 8008e12:	4650      	mov	r0, sl
 8008e14:	4659      	mov	r1, fp
 8008e16:	f7f7 fa69 	bl	80002ec <__adddf3>
 8008e1a:	2d0f      	cmp	r5, #15
 8008e1c:	4682      	mov	sl, r0
 8008e1e:	468b      	mov	fp, r1
 8008e20:	ddd5      	ble.n	8008dce <_strtod_l+0x3b6>
 8008e22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e24:	1b2c      	subs	r4, r5, r4
 8008e26:	441c      	add	r4, r3
 8008e28:	2c00      	cmp	r4, #0
 8008e2a:	f340 8093 	ble.w	8008f54 <_strtod_l+0x53c>
 8008e2e:	f014 030f 	ands.w	r3, r4, #15
 8008e32:	d00a      	beq.n	8008e4a <_strtod_l+0x432>
 8008e34:	495c      	ldr	r1, [pc, #368]	@ (8008fa8 <_strtod_l+0x590>)
 8008e36:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008e3a:	4652      	mov	r2, sl
 8008e3c:	465b      	mov	r3, fp
 8008e3e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008e42:	f7f7 fc09 	bl	8000658 <__aeabi_dmul>
 8008e46:	4682      	mov	sl, r0
 8008e48:	468b      	mov	fp, r1
 8008e4a:	f034 040f 	bics.w	r4, r4, #15
 8008e4e:	d073      	beq.n	8008f38 <_strtod_l+0x520>
 8008e50:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8008e54:	dd49      	ble.n	8008eea <_strtod_l+0x4d2>
 8008e56:	2400      	movs	r4, #0
 8008e58:	46a0      	mov	r8, r4
 8008e5a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008e5c:	46a1      	mov	r9, r4
 8008e5e:	9a05      	ldr	r2, [sp, #20]
 8008e60:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8008fb0 <_strtod_l+0x598>
 8008e64:	2322      	movs	r3, #34	@ 0x22
 8008e66:	6013      	str	r3, [r2, #0]
 8008e68:	f04f 0a00 	mov.w	sl, #0
 8008e6c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	f43f ae0b 	beq.w	8008a8a <_strtod_l+0x72>
 8008e74:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008e76:	9805      	ldr	r0, [sp, #20]
 8008e78:	f002 fc90 	bl	800b79c <_Bfree>
 8008e7c:	9805      	ldr	r0, [sp, #20]
 8008e7e:	4649      	mov	r1, r9
 8008e80:	f002 fc8c 	bl	800b79c <_Bfree>
 8008e84:	9805      	ldr	r0, [sp, #20]
 8008e86:	4641      	mov	r1, r8
 8008e88:	f002 fc88 	bl	800b79c <_Bfree>
 8008e8c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008e8e:	9805      	ldr	r0, [sp, #20]
 8008e90:	f002 fc84 	bl	800b79c <_Bfree>
 8008e94:	9805      	ldr	r0, [sp, #20]
 8008e96:	4621      	mov	r1, r4
 8008e98:	f002 fc80 	bl	800b79c <_Bfree>
 8008e9c:	e5f5      	b.n	8008a8a <_strtod_l+0x72>
 8008e9e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008ea0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8008ea4:	4293      	cmp	r3, r2
 8008ea6:	dbbc      	blt.n	8008e22 <_strtod_l+0x40a>
 8008ea8:	4c3f      	ldr	r4, [pc, #252]	@ (8008fa8 <_strtod_l+0x590>)
 8008eaa:	f1c5 050f 	rsb	r5, r5, #15
 8008eae:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008eb2:	4652      	mov	r2, sl
 8008eb4:	465b      	mov	r3, fp
 8008eb6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008eba:	f7f7 fbcd 	bl	8000658 <__aeabi_dmul>
 8008ebe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ec0:	1b5d      	subs	r5, r3, r5
 8008ec2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008ec6:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008eca:	e78f      	b.n	8008dec <_strtod_l+0x3d4>
 8008ecc:	3316      	adds	r3, #22
 8008ece:	dba8      	blt.n	8008e22 <_strtod_l+0x40a>
 8008ed0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008ed2:	eba3 0808 	sub.w	r8, r3, r8
 8008ed6:	4b34      	ldr	r3, [pc, #208]	@ (8008fa8 <_strtod_l+0x590>)
 8008ed8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8008edc:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008ee0:	4650      	mov	r0, sl
 8008ee2:	4659      	mov	r1, fp
 8008ee4:	f7f7 fce2 	bl	80008ac <__aeabi_ddiv>
 8008ee8:	e782      	b.n	8008df0 <_strtod_l+0x3d8>
 8008eea:	2300      	movs	r3, #0
 8008eec:	4f2f      	ldr	r7, [pc, #188]	@ (8008fac <_strtod_l+0x594>)
 8008eee:	1124      	asrs	r4, r4, #4
 8008ef0:	4650      	mov	r0, sl
 8008ef2:	4659      	mov	r1, fp
 8008ef4:	461e      	mov	r6, r3
 8008ef6:	2c01      	cmp	r4, #1
 8008ef8:	dc21      	bgt.n	8008f3e <_strtod_l+0x526>
 8008efa:	b10b      	cbz	r3, 8008f00 <_strtod_l+0x4e8>
 8008efc:	4682      	mov	sl, r0
 8008efe:	468b      	mov	fp, r1
 8008f00:	492a      	ldr	r1, [pc, #168]	@ (8008fac <_strtod_l+0x594>)
 8008f02:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8008f06:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8008f0a:	4652      	mov	r2, sl
 8008f0c:	465b      	mov	r3, fp
 8008f0e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008f12:	f7f7 fba1 	bl	8000658 <__aeabi_dmul>
 8008f16:	4b26      	ldr	r3, [pc, #152]	@ (8008fb0 <_strtod_l+0x598>)
 8008f18:	460a      	mov	r2, r1
 8008f1a:	400b      	ands	r3, r1
 8008f1c:	4925      	ldr	r1, [pc, #148]	@ (8008fb4 <_strtod_l+0x59c>)
 8008f1e:	428b      	cmp	r3, r1
 8008f20:	4682      	mov	sl, r0
 8008f22:	d898      	bhi.n	8008e56 <_strtod_l+0x43e>
 8008f24:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008f28:	428b      	cmp	r3, r1
 8008f2a:	bf86      	itte	hi
 8008f2c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8008fb8 <_strtod_l+0x5a0>
 8008f30:	f04f 3aff 	movhi.w	sl, #4294967295
 8008f34:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008f38:	2300      	movs	r3, #0
 8008f3a:	9308      	str	r3, [sp, #32]
 8008f3c:	e076      	b.n	800902c <_strtod_l+0x614>
 8008f3e:	07e2      	lsls	r2, r4, #31
 8008f40:	d504      	bpl.n	8008f4c <_strtod_l+0x534>
 8008f42:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008f46:	f7f7 fb87 	bl	8000658 <__aeabi_dmul>
 8008f4a:	2301      	movs	r3, #1
 8008f4c:	3601      	adds	r6, #1
 8008f4e:	1064      	asrs	r4, r4, #1
 8008f50:	3708      	adds	r7, #8
 8008f52:	e7d0      	b.n	8008ef6 <_strtod_l+0x4de>
 8008f54:	d0f0      	beq.n	8008f38 <_strtod_l+0x520>
 8008f56:	4264      	negs	r4, r4
 8008f58:	f014 020f 	ands.w	r2, r4, #15
 8008f5c:	d00a      	beq.n	8008f74 <_strtod_l+0x55c>
 8008f5e:	4b12      	ldr	r3, [pc, #72]	@ (8008fa8 <_strtod_l+0x590>)
 8008f60:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008f64:	4650      	mov	r0, sl
 8008f66:	4659      	mov	r1, fp
 8008f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f6c:	f7f7 fc9e 	bl	80008ac <__aeabi_ddiv>
 8008f70:	4682      	mov	sl, r0
 8008f72:	468b      	mov	fp, r1
 8008f74:	1124      	asrs	r4, r4, #4
 8008f76:	d0df      	beq.n	8008f38 <_strtod_l+0x520>
 8008f78:	2c1f      	cmp	r4, #31
 8008f7a:	dd1f      	ble.n	8008fbc <_strtod_l+0x5a4>
 8008f7c:	2400      	movs	r4, #0
 8008f7e:	46a0      	mov	r8, r4
 8008f80:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008f82:	46a1      	mov	r9, r4
 8008f84:	9a05      	ldr	r2, [sp, #20]
 8008f86:	2322      	movs	r3, #34	@ 0x22
 8008f88:	f04f 0a00 	mov.w	sl, #0
 8008f8c:	f04f 0b00 	mov.w	fp, #0
 8008f90:	6013      	str	r3, [r2, #0]
 8008f92:	e76b      	b.n	8008e6c <_strtod_l+0x454>
 8008f94:	0800d107 	.word	0x0800d107
 8008f98:	0800d2cc 	.word	0x0800d2cc
 8008f9c:	0800d0ff 	.word	0x0800d0ff
 8008fa0:	0800d139 	.word	0x0800d139
 8008fa4:	0800d2c8 	.word	0x0800d2c8
 8008fa8:	0800d358 	.word	0x0800d358
 8008fac:	0800d330 	.word	0x0800d330
 8008fb0:	7ff00000 	.word	0x7ff00000
 8008fb4:	7ca00000 	.word	0x7ca00000
 8008fb8:	7fefffff 	.word	0x7fefffff
 8008fbc:	f014 0310 	ands.w	r3, r4, #16
 8008fc0:	bf18      	it	ne
 8008fc2:	236a      	movne	r3, #106	@ 0x6a
 8008fc4:	4ea9      	ldr	r6, [pc, #676]	@ (800926c <_strtod_l+0x854>)
 8008fc6:	9308      	str	r3, [sp, #32]
 8008fc8:	4650      	mov	r0, sl
 8008fca:	4659      	mov	r1, fp
 8008fcc:	2300      	movs	r3, #0
 8008fce:	07e7      	lsls	r7, r4, #31
 8008fd0:	d504      	bpl.n	8008fdc <_strtod_l+0x5c4>
 8008fd2:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008fd6:	f7f7 fb3f 	bl	8000658 <__aeabi_dmul>
 8008fda:	2301      	movs	r3, #1
 8008fdc:	1064      	asrs	r4, r4, #1
 8008fde:	f106 0608 	add.w	r6, r6, #8
 8008fe2:	d1f4      	bne.n	8008fce <_strtod_l+0x5b6>
 8008fe4:	b10b      	cbz	r3, 8008fea <_strtod_l+0x5d2>
 8008fe6:	4682      	mov	sl, r0
 8008fe8:	468b      	mov	fp, r1
 8008fea:	9b08      	ldr	r3, [sp, #32]
 8008fec:	b1b3      	cbz	r3, 800901c <_strtod_l+0x604>
 8008fee:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008ff2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	4659      	mov	r1, fp
 8008ffa:	dd0f      	ble.n	800901c <_strtod_l+0x604>
 8008ffc:	2b1f      	cmp	r3, #31
 8008ffe:	dd56      	ble.n	80090ae <_strtod_l+0x696>
 8009000:	2b34      	cmp	r3, #52	@ 0x34
 8009002:	bfde      	ittt	le
 8009004:	f04f 33ff 	movle.w	r3, #4294967295
 8009008:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800900c:	4093      	lslle	r3, r2
 800900e:	f04f 0a00 	mov.w	sl, #0
 8009012:	bfcc      	ite	gt
 8009014:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009018:	ea03 0b01 	andle.w	fp, r3, r1
 800901c:	2200      	movs	r2, #0
 800901e:	2300      	movs	r3, #0
 8009020:	4650      	mov	r0, sl
 8009022:	4659      	mov	r1, fp
 8009024:	f7f7 fd80 	bl	8000b28 <__aeabi_dcmpeq>
 8009028:	2800      	cmp	r0, #0
 800902a:	d1a7      	bne.n	8008f7c <_strtod_l+0x564>
 800902c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800902e:	9300      	str	r3, [sp, #0]
 8009030:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009032:	9805      	ldr	r0, [sp, #20]
 8009034:	462b      	mov	r3, r5
 8009036:	464a      	mov	r2, r9
 8009038:	f002 fc18 	bl	800b86c <__s2b>
 800903c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800903e:	2800      	cmp	r0, #0
 8009040:	f43f af09 	beq.w	8008e56 <_strtod_l+0x43e>
 8009044:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009046:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009048:	2a00      	cmp	r2, #0
 800904a:	eba3 0308 	sub.w	r3, r3, r8
 800904e:	bfa8      	it	ge
 8009050:	2300      	movge	r3, #0
 8009052:	9312      	str	r3, [sp, #72]	@ 0x48
 8009054:	2400      	movs	r4, #0
 8009056:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800905a:	9316      	str	r3, [sp, #88]	@ 0x58
 800905c:	46a0      	mov	r8, r4
 800905e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009060:	9805      	ldr	r0, [sp, #20]
 8009062:	6859      	ldr	r1, [r3, #4]
 8009064:	f002 fb5a 	bl	800b71c <_Balloc>
 8009068:	4681      	mov	r9, r0
 800906a:	2800      	cmp	r0, #0
 800906c:	f43f aef7 	beq.w	8008e5e <_strtod_l+0x446>
 8009070:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009072:	691a      	ldr	r2, [r3, #16]
 8009074:	3202      	adds	r2, #2
 8009076:	f103 010c 	add.w	r1, r3, #12
 800907a:	0092      	lsls	r2, r2, #2
 800907c:	300c      	adds	r0, #12
 800907e:	f001 f949 	bl	800a314 <memcpy>
 8009082:	ec4b ab10 	vmov	d0, sl, fp
 8009086:	9805      	ldr	r0, [sp, #20]
 8009088:	aa1c      	add	r2, sp, #112	@ 0x70
 800908a:	a91b      	add	r1, sp, #108	@ 0x6c
 800908c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009090:	f002 ff20 	bl	800bed4 <__d2b>
 8009094:	901a      	str	r0, [sp, #104]	@ 0x68
 8009096:	2800      	cmp	r0, #0
 8009098:	f43f aee1 	beq.w	8008e5e <_strtod_l+0x446>
 800909c:	9805      	ldr	r0, [sp, #20]
 800909e:	2101      	movs	r1, #1
 80090a0:	f002 fc7a 	bl	800b998 <__i2b>
 80090a4:	4680      	mov	r8, r0
 80090a6:	b948      	cbnz	r0, 80090bc <_strtod_l+0x6a4>
 80090a8:	f04f 0800 	mov.w	r8, #0
 80090ac:	e6d7      	b.n	8008e5e <_strtod_l+0x446>
 80090ae:	f04f 32ff 	mov.w	r2, #4294967295
 80090b2:	fa02 f303 	lsl.w	r3, r2, r3
 80090b6:	ea03 0a0a 	and.w	sl, r3, sl
 80090ba:	e7af      	b.n	800901c <_strtod_l+0x604>
 80090bc:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80090be:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80090c0:	2d00      	cmp	r5, #0
 80090c2:	bfab      	itete	ge
 80090c4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80090c6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80090c8:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80090ca:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80090cc:	bfac      	ite	ge
 80090ce:	18ef      	addge	r7, r5, r3
 80090d0:	1b5e      	sublt	r6, r3, r5
 80090d2:	9b08      	ldr	r3, [sp, #32]
 80090d4:	1aed      	subs	r5, r5, r3
 80090d6:	4415      	add	r5, r2
 80090d8:	4b65      	ldr	r3, [pc, #404]	@ (8009270 <_strtod_l+0x858>)
 80090da:	3d01      	subs	r5, #1
 80090dc:	429d      	cmp	r5, r3
 80090de:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80090e2:	da50      	bge.n	8009186 <_strtod_l+0x76e>
 80090e4:	1b5b      	subs	r3, r3, r5
 80090e6:	2b1f      	cmp	r3, #31
 80090e8:	eba2 0203 	sub.w	r2, r2, r3
 80090ec:	f04f 0101 	mov.w	r1, #1
 80090f0:	dc3d      	bgt.n	800916e <_strtod_l+0x756>
 80090f2:	fa01 f303 	lsl.w	r3, r1, r3
 80090f6:	9313      	str	r3, [sp, #76]	@ 0x4c
 80090f8:	2300      	movs	r3, #0
 80090fa:	9310      	str	r3, [sp, #64]	@ 0x40
 80090fc:	18bd      	adds	r5, r7, r2
 80090fe:	9b08      	ldr	r3, [sp, #32]
 8009100:	42af      	cmp	r7, r5
 8009102:	4416      	add	r6, r2
 8009104:	441e      	add	r6, r3
 8009106:	463b      	mov	r3, r7
 8009108:	bfa8      	it	ge
 800910a:	462b      	movge	r3, r5
 800910c:	42b3      	cmp	r3, r6
 800910e:	bfa8      	it	ge
 8009110:	4633      	movge	r3, r6
 8009112:	2b00      	cmp	r3, #0
 8009114:	bfc2      	ittt	gt
 8009116:	1aed      	subgt	r5, r5, r3
 8009118:	1af6      	subgt	r6, r6, r3
 800911a:	1aff      	subgt	r7, r7, r3
 800911c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800911e:	2b00      	cmp	r3, #0
 8009120:	dd16      	ble.n	8009150 <_strtod_l+0x738>
 8009122:	4641      	mov	r1, r8
 8009124:	9805      	ldr	r0, [sp, #20]
 8009126:	461a      	mov	r2, r3
 8009128:	f002 fcee 	bl	800bb08 <__pow5mult>
 800912c:	4680      	mov	r8, r0
 800912e:	2800      	cmp	r0, #0
 8009130:	d0ba      	beq.n	80090a8 <_strtod_l+0x690>
 8009132:	4601      	mov	r1, r0
 8009134:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009136:	9805      	ldr	r0, [sp, #20]
 8009138:	f002 fc44 	bl	800b9c4 <__multiply>
 800913c:	900a      	str	r0, [sp, #40]	@ 0x28
 800913e:	2800      	cmp	r0, #0
 8009140:	f43f ae8d 	beq.w	8008e5e <_strtod_l+0x446>
 8009144:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009146:	9805      	ldr	r0, [sp, #20]
 8009148:	f002 fb28 	bl	800b79c <_Bfree>
 800914c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800914e:	931a      	str	r3, [sp, #104]	@ 0x68
 8009150:	2d00      	cmp	r5, #0
 8009152:	dc1d      	bgt.n	8009190 <_strtod_l+0x778>
 8009154:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009156:	2b00      	cmp	r3, #0
 8009158:	dd23      	ble.n	80091a2 <_strtod_l+0x78a>
 800915a:	4649      	mov	r1, r9
 800915c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800915e:	9805      	ldr	r0, [sp, #20]
 8009160:	f002 fcd2 	bl	800bb08 <__pow5mult>
 8009164:	4681      	mov	r9, r0
 8009166:	b9e0      	cbnz	r0, 80091a2 <_strtod_l+0x78a>
 8009168:	f04f 0900 	mov.w	r9, #0
 800916c:	e677      	b.n	8008e5e <_strtod_l+0x446>
 800916e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009172:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009176:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800917a:	35e2      	adds	r5, #226	@ 0xe2
 800917c:	fa01 f305 	lsl.w	r3, r1, r5
 8009180:	9310      	str	r3, [sp, #64]	@ 0x40
 8009182:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009184:	e7ba      	b.n	80090fc <_strtod_l+0x6e4>
 8009186:	2300      	movs	r3, #0
 8009188:	9310      	str	r3, [sp, #64]	@ 0x40
 800918a:	2301      	movs	r3, #1
 800918c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800918e:	e7b5      	b.n	80090fc <_strtod_l+0x6e4>
 8009190:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009192:	9805      	ldr	r0, [sp, #20]
 8009194:	462a      	mov	r2, r5
 8009196:	f002 fd11 	bl	800bbbc <__lshift>
 800919a:	901a      	str	r0, [sp, #104]	@ 0x68
 800919c:	2800      	cmp	r0, #0
 800919e:	d1d9      	bne.n	8009154 <_strtod_l+0x73c>
 80091a0:	e65d      	b.n	8008e5e <_strtod_l+0x446>
 80091a2:	2e00      	cmp	r6, #0
 80091a4:	dd07      	ble.n	80091b6 <_strtod_l+0x79e>
 80091a6:	4649      	mov	r1, r9
 80091a8:	9805      	ldr	r0, [sp, #20]
 80091aa:	4632      	mov	r2, r6
 80091ac:	f002 fd06 	bl	800bbbc <__lshift>
 80091b0:	4681      	mov	r9, r0
 80091b2:	2800      	cmp	r0, #0
 80091b4:	d0d8      	beq.n	8009168 <_strtod_l+0x750>
 80091b6:	2f00      	cmp	r7, #0
 80091b8:	dd08      	ble.n	80091cc <_strtod_l+0x7b4>
 80091ba:	4641      	mov	r1, r8
 80091bc:	9805      	ldr	r0, [sp, #20]
 80091be:	463a      	mov	r2, r7
 80091c0:	f002 fcfc 	bl	800bbbc <__lshift>
 80091c4:	4680      	mov	r8, r0
 80091c6:	2800      	cmp	r0, #0
 80091c8:	f43f ae49 	beq.w	8008e5e <_strtod_l+0x446>
 80091cc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80091ce:	9805      	ldr	r0, [sp, #20]
 80091d0:	464a      	mov	r2, r9
 80091d2:	f002 fd7b 	bl	800bccc <__mdiff>
 80091d6:	4604      	mov	r4, r0
 80091d8:	2800      	cmp	r0, #0
 80091da:	f43f ae40 	beq.w	8008e5e <_strtod_l+0x446>
 80091de:	68c3      	ldr	r3, [r0, #12]
 80091e0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80091e2:	2300      	movs	r3, #0
 80091e4:	60c3      	str	r3, [r0, #12]
 80091e6:	4641      	mov	r1, r8
 80091e8:	f002 fd54 	bl	800bc94 <__mcmp>
 80091ec:	2800      	cmp	r0, #0
 80091ee:	da45      	bge.n	800927c <_strtod_l+0x864>
 80091f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80091f2:	ea53 030a 	orrs.w	r3, r3, sl
 80091f6:	d16b      	bne.n	80092d0 <_strtod_l+0x8b8>
 80091f8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d167      	bne.n	80092d0 <_strtod_l+0x8b8>
 8009200:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009204:	0d1b      	lsrs	r3, r3, #20
 8009206:	051b      	lsls	r3, r3, #20
 8009208:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800920c:	d960      	bls.n	80092d0 <_strtod_l+0x8b8>
 800920e:	6963      	ldr	r3, [r4, #20]
 8009210:	b913      	cbnz	r3, 8009218 <_strtod_l+0x800>
 8009212:	6923      	ldr	r3, [r4, #16]
 8009214:	2b01      	cmp	r3, #1
 8009216:	dd5b      	ble.n	80092d0 <_strtod_l+0x8b8>
 8009218:	4621      	mov	r1, r4
 800921a:	2201      	movs	r2, #1
 800921c:	9805      	ldr	r0, [sp, #20]
 800921e:	f002 fccd 	bl	800bbbc <__lshift>
 8009222:	4641      	mov	r1, r8
 8009224:	4604      	mov	r4, r0
 8009226:	f002 fd35 	bl	800bc94 <__mcmp>
 800922a:	2800      	cmp	r0, #0
 800922c:	dd50      	ble.n	80092d0 <_strtod_l+0x8b8>
 800922e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009232:	9a08      	ldr	r2, [sp, #32]
 8009234:	0d1b      	lsrs	r3, r3, #20
 8009236:	051b      	lsls	r3, r3, #20
 8009238:	2a00      	cmp	r2, #0
 800923a:	d06a      	beq.n	8009312 <_strtod_l+0x8fa>
 800923c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009240:	d867      	bhi.n	8009312 <_strtod_l+0x8fa>
 8009242:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8009246:	f67f ae9d 	bls.w	8008f84 <_strtod_l+0x56c>
 800924a:	4b0a      	ldr	r3, [pc, #40]	@ (8009274 <_strtod_l+0x85c>)
 800924c:	4650      	mov	r0, sl
 800924e:	4659      	mov	r1, fp
 8009250:	2200      	movs	r2, #0
 8009252:	f7f7 fa01 	bl	8000658 <__aeabi_dmul>
 8009256:	4b08      	ldr	r3, [pc, #32]	@ (8009278 <_strtod_l+0x860>)
 8009258:	400b      	ands	r3, r1
 800925a:	4682      	mov	sl, r0
 800925c:	468b      	mov	fp, r1
 800925e:	2b00      	cmp	r3, #0
 8009260:	f47f ae08 	bne.w	8008e74 <_strtod_l+0x45c>
 8009264:	9a05      	ldr	r2, [sp, #20]
 8009266:	2322      	movs	r3, #34	@ 0x22
 8009268:	6013      	str	r3, [r2, #0]
 800926a:	e603      	b.n	8008e74 <_strtod_l+0x45c>
 800926c:	0800d2f8 	.word	0x0800d2f8
 8009270:	fffffc02 	.word	0xfffffc02
 8009274:	39500000 	.word	0x39500000
 8009278:	7ff00000 	.word	0x7ff00000
 800927c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009280:	d165      	bne.n	800934e <_strtod_l+0x936>
 8009282:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009284:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009288:	b35a      	cbz	r2, 80092e2 <_strtod_l+0x8ca>
 800928a:	4a9f      	ldr	r2, [pc, #636]	@ (8009508 <_strtod_l+0xaf0>)
 800928c:	4293      	cmp	r3, r2
 800928e:	d12b      	bne.n	80092e8 <_strtod_l+0x8d0>
 8009290:	9b08      	ldr	r3, [sp, #32]
 8009292:	4651      	mov	r1, sl
 8009294:	b303      	cbz	r3, 80092d8 <_strtod_l+0x8c0>
 8009296:	4b9d      	ldr	r3, [pc, #628]	@ (800950c <_strtod_l+0xaf4>)
 8009298:	465a      	mov	r2, fp
 800929a:	4013      	ands	r3, r2
 800929c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80092a0:	f04f 32ff 	mov.w	r2, #4294967295
 80092a4:	d81b      	bhi.n	80092de <_strtod_l+0x8c6>
 80092a6:	0d1b      	lsrs	r3, r3, #20
 80092a8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80092ac:	fa02 f303 	lsl.w	r3, r2, r3
 80092b0:	4299      	cmp	r1, r3
 80092b2:	d119      	bne.n	80092e8 <_strtod_l+0x8d0>
 80092b4:	4b96      	ldr	r3, [pc, #600]	@ (8009510 <_strtod_l+0xaf8>)
 80092b6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80092b8:	429a      	cmp	r2, r3
 80092ba:	d102      	bne.n	80092c2 <_strtod_l+0x8aa>
 80092bc:	3101      	adds	r1, #1
 80092be:	f43f adce 	beq.w	8008e5e <_strtod_l+0x446>
 80092c2:	4b92      	ldr	r3, [pc, #584]	@ (800950c <_strtod_l+0xaf4>)
 80092c4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80092c6:	401a      	ands	r2, r3
 80092c8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80092cc:	f04f 0a00 	mov.w	sl, #0
 80092d0:	9b08      	ldr	r3, [sp, #32]
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d1b9      	bne.n	800924a <_strtod_l+0x832>
 80092d6:	e5cd      	b.n	8008e74 <_strtod_l+0x45c>
 80092d8:	f04f 33ff 	mov.w	r3, #4294967295
 80092dc:	e7e8      	b.n	80092b0 <_strtod_l+0x898>
 80092de:	4613      	mov	r3, r2
 80092e0:	e7e6      	b.n	80092b0 <_strtod_l+0x898>
 80092e2:	ea53 030a 	orrs.w	r3, r3, sl
 80092e6:	d0a2      	beq.n	800922e <_strtod_l+0x816>
 80092e8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80092ea:	b1db      	cbz	r3, 8009324 <_strtod_l+0x90c>
 80092ec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80092ee:	4213      	tst	r3, r2
 80092f0:	d0ee      	beq.n	80092d0 <_strtod_l+0x8b8>
 80092f2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80092f4:	9a08      	ldr	r2, [sp, #32]
 80092f6:	4650      	mov	r0, sl
 80092f8:	4659      	mov	r1, fp
 80092fa:	b1bb      	cbz	r3, 800932c <_strtod_l+0x914>
 80092fc:	f7ff fb6e 	bl	80089dc <sulp>
 8009300:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009304:	ec53 2b10 	vmov	r2, r3, d0
 8009308:	f7f6 fff0 	bl	80002ec <__adddf3>
 800930c:	4682      	mov	sl, r0
 800930e:	468b      	mov	fp, r1
 8009310:	e7de      	b.n	80092d0 <_strtod_l+0x8b8>
 8009312:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8009316:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800931a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800931e:	f04f 3aff 	mov.w	sl, #4294967295
 8009322:	e7d5      	b.n	80092d0 <_strtod_l+0x8b8>
 8009324:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009326:	ea13 0f0a 	tst.w	r3, sl
 800932a:	e7e1      	b.n	80092f0 <_strtod_l+0x8d8>
 800932c:	f7ff fb56 	bl	80089dc <sulp>
 8009330:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009334:	ec53 2b10 	vmov	r2, r3, d0
 8009338:	f7f6 ffd6 	bl	80002e8 <__aeabi_dsub>
 800933c:	2200      	movs	r2, #0
 800933e:	2300      	movs	r3, #0
 8009340:	4682      	mov	sl, r0
 8009342:	468b      	mov	fp, r1
 8009344:	f7f7 fbf0 	bl	8000b28 <__aeabi_dcmpeq>
 8009348:	2800      	cmp	r0, #0
 800934a:	d0c1      	beq.n	80092d0 <_strtod_l+0x8b8>
 800934c:	e61a      	b.n	8008f84 <_strtod_l+0x56c>
 800934e:	4641      	mov	r1, r8
 8009350:	4620      	mov	r0, r4
 8009352:	f002 fe17 	bl	800bf84 <__ratio>
 8009356:	ec57 6b10 	vmov	r6, r7, d0
 800935a:	2200      	movs	r2, #0
 800935c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009360:	4630      	mov	r0, r6
 8009362:	4639      	mov	r1, r7
 8009364:	f7f7 fbf4 	bl	8000b50 <__aeabi_dcmple>
 8009368:	2800      	cmp	r0, #0
 800936a:	d06f      	beq.n	800944c <_strtod_l+0xa34>
 800936c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800936e:	2b00      	cmp	r3, #0
 8009370:	d17a      	bne.n	8009468 <_strtod_l+0xa50>
 8009372:	f1ba 0f00 	cmp.w	sl, #0
 8009376:	d158      	bne.n	800942a <_strtod_l+0xa12>
 8009378:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800937a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800937e:	2b00      	cmp	r3, #0
 8009380:	d15a      	bne.n	8009438 <_strtod_l+0xa20>
 8009382:	4b64      	ldr	r3, [pc, #400]	@ (8009514 <_strtod_l+0xafc>)
 8009384:	2200      	movs	r2, #0
 8009386:	4630      	mov	r0, r6
 8009388:	4639      	mov	r1, r7
 800938a:	f7f7 fbd7 	bl	8000b3c <__aeabi_dcmplt>
 800938e:	2800      	cmp	r0, #0
 8009390:	d159      	bne.n	8009446 <_strtod_l+0xa2e>
 8009392:	4630      	mov	r0, r6
 8009394:	4639      	mov	r1, r7
 8009396:	4b60      	ldr	r3, [pc, #384]	@ (8009518 <_strtod_l+0xb00>)
 8009398:	2200      	movs	r2, #0
 800939a:	f7f7 f95d 	bl	8000658 <__aeabi_dmul>
 800939e:	4606      	mov	r6, r0
 80093a0:	460f      	mov	r7, r1
 80093a2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80093a6:	9606      	str	r6, [sp, #24]
 80093a8:	9307      	str	r3, [sp, #28]
 80093aa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80093ae:	4d57      	ldr	r5, [pc, #348]	@ (800950c <_strtod_l+0xaf4>)
 80093b0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80093b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80093b6:	401d      	ands	r5, r3
 80093b8:	4b58      	ldr	r3, [pc, #352]	@ (800951c <_strtod_l+0xb04>)
 80093ba:	429d      	cmp	r5, r3
 80093bc:	f040 80b2 	bne.w	8009524 <_strtod_l+0xb0c>
 80093c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80093c2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80093c6:	ec4b ab10 	vmov	d0, sl, fp
 80093ca:	f002 fd13 	bl	800bdf4 <__ulp>
 80093ce:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80093d2:	ec51 0b10 	vmov	r0, r1, d0
 80093d6:	f7f7 f93f 	bl	8000658 <__aeabi_dmul>
 80093da:	4652      	mov	r2, sl
 80093dc:	465b      	mov	r3, fp
 80093de:	f7f6 ff85 	bl	80002ec <__adddf3>
 80093e2:	460b      	mov	r3, r1
 80093e4:	4949      	ldr	r1, [pc, #292]	@ (800950c <_strtod_l+0xaf4>)
 80093e6:	4a4e      	ldr	r2, [pc, #312]	@ (8009520 <_strtod_l+0xb08>)
 80093e8:	4019      	ands	r1, r3
 80093ea:	4291      	cmp	r1, r2
 80093ec:	4682      	mov	sl, r0
 80093ee:	d942      	bls.n	8009476 <_strtod_l+0xa5e>
 80093f0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80093f2:	4b47      	ldr	r3, [pc, #284]	@ (8009510 <_strtod_l+0xaf8>)
 80093f4:	429a      	cmp	r2, r3
 80093f6:	d103      	bne.n	8009400 <_strtod_l+0x9e8>
 80093f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80093fa:	3301      	adds	r3, #1
 80093fc:	f43f ad2f 	beq.w	8008e5e <_strtod_l+0x446>
 8009400:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8009510 <_strtod_l+0xaf8>
 8009404:	f04f 3aff 	mov.w	sl, #4294967295
 8009408:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800940a:	9805      	ldr	r0, [sp, #20]
 800940c:	f002 f9c6 	bl	800b79c <_Bfree>
 8009410:	9805      	ldr	r0, [sp, #20]
 8009412:	4649      	mov	r1, r9
 8009414:	f002 f9c2 	bl	800b79c <_Bfree>
 8009418:	9805      	ldr	r0, [sp, #20]
 800941a:	4641      	mov	r1, r8
 800941c:	f002 f9be 	bl	800b79c <_Bfree>
 8009420:	9805      	ldr	r0, [sp, #20]
 8009422:	4621      	mov	r1, r4
 8009424:	f002 f9ba 	bl	800b79c <_Bfree>
 8009428:	e619      	b.n	800905e <_strtod_l+0x646>
 800942a:	f1ba 0f01 	cmp.w	sl, #1
 800942e:	d103      	bne.n	8009438 <_strtod_l+0xa20>
 8009430:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009432:	2b00      	cmp	r3, #0
 8009434:	f43f ada6 	beq.w	8008f84 <_strtod_l+0x56c>
 8009438:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80094e8 <_strtod_l+0xad0>
 800943c:	4f35      	ldr	r7, [pc, #212]	@ (8009514 <_strtod_l+0xafc>)
 800943e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009442:	2600      	movs	r6, #0
 8009444:	e7b1      	b.n	80093aa <_strtod_l+0x992>
 8009446:	4f34      	ldr	r7, [pc, #208]	@ (8009518 <_strtod_l+0xb00>)
 8009448:	2600      	movs	r6, #0
 800944a:	e7aa      	b.n	80093a2 <_strtod_l+0x98a>
 800944c:	4b32      	ldr	r3, [pc, #200]	@ (8009518 <_strtod_l+0xb00>)
 800944e:	4630      	mov	r0, r6
 8009450:	4639      	mov	r1, r7
 8009452:	2200      	movs	r2, #0
 8009454:	f7f7 f900 	bl	8000658 <__aeabi_dmul>
 8009458:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800945a:	4606      	mov	r6, r0
 800945c:	460f      	mov	r7, r1
 800945e:	2b00      	cmp	r3, #0
 8009460:	d09f      	beq.n	80093a2 <_strtod_l+0x98a>
 8009462:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009466:	e7a0      	b.n	80093aa <_strtod_l+0x992>
 8009468:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80094f0 <_strtod_l+0xad8>
 800946c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009470:	ec57 6b17 	vmov	r6, r7, d7
 8009474:	e799      	b.n	80093aa <_strtod_l+0x992>
 8009476:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800947a:	9b08      	ldr	r3, [sp, #32]
 800947c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009480:	2b00      	cmp	r3, #0
 8009482:	d1c1      	bne.n	8009408 <_strtod_l+0x9f0>
 8009484:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009488:	0d1b      	lsrs	r3, r3, #20
 800948a:	051b      	lsls	r3, r3, #20
 800948c:	429d      	cmp	r5, r3
 800948e:	d1bb      	bne.n	8009408 <_strtod_l+0x9f0>
 8009490:	4630      	mov	r0, r6
 8009492:	4639      	mov	r1, r7
 8009494:	f7f7 fc40 	bl	8000d18 <__aeabi_d2lz>
 8009498:	f7f7 f8b0 	bl	80005fc <__aeabi_l2d>
 800949c:	4602      	mov	r2, r0
 800949e:	460b      	mov	r3, r1
 80094a0:	4630      	mov	r0, r6
 80094a2:	4639      	mov	r1, r7
 80094a4:	f7f6 ff20 	bl	80002e8 <__aeabi_dsub>
 80094a8:	460b      	mov	r3, r1
 80094aa:	4602      	mov	r2, r0
 80094ac:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80094b0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80094b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80094b6:	ea46 060a 	orr.w	r6, r6, sl
 80094ba:	431e      	orrs	r6, r3
 80094bc:	d06f      	beq.n	800959e <_strtod_l+0xb86>
 80094be:	a30e      	add	r3, pc, #56	@ (adr r3, 80094f8 <_strtod_l+0xae0>)
 80094c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094c4:	f7f7 fb3a 	bl	8000b3c <__aeabi_dcmplt>
 80094c8:	2800      	cmp	r0, #0
 80094ca:	f47f acd3 	bne.w	8008e74 <_strtod_l+0x45c>
 80094ce:	a30c      	add	r3, pc, #48	@ (adr r3, 8009500 <_strtod_l+0xae8>)
 80094d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094d4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80094d8:	f7f7 fb4e 	bl	8000b78 <__aeabi_dcmpgt>
 80094dc:	2800      	cmp	r0, #0
 80094de:	d093      	beq.n	8009408 <_strtod_l+0x9f0>
 80094e0:	e4c8      	b.n	8008e74 <_strtod_l+0x45c>
 80094e2:	bf00      	nop
 80094e4:	f3af 8000 	nop.w
 80094e8:	00000000 	.word	0x00000000
 80094ec:	bff00000 	.word	0xbff00000
 80094f0:	00000000 	.word	0x00000000
 80094f4:	3ff00000 	.word	0x3ff00000
 80094f8:	94a03595 	.word	0x94a03595
 80094fc:	3fdfffff 	.word	0x3fdfffff
 8009500:	35afe535 	.word	0x35afe535
 8009504:	3fe00000 	.word	0x3fe00000
 8009508:	000fffff 	.word	0x000fffff
 800950c:	7ff00000 	.word	0x7ff00000
 8009510:	7fefffff 	.word	0x7fefffff
 8009514:	3ff00000 	.word	0x3ff00000
 8009518:	3fe00000 	.word	0x3fe00000
 800951c:	7fe00000 	.word	0x7fe00000
 8009520:	7c9fffff 	.word	0x7c9fffff
 8009524:	9b08      	ldr	r3, [sp, #32]
 8009526:	b323      	cbz	r3, 8009572 <_strtod_l+0xb5a>
 8009528:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800952c:	d821      	bhi.n	8009572 <_strtod_l+0xb5a>
 800952e:	a328      	add	r3, pc, #160	@ (adr r3, 80095d0 <_strtod_l+0xbb8>)
 8009530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009534:	4630      	mov	r0, r6
 8009536:	4639      	mov	r1, r7
 8009538:	f7f7 fb0a 	bl	8000b50 <__aeabi_dcmple>
 800953c:	b1a0      	cbz	r0, 8009568 <_strtod_l+0xb50>
 800953e:	4639      	mov	r1, r7
 8009540:	4630      	mov	r0, r6
 8009542:	f7f7 fb61 	bl	8000c08 <__aeabi_d2uiz>
 8009546:	2801      	cmp	r0, #1
 8009548:	bf38      	it	cc
 800954a:	2001      	movcc	r0, #1
 800954c:	f7f7 f80a 	bl	8000564 <__aeabi_ui2d>
 8009550:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009552:	4606      	mov	r6, r0
 8009554:	460f      	mov	r7, r1
 8009556:	b9fb      	cbnz	r3, 8009598 <_strtod_l+0xb80>
 8009558:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800955c:	9014      	str	r0, [sp, #80]	@ 0x50
 800955e:	9315      	str	r3, [sp, #84]	@ 0x54
 8009560:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009564:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009568:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800956a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800956e:	1b5b      	subs	r3, r3, r5
 8009570:	9311      	str	r3, [sp, #68]	@ 0x44
 8009572:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009576:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800957a:	f002 fc3b 	bl	800bdf4 <__ulp>
 800957e:	4650      	mov	r0, sl
 8009580:	ec53 2b10 	vmov	r2, r3, d0
 8009584:	4659      	mov	r1, fp
 8009586:	f7f7 f867 	bl	8000658 <__aeabi_dmul>
 800958a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800958e:	f7f6 fead 	bl	80002ec <__adddf3>
 8009592:	4682      	mov	sl, r0
 8009594:	468b      	mov	fp, r1
 8009596:	e770      	b.n	800947a <_strtod_l+0xa62>
 8009598:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800959c:	e7e0      	b.n	8009560 <_strtod_l+0xb48>
 800959e:	a30e      	add	r3, pc, #56	@ (adr r3, 80095d8 <_strtod_l+0xbc0>)
 80095a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095a4:	f7f7 faca 	bl	8000b3c <__aeabi_dcmplt>
 80095a8:	e798      	b.n	80094dc <_strtod_l+0xac4>
 80095aa:	2300      	movs	r3, #0
 80095ac:	930e      	str	r3, [sp, #56]	@ 0x38
 80095ae:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80095b0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80095b2:	6013      	str	r3, [r2, #0]
 80095b4:	f7ff ba6d 	b.w	8008a92 <_strtod_l+0x7a>
 80095b8:	2a65      	cmp	r2, #101	@ 0x65
 80095ba:	f43f ab68 	beq.w	8008c8e <_strtod_l+0x276>
 80095be:	2a45      	cmp	r2, #69	@ 0x45
 80095c0:	f43f ab65 	beq.w	8008c8e <_strtod_l+0x276>
 80095c4:	2301      	movs	r3, #1
 80095c6:	f7ff bba0 	b.w	8008d0a <_strtod_l+0x2f2>
 80095ca:	bf00      	nop
 80095cc:	f3af 8000 	nop.w
 80095d0:	ffc00000 	.word	0xffc00000
 80095d4:	41dfffff 	.word	0x41dfffff
 80095d8:	94a03595 	.word	0x94a03595
 80095dc:	3fcfffff 	.word	0x3fcfffff

080095e0 <strtod>:
 80095e0:	460a      	mov	r2, r1
 80095e2:	4601      	mov	r1, r0
 80095e4:	4802      	ldr	r0, [pc, #8]	@ (80095f0 <strtod+0x10>)
 80095e6:	4b03      	ldr	r3, [pc, #12]	@ (80095f4 <strtod+0x14>)
 80095e8:	6800      	ldr	r0, [r0, #0]
 80095ea:	f7ff ba15 	b.w	8008a18 <_strtod_l>
 80095ee:	bf00      	nop
 80095f0:	20000188 	.word	0x20000188
 80095f4:	2000001c 	.word	0x2000001c

080095f8 <__cvt>:
 80095f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80095fc:	ec57 6b10 	vmov	r6, r7, d0
 8009600:	2f00      	cmp	r7, #0
 8009602:	460c      	mov	r4, r1
 8009604:	4619      	mov	r1, r3
 8009606:	463b      	mov	r3, r7
 8009608:	bfbb      	ittet	lt
 800960a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800960e:	461f      	movlt	r7, r3
 8009610:	2300      	movge	r3, #0
 8009612:	232d      	movlt	r3, #45	@ 0x2d
 8009614:	700b      	strb	r3, [r1, #0]
 8009616:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009618:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800961c:	4691      	mov	r9, r2
 800961e:	f023 0820 	bic.w	r8, r3, #32
 8009622:	bfbc      	itt	lt
 8009624:	4632      	movlt	r2, r6
 8009626:	4616      	movlt	r6, r2
 8009628:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800962c:	d005      	beq.n	800963a <__cvt+0x42>
 800962e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009632:	d100      	bne.n	8009636 <__cvt+0x3e>
 8009634:	3401      	adds	r4, #1
 8009636:	2102      	movs	r1, #2
 8009638:	e000      	b.n	800963c <__cvt+0x44>
 800963a:	2103      	movs	r1, #3
 800963c:	ab03      	add	r3, sp, #12
 800963e:	9301      	str	r3, [sp, #4]
 8009640:	ab02      	add	r3, sp, #8
 8009642:	9300      	str	r3, [sp, #0]
 8009644:	ec47 6b10 	vmov	d0, r6, r7
 8009648:	4653      	mov	r3, sl
 800964a:	4622      	mov	r2, r4
 800964c:	f000 ff00 	bl	800a450 <_dtoa_r>
 8009650:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009654:	4605      	mov	r5, r0
 8009656:	d119      	bne.n	800968c <__cvt+0x94>
 8009658:	f019 0f01 	tst.w	r9, #1
 800965c:	d00e      	beq.n	800967c <__cvt+0x84>
 800965e:	eb00 0904 	add.w	r9, r0, r4
 8009662:	2200      	movs	r2, #0
 8009664:	2300      	movs	r3, #0
 8009666:	4630      	mov	r0, r6
 8009668:	4639      	mov	r1, r7
 800966a:	f7f7 fa5d 	bl	8000b28 <__aeabi_dcmpeq>
 800966e:	b108      	cbz	r0, 8009674 <__cvt+0x7c>
 8009670:	f8cd 900c 	str.w	r9, [sp, #12]
 8009674:	2230      	movs	r2, #48	@ 0x30
 8009676:	9b03      	ldr	r3, [sp, #12]
 8009678:	454b      	cmp	r3, r9
 800967a:	d31e      	bcc.n	80096ba <__cvt+0xc2>
 800967c:	9b03      	ldr	r3, [sp, #12]
 800967e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009680:	1b5b      	subs	r3, r3, r5
 8009682:	4628      	mov	r0, r5
 8009684:	6013      	str	r3, [r2, #0]
 8009686:	b004      	add	sp, #16
 8009688:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800968c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009690:	eb00 0904 	add.w	r9, r0, r4
 8009694:	d1e5      	bne.n	8009662 <__cvt+0x6a>
 8009696:	7803      	ldrb	r3, [r0, #0]
 8009698:	2b30      	cmp	r3, #48	@ 0x30
 800969a:	d10a      	bne.n	80096b2 <__cvt+0xba>
 800969c:	2200      	movs	r2, #0
 800969e:	2300      	movs	r3, #0
 80096a0:	4630      	mov	r0, r6
 80096a2:	4639      	mov	r1, r7
 80096a4:	f7f7 fa40 	bl	8000b28 <__aeabi_dcmpeq>
 80096a8:	b918      	cbnz	r0, 80096b2 <__cvt+0xba>
 80096aa:	f1c4 0401 	rsb	r4, r4, #1
 80096ae:	f8ca 4000 	str.w	r4, [sl]
 80096b2:	f8da 3000 	ldr.w	r3, [sl]
 80096b6:	4499      	add	r9, r3
 80096b8:	e7d3      	b.n	8009662 <__cvt+0x6a>
 80096ba:	1c59      	adds	r1, r3, #1
 80096bc:	9103      	str	r1, [sp, #12]
 80096be:	701a      	strb	r2, [r3, #0]
 80096c0:	e7d9      	b.n	8009676 <__cvt+0x7e>

080096c2 <__exponent>:
 80096c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80096c4:	2900      	cmp	r1, #0
 80096c6:	bfba      	itte	lt
 80096c8:	4249      	neglt	r1, r1
 80096ca:	232d      	movlt	r3, #45	@ 0x2d
 80096cc:	232b      	movge	r3, #43	@ 0x2b
 80096ce:	2909      	cmp	r1, #9
 80096d0:	7002      	strb	r2, [r0, #0]
 80096d2:	7043      	strb	r3, [r0, #1]
 80096d4:	dd29      	ble.n	800972a <__exponent+0x68>
 80096d6:	f10d 0307 	add.w	r3, sp, #7
 80096da:	461d      	mov	r5, r3
 80096dc:	270a      	movs	r7, #10
 80096de:	461a      	mov	r2, r3
 80096e0:	fbb1 f6f7 	udiv	r6, r1, r7
 80096e4:	fb07 1416 	mls	r4, r7, r6, r1
 80096e8:	3430      	adds	r4, #48	@ 0x30
 80096ea:	f802 4c01 	strb.w	r4, [r2, #-1]
 80096ee:	460c      	mov	r4, r1
 80096f0:	2c63      	cmp	r4, #99	@ 0x63
 80096f2:	f103 33ff 	add.w	r3, r3, #4294967295
 80096f6:	4631      	mov	r1, r6
 80096f8:	dcf1      	bgt.n	80096de <__exponent+0x1c>
 80096fa:	3130      	adds	r1, #48	@ 0x30
 80096fc:	1e94      	subs	r4, r2, #2
 80096fe:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009702:	1c41      	adds	r1, r0, #1
 8009704:	4623      	mov	r3, r4
 8009706:	42ab      	cmp	r3, r5
 8009708:	d30a      	bcc.n	8009720 <__exponent+0x5e>
 800970a:	f10d 0309 	add.w	r3, sp, #9
 800970e:	1a9b      	subs	r3, r3, r2
 8009710:	42ac      	cmp	r4, r5
 8009712:	bf88      	it	hi
 8009714:	2300      	movhi	r3, #0
 8009716:	3302      	adds	r3, #2
 8009718:	4403      	add	r3, r0
 800971a:	1a18      	subs	r0, r3, r0
 800971c:	b003      	add	sp, #12
 800971e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009720:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009724:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009728:	e7ed      	b.n	8009706 <__exponent+0x44>
 800972a:	2330      	movs	r3, #48	@ 0x30
 800972c:	3130      	adds	r1, #48	@ 0x30
 800972e:	7083      	strb	r3, [r0, #2]
 8009730:	70c1      	strb	r1, [r0, #3]
 8009732:	1d03      	adds	r3, r0, #4
 8009734:	e7f1      	b.n	800971a <__exponent+0x58>
	...

08009738 <_printf_float>:
 8009738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800973c:	b08d      	sub	sp, #52	@ 0x34
 800973e:	460c      	mov	r4, r1
 8009740:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009744:	4616      	mov	r6, r2
 8009746:	461f      	mov	r7, r3
 8009748:	4605      	mov	r5, r0
 800974a:	f000 fd01 	bl	800a150 <_localeconv_r>
 800974e:	6803      	ldr	r3, [r0, #0]
 8009750:	9304      	str	r3, [sp, #16]
 8009752:	4618      	mov	r0, r3
 8009754:	f7f6 fdbc 	bl	80002d0 <strlen>
 8009758:	2300      	movs	r3, #0
 800975a:	930a      	str	r3, [sp, #40]	@ 0x28
 800975c:	f8d8 3000 	ldr.w	r3, [r8]
 8009760:	9005      	str	r0, [sp, #20]
 8009762:	3307      	adds	r3, #7
 8009764:	f023 0307 	bic.w	r3, r3, #7
 8009768:	f103 0208 	add.w	r2, r3, #8
 800976c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009770:	f8d4 b000 	ldr.w	fp, [r4]
 8009774:	f8c8 2000 	str.w	r2, [r8]
 8009778:	e9d3 8900 	ldrd	r8, r9, [r3]
 800977c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009780:	9307      	str	r3, [sp, #28]
 8009782:	f8cd 8018 	str.w	r8, [sp, #24]
 8009786:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800978a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800978e:	4b9c      	ldr	r3, [pc, #624]	@ (8009a00 <_printf_float+0x2c8>)
 8009790:	f04f 32ff 	mov.w	r2, #4294967295
 8009794:	f7f7 f9fa 	bl	8000b8c <__aeabi_dcmpun>
 8009798:	bb70      	cbnz	r0, 80097f8 <_printf_float+0xc0>
 800979a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800979e:	4b98      	ldr	r3, [pc, #608]	@ (8009a00 <_printf_float+0x2c8>)
 80097a0:	f04f 32ff 	mov.w	r2, #4294967295
 80097a4:	f7f7 f9d4 	bl	8000b50 <__aeabi_dcmple>
 80097a8:	bb30      	cbnz	r0, 80097f8 <_printf_float+0xc0>
 80097aa:	2200      	movs	r2, #0
 80097ac:	2300      	movs	r3, #0
 80097ae:	4640      	mov	r0, r8
 80097b0:	4649      	mov	r1, r9
 80097b2:	f7f7 f9c3 	bl	8000b3c <__aeabi_dcmplt>
 80097b6:	b110      	cbz	r0, 80097be <_printf_float+0x86>
 80097b8:	232d      	movs	r3, #45	@ 0x2d
 80097ba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80097be:	4a91      	ldr	r2, [pc, #580]	@ (8009a04 <_printf_float+0x2cc>)
 80097c0:	4b91      	ldr	r3, [pc, #580]	@ (8009a08 <_printf_float+0x2d0>)
 80097c2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80097c6:	bf8c      	ite	hi
 80097c8:	4690      	movhi	r8, r2
 80097ca:	4698      	movls	r8, r3
 80097cc:	2303      	movs	r3, #3
 80097ce:	6123      	str	r3, [r4, #16]
 80097d0:	f02b 0304 	bic.w	r3, fp, #4
 80097d4:	6023      	str	r3, [r4, #0]
 80097d6:	f04f 0900 	mov.w	r9, #0
 80097da:	9700      	str	r7, [sp, #0]
 80097dc:	4633      	mov	r3, r6
 80097de:	aa0b      	add	r2, sp, #44	@ 0x2c
 80097e0:	4621      	mov	r1, r4
 80097e2:	4628      	mov	r0, r5
 80097e4:	f000 f9d2 	bl	8009b8c <_printf_common>
 80097e8:	3001      	adds	r0, #1
 80097ea:	f040 808d 	bne.w	8009908 <_printf_float+0x1d0>
 80097ee:	f04f 30ff 	mov.w	r0, #4294967295
 80097f2:	b00d      	add	sp, #52	@ 0x34
 80097f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097f8:	4642      	mov	r2, r8
 80097fa:	464b      	mov	r3, r9
 80097fc:	4640      	mov	r0, r8
 80097fe:	4649      	mov	r1, r9
 8009800:	f7f7 f9c4 	bl	8000b8c <__aeabi_dcmpun>
 8009804:	b140      	cbz	r0, 8009818 <_printf_float+0xe0>
 8009806:	464b      	mov	r3, r9
 8009808:	2b00      	cmp	r3, #0
 800980a:	bfbc      	itt	lt
 800980c:	232d      	movlt	r3, #45	@ 0x2d
 800980e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009812:	4a7e      	ldr	r2, [pc, #504]	@ (8009a0c <_printf_float+0x2d4>)
 8009814:	4b7e      	ldr	r3, [pc, #504]	@ (8009a10 <_printf_float+0x2d8>)
 8009816:	e7d4      	b.n	80097c2 <_printf_float+0x8a>
 8009818:	6863      	ldr	r3, [r4, #4]
 800981a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800981e:	9206      	str	r2, [sp, #24]
 8009820:	1c5a      	adds	r2, r3, #1
 8009822:	d13b      	bne.n	800989c <_printf_float+0x164>
 8009824:	2306      	movs	r3, #6
 8009826:	6063      	str	r3, [r4, #4]
 8009828:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800982c:	2300      	movs	r3, #0
 800982e:	6022      	str	r2, [r4, #0]
 8009830:	9303      	str	r3, [sp, #12]
 8009832:	ab0a      	add	r3, sp, #40	@ 0x28
 8009834:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009838:	ab09      	add	r3, sp, #36	@ 0x24
 800983a:	9300      	str	r3, [sp, #0]
 800983c:	6861      	ldr	r1, [r4, #4]
 800983e:	ec49 8b10 	vmov	d0, r8, r9
 8009842:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009846:	4628      	mov	r0, r5
 8009848:	f7ff fed6 	bl	80095f8 <__cvt>
 800984c:	9b06      	ldr	r3, [sp, #24]
 800984e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009850:	2b47      	cmp	r3, #71	@ 0x47
 8009852:	4680      	mov	r8, r0
 8009854:	d129      	bne.n	80098aa <_printf_float+0x172>
 8009856:	1cc8      	adds	r0, r1, #3
 8009858:	db02      	blt.n	8009860 <_printf_float+0x128>
 800985a:	6863      	ldr	r3, [r4, #4]
 800985c:	4299      	cmp	r1, r3
 800985e:	dd41      	ble.n	80098e4 <_printf_float+0x1ac>
 8009860:	f1aa 0a02 	sub.w	sl, sl, #2
 8009864:	fa5f fa8a 	uxtb.w	sl, sl
 8009868:	3901      	subs	r1, #1
 800986a:	4652      	mov	r2, sl
 800986c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009870:	9109      	str	r1, [sp, #36]	@ 0x24
 8009872:	f7ff ff26 	bl	80096c2 <__exponent>
 8009876:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009878:	1813      	adds	r3, r2, r0
 800987a:	2a01      	cmp	r2, #1
 800987c:	4681      	mov	r9, r0
 800987e:	6123      	str	r3, [r4, #16]
 8009880:	dc02      	bgt.n	8009888 <_printf_float+0x150>
 8009882:	6822      	ldr	r2, [r4, #0]
 8009884:	07d2      	lsls	r2, r2, #31
 8009886:	d501      	bpl.n	800988c <_printf_float+0x154>
 8009888:	3301      	adds	r3, #1
 800988a:	6123      	str	r3, [r4, #16]
 800988c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009890:	2b00      	cmp	r3, #0
 8009892:	d0a2      	beq.n	80097da <_printf_float+0xa2>
 8009894:	232d      	movs	r3, #45	@ 0x2d
 8009896:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800989a:	e79e      	b.n	80097da <_printf_float+0xa2>
 800989c:	9a06      	ldr	r2, [sp, #24]
 800989e:	2a47      	cmp	r2, #71	@ 0x47
 80098a0:	d1c2      	bne.n	8009828 <_printf_float+0xf0>
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d1c0      	bne.n	8009828 <_printf_float+0xf0>
 80098a6:	2301      	movs	r3, #1
 80098a8:	e7bd      	b.n	8009826 <_printf_float+0xee>
 80098aa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80098ae:	d9db      	bls.n	8009868 <_printf_float+0x130>
 80098b0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80098b4:	d118      	bne.n	80098e8 <_printf_float+0x1b0>
 80098b6:	2900      	cmp	r1, #0
 80098b8:	6863      	ldr	r3, [r4, #4]
 80098ba:	dd0b      	ble.n	80098d4 <_printf_float+0x19c>
 80098bc:	6121      	str	r1, [r4, #16]
 80098be:	b913      	cbnz	r3, 80098c6 <_printf_float+0x18e>
 80098c0:	6822      	ldr	r2, [r4, #0]
 80098c2:	07d0      	lsls	r0, r2, #31
 80098c4:	d502      	bpl.n	80098cc <_printf_float+0x194>
 80098c6:	3301      	adds	r3, #1
 80098c8:	440b      	add	r3, r1
 80098ca:	6123      	str	r3, [r4, #16]
 80098cc:	65a1      	str	r1, [r4, #88]	@ 0x58
 80098ce:	f04f 0900 	mov.w	r9, #0
 80098d2:	e7db      	b.n	800988c <_printf_float+0x154>
 80098d4:	b913      	cbnz	r3, 80098dc <_printf_float+0x1a4>
 80098d6:	6822      	ldr	r2, [r4, #0]
 80098d8:	07d2      	lsls	r2, r2, #31
 80098da:	d501      	bpl.n	80098e0 <_printf_float+0x1a8>
 80098dc:	3302      	adds	r3, #2
 80098de:	e7f4      	b.n	80098ca <_printf_float+0x192>
 80098e0:	2301      	movs	r3, #1
 80098e2:	e7f2      	b.n	80098ca <_printf_float+0x192>
 80098e4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80098e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80098ea:	4299      	cmp	r1, r3
 80098ec:	db05      	blt.n	80098fa <_printf_float+0x1c2>
 80098ee:	6823      	ldr	r3, [r4, #0]
 80098f0:	6121      	str	r1, [r4, #16]
 80098f2:	07d8      	lsls	r0, r3, #31
 80098f4:	d5ea      	bpl.n	80098cc <_printf_float+0x194>
 80098f6:	1c4b      	adds	r3, r1, #1
 80098f8:	e7e7      	b.n	80098ca <_printf_float+0x192>
 80098fa:	2900      	cmp	r1, #0
 80098fc:	bfd4      	ite	le
 80098fe:	f1c1 0202 	rsble	r2, r1, #2
 8009902:	2201      	movgt	r2, #1
 8009904:	4413      	add	r3, r2
 8009906:	e7e0      	b.n	80098ca <_printf_float+0x192>
 8009908:	6823      	ldr	r3, [r4, #0]
 800990a:	055a      	lsls	r2, r3, #21
 800990c:	d407      	bmi.n	800991e <_printf_float+0x1e6>
 800990e:	6923      	ldr	r3, [r4, #16]
 8009910:	4642      	mov	r2, r8
 8009912:	4631      	mov	r1, r6
 8009914:	4628      	mov	r0, r5
 8009916:	47b8      	blx	r7
 8009918:	3001      	adds	r0, #1
 800991a:	d12b      	bne.n	8009974 <_printf_float+0x23c>
 800991c:	e767      	b.n	80097ee <_printf_float+0xb6>
 800991e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009922:	f240 80dd 	bls.w	8009ae0 <_printf_float+0x3a8>
 8009926:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800992a:	2200      	movs	r2, #0
 800992c:	2300      	movs	r3, #0
 800992e:	f7f7 f8fb 	bl	8000b28 <__aeabi_dcmpeq>
 8009932:	2800      	cmp	r0, #0
 8009934:	d033      	beq.n	800999e <_printf_float+0x266>
 8009936:	4a37      	ldr	r2, [pc, #220]	@ (8009a14 <_printf_float+0x2dc>)
 8009938:	2301      	movs	r3, #1
 800993a:	4631      	mov	r1, r6
 800993c:	4628      	mov	r0, r5
 800993e:	47b8      	blx	r7
 8009940:	3001      	adds	r0, #1
 8009942:	f43f af54 	beq.w	80097ee <_printf_float+0xb6>
 8009946:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800994a:	4543      	cmp	r3, r8
 800994c:	db02      	blt.n	8009954 <_printf_float+0x21c>
 800994e:	6823      	ldr	r3, [r4, #0]
 8009950:	07d8      	lsls	r0, r3, #31
 8009952:	d50f      	bpl.n	8009974 <_printf_float+0x23c>
 8009954:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009958:	4631      	mov	r1, r6
 800995a:	4628      	mov	r0, r5
 800995c:	47b8      	blx	r7
 800995e:	3001      	adds	r0, #1
 8009960:	f43f af45 	beq.w	80097ee <_printf_float+0xb6>
 8009964:	f04f 0900 	mov.w	r9, #0
 8009968:	f108 38ff 	add.w	r8, r8, #4294967295
 800996c:	f104 0a1a 	add.w	sl, r4, #26
 8009970:	45c8      	cmp	r8, r9
 8009972:	dc09      	bgt.n	8009988 <_printf_float+0x250>
 8009974:	6823      	ldr	r3, [r4, #0]
 8009976:	079b      	lsls	r3, r3, #30
 8009978:	f100 8103 	bmi.w	8009b82 <_printf_float+0x44a>
 800997c:	68e0      	ldr	r0, [r4, #12]
 800997e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009980:	4298      	cmp	r0, r3
 8009982:	bfb8      	it	lt
 8009984:	4618      	movlt	r0, r3
 8009986:	e734      	b.n	80097f2 <_printf_float+0xba>
 8009988:	2301      	movs	r3, #1
 800998a:	4652      	mov	r2, sl
 800998c:	4631      	mov	r1, r6
 800998e:	4628      	mov	r0, r5
 8009990:	47b8      	blx	r7
 8009992:	3001      	adds	r0, #1
 8009994:	f43f af2b 	beq.w	80097ee <_printf_float+0xb6>
 8009998:	f109 0901 	add.w	r9, r9, #1
 800999c:	e7e8      	b.n	8009970 <_printf_float+0x238>
 800999e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	dc39      	bgt.n	8009a18 <_printf_float+0x2e0>
 80099a4:	4a1b      	ldr	r2, [pc, #108]	@ (8009a14 <_printf_float+0x2dc>)
 80099a6:	2301      	movs	r3, #1
 80099a8:	4631      	mov	r1, r6
 80099aa:	4628      	mov	r0, r5
 80099ac:	47b8      	blx	r7
 80099ae:	3001      	adds	r0, #1
 80099b0:	f43f af1d 	beq.w	80097ee <_printf_float+0xb6>
 80099b4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80099b8:	ea59 0303 	orrs.w	r3, r9, r3
 80099bc:	d102      	bne.n	80099c4 <_printf_float+0x28c>
 80099be:	6823      	ldr	r3, [r4, #0]
 80099c0:	07d9      	lsls	r1, r3, #31
 80099c2:	d5d7      	bpl.n	8009974 <_printf_float+0x23c>
 80099c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80099c8:	4631      	mov	r1, r6
 80099ca:	4628      	mov	r0, r5
 80099cc:	47b8      	blx	r7
 80099ce:	3001      	adds	r0, #1
 80099d0:	f43f af0d 	beq.w	80097ee <_printf_float+0xb6>
 80099d4:	f04f 0a00 	mov.w	sl, #0
 80099d8:	f104 0b1a 	add.w	fp, r4, #26
 80099dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099de:	425b      	negs	r3, r3
 80099e0:	4553      	cmp	r3, sl
 80099e2:	dc01      	bgt.n	80099e8 <_printf_float+0x2b0>
 80099e4:	464b      	mov	r3, r9
 80099e6:	e793      	b.n	8009910 <_printf_float+0x1d8>
 80099e8:	2301      	movs	r3, #1
 80099ea:	465a      	mov	r2, fp
 80099ec:	4631      	mov	r1, r6
 80099ee:	4628      	mov	r0, r5
 80099f0:	47b8      	blx	r7
 80099f2:	3001      	adds	r0, #1
 80099f4:	f43f aefb 	beq.w	80097ee <_printf_float+0xb6>
 80099f8:	f10a 0a01 	add.w	sl, sl, #1
 80099fc:	e7ee      	b.n	80099dc <_printf_float+0x2a4>
 80099fe:	bf00      	nop
 8009a00:	7fefffff 	.word	0x7fefffff
 8009a04:	0800d0fe 	.word	0x0800d0fe
 8009a08:	0800d0fa 	.word	0x0800d0fa
 8009a0c:	0800d106 	.word	0x0800d106
 8009a10:	0800d102 	.word	0x0800d102
 8009a14:	0800d10a 	.word	0x0800d10a
 8009a18:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009a1a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009a1e:	4553      	cmp	r3, sl
 8009a20:	bfa8      	it	ge
 8009a22:	4653      	movge	r3, sl
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	4699      	mov	r9, r3
 8009a28:	dc36      	bgt.n	8009a98 <_printf_float+0x360>
 8009a2a:	f04f 0b00 	mov.w	fp, #0
 8009a2e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009a32:	f104 021a 	add.w	r2, r4, #26
 8009a36:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009a38:	9306      	str	r3, [sp, #24]
 8009a3a:	eba3 0309 	sub.w	r3, r3, r9
 8009a3e:	455b      	cmp	r3, fp
 8009a40:	dc31      	bgt.n	8009aa6 <_printf_float+0x36e>
 8009a42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a44:	459a      	cmp	sl, r3
 8009a46:	dc3a      	bgt.n	8009abe <_printf_float+0x386>
 8009a48:	6823      	ldr	r3, [r4, #0]
 8009a4a:	07da      	lsls	r2, r3, #31
 8009a4c:	d437      	bmi.n	8009abe <_printf_float+0x386>
 8009a4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a50:	ebaa 0903 	sub.w	r9, sl, r3
 8009a54:	9b06      	ldr	r3, [sp, #24]
 8009a56:	ebaa 0303 	sub.w	r3, sl, r3
 8009a5a:	4599      	cmp	r9, r3
 8009a5c:	bfa8      	it	ge
 8009a5e:	4699      	movge	r9, r3
 8009a60:	f1b9 0f00 	cmp.w	r9, #0
 8009a64:	dc33      	bgt.n	8009ace <_printf_float+0x396>
 8009a66:	f04f 0800 	mov.w	r8, #0
 8009a6a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009a6e:	f104 0b1a 	add.w	fp, r4, #26
 8009a72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a74:	ebaa 0303 	sub.w	r3, sl, r3
 8009a78:	eba3 0309 	sub.w	r3, r3, r9
 8009a7c:	4543      	cmp	r3, r8
 8009a7e:	f77f af79 	ble.w	8009974 <_printf_float+0x23c>
 8009a82:	2301      	movs	r3, #1
 8009a84:	465a      	mov	r2, fp
 8009a86:	4631      	mov	r1, r6
 8009a88:	4628      	mov	r0, r5
 8009a8a:	47b8      	blx	r7
 8009a8c:	3001      	adds	r0, #1
 8009a8e:	f43f aeae 	beq.w	80097ee <_printf_float+0xb6>
 8009a92:	f108 0801 	add.w	r8, r8, #1
 8009a96:	e7ec      	b.n	8009a72 <_printf_float+0x33a>
 8009a98:	4642      	mov	r2, r8
 8009a9a:	4631      	mov	r1, r6
 8009a9c:	4628      	mov	r0, r5
 8009a9e:	47b8      	blx	r7
 8009aa0:	3001      	adds	r0, #1
 8009aa2:	d1c2      	bne.n	8009a2a <_printf_float+0x2f2>
 8009aa4:	e6a3      	b.n	80097ee <_printf_float+0xb6>
 8009aa6:	2301      	movs	r3, #1
 8009aa8:	4631      	mov	r1, r6
 8009aaa:	4628      	mov	r0, r5
 8009aac:	9206      	str	r2, [sp, #24]
 8009aae:	47b8      	blx	r7
 8009ab0:	3001      	adds	r0, #1
 8009ab2:	f43f ae9c 	beq.w	80097ee <_printf_float+0xb6>
 8009ab6:	9a06      	ldr	r2, [sp, #24]
 8009ab8:	f10b 0b01 	add.w	fp, fp, #1
 8009abc:	e7bb      	b.n	8009a36 <_printf_float+0x2fe>
 8009abe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009ac2:	4631      	mov	r1, r6
 8009ac4:	4628      	mov	r0, r5
 8009ac6:	47b8      	blx	r7
 8009ac8:	3001      	adds	r0, #1
 8009aca:	d1c0      	bne.n	8009a4e <_printf_float+0x316>
 8009acc:	e68f      	b.n	80097ee <_printf_float+0xb6>
 8009ace:	9a06      	ldr	r2, [sp, #24]
 8009ad0:	464b      	mov	r3, r9
 8009ad2:	4442      	add	r2, r8
 8009ad4:	4631      	mov	r1, r6
 8009ad6:	4628      	mov	r0, r5
 8009ad8:	47b8      	blx	r7
 8009ada:	3001      	adds	r0, #1
 8009adc:	d1c3      	bne.n	8009a66 <_printf_float+0x32e>
 8009ade:	e686      	b.n	80097ee <_printf_float+0xb6>
 8009ae0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009ae4:	f1ba 0f01 	cmp.w	sl, #1
 8009ae8:	dc01      	bgt.n	8009aee <_printf_float+0x3b6>
 8009aea:	07db      	lsls	r3, r3, #31
 8009aec:	d536      	bpl.n	8009b5c <_printf_float+0x424>
 8009aee:	2301      	movs	r3, #1
 8009af0:	4642      	mov	r2, r8
 8009af2:	4631      	mov	r1, r6
 8009af4:	4628      	mov	r0, r5
 8009af6:	47b8      	blx	r7
 8009af8:	3001      	adds	r0, #1
 8009afa:	f43f ae78 	beq.w	80097ee <_printf_float+0xb6>
 8009afe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009b02:	4631      	mov	r1, r6
 8009b04:	4628      	mov	r0, r5
 8009b06:	47b8      	blx	r7
 8009b08:	3001      	adds	r0, #1
 8009b0a:	f43f ae70 	beq.w	80097ee <_printf_float+0xb6>
 8009b0e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009b12:	2200      	movs	r2, #0
 8009b14:	2300      	movs	r3, #0
 8009b16:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009b1a:	f7f7 f805 	bl	8000b28 <__aeabi_dcmpeq>
 8009b1e:	b9c0      	cbnz	r0, 8009b52 <_printf_float+0x41a>
 8009b20:	4653      	mov	r3, sl
 8009b22:	f108 0201 	add.w	r2, r8, #1
 8009b26:	4631      	mov	r1, r6
 8009b28:	4628      	mov	r0, r5
 8009b2a:	47b8      	blx	r7
 8009b2c:	3001      	adds	r0, #1
 8009b2e:	d10c      	bne.n	8009b4a <_printf_float+0x412>
 8009b30:	e65d      	b.n	80097ee <_printf_float+0xb6>
 8009b32:	2301      	movs	r3, #1
 8009b34:	465a      	mov	r2, fp
 8009b36:	4631      	mov	r1, r6
 8009b38:	4628      	mov	r0, r5
 8009b3a:	47b8      	blx	r7
 8009b3c:	3001      	adds	r0, #1
 8009b3e:	f43f ae56 	beq.w	80097ee <_printf_float+0xb6>
 8009b42:	f108 0801 	add.w	r8, r8, #1
 8009b46:	45d0      	cmp	r8, sl
 8009b48:	dbf3      	blt.n	8009b32 <_printf_float+0x3fa>
 8009b4a:	464b      	mov	r3, r9
 8009b4c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009b50:	e6df      	b.n	8009912 <_printf_float+0x1da>
 8009b52:	f04f 0800 	mov.w	r8, #0
 8009b56:	f104 0b1a 	add.w	fp, r4, #26
 8009b5a:	e7f4      	b.n	8009b46 <_printf_float+0x40e>
 8009b5c:	2301      	movs	r3, #1
 8009b5e:	4642      	mov	r2, r8
 8009b60:	e7e1      	b.n	8009b26 <_printf_float+0x3ee>
 8009b62:	2301      	movs	r3, #1
 8009b64:	464a      	mov	r2, r9
 8009b66:	4631      	mov	r1, r6
 8009b68:	4628      	mov	r0, r5
 8009b6a:	47b8      	blx	r7
 8009b6c:	3001      	adds	r0, #1
 8009b6e:	f43f ae3e 	beq.w	80097ee <_printf_float+0xb6>
 8009b72:	f108 0801 	add.w	r8, r8, #1
 8009b76:	68e3      	ldr	r3, [r4, #12]
 8009b78:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009b7a:	1a5b      	subs	r3, r3, r1
 8009b7c:	4543      	cmp	r3, r8
 8009b7e:	dcf0      	bgt.n	8009b62 <_printf_float+0x42a>
 8009b80:	e6fc      	b.n	800997c <_printf_float+0x244>
 8009b82:	f04f 0800 	mov.w	r8, #0
 8009b86:	f104 0919 	add.w	r9, r4, #25
 8009b8a:	e7f4      	b.n	8009b76 <_printf_float+0x43e>

08009b8c <_printf_common>:
 8009b8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b90:	4616      	mov	r6, r2
 8009b92:	4698      	mov	r8, r3
 8009b94:	688a      	ldr	r2, [r1, #8]
 8009b96:	690b      	ldr	r3, [r1, #16]
 8009b98:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009b9c:	4293      	cmp	r3, r2
 8009b9e:	bfb8      	it	lt
 8009ba0:	4613      	movlt	r3, r2
 8009ba2:	6033      	str	r3, [r6, #0]
 8009ba4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009ba8:	4607      	mov	r7, r0
 8009baa:	460c      	mov	r4, r1
 8009bac:	b10a      	cbz	r2, 8009bb2 <_printf_common+0x26>
 8009bae:	3301      	adds	r3, #1
 8009bb0:	6033      	str	r3, [r6, #0]
 8009bb2:	6823      	ldr	r3, [r4, #0]
 8009bb4:	0699      	lsls	r1, r3, #26
 8009bb6:	bf42      	ittt	mi
 8009bb8:	6833      	ldrmi	r3, [r6, #0]
 8009bba:	3302      	addmi	r3, #2
 8009bbc:	6033      	strmi	r3, [r6, #0]
 8009bbe:	6825      	ldr	r5, [r4, #0]
 8009bc0:	f015 0506 	ands.w	r5, r5, #6
 8009bc4:	d106      	bne.n	8009bd4 <_printf_common+0x48>
 8009bc6:	f104 0a19 	add.w	sl, r4, #25
 8009bca:	68e3      	ldr	r3, [r4, #12]
 8009bcc:	6832      	ldr	r2, [r6, #0]
 8009bce:	1a9b      	subs	r3, r3, r2
 8009bd0:	42ab      	cmp	r3, r5
 8009bd2:	dc26      	bgt.n	8009c22 <_printf_common+0x96>
 8009bd4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009bd8:	6822      	ldr	r2, [r4, #0]
 8009bda:	3b00      	subs	r3, #0
 8009bdc:	bf18      	it	ne
 8009bde:	2301      	movne	r3, #1
 8009be0:	0692      	lsls	r2, r2, #26
 8009be2:	d42b      	bmi.n	8009c3c <_printf_common+0xb0>
 8009be4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009be8:	4641      	mov	r1, r8
 8009bea:	4638      	mov	r0, r7
 8009bec:	47c8      	blx	r9
 8009bee:	3001      	adds	r0, #1
 8009bf0:	d01e      	beq.n	8009c30 <_printf_common+0xa4>
 8009bf2:	6823      	ldr	r3, [r4, #0]
 8009bf4:	6922      	ldr	r2, [r4, #16]
 8009bf6:	f003 0306 	and.w	r3, r3, #6
 8009bfa:	2b04      	cmp	r3, #4
 8009bfc:	bf02      	ittt	eq
 8009bfe:	68e5      	ldreq	r5, [r4, #12]
 8009c00:	6833      	ldreq	r3, [r6, #0]
 8009c02:	1aed      	subeq	r5, r5, r3
 8009c04:	68a3      	ldr	r3, [r4, #8]
 8009c06:	bf0c      	ite	eq
 8009c08:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009c0c:	2500      	movne	r5, #0
 8009c0e:	4293      	cmp	r3, r2
 8009c10:	bfc4      	itt	gt
 8009c12:	1a9b      	subgt	r3, r3, r2
 8009c14:	18ed      	addgt	r5, r5, r3
 8009c16:	2600      	movs	r6, #0
 8009c18:	341a      	adds	r4, #26
 8009c1a:	42b5      	cmp	r5, r6
 8009c1c:	d11a      	bne.n	8009c54 <_printf_common+0xc8>
 8009c1e:	2000      	movs	r0, #0
 8009c20:	e008      	b.n	8009c34 <_printf_common+0xa8>
 8009c22:	2301      	movs	r3, #1
 8009c24:	4652      	mov	r2, sl
 8009c26:	4641      	mov	r1, r8
 8009c28:	4638      	mov	r0, r7
 8009c2a:	47c8      	blx	r9
 8009c2c:	3001      	adds	r0, #1
 8009c2e:	d103      	bne.n	8009c38 <_printf_common+0xac>
 8009c30:	f04f 30ff 	mov.w	r0, #4294967295
 8009c34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c38:	3501      	adds	r5, #1
 8009c3a:	e7c6      	b.n	8009bca <_printf_common+0x3e>
 8009c3c:	18e1      	adds	r1, r4, r3
 8009c3e:	1c5a      	adds	r2, r3, #1
 8009c40:	2030      	movs	r0, #48	@ 0x30
 8009c42:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009c46:	4422      	add	r2, r4
 8009c48:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009c4c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009c50:	3302      	adds	r3, #2
 8009c52:	e7c7      	b.n	8009be4 <_printf_common+0x58>
 8009c54:	2301      	movs	r3, #1
 8009c56:	4622      	mov	r2, r4
 8009c58:	4641      	mov	r1, r8
 8009c5a:	4638      	mov	r0, r7
 8009c5c:	47c8      	blx	r9
 8009c5e:	3001      	adds	r0, #1
 8009c60:	d0e6      	beq.n	8009c30 <_printf_common+0xa4>
 8009c62:	3601      	adds	r6, #1
 8009c64:	e7d9      	b.n	8009c1a <_printf_common+0x8e>
	...

08009c68 <_printf_i>:
 8009c68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009c6c:	7e0f      	ldrb	r7, [r1, #24]
 8009c6e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009c70:	2f78      	cmp	r7, #120	@ 0x78
 8009c72:	4691      	mov	r9, r2
 8009c74:	4680      	mov	r8, r0
 8009c76:	460c      	mov	r4, r1
 8009c78:	469a      	mov	sl, r3
 8009c7a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009c7e:	d807      	bhi.n	8009c90 <_printf_i+0x28>
 8009c80:	2f62      	cmp	r7, #98	@ 0x62
 8009c82:	d80a      	bhi.n	8009c9a <_printf_i+0x32>
 8009c84:	2f00      	cmp	r7, #0
 8009c86:	f000 80d1 	beq.w	8009e2c <_printf_i+0x1c4>
 8009c8a:	2f58      	cmp	r7, #88	@ 0x58
 8009c8c:	f000 80b8 	beq.w	8009e00 <_printf_i+0x198>
 8009c90:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009c94:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009c98:	e03a      	b.n	8009d10 <_printf_i+0xa8>
 8009c9a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009c9e:	2b15      	cmp	r3, #21
 8009ca0:	d8f6      	bhi.n	8009c90 <_printf_i+0x28>
 8009ca2:	a101      	add	r1, pc, #4	@ (adr r1, 8009ca8 <_printf_i+0x40>)
 8009ca4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009ca8:	08009d01 	.word	0x08009d01
 8009cac:	08009d15 	.word	0x08009d15
 8009cb0:	08009c91 	.word	0x08009c91
 8009cb4:	08009c91 	.word	0x08009c91
 8009cb8:	08009c91 	.word	0x08009c91
 8009cbc:	08009c91 	.word	0x08009c91
 8009cc0:	08009d15 	.word	0x08009d15
 8009cc4:	08009c91 	.word	0x08009c91
 8009cc8:	08009c91 	.word	0x08009c91
 8009ccc:	08009c91 	.word	0x08009c91
 8009cd0:	08009c91 	.word	0x08009c91
 8009cd4:	08009e13 	.word	0x08009e13
 8009cd8:	08009d3f 	.word	0x08009d3f
 8009cdc:	08009dcd 	.word	0x08009dcd
 8009ce0:	08009c91 	.word	0x08009c91
 8009ce4:	08009c91 	.word	0x08009c91
 8009ce8:	08009e35 	.word	0x08009e35
 8009cec:	08009c91 	.word	0x08009c91
 8009cf0:	08009d3f 	.word	0x08009d3f
 8009cf4:	08009c91 	.word	0x08009c91
 8009cf8:	08009c91 	.word	0x08009c91
 8009cfc:	08009dd5 	.word	0x08009dd5
 8009d00:	6833      	ldr	r3, [r6, #0]
 8009d02:	1d1a      	adds	r2, r3, #4
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	6032      	str	r2, [r6, #0]
 8009d08:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009d0c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009d10:	2301      	movs	r3, #1
 8009d12:	e09c      	b.n	8009e4e <_printf_i+0x1e6>
 8009d14:	6833      	ldr	r3, [r6, #0]
 8009d16:	6820      	ldr	r0, [r4, #0]
 8009d18:	1d19      	adds	r1, r3, #4
 8009d1a:	6031      	str	r1, [r6, #0]
 8009d1c:	0606      	lsls	r6, r0, #24
 8009d1e:	d501      	bpl.n	8009d24 <_printf_i+0xbc>
 8009d20:	681d      	ldr	r5, [r3, #0]
 8009d22:	e003      	b.n	8009d2c <_printf_i+0xc4>
 8009d24:	0645      	lsls	r5, r0, #25
 8009d26:	d5fb      	bpl.n	8009d20 <_printf_i+0xb8>
 8009d28:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009d2c:	2d00      	cmp	r5, #0
 8009d2e:	da03      	bge.n	8009d38 <_printf_i+0xd0>
 8009d30:	232d      	movs	r3, #45	@ 0x2d
 8009d32:	426d      	negs	r5, r5
 8009d34:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009d38:	4858      	ldr	r0, [pc, #352]	@ (8009e9c <_printf_i+0x234>)
 8009d3a:	230a      	movs	r3, #10
 8009d3c:	e011      	b.n	8009d62 <_printf_i+0xfa>
 8009d3e:	6821      	ldr	r1, [r4, #0]
 8009d40:	6833      	ldr	r3, [r6, #0]
 8009d42:	0608      	lsls	r0, r1, #24
 8009d44:	f853 5b04 	ldr.w	r5, [r3], #4
 8009d48:	d402      	bmi.n	8009d50 <_printf_i+0xe8>
 8009d4a:	0649      	lsls	r1, r1, #25
 8009d4c:	bf48      	it	mi
 8009d4e:	b2ad      	uxthmi	r5, r5
 8009d50:	2f6f      	cmp	r7, #111	@ 0x6f
 8009d52:	4852      	ldr	r0, [pc, #328]	@ (8009e9c <_printf_i+0x234>)
 8009d54:	6033      	str	r3, [r6, #0]
 8009d56:	bf14      	ite	ne
 8009d58:	230a      	movne	r3, #10
 8009d5a:	2308      	moveq	r3, #8
 8009d5c:	2100      	movs	r1, #0
 8009d5e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009d62:	6866      	ldr	r6, [r4, #4]
 8009d64:	60a6      	str	r6, [r4, #8]
 8009d66:	2e00      	cmp	r6, #0
 8009d68:	db05      	blt.n	8009d76 <_printf_i+0x10e>
 8009d6a:	6821      	ldr	r1, [r4, #0]
 8009d6c:	432e      	orrs	r6, r5
 8009d6e:	f021 0104 	bic.w	r1, r1, #4
 8009d72:	6021      	str	r1, [r4, #0]
 8009d74:	d04b      	beq.n	8009e0e <_printf_i+0x1a6>
 8009d76:	4616      	mov	r6, r2
 8009d78:	fbb5 f1f3 	udiv	r1, r5, r3
 8009d7c:	fb03 5711 	mls	r7, r3, r1, r5
 8009d80:	5dc7      	ldrb	r7, [r0, r7]
 8009d82:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009d86:	462f      	mov	r7, r5
 8009d88:	42bb      	cmp	r3, r7
 8009d8a:	460d      	mov	r5, r1
 8009d8c:	d9f4      	bls.n	8009d78 <_printf_i+0x110>
 8009d8e:	2b08      	cmp	r3, #8
 8009d90:	d10b      	bne.n	8009daa <_printf_i+0x142>
 8009d92:	6823      	ldr	r3, [r4, #0]
 8009d94:	07df      	lsls	r7, r3, #31
 8009d96:	d508      	bpl.n	8009daa <_printf_i+0x142>
 8009d98:	6923      	ldr	r3, [r4, #16]
 8009d9a:	6861      	ldr	r1, [r4, #4]
 8009d9c:	4299      	cmp	r1, r3
 8009d9e:	bfde      	ittt	le
 8009da0:	2330      	movle	r3, #48	@ 0x30
 8009da2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009da6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009daa:	1b92      	subs	r2, r2, r6
 8009dac:	6122      	str	r2, [r4, #16]
 8009dae:	f8cd a000 	str.w	sl, [sp]
 8009db2:	464b      	mov	r3, r9
 8009db4:	aa03      	add	r2, sp, #12
 8009db6:	4621      	mov	r1, r4
 8009db8:	4640      	mov	r0, r8
 8009dba:	f7ff fee7 	bl	8009b8c <_printf_common>
 8009dbe:	3001      	adds	r0, #1
 8009dc0:	d14a      	bne.n	8009e58 <_printf_i+0x1f0>
 8009dc2:	f04f 30ff 	mov.w	r0, #4294967295
 8009dc6:	b004      	add	sp, #16
 8009dc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009dcc:	6823      	ldr	r3, [r4, #0]
 8009dce:	f043 0320 	orr.w	r3, r3, #32
 8009dd2:	6023      	str	r3, [r4, #0]
 8009dd4:	4832      	ldr	r0, [pc, #200]	@ (8009ea0 <_printf_i+0x238>)
 8009dd6:	2778      	movs	r7, #120	@ 0x78
 8009dd8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009ddc:	6823      	ldr	r3, [r4, #0]
 8009dde:	6831      	ldr	r1, [r6, #0]
 8009de0:	061f      	lsls	r7, r3, #24
 8009de2:	f851 5b04 	ldr.w	r5, [r1], #4
 8009de6:	d402      	bmi.n	8009dee <_printf_i+0x186>
 8009de8:	065f      	lsls	r7, r3, #25
 8009dea:	bf48      	it	mi
 8009dec:	b2ad      	uxthmi	r5, r5
 8009dee:	6031      	str	r1, [r6, #0]
 8009df0:	07d9      	lsls	r1, r3, #31
 8009df2:	bf44      	itt	mi
 8009df4:	f043 0320 	orrmi.w	r3, r3, #32
 8009df8:	6023      	strmi	r3, [r4, #0]
 8009dfa:	b11d      	cbz	r5, 8009e04 <_printf_i+0x19c>
 8009dfc:	2310      	movs	r3, #16
 8009dfe:	e7ad      	b.n	8009d5c <_printf_i+0xf4>
 8009e00:	4826      	ldr	r0, [pc, #152]	@ (8009e9c <_printf_i+0x234>)
 8009e02:	e7e9      	b.n	8009dd8 <_printf_i+0x170>
 8009e04:	6823      	ldr	r3, [r4, #0]
 8009e06:	f023 0320 	bic.w	r3, r3, #32
 8009e0a:	6023      	str	r3, [r4, #0]
 8009e0c:	e7f6      	b.n	8009dfc <_printf_i+0x194>
 8009e0e:	4616      	mov	r6, r2
 8009e10:	e7bd      	b.n	8009d8e <_printf_i+0x126>
 8009e12:	6833      	ldr	r3, [r6, #0]
 8009e14:	6825      	ldr	r5, [r4, #0]
 8009e16:	6961      	ldr	r1, [r4, #20]
 8009e18:	1d18      	adds	r0, r3, #4
 8009e1a:	6030      	str	r0, [r6, #0]
 8009e1c:	062e      	lsls	r6, r5, #24
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	d501      	bpl.n	8009e26 <_printf_i+0x1be>
 8009e22:	6019      	str	r1, [r3, #0]
 8009e24:	e002      	b.n	8009e2c <_printf_i+0x1c4>
 8009e26:	0668      	lsls	r0, r5, #25
 8009e28:	d5fb      	bpl.n	8009e22 <_printf_i+0x1ba>
 8009e2a:	8019      	strh	r1, [r3, #0]
 8009e2c:	2300      	movs	r3, #0
 8009e2e:	6123      	str	r3, [r4, #16]
 8009e30:	4616      	mov	r6, r2
 8009e32:	e7bc      	b.n	8009dae <_printf_i+0x146>
 8009e34:	6833      	ldr	r3, [r6, #0]
 8009e36:	1d1a      	adds	r2, r3, #4
 8009e38:	6032      	str	r2, [r6, #0]
 8009e3a:	681e      	ldr	r6, [r3, #0]
 8009e3c:	6862      	ldr	r2, [r4, #4]
 8009e3e:	2100      	movs	r1, #0
 8009e40:	4630      	mov	r0, r6
 8009e42:	f7f6 f9f5 	bl	8000230 <memchr>
 8009e46:	b108      	cbz	r0, 8009e4c <_printf_i+0x1e4>
 8009e48:	1b80      	subs	r0, r0, r6
 8009e4a:	6060      	str	r0, [r4, #4]
 8009e4c:	6863      	ldr	r3, [r4, #4]
 8009e4e:	6123      	str	r3, [r4, #16]
 8009e50:	2300      	movs	r3, #0
 8009e52:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009e56:	e7aa      	b.n	8009dae <_printf_i+0x146>
 8009e58:	6923      	ldr	r3, [r4, #16]
 8009e5a:	4632      	mov	r2, r6
 8009e5c:	4649      	mov	r1, r9
 8009e5e:	4640      	mov	r0, r8
 8009e60:	47d0      	blx	sl
 8009e62:	3001      	adds	r0, #1
 8009e64:	d0ad      	beq.n	8009dc2 <_printf_i+0x15a>
 8009e66:	6823      	ldr	r3, [r4, #0]
 8009e68:	079b      	lsls	r3, r3, #30
 8009e6a:	d413      	bmi.n	8009e94 <_printf_i+0x22c>
 8009e6c:	68e0      	ldr	r0, [r4, #12]
 8009e6e:	9b03      	ldr	r3, [sp, #12]
 8009e70:	4298      	cmp	r0, r3
 8009e72:	bfb8      	it	lt
 8009e74:	4618      	movlt	r0, r3
 8009e76:	e7a6      	b.n	8009dc6 <_printf_i+0x15e>
 8009e78:	2301      	movs	r3, #1
 8009e7a:	4632      	mov	r2, r6
 8009e7c:	4649      	mov	r1, r9
 8009e7e:	4640      	mov	r0, r8
 8009e80:	47d0      	blx	sl
 8009e82:	3001      	adds	r0, #1
 8009e84:	d09d      	beq.n	8009dc2 <_printf_i+0x15a>
 8009e86:	3501      	adds	r5, #1
 8009e88:	68e3      	ldr	r3, [r4, #12]
 8009e8a:	9903      	ldr	r1, [sp, #12]
 8009e8c:	1a5b      	subs	r3, r3, r1
 8009e8e:	42ab      	cmp	r3, r5
 8009e90:	dcf2      	bgt.n	8009e78 <_printf_i+0x210>
 8009e92:	e7eb      	b.n	8009e6c <_printf_i+0x204>
 8009e94:	2500      	movs	r5, #0
 8009e96:	f104 0619 	add.w	r6, r4, #25
 8009e9a:	e7f5      	b.n	8009e88 <_printf_i+0x220>
 8009e9c:	0800d10c 	.word	0x0800d10c
 8009ea0:	0800d11d 	.word	0x0800d11d

08009ea4 <std>:
 8009ea4:	2300      	movs	r3, #0
 8009ea6:	b510      	push	{r4, lr}
 8009ea8:	4604      	mov	r4, r0
 8009eaa:	e9c0 3300 	strd	r3, r3, [r0]
 8009eae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009eb2:	6083      	str	r3, [r0, #8]
 8009eb4:	8181      	strh	r1, [r0, #12]
 8009eb6:	6643      	str	r3, [r0, #100]	@ 0x64
 8009eb8:	81c2      	strh	r2, [r0, #14]
 8009eba:	6183      	str	r3, [r0, #24]
 8009ebc:	4619      	mov	r1, r3
 8009ebe:	2208      	movs	r2, #8
 8009ec0:	305c      	adds	r0, #92	@ 0x5c
 8009ec2:	f000 f92a 	bl	800a11a <memset>
 8009ec6:	4b0d      	ldr	r3, [pc, #52]	@ (8009efc <std+0x58>)
 8009ec8:	6263      	str	r3, [r4, #36]	@ 0x24
 8009eca:	4b0d      	ldr	r3, [pc, #52]	@ (8009f00 <std+0x5c>)
 8009ecc:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009ece:	4b0d      	ldr	r3, [pc, #52]	@ (8009f04 <std+0x60>)
 8009ed0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009ed2:	4b0d      	ldr	r3, [pc, #52]	@ (8009f08 <std+0x64>)
 8009ed4:	6323      	str	r3, [r4, #48]	@ 0x30
 8009ed6:	4b0d      	ldr	r3, [pc, #52]	@ (8009f0c <std+0x68>)
 8009ed8:	6224      	str	r4, [r4, #32]
 8009eda:	429c      	cmp	r4, r3
 8009edc:	d006      	beq.n	8009eec <std+0x48>
 8009ede:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009ee2:	4294      	cmp	r4, r2
 8009ee4:	d002      	beq.n	8009eec <std+0x48>
 8009ee6:	33d0      	adds	r3, #208	@ 0xd0
 8009ee8:	429c      	cmp	r4, r3
 8009eea:	d105      	bne.n	8009ef8 <std+0x54>
 8009eec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009ef0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ef4:	f7f8 bb2d 	b.w	8002552 <__retarget_lock_init_recursive>
 8009ef8:	bd10      	pop	{r4, pc}
 8009efa:	bf00      	nop
 8009efc:	0800a095 	.word	0x0800a095
 8009f00:	0800a0b7 	.word	0x0800a0b7
 8009f04:	0800a0ef 	.word	0x0800a0ef
 8009f08:	0800a113 	.word	0x0800a113
 8009f0c:	20004d04 	.word	0x20004d04

08009f10 <stdio_exit_handler>:
 8009f10:	4a02      	ldr	r2, [pc, #8]	@ (8009f1c <stdio_exit_handler+0xc>)
 8009f12:	4903      	ldr	r1, [pc, #12]	@ (8009f20 <stdio_exit_handler+0x10>)
 8009f14:	4803      	ldr	r0, [pc, #12]	@ (8009f24 <stdio_exit_handler+0x14>)
 8009f16:	f000 b869 	b.w	8009fec <_fwalk_sglue>
 8009f1a:	bf00      	nop
 8009f1c:	20000010 	.word	0x20000010
 8009f20:	0800c441 	.word	0x0800c441
 8009f24:	2000018c 	.word	0x2000018c

08009f28 <cleanup_stdio>:
 8009f28:	6841      	ldr	r1, [r0, #4]
 8009f2a:	4b0c      	ldr	r3, [pc, #48]	@ (8009f5c <cleanup_stdio+0x34>)
 8009f2c:	4299      	cmp	r1, r3
 8009f2e:	b510      	push	{r4, lr}
 8009f30:	4604      	mov	r4, r0
 8009f32:	d001      	beq.n	8009f38 <cleanup_stdio+0x10>
 8009f34:	f002 fa84 	bl	800c440 <_fflush_r>
 8009f38:	68a1      	ldr	r1, [r4, #8]
 8009f3a:	4b09      	ldr	r3, [pc, #36]	@ (8009f60 <cleanup_stdio+0x38>)
 8009f3c:	4299      	cmp	r1, r3
 8009f3e:	d002      	beq.n	8009f46 <cleanup_stdio+0x1e>
 8009f40:	4620      	mov	r0, r4
 8009f42:	f002 fa7d 	bl	800c440 <_fflush_r>
 8009f46:	68e1      	ldr	r1, [r4, #12]
 8009f48:	4b06      	ldr	r3, [pc, #24]	@ (8009f64 <cleanup_stdio+0x3c>)
 8009f4a:	4299      	cmp	r1, r3
 8009f4c:	d004      	beq.n	8009f58 <cleanup_stdio+0x30>
 8009f4e:	4620      	mov	r0, r4
 8009f50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009f54:	f002 ba74 	b.w	800c440 <_fflush_r>
 8009f58:	bd10      	pop	{r4, pc}
 8009f5a:	bf00      	nop
 8009f5c:	20004d04 	.word	0x20004d04
 8009f60:	20004d6c 	.word	0x20004d6c
 8009f64:	20004dd4 	.word	0x20004dd4

08009f68 <global_stdio_init.part.0>:
 8009f68:	b510      	push	{r4, lr}
 8009f6a:	4b0b      	ldr	r3, [pc, #44]	@ (8009f98 <global_stdio_init.part.0+0x30>)
 8009f6c:	4c0b      	ldr	r4, [pc, #44]	@ (8009f9c <global_stdio_init.part.0+0x34>)
 8009f6e:	4a0c      	ldr	r2, [pc, #48]	@ (8009fa0 <global_stdio_init.part.0+0x38>)
 8009f70:	601a      	str	r2, [r3, #0]
 8009f72:	4620      	mov	r0, r4
 8009f74:	2200      	movs	r2, #0
 8009f76:	2104      	movs	r1, #4
 8009f78:	f7ff ff94 	bl	8009ea4 <std>
 8009f7c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009f80:	2201      	movs	r2, #1
 8009f82:	2109      	movs	r1, #9
 8009f84:	f7ff ff8e 	bl	8009ea4 <std>
 8009f88:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009f8c:	2202      	movs	r2, #2
 8009f8e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009f92:	2112      	movs	r1, #18
 8009f94:	f7ff bf86 	b.w	8009ea4 <std>
 8009f98:	20004e3c 	.word	0x20004e3c
 8009f9c:	20004d04 	.word	0x20004d04
 8009fa0:	08009f11 	.word	0x08009f11

08009fa4 <__sfp_lock_acquire>:
 8009fa4:	4801      	ldr	r0, [pc, #4]	@ (8009fac <__sfp_lock_acquire+0x8>)
 8009fa6:	f7f8 bafb 	b.w	80025a0 <__retarget_lock_acquire_recursive>
 8009faa:	bf00      	nop
 8009fac:	200002f8 	.word	0x200002f8

08009fb0 <__sfp_lock_release>:
 8009fb0:	4801      	ldr	r0, [pc, #4]	@ (8009fb8 <__sfp_lock_release+0x8>)
 8009fb2:	f7f8 bb0a 	b.w	80025ca <__retarget_lock_release_recursive>
 8009fb6:	bf00      	nop
 8009fb8:	200002f8 	.word	0x200002f8

08009fbc <__sinit>:
 8009fbc:	b510      	push	{r4, lr}
 8009fbe:	4604      	mov	r4, r0
 8009fc0:	f7ff fff0 	bl	8009fa4 <__sfp_lock_acquire>
 8009fc4:	6a23      	ldr	r3, [r4, #32]
 8009fc6:	b11b      	cbz	r3, 8009fd0 <__sinit+0x14>
 8009fc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009fcc:	f7ff bff0 	b.w	8009fb0 <__sfp_lock_release>
 8009fd0:	4b04      	ldr	r3, [pc, #16]	@ (8009fe4 <__sinit+0x28>)
 8009fd2:	6223      	str	r3, [r4, #32]
 8009fd4:	4b04      	ldr	r3, [pc, #16]	@ (8009fe8 <__sinit+0x2c>)
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d1f5      	bne.n	8009fc8 <__sinit+0xc>
 8009fdc:	f7ff ffc4 	bl	8009f68 <global_stdio_init.part.0>
 8009fe0:	e7f2      	b.n	8009fc8 <__sinit+0xc>
 8009fe2:	bf00      	nop
 8009fe4:	08009f29 	.word	0x08009f29
 8009fe8:	20004e3c 	.word	0x20004e3c

08009fec <_fwalk_sglue>:
 8009fec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ff0:	4607      	mov	r7, r0
 8009ff2:	4688      	mov	r8, r1
 8009ff4:	4614      	mov	r4, r2
 8009ff6:	2600      	movs	r6, #0
 8009ff8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009ffc:	f1b9 0901 	subs.w	r9, r9, #1
 800a000:	d505      	bpl.n	800a00e <_fwalk_sglue+0x22>
 800a002:	6824      	ldr	r4, [r4, #0]
 800a004:	2c00      	cmp	r4, #0
 800a006:	d1f7      	bne.n	8009ff8 <_fwalk_sglue+0xc>
 800a008:	4630      	mov	r0, r6
 800a00a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a00e:	89ab      	ldrh	r3, [r5, #12]
 800a010:	2b01      	cmp	r3, #1
 800a012:	d907      	bls.n	800a024 <_fwalk_sglue+0x38>
 800a014:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a018:	3301      	adds	r3, #1
 800a01a:	d003      	beq.n	800a024 <_fwalk_sglue+0x38>
 800a01c:	4629      	mov	r1, r5
 800a01e:	4638      	mov	r0, r7
 800a020:	47c0      	blx	r8
 800a022:	4306      	orrs	r6, r0
 800a024:	3568      	adds	r5, #104	@ 0x68
 800a026:	e7e9      	b.n	8009ffc <_fwalk_sglue+0x10>

0800a028 <sniprintf>:
 800a028:	b40c      	push	{r2, r3}
 800a02a:	b530      	push	{r4, r5, lr}
 800a02c:	4b18      	ldr	r3, [pc, #96]	@ (800a090 <sniprintf+0x68>)
 800a02e:	1e0c      	subs	r4, r1, #0
 800a030:	681d      	ldr	r5, [r3, #0]
 800a032:	b09d      	sub	sp, #116	@ 0x74
 800a034:	da08      	bge.n	800a048 <sniprintf+0x20>
 800a036:	238b      	movs	r3, #139	@ 0x8b
 800a038:	602b      	str	r3, [r5, #0]
 800a03a:	f04f 30ff 	mov.w	r0, #4294967295
 800a03e:	b01d      	add	sp, #116	@ 0x74
 800a040:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a044:	b002      	add	sp, #8
 800a046:	4770      	bx	lr
 800a048:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a04c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a050:	f04f 0300 	mov.w	r3, #0
 800a054:	931b      	str	r3, [sp, #108]	@ 0x6c
 800a056:	bf14      	ite	ne
 800a058:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a05c:	4623      	moveq	r3, r4
 800a05e:	9304      	str	r3, [sp, #16]
 800a060:	9307      	str	r3, [sp, #28]
 800a062:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a066:	9002      	str	r0, [sp, #8]
 800a068:	9006      	str	r0, [sp, #24]
 800a06a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a06e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a070:	ab21      	add	r3, sp, #132	@ 0x84
 800a072:	a902      	add	r1, sp, #8
 800a074:	4628      	mov	r0, r5
 800a076:	9301      	str	r3, [sp, #4]
 800a078:	f002 f862 	bl	800c140 <_svfiprintf_r>
 800a07c:	1c43      	adds	r3, r0, #1
 800a07e:	bfbc      	itt	lt
 800a080:	238b      	movlt	r3, #139	@ 0x8b
 800a082:	602b      	strlt	r3, [r5, #0]
 800a084:	2c00      	cmp	r4, #0
 800a086:	d0da      	beq.n	800a03e <sniprintf+0x16>
 800a088:	9b02      	ldr	r3, [sp, #8]
 800a08a:	2200      	movs	r2, #0
 800a08c:	701a      	strb	r2, [r3, #0]
 800a08e:	e7d6      	b.n	800a03e <sniprintf+0x16>
 800a090:	20000188 	.word	0x20000188

0800a094 <__sread>:
 800a094:	b510      	push	{r4, lr}
 800a096:	460c      	mov	r4, r1
 800a098:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a09c:	f000 f8dc 	bl	800a258 <_read_r>
 800a0a0:	2800      	cmp	r0, #0
 800a0a2:	bfab      	itete	ge
 800a0a4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a0a6:	89a3      	ldrhlt	r3, [r4, #12]
 800a0a8:	181b      	addge	r3, r3, r0
 800a0aa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a0ae:	bfac      	ite	ge
 800a0b0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a0b2:	81a3      	strhlt	r3, [r4, #12]
 800a0b4:	bd10      	pop	{r4, pc}

0800a0b6 <__swrite>:
 800a0b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a0ba:	461f      	mov	r7, r3
 800a0bc:	898b      	ldrh	r3, [r1, #12]
 800a0be:	05db      	lsls	r3, r3, #23
 800a0c0:	4605      	mov	r5, r0
 800a0c2:	460c      	mov	r4, r1
 800a0c4:	4616      	mov	r6, r2
 800a0c6:	d505      	bpl.n	800a0d4 <__swrite+0x1e>
 800a0c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a0cc:	2302      	movs	r3, #2
 800a0ce:	2200      	movs	r2, #0
 800a0d0:	f000 f8b0 	bl	800a234 <_lseek_r>
 800a0d4:	89a3      	ldrh	r3, [r4, #12]
 800a0d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a0da:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a0de:	81a3      	strh	r3, [r4, #12]
 800a0e0:	4632      	mov	r2, r6
 800a0e2:	463b      	mov	r3, r7
 800a0e4:	4628      	mov	r0, r5
 800a0e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a0ea:	f000 b8d7 	b.w	800a29c <_write_r>

0800a0ee <__sseek>:
 800a0ee:	b510      	push	{r4, lr}
 800a0f0:	460c      	mov	r4, r1
 800a0f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a0f6:	f000 f89d 	bl	800a234 <_lseek_r>
 800a0fa:	1c43      	adds	r3, r0, #1
 800a0fc:	89a3      	ldrh	r3, [r4, #12]
 800a0fe:	bf15      	itete	ne
 800a100:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a102:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a106:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a10a:	81a3      	strheq	r3, [r4, #12]
 800a10c:	bf18      	it	ne
 800a10e:	81a3      	strhne	r3, [r4, #12]
 800a110:	bd10      	pop	{r4, pc}

0800a112 <__sclose>:
 800a112:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a116:	f000 b81f 	b.w	800a158 <_close_r>

0800a11a <memset>:
 800a11a:	4402      	add	r2, r0
 800a11c:	4603      	mov	r3, r0
 800a11e:	4293      	cmp	r3, r2
 800a120:	d100      	bne.n	800a124 <memset+0xa>
 800a122:	4770      	bx	lr
 800a124:	f803 1b01 	strb.w	r1, [r3], #1
 800a128:	e7f9      	b.n	800a11e <memset+0x4>

0800a12a <strncmp>:
 800a12a:	b510      	push	{r4, lr}
 800a12c:	b16a      	cbz	r2, 800a14a <strncmp+0x20>
 800a12e:	3901      	subs	r1, #1
 800a130:	1884      	adds	r4, r0, r2
 800a132:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a136:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a13a:	429a      	cmp	r2, r3
 800a13c:	d103      	bne.n	800a146 <strncmp+0x1c>
 800a13e:	42a0      	cmp	r0, r4
 800a140:	d001      	beq.n	800a146 <strncmp+0x1c>
 800a142:	2a00      	cmp	r2, #0
 800a144:	d1f5      	bne.n	800a132 <strncmp+0x8>
 800a146:	1ad0      	subs	r0, r2, r3
 800a148:	bd10      	pop	{r4, pc}
 800a14a:	4610      	mov	r0, r2
 800a14c:	e7fc      	b.n	800a148 <strncmp+0x1e>
	...

0800a150 <_localeconv_r>:
 800a150:	4800      	ldr	r0, [pc, #0]	@ (800a154 <_localeconv_r+0x4>)
 800a152:	4770      	bx	lr
 800a154:	2000010c 	.word	0x2000010c

0800a158 <_close_r>:
 800a158:	b538      	push	{r3, r4, r5, lr}
 800a15a:	4d06      	ldr	r5, [pc, #24]	@ (800a174 <_close_r+0x1c>)
 800a15c:	2300      	movs	r3, #0
 800a15e:	4604      	mov	r4, r0
 800a160:	4608      	mov	r0, r1
 800a162:	602b      	str	r3, [r5, #0]
 800a164:	f7f7 ff62 	bl	800202c <_close>
 800a168:	1c43      	adds	r3, r0, #1
 800a16a:	d102      	bne.n	800a172 <_close_r+0x1a>
 800a16c:	682b      	ldr	r3, [r5, #0]
 800a16e:	b103      	cbz	r3, 800a172 <_close_r+0x1a>
 800a170:	6023      	str	r3, [r4, #0]
 800a172:	bd38      	pop	{r3, r4, r5, pc}
 800a174:	20004e40 	.word	0x20004e40

0800a178 <_reclaim_reent>:
 800a178:	4b2d      	ldr	r3, [pc, #180]	@ (800a230 <_reclaim_reent+0xb8>)
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	4283      	cmp	r3, r0
 800a17e:	b570      	push	{r4, r5, r6, lr}
 800a180:	4604      	mov	r4, r0
 800a182:	d053      	beq.n	800a22c <_reclaim_reent+0xb4>
 800a184:	69c3      	ldr	r3, [r0, #28]
 800a186:	b31b      	cbz	r3, 800a1d0 <_reclaim_reent+0x58>
 800a188:	68db      	ldr	r3, [r3, #12]
 800a18a:	b163      	cbz	r3, 800a1a6 <_reclaim_reent+0x2e>
 800a18c:	2500      	movs	r5, #0
 800a18e:	69e3      	ldr	r3, [r4, #28]
 800a190:	68db      	ldr	r3, [r3, #12]
 800a192:	5959      	ldr	r1, [r3, r5]
 800a194:	b9b1      	cbnz	r1, 800a1c4 <_reclaim_reent+0x4c>
 800a196:	3504      	adds	r5, #4
 800a198:	2d80      	cmp	r5, #128	@ 0x80
 800a19a:	d1f8      	bne.n	800a18e <_reclaim_reent+0x16>
 800a19c:	69e3      	ldr	r3, [r4, #28]
 800a19e:	4620      	mov	r0, r4
 800a1a0:	68d9      	ldr	r1, [r3, #12]
 800a1a2:	f000 ff25 	bl	800aff0 <_free_r>
 800a1a6:	69e3      	ldr	r3, [r4, #28]
 800a1a8:	6819      	ldr	r1, [r3, #0]
 800a1aa:	b111      	cbz	r1, 800a1b2 <_reclaim_reent+0x3a>
 800a1ac:	4620      	mov	r0, r4
 800a1ae:	f000 ff1f 	bl	800aff0 <_free_r>
 800a1b2:	69e3      	ldr	r3, [r4, #28]
 800a1b4:	689d      	ldr	r5, [r3, #8]
 800a1b6:	b15d      	cbz	r5, 800a1d0 <_reclaim_reent+0x58>
 800a1b8:	4629      	mov	r1, r5
 800a1ba:	4620      	mov	r0, r4
 800a1bc:	682d      	ldr	r5, [r5, #0]
 800a1be:	f000 ff17 	bl	800aff0 <_free_r>
 800a1c2:	e7f8      	b.n	800a1b6 <_reclaim_reent+0x3e>
 800a1c4:	680e      	ldr	r6, [r1, #0]
 800a1c6:	4620      	mov	r0, r4
 800a1c8:	f000 ff12 	bl	800aff0 <_free_r>
 800a1cc:	4631      	mov	r1, r6
 800a1ce:	e7e1      	b.n	800a194 <_reclaim_reent+0x1c>
 800a1d0:	6961      	ldr	r1, [r4, #20]
 800a1d2:	b111      	cbz	r1, 800a1da <_reclaim_reent+0x62>
 800a1d4:	4620      	mov	r0, r4
 800a1d6:	f000 ff0b 	bl	800aff0 <_free_r>
 800a1da:	69e1      	ldr	r1, [r4, #28]
 800a1dc:	b111      	cbz	r1, 800a1e4 <_reclaim_reent+0x6c>
 800a1de:	4620      	mov	r0, r4
 800a1e0:	f000 ff06 	bl	800aff0 <_free_r>
 800a1e4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800a1e6:	b111      	cbz	r1, 800a1ee <_reclaim_reent+0x76>
 800a1e8:	4620      	mov	r0, r4
 800a1ea:	f000 ff01 	bl	800aff0 <_free_r>
 800a1ee:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a1f0:	b111      	cbz	r1, 800a1f8 <_reclaim_reent+0x80>
 800a1f2:	4620      	mov	r0, r4
 800a1f4:	f000 fefc 	bl	800aff0 <_free_r>
 800a1f8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800a1fa:	b111      	cbz	r1, 800a202 <_reclaim_reent+0x8a>
 800a1fc:	4620      	mov	r0, r4
 800a1fe:	f000 fef7 	bl	800aff0 <_free_r>
 800a202:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800a204:	b111      	cbz	r1, 800a20c <_reclaim_reent+0x94>
 800a206:	4620      	mov	r0, r4
 800a208:	f000 fef2 	bl	800aff0 <_free_r>
 800a20c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800a20e:	b111      	cbz	r1, 800a216 <_reclaim_reent+0x9e>
 800a210:	4620      	mov	r0, r4
 800a212:	f000 feed 	bl	800aff0 <_free_r>
 800a216:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800a218:	b111      	cbz	r1, 800a220 <_reclaim_reent+0xa8>
 800a21a:	4620      	mov	r0, r4
 800a21c:	f000 fee8 	bl	800aff0 <_free_r>
 800a220:	6a23      	ldr	r3, [r4, #32]
 800a222:	b11b      	cbz	r3, 800a22c <_reclaim_reent+0xb4>
 800a224:	4620      	mov	r0, r4
 800a226:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a22a:	4718      	bx	r3
 800a22c:	bd70      	pop	{r4, r5, r6, pc}
 800a22e:	bf00      	nop
 800a230:	20000188 	.word	0x20000188

0800a234 <_lseek_r>:
 800a234:	b538      	push	{r3, r4, r5, lr}
 800a236:	4d07      	ldr	r5, [pc, #28]	@ (800a254 <_lseek_r+0x20>)
 800a238:	4604      	mov	r4, r0
 800a23a:	4608      	mov	r0, r1
 800a23c:	4611      	mov	r1, r2
 800a23e:	2200      	movs	r2, #0
 800a240:	602a      	str	r2, [r5, #0]
 800a242:	461a      	mov	r2, r3
 800a244:	f7f7 ff19 	bl	800207a <_lseek>
 800a248:	1c43      	adds	r3, r0, #1
 800a24a:	d102      	bne.n	800a252 <_lseek_r+0x1e>
 800a24c:	682b      	ldr	r3, [r5, #0]
 800a24e:	b103      	cbz	r3, 800a252 <_lseek_r+0x1e>
 800a250:	6023      	str	r3, [r4, #0]
 800a252:	bd38      	pop	{r3, r4, r5, pc}
 800a254:	20004e40 	.word	0x20004e40

0800a258 <_read_r>:
 800a258:	b538      	push	{r3, r4, r5, lr}
 800a25a:	4d07      	ldr	r5, [pc, #28]	@ (800a278 <_read_r+0x20>)
 800a25c:	4604      	mov	r4, r0
 800a25e:	4608      	mov	r0, r1
 800a260:	4611      	mov	r1, r2
 800a262:	2200      	movs	r2, #0
 800a264:	602a      	str	r2, [r5, #0]
 800a266:	461a      	mov	r2, r3
 800a268:	f7f7 fea7 	bl	8001fba <_read>
 800a26c:	1c43      	adds	r3, r0, #1
 800a26e:	d102      	bne.n	800a276 <_read_r+0x1e>
 800a270:	682b      	ldr	r3, [r5, #0]
 800a272:	b103      	cbz	r3, 800a276 <_read_r+0x1e>
 800a274:	6023      	str	r3, [r4, #0]
 800a276:	bd38      	pop	{r3, r4, r5, pc}
 800a278:	20004e40 	.word	0x20004e40

0800a27c <_sbrk_r>:
 800a27c:	b538      	push	{r3, r4, r5, lr}
 800a27e:	4d06      	ldr	r5, [pc, #24]	@ (800a298 <_sbrk_r+0x1c>)
 800a280:	2300      	movs	r3, #0
 800a282:	4604      	mov	r4, r0
 800a284:	4608      	mov	r0, r1
 800a286:	602b      	str	r3, [r5, #0]
 800a288:	f7f7 ff04 	bl	8002094 <_sbrk>
 800a28c:	1c43      	adds	r3, r0, #1
 800a28e:	d102      	bne.n	800a296 <_sbrk_r+0x1a>
 800a290:	682b      	ldr	r3, [r5, #0]
 800a292:	b103      	cbz	r3, 800a296 <_sbrk_r+0x1a>
 800a294:	6023      	str	r3, [r4, #0]
 800a296:	bd38      	pop	{r3, r4, r5, pc}
 800a298:	20004e40 	.word	0x20004e40

0800a29c <_write_r>:
 800a29c:	b538      	push	{r3, r4, r5, lr}
 800a29e:	4d07      	ldr	r5, [pc, #28]	@ (800a2bc <_write_r+0x20>)
 800a2a0:	4604      	mov	r4, r0
 800a2a2:	4608      	mov	r0, r1
 800a2a4:	4611      	mov	r1, r2
 800a2a6:	2200      	movs	r2, #0
 800a2a8:	602a      	str	r2, [r5, #0]
 800a2aa:	461a      	mov	r2, r3
 800a2ac:	f7f7 fea2 	bl	8001ff4 <_write>
 800a2b0:	1c43      	adds	r3, r0, #1
 800a2b2:	d102      	bne.n	800a2ba <_write_r+0x1e>
 800a2b4:	682b      	ldr	r3, [r5, #0]
 800a2b6:	b103      	cbz	r3, 800a2ba <_write_r+0x1e>
 800a2b8:	6023      	str	r3, [r4, #0]
 800a2ba:	bd38      	pop	{r3, r4, r5, pc}
 800a2bc:	20004e40 	.word	0x20004e40

0800a2c0 <__errno>:
 800a2c0:	4b01      	ldr	r3, [pc, #4]	@ (800a2c8 <__errno+0x8>)
 800a2c2:	6818      	ldr	r0, [r3, #0]
 800a2c4:	4770      	bx	lr
 800a2c6:	bf00      	nop
 800a2c8:	20000188 	.word	0x20000188

0800a2cc <__libc_init_array>:
 800a2cc:	b570      	push	{r4, r5, r6, lr}
 800a2ce:	4d0d      	ldr	r5, [pc, #52]	@ (800a304 <__libc_init_array+0x38>)
 800a2d0:	4c0d      	ldr	r4, [pc, #52]	@ (800a308 <__libc_init_array+0x3c>)
 800a2d2:	1b64      	subs	r4, r4, r5
 800a2d4:	10a4      	asrs	r4, r4, #2
 800a2d6:	2600      	movs	r6, #0
 800a2d8:	42a6      	cmp	r6, r4
 800a2da:	d109      	bne.n	800a2f0 <__libc_init_array+0x24>
 800a2dc:	4d0b      	ldr	r5, [pc, #44]	@ (800a30c <__libc_init_array+0x40>)
 800a2de:	4c0c      	ldr	r4, [pc, #48]	@ (800a310 <__libc_init_array+0x44>)
 800a2e0:	f002 fc0e 	bl	800cb00 <_init>
 800a2e4:	1b64      	subs	r4, r4, r5
 800a2e6:	10a4      	asrs	r4, r4, #2
 800a2e8:	2600      	movs	r6, #0
 800a2ea:	42a6      	cmp	r6, r4
 800a2ec:	d105      	bne.n	800a2fa <__libc_init_array+0x2e>
 800a2ee:	bd70      	pop	{r4, r5, r6, pc}
 800a2f0:	f855 3b04 	ldr.w	r3, [r5], #4
 800a2f4:	4798      	blx	r3
 800a2f6:	3601      	adds	r6, #1
 800a2f8:	e7ee      	b.n	800a2d8 <__libc_init_array+0xc>
 800a2fa:	f855 3b04 	ldr.w	r3, [r5], #4
 800a2fe:	4798      	blx	r3
 800a300:	3601      	adds	r6, #1
 800a302:	e7f2      	b.n	800a2ea <__libc_init_array+0x1e>
 800a304:	0800d52c 	.word	0x0800d52c
 800a308:	0800d52c 	.word	0x0800d52c
 800a30c:	0800d52c 	.word	0x0800d52c
 800a310:	0800d530 	.word	0x0800d530

0800a314 <memcpy>:
 800a314:	440a      	add	r2, r1
 800a316:	4291      	cmp	r1, r2
 800a318:	f100 33ff 	add.w	r3, r0, #4294967295
 800a31c:	d100      	bne.n	800a320 <memcpy+0xc>
 800a31e:	4770      	bx	lr
 800a320:	b510      	push	{r4, lr}
 800a322:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a326:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a32a:	4291      	cmp	r1, r2
 800a32c:	d1f9      	bne.n	800a322 <memcpy+0xe>
 800a32e:	bd10      	pop	{r4, pc}

0800a330 <nan>:
 800a330:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a338 <nan+0x8>
 800a334:	4770      	bx	lr
 800a336:	bf00      	nop
 800a338:	00000000 	.word	0x00000000
 800a33c:	7ff80000 	.word	0x7ff80000

0800a340 <quorem>:
 800a340:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a344:	6903      	ldr	r3, [r0, #16]
 800a346:	690c      	ldr	r4, [r1, #16]
 800a348:	42a3      	cmp	r3, r4
 800a34a:	4607      	mov	r7, r0
 800a34c:	db7e      	blt.n	800a44c <quorem+0x10c>
 800a34e:	3c01      	subs	r4, #1
 800a350:	f101 0814 	add.w	r8, r1, #20
 800a354:	00a3      	lsls	r3, r4, #2
 800a356:	f100 0514 	add.w	r5, r0, #20
 800a35a:	9300      	str	r3, [sp, #0]
 800a35c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a360:	9301      	str	r3, [sp, #4]
 800a362:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a366:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a36a:	3301      	adds	r3, #1
 800a36c:	429a      	cmp	r2, r3
 800a36e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a372:	fbb2 f6f3 	udiv	r6, r2, r3
 800a376:	d32e      	bcc.n	800a3d6 <quorem+0x96>
 800a378:	f04f 0a00 	mov.w	sl, #0
 800a37c:	46c4      	mov	ip, r8
 800a37e:	46ae      	mov	lr, r5
 800a380:	46d3      	mov	fp, sl
 800a382:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a386:	b298      	uxth	r0, r3
 800a388:	fb06 a000 	mla	r0, r6, r0, sl
 800a38c:	0c02      	lsrs	r2, r0, #16
 800a38e:	0c1b      	lsrs	r3, r3, #16
 800a390:	fb06 2303 	mla	r3, r6, r3, r2
 800a394:	f8de 2000 	ldr.w	r2, [lr]
 800a398:	b280      	uxth	r0, r0
 800a39a:	b292      	uxth	r2, r2
 800a39c:	1a12      	subs	r2, r2, r0
 800a39e:	445a      	add	r2, fp
 800a3a0:	f8de 0000 	ldr.w	r0, [lr]
 800a3a4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a3a8:	b29b      	uxth	r3, r3
 800a3aa:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a3ae:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a3b2:	b292      	uxth	r2, r2
 800a3b4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a3b8:	45e1      	cmp	r9, ip
 800a3ba:	f84e 2b04 	str.w	r2, [lr], #4
 800a3be:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a3c2:	d2de      	bcs.n	800a382 <quorem+0x42>
 800a3c4:	9b00      	ldr	r3, [sp, #0]
 800a3c6:	58eb      	ldr	r3, [r5, r3]
 800a3c8:	b92b      	cbnz	r3, 800a3d6 <quorem+0x96>
 800a3ca:	9b01      	ldr	r3, [sp, #4]
 800a3cc:	3b04      	subs	r3, #4
 800a3ce:	429d      	cmp	r5, r3
 800a3d0:	461a      	mov	r2, r3
 800a3d2:	d32f      	bcc.n	800a434 <quorem+0xf4>
 800a3d4:	613c      	str	r4, [r7, #16]
 800a3d6:	4638      	mov	r0, r7
 800a3d8:	f001 fc5c 	bl	800bc94 <__mcmp>
 800a3dc:	2800      	cmp	r0, #0
 800a3de:	db25      	blt.n	800a42c <quorem+0xec>
 800a3e0:	4629      	mov	r1, r5
 800a3e2:	2000      	movs	r0, #0
 800a3e4:	f858 2b04 	ldr.w	r2, [r8], #4
 800a3e8:	f8d1 c000 	ldr.w	ip, [r1]
 800a3ec:	fa1f fe82 	uxth.w	lr, r2
 800a3f0:	fa1f f38c 	uxth.w	r3, ip
 800a3f4:	eba3 030e 	sub.w	r3, r3, lr
 800a3f8:	4403      	add	r3, r0
 800a3fa:	0c12      	lsrs	r2, r2, #16
 800a3fc:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a400:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a404:	b29b      	uxth	r3, r3
 800a406:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a40a:	45c1      	cmp	r9, r8
 800a40c:	f841 3b04 	str.w	r3, [r1], #4
 800a410:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a414:	d2e6      	bcs.n	800a3e4 <quorem+0xa4>
 800a416:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a41a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a41e:	b922      	cbnz	r2, 800a42a <quorem+0xea>
 800a420:	3b04      	subs	r3, #4
 800a422:	429d      	cmp	r5, r3
 800a424:	461a      	mov	r2, r3
 800a426:	d30b      	bcc.n	800a440 <quorem+0x100>
 800a428:	613c      	str	r4, [r7, #16]
 800a42a:	3601      	adds	r6, #1
 800a42c:	4630      	mov	r0, r6
 800a42e:	b003      	add	sp, #12
 800a430:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a434:	6812      	ldr	r2, [r2, #0]
 800a436:	3b04      	subs	r3, #4
 800a438:	2a00      	cmp	r2, #0
 800a43a:	d1cb      	bne.n	800a3d4 <quorem+0x94>
 800a43c:	3c01      	subs	r4, #1
 800a43e:	e7c6      	b.n	800a3ce <quorem+0x8e>
 800a440:	6812      	ldr	r2, [r2, #0]
 800a442:	3b04      	subs	r3, #4
 800a444:	2a00      	cmp	r2, #0
 800a446:	d1ef      	bne.n	800a428 <quorem+0xe8>
 800a448:	3c01      	subs	r4, #1
 800a44a:	e7ea      	b.n	800a422 <quorem+0xe2>
 800a44c:	2000      	movs	r0, #0
 800a44e:	e7ee      	b.n	800a42e <quorem+0xee>

0800a450 <_dtoa_r>:
 800a450:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a454:	69c7      	ldr	r7, [r0, #28]
 800a456:	b097      	sub	sp, #92	@ 0x5c
 800a458:	ed8d 0b04 	vstr	d0, [sp, #16]
 800a45c:	ec55 4b10 	vmov	r4, r5, d0
 800a460:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800a462:	9107      	str	r1, [sp, #28]
 800a464:	4681      	mov	r9, r0
 800a466:	920c      	str	r2, [sp, #48]	@ 0x30
 800a468:	9311      	str	r3, [sp, #68]	@ 0x44
 800a46a:	b97f      	cbnz	r7, 800a48c <_dtoa_r+0x3c>
 800a46c:	2010      	movs	r0, #16
 800a46e:	f7fe f9ff 	bl	8008870 <malloc>
 800a472:	4602      	mov	r2, r0
 800a474:	f8c9 001c 	str.w	r0, [r9, #28]
 800a478:	b920      	cbnz	r0, 800a484 <_dtoa_r+0x34>
 800a47a:	4ba9      	ldr	r3, [pc, #676]	@ (800a720 <_dtoa_r+0x2d0>)
 800a47c:	21ef      	movs	r1, #239	@ 0xef
 800a47e:	48a9      	ldr	r0, [pc, #676]	@ (800a724 <_dtoa_r+0x2d4>)
 800a480:	f002 f820 	bl	800c4c4 <__assert_func>
 800a484:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a488:	6007      	str	r7, [r0, #0]
 800a48a:	60c7      	str	r7, [r0, #12]
 800a48c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a490:	6819      	ldr	r1, [r3, #0]
 800a492:	b159      	cbz	r1, 800a4ac <_dtoa_r+0x5c>
 800a494:	685a      	ldr	r2, [r3, #4]
 800a496:	604a      	str	r2, [r1, #4]
 800a498:	2301      	movs	r3, #1
 800a49a:	4093      	lsls	r3, r2
 800a49c:	608b      	str	r3, [r1, #8]
 800a49e:	4648      	mov	r0, r9
 800a4a0:	f001 f97c 	bl	800b79c <_Bfree>
 800a4a4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a4a8:	2200      	movs	r2, #0
 800a4aa:	601a      	str	r2, [r3, #0]
 800a4ac:	1e2b      	subs	r3, r5, #0
 800a4ae:	bfb9      	ittee	lt
 800a4b0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a4b4:	9305      	strlt	r3, [sp, #20]
 800a4b6:	2300      	movge	r3, #0
 800a4b8:	6033      	strge	r3, [r6, #0]
 800a4ba:	9f05      	ldr	r7, [sp, #20]
 800a4bc:	4b9a      	ldr	r3, [pc, #616]	@ (800a728 <_dtoa_r+0x2d8>)
 800a4be:	bfbc      	itt	lt
 800a4c0:	2201      	movlt	r2, #1
 800a4c2:	6032      	strlt	r2, [r6, #0]
 800a4c4:	43bb      	bics	r3, r7
 800a4c6:	d112      	bne.n	800a4ee <_dtoa_r+0x9e>
 800a4c8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a4ca:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a4ce:	6013      	str	r3, [r2, #0]
 800a4d0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a4d4:	4323      	orrs	r3, r4
 800a4d6:	f000 855a 	beq.w	800af8e <_dtoa_r+0xb3e>
 800a4da:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a4dc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800a73c <_dtoa_r+0x2ec>
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	f000 855c 	beq.w	800af9e <_dtoa_r+0xb4e>
 800a4e6:	f10a 0303 	add.w	r3, sl, #3
 800a4ea:	f000 bd56 	b.w	800af9a <_dtoa_r+0xb4a>
 800a4ee:	ed9d 7b04 	vldr	d7, [sp, #16]
 800a4f2:	2200      	movs	r2, #0
 800a4f4:	ec51 0b17 	vmov	r0, r1, d7
 800a4f8:	2300      	movs	r3, #0
 800a4fa:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800a4fe:	f7f6 fb13 	bl	8000b28 <__aeabi_dcmpeq>
 800a502:	4680      	mov	r8, r0
 800a504:	b158      	cbz	r0, 800a51e <_dtoa_r+0xce>
 800a506:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a508:	2301      	movs	r3, #1
 800a50a:	6013      	str	r3, [r2, #0]
 800a50c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a50e:	b113      	cbz	r3, 800a516 <_dtoa_r+0xc6>
 800a510:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a512:	4b86      	ldr	r3, [pc, #536]	@ (800a72c <_dtoa_r+0x2dc>)
 800a514:	6013      	str	r3, [r2, #0]
 800a516:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800a740 <_dtoa_r+0x2f0>
 800a51a:	f000 bd40 	b.w	800af9e <_dtoa_r+0xb4e>
 800a51e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800a522:	aa14      	add	r2, sp, #80	@ 0x50
 800a524:	a915      	add	r1, sp, #84	@ 0x54
 800a526:	4648      	mov	r0, r9
 800a528:	f001 fcd4 	bl	800bed4 <__d2b>
 800a52c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800a530:	9002      	str	r0, [sp, #8]
 800a532:	2e00      	cmp	r6, #0
 800a534:	d078      	beq.n	800a628 <_dtoa_r+0x1d8>
 800a536:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a538:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800a53c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a540:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a544:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a548:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a54c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a550:	4619      	mov	r1, r3
 800a552:	2200      	movs	r2, #0
 800a554:	4b76      	ldr	r3, [pc, #472]	@ (800a730 <_dtoa_r+0x2e0>)
 800a556:	f7f5 fec7 	bl	80002e8 <__aeabi_dsub>
 800a55a:	a36b      	add	r3, pc, #428	@ (adr r3, 800a708 <_dtoa_r+0x2b8>)
 800a55c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a560:	f7f6 f87a 	bl	8000658 <__aeabi_dmul>
 800a564:	a36a      	add	r3, pc, #424	@ (adr r3, 800a710 <_dtoa_r+0x2c0>)
 800a566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a56a:	f7f5 febf 	bl	80002ec <__adddf3>
 800a56e:	4604      	mov	r4, r0
 800a570:	4630      	mov	r0, r6
 800a572:	460d      	mov	r5, r1
 800a574:	f7f6 f806 	bl	8000584 <__aeabi_i2d>
 800a578:	a367      	add	r3, pc, #412	@ (adr r3, 800a718 <_dtoa_r+0x2c8>)
 800a57a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a57e:	f7f6 f86b 	bl	8000658 <__aeabi_dmul>
 800a582:	4602      	mov	r2, r0
 800a584:	460b      	mov	r3, r1
 800a586:	4620      	mov	r0, r4
 800a588:	4629      	mov	r1, r5
 800a58a:	f7f5 feaf 	bl	80002ec <__adddf3>
 800a58e:	4604      	mov	r4, r0
 800a590:	460d      	mov	r5, r1
 800a592:	f7f6 fb11 	bl	8000bb8 <__aeabi_d2iz>
 800a596:	2200      	movs	r2, #0
 800a598:	4607      	mov	r7, r0
 800a59a:	2300      	movs	r3, #0
 800a59c:	4620      	mov	r0, r4
 800a59e:	4629      	mov	r1, r5
 800a5a0:	f7f6 facc 	bl	8000b3c <__aeabi_dcmplt>
 800a5a4:	b140      	cbz	r0, 800a5b8 <_dtoa_r+0x168>
 800a5a6:	4638      	mov	r0, r7
 800a5a8:	f7f5 ffec 	bl	8000584 <__aeabi_i2d>
 800a5ac:	4622      	mov	r2, r4
 800a5ae:	462b      	mov	r3, r5
 800a5b0:	f7f6 faba 	bl	8000b28 <__aeabi_dcmpeq>
 800a5b4:	b900      	cbnz	r0, 800a5b8 <_dtoa_r+0x168>
 800a5b6:	3f01      	subs	r7, #1
 800a5b8:	2f16      	cmp	r7, #22
 800a5ba:	d852      	bhi.n	800a662 <_dtoa_r+0x212>
 800a5bc:	4b5d      	ldr	r3, [pc, #372]	@ (800a734 <_dtoa_r+0x2e4>)
 800a5be:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a5c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5c6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a5ca:	f7f6 fab7 	bl	8000b3c <__aeabi_dcmplt>
 800a5ce:	2800      	cmp	r0, #0
 800a5d0:	d049      	beq.n	800a666 <_dtoa_r+0x216>
 800a5d2:	3f01      	subs	r7, #1
 800a5d4:	2300      	movs	r3, #0
 800a5d6:	9310      	str	r3, [sp, #64]	@ 0x40
 800a5d8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a5da:	1b9b      	subs	r3, r3, r6
 800a5dc:	1e5a      	subs	r2, r3, #1
 800a5de:	bf45      	ittet	mi
 800a5e0:	f1c3 0301 	rsbmi	r3, r3, #1
 800a5e4:	9300      	strmi	r3, [sp, #0]
 800a5e6:	2300      	movpl	r3, #0
 800a5e8:	2300      	movmi	r3, #0
 800a5ea:	9206      	str	r2, [sp, #24]
 800a5ec:	bf54      	ite	pl
 800a5ee:	9300      	strpl	r3, [sp, #0]
 800a5f0:	9306      	strmi	r3, [sp, #24]
 800a5f2:	2f00      	cmp	r7, #0
 800a5f4:	db39      	blt.n	800a66a <_dtoa_r+0x21a>
 800a5f6:	9b06      	ldr	r3, [sp, #24]
 800a5f8:	970d      	str	r7, [sp, #52]	@ 0x34
 800a5fa:	443b      	add	r3, r7
 800a5fc:	9306      	str	r3, [sp, #24]
 800a5fe:	2300      	movs	r3, #0
 800a600:	9308      	str	r3, [sp, #32]
 800a602:	9b07      	ldr	r3, [sp, #28]
 800a604:	2b09      	cmp	r3, #9
 800a606:	d863      	bhi.n	800a6d0 <_dtoa_r+0x280>
 800a608:	2b05      	cmp	r3, #5
 800a60a:	bfc4      	itt	gt
 800a60c:	3b04      	subgt	r3, #4
 800a60e:	9307      	strgt	r3, [sp, #28]
 800a610:	9b07      	ldr	r3, [sp, #28]
 800a612:	f1a3 0302 	sub.w	r3, r3, #2
 800a616:	bfcc      	ite	gt
 800a618:	2400      	movgt	r4, #0
 800a61a:	2401      	movle	r4, #1
 800a61c:	2b03      	cmp	r3, #3
 800a61e:	d863      	bhi.n	800a6e8 <_dtoa_r+0x298>
 800a620:	e8df f003 	tbb	[pc, r3]
 800a624:	2b375452 	.word	0x2b375452
 800a628:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800a62c:	441e      	add	r6, r3
 800a62e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a632:	2b20      	cmp	r3, #32
 800a634:	bfc1      	itttt	gt
 800a636:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a63a:	409f      	lslgt	r7, r3
 800a63c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a640:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a644:	bfd6      	itet	le
 800a646:	f1c3 0320 	rsble	r3, r3, #32
 800a64a:	ea47 0003 	orrgt.w	r0, r7, r3
 800a64e:	fa04 f003 	lslle.w	r0, r4, r3
 800a652:	f7f5 ff87 	bl	8000564 <__aeabi_ui2d>
 800a656:	2201      	movs	r2, #1
 800a658:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a65c:	3e01      	subs	r6, #1
 800a65e:	9212      	str	r2, [sp, #72]	@ 0x48
 800a660:	e776      	b.n	800a550 <_dtoa_r+0x100>
 800a662:	2301      	movs	r3, #1
 800a664:	e7b7      	b.n	800a5d6 <_dtoa_r+0x186>
 800a666:	9010      	str	r0, [sp, #64]	@ 0x40
 800a668:	e7b6      	b.n	800a5d8 <_dtoa_r+0x188>
 800a66a:	9b00      	ldr	r3, [sp, #0]
 800a66c:	1bdb      	subs	r3, r3, r7
 800a66e:	9300      	str	r3, [sp, #0]
 800a670:	427b      	negs	r3, r7
 800a672:	9308      	str	r3, [sp, #32]
 800a674:	2300      	movs	r3, #0
 800a676:	930d      	str	r3, [sp, #52]	@ 0x34
 800a678:	e7c3      	b.n	800a602 <_dtoa_r+0x1b2>
 800a67a:	2301      	movs	r3, #1
 800a67c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a67e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a680:	eb07 0b03 	add.w	fp, r7, r3
 800a684:	f10b 0301 	add.w	r3, fp, #1
 800a688:	2b01      	cmp	r3, #1
 800a68a:	9303      	str	r3, [sp, #12]
 800a68c:	bfb8      	it	lt
 800a68e:	2301      	movlt	r3, #1
 800a690:	e006      	b.n	800a6a0 <_dtoa_r+0x250>
 800a692:	2301      	movs	r3, #1
 800a694:	9309      	str	r3, [sp, #36]	@ 0x24
 800a696:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a698:	2b00      	cmp	r3, #0
 800a69a:	dd28      	ble.n	800a6ee <_dtoa_r+0x29e>
 800a69c:	469b      	mov	fp, r3
 800a69e:	9303      	str	r3, [sp, #12]
 800a6a0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800a6a4:	2100      	movs	r1, #0
 800a6a6:	2204      	movs	r2, #4
 800a6a8:	f102 0514 	add.w	r5, r2, #20
 800a6ac:	429d      	cmp	r5, r3
 800a6ae:	d926      	bls.n	800a6fe <_dtoa_r+0x2ae>
 800a6b0:	6041      	str	r1, [r0, #4]
 800a6b2:	4648      	mov	r0, r9
 800a6b4:	f001 f832 	bl	800b71c <_Balloc>
 800a6b8:	4682      	mov	sl, r0
 800a6ba:	2800      	cmp	r0, #0
 800a6bc:	d142      	bne.n	800a744 <_dtoa_r+0x2f4>
 800a6be:	4b1e      	ldr	r3, [pc, #120]	@ (800a738 <_dtoa_r+0x2e8>)
 800a6c0:	4602      	mov	r2, r0
 800a6c2:	f240 11af 	movw	r1, #431	@ 0x1af
 800a6c6:	e6da      	b.n	800a47e <_dtoa_r+0x2e>
 800a6c8:	2300      	movs	r3, #0
 800a6ca:	e7e3      	b.n	800a694 <_dtoa_r+0x244>
 800a6cc:	2300      	movs	r3, #0
 800a6ce:	e7d5      	b.n	800a67c <_dtoa_r+0x22c>
 800a6d0:	2401      	movs	r4, #1
 800a6d2:	2300      	movs	r3, #0
 800a6d4:	9307      	str	r3, [sp, #28]
 800a6d6:	9409      	str	r4, [sp, #36]	@ 0x24
 800a6d8:	f04f 3bff 	mov.w	fp, #4294967295
 800a6dc:	2200      	movs	r2, #0
 800a6de:	f8cd b00c 	str.w	fp, [sp, #12]
 800a6e2:	2312      	movs	r3, #18
 800a6e4:	920c      	str	r2, [sp, #48]	@ 0x30
 800a6e6:	e7db      	b.n	800a6a0 <_dtoa_r+0x250>
 800a6e8:	2301      	movs	r3, #1
 800a6ea:	9309      	str	r3, [sp, #36]	@ 0x24
 800a6ec:	e7f4      	b.n	800a6d8 <_dtoa_r+0x288>
 800a6ee:	f04f 0b01 	mov.w	fp, #1
 800a6f2:	f8cd b00c 	str.w	fp, [sp, #12]
 800a6f6:	465b      	mov	r3, fp
 800a6f8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800a6fc:	e7d0      	b.n	800a6a0 <_dtoa_r+0x250>
 800a6fe:	3101      	adds	r1, #1
 800a700:	0052      	lsls	r2, r2, #1
 800a702:	e7d1      	b.n	800a6a8 <_dtoa_r+0x258>
 800a704:	f3af 8000 	nop.w
 800a708:	636f4361 	.word	0x636f4361
 800a70c:	3fd287a7 	.word	0x3fd287a7
 800a710:	8b60c8b3 	.word	0x8b60c8b3
 800a714:	3fc68a28 	.word	0x3fc68a28
 800a718:	509f79fb 	.word	0x509f79fb
 800a71c:	3fd34413 	.word	0x3fd34413
 800a720:	0800d143 	.word	0x0800d143
 800a724:	0800d15a 	.word	0x0800d15a
 800a728:	7ff00000 	.word	0x7ff00000
 800a72c:	0800d10b 	.word	0x0800d10b
 800a730:	3ff80000 	.word	0x3ff80000
 800a734:	0800d358 	.word	0x0800d358
 800a738:	0800d1b2 	.word	0x0800d1b2
 800a73c:	0800d13f 	.word	0x0800d13f
 800a740:	0800d10a 	.word	0x0800d10a
 800a744:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a748:	6018      	str	r0, [r3, #0]
 800a74a:	9b03      	ldr	r3, [sp, #12]
 800a74c:	2b0e      	cmp	r3, #14
 800a74e:	f200 80a1 	bhi.w	800a894 <_dtoa_r+0x444>
 800a752:	2c00      	cmp	r4, #0
 800a754:	f000 809e 	beq.w	800a894 <_dtoa_r+0x444>
 800a758:	2f00      	cmp	r7, #0
 800a75a:	dd33      	ble.n	800a7c4 <_dtoa_r+0x374>
 800a75c:	4b9c      	ldr	r3, [pc, #624]	@ (800a9d0 <_dtoa_r+0x580>)
 800a75e:	f007 020f 	and.w	r2, r7, #15
 800a762:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a766:	ed93 7b00 	vldr	d7, [r3]
 800a76a:	05f8      	lsls	r0, r7, #23
 800a76c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800a770:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a774:	d516      	bpl.n	800a7a4 <_dtoa_r+0x354>
 800a776:	4b97      	ldr	r3, [pc, #604]	@ (800a9d4 <_dtoa_r+0x584>)
 800a778:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a77c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a780:	f7f6 f894 	bl	80008ac <__aeabi_ddiv>
 800a784:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a788:	f004 040f 	and.w	r4, r4, #15
 800a78c:	2603      	movs	r6, #3
 800a78e:	4d91      	ldr	r5, [pc, #580]	@ (800a9d4 <_dtoa_r+0x584>)
 800a790:	b954      	cbnz	r4, 800a7a8 <_dtoa_r+0x358>
 800a792:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a796:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a79a:	f7f6 f887 	bl	80008ac <__aeabi_ddiv>
 800a79e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a7a2:	e028      	b.n	800a7f6 <_dtoa_r+0x3a6>
 800a7a4:	2602      	movs	r6, #2
 800a7a6:	e7f2      	b.n	800a78e <_dtoa_r+0x33e>
 800a7a8:	07e1      	lsls	r1, r4, #31
 800a7aa:	d508      	bpl.n	800a7be <_dtoa_r+0x36e>
 800a7ac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a7b0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a7b4:	f7f5 ff50 	bl	8000658 <__aeabi_dmul>
 800a7b8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a7bc:	3601      	adds	r6, #1
 800a7be:	1064      	asrs	r4, r4, #1
 800a7c0:	3508      	adds	r5, #8
 800a7c2:	e7e5      	b.n	800a790 <_dtoa_r+0x340>
 800a7c4:	f000 80af 	beq.w	800a926 <_dtoa_r+0x4d6>
 800a7c8:	427c      	negs	r4, r7
 800a7ca:	4b81      	ldr	r3, [pc, #516]	@ (800a9d0 <_dtoa_r+0x580>)
 800a7cc:	4d81      	ldr	r5, [pc, #516]	@ (800a9d4 <_dtoa_r+0x584>)
 800a7ce:	f004 020f 	and.w	r2, r4, #15
 800a7d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a7d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7da:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a7de:	f7f5 ff3b 	bl	8000658 <__aeabi_dmul>
 800a7e2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a7e6:	1124      	asrs	r4, r4, #4
 800a7e8:	2300      	movs	r3, #0
 800a7ea:	2602      	movs	r6, #2
 800a7ec:	2c00      	cmp	r4, #0
 800a7ee:	f040 808f 	bne.w	800a910 <_dtoa_r+0x4c0>
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d1d3      	bne.n	800a79e <_dtoa_r+0x34e>
 800a7f6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a7f8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	f000 8094 	beq.w	800a92a <_dtoa_r+0x4da>
 800a802:	4b75      	ldr	r3, [pc, #468]	@ (800a9d8 <_dtoa_r+0x588>)
 800a804:	2200      	movs	r2, #0
 800a806:	4620      	mov	r0, r4
 800a808:	4629      	mov	r1, r5
 800a80a:	f7f6 f997 	bl	8000b3c <__aeabi_dcmplt>
 800a80e:	2800      	cmp	r0, #0
 800a810:	f000 808b 	beq.w	800a92a <_dtoa_r+0x4da>
 800a814:	9b03      	ldr	r3, [sp, #12]
 800a816:	2b00      	cmp	r3, #0
 800a818:	f000 8087 	beq.w	800a92a <_dtoa_r+0x4da>
 800a81c:	f1bb 0f00 	cmp.w	fp, #0
 800a820:	dd34      	ble.n	800a88c <_dtoa_r+0x43c>
 800a822:	4620      	mov	r0, r4
 800a824:	4b6d      	ldr	r3, [pc, #436]	@ (800a9dc <_dtoa_r+0x58c>)
 800a826:	2200      	movs	r2, #0
 800a828:	4629      	mov	r1, r5
 800a82a:	f7f5 ff15 	bl	8000658 <__aeabi_dmul>
 800a82e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a832:	f107 38ff 	add.w	r8, r7, #4294967295
 800a836:	3601      	adds	r6, #1
 800a838:	465c      	mov	r4, fp
 800a83a:	4630      	mov	r0, r6
 800a83c:	f7f5 fea2 	bl	8000584 <__aeabi_i2d>
 800a840:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a844:	f7f5 ff08 	bl	8000658 <__aeabi_dmul>
 800a848:	4b65      	ldr	r3, [pc, #404]	@ (800a9e0 <_dtoa_r+0x590>)
 800a84a:	2200      	movs	r2, #0
 800a84c:	f7f5 fd4e 	bl	80002ec <__adddf3>
 800a850:	4605      	mov	r5, r0
 800a852:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a856:	2c00      	cmp	r4, #0
 800a858:	d16a      	bne.n	800a930 <_dtoa_r+0x4e0>
 800a85a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a85e:	4b61      	ldr	r3, [pc, #388]	@ (800a9e4 <_dtoa_r+0x594>)
 800a860:	2200      	movs	r2, #0
 800a862:	f7f5 fd41 	bl	80002e8 <__aeabi_dsub>
 800a866:	4602      	mov	r2, r0
 800a868:	460b      	mov	r3, r1
 800a86a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a86e:	462a      	mov	r2, r5
 800a870:	4633      	mov	r3, r6
 800a872:	f7f6 f981 	bl	8000b78 <__aeabi_dcmpgt>
 800a876:	2800      	cmp	r0, #0
 800a878:	f040 8298 	bne.w	800adac <_dtoa_r+0x95c>
 800a87c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a880:	462a      	mov	r2, r5
 800a882:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a886:	f7f6 f959 	bl	8000b3c <__aeabi_dcmplt>
 800a88a:	bb38      	cbnz	r0, 800a8dc <_dtoa_r+0x48c>
 800a88c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800a890:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800a894:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a896:	2b00      	cmp	r3, #0
 800a898:	f2c0 8157 	blt.w	800ab4a <_dtoa_r+0x6fa>
 800a89c:	2f0e      	cmp	r7, #14
 800a89e:	f300 8154 	bgt.w	800ab4a <_dtoa_r+0x6fa>
 800a8a2:	4b4b      	ldr	r3, [pc, #300]	@ (800a9d0 <_dtoa_r+0x580>)
 800a8a4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a8a8:	ed93 7b00 	vldr	d7, [r3]
 800a8ac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	ed8d 7b00 	vstr	d7, [sp]
 800a8b4:	f280 80e5 	bge.w	800aa82 <_dtoa_r+0x632>
 800a8b8:	9b03      	ldr	r3, [sp, #12]
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	f300 80e1 	bgt.w	800aa82 <_dtoa_r+0x632>
 800a8c0:	d10c      	bne.n	800a8dc <_dtoa_r+0x48c>
 800a8c2:	4b48      	ldr	r3, [pc, #288]	@ (800a9e4 <_dtoa_r+0x594>)
 800a8c4:	2200      	movs	r2, #0
 800a8c6:	ec51 0b17 	vmov	r0, r1, d7
 800a8ca:	f7f5 fec5 	bl	8000658 <__aeabi_dmul>
 800a8ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a8d2:	f7f6 f947 	bl	8000b64 <__aeabi_dcmpge>
 800a8d6:	2800      	cmp	r0, #0
 800a8d8:	f000 8266 	beq.w	800ada8 <_dtoa_r+0x958>
 800a8dc:	2400      	movs	r4, #0
 800a8de:	4625      	mov	r5, r4
 800a8e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a8e2:	4656      	mov	r6, sl
 800a8e4:	ea6f 0803 	mvn.w	r8, r3
 800a8e8:	2700      	movs	r7, #0
 800a8ea:	4621      	mov	r1, r4
 800a8ec:	4648      	mov	r0, r9
 800a8ee:	f000 ff55 	bl	800b79c <_Bfree>
 800a8f2:	2d00      	cmp	r5, #0
 800a8f4:	f000 80bd 	beq.w	800aa72 <_dtoa_r+0x622>
 800a8f8:	b12f      	cbz	r7, 800a906 <_dtoa_r+0x4b6>
 800a8fa:	42af      	cmp	r7, r5
 800a8fc:	d003      	beq.n	800a906 <_dtoa_r+0x4b6>
 800a8fe:	4639      	mov	r1, r7
 800a900:	4648      	mov	r0, r9
 800a902:	f000 ff4b 	bl	800b79c <_Bfree>
 800a906:	4629      	mov	r1, r5
 800a908:	4648      	mov	r0, r9
 800a90a:	f000 ff47 	bl	800b79c <_Bfree>
 800a90e:	e0b0      	b.n	800aa72 <_dtoa_r+0x622>
 800a910:	07e2      	lsls	r2, r4, #31
 800a912:	d505      	bpl.n	800a920 <_dtoa_r+0x4d0>
 800a914:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a918:	f7f5 fe9e 	bl	8000658 <__aeabi_dmul>
 800a91c:	3601      	adds	r6, #1
 800a91e:	2301      	movs	r3, #1
 800a920:	1064      	asrs	r4, r4, #1
 800a922:	3508      	adds	r5, #8
 800a924:	e762      	b.n	800a7ec <_dtoa_r+0x39c>
 800a926:	2602      	movs	r6, #2
 800a928:	e765      	b.n	800a7f6 <_dtoa_r+0x3a6>
 800a92a:	9c03      	ldr	r4, [sp, #12]
 800a92c:	46b8      	mov	r8, r7
 800a92e:	e784      	b.n	800a83a <_dtoa_r+0x3ea>
 800a930:	4b27      	ldr	r3, [pc, #156]	@ (800a9d0 <_dtoa_r+0x580>)
 800a932:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a934:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a938:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a93c:	4454      	add	r4, sl
 800a93e:	2900      	cmp	r1, #0
 800a940:	d054      	beq.n	800a9ec <_dtoa_r+0x59c>
 800a942:	4929      	ldr	r1, [pc, #164]	@ (800a9e8 <_dtoa_r+0x598>)
 800a944:	2000      	movs	r0, #0
 800a946:	f7f5 ffb1 	bl	80008ac <__aeabi_ddiv>
 800a94a:	4633      	mov	r3, r6
 800a94c:	462a      	mov	r2, r5
 800a94e:	f7f5 fccb 	bl	80002e8 <__aeabi_dsub>
 800a952:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a956:	4656      	mov	r6, sl
 800a958:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a95c:	f7f6 f92c 	bl	8000bb8 <__aeabi_d2iz>
 800a960:	4605      	mov	r5, r0
 800a962:	f7f5 fe0f 	bl	8000584 <__aeabi_i2d>
 800a966:	4602      	mov	r2, r0
 800a968:	460b      	mov	r3, r1
 800a96a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a96e:	f7f5 fcbb 	bl	80002e8 <__aeabi_dsub>
 800a972:	3530      	adds	r5, #48	@ 0x30
 800a974:	4602      	mov	r2, r0
 800a976:	460b      	mov	r3, r1
 800a978:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a97c:	f806 5b01 	strb.w	r5, [r6], #1
 800a980:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a984:	f7f6 f8da 	bl	8000b3c <__aeabi_dcmplt>
 800a988:	2800      	cmp	r0, #0
 800a98a:	d172      	bne.n	800aa72 <_dtoa_r+0x622>
 800a98c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a990:	4911      	ldr	r1, [pc, #68]	@ (800a9d8 <_dtoa_r+0x588>)
 800a992:	2000      	movs	r0, #0
 800a994:	f7f5 fca8 	bl	80002e8 <__aeabi_dsub>
 800a998:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a99c:	f7f6 f8ce 	bl	8000b3c <__aeabi_dcmplt>
 800a9a0:	2800      	cmp	r0, #0
 800a9a2:	f040 80b4 	bne.w	800ab0e <_dtoa_r+0x6be>
 800a9a6:	42a6      	cmp	r6, r4
 800a9a8:	f43f af70 	beq.w	800a88c <_dtoa_r+0x43c>
 800a9ac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a9b0:	4b0a      	ldr	r3, [pc, #40]	@ (800a9dc <_dtoa_r+0x58c>)
 800a9b2:	2200      	movs	r2, #0
 800a9b4:	f7f5 fe50 	bl	8000658 <__aeabi_dmul>
 800a9b8:	4b08      	ldr	r3, [pc, #32]	@ (800a9dc <_dtoa_r+0x58c>)
 800a9ba:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a9be:	2200      	movs	r2, #0
 800a9c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a9c4:	f7f5 fe48 	bl	8000658 <__aeabi_dmul>
 800a9c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a9cc:	e7c4      	b.n	800a958 <_dtoa_r+0x508>
 800a9ce:	bf00      	nop
 800a9d0:	0800d358 	.word	0x0800d358
 800a9d4:	0800d330 	.word	0x0800d330
 800a9d8:	3ff00000 	.word	0x3ff00000
 800a9dc:	40240000 	.word	0x40240000
 800a9e0:	401c0000 	.word	0x401c0000
 800a9e4:	40140000 	.word	0x40140000
 800a9e8:	3fe00000 	.word	0x3fe00000
 800a9ec:	4631      	mov	r1, r6
 800a9ee:	4628      	mov	r0, r5
 800a9f0:	f7f5 fe32 	bl	8000658 <__aeabi_dmul>
 800a9f4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a9f8:	9413      	str	r4, [sp, #76]	@ 0x4c
 800a9fa:	4656      	mov	r6, sl
 800a9fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aa00:	f7f6 f8da 	bl	8000bb8 <__aeabi_d2iz>
 800aa04:	4605      	mov	r5, r0
 800aa06:	f7f5 fdbd 	bl	8000584 <__aeabi_i2d>
 800aa0a:	4602      	mov	r2, r0
 800aa0c:	460b      	mov	r3, r1
 800aa0e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aa12:	f7f5 fc69 	bl	80002e8 <__aeabi_dsub>
 800aa16:	3530      	adds	r5, #48	@ 0x30
 800aa18:	f806 5b01 	strb.w	r5, [r6], #1
 800aa1c:	4602      	mov	r2, r0
 800aa1e:	460b      	mov	r3, r1
 800aa20:	42a6      	cmp	r6, r4
 800aa22:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800aa26:	f04f 0200 	mov.w	r2, #0
 800aa2a:	d124      	bne.n	800aa76 <_dtoa_r+0x626>
 800aa2c:	4baf      	ldr	r3, [pc, #700]	@ (800acec <_dtoa_r+0x89c>)
 800aa2e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800aa32:	f7f5 fc5b 	bl	80002ec <__adddf3>
 800aa36:	4602      	mov	r2, r0
 800aa38:	460b      	mov	r3, r1
 800aa3a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aa3e:	f7f6 f89b 	bl	8000b78 <__aeabi_dcmpgt>
 800aa42:	2800      	cmp	r0, #0
 800aa44:	d163      	bne.n	800ab0e <_dtoa_r+0x6be>
 800aa46:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800aa4a:	49a8      	ldr	r1, [pc, #672]	@ (800acec <_dtoa_r+0x89c>)
 800aa4c:	2000      	movs	r0, #0
 800aa4e:	f7f5 fc4b 	bl	80002e8 <__aeabi_dsub>
 800aa52:	4602      	mov	r2, r0
 800aa54:	460b      	mov	r3, r1
 800aa56:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aa5a:	f7f6 f86f 	bl	8000b3c <__aeabi_dcmplt>
 800aa5e:	2800      	cmp	r0, #0
 800aa60:	f43f af14 	beq.w	800a88c <_dtoa_r+0x43c>
 800aa64:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800aa66:	1e73      	subs	r3, r6, #1
 800aa68:	9313      	str	r3, [sp, #76]	@ 0x4c
 800aa6a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800aa6e:	2b30      	cmp	r3, #48	@ 0x30
 800aa70:	d0f8      	beq.n	800aa64 <_dtoa_r+0x614>
 800aa72:	4647      	mov	r7, r8
 800aa74:	e03b      	b.n	800aaee <_dtoa_r+0x69e>
 800aa76:	4b9e      	ldr	r3, [pc, #632]	@ (800acf0 <_dtoa_r+0x8a0>)
 800aa78:	f7f5 fdee 	bl	8000658 <__aeabi_dmul>
 800aa7c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aa80:	e7bc      	b.n	800a9fc <_dtoa_r+0x5ac>
 800aa82:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800aa86:	4656      	mov	r6, sl
 800aa88:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aa8c:	4620      	mov	r0, r4
 800aa8e:	4629      	mov	r1, r5
 800aa90:	f7f5 ff0c 	bl	80008ac <__aeabi_ddiv>
 800aa94:	f7f6 f890 	bl	8000bb8 <__aeabi_d2iz>
 800aa98:	4680      	mov	r8, r0
 800aa9a:	f7f5 fd73 	bl	8000584 <__aeabi_i2d>
 800aa9e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aaa2:	f7f5 fdd9 	bl	8000658 <__aeabi_dmul>
 800aaa6:	4602      	mov	r2, r0
 800aaa8:	460b      	mov	r3, r1
 800aaaa:	4620      	mov	r0, r4
 800aaac:	4629      	mov	r1, r5
 800aaae:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800aab2:	f7f5 fc19 	bl	80002e8 <__aeabi_dsub>
 800aab6:	f806 4b01 	strb.w	r4, [r6], #1
 800aaba:	9d03      	ldr	r5, [sp, #12]
 800aabc:	eba6 040a 	sub.w	r4, r6, sl
 800aac0:	42a5      	cmp	r5, r4
 800aac2:	4602      	mov	r2, r0
 800aac4:	460b      	mov	r3, r1
 800aac6:	d133      	bne.n	800ab30 <_dtoa_r+0x6e0>
 800aac8:	f7f5 fc10 	bl	80002ec <__adddf3>
 800aacc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aad0:	4604      	mov	r4, r0
 800aad2:	460d      	mov	r5, r1
 800aad4:	f7f6 f850 	bl	8000b78 <__aeabi_dcmpgt>
 800aad8:	b9c0      	cbnz	r0, 800ab0c <_dtoa_r+0x6bc>
 800aada:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aade:	4620      	mov	r0, r4
 800aae0:	4629      	mov	r1, r5
 800aae2:	f7f6 f821 	bl	8000b28 <__aeabi_dcmpeq>
 800aae6:	b110      	cbz	r0, 800aaee <_dtoa_r+0x69e>
 800aae8:	f018 0f01 	tst.w	r8, #1
 800aaec:	d10e      	bne.n	800ab0c <_dtoa_r+0x6bc>
 800aaee:	9902      	ldr	r1, [sp, #8]
 800aaf0:	4648      	mov	r0, r9
 800aaf2:	f000 fe53 	bl	800b79c <_Bfree>
 800aaf6:	2300      	movs	r3, #0
 800aaf8:	7033      	strb	r3, [r6, #0]
 800aafa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800aafc:	3701      	adds	r7, #1
 800aafe:	601f      	str	r7, [r3, #0]
 800ab00:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	f000 824b 	beq.w	800af9e <_dtoa_r+0xb4e>
 800ab08:	601e      	str	r6, [r3, #0]
 800ab0a:	e248      	b.n	800af9e <_dtoa_r+0xb4e>
 800ab0c:	46b8      	mov	r8, r7
 800ab0e:	4633      	mov	r3, r6
 800ab10:	461e      	mov	r6, r3
 800ab12:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ab16:	2a39      	cmp	r2, #57	@ 0x39
 800ab18:	d106      	bne.n	800ab28 <_dtoa_r+0x6d8>
 800ab1a:	459a      	cmp	sl, r3
 800ab1c:	d1f8      	bne.n	800ab10 <_dtoa_r+0x6c0>
 800ab1e:	2230      	movs	r2, #48	@ 0x30
 800ab20:	f108 0801 	add.w	r8, r8, #1
 800ab24:	f88a 2000 	strb.w	r2, [sl]
 800ab28:	781a      	ldrb	r2, [r3, #0]
 800ab2a:	3201      	adds	r2, #1
 800ab2c:	701a      	strb	r2, [r3, #0]
 800ab2e:	e7a0      	b.n	800aa72 <_dtoa_r+0x622>
 800ab30:	4b6f      	ldr	r3, [pc, #444]	@ (800acf0 <_dtoa_r+0x8a0>)
 800ab32:	2200      	movs	r2, #0
 800ab34:	f7f5 fd90 	bl	8000658 <__aeabi_dmul>
 800ab38:	2200      	movs	r2, #0
 800ab3a:	2300      	movs	r3, #0
 800ab3c:	4604      	mov	r4, r0
 800ab3e:	460d      	mov	r5, r1
 800ab40:	f7f5 fff2 	bl	8000b28 <__aeabi_dcmpeq>
 800ab44:	2800      	cmp	r0, #0
 800ab46:	d09f      	beq.n	800aa88 <_dtoa_r+0x638>
 800ab48:	e7d1      	b.n	800aaee <_dtoa_r+0x69e>
 800ab4a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ab4c:	2a00      	cmp	r2, #0
 800ab4e:	f000 80ea 	beq.w	800ad26 <_dtoa_r+0x8d6>
 800ab52:	9a07      	ldr	r2, [sp, #28]
 800ab54:	2a01      	cmp	r2, #1
 800ab56:	f300 80cd 	bgt.w	800acf4 <_dtoa_r+0x8a4>
 800ab5a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ab5c:	2a00      	cmp	r2, #0
 800ab5e:	f000 80c1 	beq.w	800ace4 <_dtoa_r+0x894>
 800ab62:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ab66:	9c08      	ldr	r4, [sp, #32]
 800ab68:	9e00      	ldr	r6, [sp, #0]
 800ab6a:	9a00      	ldr	r2, [sp, #0]
 800ab6c:	441a      	add	r2, r3
 800ab6e:	9200      	str	r2, [sp, #0]
 800ab70:	9a06      	ldr	r2, [sp, #24]
 800ab72:	2101      	movs	r1, #1
 800ab74:	441a      	add	r2, r3
 800ab76:	4648      	mov	r0, r9
 800ab78:	9206      	str	r2, [sp, #24]
 800ab7a:	f000 ff0d 	bl	800b998 <__i2b>
 800ab7e:	4605      	mov	r5, r0
 800ab80:	b166      	cbz	r6, 800ab9c <_dtoa_r+0x74c>
 800ab82:	9b06      	ldr	r3, [sp, #24]
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	dd09      	ble.n	800ab9c <_dtoa_r+0x74c>
 800ab88:	42b3      	cmp	r3, r6
 800ab8a:	9a00      	ldr	r2, [sp, #0]
 800ab8c:	bfa8      	it	ge
 800ab8e:	4633      	movge	r3, r6
 800ab90:	1ad2      	subs	r2, r2, r3
 800ab92:	9200      	str	r2, [sp, #0]
 800ab94:	9a06      	ldr	r2, [sp, #24]
 800ab96:	1af6      	subs	r6, r6, r3
 800ab98:	1ad3      	subs	r3, r2, r3
 800ab9a:	9306      	str	r3, [sp, #24]
 800ab9c:	9b08      	ldr	r3, [sp, #32]
 800ab9e:	b30b      	cbz	r3, 800abe4 <_dtoa_r+0x794>
 800aba0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	f000 80c6 	beq.w	800ad34 <_dtoa_r+0x8e4>
 800aba8:	2c00      	cmp	r4, #0
 800abaa:	f000 80c0 	beq.w	800ad2e <_dtoa_r+0x8de>
 800abae:	4629      	mov	r1, r5
 800abb0:	4622      	mov	r2, r4
 800abb2:	4648      	mov	r0, r9
 800abb4:	f000 ffa8 	bl	800bb08 <__pow5mult>
 800abb8:	9a02      	ldr	r2, [sp, #8]
 800abba:	4601      	mov	r1, r0
 800abbc:	4605      	mov	r5, r0
 800abbe:	4648      	mov	r0, r9
 800abc0:	f000 ff00 	bl	800b9c4 <__multiply>
 800abc4:	9902      	ldr	r1, [sp, #8]
 800abc6:	4680      	mov	r8, r0
 800abc8:	4648      	mov	r0, r9
 800abca:	f000 fde7 	bl	800b79c <_Bfree>
 800abce:	9b08      	ldr	r3, [sp, #32]
 800abd0:	1b1b      	subs	r3, r3, r4
 800abd2:	9308      	str	r3, [sp, #32]
 800abd4:	f000 80b1 	beq.w	800ad3a <_dtoa_r+0x8ea>
 800abd8:	9a08      	ldr	r2, [sp, #32]
 800abda:	4641      	mov	r1, r8
 800abdc:	4648      	mov	r0, r9
 800abde:	f000 ff93 	bl	800bb08 <__pow5mult>
 800abe2:	9002      	str	r0, [sp, #8]
 800abe4:	2101      	movs	r1, #1
 800abe6:	4648      	mov	r0, r9
 800abe8:	f000 fed6 	bl	800b998 <__i2b>
 800abec:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800abee:	4604      	mov	r4, r0
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	f000 81d8 	beq.w	800afa6 <_dtoa_r+0xb56>
 800abf6:	461a      	mov	r2, r3
 800abf8:	4601      	mov	r1, r0
 800abfa:	4648      	mov	r0, r9
 800abfc:	f000 ff84 	bl	800bb08 <__pow5mult>
 800ac00:	9b07      	ldr	r3, [sp, #28]
 800ac02:	2b01      	cmp	r3, #1
 800ac04:	4604      	mov	r4, r0
 800ac06:	f300 809f 	bgt.w	800ad48 <_dtoa_r+0x8f8>
 800ac0a:	9b04      	ldr	r3, [sp, #16]
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	f040 8097 	bne.w	800ad40 <_dtoa_r+0x8f0>
 800ac12:	9b05      	ldr	r3, [sp, #20]
 800ac14:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	f040 8093 	bne.w	800ad44 <_dtoa_r+0x8f4>
 800ac1e:	9b05      	ldr	r3, [sp, #20]
 800ac20:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ac24:	0d1b      	lsrs	r3, r3, #20
 800ac26:	051b      	lsls	r3, r3, #20
 800ac28:	b133      	cbz	r3, 800ac38 <_dtoa_r+0x7e8>
 800ac2a:	9b00      	ldr	r3, [sp, #0]
 800ac2c:	3301      	adds	r3, #1
 800ac2e:	9300      	str	r3, [sp, #0]
 800ac30:	9b06      	ldr	r3, [sp, #24]
 800ac32:	3301      	adds	r3, #1
 800ac34:	9306      	str	r3, [sp, #24]
 800ac36:	2301      	movs	r3, #1
 800ac38:	9308      	str	r3, [sp, #32]
 800ac3a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	f000 81b8 	beq.w	800afb2 <_dtoa_r+0xb62>
 800ac42:	6923      	ldr	r3, [r4, #16]
 800ac44:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ac48:	6918      	ldr	r0, [r3, #16]
 800ac4a:	f000 fe59 	bl	800b900 <__hi0bits>
 800ac4e:	f1c0 0020 	rsb	r0, r0, #32
 800ac52:	9b06      	ldr	r3, [sp, #24]
 800ac54:	4418      	add	r0, r3
 800ac56:	f010 001f 	ands.w	r0, r0, #31
 800ac5a:	f000 8082 	beq.w	800ad62 <_dtoa_r+0x912>
 800ac5e:	f1c0 0320 	rsb	r3, r0, #32
 800ac62:	2b04      	cmp	r3, #4
 800ac64:	dd73      	ble.n	800ad4e <_dtoa_r+0x8fe>
 800ac66:	9b00      	ldr	r3, [sp, #0]
 800ac68:	f1c0 001c 	rsb	r0, r0, #28
 800ac6c:	4403      	add	r3, r0
 800ac6e:	9300      	str	r3, [sp, #0]
 800ac70:	9b06      	ldr	r3, [sp, #24]
 800ac72:	4403      	add	r3, r0
 800ac74:	4406      	add	r6, r0
 800ac76:	9306      	str	r3, [sp, #24]
 800ac78:	9b00      	ldr	r3, [sp, #0]
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	dd05      	ble.n	800ac8a <_dtoa_r+0x83a>
 800ac7e:	9902      	ldr	r1, [sp, #8]
 800ac80:	461a      	mov	r2, r3
 800ac82:	4648      	mov	r0, r9
 800ac84:	f000 ff9a 	bl	800bbbc <__lshift>
 800ac88:	9002      	str	r0, [sp, #8]
 800ac8a:	9b06      	ldr	r3, [sp, #24]
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	dd05      	ble.n	800ac9c <_dtoa_r+0x84c>
 800ac90:	4621      	mov	r1, r4
 800ac92:	461a      	mov	r2, r3
 800ac94:	4648      	mov	r0, r9
 800ac96:	f000 ff91 	bl	800bbbc <__lshift>
 800ac9a:	4604      	mov	r4, r0
 800ac9c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d061      	beq.n	800ad66 <_dtoa_r+0x916>
 800aca2:	9802      	ldr	r0, [sp, #8]
 800aca4:	4621      	mov	r1, r4
 800aca6:	f000 fff5 	bl	800bc94 <__mcmp>
 800acaa:	2800      	cmp	r0, #0
 800acac:	da5b      	bge.n	800ad66 <_dtoa_r+0x916>
 800acae:	2300      	movs	r3, #0
 800acb0:	9902      	ldr	r1, [sp, #8]
 800acb2:	220a      	movs	r2, #10
 800acb4:	4648      	mov	r0, r9
 800acb6:	f000 fd93 	bl	800b7e0 <__multadd>
 800acba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800acbc:	9002      	str	r0, [sp, #8]
 800acbe:	f107 38ff 	add.w	r8, r7, #4294967295
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	f000 8177 	beq.w	800afb6 <_dtoa_r+0xb66>
 800acc8:	4629      	mov	r1, r5
 800acca:	2300      	movs	r3, #0
 800accc:	220a      	movs	r2, #10
 800acce:	4648      	mov	r0, r9
 800acd0:	f000 fd86 	bl	800b7e0 <__multadd>
 800acd4:	f1bb 0f00 	cmp.w	fp, #0
 800acd8:	4605      	mov	r5, r0
 800acda:	dc6f      	bgt.n	800adbc <_dtoa_r+0x96c>
 800acdc:	9b07      	ldr	r3, [sp, #28]
 800acde:	2b02      	cmp	r3, #2
 800ace0:	dc49      	bgt.n	800ad76 <_dtoa_r+0x926>
 800ace2:	e06b      	b.n	800adbc <_dtoa_r+0x96c>
 800ace4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ace6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800acea:	e73c      	b.n	800ab66 <_dtoa_r+0x716>
 800acec:	3fe00000 	.word	0x3fe00000
 800acf0:	40240000 	.word	0x40240000
 800acf4:	9b03      	ldr	r3, [sp, #12]
 800acf6:	1e5c      	subs	r4, r3, #1
 800acf8:	9b08      	ldr	r3, [sp, #32]
 800acfa:	42a3      	cmp	r3, r4
 800acfc:	db09      	blt.n	800ad12 <_dtoa_r+0x8c2>
 800acfe:	1b1c      	subs	r4, r3, r4
 800ad00:	9b03      	ldr	r3, [sp, #12]
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	f6bf af30 	bge.w	800ab68 <_dtoa_r+0x718>
 800ad08:	9b00      	ldr	r3, [sp, #0]
 800ad0a:	9a03      	ldr	r2, [sp, #12]
 800ad0c:	1a9e      	subs	r6, r3, r2
 800ad0e:	2300      	movs	r3, #0
 800ad10:	e72b      	b.n	800ab6a <_dtoa_r+0x71a>
 800ad12:	9b08      	ldr	r3, [sp, #32]
 800ad14:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ad16:	9408      	str	r4, [sp, #32]
 800ad18:	1ae3      	subs	r3, r4, r3
 800ad1a:	441a      	add	r2, r3
 800ad1c:	9e00      	ldr	r6, [sp, #0]
 800ad1e:	9b03      	ldr	r3, [sp, #12]
 800ad20:	920d      	str	r2, [sp, #52]	@ 0x34
 800ad22:	2400      	movs	r4, #0
 800ad24:	e721      	b.n	800ab6a <_dtoa_r+0x71a>
 800ad26:	9c08      	ldr	r4, [sp, #32]
 800ad28:	9e00      	ldr	r6, [sp, #0]
 800ad2a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800ad2c:	e728      	b.n	800ab80 <_dtoa_r+0x730>
 800ad2e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800ad32:	e751      	b.n	800abd8 <_dtoa_r+0x788>
 800ad34:	9a08      	ldr	r2, [sp, #32]
 800ad36:	9902      	ldr	r1, [sp, #8]
 800ad38:	e750      	b.n	800abdc <_dtoa_r+0x78c>
 800ad3a:	f8cd 8008 	str.w	r8, [sp, #8]
 800ad3e:	e751      	b.n	800abe4 <_dtoa_r+0x794>
 800ad40:	2300      	movs	r3, #0
 800ad42:	e779      	b.n	800ac38 <_dtoa_r+0x7e8>
 800ad44:	9b04      	ldr	r3, [sp, #16]
 800ad46:	e777      	b.n	800ac38 <_dtoa_r+0x7e8>
 800ad48:	2300      	movs	r3, #0
 800ad4a:	9308      	str	r3, [sp, #32]
 800ad4c:	e779      	b.n	800ac42 <_dtoa_r+0x7f2>
 800ad4e:	d093      	beq.n	800ac78 <_dtoa_r+0x828>
 800ad50:	9a00      	ldr	r2, [sp, #0]
 800ad52:	331c      	adds	r3, #28
 800ad54:	441a      	add	r2, r3
 800ad56:	9200      	str	r2, [sp, #0]
 800ad58:	9a06      	ldr	r2, [sp, #24]
 800ad5a:	441a      	add	r2, r3
 800ad5c:	441e      	add	r6, r3
 800ad5e:	9206      	str	r2, [sp, #24]
 800ad60:	e78a      	b.n	800ac78 <_dtoa_r+0x828>
 800ad62:	4603      	mov	r3, r0
 800ad64:	e7f4      	b.n	800ad50 <_dtoa_r+0x900>
 800ad66:	9b03      	ldr	r3, [sp, #12]
 800ad68:	2b00      	cmp	r3, #0
 800ad6a:	46b8      	mov	r8, r7
 800ad6c:	dc20      	bgt.n	800adb0 <_dtoa_r+0x960>
 800ad6e:	469b      	mov	fp, r3
 800ad70:	9b07      	ldr	r3, [sp, #28]
 800ad72:	2b02      	cmp	r3, #2
 800ad74:	dd1e      	ble.n	800adb4 <_dtoa_r+0x964>
 800ad76:	f1bb 0f00 	cmp.w	fp, #0
 800ad7a:	f47f adb1 	bne.w	800a8e0 <_dtoa_r+0x490>
 800ad7e:	4621      	mov	r1, r4
 800ad80:	465b      	mov	r3, fp
 800ad82:	2205      	movs	r2, #5
 800ad84:	4648      	mov	r0, r9
 800ad86:	f000 fd2b 	bl	800b7e0 <__multadd>
 800ad8a:	4601      	mov	r1, r0
 800ad8c:	4604      	mov	r4, r0
 800ad8e:	9802      	ldr	r0, [sp, #8]
 800ad90:	f000 ff80 	bl	800bc94 <__mcmp>
 800ad94:	2800      	cmp	r0, #0
 800ad96:	f77f ada3 	ble.w	800a8e0 <_dtoa_r+0x490>
 800ad9a:	4656      	mov	r6, sl
 800ad9c:	2331      	movs	r3, #49	@ 0x31
 800ad9e:	f806 3b01 	strb.w	r3, [r6], #1
 800ada2:	f108 0801 	add.w	r8, r8, #1
 800ada6:	e59f      	b.n	800a8e8 <_dtoa_r+0x498>
 800ada8:	9c03      	ldr	r4, [sp, #12]
 800adaa:	46b8      	mov	r8, r7
 800adac:	4625      	mov	r5, r4
 800adae:	e7f4      	b.n	800ad9a <_dtoa_r+0x94a>
 800adb0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800adb4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	f000 8101 	beq.w	800afbe <_dtoa_r+0xb6e>
 800adbc:	2e00      	cmp	r6, #0
 800adbe:	dd05      	ble.n	800adcc <_dtoa_r+0x97c>
 800adc0:	4629      	mov	r1, r5
 800adc2:	4632      	mov	r2, r6
 800adc4:	4648      	mov	r0, r9
 800adc6:	f000 fef9 	bl	800bbbc <__lshift>
 800adca:	4605      	mov	r5, r0
 800adcc:	9b08      	ldr	r3, [sp, #32]
 800adce:	2b00      	cmp	r3, #0
 800add0:	d05c      	beq.n	800ae8c <_dtoa_r+0xa3c>
 800add2:	6869      	ldr	r1, [r5, #4]
 800add4:	4648      	mov	r0, r9
 800add6:	f000 fca1 	bl	800b71c <_Balloc>
 800adda:	4606      	mov	r6, r0
 800addc:	b928      	cbnz	r0, 800adea <_dtoa_r+0x99a>
 800adde:	4b82      	ldr	r3, [pc, #520]	@ (800afe8 <_dtoa_r+0xb98>)
 800ade0:	4602      	mov	r2, r0
 800ade2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800ade6:	f7ff bb4a 	b.w	800a47e <_dtoa_r+0x2e>
 800adea:	692a      	ldr	r2, [r5, #16]
 800adec:	3202      	adds	r2, #2
 800adee:	0092      	lsls	r2, r2, #2
 800adf0:	f105 010c 	add.w	r1, r5, #12
 800adf4:	300c      	adds	r0, #12
 800adf6:	f7ff fa8d 	bl	800a314 <memcpy>
 800adfa:	2201      	movs	r2, #1
 800adfc:	4631      	mov	r1, r6
 800adfe:	4648      	mov	r0, r9
 800ae00:	f000 fedc 	bl	800bbbc <__lshift>
 800ae04:	f10a 0301 	add.w	r3, sl, #1
 800ae08:	9300      	str	r3, [sp, #0]
 800ae0a:	eb0a 030b 	add.w	r3, sl, fp
 800ae0e:	9308      	str	r3, [sp, #32]
 800ae10:	9b04      	ldr	r3, [sp, #16]
 800ae12:	f003 0301 	and.w	r3, r3, #1
 800ae16:	462f      	mov	r7, r5
 800ae18:	9306      	str	r3, [sp, #24]
 800ae1a:	4605      	mov	r5, r0
 800ae1c:	9b00      	ldr	r3, [sp, #0]
 800ae1e:	9802      	ldr	r0, [sp, #8]
 800ae20:	4621      	mov	r1, r4
 800ae22:	f103 3bff 	add.w	fp, r3, #4294967295
 800ae26:	f7ff fa8b 	bl	800a340 <quorem>
 800ae2a:	4603      	mov	r3, r0
 800ae2c:	3330      	adds	r3, #48	@ 0x30
 800ae2e:	9003      	str	r0, [sp, #12]
 800ae30:	4639      	mov	r1, r7
 800ae32:	9802      	ldr	r0, [sp, #8]
 800ae34:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae36:	f000 ff2d 	bl	800bc94 <__mcmp>
 800ae3a:	462a      	mov	r2, r5
 800ae3c:	9004      	str	r0, [sp, #16]
 800ae3e:	4621      	mov	r1, r4
 800ae40:	4648      	mov	r0, r9
 800ae42:	f000 ff43 	bl	800bccc <__mdiff>
 800ae46:	68c2      	ldr	r2, [r0, #12]
 800ae48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae4a:	4606      	mov	r6, r0
 800ae4c:	bb02      	cbnz	r2, 800ae90 <_dtoa_r+0xa40>
 800ae4e:	4601      	mov	r1, r0
 800ae50:	9802      	ldr	r0, [sp, #8]
 800ae52:	f000 ff1f 	bl	800bc94 <__mcmp>
 800ae56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae58:	4602      	mov	r2, r0
 800ae5a:	4631      	mov	r1, r6
 800ae5c:	4648      	mov	r0, r9
 800ae5e:	920c      	str	r2, [sp, #48]	@ 0x30
 800ae60:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae62:	f000 fc9b 	bl	800b79c <_Bfree>
 800ae66:	9b07      	ldr	r3, [sp, #28]
 800ae68:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800ae6a:	9e00      	ldr	r6, [sp, #0]
 800ae6c:	ea42 0103 	orr.w	r1, r2, r3
 800ae70:	9b06      	ldr	r3, [sp, #24]
 800ae72:	4319      	orrs	r1, r3
 800ae74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae76:	d10d      	bne.n	800ae94 <_dtoa_r+0xa44>
 800ae78:	2b39      	cmp	r3, #57	@ 0x39
 800ae7a:	d027      	beq.n	800aecc <_dtoa_r+0xa7c>
 800ae7c:	9a04      	ldr	r2, [sp, #16]
 800ae7e:	2a00      	cmp	r2, #0
 800ae80:	dd01      	ble.n	800ae86 <_dtoa_r+0xa36>
 800ae82:	9b03      	ldr	r3, [sp, #12]
 800ae84:	3331      	adds	r3, #49	@ 0x31
 800ae86:	f88b 3000 	strb.w	r3, [fp]
 800ae8a:	e52e      	b.n	800a8ea <_dtoa_r+0x49a>
 800ae8c:	4628      	mov	r0, r5
 800ae8e:	e7b9      	b.n	800ae04 <_dtoa_r+0x9b4>
 800ae90:	2201      	movs	r2, #1
 800ae92:	e7e2      	b.n	800ae5a <_dtoa_r+0xa0a>
 800ae94:	9904      	ldr	r1, [sp, #16]
 800ae96:	2900      	cmp	r1, #0
 800ae98:	db04      	blt.n	800aea4 <_dtoa_r+0xa54>
 800ae9a:	9807      	ldr	r0, [sp, #28]
 800ae9c:	4301      	orrs	r1, r0
 800ae9e:	9806      	ldr	r0, [sp, #24]
 800aea0:	4301      	orrs	r1, r0
 800aea2:	d120      	bne.n	800aee6 <_dtoa_r+0xa96>
 800aea4:	2a00      	cmp	r2, #0
 800aea6:	ddee      	ble.n	800ae86 <_dtoa_r+0xa36>
 800aea8:	9902      	ldr	r1, [sp, #8]
 800aeaa:	9300      	str	r3, [sp, #0]
 800aeac:	2201      	movs	r2, #1
 800aeae:	4648      	mov	r0, r9
 800aeb0:	f000 fe84 	bl	800bbbc <__lshift>
 800aeb4:	4621      	mov	r1, r4
 800aeb6:	9002      	str	r0, [sp, #8]
 800aeb8:	f000 feec 	bl	800bc94 <__mcmp>
 800aebc:	2800      	cmp	r0, #0
 800aebe:	9b00      	ldr	r3, [sp, #0]
 800aec0:	dc02      	bgt.n	800aec8 <_dtoa_r+0xa78>
 800aec2:	d1e0      	bne.n	800ae86 <_dtoa_r+0xa36>
 800aec4:	07da      	lsls	r2, r3, #31
 800aec6:	d5de      	bpl.n	800ae86 <_dtoa_r+0xa36>
 800aec8:	2b39      	cmp	r3, #57	@ 0x39
 800aeca:	d1da      	bne.n	800ae82 <_dtoa_r+0xa32>
 800aecc:	2339      	movs	r3, #57	@ 0x39
 800aece:	f88b 3000 	strb.w	r3, [fp]
 800aed2:	4633      	mov	r3, r6
 800aed4:	461e      	mov	r6, r3
 800aed6:	3b01      	subs	r3, #1
 800aed8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800aedc:	2a39      	cmp	r2, #57	@ 0x39
 800aede:	d04e      	beq.n	800af7e <_dtoa_r+0xb2e>
 800aee0:	3201      	adds	r2, #1
 800aee2:	701a      	strb	r2, [r3, #0]
 800aee4:	e501      	b.n	800a8ea <_dtoa_r+0x49a>
 800aee6:	2a00      	cmp	r2, #0
 800aee8:	dd03      	ble.n	800aef2 <_dtoa_r+0xaa2>
 800aeea:	2b39      	cmp	r3, #57	@ 0x39
 800aeec:	d0ee      	beq.n	800aecc <_dtoa_r+0xa7c>
 800aeee:	3301      	adds	r3, #1
 800aef0:	e7c9      	b.n	800ae86 <_dtoa_r+0xa36>
 800aef2:	9a00      	ldr	r2, [sp, #0]
 800aef4:	9908      	ldr	r1, [sp, #32]
 800aef6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800aefa:	428a      	cmp	r2, r1
 800aefc:	d028      	beq.n	800af50 <_dtoa_r+0xb00>
 800aefe:	9902      	ldr	r1, [sp, #8]
 800af00:	2300      	movs	r3, #0
 800af02:	220a      	movs	r2, #10
 800af04:	4648      	mov	r0, r9
 800af06:	f000 fc6b 	bl	800b7e0 <__multadd>
 800af0a:	42af      	cmp	r7, r5
 800af0c:	9002      	str	r0, [sp, #8]
 800af0e:	f04f 0300 	mov.w	r3, #0
 800af12:	f04f 020a 	mov.w	r2, #10
 800af16:	4639      	mov	r1, r7
 800af18:	4648      	mov	r0, r9
 800af1a:	d107      	bne.n	800af2c <_dtoa_r+0xadc>
 800af1c:	f000 fc60 	bl	800b7e0 <__multadd>
 800af20:	4607      	mov	r7, r0
 800af22:	4605      	mov	r5, r0
 800af24:	9b00      	ldr	r3, [sp, #0]
 800af26:	3301      	adds	r3, #1
 800af28:	9300      	str	r3, [sp, #0]
 800af2a:	e777      	b.n	800ae1c <_dtoa_r+0x9cc>
 800af2c:	f000 fc58 	bl	800b7e0 <__multadd>
 800af30:	4629      	mov	r1, r5
 800af32:	4607      	mov	r7, r0
 800af34:	2300      	movs	r3, #0
 800af36:	220a      	movs	r2, #10
 800af38:	4648      	mov	r0, r9
 800af3a:	f000 fc51 	bl	800b7e0 <__multadd>
 800af3e:	4605      	mov	r5, r0
 800af40:	e7f0      	b.n	800af24 <_dtoa_r+0xad4>
 800af42:	f1bb 0f00 	cmp.w	fp, #0
 800af46:	bfcc      	ite	gt
 800af48:	465e      	movgt	r6, fp
 800af4a:	2601      	movle	r6, #1
 800af4c:	4456      	add	r6, sl
 800af4e:	2700      	movs	r7, #0
 800af50:	9902      	ldr	r1, [sp, #8]
 800af52:	9300      	str	r3, [sp, #0]
 800af54:	2201      	movs	r2, #1
 800af56:	4648      	mov	r0, r9
 800af58:	f000 fe30 	bl	800bbbc <__lshift>
 800af5c:	4621      	mov	r1, r4
 800af5e:	9002      	str	r0, [sp, #8]
 800af60:	f000 fe98 	bl	800bc94 <__mcmp>
 800af64:	2800      	cmp	r0, #0
 800af66:	dcb4      	bgt.n	800aed2 <_dtoa_r+0xa82>
 800af68:	d102      	bne.n	800af70 <_dtoa_r+0xb20>
 800af6a:	9b00      	ldr	r3, [sp, #0]
 800af6c:	07db      	lsls	r3, r3, #31
 800af6e:	d4b0      	bmi.n	800aed2 <_dtoa_r+0xa82>
 800af70:	4633      	mov	r3, r6
 800af72:	461e      	mov	r6, r3
 800af74:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800af78:	2a30      	cmp	r2, #48	@ 0x30
 800af7a:	d0fa      	beq.n	800af72 <_dtoa_r+0xb22>
 800af7c:	e4b5      	b.n	800a8ea <_dtoa_r+0x49a>
 800af7e:	459a      	cmp	sl, r3
 800af80:	d1a8      	bne.n	800aed4 <_dtoa_r+0xa84>
 800af82:	2331      	movs	r3, #49	@ 0x31
 800af84:	f108 0801 	add.w	r8, r8, #1
 800af88:	f88a 3000 	strb.w	r3, [sl]
 800af8c:	e4ad      	b.n	800a8ea <_dtoa_r+0x49a>
 800af8e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800af90:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800afec <_dtoa_r+0xb9c>
 800af94:	b11b      	cbz	r3, 800af9e <_dtoa_r+0xb4e>
 800af96:	f10a 0308 	add.w	r3, sl, #8
 800af9a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800af9c:	6013      	str	r3, [r2, #0]
 800af9e:	4650      	mov	r0, sl
 800afa0:	b017      	add	sp, #92	@ 0x5c
 800afa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afa6:	9b07      	ldr	r3, [sp, #28]
 800afa8:	2b01      	cmp	r3, #1
 800afaa:	f77f ae2e 	ble.w	800ac0a <_dtoa_r+0x7ba>
 800afae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800afb0:	9308      	str	r3, [sp, #32]
 800afb2:	2001      	movs	r0, #1
 800afb4:	e64d      	b.n	800ac52 <_dtoa_r+0x802>
 800afb6:	f1bb 0f00 	cmp.w	fp, #0
 800afba:	f77f aed9 	ble.w	800ad70 <_dtoa_r+0x920>
 800afbe:	4656      	mov	r6, sl
 800afc0:	9802      	ldr	r0, [sp, #8]
 800afc2:	4621      	mov	r1, r4
 800afc4:	f7ff f9bc 	bl	800a340 <quorem>
 800afc8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800afcc:	f806 3b01 	strb.w	r3, [r6], #1
 800afd0:	eba6 020a 	sub.w	r2, r6, sl
 800afd4:	4593      	cmp	fp, r2
 800afd6:	ddb4      	ble.n	800af42 <_dtoa_r+0xaf2>
 800afd8:	9902      	ldr	r1, [sp, #8]
 800afda:	2300      	movs	r3, #0
 800afdc:	220a      	movs	r2, #10
 800afde:	4648      	mov	r0, r9
 800afe0:	f000 fbfe 	bl	800b7e0 <__multadd>
 800afe4:	9002      	str	r0, [sp, #8]
 800afe6:	e7eb      	b.n	800afc0 <_dtoa_r+0xb70>
 800afe8:	0800d1b2 	.word	0x0800d1b2
 800afec:	0800d136 	.word	0x0800d136

0800aff0 <_free_r>:
 800aff0:	b538      	push	{r3, r4, r5, lr}
 800aff2:	4605      	mov	r5, r0
 800aff4:	2900      	cmp	r1, #0
 800aff6:	d041      	beq.n	800b07c <_free_r+0x8c>
 800aff8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800affc:	1f0c      	subs	r4, r1, #4
 800affe:	2b00      	cmp	r3, #0
 800b000:	bfb8      	it	lt
 800b002:	18e4      	addlt	r4, r4, r3
 800b004:	f7fd fcde 	bl	80089c4 <__malloc_lock>
 800b008:	4a1d      	ldr	r2, [pc, #116]	@ (800b080 <_free_r+0x90>)
 800b00a:	6813      	ldr	r3, [r2, #0]
 800b00c:	b933      	cbnz	r3, 800b01c <_free_r+0x2c>
 800b00e:	6063      	str	r3, [r4, #4]
 800b010:	6014      	str	r4, [r2, #0]
 800b012:	4628      	mov	r0, r5
 800b014:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b018:	f7fd bcda 	b.w	80089d0 <__malloc_unlock>
 800b01c:	42a3      	cmp	r3, r4
 800b01e:	d908      	bls.n	800b032 <_free_r+0x42>
 800b020:	6820      	ldr	r0, [r4, #0]
 800b022:	1821      	adds	r1, r4, r0
 800b024:	428b      	cmp	r3, r1
 800b026:	bf01      	itttt	eq
 800b028:	6819      	ldreq	r1, [r3, #0]
 800b02a:	685b      	ldreq	r3, [r3, #4]
 800b02c:	1809      	addeq	r1, r1, r0
 800b02e:	6021      	streq	r1, [r4, #0]
 800b030:	e7ed      	b.n	800b00e <_free_r+0x1e>
 800b032:	461a      	mov	r2, r3
 800b034:	685b      	ldr	r3, [r3, #4]
 800b036:	b10b      	cbz	r3, 800b03c <_free_r+0x4c>
 800b038:	42a3      	cmp	r3, r4
 800b03a:	d9fa      	bls.n	800b032 <_free_r+0x42>
 800b03c:	6811      	ldr	r1, [r2, #0]
 800b03e:	1850      	adds	r0, r2, r1
 800b040:	42a0      	cmp	r0, r4
 800b042:	d10b      	bne.n	800b05c <_free_r+0x6c>
 800b044:	6820      	ldr	r0, [r4, #0]
 800b046:	4401      	add	r1, r0
 800b048:	1850      	adds	r0, r2, r1
 800b04a:	4283      	cmp	r3, r0
 800b04c:	6011      	str	r1, [r2, #0]
 800b04e:	d1e0      	bne.n	800b012 <_free_r+0x22>
 800b050:	6818      	ldr	r0, [r3, #0]
 800b052:	685b      	ldr	r3, [r3, #4]
 800b054:	6053      	str	r3, [r2, #4]
 800b056:	4408      	add	r0, r1
 800b058:	6010      	str	r0, [r2, #0]
 800b05a:	e7da      	b.n	800b012 <_free_r+0x22>
 800b05c:	d902      	bls.n	800b064 <_free_r+0x74>
 800b05e:	230c      	movs	r3, #12
 800b060:	602b      	str	r3, [r5, #0]
 800b062:	e7d6      	b.n	800b012 <_free_r+0x22>
 800b064:	6820      	ldr	r0, [r4, #0]
 800b066:	1821      	adds	r1, r4, r0
 800b068:	428b      	cmp	r3, r1
 800b06a:	bf04      	itt	eq
 800b06c:	6819      	ldreq	r1, [r3, #0]
 800b06e:	685b      	ldreq	r3, [r3, #4]
 800b070:	6063      	str	r3, [r4, #4]
 800b072:	bf04      	itt	eq
 800b074:	1809      	addeq	r1, r1, r0
 800b076:	6021      	streq	r1, [r4, #0]
 800b078:	6054      	str	r4, [r2, #4]
 800b07a:	e7ca      	b.n	800b012 <_free_r+0x22>
 800b07c:	bd38      	pop	{r3, r4, r5, pc}
 800b07e:	bf00      	nop
 800b080:	20004d00 	.word	0x20004d00

0800b084 <rshift>:
 800b084:	6903      	ldr	r3, [r0, #16]
 800b086:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b08a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b08e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b092:	f100 0414 	add.w	r4, r0, #20
 800b096:	dd45      	ble.n	800b124 <rshift+0xa0>
 800b098:	f011 011f 	ands.w	r1, r1, #31
 800b09c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b0a0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b0a4:	d10c      	bne.n	800b0c0 <rshift+0x3c>
 800b0a6:	f100 0710 	add.w	r7, r0, #16
 800b0aa:	4629      	mov	r1, r5
 800b0ac:	42b1      	cmp	r1, r6
 800b0ae:	d334      	bcc.n	800b11a <rshift+0x96>
 800b0b0:	1a9b      	subs	r3, r3, r2
 800b0b2:	009b      	lsls	r3, r3, #2
 800b0b4:	1eea      	subs	r2, r5, #3
 800b0b6:	4296      	cmp	r6, r2
 800b0b8:	bf38      	it	cc
 800b0ba:	2300      	movcc	r3, #0
 800b0bc:	4423      	add	r3, r4
 800b0be:	e015      	b.n	800b0ec <rshift+0x68>
 800b0c0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b0c4:	f1c1 0820 	rsb	r8, r1, #32
 800b0c8:	40cf      	lsrs	r7, r1
 800b0ca:	f105 0e04 	add.w	lr, r5, #4
 800b0ce:	46a1      	mov	r9, r4
 800b0d0:	4576      	cmp	r6, lr
 800b0d2:	46f4      	mov	ip, lr
 800b0d4:	d815      	bhi.n	800b102 <rshift+0x7e>
 800b0d6:	1a9a      	subs	r2, r3, r2
 800b0d8:	0092      	lsls	r2, r2, #2
 800b0da:	3a04      	subs	r2, #4
 800b0dc:	3501      	adds	r5, #1
 800b0de:	42ae      	cmp	r6, r5
 800b0e0:	bf38      	it	cc
 800b0e2:	2200      	movcc	r2, #0
 800b0e4:	18a3      	adds	r3, r4, r2
 800b0e6:	50a7      	str	r7, [r4, r2]
 800b0e8:	b107      	cbz	r7, 800b0ec <rshift+0x68>
 800b0ea:	3304      	adds	r3, #4
 800b0ec:	1b1a      	subs	r2, r3, r4
 800b0ee:	42a3      	cmp	r3, r4
 800b0f0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b0f4:	bf08      	it	eq
 800b0f6:	2300      	moveq	r3, #0
 800b0f8:	6102      	str	r2, [r0, #16]
 800b0fa:	bf08      	it	eq
 800b0fc:	6143      	streq	r3, [r0, #20]
 800b0fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b102:	f8dc c000 	ldr.w	ip, [ip]
 800b106:	fa0c fc08 	lsl.w	ip, ip, r8
 800b10a:	ea4c 0707 	orr.w	r7, ip, r7
 800b10e:	f849 7b04 	str.w	r7, [r9], #4
 800b112:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b116:	40cf      	lsrs	r7, r1
 800b118:	e7da      	b.n	800b0d0 <rshift+0x4c>
 800b11a:	f851 cb04 	ldr.w	ip, [r1], #4
 800b11e:	f847 cf04 	str.w	ip, [r7, #4]!
 800b122:	e7c3      	b.n	800b0ac <rshift+0x28>
 800b124:	4623      	mov	r3, r4
 800b126:	e7e1      	b.n	800b0ec <rshift+0x68>

0800b128 <__hexdig_fun>:
 800b128:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800b12c:	2b09      	cmp	r3, #9
 800b12e:	d802      	bhi.n	800b136 <__hexdig_fun+0xe>
 800b130:	3820      	subs	r0, #32
 800b132:	b2c0      	uxtb	r0, r0
 800b134:	4770      	bx	lr
 800b136:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800b13a:	2b05      	cmp	r3, #5
 800b13c:	d801      	bhi.n	800b142 <__hexdig_fun+0x1a>
 800b13e:	3847      	subs	r0, #71	@ 0x47
 800b140:	e7f7      	b.n	800b132 <__hexdig_fun+0xa>
 800b142:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800b146:	2b05      	cmp	r3, #5
 800b148:	d801      	bhi.n	800b14e <__hexdig_fun+0x26>
 800b14a:	3827      	subs	r0, #39	@ 0x27
 800b14c:	e7f1      	b.n	800b132 <__hexdig_fun+0xa>
 800b14e:	2000      	movs	r0, #0
 800b150:	4770      	bx	lr
	...

0800b154 <__gethex>:
 800b154:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b158:	b085      	sub	sp, #20
 800b15a:	468a      	mov	sl, r1
 800b15c:	9302      	str	r3, [sp, #8]
 800b15e:	680b      	ldr	r3, [r1, #0]
 800b160:	9001      	str	r0, [sp, #4]
 800b162:	4690      	mov	r8, r2
 800b164:	1c9c      	adds	r4, r3, #2
 800b166:	46a1      	mov	r9, r4
 800b168:	f814 0b01 	ldrb.w	r0, [r4], #1
 800b16c:	2830      	cmp	r0, #48	@ 0x30
 800b16e:	d0fa      	beq.n	800b166 <__gethex+0x12>
 800b170:	eba9 0303 	sub.w	r3, r9, r3
 800b174:	f1a3 0b02 	sub.w	fp, r3, #2
 800b178:	f7ff ffd6 	bl	800b128 <__hexdig_fun>
 800b17c:	4605      	mov	r5, r0
 800b17e:	2800      	cmp	r0, #0
 800b180:	d168      	bne.n	800b254 <__gethex+0x100>
 800b182:	49a0      	ldr	r1, [pc, #640]	@ (800b404 <__gethex+0x2b0>)
 800b184:	2201      	movs	r2, #1
 800b186:	4648      	mov	r0, r9
 800b188:	f7fe ffcf 	bl	800a12a <strncmp>
 800b18c:	4607      	mov	r7, r0
 800b18e:	2800      	cmp	r0, #0
 800b190:	d167      	bne.n	800b262 <__gethex+0x10e>
 800b192:	f899 0001 	ldrb.w	r0, [r9, #1]
 800b196:	4626      	mov	r6, r4
 800b198:	f7ff ffc6 	bl	800b128 <__hexdig_fun>
 800b19c:	2800      	cmp	r0, #0
 800b19e:	d062      	beq.n	800b266 <__gethex+0x112>
 800b1a0:	4623      	mov	r3, r4
 800b1a2:	7818      	ldrb	r0, [r3, #0]
 800b1a4:	2830      	cmp	r0, #48	@ 0x30
 800b1a6:	4699      	mov	r9, r3
 800b1a8:	f103 0301 	add.w	r3, r3, #1
 800b1ac:	d0f9      	beq.n	800b1a2 <__gethex+0x4e>
 800b1ae:	f7ff ffbb 	bl	800b128 <__hexdig_fun>
 800b1b2:	fab0 f580 	clz	r5, r0
 800b1b6:	096d      	lsrs	r5, r5, #5
 800b1b8:	f04f 0b01 	mov.w	fp, #1
 800b1bc:	464a      	mov	r2, r9
 800b1be:	4616      	mov	r6, r2
 800b1c0:	3201      	adds	r2, #1
 800b1c2:	7830      	ldrb	r0, [r6, #0]
 800b1c4:	f7ff ffb0 	bl	800b128 <__hexdig_fun>
 800b1c8:	2800      	cmp	r0, #0
 800b1ca:	d1f8      	bne.n	800b1be <__gethex+0x6a>
 800b1cc:	498d      	ldr	r1, [pc, #564]	@ (800b404 <__gethex+0x2b0>)
 800b1ce:	2201      	movs	r2, #1
 800b1d0:	4630      	mov	r0, r6
 800b1d2:	f7fe ffaa 	bl	800a12a <strncmp>
 800b1d6:	2800      	cmp	r0, #0
 800b1d8:	d13f      	bne.n	800b25a <__gethex+0x106>
 800b1da:	b944      	cbnz	r4, 800b1ee <__gethex+0x9a>
 800b1dc:	1c74      	adds	r4, r6, #1
 800b1de:	4622      	mov	r2, r4
 800b1e0:	4616      	mov	r6, r2
 800b1e2:	3201      	adds	r2, #1
 800b1e4:	7830      	ldrb	r0, [r6, #0]
 800b1e6:	f7ff ff9f 	bl	800b128 <__hexdig_fun>
 800b1ea:	2800      	cmp	r0, #0
 800b1ec:	d1f8      	bne.n	800b1e0 <__gethex+0x8c>
 800b1ee:	1ba4      	subs	r4, r4, r6
 800b1f0:	00a7      	lsls	r7, r4, #2
 800b1f2:	7833      	ldrb	r3, [r6, #0]
 800b1f4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800b1f8:	2b50      	cmp	r3, #80	@ 0x50
 800b1fa:	d13e      	bne.n	800b27a <__gethex+0x126>
 800b1fc:	7873      	ldrb	r3, [r6, #1]
 800b1fe:	2b2b      	cmp	r3, #43	@ 0x2b
 800b200:	d033      	beq.n	800b26a <__gethex+0x116>
 800b202:	2b2d      	cmp	r3, #45	@ 0x2d
 800b204:	d034      	beq.n	800b270 <__gethex+0x11c>
 800b206:	1c71      	adds	r1, r6, #1
 800b208:	2400      	movs	r4, #0
 800b20a:	7808      	ldrb	r0, [r1, #0]
 800b20c:	f7ff ff8c 	bl	800b128 <__hexdig_fun>
 800b210:	1e43      	subs	r3, r0, #1
 800b212:	b2db      	uxtb	r3, r3
 800b214:	2b18      	cmp	r3, #24
 800b216:	d830      	bhi.n	800b27a <__gethex+0x126>
 800b218:	f1a0 0210 	sub.w	r2, r0, #16
 800b21c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b220:	f7ff ff82 	bl	800b128 <__hexdig_fun>
 800b224:	f100 3cff 	add.w	ip, r0, #4294967295
 800b228:	fa5f fc8c 	uxtb.w	ip, ip
 800b22c:	f1bc 0f18 	cmp.w	ip, #24
 800b230:	f04f 030a 	mov.w	r3, #10
 800b234:	d91e      	bls.n	800b274 <__gethex+0x120>
 800b236:	b104      	cbz	r4, 800b23a <__gethex+0xe6>
 800b238:	4252      	negs	r2, r2
 800b23a:	4417      	add	r7, r2
 800b23c:	f8ca 1000 	str.w	r1, [sl]
 800b240:	b1ed      	cbz	r5, 800b27e <__gethex+0x12a>
 800b242:	f1bb 0f00 	cmp.w	fp, #0
 800b246:	bf0c      	ite	eq
 800b248:	2506      	moveq	r5, #6
 800b24a:	2500      	movne	r5, #0
 800b24c:	4628      	mov	r0, r5
 800b24e:	b005      	add	sp, #20
 800b250:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b254:	2500      	movs	r5, #0
 800b256:	462c      	mov	r4, r5
 800b258:	e7b0      	b.n	800b1bc <__gethex+0x68>
 800b25a:	2c00      	cmp	r4, #0
 800b25c:	d1c7      	bne.n	800b1ee <__gethex+0x9a>
 800b25e:	4627      	mov	r7, r4
 800b260:	e7c7      	b.n	800b1f2 <__gethex+0x9e>
 800b262:	464e      	mov	r6, r9
 800b264:	462f      	mov	r7, r5
 800b266:	2501      	movs	r5, #1
 800b268:	e7c3      	b.n	800b1f2 <__gethex+0x9e>
 800b26a:	2400      	movs	r4, #0
 800b26c:	1cb1      	adds	r1, r6, #2
 800b26e:	e7cc      	b.n	800b20a <__gethex+0xb6>
 800b270:	2401      	movs	r4, #1
 800b272:	e7fb      	b.n	800b26c <__gethex+0x118>
 800b274:	fb03 0002 	mla	r0, r3, r2, r0
 800b278:	e7ce      	b.n	800b218 <__gethex+0xc4>
 800b27a:	4631      	mov	r1, r6
 800b27c:	e7de      	b.n	800b23c <__gethex+0xe8>
 800b27e:	eba6 0309 	sub.w	r3, r6, r9
 800b282:	3b01      	subs	r3, #1
 800b284:	4629      	mov	r1, r5
 800b286:	2b07      	cmp	r3, #7
 800b288:	dc0a      	bgt.n	800b2a0 <__gethex+0x14c>
 800b28a:	9801      	ldr	r0, [sp, #4]
 800b28c:	f000 fa46 	bl	800b71c <_Balloc>
 800b290:	4604      	mov	r4, r0
 800b292:	b940      	cbnz	r0, 800b2a6 <__gethex+0x152>
 800b294:	4b5c      	ldr	r3, [pc, #368]	@ (800b408 <__gethex+0x2b4>)
 800b296:	4602      	mov	r2, r0
 800b298:	21e4      	movs	r1, #228	@ 0xe4
 800b29a:	485c      	ldr	r0, [pc, #368]	@ (800b40c <__gethex+0x2b8>)
 800b29c:	f001 f912 	bl	800c4c4 <__assert_func>
 800b2a0:	3101      	adds	r1, #1
 800b2a2:	105b      	asrs	r3, r3, #1
 800b2a4:	e7ef      	b.n	800b286 <__gethex+0x132>
 800b2a6:	f100 0a14 	add.w	sl, r0, #20
 800b2aa:	2300      	movs	r3, #0
 800b2ac:	4655      	mov	r5, sl
 800b2ae:	469b      	mov	fp, r3
 800b2b0:	45b1      	cmp	r9, r6
 800b2b2:	d337      	bcc.n	800b324 <__gethex+0x1d0>
 800b2b4:	f845 bb04 	str.w	fp, [r5], #4
 800b2b8:	eba5 050a 	sub.w	r5, r5, sl
 800b2bc:	10ad      	asrs	r5, r5, #2
 800b2be:	6125      	str	r5, [r4, #16]
 800b2c0:	4658      	mov	r0, fp
 800b2c2:	f000 fb1d 	bl	800b900 <__hi0bits>
 800b2c6:	016d      	lsls	r5, r5, #5
 800b2c8:	f8d8 6000 	ldr.w	r6, [r8]
 800b2cc:	1a2d      	subs	r5, r5, r0
 800b2ce:	42b5      	cmp	r5, r6
 800b2d0:	dd54      	ble.n	800b37c <__gethex+0x228>
 800b2d2:	1bad      	subs	r5, r5, r6
 800b2d4:	4629      	mov	r1, r5
 800b2d6:	4620      	mov	r0, r4
 800b2d8:	f000 fea9 	bl	800c02e <__any_on>
 800b2dc:	4681      	mov	r9, r0
 800b2de:	b178      	cbz	r0, 800b300 <__gethex+0x1ac>
 800b2e0:	1e6b      	subs	r3, r5, #1
 800b2e2:	1159      	asrs	r1, r3, #5
 800b2e4:	f003 021f 	and.w	r2, r3, #31
 800b2e8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800b2ec:	f04f 0901 	mov.w	r9, #1
 800b2f0:	fa09 f202 	lsl.w	r2, r9, r2
 800b2f4:	420a      	tst	r2, r1
 800b2f6:	d003      	beq.n	800b300 <__gethex+0x1ac>
 800b2f8:	454b      	cmp	r3, r9
 800b2fa:	dc36      	bgt.n	800b36a <__gethex+0x216>
 800b2fc:	f04f 0902 	mov.w	r9, #2
 800b300:	4629      	mov	r1, r5
 800b302:	4620      	mov	r0, r4
 800b304:	f7ff febe 	bl	800b084 <rshift>
 800b308:	442f      	add	r7, r5
 800b30a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b30e:	42bb      	cmp	r3, r7
 800b310:	da42      	bge.n	800b398 <__gethex+0x244>
 800b312:	9801      	ldr	r0, [sp, #4]
 800b314:	4621      	mov	r1, r4
 800b316:	f000 fa41 	bl	800b79c <_Bfree>
 800b31a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b31c:	2300      	movs	r3, #0
 800b31e:	6013      	str	r3, [r2, #0]
 800b320:	25a3      	movs	r5, #163	@ 0xa3
 800b322:	e793      	b.n	800b24c <__gethex+0xf8>
 800b324:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800b328:	2a2e      	cmp	r2, #46	@ 0x2e
 800b32a:	d012      	beq.n	800b352 <__gethex+0x1fe>
 800b32c:	2b20      	cmp	r3, #32
 800b32e:	d104      	bne.n	800b33a <__gethex+0x1e6>
 800b330:	f845 bb04 	str.w	fp, [r5], #4
 800b334:	f04f 0b00 	mov.w	fp, #0
 800b338:	465b      	mov	r3, fp
 800b33a:	7830      	ldrb	r0, [r6, #0]
 800b33c:	9303      	str	r3, [sp, #12]
 800b33e:	f7ff fef3 	bl	800b128 <__hexdig_fun>
 800b342:	9b03      	ldr	r3, [sp, #12]
 800b344:	f000 000f 	and.w	r0, r0, #15
 800b348:	4098      	lsls	r0, r3
 800b34a:	ea4b 0b00 	orr.w	fp, fp, r0
 800b34e:	3304      	adds	r3, #4
 800b350:	e7ae      	b.n	800b2b0 <__gethex+0x15c>
 800b352:	45b1      	cmp	r9, r6
 800b354:	d8ea      	bhi.n	800b32c <__gethex+0x1d8>
 800b356:	492b      	ldr	r1, [pc, #172]	@ (800b404 <__gethex+0x2b0>)
 800b358:	9303      	str	r3, [sp, #12]
 800b35a:	2201      	movs	r2, #1
 800b35c:	4630      	mov	r0, r6
 800b35e:	f7fe fee4 	bl	800a12a <strncmp>
 800b362:	9b03      	ldr	r3, [sp, #12]
 800b364:	2800      	cmp	r0, #0
 800b366:	d1e1      	bne.n	800b32c <__gethex+0x1d8>
 800b368:	e7a2      	b.n	800b2b0 <__gethex+0x15c>
 800b36a:	1ea9      	subs	r1, r5, #2
 800b36c:	4620      	mov	r0, r4
 800b36e:	f000 fe5e 	bl	800c02e <__any_on>
 800b372:	2800      	cmp	r0, #0
 800b374:	d0c2      	beq.n	800b2fc <__gethex+0x1a8>
 800b376:	f04f 0903 	mov.w	r9, #3
 800b37a:	e7c1      	b.n	800b300 <__gethex+0x1ac>
 800b37c:	da09      	bge.n	800b392 <__gethex+0x23e>
 800b37e:	1b75      	subs	r5, r6, r5
 800b380:	4621      	mov	r1, r4
 800b382:	9801      	ldr	r0, [sp, #4]
 800b384:	462a      	mov	r2, r5
 800b386:	f000 fc19 	bl	800bbbc <__lshift>
 800b38a:	1b7f      	subs	r7, r7, r5
 800b38c:	4604      	mov	r4, r0
 800b38e:	f100 0a14 	add.w	sl, r0, #20
 800b392:	f04f 0900 	mov.w	r9, #0
 800b396:	e7b8      	b.n	800b30a <__gethex+0x1b6>
 800b398:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b39c:	42bd      	cmp	r5, r7
 800b39e:	dd6f      	ble.n	800b480 <__gethex+0x32c>
 800b3a0:	1bed      	subs	r5, r5, r7
 800b3a2:	42ae      	cmp	r6, r5
 800b3a4:	dc34      	bgt.n	800b410 <__gethex+0x2bc>
 800b3a6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b3aa:	2b02      	cmp	r3, #2
 800b3ac:	d022      	beq.n	800b3f4 <__gethex+0x2a0>
 800b3ae:	2b03      	cmp	r3, #3
 800b3b0:	d024      	beq.n	800b3fc <__gethex+0x2a8>
 800b3b2:	2b01      	cmp	r3, #1
 800b3b4:	d115      	bne.n	800b3e2 <__gethex+0x28e>
 800b3b6:	42ae      	cmp	r6, r5
 800b3b8:	d113      	bne.n	800b3e2 <__gethex+0x28e>
 800b3ba:	2e01      	cmp	r6, #1
 800b3bc:	d10b      	bne.n	800b3d6 <__gethex+0x282>
 800b3be:	9a02      	ldr	r2, [sp, #8]
 800b3c0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b3c4:	6013      	str	r3, [r2, #0]
 800b3c6:	2301      	movs	r3, #1
 800b3c8:	6123      	str	r3, [r4, #16]
 800b3ca:	f8ca 3000 	str.w	r3, [sl]
 800b3ce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b3d0:	2562      	movs	r5, #98	@ 0x62
 800b3d2:	601c      	str	r4, [r3, #0]
 800b3d4:	e73a      	b.n	800b24c <__gethex+0xf8>
 800b3d6:	1e71      	subs	r1, r6, #1
 800b3d8:	4620      	mov	r0, r4
 800b3da:	f000 fe28 	bl	800c02e <__any_on>
 800b3de:	2800      	cmp	r0, #0
 800b3e0:	d1ed      	bne.n	800b3be <__gethex+0x26a>
 800b3e2:	9801      	ldr	r0, [sp, #4]
 800b3e4:	4621      	mov	r1, r4
 800b3e6:	f000 f9d9 	bl	800b79c <_Bfree>
 800b3ea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b3ec:	2300      	movs	r3, #0
 800b3ee:	6013      	str	r3, [r2, #0]
 800b3f0:	2550      	movs	r5, #80	@ 0x50
 800b3f2:	e72b      	b.n	800b24c <__gethex+0xf8>
 800b3f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d1f3      	bne.n	800b3e2 <__gethex+0x28e>
 800b3fa:	e7e0      	b.n	800b3be <__gethex+0x26a>
 800b3fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d1dd      	bne.n	800b3be <__gethex+0x26a>
 800b402:	e7ee      	b.n	800b3e2 <__gethex+0x28e>
 800b404:	0800d0f8 	.word	0x0800d0f8
 800b408:	0800d1b2 	.word	0x0800d1b2
 800b40c:	0800d1c3 	.word	0x0800d1c3
 800b410:	1e6f      	subs	r7, r5, #1
 800b412:	f1b9 0f00 	cmp.w	r9, #0
 800b416:	d130      	bne.n	800b47a <__gethex+0x326>
 800b418:	b127      	cbz	r7, 800b424 <__gethex+0x2d0>
 800b41a:	4639      	mov	r1, r7
 800b41c:	4620      	mov	r0, r4
 800b41e:	f000 fe06 	bl	800c02e <__any_on>
 800b422:	4681      	mov	r9, r0
 800b424:	117a      	asrs	r2, r7, #5
 800b426:	2301      	movs	r3, #1
 800b428:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800b42c:	f007 071f 	and.w	r7, r7, #31
 800b430:	40bb      	lsls	r3, r7
 800b432:	4213      	tst	r3, r2
 800b434:	4629      	mov	r1, r5
 800b436:	4620      	mov	r0, r4
 800b438:	bf18      	it	ne
 800b43a:	f049 0902 	orrne.w	r9, r9, #2
 800b43e:	f7ff fe21 	bl	800b084 <rshift>
 800b442:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800b446:	1b76      	subs	r6, r6, r5
 800b448:	2502      	movs	r5, #2
 800b44a:	f1b9 0f00 	cmp.w	r9, #0
 800b44e:	d047      	beq.n	800b4e0 <__gethex+0x38c>
 800b450:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b454:	2b02      	cmp	r3, #2
 800b456:	d015      	beq.n	800b484 <__gethex+0x330>
 800b458:	2b03      	cmp	r3, #3
 800b45a:	d017      	beq.n	800b48c <__gethex+0x338>
 800b45c:	2b01      	cmp	r3, #1
 800b45e:	d109      	bne.n	800b474 <__gethex+0x320>
 800b460:	f019 0f02 	tst.w	r9, #2
 800b464:	d006      	beq.n	800b474 <__gethex+0x320>
 800b466:	f8da 3000 	ldr.w	r3, [sl]
 800b46a:	ea49 0903 	orr.w	r9, r9, r3
 800b46e:	f019 0f01 	tst.w	r9, #1
 800b472:	d10e      	bne.n	800b492 <__gethex+0x33e>
 800b474:	f045 0510 	orr.w	r5, r5, #16
 800b478:	e032      	b.n	800b4e0 <__gethex+0x38c>
 800b47a:	f04f 0901 	mov.w	r9, #1
 800b47e:	e7d1      	b.n	800b424 <__gethex+0x2d0>
 800b480:	2501      	movs	r5, #1
 800b482:	e7e2      	b.n	800b44a <__gethex+0x2f6>
 800b484:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b486:	f1c3 0301 	rsb	r3, r3, #1
 800b48a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b48c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b48e:	2b00      	cmp	r3, #0
 800b490:	d0f0      	beq.n	800b474 <__gethex+0x320>
 800b492:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b496:	f104 0314 	add.w	r3, r4, #20
 800b49a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b49e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b4a2:	f04f 0c00 	mov.w	ip, #0
 800b4a6:	4618      	mov	r0, r3
 800b4a8:	f853 2b04 	ldr.w	r2, [r3], #4
 800b4ac:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b4b0:	d01b      	beq.n	800b4ea <__gethex+0x396>
 800b4b2:	3201      	adds	r2, #1
 800b4b4:	6002      	str	r2, [r0, #0]
 800b4b6:	2d02      	cmp	r5, #2
 800b4b8:	f104 0314 	add.w	r3, r4, #20
 800b4bc:	d13c      	bne.n	800b538 <__gethex+0x3e4>
 800b4be:	f8d8 2000 	ldr.w	r2, [r8]
 800b4c2:	3a01      	subs	r2, #1
 800b4c4:	42b2      	cmp	r2, r6
 800b4c6:	d109      	bne.n	800b4dc <__gethex+0x388>
 800b4c8:	1171      	asrs	r1, r6, #5
 800b4ca:	2201      	movs	r2, #1
 800b4cc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b4d0:	f006 061f 	and.w	r6, r6, #31
 800b4d4:	fa02 f606 	lsl.w	r6, r2, r6
 800b4d8:	421e      	tst	r6, r3
 800b4da:	d13a      	bne.n	800b552 <__gethex+0x3fe>
 800b4dc:	f045 0520 	orr.w	r5, r5, #32
 800b4e0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b4e2:	601c      	str	r4, [r3, #0]
 800b4e4:	9b02      	ldr	r3, [sp, #8]
 800b4e6:	601f      	str	r7, [r3, #0]
 800b4e8:	e6b0      	b.n	800b24c <__gethex+0xf8>
 800b4ea:	4299      	cmp	r1, r3
 800b4ec:	f843 cc04 	str.w	ip, [r3, #-4]
 800b4f0:	d8d9      	bhi.n	800b4a6 <__gethex+0x352>
 800b4f2:	68a3      	ldr	r3, [r4, #8]
 800b4f4:	459b      	cmp	fp, r3
 800b4f6:	db17      	blt.n	800b528 <__gethex+0x3d4>
 800b4f8:	6861      	ldr	r1, [r4, #4]
 800b4fa:	9801      	ldr	r0, [sp, #4]
 800b4fc:	3101      	adds	r1, #1
 800b4fe:	f000 f90d 	bl	800b71c <_Balloc>
 800b502:	4681      	mov	r9, r0
 800b504:	b918      	cbnz	r0, 800b50e <__gethex+0x3ba>
 800b506:	4b1a      	ldr	r3, [pc, #104]	@ (800b570 <__gethex+0x41c>)
 800b508:	4602      	mov	r2, r0
 800b50a:	2184      	movs	r1, #132	@ 0x84
 800b50c:	e6c5      	b.n	800b29a <__gethex+0x146>
 800b50e:	6922      	ldr	r2, [r4, #16]
 800b510:	3202      	adds	r2, #2
 800b512:	f104 010c 	add.w	r1, r4, #12
 800b516:	0092      	lsls	r2, r2, #2
 800b518:	300c      	adds	r0, #12
 800b51a:	f7fe fefb 	bl	800a314 <memcpy>
 800b51e:	4621      	mov	r1, r4
 800b520:	9801      	ldr	r0, [sp, #4]
 800b522:	f000 f93b 	bl	800b79c <_Bfree>
 800b526:	464c      	mov	r4, r9
 800b528:	6923      	ldr	r3, [r4, #16]
 800b52a:	1c5a      	adds	r2, r3, #1
 800b52c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b530:	6122      	str	r2, [r4, #16]
 800b532:	2201      	movs	r2, #1
 800b534:	615a      	str	r2, [r3, #20]
 800b536:	e7be      	b.n	800b4b6 <__gethex+0x362>
 800b538:	6922      	ldr	r2, [r4, #16]
 800b53a:	455a      	cmp	r2, fp
 800b53c:	dd0b      	ble.n	800b556 <__gethex+0x402>
 800b53e:	2101      	movs	r1, #1
 800b540:	4620      	mov	r0, r4
 800b542:	f7ff fd9f 	bl	800b084 <rshift>
 800b546:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b54a:	3701      	adds	r7, #1
 800b54c:	42bb      	cmp	r3, r7
 800b54e:	f6ff aee0 	blt.w	800b312 <__gethex+0x1be>
 800b552:	2501      	movs	r5, #1
 800b554:	e7c2      	b.n	800b4dc <__gethex+0x388>
 800b556:	f016 061f 	ands.w	r6, r6, #31
 800b55a:	d0fa      	beq.n	800b552 <__gethex+0x3fe>
 800b55c:	4453      	add	r3, sl
 800b55e:	f1c6 0620 	rsb	r6, r6, #32
 800b562:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b566:	f000 f9cb 	bl	800b900 <__hi0bits>
 800b56a:	42b0      	cmp	r0, r6
 800b56c:	dbe7      	blt.n	800b53e <__gethex+0x3ea>
 800b56e:	e7f0      	b.n	800b552 <__gethex+0x3fe>
 800b570:	0800d1b2 	.word	0x0800d1b2

0800b574 <L_shift>:
 800b574:	f1c2 0208 	rsb	r2, r2, #8
 800b578:	0092      	lsls	r2, r2, #2
 800b57a:	b570      	push	{r4, r5, r6, lr}
 800b57c:	f1c2 0620 	rsb	r6, r2, #32
 800b580:	6843      	ldr	r3, [r0, #4]
 800b582:	6804      	ldr	r4, [r0, #0]
 800b584:	fa03 f506 	lsl.w	r5, r3, r6
 800b588:	432c      	orrs	r4, r5
 800b58a:	40d3      	lsrs	r3, r2
 800b58c:	6004      	str	r4, [r0, #0]
 800b58e:	f840 3f04 	str.w	r3, [r0, #4]!
 800b592:	4288      	cmp	r0, r1
 800b594:	d3f4      	bcc.n	800b580 <L_shift+0xc>
 800b596:	bd70      	pop	{r4, r5, r6, pc}

0800b598 <__match>:
 800b598:	b530      	push	{r4, r5, lr}
 800b59a:	6803      	ldr	r3, [r0, #0]
 800b59c:	3301      	adds	r3, #1
 800b59e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b5a2:	b914      	cbnz	r4, 800b5aa <__match+0x12>
 800b5a4:	6003      	str	r3, [r0, #0]
 800b5a6:	2001      	movs	r0, #1
 800b5a8:	bd30      	pop	{r4, r5, pc}
 800b5aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b5ae:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800b5b2:	2d19      	cmp	r5, #25
 800b5b4:	bf98      	it	ls
 800b5b6:	3220      	addls	r2, #32
 800b5b8:	42a2      	cmp	r2, r4
 800b5ba:	d0f0      	beq.n	800b59e <__match+0x6>
 800b5bc:	2000      	movs	r0, #0
 800b5be:	e7f3      	b.n	800b5a8 <__match+0x10>

0800b5c0 <__hexnan>:
 800b5c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5c4:	680b      	ldr	r3, [r1, #0]
 800b5c6:	6801      	ldr	r1, [r0, #0]
 800b5c8:	115e      	asrs	r6, r3, #5
 800b5ca:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b5ce:	f013 031f 	ands.w	r3, r3, #31
 800b5d2:	b087      	sub	sp, #28
 800b5d4:	bf18      	it	ne
 800b5d6:	3604      	addne	r6, #4
 800b5d8:	2500      	movs	r5, #0
 800b5da:	1f37      	subs	r7, r6, #4
 800b5dc:	4682      	mov	sl, r0
 800b5de:	4690      	mov	r8, r2
 800b5e0:	9301      	str	r3, [sp, #4]
 800b5e2:	f846 5c04 	str.w	r5, [r6, #-4]
 800b5e6:	46b9      	mov	r9, r7
 800b5e8:	463c      	mov	r4, r7
 800b5ea:	9502      	str	r5, [sp, #8]
 800b5ec:	46ab      	mov	fp, r5
 800b5ee:	784a      	ldrb	r2, [r1, #1]
 800b5f0:	1c4b      	adds	r3, r1, #1
 800b5f2:	9303      	str	r3, [sp, #12]
 800b5f4:	b342      	cbz	r2, 800b648 <__hexnan+0x88>
 800b5f6:	4610      	mov	r0, r2
 800b5f8:	9105      	str	r1, [sp, #20]
 800b5fa:	9204      	str	r2, [sp, #16]
 800b5fc:	f7ff fd94 	bl	800b128 <__hexdig_fun>
 800b600:	2800      	cmp	r0, #0
 800b602:	d151      	bne.n	800b6a8 <__hexnan+0xe8>
 800b604:	9a04      	ldr	r2, [sp, #16]
 800b606:	9905      	ldr	r1, [sp, #20]
 800b608:	2a20      	cmp	r2, #32
 800b60a:	d818      	bhi.n	800b63e <__hexnan+0x7e>
 800b60c:	9b02      	ldr	r3, [sp, #8]
 800b60e:	459b      	cmp	fp, r3
 800b610:	dd13      	ble.n	800b63a <__hexnan+0x7a>
 800b612:	454c      	cmp	r4, r9
 800b614:	d206      	bcs.n	800b624 <__hexnan+0x64>
 800b616:	2d07      	cmp	r5, #7
 800b618:	dc04      	bgt.n	800b624 <__hexnan+0x64>
 800b61a:	462a      	mov	r2, r5
 800b61c:	4649      	mov	r1, r9
 800b61e:	4620      	mov	r0, r4
 800b620:	f7ff ffa8 	bl	800b574 <L_shift>
 800b624:	4544      	cmp	r4, r8
 800b626:	d952      	bls.n	800b6ce <__hexnan+0x10e>
 800b628:	2300      	movs	r3, #0
 800b62a:	f1a4 0904 	sub.w	r9, r4, #4
 800b62e:	f844 3c04 	str.w	r3, [r4, #-4]
 800b632:	f8cd b008 	str.w	fp, [sp, #8]
 800b636:	464c      	mov	r4, r9
 800b638:	461d      	mov	r5, r3
 800b63a:	9903      	ldr	r1, [sp, #12]
 800b63c:	e7d7      	b.n	800b5ee <__hexnan+0x2e>
 800b63e:	2a29      	cmp	r2, #41	@ 0x29
 800b640:	d157      	bne.n	800b6f2 <__hexnan+0x132>
 800b642:	3102      	adds	r1, #2
 800b644:	f8ca 1000 	str.w	r1, [sl]
 800b648:	f1bb 0f00 	cmp.w	fp, #0
 800b64c:	d051      	beq.n	800b6f2 <__hexnan+0x132>
 800b64e:	454c      	cmp	r4, r9
 800b650:	d206      	bcs.n	800b660 <__hexnan+0xa0>
 800b652:	2d07      	cmp	r5, #7
 800b654:	dc04      	bgt.n	800b660 <__hexnan+0xa0>
 800b656:	462a      	mov	r2, r5
 800b658:	4649      	mov	r1, r9
 800b65a:	4620      	mov	r0, r4
 800b65c:	f7ff ff8a 	bl	800b574 <L_shift>
 800b660:	4544      	cmp	r4, r8
 800b662:	d936      	bls.n	800b6d2 <__hexnan+0x112>
 800b664:	f1a8 0204 	sub.w	r2, r8, #4
 800b668:	4623      	mov	r3, r4
 800b66a:	f853 1b04 	ldr.w	r1, [r3], #4
 800b66e:	f842 1f04 	str.w	r1, [r2, #4]!
 800b672:	429f      	cmp	r7, r3
 800b674:	d2f9      	bcs.n	800b66a <__hexnan+0xaa>
 800b676:	1b3b      	subs	r3, r7, r4
 800b678:	f023 0303 	bic.w	r3, r3, #3
 800b67c:	3304      	adds	r3, #4
 800b67e:	3401      	adds	r4, #1
 800b680:	3e03      	subs	r6, #3
 800b682:	42b4      	cmp	r4, r6
 800b684:	bf88      	it	hi
 800b686:	2304      	movhi	r3, #4
 800b688:	4443      	add	r3, r8
 800b68a:	2200      	movs	r2, #0
 800b68c:	f843 2b04 	str.w	r2, [r3], #4
 800b690:	429f      	cmp	r7, r3
 800b692:	d2fb      	bcs.n	800b68c <__hexnan+0xcc>
 800b694:	683b      	ldr	r3, [r7, #0]
 800b696:	b91b      	cbnz	r3, 800b6a0 <__hexnan+0xe0>
 800b698:	4547      	cmp	r7, r8
 800b69a:	d128      	bne.n	800b6ee <__hexnan+0x12e>
 800b69c:	2301      	movs	r3, #1
 800b69e:	603b      	str	r3, [r7, #0]
 800b6a0:	2005      	movs	r0, #5
 800b6a2:	b007      	add	sp, #28
 800b6a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6a8:	3501      	adds	r5, #1
 800b6aa:	2d08      	cmp	r5, #8
 800b6ac:	f10b 0b01 	add.w	fp, fp, #1
 800b6b0:	dd06      	ble.n	800b6c0 <__hexnan+0x100>
 800b6b2:	4544      	cmp	r4, r8
 800b6b4:	d9c1      	bls.n	800b63a <__hexnan+0x7a>
 800b6b6:	2300      	movs	r3, #0
 800b6b8:	f844 3c04 	str.w	r3, [r4, #-4]
 800b6bc:	2501      	movs	r5, #1
 800b6be:	3c04      	subs	r4, #4
 800b6c0:	6822      	ldr	r2, [r4, #0]
 800b6c2:	f000 000f 	and.w	r0, r0, #15
 800b6c6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b6ca:	6020      	str	r0, [r4, #0]
 800b6cc:	e7b5      	b.n	800b63a <__hexnan+0x7a>
 800b6ce:	2508      	movs	r5, #8
 800b6d0:	e7b3      	b.n	800b63a <__hexnan+0x7a>
 800b6d2:	9b01      	ldr	r3, [sp, #4]
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	d0dd      	beq.n	800b694 <__hexnan+0xd4>
 800b6d8:	f1c3 0320 	rsb	r3, r3, #32
 800b6dc:	f04f 32ff 	mov.w	r2, #4294967295
 800b6e0:	40da      	lsrs	r2, r3
 800b6e2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b6e6:	4013      	ands	r3, r2
 800b6e8:	f846 3c04 	str.w	r3, [r6, #-4]
 800b6ec:	e7d2      	b.n	800b694 <__hexnan+0xd4>
 800b6ee:	3f04      	subs	r7, #4
 800b6f0:	e7d0      	b.n	800b694 <__hexnan+0xd4>
 800b6f2:	2004      	movs	r0, #4
 800b6f4:	e7d5      	b.n	800b6a2 <__hexnan+0xe2>

0800b6f6 <__ascii_mbtowc>:
 800b6f6:	b082      	sub	sp, #8
 800b6f8:	b901      	cbnz	r1, 800b6fc <__ascii_mbtowc+0x6>
 800b6fa:	a901      	add	r1, sp, #4
 800b6fc:	b142      	cbz	r2, 800b710 <__ascii_mbtowc+0x1a>
 800b6fe:	b14b      	cbz	r3, 800b714 <__ascii_mbtowc+0x1e>
 800b700:	7813      	ldrb	r3, [r2, #0]
 800b702:	600b      	str	r3, [r1, #0]
 800b704:	7812      	ldrb	r2, [r2, #0]
 800b706:	1e10      	subs	r0, r2, #0
 800b708:	bf18      	it	ne
 800b70a:	2001      	movne	r0, #1
 800b70c:	b002      	add	sp, #8
 800b70e:	4770      	bx	lr
 800b710:	4610      	mov	r0, r2
 800b712:	e7fb      	b.n	800b70c <__ascii_mbtowc+0x16>
 800b714:	f06f 0001 	mvn.w	r0, #1
 800b718:	e7f8      	b.n	800b70c <__ascii_mbtowc+0x16>
	...

0800b71c <_Balloc>:
 800b71c:	b570      	push	{r4, r5, r6, lr}
 800b71e:	69c6      	ldr	r6, [r0, #28]
 800b720:	4604      	mov	r4, r0
 800b722:	460d      	mov	r5, r1
 800b724:	b976      	cbnz	r6, 800b744 <_Balloc+0x28>
 800b726:	2010      	movs	r0, #16
 800b728:	f7fd f8a2 	bl	8008870 <malloc>
 800b72c:	4602      	mov	r2, r0
 800b72e:	61e0      	str	r0, [r4, #28]
 800b730:	b920      	cbnz	r0, 800b73c <_Balloc+0x20>
 800b732:	4b18      	ldr	r3, [pc, #96]	@ (800b794 <_Balloc+0x78>)
 800b734:	4818      	ldr	r0, [pc, #96]	@ (800b798 <_Balloc+0x7c>)
 800b736:	216b      	movs	r1, #107	@ 0x6b
 800b738:	f000 fec4 	bl	800c4c4 <__assert_func>
 800b73c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b740:	6006      	str	r6, [r0, #0]
 800b742:	60c6      	str	r6, [r0, #12]
 800b744:	69e6      	ldr	r6, [r4, #28]
 800b746:	68f3      	ldr	r3, [r6, #12]
 800b748:	b183      	cbz	r3, 800b76c <_Balloc+0x50>
 800b74a:	69e3      	ldr	r3, [r4, #28]
 800b74c:	68db      	ldr	r3, [r3, #12]
 800b74e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b752:	b9b8      	cbnz	r0, 800b784 <_Balloc+0x68>
 800b754:	2101      	movs	r1, #1
 800b756:	fa01 f605 	lsl.w	r6, r1, r5
 800b75a:	1d72      	adds	r2, r6, #5
 800b75c:	0092      	lsls	r2, r2, #2
 800b75e:	4620      	mov	r0, r4
 800b760:	f000 fece 	bl	800c500 <_calloc_r>
 800b764:	b160      	cbz	r0, 800b780 <_Balloc+0x64>
 800b766:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b76a:	e00e      	b.n	800b78a <_Balloc+0x6e>
 800b76c:	2221      	movs	r2, #33	@ 0x21
 800b76e:	2104      	movs	r1, #4
 800b770:	4620      	mov	r0, r4
 800b772:	f000 fec5 	bl	800c500 <_calloc_r>
 800b776:	69e3      	ldr	r3, [r4, #28]
 800b778:	60f0      	str	r0, [r6, #12]
 800b77a:	68db      	ldr	r3, [r3, #12]
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d1e4      	bne.n	800b74a <_Balloc+0x2e>
 800b780:	2000      	movs	r0, #0
 800b782:	bd70      	pop	{r4, r5, r6, pc}
 800b784:	6802      	ldr	r2, [r0, #0]
 800b786:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b78a:	2300      	movs	r3, #0
 800b78c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b790:	e7f7      	b.n	800b782 <_Balloc+0x66>
 800b792:	bf00      	nop
 800b794:	0800d143 	.word	0x0800d143
 800b798:	0800d223 	.word	0x0800d223

0800b79c <_Bfree>:
 800b79c:	b570      	push	{r4, r5, r6, lr}
 800b79e:	69c6      	ldr	r6, [r0, #28]
 800b7a0:	4605      	mov	r5, r0
 800b7a2:	460c      	mov	r4, r1
 800b7a4:	b976      	cbnz	r6, 800b7c4 <_Bfree+0x28>
 800b7a6:	2010      	movs	r0, #16
 800b7a8:	f7fd f862 	bl	8008870 <malloc>
 800b7ac:	4602      	mov	r2, r0
 800b7ae:	61e8      	str	r0, [r5, #28]
 800b7b0:	b920      	cbnz	r0, 800b7bc <_Bfree+0x20>
 800b7b2:	4b09      	ldr	r3, [pc, #36]	@ (800b7d8 <_Bfree+0x3c>)
 800b7b4:	4809      	ldr	r0, [pc, #36]	@ (800b7dc <_Bfree+0x40>)
 800b7b6:	218f      	movs	r1, #143	@ 0x8f
 800b7b8:	f000 fe84 	bl	800c4c4 <__assert_func>
 800b7bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b7c0:	6006      	str	r6, [r0, #0]
 800b7c2:	60c6      	str	r6, [r0, #12]
 800b7c4:	b13c      	cbz	r4, 800b7d6 <_Bfree+0x3a>
 800b7c6:	69eb      	ldr	r3, [r5, #28]
 800b7c8:	6862      	ldr	r2, [r4, #4]
 800b7ca:	68db      	ldr	r3, [r3, #12]
 800b7cc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b7d0:	6021      	str	r1, [r4, #0]
 800b7d2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b7d6:	bd70      	pop	{r4, r5, r6, pc}
 800b7d8:	0800d143 	.word	0x0800d143
 800b7dc:	0800d223 	.word	0x0800d223

0800b7e0 <__multadd>:
 800b7e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b7e4:	690d      	ldr	r5, [r1, #16]
 800b7e6:	4607      	mov	r7, r0
 800b7e8:	460c      	mov	r4, r1
 800b7ea:	461e      	mov	r6, r3
 800b7ec:	f101 0c14 	add.w	ip, r1, #20
 800b7f0:	2000      	movs	r0, #0
 800b7f2:	f8dc 3000 	ldr.w	r3, [ip]
 800b7f6:	b299      	uxth	r1, r3
 800b7f8:	fb02 6101 	mla	r1, r2, r1, r6
 800b7fc:	0c1e      	lsrs	r6, r3, #16
 800b7fe:	0c0b      	lsrs	r3, r1, #16
 800b800:	fb02 3306 	mla	r3, r2, r6, r3
 800b804:	b289      	uxth	r1, r1
 800b806:	3001      	adds	r0, #1
 800b808:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b80c:	4285      	cmp	r5, r0
 800b80e:	f84c 1b04 	str.w	r1, [ip], #4
 800b812:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b816:	dcec      	bgt.n	800b7f2 <__multadd+0x12>
 800b818:	b30e      	cbz	r6, 800b85e <__multadd+0x7e>
 800b81a:	68a3      	ldr	r3, [r4, #8]
 800b81c:	42ab      	cmp	r3, r5
 800b81e:	dc19      	bgt.n	800b854 <__multadd+0x74>
 800b820:	6861      	ldr	r1, [r4, #4]
 800b822:	4638      	mov	r0, r7
 800b824:	3101      	adds	r1, #1
 800b826:	f7ff ff79 	bl	800b71c <_Balloc>
 800b82a:	4680      	mov	r8, r0
 800b82c:	b928      	cbnz	r0, 800b83a <__multadd+0x5a>
 800b82e:	4602      	mov	r2, r0
 800b830:	4b0c      	ldr	r3, [pc, #48]	@ (800b864 <__multadd+0x84>)
 800b832:	480d      	ldr	r0, [pc, #52]	@ (800b868 <__multadd+0x88>)
 800b834:	21ba      	movs	r1, #186	@ 0xba
 800b836:	f000 fe45 	bl	800c4c4 <__assert_func>
 800b83a:	6922      	ldr	r2, [r4, #16]
 800b83c:	3202      	adds	r2, #2
 800b83e:	f104 010c 	add.w	r1, r4, #12
 800b842:	0092      	lsls	r2, r2, #2
 800b844:	300c      	adds	r0, #12
 800b846:	f7fe fd65 	bl	800a314 <memcpy>
 800b84a:	4621      	mov	r1, r4
 800b84c:	4638      	mov	r0, r7
 800b84e:	f7ff ffa5 	bl	800b79c <_Bfree>
 800b852:	4644      	mov	r4, r8
 800b854:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b858:	3501      	adds	r5, #1
 800b85a:	615e      	str	r6, [r3, #20]
 800b85c:	6125      	str	r5, [r4, #16]
 800b85e:	4620      	mov	r0, r4
 800b860:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b864:	0800d1b2 	.word	0x0800d1b2
 800b868:	0800d223 	.word	0x0800d223

0800b86c <__s2b>:
 800b86c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b870:	460c      	mov	r4, r1
 800b872:	4615      	mov	r5, r2
 800b874:	461f      	mov	r7, r3
 800b876:	2209      	movs	r2, #9
 800b878:	3308      	adds	r3, #8
 800b87a:	4606      	mov	r6, r0
 800b87c:	fb93 f3f2 	sdiv	r3, r3, r2
 800b880:	2100      	movs	r1, #0
 800b882:	2201      	movs	r2, #1
 800b884:	429a      	cmp	r2, r3
 800b886:	db09      	blt.n	800b89c <__s2b+0x30>
 800b888:	4630      	mov	r0, r6
 800b88a:	f7ff ff47 	bl	800b71c <_Balloc>
 800b88e:	b940      	cbnz	r0, 800b8a2 <__s2b+0x36>
 800b890:	4602      	mov	r2, r0
 800b892:	4b19      	ldr	r3, [pc, #100]	@ (800b8f8 <__s2b+0x8c>)
 800b894:	4819      	ldr	r0, [pc, #100]	@ (800b8fc <__s2b+0x90>)
 800b896:	21d3      	movs	r1, #211	@ 0xd3
 800b898:	f000 fe14 	bl	800c4c4 <__assert_func>
 800b89c:	0052      	lsls	r2, r2, #1
 800b89e:	3101      	adds	r1, #1
 800b8a0:	e7f0      	b.n	800b884 <__s2b+0x18>
 800b8a2:	9b08      	ldr	r3, [sp, #32]
 800b8a4:	6143      	str	r3, [r0, #20]
 800b8a6:	2d09      	cmp	r5, #9
 800b8a8:	f04f 0301 	mov.w	r3, #1
 800b8ac:	6103      	str	r3, [r0, #16]
 800b8ae:	dd16      	ble.n	800b8de <__s2b+0x72>
 800b8b0:	f104 0909 	add.w	r9, r4, #9
 800b8b4:	46c8      	mov	r8, r9
 800b8b6:	442c      	add	r4, r5
 800b8b8:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b8bc:	4601      	mov	r1, r0
 800b8be:	3b30      	subs	r3, #48	@ 0x30
 800b8c0:	220a      	movs	r2, #10
 800b8c2:	4630      	mov	r0, r6
 800b8c4:	f7ff ff8c 	bl	800b7e0 <__multadd>
 800b8c8:	45a0      	cmp	r8, r4
 800b8ca:	d1f5      	bne.n	800b8b8 <__s2b+0x4c>
 800b8cc:	f1a5 0408 	sub.w	r4, r5, #8
 800b8d0:	444c      	add	r4, r9
 800b8d2:	1b2d      	subs	r5, r5, r4
 800b8d4:	1963      	adds	r3, r4, r5
 800b8d6:	42bb      	cmp	r3, r7
 800b8d8:	db04      	blt.n	800b8e4 <__s2b+0x78>
 800b8da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b8de:	340a      	adds	r4, #10
 800b8e0:	2509      	movs	r5, #9
 800b8e2:	e7f6      	b.n	800b8d2 <__s2b+0x66>
 800b8e4:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b8e8:	4601      	mov	r1, r0
 800b8ea:	3b30      	subs	r3, #48	@ 0x30
 800b8ec:	220a      	movs	r2, #10
 800b8ee:	4630      	mov	r0, r6
 800b8f0:	f7ff ff76 	bl	800b7e0 <__multadd>
 800b8f4:	e7ee      	b.n	800b8d4 <__s2b+0x68>
 800b8f6:	bf00      	nop
 800b8f8:	0800d1b2 	.word	0x0800d1b2
 800b8fc:	0800d223 	.word	0x0800d223

0800b900 <__hi0bits>:
 800b900:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b904:	4603      	mov	r3, r0
 800b906:	bf36      	itet	cc
 800b908:	0403      	lslcc	r3, r0, #16
 800b90a:	2000      	movcs	r0, #0
 800b90c:	2010      	movcc	r0, #16
 800b90e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b912:	bf3c      	itt	cc
 800b914:	021b      	lslcc	r3, r3, #8
 800b916:	3008      	addcc	r0, #8
 800b918:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b91c:	bf3c      	itt	cc
 800b91e:	011b      	lslcc	r3, r3, #4
 800b920:	3004      	addcc	r0, #4
 800b922:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b926:	bf3c      	itt	cc
 800b928:	009b      	lslcc	r3, r3, #2
 800b92a:	3002      	addcc	r0, #2
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	db05      	blt.n	800b93c <__hi0bits+0x3c>
 800b930:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b934:	f100 0001 	add.w	r0, r0, #1
 800b938:	bf08      	it	eq
 800b93a:	2020      	moveq	r0, #32
 800b93c:	4770      	bx	lr

0800b93e <__lo0bits>:
 800b93e:	6803      	ldr	r3, [r0, #0]
 800b940:	4602      	mov	r2, r0
 800b942:	f013 0007 	ands.w	r0, r3, #7
 800b946:	d00b      	beq.n	800b960 <__lo0bits+0x22>
 800b948:	07d9      	lsls	r1, r3, #31
 800b94a:	d421      	bmi.n	800b990 <__lo0bits+0x52>
 800b94c:	0798      	lsls	r0, r3, #30
 800b94e:	bf49      	itett	mi
 800b950:	085b      	lsrmi	r3, r3, #1
 800b952:	089b      	lsrpl	r3, r3, #2
 800b954:	2001      	movmi	r0, #1
 800b956:	6013      	strmi	r3, [r2, #0]
 800b958:	bf5c      	itt	pl
 800b95a:	6013      	strpl	r3, [r2, #0]
 800b95c:	2002      	movpl	r0, #2
 800b95e:	4770      	bx	lr
 800b960:	b299      	uxth	r1, r3
 800b962:	b909      	cbnz	r1, 800b968 <__lo0bits+0x2a>
 800b964:	0c1b      	lsrs	r3, r3, #16
 800b966:	2010      	movs	r0, #16
 800b968:	b2d9      	uxtb	r1, r3
 800b96a:	b909      	cbnz	r1, 800b970 <__lo0bits+0x32>
 800b96c:	3008      	adds	r0, #8
 800b96e:	0a1b      	lsrs	r3, r3, #8
 800b970:	0719      	lsls	r1, r3, #28
 800b972:	bf04      	itt	eq
 800b974:	091b      	lsreq	r3, r3, #4
 800b976:	3004      	addeq	r0, #4
 800b978:	0799      	lsls	r1, r3, #30
 800b97a:	bf04      	itt	eq
 800b97c:	089b      	lsreq	r3, r3, #2
 800b97e:	3002      	addeq	r0, #2
 800b980:	07d9      	lsls	r1, r3, #31
 800b982:	d403      	bmi.n	800b98c <__lo0bits+0x4e>
 800b984:	085b      	lsrs	r3, r3, #1
 800b986:	f100 0001 	add.w	r0, r0, #1
 800b98a:	d003      	beq.n	800b994 <__lo0bits+0x56>
 800b98c:	6013      	str	r3, [r2, #0]
 800b98e:	4770      	bx	lr
 800b990:	2000      	movs	r0, #0
 800b992:	4770      	bx	lr
 800b994:	2020      	movs	r0, #32
 800b996:	4770      	bx	lr

0800b998 <__i2b>:
 800b998:	b510      	push	{r4, lr}
 800b99a:	460c      	mov	r4, r1
 800b99c:	2101      	movs	r1, #1
 800b99e:	f7ff febd 	bl	800b71c <_Balloc>
 800b9a2:	4602      	mov	r2, r0
 800b9a4:	b928      	cbnz	r0, 800b9b2 <__i2b+0x1a>
 800b9a6:	4b05      	ldr	r3, [pc, #20]	@ (800b9bc <__i2b+0x24>)
 800b9a8:	4805      	ldr	r0, [pc, #20]	@ (800b9c0 <__i2b+0x28>)
 800b9aa:	f240 1145 	movw	r1, #325	@ 0x145
 800b9ae:	f000 fd89 	bl	800c4c4 <__assert_func>
 800b9b2:	2301      	movs	r3, #1
 800b9b4:	6144      	str	r4, [r0, #20]
 800b9b6:	6103      	str	r3, [r0, #16]
 800b9b8:	bd10      	pop	{r4, pc}
 800b9ba:	bf00      	nop
 800b9bc:	0800d1b2 	.word	0x0800d1b2
 800b9c0:	0800d223 	.word	0x0800d223

0800b9c4 <__multiply>:
 800b9c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9c8:	4617      	mov	r7, r2
 800b9ca:	690a      	ldr	r2, [r1, #16]
 800b9cc:	693b      	ldr	r3, [r7, #16]
 800b9ce:	429a      	cmp	r2, r3
 800b9d0:	bfa8      	it	ge
 800b9d2:	463b      	movge	r3, r7
 800b9d4:	4689      	mov	r9, r1
 800b9d6:	bfa4      	itt	ge
 800b9d8:	460f      	movge	r7, r1
 800b9da:	4699      	movge	r9, r3
 800b9dc:	693d      	ldr	r5, [r7, #16]
 800b9de:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b9e2:	68bb      	ldr	r3, [r7, #8]
 800b9e4:	6879      	ldr	r1, [r7, #4]
 800b9e6:	eb05 060a 	add.w	r6, r5, sl
 800b9ea:	42b3      	cmp	r3, r6
 800b9ec:	b085      	sub	sp, #20
 800b9ee:	bfb8      	it	lt
 800b9f0:	3101      	addlt	r1, #1
 800b9f2:	f7ff fe93 	bl	800b71c <_Balloc>
 800b9f6:	b930      	cbnz	r0, 800ba06 <__multiply+0x42>
 800b9f8:	4602      	mov	r2, r0
 800b9fa:	4b41      	ldr	r3, [pc, #260]	@ (800bb00 <__multiply+0x13c>)
 800b9fc:	4841      	ldr	r0, [pc, #260]	@ (800bb04 <__multiply+0x140>)
 800b9fe:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ba02:	f000 fd5f 	bl	800c4c4 <__assert_func>
 800ba06:	f100 0414 	add.w	r4, r0, #20
 800ba0a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800ba0e:	4623      	mov	r3, r4
 800ba10:	2200      	movs	r2, #0
 800ba12:	4573      	cmp	r3, lr
 800ba14:	d320      	bcc.n	800ba58 <__multiply+0x94>
 800ba16:	f107 0814 	add.w	r8, r7, #20
 800ba1a:	f109 0114 	add.w	r1, r9, #20
 800ba1e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800ba22:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800ba26:	9302      	str	r3, [sp, #8]
 800ba28:	1beb      	subs	r3, r5, r7
 800ba2a:	3b15      	subs	r3, #21
 800ba2c:	f023 0303 	bic.w	r3, r3, #3
 800ba30:	3304      	adds	r3, #4
 800ba32:	3715      	adds	r7, #21
 800ba34:	42bd      	cmp	r5, r7
 800ba36:	bf38      	it	cc
 800ba38:	2304      	movcc	r3, #4
 800ba3a:	9301      	str	r3, [sp, #4]
 800ba3c:	9b02      	ldr	r3, [sp, #8]
 800ba3e:	9103      	str	r1, [sp, #12]
 800ba40:	428b      	cmp	r3, r1
 800ba42:	d80c      	bhi.n	800ba5e <__multiply+0x9a>
 800ba44:	2e00      	cmp	r6, #0
 800ba46:	dd03      	ble.n	800ba50 <__multiply+0x8c>
 800ba48:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d055      	beq.n	800bafc <__multiply+0x138>
 800ba50:	6106      	str	r6, [r0, #16]
 800ba52:	b005      	add	sp, #20
 800ba54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba58:	f843 2b04 	str.w	r2, [r3], #4
 800ba5c:	e7d9      	b.n	800ba12 <__multiply+0x4e>
 800ba5e:	f8b1 a000 	ldrh.w	sl, [r1]
 800ba62:	f1ba 0f00 	cmp.w	sl, #0
 800ba66:	d01f      	beq.n	800baa8 <__multiply+0xe4>
 800ba68:	46c4      	mov	ip, r8
 800ba6a:	46a1      	mov	r9, r4
 800ba6c:	2700      	movs	r7, #0
 800ba6e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ba72:	f8d9 3000 	ldr.w	r3, [r9]
 800ba76:	fa1f fb82 	uxth.w	fp, r2
 800ba7a:	b29b      	uxth	r3, r3
 800ba7c:	fb0a 330b 	mla	r3, sl, fp, r3
 800ba80:	443b      	add	r3, r7
 800ba82:	f8d9 7000 	ldr.w	r7, [r9]
 800ba86:	0c12      	lsrs	r2, r2, #16
 800ba88:	0c3f      	lsrs	r7, r7, #16
 800ba8a:	fb0a 7202 	mla	r2, sl, r2, r7
 800ba8e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800ba92:	b29b      	uxth	r3, r3
 800ba94:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ba98:	4565      	cmp	r5, ip
 800ba9a:	f849 3b04 	str.w	r3, [r9], #4
 800ba9e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800baa2:	d8e4      	bhi.n	800ba6e <__multiply+0xaa>
 800baa4:	9b01      	ldr	r3, [sp, #4]
 800baa6:	50e7      	str	r7, [r4, r3]
 800baa8:	9b03      	ldr	r3, [sp, #12]
 800baaa:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800baae:	3104      	adds	r1, #4
 800bab0:	f1b9 0f00 	cmp.w	r9, #0
 800bab4:	d020      	beq.n	800baf8 <__multiply+0x134>
 800bab6:	6823      	ldr	r3, [r4, #0]
 800bab8:	4647      	mov	r7, r8
 800baba:	46a4      	mov	ip, r4
 800babc:	f04f 0a00 	mov.w	sl, #0
 800bac0:	f8b7 b000 	ldrh.w	fp, [r7]
 800bac4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800bac8:	fb09 220b 	mla	r2, r9, fp, r2
 800bacc:	4452      	add	r2, sl
 800bace:	b29b      	uxth	r3, r3
 800bad0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bad4:	f84c 3b04 	str.w	r3, [ip], #4
 800bad8:	f857 3b04 	ldr.w	r3, [r7], #4
 800badc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bae0:	f8bc 3000 	ldrh.w	r3, [ip]
 800bae4:	fb09 330a 	mla	r3, r9, sl, r3
 800bae8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800baec:	42bd      	cmp	r5, r7
 800baee:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800baf2:	d8e5      	bhi.n	800bac0 <__multiply+0xfc>
 800baf4:	9a01      	ldr	r2, [sp, #4]
 800baf6:	50a3      	str	r3, [r4, r2]
 800baf8:	3404      	adds	r4, #4
 800bafa:	e79f      	b.n	800ba3c <__multiply+0x78>
 800bafc:	3e01      	subs	r6, #1
 800bafe:	e7a1      	b.n	800ba44 <__multiply+0x80>
 800bb00:	0800d1b2 	.word	0x0800d1b2
 800bb04:	0800d223 	.word	0x0800d223

0800bb08 <__pow5mult>:
 800bb08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb0c:	4615      	mov	r5, r2
 800bb0e:	f012 0203 	ands.w	r2, r2, #3
 800bb12:	4607      	mov	r7, r0
 800bb14:	460e      	mov	r6, r1
 800bb16:	d007      	beq.n	800bb28 <__pow5mult+0x20>
 800bb18:	4c25      	ldr	r4, [pc, #148]	@ (800bbb0 <__pow5mult+0xa8>)
 800bb1a:	3a01      	subs	r2, #1
 800bb1c:	2300      	movs	r3, #0
 800bb1e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bb22:	f7ff fe5d 	bl	800b7e0 <__multadd>
 800bb26:	4606      	mov	r6, r0
 800bb28:	10ad      	asrs	r5, r5, #2
 800bb2a:	d03d      	beq.n	800bba8 <__pow5mult+0xa0>
 800bb2c:	69fc      	ldr	r4, [r7, #28]
 800bb2e:	b97c      	cbnz	r4, 800bb50 <__pow5mult+0x48>
 800bb30:	2010      	movs	r0, #16
 800bb32:	f7fc fe9d 	bl	8008870 <malloc>
 800bb36:	4602      	mov	r2, r0
 800bb38:	61f8      	str	r0, [r7, #28]
 800bb3a:	b928      	cbnz	r0, 800bb48 <__pow5mult+0x40>
 800bb3c:	4b1d      	ldr	r3, [pc, #116]	@ (800bbb4 <__pow5mult+0xac>)
 800bb3e:	481e      	ldr	r0, [pc, #120]	@ (800bbb8 <__pow5mult+0xb0>)
 800bb40:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800bb44:	f000 fcbe 	bl	800c4c4 <__assert_func>
 800bb48:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bb4c:	6004      	str	r4, [r0, #0]
 800bb4e:	60c4      	str	r4, [r0, #12]
 800bb50:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800bb54:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bb58:	b94c      	cbnz	r4, 800bb6e <__pow5mult+0x66>
 800bb5a:	f240 2171 	movw	r1, #625	@ 0x271
 800bb5e:	4638      	mov	r0, r7
 800bb60:	f7ff ff1a 	bl	800b998 <__i2b>
 800bb64:	2300      	movs	r3, #0
 800bb66:	f8c8 0008 	str.w	r0, [r8, #8]
 800bb6a:	4604      	mov	r4, r0
 800bb6c:	6003      	str	r3, [r0, #0]
 800bb6e:	f04f 0900 	mov.w	r9, #0
 800bb72:	07eb      	lsls	r3, r5, #31
 800bb74:	d50a      	bpl.n	800bb8c <__pow5mult+0x84>
 800bb76:	4631      	mov	r1, r6
 800bb78:	4622      	mov	r2, r4
 800bb7a:	4638      	mov	r0, r7
 800bb7c:	f7ff ff22 	bl	800b9c4 <__multiply>
 800bb80:	4631      	mov	r1, r6
 800bb82:	4680      	mov	r8, r0
 800bb84:	4638      	mov	r0, r7
 800bb86:	f7ff fe09 	bl	800b79c <_Bfree>
 800bb8a:	4646      	mov	r6, r8
 800bb8c:	106d      	asrs	r5, r5, #1
 800bb8e:	d00b      	beq.n	800bba8 <__pow5mult+0xa0>
 800bb90:	6820      	ldr	r0, [r4, #0]
 800bb92:	b938      	cbnz	r0, 800bba4 <__pow5mult+0x9c>
 800bb94:	4622      	mov	r2, r4
 800bb96:	4621      	mov	r1, r4
 800bb98:	4638      	mov	r0, r7
 800bb9a:	f7ff ff13 	bl	800b9c4 <__multiply>
 800bb9e:	6020      	str	r0, [r4, #0]
 800bba0:	f8c0 9000 	str.w	r9, [r0]
 800bba4:	4604      	mov	r4, r0
 800bba6:	e7e4      	b.n	800bb72 <__pow5mult+0x6a>
 800bba8:	4630      	mov	r0, r6
 800bbaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bbae:	bf00      	nop
 800bbb0:	0800d320 	.word	0x0800d320
 800bbb4:	0800d143 	.word	0x0800d143
 800bbb8:	0800d223 	.word	0x0800d223

0800bbbc <__lshift>:
 800bbbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bbc0:	460c      	mov	r4, r1
 800bbc2:	6849      	ldr	r1, [r1, #4]
 800bbc4:	6923      	ldr	r3, [r4, #16]
 800bbc6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bbca:	68a3      	ldr	r3, [r4, #8]
 800bbcc:	4607      	mov	r7, r0
 800bbce:	4691      	mov	r9, r2
 800bbd0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bbd4:	f108 0601 	add.w	r6, r8, #1
 800bbd8:	42b3      	cmp	r3, r6
 800bbda:	db0b      	blt.n	800bbf4 <__lshift+0x38>
 800bbdc:	4638      	mov	r0, r7
 800bbde:	f7ff fd9d 	bl	800b71c <_Balloc>
 800bbe2:	4605      	mov	r5, r0
 800bbe4:	b948      	cbnz	r0, 800bbfa <__lshift+0x3e>
 800bbe6:	4602      	mov	r2, r0
 800bbe8:	4b28      	ldr	r3, [pc, #160]	@ (800bc8c <__lshift+0xd0>)
 800bbea:	4829      	ldr	r0, [pc, #164]	@ (800bc90 <__lshift+0xd4>)
 800bbec:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800bbf0:	f000 fc68 	bl	800c4c4 <__assert_func>
 800bbf4:	3101      	adds	r1, #1
 800bbf6:	005b      	lsls	r3, r3, #1
 800bbf8:	e7ee      	b.n	800bbd8 <__lshift+0x1c>
 800bbfa:	2300      	movs	r3, #0
 800bbfc:	f100 0114 	add.w	r1, r0, #20
 800bc00:	f100 0210 	add.w	r2, r0, #16
 800bc04:	4618      	mov	r0, r3
 800bc06:	4553      	cmp	r3, sl
 800bc08:	db33      	blt.n	800bc72 <__lshift+0xb6>
 800bc0a:	6920      	ldr	r0, [r4, #16]
 800bc0c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bc10:	f104 0314 	add.w	r3, r4, #20
 800bc14:	f019 091f 	ands.w	r9, r9, #31
 800bc18:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bc1c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bc20:	d02b      	beq.n	800bc7a <__lshift+0xbe>
 800bc22:	f1c9 0e20 	rsb	lr, r9, #32
 800bc26:	468a      	mov	sl, r1
 800bc28:	2200      	movs	r2, #0
 800bc2a:	6818      	ldr	r0, [r3, #0]
 800bc2c:	fa00 f009 	lsl.w	r0, r0, r9
 800bc30:	4310      	orrs	r0, r2
 800bc32:	f84a 0b04 	str.w	r0, [sl], #4
 800bc36:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc3a:	459c      	cmp	ip, r3
 800bc3c:	fa22 f20e 	lsr.w	r2, r2, lr
 800bc40:	d8f3      	bhi.n	800bc2a <__lshift+0x6e>
 800bc42:	ebac 0304 	sub.w	r3, ip, r4
 800bc46:	3b15      	subs	r3, #21
 800bc48:	f023 0303 	bic.w	r3, r3, #3
 800bc4c:	3304      	adds	r3, #4
 800bc4e:	f104 0015 	add.w	r0, r4, #21
 800bc52:	4560      	cmp	r0, ip
 800bc54:	bf88      	it	hi
 800bc56:	2304      	movhi	r3, #4
 800bc58:	50ca      	str	r2, [r1, r3]
 800bc5a:	b10a      	cbz	r2, 800bc60 <__lshift+0xa4>
 800bc5c:	f108 0602 	add.w	r6, r8, #2
 800bc60:	3e01      	subs	r6, #1
 800bc62:	4638      	mov	r0, r7
 800bc64:	612e      	str	r6, [r5, #16]
 800bc66:	4621      	mov	r1, r4
 800bc68:	f7ff fd98 	bl	800b79c <_Bfree>
 800bc6c:	4628      	mov	r0, r5
 800bc6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc72:	f842 0f04 	str.w	r0, [r2, #4]!
 800bc76:	3301      	adds	r3, #1
 800bc78:	e7c5      	b.n	800bc06 <__lshift+0x4a>
 800bc7a:	3904      	subs	r1, #4
 800bc7c:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc80:	f841 2f04 	str.w	r2, [r1, #4]!
 800bc84:	459c      	cmp	ip, r3
 800bc86:	d8f9      	bhi.n	800bc7c <__lshift+0xc0>
 800bc88:	e7ea      	b.n	800bc60 <__lshift+0xa4>
 800bc8a:	bf00      	nop
 800bc8c:	0800d1b2 	.word	0x0800d1b2
 800bc90:	0800d223 	.word	0x0800d223

0800bc94 <__mcmp>:
 800bc94:	690a      	ldr	r2, [r1, #16]
 800bc96:	4603      	mov	r3, r0
 800bc98:	6900      	ldr	r0, [r0, #16]
 800bc9a:	1a80      	subs	r0, r0, r2
 800bc9c:	b530      	push	{r4, r5, lr}
 800bc9e:	d10e      	bne.n	800bcbe <__mcmp+0x2a>
 800bca0:	3314      	adds	r3, #20
 800bca2:	3114      	adds	r1, #20
 800bca4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800bca8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800bcac:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800bcb0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bcb4:	4295      	cmp	r5, r2
 800bcb6:	d003      	beq.n	800bcc0 <__mcmp+0x2c>
 800bcb8:	d205      	bcs.n	800bcc6 <__mcmp+0x32>
 800bcba:	f04f 30ff 	mov.w	r0, #4294967295
 800bcbe:	bd30      	pop	{r4, r5, pc}
 800bcc0:	42a3      	cmp	r3, r4
 800bcc2:	d3f3      	bcc.n	800bcac <__mcmp+0x18>
 800bcc4:	e7fb      	b.n	800bcbe <__mcmp+0x2a>
 800bcc6:	2001      	movs	r0, #1
 800bcc8:	e7f9      	b.n	800bcbe <__mcmp+0x2a>
	...

0800bccc <__mdiff>:
 800bccc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcd0:	4689      	mov	r9, r1
 800bcd2:	4606      	mov	r6, r0
 800bcd4:	4611      	mov	r1, r2
 800bcd6:	4648      	mov	r0, r9
 800bcd8:	4614      	mov	r4, r2
 800bcda:	f7ff ffdb 	bl	800bc94 <__mcmp>
 800bcde:	1e05      	subs	r5, r0, #0
 800bce0:	d112      	bne.n	800bd08 <__mdiff+0x3c>
 800bce2:	4629      	mov	r1, r5
 800bce4:	4630      	mov	r0, r6
 800bce6:	f7ff fd19 	bl	800b71c <_Balloc>
 800bcea:	4602      	mov	r2, r0
 800bcec:	b928      	cbnz	r0, 800bcfa <__mdiff+0x2e>
 800bcee:	4b3f      	ldr	r3, [pc, #252]	@ (800bdec <__mdiff+0x120>)
 800bcf0:	f240 2137 	movw	r1, #567	@ 0x237
 800bcf4:	483e      	ldr	r0, [pc, #248]	@ (800bdf0 <__mdiff+0x124>)
 800bcf6:	f000 fbe5 	bl	800c4c4 <__assert_func>
 800bcfa:	2301      	movs	r3, #1
 800bcfc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bd00:	4610      	mov	r0, r2
 800bd02:	b003      	add	sp, #12
 800bd04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd08:	bfbc      	itt	lt
 800bd0a:	464b      	movlt	r3, r9
 800bd0c:	46a1      	movlt	r9, r4
 800bd0e:	4630      	mov	r0, r6
 800bd10:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800bd14:	bfba      	itte	lt
 800bd16:	461c      	movlt	r4, r3
 800bd18:	2501      	movlt	r5, #1
 800bd1a:	2500      	movge	r5, #0
 800bd1c:	f7ff fcfe 	bl	800b71c <_Balloc>
 800bd20:	4602      	mov	r2, r0
 800bd22:	b918      	cbnz	r0, 800bd2c <__mdiff+0x60>
 800bd24:	4b31      	ldr	r3, [pc, #196]	@ (800bdec <__mdiff+0x120>)
 800bd26:	f240 2145 	movw	r1, #581	@ 0x245
 800bd2a:	e7e3      	b.n	800bcf4 <__mdiff+0x28>
 800bd2c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800bd30:	6926      	ldr	r6, [r4, #16]
 800bd32:	60c5      	str	r5, [r0, #12]
 800bd34:	f109 0310 	add.w	r3, r9, #16
 800bd38:	f109 0514 	add.w	r5, r9, #20
 800bd3c:	f104 0e14 	add.w	lr, r4, #20
 800bd40:	f100 0b14 	add.w	fp, r0, #20
 800bd44:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800bd48:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800bd4c:	9301      	str	r3, [sp, #4]
 800bd4e:	46d9      	mov	r9, fp
 800bd50:	f04f 0c00 	mov.w	ip, #0
 800bd54:	9b01      	ldr	r3, [sp, #4]
 800bd56:	f85e 0b04 	ldr.w	r0, [lr], #4
 800bd5a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800bd5e:	9301      	str	r3, [sp, #4]
 800bd60:	fa1f f38a 	uxth.w	r3, sl
 800bd64:	4619      	mov	r1, r3
 800bd66:	b283      	uxth	r3, r0
 800bd68:	1acb      	subs	r3, r1, r3
 800bd6a:	0c00      	lsrs	r0, r0, #16
 800bd6c:	4463      	add	r3, ip
 800bd6e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800bd72:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800bd76:	b29b      	uxth	r3, r3
 800bd78:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800bd7c:	4576      	cmp	r6, lr
 800bd7e:	f849 3b04 	str.w	r3, [r9], #4
 800bd82:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bd86:	d8e5      	bhi.n	800bd54 <__mdiff+0x88>
 800bd88:	1b33      	subs	r3, r6, r4
 800bd8a:	3b15      	subs	r3, #21
 800bd8c:	f023 0303 	bic.w	r3, r3, #3
 800bd90:	3415      	adds	r4, #21
 800bd92:	3304      	adds	r3, #4
 800bd94:	42a6      	cmp	r6, r4
 800bd96:	bf38      	it	cc
 800bd98:	2304      	movcc	r3, #4
 800bd9a:	441d      	add	r5, r3
 800bd9c:	445b      	add	r3, fp
 800bd9e:	461e      	mov	r6, r3
 800bda0:	462c      	mov	r4, r5
 800bda2:	4544      	cmp	r4, r8
 800bda4:	d30e      	bcc.n	800bdc4 <__mdiff+0xf8>
 800bda6:	f108 0103 	add.w	r1, r8, #3
 800bdaa:	1b49      	subs	r1, r1, r5
 800bdac:	f021 0103 	bic.w	r1, r1, #3
 800bdb0:	3d03      	subs	r5, #3
 800bdb2:	45a8      	cmp	r8, r5
 800bdb4:	bf38      	it	cc
 800bdb6:	2100      	movcc	r1, #0
 800bdb8:	440b      	add	r3, r1
 800bdba:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bdbe:	b191      	cbz	r1, 800bde6 <__mdiff+0x11a>
 800bdc0:	6117      	str	r7, [r2, #16]
 800bdc2:	e79d      	b.n	800bd00 <__mdiff+0x34>
 800bdc4:	f854 1b04 	ldr.w	r1, [r4], #4
 800bdc8:	46e6      	mov	lr, ip
 800bdca:	0c08      	lsrs	r0, r1, #16
 800bdcc:	fa1c fc81 	uxtah	ip, ip, r1
 800bdd0:	4471      	add	r1, lr
 800bdd2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800bdd6:	b289      	uxth	r1, r1
 800bdd8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800bddc:	f846 1b04 	str.w	r1, [r6], #4
 800bde0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bde4:	e7dd      	b.n	800bda2 <__mdiff+0xd6>
 800bde6:	3f01      	subs	r7, #1
 800bde8:	e7e7      	b.n	800bdba <__mdiff+0xee>
 800bdea:	bf00      	nop
 800bdec:	0800d1b2 	.word	0x0800d1b2
 800bdf0:	0800d223 	.word	0x0800d223

0800bdf4 <__ulp>:
 800bdf4:	b082      	sub	sp, #8
 800bdf6:	ed8d 0b00 	vstr	d0, [sp]
 800bdfa:	9a01      	ldr	r2, [sp, #4]
 800bdfc:	4b0f      	ldr	r3, [pc, #60]	@ (800be3c <__ulp+0x48>)
 800bdfe:	4013      	ands	r3, r2
 800be00:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800be04:	2b00      	cmp	r3, #0
 800be06:	dc08      	bgt.n	800be1a <__ulp+0x26>
 800be08:	425b      	negs	r3, r3
 800be0a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800be0e:	ea4f 5223 	mov.w	r2, r3, asr #20
 800be12:	da04      	bge.n	800be1e <__ulp+0x2a>
 800be14:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800be18:	4113      	asrs	r3, r2
 800be1a:	2200      	movs	r2, #0
 800be1c:	e008      	b.n	800be30 <__ulp+0x3c>
 800be1e:	f1a2 0314 	sub.w	r3, r2, #20
 800be22:	2b1e      	cmp	r3, #30
 800be24:	bfda      	itte	le
 800be26:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800be2a:	40da      	lsrle	r2, r3
 800be2c:	2201      	movgt	r2, #1
 800be2e:	2300      	movs	r3, #0
 800be30:	4619      	mov	r1, r3
 800be32:	4610      	mov	r0, r2
 800be34:	ec41 0b10 	vmov	d0, r0, r1
 800be38:	b002      	add	sp, #8
 800be3a:	4770      	bx	lr
 800be3c:	7ff00000 	.word	0x7ff00000

0800be40 <__b2d>:
 800be40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be44:	6906      	ldr	r6, [r0, #16]
 800be46:	f100 0814 	add.w	r8, r0, #20
 800be4a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800be4e:	1f37      	subs	r7, r6, #4
 800be50:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800be54:	4610      	mov	r0, r2
 800be56:	f7ff fd53 	bl	800b900 <__hi0bits>
 800be5a:	f1c0 0320 	rsb	r3, r0, #32
 800be5e:	280a      	cmp	r0, #10
 800be60:	600b      	str	r3, [r1, #0]
 800be62:	491b      	ldr	r1, [pc, #108]	@ (800bed0 <__b2d+0x90>)
 800be64:	dc15      	bgt.n	800be92 <__b2d+0x52>
 800be66:	f1c0 0c0b 	rsb	ip, r0, #11
 800be6a:	fa22 f30c 	lsr.w	r3, r2, ip
 800be6e:	45b8      	cmp	r8, r7
 800be70:	ea43 0501 	orr.w	r5, r3, r1
 800be74:	bf34      	ite	cc
 800be76:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800be7a:	2300      	movcs	r3, #0
 800be7c:	3015      	adds	r0, #21
 800be7e:	fa02 f000 	lsl.w	r0, r2, r0
 800be82:	fa23 f30c 	lsr.w	r3, r3, ip
 800be86:	4303      	orrs	r3, r0
 800be88:	461c      	mov	r4, r3
 800be8a:	ec45 4b10 	vmov	d0, r4, r5
 800be8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be92:	45b8      	cmp	r8, r7
 800be94:	bf3a      	itte	cc
 800be96:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800be9a:	f1a6 0708 	subcc.w	r7, r6, #8
 800be9e:	2300      	movcs	r3, #0
 800bea0:	380b      	subs	r0, #11
 800bea2:	d012      	beq.n	800beca <__b2d+0x8a>
 800bea4:	f1c0 0120 	rsb	r1, r0, #32
 800bea8:	fa23 f401 	lsr.w	r4, r3, r1
 800beac:	4082      	lsls	r2, r0
 800beae:	4322      	orrs	r2, r4
 800beb0:	4547      	cmp	r7, r8
 800beb2:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800beb6:	bf8c      	ite	hi
 800beb8:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800bebc:	2200      	movls	r2, #0
 800bebe:	4083      	lsls	r3, r0
 800bec0:	40ca      	lsrs	r2, r1
 800bec2:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800bec6:	4313      	orrs	r3, r2
 800bec8:	e7de      	b.n	800be88 <__b2d+0x48>
 800beca:	ea42 0501 	orr.w	r5, r2, r1
 800bece:	e7db      	b.n	800be88 <__b2d+0x48>
 800bed0:	3ff00000 	.word	0x3ff00000

0800bed4 <__d2b>:
 800bed4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bed8:	460f      	mov	r7, r1
 800beda:	2101      	movs	r1, #1
 800bedc:	ec59 8b10 	vmov	r8, r9, d0
 800bee0:	4616      	mov	r6, r2
 800bee2:	f7ff fc1b 	bl	800b71c <_Balloc>
 800bee6:	4604      	mov	r4, r0
 800bee8:	b930      	cbnz	r0, 800bef8 <__d2b+0x24>
 800beea:	4602      	mov	r2, r0
 800beec:	4b23      	ldr	r3, [pc, #140]	@ (800bf7c <__d2b+0xa8>)
 800beee:	4824      	ldr	r0, [pc, #144]	@ (800bf80 <__d2b+0xac>)
 800bef0:	f240 310f 	movw	r1, #783	@ 0x30f
 800bef4:	f000 fae6 	bl	800c4c4 <__assert_func>
 800bef8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800befc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bf00:	b10d      	cbz	r5, 800bf06 <__d2b+0x32>
 800bf02:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bf06:	9301      	str	r3, [sp, #4]
 800bf08:	f1b8 0300 	subs.w	r3, r8, #0
 800bf0c:	d023      	beq.n	800bf56 <__d2b+0x82>
 800bf0e:	4668      	mov	r0, sp
 800bf10:	9300      	str	r3, [sp, #0]
 800bf12:	f7ff fd14 	bl	800b93e <__lo0bits>
 800bf16:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bf1a:	b1d0      	cbz	r0, 800bf52 <__d2b+0x7e>
 800bf1c:	f1c0 0320 	rsb	r3, r0, #32
 800bf20:	fa02 f303 	lsl.w	r3, r2, r3
 800bf24:	430b      	orrs	r3, r1
 800bf26:	40c2      	lsrs	r2, r0
 800bf28:	6163      	str	r3, [r4, #20]
 800bf2a:	9201      	str	r2, [sp, #4]
 800bf2c:	9b01      	ldr	r3, [sp, #4]
 800bf2e:	61a3      	str	r3, [r4, #24]
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	bf0c      	ite	eq
 800bf34:	2201      	moveq	r2, #1
 800bf36:	2202      	movne	r2, #2
 800bf38:	6122      	str	r2, [r4, #16]
 800bf3a:	b1a5      	cbz	r5, 800bf66 <__d2b+0x92>
 800bf3c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800bf40:	4405      	add	r5, r0
 800bf42:	603d      	str	r5, [r7, #0]
 800bf44:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800bf48:	6030      	str	r0, [r6, #0]
 800bf4a:	4620      	mov	r0, r4
 800bf4c:	b003      	add	sp, #12
 800bf4e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bf52:	6161      	str	r1, [r4, #20]
 800bf54:	e7ea      	b.n	800bf2c <__d2b+0x58>
 800bf56:	a801      	add	r0, sp, #4
 800bf58:	f7ff fcf1 	bl	800b93e <__lo0bits>
 800bf5c:	9b01      	ldr	r3, [sp, #4]
 800bf5e:	6163      	str	r3, [r4, #20]
 800bf60:	3020      	adds	r0, #32
 800bf62:	2201      	movs	r2, #1
 800bf64:	e7e8      	b.n	800bf38 <__d2b+0x64>
 800bf66:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bf6a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800bf6e:	6038      	str	r0, [r7, #0]
 800bf70:	6918      	ldr	r0, [r3, #16]
 800bf72:	f7ff fcc5 	bl	800b900 <__hi0bits>
 800bf76:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bf7a:	e7e5      	b.n	800bf48 <__d2b+0x74>
 800bf7c:	0800d1b2 	.word	0x0800d1b2
 800bf80:	0800d223 	.word	0x0800d223

0800bf84 <__ratio>:
 800bf84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf88:	b085      	sub	sp, #20
 800bf8a:	e9cd 1000 	strd	r1, r0, [sp]
 800bf8e:	a902      	add	r1, sp, #8
 800bf90:	f7ff ff56 	bl	800be40 <__b2d>
 800bf94:	9800      	ldr	r0, [sp, #0]
 800bf96:	a903      	add	r1, sp, #12
 800bf98:	ec55 4b10 	vmov	r4, r5, d0
 800bf9c:	f7ff ff50 	bl	800be40 <__b2d>
 800bfa0:	9b01      	ldr	r3, [sp, #4]
 800bfa2:	6919      	ldr	r1, [r3, #16]
 800bfa4:	9b00      	ldr	r3, [sp, #0]
 800bfa6:	691b      	ldr	r3, [r3, #16]
 800bfa8:	1ac9      	subs	r1, r1, r3
 800bfaa:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800bfae:	1a9b      	subs	r3, r3, r2
 800bfb0:	ec5b ab10 	vmov	sl, fp, d0
 800bfb4:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800bfb8:	2b00      	cmp	r3, #0
 800bfba:	bfce      	itee	gt
 800bfbc:	462a      	movgt	r2, r5
 800bfbe:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800bfc2:	465a      	movle	r2, fp
 800bfc4:	462f      	mov	r7, r5
 800bfc6:	46d9      	mov	r9, fp
 800bfc8:	bfcc      	ite	gt
 800bfca:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800bfce:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800bfd2:	464b      	mov	r3, r9
 800bfd4:	4652      	mov	r2, sl
 800bfd6:	4620      	mov	r0, r4
 800bfd8:	4639      	mov	r1, r7
 800bfda:	f7f4 fc67 	bl	80008ac <__aeabi_ddiv>
 800bfde:	ec41 0b10 	vmov	d0, r0, r1
 800bfe2:	b005      	add	sp, #20
 800bfe4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800bfe8 <__copybits>:
 800bfe8:	3901      	subs	r1, #1
 800bfea:	b570      	push	{r4, r5, r6, lr}
 800bfec:	1149      	asrs	r1, r1, #5
 800bfee:	6914      	ldr	r4, [r2, #16]
 800bff0:	3101      	adds	r1, #1
 800bff2:	f102 0314 	add.w	r3, r2, #20
 800bff6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800bffa:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800bffe:	1f05      	subs	r5, r0, #4
 800c000:	42a3      	cmp	r3, r4
 800c002:	d30c      	bcc.n	800c01e <__copybits+0x36>
 800c004:	1aa3      	subs	r3, r4, r2
 800c006:	3b11      	subs	r3, #17
 800c008:	f023 0303 	bic.w	r3, r3, #3
 800c00c:	3211      	adds	r2, #17
 800c00e:	42a2      	cmp	r2, r4
 800c010:	bf88      	it	hi
 800c012:	2300      	movhi	r3, #0
 800c014:	4418      	add	r0, r3
 800c016:	2300      	movs	r3, #0
 800c018:	4288      	cmp	r0, r1
 800c01a:	d305      	bcc.n	800c028 <__copybits+0x40>
 800c01c:	bd70      	pop	{r4, r5, r6, pc}
 800c01e:	f853 6b04 	ldr.w	r6, [r3], #4
 800c022:	f845 6f04 	str.w	r6, [r5, #4]!
 800c026:	e7eb      	b.n	800c000 <__copybits+0x18>
 800c028:	f840 3b04 	str.w	r3, [r0], #4
 800c02c:	e7f4      	b.n	800c018 <__copybits+0x30>

0800c02e <__any_on>:
 800c02e:	f100 0214 	add.w	r2, r0, #20
 800c032:	6900      	ldr	r0, [r0, #16]
 800c034:	114b      	asrs	r3, r1, #5
 800c036:	4298      	cmp	r0, r3
 800c038:	b510      	push	{r4, lr}
 800c03a:	db11      	blt.n	800c060 <__any_on+0x32>
 800c03c:	dd0a      	ble.n	800c054 <__any_on+0x26>
 800c03e:	f011 011f 	ands.w	r1, r1, #31
 800c042:	d007      	beq.n	800c054 <__any_on+0x26>
 800c044:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c048:	fa24 f001 	lsr.w	r0, r4, r1
 800c04c:	fa00 f101 	lsl.w	r1, r0, r1
 800c050:	428c      	cmp	r4, r1
 800c052:	d10b      	bne.n	800c06c <__any_on+0x3e>
 800c054:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c058:	4293      	cmp	r3, r2
 800c05a:	d803      	bhi.n	800c064 <__any_on+0x36>
 800c05c:	2000      	movs	r0, #0
 800c05e:	bd10      	pop	{r4, pc}
 800c060:	4603      	mov	r3, r0
 800c062:	e7f7      	b.n	800c054 <__any_on+0x26>
 800c064:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c068:	2900      	cmp	r1, #0
 800c06a:	d0f5      	beq.n	800c058 <__any_on+0x2a>
 800c06c:	2001      	movs	r0, #1
 800c06e:	e7f6      	b.n	800c05e <__any_on+0x30>

0800c070 <__ascii_wctomb>:
 800c070:	4603      	mov	r3, r0
 800c072:	4608      	mov	r0, r1
 800c074:	b141      	cbz	r1, 800c088 <__ascii_wctomb+0x18>
 800c076:	2aff      	cmp	r2, #255	@ 0xff
 800c078:	d904      	bls.n	800c084 <__ascii_wctomb+0x14>
 800c07a:	228a      	movs	r2, #138	@ 0x8a
 800c07c:	601a      	str	r2, [r3, #0]
 800c07e:	f04f 30ff 	mov.w	r0, #4294967295
 800c082:	4770      	bx	lr
 800c084:	700a      	strb	r2, [r1, #0]
 800c086:	2001      	movs	r0, #1
 800c088:	4770      	bx	lr

0800c08a <__ssputs_r>:
 800c08a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c08e:	688e      	ldr	r6, [r1, #8]
 800c090:	461f      	mov	r7, r3
 800c092:	42be      	cmp	r6, r7
 800c094:	680b      	ldr	r3, [r1, #0]
 800c096:	4682      	mov	sl, r0
 800c098:	460c      	mov	r4, r1
 800c09a:	4690      	mov	r8, r2
 800c09c:	d82d      	bhi.n	800c0fa <__ssputs_r+0x70>
 800c09e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c0a2:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c0a6:	d026      	beq.n	800c0f6 <__ssputs_r+0x6c>
 800c0a8:	6965      	ldr	r5, [r4, #20]
 800c0aa:	6909      	ldr	r1, [r1, #16]
 800c0ac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c0b0:	eba3 0901 	sub.w	r9, r3, r1
 800c0b4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c0b8:	1c7b      	adds	r3, r7, #1
 800c0ba:	444b      	add	r3, r9
 800c0bc:	106d      	asrs	r5, r5, #1
 800c0be:	429d      	cmp	r5, r3
 800c0c0:	bf38      	it	cc
 800c0c2:	461d      	movcc	r5, r3
 800c0c4:	0553      	lsls	r3, r2, #21
 800c0c6:	d527      	bpl.n	800c118 <__ssputs_r+0x8e>
 800c0c8:	4629      	mov	r1, r5
 800c0ca:	f7fc fbfb 	bl	80088c4 <_malloc_r>
 800c0ce:	4606      	mov	r6, r0
 800c0d0:	b360      	cbz	r0, 800c12c <__ssputs_r+0xa2>
 800c0d2:	6921      	ldr	r1, [r4, #16]
 800c0d4:	464a      	mov	r2, r9
 800c0d6:	f7fe f91d 	bl	800a314 <memcpy>
 800c0da:	89a3      	ldrh	r3, [r4, #12]
 800c0dc:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c0e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c0e4:	81a3      	strh	r3, [r4, #12]
 800c0e6:	6126      	str	r6, [r4, #16]
 800c0e8:	6165      	str	r5, [r4, #20]
 800c0ea:	444e      	add	r6, r9
 800c0ec:	eba5 0509 	sub.w	r5, r5, r9
 800c0f0:	6026      	str	r6, [r4, #0]
 800c0f2:	60a5      	str	r5, [r4, #8]
 800c0f4:	463e      	mov	r6, r7
 800c0f6:	42be      	cmp	r6, r7
 800c0f8:	d900      	bls.n	800c0fc <__ssputs_r+0x72>
 800c0fa:	463e      	mov	r6, r7
 800c0fc:	6820      	ldr	r0, [r4, #0]
 800c0fe:	4632      	mov	r2, r6
 800c100:	4641      	mov	r1, r8
 800c102:	f000 f9c5 	bl	800c490 <memmove>
 800c106:	68a3      	ldr	r3, [r4, #8]
 800c108:	1b9b      	subs	r3, r3, r6
 800c10a:	60a3      	str	r3, [r4, #8]
 800c10c:	6823      	ldr	r3, [r4, #0]
 800c10e:	4433      	add	r3, r6
 800c110:	6023      	str	r3, [r4, #0]
 800c112:	2000      	movs	r0, #0
 800c114:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c118:	462a      	mov	r2, r5
 800c11a:	f000 fa05 	bl	800c528 <_realloc_r>
 800c11e:	4606      	mov	r6, r0
 800c120:	2800      	cmp	r0, #0
 800c122:	d1e0      	bne.n	800c0e6 <__ssputs_r+0x5c>
 800c124:	6921      	ldr	r1, [r4, #16]
 800c126:	4650      	mov	r0, sl
 800c128:	f7fe ff62 	bl	800aff0 <_free_r>
 800c12c:	230c      	movs	r3, #12
 800c12e:	f8ca 3000 	str.w	r3, [sl]
 800c132:	89a3      	ldrh	r3, [r4, #12]
 800c134:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c138:	81a3      	strh	r3, [r4, #12]
 800c13a:	f04f 30ff 	mov.w	r0, #4294967295
 800c13e:	e7e9      	b.n	800c114 <__ssputs_r+0x8a>

0800c140 <_svfiprintf_r>:
 800c140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c144:	4698      	mov	r8, r3
 800c146:	898b      	ldrh	r3, [r1, #12]
 800c148:	061b      	lsls	r3, r3, #24
 800c14a:	b09d      	sub	sp, #116	@ 0x74
 800c14c:	4607      	mov	r7, r0
 800c14e:	460d      	mov	r5, r1
 800c150:	4614      	mov	r4, r2
 800c152:	d510      	bpl.n	800c176 <_svfiprintf_r+0x36>
 800c154:	690b      	ldr	r3, [r1, #16]
 800c156:	b973      	cbnz	r3, 800c176 <_svfiprintf_r+0x36>
 800c158:	2140      	movs	r1, #64	@ 0x40
 800c15a:	f7fc fbb3 	bl	80088c4 <_malloc_r>
 800c15e:	6028      	str	r0, [r5, #0]
 800c160:	6128      	str	r0, [r5, #16]
 800c162:	b930      	cbnz	r0, 800c172 <_svfiprintf_r+0x32>
 800c164:	230c      	movs	r3, #12
 800c166:	603b      	str	r3, [r7, #0]
 800c168:	f04f 30ff 	mov.w	r0, #4294967295
 800c16c:	b01d      	add	sp, #116	@ 0x74
 800c16e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c172:	2340      	movs	r3, #64	@ 0x40
 800c174:	616b      	str	r3, [r5, #20]
 800c176:	2300      	movs	r3, #0
 800c178:	9309      	str	r3, [sp, #36]	@ 0x24
 800c17a:	2320      	movs	r3, #32
 800c17c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c180:	f8cd 800c 	str.w	r8, [sp, #12]
 800c184:	2330      	movs	r3, #48	@ 0x30
 800c186:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c324 <_svfiprintf_r+0x1e4>
 800c18a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c18e:	f04f 0901 	mov.w	r9, #1
 800c192:	4623      	mov	r3, r4
 800c194:	469a      	mov	sl, r3
 800c196:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c19a:	b10a      	cbz	r2, 800c1a0 <_svfiprintf_r+0x60>
 800c19c:	2a25      	cmp	r2, #37	@ 0x25
 800c19e:	d1f9      	bne.n	800c194 <_svfiprintf_r+0x54>
 800c1a0:	ebba 0b04 	subs.w	fp, sl, r4
 800c1a4:	d00b      	beq.n	800c1be <_svfiprintf_r+0x7e>
 800c1a6:	465b      	mov	r3, fp
 800c1a8:	4622      	mov	r2, r4
 800c1aa:	4629      	mov	r1, r5
 800c1ac:	4638      	mov	r0, r7
 800c1ae:	f7ff ff6c 	bl	800c08a <__ssputs_r>
 800c1b2:	3001      	adds	r0, #1
 800c1b4:	f000 80a7 	beq.w	800c306 <_svfiprintf_r+0x1c6>
 800c1b8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c1ba:	445a      	add	r2, fp
 800c1bc:	9209      	str	r2, [sp, #36]	@ 0x24
 800c1be:	f89a 3000 	ldrb.w	r3, [sl]
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	f000 809f 	beq.w	800c306 <_svfiprintf_r+0x1c6>
 800c1c8:	2300      	movs	r3, #0
 800c1ca:	f04f 32ff 	mov.w	r2, #4294967295
 800c1ce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c1d2:	f10a 0a01 	add.w	sl, sl, #1
 800c1d6:	9304      	str	r3, [sp, #16]
 800c1d8:	9307      	str	r3, [sp, #28]
 800c1da:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c1de:	931a      	str	r3, [sp, #104]	@ 0x68
 800c1e0:	4654      	mov	r4, sl
 800c1e2:	2205      	movs	r2, #5
 800c1e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c1e8:	484e      	ldr	r0, [pc, #312]	@ (800c324 <_svfiprintf_r+0x1e4>)
 800c1ea:	f7f4 f821 	bl	8000230 <memchr>
 800c1ee:	9a04      	ldr	r2, [sp, #16]
 800c1f0:	b9d8      	cbnz	r0, 800c22a <_svfiprintf_r+0xea>
 800c1f2:	06d0      	lsls	r0, r2, #27
 800c1f4:	bf44      	itt	mi
 800c1f6:	2320      	movmi	r3, #32
 800c1f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c1fc:	0711      	lsls	r1, r2, #28
 800c1fe:	bf44      	itt	mi
 800c200:	232b      	movmi	r3, #43	@ 0x2b
 800c202:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c206:	f89a 3000 	ldrb.w	r3, [sl]
 800c20a:	2b2a      	cmp	r3, #42	@ 0x2a
 800c20c:	d015      	beq.n	800c23a <_svfiprintf_r+0xfa>
 800c20e:	9a07      	ldr	r2, [sp, #28]
 800c210:	4654      	mov	r4, sl
 800c212:	2000      	movs	r0, #0
 800c214:	f04f 0c0a 	mov.w	ip, #10
 800c218:	4621      	mov	r1, r4
 800c21a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c21e:	3b30      	subs	r3, #48	@ 0x30
 800c220:	2b09      	cmp	r3, #9
 800c222:	d94b      	bls.n	800c2bc <_svfiprintf_r+0x17c>
 800c224:	b1b0      	cbz	r0, 800c254 <_svfiprintf_r+0x114>
 800c226:	9207      	str	r2, [sp, #28]
 800c228:	e014      	b.n	800c254 <_svfiprintf_r+0x114>
 800c22a:	eba0 0308 	sub.w	r3, r0, r8
 800c22e:	fa09 f303 	lsl.w	r3, r9, r3
 800c232:	4313      	orrs	r3, r2
 800c234:	9304      	str	r3, [sp, #16]
 800c236:	46a2      	mov	sl, r4
 800c238:	e7d2      	b.n	800c1e0 <_svfiprintf_r+0xa0>
 800c23a:	9b03      	ldr	r3, [sp, #12]
 800c23c:	1d19      	adds	r1, r3, #4
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	9103      	str	r1, [sp, #12]
 800c242:	2b00      	cmp	r3, #0
 800c244:	bfbb      	ittet	lt
 800c246:	425b      	neglt	r3, r3
 800c248:	f042 0202 	orrlt.w	r2, r2, #2
 800c24c:	9307      	strge	r3, [sp, #28]
 800c24e:	9307      	strlt	r3, [sp, #28]
 800c250:	bfb8      	it	lt
 800c252:	9204      	strlt	r2, [sp, #16]
 800c254:	7823      	ldrb	r3, [r4, #0]
 800c256:	2b2e      	cmp	r3, #46	@ 0x2e
 800c258:	d10a      	bne.n	800c270 <_svfiprintf_r+0x130>
 800c25a:	7863      	ldrb	r3, [r4, #1]
 800c25c:	2b2a      	cmp	r3, #42	@ 0x2a
 800c25e:	d132      	bne.n	800c2c6 <_svfiprintf_r+0x186>
 800c260:	9b03      	ldr	r3, [sp, #12]
 800c262:	1d1a      	adds	r2, r3, #4
 800c264:	681b      	ldr	r3, [r3, #0]
 800c266:	9203      	str	r2, [sp, #12]
 800c268:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c26c:	3402      	adds	r4, #2
 800c26e:	9305      	str	r3, [sp, #20]
 800c270:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c334 <_svfiprintf_r+0x1f4>
 800c274:	7821      	ldrb	r1, [r4, #0]
 800c276:	2203      	movs	r2, #3
 800c278:	4650      	mov	r0, sl
 800c27a:	f7f3 ffd9 	bl	8000230 <memchr>
 800c27e:	b138      	cbz	r0, 800c290 <_svfiprintf_r+0x150>
 800c280:	9b04      	ldr	r3, [sp, #16]
 800c282:	eba0 000a 	sub.w	r0, r0, sl
 800c286:	2240      	movs	r2, #64	@ 0x40
 800c288:	4082      	lsls	r2, r0
 800c28a:	4313      	orrs	r3, r2
 800c28c:	3401      	adds	r4, #1
 800c28e:	9304      	str	r3, [sp, #16]
 800c290:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c294:	4824      	ldr	r0, [pc, #144]	@ (800c328 <_svfiprintf_r+0x1e8>)
 800c296:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c29a:	2206      	movs	r2, #6
 800c29c:	f7f3 ffc8 	bl	8000230 <memchr>
 800c2a0:	2800      	cmp	r0, #0
 800c2a2:	d036      	beq.n	800c312 <_svfiprintf_r+0x1d2>
 800c2a4:	4b21      	ldr	r3, [pc, #132]	@ (800c32c <_svfiprintf_r+0x1ec>)
 800c2a6:	bb1b      	cbnz	r3, 800c2f0 <_svfiprintf_r+0x1b0>
 800c2a8:	9b03      	ldr	r3, [sp, #12]
 800c2aa:	3307      	adds	r3, #7
 800c2ac:	f023 0307 	bic.w	r3, r3, #7
 800c2b0:	3308      	adds	r3, #8
 800c2b2:	9303      	str	r3, [sp, #12]
 800c2b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2b6:	4433      	add	r3, r6
 800c2b8:	9309      	str	r3, [sp, #36]	@ 0x24
 800c2ba:	e76a      	b.n	800c192 <_svfiprintf_r+0x52>
 800c2bc:	fb0c 3202 	mla	r2, ip, r2, r3
 800c2c0:	460c      	mov	r4, r1
 800c2c2:	2001      	movs	r0, #1
 800c2c4:	e7a8      	b.n	800c218 <_svfiprintf_r+0xd8>
 800c2c6:	2300      	movs	r3, #0
 800c2c8:	3401      	adds	r4, #1
 800c2ca:	9305      	str	r3, [sp, #20]
 800c2cc:	4619      	mov	r1, r3
 800c2ce:	f04f 0c0a 	mov.w	ip, #10
 800c2d2:	4620      	mov	r0, r4
 800c2d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c2d8:	3a30      	subs	r2, #48	@ 0x30
 800c2da:	2a09      	cmp	r2, #9
 800c2dc:	d903      	bls.n	800c2e6 <_svfiprintf_r+0x1a6>
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	d0c6      	beq.n	800c270 <_svfiprintf_r+0x130>
 800c2e2:	9105      	str	r1, [sp, #20]
 800c2e4:	e7c4      	b.n	800c270 <_svfiprintf_r+0x130>
 800c2e6:	fb0c 2101 	mla	r1, ip, r1, r2
 800c2ea:	4604      	mov	r4, r0
 800c2ec:	2301      	movs	r3, #1
 800c2ee:	e7f0      	b.n	800c2d2 <_svfiprintf_r+0x192>
 800c2f0:	ab03      	add	r3, sp, #12
 800c2f2:	9300      	str	r3, [sp, #0]
 800c2f4:	462a      	mov	r2, r5
 800c2f6:	4b0e      	ldr	r3, [pc, #56]	@ (800c330 <_svfiprintf_r+0x1f0>)
 800c2f8:	a904      	add	r1, sp, #16
 800c2fa:	4638      	mov	r0, r7
 800c2fc:	f7fd fa1c 	bl	8009738 <_printf_float>
 800c300:	1c42      	adds	r2, r0, #1
 800c302:	4606      	mov	r6, r0
 800c304:	d1d6      	bne.n	800c2b4 <_svfiprintf_r+0x174>
 800c306:	89ab      	ldrh	r3, [r5, #12]
 800c308:	065b      	lsls	r3, r3, #25
 800c30a:	f53f af2d 	bmi.w	800c168 <_svfiprintf_r+0x28>
 800c30e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c310:	e72c      	b.n	800c16c <_svfiprintf_r+0x2c>
 800c312:	ab03      	add	r3, sp, #12
 800c314:	9300      	str	r3, [sp, #0]
 800c316:	462a      	mov	r2, r5
 800c318:	4b05      	ldr	r3, [pc, #20]	@ (800c330 <_svfiprintf_r+0x1f0>)
 800c31a:	a904      	add	r1, sp, #16
 800c31c:	4638      	mov	r0, r7
 800c31e:	f7fd fca3 	bl	8009c68 <_printf_i>
 800c322:	e7ed      	b.n	800c300 <_svfiprintf_r+0x1c0>
 800c324:	0800d27c 	.word	0x0800d27c
 800c328:	0800d286 	.word	0x0800d286
 800c32c:	08009739 	.word	0x08009739
 800c330:	0800c08b 	.word	0x0800c08b
 800c334:	0800d282 	.word	0x0800d282

0800c338 <__sflush_r>:
 800c338:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c33c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c340:	0716      	lsls	r6, r2, #28
 800c342:	4605      	mov	r5, r0
 800c344:	460c      	mov	r4, r1
 800c346:	d454      	bmi.n	800c3f2 <__sflush_r+0xba>
 800c348:	684b      	ldr	r3, [r1, #4]
 800c34a:	2b00      	cmp	r3, #0
 800c34c:	dc02      	bgt.n	800c354 <__sflush_r+0x1c>
 800c34e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c350:	2b00      	cmp	r3, #0
 800c352:	dd48      	ble.n	800c3e6 <__sflush_r+0xae>
 800c354:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c356:	2e00      	cmp	r6, #0
 800c358:	d045      	beq.n	800c3e6 <__sflush_r+0xae>
 800c35a:	2300      	movs	r3, #0
 800c35c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c360:	682f      	ldr	r7, [r5, #0]
 800c362:	6a21      	ldr	r1, [r4, #32]
 800c364:	602b      	str	r3, [r5, #0]
 800c366:	d030      	beq.n	800c3ca <__sflush_r+0x92>
 800c368:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c36a:	89a3      	ldrh	r3, [r4, #12]
 800c36c:	0759      	lsls	r1, r3, #29
 800c36e:	d505      	bpl.n	800c37c <__sflush_r+0x44>
 800c370:	6863      	ldr	r3, [r4, #4]
 800c372:	1ad2      	subs	r2, r2, r3
 800c374:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c376:	b10b      	cbz	r3, 800c37c <__sflush_r+0x44>
 800c378:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c37a:	1ad2      	subs	r2, r2, r3
 800c37c:	2300      	movs	r3, #0
 800c37e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c380:	6a21      	ldr	r1, [r4, #32]
 800c382:	4628      	mov	r0, r5
 800c384:	47b0      	blx	r6
 800c386:	1c43      	adds	r3, r0, #1
 800c388:	89a3      	ldrh	r3, [r4, #12]
 800c38a:	d106      	bne.n	800c39a <__sflush_r+0x62>
 800c38c:	6829      	ldr	r1, [r5, #0]
 800c38e:	291d      	cmp	r1, #29
 800c390:	d82b      	bhi.n	800c3ea <__sflush_r+0xb2>
 800c392:	4a2a      	ldr	r2, [pc, #168]	@ (800c43c <__sflush_r+0x104>)
 800c394:	40ca      	lsrs	r2, r1
 800c396:	07d6      	lsls	r6, r2, #31
 800c398:	d527      	bpl.n	800c3ea <__sflush_r+0xb2>
 800c39a:	2200      	movs	r2, #0
 800c39c:	6062      	str	r2, [r4, #4]
 800c39e:	04d9      	lsls	r1, r3, #19
 800c3a0:	6922      	ldr	r2, [r4, #16]
 800c3a2:	6022      	str	r2, [r4, #0]
 800c3a4:	d504      	bpl.n	800c3b0 <__sflush_r+0x78>
 800c3a6:	1c42      	adds	r2, r0, #1
 800c3a8:	d101      	bne.n	800c3ae <__sflush_r+0x76>
 800c3aa:	682b      	ldr	r3, [r5, #0]
 800c3ac:	b903      	cbnz	r3, 800c3b0 <__sflush_r+0x78>
 800c3ae:	6560      	str	r0, [r4, #84]	@ 0x54
 800c3b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c3b2:	602f      	str	r7, [r5, #0]
 800c3b4:	b1b9      	cbz	r1, 800c3e6 <__sflush_r+0xae>
 800c3b6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c3ba:	4299      	cmp	r1, r3
 800c3bc:	d002      	beq.n	800c3c4 <__sflush_r+0x8c>
 800c3be:	4628      	mov	r0, r5
 800c3c0:	f7fe fe16 	bl	800aff0 <_free_r>
 800c3c4:	2300      	movs	r3, #0
 800c3c6:	6363      	str	r3, [r4, #52]	@ 0x34
 800c3c8:	e00d      	b.n	800c3e6 <__sflush_r+0xae>
 800c3ca:	2301      	movs	r3, #1
 800c3cc:	4628      	mov	r0, r5
 800c3ce:	47b0      	blx	r6
 800c3d0:	4602      	mov	r2, r0
 800c3d2:	1c50      	adds	r0, r2, #1
 800c3d4:	d1c9      	bne.n	800c36a <__sflush_r+0x32>
 800c3d6:	682b      	ldr	r3, [r5, #0]
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d0c6      	beq.n	800c36a <__sflush_r+0x32>
 800c3dc:	2b1d      	cmp	r3, #29
 800c3de:	d001      	beq.n	800c3e4 <__sflush_r+0xac>
 800c3e0:	2b16      	cmp	r3, #22
 800c3e2:	d11e      	bne.n	800c422 <__sflush_r+0xea>
 800c3e4:	602f      	str	r7, [r5, #0]
 800c3e6:	2000      	movs	r0, #0
 800c3e8:	e022      	b.n	800c430 <__sflush_r+0xf8>
 800c3ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c3ee:	b21b      	sxth	r3, r3
 800c3f0:	e01b      	b.n	800c42a <__sflush_r+0xf2>
 800c3f2:	690f      	ldr	r7, [r1, #16]
 800c3f4:	2f00      	cmp	r7, #0
 800c3f6:	d0f6      	beq.n	800c3e6 <__sflush_r+0xae>
 800c3f8:	0793      	lsls	r3, r2, #30
 800c3fa:	680e      	ldr	r6, [r1, #0]
 800c3fc:	bf08      	it	eq
 800c3fe:	694b      	ldreq	r3, [r1, #20]
 800c400:	600f      	str	r7, [r1, #0]
 800c402:	bf18      	it	ne
 800c404:	2300      	movne	r3, #0
 800c406:	eba6 0807 	sub.w	r8, r6, r7
 800c40a:	608b      	str	r3, [r1, #8]
 800c40c:	f1b8 0f00 	cmp.w	r8, #0
 800c410:	dde9      	ble.n	800c3e6 <__sflush_r+0xae>
 800c412:	6a21      	ldr	r1, [r4, #32]
 800c414:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c416:	4643      	mov	r3, r8
 800c418:	463a      	mov	r2, r7
 800c41a:	4628      	mov	r0, r5
 800c41c:	47b0      	blx	r6
 800c41e:	2800      	cmp	r0, #0
 800c420:	dc08      	bgt.n	800c434 <__sflush_r+0xfc>
 800c422:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c426:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c42a:	81a3      	strh	r3, [r4, #12]
 800c42c:	f04f 30ff 	mov.w	r0, #4294967295
 800c430:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c434:	4407      	add	r7, r0
 800c436:	eba8 0800 	sub.w	r8, r8, r0
 800c43a:	e7e7      	b.n	800c40c <__sflush_r+0xd4>
 800c43c:	20400001 	.word	0x20400001

0800c440 <_fflush_r>:
 800c440:	b538      	push	{r3, r4, r5, lr}
 800c442:	690b      	ldr	r3, [r1, #16]
 800c444:	4605      	mov	r5, r0
 800c446:	460c      	mov	r4, r1
 800c448:	b913      	cbnz	r3, 800c450 <_fflush_r+0x10>
 800c44a:	2500      	movs	r5, #0
 800c44c:	4628      	mov	r0, r5
 800c44e:	bd38      	pop	{r3, r4, r5, pc}
 800c450:	b118      	cbz	r0, 800c45a <_fflush_r+0x1a>
 800c452:	6a03      	ldr	r3, [r0, #32]
 800c454:	b90b      	cbnz	r3, 800c45a <_fflush_r+0x1a>
 800c456:	f7fd fdb1 	bl	8009fbc <__sinit>
 800c45a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c45e:	2b00      	cmp	r3, #0
 800c460:	d0f3      	beq.n	800c44a <_fflush_r+0xa>
 800c462:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c464:	07d0      	lsls	r0, r2, #31
 800c466:	d404      	bmi.n	800c472 <_fflush_r+0x32>
 800c468:	0599      	lsls	r1, r3, #22
 800c46a:	d402      	bmi.n	800c472 <_fflush_r+0x32>
 800c46c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c46e:	f7f6 f897 	bl	80025a0 <__retarget_lock_acquire_recursive>
 800c472:	4628      	mov	r0, r5
 800c474:	4621      	mov	r1, r4
 800c476:	f7ff ff5f 	bl	800c338 <__sflush_r>
 800c47a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c47c:	07da      	lsls	r2, r3, #31
 800c47e:	4605      	mov	r5, r0
 800c480:	d4e4      	bmi.n	800c44c <_fflush_r+0xc>
 800c482:	89a3      	ldrh	r3, [r4, #12]
 800c484:	059b      	lsls	r3, r3, #22
 800c486:	d4e1      	bmi.n	800c44c <_fflush_r+0xc>
 800c488:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c48a:	f7f6 f89e 	bl	80025ca <__retarget_lock_release_recursive>
 800c48e:	e7dd      	b.n	800c44c <_fflush_r+0xc>

0800c490 <memmove>:
 800c490:	4288      	cmp	r0, r1
 800c492:	b510      	push	{r4, lr}
 800c494:	eb01 0402 	add.w	r4, r1, r2
 800c498:	d902      	bls.n	800c4a0 <memmove+0x10>
 800c49a:	4284      	cmp	r4, r0
 800c49c:	4623      	mov	r3, r4
 800c49e:	d807      	bhi.n	800c4b0 <memmove+0x20>
 800c4a0:	1e43      	subs	r3, r0, #1
 800c4a2:	42a1      	cmp	r1, r4
 800c4a4:	d008      	beq.n	800c4b8 <memmove+0x28>
 800c4a6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c4aa:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c4ae:	e7f8      	b.n	800c4a2 <memmove+0x12>
 800c4b0:	4402      	add	r2, r0
 800c4b2:	4601      	mov	r1, r0
 800c4b4:	428a      	cmp	r2, r1
 800c4b6:	d100      	bne.n	800c4ba <memmove+0x2a>
 800c4b8:	bd10      	pop	{r4, pc}
 800c4ba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c4be:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c4c2:	e7f7      	b.n	800c4b4 <memmove+0x24>

0800c4c4 <__assert_func>:
 800c4c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c4c6:	4614      	mov	r4, r2
 800c4c8:	461a      	mov	r2, r3
 800c4ca:	4b09      	ldr	r3, [pc, #36]	@ (800c4f0 <__assert_func+0x2c>)
 800c4cc:	681b      	ldr	r3, [r3, #0]
 800c4ce:	4605      	mov	r5, r0
 800c4d0:	68d8      	ldr	r0, [r3, #12]
 800c4d2:	b14c      	cbz	r4, 800c4e8 <__assert_func+0x24>
 800c4d4:	4b07      	ldr	r3, [pc, #28]	@ (800c4f4 <__assert_func+0x30>)
 800c4d6:	9100      	str	r1, [sp, #0]
 800c4d8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c4dc:	4906      	ldr	r1, [pc, #24]	@ (800c4f8 <__assert_func+0x34>)
 800c4de:	462b      	mov	r3, r5
 800c4e0:	f000 f850 	bl	800c584 <fiprintf>
 800c4e4:	f000 f860 	bl	800c5a8 <abort>
 800c4e8:	4b04      	ldr	r3, [pc, #16]	@ (800c4fc <__assert_func+0x38>)
 800c4ea:	461c      	mov	r4, r3
 800c4ec:	e7f3      	b.n	800c4d6 <__assert_func+0x12>
 800c4ee:	bf00      	nop
 800c4f0:	20000188 	.word	0x20000188
 800c4f4:	0800d28d 	.word	0x0800d28d
 800c4f8:	0800d29a 	.word	0x0800d29a
 800c4fc:	0800d2c8 	.word	0x0800d2c8

0800c500 <_calloc_r>:
 800c500:	b570      	push	{r4, r5, r6, lr}
 800c502:	fba1 5402 	umull	r5, r4, r1, r2
 800c506:	b934      	cbnz	r4, 800c516 <_calloc_r+0x16>
 800c508:	4629      	mov	r1, r5
 800c50a:	f7fc f9db 	bl	80088c4 <_malloc_r>
 800c50e:	4606      	mov	r6, r0
 800c510:	b928      	cbnz	r0, 800c51e <_calloc_r+0x1e>
 800c512:	4630      	mov	r0, r6
 800c514:	bd70      	pop	{r4, r5, r6, pc}
 800c516:	220c      	movs	r2, #12
 800c518:	6002      	str	r2, [r0, #0]
 800c51a:	2600      	movs	r6, #0
 800c51c:	e7f9      	b.n	800c512 <_calloc_r+0x12>
 800c51e:	462a      	mov	r2, r5
 800c520:	4621      	mov	r1, r4
 800c522:	f7fd fdfa 	bl	800a11a <memset>
 800c526:	e7f4      	b.n	800c512 <_calloc_r+0x12>

0800c528 <_realloc_r>:
 800c528:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c52c:	4607      	mov	r7, r0
 800c52e:	4614      	mov	r4, r2
 800c530:	460d      	mov	r5, r1
 800c532:	b921      	cbnz	r1, 800c53e <_realloc_r+0x16>
 800c534:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c538:	4611      	mov	r1, r2
 800c53a:	f7fc b9c3 	b.w	80088c4 <_malloc_r>
 800c53e:	b92a      	cbnz	r2, 800c54c <_realloc_r+0x24>
 800c540:	f7fe fd56 	bl	800aff0 <_free_r>
 800c544:	4625      	mov	r5, r4
 800c546:	4628      	mov	r0, r5
 800c548:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c54c:	f000 f833 	bl	800c5b6 <_malloc_usable_size_r>
 800c550:	4284      	cmp	r4, r0
 800c552:	4606      	mov	r6, r0
 800c554:	d802      	bhi.n	800c55c <_realloc_r+0x34>
 800c556:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c55a:	d8f4      	bhi.n	800c546 <_realloc_r+0x1e>
 800c55c:	4621      	mov	r1, r4
 800c55e:	4638      	mov	r0, r7
 800c560:	f7fc f9b0 	bl	80088c4 <_malloc_r>
 800c564:	4680      	mov	r8, r0
 800c566:	b908      	cbnz	r0, 800c56c <_realloc_r+0x44>
 800c568:	4645      	mov	r5, r8
 800c56a:	e7ec      	b.n	800c546 <_realloc_r+0x1e>
 800c56c:	42b4      	cmp	r4, r6
 800c56e:	4622      	mov	r2, r4
 800c570:	4629      	mov	r1, r5
 800c572:	bf28      	it	cs
 800c574:	4632      	movcs	r2, r6
 800c576:	f7fd fecd 	bl	800a314 <memcpy>
 800c57a:	4629      	mov	r1, r5
 800c57c:	4638      	mov	r0, r7
 800c57e:	f7fe fd37 	bl	800aff0 <_free_r>
 800c582:	e7f1      	b.n	800c568 <_realloc_r+0x40>

0800c584 <fiprintf>:
 800c584:	b40e      	push	{r1, r2, r3}
 800c586:	b503      	push	{r0, r1, lr}
 800c588:	4601      	mov	r1, r0
 800c58a:	ab03      	add	r3, sp, #12
 800c58c:	4805      	ldr	r0, [pc, #20]	@ (800c5a4 <fiprintf+0x20>)
 800c58e:	f853 2b04 	ldr.w	r2, [r3], #4
 800c592:	6800      	ldr	r0, [r0, #0]
 800c594:	9301      	str	r3, [sp, #4]
 800c596:	f000 f83f 	bl	800c618 <_vfiprintf_r>
 800c59a:	b002      	add	sp, #8
 800c59c:	f85d eb04 	ldr.w	lr, [sp], #4
 800c5a0:	b003      	add	sp, #12
 800c5a2:	4770      	bx	lr
 800c5a4:	20000188 	.word	0x20000188

0800c5a8 <abort>:
 800c5a8:	b508      	push	{r3, lr}
 800c5aa:	2006      	movs	r0, #6
 800c5ac:	f000 fa08 	bl	800c9c0 <raise>
 800c5b0:	2001      	movs	r0, #1
 800c5b2:	f7f5 fcf7 	bl	8001fa4 <_exit>

0800c5b6 <_malloc_usable_size_r>:
 800c5b6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c5ba:	1f18      	subs	r0, r3, #4
 800c5bc:	2b00      	cmp	r3, #0
 800c5be:	bfbc      	itt	lt
 800c5c0:	580b      	ldrlt	r3, [r1, r0]
 800c5c2:	18c0      	addlt	r0, r0, r3
 800c5c4:	4770      	bx	lr

0800c5c6 <__sfputc_r>:
 800c5c6:	6893      	ldr	r3, [r2, #8]
 800c5c8:	3b01      	subs	r3, #1
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	b410      	push	{r4}
 800c5ce:	6093      	str	r3, [r2, #8]
 800c5d0:	da08      	bge.n	800c5e4 <__sfputc_r+0x1e>
 800c5d2:	6994      	ldr	r4, [r2, #24]
 800c5d4:	42a3      	cmp	r3, r4
 800c5d6:	db01      	blt.n	800c5dc <__sfputc_r+0x16>
 800c5d8:	290a      	cmp	r1, #10
 800c5da:	d103      	bne.n	800c5e4 <__sfputc_r+0x1e>
 800c5dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c5e0:	f000 b932 	b.w	800c848 <__swbuf_r>
 800c5e4:	6813      	ldr	r3, [r2, #0]
 800c5e6:	1c58      	adds	r0, r3, #1
 800c5e8:	6010      	str	r0, [r2, #0]
 800c5ea:	7019      	strb	r1, [r3, #0]
 800c5ec:	4608      	mov	r0, r1
 800c5ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c5f2:	4770      	bx	lr

0800c5f4 <__sfputs_r>:
 800c5f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c5f6:	4606      	mov	r6, r0
 800c5f8:	460f      	mov	r7, r1
 800c5fa:	4614      	mov	r4, r2
 800c5fc:	18d5      	adds	r5, r2, r3
 800c5fe:	42ac      	cmp	r4, r5
 800c600:	d101      	bne.n	800c606 <__sfputs_r+0x12>
 800c602:	2000      	movs	r0, #0
 800c604:	e007      	b.n	800c616 <__sfputs_r+0x22>
 800c606:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c60a:	463a      	mov	r2, r7
 800c60c:	4630      	mov	r0, r6
 800c60e:	f7ff ffda 	bl	800c5c6 <__sfputc_r>
 800c612:	1c43      	adds	r3, r0, #1
 800c614:	d1f3      	bne.n	800c5fe <__sfputs_r+0xa>
 800c616:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c618 <_vfiprintf_r>:
 800c618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c61c:	460d      	mov	r5, r1
 800c61e:	b09d      	sub	sp, #116	@ 0x74
 800c620:	4614      	mov	r4, r2
 800c622:	4698      	mov	r8, r3
 800c624:	4606      	mov	r6, r0
 800c626:	b118      	cbz	r0, 800c630 <_vfiprintf_r+0x18>
 800c628:	6a03      	ldr	r3, [r0, #32]
 800c62a:	b90b      	cbnz	r3, 800c630 <_vfiprintf_r+0x18>
 800c62c:	f7fd fcc6 	bl	8009fbc <__sinit>
 800c630:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c632:	07d9      	lsls	r1, r3, #31
 800c634:	d405      	bmi.n	800c642 <_vfiprintf_r+0x2a>
 800c636:	89ab      	ldrh	r3, [r5, #12]
 800c638:	059a      	lsls	r2, r3, #22
 800c63a:	d402      	bmi.n	800c642 <_vfiprintf_r+0x2a>
 800c63c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c63e:	f7f5 ffaf 	bl	80025a0 <__retarget_lock_acquire_recursive>
 800c642:	89ab      	ldrh	r3, [r5, #12]
 800c644:	071b      	lsls	r3, r3, #28
 800c646:	d501      	bpl.n	800c64c <_vfiprintf_r+0x34>
 800c648:	692b      	ldr	r3, [r5, #16]
 800c64a:	b99b      	cbnz	r3, 800c674 <_vfiprintf_r+0x5c>
 800c64c:	4629      	mov	r1, r5
 800c64e:	4630      	mov	r0, r6
 800c650:	f000 f938 	bl	800c8c4 <__swsetup_r>
 800c654:	b170      	cbz	r0, 800c674 <_vfiprintf_r+0x5c>
 800c656:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c658:	07dc      	lsls	r4, r3, #31
 800c65a:	d504      	bpl.n	800c666 <_vfiprintf_r+0x4e>
 800c65c:	f04f 30ff 	mov.w	r0, #4294967295
 800c660:	b01d      	add	sp, #116	@ 0x74
 800c662:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c666:	89ab      	ldrh	r3, [r5, #12]
 800c668:	0598      	lsls	r0, r3, #22
 800c66a:	d4f7      	bmi.n	800c65c <_vfiprintf_r+0x44>
 800c66c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c66e:	f7f5 ffac 	bl	80025ca <__retarget_lock_release_recursive>
 800c672:	e7f3      	b.n	800c65c <_vfiprintf_r+0x44>
 800c674:	2300      	movs	r3, #0
 800c676:	9309      	str	r3, [sp, #36]	@ 0x24
 800c678:	2320      	movs	r3, #32
 800c67a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c67e:	f8cd 800c 	str.w	r8, [sp, #12]
 800c682:	2330      	movs	r3, #48	@ 0x30
 800c684:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c834 <_vfiprintf_r+0x21c>
 800c688:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c68c:	f04f 0901 	mov.w	r9, #1
 800c690:	4623      	mov	r3, r4
 800c692:	469a      	mov	sl, r3
 800c694:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c698:	b10a      	cbz	r2, 800c69e <_vfiprintf_r+0x86>
 800c69a:	2a25      	cmp	r2, #37	@ 0x25
 800c69c:	d1f9      	bne.n	800c692 <_vfiprintf_r+0x7a>
 800c69e:	ebba 0b04 	subs.w	fp, sl, r4
 800c6a2:	d00b      	beq.n	800c6bc <_vfiprintf_r+0xa4>
 800c6a4:	465b      	mov	r3, fp
 800c6a6:	4622      	mov	r2, r4
 800c6a8:	4629      	mov	r1, r5
 800c6aa:	4630      	mov	r0, r6
 800c6ac:	f7ff ffa2 	bl	800c5f4 <__sfputs_r>
 800c6b0:	3001      	adds	r0, #1
 800c6b2:	f000 80a7 	beq.w	800c804 <_vfiprintf_r+0x1ec>
 800c6b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c6b8:	445a      	add	r2, fp
 800c6ba:	9209      	str	r2, [sp, #36]	@ 0x24
 800c6bc:	f89a 3000 	ldrb.w	r3, [sl]
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	f000 809f 	beq.w	800c804 <_vfiprintf_r+0x1ec>
 800c6c6:	2300      	movs	r3, #0
 800c6c8:	f04f 32ff 	mov.w	r2, #4294967295
 800c6cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c6d0:	f10a 0a01 	add.w	sl, sl, #1
 800c6d4:	9304      	str	r3, [sp, #16]
 800c6d6:	9307      	str	r3, [sp, #28]
 800c6d8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c6dc:	931a      	str	r3, [sp, #104]	@ 0x68
 800c6de:	4654      	mov	r4, sl
 800c6e0:	2205      	movs	r2, #5
 800c6e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c6e6:	4853      	ldr	r0, [pc, #332]	@ (800c834 <_vfiprintf_r+0x21c>)
 800c6e8:	f7f3 fda2 	bl	8000230 <memchr>
 800c6ec:	9a04      	ldr	r2, [sp, #16]
 800c6ee:	b9d8      	cbnz	r0, 800c728 <_vfiprintf_r+0x110>
 800c6f0:	06d1      	lsls	r1, r2, #27
 800c6f2:	bf44      	itt	mi
 800c6f4:	2320      	movmi	r3, #32
 800c6f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c6fa:	0713      	lsls	r3, r2, #28
 800c6fc:	bf44      	itt	mi
 800c6fe:	232b      	movmi	r3, #43	@ 0x2b
 800c700:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c704:	f89a 3000 	ldrb.w	r3, [sl]
 800c708:	2b2a      	cmp	r3, #42	@ 0x2a
 800c70a:	d015      	beq.n	800c738 <_vfiprintf_r+0x120>
 800c70c:	9a07      	ldr	r2, [sp, #28]
 800c70e:	4654      	mov	r4, sl
 800c710:	2000      	movs	r0, #0
 800c712:	f04f 0c0a 	mov.w	ip, #10
 800c716:	4621      	mov	r1, r4
 800c718:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c71c:	3b30      	subs	r3, #48	@ 0x30
 800c71e:	2b09      	cmp	r3, #9
 800c720:	d94b      	bls.n	800c7ba <_vfiprintf_r+0x1a2>
 800c722:	b1b0      	cbz	r0, 800c752 <_vfiprintf_r+0x13a>
 800c724:	9207      	str	r2, [sp, #28]
 800c726:	e014      	b.n	800c752 <_vfiprintf_r+0x13a>
 800c728:	eba0 0308 	sub.w	r3, r0, r8
 800c72c:	fa09 f303 	lsl.w	r3, r9, r3
 800c730:	4313      	orrs	r3, r2
 800c732:	9304      	str	r3, [sp, #16]
 800c734:	46a2      	mov	sl, r4
 800c736:	e7d2      	b.n	800c6de <_vfiprintf_r+0xc6>
 800c738:	9b03      	ldr	r3, [sp, #12]
 800c73a:	1d19      	adds	r1, r3, #4
 800c73c:	681b      	ldr	r3, [r3, #0]
 800c73e:	9103      	str	r1, [sp, #12]
 800c740:	2b00      	cmp	r3, #0
 800c742:	bfbb      	ittet	lt
 800c744:	425b      	neglt	r3, r3
 800c746:	f042 0202 	orrlt.w	r2, r2, #2
 800c74a:	9307      	strge	r3, [sp, #28]
 800c74c:	9307      	strlt	r3, [sp, #28]
 800c74e:	bfb8      	it	lt
 800c750:	9204      	strlt	r2, [sp, #16]
 800c752:	7823      	ldrb	r3, [r4, #0]
 800c754:	2b2e      	cmp	r3, #46	@ 0x2e
 800c756:	d10a      	bne.n	800c76e <_vfiprintf_r+0x156>
 800c758:	7863      	ldrb	r3, [r4, #1]
 800c75a:	2b2a      	cmp	r3, #42	@ 0x2a
 800c75c:	d132      	bne.n	800c7c4 <_vfiprintf_r+0x1ac>
 800c75e:	9b03      	ldr	r3, [sp, #12]
 800c760:	1d1a      	adds	r2, r3, #4
 800c762:	681b      	ldr	r3, [r3, #0]
 800c764:	9203      	str	r2, [sp, #12]
 800c766:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c76a:	3402      	adds	r4, #2
 800c76c:	9305      	str	r3, [sp, #20]
 800c76e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c844 <_vfiprintf_r+0x22c>
 800c772:	7821      	ldrb	r1, [r4, #0]
 800c774:	2203      	movs	r2, #3
 800c776:	4650      	mov	r0, sl
 800c778:	f7f3 fd5a 	bl	8000230 <memchr>
 800c77c:	b138      	cbz	r0, 800c78e <_vfiprintf_r+0x176>
 800c77e:	9b04      	ldr	r3, [sp, #16]
 800c780:	eba0 000a 	sub.w	r0, r0, sl
 800c784:	2240      	movs	r2, #64	@ 0x40
 800c786:	4082      	lsls	r2, r0
 800c788:	4313      	orrs	r3, r2
 800c78a:	3401      	adds	r4, #1
 800c78c:	9304      	str	r3, [sp, #16]
 800c78e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c792:	4829      	ldr	r0, [pc, #164]	@ (800c838 <_vfiprintf_r+0x220>)
 800c794:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c798:	2206      	movs	r2, #6
 800c79a:	f7f3 fd49 	bl	8000230 <memchr>
 800c79e:	2800      	cmp	r0, #0
 800c7a0:	d03f      	beq.n	800c822 <_vfiprintf_r+0x20a>
 800c7a2:	4b26      	ldr	r3, [pc, #152]	@ (800c83c <_vfiprintf_r+0x224>)
 800c7a4:	bb1b      	cbnz	r3, 800c7ee <_vfiprintf_r+0x1d6>
 800c7a6:	9b03      	ldr	r3, [sp, #12]
 800c7a8:	3307      	adds	r3, #7
 800c7aa:	f023 0307 	bic.w	r3, r3, #7
 800c7ae:	3308      	adds	r3, #8
 800c7b0:	9303      	str	r3, [sp, #12]
 800c7b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c7b4:	443b      	add	r3, r7
 800c7b6:	9309      	str	r3, [sp, #36]	@ 0x24
 800c7b8:	e76a      	b.n	800c690 <_vfiprintf_r+0x78>
 800c7ba:	fb0c 3202 	mla	r2, ip, r2, r3
 800c7be:	460c      	mov	r4, r1
 800c7c0:	2001      	movs	r0, #1
 800c7c2:	e7a8      	b.n	800c716 <_vfiprintf_r+0xfe>
 800c7c4:	2300      	movs	r3, #0
 800c7c6:	3401      	adds	r4, #1
 800c7c8:	9305      	str	r3, [sp, #20]
 800c7ca:	4619      	mov	r1, r3
 800c7cc:	f04f 0c0a 	mov.w	ip, #10
 800c7d0:	4620      	mov	r0, r4
 800c7d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c7d6:	3a30      	subs	r2, #48	@ 0x30
 800c7d8:	2a09      	cmp	r2, #9
 800c7da:	d903      	bls.n	800c7e4 <_vfiprintf_r+0x1cc>
 800c7dc:	2b00      	cmp	r3, #0
 800c7de:	d0c6      	beq.n	800c76e <_vfiprintf_r+0x156>
 800c7e0:	9105      	str	r1, [sp, #20]
 800c7e2:	e7c4      	b.n	800c76e <_vfiprintf_r+0x156>
 800c7e4:	fb0c 2101 	mla	r1, ip, r1, r2
 800c7e8:	4604      	mov	r4, r0
 800c7ea:	2301      	movs	r3, #1
 800c7ec:	e7f0      	b.n	800c7d0 <_vfiprintf_r+0x1b8>
 800c7ee:	ab03      	add	r3, sp, #12
 800c7f0:	9300      	str	r3, [sp, #0]
 800c7f2:	462a      	mov	r2, r5
 800c7f4:	4b12      	ldr	r3, [pc, #72]	@ (800c840 <_vfiprintf_r+0x228>)
 800c7f6:	a904      	add	r1, sp, #16
 800c7f8:	4630      	mov	r0, r6
 800c7fa:	f7fc ff9d 	bl	8009738 <_printf_float>
 800c7fe:	4607      	mov	r7, r0
 800c800:	1c78      	adds	r0, r7, #1
 800c802:	d1d6      	bne.n	800c7b2 <_vfiprintf_r+0x19a>
 800c804:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c806:	07d9      	lsls	r1, r3, #31
 800c808:	d405      	bmi.n	800c816 <_vfiprintf_r+0x1fe>
 800c80a:	89ab      	ldrh	r3, [r5, #12]
 800c80c:	059a      	lsls	r2, r3, #22
 800c80e:	d402      	bmi.n	800c816 <_vfiprintf_r+0x1fe>
 800c810:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c812:	f7f5 feda 	bl	80025ca <__retarget_lock_release_recursive>
 800c816:	89ab      	ldrh	r3, [r5, #12]
 800c818:	065b      	lsls	r3, r3, #25
 800c81a:	f53f af1f 	bmi.w	800c65c <_vfiprintf_r+0x44>
 800c81e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c820:	e71e      	b.n	800c660 <_vfiprintf_r+0x48>
 800c822:	ab03      	add	r3, sp, #12
 800c824:	9300      	str	r3, [sp, #0]
 800c826:	462a      	mov	r2, r5
 800c828:	4b05      	ldr	r3, [pc, #20]	@ (800c840 <_vfiprintf_r+0x228>)
 800c82a:	a904      	add	r1, sp, #16
 800c82c:	4630      	mov	r0, r6
 800c82e:	f7fd fa1b 	bl	8009c68 <_printf_i>
 800c832:	e7e4      	b.n	800c7fe <_vfiprintf_r+0x1e6>
 800c834:	0800d27c 	.word	0x0800d27c
 800c838:	0800d286 	.word	0x0800d286
 800c83c:	08009739 	.word	0x08009739
 800c840:	0800c5f5 	.word	0x0800c5f5
 800c844:	0800d282 	.word	0x0800d282

0800c848 <__swbuf_r>:
 800c848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c84a:	460e      	mov	r6, r1
 800c84c:	4614      	mov	r4, r2
 800c84e:	4605      	mov	r5, r0
 800c850:	b118      	cbz	r0, 800c85a <__swbuf_r+0x12>
 800c852:	6a03      	ldr	r3, [r0, #32]
 800c854:	b90b      	cbnz	r3, 800c85a <__swbuf_r+0x12>
 800c856:	f7fd fbb1 	bl	8009fbc <__sinit>
 800c85a:	69a3      	ldr	r3, [r4, #24]
 800c85c:	60a3      	str	r3, [r4, #8]
 800c85e:	89a3      	ldrh	r3, [r4, #12]
 800c860:	071a      	lsls	r2, r3, #28
 800c862:	d501      	bpl.n	800c868 <__swbuf_r+0x20>
 800c864:	6923      	ldr	r3, [r4, #16]
 800c866:	b943      	cbnz	r3, 800c87a <__swbuf_r+0x32>
 800c868:	4621      	mov	r1, r4
 800c86a:	4628      	mov	r0, r5
 800c86c:	f000 f82a 	bl	800c8c4 <__swsetup_r>
 800c870:	b118      	cbz	r0, 800c87a <__swbuf_r+0x32>
 800c872:	f04f 37ff 	mov.w	r7, #4294967295
 800c876:	4638      	mov	r0, r7
 800c878:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c87a:	6823      	ldr	r3, [r4, #0]
 800c87c:	6922      	ldr	r2, [r4, #16]
 800c87e:	1a98      	subs	r0, r3, r2
 800c880:	6963      	ldr	r3, [r4, #20]
 800c882:	b2f6      	uxtb	r6, r6
 800c884:	4283      	cmp	r3, r0
 800c886:	4637      	mov	r7, r6
 800c888:	dc05      	bgt.n	800c896 <__swbuf_r+0x4e>
 800c88a:	4621      	mov	r1, r4
 800c88c:	4628      	mov	r0, r5
 800c88e:	f7ff fdd7 	bl	800c440 <_fflush_r>
 800c892:	2800      	cmp	r0, #0
 800c894:	d1ed      	bne.n	800c872 <__swbuf_r+0x2a>
 800c896:	68a3      	ldr	r3, [r4, #8]
 800c898:	3b01      	subs	r3, #1
 800c89a:	60a3      	str	r3, [r4, #8]
 800c89c:	6823      	ldr	r3, [r4, #0]
 800c89e:	1c5a      	adds	r2, r3, #1
 800c8a0:	6022      	str	r2, [r4, #0]
 800c8a2:	701e      	strb	r6, [r3, #0]
 800c8a4:	6962      	ldr	r2, [r4, #20]
 800c8a6:	1c43      	adds	r3, r0, #1
 800c8a8:	429a      	cmp	r2, r3
 800c8aa:	d004      	beq.n	800c8b6 <__swbuf_r+0x6e>
 800c8ac:	89a3      	ldrh	r3, [r4, #12]
 800c8ae:	07db      	lsls	r3, r3, #31
 800c8b0:	d5e1      	bpl.n	800c876 <__swbuf_r+0x2e>
 800c8b2:	2e0a      	cmp	r6, #10
 800c8b4:	d1df      	bne.n	800c876 <__swbuf_r+0x2e>
 800c8b6:	4621      	mov	r1, r4
 800c8b8:	4628      	mov	r0, r5
 800c8ba:	f7ff fdc1 	bl	800c440 <_fflush_r>
 800c8be:	2800      	cmp	r0, #0
 800c8c0:	d0d9      	beq.n	800c876 <__swbuf_r+0x2e>
 800c8c2:	e7d6      	b.n	800c872 <__swbuf_r+0x2a>

0800c8c4 <__swsetup_r>:
 800c8c4:	b538      	push	{r3, r4, r5, lr}
 800c8c6:	4b29      	ldr	r3, [pc, #164]	@ (800c96c <__swsetup_r+0xa8>)
 800c8c8:	4605      	mov	r5, r0
 800c8ca:	6818      	ldr	r0, [r3, #0]
 800c8cc:	460c      	mov	r4, r1
 800c8ce:	b118      	cbz	r0, 800c8d8 <__swsetup_r+0x14>
 800c8d0:	6a03      	ldr	r3, [r0, #32]
 800c8d2:	b90b      	cbnz	r3, 800c8d8 <__swsetup_r+0x14>
 800c8d4:	f7fd fb72 	bl	8009fbc <__sinit>
 800c8d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c8dc:	0719      	lsls	r1, r3, #28
 800c8de:	d422      	bmi.n	800c926 <__swsetup_r+0x62>
 800c8e0:	06da      	lsls	r2, r3, #27
 800c8e2:	d407      	bmi.n	800c8f4 <__swsetup_r+0x30>
 800c8e4:	2209      	movs	r2, #9
 800c8e6:	602a      	str	r2, [r5, #0]
 800c8e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c8ec:	81a3      	strh	r3, [r4, #12]
 800c8ee:	f04f 30ff 	mov.w	r0, #4294967295
 800c8f2:	e033      	b.n	800c95c <__swsetup_r+0x98>
 800c8f4:	0758      	lsls	r0, r3, #29
 800c8f6:	d512      	bpl.n	800c91e <__swsetup_r+0x5a>
 800c8f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c8fa:	b141      	cbz	r1, 800c90e <__swsetup_r+0x4a>
 800c8fc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c900:	4299      	cmp	r1, r3
 800c902:	d002      	beq.n	800c90a <__swsetup_r+0x46>
 800c904:	4628      	mov	r0, r5
 800c906:	f7fe fb73 	bl	800aff0 <_free_r>
 800c90a:	2300      	movs	r3, #0
 800c90c:	6363      	str	r3, [r4, #52]	@ 0x34
 800c90e:	89a3      	ldrh	r3, [r4, #12]
 800c910:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c914:	81a3      	strh	r3, [r4, #12]
 800c916:	2300      	movs	r3, #0
 800c918:	6063      	str	r3, [r4, #4]
 800c91a:	6923      	ldr	r3, [r4, #16]
 800c91c:	6023      	str	r3, [r4, #0]
 800c91e:	89a3      	ldrh	r3, [r4, #12]
 800c920:	f043 0308 	orr.w	r3, r3, #8
 800c924:	81a3      	strh	r3, [r4, #12]
 800c926:	6923      	ldr	r3, [r4, #16]
 800c928:	b94b      	cbnz	r3, 800c93e <__swsetup_r+0x7a>
 800c92a:	89a3      	ldrh	r3, [r4, #12]
 800c92c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c930:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c934:	d003      	beq.n	800c93e <__swsetup_r+0x7a>
 800c936:	4621      	mov	r1, r4
 800c938:	4628      	mov	r0, r5
 800c93a:	f000 f883 	bl	800ca44 <__smakebuf_r>
 800c93e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c942:	f013 0201 	ands.w	r2, r3, #1
 800c946:	d00a      	beq.n	800c95e <__swsetup_r+0x9a>
 800c948:	2200      	movs	r2, #0
 800c94a:	60a2      	str	r2, [r4, #8]
 800c94c:	6962      	ldr	r2, [r4, #20]
 800c94e:	4252      	negs	r2, r2
 800c950:	61a2      	str	r2, [r4, #24]
 800c952:	6922      	ldr	r2, [r4, #16]
 800c954:	b942      	cbnz	r2, 800c968 <__swsetup_r+0xa4>
 800c956:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c95a:	d1c5      	bne.n	800c8e8 <__swsetup_r+0x24>
 800c95c:	bd38      	pop	{r3, r4, r5, pc}
 800c95e:	0799      	lsls	r1, r3, #30
 800c960:	bf58      	it	pl
 800c962:	6962      	ldrpl	r2, [r4, #20]
 800c964:	60a2      	str	r2, [r4, #8]
 800c966:	e7f4      	b.n	800c952 <__swsetup_r+0x8e>
 800c968:	2000      	movs	r0, #0
 800c96a:	e7f7      	b.n	800c95c <__swsetup_r+0x98>
 800c96c:	20000188 	.word	0x20000188

0800c970 <_raise_r>:
 800c970:	291f      	cmp	r1, #31
 800c972:	b538      	push	{r3, r4, r5, lr}
 800c974:	4605      	mov	r5, r0
 800c976:	460c      	mov	r4, r1
 800c978:	d904      	bls.n	800c984 <_raise_r+0x14>
 800c97a:	2316      	movs	r3, #22
 800c97c:	6003      	str	r3, [r0, #0]
 800c97e:	f04f 30ff 	mov.w	r0, #4294967295
 800c982:	bd38      	pop	{r3, r4, r5, pc}
 800c984:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c986:	b112      	cbz	r2, 800c98e <_raise_r+0x1e>
 800c988:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c98c:	b94b      	cbnz	r3, 800c9a2 <_raise_r+0x32>
 800c98e:	4628      	mov	r0, r5
 800c990:	f000 f830 	bl	800c9f4 <_getpid_r>
 800c994:	4622      	mov	r2, r4
 800c996:	4601      	mov	r1, r0
 800c998:	4628      	mov	r0, r5
 800c99a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c99e:	f000 b817 	b.w	800c9d0 <_kill_r>
 800c9a2:	2b01      	cmp	r3, #1
 800c9a4:	d00a      	beq.n	800c9bc <_raise_r+0x4c>
 800c9a6:	1c59      	adds	r1, r3, #1
 800c9a8:	d103      	bne.n	800c9b2 <_raise_r+0x42>
 800c9aa:	2316      	movs	r3, #22
 800c9ac:	6003      	str	r3, [r0, #0]
 800c9ae:	2001      	movs	r0, #1
 800c9b0:	e7e7      	b.n	800c982 <_raise_r+0x12>
 800c9b2:	2100      	movs	r1, #0
 800c9b4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c9b8:	4620      	mov	r0, r4
 800c9ba:	4798      	blx	r3
 800c9bc:	2000      	movs	r0, #0
 800c9be:	e7e0      	b.n	800c982 <_raise_r+0x12>

0800c9c0 <raise>:
 800c9c0:	4b02      	ldr	r3, [pc, #8]	@ (800c9cc <raise+0xc>)
 800c9c2:	4601      	mov	r1, r0
 800c9c4:	6818      	ldr	r0, [r3, #0]
 800c9c6:	f7ff bfd3 	b.w	800c970 <_raise_r>
 800c9ca:	bf00      	nop
 800c9cc:	20000188 	.word	0x20000188

0800c9d0 <_kill_r>:
 800c9d0:	b538      	push	{r3, r4, r5, lr}
 800c9d2:	4d07      	ldr	r5, [pc, #28]	@ (800c9f0 <_kill_r+0x20>)
 800c9d4:	2300      	movs	r3, #0
 800c9d6:	4604      	mov	r4, r0
 800c9d8:	4608      	mov	r0, r1
 800c9da:	4611      	mov	r1, r2
 800c9dc:	602b      	str	r3, [r5, #0]
 800c9de:	f7f5 fad1 	bl	8001f84 <_kill>
 800c9e2:	1c43      	adds	r3, r0, #1
 800c9e4:	d102      	bne.n	800c9ec <_kill_r+0x1c>
 800c9e6:	682b      	ldr	r3, [r5, #0]
 800c9e8:	b103      	cbz	r3, 800c9ec <_kill_r+0x1c>
 800c9ea:	6023      	str	r3, [r4, #0]
 800c9ec:	bd38      	pop	{r3, r4, r5, pc}
 800c9ee:	bf00      	nop
 800c9f0:	20004e40 	.word	0x20004e40

0800c9f4 <_getpid_r>:
 800c9f4:	f7f5 babe 	b.w	8001f74 <_getpid>

0800c9f8 <__swhatbuf_r>:
 800c9f8:	b570      	push	{r4, r5, r6, lr}
 800c9fa:	460c      	mov	r4, r1
 800c9fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ca00:	2900      	cmp	r1, #0
 800ca02:	b096      	sub	sp, #88	@ 0x58
 800ca04:	4615      	mov	r5, r2
 800ca06:	461e      	mov	r6, r3
 800ca08:	da0d      	bge.n	800ca26 <__swhatbuf_r+0x2e>
 800ca0a:	89a3      	ldrh	r3, [r4, #12]
 800ca0c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ca10:	f04f 0100 	mov.w	r1, #0
 800ca14:	bf14      	ite	ne
 800ca16:	2340      	movne	r3, #64	@ 0x40
 800ca18:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ca1c:	2000      	movs	r0, #0
 800ca1e:	6031      	str	r1, [r6, #0]
 800ca20:	602b      	str	r3, [r5, #0]
 800ca22:	b016      	add	sp, #88	@ 0x58
 800ca24:	bd70      	pop	{r4, r5, r6, pc}
 800ca26:	466a      	mov	r2, sp
 800ca28:	f000 f848 	bl	800cabc <_fstat_r>
 800ca2c:	2800      	cmp	r0, #0
 800ca2e:	dbec      	blt.n	800ca0a <__swhatbuf_r+0x12>
 800ca30:	9901      	ldr	r1, [sp, #4]
 800ca32:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ca36:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ca3a:	4259      	negs	r1, r3
 800ca3c:	4159      	adcs	r1, r3
 800ca3e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ca42:	e7eb      	b.n	800ca1c <__swhatbuf_r+0x24>

0800ca44 <__smakebuf_r>:
 800ca44:	898b      	ldrh	r3, [r1, #12]
 800ca46:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ca48:	079d      	lsls	r5, r3, #30
 800ca4a:	4606      	mov	r6, r0
 800ca4c:	460c      	mov	r4, r1
 800ca4e:	d507      	bpl.n	800ca60 <__smakebuf_r+0x1c>
 800ca50:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ca54:	6023      	str	r3, [r4, #0]
 800ca56:	6123      	str	r3, [r4, #16]
 800ca58:	2301      	movs	r3, #1
 800ca5a:	6163      	str	r3, [r4, #20]
 800ca5c:	b003      	add	sp, #12
 800ca5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ca60:	ab01      	add	r3, sp, #4
 800ca62:	466a      	mov	r2, sp
 800ca64:	f7ff ffc8 	bl	800c9f8 <__swhatbuf_r>
 800ca68:	9f00      	ldr	r7, [sp, #0]
 800ca6a:	4605      	mov	r5, r0
 800ca6c:	4639      	mov	r1, r7
 800ca6e:	4630      	mov	r0, r6
 800ca70:	f7fb ff28 	bl	80088c4 <_malloc_r>
 800ca74:	b948      	cbnz	r0, 800ca8a <__smakebuf_r+0x46>
 800ca76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ca7a:	059a      	lsls	r2, r3, #22
 800ca7c:	d4ee      	bmi.n	800ca5c <__smakebuf_r+0x18>
 800ca7e:	f023 0303 	bic.w	r3, r3, #3
 800ca82:	f043 0302 	orr.w	r3, r3, #2
 800ca86:	81a3      	strh	r3, [r4, #12]
 800ca88:	e7e2      	b.n	800ca50 <__smakebuf_r+0xc>
 800ca8a:	89a3      	ldrh	r3, [r4, #12]
 800ca8c:	6020      	str	r0, [r4, #0]
 800ca8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ca92:	81a3      	strh	r3, [r4, #12]
 800ca94:	9b01      	ldr	r3, [sp, #4]
 800ca96:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ca9a:	b15b      	cbz	r3, 800cab4 <__smakebuf_r+0x70>
 800ca9c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800caa0:	4630      	mov	r0, r6
 800caa2:	f000 f81d 	bl	800cae0 <_isatty_r>
 800caa6:	b128      	cbz	r0, 800cab4 <__smakebuf_r+0x70>
 800caa8:	89a3      	ldrh	r3, [r4, #12]
 800caaa:	f023 0303 	bic.w	r3, r3, #3
 800caae:	f043 0301 	orr.w	r3, r3, #1
 800cab2:	81a3      	strh	r3, [r4, #12]
 800cab4:	89a3      	ldrh	r3, [r4, #12]
 800cab6:	431d      	orrs	r5, r3
 800cab8:	81a5      	strh	r5, [r4, #12]
 800caba:	e7cf      	b.n	800ca5c <__smakebuf_r+0x18>

0800cabc <_fstat_r>:
 800cabc:	b538      	push	{r3, r4, r5, lr}
 800cabe:	4d07      	ldr	r5, [pc, #28]	@ (800cadc <_fstat_r+0x20>)
 800cac0:	2300      	movs	r3, #0
 800cac2:	4604      	mov	r4, r0
 800cac4:	4608      	mov	r0, r1
 800cac6:	4611      	mov	r1, r2
 800cac8:	602b      	str	r3, [r5, #0]
 800caca:	f7f5 fabb 	bl	8002044 <_fstat>
 800cace:	1c43      	adds	r3, r0, #1
 800cad0:	d102      	bne.n	800cad8 <_fstat_r+0x1c>
 800cad2:	682b      	ldr	r3, [r5, #0]
 800cad4:	b103      	cbz	r3, 800cad8 <_fstat_r+0x1c>
 800cad6:	6023      	str	r3, [r4, #0]
 800cad8:	bd38      	pop	{r3, r4, r5, pc}
 800cada:	bf00      	nop
 800cadc:	20004e40 	.word	0x20004e40

0800cae0 <_isatty_r>:
 800cae0:	b538      	push	{r3, r4, r5, lr}
 800cae2:	4d06      	ldr	r5, [pc, #24]	@ (800cafc <_isatty_r+0x1c>)
 800cae4:	2300      	movs	r3, #0
 800cae6:	4604      	mov	r4, r0
 800cae8:	4608      	mov	r0, r1
 800caea:	602b      	str	r3, [r5, #0]
 800caec:	f7f5 faba 	bl	8002064 <_isatty>
 800caf0:	1c43      	adds	r3, r0, #1
 800caf2:	d102      	bne.n	800cafa <_isatty_r+0x1a>
 800caf4:	682b      	ldr	r3, [r5, #0]
 800caf6:	b103      	cbz	r3, 800cafa <_isatty_r+0x1a>
 800caf8:	6023      	str	r3, [r4, #0]
 800cafa:	bd38      	pop	{r3, r4, r5, pc}
 800cafc:	20004e40 	.word	0x20004e40

0800cb00 <_init>:
 800cb00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb02:	bf00      	nop
 800cb04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cb06:	bc08      	pop	{r3}
 800cb08:	469e      	mov	lr, r3
 800cb0a:	4770      	bx	lr

0800cb0c <_fini>:
 800cb0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb0e:	bf00      	nop
 800cb10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cb12:	bc08      	pop	{r3}
 800cb14:	469e      	mov	lr, r3
 800cb16:	4770      	bx	lr
