INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jinstorm/vivado/lab04/lab04.srcs/sources_1/new/Decoder24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder24
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jinstorm/vivado/lab04/lab04.srcs/sources_1/new/RAM_1Kx16_inout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_1Kx16_inout
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jinstorm/vivado/lab04/lab04.srcs/sources_1/new/RAM_4Kx32_inout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_4Kx32_inout
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jinstorm/vivado/lab04/lab04.srcs/sim_1/new/sim_RAM4Kx32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_RAM4Kx32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jinstorm/vivado/lab04/lab04.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
