
Servomotor_Test_MPU6050.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009c14  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000046c  08009df8  08009df8  0000adf8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a264  0800a264  0000c1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a264  0800a264  0000b264  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a26c  0800a26c  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a26c  0800a26c  0000b26c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a270  0800a270  0000b270  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800a274  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a0  200001d4  0800a448  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000474  0800a448  0000c474  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000138a2  00000000  00000000  0000c204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002960  00000000  00000000  0001faa6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001110  00000000  00000000  00022408  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d3d  00000000  00000000  00023518  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000033d2  00000000  00000000  00024255  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014172  00000000  00000000  00027627  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fe2dd  00000000  00000000  0003b799  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00139a76  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c88  00000000  00000000  00139abc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  0013f744  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d4 	.word	0x200001d4
 80001fc:	00000000 	.word	0x00000000
 8000200:	08009ddc 	.word	0x08009ddc

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001d8 	.word	0x200001d8
 800021c:	08009ddc 	.word	0x08009ddc

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9be 	b.w	800106c <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	468e      	mov	lr, r1
 8000d7c:	4604      	mov	r4, r0
 8000d7e:	4688      	mov	r8, r1
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d14a      	bne.n	8000e1a <__udivmoddi4+0xa6>
 8000d84:	428a      	cmp	r2, r1
 8000d86:	4617      	mov	r7, r2
 8000d88:	d962      	bls.n	8000e50 <__udivmoddi4+0xdc>
 8000d8a:	fab2 f682 	clz	r6, r2
 8000d8e:	b14e      	cbz	r6, 8000da4 <__udivmoddi4+0x30>
 8000d90:	f1c6 0320 	rsb	r3, r6, #32
 8000d94:	fa01 f806 	lsl.w	r8, r1, r6
 8000d98:	fa20 f303 	lsr.w	r3, r0, r3
 8000d9c:	40b7      	lsls	r7, r6
 8000d9e:	ea43 0808 	orr.w	r8, r3, r8
 8000da2:	40b4      	lsls	r4, r6
 8000da4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000da8:	fa1f fc87 	uxth.w	ip, r7
 8000dac:	fbb8 f1fe 	udiv	r1, r8, lr
 8000db0:	0c23      	lsrs	r3, r4, #16
 8000db2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000db6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dba:	fb01 f20c 	mul.w	r2, r1, ip
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d909      	bls.n	8000dd6 <__udivmoddi4+0x62>
 8000dc2:	18fb      	adds	r3, r7, r3
 8000dc4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dc8:	f080 80ea 	bcs.w	8000fa0 <__udivmoddi4+0x22c>
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	f240 80e7 	bls.w	8000fa0 <__udivmoddi4+0x22c>
 8000dd2:	3902      	subs	r1, #2
 8000dd4:	443b      	add	r3, r7
 8000dd6:	1a9a      	subs	r2, r3, r2
 8000dd8:	b2a3      	uxth	r3, r4
 8000dda:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dde:	fb0e 2210 	mls	r2, lr, r0, r2
 8000de2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000de6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dea:	459c      	cmp	ip, r3
 8000dec:	d909      	bls.n	8000e02 <__udivmoddi4+0x8e>
 8000dee:	18fb      	adds	r3, r7, r3
 8000df0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000df4:	f080 80d6 	bcs.w	8000fa4 <__udivmoddi4+0x230>
 8000df8:	459c      	cmp	ip, r3
 8000dfa:	f240 80d3 	bls.w	8000fa4 <__udivmoddi4+0x230>
 8000dfe:	443b      	add	r3, r7
 8000e00:	3802      	subs	r0, #2
 8000e02:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e06:	eba3 030c 	sub.w	r3, r3, ip
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	b11d      	cbz	r5, 8000e16 <__udivmoddi4+0xa2>
 8000e0e:	40f3      	lsrs	r3, r6
 8000e10:	2200      	movs	r2, #0
 8000e12:	e9c5 3200 	strd	r3, r2, [r5]
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	428b      	cmp	r3, r1
 8000e1c:	d905      	bls.n	8000e2a <__udivmoddi4+0xb6>
 8000e1e:	b10d      	cbz	r5, 8000e24 <__udivmoddi4+0xb0>
 8000e20:	e9c5 0100 	strd	r0, r1, [r5]
 8000e24:	2100      	movs	r1, #0
 8000e26:	4608      	mov	r0, r1
 8000e28:	e7f5      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e2a:	fab3 f183 	clz	r1, r3
 8000e2e:	2900      	cmp	r1, #0
 8000e30:	d146      	bne.n	8000ec0 <__udivmoddi4+0x14c>
 8000e32:	4573      	cmp	r3, lr
 8000e34:	d302      	bcc.n	8000e3c <__udivmoddi4+0xc8>
 8000e36:	4282      	cmp	r2, r0
 8000e38:	f200 8105 	bhi.w	8001046 <__udivmoddi4+0x2d2>
 8000e3c:	1a84      	subs	r4, r0, r2
 8000e3e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e42:	2001      	movs	r0, #1
 8000e44:	4690      	mov	r8, r2
 8000e46:	2d00      	cmp	r5, #0
 8000e48:	d0e5      	beq.n	8000e16 <__udivmoddi4+0xa2>
 8000e4a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e4e:	e7e2      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e50:	2a00      	cmp	r2, #0
 8000e52:	f000 8090 	beq.w	8000f76 <__udivmoddi4+0x202>
 8000e56:	fab2 f682 	clz	r6, r2
 8000e5a:	2e00      	cmp	r6, #0
 8000e5c:	f040 80a4 	bne.w	8000fa8 <__udivmoddi4+0x234>
 8000e60:	1a8a      	subs	r2, r1, r2
 8000e62:	0c03      	lsrs	r3, r0, #16
 8000e64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e68:	b280      	uxth	r0, r0
 8000e6a:	b2bc      	uxth	r4, r7
 8000e6c:	2101      	movs	r1, #1
 8000e6e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e72:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e7a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e7e:	429a      	cmp	r2, r3
 8000e80:	d907      	bls.n	8000e92 <__udivmoddi4+0x11e>
 8000e82:	18fb      	adds	r3, r7, r3
 8000e84:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e88:	d202      	bcs.n	8000e90 <__udivmoddi4+0x11c>
 8000e8a:	429a      	cmp	r2, r3
 8000e8c:	f200 80e0 	bhi.w	8001050 <__udivmoddi4+0x2dc>
 8000e90:	46c4      	mov	ip, r8
 8000e92:	1a9b      	subs	r3, r3, r2
 8000e94:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e98:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e9c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ea0:	fb02 f404 	mul.w	r4, r2, r4
 8000ea4:	429c      	cmp	r4, r3
 8000ea6:	d907      	bls.n	8000eb8 <__udivmoddi4+0x144>
 8000ea8:	18fb      	adds	r3, r7, r3
 8000eaa:	f102 30ff 	add.w	r0, r2, #4294967295
 8000eae:	d202      	bcs.n	8000eb6 <__udivmoddi4+0x142>
 8000eb0:	429c      	cmp	r4, r3
 8000eb2:	f200 80ca 	bhi.w	800104a <__udivmoddi4+0x2d6>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	1b1b      	subs	r3, r3, r4
 8000eba:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ebe:	e7a5      	b.n	8000e0c <__udivmoddi4+0x98>
 8000ec0:	f1c1 0620 	rsb	r6, r1, #32
 8000ec4:	408b      	lsls	r3, r1
 8000ec6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eca:	431f      	orrs	r7, r3
 8000ecc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ed0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ed4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ed8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000edc:	4323      	orrs	r3, r4
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	fa1f fc87 	uxth.w	ip, r7
 8000ee6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eea:	0c1c      	lsrs	r4, r3, #16
 8000eec:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ef0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ef4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	fa02 f201 	lsl.w	r2, r2, r1
 8000efe:	d909      	bls.n	8000f14 <__udivmoddi4+0x1a0>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f06:	f080 809c 	bcs.w	8001042 <__udivmoddi4+0x2ce>
 8000f0a:	45a6      	cmp	lr, r4
 8000f0c:	f240 8099 	bls.w	8001042 <__udivmoddi4+0x2ce>
 8000f10:	3802      	subs	r0, #2
 8000f12:	443c      	add	r4, r7
 8000f14:	eba4 040e 	sub.w	r4, r4, lr
 8000f18:	fa1f fe83 	uxth.w	lr, r3
 8000f1c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f20:	fb09 4413 	mls	r4, r9, r3, r4
 8000f24:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f28:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f2c:	45a4      	cmp	ip, r4
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x1ce>
 8000f30:	193c      	adds	r4, r7, r4
 8000f32:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f36:	f080 8082 	bcs.w	800103e <__udivmoddi4+0x2ca>
 8000f3a:	45a4      	cmp	ip, r4
 8000f3c:	d97f      	bls.n	800103e <__udivmoddi4+0x2ca>
 8000f3e:	3b02      	subs	r3, #2
 8000f40:	443c      	add	r4, r7
 8000f42:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f46:	eba4 040c 	sub.w	r4, r4, ip
 8000f4a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f4e:	4564      	cmp	r4, ip
 8000f50:	4673      	mov	r3, lr
 8000f52:	46e1      	mov	r9, ip
 8000f54:	d362      	bcc.n	800101c <__udivmoddi4+0x2a8>
 8000f56:	d05f      	beq.n	8001018 <__udivmoddi4+0x2a4>
 8000f58:	b15d      	cbz	r5, 8000f72 <__udivmoddi4+0x1fe>
 8000f5a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f5e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f62:	fa04 f606 	lsl.w	r6, r4, r6
 8000f66:	fa22 f301 	lsr.w	r3, r2, r1
 8000f6a:	431e      	orrs	r6, r3
 8000f6c:	40cc      	lsrs	r4, r1
 8000f6e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f72:	2100      	movs	r1, #0
 8000f74:	e74f      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000f76:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f7a:	0c01      	lsrs	r1, r0, #16
 8000f7c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f80:	b280      	uxth	r0, r0
 8000f82:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f86:	463b      	mov	r3, r7
 8000f88:	4638      	mov	r0, r7
 8000f8a:	463c      	mov	r4, r7
 8000f8c:	46b8      	mov	r8, r7
 8000f8e:	46be      	mov	lr, r7
 8000f90:	2620      	movs	r6, #32
 8000f92:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f96:	eba2 0208 	sub.w	r2, r2, r8
 8000f9a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f9e:	e766      	b.n	8000e6e <__udivmoddi4+0xfa>
 8000fa0:	4601      	mov	r1, r0
 8000fa2:	e718      	b.n	8000dd6 <__udivmoddi4+0x62>
 8000fa4:	4610      	mov	r0, r2
 8000fa6:	e72c      	b.n	8000e02 <__udivmoddi4+0x8e>
 8000fa8:	f1c6 0220 	rsb	r2, r6, #32
 8000fac:	fa2e f302 	lsr.w	r3, lr, r2
 8000fb0:	40b7      	lsls	r7, r6
 8000fb2:	40b1      	lsls	r1, r6
 8000fb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fc2:	b2bc      	uxth	r4, r7
 8000fc4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fc8:	0c11      	lsrs	r1, r2, #16
 8000fca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fce:	fb08 f904 	mul.w	r9, r8, r4
 8000fd2:	40b0      	lsls	r0, r6
 8000fd4:	4589      	cmp	r9, r1
 8000fd6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fda:	b280      	uxth	r0, r0
 8000fdc:	d93e      	bls.n	800105c <__udivmoddi4+0x2e8>
 8000fde:	1879      	adds	r1, r7, r1
 8000fe0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fe4:	d201      	bcs.n	8000fea <__udivmoddi4+0x276>
 8000fe6:	4589      	cmp	r9, r1
 8000fe8:	d81f      	bhi.n	800102a <__udivmoddi4+0x2b6>
 8000fea:	eba1 0109 	sub.w	r1, r1, r9
 8000fee:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff2:	fb09 f804 	mul.w	r8, r9, r4
 8000ff6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ffa:	b292      	uxth	r2, r2
 8000ffc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001000:	4542      	cmp	r2, r8
 8001002:	d229      	bcs.n	8001058 <__udivmoddi4+0x2e4>
 8001004:	18ba      	adds	r2, r7, r2
 8001006:	f109 31ff 	add.w	r1, r9, #4294967295
 800100a:	d2c4      	bcs.n	8000f96 <__udivmoddi4+0x222>
 800100c:	4542      	cmp	r2, r8
 800100e:	d2c2      	bcs.n	8000f96 <__udivmoddi4+0x222>
 8001010:	f1a9 0102 	sub.w	r1, r9, #2
 8001014:	443a      	add	r2, r7
 8001016:	e7be      	b.n	8000f96 <__udivmoddi4+0x222>
 8001018:	45f0      	cmp	r8, lr
 800101a:	d29d      	bcs.n	8000f58 <__udivmoddi4+0x1e4>
 800101c:	ebbe 0302 	subs.w	r3, lr, r2
 8001020:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001024:	3801      	subs	r0, #1
 8001026:	46e1      	mov	r9, ip
 8001028:	e796      	b.n	8000f58 <__udivmoddi4+0x1e4>
 800102a:	eba7 0909 	sub.w	r9, r7, r9
 800102e:	4449      	add	r1, r9
 8001030:	f1a8 0c02 	sub.w	ip, r8, #2
 8001034:	fbb1 f9fe 	udiv	r9, r1, lr
 8001038:	fb09 f804 	mul.w	r8, r9, r4
 800103c:	e7db      	b.n	8000ff6 <__udivmoddi4+0x282>
 800103e:	4673      	mov	r3, lr
 8001040:	e77f      	b.n	8000f42 <__udivmoddi4+0x1ce>
 8001042:	4650      	mov	r0, sl
 8001044:	e766      	b.n	8000f14 <__udivmoddi4+0x1a0>
 8001046:	4608      	mov	r0, r1
 8001048:	e6fd      	b.n	8000e46 <__udivmoddi4+0xd2>
 800104a:	443b      	add	r3, r7
 800104c:	3a02      	subs	r2, #2
 800104e:	e733      	b.n	8000eb8 <__udivmoddi4+0x144>
 8001050:	f1ac 0c02 	sub.w	ip, ip, #2
 8001054:	443b      	add	r3, r7
 8001056:	e71c      	b.n	8000e92 <__udivmoddi4+0x11e>
 8001058:	4649      	mov	r1, r9
 800105a:	e79c      	b.n	8000f96 <__udivmoddi4+0x222>
 800105c:	eba1 0109 	sub.w	r1, r1, r9
 8001060:	46c4      	mov	ip, r8
 8001062:	fbb1 f9fe 	udiv	r9, r1, lr
 8001066:	fb09 f804 	mul.w	r8, r9, r4
 800106a:	e7c4      	b.n	8000ff6 <__udivmoddi4+0x282>

0800106c <__aeabi_idiv0>:
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop

08001070 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b08a      	sub	sp, #40	@ 0x28
 8001074:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001076:	f107 0314 	add.w	r3, r7, #20
 800107a:	2200      	movs	r2, #0
 800107c:	601a      	str	r2, [r3, #0]
 800107e:	605a      	str	r2, [r3, #4]
 8001080:	609a      	str	r2, [r3, #8]
 8001082:	60da      	str	r2, [r3, #12]
 8001084:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001086:	4b2f      	ldr	r3, [pc, #188]	@ (8001144 <MX_GPIO_Init+0xd4>)
 8001088:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800108a:	4a2e      	ldr	r2, [pc, #184]	@ (8001144 <MX_GPIO_Init+0xd4>)
 800108c:	f043 0304 	orr.w	r3, r3, #4
 8001090:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001092:	4b2c      	ldr	r3, [pc, #176]	@ (8001144 <MX_GPIO_Init+0xd4>)
 8001094:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001096:	f003 0304 	and.w	r3, r3, #4
 800109a:	613b      	str	r3, [r7, #16]
 800109c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800109e:	4b29      	ldr	r3, [pc, #164]	@ (8001144 <MX_GPIO_Init+0xd4>)
 80010a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010a2:	4a28      	ldr	r2, [pc, #160]	@ (8001144 <MX_GPIO_Init+0xd4>)
 80010a4:	f043 0320 	orr.w	r3, r3, #32
 80010a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010aa:	4b26      	ldr	r3, [pc, #152]	@ (8001144 <MX_GPIO_Init+0xd4>)
 80010ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ae:	f003 0320 	and.w	r3, r3, #32
 80010b2:	60fb      	str	r3, [r7, #12]
 80010b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010b6:	4b23      	ldr	r3, [pc, #140]	@ (8001144 <MX_GPIO_Init+0xd4>)
 80010b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ba:	4a22      	ldr	r2, [pc, #136]	@ (8001144 <MX_GPIO_Init+0xd4>)
 80010bc:	f043 0301 	orr.w	r3, r3, #1
 80010c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010c2:	4b20      	ldr	r3, [pc, #128]	@ (8001144 <MX_GPIO_Init+0xd4>)
 80010c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010c6:	f003 0301 	and.w	r3, r3, #1
 80010ca:	60bb      	str	r3, [r7, #8]
 80010cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ce:	4b1d      	ldr	r3, [pc, #116]	@ (8001144 <MX_GPIO_Init+0xd4>)
 80010d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010d2:	4a1c      	ldr	r2, [pc, #112]	@ (8001144 <MX_GPIO_Init+0xd4>)
 80010d4:	f043 0302 	orr.w	r3, r3, #2
 80010d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010da:	4b1a      	ldr	r3, [pc, #104]	@ (8001144 <MX_GPIO_Init+0xd4>)
 80010dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010de:	f003 0302 	and.w	r3, r3, #2
 80010e2:	607b      	str	r3, [r7, #4]
 80010e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80010e6:	2200      	movs	r2, #0
 80010e8:	2120      	movs	r1, #32
 80010ea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010ee:	f000 ff67 	bl	8001fc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80010f2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80010f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80010f8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80010fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fe:	2300      	movs	r3, #0
 8001100:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001102:	f107 0314 	add.w	r3, r7, #20
 8001106:	4619      	mov	r1, r3
 8001108:	480f      	ldr	r0, [pc, #60]	@ (8001148 <MX_GPIO_Init+0xd8>)
 800110a:	f000 fdd7 	bl	8001cbc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800110e:	2320      	movs	r3, #32
 8001110:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001112:	2301      	movs	r3, #1
 8001114:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001116:	2300      	movs	r3, #0
 8001118:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800111a:	2300      	movs	r3, #0
 800111c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800111e:	f107 0314 	add.w	r3, r7, #20
 8001122:	4619      	mov	r1, r3
 8001124:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001128:	f000 fdc8 	bl	8001cbc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800112c:	2200      	movs	r2, #0
 800112e:	2100      	movs	r1, #0
 8001130:	2028      	movs	r0, #40	@ 0x28
 8001132:	f000 fd8e 	bl	8001c52 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001136:	2028      	movs	r0, #40	@ 0x28
 8001138:	f000 fda5 	bl	8001c86 <HAL_NVIC_EnableIRQ>

}
 800113c:	bf00      	nop
 800113e:	3728      	adds	r7, #40	@ 0x28
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}
 8001144:	40021000 	.word	0x40021000
 8001148:	48000800 	.word	0x48000800

0800114c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001150:	f000 fc33 	bl	80019ba <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001154:	f000 f818 	bl	8001188 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001158:	f7ff ff8a 	bl	8001070 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 800115c:	f000 fb62 	bl	8001824 <MX_LPUART1_UART_Init>
  MX_TIM2_Init();
 8001160:	f000 fa84 	bl	800166c <MX_TIM2_Init>
  MX_TIM1_Init();
 8001164:	f000 f9d4 	bl	8001510 <MX_TIM1_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8001168:	f000 f859 	bl	800121e <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);	//Servo
 800116c:	2100      	movs	r1, #0
 800116e:	4804      	ldr	r0, [pc, #16]	@ (8001180 <main+0x34>)
 8001170:	f002 f924 	bl	80033bc <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim1);				//Zegar 0.1s
 8001174:	4803      	ldr	r0, [pc, #12]	@ (8001184 <main+0x38>)
 8001176:	f001 ffe7 	bl	8003148 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800117a:	bf00      	nop
 800117c:	e7fd      	b.n	800117a <main+0x2e>
 800117e:	bf00      	nop
 8001180:	20000244 	.word	0x20000244
 8001184:	200001f8 	.word	0x200001f8

08001188 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b094      	sub	sp, #80	@ 0x50
 800118c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800118e:	f107 0318 	add.w	r3, r7, #24
 8001192:	2238      	movs	r2, #56	@ 0x38
 8001194:	2100      	movs	r1, #0
 8001196:	4618      	mov	r0, r3
 8001198:	f005 fa47 	bl	800662a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800119c:	1d3b      	adds	r3, r7, #4
 800119e:	2200      	movs	r2, #0
 80011a0:	601a      	str	r2, [r3, #0]
 80011a2:	605a      	str	r2, [r3, #4]
 80011a4:	609a      	str	r2, [r3, #8]
 80011a6:	60da      	str	r2, [r3, #12]
 80011a8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80011aa:	2000      	movs	r0, #0
 80011ac:	f000 ff44 	bl	8002038 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011b0:	2302      	movs	r3, #2
 80011b2:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011b4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80011b8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011ba:	2340      	movs	r3, #64	@ 0x40
 80011bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011be:	2302      	movs	r3, #2
 80011c0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80011c2:	2302      	movs	r3, #2
 80011c4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80011c6:	2304      	movs	r3, #4
 80011c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80011ca:	2355      	movs	r3, #85	@ 0x55
 80011cc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011ce:	2302      	movs	r3, #2
 80011d0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80011d2:	2302      	movs	r3, #2
 80011d4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80011d6:	2302      	movs	r3, #2
 80011d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011da:	f107 0318 	add.w	r3, r7, #24
 80011de:	4618      	mov	r0, r3
 80011e0:	f000 ffde 	bl	80021a0 <HAL_RCC_OscConfig>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d001      	beq.n	80011ee <SystemClock_Config+0x66>
  {
    Error_Handler();
 80011ea:	f000 f843 	bl	8001274 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011ee:	230f      	movs	r3, #15
 80011f0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011f2:	2303      	movs	r3, #3
 80011f4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011f6:	2300      	movs	r3, #0
 80011f8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011fa:	2300      	movs	r3, #0
 80011fc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011fe:	2300      	movs	r3, #0
 8001200:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001202:	1d3b      	adds	r3, r7, #4
 8001204:	2104      	movs	r1, #4
 8001206:	4618      	mov	r0, r3
 8001208:	f001 fadc 	bl	80027c4 <HAL_RCC_ClockConfig>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d001      	beq.n	8001216 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001212:	f000 f82f 	bl	8001274 <Error_Handler>
  }
}
 8001216:	bf00      	nop
 8001218:	3750      	adds	r7, #80	@ 0x50
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}

0800121e <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 800121e:	b580      	push	{r7, lr}
 8001220:	af00      	add	r7, sp, #0
  /* TIM1_UP_TIM16_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8001222:	2200      	movs	r2, #0
 8001224:	2100      	movs	r1, #0
 8001226:	2019      	movs	r0, #25
 8001228:	f000 fd13 	bl	8001c52 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800122c:	2019      	movs	r0, #25
 800122e:	f000 fd2a 	bl	8001c86 <HAL_NVIC_EnableIRQ>
  /* TIM2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001232:	2200      	movs	r2, #0
 8001234:	2100      	movs	r1, #0
 8001236:	201c      	movs	r0, #28
 8001238:	f000 fd0b 	bl	8001c52 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800123c:	201c      	movs	r0, #28
 800123e:	f000 fd22 	bl	8001c86 <HAL_NVIC_EnableIRQ>
}
 8001242:	bf00      	nop
 8001244:	bd80      	pop	{r7, pc}
	...

08001248 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001248:	b480      	push	{r7}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM1)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4a05      	ldr	r2, [pc, #20]	@ (800126c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001256:	4293      	cmp	r3, r2
 8001258:	d102      	bne.n	8001260 <HAL_TIM_PeriodElapsedCallback+0x18>
	{
		InterruptFlag = 1;
 800125a:	4b05      	ldr	r3, [pc, #20]	@ (8001270 <HAL_TIM_PeriodElapsedCallback+0x28>)
 800125c:	2201      	movs	r2, #1
 800125e:	701a      	strb	r2, [r3, #0]
	}
}
 8001260:	bf00      	nop
 8001262:	370c      	adds	r7, #12
 8001264:	46bd      	mov	sp, r7
 8001266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126a:	4770      	bx	lr
 800126c:	40012c00 	.word	0x40012c00
 8001270:	200001f0 	.word	0x200001f0

08001274 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001278:	b672      	cpsid	i
}
 800127a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800127c:	bf00      	nop
 800127e:	e7fd      	b.n	800127c <Error_Handler+0x8>

08001280 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b082      	sub	sp, #8
 8001284:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001286:	4b0f      	ldr	r3, [pc, #60]	@ (80012c4 <HAL_MspInit+0x44>)
 8001288:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800128a:	4a0e      	ldr	r2, [pc, #56]	@ (80012c4 <HAL_MspInit+0x44>)
 800128c:	f043 0301 	orr.w	r3, r3, #1
 8001290:	6613      	str	r3, [r2, #96]	@ 0x60
 8001292:	4b0c      	ldr	r3, [pc, #48]	@ (80012c4 <HAL_MspInit+0x44>)
 8001294:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001296:	f003 0301 	and.w	r3, r3, #1
 800129a:	607b      	str	r3, [r7, #4]
 800129c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800129e:	4b09      	ldr	r3, [pc, #36]	@ (80012c4 <HAL_MspInit+0x44>)
 80012a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012a2:	4a08      	ldr	r2, [pc, #32]	@ (80012c4 <HAL_MspInit+0x44>)
 80012a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80012aa:	4b06      	ldr	r3, [pc, #24]	@ (80012c4 <HAL_MspInit+0x44>)
 80012ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012b2:	603b      	str	r3, [r7, #0]
 80012b4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80012b6:	f000 ff63 	bl	8002180 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012ba:	bf00      	nop
 80012bc:	3708      	adds	r7, #8
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	40021000 	.word	0x40021000

080012c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012c8:	b480      	push	{r7}
 80012ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80012cc:	bf00      	nop
 80012ce:	e7fd      	b.n	80012cc <NMI_Handler+0x4>

080012d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012d4:	bf00      	nop
 80012d6:	e7fd      	b.n	80012d4 <HardFault_Handler+0x4>

080012d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012dc:	bf00      	nop
 80012de:	e7fd      	b.n	80012dc <MemManage_Handler+0x4>

080012e0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012e0:	b480      	push	{r7}
 80012e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012e4:	bf00      	nop
 80012e6:	e7fd      	b.n	80012e4 <BusFault_Handler+0x4>

080012e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012ec:	bf00      	nop
 80012ee:	e7fd      	b.n	80012ec <UsageFault_Handler+0x4>

080012f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012f0:	b480      	push	{r7}
 80012f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012f4:	bf00      	nop
 80012f6:	46bd      	mov	sp, r7
 80012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fc:	4770      	bx	lr

080012fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012fe:	b480      	push	{r7}
 8001300:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001302:	bf00      	nop
 8001304:	46bd      	mov	sp, r7
 8001306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130a:	4770      	bx	lr

0800130c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800130c:	b480      	push	{r7}
 800130e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001310:	bf00      	nop
 8001312:	46bd      	mov	sp, r7
 8001314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001318:	4770      	bx	lr

0800131a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800131a:	b580      	push	{r7, lr}
 800131c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800131e:	f000 fb9f 	bl	8001a60 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001322:	bf00      	nop
 8001324:	bd80      	pop	{r7, pc}
	...

08001328 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800132c:	4802      	ldr	r0, [pc, #8]	@ (8001338 <TIM1_UP_TIM16_IRQHandler+0x10>)
 800132e:	f002 f957 	bl	80035e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001332:	bf00      	nop
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	200001f8 	.word	0x200001f8

0800133c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001340:	4802      	ldr	r0, [pc, #8]	@ (800134c <TIM2_IRQHandler+0x10>)
 8001342:	f002 f94d 	bl	80035e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001346:	bf00      	nop
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	20000244 	.word	0x20000244

08001350 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001354:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001358:	f000 fe4a 	bl	8001ff0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800135c:	bf00      	nop
 800135e:	bd80      	pop	{r7, pc}

08001360 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001360:	b480      	push	{r7}
 8001362:	af00      	add	r7, sp, #0
  return 1;
 8001364:	2301      	movs	r3, #1
}
 8001366:	4618      	mov	r0, r3
 8001368:	46bd      	mov	sp, r7
 800136a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136e:	4770      	bx	lr

08001370 <_kill>:

int _kill(int pid, int sig)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b082      	sub	sp, #8
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
 8001378:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800137a:	f005 f9a9 	bl	80066d0 <__errno>
 800137e:	4603      	mov	r3, r0
 8001380:	2216      	movs	r2, #22
 8001382:	601a      	str	r2, [r3, #0]
  return -1;
 8001384:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001388:	4618      	mov	r0, r3
 800138a:	3708      	adds	r7, #8
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}

08001390 <_exit>:

void _exit (int status)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b082      	sub	sp, #8
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001398:	f04f 31ff 	mov.w	r1, #4294967295
 800139c:	6878      	ldr	r0, [r7, #4]
 800139e:	f7ff ffe7 	bl	8001370 <_kill>
  while (1) {}    /* Make sure we hang here */
 80013a2:	bf00      	nop
 80013a4:	e7fd      	b.n	80013a2 <_exit+0x12>

080013a6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80013a6:	b580      	push	{r7, lr}
 80013a8:	b086      	sub	sp, #24
 80013aa:	af00      	add	r7, sp, #0
 80013ac:	60f8      	str	r0, [r7, #12]
 80013ae:	60b9      	str	r1, [r7, #8]
 80013b0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013b2:	2300      	movs	r3, #0
 80013b4:	617b      	str	r3, [r7, #20]
 80013b6:	e00a      	b.n	80013ce <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80013b8:	f3af 8000 	nop.w
 80013bc:	4601      	mov	r1, r0
 80013be:	68bb      	ldr	r3, [r7, #8]
 80013c0:	1c5a      	adds	r2, r3, #1
 80013c2:	60ba      	str	r2, [r7, #8]
 80013c4:	b2ca      	uxtb	r2, r1
 80013c6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013c8:	697b      	ldr	r3, [r7, #20]
 80013ca:	3301      	adds	r3, #1
 80013cc:	617b      	str	r3, [r7, #20]
 80013ce:	697a      	ldr	r2, [r7, #20]
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	429a      	cmp	r2, r3
 80013d4:	dbf0      	blt.n	80013b8 <_read+0x12>
  }

  return len;
 80013d6:	687b      	ldr	r3, [r7, #4]
}
 80013d8:	4618      	mov	r0, r3
 80013da:	3718      	adds	r7, #24
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}

080013e0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b086      	sub	sp, #24
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	60f8      	str	r0, [r7, #12]
 80013e8:	60b9      	str	r1, [r7, #8]
 80013ea:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013ec:	2300      	movs	r3, #0
 80013ee:	617b      	str	r3, [r7, #20]
 80013f0:	e009      	b.n	8001406 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80013f2:	68bb      	ldr	r3, [r7, #8]
 80013f4:	1c5a      	adds	r2, r3, #1
 80013f6:	60ba      	str	r2, [r7, #8]
 80013f8:	781b      	ldrb	r3, [r3, #0]
 80013fa:	4618      	mov	r0, r3
 80013fc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001400:	697b      	ldr	r3, [r7, #20]
 8001402:	3301      	adds	r3, #1
 8001404:	617b      	str	r3, [r7, #20]
 8001406:	697a      	ldr	r2, [r7, #20]
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	429a      	cmp	r2, r3
 800140c:	dbf1      	blt.n	80013f2 <_write+0x12>
  }
  return len;
 800140e:	687b      	ldr	r3, [r7, #4]
}
 8001410:	4618      	mov	r0, r3
 8001412:	3718      	adds	r7, #24
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}

08001418 <_close>:

int _close(int file)
{
 8001418:	b480      	push	{r7}
 800141a:	b083      	sub	sp, #12
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001420:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001424:	4618      	mov	r0, r3
 8001426:	370c      	adds	r7, #12
 8001428:	46bd      	mov	sp, r7
 800142a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142e:	4770      	bx	lr

08001430 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001430:	b480      	push	{r7}
 8001432:	b083      	sub	sp, #12
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
 8001438:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800143a:	683b      	ldr	r3, [r7, #0]
 800143c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001440:	605a      	str	r2, [r3, #4]
  return 0;
 8001442:	2300      	movs	r3, #0
}
 8001444:	4618      	mov	r0, r3
 8001446:	370c      	adds	r7, #12
 8001448:	46bd      	mov	sp, r7
 800144a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144e:	4770      	bx	lr

08001450 <_isatty>:

int _isatty(int file)
{
 8001450:	b480      	push	{r7}
 8001452:	b083      	sub	sp, #12
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001458:	2301      	movs	r3, #1
}
 800145a:	4618      	mov	r0, r3
 800145c:	370c      	adds	r7, #12
 800145e:	46bd      	mov	sp, r7
 8001460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001464:	4770      	bx	lr

08001466 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001466:	b480      	push	{r7}
 8001468:	b085      	sub	sp, #20
 800146a:	af00      	add	r7, sp, #0
 800146c:	60f8      	str	r0, [r7, #12]
 800146e:	60b9      	str	r1, [r7, #8]
 8001470:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001472:	2300      	movs	r3, #0
}
 8001474:	4618      	mov	r0, r3
 8001476:	3714      	adds	r7, #20
 8001478:	46bd      	mov	sp, r7
 800147a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147e:	4770      	bx	lr

08001480 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b086      	sub	sp, #24
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001488:	4a14      	ldr	r2, [pc, #80]	@ (80014dc <_sbrk+0x5c>)
 800148a:	4b15      	ldr	r3, [pc, #84]	@ (80014e0 <_sbrk+0x60>)
 800148c:	1ad3      	subs	r3, r2, r3
 800148e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001490:	697b      	ldr	r3, [r7, #20]
 8001492:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001494:	4b13      	ldr	r3, [pc, #76]	@ (80014e4 <_sbrk+0x64>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d102      	bne.n	80014a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800149c:	4b11      	ldr	r3, [pc, #68]	@ (80014e4 <_sbrk+0x64>)
 800149e:	4a12      	ldr	r2, [pc, #72]	@ (80014e8 <_sbrk+0x68>)
 80014a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014a2:	4b10      	ldr	r3, [pc, #64]	@ (80014e4 <_sbrk+0x64>)
 80014a4:	681a      	ldr	r2, [r3, #0]
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	4413      	add	r3, r2
 80014aa:	693a      	ldr	r2, [r7, #16]
 80014ac:	429a      	cmp	r2, r3
 80014ae:	d207      	bcs.n	80014c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014b0:	f005 f90e 	bl	80066d0 <__errno>
 80014b4:	4603      	mov	r3, r0
 80014b6:	220c      	movs	r2, #12
 80014b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014ba:	f04f 33ff 	mov.w	r3, #4294967295
 80014be:	e009      	b.n	80014d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014c0:	4b08      	ldr	r3, [pc, #32]	@ (80014e4 <_sbrk+0x64>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014c6:	4b07      	ldr	r3, [pc, #28]	@ (80014e4 <_sbrk+0x64>)
 80014c8:	681a      	ldr	r2, [r3, #0]
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	4413      	add	r3, r2
 80014ce:	4a05      	ldr	r2, [pc, #20]	@ (80014e4 <_sbrk+0x64>)
 80014d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014d2:	68fb      	ldr	r3, [r7, #12]
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	3718      	adds	r7, #24
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	20020000 	.word	0x20020000
 80014e0:	00000400 	.word	0x00000400
 80014e4:	200001f4 	.word	0x200001f4
 80014e8:	20000478 	.word	0x20000478

080014ec <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80014f0:	4b06      	ldr	r3, [pc, #24]	@ (800150c <SystemInit+0x20>)
 80014f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80014f6:	4a05      	ldr	r2, [pc, #20]	@ (800150c <SystemInit+0x20>)
 80014f8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80014fc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001500:	bf00      	nop
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop
 800150c:	e000ed00 	.word	0xe000ed00

08001510 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b09c      	sub	sp, #112	@ 0x70
 8001514:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001516:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800151a:	2200      	movs	r2, #0
 800151c:	601a      	str	r2, [r3, #0]
 800151e:	605a      	str	r2, [r3, #4]
 8001520:	609a      	str	r2, [r3, #8]
 8001522:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001524:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001528:	2200      	movs	r2, #0
 800152a:	601a      	str	r2, [r3, #0]
 800152c:	605a      	str	r2, [r3, #4]
 800152e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001530:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001534:	2200      	movs	r2, #0
 8001536:	601a      	str	r2, [r3, #0]
 8001538:	605a      	str	r2, [r3, #4]
 800153a:	609a      	str	r2, [r3, #8]
 800153c:	60da      	str	r2, [r3, #12]
 800153e:	611a      	str	r2, [r3, #16]
 8001540:	615a      	str	r2, [r3, #20]
 8001542:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001544:	1d3b      	adds	r3, r7, #4
 8001546:	2234      	movs	r2, #52	@ 0x34
 8001548:	2100      	movs	r1, #0
 800154a:	4618      	mov	r0, r3
 800154c:	f005 f86d 	bl	800662a <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001550:	4b44      	ldr	r3, [pc, #272]	@ (8001664 <MX_TIM1_Init+0x154>)
 8001552:	4a45      	ldr	r2, [pc, #276]	@ (8001668 <MX_TIM1_Init+0x158>)
 8001554:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16999;
 8001556:	4b43      	ldr	r3, [pc, #268]	@ (8001664 <MX_TIM1_Init+0x154>)
 8001558:	f244 2267 	movw	r2, #16999	@ 0x4267
 800155c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800155e:	4b41      	ldr	r3, [pc, #260]	@ (8001664 <MX_TIM1_Init+0x154>)
 8001560:	2200      	movs	r2, #0
 8001562:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 8001564:	4b3f      	ldr	r3, [pc, #252]	@ (8001664 <MX_TIM1_Init+0x154>)
 8001566:	2263      	movs	r2, #99	@ 0x63
 8001568:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800156a:	4b3e      	ldr	r3, [pc, #248]	@ (8001664 <MX_TIM1_Init+0x154>)
 800156c:	2200      	movs	r2, #0
 800156e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001570:	4b3c      	ldr	r3, [pc, #240]	@ (8001664 <MX_TIM1_Init+0x154>)
 8001572:	2200      	movs	r2, #0
 8001574:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001576:	4b3b      	ldr	r3, [pc, #236]	@ (8001664 <MX_TIM1_Init+0x154>)
 8001578:	2200      	movs	r2, #0
 800157a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800157c:	4839      	ldr	r0, [pc, #228]	@ (8001664 <MX_TIM1_Init+0x154>)
 800157e:	f001 fd8b 	bl	8003098 <HAL_TIM_Base_Init>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	d001      	beq.n	800158c <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001588:	f7ff fe74 	bl	8001274 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800158c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001590:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001592:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001596:	4619      	mov	r1, r3
 8001598:	4832      	ldr	r0, [pc, #200]	@ (8001664 <MX_TIM1_Init+0x154>)
 800159a:	f002 faff 	bl	8003b9c <HAL_TIM_ConfigClockSource>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d001      	beq.n	80015a8 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80015a4:	f7ff fe66 	bl	8001274 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 80015a8:	482e      	ldr	r0, [pc, #184]	@ (8001664 <MX_TIM1_Init+0x154>)
 80015aa:	f001 fe45 	bl	8003238 <HAL_TIM_OC_Init>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d001      	beq.n	80015b8 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80015b4:	f7ff fe5e 	bl	8001274 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015b8:	2300      	movs	r3, #0
 80015ba:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80015bc:	2300      	movs	r3, #0
 80015be:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015c0:	2300      	movs	r3, #0
 80015c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80015c4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80015c8:	4619      	mov	r1, r3
 80015ca:	4826      	ldr	r0, [pc, #152]	@ (8001664 <MX_TIM1_Init+0x154>)
 80015cc:	f003 f8c4 	bl	8004758 <HAL_TIMEx_MasterConfigSynchronization>
 80015d0:	4603      	mov	r3, r0
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d001      	beq.n	80015da <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80015d6:	f7ff fe4d 	bl	8001274 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80015da:	2300      	movs	r3, #0
 80015dc:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80015de:	2300      	movs	r3, #0
 80015e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015e2:	2300      	movs	r3, #0
 80015e4:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80015e6:	2300      	movs	r3, #0
 80015e8:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015ea:	2300      	movs	r3, #0
 80015ec:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80015ee:	2300      	movs	r3, #0
 80015f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80015f2:	2300      	movs	r3, #0
 80015f4:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80015f6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80015fa:	2200      	movs	r2, #0
 80015fc:	4619      	mov	r1, r3
 80015fe:	4819      	ldr	r0, [pc, #100]	@ (8001664 <MX_TIM1_Init+0x154>)
 8001600:	f002 f93e 	bl	8003880 <HAL_TIM_OC_ConfigChannel>
 8001604:	4603      	mov	r3, r0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d001      	beq.n	800160e <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 800160a:	f7ff fe33 	bl	8001274 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800160e:	2300      	movs	r3, #0
 8001610:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001612:	2300      	movs	r3, #0
 8001614:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001616:	2300      	movs	r3, #0
 8001618:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800161a:	2300      	movs	r3, #0
 800161c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800161e:	2300      	movs	r3, #0
 8001620:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001622:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001626:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001628:	2300      	movs	r3, #0
 800162a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800162c:	2300      	movs	r3, #0
 800162e:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001630:	2300      	movs	r3, #0
 8001632:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001634:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001638:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 800163a:	2300      	movs	r3, #0
 800163c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800163e:	2300      	movs	r3, #0
 8001640:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001642:	2300      	movs	r3, #0
 8001644:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001646:	1d3b      	adds	r3, r7, #4
 8001648:	4619      	mov	r1, r3
 800164a:	4806      	ldr	r0, [pc, #24]	@ (8001664 <MX_TIM1_Init+0x154>)
 800164c:	f003 f91a 	bl	8004884 <HAL_TIMEx_ConfigBreakDeadTime>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d001      	beq.n	800165a <MX_TIM1_Init+0x14a>
  {
    Error_Handler();
 8001656:	f7ff fe0d 	bl	8001274 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800165a:	bf00      	nop
 800165c:	3770      	adds	r7, #112	@ 0x70
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	200001f8 	.word	0x200001f8
 8001668:	40012c00 	.word	0x40012c00

0800166c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b08e      	sub	sp, #56	@ 0x38
 8001670:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001672:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001676:	2200      	movs	r2, #0
 8001678:	601a      	str	r2, [r3, #0]
 800167a:	605a      	str	r2, [r3, #4]
 800167c:	609a      	str	r2, [r3, #8]
 800167e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001680:	f107 031c 	add.w	r3, r7, #28
 8001684:	2200      	movs	r2, #0
 8001686:	601a      	str	r2, [r3, #0]
 8001688:	605a      	str	r2, [r3, #4]
 800168a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800168c:	463b      	mov	r3, r7
 800168e:	2200      	movs	r2, #0
 8001690:	601a      	str	r2, [r3, #0]
 8001692:	605a      	str	r2, [r3, #4]
 8001694:	609a      	str	r2, [r3, #8]
 8001696:	60da      	str	r2, [r3, #12]
 8001698:	611a      	str	r2, [r3, #16]
 800169a:	615a      	str	r2, [r3, #20]
 800169c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800169e:	4b2d      	ldr	r3, [pc, #180]	@ (8001754 <MX_TIM2_Init+0xe8>)
 80016a0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80016a4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 80016a6:	4b2b      	ldr	r3, [pc, #172]	@ (8001754 <MX_TIM2_Init+0xe8>)
 80016a8:	22a9      	movs	r2, #169	@ 0xa9
 80016aa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016ac:	4b29      	ldr	r3, [pc, #164]	@ (8001754 <MX_TIM2_Init+0xe8>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19999;
 80016b2:	4b28      	ldr	r3, [pc, #160]	@ (8001754 <MX_TIM2_Init+0xe8>)
 80016b4:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80016b8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016ba:	4b26      	ldr	r3, [pc, #152]	@ (8001754 <MX_TIM2_Init+0xe8>)
 80016bc:	2200      	movs	r2, #0
 80016be:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016c0:	4b24      	ldr	r3, [pc, #144]	@ (8001754 <MX_TIM2_Init+0xe8>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80016c6:	4823      	ldr	r0, [pc, #140]	@ (8001754 <MX_TIM2_Init+0xe8>)
 80016c8:	f001 fce6 	bl	8003098 <HAL_TIM_Base_Init>
 80016cc:	4603      	mov	r3, r0
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d001      	beq.n	80016d6 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80016d2:	f7ff fdcf 	bl	8001274 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016d6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016da:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80016dc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80016e0:	4619      	mov	r1, r3
 80016e2:	481c      	ldr	r0, [pc, #112]	@ (8001754 <MX_TIM2_Init+0xe8>)
 80016e4:	f002 fa5a 	bl	8003b9c <HAL_TIM_ConfigClockSource>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d001      	beq.n	80016f2 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80016ee:	f7ff fdc1 	bl	8001274 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80016f2:	4818      	ldr	r0, [pc, #96]	@ (8001754 <MX_TIM2_Init+0xe8>)
 80016f4:	f001 fe01 	bl	80032fa <HAL_TIM_PWM_Init>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80016fe:	f7ff fdb9 	bl	8001274 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001702:	2300      	movs	r3, #0
 8001704:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001706:	2300      	movs	r3, #0
 8001708:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800170a:	f107 031c 	add.w	r3, r7, #28
 800170e:	4619      	mov	r1, r3
 8001710:	4810      	ldr	r0, [pc, #64]	@ (8001754 <MX_TIM2_Init+0xe8>)
 8001712:	f003 f821 	bl	8004758 <HAL_TIMEx_MasterConfigSynchronization>
 8001716:	4603      	mov	r3, r0
 8001718:	2b00      	cmp	r3, #0
 800171a:	d001      	beq.n	8001720 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 800171c:	f7ff fdaa 	bl	8001274 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001720:	2360      	movs	r3, #96	@ 0x60
 8001722:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001724:	2300      	movs	r3, #0
 8001726:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001728:	2300      	movs	r3, #0
 800172a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800172c:	2300      	movs	r3, #0
 800172e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001730:	463b      	mov	r3, r7
 8001732:	2200      	movs	r2, #0
 8001734:	4619      	mov	r1, r3
 8001736:	4807      	ldr	r0, [pc, #28]	@ (8001754 <MX_TIM2_Init+0xe8>)
 8001738:	f002 f91c 	bl	8003974 <HAL_TIM_PWM_ConfigChannel>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d001      	beq.n	8001746 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8001742:	f7ff fd97 	bl	8001274 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001746:	4803      	ldr	r0, [pc, #12]	@ (8001754 <MX_TIM2_Init+0xe8>)
 8001748:	f000 f838 	bl	80017bc <HAL_TIM_MspPostInit>

}
 800174c:	bf00      	nop
 800174e:	3738      	adds	r7, #56	@ 0x38
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}
 8001754:	20000244 	.word	0x20000244

08001758 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001758:	b480      	push	{r7}
 800175a:	b085      	sub	sp, #20
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4a13      	ldr	r2, [pc, #76]	@ (80017b4 <HAL_TIM_Base_MspInit+0x5c>)
 8001766:	4293      	cmp	r3, r2
 8001768:	d10c      	bne.n	8001784 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800176a:	4b13      	ldr	r3, [pc, #76]	@ (80017b8 <HAL_TIM_Base_MspInit+0x60>)
 800176c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800176e:	4a12      	ldr	r2, [pc, #72]	@ (80017b8 <HAL_TIM_Base_MspInit+0x60>)
 8001770:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001774:	6613      	str	r3, [r2, #96]	@ 0x60
 8001776:	4b10      	ldr	r3, [pc, #64]	@ (80017b8 <HAL_TIM_Base_MspInit+0x60>)
 8001778:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800177a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800177e:	60fb      	str	r3, [r7, #12]
 8001780:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001782:	e010      	b.n	80017a6 <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM2)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800178c:	d10b      	bne.n	80017a6 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800178e:	4b0a      	ldr	r3, [pc, #40]	@ (80017b8 <HAL_TIM_Base_MspInit+0x60>)
 8001790:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001792:	4a09      	ldr	r2, [pc, #36]	@ (80017b8 <HAL_TIM_Base_MspInit+0x60>)
 8001794:	f043 0301 	orr.w	r3, r3, #1
 8001798:	6593      	str	r3, [r2, #88]	@ 0x58
 800179a:	4b07      	ldr	r3, [pc, #28]	@ (80017b8 <HAL_TIM_Base_MspInit+0x60>)
 800179c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800179e:	f003 0301 	and.w	r3, r3, #1
 80017a2:	60bb      	str	r3, [r7, #8]
 80017a4:	68bb      	ldr	r3, [r7, #8]
}
 80017a6:	bf00      	nop
 80017a8:	3714      	adds	r7, #20
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr
 80017b2:	bf00      	nop
 80017b4:	40012c00 	.word	0x40012c00
 80017b8:	40021000 	.word	0x40021000

080017bc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b088      	sub	sp, #32
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017c4:	f107 030c 	add.w	r3, r7, #12
 80017c8:	2200      	movs	r2, #0
 80017ca:	601a      	str	r2, [r3, #0]
 80017cc:	605a      	str	r2, [r3, #4]
 80017ce:	609a      	str	r2, [r3, #8]
 80017d0:	60da      	str	r2, [r3, #12]
 80017d2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80017dc:	d11c      	bne.n	8001818 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017de:	4b10      	ldr	r3, [pc, #64]	@ (8001820 <HAL_TIM_MspPostInit+0x64>)
 80017e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017e2:	4a0f      	ldr	r2, [pc, #60]	@ (8001820 <HAL_TIM_MspPostInit+0x64>)
 80017e4:	f043 0301 	orr.w	r3, r3, #1
 80017e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017ea:	4b0d      	ldr	r3, [pc, #52]	@ (8001820 <HAL_TIM_MspPostInit+0x64>)
 80017ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ee:	f003 0301 	and.w	r3, r3, #1
 80017f2:	60bb      	str	r3, [r7, #8]
 80017f4:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80017f6:	2301      	movs	r3, #1
 80017f8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017fa:	2302      	movs	r3, #2
 80017fc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017fe:	2300      	movs	r3, #0
 8001800:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001802:	2300      	movs	r3, #0
 8001804:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001806:	2301      	movs	r3, #1
 8001808:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800180a:	f107 030c 	add.w	r3, r7, #12
 800180e:	4619      	mov	r1, r3
 8001810:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001814:	f000 fa52 	bl	8001cbc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001818:	bf00      	nop
 800181a:	3720      	adds	r7, #32
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	40021000 	.word	0x40021000

08001824 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001828:	4b21      	ldr	r3, [pc, #132]	@ (80018b0 <MX_LPUART1_UART_Init+0x8c>)
 800182a:	4a22      	ldr	r2, [pc, #136]	@ (80018b4 <MX_LPUART1_UART_Init+0x90>)
 800182c:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800182e:	4b20      	ldr	r3, [pc, #128]	@ (80018b0 <MX_LPUART1_UART_Init+0x8c>)
 8001830:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001834:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001836:	4b1e      	ldr	r3, [pc, #120]	@ (80018b0 <MX_LPUART1_UART_Init+0x8c>)
 8001838:	2200      	movs	r2, #0
 800183a:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 800183c:	4b1c      	ldr	r3, [pc, #112]	@ (80018b0 <MX_LPUART1_UART_Init+0x8c>)
 800183e:	2200      	movs	r2, #0
 8001840:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001842:	4b1b      	ldr	r3, [pc, #108]	@ (80018b0 <MX_LPUART1_UART_Init+0x8c>)
 8001844:	2200      	movs	r2, #0
 8001846:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001848:	4b19      	ldr	r3, [pc, #100]	@ (80018b0 <MX_LPUART1_UART_Init+0x8c>)
 800184a:	220c      	movs	r2, #12
 800184c:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800184e:	4b18      	ldr	r3, [pc, #96]	@ (80018b0 <MX_LPUART1_UART_Init+0x8c>)
 8001850:	2200      	movs	r2, #0
 8001852:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001854:	4b16      	ldr	r3, [pc, #88]	@ (80018b0 <MX_LPUART1_UART_Init+0x8c>)
 8001856:	2200      	movs	r2, #0
 8001858:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800185a:	4b15      	ldr	r3, [pc, #84]	@ (80018b0 <MX_LPUART1_UART_Init+0x8c>)
 800185c:	2200      	movs	r2, #0
 800185e:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001860:	4b13      	ldr	r3, [pc, #76]	@ (80018b0 <MX_LPUART1_UART_Init+0x8c>)
 8001862:	2200      	movs	r2, #0
 8001864:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001866:	4812      	ldr	r0, [pc, #72]	@ (80018b0 <MX_LPUART1_UART_Init+0x8c>)
 8001868:	f003 f8e6 	bl	8004a38 <HAL_UART_Init>
 800186c:	4603      	mov	r3, r0
 800186e:	2b00      	cmp	r3, #0
 8001870:	d001      	beq.n	8001876 <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8001872:	f7ff fcff 	bl	8001274 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001876:	2100      	movs	r1, #0
 8001878:	480d      	ldr	r0, [pc, #52]	@ (80018b0 <MX_LPUART1_UART_Init+0x8c>)
 800187a:	f003 fe81 	bl	8005580 <HAL_UARTEx_SetTxFifoThreshold>
 800187e:	4603      	mov	r3, r0
 8001880:	2b00      	cmp	r3, #0
 8001882:	d001      	beq.n	8001888 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8001884:	f7ff fcf6 	bl	8001274 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001888:	2100      	movs	r1, #0
 800188a:	4809      	ldr	r0, [pc, #36]	@ (80018b0 <MX_LPUART1_UART_Init+0x8c>)
 800188c:	f003 feb6 	bl	80055fc <HAL_UARTEx_SetRxFifoThreshold>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d001      	beq.n	800189a <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8001896:	f7ff fced 	bl	8001274 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800189a:	4805      	ldr	r0, [pc, #20]	@ (80018b0 <MX_LPUART1_UART_Init+0x8c>)
 800189c:	f003 fe37 	bl	800550e <HAL_UARTEx_DisableFifoMode>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d001      	beq.n	80018aa <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 80018a6:	f7ff fce5 	bl	8001274 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80018aa:	bf00      	nop
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	20000290 	.word	0x20000290
 80018b4:	40008000 	.word	0x40008000

080018b8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b09e      	sub	sp, #120	@ 0x78
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80018c4:	2200      	movs	r2, #0
 80018c6:	601a      	str	r2, [r3, #0]
 80018c8:	605a      	str	r2, [r3, #4]
 80018ca:	609a      	str	r2, [r3, #8]
 80018cc:	60da      	str	r2, [r3, #12]
 80018ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018d0:	f107 0310 	add.w	r3, r7, #16
 80018d4:	2254      	movs	r2, #84	@ 0x54
 80018d6:	2100      	movs	r1, #0
 80018d8:	4618      	mov	r0, r3
 80018da:	f004 fea6 	bl	800662a <memset>
  if(uartHandle->Instance==LPUART1)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	4a1f      	ldr	r2, [pc, #124]	@ (8001960 <HAL_UART_MspInit+0xa8>)
 80018e4:	4293      	cmp	r3, r2
 80018e6:	d136      	bne.n	8001956 <HAL_UART_MspInit+0x9e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80018e8:	2320      	movs	r3, #32
 80018ea:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80018ec:	2300      	movs	r3, #0
 80018ee:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018f0:	f107 0310 	add.w	r3, r7, #16
 80018f4:	4618      	mov	r0, r3
 80018f6:	f001 f981 	bl	8002bfc <HAL_RCCEx_PeriphCLKConfig>
 80018fa:	4603      	mov	r3, r0
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d001      	beq.n	8001904 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001900:	f7ff fcb8 	bl	8001274 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001904:	4b17      	ldr	r3, [pc, #92]	@ (8001964 <HAL_UART_MspInit+0xac>)
 8001906:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001908:	4a16      	ldr	r2, [pc, #88]	@ (8001964 <HAL_UART_MspInit+0xac>)
 800190a:	f043 0301 	orr.w	r3, r3, #1
 800190e:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001910:	4b14      	ldr	r3, [pc, #80]	@ (8001964 <HAL_UART_MspInit+0xac>)
 8001912:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001914:	f003 0301 	and.w	r3, r3, #1
 8001918:	60fb      	str	r3, [r7, #12]
 800191a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800191c:	4b11      	ldr	r3, [pc, #68]	@ (8001964 <HAL_UART_MspInit+0xac>)
 800191e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001920:	4a10      	ldr	r2, [pc, #64]	@ (8001964 <HAL_UART_MspInit+0xac>)
 8001922:	f043 0301 	orr.w	r3, r3, #1
 8001926:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001928:	4b0e      	ldr	r3, [pc, #56]	@ (8001964 <HAL_UART_MspInit+0xac>)
 800192a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800192c:	f003 0301 	and.w	r3, r3, #1
 8001930:	60bb      	str	r3, [r7, #8]
 8001932:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8001934:	230c      	movs	r3, #12
 8001936:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001938:	2302      	movs	r3, #2
 800193a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193c:	2300      	movs	r3, #0
 800193e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001940:	2300      	movs	r3, #0
 8001942:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8001944:	230c      	movs	r3, #12
 8001946:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001948:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800194c:	4619      	mov	r1, r3
 800194e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001952:	f000 f9b3 	bl	8001cbc <HAL_GPIO_Init>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 8001956:	bf00      	nop
 8001958:	3778      	adds	r7, #120	@ 0x78
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	40008000 	.word	0x40008000
 8001964:	40021000 	.word	0x40021000

08001968 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001968:	480d      	ldr	r0, [pc, #52]	@ (80019a0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800196a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 800196c:	f7ff fdbe 	bl	80014ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001970:	480c      	ldr	r0, [pc, #48]	@ (80019a4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001972:	490d      	ldr	r1, [pc, #52]	@ (80019a8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001974:	4a0d      	ldr	r2, [pc, #52]	@ (80019ac <LoopForever+0xe>)
  movs r3, #0
 8001976:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001978:	e002      	b.n	8001980 <LoopCopyDataInit>

0800197a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800197a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800197c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800197e:	3304      	adds	r3, #4

08001980 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001980:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001982:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001984:	d3f9      	bcc.n	800197a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001986:	4a0a      	ldr	r2, [pc, #40]	@ (80019b0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001988:	4c0a      	ldr	r4, [pc, #40]	@ (80019b4 <LoopForever+0x16>)
  movs r3, #0
 800198a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800198c:	e001      	b.n	8001992 <LoopFillZerobss>

0800198e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800198e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001990:	3204      	adds	r2, #4

08001992 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001992:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001994:	d3fb      	bcc.n	800198e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001996:	f004 fea1 	bl	80066dc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800199a:	f7ff fbd7 	bl	800114c <main>

0800199e <LoopForever>:

LoopForever:
    b LoopForever
 800199e:	e7fe      	b.n	800199e <LoopForever>
  ldr   r0, =_estack
 80019a0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80019a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019a8:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80019ac:	0800a274 	.word	0x0800a274
  ldr r2, =_sbss
 80019b0:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80019b4:	20000474 	.word	0x20000474

080019b8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80019b8:	e7fe      	b.n	80019b8 <ADC1_2_IRQHandler>

080019ba <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019ba:	b580      	push	{r7, lr}
 80019bc:	b082      	sub	sp, #8
 80019be:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80019c0:	2300      	movs	r3, #0
 80019c2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019c4:	2003      	movs	r0, #3
 80019c6:	f000 f939 	bl	8001c3c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80019ca:	2000      	movs	r0, #0
 80019cc:	f000 f80e 	bl	80019ec <HAL_InitTick>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d002      	beq.n	80019dc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80019d6:	2301      	movs	r3, #1
 80019d8:	71fb      	strb	r3, [r7, #7]
 80019da:	e001      	b.n	80019e0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80019dc:	f7ff fc50 	bl	8001280 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80019e0:	79fb      	ldrb	r3, [r7, #7]

}
 80019e2:	4618      	mov	r0, r3
 80019e4:	3708      	adds	r7, #8
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
	...

080019ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b084      	sub	sp, #16
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80019f4:	2300      	movs	r3, #0
 80019f6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80019f8:	4b16      	ldr	r3, [pc, #88]	@ (8001a54 <HAL_InitTick+0x68>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d022      	beq.n	8001a46 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001a00:	4b15      	ldr	r3, [pc, #84]	@ (8001a58 <HAL_InitTick+0x6c>)
 8001a02:	681a      	ldr	r2, [r3, #0]
 8001a04:	4b13      	ldr	r3, [pc, #76]	@ (8001a54 <HAL_InitTick+0x68>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001a0c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001a10:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a14:	4618      	mov	r0, r3
 8001a16:	f000 f944 	bl	8001ca2 <HAL_SYSTICK_Config>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d10f      	bne.n	8001a40 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2b0f      	cmp	r3, #15
 8001a24:	d809      	bhi.n	8001a3a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a26:	2200      	movs	r2, #0
 8001a28:	6879      	ldr	r1, [r7, #4]
 8001a2a:	f04f 30ff 	mov.w	r0, #4294967295
 8001a2e:	f000 f910 	bl	8001c52 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a32:	4a0a      	ldr	r2, [pc, #40]	@ (8001a5c <HAL_InitTick+0x70>)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6013      	str	r3, [r2, #0]
 8001a38:	e007      	b.n	8001a4a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	73fb      	strb	r3, [r7, #15]
 8001a3e:	e004      	b.n	8001a4a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001a40:	2301      	movs	r3, #1
 8001a42:	73fb      	strb	r3, [r7, #15]
 8001a44:	e001      	b.n	8001a4a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001a46:	2301      	movs	r3, #1
 8001a48:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001a4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	3710      	adds	r7, #16
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	20000008 	.word	0x20000008
 8001a58:	20000000 	.word	0x20000000
 8001a5c:	20000004 	.word	0x20000004

08001a60 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a60:	b480      	push	{r7}
 8001a62:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a64:	4b05      	ldr	r3, [pc, #20]	@ (8001a7c <HAL_IncTick+0x1c>)
 8001a66:	681a      	ldr	r2, [r3, #0]
 8001a68:	4b05      	ldr	r3, [pc, #20]	@ (8001a80 <HAL_IncTick+0x20>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4413      	add	r3, r2
 8001a6e:	4a03      	ldr	r2, [pc, #12]	@ (8001a7c <HAL_IncTick+0x1c>)
 8001a70:	6013      	str	r3, [r2, #0]
}
 8001a72:	bf00      	nop
 8001a74:	46bd      	mov	sp, r7
 8001a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7a:	4770      	bx	lr
 8001a7c:	20000324 	.word	0x20000324
 8001a80:	20000008 	.word	0x20000008

08001a84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0
  return uwTick;
 8001a88:	4b03      	ldr	r3, [pc, #12]	@ (8001a98 <HAL_GetTick+0x14>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr
 8001a96:	bf00      	nop
 8001a98:	20000324 	.word	0x20000324

08001a9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b085      	sub	sp, #20
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	f003 0307 	and.w	r3, r3, #7
 8001aaa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001aac:	4b0c      	ldr	r3, [pc, #48]	@ (8001ae0 <__NVIC_SetPriorityGrouping+0x44>)
 8001aae:	68db      	ldr	r3, [r3, #12]
 8001ab0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ab2:	68ba      	ldr	r2, [r7, #8]
 8001ab4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ab8:	4013      	ands	r3, r2
 8001aba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ac0:	68bb      	ldr	r3, [r7, #8]
 8001ac2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ac4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ac8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001acc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ace:	4a04      	ldr	r2, [pc, #16]	@ (8001ae0 <__NVIC_SetPriorityGrouping+0x44>)
 8001ad0:	68bb      	ldr	r3, [r7, #8]
 8001ad2:	60d3      	str	r3, [r2, #12]
}
 8001ad4:	bf00      	nop
 8001ad6:	3714      	adds	r7, #20
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ade:	4770      	bx	lr
 8001ae0:	e000ed00 	.word	0xe000ed00

08001ae4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ae8:	4b04      	ldr	r3, [pc, #16]	@ (8001afc <__NVIC_GetPriorityGrouping+0x18>)
 8001aea:	68db      	ldr	r3, [r3, #12]
 8001aec:	0a1b      	lsrs	r3, r3, #8
 8001aee:	f003 0307 	and.w	r3, r3, #7
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	46bd      	mov	sp, r7
 8001af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afa:	4770      	bx	lr
 8001afc:	e000ed00 	.word	0xe000ed00

08001b00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b00:	b480      	push	{r7}
 8001b02:	b083      	sub	sp, #12
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	4603      	mov	r3, r0
 8001b08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	db0b      	blt.n	8001b2a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b12:	79fb      	ldrb	r3, [r7, #7]
 8001b14:	f003 021f 	and.w	r2, r3, #31
 8001b18:	4907      	ldr	r1, [pc, #28]	@ (8001b38 <__NVIC_EnableIRQ+0x38>)
 8001b1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b1e:	095b      	lsrs	r3, r3, #5
 8001b20:	2001      	movs	r0, #1
 8001b22:	fa00 f202 	lsl.w	r2, r0, r2
 8001b26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001b2a:	bf00      	nop
 8001b2c:	370c      	adds	r7, #12
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b34:	4770      	bx	lr
 8001b36:	bf00      	nop
 8001b38:	e000e100 	.word	0xe000e100

08001b3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b083      	sub	sp, #12
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	4603      	mov	r3, r0
 8001b44:	6039      	str	r1, [r7, #0]
 8001b46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	db0a      	blt.n	8001b66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	b2da      	uxtb	r2, r3
 8001b54:	490c      	ldr	r1, [pc, #48]	@ (8001b88 <__NVIC_SetPriority+0x4c>)
 8001b56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b5a:	0112      	lsls	r2, r2, #4
 8001b5c:	b2d2      	uxtb	r2, r2
 8001b5e:	440b      	add	r3, r1
 8001b60:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b64:	e00a      	b.n	8001b7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	b2da      	uxtb	r2, r3
 8001b6a:	4908      	ldr	r1, [pc, #32]	@ (8001b8c <__NVIC_SetPriority+0x50>)
 8001b6c:	79fb      	ldrb	r3, [r7, #7]
 8001b6e:	f003 030f 	and.w	r3, r3, #15
 8001b72:	3b04      	subs	r3, #4
 8001b74:	0112      	lsls	r2, r2, #4
 8001b76:	b2d2      	uxtb	r2, r2
 8001b78:	440b      	add	r3, r1
 8001b7a:	761a      	strb	r2, [r3, #24]
}
 8001b7c:	bf00      	nop
 8001b7e:	370c      	adds	r7, #12
 8001b80:	46bd      	mov	sp, r7
 8001b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b86:	4770      	bx	lr
 8001b88:	e000e100 	.word	0xe000e100
 8001b8c:	e000ed00 	.word	0xe000ed00

08001b90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b90:	b480      	push	{r7}
 8001b92:	b089      	sub	sp, #36	@ 0x24
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	60f8      	str	r0, [r7, #12]
 8001b98:	60b9      	str	r1, [r7, #8]
 8001b9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	f003 0307 	and.w	r3, r3, #7
 8001ba2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ba4:	69fb      	ldr	r3, [r7, #28]
 8001ba6:	f1c3 0307 	rsb	r3, r3, #7
 8001baa:	2b04      	cmp	r3, #4
 8001bac:	bf28      	it	cs
 8001bae:	2304      	movcs	r3, #4
 8001bb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bb2:	69fb      	ldr	r3, [r7, #28]
 8001bb4:	3304      	adds	r3, #4
 8001bb6:	2b06      	cmp	r3, #6
 8001bb8:	d902      	bls.n	8001bc0 <NVIC_EncodePriority+0x30>
 8001bba:	69fb      	ldr	r3, [r7, #28]
 8001bbc:	3b03      	subs	r3, #3
 8001bbe:	e000      	b.n	8001bc2 <NVIC_EncodePriority+0x32>
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bc4:	f04f 32ff 	mov.w	r2, #4294967295
 8001bc8:	69bb      	ldr	r3, [r7, #24]
 8001bca:	fa02 f303 	lsl.w	r3, r2, r3
 8001bce:	43da      	mvns	r2, r3
 8001bd0:	68bb      	ldr	r3, [r7, #8]
 8001bd2:	401a      	ands	r2, r3
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bd8:	f04f 31ff 	mov.w	r1, #4294967295
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	fa01 f303 	lsl.w	r3, r1, r3
 8001be2:	43d9      	mvns	r1, r3
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001be8:	4313      	orrs	r3, r2
         );
}
 8001bea:	4618      	mov	r0, r3
 8001bec:	3724      	adds	r7, #36	@ 0x24
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf4:	4770      	bx	lr
	...

08001bf8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b082      	sub	sp, #8
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	3b01      	subs	r3, #1
 8001c04:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c08:	d301      	bcc.n	8001c0e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	e00f      	b.n	8001c2e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c0e:	4a0a      	ldr	r2, [pc, #40]	@ (8001c38 <SysTick_Config+0x40>)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	3b01      	subs	r3, #1
 8001c14:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c16:	210f      	movs	r1, #15
 8001c18:	f04f 30ff 	mov.w	r0, #4294967295
 8001c1c:	f7ff ff8e 	bl	8001b3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c20:	4b05      	ldr	r3, [pc, #20]	@ (8001c38 <SysTick_Config+0x40>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c26:	4b04      	ldr	r3, [pc, #16]	@ (8001c38 <SysTick_Config+0x40>)
 8001c28:	2207      	movs	r2, #7
 8001c2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c2c:	2300      	movs	r3, #0
}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	3708      	adds	r7, #8
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	e000e010 	.word	0xe000e010

08001c3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b082      	sub	sp, #8
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c44:	6878      	ldr	r0, [r7, #4]
 8001c46:	f7ff ff29 	bl	8001a9c <__NVIC_SetPriorityGrouping>
}
 8001c4a:	bf00      	nop
 8001c4c:	3708      	adds	r7, #8
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}

08001c52 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c52:	b580      	push	{r7, lr}
 8001c54:	b086      	sub	sp, #24
 8001c56:	af00      	add	r7, sp, #0
 8001c58:	4603      	mov	r3, r0
 8001c5a:	60b9      	str	r1, [r7, #8]
 8001c5c:	607a      	str	r2, [r7, #4]
 8001c5e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001c60:	f7ff ff40 	bl	8001ae4 <__NVIC_GetPriorityGrouping>
 8001c64:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c66:	687a      	ldr	r2, [r7, #4]
 8001c68:	68b9      	ldr	r1, [r7, #8]
 8001c6a:	6978      	ldr	r0, [r7, #20]
 8001c6c:	f7ff ff90 	bl	8001b90 <NVIC_EncodePriority>
 8001c70:	4602      	mov	r2, r0
 8001c72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c76:	4611      	mov	r1, r2
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f7ff ff5f 	bl	8001b3c <__NVIC_SetPriority>
}
 8001c7e:	bf00      	nop
 8001c80:	3718      	adds	r7, #24
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}

08001c86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c86:	b580      	push	{r7, lr}
 8001c88:	b082      	sub	sp, #8
 8001c8a:	af00      	add	r7, sp, #0
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c94:	4618      	mov	r0, r3
 8001c96:	f7ff ff33 	bl	8001b00 <__NVIC_EnableIRQ>
}
 8001c9a:	bf00      	nop
 8001c9c:	3708      	adds	r7, #8
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}

08001ca2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ca2:	b580      	push	{r7, lr}
 8001ca4:	b082      	sub	sp, #8
 8001ca6:	af00      	add	r7, sp, #0
 8001ca8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001caa:	6878      	ldr	r0, [r7, #4]
 8001cac:	f7ff ffa4 	bl	8001bf8 <SysTick_Config>
 8001cb0:	4603      	mov	r3, r0
}
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	3708      	adds	r7, #8
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}
	...

08001cbc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	b087      	sub	sp, #28
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
 8001cc4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001cca:	e15a      	b.n	8001f82 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	681a      	ldr	r2, [r3, #0]
 8001cd0:	2101      	movs	r1, #1
 8001cd2:	697b      	ldr	r3, [r7, #20]
 8001cd4:	fa01 f303 	lsl.w	r3, r1, r3
 8001cd8:	4013      	ands	r3, r2
 8001cda:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	f000 814c 	beq.w	8001f7c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	f003 0303 	and.w	r3, r3, #3
 8001cec:	2b01      	cmp	r3, #1
 8001cee:	d005      	beq.n	8001cfc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	685b      	ldr	r3, [r3, #4]
 8001cf4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001cf8:	2b02      	cmp	r3, #2
 8001cfa:	d130      	bne.n	8001d5e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	689b      	ldr	r3, [r3, #8]
 8001d00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001d02:	697b      	ldr	r3, [r7, #20]
 8001d04:	005b      	lsls	r3, r3, #1
 8001d06:	2203      	movs	r2, #3
 8001d08:	fa02 f303 	lsl.w	r3, r2, r3
 8001d0c:	43db      	mvns	r3, r3
 8001d0e:	693a      	ldr	r2, [r7, #16]
 8001d10:	4013      	ands	r3, r2
 8001d12:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	68da      	ldr	r2, [r3, #12]
 8001d18:	697b      	ldr	r3, [r7, #20]
 8001d1a:	005b      	lsls	r3, r3, #1
 8001d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d20:	693a      	ldr	r2, [r7, #16]
 8001d22:	4313      	orrs	r3, r2
 8001d24:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	693a      	ldr	r2, [r7, #16]
 8001d2a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	685b      	ldr	r3, [r3, #4]
 8001d30:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001d32:	2201      	movs	r2, #1
 8001d34:	697b      	ldr	r3, [r7, #20]
 8001d36:	fa02 f303 	lsl.w	r3, r2, r3
 8001d3a:	43db      	mvns	r3, r3
 8001d3c:	693a      	ldr	r2, [r7, #16]
 8001d3e:	4013      	ands	r3, r2
 8001d40:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	091b      	lsrs	r3, r3, #4
 8001d48:	f003 0201 	and.w	r2, r3, #1
 8001d4c:	697b      	ldr	r3, [r7, #20]
 8001d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d52:	693a      	ldr	r2, [r7, #16]
 8001d54:	4313      	orrs	r3, r2
 8001d56:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	693a      	ldr	r2, [r7, #16]
 8001d5c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	f003 0303 	and.w	r3, r3, #3
 8001d66:	2b03      	cmp	r3, #3
 8001d68:	d017      	beq.n	8001d9a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	68db      	ldr	r3, [r3, #12]
 8001d6e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001d70:	697b      	ldr	r3, [r7, #20]
 8001d72:	005b      	lsls	r3, r3, #1
 8001d74:	2203      	movs	r2, #3
 8001d76:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7a:	43db      	mvns	r3, r3
 8001d7c:	693a      	ldr	r2, [r7, #16]
 8001d7e:	4013      	ands	r3, r2
 8001d80:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	689a      	ldr	r2, [r3, #8]
 8001d86:	697b      	ldr	r3, [r7, #20]
 8001d88:	005b      	lsls	r3, r3, #1
 8001d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d8e:	693a      	ldr	r2, [r7, #16]
 8001d90:	4313      	orrs	r3, r2
 8001d92:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	693a      	ldr	r2, [r7, #16]
 8001d98:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	f003 0303 	and.w	r3, r3, #3
 8001da2:	2b02      	cmp	r3, #2
 8001da4:	d123      	bne.n	8001dee <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001da6:	697b      	ldr	r3, [r7, #20]
 8001da8:	08da      	lsrs	r2, r3, #3
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	3208      	adds	r2, #8
 8001dae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001db2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001db4:	697b      	ldr	r3, [r7, #20]
 8001db6:	f003 0307 	and.w	r3, r3, #7
 8001dba:	009b      	lsls	r3, r3, #2
 8001dbc:	220f      	movs	r2, #15
 8001dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc2:	43db      	mvns	r3, r3
 8001dc4:	693a      	ldr	r2, [r7, #16]
 8001dc6:	4013      	ands	r3, r2
 8001dc8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	691a      	ldr	r2, [r3, #16]
 8001dce:	697b      	ldr	r3, [r7, #20]
 8001dd0:	f003 0307 	and.w	r3, r3, #7
 8001dd4:	009b      	lsls	r3, r3, #2
 8001dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dda:	693a      	ldr	r2, [r7, #16]
 8001ddc:	4313      	orrs	r3, r2
 8001dde:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001de0:	697b      	ldr	r3, [r7, #20]
 8001de2:	08da      	lsrs	r2, r3, #3
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	3208      	adds	r2, #8
 8001de8:	6939      	ldr	r1, [r7, #16]
 8001dea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001df4:	697b      	ldr	r3, [r7, #20]
 8001df6:	005b      	lsls	r3, r3, #1
 8001df8:	2203      	movs	r2, #3
 8001dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfe:	43db      	mvns	r3, r3
 8001e00:	693a      	ldr	r2, [r7, #16]
 8001e02:	4013      	ands	r3, r2
 8001e04:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	f003 0203 	and.w	r2, r3, #3
 8001e0e:	697b      	ldr	r3, [r7, #20]
 8001e10:	005b      	lsls	r3, r3, #1
 8001e12:	fa02 f303 	lsl.w	r3, r2, r3
 8001e16:	693a      	ldr	r2, [r7, #16]
 8001e18:	4313      	orrs	r3, r2
 8001e1a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	693a      	ldr	r2, [r7, #16]
 8001e20:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	f000 80a6 	beq.w	8001f7c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e30:	4b5b      	ldr	r3, [pc, #364]	@ (8001fa0 <HAL_GPIO_Init+0x2e4>)
 8001e32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e34:	4a5a      	ldr	r2, [pc, #360]	@ (8001fa0 <HAL_GPIO_Init+0x2e4>)
 8001e36:	f043 0301 	orr.w	r3, r3, #1
 8001e3a:	6613      	str	r3, [r2, #96]	@ 0x60
 8001e3c:	4b58      	ldr	r3, [pc, #352]	@ (8001fa0 <HAL_GPIO_Init+0x2e4>)
 8001e3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e40:	f003 0301 	and.w	r3, r3, #1
 8001e44:	60bb      	str	r3, [r7, #8]
 8001e46:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e48:	4a56      	ldr	r2, [pc, #344]	@ (8001fa4 <HAL_GPIO_Init+0x2e8>)
 8001e4a:	697b      	ldr	r3, [r7, #20]
 8001e4c:	089b      	lsrs	r3, r3, #2
 8001e4e:	3302      	adds	r3, #2
 8001e50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e54:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001e56:	697b      	ldr	r3, [r7, #20]
 8001e58:	f003 0303 	and.w	r3, r3, #3
 8001e5c:	009b      	lsls	r3, r3, #2
 8001e5e:	220f      	movs	r2, #15
 8001e60:	fa02 f303 	lsl.w	r3, r2, r3
 8001e64:	43db      	mvns	r3, r3
 8001e66:	693a      	ldr	r2, [r7, #16]
 8001e68:	4013      	ands	r3, r2
 8001e6a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001e72:	d01f      	beq.n	8001eb4 <HAL_GPIO_Init+0x1f8>
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	4a4c      	ldr	r2, [pc, #304]	@ (8001fa8 <HAL_GPIO_Init+0x2ec>)
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	d019      	beq.n	8001eb0 <HAL_GPIO_Init+0x1f4>
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	4a4b      	ldr	r2, [pc, #300]	@ (8001fac <HAL_GPIO_Init+0x2f0>)
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d013      	beq.n	8001eac <HAL_GPIO_Init+0x1f0>
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	4a4a      	ldr	r2, [pc, #296]	@ (8001fb0 <HAL_GPIO_Init+0x2f4>)
 8001e88:	4293      	cmp	r3, r2
 8001e8a:	d00d      	beq.n	8001ea8 <HAL_GPIO_Init+0x1ec>
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	4a49      	ldr	r2, [pc, #292]	@ (8001fb4 <HAL_GPIO_Init+0x2f8>)
 8001e90:	4293      	cmp	r3, r2
 8001e92:	d007      	beq.n	8001ea4 <HAL_GPIO_Init+0x1e8>
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	4a48      	ldr	r2, [pc, #288]	@ (8001fb8 <HAL_GPIO_Init+0x2fc>)
 8001e98:	4293      	cmp	r3, r2
 8001e9a:	d101      	bne.n	8001ea0 <HAL_GPIO_Init+0x1e4>
 8001e9c:	2305      	movs	r3, #5
 8001e9e:	e00a      	b.n	8001eb6 <HAL_GPIO_Init+0x1fa>
 8001ea0:	2306      	movs	r3, #6
 8001ea2:	e008      	b.n	8001eb6 <HAL_GPIO_Init+0x1fa>
 8001ea4:	2304      	movs	r3, #4
 8001ea6:	e006      	b.n	8001eb6 <HAL_GPIO_Init+0x1fa>
 8001ea8:	2303      	movs	r3, #3
 8001eaa:	e004      	b.n	8001eb6 <HAL_GPIO_Init+0x1fa>
 8001eac:	2302      	movs	r3, #2
 8001eae:	e002      	b.n	8001eb6 <HAL_GPIO_Init+0x1fa>
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	e000      	b.n	8001eb6 <HAL_GPIO_Init+0x1fa>
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	697a      	ldr	r2, [r7, #20]
 8001eb8:	f002 0203 	and.w	r2, r2, #3
 8001ebc:	0092      	lsls	r2, r2, #2
 8001ebe:	4093      	lsls	r3, r2
 8001ec0:	693a      	ldr	r2, [r7, #16]
 8001ec2:	4313      	orrs	r3, r2
 8001ec4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ec6:	4937      	ldr	r1, [pc, #220]	@ (8001fa4 <HAL_GPIO_Init+0x2e8>)
 8001ec8:	697b      	ldr	r3, [r7, #20]
 8001eca:	089b      	lsrs	r3, r3, #2
 8001ecc:	3302      	adds	r3, #2
 8001ece:	693a      	ldr	r2, [r7, #16]
 8001ed0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001ed4:	4b39      	ldr	r3, [pc, #228]	@ (8001fbc <HAL_GPIO_Init+0x300>)
 8001ed6:	689b      	ldr	r3, [r3, #8]
 8001ed8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	43db      	mvns	r3, r3
 8001ede:	693a      	ldr	r2, [r7, #16]
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d003      	beq.n	8001ef8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001ef0:	693a      	ldr	r2, [r7, #16]
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001ef8:	4a30      	ldr	r2, [pc, #192]	@ (8001fbc <HAL_GPIO_Init+0x300>)
 8001efa:	693b      	ldr	r3, [r7, #16]
 8001efc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001efe:	4b2f      	ldr	r3, [pc, #188]	@ (8001fbc <HAL_GPIO_Init+0x300>)
 8001f00:	68db      	ldr	r3, [r3, #12]
 8001f02:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	43db      	mvns	r3, r3
 8001f08:	693a      	ldr	r2, [r7, #16]
 8001f0a:	4013      	ands	r3, r2
 8001f0c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d003      	beq.n	8001f22 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001f1a:	693a      	ldr	r2, [r7, #16]
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	4313      	orrs	r3, r2
 8001f20:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001f22:	4a26      	ldr	r2, [pc, #152]	@ (8001fbc <HAL_GPIO_Init+0x300>)
 8001f24:	693b      	ldr	r3, [r7, #16]
 8001f26:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001f28:	4b24      	ldr	r3, [pc, #144]	@ (8001fbc <HAL_GPIO_Init+0x300>)
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	43db      	mvns	r3, r3
 8001f32:	693a      	ldr	r2, [r7, #16]
 8001f34:	4013      	ands	r3, r2
 8001f36:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d003      	beq.n	8001f4c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001f44:	693a      	ldr	r2, [r7, #16]
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001f4c:	4a1b      	ldr	r2, [pc, #108]	@ (8001fbc <HAL_GPIO_Init+0x300>)
 8001f4e:	693b      	ldr	r3, [r7, #16]
 8001f50:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001f52:	4b1a      	ldr	r3, [pc, #104]	@ (8001fbc <HAL_GPIO_Init+0x300>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	43db      	mvns	r3, r3
 8001f5c:	693a      	ldr	r2, [r7, #16]
 8001f5e:	4013      	ands	r3, r2
 8001f60:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d003      	beq.n	8001f76 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001f6e:	693a      	ldr	r2, [r7, #16]
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	4313      	orrs	r3, r2
 8001f74:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001f76:	4a11      	ldr	r2, [pc, #68]	@ (8001fbc <HAL_GPIO_Init+0x300>)
 8001f78:	693b      	ldr	r3, [r7, #16]
 8001f7a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001f7c:	697b      	ldr	r3, [r7, #20]
 8001f7e:	3301      	adds	r3, #1
 8001f80:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	681a      	ldr	r2, [r3, #0]
 8001f86:	697b      	ldr	r3, [r7, #20]
 8001f88:	fa22 f303 	lsr.w	r3, r2, r3
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	f47f ae9d 	bne.w	8001ccc <HAL_GPIO_Init+0x10>
  }
}
 8001f92:	bf00      	nop
 8001f94:	bf00      	nop
 8001f96:	371c      	adds	r7, #28
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr
 8001fa0:	40021000 	.word	0x40021000
 8001fa4:	40010000 	.word	0x40010000
 8001fa8:	48000400 	.word	0x48000400
 8001fac:	48000800 	.word	0x48000800
 8001fb0:	48000c00 	.word	0x48000c00
 8001fb4:	48001000 	.word	0x48001000
 8001fb8:	48001400 	.word	0x48001400
 8001fbc:	40010400 	.word	0x40010400

08001fc0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	b083      	sub	sp, #12
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
 8001fc8:	460b      	mov	r3, r1
 8001fca:	807b      	strh	r3, [r7, #2]
 8001fcc:	4613      	mov	r3, r2
 8001fce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001fd0:	787b      	ldrb	r3, [r7, #1]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d003      	beq.n	8001fde <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001fd6:	887a      	ldrh	r2, [r7, #2]
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001fdc:	e002      	b.n	8001fe4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001fde:	887a      	ldrh	r2, [r7, #2]
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001fe4:	bf00      	nop
 8001fe6:	370c      	adds	r7, #12
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fee:	4770      	bx	lr

08001ff0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b082      	sub	sp, #8
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001ffa:	4b08      	ldr	r3, [pc, #32]	@ (800201c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001ffc:	695a      	ldr	r2, [r3, #20]
 8001ffe:	88fb      	ldrh	r3, [r7, #6]
 8002000:	4013      	ands	r3, r2
 8002002:	2b00      	cmp	r3, #0
 8002004:	d006      	beq.n	8002014 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002006:	4a05      	ldr	r2, [pc, #20]	@ (800201c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002008:	88fb      	ldrh	r3, [r7, #6]
 800200a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800200c:	88fb      	ldrh	r3, [r7, #6]
 800200e:	4618      	mov	r0, r3
 8002010:	f000 f806 	bl	8002020 <HAL_GPIO_EXTI_Callback>
  }
}
 8002014:	bf00      	nop
 8002016:	3708      	adds	r7, #8
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}
 800201c:	40010400 	.word	0x40010400

08002020 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002020:	b480      	push	{r7}
 8002022:	b083      	sub	sp, #12
 8002024:	af00      	add	r7, sp, #0
 8002026:	4603      	mov	r3, r0
 8002028:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800202a:	bf00      	nop
 800202c:	370c      	adds	r7, #12
 800202e:	46bd      	mov	sp, r7
 8002030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002034:	4770      	bx	lr
	...

08002038 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002038:	b480      	push	{r7}
 800203a:	b085      	sub	sp, #20
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d141      	bne.n	80020ca <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002046:	4b4b      	ldr	r3, [pc, #300]	@ (8002174 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800204e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002052:	d131      	bne.n	80020b8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002054:	4b47      	ldr	r3, [pc, #284]	@ (8002174 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002056:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800205a:	4a46      	ldr	r2, [pc, #280]	@ (8002174 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800205c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002060:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002064:	4b43      	ldr	r3, [pc, #268]	@ (8002174 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800206c:	4a41      	ldr	r2, [pc, #260]	@ (8002174 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800206e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002072:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002074:	4b40      	ldr	r3, [pc, #256]	@ (8002178 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	2232      	movs	r2, #50	@ 0x32
 800207a:	fb02 f303 	mul.w	r3, r2, r3
 800207e:	4a3f      	ldr	r2, [pc, #252]	@ (800217c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002080:	fba2 2303 	umull	r2, r3, r2, r3
 8002084:	0c9b      	lsrs	r3, r3, #18
 8002086:	3301      	adds	r3, #1
 8002088:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800208a:	e002      	b.n	8002092 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	3b01      	subs	r3, #1
 8002090:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002092:	4b38      	ldr	r3, [pc, #224]	@ (8002174 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002094:	695b      	ldr	r3, [r3, #20]
 8002096:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800209a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800209e:	d102      	bne.n	80020a6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d1f2      	bne.n	800208c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80020a6:	4b33      	ldr	r3, [pc, #204]	@ (8002174 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020a8:	695b      	ldr	r3, [r3, #20]
 80020aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80020b2:	d158      	bne.n	8002166 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80020b4:	2303      	movs	r3, #3
 80020b6:	e057      	b.n	8002168 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80020b8:	4b2e      	ldr	r3, [pc, #184]	@ (8002174 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80020be:	4a2d      	ldr	r2, [pc, #180]	@ (8002174 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80020c4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80020c8:	e04d      	b.n	8002166 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80020d0:	d141      	bne.n	8002156 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80020d2:	4b28      	ldr	r3, [pc, #160]	@ (8002174 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80020da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80020de:	d131      	bne.n	8002144 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80020e0:	4b24      	ldr	r3, [pc, #144]	@ (8002174 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80020e6:	4a23      	ldr	r2, [pc, #140]	@ (8002174 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020ec:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80020f0:	4b20      	ldr	r3, [pc, #128]	@ (8002174 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80020f8:	4a1e      	ldr	r2, [pc, #120]	@ (8002174 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020fa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80020fe:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002100:	4b1d      	ldr	r3, [pc, #116]	@ (8002178 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	2232      	movs	r2, #50	@ 0x32
 8002106:	fb02 f303 	mul.w	r3, r2, r3
 800210a:	4a1c      	ldr	r2, [pc, #112]	@ (800217c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800210c:	fba2 2303 	umull	r2, r3, r2, r3
 8002110:	0c9b      	lsrs	r3, r3, #18
 8002112:	3301      	adds	r3, #1
 8002114:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002116:	e002      	b.n	800211e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	3b01      	subs	r3, #1
 800211c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800211e:	4b15      	ldr	r3, [pc, #84]	@ (8002174 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002120:	695b      	ldr	r3, [r3, #20]
 8002122:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002126:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800212a:	d102      	bne.n	8002132 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d1f2      	bne.n	8002118 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002132:	4b10      	ldr	r3, [pc, #64]	@ (8002174 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002134:	695b      	ldr	r3, [r3, #20]
 8002136:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800213a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800213e:	d112      	bne.n	8002166 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002140:	2303      	movs	r3, #3
 8002142:	e011      	b.n	8002168 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002144:	4b0b      	ldr	r3, [pc, #44]	@ (8002174 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002146:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800214a:	4a0a      	ldr	r2, [pc, #40]	@ (8002174 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800214c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002150:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002154:	e007      	b.n	8002166 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002156:	4b07      	ldr	r3, [pc, #28]	@ (8002174 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800215e:	4a05      	ldr	r2, [pc, #20]	@ (8002174 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002160:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002164:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002166:	2300      	movs	r3, #0
}
 8002168:	4618      	mov	r0, r3
 800216a:	3714      	adds	r7, #20
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr
 8002174:	40007000 	.word	0x40007000
 8002178:	20000000 	.word	0x20000000
 800217c:	431bde83 	.word	0x431bde83

08002180 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002180:	b480      	push	{r7}
 8002182:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002184:	4b05      	ldr	r3, [pc, #20]	@ (800219c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002186:	689b      	ldr	r3, [r3, #8]
 8002188:	4a04      	ldr	r2, [pc, #16]	@ (800219c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800218a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800218e:	6093      	str	r3, [r2, #8]
}
 8002190:	bf00      	nop
 8002192:	46bd      	mov	sp, r7
 8002194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002198:	4770      	bx	lr
 800219a:	bf00      	nop
 800219c:	40007000 	.word	0x40007000

080021a0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b088      	sub	sp, #32
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d101      	bne.n	80021b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80021ae:	2301      	movs	r3, #1
 80021b0:	e2fe      	b.n	80027b0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f003 0301 	and.w	r3, r3, #1
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d075      	beq.n	80022aa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80021be:	4b97      	ldr	r3, [pc, #604]	@ (800241c <HAL_RCC_OscConfig+0x27c>)
 80021c0:	689b      	ldr	r3, [r3, #8]
 80021c2:	f003 030c 	and.w	r3, r3, #12
 80021c6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80021c8:	4b94      	ldr	r3, [pc, #592]	@ (800241c <HAL_RCC_OscConfig+0x27c>)
 80021ca:	68db      	ldr	r3, [r3, #12]
 80021cc:	f003 0303 	and.w	r3, r3, #3
 80021d0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80021d2:	69bb      	ldr	r3, [r7, #24]
 80021d4:	2b0c      	cmp	r3, #12
 80021d6:	d102      	bne.n	80021de <HAL_RCC_OscConfig+0x3e>
 80021d8:	697b      	ldr	r3, [r7, #20]
 80021da:	2b03      	cmp	r3, #3
 80021dc:	d002      	beq.n	80021e4 <HAL_RCC_OscConfig+0x44>
 80021de:	69bb      	ldr	r3, [r7, #24]
 80021e0:	2b08      	cmp	r3, #8
 80021e2:	d10b      	bne.n	80021fc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021e4:	4b8d      	ldr	r3, [pc, #564]	@ (800241c <HAL_RCC_OscConfig+0x27c>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d05b      	beq.n	80022a8 <HAL_RCC_OscConfig+0x108>
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d157      	bne.n	80022a8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80021f8:	2301      	movs	r3, #1
 80021fa:	e2d9      	b.n	80027b0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002204:	d106      	bne.n	8002214 <HAL_RCC_OscConfig+0x74>
 8002206:	4b85      	ldr	r3, [pc, #532]	@ (800241c <HAL_RCC_OscConfig+0x27c>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4a84      	ldr	r2, [pc, #528]	@ (800241c <HAL_RCC_OscConfig+0x27c>)
 800220c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002210:	6013      	str	r3, [r2, #0]
 8002212:	e01d      	b.n	8002250 <HAL_RCC_OscConfig+0xb0>
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800221c:	d10c      	bne.n	8002238 <HAL_RCC_OscConfig+0x98>
 800221e:	4b7f      	ldr	r3, [pc, #508]	@ (800241c <HAL_RCC_OscConfig+0x27c>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	4a7e      	ldr	r2, [pc, #504]	@ (800241c <HAL_RCC_OscConfig+0x27c>)
 8002224:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002228:	6013      	str	r3, [r2, #0]
 800222a:	4b7c      	ldr	r3, [pc, #496]	@ (800241c <HAL_RCC_OscConfig+0x27c>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	4a7b      	ldr	r2, [pc, #492]	@ (800241c <HAL_RCC_OscConfig+0x27c>)
 8002230:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002234:	6013      	str	r3, [r2, #0]
 8002236:	e00b      	b.n	8002250 <HAL_RCC_OscConfig+0xb0>
 8002238:	4b78      	ldr	r3, [pc, #480]	@ (800241c <HAL_RCC_OscConfig+0x27c>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a77      	ldr	r2, [pc, #476]	@ (800241c <HAL_RCC_OscConfig+0x27c>)
 800223e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002242:	6013      	str	r3, [r2, #0]
 8002244:	4b75      	ldr	r3, [pc, #468]	@ (800241c <HAL_RCC_OscConfig+0x27c>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a74      	ldr	r2, [pc, #464]	@ (800241c <HAL_RCC_OscConfig+0x27c>)
 800224a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800224e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d013      	beq.n	8002280 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002258:	f7ff fc14 	bl	8001a84 <HAL_GetTick>
 800225c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800225e:	e008      	b.n	8002272 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002260:	f7ff fc10 	bl	8001a84 <HAL_GetTick>
 8002264:	4602      	mov	r2, r0
 8002266:	693b      	ldr	r3, [r7, #16]
 8002268:	1ad3      	subs	r3, r2, r3
 800226a:	2b64      	cmp	r3, #100	@ 0x64
 800226c:	d901      	bls.n	8002272 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800226e:	2303      	movs	r3, #3
 8002270:	e29e      	b.n	80027b0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002272:	4b6a      	ldr	r3, [pc, #424]	@ (800241c <HAL_RCC_OscConfig+0x27c>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800227a:	2b00      	cmp	r3, #0
 800227c:	d0f0      	beq.n	8002260 <HAL_RCC_OscConfig+0xc0>
 800227e:	e014      	b.n	80022aa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002280:	f7ff fc00 	bl	8001a84 <HAL_GetTick>
 8002284:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002286:	e008      	b.n	800229a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002288:	f7ff fbfc 	bl	8001a84 <HAL_GetTick>
 800228c:	4602      	mov	r2, r0
 800228e:	693b      	ldr	r3, [r7, #16]
 8002290:	1ad3      	subs	r3, r2, r3
 8002292:	2b64      	cmp	r3, #100	@ 0x64
 8002294:	d901      	bls.n	800229a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002296:	2303      	movs	r3, #3
 8002298:	e28a      	b.n	80027b0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800229a:	4b60      	ldr	r3, [pc, #384]	@ (800241c <HAL_RCC_OscConfig+0x27c>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d1f0      	bne.n	8002288 <HAL_RCC_OscConfig+0xe8>
 80022a6:	e000      	b.n	80022aa <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f003 0302 	and.w	r3, r3, #2
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d075      	beq.n	80023a2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80022b6:	4b59      	ldr	r3, [pc, #356]	@ (800241c <HAL_RCC_OscConfig+0x27c>)
 80022b8:	689b      	ldr	r3, [r3, #8]
 80022ba:	f003 030c 	and.w	r3, r3, #12
 80022be:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80022c0:	4b56      	ldr	r3, [pc, #344]	@ (800241c <HAL_RCC_OscConfig+0x27c>)
 80022c2:	68db      	ldr	r3, [r3, #12]
 80022c4:	f003 0303 	and.w	r3, r3, #3
 80022c8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80022ca:	69bb      	ldr	r3, [r7, #24]
 80022cc:	2b0c      	cmp	r3, #12
 80022ce:	d102      	bne.n	80022d6 <HAL_RCC_OscConfig+0x136>
 80022d0:	697b      	ldr	r3, [r7, #20]
 80022d2:	2b02      	cmp	r3, #2
 80022d4:	d002      	beq.n	80022dc <HAL_RCC_OscConfig+0x13c>
 80022d6:	69bb      	ldr	r3, [r7, #24]
 80022d8:	2b04      	cmp	r3, #4
 80022da:	d11f      	bne.n	800231c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80022dc:	4b4f      	ldr	r3, [pc, #316]	@ (800241c <HAL_RCC_OscConfig+0x27c>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d005      	beq.n	80022f4 <HAL_RCC_OscConfig+0x154>
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	68db      	ldr	r3, [r3, #12]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d101      	bne.n	80022f4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80022f0:	2301      	movs	r3, #1
 80022f2:	e25d      	b.n	80027b0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022f4:	4b49      	ldr	r3, [pc, #292]	@ (800241c <HAL_RCC_OscConfig+0x27c>)
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	691b      	ldr	r3, [r3, #16]
 8002300:	061b      	lsls	r3, r3, #24
 8002302:	4946      	ldr	r1, [pc, #280]	@ (800241c <HAL_RCC_OscConfig+0x27c>)
 8002304:	4313      	orrs	r3, r2
 8002306:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002308:	4b45      	ldr	r3, [pc, #276]	@ (8002420 <HAL_RCC_OscConfig+0x280>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4618      	mov	r0, r3
 800230e:	f7ff fb6d 	bl	80019ec <HAL_InitTick>
 8002312:	4603      	mov	r3, r0
 8002314:	2b00      	cmp	r3, #0
 8002316:	d043      	beq.n	80023a0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002318:	2301      	movs	r3, #1
 800231a:	e249      	b.n	80027b0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	68db      	ldr	r3, [r3, #12]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d023      	beq.n	800236c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002324:	4b3d      	ldr	r3, [pc, #244]	@ (800241c <HAL_RCC_OscConfig+0x27c>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4a3c      	ldr	r2, [pc, #240]	@ (800241c <HAL_RCC_OscConfig+0x27c>)
 800232a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800232e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002330:	f7ff fba8 	bl	8001a84 <HAL_GetTick>
 8002334:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002336:	e008      	b.n	800234a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002338:	f7ff fba4 	bl	8001a84 <HAL_GetTick>
 800233c:	4602      	mov	r2, r0
 800233e:	693b      	ldr	r3, [r7, #16]
 8002340:	1ad3      	subs	r3, r2, r3
 8002342:	2b02      	cmp	r3, #2
 8002344:	d901      	bls.n	800234a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002346:	2303      	movs	r3, #3
 8002348:	e232      	b.n	80027b0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800234a:	4b34      	ldr	r3, [pc, #208]	@ (800241c <HAL_RCC_OscConfig+0x27c>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002352:	2b00      	cmp	r3, #0
 8002354:	d0f0      	beq.n	8002338 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002356:	4b31      	ldr	r3, [pc, #196]	@ (800241c <HAL_RCC_OscConfig+0x27c>)
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	691b      	ldr	r3, [r3, #16]
 8002362:	061b      	lsls	r3, r3, #24
 8002364:	492d      	ldr	r1, [pc, #180]	@ (800241c <HAL_RCC_OscConfig+0x27c>)
 8002366:	4313      	orrs	r3, r2
 8002368:	604b      	str	r3, [r1, #4]
 800236a:	e01a      	b.n	80023a2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800236c:	4b2b      	ldr	r3, [pc, #172]	@ (800241c <HAL_RCC_OscConfig+0x27c>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a2a      	ldr	r2, [pc, #168]	@ (800241c <HAL_RCC_OscConfig+0x27c>)
 8002372:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002376:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002378:	f7ff fb84 	bl	8001a84 <HAL_GetTick>
 800237c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800237e:	e008      	b.n	8002392 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002380:	f7ff fb80 	bl	8001a84 <HAL_GetTick>
 8002384:	4602      	mov	r2, r0
 8002386:	693b      	ldr	r3, [r7, #16]
 8002388:	1ad3      	subs	r3, r2, r3
 800238a:	2b02      	cmp	r3, #2
 800238c:	d901      	bls.n	8002392 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800238e:	2303      	movs	r3, #3
 8002390:	e20e      	b.n	80027b0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002392:	4b22      	ldr	r3, [pc, #136]	@ (800241c <HAL_RCC_OscConfig+0x27c>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800239a:	2b00      	cmp	r3, #0
 800239c:	d1f0      	bne.n	8002380 <HAL_RCC_OscConfig+0x1e0>
 800239e:	e000      	b.n	80023a2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80023a0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f003 0308 	and.w	r3, r3, #8
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d041      	beq.n	8002432 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	695b      	ldr	r3, [r3, #20]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d01c      	beq.n	80023f0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80023b6:	4b19      	ldr	r3, [pc, #100]	@ (800241c <HAL_RCC_OscConfig+0x27c>)
 80023b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023bc:	4a17      	ldr	r2, [pc, #92]	@ (800241c <HAL_RCC_OscConfig+0x27c>)
 80023be:	f043 0301 	orr.w	r3, r3, #1
 80023c2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023c6:	f7ff fb5d 	bl	8001a84 <HAL_GetTick>
 80023ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80023cc:	e008      	b.n	80023e0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023ce:	f7ff fb59 	bl	8001a84 <HAL_GetTick>
 80023d2:	4602      	mov	r2, r0
 80023d4:	693b      	ldr	r3, [r7, #16]
 80023d6:	1ad3      	subs	r3, r2, r3
 80023d8:	2b02      	cmp	r3, #2
 80023da:	d901      	bls.n	80023e0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80023dc:	2303      	movs	r3, #3
 80023de:	e1e7      	b.n	80027b0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80023e0:	4b0e      	ldr	r3, [pc, #56]	@ (800241c <HAL_RCC_OscConfig+0x27c>)
 80023e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023e6:	f003 0302 	and.w	r3, r3, #2
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d0ef      	beq.n	80023ce <HAL_RCC_OscConfig+0x22e>
 80023ee:	e020      	b.n	8002432 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023f0:	4b0a      	ldr	r3, [pc, #40]	@ (800241c <HAL_RCC_OscConfig+0x27c>)
 80023f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023f6:	4a09      	ldr	r2, [pc, #36]	@ (800241c <HAL_RCC_OscConfig+0x27c>)
 80023f8:	f023 0301 	bic.w	r3, r3, #1
 80023fc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002400:	f7ff fb40 	bl	8001a84 <HAL_GetTick>
 8002404:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002406:	e00d      	b.n	8002424 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002408:	f7ff fb3c 	bl	8001a84 <HAL_GetTick>
 800240c:	4602      	mov	r2, r0
 800240e:	693b      	ldr	r3, [r7, #16]
 8002410:	1ad3      	subs	r3, r2, r3
 8002412:	2b02      	cmp	r3, #2
 8002414:	d906      	bls.n	8002424 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002416:	2303      	movs	r3, #3
 8002418:	e1ca      	b.n	80027b0 <HAL_RCC_OscConfig+0x610>
 800241a:	bf00      	nop
 800241c:	40021000 	.word	0x40021000
 8002420:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002424:	4b8c      	ldr	r3, [pc, #560]	@ (8002658 <HAL_RCC_OscConfig+0x4b8>)
 8002426:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800242a:	f003 0302 	and.w	r3, r3, #2
 800242e:	2b00      	cmp	r3, #0
 8002430:	d1ea      	bne.n	8002408 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f003 0304 	and.w	r3, r3, #4
 800243a:	2b00      	cmp	r3, #0
 800243c:	f000 80a6 	beq.w	800258c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002440:	2300      	movs	r3, #0
 8002442:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002444:	4b84      	ldr	r3, [pc, #528]	@ (8002658 <HAL_RCC_OscConfig+0x4b8>)
 8002446:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002448:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800244c:	2b00      	cmp	r3, #0
 800244e:	d101      	bne.n	8002454 <HAL_RCC_OscConfig+0x2b4>
 8002450:	2301      	movs	r3, #1
 8002452:	e000      	b.n	8002456 <HAL_RCC_OscConfig+0x2b6>
 8002454:	2300      	movs	r3, #0
 8002456:	2b00      	cmp	r3, #0
 8002458:	d00d      	beq.n	8002476 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800245a:	4b7f      	ldr	r3, [pc, #508]	@ (8002658 <HAL_RCC_OscConfig+0x4b8>)
 800245c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800245e:	4a7e      	ldr	r2, [pc, #504]	@ (8002658 <HAL_RCC_OscConfig+0x4b8>)
 8002460:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002464:	6593      	str	r3, [r2, #88]	@ 0x58
 8002466:	4b7c      	ldr	r3, [pc, #496]	@ (8002658 <HAL_RCC_OscConfig+0x4b8>)
 8002468:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800246a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800246e:	60fb      	str	r3, [r7, #12]
 8002470:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002472:	2301      	movs	r3, #1
 8002474:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002476:	4b79      	ldr	r3, [pc, #484]	@ (800265c <HAL_RCC_OscConfig+0x4bc>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800247e:	2b00      	cmp	r3, #0
 8002480:	d118      	bne.n	80024b4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002482:	4b76      	ldr	r3, [pc, #472]	@ (800265c <HAL_RCC_OscConfig+0x4bc>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a75      	ldr	r2, [pc, #468]	@ (800265c <HAL_RCC_OscConfig+0x4bc>)
 8002488:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800248c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800248e:	f7ff faf9 	bl	8001a84 <HAL_GetTick>
 8002492:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002494:	e008      	b.n	80024a8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002496:	f7ff faf5 	bl	8001a84 <HAL_GetTick>
 800249a:	4602      	mov	r2, r0
 800249c:	693b      	ldr	r3, [r7, #16]
 800249e:	1ad3      	subs	r3, r2, r3
 80024a0:	2b02      	cmp	r3, #2
 80024a2:	d901      	bls.n	80024a8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80024a4:	2303      	movs	r3, #3
 80024a6:	e183      	b.n	80027b0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80024a8:	4b6c      	ldr	r3, [pc, #432]	@ (800265c <HAL_RCC_OscConfig+0x4bc>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d0f0      	beq.n	8002496 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	689b      	ldr	r3, [r3, #8]
 80024b8:	2b01      	cmp	r3, #1
 80024ba:	d108      	bne.n	80024ce <HAL_RCC_OscConfig+0x32e>
 80024bc:	4b66      	ldr	r3, [pc, #408]	@ (8002658 <HAL_RCC_OscConfig+0x4b8>)
 80024be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024c2:	4a65      	ldr	r2, [pc, #404]	@ (8002658 <HAL_RCC_OscConfig+0x4b8>)
 80024c4:	f043 0301 	orr.w	r3, r3, #1
 80024c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80024cc:	e024      	b.n	8002518 <HAL_RCC_OscConfig+0x378>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	689b      	ldr	r3, [r3, #8]
 80024d2:	2b05      	cmp	r3, #5
 80024d4:	d110      	bne.n	80024f8 <HAL_RCC_OscConfig+0x358>
 80024d6:	4b60      	ldr	r3, [pc, #384]	@ (8002658 <HAL_RCC_OscConfig+0x4b8>)
 80024d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024dc:	4a5e      	ldr	r2, [pc, #376]	@ (8002658 <HAL_RCC_OscConfig+0x4b8>)
 80024de:	f043 0304 	orr.w	r3, r3, #4
 80024e2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80024e6:	4b5c      	ldr	r3, [pc, #368]	@ (8002658 <HAL_RCC_OscConfig+0x4b8>)
 80024e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024ec:	4a5a      	ldr	r2, [pc, #360]	@ (8002658 <HAL_RCC_OscConfig+0x4b8>)
 80024ee:	f043 0301 	orr.w	r3, r3, #1
 80024f2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80024f6:	e00f      	b.n	8002518 <HAL_RCC_OscConfig+0x378>
 80024f8:	4b57      	ldr	r3, [pc, #348]	@ (8002658 <HAL_RCC_OscConfig+0x4b8>)
 80024fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024fe:	4a56      	ldr	r2, [pc, #344]	@ (8002658 <HAL_RCC_OscConfig+0x4b8>)
 8002500:	f023 0301 	bic.w	r3, r3, #1
 8002504:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002508:	4b53      	ldr	r3, [pc, #332]	@ (8002658 <HAL_RCC_OscConfig+0x4b8>)
 800250a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800250e:	4a52      	ldr	r2, [pc, #328]	@ (8002658 <HAL_RCC_OscConfig+0x4b8>)
 8002510:	f023 0304 	bic.w	r3, r3, #4
 8002514:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	689b      	ldr	r3, [r3, #8]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d016      	beq.n	800254e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002520:	f7ff fab0 	bl	8001a84 <HAL_GetTick>
 8002524:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002526:	e00a      	b.n	800253e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002528:	f7ff faac 	bl	8001a84 <HAL_GetTick>
 800252c:	4602      	mov	r2, r0
 800252e:	693b      	ldr	r3, [r7, #16]
 8002530:	1ad3      	subs	r3, r2, r3
 8002532:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002536:	4293      	cmp	r3, r2
 8002538:	d901      	bls.n	800253e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800253a:	2303      	movs	r3, #3
 800253c:	e138      	b.n	80027b0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800253e:	4b46      	ldr	r3, [pc, #280]	@ (8002658 <HAL_RCC_OscConfig+0x4b8>)
 8002540:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002544:	f003 0302 	and.w	r3, r3, #2
 8002548:	2b00      	cmp	r3, #0
 800254a:	d0ed      	beq.n	8002528 <HAL_RCC_OscConfig+0x388>
 800254c:	e015      	b.n	800257a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800254e:	f7ff fa99 	bl	8001a84 <HAL_GetTick>
 8002552:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002554:	e00a      	b.n	800256c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002556:	f7ff fa95 	bl	8001a84 <HAL_GetTick>
 800255a:	4602      	mov	r2, r0
 800255c:	693b      	ldr	r3, [r7, #16]
 800255e:	1ad3      	subs	r3, r2, r3
 8002560:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002564:	4293      	cmp	r3, r2
 8002566:	d901      	bls.n	800256c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002568:	2303      	movs	r3, #3
 800256a:	e121      	b.n	80027b0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800256c:	4b3a      	ldr	r3, [pc, #232]	@ (8002658 <HAL_RCC_OscConfig+0x4b8>)
 800256e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002572:	f003 0302 	and.w	r3, r3, #2
 8002576:	2b00      	cmp	r3, #0
 8002578:	d1ed      	bne.n	8002556 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800257a:	7ffb      	ldrb	r3, [r7, #31]
 800257c:	2b01      	cmp	r3, #1
 800257e:	d105      	bne.n	800258c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002580:	4b35      	ldr	r3, [pc, #212]	@ (8002658 <HAL_RCC_OscConfig+0x4b8>)
 8002582:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002584:	4a34      	ldr	r2, [pc, #208]	@ (8002658 <HAL_RCC_OscConfig+0x4b8>)
 8002586:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800258a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f003 0320 	and.w	r3, r3, #32
 8002594:	2b00      	cmp	r3, #0
 8002596:	d03c      	beq.n	8002612 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	699b      	ldr	r3, [r3, #24]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d01c      	beq.n	80025da <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80025a0:	4b2d      	ldr	r3, [pc, #180]	@ (8002658 <HAL_RCC_OscConfig+0x4b8>)
 80025a2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80025a6:	4a2c      	ldr	r2, [pc, #176]	@ (8002658 <HAL_RCC_OscConfig+0x4b8>)
 80025a8:	f043 0301 	orr.w	r3, r3, #1
 80025ac:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025b0:	f7ff fa68 	bl	8001a84 <HAL_GetTick>
 80025b4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80025b6:	e008      	b.n	80025ca <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80025b8:	f7ff fa64 	bl	8001a84 <HAL_GetTick>
 80025bc:	4602      	mov	r2, r0
 80025be:	693b      	ldr	r3, [r7, #16]
 80025c0:	1ad3      	subs	r3, r2, r3
 80025c2:	2b02      	cmp	r3, #2
 80025c4:	d901      	bls.n	80025ca <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80025c6:	2303      	movs	r3, #3
 80025c8:	e0f2      	b.n	80027b0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80025ca:	4b23      	ldr	r3, [pc, #140]	@ (8002658 <HAL_RCC_OscConfig+0x4b8>)
 80025cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80025d0:	f003 0302 	and.w	r3, r3, #2
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d0ef      	beq.n	80025b8 <HAL_RCC_OscConfig+0x418>
 80025d8:	e01b      	b.n	8002612 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80025da:	4b1f      	ldr	r3, [pc, #124]	@ (8002658 <HAL_RCC_OscConfig+0x4b8>)
 80025dc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80025e0:	4a1d      	ldr	r2, [pc, #116]	@ (8002658 <HAL_RCC_OscConfig+0x4b8>)
 80025e2:	f023 0301 	bic.w	r3, r3, #1
 80025e6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025ea:	f7ff fa4b 	bl	8001a84 <HAL_GetTick>
 80025ee:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80025f0:	e008      	b.n	8002604 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80025f2:	f7ff fa47 	bl	8001a84 <HAL_GetTick>
 80025f6:	4602      	mov	r2, r0
 80025f8:	693b      	ldr	r3, [r7, #16]
 80025fa:	1ad3      	subs	r3, r2, r3
 80025fc:	2b02      	cmp	r3, #2
 80025fe:	d901      	bls.n	8002604 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002600:	2303      	movs	r3, #3
 8002602:	e0d5      	b.n	80027b0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002604:	4b14      	ldr	r3, [pc, #80]	@ (8002658 <HAL_RCC_OscConfig+0x4b8>)
 8002606:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800260a:	f003 0302 	and.w	r3, r3, #2
 800260e:	2b00      	cmp	r3, #0
 8002610:	d1ef      	bne.n	80025f2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	69db      	ldr	r3, [r3, #28]
 8002616:	2b00      	cmp	r3, #0
 8002618:	f000 80c9 	beq.w	80027ae <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800261c:	4b0e      	ldr	r3, [pc, #56]	@ (8002658 <HAL_RCC_OscConfig+0x4b8>)
 800261e:	689b      	ldr	r3, [r3, #8]
 8002620:	f003 030c 	and.w	r3, r3, #12
 8002624:	2b0c      	cmp	r3, #12
 8002626:	f000 8083 	beq.w	8002730 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	69db      	ldr	r3, [r3, #28]
 800262e:	2b02      	cmp	r3, #2
 8002630:	d15e      	bne.n	80026f0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002632:	4b09      	ldr	r3, [pc, #36]	@ (8002658 <HAL_RCC_OscConfig+0x4b8>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4a08      	ldr	r2, [pc, #32]	@ (8002658 <HAL_RCC_OscConfig+0x4b8>)
 8002638:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800263c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800263e:	f7ff fa21 	bl	8001a84 <HAL_GetTick>
 8002642:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002644:	e00c      	b.n	8002660 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002646:	f7ff fa1d 	bl	8001a84 <HAL_GetTick>
 800264a:	4602      	mov	r2, r0
 800264c:	693b      	ldr	r3, [r7, #16]
 800264e:	1ad3      	subs	r3, r2, r3
 8002650:	2b02      	cmp	r3, #2
 8002652:	d905      	bls.n	8002660 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002654:	2303      	movs	r3, #3
 8002656:	e0ab      	b.n	80027b0 <HAL_RCC_OscConfig+0x610>
 8002658:	40021000 	.word	0x40021000
 800265c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002660:	4b55      	ldr	r3, [pc, #340]	@ (80027b8 <HAL_RCC_OscConfig+0x618>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002668:	2b00      	cmp	r3, #0
 800266a:	d1ec      	bne.n	8002646 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800266c:	4b52      	ldr	r3, [pc, #328]	@ (80027b8 <HAL_RCC_OscConfig+0x618>)
 800266e:	68da      	ldr	r2, [r3, #12]
 8002670:	4b52      	ldr	r3, [pc, #328]	@ (80027bc <HAL_RCC_OscConfig+0x61c>)
 8002672:	4013      	ands	r3, r2
 8002674:	687a      	ldr	r2, [r7, #4]
 8002676:	6a11      	ldr	r1, [r2, #32]
 8002678:	687a      	ldr	r2, [r7, #4]
 800267a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800267c:	3a01      	subs	r2, #1
 800267e:	0112      	lsls	r2, r2, #4
 8002680:	4311      	orrs	r1, r2
 8002682:	687a      	ldr	r2, [r7, #4]
 8002684:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002686:	0212      	lsls	r2, r2, #8
 8002688:	4311      	orrs	r1, r2
 800268a:	687a      	ldr	r2, [r7, #4]
 800268c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800268e:	0852      	lsrs	r2, r2, #1
 8002690:	3a01      	subs	r2, #1
 8002692:	0552      	lsls	r2, r2, #21
 8002694:	4311      	orrs	r1, r2
 8002696:	687a      	ldr	r2, [r7, #4]
 8002698:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800269a:	0852      	lsrs	r2, r2, #1
 800269c:	3a01      	subs	r2, #1
 800269e:	0652      	lsls	r2, r2, #25
 80026a0:	4311      	orrs	r1, r2
 80026a2:	687a      	ldr	r2, [r7, #4]
 80026a4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80026a6:	06d2      	lsls	r2, r2, #27
 80026a8:	430a      	orrs	r2, r1
 80026aa:	4943      	ldr	r1, [pc, #268]	@ (80027b8 <HAL_RCC_OscConfig+0x618>)
 80026ac:	4313      	orrs	r3, r2
 80026ae:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80026b0:	4b41      	ldr	r3, [pc, #260]	@ (80027b8 <HAL_RCC_OscConfig+0x618>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a40      	ldr	r2, [pc, #256]	@ (80027b8 <HAL_RCC_OscConfig+0x618>)
 80026b6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80026ba:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80026bc:	4b3e      	ldr	r3, [pc, #248]	@ (80027b8 <HAL_RCC_OscConfig+0x618>)
 80026be:	68db      	ldr	r3, [r3, #12]
 80026c0:	4a3d      	ldr	r2, [pc, #244]	@ (80027b8 <HAL_RCC_OscConfig+0x618>)
 80026c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80026c6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026c8:	f7ff f9dc 	bl	8001a84 <HAL_GetTick>
 80026cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026ce:	e008      	b.n	80026e2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026d0:	f7ff f9d8 	bl	8001a84 <HAL_GetTick>
 80026d4:	4602      	mov	r2, r0
 80026d6:	693b      	ldr	r3, [r7, #16]
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	2b02      	cmp	r3, #2
 80026dc:	d901      	bls.n	80026e2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80026de:	2303      	movs	r3, #3
 80026e0:	e066      	b.n	80027b0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026e2:	4b35      	ldr	r3, [pc, #212]	@ (80027b8 <HAL_RCC_OscConfig+0x618>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d0f0      	beq.n	80026d0 <HAL_RCC_OscConfig+0x530>
 80026ee:	e05e      	b.n	80027ae <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026f0:	4b31      	ldr	r3, [pc, #196]	@ (80027b8 <HAL_RCC_OscConfig+0x618>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a30      	ldr	r2, [pc, #192]	@ (80027b8 <HAL_RCC_OscConfig+0x618>)
 80026f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80026fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026fc:	f7ff f9c2 	bl	8001a84 <HAL_GetTick>
 8002700:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002702:	e008      	b.n	8002716 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002704:	f7ff f9be 	bl	8001a84 <HAL_GetTick>
 8002708:	4602      	mov	r2, r0
 800270a:	693b      	ldr	r3, [r7, #16]
 800270c:	1ad3      	subs	r3, r2, r3
 800270e:	2b02      	cmp	r3, #2
 8002710:	d901      	bls.n	8002716 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002712:	2303      	movs	r3, #3
 8002714:	e04c      	b.n	80027b0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002716:	4b28      	ldr	r3, [pc, #160]	@ (80027b8 <HAL_RCC_OscConfig+0x618>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800271e:	2b00      	cmp	r3, #0
 8002720:	d1f0      	bne.n	8002704 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002722:	4b25      	ldr	r3, [pc, #148]	@ (80027b8 <HAL_RCC_OscConfig+0x618>)
 8002724:	68da      	ldr	r2, [r3, #12]
 8002726:	4924      	ldr	r1, [pc, #144]	@ (80027b8 <HAL_RCC_OscConfig+0x618>)
 8002728:	4b25      	ldr	r3, [pc, #148]	@ (80027c0 <HAL_RCC_OscConfig+0x620>)
 800272a:	4013      	ands	r3, r2
 800272c:	60cb      	str	r3, [r1, #12]
 800272e:	e03e      	b.n	80027ae <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	69db      	ldr	r3, [r3, #28]
 8002734:	2b01      	cmp	r3, #1
 8002736:	d101      	bne.n	800273c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002738:	2301      	movs	r3, #1
 800273a:	e039      	b.n	80027b0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800273c:	4b1e      	ldr	r3, [pc, #120]	@ (80027b8 <HAL_RCC_OscConfig+0x618>)
 800273e:	68db      	ldr	r3, [r3, #12]
 8002740:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002742:	697b      	ldr	r3, [r7, #20]
 8002744:	f003 0203 	and.w	r2, r3, #3
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6a1b      	ldr	r3, [r3, #32]
 800274c:	429a      	cmp	r2, r3
 800274e:	d12c      	bne.n	80027aa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800275a:	3b01      	subs	r3, #1
 800275c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800275e:	429a      	cmp	r2, r3
 8002760:	d123      	bne.n	80027aa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002762:	697b      	ldr	r3, [r7, #20]
 8002764:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800276c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800276e:	429a      	cmp	r2, r3
 8002770:	d11b      	bne.n	80027aa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002772:	697b      	ldr	r3, [r7, #20]
 8002774:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800277c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800277e:	429a      	cmp	r2, r3
 8002780:	d113      	bne.n	80027aa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800278c:	085b      	lsrs	r3, r3, #1
 800278e:	3b01      	subs	r3, #1
 8002790:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002792:	429a      	cmp	r2, r3
 8002794:	d109      	bne.n	80027aa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002796:	697b      	ldr	r3, [r7, #20]
 8002798:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027a0:	085b      	lsrs	r3, r3, #1
 80027a2:	3b01      	subs	r3, #1
 80027a4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80027a6:	429a      	cmp	r2, r3
 80027a8:	d001      	beq.n	80027ae <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80027aa:	2301      	movs	r3, #1
 80027ac:	e000      	b.n	80027b0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80027ae:	2300      	movs	r3, #0
}
 80027b0:	4618      	mov	r0, r3
 80027b2:	3720      	adds	r7, #32
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bd80      	pop	{r7, pc}
 80027b8:	40021000 	.word	0x40021000
 80027bc:	019f800c 	.word	0x019f800c
 80027c0:	feeefffc 	.word	0xfeeefffc

080027c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b086      	sub	sp, #24
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
 80027cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80027ce:	2300      	movs	r3, #0
 80027d0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d101      	bne.n	80027dc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80027d8:	2301      	movs	r3, #1
 80027da:	e11e      	b.n	8002a1a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80027dc:	4b91      	ldr	r3, [pc, #580]	@ (8002a24 <HAL_RCC_ClockConfig+0x260>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f003 030f 	and.w	r3, r3, #15
 80027e4:	683a      	ldr	r2, [r7, #0]
 80027e6:	429a      	cmp	r2, r3
 80027e8:	d910      	bls.n	800280c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027ea:	4b8e      	ldr	r3, [pc, #568]	@ (8002a24 <HAL_RCC_ClockConfig+0x260>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f023 020f 	bic.w	r2, r3, #15
 80027f2:	498c      	ldr	r1, [pc, #560]	@ (8002a24 <HAL_RCC_ClockConfig+0x260>)
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	4313      	orrs	r3, r2
 80027f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027fa:	4b8a      	ldr	r3, [pc, #552]	@ (8002a24 <HAL_RCC_ClockConfig+0x260>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f003 030f 	and.w	r3, r3, #15
 8002802:	683a      	ldr	r2, [r7, #0]
 8002804:	429a      	cmp	r2, r3
 8002806:	d001      	beq.n	800280c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002808:	2301      	movs	r3, #1
 800280a:	e106      	b.n	8002a1a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f003 0301 	and.w	r3, r3, #1
 8002814:	2b00      	cmp	r3, #0
 8002816:	d073      	beq.n	8002900 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	2b03      	cmp	r3, #3
 800281e:	d129      	bne.n	8002874 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002820:	4b81      	ldr	r3, [pc, #516]	@ (8002a28 <HAL_RCC_ClockConfig+0x264>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002828:	2b00      	cmp	r3, #0
 800282a:	d101      	bne.n	8002830 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800282c:	2301      	movs	r3, #1
 800282e:	e0f4      	b.n	8002a1a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002830:	f000 f99e 	bl	8002b70 <RCC_GetSysClockFreqFromPLLSource>
 8002834:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002836:	693b      	ldr	r3, [r7, #16]
 8002838:	4a7c      	ldr	r2, [pc, #496]	@ (8002a2c <HAL_RCC_ClockConfig+0x268>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d93f      	bls.n	80028be <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800283e:	4b7a      	ldr	r3, [pc, #488]	@ (8002a28 <HAL_RCC_ClockConfig+0x264>)
 8002840:	689b      	ldr	r3, [r3, #8]
 8002842:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002846:	2b00      	cmp	r3, #0
 8002848:	d009      	beq.n	800285e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002852:	2b00      	cmp	r3, #0
 8002854:	d033      	beq.n	80028be <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800285a:	2b00      	cmp	r3, #0
 800285c:	d12f      	bne.n	80028be <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800285e:	4b72      	ldr	r3, [pc, #456]	@ (8002a28 <HAL_RCC_ClockConfig+0x264>)
 8002860:	689b      	ldr	r3, [r3, #8]
 8002862:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002866:	4a70      	ldr	r2, [pc, #448]	@ (8002a28 <HAL_RCC_ClockConfig+0x264>)
 8002868:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800286c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800286e:	2380      	movs	r3, #128	@ 0x80
 8002870:	617b      	str	r3, [r7, #20]
 8002872:	e024      	b.n	80028be <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	685b      	ldr	r3, [r3, #4]
 8002878:	2b02      	cmp	r3, #2
 800287a:	d107      	bne.n	800288c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800287c:	4b6a      	ldr	r3, [pc, #424]	@ (8002a28 <HAL_RCC_ClockConfig+0x264>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002884:	2b00      	cmp	r3, #0
 8002886:	d109      	bne.n	800289c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002888:	2301      	movs	r3, #1
 800288a:	e0c6      	b.n	8002a1a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800288c:	4b66      	ldr	r3, [pc, #408]	@ (8002a28 <HAL_RCC_ClockConfig+0x264>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002894:	2b00      	cmp	r3, #0
 8002896:	d101      	bne.n	800289c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002898:	2301      	movs	r3, #1
 800289a:	e0be      	b.n	8002a1a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800289c:	f000 f8ce 	bl	8002a3c <HAL_RCC_GetSysClockFreq>
 80028a0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80028a2:	693b      	ldr	r3, [r7, #16]
 80028a4:	4a61      	ldr	r2, [pc, #388]	@ (8002a2c <HAL_RCC_ClockConfig+0x268>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d909      	bls.n	80028be <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80028aa:	4b5f      	ldr	r3, [pc, #380]	@ (8002a28 <HAL_RCC_ClockConfig+0x264>)
 80028ac:	689b      	ldr	r3, [r3, #8]
 80028ae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80028b2:	4a5d      	ldr	r2, [pc, #372]	@ (8002a28 <HAL_RCC_ClockConfig+0x264>)
 80028b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80028b8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80028ba:	2380      	movs	r3, #128	@ 0x80
 80028bc:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80028be:	4b5a      	ldr	r3, [pc, #360]	@ (8002a28 <HAL_RCC_ClockConfig+0x264>)
 80028c0:	689b      	ldr	r3, [r3, #8]
 80028c2:	f023 0203 	bic.w	r2, r3, #3
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	4957      	ldr	r1, [pc, #348]	@ (8002a28 <HAL_RCC_ClockConfig+0x264>)
 80028cc:	4313      	orrs	r3, r2
 80028ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80028d0:	f7ff f8d8 	bl	8001a84 <HAL_GetTick>
 80028d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028d6:	e00a      	b.n	80028ee <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028d8:	f7ff f8d4 	bl	8001a84 <HAL_GetTick>
 80028dc:	4602      	mov	r2, r0
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	1ad3      	subs	r3, r2, r3
 80028e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d901      	bls.n	80028ee <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80028ea:	2303      	movs	r3, #3
 80028ec:	e095      	b.n	8002a1a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028ee:	4b4e      	ldr	r3, [pc, #312]	@ (8002a28 <HAL_RCC_ClockConfig+0x264>)
 80028f0:	689b      	ldr	r3, [r3, #8]
 80028f2:	f003 020c 	and.w	r2, r3, #12
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	009b      	lsls	r3, r3, #2
 80028fc:	429a      	cmp	r2, r3
 80028fe:	d1eb      	bne.n	80028d8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f003 0302 	and.w	r3, r3, #2
 8002908:	2b00      	cmp	r3, #0
 800290a:	d023      	beq.n	8002954 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f003 0304 	and.w	r3, r3, #4
 8002914:	2b00      	cmp	r3, #0
 8002916:	d005      	beq.n	8002924 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002918:	4b43      	ldr	r3, [pc, #268]	@ (8002a28 <HAL_RCC_ClockConfig+0x264>)
 800291a:	689b      	ldr	r3, [r3, #8]
 800291c:	4a42      	ldr	r2, [pc, #264]	@ (8002a28 <HAL_RCC_ClockConfig+0x264>)
 800291e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002922:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f003 0308 	and.w	r3, r3, #8
 800292c:	2b00      	cmp	r3, #0
 800292e:	d007      	beq.n	8002940 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002930:	4b3d      	ldr	r3, [pc, #244]	@ (8002a28 <HAL_RCC_ClockConfig+0x264>)
 8002932:	689b      	ldr	r3, [r3, #8]
 8002934:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002938:	4a3b      	ldr	r2, [pc, #236]	@ (8002a28 <HAL_RCC_ClockConfig+0x264>)
 800293a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800293e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002940:	4b39      	ldr	r3, [pc, #228]	@ (8002a28 <HAL_RCC_ClockConfig+0x264>)
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	689b      	ldr	r3, [r3, #8]
 800294c:	4936      	ldr	r1, [pc, #216]	@ (8002a28 <HAL_RCC_ClockConfig+0x264>)
 800294e:	4313      	orrs	r3, r2
 8002950:	608b      	str	r3, [r1, #8]
 8002952:	e008      	b.n	8002966 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002954:	697b      	ldr	r3, [r7, #20]
 8002956:	2b80      	cmp	r3, #128	@ 0x80
 8002958:	d105      	bne.n	8002966 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800295a:	4b33      	ldr	r3, [pc, #204]	@ (8002a28 <HAL_RCC_ClockConfig+0x264>)
 800295c:	689b      	ldr	r3, [r3, #8]
 800295e:	4a32      	ldr	r2, [pc, #200]	@ (8002a28 <HAL_RCC_ClockConfig+0x264>)
 8002960:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002964:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002966:	4b2f      	ldr	r3, [pc, #188]	@ (8002a24 <HAL_RCC_ClockConfig+0x260>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f003 030f 	and.w	r3, r3, #15
 800296e:	683a      	ldr	r2, [r7, #0]
 8002970:	429a      	cmp	r2, r3
 8002972:	d21d      	bcs.n	80029b0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002974:	4b2b      	ldr	r3, [pc, #172]	@ (8002a24 <HAL_RCC_ClockConfig+0x260>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f023 020f 	bic.w	r2, r3, #15
 800297c:	4929      	ldr	r1, [pc, #164]	@ (8002a24 <HAL_RCC_ClockConfig+0x260>)
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	4313      	orrs	r3, r2
 8002982:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002984:	f7ff f87e 	bl	8001a84 <HAL_GetTick>
 8002988:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800298a:	e00a      	b.n	80029a2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800298c:	f7ff f87a 	bl	8001a84 <HAL_GetTick>
 8002990:	4602      	mov	r2, r0
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	1ad3      	subs	r3, r2, r3
 8002996:	f241 3288 	movw	r2, #5000	@ 0x1388
 800299a:	4293      	cmp	r3, r2
 800299c:	d901      	bls.n	80029a2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800299e:	2303      	movs	r3, #3
 80029a0:	e03b      	b.n	8002a1a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029a2:	4b20      	ldr	r3, [pc, #128]	@ (8002a24 <HAL_RCC_ClockConfig+0x260>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f003 030f 	and.w	r3, r3, #15
 80029aa:	683a      	ldr	r2, [r7, #0]
 80029ac:	429a      	cmp	r2, r3
 80029ae:	d1ed      	bne.n	800298c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f003 0304 	and.w	r3, r3, #4
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d008      	beq.n	80029ce <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80029bc:	4b1a      	ldr	r3, [pc, #104]	@ (8002a28 <HAL_RCC_ClockConfig+0x264>)
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	68db      	ldr	r3, [r3, #12]
 80029c8:	4917      	ldr	r1, [pc, #92]	@ (8002a28 <HAL_RCC_ClockConfig+0x264>)
 80029ca:	4313      	orrs	r3, r2
 80029cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f003 0308 	and.w	r3, r3, #8
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d009      	beq.n	80029ee <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80029da:	4b13      	ldr	r3, [pc, #76]	@ (8002a28 <HAL_RCC_ClockConfig+0x264>)
 80029dc:	689b      	ldr	r3, [r3, #8]
 80029de:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	691b      	ldr	r3, [r3, #16]
 80029e6:	00db      	lsls	r3, r3, #3
 80029e8:	490f      	ldr	r1, [pc, #60]	@ (8002a28 <HAL_RCC_ClockConfig+0x264>)
 80029ea:	4313      	orrs	r3, r2
 80029ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80029ee:	f000 f825 	bl	8002a3c <HAL_RCC_GetSysClockFreq>
 80029f2:	4602      	mov	r2, r0
 80029f4:	4b0c      	ldr	r3, [pc, #48]	@ (8002a28 <HAL_RCC_ClockConfig+0x264>)
 80029f6:	689b      	ldr	r3, [r3, #8]
 80029f8:	091b      	lsrs	r3, r3, #4
 80029fa:	f003 030f 	and.w	r3, r3, #15
 80029fe:	490c      	ldr	r1, [pc, #48]	@ (8002a30 <HAL_RCC_ClockConfig+0x26c>)
 8002a00:	5ccb      	ldrb	r3, [r1, r3]
 8002a02:	f003 031f 	and.w	r3, r3, #31
 8002a06:	fa22 f303 	lsr.w	r3, r2, r3
 8002a0a:	4a0a      	ldr	r2, [pc, #40]	@ (8002a34 <HAL_RCC_ClockConfig+0x270>)
 8002a0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002a0e:	4b0a      	ldr	r3, [pc, #40]	@ (8002a38 <HAL_RCC_ClockConfig+0x274>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4618      	mov	r0, r3
 8002a14:	f7fe ffea 	bl	80019ec <HAL_InitTick>
 8002a18:	4603      	mov	r3, r0
}
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	3718      	adds	r7, #24
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}
 8002a22:	bf00      	nop
 8002a24:	40022000 	.word	0x40022000
 8002a28:	40021000 	.word	0x40021000
 8002a2c:	04c4b400 	.word	0x04c4b400
 8002a30:	08009df8 	.word	0x08009df8
 8002a34:	20000000 	.word	0x20000000
 8002a38:	20000004 	.word	0x20000004

08002a3c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	b087      	sub	sp, #28
 8002a40:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002a42:	4b2c      	ldr	r3, [pc, #176]	@ (8002af4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002a44:	689b      	ldr	r3, [r3, #8]
 8002a46:	f003 030c 	and.w	r3, r3, #12
 8002a4a:	2b04      	cmp	r3, #4
 8002a4c:	d102      	bne.n	8002a54 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002a4e:	4b2a      	ldr	r3, [pc, #168]	@ (8002af8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002a50:	613b      	str	r3, [r7, #16]
 8002a52:	e047      	b.n	8002ae4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002a54:	4b27      	ldr	r3, [pc, #156]	@ (8002af4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002a56:	689b      	ldr	r3, [r3, #8]
 8002a58:	f003 030c 	and.w	r3, r3, #12
 8002a5c:	2b08      	cmp	r3, #8
 8002a5e:	d102      	bne.n	8002a66 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002a60:	4b26      	ldr	r3, [pc, #152]	@ (8002afc <HAL_RCC_GetSysClockFreq+0xc0>)
 8002a62:	613b      	str	r3, [r7, #16]
 8002a64:	e03e      	b.n	8002ae4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002a66:	4b23      	ldr	r3, [pc, #140]	@ (8002af4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	f003 030c 	and.w	r3, r3, #12
 8002a6e:	2b0c      	cmp	r3, #12
 8002a70:	d136      	bne.n	8002ae0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002a72:	4b20      	ldr	r3, [pc, #128]	@ (8002af4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002a74:	68db      	ldr	r3, [r3, #12]
 8002a76:	f003 0303 	and.w	r3, r3, #3
 8002a7a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002a7c:	4b1d      	ldr	r3, [pc, #116]	@ (8002af4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002a7e:	68db      	ldr	r3, [r3, #12]
 8002a80:	091b      	lsrs	r3, r3, #4
 8002a82:	f003 030f 	and.w	r3, r3, #15
 8002a86:	3301      	adds	r3, #1
 8002a88:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	2b03      	cmp	r3, #3
 8002a8e:	d10c      	bne.n	8002aaa <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002a90:	4a1a      	ldr	r2, [pc, #104]	@ (8002afc <HAL_RCC_GetSysClockFreq+0xc0>)
 8002a92:	68bb      	ldr	r3, [r7, #8]
 8002a94:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a98:	4a16      	ldr	r2, [pc, #88]	@ (8002af4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002a9a:	68d2      	ldr	r2, [r2, #12]
 8002a9c:	0a12      	lsrs	r2, r2, #8
 8002a9e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002aa2:	fb02 f303 	mul.w	r3, r2, r3
 8002aa6:	617b      	str	r3, [r7, #20]
      break;
 8002aa8:	e00c      	b.n	8002ac4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002aaa:	4a13      	ldr	r2, [pc, #76]	@ (8002af8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002aac:	68bb      	ldr	r3, [r7, #8]
 8002aae:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ab2:	4a10      	ldr	r2, [pc, #64]	@ (8002af4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002ab4:	68d2      	ldr	r2, [r2, #12]
 8002ab6:	0a12      	lsrs	r2, r2, #8
 8002ab8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002abc:	fb02 f303 	mul.w	r3, r2, r3
 8002ac0:	617b      	str	r3, [r7, #20]
      break;
 8002ac2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002ac4:	4b0b      	ldr	r3, [pc, #44]	@ (8002af4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002ac6:	68db      	ldr	r3, [r3, #12]
 8002ac8:	0e5b      	lsrs	r3, r3, #25
 8002aca:	f003 0303 	and.w	r3, r3, #3
 8002ace:	3301      	adds	r3, #1
 8002ad0:	005b      	lsls	r3, r3, #1
 8002ad2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002ad4:	697a      	ldr	r2, [r7, #20]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002adc:	613b      	str	r3, [r7, #16]
 8002ade:	e001      	b.n	8002ae4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002ae4:	693b      	ldr	r3, [r7, #16]
}
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	371c      	adds	r7, #28
 8002aea:	46bd      	mov	sp, r7
 8002aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af0:	4770      	bx	lr
 8002af2:	bf00      	nop
 8002af4:	40021000 	.word	0x40021000
 8002af8:	00f42400 	.word	0x00f42400
 8002afc:	016e3600 	.word	0x016e3600

08002b00 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b00:	b480      	push	{r7}
 8002b02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b04:	4b03      	ldr	r3, [pc, #12]	@ (8002b14 <HAL_RCC_GetHCLKFreq+0x14>)
 8002b06:	681b      	ldr	r3, [r3, #0]
}
 8002b08:	4618      	mov	r0, r3
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b10:	4770      	bx	lr
 8002b12:	bf00      	nop
 8002b14:	20000000 	.word	0x20000000

08002b18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002b1c:	f7ff fff0 	bl	8002b00 <HAL_RCC_GetHCLKFreq>
 8002b20:	4602      	mov	r2, r0
 8002b22:	4b06      	ldr	r3, [pc, #24]	@ (8002b3c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b24:	689b      	ldr	r3, [r3, #8]
 8002b26:	0a1b      	lsrs	r3, r3, #8
 8002b28:	f003 0307 	and.w	r3, r3, #7
 8002b2c:	4904      	ldr	r1, [pc, #16]	@ (8002b40 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002b2e:	5ccb      	ldrb	r3, [r1, r3]
 8002b30:	f003 031f 	and.w	r3, r3, #31
 8002b34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	bd80      	pop	{r7, pc}
 8002b3c:	40021000 	.word	0x40021000
 8002b40:	08009e08 	.word	0x08009e08

08002b44 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002b48:	f7ff ffda 	bl	8002b00 <HAL_RCC_GetHCLKFreq>
 8002b4c:	4602      	mov	r2, r0
 8002b4e:	4b06      	ldr	r3, [pc, #24]	@ (8002b68 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b50:	689b      	ldr	r3, [r3, #8]
 8002b52:	0adb      	lsrs	r3, r3, #11
 8002b54:	f003 0307 	and.w	r3, r3, #7
 8002b58:	4904      	ldr	r1, [pc, #16]	@ (8002b6c <HAL_RCC_GetPCLK2Freq+0x28>)
 8002b5a:	5ccb      	ldrb	r3, [r1, r3]
 8002b5c:	f003 031f 	and.w	r3, r3, #31
 8002b60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b64:	4618      	mov	r0, r3
 8002b66:	bd80      	pop	{r7, pc}
 8002b68:	40021000 	.word	0x40021000
 8002b6c:	08009e08 	.word	0x08009e08

08002b70 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002b70:	b480      	push	{r7}
 8002b72:	b087      	sub	sp, #28
 8002b74:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002b76:	4b1e      	ldr	r3, [pc, #120]	@ (8002bf0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002b78:	68db      	ldr	r3, [r3, #12]
 8002b7a:	f003 0303 	and.w	r3, r3, #3
 8002b7e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002b80:	4b1b      	ldr	r3, [pc, #108]	@ (8002bf0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002b82:	68db      	ldr	r3, [r3, #12]
 8002b84:	091b      	lsrs	r3, r3, #4
 8002b86:	f003 030f 	and.w	r3, r3, #15
 8002b8a:	3301      	adds	r3, #1
 8002b8c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002b8e:	693b      	ldr	r3, [r7, #16]
 8002b90:	2b03      	cmp	r3, #3
 8002b92:	d10c      	bne.n	8002bae <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002b94:	4a17      	ldr	r2, [pc, #92]	@ (8002bf4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b9c:	4a14      	ldr	r2, [pc, #80]	@ (8002bf0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002b9e:	68d2      	ldr	r2, [r2, #12]
 8002ba0:	0a12      	lsrs	r2, r2, #8
 8002ba2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002ba6:	fb02 f303 	mul.w	r3, r2, r3
 8002baa:	617b      	str	r3, [r7, #20]
    break;
 8002bac:	e00c      	b.n	8002bc8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002bae:	4a12      	ldr	r2, [pc, #72]	@ (8002bf8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bb6:	4a0e      	ldr	r2, [pc, #56]	@ (8002bf0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002bb8:	68d2      	ldr	r2, [r2, #12]
 8002bba:	0a12      	lsrs	r2, r2, #8
 8002bbc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002bc0:	fb02 f303 	mul.w	r3, r2, r3
 8002bc4:	617b      	str	r3, [r7, #20]
    break;
 8002bc6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002bc8:	4b09      	ldr	r3, [pc, #36]	@ (8002bf0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002bca:	68db      	ldr	r3, [r3, #12]
 8002bcc:	0e5b      	lsrs	r3, r3, #25
 8002bce:	f003 0303 	and.w	r3, r3, #3
 8002bd2:	3301      	adds	r3, #1
 8002bd4:	005b      	lsls	r3, r3, #1
 8002bd6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002bd8:	697a      	ldr	r2, [r7, #20]
 8002bda:	68bb      	ldr	r3, [r7, #8]
 8002bdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002be0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002be2:	687b      	ldr	r3, [r7, #4]
}
 8002be4:	4618      	mov	r0, r3
 8002be6:	371c      	adds	r7, #28
 8002be8:	46bd      	mov	sp, r7
 8002bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bee:	4770      	bx	lr
 8002bf0:	40021000 	.word	0x40021000
 8002bf4:	016e3600 	.word	0x016e3600
 8002bf8:	00f42400 	.word	0x00f42400

08002bfc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b086      	sub	sp, #24
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002c04:	2300      	movs	r3, #0
 8002c06:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002c08:	2300      	movs	r3, #0
 8002c0a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	f000 8098 	beq.w	8002d4a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c1e:	4b43      	ldr	r3, [pc, #268]	@ (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d10d      	bne.n	8002c46 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c2a:	4b40      	ldr	r3, [pc, #256]	@ (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c2e:	4a3f      	ldr	r2, [pc, #252]	@ (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c34:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c36:	4b3d      	ldr	r3, [pc, #244]	@ (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c3e:	60bb      	str	r3, [r7, #8]
 8002c40:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c42:	2301      	movs	r3, #1
 8002c44:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c46:	4b3a      	ldr	r3, [pc, #232]	@ (8002d30 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4a39      	ldr	r2, [pc, #228]	@ (8002d30 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002c4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c50:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002c52:	f7fe ff17 	bl	8001a84 <HAL_GetTick>
 8002c56:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002c58:	e009      	b.n	8002c6e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c5a:	f7fe ff13 	bl	8001a84 <HAL_GetTick>
 8002c5e:	4602      	mov	r2, r0
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	1ad3      	subs	r3, r2, r3
 8002c64:	2b02      	cmp	r3, #2
 8002c66:	d902      	bls.n	8002c6e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002c68:	2303      	movs	r3, #3
 8002c6a:	74fb      	strb	r3, [r7, #19]
        break;
 8002c6c:	e005      	b.n	8002c7a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002c6e:	4b30      	ldr	r3, [pc, #192]	@ (8002d30 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d0ef      	beq.n	8002c5a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8002c7a:	7cfb      	ldrb	r3, [r7, #19]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d159      	bne.n	8002d34 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002c80:	4b2a      	ldr	r3, [pc, #168]	@ (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c86:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c8a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002c8c:	697b      	ldr	r3, [r7, #20]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d01e      	beq.n	8002cd0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c96:	697a      	ldr	r2, [r7, #20]
 8002c98:	429a      	cmp	r2, r3
 8002c9a:	d019      	beq.n	8002cd0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002c9c:	4b23      	ldr	r3, [pc, #140]	@ (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ca2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002ca6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002ca8:	4b20      	ldr	r3, [pc, #128]	@ (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002caa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cae:	4a1f      	ldr	r2, [pc, #124]	@ (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002cb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002cb4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002cb8:	4b1c      	ldr	r3, [pc, #112]	@ (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002cba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cbe:	4a1b      	ldr	r2, [pc, #108]	@ (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002cc0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002cc4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002cc8:	4a18      	ldr	r2, [pc, #96]	@ (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002cca:	697b      	ldr	r3, [r7, #20]
 8002ccc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002cd0:	697b      	ldr	r3, [r7, #20]
 8002cd2:	f003 0301 	and.w	r3, r3, #1
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d016      	beq.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cda:	f7fe fed3 	bl	8001a84 <HAL_GetTick>
 8002cde:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ce0:	e00b      	b.n	8002cfa <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ce2:	f7fe fecf 	bl	8001a84 <HAL_GetTick>
 8002ce6:	4602      	mov	r2, r0
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	1ad3      	subs	r3, r2, r3
 8002cec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d902      	bls.n	8002cfa <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8002cf4:	2303      	movs	r3, #3
 8002cf6:	74fb      	strb	r3, [r7, #19]
            break;
 8002cf8:	e006      	b.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002cfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d00:	f003 0302 	and.w	r3, r3, #2
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d0ec      	beq.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002d08:	7cfb      	ldrb	r3, [r7, #19]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d10b      	bne.n	8002d26 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002d0e:	4b07      	ldr	r3, [pc, #28]	@ (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002d10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d14:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d1c:	4903      	ldr	r1, [pc, #12]	@ (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002d24:	e008      	b.n	8002d38 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002d26:	7cfb      	ldrb	r3, [r7, #19]
 8002d28:	74bb      	strb	r3, [r7, #18]
 8002d2a:	e005      	b.n	8002d38 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002d2c:	40021000 	.word	0x40021000
 8002d30:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d34:	7cfb      	ldrb	r3, [r7, #19]
 8002d36:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002d38:	7c7b      	ldrb	r3, [r7, #17]
 8002d3a:	2b01      	cmp	r3, #1
 8002d3c:	d105      	bne.n	8002d4a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d3e:	4ba7      	ldr	r3, [pc, #668]	@ (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002d40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d42:	4aa6      	ldr	r2, [pc, #664]	@ (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002d44:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d48:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f003 0301 	and.w	r3, r3, #1
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d00a      	beq.n	8002d6c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002d56:	4ba1      	ldr	r3, [pc, #644]	@ (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002d58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d5c:	f023 0203 	bic.w	r2, r3, #3
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	499d      	ldr	r1, [pc, #628]	@ (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002d66:	4313      	orrs	r3, r2
 8002d68:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f003 0302 	and.w	r3, r3, #2
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d00a      	beq.n	8002d8e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002d78:	4b98      	ldr	r3, [pc, #608]	@ (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002d7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d7e:	f023 020c 	bic.w	r2, r3, #12
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	689b      	ldr	r3, [r3, #8]
 8002d86:	4995      	ldr	r1, [pc, #596]	@ (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002d88:	4313      	orrs	r3, r2
 8002d8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f003 0304 	and.w	r3, r3, #4
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d00a      	beq.n	8002db0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002d9a:	4b90      	ldr	r3, [pc, #576]	@ (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002d9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002da0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	68db      	ldr	r3, [r3, #12]
 8002da8:	498c      	ldr	r1, [pc, #560]	@ (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002daa:	4313      	orrs	r3, r2
 8002dac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f003 0308 	and.w	r3, r3, #8
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d00a      	beq.n	8002dd2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002dbc:	4b87      	ldr	r3, [pc, #540]	@ (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002dbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002dc2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	691b      	ldr	r3, [r3, #16]
 8002dca:	4984      	ldr	r1, [pc, #528]	@ (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002dcc:	4313      	orrs	r3, r2
 8002dce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f003 0310 	and.w	r3, r3, #16
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d00a      	beq.n	8002df4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002dde:	4b7f      	ldr	r3, [pc, #508]	@ (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002de0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002de4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	695b      	ldr	r3, [r3, #20]
 8002dec:	497b      	ldr	r1, [pc, #492]	@ (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002dee:	4313      	orrs	r3, r2
 8002df0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f003 0320 	and.w	r3, r3, #32
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d00a      	beq.n	8002e16 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002e00:	4b76      	ldr	r3, [pc, #472]	@ (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002e02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e06:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	699b      	ldr	r3, [r3, #24]
 8002e0e:	4973      	ldr	r1, [pc, #460]	@ (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002e10:	4313      	orrs	r3, r2
 8002e12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d00a      	beq.n	8002e38 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002e22:	4b6e      	ldr	r3, [pc, #440]	@ (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002e24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e28:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	69db      	ldr	r3, [r3, #28]
 8002e30:	496a      	ldr	r1, [pc, #424]	@ (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002e32:	4313      	orrs	r3, r2
 8002e34:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d00a      	beq.n	8002e5a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002e44:	4b65      	ldr	r3, [pc, #404]	@ (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002e46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e4a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6a1b      	ldr	r3, [r3, #32]
 8002e52:	4962      	ldr	r1, [pc, #392]	@ (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002e54:	4313      	orrs	r3, r2
 8002e56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d00a      	beq.n	8002e7c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002e66:	4b5d      	ldr	r3, [pc, #372]	@ (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002e68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e6c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e74:	4959      	ldr	r1, [pc, #356]	@ (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002e76:	4313      	orrs	r3, r2
 8002e78:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d00a      	beq.n	8002e9e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002e88:	4b54      	ldr	r3, [pc, #336]	@ (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002e8a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002e8e:	f023 0203 	bic.w	r2, r3, #3
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e96:	4951      	ldr	r1, [pc, #324]	@ (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d00a      	beq.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002eaa:	4b4c      	ldr	r3, [pc, #304]	@ (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002eac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002eb0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eb8:	4948      	ldr	r1, [pc, #288]	@ (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d015      	beq.n	8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002ecc:	4b43      	ldr	r3, [pc, #268]	@ (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002ece:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ed2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eda:	4940      	ldr	r1, [pc, #256]	@ (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002edc:	4313      	orrs	r3, r2
 8002ede:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ee6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002eea:	d105      	bne.n	8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002eec:	4b3b      	ldr	r3, [pc, #236]	@ (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002eee:	68db      	ldr	r3, [r3, #12]
 8002ef0:	4a3a      	ldr	r2, [pc, #232]	@ (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002ef2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002ef6:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d015      	beq.n	8002f30 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002f04:	4b35      	ldr	r3, [pc, #212]	@ (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f0a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f12:	4932      	ldr	r1, [pc, #200]	@ (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f14:	4313      	orrs	r3, r2
 8002f16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f1e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002f22:	d105      	bne.n	8002f30 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002f24:	4b2d      	ldr	r3, [pc, #180]	@ (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f26:	68db      	ldr	r3, [r3, #12]
 8002f28:	4a2c      	ldr	r2, [pc, #176]	@ (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f2a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002f2e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d015      	beq.n	8002f68 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002f3c:	4b27      	ldr	r3, [pc, #156]	@ (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f42:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f4a:	4924      	ldr	r1, [pc, #144]	@ (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f56:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f5a:	d105      	bne.n	8002f68 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002f5c:	4b1f      	ldr	r3, [pc, #124]	@ (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f5e:	68db      	ldr	r3, [r3, #12]
 8002f60:	4a1e      	ldr	r2, [pc, #120]	@ (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f62:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002f66:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d015      	beq.n	8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002f74:	4b19      	ldr	r3, [pc, #100]	@ (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f7a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f82:	4916      	ldr	r1, [pc, #88]	@ (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f84:	4313      	orrs	r3, r2
 8002f86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f8e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002f92:	d105      	bne.n	8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002f94:	4b11      	ldr	r3, [pc, #68]	@ (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f96:	68db      	ldr	r3, [r3, #12]
 8002f98:	4a10      	ldr	r2, [pc, #64]	@ (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f9a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002f9e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d019      	beq.n	8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002fac:	4b0b      	ldr	r3, [pc, #44]	@ (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002fae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fb2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fba:	4908      	ldr	r1, [pc, #32]	@ (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002fbc:	4313      	orrs	r3, r2
 8002fbe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fc6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002fca:	d109      	bne.n	8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002fcc:	4b03      	ldr	r3, [pc, #12]	@ (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002fce:	68db      	ldr	r3, [r3, #12]
 8002fd0:	4a02      	ldr	r2, [pc, #8]	@ (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002fd2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002fd6:	60d3      	str	r3, [r2, #12]
 8002fd8:	e002      	b.n	8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8002fda:	bf00      	nop
 8002fdc:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d015      	beq.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002fec:	4b29      	ldr	r3, [pc, #164]	@ (8003094 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002fee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ff2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ffa:	4926      	ldr	r1, [pc, #152]	@ (8003094 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003006:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800300a:	d105      	bne.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800300c:	4b21      	ldr	r3, [pc, #132]	@ (8003094 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800300e:	68db      	ldr	r3, [r3, #12]
 8003010:	4a20      	ldr	r2, [pc, #128]	@ (8003094 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003012:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003016:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003020:	2b00      	cmp	r3, #0
 8003022:	d015      	beq.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8003024:	4b1b      	ldr	r3, [pc, #108]	@ (8003094 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003026:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800302a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003032:	4918      	ldr	r1, [pc, #96]	@ (8003094 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003034:	4313      	orrs	r3, r2
 8003036:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800303e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003042:	d105      	bne.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003044:	4b13      	ldr	r3, [pc, #76]	@ (8003094 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003046:	68db      	ldr	r3, [r3, #12]
 8003048:	4a12      	ldr	r2, [pc, #72]	@ (8003094 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800304a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800304e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003058:	2b00      	cmp	r3, #0
 800305a:	d015      	beq.n	8003088 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800305c:	4b0d      	ldr	r3, [pc, #52]	@ (8003094 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800305e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003062:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800306a:	490a      	ldr	r1, [pc, #40]	@ (8003094 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800306c:	4313      	orrs	r3, r2
 800306e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003076:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800307a:	d105      	bne.n	8003088 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800307c:	4b05      	ldr	r3, [pc, #20]	@ (8003094 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800307e:	68db      	ldr	r3, [r3, #12]
 8003080:	4a04      	ldr	r2, [pc, #16]	@ (8003094 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003082:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003086:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003088:	7cbb      	ldrb	r3, [r7, #18]
}
 800308a:	4618      	mov	r0, r3
 800308c:	3718      	adds	r7, #24
 800308e:	46bd      	mov	sp, r7
 8003090:	bd80      	pop	{r7, pc}
 8003092:	bf00      	nop
 8003094:	40021000 	.word	0x40021000

08003098 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b082      	sub	sp, #8
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d101      	bne.n	80030aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80030a6:	2301      	movs	r3, #1
 80030a8:	e049      	b.n	800313e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030b0:	b2db      	uxtb	r3, r3
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d106      	bne.n	80030c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2200      	movs	r2, #0
 80030ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80030be:	6878      	ldr	r0, [r7, #4]
 80030c0:	f7fe fb4a 	bl	8001758 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2202      	movs	r2, #2
 80030c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681a      	ldr	r2, [r3, #0]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	3304      	adds	r3, #4
 80030d4:	4619      	mov	r1, r3
 80030d6:	4610      	mov	r0, r2
 80030d8:	f000 fe9e 	bl	8003e18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2201      	movs	r2, #1
 80030e0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2201      	movs	r2, #1
 80030e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2201      	movs	r2, #1
 80030f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2201      	movs	r2, #1
 80030f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2201      	movs	r2, #1
 8003100:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2201      	movs	r2, #1
 8003108:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2201      	movs	r2, #1
 8003110:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2201      	movs	r2, #1
 8003118:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2201      	movs	r2, #1
 8003120:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2201      	movs	r2, #1
 8003128:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2201      	movs	r2, #1
 8003130:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2201      	movs	r2, #1
 8003138:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800313c:	2300      	movs	r3, #0
}
 800313e:	4618      	mov	r0, r3
 8003140:	3708      	adds	r7, #8
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}
	...

08003148 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003148:	b480      	push	{r7}
 800314a:	b085      	sub	sp, #20
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003156:	b2db      	uxtb	r3, r3
 8003158:	2b01      	cmp	r3, #1
 800315a:	d001      	beq.n	8003160 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800315c:	2301      	movs	r3, #1
 800315e:	e054      	b.n	800320a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2202      	movs	r2, #2
 8003164:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	68da      	ldr	r2, [r3, #12]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f042 0201 	orr.w	r2, r2, #1
 8003176:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a26      	ldr	r2, [pc, #152]	@ (8003218 <HAL_TIM_Base_Start_IT+0xd0>)
 800317e:	4293      	cmp	r3, r2
 8003180:	d022      	beq.n	80031c8 <HAL_TIM_Base_Start_IT+0x80>
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800318a:	d01d      	beq.n	80031c8 <HAL_TIM_Base_Start_IT+0x80>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a22      	ldr	r2, [pc, #136]	@ (800321c <HAL_TIM_Base_Start_IT+0xd4>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d018      	beq.n	80031c8 <HAL_TIM_Base_Start_IT+0x80>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4a21      	ldr	r2, [pc, #132]	@ (8003220 <HAL_TIM_Base_Start_IT+0xd8>)
 800319c:	4293      	cmp	r3, r2
 800319e:	d013      	beq.n	80031c8 <HAL_TIM_Base_Start_IT+0x80>
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a1f      	ldr	r2, [pc, #124]	@ (8003224 <HAL_TIM_Base_Start_IT+0xdc>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d00e      	beq.n	80031c8 <HAL_TIM_Base_Start_IT+0x80>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4a1e      	ldr	r2, [pc, #120]	@ (8003228 <HAL_TIM_Base_Start_IT+0xe0>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d009      	beq.n	80031c8 <HAL_TIM_Base_Start_IT+0x80>
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4a1c      	ldr	r2, [pc, #112]	@ (800322c <HAL_TIM_Base_Start_IT+0xe4>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d004      	beq.n	80031c8 <HAL_TIM_Base_Start_IT+0x80>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4a1b      	ldr	r2, [pc, #108]	@ (8003230 <HAL_TIM_Base_Start_IT+0xe8>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d115      	bne.n	80031f4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	689a      	ldr	r2, [r3, #8]
 80031ce:	4b19      	ldr	r3, [pc, #100]	@ (8003234 <HAL_TIM_Base_Start_IT+0xec>)
 80031d0:	4013      	ands	r3, r2
 80031d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	2b06      	cmp	r3, #6
 80031d8:	d015      	beq.n	8003206 <HAL_TIM_Base_Start_IT+0xbe>
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031e0:	d011      	beq.n	8003206 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	681a      	ldr	r2, [r3, #0]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f042 0201 	orr.w	r2, r2, #1
 80031f0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031f2:	e008      	b.n	8003206 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f042 0201 	orr.w	r2, r2, #1
 8003202:	601a      	str	r2, [r3, #0]
 8003204:	e000      	b.n	8003208 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003206:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003208:	2300      	movs	r3, #0
}
 800320a:	4618      	mov	r0, r3
 800320c:	3714      	adds	r7, #20
 800320e:	46bd      	mov	sp, r7
 8003210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003214:	4770      	bx	lr
 8003216:	bf00      	nop
 8003218:	40012c00 	.word	0x40012c00
 800321c:	40000400 	.word	0x40000400
 8003220:	40000800 	.word	0x40000800
 8003224:	40000c00 	.word	0x40000c00
 8003228:	40013400 	.word	0x40013400
 800322c:	40014000 	.word	0x40014000
 8003230:	40015000 	.word	0x40015000
 8003234:	00010007 	.word	0x00010007

08003238 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b082      	sub	sp, #8
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d101      	bne.n	800324a <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8003246:	2301      	movs	r3, #1
 8003248:	e049      	b.n	80032de <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003250:	b2db      	uxtb	r3, r3
 8003252:	2b00      	cmp	r3, #0
 8003254:	d106      	bne.n	8003264 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	2200      	movs	r2, #0
 800325a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800325e:	6878      	ldr	r0, [r7, #4]
 8003260:	f000 f841 	bl	80032e6 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2202      	movs	r2, #2
 8003268:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681a      	ldr	r2, [r3, #0]
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	3304      	adds	r3, #4
 8003274:	4619      	mov	r1, r3
 8003276:	4610      	mov	r0, r2
 8003278:	f000 fdce 	bl	8003e18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2201      	movs	r2, #1
 8003280:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2201      	movs	r2, #1
 8003288:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2201      	movs	r2, #1
 8003290:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2201      	movs	r2, #1
 8003298:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2201      	movs	r2, #1
 80032a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2201      	movs	r2, #1
 80032a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2201      	movs	r2, #1
 80032b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2201      	movs	r2, #1
 80032b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2201      	movs	r2, #1
 80032c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2201      	movs	r2, #1
 80032c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2201      	movs	r2, #1
 80032d0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2201      	movs	r2, #1
 80032d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80032dc:	2300      	movs	r3, #0
}
 80032de:	4618      	mov	r0, r3
 80032e0:	3708      	adds	r7, #8
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}

080032e6 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80032e6:	b480      	push	{r7}
 80032e8:	b083      	sub	sp, #12
 80032ea:	af00      	add	r7, sp, #0
 80032ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80032ee:	bf00      	nop
 80032f0:	370c      	adds	r7, #12
 80032f2:	46bd      	mov	sp, r7
 80032f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f8:	4770      	bx	lr

080032fa <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80032fa:	b580      	push	{r7, lr}
 80032fc:	b082      	sub	sp, #8
 80032fe:	af00      	add	r7, sp, #0
 8003300:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d101      	bne.n	800330c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003308:	2301      	movs	r3, #1
 800330a:	e049      	b.n	80033a0 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003312:	b2db      	uxtb	r3, r3
 8003314:	2b00      	cmp	r3, #0
 8003316:	d106      	bne.n	8003326 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2200      	movs	r2, #0
 800331c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003320:	6878      	ldr	r0, [r7, #4]
 8003322:	f000 f841 	bl	80033a8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2202      	movs	r2, #2
 800332a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681a      	ldr	r2, [r3, #0]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	3304      	adds	r3, #4
 8003336:	4619      	mov	r1, r3
 8003338:	4610      	mov	r0, r2
 800333a:	f000 fd6d 	bl	8003e18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2201      	movs	r2, #1
 8003342:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2201      	movs	r2, #1
 800334a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	2201      	movs	r2, #1
 8003352:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2201      	movs	r2, #1
 800335a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2201      	movs	r2, #1
 8003362:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2201      	movs	r2, #1
 800336a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2201      	movs	r2, #1
 8003372:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2201      	movs	r2, #1
 800337a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2201      	movs	r2, #1
 8003382:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2201      	movs	r2, #1
 800338a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2201      	movs	r2, #1
 8003392:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2201      	movs	r2, #1
 800339a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800339e:	2300      	movs	r3, #0
}
 80033a0:	4618      	mov	r0, r3
 80033a2:	3708      	adds	r7, #8
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bd80      	pop	{r7, pc}

080033a8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80033a8:	b480      	push	{r7}
 80033aa:	b083      	sub	sp, #12
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80033b0:	bf00      	nop
 80033b2:	370c      	adds	r7, #12
 80033b4:	46bd      	mov	sp, r7
 80033b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ba:	4770      	bx	lr

080033bc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b084      	sub	sp, #16
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
 80033c4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d109      	bne.n	80033e0 <HAL_TIM_PWM_Start+0x24>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80033d2:	b2db      	uxtb	r3, r3
 80033d4:	2b01      	cmp	r3, #1
 80033d6:	bf14      	ite	ne
 80033d8:	2301      	movne	r3, #1
 80033da:	2300      	moveq	r3, #0
 80033dc:	b2db      	uxtb	r3, r3
 80033de:	e03c      	b.n	800345a <HAL_TIM_PWM_Start+0x9e>
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	2b04      	cmp	r3, #4
 80033e4:	d109      	bne.n	80033fa <HAL_TIM_PWM_Start+0x3e>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80033ec:	b2db      	uxtb	r3, r3
 80033ee:	2b01      	cmp	r3, #1
 80033f0:	bf14      	ite	ne
 80033f2:	2301      	movne	r3, #1
 80033f4:	2300      	moveq	r3, #0
 80033f6:	b2db      	uxtb	r3, r3
 80033f8:	e02f      	b.n	800345a <HAL_TIM_PWM_Start+0x9e>
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	2b08      	cmp	r3, #8
 80033fe:	d109      	bne.n	8003414 <HAL_TIM_PWM_Start+0x58>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003406:	b2db      	uxtb	r3, r3
 8003408:	2b01      	cmp	r3, #1
 800340a:	bf14      	ite	ne
 800340c:	2301      	movne	r3, #1
 800340e:	2300      	moveq	r3, #0
 8003410:	b2db      	uxtb	r3, r3
 8003412:	e022      	b.n	800345a <HAL_TIM_PWM_Start+0x9e>
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	2b0c      	cmp	r3, #12
 8003418:	d109      	bne.n	800342e <HAL_TIM_PWM_Start+0x72>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003420:	b2db      	uxtb	r3, r3
 8003422:	2b01      	cmp	r3, #1
 8003424:	bf14      	ite	ne
 8003426:	2301      	movne	r3, #1
 8003428:	2300      	moveq	r3, #0
 800342a:	b2db      	uxtb	r3, r3
 800342c:	e015      	b.n	800345a <HAL_TIM_PWM_Start+0x9e>
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	2b10      	cmp	r3, #16
 8003432:	d109      	bne.n	8003448 <HAL_TIM_PWM_Start+0x8c>
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800343a:	b2db      	uxtb	r3, r3
 800343c:	2b01      	cmp	r3, #1
 800343e:	bf14      	ite	ne
 8003440:	2301      	movne	r3, #1
 8003442:	2300      	moveq	r3, #0
 8003444:	b2db      	uxtb	r3, r3
 8003446:	e008      	b.n	800345a <HAL_TIM_PWM_Start+0x9e>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800344e:	b2db      	uxtb	r3, r3
 8003450:	2b01      	cmp	r3, #1
 8003452:	bf14      	ite	ne
 8003454:	2301      	movne	r3, #1
 8003456:	2300      	moveq	r3, #0
 8003458:	b2db      	uxtb	r3, r3
 800345a:	2b00      	cmp	r3, #0
 800345c:	d001      	beq.n	8003462 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800345e:	2301      	movs	r3, #1
 8003460:	e0a6      	b.n	80035b0 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d104      	bne.n	8003472 <HAL_TIM_PWM_Start+0xb6>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2202      	movs	r2, #2
 800346c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003470:	e023      	b.n	80034ba <HAL_TIM_PWM_Start+0xfe>
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	2b04      	cmp	r3, #4
 8003476:	d104      	bne.n	8003482 <HAL_TIM_PWM_Start+0xc6>
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2202      	movs	r2, #2
 800347c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003480:	e01b      	b.n	80034ba <HAL_TIM_PWM_Start+0xfe>
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	2b08      	cmp	r3, #8
 8003486:	d104      	bne.n	8003492 <HAL_TIM_PWM_Start+0xd6>
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2202      	movs	r2, #2
 800348c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003490:	e013      	b.n	80034ba <HAL_TIM_PWM_Start+0xfe>
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	2b0c      	cmp	r3, #12
 8003496:	d104      	bne.n	80034a2 <HAL_TIM_PWM_Start+0xe6>
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2202      	movs	r2, #2
 800349c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80034a0:	e00b      	b.n	80034ba <HAL_TIM_PWM_Start+0xfe>
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	2b10      	cmp	r3, #16
 80034a6:	d104      	bne.n	80034b2 <HAL_TIM_PWM_Start+0xf6>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2202      	movs	r2, #2
 80034ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80034b0:	e003      	b.n	80034ba <HAL_TIM_PWM_Start+0xfe>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2202      	movs	r2, #2
 80034b6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	2201      	movs	r2, #1
 80034c0:	6839      	ldr	r1, [r7, #0]
 80034c2:	4618      	mov	r0, r3
 80034c4:	f001 f922 	bl	800470c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4a3a      	ldr	r2, [pc, #232]	@ (80035b8 <HAL_TIM_PWM_Start+0x1fc>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d018      	beq.n	8003504 <HAL_TIM_PWM_Start+0x148>
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4a39      	ldr	r2, [pc, #228]	@ (80035bc <HAL_TIM_PWM_Start+0x200>)
 80034d8:	4293      	cmp	r3, r2
 80034da:	d013      	beq.n	8003504 <HAL_TIM_PWM_Start+0x148>
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4a37      	ldr	r2, [pc, #220]	@ (80035c0 <HAL_TIM_PWM_Start+0x204>)
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d00e      	beq.n	8003504 <HAL_TIM_PWM_Start+0x148>
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4a36      	ldr	r2, [pc, #216]	@ (80035c4 <HAL_TIM_PWM_Start+0x208>)
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d009      	beq.n	8003504 <HAL_TIM_PWM_Start+0x148>
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4a34      	ldr	r2, [pc, #208]	@ (80035c8 <HAL_TIM_PWM_Start+0x20c>)
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d004      	beq.n	8003504 <HAL_TIM_PWM_Start+0x148>
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4a33      	ldr	r2, [pc, #204]	@ (80035cc <HAL_TIM_PWM_Start+0x210>)
 8003500:	4293      	cmp	r3, r2
 8003502:	d101      	bne.n	8003508 <HAL_TIM_PWM_Start+0x14c>
 8003504:	2301      	movs	r3, #1
 8003506:	e000      	b.n	800350a <HAL_TIM_PWM_Start+0x14e>
 8003508:	2300      	movs	r3, #0
 800350a:	2b00      	cmp	r3, #0
 800350c:	d007      	beq.n	800351e <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800351c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4a25      	ldr	r2, [pc, #148]	@ (80035b8 <HAL_TIM_PWM_Start+0x1fc>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d022      	beq.n	800356e <HAL_TIM_PWM_Start+0x1b2>
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003530:	d01d      	beq.n	800356e <HAL_TIM_PWM_Start+0x1b2>
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	4a26      	ldr	r2, [pc, #152]	@ (80035d0 <HAL_TIM_PWM_Start+0x214>)
 8003538:	4293      	cmp	r3, r2
 800353a:	d018      	beq.n	800356e <HAL_TIM_PWM_Start+0x1b2>
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4a24      	ldr	r2, [pc, #144]	@ (80035d4 <HAL_TIM_PWM_Start+0x218>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d013      	beq.n	800356e <HAL_TIM_PWM_Start+0x1b2>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4a23      	ldr	r2, [pc, #140]	@ (80035d8 <HAL_TIM_PWM_Start+0x21c>)
 800354c:	4293      	cmp	r3, r2
 800354e:	d00e      	beq.n	800356e <HAL_TIM_PWM_Start+0x1b2>
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4a19      	ldr	r2, [pc, #100]	@ (80035bc <HAL_TIM_PWM_Start+0x200>)
 8003556:	4293      	cmp	r3, r2
 8003558:	d009      	beq.n	800356e <HAL_TIM_PWM_Start+0x1b2>
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4a18      	ldr	r2, [pc, #96]	@ (80035c0 <HAL_TIM_PWM_Start+0x204>)
 8003560:	4293      	cmp	r3, r2
 8003562:	d004      	beq.n	800356e <HAL_TIM_PWM_Start+0x1b2>
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4a18      	ldr	r2, [pc, #96]	@ (80035cc <HAL_TIM_PWM_Start+0x210>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d115      	bne.n	800359a <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	689a      	ldr	r2, [r3, #8]
 8003574:	4b19      	ldr	r3, [pc, #100]	@ (80035dc <HAL_TIM_PWM_Start+0x220>)
 8003576:	4013      	ands	r3, r2
 8003578:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	2b06      	cmp	r3, #6
 800357e:	d015      	beq.n	80035ac <HAL_TIM_PWM_Start+0x1f0>
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003586:	d011      	beq.n	80035ac <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	681a      	ldr	r2, [r3, #0]
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f042 0201 	orr.w	r2, r2, #1
 8003596:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003598:	e008      	b.n	80035ac <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	681a      	ldr	r2, [r3, #0]
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f042 0201 	orr.w	r2, r2, #1
 80035a8:	601a      	str	r2, [r3, #0]
 80035aa:	e000      	b.n	80035ae <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035ac:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80035ae:	2300      	movs	r3, #0
}
 80035b0:	4618      	mov	r0, r3
 80035b2:	3710      	adds	r7, #16
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bd80      	pop	{r7, pc}
 80035b8:	40012c00 	.word	0x40012c00
 80035bc:	40013400 	.word	0x40013400
 80035c0:	40014000 	.word	0x40014000
 80035c4:	40014400 	.word	0x40014400
 80035c8:	40014800 	.word	0x40014800
 80035cc:	40015000 	.word	0x40015000
 80035d0:	40000400 	.word	0x40000400
 80035d4:	40000800 	.word	0x40000800
 80035d8:	40000c00 	.word	0x40000c00
 80035dc:	00010007 	.word	0x00010007

080035e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b084      	sub	sp, #16
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	68db      	ldr	r3, [r3, #12]
 80035ee:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	691b      	ldr	r3, [r3, #16]
 80035f6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	f003 0302 	and.w	r3, r3, #2
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d020      	beq.n	8003644 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	f003 0302 	and.w	r3, r3, #2
 8003608:	2b00      	cmp	r3, #0
 800360a:	d01b      	beq.n	8003644 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f06f 0202 	mvn.w	r2, #2
 8003614:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2201      	movs	r2, #1
 800361a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	699b      	ldr	r3, [r3, #24]
 8003622:	f003 0303 	and.w	r3, r3, #3
 8003626:	2b00      	cmp	r3, #0
 8003628:	d003      	beq.n	8003632 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	f000 fbd6 	bl	8003ddc <HAL_TIM_IC_CaptureCallback>
 8003630:	e005      	b.n	800363e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003632:	6878      	ldr	r0, [r7, #4]
 8003634:	f000 fbc8 	bl	8003dc8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003638:	6878      	ldr	r0, [r7, #4]
 800363a:	f000 fbd9 	bl	8003df0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	2200      	movs	r2, #0
 8003642:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	f003 0304 	and.w	r3, r3, #4
 800364a:	2b00      	cmp	r3, #0
 800364c:	d020      	beq.n	8003690 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	f003 0304 	and.w	r3, r3, #4
 8003654:	2b00      	cmp	r3, #0
 8003656:	d01b      	beq.n	8003690 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f06f 0204 	mvn.w	r2, #4
 8003660:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	2202      	movs	r2, #2
 8003666:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	699b      	ldr	r3, [r3, #24]
 800366e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003672:	2b00      	cmp	r3, #0
 8003674:	d003      	beq.n	800367e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003676:	6878      	ldr	r0, [r7, #4]
 8003678:	f000 fbb0 	bl	8003ddc <HAL_TIM_IC_CaptureCallback>
 800367c:	e005      	b.n	800368a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800367e:	6878      	ldr	r0, [r7, #4]
 8003680:	f000 fba2 	bl	8003dc8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003684:	6878      	ldr	r0, [r7, #4]
 8003686:	f000 fbb3 	bl	8003df0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2200      	movs	r2, #0
 800368e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003690:	68bb      	ldr	r3, [r7, #8]
 8003692:	f003 0308 	and.w	r3, r3, #8
 8003696:	2b00      	cmp	r3, #0
 8003698:	d020      	beq.n	80036dc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	f003 0308 	and.w	r3, r3, #8
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d01b      	beq.n	80036dc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f06f 0208 	mvn.w	r2, #8
 80036ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2204      	movs	r2, #4
 80036b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	69db      	ldr	r3, [r3, #28]
 80036ba:	f003 0303 	and.w	r3, r3, #3
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d003      	beq.n	80036ca <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036c2:	6878      	ldr	r0, [r7, #4]
 80036c4:	f000 fb8a 	bl	8003ddc <HAL_TIM_IC_CaptureCallback>
 80036c8:	e005      	b.n	80036d6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036ca:	6878      	ldr	r0, [r7, #4]
 80036cc:	f000 fb7c 	bl	8003dc8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036d0:	6878      	ldr	r0, [r7, #4]
 80036d2:	f000 fb8d 	bl	8003df0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2200      	movs	r2, #0
 80036da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80036dc:	68bb      	ldr	r3, [r7, #8]
 80036de:	f003 0310 	and.w	r3, r3, #16
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d020      	beq.n	8003728 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	f003 0310 	and.w	r3, r3, #16
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d01b      	beq.n	8003728 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f06f 0210 	mvn.w	r2, #16
 80036f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2208      	movs	r2, #8
 80036fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	69db      	ldr	r3, [r3, #28]
 8003706:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800370a:	2b00      	cmp	r3, #0
 800370c:	d003      	beq.n	8003716 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800370e:	6878      	ldr	r0, [r7, #4]
 8003710:	f000 fb64 	bl	8003ddc <HAL_TIM_IC_CaptureCallback>
 8003714:	e005      	b.n	8003722 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003716:	6878      	ldr	r0, [r7, #4]
 8003718:	f000 fb56 	bl	8003dc8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800371c:	6878      	ldr	r0, [r7, #4]
 800371e:	f000 fb67 	bl	8003df0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2200      	movs	r2, #0
 8003726:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003728:	68bb      	ldr	r3, [r7, #8]
 800372a:	f003 0301 	and.w	r3, r3, #1
 800372e:	2b00      	cmp	r3, #0
 8003730:	d00c      	beq.n	800374c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	f003 0301 	and.w	r3, r3, #1
 8003738:	2b00      	cmp	r3, #0
 800373a:	d007      	beq.n	800374c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f06f 0201 	mvn.w	r2, #1
 8003744:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003746:	6878      	ldr	r0, [r7, #4]
 8003748:	f7fd fd7e 	bl	8001248 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800374c:	68bb      	ldr	r3, [r7, #8]
 800374e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003752:	2b00      	cmp	r3, #0
 8003754:	d104      	bne.n	8003760 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003756:	68bb      	ldr	r3, [r7, #8]
 8003758:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800375c:	2b00      	cmp	r3, #0
 800375e:	d00c      	beq.n	800377a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003766:	2b00      	cmp	r3, #0
 8003768:	d007      	beq.n	800377a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8003772:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003774:	6878      	ldr	r0, [r7, #4]
 8003776:	f001 f923 	bl	80049c0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800377a:	68bb      	ldr	r3, [r7, #8]
 800377c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003780:	2b00      	cmp	r3, #0
 8003782:	d00c      	beq.n	800379e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800378a:	2b00      	cmp	r3, #0
 800378c:	d007      	beq.n	800379e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003796:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003798:	6878      	ldr	r0, [r7, #4]
 800379a:	f001 f91b 	bl	80049d4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800379e:	68bb      	ldr	r3, [r7, #8]
 80037a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d00c      	beq.n	80037c2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d007      	beq.n	80037c2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80037ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80037bc:	6878      	ldr	r0, [r7, #4]
 80037be:	f000 fb21 	bl	8003e04 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80037c2:	68bb      	ldr	r3, [r7, #8]
 80037c4:	f003 0320 	and.w	r3, r3, #32
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d00c      	beq.n	80037e6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	f003 0320 	and.w	r3, r3, #32
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d007      	beq.n	80037e6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f06f 0220 	mvn.w	r2, #32
 80037de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80037e0:	6878      	ldr	r0, [r7, #4]
 80037e2:	f001 f8e3 	bl	80049ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80037e6:	68bb      	ldr	r3, [r7, #8]
 80037e8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d00c      	beq.n	800380a <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d007      	beq.n	800380a <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8003802:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8003804:	6878      	ldr	r0, [r7, #4]
 8003806:	f001 f8ef 	bl	80049e8 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800380a:	68bb      	ldr	r3, [r7, #8]
 800380c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003810:	2b00      	cmp	r3, #0
 8003812:	d00c      	beq.n	800382e <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800381a:	2b00      	cmp	r3, #0
 800381c:	d007      	beq.n	800382e <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8003826:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8003828:	6878      	ldr	r0, [r7, #4]
 800382a:	f001 f8e7 	bl	80049fc <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003834:	2b00      	cmp	r3, #0
 8003836:	d00c      	beq.n	8003852 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800383e:	2b00      	cmp	r3, #0
 8003840:	d007      	beq.n	8003852 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800384a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800384c:	6878      	ldr	r0, [r7, #4]
 800384e:	f001 f8df 	bl	8004a10 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8003852:	68bb      	ldr	r3, [r7, #8]
 8003854:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003858:	2b00      	cmp	r3, #0
 800385a:	d00c      	beq.n	8003876 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003862:	2b00      	cmp	r3, #0
 8003864:	d007      	beq.n	8003876 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800386e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8003870:	6878      	ldr	r0, [r7, #4]
 8003872:	f001 f8d7 	bl	8004a24 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003876:	bf00      	nop
 8003878:	3710      	adds	r7, #16
 800387a:	46bd      	mov	sp, r7
 800387c:	bd80      	pop	{r7, pc}
	...

08003880 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b086      	sub	sp, #24
 8003884:	af00      	add	r7, sp, #0
 8003886:	60f8      	str	r0, [r7, #12]
 8003888:	60b9      	str	r1, [r7, #8]
 800388a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800388c:	2300      	movs	r3, #0
 800388e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_CHANNEL_MODE(sConfig->OCMode, Channel));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003896:	2b01      	cmp	r3, #1
 8003898:	d101      	bne.n	800389e <HAL_TIM_OC_ConfigChannel+0x1e>
 800389a:	2302      	movs	r3, #2
 800389c:	e066      	b.n	800396c <HAL_TIM_OC_ConfigChannel+0xec>
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	2201      	movs	r2, #1
 80038a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2b14      	cmp	r3, #20
 80038aa:	d857      	bhi.n	800395c <HAL_TIM_OC_ConfigChannel+0xdc>
 80038ac:	a201      	add	r2, pc, #4	@ (adr r2, 80038b4 <HAL_TIM_OC_ConfigChannel+0x34>)
 80038ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038b2:	bf00      	nop
 80038b4:	08003909 	.word	0x08003909
 80038b8:	0800395d 	.word	0x0800395d
 80038bc:	0800395d 	.word	0x0800395d
 80038c0:	0800395d 	.word	0x0800395d
 80038c4:	08003917 	.word	0x08003917
 80038c8:	0800395d 	.word	0x0800395d
 80038cc:	0800395d 	.word	0x0800395d
 80038d0:	0800395d 	.word	0x0800395d
 80038d4:	08003925 	.word	0x08003925
 80038d8:	0800395d 	.word	0x0800395d
 80038dc:	0800395d 	.word	0x0800395d
 80038e0:	0800395d 	.word	0x0800395d
 80038e4:	08003933 	.word	0x08003933
 80038e8:	0800395d 	.word	0x0800395d
 80038ec:	0800395d 	.word	0x0800395d
 80038f0:	0800395d 	.word	0x0800395d
 80038f4:	08003941 	.word	0x08003941
 80038f8:	0800395d 	.word	0x0800395d
 80038fc:	0800395d 	.word	0x0800395d
 8003900:	0800395d 	.word	0x0800395d
 8003904:	0800394f 	.word	0x0800394f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	68b9      	ldr	r1, [r7, #8]
 800390e:	4618      	mov	r0, r3
 8003910:	f000 fb36 	bl	8003f80 <TIM_OC1_SetConfig>
      break;
 8003914:	e025      	b.n	8003962 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	68b9      	ldr	r1, [r7, #8]
 800391c:	4618      	mov	r0, r3
 800391e:	f000 fbc9 	bl	80040b4 <TIM_OC2_SetConfig>
      break;
 8003922:	e01e      	b.n	8003962 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	68b9      	ldr	r1, [r7, #8]
 800392a:	4618      	mov	r0, r3
 800392c:	f000 fc56 	bl	80041dc <TIM_OC3_SetConfig>
      break;
 8003930:	e017      	b.n	8003962 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	68b9      	ldr	r1, [r7, #8]
 8003938:	4618      	mov	r0, r3
 800393a:	f000 fce1 	bl	8004300 <TIM_OC4_SetConfig>
      break;
 800393e:	e010      	b.n	8003962 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	68b9      	ldr	r1, [r7, #8]
 8003946:	4618      	mov	r0, r3
 8003948:	f000 fd6e 	bl	8004428 <TIM_OC5_SetConfig>
      break;
 800394c:	e009      	b.n	8003962 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	68b9      	ldr	r1, [r7, #8]
 8003954:	4618      	mov	r0, r3
 8003956:	f000 fdd1 	bl	80044fc <TIM_OC6_SetConfig>
      break;
 800395a:	e002      	b.n	8003962 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 800395c:	2301      	movs	r3, #1
 800395e:	75fb      	strb	r3, [r7, #23]
      break;
 8003960:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	2200      	movs	r2, #0
 8003966:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800396a:	7dfb      	ldrb	r3, [r7, #23]
}
 800396c:	4618      	mov	r0, r3
 800396e:	3718      	adds	r7, #24
 8003970:	46bd      	mov	sp, r7
 8003972:	bd80      	pop	{r7, pc}

08003974 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b086      	sub	sp, #24
 8003978:	af00      	add	r7, sp, #0
 800397a:	60f8      	str	r0, [r7, #12]
 800397c:	60b9      	str	r1, [r7, #8]
 800397e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003980:	2300      	movs	r3, #0
 8003982:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800398a:	2b01      	cmp	r3, #1
 800398c:	d101      	bne.n	8003992 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800398e:	2302      	movs	r3, #2
 8003990:	e0ff      	b.n	8003b92 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	2201      	movs	r2, #1
 8003996:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	2b14      	cmp	r3, #20
 800399e:	f200 80f0 	bhi.w	8003b82 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80039a2:	a201      	add	r2, pc, #4	@ (adr r2, 80039a8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80039a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039a8:	080039fd 	.word	0x080039fd
 80039ac:	08003b83 	.word	0x08003b83
 80039b0:	08003b83 	.word	0x08003b83
 80039b4:	08003b83 	.word	0x08003b83
 80039b8:	08003a3d 	.word	0x08003a3d
 80039bc:	08003b83 	.word	0x08003b83
 80039c0:	08003b83 	.word	0x08003b83
 80039c4:	08003b83 	.word	0x08003b83
 80039c8:	08003a7f 	.word	0x08003a7f
 80039cc:	08003b83 	.word	0x08003b83
 80039d0:	08003b83 	.word	0x08003b83
 80039d4:	08003b83 	.word	0x08003b83
 80039d8:	08003abf 	.word	0x08003abf
 80039dc:	08003b83 	.word	0x08003b83
 80039e0:	08003b83 	.word	0x08003b83
 80039e4:	08003b83 	.word	0x08003b83
 80039e8:	08003b01 	.word	0x08003b01
 80039ec:	08003b83 	.word	0x08003b83
 80039f0:	08003b83 	.word	0x08003b83
 80039f4:	08003b83 	.word	0x08003b83
 80039f8:	08003b41 	.word	0x08003b41
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	68b9      	ldr	r1, [r7, #8]
 8003a02:	4618      	mov	r0, r3
 8003a04:	f000 fabc 	bl	8003f80 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	699a      	ldr	r2, [r3, #24]
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f042 0208 	orr.w	r2, r2, #8
 8003a16:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	699a      	ldr	r2, [r3, #24]
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f022 0204 	bic.w	r2, r2, #4
 8003a26:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	6999      	ldr	r1, [r3, #24]
 8003a2e:	68bb      	ldr	r3, [r7, #8]
 8003a30:	691a      	ldr	r2, [r3, #16]
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	430a      	orrs	r2, r1
 8003a38:	619a      	str	r2, [r3, #24]
      break;
 8003a3a:	e0a5      	b.n	8003b88 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	68b9      	ldr	r1, [r7, #8]
 8003a42:	4618      	mov	r0, r3
 8003a44:	f000 fb36 	bl	80040b4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	699a      	ldr	r2, [r3, #24]
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003a56:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	699a      	ldr	r2, [r3, #24]
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a66:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	6999      	ldr	r1, [r3, #24]
 8003a6e:	68bb      	ldr	r3, [r7, #8]
 8003a70:	691b      	ldr	r3, [r3, #16]
 8003a72:	021a      	lsls	r2, r3, #8
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	430a      	orrs	r2, r1
 8003a7a:	619a      	str	r2, [r3, #24]
      break;
 8003a7c:	e084      	b.n	8003b88 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	68b9      	ldr	r1, [r7, #8]
 8003a84:	4618      	mov	r0, r3
 8003a86:	f000 fba9 	bl	80041dc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	69da      	ldr	r2, [r3, #28]
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f042 0208 	orr.w	r2, r2, #8
 8003a98:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	69da      	ldr	r2, [r3, #28]
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f022 0204 	bic.w	r2, r2, #4
 8003aa8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	69d9      	ldr	r1, [r3, #28]
 8003ab0:	68bb      	ldr	r3, [r7, #8]
 8003ab2:	691a      	ldr	r2, [r3, #16]
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	430a      	orrs	r2, r1
 8003aba:	61da      	str	r2, [r3, #28]
      break;
 8003abc:	e064      	b.n	8003b88 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	68b9      	ldr	r1, [r7, #8]
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	f000 fc1b 	bl	8004300 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	69da      	ldr	r2, [r3, #28]
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003ad8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	69da      	ldr	r2, [r3, #28]
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ae8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	69d9      	ldr	r1, [r3, #28]
 8003af0:	68bb      	ldr	r3, [r7, #8]
 8003af2:	691b      	ldr	r3, [r3, #16]
 8003af4:	021a      	lsls	r2, r3, #8
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	430a      	orrs	r2, r1
 8003afc:	61da      	str	r2, [r3, #28]
      break;
 8003afe:	e043      	b.n	8003b88 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	68b9      	ldr	r1, [r7, #8]
 8003b06:	4618      	mov	r0, r3
 8003b08:	f000 fc8e 	bl	8004428 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f042 0208 	orr.w	r2, r2, #8
 8003b1a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f022 0204 	bic.w	r2, r2, #4
 8003b2a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8003b32:	68bb      	ldr	r3, [r7, #8]
 8003b34:	691a      	ldr	r2, [r3, #16]
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	430a      	orrs	r2, r1
 8003b3c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8003b3e:	e023      	b.n	8003b88 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	68b9      	ldr	r1, [r7, #8]
 8003b46:	4618      	mov	r0, r3
 8003b48:	f000 fcd8 	bl	80044fc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b5a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b6a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8003b72:	68bb      	ldr	r3, [r7, #8]
 8003b74:	691b      	ldr	r3, [r3, #16]
 8003b76:	021a      	lsls	r2, r3, #8
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	430a      	orrs	r2, r1
 8003b7e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8003b80:	e002      	b.n	8003b88 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	75fb      	strb	r3, [r7, #23]
      break;
 8003b86:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003b90:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b92:	4618      	mov	r0, r3
 8003b94:	3718      	adds	r7, #24
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bd80      	pop	{r7, pc}
 8003b9a:	bf00      	nop

08003b9c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b084      	sub	sp, #16
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
 8003ba4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003bb0:	2b01      	cmp	r3, #1
 8003bb2:	d101      	bne.n	8003bb8 <HAL_TIM_ConfigClockSource+0x1c>
 8003bb4:	2302      	movs	r3, #2
 8003bb6:	e0f6      	b.n	8003da6 <HAL_TIM_ConfigClockSource+0x20a>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2201      	movs	r2, #1
 8003bbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2202      	movs	r2, #2
 8003bc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	689b      	ldr	r3, [r3, #8]
 8003bce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003bd0:	68bb      	ldr	r3, [r7, #8]
 8003bd2:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8003bd6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003bda:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003be2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	68ba      	ldr	r2, [r7, #8]
 8003bea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4a6f      	ldr	r2, [pc, #444]	@ (8003db0 <HAL_TIM_ConfigClockSource+0x214>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	f000 80c1 	beq.w	8003d7a <HAL_TIM_ConfigClockSource+0x1de>
 8003bf8:	4a6d      	ldr	r2, [pc, #436]	@ (8003db0 <HAL_TIM_ConfigClockSource+0x214>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	f200 80c6 	bhi.w	8003d8c <HAL_TIM_ConfigClockSource+0x1f0>
 8003c00:	4a6c      	ldr	r2, [pc, #432]	@ (8003db4 <HAL_TIM_ConfigClockSource+0x218>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	f000 80b9 	beq.w	8003d7a <HAL_TIM_ConfigClockSource+0x1de>
 8003c08:	4a6a      	ldr	r2, [pc, #424]	@ (8003db4 <HAL_TIM_ConfigClockSource+0x218>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	f200 80be 	bhi.w	8003d8c <HAL_TIM_ConfigClockSource+0x1f0>
 8003c10:	4a69      	ldr	r2, [pc, #420]	@ (8003db8 <HAL_TIM_ConfigClockSource+0x21c>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	f000 80b1 	beq.w	8003d7a <HAL_TIM_ConfigClockSource+0x1de>
 8003c18:	4a67      	ldr	r2, [pc, #412]	@ (8003db8 <HAL_TIM_ConfigClockSource+0x21c>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	f200 80b6 	bhi.w	8003d8c <HAL_TIM_ConfigClockSource+0x1f0>
 8003c20:	4a66      	ldr	r2, [pc, #408]	@ (8003dbc <HAL_TIM_ConfigClockSource+0x220>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	f000 80a9 	beq.w	8003d7a <HAL_TIM_ConfigClockSource+0x1de>
 8003c28:	4a64      	ldr	r2, [pc, #400]	@ (8003dbc <HAL_TIM_ConfigClockSource+0x220>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	f200 80ae 	bhi.w	8003d8c <HAL_TIM_ConfigClockSource+0x1f0>
 8003c30:	4a63      	ldr	r2, [pc, #396]	@ (8003dc0 <HAL_TIM_ConfigClockSource+0x224>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	f000 80a1 	beq.w	8003d7a <HAL_TIM_ConfigClockSource+0x1de>
 8003c38:	4a61      	ldr	r2, [pc, #388]	@ (8003dc0 <HAL_TIM_ConfigClockSource+0x224>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	f200 80a6 	bhi.w	8003d8c <HAL_TIM_ConfigClockSource+0x1f0>
 8003c40:	4a60      	ldr	r2, [pc, #384]	@ (8003dc4 <HAL_TIM_ConfigClockSource+0x228>)
 8003c42:	4293      	cmp	r3, r2
 8003c44:	f000 8099 	beq.w	8003d7a <HAL_TIM_ConfigClockSource+0x1de>
 8003c48:	4a5e      	ldr	r2, [pc, #376]	@ (8003dc4 <HAL_TIM_ConfigClockSource+0x228>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	f200 809e 	bhi.w	8003d8c <HAL_TIM_ConfigClockSource+0x1f0>
 8003c50:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8003c54:	f000 8091 	beq.w	8003d7a <HAL_TIM_ConfigClockSource+0x1de>
 8003c58:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8003c5c:	f200 8096 	bhi.w	8003d8c <HAL_TIM_ConfigClockSource+0x1f0>
 8003c60:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003c64:	f000 8089 	beq.w	8003d7a <HAL_TIM_ConfigClockSource+0x1de>
 8003c68:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003c6c:	f200 808e 	bhi.w	8003d8c <HAL_TIM_ConfigClockSource+0x1f0>
 8003c70:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c74:	d03e      	beq.n	8003cf4 <HAL_TIM_ConfigClockSource+0x158>
 8003c76:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c7a:	f200 8087 	bhi.w	8003d8c <HAL_TIM_ConfigClockSource+0x1f0>
 8003c7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c82:	f000 8086 	beq.w	8003d92 <HAL_TIM_ConfigClockSource+0x1f6>
 8003c86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c8a:	d87f      	bhi.n	8003d8c <HAL_TIM_ConfigClockSource+0x1f0>
 8003c8c:	2b70      	cmp	r3, #112	@ 0x70
 8003c8e:	d01a      	beq.n	8003cc6 <HAL_TIM_ConfigClockSource+0x12a>
 8003c90:	2b70      	cmp	r3, #112	@ 0x70
 8003c92:	d87b      	bhi.n	8003d8c <HAL_TIM_ConfigClockSource+0x1f0>
 8003c94:	2b60      	cmp	r3, #96	@ 0x60
 8003c96:	d050      	beq.n	8003d3a <HAL_TIM_ConfigClockSource+0x19e>
 8003c98:	2b60      	cmp	r3, #96	@ 0x60
 8003c9a:	d877      	bhi.n	8003d8c <HAL_TIM_ConfigClockSource+0x1f0>
 8003c9c:	2b50      	cmp	r3, #80	@ 0x50
 8003c9e:	d03c      	beq.n	8003d1a <HAL_TIM_ConfigClockSource+0x17e>
 8003ca0:	2b50      	cmp	r3, #80	@ 0x50
 8003ca2:	d873      	bhi.n	8003d8c <HAL_TIM_ConfigClockSource+0x1f0>
 8003ca4:	2b40      	cmp	r3, #64	@ 0x40
 8003ca6:	d058      	beq.n	8003d5a <HAL_TIM_ConfigClockSource+0x1be>
 8003ca8:	2b40      	cmp	r3, #64	@ 0x40
 8003caa:	d86f      	bhi.n	8003d8c <HAL_TIM_ConfigClockSource+0x1f0>
 8003cac:	2b30      	cmp	r3, #48	@ 0x30
 8003cae:	d064      	beq.n	8003d7a <HAL_TIM_ConfigClockSource+0x1de>
 8003cb0:	2b30      	cmp	r3, #48	@ 0x30
 8003cb2:	d86b      	bhi.n	8003d8c <HAL_TIM_ConfigClockSource+0x1f0>
 8003cb4:	2b20      	cmp	r3, #32
 8003cb6:	d060      	beq.n	8003d7a <HAL_TIM_ConfigClockSource+0x1de>
 8003cb8:	2b20      	cmp	r3, #32
 8003cba:	d867      	bhi.n	8003d8c <HAL_TIM_ConfigClockSource+0x1f0>
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d05c      	beq.n	8003d7a <HAL_TIM_ConfigClockSource+0x1de>
 8003cc0:	2b10      	cmp	r3, #16
 8003cc2:	d05a      	beq.n	8003d7a <HAL_TIM_ConfigClockSource+0x1de>
 8003cc4:	e062      	b.n	8003d8c <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003cd6:	f000 fcf9 	bl	80046cc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	689b      	ldr	r3, [r3, #8]
 8003ce0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003ce2:	68bb      	ldr	r3, [r7, #8]
 8003ce4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003ce8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	68ba      	ldr	r2, [r7, #8]
 8003cf0:	609a      	str	r2, [r3, #8]
      break;
 8003cf2:	e04f      	b.n	8003d94 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003d04:	f000 fce2 	bl	80046cc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	689a      	ldr	r2, [r3, #8]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003d16:	609a      	str	r2, [r3, #8]
      break;
 8003d18:	e03c      	b.n	8003d94 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d26:	461a      	mov	r2, r3
 8003d28:	f000 fc54 	bl	80045d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	2150      	movs	r1, #80	@ 0x50
 8003d32:	4618      	mov	r0, r3
 8003d34:	f000 fcad 	bl	8004692 <TIM_ITRx_SetConfig>
      break;
 8003d38:	e02c      	b.n	8003d94 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d46:	461a      	mov	r2, r3
 8003d48:	f000 fc73 	bl	8004632 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	2160      	movs	r1, #96	@ 0x60
 8003d52:	4618      	mov	r0, r3
 8003d54:	f000 fc9d 	bl	8004692 <TIM_ITRx_SetConfig>
      break;
 8003d58:	e01c      	b.n	8003d94 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d66:	461a      	mov	r2, r3
 8003d68:	f000 fc34 	bl	80045d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	2140      	movs	r1, #64	@ 0x40
 8003d72:	4618      	mov	r0, r3
 8003d74:	f000 fc8d 	bl	8004692 <TIM_ITRx_SetConfig>
      break;
 8003d78:	e00c      	b.n	8003d94 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681a      	ldr	r2, [r3, #0]
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	4619      	mov	r1, r3
 8003d84:	4610      	mov	r0, r2
 8003d86:	f000 fc84 	bl	8004692 <TIM_ITRx_SetConfig>
      break;
 8003d8a:	e003      	b.n	8003d94 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8003d8c:	2301      	movs	r3, #1
 8003d8e:	73fb      	strb	r3, [r7, #15]
      break;
 8003d90:	e000      	b.n	8003d94 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8003d92:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2201      	movs	r2, #1
 8003d98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2200      	movs	r2, #0
 8003da0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003da4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003da6:	4618      	mov	r0, r3
 8003da8:	3710      	adds	r7, #16
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bd80      	pop	{r7, pc}
 8003dae:	bf00      	nop
 8003db0:	00100070 	.word	0x00100070
 8003db4:	00100060 	.word	0x00100060
 8003db8:	00100050 	.word	0x00100050
 8003dbc:	00100040 	.word	0x00100040
 8003dc0:	00100030 	.word	0x00100030
 8003dc4:	00100020 	.word	0x00100020

08003dc8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	b083      	sub	sp, #12
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003dd0:	bf00      	nop
 8003dd2:	370c      	adds	r7, #12
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dda:	4770      	bx	lr

08003ddc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003ddc:	b480      	push	{r7}
 8003dde:	b083      	sub	sp, #12
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003de4:	bf00      	nop
 8003de6:	370c      	adds	r7, #12
 8003de8:	46bd      	mov	sp, r7
 8003dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dee:	4770      	bx	lr

08003df0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003df0:	b480      	push	{r7}
 8003df2:	b083      	sub	sp, #12
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003df8:	bf00      	nop
 8003dfa:	370c      	adds	r7, #12
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e02:	4770      	bx	lr

08003e04 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003e04:	b480      	push	{r7}
 8003e06:	b083      	sub	sp, #12
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003e0c:	bf00      	nop
 8003e0e:	370c      	adds	r7, #12
 8003e10:	46bd      	mov	sp, r7
 8003e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e16:	4770      	bx	lr

08003e18 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b085      	sub	sp, #20
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
 8003e20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	4a4c      	ldr	r2, [pc, #304]	@ (8003f5c <TIM_Base_SetConfig+0x144>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d017      	beq.n	8003e60 <TIM_Base_SetConfig+0x48>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e36:	d013      	beq.n	8003e60 <TIM_Base_SetConfig+0x48>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	4a49      	ldr	r2, [pc, #292]	@ (8003f60 <TIM_Base_SetConfig+0x148>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d00f      	beq.n	8003e60 <TIM_Base_SetConfig+0x48>
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	4a48      	ldr	r2, [pc, #288]	@ (8003f64 <TIM_Base_SetConfig+0x14c>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d00b      	beq.n	8003e60 <TIM_Base_SetConfig+0x48>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	4a47      	ldr	r2, [pc, #284]	@ (8003f68 <TIM_Base_SetConfig+0x150>)
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	d007      	beq.n	8003e60 <TIM_Base_SetConfig+0x48>
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	4a46      	ldr	r2, [pc, #280]	@ (8003f6c <TIM_Base_SetConfig+0x154>)
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d003      	beq.n	8003e60 <TIM_Base_SetConfig+0x48>
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	4a45      	ldr	r2, [pc, #276]	@ (8003f70 <TIM_Base_SetConfig+0x158>)
 8003e5c:	4293      	cmp	r3, r2
 8003e5e:	d108      	bne.n	8003e72 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e66:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	685b      	ldr	r3, [r3, #4]
 8003e6c:	68fa      	ldr	r2, [r7, #12]
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	4a39      	ldr	r2, [pc, #228]	@ (8003f5c <TIM_Base_SetConfig+0x144>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d023      	beq.n	8003ec2 <TIM_Base_SetConfig+0xaa>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e80:	d01f      	beq.n	8003ec2 <TIM_Base_SetConfig+0xaa>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	4a36      	ldr	r2, [pc, #216]	@ (8003f60 <TIM_Base_SetConfig+0x148>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d01b      	beq.n	8003ec2 <TIM_Base_SetConfig+0xaa>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	4a35      	ldr	r2, [pc, #212]	@ (8003f64 <TIM_Base_SetConfig+0x14c>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d017      	beq.n	8003ec2 <TIM_Base_SetConfig+0xaa>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	4a34      	ldr	r2, [pc, #208]	@ (8003f68 <TIM_Base_SetConfig+0x150>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d013      	beq.n	8003ec2 <TIM_Base_SetConfig+0xaa>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	4a33      	ldr	r2, [pc, #204]	@ (8003f6c <TIM_Base_SetConfig+0x154>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d00f      	beq.n	8003ec2 <TIM_Base_SetConfig+0xaa>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	4a33      	ldr	r2, [pc, #204]	@ (8003f74 <TIM_Base_SetConfig+0x15c>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d00b      	beq.n	8003ec2 <TIM_Base_SetConfig+0xaa>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	4a32      	ldr	r2, [pc, #200]	@ (8003f78 <TIM_Base_SetConfig+0x160>)
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d007      	beq.n	8003ec2 <TIM_Base_SetConfig+0xaa>
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	4a31      	ldr	r2, [pc, #196]	@ (8003f7c <TIM_Base_SetConfig+0x164>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d003      	beq.n	8003ec2 <TIM_Base_SetConfig+0xaa>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	4a2c      	ldr	r2, [pc, #176]	@ (8003f70 <TIM_Base_SetConfig+0x158>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d108      	bne.n	8003ed4 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ec8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	68db      	ldr	r3, [r3, #12]
 8003ece:	68fa      	ldr	r2, [r7, #12]
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	695b      	ldr	r3, [r3, #20]
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	68fa      	ldr	r2, [r7, #12]
 8003ee6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	689a      	ldr	r2, [r3, #8]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	681a      	ldr	r2, [r3, #0]
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	4a18      	ldr	r2, [pc, #96]	@ (8003f5c <TIM_Base_SetConfig+0x144>)
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d013      	beq.n	8003f28 <TIM_Base_SetConfig+0x110>
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	4a1a      	ldr	r2, [pc, #104]	@ (8003f6c <TIM_Base_SetConfig+0x154>)
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d00f      	beq.n	8003f28 <TIM_Base_SetConfig+0x110>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	4a1a      	ldr	r2, [pc, #104]	@ (8003f74 <TIM_Base_SetConfig+0x15c>)
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d00b      	beq.n	8003f28 <TIM_Base_SetConfig+0x110>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	4a19      	ldr	r2, [pc, #100]	@ (8003f78 <TIM_Base_SetConfig+0x160>)
 8003f14:	4293      	cmp	r3, r2
 8003f16:	d007      	beq.n	8003f28 <TIM_Base_SetConfig+0x110>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	4a18      	ldr	r2, [pc, #96]	@ (8003f7c <TIM_Base_SetConfig+0x164>)
 8003f1c:	4293      	cmp	r3, r2
 8003f1e:	d003      	beq.n	8003f28 <TIM_Base_SetConfig+0x110>
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	4a13      	ldr	r2, [pc, #76]	@ (8003f70 <TIM_Base_SetConfig+0x158>)
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d103      	bne.n	8003f30 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	691a      	ldr	r2, [r3, #16]
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2201      	movs	r2, #1
 8003f34:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	691b      	ldr	r3, [r3, #16]
 8003f3a:	f003 0301 	and.w	r3, r3, #1
 8003f3e:	2b01      	cmp	r3, #1
 8003f40:	d105      	bne.n	8003f4e <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	691b      	ldr	r3, [r3, #16]
 8003f46:	f023 0201 	bic.w	r2, r3, #1
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	611a      	str	r2, [r3, #16]
  }
}
 8003f4e:	bf00      	nop
 8003f50:	3714      	adds	r7, #20
 8003f52:	46bd      	mov	sp, r7
 8003f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f58:	4770      	bx	lr
 8003f5a:	bf00      	nop
 8003f5c:	40012c00 	.word	0x40012c00
 8003f60:	40000400 	.word	0x40000400
 8003f64:	40000800 	.word	0x40000800
 8003f68:	40000c00 	.word	0x40000c00
 8003f6c:	40013400 	.word	0x40013400
 8003f70:	40015000 	.word	0x40015000
 8003f74:	40014000 	.word	0x40014000
 8003f78:	40014400 	.word	0x40014400
 8003f7c:	40014800 	.word	0x40014800

08003f80 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003f80:	b480      	push	{r7}
 8003f82:	b087      	sub	sp, #28
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
 8003f88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6a1b      	ldr	r3, [r3, #32]
 8003f8e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6a1b      	ldr	r3, [r3, #32]
 8003f94:	f023 0201 	bic.w	r2, r3, #1
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	685b      	ldr	r3, [r3, #4]
 8003fa0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	699b      	ldr	r3, [r3, #24]
 8003fa6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003fae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003fb2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	f023 0303 	bic.w	r3, r3, #3
 8003fba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	68fa      	ldr	r2, [r7, #12]
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003fc6:	697b      	ldr	r3, [r7, #20]
 8003fc8:	f023 0302 	bic.w	r3, r3, #2
 8003fcc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	689b      	ldr	r3, [r3, #8]
 8003fd2:	697a      	ldr	r2, [r7, #20]
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	4a30      	ldr	r2, [pc, #192]	@ (800409c <TIM_OC1_SetConfig+0x11c>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d013      	beq.n	8004008 <TIM_OC1_SetConfig+0x88>
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	4a2f      	ldr	r2, [pc, #188]	@ (80040a0 <TIM_OC1_SetConfig+0x120>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d00f      	beq.n	8004008 <TIM_OC1_SetConfig+0x88>
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	4a2e      	ldr	r2, [pc, #184]	@ (80040a4 <TIM_OC1_SetConfig+0x124>)
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d00b      	beq.n	8004008 <TIM_OC1_SetConfig+0x88>
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	4a2d      	ldr	r2, [pc, #180]	@ (80040a8 <TIM_OC1_SetConfig+0x128>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d007      	beq.n	8004008 <TIM_OC1_SetConfig+0x88>
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	4a2c      	ldr	r2, [pc, #176]	@ (80040ac <TIM_OC1_SetConfig+0x12c>)
 8003ffc:	4293      	cmp	r3, r2
 8003ffe:	d003      	beq.n	8004008 <TIM_OC1_SetConfig+0x88>
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	4a2b      	ldr	r2, [pc, #172]	@ (80040b0 <TIM_OC1_SetConfig+0x130>)
 8004004:	4293      	cmp	r3, r2
 8004006:	d10c      	bne.n	8004022 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004008:	697b      	ldr	r3, [r7, #20]
 800400a:	f023 0308 	bic.w	r3, r3, #8
 800400e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	68db      	ldr	r3, [r3, #12]
 8004014:	697a      	ldr	r2, [r7, #20]
 8004016:	4313      	orrs	r3, r2
 8004018:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800401a:	697b      	ldr	r3, [r7, #20]
 800401c:	f023 0304 	bic.w	r3, r3, #4
 8004020:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	4a1d      	ldr	r2, [pc, #116]	@ (800409c <TIM_OC1_SetConfig+0x11c>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d013      	beq.n	8004052 <TIM_OC1_SetConfig+0xd2>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	4a1c      	ldr	r2, [pc, #112]	@ (80040a0 <TIM_OC1_SetConfig+0x120>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d00f      	beq.n	8004052 <TIM_OC1_SetConfig+0xd2>
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	4a1b      	ldr	r2, [pc, #108]	@ (80040a4 <TIM_OC1_SetConfig+0x124>)
 8004036:	4293      	cmp	r3, r2
 8004038:	d00b      	beq.n	8004052 <TIM_OC1_SetConfig+0xd2>
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	4a1a      	ldr	r2, [pc, #104]	@ (80040a8 <TIM_OC1_SetConfig+0x128>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d007      	beq.n	8004052 <TIM_OC1_SetConfig+0xd2>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	4a19      	ldr	r2, [pc, #100]	@ (80040ac <TIM_OC1_SetConfig+0x12c>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d003      	beq.n	8004052 <TIM_OC1_SetConfig+0xd2>
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	4a18      	ldr	r2, [pc, #96]	@ (80040b0 <TIM_OC1_SetConfig+0x130>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d111      	bne.n	8004076 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004052:	693b      	ldr	r3, [r7, #16]
 8004054:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004058:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800405a:	693b      	ldr	r3, [r7, #16]
 800405c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004060:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	695b      	ldr	r3, [r3, #20]
 8004066:	693a      	ldr	r2, [r7, #16]
 8004068:	4313      	orrs	r3, r2
 800406a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	699b      	ldr	r3, [r3, #24]
 8004070:	693a      	ldr	r2, [r7, #16]
 8004072:	4313      	orrs	r3, r2
 8004074:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	693a      	ldr	r2, [r7, #16]
 800407a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	68fa      	ldr	r2, [r7, #12]
 8004080:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	685a      	ldr	r2, [r3, #4]
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	697a      	ldr	r2, [r7, #20]
 800408e:	621a      	str	r2, [r3, #32]
}
 8004090:	bf00      	nop
 8004092:	371c      	adds	r7, #28
 8004094:	46bd      	mov	sp, r7
 8004096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409a:	4770      	bx	lr
 800409c:	40012c00 	.word	0x40012c00
 80040a0:	40013400 	.word	0x40013400
 80040a4:	40014000 	.word	0x40014000
 80040a8:	40014400 	.word	0x40014400
 80040ac:	40014800 	.word	0x40014800
 80040b0:	40015000 	.word	0x40015000

080040b4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80040b4:	b480      	push	{r7}
 80040b6:	b087      	sub	sp, #28
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
 80040bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6a1b      	ldr	r3, [r3, #32]
 80040c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6a1b      	ldr	r3, [r3, #32]
 80040c8:	f023 0210 	bic.w	r2, r3, #16
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	699b      	ldr	r3, [r3, #24]
 80040da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80040e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80040e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80040ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80040f0:	683b      	ldr	r3, [r7, #0]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	021b      	lsls	r3, r3, #8
 80040f6:	68fa      	ldr	r2, [r7, #12]
 80040f8:	4313      	orrs	r3, r2
 80040fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80040fc:	697b      	ldr	r3, [r7, #20]
 80040fe:	f023 0320 	bic.w	r3, r3, #32
 8004102:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	689b      	ldr	r3, [r3, #8]
 8004108:	011b      	lsls	r3, r3, #4
 800410a:	697a      	ldr	r2, [r7, #20]
 800410c:	4313      	orrs	r3, r2
 800410e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	4a2c      	ldr	r2, [pc, #176]	@ (80041c4 <TIM_OC2_SetConfig+0x110>)
 8004114:	4293      	cmp	r3, r2
 8004116:	d007      	beq.n	8004128 <TIM_OC2_SetConfig+0x74>
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	4a2b      	ldr	r2, [pc, #172]	@ (80041c8 <TIM_OC2_SetConfig+0x114>)
 800411c:	4293      	cmp	r3, r2
 800411e:	d003      	beq.n	8004128 <TIM_OC2_SetConfig+0x74>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	4a2a      	ldr	r2, [pc, #168]	@ (80041cc <TIM_OC2_SetConfig+0x118>)
 8004124:	4293      	cmp	r3, r2
 8004126:	d10d      	bne.n	8004144 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004128:	697b      	ldr	r3, [r7, #20]
 800412a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800412e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004130:	683b      	ldr	r3, [r7, #0]
 8004132:	68db      	ldr	r3, [r3, #12]
 8004134:	011b      	lsls	r3, r3, #4
 8004136:	697a      	ldr	r2, [r7, #20]
 8004138:	4313      	orrs	r3, r2
 800413a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800413c:	697b      	ldr	r3, [r7, #20]
 800413e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004142:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	4a1f      	ldr	r2, [pc, #124]	@ (80041c4 <TIM_OC2_SetConfig+0x110>)
 8004148:	4293      	cmp	r3, r2
 800414a:	d013      	beq.n	8004174 <TIM_OC2_SetConfig+0xc0>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	4a1e      	ldr	r2, [pc, #120]	@ (80041c8 <TIM_OC2_SetConfig+0x114>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d00f      	beq.n	8004174 <TIM_OC2_SetConfig+0xc0>
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	4a1e      	ldr	r2, [pc, #120]	@ (80041d0 <TIM_OC2_SetConfig+0x11c>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d00b      	beq.n	8004174 <TIM_OC2_SetConfig+0xc0>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	4a1d      	ldr	r2, [pc, #116]	@ (80041d4 <TIM_OC2_SetConfig+0x120>)
 8004160:	4293      	cmp	r3, r2
 8004162:	d007      	beq.n	8004174 <TIM_OC2_SetConfig+0xc0>
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	4a1c      	ldr	r2, [pc, #112]	@ (80041d8 <TIM_OC2_SetConfig+0x124>)
 8004168:	4293      	cmp	r3, r2
 800416a:	d003      	beq.n	8004174 <TIM_OC2_SetConfig+0xc0>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	4a17      	ldr	r2, [pc, #92]	@ (80041cc <TIM_OC2_SetConfig+0x118>)
 8004170:	4293      	cmp	r3, r2
 8004172:	d113      	bne.n	800419c <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004174:	693b      	ldr	r3, [r7, #16]
 8004176:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800417a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004182:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	695b      	ldr	r3, [r3, #20]
 8004188:	009b      	lsls	r3, r3, #2
 800418a:	693a      	ldr	r2, [r7, #16]
 800418c:	4313      	orrs	r3, r2
 800418e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	699b      	ldr	r3, [r3, #24]
 8004194:	009b      	lsls	r3, r3, #2
 8004196:	693a      	ldr	r2, [r7, #16]
 8004198:	4313      	orrs	r3, r2
 800419a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	693a      	ldr	r2, [r7, #16]
 80041a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	68fa      	ldr	r2, [r7, #12]
 80041a6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	685a      	ldr	r2, [r3, #4]
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	697a      	ldr	r2, [r7, #20]
 80041b4:	621a      	str	r2, [r3, #32]
}
 80041b6:	bf00      	nop
 80041b8:	371c      	adds	r7, #28
 80041ba:	46bd      	mov	sp, r7
 80041bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c0:	4770      	bx	lr
 80041c2:	bf00      	nop
 80041c4:	40012c00 	.word	0x40012c00
 80041c8:	40013400 	.word	0x40013400
 80041cc:	40015000 	.word	0x40015000
 80041d0:	40014000 	.word	0x40014000
 80041d4:	40014400 	.word	0x40014400
 80041d8:	40014800 	.word	0x40014800

080041dc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80041dc:	b480      	push	{r7}
 80041de:	b087      	sub	sp, #28
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
 80041e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6a1b      	ldr	r3, [r3, #32]
 80041ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6a1b      	ldr	r3, [r3, #32]
 80041f0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	685b      	ldr	r3, [r3, #4]
 80041fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	69db      	ldr	r3, [r3, #28]
 8004202:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800420a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800420e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	f023 0303 	bic.w	r3, r3, #3
 8004216:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	68fa      	ldr	r2, [r7, #12]
 800421e:	4313      	orrs	r3, r2
 8004220:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004222:	697b      	ldr	r3, [r7, #20]
 8004224:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004228:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	689b      	ldr	r3, [r3, #8]
 800422e:	021b      	lsls	r3, r3, #8
 8004230:	697a      	ldr	r2, [r7, #20]
 8004232:	4313      	orrs	r3, r2
 8004234:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	4a2b      	ldr	r2, [pc, #172]	@ (80042e8 <TIM_OC3_SetConfig+0x10c>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d007      	beq.n	800424e <TIM_OC3_SetConfig+0x72>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	4a2a      	ldr	r2, [pc, #168]	@ (80042ec <TIM_OC3_SetConfig+0x110>)
 8004242:	4293      	cmp	r3, r2
 8004244:	d003      	beq.n	800424e <TIM_OC3_SetConfig+0x72>
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	4a29      	ldr	r2, [pc, #164]	@ (80042f0 <TIM_OC3_SetConfig+0x114>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d10d      	bne.n	800426a <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800424e:	697b      	ldr	r3, [r7, #20]
 8004250:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004254:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	68db      	ldr	r3, [r3, #12]
 800425a:	021b      	lsls	r3, r3, #8
 800425c:	697a      	ldr	r2, [r7, #20]
 800425e:	4313      	orrs	r3, r2
 8004260:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004262:	697b      	ldr	r3, [r7, #20]
 8004264:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004268:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	4a1e      	ldr	r2, [pc, #120]	@ (80042e8 <TIM_OC3_SetConfig+0x10c>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d013      	beq.n	800429a <TIM_OC3_SetConfig+0xbe>
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	4a1d      	ldr	r2, [pc, #116]	@ (80042ec <TIM_OC3_SetConfig+0x110>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d00f      	beq.n	800429a <TIM_OC3_SetConfig+0xbe>
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	4a1d      	ldr	r2, [pc, #116]	@ (80042f4 <TIM_OC3_SetConfig+0x118>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d00b      	beq.n	800429a <TIM_OC3_SetConfig+0xbe>
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	4a1c      	ldr	r2, [pc, #112]	@ (80042f8 <TIM_OC3_SetConfig+0x11c>)
 8004286:	4293      	cmp	r3, r2
 8004288:	d007      	beq.n	800429a <TIM_OC3_SetConfig+0xbe>
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	4a1b      	ldr	r2, [pc, #108]	@ (80042fc <TIM_OC3_SetConfig+0x120>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d003      	beq.n	800429a <TIM_OC3_SetConfig+0xbe>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	4a16      	ldr	r2, [pc, #88]	@ (80042f0 <TIM_OC3_SetConfig+0x114>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d113      	bne.n	80042c2 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800429a:	693b      	ldr	r3, [r7, #16]
 800429c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80042a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80042a2:	693b      	ldr	r3, [r7, #16]
 80042a4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80042a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	695b      	ldr	r3, [r3, #20]
 80042ae:	011b      	lsls	r3, r3, #4
 80042b0:	693a      	ldr	r2, [r7, #16]
 80042b2:	4313      	orrs	r3, r2
 80042b4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	699b      	ldr	r3, [r3, #24]
 80042ba:	011b      	lsls	r3, r3, #4
 80042bc:	693a      	ldr	r2, [r7, #16]
 80042be:	4313      	orrs	r3, r2
 80042c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	693a      	ldr	r2, [r7, #16]
 80042c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	68fa      	ldr	r2, [r7, #12]
 80042cc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	685a      	ldr	r2, [r3, #4]
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	697a      	ldr	r2, [r7, #20]
 80042da:	621a      	str	r2, [r3, #32]
}
 80042dc:	bf00      	nop
 80042de:	371c      	adds	r7, #28
 80042e0:	46bd      	mov	sp, r7
 80042e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e6:	4770      	bx	lr
 80042e8:	40012c00 	.word	0x40012c00
 80042ec:	40013400 	.word	0x40013400
 80042f0:	40015000 	.word	0x40015000
 80042f4:	40014000 	.word	0x40014000
 80042f8:	40014400 	.word	0x40014400
 80042fc:	40014800 	.word	0x40014800

08004300 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004300:	b480      	push	{r7}
 8004302:	b087      	sub	sp, #28
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
 8004308:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6a1b      	ldr	r3, [r3, #32]
 800430e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6a1b      	ldr	r3, [r3, #32]
 8004314:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	69db      	ldr	r3, [r3, #28]
 8004326:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800432e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004332:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800433a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	021b      	lsls	r3, r3, #8
 8004342:	68fa      	ldr	r2, [r7, #12]
 8004344:	4313      	orrs	r3, r2
 8004346:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004348:	697b      	ldr	r3, [r7, #20]
 800434a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800434e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	689b      	ldr	r3, [r3, #8]
 8004354:	031b      	lsls	r3, r3, #12
 8004356:	697a      	ldr	r2, [r7, #20]
 8004358:	4313      	orrs	r3, r2
 800435a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	4a2c      	ldr	r2, [pc, #176]	@ (8004410 <TIM_OC4_SetConfig+0x110>)
 8004360:	4293      	cmp	r3, r2
 8004362:	d007      	beq.n	8004374 <TIM_OC4_SetConfig+0x74>
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	4a2b      	ldr	r2, [pc, #172]	@ (8004414 <TIM_OC4_SetConfig+0x114>)
 8004368:	4293      	cmp	r3, r2
 800436a:	d003      	beq.n	8004374 <TIM_OC4_SetConfig+0x74>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	4a2a      	ldr	r2, [pc, #168]	@ (8004418 <TIM_OC4_SetConfig+0x118>)
 8004370:	4293      	cmp	r3, r2
 8004372:	d10d      	bne.n	8004390 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8004374:	697b      	ldr	r3, [r7, #20]
 8004376:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800437a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	68db      	ldr	r3, [r3, #12]
 8004380:	031b      	lsls	r3, r3, #12
 8004382:	697a      	ldr	r2, [r7, #20]
 8004384:	4313      	orrs	r3, r2
 8004386:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8004388:	697b      	ldr	r3, [r7, #20]
 800438a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800438e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	4a1f      	ldr	r2, [pc, #124]	@ (8004410 <TIM_OC4_SetConfig+0x110>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d013      	beq.n	80043c0 <TIM_OC4_SetConfig+0xc0>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	4a1e      	ldr	r2, [pc, #120]	@ (8004414 <TIM_OC4_SetConfig+0x114>)
 800439c:	4293      	cmp	r3, r2
 800439e:	d00f      	beq.n	80043c0 <TIM_OC4_SetConfig+0xc0>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	4a1e      	ldr	r2, [pc, #120]	@ (800441c <TIM_OC4_SetConfig+0x11c>)
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d00b      	beq.n	80043c0 <TIM_OC4_SetConfig+0xc0>
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	4a1d      	ldr	r2, [pc, #116]	@ (8004420 <TIM_OC4_SetConfig+0x120>)
 80043ac:	4293      	cmp	r3, r2
 80043ae:	d007      	beq.n	80043c0 <TIM_OC4_SetConfig+0xc0>
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	4a1c      	ldr	r2, [pc, #112]	@ (8004424 <TIM_OC4_SetConfig+0x124>)
 80043b4:	4293      	cmp	r3, r2
 80043b6:	d003      	beq.n	80043c0 <TIM_OC4_SetConfig+0xc0>
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	4a17      	ldr	r2, [pc, #92]	@ (8004418 <TIM_OC4_SetConfig+0x118>)
 80043bc:	4293      	cmp	r3, r2
 80043be:	d113      	bne.n	80043e8 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80043c0:	693b      	ldr	r3, [r7, #16]
 80043c2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80043c6:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80043c8:	693b      	ldr	r3, [r7, #16]
 80043ca:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80043ce:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	695b      	ldr	r3, [r3, #20]
 80043d4:	019b      	lsls	r3, r3, #6
 80043d6:	693a      	ldr	r2, [r7, #16]
 80043d8:	4313      	orrs	r3, r2
 80043da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	699b      	ldr	r3, [r3, #24]
 80043e0:	019b      	lsls	r3, r3, #6
 80043e2:	693a      	ldr	r2, [r7, #16]
 80043e4:	4313      	orrs	r3, r2
 80043e6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	693a      	ldr	r2, [r7, #16]
 80043ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	68fa      	ldr	r2, [r7, #12]
 80043f2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	685a      	ldr	r2, [r3, #4]
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	697a      	ldr	r2, [r7, #20]
 8004400:	621a      	str	r2, [r3, #32]
}
 8004402:	bf00      	nop
 8004404:	371c      	adds	r7, #28
 8004406:	46bd      	mov	sp, r7
 8004408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440c:	4770      	bx	lr
 800440e:	bf00      	nop
 8004410:	40012c00 	.word	0x40012c00
 8004414:	40013400 	.word	0x40013400
 8004418:	40015000 	.word	0x40015000
 800441c:	40014000 	.word	0x40014000
 8004420:	40014400 	.word	0x40014400
 8004424:	40014800 	.word	0x40014800

08004428 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004428:	b480      	push	{r7}
 800442a:	b087      	sub	sp, #28
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
 8004430:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6a1b      	ldr	r3, [r3, #32]
 8004436:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6a1b      	ldr	r3, [r3, #32]
 800443c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	685b      	ldr	r3, [r3, #4]
 8004448:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800444e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004456:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800445a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	68fa      	ldr	r2, [r7, #12]
 8004462:	4313      	orrs	r3, r2
 8004464:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800446c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	689b      	ldr	r3, [r3, #8]
 8004472:	041b      	lsls	r3, r3, #16
 8004474:	693a      	ldr	r2, [r7, #16]
 8004476:	4313      	orrs	r3, r2
 8004478:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	4a19      	ldr	r2, [pc, #100]	@ (80044e4 <TIM_OC5_SetConfig+0xbc>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d013      	beq.n	80044aa <TIM_OC5_SetConfig+0x82>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	4a18      	ldr	r2, [pc, #96]	@ (80044e8 <TIM_OC5_SetConfig+0xc0>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d00f      	beq.n	80044aa <TIM_OC5_SetConfig+0x82>
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	4a17      	ldr	r2, [pc, #92]	@ (80044ec <TIM_OC5_SetConfig+0xc4>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d00b      	beq.n	80044aa <TIM_OC5_SetConfig+0x82>
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	4a16      	ldr	r2, [pc, #88]	@ (80044f0 <TIM_OC5_SetConfig+0xc8>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d007      	beq.n	80044aa <TIM_OC5_SetConfig+0x82>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	4a15      	ldr	r2, [pc, #84]	@ (80044f4 <TIM_OC5_SetConfig+0xcc>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d003      	beq.n	80044aa <TIM_OC5_SetConfig+0x82>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	4a14      	ldr	r2, [pc, #80]	@ (80044f8 <TIM_OC5_SetConfig+0xd0>)
 80044a6:	4293      	cmp	r3, r2
 80044a8:	d109      	bne.n	80044be <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80044aa:	697b      	ldr	r3, [r7, #20]
 80044ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80044b0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	695b      	ldr	r3, [r3, #20]
 80044b6:	021b      	lsls	r3, r3, #8
 80044b8:	697a      	ldr	r2, [r7, #20]
 80044ba:	4313      	orrs	r3, r2
 80044bc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	697a      	ldr	r2, [r7, #20]
 80044c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	68fa      	ldr	r2, [r7, #12]
 80044c8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	685a      	ldr	r2, [r3, #4]
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	693a      	ldr	r2, [r7, #16]
 80044d6:	621a      	str	r2, [r3, #32]
}
 80044d8:	bf00      	nop
 80044da:	371c      	adds	r7, #28
 80044dc:	46bd      	mov	sp, r7
 80044de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e2:	4770      	bx	lr
 80044e4:	40012c00 	.word	0x40012c00
 80044e8:	40013400 	.word	0x40013400
 80044ec:	40014000 	.word	0x40014000
 80044f0:	40014400 	.word	0x40014400
 80044f4:	40014800 	.word	0x40014800
 80044f8:	40015000 	.word	0x40015000

080044fc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80044fc:	b480      	push	{r7}
 80044fe:	b087      	sub	sp, #28
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
 8004504:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6a1b      	ldr	r3, [r3, #32]
 800450a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6a1b      	ldr	r3, [r3, #32]
 8004510:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	685b      	ldr	r3, [r3, #4]
 800451c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004522:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800452a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800452e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	021b      	lsls	r3, r3, #8
 8004536:	68fa      	ldr	r2, [r7, #12]
 8004538:	4313      	orrs	r3, r2
 800453a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800453c:	693b      	ldr	r3, [r7, #16]
 800453e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004542:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	689b      	ldr	r3, [r3, #8]
 8004548:	051b      	lsls	r3, r3, #20
 800454a:	693a      	ldr	r2, [r7, #16]
 800454c:	4313      	orrs	r3, r2
 800454e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	4a1a      	ldr	r2, [pc, #104]	@ (80045bc <TIM_OC6_SetConfig+0xc0>)
 8004554:	4293      	cmp	r3, r2
 8004556:	d013      	beq.n	8004580 <TIM_OC6_SetConfig+0x84>
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	4a19      	ldr	r2, [pc, #100]	@ (80045c0 <TIM_OC6_SetConfig+0xc4>)
 800455c:	4293      	cmp	r3, r2
 800455e:	d00f      	beq.n	8004580 <TIM_OC6_SetConfig+0x84>
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	4a18      	ldr	r2, [pc, #96]	@ (80045c4 <TIM_OC6_SetConfig+0xc8>)
 8004564:	4293      	cmp	r3, r2
 8004566:	d00b      	beq.n	8004580 <TIM_OC6_SetConfig+0x84>
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	4a17      	ldr	r2, [pc, #92]	@ (80045c8 <TIM_OC6_SetConfig+0xcc>)
 800456c:	4293      	cmp	r3, r2
 800456e:	d007      	beq.n	8004580 <TIM_OC6_SetConfig+0x84>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	4a16      	ldr	r2, [pc, #88]	@ (80045cc <TIM_OC6_SetConfig+0xd0>)
 8004574:	4293      	cmp	r3, r2
 8004576:	d003      	beq.n	8004580 <TIM_OC6_SetConfig+0x84>
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	4a15      	ldr	r2, [pc, #84]	@ (80045d0 <TIM_OC6_SetConfig+0xd4>)
 800457c:	4293      	cmp	r3, r2
 800457e:	d109      	bne.n	8004594 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004580:	697b      	ldr	r3, [r7, #20]
 8004582:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004586:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	695b      	ldr	r3, [r3, #20]
 800458c:	029b      	lsls	r3, r3, #10
 800458e:	697a      	ldr	r2, [r7, #20]
 8004590:	4313      	orrs	r3, r2
 8004592:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	697a      	ldr	r2, [r7, #20]
 8004598:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	68fa      	ldr	r2, [r7, #12]
 800459e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	685a      	ldr	r2, [r3, #4]
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	693a      	ldr	r2, [r7, #16]
 80045ac:	621a      	str	r2, [r3, #32]
}
 80045ae:	bf00      	nop
 80045b0:	371c      	adds	r7, #28
 80045b2:	46bd      	mov	sp, r7
 80045b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b8:	4770      	bx	lr
 80045ba:	bf00      	nop
 80045bc:	40012c00 	.word	0x40012c00
 80045c0:	40013400 	.word	0x40013400
 80045c4:	40014000 	.word	0x40014000
 80045c8:	40014400 	.word	0x40014400
 80045cc:	40014800 	.word	0x40014800
 80045d0:	40015000 	.word	0x40015000

080045d4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80045d4:	b480      	push	{r7}
 80045d6:	b087      	sub	sp, #28
 80045d8:	af00      	add	r7, sp, #0
 80045da:	60f8      	str	r0, [r7, #12]
 80045dc:	60b9      	str	r1, [r7, #8]
 80045de:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	6a1b      	ldr	r3, [r3, #32]
 80045e4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	6a1b      	ldr	r3, [r3, #32]
 80045ea:	f023 0201 	bic.w	r2, r3, #1
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	699b      	ldr	r3, [r3, #24]
 80045f6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80045f8:	693b      	ldr	r3, [r7, #16]
 80045fa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80045fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	011b      	lsls	r3, r3, #4
 8004604:	693a      	ldr	r2, [r7, #16]
 8004606:	4313      	orrs	r3, r2
 8004608:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800460a:	697b      	ldr	r3, [r7, #20]
 800460c:	f023 030a 	bic.w	r3, r3, #10
 8004610:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004612:	697a      	ldr	r2, [r7, #20]
 8004614:	68bb      	ldr	r3, [r7, #8]
 8004616:	4313      	orrs	r3, r2
 8004618:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	693a      	ldr	r2, [r7, #16]
 800461e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	697a      	ldr	r2, [r7, #20]
 8004624:	621a      	str	r2, [r3, #32]
}
 8004626:	bf00      	nop
 8004628:	371c      	adds	r7, #28
 800462a:	46bd      	mov	sp, r7
 800462c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004630:	4770      	bx	lr

08004632 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004632:	b480      	push	{r7}
 8004634:	b087      	sub	sp, #28
 8004636:	af00      	add	r7, sp, #0
 8004638:	60f8      	str	r0, [r7, #12]
 800463a:	60b9      	str	r1, [r7, #8]
 800463c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	6a1b      	ldr	r3, [r3, #32]
 8004642:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	6a1b      	ldr	r3, [r3, #32]
 8004648:	f023 0210 	bic.w	r2, r3, #16
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	699b      	ldr	r3, [r3, #24]
 8004654:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004656:	693b      	ldr	r3, [r7, #16]
 8004658:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800465c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	031b      	lsls	r3, r3, #12
 8004662:	693a      	ldr	r2, [r7, #16]
 8004664:	4313      	orrs	r3, r2
 8004666:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004668:	697b      	ldr	r3, [r7, #20]
 800466a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800466e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004670:	68bb      	ldr	r3, [r7, #8]
 8004672:	011b      	lsls	r3, r3, #4
 8004674:	697a      	ldr	r2, [r7, #20]
 8004676:	4313      	orrs	r3, r2
 8004678:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	693a      	ldr	r2, [r7, #16]
 800467e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	697a      	ldr	r2, [r7, #20]
 8004684:	621a      	str	r2, [r3, #32]
}
 8004686:	bf00      	nop
 8004688:	371c      	adds	r7, #28
 800468a:	46bd      	mov	sp, r7
 800468c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004690:	4770      	bx	lr

08004692 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004692:	b480      	push	{r7}
 8004694:	b085      	sub	sp, #20
 8004696:	af00      	add	r7, sp, #0
 8004698:	6078      	str	r0, [r7, #4]
 800469a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	689b      	ldr	r3, [r3, #8]
 80046a0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80046a8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046ac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80046ae:	683a      	ldr	r2, [r7, #0]
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	4313      	orrs	r3, r2
 80046b4:	f043 0307 	orr.w	r3, r3, #7
 80046b8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	68fa      	ldr	r2, [r7, #12]
 80046be:	609a      	str	r2, [r3, #8]
}
 80046c0:	bf00      	nop
 80046c2:	3714      	adds	r7, #20
 80046c4:	46bd      	mov	sp, r7
 80046c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ca:	4770      	bx	lr

080046cc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80046cc:	b480      	push	{r7}
 80046ce:	b087      	sub	sp, #28
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	60f8      	str	r0, [r7, #12]
 80046d4:	60b9      	str	r1, [r7, #8]
 80046d6:	607a      	str	r2, [r7, #4]
 80046d8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	689b      	ldr	r3, [r3, #8]
 80046de:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80046e0:	697b      	ldr	r3, [r7, #20]
 80046e2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80046e6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	021a      	lsls	r2, r3, #8
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	431a      	orrs	r2, r3
 80046f0:	68bb      	ldr	r3, [r7, #8]
 80046f2:	4313      	orrs	r3, r2
 80046f4:	697a      	ldr	r2, [r7, #20]
 80046f6:	4313      	orrs	r3, r2
 80046f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	697a      	ldr	r2, [r7, #20]
 80046fe:	609a      	str	r2, [r3, #8]
}
 8004700:	bf00      	nop
 8004702:	371c      	adds	r7, #28
 8004704:	46bd      	mov	sp, r7
 8004706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470a:	4770      	bx	lr

0800470c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800470c:	b480      	push	{r7}
 800470e:	b087      	sub	sp, #28
 8004710:	af00      	add	r7, sp, #0
 8004712:	60f8      	str	r0, [r7, #12]
 8004714:	60b9      	str	r1, [r7, #8]
 8004716:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004718:	68bb      	ldr	r3, [r7, #8]
 800471a:	f003 031f 	and.w	r3, r3, #31
 800471e:	2201      	movs	r2, #1
 8004720:	fa02 f303 	lsl.w	r3, r2, r3
 8004724:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	6a1a      	ldr	r2, [r3, #32]
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	43db      	mvns	r3, r3
 800472e:	401a      	ands	r2, r3
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	6a1a      	ldr	r2, [r3, #32]
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	f003 031f 	and.w	r3, r3, #31
 800473e:	6879      	ldr	r1, [r7, #4]
 8004740:	fa01 f303 	lsl.w	r3, r1, r3
 8004744:	431a      	orrs	r2, r3
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	621a      	str	r2, [r3, #32]
}
 800474a:	bf00      	nop
 800474c:	371c      	adds	r7, #28
 800474e:	46bd      	mov	sp, r7
 8004750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004754:	4770      	bx	lr
	...

08004758 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004758:	b480      	push	{r7}
 800475a:	b085      	sub	sp, #20
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
 8004760:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004768:	2b01      	cmp	r3, #1
 800476a:	d101      	bne.n	8004770 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800476c:	2302      	movs	r3, #2
 800476e:	e074      	b.n	800485a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2201      	movs	r2, #1
 8004774:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2202      	movs	r2, #2
 800477c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	689b      	ldr	r3, [r3, #8]
 800478e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	4a34      	ldr	r2, [pc, #208]	@ (8004868 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d009      	beq.n	80047ae <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	4a33      	ldr	r2, [pc, #204]	@ (800486c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d004      	beq.n	80047ae <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4a31      	ldr	r2, [pc, #196]	@ (8004870 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d108      	bne.n	80047c0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80047b4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80047b6:	683b      	ldr	r3, [r7, #0]
 80047b8:	685b      	ldr	r3, [r3, #4]
 80047ba:	68fa      	ldr	r2, [r7, #12]
 80047bc:	4313      	orrs	r3, r2
 80047be:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80047c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80047ca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	68fa      	ldr	r2, [r7, #12]
 80047d2:	4313      	orrs	r3, r2
 80047d4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	68fa      	ldr	r2, [r7, #12]
 80047dc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	4a21      	ldr	r2, [pc, #132]	@ (8004868 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d022      	beq.n	800482e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047f0:	d01d      	beq.n	800482e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4a1f      	ldr	r2, [pc, #124]	@ (8004874 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80047f8:	4293      	cmp	r3, r2
 80047fa:	d018      	beq.n	800482e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4a1d      	ldr	r2, [pc, #116]	@ (8004878 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d013      	beq.n	800482e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4a1c      	ldr	r2, [pc, #112]	@ (800487c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800480c:	4293      	cmp	r3, r2
 800480e:	d00e      	beq.n	800482e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4a15      	ldr	r2, [pc, #84]	@ (800486c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d009      	beq.n	800482e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	4a18      	ldr	r2, [pc, #96]	@ (8004880 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8004820:	4293      	cmp	r3, r2
 8004822:	d004      	beq.n	800482e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4a11      	ldr	r2, [pc, #68]	@ (8004870 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d10c      	bne.n	8004848 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800482e:	68bb      	ldr	r3, [r7, #8]
 8004830:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004834:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	689b      	ldr	r3, [r3, #8]
 800483a:	68ba      	ldr	r2, [r7, #8]
 800483c:	4313      	orrs	r3, r2
 800483e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	68ba      	ldr	r2, [r7, #8]
 8004846:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2201      	movs	r2, #1
 800484c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2200      	movs	r2, #0
 8004854:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004858:	2300      	movs	r3, #0
}
 800485a:	4618      	mov	r0, r3
 800485c:	3714      	adds	r7, #20
 800485e:	46bd      	mov	sp, r7
 8004860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004864:	4770      	bx	lr
 8004866:	bf00      	nop
 8004868:	40012c00 	.word	0x40012c00
 800486c:	40013400 	.word	0x40013400
 8004870:	40015000 	.word	0x40015000
 8004874:	40000400 	.word	0x40000400
 8004878:	40000800 	.word	0x40000800
 800487c:	40000c00 	.word	0x40000c00
 8004880:	40014000 	.word	0x40014000

08004884 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004884:	b480      	push	{r7}
 8004886:	b085      	sub	sp, #20
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
 800488c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800488e:	2300      	movs	r3, #0
 8004890:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004898:	2b01      	cmp	r3, #1
 800489a:	d101      	bne.n	80048a0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800489c:	2302      	movs	r3, #2
 800489e:	e078      	b.n	8004992 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2201      	movs	r2, #1
 80048a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	68db      	ldr	r3, [r3, #12]
 80048b2:	4313      	orrs	r3, r2
 80048b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	689b      	ldr	r3, [r3, #8]
 80048c0:	4313      	orrs	r3, r2
 80048c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	685b      	ldr	r3, [r3, #4]
 80048ce:	4313      	orrs	r3, r2
 80048d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	4313      	orrs	r3, r2
 80048de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	691b      	ldr	r3, [r3, #16]
 80048ea:	4313      	orrs	r3, r2
 80048ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	695b      	ldr	r3, [r3, #20]
 80048f8:	4313      	orrs	r3, r2
 80048fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004906:	4313      	orrs	r3, r2
 8004908:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	699b      	ldr	r3, [r3, #24]
 8004914:	041b      	lsls	r3, r3, #16
 8004916:	4313      	orrs	r3, r2
 8004918:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	69db      	ldr	r3, [r3, #28]
 8004924:	4313      	orrs	r3, r2
 8004926:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4a1c      	ldr	r2, [pc, #112]	@ (80049a0 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d009      	beq.n	8004946 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	4a1b      	ldr	r2, [pc, #108]	@ (80049a4 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8004938:	4293      	cmp	r3, r2
 800493a:	d004      	beq.n	8004946 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4a19      	ldr	r2, [pc, #100]	@ (80049a8 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8004942:	4293      	cmp	r3, r2
 8004944:	d11c      	bne.n	8004980 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004950:	051b      	lsls	r3, r3, #20
 8004952:	4313      	orrs	r3, r2
 8004954:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	6a1b      	ldr	r3, [r3, #32]
 8004960:	4313      	orrs	r3, r2
 8004962:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800496e:	4313      	orrs	r3, r2
 8004970:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800497c:	4313      	orrs	r3, r2
 800497e:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	68fa      	ldr	r2, [r7, #12]
 8004986:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2200      	movs	r2, #0
 800498c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004990:	2300      	movs	r3, #0
}
 8004992:	4618      	mov	r0, r3
 8004994:	3714      	adds	r7, #20
 8004996:	46bd      	mov	sp, r7
 8004998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499c:	4770      	bx	lr
 800499e:	bf00      	nop
 80049a0:	40012c00 	.word	0x40012c00
 80049a4:	40013400 	.word	0x40013400
 80049a8:	40015000 	.word	0x40015000

080049ac <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80049ac:	b480      	push	{r7}
 80049ae:	b083      	sub	sp, #12
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80049b4:	bf00      	nop
 80049b6:	370c      	adds	r7, #12
 80049b8:	46bd      	mov	sp, r7
 80049ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049be:	4770      	bx	lr

080049c0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80049c0:	b480      	push	{r7}
 80049c2:	b083      	sub	sp, #12
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80049c8:	bf00      	nop
 80049ca:	370c      	adds	r7, #12
 80049cc:	46bd      	mov	sp, r7
 80049ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d2:	4770      	bx	lr

080049d4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80049d4:	b480      	push	{r7}
 80049d6:	b083      	sub	sp, #12
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80049dc:	bf00      	nop
 80049de:	370c      	adds	r7, #12
 80049e0:	46bd      	mov	sp, r7
 80049e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e6:	4770      	bx	lr

080049e8 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80049e8:	b480      	push	{r7}
 80049ea:	b083      	sub	sp, #12
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80049f0:	bf00      	nop
 80049f2:	370c      	adds	r7, #12
 80049f4:	46bd      	mov	sp, r7
 80049f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fa:	4770      	bx	lr

080049fc <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80049fc:	b480      	push	{r7}
 80049fe:	b083      	sub	sp, #12
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8004a04:	bf00      	nop
 8004a06:	370c      	adds	r7, #12
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0e:	4770      	bx	lr

08004a10 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8004a10:	b480      	push	{r7}
 8004a12:	b083      	sub	sp, #12
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8004a18:	bf00      	nop
 8004a1a:	370c      	adds	r7, #12
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a22:	4770      	bx	lr

08004a24 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8004a24:	b480      	push	{r7}
 8004a26:	b083      	sub	sp, #12
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8004a2c:	bf00      	nop
 8004a2e:	370c      	adds	r7, #12
 8004a30:	46bd      	mov	sp, r7
 8004a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a36:	4770      	bx	lr

08004a38 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b082      	sub	sp, #8
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d101      	bne.n	8004a4a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a46:	2301      	movs	r3, #1
 8004a48:	e042      	b.n	8004ad0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d106      	bne.n	8004a62 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2200      	movs	r2, #0
 8004a58:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004a5c:	6878      	ldr	r0, [r7, #4]
 8004a5e:	f7fc ff2b 	bl	80018b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2224      	movs	r2, #36	@ 0x24
 8004a66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	681a      	ldr	r2, [r3, #0]
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f022 0201 	bic.w	r2, r2, #1
 8004a78:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d002      	beq.n	8004a88 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004a82:	6878      	ldr	r0, [r7, #4]
 8004a84:	f000 fb24 	bl	80050d0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004a88:	6878      	ldr	r0, [r7, #4]
 8004a8a:	f000 f825 	bl	8004ad8 <UART_SetConfig>
 8004a8e:	4603      	mov	r3, r0
 8004a90:	2b01      	cmp	r3, #1
 8004a92:	d101      	bne.n	8004a98 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004a94:	2301      	movs	r3, #1
 8004a96:	e01b      	b.n	8004ad0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	685a      	ldr	r2, [r3, #4]
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004aa6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	689a      	ldr	r2, [r3, #8]
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004ab6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	681a      	ldr	r2, [r3, #0]
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f042 0201 	orr.w	r2, r2, #1
 8004ac6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004ac8:	6878      	ldr	r0, [r7, #4]
 8004aca:	f000 fba3 	bl	8005214 <UART_CheckIdleState>
 8004ace:	4603      	mov	r3, r0
}
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	3708      	adds	r7, #8
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	bd80      	pop	{r7, pc}

08004ad8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ad8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004adc:	b08c      	sub	sp, #48	@ 0x30
 8004ade:	af00      	add	r7, sp, #0
 8004ae0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004ae8:	697b      	ldr	r3, [r7, #20]
 8004aea:	689a      	ldr	r2, [r3, #8]
 8004aec:	697b      	ldr	r3, [r7, #20]
 8004aee:	691b      	ldr	r3, [r3, #16]
 8004af0:	431a      	orrs	r2, r3
 8004af2:	697b      	ldr	r3, [r7, #20]
 8004af4:	695b      	ldr	r3, [r3, #20]
 8004af6:	431a      	orrs	r2, r3
 8004af8:	697b      	ldr	r3, [r7, #20]
 8004afa:	69db      	ldr	r3, [r3, #28]
 8004afc:	4313      	orrs	r3, r2
 8004afe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004b00:	697b      	ldr	r3, [r7, #20]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	681a      	ldr	r2, [r3, #0]
 8004b06:	4baa      	ldr	r3, [pc, #680]	@ (8004db0 <UART_SetConfig+0x2d8>)
 8004b08:	4013      	ands	r3, r2
 8004b0a:	697a      	ldr	r2, [r7, #20]
 8004b0c:	6812      	ldr	r2, [r2, #0]
 8004b0e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004b10:	430b      	orrs	r3, r1
 8004b12:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004b14:	697b      	ldr	r3, [r7, #20]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004b1e:	697b      	ldr	r3, [r7, #20]
 8004b20:	68da      	ldr	r2, [r3, #12]
 8004b22:	697b      	ldr	r3, [r7, #20]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	430a      	orrs	r2, r1
 8004b28:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004b2a:	697b      	ldr	r3, [r7, #20]
 8004b2c:	699b      	ldr	r3, [r3, #24]
 8004b2e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004b30:	697b      	ldr	r3, [r7, #20]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4a9f      	ldr	r2, [pc, #636]	@ (8004db4 <UART_SetConfig+0x2dc>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d004      	beq.n	8004b44 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004b3a:	697b      	ldr	r3, [r7, #20]
 8004b3c:	6a1b      	ldr	r3, [r3, #32]
 8004b3e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004b40:	4313      	orrs	r3, r2
 8004b42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004b44:	697b      	ldr	r3, [r7, #20]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	689b      	ldr	r3, [r3, #8]
 8004b4a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8004b4e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8004b52:	697a      	ldr	r2, [r7, #20]
 8004b54:	6812      	ldr	r2, [r2, #0]
 8004b56:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004b58:	430b      	orrs	r3, r1
 8004b5a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004b5c:	697b      	ldr	r3, [r7, #20]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b62:	f023 010f 	bic.w	r1, r3, #15
 8004b66:	697b      	ldr	r3, [r7, #20]
 8004b68:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004b6a:	697b      	ldr	r3, [r7, #20]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	430a      	orrs	r2, r1
 8004b70:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004b72:	697b      	ldr	r3, [r7, #20]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	4a90      	ldr	r2, [pc, #576]	@ (8004db8 <UART_SetConfig+0x2e0>)
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d125      	bne.n	8004bc8 <UART_SetConfig+0xf0>
 8004b7c:	4b8f      	ldr	r3, [pc, #572]	@ (8004dbc <UART_SetConfig+0x2e4>)
 8004b7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b82:	f003 0303 	and.w	r3, r3, #3
 8004b86:	2b03      	cmp	r3, #3
 8004b88:	d81a      	bhi.n	8004bc0 <UART_SetConfig+0xe8>
 8004b8a:	a201      	add	r2, pc, #4	@ (adr r2, 8004b90 <UART_SetConfig+0xb8>)
 8004b8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b90:	08004ba1 	.word	0x08004ba1
 8004b94:	08004bb1 	.word	0x08004bb1
 8004b98:	08004ba9 	.word	0x08004ba9
 8004b9c:	08004bb9 	.word	0x08004bb9
 8004ba0:	2301      	movs	r3, #1
 8004ba2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ba6:	e116      	b.n	8004dd6 <UART_SetConfig+0x2fe>
 8004ba8:	2302      	movs	r3, #2
 8004baa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004bae:	e112      	b.n	8004dd6 <UART_SetConfig+0x2fe>
 8004bb0:	2304      	movs	r3, #4
 8004bb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004bb6:	e10e      	b.n	8004dd6 <UART_SetConfig+0x2fe>
 8004bb8:	2308      	movs	r3, #8
 8004bba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004bbe:	e10a      	b.n	8004dd6 <UART_SetConfig+0x2fe>
 8004bc0:	2310      	movs	r3, #16
 8004bc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004bc6:	e106      	b.n	8004dd6 <UART_SetConfig+0x2fe>
 8004bc8:	697b      	ldr	r3, [r7, #20]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4a7c      	ldr	r2, [pc, #496]	@ (8004dc0 <UART_SetConfig+0x2e8>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d138      	bne.n	8004c44 <UART_SetConfig+0x16c>
 8004bd2:	4b7a      	ldr	r3, [pc, #488]	@ (8004dbc <UART_SetConfig+0x2e4>)
 8004bd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bd8:	f003 030c 	and.w	r3, r3, #12
 8004bdc:	2b0c      	cmp	r3, #12
 8004bde:	d82d      	bhi.n	8004c3c <UART_SetConfig+0x164>
 8004be0:	a201      	add	r2, pc, #4	@ (adr r2, 8004be8 <UART_SetConfig+0x110>)
 8004be2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004be6:	bf00      	nop
 8004be8:	08004c1d 	.word	0x08004c1d
 8004bec:	08004c3d 	.word	0x08004c3d
 8004bf0:	08004c3d 	.word	0x08004c3d
 8004bf4:	08004c3d 	.word	0x08004c3d
 8004bf8:	08004c2d 	.word	0x08004c2d
 8004bfc:	08004c3d 	.word	0x08004c3d
 8004c00:	08004c3d 	.word	0x08004c3d
 8004c04:	08004c3d 	.word	0x08004c3d
 8004c08:	08004c25 	.word	0x08004c25
 8004c0c:	08004c3d 	.word	0x08004c3d
 8004c10:	08004c3d 	.word	0x08004c3d
 8004c14:	08004c3d 	.word	0x08004c3d
 8004c18:	08004c35 	.word	0x08004c35
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004c22:	e0d8      	b.n	8004dd6 <UART_SetConfig+0x2fe>
 8004c24:	2302      	movs	r3, #2
 8004c26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004c2a:	e0d4      	b.n	8004dd6 <UART_SetConfig+0x2fe>
 8004c2c:	2304      	movs	r3, #4
 8004c2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004c32:	e0d0      	b.n	8004dd6 <UART_SetConfig+0x2fe>
 8004c34:	2308      	movs	r3, #8
 8004c36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004c3a:	e0cc      	b.n	8004dd6 <UART_SetConfig+0x2fe>
 8004c3c:	2310      	movs	r3, #16
 8004c3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004c42:	e0c8      	b.n	8004dd6 <UART_SetConfig+0x2fe>
 8004c44:	697b      	ldr	r3, [r7, #20]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a5e      	ldr	r2, [pc, #376]	@ (8004dc4 <UART_SetConfig+0x2ec>)
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d125      	bne.n	8004c9a <UART_SetConfig+0x1c2>
 8004c4e:	4b5b      	ldr	r3, [pc, #364]	@ (8004dbc <UART_SetConfig+0x2e4>)
 8004c50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c54:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004c58:	2b30      	cmp	r3, #48	@ 0x30
 8004c5a:	d016      	beq.n	8004c8a <UART_SetConfig+0x1b2>
 8004c5c:	2b30      	cmp	r3, #48	@ 0x30
 8004c5e:	d818      	bhi.n	8004c92 <UART_SetConfig+0x1ba>
 8004c60:	2b20      	cmp	r3, #32
 8004c62:	d00a      	beq.n	8004c7a <UART_SetConfig+0x1a2>
 8004c64:	2b20      	cmp	r3, #32
 8004c66:	d814      	bhi.n	8004c92 <UART_SetConfig+0x1ba>
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d002      	beq.n	8004c72 <UART_SetConfig+0x19a>
 8004c6c:	2b10      	cmp	r3, #16
 8004c6e:	d008      	beq.n	8004c82 <UART_SetConfig+0x1aa>
 8004c70:	e00f      	b.n	8004c92 <UART_SetConfig+0x1ba>
 8004c72:	2300      	movs	r3, #0
 8004c74:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004c78:	e0ad      	b.n	8004dd6 <UART_SetConfig+0x2fe>
 8004c7a:	2302      	movs	r3, #2
 8004c7c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004c80:	e0a9      	b.n	8004dd6 <UART_SetConfig+0x2fe>
 8004c82:	2304      	movs	r3, #4
 8004c84:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004c88:	e0a5      	b.n	8004dd6 <UART_SetConfig+0x2fe>
 8004c8a:	2308      	movs	r3, #8
 8004c8c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004c90:	e0a1      	b.n	8004dd6 <UART_SetConfig+0x2fe>
 8004c92:	2310      	movs	r3, #16
 8004c94:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004c98:	e09d      	b.n	8004dd6 <UART_SetConfig+0x2fe>
 8004c9a:	697b      	ldr	r3, [r7, #20]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	4a4a      	ldr	r2, [pc, #296]	@ (8004dc8 <UART_SetConfig+0x2f0>)
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	d125      	bne.n	8004cf0 <UART_SetConfig+0x218>
 8004ca4:	4b45      	ldr	r3, [pc, #276]	@ (8004dbc <UART_SetConfig+0x2e4>)
 8004ca6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004caa:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004cae:	2bc0      	cmp	r3, #192	@ 0xc0
 8004cb0:	d016      	beq.n	8004ce0 <UART_SetConfig+0x208>
 8004cb2:	2bc0      	cmp	r3, #192	@ 0xc0
 8004cb4:	d818      	bhi.n	8004ce8 <UART_SetConfig+0x210>
 8004cb6:	2b80      	cmp	r3, #128	@ 0x80
 8004cb8:	d00a      	beq.n	8004cd0 <UART_SetConfig+0x1f8>
 8004cba:	2b80      	cmp	r3, #128	@ 0x80
 8004cbc:	d814      	bhi.n	8004ce8 <UART_SetConfig+0x210>
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d002      	beq.n	8004cc8 <UART_SetConfig+0x1f0>
 8004cc2:	2b40      	cmp	r3, #64	@ 0x40
 8004cc4:	d008      	beq.n	8004cd8 <UART_SetConfig+0x200>
 8004cc6:	e00f      	b.n	8004ce8 <UART_SetConfig+0x210>
 8004cc8:	2300      	movs	r3, #0
 8004cca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004cce:	e082      	b.n	8004dd6 <UART_SetConfig+0x2fe>
 8004cd0:	2302      	movs	r3, #2
 8004cd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004cd6:	e07e      	b.n	8004dd6 <UART_SetConfig+0x2fe>
 8004cd8:	2304      	movs	r3, #4
 8004cda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004cde:	e07a      	b.n	8004dd6 <UART_SetConfig+0x2fe>
 8004ce0:	2308      	movs	r3, #8
 8004ce2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ce6:	e076      	b.n	8004dd6 <UART_SetConfig+0x2fe>
 8004ce8:	2310      	movs	r3, #16
 8004cea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004cee:	e072      	b.n	8004dd6 <UART_SetConfig+0x2fe>
 8004cf0:	697b      	ldr	r3, [r7, #20]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4a35      	ldr	r2, [pc, #212]	@ (8004dcc <UART_SetConfig+0x2f4>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d12a      	bne.n	8004d50 <UART_SetConfig+0x278>
 8004cfa:	4b30      	ldr	r3, [pc, #192]	@ (8004dbc <UART_SetConfig+0x2e4>)
 8004cfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d00:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d04:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004d08:	d01a      	beq.n	8004d40 <UART_SetConfig+0x268>
 8004d0a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004d0e:	d81b      	bhi.n	8004d48 <UART_SetConfig+0x270>
 8004d10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d14:	d00c      	beq.n	8004d30 <UART_SetConfig+0x258>
 8004d16:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d1a:	d815      	bhi.n	8004d48 <UART_SetConfig+0x270>
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d003      	beq.n	8004d28 <UART_SetConfig+0x250>
 8004d20:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d24:	d008      	beq.n	8004d38 <UART_SetConfig+0x260>
 8004d26:	e00f      	b.n	8004d48 <UART_SetConfig+0x270>
 8004d28:	2300      	movs	r3, #0
 8004d2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004d2e:	e052      	b.n	8004dd6 <UART_SetConfig+0x2fe>
 8004d30:	2302      	movs	r3, #2
 8004d32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004d36:	e04e      	b.n	8004dd6 <UART_SetConfig+0x2fe>
 8004d38:	2304      	movs	r3, #4
 8004d3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004d3e:	e04a      	b.n	8004dd6 <UART_SetConfig+0x2fe>
 8004d40:	2308      	movs	r3, #8
 8004d42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004d46:	e046      	b.n	8004dd6 <UART_SetConfig+0x2fe>
 8004d48:	2310      	movs	r3, #16
 8004d4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004d4e:	e042      	b.n	8004dd6 <UART_SetConfig+0x2fe>
 8004d50:	697b      	ldr	r3, [r7, #20]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	4a17      	ldr	r2, [pc, #92]	@ (8004db4 <UART_SetConfig+0x2dc>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d13a      	bne.n	8004dd0 <UART_SetConfig+0x2f8>
 8004d5a:	4b18      	ldr	r3, [pc, #96]	@ (8004dbc <UART_SetConfig+0x2e4>)
 8004d5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d60:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004d64:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004d68:	d01a      	beq.n	8004da0 <UART_SetConfig+0x2c8>
 8004d6a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004d6e:	d81b      	bhi.n	8004da8 <UART_SetConfig+0x2d0>
 8004d70:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d74:	d00c      	beq.n	8004d90 <UART_SetConfig+0x2b8>
 8004d76:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d7a:	d815      	bhi.n	8004da8 <UART_SetConfig+0x2d0>
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d003      	beq.n	8004d88 <UART_SetConfig+0x2b0>
 8004d80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d84:	d008      	beq.n	8004d98 <UART_SetConfig+0x2c0>
 8004d86:	e00f      	b.n	8004da8 <UART_SetConfig+0x2d0>
 8004d88:	2300      	movs	r3, #0
 8004d8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004d8e:	e022      	b.n	8004dd6 <UART_SetConfig+0x2fe>
 8004d90:	2302      	movs	r3, #2
 8004d92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004d96:	e01e      	b.n	8004dd6 <UART_SetConfig+0x2fe>
 8004d98:	2304      	movs	r3, #4
 8004d9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004d9e:	e01a      	b.n	8004dd6 <UART_SetConfig+0x2fe>
 8004da0:	2308      	movs	r3, #8
 8004da2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004da6:	e016      	b.n	8004dd6 <UART_SetConfig+0x2fe>
 8004da8:	2310      	movs	r3, #16
 8004daa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004dae:	e012      	b.n	8004dd6 <UART_SetConfig+0x2fe>
 8004db0:	cfff69f3 	.word	0xcfff69f3
 8004db4:	40008000 	.word	0x40008000
 8004db8:	40013800 	.word	0x40013800
 8004dbc:	40021000 	.word	0x40021000
 8004dc0:	40004400 	.word	0x40004400
 8004dc4:	40004800 	.word	0x40004800
 8004dc8:	40004c00 	.word	0x40004c00
 8004dcc:	40005000 	.word	0x40005000
 8004dd0:	2310      	movs	r3, #16
 8004dd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004dd6:	697b      	ldr	r3, [r7, #20]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4aae      	ldr	r2, [pc, #696]	@ (8005094 <UART_SetConfig+0x5bc>)
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	f040 8097 	bne.w	8004f10 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004de2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004de6:	2b08      	cmp	r3, #8
 8004de8:	d823      	bhi.n	8004e32 <UART_SetConfig+0x35a>
 8004dea:	a201      	add	r2, pc, #4	@ (adr r2, 8004df0 <UART_SetConfig+0x318>)
 8004dec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004df0:	08004e15 	.word	0x08004e15
 8004df4:	08004e33 	.word	0x08004e33
 8004df8:	08004e1d 	.word	0x08004e1d
 8004dfc:	08004e33 	.word	0x08004e33
 8004e00:	08004e23 	.word	0x08004e23
 8004e04:	08004e33 	.word	0x08004e33
 8004e08:	08004e33 	.word	0x08004e33
 8004e0c:	08004e33 	.word	0x08004e33
 8004e10:	08004e2b 	.word	0x08004e2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e14:	f7fd fe80 	bl	8002b18 <HAL_RCC_GetPCLK1Freq>
 8004e18:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004e1a:	e010      	b.n	8004e3e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004e1c:	4b9e      	ldr	r3, [pc, #632]	@ (8005098 <UART_SetConfig+0x5c0>)
 8004e1e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004e20:	e00d      	b.n	8004e3e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004e22:	f7fd fe0b 	bl	8002a3c <HAL_RCC_GetSysClockFreq>
 8004e26:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004e28:	e009      	b.n	8004e3e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004e2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e2e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004e30:	e005      	b.n	8004e3e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8004e32:	2300      	movs	r3, #0
 8004e34:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004e36:	2301      	movs	r3, #1
 8004e38:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004e3c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	f000 8130 	beq.w	80050a6 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004e46:	697b      	ldr	r3, [r7, #20]
 8004e48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e4a:	4a94      	ldr	r2, [pc, #592]	@ (800509c <UART_SetConfig+0x5c4>)
 8004e4c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004e50:	461a      	mov	r2, r3
 8004e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e54:	fbb3 f3f2 	udiv	r3, r3, r2
 8004e58:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004e5a:	697b      	ldr	r3, [r7, #20]
 8004e5c:	685a      	ldr	r2, [r3, #4]
 8004e5e:	4613      	mov	r3, r2
 8004e60:	005b      	lsls	r3, r3, #1
 8004e62:	4413      	add	r3, r2
 8004e64:	69ba      	ldr	r2, [r7, #24]
 8004e66:	429a      	cmp	r2, r3
 8004e68:	d305      	bcc.n	8004e76 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004e6a:	697b      	ldr	r3, [r7, #20]
 8004e6c:	685b      	ldr	r3, [r3, #4]
 8004e6e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004e70:	69ba      	ldr	r2, [r7, #24]
 8004e72:	429a      	cmp	r2, r3
 8004e74:	d903      	bls.n	8004e7e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8004e76:	2301      	movs	r3, #1
 8004e78:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004e7c:	e113      	b.n	80050a6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e80:	2200      	movs	r2, #0
 8004e82:	60bb      	str	r3, [r7, #8]
 8004e84:	60fa      	str	r2, [r7, #12]
 8004e86:	697b      	ldr	r3, [r7, #20]
 8004e88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e8a:	4a84      	ldr	r2, [pc, #528]	@ (800509c <UART_SetConfig+0x5c4>)
 8004e8c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004e90:	b29b      	uxth	r3, r3
 8004e92:	2200      	movs	r2, #0
 8004e94:	603b      	str	r3, [r7, #0]
 8004e96:	607a      	str	r2, [r7, #4]
 8004e98:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004e9c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004ea0:	f7fb ff1a 	bl	8000cd8 <__aeabi_uldivmod>
 8004ea4:	4602      	mov	r2, r0
 8004ea6:	460b      	mov	r3, r1
 8004ea8:	4610      	mov	r0, r2
 8004eaa:	4619      	mov	r1, r3
 8004eac:	f04f 0200 	mov.w	r2, #0
 8004eb0:	f04f 0300 	mov.w	r3, #0
 8004eb4:	020b      	lsls	r3, r1, #8
 8004eb6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004eba:	0202      	lsls	r2, r0, #8
 8004ebc:	6979      	ldr	r1, [r7, #20]
 8004ebe:	6849      	ldr	r1, [r1, #4]
 8004ec0:	0849      	lsrs	r1, r1, #1
 8004ec2:	2000      	movs	r0, #0
 8004ec4:	460c      	mov	r4, r1
 8004ec6:	4605      	mov	r5, r0
 8004ec8:	eb12 0804 	adds.w	r8, r2, r4
 8004ecc:	eb43 0905 	adc.w	r9, r3, r5
 8004ed0:	697b      	ldr	r3, [r7, #20]
 8004ed2:	685b      	ldr	r3, [r3, #4]
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	469a      	mov	sl, r3
 8004ed8:	4693      	mov	fp, r2
 8004eda:	4652      	mov	r2, sl
 8004edc:	465b      	mov	r3, fp
 8004ede:	4640      	mov	r0, r8
 8004ee0:	4649      	mov	r1, r9
 8004ee2:	f7fb fef9 	bl	8000cd8 <__aeabi_uldivmod>
 8004ee6:	4602      	mov	r2, r0
 8004ee8:	460b      	mov	r3, r1
 8004eea:	4613      	mov	r3, r2
 8004eec:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004eee:	6a3b      	ldr	r3, [r7, #32]
 8004ef0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ef4:	d308      	bcc.n	8004f08 <UART_SetConfig+0x430>
 8004ef6:	6a3b      	ldr	r3, [r7, #32]
 8004ef8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004efc:	d204      	bcs.n	8004f08 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8004efe:	697b      	ldr	r3, [r7, #20]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	6a3a      	ldr	r2, [r7, #32]
 8004f04:	60da      	str	r2, [r3, #12]
 8004f06:	e0ce      	b.n	80050a6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8004f08:	2301      	movs	r3, #1
 8004f0a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004f0e:	e0ca      	b.n	80050a6 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004f10:	697b      	ldr	r3, [r7, #20]
 8004f12:	69db      	ldr	r3, [r3, #28]
 8004f14:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f18:	d166      	bne.n	8004fe8 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8004f1a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004f1e:	2b08      	cmp	r3, #8
 8004f20:	d827      	bhi.n	8004f72 <UART_SetConfig+0x49a>
 8004f22:	a201      	add	r2, pc, #4	@ (adr r2, 8004f28 <UART_SetConfig+0x450>)
 8004f24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f28:	08004f4d 	.word	0x08004f4d
 8004f2c:	08004f55 	.word	0x08004f55
 8004f30:	08004f5d 	.word	0x08004f5d
 8004f34:	08004f73 	.word	0x08004f73
 8004f38:	08004f63 	.word	0x08004f63
 8004f3c:	08004f73 	.word	0x08004f73
 8004f40:	08004f73 	.word	0x08004f73
 8004f44:	08004f73 	.word	0x08004f73
 8004f48:	08004f6b 	.word	0x08004f6b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f4c:	f7fd fde4 	bl	8002b18 <HAL_RCC_GetPCLK1Freq>
 8004f50:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004f52:	e014      	b.n	8004f7e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004f54:	f7fd fdf6 	bl	8002b44 <HAL_RCC_GetPCLK2Freq>
 8004f58:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004f5a:	e010      	b.n	8004f7e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004f5c:	4b4e      	ldr	r3, [pc, #312]	@ (8005098 <UART_SetConfig+0x5c0>)
 8004f5e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004f60:	e00d      	b.n	8004f7e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004f62:	f7fd fd6b 	bl	8002a3c <HAL_RCC_GetSysClockFreq>
 8004f66:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004f68:	e009      	b.n	8004f7e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004f6a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004f6e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004f70:	e005      	b.n	8004f7e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8004f72:	2300      	movs	r3, #0
 8004f74:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004f76:	2301      	movs	r3, #1
 8004f78:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004f7c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	f000 8090 	beq.w	80050a6 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004f86:	697b      	ldr	r3, [r7, #20]
 8004f88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f8a:	4a44      	ldr	r2, [pc, #272]	@ (800509c <UART_SetConfig+0x5c4>)
 8004f8c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004f90:	461a      	mov	r2, r3
 8004f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f94:	fbb3 f3f2 	udiv	r3, r3, r2
 8004f98:	005a      	lsls	r2, r3, #1
 8004f9a:	697b      	ldr	r3, [r7, #20]
 8004f9c:	685b      	ldr	r3, [r3, #4]
 8004f9e:	085b      	lsrs	r3, r3, #1
 8004fa0:	441a      	add	r2, r3
 8004fa2:	697b      	ldr	r3, [r7, #20]
 8004fa4:	685b      	ldr	r3, [r3, #4]
 8004fa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004faa:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004fac:	6a3b      	ldr	r3, [r7, #32]
 8004fae:	2b0f      	cmp	r3, #15
 8004fb0:	d916      	bls.n	8004fe0 <UART_SetConfig+0x508>
 8004fb2:	6a3b      	ldr	r3, [r7, #32]
 8004fb4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004fb8:	d212      	bcs.n	8004fe0 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004fba:	6a3b      	ldr	r3, [r7, #32]
 8004fbc:	b29b      	uxth	r3, r3
 8004fbe:	f023 030f 	bic.w	r3, r3, #15
 8004fc2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004fc4:	6a3b      	ldr	r3, [r7, #32]
 8004fc6:	085b      	lsrs	r3, r3, #1
 8004fc8:	b29b      	uxth	r3, r3
 8004fca:	f003 0307 	and.w	r3, r3, #7
 8004fce:	b29a      	uxth	r2, r3
 8004fd0:	8bfb      	ldrh	r3, [r7, #30]
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8004fd6:	697b      	ldr	r3, [r7, #20]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	8bfa      	ldrh	r2, [r7, #30]
 8004fdc:	60da      	str	r2, [r3, #12]
 8004fde:	e062      	b.n	80050a6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8004fe0:	2301      	movs	r3, #1
 8004fe2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004fe6:	e05e      	b.n	80050a6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004fe8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004fec:	2b08      	cmp	r3, #8
 8004fee:	d828      	bhi.n	8005042 <UART_SetConfig+0x56a>
 8004ff0:	a201      	add	r2, pc, #4	@ (adr r2, 8004ff8 <UART_SetConfig+0x520>)
 8004ff2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ff6:	bf00      	nop
 8004ff8:	0800501d 	.word	0x0800501d
 8004ffc:	08005025 	.word	0x08005025
 8005000:	0800502d 	.word	0x0800502d
 8005004:	08005043 	.word	0x08005043
 8005008:	08005033 	.word	0x08005033
 800500c:	08005043 	.word	0x08005043
 8005010:	08005043 	.word	0x08005043
 8005014:	08005043 	.word	0x08005043
 8005018:	0800503b 	.word	0x0800503b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800501c:	f7fd fd7c 	bl	8002b18 <HAL_RCC_GetPCLK1Freq>
 8005020:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005022:	e014      	b.n	800504e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005024:	f7fd fd8e 	bl	8002b44 <HAL_RCC_GetPCLK2Freq>
 8005028:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800502a:	e010      	b.n	800504e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800502c:	4b1a      	ldr	r3, [pc, #104]	@ (8005098 <UART_SetConfig+0x5c0>)
 800502e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005030:	e00d      	b.n	800504e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005032:	f7fd fd03 	bl	8002a3c <HAL_RCC_GetSysClockFreq>
 8005036:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005038:	e009      	b.n	800504e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800503a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800503e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005040:	e005      	b.n	800504e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8005042:	2300      	movs	r3, #0
 8005044:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005046:	2301      	movs	r3, #1
 8005048:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800504c:	bf00      	nop
    }

    if (pclk != 0U)
 800504e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005050:	2b00      	cmp	r3, #0
 8005052:	d028      	beq.n	80050a6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005054:	697b      	ldr	r3, [r7, #20]
 8005056:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005058:	4a10      	ldr	r2, [pc, #64]	@ (800509c <UART_SetConfig+0x5c4>)
 800505a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800505e:	461a      	mov	r2, r3
 8005060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005062:	fbb3 f2f2 	udiv	r2, r3, r2
 8005066:	697b      	ldr	r3, [r7, #20]
 8005068:	685b      	ldr	r3, [r3, #4]
 800506a:	085b      	lsrs	r3, r3, #1
 800506c:	441a      	add	r2, r3
 800506e:	697b      	ldr	r3, [r7, #20]
 8005070:	685b      	ldr	r3, [r3, #4]
 8005072:	fbb2 f3f3 	udiv	r3, r2, r3
 8005076:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005078:	6a3b      	ldr	r3, [r7, #32]
 800507a:	2b0f      	cmp	r3, #15
 800507c:	d910      	bls.n	80050a0 <UART_SetConfig+0x5c8>
 800507e:	6a3b      	ldr	r3, [r7, #32]
 8005080:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005084:	d20c      	bcs.n	80050a0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005086:	6a3b      	ldr	r3, [r7, #32]
 8005088:	b29a      	uxth	r2, r3
 800508a:	697b      	ldr	r3, [r7, #20]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	60da      	str	r2, [r3, #12]
 8005090:	e009      	b.n	80050a6 <UART_SetConfig+0x5ce>
 8005092:	bf00      	nop
 8005094:	40008000 	.word	0x40008000
 8005098:	00f42400 	.word	0x00f42400
 800509c:	08009e10 	.word	0x08009e10
      }
      else
      {
        ret = HAL_ERROR;
 80050a0:	2301      	movs	r3, #1
 80050a2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80050a6:	697b      	ldr	r3, [r7, #20]
 80050a8:	2201      	movs	r2, #1
 80050aa:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80050ae:	697b      	ldr	r3, [r7, #20]
 80050b0:	2201      	movs	r2, #1
 80050b2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80050b6:	697b      	ldr	r3, [r7, #20]
 80050b8:	2200      	movs	r2, #0
 80050ba:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80050bc:	697b      	ldr	r3, [r7, #20]
 80050be:	2200      	movs	r2, #0
 80050c0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80050c2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80050c6:	4618      	mov	r0, r3
 80050c8:	3730      	adds	r7, #48	@ 0x30
 80050ca:	46bd      	mov	sp, r7
 80050cc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080050d0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80050d0:	b480      	push	{r7}
 80050d2:	b083      	sub	sp, #12
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050dc:	f003 0308 	and.w	r3, r3, #8
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d00a      	beq.n	80050fa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	685b      	ldr	r3, [r3, #4]
 80050ea:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	430a      	orrs	r2, r1
 80050f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050fe:	f003 0301 	and.w	r3, r3, #1
 8005102:	2b00      	cmp	r3, #0
 8005104:	d00a      	beq.n	800511c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	685b      	ldr	r3, [r3, #4]
 800510c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	430a      	orrs	r2, r1
 800511a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005120:	f003 0302 	and.w	r3, r3, #2
 8005124:	2b00      	cmp	r3, #0
 8005126:	d00a      	beq.n	800513e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	685b      	ldr	r3, [r3, #4]
 800512e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	430a      	orrs	r2, r1
 800513c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005142:	f003 0304 	and.w	r3, r3, #4
 8005146:	2b00      	cmp	r3, #0
 8005148:	d00a      	beq.n	8005160 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	685b      	ldr	r3, [r3, #4]
 8005150:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	430a      	orrs	r2, r1
 800515e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005164:	f003 0310 	and.w	r3, r3, #16
 8005168:	2b00      	cmp	r3, #0
 800516a:	d00a      	beq.n	8005182 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	689b      	ldr	r3, [r3, #8]
 8005172:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	430a      	orrs	r2, r1
 8005180:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005186:	f003 0320 	and.w	r3, r3, #32
 800518a:	2b00      	cmp	r3, #0
 800518c:	d00a      	beq.n	80051a4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	689b      	ldr	r3, [r3, #8]
 8005194:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	430a      	orrs	r2, r1
 80051a2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d01a      	beq.n	80051e6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	685b      	ldr	r3, [r3, #4]
 80051b6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	430a      	orrs	r2, r1
 80051c4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80051ce:	d10a      	bne.n	80051e6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	685b      	ldr	r3, [r3, #4]
 80051d6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	430a      	orrs	r2, r1
 80051e4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d00a      	beq.n	8005208 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	685b      	ldr	r3, [r3, #4]
 80051f8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	430a      	orrs	r2, r1
 8005206:	605a      	str	r2, [r3, #4]
  }
}
 8005208:	bf00      	nop
 800520a:	370c      	adds	r7, #12
 800520c:	46bd      	mov	sp, r7
 800520e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005212:	4770      	bx	lr

08005214 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005214:	b580      	push	{r7, lr}
 8005216:	b098      	sub	sp, #96	@ 0x60
 8005218:	af02      	add	r7, sp, #8
 800521a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2200      	movs	r2, #0
 8005220:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005224:	f7fc fc2e 	bl	8001a84 <HAL_GetTick>
 8005228:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f003 0308 	and.w	r3, r3, #8
 8005234:	2b08      	cmp	r3, #8
 8005236:	d12f      	bne.n	8005298 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005238:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800523c:	9300      	str	r3, [sp, #0]
 800523e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005240:	2200      	movs	r2, #0
 8005242:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005246:	6878      	ldr	r0, [r7, #4]
 8005248:	f000 f88e 	bl	8005368 <UART_WaitOnFlagUntilTimeout>
 800524c:	4603      	mov	r3, r0
 800524e:	2b00      	cmp	r3, #0
 8005250:	d022      	beq.n	8005298 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005258:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800525a:	e853 3f00 	ldrex	r3, [r3]
 800525e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005260:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005262:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005266:	653b      	str	r3, [r7, #80]	@ 0x50
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	461a      	mov	r2, r3
 800526e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005270:	647b      	str	r3, [r7, #68]	@ 0x44
 8005272:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005274:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005276:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005278:	e841 2300 	strex	r3, r2, [r1]
 800527c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800527e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005280:	2b00      	cmp	r3, #0
 8005282:	d1e6      	bne.n	8005252 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2220      	movs	r2, #32
 8005288:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2200      	movs	r2, #0
 8005290:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005294:	2303      	movs	r3, #3
 8005296:	e063      	b.n	8005360 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f003 0304 	and.w	r3, r3, #4
 80052a2:	2b04      	cmp	r3, #4
 80052a4:	d149      	bne.n	800533a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80052a6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80052aa:	9300      	str	r3, [sp, #0]
 80052ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80052ae:	2200      	movs	r2, #0
 80052b0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80052b4:	6878      	ldr	r0, [r7, #4]
 80052b6:	f000 f857 	bl	8005368 <UART_WaitOnFlagUntilTimeout>
 80052ba:	4603      	mov	r3, r0
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d03c      	beq.n	800533a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052c8:	e853 3f00 	ldrex	r3, [r3]
 80052cc:	623b      	str	r3, [r7, #32]
   return(result);
 80052ce:	6a3b      	ldr	r3, [r7, #32]
 80052d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80052d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	461a      	mov	r2, r3
 80052dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80052de:	633b      	str	r3, [r7, #48]	@ 0x30
 80052e0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052e2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80052e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80052e6:	e841 2300 	strex	r3, r2, [r1]
 80052ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80052ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d1e6      	bne.n	80052c0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	3308      	adds	r3, #8
 80052f8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052fa:	693b      	ldr	r3, [r7, #16]
 80052fc:	e853 3f00 	ldrex	r3, [r3]
 8005300:	60fb      	str	r3, [r7, #12]
   return(result);
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	f023 0301 	bic.w	r3, r3, #1
 8005308:	64bb      	str	r3, [r7, #72]	@ 0x48
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	3308      	adds	r3, #8
 8005310:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005312:	61fa      	str	r2, [r7, #28]
 8005314:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005316:	69b9      	ldr	r1, [r7, #24]
 8005318:	69fa      	ldr	r2, [r7, #28]
 800531a:	e841 2300 	strex	r3, r2, [r1]
 800531e:	617b      	str	r3, [r7, #20]
   return(result);
 8005320:	697b      	ldr	r3, [r7, #20]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d1e5      	bne.n	80052f2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2220      	movs	r2, #32
 800532a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2200      	movs	r2, #0
 8005332:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005336:	2303      	movs	r3, #3
 8005338:	e012      	b.n	8005360 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2220      	movs	r2, #32
 800533e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2220      	movs	r2, #32
 8005346:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2200      	movs	r2, #0
 800534e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2200      	movs	r2, #0
 8005354:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2200      	movs	r2, #0
 800535a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800535e:	2300      	movs	r3, #0
}
 8005360:	4618      	mov	r0, r3
 8005362:	3758      	adds	r7, #88	@ 0x58
 8005364:	46bd      	mov	sp, r7
 8005366:	bd80      	pop	{r7, pc}

08005368 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005368:	b580      	push	{r7, lr}
 800536a:	b084      	sub	sp, #16
 800536c:	af00      	add	r7, sp, #0
 800536e:	60f8      	str	r0, [r7, #12]
 8005370:	60b9      	str	r1, [r7, #8]
 8005372:	603b      	str	r3, [r7, #0]
 8005374:	4613      	mov	r3, r2
 8005376:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005378:	e04f      	b.n	800541a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800537a:	69bb      	ldr	r3, [r7, #24]
 800537c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005380:	d04b      	beq.n	800541a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005382:	f7fc fb7f 	bl	8001a84 <HAL_GetTick>
 8005386:	4602      	mov	r2, r0
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	1ad3      	subs	r3, r2, r3
 800538c:	69ba      	ldr	r2, [r7, #24]
 800538e:	429a      	cmp	r2, r3
 8005390:	d302      	bcc.n	8005398 <UART_WaitOnFlagUntilTimeout+0x30>
 8005392:	69bb      	ldr	r3, [r7, #24]
 8005394:	2b00      	cmp	r3, #0
 8005396:	d101      	bne.n	800539c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005398:	2303      	movs	r3, #3
 800539a:	e04e      	b.n	800543a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f003 0304 	and.w	r3, r3, #4
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d037      	beq.n	800541a <UART_WaitOnFlagUntilTimeout+0xb2>
 80053aa:	68bb      	ldr	r3, [r7, #8]
 80053ac:	2b80      	cmp	r3, #128	@ 0x80
 80053ae:	d034      	beq.n	800541a <UART_WaitOnFlagUntilTimeout+0xb2>
 80053b0:	68bb      	ldr	r3, [r7, #8]
 80053b2:	2b40      	cmp	r3, #64	@ 0x40
 80053b4:	d031      	beq.n	800541a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	69db      	ldr	r3, [r3, #28]
 80053bc:	f003 0308 	and.w	r3, r3, #8
 80053c0:	2b08      	cmp	r3, #8
 80053c2:	d110      	bne.n	80053e6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	2208      	movs	r2, #8
 80053ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80053cc:	68f8      	ldr	r0, [r7, #12]
 80053ce:	f000 f838 	bl	8005442 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	2208      	movs	r2, #8
 80053d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	2200      	movs	r2, #0
 80053de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80053e2:	2301      	movs	r3, #1
 80053e4:	e029      	b.n	800543a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	69db      	ldr	r3, [r3, #28]
 80053ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80053f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80053f4:	d111      	bne.n	800541a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80053fe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005400:	68f8      	ldr	r0, [r7, #12]
 8005402:	f000 f81e 	bl	8005442 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	2220      	movs	r2, #32
 800540a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	2200      	movs	r2, #0
 8005412:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005416:	2303      	movs	r3, #3
 8005418:	e00f      	b.n	800543a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	69da      	ldr	r2, [r3, #28]
 8005420:	68bb      	ldr	r3, [r7, #8]
 8005422:	4013      	ands	r3, r2
 8005424:	68ba      	ldr	r2, [r7, #8]
 8005426:	429a      	cmp	r2, r3
 8005428:	bf0c      	ite	eq
 800542a:	2301      	moveq	r3, #1
 800542c:	2300      	movne	r3, #0
 800542e:	b2db      	uxtb	r3, r3
 8005430:	461a      	mov	r2, r3
 8005432:	79fb      	ldrb	r3, [r7, #7]
 8005434:	429a      	cmp	r2, r3
 8005436:	d0a0      	beq.n	800537a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005438:	2300      	movs	r3, #0
}
 800543a:	4618      	mov	r0, r3
 800543c:	3710      	adds	r7, #16
 800543e:	46bd      	mov	sp, r7
 8005440:	bd80      	pop	{r7, pc}

08005442 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005442:	b480      	push	{r7}
 8005444:	b095      	sub	sp, #84	@ 0x54
 8005446:	af00      	add	r7, sp, #0
 8005448:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005450:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005452:	e853 3f00 	ldrex	r3, [r3]
 8005456:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005458:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800545a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800545e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	461a      	mov	r2, r3
 8005466:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005468:	643b      	str	r3, [r7, #64]	@ 0x40
 800546a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800546c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800546e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005470:	e841 2300 	strex	r3, r2, [r1]
 8005474:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005476:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005478:	2b00      	cmp	r3, #0
 800547a:	d1e6      	bne.n	800544a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	3308      	adds	r3, #8
 8005482:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005484:	6a3b      	ldr	r3, [r7, #32]
 8005486:	e853 3f00 	ldrex	r3, [r3]
 800548a:	61fb      	str	r3, [r7, #28]
   return(result);
 800548c:	69fb      	ldr	r3, [r7, #28]
 800548e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005492:	f023 0301 	bic.w	r3, r3, #1
 8005496:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	3308      	adds	r3, #8
 800549e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80054a0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80054a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054a4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80054a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80054a8:	e841 2300 	strex	r3, r2, [r1]
 80054ac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80054ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d1e3      	bne.n	800547c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80054b8:	2b01      	cmp	r3, #1
 80054ba:	d118      	bne.n	80054ee <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	e853 3f00 	ldrex	r3, [r3]
 80054c8:	60bb      	str	r3, [r7, #8]
   return(result);
 80054ca:	68bb      	ldr	r3, [r7, #8]
 80054cc:	f023 0310 	bic.w	r3, r3, #16
 80054d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	461a      	mov	r2, r3
 80054d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80054da:	61bb      	str	r3, [r7, #24]
 80054dc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054de:	6979      	ldr	r1, [r7, #20]
 80054e0:	69ba      	ldr	r2, [r7, #24]
 80054e2:	e841 2300 	strex	r3, r2, [r1]
 80054e6:	613b      	str	r3, [r7, #16]
   return(result);
 80054e8:	693b      	ldr	r3, [r7, #16]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d1e6      	bne.n	80054bc <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2220      	movs	r2, #32
 80054f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2200      	movs	r2, #0
 80054fa:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2200      	movs	r2, #0
 8005500:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005502:	bf00      	nop
 8005504:	3754      	adds	r7, #84	@ 0x54
 8005506:	46bd      	mov	sp, r7
 8005508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550c:	4770      	bx	lr

0800550e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800550e:	b480      	push	{r7}
 8005510:	b085      	sub	sp, #20
 8005512:	af00      	add	r7, sp, #0
 8005514:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800551c:	2b01      	cmp	r3, #1
 800551e:	d101      	bne.n	8005524 <HAL_UARTEx_DisableFifoMode+0x16>
 8005520:	2302      	movs	r3, #2
 8005522:	e027      	b.n	8005574 <HAL_UARTEx_DisableFifoMode+0x66>
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2201      	movs	r2, #1
 8005528:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2224      	movs	r2, #36	@ 0x24
 8005530:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	681a      	ldr	r2, [r3, #0]
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f022 0201 	bic.w	r2, r2, #1
 800554a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005552:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2200      	movs	r2, #0
 8005558:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	68fa      	ldr	r2, [r7, #12]
 8005560:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2220      	movs	r2, #32
 8005566:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2200      	movs	r2, #0
 800556e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005572:	2300      	movs	r3, #0
}
 8005574:	4618      	mov	r0, r3
 8005576:	3714      	adds	r7, #20
 8005578:	46bd      	mov	sp, r7
 800557a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557e:	4770      	bx	lr

08005580 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b084      	sub	sp, #16
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
 8005588:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005590:	2b01      	cmp	r3, #1
 8005592:	d101      	bne.n	8005598 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005594:	2302      	movs	r3, #2
 8005596:	e02d      	b.n	80055f4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2201      	movs	r2, #1
 800559c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2224      	movs	r2, #36	@ 0x24
 80055a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	681a      	ldr	r2, [r3, #0]
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f022 0201 	bic.w	r2, r2, #1
 80055be:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	689b      	ldr	r3, [r3, #8]
 80055c6:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	683a      	ldr	r2, [r7, #0]
 80055d0:	430a      	orrs	r2, r1
 80055d2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80055d4:	6878      	ldr	r0, [r7, #4]
 80055d6:	f000 f84f 	bl	8005678 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	68fa      	ldr	r2, [r7, #12]
 80055e0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	2220      	movs	r2, #32
 80055e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	2200      	movs	r2, #0
 80055ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80055f2:	2300      	movs	r3, #0
}
 80055f4:	4618      	mov	r0, r3
 80055f6:	3710      	adds	r7, #16
 80055f8:	46bd      	mov	sp, r7
 80055fa:	bd80      	pop	{r7, pc}

080055fc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b084      	sub	sp, #16
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
 8005604:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800560c:	2b01      	cmp	r3, #1
 800560e:	d101      	bne.n	8005614 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005610:	2302      	movs	r3, #2
 8005612:	e02d      	b.n	8005670 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2201      	movs	r2, #1
 8005618:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2224      	movs	r2, #36	@ 0x24
 8005620:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	681a      	ldr	r2, [r3, #0]
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f022 0201 	bic.w	r2, r2, #1
 800563a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	689b      	ldr	r3, [r3, #8]
 8005642:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	683a      	ldr	r2, [r7, #0]
 800564c:	430a      	orrs	r2, r1
 800564e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005650:	6878      	ldr	r0, [r7, #4]
 8005652:	f000 f811 	bl	8005678 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	68fa      	ldr	r2, [r7, #12]
 800565c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	2220      	movs	r2, #32
 8005662:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	2200      	movs	r2, #0
 800566a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800566e:	2300      	movs	r3, #0
}
 8005670:	4618      	mov	r0, r3
 8005672:	3710      	adds	r7, #16
 8005674:	46bd      	mov	sp, r7
 8005676:	bd80      	pop	{r7, pc}

08005678 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005678:	b480      	push	{r7}
 800567a:	b085      	sub	sp, #20
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005684:	2b00      	cmp	r3, #0
 8005686:	d108      	bne.n	800569a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2201      	movs	r2, #1
 800568c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2201      	movs	r2, #1
 8005694:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005698:	e031      	b.n	80056fe <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800569a:	2308      	movs	r3, #8
 800569c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800569e:	2308      	movs	r3, #8
 80056a0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	689b      	ldr	r3, [r3, #8]
 80056a8:	0e5b      	lsrs	r3, r3, #25
 80056aa:	b2db      	uxtb	r3, r3
 80056ac:	f003 0307 	and.w	r3, r3, #7
 80056b0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	689b      	ldr	r3, [r3, #8]
 80056b8:	0f5b      	lsrs	r3, r3, #29
 80056ba:	b2db      	uxtb	r3, r3
 80056bc:	f003 0307 	and.w	r3, r3, #7
 80056c0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80056c2:	7bbb      	ldrb	r3, [r7, #14]
 80056c4:	7b3a      	ldrb	r2, [r7, #12]
 80056c6:	4911      	ldr	r1, [pc, #68]	@ (800570c <UARTEx_SetNbDataToProcess+0x94>)
 80056c8:	5c8a      	ldrb	r2, [r1, r2]
 80056ca:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80056ce:	7b3a      	ldrb	r2, [r7, #12]
 80056d0:	490f      	ldr	r1, [pc, #60]	@ (8005710 <UARTEx_SetNbDataToProcess+0x98>)
 80056d2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80056d4:	fb93 f3f2 	sdiv	r3, r3, r2
 80056d8:	b29a      	uxth	r2, r3
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80056e0:	7bfb      	ldrb	r3, [r7, #15]
 80056e2:	7b7a      	ldrb	r2, [r7, #13]
 80056e4:	4909      	ldr	r1, [pc, #36]	@ (800570c <UARTEx_SetNbDataToProcess+0x94>)
 80056e6:	5c8a      	ldrb	r2, [r1, r2]
 80056e8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80056ec:	7b7a      	ldrb	r2, [r7, #13]
 80056ee:	4908      	ldr	r1, [pc, #32]	@ (8005710 <UARTEx_SetNbDataToProcess+0x98>)
 80056f0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80056f2:	fb93 f3f2 	sdiv	r3, r3, r2
 80056f6:	b29a      	uxth	r2, r3
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80056fe:	bf00      	nop
 8005700:	3714      	adds	r7, #20
 8005702:	46bd      	mov	sp, r7
 8005704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005708:	4770      	bx	lr
 800570a:	bf00      	nop
 800570c:	08009e28 	.word	0x08009e28
 8005710:	08009e30 	.word	0x08009e30

08005714 <__cvt>:
 8005714:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005718:	ec57 6b10 	vmov	r6, r7, d0
 800571c:	2f00      	cmp	r7, #0
 800571e:	460c      	mov	r4, r1
 8005720:	4619      	mov	r1, r3
 8005722:	463b      	mov	r3, r7
 8005724:	bfbb      	ittet	lt
 8005726:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800572a:	461f      	movlt	r7, r3
 800572c:	2300      	movge	r3, #0
 800572e:	232d      	movlt	r3, #45	@ 0x2d
 8005730:	700b      	strb	r3, [r1, #0]
 8005732:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005734:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005738:	4691      	mov	r9, r2
 800573a:	f023 0820 	bic.w	r8, r3, #32
 800573e:	bfbc      	itt	lt
 8005740:	4632      	movlt	r2, r6
 8005742:	4616      	movlt	r6, r2
 8005744:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005748:	d005      	beq.n	8005756 <__cvt+0x42>
 800574a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800574e:	d100      	bne.n	8005752 <__cvt+0x3e>
 8005750:	3401      	adds	r4, #1
 8005752:	2102      	movs	r1, #2
 8005754:	e000      	b.n	8005758 <__cvt+0x44>
 8005756:	2103      	movs	r1, #3
 8005758:	ab03      	add	r3, sp, #12
 800575a:	9301      	str	r3, [sp, #4]
 800575c:	ab02      	add	r3, sp, #8
 800575e:	9300      	str	r3, [sp, #0]
 8005760:	ec47 6b10 	vmov	d0, r6, r7
 8005764:	4653      	mov	r3, sl
 8005766:	4622      	mov	r2, r4
 8005768:	f001 f86e 	bl	8006848 <_dtoa_r>
 800576c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005770:	4605      	mov	r5, r0
 8005772:	d119      	bne.n	80057a8 <__cvt+0x94>
 8005774:	f019 0f01 	tst.w	r9, #1
 8005778:	d00e      	beq.n	8005798 <__cvt+0x84>
 800577a:	eb00 0904 	add.w	r9, r0, r4
 800577e:	2200      	movs	r2, #0
 8005780:	2300      	movs	r3, #0
 8005782:	4630      	mov	r0, r6
 8005784:	4639      	mov	r1, r7
 8005786:	f7fb f9c7 	bl	8000b18 <__aeabi_dcmpeq>
 800578a:	b108      	cbz	r0, 8005790 <__cvt+0x7c>
 800578c:	f8cd 900c 	str.w	r9, [sp, #12]
 8005790:	2230      	movs	r2, #48	@ 0x30
 8005792:	9b03      	ldr	r3, [sp, #12]
 8005794:	454b      	cmp	r3, r9
 8005796:	d31e      	bcc.n	80057d6 <__cvt+0xc2>
 8005798:	9b03      	ldr	r3, [sp, #12]
 800579a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800579c:	1b5b      	subs	r3, r3, r5
 800579e:	4628      	mov	r0, r5
 80057a0:	6013      	str	r3, [r2, #0]
 80057a2:	b004      	add	sp, #16
 80057a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057a8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80057ac:	eb00 0904 	add.w	r9, r0, r4
 80057b0:	d1e5      	bne.n	800577e <__cvt+0x6a>
 80057b2:	7803      	ldrb	r3, [r0, #0]
 80057b4:	2b30      	cmp	r3, #48	@ 0x30
 80057b6:	d10a      	bne.n	80057ce <__cvt+0xba>
 80057b8:	2200      	movs	r2, #0
 80057ba:	2300      	movs	r3, #0
 80057bc:	4630      	mov	r0, r6
 80057be:	4639      	mov	r1, r7
 80057c0:	f7fb f9aa 	bl	8000b18 <__aeabi_dcmpeq>
 80057c4:	b918      	cbnz	r0, 80057ce <__cvt+0xba>
 80057c6:	f1c4 0401 	rsb	r4, r4, #1
 80057ca:	f8ca 4000 	str.w	r4, [sl]
 80057ce:	f8da 3000 	ldr.w	r3, [sl]
 80057d2:	4499      	add	r9, r3
 80057d4:	e7d3      	b.n	800577e <__cvt+0x6a>
 80057d6:	1c59      	adds	r1, r3, #1
 80057d8:	9103      	str	r1, [sp, #12]
 80057da:	701a      	strb	r2, [r3, #0]
 80057dc:	e7d9      	b.n	8005792 <__cvt+0x7e>

080057de <__exponent>:
 80057de:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80057e0:	2900      	cmp	r1, #0
 80057e2:	bfba      	itte	lt
 80057e4:	4249      	neglt	r1, r1
 80057e6:	232d      	movlt	r3, #45	@ 0x2d
 80057e8:	232b      	movge	r3, #43	@ 0x2b
 80057ea:	2909      	cmp	r1, #9
 80057ec:	7002      	strb	r2, [r0, #0]
 80057ee:	7043      	strb	r3, [r0, #1]
 80057f0:	dd29      	ble.n	8005846 <__exponent+0x68>
 80057f2:	f10d 0307 	add.w	r3, sp, #7
 80057f6:	461d      	mov	r5, r3
 80057f8:	270a      	movs	r7, #10
 80057fa:	461a      	mov	r2, r3
 80057fc:	fbb1 f6f7 	udiv	r6, r1, r7
 8005800:	fb07 1416 	mls	r4, r7, r6, r1
 8005804:	3430      	adds	r4, #48	@ 0x30
 8005806:	f802 4c01 	strb.w	r4, [r2, #-1]
 800580a:	460c      	mov	r4, r1
 800580c:	2c63      	cmp	r4, #99	@ 0x63
 800580e:	f103 33ff 	add.w	r3, r3, #4294967295
 8005812:	4631      	mov	r1, r6
 8005814:	dcf1      	bgt.n	80057fa <__exponent+0x1c>
 8005816:	3130      	adds	r1, #48	@ 0x30
 8005818:	1e94      	subs	r4, r2, #2
 800581a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800581e:	1c41      	adds	r1, r0, #1
 8005820:	4623      	mov	r3, r4
 8005822:	42ab      	cmp	r3, r5
 8005824:	d30a      	bcc.n	800583c <__exponent+0x5e>
 8005826:	f10d 0309 	add.w	r3, sp, #9
 800582a:	1a9b      	subs	r3, r3, r2
 800582c:	42ac      	cmp	r4, r5
 800582e:	bf88      	it	hi
 8005830:	2300      	movhi	r3, #0
 8005832:	3302      	adds	r3, #2
 8005834:	4403      	add	r3, r0
 8005836:	1a18      	subs	r0, r3, r0
 8005838:	b003      	add	sp, #12
 800583a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800583c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005840:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005844:	e7ed      	b.n	8005822 <__exponent+0x44>
 8005846:	2330      	movs	r3, #48	@ 0x30
 8005848:	3130      	adds	r1, #48	@ 0x30
 800584a:	7083      	strb	r3, [r0, #2]
 800584c:	70c1      	strb	r1, [r0, #3]
 800584e:	1d03      	adds	r3, r0, #4
 8005850:	e7f1      	b.n	8005836 <__exponent+0x58>
	...

08005854 <_printf_float>:
 8005854:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005858:	b08d      	sub	sp, #52	@ 0x34
 800585a:	460c      	mov	r4, r1
 800585c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005860:	4616      	mov	r6, r2
 8005862:	461f      	mov	r7, r3
 8005864:	4605      	mov	r5, r0
 8005866:	f000 fee9 	bl	800663c <_localeconv_r>
 800586a:	6803      	ldr	r3, [r0, #0]
 800586c:	9304      	str	r3, [sp, #16]
 800586e:	4618      	mov	r0, r3
 8005870:	f7fa fd26 	bl	80002c0 <strlen>
 8005874:	2300      	movs	r3, #0
 8005876:	930a      	str	r3, [sp, #40]	@ 0x28
 8005878:	f8d8 3000 	ldr.w	r3, [r8]
 800587c:	9005      	str	r0, [sp, #20]
 800587e:	3307      	adds	r3, #7
 8005880:	f023 0307 	bic.w	r3, r3, #7
 8005884:	f103 0208 	add.w	r2, r3, #8
 8005888:	f894 a018 	ldrb.w	sl, [r4, #24]
 800588c:	f8d4 b000 	ldr.w	fp, [r4]
 8005890:	f8c8 2000 	str.w	r2, [r8]
 8005894:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005898:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800589c:	9307      	str	r3, [sp, #28]
 800589e:	f8cd 8018 	str.w	r8, [sp, #24]
 80058a2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80058a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80058aa:	4b9c      	ldr	r3, [pc, #624]	@ (8005b1c <_printf_float+0x2c8>)
 80058ac:	f04f 32ff 	mov.w	r2, #4294967295
 80058b0:	f7fb f964 	bl	8000b7c <__aeabi_dcmpun>
 80058b4:	bb70      	cbnz	r0, 8005914 <_printf_float+0xc0>
 80058b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80058ba:	4b98      	ldr	r3, [pc, #608]	@ (8005b1c <_printf_float+0x2c8>)
 80058bc:	f04f 32ff 	mov.w	r2, #4294967295
 80058c0:	f7fb f93e 	bl	8000b40 <__aeabi_dcmple>
 80058c4:	bb30      	cbnz	r0, 8005914 <_printf_float+0xc0>
 80058c6:	2200      	movs	r2, #0
 80058c8:	2300      	movs	r3, #0
 80058ca:	4640      	mov	r0, r8
 80058cc:	4649      	mov	r1, r9
 80058ce:	f7fb f92d 	bl	8000b2c <__aeabi_dcmplt>
 80058d2:	b110      	cbz	r0, 80058da <_printf_float+0x86>
 80058d4:	232d      	movs	r3, #45	@ 0x2d
 80058d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80058da:	4a91      	ldr	r2, [pc, #580]	@ (8005b20 <_printf_float+0x2cc>)
 80058dc:	4b91      	ldr	r3, [pc, #580]	@ (8005b24 <_printf_float+0x2d0>)
 80058de:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80058e2:	bf8c      	ite	hi
 80058e4:	4690      	movhi	r8, r2
 80058e6:	4698      	movls	r8, r3
 80058e8:	2303      	movs	r3, #3
 80058ea:	6123      	str	r3, [r4, #16]
 80058ec:	f02b 0304 	bic.w	r3, fp, #4
 80058f0:	6023      	str	r3, [r4, #0]
 80058f2:	f04f 0900 	mov.w	r9, #0
 80058f6:	9700      	str	r7, [sp, #0]
 80058f8:	4633      	mov	r3, r6
 80058fa:	aa0b      	add	r2, sp, #44	@ 0x2c
 80058fc:	4621      	mov	r1, r4
 80058fe:	4628      	mov	r0, r5
 8005900:	f000 f9d2 	bl	8005ca8 <_printf_common>
 8005904:	3001      	adds	r0, #1
 8005906:	f040 808d 	bne.w	8005a24 <_printf_float+0x1d0>
 800590a:	f04f 30ff 	mov.w	r0, #4294967295
 800590e:	b00d      	add	sp, #52	@ 0x34
 8005910:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005914:	4642      	mov	r2, r8
 8005916:	464b      	mov	r3, r9
 8005918:	4640      	mov	r0, r8
 800591a:	4649      	mov	r1, r9
 800591c:	f7fb f92e 	bl	8000b7c <__aeabi_dcmpun>
 8005920:	b140      	cbz	r0, 8005934 <_printf_float+0xe0>
 8005922:	464b      	mov	r3, r9
 8005924:	2b00      	cmp	r3, #0
 8005926:	bfbc      	itt	lt
 8005928:	232d      	movlt	r3, #45	@ 0x2d
 800592a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800592e:	4a7e      	ldr	r2, [pc, #504]	@ (8005b28 <_printf_float+0x2d4>)
 8005930:	4b7e      	ldr	r3, [pc, #504]	@ (8005b2c <_printf_float+0x2d8>)
 8005932:	e7d4      	b.n	80058de <_printf_float+0x8a>
 8005934:	6863      	ldr	r3, [r4, #4]
 8005936:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800593a:	9206      	str	r2, [sp, #24]
 800593c:	1c5a      	adds	r2, r3, #1
 800593e:	d13b      	bne.n	80059b8 <_printf_float+0x164>
 8005940:	2306      	movs	r3, #6
 8005942:	6063      	str	r3, [r4, #4]
 8005944:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005948:	2300      	movs	r3, #0
 800594a:	6022      	str	r2, [r4, #0]
 800594c:	9303      	str	r3, [sp, #12]
 800594e:	ab0a      	add	r3, sp, #40	@ 0x28
 8005950:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005954:	ab09      	add	r3, sp, #36	@ 0x24
 8005956:	9300      	str	r3, [sp, #0]
 8005958:	6861      	ldr	r1, [r4, #4]
 800595a:	ec49 8b10 	vmov	d0, r8, r9
 800595e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005962:	4628      	mov	r0, r5
 8005964:	f7ff fed6 	bl	8005714 <__cvt>
 8005968:	9b06      	ldr	r3, [sp, #24]
 800596a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800596c:	2b47      	cmp	r3, #71	@ 0x47
 800596e:	4680      	mov	r8, r0
 8005970:	d129      	bne.n	80059c6 <_printf_float+0x172>
 8005972:	1cc8      	adds	r0, r1, #3
 8005974:	db02      	blt.n	800597c <_printf_float+0x128>
 8005976:	6863      	ldr	r3, [r4, #4]
 8005978:	4299      	cmp	r1, r3
 800597a:	dd41      	ble.n	8005a00 <_printf_float+0x1ac>
 800597c:	f1aa 0a02 	sub.w	sl, sl, #2
 8005980:	fa5f fa8a 	uxtb.w	sl, sl
 8005984:	3901      	subs	r1, #1
 8005986:	4652      	mov	r2, sl
 8005988:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800598c:	9109      	str	r1, [sp, #36]	@ 0x24
 800598e:	f7ff ff26 	bl	80057de <__exponent>
 8005992:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005994:	1813      	adds	r3, r2, r0
 8005996:	2a01      	cmp	r2, #1
 8005998:	4681      	mov	r9, r0
 800599a:	6123      	str	r3, [r4, #16]
 800599c:	dc02      	bgt.n	80059a4 <_printf_float+0x150>
 800599e:	6822      	ldr	r2, [r4, #0]
 80059a0:	07d2      	lsls	r2, r2, #31
 80059a2:	d501      	bpl.n	80059a8 <_printf_float+0x154>
 80059a4:	3301      	adds	r3, #1
 80059a6:	6123      	str	r3, [r4, #16]
 80059a8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d0a2      	beq.n	80058f6 <_printf_float+0xa2>
 80059b0:	232d      	movs	r3, #45	@ 0x2d
 80059b2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80059b6:	e79e      	b.n	80058f6 <_printf_float+0xa2>
 80059b8:	9a06      	ldr	r2, [sp, #24]
 80059ba:	2a47      	cmp	r2, #71	@ 0x47
 80059bc:	d1c2      	bne.n	8005944 <_printf_float+0xf0>
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d1c0      	bne.n	8005944 <_printf_float+0xf0>
 80059c2:	2301      	movs	r3, #1
 80059c4:	e7bd      	b.n	8005942 <_printf_float+0xee>
 80059c6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80059ca:	d9db      	bls.n	8005984 <_printf_float+0x130>
 80059cc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80059d0:	d118      	bne.n	8005a04 <_printf_float+0x1b0>
 80059d2:	2900      	cmp	r1, #0
 80059d4:	6863      	ldr	r3, [r4, #4]
 80059d6:	dd0b      	ble.n	80059f0 <_printf_float+0x19c>
 80059d8:	6121      	str	r1, [r4, #16]
 80059da:	b913      	cbnz	r3, 80059e2 <_printf_float+0x18e>
 80059dc:	6822      	ldr	r2, [r4, #0]
 80059de:	07d0      	lsls	r0, r2, #31
 80059e0:	d502      	bpl.n	80059e8 <_printf_float+0x194>
 80059e2:	3301      	adds	r3, #1
 80059e4:	440b      	add	r3, r1
 80059e6:	6123      	str	r3, [r4, #16]
 80059e8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80059ea:	f04f 0900 	mov.w	r9, #0
 80059ee:	e7db      	b.n	80059a8 <_printf_float+0x154>
 80059f0:	b913      	cbnz	r3, 80059f8 <_printf_float+0x1a4>
 80059f2:	6822      	ldr	r2, [r4, #0]
 80059f4:	07d2      	lsls	r2, r2, #31
 80059f6:	d501      	bpl.n	80059fc <_printf_float+0x1a8>
 80059f8:	3302      	adds	r3, #2
 80059fa:	e7f4      	b.n	80059e6 <_printf_float+0x192>
 80059fc:	2301      	movs	r3, #1
 80059fe:	e7f2      	b.n	80059e6 <_printf_float+0x192>
 8005a00:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005a04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005a06:	4299      	cmp	r1, r3
 8005a08:	db05      	blt.n	8005a16 <_printf_float+0x1c2>
 8005a0a:	6823      	ldr	r3, [r4, #0]
 8005a0c:	6121      	str	r1, [r4, #16]
 8005a0e:	07d8      	lsls	r0, r3, #31
 8005a10:	d5ea      	bpl.n	80059e8 <_printf_float+0x194>
 8005a12:	1c4b      	adds	r3, r1, #1
 8005a14:	e7e7      	b.n	80059e6 <_printf_float+0x192>
 8005a16:	2900      	cmp	r1, #0
 8005a18:	bfd4      	ite	le
 8005a1a:	f1c1 0202 	rsble	r2, r1, #2
 8005a1e:	2201      	movgt	r2, #1
 8005a20:	4413      	add	r3, r2
 8005a22:	e7e0      	b.n	80059e6 <_printf_float+0x192>
 8005a24:	6823      	ldr	r3, [r4, #0]
 8005a26:	055a      	lsls	r2, r3, #21
 8005a28:	d407      	bmi.n	8005a3a <_printf_float+0x1e6>
 8005a2a:	6923      	ldr	r3, [r4, #16]
 8005a2c:	4642      	mov	r2, r8
 8005a2e:	4631      	mov	r1, r6
 8005a30:	4628      	mov	r0, r5
 8005a32:	47b8      	blx	r7
 8005a34:	3001      	adds	r0, #1
 8005a36:	d12b      	bne.n	8005a90 <_printf_float+0x23c>
 8005a38:	e767      	b.n	800590a <_printf_float+0xb6>
 8005a3a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005a3e:	f240 80dd 	bls.w	8005bfc <_printf_float+0x3a8>
 8005a42:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005a46:	2200      	movs	r2, #0
 8005a48:	2300      	movs	r3, #0
 8005a4a:	f7fb f865 	bl	8000b18 <__aeabi_dcmpeq>
 8005a4e:	2800      	cmp	r0, #0
 8005a50:	d033      	beq.n	8005aba <_printf_float+0x266>
 8005a52:	4a37      	ldr	r2, [pc, #220]	@ (8005b30 <_printf_float+0x2dc>)
 8005a54:	2301      	movs	r3, #1
 8005a56:	4631      	mov	r1, r6
 8005a58:	4628      	mov	r0, r5
 8005a5a:	47b8      	blx	r7
 8005a5c:	3001      	adds	r0, #1
 8005a5e:	f43f af54 	beq.w	800590a <_printf_float+0xb6>
 8005a62:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005a66:	4543      	cmp	r3, r8
 8005a68:	db02      	blt.n	8005a70 <_printf_float+0x21c>
 8005a6a:	6823      	ldr	r3, [r4, #0]
 8005a6c:	07d8      	lsls	r0, r3, #31
 8005a6e:	d50f      	bpl.n	8005a90 <_printf_float+0x23c>
 8005a70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005a74:	4631      	mov	r1, r6
 8005a76:	4628      	mov	r0, r5
 8005a78:	47b8      	blx	r7
 8005a7a:	3001      	adds	r0, #1
 8005a7c:	f43f af45 	beq.w	800590a <_printf_float+0xb6>
 8005a80:	f04f 0900 	mov.w	r9, #0
 8005a84:	f108 38ff 	add.w	r8, r8, #4294967295
 8005a88:	f104 0a1a 	add.w	sl, r4, #26
 8005a8c:	45c8      	cmp	r8, r9
 8005a8e:	dc09      	bgt.n	8005aa4 <_printf_float+0x250>
 8005a90:	6823      	ldr	r3, [r4, #0]
 8005a92:	079b      	lsls	r3, r3, #30
 8005a94:	f100 8103 	bmi.w	8005c9e <_printf_float+0x44a>
 8005a98:	68e0      	ldr	r0, [r4, #12]
 8005a9a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005a9c:	4298      	cmp	r0, r3
 8005a9e:	bfb8      	it	lt
 8005aa0:	4618      	movlt	r0, r3
 8005aa2:	e734      	b.n	800590e <_printf_float+0xba>
 8005aa4:	2301      	movs	r3, #1
 8005aa6:	4652      	mov	r2, sl
 8005aa8:	4631      	mov	r1, r6
 8005aaa:	4628      	mov	r0, r5
 8005aac:	47b8      	blx	r7
 8005aae:	3001      	adds	r0, #1
 8005ab0:	f43f af2b 	beq.w	800590a <_printf_float+0xb6>
 8005ab4:	f109 0901 	add.w	r9, r9, #1
 8005ab8:	e7e8      	b.n	8005a8c <_printf_float+0x238>
 8005aba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	dc39      	bgt.n	8005b34 <_printf_float+0x2e0>
 8005ac0:	4a1b      	ldr	r2, [pc, #108]	@ (8005b30 <_printf_float+0x2dc>)
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	4631      	mov	r1, r6
 8005ac6:	4628      	mov	r0, r5
 8005ac8:	47b8      	blx	r7
 8005aca:	3001      	adds	r0, #1
 8005acc:	f43f af1d 	beq.w	800590a <_printf_float+0xb6>
 8005ad0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005ad4:	ea59 0303 	orrs.w	r3, r9, r3
 8005ad8:	d102      	bne.n	8005ae0 <_printf_float+0x28c>
 8005ada:	6823      	ldr	r3, [r4, #0]
 8005adc:	07d9      	lsls	r1, r3, #31
 8005ade:	d5d7      	bpl.n	8005a90 <_printf_float+0x23c>
 8005ae0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ae4:	4631      	mov	r1, r6
 8005ae6:	4628      	mov	r0, r5
 8005ae8:	47b8      	blx	r7
 8005aea:	3001      	adds	r0, #1
 8005aec:	f43f af0d 	beq.w	800590a <_printf_float+0xb6>
 8005af0:	f04f 0a00 	mov.w	sl, #0
 8005af4:	f104 0b1a 	add.w	fp, r4, #26
 8005af8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005afa:	425b      	negs	r3, r3
 8005afc:	4553      	cmp	r3, sl
 8005afe:	dc01      	bgt.n	8005b04 <_printf_float+0x2b0>
 8005b00:	464b      	mov	r3, r9
 8005b02:	e793      	b.n	8005a2c <_printf_float+0x1d8>
 8005b04:	2301      	movs	r3, #1
 8005b06:	465a      	mov	r2, fp
 8005b08:	4631      	mov	r1, r6
 8005b0a:	4628      	mov	r0, r5
 8005b0c:	47b8      	blx	r7
 8005b0e:	3001      	adds	r0, #1
 8005b10:	f43f aefb 	beq.w	800590a <_printf_float+0xb6>
 8005b14:	f10a 0a01 	add.w	sl, sl, #1
 8005b18:	e7ee      	b.n	8005af8 <_printf_float+0x2a4>
 8005b1a:	bf00      	nop
 8005b1c:	7fefffff 	.word	0x7fefffff
 8005b20:	08009e3c 	.word	0x08009e3c
 8005b24:	08009e38 	.word	0x08009e38
 8005b28:	08009e44 	.word	0x08009e44
 8005b2c:	08009e40 	.word	0x08009e40
 8005b30:	08009e48 	.word	0x08009e48
 8005b34:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005b36:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005b3a:	4553      	cmp	r3, sl
 8005b3c:	bfa8      	it	ge
 8005b3e:	4653      	movge	r3, sl
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	4699      	mov	r9, r3
 8005b44:	dc36      	bgt.n	8005bb4 <_printf_float+0x360>
 8005b46:	f04f 0b00 	mov.w	fp, #0
 8005b4a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005b4e:	f104 021a 	add.w	r2, r4, #26
 8005b52:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005b54:	9306      	str	r3, [sp, #24]
 8005b56:	eba3 0309 	sub.w	r3, r3, r9
 8005b5a:	455b      	cmp	r3, fp
 8005b5c:	dc31      	bgt.n	8005bc2 <_printf_float+0x36e>
 8005b5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b60:	459a      	cmp	sl, r3
 8005b62:	dc3a      	bgt.n	8005bda <_printf_float+0x386>
 8005b64:	6823      	ldr	r3, [r4, #0]
 8005b66:	07da      	lsls	r2, r3, #31
 8005b68:	d437      	bmi.n	8005bda <_printf_float+0x386>
 8005b6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b6c:	ebaa 0903 	sub.w	r9, sl, r3
 8005b70:	9b06      	ldr	r3, [sp, #24]
 8005b72:	ebaa 0303 	sub.w	r3, sl, r3
 8005b76:	4599      	cmp	r9, r3
 8005b78:	bfa8      	it	ge
 8005b7a:	4699      	movge	r9, r3
 8005b7c:	f1b9 0f00 	cmp.w	r9, #0
 8005b80:	dc33      	bgt.n	8005bea <_printf_float+0x396>
 8005b82:	f04f 0800 	mov.w	r8, #0
 8005b86:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005b8a:	f104 0b1a 	add.w	fp, r4, #26
 8005b8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b90:	ebaa 0303 	sub.w	r3, sl, r3
 8005b94:	eba3 0309 	sub.w	r3, r3, r9
 8005b98:	4543      	cmp	r3, r8
 8005b9a:	f77f af79 	ble.w	8005a90 <_printf_float+0x23c>
 8005b9e:	2301      	movs	r3, #1
 8005ba0:	465a      	mov	r2, fp
 8005ba2:	4631      	mov	r1, r6
 8005ba4:	4628      	mov	r0, r5
 8005ba6:	47b8      	blx	r7
 8005ba8:	3001      	adds	r0, #1
 8005baa:	f43f aeae 	beq.w	800590a <_printf_float+0xb6>
 8005bae:	f108 0801 	add.w	r8, r8, #1
 8005bb2:	e7ec      	b.n	8005b8e <_printf_float+0x33a>
 8005bb4:	4642      	mov	r2, r8
 8005bb6:	4631      	mov	r1, r6
 8005bb8:	4628      	mov	r0, r5
 8005bba:	47b8      	blx	r7
 8005bbc:	3001      	adds	r0, #1
 8005bbe:	d1c2      	bne.n	8005b46 <_printf_float+0x2f2>
 8005bc0:	e6a3      	b.n	800590a <_printf_float+0xb6>
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	4631      	mov	r1, r6
 8005bc6:	4628      	mov	r0, r5
 8005bc8:	9206      	str	r2, [sp, #24]
 8005bca:	47b8      	blx	r7
 8005bcc:	3001      	adds	r0, #1
 8005bce:	f43f ae9c 	beq.w	800590a <_printf_float+0xb6>
 8005bd2:	9a06      	ldr	r2, [sp, #24]
 8005bd4:	f10b 0b01 	add.w	fp, fp, #1
 8005bd8:	e7bb      	b.n	8005b52 <_printf_float+0x2fe>
 8005bda:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005bde:	4631      	mov	r1, r6
 8005be0:	4628      	mov	r0, r5
 8005be2:	47b8      	blx	r7
 8005be4:	3001      	adds	r0, #1
 8005be6:	d1c0      	bne.n	8005b6a <_printf_float+0x316>
 8005be8:	e68f      	b.n	800590a <_printf_float+0xb6>
 8005bea:	9a06      	ldr	r2, [sp, #24]
 8005bec:	464b      	mov	r3, r9
 8005bee:	4442      	add	r2, r8
 8005bf0:	4631      	mov	r1, r6
 8005bf2:	4628      	mov	r0, r5
 8005bf4:	47b8      	blx	r7
 8005bf6:	3001      	adds	r0, #1
 8005bf8:	d1c3      	bne.n	8005b82 <_printf_float+0x32e>
 8005bfa:	e686      	b.n	800590a <_printf_float+0xb6>
 8005bfc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005c00:	f1ba 0f01 	cmp.w	sl, #1
 8005c04:	dc01      	bgt.n	8005c0a <_printf_float+0x3b6>
 8005c06:	07db      	lsls	r3, r3, #31
 8005c08:	d536      	bpl.n	8005c78 <_printf_float+0x424>
 8005c0a:	2301      	movs	r3, #1
 8005c0c:	4642      	mov	r2, r8
 8005c0e:	4631      	mov	r1, r6
 8005c10:	4628      	mov	r0, r5
 8005c12:	47b8      	blx	r7
 8005c14:	3001      	adds	r0, #1
 8005c16:	f43f ae78 	beq.w	800590a <_printf_float+0xb6>
 8005c1a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005c1e:	4631      	mov	r1, r6
 8005c20:	4628      	mov	r0, r5
 8005c22:	47b8      	blx	r7
 8005c24:	3001      	adds	r0, #1
 8005c26:	f43f ae70 	beq.w	800590a <_printf_float+0xb6>
 8005c2a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005c2e:	2200      	movs	r2, #0
 8005c30:	2300      	movs	r3, #0
 8005c32:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005c36:	f7fa ff6f 	bl	8000b18 <__aeabi_dcmpeq>
 8005c3a:	b9c0      	cbnz	r0, 8005c6e <_printf_float+0x41a>
 8005c3c:	4653      	mov	r3, sl
 8005c3e:	f108 0201 	add.w	r2, r8, #1
 8005c42:	4631      	mov	r1, r6
 8005c44:	4628      	mov	r0, r5
 8005c46:	47b8      	blx	r7
 8005c48:	3001      	adds	r0, #1
 8005c4a:	d10c      	bne.n	8005c66 <_printf_float+0x412>
 8005c4c:	e65d      	b.n	800590a <_printf_float+0xb6>
 8005c4e:	2301      	movs	r3, #1
 8005c50:	465a      	mov	r2, fp
 8005c52:	4631      	mov	r1, r6
 8005c54:	4628      	mov	r0, r5
 8005c56:	47b8      	blx	r7
 8005c58:	3001      	adds	r0, #1
 8005c5a:	f43f ae56 	beq.w	800590a <_printf_float+0xb6>
 8005c5e:	f108 0801 	add.w	r8, r8, #1
 8005c62:	45d0      	cmp	r8, sl
 8005c64:	dbf3      	blt.n	8005c4e <_printf_float+0x3fa>
 8005c66:	464b      	mov	r3, r9
 8005c68:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005c6c:	e6df      	b.n	8005a2e <_printf_float+0x1da>
 8005c6e:	f04f 0800 	mov.w	r8, #0
 8005c72:	f104 0b1a 	add.w	fp, r4, #26
 8005c76:	e7f4      	b.n	8005c62 <_printf_float+0x40e>
 8005c78:	2301      	movs	r3, #1
 8005c7a:	4642      	mov	r2, r8
 8005c7c:	e7e1      	b.n	8005c42 <_printf_float+0x3ee>
 8005c7e:	2301      	movs	r3, #1
 8005c80:	464a      	mov	r2, r9
 8005c82:	4631      	mov	r1, r6
 8005c84:	4628      	mov	r0, r5
 8005c86:	47b8      	blx	r7
 8005c88:	3001      	adds	r0, #1
 8005c8a:	f43f ae3e 	beq.w	800590a <_printf_float+0xb6>
 8005c8e:	f108 0801 	add.w	r8, r8, #1
 8005c92:	68e3      	ldr	r3, [r4, #12]
 8005c94:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005c96:	1a5b      	subs	r3, r3, r1
 8005c98:	4543      	cmp	r3, r8
 8005c9a:	dcf0      	bgt.n	8005c7e <_printf_float+0x42a>
 8005c9c:	e6fc      	b.n	8005a98 <_printf_float+0x244>
 8005c9e:	f04f 0800 	mov.w	r8, #0
 8005ca2:	f104 0919 	add.w	r9, r4, #25
 8005ca6:	e7f4      	b.n	8005c92 <_printf_float+0x43e>

08005ca8 <_printf_common>:
 8005ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005cac:	4616      	mov	r6, r2
 8005cae:	4698      	mov	r8, r3
 8005cb0:	688a      	ldr	r2, [r1, #8]
 8005cb2:	690b      	ldr	r3, [r1, #16]
 8005cb4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005cb8:	4293      	cmp	r3, r2
 8005cba:	bfb8      	it	lt
 8005cbc:	4613      	movlt	r3, r2
 8005cbe:	6033      	str	r3, [r6, #0]
 8005cc0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005cc4:	4607      	mov	r7, r0
 8005cc6:	460c      	mov	r4, r1
 8005cc8:	b10a      	cbz	r2, 8005cce <_printf_common+0x26>
 8005cca:	3301      	adds	r3, #1
 8005ccc:	6033      	str	r3, [r6, #0]
 8005cce:	6823      	ldr	r3, [r4, #0]
 8005cd0:	0699      	lsls	r1, r3, #26
 8005cd2:	bf42      	ittt	mi
 8005cd4:	6833      	ldrmi	r3, [r6, #0]
 8005cd6:	3302      	addmi	r3, #2
 8005cd8:	6033      	strmi	r3, [r6, #0]
 8005cda:	6825      	ldr	r5, [r4, #0]
 8005cdc:	f015 0506 	ands.w	r5, r5, #6
 8005ce0:	d106      	bne.n	8005cf0 <_printf_common+0x48>
 8005ce2:	f104 0a19 	add.w	sl, r4, #25
 8005ce6:	68e3      	ldr	r3, [r4, #12]
 8005ce8:	6832      	ldr	r2, [r6, #0]
 8005cea:	1a9b      	subs	r3, r3, r2
 8005cec:	42ab      	cmp	r3, r5
 8005cee:	dc26      	bgt.n	8005d3e <_printf_common+0x96>
 8005cf0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005cf4:	6822      	ldr	r2, [r4, #0]
 8005cf6:	3b00      	subs	r3, #0
 8005cf8:	bf18      	it	ne
 8005cfa:	2301      	movne	r3, #1
 8005cfc:	0692      	lsls	r2, r2, #26
 8005cfe:	d42b      	bmi.n	8005d58 <_printf_common+0xb0>
 8005d00:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005d04:	4641      	mov	r1, r8
 8005d06:	4638      	mov	r0, r7
 8005d08:	47c8      	blx	r9
 8005d0a:	3001      	adds	r0, #1
 8005d0c:	d01e      	beq.n	8005d4c <_printf_common+0xa4>
 8005d0e:	6823      	ldr	r3, [r4, #0]
 8005d10:	6922      	ldr	r2, [r4, #16]
 8005d12:	f003 0306 	and.w	r3, r3, #6
 8005d16:	2b04      	cmp	r3, #4
 8005d18:	bf02      	ittt	eq
 8005d1a:	68e5      	ldreq	r5, [r4, #12]
 8005d1c:	6833      	ldreq	r3, [r6, #0]
 8005d1e:	1aed      	subeq	r5, r5, r3
 8005d20:	68a3      	ldr	r3, [r4, #8]
 8005d22:	bf0c      	ite	eq
 8005d24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005d28:	2500      	movne	r5, #0
 8005d2a:	4293      	cmp	r3, r2
 8005d2c:	bfc4      	itt	gt
 8005d2e:	1a9b      	subgt	r3, r3, r2
 8005d30:	18ed      	addgt	r5, r5, r3
 8005d32:	2600      	movs	r6, #0
 8005d34:	341a      	adds	r4, #26
 8005d36:	42b5      	cmp	r5, r6
 8005d38:	d11a      	bne.n	8005d70 <_printf_common+0xc8>
 8005d3a:	2000      	movs	r0, #0
 8005d3c:	e008      	b.n	8005d50 <_printf_common+0xa8>
 8005d3e:	2301      	movs	r3, #1
 8005d40:	4652      	mov	r2, sl
 8005d42:	4641      	mov	r1, r8
 8005d44:	4638      	mov	r0, r7
 8005d46:	47c8      	blx	r9
 8005d48:	3001      	adds	r0, #1
 8005d4a:	d103      	bne.n	8005d54 <_printf_common+0xac>
 8005d4c:	f04f 30ff 	mov.w	r0, #4294967295
 8005d50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d54:	3501      	adds	r5, #1
 8005d56:	e7c6      	b.n	8005ce6 <_printf_common+0x3e>
 8005d58:	18e1      	adds	r1, r4, r3
 8005d5a:	1c5a      	adds	r2, r3, #1
 8005d5c:	2030      	movs	r0, #48	@ 0x30
 8005d5e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005d62:	4422      	add	r2, r4
 8005d64:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005d68:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005d6c:	3302      	adds	r3, #2
 8005d6e:	e7c7      	b.n	8005d00 <_printf_common+0x58>
 8005d70:	2301      	movs	r3, #1
 8005d72:	4622      	mov	r2, r4
 8005d74:	4641      	mov	r1, r8
 8005d76:	4638      	mov	r0, r7
 8005d78:	47c8      	blx	r9
 8005d7a:	3001      	adds	r0, #1
 8005d7c:	d0e6      	beq.n	8005d4c <_printf_common+0xa4>
 8005d7e:	3601      	adds	r6, #1
 8005d80:	e7d9      	b.n	8005d36 <_printf_common+0x8e>
	...

08005d84 <_printf_i>:
 8005d84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005d88:	7e0f      	ldrb	r7, [r1, #24]
 8005d8a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005d8c:	2f78      	cmp	r7, #120	@ 0x78
 8005d8e:	4691      	mov	r9, r2
 8005d90:	4680      	mov	r8, r0
 8005d92:	460c      	mov	r4, r1
 8005d94:	469a      	mov	sl, r3
 8005d96:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005d9a:	d807      	bhi.n	8005dac <_printf_i+0x28>
 8005d9c:	2f62      	cmp	r7, #98	@ 0x62
 8005d9e:	d80a      	bhi.n	8005db6 <_printf_i+0x32>
 8005da0:	2f00      	cmp	r7, #0
 8005da2:	f000 80d1 	beq.w	8005f48 <_printf_i+0x1c4>
 8005da6:	2f58      	cmp	r7, #88	@ 0x58
 8005da8:	f000 80b8 	beq.w	8005f1c <_printf_i+0x198>
 8005dac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005db0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005db4:	e03a      	b.n	8005e2c <_printf_i+0xa8>
 8005db6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005dba:	2b15      	cmp	r3, #21
 8005dbc:	d8f6      	bhi.n	8005dac <_printf_i+0x28>
 8005dbe:	a101      	add	r1, pc, #4	@ (adr r1, 8005dc4 <_printf_i+0x40>)
 8005dc0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005dc4:	08005e1d 	.word	0x08005e1d
 8005dc8:	08005e31 	.word	0x08005e31
 8005dcc:	08005dad 	.word	0x08005dad
 8005dd0:	08005dad 	.word	0x08005dad
 8005dd4:	08005dad 	.word	0x08005dad
 8005dd8:	08005dad 	.word	0x08005dad
 8005ddc:	08005e31 	.word	0x08005e31
 8005de0:	08005dad 	.word	0x08005dad
 8005de4:	08005dad 	.word	0x08005dad
 8005de8:	08005dad 	.word	0x08005dad
 8005dec:	08005dad 	.word	0x08005dad
 8005df0:	08005f2f 	.word	0x08005f2f
 8005df4:	08005e5b 	.word	0x08005e5b
 8005df8:	08005ee9 	.word	0x08005ee9
 8005dfc:	08005dad 	.word	0x08005dad
 8005e00:	08005dad 	.word	0x08005dad
 8005e04:	08005f51 	.word	0x08005f51
 8005e08:	08005dad 	.word	0x08005dad
 8005e0c:	08005e5b 	.word	0x08005e5b
 8005e10:	08005dad 	.word	0x08005dad
 8005e14:	08005dad 	.word	0x08005dad
 8005e18:	08005ef1 	.word	0x08005ef1
 8005e1c:	6833      	ldr	r3, [r6, #0]
 8005e1e:	1d1a      	adds	r2, r3, #4
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	6032      	str	r2, [r6, #0]
 8005e24:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005e28:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005e2c:	2301      	movs	r3, #1
 8005e2e:	e09c      	b.n	8005f6a <_printf_i+0x1e6>
 8005e30:	6833      	ldr	r3, [r6, #0]
 8005e32:	6820      	ldr	r0, [r4, #0]
 8005e34:	1d19      	adds	r1, r3, #4
 8005e36:	6031      	str	r1, [r6, #0]
 8005e38:	0606      	lsls	r6, r0, #24
 8005e3a:	d501      	bpl.n	8005e40 <_printf_i+0xbc>
 8005e3c:	681d      	ldr	r5, [r3, #0]
 8005e3e:	e003      	b.n	8005e48 <_printf_i+0xc4>
 8005e40:	0645      	lsls	r5, r0, #25
 8005e42:	d5fb      	bpl.n	8005e3c <_printf_i+0xb8>
 8005e44:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005e48:	2d00      	cmp	r5, #0
 8005e4a:	da03      	bge.n	8005e54 <_printf_i+0xd0>
 8005e4c:	232d      	movs	r3, #45	@ 0x2d
 8005e4e:	426d      	negs	r5, r5
 8005e50:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005e54:	4858      	ldr	r0, [pc, #352]	@ (8005fb8 <_printf_i+0x234>)
 8005e56:	230a      	movs	r3, #10
 8005e58:	e011      	b.n	8005e7e <_printf_i+0xfa>
 8005e5a:	6821      	ldr	r1, [r4, #0]
 8005e5c:	6833      	ldr	r3, [r6, #0]
 8005e5e:	0608      	lsls	r0, r1, #24
 8005e60:	f853 5b04 	ldr.w	r5, [r3], #4
 8005e64:	d402      	bmi.n	8005e6c <_printf_i+0xe8>
 8005e66:	0649      	lsls	r1, r1, #25
 8005e68:	bf48      	it	mi
 8005e6a:	b2ad      	uxthmi	r5, r5
 8005e6c:	2f6f      	cmp	r7, #111	@ 0x6f
 8005e6e:	4852      	ldr	r0, [pc, #328]	@ (8005fb8 <_printf_i+0x234>)
 8005e70:	6033      	str	r3, [r6, #0]
 8005e72:	bf14      	ite	ne
 8005e74:	230a      	movne	r3, #10
 8005e76:	2308      	moveq	r3, #8
 8005e78:	2100      	movs	r1, #0
 8005e7a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005e7e:	6866      	ldr	r6, [r4, #4]
 8005e80:	60a6      	str	r6, [r4, #8]
 8005e82:	2e00      	cmp	r6, #0
 8005e84:	db05      	blt.n	8005e92 <_printf_i+0x10e>
 8005e86:	6821      	ldr	r1, [r4, #0]
 8005e88:	432e      	orrs	r6, r5
 8005e8a:	f021 0104 	bic.w	r1, r1, #4
 8005e8e:	6021      	str	r1, [r4, #0]
 8005e90:	d04b      	beq.n	8005f2a <_printf_i+0x1a6>
 8005e92:	4616      	mov	r6, r2
 8005e94:	fbb5 f1f3 	udiv	r1, r5, r3
 8005e98:	fb03 5711 	mls	r7, r3, r1, r5
 8005e9c:	5dc7      	ldrb	r7, [r0, r7]
 8005e9e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005ea2:	462f      	mov	r7, r5
 8005ea4:	42bb      	cmp	r3, r7
 8005ea6:	460d      	mov	r5, r1
 8005ea8:	d9f4      	bls.n	8005e94 <_printf_i+0x110>
 8005eaa:	2b08      	cmp	r3, #8
 8005eac:	d10b      	bne.n	8005ec6 <_printf_i+0x142>
 8005eae:	6823      	ldr	r3, [r4, #0]
 8005eb0:	07df      	lsls	r7, r3, #31
 8005eb2:	d508      	bpl.n	8005ec6 <_printf_i+0x142>
 8005eb4:	6923      	ldr	r3, [r4, #16]
 8005eb6:	6861      	ldr	r1, [r4, #4]
 8005eb8:	4299      	cmp	r1, r3
 8005eba:	bfde      	ittt	le
 8005ebc:	2330      	movle	r3, #48	@ 0x30
 8005ebe:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005ec2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005ec6:	1b92      	subs	r2, r2, r6
 8005ec8:	6122      	str	r2, [r4, #16]
 8005eca:	f8cd a000 	str.w	sl, [sp]
 8005ece:	464b      	mov	r3, r9
 8005ed0:	aa03      	add	r2, sp, #12
 8005ed2:	4621      	mov	r1, r4
 8005ed4:	4640      	mov	r0, r8
 8005ed6:	f7ff fee7 	bl	8005ca8 <_printf_common>
 8005eda:	3001      	adds	r0, #1
 8005edc:	d14a      	bne.n	8005f74 <_printf_i+0x1f0>
 8005ede:	f04f 30ff 	mov.w	r0, #4294967295
 8005ee2:	b004      	add	sp, #16
 8005ee4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ee8:	6823      	ldr	r3, [r4, #0]
 8005eea:	f043 0320 	orr.w	r3, r3, #32
 8005eee:	6023      	str	r3, [r4, #0]
 8005ef0:	4832      	ldr	r0, [pc, #200]	@ (8005fbc <_printf_i+0x238>)
 8005ef2:	2778      	movs	r7, #120	@ 0x78
 8005ef4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005ef8:	6823      	ldr	r3, [r4, #0]
 8005efa:	6831      	ldr	r1, [r6, #0]
 8005efc:	061f      	lsls	r7, r3, #24
 8005efe:	f851 5b04 	ldr.w	r5, [r1], #4
 8005f02:	d402      	bmi.n	8005f0a <_printf_i+0x186>
 8005f04:	065f      	lsls	r7, r3, #25
 8005f06:	bf48      	it	mi
 8005f08:	b2ad      	uxthmi	r5, r5
 8005f0a:	6031      	str	r1, [r6, #0]
 8005f0c:	07d9      	lsls	r1, r3, #31
 8005f0e:	bf44      	itt	mi
 8005f10:	f043 0320 	orrmi.w	r3, r3, #32
 8005f14:	6023      	strmi	r3, [r4, #0]
 8005f16:	b11d      	cbz	r5, 8005f20 <_printf_i+0x19c>
 8005f18:	2310      	movs	r3, #16
 8005f1a:	e7ad      	b.n	8005e78 <_printf_i+0xf4>
 8005f1c:	4826      	ldr	r0, [pc, #152]	@ (8005fb8 <_printf_i+0x234>)
 8005f1e:	e7e9      	b.n	8005ef4 <_printf_i+0x170>
 8005f20:	6823      	ldr	r3, [r4, #0]
 8005f22:	f023 0320 	bic.w	r3, r3, #32
 8005f26:	6023      	str	r3, [r4, #0]
 8005f28:	e7f6      	b.n	8005f18 <_printf_i+0x194>
 8005f2a:	4616      	mov	r6, r2
 8005f2c:	e7bd      	b.n	8005eaa <_printf_i+0x126>
 8005f2e:	6833      	ldr	r3, [r6, #0]
 8005f30:	6825      	ldr	r5, [r4, #0]
 8005f32:	6961      	ldr	r1, [r4, #20]
 8005f34:	1d18      	adds	r0, r3, #4
 8005f36:	6030      	str	r0, [r6, #0]
 8005f38:	062e      	lsls	r6, r5, #24
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	d501      	bpl.n	8005f42 <_printf_i+0x1be>
 8005f3e:	6019      	str	r1, [r3, #0]
 8005f40:	e002      	b.n	8005f48 <_printf_i+0x1c4>
 8005f42:	0668      	lsls	r0, r5, #25
 8005f44:	d5fb      	bpl.n	8005f3e <_printf_i+0x1ba>
 8005f46:	8019      	strh	r1, [r3, #0]
 8005f48:	2300      	movs	r3, #0
 8005f4a:	6123      	str	r3, [r4, #16]
 8005f4c:	4616      	mov	r6, r2
 8005f4e:	e7bc      	b.n	8005eca <_printf_i+0x146>
 8005f50:	6833      	ldr	r3, [r6, #0]
 8005f52:	1d1a      	adds	r2, r3, #4
 8005f54:	6032      	str	r2, [r6, #0]
 8005f56:	681e      	ldr	r6, [r3, #0]
 8005f58:	6862      	ldr	r2, [r4, #4]
 8005f5a:	2100      	movs	r1, #0
 8005f5c:	4630      	mov	r0, r6
 8005f5e:	f7fa f95f 	bl	8000220 <memchr>
 8005f62:	b108      	cbz	r0, 8005f68 <_printf_i+0x1e4>
 8005f64:	1b80      	subs	r0, r0, r6
 8005f66:	6060      	str	r0, [r4, #4]
 8005f68:	6863      	ldr	r3, [r4, #4]
 8005f6a:	6123      	str	r3, [r4, #16]
 8005f6c:	2300      	movs	r3, #0
 8005f6e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005f72:	e7aa      	b.n	8005eca <_printf_i+0x146>
 8005f74:	6923      	ldr	r3, [r4, #16]
 8005f76:	4632      	mov	r2, r6
 8005f78:	4649      	mov	r1, r9
 8005f7a:	4640      	mov	r0, r8
 8005f7c:	47d0      	blx	sl
 8005f7e:	3001      	adds	r0, #1
 8005f80:	d0ad      	beq.n	8005ede <_printf_i+0x15a>
 8005f82:	6823      	ldr	r3, [r4, #0]
 8005f84:	079b      	lsls	r3, r3, #30
 8005f86:	d413      	bmi.n	8005fb0 <_printf_i+0x22c>
 8005f88:	68e0      	ldr	r0, [r4, #12]
 8005f8a:	9b03      	ldr	r3, [sp, #12]
 8005f8c:	4298      	cmp	r0, r3
 8005f8e:	bfb8      	it	lt
 8005f90:	4618      	movlt	r0, r3
 8005f92:	e7a6      	b.n	8005ee2 <_printf_i+0x15e>
 8005f94:	2301      	movs	r3, #1
 8005f96:	4632      	mov	r2, r6
 8005f98:	4649      	mov	r1, r9
 8005f9a:	4640      	mov	r0, r8
 8005f9c:	47d0      	blx	sl
 8005f9e:	3001      	adds	r0, #1
 8005fa0:	d09d      	beq.n	8005ede <_printf_i+0x15a>
 8005fa2:	3501      	adds	r5, #1
 8005fa4:	68e3      	ldr	r3, [r4, #12]
 8005fa6:	9903      	ldr	r1, [sp, #12]
 8005fa8:	1a5b      	subs	r3, r3, r1
 8005faa:	42ab      	cmp	r3, r5
 8005fac:	dcf2      	bgt.n	8005f94 <_printf_i+0x210>
 8005fae:	e7eb      	b.n	8005f88 <_printf_i+0x204>
 8005fb0:	2500      	movs	r5, #0
 8005fb2:	f104 0619 	add.w	r6, r4, #25
 8005fb6:	e7f5      	b.n	8005fa4 <_printf_i+0x220>
 8005fb8:	08009e4a 	.word	0x08009e4a
 8005fbc:	08009e5b 	.word	0x08009e5b

08005fc0 <_scanf_float>:
 8005fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fc4:	b087      	sub	sp, #28
 8005fc6:	4691      	mov	r9, r2
 8005fc8:	9303      	str	r3, [sp, #12]
 8005fca:	688b      	ldr	r3, [r1, #8]
 8005fcc:	1e5a      	subs	r2, r3, #1
 8005fce:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8005fd2:	bf81      	itttt	hi
 8005fd4:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8005fd8:	eb03 0b05 	addhi.w	fp, r3, r5
 8005fdc:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8005fe0:	608b      	strhi	r3, [r1, #8]
 8005fe2:	680b      	ldr	r3, [r1, #0]
 8005fe4:	460a      	mov	r2, r1
 8005fe6:	f04f 0500 	mov.w	r5, #0
 8005fea:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8005fee:	f842 3b1c 	str.w	r3, [r2], #28
 8005ff2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005ff6:	4680      	mov	r8, r0
 8005ff8:	460c      	mov	r4, r1
 8005ffa:	bf98      	it	ls
 8005ffc:	f04f 0b00 	movls.w	fp, #0
 8006000:	9201      	str	r2, [sp, #4]
 8006002:	4616      	mov	r6, r2
 8006004:	46aa      	mov	sl, r5
 8006006:	462f      	mov	r7, r5
 8006008:	9502      	str	r5, [sp, #8]
 800600a:	68a2      	ldr	r2, [r4, #8]
 800600c:	b15a      	cbz	r2, 8006026 <_scanf_float+0x66>
 800600e:	f8d9 3000 	ldr.w	r3, [r9]
 8006012:	781b      	ldrb	r3, [r3, #0]
 8006014:	2b4e      	cmp	r3, #78	@ 0x4e
 8006016:	d863      	bhi.n	80060e0 <_scanf_float+0x120>
 8006018:	2b40      	cmp	r3, #64	@ 0x40
 800601a:	d83b      	bhi.n	8006094 <_scanf_float+0xd4>
 800601c:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8006020:	b2c8      	uxtb	r0, r1
 8006022:	280e      	cmp	r0, #14
 8006024:	d939      	bls.n	800609a <_scanf_float+0xda>
 8006026:	b11f      	cbz	r7, 8006030 <_scanf_float+0x70>
 8006028:	6823      	ldr	r3, [r4, #0]
 800602a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800602e:	6023      	str	r3, [r4, #0]
 8006030:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006034:	f1ba 0f01 	cmp.w	sl, #1
 8006038:	f200 8114 	bhi.w	8006264 <_scanf_float+0x2a4>
 800603c:	9b01      	ldr	r3, [sp, #4]
 800603e:	429e      	cmp	r6, r3
 8006040:	f200 8105 	bhi.w	800624e <_scanf_float+0x28e>
 8006044:	2001      	movs	r0, #1
 8006046:	b007      	add	sp, #28
 8006048:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800604c:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8006050:	2a0d      	cmp	r2, #13
 8006052:	d8e8      	bhi.n	8006026 <_scanf_float+0x66>
 8006054:	a101      	add	r1, pc, #4	@ (adr r1, 800605c <_scanf_float+0x9c>)
 8006056:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800605a:	bf00      	nop
 800605c:	080061a5 	.word	0x080061a5
 8006060:	08006027 	.word	0x08006027
 8006064:	08006027 	.word	0x08006027
 8006068:	08006027 	.word	0x08006027
 800606c:	08006201 	.word	0x08006201
 8006070:	080061db 	.word	0x080061db
 8006074:	08006027 	.word	0x08006027
 8006078:	08006027 	.word	0x08006027
 800607c:	080061b3 	.word	0x080061b3
 8006080:	08006027 	.word	0x08006027
 8006084:	08006027 	.word	0x08006027
 8006088:	08006027 	.word	0x08006027
 800608c:	08006027 	.word	0x08006027
 8006090:	0800616f 	.word	0x0800616f
 8006094:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8006098:	e7da      	b.n	8006050 <_scanf_float+0x90>
 800609a:	290e      	cmp	r1, #14
 800609c:	d8c3      	bhi.n	8006026 <_scanf_float+0x66>
 800609e:	a001      	add	r0, pc, #4	@ (adr r0, 80060a4 <_scanf_float+0xe4>)
 80060a0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80060a4:	0800615f 	.word	0x0800615f
 80060a8:	08006027 	.word	0x08006027
 80060ac:	0800615f 	.word	0x0800615f
 80060b0:	080061ef 	.word	0x080061ef
 80060b4:	08006027 	.word	0x08006027
 80060b8:	08006101 	.word	0x08006101
 80060bc:	08006145 	.word	0x08006145
 80060c0:	08006145 	.word	0x08006145
 80060c4:	08006145 	.word	0x08006145
 80060c8:	08006145 	.word	0x08006145
 80060cc:	08006145 	.word	0x08006145
 80060d0:	08006145 	.word	0x08006145
 80060d4:	08006145 	.word	0x08006145
 80060d8:	08006145 	.word	0x08006145
 80060dc:	08006145 	.word	0x08006145
 80060e0:	2b6e      	cmp	r3, #110	@ 0x6e
 80060e2:	d809      	bhi.n	80060f8 <_scanf_float+0x138>
 80060e4:	2b60      	cmp	r3, #96	@ 0x60
 80060e6:	d8b1      	bhi.n	800604c <_scanf_float+0x8c>
 80060e8:	2b54      	cmp	r3, #84	@ 0x54
 80060ea:	d07b      	beq.n	80061e4 <_scanf_float+0x224>
 80060ec:	2b59      	cmp	r3, #89	@ 0x59
 80060ee:	d19a      	bne.n	8006026 <_scanf_float+0x66>
 80060f0:	2d07      	cmp	r5, #7
 80060f2:	d198      	bne.n	8006026 <_scanf_float+0x66>
 80060f4:	2508      	movs	r5, #8
 80060f6:	e02f      	b.n	8006158 <_scanf_float+0x198>
 80060f8:	2b74      	cmp	r3, #116	@ 0x74
 80060fa:	d073      	beq.n	80061e4 <_scanf_float+0x224>
 80060fc:	2b79      	cmp	r3, #121	@ 0x79
 80060fe:	e7f6      	b.n	80060ee <_scanf_float+0x12e>
 8006100:	6821      	ldr	r1, [r4, #0]
 8006102:	05c8      	lsls	r0, r1, #23
 8006104:	d51e      	bpl.n	8006144 <_scanf_float+0x184>
 8006106:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800610a:	6021      	str	r1, [r4, #0]
 800610c:	3701      	adds	r7, #1
 800610e:	f1bb 0f00 	cmp.w	fp, #0
 8006112:	d003      	beq.n	800611c <_scanf_float+0x15c>
 8006114:	3201      	adds	r2, #1
 8006116:	f10b 3bff 	add.w	fp, fp, #4294967295
 800611a:	60a2      	str	r2, [r4, #8]
 800611c:	68a3      	ldr	r3, [r4, #8]
 800611e:	3b01      	subs	r3, #1
 8006120:	60a3      	str	r3, [r4, #8]
 8006122:	6923      	ldr	r3, [r4, #16]
 8006124:	3301      	adds	r3, #1
 8006126:	6123      	str	r3, [r4, #16]
 8006128:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800612c:	3b01      	subs	r3, #1
 800612e:	2b00      	cmp	r3, #0
 8006130:	f8c9 3004 	str.w	r3, [r9, #4]
 8006134:	f340 8082 	ble.w	800623c <_scanf_float+0x27c>
 8006138:	f8d9 3000 	ldr.w	r3, [r9]
 800613c:	3301      	adds	r3, #1
 800613e:	f8c9 3000 	str.w	r3, [r9]
 8006142:	e762      	b.n	800600a <_scanf_float+0x4a>
 8006144:	eb1a 0105 	adds.w	r1, sl, r5
 8006148:	f47f af6d 	bne.w	8006026 <_scanf_float+0x66>
 800614c:	6822      	ldr	r2, [r4, #0]
 800614e:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8006152:	6022      	str	r2, [r4, #0]
 8006154:	460d      	mov	r5, r1
 8006156:	468a      	mov	sl, r1
 8006158:	f806 3b01 	strb.w	r3, [r6], #1
 800615c:	e7de      	b.n	800611c <_scanf_float+0x15c>
 800615e:	6822      	ldr	r2, [r4, #0]
 8006160:	0610      	lsls	r0, r2, #24
 8006162:	f57f af60 	bpl.w	8006026 <_scanf_float+0x66>
 8006166:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800616a:	6022      	str	r2, [r4, #0]
 800616c:	e7f4      	b.n	8006158 <_scanf_float+0x198>
 800616e:	f1ba 0f00 	cmp.w	sl, #0
 8006172:	d10c      	bne.n	800618e <_scanf_float+0x1ce>
 8006174:	b977      	cbnz	r7, 8006194 <_scanf_float+0x1d4>
 8006176:	6822      	ldr	r2, [r4, #0]
 8006178:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800617c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006180:	d108      	bne.n	8006194 <_scanf_float+0x1d4>
 8006182:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006186:	6022      	str	r2, [r4, #0]
 8006188:	f04f 0a01 	mov.w	sl, #1
 800618c:	e7e4      	b.n	8006158 <_scanf_float+0x198>
 800618e:	f1ba 0f02 	cmp.w	sl, #2
 8006192:	d050      	beq.n	8006236 <_scanf_float+0x276>
 8006194:	2d01      	cmp	r5, #1
 8006196:	d002      	beq.n	800619e <_scanf_float+0x1de>
 8006198:	2d04      	cmp	r5, #4
 800619a:	f47f af44 	bne.w	8006026 <_scanf_float+0x66>
 800619e:	3501      	adds	r5, #1
 80061a0:	b2ed      	uxtb	r5, r5
 80061a2:	e7d9      	b.n	8006158 <_scanf_float+0x198>
 80061a4:	f1ba 0f01 	cmp.w	sl, #1
 80061a8:	f47f af3d 	bne.w	8006026 <_scanf_float+0x66>
 80061ac:	f04f 0a02 	mov.w	sl, #2
 80061b0:	e7d2      	b.n	8006158 <_scanf_float+0x198>
 80061b2:	b975      	cbnz	r5, 80061d2 <_scanf_float+0x212>
 80061b4:	2f00      	cmp	r7, #0
 80061b6:	f47f af37 	bne.w	8006028 <_scanf_float+0x68>
 80061ba:	6822      	ldr	r2, [r4, #0]
 80061bc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80061c0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80061c4:	f040 8103 	bne.w	80063ce <_scanf_float+0x40e>
 80061c8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80061cc:	6022      	str	r2, [r4, #0]
 80061ce:	2501      	movs	r5, #1
 80061d0:	e7c2      	b.n	8006158 <_scanf_float+0x198>
 80061d2:	2d03      	cmp	r5, #3
 80061d4:	d0e3      	beq.n	800619e <_scanf_float+0x1de>
 80061d6:	2d05      	cmp	r5, #5
 80061d8:	e7df      	b.n	800619a <_scanf_float+0x1da>
 80061da:	2d02      	cmp	r5, #2
 80061dc:	f47f af23 	bne.w	8006026 <_scanf_float+0x66>
 80061e0:	2503      	movs	r5, #3
 80061e2:	e7b9      	b.n	8006158 <_scanf_float+0x198>
 80061e4:	2d06      	cmp	r5, #6
 80061e6:	f47f af1e 	bne.w	8006026 <_scanf_float+0x66>
 80061ea:	2507      	movs	r5, #7
 80061ec:	e7b4      	b.n	8006158 <_scanf_float+0x198>
 80061ee:	6822      	ldr	r2, [r4, #0]
 80061f0:	0591      	lsls	r1, r2, #22
 80061f2:	f57f af18 	bpl.w	8006026 <_scanf_float+0x66>
 80061f6:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80061fa:	6022      	str	r2, [r4, #0]
 80061fc:	9702      	str	r7, [sp, #8]
 80061fe:	e7ab      	b.n	8006158 <_scanf_float+0x198>
 8006200:	6822      	ldr	r2, [r4, #0]
 8006202:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8006206:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800620a:	d005      	beq.n	8006218 <_scanf_float+0x258>
 800620c:	0550      	lsls	r0, r2, #21
 800620e:	f57f af0a 	bpl.w	8006026 <_scanf_float+0x66>
 8006212:	2f00      	cmp	r7, #0
 8006214:	f000 80db 	beq.w	80063ce <_scanf_float+0x40e>
 8006218:	0591      	lsls	r1, r2, #22
 800621a:	bf58      	it	pl
 800621c:	9902      	ldrpl	r1, [sp, #8]
 800621e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006222:	bf58      	it	pl
 8006224:	1a79      	subpl	r1, r7, r1
 8006226:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800622a:	bf58      	it	pl
 800622c:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006230:	6022      	str	r2, [r4, #0]
 8006232:	2700      	movs	r7, #0
 8006234:	e790      	b.n	8006158 <_scanf_float+0x198>
 8006236:	f04f 0a03 	mov.w	sl, #3
 800623a:	e78d      	b.n	8006158 <_scanf_float+0x198>
 800623c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006240:	4649      	mov	r1, r9
 8006242:	4640      	mov	r0, r8
 8006244:	4798      	blx	r3
 8006246:	2800      	cmp	r0, #0
 8006248:	f43f aedf 	beq.w	800600a <_scanf_float+0x4a>
 800624c:	e6eb      	b.n	8006026 <_scanf_float+0x66>
 800624e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006252:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006256:	464a      	mov	r2, r9
 8006258:	4640      	mov	r0, r8
 800625a:	4798      	blx	r3
 800625c:	6923      	ldr	r3, [r4, #16]
 800625e:	3b01      	subs	r3, #1
 8006260:	6123      	str	r3, [r4, #16]
 8006262:	e6eb      	b.n	800603c <_scanf_float+0x7c>
 8006264:	1e6b      	subs	r3, r5, #1
 8006266:	2b06      	cmp	r3, #6
 8006268:	d824      	bhi.n	80062b4 <_scanf_float+0x2f4>
 800626a:	2d02      	cmp	r5, #2
 800626c:	d836      	bhi.n	80062dc <_scanf_float+0x31c>
 800626e:	9b01      	ldr	r3, [sp, #4]
 8006270:	429e      	cmp	r6, r3
 8006272:	f67f aee7 	bls.w	8006044 <_scanf_float+0x84>
 8006276:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800627a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800627e:	464a      	mov	r2, r9
 8006280:	4640      	mov	r0, r8
 8006282:	4798      	blx	r3
 8006284:	6923      	ldr	r3, [r4, #16]
 8006286:	3b01      	subs	r3, #1
 8006288:	6123      	str	r3, [r4, #16]
 800628a:	e7f0      	b.n	800626e <_scanf_float+0x2ae>
 800628c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006290:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8006294:	464a      	mov	r2, r9
 8006296:	4640      	mov	r0, r8
 8006298:	4798      	blx	r3
 800629a:	6923      	ldr	r3, [r4, #16]
 800629c:	3b01      	subs	r3, #1
 800629e:	6123      	str	r3, [r4, #16]
 80062a0:	f10a 3aff 	add.w	sl, sl, #4294967295
 80062a4:	fa5f fa8a 	uxtb.w	sl, sl
 80062a8:	f1ba 0f02 	cmp.w	sl, #2
 80062ac:	d1ee      	bne.n	800628c <_scanf_float+0x2cc>
 80062ae:	3d03      	subs	r5, #3
 80062b0:	b2ed      	uxtb	r5, r5
 80062b2:	1b76      	subs	r6, r6, r5
 80062b4:	6823      	ldr	r3, [r4, #0]
 80062b6:	05da      	lsls	r2, r3, #23
 80062b8:	d530      	bpl.n	800631c <_scanf_float+0x35c>
 80062ba:	055b      	lsls	r3, r3, #21
 80062bc:	d511      	bpl.n	80062e2 <_scanf_float+0x322>
 80062be:	9b01      	ldr	r3, [sp, #4]
 80062c0:	429e      	cmp	r6, r3
 80062c2:	f67f aebf 	bls.w	8006044 <_scanf_float+0x84>
 80062c6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80062ca:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80062ce:	464a      	mov	r2, r9
 80062d0:	4640      	mov	r0, r8
 80062d2:	4798      	blx	r3
 80062d4:	6923      	ldr	r3, [r4, #16]
 80062d6:	3b01      	subs	r3, #1
 80062d8:	6123      	str	r3, [r4, #16]
 80062da:	e7f0      	b.n	80062be <_scanf_float+0x2fe>
 80062dc:	46aa      	mov	sl, r5
 80062de:	46b3      	mov	fp, r6
 80062e0:	e7de      	b.n	80062a0 <_scanf_float+0x2e0>
 80062e2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80062e6:	6923      	ldr	r3, [r4, #16]
 80062e8:	2965      	cmp	r1, #101	@ 0x65
 80062ea:	f103 33ff 	add.w	r3, r3, #4294967295
 80062ee:	f106 35ff 	add.w	r5, r6, #4294967295
 80062f2:	6123      	str	r3, [r4, #16]
 80062f4:	d00c      	beq.n	8006310 <_scanf_float+0x350>
 80062f6:	2945      	cmp	r1, #69	@ 0x45
 80062f8:	d00a      	beq.n	8006310 <_scanf_float+0x350>
 80062fa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80062fe:	464a      	mov	r2, r9
 8006300:	4640      	mov	r0, r8
 8006302:	4798      	blx	r3
 8006304:	6923      	ldr	r3, [r4, #16]
 8006306:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800630a:	3b01      	subs	r3, #1
 800630c:	1eb5      	subs	r5, r6, #2
 800630e:	6123      	str	r3, [r4, #16]
 8006310:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006314:	464a      	mov	r2, r9
 8006316:	4640      	mov	r0, r8
 8006318:	4798      	blx	r3
 800631a:	462e      	mov	r6, r5
 800631c:	6822      	ldr	r2, [r4, #0]
 800631e:	f012 0210 	ands.w	r2, r2, #16
 8006322:	d001      	beq.n	8006328 <_scanf_float+0x368>
 8006324:	2000      	movs	r0, #0
 8006326:	e68e      	b.n	8006046 <_scanf_float+0x86>
 8006328:	7032      	strb	r2, [r6, #0]
 800632a:	6823      	ldr	r3, [r4, #0]
 800632c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006330:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006334:	d125      	bne.n	8006382 <_scanf_float+0x3c2>
 8006336:	9b02      	ldr	r3, [sp, #8]
 8006338:	429f      	cmp	r7, r3
 800633a:	d00a      	beq.n	8006352 <_scanf_float+0x392>
 800633c:	1bda      	subs	r2, r3, r7
 800633e:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8006342:	429e      	cmp	r6, r3
 8006344:	bf28      	it	cs
 8006346:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800634a:	4922      	ldr	r1, [pc, #136]	@ (80063d4 <_scanf_float+0x414>)
 800634c:	4630      	mov	r0, r6
 800634e:	f000 f907 	bl	8006560 <siprintf>
 8006352:	9901      	ldr	r1, [sp, #4]
 8006354:	2200      	movs	r2, #0
 8006356:	4640      	mov	r0, r8
 8006358:	f002 fbf2 	bl	8008b40 <_strtod_r>
 800635c:	9b03      	ldr	r3, [sp, #12]
 800635e:	6821      	ldr	r1, [r4, #0]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f011 0f02 	tst.w	r1, #2
 8006366:	ec57 6b10 	vmov	r6, r7, d0
 800636a:	f103 0204 	add.w	r2, r3, #4
 800636e:	d015      	beq.n	800639c <_scanf_float+0x3dc>
 8006370:	9903      	ldr	r1, [sp, #12]
 8006372:	600a      	str	r2, [r1, #0]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	e9c3 6700 	strd	r6, r7, [r3]
 800637a:	68e3      	ldr	r3, [r4, #12]
 800637c:	3301      	adds	r3, #1
 800637e:	60e3      	str	r3, [r4, #12]
 8006380:	e7d0      	b.n	8006324 <_scanf_float+0x364>
 8006382:	9b04      	ldr	r3, [sp, #16]
 8006384:	2b00      	cmp	r3, #0
 8006386:	d0e4      	beq.n	8006352 <_scanf_float+0x392>
 8006388:	9905      	ldr	r1, [sp, #20]
 800638a:	230a      	movs	r3, #10
 800638c:	3101      	adds	r1, #1
 800638e:	4640      	mov	r0, r8
 8006390:	f002 fc56 	bl	8008c40 <_strtol_r>
 8006394:	9b04      	ldr	r3, [sp, #16]
 8006396:	9e05      	ldr	r6, [sp, #20]
 8006398:	1ac2      	subs	r2, r0, r3
 800639a:	e7d0      	b.n	800633e <_scanf_float+0x37e>
 800639c:	f011 0f04 	tst.w	r1, #4
 80063a0:	9903      	ldr	r1, [sp, #12]
 80063a2:	600a      	str	r2, [r1, #0]
 80063a4:	d1e6      	bne.n	8006374 <_scanf_float+0x3b4>
 80063a6:	681d      	ldr	r5, [r3, #0]
 80063a8:	4632      	mov	r2, r6
 80063aa:	463b      	mov	r3, r7
 80063ac:	4630      	mov	r0, r6
 80063ae:	4639      	mov	r1, r7
 80063b0:	f7fa fbe4 	bl	8000b7c <__aeabi_dcmpun>
 80063b4:	b128      	cbz	r0, 80063c2 <_scanf_float+0x402>
 80063b6:	4808      	ldr	r0, [pc, #32]	@ (80063d8 <_scanf_float+0x418>)
 80063b8:	f000 f9b8 	bl	800672c <nanf>
 80063bc:	ed85 0a00 	vstr	s0, [r5]
 80063c0:	e7db      	b.n	800637a <_scanf_float+0x3ba>
 80063c2:	4630      	mov	r0, r6
 80063c4:	4639      	mov	r1, r7
 80063c6:	f7fa fc37 	bl	8000c38 <__aeabi_d2f>
 80063ca:	6028      	str	r0, [r5, #0]
 80063cc:	e7d5      	b.n	800637a <_scanf_float+0x3ba>
 80063ce:	2700      	movs	r7, #0
 80063d0:	e62e      	b.n	8006030 <_scanf_float+0x70>
 80063d2:	bf00      	nop
 80063d4:	08009e6c 	.word	0x08009e6c
 80063d8:	08009fad 	.word	0x08009fad

080063dc <std>:
 80063dc:	2300      	movs	r3, #0
 80063de:	b510      	push	{r4, lr}
 80063e0:	4604      	mov	r4, r0
 80063e2:	e9c0 3300 	strd	r3, r3, [r0]
 80063e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80063ea:	6083      	str	r3, [r0, #8]
 80063ec:	8181      	strh	r1, [r0, #12]
 80063ee:	6643      	str	r3, [r0, #100]	@ 0x64
 80063f0:	81c2      	strh	r2, [r0, #14]
 80063f2:	6183      	str	r3, [r0, #24]
 80063f4:	4619      	mov	r1, r3
 80063f6:	2208      	movs	r2, #8
 80063f8:	305c      	adds	r0, #92	@ 0x5c
 80063fa:	f000 f916 	bl	800662a <memset>
 80063fe:	4b0d      	ldr	r3, [pc, #52]	@ (8006434 <std+0x58>)
 8006400:	6263      	str	r3, [r4, #36]	@ 0x24
 8006402:	4b0d      	ldr	r3, [pc, #52]	@ (8006438 <std+0x5c>)
 8006404:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006406:	4b0d      	ldr	r3, [pc, #52]	@ (800643c <std+0x60>)
 8006408:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800640a:	4b0d      	ldr	r3, [pc, #52]	@ (8006440 <std+0x64>)
 800640c:	6323      	str	r3, [r4, #48]	@ 0x30
 800640e:	4b0d      	ldr	r3, [pc, #52]	@ (8006444 <std+0x68>)
 8006410:	6224      	str	r4, [r4, #32]
 8006412:	429c      	cmp	r4, r3
 8006414:	d006      	beq.n	8006424 <std+0x48>
 8006416:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800641a:	4294      	cmp	r4, r2
 800641c:	d002      	beq.n	8006424 <std+0x48>
 800641e:	33d0      	adds	r3, #208	@ 0xd0
 8006420:	429c      	cmp	r4, r3
 8006422:	d105      	bne.n	8006430 <std+0x54>
 8006424:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006428:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800642c:	f000 b97a 	b.w	8006724 <__retarget_lock_init_recursive>
 8006430:	bd10      	pop	{r4, pc}
 8006432:	bf00      	nop
 8006434:	080065a5 	.word	0x080065a5
 8006438:	080065c7 	.word	0x080065c7
 800643c:	080065ff 	.word	0x080065ff
 8006440:	08006623 	.word	0x08006623
 8006444:	20000328 	.word	0x20000328

08006448 <stdio_exit_handler>:
 8006448:	4a02      	ldr	r2, [pc, #8]	@ (8006454 <stdio_exit_handler+0xc>)
 800644a:	4903      	ldr	r1, [pc, #12]	@ (8006458 <stdio_exit_handler+0x10>)
 800644c:	4803      	ldr	r0, [pc, #12]	@ (800645c <stdio_exit_handler+0x14>)
 800644e:	f000 b869 	b.w	8006524 <_fwalk_sglue>
 8006452:	bf00      	nop
 8006454:	2000000c 	.word	0x2000000c
 8006458:	08008ffd 	.word	0x08008ffd
 800645c:	2000001c 	.word	0x2000001c

08006460 <cleanup_stdio>:
 8006460:	6841      	ldr	r1, [r0, #4]
 8006462:	4b0c      	ldr	r3, [pc, #48]	@ (8006494 <cleanup_stdio+0x34>)
 8006464:	4299      	cmp	r1, r3
 8006466:	b510      	push	{r4, lr}
 8006468:	4604      	mov	r4, r0
 800646a:	d001      	beq.n	8006470 <cleanup_stdio+0x10>
 800646c:	f002 fdc6 	bl	8008ffc <_fflush_r>
 8006470:	68a1      	ldr	r1, [r4, #8]
 8006472:	4b09      	ldr	r3, [pc, #36]	@ (8006498 <cleanup_stdio+0x38>)
 8006474:	4299      	cmp	r1, r3
 8006476:	d002      	beq.n	800647e <cleanup_stdio+0x1e>
 8006478:	4620      	mov	r0, r4
 800647a:	f002 fdbf 	bl	8008ffc <_fflush_r>
 800647e:	68e1      	ldr	r1, [r4, #12]
 8006480:	4b06      	ldr	r3, [pc, #24]	@ (800649c <cleanup_stdio+0x3c>)
 8006482:	4299      	cmp	r1, r3
 8006484:	d004      	beq.n	8006490 <cleanup_stdio+0x30>
 8006486:	4620      	mov	r0, r4
 8006488:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800648c:	f002 bdb6 	b.w	8008ffc <_fflush_r>
 8006490:	bd10      	pop	{r4, pc}
 8006492:	bf00      	nop
 8006494:	20000328 	.word	0x20000328
 8006498:	20000390 	.word	0x20000390
 800649c:	200003f8 	.word	0x200003f8

080064a0 <global_stdio_init.part.0>:
 80064a0:	b510      	push	{r4, lr}
 80064a2:	4b0b      	ldr	r3, [pc, #44]	@ (80064d0 <global_stdio_init.part.0+0x30>)
 80064a4:	4c0b      	ldr	r4, [pc, #44]	@ (80064d4 <global_stdio_init.part.0+0x34>)
 80064a6:	4a0c      	ldr	r2, [pc, #48]	@ (80064d8 <global_stdio_init.part.0+0x38>)
 80064a8:	601a      	str	r2, [r3, #0]
 80064aa:	4620      	mov	r0, r4
 80064ac:	2200      	movs	r2, #0
 80064ae:	2104      	movs	r1, #4
 80064b0:	f7ff ff94 	bl	80063dc <std>
 80064b4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80064b8:	2201      	movs	r2, #1
 80064ba:	2109      	movs	r1, #9
 80064bc:	f7ff ff8e 	bl	80063dc <std>
 80064c0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80064c4:	2202      	movs	r2, #2
 80064c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80064ca:	2112      	movs	r1, #18
 80064cc:	f7ff bf86 	b.w	80063dc <std>
 80064d0:	20000460 	.word	0x20000460
 80064d4:	20000328 	.word	0x20000328
 80064d8:	08006449 	.word	0x08006449

080064dc <__sfp_lock_acquire>:
 80064dc:	4801      	ldr	r0, [pc, #4]	@ (80064e4 <__sfp_lock_acquire+0x8>)
 80064de:	f000 b922 	b.w	8006726 <__retarget_lock_acquire_recursive>
 80064e2:	bf00      	nop
 80064e4:	20000469 	.word	0x20000469

080064e8 <__sfp_lock_release>:
 80064e8:	4801      	ldr	r0, [pc, #4]	@ (80064f0 <__sfp_lock_release+0x8>)
 80064ea:	f000 b91d 	b.w	8006728 <__retarget_lock_release_recursive>
 80064ee:	bf00      	nop
 80064f0:	20000469 	.word	0x20000469

080064f4 <__sinit>:
 80064f4:	b510      	push	{r4, lr}
 80064f6:	4604      	mov	r4, r0
 80064f8:	f7ff fff0 	bl	80064dc <__sfp_lock_acquire>
 80064fc:	6a23      	ldr	r3, [r4, #32]
 80064fe:	b11b      	cbz	r3, 8006508 <__sinit+0x14>
 8006500:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006504:	f7ff bff0 	b.w	80064e8 <__sfp_lock_release>
 8006508:	4b04      	ldr	r3, [pc, #16]	@ (800651c <__sinit+0x28>)
 800650a:	6223      	str	r3, [r4, #32]
 800650c:	4b04      	ldr	r3, [pc, #16]	@ (8006520 <__sinit+0x2c>)
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	2b00      	cmp	r3, #0
 8006512:	d1f5      	bne.n	8006500 <__sinit+0xc>
 8006514:	f7ff ffc4 	bl	80064a0 <global_stdio_init.part.0>
 8006518:	e7f2      	b.n	8006500 <__sinit+0xc>
 800651a:	bf00      	nop
 800651c:	08006461 	.word	0x08006461
 8006520:	20000460 	.word	0x20000460

08006524 <_fwalk_sglue>:
 8006524:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006528:	4607      	mov	r7, r0
 800652a:	4688      	mov	r8, r1
 800652c:	4614      	mov	r4, r2
 800652e:	2600      	movs	r6, #0
 8006530:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006534:	f1b9 0901 	subs.w	r9, r9, #1
 8006538:	d505      	bpl.n	8006546 <_fwalk_sglue+0x22>
 800653a:	6824      	ldr	r4, [r4, #0]
 800653c:	2c00      	cmp	r4, #0
 800653e:	d1f7      	bne.n	8006530 <_fwalk_sglue+0xc>
 8006540:	4630      	mov	r0, r6
 8006542:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006546:	89ab      	ldrh	r3, [r5, #12]
 8006548:	2b01      	cmp	r3, #1
 800654a:	d907      	bls.n	800655c <_fwalk_sglue+0x38>
 800654c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006550:	3301      	adds	r3, #1
 8006552:	d003      	beq.n	800655c <_fwalk_sglue+0x38>
 8006554:	4629      	mov	r1, r5
 8006556:	4638      	mov	r0, r7
 8006558:	47c0      	blx	r8
 800655a:	4306      	orrs	r6, r0
 800655c:	3568      	adds	r5, #104	@ 0x68
 800655e:	e7e9      	b.n	8006534 <_fwalk_sglue+0x10>

08006560 <siprintf>:
 8006560:	b40e      	push	{r1, r2, r3}
 8006562:	b510      	push	{r4, lr}
 8006564:	b09d      	sub	sp, #116	@ 0x74
 8006566:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006568:	9002      	str	r0, [sp, #8]
 800656a:	9006      	str	r0, [sp, #24]
 800656c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006570:	480a      	ldr	r0, [pc, #40]	@ (800659c <siprintf+0x3c>)
 8006572:	9107      	str	r1, [sp, #28]
 8006574:	9104      	str	r1, [sp, #16]
 8006576:	490a      	ldr	r1, [pc, #40]	@ (80065a0 <siprintf+0x40>)
 8006578:	f853 2b04 	ldr.w	r2, [r3], #4
 800657c:	9105      	str	r1, [sp, #20]
 800657e:	2400      	movs	r4, #0
 8006580:	a902      	add	r1, sp, #8
 8006582:	6800      	ldr	r0, [r0, #0]
 8006584:	9301      	str	r3, [sp, #4]
 8006586:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006588:	f002 fbb8 	bl	8008cfc <_svfiprintf_r>
 800658c:	9b02      	ldr	r3, [sp, #8]
 800658e:	701c      	strb	r4, [r3, #0]
 8006590:	b01d      	add	sp, #116	@ 0x74
 8006592:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006596:	b003      	add	sp, #12
 8006598:	4770      	bx	lr
 800659a:	bf00      	nop
 800659c:	20000018 	.word	0x20000018
 80065a0:	ffff0208 	.word	0xffff0208

080065a4 <__sread>:
 80065a4:	b510      	push	{r4, lr}
 80065a6:	460c      	mov	r4, r1
 80065a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065ac:	f000 f86c 	bl	8006688 <_read_r>
 80065b0:	2800      	cmp	r0, #0
 80065b2:	bfab      	itete	ge
 80065b4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80065b6:	89a3      	ldrhlt	r3, [r4, #12]
 80065b8:	181b      	addge	r3, r3, r0
 80065ba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80065be:	bfac      	ite	ge
 80065c0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80065c2:	81a3      	strhlt	r3, [r4, #12]
 80065c4:	bd10      	pop	{r4, pc}

080065c6 <__swrite>:
 80065c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065ca:	461f      	mov	r7, r3
 80065cc:	898b      	ldrh	r3, [r1, #12]
 80065ce:	05db      	lsls	r3, r3, #23
 80065d0:	4605      	mov	r5, r0
 80065d2:	460c      	mov	r4, r1
 80065d4:	4616      	mov	r6, r2
 80065d6:	d505      	bpl.n	80065e4 <__swrite+0x1e>
 80065d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065dc:	2302      	movs	r3, #2
 80065de:	2200      	movs	r2, #0
 80065e0:	f000 f840 	bl	8006664 <_lseek_r>
 80065e4:	89a3      	ldrh	r3, [r4, #12]
 80065e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80065ea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80065ee:	81a3      	strh	r3, [r4, #12]
 80065f0:	4632      	mov	r2, r6
 80065f2:	463b      	mov	r3, r7
 80065f4:	4628      	mov	r0, r5
 80065f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80065fa:	f000 b857 	b.w	80066ac <_write_r>

080065fe <__sseek>:
 80065fe:	b510      	push	{r4, lr}
 8006600:	460c      	mov	r4, r1
 8006602:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006606:	f000 f82d 	bl	8006664 <_lseek_r>
 800660a:	1c43      	adds	r3, r0, #1
 800660c:	89a3      	ldrh	r3, [r4, #12]
 800660e:	bf15      	itete	ne
 8006610:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006612:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006616:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800661a:	81a3      	strheq	r3, [r4, #12]
 800661c:	bf18      	it	ne
 800661e:	81a3      	strhne	r3, [r4, #12]
 8006620:	bd10      	pop	{r4, pc}

08006622 <__sclose>:
 8006622:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006626:	f000 b80d 	b.w	8006644 <_close_r>

0800662a <memset>:
 800662a:	4402      	add	r2, r0
 800662c:	4603      	mov	r3, r0
 800662e:	4293      	cmp	r3, r2
 8006630:	d100      	bne.n	8006634 <memset+0xa>
 8006632:	4770      	bx	lr
 8006634:	f803 1b01 	strb.w	r1, [r3], #1
 8006638:	e7f9      	b.n	800662e <memset+0x4>
	...

0800663c <_localeconv_r>:
 800663c:	4800      	ldr	r0, [pc, #0]	@ (8006640 <_localeconv_r+0x4>)
 800663e:	4770      	bx	lr
 8006640:	20000158 	.word	0x20000158

08006644 <_close_r>:
 8006644:	b538      	push	{r3, r4, r5, lr}
 8006646:	4d06      	ldr	r5, [pc, #24]	@ (8006660 <_close_r+0x1c>)
 8006648:	2300      	movs	r3, #0
 800664a:	4604      	mov	r4, r0
 800664c:	4608      	mov	r0, r1
 800664e:	602b      	str	r3, [r5, #0]
 8006650:	f7fa fee2 	bl	8001418 <_close>
 8006654:	1c43      	adds	r3, r0, #1
 8006656:	d102      	bne.n	800665e <_close_r+0x1a>
 8006658:	682b      	ldr	r3, [r5, #0]
 800665a:	b103      	cbz	r3, 800665e <_close_r+0x1a>
 800665c:	6023      	str	r3, [r4, #0]
 800665e:	bd38      	pop	{r3, r4, r5, pc}
 8006660:	20000464 	.word	0x20000464

08006664 <_lseek_r>:
 8006664:	b538      	push	{r3, r4, r5, lr}
 8006666:	4d07      	ldr	r5, [pc, #28]	@ (8006684 <_lseek_r+0x20>)
 8006668:	4604      	mov	r4, r0
 800666a:	4608      	mov	r0, r1
 800666c:	4611      	mov	r1, r2
 800666e:	2200      	movs	r2, #0
 8006670:	602a      	str	r2, [r5, #0]
 8006672:	461a      	mov	r2, r3
 8006674:	f7fa fef7 	bl	8001466 <_lseek>
 8006678:	1c43      	adds	r3, r0, #1
 800667a:	d102      	bne.n	8006682 <_lseek_r+0x1e>
 800667c:	682b      	ldr	r3, [r5, #0]
 800667e:	b103      	cbz	r3, 8006682 <_lseek_r+0x1e>
 8006680:	6023      	str	r3, [r4, #0]
 8006682:	bd38      	pop	{r3, r4, r5, pc}
 8006684:	20000464 	.word	0x20000464

08006688 <_read_r>:
 8006688:	b538      	push	{r3, r4, r5, lr}
 800668a:	4d07      	ldr	r5, [pc, #28]	@ (80066a8 <_read_r+0x20>)
 800668c:	4604      	mov	r4, r0
 800668e:	4608      	mov	r0, r1
 8006690:	4611      	mov	r1, r2
 8006692:	2200      	movs	r2, #0
 8006694:	602a      	str	r2, [r5, #0]
 8006696:	461a      	mov	r2, r3
 8006698:	f7fa fe85 	bl	80013a6 <_read>
 800669c:	1c43      	adds	r3, r0, #1
 800669e:	d102      	bne.n	80066a6 <_read_r+0x1e>
 80066a0:	682b      	ldr	r3, [r5, #0]
 80066a2:	b103      	cbz	r3, 80066a6 <_read_r+0x1e>
 80066a4:	6023      	str	r3, [r4, #0]
 80066a6:	bd38      	pop	{r3, r4, r5, pc}
 80066a8:	20000464 	.word	0x20000464

080066ac <_write_r>:
 80066ac:	b538      	push	{r3, r4, r5, lr}
 80066ae:	4d07      	ldr	r5, [pc, #28]	@ (80066cc <_write_r+0x20>)
 80066b0:	4604      	mov	r4, r0
 80066b2:	4608      	mov	r0, r1
 80066b4:	4611      	mov	r1, r2
 80066b6:	2200      	movs	r2, #0
 80066b8:	602a      	str	r2, [r5, #0]
 80066ba:	461a      	mov	r2, r3
 80066bc:	f7fa fe90 	bl	80013e0 <_write>
 80066c0:	1c43      	adds	r3, r0, #1
 80066c2:	d102      	bne.n	80066ca <_write_r+0x1e>
 80066c4:	682b      	ldr	r3, [r5, #0]
 80066c6:	b103      	cbz	r3, 80066ca <_write_r+0x1e>
 80066c8:	6023      	str	r3, [r4, #0]
 80066ca:	bd38      	pop	{r3, r4, r5, pc}
 80066cc:	20000464 	.word	0x20000464

080066d0 <__errno>:
 80066d0:	4b01      	ldr	r3, [pc, #4]	@ (80066d8 <__errno+0x8>)
 80066d2:	6818      	ldr	r0, [r3, #0]
 80066d4:	4770      	bx	lr
 80066d6:	bf00      	nop
 80066d8:	20000018 	.word	0x20000018

080066dc <__libc_init_array>:
 80066dc:	b570      	push	{r4, r5, r6, lr}
 80066de:	4d0d      	ldr	r5, [pc, #52]	@ (8006714 <__libc_init_array+0x38>)
 80066e0:	4c0d      	ldr	r4, [pc, #52]	@ (8006718 <__libc_init_array+0x3c>)
 80066e2:	1b64      	subs	r4, r4, r5
 80066e4:	10a4      	asrs	r4, r4, #2
 80066e6:	2600      	movs	r6, #0
 80066e8:	42a6      	cmp	r6, r4
 80066ea:	d109      	bne.n	8006700 <__libc_init_array+0x24>
 80066ec:	4d0b      	ldr	r5, [pc, #44]	@ (800671c <__libc_init_array+0x40>)
 80066ee:	4c0c      	ldr	r4, [pc, #48]	@ (8006720 <__libc_init_array+0x44>)
 80066f0:	f003 fb74 	bl	8009ddc <_init>
 80066f4:	1b64      	subs	r4, r4, r5
 80066f6:	10a4      	asrs	r4, r4, #2
 80066f8:	2600      	movs	r6, #0
 80066fa:	42a6      	cmp	r6, r4
 80066fc:	d105      	bne.n	800670a <__libc_init_array+0x2e>
 80066fe:	bd70      	pop	{r4, r5, r6, pc}
 8006700:	f855 3b04 	ldr.w	r3, [r5], #4
 8006704:	4798      	blx	r3
 8006706:	3601      	adds	r6, #1
 8006708:	e7ee      	b.n	80066e8 <__libc_init_array+0xc>
 800670a:	f855 3b04 	ldr.w	r3, [r5], #4
 800670e:	4798      	blx	r3
 8006710:	3601      	adds	r6, #1
 8006712:	e7f2      	b.n	80066fa <__libc_init_array+0x1e>
 8006714:	0800a26c 	.word	0x0800a26c
 8006718:	0800a26c 	.word	0x0800a26c
 800671c:	0800a26c 	.word	0x0800a26c
 8006720:	0800a270 	.word	0x0800a270

08006724 <__retarget_lock_init_recursive>:
 8006724:	4770      	bx	lr

08006726 <__retarget_lock_acquire_recursive>:
 8006726:	4770      	bx	lr

08006728 <__retarget_lock_release_recursive>:
 8006728:	4770      	bx	lr
	...

0800672c <nanf>:
 800672c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8006734 <nanf+0x8>
 8006730:	4770      	bx	lr
 8006732:	bf00      	nop
 8006734:	7fc00000 	.word	0x7fc00000

08006738 <quorem>:
 8006738:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800673c:	6903      	ldr	r3, [r0, #16]
 800673e:	690c      	ldr	r4, [r1, #16]
 8006740:	42a3      	cmp	r3, r4
 8006742:	4607      	mov	r7, r0
 8006744:	db7e      	blt.n	8006844 <quorem+0x10c>
 8006746:	3c01      	subs	r4, #1
 8006748:	f101 0814 	add.w	r8, r1, #20
 800674c:	00a3      	lsls	r3, r4, #2
 800674e:	f100 0514 	add.w	r5, r0, #20
 8006752:	9300      	str	r3, [sp, #0]
 8006754:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006758:	9301      	str	r3, [sp, #4]
 800675a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800675e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006762:	3301      	adds	r3, #1
 8006764:	429a      	cmp	r2, r3
 8006766:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800676a:	fbb2 f6f3 	udiv	r6, r2, r3
 800676e:	d32e      	bcc.n	80067ce <quorem+0x96>
 8006770:	f04f 0a00 	mov.w	sl, #0
 8006774:	46c4      	mov	ip, r8
 8006776:	46ae      	mov	lr, r5
 8006778:	46d3      	mov	fp, sl
 800677a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800677e:	b298      	uxth	r0, r3
 8006780:	fb06 a000 	mla	r0, r6, r0, sl
 8006784:	0c02      	lsrs	r2, r0, #16
 8006786:	0c1b      	lsrs	r3, r3, #16
 8006788:	fb06 2303 	mla	r3, r6, r3, r2
 800678c:	f8de 2000 	ldr.w	r2, [lr]
 8006790:	b280      	uxth	r0, r0
 8006792:	b292      	uxth	r2, r2
 8006794:	1a12      	subs	r2, r2, r0
 8006796:	445a      	add	r2, fp
 8006798:	f8de 0000 	ldr.w	r0, [lr]
 800679c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80067a0:	b29b      	uxth	r3, r3
 80067a2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80067a6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80067aa:	b292      	uxth	r2, r2
 80067ac:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80067b0:	45e1      	cmp	r9, ip
 80067b2:	f84e 2b04 	str.w	r2, [lr], #4
 80067b6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80067ba:	d2de      	bcs.n	800677a <quorem+0x42>
 80067bc:	9b00      	ldr	r3, [sp, #0]
 80067be:	58eb      	ldr	r3, [r5, r3]
 80067c0:	b92b      	cbnz	r3, 80067ce <quorem+0x96>
 80067c2:	9b01      	ldr	r3, [sp, #4]
 80067c4:	3b04      	subs	r3, #4
 80067c6:	429d      	cmp	r5, r3
 80067c8:	461a      	mov	r2, r3
 80067ca:	d32f      	bcc.n	800682c <quorem+0xf4>
 80067cc:	613c      	str	r4, [r7, #16]
 80067ce:	4638      	mov	r0, r7
 80067d0:	f001 f9c6 	bl	8007b60 <__mcmp>
 80067d4:	2800      	cmp	r0, #0
 80067d6:	db25      	blt.n	8006824 <quorem+0xec>
 80067d8:	4629      	mov	r1, r5
 80067da:	2000      	movs	r0, #0
 80067dc:	f858 2b04 	ldr.w	r2, [r8], #4
 80067e0:	f8d1 c000 	ldr.w	ip, [r1]
 80067e4:	fa1f fe82 	uxth.w	lr, r2
 80067e8:	fa1f f38c 	uxth.w	r3, ip
 80067ec:	eba3 030e 	sub.w	r3, r3, lr
 80067f0:	4403      	add	r3, r0
 80067f2:	0c12      	lsrs	r2, r2, #16
 80067f4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80067f8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80067fc:	b29b      	uxth	r3, r3
 80067fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006802:	45c1      	cmp	r9, r8
 8006804:	f841 3b04 	str.w	r3, [r1], #4
 8006808:	ea4f 4022 	mov.w	r0, r2, asr #16
 800680c:	d2e6      	bcs.n	80067dc <quorem+0xa4>
 800680e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006812:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006816:	b922      	cbnz	r2, 8006822 <quorem+0xea>
 8006818:	3b04      	subs	r3, #4
 800681a:	429d      	cmp	r5, r3
 800681c:	461a      	mov	r2, r3
 800681e:	d30b      	bcc.n	8006838 <quorem+0x100>
 8006820:	613c      	str	r4, [r7, #16]
 8006822:	3601      	adds	r6, #1
 8006824:	4630      	mov	r0, r6
 8006826:	b003      	add	sp, #12
 8006828:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800682c:	6812      	ldr	r2, [r2, #0]
 800682e:	3b04      	subs	r3, #4
 8006830:	2a00      	cmp	r2, #0
 8006832:	d1cb      	bne.n	80067cc <quorem+0x94>
 8006834:	3c01      	subs	r4, #1
 8006836:	e7c6      	b.n	80067c6 <quorem+0x8e>
 8006838:	6812      	ldr	r2, [r2, #0]
 800683a:	3b04      	subs	r3, #4
 800683c:	2a00      	cmp	r2, #0
 800683e:	d1ef      	bne.n	8006820 <quorem+0xe8>
 8006840:	3c01      	subs	r4, #1
 8006842:	e7ea      	b.n	800681a <quorem+0xe2>
 8006844:	2000      	movs	r0, #0
 8006846:	e7ee      	b.n	8006826 <quorem+0xee>

08006848 <_dtoa_r>:
 8006848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800684c:	69c7      	ldr	r7, [r0, #28]
 800684e:	b097      	sub	sp, #92	@ 0x5c
 8006850:	ed8d 0b04 	vstr	d0, [sp, #16]
 8006854:	ec55 4b10 	vmov	r4, r5, d0
 8006858:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800685a:	9107      	str	r1, [sp, #28]
 800685c:	4681      	mov	r9, r0
 800685e:	920c      	str	r2, [sp, #48]	@ 0x30
 8006860:	9311      	str	r3, [sp, #68]	@ 0x44
 8006862:	b97f      	cbnz	r7, 8006884 <_dtoa_r+0x3c>
 8006864:	2010      	movs	r0, #16
 8006866:	f000 fe09 	bl	800747c <malloc>
 800686a:	4602      	mov	r2, r0
 800686c:	f8c9 001c 	str.w	r0, [r9, #28]
 8006870:	b920      	cbnz	r0, 800687c <_dtoa_r+0x34>
 8006872:	4ba9      	ldr	r3, [pc, #676]	@ (8006b18 <_dtoa_r+0x2d0>)
 8006874:	21ef      	movs	r1, #239	@ 0xef
 8006876:	48a9      	ldr	r0, [pc, #676]	@ (8006b1c <_dtoa_r+0x2d4>)
 8006878:	f002 fc3a 	bl	80090f0 <__assert_func>
 800687c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006880:	6007      	str	r7, [r0, #0]
 8006882:	60c7      	str	r7, [r0, #12]
 8006884:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006888:	6819      	ldr	r1, [r3, #0]
 800688a:	b159      	cbz	r1, 80068a4 <_dtoa_r+0x5c>
 800688c:	685a      	ldr	r2, [r3, #4]
 800688e:	604a      	str	r2, [r1, #4]
 8006890:	2301      	movs	r3, #1
 8006892:	4093      	lsls	r3, r2
 8006894:	608b      	str	r3, [r1, #8]
 8006896:	4648      	mov	r0, r9
 8006898:	f000 fee6 	bl	8007668 <_Bfree>
 800689c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80068a0:	2200      	movs	r2, #0
 80068a2:	601a      	str	r2, [r3, #0]
 80068a4:	1e2b      	subs	r3, r5, #0
 80068a6:	bfb9      	ittee	lt
 80068a8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80068ac:	9305      	strlt	r3, [sp, #20]
 80068ae:	2300      	movge	r3, #0
 80068b0:	6033      	strge	r3, [r6, #0]
 80068b2:	9f05      	ldr	r7, [sp, #20]
 80068b4:	4b9a      	ldr	r3, [pc, #616]	@ (8006b20 <_dtoa_r+0x2d8>)
 80068b6:	bfbc      	itt	lt
 80068b8:	2201      	movlt	r2, #1
 80068ba:	6032      	strlt	r2, [r6, #0]
 80068bc:	43bb      	bics	r3, r7
 80068be:	d112      	bne.n	80068e6 <_dtoa_r+0x9e>
 80068c0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80068c2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80068c6:	6013      	str	r3, [r2, #0]
 80068c8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80068cc:	4323      	orrs	r3, r4
 80068ce:	f000 855a 	beq.w	8007386 <_dtoa_r+0xb3e>
 80068d2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80068d4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8006b34 <_dtoa_r+0x2ec>
 80068d8:	2b00      	cmp	r3, #0
 80068da:	f000 855c 	beq.w	8007396 <_dtoa_r+0xb4e>
 80068de:	f10a 0303 	add.w	r3, sl, #3
 80068e2:	f000 bd56 	b.w	8007392 <_dtoa_r+0xb4a>
 80068e6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80068ea:	2200      	movs	r2, #0
 80068ec:	ec51 0b17 	vmov	r0, r1, d7
 80068f0:	2300      	movs	r3, #0
 80068f2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80068f6:	f7fa f90f 	bl	8000b18 <__aeabi_dcmpeq>
 80068fa:	4680      	mov	r8, r0
 80068fc:	b158      	cbz	r0, 8006916 <_dtoa_r+0xce>
 80068fe:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006900:	2301      	movs	r3, #1
 8006902:	6013      	str	r3, [r2, #0]
 8006904:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006906:	b113      	cbz	r3, 800690e <_dtoa_r+0xc6>
 8006908:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800690a:	4b86      	ldr	r3, [pc, #536]	@ (8006b24 <_dtoa_r+0x2dc>)
 800690c:	6013      	str	r3, [r2, #0]
 800690e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006b38 <_dtoa_r+0x2f0>
 8006912:	f000 bd40 	b.w	8007396 <_dtoa_r+0xb4e>
 8006916:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800691a:	aa14      	add	r2, sp, #80	@ 0x50
 800691c:	a915      	add	r1, sp, #84	@ 0x54
 800691e:	4648      	mov	r0, r9
 8006920:	f001 fa3e 	bl	8007da0 <__d2b>
 8006924:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006928:	9002      	str	r0, [sp, #8]
 800692a:	2e00      	cmp	r6, #0
 800692c:	d078      	beq.n	8006a20 <_dtoa_r+0x1d8>
 800692e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006930:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8006934:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006938:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800693c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006940:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006944:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006948:	4619      	mov	r1, r3
 800694a:	2200      	movs	r2, #0
 800694c:	4b76      	ldr	r3, [pc, #472]	@ (8006b28 <_dtoa_r+0x2e0>)
 800694e:	f7f9 fcc3 	bl	80002d8 <__aeabi_dsub>
 8006952:	a36b      	add	r3, pc, #428	@ (adr r3, 8006b00 <_dtoa_r+0x2b8>)
 8006954:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006958:	f7f9 fe76 	bl	8000648 <__aeabi_dmul>
 800695c:	a36a      	add	r3, pc, #424	@ (adr r3, 8006b08 <_dtoa_r+0x2c0>)
 800695e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006962:	f7f9 fcbb 	bl	80002dc <__adddf3>
 8006966:	4604      	mov	r4, r0
 8006968:	4630      	mov	r0, r6
 800696a:	460d      	mov	r5, r1
 800696c:	f7f9 fe02 	bl	8000574 <__aeabi_i2d>
 8006970:	a367      	add	r3, pc, #412	@ (adr r3, 8006b10 <_dtoa_r+0x2c8>)
 8006972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006976:	f7f9 fe67 	bl	8000648 <__aeabi_dmul>
 800697a:	4602      	mov	r2, r0
 800697c:	460b      	mov	r3, r1
 800697e:	4620      	mov	r0, r4
 8006980:	4629      	mov	r1, r5
 8006982:	f7f9 fcab 	bl	80002dc <__adddf3>
 8006986:	4604      	mov	r4, r0
 8006988:	460d      	mov	r5, r1
 800698a:	f7fa f90d 	bl	8000ba8 <__aeabi_d2iz>
 800698e:	2200      	movs	r2, #0
 8006990:	4607      	mov	r7, r0
 8006992:	2300      	movs	r3, #0
 8006994:	4620      	mov	r0, r4
 8006996:	4629      	mov	r1, r5
 8006998:	f7fa f8c8 	bl	8000b2c <__aeabi_dcmplt>
 800699c:	b140      	cbz	r0, 80069b0 <_dtoa_r+0x168>
 800699e:	4638      	mov	r0, r7
 80069a0:	f7f9 fde8 	bl	8000574 <__aeabi_i2d>
 80069a4:	4622      	mov	r2, r4
 80069a6:	462b      	mov	r3, r5
 80069a8:	f7fa f8b6 	bl	8000b18 <__aeabi_dcmpeq>
 80069ac:	b900      	cbnz	r0, 80069b0 <_dtoa_r+0x168>
 80069ae:	3f01      	subs	r7, #1
 80069b0:	2f16      	cmp	r7, #22
 80069b2:	d852      	bhi.n	8006a5a <_dtoa_r+0x212>
 80069b4:	4b5d      	ldr	r3, [pc, #372]	@ (8006b2c <_dtoa_r+0x2e4>)
 80069b6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80069ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069be:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80069c2:	f7fa f8b3 	bl	8000b2c <__aeabi_dcmplt>
 80069c6:	2800      	cmp	r0, #0
 80069c8:	d049      	beq.n	8006a5e <_dtoa_r+0x216>
 80069ca:	3f01      	subs	r7, #1
 80069cc:	2300      	movs	r3, #0
 80069ce:	9310      	str	r3, [sp, #64]	@ 0x40
 80069d0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80069d2:	1b9b      	subs	r3, r3, r6
 80069d4:	1e5a      	subs	r2, r3, #1
 80069d6:	bf45      	ittet	mi
 80069d8:	f1c3 0301 	rsbmi	r3, r3, #1
 80069dc:	9300      	strmi	r3, [sp, #0]
 80069de:	2300      	movpl	r3, #0
 80069e0:	2300      	movmi	r3, #0
 80069e2:	9206      	str	r2, [sp, #24]
 80069e4:	bf54      	ite	pl
 80069e6:	9300      	strpl	r3, [sp, #0]
 80069e8:	9306      	strmi	r3, [sp, #24]
 80069ea:	2f00      	cmp	r7, #0
 80069ec:	db39      	blt.n	8006a62 <_dtoa_r+0x21a>
 80069ee:	9b06      	ldr	r3, [sp, #24]
 80069f0:	970d      	str	r7, [sp, #52]	@ 0x34
 80069f2:	443b      	add	r3, r7
 80069f4:	9306      	str	r3, [sp, #24]
 80069f6:	2300      	movs	r3, #0
 80069f8:	9308      	str	r3, [sp, #32]
 80069fa:	9b07      	ldr	r3, [sp, #28]
 80069fc:	2b09      	cmp	r3, #9
 80069fe:	d863      	bhi.n	8006ac8 <_dtoa_r+0x280>
 8006a00:	2b05      	cmp	r3, #5
 8006a02:	bfc4      	itt	gt
 8006a04:	3b04      	subgt	r3, #4
 8006a06:	9307      	strgt	r3, [sp, #28]
 8006a08:	9b07      	ldr	r3, [sp, #28]
 8006a0a:	f1a3 0302 	sub.w	r3, r3, #2
 8006a0e:	bfcc      	ite	gt
 8006a10:	2400      	movgt	r4, #0
 8006a12:	2401      	movle	r4, #1
 8006a14:	2b03      	cmp	r3, #3
 8006a16:	d863      	bhi.n	8006ae0 <_dtoa_r+0x298>
 8006a18:	e8df f003 	tbb	[pc, r3]
 8006a1c:	2b375452 	.word	0x2b375452
 8006a20:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006a24:	441e      	add	r6, r3
 8006a26:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006a2a:	2b20      	cmp	r3, #32
 8006a2c:	bfc1      	itttt	gt
 8006a2e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006a32:	409f      	lslgt	r7, r3
 8006a34:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006a38:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006a3c:	bfd6      	itet	le
 8006a3e:	f1c3 0320 	rsble	r3, r3, #32
 8006a42:	ea47 0003 	orrgt.w	r0, r7, r3
 8006a46:	fa04 f003 	lslle.w	r0, r4, r3
 8006a4a:	f7f9 fd83 	bl	8000554 <__aeabi_ui2d>
 8006a4e:	2201      	movs	r2, #1
 8006a50:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006a54:	3e01      	subs	r6, #1
 8006a56:	9212      	str	r2, [sp, #72]	@ 0x48
 8006a58:	e776      	b.n	8006948 <_dtoa_r+0x100>
 8006a5a:	2301      	movs	r3, #1
 8006a5c:	e7b7      	b.n	80069ce <_dtoa_r+0x186>
 8006a5e:	9010      	str	r0, [sp, #64]	@ 0x40
 8006a60:	e7b6      	b.n	80069d0 <_dtoa_r+0x188>
 8006a62:	9b00      	ldr	r3, [sp, #0]
 8006a64:	1bdb      	subs	r3, r3, r7
 8006a66:	9300      	str	r3, [sp, #0]
 8006a68:	427b      	negs	r3, r7
 8006a6a:	9308      	str	r3, [sp, #32]
 8006a6c:	2300      	movs	r3, #0
 8006a6e:	930d      	str	r3, [sp, #52]	@ 0x34
 8006a70:	e7c3      	b.n	80069fa <_dtoa_r+0x1b2>
 8006a72:	2301      	movs	r3, #1
 8006a74:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a76:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006a78:	eb07 0b03 	add.w	fp, r7, r3
 8006a7c:	f10b 0301 	add.w	r3, fp, #1
 8006a80:	2b01      	cmp	r3, #1
 8006a82:	9303      	str	r3, [sp, #12]
 8006a84:	bfb8      	it	lt
 8006a86:	2301      	movlt	r3, #1
 8006a88:	e006      	b.n	8006a98 <_dtoa_r+0x250>
 8006a8a:	2301      	movs	r3, #1
 8006a8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a8e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	dd28      	ble.n	8006ae6 <_dtoa_r+0x29e>
 8006a94:	469b      	mov	fp, r3
 8006a96:	9303      	str	r3, [sp, #12]
 8006a98:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006a9c:	2100      	movs	r1, #0
 8006a9e:	2204      	movs	r2, #4
 8006aa0:	f102 0514 	add.w	r5, r2, #20
 8006aa4:	429d      	cmp	r5, r3
 8006aa6:	d926      	bls.n	8006af6 <_dtoa_r+0x2ae>
 8006aa8:	6041      	str	r1, [r0, #4]
 8006aaa:	4648      	mov	r0, r9
 8006aac:	f000 fd9c 	bl	80075e8 <_Balloc>
 8006ab0:	4682      	mov	sl, r0
 8006ab2:	2800      	cmp	r0, #0
 8006ab4:	d142      	bne.n	8006b3c <_dtoa_r+0x2f4>
 8006ab6:	4b1e      	ldr	r3, [pc, #120]	@ (8006b30 <_dtoa_r+0x2e8>)
 8006ab8:	4602      	mov	r2, r0
 8006aba:	f240 11af 	movw	r1, #431	@ 0x1af
 8006abe:	e6da      	b.n	8006876 <_dtoa_r+0x2e>
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	e7e3      	b.n	8006a8c <_dtoa_r+0x244>
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	e7d5      	b.n	8006a74 <_dtoa_r+0x22c>
 8006ac8:	2401      	movs	r4, #1
 8006aca:	2300      	movs	r3, #0
 8006acc:	9307      	str	r3, [sp, #28]
 8006ace:	9409      	str	r4, [sp, #36]	@ 0x24
 8006ad0:	f04f 3bff 	mov.w	fp, #4294967295
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	f8cd b00c 	str.w	fp, [sp, #12]
 8006ada:	2312      	movs	r3, #18
 8006adc:	920c      	str	r2, [sp, #48]	@ 0x30
 8006ade:	e7db      	b.n	8006a98 <_dtoa_r+0x250>
 8006ae0:	2301      	movs	r3, #1
 8006ae2:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ae4:	e7f4      	b.n	8006ad0 <_dtoa_r+0x288>
 8006ae6:	f04f 0b01 	mov.w	fp, #1
 8006aea:	f8cd b00c 	str.w	fp, [sp, #12]
 8006aee:	465b      	mov	r3, fp
 8006af0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8006af4:	e7d0      	b.n	8006a98 <_dtoa_r+0x250>
 8006af6:	3101      	adds	r1, #1
 8006af8:	0052      	lsls	r2, r2, #1
 8006afa:	e7d1      	b.n	8006aa0 <_dtoa_r+0x258>
 8006afc:	f3af 8000 	nop.w
 8006b00:	636f4361 	.word	0x636f4361
 8006b04:	3fd287a7 	.word	0x3fd287a7
 8006b08:	8b60c8b3 	.word	0x8b60c8b3
 8006b0c:	3fc68a28 	.word	0x3fc68a28
 8006b10:	509f79fb 	.word	0x509f79fb
 8006b14:	3fd34413 	.word	0x3fd34413
 8006b18:	08009e7e 	.word	0x08009e7e
 8006b1c:	08009e95 	.word	0x08009e95
 8006b20:	7ff00000 	.word	0x7ff00000
 8006b24:	08009e49 	.word	0x08009e49
 8006b28:	3ff80000 	.word	0x3ff80000
 8006b2c:	0800a048 	.word	0x0800a048
 8006b30:	08009eed 	.word	0x08009eed
 8006b34:	08009e7a 	.word	0x08009e7a
 8006b38:	08009e48 	.word	0x08009e48
 8006b3c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006b40:	6018      	str	r0, [r3, #0]
 8006b42:	9b03      	ldr	r3, [sp, #12]
 8006b44:	2b0e      	cmp	r3, #14
 8006b46:	f200 80a1 	bhi.w	8006c8c <_dtoa_r+0x444>
 8006b4a:	2c00      	cmp	r4, #0
 8006b4c:	f000 809e 	beq.w	8006c8c <_dtoa_r+0x444>
 8006b50:	2f00      	cmp	r7, #0
 8006b52:	dd33      	ble.n	8006bbc <_dtoa_r+0x374>
 8006b54:	4b9c      	ldr	r3, [pc, #624]	@ (8006dc8 <_dtoa_r+0x580>)
 8006b56:	f007 020f 	and.w	r2, r7, #15
 8006b5a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006b5e:	ed93 7b00 	vldr	d7, [r3]
 8006b62:	05f8      	lsls	r0, r7, #23
 8006b64:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006b68:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006b6c:	d516      	bpl.n	8006b9c <_dtoa_r+0x354>
 8006b6e:	4b97      	ldr	r3, [pc, #604]	@ (8006dcc <_dtoa_r+0x584>)
 8006b70:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006b74:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006b78:	f7f9 fe90 	bl	800089c <__aeabi_ddiv>
 8006b7c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006b80:	f004 040f 	and.w	r4, r4, #15
 8006b84:	2603      	movs	r6, #3
 8006b86:	4d91      	ldr	r5, [pc, #580]	@ (8006dcc <_dtoa_r+0x584>)
 8006b88:	b954      	cbnz	r4, 8006ba0 <_dtoa_r+0x358>
 8006b8a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006b8e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006b92:	f7f9 fe83 	bl	800089c <__aeabi_ddiv>
 8006b96:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006b9a:	e028      	b.n	8006bee <_dtoa_r+0x3a6>
 8006b9c:	2602      	movs	r6, #2
 8006b9e:	e7f2      	b.n	8006b86 <_dtoa_r+0x33e>
 8006ba0:	07e1      	lsls	r1, r4, #31
 8006ba2:	d508      	bpl.n	8006bb6 <_dtoa_r+0x36e>
 8006ba4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006ba8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006bac:	f7f9 fd4c 	bl	8000648 <__aeabi_dmul>
 8006bb0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006bb4:	3601      	adds	r6, #1
 8006bb6:	1064      	asrs	r4, r4, #1
 8006bb8:	3508      	adds	r5, #8
 8006bba:	e7e5      	b.n	8006b88 <_dtoa_r+0x340>
 8006bbc:	f000 80af 	beq.w	8006d1e <_dtoa_r+0x4d6>
 8006bc0:	427c      	negs	r4, r7
 8006bc2:	4b81      	ldr	r3, [pc, #516]	@ (8006dc8 <_dtoa_r+0x580>)
 8006bc4:	4d81      	ldr	r5, [pc, #516]	@ (8006dcc <_dtoa_r+0x584>)
 8006bc6:	f004 020f 	and.w	r2, r4, #15
 8006bca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006bce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bd2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006bd6:	f7f9 fd37 	bl	8000648 <__aeabi_dmul>
 8006bda:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006bde:	1124      	asrs	r4, r4, #4
 8006be0:	2300      	movs	r3, #0
 8006be2:	2602      	movs	r6, #2
 8006be4:	2c00      	cmp	r4, #0
 8006be6:	f040 808f 	bne.w	8006d08 <_dtoa_r+0x4c0>
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d1d3      	bne.n	8006b96 <_dtoa_r+0x34e>
 8006bee:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006bf0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	f000 8094 	beq.w	8006d22 <_dtoa_r+0x4da>
 8006bfa:	4b75      	ldr	r3, [pc, #468]	@ (8006dd0 <_dtoa_r+0x588>)
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	4620      	mov	r0, r4
 8006c00:	4629      	mov	r1, r5
 8006c02:	f7f9 ff93 	bl	8000b2c <__aeabi_dcmplt>
 8006c06:	2800      	cmp	r0, #0
 8006c08:	f000 808b 	beq.w	8006d22 <_dtoa_r+0x4da>
 8006c0c:	9b03      	ldr	r3, [sp, #12]
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	f000 8087 	beq.w	8006d22 <_dtoa_r+0x4da>
 8006c14:	f1bb 0f00 	cmp.w	fp, #0
 8006c18:	dd34      	ble.n	8006c84 <_dtoa_r+0x43c>
 8006c1a:	4620      	mov	r0, r4
 8006c1c:	4b6d      	ldr	r3, [pc, #436]	@ (8006dd4 <_dtoa_r+0x58c>)
 8006c1e:	2200      	movs	r2, #0
 8006c20:	4629      	mov	r1, r5
 8006c22:	f7f9 fd11 	bl	8000648 <__aeabi_dmul>
 8006c26:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006c2a:	f107 38ff 	add.w	r8, r7, #4294967295
 8006c2e:	3601      	adds	r6, #1
 8006c30:	465c      	mov	r4, fp
 8006c32:	4630      	mov	r0, r6
 8006c34:	f7f9 fc9e 	bl	8000574 <__aeabi_i2d>
 8006c38:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006c3c:	f7f9 fd04 	bl	8000648 <__aeabi_dmul>
 8006c40:	4b65      	ldr	r3, [pc, #404]	@ (8006dd8 <_dtoa_r+0x590>)
 8006c42:	2200      	movs	r2, #0
 8006c44:	f7f9 fb4a 	bl	80002dc <__adddf3>
 8006c48:	4605      	mov	r5, r0
 8006c4a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006c4e:	2c00      	cmp	r4, #0
 8006c50:	d16a      	bne.n	8006d28 <_dtoa_r+0x4e0>
 8006c52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c56:	4b61      	ldr	r3, [pc, #388]	@ (8006ddc <_dtoa_r+0x594>)
 8006c58:	2200      	movs	r2, #0
 8006c5a:	f7f9 fb3d 	bl	80002d8 <__aeabi_dsub>
 8006c5e:	4602      	mov	r2, r0
 8006c60:	460b      	mov	r3, r1
 8006c62:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006c66:	462a      	mov	r2, r5
 8006c68:	4633      	mov	r3, r6
 8006c6a:	f7f9 ff7d 	bl	8000b68 <__aeabi_dcmpgt>
 8006c6e:	2800      	cmp	r0, #0
 8006c70:	f040 8298 	bne.w	80071a4 <_dtoa_r+0x95c>
 8006c74:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c78:	462a      	mov	r2, r5
 8006c7a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006c7e:	f7f9 ff55 	bl	8000b2c <__aeabi_dcmplt>
 8006c82:	bb38      	cbnz	r0, 8006cd4 <_dtoa_r+0x48c>
 8006c84:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8006c88:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006c8c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	f2c0 8157 	blt.w	8006f42 <_dtoa_r+0x6fa>
 8006c94:	2f0e      	cmp	r7, #14
 8006c96:	f300 8154 	bgt.w	8006f42 <_dtoa_r+0x6fa>
 8006c9a:	4b4b      	ldr	r3, [pc, #300]	@ (8006dc8 <_dtoa_r+0x580>)
 8006c9c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006ca0:	ed93 7b00 	vldr	d7, [r3]
 8006ca4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	ed8d 7b00 	vstr	d7, [sp]
 8006cac:	f280 80e5 	bge.w	8006e7a <_dtoa_r+0x632>
 8006cb0:	9b03      	ldr	r3, [sp, #12]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	f300 80e1 	bgt.w	8006e7a <_dtoa_r+0x632>
 8006cb8:	d10c      	bne.n	8006cd4 <_dtoa_r+0x48c>
 8006cba:	4b48      	ldr	r3, [pc, #288]	@ (8006ddc <_dtoa_r+0x594>)
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	ec51 0b17 	vmov	r0, r1, d7
 8006cc2:	f7f9 fcc1 	bl	8000648 <__aeabi_dmul>
 8006cc6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006cca:	f7f9 ff43 	bl	8000b54 <__aeabi_dcmpge>
 8006cce:	2800      	cmp	r0, #0
 8006cd0:	f000 8266 	beq.w	80071a0 <_dtoa_r+0x958>
 8006cd4:	2400      	movs	r4, #0
 8006cd6:	4625      	mov	r5, r4
 8006cd8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006cda:	4656      	mov	r6, sl
 8006cdc:	ea6f 0803 	mvn.w	r8, r3
 8006ce0:	2700      	movs	r7, #0
 8006ce2:	4621      	mov	r1, r4
 8006ce4:	4648      	mov	r0, r9
 8006ce6:	f000 fcbf 	bl	8007668 <_Bfree>
 8006cea:	2d00      	cmp	r5, #0
 8006cec:	f000 80bd 	beq.w	8006e6a <_dtoa_r+0x622>
 8006cf0:	b12f      	cbz	r7, 8006cfe <_dtoa_r+0x4b6>
 8006cf2:	42af      	cmp	r7, r5
 8006cf4:	d003      	beq.n	8006cfe <_dtoa_r+0x4b6>
 8006cf6:	4639      	mov	r1, r7
 8006cf8:	4648      	mov	r0, r9
 8006cfa:	f000 fcb5 	bl	8007668 <_Bfree>
 8006cfe:	4629      	mov	r1, r5
 8006d00:	4648      	mov	r0, r9
 8006d02:	f000 fcb1 	bl	8007668 <_Bfree>
 8006d06:	e0b0      	b.n	8006e6a <_dtoa_r+0x622>
 8006d08:	07e2      	lsls	r2, r4, #31
 8006d0a:	d505      	bpl.n	8006d18 <_dtoa_r+0x4d0>
 8006d0c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006d10:	f7f9 fc9a 	bl	8000648 <__aeabi_dmul>
 8006d14:	3601      	adds	r6, #1
 8006d16:	2301      	movs	r3, #1
 8006d18:	1064      	asrs	r4, r4, #1
 8006d1a:	3508      	adds	r5, #8
 8006d1c:	e762      	b.n	8006be4 <_dtoa_r+0x39c>
 8006d1e:	2602      	movs	r6, #2
 8006d20:	e765      	b.n	8006bee <_dtoa_r+0x3a6>
 8006d22:	9c03      	ldr	r4, [sp, #12]
 8006d24:	46b8      	mov	r8, r7
 8006d26:	e784      	b.n	8006c32 <_dtoa_r+0x3ea>
 8006d28:	4b27      	ldr	r3, [pc, #156]	@ (8006dc8 <_dtoa_r+0x580>)
 8006d2a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006d2c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006d30:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006d34:	4454      	add	r4, sl
 8006d36:	2900      	cmp	r1, #0
 8006d38:	d054      	beq.n	8006de4 <_dtoa_r+0x59c>
 8006d3a:	4929      	ldr	r1, [pc, #164]	@ (8006de0 <_dtoa_r+0x598>)
 8006d3c:	2000      	movs	r0, #0
 8006d3e:	f7f9 fdad 	bl	800089c <__aeabi_ddiv>
 8006d42:	4633      	mov	r3, r6
 8006d44:	462a      	mov	r2, r5
 8006d46:	f7f9 fac7 	bl	80002d8 <__aeabi_dsub>
 8006d4a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006d4e:	4656      	mov	r6, sl
 8006d50:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d54:	f7f9 ff28 	bl	8000ba8 <__aeabi_d2iz>
 8006d58:	4605      	mov	r5, r0
 8006d5a:	f7f9 fc0b 	bl	8000574 <__aeabi_i2d>
 8006d5e:	4602      	mov	r2, r0
 8006d60:	460b      	mov	r3, r1
 8006d62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d66:	f7f9 fab7 	bl	80002d8 <__aeabi_dsub>
 8006d6a:	3530      	adds	r5, #48	@ 0x30
 8006d6c:	4602      	mov	r2, r0
 8006d6e:	460b      	mov	r3, r1
 8006d70:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006d74:	f806 5b01 	strb.w	r5, [r6], #1
 8006d78:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006d7c:	f7f9 fed6 	bl	8000b2c <__aeabi_dcmplt>
 8006d80:	2800      	cmp	r0, #0
 8006d82:	d172      	bne.n	8006e6a <_dtoa_r+0x622>
 8006d84:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006d88:	4911      	ldr	r1, [pc, #68]	@ (8006dd0 <_dtoa_r+0x588>)
 8006d8a:	2000      	movs	r0, #0
 8006d8c:	f7f9 faa4 	bl	80002d8 <__aeabi_dsub>
 8006d90:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006d94:	f7f9 feca 	bl	8000b2c <__aeabi_dcmplt>
 8006d98:	2800      	cmp	r0, #0
 8006d9a:	f040 80b4 	bne.w	8006f06 <_dtoa_r+0x6be>
 8006d9e:	42a6      	cmp	r6, r4
 8006da0:	f43f af70 	beq.w	8006c84 <_dtoa_r+0x43c>
 8006da4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006da8:	4b0a      	ldr	r3, [pc, #40]	@ (8006dd4 <_dtoa_r+0x58c>)
 8006daa:	2200      	movs	r2, #0
 8006dac:	f7f9 fc4c 	bl	8000648 <__aeabi_dmul>
 8006db0:	4b08      	ldr	r3, [pc, #32]	@ (8006dd4 <_dtoa_r+0x58c>)
 8006db2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006db6:	2200      	movs	r2, #0
 8006db8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006dbc:	f7f9 fc44 	bl	8000648 <__aeabi_dmul>
 8006dc0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006dc4:	e7c4      	b.n	8006d50 <_dtoa_r+0x508>
 8006dc6:	bf00      	nop
 8006dc8:	0800a048 	.word	0x0800a048
 8006dcc:	0800a020 	.word	0x0800a020
 8006dd0:	3ff00000 	.word	0x3ff00000
 8006dd4:	40240000 	.word	0x40240000
 8006dd8:	401c0000 	.word	0x401c0000
 8006ddc:	40140000 	.word	0x40140000
 8006de0:	3fe00000 	.word	0x3fe00000
 8006de4:	4631      	mov	r1, r6
 8006de6:	4628      	mov	r0, r5
 8006de8:	f7f9 fc2e 	bl	8000648 <__aeabi_dmul>
 8006dec:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006df0:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006df2:	4656      	mov	r6, sl
 8006df4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006df8:	f7f9 fed6 	bl	8000ba8 <__aeabi_d2iz>
 8006dfc:	4605      	mov	r5, r0
 8006dfe:	f7f9 fbb9 	bl	8000574 <__aeabi_i2d>
 8006e02:	4602      	mov	r2, r0
 8006e04:	460b      	mov	r3, r1
 8006e06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006e0a:	f7f9 fa65 	bl	80002d8 <__aeabi_dsub>
 8006e0e:	3530      	adds	r5, #48	@ 0x30
 8006e10:	f806 5b01 	strb.w	r5, [r6], #1
 8006e14:	4602      	mov	r2, r0
 8006e16:	460b      	mov	r3, r1
 8006e18:	42a6      	cmp	r6, r4
 8006e1a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006e1e:	f04f 0200 	mov.w	r2, #0
 8006e22:	d124      	bne.n	8006e6e <_dtoa_r+0x626>
 8006e24:	4baf      	ldr	r3, [pc, #700]	@ (80070e4 <_dtoa_r+0x89c>)
 8006e26:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006e2a:	f7f9 fa57 	bl	80002dc <__adddf3>
 8006e2e:	4602      	mov	r2, r0
 8006e30:	460b      	mov	r3, r1
 8006e32:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006e36:	f7f9 fe97 	bl	8000b68 <__aeabi_dcmpgt>
 8006e3a:	2800      	cmp	r0, #0
 8006e3c:	d163      	bne.n	8006f06 <_dtoa_r+0x6be>
 8006e3e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006e42:	49a8      	ldr	r1, [pc, #672]	@ (80070e4 <_dtoa_r+0x89c>)
 8006e44:	2000      	movs	r0, #0
 8006e46:	f7f9 fa47 	bl	80002d8 <__aeabi_dsub>
 8006e4a:	4602      	mov	r2, r0
 8006e4c:	460b      	mov	r3, r1
 8006e4e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006e52:	f7f9 fe6b 	bl	8000b2c <__aeabi_dcmplt>
 8006e56:	2800      	cmp	r0, #0
 8006e58:	f43f af14 	beq.w	8006c84 <_dtoa_r+0x43c>
 8006e5c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006e5e:	1e73      	subs	r3, r6, #1
 8006e60:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006e62:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006e66:	2b30      	cmp	r3, #48	@ 0x30
 8006e68:	d0f8      	beq.n	8006e5c <_dtoa_r+0x614>
 8006e6a:	4647      	mov	r7, r8
 8006e6c:	e03b      	b.n	8006ee6 <_dtoa_r+0x69e>
 8006e6e:	4b9e      	ldr	r3, [pc, #632]	@ (80070e8 <_dtoa_r+0x8a0>)
 8006e70:	f7f9 fbea 	bl	8000648 <__aeabi_dmul>
 8006e74:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006e78:	e7bc      	b.n	8006df4 <_dtoa_r+0x5ac>
 8006e7a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006e7e:	4656      	mov	r6, sl
 8006e80:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006e84:	4620      	mov	r0, r4
 8006e86:	4629      	mov	r1, r5
 8006e88:	f7f9 fd08 	bl	800089c <__aeabi_ddiv>
 8006e8c:	f7f9 fe8c 	bl	8000ba8 <__aeabi_d2iz>
 8006e90:	4680      	mov	r8, r0
 8006e92:	f7f9 fb6f 	bl	8000574 <__aeabi_i2d>
 8006e96:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006e9a:	f7f9 fbd5 	bl	8000648 <__aeabi_dmul>
 8006e9e:	4602      	mov	r2, r0
 8006ea0:	460b      	mov	r3, r1
 8006ea2:	4620      	mov	r0, r4
 8006ea4:	4629      	mov	r1, r5
 8006ea6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006eaa:	f7f9 fa15 	bl	80002d8 <__aeabi_dsub>
 8006eae:	f806 4b01 	strb.w	r4, [r6], #1
 8006eb2:	9d03      	ldr	r5, [sp, #12]
 8006eb4:	eba6 040a 	sub.w	r4, r6, sl
 8006eb8:	42a5      	cmp	r5, r4
 8006eba:	4602      	mov	r2, r0
 8006ebc:	460b      	mov	r3, r1
 8006ebe:	d133      	bne.n	8006f28 <_dtoa_r+0x6e0>
 8006ec0:	f7f9 fa0c 	bl	80002dc <__adddf3>
 8006ec4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006ec8:	4604      	mov	r4, r0
 8006eca:	460d      	mov	r5, r1
 8006ecc:	f7f9 fe4c 	bl	8000b68 <__aeabi_dcmpgt>
 8006ed0:	b9c0      	cbnz	r0, 8006f04 <_dtoa_r+0x6bc>
 8006ed2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006ed6:	4620      	mov	r0, r4
 8006ed8:	4629      	mov	r1, r5
 8006eda:	f7f9 fe1d 	bl	8000b18 <__aeabi_dcmpeq>
 8006ede:	b110      	cbz	r0, 8006ee6 <_dtoa_r+0x69e>
 8006ee0:	f018 0f01 	tst.w	r8, #1
 8006ee4:	d10e      	bne.n	8006f04 <_dtoa_r+0x6bc>
 8006ee6:	9902      	ldr	r1, [sp, #8]
 8006ee8:	4648      	mov	r0, r9
 8006eea:	f000 fbbd 	bl	8007668 <_Bfree>
 8006eee:	2300      	movs	r3, #0
 8006ef0:	7033      	strb	r3, [r6, #0]
 8006ef2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006ef4:	3701      	adds	r7, #1
 8006ef6:	601f      	str	r7, [r3, #0]
 8006ef8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	f000 824b 	beq.w	8007396 <_dtoa_r+0xb4e>
 8006f00:	601e      	str	r6, [r3, #0]
 8006f02:	e248      	b.n	8007396 <_dtoa_r+0xb4e>
 8006f04:	46b8      	mov	r8, r7
 8006f06:	4633      	mov	r3, r6
 8006f08:	461e      	mov	r6, r3
 8006f0a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006f0e:	2a39      	cmp	r2, #57	@ 0x39
 8006f10:	d106      	bne.n	8006f20 <_dtoa_r+0x6d8>
 8006f12:	459a      	cmp	sl, r3
 8006f14:	d1f8      	bne.n	8006f08 <_dtoa_r+0x6c0>
 8006f16:	2230      	movs	r2, #48	@ 0x30
 8006f18:	f108 0801 	add.w	r8, r8, #1
 8006f1c:	f88a 2000 	strb.w	r2, [sl]
 8006f20:	781a      	ldrb	r2, [r3, #0]
 8006f22:	3201      	adds	r2, #1
 8006f24:	701a      	strb	r2, [r3, #0]
 8006f26:	e7a0      	b.n	8006e6a <_dtoa_r+0x622>
 8006f28:	4b6f      	ldr	r3, [pc, #444]	@ (80070e8 <_dtoa_r+0x8a0>)
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	f7f9 fb8c 	bl	8000648 <__aeabi_dmul>
 8006f30:	2200      	movs	r2, #0
 8006f32:	2300      	movs	r3, #0
 8006f34:	4604      	mov	r4, r0
 8006f36:	460d      	mov	r5, r1
 8006f38:	f7f9 fdee 	bl	8000b18 <__aeabi_dcmpeq>
 8006f3c:	2800      	cmp	r0, #0
 8006f3e:	d09f      	beq.n	8006e80 <_dtoa_r+0x638>
 8006f40:	e7d1      	b.n	8006ee6 <_dtoa_r+0x69e>
 8006f42:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006f44:	2a00      	cmp	r2, #0
 8006f46:	f000 80ea 	beq.w	800711e <_dtoa_r+0x8d6>
 8006f4a:	9a07      	ldr	r2, [sp, #28]
 8006f4c:	2a01      	cmp	r2, #1
 8006f4e:	f300 80cd 	bgt.w	80070ec <_dtoa_r+0x8a4>
 8006f52:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006f54:	2a00      	cmp	r2, #0
 8006f56:	f000 80c1 	beq.w	80070dc <_dtoa_r+0x894>
 8006f5a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006f5e:	9c08      	ldr	r4, [sp, #32]
 8006f60:	9e00      	ldr	r6, [sp, #0]
 8006f62:	9a00      	ldr	r2, [sp, #0]
 8006f64:	441a      	add	r2, r3
 8006f66:	9200      	str	r2, [sp, #0]
 8006f68:	9a06      	ldr	r2, [sp, #24]
 8006f6a:	2101      	movs	r1, #1
 8006f6c:	441a      	add	r2, r3
 8006f6e:	4648      	mov	r0, r9
 8006f70:	9206      	str	r2, [sp, #24]
 8006f72:	f000 fc77 	bl	8007864 <__i2b>
 8006f76:	4605      	mov	r5, r0
 8006f78:	b166      	cbz	r6, 8006f94 <_dtoa_r+0x74c>
 8006f7a:	9b06      	ldr	r3, [sp, #24]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	dd09      	ble.n	8006f94 <_dtoa_r+0x74c>
 8006f80:	42b3      	cmp	r3, r6
 8006f82:	9a00      	ldr	r2, [sp, #0]
 8006f84:	bfa8      	it	ge
 8006f86:	4633      	movge	r3, r6
 8006f88:	1ad2      	subs	r2, r2, r3
 8006f8a:	9200      	str	r2, [sp, #0]
 8006f8c:	9a06      	ldr	r2, [sp, #24]
 8006f8e:	1af6      	subs	r6, r6, r3
 8006f90:	1ad3      	subs	r3, r2, r3
 8006f92:	9306      	str	r3, [sp, #24]
 8006f94:	9b08      	ldr	r3, [sp, #32]
 8006f96:	b30b      	cbz	r3, 8006fdc <_dtoa_r+0x794>
 8006f98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	f000 80c6 	beq.w	800712c <_dtoa_r+0x8e4>
 8006fa0:	2c00      	cmp	r4, #0
 8006fa2:	f000 80c0 	beq.w	8007126 <_dtoa_r+0x8de>
 8006fa6:	4629      	mov	r1, r5
 8006fa8:	4622      	mov	r2, r4
 8006faa:	4648      	mov	r0, r9
 8006fac:	f000 fd12 	bl	80079d4 <__pow5mult>
 8006fb0:	9a02      	ldr	r2, [sp, #8]
 8006fb2:	4601      	mov	r1, r0
 8006fb4:	4605      	mov	r5, r0
 8006fb6:	4648      	mov	r0, r9
 8006fb8:	f000 fc6a 	bl	8007890 <__multiply>
 8006fbc:	9902      	ldr	r1, [sp, #8]
 8006fbe:	4680      	mov	r8, r0
 8006fc0:	4648      	mov	r0, r9
 8006fc2:	f000 fb51 	bl	8007668 <_Bfree>
 8006fc6:	9b08      	ldr	r3, [sp, #32]
 8006fc8:	1b1b      	subs	r3, r3, r4
 8006fca:	9308      	str	r3, [sp, #32]
 8006fcc:	f000 80b1 	beq.w	8007132 <_dtoa_r+0x8ea>
 8006fd0:	9a08      	ldr	r2, [sp, #32]
 8006fd2:	4641      	mov	r1, r8
 8006fd4:	4648      	mov	r0, r9
 8006fd6:	f000 fcfd 	bl	80079d4 <__pow5mult>
 8006fda:	9002      	str	r0, [sp, #8]
 8006fdc:	2101      	movs	r1, #1
 8006fde:	4648      	mov	r0, r9
 8006fe0:	f000 fc40 	bl	8007864 <__i2b>
 8006fe4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006fe6:	4604      	mov	r4, r0
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	f000 81d8 	beq.w	800739e <_dtoa_r+0xb56>
 8006fee:	461a      	mov	r2, r3
 8006ff0:	4601      	mov	r1, r0
 8006ff2:	4648      	mov	r0, r9
 8006ff4:	f000 fcee 	bl	80079d4 <__pow5mult>
 8006ff8:	9b07      	ldr	r3, [sp, #28]
 8006ffa:	2b01      	cmp	r3, #1
 8006ffc:	4604      	mov	r4, r0
 8006ffe:	f300 809f 	bgt.w	8007140 <_dtoa_r+0x8f8>
 8007002:	9b04      	ldr	r3, [sp, #16]
 8007004:	2b00      	cmp	r3, #0
 8007006:	f040 8097 	bne.w	8007138 <_dtoa_r+0x8f0>
 800700a:	9b05      	ldr	r3, [sp, #20]
 800700c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007010:	2b00      	cmp	r3, #0
 8007012:	f040 8093 	bne.w	800713c <_dtoa_r+0x8f4>
 8007016:	9b05      	ldr	r3, [sp, #20]
 8007018:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800701c:	0d1b      	lsrs	r3, r3, #20
 800701e:	051b      	lsls	r3, r3, #20
 8007020:	b133      	cbz	r3, 8007030 <_dtoa_r+0x7e8>
 8007022:	9b00      	ldr	r3, [sp, #0]
 8007024:	3301      	adds	r3, #1
 8007026:	9300      	str	r3, [sp, #0]
 8007028:	9b06      	ldr	r3, [sp, #24]
 800702a:	3301      	adds	r3, #1
 800702c:	9306      	str	r3, [sp, #24]
 800702e:	2301      	movs	r3, #1
 8007030:	9308      	str	r3, [sp, #32]
 8007032:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007034:	2b00      	cmp	r3, #0
 8007036:	f000 81b8 	beq.w	80073aa <_dtoa_r+0xb62>
 800703a:	6923      	ldr	r3, [r4, #16]
 800703c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007040:	6918      	ldr	r0, [r3, #16]
 8007042:	f000 fbc3 	bl	80077cc <__hi0bits>
 8007046:	f1c0 0020 	rsb	r0, r0, #32
 800704a:	9b06      	ldr	r3, [sp, #24]
 800704c:	4418      	add	r0, r3
 800704e:	f010 001f 	ands.w	r0, r0, #31
 8007052:	f000 8082 	beq.w	800715a <_dtoa_r+0x912>
 8007056:	f1c0 0320 	rsb	r3, r0, #32
 800705a:	2b04      	cmp	r3, #4
 800705c:	dd73      	ble.n	8007146 <_dtoa_r+0x8fe>
 800705e:	9b00      	ldr	r3, [sp, #0]
 8007060:	f1c0 001c 	rsb	r0, r0, #28
 8007064:	4403      	add	r3, r0
 8007066:	9300      	str	r3, [sp, #0]
 8007068:	9b06      	ldr	r3, [sp, #24]
 800706a:	4403      	add	r3, r0
 800706c:	4406      	add	r6, r0
 800706e:	9306      	str	r3, [sp, #24]
 8007070:	9b00      	ldr	r3, [sp, #0]
 8007072:	2b00      	cmp	r3, #0
 8007074:	dd05      	ble.n	8007082 <_dtoa_r+0x83a>
 8007076:	9902      	ldr	r1, [sp, #8]
 8007078:	461a      	mov	r2, r3
 800707a:	4648      	mov	r0, r9
 800707c:	f000 fd04 	bl	8007a88 <__lshift>
 8007080:	9002      	str	r0, [sp, #8]
 8007082:	9b06      	ldr	r3, [sp, #24]
 8007084:	2b00      	cmp	r3, #0
 8007086:	dd05      	ble.n	8007094 <_dtoa_r+0x84c>
 8007088:	4621      	mov	r1, r4
 800708a:	461a      	mov	r2, r3
 800708c:	4648      	mov	r0, r9
 800708e:	f000 fcfb 	bl	8007a88 <__lshift>
 8007092:	4604      	mov	r4, r0
 8007094:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007096:	2b00      	cmp	r3, #0
 8007098:	d061      	beq.n	800715e <_dtoa_r+0x916>
 800709a:	9802      	ldr	r0, [sp, #8]
 800709c:	4621      	mov	r1, r4
 800709e:	f000 fd5f 	bl	8007b60 <__mcmp>
 80070a2:	2800      	cmp	r0, #0
 80070a4:	da5b      	bge.n	800715e <_dtoa_r+0x916>
 80070a6:	2300      	movs	r3, #0
 80070a8:	9902      	ldr	r1, [sp, #8]
 80070aa:	220a      	movs	r2, #10
 80070ac:	4648      	mov	r0, r9
 80070ae:	f000 fafd 	bl	80076ac <__multadd>
 80070b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070b4:	9002      	str	r0, [sp, #8]
 80070b6:	f107 38ff 	add.w	r8, r7, #4294967295
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	f000 8177 	beq.w	80073ae <_dtoa_r+0xb66>
 80070c0:	4629      	mov	r1, r5
 80070c2:	2300      	movs	r3, #0
 80070c4:	220a      	movs	r2, #10
 80070c6:	4648      	mov	r0, r9
 80070c8:	f000 faf0 	bl	80076ac <__multadd>
 80070cc:	f1bb 0f00 	cmp.w	fp, #0
 80070d0:	4605      	mov	r5, r0
 80070d2:	dc6f      	bgt.n	80071b4 <_dtoa_r+0x96c>
 80070d4:	9b07      	ldr	r3, [sp, #28]
 80070d6:	2b02      	cmp	r3, #2
 80070d8:	dc49      	bgt.n	800716e <_dtoa_r+0x926>
 80070da:	e06b      	b.n	80071b4 <_dtoa_r+0x96c>
 80070dc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80070de:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80070e2:	e73c      	b.n	8006f5e <_dtoa_r+0x716>
 80070e4:	3fe00000 	.word	0x3fe00000
 80070e8:	40240000 	.word	0x40240000
 80070ec:	9b03      	ldr	r3, [sp, #12]
 80070ee:	1e5c      	subs	r4, r3, #1
 80070f0:	9b08      	ldr	r3, [sp, #32]
 80070f2:	42a3      	cmp	r3, r4
 80070f4:	db09      	blt.n	800710a <_dtoa_r+0x8c2>
 80070f6:	1b1c      	subs	r4, r3, r4
 80070f8:	9b03      	ldr	r3, [sp, #12]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	f6bf af30 	bge.w	8006f60 <_dtoa_r+0x718>
 8007100:	9b00      	ldr	r3, [sp, #0]
 8007102:	9a03      	ldr	r2, [sp, #12]
 8007104:	1a9e      	subs	r6, r3, r2
 8007106:	2300      	movs	r3, #0
 8007108:	e72b      	b.n	8006f62 <_dtoa_r+0x71a>
 800710a:	9b08      	ldr	r3, [sp, #32]
 800710c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800710e:	9408      	str	r4, [sp, #32]
 8007110:	1ae3      	subs	r3, r4, r3
 8007112:	441a      	add	r2, r3
 8007114:	9e00      	ldr	r6, [sp, #0]
 8007116:	9b03      	ldr	r3, [sp, #12]
 8007118:	920d      	str	r2, [sp, #52]	@ 0x34
 800711a:	2400      	movs	r4, #0
 800711c:	e721      	b.n	8006f62 <_dtoa_r+0x71a>
 800711e:	9c08      	ldr	r4, [sp, #32]
 8007120:	9e00      	ldr	r6, [sp, #0]
 8007122:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8007124:	e728      	b.n	8006f78 <_dtoa_r+0x730>
 8007126:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800712a:	e751      	b.n	8006fd0 <_dtoa_r+0x788>
 800712c:	9a08      	ldr	r2, [sp, #32]
 800712e:	9902      	ldr	r1, [sp, #8]
 8007130:	e750      	b.n	8006fd4 <_dtoa_r+0x78c>
 8007132:	f8cd 8008 	str.w	r8, [sp, #8]
 8007136:	e751      	b.n	8006fdc <_dtoa_r+0x794>
 8007138:	2300      	movs	r3, #0
 800713a:	e779      	b.n	8007030 <_dtoa_r+0x7e8>
 800713c:	9b04      	ldr	r3, [sp, #16]
 800713e:	e777      	b.n	8007030 <_dtoa_r+0x7e8>
 8007140:	2300      	movs	r3, #0
 8007142:	9308      	str	r3, [sp, #32]
 8007144:	e779      	b.n	800703a <_dtoa_r+0x7f2>
 8007146:	d093      	beq.n	8007070 <_dtoa_r+0x828>
 8007148:	9a00      	ldr	r2, [sp, #0]
 800714a:	331c      	adds	r3, #28
 800714c:	441a      	add	r2, r3
 800714e:	9200      	str	r2, [sp, #0]
 8007150:	9a06      	ldr	r2, [sp, #24]
 8007152:	441a      	add	r2, r3
 8007154:	441e      	add	r6, r3
 8007156:	9206      	str	r2, [sp, #24]
 8007158:	e78a      	b.n	8007070 <_dtoa_r+0x828>
 800715a:	4603      	mov	r3, r0
 800715c:	e7f4      	b.n	8007148 <_dtoa_r+0x900>
 800715e:	9b03      	ldr	r3, [sp, #12]
 8007160:	2b00      	cmp	r3, #0
 8007162:	46b8      	mov	r8, r7
 8007164:	dc20      	bgt.n	80071a8 <_dtoa_r+0x960>
 8007166:	469b      	mov	fp, r3
 8007168:	9b07      	ldr	r3, [sp, #28]
 800716a:	2b02      	cmp	r3, #2
 800716c:	dd1e      	ble.n	80071ac <_dtoa_r+0x964>
 800716e:	f1bb 0f00 	cmp.w	fp, #0
 8007172:	f47f adb1 	bne.w	8006cd8 <_dtoa_r+0x490>
 8007176:	4621      	mov	r1, r4
 8007178:	465b      	mov	r3, fp
 800717a:	2205      	movs	r2, #5
 800717c:	4648      	mov	r0, r9
 800717e:	f000 fa95 	bl	80076ac <__multadd>
 8007182:	4601      	mov	r1, r0
 8007184:	4604      	mov	r4, r0
 8007186:	9802      	ldr	r0, [sp, #8]
 8007188:	f000 fcea 	bl	8007b60 <__mcmp>
 800718c:	2800      	cmp	r0, #0
 800718e:	f77f ada3 	ble.w	8006cd8 <_dtoa_r+0x490>
 8007192:	4656      	mov	r6, sl
 8007194:	2331      	movs	r3, #49	@ 0x31
 8007196:	f806 3b01 	strb.w	r3, [r6], #1
 800719a:	f108 0801 	add.w	r8, r8, #1
 800719e:	e59f      	b.n	8006ce0 <_dtoa_r+0x498>
 80071a0:	9c03      	ldr	r4, [sp, #12]
 80071a2:	46b8      	mov	r8, r7
 80071a4:	4625      	mov	r5, r4
 80071a6:	e7f4      	b.n	8007192 <_dtoa_r+0x94a>
 80071a8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80071ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	f000 8101 	beq.w	80073b6 <_dtoa_r+0xb6e>
 80071b4:	2e00      	cmp	r6, #0
 80071b6:	dd05      	ble.n	80071c4 <_dtoa_r+0x97c>
 80071b8:	4629      	mov	r1, r5
 80071ba:	4632      	mov	r2, r6
 80071bc:	4648      	mov	r0, r9
 80071be:	f000 fc63 	bl	8007a88 <__lshift>
 80071c2:	4605      	mov	r5, r0
 80071c4:	9b08      	ldr	r3, [sp, #32]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d05c      	beq.n	8007284 <_dtoa_r+0xa3c>
 80071ca:	6869      	ldr	r1, [r5, #4]
 80071cc:	4648      	mov	r0, r9
 80071ce:	f000 fa0b 	bl	80075e8 <_Balloc>
 80071d2:	4606      	mov	r6, r0
 80071d4:	b928      	cbnz	r0, 80071e2 <_dtoa_r+0x99a>
 80071d6:	4b82      	ldr	r3, [pc, #520]	@ (80073e0 <_dtoa_r+0xb98>)
 80071d8:	4602      	mov	r2, r0
 80071da:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80071de:	f7ff bb4a 	b.w	8006876 <_dtoa_r+0x2e>
 80071e2:	692a      	ldr	r2, [r5, #16]
 80071e4:	3202      	adds	r2, #2
 80071e6:	0092      	lsls	r2, r2, #2
 80071e8:	f105 010c 	add.w	r1, r5, #12
 80071ec:	300c      	adds	r0, #12
 80071ee:	f001 ff69 	bl	80090c4 <memcpy>
 80071f2:	2201      	movs	r2, #1
 80071f4:	4631      	mov	r1, r6
 80071f6:	4648      	mov	r0, r9
 80071f8:	f000 fc46 	bl	8007a88 <__lshift>
 80071fc:	f10a 0301 	add.w	r3, sl, #1
 8007200:	9300      	str	r3, [sp, #0]
 8007202:	eb0a 030b 	add.w	r3, sl, fp
 8007206:	9308      	str	r3, [sp, #32]
 8007208:	9b04      	ldr	r3, [sp, #16]
 800720a:	f003 0301 	and.w	r3, r3, #1
 800720e:	462f      	mov	r7, r5
 8007210:	9306      	str	r3, [sp, #24]
 8007212:	4605      	mov	r5, r0
 8007214:	9b00      	ldr	r3, [sp, #0]
 8007216:	9802      	ldr	r0, [sp, #8]
 8007218:	4621      	mov	r1, r4
 800721a:	f103 3bff 	add.w	fp, r3, #4294967295
 800721e:	f7ff fa8b 	bl	8006738 <quorem>
 8007222:	4603      	mov	r3, r0
 8007224:	3330      	adds	r3, #48	@ 0x30
 8007226:	9003      	str	r0, [sp, #12]
 8007228:	4639      	mov	r1, r7
 800722a:	9802      	ldr	r0, [sp, #8]
 800722c:	9309      	str	r3, [sp, #36]	@ 0x24
 800722e:	f000 fc97 	bl	8007b60 <__mcmp>
 8007232:	462a      	mov	r2, r5
 8007234:	9004      	str	r0, [sp, #16]
 8007236:	4621      	mov	r1, r4
 8007238:	4648      	mov	r0, r9
 800723a:	f000 fcad 	bl	8007b98 <__mdiff>
 800723e:	68c2      	ldr	r2, [r0, #12]
 8007240:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007242:	4606      	mov	r6, r0
 8007244:	bb02      	cbnz	r2, 8007288 <_dtoa_r+0xa40>
 8007246:	4601      	mov	r1, r0
 8007248:	9802      	ldr	r0, [sp, #8]
 800724a:	f000 fc89 	bl	8007b60 <__mcmp>
 800724e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007250:	4602      	mov	r2, r0
 8007252:	4631      	mov	r1, r6
 8007254:	4648      	mov	r0, r9
 8007256:	920c      	str	r2, [sp, #48]	@ 0x30
 8007258:	9309      	str	r3, [sp, #36]	@ 0x24
 800725a:	f000 fa05 	bl	8007668 <_Bfree>
 800725e:	9b07      	ldr	r3, [sp, #28]
 8007260:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007262:	9e00      	ldr	r6, [sp, #0]
 8007264:	ea42 0103 	orr.w	r1, r2, r3
 8007268:	9b06      	ldr	r3, [sp, #24]
 800726a:	4319      	orrs	r1, r3
 800726c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800726e:	d10d      	bne.n	800728c <_dtoa_r+0xa44>
 8007270:	2b39      	cmp	r3, #57	@ 0x39
 8007272:	d027      	beq.n	80072c4 <_dtoa_r+0xa7c>
 8007274:	9a04      	ldr	r2, [sp, #16]
 8007276:	2a00      	cmp	r2, #0
 8007278:	dd01      	ble.n	800727e <_dtoa_r+0xa36>
 800727a:	9b03      	ldr	r3, [sp, #12]
 800727c:	3331      	adds	r3, #49	@ 0x31
 800727e:	f88b 3000 	strb.w	r3, [fp]
 8007282:	e52e      	b.n	8006ce2 <_dtoa_r+0x49a>
 8007284:	4628      	mov	r0, r5
 8007286:	e7b9      	b.n	80071fc <_dtoa_r+0x9b4>
 8007288:	2201      	movs	r2, #1
 800728a:	e7e2      	b.n	8007252 <_dtoa_r+0xa0a>
 800728c:	9904      	ldr	r1, [sp, #16]
 800728e:	2900      	cmp	r1, #0
 8007290:	db04      	blt.n	800729c <_dtoa_r+0xa54>
 8007292:	9807      	ldr	r0, [sp, #28]
 8007294:	4301      	orrs	r1, r0
 8007296:	9806      	ldr	r0, [sp, #24]
 8007298:	4301      	orrs	r1, r0
 800729a:	d120      	bne.n	80072de <_dtoa_r+0xa96>
 800729c:	2a00      	cmp	r2, #0
 800729e:	ddee      	ble.n	800727e <_dtoa_r+0xa36>
 80072a0:	9902      	ldr	r1, [sp, #8]
 80072a2:	9300      	str	r3, [sp, #0]
 80072a4:	2201      	movs	r2, #1
 80072a6:	4648      	mov	r0, r9
 80072a8:	f000 fbee 	bl	8007a88 <__lshift>
 80072ac:	4621      	mov	r1, r4
 80072ae:	9002      	str	r0, [sp, #8]
 80072b0:	f000 fc56 	bl	8007b60 <__mcmp>
 80072b4:	2800      	cmp	r0, #0
 80072b6:	9b00      	ldr	r3, [sp, #0]
 80072b8:	dc02      	bgt.n	80072c0 <_dtoa_r+0xa78>
 80072ba:	d1e0      	bne.n	800727e <_dtoa_r+0xa36>
 80072bc:	07da      	lsls	r2, r3, #31
 80072be:	d5de      	bpl.n	800727e <_dtoa_r+0xa36>
 80072c0:	2b39      	cmp	r3, #57	@ 0x39
 80072c2:	d1da      	bne.n	800727a <_dtoa_r+0xa32>
 80072c4:	2339      	movs	r3, #57	@ 0x39
 80072c6:	f88b 3000 	strb.w	r3, [fp]
 80072ca:	4633      	mov	r3, r6
 80072cc:	461e      	mov	r6, r3
 80072ce:	3b01      	subs	r3, #1
 80072d0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80072d4:	2a39      	cmp	r2, #57	@ 0x39
 80072d6:	d04e      	beq.n	8007376 <_dtoa_r+0xb2e>
 80072d8:	3201      	adds	r2, #1
 80072da:	701a      	strb	r2, [r3, #0]
 80072dc:	e501      	b.n	8006ce2 <_dtoa_r+0x49a>
 80072de:	2a00      	cmp	r2, #0
 80072e0:	dd03      	ble.n	80072ea <_dtoa_r+0xaa2>
 80072e2:	2b39      	cmp	r3, #57	@ 0x39
 80072e4:	d0ee      	beq.n	80072c4 <_dtoa_r+0xa7c>
 80072e6:	3301      	adds	r3, #1
 80072e8:	e7c9      	b.n	800727e <_dtoa_r+0xa36>
 80072ea:	9a00      	ldr	r2, [sp, #0]
 80072ec:	9908      	ldr	r1, [sp, #32]
 80072ee:	f802 3c01 	strb.w	r3, [r2, #-1]
 80072f2:	428a      	cmp	r2, r1
 80072f4:	d028      	beq.n	8007348 <_dtoa_r+0xb00>
 80072f6:	9902      	ldr	r1, [sp, #8]
 80072f8:	2300      	movs	r3, #0
 80072fa:	220a      	movs	r2, #10
 80072fc:	4648      	mov	r0, r9
 80072fe:	f000 f9d5 	bl	80076ac <__multadd>
 8007302:	42af      	cmp	r7, r5
 8007304:	9002      	str	r0, [sp, #8]
 8007306:	f04f 0300 	mov.w	r3, #0
 800730a:	f04f 020a 	mov.w	r2, #10
 800730e:	4639      	mov	r1, r7
 8007310:	4648      	mov	r0, r9
 8007312:	d107      	bne.n	8007324 <_dtoa_r+0xadc>
 8007314:	f000 f9ca 	bl	80076ac <__multadd>
 8007318:	4607      	mov	r7, r0
 800731a:	4605      	mov	r5, r0
 800731c:	9b00      	ldr	r3, [sp, #0]
 800731e:	3301      	adds	r3, #1
 8007320:	9300      	str	r3, [sp, #0]
 8007322:	e777      	b.n	8007214 <_dtoa_r+0x9cc>
 8007324:	f000 f9c2 	bl	80076ac <__multadd>
 8007328:	4629      	mov	r1, r5
 800732a:	4607      	mov	r7, r0
 800732c:	2300      	movs	r3, #0
 800732e:	220a      	movs	r2, #10
 8007330:	4648      	mov	r0, r9
 8007332:	f000 f9bb 	bl	80076ac <__multadd>
 8007336:	4605      	mov	r5, r0
 8007338:	e7f0      	b.n	800731c <_dtoa_r+0xad4>
 800733a:	f1bb 0f00 	cmp.w	fp, #0
 800733e:	bfcc      	ite	gt
 8007340:	465e      	movgt	r6, fp
 8007342:	2601      	movle	r6, #1
 8007344:	4456      	add	r6, sl
 8007346:	2700      	movs	r7, #0
 8007348:	9902      	ldr	r1, [sp, #8]
 800734a:	9300      	str	r3, [sp, #0]
 800734c:	2201      	movs	r2, #1
 800734e:	4648      	mov	r0, r9
 8007350:	f000 fb9a 	bl	8007a88 <__lshift>
 8007354:	4621      	mov	r1, r4
 8007356:	9002      	str	r0, [sp, #8]
 8007358:	f000 fc02 	bl	8007b60 <__mcmp>
 800735c:	2800      	cmp	r0, #0
 800735e:	dcb4      	bgt.n	80072ca <_dtoa_r+0xa82>
 8007360:	d102      	bne.n	8007368 <_dtoa_r+0xb20>
 8007362:	9b00      	ldr	r3, [sp, #0]
 8007364:	07db      	lsls	r3, r3, #31
 8007366:	d4b0      	bmi.n	80072ca <_dtoa_r+0xa82>
 8007368:	4633      	mov	r3, r6
 800736a:	461e      	mov	r6, r3
 800736c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007370:	2a30      	cmp	r2, #48	@ 0x30
 8007372:	d0fa      	beq.n	800736a <_dtoa_r+0xb22>
 8007374:	e4b5      	b.n	8006ce2 <_dtoa_r+0x49a>
 8007376:	459a      	cmp	sl, r3
 8007378:	d1a8      	bne.n	80072cc <_dtoa_r+0xa84>
 800737a:	2331      	movs	r3, #49	@ 0x31
 800737c:	f108 0801 	add.w	r8, r8, #1
 8007380:	f88a 3000 	strb.w	r3, [sl]
 8007384:	e4ad      	b.n	8006ce2 <_dtoa_r+0x49a>
 8007386:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007388:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80073e4 <_dtoa_r+0xb9c>
 800738c:	b11b      	cbz	r3, 8007396 <_dtoa_r+0xb4e>
 800738e:	f10a 0308 	add.w	r3, sl, #8
 8007392:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007394:	6013      	str	r3, [r2, #0]
 8007396:	4650      	mov	r0, sl
 8007398:	b017      	add	sp, #92	@ 0x5c
 800739a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800739e:	9b07      	ldr	r3, [sp, #28]
 80073a0:	2b01      	cmp	r3, #1
 80073a2:	f77f ae2e 	ble.w	8007002 <_dtoa_r+0x7ba>
 80073a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80073a8:	9308      	str	r3, [sp, #32]
 80073aa:	2001      	movs	r0, #1
 80073ac:	e64d      	b.n	800704a <_dtoa_r+0x802>
 80073ae:	f1bb 0f00 	cmp.w	fp, #0
 80073b2:	f77f aed9 	ble.w	8007168 <_dtoa_r+0x920>
 80073b6:	4656      	mov	r6, sl
 80073b8:	9802      	ldr	r0, [sp, #8]
 80073ba:	4621      	mov	r1, r4
 80073bc:	f7ff f9bc 	bl	8006738 <quorem>
 80073c0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80073c4:	f806 3b01 	strb.w	r3, [r6], #1
 80073c8:	eba6 020a 	sub.w	r2, r6, sl
 80073cc:	4593      	cmp	fp, r2
 80073ce:	ddb4      	ble.n	800733a <_dtoa_r+0xaf2>
 80073d0:	9902      	ldr	r1, [sp, #8]
 80073d2:	2300      	movs	r3, #0
 80073d4:	220a      	movs	r2, #10
 80073d6:	4648      	mov	r0, r9
 80073d8:	f000 f968 	bl	80076ac <__multadd>
 80073dc:	9002      	str	r0, [sp, #8]
 80073de:	e7eb      	b.n	80073b8 <_dtoa_r+0xb70>
 80073e0:	08009eed 	.word	0x08009eed
 80073e4:	08009e71 	.word	0x08009e71

080073e8 <_free_r>:
 80073e8:	b538      	push	{r3, r4, r5, lr}
 80073ea:	4605      	mov	r5, r0
 80073ec:	2900      	cmp	r1, #0
 80073ee:	d041      	beq.n	8007474 <_free_r+0x8c>
 80073f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80073f4:	1f0c      	subs	r4, r1, #4
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	bfb8      	it	lt
 80073fa:	18e4      	addlt	r4, r4, r3
 80073fc:	f000 f8e8 	bl	80075d0 <__malloc_lock>
 8007400:	4a1d      	ldr	r2, [pc, #116]	@ (8007478 <_free_r+0x90>)
 8007402:	6813      	ldr	r3, [r2, #0]
 8007404:	b933      	cbnz	r3, 8007414 <_free_r+0x2c>
 8007406:	6063      	str	r3, [r4, #4]
 8007408:	6014      	str	r4, [r2, #0]
 800740a:	4628      	mov	r0, r5
 800740c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007410:	f000 b8e4 	b.w	80075dc <__malloc_unlock>
 8007414:	42a3      	cmp	r3, r4
 8007416:	d908      	bls.n	800742a <_free_r+0x42>
 8007418:	6820      	ldr	r0, [r4, #0]
 800741a:	1821      	adds	r1, r4, r0
 800741c:	428b      	cmp	r3, r1
 800741e:	bf01      	itttt	eq
 8007420:	6819      	ldreq	r1, [r3, #0]
 8007422:	685b      	ldreq	r3, [r3, #4]
 8007424:	1809      	addeq	r1, r1, r0
 8007426:	6021      	streq	r1, [r4, #0]
 8007428:	e7ed      	b.n	8007406 <_free_r+0x1e>
 800742a:	461a      	mov	r2, r3
 800742c:	685b      	ldr	r3, [r3, #4]
 800742e:	b10b      	cbz	r3, 8007434 <_free_r+0x4c>
 8007430:	42a3      	cmp	r3, r4
 8007432:	d9fa      	bls.n	800742a <_free_r+0x42>
 8007434:	6811      	ldr	r1, [r2, #0]
 8007436:	1850      	adds	r0, r2, r1
 8007438:	42a0      	cmp	r0, r4
 800743a:	d10b      	bne.n	8007454 <_free_r+0x6c>
 800743c:	6820      	ldr	r0, [r4, #0]
 800743e:	4401      	add	r1, r0
 8007440:	1850      	adds	r0, r2, r1
 8007442:	4283      	cmp	r3, r0
 8007444:	6011      	str	r1, [r2, #0]
 8007446:	d1e0      	bne.n	800740a <_free_r+0x22>
 8007448:	6818      	ldr	r0, [r3, #0]
 800744a:	685b      	ldr	r3, [r3, #4]
 800744c:	6053      	str	r3, [r2, #4]
 800744e:	4408      	add	r0, r1
 8007450:	6010      	str	r0, [r2, #0]
 8007452:	e7da      	b.n	800740a <_free_r+0x22>
 8007454:	d902      	bls.n	800745c <_free_r+0x74>
 8007456:	230c      	movs	r3, #12
 8007458:	602b      	str	r3, [r5, #0]
 800745a:	e7d6      	b.n	800740a <_free_r+0x22>
 800745c:	6820      	ldr	r0, [r4, #0]
 800745e:	1821      	adds	r1, r4, r0
 8007460:	428b      	cmp	r3, r1
 8007462:	bf04      	itt	eq
 8007464:	6819      	ldreq	r1, [r3, #0]
 8007466:	685b      	ldreq	r3, [r3, #4]
 8007468:	6063      	str	r3, [r4, #4]
 800746a:	bf04      	itt	eq
 800746c:	1809      	addeq	r1, r1, r0
 800746e:	6021      	streq	r1, [r4, #0]
 8007470:	6054      	str	r4, [r2, #4]
 8007472:	e7ca      	b.n	800740a <_free_r+0x22>
 8007474:	bd38      	pop	{r3, r4, r5, pc}
 8007476:	bf00      	nop
 8007478:	20000470 	.word	0x20000470

0800747c <malloc>:
 800747c:	4b02      	ldr	r3, [pc, #8]	@ (8007488 <malloc+0xc>)
 800747e:	4601      	mov	r1, r0
 8007480:	6818      	ldr	r0, [r3, #0]
 8007482:	f000 b825 	b.w	80074d0 <_malloc_r>
 8007486:	bf00      	nop
 8007488:	20000018 	.word	0x20000018

0800748c <sbrk_aligned>:
 800748c:	b570      	push	{r4, r5, r6, lr}
 800748e:	4e0f      	ldr	r6, [pc, #60]	@ (80074cc <sbrk_aligned+0x40>)
 8007490:	460c      	mov	r4, r1
 8007492:	6831      	ldr	r1, [r6, #0]
 8007494:	4605      	mov	r5, r0
 8007496:	b911      	cbnz	r1, 800749e <sbrk_aligned+0x12>
 8007498:	f001 fe04 	bl	80090a4 <_sbrk_r>
 800749c:	6030      	str	r0, [r6, #0]
 800749e:	4621      	mov	r1, r4
 80074a0:	4628      	mov	r0, r5
 80074a2:	f001 fdff 	bl	80090a4 <_sbrk_r>
 80074a6:	1c43      	adds	r3, r0, #1
 80074a8:	d103      	bne.n	80074b2 <sbrk_aligned+0x26>
 80074aa:	f04f 34ff 	mov.w	r4, #4294967295
 80074ae:	4620      	mov	r0, r4
 80074b0:	bd70      	pop	{r4, r5, r6, pc}
 80074b2:	1cc4      	adds	r4, r0, #3
 80074b4:	f024 0403 	bic.w	r4, r4, #3
 80074b8:	42a0      	cmp	r0, r4
 80074ba:	d0f8      	beq.n	80074ae <sbrk_aligned+0x22>
 80074bc:	1a21      	subs	r1, r4, r0
 80074be:	4628      	mov	r0, r5
 80074c0:	f001 fdf0 	bl	80090a4 <_sbrk_r>
 80074c4:	3001      	adds	r0, #1
 80074c6:	d1f2      	bne.n	80074ae <sbrk_aligned+0x22>
 80074c8:	e7ef      	b.n	80074aa <sbrk_aligned+0x1e>
 80074ca:	bf00      	nop
 80074cc:	2000046c 	.word	0x2000046c

080074d0 <_malloc_r>:
 80074d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80074d4:	1ccd      	adds	r5, r1, #3
 80074d6:	f025 0503 	bic.w	r5, r5, #3
 80074da:	3508      	adds	r5, #8
 80074dc:	2d0c      	cmp	r5, #12
 80074de:	bf38      	it	cc
 80074e0:	250c      	movcc	r5, #12
 80074e2:	2d00      	cmp	r5, #0
 80074e4:	4606      	mov	r6, r0
 80074e6:	db01      	blt.n	80074ec <_malloc_r+0x1c>
 80074e8:	42a9      	cmp	r1, r5
 80074ea:	d904      	bls.n	80074f6 <_malloc_r+0x26>
 80074ec:	230c      	movs	r3, #12
 80074ee:	6033      	str	r3, [r6, #0]
 80074f0:	2000      	movs	r0, #0
 80074f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80074f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80075cc <_malloc_r+0xfc>
 80074fa:	f000 f869 	bl	80075d0 <__malloc_lock>
 80074fe:	f8d8 3000 	ldr.w	r3, [r8]
 8007502:	461c      	mov	r4, r3
 8007504:	bb44      	cbnz	r4, 8007558 <_malloc_r+0x88>
 8007506:	4629      	mov	r1, r5
 8007508:	4630      	mov	r0, r6
 800750a:	f7ff ffbf 	bl	800748c <sbrk_aligned>
 800750e:	1c43      	adds	r3, r0, #1
 8007510:	4604      	mov	r4, r0
 8007512:	d158      	bne.n	80075c6 <_malloc_r+0xf6>
 8007514:	f8d8 4000 	ldr.w	r4, [r8]
 8007518:	4627      	mov	r7, r4
 800751a:	2f00      	cmp	r7, #0
 800751c:	d143      	bne.n	80075a6 <_malloc_r+0xd6>
 800751e:	2c00      	cmp	r4, #0
 8007520:	d04b      	beq.n	80075ba <_malloc_r+0xea>
 8007522:	6823      	ldr	r3, [r4, #0]
 8007524:	4639      	mov	r1, r7
 8007526:	4630      	mov	r0, r6
 8007528:	eb04 0903 	add.w	r9, r4, r3
 800752c:	f001 fdba 	bl	80090a4 <_sbrk_r>
 8007530:	4581      	cmp	r9, r0
 8007532:	d142      	bne.n	80075ba <_malloc_r+0xea>
 8007534:	6821      	ldr	r1, [r4, #0]
 8007536:	1a6d      	subs	r5, r5, r1
 8007538:	4629      	mov	r1, r5
 800753a:	4630      	mov	r0, r6
 800753c:	f7ff ffa6 	bl	800748c <sbrk_aligned>
 8007540:	3001      	adds	r0, #1
 8007542:	d03a      	beq.n	80075ba <_malloc_r+0xea>
 8007544:	6823      	ldr	r3, [r4, #0]
 8007546:	442b      	add	r3, r5
 8007548:	6023      	str	r3, [r4, #0]
 800754a:	f8d8 3000 	ldr.w	r3, [r8]
 800754e:	685a      	ldr	r2, [r3, #4]
 8007550:	bb62      	cbnz	r2, 80075ac <_malloc_r+0xdc>
 8007552:	f8c8 7000 	str.w	r7, [r8]
 8007556:	e00f      	b.n	8007578 <_malloc_r+0xa8>
 8007558:	6822      	ldr	r2, [r4, #0]
 800755a:	1b52      	subs	r2, r2, r5
 800755c:	d420      	bmi.n	80075a0 <_malloc_r+0xd0>
 800755e:	2a0b      	cmp	r2, #11
 8007560:	d917      	bls.n	8007592 <_malloc_r+0xc2>
 8007562:	1961      	adds	r1, r4, r5
 8007564:	42a3      	cmp	r3, r4
 8007566:	6025      	str	r5, [r4, #0]
 8007568:	bf18      	it	ne
 800756a:	6059      	strne	r1, [r3, #4]
 800756c:	6863      	ldr	r3, [r4, #4]
 800756e:	bf08      	it	eq
 8007570:	f8c8 1000 	streq.w	r1, [r8]
 8007574:	5162      	str	r2, [r4, r5]
 8007576:	604b      	str	r3, [r1, #4]
 8007578:	4630      	mov	r0, r6
 800757a:	f000 f82f 	bl	80075dc <__malloc_unlock>
 800757e:	f104 000b 	add.w	r0, r4, #11
 8007582:	1d23      	adds	r3, r4, #4
 8007584:	f020 0007 	bic.w	r0, r0, #7
 8007588:	1ac2      	subs	r2, r0, r3
 800758a:	bf1c      	itt	ne
 800758c:	1a1b      	subne	r3, r3, r0
 800758e:	50a3      	strne	r3, [r4, r2]
 8007590:	e7af      	b.n	80074f2 <_malloc_r+0x22>
 8007592:	6862      	ldr	r2, [r4, #4]
 8007594:	42a3      	cmp	r3, r4
 8007596:	bf0c      	ite	eq
 8007598:	f8c8 2000 	streq.w	r2, [r8]
 800759c:	605a      	strne	r2, [r3, #4]
 800759e:	e7eb      	b.n	8007578 <_malloc_r+0xa8>
 80075a0:	4623      	mov	r3, r4
 80075a2:	6864      	ldr	r4, [r4, #4]
 80075a4:	e7ae      	b.n	8007504 <_malloc_r+0x34>
 80075a6:	463c      	mov	r4, r7
 80075a8:	687f      	ldr	r7, [r7, #4]
 80075aa:	e7b6      	b.n	800751a <_malloc_r+0x4a>
 80075ac:	461a      	mov	r2, r3
 80075ae:	685b      	ldr	r3, [r3, #4]
 80075b0:	42a3      	cmp	r3, r4
 80075b2:	d1fb      	bne.n	80075ac <_malloc_r+0xdc>
 80075b4:	2300      	movs	r3, #0
 80075b6:	6053      	str	r3, [r2, #4]
 80075b8:	e7de      	b.n	8007578 <_malloc_r+0xa8>
 80075ba:	230c      	movs	r3, #12
 80075bc:	6033      	str	r3, [r6, #0]
 80075be:	4630      	mov	r0, r6
 80075c0:	f000 f80c 	bl	80075dc <__malloc_unlock>
 80075c4:	e794      	b.n	80074f0 <_malloc_r+0x20>
 80075c6:	6005      	str	r5, [r0, #0]
 80075c8:	e7d6      	b.n	8007578 <_malloc_r+0xa8>
 80075ca:	bf00      	nop
 80075cc:	20000470 	.word	0x20000470

080075d0 <__malloc_lock>:
 80075d0:	4801      	ldr	r0, [pc, #4]	@ (80075d8 <__malloc_lock+0x8>)
 80075d2:	f7ff b8a8 	b.w	8006726 <__retarget_lock_acquire_recursive>
 80075d6:	bf00      	nop
 80075d8:	20000468 	.word	0x20000468

080075dc <__malloc_unlock>:
 80075dc:	4801      	ldr	r0, [pc, #4]	@ (80075e4 <__malloc_unlock+0x8>)
 80075de:	f7ff b8a3 	b.w	8006728 <__retarget_lock_release_recursive>
 80075e2:	bf00      	nop
 80075e4:	20000468 	.word	0x20000468

080075e8 <_Balloc>:
 80075e8:	b570      	push	{r4, r5, r6, lr}
 80075ea:	69c6      	ldr	r6, [r0, #28]
 80075ec:	4604      	mov	r4, r0
 80075ee:	460d      	mov	r5, r1
 80075f0:	b976      	cbnz	r6, 8007610 <_Balloc+0x28>
 80075f2:	2010      	movs	r0, #16
 80075f4:	f7ff ff42 	bl	800747c <malloc>
 80075f8:	4602      	mov	r2, r0
 80075fa:	61e0      	str	r0, [r4, #28]
 80075fc:	b920      	cbnz	r0, 8007608 <_Balloc+0x20>
 80075fe:	4b18      	ldr	r3, [pc, #96]	@ (8007660 <_Balloc+0x78>)
 8007600:	4818      	ldr	r0, [pc, #96]	@ (8007664 <_Balloc+0x7c>)
 8007602:	216b      	movs	r1, #107	@ 0x6b
 8007604:	f001 fd74 	bl	80090f0 <__assert_func>
 8007608:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800760c:	6006      	str	r6, [r0, #0]
 800760e:	60c6      	str	r6, [r0, #12]
 8007610:	69e6      	ldr	r6, [r4, #28]
 8007612:	68f3      	ldr	r3, [r6, #12]
 8007614:	b183      	cbz	r3, 8007638 <_Balloc+0x50>
 8007616:	69e3      	ldr	r3, [r4, #28]
 8007618:	68db      	ldr	r3, [r3, #12]
 800761a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800761e:	b9b8      	cbnz	r0, 8007650 <_Balloc+0x68>
 8007620:	2101      	movs	r1, #1
 8007622:	fa01 f605 	lsl.w	r6, r1, r5
 8007626:	1d72      	adds	r2, r6, #5
 8007628:	0092      	lsls	r2, r2, #2
 800762a:	4620      	mov	r0, r4
 800762c:	f001 fd7e 	bl	800912c <_calloc_r>
 8007630:	b160      	cbz	r0, 800764c <_Balloc+0x64>
 8007632:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007636:	e00e      	b.n	8007656 <_Balloc+0x6e>
 8007638:	2221      	movs	r2, #33	@ 0x21
 800763a:	2104      	movs	r1, #4
 800763c:	4620      	mov	r0, r4
 800763e:	f001 fd75 	bl	800912c <_calloc_r>
 8007642:	69e3      	ldr	r3, [r4, #28]
 8007644:	60f0      	str	r0, [r6, #12]
 8007646:	68db      	ldr	r3, [r3, #12]
 8007648:	2b00      	cmp	r3, #0
 800764a:	d1e4      	bne.n	8007616 <_Balloc+0x2e>
 800764c:	2000      	movs	r0, #0
 800764e:	bd70      	pop	{r4, r5, r6, pc}
 8007650:	6802      	ldr	r2, [r0, #0]
 8007652:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007656:	2300      	movs	r3, #0
 8007658:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800765c:	e7f7      	b.n	800764e <_Balloc+0x66>
 800765e:	bf00      	nop
 8007660:	08009e7e 	.word	0x08009e7e
 8007664:	08009efe 	.word	0x08009efe

08007668 <_Bfree>:
 8007668:	b570      	push	{r4, r5, r6, lr}
 800766a:	69c6      	ldr	r6, [r0, #28]
 800766c:	4605      	mov	r5, r0
 800766e:	460c      	mov	r4, r1
 8007670:	b976      	cbnz	r6, 8007690 <_Bfree+0x28>
 8007672:	2010      	movs	r0, #16
 8007674:	f7ff ff02 	bl	800747c <malloc>
 8007678:	4602      	mov	r2, r0
 800767a:	61e8      	str	r0, [r5, #28]
 800767c:	b920      	cbnz	r0, 8007688 <_Bfree+0x20>
 800767e:	4b09      	ldr	r3, [pc, #36]	@ (80076a4 <_Bfree+0x3c>)
 8007680:	4809      	ldr	r0, [pc, #36]	@ (80076a8 <_Bfree+0x40>)
 8007682:	218f      	movs	r1, #143	@ 0x8f
 8007684:	f001 fd34 	bl	80090f0 <__assert_func>
 8007688:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800768c:	6006      	str	r6, [r0, #0]
 800768e:	60c6      	str	r6, [r0, #12]
 8007690:	b13c      	cbz	r4, 80076a2 <_Bfree+0x3a>
 8007692:	69eb      	ldr	r3, [r5, #28]
 8007694:	6862      	ldr	r2, [r4, #4]
 8007696:	68db      	ldr	r3, [r3, #12]
 8007698:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800769c:	6021      	str	r1, [r4, #0]
 800769e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80076a2:	bd70      	pop	{r4, r5, r6, pc}
 80076a4:	08009e7e 	.word	0x08009e7e
 80076a8:	08009efe 	.word	0x08009efe

080076ac <__multadd>:
 80076ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076b0:	690d      	ldr	r5, [r1, #16]
 80076b2:	4607      	mov	r7, r0
 80076b4:	460c      	mov	r4, r1
 80076b6:	461e      	mov	r6, r3
 80076b8:	f101 0c14 	add.w	ip, r1, #20
 80076bc:	2000      	movs	r0, #0
 80076be:	f8dc 3000 	ldr.w	r3, [ip]
 80076c2:	b299      	uxth	r1, r3
 80076c4:	fb02 6101 	mla	r1, r2, r1, r6
 80076c8:	0c1e      	lsrs	r6, r3, #16
 80076ca:	0c0b      	lsrs	r3, r1, #16
 80076cc:	fb02 3306 	mla	r3, r2, r6, r3
 80076d0:	b289      	uxth	r1, r1
 80076d2:	3001      	adds	r0, #1
 80076d4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80076d8:	4285      	cmp	r5, r0
 80076da:	f84c 1b04 	str.w	r1, [ip], #4
 80076de:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80076e2:	dcec      	bgt.n	80076be <__multadd+0x12>
 80076e4:	b30e      	cbz	r6, 800772a <__multadd+0x7e>
 80076e6:	68a3      	ldr	r3, [r4, #8]
 80076e8:	42ab      	cmp	r3, r5
 80076ea:	dc19      	bgt.n	8007720 <__multadd+0x74>
 80076ec:	6861      	ldr	r1, [r4, #4]
 80076ee:	4638      	mov	r0, r7
 80076f0:	3101      	adds	r1, #1
 80076f2:	f7ff ff79 	bl	80075e8 <_Balloc>
 80076f6:	4680      	mov	r8, r0
 80076f8:	b928      	cbnz	r0, 8007706 <__multadd+0x5a>
 80076fa:	4602      	mov	r2, r0
 80076fc:	4b0c      	ldr	r3, [pc, #48]	@ (8007730 <__multadd+0x84>)
 80076fe:	480d      	ldr	r0, [pc, #52]	@ (8007734 <__multadd+0x88>)
 8007700:	21ba      	movs	r1, #186	@ 0xba
 8007702:	f001 fcf5 	bl	80090f0 <__assert_func>
 8007706:	6922      	ldr	r2, [r4, #16]
 8007708:	3202      	adds	r2, #2
 800770a:	f104 010c 	add.w	r1, r4, #12
 800770e:	0092      	lsls	r2, r2, #2
 8007710:	300c      	adds	r0, #12
 8007712:	f001 fcd7 	bl	80090c4 <memcpy>
 8007716:	4621      	mov	r1, r4
 8007718:	4638      	mov	r0, r7
 800771a:	f7ff ffa5 	bl	8007668 <_Bfree>
 800771e:	4644      	mov	r4, r8
 8007720:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007724:	3501      	adds	r5, #1
 8007726:	615e      	str	r6, [r3, #20]
 8007728:	6125      	str	r5, [r4, #16]
 800772a:	4620      	mov	r0, r4
 800772c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007730:	08009eed 	.word	0x08009eed
 8007734:	08009efe 	.word	0x08009efe

08007738 <__s2b>:
 8007738:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800773c:	460c      	mov	r4, r1
 800773e:	4615      	mov	r5, r2
 8007740:	461f      	mov	r7, r3
 8007742:	2209      	movs	r2, #9
 8007744:	3308      	adds	r3, #8
 8007746:	4606      	mov	r6, r0
 8007748:	fb93 f3f2 	sdiv	r3, r3, r2
 800774c:	2100      	movs	r1, #0
 800774e:	2201      	movs	r2, #1
 8007750:	429a      	cmp	r2, r3
 8007752:	db09      	blt.n	8007768 <__s2b+0x30>
 8007754:	4630      	mov	r0, r6
 8007756:	f7ff ff47 	bl	80075e8 <_Balloc>
 800775a:	b940      	cbnz	r0, 800776e <__s2b+0x36>
 800775c:	4602      	mov	r2, r0
 800775e:	4b19      	ldr	r3, [pc, #100]	@ (80077c4 <__s2b+0x8c>)
 8007760:	4819      	ldr	r0, [pc, #100]	@ (80077c8 <__s2b+0x90>)
 8007762:	21d3      	movs	r1, #211	@ 0xd3
 8007764:	f001 fcc4 	bl	80090f0 <__assert_func>
 8007768:	0052      	lsls	r2, r2, #1
 800776a:	3101      	adds	r1, #1
 800776c:	e7f0      	b.n	8007750 <__s2b+0x18>
 800776e:	9b08      	ldr	r3, [sp, #32]
 8007770:	6143      	str	r3, [r0, #20]
 8007772:	2d09      	cmp	r5, #9
 8007774:	f04f 0301 	mov.w	r3, #1
 8007778:	6103      	str	r3, [r0, #16]
 800777a:	dd16      	ble.n	80077aa <__s2b+0x72>
 800777c:	f104 0909 	add.w	r9, r4, #9
 8007780:	46c8      	mov	r8, r9
 8007782:	442c      	add	r4, r5
 8007784:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007788:	4601      	mov	r1, r0
 800778a:	3b30      	subs	r3, #48	@ 0x30
 800778c:	220a      	movs	r2, #10
 800778e:	4630      	mov	r0, r6
 8007790:	f7ff ff8c 	bl	80076ac <__multadd>
 8007794:	45a0      	cmp	r8, r4
 8007796:	d1f5      	bne.n	8007784 <__s2b+0x4c>
 8007798:	f1a5 0408 	sub.w	r4, r5, #8
 800779c:	444c      	add	r4, r9
 800779e:	1b2d      	subs	r5, r5, r4
 80077a0:	1963      	adds	r3, r4, r5
 80077a2:	42bb      	cmp	r3, r7
 80077a4:	db04      	blt.n	80077b0 <__s2b+0x78>
 80077a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80077aa:	340a      	adds	r4, #10
 80077ac:	2509      	movs	r5, #9
 80077ae:	e7f6      	b.n	800779e <__s2b+0x66>
 80077b0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80077b4:	4601      	mov	r1, r0
 80077b6:	3b30      	subs	r3, #48	@ 0x30
 80077b8:	220a      	movs	r2, #10
 80077ba:	4630      	mov	r0, r6
 80077bc:	f7ff ff76 	bl	80076ac <__multadd>
 80077c0:	e7ee      	b.n	80077a0 <__s2b+0x68>
 80077c2:	bf00      	nop
 80077c4:	08009eed 	.word	0x08009eed
 80077c8:	08009efe 	.word	0x08009efe

080077cc <__hi0bits>:
 80077cc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80077d0:	4603      	mov	r3, r0
 80077d2:	bf36      	itet	cc
 80077d4:	0403      	lslcc	r3, r0, #16
 80077d6:	2000      	movcs	r0, #0
 80077d8:	2010      	movcc	r0, #16
 80077da:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80077de:	bf3c      	itt	cc
 80077e0:	021b      	lslcc	r3, r3, #8
 80077e2:	3008      	addcc	r0, #8
 80077e4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80077e8:	bf3c      	itt	cc
 80077ea:	011b      	lslcc	r3, r3, #4
 80077ec:	3004      	addcc	r0, #4
 80077ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80077f2:	bf3c      	itt	cc
 80077f4:	009b      	lslcc	r3, r3, #2
 80077f6:	3002      	addcc	r0, #2
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	db05      	blt.n	8007808 <__hi0bits+0x3c>
 80077fc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007800:	f100 0001 	add.w	r0, r0, #1
 8007804:	bf08      	it	eq
 8007806:	2020      	moveq	r0, #32
 8007808:	4770      	bx	lr

0800780a <__lo0bits>:
 800780a:	6803      	ldr	r3, [r0, #0]
 800780c:	4602      	mov	r2, r0
 800780e:	f013 0007 	ands.w	r0, r3, #7
 8007812:	d00b      	beq.n	800782c <__lo0bits+0x22>
 8007814:	07d9      	lsls	r1, r3, #31
 8007816:	d421      	bmi.n	800785c <__lo0bits+0x52>
 8007818:	0798      	lsls	r0, r3, #30
 800781a:	bf49      	itett	mi
 800781c:	085b      	lsrmi	r3, r3, #1
 800781e:	089b      	lsrpl	r3, r3, #2
 8007820:	2001      	movmi	r0, #1
 8007822:	6013      	strmi	r3, [r2, #0]
 8007824:	bf5c      	itt	pl
 8007826:	6013      	strpl	r3, [r2, #0]
 8007828:	2002      	movpl	r0, #2
 800782a:	4770      	bx	lr
 800782c:	b299      	uxth	r1, r3
 800782e:	b909      	cbnz	r1, 8007834 <__lo0bits+0x2a>
 8007830:	0c1b      	lsrs	r3, r3, #16
 8007832:	2010      	movs	r0, #16
 8007834:	b2d9      	uxtb	r1, r3
 8007836:	b909      	cbnz	r1, 800783c <__lo0bits+0x32>
 8007838:	3008      	adds	r0, #8
 800783a:	0a1b      	lsrs	r3, r3, #8
 800783c:	0719      	lsls	r1, r3, #28
 800783e:	bf04      	itt	eq
 8007840:	091b      	lsreq	r3, r3, #4
 8007842:	3004      	addeq	r0, #4
 8007844:	0799      	lsls	r1, r3, #30
 8007846:	bf04      	itt	eq
 8007848:	089b      	lsreq	r3, r3, #2
 800784a:	3002      	addeq	r0, #2
 800784c:	07d9      	lsls	r1, r3, #31
 800784e:	d403      	bmi.n	8007858 <__lo0bits+0x4e>
 8007850:	085b      	lsrs	r3, r3, #1
 8007852:	f100 0001 	add.w	r0, r0, #1
 8007856:	d003      	beq.n	8007860 <__lo0bits+0x56>
 8007858:	6013      	str	r3, [r2, #0]
 800785a:	4770      	bx	lr
 800785c:	2000      	movs	r0, #0
 800785e:	4770      	bx	lr
 8007860:	2020      	movs	r0, #32
 8007862:	4770      	bx	lr

08007864 <__i2b>:
 8007864:	b510      	push	{r4, lr}
 8007866:	460c      	mov	r4, r1
 8007868:	2101      	movs	r1, #1
 800786a:	f7ff febd 	bl	80075e8 <_Balloc>
 800786e:	4602      	mov	r2, r0
 8007870:	b928      	cbnz	r0, 800787e <__i2b+0x1a>
 8007872:	4b05      	ldr	r3, [pc, #20]	@ (8007888 <__i2b+0x24>)
 8007874:	4805      	ldr	r0, [pc, #20]	@ (800788c <__i2b+0x28>)
 8007876:	f240 1145 	movw	r1, #325	@ 0x145
 800787a:	f001 fc39 	bl	80090f0 <__assert_func>
 800787e:	2301      	movs	r3, #1
 8007880:	6144      	str	r4, [r0, #20]
 8007882:	6103      	str	r3, [r0, #16]
 8007884:	bd10      	pop	{r4, pc}
 8007886:	bf00      	nop
 8007888:	08009eed 	.word	0x08009eed
 800788c:	08009efe 	.word	0x08009efe

08007890 <__multiply>:
 8007890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007894:	4617      	mov	r7, r2
 8007896:	690a      	ldr	r2, [r1, #16]
 8007898:	693b      	ldr	r3, [r7, #16]
 800789a:	429a      	cmp	r2, r3
 800789c:	bfa8      	it	ge
 800789e:	463b      	movge	r3, r7
 80078a0:	4689      	mov	r9, r1
 80078a2:	bfa4      	itt	ge
 80078a4:	460f      	movge	r7, r1
 80078a6:	4699      	movge	r9, r3
 80078a8:	693d      	ldr	r5, [r7, #16]
 80078aa:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80078ae:	68bb      	ldr	r3, [r7, #8]
 80078b0:	6879      	ldr	r1, [r7, #4]
 80078b2:	eb05 060a 	add.w	r6, r5, sl
 80078b6:	42b3      	cmp	r3, r6
 80078b8:	b085      	sub	sp, #20
 80078ba:	bfb8      	it	lt
 80078bc:	3101      	addlt	r1, #1
 80078be:	f7ff fe93 	bl	80075e8 <_Balloc>
 80078c2:	b930      	cbnz	r0, 80078d2 <__multiply+0x42>
 80078c4:	4602      	mov	r2, r0
 80078c6:	4b41      	ldr	r3, [pc, #260]	@ (80079cc <__multiply+0x13c>)
 80078c8:	4841      	ldr	r0, [pc, #260]	@ (80079d0 <__multiply+0x140>)
 80078ca:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80078ce:	f001 fc0f 	bl	80090f0 <__assert_func>
 80078d2:	f100 0414 	add.w	r4, r0, #20
 80078d6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80078da:	4623      	mov	r3, r4
 80078dc:	2200      	movs	r2, #0
 80078de:	4573      	cmp	r3, lr
 80078e0:	d320      	bcc.n	8007924 <__multiply+0x94>
 80078e2:	f107 0814 	add.w	r8, r7, #20
 80078e6:	f109 0114 	add.w	r1, r9, #20
 80078ea:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80078ee:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80078f2:	9302      	str	r3, [sp, #8]
 80078f4:	1beb      	subs	r3, r5, r7
 80078f6:	3b15      	subs	r3, #21
 80078f8:	f023 0303 	bic.w	r3, r3, #3
 80078fc:	3304      	adds	r3, #4
 80078fe:	3715      	adds	r7, #21
 8007900:	42bd      	cmp	r5, r7
 8007902:	bf38      	it	cc
 8007904:	2304      	movcc	r3, #4
 8007906:	9301      	str	r3, [sp, #4]
 8007908:	9b02      	ldr	r3, [sp, #8]
 800790a:	9103      	str	r1, [sp, #12]
 800790c:	428b      	cmp	r3, r1
 800790e:	d80c      	bhi.n	800792a <__multiply+0x9a>
 8007910:	2e00      	cmp	r6, #0
 8007912:	dd03      	ble.n	800791c <__multiply+0x8c>
 8007914:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007918:	2b00      	cmp	r3, #0
 800791a:	d055      	beq.n	80079c8 <__multiply+0x138>
 800791c:	6106      	str	r6, [r0, #16]
 800791e:	b005      	add	sp, #20
 8007920:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007924:	f843 2b04 	str.w	r2, [r3], #4
 8007928:	e7d9      	b.n	80078de <__multiply+0x4e>
 800792a:	f8b1 a000 	ldrh.w	sl, [r1]
 800792e:	f1ba 0f00 	cmp.w	sl, #0
 8007932:	d01f      	beq.n	8007974 <__multiply+0xe4>
 8007934:	46c4      	mov	ip, r8
 8007936:	46a1      	mov	r9, r4
 8007938:	2700      	movs	r7, #0
 800793a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800793e:	f8d9 3000 	ldr.w	r3, [r9]
 8007942:	fa1f fb82 	uxth.w	fp, r2
 8007946:	b29b      	uxth	r3, r3
 8007948:	fb0a 330b 	mla	r3, sl, fp, r3
 800794c:	443b      	add	r3, r7
 800794e:	f8d9 7000 	ldr.w	r7, [r9]
 8007952:	0c12      	lsrs	r2, r2, #16
 8007954:	0c3f      	lsrs	r7, r7, #16
 8007956:	fb0a 7202 	mla	r2, sl, r2, r7
 800795a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800795e:	b29b      	uxth	r3, r3
 8007960:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007964:	4565      	cmp	r5, ip
 8007966:	f849 3b04 	str.w	r3, [r9], #4
 800796a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800796e:	d8e4      	bhi.n	800793a <__multiply+0xaa>
 8007970:	9b01      	ldr	r3, [sp, #4]
 8007972:	50e7      	str	r7, [r4, r3]
 8007974:	9b03      	ldr	r3, [sp, #12]
 8007976:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800797a:	3104      	adds	r1, #4
 800797c:	f1b9 0f00 	cmp.w	r9, #0
 8007980:	d020      	beq.n	80079c4 <__multiply+0x134>
 8007982:	6823      	ldr	r3, [r4, #0]
 8007984:	4647      	mov	r7, r8
 8007986:	46a4      	mov	ip, r4
 8007988:	f04f 0a00 	mov.w	sl, #0
 800798c:	f8b7 b000 	ldrh.w	fp, [r7]
 8007990:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007994:	fb09 220b 	mla	r2, r9, fp, r2
 8007998:	4452      	add	r2, sl
 800799a:	b29b      	uxth	r3, r3
 800799c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80079a0:	f84c 3b04 	str.w	r3, [ip], #4
 80079a4:	f857 3b04 	ldr.w	r3, [r7], #4
 80079a8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80079ac:	f8bc 3000 	ldrh.w	r3, [ip]
 80079b0:	fb09 330a 	mla	r3, r9, sl, r3
 80079b4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80079b8:	42bd      	cmp	r5, r7
 80079ba:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80079be:	d8e5      	bhi.n	800798c <__multiply+0xfc>
 80079c0:	9a01      	ldr	r2, [sp, #4]
 80079c2:	50a3      	str	r3, [r4, r2]
 80079c4:	3404      	adds	r4, #4
 80079c6:	e79f      	b.n	8007908 <__multiply+0x78>
 80079c8:	3e01      	subs	r6, #1
 80079ca:	e7a1      	b.n	8007910 <__multiply+0x80>
 80079cc:	08009eed 	.word	0x08009eed
 80079d0:	08009efe 	.word	0x08009efe

080079d4 <__pow5mult>:
 80079d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80079d8:	4615      	mov	r5, r2
 80079da:	f012 0203 	ands.w	r2, r2, #3
 80079de:	4607      	mov	r7, r0
 80079e0:	460e      	mov	r6, r1
 80079e2:	d007      	beq.n	80079f4 <__pow5mult+0x20>
 80079e4:	4c25      	ldr	r4, [pc, #148]	@ (8007a7c <__pow5mult+0xa8>)
 80079e6:	3a01      	subs	r2, #1
 80079e8:	2300      	movs	r3, #0
 80079ea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80079ee:	f7ff fe5d 	bl	80076ac <__multadd>
 80079f2:	4606      	mov	r6, r0
 80079f4:	10ad      	asrs	r5, r5, #2
 80079f6:	d03d      	beq.n	8007a74 <__pow5mult+0xa0>
 80079f8:	69fc      	ldr	r4, [r7, #28]
 80079fa:	b97c      	cbnz	r4, 8007a1c <__pow5mult+0x48>
 80079fc:	2010      	movs	r0, #16
 80079fe:	f7ff fd3d 	bl	800747c <malloc>
 8007a02:	4602      	mov	r2, r0
 8007a04:	61f8      	str	r0, [r7, #28]
 8007a06:	b928      	cbnz	r0, 8007a14 <__pow5mult+0x40>
 8007a08:	4b1d      	ldr	r3, [pc, #116]	@ (8007a80 <__pow5mult+0xac>)
 8007a0a:	481e      	ldr	r0, [pc, #120]	@ (8007a84 <__pow5mult+0xb0>)
 8007a0c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007a10:	f001 fb6e 	bl	80090f0 <__assert_func>
 8007a14:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007a18:	6004      	str	r4, [r0, #0]
 8007a1a:	60c4      	str	r4, [r0, #12]
 8007a1c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007a20:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007a24:	b94c      	cbnz	r4, 8007a3a <__pow5mult+0x66>
 8007a26:	f240 2171 	movw	r1, #625	@ 0x271
 8007a2a:	4638      	mov	r0, r7
 8007a2c:	f7ff ff1a 	bl	8007864 <__i2b>
 8007a30:	2300      	movs	r3, #0
 8007a32:	f8c8 0008 	str.w	r0, [r8, #8]
 8007a36:	4604      	mov	r4, r0
 8007a38:	6003      	str	r3, [r0, #0]
 8007a3a:	f04f 0900 	mov.w	r9, #0
 8007a3e:	07eb      	lsls	r3, r5, #31
 8007a40:	d50a      	bpl.n	8007a58 <__pow5mult+0x84>
 8007a42:	4631      	mov	r1, r6
 8007a44:	4622      	mov	r2, r4
 8007a46:	4638      	mov	r0, r7
 8007a48:	f7ff ff22 	bl	8007890 <__multiply>
 8007a4c:	4631      	mov	r1, r6
 8007a4e:	4680      	mov	r8, r0
 8007a50:	4638      	mov	r0, r7
 8007a52:	f7ff fe09 	bl	8007668 <_Bfree>
 8007a56:	4646      	mov	r6, r8
 8007a58:	106d      	asrs	r5, r5, #1
 8007a5a:	d00b      	beq.n	8007a74 <__pow5mult+0xa0>
 8007a5c:	6820      	ldr	r0, [r4, #0]
 8007a5e:	b938      	cbnz	r0, 8007a70 <__pow5mult+0x9c>
 8007a60:	4622      	mov	r2, r4
 8007a62:	4621      	mov	r1, r4
 8007a64:	4638      	mov	r0, r7
 8007a66:	f7ff ff13 	bl	8007890 <__multiply>
 8007a6a:	6020      	str	r0, [r4, #0]
 8007a6c:	f8c0 9000 	str.w	r9, [r0]
 8007a70:	4604      	mov	r4, r0
 8007a72:	e7e4      	b.n	8007a3e <__pow5mult+0x6a>
 8007a74:	4630      	mov	r0, r6
 8007a76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a7a:	bf00      	nop
 8007a7c:	0800a010 	.word	0x0800a010
 8007a80:	08009e7e 	.word	0x08009e7e
 8007a84:	08009efe 	.word	0x08009efe

08007a88 <__lshift>:
 8007a88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a8c:	460c      	mov	r4, r1
 8007a8e:	6849      	ldr	r1, [r1, #4]
 8007a90:	6923      	ldr	r3, [r4, #16]
 8007a92:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007a96:	68a3      	ldr	r3, [r4, #8]
 8007a98:	4607      	mov	r7, r0
 8007a9a:	4691      	mov	r9, r2
 8007a9c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007aa0:	f108 0601 	add.w	r6, r8, #1
 8007aa4:	42b3      	cmp	r3, r6
 8007aa6:	db0b      	blt.n	8007ac0 <__lshift+0x38>
 8007aa8:	4638      	mov	r0, r7
 8007aaa:	f7ff fd9d 	bl	80075e8 <_Balloc>
 8007aae:	4605      	mov	r5, r0
 8007ab0:	b948      	cbnz	r0, 8007ac6 <__lshift+0x3e>
 8007ab2:	4602      	mov	r2, r0
 8007ab4:	4b28      	ldr	r3, [pc, #160]	@ (8007b58 <__lshift+0xd0>)
 8007ab6:	4829      	ldr	r0, [pc, #164]	@ (8007b5c <__lshift+0xd4>)
 8007ab8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007abc:	f001 fb18 	bl	80090f0 <__assert_func>
 8007ac0:	3101      	adds	r1, #1
 8007ac2:	005b      	lsls	r3, r3, #1
 8007ac4:	e7ee      	b.n	8007aa4 <__lshift+0x1c>
 8007ac6:	2300      	movs	r3, #0
 8007ac8:	f100 0114 	add.w	r1, r0, #20
 8007acc:	f100 0210 	add.w	r2, r0, #16
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	4553      	cmp	r3, sl
 8007ad4:	db33      	blt.n	8007b3e <__lshift+0xb6>
 8007ad6:	6920      	ldr	r0, [r4, #16]
 8007ad8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007adc:	f104 0314 	add.w	r3, r4, #20
 8007ae0:	f019 091f 	ands.w	r9, r9, #31
 8007ae4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007ae8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007aec:	d02b      	beq.n	8007b46 <__lshift+0xbe>
 8007aee:	f1c9 0e20 	rsb	lr, r9, #32
 8007af2:	468a      	mov	sl, r1
 8007af4:	2200      	movs	r2, #0
 8007af6:	6818      	ldr	r0, [r3, #0]
 8007af8:	fa00 f009 	lsl.w	r0, r0, r9
 8007afc:	4310      	orrs	r0, r2
 8007afe:	f84a 0b04 	str.w	r0, [sl], #4
 8007b02:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b06:	459c      	cmp	ip, r3
 8007b08:	fa22 f20e 	lsr.w	r2, r2, lr
 8007b0c:	d8f3      	bhi.n	8007af6 <__lshift+0x6e>
 8007b0e:	ebac 0304 	sub.w	r3, ip, r4
 8007b12:	3b15      	subs	r3, #21
 8007b14:	f023 0303 	bic.w	r3, r3, #3
 8007b18:	3304      	adds	r3, #4
 8007b1a:	f104 0015 	add.w	r0, r4, #21
 8007b1e:	4560      	cmp	r0, ip
 8007b20:	bf88      	it	hi
 8007b22:	2304      	movhi	r3, #4
 8007b24:	50ca      	str	r2, [r1, r3]
 8007b26:	b10a      	cbz	r2, 8007b2c <__lshift+0xa4>
 8007b28:	f108 0602 	add.w	r6, r8, #2
 8007b2c:	3e01      	subs	r6, #1
 8007b2e:	4638      	mov	r0, r7
 8007b30:	612e      	str	r6, [r5, #16]
 8007b32:	4621      	mov	r1, r4
 8007b34:	f7ff fd98 	bl	8007668 <_Bfree>
 8007b38:	4628      	mov	r0, r5
 8007b3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b3e:	f842 0f04 	str.w	r0, [r2, #4]!
 8007b42:	3301      	adds	r3, #1
 8007b44:	e7c5      	b.n	8007ad2 <__lshift+0x4a>
 8007b46:	3904      	subs	r1, #4
 8007b48:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b4c:	f841 2f04 	str.w	r2, [r1, #4]!
 8007b50:	459c      	cmp	ip, r3
 8007b52:	d8f9      	bhi.n	8007b48 <__lshift+0xc0>
 8007b54:	e7ea      	b.n	8007b2c <__lshift+0xa4>
 8007b56:	bf00      	nop
 8007b58:	08009eed 	.word	0x08009eed
 8007b5c:	08009efe 	.word	0x08009efe

08007b60 <__mcmp>:
 8007b60:	690a      	ldr	r2, [r1, #16]
 8007b62:	4603      	mov	r3, r0
 8007b64:	6900      	ldr	r0, [r0, #16]
 8007b66:	1a80      	subs	r0, r0, r2
 8007b68:	b530      	push	{r4, r5, lr}
 8007b6a:	d10e      	bne.n	8007b8a <__mcmp+0x2a>
 8007b6c:	3314      	adds	r3, #20
 8007b6e:	3114      	adds	r1, #20
 8007b70:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007b74:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007b78:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007b7c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007b80:	4295      	cmp	r5, r2
 8007b82:	d003      	beq.n	8007b8c <__mcmp+0x2c>
 8007b84:	d205      	bcs.n	8007b92 <__mcmp+0x32>
 8007b86:	f04f 30ff 	mov.w	r0, #4294967295
 8007b8a:	bd30      	pop	{r4, r5, pc}
 8007b8c:	42a3      	cmp	r3, r4
 8007b8e:	d3f3      	bcc.n	8007b78 <__mcmp+0x18>
 8007b90:	e7fb      	b.n	8007b8a <__mcmp+0x2a>
 8007b92:	2001      	movs	r0, #1
 8007b94:	e7f9      	b.n	8007b8a <__mcmp+0x2a>
	...

08007b98 <__mdiff>:
 8007b98:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b9c:	4689      	mov	r9, r1
 8007b9e:	4606      	mov	r6, r0
 8007ba0:	4611      	mov	r1, r2
 8007ba2:	4648      	mov	r0, r9
 8007ba4:	4614      	mov	r4, r2
 8007ba6:	f7ff ffdb 	bl	8007b60 <__mcmp>
 8007baa:	1e05      	subs	r5, r0, #0
 8007bac:	d112      	bne.n	8007bd4 <__mdiff+0x3c>
 8007bae:	4629      	mov	r1, r5
 8007bb0:	4630      	mov	r0, r6
 8007bb2:	f7ff fd19 	bl	80075e8 <_Balloc>
 8007bb6:	4602      	mov	r2, r0
 8007bb8:	b928      	cbnz	r0, 8007bc6 <__mdiff+0x2e>
 8007bba:	4b3f      	ldr	r3, [pc, #252]	@ (8007cb8 <__mdiff+0x120>)
 8007bbc:	f240 2137 	movw	r1, #567	@ 0x237
 8007bc0:	483e      	ldr	r0, [pc, #248]	@ (8007cbc <__mdiff+0x124>)
 8007bc2:	f001 fa95 	bl	80090f0 <__assert_func>
 8007bc6:	2301      	movs	r3, #1
 8007bc8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007bcc:	4610      	mov	r0, r2
 8007bce:	b003      	add	sp, #12
 8007bd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bd4:	bfbc      	itt	lt
 8007bd6:	464b      	movlt	r3, r9
 8007bd8:	46a1      	movlt	r9, r4
 8007bda:	4630      	mov	r0, r6
 8007bdc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007be0:	bfba      	itte	lt
 8007be2:	461c      	movlt	r4, r3
 8007be4:	2501      	movlt	r5, #1
 8007be6:	2500      	movge	r5, #0
 8007be8:	f7ff fcfe 	bl	80075e8 <_Balloc>
 8007bec:	4602      	mov	r2, r0
 8007bee:	b918      	cbnz	r0, 8007bf8 <__mdiff+0x60>
 8007bf0:	4b31      	ldr	r3, [pc, #196]	@ (8007cb8 <__mdiff+0x120>)
 8007bf2:	f240 2145 	movw	r1, #581	@ 0x245
 8007bf6:	e7e3      	b.n	8007bc0 <__mdiff+0x28>
 8007bf8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007bfc:	6926      	ldr	r6, [r4, #16]
 8007bfe:	60c5      	str	r5, [r0, #12]
 8007c00:	f109 0310 	add.w	r3, r9, #16
 8007c04:	f109 0514 	add.w	r5, r9, #20
 8007c08:	f104 0e14 	add.w	lr, r4, #20
 8007c0c:	f100 0b14 	add.w	fp, r0, #20
 8007c10:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007c14:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007c18:	9301      	str	r3, [sp, #4]
 8007c1a:	46d9      	mov	r9, fp
 8007c1c:	f04f 0c00 	mov.w	ip, #0
 8007c20:	9b01      	ldr	r3, [sp, #4]
 8007c22:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007c26:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007c2a:	9301      	str	r3, [sp, #4]
 8007c2c:	fa1f f38a 	uxth.w	r3, sl
 8007c30:	4619      	mov	r1, r3
 8007c32:	b283      	uxth	r3, r0
 8007c34:	1acb      	subs	r3, r1, r3
 8007c36:	0c00      	lsrs	r0, r0, #16
 8007c38:	4463      	add	r3, ip
 8007c3a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007c3e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007c42:	b29b      	uxth	r3, r3
 8007c44:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007c48:	4576      	cmp	r6, lr
 8007c4a:	f849 3b04 	str.w	r3, [r9], #4
 8007c4e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007c52:	d8e5      	bhi.n	8007c20 <__mdiff+0x88>
 8007c54:	1b33      	subs	r3, r6, r4
 8007c56:	3b15      	subs	r3, #21
 8007c58:	f023 0303 	bic.w	r3, r3, #3
 8007c5c:	3415      	adds	r4, #21
 8007c5e:	3304      	adds	r3, #4
 8007c60:	42a6      	cmp	r6, r4
 8007c62:	bf38      	it	cc
 8007c64:	2304      	movcc	r3, #4
 8007c66:	441d      	add	r5, r3
 8007c68:	445b      	add	r3, fp
 8007c6a:	461e      	mov	r6, r3
 8007c6c:	462c      	mov	r4, r5
 8007c6e:	4544      	cmp	r4, r8
 8007c70:	d30e      	bcc.n	8007c90 <__mdiff+0xf8>
 8007c72:	f108 0103 	add.w	r1, r8, #3
 8007c76:	1b49      	subs	r1, r1, r5
 8007c78:	f021 0103 	bic.w	r1, r1, #3
 8007c7c:	3d03      	subs	r5, #3
 8007c7e:	45a8      	cmp	r8, r5
 8007c80:	bf38      	it	cc
 8007c82:	2100      	movcc	r1, #0
 8007c84:	440b      	add	r3, r1
 8007c86:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007c8a:	b191      	cbz	r1, 8007cb2 <__mdiff+0x11a>
 8007c8c:	6117      	str	r7, [r2, #16]
 8007c8e:	e79d      	b.n	8007bcc <__mdiff+0x34>
 8007c90:	f854 1b04 	ldr.w	r1, [r4], #4
 8007c94:	46e6      	mov	lr, ip
 8007c96:	0c08      	lsrs	r0, r1, #16
 8007c98:	fa1c fc81 	uxtah	ip, ip, r1
 8007c9c:	4471      	add	r1, lr
 8007c9e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007ca2:	b289      	uxth	r1, r1
 8007ca4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007ca8:	f846 1b04 	str.w	r1, [r6], #4
 8007cac:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007cb0:	e7dd      	b.n	8007c6e <__mdiff+0xd6>
 8007cb2:	3f01      	subs	r7, #1
 8007cb4:	e7e7      	b.n	8007c86 <__mdiff+0xee>
 8007cb6:	bf00      	nop
 8007cb8:	08009eed 	.word	0x08009eed
 8007cbc:	08009efe 	.word	0x08009efe

08007cc0 <__ulp>:
 8007cc0:	b082      	sub	sp, #8
 8007cc2:	ed8d 0b00 	vstr	d0, [sp]
 8007cc6:	9a01      	ldr	r2, [sp, #4]
 8007cc8:	4b0f      	ldr	r3, [pc, #60]	@ (8007d08 <__ulp+0x48>)
 8007cca:	4013      	ands	r3, r2
 8007ccc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	dc08      	bgt.n	8007ce6 <__ulp+0x26>
 8007cd4:	425b      	negs	r3, r3
 8007cd6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8007cda:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007cde:	da04      	bge.n	8007cea <__ulp+0x2a>
 8007ce0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8007ce4:	4113      	asrs	r3, r2
 8007ce6:	2200      	movs	r2, #0
 8007ce8:	e008      	b.n	8007cfc <__ulp+0x3c>
 8007cea:	f1a2 0314 	sub.w	r3, r2, #20
 8007cee:	2b1e      	cmp	r3, #30
 8007cf0:	bfda      	itte	le
 8007cf2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8007cf6:	40da      	lsrle	r2, r3
 8007cf8:	2201      	movgt	r2, #1
 8007cfa:	2300      	movs	r3, #0
 8007cfc:	4619      	mov	r1, r3
 8007cfe:	4610      	mov	r0, r2
 8007d00:	ec41 0b10 	vmov	d0, r0, r1
 8007d04:	b002      	add	sp, #8
 8007d06:	4770      	bx	lr
 8007d08:	7ff00000 	.word	0x7ff00000

08007d0c <__b2d>:
 8007d0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d10:	6906      	ldr	r6, [r0, #16]
 8007d12:	f100 0814 	add.w	r8, r0, #20
 8007d16:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8007d1a:	1f37      	subs	r7, r6, #4
 8007d1c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007d20:	4610      	mov	r0, r2
 8007d22:	f7ff fd53 	bl	80077cc <__hi0bits>
 8007d26:	f1c0 0320 	rsb	r3, r0, #32
 8007d2a:	280a      	cmp	r0, #10
 8007d2c:	600b      	str	r3, [r1, #0]
 8007d2e:	491b      	ldr	r1, [pc, #108]	@ (8007d9c <__b2d+0x90>)
 8007d30:	dc15      	bgt.n	8007d5e <__b2d+0x52>
 8007d32:	f1c0 0c0b 	rsb	ip, r0, #11
 8007d36:	fa22 f30c 	lsr.w	r3, r2, ip
 8007d3a:	45b8      	cmp	r8, r7
 8007d3c:	ea43 0501 	orr.w	r5, r3, r1
 8007d40:	bf34      	ite	cc
 8007d42:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007d46:	2300      	movcs	r3, #0
 8007d48:	3015      	adds	r0, #21
 8007d4a:	fa02 f000 	lsl.w	r0, r2, r0
 8007d4e:	fa23 f30c 	lsr.w	r3, r3, ip
 8007d52:	4303      	orrs	r3, r0
 8007d54:	461c      	mov	r4, r3
 8007d56:	ec45 4b10 	vmov	d0, r4, r5
 8007d5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d5e:	45b8      	cmp	r8, r7
 8007d60:	bf3a      	itte	cc
 8007d62:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007d66:	f1a6 0708 	subcc.w	r7, r6, #8
 8007d6a:	2300      	movcs	r3, #0
 8007d6c:	380b      	subs	r0, #11
 8007d6e:	d012      	beq.n	8007d96 <__b2d+0x8a>
 8007d70:	f1c0 0120 	rsb	r1, r0, #32
 8007d74:	fa23 f401 	lsr.w	r4, r3, r1
 8007d78:	4082      	lsls	r2, r0
 8007d7a:	4322      	orrs	r2, r4
 8007d7c:	4547      	cmp	r7, r8
 8007d7e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8007d82:	bf8c      	ite	hi
 8007d84:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8007d88:	2200      	movls	r2, #0
 8007d8a:	4083      	lsls	r3, r0
 8007d8c:	40ca      	lsrs	r2, r1
 8007d8e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8007d92:	4313      	orrs	r3, r2
 8007d94:	e7de      	b.n	8007d54 <__b2d+0x48>
 8007d96:	ea42 0501 	orr.w	r5, r2, r1
 8007d9a:	e7db      	b.n	8007d54 <__b2d+0x48>
 8007d9c:	3ff00000 	.word	0x3ff00000

08007da0 <__d2b>:
 8007da0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007da4:	460f      	mov	r7, r1
 8007da6:	2101      	movs	r1, #1
 8007da8:	ec59 8b10 	vmov	r8, r9, d0
 8007dac:	4616      	mov	r6, r2
 8007dae:	f7ff fc1b 	bl	80075e8 <_Balloc>
 8007db2:	4604      	mov	r4, r0
 8007db4:	b930      	cbnz	r0, 8007dc4 <__d2b+0x24>
 8007db6:	4602      	mov	r2, r0
 8007db8:	4b23      	ldr	r3, [pc, #140]	@ (8007e48 <__d2b+0xa8>)
 8007dba:	4824      	ldr	r0, [pc, #144]	@ (8007e4c <__d2b+0xac>)
 8007dbc:	f240 310f 	movw	r1, #783	@ 0x30f
 8007dc0:	f001 f996 	bl	80090f0 <__assert_func>
 8007dc4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007dc8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007dcc:	b10d      	cbz	r5, 8007dd2 <__d2b+0x32>
 8007dce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007dd2:	9301      	str	r3, [sp, #4]
 8007dd4:	f1b8 0300 	subs.w	r3, r8, #0
 8007dd8:	d023      	beq.n	8007e22 <__d2b+0x82>
 8007dda:	4668      	mov	r0, sp
 8007ddc:	9300      	str	r3, [sp, #0]
 8007dde:	f7ff fd14 	bl	800780a <__lo0bits>
 8007de2:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007de6:	b1d0      	cbz	r0, 8007e1e <__d2b+0x7e>
 8007de8:	f1c0 0320 	rsb	r3, r0, #32
 8007dec:	fa02 f303 	lsl.w	r3, r2, r3
 8007df0:	430b      	orrs	r3, r1
 8007df2:	40c2      	lsrs	r2, r0
 8007df4:	6163      	str	r3, [r4, #20]
 8007df6:	9201      	str	r2, [sp, #4]
 8007df8:	9b01      	ldr	r3, [sp, #4]
 8007dfa:	61a3      	str	r3, [r4, #24]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	bf0c      	ite	eq
 8007e00:	2201      	moveq	r2, #1
 8007e02:	2202      	movne	r2, #2
 8007e04:	6122      	str	r2, [r4, #16]
 8007e06:	b1a5      	cbz	r5, 8007e32 <__d2b+0x92>
 8007e08:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007e0c:	4405      	add	r5, r0
 8007e0e:	603d      	str	r5, [r7, #0]
 8007e10:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007e14:	6030      	str	r0, [r6, #0]
 8007e16:	4620      	mov	r0, r4
 8007e18:	b003      	add	sp, #12
 8007e1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007e1e:	6161      	str	r1, [r4, #20]
 8007e20:	e7ea      	b.n	8007df8 <__d2b+0x58>
 8007e22:	a801      	add	r0, sp, #4
 8007e24:	f7ff fcf1 	bl	800780a <__lo0bits>
 8007e28:	9b01      	ldr	r3, [sp, #4]
 8007e2a:	6163      	str	r3, [r4, #20]
 8007e2c:	3020      	adds	r0, #32
 8007e2e:	2201      	movs	r2, #1
 8007e30:	e7e8      	b.n	8007e04 <__d2b+0x64>
 8007e32:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007e36:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007e3a:	6038      	str	r0, [r7, #0]
 8007e3c:	6918      	ldr	r0, [r3, #16]
 8007e3e:	f7ff fcc5 	bl	80077cc <__hi0bits>
 8007e42:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007e46:	e7e5      	b.n	8007e14 <__d2b+0x74>
 8007e48:	08009eed 	.word	0x08009eed
 8007e4c:	08009efe 	.word	0x08009efe

08007e50 <__ratio>:
 8007e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e54:	b085      	sub	sp, #20
 8007e56:	e9cd 1000 	strd	r1, r0, [sp]
 8007e5a:	a902      	add	r1, sp, #8
 8007e5c:	f7ff ff56 	bl	8007d0c <__b2d>
 8007e60:	9800      	ldr	r0, [sp, #0]
 8007e62:	a903      	add	r1, sp, #12
 8007e64:	ec55 4b10 	vmov	r4, r5, d0
 8007e68:	f7ff ff50 	bl	8007d0c <__b2d>
 8007e6c:	9b01      	ldr	r3, [sp, #4]
 8007e6e:	6919      	ldr	r1, [r3, #16]
 8007e70:	9b00      	ldr	r3, [sp, #0]
 8007e72:	691b      	ldr	r3, [r3, #16]
 8007e74:	1ac9      	subs	r1, r1, r3
 8007e76:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8007e7a:	1a9b      	subs	r3, r3, r2
 8007e7c:	ec5b ab10 	vmov	sl, fp, d0
 8007e80:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	bfce      	itee	gt
 8007e88:	462a      	movgt	r2, r5
 8007e8a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007e8e:	465a      	movle	r2, fp
 8007e90:	462f      	mov	r7, r5
 8007e92:	46d9      	mov	r9, fp
 8007e94:	bfcc      	ite	gt
 8007e96:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8007e9a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8007e9e:	464b      	mov	r3, r9
 8007ea0:	4652      	mov	r2, sl
 8007ea2:	4620      	mov	r0, r4
 8007ea4:	4639      	mov	r1, r7
 8007ea6:	f7f8 fcf9 	bl	800089c <__aeabi_ddiv>
 8007eaa:	ec41 0b10 	vmov	d0, r0, r1
 8007eae:	b005      	add	sp, #20
 8007eb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007eb4 <__copybits>:
 8007eb4:	3901      	subs	r1, #1
 8007eb6:	b570      	push	{r4, r5, r6, lr}
 8007eb8:	1149      	asrs	r1, r1, #5
 8007eba:	6914      	ldr	r4, [r2, #16]
 8007ebc:	3101      	adds	r1, #1
 8007ebe:	f102 0314 	add.w	r3, r2, #20
 8007ec2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007ec6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007eca:	1f05      	subs	r5, r0, #4
 8007ecc:	42a3      	cmp	r3, r4
 8007ece:	d30c      	bcc.n	8007eea <__copybits+0x36>
 8007ed0:	1aa3      	subs	r3, r4, r2
 8007ed2:	3b11      	subs	r3, #17
 8007ed4:	f023 0303 	bic.w	r3, r3, #3
 8007ed8:	3211      	adds	r2, #17
 8007eda:	42a2      	cmp	r2, r4
 8007edc:	bf88      	it	hi
 8007ede:	2300      	movhi	r3, #0
 8007ee0:	4418      	add	r0, r3
 8007ee2:	2300      	movs	r3, #0
 8007ee4:	4288      	cmp	r0, r1
 8007ee6:	d305      	bcc.n	8007ef4 <__copybits+0x40>
 8007ee8:	bd70      	pop	{r4, r5, r6, pc}
 8007eea:	f853 6b04 	ldr.w	r6, [r3], #4
 8007eee:	f845 6f04 	str.w	r6, [r5, #4]!
 8007ef2:	e7eb      	b.n	8007ecc <__copybits+0x18>
 8007ef4:	f840 3b04 	str.w	r3, [r0], #4
 8007ef8:	e7f4      	b.n	8007ee4 <__copybits+0x30>

08007efa <__any_on>:
 8007efa:	f100 0214 	add.w	r2, r0, #20
 8007efe:	6900      	ldr	r0, [r0, #16]
 8007f00:	114b      	asrs	r3, r1, #5
 8007f02:	4298      	cmp	r0, r3
 8007f04:	b510      	push	{r4, lr}
 8007f06:	db11      	blt.n	8007f2c <__any_on+0x32>
 8007f08:	dd0a      	ble.n	8007f20 <__any_on+0x26>
 8007f0a:	f011 011f 	ands.w	r1, r1, #31
 8007f0e:	d007      	beq.n	8007f20 <__any_on+0x26>
 8007f10:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007f14:	fa24 f001 	lsr.w	r0, r4, r1
 8007f18:	fa00 f101 	lsl.w	r1, r0, r1
 8007f1c:	428c      	cmp	r4, r1
 8007f1e:	d10b      	bne.n	8007f38 <__any_on+0x3e>
 8007f20:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007f24:	4293      	cmp	r3, r2
 8007f26:	d803      	bhi.n	8007f30 <__any_on+0x36>
 8007f28:	2000      	movs	r0, #0
 8007f2a:	bd10      	pop	{r4, pc}
 8007f2c:	4603      	mov	r3, r0
 8007f2e:	e7f7      	b.n	8007f20 <__any_on+0x26>
 8007f30:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007f34:	2900      	cmp	r1, #0
 8007f36:	d0f5      	beq.n	8007f24 <__any_on+0x2a>
 8007f38:	2001      	movs	r0, #1
 8007f3a:	e7f6      	b.n	8007f2a <__any_on+0x30>

08007f3c <sulp>:
 8007f3c:	b570      	push	{r4, r5, r6, lr}
 8007f3e:	4604      	mov	r4, r0
 8007f40:	460d      	mov	r5, r1
 8007f42:	ec45 4b10 	vmov	d0, r4, r5
 8007f46:	4616      	mov	r6, r2
 8007f48:	f7ff feba 	bl	8007cc0 <__ulp>
 8007f4c:	ec51 0b10 	vmov	r0, r1, d0
 8007f50:	b17e      	cbz	r6, 8007f72 <sulp+0x36>
 8007f52:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007f56:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	dd09      	ble.n	8007f72 <sulp+0x36>
 8007f5e:	051b      	lsls	r3, r3, #20
 8007f60:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8007f64:	2400      	movs	r4, #0
 8007f66:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8007f6a:	4622      	mov	r2, r4
 8007f6c:	462b      	mov	r3, r5
 8007f6e:	f7f8 fb6b 	bl	8000648 <__aeabi_dmul>
 8007f72:	ec41 0b10 	vmov	d0, r0, r1
 8007f76:	bd70      	pop	{r4, r5, r6, pc}

08007f78 <_strtod_l>:
 8007f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f7c:	b09f      	sub	sp, #124	@ 0x7c
 8007f7e:	460c      	mov	r4, r1
 8007f80:	9217      	str	r2, [sp, #92]	@ 0x5c
 8007f82:	2200      	movs	r2, #0
 8007f84:	921a      	str	r2, [sp, #104]	@ 0x68
 8007f86:	9005      	str	r0, [sp, #20]
 8007f88:	f04f 0a00 	mov.w	sl, #0
 8007f8c:	f04f 0b00 	mov.w	fp, #0
 8007f90:	460a      	mov	r2, r1
 8007f92:	9219      	str	r2, [sp, #100]	@ 0x64
 8007f94:	7811      	ldrb	r1, [r2, #0]
 8007f96:	292b      	cmp	r1, #43	@ 0x2b
 8007f98:	d04a      	beq.n	8008030 <_strtod_l+0xb8>
 8007f9a:	d838      	bhi.n	800800e <_strtod_l+0x96>
 8007f9c:	290d      	cmp	r1, #13
 8007f9e:	d832      	bhi.n	8008006 <_strtod_l+0x8e>
 8007fa0:	2908      	cmp	r1, #8
 8007fa2:	d832      	bhi.n	800800a <_strtod_l+0x92>
 8007fa4:	2900      	cmp	r1, #0
 8007fa6:	d03b      	beq.n	8008020 <_strtod_l+0xa8>
 8007fa8:	2200      	movs	r2, #0
 8007faa:	920e      	str	r2, [sp, #56]	@ 0x38
 8007fac:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8007fae:	782a      	ldrb	r2, [r5, #0]
 8007fb0:	2a30      	cmp	r2, #48	@ 0x30
 8007fb2:	f040 80b2 	bne.w	800811a <_strtod_l+0x1a2>
 8007fb6:	786a      	ldrb	r2, [r5, #1]
 8007fb8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007fbc:	2a58      	cmp	r2, #88	@ 0x58
 8007fbe:	d16e      	bne.n	800809e <_strtod_l+0x126>
 8007fc0:	9302      	str	r3, [sp, #8]
 8007fc2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007fc4:	9301      	str	r3, [sp, #4]
 8007fc6:	ab1a      	add	r3, sp, #104	@ 0x68
 8007fc8:	9300      	str	r3, [sp, #0]
 8007fca:	4a8f      	ldr	r2, [pc, #572]	@ (8008208 <_strtod_l+0x290>)
 8007fcc:	9805      	ldr	r0, [sp, #20]
 8007fce:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007fd0:	a919      	add	r1, sp, #100	@ 0x64
 8007fd2:	f001 f927 	bl	8009224 <__gethex>
 8007fd6:	f010 060f 	ands.w	r6, r0, #15
 8007fda:	4604      	mov	r4, r0
 8007fdc:	d005      	beq.n	8007fea <_strtod_l+0x72>
 8007fde:	2e06      	cmp	r6, #6
 8007fe0:	d128      	bne.n	8008034 <_strtod_l+0xbc>
 8007fe2:	3501      	adds	r5, #1
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	9519      	str	r5, [sp, #100]	@ 0x64
 8007fe8:	930e      	str	r3, [sp, #56]	@ 0x38
 8007fea:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	f040 858e 	bne.w	8008b0e <_strtod_l+0xb96>
 8007ff2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007ff4:	b1cb      	cbz	r3, 800802a <_strtod_l+0xb2>
 8007ff6:	4652      	mov	r2, sl
 8007ff8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8007ffc:	ec43 2b10 	vmov	d0, r2, r3
 8008000:	b01f      	add	sp, #124	@ 0x7c
 8008002:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008006:	2920      	cmp	r1, #32
 8008008:	d1ce      	bne.n	8007fa8 <_strtod_l+0x30>
 800800a:	3201      	adds	r2, #1
 800800c:	e7c1      	b.n	8007f92 <_strtod_l+0x1a>
 800800e:	292d      	cmp	r1, #45	@ 0x2d
 8008010:	d1ca      	bne.n	8007fa8 <_strtod_l+0x30>
 8008012:	2101      	movs	r1, #1
 8008014:	910e      	str	r1, [sp, #56]	@ 0x38
 8008016:	1c51      	adds	r1, r2, #1
 8008018:	9119      	str	r1, [sp, #100]	@ 0x64
 800801a:	7852      	ldrb	r2, [r2, #1]
 800801c:	2a00      	cmp	r2, #0
 800801e:	d1c5      	bne.n	8007fac <_strtod_l+0x34>
 8008020:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008022:	9419      	str	r4, [sp, #100]	@ 0x64
 8008024:	2b00      	cmp	r3, #0
 8008026:	f040 8570 	bne.w	8008b0a <_strtod_l+0xb92>
 800802a:	4652      	mov	r2, sl
 800802c:	465b      	mov	r3, fp
 800802e:	e7e5      	b.n	8007ffc <_strtod_l+0x84>
 8008030:	2100      	movs	r1, #0
 8008032:	e7ef      	b.n	8008014 <_strtod_l+0x9c>
 8008034:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008036:	b13a      	cbz	r2, 8008048 <_strtod_l+0xd0>
 8008038:	2135      	movs	r1, #53	@ 0x35
 800803a:	a81c      	add	r0, sp, #112	@ 0x70
 800803c:	f7ff ff3a 	bl	8007eb4 <__copybits>
 8008040:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008042:	9805      	ldr	r0, [sp, #20]
 8008044:	f7ff fb10 	bl	8007668 <_Bfree>
 8008048:	3e01      	subs	r6, #1
 800804a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800804c:	2e04      	cmp	r6, #4
 800804e:	d806      	bhi.n	800805e <_strtod_l+0xe6>
 8008050:	e8df f006 	tbb	[pc, r6]
 8008054:	201d0314 	.word	0x201d0314
 8008058:	14          	.byte	0x14
 8008059:	00          	.byte	0x00
 800805a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800805e:	05e1      	lsls	r1, r4, #23
 8008060:	bf48      	it	mi
 8008062:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8008066:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800806a:	0d1b      	lsrs	r3, r3, #20
 800806c:	051b      	lsls	r3, r3, #20
 800806e:	2b00      	cmp	r3, #0
 8008070:	d1bb      	bne.n	8007fea <_strtod_l+0x72>
 8008072:	f7fe fb2d 	bl	80066d0 <__errno>
 8008076:	2322      	movs	r3, #34	@ 0x22
 8008078:	6003      	str	r3, [r0, #0]
 800807a:	e7b6      	b.n	8007fea <_strtod_l+0x72>
 800807c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008080:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008084:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008088:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800808c:	e7e7      	b.n	800805e <_strtod_l+0xe6>
 800808e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8008210 <_strtod_l+0x298>
 8008092:	e7e4      	b.n	800805e <_strtod_l+0xe6>
 8008094:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008098:	f04f 3aff 	mov.w	sl, #4294967295
 800809c:	e7df      	b.n	800805e <_strtod_l+0xe6>
 800809e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80080a0:	1c5a      	adds	r2, r3, #1
 80080a2:	9219      	str	r2, [sp, #100]	@ 0x64
 80080a4:	785b      	ldrb	r3, [r3, #1]
 80080a6:	2b30      	cmp	r3, #48	@ 0x30
 80080a8:	d0f9      	beq.n	800809e <_strtod_l+0x126>
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d09d      	beq.n	8007fea <_strtod_l+0x72>
 80080ae:	2301      	movs	r3, #1
 80080b0:	2700      	movs	r7, #0
 80080b2:	9308      	str	r3, [sp, #32]
 80080b4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80080b6:	930c      	str	r3, [sp, #48]	@ 0x30
 80080b8:	970b      	str	r7, [sp, #44]	@ 0x2c
 80080ba:	46b9      	mov	r9, r7
 80080bc:	220a      	movs	r2, #10
 80080be:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80080c0:	7805      	ldrb	r5, [r0, #0]
 80080c2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80080c6:	b2d9      	uxtb	r1, r3
 80080c8:	2909      	cmp	r1, #9
 80080ca:	d928      	bls.n	800811e <_strtod_l+0x1a6>
 80080cc:	494f      	ldr	r1, [pc, #316]	@ (800820c <_strtod_l+0x294>)
 80080ce:	2201      	movs	r2, #1
 80080d0:	f000 ffd6 	bl	8009080 <strncmp>
 80080d4:	2800      	cmp	r0, #0
 80080d6:	d032      	beq.n	800813e <_strtod_l+0x1c6>
 80080d8:	2000      	movs	r0, #0
 80080da:	462a      	mov	r2, r5
 80080dc:	900a      	str	r0, [sp, #40]	@ 0x28
 80080de:	464d      	mov	r5, r9
 80080e0:	4603      	mov	r3, r0
 80080e2:	2a65      	cmp	r2, #101	@ 0x65
 80080e4:	d001      	beq.n	80080ea <_strtod_l+0x172>
 80080e6:	2a45      	cmp	r2, #69	@ 0x45
 80080e8:	d114      	bne.n	8008114 <_strtod_l+0x19c>
 80080ea:	b91d      	cbnz	r5, 80080f4 <_strtod_l+0x17c>
 80080ec:	9a08      	ldr	r2, [sp, #32]
 80080ee:	4302      	orrs	r2, r0
 80080f0:	d096      	beq.n	8008020 <_strtod_l+0xa8>
 80080f2:	2500      	movs	r5, #0
 80080f4:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80080f6:	1c62      	adds	r2, r4, #1
 80080f8:	9219      	str	r2, [sp, #100]	@ 0x64
 80080fa:	7862      	ldrb	r2, [r4, #1]
 80080fc:	2a2b      	cmp	r2, #43	@ 0x2b
 80080fe:	d07a      	beq.n	80081f6 <_strtod_l+0x27e>
 8008100:	2a2d      	cmp	r2, #45	@ 0x2d
 8008102:	d07e      	beq.n	8008202 <_strtod_l+0x28a>
 8008104:	f04f 0c00 	mov.w	ip, #0
 8008108:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800810c:	2909      	cmp	r1, #9
 800810e:	f240 8085 	bls.w	800821c <_strtod_l+0x2a4>
 8008112:	9419      	str	r4, [sp, #100]	@ 0x64
 8008114:	f04f 0800 	mov.w	r8, #0
 8008118:	e0a5      	b.n	8008266 <_strtod_l+0x2ee>
 800811a:	2300      	movs	r3, #0
 800811c:	e7c8      	b.n	80080b0 <_strtod_l+0x138>
 800811e:	f1b9 0f08 	cmp.w	r9, #8
 8008122:	bfd8      	it	le
 8008124:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8008126:	f100 0001 	add.w	r0, r0, #1
 800812a:	bfda      	itte	le
 800812c:	fb02 3301 	mlale	r3, r2, r1, r3
 8008130:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8008132:	fb02 3707 	mlagt	r7, r2, r7, r3
 8008136:	f109 0901 	add.w	r9, r9, #1
 800813a:	9019      	str	r0, [sp, #100]	@ 0x64
 800813c:	e7bf      	b.n	80080be <_strtod_l+0x146>
 800813e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008140:	1c5a      	adds	r2, r3, #1
 8008142:	9219      	str	r2, [sp, #100]	@ 0x64
 8008144:	785a      	ldrb	r2, [r3, #1]
 8008146:	f1b9 0f00 	cmp.w	r9, #0
 800814a:	d03b      	beq.n	80081c4 <_strtod_l+0x24c>
 800814c:	900a      	str	r0, [sp, #40]	@ 0x28
 800814e:	464d      	mov	r5, r9
 8008150:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8008154:	2b09      	cmp	r3, #9
 8008156:	d912      	bls.n	800817e <_strtod_l+0x206>
 8008158:	2301      	movs	r3, #1
 800815a:	e7c2      	b.n	80080e2 <_strtod_l+0x16a>
 800815c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800815e:	1c5a      	adds	r2, r3, #1
 8008160:	9219      	str	r2, [sp, #100]	@ 0x64
 8008162:	785a      	ldrb	r2, [r3, #1]
 8008164:	3001      	adds	r0, #1
 8008166:	2a30      	cmp	r2, #48	@ 0x30
 8008168:	d0f8      	beq.n	800815c <_strtod_l+0x1e4>
 800816a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800816e:	2b08      	cmp	r3, #8
 8008170:	f200 84d2 	bhi.w	8008b18 <_strtod_l+0xba0>
 8008174:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008176:	900a      	str	r0, [sp, #40]	@ 0x28
 8008178:	2000      	movs	r0, #0
 800817a:	930c      	str	r3, [sp, #48]	@ 0x30
 800817c:	4605      	mov	r5, r0
 800817e:	3a30      	subs	r2, #48	@ 0x30
 8008180:	f100 0301 	add.w	r3, r0, #1
 8008184:	d018      	beq.n	80081b8 <_strtod_l+0x240>
 8008186:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008188:	4419      	add	r1, r3
 800818a:	910a      	str	r1, [sp, #40]	@ 0x28
 800818c:	462e      	mov	r6, r5
 800818e:	f04f 0e0a 	mov.w	lr, #10
 8008192:	1c71      	adds	r1, r6, #1
 8008194:	eba1 0c05 	sub.w	ip, r1, r5
 8008198:	4563      	cmp	r3, ip
 800819a:	dc15      	bgt.n	80081c8 <_strtod_l+0x250>
 800819c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80081a0:	182b      	adds	r3, r5, r0
 80081a2:	2b08      	cmp	r3, #8
 80081a4:	f105 0501 	add.w	r5, r5, #1
 80081a8:	4405      	add	r5, r0
 80081aa:	dc1a      	bgt.n	80081e2 <_strtod_l+0x26a>
 80081ac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80081ae:	230a      	movs	r3, #10
 80081b0:	fb03 2301 	mla	r3, r3, r1, r2
 80081b4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80081b6:	2300      	movs	r3, #0
 80081b8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80081ba:	1c51      	adds	r1, r2, #1
 80081bc:	9119      	str	r1, [sp, #100]	@ 0x64
 80081be:	7852      	ldrb	r2, [r2, #1]
 80081c0:	4618      	mov	r0, r3
 80081c2:	e7c5      	b.n	8008150 <_strtod_l+0x1d8>
 80081c4:	4648      	mov	r0, r9
 80081c6:	e7ce      	b.n	8008166 <_strtod_l+0x1ee>
 80081c8:	2e08      	cmp	r6, #8
 80081ca:	dc05      	bgt.n	80081d8 <_strtod_l+0x260>
 80081cc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80081ce:	fb0e f606 	mul.w	r6, lr, r6
 80081d2:	960b      	str	r6, [sp, #44]	@ 0x2c
 80081d4:	460e      	mov	r6, r1
 80081d6:	e7dc      	b.n	8008192 <_strtod_l+0x21a>
 80081d8:	2910      	cmp	r1, #16
 80081da:	bfd8      	it	le
 80081dc:	fb0e f707 	mulle.w	r7, lr, r7
 80081e0:	e7f8      	b.n	80081d4 <_strtod_l+0x25c>
 80081e2:	2b0f      	cmp	r3, #15
 80081e4:	bfdc      	itt	le
 80081e6:	230a      	movle	r3, #10
 80081e8:	fb03 2707 	mlale	r7, r3, r7, r2
 80081ec:	e7e3      	b.n	80081b6 <_strtod_l+0x23e>
 80081ee:	2300      	movs	r3, #0
 80081f0:	930a      	str	r3, [sp, #40]	@ 0x28
 80081f2:	2301      	movs	r3, #1
 80081f4:	e77a      	b.n	80080ec <_strtod_l+0x174>
 80081f6:	f04f 0c00 	mov.w	ip, #0
 80081fa:	1ca2      	adds	r2, r4, #2
 80081fc:	9219      	str	r2, [sp, #100]	@ 0x64
 80081fe:	78a2      	ldrb	r2, [r4, #2]
 8008200:	e782      	b.n	8008108 <_strtod_l+0x190>
 8008202:	f04f 0c01 	mov.w	ip, #1
 8008206:	e7f8      	b.n	80081fa <_strtod_l+0x282>
 8008208:	0800a124 	.word	0x0800a124
 800820c:	08009f57 	.word	0x08009f57
 8008210:	7ff00000 	.word	0x7ff00000
 8008214:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008216:	1c51      	adds	r1, r2, #1
 8008218:	9119      	str	r1, [sp, #100]	@ 0x64
 800821a:	7852      	ldrb	r2, [r2, #1]
 800821c:	2a30      	cmp	r2, #48	@ 0x30
 800821e:	d0f9      	beq.n	8008214 <_strtod_l+0x29c>
 8008220:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008224:	2908      	cmp	r1, #8
 8008226:	f63f af75 	bhi.w	8008114 <_strtod_l+0x19c>
 800822a:	3a30      	subs	r2, #48	@ 0x30
 800822c:	9209      	str	r2, [sp, #36]	@ 0x24
 800822e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008230:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008232:	f04f 080a 	mov.w	r8, #10
 8008236:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008238:	1c56      	adds	r6, r2, #1
 800823a:	9619      	str	r6, [sp, #100]	@ 0x64
 800823c:	7852      	ldrb	r2, [r2, #1]
 800823e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8008242:	f1be 0f09 	cmp.w	lr, #9
 8008246:	d939      	bls.n	80082bc <_strtod_l+0x344>
 8008248:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800824a:	1a76      	subs	r6, r6, r1
 800824c:	2e08      	cmp	r6, #8
 800824e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8008252:	dc03      	bgt.n	800825c <_strtod_l+0x2e4>
 8008254:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008256:	4588      	cmp	r8, r1
 8008258:	bfa8      	it	ge
 800825a:	4688      	movge	r8, r1
 800825c:	f1bc 0f00 	cmp.w	ip, #0
 8008260:	d001      	beq.n	8008266 <_strtod_l+0x2ee>
 8008262:	f1c8 0800 	rsb	r8, r8, #0
 8008266:	2d00      	cmp	r5, #0
 8008268:	d14e      	bne.n	8008308 <_strtod_l+0x390>
 800826a:	9908      	ldr	r1, [sp, #32]
 800826c:	4308      	orrs	r0, r1
 800826e:	f47f aebc 	bne.w	8007fea <_strtod_l+0x72>
 8008272:	2b00      	cmp	r3, #0
 8008274:	f47f aed4 	bne.w	8008020 <_strtod_l+0xa8>
 8008278:	2a69      	cmp	r2, #105	@ 0x69
 800827a:	d028      	beq.n	80082ce <_strtod_l+0x356>
 800827c:	dc25      	bgt.n	80082ca <_strtod_l+0x352>
 800827e:	2a49      	cmp	r2, #73	@ 0x49
 8008280:	d025      	beq.n	80082ce <_strtod_l+0x356>
 8008282:	2a4e      	cmp	r2, #78	@ 0x4e
 8008284:	f47f aecc 	bne.w	8008020 <_strtod_l+0xa8>
 8008288:	499a      	ldr	r1, [pc, #616]	@ (80084f4 <_strtod_l+0x57c>)
 800828a:	a819      	add	r0, sp, #100	@ 0x64
 800828c:	f001 f9ec 	bl	8009668 <__match>
 8008290:	2800      	cmp	r0, #0
 8008292:	f43f aec5 	beq.w	8008020 <_strtod_l+0xa8>
 8008296:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008298:	781b      	ldrb	r3, [r3, #0]
 800829a:	2b28      	cmp	r3, #40	@ 0x28
 800829c:	d12e      	bne.n	80082fc <_strtod_l+0x384>
 800829e:	4996      	ldr	r1, [pc, #600]	@ (80084f8 <_strtod_l+0x580>)
 80082a0:	aa1c      	add	r2, sp, #112	@ 0x70
 80082a2:	a819      	add	r0, sp, #100	@ 0x64
 80082a4:	f001 f9f4 	bl	8009690 <__hexnan>
 80082a8:	2805      	cmp	r0, #5
 80082aa:	d127      	bne.n	80082fc <_strtod_l+0x384>
 80082ac:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80082ae:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80082b2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80082b6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80082ba:	e696      	b.n	8007fea <_strtod_l+0x72>
 80082bc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80082be:	fb08 2101 	mla	r1, r8, r1, r2
 80082c2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80082c6:	9209      	str	r2, [sp, #36]	@ 0x24
 80082c8:	e7b5      	b.n	8008236 <_strtod_l+0x2be>
 80082ca:	2a6e      	cmp	r2, #110	@ 0x6e
 80082cc:	e7da      	b.n	8008284 <_strtod_l+0x30c>
 80082ce:	498b      	ldr	r1, [pc, #556]	@ (80084fc <_strtod_l+0x584>)
 80082d0:	a819      	add	r0, sp, #100	@ 0x64
 80082d2:	f001 f9c9 	bl	8009668 <__match>
 80082d6:	2800      	cmp	r0, #0
 80082d8:	f43f aea2 	beq.w	8008020 <_strtod_l+0xa8>
 80082dc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80082de:	4988      	ldr	r1, [pc, #544]	@ (8008500 <_strtod_l+0x588>)
 80082e0:	3b01      	subs	r3, #1
 80082e2:	a819      	add	r0, sp, #100	@ 0x64
 80082e4:	9319      	str	r3, [sp, #100]	@ 0x64
 80082e6:	f001 f9bf 	bl	8009668 <__match>
 80082ea:	b910      	cbnz	r0, 80082f2 <_strtod_l+0x37a>
 80082ec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80082ee:	3301      	adds	r3, #1
 80082f0:	9319      	str	r3, [sp, #100]	@ 0x64
 80082f2:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8008510 <_strtod_l+0x598>
 80082f6:	f04f 0a00 	mov.w	sl, #0
 80082fa:	e676      	b.n	8007fea <_strtod_l+0x72>
 80082fc:	4881      	ldr	r0, [pc, #516]	@ (8008504 <_strtod_l+0x58c>)
 80082fe:	f000 feef 	bl	80090e0 <nan>
 8008302:	ec5b ab10 	vmov	sl, fp, d0
 8008306:	e670      	b.n	8007fea <_strtod_l+0x72>
 8008308:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800830a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800830c:	eba8 0303 	sub.w	r3, r8, r3
 8008310:	f1b9 0f00 	cmp.w	r9, #0
 8008314:	bf08      	it	eq
 8008316:	46a9      	moveq	r9, r5
 8008318:	2d10      	cmp	r5, #16
 800831a:	9309      	str	r3, [sp, #36]	@ 0x24
 800831c:	462c      	mov	r4, r5
 800831e:	bfa8      	it	ge
 8008320:	2410      	movge	r4, #16
 8008322:	f7f8 f917 	bl	8000554 <__aeabi_ui2d>
 8008326:	2d09      	cmp	r5, #9
 8008328:	4682      	mov	sl, r0
 800832a:	468b      	mov	fp, r1
 800832c:	dc13      	bgt.n	8008356 <_strtod_l+0x3de>
 800832e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008330:	2b00      	cmp	r3, #0
 8008332:	f43f ae5a 	beq.w	8007fea <_strtod_l+0x72>
 8008336:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008338:	dd78      	ble.n	800842c <_strtod_l+0x4b4>
 800833a:	2b16      	cmp	r3, #22
 800833c:	dc5f      	bgt.n	80083fe <_strtod_l+0x486>
 800833e:	4972      	ldr	r1, [pc, #456]	@ (8008508 <_strtod_l+0x590>)
 8008340:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008344:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008348:	4652      	mov	r2, sl
 800834a:	465b      	mov	r3, fp
 800834c:	f7f8 f97c 	bl	8000648 <__aeabi_dmul>
 8008350:	4682      	mov	sl, r0
 8008352:	468b      	mov	fp, r1
 8008354:	e649      	b.n	8007fea <_strtod_l+0x72>
 8008356:	4b6c      	ldr	r3, [pc, #432]	@ (8008508 <_strtod_l+0x590>)
 8008358:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800835c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008360:	f7f8 f972 	bl	8000648 <__aeabi_dmul>
 8008364:	4682      	mov	sl, r0
 8008366:	4638      	mov	r0, r7
 8008368:	468b      	mov	fp, r1
 800836a:	f7f8 f8f3 	bl	8000554 <__aeabi_ui2d>
 800836e:	4602      	mov	r2, r0
 8008370:	460b      	mov	r3, r1
 8008372:	4650      	mov	r0, sl
 8008374:	4659      	mov	r1, fp
 8008376:	f7f7 ffb1 	bl	80002dc <__adddf3>
 800837a:	2d0f      	cmp	r5, #15
 800837c:	4682      	mov	sl, r0
 800837e:	468b      	mov	fp, r1
 8008380:	ddd5      	ble.n	800832e <_strtod_l+0x3b6>
 8008382:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008384:	1b2c      	subs	r4, r5, r4
 8008386:	441c      	add	r4, r3
 8008388:	2c00      	cmp	r4, #0
 800838a:	f340 8093 	ble.w	80084b4 <_strtod_l+0x53c>
 800838e:	f014 030f 	ands.w	r3, r4, #15
 8008392:	d00a      	beq.n	80083aa <_strtod_l+0x432>
 8008394:	495c      	ldr	r1, [pc, #368]	@ (8008508 <_strtod_l+0x590>)
 8008396:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800839a:	4652      	mov	r2, sl
 800839c:	465b      	mov	r3, fp
 800839e:	e9d1 0100 	ldrd	r0, r1, [r1]
 80083a2:	f7f8 f951 	bl	8000648 <__aeabi_dmul>
 80083a6:	4682      	mov	sl, r0
 80083a8:	468b      	mov	fp, r1
 80083aa:	f034 040f 	bics.w	r4, r4, #15
 80083ae:	d073      	beq.n	8008498 <_strtod_l+0x520>
 80083b0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80083b4:	dd49      	ble.n	800844a <_strtod_l+0x4d2>
 80083b6:	2400      	movs	r4, #0
 80083b8:	46a0      	mov	r8, r4
 80083ba:	940b      	str	r4, [sp, #44]	@ 0x2c
 80083bc:	46a1      	mov	r9, r4
 80083be:	9a05      	ldr	r2, [sp, #20]
 80083c0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8008510 <_strtod_l+0x598>
 80083c4:	2322      	movs	r3, #34	@ 0x22
 80083c6:	6013      	str	r3, [r2, #0]
 80083c8:	f04f 0a00 	mov.w	sl, #0
 80083cc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	f43f ae0b 	beq.w	8007fea <_strtod_l+0x72>
 80083d4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80083d6:	9805      	ldr	r0, [sp, #20]
 80083d8:	f7ff f946 	bl	8007668 <_Bfree>
 80083dc:	9805      	ldr	r0, [sp, #20]
 80083de:	4649      	mov	r1, r9
 80083e0:	f7ff f942 	bl	8007668 <_Bfree>
 80083e4:	9805      	ldr	r0, [sp, #20]
 80083e6:	4641      	mov	r1, r8
 80083e8:	f7ff f93e 	bl	8007668 <_Bfree>
 80083ec:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80083ee:	9805      	ldr	r0, [sp, #20]
 80083f0:	f7ff f93a 	bl	8007668 <_Bfree>
 80083f4:	9805      	ldr	r0, [sp, #20]
 80083f6:	4621      	mov	r1, r4
 80083f8:	f7ff f936 	bl	8007668 <_Bfree>
 80083fc:	e5f5      	b.n	8007fea <_strtod_l+0x72>
 80083fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008400:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8008404:	4293      	cmp	r3, r2
 8008406:	dbbc      	blt.n	8008382 <_strtod_l+0x40a>
 8008408:	4c3f      	ldr	r4, [pc, #252]	@ (8008508 <_strtod_l+0x590>)
 800840a:	f1c5 050f 	rsb	r5, r5, #15
 800840e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008412:	4652      	mov	r2, sl
 8008414:	465b      	mov	r3, fp
 8008416:	e9d1 0100 	ldrd	r0, r1, [r1]
 800841a:	f7f8 f915 	bl	8000648 <__aeabi_dmul>
 800841e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008420:	1b5d      	subs	r5, r3, r5
 8008422:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008426:	e9d4 2300 	ldrd	r2, r3, [r4]
 800842a:	e78f      	b.n	800834c <_strtod_l+0x3d4>
 800842c:	3316      	adds	r3, #22
 800842e:	dba8      	blt.n	8008382 <_strtod_l+0x40a>
 8008430:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008432:	eba3 0808 	sub.w	r8, r3, r8
 8008436:	4b34      	ldr	r3, [pc, #208]	@ (8008508 <_strtod_l+0x590>)
 8008438:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800843c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008440:	4650      	mov	r0, sl
 8008442:	4659      	mov	r1, fp
 8008444:	f7f8 fa2a 	bl	800089c <__aeabi_ddiv>
 8008448:	e782      	b.n	8008350 <_strtod_l+0x3d8>
 800844a:	2300      	movs	r3, #0
 800844c:	4f2f      	ldr	r7, [pc, #188]	@ (800850c <_strtod_l+0x594>)
 800844e:	1124      	asrs	r4, r4, #4
 8008450:	4650      	mov	r0, sl
 8008452:	4659      	mov	r1, fp
 8008454:	461e      	mov	r6, r3
 8008456:	2c01      	cmp	r4, #1
 8008458:	dc21      	bgt.n	800849e <_strtod_l+0x526>
 800845a:	b10b      	cbz	r3, 8008460 <_strtod_l+0x4e8>
 800845c:	4682      	mov	sl, r0
 800845e:	468b      	mov	fp, r1
 8008460:	492a      	ldr	r1, [pc, #168]	@ (800850c <_strtod_l+0x594>)
 8008462:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8008466:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800846a:	4652      	mov	r2, sl
 800846c:	465b      	mov	r3, fp
 800846e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008472:	f7f8 f8e9 	bl	8000648 <__aeabi_dmul>
 8008476:	4b26      	ldr	r3, [pc, #152]	@ (8008510 <_strtod_l+0x598>)
 8008478:	460a      	mov	r2, r1
 800847a:	400b      	ands	r3, r1
 800847c:	4925      	ldr	r1, [pc, #148]	@ (8008514 <_strtod_l+0x59c>)
 800847e:	428b      	cmp	r3, r1
 8008480:	4682      	mov	sl, r0
 8008482:	d898      	bhi.n	80083b6 <_strtod_l+0x43e>
 8008484:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008488:	428b      	cmp	r3, r1
 800848a:	bf86      	itte	hi
 800848c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8008518 <_strtod_l+0x5a0>
 8008490:	f04f 3aff 	movhi.w	sl, #4294967295
 8008494:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008498:	2300      	movs	r3, #0
 800849a:	9308      	str	r3, [sp, #32]
 800849c:	e076      	b.n	800858c <_strtod_l+0x614>
 800849e:	07e2      	lsls	r2, r4, #31
 80084a0:	d504      	bpl.n	80084ac <_strtod_l+0x534>
 80084a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80084a6:	f7f8 f8cf 	bl	8000648 <__aeabi_dmul>
 80084aa:	2301      	movs	r3, #1
 80084ac:	3601      	adds	r6, #1
 80084ae:	1064      	asrs	r4, r4, #1
 80084b0:	3708      	adds	r7, #8
 80084b2:	e7d0      	b.n	8008456 <_strtod_l+0x4de>
 80084b4:	d0f0      	beq.n	8008498 <_strtod_l+0x520>
 80084b6:	4264      	negs	r4, r4
 80084b8:	f014 020f 	ands.w	r2, r4, #15
 80084bc:	d00a      	beq.n	80084d4 <_strtod_l+0x55c>
 80084be:	4b12      	ldr	r3, [pc, #72]	@ (8008508 <_strtod_l+0x590>)
 80084c0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80084c4:	4650      	mov	r0, sl
 80084c6:	4659      	mov	r1, fp
 80084c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084cc:	f7f8 f9e6 	bl	800089c <__aeabi_ddiv>
 80084d0:	4682      	mov	sl, r0
 80084d2:	468b      	mov	fp, r1
 80084d4:	1124      	asrs	r4, r4, #4
 80084d6:	d0df      	beq.n	8008498 <_strtod_l+0x520>
 80084d8:	2c1f      	cmp	r4, #31
 80084da:	dd1f      	ble.n	800851c <_strtod_l+0x5a4>
 80084dc:	2400      	movs	r4, #0
 80084de:	46a0      	mov	r8, r4
 80084e0:	940b      	str	r4, [sp, #44]	@ 0x2c
 80084e2:	46a1      	mov	r9, r4
 80084e4:	9a05      	ldr	r2, [sp, #20]
 80084e6:	2322      	movs	r3, #34	@ 0x22
 80084e8:	f04f 0a00 	mov.w	sl, #0
 80084ec:	f04f 0b00 	mov.w	fp, #0
 80084f0:	6013      	str	r3, [r2, #0]
 80084f2:	e76b      	b.n	80083cc <_strtod_l+0x454>
 80084f4:	08009e45 	.word	0x08009e45
 80084f8:	0800a110 	.word	0x0800a110
 80084fc:	08009e3d 	.word	0x08009e3d
 8008500:	08009e74 	.word	0x08009e74
 8008504:	08009fad 	.word	0x08009fad
 8008508:	0800a048 	.word	0x0800a048
 800850c:	0800a020 	.word	0x0800a020
 8008510:	7ff00000 	.word	0x7ff00000
 8008514:	7ca00000 	.word	0x7ca00000
 8008518:	7fefffff 	.word	0x7fefffff
 800851c:	f014 0310 	ands.w	r3, r4, #16
 8008520:	bf18      	it	ne
 8008522:	236a      	movne	r3, #106	@ 0x6a
 8008524:	4ea9      	ldr	r6, [pc, #676]	@ (80087cc <_strtod_l+0x854>)
 8008526:	9308      	str	r3, [sp, #32]
 8008528:	4650      	mov	r0, sl
 800852a:	4659      	mov	r1, fp
 800852c:	2300      	movs	r3, #0
 800852e:	07e7      	lsls	r7, r4, #31
 8008530:	d504      	bpl.n	800853c <_strtod_l+0x5c4>
 8008532:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008536:	f7f8 f887 	bl	8000648 <__aeabi_dmul>
 800853a:	2301      	movs	r3, #1
 800853c:	1064      	asrs	r4, r4, #1
 800853e:	f106 0608 	add.w	r6, r6, #8
 8008542:	d1f4      	bne.n	800852e <_strtod_l+0x5b6>
 8008544:	b10b      	cbz	r3, 800854a <_strtod_l+0x5d2>
 8008546:	4682      	mov	sl, r0
 8008548:	468b      	mov	fp, r1
 800854a:	9b08      	ldr	r3, [sp, #32]
 800854c:	b1b3      	cbz	r3, 800857c <_strtod_l+0x604>
 800854e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008552:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8008556:	2b00      	cmp	r3, #0
 8008558:	4659      	mov	r1, fp
 800855a:	dd0f      	ble.n	800857c <_strtod_l+0x604>
 800855c:	2b1f      	cmp	r3, #31
 800855e:	dd56      	ble.n	800860e <_strtod_l+0x696>
 8008560:	2b34      	cmp	r3, #52	@ 0x34
 8008562:	bfde      	ittt	le
 8008564:	f04f 33ff 	movle.w	r3, #4294967295
 8008568:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800856c:	4093      	lslle	r3, r2
 800856e:	f04f 0a00 	mov.w	sl, #0
 8008572:	bfcc      	ite	gt
 8008574:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008578:	ea03 0b01 	andle.w	fp, r3, r1
 800857c:	2200      	movs	r2, #0
 800857e:	2300      	movs	r3, #0
 8008580:	4650      	mov	r0, sl
 8008582:	4659      	mov	r1, fp
 8008584:	f7f8 fac8 	bl	8000b18 <__aeabi_dcmpeq>
 8008588:	2800      	cmp	r0, #0
 800858a:	d1a7      	bne.n	80084dc <_strtod_l+0x564>
 800858c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800858e:	9300      	str	r3, [sp, #0]
 8008590:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8008592:	9805      	ldr	r0, [sp, #20]
 8008594:	462b      	mov	r3, r5
 8008596:	464a      	mov	r2, r9
 8008598:	f7ff f8ce 	bl	8007738 <__s2b>
 800859c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800859e:	2800      	cmp	r0, #0
 80085a0:	f43f af09 	beq.w	80083b6 <_strtod_l+0x43e>
 80085a4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80085a6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80085a8:	2a00      	cmp	r2, #0
 80085aa:	eba3 0308 	sub.w	r3, r3, r8
 80085ae:	bfa8      	it	ge
 80085b0:	2300      	movge	r3, #0
 80085b2:	9312      	str	r3, [sp, #72]	@ 0x48
 80085b4:	2400      	movs	r4, #0
 80085b6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80085ba:	9316      	str	r3, [sp, #88]	@ 0x58
 80085bc:	46a0      	mov	r8, r4
 80085be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80085c0:	9805      	ldr	r0, [sp, #20]
 80085c2:	6859      	ldr	r1, [r3, #4]
 80085c4:	f7ff f810 	bl	80075e8 <_Balloc>
 80085c8:	4681      	mov	r9, r0
 80085ca:	2800      	cmp	r0, #0
 80085cc:	f43f aef7 	beq.w	80083be <_strtod_l+0x446>
 80085d0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80085d2:	691a      	ldr	r2, [r3, #16]
 80085d4:	3202      	adds	r2, #2
 80085d6:	f103 010c 	add.w	r1, r3, #12
 80085da:	0092      	lsls	r2, r2, #2
 80085dc:	300c      	adds	r0, #12
 80085de:	f000 fd71 	bl	80090c4 <memcpy>
 80085e2:	ec4b ab10 	vmov	d0, sl, fp
 80085e6:	9805      	ldr	r0, [sp, #20]
 80085e8:	aa1c      	add	r2, sp, #112	@ 0x70
 80085ea:	a91b      	add	r1, sp, #108	@ 0x6c
 80085ec:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80085f0:	f7ff fbd6 	bl	8007da0 <__d2b>
 80085f4:	901a      	str	r0, [sp, #104]	@ 0x68
 80085f6:	2800      	cmp	r0, #0
 80085f8:	f43f aee1 	beq.w	80083be <_strtod_l+0x446>
 80085fc:	9805      	ldr	r0, [sp, #20]
 80085fe:	2101      	movs	r1, #1
 8008600:	f7ff f930 	bl	8007864 <__i2b>
 8008604:	4680      	mov	r8, r0
 8008606:	b948      	cbnz	r0, 800861c <_strtod_l+0x6a4>
 8008608:	f04f 0800 	mov.w	r8, #0
 800860c:	e6d7      	b.n	80083be <_strtod_l+0x446>
 800860e:	f04f 32ff 	mov.w	r2, #4294967295
 8008612:	fa02 f303 	lsl.w	r3, r2, r3
 8008616:	ea03 0a0a 	and.w	sl, r3, sl
 800861a:	e7af      	b.n	800857c <_strtod_l+0x604>
 800861c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800861e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8008620:	2d00      	cmp	r5, #0
 8008622:	bfab      	itete	ge
 8008624:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8008626:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008628:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800862a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800862c:	bfac      	ite	ge
 800862e:	18ef      	addge	r7, r5, r3
 8008630:	1b5e      	sublt	r6, r3, r5
 8008632:	9b08      	ldr	r3, [sp, #32]
 8008634:	1aed      	subs	r5, r5, r3
 8008636:	4415      	add	r5, r2
 8008638:	4b65      	ldr	r3, [pc, #404]	@ (80087d0 <_strtod_l+0x858>)
 800863a:	3d01      	subs	r5, #1
 800863c:	429d      	cmp	r5, r3
 800863e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008642:	da50      	bge.n	80086e6 <_strtod_l+0x76e>
 8008644:	1b5b      	subs	r3, r3, r5
 8008646:	2b1f      	cmp	r3, #31
 8008648:	eba2 0203 	sub.w	r2, r2, r3
 800864c:	f04f 0101 	mov.w	r1, #1
 8008650:	dc3d      	bgt.n	80086ce <_strtod_l+0x756>
 8008652:	fa01 f303 	lsl.w	r3, r1, r3
 8008656:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008658:	2300      	movs	r3, #0
 800865a:	9310      	str	r3, [sp, #64]	@ 0x40
 800865c:	18bd      	adds	r5, r7, r2
 800865e:	9b08      	ldr	r3, [sp, #32]
 8008660:	42af      	cmp	r7, r5
 8008662:	4416      	add	r6, r2
 8008664:	441e      	add	r6, r3
 8008666:	463b      	mov	r3, r7
 8008668:	bfa8      	it	ge
 800866a:	462b      	movge	r3, r5
 800866c:	42b3      	cmp	r3, r6
 800866e:	bfa8      	it	ge
 8008670:	4633      	movge	r3, r6
 8008672:	2b00      	cmp	r3, #0
 8008674:	bfc2      	ittt	gt
 8008676:	1aed      	subgt	r5, r5, r3
 8008678:	1af6      	subgt	r6, r6, r3
 800867a:	1aff      	subgt	r7, r7, r3
 800867c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800867e:	2b00      	cmp	r3, #0
 8008680:	dd16      	ble.n	80086b0 <_strtod_l+0x738>
 8008682:	4641      	mov	r1, r8
 8008684:	9805      	ldr	r0, [sp, #20]
 8008686:	461a      	mov	r2, r3
 8008688:	f7ff f9a4 	bl	80079d4 <__pow5mult>
 800868c:	4680      	mov	r8, r0
 800868e:	2800      	cmp	r0, #0
 8008690:	d0ba      	beq.n	8008608 <_strtod_l+0x690>
 8008692:	4601      	mov	r1, r0
 8008694:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008696:	9805      	ldr	r0, [sp, #20]
 8008698:	f7ff f8fa 	bl	8007890 <__multiply>
 800869c:	900a      	str	r0, [sp, #40]	@ 0x28
 800869e:	2800      	cmp	r0, #0
 80086a0:	f43f ae8d 	beq.w	80083be <_strtod_l+0x446>
 80086a4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80086a6:	9805      	ldr	r0, [sp, #20]
 80086a8:	f7fe ffde 	bl	8007668 <_Bfree>
 80086ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80086ae:	931a      	str	r3, [sp, #104]	@ 0x68
 80086b0:	2d00      	cmp	r5, #0
 80086b2:	dc1d      	bgt.n	80086f0 <_strtod_l+0x778>
 80086b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	dd23      	ble.n	8008702 <_strtod_l+0x78a>
 80086ba:	4649      	mov	r1, r9
 80086bc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80086be:	9805      	ldr	r0, [sp, #20]
 80086c0:	f7ff f988 	bl	80079d4 <__pow5mult>
 80086c4:	4681      	mov	r9, r0
 80086c6:	b9e0      	cbnz	r0, 8008702 <_strtod_l+0x78a>
 80086c8:	f04f 0900 	mov.w	r9, #0
 80086cc:	e677      	b.n	80083be <_strtod_l+0x446>
 80086ce:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80086d2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80086d6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80086da:	35e2      	adds	r5, #226	@ 0xe2
 80086dc:	fa01 f305 	lsl.w	r3, r1, r5
 80086e0:	9310      	str	r3, [sp, #64]	@ 0x40
 80086e2:	9113      	str	r1, [sp, #76]	@ 0x4c
 80086e4:	e7ba      	b.n	800865c <_strtod_l+0x6e4>
 80086e6:	2300      	movs	r3, #0
 80086e8:	9310      	str	r3, [sp, #64]	@ 0x40
 80086ea:	2301      	movs	r3, #1
 80086ec:	9313      	str	r3, [sp, #76]	@ 0x4c
 80086ee:	e7b5      	b.n	800865c <_strtod_l+0x6e4>
 80086f0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80086f2:	9805      	ldr	r0, [sp, #20]
 80086f4:	462a      	mov	r2, r5
 80086f6:	f7ff f9c7 	bl	8007a88 <__lshift>
 80086fa:	901a      	str	r0, [sp, #104]	@ 0x68
 80086fc:	2800      	cmp	r0, #0
 80086fe:	d1d9      	bne.n	80086b4 <_strtod_l+0x73c>
 8008700:	e65d      	b.n	80083be <_strtod_l+0x446>
 8008702:	2e00      	cmp	r6, #0
 8008704:	dd07      	ble.n	8008716 <_strtod_l+0x79e>
 8008706:	4649      	mov	r1, r9
 8008708:	9805      	ldr	r0, [sp, #20]
 800870a:	4632      	mov	r2, r6
 800870c:	f7ff f9bc 	bl	8007a88 <__lshift>
 8008710:	4681      	mov	r9, r0
 8008712:	2800      	cmp	r0, #0
 8008714:	d0d8      	beq.n	80086c8 <_strtod_l+0x750>
 8008716:	2f00      	cmp	r7, #0
 8008718:	dd08      	ble.n	800872c <_strtod_l+0x7b4>
 800871a:	4641      	mov	r1, r8
 800871c:	9805      	ldr	r0, [sp, #20]
 800871e:	463a      	mov	r2, r7
 8008720:	f7ff f9b2 	bl	8007a88 <__lshift>
 8008724:	4680      	mov	r8, r0
 8008726:	2800      	cmp	r0, #0
 8008728:	f43f ae49 	beq.w	80083be <_strtod_l+0x446>
 800872c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800872e:	9805      	ldr	r0, [sp, #20]
 8008730:	464a      	mov	r2, r9
 8008732:	f7ff fa31 	bl	8007b98 <__mdiff>
 8008736:	4604      	mov	r4, r0
 8008738:	2800      	cmp	r0, #0
 800873a:	f43f ae40 	beq.w	80083be <_strtod_l+0x446>
 800873e:	68c3      	ldr	r3, [r0, #12]
 8008740:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008742:	2300      	movs	r3, #0
 8008744:	60c3      	str	r3, [r0, #12]
 8008746:	4641      	mov	r1, r8
 8008748:	f7ff fa0a 	bl	8007b60 <__mcmp>
 800874c:	2800      	cmp	r0, #0
 800874e:	da45      	bge.n	80087dc <_strtod_l+0x864>
 8008750:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008752:	ea53 030a 	orrs.w	r3, r3, sl
 8008756:	d16b      	bne.n	8008830 <_strtod_l+0x8b8>
 8008758:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800875c:	2b00      	cmp	r3, #0
 800875e:	d167      	bne.n	8008830 <_strtod_l+0x8b8>
 8008760:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008764:	0d1b      	lsrs	r3, r3, #20
 8008766:	051b      	lsls	r3, r3, #20
 8008768:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800876c:	d960      	bls.n	8008830 <_strtod_l+0x8b8>
 800876e:	6963      	ldr	r3, [r4, #20]
 8008770:	b913      	cbnz	r3, 8008778 <_strtod_l+0x800>
 8008772:	6923      	ldr	r3, [r4, #16]
 8008774:	2b01      	cmp	r3, #1
 8008776:	dd5b      	ble.n	8008830 <_strtod_l+0x8b8>
 8008778:	4621      	mov	r1, r4
 800877a:	2201      	movs	r2, #1
 800877c:	9805      	ldr	r0, [sp, #20]
 800877e:	f7ff f983 	bl	8007a88 <__lshift>
 8008782:	4641      	mov	r1, r8
 8008784:	4604      	mov	r4, r0
 8008786:	f7ff f9eb 	bl	8007b60 <__mcmp>
 800878a:	2800      	cmp	r0, #0
 800878c:	dd50      	ble.n	8008830 <_strtod_l+0x8b8>
 800878e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008792:	9a08      	ldr	r2, [sp, #32]
 8008794:	0d1b      	lsrs	r3, r3, #20
 8008796:	051b      	lsls	r3, r3, #20
 8008798:	2a00      	cmp	r2, #0
 800879a:	d06a      	beq.n	8008872 <_strtod_l+0x8fa>
 800879c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80087a0:	d867      	bhi.n	8008872 <_strtod_l+0x8fa>
 80087a2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80087a6:	f67f ae9d 	bls.w	80084e4 <_strtod_l+0x56c>
 80087aa:	4b0a      	ldr	r3, [pc, #40]	@ (80087d4 <_strtod_l+0x85c>)
 80087ac:	4650      	mov	r0, sl
 80087ae:	4659      	mov	r1, fp
 80087b0:	2200      	movs	r2, #0
 80087b2:	f7f7 ff49 	bl	8000648 <__aeabi_dmul>
 80087b6:	4b08      	ldr	r3, [pc, #32]	@ (80087d8 <_strtod_l+0x860>)
 80087b8:	400b      	ands	r3, r1
 80087ba:	4682      	mov	sl, r0
 80087bc:	468b      	mov	fp, r1
 80087be:	2b00      	cmp	r3, #0
 80087c0:	f47f ae08 	bne.w	80083d4 <_strtod_l+0x45c>
 80087c4:	9a05      	ldr	r2, [sp, #20]
 80087c6:	2322      	movs	r3, #34	@ 0x22
 80087c8:	6013      	str	r3, [r2, #0]
 80087ca:	e603      	b.n	80083d4 <_strtod_l+0x45c>
 80087cc:	0800a138 	.word	0x0800a138
 80087d0:	fffffc02 	.word	0xfffffc02
 80087d4:	39500000 	.word	0x39500000
 80087d8:	7ff00000 	.word	0x7ff00000
 80087dc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80087e0:	d165      	bne.n	80088ae <_strtod_l+0x936>
 80087e2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80087e4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80087e8:	b35a      	cbz	r2, 8008842 <_strtod_l+0x8ca>
 80087ea:	4a9f      	ldr	r2, [pc, #636]	@ (8008a68 <_strtod_l+0xaf0>)
 80087ec:	4293      	cmp	r3, r2
 80087ee:	d12b      	bne.n	8008848 <_strtod_l+0x8d0>
 80087f0:	9b08      	ldr	r3, [sp, #32]
 80087f2:	4651      	mov	r1, sl
 80087f4:	b303      	cbz	r3, 8008838 <_strtod_l+0x8c0>
 80087f6:	4b9d      	ldr	r3, [pc, #628]	@ (8008a6c <_strtod_l+0xaf4>)
 80087f8:	465a      	mov	r2, fp
 80087fa:	4013      	ands	r3, r2
 80087fc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8008800:	f04f 32ff 	mov.w	r2, #4294967295
 8008804:	d81b      	bhi.n	800883e <_strtod_l+0x8c6>
 8008806:	0d1b      	lsrs	r3, r3, #20
 8008808:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800880c:	fa02 f303 	lsl.w	r3, r2, r3
 8008810:	4299      	cmp	r1, r3
 8008812:	d119      	bne.n	8008848 <_strtod_l+0x8d0>
 8008814:	4b96      	ldr	r3, [pc, #600]	@ (8008a70 <_strtod_l+0xaf8>)
 8008816:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008818:	429a      	cmp	r2, r3
 800881a:	d102      	bne.n	8008822 <_strtod_l+0x8aa>
 800881c:	3101      	adds	r1, #1
 800881e:	f43f adce 	beq.w	80083be <_strtod_l+0x446>
 8008822:	4b92      	ldr	r3, [pc, #584]	@ (8008a6c <_strtod_l+0xaf4>)
 8008824:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008826:	401a      	ands	r2, r3
 8008828:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800882c:	f04f 0a00 	mov.w	sl, #0
 8008830:	9b08      	ldr	r3, [sp, #32]
 8008832:	2b00      	cmp	r3, #0
 8008834:	d1b9      	bne.n	80087aa <_strtod_l+0x832>
 8008836:	e5cd      	b.n	80083d4 <_strtod_l+0x45c>
 8008838:	f04f 33ff 	mov.w	r3, #4294967295
 800883c:	e7e8      	b.n	8008810 <_strtod_l+0x898>
 800883e:	4613      	mov	r3, r2
 8008840:	e7e6      	b.n	8008810 <_strtod_l+0x898>
 8008842:	ea53 030a 	orrs.w	r3, r3, sl
 8008846:	d0a2      	beq.n	800878e <_strtod_l+0x816>
 8008848:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800884a:	b1db      	cbz	r3, 8008884 <_strtod_l+0x90c>
 800884c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800884e:	4213      	tst	r3, r2
 8008850:	d0ee      	beq.n	8008830 <_strtod_l+0x8b8>
 8008852:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008854:	9a08      	ldr	r2, [sp, #32]
 8008856:	4650      	mov	r0, sl
 8008858:	4659      	mov	r1, fp
 800885a:	b1bb      	cbz	r3, 800888c <_strtod_l+0x914>
 800885c:	f7ff fb6e 	bl	8007f3c <sulp>
 8008860:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008864:	ec53 2b10 	vmov	r2, r3, d0
 8008868:	f7f7 fd38 	bl	80002dc <__adddf3>
 800886c:	4682      	mov	sl, r0
 800886e:	468b      	mov	fp, r1
 8008870:	e7de      	b.n	8008830 <_strtod_l+0x8b8>
 8008872:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8008876:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800887a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800887e:	f04f 3aff 	mov.w	sl, #4294967295
 8008882:	e7d5      	b.n	8008830 <_strtod_l+0x8b8>
 8008884:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008886:	ea13 0f0a 	tst.w	r3, sl
 800888a:	e7e1      	b.n	8008850 <_strtod_l+0x8d8>
 800888c:	f7ff fb56 	bl	8007f3c <sulp>
 8008890:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008894:	ec53 2b10 	vmov	r2, r3, d0
 8008898:	f7f7 fd1e 	bl	80002d8 <__aeabi_dsub>
 800889c:	2200      	movs	r2, #0
 800889e:	2300      	movs	r3, #0
 80088a0:	4682      	mov	sl, r0
 80088a2:	468b      	mov	fp, r1
 80088a4:	f7f8 f938 	bl	8000b18 <__aeabi_dcmpeq>
 80088a8:	2800      	cmp	r0, #0
 80088aa:	d0c1      	beq.n	8008830 <_strtod_l+0x8b8>
 80088ac:	e61a      	b.n	80084e4 <_strtod_l+0x56c>
 80088ae:	4641      	mov	r1, r8
 80088b0:	4620      	mov	r0, r4
 80088b2:	f7ff facd 	bl	8007e50 <__ratio>
 80088b6:	ec57 6b10 	vmov	r6, r7, d0
 80088ba:	2200      	movs	r2, #0
 80088bc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80088c0:	4630      	mov	r0, r6
 80088c2:	4639      	mov	r1, r7
 80088c4:	f7f8 f93c 	bl	8000b40 <__aeabi_dcmple>
 80088c8:	2800      	cmp	r0, #0
 80088ca:	d06f      	beq.n	80089ac <_strtod_l+0xa34>
 80088cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d17a      	bne.n	80089c8 <_strtod_l+0xa50>
 80088d2:	f1ba 0f00 	cmp.w	sl, #0
 80088d6:	d158      	bne.n	800898a <_strtod_l+0xa12>
 80088d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80088da:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d15a      	bne.n	8008998 <_strtod_l+0xa20>
 80088e2:	4b64      	ldr	r3, [pc, #400]	@ (8008a74 <_strtod_l+0xafc>)
 80088e4:	2200      	movs	r2, #0
 80088e6:	4630      	mov	r0, r6
 80088e8:	4639      	mov	r1, r7
 80088ea:	f7f8 f91f 	bl	8000b2c <__aeabi_dcmplt>
 80088ee:	2800      	cmp	r0, #0
 80088f0:	d159      	bne.n	80089a6 <_strtod_l+0xa2e>
 80088f2:	4630      	mov	r0, r6
 80088f4:	4639      	mov	r1, r7
 80088f6:	4b60      	ldr	r3, [pc, #384]	@ (8008a78 <_strtod_l+0xb00>)
 80088f8:	2200      	movs	r2, #0
 80088fa:	f7f7 fea5 	bl	8000648 <__aeabi_dmul>
 80088fe:	4606      	mov	r6, r0
 8008900:	460f      	mov	r7, r1
 8008902:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8008906:	9606      	str	r6, [sp, #24]
 8008908:	9307      	str	r3, [sp, #28]
 800890a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800890e:	4d57      	ldr	r5, [pc, #348]	@ (8008a6c <_strtod_l+0xaf4>)
 8008910:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008914:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008916:	401d      	ands	r5, r3
 8008918:	4b58      	ldr	r3, [pc, #352]	@ (8008a7c <_strtod_l+0xb04>)
 800891a:	429d      	cmp	r5, r3
 800891c:	f040 80b2 	bne.w	8008a84 <_strtod_l+0xb0c>
 8008920:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008922:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8008926:	ec4b ab10 	vmov	d0, sl, fp
 800892a:	f7ff f9c9 	bl	8007cc0 <__ulp>
 800892e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008932:	ec51 0b10 	vmov	r0, r1, d0
 8008936:	f7f7 fe87 	bl	8000648 <__aeabi_dmul>
 800893a:	4652      	mov	r2, sl
 800893c:	465b      	mov	r3, fp
 800893e:	f7f7 fccd 	bl	80002dc <__adddf3>
 8008942:	460b      	mov	r3, r1
 8008944:	4949      	ldr	r1, [pc, #292]	@ (8008a6c <_strtod_l+0xaf4>)
 8008946:	4a4e      	ldr	r2, [pc, #312]	@ (8008a80 <_strtod_l+0xb08>)
 8008948:	4019      	ands	r1, r3
 800894a:	4291      	cmp	r1, r2
 800894c:	4682      	mov	sl, r0
 800894e:	d942      	bls.n	80089d6 <_strtod_l+0xa5e>
 8008950:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008952:	4b47      	ldr	r3, [pc, #284]	@ (8008a70 <_strtod_l+0xaf8>)
 8008954:	429a      	cmp	r2, r3
 8008956:	d103      	bne.n	8008960 <_strtod_l+0x9e8>
 8008958:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800895a:	3301      	adds	r3, #1
 800895c:	f43f ad2f 	beq.w	80083be <_strtod_l+0x446>
 8008960:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8008a70 <_strtod_l+0xaf8>
 8008964:	f04f 3aff 	mov.w	sl, #4294967295
 8008968:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800896a:	9805      	ldr	r0, [sp, #20]
 800896c:	f7fe fe7c 	bl	8007668 <_Bfree>
 8008970:	9805      	ldr	r0, [sp, #20]
 8008972:	4649      	mov	r1, r9
 8008974:	f7fe fe78 	bl	8007668 <_Bfree>
 8008978:	9805      	ldr	r0, [sp, #20]
 800897a:	4641      	mov	r1, r8
 800897c:	f7fe fe74 	bl	8007668 <_Bfree>
 8008980:	9805      	ldr	r0, [sp, #20]
 8008982:	4621      	mov	r1, r4
 8008984:	f7fe fe70 	bl	8007668 <_Bfree>
 8008988:	e619      	b.n	80085be <_strtod_l+0x646>
 800898a:	f1ba 0f01 	cmp.w	sl, #1
 800898e:	d103      	bne.n	8008998 <_strtod_l+0xa20>
 8008990:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008992:	2b00      	cmp	r3, #0
 8008994:	f43f ada6 	beq.w	80084e4 <_strtod_l+0x56c>
 8008998:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8008a48 <_strtod_l+0xad0>
 800899c:	4f35      	ldr	r7, [pc, #212]	@ (8008a74 <_strtod_l+0xafc>)
 800899e:	ed8d 7b06 	vstr	d7, [sp, #24]
 80089a2:	2600      	movs	r6, #0
 80089a4:	e7b1      	b.n	800890a <_strtod_l+0x992>
 80089a6:	4f34      	ldr	r7, [pc, #208]	@ (8008a78 <_strtod_l+0xb00>)
 80089a8:	2600      	movs	r6, #0
 80089aa:	e7aa      	b.n	8008902 <_strtod_l+0x98a>
 80089ac:	4b32      	ldr	r3, [pc, #200]	@ (8008a78 <_strtod_l+0xb00>)
 80089ae:	4630      	mov	r0, r6
 80089b0:	4639      	mov	r1, r7
 80089b2:	2200      	movs	r2, #0
 80089b4:	f7f7 fe48 	bl	8000648 <__aeabi_dmul>
 80089b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80089ba:	4606      	mov	r6, r0
 80089bc:	460f      	mov	r7, r1
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d09f      	beq.n	8008902 <_strtod_l+0x98a>
 80089c2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80089c6:	e7a0      	b.n	800890a <_strtod_l+0x992>
 80089c8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8008a50 <_strtod_l+0xad8>
 80089cc:	ed8d 7b06 	vstr	d7, [sp, #24]
 80089d0:	ec57 6b17 	vmov	r6, r7, d7
 80089d4:	e799      	b.n	800890a <_strtod_l+0x992>
 80089d6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80089da:	9b08      	ldr	r3, [sp, #32]
 80089dc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d1c1      	bne.n	8008968 <_strtod_l+0x9f0>
 80089e4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80089e8:	0d1b      	lsrs	r3, r3, #20
 80089ea:	051b      	lsls	r3, r3, #20
 80089ec:	429d      	cmp	r5, r3
 80089ee:	d1bb      	bne.n	8008968 <_strtod_l+0x9f0>
 80089f0:	4630      	mov	r0, r6
 80089f2:	4639      	mov	r1, r7
 80089f4:	f7f8 f988 	bl	8000d08 <__aeabi_d2lz>
 80089f8:	f7f7 fdf8 	bl	80005ec <__aeabi_l2d>
 80089fc:	4602      	mov	r2, r0
 80089fe:	460b      	mov	r3, r1
 8008a00:	4630      	mov	r0, r6
 8008a02:	4639      	mov	r1, r7
 8008a04:	f7f7 fc68 	bl	80002d8 <__aeabi_dsub>
 8008a08:	460b      	mov	r3, r1
 8008a0a:	4602      	mov	r2, r0
 8008a0c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008a10:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8008a14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008a16:	ea46 060a 	orr.w	r6, r6, sl
 8008a1a:	431e      	orrs	r6, r3
 8008a1c:	d06f      	beq.n	8008afe <_strtod_l+0xb86>
 8008a1e:	a30e      	add	r3, pc, #56	@ (adr r3, 8008a58 <_strtod_l+0xae0>)
 8008a20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a24:	f7f8 f882 	bl	8000b2c <__aeabi_dcmplt>
 8008a28:	2800      	cmp	r0, #0
 8008a2a:	f47f acd3 	bne.w	80083d4 <_strtod_l+0x45c>
 8008a2e:	a30c      	add	r3, pc, #48	@ (adr r3, 8008a60 <_strtod_l+0xae8>)
 8008a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a34:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008a38:	f7f8 f896 	bl	8000b68 <__aeabi_dcmpgt>
 8008a3c:	2800      	cmp	r0, #0
 8008a3e:	d093      	beq.n	8008968 <_strtod_l+0x9f0>
 8008a40:	e4c8      	b.n	80083d4 <_strtod_l+0x45c>
 8008a42:	bf00      	nop
 8008a44:	f3af 8000 	nop.w
 8008a48:	00000000 	.word	0x00000000
 8008a4c:	bff00000 	.word	0xbff00000
 8008a50:	00000000 	.word	0x00000000
 8008a54:	3ff00000 	.word	0x3ff00000
 8008a58:	94a03595 	.word	0x94a03595
 8008a5c:	3fdfffff 	.word	0x3fdfffff
 8008a60:	35afe535 	.word	0x35afe535
 8008a64:	3fe00000 	.word	0x3fe00000
 8008a68:	000fffff 	.word	0x000fffff
 8008a6c:	7ff00000 	.word	0x7ff00000
 8008a70:	7fefffff 	.word	0x7fefffff
 8008a74:	3ff00000 	.word	0x3ff00000
 8008a78:	3fe00000 	.word	0x3fe00000
 8008a7c:	7fe00000 	.word	0x7fe00000
 8008a80:	7c9fffff 	.word	0x7c9fffff
 8008a84:	9b08      	ldr	r3, [sp, #32]
 8008a86:	b323      	cbz	r3, 8008ad2 <_strtod_l+0xb5a>
 8008a88:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8008a8c:	d821      	bhi.n	8008ad2 <_strtod_l+0xb5a>
 8008a8e:	a328      	add	r3, pc, #160	@ (adr r3, 8008b30 <_strtod_l+0xbb8>)
 8008a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a94:	4630      	mov	r0, r6
 8008a96:	4639      	mov	r1, r7
 8008a98:	f7f8 f852 	bl	8000b40 <__aeabi_dcmple>
 8008a9c:	b1a0      	cbz	r0, 8008ac8 <_strtod_l+0xb50>
 8008a9e:	4639      	mov	r1, r7
 8008aa0:	4630      	mov	r0, r6
 8008aa2:	f7f8 f8a9 	bl	8000bf8 <__aeabi_d2uiz>
 8008aa6:	2801      	cmp	r0, #1
 8008aa8:	bf38      	it	cc
 8008aaa:	2001      	movcc	r0, #1
 8008aac:	f7f7 fd52 	bl	8000554 <__aeabi_ui2d>
 8008ab0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008ab2:	4606      	mov	r6, r0
 8008ab4:	460f      	mov	r7, r1
 8008ab6:	b9fb      	cbnz	r3, 8008af8 <_strtod_l+0xb80>
 8008ab8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008abc:	9014      	str	r0, [sp, #80]	@ 0x50
 8008abe:	9315      	str	r3, [sp, #84]	@ 0x54
 8008ac0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8008ac4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008ac8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008aca:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8008ace:	1b5b      	subs	r3, r3, r5
 8008ad0:	9311      	str	r3, [sp, #68]	@ 0x44
 8008ad2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8008ad6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8008ada:	f7ff f8f1 	bl	8007cc0 <__ulp>
 8008ade:	4650      	mov	r0, sl
 8008ae0:	ec53 2b10 	vmov	r2, r3, d0
 8008ae4:	4659      	mov	r1, fp
 8008ae6:	f7f7 fdaf 	bl	8000648 <__aeabi_dmul>
 8008aea:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008aee:	f7f7 fbf5 	bl	80002dc <__adddf3>
 8008af2:	4682      	mov	sl, r0
 8008af4:	468b      	mov	fp, r1
 8008af6:	e770      	b.n	80089da <_strtod_l+0xa62>
 8008af8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8008afc:	e7e0      	b.n	8008ac0 <_strtod_l+0xb48>
 8008afe:	a30e      	add	r3, pc, #56	@ (adr r3, 8008b38 <_strtod_l+0xbc0>)
 8008b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b04:	f7f8 f812 	bl	8000b2c <__aeabi_dcmplt>
 8008b08:	e798      	b.n	8008a3c <_strtod_l+0xac4>
 8008b0a:	2300      	movs	r3, #0
 8008b0c:	930e      	str	r3, [sp, #56]	@ 0x38
 8008b0e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008b10:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008b12:	6013      	str	r3, [r2, #0]
 8008b14:	f7ff ba6d 	b.w	8007ff2 <_strtod_l+0x7a>
 8008b18:	2a65      	cmp	r2, #101	@ 0x65
 8008b1a:	f43f ab68 	beq.w	80081ee <_strtod_l+0x276>
 8008b1e:	2a45      	cmp	r2, #69	@ 0x45
 8008b20:	f43f ab65 	beq.w	80081ee <_strtod_l+0x276>
 8008b24:	2301      	movs	r3, #1
 8008b26:	f7ff bba0 	b.w	800826a <_strtod_l+0x2f2>
 8008b2a:	bf00      	nop
 8008b2c:	f3af 8000 	nop.w
 8008b30:	ffc00000 	.word	0xffc00000
 8008b34:	41dfffff 	.word	0x41dfffff
 8008b38:	94a03595 	.word	0x94a03595
 8008b3c:	3fcfffff 	.word	0x3fcfffff

08008b40 <_strtod_r>:
 8008b40:	4b01      	ldr	r3, [pc, #4]	@ (8008b48 <_strtod_r+0x8>)
 8008b42:	f7ff ba19 	b.w	8007f78 <_strtod_l>
 8008b46:	bf00      	nop
 8008b48:	20000068 	.word	0x20000068

08008b4c <_strtol_l.isra.0>:
 8008b4c:	2b24      	cmp	r3, #36	@ 0x24
 8008b4e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b52:	4686      	mov	lr, r0
 8008b54:	4690      	mov	r8, r2
 8008b56:	d801      	bhi.n	8008b5c <_strtol_l.isra.0+0x10>
 8008b58:	2b01      	cmp	r3, #1
 8008b5a:	d106      	bne.n	8008b6a <_strtol_l.isra.0+0x1e>
 8008b5c:	f7fd fdb8 	bl	80066d0 <__errno>
 8008b60:	2316      	movs	r3, #22
 8008b62:	6003      	str	r3, [r0, #0]
 8008b64:	2000      	movs	r0, #0
 8008b66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b6a:	4834      	ldr	r0, [pc, #208]	@ (8008c3c <_strtol_l.isra.0+0xf0>)
 8008b6c:	460d      	mov	r5, r1
 8008b6e:	462a      	mov	r2, r5
 8008b70:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008b74:	5d06      	ldrb	r6, [r0, r4]
 8008b76:	f016 0608 	ands.w	r6, r6, #8
 8008b7a:	d1f8      	bne.n	8008b6e <_strtol_l.isra.0+0x22>
 8008b7c:	2c2d      	cmp	r4, #45	@ 0x2d
 8008b7e:	d110      	bne.n	8008ba2 <_strtol_l.isra.0+0x56>
 8008b80:	782c      	ldrb	r4, [r5, #0]
 8008b82:	2601      	movs	r6, #1
 8008b84:	1c95      	adds	r5, r2, #2
 8008b86:	f033 0210 	bics.w	r2, r3, #16
 8008b8a:	d115      	bne.n	8008bb8 <_strtol_l.isra.0+0x6c>
 8008b8c:	2c30      	cmp	r4, #48	@ 0x30
 8008b8e:	d10d      	bne.n	8008bac <_strtol_l.isra.0+0x60>
 8008b90:	782a      	ldrb	r2, [r5, #0]
 8008b92:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008b96:	2a58      	cmp	r2, #88	@ 0x58
 8008b98:	d108      	bne.n	8008bac <_strtol_l.isra.0+0x60>
 8008b9a:	786c      	ldrb	r4, [r5, #1]
 8008b9c:	3502      	adds	r5, #2
 8008b9e:	2310      	movs	r3, #16
 8008ba0:	e00a      	b.n	8008bb8 <_strtol_l.isra.0+0x6c>
 8008ba2:	2c2b      	cmp	r4, #43	@ 0x2b
 8008ba4:	bf04      	itt	eq
 8008ba6:	782c      	ldrbeq	r4, [r5, #0]
 8008ba8:	1c95      	addeq	r5, r2, #2
 8008baa:	e7ec      	b.n	8008b86 <_strtol_l.isra.0+0x3a>
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d1f6      	bne.n	8008b9e <_strtol_l.isra.0+0x52>
 8008bb0:	2c30      	cmp	r4, #48	@ 0x30
 8008bb2:	bf14      	ite	ne
 8008bb4:	230a      	movne	r3, #10
 8008bb6:	2308      	moveq	r3, #8
 8008bb8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008bbc:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008bc0:	2200      	movs	r2, #0
 8008bc2:	fbbc f9f3 	udiv	r9, ip, r3
 8008bc6:	4610      	mov	r0, r2
 8008bc8:	fb03 ca19 	mls	sl, r3, r9, ip
 8008bcc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008bd0:	2f09      	cmp	r7, #9
 8008bd2:	d80f      	bhi.n	8008bf4 <_strtol_l.isra.0+0xa8>
 8008bd4:	463c      	mov	r4, r7
 8008bd6:	42a3      	cmp	r3, r4
 8008bd8:	dd1b      	ble.n	8008c12 <_strtol_l.isra.0+0xc6>
 8008bda:	1c57      	adds	r7, r2, #1
 8008bdc:	d007      	beq.n	8008bee <_strtol_l.isra.0+0xa2>
 8008bde:	4581      	cmp	r9, r0
 8008be0:	d314      	bcc.n	8008c0c <_strtol_l.isra.0+0xc0>
 8008be2:	d101      	bne.n	8008be8 <_strtol_l.isra.0+0x9c>
 8008be4:	45a2      	cmp	sl, r4
 8008be6:	db11      	blt.n	8008c0c <_strtol_l.isra.0+0xc0>
 8008be8:	fb00 4003 	mla	r0, r0, r3, r4
 8008bec:	2201      	movs	r2, #1
 8008bee:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008bf2:	e7eb      	b.n	8008bcc <_strtol_l.isra.0+0x80>
 8008bf4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008bf8:	2f19      	cmp	r7, #25
 8008bfa:	d801      	bhi.n	8008c00 <_strtol_l.isra.0+0xb4>
 8008bfc:	3c37      	subs	r4, #55	@ 0x37
 8008bfe:	e7ea      	b.n	8008bd6 <_strtol_l.isra.0+0x8a>
 8008c00:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008c04:	2f19      	cmp	r7, #25
 8008c06:	d804      	bhi.n	8008c12 <_strtol_l.isra.0+0xc6>
 8008c08:	3c57      	subs	r4, #87	@ 0x57
 8008c0a:	e7e4      	b.n	8008bd6 <_strtol_l.isra.0+0x8a>
 8008c0c:	f04f 32ff 	mov.w	r2, #4294967295
 8008c10:	e7ed      	b.n	8008bee <_strtol_l.isra.0+0xa2>
 8008c12:	1c53      	adds	r3, r2, #1
 8008c14:	d108      	bne.n	8008c28 <_strtol_l.isra.0+0xdc>
 8008c16:	2322      	movs	r3, #34	@ 0x22
 8008c18:	f8ce 3000 	str.w	r3, [lr]
 8008c1c:	4660      	mov	r0, ip
 8008c1e:	f1b8 0f00 	cmp.w	r8, #0
 8008c22:	d0a0      	beq.n	8008b66 <_strtol_l.isra.0+0x1a>
 8008c24:	1e69      	subs	r1, r5, #1
 8008c26:	e006      	b.n	8008c36 <_strtol_l.isra.0+0xea>
 8008c28:	b106      	cbz	r6, 8008c2c <_strtol_l.isra.0+0xe0>
 8008c2a:	4240      	negs	r0, r0
 8008c2c:	f1b8 0f00 	cmp.w	r8, #0
 8008c30:	d099      	beq.n	8008b66 <_strtol_l.isra.0+0x1a>
 8008c32:	2a00      	cmp	r2, #0
 8008c34:	d1f6      	bne.n	8008c24 <_strtol_l.isra.0+0xd8>
 8008c36:	f8c8 1000 	str.w	r1, [r8]
 8008c3a:	e794      	b.n	8008b66 <_strtol_l.isra.0+0x1a>
 8008c3c:	0800a161 	.word	0x0800a161

08008c40 <_strtol_r>:
 8008c40:	f7ff bf84 	b.w	8008b4c <_strtol_l.isra.0>

08008c44 <__ssputs_r>:
 8008c44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c48:	688e      	ldr	r6, [r1, #8]
 8008c4a:	461f      	mov	r7, r3
 8008c4c:	42be      	cmp	r6, r7
 8008c4e:	680b      	ldr	r3, [r1, #0]
 8008c50:	4682      	mov	sl, r0
 8008c52:	460c      	mov	r4, r1
 8008c54:	4690      	mov	r8, r2
 8008c56:	d82d      	bhi.n	8008cb4 <__ssputs_r+0x70>
 8008c58:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008c5c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008c60:	d026      	beq.n	8008cb0 <__ssputs_r+0x6c>
 8008c62:	6965      	ldr	r5, [r4, #20]
 8008c64:	6909      	ldr	r1, [r1, #16]
 8008c66:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008c6a:	eba3 0901 	sub.w	r9, r3, r1
 8008c6e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008c72:	1c7b      	adds	r3, r7, #1
 8008c74:	444b      	add	r3, r9
 8008c76:	106d      	asrs	r5, r5, #1
 8008c78:	429d      	cmp	r5, r3
 8008c7a:	bf38      	it	cc
 8008c7c:	461d      	movcc	r5, r3
 8008c7e:	0553      	lsls	r3, r2, #21
 8008c80:	d527      	bpl.n	8008cd2 <__ssputs_r+0x8e>
 8008c82:	4629      	mov	r1, r5
 8008c84:	f7fe fc24 	bl	80074d0 <_malloc_r>
 8008c88:	4606      	mov	r6, r0
 8008c8a:	b360      	cbz	r0, 8008ce6 <__ssputs_r+0xa2>
 8008c8c:	6921      	ldr	r1, [r4, #16]
 8008c8e:	464a      	mov	r2, r9
 8008c90:	f000 fa18 	bl	80090c4 <memcpy>
 8008c94:	89a3      	ldrh	r3, [r4, #12]
 8008c96:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008c9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c9e:	81a3      	strh	r3, [r4, #12]
 8008ca0:	6126      	str	r6, [r4, #16]
 8008ca2:	6165      	str	r5, [r4, #20]
 8008ca4:	444e      	add	r6, r9
 8008ca6:	eba5 0509 	sub.w	r5, r5, r9
 8008caa:	6026      	str	r6, [r4, #0]
 8008cac:	60a5      	str	r5, [r4, #8]
 8008cae:	463e      	mov	r6, r7
 8008cb0:	42be      	cmp	r6, r7
 8008cb2:	d900      	bls.n	8008cb6 <__ssputs_r+0x72>
 8008cb4:	463e      	mov	r6, r7
 8008cb6:	6820      	ldr	r0, [r4, #0]
 8008cb8:	4632      	mov	r2, r6
 8008cba:	4641      	mov	r1, r8
 8008cbc:	f000 f9c6 	bl	800904c <memmove>
 8008cc0:	68a3      	ldr	r3, [r4, #8]
 8008cc2:	1b9b      	subs	r3, r3, r6
 8008cc4:	60a3      	str	r3, [r4, #8]
 8008cc6:	6823      	ldr	r3, [r4, #0]
 8008cc8:	4433      	add	r3, r6
 8008cca:	6023      	str	r3, [r4, #0]
 8008ccc:	2000      	movs	r0, #0
 8008cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008cd2:	462a      	mov	r2, r5
 8008cd4:	f000 fd89 	bl	80097ea <_realloc_r>
 8008cd8:	4606      	mov	r6, r0
 8008cda:	2800      	cmp	r0, #0
 8008cdc:	d1e0      	bne.n	8008ca0 <__ssputs_r+0x5c>
 8008cde:	6921      	ldr	r1, [r4, #16]
 8008ce0:	4650      	mov	r0, sl
 8008ce2:	f7fe fb81 	bl	80073e8 <_free_r>
 8008ce6:	230c      	movs	r3, #12
 8008ce8:	f8ca 3000 	str.w	r3, [sl]
 8008cec:	89a3      	ldrh	r3, [r4, #12]
 8008cee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008cf2:	81a3      	strh	r3, [r4, #12]
 8008cf4:	f04f 30ff 	mov.w	r0, #4294967295
 8008cf8:	e7e9      	b.n	8008cce <__ssputs_r+0x8a>
	...

08008cfc <_svfiprintf_r>:
 8008cfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d00:	4698      	mov	r8, r3
 8008d02:	898b      	ldrh	r3, [r1, #12]
 8008d04:	061b      	lsls	r3, r3, #24
 8008d06:	b09d      	sub	sp, #116	@ 0x74
 8008d08:	4607      	mov	r7, r0
 8008d0a:	460d      	mov	r5, r1
 8008d0c:	4614      	mov	r4, r2
 8008d0e:	d510      	bpl.n	8008d32 <_svfiprintf_r+0x36>
 8008d10:	690b      	ldr	r3, [r1, #16]
 8008d12:	b973      	cbnz	r3, 8008d32 <_svfiprintf_r+0x36>
 8008d14:	2140      	movs	r1, #64	@ 0x40
 8008d16:	f7fe fbdb 	bl	80074d0 <_malloc_r>
 8008d1a:	6028      	str	r0, [r5, #0]
 8008d1c:	6128      	str	r0, [r5, #16]
 8008d1e:	b930      	cbnz	r0, 8008d2e <_svfiprintf_r+0x32>
 8008d20:	230c      	movs	r3, #12
 8008d22:	603b      	str	r3, [r7, #0]
 8008d24:	f04f 30ff 	mov.w	r0, #4294967295
 8008d28:	b01d      	add	sp, #116	@ 0x74
 8008d2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d2e:	2340      	movs	r3, #64	@ 0x40
 8008d30:	616b      	str	r3, [r5, #20]
 8008d32:	2300      	movs	r3, #0
 8008d34:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d36:	2320      	movs	r3, #32
 8008d38:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008d3c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008d40:	2330      	movs	r3, #48	@ 0x30
 8008d42:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008ee0 <_svfiprintf_r+0x1e4>
 8008d46:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008d4a:	f04f 0901 	mov.w	r9, #1
 8008d4e:	4623      	mov	r3, r4
 8008d50:	469a      	mov	sl, r3
 8008d52:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008d56:	b10a      	cbz	r2, 8008d5c <_svfiprintf_r+0x60>
 8008d58:	2a25      	cmp	r2, #37	@ 0x25
 8008d5a:	d1f9      	bne.n	8008d50 <_svfiprintf_r+0x54>
 8008d5c:	ebba 0b04 	subs.w	fp, sl, r4
 8008d60:	d00b      	beq.n	8008d7a <_svfiprintf_r+0x7e>
 8008d62:	465b      	mov	r3, fp
 8008d64:	4622      	mov	r2, r4
 8008d66:	4629      	mov	r1, r5
 8008d68:	4638      	mov	r0, r7
 8008d6a:	f7ff ff6b 	bl	8008c44 <__ssputs_r>
 8008d6e:	3001      	adds	r0, #1
 8008d70:	f000 80a7 	beq.w	8008ec2 <_svfiprintf_r+0x1c6>
 8008d74:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008d76:	445a      	add	r2, fp
 8008d78:	9209      	str	r2, [sp, #36]	@ 0x24
 8008d7a:	f89a 3000 	ldrb.w	r3, [sl]
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	f000 809f 	beq.w	8008ec2 <_svfiprintf_r+0x1c6>
 8008d84:	2300      	movs	r3, #0
 8008d86:	f04f 32ff 	mov.w	r2, #4294967295
 8008d8a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008d8e:	f10a 0a01 	add.w	sl, sl, #1
 8008d92:	9304      	str	r3, [sp, #16]
 8008d94:	9307      	str	r3, [sp, #28]
 8008d96:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008d9a:	931a      	str	r3, [sp, #104]	@ 0x68
 8008d9c:	4654      	mov	r4, sl
 8008d9e:	2205      	movs	r2, #5
 8008da0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008da4:	484e      	ldr	r0, [pc, #312]	@ (8008ee0 <_svfiprintf_r+0x1e4>)
 8008da6:	f7f7 fa3b 	bl	8000220 <memchr>
 8008daa:	9a04      	ldr	r2, [sp, #16]
 8008dac:	b9d8      	cbnz	r0, 8008de6 <_svfiprintf_r+0xea>
 8008dae:	06d0      	lsls	r0, r2, #27
 8008db0:	bf44      	itt	mi
 8008db2:	2320      	movmi	r3, #32
 8008db4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008db8:	0711      	lsls	r1, r2, #28
 8008dba:	bf44      	itt	mi
 8008dbc:	232b      	movmi	r3, #43	@ 0x2b
 8008dbe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008dc2:	f89a 3000 	ldrb.w	r3, [sl]
 8008dc6:	2b2a      	cmp	r3, #42	@ 0x2a
 8008dc8:	d015      	beq.n	8008df6 <_svfiprintf_r+0xfa>
 8008dca:	9a07      	ldr	r2, [sp, #28]
 8008dcc:	4654      	mov	r4, sl
 8008dce:	2000      	movs	r0, #0
 8008dd0:	f04f 0c0a 	mov.w	ip, #10
 8008dd4:	4621      	mov	r1, r4
 8008dd6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008dda:	3b30      	subs	r3, #48	@ 0x30
 8008ddc:	2b09      	cmp	r3, #9
 8008dde:	d94b      	bls.n	8008e78 <_svfiprintf_r+0x17c>
 8008de0:	b1b0      	cbz	r0, 8008e10 <_svfiprintf_r+0x114>
 8008de2:	9207      	str	r2, [sp, #28]
 8008de4:	e014      	b.n	8008e10 <_svfiprintf_r+0x114>
 8008de6:	eba0 0308 	sub.w	r3, r0, r8
 8008dea:	fa09 f303 	lsl.w	r3, r9, r3
 8008dee:	4313      	orrs	r3, r2
 8008df0:	9304      	str	r3, [sp, #16]
 8008df2:	46a2      	mov	sl, r4
 8008df4:	e7d2      	b.n	8008d9c <_svfiprintf_r+0xa0>
 8008df6:	9b03      	ldr	r3, [sp, #12]
 8008df8:	1d19      	adds	r1, r3, #4
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	9103      	str	r1, [sp, #12]
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	bfbb      	ittet	lt
 8008e02:	425b      	neglt	r3, r3
 8008e04:	f042 0202 	orrlt.w	r2, r2, #2
 8008e08:	9307      	strge	r3, [sp, #28]
 8008e0a:	9307      	strlt	r3, [sp, #28]
 8008e0c:	bfb8      	it	lt
 8008e0e:	9204      	strlt	r2, [sp, #16]
 8008e10:	7823      	ldrb	r3, [r4, #0]
 8008e12:	2b2e      	cmp	r3, #46	@ 0x2e
 8008e14:	d10a      	bne.n	8008e2c <_svfiprintf_r+0x130>
 8008e16:	7863      	ldrb	r3, [r4, #1]
 8008e18:	2b2a      	cmp	r3, #42	@ 0x2a
 8008e1a:	d132      	bne.n	8008e82 <_svfiprintf_r+0x186>
 8008e1c:	9b03      	ldr	r3, [sp, #12]
 8008e1e:	1d1a      	adds	r2, r3, #4
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	9203      	str	r2, [sp, #12]
 8008e24:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008e28:	3402      	adds	r4, #2
 8008e2a:	9305      	str	r3, [sp, #20]
 8008e2c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008ef0 <_svfiprintf_r+0x1f4>
 8008e30:	7821      	ldrb	r1, [r4, #0]
 8008e32:	2203      	movs	r2, #3
 8008e34:	4650      	mov	r0, sl
 8008e36:	f7f7 f9f3 	bl	8000220 <memchr>
 8008e3a:	b138      	cbz	r0, 8008e4c <_svfiprintf_r+0x150>
 8008e3c:	9b04      	ldr	r3, [sp, #16]
 8008e3e:	eba0 000a 	sub.w	r0, r0, sl
 8008e42:	2240      	movs	r2, #64	@ 0x40
 8008e44:	4082      	lsls	r2, r0
 8008e46:	4313      	orrs	r3, r2
 8008e48:	3401      	adds	r4, #1
 8008e4a:	9304      	str	r3, [sp, #16]
 8008e4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e50:	4824      	ldr	r0, [pc, #144]	@ (8008ee4 <_svfiprintf_r+0x1e8>)
 8008e52:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008e56:	2206      	movs	r2, #6
 8008e58:	f7f7 f9e2 	bl	8000220 <memchr>
 8008e5c:	2800      	cmp	r0, #0
 8008e5e:	d036      	beq.n	8008ece <_svfiprintf_r+0x1d2>
 8008e60:	4b21      	ldr	r3, [pc, #132]	@ (8008ee8 <_svfiprintf_r+0x1ec>)
 8008e62:	bb1b      	cbnz	r3, 8008eac <_svfiprintf_r+0x1b0>
 8008e64:	9b03      	ldr	r3, [sp, #12]
 8008e66:	3307      	adds	r3, #7
 8008e68:	f023 0307 	bic.w	r3, r3, #7
 8008e6c:	3308      	adds	r3, #8
 8008e6e:	9303      	str	r3, [sp, #12]
 8008e70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e72:	4433      	add	r3, r6
 8008e74:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e76:	e76a      	b.n	8008d4e <_svfiprintf_r+0x52>
 8008e78:	fb0c 3202 	mla	r2, ip, r2, r3
 8008e7c:	460c      	mov	r4, r1
 8008e7e:	2001      	movs	r0, #1
 8008e80:	e7a8      	b.n	8008dd4 <_svfiprintf_r+0xd8>
 8008e82:	2300      	movs	r3, #0
 8008e84:	3401      	adds	r4, #1
 8008e86:	9305      	str	r3, [sp, #20]
 8008e88:	4619      	mov	r1, r3
 8008e8a:	f04f 0c0a 	mov.w	ip, #10
 8008e8e:	4620      	mov	r0, r4
 8008e90:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008e94:	3a30      	subs	r2, #48	@ 0x30
 8008e96:	2a09      	cmp	r2, #9
 8008e98:	d903      	bls.n	8008ea2 <_svfiprintf_r+0x1a6>
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d0c6      	beq.n	8008e2c <_svfiprintf_r+0x130>
 8008e9e:	9105      	str	r1, [sp, #20]
 8008ea0:	e7c4      	b.n	8008e2c <_svfiprintf_r+0x130>
 8008ea2:	fb0c 2101 	mla	r1, ip, r1, r2
 8008ea6:	4604      	mov	r4, r0
 8008ea8:	2301      	movs	r3, #1
 8008eaa:	e7f0      	b.n	8008e8e <_svfiprintf_r+0x192>
 8008eac:	ab03      	add	r3, sp, #12
 8008eae:	9300      	str	r3, [sp, #0]
 8008eb0:	462a      	mov	r2, r5
 8008eb2:	4b0e      	ldr	r3, [pc, #56]	@ (8008eec <_svfiprintf_r+0x1f0>)
 8008eb4:	a904      	add	r1, sp, #16
 8008eb6:	4638      	mov	r0, r7
 8008eb8:	f7fc fccc 	bl	8005854 <_printf_float>
 8008ebc:	1c42      	adds	r2, r0, #1
 8008ebe:	4606      	mov	r6, r0
 8008ec0:	d1d6      	bne.n	8008e70 <_svfiprintf_r+0x174>
 8008ec2:	89ab      	ldrh	r3, [r5, #12]
 8008ec4:	065b      	lsls	r3, r3, #25
 8008ec6:	f53f af2d 	bmi.w	8008d24 <_svfiprintf_r+0x28>
 8008eca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008ecc:	e72c      	b.n	8008d28 <_svfiprintf_r+0x2c>
 8008ece:	ab03      	add	r3, sp, #12
 8008ed0:	9300      	str	r3, [sp, #0]
 8008ed2:	462a      	mov	r2, r5
 8008ed4:	4b05      	ldr	r3, [pc, #20]	@ (8008eec <_svfiprintf_r+0x1f0>)
 8008ed6:	a904      	add	r1, sp, #16
 8008ed8:	4638      	mov	r0, r7
 8008eda:	f7fc ff53 	bl	8005d84 <_printf_i>
 8008ede:	e7ed      	b.n	8008ebc <_svfiprintf_r+0x1c0>
 8008ee0:	08009f59 	.word	0x08009f59
 8008ee4:	08009f63 	.word	0x08009f63
 8008ee8:	08005855 	.word	0x08005855
 8008eec:	08008c45 	.word	0x08008c45
 8008ef0:	08009f5f 	.word	0x08009f5f

08008ef4 <__sflush_r>:
 8008ef4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008ef8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008efc:	0716      	lsls	r6, r2, #28
 8008efe:	4605      	mov	r5, r0
 8008f00:	460c      	mov	r4, r1
 8008f02:	d454      	bmi.n	8008fae <__sflush_r+0xba>
 8008f04:	684b      	ldr	r3, [r1, #4]
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	dc02      	bgt.n	8008f10 <__sflush_r+0x1c>
 8008f0a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	dd48      	ble.n	8008fa2 <__sflush_r+0xae>
 8008f10:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008f12:	2e00      	cmp	r6, #0
 8008f14:	d045      	beq.n	8008fa2 <__sflush_r+0xae>
 8008f16:	2300      	movs	r3, #0
 8008f18:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008f1c:	682f      	ldr	r7, [r5, #0]
 8008f1e:	6a21      	ldr	r1, [r4, #32]
 8008f20:	602b      	str	r3, [r5, #0]
 8008f22:	d030      	beq.n	8008f86 <__sflush_r+0x92>
 8008f24:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008f26:	89a3      	ldrh	r3, [r4, #12]
 8008f28:	0759      	lsls	r1, r3, #29
 8008f2a:	d505      	bpl.n	8008f38 <__sflush_r+0x44>
 8008f2c:	6863      	ldr	r3, [r4, #4]
 8008f2e:	1ad2      	subs	r2, r2, r3
 8008f30:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008f32:	b10b      	cbz	r3, 8008f38 <__sflush_r+0x44>
 8008f34:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008f36:	1ad2      	subs	r2, r2, r3
 8008f38:	2300      	movs	r3, #0
 8008f3a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008f3c:	6a21      	ldr	r1, [r4, #32]
 8008f3e:	4628      	mov	r0, r5
 8008f40:	47b0      	blx	r6
 8008f42:	1c43      	adds	r3, r0, #1
 8008f44:	89a3      	ldrh	r3, [r4, #12]
 8008f46:	d106      	bne.n	8008f56 <__sflush_r+0x62>
 8008f48:	6829      	ldr	r1, [r5, #0]
 8008f4a:	291d      	cmp	r1, #29
 8008f4c:	d82b      	bhi.n	8008fa6 <__sflush_r+0xb2>
 8008f4e:	4a2a      	ldr	r2, [pc, #168]	@ (8008ff8 <__sflush_r+0x104>)
 8008f50:	40ca      	lsrs	r2, r1
 8008f52:	07d6      	lsls	r6, r2, #31
 8008f54:	d527      	bpl.n	8008fa6 <__sflush_r+0xb2>
 8008f56:	2200      	movs	r2, #0
 8008f58:	6062      	str	r2, [r4, #4]
 8008f5a:	04d9      	lsls	r1, r3, #19
 8008f5c:	6922      	ldr	r2, [r4, #16]
 8008f5e:	6022      	str	r2, [r4, #0]
 8008f60:	d504      	bpl.n	8008f6c <__sflush_r+0x78>
 8008f62:	1c42      	adds	r2, r0, #1
 8008f64:	d101      	bne.n	8008f6a <__sflush_r+0x76>
 8008f66:	682b      	ldr	r3, [r5, #0]
 8008f68:	b903      	cbnz	r3, 8008f6c <__sflush_r+0x78>
 8008f6a:	6560      	str	r0, [r4, #84]	@ 0x54
 8008f6c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008f6e:	602f      	str	r7, [r5, #0]
 8008f70:	b1b9      	cbz	r1, 8008fa2 <__sflush_r+0xae>
 8008f72:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008f76:	4299      	cmp	r1, r3
 8008f78:	d002      	beq.n	8008f80 <__sflush_r+0x8c>
 8008f7a:	4628      	mov	r0, r5
 8008f7c:	f7fe fa34 	bl	80073e8 <_free_r>
 8008f80:	2300      	movs	r3, #0
 8008f82:	6363      	str	r3, [r4, #52]	@ 0x34
 8008f84:	e00d      	b.n	8008fa2 <__sflush_r+0xae>
 8008f86:	2301      	movs	r3, #1
 8008f88:	4628      	mov	r0, r5
 8008f8a:	47b0      	blx	r6
 8008f8c:	4602      	mov	r2, r0
 8008f8e:	1c50      	adds	r0, r2, #1
 8008f90:	d1c9      	bne.n	8008f26 <__sflush_r+0x32>
 8008f92:	682b      	ldr	r3, [r5, #0]
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d0c6      	beq.n	8008f26 <__sflush_r+0x32>
 8008f98:	2b1d      	cmp	r3, #29
 8008f9a:	d001      	beq.n	8008fa0 <__sflush_r+0xac>
 8008f9c:	2b16      	cmp	r3, #22
 8008f9e:	d11e      	bne.n	8008fde <__sflush_r+0xea>
 8008fa0:	602f      	str	r7, [r5, #0]
 8008fa2:	2000      	movs	r0, #0
 8008fa4:	e022      	b.n	8008fec <__sflush_r+0xf8>
 8008fa6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008faa:	b21b      	sxth	r3, r3
 8008fac:	e01b      	b.n	8008fe6 <__sflush_r+0xf2>
 8008fae:	690f      	ldr	r7, [r1, #16]
 8008fb0:	2f00      	cmp	r7, #0
 8008fb2:	d0f6      	beq.n	8008fa2 <__sflush_r+0xae>
 8008fb4:	0793      	lsls	r3, r2, #30
 8008fb6:	680e      	ldr	r6, [r1, #0]
 8008fb8:	bf08      	it	eq
 8008fba:	694b      	ldreq	r3, [r1, #20]
 8008fbc:	600f      	str	r7, [r1, #0]
 8008fbe:	bf18      	it	ne
 8008fc0:	2300      	movne	r3, #0
 8008fc2:	eba6 0807 	sub.w	r8, r6, r7
 8008fc6:	608b      	str	r3, [r1, #8]
 8008fc8:	f1b8 0f00 	cmp.w	r8, #0
 8008fcc:	dde9      	ble.n	8008fa2 <__sflush_r+0xae>
 8008fce:	6a21      	ldr	r1, [r4, #32]
 8008fd0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008fd2:	4643      	mov	r3, r8
 8008fd4:	463a      	mov	r2, r7
 8008fd6:	4628      	mov	r0, r5
 8008fd8:	47b0      	blx	r6
 8008fda:	2800      	cmp	r0, #0
 8008fdc:	dc08      	bgt.n	8008ff0 <__sflush_r+0xfc>
 8008fde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008fe2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008fe6:	81a3      	strh	r3, [r4, #12]
 8008fe8:	f04f 30ff 	mov.w	r0, #4294967295
 8008fec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ff0:	4407      	add	r7, r0
 8008ff2:	eba8 0800 	sub.w	r8, r8, r0
 8008ff6:	e7e7      	b.n	8008fc8 <__sflush_r+0xd4>
 8008ff8:	20400001 	.word	0x20400001

08008ffc <_fflush_r>:
 8008ffc:	b538      	push	{r3, r4, r5, lr}
 8008ffe:	690b      	ldr	r3, [r1, #16]
 8009000:	4605      	mov	r5, r0
 8009002:	460c      	mov	r4, r1
 8009004:	b913      	cbnz	r3, 800900c <_fflush_r+0x10>
 8009006:	2500      	movs	r5, #0
 8009008:	4628      	mov	r0, r5
 800900a:	bd38      	pop	{r3, r4, r5, pc}
 800900c:	b118      	cbz	r0, 8009016 <_fflush_r+0x1a>
 800900e:	6a03      	ldr	r3, [r0, #32]
 8009010:	b90b      	cbnz	r3, 8009016 <_fflush_r+0x1a>
 8009012:	f7fd fa6f 	bl	80064f4 <__sinit>
 8009016:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800901a:	2b00      	cmp	r3, #0
 800901c:	d0f3      	beq.n	8009006 <_fflush_r+0xa>
 800901e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009020:	07d0      	lsls	r0, r2, #31
 8009022:	d404      	bmi.n	800902e <_fflush_r+0x32>
 8009024:	0599      	lsls	r1, r3, #22
 8009026:	d402      	bmi.n	800902e <_fflush_r+0x32>
 8009028:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800902a:	f7fd fb7c 	bl	8006726 <__retarget_lock_acquire_recursive>
 800902e:	4628      	mov	r0, r5
 8009030:	4621      	mov	r1, r4
 8009032:	f7ff ff5f 	bl	8008ef4 <__sflush_r>
 8009036:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009038:	07da      	lsls	r2, r3, #31
 800903a:	4605      	mov	r5, r0
 800903c:	d4e4      	bmi.n	8009008 <_fflush_r+0xc>
 800903e:	89a3      	ldrh	r3, [r4, #12]
 8009040:	059b      	lsls	r3, r3, #22
 8009042:	d4e1      	bmi.n	8009008 <_fflush_r+0xc>
 8009044:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009046:	f7fd fb6f 	bl	8006728 <__retarget_lock_release_recursive>
 800904a:	e7dd      	b.n	8009008 <_fflush_r+0xc>

0800904c <memmove>:
 800904c:	4288      	cmp	r0, r1
 800904e:	b510      	push	{r4, lr}
 8009050:	eb01 0402 	add.w	r4, r1, r2
 8009054:	d902      	bls.n	800905c <memmove+0x10>
 8009056:	4284      	cmp	r4, r0
 8009058:	4623      	mov	r3, r4
 800905a:	d807      	bhi.n	800906c <memmove+0x20>
 800905c:	1e43      	subs	r3, r0, #1
 800905e:	42a1      	cmp	r1, r4
 8009060:	d008      	beq.n	8009074 <memmove+0x28>
 8009062:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009066:	f803 2f01 	strb.w	r2, [r3, #1]!
 800906a:	e7f8      	b.n	800905e <memmove+0x12>
 800906c:	4402      	add	r2, r0
 800906e:	4601      	mov	r1, r0
 8009070:	428a      	cmp	r2, r1
 8009072:	d100      	bne.n	8009076 <memmove+0x2a>
 8009074:	bd10      	pop	{r4, pc}
 8009076:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800907a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800907e:	e7f7      	b.n	8009070 <memmove+0x24>

08009080 <strncmp>:
 8009080:	b510      	push	{r4, lr}
 8009082:	b16a      	cbz	r2, 80090a0 <strncmp+0x20>
 8009084:	3901      	subs	r1, #1
 8009086:	1884      	adds	r4, r0, r2
 8009088:	f810 2b01 	ldrb.w	r2, [r0], #1
 800908c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009090:	429a      	cmp	r2, r3
 8009092:	d103      	bne.n	800909c <strncmp+0x1c>
 8009094:	42a0      	cmp	r0, r4
 8009096:	d001      	beq.n	800909c <strncmp+0x1c>
 8009098:	2a00      	cmp	r2, #0
 800909a:	d1f5      	bne.n	8009088 <strncmp+0x8>
 800909c:	1ad0      	subs	r0, r2, r3
 800909e:	bd10      	pop	{r4, pc}
 80090a0:	4610      	mov	r0, r2
 80090a2:	e7fc      	b.n	800909e <strncmp+0x1e>

080090a4 <_sbrk_r>:
 80090a4:	b538      	push	{r3, r4, r5, lr}
 80090a6:	4d06      	ldr	r5, [pc, #24]	@ (80090c0 <_sbrk_r+0x1c>)
 80090a8:	2300      	movs	r3, #0
 80090aa:	4604      	mov	r4, r0
 80090ac:	4608      	mov	r0, r1
 80090ae:	602b      	str	r3, [r5, #0]
 80090b0:	f7f8 f9e6 	bl	8001480 <_sbrk>
 80090b4:	1c43      	adds	r3, r0, #1
 80090b6:	d102      	bne.n	80090be <_sbrk_r+0x1a>
 80090b8:	682b      	ldr	r3, [r5, #0]
 80090ba:	b103      	cbz	r3, 80090be <_sbrk_r+0x1a>
 80090bc:	6023      	str	r3, [r4, #0]
 80090be:	bd38      	pop	{r3, r4, r5, pc}
 80090c0:	20000464 	.word	0x20000464

080090c4 <memcpy>:
 80090c4:	440a      	add	r2, r1
 80090c6:	4291      	cmp	r1, r2
 80090c8:	f100 33ff 	add.w	r3, r0, #4294967295
 80090cc:	d100      	bne.n	80090d0 <memcpy+0xc>
 80090ce:	4770      	bx	lr
 80090d0:	b510      	push	{r4, lr}
 80090d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80090d6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80090da:	4291      	cmp	r1, r2
 80090dc:	d1f9      	bne.n	80090d2 <memcpy+0xe>
 80090de:	bd10      	pop	{r4, pc}

080090e0 <nan>:
 80090e0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80090e8 <nan+0x8>
 80090e4:	4770      	bx	lr
 80090e6:	bf00      	nop
 80090e8:	00000000 	.word	0x00000000
 80090ec:	7ff80000 	.word	0x7ff80000

080090f0 <__assert_func>:
 80090f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80090f2:	4614      	mov	r4, r2
 80090f4:	461a      	mov	r2, r3
 80090f6:	4b09      	ldr	r3, [pc, #36]	@ (800911c <__assert_func+0x2c>)
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	4605      	mov	r5, r0
 80090fc:	68d8      	ldr	r0, [r3, #12]
 80090fe:	b14c      	cbz	r4, 8009114 <__assert_func+0x24>
 8009100:	4b07      	ldr	r3, [pc, #28]	@ (8009120 <__assert_func+0x30>)
 8009102:	9100      	str	r1, [sp, #0]
 8009104:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009108:	4906      	ldr	r1, [pc, #24]	@ (8009124 <__assert_func+0x34>)
 800910a:	462b      	mov	r3, r5
 800910c:	f000 fba8 	bl	8009860 <fiprintf>
 8009110:	f000 fbb8 	bl	8009884 <abort>
 8009114:	4b04      	ldr	r3, [pc, #16]	@ (8009128 <__assert_func+0x38>)
 8009116:	461c      	mov	r4, r3
 8009118:	e7f3      	b.n	8009102 <__assert_func+0x12>
 800911a:	bf00      	nop
 800911c:	20000018 	.word	0x20000018
 8009120:	08009f72 	.word	0x08009f72
 8009124:	08009f7f 	.word	0x08009f7f
 8009128:	08009fad 	.word	0x08009fad

0800912c <_calloc_r>:
 800912c:	b570      	push	{r4, r5, r6, lr}
 800912e:	fba1 5402 	umull	r5, r4, r1, r2
 8009132:	b934      	cbnz	r4, 8009142 <_calloc_r+0x16>
 8009134:	4629      	mov	r1, r5
 8009136:	f7fe f9cb 	bl	80074d0 <_malloc_r>
 800913a:	4606      	mov	r6, r0
 800913c:	b928      	cbnz	r0, 800914a <_calloc_r+0x1e>
 800913e:	4630      	mov	r0, r6
 8009140:	bd70      	pop	{r4, r5, r6, pc}
 8009142:	220c      	movs	r2, #12
 8009144:	6002      	str	r2, [r0, #0]
 8009146:	2600      	movs	r6, #0
 8009148:	e7f9      	b.n	800913e <_calloc_r+0x12>
 800914a:	462a      	mov	r2, r5
 800914c:	4621      	mov	r1, r4
 800914e:	f7fd fa6c 	bl	800662a <memset>
 8009152:	e7f4      	b.n	800913e <_calloc_r+0x12>

08009154 <rshift>:
 8009154:	6903      	ldr	r3, [r0, #16]
 8009156:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800915a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800915e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009162:	f100 0414 	add.w	r4, r0, #20
 8009166:	dd45      	ble.n	80091f4 <rshift+0xa0>
 8009168:	f011 011f 	ands.w	r1, r1, #31
 800916c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009170:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009174:	d10c      	bne.n	8009190 <rshift+0x3c>
 8009176:	f100 0710 	add.w	r7, r0, #16
 800917a:	4629      	mov	r1, r5
 800917c:	42b1      	cmp	r1, r6
 800917e:	d334      	bcc.n	80091ea <rshift+0x96>
 8009180:	1a9b      	subs	r3, r3, r2
 8009182:	009b      	lsls	r3, r3, #2
 8009184:	1eea      	subs	r2, r5, #3
 8009186:	4296      	cmp	r6, r2
 8009188:	bf38      	it	cc
 800918a:	2300      	movcc	r3, #0
 800918c:	4423      	add	r3, r4
 800918e:	e015      	b.n	80091bc <rshift+0x68>
 8009190:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009194:	f1c1 0820 	rsb	r8, r1, #32
 8009198:	40cf      	lsrs	r7, r1
 800919a:	f105 0e04 	add.w	lr, r5, #4
 800919e:	46a1      	mov	r9, r4
 80091a0:	4576      	cmp	r6, lr
 80091a2:	46f4      	mov	ip, lr
 80091a4:	d815      	bhi.n	80091d2 <rshift+0x7e>
 80091a6:	1a9a      	subs	r2, r3, r2
 80091a8:	0092      	lsls	r2, r2, #2
 80091aa:	3a04      	subs	r2, #4
 80091ac:	3501      	adds	r5, #1
 80091ae:	42ae      	cmp	r6, r5
 80091b0:	bf38      	it	cc
 80091b2:	2200      	movcc	r2, #0
 80091b4:	18a3      	adds	r3, r4, r2
 80091b6:	50a7      	str	r7, [r4, r2]
 80091b8:	b107      	cbz	r7, 80091bc <rshift+0x68>
 80091ba:	3304      	adds	r3, #4
 80091bc:	1b1a      	subs	r2, r3, r4
 80091be:	42a3      	cmp	r3, r4
 80091c0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80091c4:	bf08      	it	eq
 80091c6:	2300      	moveq	r3, #0
 80091c8:	6102      	str	r2, [r0, #16]
 80091ca:	bf08      	it	eq
 80091cc:	6143      	streq	r3, [r0, #20]
 80091ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80091d2:	f8dc c000 	ldr.w	ip, [ip]
 80091d6:	fa0c fc08 	lsl.w	ip, ip, r8
 80091da:	ea4c 0707 	orr.w	r7, ip, r7
 80091de:	f849 7b04 	str.w	r7, [r9], #4
 80091e2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80091e6:	40cf      	lsrs	r7, r1
 80091e8:	e7da      	b.n	80091a0 <rshift+0x4c>
 80091ea:	f851 cb04 	ldr.w	ip, [r1], #4
 80091ee:	f847 cf04 	str.w	ip, [r7, #4]!
 80091f2:	e7c3      	b.n	800917c <rshift+0x28>
 80091f4:	4623      	mov	r3, r4
 80091f6:	e7e1      	b.n	80091bc <rshift+0x68>

080091f8 <__hexdig_fun>:
 80091f8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80091fc:	2b09      	cmp	r3, #9
 80091fe:	d802      	bhi.n	8009206 <__hexdig_fun+0xe>
 8009200:	3820      	subs	r0, #32
 8009202:	b2c0      	uxtb	r0, r0
 8009204:	4770      	bx	lr
 8009206:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800920a:	2b05      	cmp	r3, #5
 800920c:	d801      	bhi.n	8009212 <__hexdig_fun+0x1a>
 800920e:	3847      	subs	r0, #71	@ 0x47
 8009210:	e7f7      	b.n	8009202 <__hexdig_fun+0xa>
 8009212:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8009216:	2b05      	cmp	r3, #5
 8009218:	d801      	bhi.n	800921e <__hexdig_fun+0x26>
 800921a:	3827      	subs	r0, #39	@ 0x27
 800921c:	e7f1      	b.n	8009202 <__hexdig_fun+0xa>
 800921e:	2000      	movs	r0, #0
 8009220:	4770      	bx	lr
	...

08009224 <__gethex>:
 8009224:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009228:	b085      	sub	sp, #20
 800922a:	468a      	mov	sl, r1
 800922c:	9302      	str	r3, [sp, #8]
 800922e:	680b      	ldr	r3, [r1, #0]
 8009230:	9001      	str	r0, [sp, #4]
 8009232:	4690      	mov	r8, r2
 8009234:	1c9c      	adds	r4, r3, #2
 8009236:	46a1      	mov	r9, r4
 8009238:	f814 0b01 	ldrb.w	r0, [r4], #1
 800923c:	2830      	cmp	r0, #48	@ 0x30
 800923e:	d0fa      	beq.n	8009236 <__gethex+0x12>
 8009240:	eba9 0303 	sub.w	r3, r9, r3
 8009244:	f1a3 0b02 	sub.w	fp, r3, #2
 8009248:	f7ff ffd6 	bl	80091f8 <__hexdig_fun>
 800924c:	4605      	mov	r5, r0
 800924e:	2800      	cmp	r0, #0
 8009250:	d168      	bne.n	8009324 <__gethex+0x100>
 8009252:	49a0      	ldr	r1, [pc, #640]	@ (80094d4 <__gethex+0x2b0>)
 8009254:	2201      	movs	r2, #1
 8009256:	4648      	mov	r0, r9
 8009258:	f7ff ff12 	bl	8009080 <strncmp>
 800925c:	4607      	mov	r7, r0
 800925e:	2800      	cmp	r0, #0
 8009260:	d167      	bne.n	8009332 <__gethex+0x10e>
 8009262:	f899 0001 	ldrb.w	r0, [r9, #1]
 8009266:	4626      	mov	r6, r4
 8009268:	f7ff ffc6 	bl	80091f8 <__hexdig_fun>
 800926c:	2800      	cmp	r0, #0
 800926e:	d062      	beq.n	8009336 <__gethex+0x112>
 8009270:	4623      	mov	r3, r4
 8009272:	7818      	ldrb	r0, [r3, #0]
 8009274:	2830      	cmp	r0, #48	@ 0x30
 8009276:	4699      	mov	r9, r3
 8009278:	f103 0301 	add.w	r3, r3, #1
 800927c:	d0f9      	beq.n	8009272 <__gethex+0x4e>
 800927e:	f7ff ffbb 	bl	80091f8 <__hexdig_fun>
 8009282:	fab0 f580 	clz	r5, r0
 8009286:	096d      	lsrs	r5, r5, #5
 8009288:	f04f 0b01 	mov.w	fp, #1
 800928c:	464a      	mov	r2, r9
 800928e:	4616      	mov	r6, r2
 8009290:	3201      	adds	r2, #1
 8009292:	7830      	ldrb	r0, [r6, #0]
 8009294:	f7ff ffb0 	bl	80091f8 <__hexdig_fun>
 8009298:	2800      	cmp	r0, #0
 800929a:	d1f8      	bne.n	800928e <__gethex+0x6a>
 800929c:	498d      	ldr	r1, [pc, #564]	@ (80094d4 <__gethex+0x2b0>)
 800929e:	2201      	movs	r2, #1
 80092a0:	4630      	mov	r0, r6
 80092a2:	f7ff feed 	bl	8009080 <strncmp>
 80092a6:	2800      	cmp	r0, #0
 80092a8:	d13f      	bne.n	800932a <__gethex+0x106>
 80092aa:	b944      	cbnz	r4, 80092be <__gethex+0x9a>
 80092ac:	1c74      	adds	r4, r6, #1
 80092ae:	4622      	mov	r2, r4
 80092b0:	4616      	mov	r6, r2
 80092b2:	3201      	adds	r2, #1
 80092b4:	7830      	ldrb	r0, [r6, #0]
 80092b6:	f7ff ff9f 	bl	80091f8 <__hexdig_fun>
 80092ba:	2800      	cmp	r0, #0
 80092bc:	d1f8      	bne.n	80092b0 <__gethex+0x8c>
 80092be:	1ba4      	subs	r4, r4, r6
 80092c0:	00a7      	lsls	r7, r4, #2
 80092c2:	7833      	ldrb	r3, [r6, #0]
 80092c4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80092c8:	2b50      	cmp	r3, #80	@ 0x50
 80092ca:	d13e      	bne.n	800934a <__gethex+0x126>
 80092cc:	7873      	ldrb	r3, [r6, #1]
 80092ce:	2b2b      	cmp	r3, #43	@ 0x2b
 80092d0:	d033      	beq.n	800933a <__gethex+0x116>
 80092d2:	2b2d      	cmp	r3, #45	@ 0x2d
 80092d4:	d034      	beq.n	8009340 <__gethex+0x11c>
 80092d6:	1c71      	adds	r1, r6, #1
 80092d8:	2400      	movs	r4, #0
 80092da:	7808      	ldrb	r0, [r1, #0]
 80092dc:	f7ff ff8c 	bl	80091f8 <__hexdig_fun>
 80092e0:	1e43      	subs	r3, r0, #1
 80092e2:	b2db      	uxtb	r3, r3
 80092e4:	2b18      	cmp	r3, #24
 80092e6:	d830      	bhi.n	800934a <__gethex+0x126>
 80092e8:	f1a0 0210 	sub.w	r2, r0, #16
 80092ec:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80092f0:	f7ff ff82 	bl	80091f8 <__hexdig_fun>
 80092f4:	f100 3cff 	add.w	ip, r0, #4294967295
 80092f8:	fa5f fc8c 	uxtb.w	ip, ip
 80092fc:	f1bc 0f18 	cmp.w	ip, #24
 8009300:	f04f 030a 	mov.w	r3, #10
 8009304:	d91e      	bls.n	8009344 <__gethex+0x120>
 8009306:	b104      	cbz	r4, 800930a <__gethex+0xe6>
 8009308:	4252      	negs	r2, r2
 800930a:	4417      	add	r7, r2
 800930c:	f8ca 1000 	str.w	r1, [sl]
 8009310:	b1ed      	cbz	r5, 800934e <__gethex+0x12a>
 8009312:	f1bb 0f00 	cmp.w	fp, #0
 8009316:	bf0c      	ite	eq
 8009318:	2506      	moveq	r5, #6
 800931a:	2500      	movne	r5, #0
 800931c:	4628      	mov	r0, r5
 800931e:	b005      	add	sp, #20
 8009320:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009324:	2500      	movs	r5, #0
 8009326:	462c      	mov	r4, r5
 8009328:	e7b0      	b.n	800928c <__gethex+0x68>
 800932a:	2c00      	cmp	r4, #0
 800932c:	d1c7      	bne.n	80092be <__gethex+0x9a>
 800932e:	4627      	mov	r7, r4
 8009330:	e7c7      	b.n	80092c2 <__gethex+0x9e>
 8009332:	464e      	mov	r6, r9
 8009334:	462f      	mov	r7, r5
 8009336:	2501      	movs	r5, #1
 8009338:	e7c3      	b.n	80092c2 <__gethex+0x9e>
 800933a:	2400      	movs	r4, #0
 800933c:	1cb1      	adds	r1, r6, #2
 800933e:	e7cc      	b.n	80092da <__gethex+0xb6>
 8009340:	2401      	movs	r4, #1
 8009342:	e7fb      	b.n	800933c <__gethex+0x118>
 8009344:	fb03 0002 	mla	r0, r3, r2, r0
 8009348:	e7ce      	b.n	80092e8 <__gethex+0xc4>
 800934a:	4631      	mov	r1, r6
 800934c:	e7de      	b.n	800930c <__gethex+0xe8>
 800934e:	eba6 0309 	sub.w	r3, r6, r9
 8009352:	3b01      	subs	r3, #1
 8009354:	4629      	mov	r1, r5
 8009356:	2b07      	cmp	r3, #7
 8009358:	dc0a      	bgt.n	8009370 <__gethex+0x14c>
 800935a:	9801      	ldr	r0, [sp, #4]
 800935c:	f7fe f944 	bl	80075e8 <_Balloc>
 8009360:	4604      	mov	r4, r0
 8009362:	b940      	cbnz	r0, 8009376 <__gethex+0x152>
 8009364:	4b5c      	ldr	r3, [pc, #368]	@ (80094d8 <__gethex+0x2b4>)
 8009366:	4602      	mov	r2, r0
 8009368:	21e4      	movs	r1, #228	@ 0xe4
 800936a:	485c      	ldr	r0, [pc, #368]	@ (80094dc <__gethex+0x2b8>)
 800936c:	f7ff fec0 	bl	80090f0 <__assert_func>
 8009370:	3101      	adds	r1, #1
 8009372:	105b      	asrs	r3, r3, #1
 8009374:	e7ef      	b.n	8009356 <__gethex+0x132>
 8009376:	f100 0a14 	add.w	sl, r0, #20
 800937a:	2300      	movs	r3, #0
 800937c:	4655      	mov	r5, sl
 800937e:	469b      	mov	fp, r3
 8009380:	45b1      	cmp	r9, r6
 8009382:	d337      	bcc.n	80093f4 <__gethex+0x1d0>
 8009384:	f845 bb04 	str.w	fp, [r5], #4
 8009388:	eba5 050a 	sub.w	r5, r5, sl
 800938c:	10ad      	asrs	r5, r5, #2
 800938e:	6125      	str	r5, [r4, #16]
 8009390:	4658      	mov	r0, fp
 8009392:	f7fe fa1b 	bl	80077cc <__hi0bits>
 8009396:	016d      	lsls	r5, r5, #5
 8009398:	f8d8 6000 	ldr.w	r6, [r8]
 800939c:	1a2d      	subs	r5, r5, r0
 800939e:	42b5      	cmp	r5, r6
 80093a0:	dd54      	ble.n	800944c <__gethex+0x228>
 80093a2:	1bad      	subs	r5, r5, r6
 80093a4:	4629      	mov	r1, r5
 80093a6:	4620      	mov	r0, r4
 80093a8:	f7fe fda7 	bl	8007efa <__any_on>
 80093ac:	4681      	mov	r9, r0
 80093ae:	b178      	cbz	r0, 80093d0 <__gethex+0x1ac>
 80093b0:	1e6b      	subs	r3, r5, #1
 80093b2:	1159      	asrs	r1, r3, #5
 80093b4:	f003 021f 	and.w	r2, r3, #31
 80093b8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80093bc:	f04f 0901 	mov.w	r9, #1
 80093c0:	fa09 f202 	lsl.w	r2, r9, r2
 80093c4:	420a      	tst	r2, r1
 80093c6:	d003      	beq.n	80093d0 <__gethex+0x1ac>
 80093c8:	454b      	cmp	r3, r9
 80093ca:	dc36      	bgt.n	800943a <__gethex+0x216>
 80093cc:	f04f 0902 	mov.w	r9, #2
 80093d0:	4629      	mov	r1, r5
 80093d2:	4620      	mov	r0, r4
 80093d4:	f7ff febe 	bl	8009154 <rshift>
 80093d8:	442f      	add	r7, r5
 80093da:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80093de:	42bb      	cmp	r3, r7
 80093e0:	da42      	bge.n	8009468 <__gethex+0x244>
 80093e2:	9801      	ldr	r0, [sp, #4]
 80093e4:	4621      	mov	r1, r4
 80093e6:	f7fe f93f 	bl	8007668 <_Bfree>
 80093ea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80093ec:	2300      	movs	r3, #0
 80093ee:	6013      	str	r3, [r2, #0]
 80093f0:	25a3      	movs	r5, #163	@ 0xa3
 80093f2:	e793      	b.n	800931c <__gethex+0xf8>
 80093f4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80093f8:	2a2e      	cmp	r2, #46	@ 0x2e
 80093fa:	d012      	beq.n	8009422 <__gethex+0x1fe>
 80093fc:	2b20      	cmp	r3, #32
 80093fe:	d104      	bne.n	800940a <__gethex+0x1e6>
 8009400:	f845 bb04 	str.w	fp, [r5], #4
 8009404:	f04f 0b00 	mov.w	fp, #0
 8009408:	465b      	mov	r3, fp
 800940a:	7830      	ldrb	r0, [r6, #0]
 800940c:	9303      	str	r3, [sp, #12]
 800940e:	f7ff fef3 	bl	80091f8 <__hexdig_fun>
 8009412:	9b03      	ldr	r3, [sp, #12]
 8009414:	f000 000f 	and.w	r0, r0, #15
 8009418:	4098      	lsls	r0, r3
 800941a:	ea4b 0b00 	orr.w	fp, fp, r0
 800941e:	3304      	adds	r3, #4
 8009420:	e7ae      	b.n	8009380 <__gethex+0x15c>
 8009422:	45b1      	cmp	r9, r6
 8009424:	d8ea      	bhi.n	80093fc <__gethex+0x1d8>
 8009426:	492b      	ldr	r1, [pc, #172]	@ (80094d4 <__gethex+0x2b0>)
 8009428:	9303      	str	r3, [sp, #12]
 800942a:	2201      	movs	r2, #1
 800942c:	4630      	mov	r0, r6
 800942e:	f7ff fe27 	bl	8009080 <strncmp>
 8009432:	9b03      	ldr	r3, [sp, #12]
 8009434:	2800      	cmp	r0, #0
 8009436:	d1e1      	bne.n	80093fc <__gethex+0x1d8>
 8009438:	e7a2      	b.n	8009380 <__gethex+0x15c>
 800943a:	1ea9      	subs	r1, r5, #2
 800943c:	4620      	mov	r0, r4
 800943e:	f7fe fd5c 	bl	8007efa <__any_on>
 8009442:	2800      	cmp	r0, #0
 8009444:	d0c2      	beq.n	80093cc <__gethex+0x1a8>
 8009446:	f04f 0903 	mov.w	r9, #3
 800944a:	e7c1      	b.n	80093d0 <__gethex+0x1ac>
 800944c:	da09      	bge.n	8009462 <__gethex+0x23e>
 800944e:	1b75      	subs	r5, r6, r5
 8009450:	4621      	mov	r1, r4
 8009452:	9801      	ldr	r0, [sp, #4]
 8009454:	462a      	mov	r2, r5
 8009456:	f7fe fb17 	bl	8007a88 <__lshift>
 800945a:	1b7f      	subs	r7, r7, r5
 800945c:	4604      	mov	r4, r0
 800945e:	f100 0a14 	add.w	sl, r0, #20
 8009462:	f04f 0900 	mov.w	r9, #0
 8009466:	e7b8      	b.n	80093da <__gethex+0x1b6>
 8009468:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800946c:	42bd      	cmp	r5, r7
 800946e:	dd6f      	ble.n	8009550 <__gethex+0x32c>
 8009470:	1bed      	subs	r5, r5, r7
 8009472:	42ae      	cmp	r6, r5
 8009474:	dc34      	bgt.n	80094e0 <__gethex+0x2bc>
 8009476:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800947a:	2b02      	cmp	r3, #2
 800947c:	d022      	beq.n	80094c4 <__gethex+0x2a0>
 800947e:	2b03      	cmp	r3, #3
 8009480:	d024      	beq.n	80094cc <__gethex+0x2a8>
 8009482:	2b01      	cmp	r3, #1
 8009484:	d115      	bne.n	80094b2 <__gethex+0x28e>
 8009486:	42ae      	cmp	r6, r5
 8009488:	d113      	bne.n	80094b2 <__gethex+0x28e>
 800948a:	2e01      	cmp	r6, #1
 800948c:	d10b      	bne.n	80094a6 <__gethex+0x282>
 800948e:	9a02      	ldr	r2, [sp, #8]
 8009490:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009494:	6013      	str	r3, [r2, #0]
 8009496:	2301      	movs	r3, #1
 8009498:	6123      	str	r3, [r4, #16]
 800949a:	f8ca 3000 	str.w	r3, [sl]
 800949e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80094a0:	2562      	movs	r5, #98	@ 0x62
 80094a2:	601c      	str	r4, [r3, #0]
 80094a4:	e73a      	b.n	800931c <__gethex+0xf8>
 80094a6:	1e71      	subs	r1, r6, #1
 80094a8:	4620      	mov	r0, r4
 80094aa:	f7fe fd26 	bl	8007efa <__any_on>
 80094ae:	2800      	cmp	r0, #0
 80094b0:	d1ed      	bne.n	800948e <__gethex+0x26a>
 80094b2:	9801      	ldr	r0, [sp, #4]
 80094b4:	4621      	mov	r1, r4
 80094b6:	f7fe f8d7 	bl	8007668 <_Bfree>
 80094ba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80094bc:	2300      	movs	r3, #0
 80094be:	6013      	str	r3, [r2, #0]
 80094c0:	2550      	movs	r5, #80	@ 0x50
 80094c2:	e72b      	b.n	800931c <__gethex+0xf8>
 80094c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d1f3      	bne.n	80094b2 <__gethex+0x28e>
 80094ca:	e7e0      	b.n	800948e <__gethex+0x26a>
 80094cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d1dd      	bne.n	800948e <__gethex+0x26a>
 80094d2:	e7ee      	b.n	80094b2 <__gethex+0x28e>
 80094d4:	08009f57 	.word	0x08009f57
 80094d8:	08009eed 	.word	0x08009eed
 80094dc:	08009fae 	.word	0x08009fae
 80094e0:	1e6f      	subs	r7, r5, #1
 80094e2:	f1b9 0f00 	cmp.w	r9, #0
 80094e6:	d130      	bne.n	800954a <__gethex+0x326>
 80094e8:	b127      	cbz	r7, 80094f4 <__gethex+0x2d0>
 80094ea:	4639      	mov	r1, r7
 80094ec:	4620      	mov	r0, r4
 80094ee:	f7fe fd04 	bl	8007efa <__any_on>
 80094f2:	4681      	mov	r9, r0
 80094f4:	117a      	asrs	r2, r7, #5
 80094f6:	2301      	movs	r3, #1
 80094f8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80094fc:	f007 071f 	and.w	r7, r7, #31
 8009500:	40bb      	lsls	r3, r7
 8009502:	4213      	tst	r3, r2
 8009504:	4629      	mov	r1, r5
 8009506:	4620      	mov	r0, r4
 8009508:	bf18      	it	ne
 800950a:	f049 0902 	orrne.w	r9, r9, #2
 800950e:	f7ff fe21 	bl	8009154 <rshift>
 8009512:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8009516:	1b76      	subs	r6, r6, r5
 8009518:	2502      	movs	r5, #2
 800951a:	f1b9 0f00 	cmp.w	r9, #0
 800951e:	d047      	beq.n	80095b0 <__gethex+0x38c>
 8009520:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009524:	2b02      	cmp	r3, #2
 8009526:	d015      	beq.n	8009554 <__gethex+0x330>
 8009528:	2b03      	cmp	r3, #3
 800952a:	d017      	beq.n	800955c <__gethex+0x338>
 800952c:	2b01      	cmp	r3, #1
 800952e:	d109      	bne.n	8009544 <__gethex+0x320>
 8009530:	f019 0f02 	tst.w	r9, #2
 8009534:	d006      	beq.n	8009544 <__gethex+0x320>
 8009536:	f8da 3000 	ldr.w	r3, [sl]
 800953a:	ea49 0903 	orr.w	r9, r9, r3
 800953e:	f019 0f01 	tst.w	r9, #1
 8009542:	d10e      	bne.n	8009562 <__gethex+0x33e>
 8009544:	f045 0510 	orr.w	r5, r5, #16
 8009548:	e032      	b.n	80095b0 <__gethex+0x38c>
 800954a:	f04f 0901 	mov.w	r9, #1
 800954e:	e7d1      	b.n	80094f4 <__gethex+0x2d0>
 8009550:	2501      	movs	r5, #1
 8009552:	e7e2      	b.n	800951a <__gethex+0x2f6>
 8009554:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009556:	f1c3 0301 	rsb	r3, r3, #1
 800955a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800955c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800955e:	2b00      	cmp	r3, #0
 8009560:	d0f0      	beq.n	8009544 <__gethex+0x320>
 8009562:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009566:	f104 0314 	add.w	r3, r4, #20
 800956a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800956e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009572:	f04f 0c00 	mov.w	ip, #0
 8009576:	4618      	mov	r0, r3
 8009578:	f853 2b04 	ldr.w	r2, [r3], #4
 800957c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009580:	d01b      	beq.n	80095ba <__gethex+0x396>
 8009582:	3201      	adds	r2, #1
 8009584:	6002      	str	r2, [r0, #0]
 8009586:	2d02      	cmp	r5, #2
 8009588:	f104 0314 	add.w	r3, r4, #20
 800958c:	d13c      	bne.n	8009608 <__gethex+0x3e4>
 800958e:	f8d8 2000 	ldr.w	r2, [r8]
 8009592:	3a01      	subs	r2, #1
 8009594:	42b2      	cmp	r2, r6
 8009596:	d109      	bne.n	80095ac <__gethex+0x388>
 8009598:	1171      	asrs	r1, r6, #5
 800959a:	2201      	movs	r2, #1
 800959c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80095a0:	f006 061f 	and.w	r6, r6, #31
 80095a4:	fa02 f606 	lsl.w	r6, r2, r6
 80095a8:	421e      	tst	r6, r3
 80095aa:	d13a      	bne.n	8009622 <__gethex+0x3fe>
 80095ac:	f045 0520 	orr.w	r5, r5, #32
 80095b0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80095b2:	601c      	str	r4, [r3, #0]
 80095b4:	9b02      	ldr	r3, [sp, #8]
 80095b6:	601f      	str	r7, [r3, #0]
 80095b8:	e6b0      	b.n	800931c <__gethex+0xf8>
 80095ba:	4299      	cmp	r1, r3
 80095bc:	f843 cc04 	str.w	ip, [r3, #-4]
 80095c0:	d8d9      	bhi.n	8009576 <__gethex+0x352>
 80095c2:	68a3      	ldr	r3, [r4, #8]
 80095c4:	459b      	cmp	fp, r3
 80095c6:	db17      	blt.n	80095f8 <__gethex+0x3d4>
 80095c8:	6861      	ldr	r1, [r4, #4]
 80095ca:	9801      	ldr	r0, [sp, #4]
 80095cc:	3101      	adds	r1, #1
 80095ce:	f7fe f80b 	bl	80075e8 <_Balloc>
 80095d2:	4681      	mov	r9, r0
 80095d4:	b918      	cbnz	r0, 80095de <__gethex+0x3ba>
 80095d6:	4b1a      	ldr	r3, [pc, #104]	@ (8009640 <__gethex+0x41c>)
 80095d8:	4602      	mov	r2, r0
 80095da:	2184      	movs	r1, #132	@ 0x84
 80095dc:	e6c5      	b.n	800936a <__gethex+0x146>
 80095de:	6922      	ldr	r2, [r4, #16]
 80095e0:	3202      	adds	r2, #2
 80095e2:	f104 010c 	add.w	r1, r4, #12
 80095e6:	0092      	lsls	r2, r2, #2
 80095e8:	300c      	adds	r0, #12
 80095ea:	f7ff fd6b 	bl	80090c4 <memcpy>
 80095ee:	4621      	mov	r1, r4
 80095f0:	9801      	ldr	r0, [sp, #4]
 80095f2:	f7fe f839 	bl	8007668 <_Bfree>
 80095f6:	464c      	mov	r4, r9
 80095f8:	6923      	ldr	r3, [r4, #16]
 80095fa:	1c5a      	adds	r2, r3, #1
 80095fc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009600:	6122      	str	r2, [r4, #16]
 8009602:	2201      	movs	r2, #1
 8009604:	615a      	str	r2, [r3, #20]
 8009606:	e7be      	b.n	8009586 <__gethex+0x362>
 8009608:	6922      	ldr	r2, [r4, #16]
 800960a:	455a      	cmp	r2, fp
 800960c:	dd0b      	ble.n	8009626 <__gethex+0x402>
 800960e:	2101      	movs	r1, #1
 8009610:	4620      	mov	r0, r4
 8009612:	f7ff fd9f 	bl	8009154 <rshift>
 8009616:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800961a:	3701      	adds	r7, #1
 800961c:	42bb      	cmp	r3, r7
 800961e:	f6ff aee0 	blt.w	80093e2 <__gethex+0x1be>
 8009622:	2501      	movs	r5, #1
 8009624:	e7c2      	b.n	80095ac <__gethex+0x388>
 8009626:	f016 061f 	ands.w	r6, r6, #31
 800962a:	d0fa      	beq.n	8009622 <__gethex+0x3fe>
 800962c:	4453      	add	r3, sl
 800962e:	f1c6 0620 	rsb	r6, r6, #32
 8009632:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009636:	f7fe f8c9 	bl	80077cc <__hi0bits>
 800963a:	42b0      	cmp	r0, r6
 800963c:	dbe7      	blt.n	800960e <__gethex+0x3ea>
 800963e:	e7f0      	b.n	8009622 <__gethex+0x3fe>
 8009640:	08009eed 	.word	0x08009eed

08009644 <L_shift>:
 8009644:	f1c2 0208 	rsb	r2, r2, #8
 8009648:	0092      	lsls	r2, r2, #2
 800964a:	b570      	push	{r4, r5, r6, lr}
 800964c:	f1c2 0620 	rsb	r6, r2, #32
 8009650:	6843      	ldr	r3, [r0, #4]
 8009652:	6804      	ldr	r4, [r0, #0]
 8009654:	fa03 f506 	lsl.w	r5, r3, r6
 8009658:	432c      	orrs	r4, r5
 800965a:	40d3      	lsrs	r3, r2
 800965c:	6004      	str	r4, [r0, #0]
 800965e:	f840 3f04 	str.w	r3, [r0, #4]!
 8009662:	4288      	cmp	r0, r1
 8009664:	d3f4      	bcc.n	8009650 <L_shift+0xc>
 8009666:	bd70      	pop	{r4, r5, r6, pc}

08009668 <__match>:
 8009668:	b530      	push	{r4, r5, lr}
 800966a:	6803      	ldr	r3, [r0, #0]
 800966c:	3301      	adds	r3, #1
 800966e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009672:	b914      	cbnz	r4, 800967a <__match+0x12>
 8009674:	6003      	str	r3, [r0, #0]
 8009676:	2001      	movs	r0, #1
 8009678:	bd30      	pop	{r4, r5, pc}
 800967a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800967e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8009682:	2d19      	cmp	r5, #25
 8009684:	bf98      	it	ls
 8009686:	3220      	addls	r2, #32
 8009688:	42a2      	cmp	r2, r4
 800968a:	d0f0      	beq.n	800966e <__match+0x6>
 800968c:	2000      	movs	r0, #0
 800968e:	e7f3      	b.n	8009678 <__match+0x10>

08009690 <__hexnan>:
 8009690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009694:	680b      	ldr	r3, [r1, #0]
 8009696:	6801      	ldr	r1, [r0, #0]
 8009698:	115e      	asrs	r6, r3, #5
 800969a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800969e:	f013 031f 	ands.w	r3, r3, #31
 80096a2:	b087      	sub	sp, #28
 80096a4:	bf18      	it	ne
 80096a6:	3604      	addne	r6, #4
 80096a8:	2500      	movs	r5, #0
 80096aa:	1f37      	subs	r7, r6, #4
 80096ac:	4682      	mov	sl, r0
 80096ae:	4690      	mov	r8, r2
 80096b0:	9301      	str	r3, [sp, #4]
 80096b2:	f846 5c04 	str.w	r5, [r6, #-4]
 80096b6:	46b9      	mov	r9, r7
 80096b8:	463c      	mov	r4, r7
 80096ba:	9502      	str	r5, [sp, #8]
 80096bc:	46ab      	mov	fp, r5
 80096be:	784a      	ldrb	r2, [r1, #1]
 80096c0:	1c4b      	adds	r3, r1, #1
 80096c2:	9303      	str	r3, [sp, #12]
 80096c4:	b342      	cbz	r2, 8009718 <__hexnan+0x88>
 80096c6:	4610      	mov	r0, r2
 80096c8:	9105      	str	r1, [sp, #20]
 80096ca:	9204      	str	r2, [sp, #16]
 80096cc:	f7ff fd94 	bl	80091f8 <__hexdig_fun>
 80096d0:	2800      	cmp	r0, #0
 80096d2:	d151      	bne.n	8009778 <__hexnan+0xe8>
 80096d4:	9a04      	ldr	r2, [sp, #16]
 80096d6:	9905      	ldr	r1, [sp, #20]
 80096d8:	2a20      	cmp	r2, #32
 80096da:	d818      	bhi.n	800970e <__hexnan+0x7e>
 80096dc:	9b02      	ldr	r3, [sp, #8]
 80096de:	459b      	cmp	fp, r3
 80096e0:	dd13      	ble.n	800970a <__hexnan+0x7a>
 80096e2:	454c      	cmp	r4, r9
 80096e4:	d206      	bcs.n	80096f4 <__hexnan+0x64>
 80096e6:	2d07      	cmp	r5, #7
 80096e8:	dc04      	bgt.n	80096f4 <__hexnan+0x64>
 80096ea:	462a      	mov	r2, r5
 80096ec:	4649      	mov	r1, r9
 80096ee:	4620      	mov	r0, r4
 80096f0:	f7ff ffa8 	bl	8009644 <L_shift>
 80096f4:	4544      	cmp	r4, r8
 80096f6:	d952      	bls.n	800979e <__hexnan+0x10e>
 80096f8:	2300      	movs	r3, #0
 80096fa:	f1a4 0904 	sub.w	r9, r4, #4
 80096fe:	f844 3c04 	str.w	r3, [r4, #-4]
 8009702:	f8cd b008 	str.w	fp, [sp, #8]
 8009706:	464c      	mov	r4, r9
 8009708:	461d      	mov	r5, r3
 800970a:	9903      	ldr	r1, [sp, #12]
 800970c:	e7d7      	b.n	80096be <__hexnan+0x2e>
 800970e:	2a29      	cmp	r2, #41	@ 0x29
 8009710:	d157      	bne.n	80097c2 <__hexnan+0x132>
 8009712:	3102      	adds	r1, #2
 8009714:	f8ca 1000 	str.w	r1, [sl]
 8009718:	f1bb 0f00 	cmp.w	fp, #0
 800971c:	d051      	beq.n	80097c2 <__hexnan+0x132>
 800971e:	454c      	cmp	r4, r9
 8009720:	d206      	bcs.n	8009730 <__hexnan+0xa0>
 8009722:	2d07      	cmp	r5, #7
 8009724:	dc04      	bgt.n	8009730 <__hexnan+0xa0>
 8009726:	462a      	mov	r2, r5
 8009728:	4649      	mov	r1, r9
 800972a:	4620      	mov	r0, r4
 800972c:	f7ff ff8a 	bl	8009644 <L_shift>
 8009730:	4544      	cmp	r4, r8
 8009732:	d936      	bls.n	80097a2 <__hexnan+0x112>
 8009734:	f1a8 0204 	sub.w	r2, r8, #4
 8009738:	4623      	mov	r3, r4
 800973a:	f853 1b04 	ldr.w	r1, [r3], #4
 800973e:	f842 1f04 	str.w	r1, [r2, #4]!
 8009742:	429f      	cmp	r7, r3
 8009744:	d2f9      	bcs.n	800973a <__hexnan+0xaa>
 8009746:	1b3b      	subs	r3, r7, r4
 8009748:	f023 0303 	bic.w	r3, r3, #3
 800974c:	3304      	adds	r3, #4
 800974e:	3401      	adds	r4, #1
 8009750:	3e03      	subs	r6, #3
 8009752:	42b4      	cmp	r4, r6
 8009754:	bf88      	it	hi
 8009756:	2304      	movhi	r3, #4
 8009758:	4443      	add	r3, r8
 800975a:	2200      	movs	r2, #0
 800975c:	f843 2b04 	str.w	r2, [r3], #4
 8009760:	429f      	cmp	r7, r3
 8009762:	d2fb      	bcs.n	800975c <__hexnan+0xcc>
 8009764:	683b      	ldr	r3, [r7, #0]
 8009766:	b91b      	cbnz	r3, 8009770 <__hexnan+0xe0>
 8009768:	4547      	cmp	r7, r8
 800976a:	d128      	bne.n	80097be <__hexnan+0x12e>
 800976c:	2301      	movs	r3, #1
 800976e:	603b      	str	r3, [r7, #0]
 8009770:	2005      	movs	r0, #5
 8009772:	b007      	add	sp, #28
 8009774:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009778:	3501      	adds	r5, #1
 800977a:	2d08      	cmp	r5, #8
 800977c:	f10b 0b01 	add.w	fp, fp, #1
 8009780:	dd06      	ble.n	8009790 <__hexnan+0x100>
 8009782:	4544      	cmp	r4, r8
 8009784:	d9c1      	bls.n	800970a <__hexnan+0x7a>
 8009786:	2300      	movs	r3, #0
 8009788:	f844 3c04 	str.w	r3, [r4, #-4]
 800978c:	2501      	movs	r5, #1
 800978e:	3c04      	subs	r4, #4
 8009790:	6822      	ldr	r2, [r4, #0]
 8009792:	f000 000f 	and.w	r0, r0, #15
 8009796:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800979a:	6020      	str	r0, [r4, #0]
 800979c:	e7b5      	b.n	800970a <__hexnan+0x7a>
 800979e:	2508      	movs	r5, #8
 80097a0:	e7b3      	b.n	800970a <__hexnan+0x7a>
 80097a2:	9b01      	ldr	r3, [sp, #4]
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d0dd      	beq.n	8009764 <__hexnan+0xd4>
 80097a8:	f1c3 0320 	rsb	r3, r3, #32
 80097ac:	f04f 32ff 	mov.w	r2, #4294967295
 80097b0:	40da      	lsrs	r2, r3
 80097b2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80097b6:	4013      	ands	r3, r2
 80097b8:	f846 3c04 	str.w	r3, [r6, #-4]
 80097bc:	e7d2      	b.n	8009764 <__hexnan+0xd4>
 80097be:	3f04      	subs	r7, #4
 80097c0:	e7d0      	b.n	8009764 <__hexnan+0xd4>
 80097c2:	2004      	movs	r0, #4
 80097c4:	e7d5      	b.n	8009772 <__hexnan+0xe2>

080097c6 <__ascii_mbtowc>:
 80097c6:	b082      	sub	sp, #8
 80097c8:	b901      	cbnz	r1, 80097cc <__ascii_mbtowc+0x6>
 80097ca:	a901      	add	r1, sp, #4
 80097cc:	b142      	cbz	r2, 80097e0 <__ascii_mbtowc+0x1a>
 80097ce:	b14b      	cbz	r3, 80097e4 <__ascii_mbtowc+0x1e>
 80097d0:	7813      	ldrb	r3, [r2, #0]
 80097d2:	600b      	str	r3, [r1, #0]
 80097d4:	7812      	ldrb	r2, [r2, #0]
 80097d6:	1e10      	subs	r0, r2, #0
 80097d8:	bf18      	it	ne
 80097da:	2001      	movne	r0, #1
 80097dc:	b002      	add	sp, #8
 80097de:	4770      	bx	lr
 80097e0:	4610      	mov	r0, r2
 80097e2:	e7fb      	b.n	80097dc <__ascii_mbtowc+0x16>
 80097e4:	f06f 0001 	mvn.w	r0, #1
 80097e8:	e7f8      	b.n	80097dc <__ascii_mbtowc+0x16>

080097ea <_realloc_r>:
 80097ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097ee:	4607      	mov	r7, r0
 80097f0:	4614      	mov	r4, r2
 80097f2:	460d      	mov	r5, r1
 80097f4:	b921      	cbnz	r1, 8009800 <_realloc_r+0x16>
 80097f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80097fa:	4611      	mov	r1, r2
 80097fc:	f7fd be68 	b.w	80074d0 <_malloc_r>
 8009800:	b92a      	cbnz	r2, 800980e <_realloc_r+0x24>
 8009802:	f7fd fdf1 	bl	80073e8 <_free_r>
 8009806:	4625      	mov	r5, r4
 8009808:	4628      	mov	r0, r5
 800980a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800980e:	f000 f840 	bl	8009892 <_malloc_usable_size_r>
 8009812:	4284      	cmp	r4, r0
 8009814:	4606      	mov	r6, r0
 8009816:	d802      	bhi.n	800981e <_realloc_r+0x34>
 8009818:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800981c:	d8f4      	bhi.n	8009808 <_realloc_r+0x1e>
 800981e:	4621      	mov	r1, r4
 8009820:	4638      	mov	r0, r7
 8009822:	f7fd fe55 	bl	80074d0 <_malloc_r>
 8009826:	4680      	mov	r8, r0
 8009828:	b908      	cbnz	r0, 800982e <_realloc_r+0x44>
 800982a:	4645      	mov	r5, r8
 800982c:	e7ec      	b.n	8009808 <_realloc_r+0x1e>
 800982e:	42b4      	cmp	r4, r6
 8009830:	4622      	mov	r2, r4
 8009832:	4629      	mov	r1, r5
 8009834:	bf28      	it	cs
 8009836:	4632      	movcs	r2, r6
 8009838:	f7ff fc44 	bl	80090c4 <memcpy>
 800983c:	4629      	mov	r1, r5
 800983e:	4638      	mov	r0, r7
 8009840:	f7fd fdd2 	bl	80073e8 <_free_r>
 8009844:	e7f1      	b.n	800982a <_realloc_r+0x40>

08009846 <__ascii_wctomb>:
 8009846:	4603      	mov	r3, r0
 8009848:	4608      	mov	r0, r1
 800984a:	b141      	cbz	r1, 800985e <__ascii_wctomb+0x18>
 800984c:	2aff      	cmp	r2, #255	@ 0xff
 800984e:	d904      	bls.n	800985a <__ascii_wctomb+0x14>
 8009850:	228a      	movs	r2, #138	@ 0x8a
 8009852:	601a      	str	r2, [r3, #0]
 8009854:	f04f 30ff 	mov.w	r0, #4294967295
 8009858:	4770      	bx	lr
 800985a:	700a      	strb	r2, [r1, #0]
 800985c:	2001      	movs	r0, #1
 800985e:	4770      	bx	lr

08009860 <fiprintf>:
 8009860:	b40e      	push	{r1, r2, r3}
 8009862:	b503      	push	{r0, r1, lr}
 8009864:	4601      	mov	r1, r0
 8009866:	ab03      	add	r3, sp, #12
 8009868:	4805      	ldr	r0, [pc, #20]	@ (8009880 <fiprintf+0x20>)
 800986a:	f853 2b04 	ldr.w	r2, [r3], #4
 800986e:	6800      	ldr	r0, [r0, #0]
 8009870:	9301      	str	r3, [sp, #4]
 8009872:	f000 f83f 	bl	80098f4 <_vfiprintf_r>
 8009876:	b002      	add	sp, #8
 8009878:	f85d eb04 	ldr.w	lr, [sp], #4
 800987c:	b003      	add	sp, #12
 800987e:	4770      	bx	lr
 8009880:	20000018 	.word	0x20000018

08009884 <abort>:
 8009884:	b508      	push	{r3, lr}
 8009886:	2006      	movs	r0, #6
 8009888:	f000 fa08 	bl	8009c9c <raise>
 800988c:	2001      	movs	r0, #1
 800988e:	f7f7 fd7f 	bl	8001390 <_exit>

08009892 <_malloc_usable_size_r>:
 8009892:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009896:	1f18      	subs	r0, r3, #4
 8009898:	2b00      	cmp	r3, #0
 800989a:	bfbc      	itt	lt
 800989c:	580b      	ldrlt	r3, [r1, r0]
 800989e:	18c0      	addlt	r0, r0, r3
 80098a0:	4770      	bx	lr

080098a2 <__sfputc_r>:
 80098a2:	6893      	ldr	r3, [r2, #8]
 80098a4:	3b01      	subs	r3, #1
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	b410      	push	{r4}
 80098aa:	6093      	str	r3, [r2, #8]
 80098ac:	da08      	bge.n	80098c0 <__sfputc_r+0x1e>
 80098ae:	6994      	ldr	r4, [r2, #24]
 80098b0:	42a3      	cmp	r3, r4
 80098b2:	db01      	blt.n	80098b8 <__sfputc_r+0x16>
 80098b4:	290a      	cmp	r1, #10
 80098b6:	d103      	bne.n	80098c0 <__sfputc_r+0x1e>
 80098b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80098bc:	f000 b932 	b.w	8009b24 <__swbuf_r>
 80098c0:	6813      	ldr	r3, [r2, #0]
 80098c2:	1c58      	adds	r0, r3, #1
 80098c4:	6010      	str	r0, [r2, #0]
 80098c6:	7019      	strb	r1, [r3, #0]
 80098c8:	4608      	mov	r0, r1
 80098ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 80098ce:	4770      	bx	lr

080098d0 <__sfputs_r>:
 80098d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098d2:	4606      	mov	r6, r0
 80098d4:	460f      	mov	r7, r1
 80098d6:	4614      	mov	r4, r2
 80098d8:	18d5      	adds	r5, r2, r3
 80098da:	42ac      	cmp	r4, r5
 80098dc:	d101      	bne.n	80098e2 <__sfputs_r+0x12>
 80098de:	2000      	movs	r0, #0
 80098e0:	e007      	b.n	80098f2 <__sfputs_r+0x22>
 80098e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098e6:	463a      	mov	r2, r7
 80098e8:	4630      	mov	r0, r6
 80098ea:	f7ff ffda 	bl	80098a2 <__sfputc_r>
 80098ee:	1c43      	adds	r3, r0, #1
 80098f0:	d1f3      	bne.n	80098da <__sfputs_r+0xa>
 80098f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080098f4 <_vfiprintf_r>:
 80098f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098f8:	460d      	mov	r5, r1
 80098fa:	b09d      	sub	sp, #116	@ 0x74
 80098fc:	4614      	mov	r4, r2
 80098fe:	4698      	mov	r8, r3
 8009900:	4606      	mov	r6, r0
 8009902:	b118      	cbz	r0, 800990c <_vfiprintf_r+0x18>
 8009904:	6a03      	ldr	r3, [r0, #32]
 8009906:	b90b      	cbnz	r3, 800990c <_vfiprintf_r+0x18>
 8009908:	f7fc fdf4 	bl	80064f4 <__sinit>
 800990c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800990e:	07d9      	lsls	r1, r3, #31
 8009910:	d405      	bmi.n	800991e <_vfiprintf_r+0x2a>
 8009912:	89ab      	ldrh	r3, [r5, #12]
 8009914:	059a      	lsls	r2, r3, #22
 8009916:	d402      	bmi.n	800991e <_vfiprintf_r+0x2a>
 8009918:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800991a:	f7fc ff04 	bl	8006726 <__retarget_lock_acquire_recursive>
 800991e:	89ab      	ldrh	r3, [r5, #12]
 8009920:	071b      	lsls	r3, r3, #28
 8009922:	d501      	bpl.n	8009928 <_vfiprintf_r+0x34>
 8009924:	692b      	ldr	r3, [r5, #16]
 8009926:	b99b      	cbnz	r3, 8009950 <_vfiprintf_r+0x5c>
 8009928:	4629      	mov	r1, r5
 800992a:	4630      	mov	r0, r6
 800992c:	f000 f938 	bl	8009ba0 <__swsetup_r>
 8009930:	b170      	cbz	r0, 8009950 <_vfiprintf_r+0x5c>
 8009932:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009934:	07dc      	lsls	r4, r3, #31
 8009936:	d504      	bpl.n	8009942 <_vfiprintf_r+0x4e>
 8009938:	f04f 30ff 	mov.w	r0, #4294967295
 800993c:	b01d      	add	sp, #116	@ 0x74
 800993e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009942:	89ab      	ldrh	r3, [r5, #12]
 8009944:	0598      	lsls	r0, r3, #22
 8009946:	d4f7      	bmi.n	8009938 <_vfiprintf_r+0x44>
 8009948:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800994a:	f7fc feed 	bl	8006728 <__retarget_lock_release_recursive>
 800994e:	e7f3      	b.n	8009938 <_vfiprintf_r+0x44>
 8009950:	2300      	movs	r3, #0
 8009952:	9309      	str	r3, [sp, #36]	@ 0x24
 8009954:	2320      	movs	r3, #32
 8009956:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800995a:	f8cd 800c 	str.w	r8, [sp, #12]
 800995e:	2330      	movs	r3, #48	@ 0x30
 8009960:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009b10 <_vfiprintf_r+0x21c>
 8009964:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009968:	f04f 0901 	mov.w	r9, #1
 800996c:	4623      	mov	r3, r4
 800996e:	469a      	mov	sl, r3
 8009970:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009974:	b10a      	cbz	r2, 800997a <_vfiprintf_r+0x86>
 8009976:	2a25      	cmp	r2, #37	@ 0x25
 8009978:	d1f9      	bne.n	800996e <_vfiprintf_r+0x7a>
 800997a:	ebba 0b04 	subs.w	fp, sl, r4
 800997e:	d00b      	beq.n	8009998 <_vfiprintf_r+0xa4>
 8009980:	465b      	mov	r3, fp
 8009982:	4622      	mov	r2, r4
 8009984:	4629      	mov	r1, r5
 8009986:	4630      	mov	r0, r6
 8009988:	f7ff ffa2 	bl	80098d0 <__sfputs_r>
 800998c:	3001      	adds	r0, #1
 800998e:	f000 80a7 	beq.w	8009ae0 <_vfiprintf_r+0x1ec>
 8009992:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009994:	445a      	add	r2, fp
 8009996:	9209      	str	r2, [sp, #36]	@ 0x24
 8009998:	f89a 3000 	ldrb.w	r3, [sl]
 800999c:	2b00      	cmp	r3, #0
 800999e:	f000 809f 	beq.w	8009ae0 <_vfiprintf_r+0x1ec>
 80099a2:	2300      	movs	r3, #0
 80099a4:	f04f 32ff 	mov.w	r2, #4294967295
 80099a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80099ac:	f10a 0a01 	add.w	sl, sl, #1
 80099b0:	9304      	str	r3, [sp, #16]
 80099b2:	9307      	str	r3, [sp, #28]
 80099b4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80099b8:	931a      	str	r3, [sp, #104]	@ 0x68
 80099ba:	4654      	mov	r4, sl
 80099bc:	2205      	movs	r2, #5
 80099be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80099c2:	4853      	ldr	r0, [pc, #332]	@ (8009b10 <_vfiprintf_r+0x21c>)
 80099c4:	f7f6 fc2c 	bl	8000220 <memchr>
 80099c8:	9a04      	ldr	r2, [sp, #16]
 80099ca:	b9d8      	cbnz	r0, 8009a04 <_vfiprintf_r+0x110>
 80099cc:	06d1      	lsls	r1, r2, #27
 80099ce:	bf44      	itt	mi
 80099d0:	2320      	movmi	r3, #32
 80099d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80099d6:	0713      	lsls	r3, r2, #28
 80099d8:	bf44      	itt	mi
 80099da:	232b      	movmi	r3, #43	@ 0x2b
 80099dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80099e0:	f89a 3000 	ldrb.w	r3, [sl]
 80099e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80099e6:	d015      	beq.n	8009a14 <_vfiprintf_r+0x120>
 80099e8:	9a07      	ldr	r2, [sp, #28]
 80099ea:	4654      	mov	r4, sl
 80099ec:	2000      	movs	r0, #0
 80099ee:	f04f 0c0a 	mov.w	ip, #10
 80099f2:	4621      	mov	r1, r4
 80099f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80099f8:	3b30      	subs	r3, #48	@ 0x30
 80099fa:	2b09      	cmp	r3, #9
 80099fc:	d94b      	bls.n	8009a96 <_vfiprintf_r+0x1a2>
 80099fe:	b1b0      	cbz	r0, 8009a2e <_vfiprintf_r+0x13a>
 8009a00:	9207      	str	r2, [sp, #28]
 8009a02:	e014      	b.n	8009a2e <_vfiprintf_r+0x13a>
 8009a04:	eba0 0308 	sub.w	r3, r0, r8
 8009a08:	fa09 f303 	lsl.w	r3, r9, r3
 8009a0c:	4313      	orrs	r3, r2
 8009a0e:	9304      	str	r3, [sp, #16]
 8009a10:	46a2      	mov	sl, r4
 8009a12:	e7d2      	b.n	80099ba <_vfiprintf_r+0xc6>
 8009a14:	9b03      	ldr	r3, [sp, #12]
 8009a16:	1d19      	adds	r1, r3, #4
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	9103      	str	r1, [sp, #12]
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	bfbb      	ittet	lt
 8009a20:	425b      	neglt	r3, r3
 8009a22:	f042 0202 	orrlt.w	r2, r2, #2
 8009a26:	9307      	strge	r3, [sp, #28]
 8009a28:	9307      	strlt	r3, [sp, #28]
 8009a2a:	bfb8      	it	lt
 8009a2c:	9204      	strlt	r2, [sp, #16]
 8009a2e:	7823      	ldrb	r3, [r4, #0]
 8009a30:	2b2e      	cmp	r3, #46	@ 0x2e
 8009a32:	d10a      	bne.n	8009a4a <_vfiprintf_r+0x156>
 8009a34:	7863      	ldrb	r3, [r4, #1]
 8009a36:	2b2a      	cmp	r3, #42	@ 0x2a
 8009a38:	d132      	bne.n	8009aa0 <_vfiprintf_r+0x1ac>
 8009a3a:	9b03      	ldr	r3, [sp, #12]
 8009a3c:	1d1a      	adds	r2, r3, #4
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	9203      	str	r2, [sp, #12]
 8009a42:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009a46:	3402      	adds	r4, #2
 8009a48:	9305      	str	r3, [sp, #20]
 8009a4a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009b20 <_vfiprintf_r+0x22c>
 8009a4e:	7821      	ldrb	r1, [r4, #0]
 8009a50:	2203      	movs	r2, #3
 8009a52:	4650      	mov	r0, sl
 8009a54:	f7f6 fbe4 	bl	8000220 <memchr>
 8009a58:	b138      	cbz	r0, 8009a6a <_vfiprintf_r+0x176>
 8009a5a:	9b04      	ldr	r3, [sp, #16]
 8009a5c:	eba0 000a 	sub.w	r0, r0, sl
 8009a60:	2240      	movs	r2, #64	@ 0x40
 8009a62:	4082      	lsls	r2, r0
 8009a64:	4313      	orrs	r3, r2
 8009a66:	3401      	adds	r4, #1
 8009a68:	9304      	str	r3, [sp, #16]
 8009a6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a6e:	4829      	ldr	r0, [pc, #164]	@ (8009b14 <_vfiprintf_r+0x220>)
 8009a70:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009a74:	2206      	movs	r2, #6
 8009a76:	f7f6 fbd3 	bl	8000220 <memchr>
 8009a7a:	2800      	cmp	r0, #0
 8009a7c:	d03f      	beq.n	8009afe <_vfiprintf_r+0x20a>
 8009a7e:	4b26      	ldr	r3, [pc, #152]	@ (8009b18 <_vfiprintf_r+0x224>)
 8009a80:	bb1b      	cbnz	r3, 8009aca <_vfiprintf_r+0x1d6>
 8009a82:	9b03      	ldr	r3, [sp, #12]
 8009a84:	3307      	adds	r3, #7
 8009a86:	f023 0307 	bic.w	r3, r3, #7
 8009a8a:	3308      	adds	r3, #8
 8009a8c:	9303      	str	r3, [sp, #12]
 8009a8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a90:	443b      	add	r3, r7
 8009a92:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a94:	e76a      	b.n	800996c <_vfiprintf_r+0x78>
 8009a96:	fb0c 3202 	mla	r2, ip, r2, r3
 8009a9a:	460c      	mov	r4, r1
 8009a9c:	2001      	movs	r0, #1
 8009a9e:	e7a8      	b.n	80099f2 <_vfiprintf_r+0xfe>
 8009aa0:	2300      	movs	r3, #0
 8009aa2:	3401      	adds	r4, #1
 8009aa4:	9305      	str	r3, [sp, #20]
 8009aa6:	4619      	mov	r1, r3
 8009aa8:	f04f 0c0a 	mov.w	ip, #10
 8009aac:	4620      	mov	r0, r4
 8009aae:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009ab2:	3a30      	subs	r2, #48	@ 0x30
 8009ab4:	2a09      	cmp	r2, #9
 8009ab6:	d903      	bls.n	8009ac0 <_vfiprintf_r+0x1cc>
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d0c6      	beq.n	8009a4a <_vfiprintf_r+0x156>
 8009abc:	9105      	str	r1, [sp, #20]
 8009abe:	e7c4      	b.n	8009a4a <_vfiprintf_r+0x156>
 8009ac0:	fb0c 2101 	mla	r1, ip, r1, r2
 8009ac4:	4604      	mov	r4, r0
 8009ac6:	2301      	movs	r3, #1
 8009ac8:	e7f0      	b.n	8009aac <_vfiprintf_r+0x1b8>
 8009aca:	ab03      	add	r3, sp, #12
 8009acc:	9300      	str	r3, [sp, #0]
 8009ace:	462a      	mov	r2, r5
 8009ad0:	4b12      	ldr	r3, [pc, #72]	@ (8009b1c <_vfiprintf_r+0x228>)
 8009ad2:	a904      	add	r1, sp, #16
 8009ad4:	4630      	mov	r0, r6
 8009ad6:	f7fb febd 	bl	8005854 <_printf_float>
 8009ada:	4607      	mov	r7, r0
 8009adc:	1c78      	adds	r0, r7, #1
 8009ade:	d1d6      	bne.n	8009a8e <_vfiprintf_r+0x19a>
 8009ae0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009ae2:	07d9      	lsls	r1, r3, #31
 8009ae4:	d405      	bmi.n	8009af2 <_vfiprintf_r+0x1fe>
 8009ae6:	89ab      	ldrh	r3, [r5, #12]
 8009ae8:	059a      	lsls	r2, r3, #22
 8009aea:	d402      	bmi.n	8009af2 <_vfiprintf_r+0x1fe>
 8009aec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009aee:	f7fc fe1b 	bl	8006728 <__retarget_lock_release_recursive>
 8009af2:	89ab      	ldrh	r3, [r5, #12]
 8009af4:	065b      	lsls	r3, r3, #25
 8009af6:	f53f af1f 	bmi.w	8009938 <_vfiprintf_r+0x44>
 8009afa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009afc:	e71e      	b.n	800993c <_vfiprintf_r+0x48>
 8009afe:	ab03      	add	r3, sp, #12
 8009b00:	9300      	str	r3, [sp, #0]
 8009b02:	462a      	mov	r2, r5
 8009b04:	4b05      	ldr	r3, [pc, #20]	@ (8009b1c <_vfiprintf_r+0x228>)
 8009b06:	a904      	add	r1, sp, #16
 8009b08:	4630      	mov	r0, r6
 8009b0a:	f7fc f93b 	bl	8005d84 <_printf_i>
 8009b0e:	e7e4      	b.n	8009ada <_vfiprintf_r+0x1e6>
 8009b10:	08009f59 	.word	0x08009f59
 8009b14:	08009f63 	.word	0x08009f63
 8009b18:	08005855 	.word	0x08005855
 8009b1c:	080098d1 	.word	0x080098d1
 8009b20:	08009f5f 	.word	0x08009f5f

08009b24 <__swbuf_r>:
 8009b24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b26:	460e      	mov	r6, r1
 8009b28:	4614      	mov	r4, r2
 8009b2a:	4605      	mov	r5, r0
 8009b2c:	b118      	cbz	r0, 8009b36 <__swbuf_r+0x12>
 8009b2e:	6a03      	ldr	r3, [r0, #32]
 8009b30:	b90b      	cbnz	r3, 8009b36 <__swbuf_r+0x12>
 8009b32:	f7fc fcdf 	bl	80064f4 <__sinit>
 8009b36:	69a3      	ldr	r3, [r4, #24]
 8009b38:	60a3      	str	r3, [r4, #8]
 8009b3a:	89a3      	ldrh	r3, [r4, #12]
 8009b3c:	071a      	lsls	r2, r3, #28
 8009b3e:	d501      	bpl.n	8009b44 <__swbuf_r+0x20>
 8009b40:	6923      	ldr	r3, [r4, #16]
 8009b42:	b943      	cbnz	r3, 8009b56 <__swbuf_r+0x32>
 8009b44:	4621      	mov	r1, r4
 8009b46:	4628      	mov	r0, r5
 8009b48:	f000 f82a 	bl	8009ba0 <__swsetup_r>
 8009b4c:	b118      	cbz	r0, 8009b56 <__swbuf_r+0x32>
 8009b4e:	f04f 37ff 	mov.w	r7, #4294967295
 8009b52:	4638      	mov	r0, r7
 8009b54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b56:	6823      	ldr	r3, [r4, #0]
 8009b58:	6922      	ldr	r2, [r4, #16]
 8009b5a:	1a98      	subs	r0, r3, r2
 8009b5c:	6963      	ldr	r3, [r4, #20]
 8009b5e:	b2f6      	uxtb	r6, r6
 8009b60:	4283      	cmp	r3, r0
 8009b62:	4637      	mov	r7, r6
 8009b64:	dc05      	bgt.n	8009b72 <__swbuf_r+0x4e>
 8009b66:	4621      	mov	r1, r4
 8009b68:	4628      	mov	r0, r5
 8009b6a:	f7ff fa47 	bl	8008ffc <_fflush_r>
 8009b6e:	2800      	cmp	r0, #0
 8009b70:	d1ed      	bne.n	8009b4e <__swbuf_r+0x2a>
 8009b72:	68a3      	ldr	r3, [r4, #8]
 8009b74:	3b01      	subs	r3, #1
 8009b76:	60a3      	str	r3, [r4, #8]
 8009b78:	6823      	ldr	r3, [r4, #0]
 8009b7a:	1c5a      	adds	r2, r3, #1
 8009b7c:	6022      	str	r2, [r4, #0]
 8009b7e:	701e      	strb	r6, [r3, #0]
 8009b80:	6962      	ldr	r2, [r4, #20]
 8009b82:	1c43      	adds	r3, r0, #1
 8009b84:	429a      	cmp	r2, r3
 8009b86:	d004      	beq.n	8009b92 <__swbuf_r+0x6e>
 8009b88:	89a3      	ldrh	r3, [r4, #12]
 8009b8a:	07db      	lsls	r3, r3, #31
 8009b8c:	d5e1      	bpl.n	8009b52 <__swbuf_r+0x2e>
 8009b8e:	2e0a      	cmp	r6, #10
 8009b90:	d1df      	bne.n	8009b52 <__swbuf_r+0x2e>
 8009b92:	4621      	mov	r1, r4
 8009b94:	4628      	mov	r0, r5
 8009b96:	f7ff fa31 	bl	8008ffc <_fflush_r>
 8009b9a:	2800      	cmp	r0, #0
 8009b9c:	d0d9      	beq.n	8009b52 <__swbuf_r+0x2e>
 8009b9e:	e7d6      	b.n	8009b4e <__swbuf_r+0x2a>

08009ba0 <__swsetup_r>:
 8009ba0:	b538      	push	{r3, r4, r5, lr}
 8009ba2:	4b29      	ldr	r3, [pc, #164]	@ (8009c48 <__swsetup_r+0xa8>)
 8009ba4:	4605      	mov	r5, r0
 8009ba6:	6818      	ldr	r0, [r3, #0]
 8009ba8:	460c      	mov	r4, r1
 8009baa:	b118      	cbz	r0, 8009bb4 <__swsetup_r+0x14>
 8009bac:	6a03      	ldr	r3, [r0, #32]
 8009bae:	b90b      	cbnz	r3, 8009bb4 <__swsetup_r+0x14>
 8009bb0:	f7fc fca0 	bl	80064f4 <__sinit>
 8009bb4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009bb8:	0719      	lsls	r1, r3, #28
 8009bba:	d422      	bmi.n	8009c02 <__swsetup_r+0x62>
 8009bbc:	06da      	lsls	r2, r3, #27
 8009bbe:	d407      	bmi.n	8009bd0 <__swsetup_r+0x30>
 8009bc0:	2209      	movs	r2, #9
 8009bc2:	602a      	str	r2, [r5, #0]
 8009bc4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009bc8:	81a3      	strh	r3, [r4, #12]
 8009bca:	f04f 30ff 	mov.w	r0, #4294967295
 8009bce:	e033      	b.n	8009c38 <__swsetup_r+0x98>
 8009bd0:	0758      	lsls	r0, r3, #29
 8009bd2:	d512      	bpl.n	8009bfa <__swsetup_r+0x5a>
 8009bd4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009bd6:	b141      	cbz	r1, 8009bea <__swsetup_r+0x4a>
 8009bd8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009bdc:	4299      	cmp	r1, r3
 8009bde:	d002      	beq.n	8009be6 <__swsetup_r+0x46>
 8009be0:	4628      	mov	r0, r5
 8009be2:	f7fd fc01 	bl	80073e8 <_free_r>
 8009be6:	2300      	movs	r3, #0
 8009be8:	6363      	str	r3, [r4, #52]	@ 0x34
 8009bea:	89a3      	ldrh	r3, [r4, #12]
 8009bec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009bf0:	81a3      	strh	r3, [r4, #12]
 8009bf2:	2300      	movs	r3, #0
 8009bf4:	6063      	str	r3, [r4, #4]
 8009bf6:	6923      	ldr	r3, [r4, #16]
 8009bf8:	6023      	str	r3, [r4, #0]
 8009bfa:	89a3      	ldrh	r3, [r4, #12]
 8009bfc:	f043 0308 	orr.w	r3, r3, #8
 8009c00:	81a3      	strh	r3, [r4, #12]
 8009c02:	6923      	ldr	r3, [r4, #16]
 8009c04:	b94b      	cbnz	r3, 8009c1a <__swsetup_r+0x7a>
 8009c06:	89a3      	ldrh	r3, [r4, #12]
 8009c08:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009c0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009c10:	d003      	beq.n	8009c1a <__swsetup_r+0x7a>
 8009c12:	4621      	mov	r1, r4
 8009c14:	4628      	mov	r0, r5
 8009c16:	f000 f883 	bl	8009d20 <__smakebuf_r>
 8009c1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c1e:	f013 0201 	ands.w	r2, r3, #1
 8009c22:	d00a      	beq.n	8009c3a <__swsetup_r+0x9a>
 8009c24:	2200      	movs	r2, #0
 8009c26:	60a2      	str	r2, [r4, #8]
 8009c28:	6962      	ldr	r2, [r4, #20]
 8009c2a:	4252      	negs	r2, r2
 8009c2c:	61a2      	str	r2, [r4, #24]
 8009c2e:	6922      	ldr	r2, [r4, #16]
 8009c30:	b942      	cbnz	r2, 8009c44 <__swsetup_r+0xa4>
 8009c32:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009c36:	d1c5      	bne.n	8009bc4 <__swsetup_r+0x24>
 8009c38:	bd38      	pop	{r3, r4, r5, pc}
 8009c3a:	0799      	lsls	r1, r3, #30
 8009c3c:	bf58      	it	pl
 8009c3e:	6962      	ldrpl	r2, [r4, #20]
 8009c40:	60a2      	str	r2, [r4, #8]
 8009c42:	e7f4      	b.n	8009c2e <__swsetup_r+0x8e>
 8009c44:	2000      	movs	r0, #0
 8009c46:	e7f7      	b.n	8009c38 <__swsetup_r+0x98>
 8009c48:	20000018 	.word	0x20000018

08009c4c <_raise_r>:
 8009c4c:	291f      	cmp	r1, #31
 8009c4e:	b538      	push	{r3, r4, r5, lr}
 8009c50:	4605      	mov	r5, r0
 8009c52:	460c      	mov	r4, r1
 8009c54:	d904      	bls.n	8009c60 <_raise_r+0x14>
 8009c56:	2316      	movs	r3, #22
 8009c58:	6003      	str	r3, [r0, #0]
 8009c5a:	f04f 30ff 	mov.w	r0, #4294967295
 8009c5e:	bd38      	pop	{r3, r4, r5, pc}
 8009c60:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009c62:	b112      	cbz	r2, 8009c6a <_raise_r+0x1e>
 8009c64:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009c68:	b94b      	cbnz	r3, 8009c7e <_raise_r+0x32>
 8009c6a:	4628      	mov	r0, r5
 8009c6c:	f000 f830 	bl	8009cd0 <_getpid_r>
 8009c70:	4622      	mov	r2, r4
 8009c72:	4601      	mov	r1, r0
 8009c74:	4628      	mov	r0, r5
 8009c76:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009c7a:	f000 b817 	b.w	8009cac <_kill_r>
 8009c7e:	2b01      	cmp	r3, #1
 8009c80:	d00a      	beq.n	8009c98 <_raise_r+0x4c>
 8009c82:	1c59      	adds	r1, r3, #1
 8009c84:	d103      	bne.n	8009c8e <_raise_r+0x42>
 8009c86:	2316      	movs	r3, #22
 8009c88:	6003      	str	r3, [r0, #0]
 8009c8a:	2001      	movs	r0, #1
 8009c8c:	e7e7      	b.n	8009c5e <_raise_r+0x12>
 8009c8e:	2100      	movs	r1, #0
 8009c90:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009c94:	4620      	mov	r0, r4
 8009c96:	4798      	blx	r3
 8009c98:	2000      	movs	r0, #0
 8009c9a:	e7e0      	b.n	8009c5e <_raise_r+0x12>

08009c9c <raise>:
 8009c9c:	4b02      	ldr	r3, [pc, #8]	@ (8009ca8 <raise+0xc>)
 8009c9e:	4601      	mov	r1, r0
 8009ca0:	6818      	ldr	r0, [r3, #0]
 8009ca2:	f7ff bfd3 	b.w	8009c4c <_raise_r>
 8009ca6:	bf00      	nop
 8009ca8:	20000018 	.word	0x20000018

08009cac <_kill_r>:
 8009cac:	b538      	push	{r3, r4, r5, lr}
 8009cae:	4d07      	ldr	r5, [pc, #28]	@ (8009ccc <_kill_r+0x20>)
 8009cb0:	2300      	movs	r3, #0
 8009cb2:	4604      	mov	r4, r0
 8009cb4:	4608      	mov	r0, r1
 8009cb6:	4611      	mov	r1, r2
 8009cb8:	602b      	str	r3, [r5, #0]
 8009cba:	f7f7 fb59 	bl	8001370 <_kill>
 8009cbe:	1c43      	adds	r3, r0, #1
 8009cc0:	d102      	bne.n	8009cc8 <_kill_r+0x1c>
 8009cc2:	682b      	ldr	r3, [r5, #0]
 8009cc4:	b103      	cbz	r3, 8009cc8 <_kill_r+0x1c>
 8009cc6:	6023      	str	r3, [r4, #0]
 8009cc8:	bd38      	pop	{r3, r4, r5, pc}
 8009cca:	bf00      	nop
 8009ccc:	20000464 	.word	0x20000464

08009cd0 <_getpid_r>:
 8009cd0:	f7f7 bb46 	b.w	8001360 <_getpid>

08009cd4 <__swhatbuf_r>:
 8009cd4:	b570      	push	{r4, r5, r6, lr}
 8009cd6:	460c      	mov	r4, r1
 8009cd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009cdc:	2900      	cmp	r1, #0
 8009cde:	b096      	sub	sp, #88	@ 0x58
 8009ce0:	4615      	mov	r5, r2
 8009ce2:	461e      	mov	r6, r3
 8009ce4:	da0d      	bge.n	8009d02 <__swhatbuf_r+0x2e>
 8009ce6:	89a3      	ldrh	r3, [r4, #12]
 8009ce8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009cec:	f04f 0100 	mov.w	r1, #0
 8009cf0:	bf14      	ite	ne
 8009cf2:	2340      	movne	r3, #64	@ 0x40
 8009cf4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009cf8:	2000      	movs	r0, #0
 8009cfa:	6031      	str	r1, [r6, #0]
 8009cfc:	602b      	str	r3, [r5, #0]
 8009cfe:	b016      	add	sp, #88	@ 0x58
 8009d00:	bd70      	pop	{r4, r5, r6, pc}
 8009d02:	466a      	mov	r2, sp
 8009d04:	f000 f848 	bl	8009d98 <_fstat_r>
 8009d08:	2800      	cmp	r0, #0
 8009d0a:	dbec      	blt.n	8009ce6 <__swhatbuf_r+0x12>
 8009d0c:	9901      	ldr	r1, [sp, #4]
 8009d0e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009d12:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009d16:	4259      	negs	r1, r3
 8009d18:	4159      	adcs	r1, r3
 8009d1a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009d1e:	e7eb      	b.n	8009cf8 <__swhatbuf_r+0x24>

08009d20 <__smakebuf_r>:
 8009d20:	898b      	ldrh	r3, [r1, #12]
 8009d22:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009d24:	079d      	lsls	r5, r3, #30
 8009d26:	4606      	mov	r6, r0
 8009d28:	460c      	mov	r4, r1
 8009d2a:	d507      	bpl.n	8009d3c <__smakebuf_r+0x1c>
 8009d2c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009d30:	6023      	str	r3, [r4, #0]
 8009d32:	6123      	str	r3, [r4, #16]
 8009d34:	2301      	movs	r3, #1
 8009d36:	6163      	str	r3, [r4, #20]
 8009d38:	b003      	add	sp, #12
 8009d3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d3c:	ab01      	add	r3, sp, #4
 8009d3e:	466a      	mov	r2, sp
 8009d40:	f7ff ffc8 	bl	8009cd4 <__swhatbuf_r>
 8009d44:	9f00      	ldr	r7, [sp, #0]
 8009d46:	4605      	mov	r5, r0
 8009d48:	4639      	mov	r1, r7
 8009d4a:	4630      	mov	r0, r6
 8009d4c:	f7fd fbc0 	bl	80074d0 <_malloc_r>
 8009d50:	b948      	cbnz	r0, 8009d66 <__smakebuf_r+0x46>
 8009d52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d56:	059a      	lsls	r2, r3, #22
 8009d58:	d4ee      	bmi.n	8009d38 <__smakebuf_r+0x18>
 8009d5a:	f023 0303 	bic.w	r3, r3, #3
 8009d5e:	f043 0302 	orr.w	r3, r3, #2
 8009d62:	81a3      	strh	r3, [r4, #12]
 8009d64:	e7e2      	b.n	8009d2c <__smakebuf_r+0xc>
 8009d66:	89a3      	ldrh	r3, [r4, #12]
 8009d68:	6020      	str	r0, [r4, #0]
 8009d6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009d6e:	81a3      	strh	r3, [r4, #12]
 8009d70:	9b01      	ldr	r3, [sp, #4]
 8009d72:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009d76:	b15b      	cbz	r3, 8009d90 <__smakebuf_r+0x70>
 8009d78:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009d7c:	4630      	mov	r0, r6
 8009d7e:	f000 f81d 	bl	8009dbc <_isatty_r>
 8009d82:	b128      	cbz	r0, 8009d90 <__smakebuf_r+0x70>
 8009d84:	89a3      	ldrh	r3, [r4, #12]
 8009d86:	f023 0303 	bic.w	r3, r3, #3
 8009d8a:	f043 0301 	orr.w	r3, r3, #1
 8009d8e:	81a3      	strh	r3, [r4, #12]
 8009d90:	89a3      	ldrh	r3, [r4, #12]
 8009d92:	431d      	orrs	r5, r3
 8009d94:	81a5      	strh	r5, [r4, #12]
 8009d96:	e7cf      	b.n	8009d38 <__smakebuf_r+0x18>

08009d98 <_fstat_r>:
 8009d98:	b538      	push	{r3, r4, r5, lr}
 8009d9a:	4d07      	ldr	r5, [pc, #28]	@ (8009db8 <_fstat_r+0x20>)
 8009d9c:	2300      	movs	r3, #0
 8009d9e:	4604      	mov	r4, r0
 8009da0:	4608      	mov	r0, r1
 8009da2:	4611      	mov	r1, r2
 8009da4:	602b      	str	r3, [r5, #0]
 8009da6:	f7f7 fb43 	bl	8001430 <_fstat>
 8009daa:	1c43      	adds	r3, r0, #1
 8009dac:	d102      	bne.n	8009db4 <_fstat_r+0x1c>
 8009dae:	682b      	ldr	r3, [r5, #0]
 8009db0:	b103      	cbz	r3, 8009db4 <_fstat_r+0x1c>
 8009db2:	6023      	str	r3, [r4, #0]
 8009db4:	bd38      	pop	{r3, r4, r5, pc}
 8009db6:	bf00      	nop
 8009db8:	20000464 	.word	0x20000464

08009dbc <_isatty_r>:
 8009dbc:	b538      	push	{r3, r4, r5, lr}
 8009dbe:	4d06      	ldr	r5, [pc, #24]	@ (8009dd8 <_isatty_r+0x1c>)
 8009dc0:	2300      	movs	r3, #0
 8009dc2:	4604      	mov	r4, r0
 8009dc4:	4608      	mov	r0, r1
 8009dc6:	602b      	str	r3, [r5, #0]
 8009dc8:	f7f7 fb42 	bl	8001450 <_isatty>
 8009dcc:	1c43      	adds	r3, r0, #1
 8009dce:	d102      	bne.n	8009dd6 <_isatty_r+0x1a>
 8009dd0:	682b      	ldr	r3, [r5, #0]
 8009dd2:	b103      	cbz	r3, 8009dd6 <_isatty_r+0x1a>
 8009dd4:	6023      	str	r3, [r4, #0]
 8009dd6:	bd38      	pop	{r3, r4, r5, pc}
 8009dd8:	20000464 	.word	0x20000464

08009ddc <_init>:
 8009ddc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009dde:	bf00      	nop
 8009de0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009de2:	bc08      	pop	{r3}
 8009de4:	469e      	mov	lr, r3
 8009de6:	4770      	bx	lr

08009de8 <_fini>:
 8009de8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009dea:	bf00      	nop
 8009dec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009dee:	bc08      	pop	{r3}
 8009df0:	469e      	mov	lr, r3
 8009df2:	4770      	bx	lr
