
BoomerLPT_v1.0 Configuration.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003f04  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08004010  08004010  00014010  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08004034  08004034  00014034  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08004038  08004038  00014038  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000008  20000000  0800403c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000a0  20000008  08004044  00020008  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  200000a8  08004044  000200a8  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020008  2**0
                  CONTENTS, READONLY
  9 .debug_info   00009b16  00000000  00000000  00020031  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000167e  00000000  00000000  00029b47  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000720  00000000  00000000  0002b1c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000658  00000000  00000000  0002b8e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000044f2  00000000  00000000  0002bf40  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00002194  00000000  00000000  00030432  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007e  00000000  00000000  000325c6  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00001b68  00000000  00000000  00032644  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000008 	.word	0x20000008
 8000128:	00000000 	.word	0x00000000
 800012c:	08003ff8 	.word	0x08003ff8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000000c 	.word	0x2000000c
 8000148:	08003ff8 	.word	0x08003ff8

0800014c <HAL_UART_Init>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	2b00      	cmp	r3, #0
 8000158:	d101      	bne.n	800015e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800015a:	2301      	movs	r3, #1
 800015c:	e03b      	b.n	80001d6 <HAL_UART_Init+0x8a>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->State == HAL_UART_STATE_RESET)
 800015e:	687b      	ldr	r3, [r7, #4]
 8000160:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8000164:	b2db      	uxtb	r3, r3
 8000166:	2b00      	cmp	r3, #0
 8000168:	d106      	bne.n	8000178 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart-> Lock = HAL_UNLOCKED;
 800016a:	687b      	ldr	r3, [r7, #4]
 800016c:	2200      	movs	r2, #0
 800016e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8000172:	6878      	ldr	r0, [r7, #4]
 8000174:	f003 fba8 	bl	80038c8 <HAL_UART_MspInit>
  }

  huart->State = HAL_UART_STATE_BUSY;
 8000178:	687b      	ldr	r3, [r7, #4]
 800017a:	2202      	movs	r2, #2
 800017c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8000180:	687b      	ldr	r3, [r7, #4]
 8000182:	681b      	ldr	r3, [r3, #0]
 8000184:	687a      	ldr	r2, [r7, #4]
 8000186:	6812      	ldr	r2, [r2, #0]
 8000188:	68d2      	ldr	r2, [r2, #12]
 800018a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800018e:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8000190:	6878      	ldr	r0, [r7, #4]
 8000192:	f000 fb01 	bl	8000798 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000196:	687b      	ldr	r3, [r7, #4]
 8000198:	681b      	ldr	r3, [r3, #0]
 800019a:	687a      	ldr	r2, [r7, #4]
 800019c:	6812      	ldr	r2, [r2, #0]
 800019e:	6912      	ldr	r2, [r2, #16]
 80001a0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80001a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	681b      	ldr	r3, [r3, #0]
 80001aa:	687a      	ldr	r2, [r7, #4]
 80001ac:	6812      	ldr	r2, [r2, #0]
 80001ae:	6952      	ldr	r2, [r2, #20]
 80001b0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80001b4:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80001b6:	687b      	ldr	r3, [r7, #4]
 80001b8:	681b      	ldr	r3, [r3, #0]
 80001ba:	687a      	ldr	r2, [r7, #4]
 80001bc:	6812      	ldr	r2, [r2, #0]
 80001be:	68d2      	ldr	r2, [r2, #12]
 80001c0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80001c4:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80001c6:	687b      	ldr	r3, [r7, #4]
 80001c8:	2200      	movs	r2, #0
 80001ca:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->State= HAL_UART_STATE_READY;
 80001cc:	687b      	ldr	r3, [r7, #4]
 80001ce:	2201      	movs	r2, #1
 80001d0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 80001d4:	2300      	movs	r3, #0
}
 80001d6:	4618      	mov	r0, r3
 80001d8:	3708      	adds	r7, #8
 80001da:	46bd      	mov	sp, r7
 80001dc:	bd80      	pop	{r7, pc}
 80001de:	bf00      	nop

080001e0 <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80001e0:	b480      	push	{r7}
 80001e2:	b087      	sub	sp, #28
 80001e4:	af00      	add	r7, sp, #0
 80001e6:	60f8      	str	r0, [r7, #12]
 80001e8:	60b9      	str	r1, [r7, #8]
 80001ea:	4613      	mov	r3, r2
 80001ec:	80fb      	strh	r3, [r7, #6]
  uint32_t tmp_state = 0;
 80001ee:	2300      	movs	r3, #0
 80001f0:	617b      	str	r3, [r7, #20]

  tmp_state = huart->State;
 80001f2:	68fb      	ldr	r3, [r7, #12]
 80001f4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80001f8:	b2db      	uxtb	r3, r3
 80001fa:	617b      	str	r3, [r7, #20]
  if((tmp_state == HAL_UART_STATE_READY) || (tmp_state == HAL_UART_STATE_BUSY_RX))
 80001fc:	697b      	ldr	r3, [r7, #20]
 80001fe:	2b01      	cmp	r3, #1
 8000200:	d002      	beq.n	8000208 <HAL_UART_Transmit_IT+0x28>
 8000202:	697b      	ldr	r3, [r7, #20]
 8000204:	2b22      	cmp	r3, #34	; 0x22
 8000206:	d143      	bne.n	8000290 <HAL_UART_Transmit_IT+0xb0>
  {
    if((pData == NULL ) || (Size == 0))
 8000208:	68bb      	ldr	r3, [r7, #8]
 800020a:	2b00      	cmp	r3, #0
 800020c:	d002      	beq.n	8000214 <HAL_UART_Transmit_IT+0x34>
 800020e:	88fb      	ldrh	r3, [r7, #6]
 8000210:	2b00      	cmp	r3, #0
 8000212:	d101      	bne.n	8000218 <HAL_UART_Transmit_IT+0x38>
    {
      return HAL_ERROR;
 8000214:	2301      	movs	r3, #1
 8000216:	e03c      	b.n	8000292 <HAL_UART_Transmit_IT+0xb2>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 8000218:	68fb      	ldr	r3, [r7, #12]
 800021a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800021e:	2b01      	cmp	r3, #1
 8000220:	d101      	bne.n	8000226 <HAL_UART_Transmit_IT+0x46>
 8000222:	2302      	movs	r3, #2
 8000224:	e035      	b.n	8000292 <HAL_UART_Transmit_IT+0xb2>
 8000226:	68fb      	ldr	r3, [r7, #12]
 8000228:	2201      	movs	r2, #1
 800022a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->pTxBuffPtr = pData;
 800022e:	68fb      	ldr	r3, [r7, #12]
 8000230:	68ba      	ldr	r2, [r7, #8]
 8000232:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8000234:	68fb      	ldr	r3, [r7, #12]
 8000236:	88fa      	ldrh	r2, [r7, #6]
 8000238:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800023a:	68fb      	ldr	r3, [r7, #12]
 800023c:	88fa      	ldrh	r2, [r7, #6]
 800023e:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000240:	68fb      	ldr	r3, [r7, #12]
 8000242:	2200      	movs	r2, #0
 8000244:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Check if a receive process is ongoing or not */
    if(huart->State == HAL_UART_STATE_BUSY_RX) 
 8000246:	68fb      	ldr	r3, [r7, #12]
 8000248:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800024c:	b2db      	uxtb	r3, r3
 800024e:	2b22      	cmp	r3, #34	; 0x22
 8000250:	d104      	bne.n	800025c <HAL_UART_Transmit_IT+0x7c>
    {
      huart->State = HAL_UART_STATE_BUSY_TX_RX;
 8000252:	68fb      	ldr	r3, [r7, #12]
 8000254:	2232      	movs	r2, #50	; 0x32
 8000256:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800025a:	e003      	b.n	8000264 <HAL_UART_Transmit_IT+0x84>
    }
    else
    {
      huart->State = HAL_UART_STATE_BUSY_TX;
 800025c:	68fb      	ldr	r3, [r7, #12]
 800025e:	2212      	movs	r2, #18
 8000260:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8000264:	68fb      	ldr	r3, [r7, #12]
 8000266:	2200      	movs	r2, #0
 8000268:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800026c:	68fb      	ldr	r3, [r7, #12]
 800026e:	681b      	ldr	r3, [r3, #0]
 8000270:	68fa      	ldr	r2, [r7, #12]
 8000272:	6812      	ldr	r2, [r2, #0]
 8000274:	6952      	ldr	r2, [r2, #20]
 8000276:	f042 0201 	orr.w	r2, r2, #1
 800027a:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800027c:	68fb      	ldr	r3, [r7, #12]
 800027e:	681b      	ldr	r3, [r3, #0]
 8000280:	68fa      	ldr	r2, [r7, #12]
 8000282:	6812      	ldr	r2, [r2, #0]
 8000284:	68d2      	ldr	r2, [r2, #12]
 8000286:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800028a:	60da      	str	r2, [r3, #12]
    
    return HAL_OK;
 800028c:	2300      	movs	r3, #0
 800028e:	e000      	b.n	8000292 <HAL_UART_Transmit_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8000290:	2302      	movs	r3, #2
  }
}
 8000292:	4618      	mov	r0, r3
 8000294:	371c      	adds	r7, #28
 8000296:	46bd      	mov	sp, r7
 8000298:	bc80      	pop	{r7}
 800029a:	4770      	bx	lr

0800029c <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800029c:	b480      	push	{r7}
 800029e:	b087      	sub	sp, #28
 80002a0:	af00      	add	r7, sp, #0
 80002a2:	60f8      	str	r0, [r7, #12]
 80002a4:	60b9      	str	r1, [r7, #8]
 80002a6:	4613      	mov	r3, r2
 80002a8:	80fb      	strh	r3, [r7, #6]
  uint32_t tmp_state = 0;
 80002aa:	2300      	movs	r3, #0
 80002ac:	617b      	str	r3, [r7, #20]
  
  tmp_state = huart->State;
 80002ae:	68fb      	ldr	r3, [r7, #12]
 80002b0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80002b4:	b2db      	uxtb	r3, r3
 80002b6:	617b      	str	r3, [r7, #20]
  if((tmp_state == HAL_UART_STATE_READY) || (tmp_state == HAL_UART_STATE_BUSY_TX))
 80002b8:	697b      	ldr	r3, [r7, #20]
 80002ba:	2b01      	cmp	r3, #1
 80002bc:	d002      	beq.n	80002c4 <HAL_UART_Receive_IT+0x28>
 80002be:	697b      	ldr	r3, [r7, #20]
 80002c0:	2b12      	cmp	r3, #18
 80002c2:	d14b      	bne.n	800035c <HAL_UART_Receive_IT+0xc0>
  {
    if((pData == NULL ) || (Size == 0))
 80002c4:	68bb      	ldr	r3, [r7, #8]
 80002c6:	2b00      	cmp	r3, #0
 80002c8:	d002      	beq.n	80002d0 <HAL_UART_Receive_IT+0x34>
 80002ca:	88fb      	ldrh	r3, [r7, #6]
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d101      	bne.n	80002d4 <HAL_UART_Receive_IT+0x38>
    {
      return HAL_ERROR;
 80002d0:	2301      	movs	r3, #1
 80002d2:	e044      	b.n	800035e <HAL_UART_Receive_IT+0xc2>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80002d4:	68fb      	ldr	r3, [r7, #12]
 80002d6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80002da:	2b01      	cmp	r3, #1
 80002dc:	d101      	bne.n	80002e2 <HAL_UART_Receive_IT+0x46>
 80002de:	2302      	movs	r3, #2
 80002e0:	e03d      	b.n	800035e <HAL_UART_Receive_IT+0xc2>
 80002e2:	68fb      	ldr	r3, [r7, #12]
 80002e4:	2201      	movs	r2, #1
 80002e6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80002ea:	68fb      	ldr	r3, [r7, #12]
 80002ec:	68ba      	ldr	r2, [r7, #8]
 80002ee:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80002f0:	68fb      	ldr	r3, [r7, #12]
 80002f2:	88fa      	ldrh	r2, [r7, #6]
 80002f4:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80002f6:	68fb      	ldr	r3, [r7, #12]
 80002f8:	88fa      	ldrh	r2, [r7, #6]
 80002fa:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80002fc:	68fb      	ldr	r3, [r7, #12]
 80002fe:	2200      	movs	r2, #0
 8000300:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Check if a transmit process is ongoing or not */
    if(huart->State == HAL_UART_STATE_BUSY_TX)
 8000302:	68fb      	ldr	r3, [r7, #12]
 8000304:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8000308:	b2db      	uxtb	r3, r3
 800030a:	2b12      	cmp	r3, #18
 800030c:	d104      	bne.n	8000318 <HAL_UART_Receive_IT+0x7c>
    {
      huart->State = HAL_UART_STATE_BUSY_TX_RX;
 800030e:	68fb      	ldr	r3, [r7, #12]
 8000310:	2232      	movs	r2, #50	; 0x32
 8000312:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8000316:	e003      	b.n	8000320 <HAL_UART_Receive_IT+0x84>
    }
    else
    {
      huart->State = HAL_UART_STATE_BUSY_RX;
 8000318:	68fb      	ldr	r3, [r7, #12]
 800031a:	2222      	movs	r2, #34	; 0x22
 800031c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8000320:	68fb      	ldr	r3, [r7, #12]
 8000322:	2200      	movs	r2, #0
 8000324:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8000328:	68fb      	ldr	r3, [r7, #12]
 800032a:	681b      	ldr	r3, [r3, #0]
 800032c:	68fa      	ldr	r2, [r7, #12]
 800032e:	6812      	ldr	r2, [r2, #0]
 8000330:	68d2      	ldr	r2, [r2, #12]
 8000332:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000336:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8000338:	68fb      	ldr	r3, [r7, #12]
 800033a:	681b      	ldr	r3, [r3, #0]
 800033c:	68fa      	ldr	r2, [r7, #12]
 800033e:	6812      	ldr	r2, [r2, #0]
 8000340:	6952      	ldr	r2, [r2, #20]
 8000342:	f042 0201 	orr.w	r2, r2, #1
 8000346:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8000348:	68fb      	ldr	r3, [r7, #12]
 800034a:	681b      	ldr	r3, [r3, #0]
 800034c:	68fa      	ldr	r2, [r7, #12]
 800034e:	6812      	ldr	r2, [r2, #0]
 8000350:	68d2      	ldr	r2, [r2, #12]
 8000352:	f042 0220 	orr.w	r2, r2, #32
 8000356:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8000358:	2300      	movs	r3, #0
 800035a:	e000      	b.n	800035e <HAL_UART_Receive_IT+0xc2>
  }
  else
  {
    return HAL_BUSY;
 800035c:	2302      	movs	r3, #2
  }
}
 800035e:	4618      	mov	r0, r3
 8000360:	371c      	adds	r7, #28
 8000362:	46bd      	mov	sp, r7
 8000364:	bc80      	pop	{r7}
 8000366:	4770      	bx	lr

08000368 <HAL_UART_IRQHandler>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8000368:	b580      	push	{r7, lr}
 800036a:	b088      	sub	sp, #32
 800036c:	af00      	add	r7, sp, #0
 800036e:	6078      	str	r0, [r7, #4]
  uint32_t tmp_flag = 0, tmp_it_source = 0;
 8000370:	2300      	movs	r3, #0
 8000372:	61fb      	str	r3, [r7, #28]
 8000374:	2300      	movs	r3, #0
 8000376:	61bb      	str	r3, [r7, #24]

  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_PE);
 8000378:	687b      	ldr	r3, [r7, #4]
 800037a:	681b      	ldr	r3, [r3, #0]
 800037c:	681b      	ldr	r3, [r3, #0]
 800037e:	f003 0301 	and.w	r3, r3, #1
 8000382:	2b00      	cmp	r3, #0
 8000384:	bf14      	ite	ne
 8000386:	2301      	movne	r3, #1
 8000388:	2300      	moveq	r3, #0
 800038a:	b2db      	uxtb	r3, r3
 800038c:	61fb      	str	r3, [r7, #28]
  tmp_it_source = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_PE);  
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	681b      	ldr	r3, [r3, #0]
 8000392:	68db      	ldr	r3, [r3, #12]
 8000394:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000398:	61bb      	str	r3, [r7, #24]
  /* UART parity error interrupt occurred ------------------------------------*/
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 800039a:	69fb      	ldr	r3, [r7, #28]
 800039c:	2b00      	cmp	r3, #0
 800039e:	d011      	beq.n	80003c4 <HAL_UART_IRQHandler+0x5c>
 80003a0:	69bb      	ldr	r3, [r7, #24]
 80003a2:	2b00      	cmp	r3, #0
 80003a4:	d00e      	beq.n	80003c4 <HAL_UART_IRQHandler+0x5c>
  { 
    __HAL_UART_CLEAR_PEFLAG(huart);
 80003a6:	687b      	ldr	r3, [r7, #4]
 80003a8:	681b      	ldr	r3, [r3, #0]
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	617b      	str	r3, [r7, #20]
 80003ae:	687b      	ldr	r3, [r7, #4]
 80003b0:	681b      	ldr	r3, [r3, #0]
 80003b2:	685b      	ldr	r3, [r3, #4]
 80003b4:	617b      	str	r3, [r7, #20]
 80003b6:	697b      	ldr	r3, [r7, #20]
    
    huart->ErrorCode |= HAL_UART_ERROR_PE;
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80003bc:	f043 0201 	orr.w	r2, r3, #1
 80003c0:	687b      	ldr	r3, [r7, #4]
 80003c2:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_FE);
 80003c4:	687b      	ldr	r3, [r7, #4]
 80003c6:	681b      	ldr	r3, [r3, #0]
 80003c8:	681b      	ldr	r3, [r3, #0]
 80003ca:	f003 0302 	and.w	r3, r3, #2
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	bf14      	ite	ne
 80003d2:	2301      	movne	r3, #1
 80003d4:	2300      	moveq	r3, #0
 80003d6:	b2db      	uxtb	r3, r3
 80003d8:	61fb      	str	r3, [r7, #28]
  tmp_it_source = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_ERR);
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	681b      	ldr	r3, [r3, #0]
 80003de:	695b      	ldr	r3, [r3, #20]
 80003e0:	f003 0301 	and.w	r3, r3, #1
 80003e4:	61bb      	str	r3, [r7, #24]
  /* UART frame error interrupt occurred -------------------------------------*/
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 80003e6:	69fb      	ldr	r3, [r7, #28]
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	d011      	beq.n	8000410 <HAL_UART_IRQHandler+0xa8>
 80003ec:	69bb      	ldr	r3, [r7, #24]
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d00e      	beq.n	8000410 <HAL_UART_IRQHandler+0xa8>
  { 
    __HAL_UART_CLEAR_FEFLAG(huart);
 80003f2:	687b      	ldr	r3, [r7, #4]
 80003f4:	681b      	ldr	r3, [r3, #0]
 80003f6:	681b      	ldr	r3, [r3, #0]
 80003f8:	613b      	str	r3, [r7, #16]
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	681b      	ldr	r3, [r3, #0]
 80003fe:	685b      	ldr	r3, [r3, #4]
 8000400:	613b      	str	r3, [r7, #16]
 8000402:	693b      	ldr	r3, [r7, #16]
    
    huart->ErrorCode |= HAL_UART_ERROR_FE;
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000408:	f043 0204 	orr.w	r2, r3, #4
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_NE);
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	681b      	ldr	r3, [r3, #0]
 8000414:	681b      	ldr	r3, [r3, #0]
 8000416:	f003 0304 	and.w	r3, r3, #4
 800041a:	2b00      	cmp	r3, #0
 800041c:	bf14      	ite	ne
 800041e:	2301      	movne	r3, #1
 8000420:	2300      	moveq	r3, #0
 8000422:	b2db      	uxtb	r3, r3
 8000424:	61fb      	str	r3, [r7, #28]
  /* UART noise error interrupt occurred -------------------------------------*/
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 8000426:	69fb      	ldr	r3, [r7, #28]
 8000428:	2b00      	cmp	r3, #0
 800042a:	d011      	beq.n	8000450 <HAL_UART_IRQHandler+0xe8>
 800042c:	69bb      	ldr	r3, [r7, #24]
 800042e:	2b00      	cmp	r3, #0
 8000430:	d00e      	beq.n	8000450 <HAL_UART_IRQHandler+0xe8>
  { 
    __HAL_UART_CLEAR_NEFLAG(huart);
 8000432:	687b      	ldr	r3, [r7, #4]
 8000434:	681b      	ldr	r3, [r3, #0]
 8000436:	681b      	ldr	r3, [r3, #0]
 8000438:	60fb      	str	r3, [r7, #12]
 800043a:	687b      	ldr	r3, [r7, #4]
 800043c:	681b      	ldr	r3, [r3, #0]
 800043e:	685b      	ldr	r3, [r3, #4]
 8000440:	60fb      	str	r3, [r7, #12]
 8000442:	68fb      	ldr	r3, [r7, #12]
    
    huart->ErrorCode |= HAL_UART_ERROR_NE;
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000448:	f043 0202 	orr.w	r2, r3, #2
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_ORE);
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	681b      	ldr	r3, [r3, #0]
 8000454:	681b      	ldr	r3, [r3, #0]
 8000456:	f003 0308 	and.w	r3, r3, #8
 800045a:	2b00      	cmp	r3, #0
 800045c:	bf14      	ite	ne
 800045e:	2301      	movne	r3, #1
 8000460:	2300      	moveq	r3, #0
 8000462:	b2db      	uxtb	r3, r3
 8000464:	61fb      	str	r3, [r7, #28]
  /* UART Over-Run interrupt occurred ----------------------------------------*/
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 8000466:	69fb      	ldr	r3, [r7, #28]
 8000468:	2b00      	cmp	r3, #0
 800046a:	d011      	beq.n	8000490 <HAL_UART_IRQHandler+0x128>
 800046c:	69bb      	ldr	r3, [r7, #24]
 800046e:	2b00      	cmp	r3, #0
 8000470:	d00e      	beq.n	8000490 <HAL_UART_IRQHandler+0x128>
  { 
    __HAL_UART_CLEAR_OREFLAG(huart);
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	681b      	ldr	r3, [r3, #0]
 8000476:	681b      	ldr	r3, [r3, #0]
 8000478:	60bb      	str	r3, [r7, #8]
 800047a:	687b      	ldr	r3, [r7, #4]
 800047c:	681b      	ldr	r3, [r3, #0]
 800047e:	685b      	ldr	r3, [r3, #4]
 8000480:	60bb      	str	r3, [r7, #8]
 8000482:	68bb      	ldr	r3, [r7, #8]
    
    huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000488:	f043 0208 	orr.w	r2, r3, #8
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE);
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	681b      	ldr	r3, [r3, #0]
 8000494:	681b      	ldr	r3, [r3, #0]
 8000496:	f003 0320 	and.w	r3, r3, #32
 800049a:	2b00      	cmp	r3, #0
 800049c:	bf14      	ite	ne
 800049e:	2301      	movne	r3, #1
 80004a0:	2300      	moveq	r3, #0
 80004a2:	b2db      	uxtb	r3, r3
 80004a4:	61fb      	str	r3, [r7, #28]
  tmp_it_source = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_RXNE);
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	681b      	ldr	r3, [r3, #0]
 80004aa:	68db      	ldr	r3, [r3, #12]
 80004ac:	f003 0320 	and.w	r3, r3, #32
 80004b0:	61bb      	str	r3, [r7, #24]
  /* UART in mode Receiver ---------------------------------------------------*/
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 80004b2:	69fb      	ldr	r3, [r7, #28]
 80004b4:	2b00      	cmp	r3, #0
 80004b6:	d005      	beq.n	80004c4 <HAL_UART_IRQHandler+0x15c>
 80004b8:	69bb      	ldr	r3, [r7, #24]
 80004ba:	2b00      	cmp	r3, #0
 80004bc:	d002      	beq.n	80004c4 <HAL_UART_IRQHandler+0x15c>
  { 
    UART_Receive_IT(huart);
 80004be:	6878      	ldr	r0, [r7, #4]
 80004c0:	f000 f8d6 	bl	8000670 <UART_Receive_IT>
  }
  
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_TXE);
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	681b      	ldr	r3, [r3, #0]
 80004c8:	681b      	ldr	r3, [r3, #0]
 80004ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80004ce:	2b00      	cmp	r3, #0
 80004d0:	bf14      	ite	ne
 80004d2:	2301      	movne	r3, #1
 80004d4:	2300      	moveq	r3, #0
 80004d6:	b2db      	uxtb	r3, r3
 80004d8:	61fb      	str	r3, [r7, #28]
  tmp_it_source = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_TXE);
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	681b      	ldr	r3, [r3, #0]
 80004de:	68db      	ldr	r3, [r3, #12]
 80004e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80004e4:	61bb      	str	r3, [r7, #24]
  /* UART in mode Transmitter ------------------------------------------------*/
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 80004e6:	69fb      	ldr	r3, [r7, #28]
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	d005      	beq.n	80004f8 <HAL_UART_IRQHandler+0x190>
 80004ec:	69bb      	ldr	r3, [r7, #24]
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d002      	beq.n	80004f8 <HAL_UART_IRQHandler+0x190>
  {
    UART_Transmit_IT(huart);
 80004f2:	6878      	ldr	r0, [r7, #4]
 80004f4:	f000 f834 	bl	8000560 <UART_Transmit_IT>
  }

  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_TC);
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	681b      	ldr	r3, [r3, #0]
 80004fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000502:	2b00      	cmp	r3, #0
 8000504:	bf14      	ite	ne
 8000506:	2301      	movne	r3, #1
 8000508:	2300      	moveq	r3, #0
 800050a:	b2db      	uxtb	r3, r3
 800050c:	61fb      	str	r3, [r7, #28]
  tmp_it_source = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_TC);
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	681b      	ldr	r3, [r3, #0]
 8000512:	68db      	ldr	r3, [r3, #12]
 8000514:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000518:	61bb      	str	r3, [r7, #24]
  /* UART in mode Transmitter end --------------------------------------------*/
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 800051a:	69fb      	ldr	r3, [r7, #28]
 800051c:	2b00      	cmp	r3, #0
 800051e:	d005      	beq.n	800052c <HAL_UART_IRQHandler+0x1c4>
 8000520:	69bb      	ldr	r3, [r7, #24]
 8000522:	2b00      	cmp	r3, #0
 8000524:	d002      	beq.n	800052c <HAL_UART_IRQHandler+0x1c4>
  {
    UART_EndTransmit_IT(huart);
 8000526:	6878      	ldr	r0, [r7, #4]
 8000528:	f000 f876 	bl	8000618 <UART_EndTransmit_IT>
  }  

  if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000530:	2b00      	cmp	r3, #0
 8000532:	d006      	beq.n	8000542 <HAL_UART_IRQHandler+0x1da>
  {
    /* Set the UART state ready to be able to start again the process */
    huart->State = HAL_UART_STATE_READY;
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	2201      	movs	r2, #1
 8000538:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
    HAL_UART_ErrorCallback(huart);
 800053c:	6878      	ldr	r0, [r7, #4]
 800053e:	f000 f805 	bl	800054c <HAL_UART_ErrorCallback>
  }  
}
 8000542:	bf00      	nop
 8000544:	3720      	adds	r7, #32
 8000546:	46bd      	mov	sp, r7
 8000548:	bd80      	pop	{r7, pc}
 800054a:	bf00      	nop

0800054c <HAL_UART_ErrorCallback>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800054c:	b480      	push	{r7}
 800054e:	b083      	sub	sp, #12
 8000550:	af00      	add	r7, sp, #0
 8000552:	6078      	str	r0, [r7, #4]
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback can be implemented in the user file
   */ 
}
 8000554:	bf00      	nop
 8000556:	370c      	adds	r7, #12
 8000558:	46bd      	mov	sp, r7
 800055a:	bc80      	pop	{r7}
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop

08000560 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8000560:	b480      	push	{r7}
 8000562:	b085      	sub	sp, #20
 8000564:	af00      	add	r7, sp, #0
 8000566:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  uint32_t tmp_state = 0;
 8000568:	2300      	movs	r3, #0
 800056a:	60fb      	str	r3, [r7, #12]
  
  tmp_state = huart->State;
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8000572:	b2db      	uxtb	r3, r3
 8000574:	60fb      	str	r3, [r7, #12]
  if((tmp_state == HAL_UART_STATE_BUSY_TX) || (tmp_state == HAL_UART_STATE_BUSY_TX_RX))
 8000576:	68fb      	ldr	r3, [r7, #12]
 8000578:	2b12      	cmp	r3, #18
 800057a:	d002      	beq.n	8000582 <UART_Transmit_IT+0x22>
 800057c:	68fb      	ldr	r3, [r7, #12]
 800057e:	2b32      	cmp	r3, #50	; 0x32
 8000580:	d143      	bne.n	800060a <UART_Transmit_IT+0xaa>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	689b      	ldr	r3, [r3, #8]
 8000586:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800058a:	d119      	bne.n	80005c0 <UART_Transmit_IT+0x60>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	6a1b      	ldr	r3, [r3, #32]
 8000590:	60bb      	str	r3, [r7, #8]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	681b      	ldr	r3, [r3, #0]
 8000596:	68ba      	ldr	r2, [r7, #8]
 8000598:	8812      	ldrh	r2, [r2, #0]
 800059a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800059e:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	691b      	ldr	r3, [r3, #16]
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d105      	bne.n	80005b4 <UART_Transmit_IT+0x54>
      {
        huart->pTxBuffPtr += 2;
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	6a1b      	ldr	r3, [r3, #32]
 80005ac:	1c9a      	adds	r2, r3, #2
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	621a      	str	r2, [r3, #32]
 80005b2:	e00e      	b.n	80005d2 <UART_Transmit_IT+0x72>
      }
      else
      {
        huart->pTxBuffPtr += 1;
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	6a1b      	ldr	r3, [r3, #32]
 80005b8:	1c5a      	adds	r2, r3, #1
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	621a      	str	r2, [r3, #32]
 80005be:	e008      	b.n	80005d2 <UART_Transmit_IT+0x72>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	681a      	ldr	r2, [r3, #0]
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	6a1b      	ldr	r3, [r3, #32]
 80005c8:	1c58      	adds	r0, r3, #1
 80005ca:	6879      	ldr	r1, [r7, #4]
 80005cc:	6208      	str	r0, [r1, #32]
 80005ce:	781b      	ldrb	r3, [r3, #0]
 80005d0:	6053      	str	r3, [r2, #4]
    }

    if(--huart->TxXferCount == 0)
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80005d6:	3b01      	subs	r3, #1
 80005d8:	b29a      	uxth	r2, r3
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	84da      	strh	r2, [r3, #38]	; 0x26
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d10f      	bne.n	8000606 <UART_Transmit_IT+0xa6>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	681b      	ldr	r3, [r3, #0]
 80005ea:	687a      	ldr	r2, [r7, #4]
 80005ec:	6812      	ldr	r2, [r2, #0]
 80005ee:	68d2      	ldr	r2, [r2, #12]
 80005f0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80005f4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	687a      	ldr	r2, [r7, #4]
 80005fc:	6812      	ldr	r2, [r2, #0]
 80005fe:	68d2      	ldr	r2, [r2, #12]
 8000600:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000604:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8000606:	2300      	movs	r3, #0
 8000608:	e000      	b.n	800060c <UART_Transmit_IT+0xac>
  }
  else
  {
    return HAL_BUSY;
 800060a:	2302      	movs	r3, #2
  }
}
 800060c:	4618      	mov	r0, r3
 800060e:	3714      	adds	r7, #20
 8000610:	46bd      	mov	sp, r7
 8000612:	bc80      	pop	{r7}
 8000614:	4770      	bx	lr
 8000616:	bf00      	nop

08000618 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b082      	sub	sp, #8
 800061c:	af00      	add	r7, sp, #0
 800061e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	687a      	ldr	r2, [r7, #4]
 8000626:	6812      	ldr	r2, [r2, #0]
 8000628:	68d2      	ldr	r2, [r2, #12]
 800062a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800062e:	60da      	str	r2, [r3, #12]
  
  /* Check if a receive process is ongoing or not */
  if(huart->State == HAL_UART_STATE_BUSY_TX_RX) 
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8000636:	b2db      	uxtb	r3, r3
 8000638:	2b32      	cmp	r3, #50	; 0x32
 800063a:	d104      	bne.n	8000646 <UART_EndTransmit_IT+0x2e>
  {
    huart->State = HAL_UART_STATE_BUSY_RX;
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	2222      	movs	r2, #34	; 0x22
 8000640:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8000644:	e00b      	b.n	800065e <UART_EndTransmit_IT+0x46>
  }
  else
  {
    /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	687a      	ldr	r2, [r7, #4]
 800064c:	6812      	ldr	r2, [r2, #0]
 800064e:	6952      	ldr	r2, [r2, #20]
 8000650:	f022 0201 	bic.w	r2, r2, #1
 8000654:	615a      	str	r2, [r3, #20]

    huart->State = HAL_UART_STATE_READY;
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	2201      	movs	r2, #1
 800065a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }
  
  HAL_UART_TxCpltCallback(huart);
 800065e:	6878      	ldr	r0, [r7, #4]
 8000660:	f003 fade 	bl	8003c20 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8000664:	2300      	movs	r3, #0
}
 8000666:	4618      	mov	r0, r3
 8000668:	3708      	adds	r7, #8
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}
 800066e:	bf00      	nop

08000670 <UART_Receive_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b084      	sub	sp, #16
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  uint32_t tmp_state = 0;
 8000678:	2300      	movs	r3, #0
 800067a:	60fb      	str	r3, [r7, #12]
  
  tmp_state = huart->State; 
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8000682:	b2db      	uxtb	r3, r3
 8000684:	60fb      	str	r3, [r7, #12]
  if((tmp_state == HAL_UART_STATE_BUSY_RX) || (tmp_state == HAL_UART_STATE_BUSY_TX_RX))
 8000686:	68fb      	ldr	r3, [r7, #12]
 8000688:	2b22      	cmp	r3, #34	; 0x22
 800068a:	d002      	beq.n	8000692 <UART_Receive_IT+0x22>
 800068c:	68fb      	ldr	r3, [r7, #12]
 800068e:	2b32      	cmp	r3, #50	; 0x32
 8000690:	d17c      	bne.n	800078c <UART_Receive_IT+0x11c>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	689b      	ldr	r3, [r3, #8]
 8000696:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800069a:	d123      	bne.n	80006e4 <UART_Receive_IT+0x74>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80006a0:	60bb      	str	r3, [r7, #8]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	691b      	ldr	r3, [r3, #16]
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d10e      	bne.n	80006c8 <UART_Receive_IT+0x58>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	685b      	ldr	r3, [r3, #4]
 80006b0:	b29b      	uxth	r3, r3
 80006b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80006b6:	b29a      	uxth	r2, r3
 80006b8:	68bb      	ldr	r3, [r7, #8]
 80006ba:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2;
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80006c0:	1c9a      	adds	r2, r3, #2
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	629a      	str	r2, [r3, #40]	; 0x28
 80006c6:	e029      	b.n	800071c <UART_Receive_IT+0xac>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	685b      	ldr	r3, [r3, #4]
 80006ce:	b29b      	uxth	r3, r3
 80006d0:	b2db      	uxtb	r3, r3
 80006d2:	b29a      	uxth	r2, r3
 80006d4:	68bb      	ldr	r3, [r7, #8]
 80006d6:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1;
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80006dc:	1c5a      	adds	r2, r3, #1
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	629a      	str	r2, [r3, #40]	; 0x28
 80006e2:	e01b      	b.n	800071c <UART_Receive_IT+0xac>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	691b      	ldr	r3, [r3, #16]
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d10a      	bne.n	8000702 <UART_Receive_IT+0x92>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80006f0:	1c59      	adds	r1, r3, #1
 80006f2:	687a      	ldr	r2, [r7, #4]
 80006f4:	6291      	str	r1, [r2, #40]	; 0x28
 80006f6:	687a      	ldr	r2, [r7, #4]
 80006f8:	6812      	ldr	r2, [r2, #0]
 80006fa:	6852      	ldr	r2, [r2, #4]
 80006fc:	b2d2      	uxtb	r2, r2
 80006fe:	701a      	strb	r2, [r3, #0]
 8000700:	e00c      	b.n	800071c <UART_Receive_IT+0xac>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000706:	1c59      	adds	r1, r3, #1
 8000708:	687a      	ldr	r2, [r7, #4]
 800070a:	6291      	str	r1, [r2, #40]	; 0x28
 800070c:	687a      	ldr	r2, [r7, #4]
 800070e:	6812      	ldr	r2, [r2, #0]
 8000710:	6852      	ldr	r2, [r2, #4]
 8000712:	b2d2      	uxtb	r2, r2
 8000714:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8000718:	b2d2      	uxtb	r2, r2
 800071a:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0)
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8000720:	3b01      	subs	r3, #1
 8000722:	b29a      	uxth	r2, r3
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	85da      	strh	r2, [r3, #46]	; 0x2e
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800072c:	2b00      	cmp	r3, #0
 800072e:	d12b      	bne.n	8000788 <UART_Receive_IT+0x118>
    {
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	687a      	ldr	r2, [r7, #4]
 8000736:	6812      	ldr	r2, [r2, #0]
 8000738:	68d2      	ldr	r2, [r2, #12]
 800073a:	f022 0220 	bic.w	r2, r2, #32
 800073e:	60da      	str	r2, [r3, #12]

      /* Check if a transmit process is ongoing or not */
      if(huart->State == HAL_UART_STATE_BUSY_TX_RX) 
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8000746:	b2db      	uxtb	r3, r3
 8000748:	2b32      	cmp	r3, #50	; 0x32
 800074a:	d104      	bne.n	8000756 <UART_Receive_IT+0xe6>
      {
        huart->State = HAL_UART_STATE_BUSY_TX;
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	2212      	movs	r2, #18
 8000750:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8000754:	e013      	b.n	800077e <UART_Receive_IT+0x10e>
      }
      else
      {
        /* Disable the UART Parity Error Interrupt */
        __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	687a      	ldr	r2, [r7, #4]
 800075c:	6812      	ldr	r2, [r2, #0]
 800075e:	68d2      	ldr	r2, [r2, #12]
 8000760:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000764:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	681b      	ldr	r3, [r3, #0]
 800076a:	687a      	ldr	r2, [r7, #4]
 800076c:	6812      	ldr	r2, [r2, #0]
 800076e:	6952      	ldr	r2, [r2, #20]
 8000770:	f022 0201 	bic.w	r2, r2, #1
 8000774:	615a      	str	r2, [r3, #20]

        huart->State = HAL_UART_STATE_READY;
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	2201      	movs	r2, #1
 800077a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
      }
      HAL_UART_RxCpltCallback(huart);
 800077e:	6878      	ldr	r0, [r7, #4]
 8000780:	f003 f9ea 	bl	8003b58 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8000784:	2300      	movs	r3, #0
 8000786:	e002      	b.n	800078e <UART_Receive_IT+0x11e>
    }
    return HAL_OK;
 8000788:	2300      	movs	r3, #0
 800078a:	e000      	b.n	800078e <UART_Receive_IT+0x11e>
  }
  else
  {
    return HAL_BUSY; 
 800078c:	2302      	movs	r3, #2
  }
}
 800078e:	4618      	mov	r0, r3
 8000790:	3710      	adds	r7, #16
 8000792:	46bd      	mov	sp, r7
 8000794:	bd80      	pop	{r7, pc}
 8000796:	bf00      	nop

08000798 <UART_SetConfig>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8000798:	b5f0      	push	{r4, r5, r6, r7, lr}
 800079a:	b085      	sub	sp, #20
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00;
 80007a0:	2300      	movs	r3, #0
 80007a2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	687a      	ldr	r2, [r7, #4]
 80007aa:	6812      	ldr	r2, [r2, #0]
 80007ac:	6912      	ldr	r2, [r2, #16]
 80007ae:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 80007b2:	687a      	ldr	r2, [r7, #4]
 80007b4:	68d2      	ldr	r2, [r2, #12]
 80007b6:	430a      	orrs	r2, r1
 80007b8:	611a      	str	r2, [r3, #16]
  /*------- UART-associated USART registers setting : CR1 Configuration ------*/
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode ;
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	689a      	ldr	r2, [r3, #8]
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	691b      	ldr	r3, [r3, #16]
 80007c2:	431a      	orrs	r2, r3
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	695b      	ldr	r3, [r3, #20]
 80007c8:	4313      	orrs	r3, r2
 80007ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	681a      	ldr	r2, [r3, #0]
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	68db      	ldr	r3, [r3, #12]
 80007d6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80007da:	f023 030c 	bic.w	r3, r3, #12
 80007de:	68f9      	ldr	r1, [r7, #12]
 80007e0:	430b      	orrs	r3, r1
 80007e2:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE), 
             tmpreg);
  
  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	687a      	ldr	r2, [r7, #4]
 80007ea:	6812      	ldr	r2, [r2, #0]
 80007ec:	6952      	ldr	r2, [r2, #20]
 80007ee:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 80007f2:	687a      	ldr	r2, [r7, #4]
 80007f4:	6992      	ldr	r2, [r2, #24]
 80007f6:	430a      	orrs	r2, r1
 80007f8:	615a      	str	r2, [r3, #20]
  
  /*------- UART-associated USART registers setting : BRR Configuration ------*/
  if((huart->Instance == USART1))
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	4a44      	ldr	r2, [pc, #272]	; (8000910 <UART_SetConfig+0x178>)
 8000800:	4293      	cmp	r3, r2
 8000802:	d140      	bne.n	8000886 <UART_SetConfig+0xee>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	681c      	ldr	r4, [r3, #0]
 8000808:	f002 f984 	bl	8002b14 <HAL_RCC_GetPCLK2Freq>
 800080c:	4602      	mov	r2, r0
 800080e:	4613      	mov	r3, r2
 8000810:	009b      	lsls	r3, r3, #2
 8000812:	4413      	add	r3, r2
 8000814:	009a      	lsls	r2, r3, #2
 8000816:	441a      	add	r2, r3
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	685b      	ldr	r3, [r3, #4]
 800081c:	009b      	lsls	r3, r3, #2
 800081e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000822:	4a3c      	ldr	r2, [pc, #240]	; (8000914 <UART_SetConfig+0x17c>)
 8000824:	fba2 2303 	umull	r2, r3, r2, r3
 8000828:	095b      	lsrs	r3, r3, #5
 800082a:	011d      	lsls	r5, r3, #4
 800082c:	f002 f972 	bl	8002b14 <HAL_RCC_GetPCLK2Freq>
 8000830:	4602      	mov	r2, r0
 8000832:	4613      	mov	r3, r2
 8000834:	009b      	lsls	r3, r3, #2
 8000836:	4413      	add	r3, r2
 8000838:	009a      	lsls	r2, r3, #2
 800083a:	441a      	add	r2, r3
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	685b      	ldr	r3, [r3, #4]
 8000840:	009b      	lsls	r3, r3, #2
 8000842:	fbb2 f6f3 	udiv	r6, r2, r3
 8000846:	f002 f965 	bl	8002b14 <HAL_RCC_GetPCLK2Freq>
 800084a:	4602      	mov	r2, r0
 800084c:	4613      	mov	r3, r2
 800084e:	009b      	lsls	r3, r3, #2
 8000850:	4413      	add	r3, r2
 8000852:	009a      	lsls	r2, r3, #2
 8000854:	441a      	add	r2, r3
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	685b      	ldr	r3, [r3, #4]
 800085a:	009b      	lsls	r3, r3, #2
 800085c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000860:	4a2c      	ldr	r2, [pc, #176]	; (8000914 <UART_SetConfig+0x17c>)
 8000862:	fba2 2303 	umull	r2, r3, r2, r3
 8000866:	095b      	lsrs	r3, r3, #5
 8000868:	2264      	movs	r2, #100	; 0x64
 800086a:	fb02 f303 	mul.w	r3, r2, r3
 800086e:	1af3      	subs	r3, r6, r3
 8000870:	011b      	lsls	r3, r3, #4
 8000872:	3332      	adds	r3, #50	; 0x32
 8000874:	4a27      	ldr	r2, [pc, #156]	; (8000914 <UART_SetConfig+0x17c>)
 8000876:	fba2 2303 	umull	r2, r3, r2, r3
 800087a:	095b      	lsrs	r3, r3, #5
 800087c:	f003 030f 	and.w	r3, r3, #15
 8000880:	432b      	orrs	r3, r5
 8000882:	60a3      	str	r3, [r4, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
}
 8000884:	e03f      	b.n	8000906 <UART_SetConfig+0x16e>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	681c      	ldr	r4, [r3, #0]
 800088a:	f002 f91d 	bl	8002ac8 <HAL_RCC_GetPCLK1Freq>
 800088e:	4602      	mov	r2, r0
 8000890:	4613      	mov	r3, r2
 8000892:	009b      	lsls	r3, r3, #2
 8000894:	4413      	add	r3, r2
 8000896:	009a      	lsls	r2, r3, #2
 8000898:	441a      	add	r2, r3
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	685b      	ldr	r3, [r3, #4]
 800089e:	009b      	lsls	r3, r3, #2
 80008a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80008a4:	4a1b      	ldr	r2, [pc, #108]	; (8000914 <UART_SetConfig+0x17c>)
 80008a6:	fba2 2303 	umull	r2, r3, r2, r3
 80008aa:	095b      	lsrs	r3, r3, #5
 80008ac:	011d      	lsls	r5, r3, #4
 80008ae:	f002 f90b 	bl	8002ac8 <HAL_RCC_GetPCLK1Freq>
 80008b2:	4602      	mov	r2, r0
 80008b4:	4613      	mov	r3, r2
 80008b6:	009b      	lsls	r3, r3, #2
 80008b8:	4413      	add	r3, r2
 80008ba:	009a      	lsls	r2, r3, #2
 80008bc:	441a      	add	r2, r3
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	685b      	ldr	r3, [r3, #4]
 80008c2:	009b      	lsls	r3, r3, #2
 80008c4:	fbb2 f6f3 	udiv	r6, r2, r3
 80008c8:	f002 f8fe 	bl	8002ac8 <HAL_RCC_GetPCLK1Freq>
 80008cc:	4602      	mov	r2, r0
 80008ce:	4613      	mov	r3, r2
 80008d0:	009b      	lsls	r3, r3, #2
 80008d2:	4413      	add	r3, r2
 80008d4:	009a      	lsls	r2, r3, #2
 80008d6:	441a      	add	r2, r3
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	685b      	ldr	r3, [r3, #4]
 80008dc:	009b      	lsls	r3, r3, #2
 80008de:	fbb2 f3f3 	udiv	r3, r2, r3
 80008e2:	4a0c      	ldr	r2, [pc, #48]	; (8000914 <UART_SetConfig+0x17c>)
 80008e4:	fba2 2303 	umull	r2, r3, r2, r3
 80008e8:	095b      	lsrs	r3, r3, #5
 80008ea:	2264      	movs	r2, #100	; 0x64
 80008ec:	fb02 f303 	mul.w	r3, r2, r3
 80008f0:	1af3      	subs	r3, r6, r3
 80008f2:	011b      	lsls	r3, r3, #4
 80008f4:	3332      	adds	r3, #50	; 0x32
 80008f6:	4a07      	ldr	r2, [pc, #28]	; (8000914 <UART_SetConfig+0x17c>)
 80008f8:	fba2 2303 	umull	r2, r3, r2, r3
 80008fc:	095b      	lsrs	r3, r3, #5
 80008fe:	f003 030f 	and.w	r3, r3, #15
 8000902:	432b      	orrs	r3, r5
 8000904:	60a3      	str	r3, [r4, #8]
  }
}
 8000906:	bf00      	nop
 8000908:	3714      	adds	r7, #20
 800090a:	46bd      	mov	sp, r7
 800090c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800090e:	bf00      	nop
 8000910:	40013800 	.word	0x40013800
 8000914:	51eb851f 	.word	0x51eb851f

08000918 <HAL_RCC_ClockConfig>:
  *         You can use HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b0cc      	sub	sp, #304	; 0x130
 800091c:	af00      	add	r7, sp, #0
 800091e:	1d3b      	adds	r3, r7, #4
 8000920:	6018      	str	r0, [r3, #0]
 8000922:	463b      	mov	r3, r7
 8000924:	6019      	str	r1, [r3, #0]
  uint32_t tickstart = 0;
 8000926:	2300      	movs	r3, #0
 8000928:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800092c:	4bbd      	ldr	r3, [pc, #756]	; (8000c24 <HAL_RCC_ClockConfig+0x30c>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	f003 0207 	and.w	r2, r3, #7
 8000934:	463b      	mov	r3, r7
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	429a      	cmp	r2, r3
 800093a:	f080 81aa 	bcs.w	8000c92 <HAL_RCC_ClockConfig+0x37a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800093e:	49b9      	ldr	r1, [pc, #740]	; (8000c24 <HAL_RCC_ClockConfig+0x30c>)
 8000940:	4bb8      	ldr	r3, [pc, #736]	; (8000c24 <HAL_RCC_ClockConfig+0x30c>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	f023 0207 	bic.w	r2, r3, #7
 8000948:	463b      	mov	r3, r7
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	4313      	orrs	r3, r2
 800094e:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000950:	4bb4      	ldr	r3, [pc, #720]	; (8000c24 <HAL_RCC_ClockConfig+0x30c>)
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	f003 0207 	and.w	r2, r3, #7
 8000958:	463b      	mov	r3, r7
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	429a      	cmp	r2, r3
 800095e:	d001      	beq.n	8000964 <HAL_RCC_ClockConfig+0x4c>
    {
      return HAL_ERROR;
 8000960:	2301      	movs	r3, #1
 8000962:	e37f      	b.n	8001064 <HAL_RCC_ClockConfig+0x74c>
    }
    /*-------------------------- HCLK Configuration --------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000964:	1d3b      	adds	r3, r7, #4
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	f003 0302 	and.w	r3, r3, #2
 800096e:	2b00      	cmp	r3, #0
 8000970:	d009      	beq.n	8000986 <HAL_RCC_ClockConfig+0x6e>
    {
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000972:	49ad      	ldr	r1, [pc, #692]	; (8000c28 <HAL_RCC_ClockConfig+0x310>)
 8000974:	4bac      	ldr	r3, [pc, #688]	; (8000c28 <HAL_RCC_ClockConfig+0x310>)
 8000976:	685b      	ldr	r3, [r3, #4]
 8000978:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800097c:	1d3b      	adds	r3, r7, #4
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	689b      	ldr	r3, [r3, #8]
 8000982:	4313      	orrs	r3, r2
 8000984:	604b      	str	r3, [r1, #4]
    }

    /*------------------------- SYSCLK Configuration ---------------------------*/ 
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000986:	1d3b      	adds	r3, r7, #4
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	f003 0301 	and.w	r3, r3, #1
 8000990:	2b00      	cmp	r3, #0
 8000992:	f000 8340 	beq.w	8001016 <HAL_RCC_ClockConfig+0x6fe>
    {    
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
      
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000996:	1d3b      	adds	r3, r7, #4
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	685b      	ldr	r3, [r3, #4]
 800099c:	2b01      	cmp	r3, #1
 800099e:	d167      	bne.n	8000a70 <HAL_RCC_ClockConfig+0x158>
 80009a0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80009a4:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80009a8:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80009ac:	fa93 f3a3 	rbit	r3, r3
 80009b0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   return(result);
 80009b4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80009b8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80009bc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80009c0:	fab3 f383 	clz	r3, r3
 80009c4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return ((uint8_t) result);    /* Add explicit type cast here */
 80009c8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80009cc:	b2db      	uxtb	r3, r3
      {
        /* Check the HSE ready flag */  
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80009ce:	f043 0320 	orr.w	r3, r3, #32
 80009d2:	b2db      	uxtb	r3, r3
 80009d4:	095b      	lsrs	r3, r3, #5
 80009d6:	b2db      	uxtb	r3, r3
 80009d8:	2b01      	cmp	r3, #1
 80009da:	d102      	bne.n	80009e2 <HAL_RCC_ClockConfig+0xca>
 80009dc:	4b92      	ldr	r3, [pc, #584]	; (8000c28 <HAL_RCC_ClockConfig+0x310>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	e022      	b.n	8000a28 <HAL_RCC_ClockConfig+0x110>
 80009e2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80009e6:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80009ea:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80009ee:	fa93 f3a3 	rbit	r3, r3
 80009f2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80009f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80009fa:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80009fe:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8000a02:	fab3 f383 	clz	r3, r3
 8000a06:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   return ((uint8_t) result);    /* Add explicit type cast here */
 8000a0a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8000a0e:	b2db      	uxtb	r3, r3
 8000a10:	f043 0320 	orr.w	r3, r3, #32
 8000a14:	b2db      	uxtb	r3, r3
 8000a16:	095b      	lsrs	r3, r3, #5
 8000a18:	b2db      	uxtb	r3, r3
 8000a1a:	2b02      	cmp	r3, #2
 8000a1c:	d102      	bne.n	8000a24 <HAL_RCC_ClockConfig+0x10c>
 8000a1e:	4b82      	ldr	r3, [pc, #520]	; (8000c28 <HAL_RCC_ClockConfig+0x310>)
 8000a20:	6a1b      	ldr	r3, [r3, #32]
 8000a22:	e001      	b.n	8000a28 <HAL_RCC_ClockConfig+0x110>
 8000a24:	4b80      	ldr	r3, [pc, #512]	; (8000c28 <HAL_RCC_ClockConfig+0x310>)
 8000a26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a28:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000a2c:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a30:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8000a34:	fa92 f2a2 	rbit	r2, r2
 8000a38:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
   return(result);
 8000a3c:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8000a40:	f8c7 2120 	str.w	r2, [r7, #288]	; 0x120
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8000a44:	f8d7 2120 	ldr.w	r2, [r7, #288]	; 0x120
 8000a48:	fab2 f282 	clz	r2, r2
 8000a4c:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
   return ((uint8_t) result);    /* Add explicit type cast here */
 8000a50:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8000a54:	b2d2      	uxtb	r2, r2
 8000a56:	f042 0220 	orr.w	r2, r2, #32
 8000a5a:	b2d2      	uxtb	r2, r2
 8000a5c:	f002 021f 	and.w	r2, r2, #31
 8000a60:	40d3      	lsrs	r3, r2
 8000a62:	f003 0301 	and.w	r3, r3, #1
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	f040 80bc 	bne.w	8000be4 <HAL_RCC_ClockConfig+0x2cc>
        {
          return HAL_ERROR;
 8000a6c:	2301      	movs	r3, #1
 8000a6e:	e2f9      	b.n	8001064 <HAL_RCC_ClockConfig+0x74c>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000a70:	1d3b      	adds	r3, r7, #4
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	685b      	ldr	r3, [r3, #4]
 8000a76:	2b02      	cmp	r3, #2
 8000a78:	d15c      	bne.n	8000b34 <HAL_RCC_ClockConfig+0x21c>
 8000a7a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000a7e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a82:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000a86:	fa93 f3a3 	rbit	r3, r3
 8000a8a:	67fb      	str	r3, [r7, #124]	; 0x7c
   return(result);
 8000a8c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000a8e:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8000a92:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8000a96:	fab3 f383 	clz	r3, r3
 8000a9a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   return ((uint8_t) result);    /* Add explicit type cast here */
 8000a9e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000aa2:	b2db      	uxtb	r3, r3
      {
        /* Check the PLL ready flag */  
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000aa4:	f043 0320 	orr.w	r3, r3, #32
 8000aa8:	b2db      	uxtb	r3, r3
 8000aaa:	095b      	lsrs	r3, r3, #5
 8000aac:	b2db      	uxtb	r3, r3
 8000aae:	2b01      	cmp	r3, #1
 8000ab0:	d102      	bne.n	8000ab8 <HAL_RCC_ClockConfig+0x1a0>
 8000ab2:	4b5d      	ldr	r3, [pc, #372]	; (8000c28 <HAL_RCC_ClockConfig+0x310>)
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	e01e      	b.n	8000af6 <HAL_RCC_ClockConfig+0x1de>
 8000ab8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000abc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ac0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8000ac4:	fa93 f3a3 	rbit	r3, r3
 8000ac8:	677b      	str	r3, [r7, #116]	; 0x74
   return(result);
 8000aca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000acc:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8000ad0:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000ad4:	fab3 f383 	clz	r3, r3
 8000ad8:	67bb      	str	r3, [r7, #120]	; 0x78
   return ((uint8_t) result);    /* Add explicit type cast here */
 8000ada:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000adc:	b2db      	uxtb	r3, r3
 8000ade:	f043 0320 	orr.w	r3, r3, #32
 8000ae2:	b2db      	uxtb	r3, r3
 8000ae4:	095b      	lsrs	r3, r3, #5
 8000ae6:	b2db      	uxtb	r3, r3
 8000ae8:	2b02      	cmp	r3, #2
 8000aea:	d102      	bne.n	8000af2 <HAL_RCC_ClockConfig+0x1da>
 8000aec:	4b4e      	ldr	r3, [pc, #312]	; (8000c28 <HAL_RCC_ClockConfig+0x310>)
 8000aee:	6a1b      	ldr	r3, [r3, #32]
 8000af0:	e001      	b.n	8000af6 <HAL_RCC_ClockConfig+0x1de>
 8000af2:	4b4d      	ldr	r3, [pc, #308]	; (8000c28 <HAL_RCC_ClockConfig+0x310>)
 8000af4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000af6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000afa:	f8c7 20fc 	str.w	r2, [r7, #252]	; 0xfc
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000afe:	f8d7 20fc 	ldr.w	r2, [r7, #252]	; 0xfc
 8000b02:	fa92 f2a2 	rbit	r2, r2
 8000b06:	66fa      	str	r2, [r7, #108]	; 0x6c
   return(result);
 8000b08:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8000b0a:	f8c7 2108 	str.w	r2, [r7, #264]	; 0x108
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8000b0e:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8000b12:	fab2 f282 	clz	r2, r2
 8000b16:	673a      	str	r2, [r7, #112]	; 0x70
   return ((uint8_t) result);    /* Add explicit type cast here */
 8000b18:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8000b1a:	b2d2      	uxtb	r2, r2
 8000b1c:	f042 0220 	orr.w	r2, r2, #32
 8000b20:	b2d2      	uxtb	r2, r2
 8000b22:	f002 021f 	and.w	r2, r2, #31
 8000b26:	40d3      	lsrs	r3, r2
 8000b28:	f003 0301 	and.w	r3, r3, #1
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d159      	bne.n	8000be4 <HAL_RCC_ClockConfig+0x2cc>
        {
          return HAL_ERROR;
 8000b30:	2301      	movs	r3, #1
 8000b32:	e297      	b.n	8001064 <HAL_RCC_ClockConfig+0x74c>
 8000b34:	2302      	movs	r3, #2
 8000b36:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8000b3e:	fa93 f3a3 	rbit	r3, r3
 8000b42:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8000b44:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000b46:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8000b4a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8000b4e:	fab3 f383 	clz	r3, r3
 8000b52:	66bb      	str	r3, [r7, #104]	; 0x68
   return ((uint8_t) result);    /* Add explicit type cast here */
 8000b54:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000b56:	b2db      	uxtb	r3, r3
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */  
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000b58:	f043 0320 	orr.w	r3, r3, #32
 8000b5c:	b2db      	uxtb	r3, r3
 8000b5e:	095b      	lsrs	r3, r3, #5
 8000b60:	b2db      	uxtb	r3, r3
 8000b62:	2b01      	cmp	r3, #1
 8000b64:	d102      	bne.n	8000b6c <HAL_RCC_ClockConfig+0x254>
 8000b66:	4b30      	ldr	r3, [pc, #192]	; (8000c28 <HAL_RCC_ClockConfig+0x310>)
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	e01d      	b.n	8000ba8 <HAL_RCC_ClockConfig+0x290>
 8000b6c:	2302      	movs	r3, #2
 8000b6e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b72:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8000b76:	fa93 f3a3 	rbit	r3, r3
 8000b7a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8000b7c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000b7e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8000b82:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8000b86:	fab3 f383 	clz	r3, r3
 8000b8a:	663b      	str	r3, [r7, #96]	; 0x60
   return ((uint8_t) result);    /* Add explicit type cast here */
 8000b8c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000b8e:	b2db      	uxtb	r3, r3
 8000b90:	f043 0320 	orr.w	r3, r3, #32
 8000b94:	b2db      	uxtb	r3, r3
 8000b96:	095b      	lsrs	r3, r3, #5
 8000b98:	b2db      	uxtb	r3, r3
 8000b9a:	2b02      	cmp	r3, #2
 8000b9c:	d102      	bne.n	8000ba4 <HAL_RCC_ClockConfig+0x28c>
 8000b9e:	4b22      	ldr	r3, [pc, #136]	; (8000c28 <HAL_RCC_ClockConfig+0x310>)
 8000ba0:	6a1b      	ldr	r3, [r3, #32]
 8000ba2:	e001      	b.n	8000ba8 <HAL_RCC_ClockConfig+0x290>
 8000ba4:	4b20      	ldr	r3, [pc, #128]	; (8000c28 <HAL_RCC_ClockConfig+0x310>)
 8000ba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ba8:	2202      	movs	r2, #2
 8000baa:	f8c7 20e4 	str.w	r2, [r7, #228]	; 0xe4
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bae:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8000bb2:	fa92 f2a2 	rbit	r2, r2
 8000bb6:	657a      	str	r2, [r7, #84]	; 0x54
   return(result);
 8000bb8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000bba:	f8c7 20f0 	str.w	r2, [r7, #240]	; 0xf0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8000bbe:	f8d7 20f0 	ldr.w	r2, [r7, #240]	; 0xf0
 8000bc2:	fab2 f282 	clz	r2, r2
 8000bc6:	65ba      	str	r2, [r7, #88]	; 0x58
   return ((uint8_t) result);    /* Add explicit type cast here */
 8000bc8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8000bca:	b2d2      	uxtb	r2, r2
 8000bcc:	f042 0220 	orr.w	r2, r2, #32
 8000bd0:	b2d2      	uxtb	r2, r2
 8000bd2:	f002 021f 	and.w	r2, r2, #31
 8000bd6:	40d3      	lsrs	r3, r2
 8000bd8:	f003 0301 	and.w	r3, r3, #1
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d101      	bne.n	8000be4 <HAL_RCC_ClockConfig+0x2cc>
        {
          return HAL_ERROR;
 8000be0:	2301      	movs	r3, #1
 8000be2:	e23f      	b.n	8001064 <HAL_RCC_ClockConfig+0x74c>
        }
      }

      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8000be4:	4910      	ldr	r1, [pc, #64]	; (8000c28 <HAL_RCC_ClockConfig+0x310>)
 8000be6:	4b10      	ldr	r3, [pc, #64]	; (8000c28 <HAL_RCC_ClockConfig+0x310>)
 8000be8:	685b      	ldr	r3, [r3, #4]
 8000bea:	f023 0203 	bic.w	r2, r3, #3
 8000bee:	1d3b      	adds	r3, r7, #4
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	685b      	ldr	r3, [r3, #4]
 8000bf4:	4313      	orrs	r3, r2
 8000bf6:	604b      	str	r3, [r1, #4]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000bf8:	f002 fd9c 	bl	8003734 <HAL_GetTick>
 8000bfc:	f8c7 012c 	str.w	r0, [r7, #300]	; 0x12c
      
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000c00:	1d3b      	adds	r3, r7, #4
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	685b      	ldr	r3, [r3, #4]
 8000c06:	2b01      	cmp	r3, #1
 8000c08:	d117      	bne.n	8000c3a <HAL_RCC_ClockConfig+0x322>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000c0a:	e00f      	b.n	8000c2c <HAL_RCC_ClockConfig+0x314>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000c0c:	f002 fd92 	bl	8003734 <HAL_GetTick>
 8000c10:	4602      	mov	r2, r0
 8000c12:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8000c16:	1ad3      	subs	r3, r2, r3
 8000c18:	f241 3288 	movw	r2, #5000	; 0x1388
 8000c1c:	4293      	cmp	r3, r2
 8000c1e:	d905      	bls.n	8000c2c <HAL_RCC_ClockConfig+0x314>
          {
            return HAL_TIMEOUT;
 8000c20:	2303      	movs	r3, #3
 8000c22:	e21f      	b.n	8001064 <HAL_RCC_ClockConfig+0x74c>
 8000c24:	40022000 	.word	0x40022000
 8000c28:	40021000 	.word	0x40021000
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000c2c:	4bb2      	ldr	r3, [pc, #712]	; (8000ef8 <HAL_RCC_ClockConfig+0x5e0>)
 8000c2e:	685b      	ldr	r3, [r3, #4]
 8000c30:	f003 030c 	and.w	r3, r3, #12
 8000c34:	2b04      	cmp	r3, #4
 8000c36:	d1e9      	bne.n	8000c0c <HAL_RCC_ClockConfig+0x2f4>
 8000c38:	e1ed      	b.n	8001016 <HAL_RCC_ClockConfig+0x6fe>
          {
            return HAL_TIMEOUT;
          }
        }
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000c3a:	1d3b      	adds	r3, r7, #4
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	685b      	ldr	r3, [r3, #4]
 8000c40:	2b02      	cmp	r3, #2
 8000c42:	d11f      	bne.n	8000c84 <HAL_RCC_ClockConfig+0x36c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000c44:	e00b      	b.n	8000c5e <HAL_RCC_ClockConfig+0x346>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000c46:	f002 fd75 	bl	8003734 <HAL_GetTick>
 8000c4a:	4602      	mov	r2, r0
 8000c4c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8000c50:	1ad3      	subs	r3, r2, r3
 8000c52:	f241 3288 	movw	r2, #5000	; 0x1388
 8000c56:	4293      	cmp	r3, r2
 8000c58:	d901      	bls.n	8000c5e <HAL_RCC_ClockConfig+0x346>
          {
            return HAL_TIMEOUT;
 8000c5a:	2303      	movs	r3, #3
 8000c5c:	e202      	b.n	8001064 <HAL_RCC_ClockConfig+0x74c>
          }
        }
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000c5e:	4ba6      	ldr	r3, [pc, #664]	; (8000ef8 <HAL_RCC_ClockConfig+0x5e0>)
 8000c60:	685b      	ldr	r3, [r3, #4]
 8000c62:	f003 030c 	and.w	r3, r3, #12
 8000c66:	2b08      	cmp	r3, #8
 8000c68:	d1ed      	bne.n	8000c46 <HAL_RCC_ClockConfig+0x32e>
 8000c6a:	e1d4      	b.n	8001016 <HAL_RCC_ClockConfig+0x6fe>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000c6c:	f002 fd62 	bl	8003734 <HAL_GetTick>
 8000c70:	4602      	mov	r2, r0
 8000c72:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8000c76:	1ad3      	subs	r3, r2, r3
 8000c78:	f241 3288 	movw	r2, #5000	; 0x1388
 8000c7c:	4293      	cmp	r3, r2
 8000c7e:	d901      	bls.n	8000c84 <HAL_RCC_ClockConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8000c80:	2303      	movs	r3, #3
 8000c82:	e1ef      	b.n	8001064 <HAL_RCC_ClockConfig+0x74c>
          }
        }
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000c84:	4b9c      	ldr	r3, [pc, #624]	; (8000ef8 <HAL_RCC_ClockConfig+0x5e0>)
 8000c86:	685b      	ldr	r3, [r3, #4]
 8000c88:	f003 030c 	and.w	r3, r3, #12
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d1ed      	bne.n	8000c6c <HAL_RCC_ClockConfig+0x354>
 8000c90:	e1c1      	b.n	8001016 <HAL_RCC_ClockConfig+0x6fe>
  }
  /* Decreasing the CPU frequency */
  else
  {
    /*-------------------------- HCLK Configuration --------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000c92:	1d3b      	adds	r3, r7, #4
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	f003 0302 	and.w	r3, r3, #2
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d009      	beq.n	8000cb4 <HAL_RCC_ClockConfig+0x39c>
    {
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000ca0:	4995      	ldr	r1, [pc, #596]	; (8000ef8 <HAL_RCC_ClockConfig+0x5e0>)
 8000ca2:	4b95      	ldr	r3, [pc, #596]	; (8000ef8 <HAL_RCC_ClockConfig+0x5e0>)
 8000ca4:	685b      	ldr	r3, [r3, #4]
 8000ca6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000caa:	1d3b      	adds	r3, r7, #4
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	689b      	ldr	r3, [r3, #8]
 8000cb0:	4313      	orrs	r3, r2
 8000cb2:	604b      	str	r3, [r1, #4]
    }
    
    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000cb4:	1d3b      	adds	r3, r7, #4
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	f003 0301 	and.w	r3, r3, #1
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	f000 8196 	beq.w	8000ff0 <HAL_RCC_ClockConfig+0x6d8>
    {    
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
      
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000cc4:	1d3b      	adds	r3, r7, #4
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	685b      	ldr	r3, [r3, #4]
 8000cca:	2b01      	cmp	r3, #1
 8000ccc:	d15b      	bne.n	8000d86 <HAL_RCC_ClockConfig+0x46e>
 8000cce:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000cd2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cd6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8000cda:	fa93 f3a3 	rbit	r3, r3
 8000cde:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8000ce0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000ce2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8000ce6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8000cea:	fab3 f383 	clz	r3, r3
 8000cee:	653b      	str	r3, [r7, #80]	; 0x50
   return ((uint8_t) result);    /* Add explicit type cast here */
 8000cf0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000cf2:	b2db      	uxtb	r3, r3
      {
        /* Check the HSE ready flag */  
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cf4:	f043 0320 	orr.w	r3, r3, #32
 8000cf8:	b2db      	uxtb	r3, r3
 8000cfa:	095b      	lsrs	r3, r3, #5
 8000cfc:	b2db      	uxtb	r3, r3
 8000cfe:	2b01      	cmp	r3, #1
 8000d00:	d102      	bne.n	8000d08 <HAL_RCC_ClockConfig+0x3f0>
 8000d02:	4b7d      	ldr	r3, [pc, #500]	; (8000ef8 <HAL_RCC_ClockConfig+0x5e0>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	e01e      	b.n	8000d46 <HAL_RCC_ClockConfig+0x42e>
 8000d08:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d0c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d10:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8000d14:	fa93 f3a3 	rbit	r3, r3
 8000d18:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8000d1a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000d1c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8000d20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8000d24:	fab3 f383 	clz	r3, r3
 8000d28:	64bb      	str	r3, [r7, #72]	; 0x48
   return ((uint8_t) result);    /* Add explicit type cast here */
 8000d2a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000d2c:	b2db      	uxtb	r3, r3
 8000d2e:	f043 0320 	orr.w	r3, r3, #32
 8000d32:	b2db      	uxtb	r3, r3
 8000d34:	095b      	lsrs	r3, r3, #5
 8000d36:	b2db      	uxtb	r3, r3
 8000d38:	2b02      	cmp	r3, #2
 8000d3a:	d102      	bne.n	8000d42 <HAL_RCC_ClockConfig+0x42a>
 8000d3c:	4b6e      	ldr	r3, [pc, #440]	; (8000ef8 <HAL_RCC_ClockConfig+0x5e0>)
 8000d3e:	6a1b      	ldr	r3, [r3, #32]
 8000d40:	e001      	b.n	8000d46 <HAL_RCC_ClockConfig+0x42e>
 8000d42:	4b6d      	ldr	r3, [pc, #436]	; (8000ef8 <HAL_RCC_ClockConfig+0x5e0>)
 8000d44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d46:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000d4a:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d4e:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 8000d52:	fa92 f2a2 	rbit	r2, r2
 8000d56:	63fa      	str	r2, [r7, #60]	; 0x3c
   return(result);
 8000d58:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000d5a:	f8c7 20d8 	str.w	r2, [r7, #216]	; 0xd8
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8000d5e:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 8000d62:	fab2 f282 	clz	r2, r2
 8000d66:	643a      	str	r2, [r7, #64]	; 0x40
   return ((uint8_t) result);    /* Add explicit type cast here */
 8000d68:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8000d6a:	b2d2      	uxtb	r2, r2
 8000d6c:	f042 0220 	orr.w	r2, r2, #32
 8000d70:	b2d2      	uxtb	r2, r2
 8000d72:	f002 021f 	and.w	r2, r2, #31
 8000d76:	40d3      	lsrs	r3, r2
 8000d78:	f003 0301 	and.w	r3, r3, #1
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	f040 80e5 	bne.w	8000f4c <HAL_RCC_ClockConfig+0x634>
        {
          return HAL_ERROR;
 8000d82:	2301      	movs	r3, #1
 8000d84:	e16e      	b.n	8001064 <HAL_RCC_ClockConfig+0x74c>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000d86:	1d3b      	adds	r3, r7, #4
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	685b      	ldr	r3, [r3, #4]
 8000d8c:	2b02      	cmp	r3, #2
 8000d8e:	d16a      	bne.n	8000e66 <HAL_RCC_ClockConfig+0x54e>
 8000d90:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000d94:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d98:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8000d9c:	fa93 f3a3 	rbit	r3, r3
 8000da0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8000da2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000da4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8000da8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8000dac:	fab3 f383 	clz	r3, r3
 8000db0:	63bb      	str	r3, [r7, #56]	; 0x38
   return ((uint8_t) result);    /* Add explicit type cast here */
 8000db2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000db4:	b2db      	uxtb	r3, r3
      {
        /* Check the PLL ready flag */  
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000db6:	f043 0320 	orr.w	r3, r3, #32
 8000dba:	b2db      	uxtb	r3, r3
 8000dbc:	095b      	lsrs	r3, r3, #5
 8000dbe:	b2db      	uxtb	r3, r3
 8000dc0:	2b01      	cmp	r3, #1
 8000dc2:	d102      	bne.n	8000dca <HAL_RCC_ClockConfig+0x4b2>
 8000dc4:	4b4c      	ldr	r3, [pc, #304]	; (8000ef8 <HAL_RCC_ClockConfig+0x5e0>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	e026      	b.n	8000e18 <HAL_RCC_ClockConfig+0x500>
 8000dca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000dce:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dd2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8000dd6:	fa93 f2a3 	rbit	r2, r3
 8000dda:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000dde:	601a      	str	r2, [r3, #0]
   return(result);
 8000de0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8000dea:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8000dee:	fab3 f283 	clz	r2, r3
 8000df2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000df6:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8000df8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	b2db      	uxtb	r3, r3
 8000e00:	f043 0320 	orr.w	r3, r3, #32
 8000e04:	b2db      	uxtb	r3, r3
 8000e06:	095b      	lsrs	r3, r3, #5
 8000e08:	b2db      	uxtb	r3, r3
 8000e0a:	2b02      	cmp	r3, #2
 8000e0c:	d102      	bne.n	8000e14 <HAL_RCC_ClockConfig+0x4fc>
 8000e0e:	4b3a      	ldr	r3, [pc, #232]	; (8000ef8 <HAL_RCC_ClockConfig+0x5e0>)
 8000e10:	6a1b      	ldr	r3, [r3, #32]
 8000e12:	e001      	b.n	8000e18 <HAL_RCC_ClockConfig+0x500>
 8000e14:	4b38      	ldr	r3, [pc, #224]	; (8000ef8 <HAL_RCC_ClockConfig+0x5e0>)
 8000e16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e18:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000e1c:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e20:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8000e24:	fa92 f1a2 	rbit	r1, r2
 8000e28:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8000e2c:	6011      	str	r1, [r2, #0]
   return(result);
 8000e2e:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8000e32:	6812      	ldr	r2, [r2, #0]
 8000e34:	f8c7 20c0 	str.w	r2, [r7, #192]	; 0xc0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8000e38:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8000e3c:	fab2 f182 	clz	r1, r2
 8000e40:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000e44:	6011      	str	r1, [r2, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8000e46:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000e4a:	6812      	ldr	r2, [r2, #0]
 8000e4c:	b2d2      	uxtb	r2, r2
 8000e4e:	f042 0220 	orr.w	r2, r2, #32
 8000e52:	b2d2      	uxtb	r2, r2
 8000e54:	f002 021f 	and.w	r2, r2, #31
 8000e58:	40d3      	lsrs	r3, r2
 8000e5a:	f003 0301 	and.w	r3, r3, #1
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d174      	bne.n	8000f4c <HAL_RCC_ClockConfig+0x634>
        {
          return HAL_ERROR;
 8000e62:	2301      	movs	r3, #1
 8000e64:	e0fe      	b.n	8001064 <HAL_RCC_ClockConfig+0x74c>
 8000e66:	2302      	movs	r3, #2
 8000e68:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e6c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000e70:	fa93 f2a3 	rbit	r2, r3
 8000e74:	f107 031c 	add.w	r3, r7, #28
 8000e78:	601a      	str	r2, [r3, #0]
   return(result);
 8000e7a:	f107 031c 	add.w	r3, r7, #28
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8000e84:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8000e88:	fab3 f283 	clz	r2, r3
 8000e8c:	f107 0320 	add.w	r3, r7, #32
 8000e90:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8000e92:	f107 0320 	add.w	r3, r7, #32
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	b2db      	uxtb	r3, r3
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */  
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e9a:	f043 0320 	orr.w	r3, r3, #32
 8000e9e:	b2db      	uxtb	r3, r3
 8000ea0:	095b      	lsrs	r3, r3, #5
 8000ea2:	b2db      	uxtb	r3, r3
 8000ea4:	2b01      	cmp	r3, #1
 8000ea6:	d102      	bne.n	8000eae <HAL_RCC_ClockConfig+0x596>
 8000ea8:	4b13      	ldr	r3, [pc, #76]	; (8000ef8 <HAL_RCC_ClockConfig+0x5e0>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	e028      	b.n	8000f00 <HAL_RCC_ClockConfig+0x5e8>
 8000eae:	2302      	movs	r3, #2
 8000eb0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000eb4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8000eb8:	fa93 f2a3 	rbit	r2, r3
 8000ebc:	f107 0314 	add.w	r3, r7, #20
 8000ec0:	601a      	str	r2, [r3, #0]
   return(result);
 8000ec2:	f107 0314 	add.w	r3, r7, #20
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8000ecc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8000ed0:	fab3 f283 	clz	r2, r3
 8000ed4:	f107 0318 	add.w	r3, r7, #24
 8000ed8:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8000eda:	f107 0318 	add.w	r3, r7, #24
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	b2db      	uxtb	r3, r3
 8000ee2:	f043 0320 	orr.w	r3, r3, #32
 8000ee6:	b2db      	uxtb	r3, r3
 8000ee8:	095b      	lsrs	r3, r3, #5
 8000eea:	b2db      	uxtb	r3, r3
 8000eec:	2b02      	cmp	r3, #2
 8000eee:	d105      	bne.n	8000efc <HAL_RCC_ClockConfig+0x5e4>
 8000ef0:	4b01      	ldr	r3, [pc, #4]	; (8000ef8 <HAL_RCC_ClockConfig+0x5e0>)
 8000ef2:	6a1b      	ldr	r3, [r3, #32]
 8000ef4:	e004      	b.n	8000f00 <HAL_RCC_ClockConfig+0x5e8>
 8000ef6:	bf00      	nop
 8000ef8:	40021000 	.word	0x40021000
 8000efc:	4b5c      	ldr	r3, [pc, #368]	; (8001070 <HAL_RCC_ClockConfig+0x758>)
 8000efe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f00:	2202      	movs	r2, #2
 8000f02:	f8c7 20a0 	str.w	r2, [r7, #160]	; 0xa0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f06:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 8000f0a:	fa92 f1a2 	rbit	r1, r2
 8000f0e:	f107 020c 	add.w	r2, r7, #12
 8000f12:	6011      	str	r1, [r2, #0]
   return(result);
 8000f14:	f107 020c 	add.w	r2, r7, #12
 8000f18:	6812      	ldr	r2, [r2, #0]
 8000f1a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8000f1e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8000f22:	fab2 f182 	clz	r1, r2
 8000f26:	f107 0210 	add.w	r2, r7, #16
 8000f2a:	6011      	str	r1, [r2, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8000f2c:	f107 0210 	add.w	r2, r7, #16
 8000f30:	6812      	ldr	r2, [r2, #0]
 8000f32:	b2d2      	uxtb	r2, r2
 8000f34:	f042 0220 	orr.w	r2, r2, #32
 8000f38:	b2d2      	uxtb	r2, r2
 8000f3a:	f002 021f 	and.w	r2, r2, #31
 8000f3e:	40d3      	lsrs	r3, r2
 8000f40:	f003 0301 	and.w	r3, r3, #1
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d101      	bne.n	8000f4c <HAL_RCC_ClockConfig+0x634>
        {
          return HAL_ERROR;
 8000f48:	2301      	movs	r3, #1
 8000f4a:	e08b      	b.n	8001064 <HAL_RCC_ClockConfig+0x74c>
        }
      }

      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8000f4c:	4948      	ldr	r1, [pc, #288]	; (8001070 <HAL_RCC_ClockConfig+0x758>)
 8000f4e:	4b48      	ldr	r3, [pc, #288]	; (8001070 <HAL_RCC_ClockConfig+0x758>)
 8000f50:	685b      	ldr	r3, [r3, #4]
 8000f52:	f023 0203 	bic.w	r2, r3, #3
 8000f56:	1d3b      	adds	r3, r7, #4
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	685b      	ldr	r3, [r3, #4]
 8000f5c:	4313      	orrs	r3, r2
 8000f5e:	604b      	str	r3, [r1, #4]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f60:	f002 fbe8 	bl	8003734 <HAL_GetTick>
 8000f64:	f8c7 012c 	str.w	r0, [r7, #300]	; 0x12c
      
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000f68:	1d3b      	adds	r3, r7, #4
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	685b      	ldr	r3, [r3, #4]
 8000f6e:	2b01      	cmp	r3, #1
 8000f70:	d113      	bne.n	8000f9a <HAL_RCC_ClockConfig+0x682>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000f72:	e00b      	b.n	8000f8c <HAL_RCC_ClockConfig+0x674>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f74:	f002 fbde 	bl	8003734 <HAL_GetTick>
 8000f78:	4602      	mov	r2, r0
 8000f7a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8000f7e:	1ad3      	subs	r3, r2, r3
 8000f80:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f84:	4293      	cmp	r3, r2
 8000f86:	d901      	bls.n	8000f8c <HAL_RCC_ClockConfig+0x674>
          {
            return HAL_TIMEOUT;
 8000f88:	2303      	movs	r3, #3
 8000f8a:	e06b      	b.n	8001064 <HAL_RCC_ClockConfig+0x74c>
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000f8c:	4b38      	ldr	r3, [pc, #224]	; (8001070 <HAL_RCC_ClockConfig+0x758>)
 8000f8e:	685b      	ldr	r3, [r3, #4]
 8000f90:	f003 030c 	and.w	r3, r3, #12
 8000f94:	2b04      	cmp	r3, #4
 8000f96:	d1ed      	bne.n	8000f74 <HAL_RCC_ClockConfig+0x65c>
 8000f98:	e02a      	b.n	8000ff0 <HAL_RCC_ClockConfig+0x6d8>
          {
            return HAL_TIMEOUT;
          }
        }
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000f9a:	1d3b      	adds	r3, r7, #4
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	685b      	ldr	r3, [r3, #4]
 8000fa0:	2b02      	cmp	r3, #2
 8000fa2:	d11f      	bne.n	8000fe4 <HAL_RCC_ClockConfig+0x6cc>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000fa4:	e00b      	b.n	8000fbe <HAL_RCC_ClockConfig+0x6a6>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000fa6:	f002 fbc5 	bl	8003734 <HAL_GetTick>
 8000faa:	4602      	mov	r2, r0
 8000fac:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8000fb0:	1ad3      	subs	r3, r2, r3
 8000fb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8000fb6:	4293      	cmp	r3, r2
 8000fb8:	d901      	bls.n	8000fbe <HAL_RCC_ClockConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8000fba:	2303      	movs	r3, #3
 8000fbc:	e052      	b.n	8001064 <HAL_RCC_ClockConfig+0x74c>
          }
        }
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000fbe:	4b2c      	ldr	r3, [pc, #176]	; (8001070 <HAL_RCC_ClockConfig+0x758>)
 8000fc0:	685b      	ldr	r3, [r3, #4]
 8000fc2:	f003 030c 	and.w	r3, r3, #12
 8000fc6:	2b08      	cmp	r3, #8
 8000fc8:	d1ed      	bne.n	8000fa6 <HAL_RCC_ClockConfig+0x68e>
 8000fca:	e011      	b.n	8000ff0 <HAL_RCC_ClockConfig+0x6d8>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000fcc:	f002 fbb2 	bl	8003734 <HAL_GetTick>
 8000fd0:	4602      	mov	r2, r0
 8000fd2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8000fd6:	1ad3      	subs	r3, r2, r3
 8000fd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8000fdc:	4293      	cmp	r3, r2
 8000fde:	d901      	bls.n	8000fe4 <HAL_RCC_ClockConfig+0x6cc>
          {
            return HAL_TIMEOUT;
 8000fe0:	2303      	movs	r3, #3
 8000fe2:	e03f      	b.n	8001064 <HAL_RCC_ClockConfig+0x74c>
          }
        }
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000fe4:	4b22      	ldr	r3, [pc, #136]	; (8001070 <HAL_RCC_ClockConfig+0x758>)
 8000fe6:	685b      	ldr	r3, [r3, #4]
 8000fe8:	f003 030c 	and.w	r3, r3, #12
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d1ed      	bne.n	8000fcc <HAL_RCC_ClockConfig+0x6b4>
        }
      }      
    } 
    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000ff0:	4920      	ldr	r1, [pc, #128]	; (8001074 <HAL_RCC_ClockConfig+0x75c>)
 8000ff2:	4b20      	ldr	r3, [pc, #128]	; (8001074 <HAL_RCC_ClockConfig+0x75c>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	f023 0207 	bic.w	r2, r3, #7
 8000ffa:	463b      	mov	r3, r7
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	4313      	orrs	r3, r2
 8001000:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001002:	4b1c      	ldr	r3, [pc, #112]	; (8001074 <HAL_RCC_ClockConfig+0x75c>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	f003 0207 	and.w	r2, r3, #7
 800100a:	463b      	mov	r3, r7
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	429a      	cmp	r2, r3
 8001010:	d001      	beq.n	8001016 <HAL_RCC_ClockConfig+0x6fe>
    {
      return HAL_ERROR;
 8001012:	2301      	movs	r3, #1
 8001014:	e026      	b.n	8001064 <HAL_RCC_ClockConfig+0x74c>
    }
  }
  
  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001016:	1d3b      	adds	r3, r7, #4
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	f003 0304 	and.w	r3, r3, #4
 8001020:	2b00      	cmp	r3, #0
 8001022:	d009      	beq.n	8001038 <HAL_RCC_ClockConfig+0x720>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001024:	4912      	ldr	r1, [pc, #72]	; (8001070 <HAL_RCC_ClockConfig+0x758>)
 8001026:	4b12      	ldr	r3, [pc, #72]	; (8001070 <HAL_RCC_ClockConfig+0x758>)
 8001028:	685b      	ldr	r3, [r3, #4]
 800102a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800102e:	1d3b      	adds	r3, r7, #4
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	68db      	ldr	r3, [r3, #12]
 8001034:	4313      	orrs	r3, r2
 8001036:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001038:	1d3b      	adds	r3, r7, #4
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	f003 0308 	and.w	r3, r3, #8
 8001042:	2b00      	cmp	r3, #0
 8001044:	d00a      	beq.n	800105c <HAL_RCC_ClockConfig+0x744>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001046:	490a      	ldr	r1, [pc, #40]	; (8001070 <HAL_RCC_ClockConfig+0x758>)
 8001048:	4b09      	ldr	r3, [pc, #36]	; (8001070 <HAL_RCC_ClockConfig+0x758>)
 800104a:	685b      	ldr	r3, [r3, #4]
 800104c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001050:	1d3b      	adds	r3, r7, #4
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	691b      	ldr	r3, [r3, #16]
 8001056:	00db      	lsls	r3, r3, #3
 8001058:	4313      	orrs	r3, r2
 800105a:	604b      	str	r3, [r1, #4]
  }
  
  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800105c:	2000      	movs	r0, #0
 800105e:	f002 fb3f 	bl	80036e0 <HAL_InitTick>
  
  return HAL_OK;
 8001062:	2300      	movs	r3, #0
}
 8001064:	4618      	mov	r0, r3
 8001066:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	40021000 	.word	0x40021000
 8001074:	40022000 	.word	0x40022000

08001078 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b09a      	sub	sp, #104	; 0x68
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0, tmp_reg = 0;
 8001080:	2300      	movs	r3, #0
 8001082:	667b      	str	r3, [r7, #100]	; 0x64
 8001084:	2300      	movs	r3, #0
 8001086:	663b      	str	r3, [r7, #96]	; 0x60

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	f003 0301 	and.w	r3, r3, #1
 8001090:	2b00      	cmp	r3, #0
 8001092:	f000 80cc 	beq.w	800122e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    {
    /* Enable Power Controller clock */
    __HAL_RCC_PWR_CLK_ENABLE();
 8001096:	4a77      	ldr	r2, [pc, #476]	; (8001274 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8001098:	4b76      	ldr	r3, [pc, #472]	; (8001274 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800109a:	69db      	ldr	r3, [r3, #28]
 800109c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010a0:	61d3      	str	r3, [r2, #28]
 80010a2:	4b74      	ldr	r3, [pc, #464]	; (8001274 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80010a4:	69db      	ldr	r3, [r3, #28]
 80010a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010aa:	60fb      	str	r3, [r7, #12]
 80010ac:	68fb      	ldr	r3, [r7, #12]
    
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR, PWR_CR_DBP);
 80010ae:	4a72      	ldr	r2, [pc, #456]	; (8001278 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80010b0:	4b71      	ldr	r3, [pc, #452]	; (8001278 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010b8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80010ba:	f002 fb3b 	bl	8003734 <HAL_GetTick>
 80010be:	6678      	str	r0, [r7, #100]	; 0x64
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80010c0:	e008      	b.n	80010d4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80010c2:	f002 fb37 	bl	8003734 <HAL_GetTick>
 80010c6:	4602      	mov	r2, r0
 80010c8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80010ca:	1ad3      	subs	r3, r2, r3
 80010cc:	2b64      	cmp	r3, #100	; 0x64
 80010ce:	d901      	bls.n	80010d4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
      {
        return HAL_TIMEOUT;
 80010d0:	2303      	movs	r3, #3
 80010d2:	e0cb      	b.n	800126c <HAL_RCCEx_PeriphCLKConfig+0x1f4>
    SET_BIT(PWR->CR, PWR_CR_DBP);

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80010d4:	4b68      	ldr	r3, [pc, #416]	; (8001278 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d0f0      	beq.n	80010c2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
      {
        return HAL_TIMEOUT;
      }      
    }
    
    tmp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80010e0:	4b64      	ldr	r3, [pc, #400]	; (8001274 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80010e2:	6a1b      	ldr	r3, [r3, #32]
 80010e4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80010e8:	663b      	str	r3, [r7, #96]	; 0x60
    /* Reset the Backup domain only if the RTC Clock source selection is modified */ 
    if((tmp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	685b      	ldr	r3, [r3, #4]
 80010ee:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80010f2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80010f4:	429a      	cmp	r2, r3
 80010f6:	d033      	beq.n	8001160 <HAL_RCCEx_PeriphCLKConfig+0xe8>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80010f8:	4b5e      	ldr	r3, [pc, #376]	; (8001274 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80010fa:	6a1b      	ldr	r3, [r3, #32]
 80010fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001100:	663b      	str	r3, [r7, #96]	; 0x60
 8001102:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001106:	65bb      	str	r3, [r7, #88]	; 0x58
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001108:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800110a:	fa93 f3a3 	rbit	r3, r3
 800110e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8001110:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001112:	657b      	str	r3, [r7, #84]	; 0x54
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001114:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001116:	fab3 f383 	clz	r3, r3
 800111a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return ((uint8_t) result);    /* Add explicit type cast here */
 800111c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800111e:	b2db      	uxtb	r3, r3
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001120:	009b      	lsls	r3, r3, #2
 8001122:	461a      	mov	r2, r3
 8001124:	4b55      	ldr	r3, [pc, #340]	; (800127c <HAL_RCCEx_PeriphCLKConfig+0x204>)
 8001126:	4413      	add	r3, r2
 8001128:	461a      	mov	r2, r3
 800112a:	2301      	movs	r3, #1
 800112c:	6013      	str	r3, [r2, #0]
 800112e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001132:	653b      	str	r3, [r7, #80]	; 0x50
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001134:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001136:	fa93 f3a3 	rbit	r3, r3
 800113a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800113c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800113e:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001140:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001142:	fab3 f383 	clz	r3, r3
 8001146:	637b      	str	r3, [r7, #52]	; 0x34
   return ((uint8_t) result);    /* Add explicit type cast here */
 8001148:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800114a:	b2db      	uxtb	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 800114c:	009b      	lsls	r3, r3, #2
 800114e:	461a      	mov	r2, r3
 8001150:	4b4a      	ldr	r3, [pc, #296]	; (800127c <HAL_RCCEx_PeriphCLKConfig+0x204>)
 8001152:	4413      	add	r3, r2
 8001154:	461a      	mov	r2, r3
 8001156:	2300      	movs	r3, #0
 8001158:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmp_reg;
 800115a:	4a46      	ldr	r2, [pc, #280]	; (8001274 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800115c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800115e:	6213      	str	r3, [r2, #32]
    }

    /* If LSE is selected as RTC clock source, wait for LSE reactivation */
    if ((PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE))
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001168:	d158      	bne.n	800121c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
      /* Get timeout */   
      tickstart = HAL_GetTick();
 800116a:	f002 fae3 	bl	8003734 <HAL_GetTick>
 800116e:	6678      	str	r0, [r7, #100]	; 0x64
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001170:	e00a      	b.n	8001188 <HAL_RCCEx_PeriphCLKConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001172:	f002 fadf 	bl	8003734 <HAL_GetTick>
 8001176:	4602      	mov	r2, r0
 8001178:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800117a:	1ad3      	subs	r3, r2, r3
 800117c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001180:	4293      	cmp	r3, r2
 8001182:	d901      	bls.n	8001188 <HAL_RCCEx_PeriphCLKConfig+0x110>
        {
          return HAL_TIMEOUT;
 8001184:	2303      	movs	r3, #3
 8001186:	e071      	b.n	800126c <HAL_RCCEx_PeriphCLKConfig+0x1f4>
 8001188:	2302      	movs	r3, #2
 800118a:	64bb      	str	r3, [r7, #72]	; 0x48
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800118c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800118e:	fa93 f3a3 	rbit	r3, r3
 8001192:	623b      	str	r3, [r7, #32]
   return(result);
 8001194:	6a3b      	ldr	r3, [r7, #32]
 8001196:	65fb      	str	r3, [r7, #92]	; 0x5c
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001198:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800119a:	fab3 f383 	clz	r3, r3
 800119e:	627b      	str	r3, [r7, #36]	; 0x24
   return ((uint8_t) result);    /* Add explicit type cast here */
 80011a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011a2:	b2db      	uxtb	r3, r3
    {
      /* Get timeout */   
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80011a8:	b2db      	uxtb	r3, r3
 80011aa:	095b      	lsrs	r3, r3, #5
 80011ac:	b2db      	uxtb	r3, r3
 80011ae:	2b01      	cmp	r3, #1
 80011b0:	d102      	bne.n	80011b8 <HAL_RCCEx_PeriphCLKConfig+0x140>
 80011b2:	4b30      	ldr	r3, [pc, #192]	; (8001274 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	e019      	b.n	80011ec <HAL_RCCEx_PeriphCLKConfig+0x174>
 80011b8:	2302      	movs	r3, #2
 80011ba:	643b      	str	r3, [r7, #64]	; 0x40
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80011be:	fa93 f3a3 	rbit	r3, r3
 80011c2:	61bb      	str	r3, [r7, #24]
   return(result);
 80011c4:	69bb      	ldr	r3, [r7, #24]
 80011c6:	64fb      	str	r3, [r7, #76]	; 0x4c
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80011c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80011ca:	fab3 f383 	clz	r3, r3
 80011ce:	61fb      	str	r3, [r7, #28]
   return ((uint8_t) result);    /* Add explicit type cast here */
 80011d0:	69fb      	ldr	r3, [r7, #28]
 80011d2:	b2db      	uxtb	r3, r3
 80011d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80011d8:	b2db      	uxtb	r3, r3
 80011da:	095b      	lsrs	r3, r3, #5
 80011dc:	b2db      	uxtb	r3, r3
 80011de:	2b02      	cmp	r3, #2
 80011e0:	d102      	bne.n	80011e8 <HAL_RCCEx_PeriphCLKConfig+0x170>
 80011e2:	4b24      	ldr	r3, [pc, #144]	; (8001274 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80011e4:	6a1b      	ldr	r3, [r3, #32]
 80011e6:	e001      	b.n	80011ec <HAL_RCCEx_PeriphCLKConfig+0x174>
 80011e8:	4b22      	ldr	r3, [pc, #136]	; (8001274 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80011ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011ec:	2202      	movs	r2, #2
 80011ee:	63fa      	str	r2, [r7, #60]	; 0x3c
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011f0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80011f2:	fa92 f2a2 	rbit	r2, r2
 80011f6:	613a      	str	r2, [r7, #16]
   return(result);
 80011f8:	693a      	ldr	r2, [r7, #16]
 80011fa:	647a      	str	r2, [r7, #68]	; 0x44
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80011fc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80011fe:	fab2 f282 	clz	r2, r2
 8001202:	617a      	str	r2, [r7, #20]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8001204:	697a      	ldr	r2, [r7, #20]
 8001206:	b2d2      	uxtb	r2, r2
 8001208:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800120c:	b2d2      	uxtb	r2, r2
 800120e:	f002 021f 	and.w	r2, r2, #31
 8001212:	40d3      	lsrs	r3, r2
 8001214:	f003 0301 	and.w	r3, r3, #1
 8001218:	2b00      	cmp	r3, #0
 800121a:	d0aa      	beq.n	8001172 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          return HAL_TIMEOUT;
        }      
      }  
    }

    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800121c:	4915      	ldr	r1, [pc, #84]	; (8001274 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800121e:	4b15      	ldr	r3, [pc, #84]	; (8001274 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8001220:	6a1b      	ldr	r3, [r3, #32]
 8001222:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	685b      	ldr	r3, [r3, #4]
 800122a:	4313      	orrs	r3, r2
 800122c:	620b      	str	r3, [r1, #32]
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	f003 0302 	and.w	r3, r3, #2
 8001236:	2b00      	cmp	r3, #0
 8001238:	d008      	beq.n	800124c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800123a:	490e      	ldr	r1, [pc, #56]	; (8001274 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800123c:	4b0d      	ldr	r3, [pc, #52]	; (8001274 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	689b      	ldr	r3, [r3, #8]
 8001248:	4313      	orrs	r3, r2
 800124a:	604b      	str	r3, [r1, #4]
#endif /* STM32F105xC || STM32F107xC */

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || \
    defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	f003 0310 	and.w	r3, r3, #16
 8001254:	2b00      	cmp	r3, #0
 8001256:	d008      	beq.n	800126a <HAL_RCCEx_PeriphCLKConfig+0x1f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001258:	4906      	ldr	r1, [pc, #24]	; (8001274 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800125a:	4b06      	ldr	r3, [pc, #24]	; (8001274 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800125c:	685b      	ldr	r3, [r3, #4]
 800125e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	68db      	ldr	r3, [r3, #12]
 8001266:	4313      	orrs	r3, r2
 8001268:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800126a:	2300      	movs	r3, #0
}
 800126c:	4618      	mov	r0, r3
 800126e:	3768      	adds	r7, #104	; 0x68
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}
 8001274:	40021000 	.word	0x40021000
 8001278:	40007000 	.word	0x40007000
 800127c:	42420400 	.word	0x42420400

08001280 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL is not disabled when USB OTG FS clock is enabled (specific to devices with USB FS)
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001280:	b590      	push	{r4, r7, lr}
 8001282:	f5ad 7d7d 	sub.w	sp, sp, #1012	; 0x3f4
 8001286:	af00      	add	r7, sp, #0
 8001288:	1d3b      	adds	r3, r7, #4
 800128a:	6018      	str	r0, [r3, #0]
   uint32_t tickstart = 0;
 800128c:	2300      	movs	r3, #0
 800128e:	f8c7 33ec 	str.w	r3, [r7, #1004]	; 0x3ec
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001292:	1d3b      	adds	r3, r7, #4
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	f003 0301 	and.w	r3, r3, #1
 800129c:	2b00      	cmp	r3, #0
 800129e:	f000 8265 	beq.w	800176c <HAL_RCC_OscConfig+0x4ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80012a2:	4bb4      	ldr	r3, [pc, #720]	; (8001574 <HAL_RCC_OscConfig+0x2f4>)
 80012a4:	685b      	ldr	r3, [r3, #4]
 80012a6:	f003 030c 	and.w	r3, r3, #12
 80012aa:	2b04      	cmp	r3, #4
 80012ac:	d00d      	beq.n	80012ca <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80012ae:	4bb1      	ldr	r3, [pc, #708]	; (8001574 <HAL_RCC_OscConfig+0x2f4>)
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	f003 030c 	and.w	r3, r3, #12
 80012b6:	2b08      	cmp	r3, #8
 80012b8:	f040 808a 	bne.w	80013d0 <HAL_RCC_OscConfig+0x150>
 80012bc:	4bad      	ldr	r3, [pc, #692]	; (8001574 <HAL_RCC_OscConfig+0x2f4>)
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	f000 8083 	beq.w	80013d0 <HAL_RCC_OscConfig+0x150>
 80012ca:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80012ce:	f8c7 339c 	str.w	r3, [r7, #924]	; 0x39c
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012d2:	f8d7 339c 	ldr.w	r3, [r7, #924]	; 0x39c
 80012d6:	fa93 f2a3 	rbit	r2, r3
 80012da:	f507 73fa 	add.w	r3, r7, #500	; 0x1f4
 80012de:	601a      	str	r2, [r3, #0]
   return(result);
 80012e0:	f507 73fa 	add.w	r3, r7, #500	; 0x1f4
 80012e4:	681a      	ldr	r2, [r3, #0]
 80012e6:	f507 73fe 	add.w	r3, r7, #508	; 0x1fc
 80012ea:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80012ec:	f507 73fe 	add.w	r3, r7, #508	; 0x1fc
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	fab3 f283 	clz	r2, r3
 80012f6:	f507 73fc 	add.w	r3, r7, #504	; 0x1f8
 80012fa:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 80012fc:	f507 73fc 	add.w	r3, r7, #504	; 0x1f8
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	b2db      	uxtb	r3, r3
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState != RCC_HSE_ON) && (RCC_OscInitStruct->HSEState != RCC_HSE_BYPASS))
 8001304:	f043 0320 	orr.w	r3, r3, #32
 8001308:	b2db      	uxtb	r3, r3
 800130a:	095b      	lsrs	r3, r3, #5
 800130c:	b2db      	uxtb	r3, r3
 800130e:	2b01      	cmp	r3, #1
 8001310:	d102      	bne.n	8001318 <HAL_RCC_OscConfig+0x98>
 8001312:	4b98      	ldr	r3, [pc, #608]	; (8001574 <HAL_RCC_OscConfig+0x2f4>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	e026      	b.n	8001366 <HAL_RCC_OscConfig+0xe6>
 8001318:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800131c:	f8c7 3394 	str.w	r3, [r7, #916]	; 0x394
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001320:	f8d7 3394 	ldr.w	r3, [r7, #916]	; 0x394
 8001324:	fa93 f2a3 	rbit	r2, r3
 8001328:	f507 73f6 	add.w	r3, r7, #492	; 0x1ec
 800132c:	601a      	str	r2, [r3, #0]
   return(result);
 800132e:	f507 73f6 	add.w	r3, r7, #492	; 0x1ec
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	f8c7 33a0 	str.w	r3, [r7, #928]	; 0x3a0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001338:	f8d7 33a0 	ldr.w	r3, [r7, #928]	; 0x3a0
 800133c:	fab3 f283 	clz	r2, r3
 8001340:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 8001344:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8001346:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	b2db      	uxtb	r3, r3
 800134e:	f043 0320 	orr.w	r3, r3, #32
 8001352:	b2db      	uxtb	r3, r3
 8001354:	095b      	lsrs	r3, r3, #5
 8001356:	b2db      	uxtb	r3, r3
 8001358:	2b02      	cmp	r3, #2
 800135a:	d102      	bne.n	8001362 <HAL_RCC_OscConfig+0xe2>
 800135c:	4b85      	ldr	r3, [pc, #532]	; (8001574 <HAL_RCC_OscConfig+0x2f4>)
 800135e:	6a1b      	ldr	r3, [r3, #32]
 8001360:	e001      	b.n	8001366 <HAL_RCC_OscConfig+0xe6>
 8001362:	4b84      	ldr	r3, [pc, #528]	; (8001574 <HAL_RCC_OscConfig+0x2f4>)
 8001364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001366:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800136a:	f8c7 238c 	str.w	r2, [r7, #908]	; 0x38c
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800136e:	f8d7 238c 	ldr.w	r2, [r7, #908]	; 0x38c
 8001372:	fa92 f1a2 	rbit	r1, r2
 8001376:	f507 72f2 	add.w	r2, r7, #484	; 0x1e4
 800137a:	6011      	str	r1, [r2, #0]
   return(result);
 800137c:	f507 72f2 	add.w	r2, r7, #484	; 0x1e4
 8001380:	6812      	ldr	r2, [r2, #0]
 8001382:	f8c7 2398 	str.w	r2, [r7, #920]	; 0x398
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001386:	f8d7 2398 	ldr.w	r2, [r7, #920]	; 0x398
 800138a:	fab2 f182 	clz	r1, r2
 800138e:	f507 72f4 	add.w	r2, r7, #488	; 0x1e8
 8001392:	6011      	str	r1, [r2, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8001394:	f507 72f4 	add.w	r2, r7, #488	; 0x1e8
 8001398:	6812      	ldr	r2, [r2, #0]
 800139a:	b2d2      	uxtb	r2, r2
 800139c:	f042 0220 	orr.w	r2, r2, #32
 80013a0:	b2d2      	uxtb	r2, r2
 80013a2:	f002 021f 	and.w	r2, r2, #31
 80013a6:	40d3      	lsrs	r3, r2
 80013a8:	f003 0301 	and.w	r3, r3, #1
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	f000 81dc 	beq.w	800176a <HAL_RCC_OscConfig+0x4ea>
 80013b2:	1d3b      	adds	r3, r7, #4
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	2b01      	cmp	r3, #1
 80013ba:	f000 81d6 	beq.w	800176a <HAL_RCC_OscConfig+0x4ea>
 80013be:	1d3b      	adds	r3, r7, #4
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	685b      	ldr	r3, [r3, #4]
 80013c4:	2b05      	cmp	r3, #5
 80013c6:	f000 81d0 	beq.w	800176a <HAL_RCC_OscConfig+0x4ea>
      {
        return HAL_ERROR;
 80013ca:	2301      	movs	r3, #1
 80013cc:	f001 bac7 	b.w	800295e <HAL_RCC_OscConfig+0x16de>
      }
    }
    else
    {
      /* Reset HSEON and HSEBYP bits before configuring the HSE --------------*/
      __HAL_RCC_HSE_CONFIG(RCC_HSE_OFF);
 80013d0:	4a68      	ldr	r2, [pc, #416]	; (8001574 <HAL_RCC_OscConfig+0x2f4>)
 80013d2:	4b68      	ldr	r3, [pc, #416]	; (8001574 <HAL_RCC_OscConfig+0x2f4>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013da:	6013      	str	r3, [r2, #0]
 80013dc:	4a65      	ldr	r2, [pc, #404]	; (8001574 <HAL_RCC_OscConfig+0x2f4>)
 80013de:	4b65      	ldr	r3, [pc, #404]	; (8001574 <HAL_RCC_OscConfig+0x2f4>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013e6:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013e8:	f002 f9a4 	bl	8003734 <HAL_GetTick>
 80013ec:	f8c7 03ec 	str.w	r0, [r7, #1004]	; 0x3ec
      
      /* Wait till HSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013f0:	e00c      	b.n	800140c <HAL_RCC_OscConfig+0x18c>
      {
        if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013f2:	f002 f99f 	bl	8003734 <HAL_GetTick>
 80013f6:	4602      	mov	r2, r0
 80013f8:	f8d7 33ec 	ldr.w	r3, [r7, #1004]	; 0x3ec
 80013fc:	1ad3      	subs	r3, r2, r3
 80013fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8001402:	4293      	cmp	r3, r2
 8001404:	d902      	bls.n	800140c <HAL_RCC_OscConfig+0x18c>
        {
          return HAL_TIMEOUT;
 8001406:	2303      	movs	r3, #3
 8001408:	f001 baa9 	b.w	800295e <HAL_RCC_OscConfig+0x16de>
 800140c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001410:	f8c7 33e4 	str.w	r3, [r7, #996]	; 0x3e4
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001414:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 8001418:	fa93 f2a3 	rbit	r2, r3
 800141c:	f507 73ee 	add.w	r3, r7, #476	; 0x1dc
 8001420:	601a      	str	r2, [r3, #0]
   return(result);
 8001422:	f507 73ee 	add.w	r3, r7, #476	; 0x1dc
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f8c7 3390 	str.w	r3, [r7, #912]	; 0x390
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800142c:	f8d7 3390 	ldr.w	r3, [r7, #912]	; 0x390
 8001430:	fab3 f283 	clz	r2, r3
 8001434:	f507 73f0 	add.w	r3, r7, #480	; 0x1e0
 8001438:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 800143a:	f507 73f0 	add.w	r3, r7, #480	; 0x1e0
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	b2db      	uxtb	r3, r3
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till HSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001442:	f043 0320 	orr.w	r3, r3, #32
 8001446:	b2db      	uxtb	r3, r3
 8001448:	095b      	lsrs	r3, r3, #5
 800144a:	b2db      	uxtb	r3, r3
 800144c:	2b01      	cmp	r3, #1
 800144e:	d102      	bne.n	8001456 <HAL_RCC_OscConfig+0x1d6>
 8001450:	4b48      	ldr	r3, [pc, #288]	; (8001574 <HAL_RCC_OscConfig+0x2f4>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	e026      	b.n	80014a4 <HAL_RCC_OscConfig+0x224>
 8001456:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800145a:	f8c7 33dc 	str.w	r3, [r7, #988]	; 0x3dc
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800145e:	f8d7 33dc 	ldr.w	r3, [r7, #988]	; 0x3dc
 8001462:	fa93 f2a3 	rbit	r2, r3
 8001466:	f507 73ea 	add.w	r3, r7, #468	; 0x1d4
 800146a:	601a      	str	r2, [r3, #0]
   return(result);
 800146c:	f507 73ea 	add.w	r3, r7, #468	; 0x1d4
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f8c7 33e8 	str.w	r3, [r7, #1000]	; 0x3e8
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001476:	f8d7 33e8 	ldr.w	r3, [r7, #1000]	; 0x3e8
 800147a:	fab3 f283 	clz	r2, r3
 800147e:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8001482:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8001484:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	b2db      	uxtb	r3, r3
 800148c:	f043 0320 	orr.w	r3, r3, #32
 8001490:	b2db      	uxtb	r3, r3
 8001492:	095b      	lsrs	r3, r3, #5
 8001494:	b2db      	uxtb	r3, r3
 8001496:	2b02      	cmp	r3, #2
 8001498:	d102      	bne.n	80014a0 <HAL_RCC_OscConfig+0x220>
 800149a:	4b36      	ldr	r3, [pc, #216]	; (8001574 <HAL_RCC_OscConfig+0x2f4>)
 800149c:	6a1b      	ldr	r3, [r3, #32]
 800149e:	e001      	b.n	80014a4 <HAL_RCC_OscConfig+0x224>
 80014a0:	4b34      	ldr	r3, [pc, #208]	; (8001574 <HAL_RCC_OscConfig+0x2f4>)
 80014a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014a4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80014a8:	f8c7 23d4 	str.w	r2, [r7, #980]	; 0x3d4
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014ac:	f8d7 23d4 	ldr.w	r2, [r7, #980]	; 0x3d4
 80014b0:	fa92 f1a2 	rbit	r1, r2
 80014b4:	f507 72e6 	add.w	r2, r7, #460	; 0x1cc
 80014b8:	6011      	str	r1, [r2, #0]
   return(result);
 80014ba:	f507 72e6 	add.w	r2, r7, #460	; 0x1cc
 80014be:	6812      	ldr	r2, [r2, #0]
 80014c0:	f8c7 23e0 	str.w	r2, [r7, #992]	; 0x3e0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80014c4:	f8d7 23e0 	ldr.w	r2, [r7, #992]	; 0x3e0
 80014c8:	fab2 f182 	clz	r1, r2
 80014cc:	f507 72e8 	add.w	r2, r7, #464	; 0x1d0
 80014d0:	6011      	str	r1, [r2, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 80014d2:	f507 72e8 	add.w	r2, r7, #464	; 0x1d0
 80014d6:	6812      	ldr	r2, [r2, #0]
 80014d8:	b2d2      	uxtb	r2, r2
 80014da:	f042 0220 	orr.w	r2, r2, #32
 80014de:	b2d2      	uxtb	r2, r2
 80014e0:	f002 021f 	and.w	r2, r2, #31
 80014e4:	40d3      	lsrs	r3, r2
 80014e6:	f003 0301 	and.w	r3, r3, #1
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d181      	bne.n	80013f2 <HAL_RCC_OscConfig+0x172>
          return HAL_TIMEOUT;
        }
      }
      
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014ee:	4a21      	ldr	r2, [pc, #132]	; (8001574 <HAL_RCC_OscConfig+0x2f4>)
 80014f0:	4b20      	ldr	r3, [pc, #128]	; (8001574 <HAL_RCC_OscConfig+0x2f4>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014f8:	6013      	str	r3, [r2, #0]
 80014fa:	1d3b      	adds	r3, r7, #4
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	685b      	ldr	r3, [r3, #4]
 8001500:	2b01      	cmp	r3, #1
 8001502:	d10c      	bne.n	800151e <HAL_RCC_OscConfig+0x29e>
 8001504:	4a1b      	ldr	r2, [pc, #108]	; (8001574 <HAL_RCC_OscConfig+0x2f4>)
 8001506:	4b1b      	ldr	r3, [pc, #108]	; (8001574 <HAL_RCC_OscConfig+0x2f4>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800150e:	6013      	str	r3, [r2, #0]
 8001510:	4a18      	ldr	r2, [pc, #96]	; (8001574 <HAL_RCC_OscConfig+0x2f4>)
 8001512:	4b18      	ldr	r3, [pc, #96]	; (8001574 <HAL_RCC_OscConfig+0x2f4>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800151a:	6013      	str	r3, [r2, #0]
 800151c:	e011      	b.n	8001542 <HAL_RCC_OscConfig+0x2c2>
 800151e:	1d3b      	adds	r3, r7, #4
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	2b05      	cmp	r3, #5
 8001526:	d106      	bne.n	8001536 <HAL_RCC_OscConfig+0x2b6>
 8001528:	4a13      	ldr	r2, [pc, #76]	; (8001578 <HAL_RCC_OscConfig+0x2f8>)
 800152a:	1d3b      	adds	r3, r7, #4
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	685b      	ldr	r3, [r3, #4]
 8001530:	b2db      	uxtb	r3, r3
 8001532:	7013      	strb	r3, [r2, #0]
 8001534:	e005      	b.n	8001542 <HAL_RCC_OscConfig+0x2c2>
 8001536:	4a0f      	ldr	r2, [pc, #60]	; (8001574 <HAL_RCC_OscConfig+0x2f4>)
 8001538:	4b0e      	ldr	r3, [pc, #56]	; (8001574 <HAL_RCC_OscConfig+0x2f4>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001540:	6013      	str	r3, [r2, #0]
      
      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001542:	1d3b      	adds	r3, r7, #4
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	685b      	ldr	r3, [r3, #4]
 8001548:	2b00      	cmp	r3, #0
 800154a:	f000 808a 	beq.w	8001662 <HAL_RCC_OscConfig+0x3e2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800154e:	f002 f8f1 	bl	8003734 <HAL_GetTick>
 8001552:	f8c7 03ec 	str.w	r0, [r7, #1004]	; 0x3ec
        
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001556:	e011      	b.n	800157c <HAL_RCC_OscConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001558:	f002 f8ec 	bl	8003734 <HAL_GetTick>
 800155c:	4602      	mov	r2, r0
 800155e:	f8d7 33ec 	ldr.w	r3, [r7, #1004]	; 0x3ec
 8001562:	1ad3      	subs	r3, r2, r3
 8001564:	f241 3288 	movw	r2, #5000	; 0x1388
 8001568:	4293      	cmp	r3, r2
 800156a:	d907      	bls.n	800157c <HAL_RCC_OscConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 800156c:	2303      	movs	r3, #3
 800156e:	f001 b9f6 	b.w	800295e <HAL_RCC_OscConfig+0x16de>
 8001572:	bf00      	nop
 8001574:	40021000 	.word	0x40021000
 8001578:	40021002 	.word	0x40021002
 800157c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001580:	f8c7 33cc 	str.w	r3, [r7, #972]	; 0x3cc
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001584:	f8d7 33cc 	ldr.w	r3, [r7, #972]	; 0x3cc
 8001588:	fa93 f2a3 	rbit	r2, r3
 800158c:	f507 73e2 	add.w	r3, r7, #452	; 0x1c4
 8001590:	601a      	str	r2, [r3, #0]
   return(result);
 8001592:	f507 73e2 	add.w	r3, r7, #452	; 0x1c4
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f8c7 33d8 	str.w	r3, [r7, #984]	; 0x3d8
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800159c:	f8d7 33d8 	ldr.w	r3, [r7, #984]	; 0x3d8
 80015a0:	fab3 f283 	clz	r2, r3
 80015a4:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 80015a8:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 80015aa:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	b2db      	uxtb	r3, r3
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
        
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015b2:	f043 0320 	orr.w	r3, r3, #32
 80015b6:	b2db      	uxtb	r3, r3
 80015b8:	095b      	lsrs	r3, r3, #5
 80015ba:	b2db      	uxtb	r3, r3
 80015bc:	2b01      	cmp	r3, #1
 80015be:	d102      	bne.n	80015c6 <HAL_RCC_OscConfig+0x346>
 80015c0:	4bb3      	ldr	r3, [pc, #716]	; (8001890 <HAL_RCC_OscConfig+0x610>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	e026      	b.n	8001614 <HAL_RCC_OscConfig+0x394>
 80015c6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80015ca:	f8c7 33c4 	str.w	r3, [r7, #964]	; 0x3c4
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015ce:	f8d7 33c4 	ldr.w	r3, [r7, #964]	; 0x3c4
 80015d2:	fa93 f2a3 	rbit	r2, r3
 80015d6:	f507 73de 	add.w	r3, r7, #444	; 0x1bc
 80015da:	601a      	str	r2, [r3, #0]
   return(result);
 80015dc:	f507 73de 	add.w	r3, r7, #444	; 0x1bc
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f8c7 33d0 	str.w	r3, [r7, #976]	; 0x3d0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80015e6:	f8d7 33d0 	ldr.w	r3, [r7, #976]	; 0x3d0
 80015ea:	fab3 f283 	clz	r2, r3
 80015ee:	f507 73e0 	add.w	r3, r7, #448	; 0x1c0
 80015f2:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 80015f4:	f507 73e0 	add.w	r3, r7, #448	; 0x1c0
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	b2db      	uxtb	r3, r3
 80015fc:	f043 0320 	orr.w	r3, r3, #32
 8001600:	b2db      	uxtb	r3, r3
 8001602:	095b      	lsrs	r3, r3, #5
 8001604:	b2db      	uxtb	r3, r3
 8001606:	2b02      	cmp	r3, #2
 8001608:	d102      	bne.n	8001610 <HAL_RCC_OscConfig+0x390>
 800160a:	4ba1      	ldr	r3, [pc, #644]	; (8001890 <HAL_RCC_OscConfig+0x610>)
 800160c:	6a1b      	ldr	r3, [r3, #32]
 800160e:	e001      	b.n	8001614 <HAL_RCC_OscConfig+0x394>
 8001610:	4b9f      	ldr	r3, [pc, #636]	; (8001890 <HAL_RCC_OscConfig+0x610>)
 8001612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001614:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001618:	f8c7 23bc 	str.w	r2, [r7, #956]	; 0x3bc
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800161c:	f8d7 23bc 	ldr.w	r2, [r7, #956]	; 0x3bc
 8001620:	fa92 f1a2 	rbit	r1, r2
 8001624:	f507 72da 	add.w	r2, r7, #436	; 0x1b4
 8001628:	6011      	str	r1, [r2, #0]
   return(result);
 800162a:	f507 72da 	add.w	r2, r7, #436	; 0x1b4
 800162e:	6812      	ldr	r2, [r2, #0]
 8001630:	f8c7 23c8 	str.w	r2, [r7, #968]	; 0x3c8
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001634:	f8d7 23c8 	ldr.w	r2, [r7, #968]	; 0x3c8
 8001638:	fab2 f182 	clz	r1, r2
 800163c:	f507 72dc 	add.w	r2, r7, #440	; 0x1b8
 8001640:	6011      	str	r1, [r2, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8001642:	f507 72dc 	add.w	r2, r7, #440	; 0x1b8
 8001646:	6812      	ldr	r2, [r2, #0]
 8001648:	b2d2      	uxtb	r2, r2
 800164a:	f042 0220 	orr.w	r2, r2, #32
 800164e:	b2d2      	uxtb	r2, r2
 8001650:	f002 021f 	and.w	r2, r2, #31
 8001654:	40d3      	lsrs	r3, r2
 8001656:	f003 0301 	and.w	r3, r3, #1
 800165a:	2b00      	cmp	r3, #0
 800165c:	f43f af7c 	beq.w	8001558 <HAL_RCC_OscConfig+0x2d8>
 8001660:	e084      	b.n	800176c <HAL_RCC_OscConfig+0x4ec>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001662:	f002 f867 	bl	8003734 <HAL_GetTick>
 8001666:	f8c7 03ec 	str.w	r0, [r7, #1004]	; 0x3ec
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800166a:	e00c      	b.n	8001686 <HAL_RCC_OscConfig+0x406>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800166c:	f002 f862 	bl	8003734 <HAL_GetTick>
 8001670:	4602      	mov	r2, r0
 8001672:	f8d7 33ec 	ldr.w	r3, [r7, #1004]	; 0x3ec
 8001676:	1ad3      	subs	r3, r2, r3
 8001678:	f241 3288 	movw	r2, #5000	; 0x1388
 800167c:	4293      	cmp	r3, r2
 800167e:	d902      	bls.n	8001686 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001680:	2303      	movs	r3, #3
 8001682:	f001 b96c 	b.w	800295e <HAL_RCC_OscConfig+0x16de>
 8001686:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800168a:	f8c7 33b4 	str.w	r3, [r7, #948]	; 0x3b4
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800168e:	f8d7 33b4 	ldr.w	r3, [r7, #948]	; 0x3b4
 8001692:	fa93 f2a3 	rbit	r2, r3
 8001696:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 800169a:	601a      	str	r2, [r3, #0]
   return(result);
 800169c:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f8c7 33c0 	str.w	r3, [r7, #960]	; 0x3c0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80016a6:	f8d7 33c0 	ldr.w	r3, [r7, #960]	; 0x3c0
 80016aa:	fab3 f283 	clz	r2, r3
 80016ae:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 80016b2:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 80016b4:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	b2db      	uxtb	r3, r3
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016bc:	f043 0320 	orr.w	r3, r3, #32
 80016c0:	b2db      	uxtb	r3, r3
 80016c2:	095b      	lsrs	r3, r3, #5
 80016c4:	b2db      	uxtb	r3, r3
 80016c6:	2b01      	cmp	r3, #1
 80016c8:	d102      	bne.n	80016d0 <HAL_RCC_OscConfig+0x450>
 80016ca:	4b71      	ldr	r3, [pc, #452]	; (8001890 <HAL_RCC_OscConfig+0x610>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	e026      	b.n	800171e <HAL_RCC_OscConfig+0x49e>
 80016d0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80016d4:	f8c7 33ac 	str.w	r3, [r7, #940]	; 0x3ac
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016d8:	f8d7 33ac 	ldr.w	r3, [r7, #940]	; 0x3ac
 80016dc:	fa93 f2a3 	rbit	r2, r3
 80016e0:	f507 73d2 	add.w	r3, r7, #420	; 0x1a4
 80016e4:	601a      	str	r2, [r3, #0]
   return(result);
 80016e6:	f507 73d2 	add.w	r3, r7, #420	; 0x1a4
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f8c7 33b8 	str.w	r3, [r7, #952]	; 0x3b8
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80016f0:	f8d7 33b8 	ldr.w	r3, [r7, #952]	; 0x3b8
 80016f4:	fab3 f283 	clz	r2, r3
 80016f8:	f507 73d4 	add.w	r3, r7, #424	; 0x1a8
 80016fc:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 80016fe:	f507 73d4 	add.w	r3, r7, #424	; 0x1a8
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	b2db      	uxtb	r3, r3
 8001706:	f043 0320 	orr.w	r3, r3, #32
 800170a:	b2db      	uxtb	r3, r3
 800170c:	095b      	lsrs	r3, r3, #5
 800170e:	b2db      	uxtb	r3, r3
 8001710:	2b02      	cmp	r3, #2
 8001712:	d102      	bne.n	800171a <HAL_RCC_OscConfig+0x49a>
 8001714:	4b5e      	ldr	r3, [pc, #376]	; (8001890 <HAL_RCC_OscConfig+0x610>)
 8001716:	6a1b      	ldr	r3, [r3, #32]
 8001718:	e001      	b.n	800171e <HAL_RCC_OscConfig+0x49e>
 800171a:	4b5d      	ldr	r3, [pc, #372]	; (8001890 <HAL_RCC_OscConfig+0x610>)
 800171c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800171e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001722:	f8c7 23a4 	str.w	r2, [r7, #932]	; 0x3a4
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001726:	f8d7 23a4 	ldr.w	r2, [r7, #932]	; 0x3a4
 800172a:	fa92 f1a2 	rbit	r1, r2
 800172e:	f507 72ce 	add.w	r2, r7, #412	; 0x19c
 8001732:	6011      	str	r1, [r2, #0]
   return(result);
 8001734:	f507 72ce 	add.w	r2, r7, #412	; 0x19c
 8001738:	6812      	ldr	r2, [r2, #0]
 800173a:	f8c7 23b0 	str.w	r2, [r7, #944]	; 0x3b0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800173e:	f8d7 23b0 	ldr.w	r2, [r7, #944]	; 0x3b0
 8001742:	fab2 f182 	clz	r1, r2
 8001746:	f507 72d0 	add.w	r2, r7, #416	; 0x1a0
 800174a:	6011      	str	r1, [r2, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 800174c:	f507 72d0 	add.w	r2, r7, #416	; 0x1a0
 8001750:	6812      	ldr	r2, [r2, #0]
 8001752:	b2d2      	uxtb	r2, r2
 8001754:	f042 0220 	orr.w	r2, r2, #32
 8001758:	b2d2      	uxtb	r2, r2
 800175a:	f002 021f 	and.w	r2, r2, #31
 800175e:	40d3      	lsrs	r3, r2
 8001760:	f003 0301 	and.w	r3, r3, #1
 8001764:	2b00      	cmp	r3, #0
 8001766:	d181      	bne.n	800166c <HAL_RCC_OscConfig+0x3ec>
 8001768:	e000      	b.n	800176c <HAL_RCC_OscConfig+0x4ec>
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState != RCC_HSE_ON) && (RCC_OscInitStruct->HSEState != RCC_HSE_BYPASS))
 800176a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800176c:	1d3b      	adds	r3, r7, #4
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f003 0302 	and.w	r3, r3, #2
 8001776:	2b00      	cmp	r3, #0
 8001778:	f000 8220 	beq.w	8001bbc <HAL_RCC_OscConfig+0x93c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800177c:	4b44      	ldr	r3, [pc, #272]	; (8001890 <HAL_RCC_OscConfig+0x610>)
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	f003 030c 	and.w	r3, r3, #12
 8001784:	2b00      	cmp	r3, #0
 8001786:	d00d      	beq.n	80017a4 <HAL_RCC_OscConfig+0x524>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001788:	4b41      	ldr	r3, [pc, #260]	; (8001890 <HAL_RCC_OscConfig+0x610>)
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	f003 030c 	and.w	r3, r3, #12
 8001790:	2b08      	cmp	r3, #8
 8001792:	f040 80a5 	bne.w	80018e0 <HAL_RCC_OscConfig+0x660>
 8001796:	4b3e      	ldr	r3, [pc, #248]	; (8001890 <HAL_RCC_OscConfig+0x610>)
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800179e:	2b00      	cmp	r3, #0
 80017a0:	f040 809e 	bne.w	80018e0 <HAL_RCC_OscConfig+0x660>
 80017a4:	2302      	movs	r3, #2
 80017a6:	f8c7 333c 	str.w	r3, [r7, #828]	; 0x33c
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017aa:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
 80017ae:	fa93 f2a3 	rbit	r2, r3
 80017b2:	f507 73ca 	add.w	r3, r7, #404	; 0x194
 80017b6:	601a      	str	r2, [r3, #0]
   return(result);
 80017b8:	f507 73ca 	add.w	r3, r7, #404	; 0x194
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f8c7 33a8 	str.w	r3, [r7, #936]	; 0x3a8
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80017c2:	f8d7 33a8 	ldr.w	r3, [r7, #936]	; 0x3a8
 80017c6:	fab3 f283 	clz	r2, r3
 80017ca:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 80017ce:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 80017d0:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	b2db      	uxtb	r3, r3
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017d8:	f043 0320 	orr.w	r3, r3, #32
 80017dc:	b2db      	uxtb	r3, r3
 80017de:	095b      	lsrs	r3, r3, #5
 80017e0:	b2db      	uxtb	r3, r3
 80017e2:	2b01      	cmp	r3, #1
 80017e4:	d102      	bne.n	80017ec <HAL_RCC_OscConfig+0x56c>
 80017e6:	4b2a      	ldr	r3, [pc, #168]	; (8001890 <HAL_RCC_OscConfig+0x610>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	e025      	b.n	8001838 <HAL_RCC_OscConfig+0x5b8>
 80017ec:	2302      	movs	r3, #2
 80017ee:	f8c7 3334 	str.w	r3, [r7, #820]	; 0x334
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017f2:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
 80017f6:	fa93 f2a3 	rbit	r2, r3
 80017fa:	f507 73c6 	add.w	r3, r7, #396	; 0x18c
 80017fe:	601a      	str	r2, [r3, #0]
   return(result);
 8001800:	f507 73c6 	add.w	r3, r7, #396	; 0x18c
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f8c7 3340 	str.w	r3, [r7, #832]	; 0x340
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800180a:	f8d7 3340 	ldr.w	r3, [r7, #832]	; 0x340
 800180e:	fab3 f283 	clz	r2, r3
 8001812:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8001816:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8001818:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	b2db      	uxtb	r3, r3
 8001820:	f043 0320 	orr.w	r3, r3, #32
 8001824:	b2db      	uxtb	r3, r3
 8001826:	095b      	lsrs	r3, r3, #5
 8001828:	b2db      	uxtb	r3, r3
 800182a:	2b02      	cmp	r3, #2
 800182c:	d102      	bne.n	8001834 <HAL_RCC_OscConfig+0x5b4>
 800182e:	4b18      	ldr	r3, [pc, #96]	; (8001890 <HAL_RCC_OscConfig+0x610>)
 8001830:	6a1b      	ldr	r3, [r3, #32]
 8001832:	e001      	b.n	8001838 <HAL_RCC_OscConfig+0x5b8>
 8001834:	4b16      	ldr	r3, [pc, #88]	; (8001890 <HAL_RCC_OscConfig+0x610>)
 8001836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001838:	2202      	movs	r2, #2
 800183a:	f8c7 232c 	str.w	r2, [r7, #812]	; 0x32c
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800183e:	f8d7 232c 	ldr.w	r2, [r7, #812]	; 0x32c
 8001842:	fa92 f1a2 	rbit	r1, r2
 8001846:	f507 72c2 	add.w	r2, r7, #388	; 0x184
 800184a:	6011      	str	r1, [r2, #0]
   return(result);
 800184c:	f507 72c2 	add.w	r2, r7, #388	; 0x184
 8001850:	6812      	ldr	r2, [r2, #0]
 8001852:	f8c7 2338 	str.w	r2, [r7, #824]	; 0x338
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001856:	f8d7 2338 	ldr.w	r2, [r7, #824]	; 0x338
 800185a:	fab2 f182 	clz	r1, r2
 800185e:	f507 72c4 	add.w	r2, r7, #392	; 0x188
 8001862:	6011      	str	r1, [r2, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8001864:	f507 72c4 	add.w	r2, r7, #392	; 0x188
 8001868:	6812      	ldr	r2, [r2, #0]
 800186a:	b2d2      	uxtb	r2, r2
 800186c:	f042 0220 	orr.w	r2, r2, #32
 8001870:	b2d2      	uxtb	r2, r2
 8001872:	f002 021f 	and.w	r2, r2, #31
 8001876:	40d3      	lsrs	r3, r2
 8001878:	f003 0301 	and.w	r3, r3, #1
 800187c:	2b00      	cmp	r3, #0
 800187e:	d009      	beq.n	8001894 <HAL_RCC_OscConfig+0x614>
 8001880:	1d3b      	adds	r3, r7, #4
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	691b      	ldr	r3, [r3, #16]
 8001886:	2b01      	cmp	r3, #1
 8001888:	d004      	beq.n	8001894 <HAL_RCC_OscConfig+0x614>
      {
        return HAL_ERROR;
 800188a:	2301      	movs	r3, #1
 800188c:	f001 b867 	b.w	800295e <HAL_RCC_OscConfig+0x16de>
 8001890:	40021000 	.word	0x40021000
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001894:	4cb5      	ldr	r4, [pc, #724]	; (8001b6c <HAL_RCC_OscConfig+0x8ec>)
 8001896:	4bb5      	ldr	r3, [pc, #724]	; (8001b6c <HAL_RCC_OscConfig+0x8ec>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800189e:	1d3b      	adds	r3, r7, #4
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	695b      	ldr	r3, [r3, #20]
 80018a4:	21f8      	movs	r1, #248	; 0xf8
 80018a6:	f8c7 1324 	str.w	r1, [r7, #804]	; 0x324
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018aa:	f8d7 1324 	ldr.w	r1, [r7, #804]	; 0x324
 80018ae:	fa91 f0a1 	rbit	r0, r1
 80018b2:	f507 71be 	add.w	r1, r7, #380	; 0x17c
 80018b6:	6008      	str	r0, [r1, #0]
   return(result);
 80018b8:	f507 71be 	add.w	r1, r7, #380	; 0x17c
 80018bc:	6809      	ldr	r1, [r1, #0]
 80018be:	f8c7 1330 	str.w	r1, [r7, #816]	; 0x330
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80018c2:	f8d7 1330 	ldr.w	r1, [r7, #816]	; 0x330
 80018c6:	fab1 f081 	clz	r0, r1
 80018ca:	f507 71c0 	add.w	r1, r7, #384	; 0x180
 80018ce:	6008      	str	r0, [r1, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 80018d0:	f507 71c0 	add.w	r1, r7, #384	; 0x180
 80018d4:	6809      	ldr	r1, [r1, #0]
 80018d6:	b2c9      	uxtb	r1, r1
 80018d8:	408b      	lsls	r3, r1
 80018da:	4313      	orrs	r3, r2
 80018dc:	6023      	str	r3, [r4, #0]
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018de:	e16d      	b.n	8001bbc <HAL_RCC_OscConfig+0x93c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80018e0:	1d3b      	adds	r3, r7, #4
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	691b      	ldr	r3, [r3, #16]
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	f000 80c6 	beq.w	8001a78 <HAL_RCC_OscConfig+0x7f8>
 80018ec:	2301      	movs	r3, #1
 80018ee:	f8c7 3384 	str.w	r3, [r7, #900]	; 0x384
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018f2:	f8d7 3384 	ldr.w	r3, [r7, #900]	; 0x384
 80018f6:	fa93 f2a3 	rbit	r2, r3
 80018fa:	f507 73ba 	add.w	r3, r7, #372	; 0x174
 80018fe:	601a      	str	r2, [r3, #0]
   return(result);
 8001900:	f507 73ba 	add.w	r3, r7, #372	; 0x174
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f8c7 3328 	str.w	r3, [r7, #808]	; 0x328
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800190a:	f8d7 3328 	ldr.w	r3, [r7, #808]	; 0x328
 800190e:	fab3 f283 	clz	r2, r3
 8001912:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 8001916:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8001918:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	b2db      	uxtb	r3, r3
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001920:	009b      	lsls	r3, r3, #2
 8001922:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8001926:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 800192a:	461a      	mov	r2, r3
 800192c:	2301      	movs	r3, #1
 800192e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001930:	f001 ff00 	bl	8003734 <HAL_GetTick>
 8001934:	f8c7 03ec 	str.w	r0, [r7, #1004]	; 0x3ec
        
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001938:	e00a      	b.n	8001950 <HAL_RCC_OscConfig+0x6d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800193a:	f001 fefb 	bl	8003734 <HAL_GetTick>
 800193e:	4602      	mov	r2, r0
 8001940:	f8d7 33ec 	ldr.w	r3, [r7, #1004]	; 0x3ec
 8001944:	1ad3      	subs	r3, r2, r3
 8001946:	2b64      	cmp	r3, #100	; 0x64
 8001948:	d902      	bls.n	8001950 <HAL_RCC_OscConfig+0x6d0>
          {
            return HAL_TIMEOUT;
 800194a:	2303      	movs	r3, #3
 800194c:	f001 b807 	b.w	800295e <HAL_RCC_OscConfig+0x16de>
 8001950:	2302      	movs	r3, #2
 8001952:	f8c7 337c 	str.w	r3, [r7, #892]	; 0x37c
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001956:	f8d7 337c 	ldr.w	r3, [r7, #892]	; 0x37c
 800195a:	fa93 f2a3 	rbit	r2, r3
 800195e:	f507 73b6 	add.w	r3, r7, #364	; 0x16c
 8001962:	601a      	str	r2, [r3, #0]
   return(result);
 8001964:	f507 73b6 	add.w	r3, r7, #364	; 0x16c
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f8c7 3388 	str.w	r3, [r7, #904]	; 0x388
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800196e:	f8d7 3388 	ldr.w	r3, [r7, #904]	; 0x388
 8001972:	fab3 f283 	clz	r2, r3
 8001976:	f507 73b8 	add.w	r3, r7, #368	; 0x170
 800197a:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 800197c:	f507 73b8 	add.w	r3, r7, #368	; 0x170
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	b2db      	uxtb	r3, r3
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001984:	f043 0320 	orr.w	r3, r3, #32
 8001988:	b2db      	uxtb	r3, r3
 800198a:	095b      	lsrs	r3, r3, #5
 800198c:	b2db      	uxtb	r3, r3
 800198e:	2b01      	cmp	r3, #1
 8001990:	d102      	bne.n	8001998 <HAL_RCC_OscConfig+0x718>
 8001992:	4b76      	ldr	r3, [pc, #472]	; (8001b6c <HAL_RCC_OscConfig+0x8ec>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	e025      	b.n	80019e4 <HAL_RCC_OscConfig+0x764>
 8001998:	2302      	movs	r3, #2
 800199a:	f8c7 3374 	str.w	r3, [r7, #884]	; 0x374
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800199e:	f8d7 3374 	ldr.w	r3, [r7, #884]	; 0x374
 80019a2:	fa93 f2a3 	rbit	r2, r3
 80019a6:	f507 73b2 	add.w	r3, r7, #356	; 0x164
 80019aa:	601a      	str	r2, [r3, #0]
   return(result);
 80019ac:	f507 73b2 	add.w	r3, r7, #356	; 0x164
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f8c7 3380 	str.w	r3, [r7, #896]	; 0x380
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80019b6:	f8d7 3380 	ldr.w	r3, [r7, #896]	; 0x380
 80019ba:	fab3 f283 	clz	r2, r3
 80019be:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 80019c2:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 80019c4:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	b2db      	uxtb	r3, r3
 80019cc:	f043 0320 	orr.w	r3, r3, #32
 80019d0:	b2db      	uxtb	r3, r3
 80019d2:	095b      	lsrs	r3, r3, #5
 80019d4:	b2db      	uxtb	r3, r3
 80019d6:	2b02      	cmp	r3, #2
 80019d8:	d102      	bne.n	80019e0 <HAL_RCC_OscConfig+0x760>
 80019da:	4b64      	ldr	r3, [pc, #400]	; (8001b6c <HAL_RCC_OscConfig+0x8ec>)
 80019dc:	6a1b      	ldr	r3, [r3, #32]
 80019de:	e001      	b.n	80019e4 <HAL_RCC_OscConfig+0x764>
 80019e0:	4b62      	ldr	r3, [pc, #392]	; (8001b6c <HAL_RCC_OscConfig+0x8ec>)
 80019e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019e4:	2202      	movs	r2, #2
 80019e6:	f8c7 236c 	str.w	r2, [r7, #876]	; 0x36c
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019ea:	f8d7 236c 	ldr.w	r2, [r7, #876]	; 0x36c
 80019ee:	fa92 f1a2 	rbit	r1, r2
 80019f2:	f507 72ae 	add.w	r2, r7, #348	; 0x15c
 80019f6:	6011      	str	r1, [r2, #0]
   return(result);
 80019f8:	f507 72ae 	add.w	r2, r7, #348	; 0x15c
 80019fc:	6812      	ldr	r2, [r2, #0]
 80019fe:	f8c7 2378 	str.w	r2, [r7, #888]	; 0x378
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001a02:	f8d7 2378 	ldr.w	r2, [r7, #888]	; 0x378
 8001a06:	fab2 f182 	clz	r1, r2
 8001a0a:	f507 72b0 	add.w	r2, r7, #352	; 0x160
 8001a0e:	6011      	str	r1, [r2, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8001a10:	f507 72b0 	add.w	r2, r7, #352	; 0x160
 8001a14:	6812      	ldr	r2, [r2, #0]
 8001a16:	b2d2      	uxtb	r2, r2
 8001a18:	f042 0220 	orr.w	r2, r2, #32
 8001a1c:	b2d2      	uxtb	r2, r2
 8001a1e:	f002 021f 	and.w	r2, r2, #31
 8001a22:	40d3      	lsrs	r3, r2
 8001a24:	f003 0301 	and.w	r3, r3, #1
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d086      	beq.n	800193a <HAL_RCC_OscConfig+0x6ba>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a2c:	4c4f      	ldr	r4, [pc, #316]	; (8001b6c <HAL_RCC_OscConfig+0x8ec>)
 8001a2e:	4b4f      	ldr	r3, [pc, #316]	; (8001b6c <HAL_RCC_OscConfig+0x8ec>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a36:	1d3b      	adds	r3, r7, #4
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	695b      	ldr	r3, [r3, #20]
 8001a3c:	21f8      	movs	r1, #248	; 0xf8
 8001a3e:	f8c7 1364 	str.w	r1, [r7, #868]	; 0x364
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a42:	f8d7 1364 	ldr.w	r1, [r7, #868]	; 0x364
 8001a46:	fa91 f0a1 	rbit	r0, r1
 8001a4a:	f507 71aa 	add.w	r1, r7, #340	; 0x154
 8001a4e:	6008      	str	r0, [r1, #0]
   return(result);
 8001a50:	f507 71aa 	add.w	r1, r7, #340	; 0x154
 8001a54:	6809      	ldr	r1, [r1, #0]
 8001a56:	f8c7 1370 	str.w	r1, [r7, #880]	; 0x370
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001a5a:	f8d7 1370 	ldr.w	r1, [r7, #880]	; 0x370
 8001a5e:	fab1 f081 	clz	r0, r1
 8001a62:	f507 71ac 	add.w	r1, r7, #344	; 0x158
 8001a66:	6008      	str	r0, [r1, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8001a68:	f507 71ac 	add.w	r1, r7, #344	; 0x158
 8001a6c:	6809      	ldr	r1, [r1, #0]
 8001a6e:	b2c9      	uxtb	r1, r1
 8001a70:	408b      	lsls	r3, r1
 8001a72:	4313      	orrs	r3, r2
 8001a74:	6023      	str	r3, [r4, #0]
 8001a76:	e0a1      	b.n	8001bbc <HAL_RCC_OscConfig+0x93c>
 8001a78:	2301      	movs	r3, #1
 8001a7a:	f8c7 335c 	str.w	r3, [r7, #860]	; 0x35c
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a7e:	f8d7 335c 	ldr.w	r3, [r7, #860]	; 0x35c
 8001a82:	fa93 f2a3 	rbit	r2, r3
 8001a86:	f507 73a6 	add.w	r3, r7, #332	; 0x14c
 8001a8a:	601a      	str	r2, [r3, #0]
   return(result);
 8001a8c:	f507 73a6 	add.w	r3, r7, #332	; 0x14c
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f8c7 3368 	str.w	r3, [r7, #872]	; 0x368
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001a96:	f8d7 3368 	ldr.w	r3, [r7, #872]	; 0x368
 8001a9a:	fab3 f283 	clz	r2, r3
 8001a9e:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8001aa2:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8001aa4:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	b2db      	uxtb	r3, r3
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001aac:	009b      	lsls	r3, r3, #2
 8001aae:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8001ab2:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8001ab6:	461a      	mov	r2, r3
 8001ab8:	2300      	movs	r3, #0
 8001aba:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001abc:	f001 fe3a 	bl	8003734 <HAL_GetTick>
 8001ac0:	f8c7 03ec 	str.w	r0, [r7, #1004]	; 0x3ec
        
        /* Wait till HSI is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ac4:	e00a      	b.n	8001adc <HAL_RCC_OscConfig+0x85c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ac6:	f001 fe35 	bl	8003734 <HAL_GetTick>
 8001aca:	4602      	mov	r2, r0
 8001acc:	f8d7 33ec 	ldr.w	r3, [r7, #1004]	; 0x3ec
 8001ad0:	1ad3      	subs	r3, r2, r3
 8001ad2:	2b64      	cmp	r3, #100	; 0x64
 8001ad4:	d902      	bls.n	8001adc <HAL_RCC_OscConfig+0x85c>
          {
            return HAL_TIMEOUT;
 8001ad6:	2303      	movs	r3, #3
 8001ad8:	f000 bf41 	b.w	800295e <HAL_RCC_OscConfig+0x16de>
 8001adc:	2302      	movs	r3, #2
 8001ade:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ae2:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
 8001ae6:	fa93 f2a3 	rbit	r2, r3
 8001aea:	f507 73a2 	add.w	r3, r7, #324	; 0x144
 8001aee:	601a      	str	r2, [r3, #0]
   return(result);
 8001af0:	f507 73a2 	add.w	r3, r7, #324	; 0x144
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f8c7 3360 	str.w	r3, [r7, #864]	; 0x360
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001afa:	f8d7 3360 	ldr.w	r3, [r7, #864]	; 0x360
 8001afe:	fab3 f283 	clz	r2, r3
 8001b02:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 8001b06:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8001b08:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	b2db      	uxtb	r3, r3
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b10:	f043 0320 	orr.w	r3, r3, #32
 8001b14:	b2db      	uxtb	r3, r3
 8001b16:	095b      	lsrs	r3, r3, #5
 8001b18:	b2db      	uxtb	r3, r3
 8001b1a:	2b01      	cmp	r3, #1
 8001b1c:	d102      	bne.n	8001b24 <HAL_RCC_OscConfig+0x8a4>
 8001b1e:	4b13      	ldr	r3, [pc, #76]	; (8001b6c <HAL_RCC_OscConfig+0x8ec>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	e027      	b.n	8001b74 <HAL_RCC_OscConfig+0x8f4>
 8001b24:	2302      	movs	r3, #2
 8001b26:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b2a:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
 8001b2e:	fa93 f2a3 	rbit	r2, r3
 8001b32:	f507 739e 	add.w	r3, r7, #316	; 0x13c
 8001b36:	601a      	str	r2, [r3, #0]
   return(result);
 8001b38:	f507 739e 	add.w	r3, r7, #316	; 0x13c
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f8c7 3358 	str.w	r3, [r7, #856]	; 0x358
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001b42:	f8d7 3358 	ldr.w	r3, [r7, #856]	; 0x358
 8001b46:	fab3 f283 	clz	r2, r3
 8001b4a:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8001b4e:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8001b50:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	b2db      	uxtb	r3, r3
 8001b58:	f043 0320 	orr.w	r3, r3, #32
 8001b5c:	b2db      	uxtb	r3, r3
 8001b5e:	095b      	lsrs	r3, r3, #5
 8001b60:	b2db      	uxtb	r3, r3
 8001b62:	2b02      	cmp	r3, #2
 8001b64:	d104      	bne.n	8001b70 <HAL_RCC_OscConfig+0x8f0>
 8001b66:	4b01      	ldr	r3, [pc, #4]	; (8001b6c <HAL_RCC_OscConfig+0x8ec>)
 8001b68:	6a1b      	ldr	r3, [r3, #32]
 8001b6a:	e003      	b.n	8001b74 <HAL_RCC_OscConfig+0x8f4>
 8001b6c:	40021000 	.word	0x40021000
 8001b70:	4ba8      	ldr	r3, [pc, #672]	; (8001e14 <HAL_RCC_OscConfig+0xb94>)
 8001b72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b74:	2202      	movs	r2, #2
 8001b76:	f8c7 2344 	str.w	r2, [r7, #836]	; 0x344
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b7a:	f8d7 2344 	ldr.w	r2, [r7, #836]	; 0x344
 8001b7e:	fa92 f1a2 	rbit	r1, r2
 8001b82:	f507 729a 	add.w	r2, r7, #308	; 0x134
 8001b86:	6011      	str	r1, [r2, #0]
   return(result);
 8001b88:	f507 729a 	add.w	r2, r7, #308	; 0x134
 8001b8c:	6812      	ldr	r2, [r2, #0]
 8001b8e:	f8c7 2350 	str.w	r2, [r7, #848]	; 0x350
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001b92:	f8d7 2350 	ldr.w	r2, [r7, #848]	; 0x350
 8001b96:	fab2 f182 	clz	r1, r2
 8001b9a:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8001b9e:	6011      	str	r1, [r2, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8001ba0:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8001ba4:	6812      	ldr	r2, [r2, #0]
 8001ba6:	b2d2      	uxtb	r2, r2
 8001ba8:	f042 0220 	orr.w	r2, r2, #32
 8001bac:	b2d2      	uxtb	r2, r2
 8001bae:	f002 021f 	and.w	r2, r2, #31
 8001bb2:	40d3      	lsrs	r3, r2
 8001bb4:	f003 0301 	and.w	r3, r3, #1
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d184      	bne.n	8001ac6 <HAL_RCC_OscConfig+0x846>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bbc:	1d3b      	adds	r3, r7, #4
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f003 0308 	and.w	r3, r3, #8
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	f000 8153 	beq.w	8001e72 <HAL_RCC_OscConfig+0xbf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001bcc:	1d3b      	adds	r3, r7, #4
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	699b      	ldr	r3, [r3, #24]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	f000 80a3 	beq.w	8001d1e <HAL_RCC_OscConfig+0xa9e>
 8001bd8:	2301      	movs	r3, #1
 8001bda:	f8c7 331c 	str.w	r3, [r7, #796]	; 0x31c
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bde:	f8d7 331c 	ldr.w	r3, [r7, #796]	; 0x31c
 8001be2:	fa93 f2a3 	rbit	r2, r3
 8001be6:	f507 7396 	add.w	r3, r7, #300	; 0x12c
 8001bea:	601a      	str	r2, [r3, #0]
   return(result);
 8001bec:	f507 7396 	add.w	r3, r7, #300	; 0x12c
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f8c7 3348 	str.w	r3, [r7, #840]	; 0x348
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001bf6:	f8d7 3348 	ldr.w	r3, [r7, #840]	; 0x348
 8001bfa:	fab3 f283 	clz	r2, r3
 8001bfe:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8001c02:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8001c04:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	b2db      	uxtb	r3, r3
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c0c:	009b      	lsls	r3, r3, #2
 8001c0e:	461a      	mov	r2, r3
 8001c10:	4b81      	ldr	r3, [pc, #516]	; (8001e18 <HAL_RCC_OscConfig+0xb98>)
 8001c12:	4413      	add	r3, r2
 8001c14:	461a      	mov	r2, r3
 8001c16:	2301      	movs	r3, #1
 8001c18:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c1a:	f001 fd8b 	bl	8003734 <HAL_GetTick>
 8001c1e:	f8c7 03ec 	str.w	r0, [r7, #1004]	; 0x3ec
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c22:	e00a      	b.n	8001c3a <HAL_RCC_OscConfig+0x9ba>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c24:	f001 fd86 	bl	8003734 <HAL_GetTick>
 8001c28:	4602      	mov	r2, r0
 8001c2a:	f8d7 33ec 	ldr.w	r3, [r7, #1004]	; 0x3ec
 8001c2e:	1ad3      	subs	r3, r2, r3
 8001c30:	2b64      	cmp	r3, #100	; 0x64
 8001c32:	d902      	bls.n	8001c3a <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 8001c34:	2303      	movs	r3, #3
 8001c36:	f000 be92 	b.w	800295e <HAL_RCC_OscConfig+0x16de>
 8001c3a:	2302      	movs	r3, #2
 8001c3c:	f8c7 3314 	str.w	r3, [r7, #788]	; 0x314
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c40:	f8d7 3314 	ldr.w	r3, [r7, #788]	; 0x314
 8001c44:	fa93 f2a3 	rbit	r2, r3
 8001c48:	f507 7392 	add.w	r3, r7, #292	; 0x124
 8001c4c:	601a      	str	r2, [r3, #0]
   return(result);
 8001c4e:	f507 7392 	add.w	r3, r7, #292	; 0x124
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f8c7 3320 	str.w	r3, [r7, #800]	; 0x320
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001c58:	f8d7 3320 	ldr.w	r3, [r7, #800]	; 0x320
 8001c5c:	fab3 f283 	clz	r2, r3
 8001c60:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8001c64:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8001c66:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	b2db      	uxtb	r3, r3
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c6e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001c72:	b2db      	uxtb	r3, r3
 8001c74:	095b      	lsrs	r3, r3, #5
 8001c76:	b2db      	uxtb	r3, r3
 8001c78:	2b01      	cmp	r3, #1
 8001c7a:	d102      	bne.n	8001c82 <HAL_RCC_OscConfig+0xa02>
 8001c7c:	4b65      	ldr	r3, [pc, #404]	; (8001e14 <HAL_RCC_OscConfig+0xb94>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	e025      	b.n	8001cce <HAL_RCC_OscConfig+0xa4e>
 8001c82:	2302      	movs	r3, #2
 8001c84:	f8c7 330c 	str.w	r3, [r7, #780]	; 0x30c
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c88:	f8d7 330c 	ldr.w	r3, [r7, #780]	; 0x30c
 8001c8c:	fa93 f2a3 	rbit	r2, r3
 8001c90:	f507 738e 	add.w	r3, r7, #284	; 0x11c
 8001c94:	601a      	str	r2, [r3, #0]
   return(result);
 8001c96:	f507 738e 	add.w	r3, r7, #284	; 0x11c
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f8c7 3318 	str.w	r3, [r7, #792]	; 0x318
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001ca0:	f8d7 3318 	ldr.w	r3, [r7, #792]	; 0x318
 8001ca4:	fab3 f283 	clz	r2, r3
 8001ca8:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8001cac:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8001cae:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	b2db      	uxtb	r3, r3
 8001cb6:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001cba:	b2db      	uxtb	r3, r3
 8001cbc:	095b      	lsrs	r3, r3, #5
 8001cbe:	b2db      	uxtb	r3, r3
 8001cc0:	2b02      	cmp	r3, #2
 8001cc2:	d102      	bne.n	8001cca <HAL_RCC_OscConfig+0xa4a>
 8001cc4:	4b53      	ldr	r3, [pc, #332]	; (8001e14 <HAL_RCC_OscConfig+0xb94>)
 8001cc6:	6a1b      	ldr	r3, [r3, #32]
 8001cc8:	e001      	b.n	8001cce <HAL_RCC_OscConfig+0xa4e>
 8001cca:	4b52      	ldr	r3, [pc, #328]	; (8001e14 <HAL_RCC_OscConfig+0xb94>)
 8001ccc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cce:	2202      	movs	r2, #2
 8001cd0:	f8c7 2304 	str.w	r2, [r7, #772]	; 0x304
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cd4:	f8d7 2304 	ldr.w	r2, [r7, #772]	; 0x304
 8001cd8:	fa92 f1a2 	rbit	r1, r2
 8001cdc:	f507 728a 	add.w	r2, r7, #276	; 0x114
 8001ce0:	6011      	str	r1, [r2, #0]
   return(result);
 8001ce2:	f507 728a 	add.w	r2, r7, #276	; 0x114
 8001ce6:	6812      	ldr	r2, [r2, #0]
 8001ce8:	f8c7 2310 	str.w	r2, [r7, #784]	; 0x310
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001cec:	f8d7 2310 	ldr.w	r2, [r7, #784]	; 0x310
 8001cf0:	fab2 f182 	clz	r1, r2
 8001cf4:	f507 728c 	add.w	r2, r7, #280	; 0x118
 8001cf8:	6011      	str	r1, [r2, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8001cfa:	f507 728c 	add.w	r2, r7, #280	; 0x118
 8001cfe:	6812      	ldr	r2, [r2, #0]
 8001d00:	b2d2      	uxtb	r2, r2
 8001d02:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8001d06:	b2d2      	uxtb	r2, r2
 8001d08:	f002 021f 	and.w	r2, r2, #31
 8001d0c:	40d3      	lsrs	r3, r2
 8001d0e:	f003 0301 	and.w	r3, r3, #1
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d086      	beq.n	8001c24 <HAL_RCC_OscConfig+0x9a4>
          return HAL_TIMEOUT;
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software temporization of 1ms 
          should be added.*/
      HAL_Delay(1);
 8001d16:	2001      	movs	r0, #1
 8001d18:	f001 fd16 	bl	8003748 <HAL_Delay>
 8001d1c:	e0a9      	b.n	8001e72 <HAL_RCC_OscConfig+0xbf2>
 8001d1e:	2301      	movs	r3, #1
 8001d20:	f8c7 32fc 	str.w	r3, [r7, #764]	; 0x2fc
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d24:	f8d7 32fc 	ldr.w	r3, [r7, #764]	; 0x2fc
 8001d28:	fa93 f2a3 	rbit	r2, r3
 8001d2c:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 8001d30:	601a      	str	r2, [r3, #0]
   return(result);
 8001d32:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f8c7 3308 	str.w	r3, [r7, #776]	; 0x308
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001d3c:	f8d7 3308 	ldr.w	r3, [r7, #776]	; 0x308
 8001d40:	fab3 f283 	clz	r2, r3
 8001d44:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001d48:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8001d4a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	b2db      	uxtb	r3, r3
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d52:	009b      	lsls	r3, r3, #2
 8001d54:	461a      	mov	r2, r3
 8001d56:	4b30      	ldr	r3, [pc, #192]	; (8001e18 <HAL_RCC_OscConfig+0xb98>)
 8001d58:	4413      	add	r3, r2
 8001d5a:	461a      	mov	r2, r3
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d60:	f001 fce8 	bl	8003734 <HAL_GetTick>
 8001d64:	f8c7 03ec 	str.w	r0, [r7, #1004]	; 0x3ec
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d68:	e00a      	b.n	8001d80 <HAL_RCC_OscConfig+0xb00>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d6a:	f001 fce3 	bl	8003734 <HAL_GetTick>
 8001d6e:	4602      	mov	r2, r0
 8001d70:	f8d7 33ec 	ldr.w	r3, [r7, #1004]	; 0x3ec
 8001d74:	1ad3      	subs	r3, r2, r3
 8001d76:	2b64      	cmp	r3, #100	; 0x64
 8001d78:	d902      	bls.n	8001d80 <HAL_RCC_OscConfig+0xb00>
        {
          return HAL_TIMEOUT;
 8001d7a:	2303      	movs	r3, #3
 8001d7c:	f000 bdef 	b.w	800295e <HAL_RCC_OscConfig+0x16de>
 8001d80:	2302      	movs	r3, #2
 8001d82:	f8c7 32f4 	str.w	r3, [r7, #756]	; 0x2f4
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d86:	f8d7 32f4 	ldr.w	r3, [r7, #756]	; 0x2f4
 8001d8a:	fa93 f2a3 	rbit	r2, r3
 8001d8e:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8001d92:	601a      	str	r2, [r3, #0]
   return(result);
 8001d94:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f8c7 3300 	str.w	r3, [r7, #768]	; 0x300
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001d9e:	f8d7 3300 	ldr.w	r3, [r7, #768]	; 0x300
 8001da2:	fab3 f283 	clz	r2, r3
 8001da6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8001daa:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8001dac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	b2db      	uxtb	r3, r3
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001db4:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001db8:	b2db      	uxtb	r3, r3
 8001dba:	095b      	lsrs	r3, r3, #5
 8001dbc:	b2db      	uxtb	r3, r3
 8001dbe:	2b01      	cmp	r3, #1
 8001dc0:	d102      	bne.n	8001dc8 <HAL_RCC_OscConfig+0xb48>
 8001dc2:	4b14      	ldr	r3, [pc, #80]	; (8001e14 <HAL_RCC_OscConfig+0xb94>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	e02b      	b.n	8001e20 <HAL_RCC_OscConfig+0xba0>
 8001dc8:	f507 733b 	add.w	r3, r7, #748	; 0x2ec
 8001dcc:	2202      	movs	r2, #2
 8001dce:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dd0:	f507 733b 	add.w	r3, r7, #748	; 0x2ec
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	fa93 f2a3 	rbit	r2, r3
 8001dda:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001dde:	601a      	str	r2, [r3, #0]
   return(result);
 8001de0:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f8c7 32f8 	str.w	r3, [r7, #760]	; 0x2f8
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001dea:	f8d7 32f8 	ldr.w	r3, [r7, #760]	; 0x2f8
 8001dee:	fab3 f283 	clz	r2, r3
 8001df2:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001df6:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8001df8:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	b2db      	uxtb	r3, r3
 8001e00:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001e04:	b2db      	uxtb	r3, r3
 8001e06:	095b      	lsrs	r3, r3, #5
 8001e08:	b2db      	uxtb	r3, r3
 8001e0a:	2b02      	cmp	r3, #2
 8001e0c:	d106      	bne.n	8001e1c <HAL_RCC_OscConfig+0xb9c>
 8001e0e:	4b01      	ldr	r3, [pc, #4]	; (8001e14 <HAL_RCC_OscConfig+0xb94>)
 8001e10:	6a1b      	ldr	r3, [r3, #32]
 8001e12:	e005      	b.n	8001e20 <HAL_RCC_OscConfig+0xba0>
 8001e14:	40021000 	.word	0x40021000
 8001e18:	42420480 	.word	0x42420480
 8001e1c:	4b85      	ldr	r3, [pc, #532]	; (8002034 <HAL_RCC_OscConfig+0xdb4>)
 8001e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e20:	f507 7239 	add.w	r2, r7, #740	; 0x2e4
 8001e24:	2102      	movs	r1, #2
 8001e26:	6011      	str	r1, [r2, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e28:	f507 7239 	add.w	r2, r7, #740	; 0x2e4
 8001e2c:	6812      	ldr	r2, [r2, #0]
 8001e2e:	fa92 f1a2 	rbit	r1, r2
 8001e32:	f107 02f4 	add.w	r2, r7, #244	; 0xf4
 8001e36:	6011      	str	r1, [r2, #0]
   return(result);
 8001e38:	f107 02f4 	add.w	r2, r7, #244	; 0xf4
 8001e3c:	6811      	ldr	r1, [r2, #0]
 8001e3e:	f507 723c 	add.w	r2, r7, #752	; 0x2f0
 8001e42:	6011      	str	r1, [r2, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001e44:	f507 723c 	add.w	r2, r7, #752	; 0x2f0
 8001e48:	6812      	ldr	r2, [r2, #0]
 8001e4a:	fab2 f182 	clz	r1, r2
 8001e4e:	f107 02f8 	add.w	r2, r7, #248	; 0xf8
 8001e52:	6011      	str	r1, [r2, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8001e54:	f107 02f8 	add.w	r2, r7, #248	; 0xf8
 8001e58:	6812      	ldr	r2, [r2, #0]
 8001e5a:	b2d2      	uxtb	r2, r2
 8001e5c:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8001e60:	b2d2      	uxtb	r2, r2
 8001e62:	f002 021f 	and.w	r2, r2, #31
 8001e66:	40d3      	lsrs	r3, r2
 8001e68:	f003 0301 	and.w	r3, r3, #1
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	f47f af7c 	bne.w	8001d6a <HAL_RCC_OscConfig+0xaea>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e72:	1d3b      	adds	r3, r7, #4
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f003 0304 	and.w	r3, r3, #4
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	f000 8317 	beq.w	80024b0 <HAL_RCC_OscConfig+0x1230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001e82:	4a6c      	ldr	r2, [pc, #432]	; (8002034 <HAL_RCC_OscConfig+0xdb4>)
 8001e84:	4b6b      	ldr	r3, [pc, #428]	; (8002034 <HAL_RCC_OscConfig+0xdb4>)
 8001e86:	69db      	ldr	r3, [r3, #28]
 8001e88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e8c:	61d3      	str	r3, [r2, #28]
 8001e8e:	4b69      	ldr	r3, [pc, #420]	; (8002034 <HAL_RCC_OscConfig+0xdb4>)
 8001e90:	69db      	ldr	r3, [r3, #28]
 8001e92:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001e96:	f107 0308 	add.w	r3, r7, #8
 8001e9a:	601a      	str	r2, [r3, #0]
 8001e9c:	f107 0308 	add.w	r3, r7, #8
 8001ea0:	681b      	ldr	r3, [r3, #0]
    
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ea2:	4a65      	ldr	r2, [pc, #404]	; (8002038 <HAL_RCC_OscConfig+0xdb8>)
 8001ea4:	4b64      	ldr	r3, [pc, #400]	; (8002038 <HAL_RCC_OscConfig+0xdb8>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001eac:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001eae:	f001 fc41 	bl	8003734 <HAL_GetTick>
 8001eb2:	f8c7 03ec 	str.w	r0, [r7, #1004]	; 0x3ec
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001eb6:	e00a      	b.n	8001ece <HAL_RCC_OscConfig+0xc4e>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001eb8:	f001 fc3c 	bl	8003734 <HAL_GetTick>
 8001ebc:	4602      	mov	r2, r0
 8001ebe:	f8d7 33ec 	ldr.w	r3, [r7, #1004]	; 0x3ec
 8001ec2:	1ad3      	subs	r3, r2, r3
 8001ec4:	2b64      	cmp	r3, #100	; 0x64
 8001ec6:	d902      	bls.n	8001ece <HAL_RCC_OscConfig+0xc4e>
      {
        return HAL_TIMEOUT;
 8001ec8:	2303      	movs	r3, #3
 8001eca:	f000 bd48 	b.w	800295e <HAL_RCC_OscConfig+0x16de>
    SET_BIT(PWR->CR, PWR_CR_DBP);

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001ece:	4b5a      	ldr	r3, [pc, #360]	; (8002038 <HAL_RCC_OscConfig+0xdb8>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d0ee      	beq.n	8001eb8 <HAL_RCC_OscConfig+0xc38>
 8001eda:	f507 7337 	add.w	r3, r7, #732	; 0x2dc
 8001ede:	2201      	movs	r2, #1
 8001ee0:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ee2:	f507 7337 	add.w	r3, r7, #732	; 0x2dc
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	fa93 f2a3 	rbit	r2, r3
 8001eec:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001ef0:	601a      	str	r2, [r3, #0]
   return(result);
 8001ef2:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001ef6:	681a      	ldr	r2, [r3, #0]
 8001ef8:	f507 7336 	add.w	r3, r7, #728	; 0x2d8
 8001efc:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001efe:	f507 7336 	add.w	r3, r7, #728	; 0x2d8
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	fab3 f283 	clz	r2, r3
 8001f08:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001f0c:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8001f0e:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	b2db      	uxtb	r3, r3
        return HAL_TIMEOUT;
      }      
    }
    
    /* Reset LSEON and LSEBYP bits before configuring the LSE ----------------*/
    __HAL_RCC_LSE_CONFIG(RCC_LSE_OFF);
 8001f16:	009b      	lsls	r3, r3, #2
 8001f18:	461a      	mov	r2, r3
 8001f1a:	4b48      	ldr	r3, [pc, #288]	; (800203c <HAL_RCC_OscConfig+0xdbc>)
 8001f1c:	4413      	add	r3, r2
 8001f1e:	461a      	mov	r2, r3
 8001f20:	2300      	movs	r3, #0
 8001f22:	6013      	str	r3, [r2, #0]
 8001f24:	f507 7335 	add.w	r3, r7, #724	; 0x2d4
 8001f28:	2204      	movs	r2, #4
 8001f2a:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f2c:	f507 7335 	add.w	r3, r7, #724	; 0x2d4
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	fa93 f2a3 	rbit	r2, r3
 8001f36:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001f3a:	601a      	str	r2, [r3, #0]
   return(result);
 8001f3c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001f40:	681a      	ldr	r2, [r3, #0]
 8001f42:	f507 733a 	add.w	r3, r7, #744	; 0x2e8
 8001f46:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001f48:	f507 733a 	add.w	r3, r7, #744	; 0x2e8
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	fab3 f283 	clz	r2, r3
 8001f52:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001f56:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8001f58:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	b2db      	uxtb	r3, r3
 8001f60:	009b      	lsls	r3, r3, #2
 8001f62:	461a      	mov	r2, r3
 8001f64:	4b35      	ldr	r3, [pc, #212]	; (800203c <HAL_RCC_OscConfig+0xdbc>)
 8001f66:	4413      	add	r3, r2
 8001f68:	461a      	mov	r2, r3
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	6013      	str	r3, [r2, #0]
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001f6e:	f001 fbe1 	bl	8003734 <HAL_GetTick>
 8001f72:	f8c7 03ec 	str.w	r0, [r7, #1004]	; 0x3ec
    
    /* Wait till LSE is ready */  
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f76:	e00c      	b.n	8001f92 <HAL_RCC_OscConfig+0xd12>
    {
      if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f78:	f001 fbdc 	bl	8003734 <HAL_GetTick>
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	f8d7 33ec 	ldr.w	r3, [r7, #1004]	; 0x3ec
 8001f82:	1ad3      	subs	r3, r2, r3
 8001f84:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d902      	bls.n	8001f92 <HAL_RCC_OscConfig+0xd12>
      {
        return HAL_TIMEOUT;
 8001f8c:	2303      	movs	r3, #3
 8001f8e:	f000 bce6 	b.w	800295e <HAL_RCC_OscConfig+0x16de>
 8001f92:	f507 7333 	add.w	r3, r7, #716	; 0x2cc
 8001f96:	2202      	movs	r2, #2
 8001f98:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f9a:	f507 7333 	add.w	r3, r7, #716	; 0x2cc
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	fa93 f2a3 	rbit	r2, r3
 8001fa4:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001fa8:	601a      	str	r2, [r3, #0]
   return(result);
 8001faa:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001fae:	681a      	ldr	r2, [r3, #0]
 8001fb0:	f507 7338 	add.w	r3, r7, #736	; 0x2e0
 8001fb4:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001fb6:	f507 7338 	add.w	r3, r7, #736	; 0x2e0
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	fab3 f283 	clz	r2, r3
 8001fc0:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001fc4:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8001fc6:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	b2db      	uxtb	r3, r3
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
    
    /* Wait till LSE is ready */  
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001fd2:	b2db      	uxtb	r3, r3
 8001fd4:	095b      	lsrs	r3, r3, #5
 8001fd6:	b2db      	uxtb	r3, r3
 8001fd8:	2b01      	cmp	r3, #1
 8001fda:	d102      	bne.n	8001fe2 <HAL_RCC_OscConfig+0xd62>
 8001fdc:	4b15      	ldr	r3, [pc, #84]	; (8002034 <HAL_RCC_OscConfig+0xdb4>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	e030      	b.n	8002044 <HAL_RCC_OscConfig+0xdc4>
 8001fe2:	f507 7331 	add.w	r3, r7, #708	; 0x2c4
 8001fe6:	2202      	movs	r2, #2
 8001fe8:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fea:	f507 7331 	add.w	r3, r7, #708	; 0x2c4
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	fa93 f2a3 	rbit	r2, r3
 8001ff4:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001ff8:	601a      	str	r2, [r3, #0]
   return(result);
 8001ffa:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001ffe:	681a      	ldr	r2, [r3, #0]
 8002000:	f507 7334 	add.w	r3, r7, #720	; 0x2d0
 8002004:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002006:	f507 7334 	add.w	r3, r7, #720	; 0x2d0
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	fab3 f283 	clz	r2, r3
 8002010:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8002014:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8002016:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	b2db      	uxtb	r3, r3
 800201e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002022:	b2db      	uxtb	r3, r3
 8002024:	095b      	lsrs	r3, r3, #5
 8002026:	b2db      	uxtb	r3, r3
 8002028:	2b02      	cmp	r3, #2
 800202a:	d109      	bne.n	8002040 <HAL_RCC_OscConfig+0xdc0>
 800202c:	4b01      	ldr	r3, [pc, #4]	; (8002034 <HAL_RCC_OscConfig+0xdb4>)
 800202e:	6a1b      	ldr	r3, [r3, #32]
 8002030:	e008      	b.n	8002044 <HAL_RCC_OscConfig+0xdc4>
 8002032:	bf00      	nop
 8002034:	40021000 	.word	0x40021000
 8002038:	40007000 	.word	0x40007000
 800203c:	42420400 	.word	0x42420400
 8002040:	4bbd      	ldr	r3, [pc, #756]	; (8002338 <HAL_RCC_OscConfig+0x10b8>)
 8002042:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002044:	f507 722f 	add.w	r2, r7, #700	; 0x2bc
 8002048:	2102      	movs	r1, #2
 800204a:	6011      	str	r1, [r2, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800204c:	f507 722f 	add.w	r2, r7, #700	; 0x2bc
 8002050:	6812      	ldr	r2, [r2, #0]
 8002052:	fa92 f1a2 	rbit	r1, r2
 8002056:	f107 02cc 	add.w	r2, r7, #204	; 0xcc
 800205a:	6011      	str	r1, [r2, #0]
   return(result);
 800205c:	f107 02cc 	add.w	r2, r7, #204	; 0xcc
 8002060:	6811      	ldr	r1, [r2, #0]
 8002062:	f507 7232 	add.w	r2, r7, #712	; 0x2c8
 8002066:	6011      	str	r1, [r2, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002068:	f507 7232 	add.w	r2, r7, #712	; 0x2c8
 800206c:	6812      	ldr	r2, [r2, #0]
 800206e:	fab2 f182 	clz	r1, r2
 8002072:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 8002076:	6011      	str	r1, [r2, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8002078:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 800207c:	6812      	ldr	r2, [r2, #0]
 800207e:	b2d2      	uxtb	r2, r2
 8002080:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002084:	b2d2      	uxtb	r2, r2
 8002086:	f002 021f 	and.w	r2, r2, #31
 800208a:	40d3      	lsrs	r3, r2
 800208c:	f003 0301 	and.w	r3, r3, #1
 8002090:	2b00      	cmp	r3, #0
 8002092:	f47f af71 	bne.w	8001f78 <HAL_RCC_OscConfig+0xcf8>
        return HAL_TIMEOUT;
      }
    }
    
    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002096:	1d3b      	adds	r3, r7, #4
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	68db      	ldr	r3, [r3, #12]
 800209c:	2b00      	cmp	r3, #0
 800209e:	d14a      	bne.n	8002136 <HAL_RCC_OscConfig+0xeb6>
 80020a0:	f507 732d 	add.w	r3, r7, #692	; 0x2b4
 80020a4:	2201      	movs	r2, #1
 80020a6:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020a8:	f507 732d 	add.w	r3, r7, #692	; 0x2b4
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	fa93 f2a3 	rbit	r2, r3
 80020b2:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80020b6:	601a      	str	r2, [r3, #0]
   return(result);
 80020b8:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80020bc:	681a      	ldr	r2, [r3, #0]
 80020be:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 80020c2:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80020c4:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	fab3 f283 	clz	r2, r3
 80020ce:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80020d2:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 80020d4:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	b2db      	uxtb	r3, r3
 80020dc:	009b      	lsls	r3, r3, #2
 80020de:	461a      	mov	r2, r3
 80020e0:	4b96      	ldr	r3, [pc, #600]	; (800233c <HAL_RCC_OscConfig+0x10bc>)
 80020e2:	4413      	add	r3, r2
 80020e4:	461a      	mov	r2, r3
 80020e6:	2300      	movs	r3, #0
 80020e8:	6013      	str	r3, [r2, #0]
 80020ea:	f507 732b 	add.w	r3, r7, #684	; 0x2ac
 80020ee:	2204      	movs	r2, #4
 80020f0:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020f2:	f507 732b 	add.w	r3, r7, #684	; 0x2ac
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	fa93 f2a3 	rbit	r2, r3
 80020fc:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002100:	601a      	str	r2, [r3, #0]
   return(result);
 8002102:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002106:	681a      	ldr	r2, [r3, #0]
 8002108:	f507 7330 	add.w	r3, r7, #704	; 0x2c0
 800210c:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800210e:	f507 7330 	add.w	r3, r7, #704	; 0x2c0
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	fab3 f283 	clz	r2, r3
 8002118:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800211c:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 800211e:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	b2db      	uxtb	r3, r3
 8002126:	009b      	lsls	r3, r3, #2
 8002128:	461a      	mov	r2, r3
 800212a:	4b84      	ldr	r3, [pc, #528]	; (800233c <HAL_RCC_OscConfig+0x10bc>)
 800212c:	4413      	add	r3, r2
 800212e:	461a      	mov	r2, r3
 8002130:	2300      	movs	r3, #0
 8002132:	6013      	str	r3, [r2, #0]
 8002134:	e099      	b.n	800226a <HAL_RCC_OscConfig+0xfea>
 8002136:	1d3b      	adds	r3, r7, #4
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	68db      	ldr	r3, [r3, #12]
 800213c:	2b01      	cmp	r3, #1
 800213e:	d14a      	bne.n	80021d6 <HAL_RCC_OscConfig+0xf56>
 8002140:	f507 7329 	add.w	r3, r7, #676	; 0x2a4
 8002144:	2204      	movs	r2, #4
 8002146:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002148:	f507 7329 	add.w	r3, r7, #676	; 0x2a4
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	fa93 f2a3 	rbit	r2, r3
 8002152:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002156:	601a      	str	r2, [r3, #0]
   return(result);
 8002158:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800215c:	681a      	ldr	r2, [r3, #0]
 800215e:	f507 7328 	add.w	r3, r7, #672	; 0x2a0
 8002162:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002164:	f507 7328 	add.w	r3, r7, #672	; 0x2a0
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	fab3 f283 	clz	r2, r3
 800216e:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8002172:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8002174:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	b2db      	uxtb	r3, r3
 800217c:	009b      	lsls	r3, r3, #2
 800217e:	461a      	mov	r2, r3
 8002180:	4b6e      	ldr	r3, [pc, #440]	; (800233c <HAL_RCC_OscConfig+0x10bc>)
 8002182:	4413      	add	r3, r2
 8002184:	461a      	mov	r2, r3
 8002186:	2300      	movs	r3, #0
 8002188:	6013      	str	r3, [r2, #0]
 800218a:	f507 7327 	add.w	r3, r7, #668	; 0x29c
 800218e:	2201      	movs	r2, #1
 8002190:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002192:	f507 7327 	add.w	r3, r7, #668	; 0x29c
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	fa93 f2a3 	rbit	r2, r3
 800219c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80021a0:	601a      	str	r2, [r3, #0]
   return(result);
 80021a2:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80021a6:	681a      	ldr	r2, [r3, #0]
 80021a8:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80021ac:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80021ae:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	fab3 f283 	clz	r2, r3
 80021b8:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80021bc:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 80021be:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	b2db      	uxtb	r3, r3
 80021c6:	009b      	lsls	r3, r3, #2
 80021c8:	461a      	mov	r2, r3
 80021ca:	4b5c      	ldr	r3, [pc, #368]	; (800233c <HAL_RCC_OscConfig+0x10bc>)
 80021cc:	4413      	add	r3, r2
 80021ce:	461a      	mov	r2, r3
 80021d0:	2301      	movs	r3, #1
 80021d2:	6013      	str	r3, [r2, #0]
 80021d4:	e049      	b.n	800226a <HAL_RCC_OscConfig+0xfea>
 80021d6:	f507 7325 	add.w	r3, r7, #660	; 0x294
 80021da:	2201      	movs	r2, #1
 80021dc:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021de:	f507 7325 	add.w	r3, r7, #660	; 0x294
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	fa93 f2a3 	rbit	r2, r3
 80021e8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80021ec:	601a      	str	r2, [r3, #0]
   return(result);
 80021ee:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80021f2:	681a      	ldr	r2, [r3, #0]
 80021f4:	f507 7324 	add.w	r3, r7, #656	; 0x290
 80021f8:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80021fa:	f507 7324 	add.w	r3, r7, #656	; 0x290
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	fab3 f283 	clz	r2, r3
 8002204:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8002208:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 800220a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	b2db      	uxtb	r3, r3
 8002212:	009b      	lsls	r3, r3, #2
 8002214:	461a      	mov	r2, r3
 8002216:	4b49      	ldr	r3, [pc, #292]	; (800233c <HAL_RCC_OscConfig+0x10bc>)
 8002218:	4413      	add	r3, r2
 800221a:	461a      	mov	r2, r3
 800221c:	2300      	movs	r3, #0
 800221e:	6013      	str	r3, [r2, #0]
 8002220:	f507 7323 	add.w	r3, r7, #652	; 0x28c
 8002224:	2204      	movs	r2, #4
 8002226:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002228:	f507 7323 	add.w	r3, r7, #652	; 0x28c
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	fa93 f2a3 	rbit	r2, r3
 8002232:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002236:	601a      	str	r2, [r3, #0]
   return(result);
 8002238:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800223c:	681a      	ldr	r2, [r3, #0]
 800223e:	f507 732a 	add.w	r3, r7, #680	; 0x2a8
 8002242:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002244:	f507 732a 	add.w	r3, r7, #680	; 0x2a8
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	fab3 f283 	clz	r2, r3
 800224e:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002252:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8002254:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	b2db      	uxtb	r3, r3
 800225c:	009b      	lsls	r3, r3, #2
 800225e:	461a      	mov	r2, r3
 8002260:	4b36      	ldr	r3, [pc, #216]	; (800233c <HAL_RCC_OscConfig+0x10bc>)
 8002262:	4413      	add	r3, r2
 8002264:	461a      	mov	r2, r3
 8002266:	2301      	movs	r3, #1
 8002268:	6013      	str	r3, [r2, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) == RCC_LSE_ON)
 800226a:	1d3b      	adds	r3, r7, #4
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	68db      	ldr	r3, [r3, #12]
 8002270:	2b01      	cmp	r3, #1
 8002272:	f040 8091 	bne.w	8002398 <HAL_RCC_OscConfig+0x1118>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002276:	f001 fa5d 	bl	8003734 <HAL_GetTick>
 800227a:	f8c7 03ec 	str.w	r0, [r7, #1004]	; 0x3ec
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800227e:	e00b      	b.n	8002298 <HAL_RCC_OscConfig+0x1018>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002280:	f001 fa58 	bl	8003734 <HAL_GetTick>
 8002284:	4602      	mov	r2, r0
 8002286:	f8d7 33ec 	ldr.w	r3, [r7, #1004]	; 0x3ec
 800228a:	1ad3      	subs	r3, r2, r3
 800228c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002290:	4293      	cmp	r3, r2
 8002292:	d901      	bls.n	8002298 <HAL_RCC_OscConfig+0x1018>
        {
          return HAL_TIMEOUT;
 8002294:	2303      	movs	r3, #3
 8002296:	e362      	b.n	800295e <HAL_RCC_OscConfig+0x16de>
 8002298:	f507 7321 	add.w	r3, r7, #644	; 0x284
 800229c:	2202      	movs	r2, #2
 800229e:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022a0:	f507 7321 	add.w	r3, r7, #644	; 0x284
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	fa93 f2a3 	rbit	r2, r3
 80022aa:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80022ae:	601a      	str	r2, [r3, #0]
   return(result);
 80022b0:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80022b4:	681a      	ldr	r2, [r3, #0]
 80022b6:	f507 7326 	add.w	r3, r7, #664	; 0x298
 80022ba:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80022bc:	f507 7326 	add.w	r3, r7, #664	; 0x298
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	fab3 f283 	clz	r2, r3
 80022c6:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80022ca:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 80022cc:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	b2db      	uxtb	r3, r3
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80022d8:	b2db      	uxtb	r3, r3
 80022da:	095b      	lsrs	r3, r3, #5
 80022dc:	b2db      	uxtb	r3, r3
 80022de:	2b01      	cmp	r3, #1
 80022e0:	d102      	bne.n	80022e8 <HAL_RCC_OscConfig+0x1068>
 80022e2:	4b15      	ldr	r3, [pc, #84]	; (8002338 <HAL_RCC_OscConfig+0x10b8>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	e02d      	b.n	8002344 <HAL_RCC_OscConfig+0x10c4>
 80022e8:	f507 731f 	add.w	r3, r7, #636	; 0x27c
 80022ec:	2202      	movs	r2, #2
 80022ee:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022f0:	f507 731f 	add.w	r3, r7, #636	; 0x27c
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	fa93 f2a3 	rbit	r2, r3
 80022fa:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80022fe:	601a      	str	r2, [r3, #0]
   return(result);
 8002300:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8002304:	681a      	ldr	r2, [r3, #0]
 8002306:	f507 7322 	add.w	r3, r7, #648	; 0x288
 800230a:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800230c:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	fab3 f283 	clz	r2, r3
 8002316:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800231a:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 800231c:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	b2db      	uxtb	r3, r3
 8002324:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002328:	b2db      	uxtb	r3, r3
 800232a:	095b      	lsrs	r3, r3, #5
 800232c:	b2db      	uxtb	r3, r3
 800232e:	2b02      	cmp	r3, #2
 8002330:	d106      	bne.n	8002340 <HAL_RCC_OscConfig+0x10c0>
 8002332:	4b01      	ldr	r3, [pc, #4]	; (8002338 <HAL_RCC_OscConfig+0x10b8>)
 8002334:	6a1b      	ldr	r3, [r3, #32]
 8002336:	e005      	b.n	8002344 <HAL_RCC_OscConfig+0x10c4>
 8002338:	40021000 	.word	0x40021000
 800233c:	42420400 	.word	0x42420400
 8002340:	4ba9      	ldr	r3, [pc, #676]	; (80025e8 <HAL_RCC_OscConfig+0x1368>)
 8002342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002344:	f507 721d 	add.w	r2, r7, #628	; 0x274
 8002348:	2102      	movs	r1, #2
 800234a:	6011      	str	r1, [r2, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800234c:	f507 721d 	add.w	r2, r7, #628	; 0x274
 8002350:	6812      	ldr	r2, [r2, #0]
 8002352:	fa92 f1a2 	rbit	r1, r2
 8002356:	f107 0284 	add.w	r2, r7, #132	; 0x84
 800235a:	6011      	str	r1, [r2, #0]
   return(result);
 800235c:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8002360:	6811      	ldr	r1, [r2, #0]
 8002362:	f507 7220 	add.w	r2, r7, #640	; 0x280
 8002366:	6011      	str	r1, [r2, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002368:	f507 7220 	add.w	r2, r7, #640	; 0x280
 800236c:	6812      	ldr	r2, [r2, #0]
 800236e:	fab2 f182 	clz	r1, r2
 8002372:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8002376:	6011      	str	r1, [r2, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8002378:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800237c:	6812      	ldr	r2, [r2, #0]
 800237e:	b2d2      	uxtb	r2, r2
 8002380:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002384:	b2d2      	uxtb	r2, r2
 8002386:	f002 021f 	and.w	r2, r2, #31
 800238a:	40d3      	lsrs	r3, r2
 800238c:	f003 0301 	and.w	r3, r3, #1
 8002390:	2b00      	cmp	r3, #0
 8002392:	f43f af75 	beq.w	8002280 <HAL_RCC_OscConfig+0x1000>
 8002396:	e08b      	b.n	80024b0 <HAL_RCC_OscConfig+0x1230>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002398:	f001 f9cc 	bl	8003734 <HAL_GetTick>
 800239c:	f8c7 03ec 	str.w	r0, [r7, #1004]	; 0x3ec
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023a0:	e00b      	b.n	80023ba <HAL_RCC_OscConfig+0x113a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023a2:	f001 f9c7 	bl	8003734 <HAL_GetTick>
 80023a6:	4602      	mov	r2, r0
 80023a8:	f8d7 33ec 	ldr.w	r3, [r7, #1004]	; 0x3ec
 80023ac:	1ad3      	subs	r3, r2, r3
 80023ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d901      	bls.n	80023ba <HAL_RCC_OscConfig+0x113a>
        {
          return HAL_TIMEOUT;
 80023b6:	2303      	movs	r3, #3
 80023b8:	e2d1      	b.n	800295e <HAL_RCC_OscConfig+0x16de>
 80023ba:	f507 731b 	add.w	r3, r7, #620	; 0x26c
 80023be:	2202      	movs	r2, #2
 80023c0:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023c2:	f507 731b 	add.w	r3, r7, #620	; 0x26c
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	fa93 f2a3 	rbit	r2, r3
 80023cc:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80023d0:	601a      	str	r2, [r3, #0]
   return(result);
 80023d2:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	f507 731e 	add.w	r3, r7, #632	; 0x278
 80023dc:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80023de:	f507 731e 	add.w	r3, r7, #632	; 0x278
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	fab3 f283 	clz	r2, r3
 80023e8:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80023ec:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 80023ee:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	b2db      	uxtb	r3, r3
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80023fa:	b2db      	uxtb	r3, r3
 80023fc:	095b      	lsrs	r3, r3, #5
 80023fe:	b2db      	uxtb	r3, r3
 8002400:	2b01      	cmp	r3, #1
 8002402:	d102      	bne.n	800240a <HAL_RCC_OscConfig+0x118a>
 8002404:	4b78      	ldr	r3, [pc, #480]	; (80025e8 <HAL_RCC_OscConfig+0x1368>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	e029      	b.n	800245e <HAL_RCC_OscConfig+0x11de>
 800240a:	f507 7319 	add.w	r3, r7, #612	; 0x264
 800240e:	2202      	movs	r2, #2
 8002410:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002412:	f507 7319 	add.w	r3, r7, #612	; 0x264
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	fa93 f2a3 	rbit	r2, r3
 800241c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002420:	601a      	str	r2, [r3, #0]
   return(result);
 8002422:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002426:	681a      	ldr	r2, [r3, #0]
 8002428:	f507 731c 	add.w	r3, r7, #624	; 0x270
 800242c:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800242e:	f507 731c 	add.w	r3, r7, #624	; 0x270
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	fab3 f283 	clz	r2, r3
 8002438:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800243c:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 800243e:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	b2db      	uxtb	r3, r3
 8002446:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800244a:	b2db      	uxtb	r3, r3
 800244c:	095b      	lsrs	r3, r3, #5
 800244e:	b2db      	uxtb	r3, r3
 8002450:	2b02      	cmp	r3, #2
 8002452:	d102      	bne.n	800245a <HAL_RCC_OscConfig+0x11da>
 8002454:	4b64      	ldr	r3, [pc, #400]	; (80025e8 <HAL_RCC_OscConfig+0x1368>)
 8002456:	6a1b      	ldr	r3, [r3, #32]
 8002458:	e001      	b.n	800245e <HAL_RCC_OscConfig+0x11de>
 800245a:	4b63      	ldr	r3, [pc, #396]	; (80025e8 <HAL_RCC_OscConfig+0x1368>)
 800245c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800245e:	f507 7217 	add.w	r2, r7, #604	; 0x25c
 8002462:	2102      	movs	r1, #2
 8002464:	6011      	str	r1, [r2, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002466:	f507 7217 	add.w	r2, r7, #604	; 0x25c
 800246a:	6812      	ldr	r2, [r2, #0]
 800246c:	fa92 f1a2 	rbit	r1, r2
 8002470:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 8002474:	6011      	str	r1, [r2, #0]
   return(result);
 8002476:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 800247a:	6811      	ldr	r1, [r2, #0]
 800247c:	f507 721a 	add.w	r2, r7, #616	; 0x268
 8002480:	6011      	str	r1, [r2, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002482:	f507 721a 	add.w	r2, r7, #616	; 0x268
 8002486:	6812      	ldr	r2, [r2, #0]
 8002488:	fab2 f182 	clz	r1, r2
 800248c:	f107 0270 	add.w	r2, r7, #112	; 0x70
 8002490:	6011      	str	r1, [r2, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8002492:	f107 0270 	add.w	r2, r7, #112	; 0x70
 8002496:	6812      	ldr	r2, [r2, #0]
 8002498:	b2d2      	uxtb	r2, r2
 800249a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800249e:	b2d2      	uxtb	r2, r2
 80024a0:	f002 021f 	and.w	r2, r2, #31
 80024a4:	40d3      	lsrs	r3, r2
 80024a6:	f003 0301 	and.w	r3, r3, #1
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	f47f af79 	bne.w	80023a2 <HAL_RCC_OscConfig+0x1122>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80024b0:	1d3b      	adds	r3, r7, #4
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	69db      	ldr	r3, [r3, #28]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	f000 8250 	beq.w	800295c <HAL_RCC_OscConfig+0x16dc>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80024bc:	4b4a      	ldr	r3, [pc, #296]	; (80025e8 <HAL_RCC_OscConfig+0x1368>)
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	f003 030c 	and.w	r3, r3, #12
 80024c4:	2b08      	cmp	r3, #8
 80024c6:	f000 8247 	beq.w	8002958 <HAL_RCC_OscConfig+0x16d8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80024ca:	1d3b      	adds	r3, r7, #4
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	69db      	ldr	r3, [r3, #28]
 80024d0:	2b02      	cmp	r3, #2
 80024d2:	f040 818a 	bne.w	80027ea <HAL_RCC_OscConfig+0x156a>
 80024d6:	f507 7315 	add.w	r3, r7, #596	; 0x254
 80024da:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80024de:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024e0:	f507 7315 	add.w	r3, r7, #596	; 0x254
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	fa93 f2a3 	rbit	r2, r3
 80024ea:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80024ee:	601a      	str	r2, [r3, #0]
   return(result);
 80024f0:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80024f4:	681a      	ldr	r2, [r3, #0]
 80024f6:	f507 7318 	add.w	r3, r7, #608	; 0x260
 80024fa:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80024fc:	f507 7318 	add.w	r3, r7, #608	; 0x260
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	fab3 f283 	clz	r2, r3
 8002506:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800250a:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 800250c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	b2db      	uxtb	r3, r3
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002514:	009b      	lsls	r3, r3, #2
 8002516:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 800251a:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 800251e:	461a      	mov	r2, r3
 8002520:	2300      	movs	r3, #0
 8002522:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002524:	f001 f906 	bl	8003734 <HAL_GetTick>
 8002528:	f8c7 03ec 	str.w	r0, [r7, #1004]	; 0x3ec
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800252c:	e009      	b.n	8002542 <HAL_RCC_OscConfig+0x12c2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800252e:	f001 f901 	bl	8003734 <HAL_GetTick>
 8002532:	4602      	mov	r2, r0
 8002534:	f8d7 33ec 	ldr.w	r3, [r7, #1004]	; 0x3ec
 8002538:	1ad3      	subs	r3, r2, r3
 800253a:	2b64      	cmp	r3, #100	; 0x64
 800253c:	d901      	bls.n	8002542 <HAL_RCC_OscConfig+0x12c2>
          {
            return HAL_TIMEOUT;
 800253e:	2303      	movs	r3, #3
 8002540:	e20d      	b.n	800295e <HAL_RCC_OscConfig+0x16de>
 8002542:	f507 7313 	add.w	r3, r7, #588	; 0x24c
 8002546:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800254a:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800254c:	f507 7313 	add.w	r3, r7, #588	; 0x24c
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	fa93 f2a3 	rbit	r2, r3
 8002556:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800255a:	601a      	str	r2, [r3, #0]
   return(result);
 800255c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002560:	681a      	ldr	r2, [r3, #0]
 8002562:	f507 7316 	add.w	r3, r7, #600	; 0x258
 8002566:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002568:	f507 7316 	add.w	r3, r7, #600	; 0x258
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	fab3 f283 	clz	r2, r3
 8002572:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8002576:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8002578:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	b2db      	uxtb	r3, r3
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002580:	f043 0320 	orr.w	r3, r3, #32
 8002584:	b2db      	uxtb	r3, r3
 8002586:	095b      	lsrs	r3, r3, #5
 8002588:	b2db      	uxtb	r3, r3
 800258a:	2b01      	cmp	r3, #1
 800258c:	d102      	bne.n	8002594 <HAL_RCC_OscConfig+0x1314>
 800258e:	4b16      	ldr	r3, [pc, #88]	; (80025e8 <HAL_RCC_OscConfig+0x1368>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	e02d      	b.n	80025f0 <HAL_RCC_OscConfig+0x1370>
 8002594:	f507 7311 	add.w	r3, r7, #580	; 0x244
 8002598:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800259c:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800259e:	f507 7311 	add.w	r3, r7, #580	; 0x244
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	fa93 f2a3 	rbit	r2, r3
 80025a8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80025ac:	601a      	str	r2, [r3, #0]
   return(result);
 80025ae:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80025b2:	681a      	ldr	r2, [r3, #0]
 80025b4:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80025b8:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80025ba:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	fab3 f283 	clz	r2, r3
 80025c4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80025c8:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 80025ca:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	b2db      	uxtb	r3, r3
 80025d2:	f043 0320 	orr.w	r3, r3, #32
 80025d6:	b2db      	uxtb	r3, r3
 80025d8:	095b      	lsrs	r3, r3, #5
 80025da:	b2db      	uxtb	r3, r3
 80025dc:	2b02      	cmp	r3, #2
 80025de:	d105      	bne.n	80025ec <HAL_RCC_OscConfig+0x136c>
 80025e0:	4b01      	ldr	r3, [pc, #4]	; (80025e8 <HAL_RCC_OscConfig+0x1368>)
 80025e2:	6a1b      	ldr	r3, [r3, #32]
 80025e4:	e004      	b.n	80025f0 <HAL_RCC_OscConfig+0x1370>
 80025e6:	bf00      	nop
 80025e8:	40021000 	.word	0x40021000
 80025ec:	4bae      	ldr	r3, [pc, #696]	; (80028a8 <HAL_RCC_OscConfig+0x1628>)
 80025ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025f0:	f507 720f 	add.w	r2, r7, #572	; 0x23c
 80025f4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80025f8:	6011      	str	r1, [r2, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025fa:	f507 720f 	add.w	r2, r7, #572	; 0x23c
 80025fe:	6812      	ldr	r2, [r2, #0]
 8002600:	fa92 f1a2 	rbit	r1, r2
 8002604:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8002608:	6011      	str	r1, [r2, #0]
   return(result);
 800260a:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 800260e:	6811      	ldr	r1, [r2, #0]
 8002610:	f507 7212 	add.w	r2, r7, #584	; 0x248
 8002614:	6011      	str	r1, [r2, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002616:	f507 7212 	add.w	r2, r7, #584	; 0x248
 800261a:	6812      	ldr	r2, [r2, #0]
 800261c:	fab2 f182 	clz	r1, r2
 8002620:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8002624:	6011      	str	r1, [r2, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8002626:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800262a:	6812      	ldr	r2, [r2, #0]
 800262c:	b2d2      	uxtb	r2, r2
 800262e:	f042 0220 	orr.w	r2, r2, #32
 8002632:	b2d2      	uxtb	r2, r2
 8002634:	f002 021f 	and.w	r2, r2, #31
 8002638:	40d3      	lsrs	r3, r2
 800263a:	f003 0301 	and.w	r3, r3, #1
 800263e:	2b00      	cmp	r3, #0
 8002640:	f47f af75 	bne.w	800252e <HAL_RCC_OscConfig+0x12ae>
          }
        }
        
        /* Configure the HSE prediv1 factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002644:	1d3b      	adds	r3, r7, #4
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	6a1b      	ldr	r3, [r3, #32]
 800264a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800264e:	d109      	bne.n	8002664 <HAL_RCC_OscConfig+0x13e4>
        {
          /* Check the parameters */
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
          
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002650:	4995      	ldr	r1, [pc, #596]	; (80028a8 <HAL_RCC_OscConfig+0x1628>)
 8002652:	4b95      	ldr	r3, [pc, #596]	; (80028a8 <HAL_RCC_OscConfig+0x1628>)
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800265a:	1d3b      	adds	r3, r7, #4
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	689b      	ldr	r3, [r3, #8]
 8002660:	4313      	orrs	r3, r2
 8002662:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002664:	4890      	ldr	r0, [pc, #576]	; (80028a8 <HAL_RCC_OscConfig+0x1628>)
 8002666:	4b90      	ldr	r3, [pc, #576]	; (80028a8 <HAL_RCC_OscConfig+0x1628>)
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800266e:	1d3b      	adds	r3, r7, #4
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	6a19      	ldr	r1, [r3, #32]
 8002674:	1d3b      	adds	r3, r7, #4
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800267a:	430b      	orrs	r3, r1
 800267c:	4313      	orrs	r3, r2
 800267e:	6043      	str	r3, [r0, #4]
 8002680:	f507 730d 	add.w	r3, r7, #564	; 0x234
 8002684:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002688:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800268a:	f507 730d 	add.w	r3, r7, #564	; 0x234
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	fa93 f2a3 	rbit	r2, r3
 8002694:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002698:	601a      	str	r2, [r3, #0]
   return(result);
 800269a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800269e:	681a      	ldr	r2, [r3, #0]
 80026a0:	f507 7310 	add.w	r3, r7, #576	; 0x240
 80026a4:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80026a6:	f507 7310 	add.w	r3, r7, #576	; 0x240
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	fab3 f283 	clz	r2, r3
 80026b0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80026b4:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 80026b6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	b2db      	uxtb	r3, r3
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80026be:	009b      	lsls	r3, r3, #2
 80026c0:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 80026c4:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 80026c8:	461a      	mov	r2, r3
 80026ca:	2301      	movs	r3, #1
 80026cc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026ce:	f001 f831 	bl	8003734 <HAL_GetTick>
 80026d2:	f8c7 03ec 	str.w	r0, [r7, #1004]	; 0x3ec
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026d6:	e009      	b.n	80026ec <HAL_RCC_OscConfig+0x146c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026d8:	f001 f82c 	bl	8003734 <HAL_GetTick>
 80026dc:	4602      	mov	r2, r0
 80026de:	f8d7 33ec 	ldr.w	r3, [r7, #1004]	; 0x3ec
 80026e2:	1ad3      	subs	r3, r2, r3
 80026e4:	2b64      	cmp	r3, #100	; 0x64
 80026e6:	d901      	bls.n	80026ec <HAL_RCC_OscConfig+0x146c>
          {
            return HAL_TIMEOUT;
 80026e8:	2303      	movs	r3, #3
 80026ea:	e138      	b.n	800295e <HAL_RCC_OscConfig+0x16de>
 80026ec:	f507 730b 	add.w	r3, r7, #556	; 0x22c
 80026f0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80026f4:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026f6:	f507 730b 	add.w	r3, r7, #556	; 0x22c
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	fa93 f2a3 	rbit	r2, r3
 8002700:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002704:	601a      	str	r2, [r3, #0]
   return(result);
 8002706:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800270a:	681a      	ldr	r2, [r3, #0]
 800270c:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8002710:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002712:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	fab3 f283 	clz	r2, r3
 800271c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002720:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8002722:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	b2db      	uxtb	r3, r3
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800272a:	f043 0320 	orr.w	r3, r3, #32
 800272e:	b2db      	uxtb	r3, r3
 8002730:	095b      	lsrs	r3, r3, #5
 8002732:	b2db      	uxtb	r3, r3
 8002734:	2b01      	cmp	r3, #1
 8002736:	d102      	bne.n	800273e <HAL_RCC_OscConfig+0x14be>
 8002738:	4b5b      	ldr	r3, [pc, #364]	; (80028a8 <HAL_RCC_OscConfig+0x1628>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	e02a      	b.n	8002794 <HAL_RCC_OscConfig+0x1514>
 800273e:	f507 7309 	add.w	r3, r7, #548	; 0x224
 8002742:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002746:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002748:	f507 7309 	add.w	r3, r7, #548	; 0x224
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	fa93 f2a3 	rbit	r2, r3
 8002752:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002756:	601a      	str	r2, [r3, #0]
   return(result);
 8002758:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800275c:	681a      	ldr	r2, [r3, #0]
 800275e:	f507 730c 	add.w	r3, r7, #560	; 0x230
 8002762:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002764:	f507 730c 	add.w	r3, r7, #560	; 0x230
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	fab3 f283 	clz	r2, r3
 800276e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002772:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8002774:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	b2db      	uxtb	r3, r3
 800277c:	f043 0320 	orr.w	r3, r3, #32
 8002780:	b2db      	uxtb	r3, r3
 8002782:	095b      	lsrs	r3, r3, #5
 8002784:	b2db      	uxtb	r3, r3
 8002786:	2b02      	cmp	r3, #2
 8002788:	d102      	bne.n	8002790 <HAL_RCC_OscConfig+0x1510>
 800278a:	4b47      	ldr	r3, [pc, #284]	; (80028a8 <HAL_RCC_OscConfig+0x1628>)
 800278c:	6a1b      	ldr	r3, [r3, #32]
 800278e:	e001      	b.n	8002794 <HAL_RCC_OscConfig+0x1514>
 8002790:	4b45      	ldr	r3, [pc, #276]	; (80028a8 <HAL_RCC_OscConfig+0x1628>)
 8002792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002794:	f507 7207 	add.w	r2, r7, #540	; 0x21c
 8002798:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800279c:	6011      	str	r1, [r2, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800279e:	f507 7207 	add.w	r2, r7, #540	; 0x21c
 80027a2:	6812      	ldr	r2, [r2, #0]
 80027a4:	fa92 f1a2 	rbit	r1, r2
 80027a8:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 80027ac:	6011      	str	r1, [r2, #0]
   return(result);
 80027ae:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 80027b2:	6811      	ldr	r1, [r2, #0]
 80027b4:	f507 720a 	add.w	r2, r7, #552	; 0x228
 80027b8:	6011      	str	r1, [r2, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80027ba:	f507 720a 	add.w	r2, r7, #552	; 0x228
 80027be:	6812      	ldr	r2, [r2, #0]
 80027c0:	fab2 f182 	clz	r1, r2
 80027c4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80027c8:	6011      	str	r1, [r2, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 80027ca:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80027ce:	6812      	ldr	r2, [r2, #0]
 80027d0:	b2d2      	uxtb	r2, r2
 80027d2:	f042 0220 	orr.w	r2, r2, #32
 80027d6:	b2d2      	uxtb	r2, r2
 80027d8:	f002 021f 	and.w	r2, r2, #31
 80027dc:	40d3      	lsrs	r3, r2
 80027de:	f003 0301 	and.w	r3, r3, #1
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	f43f af78 	beq.w	80026d8 <HAL_RCC_OscConfig+0x1458>
 80027e8:	e0b8      	b.n	800295c <HAL_RCC_OscConfig+0x16dc>
 80027ea:	f507 7305 	add.w	r3, r7, #532	; 0x214
 80027ee:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80027f2:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027f4:	f507 7305 	add.w	r3, r7, #532	; 0x214
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	fa93 f2a3 	rbit	r2, r3
 80027fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002802:	601a      	str	r2, [r3, #0]
   return(result);
 8002804:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002808:	681a      	ldr	r2, [r3, #0]
 800280a:	f507 7308 	add.w	r3, r7, #544	; 0x220
 800280e:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002810:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	fab3 f283 	clz	r2, r3
 800281a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800281e:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8002820:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	b2db      	uxtb	r3, r3
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002828:	009b      	lsls	r3, r3, #2
 800282a:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 800282e:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8002832:	461a      	mov	r2, r3
 8002834:	2300      	movs	r3, #0
 8002836:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002838:	f000 ff7c 	bl	8003734 <HAL_GetTick>
 800283c:	f8c7 03ec 	str.w	r0, [r7, #1004]	; 0x3ec
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002840:	e009      	b.n	8002856 <HAL_RCC_OscConfig+0x15d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002842:	f000 ff77 	bl	8003734 <HAL_GetTick>
 8002846:	4602      	mov	r2, r0
 8002848:	f8d7 33ec 	ldr.w	r3, [r7, #1004]	; 0x3ec
 800284c:	1ad3      	subs	r3, r2, r3
 800284e:	2b64      	cmp	r3, #100	; 0x64
 8002850:	d901      	bls.n	8002856 <HAL_RCC_OscConfig+0x15d6>
          {
            return HAL_TIMEOUT;
 8002852:	2303      	movs	r3, #3
 8002854:	e083      	b.n	800295e <HAL_RCC_OscConfig+0x16de>
 8002856:	f507 7303 	add.w	r3, r7, #524	; 0x20c
 800285a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800285e:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002860:	f507 7303 	add.w	r3, r7, #524	; 0x20c
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	fa93 f2a3 	rbit	r2, r3
 800286a:	f107 031c 	add.w	r3, r7, #28
 800286e:	601a      	str	r2, [r3, #0]
   return(result);
 8002870:	f107 031c 	add.w	r3, r7, #28
 8002874:	681a      	ldr	r2, [r3, #0]
 8002876:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800287a:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800287c:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	fab3 f283 	clz	r2, r3
 8002886:	f107 0320 	add.w	r3, r7, #32
 800288a:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 800288c:	f107 0320 	add.w	r3, r7, #32
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	b2db      	uxtb	r3, r3
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002894:	f043 0320 	orr.w	r3, r3, #32
 8002898:	b2db      	uxtb	r3, r3
 800289a:	095b      	lsrs	r3, r3, #5
 800289c:	b2db      	uxtb	r3, r3
 800289e:	2b01      	cmp	r3, #1
 80028a0:	d104      	bne.n	80028ac <HAL_RCC_OscConfig+0x162c>
 80028a2:	4b01      	ldr	r3, [pc, #4]	; (80028a8 <HAL_RCC_OscConfig+0x1628>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	e02c      	b.n	8002902 <HAL_RCC_OscConfig+0x1682>
 80028a8:	40021000 	.word	0x40021000
 80028ac:	f507 7301 	add.w	r3, r7, #516	; 0x204
 80028b0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80028b4:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028b6:	f507 7301 	add.w	r3, r7, #516	; 0x204
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	fa93 f2a3 	rbit	r2, r3
 80028c0:	f107 0314 	add.w	r3, r7, #20
 80028c4:	601a      	str	r2, [r3, #0]
   return(result);
 80028c6:	f107 0314 	add.w	r3, r7, #20
 80028ca:	681a      	ldr	r2, [r3, #0]
 80028cc:	f507 7304 	add.w	r3, r7, #528	; 0x210
 80028d0:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80028d2:	f507 7304 	add.w	r3, r7, #528	; 0x210
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	fab3 f283 	clz	r2, r3
 80028dc:	f107 0318 	add.w	r3, r7, #24
 80028e0:	601a      	str	r2, [r3, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 80028e2:	f107 0318 	add.w	r3, r7, #24
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	b2db      	uxtb	r3, r3
 80028ea:	f043 0320 	orr.w	r3, r3, #32
 80028ee:	b2db      	uxtb	r3, r3
 80028f0:	095b      	lsrs	r3, r3, #5
 80028f2:	b2db      	uxtb	r3, r3
 80028f4:	2b02      	cmp	r3, #2
 80028f6:	d102      	bne.n	80028fe <HAL_RCC_OscConfig+0x167e>
 80028f8:	4b1b      	ldr	r3, [pc, #108]	; (8002968 <HAL_RCC_OscConfig+0x16e8>)
 80028fa:	6a1b      	ldr	r3, [r3, #32]
 80028fc:	e001      	b.n	8002902 <HAL_RCC_OscConfig+0x1682>
 80028fe:	4b1a      	ldr	r3, [pc, #104]	; (8002968 <HAL_RCC_OscConfig+0x16e8>)
 8002900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002902:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002906:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800290a:	6011      	str	r1, [r2, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800290c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002910:	6812      	ldr	r2, [r2, #0]
 8002912:	fa92 f1a2 	rbit	r1, r2
 8002916:	f107 020c 	add.w	r2, r7, #12
 800291a:	6011      	str	r1, [r2, #0]
   return(result);
 800291c:	f107 020c 	add.w	r2, r7, #12
 8002920:	6811      	ldr	r1, [r2, #0]
 8002922:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002926:	6011      	str	r1, [r2, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002928:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800292c:	6812      	ldr	r2, [r2, #0]
 800292e:	fab2 f182 	clz	r1, r2
 8002932:	f107 0210 	add.w	r2, r7, #16
 8002936:	6011      	str	r1, [r2, #0]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8002938:	f107 0210 	add.w	r2, r7, #16
 800293c:	6812      	ldr	r2, [r2, #0]
 800293e:	b2d2      	uxtb	r2, r2
 8002940:	f042 0220 	orr.w	r2, r2, #32
 8002944:	b2d2      	uxtb	r2, r2
 8002946:	f002 021f 	and.w	r2, r2, #31
 800294a:	40d3      	lsrs	r3, r2
 800294c:	f003 0301 	and.w	r3, r3, #1
 8002950:	2b00      	cmp	r3, #0
 8002952:	f47f af76 	bne.w	8002842 <HAL_RCC_OscConfig+0x15c2>
 8002956:	e001      	b.n	800295c <HAL_RCC_OscConfig+0x16dc>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8002958:	2301      	movs	r3, #1
 800295a:	e000      	b.n	800295e <HAL_RCC_OscConfig+0x16de>
    }
  }
  
  return HAL_OK;
 800295c:	2300      	movs	r3, #0
}
 800295e:	4618      	mov	r0, r3
 8002960:	f507 777d 	add.w	r7, r7, #1012	; 0x3f4
 8002964:	46bd      	mov	sp, r7
 8002966:	bd90      	pop	{r4, r7, pc}
 8002968:	40021000 	.word	0x40021000

0800296c <HAL_RCC_GetSysClockFreq>:
  *         
  *               
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800296c:	b490      	push	{r4, r7}
 800296e:	b092      	sub	sp, #72	; 0x48
 8002970:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002972:	4b3a      	ldr	r3, [pc, #232]	; (8002a5c <HAL_RCC_GetSysClockFreq+0xf0>)
 8002974:	1d3c      	adds	r4, r7, #4
 8002976:	6818      	ldr	r0, [r3, #0]
 8002978:	6859      	ldr	r1, [r3, #4]
 800297a:	689a      	ldr	r2, [r3, #8]
 800297c:	68db      	ldr	r3, [r3, #12]
 800297e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = { 1, 2};
 8002980:	4a37      	ldr	r2, [pc, #220]	; (8002a60 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002982:	463b      	mov	r3, r7
 8002984:	8812      	ldrh	r2, [r2, #0]
 8002986:	801a      	strh	r2, [r3, #0]

  uint32_t tmpreg = 0, prediv1 = 0, pllclk = 0, pllmul = 0;
 8002988:	2300      	movs	r3, #0
 800298a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800298c:	2300      	movs	r3, #0
 800298e:	63bb      	str	r3, [r7, #56]	; 0x38
 8002990:	2300      	movs	r3, #0
 8002992:	647b      	str	r3, [r7, #68]	; 0x44
 8002994:	2300      	movs	r3, #0
 8002996:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t sysclockfreq = 0;
 8002998:	2300      	movs	r3, #0
 800299a:	643b      	str	r3, [r7, #64]	; 0x40
  
  tmpreg = RCC->CFGR;
 800299c:	4b31      	ldr	r3, [pc, #196]	; (8002a64 <HAL_RCC_GetSysClockFreq+0xf8>)
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	63fb      	str	r3, [r7, #60]	; 0x3c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80029a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80029a4:	f003 030c 	and.w	r3, r3, #12
 80029a8:	2b04      	cmp	r3, #4
 80029aa:	d002      	beq.n	80029b2 <HAL_RCC_GetSysClockFreq+0x46>
 80029ac:	2b08      	cmp	r3, #8
 80029ae:	d003      	beq.n	80029b8 <HAL_RCC_GetSysClockFreq+0x4c>
 80029b0:	e04b      	b.n	8002a4a <HAL_RCC_GetSysClockFreq+0xde>
  {
  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80029b2:	4b2d      	ldr	r3, [pc, #180]	; (8002a68 <HAL_RCC_GetSysClockFreq+0xfc>)
 80029b4:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 80029b6:	e04b      	b.n	8002a50 <HAL_RCC_GetSysClockFreq+0xe4>
    }
  case RCC_CFGR_SWS_PLL:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> POSITION_VAL(RCC_CFGR_PLLMULL)];
 80029b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80029ba:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80029be:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80029c2:	62fa      	str	r2, [r7, #44]	; 0x2c
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80029c6:	fa92 f2a2 	rbit	r2, r2
 80029ca:	61fa      	str	r2, [r7, #28]
   return(result);
 80029cc:	69fa      	ldr	r2, [r7, #28]
 80029ce:	627a      	str	r2, [r7, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80029d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029d2:	fab2 f282 	clz	r2, r2
 80029d6:	623a      	str	r2, [r7, #32]
   return ((uint8_t) result);    /* Add explicit type cast here */
 80029d8:	6a3a      	ldr	r2, [r7, #32]
 80029da:	b2d2      	uxtb	r2, r2
 80029dc:	40d3      	lsrs	r3, r2
 80029de:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80029e2:	4413      	add	r3, r2
 80029e4:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 80029e8:	637b      	str	r3, [r7, #52]	; 0x34
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80029ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80029ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d022      	beq.n	8002a3a <HAL_RCC_GetSysClockFreq+0xce>
      {
        prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> POSITION_VAL(RCC_CFGR_PLLXTPRE)];
 80029f4:	4b1b      	ldr	r3, [pc, #108]	; (8002a64 <HAL_RCC_GetSysClockFreq+0xf8>)
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029fc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002a00:	62ba      	str	r2, [r7, #40]	; 0x28
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a02:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002a04:	fa92 f2a2 	rbit	r2, r2
 8002a08:	617a      	str	r2, [r7, #20]
   return(result);
 8002a0a:	697a      	ldr	r2, [r7, #20]
 8002a0c:	633a      	str	r2, [r7, #48]	; 0x30
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002a0e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002a10:	fab2 f282 	clz	r2, r2
 8002a14:	61ba      	str	r2, [r7, #24]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8002a16:	69ba      	ldr	r2, [r7, #24]
 8002a18:	b2d2      	uxtb	r2, r2
 8002a1a:	40d3      	lsrs	r3, r2
 8002a1c:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8002a20:	4413      	add	r3, r2
 8002a22:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8002a26:	63bb      	str	r3, [r7, #56]	; 0x38
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8002a28:	4a0f      	ldr	r2, [pc, #60]	; (8002a68 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002a2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a30:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002a32:	fb02 f303 	mul.w	r3, r2, r3
 8002a36:	647b      	str	r3, [r7, #68]	; 0x44
 8002a38:	e004      	b.n	8002a44 <HAL_RCC_GetSysClockFreq+0xd8>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002a3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a3c:	4a0b      	ldr	r2, [pc, #44]	; (8002a6c <HAL_RCC_GetSysClockFreq+0x100>)
 8002a3e:	fb02 f303 	mul.w	r3, r2, r3
 8002a42:	647b      	str	r3, [r7, #68]	; 0x44
      }
      sysclockfreq = pllclk;
 8002a44:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002a46:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8002a48:	e002      	b.n	8002a50 <HAL_RCC_GetSysClockFreq+0xe4>
    }
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
  default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002a4a:	4b07      	ldr	r3, [pc, #28]	; (8002a68 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002a4c:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8002a4e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a50:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 8002a52:	4618      	mov	r0, r3
 8002a54:	3748      	adds	r7, #72	; 0x48
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bc90      	pop	{r4, r7}
 8002a5a:	4770      	bx	lr
 8002a5c:	08004010 	.word	0x08004010
 8002a60:	08004020 	.word	0x08004020
 8002a64:	40021000 	.word	0x40021000
 8002a68:	007a1200 	.word	0x007a1200
 8002a6c:	003d0900 	.word	0x003d0900

08002a70 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b084      	sub	sp, #16
 8002a74:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> aAPBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8002a76:	f7ff ff79 	bl	800296c <HAL_RCC_GetSysClockFreq>
 8002a7a:	4601      	mov	r1, r0
 8002a7c:	4b0f      	ldr	r3, [pc, #60]	; (8002abc <HAL_RCC_GetHCLKFreq+0x4c>)
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a84:	22f0      	movs	r2, #240	; 0xf0
 8002a86:	60fa      	str	r2, [r7, #12]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a88:	68fa      	ldr	r2, [r7, #12]
 8002a8a:	fa92 f2a2 	rbit	r2, r2
 8002a8e:	603a      	str	r2, [r7, #0]
   return(result);
 8002a90:	683a      	ldr	r2, [r7, #0]
 8002a92:	60ba      	str	r2, [r7, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002a94:	68ba      	ldr	r2, [r7, #8]
 8002a96:	fab2 f282 	clz	r2, r2
 8002a9a:	607a      	str	r2, [r7, #4]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8002a9c:	687a      	ldr	r2, [r7, #4]
 8002a9e:	b2d2      	uxtb	r2, r2
 8002aa0:	40d3      	lsrs	r3, r2
 8002aa2:	4a07      	ldr	r2, [pc, #28]	; (8002ac0 <HAL_RCC_GetHCLKFreq+0x50>)
 8002aa4:	5cd3      	ldrb	r3, [r2, r3]
 8002aa6:	fa21 f303 	lsr.w	r3, r1, r3
 8002aaa:	4a06      	ldr	r2, [pc, #24]	; (8002ac4 <HAL_RCC_GetHCLKFreq+0x54>)
 8002aac:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8002aae:	4b05      	ldr	r3, [pc, #20]	; (8002ac4 <HAL_RCC_GetHCLKFreq+0x54>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
}
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	3710      	adds	r7, #16
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}
 8002aba:	bf00      	nop
 8002abc:	40021000 	.word	0x40021000
 8002ac0:	08004024 	.word	0x08004024
 8002ac4:	20000000 	.word	0x20000000

08002ac8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b084      	sub	sp, #16
 8002acc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> aAPBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8002ace:	f7ff ffcf 	bl	8002a70 <HAL_RCC_GetHCLKFreq>
 8002ad2:	4601      	mov	r1, r0
 8002ad4:	4b0d      	ldr	r3, [pc, #52]	; (8002b0c <HAL_RCC_GetPCLK1Freq+0x44>)
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002adc:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002ae0:	60fa      	str	r2, [r7, #12]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ae2:	68fa      	ldr	r2, [r7, #12]
 8002ae4:	fa92 f2a2 	rbit	r2, r2
 8002ae8:	603a      	str	r2, [r7, #0]
   return(result);
 8002aea:	683a      	ldr	r2, [r7, #0]
 8002aec:	60ba      	str	r2, [r7, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002aee:	68ba      	ldr	r2, [r7, #8]
 8002af0:	fab2 f282 	clz	r2, r2
 8002af4:	607a      	str	r2, [r7, #4]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8002af6:	687a      	ldr	r2, [r7, #4]
 8002af8:	b2d2      	uxtb	r2, r2
 8002afa:	40d3      	lsrs	r3, r2
 8002afc:	4a04      	ldr	r2, [pc, #16]	; (8002b10 <HAL_RCC_GetPCLK1Freq+0x48>)
 8002afe:	5cd3      	ldrb	r3, [r2, r3]
 8002b00:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002b04:	4618      	mov	r0, r3
 8002b06:	3710      	adds	r7, #16
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bd80      	pop	{r7, pc}
 8002b0c:	40021000 	.word	0x40021000
 8002b10:	08004024 	.word	0x08004024

08002b14 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b084      	sub	sp, #16
 8002b18:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> aAPBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8002b1a:	f7ff ffa9 	bl	8002a70 <HAL_RCC_GetHCLKFreq>
 8002b1e:	4601      	mov	r1, r0
 8002b20:	4b0d      	ldr	r3, [pc, #52]	; (8002b58 <HAL_RCC_GetPCLK2Freq+0x44>)
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8002b28:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002b2c:	60fa      	str	r2, [r7, #12]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b2e:	68fa      	ldr	r2, [r7, #12]
 8002b30:	fa92 f2a2 	rbit	r2, r2
 8002b34:	603a      	str	r2, [r7, #0]
   return(result);
 8002b36:	683a      	ldr	r2, [r7, #0]
 8002b38:	60ba      	str	r2, [r7, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002b3a:	68ba      	ldr	r2, [r7, #8]
 8002b3c:	fab2 f282 	clz	r2, r2
 8002b40:	607a      	str	r2, [r7, #4]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8002b42:	687a      	ldr	r2, [r7, #4]
 8002b44:	b2d2      	uxtb	r2, r2
 8002b46:	40d3      	lsrs	r3, r2
 8002b48:	4a04      	ldr	r2, [pc, #16]	; (8002b5c <HAL_RCC_GetPCLK2Freq+0x48>)
 8002b4a:	5cd3      	ldrb	r3, [r2, r3]
 8002b4c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002b50:	4618      	mov	r0, r3
 8002b52:	3710      	adds	r7, #16
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bd80      	pop	{r7, pc}
 8002b58:	40021000 	.word	0x40021000
 8002b5c:	08004024 	.word	0x08004024

08002b60 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b60:	b480      	push	{r7}
 8002b62:	b08b      	sub	sp, #44	; 0x2c
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
 8002b68:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00;
 8002b72:	2300      	movs	r3, #0
 8002b74:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00;
 8002b76:	2300      	movs	r3, #0
 8002b78:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8002b7e:	2300      	movs	r3, #0
 8002b80:	627b      	str	r3, [r7, #36]	; 0x24
 8002b82:	e127      	b.n	8002dd4 <HAL_GPIO_Init+0x274>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002b84:	2201      	movs	r2, #1
 8002b86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b88:	fa02 f303 	lsl.w	r3, r2, r3
 8002b8c:	61fb      	str	r3, [r7, #28]
    
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	681a      	ldr	r2, [r3, #0]
 8002b92:	69fb      	ldr	r3, [r7, #28]
 8002b94:	4013      	ands	r3, r2
 8002b96:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002b98:	69ba      	ldr	r2, [r7, #24]
 8002b9a:	69fb      	ldr	r3, [r7, #28]
 8002b9c:	429a      	cmp	r2, r3
 8002b9e:	f040 8116 	bne.w	8002dce <HAL_GPIO_Init+0x26e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	2b12      	cmp	r3, #18
 8002ba8:	d034      	beq.n	8002c14 <HAL_GPIO_Init+0xb4>
 8002baa:	2b12      	cmp	r3, #18
 8002bac:	d80d      	bhi.n	8002bca <HAL_GPIO_Init+0x6a>
 8002bae:	2b02      	cmp	r3, #2
 8002bb0:	d02b      	beq.n	8002c0a <HAL_GPIO_Init+0xaa>
 8002bb2:	2b02      	cmp	r3, #2
 8002bb4:	d804      	bhi.n	8002bc0 <HAL_GPIO_Init+0x60>
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d031      	beq.n	8002c1e <HAL_GPIO_Init+0xbe>
 8002bba:	2b01      	cmp	r3, #1
 8002bbc:	d01c      	beq.n	8002bf8 <HAL_GPIO_Init+0x98>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;
        
        /* Parameters are checked with assert_param */
        default:
          break;
 8002bbe:	e048      	b.n	8002c52 <HAL_GPIO_Init+0xf2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002bc0:	2b03      	cmp	r3, #3
 8002bc2:	d043      	beq.n	8002c4c <HAL_GPIO_Init+0xec>
 8002bc4:	2b11      	cmp	r3, #17
 8002bc6:	d01b      	beq.n	8002c00 <HAL_GPIO_Init+0xa0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;
        
        /* Parameters are checked with assert_param */
        default:
          break;
 8002bc8:	e043      	b.n	8002c52 <HAL_GPIO_Init+0xf2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002bca:	4a87      	ldr	r2, [pc, #540]	; (8002de8 <HAL_GPIO_Init+0x288>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d026      	beq.n	8002c1e <HAL_GPIO_Init+0xbe>
 8002bd0:	4a85      	ldr	r2, [pc, #532]	; (8002de8 <HAL_GPIO_Init+0x288>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d806      	bhi.n	8002be4 <HAL_GPIO_Init+0x84>
 8002bd6:	4a85      	ldr	r2, [pc, #532]	; (8002dec <HAL_GPIO_Init+0x28c>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d020      	beq.n	8002c1e <HAL_GPIO_Init+0xbe>
 8002bdc:	4a84      	ldr	r2, [pc, #528]	; (8002df0 <HAL_GPIO_Init+0x290>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d01d      	beq.n	8002c1e <HAL_GPIO_Init+0xbe>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;
        
        /* Parameters are checked with assert_param */
        default:
          break;
 8002be2:	e036      	b.n	8002c52 <HAL_GPIO_Init+0xf2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002be4:	4a83      	ldr	r2, [pc, #524]	; (8002df4 <HAL_GPIO_Init+0x294>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d019      	beq.n	8002c1e <HAL_GPIO_Init+0xbe>
 8002bea:	4a83      	ldr	r2, [pc, #524]	; (8002df8 <HAL_GPIO_Init+0x298>)
 8002bec:	4293      	cmp	r3, r2
 8002bee:	d016      	beq.n	8002c1e <HAL_GPIO_Init+0xbe>
 8002bf0:	4a82      	ldr	r2, [pc, #520]	; (8002dfc <HAL_GPIO_Init+0x29c>)
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d013      	beq.n	8002c1e <HAL_GPIO_Init+0xbe>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;
        
        /* Parameters are checked with assert_param */
        default:
          break;
 8002bf6:	e02c      	b.n	8002c52 <HAL_GPIO_Init+0xf2>
      {
        /* If we are configuring the pin in OUTPUT push-pull mode */
        case GPIO_MODE_OUTPUT_PP:
          /* Check the GPIO speed parameter */
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	68db      	ldr	r3, [r3, #12]
 8002bfc:	623b      	str	r3, [r7, #32]
          break;
 8002bfe:	e028      	b.n	8002c52 <HAL_GPIO_Init+0xf2>
          
        /* If we are configuring the pin in OUTPUT open-drain mode */
        case GPIO_MODE_OUTPUT_OD:
          /* Check the GPIO speed parameter */
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	68db      	ldr	r3, [r3, #12]
 8002c04:	3304      	adds	r3, #4
 8002c06:	623b      	str	r3, [r7, #32]
          break;
 8002c08:	e023      	b.n	8002c52 <HAL_GPIO_Init+0xf2>
          
        /* If we are configuring the pin in ALTERNATE FUNCTION push-pull mode */
        case GPIO_MODE_AF_PP:
          /* Check the GPIO speed parameter */
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	68db      	ldr	r3, [r3, #12]
 8002c0e:	3308      	adds	r3, #8
 8002c10:	623b      	str	r3, [r7, #32]
          break;
 8002c12:	e01e      	b.n	8002c52 <HAL_GPIO_Init+0xf2>
          
        /* If we are configuring the pin in ALTERNATE FUNCTION open-drain mode */
        case GPIO_MODE_AF_OD:
          /* Check the GPIO speed parameter */
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	68db      	ldr	r3, [r3, #12]
 8002c18:	330c      	adds	r3, #12
 8002c1a:	623b      	str	r3, [r7, #32]
          break;
 8002c1c:	e019      	b.n	8002c52 <HAL_GPIO_Init+0xf2>
        case GPIO_MODE_EVT_RISING:
        case GPIO_MODE_EVT_FALLING:
        case GPIO_MODE_EVT_RISING_FALLING:
          /* Check the GPIO pull parameter */
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
          if(GPIO_Init->Pull == GPIO_NOPULL)
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	689b      	ldr	r3, [r3, #8]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d102      	bne.n	8002c2c <HAL_GPIO_Init+0xcc>
          {  
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002c26:	2304      	movs	r3, #4
 8002c28:	623b      	str	r3, [r7, #32]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
            
            /* Reset the corresponding ODR bit */
            GPIOx->BRR = ioposition;
          }
          break; 
 8002c2a:	e012      	b.n	8002c52 <HAL_GPIO_Init+0xf2>
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
          if(GPIO_Init->Pull == GPIO_NOPULL)
          {  
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
          }
          else if(GPIO_Init->Pull == GPIO_PULLUP)
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	689b      	ldr	r3, [r3, #8]
 8002c30:	2b01      	cmp	r3, #1
 8002c32:	d105      	bne.n	8002c40 <HAL_GPIO_Init+0xe0>
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c34:	2308      	movs	r3, #8
 8002c36:	623b      	str	r3, [r7, #32]
            
            /* Set the corresponding ODR bit */
            GPIOx->BSRR = ioposition;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	69fa      	ldr	r2, [r7, #28]
 8002c3c:	611a      	str	r2, [r3, #16]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
            
            /* Reset the corresponding ODR bit */
            GPIOx->BRR = ioposition;
          }
          break; 
 8002c3e:	e008      	b.n	8002c52 <HAL_GPIO_Init+0xf2>
            /* Set the corresponding ODR bit */
            GPIOx->BSRR = ioposition;
          }
          else /* GPIO_PULLDOWN */
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c40:	2308      	movs	r3, #8
 8002c42:	623b      	str	r3, [r7, #32]
            
            /* Reset the corresponding ODR bit */
            GPIOx->BRR = ioposition;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	69fa      	ldr	r2, [r7, #28]
 8002c48:	615a      	str	r2, [r3, #20]
          }
          break; 
 8002c4a:	e002      	b.n	8002c52 <HAL_GPIO_Init+0xf2>
          
        /* If we are configuring the pin in INPUT analog mode */
        case GPIO_MODE_ANALOG:
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	623b      	str	r3, [r7, #32]
          break;
 8002c50:	bf00      	nop
          break;
      }
      
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002c52:	69bb      	ldr	r3, [r7, #24]
 8002c54:	2bff      	cmp	r3, #255	; 0xff
 8002c56:	d801      	bhi.n	8002c5c <HAL_GPIO_Init+0xfc>
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	e001      	b.n	8002c60 <HAL_GPIO_Init+0x100>
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	3304      	adds	r3, #4
 8002c60:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2) : ((position - 8) << 2);
 8002c62:	69bb      	ldr	r3, [r7, #24]
 8002c64:	2bff      	cmp	r3, #255	; 0xff
 8002c66:	d802      	bhi.n	8002c6e <HAL_GPIO_Init+0x10e>
 8002c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c6a:	009b      	lsls	r3, r3, #2
 8002c6c:	e002      	b.n	8002c74 <HAL_GPIO_Init+0x114>
 8002c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c70:	3b08      	subs	r3, #8
 8002c72:	009b      	lsls	r3, r3, #2
 8002c74:	613b      	str	r3, [r7, #16]
      
      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681a      	ldr	r2, [r3, #0]
 8002c7a:	210f      	movs	r1, #15
 8002c7c:	693b      	ldr	r3, [r7, #16]
 8002c7e:	fa01 f303 	lsl.w	r3, r1, r3
 8002c82:	43db      	mvns	r3, r3
 8002c84:	401a      	ands	r2, r3
 8002c86:	6a39      	ldr	r1, [r7, #32]
 8002c88:	693b      	ldr	r3, [r7, #16]
 8002c8a:	fa01 f303 	lsl.w	r3, r1, r3
 8002c8e:	431a      	orrs	r2, r3
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	601a      	str	r2, [r3, #0]
      
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	f000 8096 	beq.w	8002dce <HAL_GPIO_Init+0x26e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002ca2:	4a57      	ldr	r2, [pc, #348]	; (8002e00 <HAL_GPIO_Init+0x2a0>)
 8002ca4:	4b56      	ldr	r3, [pc, #344]	; (8002e00 <HAL_GPIO_Init+0x2a0>)
 8002ca6:	699b      	ldr	r3, [r3, #24]
 8002ca8:	f043 0301 	orr.w	r3, r3, #1
 8002cac:	6193      	str	r3, [r2, #24]
 8002cae:	4b54      	ldr	r3, [pc, #336]	; (8002e00 <HAL_GPIO_Init+0x2a0>)
 8002cb0:	699b      	ldr	r3, [r3, #24]
 8002cb2:	f003 0301 	and.w	r3, r3, #1
 8002cb6:	60bb      	str	r3, [r7, #8]
 8002cb8:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2];
 8002cba:	4a52      	ldr	r2, [pc, #328]	; (8002e04 <HAL_GPIO_Init+0x2a4>)
 8002cbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cbe:	089b      	lsrs	r3, r3, #2
 8002cc0:	3302      	adds	r3, #2
 8002cc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cc6:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cca:	f003 0303 	and.w	r3, r3, #3
 8002cce:	009b      	lsls	r3, r3, #2
 8002cd0:	220f      	movs	r2, #15
 8002cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd6:	43db      	mvns	r3, r3
 8002cd8:	697a      	ldr	r2, [r7, #20]
 8002cda:	4013      	ands	r3, r2
 8002cdc:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	4a49      	ldr	r2, [pc, #292]	; (8002e08 <HAL_GPIO_Init+0x2a8>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d013      	beq.n	8002d0e <HAL_GPIO_Init+0x1ae>
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	4a48      	ldr	r2, [pc, #288]	; (8002e0c <HAL_GPIO_Init+0x2ac>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d00d      	beq.n	8002d0a <HAL_GPIO_Init+0x1aa>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	4a47      	ldr	r2, [pc, #284]	; (8002e10 <HAL_GPIO_Init+0x2b0>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d007      	beq.n	8002d06 <HAL_GPIO_Init+0x1a6>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	4a46      	ldr	r2, [pc, #280]	; (8002e14 <HAL_GPIO_Init+0x2b4>)
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d101      	bne.n	8002d02 <HAL_GPIO_Init+0x1a2>
 8002cfe:	2303      	movs	r3, #3
 8002d00:	e006      	b.n	8002d10 <HAL_GPIO_Init+0x1b0>
 8002d02:	2304      	movs	r3, #4
 8002d04:	e004      	b.n	8002d10 <HAL_GPIO_Init+0x1b0>
 8002d06:	2302      	movs	r3, #2
 8002d08:	e002      	b.n	8002d10 <HAL_GPIO_Init+0x1b0>
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e000      	b.n	8002d10 <HAL_GPIO_Init+0x1b0>
 8002d0e:	2300      	movs	r3, #0
 8002d10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d12:	f002 0203 	and.w	r2, r2, #3
 8002d16:	0092      	lsls	r2, r2, #2
 8002d18:	4093      	lsls	r3, r2
 8002d1a:	697a      	ldr	r2, [r7, #20]
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2] = temp;
 8002d20:	4938      	ldr	r1, [pc, #224]	; (8002e04 <HAL_GPIO_Init+0x2a4>)
 8002d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d24:	089b      	lsrs	r3, r3, #2
 8002d26:	3302      	adds	r3, #2
 8002d28:	697a      	ldr	r2, [r7, #20]
 8002d2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        

        /* Configure the interrupt mask */
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d006      	beq.n	8002d48 <HAL_GPIO_Init+0x1e8>
        {
          SET_BIT(EXTI->IMR, iocurrent); 
 8002d3a:	4937      	ldr	r1, [pc, #220]	; (8002e18 <HAL_GPIO_Init+0x2b8>)
 8002d3c:	4b36      	ldr	r3, [pc, #216]	; (8002e18 <HAL_GPIO_Init+0x2b8>)
 8002d3e:	681a      	ldr	r2, [r3, #0]
 8002d40:	69bb      	ldr	r3, [r7, #24]
 8002d42:	4313      	orrs	r3, r2
 8002d44:	600b      	str	r3, [r1, #0]
 8002d46:	e006      	b.n	8002d56 <HAL_GPIO_Init+0x1f6>
        } 
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent); 
 8002d48:	4933      	ldr	r1, [pc, #204]	; (8002e18 <HAL_GPIO_Init+0x2b8>)
 8002d4a:	4b33      	ldr	r3, [pc, #204]	; (8002e18 <HAL_GPIO_Init+0x2b8>)
 8002d4c:	681a      	ldr	r2, [r3, #0]
 8002d4e:	69bb      	ldr	r3, [r7, #24]
 8002d50:	43db      	mvns	r3, r3
 8002d52:	4013      	ands	r3, r2
 8002d54:	600b      	str	r3, [r1, #0]
        } 
        
        /* Configure the event mask */
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d006      	beq.n	8002d70 <HAL_GPIO_Init+0x210>
        {
          SET_BIT(EXTI->EMR, iocurrent); 
 8002d62:	492d      	ldr	r1, [pc, #180]	; (8002e18 <HAL_GPIO_Init+0x2b8>)
 8002d64:	4b2c      	ldr	r3, [pc, #176]	; (8002e18 <HAL_GPIO_Init+0x2b8>)
 8002d66:	685a      	ldr	r2, [r3, #4]
 8002d68:	69bb      	ldr	r3, [r7, #24]
 8002d6a:	4313      	orrs	r3, r2
 8002d6c:	604b      	str	r3, [r1, #4]
 8002d6e:	e006      	b.n	8002d7e <HAL_GPIO_Init+0x21e>
        } 
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent); 
 8002d70:	4929      	ldr	r1, [pc, #164]	; (8002e18 <HAL_GPIO_Init+0x2b8>)
 8002d72:	4b29      	ldr	r3, [pc, #164]	; (8002e18 <HAL_GPIO_Init+0x2b8>)
 8002d74:	685a      	ldr	r2, [r3, #4]
 8002d76:	69bb      	ldr	r3, [r7, #24]
 8002d78:	43db      	mvns	r3, r3
 8002d7a:	4013      	ands	r3, r2
 8002d7c:	604b      	str	r3, [r1, #4]
        }
        
        /* Enable or disable the rising trigger */
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d006      	beq.n	8002d98 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(EXTI->RTSR, iocurrent); 
 8002d8a:	4923      	ldr	r1, [pc, #140]	; (8002e18 <HAL_GPIO_Init+0x2b8>)
 8002d8c:	4b22      	ldr	r3, [pc, #136]	; (8002e18 <HAL_GPIO_Init+0x2b8>)
 8002d8e:	689a      	ldr	r2, [r3, #8]
 8002d90:	69bb      	ldr	r3, [r7, #24]
 8002d92:	4313      	orrs	r3, r2
 8002d94:	608b      	str	r3, [r1, #8]
 8002d96:	e006      	b.n	8002da6 <HAL_GPIO_Init+0x246>
        } 
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent); 
 8002d98:	491f      	ldr	r1, [pc, #124]	; (8002e18 <HAL_GPIO_Init+0x2b8>)
 8002d9a:	4b1f      	ldr	r3, [pc, #124]	; (8002e18 <HAL_GPIO_Init+0x2b8>)
 8002d9c:	689a      	ldr	r2, [r3, #8]
 8002d9e:	69bb      	ldr	r3, [r7, #24]
 8002da0:	43db      	mvns	r3, r3
 8002da2:	4013      	ands	r3, r2
 8002da4:	608b      	str	r3, [r1, #8]
        }
        
        /* Enable or disable the falling trigger */
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d006      	beq.n	8002dc0 <HAL_GPIO_Init+0x260>
        {
          SET_BIT(EXTI->FTSR, iocurrent); 
 8002db2:	4919      	ldr	r1, [pc, #100]	; (8002e18 <HAL_GPIO_Init+0x2b8>)
 8002db4:	4b18      	ldr	r3, [pc, #96]	; (8002e18 <HAL_GPIO_Init+0x2b8>)
 8002db6:	68da      	ldr	r2, [r3, #12]
 8002db8:	69bb      	ldr	r3, [r7, #24]
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	60cb      	str	r3, [r1, #12]
 8002dbe:	e006      	b.n	8002dce <HAL_GPIO_Init+0x26e>
        } 
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent); 
 8002dc0:	4915      	ldr	r1, [pc, #84]	; (8002e18 <HAL_GPIO_Init+0x2b8>)
 8002dc2:	4b15      	ldr	r3, [pc, #84]	; (8002e18 <HAL_GPIO_Init+0x2b8>)
 8002dc4:	68da      	ldr	r2, [r3, #12]
 8002dc6:	69bb      	ldr	r3, [r7, #24]
 8002dc8:	43db      	mvns	r3, r3
 8002dca:	4013      	ands	r3, r2
 8002dcc:	60cb      	str	r3, [r1, #12]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8002dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dd0:	3301      	adds	r3, #1
 8002dd2:	627b      	str	r3, [r7, #36]	; 0x24
 8002dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dd6:	2b0f      	cmp	r3, #15
 8002dd8:	f67f aed4 	bls.w	8002b84 <HAL_GPIO_Init+0x24>
          CLEAR_BIT(EXTI->FTSR, iocurrent); 
        }
      }
    }
  }
}
 8002ddc:	bf00      	nop
 8002dde:	372c      	adds	r7, #44	; 0x2c
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bc80      	pop	{r7}
 8002de4:	4770      	bx	lr
 8002de6:	bf00      	nop
 8002de8:	10210000 	.word	0x10210000
 8002dec:	10110000 	.word	0x10110000
 8002df0:	10120000 	.word	0x10120000
 8002df4:	10310000 	.word	0x10310000
 8002df8:	10320000 	.word	0x10320000
 8002dfc:	10220000 	.word	0x10220000
 8002e00:	40021000 	.word	0x40021000
 8002e04:	40010000 	.word	0x40010000
 8002e08:	40010800 	.word	0x40010800
 8002e0c:	40010c00 	.word	0x40010c00
 8002e10:	40011000 	.word	0x40011000
 8002e14:	40011400 	.word	0x40011400
 8002e18:	40010400 	.word	0x40010400

08002e1c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	b085      	sub	sp, #20
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
 8002e24:	460b      	mov	r3, r1
 8002e26:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	689a      	ldr	r2, [r3, #8]
 8002e2c:	887b      	ldrh	r3, [r7, #2]
 8002e2e:	4013      	ands	r3, r2
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d002      	beq.n	8002e3a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002e34:	2301      	movs	r3, #1
 8002e36:	73fb      	strb	r3, [r7, #15]
 8002e38:	e001      	b.n	8002e3e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002e3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e40:	4618      	mov	r0, r3
 8002e42:	3714      	adds	r7, #20
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bc80      	pop	{r7}
 8002e48:	4770      	bx	lr
 8002e4a:	bf00      	nop

08002e4c <HAL_GPIO_WritePin>:
  *            @arg GPIO_BIT_RESET: to clear the port pin
  *            @arg GPIO_BIT_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b083      	sub	sp, #12
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
 8002e54:	460b      	mov	r3, r1
 8002e56:	807b      	strh	r3, [r7, #2]
 8002e58:	4613      	mov	r3, r2
 8002e5a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e5c:	787b      	ldrb	r3, [r7, #1]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d003      	beq.n	8002e6a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e62:	887a      	ldrh	r2, [r7, #2]
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002e68:	e003      	b.n	8002e72 <HAL_GPIO_WritePin+0x26>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002e6a:	887b      	ldrh	r3, [r7, #2]
 8002e6c:	041a      	lsls	r2, r3, #16
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	611a      	str	r2, [r3, #16]
  }
}
 8002e72:	bf00      	nop
 8002e74:	370c      	adds	r7, #12
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bc80      	pop	{r7}
 8002e7a:	4770      	bx	lr

08002e7c <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b085      	sub	sp, #20
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	f003 0307 	and.w	r3, r3, #7
 8002e8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e8c:	4b0c      	ldr	r3, [pc, #48]	; (8002ec0 <NVIC_SetPriorityGrouping+0x44>)
 8002e8e:	68db      	ldr	r3, [r3, #12]
 8002e90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 8002e92:	68ba      	ldr	r2, [r7, #8]
 8002e94:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002e98:	4013      	ands	r3, r2
 8002e9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	021a      	lsls	r2, r3, #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 8002ea0:	68bb      	ldr	r3, [r7, #8]
 8002ea2:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
 8002ea4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002ea8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002eac:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8002eae:	4a04      	ldr	r2, [pc, #16]	; (8002ec0 <NVIC_SetPriorityGrouping+0x44>)
 8002eb0:	68bb      	ldr	r3, [r7, #8]
 8002eb2:	60d3      	str	r3, [r2, #12]
}
 8002eb4:	bf00      	nop
 8002eb6:	3714      	adds	r7, #20
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	bc80      	pop	{r7}
 8002ebc:	4770      	bx	lr
 8002ebe:	bf00      	nop
 8002ec0:	e000ed00 	.word	0xe000ed00

08002ec4 <NVIC_GetPriorityGrouping>:
  The function reads the priority grouping field from the NVIC Interrupt Controller.

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	af00      	add	r7, sp, #0
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 8002ec8:	4b04      	ldr	r3, [pc, #16]	; (8002edc <NVIC_GetPriorityGrouping+0x18>)
 8002eca:	68db      	ldr	r3, [r3, #12]
 8002ecc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002ed0:	0a1b      	lsrs	r3, r3, #8
}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bc80      	pop	{r7}
 8002ed8:	4770      	bx	lr
 8002eda:	bf00      	nop
 8002edc:	e000ed00 	.word	0xe000ed00

08002ee0 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b083      	sub	sp, #12
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 8002eea:	4908      	ldr	r1, [pc, #32]	; (8002f0c <NVIC_EnableIRQ+0x2c>)
 8002eec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ef0:	095b      	lsrs	r3, r3, #5
 8002ef2:	79fa      	ldrb	r2, [r7, #7]
 8002ef4:	f002 021f 	and.w	r2, r2, #31
 8002ef8:	2001      	movs	r0, #1
 8002efa:	fa00 f202 	lsl.w	r2, r0, r2
 8002efe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002f02:	bf00      	nop
 8002f04:	370c      	adds	r7, #12
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bc80      	pop	{r7}
 8002f0a:	4770      	bx	lr
 8002f0c:	e000e100 	.word	0xe000e100

08002f10 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f10:	b480      	push	{r7}
 8002f12:	b083      	sub	sp, #12
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	4603      	mov	r3, r0
 8002f18:	6039      	str	r1, [r7, #0]
 8002f1a:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8002f1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	da0b      	bge.n	8002f3c <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8002f24:	490d      	ldr	r1, [pc, #52]	; (8002f5c <NVIC_SetPriority+0x4c>)
 8002f26:	79fb      	ldrb	r3, [r7, #7]
 8002f28:	f003 030f 	and.w	r3, r3, #15
 8002f2c:	3b04      	subs	r3, #4
 8002f2e:	683a      	ldr	r2, [r7, #0]
 8002f30:	b2d2      	uxtb	r2, r2
 8002f32:	0112      	lsls	r2, r2, #4
 8002f34:	b2d2      	uxtb	r2, r2
 8002f36:	440b      	add	r3, r1
 8002f38:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 8002f3a:	e009      	b.n	8002f50 <NVIC_SetPriority+0x40>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8002f3c:	4908      	ldr	r1, [pc, #32]	; (8002f60 <NVIC_SetPriority+0x50>)
 8002f3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f42:	683a      	ldr	r2, [r7, #0]
 8002f44:	b2d2      	uxtb	r2, r2
 8002f46:	0112      	lsls	r2, r2, #4
 8002f48:	b2d2      	uxtb	r2, r2
 8002f4a:	440b      	add	r3, r1
 8002f4c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002f50:	bf00      	nop
 8002f52:	370c      	adds	r7, #12
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bc80      	pop	{r7}
 8002f58:	4770      	bx	lr
 8002f5a:	bf00      	nop
 8002f5c:	e000ed00 	.word	0xe000ed00
 8002f60:	e000e100 	.word	0xe000e100

08002f64 <NVIC_EncodePriority>:
    \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
    \param [in]       SubPriority  Subpriority value (starting from 0).
    \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f64:	b480      	push	{r7}
 8002f66:	b089      	sub	sp, #36	; 0x24
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	60f8      	str	r0, [r7, #12]
 8002f6c:	60b9      	str	r1, [r7, #8]
 8002f6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	f003 0307 	and.w	r3, r3, #7
 8002f76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 8002f78:	69fb      	ldr	r3, [r7, #28]
 8002f7a:	f1c3 0307 	rsb	r3, r3, #7
 8002f7e:	2b04      	cmp	r3, #4
 8002f80:	bf28      	it	cs
 8002f82:	2304      	movcs	r3, #4
 8002f84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 8002f86:	69fb      	ldr	r3, [r7, #28]
 8002f88:	3304      	adds	r3, #4
 8002f8a:	2b06      	cmp	r3, #6
 8002f8c:	d902      	bls.n	8002f94 <NVIC_EncodePriority+0x30>
 8002f8e:	69fb      	ldr	r3, [r7, #28]
 8002f90:	3b03      	subs	r3, #3
 8002f92:	e000      	b.n	8002f96 <NVIC_EncodePriority+0x32>
 8002f94:	2300      	movs	r3, #0
 8002f96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8002f98:	2201      	movs	r2, #1
 8002f9a:	69bb      	ldr	r3, [r7, #24]
 8002f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa0:	3b01      	subs	r3, #1
 8002fa2:	461a      	mov	r2, r3
 8002fa4:	68bb      	ldr	r3, [r7, #8]
 8002fa6:	401a      	ands	r2, r3
 8002fa8:	697b      	ldr	r3, [r7, #20]
 8002faa:	409a      	lsls	r2, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 8002fac:	2101      	movs	r1, #1
 8002fae:	697b      	ldr	r3, [r7, #20]
 8002fb0:	fa01 f303 	lsl.w	r3, r1, r3
 8002fb4:	3b01      	subs	r3, #1
 8002fb6:	4619      	mov	r1, r3
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
 8002fbc:	4313      	orrs	r3, r2
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
         );
}
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	3724      	adds	r7, #36	; 0x24
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bc80      	pop	{r7}
 8002fc6:	4770      	bx	lr

08002fc8 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b082      	sub	sp, #8
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	3b01      	subs	r3, #1
 8002fd4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002fd8:	d301      	bcc.n	8002fde <SysTick_Config+0x16>
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e00f      	b.n	8002ffe <SysTick_Config+0x36>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 8002fde:	4a0a      	ldr	r2, [pc, #40]	; (8003008 <SysTick_Config+0x40>)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	3b01      	subs	r3, #1
 8002fe4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 8002fe6:	210f      	movs	r1, #15
 8002fe8:	f04f 30ff 	mov.w	r0, #4294967295
 8002fec:	f7ff ff90 	bl	8002f10 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8002ff0:	4b05      	ldr	r3, [pc, #20]	; (8003008 <SysTick_Config+0x40>)
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ff6:	4b04      	ldr	r3, [pc, #16]	; (8003008 <SysTick_Config+0x40>)
 8002ff8:	2207      	movs	r2, #7
 8002ffa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 8002ffc:	2300      	movs	r3, #0
}
 8002ffe:	4618      	mov	r0, r3
 8003000:	3708      	adds	r7, #8
 8003002:	46bd      	mov	sp, r7
 8003004:	bd80      	pop	{r7, pc}
 8003006:	bf00      	nop
 8003008:	e000e010 	.word	0xe000e010

0800300c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b082      	sub	sp, #8
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003014:	6878      	ldr	r0, [r7, #4]
 8003016:	f7ff ff31 	bl	8002e7c <NVIC_SetPriorityGrouping>
}
 800301a:	bf00      	nop
 800301c:	3708      	adds	r7, #8
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}
 8003022:	bf00      	nop

08003024 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b086      	sub	sp, #24
 8003028:	af00      	add	r7, sp, #0
 800302a:	4603      	mov	r3, r0
 800302c:	60b9      	str	r1, [r7, #8]
 800302e:	607a      	str	r2, [r7, #4]
 8003030:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003032:	2300      	movs	r3, #0
 8003034:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003036:	f7ff ff45 	bl	8002ec4 <NVIC_GetPriorityGrouping>
 800303a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800303c:	687a      	ldr	r2, [r7, #4]
 800303e:	68b9      	ldr	r1, [r7, #8]
 8003040:	6978      	ldr	r0, [r7, #20]
 8003042:	f7ff ff8f 	bl	8002f64 <NVIC_EncodePriority>
 8003046:	4602      	mov	r2, r0
 8003048:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800304c:	4611      	mov	r1, r2
 800304e:	4618      	mov	r0, r3
 8003050:	f7ff ff5e 	bl	8002f10 <NVIC_SetPriority>
}
 8003054:	bf00      	nop
 8003056:	3718      	adds	r7, #24
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}

0800305c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b082      	sub	sp, #8
 8003060:	af00      	add	r7, sp, #0
 8003062:	4603      	mov	r3, r0
 8003064:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003066:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800306a:	4618      	mov	r0, r3
 800306c:	f7ff ff38 	bl	8002ee0 <NVIC_EnableIRQ>
}
 8003070:	bf00      	nop
 8003072:	3708      	adds	r7, #8
 8003074:	46bd      	mov	sp, r7
 8003076:	bd80      	pop	{r7, pc}

08003078 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b082      	sub	sp, #8
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003080:	6878      	ldr	r0, [r7, #4]
 8003082:	f7ff ffa1 	bl	8002fc8 <SysTick_Config>
 8003086:	4603      	mov	r3, r0
}
 8003088:	4618      	mov	r0, r3
 800308a:	3708      	adds	r7, #8
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}

08003090 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8003090:	b480      	push	{r7}
 8003092:	b083      	sub	sp, #12
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2b04      	cmp	r3, #4
 800309c:	d106      	bne.n	80030ac <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800309e:	4a09      	ldr	r2, [pc, #36]	; (80030c4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80030a0:	4b08      	ldr	r3, [pc, #32]	; (80030c4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f043 0304 	orr.w	r3, r3, #4
 80030a8:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 80030aa:	e005      	b.n	80030b8 <HAL_SYSTICK_CLKSourceConfig+0x28>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80030ac:	4a05      	ldr	r2, [pc, #20]	; (80030c4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80030ae:	4b05      	ldr	r3, [pc, #20]	; (80030c4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f023 0304 	bic.w	r3, r3, #4
 80030b6:	6013      	str	r3, [r2, #0]
  }
}
 80030b8:	bf00      	nop
 80030ba:	370c      	adds	r7, #12
 80030bc:	46bd      	mov	sp, r7
 80030be:	bc80      	pop	{r7}
 80030c0:	4770      	bx	lr
 80030c2:	bf00      	nop
 80030c4:	e000e010 	.word	0xe000e010

080030c8 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80030cc:	f000 f802 	bl	80030d4 <HAL_SYSTICK_Callback>
}
 80030d0:	bf00      	nop
 80030d2:	bd80      	pop	{r7, pc}

080030d4 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80030d4:	b480      	push	{r7}
 80030d6:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80030d8:	bf00      	nop
 80030da:	46bd      	mov	sp, r7
 80030dc:	bc80      	pop	{r7}
 80030de:	4770      	bx	lr

080030e0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80030e0:	b480      	push	{r7}
 80030e2:	b083      	sub	sp, #12
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80030e8:	bf00      	nop
 80030ea:	370c      	adds	r7, #12
 80030ec:	46bd      	mov	sp, r7
 80030ee:	bc80      	pop	{r7}
 80030f0:	4770      	bx	lr
 80030f2:	bf00      	nop

080030f4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b092      	sub	sp, #72	; 0x48
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030fc:	2300      	movs	r3, #0
 80030fe:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  uint32_t tmp_cr1 = 0;
 8003102:	2300      	movs	r3, #0
 8003104:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t tmp_cr2 = 0;
 8003106:	2300      	movs	r3, #0
 8003108:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t tmp_sqr1 = 0;
 800310a:	2300      	movs	r3, #0
 800310c:	63fb      	str	r3, [r7, #60]	; 0x3c
  
  /* Check ADC handle */
  if(hadc == NULL)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d101      	bne.n	8003118 <HAL_ADC_Init+0x24>
  {
    return HAL_ERROR;
 8003114:	2301      	movs	r3, #1
 8003116:	e0c3      	b.n	80032a0 <HAL_ADC_Init+0x1ac>
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800311e:	b2db      	uxtb	r3, r3
 8003120:	2b00      	cmp	r3, #0
 8003122:	d106      	bne.n	8003132 <HAL_ADC_Init+0x3e>
  {
    /* Allocate lock resource and initialize it */
    hadc-> Lock = HAL_UNLOCKED;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2200      	movs	r2, #0
 8003128:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800312c:	6878      	ldr	r0, [r7, #4]
 800312e:	f000 fb99 	bl	8003864 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003132:	6878      	ldr	r0, [r7, #4]
 8003134:	f000 fa86 	bl	8003644 <ADC_ConversionStop_Disable>
 8003138:	4603      	mov	r3, r0
 800313a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (tmp_hal_status != HAL_ERROR)
 800313e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003142:	2b01      	cmp	r3, #1
 8003144:	f000 80a3 	beq.w	800328e <HAL_ADC_Init+0x19a>
  {
    /* Initialize the ADC state */
    hadc->State = HAL_ADC_STATE_BUSY;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2202      	movs	r2, #2
 800314c:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	69db      	ldr	r3, [r3, #28]
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8003158:	431a      	orrs	r2, r3
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	68db      	ldr	r3, [r3, #12]
 800315e:	2102      	movs	r1, #2
 8003160:	6339      	str	r1, [r7, #48]	; 0x30
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003162:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003164:	fa91 f1a1 	rbit	r1, r1
 8003168:	61b9      	str	r1, [r7, #24]
   return(result);
 800316a:	69b9      	ldr	r1, [r7, #24]
 800316c:	6239      	str	r1, [r7, #32]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800316e:	6a39      	ldr	r1, [r7, #32]
 8003170:	fab1 f181 	clz	r1, r1
 8003174:	61f9      	str	r1, [r7, #28]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8003176:	69f9      	ldr	r1, [r7, #28]
 8003178:	b2c9      	uxtb	r1, r1
 800317a:	408b      	lsls	r3, r1
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 800317c:	4313      	orrs	r3, r2
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 800317e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003180:	4313      	orrs	r3, r2
 8003182:	63bb      	str	r3, [r7, #56]	; 0x38
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	689b      	ldr	r3, [r3, #8]
 8003188:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800318c:	d003      	beq.n	8003196 <HAL_ADC_Init+0xa2>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	689b      	ldr	r3, [r3, #8]
 8003192:	2b01      	cmp	r3, #1
 8003194:	d102      	bne.n	800319c <HAL_ADC_Init+0xa8>
 8003196:	f44f 7380 	mov.w	r3, #256	; 0x100
 800319a:	e000      	b.n	800319e <HAL_ADC_Init+0xaa>
 800319c:	2300      	movs	r3, #0
 800319e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80031a0:	4313      	orrs	r3, r2
 80031a2:	643b      	str	r3, [r7, #64]	; 0x40

    /* Enable discontinuous mode only if continuous mode is disabled */
    if ((hadc->Init.DiscontinuousConvMode == ENABLE) &&
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	695b      	ldr	r3, [r3, #20]
 80031a8:	2b01      	cmp	r3, #1
 80031aa:	d11b      	bne.n	80031e4 <HAL_ADC_Init+0xf0>
        (hadc->Init.ContinuousConvMode == DISABLE)     )
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	68db      	ldr	r3, [r3, #12]
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));

    /* Enable discontinuous mode only if continuous mode is disabled */
    if ((hadc->Init.DiscontinuousConvMode == ENABLE) &&
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d117      	bne.n	80031e4 <HAL_ADC_Init+0xf0>
        (hadc->Init.ContinuousConvMode == DISABLE)     )
    {    
      /* Enable the selected ADC regular discontinuous mode */
      /* Set the number of channels to be converted in discontinuous mode */
      tmp_cr1 |= (ADC_CR1_DISCEN                                           |
                  ADC_CR1_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion) );
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	699b      	ldr	r3, [r3, #24]
 80031b8:	3b01      	subs	r3, #1
 80031ba:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 80031be:	62ba      	str	r2, [r7, #40]	; 0x28
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031c0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80031c2:	fa92 f2a2 	rbit	r2, r2
 80031c6:	613a      	str	r2, [r7, #16]
   return(result);
 80031c8:	693a      	ldr	r2, [r7, #16]
 80031ca:	637a      	str	r2, [r7, #52]	; 0x34
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80031cc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80031ce:	fab2 f282 	clz	r2, r2
 80031d2:	617a      	str	r2, [r7, #20]
   return ((uint8_t) result);    /* Add explicit type cast here */
 80031d4:	697a      	ldr	r2, [r7, #20]
 80031d6:	b2d2      	uxtb	r2, r2
 80031d8:	4093      	lsls	r3, r2
    if ((hadc->Init.DiscontinuousConvMode == ENABLE) &&
        (hadc->Init.ContinuousConvMode == DISABLE)     )
    {    
      /* Enable the selected ADC regular discontinuous mode */
      /* Set the number of channels to be converted in discontinuous mode */
      tmp_cr1 |= (ADC_CR1_DISCEN                                           |
 80031da:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80031de:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80031e0:	4313      	orrs	r3, r2
 80031e2:	643b      	str	r3, [r7, #64]	; 0x40
                  ADC_CR1_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion) );
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	687a      	ldr	r2, [r7, #4]
 80031ea:	6812      	ldr	r2, [r2, #0]
 80031ec:	6852      	ldr	r2, [r2, #4]
 80031ee:	f422 4169 	bic.w	r1, r2, #59648	; 0xe900
 80031f2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80031f4:	430a      	orrs	r2, r1
 80031f6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681a      	ldr	r2, [r3, #0]
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	6899      	ldr	r1, [r3, #8]
 8003202:	4b29      	ldr	r3, [pc, #164]	; (80032a8 <HAL_ADC_Init+0x1b4>)
 8003204:	400b      	ands	r3, r1
 8003206:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003208:	430b      	orrs	r3, r1
 800320a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	689b      	ldr	r3, [r3, #8]
 8003210:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003214:	d113      	bne.n	800323e <HAL_ADC_Init+0x14a>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	691b      	ldr	r3, [r3, #16]
 800321a:	3b01      	subs	r3, #1
 800321c:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
 8003220:	627a      	str	r2, [r7, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003222:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003224:	fa92 f2a2 	rbit	r2, r2
 8003228:	60ba      	str	r2, [r7, #8]
   return(result);
 800322a:	68ba      	ldr	r2, [r7, #8]
 800322c:	62fa      	str	r2, [r7, #44]	; 0x2c
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800322e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003230:	fab2 f282 	clz	r2, r2
 8003234:	60fa      	str	r2, [r7, #12]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8003236:	68fa      	ldr	r2, [r7, #12]
 8003238:	b2d2      	uxtb	r2, r2
 800323a:	4093      	lsls	r3, r2
 800323c:	63fb      	str	r3, [r7, #60]	; 0x3c
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	687a      	ldr	r2, [r7, #4]
 8003244:	6812      	ldr	r2, [r2, #0]
 8003246:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003248:	f422 0170 	bic.w	r1, r2, #15728640	; 0xf00000
 800324c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800324e:	430a      	orrs	r2, r1
 8003250:	62da      	str	r2, [r3, #44]	; 0x2c
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), injected group bits  */
    /* (JEXTTRIG and JEXTSEL), channel internal measurement path bit (TSVREFE)*/
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON |
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	689a      	ldr	r2, [r3, #8]
 8003258:	4b14      	ldr	r3, [pc, #80]	; (80032ac <HAL_ADC_Init+0x1b8>)
 800325a:	4013      	ands	r3, r2
 800325c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800325e:	4293      	cmp	r3, r2
 8003260:	d107      	bne.n	8003272 <HAL_ADC_Init+0x17e>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2200      	movs	r2, #0
 8003266:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Initialize the ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2201      	movs	r2, #1
 800326c:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
 8003270:	e014      	b.n	800329c <HAL_ADC_Init+0x1a8>
    }
    else
    {
      /* Update ADC state machine to error */
      hadc->State = HAL_ADC_STATE_ERROR;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2204      	movs	r2, #4
 8003276:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
      
      /* Set ADC error code to ADC IP internal error */
      hadc->ErrorCode |= HAL_ADC_ERROR_INTERNAL;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800327e:	f043 0201 	orr.w	r2, r3, #1
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800328c:	e006      	b.n	800329c <HAL_ADC_Init+0x1a8>
  
  }
  else
  {
    /* Update ADC state machine to error */
    hadc->State = HAL_ADC_STATE_ERROR;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2204      	movs	r2, #4
 8003292:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
        
    tmp_hal_status = HAL_ERROR;
 8003296:	2301      	movs	r3, #1
 8003298:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  }
  
  /* Return function status */
  return tmp_hal_status;
 800329c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 80032a0:	4618      	mov	r0, r3
 80032a2:	3748      	adds	r7, #72	; 0x48
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd80      	pop	{r7, pc}
 80032a8:	ffe1f7fd 	.word	0xffe1f7fd
 80032ac:	ff1f0ffe 	.word	0xff1f0ffe

080032b0 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b084      	sub	sp, #16
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032b8:	2300      	movs	r3, #0
 80032ba:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80032c2:	2b01      	cmp	r3, #1
 80032c4:	d101      	bne.n	80032ca <HAL_ADC_Start_IT+0x1a>
 80032c6:	2302      	movs	r3, #2
 80032c8:	e05b      	b.n	8003382 <HAL_ADC_Start_IT+0xd2>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2201      	movs	r2, #1
 80032ce:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80032d2:	6878      	ldr	r0, [r7, #4]
 80032d4:	f000 f966 	bl	80035a4 <ADC_Enable>
 80032d8:	4603      	mov	r3, r0
 80032da:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status != HAL_ERROR)
 80032dc:	7bfb      	ldrb	r3, [r7, #15]
 80032de:	2b01      	cmp	r3, #1
 80032e0:	d04a      	beq.n	8003378 <HAL_ADC_Start_IT+0xc8>
  {
    /* State machine update: Check if an injected conversion is ongoing */
    if(hadc->State == HAL_ADC_STATE_BUSY_INJ)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80032e8:	b2db      	uxtb	r3, r3
 80032ea:	2b22      	cmp	r3, #34	; 0x22
 80032ec:	d104      	bne.n	80032f8 <HAL_ADC_Start_IT+0x48>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_BUSY_INJ_REG;  
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2232      	movs	r2, #50	; 0x32
 80032f2:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
 80032f6:	e003      	b.n	8003300 <HAL_ADC_Start_IT+0x50>
    }
    else
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_BUSY_REG;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2212      	movs	r2, #18
 80032fc:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2200      	movs	r2, #0
 8003304:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2200      	movs	r2, #0
 800330c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	687a      	ldr	r2, [r7, #4]
 8003314:	6812      	ldr	r2, [r2, #0]
 8003316:	6812      	ldr	r2, [r2, #0]
 8003318:	f022 0202 	bic.w	r2, r2, #2
 800331c:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	687a      	ldr	r2, [r7, #4]
 8003324:	6812      	ldr	r2, [r2, #0]
 8003326:	6852      	ldr	r2, [r2, #4]
 8003328:	f042 0220 	orr.w	r2, r2, #32
 800332c:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled (for devices with several ADCs): if ADC is   */
    /* slave, ADC is enabled only (conversion is not started). If ADC is      */
    /* master, ADC is enabled and conversion is started.                      */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	689b      	ldr	r3, [r3, #8]
 8003334:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003338:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800333c:	d113      	bne.n	8003366 <HAL_ADC_Start_IT+0xb6>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled (for devices with several ADCs): if ADC is   */
    /* slave, ADC is enabled only (conversion is not started). If ADC is      */
    /* master, ADC is enabled and conversion is started.                      */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003342:	4a12      	ldr	r2, [pc, #72]	; (800338c <HAL_ADC_Start_IT+0xdc>)
 8003344:	4293      	cmp	r3, r2
 8003346:	d105      	bne.n	8003354 <HAL_ADC_Start_IT+0xa4>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003348:	4b11      	ldr	r3, [pc, #68]	; (8003390 <HAL_ADC_Start_IT+0xe0>)
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled (for devices with several ADCs): if ADC is   */
    /* slave, ADC is enabled only (conversion is not started). If ADC is      */
    /* master, ADC is enabled and conversion is started.                      */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003350:	2b00      	cmp	r3, #0
 8003352:	d108      	bne.n	8003366 <HAL_ADC_Start_IT+0xb6>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	687a      	ldr	r2, [r7, #4]
 800335a:	6812      	ldr	r2, [r2, #0]
 800335c:	6892      	ldr	r2, [r2, #8]
 800335e:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8003362:	609a      	str	r2, [r3, #8]
 8003364:	e00c      	b.n	8003380 <HAL_ADC_Start_IT+0xd0>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	687a      	ldr	r2, [r7, #4]
 800336c:	6812      	ldr	r2, [r2, #0]
 800336e:	6892      	ldr	r2, [r2, #8]
 8003370:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003374:	609a      	str	r2, [r3, #8]
 8003376:	e003      	b.n	8003380 <HAL_ADC_Start_IT+0xd0>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2200      	movs	r2, #0
 800337c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003380:	7bfb      	ldrb	r3, [r7, #15]
}
 8003382:	4618      	mov	r0, r3
 8003384:	3710      	adds	r7, #16
 8003386:	46bd      	mov	sp, r7
 8003388:	bd80      	pop	{r7, pc}
 800338a:	bf00      	nop
 800338c:	40012800 	.word	0x40012800
 8003390:	40012400 	.word	0x40012400

08003394 <HAL_ADC_Stop_IT>:
  *         end-of-conversion, disable ADC peripheral.
  * @param  hadc: ADC handle
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef* hadc)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b084      	sub	sp, #16
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800339c:	2300      	movs	r3, #0
 800339e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80033a6:	2b01      	cmp	r3, #1
 80033a8:	d101      	bne.n	80033ae <HAL_ADC_Stop_IT+0x1a>
 80033aa:	2302      	movs	r3, #2
 80033ac:	e01c      	b.n	80033e8 <HAL_ADC_Stop_IT+0x54>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2201      	movs	r2, #1
 80033b2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80033b6:	6878      	ldr	r0, [r7, #4]
 80033b8:	f000 f944 	bl	8003644 <ADC_ConversionStop_Disable>
 80033bc:	4603      	mov	r3, r0
 80033be:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status != HAL_ERROR)
 80033c0:	7bfb      	ldrb	r3, [r7, #15]
 80033c2:	2b01      	cmp	r3, #1
 80033c4:	d00b      	beq.n	80033de <HAL_ADC_Stop_IT+0x4a>
  {
    /* Disable ADC end of conversion interrupt for regular group */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	687a      	ldr	r2, [r7, #4]
 80033cc:	6812      	ldr	r2, [r2, #0]
 80033ce:	6852      	ldr	r2, [r2, #4]
 80033d0:	f022 0220 	bic.w	r2, r2, #32
 80033d4:	605a      	str	r2, [r3, #4]
    
    /* Change ADC state */
    hadc->State = HAL_ADC_STATE_READY;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2201      	movs	r2, #1
 80033da:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2200      	movs	r2, #0
 80033e2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  
  /* Return function status */
  return tmp_hal_status;
 80033e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80033e8:	4618      	mov	r0, r3
 80033ea:	3710      	adds	r7, #16
 80033ec:	46bd      	mov	sp, r7
 80033ee:	bd80      	pop	{r7, pc}

080033f0 <HAL_ADC_GetValue>:
  *         regular group) flag.
  * @param  hadc: ADC handle
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80033f0:	b480      	push	{r7}
 80033f2:	b083      	sub	sp, #12
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80033fe:	4618      	mov	r0, r3
 8003400:	370c      	adds	r7, #12
 8003402:	46bd      	mov	sp, r7
 8003404:	bc80      	pop	{r7}
 8003406:	4770      	bx	lr

08003408 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b082      	sub	sp, #8
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	f003 0320 	and.w	r3, r3, #32
 800341a:	2b00      	cmp	r3, #0
 800341c:	d040      	beq.n	80034a0 <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f003 0302 	and.w	r3, r3, #2
 8003428:	2b00      	cmp	r3, #0
 800342a:	d039      	beq.n	80034a0 <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if(hadc->State != HAL_ADC_STATE_ERROR)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003432:	b2db      	uxtb	r3, r3
 8003434:	2b04      	cmp	r3, #4
 8003436:	d014      	beq.n	8003462 <HAL_ADC_IRQHandler+0x5a>
      {
        /* Update ADC state machine */
        if(hadc->State != HAL_ADC_STATE_EOC_INJ_REG)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800343e:	b2db      	uxtb	r3, r3
 8003440:	2b35      	cmp	r3, #53	; 0x35
 8003442:	d00e      	beq.n	8003462 <HAL_ADC_IRQHandler+0x5a>
        {
          /* Check if a conversion is ready on injected group */
          if(hadc->State == HAL_ADC_STATE_EOC_INJ)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800344a:	b2db      	uxtb	r3, r3
 800344c:	2b25      	cmp	r3, #37	; 0x25
 800344e:	d104      	bne.n	800345a <HAL_ADC_IRQHandler+0x52>
          {
            /* Change ADC state */
            hadc->State = HAL_ADC_STATE_EOC_INJ_REG;  
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2235      	movs	r2, #53	; 0x35
 8003454:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
 8003458:	e003      	b.n	8003462 <HAL_ADC_IRQHandler+0x5a>
          }
          else
          {
            /* Change ADC state */
            hadc->State = HAL_ADC_STATE_EOC_REG;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2215      	movs	r2, #21
 800345e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
        }
      }
      
      /* Disable interruption if no further conversion upcoming regular       */
      /* external trigger or by continuous mode                               */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	689b      	ldr	r3, [r3, #8]
 8003468:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800346c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003470:	d10b      	bne.n	800348a <HAL_ADC_IRQHandler+0x82>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	68db      	ldr	r3, [r3, #12]
        }
      }
      
      /* Disable interruption if no further conversion upcoming regular       */
      /* external trigger or by continuous mode                               */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003476:	2b00      	cmp	r3, #0
 8003478:	d107      	bne.n	800348a <HAL_ADC_IRQHandler+0x82>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
      {
        /* Disable ADC end of single conversion interrupt  */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	687a      	ldr	r2, [r7, #4]
 8003480:	6812      	ldr	r2, [r2, #0]
 8003482:	6852      	ldr	r2, [r2, #4]
 8003484:	f022 0220 	bic.w	r2, r2, #32
 8003488:	605a      	str	r2, [r3, #4]
      }

      /* Conversion complete callback */
      HAL_ADC_ConvCpltCallback(hadc);
 800348a:	6878      	ldr	r0, [r7, #4]
 800348c:	f000 fbe6 	bl	8003c5c <HAL_ADC_ConvCpltCallback>
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	687a      	ldr	r2, [r7, #4]
 8003496:	6812      	ldr	r2, [r2, #0]
 8003498:	6812      	ldr	r2, [r2, #0]
 800349a:	f022 0212 	bic.w	r2, r2, #18
 800349e:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d04f      	beq.n	800354e <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f003 0304 	and.w	r3, r3, #4
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d048      	beq.n	800354e <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if(hadc->State != HAL_ADC_STATE_ERROR)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80034c2:	b2db      	uxtb	r3, r3
 80034c4:	2b04      	cmp	r3, #4
 80034c6:	d014      	beq.n	80034f2 <HAL_ADC_IRQHandler+0xea>
      {
        /* Update ADC state machine */
        if(hadc->State != HAL_ADC_STATE_EOC_INJ_REG)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80034ce:	b2db      	uxtb	r3, r3
 80034d0:	2b35      	cmp	r3, #53	; 0x35
 80034d2:	d00e      	beq.n	80034f2 <HAL_ADC_IRQHandler+0xea>
        {

          if(hadc->State == HAL_ADC_STATE_EOC_REG)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80034da:	b2db      	uxtb	r3, r3
 80034dc:	2b15      	cmp	r3, #21
 80034de:	d104      	bne.n	80034ea <HAL_ADC_IRQHandler+0xe2>
          {
            /* Change ADC state */
            hadc->State = HAL_ADC_STATE_EOC_INJ_REG;  
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2235      	movs	r2, #53	; 0x35
 80034e4:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
 80034e8:	e003      	b.n	80034f2 <HAL_ADC_IRQHandler+0xea>
          }
          else
          {
            /* Change ADC state */
            hadc->State = HAL_ADC_STATE_EOC_INJ;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2225      	movs	r2, #37	; 0x25
 80034ee:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

      /* Disable interruption if no further conversion upcoming injected      */
      /* external trigger or by automatic injected conversion with regular    */
      /* group having no further conversion upcoming (same conditions as      */
      /* regular group interruption disabling above).                         */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	689b      	ldr	r3, [r3, #8]
 80034f8:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 80034fc:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8003500:	d012      	beq.n	8003528 <HAL_ADC_IRQHandler+0x120>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	f403 6380 	and.w	r3, r3, #1024	; 0x400

      /* Disable interruption if no further conversion upcoming injected      */
      /* external trigger or by automatic injected conversion with regular    */
      /* group having no further conversion upcoming (same conditions as      */
      /* regular group interruption disabling above).                         */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800350c:	2b00      	cmp	r3, #0
 800350e:	d113      	bne.n	8003538 <HAL_ADC_IRQHandler+0x130>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	689b      	ldr	r3, [r3, #8]
 8003516:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
      /* Disable interruption if no further conversion upcoming injected      */
      /* external trigger or by automatic injected conversion with regular    */
      /* group having no further conversion upcoming (same conditions as      */
      /* regular group interruption disabling above).                         */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 800351a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800351e:	d10b      	bne.n	8003538 <HAL_ADC_IRQHandler+0x130>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	68db      	ldr	r3, [r3, #12]
      /* external trigger or by automatic injected conversion with regular    */
      /* group having no further conversion upcoming (same conditions as      */
      /* regular group interruption disabling above).                         */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003524:	2b00      	cmp	r3, #0
 8003526:	d107      	bne.n	8003538 <HAL_ADC_IRQHandler+0x130>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
      {
        /* Disable ADC end of single conversion interrupt  */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	687a      	ldr	r2, [r7, #4]
 800352e:	6812      	ldr	r2, [r2, #0]
 8003530:	6852      	ldr	r2, [r2, #4]
 8003532:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003536:	605a      	str	r2, [r3, #4]
      }

      /* Conversion complete callback */ 
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003538:	6878      	ldr	r0, [r7, #4]
 800353a:	f7ff fdd1 	bl	80030e0 <HAL_ADCEx_InjectedConvCpltCallback>
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	687a      	ldr	r2, [r7, #4]
 8003544:	6812      	ldr	r2, [r2, #0]
 8003546:	6812      	ldr	r2, [r2, #0]
 8003548:	f022 020c 	bic.w	r2, r2, #12
 800354c:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003558:	2b00      	cmp	r3, #0
 800355a:	d015      	beq.n	8003588 <HAL_ADC_IRQHandler+0x180>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f003 0301 	and.w	r3, r3, #1
 8003566:	2b00      	cmp	r3, #0
 8003568:	d00e      	beq.n	8003588 <HAL_ADC_IRQHandler+0x180>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_AWD;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2206      	movs	r2, #6
 800356e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
      
      /* Level out of window callback */ 
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003572:	6878      	ldr	r0, [r7, #4]
 8003574:	f000 f80c 	bl	8003590 <HAL_ADC_LevelOutOfWindowCallback>
      
      /* Clear the ADCx's Analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc,ADC_FLAG_AWD);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	687a      	ldr	r2, [r7, #4]
 800357e:	6812      	ldr	r2, [r2, #0]
 8003580:	6812      	ldr	r2, [r2, #0]
 8003582:	f022 0201 	bic.w	r2, r2, #1
 8003586:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8003588:	bf00      	nop
 800358a:	3708      	adds	r7, #8
 800358c:	46bd      	mov	sp, r7
 800358e:	bd80      	pop	{r7, pc}

08003590 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003590:	b480      	push	{r7}
 8003592:	b083      	sub	sp, #12
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003598:	bf00      	nop
 800359a:	370c      	adds	r7, #12
 800359c:	46bd      	mov	sp, r7
 800359e:	bc80      	pop	{r7}
 80035a0:	4770      	bx	lr
 80035a2:	bf00      	nop

080035a4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b084      	sub	sp, #16
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80035ac:	2300      	movs	r3, #0
 80035ae:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0;
 80035b0:	2300      	movs	r3, #0
 80035b2:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	689b      	ldr	r3, [r3, #8]
 80035ba:	f003 0301 	and.w	r3, r3, #1
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d137      	bne.n	8003632 <ADC_Enable+0x8e>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	687a      	ldr	r2, [r7, #4]
 80035c8:	6812      	ldr	r2, [r2, #0]
 80035ca:	6892      	ldr	r2, [r2, #8]
 80035cc:	f042 0201 	orr.w	r2, r2, #1
 80035d0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 80035d2:	4b1a      	ldr	r3, [pc, #104]	; (800363c <ADC_Enable+0x98>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4a1a      	ldr	r2, [pc, #104]	; (8003640 <ADC_Enable+0x9c>)
 80035d8:	fba2 2303 	umull	r2, r3, r2, r3
 80035dc:	0c9b      	lsrs	r3, r3, #18
 80035de:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0)
 80035e0:	e002      	b.n	80035e8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80035e2:	68bb      	ldr	r3, [r7, #8]
 80035e4:	3b01      	subs	r3, #1
 80035e6:	60bb      	str	r3, [r7, #8]
    __HAL_ADC_ENABLE(hadc);
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
    while(wait_loop_index != 0)
 80035e8:	68bb      	ldr	r3, [r7, #8]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d1f9      	bne.n	80035e2 <ADC_Enable+0x3e>
    {
      wait_loop_index--;
    }
    
    /* Get timeout */
    tickstart = HAL_GetTick();
 80035ee:	f000 f8a1 	bl	8003734 <HAL_GetTick>
 80035f2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80035f4:	e016      	b.n	8003624 <ADC_Enable+0x80>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80035f6:	f000 f89d 	bl	8003734 <HAL_GetTick>
 80035fa:	4602      	mov	r2, r0
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	1ad3      	subs	r3, r2, r3
 8003600:	2b02      	cmp	r3, #2
 8003602:	d90f      	bls.n	8003624 <ADC_Enable+0x80>
      {
        /* Update ADC state machine to error */
        hadc->State = HAL_ADC_STATE_ERROR;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2204      	movs	r2, #4
 8003608:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
      
        /* Set ADC error code to ADC IP internal error */
        hadc->ErrorCode |= HAL_ADC_ERROR_INTERNAL;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003610:	f043 0201 	orr.w	r2, r3, #1
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2200      	movs	r2, #0
 800361c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
      
        return HAL_ERROR;
 8003620:	2301      	movs	r3, #1
 8003622:	e007      	b.n	8003634 <ADC_Enable+0x90>
    
    /* Get timeout */
    tickstart = HAL_GetTick();

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	689b      	ldr	r3, [r3, #8]
 800362a:	f003 0301 	and.w	r3, r3, #1
 800362e:	2b00      	cmp	r3, #0
 8003630:	d0e1      	beq.n	80035f6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003632:	2300      	movs	r3, #0
}
 8003634:	4618      	mov	r0, r3
 8003636:	3710      	adds	r7, #16
 8003638:	46bd      	mov	sp, r7
 800363a:	bd80      	pop	{r7, pc}
 800363c:	20000000 	.word	0x20000000
 8003640:	431bde83 	.word	0x431bde83

08003644 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b084      	sub	sp, #16
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800364c:	2300      	movs	r3, #0
 800364e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	689b      	ldr	r3, [r3, #8]
 8003656:	f003 0301 	and.w	r3, r3, #1
 800365a:	2b00      	cmp	r3, #0
 800365c:	d025      	beq.n	80036aa <ADC_ConversionStop_Disable+0x66>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	687a      	ldr	r2, [r7, #4]
 8003664:	6812      	ldr	r2, [r2, #0]
 8003666:	6892      	ldr	r2, [r2, #8]
 8003668:	f022 0201 	bic.w	r2, r2, #1
 800366c:	609a      	str	r2, [r3, #8]
     
    /* Get timeout */
    tickstart = HAL_GetTick();
 800366e:	f000 f861 	bl	8003734 <HAL_GetTick>
 8003672:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003674:	e012      	b.n	800369c <ADC_ConversionStop_Disable+0x58>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003676:	f000 f85d 	bl	8003734 <HAL_GetTick>
 800367a:	4602      	mov	r2, r0
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	1ad3      	subs	r3, r2, r3
 8003680:	2b02      	cmp	r3, #2
 8003682:	d90b      	bls.n	800369c <ADC_ConversionStop_Disable+0x58>
      {
        /* Update ADC state machine to error */
        hadc->State = HAL_ADC_STATE_ERROR;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2204      	movs	r2, #4
 8003688:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
        
        /* Set ADC error code to ADC IP internal error */
        hadc->ErrorCode |= HAL_ADC_ERROR_INTERNAL;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003690:	f043 0201 	orr.w	r2, r3, #1
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8003698:	2301      	movs	r3, #1
 800369a:	e007      	b.n	80036ac <ADC_ConversionStop_Disable+0x68>
     
    /* Get timeout */
    tickstart = HAL_GetTick();
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	689b      	ldr	r3, [r3, #8]
 80036a2:	f003 0301 	and.w	r3, r3, #1
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d1e5      	bne.n	8003676 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80036aa:	2300      	movs	r3, #0
}
 80036ac:	4618      	mov	r0, r3
 80036ae:	3710      	adds	r7, #16
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}

080036b4 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80036b8:	4a08      	ldr	r2, [pc, #32]	; (80036dc <HAL_Init+0x28>)
 80036ba:	4b08      	ldr	r3, [pc, #32]	; (80036dc <HAL_Init+0x28>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f043 0310 	orr.w	r3, r3, #16
 80036c2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80036c4:	2003      	movs	r0, #3
 80036c6:	f7ff fca1 	bl	800300c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80036ca:	2000      	movs	r0, #0
 80036cc:	f000 f808 	bl	80036e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80036d0:	f000 f8a0 	bl	8003814 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80036d4:	2300      	movs	r3, #0
}
 80036d6:	4618      	mov	r0, r3
 80036d8:	bd80      	pop	{r7, pc}
 80036da:	bf00      	nop
 80036dc:	40022000 	.word	0x40022000

080036e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b082      	sub	sp, #8
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80036e8:	f7ff f9c2 	bl	8002a70 <HAL_RCC_GetHCLKFreq>
 80036ec:	4602      	mov	r2, r0
 80036ee:	4b09      	ldr	r3, [pc, #36]	; (8003714 <HAL_InitTick+0x34>)
 80036f0:	fba3 2302 	umull	r2, r3, r3, r2
 80036f4:	099b      	lsrs	r3, r3, #6
 80036f6:	4618      	mov	r0, r3
 80036f8:	f7ff fcbe 	bl	8003078 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 80036fc:	2200      	movs	r2, #0
 80036fe:	6879      	ldr	r1, [r7, #4]
 8003700:	f04f 30ff 	mov.w	r0, #4294967295
 8003704:	f7ff fc8e 	bl	8003024 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
 8003708:	2300      	movs	r3, #0
}
 800370a:	4618      	mov	r0, r3
 800370c:	3708      	adds	r7, #8
 800370e:	46bd      	mov	sp, r7
 8003710:	bd80      	pop	{r7, pc}
 8003712:	bf00      	nop
 8003714:	10624dd3 	.word	0x10624dd3

08003718 <HAL_IncTick>:
 * Note: This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003718:	b480      	push	{r7}
 800371a:	af00      	add	r7, sp, #0
  uwTick++;
 800371c:	4b04      	ldr	r3, [pc, #16]	; (8003730 <HAL_IncTick+0x18>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	3301      	adds	r3, #1
 8003722:	4a03      	ldr	r2, [pc, #12]	; (8003730 <HAL_IncTick+0x18>)
 8003724:	6013      	str	r3, [r2, #0]
}
 8003726:	bf00      	nop
 8003728:	46bd      	mov	sp, r7
 800372a:	bc80      	pop	{r7}
 800372c:	4770      	bx	lr
 800372e:	bf00      	nop
 8003730:	20000024 	.word	0x20000024

08003734 <HAL_GetTick>:
  * Note: This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003734:	b480      	push	{r7}
 8003736:	af00      	add	r7, sp, #0
  return uwTick;
 8003738:	4b02      	ldr	r3, [pc, #8]	; (8003744 <HAL_GetTick+0x10>)
 800373a:	681b      	ldr	r3, [r3, #0]
}
 800373c:	4618      	mov	r0, r3
 800373e:	46bd      	mov	sp, r7
 8003740:	bc80      	pop	{r7}
 8003742:	4770      	bx	lr
 8003744:	20000024 	.word	0x20000024

08003748 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b084      	sub	sp, #16
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003750:	2300      	movs	r3, #0
 8003752:	60fb      	str	r3, [r7, #12]
  tickstart = HAL_GetTick();
 8003754:	f7ff ffee 	bl	8003734 <HAL_GetTick>
 8003758:	60f8      	str	r0, [r7, #12]
  while((HAL_GetTick() - tickstart) < Delay)
 800375a:	bf00      	nop
 800375c:	f7ff ffea 	bl	8003734 <HAL_GetTick>
 8003760:	4602      	mov	r2, r0
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	1ad2      	subs	r2, r2, r3
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	429a      	cmp	r2, r3
 800376a:	d3f7      	bcc.n	800375c <HAL_Delay+0x14>
  {
  }
}
 800376c:	bf00      	nop
 800376e:	3710      	adds	r7, #16
 8003770:	46bd      	mov	sp, r7
 8003772:	bd80      	pop	{r7, pc}

08003774 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003774:	b480      	push	{r7}
 8003776:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003778:	4a15      	ldr	r2, [pc, #84]	; (80037d0 <SystemInit+0x5c>)
 800377a:	4b15      	ldr	r3, [pc, #84]	; (80037d0 <SystemInit+0x5c>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f043 0301 	orr.w	r3, r3, #1
 8003782:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8003784:	4912      	ldr	r1, [pc, #72]	; (80037d0 <SystemInit+0x5c>)
 8003786:	4b12      	ldr	r3, [pc, #72]	; (80037d0 <SystemInit+0x5c>)
 8003788:	685a      	ldr	r2, [r3, #4]
 800378a:	4b12      	ldr	r3, [pc, #72]	; (80037d4 <SystemInit+0x60>)
 800378c:	4013      	ands	r3, r2
 800378e:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003790:	4a0f      	ldr	r2, [pc, #60]	; (80037d0 <SystemInit+0x5c>)
 8003792:	4b0f      	ldr	r3, [pc, #60]	; (80037d0 <SystemInit+0x5c>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800379a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800379e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80037a0:	4a0b      	ldr	r2, [pc, #44]	; (80037d0 <SystemInit+0x5c>)
 80037a2:	4b0b      	ldr	r3, [pc, #44]	; (80037d0 <SystemInit+0x5c>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80037aa:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80037ac:	4a08      	ldr	r2, [pc, #32]	; (80037d0 <SystemInit+0x5c>)
 80037ae:	4b08      	ldr	r3, [pc, #32]	; (80037d0 <SystemInit+0x5c>)
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80037b6:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 80037b8:	4b05      	ldr	r3, [pc, #20]	; (80037d0 <SystemInit+0x5c>)
 80037ba:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80037be:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80037c0:	4b05      	ldr	r3, [pc, #20]	; (80037d8 <SystemInit+0x64>)
 80037c2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80037c6:	609a      	str	r2, [r3, #8]
#endif 
}
 80037c8:	bf00      	nop
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bc80      	pop	{r7}
 80037ce:	4770      	bx	lr
 80037d0:	40021000 	.word	0x40021000
 80037d4:	f8ff0000 	.word	0xf8ff0000
 80037d8:	e000ed00 	.word	0xe000ed00

080037dc <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80037e0:	f7ff ff9a 	bl	8003718 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 80037e4:	f7ff fc70 	bl	80030c8 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80037e8:	bf00      	nop
 80037ea:	bd80      	pop	{r7, pc}

080037ec <ADC1_2_IRQHandler>:

/**
* @brief This function handles ADC1 and ADC2 global interrupts.
*/
void ADC1_2_IRQHandler(void)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80037f0:	4802      	ldr	r0, [pc, #8]	; (80037fc <ADC1_2_IRQHandler+0x10>)
 80037f2:	f7ff fe09 	bl	8003408 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80037f6:	bf00      	nop
 80037f8:	bd80      	pop	{r7, pc}
 80037fa:	bf00      	nop
 80037fc:	20000034 	.word	0x20000034

08003800 <USART2_IRQHandler>:

/**
* @brief This function handles USART2 global interrupt.
*/
void USART2_IRQHandler(void)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003804:	4802      	ldr	r0, [pc, #8]	; (8003810 <USART2_IRQHandler+0x10>)
 8003806:	f7fc fdaf 	bl	8000368 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800380a:	bf00      	nop
 800380c:	bd80      	pop	{r7, pc}
 800380e:	bf00      	nop
 8003810:	20000068 	.word	0x20000068

08003814 <HAL_MspInit>:

/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b082      	sub	sp, #8
 8003818:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800381a:	4a10      	ldr	r2, [pc, #64]	; (800385c <HAL_MspInit+0x48>)
 800381c:	4b0f      	ldr	r3, [pc, #60]	; (800385c <HAL_MspInit+0x48>)
 800381e:	699b      	ldr	r3, [r3, #24]
 8003820:	f043 0301 	orr.w	r3, r3, #1
 8003824:	6193      	str	r3, [r2, #24]
 8003826:	4b0d      	ldr	r3, [pc, #52]	; (800385c <HAL_MspInit+0x48>)
 8003828:	699b      	ldr	r3, [r3, #24]
 800382a:	f003 0301 	and.w	r3, r3, #1
 800382e:	607b      	str	r3, [r7, #4]
 8003830:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003832:	2003      	movs	r0, #3
 8003834:	f7ff fbea 	bl	800300c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
/* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8003838:	2200      	movs	r2, #0
 800383a:	2100      	movs	r1, #0
 800383c:	f04f 30ff 	mov.w	r0, #4294967295
 8003840:	f7ff fbf0 	bl	8003024 <HAL_NVIC_SetPriority>

    /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
    */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8003844:	4a06      	ldr	r2, [pc, #24]	; (8003860 <HAL_MspInit+0x4c>)
 8003846:	4b06      	ldr	r3, [pc, #24]	; (8003860 <HAL_MspInit+0x4c>)
 8003848:	685b      	ldr	r3, [r3, #4]
 800384a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800384e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003852:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003854:	bf00      	nop
 8003856:	3708      	adds	r7, #8
 8003858:	46bd      	mov	sp, r7
 800385a:	bd80      	pop	{r7, pc}
 800385c:	40021000 	.word	0x40021000
 8003860:	40010000 	.word	0x40010000

08003864 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b088      	sub	sp, #32
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a12      	ldr	r2, [pc, #72]	; (80038bc <HAL_ADC_MspInit+0x58>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d11d      	bne.n	80038b2 <HAL_ADC_MspInit+0x4e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __ADC1_CLK_ENABLE();
 8003876:	4a12      	ldr	r2, [pc, #72]	; (80038c0 <HAL_ADC_MspInit+0x5c>)
 8003878:	4b11      	ldr	r3, [pc, #68]	; (80038c0 <HAL_ADC_MspInit+0x5c>)
 800387a:	699b      	ldr	r3, [r3, #24]
 800387c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003880:	6193      	str	r3, [r2, #24]
 8003882:	4b0f      	ldr	r3, [pc, #60]	; (80038c0 <HAL_ADC_MspInit+0x5c>)
 8003884:	699b      	ldr	r3, [r3, #24]
 8003886:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800388a:	60fb      	str	r3, [r7, #12]
 800388c:	68fb      	ldr	r3, [r7, #12]
  
    /**ADC1 GPIO Configuration    
    PA0-WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800388e:	2301      	movs	r3, #1
 8003890:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003892:	2303      	movs	r3, #3
 8003894:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003896:	f107 0310 	add.w	r3, r7, #16
 800389a:	4619      	mov	r1, r3
 800389c:	4809      	ldr	r0, [pc, #36]	; (80038c4 <HAL_ADC_MspInit+0x60>)
 800389e:	f7ff f95f 	bl	8002b60 <HAL_GPIO_Init>

  /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80038a2:	2200      	movs	r2, #0
 80038a4:	2100      	movs	r1, #0
 80038a6:	2012      	movs	r0, #18
 80038a8:	f7ff fbbc 	bl	8003024 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80038ac:	2012      	movs	r0, #18
 80038ae:	f7ff fbd5 	bl	800305c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80038b2:	bf00      	nop
 80038b4:	3720      	adds	r7, #32
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}
 80038ba:	bf00      	nop
 80038bc:	40012400 	.word	0x40012400
 80038c0:	40021000 	.word	0x40021000
 80038c4:	40010800 	.word	0x40010800

080038c8 <HAL_UART_MspInit>:
  /* USER CODE END ADC1_MspDeInit 1 */

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b088      	sub	sp, #32
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4a19      	ldr	r2, [pc, #100]	; (800393c <HAL_UART_MspInit+0x74>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d12b      	bne.n	8003932 <HAL_UART_MspInit+0x6a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __USART2_CLK_ENABLE();
 80038da:	4a19      	ldr	r2, [pc, #100]	; (8003940 <HAL_UART_MspInit+0x78>)
 80038dc:	4b18      	ldr	r3, [pc, #96]	; (8003940 <HAL_UART_MspInit+0x78>)
 80038de:	69db      	ldr	r3, [r3, #28]
 80038e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80038e4:	61d3      	str	r3, [r2, #28]
 80038e6:	4b16      	ldr	r3, [pc, #88]	; (8003940 <HAL_UART_MspInit+0x78>)
 80038e8:	69db      	ldr	r3, [r3, #28]
 80038ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038ee:	60fb      	str	r3, [r7, #12]
 80038f0:	68fb      	ldr	r3, [r7, #12]
  
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80038f2:	2304      	movs	r3, #4
 80038f4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038f6:	2302      	movs	r3, #2
 80038f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80038fa:	2303      	movs	r3, #3
 80038fc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038fe:	f107 0310 	add.w	r3, r7, #16
 8003902:	4619      	mov	r1, r3
 8003904:	480f      	ldr	r0, [pc, #60]	; (8003944 <HAL_UART_MspInit+0x7c>)
 8003906:	f7ff f92b 	bl	8002b60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800390a:	2308      	movs	r3, #8
 800390c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800390e:	2300      	movs	r3, #0
 8003910:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003912:	2300      	movs	r3, #0
 8003914:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003916:	f107 0310 	add.w	r3, r7, #16
 800391a:	4619      	mov	r1, r3
 800391c:	4809      	ldr	r0, [pc, #36]	; (8003944 <HAL_UART_MspInit+0x7c>)
 800391e:	f7ff f91f 	bl	8002b60 <HAL_GPIO_Init>

  /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003922:	2200      	movs	r2, #0
 8003924:	2100      	movs	r1, #0
 8003926:	2026      	movs	r0, #38	; 0x26
 8003928:	f7ff fb7c 	bl	8003024 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800392c:	2026      	movs	r0, #38	; 0x26
 800392e:	f7ff fb95 	bl	800305c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003932:	bf00      	nop
 8003934:	3720      	adds	r7, #32
 8003936:	46bd      	mov	sp, r7
 8003938:	bd80      	pop	{r7, pc}
 800393a:	bf00      	nop
 800393c:	40004400 	.word	0x40004400
 8003940:	40021000 	.word	0x40021000
 8003944:	40010800 	.word	0x40010800

08003948 <main>:
/* USER CODE BEGIN 0 */

/* USER CODE END 0 */

int main(void)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration----------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800394c:	f7ff feb2 	bl	80036b4 <HAL_Init>

	/* Configure the system clock */
	SystemClock_Config();
 8003950:	f000 f816 	bl	8003980 <SystemClock_Config>

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8003954:	f000 f89a 	bl	8003a8c <MX_GPIO_Init>
	MX_ADC1_Init();
 8003958:	f000 f852 	bl	8003a00 <MX_ADC1_Init>
	MX_USART2_UART_Init();
 800395c:	f000 f872 	bl	8003a44 <MX_USART2_UART_Init>

	/* USER CODE BEGIN 2 */
	setPortRD(0);
 8003960:	2000      	movs	r0, #0
 8003962:	f000 f9fd 	bl	8003d60 <setPortRD>
	setPortRC(1);
 8003966:	2001      	movs	r0, #1
 8003968:	f000 fa46 	bl	8003df8 <setPortRC>
	HAL_UART_Receive_IT(&huart2, &comRecv, 1);
 800396c:	2201      	movs	r2, #1
 800396e:	4902      	ldr	r1, [pc, #8]	; (8003978 <main+0x30>)
 8003970:	4802      	ldr	r0, [pc, #8]	; (800397c <main+0x34>)
 8003972:	f7fc fc93 	bl	800029c <HAL_UART_Receive_IT>
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		//	  HAL_Delay(1000);
		//	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
	}
 8003976:	e7fe      	b.n	8003976 <main+0x2e>
 8003978:	20000030 	.word	0x20000030
 800397c:	20000068 	.word	0x20000068

08003980 <SystemClock_Config>:
}

/** System Clock Configuration
 */
void SystemClock_Config(void)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b094      	sub	sp, #80	; 0x50
 8003984:	af00      	add	r7, sp, #0

	RCC_OscInitTypeDef RCC_OscInitStruct;
	RCC_ClkInitTypeDef RCC_ClkInitStruct;
	RCC_PeriphCLKInitTypeDef PeriphClkInit;

	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003986:	2301      	movs	r3, #1
 8003988:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800398a:	2301      	movs	r3, #1
 800398c:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800398e:	2300      	movs	r3, #0
 8003990:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003992:	2302      	movs	r3, #2
 8003994:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003996:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800399a:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 800399c:	2300      	movs	r3, #0
 800399e:	64fb      	str	r3, [r7, #76]	; 0x4c
	HAL_RCC_OscConfig(&RCC_OscInitStruct);
 80039a0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80039a4:	4618      	mov	r0, r3
 80039a6:	f7fd fc6b 	bl	8001280 <HAL_RCC_OscConfig>

	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_SYSCLK;
 80039aa:	2301      	movs	r3, #1
 80039ac:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80039ae:	2302      	movs	r3, #2
 80039b0:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80039b2:	2300      	movs	r3, #0
 80039b4:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80039b6:	2300      	movs	r3, #0
 80039b8:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80039ba:	2300      	movs	r3, #0
 80039bc:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0);
 80039be:	f107 0314 	add.w	r3, r7, #20
 80039c2:	2100      	movs	r1, #0
 80039c4:	4618      	mov	r0, r3
 80039c6:	f7fc ffa7 	bl	8000918 <HAL_RCC_ClockConfig>

	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80039ca:	2302      	movs	r3, #2
 80039cc:	607b      	str	r3, [r7, #4]
	PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 80039ce:	2300      	movs	r3, #0
 80039d0:	60fb      	str	r3, [r7, #12]
	HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 80039d2:	1d3b      	adds	r3, r7, #4
 80039d4:	4618      	mov	r0, r3
 80039d6:	f7fd fb4f 	bl	8001078 <HAL_RCCEx_PeriphCLKConfig>

	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80039da:	f7ff f849 	bl	8002a70 <HAL_RCC_GetHCLKFreq>
 80039de:	4602      	mov	r2, r0
 80039e0:	4b06      	ldr	r3, [pc, #24]	; (80039fc <SystemClock_Config+0x7c>)
 80039e2:	fba3 2302 	umull	r2, r3, r3, r2
 80039e6:	099b      	lsrs	r3, r3, #6
 80039e8:	4618      	mov	r0, r3
 80039ea:	f7ff fb45 	bl	8003078 <HAL_SYSTICK_Config>

	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80039ee:	2004      	movs	r0, #4
 80039f0:	f7ff fb4e 	bl	8003090 <HAL_SYSTICK_CLKSourceConfig>

}
 80039f4:	bf00      	nop
 80039f6:	3750      	adds	r7, #80	; 0x50
 80039f8:	46bd      	mov	sp, r7
 80039fa:	bd80      	pop	{r7, pc}
 80039fc:	10624dd3 	.word	0x10624dd3

08003a00 <MX_ADC1_Init>:

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	af00      	add	r7, sp, #0

	/**Common config
	 */
	hadc1.Instance = ADC1;
 8003a04:	4b0d      	ldr	r3, [pc, #52]	; (8003a3c <MX_ADC1_Init+0x3c>)
 8003a06:	4a0e      	ldr	r2, [pc, #56]	; (8003a40 <MX_ADC1_Init+0x40>)
 8003a08:	601a      	str	r2, [r3, #0]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003a0a:	4b0c      	ldr	r3, [pc, #48]	; (8003a3c <MX_ADC1_Init+0x3c>)
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	609a      	str	r2, [r3, #8]
	hadc1.Init.ContinuousConvMode = DISABLE;
 8003a10:	4b0a      	ldr	r3, [pc, #40]	; (8003a3c <MX_ADC1_Init+0x3c>)
 8003a12:	2200      	movs	r2, #0
 8003a14:	60da      	str	r2, [r3, #12]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003a16:	4b09      	ldr	r3, [pc, #36]	; (8003a3c <MX_ADC1_Init+0x3c>)
 8003a18:	2200      	movs	r2, #0
 8003a1a:	615a      	str	r2, [r3, #20]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003a1c:	4b07      	ldr	r3, [pc, #28]	; (8003a3c <MX_ADC1_Init+0x3c>)
 8003a1e:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8003a22:	61da      	str	r2, [r3, #28]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003a24:	4b05      	ldr	r3, [pc, #20]	; (8003a3c <MX_ADC1_Init+0x3c>)
 8003a26:	2200      	movs	r2, #0
 8003a28:	605a      	str	r2, [r3, #4]
	hadc1.Init.NbrOfConversion = 1;
 8003a2a:	4b04      	ldr	r3, [pc, #16]	; (8003a3c <MX_ADC1_Init+0x3c>)
 8003a2c:	2201      	movs	r2, #1
 8003a2e:	611a      	str	r2, [r3, #16]
	HAL_ADC_Init(&hadc1);
 8003a30:	4802      	ldr	r0, [pc, #8]	; (8003a3c <MX_ADC1_Init+0x3c>)
 8003a32:	f7ff fb5f 	bl	80030f4 <HAL_ADC_Init>

}
 8003a36:	bf00      	nop
 8003a38:	bd80      	pop	{r7, pc}
 8003a3a:	bf00      	nop
 8003a3c:	20000034 	.word	0x20000034
 8003a40:	40012400 	.word	0x40012400

08003a44 <MX_USART2_UART_Init>:

/* USART2 init function */
void MX_USART2_UART_Init(void)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	af00      	add	r7, sp, #0

	huart2.Instance = USART2;
 8003a48:	4b0e      	ldr	r3, [pc, #56]	; (8003a84 <MX_USART2_UART_Init+0x40>)
 8003a4a:	4a0f      	ldr	r2, [pc, #60]	; (8003a88 <MX_USART2_UART_Init+0x44>)
 8003a4c:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8003a4e:	4b0d      	ldr	r3, [pc, #52]	; (8003a84 <MX_USART2_UART_Init+0x40>)
 8003a50:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003a54:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003a56:	4b0b      	ldr	r3, [pc, #44]	; (8003a84 <MX_USART2_UART_Init+0x40>)
 8003a58:	2200      	movs	r2, #0
 8003a5a:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8003a5c:	4b09      	ldr	r3, [pc, #36]	; (8003a84 <MX_USART2_UART_Init+0x40>)
 8003a5e:	2200      	movs	r2, #0
 8003a60:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8003a62:	4b08      	ldr	r3, [pc, #32]	; (8003a84 <MX_USART2_UART_Init+0x40>)
 8003a64:	2200      	movs	r2, #0
 8003a66:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8003a68:	4b06      	ldr	r3, [pc, #24]	; (8003a84 <MX_USART2_UART_Init+0x40>)
 8003a6a:	220c      	movs	r2, #12
 8003a6c:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003a6e:	4b05      	ldr	r3, [pc, #20]	; (8003a84 <MX_USART2_UART_Init+0x40>)
 8003a70:	2200      	movs	r2, #0
 8003a72:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003a74:	4b03      	ldr	r3, [pc, #12]	; (8003a84 <MX_USART2_UART_Init+0x40>)
 8003a76:	2200      	movs	r2, #0
 8003a78:	61da      	str	r2, [r3, #28]
	HAL_UART_Init(&huart2);
 8003a7a:	4802      	ldr	r0, [pc, #8]	; (8003a84 <MX_USART2_UART_Init+0x40>)
 8003a7c:	f7fc fb66 	bl	800014c <HAL_UART_Init>

}
 8003a80:	bf00      	nop
 8003a82:	bd80      	pop	{r7, pc}
 8003a84:	20000068 	.word	0x20000068
 8003a88:	40004400 	.word	0x40004400

08003a8c <MX_GPIO_Init>:
 * Output
 * EVENT_OUT
 * EXTI
 */
void MX_GPIO_Init(void)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b088      	sub	sp, #32
 8003a90:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIO Ports Clock Enable */
	__GPIOC_CLK_ENABLE();
 8003a92:	4a2d      	ldr	r2, [pc, #180]	; (8003b48 <MX_GPIO_Init+0xbc>)
 8003a94:	4b2c      	ldr	r3, [pc, #176]	; (8003b48 <MX_GPIO_Init+0xbc>)
 8003a96:	699b      	ldr	r3, [r3, #24]
 8003a98:	f043 0310 	orr.w	r3, r3, #16
 8003a9c:	6193      	str	r3, [r2, #24]
 8003a9e:	4b2a      	ldr	r3, [pc, #168]	; (8003b48 <MX_GPIO_Init+0xbc>)
 8003aa0:	699b      	ldr	r3, [r3, #24]
 8003aa2:	f003 0310 	and.w	r3, r3, #16
 8003aa6:	60fb      	str	r3, [r7, #12]
 8003aa8:	68fb      	ldr	r3, [r7, #12]
	__GPIOD_CLK_ENABLE();
 8003aaa:	4a27      	ldr	r2, [pc, #156]	; (8003b48 <MX_GPIO_Init+0xbc>)
 8003aac:	4b26      	ldr	r3, [pc, #152]	; (8003b48 <MX_GPIO_Init+0xbc>)
 8003aae:	699b      	ldr	r3, [r3, #24]
 8003ab0:	f043 0320 	orr.w	r3, r3, #32
 8003ab4:	6193      	str	r3, [r2, #24]
 8003ab6:	4b24      	ldr	r3, [pc, #144]	; (8003b48 <MX_GPIO_Init+0xbc>)
 8003ab8:	699b      	ldr	r3, [r3, #24]
 8003aba:	f003 0320 	and.w	r3, r3, #32
 8003abe:	60bb      	str	r3, [r7, #8]
 8003ac0:	68bb      	ldr	r3, [r7, #8]
	__GPIOA_CLK_ENABLE();
 8003ac2:	4a21      	ldr	r2, [pc, #132]	; (8003b48 <MX_GPIO_Init+0xbc>)
 8003ac4:	4b20      	ldr	r3, [pc, #128]	; (8003b48 <MX_GPIO_Init+0xbc>)
 8003ac6:	699b      	ldr	r3, [r3, #24]
 8003ac8:	f043 0304 	orr.w	r3, r3, #4
 8003acc:	6193      	str	r3, [r2, #24]
 8003ace:	4b1e      	ldr	r3, [pc, #120]	; (8003b48 <MX_GPIO_Init+0xbc>)
 8003ad0:	699b      	ldr	r3, [r3, #24]
 8003ad2:	f003 0304 	and.w	r3, r3, #4
 8003ad6:	607b      	str	r3, [r7, #4]
 8003ad8:	687b      	ldr	r3, [r7, #4]
	__GPIOB_CLK_ENABLE();
 8003ada:	4a1b      	ldr	r2, [pc, #108]	; (8003b48 <MX_GPIO_Init+0xbc>)
 8003adc:	4b1a      	ldr	r3, [pc, #104]	; (8003b48 <MX_GPIO_Init+0xbc>)
 8003ade:	699b      	ldr	r3, [r3, #24]
 8003ae0:	f043 0308 	orr.w	r3, r3, #8
 8003ae4:	6193      	str	r3, [r2, #24]
 8003ae6:	4b18      	ldr	r3, [pc, #96]	; (8003b48 <MX_GPIO_Init+0xbc>)
 8003ae8:	699b      	ldr	r3, [r3, #24]
 8003aea:	f003 0308 	and.w	r3, r3, #8
 8003aee:	603b      	str	r3, [r7, #0]
 8003af0:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin : PC13 */
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003af2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003af6:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003af8:	2301      	movs	r3, #1
 8003afa:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 8003afc:	2302      	movs	r3, #2
 8003afe:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003b00:	f107 0310 	add.w	r3, r7, #16
 8003b04:	4619      	mov	r1, r3
 8003b06:	4811      	ldr	r0, [pc, #68]	; (8003b4c <MX_GPIO_Init+0xc0>)
 8003b08:	f7ff f82a 	bl	8002b60 <HAL_GPIO_Init>

	/*Configure GPIO pins : PA9 PA10 PA11 PA12
                           PA15 */
	GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
 8003b0c:	f44f 431e 	mov.w	r3, #40448	; 0x9e00
 8003b10:	613b      	str	r3, [r7, #16]
			|GPIO_PIN_15;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003b12:	2300      	movs	r3, #0
 8003b14:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b16:	2300      	movs	r3, #0
 8003b18:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b1a:	f107 0310 	add.w	r3, r7, #16
 8003b1e:	4619      	mov	r1, r3
 8003b20:	480b      	ldr	r0, [pc, #44]	; (8003b50 <MX_GPIO_Init+0xc4>)
 8003b22:	f7ff f81d 	bl	8002b60 <HAL_GPIO_Init>

	/*Configure GPIO pins : PB3 PB4 PB5 PB6
                           PB7 PB8 PB9 */
	GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8003b26:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
 8003b2a:	613b      	str	r3, [r7, #16]
			|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 8003b30:	2302      	movs	r3, #2
 8003b32:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b34:	f107 0310 	add.w	r3, r7, #16
 8003b38:	4619      	mov	r1, r3
 8003b3a:	4806      	ldr	r0, [pc, #24]	; (8003b54 <MX_GPIO_Init+0xc8>)
 8003b3c:	f7ff f810 	bl	8002b60 <HAL_GPIO_Init>

}
 8003b40:	bf00      	nop
 8003b42:	3720      	adds	r7, #32
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bd80      	pop	{r7, pc}
 8003b48:	40021000 	.word	0x40021000
 8003b4c:	40011000 	.word	0x40011000
 8003b50:	40010800 	.word	0x40010800
 8003b54:	40010c00 	.word	0x40010c00

08003b58 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b082      	sub	sp, #8
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
	if (comRecv==0)// 
 8003b60:	4b2a      	ldr	r3, [pc, #168]	; (8003c0c <HAL_UART_RxCpltCallback+0xb4>)
 8003b62:	781b      	ldrb	r3, [r3, #0]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d104      	bne.n	8003b72 <HAL_UART_RxCpltCallback+0x1a>
	{
		HAL_UART_Transmit_IT(&huart2,(uint8_t *)&SerialNum,2);
 8003b68:	2202      	movs	r2, #2
 8003b6a:	4929      	ldr	r1, [pc, #164]	; (8003c10 <HAL_UART_RxCpltCallback+0xb8>)
 8003b6c:	4829      	ldr	r0, [pc, #164]	; (8003c14 <HAL_UART_RxCpltCallback+0xbc>)
 8003b6e:	f7fc fb37 	bl	80001e0 <HAL_UART_Transmit_IT>
	}
	if (comRecv==1)// 
 8003b72:	4b26      	ldr	r3, [pc, #152]	; (8003c0c <HAL_UART_RxCpltCallback+0xb4>)
 8003b74:	781b      	ldrb	r3, [r3, #0]
 8003b76:	2b01      	cmp	r3, #1
 8003b78:	d101      	bne.n	8003b7e <HAL_UART_RxCpltCallback+0x26>
	{
		compOn();
 8003b7a:	f000 f893 	bl	8003ca4 <compOn>
	}
	if (comRecv==2)// 
 8003b7e:	4b23      	ldr	r3, [pc, #140]	; (8003c0c <HAL_UART_RxCpltCallback+0xb4>)
 8003b80:	781b      	ldrb	r3, [r3, #0]
 8003b82:	2b02      	cmp	r3, #2
 8003b84:	d102      	bne.n	8003b8c <HAL_UART_RxCpltCallback+0x34>
	{
		HAL_ADC_Start_IT(&hadc1);
 8003b86:	4824      	ldr	r0, [pc, #144]	; (8003c18 <HAL_UART_RxCpltCallback+0xc0>)
 8003b88:	f7ff fb92 	bl	80032b0 <HAL_ADC_Start_IT>
	}
	if (comRecv==3)// 
 8003b8c:	4b1f      	ldr	r3, [pc, #124]	; (8003c0c <HAL_UART_RxCpltCallback+0xb4>)
 8003b8e:	781b      	ldrb	r3, [r3, #0]
 8003b90:	2b03      	cmp	r3, #3
 8003b92:	d101      	bne.n	8003b98 <HAL_UART_RxCpltCallback+0x40>
	{
		compOff();
 8003b94:	f000 f890 	bl	8003cb8 <compOff>
	}
	if (comRecv==4)//. 2
 8003b98:	4b1c      	ldr	r3, [pc, #112]	; (8003c0c <HAL_UART_RxCpltCallback+0xb4>)
 8003b9a:	781b      	ldrb	r3, [r3, #0]
 8003b9c:	2b04      	cmp	r3, #4
 8003b9e:	d101      	bne.n	8003ba4 <HAL_UART_RxCpltCallback+0x4c>
	{
		boomer2kVOn();
 8003ba0:	f000 f894 	bl	8003ccc <boomer2kVOn>
	}
	if (comRecv==5)//. 2   
 8003ba4:	4b19      	ldr	r3, [pc, #100]	; (8003c0c <HAL_UART_RxCpltCallback+0xb4>)
 8003ba6:	781b      	ldrb	r3, [r3, #0]
 8003ba8:	2b05      	cmp	r3, #5
 8003baa:	d101      	bne.n	8003bb0 <HAL_UART_RxCpltCallback+0x58>
	{
		boomer2kVOffBoomOn();
 8003bac:	f000 f898 	bl	8003ce0 <boomer2kVOffBoomOn>
	}
	if (comRecv==6)//. 2   
 8003bb0:	4b16      	ldr	r3, [pc, #88]	; (8003c0c <HAL_UART_RxCpltCallback+0xb4>)
 8003bb2:	781b      	ldrb	r3, [r3, #0]
 8003bb4:	2b06      	cmp	r3, #6
 8003bb6:	d101      	bne.n	8003bbc <HAL_UART_RxCpltCallback+0x64>
	{
		boomer2kVOffBoomOff();
 8003bb8:	f000 f89c 	bl	8003cf4 <boomer2kVOffBoomOff>
	}
	if (comRecv==7)// 
 8003bbc:	4b13      	ldr	r3, [pc, #76]	; (8003c0c <HAL_UART_RxCpltCallback+0xb4>)
 8003bbe:	781b      	ldrb	r3, [r3, #0]
 8003bc0:	2b07      	cmp	r3, #7
 8003bc2:	d101      	bne.n	8003bc8 <HAL_UART_RxCpltCallback+0x70>
	{
		resetQuartzCounter();
 8003bc4:	f000 f8a0 	bl	8003d08 <resetQuartzCounter>
	}
	if (comRecv==8)//  
 8003bc8:	4b10      	ldr	r3, [pc, #64]	; (8003c0c <HAL_UART_RxCpltCallback+0xb4>)
 8003bca:	781b      	ldrb	r3, [r3, #0]
 8003bcc:	2b08      	cmp	r3, #8
 8003bce:	d102      	bne.n	8003bd6 <HAL_UART_RxCpltCallback+0x7e>
	{
		setRangeOfMeasure(10);
 8003bd0:	200a      	movs	r0, #10
 8003bd2:	f000 f8a3 	bl	8003d1c <setRangeOfMeasure>
	}
	if (comRecv==9)// 1 
 8003bd6:	4b0d      	ldr	r3, [pc, #52]	; (8003c0c <HAL_UART_RxCpltCallback+0xb4>)
 8003bd8:	781b      	ldrb	r3, [r3, #0]
 8003bda:	2b09      	cmp	r3, #9
 8003bdc:	d101      	bne.n	8003be2 <HAL_UART_RxCpltCallback+0x8a>
	{
		setFilterFreq1kHz();// 1 
 8003bde:	f000 f8ab 	bl	8003d38 <setFilterFreq1kHz>
	}
	if (comRecv==10)// 2 
 8003be2:	4b0a      	ldr	r3, [pc, #40]	; (8003c0c <HAL_UART_RxCpltCallback+0xb4>)
 8003be4:	781b      	ldrb	r3, [r3, #0]
 8003be6:	2b0a      	cmp	r3, #10
 8003be8:	d101      	bne.n	8003bee <HAL_UART_RxCpltCallback+0x96>
	{
		setFilterFreq2kHz();// 2 
 8003bea:	f000 f8af 	bl	8003d4c <setFilterFreq2kHz>
	}
	if (comRecv==11)//  
 8003bee:	4b07      	ldr	r3, [pc, #28]	; (8003c0c <HAL_UART_RxCpltCallback+0xb4>)
 8003bf0:	781b      	ldrb	r3, [r3, #0]
 8003bf2:	2b0b      	cmp	r3, #11
 8003bf4:	d106      	bne.n	8003c04 <HAL_UART_RxCpltCallback+0xac>
	{
		startADCConversion();//  
 8003bf6:	f000 f93f 	bl	8003e78 <startADCConversion>
		HAL_UART_Transmit_IT(&huart2,(uint8_t *)&resultADC,2);
 8003bfa:	2202      	movs	r2, #2
 8003bfc:	4907      	ldr	r1, [pc, #28]	; (8003c1c <HAL_UART_RxCpltCallback+0xc4>)
 8003bfe:	4805      	ldr	r0, [pc, #20]	; (8003c14 <HAL_UART_RxCpltCallback+0xbc>)
 8003c00:	f7fc faee 	bl	80001e0 <HAL_UART_Transmit_IT>
	}

}
 8003c04:	bf00      	nop
 8003c06:	3708      	adds	r7, #8
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	bd80      	pop	{r7, pc}
 8003c0c:	20000030 	.word	0x20000030
 8003c10:	20000004 	.word	0x20000004
 8003c14:	20000068 	.word	0x20000068
 8003c18:	20000034 	.word	0x20000034
 8003c1c:	20000064 	.word	0x20000064

08003c20 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b082      	sub	sp, #8
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
	if (comRecv==0)//// 
 8003c28:	4b0a      	ldr	r3, [pc, #40]	; (8003c54 <HAL_UART_TxCpltCallback+0x34>)
 8003c2a:	781b      	ldrb	r3, [r3, #0]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d104      	bne.n	8003c3a <HAL_UART_TxCpltCallback+0x1a>
	{
		HAL_UART_Receive_IT(&huart2, &comRecv, 1);
 8003c30:	2201      	movs	r2, #1
 8003c32:	4908      	ldr	r1, [pc, #32]	; (8003c54 <HAL_UART_TxCpltCallback+0x34>)
 8003c34:	4808      	ldr	r0, [pc, #32]	; (8003c58 <HAL_UART_TxCpltCallback+0x38>)
 8003c36:	f7fc fb31 	bl	800029c <HAL_UART_Receive_IT>
	}
	if (comRecv==2)// 
 8003c3a:	4b06      	ldr	r3, [pc, #24]	; (8003c54 <HAL_UART_TxCpltCallback+0x34>)
 8003c3c:	781b      	ldrb	r3, [r3, #0]
 8003c3e:	2b02      	cmp	r3, #2
 8003c40:	d104      	bne.n	8003c4c <HAL_UART_TxCpltCallback+0x2c>
	{
		HAL_UART_Receive_IT(&huart2, &comRecv, 1);
 8003c42:	2201      	movs	r2, #1
 8003c44:	4903      	ldr	r1, [pc, #12]	; (8003c54 <HAL_UART_TxCpltCallback+0x34>)
 8003c46:	4804      	ldr	r0, [pc, #16]	; (8003c58 <HAL_UART_TxCpltCallback+0x38>)
 8003c48:	f7fc fb28 	bl	800029c <HAL_UART_Receive_IT>
	}
}
 8003c4c:	bf00      	nop
 8003c4e:	3708      	adds	r7, #8
 8003c50:	46bd      	mov	sp, r7
 8003c52:	bd80      	pop	{r7, pc}
 8003c54:	20000030 	.word	0x20000030
 8003c58:	20000068 	.word	0x20000068

08003c5c <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b082      	sub	sp, #8
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
	if (comRecv==2)/// 
 8003c64:	4b0b      	ldr	r3, [pc, #44]	; (8003c94 <HAL_ADC_ConvCpltCallback+0x38>)
 8003c66:	781b      	ldrb	r3, [r3, #0]
 8003c68:	2b02      	cmp	r3, #2
 8003c6a:	d10e      	bne.n	8003c8a <HAL_ADC_ConvCpltCallback+0x2e>
	{
		HAL_ADC_Stop_IT(&hadc1);
 8003c6c:	480a      	ldr	r0, [pc, #40]	; (8003c98 <HAL_ADC_ConvCpltCallback+0x3c>)
 8003c6e:	f7ff fb91 	bl	8003394 <HAL_ADC_Stop_IT>
		battery = HAL_ADC_GetValue(&hadc1);
 8003c72:	4809      	ldr	r0, [pc, #36]	; (8003c98 <HAL_ADC_ConvCpltCallback+0x3c>)
 8003c74:	f7ff fbbc 	bl	80033f0 <HAL_ADC_GetValue>
 8003c78:	4603      	mov	r3, r0
 8003c7a:	b29a      	uxth	r2, r3
 8003c7c:	4b07      	ldr	r3, [pc, #28]	; (8003c9c <HAL_ADC_ConvCpltCallback+0x40>)
 8003c7e:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit_IT(&huart2,(uint8_t *)&battery,2);
 8003c80:	2202      	movs	r2, #2
 8003c82:	4906      	ldr	r1, [pc, #24]	; (8003c9c <HAL_ADC_ConvCpltCallback+0x40>)
 8003c84:	4806      	ldr	r0, [pc, #24]	; (8003ca0 <HAL_ADC_ConvCpltCallback+0x44>)
 8003c86:	f7fc faab 	bl	80001e0 <HAL_UART_Transmit_IT>
	}
}
 8003c8a:	bf00      	nop
 8003c8c:	3708      	adds	r7, #8
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	bd80      	pop	{r7, pc}
 8003c92:	bf00      	nop
 8003c94:	20000030 	.word	0x20000030
 8003c98:	20000034 	.word	0x20000034
 8003c9c:	2000002c 	.word	0x2000002c
 8003ca0:	20000068 	.word	0x20000068

08003ca4 <compOn>:

void compOn(){
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	af00      	add	r7, sp, #0
	setPortRD(16);
 8003ca8:	2010      	movs	r0, #16
 8003caa:	f000 f859 	bl	8003d60 <setPortRD>
	setNresetPortRC();
 8003cae:	f000 f8b5 	bl	8003e1c <setNresetPortRC>
}
 8003cb2:	bf00      	nop
 8003cb4:	bd80      	pop	{r7, pc}
 8003cb6:	bf00      	nop

08003cb8 <compOff>:

void compOff(){
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	af00      	add	r7, sp, #0
	setPortRD(17);
 8003cbc:	2011      	movs	r0, #17
 8003cbe:	f000 f84f 	bl	8003d60 <setPortRD>
	setNresetPortRC();
 8003cc2:	f000 f8ab 	bl	8003e1c <setNresetPortRC>
}
 8003cc6:	bf00      	nop
 8003cc8:	bd80      	pop	{r7, pc}
 8003cca:	bf00      	nop

08003ccc <boomer2kVOn>:

void boomer2kVOn(){
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	af00      	add	r7, sp, #0
	setPortRD(43);
 8003cd0:	202b      	movs	r0, #43	; 0x2b
 8003cd2:	f000 f845 	bl	8003d60 <setPortRD>
	setNresetPortRC();
 8003cd6:	f000 f8a1 	bl	8003e1c <setNresetPortRC>
}
 8003cda:	bf00      	nop
 8003cdc:	bd80      	pop	{r7, pc}
 8003cde:	bf00      	nop

08003ce0 <boomer2kVOffBoomOn>:

void boomer2kVOffBoomOn(){
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	af00      	add	r7, sp, #0
	setPortRD(40);
 8003ce4:	2028      	movs	r0, #40	; 0x28
 8003ce6:	f000 f83b 	bl	8003d60 <setPortRD>
	setNresetPortRC();
 8003cea:	f000 f897 	bl	8003e1c <setNresetPortRC>
}
 8003cee:	bf00      	nop
 8003cf0:	bd80      	pop	{r7, pc}
 8003cf2:	bf00      	nop

08003cf4 <boomer2kVOffBoomOff>:

void boomer2kVOffBoomOff(){
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	af00      	add	r7, sp, #0
	setPortRD(41);
 8003cf8:	2029      	movs	r0, #41	; 0x29
 8003cfa:	f000 f831 	bl	8003d60 <setPortRD>
	setNresetPortRC();
 8003cfe:	f000 f88d 	bl	8003e1c <setNresetPortRC>
}
 8003d02:	bf00      	nop
 8003d04:	bd80      	pop	{r7, pc}
 8003d06:	bf00      	nop

08003d08 <resetQuartzCounter>:

void resetQuartzCounter(){
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	af00      	add	r7, sp, #0
	setPortRD(56);
 8003d0c:	2038      	movs	r0, #56	; 0x38
 8003d0e:	f000 f827 	bl	8003d60 <setPortRD>
	setNresetPortRC();
 8003d12:	f000 f883 	bl	8003e1c <setNresetPortRC>
}
 8003d16:	bf00      	nop
 8003d18:	bd80      	pop	{r7, pc}
 8003d1a:	bf00      	nop

08003d1c <setRangeOfMeasure>:

void setRangeOfMeasure(int range){
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b082      	sub	sp, #8
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
	setPortRD(10);
 8003d24:	200a      	movs	r0, #10
 8003d26:	f000 f81b 	bl	8003d60 <setPortRD>
	setNresetPortRC();
 8003d2a:	f000 f877 	bl	8003e1c <setNresetPortRC>
}
 8003d2e:	bf00      	nop
 8003d30:	3708      	adds	r7, #8
 8003d32:	46bd      	mov	sp, r7
 8003d34:	bd80      	pop	{r7, pc}
 8003d36:	bf00      	nop

08003d38 <setFilterFreq1kHz>:

void setFilterFreq1kHz(){
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	af00      	add	r7, sp, #0
	setPortRD(24);
 8003d3c:	2018      	movs	r0, #24
 8003d3e:	f000 f80f 	bl	8003d60 <setPortRD>
	setNresetPortRC();
 8003d42:	f000 f86b 	bl	8003e1c <setNresetPortRC>
}
 8003d46:	bf00      	nop
 8003d48:	bd80      	pop	{r7, pc}
 8003d4a:	bf00      	nop

08003d4c <setFilterFreq2kHz>:

void setFilterFreq2kHz(){
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	af00      	add	r7, sp, #0
	setPortRD(25);
 8003d50:	2019      	movs	r0, #25
 8003d52:	f000 f805 	bl	8003d60 <setPortRD>
	setNresetPortRC();
 8003d56:	f000 f861 	bl	8003e1c <setNresetPortRC>
}
 8003d5a:	bf00      	nop
 8003d5c:	bd80      	pop	{r7, pc}
 8003d5e:	bf00      	nop

08003d60 <setPortRD>:


void setPortRD(int decByte){
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b082      	sub	sp, #8
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_3,(decByte&32)>>5);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	115b      	asrs	r3, r3, #5
 8003d6c:	b2db      	uxtb	r3, r3
 8003d6e:	f003 0301 	and.w	r3, r3, #1
 8003d72:	b2db      	uxtb	r3, r3
 8003d74:	461a      	mov	r2, r3
 8003d76:	2108      	movs	r1, #8
 8003d78:	481e      	ldr	r0, [pc, #120]	; (8003df4 <setPortRD+0x94>)
 8003d7a:	f7ff f867 	bl	8002e4c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4,(decByte&16)>>4);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	111b      	asrs	r3, r3, #4
 8003d82:	b2db      	uxtb	r3, r3
 8003d84:	f003 0301 	and.w	r3, r3, #1
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	461a      	mov	r2, r3
 8003d8c:	2110      	movs	r1, #16
 8003d8e:	4819      	ldr	r0, [pc, #100]	; (8003df4 <setPortRD+0x94>)
 8003d90:	f7ff f85c 	bl	8002e4c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5,(decByte&8)>>3);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	10db      	asrs	r3, r3, #3
 8003d98:	b2db      	uxtb	r3, r3
 8003d9a:	f003 0301 	and.w	r3, r3, #1
 8003d9e:	b2db      	uxtb	r3, r3
 8003da0:	461a      	mov	r2, r3
 8003da2:	2120      	movs	r1, #32
 8003da4:	4813      	ldr	r0, [pc, #76]	; (8003df4 <setPortRD+0x94>)
 8003da6:	f7ff f851 	bl	8002e4c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,(decByte&4)>>2);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	109b      	asrs	r3, r3, #2
 8003dae:	b2db      	uxtb	r3, r3
 8003db0:	f003 0301 	and.w	r3, r3, #1
 8003db4:	b2db      	uxtb	r3, r3
 8003db6:	461a      	mov	r2, r3
 8003db8:	2140      	movs	r1, #64	; 0x40
 8003dba:	480e      	ldr	r0, [pc, #56]	; (8003df4 <setPortRD+0x94>)
 8003dbc:	f7ff f846 	bl	8002e4c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_7,(decByte&2)>>1);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	105b      	asrs	r3, r3, #1
 8003dc4:	b2db      	uxtb	r3, r3
 8003dc6:	f003 0301 	and.w	r3, r3, #1
 8003dca:	b2db      	uxtb	r3, r3
 8003dcc:	461a      	mov	r2, r3
 8003dce:	2180      	movs	r1, #128	; 0x80
 8003dd0:	4808      	ldr	r0, [pc, #32]	; (8003df4 <setPortRD+0x94>)
 8003dd2:	f7ff f83b 	bl	8002e4c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_8,(decByte&1));
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	b2db      	uxtb	r3, r3
 8003dda:	f003 0301 	and.w	r3, r3, #1
 8003dde:	b2db      	uxtb	r3, r3
 8003de0:	461a      	mov	r2, r3
 8003de2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003de6:	4803      	ldr	r0, [pc, #12]	; (8003df4 <setPortRD+0x94>)
 8003de8:	f7ff f830 	bl	8002e4c <HAL_GPIO_WritePin>
}
 8003dec:	bf00      	nop
 8003dee:	3708      	adds	r7, #8
 8003df0:	46bd      	mov	sp, r7
 8003df2:	bd80      	pop	{r7, pc}
 8003df4:	40010c00 	.word	0x40010c00

08003df8 <setPortRC>:

void setPortRC(int decByte){
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b082      	sub	sp, #8
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,decByte);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	b2db      	uxtb	r3, r3
 8003e04:	461a      	mov	r2, r3
 8003e06:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003e0a:	4803      	ldr	r0, [pc, #12]	; (8003e18 <setPortRC+0x20>)
 8003e0c:	f7ff f81e 	bl	8002e4c <HAL_GPIO_WritePin>
}
 8003e10:	bf00      	nop
 8003e12:	3708      	adds	r7, #8
 8003e14:	46bd      	mov	sp, r7
 8003e16:	bd80      	pop	{r7, pc}
 8003e18:	40010c00 	.word	0x40010c00

08003e1c <setNresetPortRC>:

void setNresetPortRC(){
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,1);
 8003e20:	2201      	movs	r2, #1
 8003e22:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003e26:	4809      	ldr	r0, [pc, #36]	; (8003e4c <setNresetPortRC+0x30>)
 8003e28:	f7ff f810 	bl	8002e4c <HAL_GPIO_WritePin>
	delayMicroseconds(50);
 8003e2c:	2032      	movs	r0, #50	; 0x32
 8003e2e:	f000 f813 	bl	8003e58 <delayMicroseconds>
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
 8003e32:	2200      	movs	r2, #0
 8003e34:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003e38:	4804      	ldr	r0, [pc, #16]	; (8003e4c <setNresetPortRC+0x30>)
 8003e3a:	f7ff f807 	bl	8002e4c <HAL_GPIO_WritePin>
	HAL_UART_Receive_IT(&huart2, &comRecv, 1);
 8003e3e:	2201      	movs	r2, #1
 8003e40:	4903      	ldr	r1, [pc, #12]	; (8003e50 <setNresetPortRC+0x34>)
 8003e42:	4804      	ldr	r0, [pc, #16]	; (8003e54 <setNresetPortRC+0x38>)
 8003e44:	f7fc fa2a 	bl	800029c <HAL_UART_Receive_IT>
}
 8003e48:	bf00      	nop
 8003e4a:	bd80      	pop	{r7, pc}
 8003e4c:	40010c00 	.word	0x40010c00
 8003e50:	20000030 	.word	0x20000030
 8003e54:	20000068 	.word	0x20000068

08003e58 <delayMicroseconds>:


void delayMicroseconds(int microseconds){
 8003e58:	b480      	push	{r7}
 8003e5a:	b083      	sub	sp, #12
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
	while(microseconds){
 8003e60:	e002      	b.n	8003e68 <delayMicroseconds+0x10>
		microseconds--;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	3b01      	subs	r3, #1
 8003e66:	607b      	str	r3, [r7, #4]
	HAL_UART_Receive_IT(&huart2, &comRecv, 1);
}


void delayMicroseconds(int microseconds){
	while(microseconds){
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d1f9      	bne.n	8003e62 <delayMicroseconds+0xa>
		microseconds--;
	}
}
 8003e6e:	bf00      	nop
 8003e70:	370c      	adds	r7, #12
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bc80      	pop	{r7}
 8003e76:	4770      	bx	lr

08003e78 <startADCConversion>:

void startADCConversion(){
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	af00      	add	r7, sp, #0
	setPortRD(48);
 8003e7c:	2030      	movs	r0, #48	; 0x30
 8003e7e:	f7ff ff6f 	bl	8003d60 <setPortRD>
	setNresetPortRC();
 8003e82:	f7ff ffcb 	bl	8003e1c <setNresetPortRC>
	setPortRD(0);
 8003e86:	2000      	movs	r0, #0
 8003e88:	f7ff ff6a 	bl	8003d60 <setPortRD>
	while(!HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_9)){
 8003e8c:	bf00      	nop
 8003e8e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003e92:	4805      	ldr	r0, [pc, #20]	; (8003ea8 <startADCConversion+0x30>)
 8003e94:	f7fe ffc2 	bl	8002e1c <HAL_GPIO_ReadPin>
 8003e98:	4603      	mov	r3, r0
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d0f7      	beq.n	8003e8e <startADCConversion+0x16>

	}
	getADCResult();
 8003e9e:	f000 f805 	bl	8003eac <getADCResult>
}
 8003ea2:	bf00      	nop
 8003ea4:	bd80      	pop	{r7, pc}
 8003ea6:	bf00      	nop
 8003ea8:	40010800 	.word	0x40010800

08003eac <getADCResult>:
void getADCResult(){
 8003eac:	b580      	push	{r7, lr}
 8003eae:	af00      	add	r7, sp, #0
	resultADC=0;
 8003eb0:	4b28      	ldr	r3, [pc, #160]	; (8003f54 <getADCResult+0xa8>)
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	601a      	str	r2, [r3, #0]
	for (i=0;i<4;i++)
 8003eb6:	4b28      	ldr	r3, [pc, #160]	; (8003f58 <getADCResult+0xac>)
 8003eb8:	2200      	movs	r2, #0
 8003eba:	601a      	str	r2, [r3, #0]
 8003ebc:	e044      	b.n	8003f48 <getADCResult+0x9c>
	{
		setPortRD(i);
 8003ebe:	4b26      	ldr	r3, [pc, #152]	; (8003f58 <getADCResult+0xac>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	f7ff ff4c 	bl	8003d60 <setPortRD>
		resultADC=(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_10))<<(i*4);
 8003ec8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003ecc:	4823      	ldr	r0, [pc, #140]	; (8003f5c <getADCResult+0xb0>)
 8003ece:	f7fe ffa5 	bl	8002e1c <HAL_GPIO_ReadPin>
 8003ed2:	4603      	mov	r3, r0
 8003ed4:	461a      	mov	r2, r3
 8003ed6:	4b20      	ldr	r3, [pc, #128]	; (8003f58 <getADCResult+0xac>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	009b      	lsls	r3, r3, #2
 8003edc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee0:	4a1c      	ldr	r2, [pc, #112]	; (8003f54 <getADCResult+0xa8>)
 8003ee2:	6013      	str	r3, [r2, #0]
		resultADC=(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_11))<<(i*4+1);
 8003ee4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003ee8:	481c      	ldr	r0, [pc, #112]	; (8003f5c <getADCResult+0xb0>)
 8003eea:	f7fe ff97 	bl	8002e1c <HAL_GPIO_ReadPin>
 8003eee:	4603      	mov	r3, r0
 8003ef0:	461a      	mov	r2, r3
 8003ef2:	4b19      	ldr	r3, [pc, #100]	; (8003f58 <getADCResult+0xac>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	009b      	lsls	r3, r3, #2
 8003ef8:	3301      	adds	r3, #1
 8003efa:	fa02 f303 	lsl.w	r3, r2, r3
 8003efe:	4a15      	ldr	r2, [pc, #84]	; (8003f54 <getADCResult+0xa8>)
 8003f00:	6013      	str	r3, [r2, #0]
		resultADC=(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_12))<<(i*4+2);
 8003f02:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003f06:	4815      	ldr	r0, [pc, #84]	; (8003f5c <getADCResult+0xb0>)
 8003f08:	f7fe ff88 	bl	8002e1c <HAL_GPIO_ReadPin>
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	461a      	mov	r2, r3
 8003f10:	4b11      	ldr	r3, [pc, #68]	; (8003f58 <getADCResult+0xac>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	009b      	lsls	r3, r3, #2
 8003f16:	3302      	adds	r3, #2
 8003f18:	fa02 f303 	lsl.w	r3, r2, r3
 8003f1c:	4a0d      	ldr	r2, [pc, #52]	; (8003f54 <getADCResult+0xa8>)
 8003f1e:	6013      	str	r3, [r2, #0]
		resultADC=(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_15))<<(i*4+3);
 8003f20:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003f24:	480d      	ldr	r0, [pc, #52]	; (8003f5c <getADCResult+0xb0>)
 8003f26:	f7fe ff79 	bl	8002e1c <HAL_GPIO_ReadPin>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	461a      	mov	r2, r3
 8003f2e:	4b0a      	ldr	r3, [pc, #40]	; (8003f58 <getADCResult+0xac>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	009b      	lsls	r3, r3, #2
 8003f34:	3303      	adds	r3, #3
 8003f36:	fa02 f303 	lsl.w	r3, r2, r3
 8003f3a:	4a06      	ldr	r2, [pc, #24]	; (8003f54 <getADCResult+0xa8>)
 8003f3c:	6013      	str	r3, [r2, #0]
	}
	getADCResult();
}
void getADCResult(){
	resultADC=0;
	for (i=0;i<4;i++)
 8003f3e:	4b06      	ldr	r3, [pc, #24]	; (8003f58 <getADCResult+0xac>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	3301      	adds	r3, #1
 8003f44:	4a04      	ldr	r2, [pc, #16]	; (8003f58 <getADCResult+0xac>)
 8003f46:	6013      	str	r3, [r2, #0]
 8003f48:	4b03      	ldr	r3, [pc, #12]	; (8003f58 <getADCResult+0xac>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	2b03      	cmp	r3, #3
 8003f4e:	d9b6      	bls.n	8003ebe <getADCResult+0x12>
		resultADC=(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_10))<<(i*4);
		resultADC=(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_11))<<(i*4+1);
		resultADC=(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_12))<<(i*4+2);
		resultADC=(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_15))<<(i*4+3);
	}
}
 8003f50:	bf00      	nop
 8003f52:	bd80      	pop	{r7, pc}
 8003f54:	20000064 	.word	0x20000064
 8003f58:	20000028 	.word	0x20000028
 8003f5c:	40010800 	.word	0x40010800

08003f60 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8003f60:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8003f62:	e003      	b.n	8003f6c <LoopCopyDataInit>

08003f64 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8003f64:	4b0b      	ldr	r3, [pc, #44]	; (8003f94 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8003f66:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8003f68:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8003f6a:	3104      	adds	r1, #4

08003f6c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8003f6c:	480a      	ldr	r0, [pc, #40]	; (8003f98 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8003f6e:	4b0b      	ldr	r3, [pc, #44]	; (8003f9c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8003f70:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8003f72:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8003f74:	d3f6      	bcc.n	8003f64 <CopyDataInit>
  ldr r2, =_sbss
 8003f76:	4a0a      	ldr	r2, [pc, #40]	; (8003fa0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8003f78:	e002      	b.n	8003f80 <LoopFillZerobss>

08003f7a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8003f7a:	2300      	movs	r3, #0
  str r3, [r2], #4
 8003f7c:	f842 3b04 	str.w	r3, [r2], #4

08003f80 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8003f80:	4b08      	ldr	r3, [pc, #32]	; (8003fa4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8003f82:	429a      	cmp	r2, r3
  bcc FillZerobss
 8003f84:	d3f9      	bcc.n	8003f7a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003f86:	f7ff fbf5 	bl	8003774 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003f8a:	f000 f80f 	bl	8003fac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003f8e:	f7ff fcdb 	bl	8003948 <main>
  bx lr
 8003f92:	4770      	bx	lr
/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
  b LoopCopyDataInit

CopyDataInit:
  ldr r3, =_sidata
 8003f94:	0800403c 	.word	0x0800403c
  ldr r3, [r3, r1]
  str r3, [r0, r1]
  adds r1, r1, #4

LoopCopyDataInit:
  ldr r0, =_sdata
 8003f98:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8003f9c:	20000008 	.word	0x20000008
  adds r2, r0, r1
  cmp r2, r3
  bcc CopyDataInit
  ldr r2, =_sbss
 8003fa0:	20000008 	.word	0x20000008
FillZerobss:
  movs r3, #0
  str r3, [r2], #4

LoopFillZerobss:
  ldr r3, = _ebss
 8003fa4:	200000a8 	.word	0x200000a8

08003fa8 <BusFault_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003fa8:	e7fe      	b.n	8003fa8 <BusFault_Handler>
	...

08003fac <__libc_init_array>:
 8003fac:	4b0e      	ldr	r3, [pc, #56]	; (8003fe8 <__libc_init_array+0x3c>)
 8003fae:	b570      	push	{r4, r5, r6, lr}
 8003fb0:	461e      	mov	r6, r3
 8003fb2:	4c0e      	ldr	r4, [pc, #56]	; (8003fec <__libc_init_array+0x40>)
 8003fb4:	2500      	movs	r5, #0
 8003fb6:	1ae4      	subs	r4, r4, r3
 8003fb8:	10a4      	asrs	r4, r4, #2
 8003fba:	42a5      	cmp	r5, r4
 8003fbc:	d004      	beq.n	8003fc8 <__libc_init_array+0x1c>
 8003fbe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003fc2:	4798      	blx	r3
 8003fc4:	3501      	adds	r5, #1
 8003fc6:	e7f8      	b.n	8003fba <__libc_init_array+0xe>
 8003fc8:	f000 f816 	bl	8003ff8 <_init>
 8003fcc:	4b08      	ldr	r3, [pc, #32]	; (8003ff0 <__libc_init_array+0x44>)
 8003fce:	4c09      	ldr	r4, [pc, #36]	; (8003ff4 <__libc_init_array+0x48>)
 8003fd0:	461e      	mov	r6, r3
 8003fd2:	1ae4      	subs	r4, r4, r3
 8003fd4:	10a4      	asrs	r4, r4, #2
 8003fd6:	2500      	movs	r5, #0
 8003fd8:	42a5      	cmp	r5, r4
 8003fda:	d004      	beq.n	8003fe6 <__libc_init_array+0x3a>
 8003fdc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003fe0:	4798      	blx	r3
 8003fe2:	3501      	adds	r5, #1
 8003fe4:	e7f8      	b.n	8003fd8 <__libc_init_array+0x2c>
 8003fe6:	bd70      	pop	{r4, r5, r6, pc}
 8003fe8:	08004034 	.word	0x08004034
 8003fec:	08004034 	.word	0x08004034
 8003ff0:	08004034 	.word	0x08004034
 8003ff4:	08004038 	.word	0x08004038

08003ff8 <_init>:
 8003ff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ffa:	bf00      	nop
 8003ffc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ffe:	bc08      	pop	{r3}
 8004000:	469e      	mov	lr, r3
 8004002:	4770      	bx	lr

08004004 <_fini>:
 8004004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004006:	bf00      	nop
 8004008:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800400a:	bc08      	pop	{r3}
 800400c:	469e      	mov	lr, r3
 800400e:	4770      	bx	lr
