# FPGA from zero to Hero
As a engineer！
## FPGA development environment
design and simulation;
- design flow
- simulation flow
- onboard folw

1. FPGA Archtecture
2. FPGA resource
3. FPGA Configuration（UG570）
4. Constrains: Physical and Timing
5. HIGH speed interface: DDR, BRAM, PCIe, NIO
6. Timing opt

Skill list:
- Async and  sync Reset
- verilog counter design
- FIFO design (module)
- Timing
