ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Dec 23, 2019 at 17:46:19 CST
ncverilog
	+access+rwc
	tb.v
Recompiling... reason: file './tb.v' is newer than expected.
	expected: Fri Dec 20 15:16:38 2019
	actual:   Mon Dec 23 17:34:30 2019
file: tb.v
	module worklib.instruction_set_model:v
		errors: 0, warnings: 0
	module worklib.tb_cpu:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.instruction_set_model:v <0x24c0c401>
			streams:   4, words:  6647
		worklib.tb_cpu:v <0x5eab308e>
			streams:  19, words: 14848
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 2       2
		Registers:              24      24
		Scalar wires:            4       -
		Vectored wires:          7       -
		Always blocks:           7       7
		Initial blocks:          5       5
		Cont. assignments:       1       6
		Pseudo assignments:      5       5
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.tb_cpu:v
Loading snapshot worklib.tb_cpu:v .................... Done
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
                   0 | rst=x | debug=x | debuger=  x | MEM_ADDR=   x | MEM_IN=         x | MEM_OUT=         x | MEM_CTRL=x | INS_ADDR=   x | INS_MEM=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx  |  tb_debug=          x  |  reg_debug_out=0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   1 | rst=0 | debug=1 | debuger=  x | MEM_ADDR=   x | MEM_IN=         0 | MEM_OUT=         x | MEM_CTRL=x | INS_ADDR=   x | INS_MEM=00000000000000000000000000000000  |  tb_debug=          x  |  reg_debug_out=000000000000000000000000000000000
                   5 | rst=1 | debug=1 | debuger=  2 | MEM_ADDR=   0 | MEM_IN=         5 | MEM_OUT=         0 | MEM_CTRL=0 | INS_ADDR=   0 | INS_MEM=00000000000000000000000000000000  |  tb_debug=          1  |  reg_debug_out=000000000000000000000000000000000
=================================================
I_MEM[          0]=00000000000000000000000000000000
I_MEM[          1]=00010000000000000000000000000011
I_MEM[          2]=10010000000000000000000000000000
I_MEM[          3]=00101000000000000000000000000001
I_MEM[          4]=00010010000000000000000000000101
I_MEM[          5]=10010000000000000000000000000000
I_MEM[          6]=00110000000000000001000000000001
I_MEM[          7]=10010000000000000000000000000000
I_MEM[          8]=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
I_MEM[          9]=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
=================================================
                   9 | rst=0 | debug=1 | debuger=  2 | MEM_ADDR=   0 | MEM_IN=         5 | MEM_OUT=         0 | MEM_CTRL=0 | INS_ADDR=   0 | INS_MEM=00000000000000000000000000000000  |  tb_debug=          1  |  reg_debug_out=000000000000000000000000000000000
                  50 | rst=0 | debug=1 | debuger=  3 | MEM_ADDR=   0 | MEM_IN=         5 | MEM_OUT=         0 | MEM_CTRL=0 | INS_ADDR=   1 | INS_MEM=00010000000000000000000000000011  |  tb_debug=          1  |  reg_debug_out=000000000000000000000000000000000
                 100 | rst=0 | debug=1 | debuger=  3 | MEM_ADDR=   0 | MEM_IN=         5 | MEM_OUT=         0 | MEM_CTRL=0 | INS_ADDR=   1 | INS_MEM=00010000000000000000000000000011  |  tb_debug=          1  |  reg_debug_out=000010000000000000000000000000011
                 150 | rst=0 | debug=1 | debuger=  9 | MEM_ADDR=   0 | MEM_IN=         5 | MEM_OUT=         0 | MEM_CTRL=0 | INS_ADDR=   3 | INS_MEM=00101000000000000000000000000001  |  tb_debug=          1  |  reg_debug_out=000010000000000000000000000000011
                 200 | rst=0 | debug=1 | debuger=  9 | MEM_ADDR=   0 | MEM_IN=         5 | MEM_OUT=         0 | MEM_CTRL=0 | INS_ADDR=   3 | INS_MEM=00101000000000000000000000000001  |  tb_debug=          1  |  reg_debug_out=000101000000000000000000000000001
                 250 | rst=0 | debug=1 | debuger=  8 | MEM_ADDR=   0 | MEM_IN=         5 | MEM_OUT=         0 | MEM_CTRL=0 | INS_ADDR=   4 | INS_MEM=00010010000000000000000000000101  |  tb_debug=          1  |  reg_debug_out=000101000000000000000000000000001
                 300 | rst=0 | debug=1 | debuger=  8 | MEM_ADDR=   0 | MEM_IN=         5 | MEM_OUT=         0 | MEM_CTRL=0 | INS_ADDR=   4 | INS_MEM=00010010000000000000000000000101  |  tb_debug=          1  |  reg_debug_out=000010010000000000000000000000101
                 350 | rst=0 | debug=1 | debuger=  9 | MEM_ADDR=   0 | MEM_IN=         5 | MEM_OUT=         0 | MEM_CTRL=0 | INS_ADDR=   5 | INS_MEM=10010000000000000000000000000000  |  tb_debug=          1  |  reg_debug_out=000010010000000000000000000000101
                 400 | rst=0 | debug=1 | debuger=  9 | MEM_ADDR=   0 | MEM_IN=         5 | MEM_OUT=         0 | MEM_CTRL=0 | INS_ADDR=   5 | INS_MEM=10010000000000000000000000000000  |  tb_debug=          1  |  reg_debug_out=010010000000000000000000000000000
=================================================
data_MEM[          0]=         5
data_MEM[          1]=         x
data_MEM[          2]=         x
data_MEM[          3]=         x
data_MEM[          4]=         x
data_MEM[          5]=         x
data_MEM[          6]=         x
data_MEM[          7]=         x
data_MEM[          8]=         x
data_MEM[          9]=         x
=================================================
Halt...
Simulation complete via $finish(1) at time 450 NS + 2
./tb.v:88         $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Dec 23, 2019 at 17:46:24 CST  (total: 00:00:05)
