
---------- Begin Simulation Statistics ----------
final_tick                                67118765000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 364414                       # Simulator instruction rate (inst/s)
host_mem_usage                                 682316                       # Number of bytes of host memory used
host_op_rate                                   398785                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   274.41                       # Real time elapsed on the host
host_tick_rate                              244589904                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.067119                       # Number of seconds simulated
sim_ticks                                 67118765000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.606091                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8698944                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9929611                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                348                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            154852                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16493227                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300027                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          523194                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           223167                       # Number of indirect misses.
system.cpu.branchPred.lookups                20555752                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050668                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1043                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431937                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.342375                       # CPI: cycles per instruction
system.cpu.discardedOps                        719894                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49722121                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17195268                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          9989262                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16390665                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.744948                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        134237530                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955303     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646465     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534197     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431937                       # Class of committed instruction
system.cpu.tickCycles                       117846865                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        22330                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         48964                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          426                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           15                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       984310                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1300                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1969345                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1315                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  67118765000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7235                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        21811                       # Transaction distribution
system.membus.trans_dist::CleanEvict              506                       # Transaction distribution
system.membus.trans_dist::ReadExReq             19412                       # Transaction distribution
system.membus.trans_dist::ReadExResp            19412                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7235                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        75611                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  75611                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6202624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6202624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             26647                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   26647    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               26647                       # Request fanout histogram
system.membus.respLayer1.occupancy          251472500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           230297000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  67118765000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            965315                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        55023                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       947395                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5255                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19726                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19726                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        947620                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        17695                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2842635                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       111751                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2954386                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    242561920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9041024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              251602944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           23369                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2791808                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1008410                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001747                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.042119                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1006663     99.83%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1732      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     15      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1008410                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2945886500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          93554496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2369050000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  67118765000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               947255                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                11135                       # number of demand (read+write) hits
system.l2.demand_hits::total                   958390                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              947255                       # number of overall hits
system.l2.overall_hits::.cpu.data               11135                       # number of overall hits
system.l2.overall_hits::total                  958390                       # number of overall hits
system.l2.demand_misses::.cpu.inst                365                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              26286                       # number of demand (read+write) misses
system.l2.demand_misses::total                  26651                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               365                       # number of overall misses
system.l2.overall_misses::.cpu.data             26286                       # number of overall misses
system.l2.overall_misses::total                 26651                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     30568500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2422549500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2453118000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     30568500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2422549500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2453118000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           947620                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            37421                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               985041                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          947620                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           37421                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              985041                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000385                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.702440                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.027056                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000385                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.702440                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.027056                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 83749.315068                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 92161.207487                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92046.002026                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 83749.315068                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 92161.207487                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92046.002026                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               21811                       # number of writebacks
system.l2.writebacks::total                     21811                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           365                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         26282                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             26647                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          365                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        26282                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            26647                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     26918500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2159452000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2186370500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     26918500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2159452000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2186370500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000385                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.702333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.027052                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000385                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.702333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.027052                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 73749.315068                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82164.675443                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82049.405186                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 73749.315068                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82164.675443                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82049.405186                       # average overall mshr miss latency
system.l2.replacements                          23369                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        33212                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            33212                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        33212                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        33212                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       947022                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           947022                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       947022                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       947022                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          263                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           263                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               314                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   314                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           19412                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               19412                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1769744000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1769744000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         19726                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19726                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.984082                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.984082                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91167.525242                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91167.525242                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        19412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          19412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1575624000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1575624000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.984082                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.984082                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81167.525242                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81167.525242                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         947255                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             947255                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          365                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              365                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     30568500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     30568500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       947620                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         947620                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000385                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000385                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 83749.315068                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83749.315068                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          365                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          365                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     26918500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     26918500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000385                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000385                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 73749.315068                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73749.315068                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         10821                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             10821                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6874                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6874                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    652805500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    652805500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        17695                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         17695                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.388471                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.388471                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 94967.340704                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94967.340704                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6870                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6870                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    583828000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    583828000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.388245                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.388245                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84982.241630                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84982.241630                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  67118765000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3990.969554                       # Cycle average of tags in use
system.l2.tags.total_refs                     1968652                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     27465                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     71.678573                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      82.239471                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        30.401216                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3878.328866                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.020078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007422                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.946858                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974358                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          276                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2251                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1553                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3965303                       # Number of tag accesses
system.l2.tags.data_accesses                  3965303                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  67118765000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          46720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        3364096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3410816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        46720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         46720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2791808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2791808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             365                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           26282                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               26647                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        21811                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              21811                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            696080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          50121542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              50817622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       696080                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           696080                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       41595044                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             41595044                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       41595044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           696080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         50121542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             92412666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     43622.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       730.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     52535.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000720685500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2424                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2424                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              118330                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              41233                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       26647                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      21811                       # Number of write requests accepted
system.mem_ctrls.readBursts                     53294                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    43622                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     29                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2662                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1044789250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  266325000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2043508000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19614.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38364.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    34455                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   33218                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.15                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 53294                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                43622                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   24962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   25101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29197                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    212.339624                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   173.792156                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   175.709338                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          982      3.36%      3.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19094     65.40%     68.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5020     17.19%     85.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1699      5.82%     91.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          925      3.17%     94.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          527      1.80%     96.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          263      0.90%     97.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          320      1.10%     98.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          367      1.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29197                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2424                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.973185                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.266428                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     82.098255                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2419     99.79%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.04%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2424                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2424                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.988861                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.970155                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.818860                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              205      8.46%      8.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      0.33%      8.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2014     83.09%     91.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      0.37%     92.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              185      7.63%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2424                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3408960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1856                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2790720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3410816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2791808                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        50.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        41.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     50.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     41.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   67115058000                       # Total gap between requests
system.mem_ctrls.avgGap                    1385015.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        46720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      3362240                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2790720                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 696079.553907167399                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 50093889.540428824723                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 41578834.175509639084                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          730                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        52564                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        43622                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     22020000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2021488000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1518232090000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30164.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38457.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34804275.14                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            102630360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             54549330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           187667760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          113044320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5298196800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      15557976150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      12672152160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        33986216880                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        506.359390                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  32778479000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2241200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  32099086000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            105836220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             56253285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           192644340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          114573780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5298196800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      16022727360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      12280782720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        34071014505                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        507.622786                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  31758767000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2241200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  33118798000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     67118765000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  67118765000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     25947083                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         25947083                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     25947083                       # number of overall hits
system.cpu.icache.overall_hits::total        25947083                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       947620                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         947620                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       947620                       # number of overall misses
system.cpu.icache.overall_misses::total        947620                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  12490585500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  12490585500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  12490585500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  12490585500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     26894703                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     26894703                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     26894703                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     26894703                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.035234                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.035234                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.035234                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.035234                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13181.006627                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13181.006627                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13181.006627                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13181.006627                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       947395                       # number of writebacks
system.cpu.icache.writebacks::total            947395                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       947620                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       947620                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       947620                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       947620                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  11542965500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  11542965500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  11542965500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  11542965500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.035234                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.035234                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.035234                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.035234                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12181.006627                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12181.006627                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12181.006627                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12181.006627                       # average overall mshr miss latency
system.cpu.icache.replacements                 947395                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     25947083                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        25947083                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       947620                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        947620                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  12490585500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  12490585500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     26894703                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     26894703                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.035234                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.035234                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13181.006627                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13181.006627                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       947620                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       947620                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  11542965500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  11542965500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.035234                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.035234                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12181.006627                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12181.006627                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  67118765000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           224.937859                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            26894703                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            947620                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             28.381316                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   224.937859                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.878664                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.878664                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          225                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          203                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          54737026                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         54737026                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  67118765000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  67118765000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  67118765000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34788403                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34788403                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34791731                       # number of overall hits
system.cpu.dcache.overall_hits::total        34791731                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        48201                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          48201                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        48234                       # number of overall misses
system.cpu.dcache.overall_misses::total         48234                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3338447500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3338447500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3338447500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3338447500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34836604                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34836604                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34839965                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34839965                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001384                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001384                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001384                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001384                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 69260.959316                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69260.959316                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 69213.573413                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69213.573413                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        33212                       # number of writebacks
system.cpu.dcache.writebacks::total             33212                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        10797                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10797                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        10797                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10797                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        37404                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        37404                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        37421                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        37421                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2594795000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2594795000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2595644500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2595644500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001074                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001074                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001074                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001074                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 69372.125976                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69372.125976                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 69363.312044                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69363.312044                       # average overall mshr miss latency
system.cpu.dcache.replacements                  36909                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20606519                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20606519                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        19908                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         19908                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    870758500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    870758500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20626427                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20626427                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000965                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000965                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43739.124975                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43739.124975                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2230                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2230                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17678                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17678                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    792164500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    792164500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000857                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000857                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44810.753479                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44810.753479                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14181884                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14181884                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        28293                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        28293                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2467689000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2467689000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14210177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14210177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001991                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001991                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 87219.064786                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87219.064786                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         8567                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         8567                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        19726                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19726                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1802630500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1802630500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001388                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001388                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 91383.478658                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 91383.478658                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3328                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3328                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           33                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           33                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.009819                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.009819                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           17                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           17                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       849500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       849500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.005058                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005058                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 49970.588235                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 49970.588235                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  67118765000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.570745                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35007316                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             37421                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            935.499212                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            210500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.570745                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997208                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997208                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          273                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          181                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          70073679                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         70073679                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  67118765000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  67118765000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
