# Final Report - Veerababu.T (Veeru819)
## Level3 Design - Fulladder using 2 half adders

In the given verilog code actually Carry expression in a&b but i gave the bug a+b.