--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml Top_SCPU.twx Top_SCPU.ncd -o Top_SCPU.twr Top_SCPU.pcf
-ucf Org-Sword.ucf

Design file:              Top_SCPU.ncd
Physical constraint file: Top_SCPU.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.08 2012-12-17)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10224 paths analyzed, 731 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.522ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_4 (SLICE_X45Y62.C5), 86 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.651ns (Levels of Logic = 7)
  Clock Path Skew:      -0.075ns (0.554 - 0.629)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y10.DOADO29 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y54.D6      net (fanout=1)        0.361   XLXN_37<29>
    SLICE_X47Y54.D       Tilo                  0.043   Data_in<29>
                                                       U4/Mmux_Cpu_data4bus221
    SLICE_X47Y61.C5      net (fanout=2)        0.645   Data_in<29>
    SLICE_X47Y61.CMUX    Tilo                  0.244   U6/XLXN_390<6>
                                                       U5/MUX1_DispData/Mmux_o_321
                                                       U5/MUX1_DispData/Mmux_o_2_f7_20
    SLICE_X46Y62.A3      net (fanout=14)       0.575   Disp_num<29>
    SLICE_X46Y62.A       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_5
    SLICE_X46Y62.D6      net (fanout=2)        0.309   U6/SM1/HTS0/MSEG/XLXN_119
    SLICE_X46Y62.D       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_29
    SLICE_X46Y62.C5      net (fanout=1)        0.164   U6/SM1/HTS0/MSEG/XLXN_211
    SLICE_X46Y62.C       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_50
    SLICE_X45Y62.D6      net (fanout=1)        0.179   U6/XLXN_390<4>
    SLICE_X45Y62.D       Tilo                  0.043   U6/M2/buffer<4>
                                                       U6/M2/mux10811
    SLICE_X45Y62.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<4>
    SLICE_X45Y62.CLK     Tas                   0.009   U6/M2/buffer<4>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      4.651ns (2.268ns logic, 2.383ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.623ns (Levels of Logic = 7)
  Clock Path Skew:      -0.075ns (0.554 - 0.629)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y10.DOADO30 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y52.D6      net (fanout=1)        0.368   XLXN_37<30>
    SLICE_X47Y52.D       Tilo                  0.043   U6/M2/buffer<55>
                                                       U4/Mmux_Cpu_data4bus241
    SLICE_X46Y60.C6      net (fanout=2)        0.416   Data_in<30>
    SLICE_X46Y60.CMUX    Tilo                  0.239   U6/M2/buffer<3>
                                                       U5/MUX1_DispData/Mmux_o_323
                                                       U5/MUX1_DispData/Mmux_o_2_f7_22
    SLICE_X47Y60.A6      net (fanout=15)       0.648   Disp_num<30>
    SLICE_X47Y60.A       Tilo                  0.043   Data_in<31>
                                                       U6/SM1/HTS0/MSEG/XLXI_6
    SLICE_X46Y62.D5      net (fanout=2)        0.435   U6/SM1/HTS0/MSEG/XLXN_26
    SLICE_X46Y62.D       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_29
    SLICE_X46Y62.C5      net (fanout=1)        0.164   U6/SM1/HTS0/MSEG/XLXN_211
    SLICE_X46Y62.C       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_50
    SLICE_X45Y62.D6      net (fanout=1)        0.179   U6/XLXN_390<4>
    SLICE_X45Y62.D       Tilo                  0.043   U6/M2/buffer<4>
                                                       U6/M2/mux10811
    SLICE_X45Y62.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<4>
    SLICE_X45Y62.CLK     Tas                   0.009   U6/M2/buffer<4>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      4.623ns (2.263ns logic, 2.360ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.553ns (Levels of Logic = 7)
  Clock Path Skew:      -0.075ns (0.554 - 0.629)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y10.DOADO30 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y52.D6      net (fanout=1)        0.368   XLXN_37<30>
    SLICE_X47Y52.D       Tilo                  0.043   U6/M2/buffer<55>
                                                       U4/Mmux_Cpu_data4bus241
    SLICE_X46Y60.C6      net (fanout=2)        0.416   Data_in<30>
    SLICE_X46Y60.CMUX    Tilo                  0.239   U6/M2/buffer<3>
                                                       U5/MUX1_DispData/Mmux_o_323
                                                       U5/MUX1_DispData/Mmux_o_2_f7_22
    SLICE_X46Y62.A5      net (fanout=15)       0.704   Disp_num<30>
    SLICE_X46Y62.A       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_5
    SLICE_X46Y62.D6      net (fanout=2)        0.309   U6/SM1/HTS0/MSEG/XLXN_119
    SLICE_X46Y62.D       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_29
    SLICE_X46Y62.C5      net (fanout=1)        0.164   U6/SM1/HTS0/MSEG/XLXN_211
    SLICE_X46Y62.C       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_50
    SLICE_X45Y62.D6      net (fanout=1)        0.179   U6/XLXN_390<4>
    SLICE_X45Y62.D       Tilo                  0.043   U6/M2/buffer<4>
                                                       U6/M2/mux10811
    SLICE_X45Y62.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<4>
    SLICE_X45Y62.CLK     Tas                   0.009   U6/M2/buffer<4>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      4.553ns (2.263ns logic, 2.290ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_7 (SLICE_X45Y62.A4), 111 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.444ns (Levels of Logic = 6)
  Clock Path Skew:      -0.075ns (0.554 - 0.629)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y10.DOADO30 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y52.D6      net (fanout=1)        0.368   XLXN_37<30>
    SLICE_X47Y52.D       Tilo                  0.043   U6/M2/buffer<55>
                                                       U4/Mmux_Cpu_data4bus241
    SLICE_X46Y60.C6      net (fanout=2)        0.416   Data_in<30>
    SLICE_X46Y60.CMUX    Tilo                  0.239   U6/M2/buffer<3>
                                                       U5/MUX1_DispData/Mmux_o_323
                                                       U5/MUX1_DispData/Mmux_o_2_f7_22
    SLICE_X47Y60.A6      net (fanout=15)       0.648   Disp_num<30>
    SLICE_X47Y60.A       Tilo                  0.043   Data_in<31>
                                                       U6/SM1/HTS0/MSEG/XLXI_6
    SLICE_X46Y62.B3      net (fanout=2)        0.379   U6/SM1/HTS0/MSEG/XLXN_26
    SLICE_X46Y62.B       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_47
    SLICE_X45Y62.B6      net (fanout=1)        0.181   U6/XLXN_390<7>
    SLICE_X45Y62.B       Tilo                  0.043   U6/M2/buffer<4>
                                                       U6/M2/mux12511
    SLICE_X45Y62.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<7>
    SLICE_X45Y62.CLK     Tas                   0.009   U6/M2/buffer<4>
                                                       U6/M2/buffer_7_rstpot
                                                       U6/M2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      4.444ns (2.220ns logic, 2.224ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.425ns (Levels of Logic = 6)
  Clock Path Skew:      -0.075ns (0.554 - 0.629)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y10.DOADO29 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y54.D6      net (fanout=1)        0.361   XLXN_37<29>
    SLICE_X47Y54.D       Tilo                  0.043   Data_in<29>
                                                       U4/Mmux_Cpu_data4bus221
    SLICE_X47Y61.C5      net (fanout=2)        0.645   Data_in<29>
    SLICE_X47Y61.CMUX    Tilo                  0.244   U6/XLXN_390<6>
                                                       U5/MUX1_DispData/Mmux_o_321
                                                       U5/MUX1_DispData/Mmux_o_2_f7_20
    SLICE_X45Y61.A4      net (fanout=14)       0.352   Disp_num<29>
    SLICE_X45Y61.A       Tilo                  0.043   U6/M2/buffer<8>
                                                       U6/SM1/HTS0/MSEG/XLXI_8
    SLICE_X46Y62.B4      net (fanout=1)        0.429   U6/SM1/HTS0/MSEG/XLXN_28
    SLICE_X46Y62.B       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_47
    SLICE_X45Y62.B6      net (fanout=1)        0.181   U6/XLXN_390<7>
    SLICE_X45Y62.B       Tilo                  0.043   U6/M2/buffer<4>
                                                       U6/M2/mux12511
    SLICE_X45Y62.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<7>
    SLICE_X45Y62.CLK     Tas                   0.009   U6/M2/buffer<4>
                                                       U6/M2/buffer_7_rstpot
                                                       U6/M2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      4.425ns (2.225ns logic, 2.200ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.401ns (Levels of Logic = 6)
  Clock Path Skew:      -0.075ns (0.554 - 0.629)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y10.DOADO30 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y52.D6      net (fanout=1)        0.368   XLXN_37<30>
    SLICE_X47Y52.D       Tilo                  0.043   U6/M2/buffer<55>
                                                       U4/Mmux_Cpu_data4bus241
    SLICE_X46Y60.C6      net (fanout=2)        0.416   Data_in<30>
    SLICE_X46Y60.CMUX    Tilo                  0.239   U6/M2/buffer<3>
                                                       U5/MUX1_DispData/Mmux_o_323
                                                       U5/MUX1_DispData/Mmux_o_2_f7_22
    SLICE_X45Y61.A6      net (fanout=15)       0.555   Disp_num<30>
    SLICE_X45Y61.A       Tilo                  0.043   U6/M2/buffer<8>
                                                       U6/SM1/HTS0/MSEG/XLXI_8
    SLICE_X46Y62.B4      net (fanout=1)        0.429   U6/SM1/HTS0/MSEG/XLXN_28
    SLICE_X46Y62.B       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_47
    SLICE_X45Y62.B6      net (fanout=1)        0.181   U6/XLXN_390<7>
    SLICE_X45Y62.B       Tilo                  0.043   U6/M2/buffer<4>
                                                       U6/M2/mux12511
    SLICE_X45Y62.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<7>
    SLICE_X45Y62.CLK     Tas                   0.009   U6/M2/buffer<4>
                                                       U6/M2/buffer_7_rstpot
                                                       U6/M2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      4.401ns (2.220ns logic, 2.181ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_5 (SLICE_X47Y62.A4), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.413ns (Levels of Logic = 6)
  Clock Path Skew:      -0.075ns (0.554 - 0.629)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y10.DOADO30 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y52.D6      net (fanout=1)        0.368   XLXN_37<30>
    SLICE_X47Y52.D       Tilo                  0.043   U6/M2/buffer<55>
                                                       U4/Mmux_Cpu_data4bus241
    SLICE_X46Y60.C6      net (fanout=2)        0.416   Data_in<30>
    SLICE_X46Y60.CMUX    Tilo                  0.239   U6/M2/buffer<3>
                                                       U5/MUX1_DispData/Mmux_o_323
                                                       U5/MUX1_DispData/Mmux_o_2_f7_22
    SLICE_X47Y61.A5      net (fanout=15)       0.689   Disp_num<30>
    SLICE_X47Y61.A       Tilo                  0.043   U6/XLXN_390<6>
                                                       U6/SM1/HTS0/MSEG/XLXI_20
    SLICE_X46Y61.D6      net (fanout=2)        0.228   U6/SM1/HTS0/MSEG/XLXN_74
    SLICE_X46Y61.D       Tilo                  0.043   U6/XLXN_390<5>
                                                       U6/SM1/HTS0/MSEG/XLXI_49
    SLICE_X47Y62.B5      net (fanout=1)        0.260   U6/XLXN_390<5>
    SLICE_X47Y62.B       Tilo                  0.043   U6/M2/buffer<6>
                                                       U6/M2/mux11911
    SLICE_X47Y62.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<5>
    SLICE_X47Y62.CLK     Tas                   0.009   U6/M2/buffer<6>
                                                       U6/M2/buffer_5_rstpot
                                                       U6/M2/buffer_5
    -------------------------------------------------  ---------------------------
    Total                                      4.413ns (2.220ns logic, 2.193ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.366ns (Levels of Logic = 5)
  Clock Path Skew:      -0.075ns (0.554 - 0.629)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y10.DOADO30 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y52.D6      net (fanout=1)        0.368   XLXN_37<30>
    SLICE_X47Y52.D       Tilo                  0.043   U6/M2/buffer<55>
                                                       U4/Mmux_Cpu_data4bus241
    SLICE_X46Y60.C6      net (fanout=2)        0.416   Data_in<30>
    SLICE_X46Y60.CMUX    Tilo                  0.239   U6/M2/buffer<3>
                                                       U5/MUX1_DispData/Mmux_o_323
                                                       U5/MUX1_DispData/Mmux_o_2_f7_22
    SLICE_X46Y61.D1      net (fanout=15)       0.913   Disp_num<30>
    SLICE_X46Y61.D       Tilo                  0.043   U6/XLXN_390<5>
                                                       U6/SM1/HTS0/MSEG/XLXI_49
    SLICE_X47Y62.B5      net (fanout=1)        0.260   U6/XLXN_390<5>
    SLICE_X47Y62.B       Tilo                  0.043   U6/M2/buffer<6>
                                                       U6/M2/mux11911
    SLICE_X47Y62.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<5>
    SLICE_X47Y62.CLK     Tas                   0.009   U6/M2/buffer<6>
                                                       U6/M2/buffer_5_rstpot
                                                       U6/M2/buffer_5
    -------------------------------------------------  ---------------------------
    Total                                      4.366ns (2.177ns logic, 2.189ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.254ns (Levels of Logic = 5)
  Clock Path Skew:      -0.075ns (0.554 - 0.629)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y10.DOADO29 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y54.D6      net (fanout=1)        0.361   XLXN_37<29>
    SLICE_X47Y54.D       Tilo                  0.043   Data_in<29>
                                                       U4/Mmux_Cpu_data4bus221
    SLICE_X47Y61.C5      net (fanout=2)        0.645   Data_in<29>
    SLICE_X47Y61.CMUX    Tilo                  0.244   U6/XLXN_390<6>
                                                       U5/MUX1_DispData/Mmux_o_321
                                                       U5/MUX1_DispData/Mmux_o_2_f7_20
    SLICE_X46Y61.D3      net (fanout=14)       0.574   Disp_num<29>
    SLICE_X46Y61.D       Tilo                  0.043   U6/XLXN_390<5>
                                                       U6/SM1/HTS0/MSEG/XLXI_49
    SLICE_X47Y62.B5      net (fanout=1)        0.260   U6/XLXN_390<5>
    SLICE_X47Y62.B       Tilo                  0.043   U6/M2/buffer<6>
                                                       U6/M2/mux11911
    SLICE_X47Y62.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<5>
    SLICE_X47Y62.CLK     Tas                   0.009   U6/M2/buffer<6>
                                                       U6/M2/buffer_5_rstpot
                                                       U6/M2/buffer_5
    -------------------------------------------------  ---------------------------
    Total                                      4.254ns (2.182ns logic, 2.072ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/state_FSM_FFd1 (SLICE_X22Y64.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/shift_count_5 (FF)
  Destination:          U6/M2/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.159ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.074 - 0.061)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/shift_count_5 to U6/M2/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y65.CQ      Tcko                  0.100   U6/M2/shift_count<5>
                                                       U6/M2/shift_count_5
    SLICE_X22Y64.A6      net (fanout=4)        0.118   U6/M2/shift_count<5>
    SLICE_X22Y64.CLK     Tah         (-Th)     0.059   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd1-In11
                                                       U6/M2/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.159ns (0.041ns logic, 0.118ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/EN (SLICE_X22Y64.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/start_1 (FF)
  Destination:          U6/M2/EN (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.178ns (Levels of Logic = 1)
  Clock Path Skew:      0.030ns (0.353 - 0.323)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/start_1 to U6/M2/EN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y65.BQ      Tcko                  0.100   U6/M2/start<1>
                                                       U6/M2/start_1
    SLICE_X22Y64.C5      net (fanout=3)        0.145   U6/M2/start<1>
    SLICE_X22Y64.CLK     Tah         (-Th)     0.067   U6/M2/state_FSM_FFd2
                                                       U6/M2/EN_rstpot
                                                       U6/M2/EN
    -------------------------------------------------  ---------------------------
    Total                                      0.178ns (0.033ns logic, 0.145ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_46 (SLICE_X55Y54.C5), 64 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.150ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_47 (FF)
  Destination:          U6/M2/buffer_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 2)
  Clock Path Skew:      0.191ns (0.672 - 0.481)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_47 to U6/M2/buffer_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y53.AQ      Tcko                  0.118   U6/M2/buffer<47>
                                                       U6/M2/buffer_47
    SLICE_X55Y54.D6      net (fanout=2)        0.153   U6/M2/buffer<47>
    SLICE_X55Y54.D       Tilo                  0.028   U6/M2/buffer<46>
                                                       U6/M2/mux10411
    SLICE_X55Y54.C5      net (fanout=1)        0.075   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<46>
    SLICE_X55Y54.CLK     Tah         (-Th)     0.033   U6/M2/buffer<46>
                                                       U6/M2/buffer_46_rstpot
                                                       U6/M2/buffer_46
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.113ns logic, 0.228ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.794ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/SW_OK_0 (FF)
  Destination:          U6/M2/buffer_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.948ns (Levels of Logic = 2)
  Clock Path Skew:      0.154ns (0.672 - 0.518)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U9/SW_OK_0 to U6/M2/buffer_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y60.AQ      Tcko                  0.100   SW_OK<2>
                                                       U9/SW_OK_0
    SLICE_X55Y54.D4      net (fanout=71)       0.778   SW_OK<0>
    SLICE_X55Y54.D       Tilo                  0.028   U6/M2/buffer<46>
                                                       U6/M2/mux10411
    SLICE_X55Y54.C5      net (fanout=1)        0.075   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<46>
    SLICE_X55Y54.CLK     Tah         (-Th)     0.033   U6/M2/buffer<46>
                                                       U6/M2/buffer_46_rstpot
                                                       U6/M2/buffer_46
    -------------------------------------------------  ---------------------------
    Total                                      0.948ns (0.095ns logic, 0.853ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/buffer_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.072ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.319 - 0.323)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/buffer_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.CQ      Tcko                  0.118   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2
    SLICE_X55Y54.D2      net (fanout=74)       0.884   U6/M2/state_FSM_FFd2
    SLICE_X55Y54.D       Tilo                  0.028   U6/M2/buffer<46>
                                                       U6/M2/mux10411
    SLICE_X55Y54.C5      net (fanout=1)        0.075   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<46>
    SLICE_X55Y54.CLK     Tah         (-Th)     0.033   U6/M2/buffer<46>
                                                       U6/M2/buffer_46_rstpot
                                                       U6/M2/buffer_46
    -------------------------------------------------  ---------------------------
    Total                                      1.072ns (0.113ns logic, 0.959ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y10.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y10.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y10.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    5.826|    4.761|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10224 paths, 0 nets, and 2188 connections

Design statistics:
   Minimum period:   9.522ns{1}   (Maximum frequency: 105.020MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 30 17:27:36 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5118 MB



