Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> WARNING:Xst:1583 - You are using an internal switch '-infer_ramb8'.
Reading design: main_DNN_DP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main_DNN_DP.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main_DNN_DP"
Output Format                      : NGC
Target Device                      : xc6slx45-2-csg324

---- Source Options
Top Module Name                    : main_DNN_DP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : Yes
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : Rebuilt
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : YES
Slice Utilization Ratio Delta      : 5

---- Other Options
infer_ramb8                        : No
Cores Search Directories           : {"ipcore_dir" "../MFC_REC/ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\.Xilinx\HMM-Viterbi\src\DP_distance.v" into library work
Parsing module <DP_distance>.
Parsing verilog file "C:\.Xilinx\HMM-Viterbi\src\/tpl/z_midori_39.dnn" included at line 96.
Analyzing Verilog file "C:\.Xilinx\HMM-Viterbi\DP_multi.v" into library work
Parsing module <DP_multi>.
Analyzing Verilog file "C:\.Xilinx\MFC_REC\ipcore_dir\BROM.v" into library work
Parsing module <BROM>.
Analyzing Verilog file "C:\.Xilinx\HMM-Viterbi\src\vad.v" into library work
Parsing module <vad>.
Analyzing Verilog file "C:\.Xilinx\HMM-Viterbi\src\SMULTI.v" into library work
Parsing module <SMULTI>.
Analyzing Verilog file "C:\.Xilinx\HMM-Viterbi\src\MEMS_Filter.v" into library work
Parsing module <MEMS_Filter>.
Parsing verilog file "C:\.Xilinx\HMM-Viterbi\src\/mic_coef.dat" included at line 143.
Analyzing Verilog file "C:\.Xilinx\HMM-Viterbi\src\log2_10bit.v" into library work
Parsing module <log2_10bit>.
Analyzing Verilog file "C:\.Xilinx\HMM-Viterbi\src\DP_matching.v" into library work
Parsing module <DP_matching>.
Analyzing Verilog file "C:\.Xilinx\HMM-Viterbi\sigmoid.v" into library work
Parsing module <sigmoid>.
Analyzing Verilog file "C:\.Xilinx\HMM-Viterbi\ipcore_dir\multiplier.v" into library work
Parsing module <multiplier>.
Analyzing Verilog file "C:\.Xilinx\HMM-Viterbi\ipcore_dir\MultAccum.v" into library work
Parsing module <MultAccum>.
Analyzing Verilog file "C:\.Xilinx\HMM-Viterbi\ipcore_dir\FFT_16kHz.v" into library work
Parsing module <FFT_16kHz>.
Analyzing Verilog file "C:\.Xilinx\HMM-Viterbi\ipcore_dir\BRAM_node.v" into library work
Parsing module <BRAM_node>.
Analyzing Verilog file "C:\.Xilinx\HMM-Viterbi\ipcore_dir\BRAM_input.v" into library work
Parsing module <BRAM_input>.
Analyzing Verilog file "C:\.Xilinx\HMM-Viterbi\BRAM.v" into library work
Parsing module <BRAM>.
Analyzing Verilog file "C:\.Xilinx\HMM-Viterbi\src\SPM0405HD4H.v" into library work
Parsing module <SPM0405HD4H>.
Analyzing Verilog file "C:\.Xilinx\HMM-Viterbi\src\MFCC.v" into library work
Parsing module <MFCC>.
Parsing verilog file "C:\.Xilinx\HMM-Viterbi\src\/register.v" included at line 29.
Parsing verilog file "C:\.Xilinx\HMM-Viterbi\src\/ringbuffer.v" included at line 47.
Parsing verilog file "C:\.Xilinx\HMM-Viterbi\src\/hamwin.v" included at line 52.
Parsing verilog file "src/ham16khz.dat" included at line 6.
Parsing verilog file "C:\.Xilinx\HMM-Viterbi\src\/fft_use.v" included at line 56.
Parsing verilog file "C:\.Xilinx\HMM-Viterbi\src\/fft_power.v" included at line 60.
Parsing verilog file "C:\.Xilinx\HMM-Viterbi\src\/MFB.v" included at line 64.
Parsing verilog file "C:\.Xilinx\HMM-Viterbi\src\/DCT.v" included at line 68.
Parsing verilog file "C:\.Xilinx\HMM-Viterbi\src\/pick.v" included at line 72.
Parsing verilog file "C:\.Xilinx\HMM-Viterbi\src\/liftering.v" included at line 76.
Analyzing Verilog file "C:\.Xilinx\HMM-Viterbi\src\DP_main.v" into library work
Parsing module <DP_main>.
Analyzing Verilog file "C:\.Xilinx\HMM-Viterbi\src\clock_divide.v" into library work
Parsing module <clock_divide>.
Analyzing Verilog file "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" into library work
Parsing module <DNN_0117>.
Analyzing Verilog file "C:\.Xilinx\HMM-Viterbi\main_DNN_DP.v" into library work
Parsing module <main_DNN_DP>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main_DNN_DP>.
WARNING:HDLCompiler:872 - "C:\.Xilinx\HMM-Viterbi\main_DNN_DP.v" Line 36: Using initial value of reset since it is never assigned

Elaborating module <clock_divide(DIVCOUNT=25)>.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\clock_divide.v" Line 49: Result of 21-bit expression is truncated to fit in 20-bit target.

Elaborating module <clock_divide(DIVCOUNT=12500)>.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\clock_divide.v" Line 39: Result of 21-bit expression is truncated to fit in 20-bit target.

Elaborating module <clock_divide(DIVCOUNT=100)>.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\clock_divide.v" Line 39: Result of 21-bit expression is truncated to fit in 20-bit target.

Elaborating module <SPM0405HD4H>.

Elaborating module <MEMS_Filter>.
WARNING:HDLCompiler:872 - "C:\.Xilinx\HMM-Viterbi\src\MEMS_Filter.v" Line 43: Using initial value of OFFSET since it is never assigned
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\MEMS_Filter.v" Line 248: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\MEMS_Filter.v" Line 256: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\SPM0405HD4H.v" Line 72: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <MFCC>.
WARNING:HDLCompiler:872 - "C:\.Xilinx\HMM-Viterbi\src\/register.v" Line 148: Using initial value of xn_im since it is never assigned
WARNING:HDLCompiler:872 - "C:\.Xilinx\HMM-Viterbi\src\/register.v" Line 149: Using initial value of fwd_inv since it is never assigned
WARNING:HDLCompiler:872 - "C:\.Xilinx\HMM-Viterbi\src\/register.v" Line 150: Using initial value of fwd_inv_we since it is never assigned
WARNING:HDLCompiler:97 - "C:\.Xilinx\HMM-Viterbi\src\MFCC.v" Line 24: x_o was previously declared with a different range

Elaborating module <BRAM(DWIDTH=16,AWIDTH=9,WORDS=512)>.

Elaborating module <BRAM(DWIDTH=30,AWIDTH=9,WORDS=400)>.

Elaborating module <BRAM(DWIDTH=40,AWIDTH=9,WORDS=512)>.

Elaborating module <BRAM(DWIDTH=50,AWIDTH=8,WORDS=256)>.

Elaborating module <BRAM(DWIDTH=21,AWIDTH=5,WORDS=24)>.

Elaborating module <BRAM(DWIDTH=26,AWIDTH=4,WORDS=13)>.

Elaborating module <FFT_16kHz>.
WARNING:HDLCompiler:1127 - "C:\.Xilinx\HMM-Viterbi\src\/register.v" Line 211: Assignment to busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\.Xilinx\HMM-Viterbi\src\/register.v" Line 212: Assignment to edone ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\.Xilinx\HMM-Viterbi\src\/register.v" Line 213: Assignment to done ignored, since the identifier is never used

Elaborating module <log2_10bit>.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\log2_10bit.v" Line 66: Result of 32-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\log2_10bit.v" Line 1129: Result of 22-bit expression is truncated to fit in 21-bit target.

Elaborating module <SMULTI>.

Elaborating module <vad>.
WARNING:HDLCompiler:1127 - "C:\.Xilinx\HMM-Viterbi\src\vad.v" Line 60: Assignment to before_reset ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/ringbuffer.v" Line 8: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/ringbuffer.v" Line 9: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/ringbuffer.v" Line 26: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/ringbuffer.v" Line 27: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/ringbuffer.v" Line 28: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/ringbuffer.v" Line 31: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/ringbuffer.v" Line 35: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/ringbuffer.v" Line 39: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/ringbuffer.v" Line 41: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/ringbuffer.v" Line 56: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/hamwin.v" Line 14: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/hamwin.v" Line 17: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/hamwin.v" Line 20: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/hamwin.v" Line 23: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/hamwin.v" Line 24: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/hamwin.v" Line 27: Result of 128-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/hamwin.v" Line 28: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/hamwin.v" Line 31: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/hamwin.v" Line 32: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/hamwin.v" Line 35: Result of 128-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/hamwin.v" Line 36: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/hamwin.v" Line 42: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/hamwin.v" Line 57: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/hamwin.v" Line 58: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/hamwin.v" Line 60: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/hamwin.v" Line 62: Result of 128-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/fft_use.v" Line 24: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/fft_use.v" Line 27: Result of 16-bit expression is truncated to fit in 15-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/fft_power.v" Line 21: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/fft_power.v" Line 35: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/fft_power.v" Line 45: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/fft_power.v" Line 56: Result of 128-bit expression is truncated to fit in 80-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/fft_power.v" Line 59: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/fft_power.v" Line 71: Result of 128-bit expression is truncated to fit in 80-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/fft_power.v" Line 74: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/fft_power.v" Line 78: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/fft_power.v" Line 79: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/fft_power.v" Line 86: Result of 16-bit expression is truncated to fit in 15-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/fft_power.v" Line 89: Result of 128-bit expression is truncated to fit in 80-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/fft_power.v" Line 91: Result of 15-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/MFB.v" Line 656: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/MFB.v" Line 667: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/MFB.v" Line 682: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/MFB.v" Line 686: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/MFB.v" Line 687: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/MFB.v" Line 691: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/MFB.v" Line 692: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/MFB.v" Line 696: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/MFB.v" Line 698: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/MFB.v" Line 699: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/MFB.v" Line 704: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/MFB.v" Line 705: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/MFB.v" Line 706: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/MFB.v" Line 708: Result of 128-bit expression is truncated to fit in 64-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/MFB.v" Line 713: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/MFB.v" Line 714: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/MFB.v" Line 716: Result of 128-bit expression is truncated to fit in 64-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/DCT.v" Line 711: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/DCT.v" Line 718: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/DCT.v" Line 723: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/DCT.v" Line 735: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/DCT.v" Line 738: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/DCT.v" Line 740: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/DCT.v" Line 742: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/DCT.v" Line 745: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/DCT.v" Line 747: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/DCT.v" Line 748: Result of 128-bit expression is truncated to fit in 36-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/DCT.v" Line 749: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/DCT.v" Line 753: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/DCT.v" Line 754: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/DCT.v" Line 756: Result of 128-bit expression is truncated to fit in 36-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/pick.v" Line 7: Result of 26-bit expression is truncated to fit in 25-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/pick.v" Line 8: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/pick.v" Line 17: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/pick.v" Line 22: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/pick.v" Line 27: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/pick.v" Line 32: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/pick.v" Line 34: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/pick.v" Line 41: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/pick.v" Line 43: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/liftering.v" Line 46: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/liftering.v" Line 52: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/liftering.v" Line 56: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/liftering.v" Line 61: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\/liftering.v" Line 67: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\MFCC.v" Line 85: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\MFCC.v" Line 110: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\MFCC.v" Line 113: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\MFCC.v" Line 117: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\MFCC.v" Line 124: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "C:\.Xilinx\HMM-Viterbi\src\MFCC.v" Line 44: Assignment to MFB_tmp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\.Xilinx\HMM-Viterbi\main_DNN_DP.v" Line 86: Assignment to x_index ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "C:\.Xilinx\HMM-Viterbi\main_DNN_DP.v" Line 87: Size mismatch in connection of port <x_o>. Formal port size is 32-bit while actual signal size is 26-bit.

Elaborating module <DNN_0117>.

Elaborating module <BROM>.
WARNING:HDLCompiler:1499 - "C:\.Xilinx\MFC_REC\ipcore_dir\BROM.v" Line 39: Empty module <BROM> remains a black box.

Elaborating module <BRAM_input>.
WARNING:HDLCompiler:1499 - "C:\.Xilinx\HMM-Viterbi\ipcore_dir\BRAM_input.v" Line 39: Empty module <BRAM_input> remains a black box.

Elaborating module <BRAM_node>.
WARNING:HDLCompiler:1499 - "C:\.Xilinx\HMM-Viterbi\ipcore_dir\BRAM_node.v" Line 39: Empty module <BRAM_node> remains a black box.

Elaborating module <multiplier>.

Elaborating module <MultAccum>.
WARNING:HDLCompiler:189 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 147: Size mismatch in connection of port <a>. Formal port size is 16-bit while actual signal size is 17-bit.

Elaborating module <sigmoid(IBIT=27,OBIT=11)>.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\sigmoid.v" Line 47: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\sigmoid.v" Line 57: Result of 32-bit expression is truncated to fit in 28-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\sigmoid.v" Line 58: Result of 32-bit expression is truncated to fit in 28-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\sigmoid.v" Line 63: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\sigmoid.v" Line 70: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\sigmoid.v" Line 73: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\sigmoid.v" Line 75: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\sigmoid.v" Line 86: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:189 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 166: Size mismatch in connection of port <sigin>. Formal port size is 27-bit while actual signal size is 28-bit.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 238: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 251: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 253: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 261: Result of 21-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 262: Result of 21-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 263: Result of 21-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 264: Result of 21-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 265: Result of 21-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 266: Result of 21-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 267: Result of 21-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 268: Result of 21-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 269: Result of 21-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 270: Result of 21-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 271: Result of 21-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 272: Result of 21-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 278: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 306: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 311: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 329: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 333: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 338: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 344: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 320: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 324: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 363: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 367: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 371: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 379: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 387: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 389: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 404: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 420: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 421: Result of 15-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 425: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 436: Result of 15-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 437: Result of 15-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 439: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 441: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 442: Result of 15-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 446: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 451: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 457: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 464: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 478: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 482: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 496: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 497: Result of 15-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 501: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 512: Result of 15-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 513: Result of 15-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 515: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 517: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 518: Result of 15-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 522: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 527: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 540: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 554: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 558: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 572: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 573: Result of 15-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 577: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 589: Result of 15-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 590: Result of 15-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 592: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 594: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 595: Result of 15-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 599: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 604: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 610: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 617: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 631: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 635: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 649: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 658: Result of 16-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 659: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 660: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 664: Result of 16-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\DNN_0117.v" Line 671: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:189 - "C:\.Xilinx\HMM-Viterbi\main_DNN_DP.v" Line 102: Size mismatch in connection of port <vec_in>. Formal port size is 20-bit while actual signal size is 26-bit.

Elaborating module <DP_main(BIT=11,HPENALTY=10,VPENALTY=10,TMPSIZE=39)>.
WARNING:HDLCompiler:872 - "C:\.Xilinx\HMM-Viterbi\src\DP_main.v" Line 44: Using initial value of switch since it is never assigned

Elaborating module <DP_matching(HPENALTY=10,VPENALTY=10,MAXHMOVE=5,MAXVMOVE=4,SIZE=39,BIT=11)>.
WARNING:HDLCompiler:872 - "C:\.Xilinx\HMM-Viterbi\src\DP_matching.v" Line 58: Using initial value of indataS1 since it is never assigned
WARNING:HDLCompiler:872 - "C:\.Xilinx\HMM-Viterbi\src\DP_matching.v" Line 59: Using initial value of indataS2 since it is never assigned
WARNING:HDLCompiler:872 - "C:\.Xilinx\HMM-Viterbi\src\DP_matching.v" Line 60: Using initial value of indataL1 since it is never assigned
WARNING:HDLCompiler:872 - "C:\.Xilinx\HMM-Viterbi\src\DP_matching.v" Line 61: Using initial value of indataL2 since it is never assigned

Elaborating module <DP_multi(SWIDTH=22,LWIDTH=7)>.
WARNING:HDLCompiler:189 - "C:\.Xilinx\HMM-Viterbi\src\DP_matching.v" Line 66: Size mismatch in connection of port <indataS>. Formal port size is 22-bit while actual signal size is 24-bit.
WARNING:HDLCompiler:1127 - "C:\.Xilinx\HMM-Viterbi\src\DP_matching.v" Line 66: Assignment to outdata1 ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "C:\.Xilinx\HMM-Viterbi\src\DP_matching.v" Line 68: Size mismatch in connection of port <indataS>. Formal port size is 22-bit while actual signal size is 24-bit.
WARNING:HDLCompiler:1127 - "C:\.Xilinx\HMM-Viterbi\src\DP_matching.v" Line 68: Assignment to outdata2 ignored, since the identifier is never used

Elaborating module <DP_distance(SIZE=39,BIT=11,NTYPE=0)>.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\DP_distance.v" Line 68: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\DP_distance.v" Line 81: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\DP_distance.v" Line 115: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\DP_distance.v" Line 128: Result of 32-bit expression is truncated to fit in 18-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\DP_matching.v" Line 143: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\DP_matching.v" Line 282: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\DP_matching.v" Line 300: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\DP_matching.v" Line 163: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\DP_matching.v" Line 180: Result of 26-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\DP_matching.v" Line 187: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\DP_matching.v" Line 189: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\DP_matching.v" Line 191: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\DP_matching.v" Line 213: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\DP_matching.v" Line 221: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\DP_matching.v" Line 244: Result of 26-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\DP_matching.v" Line 245: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\DP_matching.v" Line 247: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\DP_matching.v" Line 256: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\src\DP_main.v" Line 134: Result of 23-bit expression is truncated to fit in 22-bit target.
WARNING:HDLCompiler:1127 - "C:\.Xilinx\HMM-Viterbi\src\DP_main.v" Line 69: Assignment to before_dv ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "C:\.Xilinx\HMM-Viterbi\main_DNN_DP.v" Line 131: Size mismatch in connection of port <detected_scr>. Formal port size is 17-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:1127 - "C:\.Xilinx\HMM-Viterbi\main_DNN_DP.v" Line 132: Assignment to dv ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\main_DNN_DP.v" Line 185: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\HMM-Viterbi\main_DNN_DP.v" Line 192: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:634 - "C:\.Xilinx\HMM-Viterbi\main_DNN_DP.v" Line 56: Net <clk_100Hz> does not have a driver.
WARNING:Xst:2972 - "C:\.Xilinx\HMM-Viterbi\src\DP_matching.v" line 66. All outputs of instance <multi1> of block <DP_multi> are unconnected in block <DP_matching>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\.Xilinx\HMM-Viterbi\src\DP_matching.v" line 68. All outputs of instance <multi2> of block <DP_multi> are unconnected in block <DP_matching>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main_DNN_DP>.
    Related source file is "C:\.Xilinx\HMM-Viterbi\main_DNN_DP.v".
        SCRPRVDNN = 6500
        SCRPUBDNN = 4000
        TMPSIZE = 39
INFO:Xst:3210 - "C:\.Xilinx\HMM-Viterbi\main_DNN_DP.v" line 81: Output port <out_index> of the instance <MFCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\.Xilinx\HMM-Viterbi\main_DNN_DP.v" line 125: Output port <result_dv> of the instance <DP_main> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <clk_100Hz> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 16-bit register for signal <scr_dnn>.
    Found 1-bit register for signal <led2>.
    Found 8-bit register for signal <k>.
    Found 8-bit register for signal <j>.
    Found 1-bit register for signal <led3>.
    Found 1-bit register for signal <led1>.
    Found 1-bit register for signal <beep>.
    Found 1-bit register for signal <beep_start>.
    Found 32-bit register for signal <beep_cnt>.
    Found 1-bit register for signal <active_frame_bfr>.
    Found 1-bit register for signal <sclk>.
    Found 1-bit adder for signal <clk_1Hz_j[2]_add_2_OUT<0>> created at line 176.
    Found 8-bit adder for signal <k[7]_GND_1_o_add_5_OUT> created at line 185.
    Found 8-bit adder for signal <j[7]_GND_1_o_add_8_OUT> created at line 192.
    Found 1-bit adder for signal <vad_k[4]_add_11_OUT<0>> created at line 197.
    Found 32-bit adder for signal <beep_cnt[31]_GND_1_o_add_15_OUT> created at line 215.
    Found 1-bit 7-to-1 multiplexer for signal <n0062> created at line 176.
    Found 1-bit 24-to-1 multiplexer for signal <n0069> created at line 197.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  71 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <main_DNN_DP> synthesized.

Synthesizing Unit <clock_divide_1>.
    Related source file is "C:\.Xilinx\HMM-Viterbi\src\clock_divide.v".
        DIVCOUNT = 25
        AWIDTH = 20
    Found 20-bit register for signal <clk_div_cnt>.
    Found 1-bit register for signal <clk_div>.
    Found 20-bit adder for signal <clk_div_cnt[19]_GND_2_o_add_4_OUT> created at line 49.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
Unit <clock_divide_1> synthesized.

Synthesizing Unit <clock_divide_2>.
    Related source file is "C:\.Xilinx\HMM-Viterbi\src\clock_divide.v".
        DIVCOUNT = 12500
        AWIDTH = 20
    Found 20-bit register for signal <clk_div_cnt>.
    Found 1-bit register for signal <clk_div>.
    Found 20-bit adder for signal <clk_div_cnt[19]_GND_3_o_add_2_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
Unit <clock_divide_2> synthesized.

Synthesizing Unit <clock_divide_3>.
    Related source file is "C:\.Xilinx\HMM-Viterbi\src\clock_divide.v".
        DIVCOUNT = 100
        AWIDTH = 20
    Found 20-bit register for signal <clk_div_cnt>.
    Found 1-bit register for signal <clk_div>.
    Found 20-bit adder for signal <clk_div_cnt[19]_GND_4_o_add_2_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
Unit <clock_divide_3> synthesized.

Synthesizing Unit <SPM0405HD4H>.
    Related source file is "C:\.Xilinx\HMM-Viterbi\src\SPM0405HD4H.v".
        DOWNRATE = 125
    Found 8-bit register for signal <cnt>.
    Found 16-bit register for signal <dat_o>.
    Found 1-bit register for signal <dv>.
    Found 1-bit register for signal <beforedv>.
    Found 8-bit adder for signal <cnt[7]_GND_5_o_add_4_OUT> created at line 72.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
Unit <SPM0405HD4H> synthesized.

Synthesizing Unit <MEMS_Filter>.
    Related source file is "C:\.Xilinx\HMM-Viterbi\src\MEMS_Filter.v".
        BWIDTH = 16
        TAP_SIZE = 512
        TAP_SIZE_o = 16
    Set property "KEEP = TRUE" for signal <data>.
    Found 16-bit register for signal <weight1>.
    Found 16-bit register for signal <weight2>.
    Found 16-bit register for signal <weight3>.
    Found 16-bit register for signal <weight4>.
    Found 16-bit register for signal <weight5>.
    Found 16-bit register for signal <weight6>.
    Found 16-bit register for signal <weight7>.
    Found 16-bit register for signal <weight8>.
    Found 16-bit register for signal <weight9>.
    Found 16-bit register for signal <weight10>.
    Found 16-bit register for signal <weight11>.
    Found 16-bit register for signal <weight12>.
    Found 16-bit register for signal <weight13>.
    Found 16-bit register for signal <weight14>.
    Found 16-bit register for signal <weight15>.
    Found 16-bit register for signal <weight16>.
    Found 16-bit register for signal <weight17>.
    Found 16-bit register for signal <weight18>.
    Found 16-bit register for signal <weight19>.
    Found 16-bit register for signal <weight20>.
    Found 16-bit register for signal <weight21>.
    Found 16-bit register for signal <weight22>.
    Found 16-bit register for signal <weight23>.
    Found 16-bit register for signal <weight24>.
    Found 16-bit register for signal <weight25>.
    Found 16-bit register for signal <weight26>.
    Found 16-bit register for signal <weight27>.
    Found 16-bit register for signal <weight28>.
    Found 16-bit register for signal <weight29>.
    Found 16-bit register for signal <weight30>.
    Found 16-bit register for signal <weight31>.
    Found 1-bit register for signal <dv>.
    Found 5-bit register for signal <process>.
    Found 512-bit register for signal <data>.
    Found 7-bit register for signal <i>.
    Found 16-bit register for signal <x_o>.
    Found 16-bit register for signal <sum0>.
    Found 16-bit register for signal <sum1>.
    Found 16-bit register for signal <sum2>.
    Found 16-bit register for signal <sum3>.
    Found 16-bit register for signal <sum4>.
    Found 16-bit register for signal <sum5>.
    Found 16-bit register for signal <sum6>.
    Found 16-bit register for signal <sum7>.
    Found 16-bit register for signal <sum8>.
    Found 16-bit register for signal <sum9>.
    Found 16-bit register for signal <sum10>.
    Found 16-bit register for signal <sum11>.
    Found 16-bit register for signal <sum12>.
    Found 16-bit register for signal <sum13>.
    Found 16-bit register for signal <sum14>.
    Found 16-bit register for signal <sum15>.
    Found 16-bit register for signal <sum16>.
    Found 16-bit register for signal <sum17>.
    Found 16-bit register for signal <sum18>.
    Found 16-bit register for signal <sum19>.
    Found 16-bit register for signal <sum20>.
    Found 16-bit register for signal <sum21>.
    Found 16-bit register for signal <sum22>.
    Found 16-bit register for signal <sum23>.
    Found 16-bit register for signal <sum24>.
    Found 16-bit register for signal <sum25>.
    Found 16-bit register for signal <sum26>.
    Found 16-bit register for signal <sum27>.
    Found 16-bit register for signal <sum28>.
    Found 16-bit register for signal <sum29>.
    Found 16-bit register for signal <sum30>.
    Found 16-bit register for signal <sum31>.
    Found 1-bit register for signal <_beforesclk>.
    Found 16-bit register for signal <tmp0>.
    Found 16-bit register for signal <tmp1>.
    Found 16-bit register for signal <tmp2>.
    Found 16-bit register for signal <tmp3>.
    Found 16-bit register for signal <tmp4>.
    Found 16-bit register for signal <tmp5>.
    Found 16-bit register for signal <tmp6>.
    Found 16-bit register for signal <tmp7>.
    Found 16-bit register for signal <tmp8>.
    Found 16-bit register for signal <tmp9>.
    Found 16-bit register for signal <tmp10>.
    Found 16-bit register for signal <tmp11>.
    Found 16-bit register for signal <tmp12>.
    Found 16-bit register for signal <tmp13>.
    Found 16-bit register for signal <tmp14>.
    Found 16-bit register for signal <tmp15>.
    Found 16-bit register for signal <weight0>.
    Found finite state machine <FSM_0> for signal <process>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 14                                             |
    | Inputs             | 3                                              |
    | Outputs            | 13                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00000                                          |
    | Recovery State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <n0539[7:0]> created at line 258.
    Found 16-bit subtractor for signal <tmp0[15]_GND_6_o_sub_840_OUT> created at line 342.
    Found 7-bit adder for signal <i[6]_GND_6_o_add_612_OUT> created at line 248.
    Found 16-bit adder for signal <sum0[15]_weight0[15]_add_620_OUT> created at line 258.
    Found 32-bit adder for signal <n0542> created at line 259.
    Found 16-bit adder for signal <sum1[15]_weight1[15]_add_626_OUT> created at line 259.
    Found 32-bit adder for signal <n0545> created at line 260.
    Found 16-bit adder for signal <sum2[15]_weight2[15]_add_632_OUT> created at line 260.
    Found 32-bit adder for signal <n0548> created at line 261.
    Found 16-bit adder for signal <sum3[15]_weight3[15]_add_638_OUT> created at line 261.
    Found 32-bit adder for signal <n0551> created at line 262.
    Found 16-bit adder for signal <sum4[15]_weight4[15]_add_644_OUT> created at line 262.
    Found 32-bit adder for signal <n0554> created at line 263.
    Found 16-bit adder for signal <sum5[15]_weight5[15]_add_650_OUT> created at line 263.
    Found 32-bit adder for signal <n0557> created at line 264.
    Found 16-bit adder for signal <sum6[15]_weight6[15]_add_656_OUT> created at line 264.
    Found 32-bit adder for signal <n0560> created at line 265.
    Found 16-bit adder for signal <sum7[15]_weight7[15]_add_662_OUT> created at line 265.
    Found 32-bit adder for signal <n0563> created at line 266.
    Found 16-bit adder for signal <sum8[15]_weight8[15]_add_668_OUT> created at line 266.
    Found 32-bit adder for signal <n0566> created at line 267.
    Found 16-bit adder for signal <sum9[15]_weight9[15]_add_674_OUT> created at line 267.
    Found 32-bit adder for signal <n0569> created at line 268.
    Found 16-bit adder for signal <sum10[15]_weight10[15]_add_680_OUT> created at line 268.
    Found 32-bit adder for signal <n0572> created at line 269.
    Found 16-bit adder for signal <sum11[15]_weight11[15]_add_686_OUT> created at line 269.
    Found 32-bit adder for signal <n0575> created at line 270.
    Found 16-bit adder for signal <sum12[15]_weight12[15]_add_692_OUT> created at line 270.
    Found 32-bit adder for signal <n0578> created at line 271.
    Found 16-bit adder for signal <sum13[15]_weight13[15]_add_698_OUT> created at line 271.
    Found 32-bit adder for signal <n0581> created at line 272.
    Found 16-bit adder for signal <sum14[15]_weight14[15]_add_704_OUT> created at line 272.
    Found 32-bit adder for signal <n0584> created at line 273.
    Found 16-bit adder for signal <sum15[15]_weight15[15]_add_710_OUT> created at line 273.
    Found 32-bit adder for signal <n0587> created at line 274.
    Found 16-bit adder for signal <sum16[15]_weight16[15]_add_716_OUT> created at line 274.
    Found 32-bit adder for signal <n0590> created at line 275.
    Found 16-bit adder for signal <sum17[15]_weight17[15]_add_722_OUT> created at line 275.
    Found 32-bit adder for signal <n0593> created at line 276.
    Found 16-bit adder for signal <sum18[15]_weight18[15]_add_728_OUT> created at line 276.
    Found 32-bit adder for signal <n0596> created at line 277.
    Found 16-bit adder for signal <sum19[15]_weight19[15]_add_734_OUT> created at line 277.
    Found 32-bit adder for signal <n0599> created at line 278.
    Found 16-bit adder for signal <sum20[15]_weight20[15]_add_740_OUT> created at line 278.
    Found 32-bit adder for signal <n0602> created at line 279.
    Found 16-bit adder for signal <sum21[15]_weight21[15]_add_746_OUT> created at line 279.
    Found 32-bit adder for signal <n0605> created at line 280.
    Found 16-bit adder for signal <sum22[15]_weight22[15]_add_752_OUT> created at line 280.
    Found 32-bit adder for signal <n0608> created at line 281.
    Found 16-bit adder for signal <sum23[15]_weight23[15]_add_758_OUT> created at line 281.
    Found 32-bit adder for signal <n0611> created at line 282.
    Found 16-bit adder for signal <sum24[15]_weight24[15]_add_764_OUT> created at line 282.
    Found 32-bit adder for signal <n0614> created at line 283.
    Found 16-bit adder for signal <sum25[15]_weight25[15]_add_770_OUT> created at line 283.
    Found 32-bit adder for signal <n0617> created at line 284.
    Found 16-bit adder for signal <sum26[15]_weight26[15]_add_776_OUT> created at line 284.
    Found 32-bit adder for signal <n0620> created at line 285.
    Found 16-bit adder for signal <sum27[15]_weight27[15]_add_782_OUT> created at line 285.
    Found 32-bit adder for signal <n0623> created at line 286.
    Found 16-bit adder for signal <sum28[15]_weight28[15]_add_788_OUT> created at line 286.
    Found 32-bit adder for signal <n0626> created at line 287.
    Found 16-bit adder for signal <sum29[15]_weight29[15]_add_794_OUT> created at line 287.
    Found 32-bit adder for signal <n0629> created at line 288.
    Found 16-bit adder for signal <sum30[15]_weight30[15]_add_800_OUT> created at line 288.
    Found 32-bit adder for signal <n0632> created at line 289.
    Found 16-bit adder for signal <sum31[15]_weight31[15]_add_806_OUT> created at line 289.
    Found 16-bit adder for signal <sum0[15]_sum1[15]_add_808_OUT> created at line 294.
    Found 16-bit adder for signal <sum2[15]_sum3[15]_add_809_OUT> created at line 295.
    Found 16-bit adder for signal <sum4[15]_sum5[15]_add_810_OUT> created at line 296.
    Found 16-bit adder for signal <sum6[15]_sum7[15]_add_811_OUT> created at line 297.
    Found 16-bit adder for signal <sum8[15]_sum9[15]_add_812_OUT> created at line 298.
    Found 16-bit adder for signal <sum10[15]_sum11[15]_add_813_OUT> created at line 299.
    Found 16-bit adder for signal <sum12[15]_sum13[15]_add_814_OUT> created at line 300.
    Found 16-bit adder for signal <sum14[15]_sum15[15]_add_815_OUT> created at line 301.
    Found 16-bit adder for signal <sum16[15]_sum17[15]_add_816_OUT> created at line 302.
    Found 16-bit adder for signal <sum18[15]_sum19[15]_add_817_OUT> created at line 303.
    Found 16-bit adder for signal <sum20[15]_sum21[15]_add_818_OUT> created at line 304.
    Found 16-bit adder for signal <sum22[15]_sum23[15]_add_819_OUT> created at line 305.
    Found 16-bit adder for signal <sum24[15]_sum25[15]_add_820_OUT> created at line 306.
    Found 16-bit adder for signal <sum26[15]_sum27[15]_add_821_OUT> created at line 307.
    Found 16-bit adder for signal <sum28[15]_sum29[15]_add_822_OUT> created at line 308.
    Found 16-bit adder for signal <sum30[15]_sum31[15]_add_823_OUT> created at line 309.
    Found 16-bit adder for signal <tmp0[15]_tmp1[15]_add_824_OUT> created at line 313.
    Found 16-bit adder for signal <tmp2[15]_tmp3[15]_add_825_OUT> created at line 314.
    Found 16-bit adder for signal <tmp4[15]_tmp5[15]_add_826_OUT> created at line 315.
    Found 16-bit adder for signal <tmp6[15]_tmp7[15]_add_827_OUT> created at line 316.
    Found 16-bit adder for signal <tmp8[15]_tmp9[15]_add_828_OUT> created at line 317.
    Found 16-bit adder for signal <tmp10[15]_tmp11[15]_add_829_OUT> created at line 318.
    Found 16-bit adder for signal <tmp12[15]_tmp13[15]_add_830_OUT> created at line 319.
    Found 16-bit adder for signal <tmp14[15]_tmp15[15]_add_831_OUT> created at line 320.
    Found 16-bit adder for signal <tmp0[15]_tmp2[15]_add_832_OUT> created at line 324.
    Found 16-bit adder for signal <tmp4[15]_tmp6[15]_add_833_OUT> created at line 325.
    Found 16-bit adder for signal <tmp8[15]_tmp10[15]_add_834_OUT> created at line 326.
    Found 16-bit adder for signal <tmp12[15]_tmp14[15]_add_835_OUT> created at line 327.
    Found 16-bit adder for signal <tmp0[15]_tmp4[15]_add_836_OUT> created at line 331.
    Found 16-bit adder for signal <tmp8[15]_tmp12[15]_add_837_OUT> created at line 332.
    Found 16-bit adder for signal <tmp0[15]_tmp8[15]_add_838_OUT> created at line 336.
    Found 16x512-bit Read Only RAM for signal <_n4451>
    Found 1-bit 512-to-1 multiplexer for signal <GND_6_o_GND_6_o_equal_620_o> created at line 258.
    Found 1-bit 512-to-1 multiplexer for signal <GND_6_o_GND_6_o_equal_626_o> created at line 259.
    Found 1-bit 512-to-1 multiplexer for signal <GND_6_o_GND_6_o_equal_632_o> created at line 260.
    Found 1-bit 512-to-1 multiplexer for signal <GND_6_o_GND_6_o_equal_638_o> created at line 261.
    Found 1-bit 512-to-1 multiplexer for signal <GND_6_o_GND_6_o_equal_644_o> created at line 262.
    Found 1-bit 512-to-1 multiplexer for signal <GND_6_o_GND_6_o_equal_650_o> created at line 263.
    Found 1-bit 512-to-1 multiplexer for signal <GND_6_o_GND_6_o_equal_656_o> created at line 264.
    Found 1-bit 512-to-1 multiplexer for signal <GND_6_o_GND_6_o_equal_662_o> created at line 265.
    Found 1-bit 512-to-1 multiplexer for signal <GND_6_o_GND_6_o_equal_668_o> created at line 266.
    Found 1-bit 512-to-1 multiplexer for signal <GND_6_o_GND_6_o_equal_674_o> created at line 267.
    Found 1-bit 512-to-1 multiplexer for signal <GND_6_o_GND_6_o_equal_680_o> created at line 268.
    Found 1-bit 512-to-1 multiplexer for signal <GND_6_o_GND_6_o_equal_686_o> created at line 269.
    Found 1-bit 512-to-1 multiplexer for signal <GND_6_o_GND_6_o_equal_692_o> created at line 270.
    Found 1-bit 512-to-1 multiplexer for signal <GND_6_o_GND_6_o_equal_698_o> created at line 271.
    Found 1-bit 512-to-1 multiplexer for signal <GND_6_o_GND_6_o_equal_704_o> created at line 272.
    Found 1-bit 512-to-1 multiplexer for signal <GND_6_o_GND_6_o_equal_710_o> created at line 273.
    Found 1-bit 512-to-1 multiplexer for signal <GND_6_o_GND_6_o_equal_716_o> created at line 274.
    Found 1-bit 512-to-1 multiplexer for signal <GND_6_o_GND_6_o_equal_722_o> created at line 275.
    Found 1-bit 512-to-1 multiplexer for signal <GND_6_o_GND_6_o_equal_728_o> created at line 276.
    Found 1-bit 512-to-1 multiplexer for signal <GND_6_o_GND_6_o_equal_734_o> created at line 277.
    Found 1-bit 512-to-1 multiplexer for signal <GND_6_o_GND_6_o_equal_740_o> created at line 278.
    Found 1-bit 512-to-1 multiplexer for signal <GND_6_o_GND_6_o_equal_746_o> created at line 279.
    Found 1-bit 512-to-1 multiplexer for signal <GND_6_o_GND_6_o_equal_752_o> created at line 280.
    Found 1-bit 512-to-1 multiplexer for signal <GND_6_o_GND_6_o_equal_758_o> created at line 281.
    Found 1-bit 512-to-1 multiplexer for signal <GND_6_o_GND_6_o_equal_764_o> created at line 282.
    Found 1-bit 512-to-1 multiplexer for signal <GND_6_o_GND_6_o_equal_770_o> created at line 283.
    Found 1-bit 512-to-1 multiplexer for signal <GND_6_o_GND_6_o_equal_776_o> created at line 284.
    Found 1-bit 512-to-1 multiplexer for signal <GND_6_o_GND_6_o_equal_782_o> created at line 285.
    Found 1-bit 512-to-1 multiplexer for signal <GND_6_o_GND_6_o_equal_788_o> created at line 286.
    Found 1-bit 512-to-1 multiplexer for signal <GND_6_o_GND_6_o_equal_794_o> created at line 287.
    Found 1-bit 512-to-1 multiplexer for signal <GND_6_o_GND_6_o_equal_800_o> created at line 288.
    Found 1-bit 512-to-1 multiplexer for signal <GND_6_o_GND_6_o_equal_806_o> created at line 289.
    Summary:
	inferred   1 RAM(s).
	inferred  82 Adder/Subtractor(s).
	inferred 1817 D-type flip-flop(s).
	inferred 115 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <MEMS_Filter> synthesized.

Synthesizing Unit <MFCC>.
    Related source file is "C:\.Xilinx\HMM-Viterbi\src\MFCC.v".
        WINDOWSIZE = 400
        SHIFTSIZE = 160
        WINDOWSIZE_AWIDTH = 9
        DWIDTHR = 16
        AWIDTHR = 9
        WORDSR = 512
        DWIDTH1 = 30
        AWIDTH1 = 9
        WORDS1 = 400
        DWIDTH_ham = 30
        AWIDTH_ham = 9
        WORDS_ham = 400
        DWIDTH_F = 40
        AWIDTH_F = 9
        WORDS_F = 512
        DWIDTH111 = 50
        AWIDTH111 = 8
        WORDS111 = 256
        DWIDTH2 = 21
        AWIDTH2 = 5
        WORDS2 = 24
        DWIDTH3 = 26
        AWIDTH3 = 4
        WORDS3 = 13
INFO:Xst:3210 - "C:\.Xilinx\HMM-Viterbi\src\/register.v" line 201: Output port <busy> of the instance <FFT_16kHz> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\.Xilinx\HMM-Viterbi\src\/register.v" line 201: Output port <edone> of the instance <FFT_16kHz> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\.Xilinx\HMM-Viterbi\src\/register.v" line 201: Output port <done> of the instance <FFT_16kHz> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <writeR>.
    Found 9-bit register for signal <addrR>.
    Found 16-bit register for signal <indataR>.
    Found 10-bit register for signal <shift_cnt>.
    Found 9-bit register for signal <ringaddr>.
    Found 5-bit register for signal <process_index>.
    Found 1-bit register for signal <shift_start>.
    Found 10-bit register for signal <shift_addr>.
    Found 10-bit register for signal <shift_framecnt>.
    Found 1-bit register for signal <write1>.
    Found 3-bit register for signal <shift_in_cnt>.
    Found 16-bit register for signal <shift_tmp>.
    Found 9-bit register for signal <addr1>.
    Found 30-bit register for signal <indata1>.
    Found 64-bit register for signal <indataB>.
    Found 10-bit register for signal <ham_index>.
    Found 64-bit register for signal <indataA>.
    Found 1-bit register for signal <write_ham>.
    Found 9-bit register for signal <addr_ham>.
    Found 30-bit register for signal <indata_ham>.
    Found 3-bit register for signal <ham_cnt>.
    Found 1-bit register for signal <start>.
    Found 1-bit register for signal <sclr>.
    Found 15-bit register for signal <xk_index_cnt>.
    Found 1-bit register for signal <write_re>.
    Found 9-bit register for signal <addr_re>.
    Found 40-bit register for signal <indata_re>.
    Found 1-bit register for signal <write_im>.
    Found 9-bit register for signal <addr_im>.
    Found 40-bit register for signal <indata_im>.
    Found 30-bit register for signal <xn_re>.
    Found 50-bit register for signal <indata_po>.
    Found 8-bit register for signal <addr_po>.
    Found 1-bit register for signal <write_po>.
    Found 15-bit register for signal <pow_index>.
    Found 3-bit register for signal <pow_cnt>.
    Found 1-bit register for signal <pow_done>.
    Found 64-bit register for signal <indataA2>.
    Found 64-bit register for signal <indataB2>.
    Found 80-bit register for signal <pow_tmp>.
    Found 9-bit register for signal <addr_now>.
    Found 10-bit register for signal <fil_index_num>.
    Found 1-bit register for signal <write_mfb>.
    Found 5-bit register for signal <addr_mfb>.
    Found 21-bit register for signal <indata_mfb>.
    Found 1-bit register for signal <log_en>.
    Found 5-bit register for signal <fil_index_in>.
    Found 6-bit register for signal <fil_calc_index>.
    Found 64-bit register for signal <MFBtmp_in>.
    Found 3-bit register for signal <fil_calc_cnt>.
    Found 5-bit register for signal <dct_index_in>.
    Found 5-bit register for signal <dct_calc_index>.
    Found 1-bit register for signal <write3>.
    Found 4-bit register for signal <addr3>.
    Found 26-bit register for signal <indata3>.
    Found 36-bit register for signal <dct_tmp2>.
    Found 22-bit register for signal <dct_tmp3>.
    Found 4-bit register for signal <dct_cnt1>.
    Found 1-bit register for signal <dct_cnt2>.
    Found 25-bit register for signal <pick_tmp>.
    Found 2-bit register for signal <pick_cnt>.
    Found 26-bit register for signal <C0>.
    Found 5-bit register for signal <pick_calc_index>.
    Found 4-bit register for signal <lif_index_in>.
    Found 3-bit register for signal <lif_cnt>.
    Found 26-bit register for signal <Lif_tmp>.
    Found 1-bit register for signal <dv_out>.
    Found 5-bit register for signal <out_index>.
    Found 32-bit register for signal <x_o>.
    Found 1-bit register for signal <vad>.
    Found 10-bit subtractor for signal <GND_7_o_GND_7_o_sub_54_OUT> created at line 56.
    Found 5-bit subtractor for signal <GND_7_o_GND_7_o_sub_1071_OUT> created at line 110.
    Found 10-bit adder for signal <shift_cnt[9]_GND_7_o_add_2_OUT> created at line 8.
    Found 9-bit adder for signal <ringaddr[8]_GND_7_o_add_3_OUT> created at line 9.
    Found 3-bit adder for signal <shift_in_cnt[2]_GND_7_o_add_7_OUT> created at line 28.
    Found 10-bit adder for signal <shift_framecnt[9]_GND_7_o_add_11_OUT> created at line 41.
    Found 3-bit adder for signal <ham_cnt[2]_GND_7_o_add_466_OUT> created at line 36.
    Found 5-bit adder for signal <process_index[4]_GND_7_o_add_468_OUT> created at line 42.
    Found 10-bit adder for signal <ham_index[9]_GND_7_o_add_469_OUT> created at line 57.
    Found 9-bit adder for signal <addr1[8]_GND_7_o_add_470_OUT> created at line 58.
    Found 9-bit adder for signal <addr_ham[8]_GND_7_o_add_471_OUT> created at line 60.
    Found 15-bit adder for signal <GND_7_o_xk_index_cnt[14]_add_495_OUT> created at line 27.
    Found 40-bit adder for signal <xk_re[39]_GND_7_o_add_498_OUT> created at line 33.
    Found 40-bit adder for signal <xk_im[39]_GND_7_o_add_502_OUT> created at line 40.
    Found 3-bit adder for signal <pow_cnt[2]_GND_7_o_add_531_OUT> created at line 74.
    Found 9-bit adder for signal <addr_re[8]_GND_7_o_add_532_OUT> created at line 78.
    Found 9-bit adder for signal <addr_im[8]_GND_7_o_add_533_OUT> created at line 79.
    Found 15-bit adder for signal <pow_index[14]_GND_7_o_add_534_OUT> created at line 86.
    Found 128-bit adder for signal <n1160> created at line 89.
    Found 11-bit adder for signal <_n1646> created at line 659.
    Found 5-bit adder for signal <fil_index_in[4]_GND_7_o_add_886_OUT> created at line 667.
    Found 3-bit adder for signal <fil_calc_cnt[2]_GND_7_o_add_904_OUT> created at line 706.
    Found 8-bit adder for signal <addr_po[7]_GND_7_o_add_905_OUT> created at line 713.
    Found 6-bit adder for signal <fil_calc_index[5]_GND_7_o_add_906_OUT> created at line 714.
    Found 128-bit adder for signal <n1225> created at line 716.
    Found 21-bit adder for signal <n1226> created at line 717.
    Found 5-bit adder for signal <dct_index_in[4]_GND_7_o_add_964_OUT> created at line 723.
    Found 4-bit adder for signal <dct_cnt1[3]_GND_7_o_add_973_OUT> created at line 735.
    Found 5-bit adder for signal <addr_mfb[4]_GND_7_o_add_974_OUT> created at line 738.
    Found 5-bit adder for signal <dct_calc_index[4]_GND_7_o_add_978_OUT> created at line 747.
    Found 128-bit adder for signal <n1288> created at line 756.
    Found 2-bit adder for signal <pick_cnt[1]_GND_7_o_add_1013_OUT> created at line 8.
    Found 5-bit adder for signal <pick_calc_index[4]_GND_7_o_add_1020_OUT> created at line 34.
    Found 3-bit adder for signal <lif_cnt[2]_GND_7_o_add_1047_OUT> created at line 52.
    Found 4-bit adder for signal <lif_index_in[3]_GND_7_o_add_1049_OUT> created at line 61.
    Found 4-bit adder for signal <addr3[3]_GND_7_o_add_1071_OUT> created at line 113.
    Found 10-bit subtractor for signal <GND_7_o_GND_7_o_sub_7_OUT<9:0>> created at line 27.
    Found 9-bit subtractor for signal <GND_7_o_GND_7_o_sub_11_OUT<8:0>> created at line 39.
    Found 4-bit subtractor for signal <GND_7_o_GND_7_o_sub_1020_OUT<3:0>> created at line 32.
    Found 32x9-bit Read Only RAM for signal <fil_index_in[4]_GND_7_o_wide_mux_562_OUT>
    Found 16x64-bit Read Only RAM for signal <lif_index_in[3]_GND_7_o_wide_mux_1044_OUT>
    Found 512x64-bit Read Only RAM for signal <_n2660>
    Found 8x64-bit Read Only RAM for signal <_n2966>
    Found 32x1536-bit Read Only RAM for signal <_n5906>
    Found 64-bit 25-to-1 multiplexer for signal <dct_index_in[4]_GND_7_o_wide_mux_959_OUT> created at line 3.
    Found 5-bit 12-to-1 multiplexer for signal <_n2791> created at line 49.
    Found 9-bit comparator greater for signal <n0524> created at line 49
    Found 11-bit comparator equal for signal <GND_7_o_GND_7_o_equal_884_o> created at line 659
    Summary:
	inferred   5 RAM(s).
	inferred  38 Adder/Subtractor(s).
	inferred 1103 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred 396 Multiplexer(s).
Unit <MFCC> synthesized.

Synthesizing Unit <BRAM_1>.
    Related source file is "C:\.Xilinx\HMM-Viterbi\BRAM.v".
        DWIDTH = 16
        AWIDTH = 9
        WORDS = 512
    Found 512x16-bit single-port RAM <Mram_mem> for signal <mem>.
    Found 16-bit register for signal <outdata>.
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
Unit <BRAM_1> synthesized.

Synthesizing Unit <BRAM_2>.
    Related source file is "C:\.Xilinx\HMM-Viterbi\BRAM.v".
        DWIDTH = 30
        AWIDTH = 9
        WORDS = 400
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 400x30-bit single-port RAM <Mram_mem> for signal <mem>.
    Found 30-bit register for signal <outdata>.
    Summary:
	inferred   1 RAM(s).
	inferred  30 D-type flip-flop(s).
Unit <BRAM_2> synthesized.

Synthesizing Unit <BRAM_3>.
    Related source file is "C:\.Xilinx\HMM-Viterbi\BRAM.v".
        DWIDTH = 40
        AWIDTH = 9
        WORDS = 512
    Found 512x40-bit single-port RAM <Mram_mem> for signal <mem>.
    Found 40-bit register for signal <outdata>.
    Summary:
	inferred   1 RAM(s).
	inferred  40 D-type flip-flop(s).
Unit <BRAM_3> synthesized.

Synthesizing Unit <BRAM_4>.
    Related source file is "C:\.Xilinx\HMM-Viterbi\BRAM.v".
        DWIDTH = 50
        AWIDTH = 8
        WORDS = 256
    Found 256x50-bit single-port RAM <Mram_mem> for signal <mem>.
    Found 50-bit register for signal <outdata>.
    Summary:
	inferred   1 RAM(s).
	inferred  50 D-type flip-flop(s).
Unit <BRAM_4> synthesized.

Synthesizing Unit <BRAM_5>.
    Related source file is "C:\.Xilinx\HMM-Viterbi\BRAM.v".
        DWIDTH = 21
        AWIDTH = 5
        WORDS = 24
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 24x21-bit single-port RAM <Mram_mem> for signal <mem>.
    Found 21-bit register for signal <outdata>.
    Summary:
	inferred   1 RAM(s).
	inferred  21 D-type flip-flop(s).
Unit <BRAM_5> synthesized.

Synthesizing Unit <BRAM_6>.
    Related source file is "C:\.Xilinx\HMM-Viterbi\BRAM.v".
        DWIDTH = 26
        AWIDTH = 4
        WORDS = 13
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 13x26-bit single-port RAM <Mram_mem> for signal <mem>.
    Found 26-bit register for signal <outdata>.
    Summary:
	inferred   1 RAM(s).
	inferred  26 D-type flip-flop(s).
Unit <BRAM_6> synthesized.

Synthesizing Unit <log2_10bit>.
    Related source file is "C:\.Xilinx\HMM-Viterbi\src\log2_10bit.v".
    Found 21-bit register for signal <outdata>.
    Found 3-bit register for signal <clk_cnt>.
    Found 14-bit register for signal <fraction>.
    Found 10-bit register for signal <intemp>.
    Found 7-bit register for signal <inte>.
    Found 1-bit register for signal <dv>.
    Found finite state machine <FSM_1> for signal <clk_cnt>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | _n0222 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Recovery State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <n0086> created at line 93.
    Found 21-bit adder for signal <inte[6]_GND_15_o_add_145_OUT> created at line 1129.
    Found 6-bit subtractor for signal <GND_15_o_GND_15_o_sub_32_OUT<5:0>> created at line 75.
    Found 6-bit subtractor for signal <GND_15_o_GND_15_o_sub_51_OUT<5:0>> created at line 77.
    Found 6-bit subtractor for signal <GND_15_o_GND_15_o_sub_68_OUT<5:0>> created at line 79.
    Found 6-bit subtractor for signal <GND_15_o_GND_15_o_sub_83_OUT<5:0>> created at line 81.
    Found 6-bit subtractor for signal <GND_15_o_GND_15_o_sub_96_OUT<5:0>> created at line 83.
    Found 6-bit subtractor for signal <GND_15_o_GND_15_o_sub_107_OUT<5:0>> created at line 85.
    Found 6-bit subtractor for signal <GND_15_o_GND_15_o_sub_116_OUT<5:0>> created at line 87.
    Found 6-bit subtractor for signal <GND_15_o_GND_15_o_sub_123_OUT<5:0>> created at line 89.
    Found 6-bit subtractor for signal <GND_15_o_GND_15_o_sub_128_OUT<5:0>> created at line 91.
    Found 1024x14-bit Read Only RAM for signal <intemp[9]_PWR_17_o_wide_mux_144_OUT>
    Found 1-bit 64-to-1 multiplexer for signal <GND_15_o_GND_15_o_equal_9_o> created at line 63.
    Found 1-bit 64-to-1 multiplexer for signal <GND_15_o_indata[63]_Mux_32_o> created at line 75.
    Found 1-bit 64-to-1 multiplexer for signal <GND_15_o_indata[63]_Mux_51_o> created at line 77.
    Found 1-bit 64-to-1 multiplexer for signal <GND_15_o_indata[63]_Mux_68_o> created at line 79.
    Found 1-bit 64-to-1 multiplexer for signal <GND_15_o_indata[63]_Mux_83_o> created at line 81.
    Found 1-bit 64-to-1 multiplexer for signal <GND_15_o_indata[63]_Mux_96_o> created at line 83.
    Found 1-bit 64-to-1 multiplexer for signal <GND_15_o_indata[63]_Mux_107_o> created at line 85.
    Found 1-bit 64-to-1 multiplexer for signal <GND_15_o_indata[63]_Mux_116_o> created at line 87.
    Found 1-bit 64-to-1 multiplexer for signal <GND_15_o_indata[63]_Mux_123_o> created at line 89.
    Found 1-bit 64-to-1 multiplexer for signal <GND_15_o_indata[63]_Mux_128_o> created at line 91.
    Found 1-bit 64-to-1 multiplexer for signal <GND_15_o_indata[63]_Mux_131_o> created at line 93.
    Found 10-bit 64-to-1 multiplexer for signal <n0148> created at line 94.
    Found 7-bit comparator greater for signal <n0010> created at line 74
    Summary:
	inferred   1 RAM(s).
	inferred  11 Adder/Subtractor(s).
	inferred  53 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  25 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <log2_10bit> synthesized.

Synthesizing Unit <SMULTI>.
    Related source file is "C:\.Xilinx\HMM-Viterbi\src\SMULTI.v".
        BWIDTH = 64
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 64x64-bit multiplier for signal <outdataX> created at line 29.
    Summary:
	inferred   1 Multiplier(s).
Unit <SMULTI> synthesized.

Synthesizing Unit <vad>.
    Related source file is "C:\.Xilinx\HMM-Viterbi\src\vad.v".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <before_ready>.
    Found 59-bit register for signal <data_tmp>.
    Found 43-bit register for signal <data_pwr>.
    Found 1-bit register for signal <comp_start>.
    Found 1-bit register for signal <result>.
    Found 1-bit register for signal <before_dv>.
    Found 59-bit adder for signal <data_tmp[58]_GND_18_o_add_7_OUT> created at line 81.
    Found 43-bit comparator greater for signal <GND_18_o_data_pwr[42]_LessThan_10_o> created at line 87
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 106 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <vad> synthesized.

Synthesizing Unit <DNN_0117>.
    Related source file is "C:\.Xilinx\HMM-Viterbi\DNN_0117.v".
        IBIT = 20
        IDIM = 12
        OBIT = 11
        ODIM = 42
        PBIT = 14
        LAYERNUM = 4
        NODEL0 = 60
        NODEL1 = 80
        NODEL2 = 60
        NODEL3 = 60
        INFRAME = 5
        MEAN0 = 98930
        MEAN1 = 29265
        MEAN2 = 75310
        MEAN3 = -42316
        MEAN4 = -67904
        MEAN5 = -44153
        MEAN6 = -53857
        MEAN7 = -26039
        MEAN8 = -23282
        MEAN9 = -17633
        MEAN10 = 4716
        MEAN11 = -73414
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <dv_out>.
    Found 1-bit register for signal <x_i<0><19>>.
    Found 1-bit register for signal <x_i<0><18>>.
    Found 1-bit register for signal <x_i<0><17>>.
    Found 1-bit register for signal <x_i<0><16>>.
    Found 1-bit register for signal <x_i<0><15>>.
    Found 1-bit register for signal <x_i<0><14>>.
    Found 1-bit register for signal <x_i<0><13>>.
    Found 1-bit register for signal <x_i<0><12>>.
    Found 1-bit register for signal <x_i<0><11>>.
    Found 1-bit register for signal <x_i<0><10>>.
    Found 1-bit register for signal <x_i<0><9>>.
    Found 1-bit register for signal <x_i<0><8>>.
    Found 1-bit register for signal <x_i<0><7>>.
    Found 1-bit register for signal <x_i<0><6>>.
    Found 1-bit register for signal <x_i<0><5>>.
    Found 1-bit register for signal <x_i<0><4>>.
    Found 1-bit register for signal <x_i<0><3>>.
    Found 1-bit register for signal <x_i<0><2>>.
    Found 1-bit register for signal <x_i<0><1>>.
    Found 1-bit register for signal <x_i<0><0>>.
    Found 1-bit register for signal <x_i<1><19>>.
    Found 1-bit register for signal <x_i<1><18>>.
    Found 1-bit register for signal <x_i<1><17>>.
    Found 1-bit register for signal <x_i<1><16>>.
    Found 1-bit register for signal <x_i<1><15>>.
    Found 1-bit register for signal <x_i<1><14>>.
    Found 1-bit register for signal <x_i<1><13>>.
    Found 1-bit register for signal <x_i<1><12>>.
    Found 1-bit register for signal <x_i<1><11>>.
    Found 1-bit register for signal <x_i<1><10>>.
    Found 1-bit register for signal <x_i<1><9>>.
    Found 1-bit register for signal <x_i<1><8>>.
    Found 1-bit register for signal <x_i<1><7>>.
    Found 1-bit register for signal <x_i<1><6>>.
    Found 1-bit register for signal <x_i<1><5>>.
    Found 1-bit register for signal <x_i<1><4>>.
    Found 1-bit register for signal <x_i<1><3>>.
    Found 1-bit register for signal <x_i<1><2>>.
    Found 1-bit register for signal <x_i<1><1>>.
    Found 1-bit register for signal <x_i<1><0>>.
    Found 1-bit register for signal <x_i<2><19>>.
    Found 1-bit register for signal <x_i<2><18>>.
    Found 1-bit register for signal <x_i<2><17>>.
    Found 1-bit register for signal <x_i<2><16>>.
    Found 1-bit register for signal <x_i<2><15>>.
    Found 1-bit register for signal <x_i<2><14>>.
    Found 1-bit register for signal <x_i<2><13>>.
    Found 1-bit register for signal <x_i<2><12>>.
    Found 1-bit register for signal <x_i<2><11>>.
    Found 1-bit register for signal <x_i<2><10>>.
    Found 1-bit register for signal <x_i<2><9>>.
    Found 1-bit register for signal <x_i<2><8>>.
    Found 1-bit register for signal <x_i<2><7>>.
    Found 1-bit register for signal <x_i<2><6>>.
    Found 1-bit register for signal <x_i<2><5>>.
    Found 1-bit register for signal <x_i<2><4>>.
    Found 1-bit register for signal <x_i<2><3>>.
    Found 1-bit register for signal <x_i<2><2>>.
    Found 1-bit register for signal <x_i<2><1>>.
    Found 1-bit register for signal <x_i<2><0>>.
    Found 1-bit register for signal <x_i<3><19>>.
    Found 1-bit register for signal <x_i<3><18>>.
    Found 1-bit register for signal <x_i<3><17>>.
    Found 1-bit register for signal <x_i<3><16>>.
    Found 1-bit register for signal <x_i<3><15>>.
    Found 1-bit register for signal <x_i<3><14>>.
    Found 1-bit register for signal <x_i<3><13>>.
    Found 1-bit register for signal <x_i<3><12>>.
    Found 1-bit register for signal <x_i<3><11>>.
    Found 1-bit register for signal <x_i<3><10>>.
    Found 1-bit register for signal <x_i<3><9>>.
    Found 1-bit register for signal <x_i<3><8>>.
    Found 1-bit register for signal <x_i<3><7>>.
    Found 1-bit register for signal <x_i<3><6>>.
    Found 1-bit register for signal <x_i<3><5>>.
    Found 1-bit register for signal <x_i<3><4>>.
    Found 1-bit register for signal <x_i<3><3>>.
    Found 1-bit register for signal <x_i<3><2>>.
    Found 1-bit register for signal <x_i<3><1>>.
    Found 1-bit register for signal <x_i<3><0>>.
    Found 1-bit register for signal <x_i<4><19>>.
    Found 1-bit register for signal <x_i<4><18>>.
    Found 1-bit register for signal <x_i<4><17>>.
    Found 1-bit register for signal <x_i<4><16>>.
    Found 1-bit register for signal <x_i<4><15>>.
    Found 1-bit register for signal <x_i<4><14>>.
    Found 1-bit register for signal <x_i<4><13>>.
    Found 1-bit register for signal <x_i<4><12>>.
    Found 1-bit register for signal <x_i<4><11>>.
    Found 1-bit register for signal <x_i<4><10>>.
    Found 1-bit register for signal <x_i<4><9>>.
    Found 1-bit register for signal <x_i<4><8>>.
    Found 1-bit register for signal <x_i<4><7>>.
    Found 1-bit register for signal <x_i<4><6>>.
    Found 1-bit register for signal <x_i<4><5>>.
    Found 1-bit register for signal <x_i<4><4>>.
    Found 1-bit register for signal <x_i<4><3>>.
    Found 1-bit register for signal <x_i<4><2>>.
    Found 1-bit register for signal <x_i<4><1>>.
    Found 1-bit register for signal <x_i<4><0>>.
    Found 1-bit register for signal <x_i<5><19>>.
    Found 1-bit register for signal <x_i<5><18>>.
    Found 1-bit register for signal <x_i<5><17>>.
    Found 1-bit register for signal <x_i<5><16>>.
    Found 1-bit register for signal <x_i<5><15>>.
    Found 1-bit register for signal <x_i<5><14>>.
    Found 1-bit register for signal <x_i<5><13>>.
    Found 1-bit register for signal <x_i<5><12>>.
    Found 1-bit register for signal <x_i<5><11>>.
    Found 1-bit register for signal <x_i<5><10>>.
    Found 1-bit register for signal <x_i<5><9>>.
    Found 1-bit register for signal <x_i<5><8>>.
    Found 1-bit register for signal <x_i<5><7>>.
    Found 1-bit register for signal <x_i<5><6>>.
    Found 1-bit register for signal <x_i<5><5>>.
    Found 1-bit register for signal <x_i<5><4>>.
    Found 1-bit register for signal <x_i<5><3>>.
    Found 1-bit register for signal <x_i<5><2>>.
    Found 1-bit register for signal <x_i<5><1>>.
    Found 1-bit register for signal <x_i<5><0>>.
    Found 1-bit register for signal <x_i<6><19>>.
    Found 1-bit register for signal <x_i<6><18>>.
    Found 1-bit register for signal <x_i<6><17>>.
    Found 1-bit register for signal <x_i<6><16>>.
    Found 1-bit register for signal <x_i<6><15>>.
    Found 1-bit register for signal <x_i<6><14>>.
    Found 1-bit register for signal <x_i<6><13>>.
    Found 1-bit register for signal <x_i<6><12>>.
    Found 1-bit register for signal <x_i<6><11>>.
    Found 1-bit register for signal <x_i<6><10>>.
    Found 1-bit register for signal <x_i<6><9>>.
    Found 1-bit register for signal <x_i<6><8>>.
    Found 1-bit register for signal <x_i<6><7>>.
    Found 1-bit register for signal <x_i<6><6>>.
    Found 1-bit register for signal <x_i<6><5>>.
    Found 1-bit register for signal <x_i<6><4>>.
    Found 1-bit register for signal <x_i<6><3>>.
    Found 1-bit register for signal <x_i<6><2>>.
    Found 1-bit register for signal <x_i<6><1>>.
    Found 1-bit register for signal <x_i<6><0>>.
    Found 1-bit register for signal <x_i<7><19>>.
    Found 1-bit register for signal <x_i<7><18>>.
    Found 1-bit register for signal <x_i<7><17>>.
    Found 1-bit register for signal <x_i<7><16>>.
    Found 1-bit register for signal <x_i<7><15>>.
    Found 1-bit register for signal <x_i<7><14>>.
    Found 1-bit register for signal <x_i<7><13>>.
    Found 1-bit register for signal <x_i<7><12>>.
    Found 1-bit register for signal <x_i<7><11>>.
    Found 1-bit register for signal <x_i<7><10>>.
    Found 1-bit register for signal <x_i<7><9>>.
    Found 1-bit register for signal <x_i<7><8>>.
    Found 1-bit register for signal <x_i<7><7>>.
    Found 1-bit register for signal <x_i<7><6>>.
    Found 1-bit register for signal <x_i<7><5>>.
    Found 1-bit register for signal <x_i<7><4>>.
    Found 1-bit register for signal <x_i<7><3>>.
    Found 1-bit register for signal <x_i<7><2>>.
    Found 1-bit register for signal <x_i<7><1>>.
    Found 1-bit register for signal <x_i<7><0>>.
    Found 1-bit register for signal <x_i<8><19>>.
    Found 1-bit register for signal <x_i<8><18>>.
    Found 1-bit register for signal <x_i<8><17>>.
    Found 1-bit register for signal <x_i<8><16>>.
    Found 1-bit register for signal <x_i<8><15>>.
    Found 1-bit register for signal <x_i<8><14>>.
    Found 1-bit register for signal <x_i<8><13>>.
    Found 1-bit register for signal <x_i<8><12>>.
    Found 1-bit register for signal <x_i<8><11>>.
    Found 1-bit register for signal <x_i<8><10>>.
    Found 1-bit register for signal <x_i<8><9>>.
    Found 1-bit register for signal <x_i<8><8>>.
    Found 1-bit register for signal <x_i<8><7>>.
    Found 1-bit register for signal <x_i<8><6>>.
    Found 1-bit register for signal <x_i<8><5>>.
    Found 1-bit register for signal <x_i<8><4>>.
    Found 1-bit register for signal <x_i<8><3>>.
    Found 1-bit register for signal <x_i<8><2>>.
    Found 1-bit register for signal <x_i<8><1>>.
    Found 1-bit register for signal <x_i<8><0>>.
    Found 1-bit register for signal <x_i<9><19>>.
    Found 1-bit register for signal <x_i<9><18>>.
    Found 1-bit register for signal <x_i<9><17>>.
    Found 1-bit register for signal <x_i<9><16>>.
    Found 1-bit register for signal <x_i<9><15>>.
    Found 1-bit register for signal <x_i<9><14>>.
    Found 1-bit register for signal <x_i<9><13>>.
    Found 1-bit register for signal <x_i<9><12>>.
    Found 1-bit register for signal <x_i<9><11>>.
    Found 1-bit register for signal <x_i<9><10>>.
    Found 1-bit register for signal <x_i<9><9>>.
    Found 1-bit register for signal <x_i<9><8>>.
    Found 1-bit register for signal <x_i<9><7>>.
    Found 1-bit register for signal <x_i<9><6>>.
    Found 1-bit register for signal <x_i<9><5>>.
    Found 1-bit register for signal <x_i<9><4>>.
    Found 1-bit register for signal <x_i<9><3>>.
    Found 1-bit register for signal <x_i<9><2>>.
    Found 1-bit register for signal <x_i<9><1>>.
    Found 1-bit register for signal <x_i<9><0>>.
    Found 1-bit register for signal <x_i<10><19>>.
    Found 1-bit register for signal <x_i<10><18>>.
    Found 1-bit register for signal <x_i<10><17>>.
    Found 1-bit register for signal <x_i<10><16>>.
    Found 1-bit register for signal <x_i<10><15>>.
    Found 1-bit register for signal <x_i<10><14>>.
    Found 1-bit register for signal <x_i<10><13>>.
    Found 1-bit register for signal <x_i<10><12>>.
    Found 1-bit register for signal <x_i<10><11>>.
    Found 1-bit register for signal <x_i<10><10>>.
    Found 1-bit register for signal <x_i<10><9>>.
    Found 1-bit register for signal <x_i<10><8>>.
    Found 1-bit register for signal <x_i<10><7>>.
    Found 1-bit register for signal <x_i<10><6>>.
    Found 1-bit register for signal <x_i<10><5>>.
    Found 1-bit register for signal <x_i<10><4>>.
    Found 1-bit register for signal <x_i<10><3>>.
    Found 1-bit register for signal <x_i<10><2>>.
    Found 1-bit register for signal <x_i<10><1>>.
    Found 1-bit register for signal <x_i<10><0>>.
    Found 1-bit register for signal <x_i<11><19>>.
    Found 1-bit register for signal <x_i<11><18>>.
    Found 1-bit register for signal <x_i<11><17>>.
    Found 1-bit register for signal <x_i<11><16>>.
    Found 1-bit register for signal <x_i<11><15>>.
    Found 1-bit register for signal <x_i<11><14>>.
    Found 1-bit register for signal <x_i<11><13>>.
    Found 1-bit register for signal <x_i<11><12>>.
    Found 1-bit register for signal <x_i<11><11>>.
    Found 1-bit register for signal <x_i<11><10>>.
    Found 1-bit register for signal <x_i<11><9>>.
    Found 1-bit register for signal <x_i<11><8>>.
    Found 1-bit register for signal <x_i<11><7>>.
    Found 1-bit register for signal <x_i<11><6>>.
    Found 1-bit register for signal <x_i<11><5>>.
    Found 1-bit register for signal <x_i<11><4>>.
    Found 1-bit register for signal <x_i<11><3>>.
    Found 1-bit register for signal <x_i<11><2>>.
    Found 1-bit register for signal <x_i<11><1>>.
    Found 1-bit register for signal <x_i<11><0>>.
    Found 5-bit register for signal <dim_index>.
    Found 4-bit register for signal <process>.
    Found 1-bit register for signal <writeV>.
    Found 16-bit register for signal <dinV>.
    Found 14-bit register for signal <indataB>.
    Found 20-bit register for signal <indataA>.
    Found 6-bit register for signal <addrV>.
    Found 6-bit register for signal <addr_nowV>.
    Found 16-bit register for signal <dinN>.
    Found 8-bit register for signal <out_index>.
    Found 3-bit register for signal <layer>.
    Found 14-bit register for signal <addrW>.
    Found 8-bit register for signal <addrN>.
    Found 2-bit register for signal <proc_load>.
    Found 1-bit register for signal <writeN>.
    Found 3-bit register for signal <proc_layer>.
    Found 1-bit register for signal <mac_ce>.
    Found 1-bit register for signal <mac_clr>.
    Found 28-bit register for signal <sigin>.
    Found 1-bit register for signal <sigstart>.
    Found 17-bit register for signal <indataA1>.
    Found 14-bit register for signal <indataB1>.
    Found 14-bit register for signal <addr_nowW>.
    Found 11-bit register for signal <vec_out>.
    Found 1-bit register for signal <bfrdv_in>.
    Found 9-bit subtractor for signal <GND_19_o_GND_19_o_sub_147_OUT> created at line 508.
    Found 4-bit adder for signal <process[3]_GND_19_o_add_3_OUT> created at line 238.
    Found 5-bit adder for signal <dim_index[4]_GND_19_o_add_22_OUT> created at line 253.
    Found 6-bit adder for signal <addrV[5]_GND_19_o_add_57_OUT> created at line 333.
    Found 2-bit adder for signal <proc_load[1]_GND_19_o_add_85_OUT> created at line 387.
    Found 8-bit adder for signal <addrN[7]_GND_19_o_add_86_OUT> created at line 389.
    Found 14-bit adder for signal <PWR_25_o_GND_19_o_add_104_OUT> created at line 437.
    Found 14-bit adder for signal <addrW[13]_GND_19_o_add_107_OUT> created at line 442.
    Found 28-bit adder for signal <nodetmp[27]_doutW[13]_add_115_OUT> created at line 449.
    Found 8-bit adder for signal <PWR_25_o_out_index[7]_add_117_OUT> created at line 457.
    Found 3-bit adder for signal <proc_layer[2]_GND_19_o_add_118_OUT> created at line 464.
    Found 3-bit adder for signal <layer[2]_GND_19_o_add_124_OUT> created at line 478.
    Found 8-bit adder for signal <out_index[7]_GND_19_o_add_125_OUT> created at line 482.
    Found 14-bit adder for signal <PWR_25_o_GND_19_o_add_149_OUT> created at line 513.
    Found 14-bit adder for signal <PWR_25_o_GND_19_o_add_192_OUT> created at line 590.
    Found 20-bit subtractor for signal <x_i[0][19]_GND_19_o_sub_26_OUT<19:0>> created at line 261.
    Found 20-bit subtractor for signal <x_i[1][19]_GND_19_o_sub_27_OUT<19:0>> created at line 262.
    Found 20-bit subtractor for signal <x_i[2][19]_GND_19_o_sub_28_OUT<19:0>> created at line 263.
    Found 20-bit subtractor for signal <x_i[3][19]_PWR_25_o_sub_29_OUT<19:0>> created at line 264.
    Found 20-bit subtractor for signal <x_i[4][19]_PWR_25_o_sub_30_OUT<19:0>> created at line 265.
    Found 20-bit subtractor for signal <x_i[5][19]_PWR_25_o_sub_31_OUT<19:0>> created at line 266.
    Found 20-bit subtractor for signal <x_i[6][19]_PWR_25_o_sub_32_OUT<19:0>> created at line 267.
    Found 20-bit subtractor for signal <x_i[7][19]_PWR_25_o_sub_33_OUT<19:0>> created at line 268.
    Found 20-bit subtractor for signal <x_i[8][19]_PWR_25_o_sub_34_OUT<19:0>> created at line 269.
    Found 20-bit subtractor for signal <x_i[9][19]_PWR_25_o_sub_35_OUT<19:0>> created at line 270.
    Found 20-bit subtractor for signal <x_i[10][19]_GND_19_o_sub_36_OUT<19:0>> created at line 271.
    Found 20-bit subtractor for signal <x_i[11][19]_PWR_25_o_sub_37_OUT<19:0>> created at line 272.
    Found 16x14-bit Read Only RAM for signal <_n1096>
    Found 20-bit 12-to-1 multiplexer for signal <dim_index[3]_X_18_o_wide_mux_52_OUT> created at line 305.
    Found 6-bit 4-to-1 multiplexer for signal <proc_load[1]_GND_19_o_wide_mux_95_OUT> created at line 358.
    Found 2-bit 3-to-1 multiplexer for signal <proc_load[1]_GND_19_o_wide_mux_96_OUT> created at line 358.
    Found 1-bit 4-to-1 multiplexer for signal <proc_load[1]_writeN_Mux_98_o> created at line 358.
    Found 8-bit 6-to-1 multiplexer for signal <proc_layer[2]_addrN[7]_wide_mux_137_OUT> created at line 416.
    Found 8-bit 6-to-1 multiplexer for signal <proc_layer[2]_addrN[7]_wide_mux_181_OUT> created at line 492.
    Found 8-bit 6-to-1 multiplexer for signal <proc_layer[2]_addrN[7]_wide_mux_225_OUT> created at line 568.
    Found 4-bit 8-to-1 multiplexer for signal <_n0881> created at line 227.
    Found 8-bit 4-to-1 multiplexer for signal <_n1001> created at line 414.
    Found 14-bit 4-to-1 multiplexer for signal <_n1033> created at line 414.
    Found 14-bit 4-to-1 multiplexer for signal <_n1069> created at line 414.
    Found 5-bit comparator lessequal for signal <n0026> created at line 246
    Summary:
	inferred   1 RAM(s).
	inferred  27 Adder/Subtractor(s).
	inferred 456 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred 147 Multiplexer(s).
Unit <DNN_0117> synthesized.

Synthesizing Unit <sigmoid>.
    Related source file is "C:\.Xilinx\HMM-Viterbi\sigmoid.v".
        IBIT = 27
        OBIT = 11
        FBIT = 10
    Found 3-bit register for signal <process>.
    Found 11-bit register for signal <sigout>.
    Found 1-bit register for signal <dv_out>.
    Found 12-bit register for signal <divresult>.
    Found 28-bit register for signal <dividend>.
    Found 28-bit register for signal <divisor>.
    Found 4-bit register for signal <divcnt>.
    Found 1-bit register for signal <bfr_dv>.
    Found 5-bit subtractor for signal <GND_25_o_GND_25_o_sub_37_OUT> created at line 84.
    Found 3-bit adder for signal <process[2]_GND_25_o_add_3_OUT> created at line 47.
    Found 32-bit adder for signal <n0097> created at line 57.
    Found 32-bit adder for signal <n0098> created at line 58.
    Found 28-bit adder for signal <sigin[26]_GND_25_o_add_9_OUT> created at line 61.
    Found 32-bit adder for signal <n0103> created at line 73.
    Found 12-bit adder for signal <divresult[11]_GND_25_o_add_17_OUT> created at line 75.
    Found 4-bit adder for signal <divcnt[3]_GND_25_o_add_53_OUT> created at line 86.
    Found 27-bit subtractor for signal <dividend[27]_divisor[27]_sub_21_OUT<26:0>> created at line 80.
    Found 3-bit 4-to-1 multiplexer for signal <_n0231> created at line 43.
    Found 28-bit comparator greater for signal <divisor[27]_dividend[27]_LessThan_20_o> created at line 78
    Found 32-bit comparator lessequal for signal <n0031> created at line 84
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred  88 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  37 Multiplexer(s).
Unit <sigmoid> synthesized.

Synthesizing Unit <DP_main>.
    Related source file is "C:\.Xilinx\HMM-Viterbi\src\DP_main.v".
        BIT = 11
        HPENALTY = 10
        VPENALTY = 10
        DETECTED = 3000
        TMPSIZE = 39
WARNING:Xst:2935 - Signal 'result_dv', unconnected in block 'DP_main', is tied to its initial value (0).
    Found 1-bit register for signal <result>.
    Found 1-bit register for signal <vad_out>.
    Found 22-bit register for signal <vad_cnt>.
    Found 22-bit adder for signal <vad_cnt[21]_GND_26_o_add_8_OUT> created at line 134.
    Found 7x17-bit multiplier for signal <len_o[6]_detected_scr[16]_MuLt_2_OUT> created at line 103.
    Found 24-bit comparator greater for signal <scr_o[23]_len_o[6]_LessThan_4_o> created at line 103
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <DP_main> synthesized.

Synthesizing Unit <DP_matching>.
    Related source file is "C:\.Xilinx\HMM-Viterbi\src\DP_matching.v".
        HPENALTY = 10
        VPENALTY = 10
        MAXHMOVE = 5
        MAXVMOVE = 4
        SIZE = 39
        BIT = 11
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <switch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\.Xilinx\HMM-Viterbi\src\DP_matching.v" line 66: Output port <outdataX> of the instance <multi1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\.Xilinx\HMM-Viterbi\src\DP_matching.v" line 68: Output port <outdataX> of the instance <multi2> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <dist_before_ready>.
    Found 1-bit register for signal <framedone>.
    Found 7-bit register for signal <i>.
    Found 4-bit register for signal <process>.
    Found 24-bit register for signal <scr_o>.
    Found 7-bit register for signal <len_o>.
    Found 1-bit register for signal <dv_o>.
    Found 1-bit register for signal <ff>.
    Found 1-bit register for signal <dist_start>.
    Found 1-bit register for signal <dist_before_dv>.
    Found 7-bit adder for signal <i[6]_GND_27_o_add_10_OUT> created at line 143.
    Found 4-bit adder for signal <process[3]_GND_27_o_add_18_OUT> created at line 282.
    Found 25-bit adder for signal <n1752> created at line 180.
    Found 25-bit adder for signal <n1589> created at line 180.
    Found 7-bit adder for signal <ff_GND_27_o_add_54_OUT> created at line 187.
    Found 7-bit adder for signal <ff_GND_27_o_add_59_OUT> created at line 189.
    Found 25-bit adder for signal <n1696> created at line 209.
    Found 8-bit adder for signal <n1700> created at line 209.
    Found 24-bit adder for signal <ff_GND_27_o_add_78_OUT> created at line 212.
    Found 7-bit adder for signal <ff_GND_27_o_add_82_OUT> created at line 213.
    Found 25-bit adder for signal <n1770[24:0]> created at line 241.
    Found 26-bit adder for signal <n1708> created at line 241.
    Found 8-bit adder for signal <n1712> created at line 241.
    Found 25-bit adder for signal <n1778> created at line 244.
    Found 25-bit adder for signal <n1604> created at line 244.
    Found 7-bit adder for signal <ffnxt_GND_27_o_add_116_OUT> created at line 245.
    Found 7-bit adder for signal <ffnxt_GND_27_o_add_123_OUT> created at line 247.
    Found 6-bit subtractor for signal <GND_27_o_GND_27_o_sub_22_OUT<5:0>> created at line 293.
    Found 25x7-bit multiplier for signal <BUS_0027_ffnxt_MuLt_69_OUT> created at line 209.
    Found 24x8-bit multiplier for signal <ffnxt_BUS_0028_MuLt_74_OUT> created at line 209.
    Found 26x7-bit multiplier for signal <n1600> created at line 241.
    Found 24x8-bit multiplier for signal <ffnxt_BUS_0038_MuLt_107_OUT> created at line 241.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <vmove_1>, simulation mismatch.
    Found 41x7-bit dual-port RAM <Mram_vmove_1> for signal <vmove_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <len_1>, simulation mismatch.
    Found 41x7-bit dual-port RAM <Mram_len_1> for signal <len_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <hmove_0>, simulation mismatch.
    Found 41x7-bit dual-port RAM <Mram_hmove_0> for signal <hmove_0>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <len_0>, simulation mismatch.
    Found 41x7-bit dual-port RAM <Mram_len_0> for signal <len_0>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <vmove_0>, simulation mismatch.
    Found 41x7-bit dual-port RAM <Mram_vmove_0> for signal <vmove_0>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <hmove_1>, simulation mismatch.
    Found 41x7-bit dual-port RAM <Mram_hmove_1> for signal <hmove_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <scr_0>, simulation mismatch.
    Found 41x24-bit dual-port RAM <Mram_scr_0> for signal <scr_0>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <scr_1>, simulation mismatch.
    Found 41x24-bit dual-port RAM <Mram_scr_1> for signal <scr_1>.
    Found 4-bit 4-to-1 multiplexer for signal <_n1797> created at line 152.
    Found 7-bit comparator greater for signal <ff_GND_27_o_LessThan_47_o> created at line 174
    Found 32-bit comparator greater for signal <BUS_0027_ffnxt_LessThan_76_o> created at line 209
    Found 7-bit comparator greater for signal <ffnxt_GND_27_o_LessThan_94_o> created at line 228
    Found 32-bit comparator greater for signal <BUS_0037_ffnxt_LessThan_109_o> created at line 241
    Summary:
	inferred  35 RAM(s).
	inferred   4 Multiplier(s).
	inferred  18 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  99 Multiplexer(s).
Unit <DP_matching> synthesized.

Synthesizing Unit <DP_distance>.
    Related source file is "C:\.Xilinx\HMM-Viterbi\src\DP_distance.v".
        SIZE = 39
        DIM = 60
        BIT = 11
        NTYPE = 0
    Found 8-bit register for signal <input_dim>.
    Found 1-bit register for signal <input_process>.
    Found 1-bit register for signal <ready>.
    Found 1-bit register for signal <start_before>.
    Found 1-bit register for signal <calc_start>.
    Found 660-bit register for signal <n0119[659:0]>.
    Found 1-bit register for signal <dist_dv>.
    Found 18-bit register for signal <dist>.
    Found 11-bit register for signal <tmp>.
    Found 8-bit register for signal <dim_cnt>.
    Found 3-bit register for signal <process>.
    Found 18-bit register for signal <dist_tmp>.
    Found 1-bit register for signal <before_dv>.
    Found finite state machine <FSM_2> for signal <process>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 2                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | _n0282 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Recovery State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit subtractor for signal <dim_cnt[5]_dim_cnt[5]_sub_63_OUT> created at line 114.
    Found 8-bit adder for signal <input_dim[7]_GND_30_o_add_4_OUT> created at line 68.
    Found 8-bit adder for signal <dim_cnt[7]_GND_30_o_add_63_OUT> created at line 115.
    Found 18-bit adder for signal <dist_tmp[17]_tmp[10]_add_68_OUT> created at line 126.
    Found 32-bit adder for signal <n0177> created at line 128.
    Found 32-bit adder for signal <n0142> created at line 128.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <vec1>, simulation mismatch.
    Found 60x11-bit dual-port RAM <Mram_vec1> for signal <vec1>.
    Found 11-bit 60-to-1 multiplexer for signal <dim_cnt[5]_X_28_o_wide_mux_61_OUT> created at line 114.
    Found 7-bit comparator greater for signal <GND_30_o_index[6]_LessThan_14_o> created at line 93
    Found 7-bit comparator greater for signal <index[6]_GND_30_o_LessThan_15_o> created at line 93
    Summary:
	inferred   1 RAM(s).
	inferred   6 Adder/Subtractor(s).
	inferred 729 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <DP_distance> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 52
 1024x14-bit single-port Read Only RAM                 : 1
 13x26-bit single-port RAM                             : 1
 16x14-bit single-port Read Only RAM                   : 1
 16x512-bit single-port Read Only RAM                  : 1
 16x64-bit single-port Read Only RAM                   : 1
 24x21-bit single-port RAM                             : 1
 256x50-bit single-port RAM                            : 1
 32x1536-bit single-port Read Only RAM                 : 1
 32x9-bit single-port Read Only RAM                    : 1
 400x30-bit single-port RAM                            : 2
 41x24-bit dual-port RAM                               : 10
 41x7-bit dual-port RAM                                : 25
 512x16-bit single-port RAM                            : 1
 512x40-bit single-port RAM                            : 2
 512x64-bit single-port Read Only RAM                  : 1
 60x11-bit dual-port RAM                               : 1
 8x64-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 7
 17x7-bit multiplier                                   : 1
 24x8-bit multiplier                                   : 2
 25x7-bit multiplier                                   : 1
 26x7-bit multiplier                                   : 1
 64x64-bit multiplier                                  : 2
# Adders/Subtractors                                   : 202
 1-bit adder                                           : 2
 10-bit adder                                          : 3
 10-bit subtractor                                     : 1
 11-bit adder                                          : 1
 11-bit subtractor                                     : 1
 12-bit adder                                          : 1
 128-bit adder                                         : 3
 14-bit adder                                          : 4
 15-bit adder                                          : 2
 16-bit adder                                          : 48
 16-bit subtractor                                     : 1
 18-bit adder                                          : 1
 2-bit adder                                           : 2
 20-bit adder                                          : 3
 20-bit subtractor                                     : 12
 21-bit adder                                          : 2
 22-bit adder                                          : 1
 24-bit adder                                          : 1
 25-bit adder                                          : 6
 26-bit adder                                          : 1
 27-bit subtractor                                     : 1
 28-bit adder                                          : 2
 3-bit adder                                           : 8
 32-bit adder                                          : 37
 4-bit adder                                           : 6
 4-bit subtractor                                      : 1
 40-bit adder                                          : 2
 5-bit adder                                           : 7
 5-bit subtractor                                      : 2
 59-bit adder                                          : 1
 6-bit adder                                           : 2
 6-bit subtractor                                      : 10
 7-bit adder                                           : 7
 8-bit adder                                           : 11
 8-bit subtractor                                      : 2
 9-bit adder                                           : 5
 9-bit subtractor                                      : 2
# Registers                                            : 235
 1-bit register                                        : 58
 10-bit register                                       : 6
 11-bit register                                       : 3
 12-bit register                                       : 1
 14-bit register                                       : 5
 15-bit register                                       : 2
 16-bit register                                       : 56
 17-bit register                                       : 1
 18-bit register                                       : 2
 2-bit register                                        : 2
 20-bit register                                       : 16
 21-bit register                                       : 3
 22-bit register                                       : 2
 24-bit register                                       : 1
 25-bit register                                       : 1
 26-bit register                                       : 4
 28-bit register                                       : 3
 3-bit register                                        : 8
 30-bit register                                       : 5
 32-bit register                                       : 2
 36-bit register                                       : 1
 4-bit register                                        : 6
 40-bit register                                       : 4
 43-bit register                                       : 1
 5-bit register                                        : 8
 50-bit register                                       : 2
 512-bit register                                      : 2
 59-bit register                                       : 1
 6-bit register                                        : 3
 64-bit register                                       : 5
 660-bit register                                      : 1
 7-bit register                                        : 4
 8-bit register                                        : 8
 80-bit register                                       : 1
 9-bit register                                        : 7
# Comparators                                          : 14
 11-bit comparator equal                               : 1
 24-bit comparator greater                             : 1
 28-bit comparator greater                             : 1
 32-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 1
 43-bit comparator greater                             : 1
 5-bit comparator lessequal                            : 1
 7-bit comparator greater                              : 5
 9-bit comparator greater                              : 1
# Multiplexers                                         : 826
 1-bit 2-to-1 multiplexer                              : 77
 1-bit 24-to-1 multiplexer                             : 1
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 512-to-1 multiplexer                            : 32
 1-bit 64-to-1 multiplexer                             : 11
 1-bit 7-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 14
 10-bit 64-to-1 multiplexer                            : 1
 11-bit 2-to-1 multiplexer                             : 3
 11-bit 60-to-1 multiplexer                            : 1
 12-bit 2-to-1 multiplexer                             : 5
 14-bit 2-to-1 multiplexer                             : 30
 14-bit 4-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 84
 17-bit 2-to-1 multiplexer                             : 7
 18-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 1
 2-bit 3-to-1 multiplexer                              : 1
 20-bit 12-to-1 multiplexer                            : 1
 20-bit 2-to-1 multiplexer                             : 12
 22-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 20
 25-bit 2-to-1 multiplexer                             : 2
 26-bit 2-to-1 multiplexer                             : 5
 28-bit 2-to-1 multiplexer                             : 6
 3-bit 2-to-1 multiplexer                              : 26
 3-bit 4-to-1 multiplexer                              : 1
 30-bit 2-to-1 multiplexer                             : 12
 32-bit 2-to-1 multiplexer                             : 24
 36-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 16
 4-bit 4-to-1 multiplexer                              : 1
 4-bit 8-to-1 multiplexer                              : 1
 40-bit 2-to-1 multiplexer                             : 6
 5-bit 12-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 27
 50-bit 2-to-1 multiplexer                             : 2
 6-bit 2-to-1 multiplexer                              : 2
 6-bit 4-to-1 multiplexer                              : 1
 64-bit 2-to-1 multiplexer                             : 267
 64-bit 25-to-1 multiplexer                            : 1
 7-bit 2-to-1 multiplexer                              : 63
 8-bit 2-to-1 multiplexer                              : 20
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 6-to-1 multiplexer                              : 3
 9-bit 2-to-1 multiplexer                              : 29
# FSMs                                                 : 3
# Xors                                                 : 57
 1-bit xor2                                            : 57

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/FFT_16kHz.ngc>.
Reading core <../MFC_REC/ipcore_dir/BROM.ngc>.
Reading core <ipcore_dir/BRAM_input.ngc>.
Reading core <ipcore_dir/BRAM_node.ngc>.
Reading core <ipcore_dir/MultAccum.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/multiplier.ngc>.
Reading Secure Unit <blk00000001>.
Loading core <FFT_16kHz> for timing and area information for instance <FFT_16kHz>.
Loading core <BROM> for timing and area information for instance <nnpara>.
Loading core <BRAM_input> for timing and area information for instance <vec_std>.
Loading core <BRAM_node> for timing and area information for instance <node>.
Loading core <MultAccum> for timing and area information for instance <mac_affine>.
Loading core <multiplier> for timing and area information for instance <multi_std>.
INFO:Xst:2261 - The FF/Latch <indataA2_39> in Unit <MFCC> is equivalent to the following 24 FFs/Latches, which will be removed : <indataA2_40> <indataA2_41> <indataA2_42> <indataA2_43> <indataA2_44> <indataA2_45> <indataA2_46> <indataA2_47> <indataA2_48> <indataA2_49> <indataA2_50> <indataA2_51> <indataA2_52> <indataA2_53> <indataA2_54> <indataA2_55> <indataA2_56> <indataA2_57> <indataA2_58> <indataA2_59> <indataA2_60> <indataA2_61> <indataA2_62> <indataA2_63> 
INFO:Xst:2261 - The FF/Latch <indata_mfb_19> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indata_mfb_20> 
INFO:Xst:2261 - The FF/Latch <indataB2_39> in Unit <MFCC> is equivalent to the following 24 FFs/Latches, which will be removed : <indataB2_40> <indataB2_41> <indataB2_42> <indataB2_43> <indataB2_44> <indataB2_45> <indataB2_46> <indataB2_47> <indataB2_48> <indataB2_49> <indataB2_50> <indataB2_51> <indataB2_52> <indataB2_53> <indataB2_54> <indataB2_55> <indataB2_56> <indataB2_57> <indataB2_58> <indataB2_59> <indataB2_60> <indataB2_61> <indataB2_62> <indataB2_63> 
INFO:Xst:2261 - The FF/Latch <x_o_25> in Unit <MFCC> is equivalent to the following 6 FFs/Latches, which will be removed : <x_o_26> <x_o_27> <x_o_28> <x_o_29> <x_o_30> <x_o_31> 
INFO:Xst:2261 - The FF/Latch <vec2_59_53> in Unit <DP_distance> is equivalent to the following 4 FFs/Latches, which will be removed : <vec2_59_185> <vec2_59_382> <vec2_59_383> <vec2_59_416> 
INFO:Xst:2261 - The FF/Latch <vec2_59_10> in Unit <DP_distance> is equivalent to the following 105 FFs/Latches, which will be removed : <vec2_59_21> <vec2_59_32> <vec2_59_43> <vec2_59_54> <vec2_59_64> <vec2_59_65> <vec2_59_76> <vec2_59_87> <vec2_59_96> <vec2_59_97> <vec2_59_98> <vec2_59_109> <vec2_59_119> <vec2_59_120> <vec2_59_129> <vec2_59_130> <vec2_59_131> <vec2_59_142> <vec2_59_151> <vec2_59_152> <vec2_59_153> <vec2_59_164> <vec2_59_173> <vec2_59_174> <vec2_59_175> <vec2_59_186> <vec2_59_196> <vec2_59_197> <vec2_59_205> <vec2_59_206> <vec2_59_207> <vec2_59_208> <vec2_59_217> <vec2_59_218> <vec2_59_219> <vec2_59_230> <vec2_59_241> <vec2_59_252> <vec2_59_263> <vec2_59_274> <vec2_59_285> <vec2_59_296> <vec2_59_307> <vec2_59_318> <vec2_59_329> <vec2_59_340> <vec2_59_349> <vec2_59_350> <vec2_59_351> <vec2_59_361> <vec2_59_362> <vec2_59_373> <vec2_59_384> <vec2_59_393> <vec2_59_394> <vec2_59_395> <vec2_59_405> <vec2_59_406> <vec2_59_417> <vec2_59_428> <vec2_59_436> <vec2_59_437> <vec2_59_438> <vec2_59_439>
   <vec2_59_450> <vec2_59_459> <vec2_59_460> <vec2_59_461> <vec2_59_470> <vec2_59_471> <vec2_59_472> <vec2_59_483> <vec2_59_493> <vec2_59_494> <vec2_59_503> <vec2_59_504> <vec2_59_505> <vec2_59_514> <vec2_59_515> <vec2_59_516> <vec2_59_525> <vec2_59_526> <vec2_59_527> <vec2_59_537> <vec2_59_538> <vec2_59_548> <vec2_59_549> <vec2_59_559> <vec2_59_560> <vec2_59_570> <vec2_59_571> <vec2_59_581> <vec2_59_582> <vec2_59_592> <vec2_59_593> <vec2_59_604> <vec2_59_615> <vec2_59_626> <vec2_59_635> <vec2_59_636> <vec2_59_637> <vec2_59_646> <vec2_59_647> <vec2_59_648> <vec2_59_659> 
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_19> has a constant value of 0 in block <clock_devide_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_18> has a constant value of 0 in block <clock_devide_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_17> has a constant value of 0 in block <clock_devide_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_16> has a constant value of 0 in block <clock_devide_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_15> has a constant value of 0 in block <clock_devide_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_14> has a constant value of 0 in block <clock_devide_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_13> has a constant value of 0 in block <clock_devide_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_12> has a constant value of 0 in block <clock_devide_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_11> has a constant value of 0 in block <clock_devide_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_10> has a constant value of 0 in block <clock_devide_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_9> has a constant value of 0 in block <clock_devide_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vec2_59_10> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vec2_59_53> (without init value) has a constant value of 1 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div> has a constant value of 0 in block <clock_devide_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_0> has a constant value of 0 in block <clock_devide_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_1> has a constant value of 0 in block <clock_devide_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_2> has a constant value of 0 in block <clock_devide_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_3> has a constant value of 0 in block <clock_devide_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_4> has a constant value of 0 in block <clock_devide_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_5> has a constant value of 0 in block <clock_devide_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_6> has a constant value of 0 in block <clock_devide_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_7> has a constant value of 0 in block <clock_devide_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_8> has a constant value of 0 in block <clock_devide_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scr_dnn_0> has a constant value of 0 in block <main_DNN_DP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scr_dnn_1> has a constant value of 0 in block <main_DNN_DP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scr_dnn_3> has a constant value of 0 in block <main_DNN_DP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scr_dnn_4> has a constant value of 0 in block <main_DNN_DP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scr_dnn_5> has a constant value of 1 in block <main_DNN_DP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scr_dnn_8> has a constant value of 1 in block <main_DNN_DP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scr_dnn_11> has a constant value of 1 in block <main_DNN_DP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scr_dnn_13> has a constant value of 0 in block <main_DNN_DP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scr_dnn_14> has a constant value of 0 in block <main_DNN_DP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scr_dnn_15> has a constant value of 0 in block <main_DNN_DP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <x_o_20> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <x_o_21> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <x_o_22> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <x_o_23> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <x_o_24> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <x_o_25> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_0> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_1> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_2> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_3> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_4> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_5> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_6> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_7> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_8> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_9> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_10> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_11> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_12> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_13> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_14> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_15> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_16> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_17> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_18> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_19> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_20> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_21> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_22> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_23> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_24> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_25> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_26> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_27> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_28> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_29> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <addr_now_8> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <sigin_27> of sequential type is unconnected in block <DNN_0117>.
WARNING:Xst:2677 - Node <indataA1_16> of sequential type is unconnected in block <DNN_0117>.
WARNING:Xst:2404 -  FFs/Latches <vec2_59<659:659>> (without init value) have a constant value of 0 in block <DP_distance>.

Synthesizing (advanced) Unit <BRAM_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <outdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 16-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write>         | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <indata>        |          |
    |     doA            | connected to signal <outdata>       |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <BRAM_1> synthesized (advanced).

Synthesizing (advanced) Unit <BRAM_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <outdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 400-word x 30-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write>         | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <indata>        |          |
    |     doA            | connected to signal <outdata>       |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <BRAM_2> synthesized (advanced).

Synthesizing (advanced) Unit <BRAM_3>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <outdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 40-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write>         | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <indata>        |          |
    |     doA            | connected to signal <outdata>       |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <BRAM_3> synthesized (advanced).

Synthesizing (advanced) Unit <BRAM_4>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <outdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 50-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write>         | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <indata>        |          |
    |     doA            | connected to signal <outdata>       |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <BRAM_4> synthesized (advanced).

Synthesizing (advanced) Unit <BRAM_5>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <outdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 24-word x 21-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write>         | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <indata>        |          |
    |     doA            | connected to signal <outdata>       |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <BRAM_5> synthesized (advanced).

Synthesizing (advanced) Unit <BRAM_6>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <outdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 13-word x 26-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write>         | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <indata>        |          |
    |     doA            | connected to signal <outdata>       |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <BRAM_6> synthesized (advanced).

Synthesizing (advanced) Unit <DNN_0117>.
The following registers are absorbed into counter <layer>: 1 register on signal <layer>.
INFO:Xst:3226 - The RAM <Mram__n1096> will be implemented as a BLOCK RAM, absorbing the following register(s): <indataB>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 14-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to internal node          | high     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <dim_index<3:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <indataB>       |          |
    |     dorstA         | connected to signal <dim_index>     | high     |
    | reset value        | 00000000000000                                 |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <DNN_0117> synthesized (advanced).

Synthesizing (advanced) Unit <DP_distance>.
The following registers are absorbed into accumulator <dist_tmp>: 1 register on signal <dist_tmp>.
The following registers are absorbed into counter <input_dim>: 1 register on signal <input_dim>.
The following registers are absorbed into counter <dim_cnt>: 1 register on signal <dim_cnt>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_vec1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 60-word x 11-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <input_dim<5:0>> |          |
    |     diA            | connected to signal <_n0429>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 60-word x 11-bit                    |          |
    |     addrB          | connected to signal <dim_cnt<5:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DP_distance> synthesized (advanced).

Synthesizing (advanced) Unit <DP_main>.
The following registers are absorbed into counter <vad_cnt>: 1 register on signal <vad_cnt>.
Unit <DP_main> synthesized (advanced).

Synthesizing (advanced) Unit <DP_matching>.
INFO:Xst:3226 - The RAM <Mram_len_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <i> <i>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <i[6]_i[6]_select_156_OUT<5:0>> |          |
    |     diA            | connected to signal <_n1894>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <framedone>     | high     |
    |     addrB          | connected to signal <i[6]_i[6]_select_156_OUT<5:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_hmove_01> will be implemented as a BLOCK RAM, absorbing the following register(s): <i> <i>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <i[6]_i[6]_select_156_OUT<5:0>> |          |
    |     diA            | connected to signal <_n1914>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <framedone>     | high     |
    |     addrB          | connected to signal <i[6]_i[6]_select_156_OUT<5:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_len_01> will be implemented as a BLOCK RAM, absorbing the following register(s): <i> <i>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <i[6]_i[6]_select_156_OUT<5:0>> |          |
    |     diA            | connected to signal <_n1945>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <framedone>     | high     |
    |     addrB          | connected to signal <i[6]_i[6]_select_156_OUT<5:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_hmove_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <i> <i>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <i[6]_i[6]_select_156_OUT<5:0>> |          |
    |     diA            | connected to signal <_n1985>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <framedone>     | high     |
    |     addrB          | connected to signal <i[6]_i[6]_select_156_OUT<5:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_vmove_1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <i<5:0>>        |          |
    |     diA            | connected to signal <_n1874>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     addrB          | connected to signal <GND_27_o_GND_27_o_sub_22_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_vmove_11> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <i<5:0>>        |          |
    |     diA            | connected to signal <_n1874>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     addrB          | connected to signal <GND_27_o_GND_27_o_sub_22_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_vmove_12> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <i<5:0>>        |          |
    |     diA            | connected to signal <_n1874>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     addrB          | connected to signal <GND_27_o_GND_27_o_sub_22_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_vmove_13> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <i<5:0>>        |          |
    |     diA            | connected to signal <_n1874>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     addrB          | connected to signal <GND_27_o_GND_27_o_sub_22_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_len_1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <i<5:0>>        |          |
    |     diA            | connected to signal <_n1894>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     addrB          | connected to signal <GND_27_o_GND_27_o_sub_22_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_len_12> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <i<5:0>>        |          |
    |     diA            | connected to signal <_n1894>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     addrB          | connected to signal <GND_27_o_GND_27_o_sub_22_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_len_13> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <i<5:0>>        |          |
    |     diA            | connected to signal <_n1894>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     addrB          | connected to signal <GND_27_o_GND_27_o_sub_22_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_len_14> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <i<5:0>>        |          |
    |     diA            | connected to signal <_n1894>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     addrB          | connected to signal <GND_27_o_GND_27_o_sub_22_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_len_15> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <i<5:0>>        |          |
    |     diA            | connected to signal <_n1894>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     addrB          | connected to signal <GND_27_o_GND_27_o_sub_22_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_len_16> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <i<5:0>>        |          |
    |     diA            | connected to signal <_n1894>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     addrB          | connected to signal <"101000">      |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_hmove_0> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <i<5:0>>        |          |
    |     diA            | connected to signal <_n1914>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     addrB          | connected to signal <GND_27_o_GND_27_o_sub_22_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_hmove_02> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <i<5:0>>        |          |
    |     diA            | connected to signal <_n1914>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     addrB          | connected to signal <GND_27_o_GND_27_o_sub_22_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_len_0> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <i<5:0>>        |          |
    |     diA            | connected to signal <_n1945>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     addrB          | connected to signal <GND_27_o_GND_27_o_sub_22_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_len_02> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <i<5:0>>        |          |
    |     diA            | connected to signal <_n1945>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     addrB          | connected to signal <GND_27_o_GND_27_o_sub_22_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_len_03> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <i<5:0>>        |          |
    |     diA            | connected to signal <_n1945>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     addrB          | connected to signal <GND_27_o_GND_27_o_sub_22_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_len_04> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <i<5:0>>        |          |
    |     diA            | connected to signal <_n1945>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     addrB          | connected to signal <"101000">      |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_vmove_0> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <i<5:0>>        |          |
    |     diA            | connected to signal <_n1965>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     addrB          | connected to signal <GND_27_o_GND_27_o_sub_22_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_vmove_01> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <i<5:0>>        |          |
    |     diA            | connected to signal <_n1965>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     addrB          | connected to signal <GND_27_o_GND_27_o_sub_22_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_hmove_1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <i<5:0>>        |          |
    |     diA            | connected to signal <_n1985>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     addrB          | connected to signal <GND_27_o_GND_27_o_sub_22_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_hmove_12> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <i<5:0>>        |          |
    |     diA            | connected to signal <_n1985>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     addrB          | connected to signal <GND_27_o_GND_27_o_sub_22_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_hmove_13> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <i<5:0>>        |          |
    |     diA            | connected to signal <_n1985>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 41-word x 7-bit                     |          |
    |     addrB          | connected to signal <GND_27_o_GND_27_o_sub_22_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_scr_0> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 41-word x 24-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <i<5:0>>        |          |
    |     diA            | connected to signal <_n2019>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 41-word x 24-bit                    |          |
    |     addrB          | connected to signal <GND_27_o_GND_27_o_sub_22_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_scr_01> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 41-word x 24-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <i<5:0>>        |          |
    |     diA            | connected to signal <_n2019>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 41-word x 24-bit                    |          |
    |     addrB          | connected to signal <GND_27_o_GND_27_o_sub_22_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_scr_02> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 41-word x 24-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <i<5:0>>        |          |
    |     diA            | connected to signal <_n2019>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 41-word x 24-bit                    |          |
    |     addrB          | connected to signal <GND_27_o_GND_27_o_sub_22_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_scr_03> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 41-word x 24-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <i<5:0>>        |          |
    |     diA            | connected to signal <_n2019>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 41-word x 24-bit                    |          |
    |     addrB          | connected to signal <"101000">      |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_scr_1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 41-word x 24-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <i<5:0>>        |          |
    |     diA            | connected to signal <_n2062>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 41-word x 24-bit                    |          |
    |     addrB          | connected to signal <GND_27_o_GND_27_o_sub_22_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_scr_11> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 41-word x 24-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <i<5:0>>        |          |
    |     diA            | connected to signal <_n2062>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 41-word x 24-bit                    |          |
    |     addrB          | connected to signal <GND_27_o_GND_27_o_sub_22_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_scr_12> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 41-word x 24-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <i<5:0>>        |          |
    |     diA            | connected to signal <_n2062>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 41-word x 24-bit                    |          |
    |     addrB          | connected to signal <GND_27_o_GND_27_o_sub_22_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_scr_13> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 41-word x 24-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <i<5:0>>        |          |
    |     diA            | connected to signal <_n2062>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 41-word x 24-bit                    |          |
    |     addrB          | connected to signal <GND_27_o_GND_27_o_sub_22_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_scr_14> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 41-word x 24-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <i<5:0>>        |          |
    |     diA            | connected to signal <_n2062>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 41-word x 24-bit                    |          |
    |     addrB          | connected to signal <GND_27_o_GND_27_o_sub_22_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_scr_15> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 41-word x 24-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <i<5:0>>        |          |
    |     diA            | connected to signal <_n2062>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 41-word x 24-bit                    |          |
    |     addrB          | connected to signal <"101000">      |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DP_matching> synthesized (advanced).

Synthesizing (advanced) Unit <MEMS_Filter>.
The following registers are absorbed into accumulator <sum0>: 1 register on signal <sum0>.
The following registers are absorbed into accumulator <sum1>: 1 register on signal <sum1>.
The following registers are absorbed into accumulator <sum2>: 1 register on signal <sum2>.
The following registers are absorbed into accumulator <sum3>: 1 register on signal <sum3>.
The following registers are absorbed into accumulator <sum4>: 1 register on signal <sum4>.
The following registers are absorbed into accumulator <sum5>: 1 register on signal <sum5>.
The following registers are absorbed into accumulator <sum6>: 1 register on signal <sum6>.
The following registers are absorbed into accumulator <sum7>: 1 register on signal <sum7>.
The following registers are absorbed into accumulator <sum8>: 1 register on signal <sum8>.
The following registers are absorbed into accumulator <sum9>: 1 register on signal <sum9>.
The following registers are absorbed into accumulator <sum10>: 1 register on signal <sum10>.
The following registers are absorbed into accumulator <sum11>: 1 register on signal <sum11>.
The following registers are absorbed into accumulator <sum12>: 1 register on signal <sum12>.
The following registers are absorbed into accumulator <sum13>: 1 register on signal <sum13>.
The following registers are absorbed into accumulator <sum14>: 1 register on signal <sum14>.
The following registers are absorbed into accumulator <sum15>: 1 register on signal <sum15>.
The following registers are absorbed into accumulator <sum16>: 1 register on signal <sum16>.
The following registers are absorbed into accumulator <sum17>: 1 register on signal <sum17>.
The following registers are absorbed into accumulator <sum18>: 1 register on signal <sum18>.
The following registers are absorbed into accumulator <sum19>: 1 register on signal <sum19>.
The following registers are absorbed into accumulator <sum20>: 1 register on signal <sum20>.
The following registers are absorbed into accumulator <sum21>: 1 register on signal <sum21>.
The following registers are absorbed into accumulator <sum22>: 1 register on signal <sum22>.
The following registers are absorbed into accumulator <sum23>: 1 register on signal <sum23>.
The following registers are absorbed into accumulator <sum24>: 1 register on signal <sum24>.
The following registers are absorbed into accumulator <sum25>: 1 register on signal <sum25>.
The following registers are absorbed into accumulator <sum26>: 1 register on signal <sum26>.
The following registers are absorbed into accumulator <sum27>: 1 register on signal <sum27>.
The following registers are absorbed into accumulator <sum28>: 1 register on signal <sum28>.
The following registers are absorbed into accumulator <sum29>: 1 register on signal <sum29>.
The following registers are absorbed into accumulator <sum30>: 1 register on signal <sum30>.
The following registers are absorbed into accumulator <sum31>: 1 register on signal <sum31>.
INFO:Xst:3226 - The RAM <Mram__n4451> will be implemented as a BLOCK RAM, absorbing the following register(s): <weight23_weight25_weight28_weight19_weight17_weight20_weight31_weight13_weight0_weight30_weight21_weight3_weight27_weight7_weight16_weight5_weight18_weight4_weight11_weight26_weight8_weight9_weight12_weight10_weight14_weight15_weight2_weight1_weight6_weight24_weight29_weight22>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 512-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to internal node          | low      |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <i<3:0>>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <MEMS_Filter> synthesized (advanced).

Synthesizing (advanced) Unit <MFCC>.
The following registers are absorbed into counter <ringaddr>: 1 register on signal <ringaddr>.
The following registers are absorbed into counter <shift_in_cnt>: 1 register on signal <shift_in_cnt>.
The following registers are absorbed into counter <ham_cnt>: 1 register on signal <ham_cnt>.
The following registers are absorbed into counter <shift_cnt>: 1 register on signal <shift_cnt>.
The following registers are absorbed into counter <shift_framecnt>: 1 register on signal <shift_framecnt>.
The following registers are absorbed into counter <xk_index_cnt>: 1 register on signal <xk_index_cnt>.
The following registers are absorbed into counter <pow_index>: 1 register on signal <pow_index>.
The following registers are absorbed into counter <pow_cnt>: 1 register on signal <pow_cnt>.
The following registers are absorbed into counter <fil_index_in>: 1 register on signal <fil_index_in>.
The following registers are absorbed into counter <fil_calc_index>: 1 register on signal <fil_calc_index>.
The following registers are absorbed into counter <fil_calc_cnt>: 1 register on signal <fil_calc_cnt>.
The following registers are absorbed into counter <dct_index_in>: 1 register on signal <dct_index_in>.
The following registers are absorbed into counter <dct_cnt1>: 1 register on signal <dct_cnt1>.
The following registers are absorbed into counter <pick_cnt>: 1 register on signal <pick_cnt>.
The following registers are absorbed into counter <pick_calc_index>: 1 register on signal <pick_calc_index>.
The following registers are absorbed into counter <lif_index_in>: 1 register on signal <lif_index_in>.
The following registers are absorbed into counter <lif_cnt>: 1 register on signal <lif_cnt>.
The following registers are absorbed into accumulator <MFBtmp_in>: 1 register on signal <MFBtmp_in>.
The following registers are absorbed into accumulator <dct_tmp2>: 1 register on signal <dct_tmp2>.
INFO:Xst:3226 - The RAM <Mram__n2660> will be implemented as a BLOCK RAM, absorbing the following register(s): <ham_index>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 64-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sclk>          | rise     |
    |     enA            | connected to internal node          | low      |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ham_cnt[2]_ham_index[9]_wide_mux_482_OUT<8:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <dct_calc_index> prevents it from being combined with the RAM <Mram__n5906> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 1536-bit                  |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <dct_calc_index> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_fil_index_in[4]_GND_7_o_wide_mux_562_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <addr_now>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 9-bit                     |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sclk>          | rise     |
    |     enA            | connected to internal node          | high     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <fil_index_in>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <addr_now>      |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n2966> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 64-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <fil_calc_index<2:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n5906> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_lif_index_in[3]_GND_7_o_wide_mux_1044_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 64-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <lif_index_in>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <MFCC> synthesized (advanced).

Synthesizing (advanced) Unit <SPM0405HD4H>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <SPM0405HD4H> synthesized (advanced).

Synthesizing (advanced) Unit <clock_divide_1>.
The following registers are absorbed into counter <clk_div_cnt>: 1 register on signal <clk_div_cnt>.
Unit <clock_divide_1> synthesized (advanced).

Synthesizing (advanced) Unit <clock_divide_2>.
The following registers are absorbed into counter <clk_div_cnt>: 1 register on signal <clk_div_cnt>.
Unit <clock_divide_2> synthesized (advanced).

Synthesizing (advanced) Unit <clock_divide_3>.
The following registers are absorbed into counter <clk_div_cnt>: 1 register on signal <clk_div_cnt>.
Unit <clock_divide_3> synthesized (advanced).

Synthesizing (advanced) Unit <log2_10bit>.
INFO:Xst:3226 - The RAM <Mram_intemp[9]_PWR_17_o_wide_mux_144_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <fraction>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 14-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to internal node          | low      |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <intemp>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <fraction>      |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <log2_10bit> synthesized (advanced).

Synthesizing (advanced) Unit <main_DNN_DP>.
The following registers are absorbed into counter <k>: 1 register on signal <k>.
The following registers are absorbed into counter <beep_cnt>: 1 register on signal <beep_cnt>.
The following registers are absorbed into counter <j>: 1 register on signal <j>.
Unit <main_DNN_DP> synthesized (advanced).

Synthesizing (advanced) Unit <sigmoid>.
The following registers are absorbed into counter <divcnt>: 1 register on signal <divcnt>.
Unit <sigmoid> synthesized (advanced).

Synthesizing (advanced) Unit <vad>.
The following registers are absorbed into accumulator <data_tmp>: 1 register on signal <data_tmp>.
Unit <vad> synthesized (advanced).
WARNING:Xst:2677 - Node <pow_tmp_0> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_1> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_2> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_3> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_4> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_5> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_6> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_7> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_8> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_9> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_10> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_11> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_12> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_13> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_14> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_15> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_16> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_17> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_18> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_19> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_20> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_21> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_22> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_23> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_24> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_25> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_26> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_27> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_28> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_29> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <indataA1_16> of sequential type is unconnected in block <DNN_0117>.
WARNING:Xst:2677 - Node <sigin_27> of sequential type is unconnected in block <DNN_0117>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 52
 1024x14-bit single-port block Read Only RAM           : 1
 13x26-bit single-port block RAM                       : 1
 16x14-bit single-port block Read Only RAM             : 1
 16x512-bit single-port block Read Only RAM            : 1
 16x64-bit single-port distributed Read Only RAM       : 1
 24x21-bit single-port block RAM                       : 1
 256x50-bit single-port block RAM                      : 1
 32x1536-bit single-port distributed Read Only RAM     : 1
 32x9-bit single-port block Read Only RAM              : 1
 400x30-bit single-port block RAM                      : 2
 41x24-bit dual-port distributed RAM                   : 10
 41x7-bit dual-port block RAM                          : 4
 41x7-bit dual-port distributed RAM                    : 21
 512x16-bit single-port block RAM                      : 1
 512x40-bit single-port block RAM                      : 2
 512x64-bit single-port block Read Only RAM            : 1
 60x11-bit dual-port distributed RAM                   : 1
 8x64-bit single-port distributed Read Only RAM        : 1
# Multipliers                                          : 7
 17x7-bit multiplier                                   : 1
 24x8-bit multiplier                                   : 2
 25x7-bit multiplier                                   : 1
 26x7-bit multiplier                                   : 1
 64x64-bit multiplier                                  : 2
# Adders/Subtractors                                   : 136
 1-bit adder                                           : 2
 10-bit adder                                          : 1
 10-bit subtractor                                     : 1
 11-bit adder                                          : 1
 11-bit subtractor                                     : 1
 12-bit adder                                          : 2
 14-bit adder                                          : 4
 16-bit adder                                          : 16
 16-bit subtractor                                     : 1
 18-bit adder carry in                                 : 1
 2-bit adder                                           : 1
 20-bit adder                                          : 1
 20-bit subtractor                                     : 12
 21-bit adder                                          : 1
 24-bit adder                                          : 5
 25-bit adder                                          : 2
 26-bit adder                                          : 1
 27-bit adder                                          : 1
 27-bit subtractor                                     : 1
 28-bit adder                                          : 3
 3-bit adder                                           : 2
 4-bit adder                                           : 3
 4-bit subtractor                                      : 1
 40-bit adder                                          : 2
 5-bit adder                                           : 4
 5-bit subtractor                                      : 2
 6-bit adder                                           : 1
 6-bit subtractor                                      : 10
 7-bit adder                                           : 7
 7-bit subtractor                                      : 1
 8-bit adder                                           : 6
 8-bit subtractor                                      : 1
 80-bit adder                                          : 1
 9-bit adder                                           : 35
 9-bit subtractor                                      : 2
# Counters                                             : 29
 10-bit up counter                                     : 2
 15-bit up counter                                     : 2
 2-bit up counter                                      : 1
 20-bit up counter                                     : 3
 22-bit up counter                                     : 1
 3-bit up counter                                      : 6
 32-bit up counter                                     : 1
 4-bit up counter                                      : 3
 5-bit up counter                                      : 3
 6-bit up counter                                      : 1
 8-bit up counter                                      : 5
 9-bit up counter                                      : 1
# Accumulators                                         : 36
 16-bit up loadable accumulator                        : 32
 18-bit up loadable accumulator                        : 1
 36-bit up loadable accumulator                        : 1
 59-bit up accumulator                                 : 1
 64-bit up loadable accumulator                        : 1
# Registers                                            : 3047
 Flip-Flops                                            : 3047
# Comparators                                          : 14
 11-bit comparator equal                               : 1
 24-bit comparator greater                             : 1
 28-bit comparator greater                             : 1
 32-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 1
 43-bit comparator greater                             : 1
 5-bit comparator lessequal                            : 1
 7-bit comparator greater                              : 5
 9-bit comparator greater                              : 1
# Multiplexers                                         : 1017
 1-bit 2-to-1 multiplexer                              : 320
 1-bit 24-to-1 multiplexer                             : 1
 1-bit 4-to-1 multiplexer                              : 7
 1-bit 512-to-1 multiplexer                            : 32
 1-bit 64-to-1 multiplexer                             : 11
 1-bit 7-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 13
 10-bit 64-to-1 multiplexer                            : 1
 11-bit 2-to-1 multiplexer                             : 3
 11-bit 60-to-1 multiplexer                            : 1
 12-bit 2-to-1 multiplexer                             : 5
 14-bit 2-to-1 multiplexer                             : 30
 14-bit 4-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 38
 17-bit 2-to-1 multiplexer                             : 7
 2-bit 2-to-1 multiplexer                              : 1
 2-bit 3-to-1 multiplexer                              : 1
 20-bit 12-to-1 multiplexer                            : 1
 20-bit 2-to-1 multiplexer                             : 12
 24-bit 2-to-1 multiplexer                             : 20
 25-bit 2-to-1 multiplexer                             : 2
 26-bit 2-to-1 multiplexer                             : 5
 28-bit 2-to-1 multiplexer                             : 6
 3-bit 2-to-1 multiplexer                              : 22
 3-bit 4-to-1 multiplexer                              : 1
 30-bit 2-to-1 multiplexer                             : 12
 32-bit 2-to-1 multiplexer                             : 24
 4-bit 2-to-1 multiplexer                              : 16
 4-bit 4-to-1 multiplexer                              : 1
 4-bit 8-to-1 multiplexer                              : 1
 40-bit 2-to-1 multiplexer                             : 6
 5-bit 12-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 27
 50-bit 2-to-1 multiplexer                             : 2
 6-bit 2-to-1 multiplexer                              : 2
 64-bit 2-to-1 multiplexer                             : 266
 64-bit 25-to-1 multiplexer                            : 1
 7-bit 2-to-1 multiplexer                              : 63
 8-bit 2-to-1 multiplexer                              : 20
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 6-to-1 multiplexer                              : 3
 9-bit 2-to-1 multiplexer                              : 28
# FSMs                                                 : 3
# Xors                                                 : 57
 1-bit xor2                                            : 57

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <vec2_59_504> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_503> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_494> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_493> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_483> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_472> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_471> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_470> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_461> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_460> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_459> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_450> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_439> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_438> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_437> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_436> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_428> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_417> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_416> (without init value) has a constant value of 1 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_406> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_405> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_395> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_394> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_393> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_384> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_383> (without init value) has a constant value of 1 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_382> (without init value) has a constant value of 1 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_648> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_647> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_646> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_637> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_636> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_635> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_626> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_615> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_604> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_593> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_592> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_582> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_581> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_571> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_570> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_560> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_559> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_549> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_548> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_538> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_537> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_527> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_526> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_525> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_516> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_515> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_514> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_505> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_175> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_174> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_173> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_164> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_153> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_152> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_151> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_142> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_131> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_130> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_129> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_120> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_119> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_109> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_98> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_97> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_96> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_87> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_76> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_65> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_64> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_54> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_53> (without init value) has a constant value of 1 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_43> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_32> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_21> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_10> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_373> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_362> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_361> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_351> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_350> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_349> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_340> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_329> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_318> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_307> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_296> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_285> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_274> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_263> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_252> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_241> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_230> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_219> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_218> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_217> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_208> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_207> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_206> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_205> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_197> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_196> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_186> (without init value) has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vec2_59_185> (without init value) has a constant value of 1 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div> has a constant value of 0 in block <clock_divide_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <scr_dnn_0> has a constant value of 0 in block <main_DNN_DP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scr_dnn_1> has a constant value of 0 in block <main_DNN_DP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scr_dnn_3> has a constant value of 0 in block <main_DNN_DP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scr_dnn_4> has a constant value of 0 in block <main_DNN_DP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scr_dnn_5> has a constant value of 1 in block <main_DNN_DP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scr_dnn_8> has a constant value of 1 in block <main_DNN_DP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scr_dnn_11> has a constant value of 1 in block <main_DNN_DP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scr_dnn_13> has a constant value of 0 in block <main_DNN_DP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scr_dnn_14> has a constant value of 0 in block <main_DNN_DP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scr_dnn_15> has a constant value of 0 in block <main_DNN_DP>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <x_o_25> in Unit <MFCC> is equivalent to the following 6 FFs/Latches, which will be removed : <x_o_26> <x_o_27> <x_o_28> <x_o_29> <x_o_30> <x_o_31> 
INFO:Xst:2261 - The FF/Latch <indataB2_39> in Unit <MFCC> is equivalent to the following 24 FFs/Latches, which will be removed : <indataB2_40> <indataB2_41> <indataB2_42> <indataB2_43> <indataB2_44> <indataB2_45> <indataB2_46> <indataB2_47> <indataB2_48> <indataB2_49> <indataB2_50> <indataB2_51> <indataB2_52> <indataB2_53> <indataB2_54> <indataB2_55> <indataB2_56> <indataB2_57> <indataB2_58> <indataB2_59> <indataB2_60> <indataB2_61> <indataB2_62> <indataB2_63> 
INFO:Xst:2261 - The FF/Latch <indataA2_39> in Unit <MFCC> is equivalent to the following 24 FFs/Latches, which will be removed : <indataA2_40> <indataA2_41> <indataA2_42> <indataA2_43> <indataA2_44> <indataA2_45> <indataA2_46> <indataA2_47> <indataA2_48> <indataA2_49> <indataA2_50> <indataA2_51> <indataA2_52> <indataA2_53> <indataA2_54> <indataA2_55> <indataA2_56> <indataA2_57> <indataA2_58> <indataA2_59> <indataA2_60> <indataA2_61> <indataA2_62> <indataA2_63> 
INFO:Xst:2261 - The FF/Latch <indata_mfb_19> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indata_mfb_20> 
INFO:Xst:2261 - The FF/Latch <scr_dnn_7> in Unit <main_DNN_DP> is equivalent to the following 2 FFs/Latches, which will be removed : <scr_dnn_9> <scr_dnn_10> 
INFO:Xst:2261 - The FF/Latch <scr_dnn_2> in Unit <main_DNN_DP> is equivalent to the following 2 FFs/Latches, which will be removed : <scr_dnn_6> <scr_dnn_12> 
WARNING:Xst:1293 - FF/Latch <fil_index_num_6> has a constant value of 0 in block <MFCC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fil_index_num_7> has a constant value of 0 in block <MFCC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fil_index_num_8> has a constant value of 0 in block <MFCC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fil_index_num_9> has a constant value of 0 in block <MFCC>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <indataA2_0> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_0> 
INFO:Xst:2261 - The FF/Latch <indataA2_10> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_10> 
INFO:Xst:2261 - The FF/Latch <indataA2_1> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_1> 
INFO:Xst:2261 - The FF/Latch <indataA2_11> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_11> 
INFO:Xst:2261 - The FF/Latch <indataA2_2> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_2> 
INFO:Xst:2261 - The FF/Latch <indataA2_12> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_12> 
INFO:Xst:2261 - The FF/Latch <indataA2_3> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_3> 
INFO:Xst:2261 - The FF/Latch <indataA2_13> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_13> 
INFO:Xst:2261 - The FF/Latch <indataA2_4> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_4> 
INFO:Xst:2261 - The FF/Latch <indataA2_14> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_14> 
INFO:Xst:2261 - The FF/Latch <indataA2_5> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_5> 
INFO:Xst:2261 - The FF/Latch <indataA2_15> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_15> 
INFO:Xst:2261 - The FF/Latch <indataA2_20> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_20> 
INFO:Xst:2261 - The FF/Latch <indataA2_6> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_6> 
INFO:Xst:2261 - The FF/Latch <indataA2_16> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_16> 
INFO:Xst:2261 - The FF/Latch <indataA2_21> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_21> 
INFO:Xst:2261 - The FF/Latch <indataA2_7> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_7> 
INFO:Xst:2261 - The FF/Latch <indataA2_17> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_17> 
INFO:Xst:2261 - The FF/Latch <indataA2_22> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_22> 
INFO:Xst:2261 - The FF/Latch <indataA2_8> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_8> 
INFO:Xst:2261 - The FF/Latch <indataA2_18> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_18> 
INFO:Xst:2261 - The FF/Latch <indataA2_23> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_23> 
INFO:Xst:2261 - The FF/Latch <indataA2_9> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_9> 
INFO:Xst:2261 - The FF/Latch <indataA2_19> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_19> 
INFO:Xst:2261 - The FF/Latch <indataA2_24> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_24> 
INFO:Xst:2261 - The FF/Latch <indataA2_25> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_25> 
INFO:Xst:2261 - The FF/Latch <indataA2_30> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_30> 
INFO:Xst:2261 - The FF/Latch <indataA2_26> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_26> 
INFO:Xst:2261 - The FF/Latch <indataA2_31> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_31> 
INFO:Xst:2261 - The FF/Latch <indataA2_27> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_27> 
INFO:Xst:2261 - The FF/Latch <indataA2_32> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_32> 
INFO:Xst:2261 - The FF/Latch <indataA2_28> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_28> 
INFO:Xst:2261 - The FF/Latch <indataA2_33> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_33> 
INFO:Xst:2261 - The FF/Latch <indataA2_29> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_29> 
INFO:Xst:2261 - The FF/Latch <indataA2_34> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_34> 
INFO:Xst:2261 - The FF/Latch <indataA2_35> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_35> 
INFO:Xst:2261 - The FF/Latch <indataA2_36> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_36> 
INFO:Xst:2261 - The FF/Latch <indataA2_37> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_37> 
INFO:Xst:2261 - The FF/Latch <indataA2_38> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_38> 
INFO:Xst:2261 - The FF/Latch <indataA2_39> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_39> 
INFO:Xst:2261 - The FF/Latch <vec2_59_569> in Unit <DP_distance> is equivalent to the following FF/Latch, which will be removed : <vec2_59_580> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <SPM0405HD4H/MEMS_Filter/FSM_0> on signal <process[1:4]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00000 | 0000
 00001 | 0001
 00010 | 0010
 00011 | 0011
 00100 | 0100
 00101 | 0101
 00110 | 0110
 00111 | 0111
 01000 | 1000
-------------------
INFO:Xst:2697 - Unit <MEMS_Filter> : the RAMs <Mram__n44511>, <Mram__n44512> are packed into the single block RAM <Mram__n445117>
INFO:Xst:2697 - Unit <MEMS_Filter> : the RAMs <Mram__n44513>, <Mram__n44514> are packed into the single block RAM <Mram__n445131>
INFO:Xst:2697 - Unit <MEMS_Filter> : the RAMs <Mram__n44515>, <Mram__n44518> are packed into the single block RAM <Mram__n445151>
INFO:Xst:2697 - Unit <MEMS_Filter> : the RAMs <Mram__n44516>, <Mram__n44517> are packed into the single block RAM <Mram__n445161>
INFO:Xst:2697 - Unit <MEMS_Filter> : the RAMs <Mram__n445111>, <Mram__n44519> are packed into the single block RAM <Mram__n4451111>
INFO:Xst:2697 - Unit <MEMS_Filter> : the RAMs <Mram__n445110>, <Mram__n445114> are packed into the single block RAM <Mram__n4451101>
INFO:Xst:2697 - Unit <MEMS_Filter> : the RAMs <Mram__n445112>, <Mram__n445113> are packed into the single block RAM <Mram__n4451121>
INFO:Xst:2697 - Unit <MEMS_Filter> : the RAMs <Mram__n445115>, <Mram__n445116> are packed into the single block RAM <Mram__n4451151>
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <MFCC/log2/FSM_1> on signal <clk_cnt[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DP_main/DP_matching/DP_distance/FSM_2> on signal <process[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 0
 001   | 1
-------------------
WARNING:Xst:2677 - Node <shift_addr_9> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:1293 - FF/Latch <dividend_0> has a constant value of 0 in block <sigmoid>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <indataA_49> in Unit <MFCC> is equivalent to the following 14 FFs/Latches, which will be removed : <indataA_50> <indataA_51> <indataA_52> <indataA_53> <indataA_54> <indataA_55> <indataA_56> <indataA_57> <indataA_58> <indataA_59> <indataA_60> <indataA_61> <indataA_62> <indataA_63> 

Optimizing unit <BRAM_1> ...

Optimizing unit <BRAM_2> ...

Optimizing unit <BRAM_3> ...

Optimizing unit <BRAM_4> ...

Optimizing unit <BRAM_5> ...

Optimizing unit <BRAM_6> ...

Optimizing unit <SMULTI> ...

Optimizing unit <clock_divide_3> ...

Optimizing unit <main_DNN_DP> ...

Optimizing unit <clock_divide_1> ...

Optimizing unit <clock_divide_2> ...

Optimizing unit <SPM0405HD4H> ...

Optimizing unit <MEMS_Filter> ...

Optimizing unit <MFCC> ...
WARNING:Xst:1293 - FF/Latch <shift_in_cnt_2> has a constant value of 0 in block <MFCC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift_in_cnt_2> has a constant value of 0 in block <MFCC>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <vad> ...

Optimizing unit <log2_10bit> ...

Optimizing unit <DNN_0117> ...
WARNING:Xst:1293 - FF/Latch <process_3> has a constant value of 0 in block <DNN_0117>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <process_3> has a constant value of 0 in block <DNN_0117>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <sigmoid> ...
WARNING:Xst:1293 - FF/Latch <process_2> has a constant value of 0 in block <sigmoid>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <process_2> has a constant value of 0 in block <sigmoid>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <DP_main> ...

Optimizing unit <DP_matching> ...
WARNING:Xst:1293 - FF/Latch <process_2> has a constant value of 0 in block <DP_matching>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <process_3> has a constant value of 0 in block <DP_matching>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <DP_distance> ...
WARNING:Xst:2677 - Node <x_o_20> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <x_o_21> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <x_o_22> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <x_o_23> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <x_o_24> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <x_o_25> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <out_index_0> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <out_index_1> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <out_index_2> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <out_index_3> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <out_index_4> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <Mmult_outdataX_submult_31> of sequential type is unconnected in block <SMULTI2>.
WARNING:Xst:2677 - Node <Mmult_outdataX_submult_32> of sequential type is unconnected in block <SMULTI2>.
WARNING:Xst:2677 - Node <Mmult_outdataX_submult_33> of sequential type is unconnected in block <SMULTI2>.
WARNING:Xst:2677 - Node <Mmult_outdataX_submult_31> of sequential type is unconnected in block <SMULTI>.
WARNING:Xst:2677 - Node <Mmult_outdataX_submult_32> of sequential type is unconnected in block <SMULTI>.
WARNING:Xst:2677 - Node <Mmult_outdataX_submult_33> of sequential type is unconnected in block <SMULTI>.
WARNING:Xst:1290 - Hierarchical block <clock_devide_1> is unconnected in block <main_DNN_DP>.
   It will be removed from the design.
INFO:Xst:2399 - RAMs <Mram_vmove_14>, <Mram_vmove_111> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_vmove_15>, <Mram_vmove_112> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_vmove_16>, <Mram_vmove_113> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_vmove_17>, <Mram_vmove_114> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_vmove_18>, <Mram_vmove_115> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_vmove_19>, <Mram_vmove_116> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_vmove_110>, <Mram_vmove_117> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_vmove_122>, <Mram_vmove_132> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_vmove_123>, <Mram_vmove_133> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_len_121>, <Mram_len_12> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_len_122>, <Mram_len_16> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_len_123>, <Mram_len_17> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_len_126>, <Mram_len_110> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_len_124>, <Mram_len_18> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_len_125>, <Mram_len_19> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_len_127>, <Mram_len_111> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_len_133>, <Mram_len_143> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_len_133>, <Mram_len_153> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_len_131>, <Mram_len_141> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_len_131>, <Mram_len_151> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_len_132>, <Mram_len_142> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_len_132>, <Mram_len_152> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_len_021>, <Mram_len_031> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_len_022>, <Mram_len_032> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_len_023>, <Mram_len_033> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_vmove_02>, <Mram_vmove_011> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_vmove_03>, <Mram_vmove_012> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_vmove_04>, <Mram_vmove_013> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_vmove_05>, <Mram_vmove_014> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_vmove_06>, <Mram_vmove_015> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_vmove_07>, <Mram_vmove_016> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_vmove_08>, <Mram_vmove_017> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_hmove_121>, <Mram_hmove_131> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_hmove_122>, <Mram_hmove_132> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_hmove_123>, <Mram_hmove_133> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_011>, <Mram_scr_0125> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_011>, <Mram_scr_0210> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_012>, <Mram_scr_03> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_012>, <Mram_scr_0211> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_015>, <Mram_scr_06> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_015>, <Mram_scr_0214> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_013>, <Mram_scr_04> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_013>, <Mram_scr_0212> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_014>, <Mram_scr_05> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_014>, <Mram_scr_0213> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_016>, <Mram_scr_07> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_016>, <Mram_scr_0215> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_017>, <Mram_scr_08> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_017>, <Mram_scr_0216> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_018>, <Mram_scr_09> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_018>, <Mram_scr_0217> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_019>, <Mram_scr_010> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_019>, <Mram_scr_0218> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_0110>, <Mram_scr_020> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_0110>, <Mram_scr_0219> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_0111>, <Mram_scr_021> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_0111>, <Mram_scr_0220> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_0112>, <Mram_scr_022> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_0112>, <Mram_scr_0221> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_0113>, <Mram_scr_023> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_0113>, <Mram_scr_0222> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_0114>, <Mram_scr_024> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_0114>, <Mram_scr_0223> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_0115>, <Mram_scr_025> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_0115>, <Mram_scr_0224> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_0116>, <Mram_scr_026> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_0116>, <Mram_scr_0225> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_0117>, <Mram_scr_027> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_0117>, <Mram_scr_0226> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_0120>, <Mram_scr_030> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_0120>, <Mram_scr_0229> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_0118>, <Mram_scr_028> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_0118>, <Mram_scr_0227> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_0119>, <Mram_scr_029> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_0119>, <Mram_scr_0228> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_0121>, <Mram_scr_039> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_0121>, <Mram_scr_0230> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_0122>, <Mram_scr_040> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_0122>, <Mram_scr_0231> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_0123>, <Mram_scr_041> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_0123>, <Mram_scr_0232> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_0124>, <Mram_scr_042> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_0124>, <Mram_scr_0233> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_17>, <Mram_scr_1112> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_17>, <Mram_scr_1211> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_17>, <Mram_scr_133> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_15>, <Mram_scr_1110> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_15>, <Mram_scr_129> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_15>, <Mram_scr_131> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_16>, <Mram_scr_1111> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_16>, <Mram_scr_1210> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_16>, <Mram_scr_132> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_18>, <Mram_scr_1113> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_18>, <Mram_scr_1212> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_18>, <Mram_scr_134> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_19>, <Mram_scr_1114> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_19>, <Mram_scr_1213> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_19>, <Mram_scr_135> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_110>, <Mram_scr_1115> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_110>, <Mram_scr_1214> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_110>, <Mram_scr_136> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_111>, <Mram_scr_1116> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_111>, <Mram_scr_1215> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_111>, <Mram_scr_137> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_114>, <Mram_scr_1119> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_114>, <Mram_scr_1218> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_114>, <Mram_scr_1310> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_112>, <Mram_scr_1117> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_112>, <Mram_scr_1216> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_112>, <Mram_scr_138> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_113>, <Mram_scr_1118> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_113>, <Mram_scr_1217> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_113>, <Mram_scr_139> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_115>, <Mram_scr_1120> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_115>, <Mram_scr_1219> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_115>, <Mram_scr_1311> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_116>, <Mram_scr_1121> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_116>, <Mram_scr_1220> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_116>, <Mram_scr_1312> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_117>, <Mram_scr_1122> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_117>, <Mram_scr_1221> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_117>, <Mram_scr_1313> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_118>, <Mram_scr_1123> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_118>, <Mram_scr_1222> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_118>, <Mram_scr_1314> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_121>, <Mram_scr_1126> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_121>, <Mram_scr_1225> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_121>, <Mram_scr_1317> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_119>, <Mram_scr_1124> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_119>, <Mram_scr_1223> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_119>, <Mram_scr_1315> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_120>, <Mram_scr_1125> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_120>, <Mram_scr_1224> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_120>, <Mram_scr_1316> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_122>, <Mram_scr_1127> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_122>, <Mram_scr_1226> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_122>, <Mram_scr_1318> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_123>, <Mram_scr_1128> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_123>, <Mram_scr_1227> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_123>, <Mram_scr_1319> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_124>, <Mram_scr_1129> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_124>, <Mram_scr_1228> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_124>, <Mram_scr_1320> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_125>, <Mram_scr_1130> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_125>, <Mram_scr_1229> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_125>, <Mram_scr_1321> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_126>, <Mram_scr_1131> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_126>, <Mram_scr_1230> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_126>, <Mram_scr_1322> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_127>, <Mram_scr_1132> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_127>, <Mram_scr_1231> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_127>, <Mram_scr_1323> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_128>, <Mram_scr_1133> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_128>, <Mram_scr_1232> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_scr_128>, <Mram_scr_1324> are equivalent, second RAM is removed
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_4> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_7> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_5> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_6> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_8> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_9> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_12> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_10> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_11> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_13> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_14> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_17> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_15> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_16> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_18> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_19> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_13> has a constant value of 0 in block <clock_devide_4000>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_14> has a constant value of 0 in block <clock_devide_4000>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_15> has a constant value of 0 in block <clock_devide_4000>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_16> has a constant value of 0 in block <clock_devide_4000>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_17> has a constant value of 0 in block <clock_devide_4000>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_18> has a constant value of 0 in block <clock_devide_4000>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_19> has a constant value of 0 in block <clock_devide_4000>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_7> has a constant value of 0 in block <SPM0405HD4H>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <inte_6> has a constant value of 0 in block <log2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <outdata_20> has a constant value of 0 in block <log2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <process_index_4> has a constant value of 0 in block <MFCC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dct_cnt1_2> has a constant value of 0 in block <MFCC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dct_cnt1_3> has a constant value of 0 in block <MFCC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <outdata_0> is unconnected in block <log2>.
WARNING:Xst:1293 - FF/Latch <divisor_27> has a constant value of 0 in block <sigmoid>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <layer_2> has a constant value of 0 in block <DNN_0117>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <input_dim_6> has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <input_dim_7> has a constant value of 0 in block <DP_distance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <beep_cnt_26> has a constant value of 0 in block <main_DNN_DP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <beep_cnt_27> has a constant value of 0 in block <main_DNN_DP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <beep_cnt_28> has a constant value of 0 in block <main_DNN_DP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <beep_cnt_29> has a constant value of 0 in block <main_DNN_DP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <beep_cnt_30> has a constant value of 0 in block <main_DNN_DP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <beep_cnt_31> has a constant value of 0 in block <main_DNN_DP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <j_3> has a constant value of 0 in block <main_DNN_DP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <j_4> has a constant value of 0 in block <main_DNN_DP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <j_5> has a constant value of 0 in block <main_DNN_DP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <j_6> has a constant value of 0 in block <main_DNN_DP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <j_7> has a constant value of 0 in block <main_DNN_DP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k_5> has a constant value of 0 in block <main_DNN_DP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k_6> has a constant value of 0 in block <main_DNN_DP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k_7> has a constant value of 0 in block <main_DNN_DP>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:3203 - The FF/Latch <scr_dnn_2> in Unit <main_DNN_DP> is the opposite to the following FF/Latch, which will be removed : <scr_dnn_7> 
INFO:Xst:2261 - The FF/Latch <write_re> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <write_im> 
INFO:Xst:2261 - The FF/Latch <indata1_15> in Unit <MFCC> is equivalent to the following 14 FFs/Latches, which will be removed : <indata1_16> <indata1_17> <indata1_18> <indata1_19> <indata1_20> <indata1_21> <indata1_22> <indata1_23> <indata1_24> <indata1_25> <indata1_26> <indata1_27> <indata1_28> <indata1_29> 
INFO:Xst:2261 - The FF/Latch <addr_re_0> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <addr_im_0> 
INFO:Xst:2261 - The FF/Latch <addr_re_1> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <addr_im_1> 
INFO:Xst:2261 - The FF/Latch <addr_re_2> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <addr_im_2> 
INFO:Xst:2261 - The FF/Latch <addr_re_3> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <addr_im_3> 
INFO:Xst:2261 - The FF/Latch <addr_re_4> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <addr_im_4> 
INFO:Xst:2261 - The FF/Latch <addr_re_5> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <addr_im_5> 
INFO:Xst:2261 - The FF/Latch <addr_re_6> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <addr_im_6> 
INFO:Xst:2261 - The FF/Latch <addr_re_7> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <addr_im_7> 
INFO:Xst:2261 - The FF/Latch <addr_re_8> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <addr_im_8> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main_DNN_DP, actual ratio is 16.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3660
 Flip-Flops                                            : 3660

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main_DNN_DP.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 13270
#      GND                         : 42
#      INV                         : 304
#      LUT1                        : 434
#      LUT2                        : 906
#      LUT3                        : 1826
#      LUT4                        : 1113
#      LUT5                        : 778
#      LUT6                        : 2947
#      MULT_AND                    : 15
#      MUXCY                       : 2354
#      MUXF7                       : 156
#      MUXF8                       : 10
#      VCC                         : 39
#      XORCY                       : 2346
# FlipFlops/Latches                : 5246
#      FD                          : 384
#      FDE                         : 3989
#      FDR                         : 97
#      FDRE                        : 773
#      FDS                         : 2
#      FDSE                        : 1
# RAMS                             : 193
#      RAM64M                      : 42
#      RAM64X1D                    : 99
#      RAMB16BWER                  : 37
#      RAMB8BWER                   : 15
# Shift Registers                  : 543
#      SRL16E                      : 153
#      SRLC16E                     : 297
#      SRLC32E                     : 93
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 7
#      IBUF                        : 2
#      OBUF                        : 5
# DSPs                             : 49
#      DSP48A1                     : 49

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:            5241  out of  54576     9%  
 Number of Slice LUTs:                 9217  out of  27288    33%  
    Number used as Logic:              8308  out of  27288    30%  
    Number used as Memory:              909  out of   6408    14%  
       Number used as RAM:              366
       Number used as SRL:              543

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  10636
   Number with an unused Flip Flop:    5395  out of  10636    50%  
   Number with an unused LUT:          1419  out of  10636    13%  
   Number of fully used LUT-FF pairs:  3822  out of  10636    35%  
   Number of unique control sets:       197

IO Utilization: 
 Number of IOs:                           8
 Number of bonded IOBs:                   8  out of    218     3%  
    IOB Flip Flops/Latches:               5

Specific Feature Utilization:
 Number of Block RAM/FIFO:               45  out of    116    38%  
    Number using Block RAM only:         45
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                     49  out of     58    84%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                    | Load  |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------+
clk                                | BUFGP                                                                                                                                    | 5995  |
DNN_0117/nnpara/N1                 | NONE(DNN_0117/nnpara/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 15    |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 28.749ns (Maximum Frequency: 34.784MHz)
   Minimum input arrival time before clock: 3.448ns
   Maximum output required time after clock: 4.118ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 28.749ns (frequency: 34.784MHz)
  Total number of paths / destination ports: 538568137763 / 14050
-------------------------------------------------------------------------
Delay:               28.749ns (Levels of Logic = 33)
  Source:            DP_main/DP_matching/i_5 (FF)
  Destination:       DP_main/DP_matching/Mram_len_161 (RAM)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: DP_main/DP_matching/i_5 to DP_main/DP_matching/Mram_len_161
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            755   0.525   2.983  i_5 (i_5)
     LUT6:I0->O          152   0.254   2.364  Msub_GND_27_o_GND_27_o_sub_22_OUT<5:0>_xor<5>11 (GND_27_o_GND_27_o_sub_22_OUT<5>)
     RAM64X1D:DPRA5->DPO    4   0.235   0.912  Mram_scr_16 (GND_27_o_read_port_247_OUT<1>)
     LUT3:I1->O            2   0.250   0.834  ffnxt_read_port_98_OUT<1>1 (ffnxt_read_port_98_OUT<1>)
     LUT2:I0->O            1   0.250   0.682  Madd_n17081 (Madd_n17081)
     LUT3:I2->O            1   0.254   0.000  Madd_n1708_lut<0>2 (Madd_n1708_lut<0>2)
     MUXCY:S->O            1   0.215   0.000  Madd_n1708_cy<0>_1 (Madd_n1708_cy<0>2)
     MUXCY:CI->O           1   0.023   0.000  Madd_n1708_cy<0>_2 (Madd_n1708_cy<0>3)
     MUXCY:CI->O           1   0.023   0.000  Madd_n1708_cy<0>_3 (Madd_n1708_cy<0>4)
     MUXCY:CI->O           1   0.023   0.000  Madd_n1708_cy<0>_4 (Madd_n1708_cy<0>5)
     MUXCY:CI->O           1   0.023   0.000  Madd_n1708_cy<0>_5 (Madd_n1708_cy<0>6)
     MUXCY:CI->O           1   0.023   0.000  Madd_n1708_cy<0>_6 (Madd_n1708_cy<0>7)
     MUXCY:CI->O           1   0.023   0.000  Madd_n1708_cy<0>_7 (Madd_n1708_cy<0>8)
     MUXCY:CI->O           1   0.023   0.000  Madd_n1708_cy<0>_8 (Madd_n1708_cy<0>9)
     MUXCY:CI->O           1   0.023   0.000  Madd_n1708_cy<0>_9 (Madd_n1708_cy<0>10)
     MUXCY:CI->O           1   0.023   0.000  Madd_n1708_cy<0>_10 (Madd_n1708_cy<0>11)
     MUXCY:CI->O           1   0.023   0.000  Madd_n1708_cy<0>_11 (Madd_n1708_cy<0>12)
     MUXCY:CI->O           1   0.023   0.000  Madd_n1708_cy<0>_12 (Madd_n1708_cy<0>13)
     MUXCY:CI->O           1   0.023   0.000  Madd_n1708_cy<0>_13 (Madd_n1708_cy<0>14)
     MUXCY:CI->O           1   0.023   0.000  Madd_n1708_cy<0>_14 (Madd_n1708_cy<0>15)
     XORCY:CI->O           1   0.206   0.681  Madd_n1708_xor<0>_15 (n1708<16>)
     DSP48A1:A16->P47     18   5.220   1.234  Mmult_n1600 (Mmult_n1600_P47_to_Mmult_n16001)
     DSP48A1:C30->P0       2   3.141   1.002  Mmult_n16001 (n1600<17>)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0037_ffnxt_LessThan_109_o_lutdi8 (Mcompar_BUS_0037_ffnxt_LessThan_109_o_lutdi8)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0037_ffnxt_LessThan_109_o_cy<8> (Mcompar_BUS_0037_ffnxt_LessThan_109_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0037_ffnxt_LessThan_109_o_cy<9> (Mcompar_BUS_0037_ffnxt_LessThan_109_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0037_ffnxt_LessThan_109_o_cy<10> (Mcompar_BUS_0037_ffnxt_LessThan_109_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0037_ffnxt_LessThan_109_o_cy<11> (Mcompar_BUS_0037_ffnxt_LessThan_109_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0037_ffnxt_LessThan_109_o_cy<12> (Mcompar_BUS_0037_ffnxt_LessThan_109_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0037_ffnxt_LessThan_109_o_cy<13> (Mcompar_BUS_0037_ffnxt_LessThan_109_o_cy<13>)
     MUXCY:CI->O           1   0.235   0.682  Mcompar_BUS_0037_ffnxt_LessThan_109_o_cy<14> (Mcompar_BUS_0037_ffnxt_LessThan_109_o_cy<14>)
     LUT5:I4->O            3   0.254   0.766  Mcompar_BUS_0037_ffnxt_LessThan_109_o_cy<15> (Mcompar_BUS_0037_ffnxt_LessThan_109_o_cy<15>)
     LUT6:I5->O           47   0.254   1.771  PWR_114_o_BUS_0041_AND_10230_o (PWR_114_o_BUS_0041_AND_10230_o)
     LUT5:I4->O           82   0.254   2.068  _n20592 (_n2059)
     RAM64M:WE                 0.369          Mram_scr_152
    ----------------------------------------
    Total                     28.749ns (12.770ns logic, 15.979ns route)
                                       (44.4% logic, 55.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.448ns (Levels of Logic = 2)
  Source:            switch (PAD)
  Destination:       led2 (FF)
  Destination Clock: clk rising

  Data Path: switch to led2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.725  switch_IBUF (switch_IBUF)
     INV:I->O              1   0.255   0.681  switch_inv1_INV_0 (switch_inv)
     FDR:R                     0.459          led2
    ----------------------------------------
    Total                      3.448ns (2.042ns logic, 1.406ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            sclk (FF)
  Destination:       sclk (PAD)
  Source Clock:      clk rising

  Data Path: sclk to sclk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  sclk (sclk_OBUF)
     OBUF:I->O                 2.912          sclk_OBUF (sclk)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   28.749|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 301.00 secs
Total CPU time to Xst completion: 301.06 secs
 
--> 

Total memory usage is 283996 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  565 (   0 filtered)
Number of infos    :  289 (   0 filtered)

