(self.webpackChunk_N_E=self.webpackChunk_N_E||[]).push([[1565],{19992:function(e,n,i){(window.__NEXT_P=window.__NEXT_P||[]).push(["/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-microprocessor/set-3",function(){return i(67102)}])},41057:function(e,n,i){"use strict";var t=i(11527);i(50959);let s={banner:{key:"Live Classes",text:(0,t.jsx)("a",{href:"www.exam.innovatorshome.tech",target:"_blank",children:"Live class going on, get early discount!"})},logo:(0,t.jsxs)(t.Fragment,{children:[(0,t.jsx)("svg",{width:"24",height:"24",viewBox:"0 0 24 24",children:(0,t.jsx)("path",{fill:"currentColor",d:"M14.683 14.828a4.055 4.055 0 0 1-1.272.858a4.002 4.002 0 0 1-4.875-1.45l-1.658 1.119a6.063 6.063 0 0 0 1.621 1.62a5.963 5.963 0 0 0 2.148.903a6.035 6.035 0 0 0 3.542-.35a6.048 6.048 0 0 0 1.907-1.284c.272-.271.52-.571.734-.889l-1.658-1.119a4.147 4.147 0 0 1-.489.592z M12 2C6.486 2 2 6.486 2 12s4.486 10 10 10s10-4.486 10-10S17.514 2 12 2zm0 2c2.953 0 5.531 1.613 6.918 4H5.082C6.469 5.613 9.047 4 12 4zm0 16c-4.411 0-8-3.589-8-8c0-.691.098-1.359.264-2H5v1a2 2 0 0 0 2 2h2a2 2 0 0 0 2-2h2a2 2 0 0 0 2 2h2a2 2 0 0 0 2-2v-1h.736c.166.641.264 1.309.264 2c0 4.411-3.589 8-8 8z"})}),(0,t.jsx)("span",{style:{marginLeft:".4em",fontWeight:800},children:"Innovators Home"})]}),chat:{link:"https://www.youtube.com/@innovatorshome",icon:(0,t.jsx)(t.Fragment,{children:(0,t.jsx)("img",{style:{width:"35px"},src:"https://upload.wikimedia.org/wikipedia/commons/e/ef/Youtube_logo.png",alt:""})})},footer:{text:"Nepal Engineering Council "}};n.Z=s},67102:function(e,n,i){"use strict";i.r(n),i.d(n,{__toc:function(){return c}});var t=i(11527),s=i(25327),r=i(5474),a=i(41057);i(29935),i(82866);var o=i(94922);let c=[{depth:3,value:"1. A microprocessor is a ______ chip integrating all the functions of a CPU of a computer.",id:"1-a-microprocessor-is-a-______-chip-integrating-all-the-functions-of-a-cpu-of-a-computer"},{depth:3,value:"2. Microprocessor is a/a______ circuit that functions as the CPU of the computer.",id:"2-microprocessor-is-aa______-circuit-that-functions-as-the-cpu-of-the-computer"},{depth:3,value:"3. Microprocessor is the ______ of the computer and it performs all the computational tasks.",id:"3-microprocessor-is-the-______-of-the-computer-and-it-performs-all-the-computational-tasks"},{depth:3,value:"4. The purpose of the microprocessor is to control ______.",id:"4-the-purpose-of-the-microprocessor-is-to-control-______"},{depth:3,value:"5. The first digital electronic computer was built in the year ______.",id:"5-the-first-digital-electronic-computer-was-built-in-the-year-______"},{depth:3,value:"6. In 1960's Texas Instruments invented ______.",id:"6-in-1960s-texas-instruments-invented-______"},{depth:3,value:"7. The Intel 8086 microprocessor is a ______ processor.",id:"7-the-intel-8086-microprocessor-is-a-______-processor"},{depth:3,value:"8. The microprocessor can read/write 16-bit data from or to ______.",id:"8-the-microprocessor-can-readwrite-16-bit-data-from-or-to-______"},{depth:3,value:"9. In 8086 microprocessors, the address bus is ______ bit wide.",id:"9-in-8086-microprocessors-the-address-bus-is-______-bit-wide"},{depth:3,value:"10. The work of EU is ______.",id:"10-the-work-of-eu-is-______"},{depth:3,value:"11. The 16-bit flag of 8086 microprocessor is responsible to indicate ______.",id:"11-the-16-bit-flag-of-8086-microprocessor-is-responsible-to-indicate-______"},{depth:3,value:"12. The CF is known as ______.",id:"12-the-cf-is-known-as-______"},{depth:3,value:"13. The SF is called as ______.",id:"13-the-sf-is-called-as-______"},{depth:3,value:"14. The OF is called as ______.",id:"14-the-of-is-called-as-______"},{depth:3,value:"15. The IF is called as ______.",id:"15-the-if-is-called-as-______"},{depth:3,value:"16. The register AX is formed by grouping______.",id:"16-the-register-ax-is-formed-by-grouping______"},{depth:3,value:"17. The SP is indicated by______.",id:"17-the-sp-is-indicated-by______"},{depth:3,value:"18. The BP is indicated by______.",id:"18-the-bp-is-indicated-by______"},{depth:3,value:"19. The SS is called as______.",id:"19-the-ss-is-called-as______"},{depth:3,value:"20. The index register is used to hold______.",id:"20-the-index-register-is-used-to-hold______"},{depth:3,value:"21. The BIU contains FIFO register of size______ bytes.",id:"21-the-biu-contains-fifo-register-of-size______-bytes"},{depth:3,value:"22. The BIU prefetches the instruction from memory and stores them in______.",id:"22-the-biu-prefetches-the-instruction-from-memory-and-stores-them-in______"},{depth:3,value:"23. The 1 MB byte of memory can be divided into______ segments.",id:"23-the-1-mb-byte-of-memory-can-be-divided-into______-segments"},{depth:3,value:"24. The DS is called as______.",id:"24-the-ds-is-called-as______"},{depth:3,value:"25. The CS register stores instruction in code segment.",id:"25-the-cs-register-stores-instruction-in-code-segment"},{depth:3,value:"26. The IP is______ bits in length.",id:"26-the-ip-is______-bits-in-length"},{depth:3,value:"27. The push source copies a word from source to______.",id:"27-the-push-source-copies-a-word-from-source-to______"},{depth:3,value:"28. LDs copies to consecutive words from memory to register and______.",id:"28-lds-copies-to-consecutive-words-from-memory-to-register-and______"},{depth:3,value:"29. INC destination increments the content of destination by______.",id:"29-inc-destination-increments-the-content-of-destination-by______"},{depth:3,value:"30. IMUL source is assigned______.",id:"30-imul-source-is-assigned______"},{depth:3,value:"31. ______ destination inverts each bit of destination.",id:"31-______-destination-inverts-each-bit-of-destination"},{depth:3,value:"32. The JS is called as______.",id:"32-the-js-is-called-as______"},{depth:3,value:"33. Instruction providing both segment base and offset address are called______.",id:"33-instruction-providing-both-segment-base-and-offset-address-are-called______"},{depth:3,value:"34. The conditional branch instruction specifies______ for branching.",id:"34-the-conditional-branch-instruction-specifies______-for-branching"},{depth:3,value:"35. The microprocessor determines whether the specified condition exists or not by testing the______.",id:"35-the-microprocessor-determines-whether-the-specified-condition-exists-or-not-by-testing-the______"},{depth:3,value:"36. The LES copies to words from memory to register and______.",id:"36-the-les-copies-to-words-from-memory-to-register-and______"},{depth:3,value:"37. The ______ translates a byte from one code to another code.",id:"37-the-______-translates-a-byte-from-one-code-to-another-code"},{depth:3,value:"38. The ______ contains an offset instead of an actual address.",id:"38-the-______-contains-an-offset-instead-of-an-actual-address"},{depth:3,value:"39. The 8086 fetches instruction one after another from ______ of memory.",id:"39-the-8086-fetches-instruction-one-after-another-from-______-of-memory"},{depth:3,value:"40. The BIU contains FIFO register of size 6 bytes called ______.",id:"40-the-biu-contains-fifo-register-of-size-6-bytes-called-______"},{depth:3,value:"41. The ______ is required to synchronize the internal operands in the processor CLK Signal.",id:"41-the-______-is-required-to-synchronize-the-internal-operands-in-the-processor-clk-signal"},{depth:3,value:"42. The pin of minimum mode AD0-AD15 has ______ address.",id:"42-the-pin-of-minimum-mode-ad0-ad15-has-______-address"},{depth:3,value:"43. The pin of minimum mode AD0-AD15 has ______ data bus.",id:"43-the-pin-of-minimum-mode-ad0-ad15-has-______-data-bus"},{depth:3,value:"44. The address bits are sent out on lines through ______.",id:"44-the-address-bits-are-sent-out-on-lines-through-______"},{depth:3,value:"45. ______ is used to write into memory.",id:"45-______-is-used-to-write-into-memory"},{depth:3,value:"46. The functions of Pins from 24 to 31 depend on the mode in which ______ is operating.",id:"46-the-functions-of-pins-from-24-to-31-depend-on-the-mode-in-which-______-is-operating"},{depth:3,value:"47. The RD, WR, M/IO is the heart of control for a ______ mode.",id:"47-the-rd-wr-mio-is-the-heart-of-control-for-a-______-mode"},{depth:3,value:"48. In a minimum mode there is a ______ on the system bus.",id:"48-in-a-minimum-mode-there-is-a-______-on-the-system-bus"},{depth:3,value:"49. If MN/MX is low the 8086 operates in ______ mode.",id:"49-if-mnmx-is-low-the-8086-operates-in-______-mode"},{depth:3,value:"50. In max mode, control bus signal So, S1, and S2 are sent out in ______ form.",id:"50-in-max-mode-control-bus-signal-so-s1-and-s2-are-sent-out-in-______-form"}];function d(e){let n=Object.assign({h1:"h1",h3:"h3",ol:"ol",li:"li",details:"details",summary:"summary",p:"p",strong:"strong",ul:"ul",span:"span",math:"math",semantics:"semantics",mrow:"mrow",msup:"msup",mn:"mn",annotation:"annotation",mi:"mi",mo:"mo"},(0,o.a)(),e.components);return(0,t.jsxs)(t.Fragment,{children:[(0,t.jsx)(n.h1,{children:"set-3"}),"\n",(0,t.jsx)(n.h3,{id:"1-a-microprocessor-is-a-______-chip-integrating-all-the-functions-of-a-cpu-of-a-computer",children:"1. A microprocessor is a ______ chip integrating all the functions of a CPU of a computer."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Multiple"}),"\n",(0,t.jsx)(n.li,{children:"Single"}),"\n",(0,t.jsx)(n.li,{children:"Double"}),"\n",(0,t.jsx)(n.li,{children:"Triple"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 2. Single"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"A microprocessor is a single integrated circuit (IC) that contains the central processing unit (CPU) of a computer. It integrates all the functions of a CPU, including arithmetic logic unit (ALU), control unit, and registers, into one chip."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"2-microprocessor-is-aa______-circuit-that-functions-as-the-cpu-of-the-computer",children:"2. Microprocessor is a/a______ circuit that functions as the CPU of the computer."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Electronic"}),"\n",(0,t.jsx)(n.li,{children:"Mechanic"}),"\n",(0,t.jsx)(n.li,{children:"Integrating"}),"\n",(0,t.jsx)(n.li,{children:"Processing"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 1. Electronic"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"A microprocessor is an electronic circuit that functions as the CPU of a computer. It is made up of millions of transistors and other components that work together to execute instructions and perform calculations."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"3-microprocessor-is-the-______-of-the-computer-and-it-performs-all-the-computational-tasks",children:"3. Microprocessor is the ______ of the computer and it performs all the computational tasks."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Main"}),"\n",(0,t.jsx)(n.li,{children:"Heart"}),"\n",(0,t.jsx)(n.li,{children:"Important"}),"\n",(0,t.jsx)(n.li,{children:"Simple"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 2. Heart"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:'The microprocessor is often referred to as the "heart" of the computer because it performs all the computational tasks and controls the operation of the computer. It executes instructions from programs and manages data processing.'}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"4-the-purpose-of-the-microprocessor-is-to-control-______",children:"4. The purpose of the microprocessor is to control ______."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Memory"}),"\n",(0,t.jsx)(n.li,{children:"Switches"}),"\n",(0,t.jsx)(n.li,{children:"Processing"}),"\n",(0,t.jsx)(n.li,{children:"Tasks"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 3. Processing"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The primary purpose of a microprocessor is to control the processing of data. It executes instructions from programs, performs arithmetic and logical operations, and manages the flow of data between different components of the computer."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"5-the-first-digital-electronic-computer-was-built-in-the-year-______",children:"5. The first digital electronic computer was built in the year ______."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"1950"}),"\n",(0,t.jsx)(n.li,{children:"1960"}),"\n",(0,t.jsx)(n.li,{children:"1940"}),"\n",(0,t.jsx)(n.li,{children:"1930"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 3. 1940"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The first digital electronic computer, known as the Atanasoff-Berry Computer (ABC), was built in 1940 by John Vincent Atanasoff and Clifford Berry. It was designed to solve systems of linear equations and is considered one of the earliest examples of a digital computer."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"6-in-1960s-texas-instruments-invented-______",children:"6. In 1960's Texas Instruments invented ______."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Integrated circuits"}),"\n",(0,t.jsx)(n.li,{children:"Vacuum tubes"}),"\n",(0,t.jsx)(n.li,{children:"Microprocessor"}),"\n",(0,t.jsx)(n.li,{children:"Transistors"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 1. Integrated circuits"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"In the 1960s, Texas Instruments (TI) played a significant role in the invention and development of integrated circuits (ICs). Jack Kilby of TI is credited with creating the first working integrated circuit in 1958, which revolutionized electronics and paved the way for modern microprocessors."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"7-the-intel-8086-microprocessor-is-a-______-processor",children:"7. The Intel 8086 microprocessor is a ______ processor."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"8-bit"}),"\n",(0,t.jsx)(n.li,{children:"16-bit"}),"\n",(0,t.jsx)(n.li,{children:"32-bit"}),"\n",(0,t.jsx)(n.li,{children:"4-bit"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 2. 16-bit"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The Intel 8086 is a 16-bit microprocessor, meaning it can process 16 bits of data at a time. It was introduced in 1978 and became the foundation of the x86 architecture, which is still used in many modern computers."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"8-the-microprocessor-can-readwrite-16-bit-data-from-or-to-______",children:"8. The microprocessor can read/write 16-bit data from or to ______."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Memory"}),"\n",(0,t.jsx)(n.li,{children:"I/O device"}),"\n",(0,t.jsx)(n.li,{children:"Processor"}),"\n",(0,t.jsx)(n.li,{children:"Register"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 1. Memory"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The microprocessor can read and write 16-bit data from or to memory. This means it can transfer 16 bits of data between the CPU and the memory in a single operation, which is a key feature of 16-bit processors like the Intel 8086."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"9-in-8086-microprocessors-the-address-bus-is-______-bit-wide",children:"9. In 8086 microprocessors, the address bus is ______ bit wide."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"12-bit"}),"\n",(0,t.jsx)(n.li,{children:"10-bit"}),"\n",(0,t.jsx)(n.li,{children:"16-bit"}),"\n",(0,t.jsx)(n.li,{children:"20-bit"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 4. 20-bit"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsxs)(n.li,{children:["The Intel 8086 microprocessor has a 20-bit address bus, which allows it to address up to ",(0,t.jsxs)(n.span,{className:"katex",children:[(0,t.jsx)(n.span,{className:"katex-mathml",children:(0,t.jsx)(n.math,{xmlns:"http://www.w3.org/1998/Math/MathML",children:(0,t.jsxs)(n.semantics,{children:[(0,t.jsx)(n.mrow,{children:(0,t.jsxs)(n.msup,{children:[(0,t.jsx)(n.mn,{children:"2"}),(0,t.jsx)(n.mn,{children:"20"})]})}),(0,t.jsx)(n.annotation,{encoding:"application/x-tex",children:"2^{20}"})]})})}),(0,t.jsx)(n.span,{className:"katex-html","aria-hidden":"true",children:(0,t.jsxs)(n.span,{className:"base",children:[(0,t.jsx)(n.span,{className:"strut",style:{height:"0.8141em"}}),(0,t.jsxs)(n.span,{className:"mord",children:[(0,t.jsx)(n.span,{className:"mord",children:"2"}),(0,t.jsx)(n.span,{className:"msupsub",children:(0,t.jsx)(n.span,{className:"vlist-t",children:(0,t.jsx)(n.span,{className:"vlist-r",children:(0,t.jsx)(n.span,{className:"vlist",style:{height:"0.8141em"},children:(0,t.jsxs)(n.span,{style:{top:"-3.063em",marginRight:"0.05em"},children:[(0,t.jsx)(n.span,{className:"pstrut",style:{height:"2.7em"}}),(0,t.jsx)(n.span,{className:"sizing reset-size6 size3 mtight",children:(0,t.jsx)(n.span,{className:"mord mtight",children:(0,t.jsx)(n.span,{className:"mord mtight",children:"20"})})})]})})})})})]})]})})]})," (1,048,576) memory locations, or 1 MB of memory. This was a significant improvement over earlier 8-bit processors."]}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"10-the-work-of-eu-is-______",children:"10. The work of EU is ______."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Encoding"}),"\n",(0,t.jsx)(n.li,{children:"Decoding"}),"\n",(0,t.jsx)(n.li,{children:"Processing"}),"\n",(0,t.jsx)(n.li,{children:"Calculations"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 2. Decoding"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The Execution Unit (EU) in a microprocessor is responsible for decoding instructions and executing them. It fetches instructions from memory, decodes them, and then performs the necessary operations, such as arithmetic or logical calculations."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"11-the-16-bit-flag-of-8086-microprocessor-is-responsible-to-indicate-______",children:"11. The 16-bit flag of 8086 microprocessor is responsible to indicate ______."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"The condition of the result of ALU operation"}),"\n",(0,t.jsx)(n.li,{children:"Condition of memory"}),"\n",(0,t.jsx)(n.li,{children:"The result of addition"}),"\n",(0,t.jsx)(n.li,{children:"The result of subtraction"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 1. The condition of the result of ALU operation"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The 16-bit flag register in the 8086 microprocessor is used to indicate the status of the result of arithmetic and logical operations performed by the Arithmetic Logic Unit (ALU). Flags such as Carry Flag (CF), Zero Flag (ZF), and Sign Flag (SF) provide information about the outcome of operations."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"12-the-cf-is-known-as-______",children:"12. The CF is known as ______."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Carry flag"}),"\n",(0,t.jsx)(n.li,{children:"Condition flag"}),"\n",(0,t.jsx)(n.li,{children:"Common flag"}),"\n",(0,t.jsx)(n.li,{children:"Single flag"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 1. Carry flag"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The Carry Flag (CF) is a status flag in the 8086 microprocessor that indicates whether an arithmetic operation has generated a carry or borrow out of the most significant bit (MSB). It is set to 1 if there is a carry or borrow, otherwise, it is set to 0."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"13-the-sf-is-called-as-______",children:"13. The SF is called as ______."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Service flag"}),"\n",(0,t.jsx)(n.li,{children:"Sign flag"}),"\n",(0,t.jsx)(n.li,{children:"Single flag"}),"\n",(0,t.jsx)(n.li,{children:"Condition flag"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 2. Sign flag"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The Sign Flag (SF) is a status flag in the 8086 microprocessor that indicates the sign of the result of an arithmetic operation. If the result is negative, the SF is set to 1; if the result is positive, the SF is set to 0."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"14-the-of-is-called-as-______",children:"14. The OF is called as ______."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Overflow flag"}),"\n",(0,t.jsx)(n.li,{children:"Overdue flag"}),"\n",(0,t.jsx)(n.li,{children:"One flag"}),"\n",(0,t.jsx)(n.li,{children:"Overflag"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 1. Overflow flag"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The Overflow Flag (OF) is a status flag in the 8086 microprocessor that indicates whether an arithmetic operation has resulted in an overflow. An overflow occurs when the result of an operation is too large to be represented in the destination operand."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"15-the-if-is-called-as-______",children:"15. The IF is called as ______."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Initial flag"}),"\n",(0,t.jsx)(n.li,{children:"Indicate flag"}),"\n",(0,t.jsx)(n.li,{children:"Interrupt flag"}),"\n",(0,t.jsx)(n.li,{children:"Enter flag"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 3. Interrupt flag"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The Interrupt Flag (IF) is a control flag in the 8086 microprocessor that determines whether the processor will respond to maskable hardware interrupts. If the IF is set to 1, the processor will accept interrupts; if it is set to 0, interrupts will be ignored."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"16-the-register-ax-is-formed-by-grouping______",children:"16. The register AX is formed by grouping______."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"AH & AL"}),"\n",(0,t.jsx)(n.li,{children:"BH & BL"}),"\n",(0,t.jsx)(n.li,{children:"CH & CL"}),"\n",(0,t.jsx)(n.li,{children:"DH & DL"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 1. AH & AL"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The AX register in the 8086 microprocessor is a 16-bit register that is formed by grouping two 8-bit registers: AH (high byte) and AL (low byte). AX is commonly used for arithmetic operations and data manipulation."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"17-the-sp-is-indicated-by______",children:"17. The SP is indicated by______."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Single pointer"}),"\n",(0,t.jsx)(n.li,{children:"Source pointer"}),"\n",(0,t.jsx)(n.li,{children:"Stack pointer"}),"\n",(0,t.jsx)(n.li,{children:"Destination pointer"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 3. Stack pointer"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The Stack Pointer (SP) is a 16-bit register in the 8086 microprocessor that points to the top of the stack. The stack is a region of memory used for temporary storage of data, and the SP is used to manage the stack during function calls and interrupts."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"18-the-bp-is-indicated-by______",children:"18. The BP is indicated by______."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Base pointer"}),"\n",(0,t.jsx)(n.li,{children:"Binary pointer"}),"\n",(0,t.jsx)(n.li,{children:"Bit pointer"}),"\n",(0,t.jsx)(n.li,{children:"Digital pointer"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 1. Base pointer"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The Base Pointer (BP) is a 16-bit register in the 8086 microprocessor that is used to point to the base of the stack frame. It is often used in conjunction with the Stack Pointer (SP) to access local variables and parameters within a function."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"19-the-ss-is-called-as______",children:"19. The SS is called as______."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Single stack"}),"\n",(0,t.jsx)(n.li,{children:"Stack segment"}),"\n",(0,t.jsx)(n.li,{children:"Sequence stack"}),"\n",(0,t.jsx)(n.li,{children:"Random stack"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 2. Stack segment"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The Stack Segment (SS) is a segment register in the 8086 microprocessor that holds the base address of the stack segment. The stack segment is a region of memory used for storing temporary data, such as function return addresses and local variables."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"20-the-index-register-is-used-to-hold______",children:"20. The index register is used to hold______."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Memory register"}),"\n",(0,t.jsx)(n.li,{children:"Segment memory"}),"\n",(0,t.jsx)(n.li,{children:"Offset address"}),"\n",(0,t.jsx)(n.li,{children:"Offset memory"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 3. Offset address"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The index registers (SI and DI) in the 8086 microprocessor are used to hold offset addresses. These registers are often used in string operations and memory addressing modes to point to specific locations in memory."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"21-the-biu-contains-fifo-register-of-size______-bytes",children:"21. The BIU contains FIFO register of size______ bytes."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"8"}),"\n",(0,t.jsx)(n.li,{children:"6"}),"\n",(0,t.jsx)(n.li,{children:"4"}),"\n",(0,t.jsx)(n.li,{children:"12"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 2. 6"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The Bus Interface Unit (BIU) in the 8086 microprocessor contains a First-In-First-Out (FIFO) register of size 6 bytes. This FIFO register is used to prefetch instructions from memory, allowing the CPU to execute instructions more efficiently by reducing wait times."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"22-the-biu-prefetches-the-instruction-from-memory-and-stores-them-in______",children:"22. The BIU prefetches the instruction from memory and stores them in______."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Queue"}),"\n",(0,t.jsx)(n.li,{children:"Register"}),"\n",(0,t.jsx)(n.li,{children:"Memory"}),"\n",(0,t.jsx)(n.li,{children:"Stack"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 1. Queue"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The BIU prefetches instructions from memory and stores them in a queue. This prefetching mechanism allows the CPU to have a steady stream of instructions ready for execution, improving overall performance by reducing idle time."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"23-the-1-mb-byte-of-memory-can-be-divided-into______-segments",children:"23. The 1 MB byte of memory can be divided into______ segments."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"1 Kbyte"}),"\n",(0,t.jsx)(n.li,{children:"64 Kbyte"}),"\n",(0,t.jsx)(n.li,{children:"33 Kbyte"}),"\n",(0,t.jsx)(n.li,{children:"34 Kbyte"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 2. 64 Kbyte"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The 8086 microprocessor uses a segmented memory model, where the 1 MB of addressable memory is divided into segments of 64 KB each. This allows the processor to address a larger memory space using 16-bit segment registers."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"24-the-ds-is-called-as______",children:"24. The DS is called as______."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Data segment"}),"\n",(0,t.jsx)(n.li,{children:"Divide segment"}),"\n",(0,t.jsx)(n.li,{children:"Digital segment"}),"\n",(0,t.jsx)(n.li,{children:"Decode segment"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 1. Data segment"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The Data Segment (DS) is a segment register in the 8086 microprocessor that holds the base address of the data segment. The data segment is used for storing data that the program operates on."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"25-the-cs-register-stores-instruction-in-code-segment",children:"25. The CS register stores instruction in code segment."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Stream"}),"\n",(0,t.jsx)(n.li,{children:"Path"}),"\n",(0,t.jsx)(n.li,{children:"Codes"}),"\n",(0,t.jsx)(n.li,{children:"Streamline"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 3. Codes"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The Code Segment (CS) register in the 8086 microprocessor holds the base address of the code segment. The code segment contains the instructions that the CPU executes."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"26-the-ip-is______-bits-in-length",children:"26. The IP is______ bits in length."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"8 bits"}),"\n",(0,t.jsx)(n.li,{children:"4 bits"}),"\n",(0,t.jsx)(n.li,{children:"16 bits"}),"\n",(0,t.jsx)(n.li,{children:"32 bits"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 3. 16 bits"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The Instruction Pointer (IP) is a 16-bit register in the 8086 microprocessor that holds the offset address of the next instruction to be executed within the code segment."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"27-the-push-source-copies-a-word-from-source-to______",children:"27. The push source copies a word from source to______."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Stack"}),"\n",(0,t.jsx)(n.li,{children:"Memory"}),"\n",(0,t.jsx)(n.li,{children:"Register"}),"\n",(0,t.jsx)(n.li,{children:"Destination"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 1. Stack"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The PUSH instruction in the 8086 microprocessor copies a word (16 bits) from the source (register or memory) to the stack. The stack is a Last-In-First-Out (LIFO) data structure used for temporary storage."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"28-lds-copies-to-consecutive-words-from-memory-to-register-and______",children:"28. LDs copies to consecutive words from memory to register and______."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"ES"}),"\n",(0,t.jsx)(n.li,{children:"DS"}),"\n",(0,t.jsx)(n.li,{children:"SS"}),"\n",(0,t.jsx)(n.li,{children:"CS"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 2. DS"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The LDS (Load Data Segment) instruction in the 8086 microprocessor loads a far pointer (32 bits) from memory into a specified register and the DS (Data Segment) register. The far pointer consists of a 16-bit offset and a 16-bit segment address."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"29-inc-destination-increments-the-content-of-destination-by______",children:"29. INC destination increments the content of destination by______."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"1"}),"\n",(0,t.jsx)(n.li,{children:"20"}),"\n",(0,t.jsx)(n.li,{children:"2"}),"\n",(0,t.jsx)(n.li,{children:"41"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 1. 1"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The INC (Increment) instruction in the 8086 microprocessor increments the content of the destination operand (register or memory location) by 1. It is commonly used in loops and counters."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"30-imul-source-is-assigned______",children:"30. IMUL source is assigned______."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Multiplication"}),"\n",(0,t.jsx)(n.li,{children:"Subtraction"}),"\n",(0,t.jsx)(n.li,{children:"Addition"}),"\n",(0,t.jsx)(n.li,{children:"Division"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 1. Multiplication"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The IMUL (Integer Multiply) instruction in the 8086 microprocessor performs signed multiplication of the source operand with the accumulator (AX or AL) and stores the result in the accumulator."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"31-______-destination-inverts-each-bit-of-destination",children:"31. ______ destination inverts each bit of destination."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"NOT"}),"\n",(0,t.jsx)(n.li,{children:"NOR"}),"\n",(0,t.jsx)(n.li,{children:"AND"}),"\n",(0,t.jsx)(n.li,{children:"OR"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 1. NOT"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The NOT instruction in the 8086 microprocessor performs a bitwise inversion of the destination operand. Each bit in the destination is flipped (0 becomes 1 and 1 becomes 0)."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"32-the-js-is-called-as______",children:"32. The JS is called as______."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Jump the signed bit"}),"\n",(0,t.jsx)(n.li,{children:"Jump simplicit"}),"\n",(0,t.jsx)(n.li,{children:"Jump single bit"}),"\n",(0,t.jsx)(n.li,{children:"Jump signalit"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 1. Jump the signed bit"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The JS (Jump if Sign) instruction in the 8086 microprocessor is a conditional jump instruction that transfers control to a target address if the Sign Flag (SF) is set to 1, indicating a negative result from a previous arithmetic operation."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"33-instruction-providing-both-segment-base-and-offset-address-are-called______",children:"33. Instruction providing both segment base and offset address are called______."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Below type"}),"\n",(0,t.jsx)(n.li,{children:"Far type"}),"\n",(0,t.jsx)(n.li,{children:"Low type"}),"\n",(0,t.jsx)(n.li,{children:"High type"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 2. Far type"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"Far instructions in the 8086 microprocessor provide both the segment base and offset address. These instructions are used to access memory locations outside the current segment, allowing the processor to address the full 1 MB memory space."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"34-the-conditional-branch-instruction-specifies______-for-branching",children:"34. The conditional branch instruction specifies______ for branching."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Conditions"}),"\n",(0,t.jsx)(n.li,{children:"Instruction"}),"\n",(0,t.jsx)(n.li,{children:"Address"}),"\n",(0,t.jsx)(n.li,{children:"Memory"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 1. Conditions"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"Conditional branch instructions in the 8086 microprocessor specify conditions for branching based on the status of flags in the flag register. For example, the JZ (Jump if Zero) instruction branches if the Zero Flag (ZF) is set to 1."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"35-the-microprocessor-determines-whether-the-specified-condition-exists-or-not-by-testing-the______",children:"35. The microprocessor determines whether the specified condition exists or not by testing the______."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Common"}),"\n",(0,t.jsx)(n.li,{children:"Carry flag"}),"\n",(0,t.jsx)(n.li,{children:"Conditional flag"}),"\n",(0,t.jsx)(n.li,{children:"Sign flag"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 3. Conditional flag"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The microprocessor determines whether a specified condition exists by testing the appropriate conditional flag in the flag register. For example, the Zero Flag (ZF) is tested for zero conditions, and the Carry Flag (CF) is tested for carry conditions."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"36-the-les-copies-to-words-from-memory-to-register-and______",children:"36. The LES copies to words from memory to register and______."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"DS"}),"\n",(0,t.jsx)(n.li,{children:"CS"}),"\n",(0,t.jsx)(n.li,{children:"ES"}),"\n",(0,t.jsx)(n.li,{children:"DS"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 3. ES"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The LES (Load Extra Segment) instruction in the 8086 microprocessor loads a far pointer (32 bits) from memory into a specified register and the ES (Extra Segment) register. The far pointer consists of a 16-bit offset and a 16-bit segment address."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"37-the-______-translates-a-byte-from-one-code-to-another-code",children:"37. The ______ translates a byte from one code to another code."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"XLAT"}),"\n",(0,t.jsx)(n.li,{children:"XCHNG"}),"\n",(0,t.jsx)(n.li,{children:"POP"}),"\n",(0,t.jsx)(n.li,{children:"PUSH"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 1. XLAT"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The XLAT (Translate) instruction in the 8086 microprocessor is used to translate a byte from one code to another using a translation table. The AL register is used as an index into the table, and the translated byte is stored back in AL."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"38-the-______-contains-an-offset-instead-of-an-actual-address",children:"38. The ______ contains an offset instead of an actual address."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"SP"}),"\n",(0,t.jsx)(n.li,{children:"IP"}),"\n",(0,t.jsx)(n.li,{children:"ES"}),"\n",(0,t.jsx)(n.li,{children:"SS"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 2. IP"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The Instruction Pointer (IP) in the 8086 microprocessor contains an offset address within the current code segment. The actual memory address is calculated by combining the segment base address (CS) with the offset (IP)."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"39-the-8086-fetches-instruction-one-after-another-from-______-of-memory",children:"39. The 8086 fetches instruction one after another from ______ of memory."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Code segment"}),"\n",(0,t.jsx)(n.li,{children:"ES"}),"\n",(0,t.jsx)(n.li,{children:"IP"}),"\n",(0,t.jsx)(n.li,{children:"SS"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 1. Code segment"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsxs)(n.li,{children:["The 8086 microprocessor fetches instructions sequentially from the code segment (CS) of memory. The Instruction Pointer (IP) holds the offset address within the code segment, and the actual address is calculated as ",(0,t.jsxs)(n.span,{className:"katex",children:[(0,t.jsx)(n.span,{className:"katex-mathml",children:(0,t.jsx)(n.math,{xmlns:"http://www.w3.org/1998/Math/MathML",children:(0,t.jsxs)(n.semantics,{children:[(0,t.jsxs)(n.mrow,{children:[(0,t.jsx)(n.mi,{children:"C"}),(0,t.jsx)(n.mi,{children:"S"}),(0,t.jsx)(n.mo,{children:"\xd7"}),(0,t.jsx)(n.mn,{children:"16"}),(0,t.jsx)(n.mo,{children:"+"}),(0,t.jsx)(n.mi,{children:"I"}),(0,t.jsx)(n.mi,{children:"P"})]}),(0,t.jsx)(n.annotation,{encoding:"application/x-tex",children:"CS \\times 16 + IP"})]})})}),(0,t.jsxs)(n.span,{className:"katex-html","aria-hidden":"true",children:[(0,t.jsxs)(n.span,{className:"base",children:[(0,t.jsx)(n.span,{className:"strut",style:{height:"0.7667em",verticalAlign:"-0.0833em"}}),(0,t.jsx)(n.span,{className:"mord mathnormal",style:{marginRight:"0.05764em"},children:"CS"}),(0,t.jsx)(n.span,{className:"mspace",style:{marginRight:"0.2222em"}}),(0,t.jsx)(n.span,{className:"mbin",children:"\xd7"}),(0,t.jsx)(n.span,{className:"mspace",style:{marginRight:"0.2222em"}})]}),(0,t.jsxs)(n.span,{className:"base",children:[(0,t.jsx)(n.span,{className:"strut",style:{height:"0.7278em",verticalAlign:"-0.0833em"}}),(0,t.jsx)(n.span,{className:"mord",children:"16"}),(0,t.jsx)(n.span,{className:"mspace",style:{marginRight:"0.2222em"}}),(0,t.jsx)(n.span,{className:"mbin",children:"+"}),(0,t.jsx)(n.span,{className:"mspace",style:{marginRight:"0.2222em"}})]}),(0,t.jsxs)(n.span,{className:"base",children:[(0,t.jsx)(n.span,{className:"strut",style:{height:"0.6833em"}}),(0,t.jsx)(n.span,{className:"mord mathnormal",style:{marginRight:"0.07847em"},children:"I"}),(0,t.jsx)(n.span,{className:"mord mathnormal",style:{marginRight:"0.13889em"},children:"P"})]})]})]}),"."]}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"40-the-biu-contains-fifo-register-of-size-6-bytes-called-______",children:"40. The BIU contains FIFO register of size 6 bytes called ______."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Queue"}),"\n",(0,t.jsx)(n.li,{children:"Stack"}),"\n",(0,t.jsx)(n.li,{children:"Segment"}),"\n",(0,t.jsx)(n.li,{children:"Register"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 1. Queue"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The Bus Interface Unit (BIU) in the 8086 microprocessor contains a First-In-First-Out (FIFO) register of size 6 bytes, which is referred to as a queue. This queue is used to prefetch instructions from memory, improving the efficiency of instruction execution."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"41-the-______-is-required-to-synchronize-the-internal-operands-in-the-processor-clk-signal",children:"41. The ______ is required to synchronize the internal operands in the processor CLK Signal."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"UR Signal"}),"\n",(0,t.jsx)(n.li,{children:"Vec"}),"\n",(0,t.jsx)(n.li,{children:"AIE"}),"\n",(0,t.jsx)(n.li,{children:"Ground"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 1. UR Signal"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The UR (Update Register) signal is used to synchronize the internal operands in the processor with the clock (CLK) signal. This ensures that data is processed correctly and in sync with the processor's clock cycles."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"42-the-pin-of-minimum-mode-ad0-ad15-has-______-address",children:"42. The pin of minimum mode AD0-AD15 has ______ address."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"16-bit"}),"\n",(0,t.jsx)(n.li,{children:"20-bit"}),"\n",(0,t.jsx)(n.li,{children:"32-bit"}),"\n",(0,t.jsx)(n.li,{children:"4-bit"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 2. 20-bit"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"In minimum mode, the AD0-AD15 pins of the 8086 microprocessor are multiplexed to carry both address and data. The address bus is 20 bits wide, allowing the processor to address up to 1 MB of memory."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"43-the-pin-of-minimum-mode-ad0-ad15-has-______-data-bus",children:"43. The pin of minimum mode AD0-AD15 has ______ data bus."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"4-bit"}),"\n",(0,t.jsx)(n.li,{children:"20-bit"}),"\n",(0,t.jsx)(n.li,{children:"16-bit"}),"\n",(0,t.jsx)(n.li,{children:"32-bit"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 3. 16-bit"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"In minimum mode, the AD0-AD15 pins of the 8086 microprocessor are used as a 16-bit data bus. These pins are multiplexed to carry both address and data, but during data transfer, they function as a 16-bit data bus."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"44-the-address-bits-are-sent-out-on-lines-through-______",children:"44. The address bits are sent out on lines through ______."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"16-19"}),"\n",(0,t.jsx)(n.li,{children:"A0-17"}),"\n",(0,t.jsx)(n.li,{children:"D0-D17"}),"\n",(0,t.jsx)(n.li,{children:"C0-C17"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 1. 16-19"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The address bits in the 8086 microprocessor are sent out on lines A16-A19. These lines, along with AD0-AD15, form the 20-bit address bus, allowing the processor to address up to 1 MB of memory."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"45-______-is-used-to-write-into-memory",children:"45. ______ is used to write into memory."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"RD"}),"\n",(0,t.jsx)(n.li,{children:"WR"}),"\n",(0,t.jsx)(n.li,{children:"RD/WR"}),"\n",(0,t.jsx)(n.li,{children:"CLK"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 2. WR"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The WR (Write) signal in the 8086 microprocessor is used to indicate a write operation to memory or I/O devices. When WR is active, data is written from the processor to the specified memory or I/O location."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"46-the-functions-of-pins-from-24-to-31-depend-on-the-mode-in-which-______-is-operating",children:"46. The functions of Pins from 24 to 31 depend on the mode in which ______ is operating."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"8085A"}),"\n",(0,t.jsx)(n.li,{children:"80835"}),"\n",(0,t.jsx)(n.li,{children:"8086"}),"\n",(0,t.jsx)(n.li,{children:"80845"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 3. 8086"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The functions of pins 24 to 31 in the 8086 microprocessor depend on whether the processor is operating in minimum or maximum mode. In minimum mode, these pins are used for control signals, while in maximum mode, they are used for status signals."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"47-the-rd-wr-mio-is-the-heart-of-control-for-a-______-mode",children:"47. The RD, WR, M/IO is the heart of control for a ______ mode."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Minimum"}),"\n",(0,t.jsx)(n.li,{children:"Compatibility mode"}),"\n",(0,t.jsx)(n.li,{children:"Maximum"}),"\n",(0,t.jsx)(n.li,{children:"Control mode"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 1. Minimum"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The RD (Read), WR (Write), and M/IO (Memory/Input-Output) signals are the primary control signals in minimum mode operation of the 8086 microprocessor. These signals control the flow of data between the processor and memory or I/O devices."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"48-in-a-minimum-mode-there-is-a-______-on-the-system-bus",children:"48. In a minimum mode there is a ______ on the system bus."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Single"}),"\n",(0,t.jsx)(n.li,{children:"Multiple"}),"\n",(0,t.jsx)(n.li,{children:"Double"}),"\n",(0,t.jsx)(n.li,{children:"Triple"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 1. Single"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"In minimum mode, the 8086 microprocessor operates as a single processor on the system bus. All control signals are generated by the 8086 itself, and there is no external bus controller."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"49-if-mnmx-is-low-the-8086-operates-in-______-mode",children:"49. If MN/MX is low the 8086 operates in ______ mode."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Minimum"}),"\n",(0,t.jsx)(n.li,{children:"Both (A) and (B)"}),"\n",(0,t.jsx)(n.li,{children:"Maximum"}),"\n",(0,t.jsx)(n.li,{children:"Medium"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 3. Maximum"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The MN/MX (Minimum/Maximum) pin on the 8086 microprocessor determines the operating mode. If MN/MX is low, the processor operates in maximum mode, where control signals are generated by an external bus controller."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h3,{id:"50-in-max-mode-control-bus-signal-so-s1-and-s2-are-sent-out-in-______-form",children:"50. In max mode, control bus signal So, S1, and S2 are sent out in ______ form."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Decoded"}),"\n",(0,t.jsx)(n.li,{children:"Shared"}),"\n",(0,t.jsx)(n.li,{children:"Encoded"}),"\n",(0,t.jsx)(n.li,{children:"Unshared"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 3. Encoded"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"In maximum mode, the control bus signals S0, S1, and S2 are sent out in encoded form. These signals are decoded by an external bus controller to generate the necessary control signals for memory and I/O operations."}),"\n"]}),"\n"]})]})}let l={MDXContent:function(){let e=arguments.length>0&&void 0!==arguments[0]?arguments[0]:{},{wrapper:n}=Object.assign({},(0,o.a)(),e.components);return n?(0,t.jsx)(n,{...e,children:(0,t.jsx)(d,{...e})}):d(e)},pageOpts:{filePath:"pages/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-microprocessor/set-3.md",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-microprocessor/set-3",timestamp:1738259121e3,pageMap:[{kind:"MdxPage",name:"index",route:"/"},{kind:"Folder",name:"license",route:"/license",children:[{kind:"Folder",name:"civil",route:"/license/civil",children:[{kind:"Folder",name:"1.-concept-of-basic-electrical-and-electronics-engineering",route:"/license/civil/1.-concept-of-basic-electrical-and-electronics-engineering",children:[{kind:"MdxPage",name:"1.1-basic-concepts",route:"/license/civil/1.-concept-of-basic-electrical-and-electronics-engineering/1.1-basic-concepts"},{kind:"MdxPage",name:"1.2-network-theorems",route:"/license/civil/1.-concept-of-basic-electrical-and-electronics-engineering/1.2-network-theorems"},{kind:"MdxPage",name:"1.3-alternating-current-fundamentals",route:"/license/civil/1.-concept-of-basic-electrical-and-electronics-engineering/1.3-alternating-current-fundamentals"},{kind:"MdxPage",name:"1.4-semiconductor-device",route:"/license/civil/1.-concept-of-basic-electrical-and-electronics-engineering/1.4-semiconductor-device"},{kind:"MdxPage",name:"1.5-signal-generator",route:"/license/civil/1.-concept-of-basic-electrical-and-electronics-engineering/1.5-signal-generator"},{kind:"MdxPage",name:"1.6-amplifiers",route:"/license/civil/1.-concept-of-basic-electrical-and-electronics-engineering/1.6-amplifiers"},{kind:"Folder",name:"mcqs",route:"/license/civil/1.-concept-of-basic-electrical-and-electronics-engineering/mcqs",children:[{kind:"Folder",name:"mcqs-on-basic-electrical",route:"/license/civil/1.-concept-of-basic-electrical-and-electronics-engineering/mcqs/mcqs-on-basic-electrical",children:[{kind:"MdxPage",name:"set-1",route:"/license/civil/1.-concept-of-basic-electrical-and-electronics-engineering/mcqs/mcqs-on-basic-electrical/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/civil/1.-concept-of-basic-electrical-and-electronics-engineering/mcqs/mcqs-on-basic-electrical/set-2"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2"}}]},{kind:"Folder",name:"mcqs-on-basic-electronics",route:"/license/civil/1.-concept-of-basic-electrical-and-electronics-engineering/mcqs/mcqs-on-basic-electronics",children:[{kind:"MdxPage",name:"set-1",route:"/license/civil/1.-concept-of-basic-electrical-and-electronics-engineering/mcqs/mcqs-on-basic-electronics/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/civil/1.-concept-of-basic-electrical-and-electronics-engineering/mcqs/mcqs-on-basic-electronics/set-2"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2"}}]}]},{kind:"MdxPage",name:"README",route:"/license/civil/1.-concept-of-basic-electrical-and-electronics-engineering/README"},{kind:"Meta",data:{README:"README","1.1-basic-concepts":"1.1-basic-concepts","1.2-network-theorems":"1.2-network-theorems","1.3-alternating-current-fundamentals":"1.3-alternating-current-fundamentals","1.4-semiconductor-device":"1.4-semiconductor-device","1.5-signal-generator":"1.5-signal-generator","1.6-amplifiers":"1.6-amplifiers",mcqs:"MCQs"}}]},{kind:"Folder",name:"10.-project-planning-design-and-implementation",route:"/license/civil/10.-project-planning-design-and-implementation",children:[{kind:"MdxPage",name:"10.1-engineering-drawings-and-its-concepts",route:"/license/civil/10.-project-planning-design-and-implementation/10.1-engineering-drawings-and-its-concepts"},{kind:"MdxPage",name:"10.2-engineering-economics",route:"/license/civil/10.-project-planning-design-and-implementation/10.2-engineering-economics"},{kind:"MdxPage",name:"10.3-project-planning-and-scheduling",route:"/license/civil/10.-project-planning-design-and-implementation/10.3-project-planning-and-scheduling"},{kind:"MdxPage",name:"10.4-project-management",route:"/license/civil/10.-project-planning-design-and-implementation/10.4-project-management"},{kind:"MdxPage",name:"10.5-engineering-professional-practice",route:"/license/civil/10.-project-planning-design-and-implementation/10.5-engineering-professional-practice"},{kind:"MdxPage",name:"10.6-engineering-regulatory-body",route:"/license/civil/10.-project-planning-design-and-implementation/10.6-engineering-regulatory-body"},{kind:"Folder",name:"mcqs",route:"/license/civil/10.-project-planning-design-and-implementation/mcqs",children:[{kind:"Folder",name:"mcqs-on-engineering-drawing",route:"/license/civil/10.-project-planning-design-and-implementation/mcqs/mcqs-on-engineering-drawing",children:[{kind:"MdxPage",name:"set-1",route:"/license/civil/10.-project-planning-design-and-implementation/mcqs/mcqs-on-engineering-drawing/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/civil/10.-project-planning-design-and-implementation/mcqs/mcqs-on-engineering-drawing/set-2"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2"}}]},{kind:"MdxPage",name:"mcqs-on-engineering-economics",route:"/license/civil/10.-project-planning-design-and-implementation/mcqs/mcqs-on-engineering-economics"},{kind:"MdxPage",name:"mcqs-on-engineering-professional-practice",route:"/license/civil/10.-project-planning-design-and-implementation/mcqs/mcqs-on-engineering-professional-practice"},{kind:"MdxPage",name:"mcqs-on-engineering-regulatory-body",route:"/license/civil/10.-project-planning-design-and-implementation/mcqs/mcqs-on-engineering-regulatory-body"},{kind:"MdxPage",name:"mcqs-on-project-mangement",route:"/license/civil/10.-project-planning-design-and-implementation/mcqs/mcqs-on-project-mangement"},{kind:"MdxPage",name:"mcqs-on-project-planning-and-scheduling",route:"/license/civil/10.-project-planning-design-and-implementation/mcqs/mcqs-on-project-planning-and-scheduling"},{kind:"Meta",data:{"mcqs-on-engineering-economics":"Mcqs on Engineering Economics","mcqs-on-engineering-professional-practice":"Mcqs on Engineering Professional Practice","mcqs-on-engineering-regulatory-body":"Mcqs on Engineering Regulatory Body","mcqs-on-project-mangement":"Mcqs on Project Mangement","mcqs-on-project-planning-and-scheduling":"Mcqs on Project Planning and Scheduling"}}]},{kind:"MdxPage",name:"README",route:"/license/civil/10.-project-planning-design-and-implementation/README"},{kind:"Meta",data:{README:"README","10.1-engineering-drawings-and-its-concepts":"10.1-engineering-drawings-and-its-concepts","10.2-engineering-economics":"10.2-engineering-economics","10.3-project-planning-and-scheduling":"10.3-project-planning-and-scheduling","10.4-project-management":"10.4-project-management","10.5-engineering-professional-practice":"10.5-engineering-professional-practice","10.6-engineering-regulatory-body":"10.6-engineering-regulatory-body",mcqs:"MCQs"}}]},{kind:"Folder",name:"2.-digital-logic-and-microprocessor",route:"/license/civil/2.-digital-logic-and-microprocessor",children:[{kind:"MdxPage",name:"2.1-digital-logic",route:"/license/civil/2.-digital-logic-and-microprocessor/2.1-digital-logic"},{kind:"MdxPage",name:"2.2-combinational-and-arithmetic-circuit",route:"/license/civil/2.-digital-logic-and-microprocessor/2.2-combinational-and-arithmetic-circuit"},{kind:"MdxPage",name:"2.3-sequential-logic-circuits",route:"/license/civil/2.-digital-logic-and-microprocessor/2.3-sequential-logic-circuits"},{kind:"MdxPage",name:"2.4-microprocessor",route:"/license/civil/2.-digital-logic-and-microprocessor/2.4-microprocessor"},{kind:"MdxPage",name:"2.5-microprocessor-system",route:"/license/civil/2.-digital-logic-and-microprocessor/2.5-microprocessor-system"},{kind:"MdxPage",name:"2.6-interrupt-operations",route:"/license/civil/2.-digital-logic-and-microprocessor/2.6-interrupt-operations"},{kind:"Folder",name:"mcqs",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs",children:[{kind:"Folder",name:"mcqs-on-digital-logic",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic",children:[{kind:"MdxPage",name:"set-1",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-1"},{kind:"MdxPage",name:"set-10",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-10"},{kind:"MdxPage",name:"set-11",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-11"},{kind:"MdxPage",name:"set-12",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-12"},{kind:"MdxPage",name:"set-2",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-2"},{kind:"MdxPage",name:"set-3",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-3"},{kind:"MdxPage",name:"set-4",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-4"},{kind:"MdxPage",name:"set-5",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-5"},{kind:"MdxPage",name:"set-6",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-6"},{kind:"MdxPage",name:"set-7",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-7"},{kind:"MdxPage",name:"set-8",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-8"},{kind:"MdxPage",name:"set-9",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-9"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2","set-3":"Set 3","set-4":"Set 4","set-5":"Set 5","set-6":"Set 6","set-7":"Set 7","set-8":"Set 8","set-9":"Set 9","set-10":"Set 10","set-11":"Set 11","set-12":"Set 12"}}]},{kind:"Folder",name:"mcqs-on-microprocessor",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-microprocessor",children:[{kind:"MdxPage",name:"set-1",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-microprocessor/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-microprocessor/set-2"},{kind:"MdxPage",name:"set-3",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-microprocessor/set-3"},{kind:"MdxPage",name:"set-4",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-microprocessor/set-4"},{kind:"MdxPage",name:"set-5",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-microprocessor/set-5"},{kind:"MdxPage",name:"set-6",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-microprocessor/set-6"},{kind:"MdxPage",name:"set-7",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-microprocessor/set-7"},{kind:"MdxPage",name:"set-8",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-microprocessor/set-8"},{kind:"MdxPage",name:"set-9",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-microprocessor/set-9"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2","set-3":"Set 3","set-4":"Set 4","set-5":"Set 5","set-6":"Set 6","set-7":"Set 7","set-8":"Set 8","set-9":"Set 9"}}]}]},{kind:"MdxPage",name:"README",route:"/license/civil/2.-digital-logic-and-microprocessor/README"},{kind:"Meta",data:{README:"README","2.1-digital-logic":"2.1-digital-logic","2.2-combinational-and-arithmetic-circuit":"2.2-combinational-and-arithmetic-circuit","2.3-sequential-logic-circuits":"2.3-sequential-logic-circuits","2.4-microprocessor":"2.4-microprocessor","2.5-microprocessor-system":"2.5-microprocessor-system","2.6-interrupt-operations":"2.6-interrupt-operations",mcqs:"MCQs"}}]},{kind:"Folder",name:"3.-programming-language-and-its-applications",route:"/license/civil/3.-programming-language-and-its-applications",children:[{kind:"MdxPage",name:"3.1-introduction-to-c-programming",route:"/license/civil/3.-programming-language-and-its-applications/3.1-introduction-to-c-programming"},{kind:"MdxPage",name:"3.2-pointers-structures-and-data-files",route:"/license/civil/3.-programming-language-and-its-applications/3.2-pointers-structures-and-data-files"},{kind:"MdxPage",name:"3.3-c++-language-constructs-with-objects-and-classes",route:"/license/civil/3.-programming-language-and-its-applications/3.3-c++-language-constructs-with-objects-and-classes"},{kind:"MdxPage",name:"3.4-features-of-object-oriented-programming",route:"/license/civil/3.-programming-language-and-its-applications/3.4-features-of-object-oriented-programming"},{kind:"MdxPage",name:"3.5-pure-virtual-functions-and-file-handling",route:"/license/civil/3.-programming-language-and-its-applications/3.5-pure-virtual-functions-and-file-handling"},{kind:"MdxPage",name:"3.6-generic-programming-and-exception-handling",route:"/license/civil/3.-programming-language-and-its-applications/3.6-generic-programming-and-exception-handling"},{kind:"Folder",name:"mcqs",route:"/license/civil/3.-programming-language-and-its-applications/mcqs",children:[{kind:"MdxPage",name:"set-1",route:"/license/civil/3.-programming-language-and-its-applications/mcqs/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/civil/3.-programming-language-and-its-applications/mcqs/set-2"},{kind:"MdxPage",name:"set-3",route:"/license/civil/3.-programming-language-and-its-applications/mcqs/set-3"},{kind:"MdxPage",name:"set-4",route:"/license/civil/3.-programming-language-and-its-applications/mcqs/set-4"},{kind:"MdxPage",name:"set-5",route:"/license/civil/3.-programming-language-and-its-applications/mcqs/set-5"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2","set-3":"Set 3","set-4":"Set 4","set-5":"Set 5"}}]},{kind:"MdxPage",name:"README",route:"/license/civil/3.-programming-language-and-its-applications/README"},{kind:"Meta",data:{README:"README","3.1-introduction-to-c-programming":"3.1-introduction-to-c-programming","3.2-pointers-structures-and-data-files":"3.2-pointers-structures-and-data-files","3.3-c++-language-constructs-with-objects-and-classes":"3.3-c++-language-constructs-with-objects-and-classes","3.4-features-of-object-oriented-programming":"3.4-features-of-object-oriented-programming","3.5-pure-virtual-functions-and-file-handling":"3.5-pure-virtual-functions-and-file-handling","3.6-generic-programming-and-exception-handling":"3.6-generic-programming-and-exception-handling",mcqs:"MCQs"}}]},{kind:"Folder",name:"4.-computer-organization-and-embedded-system",route:"/license/civil/4.-computer-organization-and-embedded-system",children:[{kind:"MdxPage",name:"4.1-control-and-cpu",route:"/license/civil/4.-computer-organization-and-embedded-system/4.1-control-and-cpu"},{kind:"MdxPage",name:"4.2-computer-arithmetic-and-memory-system",route:"/license/civil/4.-computer-organization-and-embedded-system/4.2-computer-arithmetic-and-memory-system"},{kind:"MdxPage",name:"4.3-i-o-organization-and-multiprocessor",route:"/license/civil/4.-computer-organization-and-embedded-system/4.3-i-o-organization-and-multiprocessor"},{kind:"MdxPage",name:"4.4-embedded-system-design",route:"/license/civil/4.-computer-organization-and-embedded-system/4.4-embedded-system-design"},{kind:"MdxPage",name:"4.5-real-time-operating-and-control-systems",route:"/license/civil/4.-computer-organization-and-embedded-system/4.5-real-time-operating-and-control-systems"},{kind:"MdxPage",name:"4.6-hardware-description-language-vhdl-and-ic-technology",route:"/license/civil/4.-computer-organization-and-embedded-system/4.6-hardware-description-language-vhdl-and-ic-technology"},{kind:"Folder",name:"mcqs",route:"/license/civil/4.-computer-organization-and-embedded-system/mcqs",children:[{kind:"MdxPage",name:"set-1",route:"/license/civil/4.-computer-organization-and-embedded-system/mcqs/set-1"},{kind:"MdxPage",name:"set-10",route:"/license/civil/4.-computer-organization-and-embedded-system/mcqs/set-10"},{kind:"MdxPage",name:"set-11",route:"/license/civil/4.-computer-organization-and-embedded-system/mcqs/set-11"},{kind:"MdxPage",name:"set-2",route:"/license/civil/4.-computer-organization-and-embedded-system/mcqs/set-2"},{kind:"MdxPage",name:"set-3",route:"/license/civil/4.-computer-organization-and-embedded-system/mcqs/set-3"},{kind:"MdxPage",name:"set-4",route:"/license/civil/4.-computer-organization-and-embedded-system/mcqs/set-4"},{kind:"MdxPage",name:"set-5",route:"/license/civil/4.-computer-organization-and-embedded-system/mcqs/set-5"},{kind:"MdxPage",name:"set-6",route:"/license/civil/4.-computer-organization-and-embedded-system/mcqs/set-6"},{kind:"MdxPage",name:"set-7",route:"/license/civil/4.-computer-organization-and-embedded-system/mcqs/set-7"},{kind:"MdxPage",name:"set-8",route:"/license/civil/4.-computer-organization-and-embedded-system/mcqs/set-8"},{kind:"MdxPage",name:"set-9",route:"/license/civil/4.-computer-organization-and-embedded-system/mcqs/set-9"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2","set-3":"Set 3","set-4":"Set 4","set-5":"Set 5","set-6":"Set 6","set-7":"Set 7","set-8":"Set 8","set-9":"Set 9","set-10":"Set 10","set-11":"Set 11"}}]},{kind:"MdxPage",name:"README",route:"/license/civil/4.-computer-organization-and-embedded-system/README"},{kind:"Meta",data:{README:"README","4.1-control-and-cpu":"4.1-control-and-cpu","4.2-computer-arithmetic-and-memory-system":"4.2-computer-arithmetic-and-memory-system","4.3-i-o-organization-and-multiprocessor":"4.3-i-o-organization-and-multiprocessor","4.4-embedded-system-design":"4.4-embedded-system-design","4.5-real-time-operating-and-control-systems":"4.5-real-time-operating-and-control-systems","4.6-hardware-description-language-vhdl-and-ic-technology":"4.6-hardware-description-language-vhdl-and-ic-technology",mcqs:"MCQs"}}]},{kind:"Folder",name:"5.-concept-of-computer-network-and-network-security-system",route:"/license/civil/5.-concept-of-computer-network-and-network-security-system",children:[{kind:"MdxPage",name:"5.1-introduction-to-computer-networks",route:"/license/civil/5.-concept-of-computer-network-and-network-security-system/5.1-introduction-to-computer-networks"},{kind:"MdxPage",name:"5.2-data-link-layer",route:"/license/civil/5.-concept-of-computer-network-and-network-security-system/5.2-data-link-layer"},{kind:"MdxPage",name:"5.3-network-layer",route:"/license/civil/5.-concept-of-computer-network-and-network-security-system/5.3-network-layer"},{kind:"MdxPage",name:"5.4-transport-layer",route:"/license/civil/5.-concept-of-computer-network-and-network-security-system/5.4-transport-layer"},{kind:"MdxPage",name:"5.5-application-layer",route:"/license/civil/5.-concept-of-computer-network-and-network-security-system/5.5-application-layer"},{kind:"MdxPage",name:"5.6-network-security",route:"/license/civil/5.-concept-of-computer-network-and-network-security-system/5.6-network-security"},{kind:"Folder",name:"mcqs",route:"/license/civil/5.-concept-of-computer-network-and-network-security-system/mcqs",children:[{kind:"Folder",name:"advanced-networking",route:"/license/civil/5.-concept-of-computer-network-and-network-security-system/mcqs/advanced-networking",children:[{kind:"MdxPage",name:"set-1",route:"/license/civil/5.-concept-of-computer-network-and-network-security-system/mcqs/advanced-networking/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/civil/5.-concept-of-computer-network-and-network-security-system/mcqs/advanced-networking/set-2"},{kind:"MdxPage",name:"set-3",route:"/license/civil/5.-concept-of-computer-network-and-network-security-system/mcqs/advanced-networking/set-3"},{kind:"MdxPage",name:"set-4",route:"/license/civil/5.-concept-of-computer-network-and-network-security-system/mcqs/advanced-networking/set-4"},{kind:"MdxPage",name:"set-5",route:"/license/civil/5.-concept-of-computer-network-and-network-security-system/mcqs/advanced-networking/set-5"},{kind:"MdxPage",name:"set-6",route:"/license/civil/5.-concept-of-computer-network-and-network-security-system/mcqs/advanced-networking/set-6"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2","set-3":"Set 3","set-4":"Set 4","set-5":"Set 5","set-6":"Set 6"}}]},{kind:"Folder",name:"basic-networking",route:"/license/civil/5.-concept-of-computer-network-and-network-security-system/mcqs/basic-networking",children:[{kind:"MdxPage",name:"set-1",route:"/license/civil/5.-concept-of-computer-network-and-network-security-system/mcqs/basic-networking/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/civil/5.-concept-of-computer-network-and-network-security-system/mcqs/basic-networking/set-2"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2"}}]}]},{kind:"MdxPage",name:"README",route:"/license/civil/5.-concept-of-computer-network-and-network-security-system/README"},{kind:"Meta",data:{README:"README","5.1-introduction-to-computer-networks":"5.1-introduction-to-computer-networks","5.2-data-link-layer":"5.2-data-link-layer","5.3-network-layer":"5.3-network-layer","5.4-transport-layer":"5.4-transport-layer","5.5-application-layer":"5.5-application-layer","5.6-network-security":"5.6-network-security",mcqs:"MCQs"}}]},{kind:"Folder",name:"6.-theory-of-computation-and-computer-graphics",route:"/license/civil/6.-theory-of-computation-and-computer-graphics",children:[{kind:"MdxPage",name:"6.1-introduction-to-finite-automata",route:"/license/civil/6.-theory-of-computation-and-computer-graphics/6.1-introduction-to-finite-automata"},{kind:"MdxPage",name:"6.2-introduction-to-context-free-languages-cfl",route:"/license/civil/6.-theory-of-computation-and-computer-graphics/6.2-introduction-to-context-free-languages-cfl"},{kind:"MdxPage",name:"6.3-turing-machines-tm",route:"/license/civil/6.-theory-of-computation-and-computer-graphics/6.3-turing-machines-tm"},{kind:"MdxPage",name:"6.4-introduction-to-computer-graphics",route:"/license/civil/6.-theory-of-computation-and-computer-graphics/6.4-introduction-to-computer-graphics"},{kind:"MdxPage",name:"6.5-two-dimensional-transformation",route:"/license/civil/6.-theory-of-computation-and-computer-graphics/6.5-two-dimensional-transformation"},{kind:"MdxPage",name:"6.6-three-dimensional-transformation",route:"/license/civil/6.-theory-of-computation-and-computer-graphics/6.6-three-dimensional-transformation"},{kind:"Folder",name:"mcqs",route:"/license/civil/6.-theory-of-computation-and-computer-graphics/mcqs",children:[{kind:"Folder",name:"mcqs-on-computer-graphics",route:"/license/civil/6.-theory-of-computation-and-computer-graphics/mcqs/mcqs-on-computer-graphics",children:[{kind:"MdxPage",name:"set-1",route:"/license/civil/6.-theory-of-computation-and-computer-graphics/mcqs/mcqs-on-computer-graphics/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/civil/6.-theory-of-computation-and-computer-graphics/mcqs/mcqs-on-computer-graphics/set-2"},{kind:"MdxPage",name:"set-3",route:"/license/civil/6.-theory-of-computation-and-computer-graphics/mcqs/mcqs-on-computer-graphics/set-3"},{kind:"MdxPage",name:"set-4",route:"/license/civil/6.-theory-of-computation-and-computer-graphics/mcqs/mcqs-on-computer-graphics/set-4"},{kind:"MdxPage",name:"set-5",route:"/license/civil/6.-theory-of-computation-and-computer-graphics/mcqs/mcqs-on-computer-graphics/set-5"},{kind:"MdxPage",name:"set-6",route:"/license/civil/6.-theory-of-computation-and-computer-graphics/mcqs/mcqs-on-computer-graphics/set-6"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2","set-3":"Set 3","set-4":"Set 4","set-5":"Set 5","set-6":"Set 6"}}]},{kind:"Folder",name:"mcqs-on-theory-of-computation",route:"/license/civil/6.-theory-of-computation-and-computer-graphics/mcqs/mcqs-on-theory-of-computation",children:[{kind:"MdxPage",name:"set-1",route:"/license/civil/6.-theory-of-computation-and-computer-graphics/mcqs/mcqs-on-theory-of-computation/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/civil/6.-theory-of-computation-and-computer-graphics/mcqs/mcqs-on-theory-of-computation/set-2"},{kind:"MdxPage",name:"set-3",route:"/license/civil/6.-theory-of-computation-and-computer-graphics/mcqs/mcqs-on-theory-of-computation/set-3"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2","set-3":"Set 3"}}]}]},{kind:"MdxPage",name:"README",route:"/license/civil/6.-theory-of-computation-and-computer-graphics/README"},{kind:"Meta",data:{README:"README","6.1-introduction-to-finite-automata":"6.1-introduction-to-finite-automata","6.2-introduction-to-context-free-languages-cfl":"6.2-introduction-to-context-free-languages-cfl","6.3-turing-machines-tm":"6.3-turing-machines-tm","6.4-introduction-to-computer-graphics":"6.4-introduction-to-computer-graphics","6.5-two-dimensional-transformation":"6.5-two-dimensional-transformation","6.6-three-dimensional-transformation":"6.6-three-dimensional-transformation",mcqs:"MCQs"}}]},{kind:"Folder",name:"7.-data-structures-and-algorithm-database-system-and-operating-system",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system",children:[{kind:"MdxPage",name:"7.1-introduction-to-data-structures-lists-linked-lists-and-trees",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/7.1-introduction-to-data-structures-lists-linked-lists-and-trees"},{kind:"MdxPage",name:"7.2-sorting-searching-hashing-and-graphs",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/7.2-sorting-searching-hashing-and-graphs"},{kind:"MdxPage",name:"7.3-introduction-to-data-models-normalization-and-sql",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/7.3-introduction-to-data-models-normalization-and-sql"},{kind:"MdxPage",name:"7.4-transaction-processing-concurrency-control-and-crash-recovery",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/7.4-transaction-processing-concurrency-control-and-crash-recovery"},{kind:"MdxPage",name:"7.5-introduction-to-operating-system-and-process-management",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/7.5-introduction-to-operating-system-and-process-management"},{kind:"MdxPage",name:"7.6-memory-management-file-systems-and-system-administration",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/7.6-memory-management-file-systems-and-system-administration"},{kind:"Folder",name:"mcqs",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs",children:[{kind:"Folder",name:"mcqs-on-dbms",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-dbms",children:[{kind:"MdxPage",name:"set-1",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-dbms/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-dbms/set-2"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2"}}]},{kind:"Folder",name:"mcqs-on-dsa",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-dsa",children:[{kind:"MdxPage",name:"set-1",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-dsa/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-dsa/set-2"},{kind:"MdxPage",name:"set-3",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-dsa/set-3"},{kind:"MdxPage",name:"set-4",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-dsa/set-4"},{kind:"MdxPage",name:"set-5",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-dsa/set-5"},{kind:"MdxPage",name:"set-6",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-dsa/set-6"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2","set-3":"Set 3","set-4":"Set 4","set-5":"Set 5","set-6":"Set 6"}}]},{kind:"Folder",name:"mcqs-on-operating-system",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system",children:[{kind:"MdxPage",name:"set-1",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-1"},{kind:"MdxPage",name:"set-10",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-10"},{kind:"MdxPage",name:"set-11",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-11"},{kind:"MdxPage",name:"set-12",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-12"},{kind:"MdxPage",name:"set-2",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-2"},{kind:"MdxPage",name:"set-3",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-3"},{kind:"MdxPage",name:"set-4",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-4"},{kind:"MdxPage",name:"set-5",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-5"},{kind:"MdxPage",name:"set-6",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-6"},{kind:"MdxPage",name:"set-7",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-7"},{kind:"MdxPage",name:"set-8",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-8"},{kind:"MdxPage",name:"set-9",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-9"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2","set-3":"Set 3","set-4":"Set 4","set-5":"Set 5","set-6":"Set 6","set-7":"Set 7","set-8":"Set 8","set-9":"Set 9","set-10":"Set 10","set-11":"Set 11","set-12":"Set 12"}}]}]},{kind:"MdxPage",name:"README",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/README"},{kind:"Meta",data:{README:"README","7.1-introduction-to-data-structures-lists-linked-lists-and-trees":"7.1-introduction-to-data-structures-lists-linked-lists-and-trees","7.2-sorting-searching-hashing-and-graphs":"7.2-sorting-searching-hashing-and-graphs","7.3-introduction-to-data-models-normalization-and-sql":"7.3-introduction-to-data-models-normalization-and-sql","7.4-transaction-processing-concurrency-control-and-crash-recovery":"7.4-transaction-processing-concurrency-control-and-crash-recovery","7.5-introduction-to-operating-system-and-process-management":"7.5-introduction-to-operating-system-and-process-management","7.6-memory-management-file-systems-and-system-administration":"7.6-memory-management-file-systems-and-system-administration",mcqs:"MCQs"}}]},{kind:"Folder",name:"8.-software-engineering-and-object-oriented-analysis-and-design",route:"/license/civil/8.-software-engineering-and-object-oriented-analysis-and-design",children:[{kind:"MdxPage",name:"8.1-software-process-and-requirements",route:"/license/civil/8.-software-engineering-and-object-oriented-analysis-and-design/8.1-software-process-and-requirements"},{kind:"MdxPage",name:"8.2-software-design",route:"/license/civil/8.-software-engineering-and-object-oriented-analysis-and-design/8.2-software-design"},{kind:"MdxPage",name:"8.3-software-testing-cost-estimation-quality-management-and-configuration-management",route:"/license/civil/8.-software-engineering-and-object-oriented-analysis-and-design/8.3-software-testing-cost-estimation-quality-management-and-configuration-management"},{kind:"MdxPage",name:"8.4-object-oriented-fundamentals-and-analysis",route:"/license/civil/8.-software-engineering-and-object-oriented-analysis-and-design/8.4-object-oriented-fundamentals-and-analysis"},{kind:"MdxPage",name:"8.5-object-oriented-design",route:"/license/civil/8.-software-engineering-and-object-oriented-analysis-and-design/8.5-object-oriented-design"},{kind:"MdxPage",name:"8.6-object-oriented-design-implementation",route:"/license/civil/8.-software-engineering-and-object-oriented-analysis-and-design/8.6-object-oriented-design-implementation"},{kind:"Folder",name:"mcqs",route:"/license/civil/8.-software-engineering-and-object-oriented-analysis-and-design/mcqs",children:[{kind:"MdxPage",name:"set-1",route:"/license/civil/8.-software-engineering-and-object-oriented-analysis-and-design/mcqs/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/civil/8.-software-engineering-and-object-oriented-analysis-and-design/mcqs/set-2"},{kind:"MdxPage",name:"set-3",route:"/license/civil/8.-software-engineering-and-object-oriented-analysis-and-design/mcqs/set-3"},{kind:"MdxPage",name:"set-4",route:"/license/civil/8.-software-engineering-and-object-oriented-analysis-and-design/mcqs/set-4"},{kind:"MdxPage",name:"set-5",route:"/license/civil/8.-software-engineering-and-object-oriented-analysis-and-design/mcqs/set-5"},{kind:"MdxPage",name:"set-6",route:"/license/civil/8.-software-engineering-and-object-oriented-analysis-and-design/mcqs/set-6"},{kind:"MdxPage",name:"set-7",route:"/license/civil/8.-software-engineering-and-object-oriented-analysis-and-design/mcqs/set-7"},{kind:"MdxPage",name:"set-8",route:"/license/civil/8.-software-engineering-and-object-oriented-analysis-and-design/mcqs/set-8"},{kind:"MdxPage",name:"set-9",route:"/license/civil/8.-software-engineering-and-object-oriented-analysis-and-design/mcqs/set-9"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2","set-3":"Set 3","set-4":"Set 4","set-5":"Set 5","set-6":"Set 6","set-7":"Set 7","set-8":"Set 8","set-9":"Set 9"}}]},{kind:"MdxPage",name:"README",route:"/license/civil/8.-software-engineering-and-object-oriented-analysis-and-design/README"},{kind:"Meta",data:{README:"README","8.1-software-process-and-requirements":"8.1-software-process-and-requirements","8.2-software-design":"8.2-software-design","8.3-software-testing-cost-estimation-quality-management-and-configuration-management":"8.3-software-testing-cost-estimation-quality-management-and-configuration-management","8.4-object-oriented-fundamentals-and-analysis":"8.4-object-oriented-fundamentals-and-analysis","8.5-object-oriented-design":"8.5-object-oriented-design","8.6-object-oriented-design-implementation":"8.6-object-oriented-design-implementation",mcqs:"MCQs"}}]},{kind:"Folder",name:"9.-artificial-intelligence-and-neural-networks",route:"/license/civil/9.-artificial-intelligence-and-neural-networks",children:[{kind:"MdxPage",name:"9.1-introduction-to-ai-and-intelligent-agents",route:"/license/civil/9.-artificial-intelligence-and-neural-networks/9.1-introduction-to-ai-and-intelligent-agents"},{kind:"MdxPage",name:"9.2-problem-solving-and-searching-techniques",route:"/license/civil/9.-artificial-intelligence-and-neural-networks/9.2-problem-solving-and-searching-techniques"},{kind:"MdxPage",name:"9.3-knowledge-representation",route:"/license/civil/9.-artificial-intelligence-and-neural-networks/9.3-knowledge-representation"},{kind:"MdxPage",name:"9.4-expert-system-and-natural-language-processing",route:"/license/civil/9.-artificial-intelligence-and-neural-networks/9.4-expert-system-and-natural-language-processing"},{kind:"MdxPage",name:"9.5-machine-learning",route:"/license/civil/9.-artificial-intelligence-and-neural-networks/9.5-machine-learning"},{kind:"MdxPage",name:"9.6-neural-networks",route:"/license/civil/9.-artificial-intelligence-and-neural-networks/9.6-neural-networks"},{kind:"Folder",name:"mcqs",route:"/license/civil/9.-artificial-intelligence-and-neural-networks/mcqs",children:[{kind:"MdxPage",name:"set-1",route:"/license/civil/9.-artificial-intelligence-and-neural-networks/mcqs/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/civil/9.-artificial-intelligence-and-neural-networks/mcqs/set-2"},{kind:"MdxPage",name:"set-3",route:"/license/civil/9.-artificial-intelligence-and-neural-networks/mcqs/set-3"},{kind:"MdxPage",name:"set-4",route:"/license/civil/9.-artificial-intelligence-and-neural-networks/mcqs/set-4"},{kind:"MdxPage",name:"set-5",route:"/license/civil/9.-artificial-intelligence-and-neural-networks/mcqs/set-5"},{kind:"MdxPage",name:"set-6",route:"/license/civil/9.-artificial-intelligence-and-neural-networks/mcqs/set-6"},{kind:"MdxPage",name:"set-7",route:"/license/civil/9.-artificial-intelligence-and-neural-networks/mcqs/set-7"},{kind:"MdxPage",name:"set-8",route:"/license/civil/9.-artificial-intelligence-and-neural-networks/mcqs/set-8"},{kind:"MdxPage",name:"set-9",route:"/license/civil/9.-artificial-intelligence-and-neural-networks/mcqs/set-9"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2","set-3":"Set 3","set-4":"Set 4","set-5":"Set 5","set-6":"Set 6","set-7":"Set 7","set-8":"Set 8","set-9":"Set 9"}}]},{kind:"MdxPage",name:"README",route:"/license/civil/9.-artificial-intelligence-and-neural-networks/README"},{kind:"Meta",data:{README:"README","9.1-introduction-to-ai-and-intelligent-agents":"9.1-introduction-to-ai-and-intelligent-agents","9.2-problem-solving-and-searching-techniques":"9.2-problem-solving-and-searching-techniques","9.3-knowledge-representation":"9.3-knowledge-representation","9.4-expert-system-and-natural-language-processing":"9.4-expert-system-and-natural-language-processing","9.5-machine-learning":"9.5-machine-learning","9.6-neural-networks":"9.6-neural-networks",mcqs:"MCQs"}}]},{kind:"MdxPage",name:"index",route:"/license/civil"},{kind:"Meta",data:{index:"Introduction","1.-concept-of-basic-electrical-and-electronics-engineering":"1. Concept-of-basic-electrical-and-electronics-engineering","2.-digital-logic-and-microprocessor":"2. Digital-logic-and-microprocessor","3.-programming-language-and-its-applications":"3. Programming-language-and-its-applications","4.-computer-organization-and-embedded-system":"4. Computer-organization-and-embedded-system","5.-concept-of-computer-network-and-network-security-system":"5. Concept-of-computer-network-and-network-security-system","6.-theory-of-computation-and-computer-graphics":"6. Theory-of-computation-and-computer-graphics","7.-data-structures-and-algorithm-database-system-and-operating-system":"7. Data-structures-and-algorithm-database-system-and-operating-system","8.-software-engineering-and-object-oriented-analysis-and-design":"8. Software-engineering-and-object-oriented-analysis-and-design","9.-artificial-intelligence-and-neural-networks":"9. Artificial-intelligence-and-neural-networks","10.-project-planning-design-and-implementation":"10. Project-planning-design-and-implementation"}}]},{kind:"Folder",name:"computer",route:"/license/computer",children:[{kind:"Folder",name:"1.-concept-of-basic-electrical-and-electronics-engineering",route:"/license/computer/1.-concept-of-basic-electrical-and-electronics-engineering",children:[{kind:"MdxPage",name:"1.1-basic-concepts",route:"/license/computer/1.-concept-of-basic-electrical-and-electronics-engineering/1.1-basic-concepts"},{kind:"MdxPage",name:"1.2-network-theorems",route:"/license/computer/1.-concept-of-basic-electrical-and-electronics-engineering/1.2-network-theorems"},{kind:"MdxPage",name:"1.3-alternating-current-fundamentals",route:"/license/computer/1.-concept-of-basic-electrical-and-electronics-engineering/1.3-alternating-current-fundamentals"},{kind:"MdxPage",name:"1.4-semiconductor-device",route:"/license/computer/1.-concept-of-basic-electrical-and-electronics-engineering/1.4-semiconductor-device"},{kind:"MdxPage",name:"1.5-signal-generator",route:"/license/computer/1.-concept-of-basic-electrical-and-electronics-engineering/1.5-signal-generator"},{kind:"MdxPage",name:"1.6-amplifiers",route:"/license/computer/1.-concept-of-basic-electrical-and-electronics-engineering/1.6-amplifiers"},{kind:"Folder",name:"mcqs",route:"/license/computer/1.-concept-of-basic-electrical-and-electronics-engineering/mcqs",children:[{kind:"Folder",name:"mcqs-on-basic-electrical",route:"/license/computer/1.-concept-of-basic-electrical-and-electronics-engineering/mcqs/mcqs-on-basic-electrical",children:[{kind:"MdxPage",name:"set-1",route:"/license/computer/1.-concept-of-basic-electrical-and-electronics-engineering/mcqs/mcqs-on-basic-electrical/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/computer/1.-concept-of-basic-electrical-and-electronics-engineering/mcqs/mcqs-on-basic-electrical/set-2"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2"}}]},{kind:"Folder",name:"mcqs-on-basic-electronics",route:"/license/computer/1.-concept-of-basic-electrical-and-electronics-engineering/mcqs/mcqs-on-basic-electronics",children:[{kind:"MdxPage",name:"set-1",route:"/license/computer/1.-concept-of-basic-electrical-and-electronics-engineering/mcqs/mcqs-on-basic-electronics/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/computer/1.-concept-of-basic-electrical-and-electronics-engineering/mcqs/mcqs-on-basic-electronics/set-2"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2"}}]}]},{kind:"MdxPage",name:"README",route:"/license/computer/1.-concept-of-basic-electrical-and-electronics-engineering/README"},{kind:"Meta",data:{README:"README","1.1-basic-concepts":"1.1-basic-concepts","1.2-network-theorems":"1.2-network-theorems","1.3-alternating-current-fundamentals":"1.3-alternating-current-fundamentals","1.4-semiconductor-device":"1.4-semiconductor-device","1.5-signal-generator":"1.5-signal-generator","1.6-amplifiers":"1.6-amplifiers",mcqs:"MCQs"}}]},{kind:"Folder",name:"10.-project-planning-design-and-implementation",route:"/license/computer/10.-project-planning-design-and-implementation",children:[{kind:"MdxPage",name:"10.1-engineering-drawings-and-its-concepts",route:"/license/computer/10.-project-planning-design-and-implementation/10.1-engineering-drawings-and-its-concepts"},{kind:"MdxPage",name:"10.2-engineering-economics",route:"/license/computer/10.-project-planning-design-and-implementation/10.2-engineering-economics"},{kind:"MdxPage",name:"10.3-project-planning-and-scheduling",route:"/license/computer/10.-project-planning-design-and-implementation/10.3-project-planning-and-scheduling"},{kind:"MdxPage",name:"10.4-project-management",route:"/license/computer/10.-project-planning-design-and-implementation/10.4-project-management"},{kind:"MdxPage",name:"10.5-engineering-professional-practice",route:"/license/computer/10.-project-planning-design-and-implementation/10.5-engineering-professional-practice"},{kind:"MdxPage",name:"10.6-engineering-regulatory-body",route:"/license/computer/10.-project-planning-design-and-implementation/10.6-engineering-regulatory-body"},{kind:"Folder",name:"mcqs",route:"/license/computer/10.-project-planning-design-and-implementation/mcqs",children:[{kind:"Folder",name:"mcqs-on-engineering-drawing",route:"/license/computer/10.-project-planning-design-and-implementation/mcqs/mcqs-on-engineering-drawing",children:[{kind:"MdxPage",name:"set-1",route:"/license/computer/10.-project-planning-design-and-implementation/mcqs/mcqs-on-engineering-drawing/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/computer/10.-project-planning-design-and-implementation/mcqs/mcqs-on-engineering-drawing/set-2"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2"}}]},{kind:"MdxPage",name:"mcqs-on-engineering-economics",route:"/license/computer/10.-project-planning-design-and-implementation/mcqs/mcqs-on-engineering-economics"},{kind:"MdxPage",name:"mcqs-on-engineering-professional-practice",route:"/license/computer/10.-project-planning-design-and-implementation/mcqs/mcqs-on-engineering-professional-practice"},{kind:"MdxPage",name:"mcqs-on-engineering-regulatory-body",route:"/license/computer/10.-project-planning-design-and-implementation/mcqs/mcqs-on-engineering-regulatory-body"},{kind:"MdxPage",name:"mcqs-on-project-mangement",route:"/license/computer/10.-project-planning-design-and-implementation/mcqs/mcqs-on-project-mangement"},{kind:"MdxPage",name:"mcqs-on-project-planning-and-scheduling",route:"/license/computer/10.-project-planning-design-and-implementation/mcqs/mcqs-on-project-planning-and-scheduling"},{kind:"Meta",data:{"mcqs-on-engineering-economics":"Mcqs on Engineering Economics","mcqs-on-engineering-professional-practice":"Mcqs on Engineering Professional Practice","mcqs-on-engineering-regulatory-body":"Mcqs on Engineering Regulatory Body","mcqs-on-project-mangement":"Mcqs on Project Mangement","mcqs-on-project-planning-and-scheduling":"Mcqs on Project Planning and Scheduling"}}]},{kind:"MdxPage",name:"README",route:"/license/computer/10.-project-planning-design-and-implementation/README"},{kind:"Meta",data:{README:"README","10.1-engineering-drawings-and-its-concepts":"10.1-engineering-drawings-and-its-concepts","10.2-engineering-economics":"10.2-engineering-economics","10.3-project-planning-and-scheduling":"10.3-project-planning-and-scheduling","10.4-project-management":"10.4-project-management","10.5-engineering-professional-practice":"10.5-engineering-professional-practice","10.6-engineering-regulatory-body":"10.6-engineering-regulatory-body",mcqs:"MCQs"}}]},{kind:"Folder",name:"2.-digital-logic-and-microprocessor",route:"/license/computer/2.-digital-logic-and-microprocessor",children:[{kind:"MdxPage",name:"2.1-digital-logic",route:"/license/computer/2.-digital-logic-and-microprocessor/2.1-digital-logic"},{kind:"MdxPage",name:"2.2-combinational-and-arithmetic-circuit",route:"/license/computer/2.-digital-logic-and-microprocessor/2.2-combinational-and-arithmetic-circuit"},{kind:"MdxPage",name:"2.3-sequential-logic-circuits",route:"/license/computer/2.-digital-logic-and-microprocessor/2.3-sequential-logic-circuits"},{kind:"MdxPage",name:"2.4-microprocessor",route:"/license/computer/2.-digital-logic-and-microprocessor/2.4-microprocessor"},{kind:"MdxPage",name:"2.5-microprocessor-system",route:"/license/computer/2.-digital-logic-and-microprocessor/2.5-microprocessor-system"},{kind:"MdxPage",name:"2.6-interrupt-operations",route:"/license/computer/2.-digital-logic-and-microprocessor/2.6-interrupt-operations"},{kind:"Folder",name:"mcqs",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs",children:[{kind:"Folder",name:"mcqs-on-digital-logic",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic",children:[{kind:"MdxPage",name:"set-1",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-1"},{kind:"MdxPage",name:"set-10",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-10"},{kind:"MdxPage",name:"set-11",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-11"},{kind:"MdxPage",name:"set-12",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-12"},{kind:"MdxPage",name:"set-2",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-2"},{kind:"MdxPage",name:"set-3",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-3"},{kind:"MdxPage",name:"set-4",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-4"},{kind:"MdxPage",name:"set-5",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-5"},{kind:"MdxPage",name:"set-6",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-6"},{kind:"MdxPage",name:"set-7",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-7"},{kind:"MdxPage",name:"set-8",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-8"},{kind:"MdxPage",name:"set-9",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-9"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2","set-3":"Set 3","set-4":"Set 4","set-5":"Set 5","set-6":"Set 6","set-7":"Set 7","set-8":"Set 8","set-9":"Set 9","set-10":"Set 10","set-11":"Set 11","set-12":"Set 12"}}]},{kind:"Folder",name:"mcqs-on-microprocessor",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-microprocessor",children:[{kind:"MdxPage",name:"set-1",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-microprocessor/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-microprocessor/set-2"},{kind:"MdxPage",name:"set-3",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-microprocessor/set-3"},{kind:"MdxPage",name:"set-4",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-microprocessor/set-4"},{kind:"MdxPage",name:"set-5",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-microprocessor/set-5"},{kind:"MdxPage",name:"set-6",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-microprocessor/set-6"},{kind:"MdxPage",name:"set-7",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-microprocessor/set-7"},{kind:"MdxPage",name:"set-8",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-microprocessor/set-8"},{kind:"MdxPage",name:"set-9",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-microprocessor/set-9"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2","set-3":"Set 3","set-4":"Set 4","set-5":"Set 5","set-6":"Set 6","set-7":"Set 7","set-8":"Set 8","set-9":"Set 9"}}]}]},{kind:"MdxPage",name:"README",route:"/license/computer/2.-digital-logic-and-microprocessor/README"},{kind:"Meta",data:{README:"README","2.1-digital-logic":"2.1-digital-logic","2.2-combinational-and-arithmetic-circuit":"2.2-combinational-and-arithmetic-circuit","2.3-sequential-logic-circuits":"2.3-sequential-logic-circuits","2.4-microprocessor":"2.4-microprocessor","2.5-microprocessor-system":"2.5-microprocessor-system","2.6-interrupt-operations":"2.6-interrupt-operations",mcqs:"MCQs"}}]},{kind:"Folder",name:"3.-programming-language-and-its-applications",route:"/license/computer/3.-programming-language-and-its-applications",children:[{kind:"MdxPage",name:"3.1-introduction-to-c-programming",route:"/license/computer/3.-programming-language-and-its-applications/3.1-introduction-to-c-programming"},{kind:"MdxPage",name:"3.2-pointers-structures-and-data-files",route:"/license/computer/3.-programming-language-and-its-applications/3.2-pointers-structures-and-data-files"},{kind:"MdxPage",name:"3.3-c++-language-constructs-with-objects-and-classes",route:"/license/computer/3.-programming-language-and-its-applications/3.3-c++-language-constructs-with-objects-and-classes"},{kind:"MdxPage",name:"3.4-features-of-object-oriented-programming",route:"/license/computer/3.-programming-language-and-its-applications/3.4-features-of-object-oriented-programming"},{kind:"MdxPage",name:"3.5-pure-virtual-functions-and-file-handling",route:"/license/computer/3.-programming-language-and-its-applications/3.5-pure-virtual-functions-and-file-handling"},{kind:"MdxPage",name:"3.6-generic-programming-and-exception-handling",route:"/license/computer/3.-programming-language-and-its-applications/3.6-generic-programming-and-exception-handling"},{kind:"Folder",name:"mcqs",route:"/license/computer/3.-programming-language-and-its-applications/mcqs",children:[{kind:"MdxPage",name:"set-1",route:"/license/computer/3.-programming-language-and-its-applications/mcqs/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/computer/3.-programming-language-and-its-applications/mcqs/set-2"},{kind:"MdxPage",name:"set-3",route:"/license/computer/3.-programming-language-and-its-applications/mcqs/set-3"},{kind:"MdxPage",name:"set-4",route:"/license/computer/3.-programming-language-and-its-applications/mcqs/set-4"},{kind:"MdxPage",name:"set-5",route:"/license/computer/3.-programming-language-and-its-applications/mcqs/set-5"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2","set-3":"Set 3","set-4":"Set 4","set-5":"Set 5"}}]},{kind:"MdxPage",name:"README",route:"/license/computer/3.-programming-language-and-its-applications/README"},{kind:"Meta",data:{README:"README","3.1-introduction-to-c-programming":"3.1-introduction-to-c-programming","3.2-pointers-structures-and-data-files":"3.2-pointers-structures-and-data-files","3.3-c++-language-constructs-with-objects-and-classes":"3.3-c++-language-constructs-with-objects-and-classes","3.4-features-of-object-oriented-programming":"3.4-features-of-object-oriented-programming","3.5-pure-virtual-functions-and-file-handling":"3.5-pure-virtual-functions-and-file-handling","3.6-generic-programming-and-exception-handling":"3.6-generic-programming-and-exception-handling",mcqs:"MCQs"}}]},{kind:"Folder",name:"4.-computer-organization-and-embedded-system",route:"/license/computer/4.-computer-organization-and-embedded-system",children:[{kind:"MdxPage",name:"4.1-control-and-cpu",route:"/license/computer/4.-computer-organization-and-embedded-system/4.1-control-and-cpu"},{kind:"MdxPage",name:"4.2-computer-arithmetic-and-memory-system",route:"/license/computer/4.-computer-organization-and-embedded-system/4.2-computer-arithmetic-and-memory-system"},{kind:"MdxPage",name:"4.3-i-o-organization-and-multiprocessor",route:"/license/computer/4.-computer-organization-and-embedded-system/4.3-i-o-organization-and-multiprocessor"},{kind:"MdxPage",name:"4.4-embedded-system-design",route:"/license/computer/4.-computer-organization-and-embedded-system/4.4-embedded-system-design"},{kind:"MdxPage",name:"4.5-real-time-operating-and-control-systems",route:"/license/computer/4.-computer-organization-and-embedded-system/4.5-real-time-operating-and-control-systems"},{kind:"MdxPage",name:"4.6-hardware-description-language-vhdl-and-ic-technology",route:"/license/computer/4.-computer-organization-and-embedded-system/4.6-hardware-description-language-vhdl-and-ic-technology"},{kind:"Folder",name:"mcqs",route:"/license/computer/4.-computer-organization-and-embedded-system/mcqs",children:[{kind:"MdxPage",name:"set-1",route:"/license/computer/4.-computer-organization-and-embedded-system/mcqs/set-1"},{kind:"MdxPage",name:"set-10",route:"/license/computer/4.-computer-organization-and-embedded-system/mcqs/set-10"},{kind:"MdxPage",name:"set-11",route:"/license/computer/4.-computer-organization-and-embedded-system/mcqs/set-11"},{kind:"MdxPage",name:"set-2",route:"/license/computer/4.-computer-organization-and-embedded-system/mcqs/set-2"},{kind:"MdxPage",name:"set-3",route:"/license/computer/4.-computer-organization-and-embedded-system/mcqs/set-3"},{kind:"MdxPage",name:"set-4",route:"/license/computer/4.-computer-organization-and-embedded-system/mcqs/set-4"},{kind:"MdxPage",name:"set-5",route:"/license/computer/4.-computer-organization-and-embedded-system/mcqs/set-5"},{kind:"MdxPage",name:"set-6",route:"/license/computer/4.-computer-organization-and-embedded-system/mcqs/set-6"},{kind:"MdxPage",name:"set-7",route:"/license/computer/4.-computer-organization-and-embedded-system/mcqs/set-7"},{kind:"MdxPage",name:"set-8",route:"/license/computer/4.-computer-organization-and-embedded-system/mcqs/set-8"},{kind:"MdxPage",name:"set-9",route:"/license/computer/4.-computer-organization-and-embedded-system/mcqs/set-9"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2","set-3":"Set 3","set-4":"Set 4","set-5":"Set 5","set-6":"Set 6","set-7":"Set 7","set-8":"Set 8","set-9":"Set 9","set-10":"Set 10","set-11":"Set 11"}}]},{kind:"MdxPage",name:"README",route:"/license/computer/4.-computer-organization-and-embedded-system/README"},{kind:"Meta",data:{README:"README","4.1-control-and-cpu":"4.1-control-and-cpu","4.2-computer-arithmetic-and-memory-system":"4.2-computer-arithmetic-and-memory-system","4.3-i-o-organization-and-multiprocessor":"4.3-i-o-organization-and-multiprocessor","4.4-embedded-system-design":"4.4-embedded-system-design","4.5-real-time-operating-and-control-systems":"4.5-real-time-operating-and-control-systems","4.6-hardware-description-language-vhdl-and-ic-technology":"4.6-hardware-description-language-vhdl-and-ic-technology",mcqs:"MCQs"}}]},{kind:"Folder",name:"5.-concept-of-computer-network-and-network-security-system",route:"/license/computer/5.-concept-of-computer-network-and-network-security-system",children:[{kind:"MdxPage",name:"5.1-introduction-to-computer-networks",route:"/license/computer/5.-concept-of-computer-network-and-network-security-system/5.1-introduction-to-computer-networks"},{kind:"MdxPage",name:"5.2-data-link-layer",route:"/license/computer/5.-concept-of-computer-network-and-network-security-system/5.2-data-link-layer"},{kind:"MdxPage",name:"5.3-network-layer",route:"/license/computer/5.-concept-of-computer-network-and-network-security-system/5.3-network-layer"},{kind:"MdxPage",name:"5.4-transport-layer",route:"/license/computer/5.-concept-of-computer-network-and-network-security-system/5.4-transport-layer"},{kind:"MdxPage",name:"5.5-application-layer",route:"/license/computer/5.-concept-of-computer-network-and-network-security-system/5.5-application-layer"},{kind:"MdxPage",name:"5.6-network-security",route:"/license/computer/5.-concept-of-computer-network-and-network-security-system/5.6-network-security"},{kind:"Folder",name:"mcqs",route:"/license/computer/5.-concept-of-computer-network-and-network-security-system/mcqs",children:[{kind:"Folder",name:"advanced-networking",route:"/license/computer/5.-concept-of-computer-network-and-network-security-system/mcqs/advanced-networking",children:[{kind:"MdxPage",name:"set-1",route:"/license/computer/5.-concept-of-computer-network-and-network-security-system/mcqs/advanced-networking/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/computer/5.-concept-of-computer-network-and-network-security-system/mcqs/advanced-networking/set-2"},{kind:"MdxPage",name:"set-3",route:"/license/computer/5.-concept-of-computer-network-and-network-security-system/mcqs/advanced-networking/set-3"},{kind:"MdxPage",name:"set-4",route:"/license/computer/5.-concept-of-computer-network-and-network-security-system/mcqs/advanced-networking/set-4"},{kind:"MdxPage",name:"set-5",route:"/license/computer/5.-concept-of-computer-network-and-network-security-system/mcqs/advanced-networking/set-5"},{kind:"MdxPage",name:"set-6",route:"/license/computer/5.-concept-of-computer-network-and-network-security-system/mcqs/advanced-networking/set-6"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2","set-3":"Set 3","set-4":"Set 4","set-5":"Set 5","set-6":"Set 6"}}]},{kind:"Folder",name:"basic-networking",route:"/license/computer/5.-concept-of-computer-network-and-network-security-system/mcqs/basic-networking",children:[{kind:"MdxPage",name:"set-1",route:"/license/computer/5.-concept-of-computer-network-and-network-security-system/mcqs/basic-networking/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/computer/5.-concept-of-computer-network-and-network-security-system/mcqs/basic-networking/set-2"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2"}}]}]},{kind:"MdxPage",name:"README",route:"/license/computer/5.-concept-of-computer-network-and-network-security-system/README"},{kind:"Meta",data:{README:"README","5.1-introduction-to-computer-networks":"5.1-introduction-to-computer-networks","5.2-data-link-layer":"5.2-data-link-layer","5.3-network-layer":"5.3-network-layer","5.4-transport-layer":"5.4-transport-layer","5.5-application-layer":"5.5-application-layer","5.6-network-security":"5.6-network-security",mcqs:"MCQs"}}]},{kind:"Folder",name:"6.-theory-of-computation-and-computer-graphics",route:"/license/computer/6.-theory-of-computation-and-computer-graphics",children:[{kind:"MdxPage",name:"6.1-introduction-to-finite-automata",route:"/license/computer/6.-theory-of-computation-and-computer-graphics/6.1-introduction-to-finite-automata"},{kind:"MdxPage",name:"6.2-introduction-to-context-free-languages-cfl",route:"/license/computer/6.-theory-of-computation-and-computer-graphics/6.2-introduction-to-context-free-languages-cfl"},{kind:"MdxPage",name:"6.3-turing-machines-tm",route:"/license/computer/6.-theory-of-computation-and-computer-graphics/6.3-turing-machines-tm"},{kind:"MdxPage",name:"6.4-introduction-to-computer-graphics",route:"/license/computer/6.-theory-of-computation-and-computer-graphics/6.4-introduction-to-computer-graphics"},{kind:"MdxPage",name:"6.5-two-dimensional-transformation",route:"/license/computer/6.-theory-of-computation-and-computer-graphics/6.5-two-dimensional-transformation"},{kind:"MdxPage",name:"6.6-three-dimensional-transformation",route:"/license/computer/6.-theory-of-computation-and-computer-graphics/6.6-three-dimensional-transformation"},{kind:"Folder",name:"mcqs",route:"/license/computer/6.-theory-of-computation-and-computer-graphics/mcqs",children:[{kind:"Folder",name:"mcqs-on-computer-graphics",route:"/license/computer/6.-theory-of-computation-and-computer-graphics/mcqs/mcqs-on-computer-graphics",children:[{kind:"MdxPage",name:"set-1",route:"/license/computer/6.-theory-of-computation-and-computer-graphics/mcqs/mcqs-on-computer-graphics/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/computer/6.-theory-of-computation-and-computer-graphics/mcqs/mcqs-on-computer-graphics/set-2"},{kind:"MdxPage",name:"set-3",route:"/license/computer/6.-theory-of-computation-and-computer-graphics/mcqs/mcqs-on-computer-graphics/set-3"},{kind:"MdxPage",name:"set-4",route:"/license/computer/6.-theory-of-computation-and-computer-graphics/mcqs/mcqs-on-computer-graphics/set-4"},{kind:"MdxPage",name:"set-5",route:"/license/computer/6.-theory-of-computation-and-computer-graphics/mcqs/mcqs-on-computer-graphics/set-5"},{kind:"MdxPage",name:"set-6",route:"/license/computer/6.-theory-of-computation-and-computer-graphics/mcqs/mcqs-on-computer-graphics/set-6"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2","set-3":"Set 3","set-4":"Set 4","set-5":"Set 5","set-6":"Set 6"}}]},{kind:"Folder",name:"mcqs-on-theory-of-computation",route:"/license/computer/6.-theory-of-computation-and-computer-graphics/mcqs/mcqs-on-theory-of-computation",children:[{kind:"MdxPage",name:"set-1",route:"/license/computer/6.-theory-of-computation-and-computer-graphics/mcqs/mcqs-on-theory-of-computation/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/computer/6.-theory-of-computation-and-computer-graphics/mcqs/mcqs-on-theory-of-computation/set-2"},{kind:"MdxPage",name:"set-3",route:"/license/computer/6.-theory-of-computation-and-computer-graphics/mcqs/mcqs-on-theory-of-computation/set-3"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2","set-3":"Set 3"}}]}]},{kind:"MdxPage",name:"README",route:"/license/computer/6.-theory-of-computation-and-computer-graphics/README"},{kind:"Meta",data:{README:"README","6.1-introduction-to-finite-automata":"6.1-introduction-to-finite-automata","6.2-introduction-to-context-free-languages-cfl":"6.2-introduction-to-context-free-languages-cfl","6.3-turing-machines-tm":"6.3-turing-machines-tm","6.4-introduction-to-computer-graphics":"6.4-introduction-to-computer-graphics","6.5-two-dimensional-transformation":"6.5-two-dimensional-transformation","6.6-three-dimensional-transformation":"6.6-three-dimensional-transformation",mcqs:"MCQs"}}]},{kind:"Folder",name:"7.-data-structures-and-algorithm-database-system-and-operating-system",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system",children:[{kind:"MdxPage",name:"7.1-introduction-to-data-structures-lists-linked-lists-and-trees",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/7.1-introduction-to-data-structures-lists-linked-lists-and-trees"},{kind:"MdxPage",name:"7.2-sorting-searching-hashing-and-graphs",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/7.2-sorting-searching-hashing-and-graphs"},{kind:"MdxPage",name:"7.3-introduction-to-data-models-normalization-and-sql",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/7.3-introduction-to-data-models-normalization-and-sql"},{kind:"MdxPage",name:"7.4-transaction-processing-concurrency-control-and-crash-recovery",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/7.4-transaction-processing-concurrency-control-and-crash-recovery"},{kind:"MdxPage",name:"7.5-introduction-to-operating-system-and-process-management",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/7.5-introduction-to-operating-system-and-process-management"},{kind:"MdxPage",name:"7.6-memory-management-file-systems-and-system-administration",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/7.6-memory-management-file-systems-and-system-administration"},{kind:"Folder",name:"mcqs",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs",children:[{kind:"Folder",name:"mcqs-on-dbms",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-dbms",children:[{kind:"MdxPage",name:"set-1",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-dbms/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-dbms/set-2"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2"}}]},{kind:"Folder",name:"mcqs-on-dsa",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-dsa",children:[{kind:"MdxPage",name:"set-1",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-dsa/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-dsa/set-2"},{kind:"MdxPage",name:"set-3",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-dsa/set-3"},{kind:"MdxPage",name:"set-4",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-dsa/set-4"},{kind:"MdxPage",name:"set-5",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-dsa/set-5"},{kind:"MdxPage",name:"set-6",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-dsa/set-6"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2","set-3":"Set 3","set-4":"Set 4","set-5":"Set 5","set-6":"Set 6"}}]},{kind:"Folder",name:"mcqs-on-operating-system",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system",children:[{kind:"MdxPage",name:"set-1",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-1"},{kind:"MdxPage",name:"set-10",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-10"},{kind:"MdxPage",name:"set-11",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-11"},{kind:"MdxPage",name:"set-12",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-12"},{kind:"MdxPage",name:"set-2",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-2"},{kind:"MdxPage",name:"set-3",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-3"},{kind:"MdxPage",name:"set-4",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-4"},{kind:"MdxPage",name:"set-5",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-5"},{kind:"MdxPage",name:"set-6",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-6"},{kind:"MdxPage",name:"set-7",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-7"},{kind:"MdxPage",name:"set-8",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-8"},{kind:"MdxPage",name:"set-9",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-9"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2","set-3":"Set 3","set-4":"Set 4","set-5":"Set 5","set-6":"Set 6","set-7":"Set 7","set-8":"Set 8","set-9":"Set 9","set-10":"Set 10","set-11":"Set 11","set-12":"Set 12"}}]}]},{kind:"MdxPage",name:"README",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/README"},{kind:"Meta",data:{README:"README","7.1-introduction-to-data-structures-lists-linked-lists-and-trees":"7.1-introduction-to-data-structures-lists-linked-lists-and-trees","7.2-sorting-searching-hashing-and-graphs":"7.2-sorting-searching-hashing-and-graphs","7.3-introduction-to-data-models-normalization-and-sql":"7.3-introduction-to-data-models-normalization-and-sql","7.4-transaction-processing-concurrency-control-and-crash-recovery":"7.4-transaction-processing-concurrency-control-and-crash-recovery","7.5-introduction-to-operating-system-and-process-management":"7.5-introduction-to-operating-system-and-process-management","7.6-memory-management-file-systems-and-system-administration":"7.6-memory-management-file-systems-and-system-administration",mcqs:"MCQs"}}]},{kind:"Folder",name:"8.-software-engineering-and-object-oriented-analysis-and-design",route:"/license/computer/8.-software-engineering-and-object-oriented-analysis-and-design",children:[{kind:"MdxPage",name:"8.1-software-process-and-requirements",route:"/license/computer/8.-software-engineering-and-object-oriented-analysis-and-design/8.1-software-process-and-requirements"},{kind:"MdxPage",name:"8.2-software-design",route:"/license/computer/8.-software-engineering-and-object-oriented-analysis-and-design/8.2-software-design"},{kind:"MdxPage",name:"8.3-software-testing-cost-estimation-quality-management-and-configuration-management",route:"/license/computer/8.-software-engineering-and-object-oriented-analysis-and-design/8.3-software-testing-cost-estimation-quality-management-and-configuration-management"},{kind:"MdxPage",name:"8.4-object-oriented-fundamentals-and-analysis",route:"/license/computer/8.-software-engineering-and-object-oriented-analysis-and-design/8.4-object-oriented-fundamentals-and-analysis"},{kind:"MdxPage",name:"8.5-object-oriented-design",route:"/license/computer/8.-software-engineering-and-object-oriented-analysis-and-design/8.5-object-oriented-design"},{kind:"MdxPage",name:"8.6-object-oriented-design-implementation",route:"/license/computer/8.-software-engineering-and-object-oriented-analysis-and-design/8.6-object-oriented-design-implementation"},{kind:"Folder",name:"mcqs",route:"/license/computer/8.-software-engineering-and-object-oriented-analysis-and-design/mcqs",children:[{kind:"MdxPage",name:"set-1",route:"/license/computer/8.-software-engineering-and-object-oriented-analysis-and-design/mcqs/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/computer/8.-software-engineering-and-object-oriented-analysis-and-design/mcqs/set-2"},{kind:"MdxPage",name:"set-3",route:"/license/computer/8.-software-engineering-and-object-oriented-analysis-and-design/mcqs/set-3"},{kind:"MdxPage",name:"set-4",route:"/license/computer/8.-software-engineering-and-object-oriented-analysis-and-design/mcqs/set-4"},{kind:"MdxPage",name:"set-5",route:"/license/computer/8.-software-engineering-and-object-oriented-analysis-and-design/mcqs/set-5"},{kind:"MdxPage",name:"set-6",route:"/license/computer/8.-software-engineering-and-object-oriented-analysis-and-design/mcqs/set-6"},{kind:"MdxPage",name:"set-7",route:"/license/computer/8.-software-engineering-and-object-oriented-analysis-and-design/mcqs/set-7"},{kind:"MdxPage",name:"set-8",route:"/license/computer/8.-software-engineering-and-object-oriented-analysis-and-design/mcqs/set-8"},{kind:"MdxPage",name:"set-9",route:"/license/computer/8.-software-engineering-and-object-oriented-analysis-and-design/mcqs/set-9"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2","set-3":"Set 3","set-4":"Set 4","set-5":"Set 5","set-6":"Set 6","set-7":"Set 7","set-8":"Set 8","set-9":"Set 9"}}]},{kind:"MdxPage",name:"README",route:"/license/computer/8.-software-engineering-and-object-oriented-analysis-and-design/README"},{kind:"Meta",data:{README:"README","8.1-software-process-and-requirements":"8.1-software-process-and-requirements","8.2-software-design":"8.2-software-design","8.3-software-testing-cost-estimation-quality-management-and-configuration-management":"8.3-software-testing-cost-estimation-quality-management-and-configuration-management","8.4-object-oriented-fundamentals-and-analysis":"8.4-object-oriented-fundamentals-and-analysis","8.5-object-oriented-design":"8.5-object-oriented-design","8.6-object-oriented-design-implementation":"8.6-object-oriented-design-implementation",mcqs:"MCQs"}}]},{kind:"Folder",name:"9.-artificial-intelligence-and-neural-networks",route:"/license/computer/9.-artificial-intelligence-and-neural-networks",children:[{kind:"MdxPage",name:"9.1-introduction-to-ai-and-intelligent-agents",route:"/license/computer/9.-artificial-intelligence-and-neural-networks/9.1-introduction-to-ai-and-intelligent-agents"},{kind:"MdxPage",name:"9.2-problem-solving-and-searching-techniques",route:"/license/computer/9.-artificial-intelligence-and-neural-networks/9.2-problem-solving-and-searching-techniques"},{kind:"MdxPage",name:"9.3-knowledge-representation",route:"/license/computer/9.-artificial-intelligence-and-neural-networks/9.3-knowledge-representation"},{kind:"MdxPage",name:"9.4-expert-system-and-natural-language-processing",route:"/license/computer/9.-artificial-intelligence-and-neural-networks/9.4-expert-system-and-natural-language-processing"},{kind:"MdxPage",name:"9.5-machine-learning",route:"/license/computer/9.-artificial-intelligence-and-neural-networks/9.5-machine-learning"},{kind:"MdxPage",name:"9.6-neural-networks",route:"/license/computer/9.-artificial-intelligence-and-neural-networks/9.6-neural-networks"},{kind:"Folder",name:"mcqs",route:"/license/computer/9.-artificial-intelligence-and-neural-networks/mcqs",children:[{kind:"MdxPage",name:"set-1",route:"/license/computer/9.-artificial-intelligence-and-neural-networks/mcqs/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/computer/9.-artificial-intelligence-and-neural-networks/mcqs/set-2"},{kind:"MdxPage",name:"set-3",route:"/license/computer/9.-artificial-intelligence-and-neural-networks/mcqs/set-3"},{kind:"MdxPage",name:"set-4",route:"/license/computer/9.-artificial-intelligence-and-neural-networks/mcqs/set-4"},{kind:"MdxPage",name:"set-5",route:"/license/computer/9.-artificial-intelligence-and-neural-networks/mcqs/set-5"},{kind:"MdxPage",name:"set-6",route:"/license/computer/9.-artificial-intelligence-and-neural-networks/mcqs/set-6"},{kind:"MdxPage",name:"set-7",route:"/license/computer/9.-artificial-intelligence-and-neural-networks/mcqs/set-7"},{kind:"MdxPage",name:"set-8",route:"/license/computer/9.-artificial-intelligence-and-neural-networks/mcqs/set-8"},{kind:"MdxPage",name:"set-9",route:"/license/computer/9.-artificial-intelligence-and-neural-networks/mcqs/set-9"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2","set-3":"Set 3","set-4":"Set 4","set-5":"Set 5","set-6":"Set 6","set-7":"Set 7","set-8":"Set 8","set-9":"Set 9"}}]},{kind:"MdxPage",name:"README",route:"/license/computer/9.-artificial-intelligence-and-neural-networks/README"},{kind:"Meta",data:{README:"README","9.1-introduction-to-ai-and-intelligent-agents":"9.1-introduction-to-ai-and-intelligent-agents","9.2-problem-solving-and-searching-techniques":"9.2-problem-solving-and-searching-techniques","9.3-knowledge-representation":"9.3-knowledge-representation","9.4-expert-system-and-natural-language-processing":"9.4-expert-system-and-natural-language-processing","9.5-machine-learning":"9.5-machine-learning","9.6-neural-networks":"9.6-neural-networks",mcqs:"MCQs"}}]},{kind:"MdxPage",name:"index",route:"/license/computer"},{kind:"Folder",name:"questions-sets",route:"/license/computer/questions-sets",children:[{kind:"Folder",name:"model-set-computer-engineering-by-nec",route:"/license/computer/questions-sets/model-set-computer-engineering-by-nec",children:[{kind:"MdxPage",name:"long-questions-20-2-40-marks",route:"/license/computer/questions-sets/model-set-computer-engineering-by-nec/long-questions-20-2-40-marks"},{kind:"MdxPage",name:"short-questions-60-1-60-marks",route:"/license/computer/questions-sets/model-set-computer-engineering-by-nec/short-questions-60-1-60-marks"},{kind:"Meta",data:{"long-questions-20-2-40-marks":"Long Questions 20 2 40 Marks","short-questions-60-1-60-marks":"Short Questions 60 1 60 Marks"}}]},{kind:"Folder",name:"model-set-software-engineering-by-nec",route:"/license/computer/questions-sets/model-set-software-engineering-by-nec",children:[{kind:"MdxPage",name:"long-questions-20-2-40-marks",route:"/license/computer/questions-sets/model-set-software-engineering-by-nec/long-questions-20-2-40-marks"},{kind:"MdxPage",name:"short-questions-60-1-60-marks",route:"/license/computer/questions-sets/model-set-software-engineering-by-nec/short-questions-60-1-60-marks"},{kind:"Meta",data:{"long-questions-20-2-40-marks":"Long Questions 20 2 40 Marks","short-questions-60-1-60-marks":"Short Questions 60 1 60 Marks"}}]},{kind:"Folder",name:"set-1-chaitra-2080",route:"/license/computer/questions-sets/set-1-chaitra-2080",children:[{kind:"MdxPage",name:"long-questions-20-2-40-marks",route:"/license/computer/questions-sets/set-1-chaitra-2080/long-questions-20-2-40-marks"},{kind:"MdxPage",name:"short-questions-60-1-60-marks",route:"/license/computer/questions-sets/set-1-chaitra-2080/short-questions-60-1-60-marks"},{kind:"Meta",data:{"long-questions-20-2-40-marks":"Long Questions 20 2 40 Marks","short-questions-60-1-60-marks":"Short Questions 60 1 60 Marks"}}]},{kind:"Folder",name:"set-2-aasadh-2081",route:"/license/computer/questions-sets/set-2-aasadh-2081",children:[{kind:"MdxPage",name:"long-questions-20-2-40-marks",route:"/license/computer/questions-sets/set-2-aasadh-2081/long-questions-20-2-40-marks"},{kind:"MdxPage",name:"short-questions-60-1-60-marks",route:"/license/computer/questions-sets/set-2-aasadh-2081/short-questions-60-1-60-marks"},{kind:"Meta",data:{"long-questions-20-2-40-marks":"Long Questions 20 2 40 Marks","short-questions-60-1-60-marks":"Short Questions 60 1 60 Marks"}}]},{kind:"Folder",name:"set-3-asojh-2080",route:"/license/computer/questions-sets/set-3-asojh-2080",children:[{kind:"MdxPage",name:"long-questions-20-2-40-marks",route:"/license/computer/questions-sets/set-3-asojh-2080/long-questions-20-2-40-marks"},{kind:"MdxPage",name:"short-questions-60-1-60-marks",route:"/license/computer/questions-sets/set-3-asojh-2080/short-questions-60-1-60-marks",frontMatter:{layout:{title:{visible:!0},description:{visible:!0},tableOfContents:{visible:!0},outline:{visible:!0},pagination:{visible:!0}}}},{kind:"Meta",data:{"long-questions-20-2-40-marks":"Long Questions 20 2 40 Marks","short-questions-60-1-60-marks":"Short Questions 60 1 60 Marks"}}]},{kind:"Meta",data:{"set-1-chaitra-2080":"set-1-chaitra-2080","set-2-aasadh-2081":"set-2-aasadh-2081","set-3-asojh-2080":"set-3-asojh-2080","model-set-computer-engineering-by-nec":"model-set-computer-engineering-by-nec","model-set-software-engineering-by-nec":"model-set-software-engineering-by-nec"}}]},{kind:"Meta",data:{index:"Introduction","1.-concept-of-basic-electrical-and-electronics-engineering":"1. Concept-of-basic-electrical-and-electronics-engineering","2.-digital-logic-and-microprocessor":"2. Digital-logic-and-microprocessor","3.-programming-language-and-its-applications":"3. Programming-language-and-its-applications","4.-computer-organization-and-embedded-system":"4. Computer-organization-and-embedded-system","5.-concept-of-computer-network-and-network-security-system":"5. Concept-of-computer-network-and-network-security-system","6.-theory-of-computation-and-computer-graphics":"6. Theory-of-computation-and-computer-graphics","7.-data-structures-and-algorithm-database-system-and-operating-system":"7. Data-structures-and-algorithm-database-system-and-operating-system","8.-software-engineering-and-object-oriented-analysis-and-design":"8. Software-engineering-and-object-oriented-analysis-and-design","9.-artificial-intelligence-and-neural-networks":"9. Artificial-intelligence-and-neural-networks","10.-project-planning-design-and-implementation":"10. Project-planning-design-and-implementation"}}]},{kind:"Meta",data:{computer:{title:"Computer",type:"page"},civil:{title:"Civil",type:"page"}}}]},{kind:"Folder",name:"loksewa",route:"/loksewa",children:[{kind:"Folder",name:"civil",route:"/loksewa/civil",children:[{kind:"MdxPage",name:"computer-operator",route:"/loksewa/civil/computer-operator"},{kind:"MdxPage",name:"computer-technician",route:"/loksewa/civil/computer-technician"},{kind:"MdxPage",name:"index",route:"/loksewa/civil"},{kind:"Meta",data:{index:"Introduction","computer-operator":"Computer Operator","computer-technician":"Computer Technician"}}]},{kind:"Folder",name:"computer",route:"/loksewa/computer",children:[{kind:"MdxPage",name:"computer-operator",route:"/loksewa/computer/computer-operator"},{kind:"MdxPage",name:"computer-technician",route:"/loksewa/computer/computer-technician"},{kind:"MdxPage",name:"index",route:"/loksewa/computer"},{kind:"Meta",data:{index:"Introduction","computer-operator":"Computer Operator","computer-technician":"Computer Technician"}}]},{kind:"Meta",data:{computer:{title:"Computer",type:"page"},civil:{title:"Civil",type:"page"}}}]},{kind:"Folder",name:"masters",route:"/masters",children:[{kind:"Folder",name:"civil",route:"/masters/civil",children:[{kind:"MdxPage",name:"index",route:"/masters/civil"},{kind:"Folder",name:"ioe-tu",route:"/masters/civil/ioe-tu",children:[{kind:"MdxPage",name:"courses",route:"/masters/civil/ioe-tu/courses"},{kind:"MdxPage",name:"syllabus",route:"/masters/civil/ioe-tu/syllabus"},{kind:"Meta",data:{courses:"Courses",syllabus:"Syllabus"}}]},{kind:"Folder",name:"iost-tu",route:"/masters/civil/iost-tu",children:[{kind:"MdxPage",name:"courses",route:"/masters/civil/iost-tu/courses"},{kind:"MdxPage",name:"syllabus",route:"/masters/civil/iost-tu/syllabus"},{kind:"Meta",data:{courses:"Courses",syllabus:"Syllabus"}}]},{kind:"Meta",data:{index:"Introduction","ioe-tu":"IOE, TU","iost-tu":"IOST, TU"}}]},{kind:"Folder",name:"computer",route:"/masters/computer",children:[{kind:"MdxPage",name:"index",route:"/masters/computer"},{kind:"Folder",name:"ioe-tu",route:"/masters/computer/ioe-tu",children:[{kind:"MdxPage",name:"courses",route:"/masters/computer/ioe-tu/courses"},{kind:"MdxPage",name:"syllabus",route:"/masters/computer/ioe-tu/syllabus"},{kind:"Meta",data:{courses:"Courses",syllabus:"Syllabus"}}]},{kind:"Folder",name:"iost-tu",route:"/masters/computer/iost-tu",children:[{kind:"MdxPage",name:"courses",route:"/masters/computer/iost-tu/courses"},{kind:"MdxPage",name:"syllabus",route:"/masters/computer/iost-tu/syllabus"},{kind:"Meta",data:{courses:"Courses",syllabus:"Syllabus"}}]},{kind:"Meta",data:{index:"Introduction","ioe-tu":"IOE, TU","iost-tu":"IOST, TU"}}]},{kind:"Meta",data:{computer:{title:"Computer",type:"page"},civil:{title:"Civil",type:"page"}}}]},{kind:"Meta",data:{index:{title:"Introduction",type:"blog",theme:{layout:"raw"},display:"hidden"},license:{title:"License",type:"menu",items:{computer:{title:"Computer",href:"/license/computer"},civil:{title:"Civil",href:"/license/civil"}}},masters:{title:"Masters",type:"menu",items:{computer:{title:"Computer",href:"/masters/computer"},civil:{title:"Civil",href:"/masters/civil"}}},loksewa:{title:"Loksewa",type:"menu",items:{computer:{title:"Computer",href:"/loksewa/computer"},civil:{title:"Civil",href:"/loksewa/civil"}}}}}],flexsearch:{codeblocks:!0},title:"set-3",headings:c},pageNextRoute:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-microprocessor/set-3",nextraLayout:r.ZP,themeConfig:a.Z};n.default=(0,s.j)(l)}},function(e){e.O(0,[284,9774,2888,179],function(){return e(e.s=19992)}),_N_E=e.O()}]);