|top_level
CLOCK_50 => CLOCK_50.IN1
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => ~NO_FANOUT~
SW[17] => ~NO_FANOUT~
DRAM_CLK <= CAM_SDRAM_VGA:top.S_CLK
DRAM_CKE <= CAM_SDRAM_VGA:top.S_CKE
DRAM_CS_N <= CAM_SDRAM_VGA:top.S_NCS
DRAM_WE_N <= CAM_SDRAM_VGA:top.S_NWE
DRAM_CAS_N <= CAM_SDRAM_VGA:top.S_NCAS
DRAM_RAS_N <= CAM_SDRAM_VGA:top.S_NRAS
DRAM_DQM[0] <= CAM_SDRAM_VGA:top.S_DQM
DRAM_DQM[1] <= CAM_SDRAM_VGA:top.S_DQM
DRAM_BA_0 <= CAM_SDRAM_VGA:top.S_BA
DRAM_BA_1 <= CAM_SDRAM_VGA:top.S_BA
DRAM_ADDR[0] <= CAM_SDRAM_VGA:top.S_A
DRAM_ADDR[1] <= CAM_SDRAM_VGA:top.S_A
DRAM_ADDR[2] <= CAM_SDRAM_VGA:top.S_A
DRAM_ADDR[3] <= CAM_SDRAM_VGA:top.S_A
DRAM_ADDR[4] <= CAM_SDRAM_VGA:top.S_A
DRAM_ADDR[5] <= CAM_SDRAM_VGA:top.S_A
DRAM_ADDR[6] <= CAM_SDRAM_VGA:top.S_A
DRAM_ADDR[7] <= CAM_SDRAM_VGA:top.S_A
DRAM_ADDR[8] <= CAM_SDRAM_VGA:top.S_A
DRAM_ADDR[9] <= CAM_SDRAM_VGA:top.S_A
DRAM_ADDR[10] <= CAM_SDRAM_VGA:top.S_A
DRAM_ADDR[11] <= CAM_SDRAM_VGA:top.S_A
DRAM_DQ[0] <> CAM_SDRAM_VGA:top.S_DB
DRAM_DQ[1] <> CAM_SDRAM_VGA:top.S_DB
DRAM_DQ[2] <> CAM_SDRAM_VGA:top.S_DB
DRAM_DQ[3] <> CAM_SDRAM_VGA:top.S_DB
DRAM_DQ[4] <> CAM_SDRAM_VGA:top.S_DB
DRAM_DQ[5] <> CAM_SDRAM_VGA:top.S_DB
DRAM_DQ[6] <> CAM_SDRAM_VGA:top.S_DB
DRAM_DQ[7] <> CAM_SDRAM_VGA:top.S_DB
DRAM_DQ[8] <> CAM_SDRAM_VGA:top.S_DB
DRAM_DQ[9] <> CAM_SDRAM_VGA:top.S_DB
DRAM_DQ[10] <> CAM_SDRAM_VGA:top.S_DB
DRAM_DQ[11] <> CAM_SDRAM_VGA:top.S_DB
DRAM_DQ[12] <> CAM_SDRAM_VGA:top.S_DB
DRAM_DQ[13] <> CAM_SDRAM_VGA:top.S_DB
DRAM_DQ[14] <> CAM_SDRAM_VGA:top.S_DB
DRAM_DQ[15] <> CAM_SDRAM_VGA:top.S_DB
VGA_HS <= CAM_SDRAM_VGA:top.VGA_HS
VGA_VS <= CAM_SDRAM_VGA:top.VGA_VS
VGA_CLK <= CAM_SDRAM_VGA:top.VGA_CLK
VGA_R[0] <= <GND>
VGA_R[1] <= <GND>
VGA_R[2] <= <GND>
VGA_R[3] <= <GND>
VGA_R[4] <= <GND>
VGA_R[5] <= CAM_SDRAM_VGA:top.VGAD
VGA_R[6] <= CAM_SDRAM_VGA:top.VGAD
VGA_R[7] <= CAM_SDRAM_VGA:top.VGAD
VGA_R[8] <= CAM_SDRAM_VGA:top.VGAD
VGA_R[9] <= CAM_SDRAM_VGA:top.VGAD
VGA_G[0] <= <GND>
VGA_G[1] <= <GND>
VGA_G[2] <= <GND>
VGA_G[3] <= <GND>
VGA_G[4] <= CAM_SDRAM_VGA:top.VGAD
VGA_G[5] <= CAM_SDRAM_VGA:top.VGAD
VGA_G[6] <= CAM_SDRAM_VGA:top.VGAD
VGA_G[7] <= CAM_SDRAM_VGA:top.VGAD
VGA_G[8] <= CAM_SDRAM_VGA:top.VGAD
VGA_G[9] <= CAM_SDRAM_VGA:top.VGAD
VGA_B[0] <= <GND>
VGA_B[1] <= <GND>
VGA_B[2] <= <GND>
VGA_B[3] <= <GND>
VGA_B[4] <= <GND>
VGA_B[5] <= CAM_SDRAM_VGA:top.VGAD
VGA_B[6] <= CAM_SDRAM_VGA:top.VGAD
VGA_B[7] <= CAM_SDRAM_VGA:top.VGAD
VGA_B[8] <= CAM_SDRAM_VGA:top.VGAD
VGA_B[9] <= CAM_SDRAM_VGA:top.VGAD
VGA_BLANK <= CAM_SDRAM_VGA:top.VGA_BLANK
CMOS_SCLK <= CAM_SDRAM_VGA:top.CMOS_SCLK
CMOS_SDAT <> CAM_SDRAM_VGA:top.CMOS_SDAT
CMOS_VSYNC => CMOS_VSYNC.IN1
CMOS_HREF => CMOS_HREF.IN1
CMOS_PCLK => CMOS_PCLK.IN1
CMOS_XCLK <= CAM_SDRAM_VGA:top.CMOS_XCLK
CMOS_DB[0] => CMOS_DB[0].IN1
CMOS_DB[1] => CMOS_DB[1].IN1
CMOS_DB[2] => CMOS_DB[2].IN1
CMOS_DB[3] => CMOS_DB[3].IN1
CMOS_DB[4] => CMOS_DB[4].IN1
CMOS_DB[5] => CMOS_DB[5].IN1
CMOS_DB[6] => CMOS_DB[6].IN1
CMOS_DB[7] => CMOS_DB[7].IN1
LEDR[0] <= CAM_SDRAM_VGA:top.VGAD
LEDR[1] <= CAM_SDRAM_VGA:top.VGAD
LEDR[2] <= CAM_SDRAM_VGA:top.VGAD
LEDR[3] <= CAM_SDRAM_VGA:top.VGAD
LEDR[4] <= CAM_SDRAM_VGA:top.VGAD
LEDR[5] <= CAM_SDRAM_VGA:top.VGAD
LEDR[6] <= CAM_SDRAM_VGA:top.VGAD
LEDR[7] <= CAM_SDRAM_VGA:top.VGAD
LEDR[8] <= CAM_SDRAM_VGA:top.VGAD
LEDR[9] <= CAM_SDRAM_VGA:top.VGAD
LEDR[10] <= CAM_SDRAM_VGA:top.VGAD
LEDR[11] <= CAM_SDRAM_VGA:top.VGAD
LEDR[12] <= CAM_SDRAM_VGA:top.VGAD
LEDR[13] <= CAM_SDRAM_VGA:top.VGAD
LEDR[14] <= CAM_SDRAM_VGA:top.VGAD
LEDR[15] <= CAM_SDRAM_VGA:top.VGAD
LEDR[16] <= <GND>
LEDR[17] <= <GND>


|top_level|CAM_SDRAM_VGA:top
CLOCK_50 => CLOCK_50.IN1
CMOS_SCLK <= CAM:cam.CMOS_SCLK
CMOS_SDAT <> CAM:cam.CMOS_SDAT
CMOS_VSYNC => CMOS_VSYNC.IN1
CMOS_HREF => CMOS_HREF.IN1
CMOS_PCLK => CMOS_PCLK.IN1
CMOS_XCLK <= CAM:cam.CMOS_XCLK
CMOS_DB[0] => CMOS_DB[0].IN1
CMOS_DB[1] => CMOS_DB[1].IN1
CMOS_DB[2] => CMOS_DB[2].IN1
CMOS_DB[3] => CMOS_DB[3].IN1
CMOS_DB[4] => CMOS_DB[4].IN1
CMOS_DB[5] => CMOS_DB[5].IN1
CMOS_DB[6] => CMOS_DB[6].IN1
CMOS_DB[7] => CMOS_DB[7].IN1
S_CLK <= SDRAM_TOP:SDRAM.sdram_clk
S_CKE <= SDRAM_TOP:SDRAM.sdram_cke
S_NCS <= SDRAM_TOP:SDRAM.sdram_cs_n
S_NWE <= SDRAM_TOP:SDRAM.sdram_we_n
S_NCAS <= SDRAM_TOP:SDRAM.sdram_cas_n
S_NRAS <= SDRAM_TOP:SDRAM.sdram_ras_n
S_DQM[0] <= SDRAM_TOP:SDRAM.sdram_ldqm
S_DQM[1] <= SDRAM_TOP:SDRAM.sdram_udqm
S_BA[0] <= SDRAM_TOP:SDRAM.sdram_ba
S_BA[1] <= SDRAM_TOP:SDRAM.sdram_ba
S_A[0] <= SDRAM_TOP:SDRAM.sdram_addr
S_A[1] <= SDRAM_TOP:SDRAM.sdram_addr
S_A[2] <= SDRAM_TOP:SDRAM.sdram_addr
S_A[3] <= SDRAM_TOP:SDRAM.sdram_addr
S_A[4] <= SDRAM_TOP:SDRAM.sdram_addr
S_A[5] <= SDRAM_TOP:SDRAM.sdram_addr
S_A[6] <= SDRAM_TOP:SDRAM.sdram_addr
S_A[7] <= SDRAM_TOP:SDRAM.sdram_addr
S_A[8] <= SDRAM_TOP:SDRAM.sdram_addr
S_A[9] <= SDRAM_TOP:SDRAM.sdram_addr
S_A[10] <= SDRAM_TOP:SDRAM.sdram_addr
S_A[11] <= SDRAM_TOP:SDRAM.sdram_addr
S_DB[0] <> SDRAM_TOP:SDRAM.sdram_data
S_DB[1] <> SDRAM_TOP:SDRAM.sdram_data
S_DB[2] <> SDRAM_TOP:SDRAM.sdram_data
S_DB[3] <> SDRAM_TOP:SDRAM.sdram_data
S_DB[4] <> SDRAM_TOP:SDRAM.sdram_data
S_DB[5] <> SDRAM_TOP:SDRAM.sdram_data
S_DB[6] <> SDRAM_TOP:SDRAM.sdram_data
S_DB[7] <> SDRAM_TOP:SDRAM.sdram_data
S_DB[8] <> SDRAM_TOP:SDRAM.sdram_data
S_DB[9] <> SDRAM_TOP:SDRAM.sdram_data
S_DB[10] <> SDRAM_TOP:SDRAM.sdram_data
S_DB[11] <> SDRAM_TOP:SDRAM.sdram_data
S_DB[12] <> SDRAM_TOP:SDRAM.sdram_data
S_DB[13] <> SDRAM_TOP:SDRAM.sdram_data
S_DB[14] <> SDRAM_TOP:SDRAM.sdram_data
S_DB[15] <> SDRAM_TOP:SDRAM.sdram_data
VGA_HS <= VGA:vga.vga_hs
VGA_VS <= VGA:vga.vga_vs
VGA_BLANK <= VGA:vga.vga_blank
VGAD[0] <= VGA:vga.vga_rgb
VGAD[1] <= VGA:vga.vga_rgb
VGAD[2] <= VGA:vga.vga_rgb
VGAD[3] <= VGA:vga.vga_rgb
VGAD[4] <= VGA:vga.vga_rgb
VGAD[5] <= VGA:vga.vga_rgb
VGAD[6] <= VGA:vga.vga_rgb
VGAD[7] <= VGA:vga.vga_rgb
VGAD[8] <= VGA:vga.vga_rgb
VGAD[9] <= VGA:vga.vga_rgb
VGAD[10] <= VGA:vga.vga_rgb
VGAD[11] <= VGA:vga.vga_rgb
VGAD[12] <= VGA:vga.vga_rgb
VGAD[13] <= VGA:vga.vga_rgb
VGAD[14] <= VGA:vga.vga_rgb
VGAD[15] <= VGA:vga.vga_rgb
VGA_CLK <= clk_vga.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl
clk => clk.IN2
rst_n => rst_nr2.ACLR
rst_n => rst_nr1.ACLR
sys_rst_n <= sysrst_nr2.DB_MAX_OUTPUT_PORT_TYPE
clk_c0 <= sdram_pll:u_sdram_pll.c0
clk_c1 <= sdram_pll:u_sdram_pll.c1
clk_c2 <= sdram_pll:u_sdram_pll.c2


|top_level|CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => cnt[16].CLK
clk => cnt[17].CLK
clk => cnt[18].CLK
clk => cnt[19].CLK
clk => cnt[20].CLK
clk => cnt[21].CLK
clk => cnt[22].CLK
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => cnt[7].ACLR
rst_n => cnt[8].ACLR
rst_n => cnt[9].ACLR
rst_n => cnt[10].ACLR
rst_n => cnt[11].ACLR
rst_n => cnt[12].ACLR
rst_n => cnt[13].ACLR
rst_n => cnt[14].ACLR
rst_n => cnt[15].ACLR
rst_n => cnt[16].ACLR
rst_n => cnt[17].ACLR
rst_n => cnt[18].ACLR
rst_n => cnt[19].ACLR
rst_n => cnt[20].ACLR
rst_n => cnt[21].ACLR
rst_n => cnt[22].ACLR
delay_done <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sdram_pll:u_sdram_pll
areset => areset.IN1
inclk0 => sub_wire6[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|top_level|CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top_level|CAM_SDRAM_VGA:top|CAM:cam
clk_vga => clk_vga.IN2
sys_rst_n => sys_rst_n.IN2
sdram_init_done => comb.IN1
CMOS_SCLK <= I2C_AV_Config:u_I2C_AV_Config.I2C_SCLK
CMOS_SDAT <> I2C_AV_Config:u_I2C_AV_Config.I2C_SDAT
CMOS_VSYNC => CMOS_VSYNC.IN1
CMOS_HREF => CMOS_HREF.IN1
CMOS_PCLK => CMOS_PCLK.IN1
CMOS_XCLK <= CMOS_Capture:u_CMOS_Capture.CMOS_XCLK
CMOS_DB[0] => CMOS_DB[0].IN1
CMOS_DB[1] => CMOS_DB[1].IN1
CMOS_DB[2] => CMOS_DB[2].IN1
CMOS_DB[3] => CMOS_DB[3].IN1
CMOS_DB[4] => CMOS_DB[4].IN1
CMOS_DB[5] => CMOS_DB[5].IN1
CMOS_DB[6] => CMOS_DB[6].IN1
CMOS_DB[7] => CMOS_DB[7].IN1
CMOS_oCLK <= CMOS_Capture:u_CMOS_Capture.CMOS_oCLK
CMOS_oDATA[0] <= CMOS_Capture:u_CMOS_Capture.CMOS_oDATA
CMOS_oDATA[1] <= CMOS_Capture:u_CMOS_Capture.CMOS_oDATA
CMOS_oDATA[2] <= CMOS_Capture:u_CMOS_Capture.CMOS_oDATA
CMOS_oDATA[3] <= CMOS_Capture:u_CMOS_Capture.CMOS_oDATA
CMOS_oDATA[4] <= CMOS_Capture:u_CMOS_Capture.CMOS_oDATA
CMOS_oDATA[5] <= CMOS_Capture:u_CMOS_Capture.CMOS_oDATA
CMOS_oDATA[6] <= CMOS_Capture:u_CMOS_Capture.CMOS_oDATA
CMOS_oDATA[7] <= CMOS_Capture:u_CMOS_Capture.CMOS_oDATA
CMOS_oDATA[8] <= CMOS_Capture:u_CMOS_Capture.CMOS_oDATA
CMOS_oDATA[9] <= CMOS_Capture:u_CMOS_Capture.CMOS_oDATA
CMOS_oDATA[10] <= CMOS_Capture:u_CMOS_Capture.CMOS_oDATA
CMOS_oDATA[11] <= CMOS_Capture:u_CMOS_Capture.CMOS_oDATA
CMOS_oDATA[12] <= CMOS_Capture:u_CMOS_Capture.CMOS_oDATA
CMOS_oDATA[13] <= CMOS_Capture:u_CMOS_Capture.CMOS_oDATA
CMOS_oDATA[14] <= CMOS_Capture:u_CMOS_Capture.CMOS_oDATA
CMOS_oDATA[15] <= CMOS_Capture:u_CMOS_Capture.CMOS_oDATA
CMOS_VALID <= CMOS_Capture:u_CMOS_Capture.CMOS_VALID


|top_level|CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config
iCLK => iCLK.IN1
iRST_N => iRST_N.IN1
I2C_SCLK <= I2C_Controller:u_I2C_Controller.I2C_SCLK
I2C_SDAT <> I2C_Controller:u_I2C_Controller.I2C_SDAT
Config_Done <= Config_Done~reg0.DB_MAX_OUTPUT_PORT_TYPE
LUT_INDEX[0] <= LUT_INDEX[0].DB_MAX_OUTPUT_PORT_TYPE
LUT_INDEX[1] <= LUT_INDEX[1].DB_MAX_OUTPUT_PORT_TYPE
LUT_INDEX[2] <= LUT_INDEX[2].DB_MAX_OUTPUT_PORT_TYPE
LUT_INDEX[3] <= LUT_INDEX[3].DB_MAX_OUTPUT_PORT_TYPE
LUT_INDEX[4] <= LUT_INDEX[4].DB_MAX_OUTPUT_PORT_TYPE
LUT_INDEX[5] <= LUT_INDEX[5].DB_MAX_OUTPUT_PORT_TYPE
LUT_INDEX[6] <= LUT_INDEX[6].DB_MAX_OUTPUT_PORT_TYPE
LUT_INDEX[7] <= LUT_INDEX[7].DB_MAX_OUTPUT_PORT_TYPE
I2C_RDATA[0] <= I2C_Controller:u_I2C_Controller.I2C_RDATA
I2C_RDATA[1] <= I2C_Controller:u_I2C_Controller.I2C_RDATA
I2C_RDATA[2] <= I2C_Controller:u_I2C_Controller.I2C_RDATA
I2C_RDATA[3] <= I2C_Controller:u_I2C_Controller.I2C_RDATA
I2C_RDATA[4] <= I2C_Controller:u_I2C_Controller.I2C_RDATA
I2C_RDATA[5] <= I2C_Controller:u_I2C_Controller.I2C_RDATA
I2C_RDATA[6] <= I2C_Controller:u_I2C_Controller.I2C_RDATA
I2C_RDATA[7] <= I2C_Controller:u_I2C_Controller.I2C_RDATA


|top_level|CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config
LUT_INDEX[0] => Decoder0.IN7
LUT_INDEX[1] => Decoder0.IN6
LUT_INDEX[2] => Decoder0.IN5
LUT_INDEX[3] => Decoder0.IN4
LUT_INDEX[4] => Decoder0.IN3
LUT_INDEX[5] => Decoder0.IN2
LUT_INDEX[6] => Decoder0.IN1
LUT_INDEX[7] => Decoder0.IN0
LUT_DATA[0] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[1] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[2] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[3] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[4] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[5] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[6] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[7] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[8] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[9] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[10] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[11] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[12] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[13] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[14] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[15] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller
iCLK => I2C_RDATA[0]~reg0.CLK
iCLK => I2C_RDATA[1]~reg0.CLK
iCLK => I2C_RDATA[2]~reg0.CLK
iCLK => I2C_RDATA[3]~reg0.CLK
iCLK => I2C_RDATA[4]~reg0.CLK
iCLK => I2C_RDATA[5]~reg0.CLK
iCLK => I2C_RDATA[6]~reg0.CLK
iCLK => I2C_RDATA[7]~reg0.CLK
iCLK => END~reg0.CLK
iCLK => ACKR3.CLK
iCLK => ACKR2.CLK
iCLK => ACKR1.CLK
iCLK => ACKW3.CLK
iCLK => ACKW2.CLK
iCLK => ACKW1.CLK
iCLK => I2C_BIT.CLK
iCLK => SCLK.CLK
iCLK => SD_COUNTER[0].CLK
iCLK => SD_COUNTER[1].CLK
iCLK => SD_COUNTER[2].CLK
iCLK => SD_COUNTER[3].CLK
iCLK => SD_COUNTER[4].CLK
iCLK => SD_COUNTER[5].CLK
iRST_N => I2C_RDATA[0]~reg0.ACLR
iRST_N => I2C_RDATA[1]~reg0.ACLR
iRST_N => I2C_RDATA[2]~reg0.ACLR
iRST_N => I2C_RDATA[3]~reg0.ACLR
iRST_N => I2C_RDATA[4]~reg0.ACLR
iRST_N => I2C_RDATA[5]~reg0.ACLR
iRST_N => I2C_RDATA[6]~reg0.ACLR
iRST_N => I2C_RDATA[7]~reg0.ACLR
iRST_N => END~reg0.ACLR
iRST_N => ACKR3.PRESET
iRST_N => ACKR2.PRESET
iRST_N => ACKR1.PRESET
iRST_N => ACKW3.PRESET
iRST_N => ACKW2.PRESET
iRST_N => ACKW1.PRESET
iRST_N => I2C_BIT.PRESET
iRST_N => SCLK.PRESET
iRST_N => SD_COUNTER[0].ACLR
iRST_N => SD_COUNTER[1].ACLR
iRST_N => SD_COUNTER[2].ACLR
iRST_N => SD_COUNTER[3].ACLR
iRST_N => SD_COUNTER[4].ACLR
iRST_N => SD_COUNTER[5].ACLR
I2C_CLK => I2C_SCLK1.DATAB
I2C_CLK => I2C_SCLK2.DATAB
I2C_EN => SD_COUNTER[5].ENA
I2C_EN => SD_COUNTER[4].ENA
I2C_EN => SD_COUNTER[3].ENA
I2C_EN => SD_COUNTER[2].ENA
I2C_EN => SD_COUNTER[1].ENA
I2C_EN => I2C_RDATA[0]~reg0.ENA
I2C_EN => SD_COUNTER[0].ENA
I2C_EN => SCLK.ENA
I2C_EN => I2C_BIT.ENA
I2C_EN => ACKW1.ENA
I2C_EN => ACKW2.ENA
I2C_EN => ACKW3.ENA
I2C_EN => ACKR1.ENA
I2C_EN => ACKR2.ENA
I2C_EN => ACKR3.ENA
I2C_EN => END~reg0.ENA
I2C_EN => I2C_RDATA[7]~reg0.ENA
I2C_EN => I2C_RDATA[6]~reg0.ENA
I2C_EN => I2C_RDATA[5]~reg0.ENA
I2C_EN => I2C_RDATA[4]~reg0.ENA
I2C_EN => I2C_RDATA[3]~reg0.ENA
I2C_EN => I2C_RDATA[2]~reg0.ENA
I2C_EN => I2C_RDATA[1]~reg0.ENA
I2C_WDATA[0] => Mux0.IN58
I2C_WDATA[1] => Mux0.IN57
I2C_WDATA[2] => Mux0.IN56
I2C_WDATA[3] => Mux0.IN55
I2C_WDATA[4] => Mux0.IN54
I2C_WDATA[5] => Mux0.IN53
I2C_WDATA[6] => Mux0.IN52
I2C_WDATA[7] => Mux0.IN51
I2C_WDATA[8] => Mux0.IN50
I2C_WDATA[8] => Mux1.IN48
I2C_WDATA[9] => Mux0.IN49
I2C_WDATA[9] => Mux1.IN47
I2C_WDATA[10] => Mux0.IN48
I2C_WDATA[10] => Mux1.IN46
I2C_WDATA[11] => Mux0.IN47
I2C_WDATA[11] => Mux1.IN45
I2C_WDATA[12] => Mux0.IN46
I2C_WDATA[12] => Mux1.IN44
I2C_WDATA[13] => Mux0.IN45
I2C_WDATA[13] => Mux1.IN43
I2C_WDATA[14] => Mux0.IN44
I2C_WDATA[14] => Mux1.IN42
I2C_WDATA[15] => Mux0.IN43
I2C_WDATA[15] => Mux1.IN41
I2C_WDATA[16] => Mux0.IN42
I2C_WDATA[16] => Mux1.IN40
I2C_WDATA[17] => Mux0.IN41
I2C_WDATA[17] => Mux1.IN38
I2C_WDATA[17] => Mux1.IN39
I2C_WDATA[18] => Mux0.IN40
I2C_WDATA[18] => Mux1.IN36
I2C_WDATA[18] => Mux1.IN37
I2C_WDATA[19] => Mux0.IN39
I2C_WDATA[19] => Mux1.IN34
I2C_WDATA[19] => Mux1.IN35
I2C_WDATA[20] => Mux0.IN38
I2C_WDATA[20] => Mux1.IN32
I2C_WDATA[20] => Mux1.IN33
I2C_WDATA[21] => Mux0.IN37
I2C_WDATA[21] => Mux1.IN30
I2C_WDATA[21] => Mux1.IN31
I2C_WDATA[22] => Mux0.IN36
I2C_WDATA[22] => Mux1.IN28
I2C_WDATA[22] => Mux1.IN29
I2C_WDATA[23] => Mux0.IN35
I2C_WDATA[23] => Mux1.IN26
I2C_WDATA[23] => Mux1.IN27
I2C_SCLK <= I2C_SCLK.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> I2C_SDAT
WR => I2C_SCLK.OUTPUTSELECT
WR => SDO.OUTPUTSELECT
WR => ACK.OUTPUTSELECT
WR => I2C_BIT.OUTPUTSELECT
WR => SCLK.OUTPUTSELECT
WR => END.OUTPUTSELECT
WR => ACKW3.OUTPUTSELECT
WR => ACKW2.OUTPUTSELECT
WR => ACKW1.OUTPUTSELECT
WR => ACKR1.OUTPUTSELECT
WR => ACKR2.OUTPUTSELECT
WR => ACKR3.OUTPUTSELECT
WR => I2C_RDATA.OUTPUTSELECT
WR => I2C_RDATA.OUTPUTSELECT
WR => I2C_RDATA.OUTPUTSELECT
WR => I2C_RDATA.OUTPUTSELECT
WR => I2C_RDATA.OUTPUTSELECT
WR => I2C_RDATA.OUTPUTSELECT
WR => I2C_RDATA.OUTPUTSELECT
WR => I2C_RDATA.OUTPUTSELECT
GO => comb.IN1
GO => comb.IN1
GO => I2C_BIT.OUTPUTSELECT
GO => SCLK.OUTPUTSELECT
GO => END.OUTPUTSELECT
GO => ACKW3.OUTPUTSELECT
GO => ACKW2.OUTPUTSELECT
GO => ACKW1.OUTPUTSELECT
GO => ACKR1.OUTPUTSELECT
GO => ACKR2.OUTPUTSELECT
GO => ACKR3.OUTPUTSELECT
GO => I2C_RDATA.OUTPUTSELECT
GO => I2C_RDATA.OUTPUTSELECT
GO => I2C_RDATA.OUTPUTSELECT
GO => I2C_RDATA.OUTPUTSELECT
GO => I2C_RDATA.OUTPUTSELECT
GO => I2C_RDATA.OUTPUTSELECT
GO => I2C_RDATA.OUTPUTSELECT
GO => I2C_RDATA.OUTPUTSELECT
GO => always0.IN1
ACK <= ACK.DB_MAX_OUTPUT_PORT_TYPE
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_RDATA[0] <= I2C_RDATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_RDATA[1] <= I2C_RDATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_RDATA[2] <= I2C_RDATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_RDATA[3] <= I2C_RDATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_RDATA[4] <= I2C_RDATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_RDATA[5] <= I2C_RDATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_RDATA[6] <= I2C_RDATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_RDATA[7] <= I2C_RDATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture
iCLK => CMOS_FPS_DATA[0]~reg0.CLK
iCLK => CMOS_FPS_DATA[1]~reg0.CLK
iCLK => CMOS_FPS_DATA[2]~reg0.CLK
iCLK => CMOS_FPS_DATA[3]~reg0.CLK
iCLK => CMOS_FPS_DATA[4]~reg0.CLK
iCLK => CMOS_FPS_DATA[5]~reg0.CLK
iCLK => CMOS_FPS_DATA[6]~reg0.CLK
iCLK => CMOS_FPS_DATA[7]~reg0.CLK
iCLK => fps_state.CLK
iCLK => fps_data[0].CLK
iCLK => fps_data[1].CLK
iCLK => fps_data[2].CLK
iCLK => fps_data[3].CLK
iCLK => fps_data[4].CLK
iCLK => fps_data[5].CLK
iCLK => fps_data[6].CLK
iCLK => fps_data[7].CLK
iCLK => delay_cnt[0].CLK
iCLK => delay_cnt[1].CLK
iCLK => delay_cnt[2].CLK
iCLK => delay_cnt[3].CLK
iCLK => delay_cnt[4].CLK
iCLK => delay_cnt[5].CLK
iCLK => delay_cnt[6].CLK
iCLK => delay_cnt[7].CLK
iCLK => delay_cnt[8].CLK
iCLK => delay_cnt[9].CLK
iCLK => delay_cnt[10].CLK
iCLK => delay_cnt[11].CLK
iCLK => delay_cnt[12].CLK
iCLK => delay_cnt[13].CLK
iCLK => delay_cnt[14].CLK
iCLK => delay_cnt[15].CLK
iCLK => delay_cnt[16].CLK
iCLK => delay_cnt[17].CLK
iCLK => delay_cnt[18].CLK
iCLK => delay_cnt[19].CLK
iCLK => delay_cnt[20].CLK
iCLK => delay_cnt[21].CLK
iCLK => delay_cnt[22].CLK
iCLK => delay_cnt[23].CLK
iCLK => delay_cnt[24].CLK
iCLK => delay_cnt[25].CLK
iCLK => CMOS_XCLK.DATAIN
iRST_N => CMOS_oDATA[0]~reg0.ACLR
iRST_N => CMOS_oDATA[1]~reg0.ACLR
iRST_N => CMOS_oDATA[2]~reg0.ACLR
iRST_N => CMOS_oDATA[3]~reg0.ACLR
iRST_N => CMOS_oDATA[4]~reg0.ACLR
iRST_N => CMOS_oDATA[5]~reg0.ACLR
iRST_N => CMOS_oDATA[6]~reg0.ACLR
iRST_N => CMOS_oDATA[7]~reg0.ACLR
iRST_N => CMOS_oDATA[8]~reg0.ACLR
iRST_N => CMOS_oDATA[9]~reg0.ACLR
iRST_N => CMOS_oDATA[10]~reg0.ACLR
iRST_N => CMOS_oDATA[11]~reg0.ACLR
iRST_N => CMOS_oDATA[12]~reg0.ACLR
iRST_N => CMOS_oDATA[13]~reg0.ACLR
iRST_N => CMOS_oDATA[14]~reg0.ACLR
iRST_N => CMOS_oDATA[15]~reg0.ACLR
iRST_N => Pre_CMOS_iDATA[0].ACLR
iRST_N => Pre_CMOS_iDATA[1].ACLR
iRST_N => Pre_CMOS_iDATA[2].ACLR
iRST_N => Pre_CMOS_iDATA[3].ACLR
iRST_N => Pre_CMOS_iDATA[4].ACLR
iRST_N => Pre_CMOS_iDATA[5].ACLR
iRST_N => Pre_CMOS_iDATA[6].ACLR
iRST_N => Pre_CMOS_iDATA[7].ACLR
iRST_N => byte_state.ACLR
iRST_N => CMOS_oCLK~reg0.ACLR
iRST_N => CMOS_VALID~reg0.ACLR
iRST_N => CMOS_FPS_DATA[0]~reg0.ACLR
iRST_N => CMOS_FPS_DATA[1]~reg0.ACLR
iRST_N => CMOS_FPS_DATA[2]~reg0.ACLR
iRST_N => CMOS_FPS_DATA[3]~reg0.ACLR
iRST_N => CMOS_FPS_DATA[4]~reg0.ACLR
iRST_N => CMOS_FPS_DATA[5]~reg0.ACLR
iRST_N => CMOS_FPS_DATA[6]~reg0.ACLR
iRST_N => CMOS_FPS_DATA[7]~reg0.ACLR
iRST_N => fps_state.ACLR
iRST_N => fps_data[0].ACLR
iRST_N => fps_data[1].ACLR
iRST_N => fps_data[2].ACLR
iRST_N => fps_data[3].ACLR
iRST_N => fps_data[4].ACLR
iRST_N => fps_data[5].ACLR
iRST_N => fps_data[6].ACLR
iRST_N => fps_data[7].ACLR
iRST_N => mCMOS_VSYNC.PRESET
iRST_N => Frame_valid.ACLR
iRST_N => Frame_Cont[0].ACLR
iRST_N => Frame_Cont[1].ACLR
iRST_N => Frame_Cont[2].ACLR
iRST_N => Frame_Cont[3].ACLR
iRST_N => delay_cnt[0].ACLR
iRST_N => delay_cnt[1].ACLR
iRST_N => delay_cnt[2].ACLR
iRST_N => delay_cnt[3].ACLR
iRST_N => delay_cnt[4].ACLR
iRST_N => delay_cnt[5].ACLR
iRST_N => delay_cnt[6].ACLR
iRST_N => delay_cnt[7].ACLR
iRST_N => delay_cnt[8].ACLR
iRST_N => delay_cnt[9].ACLR
iRST_N => delay_cnt[10].ACLR
iRST_N => delay_cnt[11].ACLR
iRST_N => delay_cnt[12].ACLR
iRST_N => delay_cnt[13].ACLR
iRST_N => delay_cnt[14].ACLR
iRST_N => delay_cnt[15].ACLR
iRST_N => delay_cnt[16].ACLR
iRST_N => delay_cnt[17].ACLR
iRST_N => delay_cnt[18].ACLR
iRST_N => delay_cnt[19].ACLR
iRST_N => delay_cnt[20].ACLR
iRST_N => delay_cnt[21].ACLR
iRST_N => delay_cnt[22].ACLR
iRST_N => delay_cnt[23].ACLR
iRST_N => delay_cnt[24].ACLR
iRST_N => delay_cnt[25].ACLR
Init_Done => Frame_Cont[3].ENA
Init_Done => Frame_Cont[2].ENA
Init_Done => Frame_Cont[1].ENA
Init_Done => Frame_Cont[0].ENA
Init_Done => Frame_valid.ENA
CMOS_XCLK <= iCLK.DB_MAX_OUTPUT_PORT_TYPE
CMOS_PCLK => CMOS_VALID~reg0.CLK
CMOS_PCLK => CMOS_oCLK~reg0.CLK
CMOS_PCLK => Frame_valid.CLK
CMOS_PCLK => Frame_Cont[0].CLK
CMOS_PCLK => Frame_Cont[1].CLK
CMOS_PCLK => Frame_Cont[2].CLK
CMOS_PCLK => Frame_Cont[3].CLK
CMOS_PCLK => CMOS_oDATA[0]~reg0.CLK
CMOS_PCLK => CMOS_oDATA[1]~reg0.CLK
CMOS_PCLK => CMOS_oDATA[2]~reg0.CLK
CMOS_PCLK => CMOS_oDATA[3]~reg0.CLK
CMOS_PCLK => CMOS_oDATA[4]~reg0.CLK
CMOS_PCLK => CMOS_oDATA[5]~reg0.CLK
CMOS_PCLK => CMOS_oDATA[6]~reg0.CLK
CMOS_PCLK => CMOS_oDATA[7]~reg0.CLK
CMOS_PCLK => CMOS_oDATA[8]~reg0.CLK
CMOS_PCLK => CMOS_oDATA[9]~reg0.CLK
CMOS_PCLK => CMOS_oDATA[10]~reg0.CLK
CMOS_PCLK => CMOS_oDATA[11]~reg0.CLK
CMOS_PCLK => CMOS_oDATA[12]~reg0.CLK
CMOS_PCLK => CMOS_oDATA[13]~reg0.CLK
CMOS_PCLK => CMOS_oDATA[14]~reg0.CLK
CMOS_PCLK => CMOS_oDATA[15]~reg0.CLK
CMOS_PCLK => Pre_CMOS_iDATA[0].CLK
CMOS_PCLK => Pre_CMOS_iDATA[1].CLK
CMOS_PCLK => Pre_CMOS_iDATA[2].CLK
CMOS_PCLK => Pre_CMOS_iDATA[3].CLK
CMOS_PCLK => Pre_CMOS_iDATA[4].CLK
CMOS_PCLK => Pre_CMOS_iDATA[5].CLK
CMOS_PCLK => Pre_CMOS_iDATA[6].CLK
CMOS_PCLK => Pre_CMOS_iDATA[7].CLK
CMOS_PCLK => byte_state.CLK
CMOS_PCLK => mCMOS_VSYNC.CLK
CMOS_iDATA[0] => CMOS_oDATA.DATAB
CMOS_iDATA[0] => Pre_CMOS_iDATA.DATAA
CMOS_iDATA[1] => CMOS_oDATA.DATAB
CMOS_iDATA[1] => Pre_CMOS_iDATA.DATAA
CMOS_iDATA[2] => CMOS_oDATA.DATAB
CMOS_iDATA[2] => Pre_CMOS_iDATA.DATAA
CMOS_iDATA[3] => CMOS_oDATA.DATAB
CMOS_iDATA[3] => Pre_CMOS_iDATA.DATAA
CMOS_iDATA[4] => CMOS_oDATA.DATAB
CMOS_iDATA[4] => Pre_CMOS_iDATA.DATAA
CMOS_iDATA[5] => CMOS_oDATA.DATAB
CMOS_iDATA[5] => Pre_CMOS_iDATA.DATAA
CMOS_iDATA[6] => CMOS_oDATA.DATAB
CMOS_iDATA[6] => Pre_CMOS_iDATA.DATAA
CMOS_iDATA[7] => CMOS_oDATA.DATAB
CMOS_iDATA[7] => Pre_CMOS_iDATA.DATAA
CMOS_VSYNC => mCMOS_VSYNC.DATAIN
CMOS_VSYNC => Equal0.IN0
CMOS_VSYNC => always1.IN0
CMOS_VSYNC => CMOS_VALID.DATAB
CMOS_HREF => always1.IN1
CMOS_oCLK <= CMOS_oCLK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_oDATA[0] <= CMOS_oDATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_oDATA[1] <= CMOS_oDATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_oDATA[2] <= CMOS_oDATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_oDATA[3] <= CMOS_oDATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_oDATA[4] <= CMOS_oDATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_oDATA[5] <= CMOS_oDATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_oDATA[6] <= CMOS_oDATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_oDATA[7] <= CMOS_oDATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_oDATA[8] <= CMOS_oDATA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_oDATA[9] <= CMOS_oDATA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_oDATA[10] <= CMOS_oDATA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_oDATA[11] <= CMOS_oDATA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_oDATA[12] <= CMOS_oDATA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_oDATA[13] <= CMOS_oDATA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_oDATA[14] <= CMOS_oDATA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_oDATA[15] <= CMOS_oDATA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_VALID <= CMOS_VALID~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_FPS_DATA[0] <= CMOS_FPS_DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_FPS_DATA[1] <= CMOS_FPS_DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_FPS_DATA[2] <= CMOS_FPS_DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_FPS_DATA[3] <= CMOS_FPS_DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_FPS_DATA[4] <= CMOS_FPS_DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_FPS_DATA[5] <= CMOS_FPS_DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_FPS_DATA[6] <= CMOS_FPS_DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_FPS_DATA[7] <= CMOS_FPS_DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM
clk_vga => clk_vga.IN2
clk_ref => clk_ref.IN1
clk_refout => clk_refout.IN1
rst_n => rst_n.IN2
sdram_clk <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_clk
sdram_cke <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_cke
sdram_cs_n <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_cs_n
sdram_we_n <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_we_n
sdram_cas_n <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_cas_n
sdram_ras_n <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_ras_n
sdram_udqm <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_udqm
sdram_ldqm <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_ldqm
sdram_ba[0] <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_ba
sdram_ba[1] <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_ba
sdram_addr[0] <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_addr
sdram_addr[1] <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_addr
sdram_addr[2] <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_addr
sdram_addr[3] <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_addr
sdram_addr[4] <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_addr
sdram_addr[5] <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_addr
sdram_addr[6] <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_addr
sdram_addr[7] <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_addr
sdram_addr[8] <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_addr
sdram_addr[9] <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_addr
sdram_addr[10] <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_addr
sdram_addr[11] <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_addr
sdram_data[0] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
sdram_data[1] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
sdram_data[2] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
sdram_data[3] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
sdram_data[4] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
sdram_data[5] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
sdram_data[6] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
sdram_data[7] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
sdram_data[8] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
sdram_data[9] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
sdram_data[10] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
sdram_data[11] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
sdram_data[12] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
sdram_data[13] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
sdram_data[14] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
sdram_data[15] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
clk_write => clk_write.IN1
sys_we => sys_we.IN1
sys_data_in[0] => sys_data_in[0].IN1
sys_data_in[1] => sys_data_in[1].IN1
sys_data_in[2] => sys_data_in[2].IN1
sys_data_in[3] => sys_data_in[3].IN1
sys_data_in[4] => sys_data_in[4].IN1
sys_data_in[5] => sys_data_in[5].IN1
sys_data_in[6] => sys_data_in[6].IN1
sys_data_in[7] => sys_data_in[7].IN1
sys_data_in[8] => sys_data_in[8].IN1
sys_data_in[9] => sys_data_in[9].IN1
sys_data_in[10] => sys_data_in[10].IN1
sys_data_in[11] => sys_data_in[11].IN1
sys_data_in[12] => sys_data_in[12].IN1
sys_data_in[13] => sys_data_in[13].IN1
sys_data_in[14] => sys_data_in[14].IN1
sys_data_in[15] => sys_data_in[15].IN1
sdram_init_done <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_init_done
frame_valid => frame_valid.IN1
sys_rd => sys_rd.IN1
sys_data_out[0] <= sdram_2fifo_top:u_sdram_2fifo_top.sys_data_out
sys_data_out[1] <= sdram_2fifo_top:u_sdram_2fifo_top.sys_data_out
sys_data_out[2] <= sdram_2fifo_top:u_sdram_2fifo_top.sys_data_out
sys_data_out[3] <= sdram_2fifo_top:u_sdram_2fifo_top.sys_data_out
sys_data_out[4] <= sdram_2fifo_top:u_sdram_2fifo_top.sys_data_out
sys_data_out[5] <= sdram_2fifo_top:u_sdram_2fifo_top.sys_data_out
sys_data_out[6] <= sdram_2fifo_top:u_sdram_2fifo_top.sys_data_out
sys_data_out[7] <= sdram_2fifo_top:u_sdram_2fifo_top.sys_data_out
sys_data_out[8] <= sdram_2fifo_top:u_sdram_2fifo_top.sys_data_out
sys_data_out[9] <= sdram_2fifo_top:u_sdram_2fifo_top.sys_data_out
sys_data_out[10] <= sdram_2fifo_top:u_sdram_2fifo_top.sys_data_out
sys_data_out[11] <= sdram_2fifo_top:u_sdram_2fifo_top.sys_data_out
sys_data_out[12] <= sdram_2fifo_top:u_sdram_2fifo_top.sys_data_out
sys_data_out[13] <= sdram_2fifo_top:u_sdram_2fifo_top.sys_data_out
sys_data_out[14] <= sdram_2fifo_top:u_sdram_2fifo_top.sys_data_out
sys_data_out[15] <= sdram_2fifo_top:u_sdram_2fifo_top.sys_data_out
vga_framesync => vga_framesync.IN1


|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top
clk_ref => clk_ref.IN2
clk_refout => sdram_clk.DATAIN
clk_write => clk_write.IN1
clk_read => clk_read.IN1
rst_n => rst_n.IN2
sdram_clk <= clk_refout.DB_MAX_OUTPUT_PORT_TYPE
sdram_cke <= SDRAM:u_sdram.sdram_cke
sdram_cs_n <= SDRAM:u_sdram.sdram_cs_n
sdram_we_n <= SDRAM:u_sdram.sdram_we_n
sdram_cas_n <= SDRAM:u_sdram.sdram_cas_n
sdram_ras_n <= SDRAM:u_sdram.sdram_ras_n
sdram_udqm <= <GND>
sdram_ldqm <= <GND>
sdram_ba[0] <= SDRAM:u_sdram.sdram_ba
sdram_ba[1] <= SDRAM:u_sdram.sdram_ba
sdram_addr[0] <= SDRAM:u_sdram.sdram_addr
sdram_addr[1] <= SDRAM:u_sdram.sdram_addr
sdram_addr[2] <= SDRAM:u_sdram.sdram_addr
sdram_addr[3] <= SDRAM:u_sdram.sdram_addr
sdram_addr[4] <= SDRAM:u_sdram.sdram_addr
sdram_addr[5] <= SDRAM:u_sdram.sdram_addr
sdram_addr[6] <= SDRAM:u_sdram.sdram_addr
sdram_addr[7] <= SDRAM:u_sdram.sdram_addr
sdram_addr[8] <= SDRAM:u_sdram.sdram_addr
sdram_addr[9] <= SDRAM:u_sdram.sdram_addr
sdram_addr[10] <= SDRAM:u_sdram.sdram_addr
sdram_addr[11] <= SDRAM:u_sdram.sdram_addr
sdram_data[0] <> SDRAM:u_sdram.sdram_data
sdram_data[1] <> SDRAM:u_sdram.sdram_data
sdram_data[2] <> SDRAM:u_sdram.sdram_data
sdram_data[3] <> SDRAM:u_sdram.sdram_data
sdram_data[4] <> SDRAM:u_sdram.sdram_data
sdram_data[5] <> SDRAM:u_sdram.sdram_data
sdram_data[6] <> SDRAM:u_sdram.sdram_data
sdram_data[7] <> SDRAM:u_sdram.sdram_data
sdram_data[8] <> SDRAM:u_sdram.sdram_data
sdram_data[9] <> SDRAM:u_sdram.sdram_data
sdram_data[10] <> SDRAM:u_sdram.sdram_data
sdram_data[11] <> SDRAM:u_sdram.sdram_data
sdram_data[12] <> SDRAM:u_sdram.sdram_data
sdram_data[13] <> SDRAM:u_sdram.sdram_data
sdram_data[14] <> SDRAM:u_sdram.sdram_data
sdram_data[15] <> SDRAM:u_sdram.sdram_data
wr_length[0] => wr_length[0].IN2
wr_length[1] => wr_length[1].IN2
wr_length[2] => wr_length[2].IN2
wr_length[3] => wr_length[3].IN2
wr_length[4] => wr_length[4].IN2
wr_length[5] => wr_length[5].IN2
wr_length[6] => wr_length[6].IN2
wr_length[7] => wr_length[7].IN2
wr_length[8] => wr_length[8].IN2
rd_length[0] => rd_length[0].IN2
rd_length[1] => rd_length[1].IN2
rd_length[2] => rd_length[2].IN2
rd_length[3] => rd_length[3].IN2
rd_length[4] => rd_length[4].IN2
rd_length[5] => rd_length[5].IN2
rd_length[6] => rd_length[6].IN2
rd_length[7] => rd_length[7].IN2
rd_length[8] => rd_length[8].IN2
wr_load => wr_load.IN1
wr_addr[0] => wr_addr[0].IN1
wr_addr[1] => wr_addr[1].IN1
wr_addr[2] => wr_addr[2].IN1
wr_addr[3] => wr_addr[3].IN1
wr_addr[4] => wr_addr[4].IN1
wr_addr[5] => wr_addr[5].IN1
wr_addr[6] => wr_addr[6].IN1
wr_addr[7] => wr_addr[7].IN1
wr_addr[8] => wr_addr[8].IN1
wr_addr[9] => wr_addr[9].IN1
wr_addr[10] => wr_addr[10].IN1
wr_addr[11] => wr_addr[11].IN1
wr_addr[12] => wr_addr[12].IN1
wr_addr[13] => wr_addr[13].IN1
wr_addr[14] => wr_addr[14].IN1
wr_addr[15] => wr_addr[15].IN1
wr_addr[16] => wr_addr[16].IN1
wr_addr[17] => wr_addr[17].IN1
wr_addr[18] => wr_addr[18].IN1
wr_addr[19] => wr_addr[19].IN1
wr_addr[20] => wr_addr[20].IN1
wr_addr[21] => wr_addr[21].IN1
wr_max_addr[0] => wr_max_addr[0].IN1
wr_max_addr[1] => wr_max_addr[1].IN1
wr_max_addr[2] => wr_max_addr[2].IN1
wr_max_addr[3] => wr_max_addr[3].IN1
wr_max_addr[4] => wr_max_addr[4].IN1
wr_max_addr[5] => wr_max_addr[5].IN1
wr_max_addr[6] => wr_max_addr[6].IN1
wr_max_addr[7] => wr_max_addr[7].IN1
wr_max_addr[8] => wr_max_addr[8].IN1
wr_max_addr[9] => wr_max_addr[9].IN1
wr_max_addr[10] => wr_max_addr[10].IN1
wr_max_addr[11] => wr_max_addr[11].IN1
wr_max_addr[12] => wr_max_addr[12].IN1
wr_max_addr[13] => wr_max_addr[13].IN1
wr_max_addr[14] => wr_max_addr[14].IN1
wr_max_addr[15] => wr_max_addr[15].IN1
wr_max_addr[16] => wr_max_addr[16].IN1
wr_max_addr[17] => wr_max_addr[17].IN1
wr_max_addr[18] => wr_max_addr[18].IN1
wr_max_addr[19] => wr_max_addr[19].IN1
wr_max_addr[20] => wr_max_addr[20].IN1
wr_max_addr[21] => wr_max_addr[21].IN1
rd_load => rd_load.IN1
rd_addr[0] => rd_addr[0].IN1
rd_addr[1] => rd_addr[1].IN1
rd_addr[2] => rd_addr[2].IN1
rd_addr[3] => rd_addr[3].IN1
rd_addr[4] => rd_addr[4].IN1
rd_addr[5] => rd_addr[5].IN1
rd_addr[6] => rd_addr[6].IN1
rd_addr[7] => rd_addr[7].IN1
rd_addr[8] => rd_addr[8].IN1
rd_addr[9] => rd_addr[9].IN1
rd_addr[10] => rd_addr[10].IN1
rd_addr[11] => rd_addr[11].IN1
rd_addr[12] => rd_addr[12].IN1
rd_addr[13] => rd_addr[13].IN1
rd_addr[14] => rd_addr[14].IN1
rd_addr[15] => rd_addr[15].IN1
rd_addr[16] => rd_addr[16].IN1
rd_addr[17] => rd_addr[17].IN1
rd_addr[18] => rd_addr[18].IN1
rd_addr[19] => rd_addr[19].IN1
rd_addr[20] => rd_addr[20].IN1
rd_addr[21] => rd_addr[21].IN1
rd_max_addr[0] => rd_max_addr[0].IN1
rd_max_addr[1] => rd_max_addr[1].IN1
rd_max_addr[2] => rd_max_addr[2].IN1
rd_max_addr[3] => rd_max_addr[3].IN1
rd_max_addr[4] => rd_max_addr[4].IN1
rd_max_addr[5] => rd_max_addr[5].IN1
rd_max_addr[6] => rd_max_addr[6].IN1
rd_max_addr[7] => rd_max_addr[7].IN1
rd_max_addr[8] => rd_max_addr[8].IN1
rd_max_addr[9] => rd_max_addr[9].IN1
rd_max_addr[10] => rd_max_addr[10].IN1
rd_max_addr[11] => rd_max_addr[11].IN1
rd_max_addr[12] => rd_max_addr[12].IN1
rd_max_addr[13] => rd_max_addr[13].IN1
rd_max_addr[14] => rd_max_addr[14].IN1
rd_max_addr[15] => rd_max_addr[15].IN1
rd_max_addr[16] => rd_max_addr[16].IN1
rd_max_addr[17] => rd_max_addr[17].IN1
rd_max_addr[18] => rd_max_addr[18].IN1
rd_max_addr[19] => rd_max_addr[19].IN1
rd_max_addr[20] => rd_max_addr[20].IN1
rd_max_addr[21] => rd_max_addr[21].IN1
sdram_init_done <= sdram_init_done.DB_MAX_OUTPUT_PORT_TYPE
frame_write_done <= dcfifo_ctrl:u_dcfifo_ctrl.frame_write_done
frame_read_done <= dcfifo_ctrl:u_dcfifo_ctrl.frame_read_done
sys_we => sys_we.IN1
sys_data_in[0] => sys_data_in[0].IN1
sys_data_in[1] => sys_data_in[1].IN1
sys_data_in[2] => sys_data_in[2].IN1
sys_data_in[3] => sys_data_in[3].IN1
sys_data_in[4] => sys_data_in[4].IN1
sys_data_in[5] => sys_data_in[5].IN1
sys_data_in[6] => sys_data_in[6].IN1
sys_data_in[7] => sys_data_in[7].IN1
sys_data_in[8] => sys_data_in[8].IN1
sys_data_in[9] => sys_data_in[9].IN1
sys_data_in[10] => sys_data_in[10].IN1
sys_data_in[11] => sys_data_in[11].IN1
sys_data_in[12] => sys_data_in[12].IN1
sys_data_in[13] => sys_data_in[13].IN1
sys_data_in[14] => sys_data_in[14].IN1
sys_data_in[15] => sys_data_in[15].IN1
sys_rd => sys_rd.IN1
sys_data_out[0] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
sys_data_out[1] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
sys_data_out[2] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
sys_data_out[3] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
sys_data_out[4] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
sys_data_out[5] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
sys_data_out[6] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
sys_data_out[7] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
sys_data_out[8] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
sys_data_out[9] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
sys_data_out[10] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
sys_data_out[11] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
sys_data_out[12] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
sys_data_out[13] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
sys_data_out[14] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
sys_data_out[15] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
data_valid => data_valid.IN1


|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram
clk => clk.IN3
rst_n => rst_n.IN3
sdram_wr_req => sdram_wr_req.IN1
sdram_rd_req => sdram_rd_req.IN1
sdram_wr_ack <= sdram_ctrl:module_001.sdram_wr_ack
sdram_rd_ack <= sdram_ctrl:module_001.sdram_rd_ack
sys_wraddr[0] => sys_wraddr[0].IN1
sys_wraddr[1] => sys_wraddr[1].IN1
sys_wraddr[2] => sys_wraddr[2].IN1
sys_wraddr[3] => sys_wraddr[3].IN1
sys_wraddr[4] => sys_wraddr[4].IN1
sys_wraddr[5] => sys_wraddr[5].IN1
sys_wraddr[6] => sys_wraddr[6].IN1
sys_wraddr[7] => sys_wraddr[7].IN1
sys_wraddr[8] => sys_wraddr[8].IN1
sys_wraddr[9] => sys_wraddr[9].IN1
sys_wraddr[10] => sys_wraddr[10].IN1
sys_wraddr[11] => sys_wraddr[11].IN1
sys_wraddr[12] => sys_wraddr[12].IN1
sys_wraddr[13] => sys_wraddr[13].IN1
sys_wraddr[14] => sys_wraddr[14].IN1
sys_wraddr[15] => sys_wraddr[15].IN1
sys_wraddr[16] => sys_wraddr[16].IN1
sys_wraddr[17] => sys_wraddr[17].IN1
sys_wraddr[18] => sys_wraddr[18].IN1
sys_wraddr[19] => sys_wraddr[19].IN1
sys_wraddr[20] => sys_wraddr[20].IN1
sys_wraddr[21] => sys_wraddr[21].IN1
sys_rdaddr[0] => sys_rdaddr[0].IN1
sys_rdaddr[1] => sys_rdaddr[1].IN1
sys_rdaddr[2] => sys_rdaddr[2].IN1
sys_rdaddr[3] => sys_rdaddr[3].IN1
sys_rdaddr[4] => sys_rdaddr[4].IN1
sys_rdaddr[5] => sys_rdaddr[5].IN1
sys_rdaddr[6] => sys_rdaddr[6].IN1
sys_rdaddr[7] => sys_rdaddr[7].IN1
sys_rdaddr[8] => sys_rdaddr[8].IN1
sys_rdaddr[9] => sys_rdaddr[9].IN1
sys_rdaddr[10] => sys_rdaddr[10].IN1
sys_rdaddr[11] => sys_rdaddr[11].IN1
sys_rdaddr[12] => sys_rdaddr[12].IN1
sys_rdaddr[13] => sys_rdaddr[13].IN1
sys_rdaddr[14] => sys_rdaddr[14].IN1
sys_rdaddr[15] => sys_rdaddr[15].IN1
sys_rdaddr[16] => sys_rdaddr[16].IN1
sys_rdaddr[17] => sys_rdaddr[17].IN1
sys_rdaddr[18] => sys_rdaddr[18].IN1
sys_rdaddr[19] => sys_rdaddr[19].IN1
sys_rdaddr[20] => sys_rdaddr[20].IN1
sys_rdaddr[21] => sys_rdaddr[21].IN1
sys_data_in[0] => sys_data_in[0].IN1
sys_data_in[1] => sys_data_in[1].IN1
sys_data_in[2] => sys_data_in[2].IN1
sys_data_in[3] => sys_data_in[3].IN1
sys_data_in[4] => sys_data_in[4].IN1
sys_data_in[5] => sys_data_in[5].IN1
sys_data_in[6] => sys_data_in[6].IN1
sys_data_in[7] => sys_data_in[7].IN1
sys_data_in[8] => sys_data_in[8].IN1
sys_data_in[9] => sys_data_in[9].IN1
sys_data_in[10] => sys_data_in[10].IN1
sys_data_in[11] => sys_data_in[11].IN1
sys_data_in[12] => sys_data_in[12].IN1
sys_data_in[13] => sys_data_in[13].IN1
sys_data_in[14] => sys_data_in[14].IN1
sys_data_in[15] => sys_data_in[15].IN1
sys_data_out[0] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[1] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[2] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[3] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[4] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[5] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[6] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[7] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[8] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[9] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[10] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[11] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[12] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[13] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[14] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[15] <= sdram_wr_data:module_003.sys_data_out
sdwr_byte[0] => sdwr_byte[0].IN2
sdwr_byte[1] => sdwr_byte[1].IN2
sdwr_byte[2] => sdwr_byte[2].IN2
sdwr_byte[3] => sdwr_byte[3].IN2
sdwr_byte[4] => sdwr_byte[4].IN2
sdwr_byte[5] => sdwr_byte[5].IN2
sdwr_byte[6] => sdwr_byte[6].IN2
sdwr_byte[7] => sdwr_byte[7].IN2
sdwr_byte[8] => sdwr_byte[8].IN2
sdrd_byte[0] => sdrd_byte[0].IN2
sdrd_byte[1] => sdrd_byte[1].IN2
sdrd_byte[2] => sdrd_byte[2].IN2
sdrd_byte[3] => sdrd_byte[3].IN2
sdrd_byte[4] => sdrd_byte[4].IN2
sdrd_byte[5] => sdrd_byte[5].IN2
sdrd_byte[6] => sdrd_byte[6].IN2
sdrd_byte[7] => sdrd_byte[7].IN2
sdrd_byte[8] => sdrd_byte[8].IN2
sdram_cke <= sdram_cmd:module_002.sdram_cke
sdram_cs_n <= sdram_cmd:module_002.sdram_cs_n
sdram_ras_n <= sdram_cmd:module_002.sdram_ras_n
sdram_cas_n <= sdram_cmd:module_002.sdram_cas_n
sdram_we_n <= sdram_cmd:module_002.sdram_we_n
sdram_ba[0] <= sdram_cmd:module_002.sdram_ba
sdram_ba[1] <= sdram_cmd:module_002.sdram_ba
sdram_addr[0] <= sdram_cmd:module_002.sdram_addr
sdram_addr[1] <= sdram_cmd:module_002.sdram_addr
sdram_addr[2] <= sdram_cmd:module_002.sdram_addr
sdram_addr[3] <= sdram_cmd:module_002.sdram_addr
sdram_addr[4] <= sdram_cmd:module_002.sdram_addr
sdram_addr[5] <= sdram_cmd:module_002.sdram_addr
sdram_addr[6] <= sdram_cmd:module_002.sdram_addr
sdram_addr[7] <= sdram_cmd:module_002.sdram_addr
sdram_addr[8] <= sdram_cmd:module_002.sdram_addr
sdram_addr[9] <= sdram_cmd:module_002.sdram_addr
sdram_addr[10] <= sdram_cmd:module_002.sdram_addr
sdram_addr[11] <= sdram_cmd:module_002.sdram_addr
sdram_data[0] <> sdram_wr_data:module_003.sdram_data
sdram_data[1] <> sdram_wr_data:module_003.sdram_data
sdram_data[2] <> sdram_wr_data:module_003.sdram_data
sdram_data[3] <> sdram_wr_data:module_003.sdram_data
sdram_data[4] <> sdram_wr_data:module_003.sdram_data
sdram_data[5] <> sdram_wr_data:module_003.sdram_data
sdram_data[6] <> sdram_wr_data:module_003.sdram_data
sdram_data[7] <> sdram_wr_data:module_003.sdram_data
sdram_data[8] <> sdram_wr_data:module_003.sdram_data
sdram_data[9] <> sdram_wr_data:module_003.sdram_data
sdram_data[10] <> sdram_wr_data:module_003.sdram_data
sdram_data[11] <> sdram_wr_data:module_003.sdram_data
sdram_data[12] <> sdram_wr_data:module_003.sdram_data
sdram_data[13] <> sdram_wr_data:module_003.sdram_data
sdram_data[14] <> sdram_wr_data:module_003.sdram_data
sdram_data[15] <> sdram_wr_data:module_003.sdram_data
sdram_init_done <= sdram_ctrl:module_001.sdram_init_done


|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001
clk => cnt_clk_r[0].CLK
clk => cnt_clk_r[1].CLK
clk => cnt_clk_r[2].CLK
clk => cnt_clk_r[3].CLK
clk => cnt_clk_r[4].CLK
clk => cnt_clk_r[5].CLK
clk => cnt_clk_r[6].CLK
clk => cnt_clk_r[7].CLK
clk => cnt_clk_r[8].CLK
clk => sys_r_wn~reg0.CLK
clk => sdram_ref_req.CLK
clk => cnt_15us[0].CLK
clk => cnt_15us[1].CLK
clk => cnt_15us[2].CLK
clk => cnt_15us[3].CLK
clk => cnt_15us[4].CLK
clk => cnt_15us[5].CLK
clk => cnt_15us[6].CLK
clk => cnt_15us[7].CLK
clk => cnt_15us[8].CLK
clk => cnt_15us[9].CLK
clk => cnt_15us[10].CLK
clk => cnt_200us[0].CLK
clk => cnt_200us[1].CLK
clk => cnt_200us[2].CLK
clk => cnt_200us[3].CLK
clk => cnt_200us[4].CLK
clk => cnt_200us[5].CLK
clk => cnt_200us[6].CLK
clk => cnt_200us[7].CLK
clk => cnt_200us[8].CLK
clk => cnt_200us[9].CLK
clk => cnt_200us[10].CLK
clk => cnt_200us[11].CLK
clk => cnt_200us[12].CLK
clk => cnt_200us[13].CLK
clk => cnt_200us[14].CLK
clk => work_state_r~1.DATAIN
clk => init_state_r~2.DATAIN
rst_n => cnt_clk_r[0].ACLR
rst_n => cnt_clk_r[1].ACLR
rst_n => cnt_clk_r[2].ACLR
rst_n => cnt_clk_r[3].ACLR
rst_n => cnt_clk_r[4].ACLR
rst_n => cnt_clk_r[5].ACLR
rst_n => cnt_clk_r[6].ACLR
rst_n => cnt_clk_r[7].ACLR
rst_n => cnt_clk_r[8].ACLR
rst_n => cnt_200us[0].ACLR
rst_n => cnt_200us[1].ACLR
rst_n => cnt_200us[2].ACLR
rst_n => cnt_200us[3].ACLR
rst_n => cnt_200us[4].ACLR
rst_n => cnt_200us[5].ACLR
rst_n => cnt_200us[6].ACLR
rst_n => cnt_200us[7].ACLR
rst_n => cnt_200us[8].ACLR
rst_n => cnt_200us[9].ACLR
rst_n => cnt_200us[10].ACLR
rst_n => cnt_200us[11].ACLR
rst_n => cnt_200us[12].ACLR
rst_n => cnt_200us[13].ACLR
rst_n => cnt_200us[14].ACLR
rst_n => cnt_15us[0].ACLR
rst_n => cnt_15us[1].ACLR
rst_n => cnt_15us[2].ACLR
rst_n => cnt_15us[3].ACLR
rst_n => cnt_15us[4].ACLR
rst_n => cnt_15us[5].ACLR
rst_n => cnt_15us[6].ACLR
rst_n => cnt_15us[7].ACLR
rst_n => cnt_15us[8].ACLR
rst_n => cnt_15us[9].ACLR
rst_n => cnt_15us[10].ACLR
rst_n => sdram_ref_req.ACLR
rst_n => work_state_r~3.DATAIN
rst_n => init_state_r~4.DATAIN
rst_n => sys_r_wn~reg0.ENA
sdram_wr_req => always4.IN1
sdram_rd_req => always4.IN1
sdwr_byte[0] => LessThan2.IN9
sdwr_byte[0] => Add6.IN18
sdwr_byte[1] => Add2.IN16
sdwr_byte[1] => Add6.IN17
sdwr_byte[2] => Add2.IN15
sdwr_byte[2] => Add6.IN16
sdwr_byte[3] => Add2.IN14
sdwr_byte[3] => Add6.IN15
sdwr_byte[4] => Add2.IN13
sdwr_byte[4] => Add6.IN14
sdwr_byte[5] => Add2.IN12
sdwr_byte[5] => Add6.IN13
sdwr_byte[6] => Add2.IN11
sdwr_byte[6] => Add6.IN12
sdwr_byte[7] => Add2.IN10
sdwr_byte[7] => Add6.IN11
sdwr_byte[8] => Add2.IN9
sdwr_byte[8] => Add6.IN10
sdrd_byte[0] => Add3.IN18
sdrd_byte[0] => Equal10.IN54
sdrd_byte[1] => Add3.IN17
sdrd_byte[1] => Add5.IN16
sdrd_byte[2] => Add3.IN16
sdrd_byte[2] => Add5.IN15
sdrd_byte[3] => Add3.IN15
sdrd_byte[3] => Add5.IN14
sdrd_byte[4] => Add3.IN14
sdrd_byte[4] => Add5.IN13
sdrd_byte[5] => Add3.IN13
sdrd_byte[5] => Add5.IN12
sdrd_byte[6] => Add3.IN12
sdrd_byte[6] => Add5.IN11
sdrd_byte[7] => Add3.IN11
sdrd_byte[7] => Add5.IN10
sdrd_byte[8] => Add3.IN10
sdrd_byte[8] => Add5.IN9
sdram_wr_ack <= sdram_wr_ack.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_ack <= sdram_rd_ack.DB_MAX_OUTPUT_PORT_TYPE
sdram_init_done <= sdram_init_done.DB_MAX_OUTPUT_PORT_TYPE
init_state[0] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
init_state[1] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
init_state[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
init_state[3] <= init_state.DB_MAX_OUTPUT_PORT_TYPE
work_state[0] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
work_state[1] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
work_state[2] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
work_state[3] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[0] <= cnt_clk_r[0].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[1] <= cnt_clk_r[1].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[2] <= cnt_clk_r[2].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[3] <= cnt_clk_r[3].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[4] <= cnt_clk_r[4].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[5] <= cnt_clk_r[5].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[6] <= cnt_clk_r[6].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[7] <= cnt_clk_r[7].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[8] <= cnt_clk_r[8].DB_MAX_OUTPUT_PORT_TYPE
sys_r_wn <= sys_r_wn~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_cmd:module_002
clk => sdram_addr_r[0].CLK
clk => sdram_addr_r[1].CLK
clk => sdram_addr_r[2].CLK
clk => sdram_addr_r[3].CLK
clk => sdram_addr_r[4].CLK
clk => sdram_addr_r[5].CLK
clk => sdram_addr_r[6].CLK
clk => sdram_addr_r[7].CLK
clk => sdram_addr_r[8].CLK
clk => sdram_addr_r[9].CLK
clk => sdram_addr_r[10].CLK
clk => sdram_addr_r[11].CLK
clk => sdram_ba_r[0].CLK
clk => sdram_ba_r[1].CLK
clk => sdram_cmd_r[0].CLK
clk => sdram_cmd_r[1].CLK
clk => sdram_cmd_r[2].CLK
clk => sdram_cmd_r[3].CLK
clk => sdram_cmd_r[4].CLK
rst_n => sdram_addr_r[0].PRESET
rst_n => sdram_addr_r[1].PRESET
rst_n => sdram_addr_r[2].PRESET
rst_n => sdram_addr_r[3].PRESET
rst_n => sdram_addr_r[4].PRESET
rst_n => sdram_addr_r[5].PRESET
rst_n => sdram_addr_r[6].PRESET
rst_n => sdram_addr_r[7].PRESET
rst_n => sdram_addr_r[8].PRESET
rst_n => sdram_addr_r[9].PRESET
rst_n => sdram_addr_r[10].PRESET
rst_n => sdram_addr_r[11].PRESET
rst_n => sdram_ba_r[0].PRESET
rst_n => sdram_ba_r[1].PRESET
rst_n => sdram_cmd_r[0].PRESET
rst_n => sdram_cmd_r[1].PRESET
rst_n => sdram_cmd_r[2].PRESET
rst_n => sdram_cmd_r[3].PRESET
rst_n => sdram_cmd_r[4].ACLR
sdram_cke <= sdram_cmd_r[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_cs_n <= sdram_cmd_r[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_ras_n <= sdram_cmd_r[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_cas_n <= sdram_cmd_r[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_we_n <= sdram_cmd_r[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[0] <= sdram_ba_r[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[1] <= sdram_ba_r[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[0] <= sdram_addr_r[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[1] <= sdram_addr_r[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[2] <= sdram_addr_r[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[3] <= sdram_addr_r[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[4] <= sdram_addr_r[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[5] <= sdram_addr_r[5].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[6] <= sdram_addr_r[6].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[7] <= sdram_addr_r[7].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[8] <= sdram_addr_r[8].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[9] <= sdram_addr_r[9].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[10] <= sdram_addr_r[10].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[11] <= sdram_addr_r[11].DB_MAX_OUTPUT_PORT_TYPE
sys_wraddr[0] => sys_addr[0].DATAA
sys_wraddr[1] => sys_addr[1].DATAA
sys_wraddr[2] => sys_addr[2].DATAA
sys_wraddr[3] => sys_addr[3].DATAA
sys_wraddr[4] => sys_addr[4].DATAA
sys_wraddr[5] => sys_addr[5].DATAA
sys_wraddr[6] => sys_addr[6].DATAA
sys_wraddr[7] => sys_addr[7].DATAA
sys_wraddr[8] => sys_addr[8].DATAA
sys_wraddr[9] => sys_addr[9].DATAA
sys_wraddr[10] => sys_addr[10].DATAA
sys_wraddr[11] => sys_addr[11].DATAA
sys_wraddr[12] => sys_addr[12].DATAA
sys_wraddr[13] => sys_addr[13].DATAA
sys_wraddr[14] => sys_addr[14].DATAA
sys_wraddr[15] => sys_addr[15].DATAA
sys_wraddr[16] => sys_addr[16].DATAA
sys_wraddr[17] => sys_addr[17].DATAA
sys_wraddr[18] => sys_addr[18].DATAA
sys_wraddr[19] => sys_addr[19].DATAA
sys_wraddr[20] => sys_addr[20].DATAA
sys_wraddr[21] => sys_addr[21].DATAA
sys_rdaddr[0] => sys_addr[0].DATAB
sys_rdaddr[1] => sys_addr[1].DATAB
sys_rdaddr[2] => sys_addr[2].DATAB
sys_rdaddr[3] => sys_addr[3].DATAB
sys_rdaddr[4] => sys_addr[4].DATAB
sys_rdaddr[5] => sys_addr[5].DATAB
sys_rdaddr[6] => sys_addr[6].DATAB
sys_rdaddr[7] => sys_addr[7].DATAB
sys_rdaddr[8] => sys_addr[8].DATAB
sys_rdaddr[9] => sys_addr[9].DATAB
sys_rdaddr[10] => sys_addr[10].DATAB
sys_rdaddr[11] => sys_addr[11].DATAB
sys_rdaddr[12] => sys_addr[12].DATAB
sys_rdaddr[13] => sys_addr[13].DATAB
sys_rdaddr[14] => sys_addr[14].DATAB
sys_rdaddr[15] => sys_addr[15].DATAB
sys_rdaddr[16] => sys_addr[16].DATAB
sys_rdaddr[17] => sys_addr[17].DATAB
sys_rdaddr[18] => sys_addr[18].DATAB
sys_rdaddr[19] => sys_addr[19].DATAB
sys_rdaddr[20] => sys_addr[20].DATAB
sys_rdaddr[21] => sys_addr[21].DATAB
sdwr_byte[0] => Add1.IN18
sdwr_byte[1] => Add1.IN17
sdwr_byte[2] => Add1.IN16
sdwr_byte[3] => Add1.IN15
sdwr_byte[4] => Add1.IN14
sdwr_byte[5] => Add1.IN13
sdwr_byte[6] => Add1.IN12
sdwr_byte[7] => Add1.IN11
sdwr_byte[8] => Add1.IN10
sdrd_byte[0] => Equal0.IN54
sdrd_byte[1] => Equal0.IN53
sdrd_byte[2] => Add0.IN14
sdrd_byte[3] => Add0.IN13
sdrd_byte[4] => Add0.IN12
sdrd_byte[5] => Add0.IN11
sdrd_byte[6] => Add0.IN10
sdrd_byte[7] => Add0.IN9
sdrd_byte[8] => Add0.IN8
init_state[0] => Mux15.IN19
init_state[0] => Mux16.IN19
init_state[0] => Mux17.IN19
init_state[0] => Decoder1.IN3
init_state[1] => Mux15.IN18
init_state[1] => Mux16.IN18
init_state[1] => Mux17.IN18
init_state[1] => Decoder1.IN2
init_state[2] => Mux15.IN17
init_state[2] => Mux16.IN17
init_state[2] => Mux17.IN17
init_state[2] => Decoder1.IN1
init_state[3] => Mux15.IN16
init_state[3] => Mux16.IN16
init_state[3] => Mux17.IN16
init_state[3] => Decoder1.IN0
work_state[0] => Decoder0.IN3
work_state[0] => Mux0.IN19
work_state[0] => Mux1.IN16
work_state[0] => Mux2.IN16
work_state[0] => Mux3.IN18
work_state[0] => Mux4.IN18
work_state[0] => Mux5.IN18
work_state[0] => Mux6.IN18
work_state[0] => Mux7.IN16
work_state[0] => Mux8.IN16
work_state[0] => Mux9.IN16
work_state[0] => Mux10.IN16
work_state[0] => Mux11.IN16
work_state[0] => Mux12.IN16
work_state[0] => Mux13.IN16
work_state[0] => Mux14.IN16
work_state[1] => Decoder0.IN2
work_state[1] => Mux0.IN18
work_state[1] => Mux1.IN15
work_state[1] => Mux2.IN15
work_state[1] => Mux3.IN17
work_state[1] => Mux4.IN17
work_state[1] => Mux5.IN17
work_state[1] => Mux6.IN17
work_state[1] => Mux7.IN15
work_state[1] => Mux8.IN15
work_state[1] => Mux9.IN15
work_state[1] => Mux10.IN15
work_state[1] => Mux11.IN15
work_state[1] => Mux12.IN15
work_state[1] => Mux13.IN15
work_state[1] => Mux14.IN15
work_state[2] => Decoder0.IN1
work_state[2] => Mux0.IN17
work_state[2] => Mux1.IN14
work_state[2] => Mux2.IN14
work_state[2] => Mux3.IN16
work_state[2] => Mux4.IN16
work_state[2] => Mux5.IN16
work_state[2] => Mux6.IN16
work_state[2] => Mux7.IN14
work_state[2] => Mux8.IN14
work_state[2] => Mux9.IN14
work_state[2] => Mux10.IN14
work_state[2] => Mux11.IN14
work_state[2] => Mux12.IN14
work_state[2] => Mux13.IN14
work_state[2] => Mux14.IN14
work_state[3] => Decoder0.IN0
work_state[3] => Mux0.IN16
work_state[3] => Mux1.IN13
work_state[3] => Mux2.IN13
work_state[3] => Mux3.IN15
work_state[3] => Mux4.IN15
work_state[3] => Mux5.IN15
work_state[3] => Mux6.IN15
work_state[3] => Mux7.IN13
work_state[3] => Mux8.IN13
work_state[3] => Mux9.IN13
work_state[3] => Mux10.IN13
work_state[3] => Mux11.IN13
work_state[3] => Mux12.IN13
work_state[3] => Mux13.IN13
work_state[3] => Mux14.IN13
sys_r_wn => sys_addr[21].OUTPUTSELECT
sys_r_wn => sys_addr[20].OUTPUTSELECT
sys_r_wn => sys_addr[19].OUTPUTSELECT
sys_r_wn => sys_addr[18].OUTPUTSELECT
sys_r_wn => sys_addr[17].OUTPUTSELECT
sys_r_wn => sys_addr[16].OUTPUTSELECT
sys_r_wn => sys_addr[15].OUTPUTSELECT
sys_r_wn => sys_addr[14].OUTPUTSELECT
sys_r_wn => sys_addr[13].OUTPUTSELECT
sys_r_wn => sys_addr[12].OUTPUTSELECT
sys_r_wn => sys_addr[11].OUTPUTSELECT
sys_r_wn => sys_addr[10].OUTPUTSELECT
sys_r_wn => sys_addr[9].OUTPUTSELECT
sys_r_wn => sys_addr[8].OUTPUTSELECT
sys_r_wn => sys_addr[7].OUTPUTSELECT
sys_r_wn => sys_addr[6].OUTPUTSELECT
sys_r_wn => sys_addr[5].OUTPUTSELECT
sys_r_wn => sys_addr[4].OUTPUTSELECT
sys_r_wn => sys_addr[3].OUTPUTSELECT
sys_r_wn => sys_addr[2].OUTPUTSELECT
sys_r_wn => sys_addr[1].OUTPUTSELECT
sys_r_wn => sys_addr[0].OUTPUTSELECT
cnt_clk[0] => Equal0.IN63
cnt_clk[0] => Equal1.IN63
cnt_clk[1] => Equal0.IN62
cnt_clk[1] => Equal1.IN62
cnt_clk[2] => Equal0.IN61
cnt_clk[2] => Equal1.IN61
cnt_clk[3] => Equal0.IN60
cnt_clk[3] => Equal1.IN60
cnt_clk[4] => Equal0.IN59
cnt_clk[4] => Equal1.IN59
cnt_clk[5] => Equal0.IN58
cnt_clk[5] => Equal1.IN58
cnt_clk[6] => Equal0.IN57
cnt_clk[6] => Equal1.IN57
cnt_clk[7] => Equal0.IN56
cnt_clk[7] => Equal1.IN56
cnt_clk[8] => Equal0.IN55
cnt_clk[8] => Equal1.IN55


|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_wr_data:module_003
clk => sdr_dout[0].CLK
clk => sdr_dout[1].CLK
clk => sdr_dout[2].CLK
clk => sdr_dout[3].CLK
clk => sdr_dout[4].CLK
clk => sdr_dout[5].CLK
clk => sdr_dout[6].CLK
clk => sdr_dout[7].CLK
clk => sdr_dout[8].CLK
clk => sdr_dout[9].CLK
clk => sdr_dout[10].CLK
clk => sdr_dout[11].CLK
clk => sdr_dout[12].CLK
clk => sdr_dout[13].CLK
clk => sdr_dout[14].CLK
clk => sdr_dout[15].CLK
clk => sdr_dlink.CLK
clk => sdr_din[0].CLK
clk => sdr_din[1].CLK
clk => sdr_din[2].CLK
clk => sdr_din[3].CLK
clk => sdr_din[4].CLK
clk => sdr_din[5].CLK
clk => sdr_din[6].CLK
clk => sdr_din[7].CLK
clk => sdr_din[8].CLK
clk => sdr_din[9].CLK
clk => sdr_din[10].CLK
clk => sdr_din[11].CLK
clk => sdr_din[12].CLK
clk => sdr_din[13].CLK
clk => sdr_din[14].CLK
clk => sdr_din[15].CLK
rst_n => sdr_dout[0].ACLR
rst_n => sdr_dout[1].ACLR
rst_n => sdr_dout[2].ACLR
rst_n => sdr_dout[3].ACLR
rst_n => sdr_dout[4].ACLR
rst_n => sdr_dout[5].ACLR
rst_n => sdr_dout[6].ACLR
rst_n => sdr_dout[7].ACLR
rst_n => sdr_dout[8].ACLR
rst_n => sdr_dout[9].ACLR
rst_n => sdr_dout[10].ACLR
rst_n => sdr_dout[11].ACLR
rst_n => sdr_dout[12].ACLR
rst_n => sdr_dout[13].ACLR
rst_n => sdr_dout[14].ACLR
rst_n => sdr_dout[15].ACLR
rst_n => sdr_din[0].ACLR
rst_n => sdr_din[1].ACLR
rst_n => sdr_din[2].ACLR
rst_n => sdr_din[3].ACLR
rst_n => sdr_din[4].ACLR
rst_n => sdr_din[5].ACLR
rst_n => sdr_din[6].ACLR
rst_n => sdr_din[7].ACLR
rst_n => sdr_din[8].ACLR
rst_n => sdr_din[9].ACLR
rst_n => sdr_din[10].ACLR
rst_n => sdr_din[11].ACLR
rst_n => sdr_din[12].ACLR
rst_n => sdr_din[13].ACLR
rst_n => sdr_din[14].ACLR
rst_n => sdr_din[15].ACLR
rst_n => sdr_dlink.ACLR
sdram_data[0] <> sdram_data[0]
sdram_data[1] <> sdram_data[1]
sdram_data[2] <> sdram_data[2]
sdram_data[3] <> sdram_data[3]
sdram_data[4] <> sdram_data[4]
sdram_data[5] <> sdram_data[5]
sdram_data[6] <> sdram_data[6]
sdram_data[7] <> sdram_data[7]
sdram_data[8] <> sdram_data[8]
sdram_data[9] <> sdram_data[9]
sdram_data[10] <> sdram_data[10]
sdram_data[11] <> sdram_data[11]
sdram_data[12] <> sdram_data[12]
sdram_data[13] <> sdram_data[13]
sdram_data[14] <> sdram_data[14]
sdram_data[15] <> sdram_data[15]
sys_data_in[0] => sdr_din[0].DATAIN
sys_data_in[1] => sdr_din[1].DATAIN
sys_data_in[2] => sdr_din[2].DATAIN
sys_data_in[3] => sdr_din[3].DATAIN
sys_data_in[4] => sdr_din[4].DATAIN
sys_data_in[5] => sdr_din[5].DATAIN
sys_data_in[6] => sdr_din[6].DATAIN
sys_data_in[7] => sdr_din[7].DATAIN
sys_data_in[8] => sdr_din[8].DATAIN
sys_data_in[9] => sdr_din[9].DATAIN
sys_data_in[10] => sdr_din[10].DATAIN
sys_data_in[11] => sdr_din[11].DATAIN
sys_data_in[12] => sdr_din[12].DATAIN
sys_data_in[13] => sdr_din[13].DATAIN
sys_data_in[14] => sdr_din[14].DATAIN
sys_data_in[15] => sdr_din[15].DATAIN
sys_data_out[0] <= sdr_dout[0].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[1] <= sdr_dout[1].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[2] <= sdr_dout[2].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[3] <= sdr_dout[3].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[4] <= sdr_dout[4].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[5] <= sdr_dout[5].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[6] <= sdr_dout[6].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[7] <= sdr_dout[7].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[8] <= sdr_dout[8].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[9] <= sdr_dout[9].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[10] <= sdr_dout[10].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[11] <= sdr_dout[11].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[12] <= sdr_dout[12].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[13] <= sdr_dout[13].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[14] <= sdr_dout[14].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[15] <= sdr_dout[15].DB_MAX_OUTPUT_PORT_TYPE
work_state[0] => Equal0.IN2
work_state[0] => Equal1.IN3
work_state[0] => Equal2.IN1
work_state[1] => Equal0.IN1
work_state[1] => Equal1.IN2
work_state[1] => Equal2.IN3
work_state[2] => Equal0.IN0
work_state[2] => Equal1.IN1
work_state[2] => Equal2.IN0
work_state[3] => Equal0.IN3
work_state[3] => Equal1.IN0
work_state[3] => Equal2.IN2
cnt_clk[0] => ~NO_FANOUT~
cnt_clk[1] => ~NO_FANOUT~
cnt_clk[2] => ~NO_FANOUT~
cnt_clk[3] => ~NO_FANOUT~
cnt_clk[4] => ~NO_FANOUT~
cnt_clk[5] => ~NO_FANOUT~
cnt_clk[6] => ~NO_FANOUT~
cnt_clk[7] => ~NO_FANOUT~
cnt_clk[8] => ~NO_FANOUT~


|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl
clk_ref => clk_ref.IN2
clk_write => clk_write.IN1
clk_read => clk_read.IN1
rst_n => frame_write_done~reg0.ACLR
rst_n => sdram_wraddr[0]~reg0.ACLR
rst_n => sdram_wraddr[1]~reg0.ACLR
rst_n => sdram_wraddr[2]~reg0.ACLR
rst_n => sdram_wraddr[3]~reg0.ACLR
rst_n => sdram_wraddr[4]~reg0.ACLR
rst_n => sdram_wraddr[5]~reg0.ACLR
rst_n => sdram_wraddr[6]~reg0.ACLR
rst_n => sdram_wraddr[7]~reg0.ACLR
rst_n => sdram_wraddr[8]~reg0.ACLR
rst_n => sdram_wraddr[9]~reg0.ACLR
rst_n => sdram_wraddr[10]~reg0.ACLR
rst_n => sdram_wraddr[11]~reg0.ACLR
rst_n => sdram_wraddr[12]~reg0.ACLR
rst_n => sdram_wraddr[13]~reg0.ACLR
rst_n => sdram_wraddr[14]~reg0.ACLR
rst_n => sdram_wraddr[15]~reg0.ACLR
rst_n => sdram_wraddr[16]~reg0.ACLR
rst_n => sdram_wraddr[17]~reg0.ACLR
rst_n => sdram_wraddr[18]~reg0.ACLR
rst_n => sdram_wraddr[19]~reg0.ACLR
rst_n => sdram_wraddr[20]~reg0.ACLR
rst_n => sdram_wraddr[21]~reg0.ACLR
rst_n => sdram_rd_req~reg0.ACLR
rst_n => sdram_wr_req~reg0.ACLR
rst_n => frame_read_done~reg0.ACLR
rst_n => sdram_rdaddr[0]~reg0.ACLR
rst_n => sdram_rdaddr[1]~reg0.ACLR
rst_n => sdram_rdaddr[2]~reg0.ACLR
rst_n => sdram_rdaddr[3]~reg0.ACLR
rst_n => sdram_rdaddr[4]~reg0.ACLR
rst_n => sdram_rdaddr[5]~reg0.ACLR
rst_n => sdram_rdaddr[6]~reg0.ACLR
rst_n => sdram_rdaddr[7]~reg0.ACLR
rst_n => sdram_rdaddr[8]~reg0.ACLR
rst_n => sdram_rdaddr[9]~reg0.ACLR
rst_n => sdram_rdaddr[10]~reg0.ACLR
rst_n => sdram_rdaddr[11]~reg0.ACLR
rst_n => sdram_rdaddr[12]~reg0.ACLR
rst_n => sdram_rdaddr[13]~reg0.ACLR
rst_n => sdram_rdaddr[14]~reg0.ACLR
rst_n => sdram_rdaddr[15]~reg0.ACLR
rst_n => sdram_rdaddr[16]~reg0.ACLR
rst_n => sdram_rdaddr[17]~reg0.ACLR
rst_n => sdram_rdaddr[18]~reg0.ACLR
rst_n => sdram_rdaddr[19]~reg0.ACLR
rst_n => sdram_rdaddr[20]~reg0.ACLR
rst_n => sdram_rdaddr[21]~reg0.ACLR
rst_n => sdram_rd_ackr2.ACLR
rst_n => sdram_rd_ackr1.ACLR
rst_n => sdram_wr_ackr2.ACLR
rst_n => sdram_wr_ackr1.ACLR
rst_n => rd_load_r2.ACLR
rst_n => rd_load_r1.ACLR
rst_n => wr_load_r2.ACLR
rst_n => wr_load_r1.ACLR
rst_n => data_valid_r.ACLR
rst_n => _.IN1
rst_n => comb.IN1
wr_length[0] => Add1.IN22
wr_length[0] => LessThan2.IN9
wr_length[0] => Add0.IN22
wr_length[1] => Add1.IN21
wr_length[1] => LessThan2.IN8
wr_length[1] => Add0.IN21
wr_length[2] => Add1.IN20
wr_length[2] => LessThan2.IN7
wr_length[2] => Add0.IN20
wr_length[3] => Add1.IN19
wr_length[3] => LessThan2.IN6
wr_length[3] => Add0.IN19
wr_length[4] => Add1.IN18
wr_length[4] => LessThan2.IN5
wr_length[4] => Add0.IN18
wr_length[5] => Add1.IN17
wr_length[5] => LessThan2.IN4
wr_length[5] => Add0.IN17
wr_length[6] => Add1.IN16
wr_length[6] => LessThan2.IN3
wr_length[6] => Add0.IN16
wr_length[7] => Add1.IN15
wr_length[7] => LessThan2.IN2
wr_length[7] => Add0.IN15
wr_length[8] => Add1.IN14
wr_length[8] => LessThan2.IN1
wr_length[8] => Add0.IN14
rd_length[0] => Add3.IN22
rd_length[0] => LessThan3.IN9
rd_length[0] => Add2.IN22
rd_length[1] => Add3.IN21
rd_length[1] => LessThan3.IN8
rd_length[1] => Add2.IN21
rd_length[2] => Add3.IN20
rd_length[2] => LessThan3.IN7
rd_length[2] => Add2.IN20
rd_length[3] => Add3.IN19
rd_length[3] => LessThan3.IN6
rd_length[3] => Add2.IN19
rd_length[4] => Add3.IN18
rd_length[4] => LessThan3.IN5
rd_length[4] => Add2.IN18
rd_length[5] => Add3.IN17
rd_length[5] => LessThan3.IN4
rd_length[5] => Add2.IN17
rd_length[6] => Add3.IN16
rd_length[6] => LessThan3.IN3
rd_length[6] => Add2.IN16
rd_length[7] => Add3.IN15
rd_length[7] => LessThan3.IN2
rd_length[7] => Add2.IN15
rd_length[8] => Add3.IN14
rd_length[8] => LessThan3.IN1
rd_length[8] => Add2.IN14
wr_load => wr_load_r1.DATAIN
wr_addr[0] => sdram_wraddr.DATAB
wr_addr[1] => sdram_wraddr.DATAB
wr_addr[2] => sdram_wraddr.DATAB
wr_addr[3] => sdram_wraddr.DATAB
wr_addr[4] => sdram_wraddr.DATAB
wr_addr[5] => sdram_wraddr.DATAB
wr_addr[6] => sdram_wraddr.DATAB
wr_addr[7] => sdram_wraddr.DATAB
wr_addr[8] => sdram_wraddr.DATAB
wr_addr[9] => sdram_wraddr.DATAB
wr_addr[10] => sdram_wraddr.DATAB
wr_addr[11] => sdram_wraddr.DATAB
wr_addr[12] => sdram_wraddr.DATAB
wr_addr[13] => sdram_wraddr.DATAB
wr_addr[14] => sdram_wraddr.DATAB
wr_addr[15] => sdram_wraddr.DATAB
wr_addr[16] => sdram_wraddr.DATAB
wr_addr[17] => sdram_wraddr.DATAB
wr_addr[18] => sdram_wraddr.DATAB
wr_addr[19] => sdram_wraddr.DATAB
wr_addr[20] => sdram_wraddr.DATAB
wr_addr[21] => sdram_wraddr.DATAB
wr_max_addr[0] => Add0.IN44
wr_max_addr[1] => Add0.IN43
wr_max_addr[2] => Add0.IN42
wr_max_addr[3] => Add0.IN41
wr_max_addr[4] => Add0.IN40
wr_max_addr[5] => Add0.IN39
wr_max_addr[6] => Add0.IN38
wr_max_addr[7] => Add0.IN37
wr_max_addr[8] => Add0.IN36
wr_max_addr[9] => Add0.IN35
wr_max_addr[10] => Add0.IN34
wr_max_addr[11] => Add0.IN33
wr_max_addr[12] => Add0.IN32
wr_max_addr[13] => Add0.IN31
wr_max_addr[14] => Add0.IN30
wr_max_addr[15] => Add0.IN29
wr_max_addr[16] => Add0.IN28
wr_max_addr[17] => Add0.IN27
wr_max_addr[18] => Add0.IN26
wr_max_addr[19] => Add0.IN25
wr_max_addr[20] => Add0.IN24
wr_max_addr[21] => Add0.IN23
rd_load => rd_load_r1.DATAIN
rd_addr[0] => sdram_rdaddr.DATAB
rd_addr[0] => sdram_rdaddr.DATAB
rd_addr[1] => sdram_rdaddr.DATAB
rd_addr[1] => sdram_rdaddr.DATAB
rd_addr[2] => sdram_rdaddr.DATAB
rd_addr[2] => sdram_rdaddr.DATAB
rd_addr[3] => sdram_rdaddr.DATAB
rd_addr[3] => sdram_rdaddr.DATAB
rd_addr[4] => sdram_rdaddr.DATAB
rd_addr[4] => sdram_rdaddr.DATAB
rd_addr[5] => sdram_rdaddr.DATAB
rd_addr[5] => sdram_rdaddr.DATAB
rd_addr[6] => sdram_rdaddr.DATAB
rd_addr[6] => sdram_rdaddr.DATAB
rd_addr[7] => sdram_rdaddr.DATAB
rd_addr[7] => sdram_rdaddr.DATAB
rd_addr[8] => sdram_rdaddr.DATAB
rd_addr[8] => sdram_rdaddr.DATAB
rd_addr[9] => sdram_rdaddr.DATAB
rd_addr[9] => sdram_rdaddr.DATAB
rd_addr[10] => sdram_rdaddr.DATAB
rd_addr[10] => sdram_rdaddr.DATAB
rd_addr[11] => sdram_rdaddr.DATAB
rd_addr[11] => sdram_rdaddr.DATAB
rd_addr[12] => sdram_rdaddr.DATAB
rd_addr[12] => sdram_rdaddr.DATAB
rd_addr[13] => sdram_rdaddr.DATAB
rd_addr[13] => sdram_rdaddr.DATAB
rd_addr[14] => sdram_rdaddr.DATAB
rd_addr[14] => sdram_rdaddr.DATAB
rd_addr[15] => sdram_rdaddr.DATAB
rd_addr[15] => sdram_rdaddr.DATAB
rd_addr[16] => sdram_rdaddr.DATAB
rd_addr[16] => sdram_rdaddr.DATAB
rd_addr[17] => sdram_rdaddr.DATAB
rd_addr[17] => sdram_rdaddr.DATAB
rd_addr[18] => sdram_rdaddr.DATAB
rd_addr[18] => sdram_rdaddr.DATAB
rd_addr[19] => sdram_rdaddr.DATAB
rd_addr[19] => sdram_rdaddr.DATAB
rd_addr[20] => sdram_rdaddr.DATAB
rd_addr[20] => sdram_rdaddr.DATAB
rd_addr[21] => sdram_rdaddr.DATAB
rd_addr[21] => sdram_rdaddr.DATAB
rd_max_addr[0] => Add2.IN44
rd_max_addr[1] => Add2.IN43
rd_max_addr[2] => Add2.IN42
rd_max_addr[3] => Add2.IN41
rd_max_addr[4] => Add2.IN40
rd_max_addr[5] => Add2.IN39
rd_max_addr[6] => Add2.IN38
rd_max_addr[7] => Add2.IN37
rd_max_addr[8] => Add2.IN36
rd_max_addr[9] => Add2.IN35
rd_max_addr[10] => Add2.IN34
rd_max_addr[11] => Add2.IN33
rd_max_addr[12] => Add2.IN32
rd_max_addr[13] => Add2.IN31
rd_max_addr[14] => Add2.IN30
rd_max_addr[15] => Add2.IN29
rd_max_addr[16] => Add2.IN28
rd_max_addr[17] => Add2.IN27
rd_max_addr[18] => Add2.IN26
rd_max_addr[19] => Add2.IN25
rd_max_addr[20] => Add2.IN24
rd_max_addr[21] => Add2.IN23
wrf_wrreq => wrf_wrreq.IN1
wrf_din[0] => wrf_din[0].IN1
wrf_din[1] => wrf_din[1].IN1
wrf_din[2] => wrf_din[2].IN1
wrf_din[3] => wrf_din[3].IN1
wrf_din[4] => wrf_din[4].IN1
wrf_din[5] => wrf_din[5].IN1
wrf_din[6] => wrf_din[6].IN1
wrf_din[7] => wrf_din[7].IN1
wrf_din[8] => wrf_din[8].IN1
wrf_din[9] => wrf_din[9].IN1
wrf_din[10] => wrf_din[10].IN1
wrf_din[11] => wrf_din[11].IN1
wrf_din[12] => wrf_din[12].IN1
wrf_din[13] => wrf_din[13].IN1
wrf_din[14] => wrf_din[14].IN1
wrf_din[15] => wrf_din[15].IN1
sdram_wr_req <= sdram_wr_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_ack => sdram_wr_ack.IN1
sdram_din[0] <= wrfifo:u_wrfifo.q
sdram_din[1] <= wrfifo:u_wrfifo.q
sdram_din[2] <= wrfifo:u_wrfifo.q
sdram_din[3] <= wrfifo:u_wrfifo.q
sdram_din[4] <= wrfifo:u_wrfifo.q
sdram_din[5] <= wrfifo:u_wrfifo.q
sdram_din[6] <= wrfifo:u_wrfifo.q
sdram_din[7] <= wrfifo:u_wrfifo.q
sdram_din[8] <= wrfifo:u_wrfifo.q
sdram_din[9] <= wrfifo:u_wrfifo.q
sdram_din[10] <= wrfifo:u_wrfifo.q
sdram_din[11] <= wrfifo:u_wrfifo.q
sdram_din[12] <= wrfifo:u_wrfifo.q
sdram_din[13] <= wrfifo:u_wrfifo.q
sdram_din[14] <= wrfifo:u_wrfifo.q
sdram_din[15] <= wrfifo:u_wrfifo.q
sdram_wraddr[0] <= sdram_wraddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[1] <= sdram_wraddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[2] <= sdram_wraddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[3] <= sdram_wraddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[4] <= sdram_wraddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[5] <= sdram_wraddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[6] <= sdram_wraddr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[7] <= sdram_wraddr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[8] <= sdram_wraddr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[9] <= sdram_wraddr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[10] <= sdram_wraddr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[11] <= sdram_wraddr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[12] <= sdram_wraddr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[13] <= sdram_wraddr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[14] <= sdram_wraddr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[15] <= sdram_wraddr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[16] <= sdram_wraddr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[17] <= sdram_wraddr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[18] <= sdram_wraddr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[19] <= sdram_wraddr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[20] <= sdram_wraddr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[21] <= sdram_wraddr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdf_rdreq => rdf_rdreq.IN1
rdf_dout[0] <= rdfifo:u_rdfifo.q
rdf_dout[1] <= rdfifo:u_rdfifo.q
rdf_dout[2] <= rdfifo:u_rdfifo.q
rdf_dout[3] <= rdfifo:u_rdfifo.q
rdf_dout[4] <= rdfifo:u_rdfifo.q
rdf_dout[5] <= rdfifo:u_rdfifo.q
rdf_dout[6] <= rdfifo:u_rdfifo.q
rdf_dout[7] <= rdfifo:u_rdfifo.q
rdf_dout[8] <= rdfifo:u_rdfifo.q
rdf_dout[9] <= rdfifo:u_rdfifo.q
rdf_dout[10] <= rdfifo:u_rdfifo.q
rdf_dout[11] <= rdfifo:u_rdfifo.q
rdf_dout[12] <= rdfifo:u_rdfifo.q
rdf_dout[13] <= rdfifo:u_rdfifo.q
rdf_dout[14] <= rdfifo:u_rdfifo.q
rdf_dout[15] <= rdfifo:u_rdfifo.q
sdram_rd_req <= sdram_rd_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_ack => sdram_rd_ack.IN1
sdram_dout[0] => sdram_dout[0].IN1
sdram_dout[1] => sdram_dout[1].IN1
sdram_dout[2] => sdram_dout[2].IN1
sdram_dout[3] => sdram_dout[3].IN1
sdram_dout[4] => sdram_dout[4].IN1
sdram_dout[5] => sdram_dout[5].IN1
sdram_dout[6] => sdram_dout[6].IN1
sdram_dout[7] => sdram_dout[7].IN1
sdram_dout[8] => sdram_dout[8].IN1
sdram_dout[9] => sdram_dout[9].IN1
sdram_dout[10] => sdram_dout[10].IN1
sdram_dout[11] => sdram_dout[11].IN1
sdram_dout[12] => sdram_dout[12].IN1
sdram_dout[13] => sdram_dout[13].IN1
sdram_dout[14] => sdram_dout[14].IN1
sdram_dout[15] => sdram_dout[15].IN1
sdram_rdaddr[0] <= sdram_rdaddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[1] <= sdram_rdaddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[2] <= sdram_rdaddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[3] <= sdram_rdaddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[4] <= sdram_rdaddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[5] <= sdram_rdaddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[6] <= sdram_rdaddr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[7] <= sdram_rdaddr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[8] <= sdram_rdaddr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[9] <= sdram_rdaddr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[10] <= sdram_rdaddr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[11] <= sdram_rdaddr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[12] <= sdram_rdaddr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[13] <= sdram_rdaddr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[14] <= sdram_rdaddr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[15] <= sdram_rdaddr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[16] <= sdram_rdaddr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[17] <= sdram_rdaddr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[18] <= sdram_rdaddr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[19] <= sdram_rdaddr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[20] <= sdram_rdaddr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[21] <= sdram_rdaddr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_init_done => sdram_wr_req.OUTPUTSELECT
sdram_init_done => sdram_rd_req.OUTPUTSELECT
frame_write_done <= frame_write_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_read_done <= frame_read_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_valid => data_valid_r.DATAIN


|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw


|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component
data[0] => dcfifo_i9n1:auto_generated.data[0]
data[1] => dcfifo_i9n1:auto_generated.data[1]
data[2] => dcfifo_i9n1:auto_generated.data[2]
data[3] => dcfifo_i9n1:auto_generated.data[3]
data[4] => dcfifo_i9n1:auto_generated.data[4]
data[5] => dcfifo_i9n1:auto_generated.data[5]
data[6] => dcfifo_i9n1:auto_generated.data[6]
data[7] => dcfifo_i9n1:auto_generated.data[7]
data[8] => dcfifo_i9n1:auto_generated.data[8]
data[9] => dcfifo_i9n1:auto_generated.data[9]
data[10] => dcfifo_i9n1:auto_generated.data[10]
data[11] => dcfifo_i9n1:auto_generated.data[11]
data[12] => dcfifo_i9n1:auto_generated.data[12]
data[13] => dcfifo_i9n1:auto_generated.data[13]
data[14] => dcfifo_i9n1:auto_generated.data[14]
data[15] => dcfifo_i9n1:auto_generated.data[15]
q[0] <= dcfifo_i9n1:auto_generated.q[0]
q[1] <= dcfifo_i9n1:auto_generated.q[1]
q[2] <= dcfifo_i9n1:auto_generated.q[2]
q[3] <= dcfifo_i9n1:auto_generated.q[3]
q[4] <= dcfifo_i9n1:auto_generated.q[4]
q[5] <= dcfifo_i9n1:auto_generated.q[5]
q[6] <= dcfifo_i9n1:auto_generated.q[6]
q[7] <= dcfifo_i9n1:auto_generated.q[7]
q[8] <= dcfifo_i9n1:auto_generated.q[8]
q[9] <= dcfifo_i9n1:auto_generated.q[9]
q[10] <= dcfifo_i9n1:auto_generated.q[10]
q[11] <= dcfifo_i9n1:auto_generated.q[11]
q[12] <= dcfifo_i9n1:auto_generated.q[12]
q[13] <= dcfifo_i9n1:auto_generated.q[13]
q[14] <= dcfifo_i9n1:auto_generated.q[14]
q[15] <= dcfifo_i9n1:auto_generated.q[15]
rdclk => dcfifo_i9n1:auto_generated.rdclk
rdreq => dcfifo_i9n1:auto_generated.rdreq
wrclk => dcfifo_i9n1:auto_generated.wrclk
wrreq => dcfifo_i9n1:auto_generated.wrreq
aclr => dcfifo_i9n1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= dcfifo_i9n1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_i9n1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_i9n1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_i9n1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_i9n1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_i9n1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_i9n1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_i9n1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_i9n1:auto_generated.rdusedw[8]
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>


|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated
aclr => a_graycounter_fgc:wrptr_g1p.aclr
aclr => a_graycounter_egc:wrptr_gp.aclr
aclr => altsyncram_1l81:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_1l81:fifo_ram.data_a[0]
data[1] => altsyncram_1l81:fifo_ram.data_a[1]
data[2] => altsyncram_1l81:fifo_ram.data_a[2]
data[3] => altsyncram_1l81:fifo_ram.data_a[3]
data[4] => altsyncram_1l81:fifo_ram.data_a[4]
data[5] => altsyncram_1l81:fifo_ram.data_a[5]
data[6] => altsyncram_1l81:fifo_ram.data_a[6]
data[7] => altsyncram_1l81:fifo_ram.data_a[7]
data[8] => altsyncram_1l81:fifo_ram.data_a[8]
data[9] => altsyncram_1l81:fifo_ram.data_a[9]
data[10] => altsyncram_1l81:fifo_ram.data_a[10]
data[11] => altsyncram_1l81:fifo_ram.data_a[11]
data[12] => altsyncram_1l81:fifo_ram.data_a[12]
data[13] => altsyncram_1l81:fifo_ram.data_a[13]
data[14] => altsyncram_1l81:fifo_ram.data_a[14]
data[15] => altsyncram_1l81:fifo_ram.data_a[15]
q[0] <= altsyncram_1l81:fifo_ram.q_b[0]
q[1] <= altsyncram_1l81:fifo_ram.q_b[1]
q[2] <= altsyncram_1l81:fifo_ram.q_b[2]
q[3] <= altsyncram_1l81:fifo_ram.q_b[3]
q[4] <= altsyncram_1l81:fifo_ram.q_b[4]
q[5] <= altsyncram_1l81:fifo_ram.q_b[5]
q[6] <= altsyncram_1l81:fifo_ram.q_b[6]
q[7] <= altsyncram_1l81:fifo_ram.q_b[7]
q[8] <= altsyncram_1l81:fifo_ram.q_b[8]
q[9] <= altsyncram_1l81:fifo_ram.q_b[9]
q[10] <= altsyncram_1l81:fifo_ram.q_b[10]
q[11] <= altsyncram_1l81:fifo_ram.q_b[11]
q[12] <= altsyncram_1l81:fifo_ram.q_b[12]
q[13] <= altsyncram_1l81:fifo_ram.q_b[13]
q[14] <= altsyncram_1l81:fifo_ram.q_b[14]
q[15] <= altsyncram_1l81:fifo_ram.q_b[15]
rdclk => a_graycounter_o96:rdptr_g1p.clock
rdclk => altsyncram_1l81:fifo_ram.clock1
rdclk => _.IN0
rdclk => dffpipe_kec:rs_brp.clock
rdclk => dffpipe_kec:rs_bwp.clock
rdclk => alt_synch_pipe_qdb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_fgc:wrptr_g1p.clock
wrclk => a_graycounter_egc:wrptr_gp.clock
wrclk => altsyncram_1l81:fifo_ram.clock0
wrclk => alt_synch_pipe_ud8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrreq => valid_wrreq.IN0


|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p
aclr => counter7a[9].IN0
aclr => counter7a[8].IN0
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[9].CLK
clock => counter7a[8].CLK
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
clock => sub_parity6a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter7a[9].DB_MAX_OUTPUT_PORT_TYPE


|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_fgc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp
aclr => counter13a[9].IN0
aclr => counter13a[8].IN0
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[9].CLK
clock => counter13a[8].CLK
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
clock => sub_parity12a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter13a[9].DB_MAX_OUTPUT_PORT_TYPE


|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram
aclr1 => altsyncram_drg1:altsyncram14.aclr1
address_a[0] => altsyncram_drg1:altsyncram14.address_b[0]
address_a[1] => altsyncram_drg1:altsyncram14.address_b[1]
address_a[2] => altsyncram_drg1:altsyncram14.address_b[2]
address_a[3] => altsyncram_drg1:altsyncram14.address_b[3]
address_a[4] => altsyncram_drg1:altsyncram14.address_b[4]
address_a[5] => altsyncram_drg1:altsyncram14.address_b[5]
address_a[6] => altsyncram_drg1:altsyncram14.address_b[6]
address_a[7] => altsyncram_drg1:altsyncram14.address_b[7]
address_a[8] => altsyncram_drg1:altsyncram14.address_b[8]
address_b[0] => altsyncram_drg1:altsyncram14.address_a[0]
address_b[1] => altsyncram_drg1:altsyncram14.address_a[1]
address_b[2] => altsyncram_drg1:altsyncram14.address_a[2]
address_b[3] => altsyncram_drg1:altsyncram14.address_a[3]
address_b[4] => altsyncram_drg1:altsyncram14.address_a[4]
address_b[5] => altsyncram_drg1:altsyncram14.address_a[5]
address_b[6] => altsyncram_drg1:altsyncram14.address_a[6]
address_b[7] => altsyncram_drg1:altsyncram14.address_a[7]
address_b[8] => altsyncram_drg1:altsyncram14.address_a[8]
addressstall_b => altsyncram_drg1:altsyncram14.addressstall_a
clock0 => altsyncram_drg1:altsyncram14.clock1
clock1 => altsyncram_drg1:altsyncram14.clock0
clocken1 => altsyncram_drg1:altsyncram14.clocken0
data_a[0] => altsyncram_drg1:altsyncram14.data_b[0]
data_a[1] => altsyncram_drg1:altsyncram14.data_b[1]
data_a[2] => altsyncram_drg1:altsyncram14.data_b[2]
data_a[3] => altsyncram_drg1:altsyncram14.data_b[3]
data_a[4] => altsyncram_drg1:altsyncram14.data_b[4]
data_a[5] => altsyncram_drg1:altsyncram14.data_b[5]
data_a[6] => altsyncram_drg1:altsyncram14.data_b[6]
data_a[7] => altsyncram_drg1:altsyncram14.data_b[7]
data_a[8] => altsyncram_drg1:altsyncram14.data_b[8]
data_a[9] => altsyncram_drg1:altsyncram14.data_b[9]
data_a[10] => altsyncram_drg1:altsyncram14.data_b[10]
data_a[11] => altsyncram_drg1:altsyncram14.data_b[11]
data_a[12] => altsyncram_drg1:altsyncram14.data_b[12]
data_a[13] => altsyncram_drg1:altsyncram14.data_b[13]
data_a[14] => altsyncram_drg1:altsyncram14.data_b[14]
data_a[15] => altsyncram_drg1:altsyncram14.data_b[15]
q_b[0] <= altsyncram_drg1:altsyncram14.q_a[0]
q_b[1] <= altsyncram_drg1:altsyncram14.q_a[1]
q_b[2] <= altsyncram_drg1:altsyncram14.q_a[2]
q_b[3] <= altsyncram_drg1:altsyncram14.q_a[3]
q_b[4] <= altsyncram_drg1:altsyncram14.q_a[4]
q_b[5] <= altsyncram_drg1:altsyncram14.q_a[5]
q_b[6] <= altsyncram_drg1:altsyncram14.q_a[6]
q_b[7] <= altsyncram_drg1:altsyncram14.q_a[7]
q_b[8] <= altsyncram_drg1:altsyncram14.q_a[8]
q_b[9] <= altsyncram_drg1:altsyncram14.q_a[9]
q_b[10] <= altsyncram_drg1:altsyncram14.q_a[10]
q_b[11] <= altsyncram_drg1:altsyncram14.q_a[11]
q_b[12] <= altsyncram_drg1:altsyncram14.q_a[12]
q_b[13] <= altsyncram_drg1:altsyncram14.q_a[13]
q_b[14] <= altsyncram_drg1:altsyncram14.q_a[14]
q_b[15] <= altsyncram_drg1:altsyncram14.q_a[15]
wren_a => altsyncram_drg1:altsyncram14.clocken1
wren_a => altsyncram_drg1:altsyncram14.wren_b


|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
aclr1 => ram_block15a0.CLR1
aclr1 => ram_block15a1.CLR1
aclr1 => ram_block15a2.CLR1
aclr1 => ram_block15a3.CLR1
aclr1 => ram_block15a4.CLR1
aclr1 => ram_block15a5.CLR1
aclr1 => ram_block15a6.CLR1
aclr1 => ram_block15a7.CLR1
aclr1 => ram_block15a8.CLR1
aclr1 => ram_block15a9.CLR1
aclr1 => ram_block15a10.CLR1
aclr1 => ram_block15a11.CLR1
aclr1 => ram_block15a12.CLR1
aclr1 => ram_block15a13.CLR1
aclr1 => ram_block15a14.CLR1
aclr1 => ram_block15a15.CLR1
address_a[0] => ram_block15a0.PORTAADDR
address_a[0] => ram_block15a1.PORTAADDR
address_a[0] => ram_block15a2.PORTAADDR
address_a[0] => ram_block15a3.PORTAADDR
address_a[0] => ram_block15a4.PORTAADDR
address_a[0] => ram_block15a5.PORTAADDR
address_a[0] => ram_block15a6.PORTAADDR
address_a[0] => ram_block15a7.PORTAADDR
address_a[0] => ram_block15a8.PORTAADDR
address_a[0] => ram_block15a9.PORTAADDR
address_a[0] => ram_block15a10.PORTAADDR
address_a[0] => ram_block15a11.PORTAADDR
address_a[0] => ram_block15a12.PORTAADDR
address_a[0] => ram_block15a13.PORTAADDR
address_a[0] => ram_block15a14.PORTAADDR
address_a[0] => ram_block15a15.PORTAADDR
address_a[1] => ram_block15a0.PORTAADDR1
address_a[1] => ram_block15a1.PORTAADDR1
address_a[1] => ram_block15a2.PORTAADDR1
address_a[1] => ram_block15a3.PORTAADDR1
address_a[1] => ram_block15a4.PORTAADDR1
address_a[1] => ram_block15a5.PORTAADDR1
address_a[1] => ram_block15a6.PORTAADDR1
address_a[1] => ram_block15a7.PORTAADDR1
address_a[1] => ram_block15a8.PORTAADDR1
address_a[1] => ram_block15a9.PORTAADDR1
address_a[1] => ram_block15a10.PORTAADDR1
address_a[1] => ram_block15a11.PORTAADDR1
address_a[1] => ram_block15a12.PORTAADDR1
address_a[1] => ram_block15a13.PORTAADDR1
address_a[1] => ram_block15a14.PORTAADDR1
address_a[1] => ram_block15a15.PORTAADDR1
address_a[2] => ram_block15a0.PORTAADDR2
address_a[2] => ram_block15a1.PORTAADDR2
address_a[2] => ram_block15a2.PORTAADDR2
address_a[2] => ram_block15a3.PORTAADDR2
address_a[2] => ram_block15a4.PORTAADDR2
address_a[2] => ram_block15a5.PORTAADDR2
address_a[2] => ram_block15a6.PORTAADDR2
address_a[2] => ram_block15a7.PORTAADDR2
address_a[2] => ram_block15a8.PORTAADDR2
address_a[2] => ram_block15a9.PORTAADDR2
address_a[2] => ram_block15a10.PORTAADDR2
address_a[2] => ram_block15a11.PORTAADDR2
address_a[2] => ram_block15a12.PORTAADDR2
address_a[2] => ram_block15a13.PORTAADDR2
address_a[2] => ram_block15a14.PORTAADDR2
address_a[2] => ram_block15a15.PORTAADDR2
address_a[3] => ram_block15a0.PORTAADDR3
address_a[3] => ram_block15a1.PORTAADDR3
address_a[3] => ram_block15a2.PORTAADDR3
address_a[3] => ram_block15a3.PORTAADDR3
address_a[3] => ram_block15a4.PORTAADDR3
address_a[3] => ram_block15a5.PORTAADDR3
address_a[3] => ram_block15a6.PORTAADDR3
address_a[3] => ram_block15a7.PORTAADDR3
address_a[3] => ram_block15a8.PORTAADDR3
address_a[3] => ram_block15a9.PORTAADDR3
address_a[3] => ram_block15a10.PORTAADDR3
address_a[3] => ram_block15a11.PORTAADDR3
address_a[3] => ram_block15a12.PORTAADDR3
address_a[3] => ram_block15a13.PORTAADDR3
address_a[3] => ram_block15a14.PORTAADDR3
address_a[3] => ram_block15a15.PORTAADDR3
address_a[4] => ram_block15a0.PORTAADDR4
address_a[4] => ram_block15a1.PORTAADDR4
address_a[4] => ram_block15a2.PORTAADDR4
address_a[4] => ram_block15a3.PORTAADDR4
address_a[4] => ram_block15a4.PORTAADDR4
address_a[4] => ram_block15a5.PORTAADDR4
address_a[4] => ram_block15a6.PORTAADDR4
address_a[4] => ram_block15a7.PORTAADDR4
address_a[4] => ram_block15a8.PORTAADDR4
address_a[4] => ram_block15a9.PORTAADDR4
address_a[4] => ram_block15a10.PORTAADDR4
address_a[4] => ram_block15a11.PORTAADDR4
address_a[4] => ram_block15a12.PORTAADDR4
address_a[4] => ram_block15a13.PORTAADDR4
address_a[4] => ram_block15a14.PORTAADDR4
address_a[4] => ram_block15a15.PORTAADDR4
address_a[5] => ram_block15a0.PORTAADDR5
address_a[5] => ram_block15a1.PORTAADDR5
address_a[5] => ram_block15a2.PORTAADDR5
address_a[5] => ram_block15a3.PORTAADDR5
address_a[5] => ram_block15a4.PORTAADDR5
address_a[5] => ram_block15a5.PORTAADDR5
address_a[5] => ram_block15a6.PORTAADDR5
address_a[5] => ram_block15a7.PORTAADDR5
address_a[5] => ram_block15a8.PORTAADDR5
address_a[5] => ram_block15a9.PORTAADDR5
address_a[5] => ram_block15a10.PORTAADDR5
address_a[5] => ram_block15a11.PORTAADDR5
address_a[5] => ram_block15a12.PORTAADDR5
address_a[5] => ram_block15a13.PORTAADDR5
address_a[5] => ram_block15a14.PORTAADDR5
address_a[5] => ram_block15a15.PORTAADDR5
address_a[6] => ram_block15a0.PORTAADDR6
address_a[6] => ram_block15a1.PORTAADDR6
address_a[6] => ram_block15a2.PORTAADDR6
address_a[6] => ram_block15a3.PORTAADDR6
address_a[6] => ram_block15a4.PORTAADDR6
address_a[6] => ram_block15a5.PORTAADDR6
address_a[6] => ram_block15a6.PORTAADDR6
address_a[6] => ram_block15a7.PORTAADDR6
address_a[6] => ram_block15a8.PORTAADDR6
address_a[6] => ram_block15a9.PORTAADDR6
address_a[6] => ram_block15a10.PORTAADDR6
address_a[6] => ram_block15a11.PORTAADDR6
address_a[6] => ram_block15a12.PORTAADDR6
address_a[6] => ram_block15a13.PORTAADDR6
address_a[6] => ram_block15a14.PORTAADDR6
address_a[6] => ram_block15a15.PORTAADDR6
address_a[7] => ram_block15a0.PORTAADDR7
address_a[7] => ram_block15a1.PORTAADDR7
address_a[7] => ram_block15a2.PORTAADDR7
address_a[7] => ram_block15a3.PORTAADDR7
address_a[7] => ram_block15a4.PORTAADDR7
address_a[7] => ram_block15a5.PORTAADDR7
address_a[7] => ram_block15a6.PORTAADDR7
address_a[7] => ram_block15a7.PORTAADDR7
address_a[7] => ram_block15a8.PORTAADDR7
address_a[7] => ram_block15a9.PORTAADDR7
address_a[7] => ram_block15a10.PORTAADDR7
address_a[7] => ram_block15a11.PORTAADDR7
address_a[7] => ram_block15a12.PORTAADDR7
address_a[7] => ram_block15a13.PORTAADDR7
address_a[7] => ram_block15a14.PORTAADDR7
address_a[7] => ram_block15a15.PORTAADDR7
address_a[8] => ram_block15a0.PORTAADDR8
address_a[8] => ram_block15a1.PORTAADDR8
address_a[8] => ram_block15a2.PORTAADDR8
address_a[8] => ram_block15a3.PORTAADDR8
address_a[8] => ram_block15a4.PORTAADDR8
address_a[8] => ram_block15a5.PORTAADDR8
address_a[8] => ram_block15a6.PORTAADDR8
address_a[8] => ram_block15a7.PORTAADDR8
address_a[8] => ram_block15a8.PORTAADDR8
address_a[8] => ram_block15a9.PORTAADDR8
address_a[8] => ram_block15a10.PORTAADDR8
address_a[8] => ram_block15a11.PORTAADDR8
address_a[8] => ram_block15a12.PORTAADDR8
address_a[8] => ram_block15a13.PORTAADDR8
address_a[8] => ram_block15a14.PORTAADDR8
address_a[8] => ram_block15a15.PORTAADDR8
address_b[0] => ram_block15a0.PORTBADDR
address_b[0] => ram_block15a1.PORTBADDR
address_b[0] => ram_block15a2.PORTBADDR
address_b[0] => ram_block15a3.PORTBADDR
address_b[0] => ram_block15a4.PORTBADDR
address_b[0] => ram_block15a5.PORTBADDR
address_b[0] => ram_block15a6.PORTBADDR
address_b[0] => ram_block15a7.PORTBADDR
address_b[0] => ram_block15a8.PORTBADDR
address_b[0] => ram_block15a9.PORTBADDR
address_b[0] => ram_block15a10.PORTBADDR
address_b[0] => ram_block15a11.PORTBADDR
address_b[0] => ram_block15a12.PORTBADDR
address_b[0] => ram_block15a13.PORTBADDR
address_b[0] => ram_block15a14.PORTBADDR
address_b[0] => ram_block15a15.PORTBADDR
address_b[1] => ram_block15a0.PORTBADDR1
address_b[1] => ram_block15a1.PORTBADDR1
address_b[1] => ram_block15a2.PORTBADDR1
address_b[1] => ram_block15a3.PORTBADDR1
address_b[1] => ram_block15a4.PORTBADDR1
address_b[1] => ram_block15a5.PORTBADDR1
address_b[1] => ram_block15a6.PORTBADDR1
address_b[1] => ram_block15a7.PORTBADDR1
address_b[1] => ram_block15a8.PORTBADDR1
address_b[1] => ram_block15a9.PORTBADDR1
address_b[1] => ram_block15a10.PORTBADDR1
address_b[1] => ram_block15a11.PORTBADDR1
address_b[1] => ram_block15a12.PORTBADDR1
address_b[1] => ram_block15a13.PORTBADDR1
address_b[1] => ram_block15a14.PORTBADDR1
address_b[1] => ram_block15a15.PORTBADDR1
address_b[2] => ram_block15a0.PORTBADDR2
address_b[2] => ram_block15a1.PORTBADDR2
address_b[2] => ram_block15a2.PORTBADDR2
address_b[2] => ram_block15a3.PORTBADDR2
address_b[2] => ram_block15a4.PORTBADDR2
address_b[2] => ram_block15a5.PORTBADDR2
address_b[2] => ram_block15a6.PORTBADDR2
address_b[2] => ram_block15a7.PORTBADDR2
address_b[2] => ram_block15a8.PORTBADDR2
address_b[2] => ram_block15a9.PORTBADDR2
address_b[2] => ram_block15a10.PORTBADDR2
address_b[2] => ram_block15a11.PORTBADDR2
address_b[2] => ram_block15a12.PORTBADDR2
address_b[2] => ram_block15a13.PORTBADDR2
address_b[2] => ram_block15a14.PORTBADDR2
address_b[2] => ram_block15a15.PORTBADDR2
address_b[3] => ram_block15a0.PORTBADDR3
address_b[3] => ram_block15a1.PORTBADDR3
address_b[3] => ram_block15a2.PORTBADDR3
address_b[3] => ram_block15a3.PORTBADDR3
address_b[3] => ram_block15a4.PORTBADDR3
address_b[3] => ram_block15a5.PORTBADDR3
address_b[3] => ram_block15a6.PORTBADDR3
address_b[3] => ram_block15a7.PORTBADDR3
address_b[3] => ram_block15a8.PORTBADDR3
address_b[3] => ram_block15a9.PORTBADDR3
address_b[3] => ram_block15a10.PORTBADDR3
address_b[3] => ram_block15a11.PORTBADDR3
address_b[3] => ram_block15a12.PORTBADDR3
address_b[3] => ram_block15a13.PORTBADDR3
address_b[3] => ram_block15a14.PORTBADDR3
address_b[3] => ram_block15a15.PORTBADDR3
address_b[4] => ram_block15a0.PORTBADDR4
address_b[4] => ram_block15a1.PORTBADDR4
address_b[4] => ram_block15a2.PORTBADDR4
address_b[4] => ram_block15a3.PORTBADDR4
address_b[4] => ram_block15a4.PORTBADDR4
address_b[4] => ram_block15a5.PORTBADDR4
address_b[4] => ram_block15a6.PORTBADDR4
address_b[4] => ram_block15a7.PORTBADDR4
address_b[4] => ram_block15a8.PORTBADDR4
address_b[4] => ram_block15a9.PORTBADDR4
address_b[4] => ram_block15a10.PORTBADDR4
address_b[4] => ram_block15a11.PORTBADDR4
address_b[4] => ram_block15a12.PORTBADDR4
address_b[4] => ram_block15a13.PORTBADDR4
address_b[4] => ram_block15a14.PORTBADDR4
address_b[4] => ram_block15a15.PORTBADDR4
address_b[5] => ram_block15a0.PORTBADDR5
address_b[5] => ram_block15a1.PORTBADDR5
address_b[5] => ram_block15a2.PORTBADDR5
address_b[5] => ram_block15a3.PORTBADDR5
address_b[5] => ram_block15a4.PORTBADDR5
address_b[5] => ram_block15a5.PORTBADDR5
address_b[5] => ram_block15a6.PORTBADDR5
address_b[5] => ram_block15a7.PORTBADDR5
address_b[5] => ram_block15a8.PORTBADDR5
address_b[5] => ram_block15a9.PORTBADDR5
address_b[5] => ram_block15a10.PORTBADDR5
address_b[5] => ram_block15a11.PORTBADDR5
address_b[5] => ram_block15a12.PORTBADDR5
address_b[5] => ram_block15a13.PORTBADDR5
address_b[5] => ram_block15a14.PORTBADDR5
address_b[5] => ram_block15a15.PORTBADDR5
address_b[6] => ram_block15a0.PORTBADDR6
address_b[6] => ram_block15a1.PORTBADDR6
address_b[6] => ram_block15a2.PORTBADDR6
address_b[6] => ram_block15a3.PORTBADDR6
address_b[6] => ram_block15a4.PORTBADDR6
address_b[6] => ram_block15a5.PORTBADDR6
address_b[6] => ram_block15a6.PORTBADDR6
address_b[6] => ram_block15a7.PORTBADDR6
address_b[6] => ram_block15a8.PORTBADDR6
address_b[6] => ram_block15a9.PORTBADDR6
address_b[6] => ram_block15a10.PORTBADDR6
address_b[6] => ram_block15a11.PORTBADDR6
address_b[6] => ram_block15a12.PORTBADDR6
address_b[6] => ram_block15a13.PORTBADDR6
address_b[6] => ram_block15a14.PORTBADDR6
address_b[6] => ram_block15a15.PORTBADDR6
address_b[7] => ram_block15a0.PORTBADDR7
address_b[7] => ram_block15a1.PORTBADDR7
address_b[7] => ram_block15a2.PORTBADDR7
address_b[7] => ram_block15a3.PORTBADDR7
address_b[7] => ram_block15a4.PORTBADDR7
address_b[7] => ram_block15a5.PORTBADDR7
address_b[7] => ram_block15a6.PORTBADDR7
address_b[7] => ram_block15a7.PORTBADDR7
address_b[7] => ram_block15a8.PORTBADDR7
address_b[7] => ram_block15a9.PORTBADDR7
address_b[7] => ram_block15a10.PORTBADDR7
address_b[7] => ram_block15a11.PORTBADDR7
address_b[7] => ram_block15a12.PORTBADDR7
address_b[7] => ram_block15a13.PORTBADDR7
address_b[7] => ram_block15a14.PORTBADDR7
address_b[7] => ram_block15a15.PORTBADDR7
address_b[8] => ram_block15a0.PORTBADDR8
address_b[8] => ram_block15a1.PORTBADDR8
address_b[8] => ram_block15a2.PORTBADDR8
address_b[8] => ram_block15a3.PORTBADDR8
address_b[8] => ram_block15a4.PORTBADDR8
address_b[8] => ram_block15a5.PORTBADDR8
address_b[8] => ram_block15a6.PORTBADDR8
address_b[8] => ram_block15a7.PORTBADDR8
address_b[8] => ram_block15a8.PORTBADDR8
address_b[8] => ram_block15a9.PORTBADDR8
address_b[8] => ram_block15a10.PORTBADDR8
address_b[8] => ram_block15a11.PORTBADDR8
address_b[8] => ram_block15a12.PORTBADDR8
address_b[8] => ram_block15a13.PORTBADDR8
address_b[8] => ram_block15a14.PORTBADDR8
address_b[8] => ram_block15a15.PORTBADDR8
addressstall_a => ram_block15a0.PORTAADDRSTALL
addressstall_a => ram_block15a1.PORTAADDRSTALL
addressstall_a => ram_block15a2.PORTAADDRSTALL
addressstall_a => ram_block15a3.PORTAADDRSTALL
addressstall_a => ram_block15a4.PORTAADDRSTALL
addressstall_a => ram_block15a5.PORTAADDRSTALL
addressstall_a => ram_block15a6.PORTAADDRSTALL
addressstall_a => ram_block15a7.PORTAADDRSTALL
addressstall_a => ram_block15a8.PORTAADDRSTALL
addressstall_a => ram_block15a9.PORTAADDRSTALL
addressstall_a => ram_block15a10.PORTAADDRSTALL
addressstall_a => ram_block15a11.PORTAADDRSTALL
addressstall_a => ram_block15a12.PORTAADDRSTALL
addressstall_a => ram_block15a13.PORTAADDRSTALL
addressstall_a => ram_block15a14.PORTAADDRSTALL
addressstall_a => ram_block15a15.PORTAADDRSTALL
clock0 => ram_block15a0.CLK0
clock0 => ram_block15a1.CLK0
clock0 => ram_block15a2.CLK0
clock0 => ram_block15a3.CLK0
clock0 => ram_block15a4.CLK0
clock0 => ram_block15a5.CLK0
clock0 => ram_block15a6.CLK0
clock0 => ram_block15a7.CLK0
clock0 => ram_block15a8.CLK0
clock0 => ram_block15a9.CLK0
clock0 => ram_block15a10.CLK0
clock0 => ram_block15a11.CLK0
clock0 => ram_block15a12.CLK0
clock0 => ram_block15a13.CLK0
clock0 => ram_block15a14.CLK0
clock0 => ram_block15a15.CLK0
clock1 => ram_block15a0.CLK1
clock1 => ram_block15a1.CLK1
clock1 => ram_block15a2.CLK1
clock1 => ram_block15a3.CLK1
clock1 => ram_block15a4.CLK1
clock1 => ram_block15a5.CLK1
clock1 => ram_block15a6.CLK1
clock1 => ram_block15a7.CLK1
clock1 => ram_block15a8.CLK1
clock1 => ram_block15a9.CLK1
clock1 => ram_block15a10.CLK1
clock1 => ram_block15a11.CLK1
clock1 => ram_block15a12.CLK1
clock1 => ram_block15a13.CLK1
clock1 => ram_block15a14.CLK1
clock1 => ram_block15a15.CLK1
clocken0 => ram_block15a0.ENA0
clocken0 => ram_block15a1.ENA0
clocken0 => ram_block15a2.ENA0
clocken0 => ram_block15a3.ENA0
clocken0 => ram_block15a4.ENA0
clocken0 => ram_block15a5.ENA0
clocken0 => ram_block15a6.ENA0
clocken0 => ram_block15a7.ENA0
clocken0 => ram_block15a8.ENA0
clocken0 => ram_block15a9.ENA0
clocken0 => ram_block15a10.ENA0
clocken0 => ram_block15a11.ENA0
clocken0 => ram_block15a12.ENA0
clocken0 => ram_block15a13.ENA0
clocken0 => ram_block15a14.ENA0
clocken0 => ram_block15a15.ENA0
clocken1 => ram_block15a0.ENA1
clocken1 => ram_block15a1.ENA1
clocken1 => ram_block15a2.ENA1
clocken1 => ram_block15a3.ENA1
clocken1 => ram_block15a4.ENA1
clocken1 => ram_block15a5.ENA1
clocken1 => ram_block15a6.ENA1
clocken1 => ram_block15a7.ENA1
clocken1 => ram_block15a8.ENA1
clocken1 => ram_block15a9.ENA1
clocken1 => ram_block15a10.ENA1
clocken1 => ram_block15a11.ENA1
clocken1 => ram_block15a12.ENA1
clocken1 => ram_block15a13.ENA1
clocken1 => ram_block15a14.ENA1
clocken1 => ram_block15a15.ENA1
data_a[0] => ram_block15a0.PORTADATAIN
data_a[1] => ram_block15a1.PORTADATAIN
data_a[2] => ram_block15a2.PORTADATAIN
data_a[3] => ram_block15a3.PORTADATAIN
data_a[4] => ram_block15a4.PORTADATAIN
data_a[5] => ram_block15a5.PORTADATAIN
data_a[6] => ram_block15a6.PORTADATAIN
data_a[7] => ram_block15a7.PORTADATAIN
data_a[8] => ram_block15a8.PORTADATAIN
data_a[9] => ram_block15a9.PORTADATAIN
data_a[10] => ram_block15a10.PORTADATAIN
data_a[11] => ram_block15a11.PORTADATAIN
data_a[12] => ram_block15a12.PORTADATAIN
data_a[13] => ram_block15a13.PORTADATAIN
data_a[14] => ram_block15a14.PORTADATAIN
data_a[15] => ram_block15a15.PORTADATAIN
data_b[0] => ram_block15a0.PORTBDATAIN
data_b[1] => ram_block15a1.PORTBDATAIN
data_b[2] => ram_block15a2.PORTBDATAIN
data_b[3] => ram_block15a3.PORTBDATAIN
data_b[4] => ram_block15a4.PORTBDATAIN
data_b[5] => ram_block15a5.PORTBDATAIN
data_b[6] => ram_block15a6.PORTBDATAIN
data_b[7] => ram_block15a7.PORTBDATAIN
data_b[8] => ram_block15a8.PORTBDATAIN
data_b[9] => ram_block15a9.PORTBDATAIN
data_b[10] => ram_block15a10.PORTBDATAIN
data_b[11] => ram_block15a11.PORTBDATAIN
data_b[12] => ram_block15a12.PORTBDATAIN
data_b[13] => ram_block15a13.PORTBDATAIN
data_b[14] => ram_block15a14.PORTBDATAIN
data_b[15] => ram_block15a15.PORTBDATAIN
q_a[0] <= ram_block15a0.PORTADATAOUT
q_a[1] <= ram_block15a1.PORTADATAOUT
q_a[2] <= ram_block15a2.PORTADATAOUT
q_a[3] <= ram_block15a3.PORTADATAOUT
q_a[4] <= ram_block15a4.PORTADATAOUT
q_a[5] <= ram_block15a5.PORTADATAOUT
q_a[6] <= ram_block15a6.PORTADATAOUT
q_a[7] <= ram_block15a7.PORTADATAOUT
q_a[8] <= ram_block15a8.PORTADATAOUT
q_a[9] <= ram_block15a9.PORTADATAOUT
q_a[10] <= ram_block15a10.PORTADATAOUT
q_a[11] <= ram_block15a11.PORTADATAOUT
q_a[12] <= ram_block15a12.PORTADATAOUT
q_a[13] <= ram_block15a13.PORTADATAOUT
q_a[14] <= ram_block15a14.PORTADATAOUT
q_a[15] <= ram_block15a15.PORTADATAOUT
q_b[0] <= ram_block15a0.PORTBDATAOUT
q_b[1] <= ram_block15a1.PORTBDATAOUT
q_b[2] <= ram_block15a2.PORTBDATAOUT
q_b[3] <= ram_block15a3.PORTBDATAOUT
q_b[4] <= ram_block15a4.PORTBDATAOUT
q_b[5] <= ram_block15a5.PORTBDATAOUT
q_b[6] <= ram_block15a6.PORTBDATAOUT
q_b[7] <= ram_block15a7.PORTBDATAOUT
q_b[8] <= ram_block15a8.PORTBDATAOUT
q_b[9] <= ram_block15a9.PORTBDATAOUT
q_b[10] <= ram_block15a10.PORTBDATAOUT
q_b[11] <= ram_block15a11.PORTBDATAOUT
q_b[12] <= ram_block15a12.PORTBDATAOUT
q_b[13] <= ram_block15a13.PORTBDATAOUT
q_b[14] <= ram_block15a14.PORTBDATAOUT
q_b[15] <= ram_block15a15.PORTBDATAOUT
wren_a => ram_block15a0.PORTAWE
wren_a => ram_block15a1.PORTAWE
wren_a => ram_block15a2.PORTAWE
wren_a => ram_block15a3.PORTAWE
wren_a => ram_block15a4.PORTAWE
wren_a => ram_block15a5.PORTAWE
wren_a => ram_block15a6.PORTAWE
wren_a => ram_block15a7.PORTAWE
wren_a => ram_block15a8.PORTAWE
wren_a => ram_block15a9.PORTAWE
wren_a => ram_block15a10.PORTAWE
wren_a => ram_block15a11.PORTAWE
wren_a => ram_block15a12.PORTAWE
wren_a => ram_block15a13.PORTAWE
wren_a => ram_block15a14.PORTAWE
wren_a => ram_block15a15.PORTAWE
wren_b => ram_block15a0.PORTBRE
wren_b => ram_block15a1.PORTBRE
wren_b => ram_block15a2.PORTBRE
wren_b => ram_block15a3.PORTBRE
wren_b => ram_block15a4.PORTBRE
wren_b => ram_block15a5.PORTBRE
wren_b => ram_block15a6.PORTBRE
wren_b => ram_block15a7.PORTBRE
wren_b => ram_block15a8.PORTBRE
wren_b => ram_block15a9.PORTBRE
wren_b => ram_block15a10.PORTBRE
wren_b => ram_block15a11.PORTBRE
wren_b => ram_block15a12.PORTBRE
wren_b => ram_block15a13.PORTBRE
wren_b => ram_block15a14.PORTBRE
wren_b => ram_block15a15.PORTBRE


|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe16a[0].CLK
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE


|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_brp
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE


|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_bwp
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE


|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_qdb:rs_dgwp
clock => dffpipe_oe9:dffpipe18.clock
clrn => dffpipe_oe9:dffpipe18.clrn
d[0] => dffpipe_oe9:dffpipe18.d[0]
d[1] => dffpipe_oe9:dffpipe18.d[1]
d[2] => dffpipe_oe9:dffpipe18.d[2]
d[3] => dffpipe_oe9:dffpipe18.d[3]
d[4] => dffpipe_oe9:dffpipe18.d[4]
d[5] => dffpipe_oe9:dffpipe18.d[5]
d[6] => dffpipe_oe9:dffpipe18.d[6]
d[7] => dffpipe_oe9:dffpipe18.d[7]
d[8] => dffpipe_oe9:dffpipe18.d[8]
d[9] => dffpipe_oe9:dffpipe18.d[9]
q[0] <= dffpipe_oe9:dffpipe18.q[0]
q[1] <= dffpipe_oe9:dffpipe18.q[1]
q[2] <= dffpipe_oe9:dffpipe18.q[2]
q[3] <= dffpipe_oe9:dffpipe18.q[3]
q[4] <= dffpipe_oe9:dffpipe18.q[4]
q[5] <= dffpipe_oe9:dffpipe18.q[5]
q[6] <= dffpipe_oe9:dffpipe18.q[6]
q[7] <= dffpipe_oe9:dffpipe18.q[7]
q[8] <= dffpipe_oe9:dffpipe18.q[8]
q[9] <= dffpipe_oe9:dffpipe18.q[9]


|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_qdb:rs_dgwp|dffpipe_oe9:dffpipe18
clock => dffe19a[9].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clrn => dffe19a[9].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
d[0] => dffe19a[0].IN0
d[1] => dffe19a[1].IN0
d[2] => dffe19a[2].IN0
d[3] => dffe19a[3].IN0
d[4] => dffe19a[4].IN0
d[5] => dffe19a[5].IN0
d[6] => dffe19a[6].IN0
d[7] => dffe19a[7].IN0
d[8] => dffe19a[8].IN0
d[9] => dffe19a[9].IN0
q[0] <= dffe19a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe19a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe19a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe19a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe19a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe19a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe19a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe19a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe19a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe19a[9].DB_MAX_OUTPUT_PORT_TYPE


|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_ud8:ws_dgrp
clock => dffpipe_pe9:dffpipe20.clock
clrn => dffpipe_pe9:dffpipe20.clrn
d[0] => dffpipe_pe9:dffpipe20.d[0]
d[1] => dffpipe_pe9:dffpipe20.d[1]
d[2] => dffpipe_pe9:dffpipe20.d[2]
d[3] => dffpipe_pe9:dffpipe20.d[3]
d[4] => dffpipe_pe9:dffpipe20.d[4]
d[5] => dffpipe_pe9:dffpipe20.d[5]
d[6] => dffpipe_pe9:dffpipe20.d[6]
d[7] => dffpipe_pe9:dffpipe20.d[7]
d[8] => dffpipe_pe9:dffpipe20.d[8]
d[9] => dffpipe_pe9:dffpipe20.d[9]
q[0] <= dffpipe_pe9:dffpipe20.q[0]
q[1] <= dffpipe_pe9:dffpipe20.q[1]
q[2] <= dffpipe_pe9:dffpipe20.q[2]
q[3] <= dffpipe_pe9:dffpipe20.q[3]
q[4] <= dffpipe_pe9:dffpipe20.q[4]
q[5] <= dffpipe_pe9:dffpipe20.q[5]
q[6] <= dffpipe_pe9:dffpipe20.q[6]
q[7] <= dffpipe_pe9:dffpipe20.q[7]
q[8] <= dffpipe_pe9:dffpipe20.q[8]
q[9] <= dffpipe_pe9:dffpipe20.q[9]


|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_ud8:ws_dgrp|dffpipe_pe9:dffpipe20
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe21a[0].IN0
d[1] => dffe21a[1].IN0
d[2] => dffe21a[2].IN0
d[3] => dffe21a[3].IN0
d[4] => dffe21a[4].IN0
d[5] => dffe21a[5].IN0
d[6] => dffe21a[6].IN0
d[7] => dffe21a[7].IN0
d[8] => dffe21a[8].IN0
d[9] => dffe21a[9].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe21a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe21a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe21a[9].DB_MAX_OUTPUT_PORT_TYPE


|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|cmpr_536:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|cmpr_536:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
data[0] => dcfifo_5an1:auto_generated.data[0]
data[1] => dcfifo_5an1:auto_generated.data[1]
data[2] => dcfifo_5an1:auto_generated.data[2]
data[3] => dcfifo_5an1:auto_generated.data[3]
data[4] => dcfifo_5an1:auto_generated.data[4]
data[5] => dcfifo_5an1:auto_generated.data[5]
data[6] => dcfifo_5an1:auto_generated.data[6]
data[7] => dcfifo_5an1:auto_generated.data[7]
data[8] => dcfifo_5an1:auto_generated.data[8]
data[9] => dcfifo_5an1:auto_generated.data[9]
data[10] => dcfifo_5an1:auto_generated.data[10]
data[11] => dcfifo_5an1:auto_generated.data[11]
data[12] => dcfifo_5an1:auto_generated.data[12]
data[13] => dcfifo_5an1:auto_generated.data[13]
data[14] => dcfifo_5an1:auto_generated.data[14]
data[15] => dcfifo_5an1:auto_generated.data[15]
q[0] <= dcfifo_5an1:auto_generated.q[0]
q[1] <= dcfifo_5an1:auto_generated.q[1]
q[2] <= dcfifo_5an1:auto_generated.q[2]
q[3] <= dcfifo_5an1:auto_generated.q[3]
q[4] <= dcfifo_5an1:auto_generated.q[4]
q[5] <= dcfifo_5an1:auto_generated.q[5]
q[6] <= dcfifo_5an1:auto_generated.q[6]
q[7] <= dcfifo_5an1:auto_generated.q[7]
q[8] <= dcfifo_5an1:auto_generated.q[8]
q[9] <= dcfifo_5an1:auto_generated.q[9]
q[10] <= dcfifo_5an1:auto_generated.q[10]
q[11] <= dcfifo_5an1:auto_generated.q[11]
q[12] <= dcfifo_5an1:auto_generated.q[12]
q[13] <= dcfifo_5an1:auto_generated.q[13]
q[14] <= dcfifo_5an1:auto_generated.q[14]
q[15] <= dcfifo_5an1:auto_generated.q[15]
rdclk => dcfifo_5an1:auto_generated.rdclk
rdreq => dcfifo_5an1:auto_generated.rdreq
wrclk => dcfifo_5an1:auto_generated.wrclk
wrreq => dcfifo_5an1:auto_generated.wrreq
aclr => dcfifo_5an1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
wrusedw[0] <= dcfifo_5an1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_5an1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_5an1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_5an1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_5an1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_5an1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_5an1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_5an1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_5an1:auto_generated.wrusedw[8]


|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated
aclr => a_graycounter_fgc:wrptr_g1p.aclr
aclr => a_graycounter_egc:wrptr_gp.aclr
aclr => altsyncram_1l81:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_1l81:fifo_ram.data_a[0]
data[1] => altsyncram_1l81:fifo_ram.data_a[1]
data[2] => altsyncram_1l81:fifo_ram.data_a[2]
data[3] => altsyncram_1l81:fifo_ram.data_a[3]
data[4] => altsyncram_1l81:fifo_ram.data_a[4]
data[5] => altsyncram_1l81:fifo_ram.data_a[5]
data[6] => altsyncram_1l81:fifo_ram.data_a[6]
data[7] => altsyncram_1l81:fifo_ram.data_a[7]
data[8] => altsyncram_1l81:fifo_ram.data_a[8]
data[9] => altsyncram_1l81:fifo_ram.data_a[9]
data[10] => altsyncram_1l81:fifo_ram.data_a[10]
data[11] => altsyncram_1l81:fifo_ram.data_a[11]
data[12] => altsyncram_1l81:fifo_ram.data_a[12]
data[13] => altsyncram_1l81:fifo_ram.data_a[13]
data[14] => altsyncram_1l81:fifo_ram.data_a[14]
data[15] => altsyncram_1l81:fifo_ram.data_a[15]
q[0] <= altsyncram_1l81:fifo_ram.q_b[0]
q[1] <= altsyncram_1l81:fifo_ram.q_b[1]
q[2] <= altsyncram_1l81:fifo_ram.q_b[2]
q[3] <= altsyncram_1l81:fifo_ram.q_b[3]
q[4] <= altsyncram_1l81:fifo_ram.q_b[4]
q[5] <= altsyncram_1l81:fifo_ram.q_b[5]
q[6] <= altsyncram_1l81:fifo_ram.q_b[6]
q[7] <= altsyncram_1l81:fifo_ram.q_b[7]
q[8] <= altsyncram_1l81:fifo_ram.q_b[8]
q[9] <= altsyncram_1l81:fifo_ram.q_b[9]
q[10] <= altsyncram_1l81:fifo_ram.q_b[10]
q[11] <= altsyncram_1l81:fifo_ram.q_b[11]
q[12] <= altsyncram_1l81:fifo_ram.q_b[12]
q[13] <= altsyncram_1l81:fifo_ram.q_b[13]
q[14] <= altsyncram_1l81:fifo_ram.q_b[14]
q[15] <= altsyncram_1l81:fifo_ram.q_b[15]
rdclk => a_graycounter_o96:rdptr_g1p.clock
rdclk => altsyncram_1l81:fifo_ram.clock1
rdclk => _.IN0
rdclk => alt_synch_pipe_rdb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_fgc:wrptr_g1p.clock
wrclk => a_graycounter_egc:wrptr_gp.clock
wrclk => altsyncram_1l81:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_vd8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p
aclr => counter7a[9].IN0
aclr => counter7a[8].IN0
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[9].CLK
clock => counter7a[8].CLK
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
clock => sub_parity6a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter7a[9].DB_MAX_OUTPUT_PORT_TYPE


|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_fgc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp
aclr => counter13a[9].IN0
aclr => counter13a[8].IN0
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[9].CLK
clock => counter13a[8].CLK
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
clock => sub_parity12a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter13a[9].DB_MAX_OUTPUT_PORT_TYPE


|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram
aclr1 => altsyncram_drg1:altsyncram14.aclr1
address_a[0] => altsyncram_drg1:altsyncram14.address_b[0]
address_a[1] => altsyncram_drg1:altsyncram14.address_b[1]
address_a[2] => altsyncram_drg1:altsyncram14.address_b[2]
address_a[3] => altsyncram_drg1:altsyncram14.address_b[3]
address_a[4] => altsyncram_drg1:altsyncram14.address_b[4]
address_a[5] => altsyncram_drg1:altsyncram14.address_b[5]
address_a[6] => altsyncram_drg1:altsyncram14.address_b[6]
address_a[7] => altsyncram_drg1:altsyncram14.address_b[7]
address_a[8] => altsyncram_drg1:altsyncram14.address_b[8]
address_b[0] => altsyncram_drg1:altsyncram14.address_a[0]
address_b[1] => altsyncram_drg1:altsyncram14.address_a[1]
address_b[2] => altsyncram_drg1:altsyncram14.address_a[2]
address_b[3] => altsyncram_drg1:altsyncram14.address_a[3]
address_b[4] => altsyncram_drg1:altsyncram14.address_a[4]
address_b[5] => altsyncram_drg1:altsyncram14.address_a[5]
address_b[6] => altsyncram_drg1:altsyncram14.address_a[6]
address_b[7] => altsyncram_drg1:altsyncram14.address_a[7]
address_b[8] => altsyncram_drg1:altsyncram14.address_a[8]
addressstall_b => altsyncram_drg1:altsyncram14.addressstall_a
clock0 => altsyncram_drg1:altsyncram14.clock1
clock1 => altsyncram_drg1:altsyncram14.clock0
clocken1 => altsyncram_drg1:altsyncram14.clocken0
data_a[0] => altsyncram_drg1:altsyncram14.data_b[0]
data_a[1] => altsyncram_drg1:altsyncram14.data_b[1]
data_a[2] => altsyncram_drg1:altsyncram14.data_b[2]
data_a[3] => altsyncram_drg1:altsyncram14.data_b[3]
data_a[4] => altsyncram_drg1:altsyncram14.data_b[4]
data_a[5] => altsyncram_drg1:altsyncram14.data_b[5]
data_a[6] => altsyncram_drg1:altsyncram14.data_b[6]
data_a[7] => altsyncram_drg1:altsyncram14.data_b[7]
data_a[8] => altsyncram_drg1:altsyncram14.data_b[8]
data_a[9] => altsyncram_drg1:altsyncram14.data_b[9]
data_a[10] => altsyncram_drg1:altsyncram14.data_b[10]
data_a[11] => altsyncram_drg1:altsyncram14.data_b[11]
data_a[12] => altsyncram_drg1:altsyncram14.data_b[12]
data_a[13] => altsyncram_drg1:altsyncram14.data_b[13]
data_a[14] => altsyncram_drg1:altsyncram14.data_b[14]
data_a[15] => altsyncram_drg1:altsyncram14.data_b[15]
q_b[0] <= altsyncram_drg1:altsyncram14.q_a[0]
q_b[1] <= altsyncram_drg1:altsyncram14.q_a[1]
q_b[2] <= altsyncram_drg1:altsyncram14.q_a[2]
q_b[3] <= altsyncram_drg1:altsyncram14.q_a[3]
q_b[4] <= altsyncram_drg1:altsyncram14.q_a[4]
q_b[5] <= altsyncram_drg1:altsyncram14.q_a[5]
q_b[6] <= altsyncram_drg1:altsyncram14.q_a[6]
q_b[7] <= altsyncram_drg1:altsyncram14.q_a[7]
q_b[8] <= altsyncram_drg1:altsyncram14.q_a[8]
q_b[9] <= altsyncram_drg1:altsyncram14.q_a[9]
q_b[10] <= altsyncram_drg1:altsyncram14.q_a[10]
q_b[11] <= altsyncram_drg1:altsyncram14.q_a[11]
q_b[12] <= altsyncram_drg1:altsyncram14.q_a[12]
q_b[13] <= altsyncram_drg1:altsyncram14.q_a[13]
q_b[14] <= altsyncram_drg1:altsyncram14.q_a[14]
q_b[15] <= altsyncram_drg1:altsyncram14.q_a[15]
wren_a => altsyncram_drg1:altsyncram14.clocken1
wren_a => altsyncram_drg1:altsyncram14.wren_b


|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
aclr1 => ram_block15a0.CLR1
aclr1 => ram_block15a1.CLR1
aclr1 => ram_block15a2.CLR1
aclr1 => ram_block15a3.CLR1
aclr1 => ram_block15a4.CLR1
aclr1 => ram_block15a5.CLR1
aclr1 => ram_block15a6.CLR1
aclr1 => ram_block15a7.CLR1
aclr1 => ram_block15a8.CLR1
aclr1 => ram_block15a9.CLR1
aclr1 => ram_block15a10.CLR1
aclr1 => ram_block15a11.CLR1
aclr1 => ram_block15a12.CLR1
aclr1 => ram_block15a13.CLR1
aclr1 => ram_block15a14.CLR1
aclr1 => ram_block15a15.CLR1
address_a[0] => ram_block15a0.PORTAADDR
address_a[0] => ram_block15a1.PORTAADDR
address_a[0] => ram_block15a2.PORTAADDR
address_a[0] => ram_block15a3.PORTAADDR
address_a[0] => ram_block15a4.PORTAADDR
address_a[0] => ram_block15a5.PORTAADDR
address_a[0] => ram_block15a6.PORTAADDR
address_a[0] => ram_block15a7.PORTAADDR
address_a[0] => ram_block15a8.PORTAADDR
address_a[0] => ram_block15a9.PORTAADDR
address_a[0] => ram_block15a10.PORTAADDR
address_a[0] => ram_block15a11.PORTAADDR
address_a[0] => ram_block15a12.PORTAADDR
address_a[0] => ram_block15a13.PORTAADDR
address_a[0] => ram_block15a14.PORTAADDR
address_a[0] => ram_block15a15.PORTAADDR
address_a[1] => ram_block15a0.PORTAADDR1
address_a[1] => ram_block15a1.PORTAADDR1
address_a[1] => ram_block15a2.PORTAADDR1
address_a[1] => ram_block15a3.PORTAADDR1
address_a[1] => ram_block15a4.PORTAADDR1
address_a[1] => ram_block15a5.PORTAADDR1
address_a[1] => ram_block15a6.PORTAADDR1
address_a[1] => ram_block15a7.PORTAADDR1
address_a[1] => ram_block15a8.PORTAADDR1
address_a[1] => ram_block15a9.PORTAADDR1
address_a[1] => ram_block15a10.PORTAADDR1
address_a[1] => ram_block15a11.PORTAADDR1
address_a[1] => ram_block15a12.PORTAADDR1
address_a[1] => ram_block15a13.PORTAADDR1
address_a[1] => ram_block15a14.PORTAADDR1
address_a[1] => ram_block15a15.PORTAADDR1
address_a[2] => ram_block15a0.PORTAADDR2
address_a[2] => ram_block15a1.PORTAADDR2
address_a[2] => ram_block15a2.PORTAADDR2
address_a[2] => ram_block15a3.PORTAADDR2
address_a[2] => ram_block15a4.PORTAADDR2
address_a[2] => ram_block15a5.PORTAADDR2
address_a[2] => ram_block15a6.PORTAADDR2
address_a[2] => ram_block15a7.PORTAADDR2
address_a[2] => ram_block15a8.PORTAADDR2
address_a[2] => ram_block15a9.PORTAADDR2
address_a[2] => ram_block15a10.PORTAADDR2
address_a[2] => ram_block15a11.PORTAADDR2
address_a[2] => ram_block15a12.PORTAADDR2
address_a[2] => ram_block15a13.PORTAADDR2
address_a[2] => ram_block15a14.PORTAADDR2
address_a[2] => ram_block15a15.PORTAADDR2
address_a[3] => ram_block15a0.PORTAADDR3
address_a[3] => ram_block15a1.PORTAADDR3
address_a[3] => ram_block15a2.PORTAADDR3
address_a[3] => ram_block15a3.PORTAADDR3
address_a[3] => ram_block15a4.PORTAADDR3
address_a[3] => ram_block15a5.PORTAADDR3
address_a[3] => ram_block15a6.PORTAADDR3
address_a[3] => ram_block15a7.PORTAADDR3
address_a[3] => ram_block15a8.PORTAADDR3
address_a[3] => ram_block15a9.PORTAADDR3
address_a[3] => ram_block15a10.PORTAADDR3
address_a[3] => ram_block15a11.PORTAADDR3
address_a[3] => ram_block15a12.PORTAADDR3
address_a[3] => ram_block15a13.PORTAADDR3
address_a[3] => ram_block15a14.PORTAADDR3
address_a[3] => ram_block15a15.PORTAADDR3
address_a[4] => ram_block15a0.PORTAADDR4
address_a[4] => ram_block15a1.PORTAADDR4
address_a[4] => ram_block15a2.PORTAADDR4
address_a[4] => ram_block15a3.PORTAADDR4
address_a[4] => ram_block15a4.PORTAADDR4
address_a[4] => ram_block15a5.PORTAADDR4
address_a[4] => ram_block15a6.PORTAADDR4
address_a[4] => ram_block15a7.PORTAADDR4
address_a[4] => ram_block15a8.PORTAADDR4
address_a[4] => ram_block15a9.PORTAADDR4
address_a[4] => ram_block15a10.PORTAADDR4
address_a[4] => ram_block15a11.PORTAADDR4
address_a[4] => ram_block15a12.PORTAADDR4
address_a[4] => ram_block15a13.PORTAADDR4
address_a[4] => ram_block15a14.PORTAADDR4
address_a[4] => ram_block15a15.PORTAADDR4
address_a[5] => ram_block15a0.PORTAADDR5
address_a[5] => ram_block15a1.PORTAADDR5
address_a[5] => ram_block15a2.PORTAADDR5
address_a[5] => ram_block15a3.PORTAADDR5
address_a[5] => ram_block15a4.PORTAADDR5
address_a[5] => ram_block15a5.PORTAADDR5
address_a[5] => ram_block15a6.PORTAADDR5
address_a[5] => ram_block15a7.PORTAADDR5
address_a[5] => ram_block15a8.PORTAADDR5
address_a[5] => ram_block15a9.PORTAADDR5
address_a[5] => ram_block15a10.PORTAADDR5
address_a[5] => ram_block15a11.PORTAADDR5
address_a[5] => ram_block15a12.PORTAADDR5
address_a[5] => ram_block15a13.PORTAADDR5
address_a[5] => ram_block15a14.PORTAADDR5
address_a[5] => ram_block15a15.PORTAADDR5
address_a[6] => ram_block15a0.PORTAADDR6
address_a[6] => ram_block15a1.PORTAADDR6
address_a[6] => ram_block15a2.PORTAADDR6
address_a[6] => ram_block15a3.PORTAADDR6
address_a[6] => ram_block15a4.PORTAADDR6
address_a[6] => ram_block15a5.PORTAADDR6
address_a[6] => ram_block15a6.PORTAADDR6
address_a[6] => ram_block15a7.PORTAADDR6
address_a[6] => ram_block15a8.PORTAADDR6
address_a[6] => ram_block15a9.PORTAADDR6
address_a[6] => ram_block15a10.PORTAADDR6
address_a[6] => ram_block15a11.PORTAADDR6
address_a[6] => ram_block15a12.PORTAADDR6
address_a[6] => ram_block15a13.PORTAADDR6
address_a[6] => ram_block15a14.PORTAADDR6
address_a[6] => ram_block15a15.PORTAADDR6
address_a[7] => ram_block15a0.PORTAADDR7
address_a[7] => ram_block15a1.PORTAADDR7
address_a[7] => ram_block15a2.PORTAADDR7
address_a[7] => ram_block15a3.PORTAADDR7
address_a[7] => ram_block15a4.PORTAADDR7
address_a[7] => ram_block15a5.PORTAADDR7
address_a[7] => ram_block15a6.PORTAADDR7
address_a[7] => ram_block15a7.PORTAADDR7
address_a[7] => ram_block15a8.PORTAADDR7
address_a[7] => ram_block15a9.PORTAADDR7
address_a[7] => ram_block15a10.PORTAADDR7
address_a[7] => ram_block15a11.PORTAADDR7
address_a[7] => ram_block15a12.PORTAADDR7
address_a[7] => ram_block15a13.PORTAADDR7
address_a[7] => ram_block15a14.PORTAADDR7
address_a[7] => ram_block15a15.PORTAADDR7
address_a[8] => ram_block15a0.PORTAADDR8
address_a[8] => ram_block15a1.PORTAADDR8
address_a[8] => ram_block15a2.PORTAADDR8
address_a[8] => ram_block15a3.PORTAADDR8
address_a[8] => ram_block15a4.PORTAADDR8
address_a[8] => ram_block15a5.PORTAADDR8
address_a[8] => ram_block15a6.PORTAADDR8
address_a[8] => ram_block15a7.PORTAADDR8
address_a[8] => ram_block15a8.PORTAADDR8
address_a[8] => ram_block15a9.PORTAADDR8
address_a[8] => ram_block15a10.PORTAADDR8
address_a[8] => ram_block15a11.PORTAADDR8
address_a[8] => ram_block15a12.PORTAADDR8
address_a[8] => ram_block15a13.PORTAADDR8
address_a[8] => ram_block15a14.PORTAADDR8
address_a[8] => ram_block15a15.PORTAADDR8
address_b[0] => ram_block15a0.PORTBADDR
address_b[0] => ram_block15a1.PORTBADDR
address_b[0] => ram_block15a2.PORTBADDR
address_b[0] => ram_block15a3.PORTBADDR
address_b[0] => ram_block15a4.PORTBADDR
address_b[0] => ram_block15a5.PORTBADDR
address_b[0] => ram_block15a6.PORTBADDR
address_b[0] => ram_block15a7.PORTBADDR
address_b[0] => ram_block15a8.PORTBADDR
address_b[0] => ram_block15a9.PORTBADDR
address_b[0] => ram_block15a10.PORTBADDR
address_b[0] => ram_block15a11.PORTBADDR
address_b[0] => ram_block15a12.PORTBADDR
address_b[0] => ram_block15a13.PORTBADDR
address_b[0] => ram_block15a14.PORTBADDR
address_b[0] => ram_block15a15.PORTBADDR
address_b[1] => ram_block15a0.PORTBADDR1
address_b[1] => ram_block15a1.PORTBADDR1
address_b[1] => ram_block15a2.PORTBADDR1
address_b[1] => ram_block15a3.PORTBADDR1
address_b[1] => ram_block15a4.PORTBADDR1
address_b[1] => ram_block15a5.PORTBADDR1
address_b[1] => ram_block15a6.PORTBADDR1
address_b[1] => ram_block15a7.PORTBADDR1
address_b[1] => ram_block15a8.PORTBADDR1
address_b[1] => ram_block15a9.PORTBADDR1
address_b[1] => ram_block15a10.PORTBADDR1
address_b[1] => ram_block15a11.PORTBADDR1
address_b[1] => ram_block15a12.PORTBADDR1
address_b[1] => ram_block15a13.PORTBADDR1
address_b[1] => ram_block15a14.PORTBADDR1
address_b[1] => ram_block15a15.PORTBADDR1
address_b[2] => ram_block15a0.PORTBADDR2
address_b[2] => ram_block15a1.PORTBADDR2
address_b[2] => ram_block15a2.PORTBADDR2
address_b[2] => ram_block15a3.PORTBADDR2
address_b[2] => ram_block15a4.PORTBADDR2
address_b[2] => ram_block15a5.PORTBADDR2
address_b[2] => ram_block15a6.PORTBADDR2
address_b[2] => ram_block15a7.PORTBADDR2
address_b[2] => ram_block15a8.PORTBADDR2
address_b[2] => ram_block15a9.PORTBADDR2
address_b[2] => ram_block15a10.PORTBADDR2
address_b[2] => ram_block15a11.PORTBADDR2
address_b[2] => ram_block15a12.PORTBADDR2
address_b[2] => ram_block15a13.PORTBADDR2
address_b[2] => ram_block15a14.PORTBADDR2
address_b[2] => ram_block15a15.PORTBADDR2
address_b[3] => ram_block15a0.PORTBADDR3
address_b[3] => ram_block15a1.PORTBADDR3
address_b[3] => ram_block15a2.PORTBADDR3
address_b[3] => ram_block15a3.PORTBADDR3
address_b[3] => ram_block15a4.PORTBADDR3
address_b[3] => ram_block15a5.PORTBADDR3
address_b[3] => ram_block15a6.PORTBADDR3
address_b[3] => ram_block15a7.PORTBADDR3
address_b[3] => ram_block15a8.PORTBADDR3
address_b[3] => ram_block15a9.PORTBADDR3
address_b[3] => ram_block15a10.PORTBADDR3
address_b[3] => ram_block15a11.PORTBADDR3
address_b[3] => ram_block15a12.PORTBADDR3
address_b[3] => ram_block15a13.PORTBADDR3
address_b[3] => ram_block15a14.PORTBADDR3
address_b[3] => ram_block15a15.PORTBADDR3
address_b[4] => ram_block15a0.PORTBADDR4
address_b[4] => ram_block15a1.PORTBADDR4
address_b[4] => ram_block15a2.PORTBADDR4
address_b[4] => ram_block15a3.PORTBADDR4
address_b[4] => ram_block15a4.PORTBADDR4
address_b[4] => ram_block15a5.PORTBADDR4
address_b[4] => ram_block15a6.PORTBADDR4
address_b[4] => ram_block15a7.PORTBADDR4
address_b[4] => ram_block15a8.PORTBADDR4
address_b[4] => ram_block15a9.PORTBADDR4
address_b[4] => ram_block15a10.PORTBADDR4
address_b[4] => ram_block15a11.PORTBADDR4
address_b[4] => ram_block15a12.PORTBADDR4
address_b[4] => ram_block15a13.PORTBADDR4
address_b[4] => ram_block15a14.PORTBADDR4
address_b[4] => ram_block15a15.PORTBADDR4
address_b[5] => ram_block15a0.PORTBADDR5
address_b[5] => ram_block15a1.PORTBADDR5
address_b[5] => ram_block15a2.PORTBADDR5
address_b[5] => ram_block15a3.PORTBADDR5
address_b[5] => ram_block15a4.PORTBADDR5
address_b[5] => ram_block15a5.PORTBADDR5
address_b[5] => ram_block15a6.PORTBADDR5
address_b[5] => ram_block15a7.PORTBADDR5
address_b[5] => ram_block15a8.PORTBADDR5
address_b[5] => ram_block15a9.PORTBADDR5
address_b[5] => ram_block15a10.PORTBADDR5
address_b[5] => ram_block15a11.PORTBADDR5
address_b[5] => ram_block15a12.PORTBADDR5
address_b[5] => ram_block15a13.PORTBADDR5
address_b[5] => ram_block15a14.PORTBADDR5
address_b[5] => ram_block15a15.PORTBADDR5
address_b[6] => ram_block15a0.PORTBADDR6
address_b[6] => ram_block15a1.PORTBADDR6
address_b[6] => ram_block15a2.PORTBADDR6
address_b[6] => ram_block15a3.PORTBADDR6
address_b[6] => ram_block15a4.PORTBADDR6
address_b[6] => ram_block15a5.PORTBADDR6
address_b[6] => ram_block15a6.PORTBADDR6
address_b[6] => ram_block15a7.PORTBADDR6
address_b[6] => ram_block15a8.PORTBADDR6
address_b[6] => ram_block15a9.PORTBADDR6
address_b[6] => ram_block15a10.PORTBADDR6
address_b[6] => ram_block15a11.PORTBADDR6
address_b[6] => ram_block15a12.PORTBADDR6
address_b[6] => ram_block15a13.PORTBADDR6
address_b[6] => ram_block15a14.PORTBADDR6
address_b[6] => ram_block15a15.PORTBADDR6
address_b[7] => ram_block15a0.PORTBADDR7
address_b[7] => ram_block15a1.PORTBADDR7
address_b[7] => ram_block15a2.PORTBADDR7
address_b[7] => ram_block15a3.PORTBADDR7
address_b[7] => ram_block15a4.PORTBADDR7
address_b[7] => ram_block15a5.PORTBADDR7
address_b[7] => ram_block15a6.PORTBADDR7
address_b[7] => ram_block15a7.PORTBADDR7
address_b[7] => ram_block15a8.PORTBADDR7
address_b[7] => ram_block15a9.PORTBADDR7
address_b[7] => ram_block15a10.PORTBADDR7
address_b[7] => ram_block15a11.PORTBADDR7
address_b[7] => ram_block15a12.PORTBADDR7
address_b[7] => ram_block15a13.PORTBADDR7
address_b[7] => ram_block15a14.PORTBADDR7
address_b[7] => ram_block15a15.PORTBADDR7
address_b[8] => ram_block15a0.PORTBADDR8
address_b[8] => ram_block15a1.PORTBADDR8
address_b[8] => ram_block15a2.PORTBADDR8
address_b[8] => ram_block15a3.PORTBADDR8
address_b[8] => ram_block15a4.PORTBADDR8
address_b[8] => ram_block15a5.PORTBADDR8
address_b[8] => ram_block15a6.PORTBADDR8
address_b[8] => ram_block15a7.PORTBADDR8
address_b[8] => ram_block15a8.PORTBADDR8
address_b[8] => ram_block15a9.PORTBADDR8
address_b[8] => ram_block15a10.PORTBADDR8
address_b[8] => ram_block15a11.PORTBADDR8
address_b[8] => ram_block15a12.PORTBADDR8
address_b[8] => ram_block15a13.PORTBADDR8
address_b[8] => ram_block15a14.PORTBADDR8
address_b[8] => ram_block15a15.PORTBADDR8
addressstall_a => ram_block15a0.PORTAADDRSTALL
addressstall_a => ram_block15a1.PORTAADDRSTALL
addressstall_a => ram_block15a2.PORTAADDRSTALL
addressstall_a => ram_block15a3.PORTAADDRSTALL
addressstall_a => ram_block15a4.PORTAADDRSTALL
addressstall_a => ram_block15a5.PORTAADDRSTALL
addressstall_a => ram_block15a6.PORTAADDRSTALL
addressstall_a => ram_block15a7.PORTAADDRSTALL
addressstall_a => ram_block15a8.PORTAADDRSTALL
addressstall_a => ram_block15a9.PORTAADDRSTALL
addressstall_a => ram_block15a10.PORTAADDRSTALL
addressstall_a => ram_block15a11.PORTAADDRSTALL
addressstall_a => ram_block15a12.PORTAADDRSTALL
addressstall_a => ram_block15a13.PORTAADDRSTALL
addressstall_a => ram_block15a14.PORTAADDRSTALL
addressstall_a => ram_block15a15.PORTAADDRSTALL
clock0 => ram_block15a0.CLK0
clock0 => ram_block15a1.CLK0
clock0 => ram_block15a2.CLK0
clock0 => ram_block15a3.CLK0
clock0 => ram_block15a4.CLK0
clock0 => ram_block15a5.CLK0
clock0 => ram_block15a6.CLK0
clock0 => ram_block15a7.CLK0
clock0 => ram_block15a8.CLK0
clock0 => ram_block15a9.CLK0
clock0 => ram_block15a10.CLK0
clock0 => ram_block15a11.CLK0
clock0 => ram_block15a12.CLK0
clock0 => ram_block15a13.CLK0
clock0 => ram_block15a14.CLK0
clock0 => ram_block15a15.CLK0
clock1 => ram_block15a0.CLK1
clock1 => ram_block15a1.CLK1
clock1 => ram_block15a2.CLK1
clock1 => ram_block15a3.CLK1
clock1 => ram_block15a4.CLK1
clock1 => ram_block15a5.CLK1
clock1 => ram_block15a6.CLK1
clock1 => ram_block15a7.CLK1
clock1 => ram_block15a8.CLK1
clock1 => ram_block15a9.CLK1
clock1 => ram_block15a10.CLK1
clock1 => ram_block15a11.CLK1
clock1 => ram_block15a12.CLK1
clock1 => ram_block15a13.CLK1
clock1 => ram_block15a14.CLK1
clock1 => ram_block15a15.CLK1
clocken0 => ram_block15a0.ENA0
clocken0 => ram_block15a1.ENA0
clocken0 => ram_block15a2.ENA0
clocken0 => ram_block15a3.ENA0
clocken0 => ram_block15a4.ENA0
clocken0 => ram_block15a5.ENA0
clocken0 => ram_block15a6.ENA0
clocken0 => ram_block15a7.ENA0
clocken0 => ram_block15a8.ENA0
clocken0 => ram_block15a9.ENA0
clocken0 => ram_block15a10.ENA0
clocken0 => ram_block15a11.ENA0
clocken0 => ram_block15a12.ENA0
clocken0 => ram_block15a13.ENA0
clocken0 => ram_block15a14.ENA0
clocken0 => ram_block15a15.ENA0
clocken1 => ram_block15a0.ENA1
clocken1 => ram_block15a1.ENA1
clocken1 => ram_block15a2.ENA1
clocken1 => ram_block15a3.ENA1
clocken1 => ram_block15a4.ENA1
clocken1 => ram_block15a5.ENA1
clocken1 => ram_block15a6.ENA1
clocken1 => ram_block15a7.ENA1
clocken1 => ram_block15a8.ENA1
clocken1 => ram_block15a9.ENA1
clocken1 => ram_block15a10.ENA1
clocken1 => ram_block15a11.ENA1
clocken1 => ram_block15a12.ENA1
clocken1 => ram_block15a13.ENA1
clocken1 => ram_block15a14.ENA1
clocken1 => ram_block15a15.ENA1
data_a[0] => ram_block15a0.PORTADATAIN
data_a[1] => ram_block15a1.PORTADATAIN
data_a[2] => ram_block15a2.PORTADATAIN
data_a[3] => ram_block15a3.PORTADATAIN
data_a[4] => ram_block15a4.PORTADATAIN
data_a[5] => ram_block15a5.PORTADATAIN
data_a[6] => ram_block15a6.PORTADATAIN
data_a[7] => ram_block15a7.PORTADATAIN
data_a[8] => ram_block15a8.PORTADATAIN
data_a[9] => ram_block15a9.PORTADATAIN
data_a[10] => ram_block15a10.PORTADATAIN
data_a[11] => ram_block15a11.PORTADATAIN
data_a[12] => ram_block15a12.PORTADATAIN
data_a[13] => ram_block15a13.PORTADATAIN
data_a[14] => ram_block15a14.PORTADATAIN
data_a[15] => ram_block15a15.PORTADATAIN
data_b[0] => ram_block15a0.PORTBDATAIN
data_b[1] => ram_block15a1.PORTBDATAIN
data_b[2] => ram_block15a2.PORTBDATAIN
data_b[3] => ram_block15a3.PORTBDATAIN
data_b[4] => ram_block15a4.PORTBDATAIN
data_b[5] => ram_block15a5.PORTBDATAIN
data_b[6] => ram_block15a6.PORTBDATAIN
data_b[7] => ram_block15a7.PORTBDATAIN
data_b[8] => ram_block15a8.PORTBDATAIN
data_b[9] => ram_block15a9.PORTBDATAIN
data_b[10] => ram_block15a10.PORTBDATAIN
data_b[11] => ram_block15a11.PORTBDATAIN
data_b[12] => ram_block15a12.PORTBDATAIN
data_b[13] => ram_block15a13.PORTBDATAIN
data_b[14] => ram_block15a14.PORTBDATAIN
data_b[15] => ram_block15a15.PORTBDATAIN
q_a[0] <= ram_block15a0.PORTADATAOUT
q_a[1] <= ram_block15a1.PORTADATAOUT
q_a[2] <= ram_block15a2.PORTADATAOUT
q_a[3] <= ram_block15a3.PORTADATAOUT
q_a[4] <= ram_block15a4.PORTADATAOUT
q_a[5] <= ram_block15a5.PORTADATAOUT
q_a[6] <= ram_block15a6.PORTADATAOUT
q_a[7] <= ram_block15a7.PORTADATAOUT
q_a[8] <= ram_block15a8.PORTADATAOUT
q_a[9] <= ram_block15a9.PORTADATAOUT
q_a[10] <= ram_block15a10.PORTADATAOUT
q_a[11] <= ram_block15a11.PORTADATAOUT
q_a[12] <= ram_block15a12.PORTADATAOUT
q_a[13] <= ram_block15a13.PORTADATAOUT
q_a[14] <= ram_block15a14.PORTADATAOUT
q_a[15] <= ram_block15a15.PORTADATAOUT
q_b[0] <= ram_block15a0.PORTBDATAOUT
q_b[1] <= ram_block15a1.PORTBDATAOUT
q_b[2] <= ram_block15a2.PORTBDATAOUT
q_b[3] <= ram_block15a3.PORTBDATAOUT
q_b[4] <= ram_block15a4.PORTBDATAOUT
q_b[5] <= ram_block15a5.PORTBDATAOUT
q_b[6] <= ram_block15a6.PORTBDATAOUT
q_b[7] <= ram_block15a7.PORTBDATAOUT
q_b[8] <= ram_block15a8.PORTBDATAOUT
q_b[9] <= ram_block15a9.PORTBDATAOUT
q_b[10] <= ram_block15a10.PORTBDATAOUT
q_b[11] <= ram_block15a11.PORTBDATAOUT
q_b[12] <= ram_block15a12.PORTBDATAOUT
q_b[13] <= ram_block15a13.PORTBDATAOUT
q_b[14] <= ram_block15a14.PORTBDATAOUT
q_b[15] <= ram_block15a15.PORTBDATAOUT
wren_a => ram_block15a0.PORTAWE
wren_a => ram_block15a1.PORTAWE
wren_a => ram_block15a2.PORTAWE
wren_a => ram_block15a3.PORTAWE
wren_a => ram_block15a4.PORTAWE
wren_a => ram_block15a5.PORTAWE
wren_a => ram_block15a6.PORTAWE
wren_a => ram_block15a7.PORTAWE
wren_a => ram_block15a8.PORTAWE
wren_a => ram_block15a9.PORTAWE
wren_a => ram_block15a10.PORTAWE
wren_a => ram_block15a11.PORTAWE
wren_a => ram_block15a12.PORTAWE
wren_a => ram_block15a13.PORTAWE
wren_a => ram_block15a14.PORTAWE
wren_a => ram_block15a15.PORTAWE
wren_b => ram_block15a0.PORTBRE
wren_b => ram_block15a1.PORTBRE
wren_b => ram_block15a2.PORTBRE
wren_b => ram_block15a3.PORTBRE
wren_b => ram_block15a4.PORTBRE
wren_b => ram_block15a5.PORTBRE
wren_b => ram_block15a6.PORTBRE
wren_b => ram_block15a7.PORTBRE
wren_b => ram_block15a8.PORTBRE
wren_b => ram_block15a9.PORTBRE
wren_b => ram_block15a10.PORTBRE
wren_b => ram_block15a11.PORTBRE
wren_b => ram_block15a12.PORTBRE
wren_b => ram_block15a13.PORTBRE
wren_b => ram_block15a14.PORTBRE
wren_b => ram_block15a15.PORTBRE


|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe16a[0].CLK
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE


|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
clock => dffpipe_qe9:dffpipe5.clock
clrn => dffpipe_qe9:dffpipe5.clrn
d[0] => dffpipe_qe9:dffpipe5.d[0]
d[1] => dffpipe_qe9:dffpipe5.d[1]
d[2] => dffpipe_qe9:dffpipe5.d[2]
d[3] => dffpipe_qe9:dffpipe5.d[3]
d[4] => dffpipe_qe9:dffpipe5.d[4]
d[5] => dffpipe_qe9:dffpipe5.d[5]
d[6] => dffpipe_qe9:dffpipe5.d[6]
d[7] => dffpipe_qe9:dffpipe5.d[7]
d[8] => dffpipe_qe9:dffpipe5.d[8]
d[9] => dffpipe_qe9:dffpipe5.d[9]
q[0] <= dffpipe_qe9:dffpipe5.q[0]
q[1] <= dffpipe_qe9:dffpipe5.q[1]
q[2] <= dffpipe_qe9:dffpipe5.q[2]
q[3] <= dffpipe_qe9:dffpipe5.q[3]
q[4] <= dffpipe_qe9:dffpipe5.q[4]
q[5] <= dffpipe_qe9:dffpipe5.q[5]
q[6] <= dffpipe_qe9:dffpipe5.q[6]
q[7] <= dffpipe_qe9:dffpipe5.q[7]
q[8] <= dffpipe_qe9:dffpipe5.q[8]
q[9] <= dffpipe_qe9:dffpipe5.q[9]


|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
d[0] => dffe6a[0].IN0
d[1] => dffe6a[1].IN0
d[2] => dffe6a[2].IN0
d[3] => dffe6a[3].IN0
d[4] => dffe6a[4].IN0
d[5] => dffe6a[5].IN0
d[6] => dffe6a[6].IN0
d[7] => dffe6a[7].IN0
d[8] => dffe6a[8].IN0
d[9] => dffe6a[9].IN0
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe6a[9].DB_MAX_OUTPUT_PORT_TYPE


|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe19a[9].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clrn => dffe19a[9].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
d[0] => dffe19a[0].IN0
d[1] => dffe19a[1].IN0
d[2] => dffe19a[2].IN0
d[3] => dffe19a[3].IN0
d[4] => dffe19a[4].IN0
d[5] => dffe19a[5].IN0
d[6] => dffe19a[6].IN0
d[7] => dffe19a[7].IN0
d[8] => dffe19a[8].IN0
d[9] => dffe19a[9].IN0
q[0] <= dffe19a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe19a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe19a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe19a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe19a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe19a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe19a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe19a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe19a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe19a[9].DB_MAX_OUTPUT_PORT_TYPE


|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe19a[9].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clrn => dffe19a[9].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
d[0] => dffe19a[0].IN0
d[1] => dffe19a[1].IN0
d[2] => dffe19a[2].IN0
d[3] => dffe19a[3].IN0
d[4] => dffe19a[4].IN0
d[5] => dffe19a[5].IN0
d[6] => dffe19a[6].IN0
d[7] => dffe19a[7].IN0
d[8] => dffe19a[8].IN0
d[9] => dffe19a[9].IN0
q[0] <= dffe19a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe19a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe19a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe19a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe19a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe19a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe19a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe19a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe19a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe19a[9].DB_MAX_OUTPUT_PORT_TYPE


|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
clock => dffpipe_re9:dffpipe7.clock
clrn => dffpipe_re9:dffpipe7.clrn
d[0] => dffpipe_re9:dffpipe7.d[0]
d[1] => dffpipe_re9:dffpipe7.d[1]
d[2] => dffpipe_re9:dffpipe7.d[2]
d[3] => dffpipe_re9:dffpipe7.d[3]
d[4] => dffpipe_re9:dffpipe7.d[4]
d[5] => dffpipe_re9:dffpipe7.d[5]
d[6] => dffpipe_re9:dffpipe7.d[6]
d[7] => dffpipe_re9:dffpipe7.d[7]
d[8] => dffpipe_re9:dffpipe7.d[8]
d[9] => dffpipe_re9:dffpipe7.d[9]
q[0] <= dffpipe_re9:dffpipe7.q[0]
q[1] <= dffpipe_re9:dffpipe7.q[1]
q[2] <= dffpipe_re9:dffpipe7.q[2]
q[3] <= dffpipe_re9:dffpipe7.q[3]
q[4] <= dffpipe_re9:dffpipe7.q[4]
q[5] <= dffpipe_re9:dffpipe7.q[5]
q[6] <= dffpipe_re9:dffpipe7.q[6]
q[7] <= dffpipe_re9:dffpipe7.q[7]
q[8] <= dffpipe_re9:dffpipe7.q[8]
q[9] <= dffpipe_re9:dffpipe7.q[9]


|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
d[0] => dffe8a[0].IN0
d[1] => dffe8a[1].IN0
d[2] => dffe8a[2].IN0
d[3] => dffe8a[3].IN0
d[4] => dffe8a[4].IN0
d[5] => dffe8a[5].IN0
d[6] => dffe8a[6].IN0
d[7] => dffe8a[7].IN0
d[8] => dffe8a[8].IN0
d[9] => dffe8a[9].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE


|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|cmpr_536:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|cmpr_536:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch
clk => rd_load~reg0.CLK
clk => rd_bank[0]~reg0.CLK
clk => rd_bank[1]~reg0.CLK
clk => wr_load~reg0.CLK
clk => wr_bank[0]~reg0.CLK
clk => wr_bank[1]~reg0.CLK
clk => bank_valid_r1.CLK
clk => bank_valid_r0.CLK
clk => state_read~1.DATAIN
clk => state_write~1.DATAIN
rst_n => state_write.100.OUTPUTSELECT
rst_n => state_write.011.OUTPUTSELECT
rst_n => state_write.010.OUTPUTSELECT
rst_n => state_write.001.OUTPUTSELECT
rst_n => state_write.000.OUTPUTSELECT
rst_n => wr_load~reg0.ACLR
rst_n => wr_bank[0]~reg0.ACLR
rst_n => wr_bank[1]~reg0.ACLR
rst_n => state_read.100.OUTPUTSELECT
rst_n => state_read.011.OUTPUTSELECT
rst_n => state_read.010.OUTPUTSELECT
rst_n => state_read.001.OUTPUTSELECT
rst_n => state_read.000.OUTPUTSELECT
rst_n => rd_load~reg0.ACLR
rst_n => rd_bank[0]~reg0.PRESET
rst_n => rd_bank[1]~reg0.PRESET
rst_n => bank_valid_r1.ACLR
rst_n => bank_valid_r0.ACLR
bank_valid => bank_valid_r0.DATAIN
frame_write_done => wr_bank.OUTPUTSELECT
frame_write_done => wr_bank.OUTPUTSELECT
frame_write_done => state_write.DATAB
frame_write_done => Selector2.IN1
frame_read_done => rd_bank.OUTPUTSELECT
frame_read_done => rd_bank.OUTPUTSELECT
frame_read_done => state_read.DATAB
frame_read_done => Selector5.IN1
wr_bank[0] <= wr_bank[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_bank[1] <= wr_bank[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_bank[0] <= rd_bank[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_bank[1] <= rd_bank[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_load <= wr_load~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_load <= rd_load~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CAM_SDRAM_VGA:top|VGA:vga
clk => clk.IN1
rst_n => rst_n.IN1
vga_blank <= vga_controller:vga.vga_blank
vga_hs <= vga_controller:vga.vga_hs
vga_vs <= vga_controller:vga.vga_vs
vga_rgb[0] <= vga_controller:vga.vga_rgb
vga_rgb[1] <= vga_controller:vga.vga_rgb
vga_rgb[2] <= vga_controller:vga.vga_rgb
vga_rgb[3] <= vga_controller:vga.vga_rgb
vga_rgb[4] <= vga_controller:vga.vga_rgb
vga_rgb[5] <= vga_controller:vga.vga_rgb
vga_rgb[6] <= vga_controller:vga.vga_rgb
vga_rgb[7] <= vga_controller:vga.vga_rgb
vga_rgb[8] <= vga_controller:vga.vga_rgb
vga_rgb[9] <= vga_controller:vga.vga_rgb
vga_rgb[10] <= vga_controller:vga.vga_rgb
vga_rgb[11] <= vga_controller:vga.vga_rgb
vga_rgb[12] <= vga_controller:vga.vga_rgb
vga_rgb[13] <= vga_controller:vga.vga_rgb
vga_rgb[14] <= vga_controller:vga.vga_rgb
vga_rgb[15] <= vga_controller:vga.vga_rgb
vga_request <= vga_controller:vga.vga_request
vga_framesync <= vga_controller:vga.vga_framesync
vga_data[0] => vga_data[0].IN1
vga_data[1] => vga_data[1].IN1
vga_data[2] => vga_data[2].IN1
vga_data[3] => vga_data[3].IN1
vga_data[4] => vga_data[4].IN1
vga_data[5] => vga_data[5].IN1
vga_data[6] => vga_data[6].IN1
vga_data[7] => vga_data[7].IN1
vga_data[8] => vga_data[8].IN1
vga_data[9] => vga_data[9].IN1
vga_data[10] => vga_data[10].IN1
vga_data[11] => vga_data[11].IN1
vga_data[12] => vga_data[12].IN1
vga_data[13] => vga_data[13].IN1
vga_data[14] => vga_data[14].IN1
vga_data[15] => vga_data[15].IN1


|top_level|CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga
clk => vcnt[0].CLK
clk => vcnt[1].CLK
clk => vcnt[2].CLK
clk => vcnt[3].CLK
clk => vcnt[4].CLK
clk => vcnt[5].CLK
clk => vcnt[6].CLK
clk => vcnt[7].CLK
clk => vcnt[8].CLK
clk => vcnt[9].CLK
clk => vcnt[10].CLK
clk => hcnt[0].CLK
clk => hcnt[1].CLK
clk => hcnt[2].CLK
clk => hcnt[3].CLK
clk => hcnt[4].CLK
clk => hcnt[5].CLK
clk => hcnt[6].CLK
clk => hcnt[7].CLK
clk => hcnt[8].CLK
clk => hcnt[9].CLK
clk => hcnt[10].CLK
clk => vga_dclk.DATAIN
rst_n => vcnt[0].ACLR
rst_n => vcnt[1].ACLR
rst_n => vcnt[2].ACLR
rst_n => vcnt[3].ACLR
rst_n => vcnt[4].ACLR
rst_n => vcnt[5].ACLR
rst_n => vcnt[6].ACLR
rst_n => vcnt[7].ACLR
rst_n => vcnt[8].ACLR
rst_n => vcnt[9].ACLR
rst_n => vcnt[10].ACLR
rst_n => hcnt[0].ACLR
rst_n => hcnt[1].ACLR
rst_n => hcnt[2].ACLR
rst_n => hcnt[3].ACLR
rst_n => hcnt[4].ACLR
rst_n => hcnt[5].ACLR
rst_n => hcnt[6].ACLR
rst_n => hcnt[7].ACLR
rst_n => hcnt[8].ACLR
rst_n => hcnt[9].ACLR
rst_n => hcnt[10].ACLR
vga_dclk <= clk.DB_MAX_OUTPUT_PORT_TYPE
vga_blank <= vga_blank.DB_MAX_OUTPUT_PORT_TYPE
vga_sync <= <GND>
vga_hs <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
vga_vs <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
vga_en <= vga_en.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[0] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[1] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[2] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[3] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[4] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[5] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[6] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[7] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[8] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[9] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[10] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[11] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[12] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[13] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[14] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[15] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_request <= vga_request.DB_MAX_OUTPUT_PORT_TYPE
vga_framesync <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
vga_xpos[0] <= vga_xpos.DB_MAX_OUTPUT_PORT_TYPE
vga_xpos[1] <= vga_xpos.DB_MAX_OUTPUT_PORT_TYPE
vga_xpos[2] <= vga_xpos.DB_MAX_OUTPUT_PORT_TYPE
vga_xpos[3] <= vga_xpos.DB_MAX_OUTPUT_PORT_TYPE
vga_xpos[4] <= vga_xpos.DB_MAX_OUTPUT_PORT_TYPE
vga_xpos[5] <= vga_xpos.DB_MAX_OUTPUT_PORT_TYPE
vga_xpos[6] <= vga_xpos.DB_MAX_OUTPUT_PORT_TYPE
vga_xpos[7] <= vga_xpos.DB_MAX_OUTPUT_PORT_TYPE
vga_xpos[8] <= vga_xpos.DB_MAX_OUTPUT_PORT_TYPE
vga_xpos[9] <= vga_xpos.DB_MAX_OUTPUT_PORT_TYPE
vga_xpos[10] <= vga_xpos.DB_MAX_OUTPUT_PORT_TYPE
vga_ypos[0] <= vga_ypos.DB_MAX_OUTPUT_PORT_TYPE
vga_ypos[1] <= vga_ypos.DB_MAX_OUTPUT_PORT_TYPE
vga_ypos[2] <= vga_ypos.DB_MAX_OUTPUT_PORT_TYPE
vga_ypos[3] <= vga_ypos.DB_MAX_OUTPUT_PORT_TYPE
vga_ypos[4] <= vga_ypos.DB_MAX_OUTPUT_PORT_TYPE
vga_ypos[5] <= vga_ypos.DB_MAX_OUTPUT_PORT_TYPE
vga_ypos[6] <= vga_ypos.DB_MAX_OUTPUT_PORT_TYPE
vga_ypos[7] <= vga_ypos.DB_MAX_OUTPUT_PORT_TYPE
vga_ypos[8] <= vga_ypos.DB_MAX_OUTPUT_PORT_TYPE
vga_ypos[9] <= vga_ypos.DB_MAX_OUTPUT_PORT_TYPE
vga_ypos[10] <= vga_ypos.DB_MAX_OUTPUT_PORT_TYPE
vga_data[0] => vga_rgb.DATAB
vga_data[1] => vga_rgb.DATAB
vga_data[2] => vga_rgb.DATAB
vga_data[3] => vga_rgb.DATAB
vga_data[4] => vga_rgb.DATAB
vga_data[5] => vga_rgb.DATAB
vga_data[6] => vga_rgb.DATAB
vga_data[7] => vga_rgb.DATAB
vga_data[8] => vga_rgb.DATAB
vga_data[9] => vga_rgb.DATAB
vga_data[10] => vga_rgb.DATAB
vga_data[11] => vga_rgb.DATAB
vga_data[12] => vga_rgb.DATAB
vga_data[13] => vga_rgb.DATAB
vga_data[14] => vga_rgb.DATAB
vga_data[15] => vga_rgb.DATAB


