/* */
/*###############################################################################*/
/*#                                                    */
/*#        Technology     : TSMC 16nm CMOS Logic FinFet (FFC) HKMG*/
/*#        Memory Type    : TSMC 16nm FFC Two Port Register File with d130 bit cell*/
/*#        Library Name   : ts6n16ffcllsvta32x32m4fw (user specify : ts6n16ffcllsvta32x32m4fw)*/
/*#        Library Version: 170a*/
/*#        Generated Time : 2025/06/18, 12:42:56*/
/*###############################################################################*/
/*# STATEMENT OF USE                                                             */
/*#                                                                              */
/*#  This information contains confidential and proprietary information of TSMC. */
/*# No part of this information may be reproduced, transmitted, transcribed,     */
/*# stored in a retrieval system, or translated into any human or computer       */
/*# language, in any form or by any means, electronic, mechanical, magnetic,     */
/*# optical, chemical, manual, or otherwise, without the prior written permission*/
/*# of TSMC. This information was prepared for informational purpose and is for  */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the */
/*# inforrmation at any time and without notice.                                 */
/**/
/*###############################################################################*/
/*#*Template Version : S_03_44602***************************************************************/
/*#**********************************************************************************************/



library(ts6n16ffcllsvta32x32m4fw_ssgnp0p9v150c) {
    technology (cmos) ;
    delay_model         : table_lookup ;
    date                : "2025/06/18, 12:42:56" ;
    comment             : "Copyright TSMC" ;
    revision            : v1.0 ;
    simulation          : true ;
    nom_process         : 1 ;
    nom_temperature     : 150.000000 ;
    nom_voltage         : 0.900000 ;

    voltage_map(VDD, 0.900000);  
    voltage_map(VSS, 0.0);
    operating_conditions("ssgnp0p9v150c"){
        process     : 1 ;
        temperature : 150.000000 ;
        voltage     : 0.900000 ;
        tree_type   : "balanced_tree" ;
    }
    default_operating_conditions    : ssgnp0p9v150c ;
    default_fanout_load             : 1 ;
    default_inout_pin_cap           : 0.0 ;
    default_input_pin_cap           : 1.0 ;
    default_output_pin_cap          : 0.0 ;
    default_cell_leakage_power      : 0.0 ;
    default_leakage_power_density   : 0.0 ;
    
    slew_lower_threshold_pct_rise   :  10 ;
    slew_upper_threshold_pct_rise   :  90 ;
    slew_derate_from_library        : 1.00 ;
    input_threshold_pct_fall        : 50 ;
    output_threshold_pct_fall       : 50 ;
    input_threshold_pct_rise        : 50 ;
    output_threshold_pct_rise       : 50 ;
    slew_lower_threshold_pct_fall   : 10 ;
    slew_upper_threshold_pct_fall   : 90 ;
    k_volt_cell_leakage_power       : 0.0 ;
    k_temp_cell_leakage_power       : 0.0 ;
    k_process_cell_leakage_power    : 0.0 ;
    k_volt_internal_power           : 0.0 ;
    k_temp_internal_power           : 0.0 ;
    k_process_internal_power        : 0.0 ;

    capacitive_load_unit (1,pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features(report_delay_calculation) ;
    library_features(report_power_calculation) ;
    define_cell_area (pad_drivers,pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    } 
    lu_table_template (clktran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sram_load_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (sig2sram_constraint_template) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    } 
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
    }
    /* LIBRARY_TEMPLATE */

    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }



    type (AA_4_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 5 ;
        bit_from  : 4 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (AB_4_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 5 ;
        bit_from  : 4 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (D_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (BWEB_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }

    
    type (Q_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    
   type (RCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (WCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (KP_2_0) {
        base_type : array;
        data_type : bit;
        bit_width : 3;
        bit_from  : 2;
        bit_to    : 0;
        downto    : true;
    }


    
cell(TS6N16FFCLLSVTA32X32M4FW) {
    is_macro_cell : true;
    memory() {
        type            : ram ;
        address_width   : 5 ;
        word_width      : 32 ;
    }
    functional_peak_current : 80098.000000;
    interface_timing     : TRUE ;
    bus_naming_style     : "%s[%d]" ;
    area                 : 1750.317600 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    
    bus(RCT) {
        bus_type : RCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007361;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.643702, 0.655590, 0.667170, 0.681185, 0.874000" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.643702, 0.655590, 0.667170, 0.681185, 0.874000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.579332, 0.590031, 0.600453, 0.613066, 0.786600" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.579332, 0.590031, 0.600453, 0.613066, 0.786600" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.643702, 0.655590, 0.667170, 0.681185, 0.874000" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.643702, 0.655590, 0.667170, 0.681185, 0.874000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.579332, 0.590031, 0.600453, 0.613066, 0.786600" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.579332, 0.590031, 0.600453, 0.613066, 0.786600" ) ;
            }
        }
        pin(RCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.005941") ;
            }
            fall_power("scalar") {
                values ("0.005941") ;
            }
        }  
        }
    }
    bus(WCT) {
        bus_type : WCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007209;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.643702, 0.655590, 0.667170, 0.681185, 0.874000" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.643702, 0.655590, 0.667170, 0.681185, 0.874000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.579332, 0.590031, 0.600453, 0.613066, 0.786600" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.579332, 0.590031, 0.600453, 0.613066, 0.786600" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.643702, 0.655590, 0.667170, 0.681185, 0.874000" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.643702, 0.655590, 0.667170, 0.681185, 0.874000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.579332, 0.590031, 0.600453, 0.613066, 0.786600" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.579332, 0.590031, 0.600453, 0.613066, 0.786600" ) ;
            }
        }
        pin(WCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.005941") ;
            }
            fall_power("scalar") {
                values ("0.005941") ;
            }
        }  
        }
    }
    bus(KP) {
        bus_type : KP_2_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.001708;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.643702, 0.655590, 0.667170, 0.681185, 0.874000" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.643702, 0.655590, 0.667170, 0.681185, 0.874000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.579332, 0.590031, 0.600453, 0.613066, 0.786600" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.579332, 0.590031, 0.600453, 0.613066, 0.786600" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.643702, 0.655590, 0.667170, 0.681185, 0.874000" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.643702, 0.655590, 0.667170, 0.681185, 0.874000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.579332, 0.590031, 0.600453, 0.613066, 0.786600" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.579332, 0.590031, 0.600453, 0.613066, 0.786600" ) ;
            }
        }
        pin(KP[2:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.005941") ;
            }
            fall_power("scalar") {
                values ("0.005941") ;
            }
        }  
        }
    }
 
 
    pin(CLKW) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.004085 ;
        clock           : true ;
        pin_func_type   : active_rising ;

       timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
       }
       timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.115082, 0.126970, 0.138549, 0.152565, 0.168829" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.200000, 0.200000, 0.207513, 0.221530, 0.237793" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.643702, 0.655590, 0.667170, 0.681185, 0.874000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.643702, 0.655590, 0.667170, 0.681185, 0.874000" ) ;
            }
        }


        
        timing() {
            timing_type   : recovery_rising ;
            related_pin   : "CLKR" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_twrcc" ;
            
            rise_constraint("scalar") {
                values ("0.643702" ) ;
            }
        }

        



        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) ";
            rise_power("scalar") {
                values ("1.664595") ;
            }
            fall_power("scalar") {
                values ("0.184954") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) ";
            rise_power("scalar") {
                values ("1.571058") ;
            }
            fall_power("scalar") {
                values ("0.174562") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  ";
            rise_power("scalar") {
                values ("1.617827") ;
            }
            fall_power("scalar") {
                values ("0.179758") ;
            }
        }
        
        internal_power () {
            related_pg_pin : VDD;
            when : "WEB";
            rise_power("scalar") {
                values ("0.009427") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        

    }   /* pin(CLKW) */
    
    pin(WEB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001853 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.173631, 0.185002, 0.198381, 0.215663, 0.240346",\
              "0.166311, 0.177682, 0.191060, 0.208343, 0.233025",\
              "0.158938, 0.170309, 0.183688, 0.200970, 0.225653",\
              "0.149581, 0.160953, 0.174331, 0.191614, 0.216296",\
              "0.146250, 0.157621, 0.171000, 0.188282, 0.212965"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.173631, 0.185002, 0.198381, 0.215663, 0.240346",\
              "0.166311, 0.177682, 0.191060, 0.208343, 0.233025",\
              "0.158938, 0.170309, 0.183688, 0.200970, 0.225653",\
              "0.149581, 0.160953, 0.174331, 0.191614, 0.216296",\
              "0.146250, 0.157621, 0.171000, 0.188282, 0.212965"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.105380, 0.100094, 0.094046, 0.085691, 0.080000",\
              "0.121534, 0.116249, 0.110200, 0.101845, 0.090098",\
              "0.137172, 0.131887, 0.125839, 0.117483, 0.105736",\
              "0.155799, 0.150513, 0.144465, 0.136110, 0.124363",\
              "0.177968, 0.172683, 0.166635, 0.158280, 0.146532"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.105380, 0.100094, 0.094046, 0.085691, 0.080000",\
              "0.121534, 0.116249, 0.110200, 0.101845, 0.090098",\
              "0.137172, 0.131887, 0.125839, 0.117483, 0.105736",\
              "0.155799, 0.150513, 0.144465, 0.136110, 0.124363",\
              "0.177968, 0.172683, 0.166635, 0.158280, 0.146532"\
               ) ;
            }
        }

        
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.005941") ;
            }
            fall_power("scalar") {
                values ("0.005941") ;
            }
        }  

        
    }   /* pin(WEB) */
    
    
    bus(AA) {
        bus_type        : AA_4_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001286 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.131946, 0.143069, 0.155772, 0.173093, 0.196615",\
              "0.120388, 0.131511, 0.144214, 0.161535, 0.185057",\
              "0.109288, 0.120410, 0.133113, 0.150434, 0.173956",\
              "0.095997, 0.107120, 0.119823, 0.137144, 0.160666",\
              "0.080248, 0.091371, 0.104074, 0.121395, 0.144916"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.131946, 0.143069, 0.155772, 0.173093, 0.196615",\
              "0.120388, 0.131511, 0.144214, 0.161535, 0.185057",\
              "0.109288, 0.120410, 0.133113, 0.150434, 0.173956",\
              "0.095997, 0.107120, 0.119823, 0.137144, 0.160666",\
              "0.080248, 0.091371, 0.104074, 0.121395, 0.144916"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.177104, 0.171753, 0.165270, 0.155593, 0.140542",\
              "0.193259, 0.187907, 0.181425, 0.171747, 0.156696",\
              "0.208897, 0.203546, 0.197063, 0.187385, 0.172335",\
              "0.227523, 0.222172, 0.215689, 0.206012, 0.190961",\
              "0.249693, 0.244342, 0.237859, 0.228182, 0.213131"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.177104, 0.171753, 0.165270, 0.155593, 0.140542",\
              "0.193259, 0.187907, 0.181425, 0.171747, 0.156696",\
              "0.208897, 0.203546, 0.197063, 0.187385, 0.172335",\
              "0.227523, 0.222172, 0.215689, 0.206012, 0.190961",\
              "0.249693, 0.244342, 0.237859, 0.228182, 0.213131"\
               ) ;
            }
        }

        
        pin(AA[4:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.046044") ;
            }
            fall_power("scalar") {
                values ("0.046044") ;
            }
        }   
        }
    }   /* bus(AA) */
    
    
    
    
    bus(D) {
        bus_type        : D_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001641 ;
        memory_write() {
            address     : AA ;
            clocked_on  : CLKW ;
        }
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.097009, 0.108998, 0.122544, 0.140774, 0.166506",\
              "0.085451, 0.097440, 0.110985, 0.129216, 0.154948",\
              "0.074351, 0.086339, 0.099885, 0.118116, 0.143847",\
              "0.061060, 0.073049, 0.086595, 0.104825, 0.130557",\
              "0.045311, 0.057300, 0.070845, 0.089076, 0.114807"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.097009, 0.108998, 0.122544, 0.140774, 0.166506",\
              "0.085451, 0.097440, 0.110985, 0.129216, 0.154948",\
              "0.074351, 0.086339, 0.099885, 0.118116, 0.143847",\
              "0.061060, 0.073049, 0.086595, 0.104825, 0.130557",\
              "0.045311, 0.057300, 0.070845, 0.089076, 0.114807"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.239327, 0.227039, 0.213614, 0.199227, 0.182182",\
              "0.250866, 0.238577, 0.225152, 0.210765, 0.193721",\
              "0.262037, 0.249748, 0.236322, 0.221936, 0.204892",\
              "0.275342, 0.263052, 0.249627, 0.235240, 0.218196",\
              "0.291177, 0.278888, 0.265462, 0.251076, 0.234032"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.239327, 0.227039, 0.213614, 0.199227, 0.182182",\
              "0.250866, 0.238577, 0.225152, 0.210765, 0.193721",\
              "0.262037, 0.249748, 0.236322, 0.221936, 0.204892",\
              "0.275342, 0.263052, 0.249627, 0.235240, 0.218196",\
              "0.291177, 0.278888, 0.265462, 0.251076, 0.234032"\
               ) ;
            }
        }
        
        
        pin(D[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.015805") ;
            }
            fall_power("scalar") {
                values ("0.015805") ;
            }
        }
        }

    }   /* bus(D) */
    
    

    
    
    bus(BWEB) {
        bus_type        : BWEB_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001728 ;
        
       timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.107298, 0.119760, 0.132832, 0.151062, 0.176833",\
              "0.099977, 0.112439, 0.125511, 0.143742, 0.169513",\
              "0.092604, 0.105066, 0.118139, 0.136370, 0.162139",\
              "0.083248, 0.095710, 0.108783, 0.127013, 0.152783",\
              "0.079917, 0.092378, 0.105451, 0.123682, 0.149452"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.107298, 0.119760, 0.132832, 0.151062, 0.176833",\
              "0.099977, 0.112439, 0.125511, 0.143742, 0.169513",\
              "0.092604, 0.105066, 0.118139, 0.136370, 0.162139",\
              "0.083248, 0.095710, 0.108783, 0.127013, 0.152783",\
              "0.079917, 0.092378, 0.105451, 0.123682, 0.149452"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.196988, 0.185818, 0.175570, 0.161644, 0.145442",\
              "0.208527, 0.197357, 0.187109, 0.173183, 0.156981",\
              "0.219698, 0.208527, 0.198279, 0.184353, 0.168152",\
              "0.233002, 0.221831, 0.211583, 0.197658, 0.181456",\
              "0.248838, 0.237667, 0.227419, 0.213493, 0.197292"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.196988, 0.185818, 0.175570, 0.161644, 0.145442",\
              "0.208527, 0.197357, 0.187109, 0.173183, 0.156981",\
              "0.219698, 0.208527, 0.198279, 0.184353, 0.168152",\
              "0.233002, 0.221831, 0.211583, 0.197658, 0.181456",\
              "0.248838, 0.237667, 0.227419, 0.213493, 0.197292"\
               ) ;
            }
        }

        
        pin(BWEB[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.010874") ;
            }
            fall_power("scalar") {
                values ("0.010874") ;
            }
        }
        }
  
    }   /* bus(BWEB) */
    
    
    
    pin(CLKR) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.004130 ;
        clock           : true ;
        pin_func_type   : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.100000, 0.100000, 0.100000, 0.100000, 0.100000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.205573, 0.212021, 0.217318, 0.223820, 0.230148" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.471727, 0.478175, 0.483472, 0.489975, 0.874000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.471727, 0.478175, 0.483472, 0.489975, 0.874000" ) ;
            }
        }

        timing() {
            
            timing_type   : recovery_rising ;
            related_pin   : "CLKW" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_trwcc" ;
            
            rise_constraint("scalar") {
                values ( "0.471727" ) ;
            }
        }
        
        


        internal_power () {
            related_pg_pin : VDD;
            when : "!REB";

            rise_power("scalar") {
                values ("0.957159") ;
            }
            fall_power("scalar") {
                values ("1.435734") ;
            }
        }
        
        
        internal_power () {
            related_pg_pin : VDD;
            when : "REB";
            rise_power("scalar") {
                values ("0.011127") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        
    }   /* pin(CLKR) */
    
    
    pin(REB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
         direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001861 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.189550, 0.201054, 0.213510, 0.232216, 0.256324",\
              "0.180377, 0.191881, 0.204337, 0.223043, 0.247152",\
              "0.170803, 0.182307, 0.194763, 0.213469, 0.237578",\
              "0.160579, 0.172083, 0.184539, 0.203245, 0.227354",\
              "0.153317, 0.164821, 0.177277, 0.195983, 0.220091"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.189550, 0.201054, 0.213510, 0.232216, 0.256324",\
              "0.180377, 0.191881, 0.204337, 0.223043, 0.247152",\
              "0.170803, 0.182307, 0.194763, 0.213469, 0.237578",\
              "0.160579, 0.172083, 0.184539, 0.203245, 0.227354",\
              "0.153317, 0.164821, 0.177277, 0.195983, 0.220091"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.105441, 0.100141, 0.094027, 0.085567, 0.080000",\
              "0.114130, 0.108829, 0.102716, 0.094256, 0.082336",\
              "0.121687, 0.116387, 0.110273, 0.101813, 0.089894",\
              "0.131515, 0.126215, 0.120101, 0.111641, 0.099722",\
              "0.141059, 0.135759, 0.129645, 0.121185, 0.109266"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.105441, 0.100141, 0.094027, 0.085567, 0.080000",\
              "0.114130, 0.108829, 0.102716, 0.094256, 0.082336",\
              "0.121687, 0.116387, 0.110273, 0.101813, 0.089894",\
              "0.131515, 0.126215, 0.120101, 0.111641, 0.099722",\
              "0.141059, 0.135759, 0.129645, 0.121185, 0.109266"\
               ) ;
            }
        }       
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.006847") ;
            }
            fall_power("scalar") {
                values ("0.006847") ;
            }
        }  
    }   /* pin(REB) */
    
    
    bus(AB) {
        bus_type        : AB_4_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001265 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.137565, 0.145953, 0.154355, 0.165442, 0.179956",\
              "0.131294, 0.139682, 0.148084, 0.159171, 0.173685",\
              "0.125937, 0.134325, 0.142727, 0.153814, 0.168328",\
              "0.118995, 0.127383, 0.135785, 0.146872, 0.161387",\
              "0.112143, 0.120531, 0.128933, 0.140020, 0.154534"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.137565, 0.145953, 0.154355, 0.165442, 0.179956",\
              "0.131294, 0.139682, 0.148084, 0.159171, 0.173685",\
              "0.125937, 0.134325, 0.142727, 0.153814, 0.168328",\
              "0.118995, 0.127383, 0.135785, 0.146872, 0.161387",\
              "0.112143, 0.120531, 0.128933, 0.140020, 0.154534"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.150381, 0.145621, 0.140706, 0.133644, 0.122766",\
              "0.159070, 0.154310, 0.149395, 0.142333, 0.131455",\
              "0.166627, 0.161867, 0.156952, 0.149890, 0.139012",\
              "0.176455, 0.171695, 0.166780, 0.159719, 0.148840",\
              "0.185999, 0.181239, 0.176324, 0.169262, 0.158384"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.150381, 0.145621, 0.140706, 0.133644, 0.122766",\
              "0.159070, 0.154310, 0.149395, 0.142333, 0.131455",\
              "0.166627, 0.161867, 0.156952, 0.149890, 0.139012",\
              "0.176455, 0.171695, 0.166780, 0.159719, 0.148840",\
              "0.185999, 0.181239, 0.176324, 0.169262, 0.158384"\
               ) ;
            }
        }

        
        pin(AB[4:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.046044") ;
            }
            fall_power("scalar") {
                values ("0.046044") ;
            }
        }  
        }

    }   /* bus(AB) */
    
    


    
    bus(Q) {
        bus_type        : Q_31_0 ;
        direction       : output ;
        max_capacitance : 0.219700 ;
        memory_read() {
            address     : AB ;
        }
        timing() {
            related_pin   : "CLKR" ;
            timing_type   : rising_edge ;
            timing_sense  : non_unate ;

            when          : "!REB" ;
            sdf_cond      : "!REB" ;

            cell_rise(sig2sram_delay_template) {
                values ( \
              "0.245913, 0.274553, 0.299167, 0.346868, 0.436499",\
              "0.252360, 0.281001, 0.305615, 0.353316, 0.442947",\
              "0.257658, 0.286299, 0.310912, 0.358612, 0.448243",\
              "0.264159, 0.292800, 0.317414, 0.365115, 0.454746",\
              "0.270488, 0.299128, 0.323742, 0.371442, 0.461074"\
               ) ;
            }
            
            cell_fall(sig2sram_delay_template) {
                values ( \
              "0.245913, 0.274553, 0.299167, 0.346868, 0.436499",\
              "0.252360, 0.281001, 0.305615, 0.353316, 0.442947",\
              "0.257658, 0.286299, 0.310912, 0.358612, 0.448243",\
              "0.264159, 0.292800, 0.317414, 0.365115, 0.454746",\
              "0.270488, 0.299128, 0.323742, 0.371442, 0.461074"\
               ) ;
            }
            
            retaining_rise(sig2sram_delay_template) {
                values ( \
              "0.124516, 0.143642, 0.163184, 0.199480, 0.270824",\
              "0.130657, 0.149783, 0.169325, 0.205621, 0.276965",\
              "0.135701, 0.154827, 0.174369, 0.210666, 0.282009",\
              "0.141894, 0.161020, 0.180562, 0.216858, 0.288202",\
              "0.147921, 0.167046, 0.186588, 0.222885, 0.294228"\
               ) ;
            }
            
            retaining_fall(sig2sram_delay_template) {
                values ( \
              "0.124516, 0.143642, 0.163184, 0.199480, 0.270824",\
              "0.130657, 0.149783, 0.169325, 0.205621, 0.276965",\
              "0.135701, 0.154827, 0.174369, 0.210666, 0.282009",\
              "0.141894, 0.161020, 0.180562, 0.216858, 0.288202",\
              "0.147921, 0.167046, 0.186588, 0.222885, 0.294228"\
               ) ;
            }
            
            rise_transition(sram_load_template) {
                values ( "0.019883, 0.060341, 0.108697, 0.206122, 0.414043" ) ;

            }
            
            fall_transition(sram_load_template) {
                values ( "0.019883, 0.060341, 0.108697, 0.206122, 0.414043" ) ;

            }
            
            retain_rise_slew(sram_load_template) {
                values ( "0.014427, 0.047407, 0.085235, 0.163291, 0.320259" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.014427, 0.047407, 0.085235, 0.163291, 0.320259" ) ;
            }
        }




        pin(Q[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            power_down_function : "!VDD + VSS";
        internal_power () {
            related_pg_pin : VDD;
            rise_power(sram_power_template) {
                values ("0.005132, 0.005132, 0.005132, 0.005132, 0.005132") ;
            }
            fall_power(sram_power_template) {
                values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000") ;
            }
        }
    }
} /* bus(Q) */
    
    
    





    



  leakage_power () {
    related_pg_pin : VDD;
    value : 58.882140;
  }
  


}   /* cell() */

}   /* library() */

