<!DOCTYPE html>
<html>
<head>
<link rel="stylesheet">

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<title>Xcrg Code Coverage Report - Module </title>	
<link type="text/css" rel="stylesheet" href="cssCodeCov/mod.css">


</head>
<body>

<div class='header'>
<a  class='logo'>  </a>
<div class='header-right'>
<a href='dashboard.html'>Dashboard</a>
<a href='files.html'>Files</a>
<a href='modules.html'>Modules</a>
</div>
</div>
<br clear=all>

<div class=fader>

<div class = modHTMLlayout>

<div class = layout>

<div class = leftPane>
<div class='moduleSummary'>
<font size='2' face='verdana' padding-left:'2px'><b> Module Summary of ahb_apb_bridge </b></font>
<br clear=all>
<br clear=all>
<font face='arial' color=black style='font-size: 14px'>
<table class='moduleSummaryTable'>
<tr>
<td class='moduleSummaryTable' bgcolor='#BCC7CC' width='60px'> Instance count</td>
<td class='moduleSummaryTable' bgcolor='#BCC7CC' width='60px'> Statement Score</td>
<td class='moduleSummaryTable' bgcolor='#BCC7CC' width='50px'> Branch Score</td>
<td class='moduleSummaryTable' bgcolor='#BCC7CC' width='60px'> Condition Score</td>
<td class='moduleSummaryTable' bgcolor='#BCC7CC' width='60px'> Toggle Score</td>
<td class='moduleSummaryTable' bgcolor='#BCC7CC' width='60px'> Module definition in File ID</td>
<td class='moduleSummaryTable' bgcolor='#BCC7CC' width='90px' align='centre'> Show Coverage </td>
</tr>
<tr>
<td class='moduleSummaryTable'>3</td>
<td class='moduleSummaryTable'>100</td>
<td class='moduleSummaryTable'>100</td>
<td class='moduleSummaryTable'>100</td>
<td class='moduleSummaryTable'>38.19</td>
<td class='moduleSummaryTable'>1</td>
<td class='moduleSummaryTable' align='left'>
<label class = 'moduleLineCovContainer'>
<input type='checkbox' id='checkbox_module_linecov' onclick="checkdisplay('checkbox_module_linecov', 'module_linecov');
openFileContent('button_module_linecov');">
<span class='moduleLineCovCheckmark'> </span> </label>
 &nbsp; Statement &nbsp;
<br clear=all>
<label class = 'moduleBranchCovContainer'>
<input type='checkbox' id='checkbox_module_branchcov' onclick="checkdisplay('checkbox_module_branchcov', 'module_branchcov');
openFileContent('button_module_branchcov');">
<span class='moduleBranchCovCheckmark'> </span> </label>
 &nbsp; Branch &nbsp;
<br clear=all>
<label class = 'moduleCondCovContainer'>
<input type='checkbox' id='checkbox_module_condcov' onclick="checkdisplay('checkbox_module_condcov', 'module_condcov');
openFileContent('button_module_condcov');">
<span class='moduleCondCovCheckmark'> </span> </label>
 &nbsp; Condition &nbsp;
<br clear=all>
<label class = 'moduleToggleCovContainer'>
<input type='checkbox' id='checkbox_module_togglecov' onclick="checkdisplay('checkbox_module_togglecov', 'module_togglecov');
openFileContent('button_module_togglecov');">
<span class='moduleToggleCovCheckmark'> </span> </label>
 &nbsp; Toggle &nbsp;
<br clear=all>
</td>
</tr>
</table>
</font>
<br clear=all>
<hr align='left' width='500'>
<br clear=all>
</div>

<div class='instancesSummary'>
<font size='2' face='verdana' padding-left:2px ><b> Summary of Instance[s] of module - ahb_apb_bridge </b></font>
<br clear=all>
<br clear=all>
<font face='arial' color=black style='font-size: 12px'>
<table class='instancesSummaryTable'>
<tr>
<td class='instancesSummaryTable' bgcolor='#DEE9EE' width='90px'> Instance Name</td>
<td class='instancesSummaryTable' bgcolor='#DEE9EE' width='60px'> Statement Score</td>
<td class='instancesSummaryTable' bgcolor='#DEE9EE' width='50px'> Branch Score</td>
<td class='instancesSummaryTable' bgcolor='#DEE9EE' width='60px'> Condition Score</td>
<td class='instancesSummaryTable' bgcolor='#DEE9EE' width='66px'> Instance declaration in File ID</td>
<td class='instancesSummaryTable' bgcolor='#DEE9EE' width='100px' align='centre'> Show Coverage </td>
</tr>
<tr>
<td class='instancesSummaryTable'>
tb_ahb_apb_bridge.dut </td>
<td class='instancesSummaryTable'>100</td>
<td class='instancesSummaryTable'>100</td>
<td class='instancesSummaryTable'>66.6667</td>
<td class='instancesSummaryTable'>3</td>
<td class='instancesSummaryTable' align='left'> 
<label class = 'instanceLineCovContainer'>
 <input type='checkbox' id='checkbox_instance1_linecov' onclick="checkdisplay('checkbox_instance1_linecov', 'instance1_linecov');
openFileContent('button_instance1_linecov');">
<span class='instanceLineCovCheckmark'> </span> </label>
 Statement 
<br clear=all>
<label class = 'instanceBranchCovContainer'>
<input type='checkbox' id='checkbox_instance1_branchcov' onclick="checkdisplay('checkbox_instance1_branchcov', 'instance1_branchcov');
openFileContent('button_instance1_branchcov');">
<span class='instanceBranchCovCheckmark'> </span> </label>
 Branch 
<br clear=all>
<label class = 'instanceCondCovContainer'>
<input type='checkbox' id='checkbox_instance1_condcov' onclick="checkdisplay('checkbox_instance1_condcov', 'instance1_condcov');
openFileContent('button_instance1_condcov');">
<span class='instanceCondCovCheckmark'> </span> </label>
 Condition 
<br clear=all>
</td>
</tr>
<tr>
<td class='instancesSummaryTable'>
tb_ahb_apb_bridge.dut_mcopy1 </td>
<td class='instancesSummaryTable'>0</td>
<td class='instancesSummaryTable'>0</td>
<td class='instancesSummaryTable'>0</td>
<td class='instancesSummaryTable'>3</td>
<td class='instancesSummaryTable' align='left'> 
<label class = 'instanceLineCovContainer'>
 <input type='checkbox' id='checkbox_instance2_linecov' onclick="checkdisplay('checkbox_instance2_linecov', 'instance2_linecov');
openFileContent('button_instance2_linecov');">
<span class='instanceLineCovCheckmark'> </span> </label>
 Statement 
<br clear=all>
<label class = 'instanceBranchCovContainer'>
<input type='checkbox' id='checkbox_instance2_branchcov' onclick="checkdisplay('checkbox_instance2_branchcov', 'instance2_branchcov');
openFileContent('button_instance2_branchcov');">
<span class='instanceBranchCovCheckmark'> </span> </label>
 Branch 
<br clear=all>
<label class = 'instanceCondCovContainer'>
<input type='checkbox' id='checkbox_instance2_condcov' onclick="checkdisplay('checkbox_instance2_condcov', 'instance2_condcov');
openFileContent('button_instance2_condcov');">
<span class='instanceCondCovCheckmark'> </span> </label>
 Condition 
<br clear=all>
</td>
</tr>
<tr>
<td class='instancesSummaryTable'>
tb_ahb_apb_bridge.dut_mcopy2 </td>
<td class='instancesSummaryTable'>0</td>
<td class='instancesSummaryTable'>0</td>
<td class='instancesSummaryTable'>0</td>
<td class='instancesSummaryTable'>3</td>
<td class='instancesSummaryTable' align='left'> 
<label class = 'instanceLineCovContainer'>
 <input type='checkbox' id='checkbox_instance3_linecov' onclick="checkdisplay('checkbox_instance3_linecov', 'instance3_linecov');
openFileContent('button_instance3_linecov');">
<span class='instanceLineCovCheckmark'> </span> </label>
 Statement 
<br clear=all>
<label class = 'instanceBranchCovContainer'>
<input type='checkbox' id='checkbox_instance3_branchcov' onclick="checkdisplay('checkbox_instance3_branchcov', 'instance3_branchcov');
openFileContent('button_instance3_branchcov');">
<span class='instanceBranchCovCheckmark'> </span> </label>
 Branch 
<br clear=all>
<label class = 'instanceCondCovContainer'>
<input type='checkbox' id='checkbox_instance3_condcov' onclick="checkdisplay('checkbox_instance3_condcov', 'instance3_condcov');
openFileContent('button_instance3_condcov');">
<span class='instanceCondCovCheckmark'> </span> </label>
 Condition 
<br clear=all>
</td>
</tr>
</table>
</font>
</div>
</div>

<div class=rightPane>
<div style='display:none' id='module_linecov'>
<button class='modFileCollapsible' id='button_module_linecov'> <font size='4' color=#009933> &#9776; </font>
 Statement Coverage of Module : ahb_apb_bridge </button> 
<div class='modFileContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
 Statement Coverage Summary for Module : ahb_apb_bridge
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Lines </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Statements </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Statements </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Statements </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Statement Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>18</td>
<td class='fileScoreTable'>18</td>
<td class='fileScoreTable' bgcolor='#98FF98'>18</td>
<td class='fileScoreTable' bgcolor='#98FF98'> 0 </td>
<td class='fileScoreTable' bgcolor='#98FF98'>100</td>
</tr>
</table>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Module Name : ahb_apb_bridge
</font>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Module definition in File : 1  /home/ptracton/src/Gemini_IP/IP/common/bus_matrix/rtl/verilog/ahb_apb_bridge.sv</font>
<br clear=all>
<br clear=all>
<div class='lineCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#ccffff; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;' width=''> LineContent </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='140px'> Execution Count </th>
<th class='lineTable' style='background-color:#FFE6E6; line-height:1;' width='140px'> Num Of Statements </th>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>14</td>
<td class='lineTable'> <pre class='codegrey'>//   APB Master Interface (PADDR, PSEL, PENABLE, PWRITE, etc.)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>15</td>
<td class='lineTable'> <pre class='codegrey'>// ------------------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>16</td>
<td class='lineTable'> <pre class='codegrey'>module ahb_apb_bridge #(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>17</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int ADDR_WIDTH = 32,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>18</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int DATA_WIDTH = 32</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>19</td>
<td class='lineTable'> <pre class='codegrey'>)(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>20</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  HCLK,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>21</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  HRESETn,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>22</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>23</td>
<td class='lineTable'> <pre class='codegrey'>    // AHB Slave Interface</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>24</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  HSEL,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>25</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [ADDR_WIDTH-1:0] HADDR,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>26</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [1:0]            HTRANS,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>27</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  HWRITE,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>28</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [2:0]            HSIZE,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>29</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [2:0]            HBURST,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>30</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [3:0]            HPROT,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>31</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [DATA_WIDTH-1:0] HWDATA,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>32</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  HREADY,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>33</td>
<td class='lineTable'> <pre class='codegrey'>    output logic                  HREADYOUT,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>34</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [1:0]            HRESP,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>35</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [DATA_WIDTH-1:0] HRDATA,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>36</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>37</td>
<td class='lineTable'> <pre class='codegrey'>    // APB Master Interface</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>38</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [ADDR_WIDTH-1:0] PADDR,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>39</td>
<td class='lineTable'> <pre class='codegrey'>    output logic                  PENABLE,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>40</td>
<td class='lineTable'> <pre class='codegrey'>    output logic                  PWRITE,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>41</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [DATA_WIDTH-1:0] PWDATA,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>42</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [3:0]            PSTRB, // Optional</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>43</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [2:0]            PPROT,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>44</td>
<td class='lineTable'> <pre class='codegrey'>    output logic                  PSEL,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>45</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [DATA_WIDTH-1:0] PRDATA,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>46</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  PREADY,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>47</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  PSLVERR</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>48</td>
<td class='lineTable'> <pre class='codegrey'>);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>49</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>50</td>
<td class='lineTable'> <pre class='codegrey'>    // Finite State Machine</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>51</td>
<td class='lineTable'> <pre class='codegrey'>    typedef enum logic [1:0] {</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>52</td>
<td class='lineTable'> <pre class='codegrey'>        IDLE,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>53</td>
<td class='lineTable'> <pre class='codegrey'>        SETUP,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>54</td>
<td class='lineTable'> <pre class='codegrey'>        ACCESS</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>55</td>
<td class='lineTable'> <pre class='codegrey'>    } state_t;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>56</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>57</td>
<td class='lineTable'> <pre class='codegrey'>    state_t state, next_state;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>58</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>59</td>
<td class='lineTable'> <pre class='codegrey'>    // Internal Registers for address phase capture</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>60</td>
<td class='lineTable'> <pre class='codegrey'>    logic [ADDR_WIDTH-1:0] addr_reg;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>61</td>
<td class='lineTable'> <pre class='codegrey'>    logic                  write_reg;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>62</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>63</td>
<td class='lineTable'> <pre class='codegrey'>    // State Sequential Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>64</td>
<td class='lineTable'> <pre class='codegrey'>    always_ff @(posedge HCLK or negedge HRESETn) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>65</td>
<td class='lineTable'> <pre class='codegreen'>        if (!HRESETn) begin</pre> </td>
<td class='lineTable'>4880</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>66</td>
<td class='lineTable'> <pre class='codegreen'>            state &lt= IDLE;</pre> </td>
<td class='lineTable'>3</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>67</td>
<td class='lineTable'> <pre class='codegreen'>            addr_reg &lt= '0;</pre> </td>
<td class='lineTable'>3</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>68</td>
<td class='lineTable'> <pre class='codegreen'>            write_reg &lt= '0;</pre> </td>
<td class='lineTable'>3</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>69</td>
<td class='lineTable'> <pre class='codegrey'>        end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>70</td>
<td class='lineTable'> <pre class='codegreen'>            state &lt= next_state;</pre> </td>
<td class='lineTable'>4877</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>71</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>72</td>
<td class='lineTable'> <pre class='codegrey'>            // Capture Address Phase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codegreen'>            if (HSEL && HREADY && HTRANS[1] && state == IDLE) begin</pre> </td>
<td class='lineTable'>4877</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>74</td>
<td class='lineTable'> <pre class='codegreen'>                addr_reg &lt= HADDR;</pre> </td>
<td class='lineTable'>1</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>75</td>
<td class='lineTable'> <pre class='codegreen'>                write_reg &lt= HWRITE;</pre> </td>
<td class='lineTable'>1</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>76</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>77</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>78</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>79</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>80</td>
<td class='lineTable'> <pre class='codegrey'>    // Next State Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>81</td>
<td class='lineTable'> <pre class='codegrey'>    always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>82</td>
<td class='lineTable'> <pre class='codegreen'>        next_state = state;</pre> </td>
<td class='lineTable'>3458</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>83</td>
<td class='lineTable'> <pre class='codegreen'>        case (state)</pre> </td>
<td class='lineTable'>3458</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>84</td>
<td class='lineTable'> <pre class='codegrey'>            IDLE: begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>85</td>
<td class='lineTable'> <pre class='codegreen'>                if (HSEL && HREADY && HTRANS[1]) begin // NONSEQ or SEQ</pre> </td>
<td class='lineTable'>4</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>86</td>
<td class='lineTable'> <pre class='codegreen'>                    next_state = SETUP;</pre> </td>
<td class='lineTable'>1</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>87</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>88</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>89</td>
<td class='lineTable'> <pre class='codegrey'>            SETUP: begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>90</td>
<td class='lineTable'> <pre class='codegreen'>                next_state = ACCESS;</pre> </td>
<td class='lineTable'>1001</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>91</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>92</td>
<td class='lineTable'> <pre class='codegrey'>            ACCESS: begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>93</td>
<td class='lineTable'> <pre class='codegreen'>                if (PREADY) begin</pre> </td>
<td class='lineTable'>2452</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>94</td>
<td class='lineTable'> <pre class='codegreen'>                    if (HSEL && HTRANS[1]) begin</pre> </td>
<td class='lineTable'>1726</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>95</td>
<td class='lineTable'> <pre class='codegreen'>                        next_state = SETUP; // Back-to-back transfer</pre> </td>
<td class='lineTable'>1724</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>96</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>97</td>
<td class='lineTable'> <pre class='codegreen'>                        next_state = IDLE;</pre> </td>
<td class='lineTable'>2</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>98</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>99</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>100</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>101</td>
<td class='lineTable'> <pre class='codegreen'>            default: next_state = IDLE;</pre> </td>
<td class='lineTable'>1</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>102</td>
<td class='lineTable'> <pre class='codegrey'>        endcase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>103</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>104</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>105</td>
<td class='lineTable'> <pre class='codegrey'>    // Output Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>106</td>
<td class='lineTable'> <pre class='codegrey'>    assign PSEL    = (state == SETUP) || (state == ACCESS);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>107</td>
<td class='lineTable'> <pre class='codegrey'>    assign PENABLE = (state == ACCESS);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>108</td>
<td class='lineTable'> <pre class='codegrey'>    assign PADDR   = addr_reg;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>109</td>
<td class='lineTable'> <pre class='codegrey'>    assign PWRITE  = write_reg;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>110</td>
<td class='lineTable'> <pre class='codegrey'>    assign PWDATA  = HWDATA; // Valid during data phase (SETUP/ACCESS)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>111</td>
<td class='lineTable'> <pre class='codegrey'>    assign PPROT   = 3'b001; // Normal, Secure, Data (Simplified)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>112</td>
<td class='lineTable'> <pre class='codegrey'>    assign PSTRB   = 4'b1111; // Assuming full word</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>113</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>114</td>
<td class='lineTable'> <pre class='codegrey'>    // AHB Outputs</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>115</td>
<td class='lineTable'> <pre class='codegrey'>    // HREADYOUT is low during ACCESS until PREADY is high</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>116</td>
<td class='lineTable'> <pre class='codegrey'>    assign HREADYOUT = (state == ACCESS) ? PREADY : 1'b1; // Idle and Setup are 0-wait</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>117</td>
<td class='lineTable'> <pre class='codegrey'>    assign HRDATA    = PRDATA;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>118</td>
<td class='lineTable'> <pre class='codegrey'>    assign HRESP     = (state == ACCESS) && PSLVERR ? 2'b01 : 2'b00; // ERROR or OKAY</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>119</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>120</td>
<td class='lineTable'> <pre class='codegrey'>endmodule</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>

<div style='display:none' id='module_branchcov'>
<button class='modBranchCollapsible' id='button_module_branchcov'> <font size='4' color=#003399> &#8380; </font>
 Branch Coverage of Module : ahb_apb_bridge </button> 
<div class='modBranchContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
Branch Coverage Summary for Module : ahb_apb_bridge
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Branch Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>14</td>
<td class='fileScoreTable'>14</td>
<td class='fileScoreTable'>0</td>
<td class='fileScoreTable' bgcolor='#98FF98'>100</td>
</tr>
</table>
<br clear=all>
<div class='branchCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> Branch </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Desicion Evaluated  </th>
<th class='lineTable' style='background-color:#FFE6E6; line-height:1;' width='140px'> TRUE/FALSE Branch Execution Count[s]  </th>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>1</td>
<td class='lineTable'> <pre class='codegrey'>// ------------------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>2</td>
<td class='lineTable'> <pre class='codegrey'>// File: ahb_apb_bridge.sv</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>3</td>
<td class='lineTable'> <pre class='codegrey'>// Description: AHB-Lite to APB4 Bridge module.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>4</td>
<td class='lineTable'> <pre class='codegrey'>//              Converts high-speed AHB transactions into APB4 transactions.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>5</td>
<td class='lineTable'> <pre class='codegrey'>//              Supports single-wait SETUP and variable-wait ACCESS phases.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>6</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>7</td>
<td class='lineTable'> <pre class='codegrey'>// Parameters:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>8</td>
<td class='lineTable'> <pre class='codegrey'>//   ADDR_WIDTH - Width of the address bus (default: 32)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>9</td>
<td class='lineTable'> <pre class='codegrey'>//   DATA_WIDTH - Width of the data bus (default: 32)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>10</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>11</td>
<td class='lineTable'> <pre class='codegrey'>// Ports:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>12</td>
<td class='lineTable'> <pre class='codegrey'>//   HCLK/HRESETn - Clock and active-low asynchronous reset</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>13</td>
<td class='lineTable'> <pre class='codegrey'>//   AHB Slave Interface (HSEL, HADDR, HTRANS, HWRITE, etc.)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>14</td>
<td class='lineTable'> <pre class='codegrey'>//   APB Master Interface (PADDR, PSEL, PENABLE, PWRITE, etc.)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>15</td>
<td class='lineTable'> <pre class='codegrey'>// ------------------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>16</td>
<td class='lineTable'> <pre class='codegrey'>module ahb_apb_bridge #(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>17</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int ADDR_WIDTH = 32,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>18</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int DATA_WIDTH = 32</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>19</td>
<td class='lineTable'> <pre class='codegrey'>)(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>20</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  HCLK,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>21</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  HRESETn,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>22</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>23</td>
<td class='lineTable'> <pre class='codegrey'>    // AHB Slave Interface</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>24</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  HSEL,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>25</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [ADDR_WIDTH-1:0] HADDR,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>26</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [1:0]            HTRANS,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>27</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  HWRITE,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>28</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [2:0]            HSIZE,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>29</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [2:0]            HBURST,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>30</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [3:0]            HPROT,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>31</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [DATA_WIDTH-1:0] HWDATA,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>32</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  HREADY,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>33</td>
<td class='lineTable'> <pre class='codegrey'>    output logic                  HREADYOUT,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>34</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [1:0]            HRESP,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>35</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [DATA_WIDTH-1:0] HRDATA,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>36</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>37</td>
<td class='lineTable'> <pre class='codegrey'>    // APB Master Interface</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>38</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [ADDR_WIDTH-1:0] PADDR,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>39</td>
<td class='lineTable'> <pre class='codegrey'>    output logic                  PENABLE,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>40</td>
<td class='lineTable'> <pre class='codegrey'>    output logic                  PWRITE,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>41</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [DATA_WIDTH-1:0] PWDATA,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>42</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [3:0]            PSTRB, // Optional</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>43</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [2:0]            PPROT,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>44</td>
<td class='lineTable'> <pre class='codegrey'>    output logic                  PSEL,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>45</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [DATA_WIDTH-1:0] PRDATA,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>46</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  PREADY,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>47</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  PSLVERR</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>48</td>
<td class='lineTable'> <pre class='codegrey'>);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>49</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>50</td>
<td class='lineTable'> <pre class='codegrey'>    // Finite State Machine</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>51</td>
<td class='lineTable'> <pre class='codegrey'>    typedef enum logic [1:0] {</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>52</td>
<td class='lineTable'> <pre class='codegrey'>        IDLE,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>53</td>
<td class='lineTable'> <pre class='codegrey'>        SETUP,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>54</td>
<td class='lineTable'> <pre class='codegrey'>        ACCESS</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>55</td>
<td class='lineTable'> <pre class='codegrey'>    } state_t;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>56</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>57</td>
<td class='lineTable'> <pre class='codegrey'>    state_t state, next_state;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>58</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>59</td>
<td class='lineTable'> <pre class='codegrey'>    // Internal Registers for address phase capture</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>60</td>
<td class='lineTable'> <pre class='codegrey'>    logic [ADDR_WIDTH-1:0] addr_reg;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>61</td>
<td class='lineTable'> <pre class='codegrey'>    logic                  write_reg;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>62</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>63</td>
<td class='lineTable'> <pre class='codegrey'>    // State Sequential Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>64</td>
<td class='lineTable'> <pre class='codegrey'>    always_ff @(posedge HCLK or negedge HRESETn) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>65</td>
<td class='lineTable'> <pre class='codegreen'>        if (!HRESETn) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 1</b></font></td>
<td class='lineTable'>4880</td>
<td class='lineTable'>3T 4877F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>66</td>
<td class='lineTable'> <pre class='codegrey'>            state &lt= IDLE;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>67</td>
<td class='lineTable'> <pre class='codegrey'>            addr_reg &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>68</td>
<td class='lineTable'> <pre class='codegrey'>            write_reg &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>69</td>
<td class='lineTable'> <pre class='codegrey'>        end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>70</td>
<td class='lineTable'> <pre class='codegrey'>            state &lt= next_state;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>71</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>72</td>
<td class='lineTable'> <pre class='codegrey'>            // Capture Address Phase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codegreen'>            if (HSEL && HREADY && HTRANS[1] && state == IDLE) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 2</b></font></td>
<td class='lineTable'>4877</td>
<td class='lineTable'>1T 4876F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 3</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 4876</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>74</td>
<td class='lineTable'> <pre class='codegrey'>                addr_reg &lt= HADDR;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>75</td>
<td class='lineTable'> <pre class='codegrey'>                write_reg &lt= HWRITE;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>76</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>77</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>78</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>79</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>80</td>
<td class='lineTable'> <pre class='codegrey'>    // Next State Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>81</td>
<td class='lineTable'> <pre class='codegrey'>    always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>82</td>
<td class='lineTable'> <pre class='codegrey'>        next_state = state;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>83</td>
<td class='lineTable'> <pre class='codegrey'>        case (state)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>84</td>
<td class='lineTable'> <pre class='codegrey'>            IDLE: begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>85</td>
<td class='lineTable'> <pre class='codegreen'>                if (HSEL && HREADY && HTRANS[1]) begin // NONSEQ or SEQ</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 4</b></font></td>
<td class='lineTable'>4</td>
<td class='lineTable'>1T 3F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 5</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 3</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>86</td>
<td class='lineTable'> <pre class='codegrey'>                    next_state = SETUP;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>87</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>88</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>89</td>
<td class='lineTable'> <pre class='codegreen'>            SETUP: begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 6</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>1001T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>90</td>
<td class='lineTable'> <pre class='codegrey'>                next_state = ACCESS;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>91</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>92</td>
<td class='lineTable'> <pre class='codegrey'>            ACCESS: begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>93</td>
<td class='lineTable'> <pre class='codegrey'>                if (PREADY) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 7</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 726</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>94</td>
<td class='lineTable'> <pre class='codegreen'>                    if (HSEL && HTRANS[1]) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 8</b></font></td>
<td class='lineTable'>1726</td>
<td class='lineTable'>1724T 2F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>95</td>
<td class='lineTable'> <pre class='codegrey'>                        next_state = SETUP; // Back-to-back transfer</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>96</td>
<td class='lineTable'> <pre class='codegreen'>                    end else begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 9</b></font></td>
<td class='lineTable'>2</td>
<td class='lineTable'>2T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>97</td>
<td class='lineTable'> <pre class='codegrey'>                        next_state = IDLE;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>98</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>99</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>100</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>101</td>
<td class='lineTable'> <pre class='codegreen'>            default: next_state = IDLE;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 10</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>1T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>102</td>
<td class='lineTable'> <pre class='codegrey'>        endcase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>103</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>104</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>105</td>
<td class='lineTable'> <pre class='codegrey'>    // Output Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>106</td>
<td class='lineTable'> <pre class='codegrey'>    assign PSEL    = (state == SETUP) || (state == ACCESS);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>107</td>
<td class='lineTable'> <pre class='codegrey'>    assign PENABLE = (state == ACCESS);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>108</td>
<td class='lineTable'> <pre class='codegrey'>    assign PADDR   = addr_reg;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>109</td>
<td class='lineTable'> <pre class='codegrey'>    assign PWRITE  = write_reg;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>110</td>
<td class='lineTable'> <pre class='codegrey'>    assign PWDATA  = HWDATA; // Valid during data phase (SETUP/ACCESS)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>111</td>
<td class='lineTable'> <pre class='codegrey'>    assign PPROT   = 3'b001; // Normal, Secure, Data (Simplified)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>112</td>
<td class='lineTable'> <pre class='codegrey'>    assign PSTRB   = 4'b1111; // Assuming full word</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>113</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>114</td>
<td class='lineTable'> <pre class='codegrey'>    // AHB Outputs</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>115</td>
<td class='lineTable'> <pre class='codegrey'>    // HREADYOUT is low during ACCESS until PREADY is high</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>116</td>
<td class='lineTable'> <pre class='codegreen'>    assign HREADYOUT = (state == ACCESS) ? PREADY : 1'b1; // Idle and Setup are 0-wait</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 11</b></font></td>
<td class='lineTable'>3454</td>
<td class='lineTable'>2452T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codered'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 12</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>1002F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>117</td>
<td class='lineTable'> <pre class='codegrey'>    assign HRDATA    = PRDATA;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>118</td>
<td class='lineTable'> <pre class='codegreen'>    assign HRESP     = (state == ACCESS) && PSLVERR ? 2'b01 : 2'b00; // ERROR or OKAY</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 13</b></font></td>
<td class='lineTable'>2086</td>
<td class='lineTable'>42T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codered'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 14</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>2044F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>119</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>120</td>
<td class='lineTable'> <pre class='codegrey'>endmodule</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
<div style='display:none' id='module_condcov'>
<button class='modCondCollapsible' id='button_module_condcov'> <font size='4' color=#b38f00> &#169; </font>
 Condition Coverage of Module 1 : ahb_apb_bridge</button> 
<div class='modCondContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
Condition Coverage Summary for Module : ahb_apb_bridge
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Condition Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>6</td>
<td class='fileScoreTable'>6</td>
<td class='fileScoreTable'>0</td>
<td class='fileScoreTable' bgcolor='#98FF98'>100</td>
</tr>
</table>
<br clear=all>
<div class='condCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> Condition Result </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Evaluation Count </th>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codegreen'>(state == IDLE)__TRUE</pre> </td>
<td class='lineTable'>1 </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'>(state == IDLE)__FALSE</pre> </td>
<td class='lineTable'>4872 </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>106</td>
<td class='lineTable'> <pre class='codegreen'>(state == SETUP)__TRUE</pre> </td>
<td class='lineTable'>1000 </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'>(state == SETUP)__FALSE</pre> </td>
<td class='lineTable'>3 </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>106</td>
<td class='lineTable'> <pre class='codegreen'>(state == ACCESS)__TRUE</pre> </td>
<td class='lineTable'>1000 </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'>(state == ACCESS)__FALSE</pre> </td>
<td class='lineTable'>1 </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>107</td>
<td class='lineTable'> <pre class='codegreen'>(state == ACCESS)__TRUE</pre> </td>
<td class='lineTable'>1000 </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'>(state == ACCESS)__FALSE</pre> </td>
<td class='lineTable'>3 </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>116</td>
<td class='lineTable'> <pre class='codegreen'>(state == ACCESS)__TRUE</pre> </td>
<td class='lineTable'>2452 </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'>(state == ACCESS)__FALSE</pre> </td>
<td class='lineTable'>1 </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>118</td>
<td class='lineTable'> <pre class='codegreen'>(state == ACCESS)__TRUE</pre> </td>
<td class='lineTable'>1042 </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'>(state == ACCESS)__FALSE</pre> </td>
<td class='lineTable'>4 </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
<div style='display:none' id='module_togglecov'>
<button class='modToggleCollapsible' id='button_module_togglecov'> <font size='4' color=#9999bb> &#8376; </font>
 Toggle Coverage of Module 1 : ahb_apb_bridge</button> 
<div class='modToggleContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
Toggle Coverage Summary for Module : ahb_apb_bridge
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Toggles Variables </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Variables </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Variables </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Score </th>
</tr>
<tr>
<td class='fileScoreTable'>14</td>
<td class='fileScoreTable'>4</td>
<td class='fileScoreTable'>10</td>
<td class='fileScoreTable' bgcolor='#FFD2D2'>28.57</td>
</tr>
</table>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Toggle Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'> <font size='2'> Total Bits </font> </td>
<td class='fileScoreTable'> <font size='2'>288</font> </td>
<td class='fileScoreTable'> <font size='2'>110</font> </td>
<td class='fileScoreTable' bgcolor='#FFFFC2'> <font size='2'>38.19</td>
</tr>
<tr>
<td class='fileScoreTable'> <font size='2'> Bits 0->1 </font> </td>
<td class='fileScoreTable'> <font size='2'>144</font> </td>
<td class='fileScoreTable'> <font size='2'>74 </font> </td>
<td class='fileScoreTable' bgcolor='#FFFFC2'> <font size='2'>51.38</font> </td>
</tr>
<tr>
<td class='fileScoreTable'> <font size='2'> Bits 1->0 </font> </td>
<td class='fileScoreTable'> <font size='2'>144</font> </td>
<td class='fileScoreTable'> <font size='2'>36</font> </td>
<td class='fileScoreTable' bgcolor='#FFD2D2'> <font size='2'>25</font> </td>
</tr>
</table>
<br clear=all>
<div class='toggleCoverageTable'>
<table class='lineTable' id='sortable1'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:1;' width='80px' onclick='sortTable(1,0)'> LineNumber <button class='sortbutton1'> &#8645; </button></th>
<th class='lineTable' style='background-color:#FFDD99; line-height:1;' width='80px' onclick='sortTable(1,1)'> Variable Type <button class='sortbutton1'> &#8645; </button></th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;' onclick='sortTable(1,2)'> Variable <button class='sortbutton1'> &#8645; </button></th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Toggle 0->1 </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Toggle 1->0 </th>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>20</td>
<td class='lineTable'>input wire</td>
<td class='lineTable'> <pre class='codegreen'> All bits of HCLK</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>21</td>
<td class='lineTable'>input wire</td>
<td class='lineTable'> <pre class='codered'>HRESETn</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>33</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codegreen'> All bits of HREADYOUT</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>34</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codegreen'>HRESP [0]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>34</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codered'> All Other bits of HRESP</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>35</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codered'> All bits of HRDATA</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>38</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codered'>PADDR [0]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>38</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codered'>PADDR [2:3]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>38</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codered'>PADDR [5:6]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>38</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codered'>PADDR [11]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>38</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codered'>PADDR [13]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>38</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codered'>PADDR [18:21]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>38</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codered'>PADDR [23:24]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>38</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codered'>PADDR [26:29]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>38</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codered'> All Other bits of PADDR</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>39</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codegreen'> All bits of PENABLE</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>40</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codered'>PWRITE</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>41</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codegreen'> All bits of PWDATA</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>42</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codered'> All bits of PSTRB</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>43</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codered'> All bits of PPROT</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>44</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codered'>PSEL</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>60</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codered'>addr_reg [0]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>60</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'>addr_reg [2:3]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>60</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'>addr_reg [5:6]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>60</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'>addr_reg [11]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>60</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'>addr_reg [13]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>60</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'>addr_reg [18:21]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>60</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'>addr_reg [23:24]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>60</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'>addr_reg [26:29]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>60</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'> All Other bits of addr_reg</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>61</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codered'>write_reg</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
<div style='display:none' id='instance1_linecov'>
<button class='instFileCollapsible' id='button_instance1_linecov'> <font size='4' color=#009933> &#9776; </font>
 Statement Coverage of Instance 1 : tb_ahb_apb_bridge.dut </button> 
<div class='instFileContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
 Statement Coverage Summary for Instance : tb_ahb_apb_bridge.dut
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Lines </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Statements </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Statements</th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Statements</th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Statement Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>18</td>
<td class='fileScoreTable'>18</td>
<td class='fileScoreTable' bgcolor='#98FF98'>18</td>
<td class='fileScoreTable' bgcolor='#98FF98'> 0 </td>
<td class='fileScoreTable' bgcolor='#98FF98'>100</td>
</tr>
</table>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance Name : tb_ahb_apb_bridge.dut
</font>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance declaration in File : 3 &nbsp; /home/ptracton/src/Gemini_IP/IP/common/bus_matrix/verif/uvm/tb/tb_ahb_apb_bridge.sv &nbsp;&nbsp;  at Line Number 62</font>
<br clear=all>
<br clear=all>
<div class='lineCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#ccffff; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;' width=''> LineContent </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='140px'> Execution Count </th>
<th class='lineTable' style='background-color:#FFE6E6; line-height:1;' width='140px'> Num Of Statements </th>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>14</td>
<td class='lineTable'> <pre class='codegrey'>//   APB Master Interface (PADDR, PSEL, PENABLE, PWRITE, etc.)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>15</td>
<td class='lineTable'> <pre class='codegrey'>// ------------------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>16</td>
<td class='lineTable'> <pre class='codegrey'>module ahb_apb_bridge #(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>17</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int ADDR_WIDTH = 32,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>18</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int DATA_WIDTH = 32</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>19</td>
<td class='lineTable'> <pre class='codegrey'>)(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>20</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  HCLK,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>21</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  HRESETn,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>22</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>23</td>
<td class='lineTable'> <pre class='codegrey'>    // AHB Slave Interface</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>24</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  HSEL,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>25</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [ADDR_WIDTH-1:0] HADDR,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>26</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [1:0]            HTRANS,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>27</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  HWRITE,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>28</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [2:0]            HSIZE,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>29</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [2:0]            HBURST,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>30</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [3:0]            HPROT,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>31</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [DATA_WIDTH-1:0] HWDATA,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>32</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  HREADY,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>33</td>
<td class='lineTable'> <pre class='codegrey'>    output logic                  HREADYOUT,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>34</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [1:0]            HRESP,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>35</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [DATA_WIDTH-1:0] HRDATA,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>36</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>37</td>
<td class='lineTable'> <pre class='codegrey'>    // APB Master Interface</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>38</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [ADDR_WIDTH-1:0] PADDR,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>39</td>
<td class='lineTable'> <pre class='codegrey'>    output logic                  PENABLE,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>40</td>
<td class='lineTable'> <pre class='codegrey'>    output logic                  PWRITE,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>41</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [DATA_WIDTH-1:0] PWDATA,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>42</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [3:0]            PSTRB, // Optional</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>43</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [2:0]            PPROT,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>44</td>
<td class='lineTable'> <pre class='codegrey'>    output logic                  PSEL,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>45</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [DATA_WIDTH-1:0] PRDATA,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>46</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  PREADY,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>47</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  PSLVERR</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>48</td>
<td class='lineTable'> <pre class='codegrey'>);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>49</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>50</td>
<td class='lineTable'> <pre class='codegrey'>    // Finite State Machine</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>51</td>
<td class='lineTable'> <pre class='codegrey'>    typedef enum logic [1:0] {</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>52</td>
<td class='lineTable'> <pre class='codegrey'>        IDLE,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>53</td>
<td class='lineTable'> <pre class='codegrey'>        SETUP,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>54</td>
<td class='lineTable'> <pre class='codegrey'>        ACCESS</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>55</td>
<td class='lineTable'> <pre class='codegrey'>    } state_t;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>56</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>57</td>
<td class='lineTable'> <pre class='codegrey'>    state_t state, next_state;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>58</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>59</td>
<td class='lineTable'> <pre class='codegrey'>    // Internal Registers for address phase capture</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>60</td>
<td class='lineTable'> <pre class='codegrey'>    logic [ADDR_WIDTH-1:0] addr_reg;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>61</td>
<td class='lineTable'> <pre class='codegrey'>    logic                  write_reg;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>62</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>63</td>
<td class='lineTable'> <pre class='codegrey'>    // State Sequential Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>64</td>
<td class='lineTable'> <pre class='codegrey'>    always_ff @(posedge HCLK or negedge HRESETn) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>65</td>
<td class='lineTable'> <pre class='codegreen'>        if (!HRESETn) begin</pre> </td>
<td class='lineTable'>4880</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>66</td>
<td class='lineTable'> <pre class='codegreen'>            state &lt= IDLE;</pre> </td>
<td class='lineTable'>3</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>67</td>
<td class='lineTable'> <pre class='codegreen'>            addr_reg &lt= '0;</pre> </td>
<td class='lineTable'>3</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>68</td>
<td class='lineTable'> <pre class='codegreen'>            write_reg &lt= '0;</pre> </td>
<td class='lineTable'>3</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>69</td>
<td class='lineTable'> <pre class='codegrey'>        end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>70</td>
<td class='lineTable'> <pre class='codegreen'>            state &lt= next_state;</pre> </td>
<td class='lineTable'>4877</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>71</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>72</td>
<td class='lineTable'> <pre class='codegrey'>            // Capture Address Phase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codegreen'>            if (HSEL && HREADY && HTRANS[1] && state == IDLE) begin</pre> </td>
<td class='lineTable'>4877</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>74</td>
<td class='lineTable'> <pre class='codegreen'>                addr_reg &lt= HADDR;</pre> </td>
<td class='lineTable'>1</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>75</td>
<td class='lineTable'> <pre class='codegreen'>                write_reg &lt= HWRITE;</pre> </td>
<td class='lineTable'>1</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>76</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>77</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>78</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>79</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>80</td>
<td class='lineTable'> <pre class='codegrey'>    // Next State Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>81</td>
<td class='lineTable'> <pre class='codegrey'>    always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>82</td>
<td class='lineTable'> <pre class='codegreen'>        next_state = state;</pre> </td>
<td class='lineTable'>3458</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>83</td>
<td class='lineTable'> <pre class='codegreen'>        case (state)</pre> </td>
<td class='lineTable'>3458</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>84</td>
<td class='lineTable'> <pre class='codegrey'>            IDLE: begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>85</td>
<td class='lineTable'> <pre class='codegreen'>                if (HSEL && HREADY && HTRANS[1]) begin // NONSEQ or SEQ</pre> </td>
<td class='lineTable'>4</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>86</td>
<td class='lineTable'> <pre class='codegreen'>                    next_state = SETUP;</pre> </td>
<td class='lineTable'>1</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>87</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>88</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>89</td>
<td class='lineTable'> <pre class='codegrey'>            SETUP: begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>90</td>
<td class='lineTable'> <pre class='codegreen'>                next_state = ACCESS;</pre> </td>
<td class='lineTable'>1001</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>91</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>92</td>
<td class='lineTable'> <pre class='codegrey'>            ACCESS: begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>93</td>
<td class='lineTable'> <pre class='codegreen'>                if (PREADY) begin</pre> </td>
<td class='lineTable'>2452</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>94</td>
<td class='lineTable'> <pre class='codegreen'>                    if (HSEL && HTRANS[1]) begin</pre> </td>
<td class='lineTable'>1726</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>95</td>
<td class='lineTable'> <pre class='codegreen'>                        next_state = SETUP; // Back-to-back transfer</pre> </td>
<td class='lineTable'>1724</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>96</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>97</td>
<td class='lineTable'> <pre class='codegreen'>                        next_state = IDLE;</pre> </td>
<td class='lineTable'>2</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>98</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>99</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>100</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>101</td>
<td class='lineTable'> <pre class='codegreen'>            default: next_state = IDLE;</pre> </td>
<td class='lineTable'>1</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>102</td>
<td class='lineTable'> <pre class='codegrey'>        endcase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>103</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>104</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>105</td>
<td class='lineTable'> <pre class='codegrey'>    // Output Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>106</td>
<td class='lineTable'> <pre class='codegrey'>    assign PSEL    = (state == SETUP) || (state == ACCESS);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>107</td>
<td class='lineTable'> <pre class='codegrey'>    assign PENABLE = (state == ACCESS);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>108</td>
<td class='lineTable'> <pre class='codegrey'>    assign PADDR   = addr_reg;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>109</td>
<td class='lineTable'> <pre class='codegrey'>    assign PWRITE  = write_reg;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>110</td>
<td class='lineTable'> <pre class='codegrey'>    assign PWDATA  = HWDATA; // Valid during data phase (SETUP/ACCESS)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>111</td>
<td class='lineTable'> <pre class='codegrey'>    assign PPROT   = 3'b001; // Normal, Secure, Data (Simplified)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>112</td>
<td class='lineTable'> <pre class='codegrey'>    assign PSTRB   = 4'b1111; // Assuming full word</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>113</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>114</td>
<td class='lineTable'> <pre class='codegrey'>    // AHB Outputs</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>115</td>
<td class='lineTable'> <pre class='codegrey'>    // HREADYOUT is low during ACCESS until PREADY is high</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>116</td>
<td class='lineTable'> <pre class='codegrey'>    assign HREADYOUT = (state == ACCESS) ? PREADY : 1'b1; // Idle and Setup are 0-wait</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>117</td>
<td class='lineTable'> <pre class='codegrey'>    assign HRDATA    = PRDATA;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>118</td>
<td class='lineTable'> <pre class='codegrey'>    assign HRESP     = (state == ACCESS) && PSLVERR ? 2'b01 : 2'b00; // ERROR or OKAY</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>119</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>120</td>
<td class='lineTable'> <pre class='codegrey'>endmodule</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>

<div style='display:none' id='instance2_linecov'>
<button class='instFileCollapsible' id='button_instance2_linecov'> <font size='4' color=#009933> &#9776; </font>
 Statement Coverage of Instance 2 : tb_ahb_apb_bridge.dut_mcopy1 </button> 
<div class='instFileContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
 Statement Coverage Summary for Instance : tb_ahb_apb_bridge.dut_mcopy1
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Lines </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Statements </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Statements</th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Statements</th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Statement Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>18</td>
<td class='fileScoreTable'>18</td>
<td class='fileScoreTable' bgcolor='#FF0000'> 0 </td>
<td class='fileScoreTable' bgcolor='#FFD2D2'>18</td>
<td class='fileScoreTable' bgcolor='#FF0000'>0</td>
</tr>
</table>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance Name : tb_ahb_apb_bridge.dut_mcopy1
</font>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance declaration in File : 3 &nbsp; /home/ptracton/src/Gemini_IP/IP/common/bus_matrix/verif/uvm/tb/tb_ahb_apb_bridge.sv &nbsp;&nbsp;  at Line Number 62</font>
<br clear=all>
<br clear=all>
<div class='lineCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#ccffff; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;' width=''> LineContent </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='140px'> Execution Count </th>
<th class='lineTable' style='background-color:#FFE6E6; line-height:1;' width='140px'> Num Of Statements </th>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>14</td>
<td class='lineTable'> <pre class='codegrey'>//   APB Master Interface (PADDR, PSEL, PENABLE, PWRITE, etc.)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>15</td>
<td class='lineTable'> <pre class='codegrey'>// ------------------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>16</td>
<td class='lineTable'> <pre class='codegrey'>module ahb_apb_bridge #(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>17</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int ADDR_WIDTH = 32,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>18</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int DATA_WIDTH = 32</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>19</td>
<td class='lineTable'> <pre class='codegrey'>)(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>20</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  HCLK,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>21</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  HRESETn,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>22</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>23</td>
<td class='lineTable'> <pre class='codegrey'>    // AHB Slave Interface</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>24</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  HSEL,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>25</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [ADDR_WIDTH-1:0] HADDR,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>26</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [1:0]            HTRANS,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>27</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  HWRITE,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>28</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [2:0]            HSIZE,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>29</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [2:0]            HBURST,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>30</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [3:0]            HPROT,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>31</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [DATA_WIDTH-1:0] HWDATA,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>32</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  HREADY,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>33</td>
<td class='lineTable'> <pre class='codegrey'>    output logic                  HREADYOUT,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>34</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [1:0]            HRESP,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>35</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [DATA_WIDTH-1:0] HRDATA,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>36</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>37</td>
<td class='lineTable'> <pre class='codegrey'>    // APB Master Interface</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>38</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [ADDR_WIDTH-1:0] PADDR,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>39</td>
<td class='lineTable'> <pre class='codegrey'>    output logic                  PENABLE,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>40</td>
<td class='lineTable'> <pre class='codegrey'>    output logic                  PWRITE,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>41</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [DATA_WIDTH-1:0] PWDATA,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>42</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [3:0]            PSTRB, // Optional</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>43</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [2:0]            PPROT,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>44</td>
<td class='lineTable'> <pre class='codegrey'>    output logic                  PSEL,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>45</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [DATA_WIDTH-1:0] PRDATA,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>46</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  PREADY,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>47</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  PSLVERR</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>48</td>
<td class='lineTable'> <pre class='codegrey'>);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>49</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>50</td>
<td class='lineTable'> <pre class='codegrey'>    // Finite State Machine</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>51</td>
<td class='lineTable'> <pre class='codegrey'>    typedef enum logic [1:0] {</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>52</td>
<td class='lineTable'> <pre class='codegrey'>        IDLE,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>53</td>
<td class='lineTable'> <pre class='codegrey'>        SETUP,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>54</td>
<td class='lineTable'> <pre class='codegrey'>        ACCESS</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>55</td>
<td class='lineTable'> <pre class='codegrey'>    } state_t;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>56</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>57</td>
<td class='lineTable'> <pre class='codegrey'>    state_t state, next_state;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>58</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>59</td>
<td class='lineTable'> <pre class='codegrey'>    // Internal Registers for address phase capture</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>60</td>
<td class='lineTable'> <pre class='codegrey'>    logic [ADDR_WIDTH-1:0] addr_reg;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>61</td>
<td class='lineTable'> <pre class='codegrey'>    logic                  write_reg;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>62</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>63</td>
<td class='lineTable'> <pre class='codegrey'>    // State Sequential Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>64</td>
<td class='lineTable'> <pre class='codegrey'>    always_ff @(posedge HCLK or negedge HRESETn) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>65</td>
<td class='lineTable'> <pre class='codered'>        if (!HRESETn) begin</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>66</td>
<td class='lineTable'> <pre class='codered'>            state &lt= IDLE;</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>67</td>
<td class='lineTable'> <pre class='codered'>            addr_reg &lt= '0;</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>68</td>
<td class='lineTable'> <pre class='codered'>            write_reg &lt= '0;</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>69</td>
<td class='lineTable'> <pre class='codegrey'>        end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>70</td>
<td class='lineTable'> <pre class='codered'>            state &lt= next_state;</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>71</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>72</td>
<td class='lineTable'> <pre class='codegrey'>            // Capture Address Phase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codered'>            if (HSEL && HREADY && HTRANS[1] && state == IDLE) begin</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>74</td>
<td class='lineTable'> <pre class='codered'>                addr_reg &lt= HADDR;</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>75</td>
<td class='lineTable'> <pre class='codered'>                write_reg &lt= HWRITE;</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>76</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>77</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>78</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>79</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>80</td>
<td class='lineTable'> <pre class='codegrey'>    // Next State Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>81</td>
<td class='lineTable'> <pre class='codegrey'>    always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>82</td>
<td class='lineTable'> <pre class='codered'>        next_state = state;</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>83</td>
<td class='lineTable'> <pre class='codered'>        case (state)</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>84</td>
<td class='lineTable'> <pre class='codegrey'>            IDLE: begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>85</td>
<td class='lineTable'> <pre class='codered'>                if (HSEL && HREADY && HTRANS[1]) begin // NONSEQ or SEQ</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>86</td>
<td class='lineTable'> <pre class='codered'>                    next_state = SETUP;</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>87</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>88</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>89</td>
<td class='lineTable'> <pre class='codegrey'>            SETUP: begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>90</td>
<td class='lineTable'> <pre class='codered'>                next_state = ACCESS;</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>91</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>92</td>
<td class='lineTable'> <pre class='codegrey'>            ACCESS: begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>93</td>
<td class='lineTable'> <pre class='codered'>                if (PREADY) begin</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>94</td>
<td class='lineTable'> <pre class='codered'>                    if (HSEL && HTRANS[1]) begin</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>95</td>
<td class='lineTable'> <pre class='codered'>                        next_state = SETUP; // Back-to-back transfer</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>96</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>97</td>
<td class='lineTable'> <pre class='codered'>                        next_state = IDLE;</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>98</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>99</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>100</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>101</td>
<td class='lineTable'> <pre class='codered'>            default: next_state = IDLE;</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>102</td>
<td class='lineTable'> <pre class='codegrey'>        endcase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>103</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>104</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>105</td>
<td class='lineTable'> <pre class='codegrey'>    // Output Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>106</td>
<td class='lineTable'> <pre class='codegrey'>    assign PSEL    = (state == SETUP) || (state == ACCESS);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>107</td>
<td class='lineTable'> <pre class='codegrey'>    assign PENABLE = (state == ACCESS);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>108</td>
<td class='lineTable'> <pre class='codegrey'>    assign PADDR   = addr_reg;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>109</td>
<td class='lineTable'> <pre class='codegrey'>    assign PWRITE  = write_reg;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>110</td>
<td class='lineTable'> <pre class='codegrey'>    assign PWDATA  = HWDATA; // Valid during data phase (SETUP/ACCESS)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>111</td>
<td class='lineTable'> <pre class='codegrey'>    assign PPROT   = 3'b001; // Normal, Secure, Data (Simplified)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>112</td>
<td class='lineTable'> <pre class='codegrey'>    assign PSTRB   = 4'b1111; // Assuming full word</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>113</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>114</td>
<td class='lineTable'> <pre class='codegrey'>    // AHB Outputs</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>115</td>
<td class='lineTable'> <pre class='codegrey'>    // HREADYOUT is low during ACCESS until PREADY is high</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>116</td>
<td class='lineTable'> <pre class='codegrey'>    assign HREADYOUT = (state == ACCESS) ? PREADY : 1'b1; // Idle and Setup are 0-wait</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>117</td>
<td class='lineTable'> <pre class='codegrey'>    assign HRDATA    = PRDATA;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>118</td>
<td class='lineTable'> <pre class='codegrey'>    assign HRESP     = (state == ACCESS) && PSLVERR ? 2'b01 : 2'b00; // ERROR or OKAY</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>119</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>120</td>
<td class='lineTable'> <pre class='codegrey'>endmodule</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>

<div style='display:none' id='instance3_linecov'>
<button class='instFileCollapsible' id='button_instance3_linecov'> <font size='4' color=#009933> &#9776; </font>
 Statement Coverage of Instance 3 : tb_ahb_apb_bridge.dut_mcopy2 </button> 
<div class='instFileContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
 Statement Coverage Summary for Instance : tb_ahb_apb_bridge.dut_mcopy2
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Lines </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Statements </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Statements</th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Statements</th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Statement Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>18</td>
<td class='fileScoreTable'>18</td>
<td class='fileScoreTable' bgcolor='#FF0000'> 0 </td>
<td class='fileScoreTable' bgcolor='#FFD2D2'>18</td>
<td class='fileScoreTable' bgcolor='#FF0000'>0</td>
</tr>
</table>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance Name : tb_ahb_apb_bridge.dut_mcopy2
</font>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance declaration in File : 3 &nbsp; /home/ptracton/src/Gemini_IP/IP/common/bus_matrix/verif/uvm/tb/tb_ahb_apb_bridge.sv &nbsp;&nbsp;  at Line Number 62</font>
<br clear=all>
<br clear=all>
<div class='lineCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#ccffff; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;' width=''> LineContent </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='140px'> Execution Count </th>
<th class='lineTable' style='background-color:#FFE6E6; line-height:1;' width='140px'> Num Of Statements </th>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>14</td>
<td class='lineTable'> <pre class='codegrey'>//   APB Master Interface (PADDR, PSEL, PENABLE, PWRITE, etc.)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>15</td>
<td class='lineTable'> <pre class='codegrey'>// ------------------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>16</td>
<td class='lineTable'> <pre class='codegrey'>module ahb_apb_bridge #(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>17</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int ADDR_WIDTH = 32,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>18</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int DATA_WIDTH = 32</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>19</td>
<td class='lineTable'> <pre class='codegrey'>)(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>20</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  HCLK,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>21</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  HRESETn,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>22</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>23</td>
<td class='lineTable'> <pre class='codegrey'>    // AHB Slave Interface</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>24</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  HSEL,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>25</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [ADDR_WIDTH-1:0] HADDR,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>26</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [1:0]            HTRANS,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>27</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  HWRITE,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>28</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [2:0]            HSIZE,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>29</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [2:0]            HBURST,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>30</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [3:0]            HPROT,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>31</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [DATA_WIDTH-1:0] HWDATA,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>32</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  HREADY,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>33</td>
<td class='lineTable'> <pre class='codegrey'>    output logic                  HREADYOUT,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>34</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [1:0]            HRESP,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>35</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [DATA_WIDTH-1:0] HRDATA,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>36</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>37</td>
<td class='lineTable'> <pre class='codegrey'>    // APB Master Interface</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>38</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [ADDR_WIDTH-1:0] PADDR,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>39</td>
<td class='lineTable'> <pre class='codegrey'>    output logic                  PENABLE,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>40</td>
<td class='lineTable'> <pre class='codegrey'>    output logic                  PWRITE,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>41</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [DATA_WIDTH-1:0] PWDATA,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>42</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [3:0]            PSTRB, // Optional</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>43</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [2:0]            PPROT,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>44</td>
<td class='lineTable'> <pre class='codegrey'>    output logic                  PSEL,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>45</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [DATA_WIDTH-1:0] PRDATA,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>46</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  PREADY,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>47</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  PSLVERR</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>48</td>
<td class='lineTable'> <pre class='codegrey'>);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>49</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>50</td>
<td class='lineTable'> <pre class='codegrey'>    // Finite State Machine</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>51</td>
<td class='lineTable'> <pre class='codegrey'>    typedef enum logic [1:0] {</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>52</td>
<td class='lineTable'> <pre class='codegrey'>        IDLE,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>53</td>
<td class='lineTable'> <pre class='codegrey'>        SETUP,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>54</td>
<td class='lineTable'> <pre class='codegrey'>        ACCESS</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>55</td>
<td class='lineTable'> <pre class='codegrey'>    } state_t;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>56</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>57</td>
<td class='lineTable'> <pre class='codegrey'>    state_t state, next_state;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>58</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>59</td>
<td class='lineTable'> <pre class='codegrey'>    // Internal Registers for address phase capture</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>60</td>
<td class='lineTable'> <pre class='codegrey'>    logic [ADDR_WIDTH-1:0] addr_reg;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>61</td>
<td class='lineTable'> <pre class='codegrey'>    logic                  write_reg;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>62</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>63</td>
<td class='lineTable'> <pre class='codegrey'>    // State Sequential Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>64</td>
<td class='lineTable'> <pre class='codegrey'>    always_ff @(posedge HCLK or negedge HRESETn) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>65</td>
<td class='lineTable'> <pre class='codered'>        if (!HRESETn) begin</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>66</td>
<td class='lineTable'> <pre class='codered'>            state &lt= IDLE;</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>67</td>
<td class='lineTable'> <pre class='codered'>            addr_reg &lt= '0;</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>68</td>
<td class='lineTable'> <pre class='codered'>            write_reg &lt= '0;</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>69</td>
<td class='lineTable'> <pre class='codegrey'>        end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>70</td>
<td class='lineTable'> <pre class='codered'>            state &lt= next_state;</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>71</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>72</td>
<td class='lineTable'> <pre class='codegrey'>            // Capture Address Phase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codered'>            if (HSEL && HREADY && HTRANS[1] && state == IDLE) begin</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>74</td>
<td class='lineTable'> <pre class='codered'>                addr_reg &lt= HADDR;</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>75</td>
<td class='lineTable'> <pre class='codered'>                write_reg &lt= HWRITE;</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>76</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>77</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>78</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>79</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>80</td>
<td class='lineTable'> <pre class='codegrey'>    // Next State Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>81</td>
<td class='lineTable'> <pre class='codegrey'>    always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>82</td>
<td class='lineTable'> <pre class='codered'>        next_state = state;</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>83</td>
<td class='lineTable'> <pre class='codered'>        case (state)</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>84</td>
<td class='lineTable'> <pre class='codegrey'>            IDLE: begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>85</td>
<td class='lineTable'> <pre class='codered'>                if (HSEL && HREADY && HTRANS[1]) begin // NONSEQ or SEQ</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>86</td>
<td class='lineTable'> <pre class='codered'>                    next_state = SETUP;</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>87</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>88</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>89</td>
<td class='lineTable'> <pre class='codegrey'>            SETUP: begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>90</td>
<td class='lineTable'> <pre class='codered'>                next_state = ACCESS;</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>91</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>92</td>
<td class='lineTable'> <pre class='codegrey'>            ACCESS: begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>93</td>
<td class='lineTable'> <pre class='codered'>                if (PREADY) begin</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>94</td>
<td class='lineTable'> <pre class='codered'>                    if (HSEL && HTRANS[1]) begin</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>95</td>
<td class='lineTable'> <pre class='codered'>                        next_state = SETUP; // Back-to-back transfer</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>96</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>97</td>
<td class='lineTable'> <pre class='codered'>                        next_state = IDLE;</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>98</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>99</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>100</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>101</td>
<td class='lineTable'> <pre class='codered'>            default: next_state = IDLE;</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>102</td>
<td class='lineTable'> <pre class='codegrey'>        endcase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>103</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>104</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>105</td>
<td class='lineTable'> <pre class='codegrey'>    // Output Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>106</td>
<td class='lineTable'> <pre class='codegrey'>    assign PSEL    = (state == SETUP) || (state == ACCESS);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>107</td>
<td class='lineTable'> <pre class='codegrey'>    assign PENABLE = (state == ACCESS);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>108</td>
<td class='lineTable'> <pre class='codegrey'>    assign PADDR   = addr_reg;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>109</td>
<td class='lineTable'> <pre class='codegrey'>    assign PWRITE  = write_reg;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>110</td>
<td class='lineTable'> <pre class='codegrey'>    assign PWDATA  = HWDATA; // Valid during data phase (SETUP/ACCESS)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>111</td>
<td class='lineTable'> <pre class='codegrey'>    assign PPROT   = 3'b001; // Normal, Secure, Data (Simplified)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>112</td>
<td class='lineTable'> <pre class='codegrey'>    assign PSTRB   = 4'b1111; // Assuming full word</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>113</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>114</td>
<td class='lineTable'> <pre class='codegrey'>    // AHB Outputs</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>115</td>
<td class='lineTable'> <pre class='codegrey'>    // HREADYOUT is low during ACCESS until PREADY is high</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>116</td>
<td class='lineTable'> <pre class='codegrey'>    assign HREADYOUT = (state == ACCESS) ? PREADY : 1'b1; // Idle and Setup are 0-wait</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>117</td>
<td class='lineTable'> <pre class='codegrey'>    assign HRDATA    = PRDATA;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>118</td>
<td class='lineTable'> <pre class='codegrey'>    assign HRESP     = (state == ACCESS) && PSLVERR ? 2'b01 : 2'b00; // ERROR or OKAY</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>119</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>120</td>
<td class='lineTable'> <pre class='codegrey'>endmodule</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>

<div style='display:none' id='instance1_branchcov'>
<button class='instBranchCollapsible' id='button_instance1_branchcov'> <font size='4' color=#003399> &#8380; </font>
 Branch Coverage of Instance 1 : tb_ahb_apb_bridge.dut </button> 
<div class='instBranchContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
 Branch Coverage Summary for Instance : tb_ahb_apb_bridge.dut
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Branch Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>14</td>
<td class='fileScoreTable'>14</td>
<td class='fileScoreTable'>0</td>
<td class='fileScoreTable' bgcolor='#98FF98'>100</td>
</tr>
</table>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance Name : tb_ahb_apb_bridge.dut
</font>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance declaration in File : 3 &nbsp; /home/ptracton/src/Gemini_IP/IP/common/bus_matrix/verif/uvm/tb/tb_ahb_apb_bridge.sv &nbsp;&nbsp;  at Line Number 62</font>
<br clear=all>
<br clear=all>
<div class='branchCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> Branch </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Desicion Evaluated  </th>
<th class='lineTable' style='background-color:#FFE6E6; line-height:1;' width='140px'> TRUE/FALSE Branch Execution Count[s]  </th>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>1</td>
<td class='lineTable'> <pre class='codegrey'>// ------------------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>2</td>
<td class='lineTable'> <pre class='codegrey'>// File: ahb_apb_bridge.sv</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>3</td>
<td class='lineTable'> <pre class='codegrey'>// Description: AHB-Lite to APB4 Bridge module.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>4</td>
<td class='lineTable'> <pre class='codegrey'>//              Converts high-speed AHB transactions into APB4 transactions.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>5</td>
<td class='lineTable'> <pre class='codegrey'>//              Supports single-wait SETUP and variable-wait ACCESS phases.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>6</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>7</td>
<td class='lineTable'> <pre class='codegrey'>// Parameters:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>8</td>
<td class='lineTable'> <pre class='codegrey'>//   ADDR_WIDTH - Width of the address bus (default: 32)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>9</td>
<td class='lineTable'> <pre class='codegrey'>//   DATA_WIDTH - Width of the data bus (default: 32)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>10</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>11</td>
<td class='lineTable'> <pre class='codegrey'>// Ports:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>12</td>
<td class='lineTable'> <pre class='codegrey'>//   HCLK/HRESETn - Clock and active-low asynchronous reset</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>13</td>
<td class='lineTable'> <pre class='codegrey'>//   AHB Slave Interface (HSEL, HADDR, HTRANS, HWRITE, etc.)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>14</td>
<td class='lineTable'> <pre class='codegrey'>//   APB Master Interface (PADDR, PSEL, PENABLE, PWRITE, etc.)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>15</td>
<td class='lineTable'> <pre class='codegrey'>// ------------------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>16</td>
<td class='lineTable'> <pre class='codegrey'>module ahb_apb_bridge #(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>17</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int ADDR_WIDTH = 32,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>18</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int DATA_WIDTH = 32</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>19</td>
<td class='lineTable'> <pre class='codegrey'>)(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>20</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  HCLK,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>21</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  HRESETn,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>22</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>23</td>
<td class='lineTable'> <pre class='codegrey'>    // AHB Slave Interface</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>24</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  HSEL,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>25</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [ADDR_WIDTH-1:0] HADDR,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>26</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [1:0]            HTRANS,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>27</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  HWRITE,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>28</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [2:0]            HSIZE,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>29</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [2:0]            HBURST,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>30</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [3:0]            HPROT,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>31</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [DATA_WIDTH-1:0] HWDATA,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>32</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  HREADY,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>33</td>
<td class='lineTable'> <pre class='codegrey'>    output logic                  HREADYOUT,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>34</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [1:0]            HRESP,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>35</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [DATA_WIDTH-1:0] HRDATA,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>36</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>37</td>
<td class='lineTable'> <pre class='codegrey'>    // APB Master Interface</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>38</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [ADDR_WIDTH-1:0] PADDR,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>39</td>
<td class='lineTable'> <pre class='codegrey'>    output logic                  PENABLE,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>40</td>
<td class='lineTable'> <pre class='codegrey'>    output logic                  PWRITE,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>41</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [DATA_WIDTH-1:0] PWDATA,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>42</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [3:0]            PSTRB, // Optional</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>43</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [2:0]            PPROT,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>44</td>
<td class='lineTable'> <pre class='codegrey'>    output logic                  PSEL,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>45</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [DATA_WIDTH-1:0] PRDATA,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>46</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  PREADY,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>47</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  PSLVERR</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>48</td>
<td class='lineTable'> <pre class='codegrey'>);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>49</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>50</td>
<td class='lineTable'> <pre class='codegrey'>    // Finite State Machine</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>51</td>
<td class='lineTable'> <pre class='codegrey'>    typedef enum logic [1:0] {</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>52</td>
<td class='lineTable'> <pre class='codegrey'>        IDLE,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>53</td>
<td class='lineTable'> <pre class='codegrey'>        SETUP,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>54</td>
<td class='lineTable'> <pre class='codegrey'>        ACCESS</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>55</td>
<td class='lineTable'> <pre class='codegrey'>    } state_t;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>56</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>57</td>
<td class='lineTable'> <pre class='codegrey'>    state_t state, next_state;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>58</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>59</td>
<td class='lineTable'> <pre class='codegrey'>    // Internal Registers for address phase capture</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>60</td>
<td class='lineTable'> <pre class='codegrey'>    logic [ADDR_WIDTH-1:0] addr_reg;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>61</td>
<td class='lineTable'> <pre class='codegrey'>    logic                  write_reg;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>62</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>63</td>
<td class='lineTable'> <pre class='codegrey'>    // State Sequential Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>64</td>
<td class='lineTable'> <pre class='codegrey'>    always_ff @(posedge HCLK or negedge HRESETn) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>65</td>
<td class='lineTable'> <pre class='codegreen'>        if (!HRESETn) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 1</b></font></td>
<td class='lineTable'>4880</td>
<td class='lineTable'>3T 4877F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>66</td>
<td class='lineTable'> <pre class='codegrey'>            state &lt= IDLE;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>67</td>
<td class='lineTable'> <pre class='codegrey'>            addr_reg &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>68</td>
<td class='lineTable'> <pre class='codegrey'>            write_reg &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>69</td>
<td class='lineTable'> <pre class='codegrey'>        end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>70</td>
<td class='lineTable'> <pre class='codegrey'>            state &lt= next_state;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>71</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>72</td>
<td class='lineTable'> <pre class='codegrey'>            // Capture Address Phase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codegreen'>            if (HSEL && HREADY && HTRANS[1] && state == IDLE) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 2</b></font></td>
<td class='lineTable'>4877</td>
<td class='lineTable'>1T 4876F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 3</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 4876</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>74</td>
<td class='lineTable'> <pre class='codegrey'>                addr_reg &lt= HADDR;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>75</td>
<td class='lineTable'> <pre class='codegrey'>                write_reg &lt= HWRITE;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>76</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>77</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>78</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>79</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>80</td>
<td class='lineTable'> <pre class='codegrey'>    // Next State Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>81</td>
<td class='lineTable'> <pre class='codegrey'>    always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>82</td>
<td class='lineTable'> <pre class='codegrey'>        next_state = state;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>83</td>
<td class='lineTable'> <pre class='codegrey'>        case (state)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>84</td>
<td class='lineTable'> <pre class='codegrey'>            IDLE: begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>85</td>
<td class='lineTable'> <pre class='codegreen'>                if (HSEL && HREADY && HTRANS[1]) begin // NONSEQ or SEQ</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 4</b></font></td>
<td class='lineTable'>4</td>
<td class='lineTable'>1T 3F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 5</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 3</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>86</td>
<td class='lineTable'> <pre class='codegrey'>                    next_state = SETUP;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>87</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>88</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>89</td>
<td class='lineTable'> <pre class='codegreen'>            SETUP: begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 6</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>1001T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>90</td>
<td class='lineTable'> <pre class='codegrey'>                next_state = ACCESS;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>91</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>92</td>
<td class='lineTable'> <pre class='codegrey'>            ACCESS: begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>93</td>
<td class='lineTable'> <pre class='codegrey'>                if (PREADY) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 7</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 726</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>94</td>
<td class='lineTable'> <pre class='codegreen'>                    if (HSEL && HTRANS[1]) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 8</b></font></td>
<td class='lineTable'>1726</td>
<td class='lineTable'>1724T 2F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>95</td>
<td class='lineTable'> <pre class='codegrey'>                        next_state = SETUP; // Back-to-back transfer</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>96</td>
<td class='lineTable'> <pre class='codegreen'>                    end else begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 9</b></font></td>
<td class='lineTable'>2</td>
<td class='lineTable'>2T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>97</td>
<td class='lineTable'> <pre class='codegrey'>                        next_state = IDLE;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>98</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>99</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>100</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>101</td>
<td class='lineTable'> <pre class='codegreen'>            default: next_state = IDLE;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 10</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>1T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>102</td>
<td class='lineTable'> <pre class='codegrey'>        endcase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>103</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>104</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>105</td>
<td class='lineTable'> <pre class='codegrey'>    // Output Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>106</td>
<td class='lineTable'> <pre class='codegrey'>    assign PSEL    = (state == SETUP) || (state == ACCESS);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>107</td>
<td class='lineTable'> <pre class='codegrey'>    assign PENABLE = (state == ACCESS);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>108</td>
<td class='lineTable'> <pre class='codegrey'>    assign PADDR   = addr_reg;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>109</td>
<td class='lineTable'> <pre class='codegrey'>    assign PWRITE  = write_reg;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>110</td>
<td class='lineTable'> <pre class='codegrey'>    assign PWDATA  = HWDATA; // Valid during data phase (SETUP/ACCESS)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>111</td>
<td class='lineTable'> <pre class='codegrey'>    assign PPROT   = 3'b001; // Normal, Secure, Data (Simplified)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>112</td>
<td class='lineTable'> <pre class='codegrey'>    assign PSTRB   = 4'b1111; // Assuming full word</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>113</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>114</td>
<td class='lineTable'> <pre class='codegrey'>    // AHB Outputs</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>115</td>
<td class='lineTable'> <pre class='codegrey'>    // HREADYOUT is low during ACCESS until PREADY is high</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>116</td>
<td class='lineTable'> <pre class='codegreen'>    assign HREADYOUT = (state == ACCESS) ? PREADY : 1'b1; // Idle and Setup are 0-wait</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 11</b></font></td>
<td class='lineTable'>3454</td>
<td class='lineTable'>2452T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codered'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 12</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>1002F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>117</td>
<td class='lineTable'> <pre class='codegrey'>    assign HRDATA    = PRDATA;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>118</td>
<td class='lineTable'> <pre class='codegreen'>    assign HRESP     = (state == ACCESS) && PSLVERR ? 2'b01 : 2'b00; // ERROR or OKAY</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 13</b></font></td>
<td class='lineTable'>2086</td>
<td class='lineTable'>42T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codered'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 14</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>2044F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>119</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>120</td>
<td class='lineTable'> <pre class='codegrey'>endmodule</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
<div style='display:none' id='instance2_branchcov'>
<button class='instBranchCollapsible' id='button_instance2_branchcov'> <font size='4' color=#003399> &#8380; </font>
 Branch Coverage of Instance 2 : tb_ahb_apb_bridge.dut_mcopy1 </button> 
<div class='instBranchContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
 Branch Coverage Summary for Instance : tb_ahb_apb_bridge.dut_mcopy1
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Branch Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>14</td>
<td class='fileScoreTable'>0</td>
<td class='fileScoreTable'>14</td>
<td class='fileScoreTable' bgcolor='#FF0000'>0</td>
</tr>
</table>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance Name : tb_ahb_apb_bridge.dut_mcopy1
</font>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance declaration in File : 3 &nbsp; /home/ptracton/src/Gemini_IP/IP/common/bus_matrix/verif/uvm/tb/tb_ahb_apb_bridge.sv &nbsp;&nbsp;  at Line Number 62</font>
<br clear=all>
<br clear=all>
<div class='branchCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> Branch </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Desicion Evaluated  </th>
<th class='lineTable' style='background-color:#FFE6E6; line-height:1;' width='140px'> TRUE/FALSE Branch Execution Count[s]  </th>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>1</td>
<td class='lineTable'> <pre class='codegrey'>// ------------------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>2</td>
<td class='lineTable'> <pre class='codegrey'>// File: ahb_apb_bridge.sv</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>3</td>
<td class='lineTable'> <pre class='codegrey'>// Description: AHB-Lite to APB4 Bridge module.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>4</td>
<td class='lineTable'> <pre class='codegrey'>//              Converts high-speed AHB transactions into APB4 transactions.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>5</td>
<td class='lineTable'> <pre class='codegrey'>//              Supports single-wait SETUP and variable-wait ACCESS phases.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>6</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>7</td>
<td class='lineTable'> <pre class='codegrey'>// Parameters:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>8</td>
<td class='lineTable'> <pre class='codegrey'>//   ADDR_WIDTH - Width of the address bus (default: 32)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>9</td>
<td class='lineTable'> <pre class='codegrey'>//   DATA_WIDTH - Width of the data bus (default: 32)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>10</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>11</td>
<td class='lineTable'> <pre class='codegrey'>// Ports:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>12</td>
<td class='lineTable'> <pre class='codegrey'>//   HCLK/HRESETn - Clock and active-low asynchronous reset</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>13</td>
<td class='lineTable'> <pre class='codegrey'>//   AHB Slave Interface (HSEL, HADDR, HTRANS, HWRITE, etc.)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>14</td>
<td class='lineTable'> <pre class='codegrey'>//   APB Master Interface (PADDR, PSEL, PENABLE, PWRITE, etc.)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>15</td>
<td class='lineTable'> <pre class='codegrey'>// ------------------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>16</td>
<td class='lineTable'> <pre class='codegrey'>module ahb_apb_bridge #(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>17</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int ADDR_WIDTH = 32,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>18</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int DATA_WIDTH = 32</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>19</td>
<td class='lineTable'> <pre class='codegrey'>)(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>20</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  HCLK,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>21</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  HRESETn,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>22</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>23</td>
<td class='lineTable'> <pre class='codegrey'>    // AHB Slave Interface</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>24</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  HSEL,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>25</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [ADDR_WIDTH-1:0] HADDR,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>26</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [1:0]            HTRANS,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>27</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  HWRITE,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>28</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [2:0]            HSIZE,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>29</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [2:0]            HBURST,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>30</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [3:0]            HPROT,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>31</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [DATA_WIDTH-1:0] HWDATA,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>32</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  HREADY,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>33</td>
<td class='lineTable'> <pre class='codegrey'>    output logic                  HREADYOUT,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>34</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [1:0]            HRESP,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>35</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [DATA_WIDTH-1:0] HRDATA,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>36</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>37</td>
<td class='lineTable'> <pre class='codegrey'>    // APB Master Interface</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>38</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [ADDR_WIDTH-1:0] PADDR,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>39</td>
<td class='lineTable'> <pre class='codegrey'>    output logic                  PENABLE,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>40</td>
<td class='lineTable'> <pre class='codegrey'>    output logic                  PWRITE,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>41</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [DATA_WIDTH-1:0] PWDATA,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>42</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [3:0]            PSTRB, // Optional</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>43</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [2:0]            PPROT,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>44</td>
<td class='lineTable'> <pre class='codegrey'>    output logic                  PSEL,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>45</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [DATA_WIDTH-1:0] PRDATA,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>46</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  PREADY,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>47</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  PSLVERR</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>48</td>
<td class='lineTable'> <pre class='codegrey'>);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>49</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>50</td>
<td class='lineTable'> <pre class='codegrey'>    // Finite State Machine</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>51</td>
<td class='lineTable'> <pre class='codegrey'>    typedef enum logic [1:0] {</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>52</td>
<td class='lineTable'> <pre class='codegrey'>        IDLE,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>53</td>
<td class='lineTable'> <pre class='codegrey'>        SETUP,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>54</td>
<td class='lineTable'> <pre class='codegrey'>        ACCESS</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>55</td>
<td class='lineTable'> <pre class='codegrey'>    } state_t;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>56</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>57</td>
<td class='lineTable'> <pre class='codegrey'>    state_t state, next_state;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>58</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>59</td>
<td class='lineTable'> <pre class='codegrey'>    // Internal Registers for address phase capture</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>60</td>
<td class='lineTable'> <pre class='codegrey'>    logic [ADDR_WIDTH-1:0] addr_reg;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>61</td>
<td class='lineTable'> <pre class='codegrey'>    logic                  write_reg;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>62</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>63</td>
<td class='lineTable'> <pre class='codegrey'>    // State Sequential Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>64</td>
<td class='lineTable'> <pre class='codegrey'>    always_ff @(posedge HCLK or negedge HRESETn) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>65</td>
<td class='lineTable'> <pre class='codered'>        if (!HRESETn) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 1</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>66</td>
<td class='lineTable'> <pre class='codegrey'>            state &lt= IDLE;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>67</td>
<td class='lineTable'> <pre class='codegrey'>            addr_reg &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>68</td>
<td class='lineTable'> <pre class='codegrey'>            write_reg &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>69</td>
<td class='lineTable'> <pre class='codegrey'>        end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>70</td>
<td class='lineTable'> <pre class='codegrey'>            state &lt= next_state;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>71</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>72</td>
<td class='lineTable'> <pre class='codegrey'>            // Capture Address Phase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codered'>            if (HSEL && HREADY && HTRANS[1] && state == IDLE) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 2</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 3</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>74</td>
<td class='lineTable'> <pre class='codegrey'>                addr_reg &lt= HADDR;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>75</td>
<td class='lineTable'> <pre class='codegrey'>                write_reg &lt= HWRITE;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>76</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>77</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>78</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>79</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>80</td>
<td class='lineTable'> <pre class='codegrey'>    // Next State Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>81</td>
<td class='lineTable'> <pre class='codegrey'>    always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>82</td>
<td class='lineTable'> <pre class='codegrey'>        next_state = state;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>83</td>
<td class='lineTable'> <pre class='codegrey'>        case (state)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>84</td>
<td class='lineTable'> <pre class='codegrey'>            IDLE: begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>85</td>
<td class='lineTable'> <pre class='codered'>                if (HSEL && HREADY && HTRANS[1]) begin // NONSEQ or SEQ</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 4</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 5</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>86</td>
<td class='lineTable'> <pre class='codegrey'>                    next_state = SETUP;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>87</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>88</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>89</td>
<td class='lineTable'> <pre class='codered'>            SETUP: begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 6</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>90</td>
<td class='lineTable'> <pre class='codegrey'>                next_state = ACCESS;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>91</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>92</td>
<td class='lineTable'> <pre class='codegrey'>            ACCESS: begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>93</td>
<td class='lineTable'> <pre class='codegrey'>                if (PREADY) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 7</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>94</td>
<td class='lineTable'> <pre class='codered'>                    if (HSEL && HTRANS[1]) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 8</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>95</td>
<td class='lineTable'> <pre class='codegrey'>                        next_state = SETUP; // Back-to-back transfer</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>96</td>
<td class='lineTable'> <pre class='codered'>                    end else begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 9</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>97</td>
<td class='lineTable'> <pre class='codegrey'>                        next_state = IDLE;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>98</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>99</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>100</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>101</td>
<td class='lineTable'> <pre class='codered'>            default: next_state = IDLE;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 10</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>102</td>
<td class='lineTable'> <pre class='codegrey'>        endcase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>103</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>104</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>105</td>
<td class='lineTable'> <pre class='codegrey'>    // Output Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>106</td>
<td class='lineTable'> <pre class='codegrey'>    assign PSEL    = (state == SETUP) || (state == ACCESS);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>107</td>
<td class='lineTable'> <pre class='codegrey'>    assign PENABLE = (state == ACCESS);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>108</td>
<td class='lineTable'> <pre class='codegrey'>    assign PADDR   = addr_reg;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>109</td>
<td class='lineTable'> <pre class='codegrey'>    assign PWRITE  = write_reg;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>110</td>
<td class='lineTable'> <pre class='codegrey'>    assign PWDATA  = HWDATA; // Valid during data phase (SETUP/ACCESS)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>111</td>
<td class='lineTable'> <pre class='codegrey'>    assign PPROT   = 3'b001; // Normal, Secure, Data (Simplified)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>112</td>
<td class='lineTable'> <pre class='codegrey'>    assign PSTRB   = 4'b1111; // Assuming full word</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>113</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>114</td>
<td class='lineTable'> <pre class='codegrey'>    // AHB Outputs</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>115</td>
<td class='lineTable'> <pre class='codegrey'>    // HREADYOUT is low during ACCESS until PREADY is high</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>116</td>
<td class='lineTable'> <pre class='codered'>    assign HREADYOUT = (state == ACCESS) ? PREADY : 1'b1; // Idle and Setup are 0-wait</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 11</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codered'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 12</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>117</td>
<td class='lineTable'> <pre class='codegrey'>    assign HRDATA    = PRDATA;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>118</td>
<td class='lineTable'> <pre class='codered'>    assign HRESP     = (state == ACCESS) && PSLVERR ? 2'b01 : 2'b00; // ERROR or OKAY</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 13</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codered'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 14</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>119</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>120</td>
<td class='lineTable'> <pre class='codegrey'>endmodule</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
<div style='display:none' id='instance3_branchcov'>
<button class='instBranchCollapsible' id='button_instance3_branchcov'> <font size='4' color=#003399> &#8380; </font>
 Branch Coverage of Instance 3 : tb_ahb_apb_bridge.dut_mcopy2 </button> 
<div class='instBranchContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
 Branch Coverage Summary for Instance : tb_ahb_apb_bridge.dut_mcopy2
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Branch Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>14</td>
<td class='fileScoreTable'>0</td>
<td class='fileScoreTable'>14</td>
<td class='fileScoreTable' bgcolor='#FF0000'>0</td>
</tr>
</table>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance Name : tb_ahb_apb_bridge.dut_mcopy2
</font>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance declaration in File : 3 &nbsp; /home/ptracton/src/Gemini_IP/IP/common/bus_matrix/verif/uvm/tb/tb_ahb_apb_bridge.sv &nbsp;&nbsp;  at Line Number 62</font>
<br clear=all>
<br clear=all>
<div class='branchCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> Branch </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Desicion Evaluated  </th>
<th class='lineTable' style='background-color:#FFE6E6; line-height:1;' width='140px'> TRUE/FALSE Branch Execution Count[s]  </th>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>1</td>
<td class='lineTable'> <pre class='codegrey'>// ------------------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>2</td>
<td class='lineTable'> <pre class='codegrey'>// File: ahb_apb_bridge.sv</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>3</td>
<td class='lineTable'> <pre class='codegrey'>// Description: AHB-Lite to APB4 Bridge module.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>4</td>
<td class='lineTable'> <pre class='codegrey'>//              Converts high-speed AHB transactions into APB4 transactions.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>5</td>
<td class='lineTable'> <pre class='codegrey'>//              Supports single-wait SETUP and variable-wait ACCESS phases.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>6</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>7</td>
<td class='lineTable'> <pre class='codegrey'>// Parameters:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>8</td>
<td class='lineTable'> <pre class='codegrey'>//   ADDR_WIDTH - Width of the address bus (default: 32)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>9</td>
<td class='lineTable'> <pre class='codegrey'>//   DATA_WIDTH - Width of the data bus (default: 32)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>10</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>11</td>
<td class='lineTable'> <pre class='codegrey'>// Ports:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>12</td>
<td class='lineTable'> <pre class='codegrey'>//   HCLK/HRESETn - Clock and active-low asynchronous reset</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>13</td>
<td class='lineTable'> <pre class='codegrey'>//   AHB Slave Interface (HSEL, HADDR, HTRANS, HWRITE, etc.)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>14</td>
<td class='lineTable'> <pre class='codegrey'>//   APB Master Interface (PADDR, PSEL, PENABLE, PWRITE, etc.)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>15</td>
<td class='lineTable'> <pre class='codegrey'>// ------------------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>16</td>
<td class='lineTable'> <pre class='codegrey'>module ahb_apb_bridge #(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>17</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int ADDR_WIDTH = 32,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>18</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int DATA_WIDTH = 32</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>19</td>
<td class='lineTable'> <pre class='codegrey'>)(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>20</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  HCLK,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>21</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  HRESETn,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>22</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>23</td>
<td class='lineTable'> <pre class='codegrey'>    // AHB Slave Interface</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>24</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  HSEL,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>25</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [ADDR_WIDTH-1:0] HADDR,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>26</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [1:0]            HTRANS,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>27</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  HWRITE,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>28</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [2:0]            HSIZE,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>29</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [2:0]            HBURST,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>30</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [3:0]            HPROT,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>31</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [DATA_WIDTH-1:0] HWDATA,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>32</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  HREADY,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>33</td>
<td class='lineTable'> <pre class='codegrey'>    output logic                  HREADYOUT,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>34</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [1:0]            HRESP,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>35</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [DATA_WIDTH-1:0] HRDATA,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>36</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>37</td>
<td class='lineTable'> <pre class='codegrey'>    // APB Master Interface</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>38</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [ADDR_WIDTH-1:0] PADDR,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>39</td>
<td class='lineTable'> <pre class='codegrey'>    output logic                  PENABLE,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>40</td>
<td class='lineTable'> <pre class='codegrey'>    output logic                  PWRITE,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>41</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [DATA_WIDTH-1:0] PWDATA,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>42</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [3:0]            PSTRB, // Optional</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>43</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [2:0]            PPROT,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>44</td>
<td class='lineTable'> <pre class='codegrey'>    output logic                  PSEL,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>45</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [DATA_WIDTH-1:0] PRDATA,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>46</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  PREADY,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>47</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic                  PSLVERR</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>48</td>
<td class='lineTable'> <pre class='codegrey'>);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>49</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>50</td>
<td class='lineTable'> <pre class='codegrey'>    // Finite State Machine</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>51</td>
<td class='lineTable'> <pre class='codegrey'>    typedef enum logic [1:0] {</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>52</td>
<td class='lineTable'> <pre class='codegrey'>        IDLE,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>53</td>
<td class='lineTable'> <pre class='codegrey'>        SETUP,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>54</td>
<td class='lineTable'> <pre class='codegrey'>        ACCESS</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>55</td>
<td class='lineTable'> <pre class='codegrey'>    } state_t;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>56</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>57</td>
<td class='lineTable'> <pre class='codegrey'>    state_t state, next_state;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>58</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>59</td>
<td class='lineTable'> <pre class='codegrey'>    // Internal Registers for address phase capture</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>60</td>
<td class='lineTable'> <pre class='codegrey'>    logic [ADDR_WIDTH-1:0] addr_reg;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>61</td>
<td class='lineTable'> <pre class='codegrey'>    logic                  write_reg;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>62</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>63</td>
<td class='lineTable'> <pre class='codegrey'>    // State Sequential Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>64</td>
<td class='lineTable'> <pre class='codegrey'>    always_ff @(posedge HCLK or negedge HRESETn) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>65</td>
<td class='lineTable'> <pre class='codered'>        if (!HRESETn) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 1</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>66</td>
<td class='lineTable'> <pre class='codegrey'>            state &lt= IDLE;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>67</td>
<td class='lineTable'> <pre class='codegrey'>            addr_reg &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>68</td>
<td class='lineTable'> <pre class='codegrey'>            write_reg &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>69</td>
<td class='lineTable'> <pre class='codegrey'>        end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>70</td>
<td class='lineTable'> <pre class='codegrey'>            state &lt= next_state;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>71</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>72</td>
<td class='lineTable'> <pre class='codegrey'>            // Capture Address Phase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codered'>            if (HSEL && HREADY && HTRANS[1] && state == IDLE) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 2</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 3</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>74</td>
<td class='lineTable'> <pre class='codegrey'>                addr_reg &lt= HADDR;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>75</td>
<td class='lineTable'> <pre class='codegrey'>                write_reg &lt= HWRITE;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>76</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>77</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>78</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>79</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>80</td>
<td class='lineTable'> <pre class='codegrey'>    // Next State Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>81</td>
<td class='lineTable'> <pre class='codegrey'>    always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>82</td>
<td class='lineTable'> <pre class='codegrey'>        next_state = state;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>83</td>
<td class='lineTable'> <pre class='codegrey'>        case (state)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>84</td>
<td class='lineTable'> <pre class='codegrey'>            IDLE: begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>85</td>
<td class='lineTable'> <pre class='codered'>                if (HSEL && HREADY && HTRANS[1]) begin // NONSEQ or SEQ</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 4</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 5</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>86</td>
<td class='lineTable'> <pre class='codegrey'>                    next_state = SETUP;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>87</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>88</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>89</td>
<td class='lineTable'> <pre class='codered'>            SETUP: begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 6</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>90</td>
<td class='lineTable'> <pre class='codegrey'>                next_state = ACCESS;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>91</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>92</td>
<td class='lineTable'> <pre class='codegrey'>            ACCESS: begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>93</td>
<td class='lineTable'> <pre class='codegrey'>                if (PREADY) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 7</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>94</td>
<td class='lineTable'> <pre class='codered'>                    if (HSEL && HTRANS[1]) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 8</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>95</td>
<td class='lineTable'> <pre class='codegrey'>                        next_state = SETUP; // Back-to-back transfer</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>96</td>
<td class='lineTable'> <pre class='codered'>                    end else begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 9</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>97</td>
<td class='lineTable'> <pre class='codegrey'>                        next_state = IDLE;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>98</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>99</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>100</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>101</td>
<td class='lineTable'> <pre class='codered'>            default: next_state = IDLE;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 10</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>102</td>
<td class='lineTable'> <pre class='codegrey'>        endcase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>103</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>104</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>105</td>
<td class='lineTable'> <pre class='codegrey'>    // Output Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>106</td>
<td class='lineTable'> <pre class='codegrey'>    assign PSEL    = (state == SETUP) || (state == ACCESS);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>107</td>
<td class='lineTable'> <pre class='codegrey'>    assign PENABLE = (state == ACCESS);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>108</td>
<td class='lineTable'> <pre class='codegrey'>    assign PADDR   = addr_reg;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>109</td>
<td class='lineTable'> <pre class='codegrey'>    assign PWRITE  = write_reg;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>110</td>
<td class='lineTable'> <pre class='codegrey'>    assign PWDATA  = HWDATA; // Valid during data phase (SETUP/ACCESS)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>111</td>
<td class='lineTable'> <pre class='codegrey'>    assign PPROT   = 3'b001; // Normal, Secure, Data (Simplified)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>112</td>
<td class='lineTable'> <pre class='codegrey'>    assign PSTRB   = 4'b1111; // Assuming full word</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>113</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>114</td>
<td class='lineTable'> <pre class='codegrey'>    // AHB Outputs</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>115</td>
<td class='lineTable'> <pre class='codegrey'>    // HREADYOUT is low during ACCESS until PREADY is high</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>116</td>
<td class='lineTable'> <pre class='codered'>    assign HREADYOUT = (state == ACCESS) ? PREADY : 1'b1; // Idle and Setup are 0-wait</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 11</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codered'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 12</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>117</td>
<td class='lineTable'> <pre class='codegrey'>    assign HRDATA    = PRDATA;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>118</td>
<td class='lineTable'> <pre class='codered'>    assign HRESP     = (state == ACCESS) && PSLVERR ? 2'b01 : 2'b00; // ERROR or OKAY</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 13</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codered'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 14</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>119</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>120</td>
<td class='lineTable'> <pre class='codegrey'>endmodule</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
<div style='display:none' id='instance1_condcov'>
<button class='instCondCollapsible' id='button_instance1_condcov'> <font size='4' color=#b38f00> &#169; </font>
 Condition Coverage of Instance 1 : tb_ahb_apb_bridge.dut </button> 
<div class='instCondContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
Condition Coverage Summary for Instance : tb_ahb_apb_bridge.dut
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Condition Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>6</td>
<td class='fileScoreTable'>4</td>
<td class='fileScoreTable'>2</td>
<td class='fileScoreTable' bgcolor='#FFFFC2'>66.6667</td>
</tr>
</table>
<br clear=all>
<div class='condCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> Condition Result </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Evaluation Count </th>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codegreen'>(state == IDLE)__TRUE</pre> </td>
<td class='lineTable'>1 </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'>(state == IDLE)__FALSE</pre> </td>
<td class='lineTable'>4872 </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>106</td>
<td class='lineTable'> <pre class='codegreen'>(state == SETUP)__TRUE</pre> </td>
<td class='lineTable'>1000 </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'>(state == SETUP)__FALSE</pre> </td>
<td class='lineTable'>2 </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>106</td>
<td class='lineTable'> <pre class='codegreen'>(state == ACCESS)__TRUE</pre> </td>
<td class='lineTable'>1000 </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codered'>(state == ACCESS)__FALSE</pre> </td>
<td class='lineTable'>0 </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>107</td>
<td class='lineTable'> <pre class='codegreen'>(state == ACCESS)__TRUE</pre> </td>
<td class='lineTable'>1000 </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'>(state == ACCESS)__FALSE</pre> </td>
<td class='lineTable'>2 </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>116</td>
<td class='lineTable'> <pre class='codegreen'>(state == ACCESS)__TRUE</pre> </td>
<td class='lineTable'>2452 </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codered'>(state == ACCESS)__FALSE</pre> </td>
<td class='lineTable'>0 </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>118</td>
<td class='lineTable'> <pre class='codegreen'>(state == ACCESS)__TRUE</pre> </td>
<td class='lineTable'>1042 </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'>(state == ACCESS)__FALSE</pre> </td>
<td class='lineTable'>3 </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
<div style='display:none' id='instance2_condcov'>
<button class='instCondCollapsible' id='button_instance2_condcov'> <font size='4' color=#b38f00> &#169; </font>
 Condition Coverage of Instance 2 : tb_ahb_apb_bridge.dut_mcopy1 </button> 
<div class='instCondContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
Condition Coverage Summary for Instance : tb_ahb_apb_bridge.dut_mcopy1
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Condition Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>6</td>
<td class='fileScoreTable'>0</td>
<td class='fileScoreTable'>6</td>
<td class='fileScoreTable' bgcolor='#FF0000'>0</td>
</tr>
</table>
<br clear=all>
<div class='condCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> Condition Result </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Evaluation Count </th>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codered'>(state == IDLE)__TRUE</pre> </td>
<td class='lineTable'>0 </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codered'>(state == IDLE)__FALSE</pre> </td>
<td class='lineTable'>0 </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>106</td>
<td class='lineTable'> <pre class='codered'>(state == SETUP)__TRUE</pre> </td>
<td class='lineTable'>0 </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'>(state == SETUP)__FALSE</pre> </td>
<td class='lineTable'>1 </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>106</td>
<td class='lineTable'> <pre class='codered'>(state == ACCESS)__TRUE</pre> </td>
<td class='lineTable'>0 </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'>(state == ACCESS)__FALSE</pre> </td>
<td class='lineTable'>1 </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>107</td>
<td class='lineTable'> <pre class='codered'>(state == ACCESS)__TRUE</pre> </td>
<td class='lineTable'>0 </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'>(state == ACCESS)__FALSE</pre> </td>
<td class='lineTable'>1 </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>116</td>
<td class='lineTable'> <pre class='codered'>(state == ACCESS)__TRUE</pre> </td>
<td class='lineTable'>0 </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'>(state == ACCESS)__FALSE</pre> </td>
<td class='lineTable'>1 </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>118</td>
<td class='lineTable'> <pre class='codered'>(state == ACCESS)__TRUE</pre> </td>
<td class='lineTable'>0 </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'>(state == ACCESS)__FALSE</pre> </td>
<td class='lineTable'>1 </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
<div style='display:none' id='instance3_condcov'>
<button class='instCondCollapsible' id='button_instance3_condcov'> <font size='4' color=#b38f00> &#169; </font>
 Condition Coverage of Instance 3 : tb_ahb_apb_bridge.dut_mcopy2 </button> 
<div class='instCondContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
Condition Coverage Summary for Instance : tb_ahb_apb_bridge.dut_mcopy2
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Condition Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>6</td>
<td class='fileScoreTable'>0</td>
<td class='fileScoreTable'>6</td>
<td class='fileScoreTable' bgcolor='#FF0000'>0</td>
</tr>
</table>
<br clear=all>
<div class='condCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> Condition Result </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Evaluation Count </th>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codered'>(state == IDLE)__TRUE</pre> </td>
<td class='lineTable'>0 </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codered'>(state == IDLE)__FALSE</pre> </td>
<td class='lineTable'>0 </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>106</td>
<td class='lineTable'> <pre class='codered'>(state == SETUP)__TRUE</pre> </td>
<td class='lineTable'>0 </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codered'>(state == SETUP)__FALSE</pre> </td>
<td class='lineTable'>0 </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>106</td>
<td class='lineTable'> <pre class='codered'>(state == ACCESS)__TRUE</pre> </td>
<td class='lineTable'>0 </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codered'>(state == ACCESS)__FALSE</pre> </td>
<td class='lineTable'>0 </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>107</td>
<td class='lineTable'> <pre class='codered'>(state == ACCESS)__TRUE</pre> </td>
<td class='lineTable'>0 </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codered'>(state == ACCESS)__FALSE</pre> </td>
<td class='lineTable'>0 </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>116</td>
<td class='lineTable'> <pre class='codered'>(state == ACCESS)__TRUE</pre> </td>
<td class='lineTable'>0 </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codered'>(state == ACCESS)__FALSE</pre> </td>
<td class='lineTable'>0 </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>118</td>
<td class='lineTable'> <pre class='codered'>(state == ACCESS)__TRUE</pre> </td>
<td class='lineTable'>0 </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codered'>(state == ACCESS)__FALSE</pre> </td>
<td class='lineTable'>0 </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
</div>

</div>
</div>
</div>
<script type='text/javascript' src='jsCodeCov/modFileCollapse.js'></script>
<script type='text/javascript' src='jsCodeCov/instFileCollapse.js'></script>
<script type='text/javascript' src='jsCodeCov/checkdisplay.js'></script>
<script> function openFileContent(id) {document.getElementById(id).click();} </script>
<script> sortTable(1,0) </script>
</body>
</html>
