;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -69, <-20
	DJN -1, @-20
	CMP #50, 20
	SPL 0, -2
	DJN -1, @-20
	DJN -1, @-20
	CMP #50, 20
	CMP 4, @12
	ADD 270, 60
	DJN -1, @-20
	SUB 274, 0
	ADD 270, 60
	JMP <121, 103
	ADD 270, 60
	MOV -7, <-20
	MOV -7, <-20
	SUB @13, 0
	SPL 0, -2
	CMP @0, @2
	SUB @270, 60
	DAT #0, <-2
	SUB 4, @42
	SLT -601, <-20
	SUB 4, @42
	SUB @121, 103
	SUB 274, 0
	SUB @121, 103
	SUB 274, 0
	SUB @0, @2
	SLT 140, 9
	MOV -7, <-20
	SUB @0, @2
	ADD 5, -109
	SUB @121, -103
	ADD #14, 0
	MOV -7, <-20
	MOV 130, 9
	SLT 5, -109
	MOV -67, <-20
	MOV -7, <-920
	SPL -705, 602
	SPL -7, @-420
	MOV -7, <-20
	MOV -1, <-20
	CMP <125, 100
	CMP <125, 100
	SPL 0, <-2
	CMP -7, <-420
	CMP -7, <-420
