  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
WARNING: [HLS 200-1921] Skipping unknown ini [hls] entry 'tb.file_csimflags=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/tb/testbench.cpp, -I/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include -I ./ -D__SDSVHLS__ -std=c++0x' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(11)
WARNING: [HLS 200-1998] cannot find relative file path '-I/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include' in directory(s): /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/src/match_template.cpp' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(5)
INFO: [HLS 200-10] Adding design file '/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/src/match_template.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file_cflags=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/src/match_template.cpp, -I /tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include -I ./ -D__SDSVHLS__ -std=c++0x' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(6)
INFO: [HLS 200-1465] Applying ini 'syn.file_csimflags=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/src/match_template.cpp, -I -I/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include -I ./ -D__SDSVHLS__ -std=c++0x' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/tb/testbench.cpp' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file '/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/tb/testbench.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file_cflags=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/tb/testbench.cpp, -I/home/aanout/Documents/mestrado/exercicio_2/opencv/source/opencv-4.4.0/install/include/opencv4 -I/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include -I ./ -D__SDSVHLS__ -std=c++0x' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'syn.top=match_template' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'clock=3.3' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(3)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [HLS 200-1465] Applying ini 'cosim.ldflags=-L /home/aanout/Documents/mestrado/exercicio_2/opencv/source/opencv-4.4.0/install/lib -lopencv_imgcodecs -lopencv_imgproc -lopencv_core -lopencv_highgui -lopencv_flann -lopencv_features2d' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(14)
INFO: [HLS 200-1907] Replacing 'config_cosim -ldflags=-L /home/aanout/Documents/mestrado/exercicio_2/opencv/source/opencv-4.4.0/install/lib -lopencv_imgcodecs -lopencv_imgproc -lopencv_core -lopencv_highgui -lopencv_flann -lopencv_features2d' with 'config_sim -ldflags=-L /home/aanout/Documents/mestrado/exercicio_2/opencv/source/opencv-4.4.0/install/lib -lopencv_imgcodecs -lopencv_imgproc -lopencv_core -lopencv_highgui -lopencv_flann -lopencv_features2d' in current solution file
INFO: [HLS 200-1465] Applying ini 'csim.ldflags=-L /home/aanout/Documents/mestrado/exercicio_2/opencv/source/opencv-4.4.0/install/lib -lopencv_imgcodecs -lopencv_imgproc -lopencv_core -lopencv_highgui -lopencv_flann -lopencv_features2d' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(13)
INFO: [HLS 200-1907] Replacing 'config_csim -ldflags=-L /home/aanout/Documents/mestrado/exercicio_2/opencv/source/opencv-4.4.0/install/lib -lopencv_imgcodecs -lopencv_imgproc -lopencv_core -lopencv_highgui -lopencv_flann -lopencv_features2d' with 'config_sim -ldflags=-L /home/aanout/Documents/mestrado/exercicio_2/opencv/source/opencv-4.4.0/install/lib -lopencv_imgcodecs -lopencv_imgproc -lopencv_core -lopencv_highgui -lopencv_flann -lopencv_features2d' in current solution file
INFO: [HLS 200-1465] Applying ini 'sim.ldflags=-L /home/aanout/Documents/mestrado/exercicio_2/opencv/source/opencv-4.4.0/install/lib -lopencv_imgcodecs -lopencv_imgproc -lopencv_core -lopencv_highgui -lopencv_flann -lopencv_features2d' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(18)
INFO: [HLS 200-1465] Applying ini 'vivado.flow=impl' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(16)
INFO: [HLS 200-1465] Applying ini 'vivado.rtl=verilog' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(17)
INFO: [HLS 200-1465] Applying ini 'part=xc7s25csga324-1' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/config.cmdline(1)
INFO: [HLS 200-1611] Setting target device to 'xc7s25-csga324-1'
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1.98 seconds. CPU system time: 0.17 seconds. Elapsed time: 1.87 seconds; current allocated memory: 325.176 MB.
INFO: [HLS 200-10] Analyzing design file 'src/match_template.cpp' ... 
WARNING: [HLS 207-5541] 'factor' in '#pragma HLS array_reshape' is ignored (/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:759:47)
WARNING: [HLS 207-5572] Unsupported interface port data type in '#pragma HLS interface m_axi' (src/match_template.cpp:6:34)
WARNING: [HLS 207-5572] Unsupported interface port data type in '#pragma HLS interface m_axi' (src/match_template.cpp:7:34)
WARNING: [HLS 207-5572] Unsupported interface port data type in '#pragma HLS interface m_axi' (src/match_template.cpp:8:34)
WARNING: [HLS 207-4074] variable templates are a C++14 extension (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_axi_sdata.h:38:23)
WARNING: [HLS 207-4074] variable templates are a C++14 extension (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_axi_sdata.h:54:23)
WARNING: [HLS 207-5292] unused parameter 'src' (/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:517:30)
WARNING: [HLS 207-5292] unused parameter '_data' (/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:528:30)
WARNING: [HLS 207-5292] unused parameter 'index' (/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:541:14)
WARNING: [HLS 207-5292] unused parameter 'index' (/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:552:20)
WARNING: [HLS 207-5292] unused parameter 'stride' (/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1036:41)
WARNING: [HLS 207-5292] unused parameter 'index' (/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1224:102)
WARNING: [HLS 207-5292] unused parameter 'index' (/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1530:34)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.54 seconds. CPU system time: 0.41 seconds. Elapsed time: 2.79 seconds; current allocated memory: 330.848 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 141 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,931 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,918 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,916 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,916 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,916 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,916 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,916 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,916 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,916 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,916 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,316 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 714 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 714 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 747 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,157 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'img_out' into disaggregation list because there's hls::stream object inside the struct
INFO: [HLS 214-377] Adding 'img_template' into disaggregation list because there's hls::stream object inside the struct
INFO: [HLS 214-377] Adding 'img_in' into disaggregation list because there's hls::stream object inside the struct
INFO: [HLS 214-210] Disaggregating variable 'img_in' (src/match_template.cpp:5:0)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'img_template' (src/match_template.cpp:5:0)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'img_out' (src/match_template.cpp:5:0)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-291] Loop 'tpl_row_loop' is marked as complete unroll implied by the pipeline pragma (src/match_template.cpp:19:27)
INFO: [HLS 214-291] Loop 'tpl_col_loop' is marked as complete unroll implied by the pipeline pragma (src/match_template.cpp:20:31)
INFO: [HLS 214-186] Unrolling loop 'tpl_row_loop' (src/match_template.cpp:19:27) in function 'match_template' completely with a factor of 10 (src/match_template.cpp:5:0)
INFO: [HLS 214-186] Unrolling loop 'tpl_col_loop' (src/match_template.cpp:20:31) in function 'match_template' completely with a factor of 10 (src/match_template.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<2, 91, 91, 1, 2>::write<2, (void*)0>(int, ap_uint<16>)' into 'match_template(xf::cv::Mat<0, 100, 100, 1, 2>&, xf::cv::Mat<0, 10, 10, 1, 2>&, xf::cv::Mat<2, 91, 91, 1, 2>&)' (src/match_template.cpp:5:0)
INFO: [HLS 214-364] Automatically inlining function 'ap_uint<8> xf::cv::Mat<0, 100, 100, 1, 2>::read<2, (void*)0>(int)' to improve effectiveness of pipeline pragma in function 'match_template(xf::cv::Mat<0, 100, 100, 1, 2>&, xf::cv::Mat<0, 10, 10, 1, 2>&, xf::cv::Mat<2, 91, 91, 1, 2>&)' (src/match_template.cpp:24:43)
INFO: [HLS 214-364] Automatically inlining function 'ap_uint<8> xf::cv::Mat<0, 10, 10, 1, 2>::read<2, (void*)0>(int)' to improve effectiveness of pipeline pragma in function 'match_template(xf::cv::Mat<0, 100, 100, 1, 2>&, xf::cv::Mat<0, 10, 10, 1, 2>&, xf::cv::Mat<2, 91, 91, 1, 2>&)' (src/match_template.cpp:25:49)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.34 seconds. CPU system time: 0.29 seconds. Elapsed time: 12.41 seconds; current allocated memory: 333.996 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 333.996 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 335.824 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 336.145 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'match_template' (src/match_template.cpp:3:46)...99 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 360.379 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'row_loop' (src/match_template.cpp:13:15) in function 'match_template'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 360.379 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'match_template' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'match_template' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28) to 3 in order to utilize available DSP registers.
WARNING: [HLS 200-1015] Estimated delay Estimated delay (3.950ns)  of 'mul' operation 55 bit ('mul_ln33', src/match_template.cpp:33) exceeds the target cycle time (target cycle time: 3.300ns, clock uncertainty: 0.891ns, effective cycle time: 2.409ns).

Resolution: For help on HLS 200-1015 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1015.html
INFO: [SCHED 204-61] Pipelining loop 'row_loop_col_loop'.
WARNING: [HLS 200-880] The II Violation in module 'match_template' (loop 'row_loop_col_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('I', /tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24) on port 'img_in_data' (/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24) and fifo read operation ('I', /tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24) on port 'img_in_data' (/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'match_template' (loop 'row_loop_col_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('I', /tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24) on port 'img_in_data' (/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24) and fifo read operation ('I', /tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24) on port 'img_in_data' (/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'match_template' (loop 'row_loop_col_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('I', /tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24) on port 'img_in_data' (/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24) and fifo read operation ('I', /tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24) on port 'img_in_data' (/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'match_template' (loop 'row_loop_col_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('I', /tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24) on port 'img_in_data' (/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24) and fifo read operation ('I', /tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24) on port 'img_in_data' (/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'match_template' (loop 'row_loop_col_loop'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between fifo read operation ('I', /tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24) on port 'img_in_data' (/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24) and fifo read operation ('I', /tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24) on port 'img_in_data' (/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'match_template' (loop 'row_loop_col_loop'): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1) between fifo read operation ('I', /tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24) on port 'img_in_data' (/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24) and fifo read operation ('I', /tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24) on port 'img_in_data' (/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'match_template' (loop 'row_loop_col_loop'): Unable to enforce a carried dependence constraint (II = 99, distance = 1, offset = 1) between fifo read operation ('I', /tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24) on port 'img_in_data' (/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24) and fifo read operation ('I', /tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24) on port 'img_in_data' (/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 100, Depth = 117, loop 'row_loop_col_loop'
WARNING: [HLS 200-871] Estimated clock period (3.950 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'match_template' consists of the following:
	'mul' operation 55 bit ('mul_ln33', src/match_template.cpp:33) [983]  (3.950 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.51 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.38 seconds; current allocated memory: 392.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 392.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'match_template' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'match_template/img_in_allocatedFlag' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'match_template/img_in_rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'match_template/img_in_cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'match_template/img_in_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'match_template/img_in_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'match_template/img_template_allocatedFlag' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'match_template/img_template_rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'match_template/img_template_cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'match_template/img_template_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'match_template/img_template_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'match_template/img_out_allocatedFlag' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'match_template/img_out_rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'match_template/img_out_cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'match_template/img_out_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'match_template/img_out_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'match_template' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'match_template' pipeline 'row_loop_col_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'match_template/img_in_allocatedFlag' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'match_template/img_in_rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'match_template/img_in_cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'match_template/img_in_size' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'match_template/img_template_allocatedFlag' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'match_template/img_template_rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'match_template/img_template_cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'match_template/img_template_size' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'match_template/img_out_allocatedFlag' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'match_template/img_out_rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'match_template/img_out_cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'match_template/img_out_size' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_9s_18s_18_4_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_9s_18s_19_4_1': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_34ns_55_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_9s_18_2_1': 36 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'match_template'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.32 seconds; current allocated memory: 392.512 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 392.512 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 397.336 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for match_template.
INFO: [VLOG 209-307] Generating Verilog RTL for match_template.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 253.16 MHz
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue May 20 06:13:47 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/hls_data.json outdir=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/ip srcdir=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/ip/misc
INFO: Copied 7 verilog file(s) to /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/ip/hdl/verilog
INFO: Copied 7 vhdl file(s) to /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/ip/drivers
INFO: Import ports from HDL: /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/ip/hdl/vhdl/match_template.vhd (match_template)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: Add ap_fifo interface img_in_data
INFO: Add ap_fifo interface img_template_data
INFO: Add ap_fifo interface img_out_data
INFO: Add data interface img_in_allocatedFlag
INFO: Add data interface img_in_rows
INFO: Add data interface img_in_cols
INFO: Add data interface img_in_size
INFO: Add data interface img_template_allocatedFlag
INFO: Add data interface img_template_rows
INFO: Add data interface img_template_cols
INFO: Add data interface img_template_size
INFO: Add data interface img_out_allocatedFlag
INFO: Add data interface img_out_rows
INFO: Add data interface img_out_cols
INFO: Add data interface img_out_size
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/ip/component.xml
INFO: Created IP archive /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/ip/xilinx_com_hls_match_template_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Tue May 20 06:13:51 2025...
INFO: [HLS 200-802] Generated output file hls/match_template.zip
INFO: [HLS 200-112] Total CPU user time: 23.69 seconds. Total CPU system time: 1.73 seconds. Total elapsed time: 36.86 seconds; peak allocated memory: 400.449 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 42s
