// Seed: 1831435452
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout reg id_1;
  always @(posedge 1) id_1 <= "" <= 1'b0;
endmodule
module module_1 #(
    parameter id_8 = 32'd80
) (
    input tri0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input uwire id_4,
    input tri0 id_5,
    input tri0 id_6,
    output wand id_7,
    input tri1 _id_8
);
  assign id_7 = id_6;
  assign id_7 = id_1;
  reg id_10, id_11;
  assign id_11 = 1;
  initial id_11 = id_1;
  wire id_12;
  assign id_10 = id_0;
  logic [-1 : id_8  ||  -1] id_13;
  wire id_14;
  module_0 modCall_1 (
      id_11,
      id_12,
      id_14
  );
  assign modCall_1.id_1 = 0;
endmodule
