{"platformName":"ADC_pls_work","sprVersion":"2.0","mode":"gui","dsaType":"Fixed","platformDesc":"ADC_pls_work","platHandOff":"C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/design_1_wrapper_mk3.xsa","platIntHandOff":"<platformDir>/hw/design_1_wrapper_mk3.xsa","deviceType":"FPGA","platIsPrebuiltAutogen":"false","platIsNoBootBsp":"false","hasFsblMakeHasChanges":"false","hasPmufwMakeHasChanges":"false","platPreBuiltFlag":false,"platformSamplesDir":"","platActiveSys":"ADC_pls_work","systems":[{"systemName":"ADC_pls_work","systemDesc":"ADC_pls_work","sysIsBootAutoGen":"true","systemDispName":"ADC_pls_work","sysActiveDom":"standalone_domain","sysDefaultDom":"standalone_domain","domains":[{"domainName":"standalone_domain","domainDispName":"standalone on microblaze_0","domainDesc":"standalone_domain","processors":"microblaze_0","os":"standalone","sdxOs":"standalone","debugEnable":"False","domRuntimes":["cpp"],"swRepo":"","mssOsVer":"7.6","mssFile":"","md5Digest":"406f64e03333d168727a7cc528a41858","compatibleApp":"","domType":"mssDomain","arch":"32-bit","appSettings":{"appCompilerFlags":"","appLinkerFlags":""},"addedLibs":[],"libOptions":{"libsContainingOptions":[]},"prebuiltLibs":{"prebuiltIncPath":[],"prebuiltLibPath":[]},"isolation":{}}]}]}
