library ieee;
use ieee.std_logic_1164.all;
entity ROM is
port( clk : in std_logic ;
address: in integer range 0 to 15;
data: out std_logic_vector(31 downto 0));
end entity;
architecture Behav of ROM is
signal reg_address : integer range 0 to 15 ;
type rom_array is array (0 to 15) of std_logic_vector (31
downto 0);
constant myrom: rom_array := ( "11111111100000000000000000000000",-- - infinite 
"01111111100000000000000000000000", --+infinite
"01111111100000000000000000000001", -- NaN
"00000000000000000000000000000000", -- +0
"10000000000000000000000000000000", -- -0
"01111111011111111111111111111111",-- 3,4 * 10^38
"01000100011110100000000000000000", -- 1000
"11000100011110100000000000000000", -- -1000
"01000000111010000000000000000000", -- 7.25
"01000001000101000000000000000000", -- 9.25
"11000001001110000000000000000000", -- -11.5
"11000010110010001100000000000000", -- -100.375
"11000101011010100110000111000011", -- 2.5
"01000010111010100000000000000000",-- 117
"01000000000000000010001001101000", -- 3
"10111110100000000000000000000000"); -- -0.25
begin
process(clk)
begin 
if( clk'event and clk = '1' ) then
    reg_address <= address ;
end if ;
end process ;
data <= myrom(address);
end architecture;