// Seed: 1217372352
module module_0 (
    input tri id_0,
    input wire id_1,
    output supply1 id_2,
    input supply1 id_3,
    input wand id_4,
    input tri id_5,
    input tri0 id_6,
    output uwire id_7,
    input tri1 id_8,
    input supply0 id_9,
    input supply1 id_10,
    input supply1 id_11,
    input wire id_12
);
  wire id_14;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1
    , id_26,
    output tri0 id_2,
    output wand id_3,
    output tri0 id_4,
    input wire id_5,
    input uwire id_6,
    output uwire id_7,
    input wor id_8,
    input supply1 id_9,
    input tri0 id_10,
    input tri id_11,
    input tri id_12,
    input supply0 id_13,
    input uwire id_14,
    input tri id_15,
    input tri1 id_16,
    input uwire id_17,
    output tri0 id_18,
    input wand id_19,
    input uwire id_20,
    input supply1 id_21,
    output tri1 id_22,
    output wor id_23,
    inout wand id_24
);
  wire id_27;
  module_0(
      id_20, id_11, id_4, id_11, id_12, id_19, id_16, id_24, id_10, id_20, id_17, id_1, id_17
  );
  assign id_23 = 1'h0;
endmodule
