<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ula.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="antecipador.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="antecipador.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="antecipador.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="incremento.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="incremento.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="incremento.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="inversor.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="inversor.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="inversor.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lbs.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="lbs.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="lbs.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_4"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_5"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rbs.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="rbs.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="rbs.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="somador.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="somador.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="somador.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="subtrator.ngr"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="subtrator.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="subtrator.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="subtrator.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ula.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="ula.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ula.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ula.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="ula.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ula.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ula.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ula.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ula.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ula.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ula.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ula.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ula.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ula.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ula.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ula.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ula.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ula.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ula.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ula.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ula.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ula.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ula.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ula_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ula_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ula_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ula_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ula_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ula_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ula_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ula_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ula_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ula_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ula_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ula_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ula_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ula_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ula_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="xor.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="xor.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="xor.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="xr.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="xr.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="xr.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1667934353" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1667934353">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1667934353" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7430291793321558797" xil_pn:start_ts="1667934353">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667934353" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6758174171804660007" xil_pn:start_ts="1667934353">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667934353" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1667934353">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667934353" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3347261378014476571" xil_pn:start_ts="1667934353">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667934878" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="9102341965431189672" xil_pn:start_ts="1667934878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667934878" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5602441333206324209" xil_pn:start_ts="1667934878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667937169" xil_pn:in_ck="4690481994658666939" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="3335427823558321090" xil_pn:start_ts="1667937160">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="subtrator.ngr"/>
      <outfile xil_pn:name="ula.lso"/>
      <outfile xil_pn:name="ula.ngc"/>
      <outfile xil_pn:name="ula.ngr"/>
      <outfile xil_pn:name="ula.prj"/>
      <outfile xil_pn:name="ula.stx"/>
      <outfile xil_pn:name="ula.syr"/>
      <outfile xil_pn:name="ula.xst"/>
      <outfile xil_pn:name="ula_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1667936240" xil_pn:in_ck="155445193038" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="632157504911052666" xil_pn:start_ts="1667936240">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667937176" xil_pn:in_ck="2450653849864887382" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3712307167771865410" xil_pn:start_ts="1667937169">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="ula.bld"/>
      <outfile xil_pn:name="ula.ngd"/>
      <outfile xil_pn:name="ula_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1667937183" xil_pn:in_ck="2450653892483330359" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="570889668722473129" xil_pn:start_ts="1667937176">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="ula.pcf"/>
      <outfile xil_pn:name="ula_map.map"/>
      <outfile xil_pn:name="ula_map.mrp"/>
      <outfile xil_pn:name="ula_map.ncd"/>
      <outfile xil_pn:name="ula_map.ngm"/>
      <outfile xil_pn:name="ula_map.xrpt"/>
      <outfile xil_pn:name="ula_summary.xml"/>
      <outfile xil_pn:name="ula_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1667937199" xil_pn:in_ck="7163139494836909104" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-8699727321066641134" xil_pn:start_ts="1667937183">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="ula.ncd"/>
      <outfile xil_pn:name="ula.pad"/>
      <outfile xil_pn:name="ula.par"/>
      <outfile xil_pn:name="ula.ptwx"/>
      <outfile xil_pn:name="ula.unroutes"/>
      <outfile xil_pn:name="ula.xpi"/>
      <outfile xil_pn:name="ula_pad.csv"/>
      <outfile xil_pn:name="ula_pad.txt"/>
      <outfile xil_pn:name="ula_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1667937207" xil_pn:in_ck="155445185413" xil_pn:name="TRANEXT_bitFile_spartan3a" xil_pn:prop_ck="-426368325978129584" xil_pn:start_ts="1667937199">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="ula.bgn"/>
      <outfile xil_pn:name="ula.bit"/>
      <outfile xil_pn:name="ula.drc"/>
      <outfile xil_pn:name="ula.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1667937255" xil_pn:in_ck="155445172559" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="931393531105821285" xil_pn:start_ts="1667937255">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667935317" xil_pn:in_ck="155445172559" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="3725548802311211136" xil_pn:start_ts="1667935314">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1667937199" xil_pn:in_ck="2450648266848857395" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1667937196">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="ula.twr"/>
      <outfile xil_pn:name="ula.twx"/>
    </transform>
  </transforms>

</generated_project>
