<!-- Compiled by morty-0.9.0 / 2025-05-22 09:02:44.052314746 +00:00 -->

<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">axi_interleaved_xbar</a></h1>
<div class="docblock">
<p>Interleaved version of the crossbar. This module is experimental; use at your own risk.</p>
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.Cfg" class="impl"><code class="in-band"><a href="#parameter.Cfg">Cfg</a><span class="type-annotation">: axi_pkg::xbar_cfg_t</span></code></h3><div class="docblock">
</div><h3 id="parameter.ATOPs" class="impl"><code class="in-band"><a href="#parameter.ATOPs">ATOPs</a><span class="type-annotation">: bit</span></code></h3><div class="docblock">
</div><h3 id="parameter.Connectivity" class="impl"><code class="in-band"><a href="#parameter.Connectivity">Connectivity</a><span class="type-annotation">: bit [Cfg.NoSlvPorts-1:0][Cfg.NoMstPorts-1:0]</span></code></h3><div class="docblock">
</div><h3 id="parameter.slv_aw_chan_t" class="impl"><code class="in-band"><a href="#parameter.slv_aw_chan_t">slv_aw_chan_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.mst_aw_chan_t" class="impl"><code class="in-band"><a href="#parameter.mst_aw_chan_t">mst_aw_chan_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.w_chan_t" class="impl"><code class="in-band"><a href="#parameter.w_chan_t">w_chan_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.slv_b_chan_t" class="impl"><code class="in-band"><a href="#parameter.slv_b_chan_t">slv_b_chan_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.mst_b_chan_t" class="impl"><code class="in-band"><a href="#parameter.mst_b_chan_t">mst_b_chan_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.slv_ar_chan_t" class="impl"><code class="in-band"><a href="#parameter.slv_ar_chan_t">slv_ar_chan_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.mst_ar_chan_t" class="impl"><code class="in-band"><a href="#parameter.mst_ar_chan_t">mst_ar_chan_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.slv_r_chan_t" class="impl"><code class="in-band"><a href="#parameter.slv_r_chan_t">slv_r_chan_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.mst_r_chan_t" class="impl"><code class="in-band"><a href="#parameter.mst_r_chan_t">mst_r_chan_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.slv_req_t" class="impl"><code class="in-band"><a href="#parameter.slv_req_t">slv_req_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.slv_resp_t" class="impl"><code class="in-band"><a href="#parameter.slv_resp_t">slv_resp_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.mst_req_t" class="impl"><code class="in-band"><a href="#parameter.mst_req_t">mst_req_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.mst_resp_t" class="impl"><code class="in-band"><a href="#parameter.mst_resp_t">mst_resp_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.rule_t" class="impl"><code class="in-band"><a href="#parameter.rule_t">rule_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.MstPortsIdxWidth" class="impl"><code class="in-band"><a href="#parameter.MstPortsIdxWidth">MstPortsIdxWidth</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.cfg_NoMstPorts" class="impl"><code class="in-band"><a href="#parameter.cfg_NoMstPorts">cfg_NoMstPorts</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.BankSelLow" class="impl"><code class="in-band"><a href="#parameter.BankSelLow">BankSelLow</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.BankSelHigh" class="impl"><code class="in-band"><a href="#parameter.BankSelHigh">BankSelHigh</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.clk_i" class="impl"><code class="in-band"><a href="#port.clk_i">clk_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
</div><h3 id="port.rst_ni" class="impl"><code class="in-band"><a href="#port.rst_ni">rst_ni</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
</div><h3 id="port.test_i" class="impl"><code class="in-band"><a href="#port.test_i">test_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
</div><h3 id="port.slv_ports_req_i" class="impl"><code class="in-band"><a href="#port.slv_ports_req_i">slv_ports_req_i</a><span class="type-annotation">: input  slv_req_t  [Cfg.NoSlvPorts-1:0]</span></code></h3><div class="docblock">
</div><h3 id="port.slv_ports_resp_o" class="impl"><code class="in-band"><a href="#port.slv_ports_resp_o">slv_ports_resp_o</a><span class="type-annotation">: output slv_resp_t [Cfg.NoSlvPorts-1:0]</span></code></h3><div class="docblock">
</div><h3 id="port.mst_ports_req_o" class="impl"><code class="in-band"><a href="#port.mst_ports_req_o">mst_ports_req_o</a><span class="type-annotation">: output mst_req_t  [Cfg.NoMstPorts-1:0]</span></code></h3><div class="docblock">
</div><h3 id="port.mst_ports_resp_i" class="impl"><code class="in-band"><a href="#port.mst_ports_resp_i">mst_ports_resp_i</a><span class="type-annotation">: input  mst_resp_t [Cfg.NoMstPorts-1:0]</span></code></h3><div class="docblock">
</div><h3 id="port.addr_map_i" class="impl"><code class="in-band"><a href="#port.addr_map_i">addr_map_i</a><span class="type-annotation">: input  rule_t     [Cfg.NoAddrRules-1:0]</span></code></h3><div class="docblock">
</div><h3 id="port.interleaved_mode_ena_i" class="impl"><code class="in-band"><a href="#port.interleaved_mode_ena_i">interleaved_mode_ena_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
</div><h3 id="port.en_default_mst_port_i" class="impl"><code class="in-band"><a href="#port.en_default_mst_port_i">en_default_mst_port_i</a><span class="type-annotation">: input  logic      [Cfg.NoSlvPorts-1:0]</span></code></h3><div class="docblock">
</div><h3 id="port.default_mst_port_i" class="impl"><code class="in-band"><a href="#port.default_mst_port_i">default_mst_port_i</a><span class="type-annotation">: input  logic      [Cfg.NoSlvPorts-1:0][idx_width(Cfg.NoMstPorts)-1:0]</span></code></h3><div class="docblock">
</div><h2 id="types" class="section-header"><a href="#types">Types<a></h2>
<table>
<tr><td><a class="type" href="type.addr_t.html">addr_t</a></td><td></td></tr><tr><td><a class="type" href="type.mst_port_idx_t.html">mst_port_idx_t</a></td><td></td></tr></table>
<h2 id="signals" class="section-header"><a href="#signals">Signals</a></h2>
<h3 id="signal.slv_aw_select" class="impl"><code class="in-band"><a href="#signal.slv_aw_select">slv_aw_select</a><span class="type-annotation">: mst_port_idx_t</span></code></h3><div class="docblock">
</div><h3 id="signal.slv_ar_select" class="impl"><code class="in-band"><a href="#signal.slv_ar_select">slv_ar_select</a><span class="type-annotation">: mst_port_idx_t</span></code></h3><div class="docblock">
</div></section>
</body>
</html>
