{"vcs1":{"timestamp_begin":1683311384.169199330, "rt":0.41, "ut":0.18, "st":0.11}}
{"vcselab":{"timestamp_begin":1683311384.641793398, "rt":0.40, "ut":0.24, "st":0.09}}
{"link":{"timestamp_begin":1683311385.091038811, "rt":0.22, "ut":0.07, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683311383.843266009}
{"VCS_COMP_START_TIME": 1683311383.843266009}
{"VCS_COMP_END_TIME": 1683311385.377707169}
{"VCS_USER_OPTIONS": "-sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 339424}}
{"stitch_vcselab": {"peak_mem": 238984}}
