// Seed: 2753459975
module module_0 (
    output wire id_0,
    output wand id_1,
    input supply0 id_2,
    output wor id_3,
    input supply1 id_4,
    input wire id_5,
    input wor id_6
    , id_10,
    input tri0 id_7,
    output wire id_8
);
  always @(posedge 1) begin : LABEL_0
    wait (-1);
  end
endmodule
module module_1 #(
    parameter id_10 = 32'd79,
    parameter id_21 = 32'd18,
    parameter id_23 = 32'd87,
    parameter id_26 = 32'd12,
    parameter id_32 = 32'd48,
    parameter id_41 = 32'd72
) (
    output tri1 id_0,
    input tri1 id_1,
    input supply1 id_2,
    input uwire id_3,
    input tri1 id_4,
    output supply1 id_5,
    output tri1 id_6,
    output wor id_7
);
  logic [7:0]
      id_9,
      _id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      _id_21,
      id_22,
      _id_23,
      id_24,
      id_25,
      _id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      _id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      _id_41,
      id_42,
      id_43,
      id_44,
      id_45,
      id_46,
      id_47,
      id_48,
      id_49,
      id_50;
  logic [-1 : id_10] id_51;
  ;
  logic id_52;
  logic [-1 : -1] id_53;
  ;
  wire [id_41 : id_21] id_54, id_55, id_56;
  logic [-1  ==  id_32 : id_26] id_57 = ((id_43[(1)] == id_25));
  wire id_58;
  genvar id_59;
  assign id_24[id_23+:1'b0] = -1;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_2,
      id_6,
      id_1,
      id_3,
      id_2,
      id_2,
      id_0
  );
endmodule
