/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* S1 */
#define S1__0__INTTYPE CYREG_PICU0_INTTYPE0
#define S1__0__MASK 0x01u
#define S1__0__PC CYREG_PRT0_PC0
#define S1__0__PORT 0u
#define S1__0__SHIFT 0u
#define S1__AG CYREG_PRT0_AG
#define S1__AMUX CYREG_PRT0_AMUX
#define S1__BIE CYREG_PRT0_BIE
#define S1__BIT_MASK CYREG_PRT0_BIT_MASK
#define S1__BYP CYREG_PRT0_BYP
#define S1__CTL CYREG_PRT0_CTL
#define S1__DM0 CYREG_PRT0_DM0
#define S1__DM1 CYREG_PRT0_DM1
#define S1__DM2 CYREG_PRT0_DM2
#define S1__DR CYREG_PRT0_DR
#define S1__INP_DIS CYREG_PRT0_INP_DIS
#define S1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define S1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define S1__LCD_EN CYREG_PRT0_LCD_EN
#define S1__MASK 0x01u
#define S1__PORT 0u
#define S1__PRT CYREG_PRT0_PRT
#define S1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define S1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define S1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define S1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define S1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define S1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define S1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define S1__PS CYREG_PRT0_PS
#define S1__SHIFT 0u
#define S1__SLW CYREG_PRT0_SLW

/* S2 */
#define S2__0__INTTYPE CYREG_PICU0_INTTYPE2
#define S2__0__MASK 0x04u
#define S2__0__PC CYREG_PRT0_PC2
#define S2__0__PORT 0u
#define S2__0__SHIFT 2u
#define S2__AG CYREG_PRT0_AG
#define S2__AMUX CYREG_PRT0_AMUX
#define S2__BIE CYREG_PRT0_BIE
#define S2__BIT_MASK CYREG_PRT0_BIT_MASK
#define S2__BYP CYREG_PRT0_BYP
#define S2__CTL CYREG_PRT0_CTL
#define S2__DM0 CYREG_PRT0_DM0
#define S2__DM1 CYREG_PRT0_DM1
#define S2__DM2 CYREG_PRT0_DM2
#define S2__DR CYREG_PRT0_DR
#define S2__INP_DIS CYREG_PRT0_INP_DIS
#define S2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define S2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define S2__LCD_EN CYREG_PRT0_LCD_EN
#define S2__MASK 0x04u
#define S2__PORT 0u
#define S2__PRT CYREG_PRT0_PRT
#define S2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define S2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define S2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define S2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define S2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define S2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define S2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define S2__PS CYREG_PRT0_PS
#define S2__SHIFT 2u
#define S2__SLW CYREG_PRT0_SLW

/* S3 */
#define S3__0__INTTYPE CYREG_PICU0_INTTYPE1
#define S3__0__MASK 0x02u
#define S3__0__PC CYREG_PRT0_PC1
#define S3__0__PORT 0u
#define S3__0__SHIFT 1u
#define S3__AG CYREG_PRT0_AG
#define S3__AMUX CYREG_PRT0_AMUX
#define S3__BIE CYREG_PRT0_BIE
#define S3__BIT_MASK CYREG_PRT0_BIT_MASK
#define S3__BYP CYREG_PRT0_BYP
#define S3__CTL CYREG_PRT0_CTL
#define S3__DM0 CYREG_PRT0_DM0
#define S3__DM1 CYREG_PRT0_DM1
#define S3__DM2 CYREG_PRT0_DM2
#define S3__DR CYREG_PRT0_DR
#define S3__INP_DIS CYREG_PRT0_INP_DIS
#define S3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define S3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define S3__LCD_EN CYREG_PRT0_LCD_EN
#define S3__MASK 0x02u
#define S3__PORT 0u
#define S3__PRT CYREG_PRT0_PRT
#define S3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define S3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define S3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define S3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define S3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define S3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define S3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define S3__PS CYREG_PRT0_PS
#define S3__SHIFT 1u
#define S3__SLW CYREG_PRT0_SLW

/* S4 */
#define S4__0__INTTYPE CYREG_PICU0_INTTYPE3
#define S4__0__MASK 0x08u
#define S4__0__PC CYREG_PRT0_PC3
#define S4__0__PORT 0u
#define S4__0__SHIFT 3u
#define S4__AG CYREG_PRT0_AG
#define S4__AMUX CYREG_PRT0_AMUX
#define S4__BIE CYREG_PRT0_BIE
#define S4__BIT_MASK CYREG_PRT0_BIT_MASK
#define S4__BYP CYREG_PRT0_BYP
#define S4__CTL CYREG_PRT0_CTL
#define S4__DM0 CYREG_PRT0_DM0
#define S4__DM1 CYREG_PRT0_DM1
#define S4__DM2 CYREG_PRT0_DM2
#define S4__DR CYREG_PRT0_DR
#define S4__INP_DIS CYREG_PRT0_INP_DIS
#define S4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define S4__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define S4__LCD_EN CYREG_PRT0_LCD_EN
#define S4__MASK 0x08u
#define S4__PORT 0u
#define S4__PRT CYREG_PRT0_PRT
#define S4__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define S4__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define S4__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define S4__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define S4__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define S4__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define S4__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define S4__PS CYREG_PRT0_PS
#define S4__SHIFT 3u
#define S4__SLW CYREG_PRT0_SLW

/* S5 */
#define S5__0__INTTYPE CYREG_PICU0_INTTYPE4
#define S5__0__MASK 0x10u
#define S5__0__PC CYREG_PRT0_PC4
#define S5__0__PORT 0u
#define S5__0__SHIFT 4u
#define S5__AG CYREG_PRT0_AG
#define S5__AMUX CYREG_PRT0_AMUX
#define S5__BIE CYREG_PRT0_BIE
#define S5__BIT_MASK CYREG_PRT0_BIT_MASK
#define S5__BYP CYREG_PRT0_BYP
#define S5__CTL CYREG_PRT0_CTL
#define S5__DM0 CYREG_PRT0_DM0
#define S5__DM1 CYREG_PRT0_DM1
#define S5__DM2 CYREG_PRT0_DM2
#define S5__DR CYREG_PRT0_DR
#define S5__INP_DIS CYREG_PRT0_INP_DIS
#define S5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define S5__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define S5__LCD_EN CYREG_PRT0_LCD_EN
#define S5__MASK 0x10u
#define S5__PORT 0u
#define S5__PRT CYREG_PRT0_PRT
#define S5__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define S5__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define S5__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define S5__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define S5__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define S5__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define S5__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define S5__PS CYREG_PRT0_PS
#define S5__SHIFT 4u
#define S5__SLW CYREG_PRT0_SLW

/* S6 */
#define S6__0__INTTYPE CYREG_PICU0_INTTYPE5
#define S6__0__MASK 0x20u
#define S6__0__PC CYREG_PRT0_PC5
#define S6__0__PORT 0u
#define S6__0__SHIFT 5u
#define S6__AG CYREG_PRT0_AG
#define S6__AMUX CYREG_PRT0_AMUX
#define S6__BIE CYREG_PRT0_BIE
#define S6__BIT_MASK CYREG_PRT0_BIT_MASK
#define S6__BYP CYREG_PRT0_BYP
#define S6__CTL CYREG_PRT0_CTL
#define S6__DM0 CYREG_PRT0_DM0
#define S6__DM1 CYREG_PRT0_DM1
#define S6__DM2 CYREG_PRT0_DM2
#define S6__DR CYREG_PRT0_DR
#define S6__INP_DIS CYREG_PRT0_INP_DIS
#define S6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define S6__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define S6__LCD_EN CYREG_PRT0_LCD_EN
#define S6__MASK 0x20u
#define S6__PORT 0u
#define S6__PRT CYREG_PRT0_PRT
#define S6__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define S6__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define S6__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define S6__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define S6__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define S6__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define S6__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define S6__PS CYREG_PRT0_PS
#define S6__SHIFT 5u
#define S6__SLW CYREG_PRT0_SLW

/* S7 */
#define S7__0__INTTYPE CYREG_PICU0_INTTYPE6
#define S7__0__MASK 0x40u
#define S7__0__PC CYREG_PRT0_PC6
#define S7__0__PORT 0u
#define S7__0__SHIFT 6u
#define S7__AG CYREG_PRT0_AG
#define S7__AMUX CYREG_PRT0_AMUX
#define S7__BIE CYREG_PRT0_BIE
#define S7__BIT_MASK CYREG_PRT0_BIT_MASK
#define S7__BYP CYREG_PRT0_BYP
#define S7__CTL CYREG_PRT0_CTL
#define S7__DM0 CYREG_PRT0_DM0
#define S7__DM1 CYREG_PRT0_DM1
#define S7__DM2 CYREG_PRT0_DM2
#define S7__DR CYREG_PRT0_DR
#define S7__INP_DIS CYREG_PRT0_INP_DIS
#define S7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define S7__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define S7__LCD_EN CYREG_PRT0_LCD_EN
#define S7__MASK 0x40u
#define S7__PORT 0u
#define S7__PRT CYREG_PRT0_PRT
#define S7__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define S7__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define S7__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define S7__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define S7__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define S7__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define S7__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define S7__PS CYREG_PRT0_PS
#define S7__SHIFT 6u
#define S7__SLW CYREG_PRT0_SLW

/* S8 */
#define S8__0__INTTYPE CYREG_PICU0_INTTYPE7
#define S8__0__MASK 0x80u
#define S8__0__PC CYREG_PRT0_PC7
#define S8__0__PORT 0u
#define S8__0__SHIFT 7u
#define S8__AG CYREG_PRT0_AG
#define S8__AMUX CYREG_PRT0_AMUX
#define S8__BIE CYREG_PRT0_BIE
#define S8__BIT_MASK CYREG_PRT0_BIT_MASK
#define S8__BYP CYREG_PRT0_BYP
#define S8__CTL CYREG_PRT0_CTL
#define S8__DM0 CYREG_PRT0_DM0
#define S8__DM1 CYREG_PRT0_DM1
#define S8__DM2 CYREG_PRT0_DM2
#define S8__DR CYREG_PRT0_DR
#define S8__INP_DIS CYREG_PRT0_INP_DIS
#define S8__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define S8__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define S8__LCD_EN CYREG_PRT0_LCD_EN
#define S8__MASK 0x80u
#define S8__PORT 0u
#define S8__PRT CYREG_PRT0_PRT
#define S8__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define S8__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define S8__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define S8__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define S8__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define S8__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define S8__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define S8__PS CYREG_PRT0_PS
#define S8__SHIFT 7u
#define S8__SLW CYREG_PRT0_SLW

/* S9 */
#define S9__0__INTTYPE CYREG_PICU1_INTTYPE2
#define S9__0__MASK 0x04u
#define S9__0__PC CYREG_PRT1_PC2
#define S9__0__PORT 1u
#define S9__0__SHIFT 2u
#define S9__AG CYREG_PRT1_AG
#define S9__AMUX CYREG_PRT1_AMUX
#define S9__BIE CYREG_PRT1_BIE
#define S9__BIT_MASK CYREG_PRT1_BIT_MASK
#define S9__BYP CYREG_PRT1_BYP
#define S9__CTL CYREG_PRT1_CTL
#define S9__DM0 CYREG_PRT1_DM0
#define S9__DM1 CYREG_PRT1_DM1
#define S9__DM2 CYREG_PRT1_DM2
#define S9__DR CYREG_PRT1_DR
#define S9__INP_DIS CYREG_PRT1_INP_DIS
#define S9__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define S9__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define S9__LCD_EN CYREG_PRT1_LCD_EN
#define S9__MASK 0x04u
#define S9__PORT 1u
#define S9__PRT CYREG_PRT1_PRT
#define S9__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define S9__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define S9__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define S9__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define S9__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define S9__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define S9__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define S9__PS CYREG_PRT1_PS
#define S9__SHIFT 2u
#define S9__SLW CYREG_PRT1_SLW

/* Lip */
#define Lip_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define Lip_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define Lip_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define Lip_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define Lip_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define Lip_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define Lip_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define Lip_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define Lip_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define Lip_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define Lip_PWMUDB_genblk1_ctrlreg__7__POS 7
#define Lip_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define Lip_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB11_CTL
#define Lip_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define Lip_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB11_CTL
#define Lip_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define Lip_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define Lip_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Lip_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Lip_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB11_MSK
#define Lip_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define Lip_PWMUDB_genblk8_stsreg__0__POS 0
#define Lip_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define Lip_PWMUDB_genblk8_stsreg__1__POS 1
#define Lip_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define Lip_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define Lip_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define Lip_PWMUDB_genblk8_stsreg__2__POS 2
#define Lip_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define Lip_PWMUDB_genblk8_stsreg__3__POS 3
#define Lip_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define Lip_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB11_MSK
#define Lip_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Lip_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Lip_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define Lip_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB11_ST_CTL
#define Lip_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB11_ST_CTL
#define Lip_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB11_ST
#define Lip_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define Lip_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define Lip_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define Lip_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define Lip_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Lip_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define Lip_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define Lip_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define Lip_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB10_A0
#define Lip_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB10_A1
#define Lip_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define Lip_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB10_D0
#define Lip_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB10_D1
#define Lip_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Lip_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define Lip_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB10_F0
#define Lip_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB10_F1
#define Lip_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define Lip_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define Lip_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define Lip_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define Lip_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define Lip_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define Lip_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define Lip_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define Lip_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB11_A0
#define Lip_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB11_A1
#define Lip_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define Lip_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB11_D0
#define Lip_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB11_D1
#define Lip_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define Lip_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define Lip_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB11_F0
#define Lip_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB11_F1
#define Lip_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Lip_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL

/* S10 */
#define S10__0__INTTYPE CYREG_PICU1_INTTYPE4
#define S10__0__MASK 0x10u
#define S10__0__PC CYREG_PRT1_PC4
#define S10__0__PORT 1u
#define S10__0__SHIFT 4u
#define S10__AG CYREG_PRT1_AG
#define S10__AMUX CYREG_PRT1_AMUX
#define S10__BIE CYREG_PRT1_BIE
#define S10__BIT_MASK CYREG_PRT1_BIT_MASK
#define S10__BYP CYREG_PRT1_BYP
#define S10__CTL CYREG_PRT1_CTL
#define S10__DM0 CYREG_PRT1_DM0
#define S10__DM1 CYREG_PRT1_DM1
#define S10__DM2 CYREG_PRT1_DM2
#define S10__DR CYREG_PRT1_DR
#define S10__INP_DIS CYREG_PRT1_INP_DIS
#define S10__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define S10__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define S10__LCD_EN CYREG_PRT1_LCD_EN
#define S10__MASK 0x10u
#define S10__PORT 1u
#define S10__PRT CYREG_PRT1_PRT
#define S10__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define S10__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define S10__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define S10__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define S10__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define S10__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define S10__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define S10__PS CYREG_PRT1_PS
#define S10__SHIFT 4u
#define S10__SLW CYREG_PRT1_SLW

/* S11 */
#define S11__0__INTTYPE CYREG_PICU1_INTTYPE5
#define S11__0__MASK 0x20u
#define S11__0__PC CYREG_PRT1_PC5
#define S11__0__PORT 1u
#define S11__0__SHIFT 5u
#define S11__AG CYREG_PRT1_AG
#define S11__AMUX CYREG_PRT1_AMUX
#define S11__BIE CYREG_PRT1_BIE
#define S11__BIT_MASK CYREG_PRT1_BIT_MASK
#define S11__BYP CYREG_PRT1_BYP
#define S11__CTL CYREG_PRT1_CTL
#define S11__DM0 CYREG_PRT1_DM0
#define S11__DM1 CYREG_PRT1_DM1
#define S11__DM2 CYREG_PRT1_DM2
#define S11__DR CYREG_PRT1_DR
#define S11__INP_DIS CYREG_PRT1_INP_DIS
#define S11__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define S11__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define S11__LCD_EN CYREG_PRT1_LCD_EN
#define S11__MASK 0x20u
#define S11__PORT 1u
#define S11__PRT CYREG_PRT1_PRT
#define S11__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define S11__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define S11__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define S11__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define S11__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define S11__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define S11__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define S11__PS CYREG_PRT1_PS
#define S11__SHIFT 5u
#define S11__SLW CYREG_PRT1_SLW

/* S13 */
#define S13__0__INTTYPE CYREG_PICU1_INTTYPE6
#define S13__0__MASK 0x40u
#define S13__0__PC CYREG_PRT1_PC6
#define S13__0__PORT 1u
#define S13__0__SHIFT 6u
#define S13__AG CYREG_PRT1_AG
#define S13__AMUX CYREG_PRT1_AMUX
#define S13__BIE CYREG_PRT1_BIE
#define S13__BIT_MASK CYREG_PRT1_BIT_MASK
#define S13__BYP CYREG_PRT1_BYP
#define S13__CTL CYREG_PRT1_CTL
#define S13__DM0 CYREG_PRT1_DM0
#define S13__DM1 CYREG_PRT1_DM1
#define S13__DM2 CYREG_PRT1_DM2
#define S13__DR CYREG_PRT1_DR
#define S13__INP_DIS CYREG_PRT1_INP_DIS
#define S13__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define S13__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define S13__LCD_EN CYREG_PRT1_LCD_EN
#define S13__MASK 0x40u
#define S13__PORT 1u
#define S13__PRT CYREG_PRT1_PRT
#define S13__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define S13__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define S13__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define S13__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define S13__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define S13__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define S13__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define S13__PS CYREG_PRT1_PS
#define S13__SHIFT 6u
#define S13__SLW CYREG_PRT1_SLW

/* S14 */
#define S14__0__INTTYPE CYREG_PICU1_INTTYPE7
#define S14__0__MASK 0x80u
#define S14__0__PC CYREG_PRT1_PC7
#define S14__0__PORT 1u
#define S14__0__SHIFT 7u
#define S14__AG CYREG_PRT1_AG
#define S14__AMUX CYREG_PRT1_AMUX
#define S14__BIE CYREG_PRT1_BIE
#define S14__BIT_MASK CYREG_PRT1_BIT_MASK
#define S14__BYP CYREG_PRT1_BYP
#define S14__CTL CYREG_PRT1_CTL
#define S14__DM0 CYREG_PRT1_DM0
#define S14__DM1 CYREG_PRT1_DM1
#define S14__DM2 CYREG_PRT1_DM2
#define S14__DR CYREG_PRT1_DR
#define S14__INP_DIS CYREG_PRT1_INP_DIS
#define S14__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define S14__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define S14__LCD_EN CYREG_PRT1_LCD_EN
#define S14__MASK 0x80u
#define S14__PORT 1u
#define S14__PRT CYREG_PRT1_PRT
#define S14__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define S14__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define S14__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define S14__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define S14__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define S14__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define S14__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define S14__PS CYREG_PRT1_PS
#define S14__SHIFT 7u
#define S14__SLW CYREG_PRT1_SLW

/* S15 */
#define S15__0__INTTYPE CYREG_PICU2_INTTYPE0
#define S15__0__MASK 0x01u
#define S15__0__PC CYREG_PRT2_PC0
#define S15__0__PORT 2u
#define S15__0__SHIFT 0u
#define S15__AG CYREG_PRT2_AG
#define S15__AMUX CYREG_PRT2_AMUX
#define S15__BIE CYREG_PRT2_BIE
#define S15__BIT_MASK CYREG_PRT2_BIT_MASK
#define S15__BYP CYREG_PRT2_BYP
#define S15__CTL CYREG_PRT2_CTL
#define S15__DM0 CYREG_PRT2_DM0
#define S15__DM1 CYREG_PRT2_DM1
#define S15__DM2 CYREG_PRT2_DM2
#define S15__DR CYREG_PRT2_DR
#define S15__INP_DIS CYREG_PRT2_INP_DIS
#define S15__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define S15__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define S15__LCD_EN CYREG_PRT2_LCD_EN
#define S15__MASK 0x01u
#define S15__PORT 2u
#define S15__PRT CYREG_PRT2_PRT
#define S15__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define S15__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define S15__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define S15__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define S15__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define S15__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define S15__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define S15__PS CYREG_PRT2_PS
#define S15__SHIFT 0u
#define S15__SLW CYREG_PRT2_SLW

/* S16 */
#define S16__0__INTTYPE CYREG_PICU2_INTTYPE1
#define S16__0__MASK 0x02u
#define S16__0__PC CYREG_PRT2_PC1
#define S16__0__PORT 2u
#define S16__0__SHIFT 1u
#define S16__AG CYREG_PRT2_AG
#define S16__AMUX CYREG_PRT2_AMUX
#define S16__BIE CYREG_PRT2_BIE
#define S16__BIT_MASK CYREG_PRT2_BIT_MASK
#define S16__BYP CYREG_PRT2_BYP
#define S16__CTL CYREG_PRT2_CTL
#define S16__DM0 CYREG_PRT2_DM0
#define S16__DM1 CYREG_PRT2_DM1
#define S16__DM2 CYREG_PRT2_DM2
#define S16__DR CYREG_PRT2_DR
#define S16__INP_DIS CYREG_PRT2_INP_DIS
#define S16__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define S16__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define S16__LCD_EN CYREG_PRT2_LCD_EN
#define S16__MASK 0x02u
#define S16__PORT 2u
#define S16__PRT CYREG_PRT2_PRT
#define S16__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define S16__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define S16__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define S16__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define S16__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define S16__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define S16__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define S16__PS CYREG_PRT2_PS
#define S16__SHIFT 1u
#define S16__SLW CYREG_PRT2_SLW

/* S17 */
#define S17__0__INTTYPE CYREG_PICU2_INTTYPE2
#define S17__0__MASK 0x04u
#define S17__0__PC CYREG_PRT2_PC2
#define S17__0__PORT 2u
#define S17__0__SHIFT 2u
#define S17__AG CYREG_PRT2_AG
#define S17__AMUX CYREG_PRT2_AMUX
#define S17__BIE CYREG_PRT2_BIE
#define S17__BIT_MASK CYREG_PRT2_BIT_MASK
#define S17__BYP CYREG_PRT2_BYP
#define S17__CTL CYREG_PRT2_CTL
#define S17__DM0 CYREG_PRT2_DM0
#define S17__DM1 CYREG_PRT2_DM1
#define S17__DM2 CYREG_PRT2_DM2
#define S17__DR CYREG_PRT2_DR
#define S17__INP_DIS CYREG_PRT2_INP_DIS
#define S17__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define S17__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define S17__LCD_EN CYREG_PRT2_LCD_EN
#define S17__MASK 0x04u
#define S17__PORT 2u
#define S17__PRT CYREG_PRT2_PRT
#define S17__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define S17__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define S17__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define S17__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define S17__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define S17__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define S17__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define S17__PS CYREG_PRT2_PS
#define S17__SHIFT 2u
#define S17__SLW CYREG_PRT2_SLW

/* Neck */
#define Neck_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Neck_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define Neck_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define Neck_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define Neck_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define Neck_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define Neck_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define Neck_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define Neck_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define Neck_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define Neck_PWMUDB_genblk1_ctrlreg__7__POS 7
#define Neck_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Neck_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB09_CTL
#define Neck_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define Neck_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB09_CTL
#define Neck_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define Neck_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define Neck_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Neck_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Neck_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB09_MSK
#define Neck_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define Neck_PWMUDB_genblk8_stsreg__0__POS 0
#define Neck_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define Neck_PWMUDB_genblk8_stsreg__1__POS 1
#define Neck_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Neck_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define Neck_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define Neck_PWMUDB_genblk8_stsreg__2__POS 2
#define Neck_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define Neck_PWMUDB_genblk8_stsreg__3__POS 3
#define Neck_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define Neck_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB09_MSK
#define Neck_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Neck_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Neck_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Neck_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB09_ST_CTL
#define Neck_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB09_ST_CTL
#define Neck_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB09_ST
#define Neck_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define Neck_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define Neck_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define Neck_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define Neck_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define Neck_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define Neck_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define Neck_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define Neck_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB08_A0
#define Neck_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB08_A1
#define Neck_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define Neck_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB08_D0
#define Neck_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB08_D1
#define Neck_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define Neck_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define Neck_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB08_F0
#define Neck_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB08_F1
#define Neck_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define Neck_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define Neck_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define Neck_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define Neck_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Neck_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define Neck_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define Neck_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define Neck_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB09_A0
#define Neck_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB09_A1
#define Neck_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define Neck_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB09_D0
#define Neck_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB09_D1
#define Neck_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Neck_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define Neck_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB09_F0
#define Neck_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB09_F1
#define Neck_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Neck_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL

/* BaseJaw */
#define BaseJaw_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define BaseJaw_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define BaseJaw_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define BaseJaw_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define BaseJaw_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define BaseJaw_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define BaseJaw_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define BaseJaw_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define BaseJaw_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define BaseJaw_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define BaseJaw_PWMUDB_genblk1_ctrlreg__7__POS 7
#define BaseJaw_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define BaseJaw_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB09_CTL
#define BaseJaw_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define BaseJaw_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB09_CTL
#define BaseJaw_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define BaseJaw_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define BaseJaw_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define BaseJaw_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define BaseJaw_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB09_MSK
#define BaseJaw_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define BaseJaw_PWMUDB_genblk8_stsreg__0__POS 0
#define BaseJaw_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define BaseJaw_PWMUDB_genblk8_stsreg__1__POS 1
#define BaseJaw_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define BaseJaw_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define BaseJaw_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define BaseJaw_PWMUDB_genblk8_stsreg__2__POS 2
#define BaseJaw_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define BaseJaw_PWMUDB_genblk8_stsreg__3__POS 3
#define BaseJaw_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define BaseJaw_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB09_MSK
#define BaseJaw_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define BaseJaw_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define BaseJaw_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define BaseJaw_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define BaseJaw_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define BaseJaw_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB09_ST
#define BaseJaw_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define BaseJaw_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define BaseJaw_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define BaseJaw_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define BaseJaw_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define BaseJaw_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define BaseJaw_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define BaseJaw_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define BaseJaw_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB08_A0
#define BaseJaw_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB08_A1
#define BaseJaw_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define BaseJaw_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB08_D0
#define BaseJaw_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB08_D1
#define BaseJaw_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define BaseJaw_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define BaseJaw_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB08_F0
#define BaseJaw_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB08_F1
#define BaseJaw_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define BaseJaw_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define BaseJaw_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define BaseJaw_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define BaseJaw_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define BaseJaw_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define BaseJaw_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define BaseJaw_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define BaseJaw_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB09_A0
#define BaseJaw_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB09_A1
#define BaseJaw_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define BaseJaw_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB09_D0
#define BaseJaw_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB09_D1
#define BaseJaw_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define BaseJaw_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define BaseJaw_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB09_F0
#define BaseJaw_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB09_F1
#define BaseJaw_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define BaseJaw_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x04u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x10u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x10u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x02u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x04u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x04u

/* Clock_3 */
#define Clock_3__CFG0 CYREG_CLKDIST_DCFG6_CFG0
#define Clock_3__CFG1 CYREG_CLKDIST_DCFG6_CFG1
#define Clock_3__CFG2 CYREG_CLKDIST_DCFG6_CFG2
#define Clock_3__CFG2_SRC_SEL_MASK 0x07u
#define Clock_3__INDEX 0x06u
#define Clock_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_3__PM_ACT_MSK 0x40u
#define Clock_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_3__PM_STBY_MSK 0x40u

/* Clock_4 */
#define Clock_4__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_4__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_4__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_4__CFG2_SRC_SEL_MASK 0x07u
#define Clock_4__INDEX 0x01u
#define Clock_4__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_4__PM_ACT_MSK 0x02u
#define Clock_4__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_4__PM_STBY_MSK 0x02u

/* Clock_5 */
#define Clock_5__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define Clock_5__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define Clock_5__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define Clock_5__CFG2_SRC_SEL_MASK 0x07u
#define Clock_5__INDEX 0x05u
#define Clock_5__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_5__PM_ACT_MSK 0x20u
#define Clock_5__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_5__PM_STBY_MSK 0x20u

/* Clock_6 */
#define Clock_6__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_6__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_6__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_6__CFG2_SRC_SEL_MASK 0x07u
#define Clock_6__INDEX 0x00u
#define Clock_6__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_6__PM_ACT_MSK 0x01u
#define Clock_6__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_6__PM_STBY_MSK 0x01u

/* Clock_7 */
#define Clock_7__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock_7__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock_7__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock_7__CFG2_SRC_SEL_MASK 0x07u
#define Clock_7__INDEX 0x03u
#define Clock_7__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_7__PM_ACT_MSK 0x08u
#define Clock_7__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_7__PM_STBY_MSK 0x08u

/* Clock_8 */
#define Clock_8__CFG0 CYREG_CLKDIST_DCFG7_CFG0
#define Clock_8__CFG1 CYREG_CLKDIST_DCFG7_CFG1
#define Clock_8__CFG2 CYREG_CLKDIST_DCFG7_CFG2
#define Clock_8__CFG2_SRC_SEL_MASK 0x07u
#define Clock_8__INDEX 0x07u
#define Clock_8__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_8__PM_ACT_MSK 0x80u
#define Clock_8__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_8__PM_STBY_MSK 0x80u

/* EyelidGroup */
#define EyelidGroup_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define EyelidGroup_PWMUDB_genblk1_ctrlreg__7__POS 7
#define EyelidGroup_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define EyelidGroup_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB11_CTL
#define EyelidGroup_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define EyelidGroup_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB11_CTL
#define EyelidGroup_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define EyelidGroup_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define EyelidGroup_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define EyelidGroup_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define EyelidGroup_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB11_MSK
#define EyelidGroup_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define EyelidGroup_PWMUDB_genblk8_stsreg__0__POS 0
#define EyelidGroup_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define EyelidGroup_PWMUDB_genblk8_stsreg__1__POS 1
#define EyelidGroup_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define EyelidGroup_PWMUDB_genblk8_stsreg__2__POS 2
#define EyelidGroup_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define EyelidGroup_PWMUDB_genblk8_stsreg__3__POS 3
#define EyelidGroup_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define EyelidGroup_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB11_MSK
#define EyelidGroup_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define EyelidGroup_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define EyelidGroup_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define EyelidGroup_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB11_ST_CTL
#define EyelidGroup_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB11_ST_CTL
#define EyelidGroup_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB11_ST
#define EyelidGroup_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define EyelidGroup_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define EyelidGroup_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define EyelidGroup_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define EyelidGroup_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define EyelidGroup_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define EyelidGroup_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define EyelidGroup_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define EyelidGroup_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB10_A0
#define EyelidGroup_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB10_A1
#define EyelidGroup_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define EyelidGroup_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB10_D0
#define EyelidGroup_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB10_D1
#define EyelidGroup_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define EyelidGroup_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define EyelidGroup_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB10_F0
#define EyelidGroup_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB10_F1
#define EyelidGroup_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define EyelidGroup_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB11_A0
#define EyelidGroup_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB11_A1
#define EyelidGroup_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define EyelidGroup_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB11_D0
#define EyelidGroup_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB11_D1
#define EyelidGroup_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define EyelidGroup_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define EyelidGroup_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB11_F0
#define EyelidGroup_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB11_F1
#define EyelidGroup_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define EyelidGroup_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL

/* LeftEyebrow */
#define LeftEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define LeftEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define LeftEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define LeftEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define LeftEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define LeftEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define LeftEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define LeftEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define LeftEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define LeftEyebrow_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define LeftEyebrow_PWMUDB_genblk1_ctrlreg__7__POS 7
#define LeftEyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define LeftEyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB07_CTL
#define LeftEyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define LeftEyebrow_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB07_CTL
#define LeftEyebrow_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define LeftEyebrow_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define LeftEyebrow_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define LeftEyebrow_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define LeftEyebrow_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB07_MSK
#define LeftEyebrow_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define LeftEyebrow_PWMUDB_genblk8_stsreg__0__POS 0
#define LeftEyebrow_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define LeftEyebrow_PWMUDB_genblk8_stsreg__1__POS 1
#define LeftEyebrow_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define LeftEyebrow_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define LeftEyebrow_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define LeftEyebrow_PWMUDB_genblk8_stsreg__2__POS 2
#define LeftEyebrow_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define LeftEyebrow_PWMUDB_genblk8_stsreg__3__POS 3
#define LeftEyebrow_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define LeftEyebrow_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define LeftEyebrow_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define LeftEyebrow_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define LeftEyebrow_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define LeftEyebrow_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define LeftEyebrow_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define LeftEyebrow_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB07_ST
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB06_A0
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB06_A1
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB06_D0
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB06_D1
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB06_F0
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB06_F1
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB07_A0
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB07_A1
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB07_D0
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB07_D1
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB07_F0
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB07_F1
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL

/* RightEyebrow */
#define RightEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define RightEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define RightEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define RightEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define RightEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define RightEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define RightEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define RightEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define RightEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define RightEyebrow_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define RightEyebrow_PWMUDB_genblk1_ctrlreg__7__POS 7
#define RightEyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define RightEyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB05_CTL
#define RightEyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define RightEyebrow_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB05_CTL
#define RightEyebrow_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define RightEyebrow_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define RightEyebrow_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define RightEyebrow_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define RightEyebrow_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB05_MSK
#define RightEyebrow_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define RightEyebrow_PWMUDB_genblk8_stsreg__0__POS 0
#define RightEyebrow_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define RightEyebrow_PWMUDB_genblk8_stsreg__1__POS 1
#define RightEyebrow_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define RightEyebrow_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define RightEyebrow_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define RightEyebrow_PWMUDB_genblk8_stsreg__2__POS 2
#define RightEyebrow_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define RightEyebrow_PWMUDB_genblk8_stsreg__3__POS 3
#define RightEyebrow_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define RightEyebrow_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB05_MSK
#define RightEyebrow_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define RightEyebrow_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define RightEyebrow_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define RightEyebrow_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define RightEyebrow_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define RightEyebrow_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB05_ST
#define RightEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define RightEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define RightEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define RightEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define RightEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define RightEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define RightEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define RightEyebrow_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define RightEyebrow_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB04_A0
#define RightEyebrow_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB04_A1
#define RightEyebrow_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define RightEyebrow_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB04_D0
#define RightEyebrow_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB04_D1
#define RightEyebrow_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define RightEyebrow_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define RightEyebrow_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB04_F0
#define RightEyebrow_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB04_F1
#define RightEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define RightEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define RightEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define RightEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define RightEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define RightEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define RightEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define RightEyebrow_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define RightEyebrow_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB05_A0
#define RightEyebrow_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB05_A1
#define RightEyebrow_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define RightEyebrow_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB05_D0
#define RightEyebrow_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB05_D1
#define RightEyebrow_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define RightEyebrow_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define RightEyebrow_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB05_F0
#define RightEyebrow_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB05_F1
#define RightEyebrow_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define RightEyebrow_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL

/* EyeBallVertical */
#define EyeBallVertical_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define EyeBallVertical_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define EyeBallVertical_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define EyeBallVertical_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define EyeBallVertical_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define EyeBallVertical_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define EyeBallVertical_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define EyeBallVertical_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define EyeBallVertical_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define EyeBallVertical_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define EyeBallVertical_PWMUDB_genblk1_ctrlreg__7__POS 7
#define EyeBallVertical_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define EyeBallVertical_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB07_CTL
#define EyeBallVertical_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define EyeBallVertical_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB07_CTL
#define EyeBallVertical_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define EyeBallVertical_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define EyeBallVertical_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define EyeBallVertical_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define EyeBallVertical_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB07_MSK
#define EyeBallVertical_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define EyeBallVertical_PWMUDB_genblk8_stsreg__0__POS 0
#define EyeBallVertical_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define EyeBallVertical_PWMUDB_genblk8_stsreg__1__POS 1
#define EyeBallVertical_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define EyeBallVertical_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define EyeBallVertical_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define EyeBallVertical_PWMUDB_genblk8_stsreg__2__POS 2
#define EyeBallVertical_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define EyeBallVertical_PWMUDB_genblk8_stsreg__3__POS 3
#define EyeBallVertical_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define EyeBallVertical_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB07_MSK
#define EyeBallVertical_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define EyeBallVertical_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define EyeBallVertical_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define EyeBallVertical_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB07_ST_CTL
#define EyeBallVertical_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB07_ST_CTL
#define EyeBallVertical_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB07_ST
#define EyeBallVertical_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define EyeBallVertical_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define EyeBallVertical_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define EyeBallVertical_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define EyeBallVertical_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define EyeBallVertical_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define EyeBallVertical_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define EyeBallVertical_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define EyeBallVertical_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB06_A0
#define EyeBallVertical_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB06_A1
#define EyeBallVertical_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define EyeBallVertical_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB06_D0
#define EyeBallVertical_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB06_D1
#define EyeBallVertical_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define EyeBallVertical_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define EyeBallVertical_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB06_F0
#define EyeBallVertical_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB06_F1
#define EyeBallVertical_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define EyeBallVertical_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define EyeBallVertical_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define EyeBallVertical_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define EyeBallVertical_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define EyeBallVertical_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define EyeBallVertical_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define EyeBallVertical_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define EyeBallVertical_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB07_A0
#define EyeBallVertical_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB07_A1
#define EyeBallVertical_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define EyeBallVertical_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB07_D0
#define EyeBallVertical_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB07_D1
#define EyeBallVertical_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define EyeBallVertical_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define EyeBallVertical_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB07_F0
#define EyeBallVertical_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB07_F1
#define EyeBallVertical_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define EyeBallVertical_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL

/* EyeBallHorizontal */
#define EyeBallHorizontal_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define EyeBallHorizontal_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define EyeBallHorizontal_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define EyeBallHorizontal_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define EyeBallHorizontal_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define EyeBallHorizontal_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define EyeBallHorizontal_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define EyeBallHorizontal_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define EyeBallHorizontal_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define EyeBallHorizontal_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define EyeBallHorizontal_PWMUDB_genblk1_ctrlreg__7__POS 7
#define EyeBallHorizontal_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define EyeBallHorizontal_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB05_CTL
#define EyeBallHorizontal_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define EyeBallHorizontal_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB05_CTL
#define EyeBallHorizontal_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define EyeBallHorizontal_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define EyeBallHorizontal_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define EyeBallHorizontal_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define EyeBallHorizontal_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB05_MSK
#define EyeBallHorizontal_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define EyeBallHorizontal_PWMUDB_genblk8_stsreg__0__POS 0
#define EyeBallHorizontal_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define EyeBallHorizontal_PWMUDB_genblk8_stsreg__1__POS 1
#define EyeBallHorizontal_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define EyeBallHorizontal_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define EyeBallHorizontal_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define EyeBallHorizontal_PWMUDB_genblk8_stsreg__2__POS 2
#define EyeBallHorizontal_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define EyeBallHorizontal_PWMUDB_genblk8_stsreg__3__POS 3
#define EyeBallHorizontal_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define EyeBallHorizontal_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB05_MSK
#define EyeBallHorizontal_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define EyeBallHorizontal_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define EyeBallHorizontal_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define EyeBallHorizontal_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB05_ST_CTL
#define EyeBallHorizontal_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB05_ST_CTL
#define EyeBallHorizontal_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB05_ST
#define EyeBallHorizontal_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define EyeBallHorizontal_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define EyeBallHorizontal_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define EyeBallHorizontal_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define EyeBallHorizontal_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define EyeBallHorizontal_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define EyeBallHorizontal_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define EyeBallHorizontal_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define EyeBallHorizontal_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB04_A0
#define EyeBallHorizontal_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB04_A1
#define EyeBallHorizontal_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define EyeBallHorizontal_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB04_D0
#define EyeBallHorizontal_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB04_D1
#define EyeBallHorizontal_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define EyeBallHorizontal_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define EyeBallHorizontal_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB04_F0
#define EyeBallHorizontal_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB04_F1
#define EyeBallHorizontal_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define EyeBallHorizontal_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define EyeBallHorizontal_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define EyeBallHorizontal_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define EyeBallHorizontal_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define EyeBallHorizontal_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define EyeBallHorizontal_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define EyeBallHorizontal_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define EyeBallHorizontal_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB05_A0
#define EyeBallHorizontal_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB05_A1
#define EyeBallHorizontal_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define EyeBallHorizontal_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB05_D0
#define EyeBallHorizontal_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB05_D1
#define EyeBallHorizontal_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define EyeBallHorizontal_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define EyeBallHorizontal_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB05_F0
#define EyeBallHorizontal_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB05_F1
#define EyeBallHorizontal_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define EyeBallHorizontal_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Robot_Control"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E127069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
