[2025-09-16 20:09:36] START suite=cs trace=cassandra_phase3_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase3_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 5327691 heartbeat IPC: 1.877 cumulative IPC: 1.877 (Simulation time: 00 hr 00 min 53 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 8318853 heartbeat IPC: 3.343 cumulative IPC: 2.404 (Simulation time: 00 hr 01 min 28 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 8318853 cumulative IPC: 2.404 (Simulation time: 00 hr 01 min 28 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 8318853 cumulative IPC: 2.404 (Simulation time: 00 hr 01 min 28 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 22820034 heartbeat IPC: 0.6896 cumulative IPC: 0.6896 (Simulation time: 00 hr 03 min 08 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 35641644 heartbeat IPC: 0.7799 cumulative IPC: 0.732 (Simulation time: 00 hr 04 min 18 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 52034915 heartbeat IPC: 0.61 cumulative IPC: 0.6862 (Simulation time: 00 hr 05 min 38 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 64463502 heartbeat IPC: 0.8046 cumulative IPC: 0.7124 (Simulation time: 00 hr 06 min 55 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 77429248 heartbeat IPC: 0.7713 cumulative IPC: 0.7235 (Simulation time: 00 hr 08 min 15 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 90739484 heartbeat IPC: 0.7513 cumulative IPC: 0.728 (Simulation time: 00 hr 09 min 33 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 104135356 heartbeat IPC: 0.7465 cumulative IPC: 0.7306 (Simulation time: 00 hr 10 min 52 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase3_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000019 cycles: 118013031 heartbeat IPC: 0.7206 cumulative IPC: 0.7293 (Simulation time: 00 hr 12 min 10 sec)
Heartbeat CPU 0 instructions: 110000019 cycles: 131119857 heartbeat IPC: 0.763 cumulative IPC: 0.7329 (Simulation time: 00 hr 13 min 22 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 136048295 cumulative IPC: 0.735 (Simulation time: 00 hr 14 min 36 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 136048295 cumulative IPC: 0.735 (Simulation time: 00 hr 14 min 36 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase3_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.735 instructions: 100000000 cycles: 136048295
CPU 0 Branch Prediction Accuracy: 99.12% MPKI: 0.04549 Average ROB Occupancy at Mispredict: 8.77e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01249
BRANCH_INDIRECT: 0.02923
BRANCH_CONDITIONAL: 0.00377
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 9805355
LQ_STALL: 224399
SQ_STALL: 381349


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 206.64363
REPLAY_LOAD: 95.50751
NON_REPLAY_LOAD: 44.660683

== Total ==
ADDR_TRANS: 3312704
REPLAY_LOAD: 2861023
NON_REPLAY_LOAD: 3631628

== Counts ==
ADDR_TRANS: 16031
REPLAY_LOAD: 29956
NON_REPLAY_LOAD: 81316

cpu0->cpu0_STLB TOTAL        ACCESS:     576161 HIT:     399874 MISS:     176287 MSHR_MERGE:          4
cpu0->cpu0_STLB LOAD         ACCESS:     576161 HIT:     399874 MISS:     176287 MSHR_MERGE:          4
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 277 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1874692 HIT:     636758 MISS:    1237934 MSHR_MERGE:          4
cpu0->cpu0_L2C LOAD         ACCESS:    1125818 HIT:     277821 MISS:     847997 MSHR_MERGE:          2
cpu0->cpu0_L2C RFO          ACCESS:     121012 HIT:      34990 MISS:      86022 MSHR_MERGE:          2
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     278335 HIT:     277963 MISS:        372 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     349527 HIT:      45984 MISS:     303543 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 105.5 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4254305 HIT:    3855228 MISS:     399077 MSHR_MERGE:     131254
cpu0->cpu0_L1I LOAD         ACCESS:    4254305 HIT:    3855228 MISS:     399077 MSHR_MERGE:     131254
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 50.14 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   15151290 HIT:   12589839 MISS:    2561451 MSHR_MERGE:    1232912
cpu0->cpu0_L1D LOAD         ACCESS:   10743570 HIT:    9035578 MISS:    1707992 MSHR_MERGE:     849997
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    3999706 HIT:    3505238 MISS:     494468 MSHR_MERGE:     373450
cpu0->cpu0_L1D TRANSLATION  ACCESS:     408014 HIT:      49023 MISS:     358991 MSHR_MERGE:       9465
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 99.56 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3435649 HIT:    3329917 MISS:     105732 MSHR_MERGE:      57597
cpu0->cpu0_ITLB LOAD         ACCESS:    3435649 HIT:    3329917 MISS:     105732 MSHR_MERGE:      57597
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 60.89 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   14509201 HIT:   13782384 MISS:     726817 MSHR_MERGE:     198791
cpu0->cpu0_DTLB LOAD         ACCESS:   14509201 HIT:   13782384 MISS:     726817 MSHR_MERGE:     198791
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 91.43 cycles
cpu0->LLC TOTAL        ACCESS:    1466879 HIT:     433545 MISS:    1033334 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     847995 HIT:     142093 MISS:     705902 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      86020 HIT:      20042 MISS:      65978 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     229321 HIT:     228835 MISS:        486 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     303543 HIT:      42575 MISS:     260968 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 101.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      60742
  ROW_BUFFER_MISS:     972037
  AVG DBUS CONGESTED CYCLE: 6.776
Channel 0 WQ ROW_BUFFER_HIT:      55933
  ROW_BUFFER_MISS:     147508
  FULL:          0
Channel 0 REFRESHES ISSUED:      11337

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       217001        55530        42683       107048
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1087         7483         5098        86173
  STLB miss resolved @ L2C                0         1108         5961         7632        66305
  STLB miss resolved @ LLC                0          694         8094        11470        34074
  STLB miss resolved @ MEM                0         1531        18876        18830       236495

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              23320         1501        31132         8573         7936
---------------------------------------------------------------
  STLB miss resolved @ L1D              136           77          496         1874         2449
  STLB miss resolved @ L2C              245           79          699         1286         1233
  STLB miss resolved @ LLC              380           80          912         5635         2307
  STLB miss resolved @ MEM              257          102          893         5426        11544
[2025-09-16 20:24:12] END   suite=cs trace=cassandra_phase3_core2 (rc=0)
