# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/fec1
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (topwimax_tb.twimax.pll1.pll_main_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = topwimax_tb.twimax.pll1.pll_main_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 100 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 5000.000000
# Info: output_clock_low_period = 5000.000000
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------------------ Simulation Started -------------------------------------------------
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------ Inputting {2} Input Streams --------------------------------
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------- ### Starting Inputting the First stream: 
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------------- STARTED Blocks SELF CHECKER --------------------------------------
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------- Started self checker for: Randomizer Block --------------------------------
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ### The First Randimoizer Stream  
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- ### Done Inputting the First stream: 
#    Time: 2 us  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 2 us  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- ## Starting Inputting the Second stream: 
#    Time: 2 us  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 2 us  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 2005 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ### Randomizer First Stream test passed successfully
#    Time: 2005 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 2005 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ## The Second Randimoizer Stream  
#    Time: 2005 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- ## Done Inputting the Second stream: 
#    Time: 3920 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3920 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------ Finishehd Inputting {2} Input Streams --------------------------
#    Time: 3920 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3920 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ## Randomizer Second Stream test passed successfully
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------- Finished self checker for: Randomizer Block -----------------------------
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------------- STARTED OUTPUT SELF CHECKER --------------------------------------
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- Checking (Demodulating) (2) output streams ---------------
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### Started Checking First Output stream: 
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### First Output Stream: 1536 Q Values Successed
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### First Output Stream: 1536 I Values Successed
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: --------------------------- ### Ended Checking First Output stream 
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: -------------------------- ### Started Checking Second Output stream: 
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### Second Output Stream: 1536 Q Values Successed
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### Second Output Stream: 1536 I Values Successed
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: --------------------------- ### Ended Checking Second Output stream 
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- Ended Checking (Demodulating) (2) output streams ---------------
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------------------- Simulation Finished -------------------------------------------------
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:43 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package Test_Pack
# -- Compiling entity TopWiMax_tb
# -- Compiling architecture TopWiMax_tb_rtl of TopWiMax_tb
# End time: 14:50:43 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.topwimax_tb
# End time: 14:50:50 on Dec 15,2023, Elapsed time: 0:02:19
# Errors: 4, Warnings: 4
# vsim work.topwimax_tb 
# Start time: 14:50:50 on Dec 15,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.test_pack(body)
# Loading work.topwimax_tb(topwimax_tb_rtl)
# Loading work.topwimax(topwimax_rtl)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.pll_main(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# Loading work.randi(randi_rtl)
# Loading work.fec(fec_rtl)
# Loading work.fec_ram_2ports(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.inter(inter_rtl)
# Loading work.inter_ram_2port(syn)
# Loading work.modu(modu_rtl)
# ** Warning: Design size of 11928 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /topwimax_tb/twimax/int1/INTER_Output_ready has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /topwimax_tb/twimax/mod1/MODU_output_ready has no driver.
# This port will contribute value (U) to the signal network.
add wave -position insertpoint  \
sim:/topwimax_tb/clk_50 \
sim:/topwimax_tb/reset \
sim:/topwimax_tb/TopWiMax_in_valid \
sim:/topwimax_tb/load \
sim:/topwimax_tb/test_in_vector \
sim:/topwimax_tb/test_in_bit \
sim:/topwimax_tb/test_out1_bit \
sim:/topwimax_tb/test_out2_bit \
sim:/topwimax_tb/out_valid \
sim:/topwimax_tb/rand_out_alias_signal \
sim:/topwimax_tb/rand_valid_alias_signal \
sim:/topwimax_tb/fec_out_alias_signal \
sim:/topwimax_tb/fec_valid_alias_signal \
sim:/topwimax_tb/int_out_alias_signal \
sim:/topwimax_tb/int_valid_alias_signal \
sim:/topwimax_tb/RANDI_Output_Expected \
sim:/topwimax_tb/RANDI_Output_Vector \
sim:/topwimax_tb/test_pass_RANDI \
sim:/topwimax_tb/test_out_vector_Q \
sim:/topwimax_tb/test_out_vector_I \
sim:/topwimax_tb/test_out_vector_Q1 \
sim:/topwimax_tb/test_out_vector_I1 \
sim:/topwimax_tb/MODU_Expected_Output_Q \
sim:/topwimax_tb/MODU_Expected_Output_I \
sim:/topwimax_tb/test_pass_MODU_encoder_I \
sim:/topwimax_tb/test_pass_MODU_encoder_Q
run 10 us
# ** Note: ===============================================================================================================
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------ Inputting {2} Input Streams ------------------------
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ### Starting Inputting the First stream: 
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/int1
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/int1
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/fec1
# ** Error: (vsim-86) Argument value -2147483552 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/fec1
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/fec1
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (topwimax_tb.twimax.pll1.pll_main_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = topwimax_tb.twimax.pll1.pll_main_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 100 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 5000.000000
# Info: output_clock_low_period = 5000.000000
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------------------ Simulation Started -------------------------------------------------
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------ Inputting {2} Input Streams --------------------------------
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------- ### Starting Inputting the First stream: 
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------------- STARTED Blocks SELF CHECKER --------------------------------------
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------- Started self checker for: Randomizer Block --------------------------------
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ### The First Randimoizer Stream  
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- ### Done Inputting the First stream: 
#    Time: 2 us  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 2 us  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- ## Starting Inputting the Second stream: 
#    Time: 2 us  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 2 us  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 2005 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ### Randomizer First Stream test passed successfully
#    Time: 2005 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 2005 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ## The Second Randimoizer Stream  
#    Time: 2005 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- ## Done Inputting the Second stream: 
#    Time: 3920 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3920 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------ Finishehd Inputting {2} Input Streams --------------------------
#    Time: 3920 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3920 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ## Randomizer Second Stream test passed successfully
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------- Finished self checker for: Randomizer Block -----------------------------
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------------- STARTED OUTPUT SELF CHECKER --------------------------------------
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- Checking (Demodulating) (2) output streams ---------------
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### Started Checking First Output stream: 
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### First Output Stream: 1536 Q Values Successed
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### First Output Stream: 1536 I Values Successed
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: --------------------------- ### Ended Checking First Output stream 
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: -------------------------- ### Started Checking Second Output stream: 
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### Second Output Stream: 1536 Q Values Successed
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### Second Output Stream: 1536 I Values Successed
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: --------------------------- ### Ended Checking Second Output stream 
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- Ended Checking (Demodulating) (2) output streams ---------------
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------------------- Simulation Finished -------------------------------------------------
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:58 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package Test_Pack
# -- Compiling entity TopWiMax_tb
# -- Compiling architecture TopWiMax_tb_rtl of TopWiMax_tb
# End time: 14:51:58 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.topwimax_tb
# End time: 14:52:03 on Dec 15,2023, Elapsed time: 0:01:13
# Errors: 4, Warnings: 4
# vsim work.topwimax_tb 
# Start time: 14:52:03 on Dec 15,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.test_pack(body)
# Loading work.topwimax_tb(topwimax_tb_rtl)
# Loading work.topwimax(topwimax_rtl)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.pll_main(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# Loading work.randi(randi_rtl)
# Loading work.fec(fec_rtl)
# Loading work.fec_ram_2ports(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.inter(inter_rtl)
# Loading work.inter_ram_2port(syn)
# Loading work.modu(modu_rtl)
# ** Warning: Design size of 11929 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /topwimax_tb/twimax/int1/INTER_Output_ready has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /topwimax_tb/twimax/mod1/MODU_output_ready has no driver.
# This port will contribute value (U) to the signal network.
add wave -position insertpoint  \
sim:/topwimax_tb/clk_50 \
sim:/topwimax_tb/reset \
sim:/topwimax_tb/TopWiMax_in_valid \
sim:/topwimax_tb/load \
sim:/topwimax_tb/test_in_vector \
sim:/topwimax_tb/test_in_bit \
sim:/topwimax_tb/test_out1_bit \
sim:/topwimax_tb/test_out2_bit \
sim:/topwimax_tb/out_valid \
sim:/topwimax_tb/rand_out_alias_signal \
sim:/topwimax_tb/rand_valid_alias_signal \
sim:/topwimax_tb/fec_out_alias_signal \
sim:/topwimax_tb/fec_valid_alias_signal \
sim:/topwimax_tb/int_out_alias_signal \
sim:/topwimax_tb/int_valid_alias_signal \
sim:/topwimax_tb/RANDI_Output_Expected \
sim:/topwimax_tb/RANDI_Output_Vector \
sim:/topwimax_tb/test_pass_RANDI \
sim:/topwimax_tb/test_out_vector_Q \
sim:/topwimax_tb/test_out_vector_I \
sim:/topwimax_tb/test_out_vector_Q1 \
sim:/topwimax_tb/test_out_vector_I1 \
sim:/topwimax_tb/MODU_Expected_Output_Q \
sim:/topwimax_tb/MODU_Expected_Output_I \
sim:/topwimax_tb/test_pass_MODU_encoder_I \
sim:/topwimax_tb/test_pass_MODU_encoder_Q
run 10 us
# ** Note: ===============================================================================================================
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------ Inputting {2} Input Streams ------------------------
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ### Starting Inputting the First stream: 
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/int1
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/int1
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/fec1
# ** Error: (vsim-86) Argument value -2147483552 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/fec1
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/fec1
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (topwimax_tb.twimax.pll1.pll_main_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = topwimax_tb.twimax.pll1.pll_main_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 100 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 5000.000000
# Info: output_clock_low_period = 5000.000000
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------------------ Simulation Started -------------------------------------------------
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------ Inputting {2} Input Streams --------------------------------
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------- ### Starting Inputting the First stream: 
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------------- STARTED Blocks SELF CHECKER --------------------------------------
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------- Started self checker for: Randomizer Block --------------------------------
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ### The First Randimoizer Stream  
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- ### Done Inputting the First stream: 
#    Time: 2 us  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 2 us  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- ## Starting Inputting the Second stream: 
#    Time: 2 us  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 2 us  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 2005 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ### Randomizer First Stream test passed successfully
#    Time: 2005 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 2005 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ## The Second Randimoizer Stream  
#    Time: 2005 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- ## Done Inputting the Second stream: 
#    Time: 3920 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3920 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------ Finishehd Inputting {2} Input Streams --------------------------
#    Time: 3920 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3920 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ## Randomizer Second Stream test passed successfully
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------- Finished self checker for: Randomizer Block -----------------------------
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------------- STARTED OUTPUT SELF CHECKER --------------------------------------
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- Checking (Demodulating) (2) output streams ---------------
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### Started Checking First Output stream: 
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### First Output Stream: 1536 Q Values Successed
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### First Output Stream: 1536 I Values Successed
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: --------------------------- ### Ended Checking First Output stream 
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: -------------------------- ### Started Checking Second Output stream: 
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### Second Output Stream: 1536 Q Values Successed
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### Second Output Stream: 1536 I Values Successed
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: --------------------------- ### Ended Checking Second Output stream 
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- Ended Checking (Demodulating) (2) output streams ---------------
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------------------- Simulation Finished -------------------------------------------------
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/Test_Pack.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:37 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/Test_Pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package Test_Pack
# -- Compiling package body Test_Pack
# -- Loading package Test_Pack
# End time: 15:05:37 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:38 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package Test_Pack
# -- Compiling entity TopWiMax_tb
# -- Compiling architecture TopWiMax_tb_rtl of TopWiMax_tb
# End time: 15:05:38 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.topwimax_tb
# End time: 15:05:41 on Dec 15,2023, Elapsed time: 0:13:38
# Errors: 4, Warnings: 4
# vsim work.topwimax_tb 
# Start time: 15:05:41 on Dec 15,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.test_pack(body)
# Loading work.topwimax_tb(topwimax_tb_rtl)
# Loading work.topwimax(topwimax_rtl)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.pll_main(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# Loading work.randi(randi_rtl)
# Loading work.fec(fec_rtl)
# Loading work.fec_ram_2ports(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.inter(inter_rtl)
# Loading work.inter_ram_2port(syn)
# Loading work.modu(modu_rtl)
# ** Warning: Design size of 11977 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /topwimax_tb/twimax/int1/INTER_Output_ready has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /topwimax_tb/twimax/mod1/MODU_output_ready has no driver.
# This port will contribute value (U) to the signal network.
add wave -position insertpoint  \
sim:/topwimax_tb/clk_50 \
sim:/topwimax_tb/reset \
sim:/topwimax_tb/TopWiMax_in_valid \
sim:/topwimax_tb/load \
sim:/topwimax_tb/test_in_vector \
sim:/topwimax_tb/test_in_bit \
sim:/topwimax_tb/test_out1_bit \
sim:/topwimax_tb/test_out2_bit \
sim:/topwimax_tb/out_valid \
sim:/topwimax_tb/rand_out_alias_signal \
sim:/topwimax_tb/rand_valid_alias_signal \
sim:/topwimax_tb/fec_out_alias_signal \
sim:/topwimax_tb/fec_valid_alias_signal \
sim:/topwimax_tb/int_out_alias_signal \
sim:/topwimax_tb/int_valid_alias_signal \
sim:/topwimax_tb/RANDI_Output_Expected \
sim:/topwimax_tb/RANDI_Output_Vector \
sim:/topwimax_tb/test_pass_RANDI \
sim:/topwimax_tb/test_pass_fec_encoder \
sim:/topwimax_tb/FEC_Expected_Output \
sim:/topwimax_tb/FEC_Output_Vector \
sim:/topwimax_tb/test_out_vector_Q \
sim:/topwimax_tb/test_out_vector_I \
sim:/topwimax_tb/test_out_vector_Q1 \
sim:/topwimax_tb/test_out_vector_I1 \
sim:/topwimax_tb/MODU_Expected_Output_Q \
sim:/topwimax_tb/MODU_Expected_Output_I \
sim:/topwimax_tb/test_pass_MODU_encoder_I \
sim:/topwimax_tb/test_pass_MODU_encoder_Q
run 10 us
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/int1
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/int1
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/fec1
# ** Error: (vsim-86) Argument value -2147483552 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/fec1
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/fec1
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (topwimax_tb.twimax.pll1.pll_main_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = topwimax_tb.twimax.pll1.pll_main_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 100 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 5000.000000
# Info: output_clock_low_period = 5000.000000
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------------------ Simulation Started -------------------------------------------------
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------ Inputting {2} Input Streams --------------------------------
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------- ### Starting Inputting the First stream: 
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------------- STARTED Blocks SELF CHECKER --------------------------------------
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------- Started self checker for: Randomizer Block --------------------------------
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ### The First Randimoizer Input Stream  
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 1995 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 1995 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------- Started self checker for: FEC Block --------------------------------
#    Time: 1995 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 1995 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ### The First FEC Input Stream  
#    Time: 1995 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- ### Done Inputting the First stream: 
#    Time: 2 us  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 2 us  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- ## Starting Inputting the Second stream: 
#    Time: 2 us  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 2 us  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 2005 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ### Randomizer First Input Stream test passed successfully
#    Time: 2005 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 2005 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ## The Second Randimoizer Input Stream  
#    Time: 2005 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ### FEC First Input Stream test passed successfully
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ## The Second FEC Input Stream  
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- ## Done Inputting the Second stream: 
#    Time: 3920 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3920 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------ Finishehd Inputting {2} Input Streams --------------------------
#    Time: 3920 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3920 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ## Randomizer Second Input Stream test passed successfully
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------- Finished self checker for: Randomizer Block -----------------------------
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------------- STARTED OUTPUT SELF CHECKER --------------------------------------
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- Checking (Demodulating) (2) output streams ---------------
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### Started Checking First Output stream: 
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ## FEC Second Input Stream test passed successfully
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------- Finished self checker for: FEC Block -----------------------------
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### First Output Stream: 1536 Q Values Successed
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### First Output Stream: 1536 I Values Successed
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: --------------------------- ### Ended Checking First Output stream 
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: -------------------------- ### Started Checking Second Output stream: 
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### Second Output Stream: 1536 Q Values Successed
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### Second Output Stream: 1536 I Values Successed
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: --------------------------- ### Ended Checking Second Output stream 
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- Ended Checking (Demodulating) (2) output streams ---------------
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------------------- Simulation Finished -------------------------------------------------
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/Test_Pack.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:10 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/Test_Pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package Test_Pack
# -- Compiling package body Test_Pack
# -- Loading package Test_Pack
# End time: 15:14:10 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:11 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package Test_Pack
# -- Compiling entity TopWiMax_tb
# -- Compiling architecture TopWiMax_tb_rtl of TopWiMax_tb
# End time: 15:14:11 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:17 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package Test_Pack
# -- Compiling entity TopWiMax_tb
# -- Compiling architecture TopWiMax_tb_rtl of TopWiMax_tb
# End time: 15:14:17 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.topwimax_tb
# End time: 15:14:20 on Dec 15,2023, Elapsed time: 0:08:39
# Errors: 4, Warnings: 4
# vsim work.topwimax_tb 
# Start time: 15:14:20 on Dec 15,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.test_pack(body)
# Loading work.topwimax_tb(topwimax_tb_rtl)
# Loading work.topwimax(topwimax_rtl)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.pll_main(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# Loading work.randi(randi_rtl)
# Loading work.fec(fec_rtl)
# Loading work.fec_ram_2ports(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.inter(inter_rtl)
# Loading work.inter_ram_2port(syn)
# Loading work.modu(modu_rtl)
# ** Warning: Design size of 12031 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /topwimax_tb/twimax/int1/INTER_Output_ready has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /topwimax_tb/twimax/mod1/MODU_output_ready has no driver.
# This port will contribute value (U) to the signal network.
add wave -position insertpoint  \
sim:/topwimax_tb/clk_50 \
sim:/topwimax_tb/reset \
sim:/topwimax_tb/TopWiMax_in_valid \
sim:/topwimax_tb/load \
sim:/topwimax_tb/test_in_vector \
sim:/topwimax_tb/test_in_bit \
sim:/topwimax_tb/test_out1_bit \
sim:/topwimax_tb/test_out2_bit \
sim:/topwimax_tb/out_valid \
sim:/topwimax_tb/rand_out_alias_signal \
sim:/topwimax_tb/rand_valid_alias_signal \
sim:/topwimax_tb/fec_out_alias_signal \
sim:/topwimax_tb/fec_valid_alias_signal \
sim:/topwimax_tb/int_out_alias_signal \
sim:/topwimax_tb/int_valid_alias_signal \
sim:/topwimax_tb/RANDI_Output_Expected \
sim:/topwimax_tb/RANDI_Output_Vector \
sim:/topwimax_tb/test_pass_RANDI \
sim:/topwimax_tb/test_pass_fec_encoder \
sim:/topwimax_tb/FEC_Expected_Output \
sim:/topwimax_tb/FEC_Output_Vector \
sim:/topwimax_tb/test_pass_INTER_encoder \
sim:/topwimax_tb/INTER_Output_Vector \
sim:/topwimax_tb/INTER_Expected_Output \
sim:/topwimax_tb/test_out_vector_Q \
sim:/topwimax_tb/test_out_vector_I \
sim:/topwimax_tb/test_out_vector_Q1 \
sim:/topwimax_tb/test_out_vector_I1 \
sim:/topwimax_tb/MODU_Expected_Output_Q \
sim:/topwimax_tb/MODU_Expected_Output_I \
sim:/topwimax_tb/test_pass_MODU_encoder_I \
sim:/topwimax_tb/test_pass_MODU_encoder_Q
run 10 us
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/int1
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/int1
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/fec1
# ** Error: (vsim-86) Argument value -2147483552 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/fec1
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/fec1
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (topwimax_tb.twimax.pll1.pll_main_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = topwimax_tb.twimax.pll1.pll_main_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 100 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 5000.000000
# Info: output_clock_low_period = 5000.000000
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------------------ Simulation Started -------------------------------------------------
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------ Inputting {2} Input Streams --------------------------------
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------- ### Starting Inputting the First stream: 
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------------- STARTED Blocks SELF CHECKER --------------------------------------
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------- Started self checker for: Randomizer Block --------------------------------
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ### The First Randimoizer Input Stream  
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 1995 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 1995 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------- Started self checker for: FEC Block --------------------------------
#    Time: 1995 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 1995 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ### The First FEC Input Stream  
#    Time: 1995 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- ### Done Inputting the First stream: 
#    Time: 2 us  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 2 us  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- ## Starting Inputting the Second stream: 
#    Time: 2 us  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 2 us  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 2005 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ### Randomizer First Input Stream test passed successfully
#    Time: 2005 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 2005 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ## The Second Randimoizer Input Stream  
#    Time: 2005 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ### FEC First Input Stream test passed Successfully
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ## The Second FEC Input Stream  
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------- Started self checker for: INTER Block --------------------------------
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ### The First INTER Input Stream  
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- ## Done Inputting the Second stream: 
#    Time: 3920 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3920 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------ Finishehd Inputting {2} Input Streams --------------------------
#    Time: 3920 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3920 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ## Randomizer Second Input Stream test passed successfully
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: -------------------Finished self checker for: RANDI Block--------------------------
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------------- STARTED OUTPUT SELF CHECKER --------------------------------------
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- Checking (Demodulating) (2) output streams ---------------
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### Started Checking First MODU Output stream: 
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ## FEC Second Input Stream test passed Successfully
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: -------------------Finished self checker for: FEC Block--------------------------
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ### INTER First Input Stream test passed Successfully
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ## The Second INTER Input Stream  
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### First MODU Output Stream: 1536 Q Values Successed
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### First MODU Output Stream: 1536 I Values Successed
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: --------------------------- ### Ended Checking MODU First Output stream 
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: -------------------------- ### Started Checking MODU Second Output stream: 
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ## INTER Second Input Stream test passed Successfully
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: -------------------Finished self checker for: INTER Block--------------------------
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------------FINISHED SELF CHECKER--------------------------
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### Second MODU Output Stream: 1536 Q Values Successed
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### Second MODU Output Stream: 1536 I Values Successed
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: --------------------------- ### Ended Checking MODU Second Output stream 
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- Ended Checking (Demodulating) (2) output streams ---------------
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------------------- Simulation Finished -------------------------------------------------
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/Test_Pack.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:11 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/Test_Pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package Test_Pack
# -- Compiling package body Test_Pack
# -- Loading package Test_Pack
# End time: 15:16:11 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:12 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package Test_Pack
# -- Compiling entity TopWiMax_tb
# -- Compiling architecture TopWiMax_tb_rtl of TopWiMax_tb
# End time: 15:16:12 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.topwimax_tb
# End time: 15:16:16 on Dec 15,2023, Elapsed time: 0:01:56
# Errors: 4, Warnings: 4
# vsim work.topwimax_tb 
# Start time: 15:16:16 on Dec 15,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.test_pack(body)
# Loading work.topwimax_tb(topwimax_tb_rtl)
# Loading work.topwimax(topwimax_rtl)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.pll_main(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# Loading work.randi(randi_rtl)
# Loading work.fec(fec_rtl)
# Loading work.fec_ram_2ports(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.inter(inter_rtl)
# Loading work.inter_ram_2port(syn)
# Loading work.modu(modu_rtl)
# ** Warning: Design size of 12031 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /topwimax_tb/twimax/int1/INTER_Output_ready has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /topwimax_tb/twimax/mod1/MODU_output_ready has no driver.
# This port will contribute value (U) to the signal network.
add wave -position insertpoint  \
sim:/topwimax_tb/clk_50 \
sim:/topwimax_tb/reset \
sim:/topwimax_tb/TopWiMax_in_valid \
sim:/topwimax_tb/load \
sim:/topwimax_tb/test_in_vector \
sim:/topwimax_tb/test_in_bit \
sim:/topwimax_tb/test_out1_bit \
sim:/topwimax_tb/test_out2_bit \
sim:/topwimax_tb/out_valid \
sim:/topwimax_tb/rand_out_alias_signal \
sim:/topwimax_tb/rand_valid_alias_signal \
sim:/topwimax_tb/fec_out_alias_signal \
sim:/topwimax_tb/fec_valid_alias_signal \
sim:/topwimax_tb/int_out_alias_signal \
sim:/topwimax_tb/int_valid_alias_signal \
sim:/topwimax_tb/RANDI_Output_Expected \
sim:/topwimax_tb/RANDI_Output_Vector \
sim:/topwimax_tb/test_pass_RANDI \
sim:/topwimax_tb/test_pass_fec_encoder \
sim:/topwimax_tb/FEC_Expected_Output \
sim:/topwimax_tb/FEC_Output_Vector \
sim:/topwimax_tb/test_pass_INTER_encoder \
sim:/topwimax_tb/INTER_Output_Vector \
sim:/topwimax_tb/INTER_Expected_Output \
sim:/topwimax_tb/test_out_vector_Q \
sim:/topwimax_tb/test_out_vector_I \
sim:/topwimax_tb/test_out_vector_Q1 \
sim:/topwimax_tb/test_out_vector_I1 \
sim:/topwimax_tb/MODU_Expected_Output_Q \
sim:/topwimax_tb/MODU_Expected_Output_I \
sim:/topwimax_tb/test_pass_MODU_encoder_I \
sim:/topwimax_tb/test_pass_MODU_encoder_Q
run 10 us
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/int1
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/int1
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/fec1
# ** Error: (vsim-86) Argument value -2147483552 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/fec1
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/fec1
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (topwimax_tb.twimax.pll1.pll_main_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = topwimax_tb.twimax.pll1.pll_main_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 100 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 5000.000000
# Info: output_clock_low_period = 5000.000000
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------------------ Simulation Started -------------------------------------------------
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------ Inputting {2} Input Streams --------------------------------
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------- ### Starting Inputting the First stream: 
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------------- STARTED Blocks SELF CHECKER --------------------------------------
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------- Started self checker for: Randomizer Block --------------------------------
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ### The First Randimoizer Input Stream  
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 1995 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 1995 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------- Started self checker for: FEC Block --------------------------------
#    Time: 1995 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 1995 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ### The First FEC Input Stream  
#    Time: 1995 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- ### Done Inputting the First stream: 
#    Time: 2 us  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 2 us  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- ## Starting Inputting the Second stream: 
#    Time: 2 us  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 2 us  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 2005 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ### Randomizer First Input Stream test Failed
#    Time: 2005 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 2005 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ## The Second Randimoizer Input Stream  
#    Time: 2005 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ### FEC First Input Stream test Failed
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ## The Second FEC Input Stream  
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------- Started self checker for: INTER Block --------------------------------
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ### The First INTER Input Stream  
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- ## Done Inputting the Second stream: 
#    Time: 3920 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3920 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------ Finishehd Inputting {2} Input Streams --------------------------
#    Time: 3920 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3920 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ## Randomizer Second Input Stream test Failed
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: -------------------Finished self checker for: RANDI Block--------------------------
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------------- STARTED OUTPUT SELF CHECKER --------------------------------------
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- Checking (Demodulating) (2) output streams ---------------
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### Started Checking First MODU Output stream: 
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ## FEC Second Input Stream test Failed
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: -------------------Finished self checker for: FEC Block--------------------------
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ### INTER First Input Stream test Failed
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ## The Second INTER Input Stream  
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### First MODU Output Stream: 1536 Q Values Failed
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### First MODU Output Stream: 1536 I Values failed
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: --------------------------- ### Ended Checking MODU First Output stream 
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: -------------------------- ### Started Checking MODU Second Output stream: 
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ## INTER Second Input Stream test Failed
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: -------------------Finished self checker for: INTER Block--------------------------
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------------FINISHED SELF CHECKER--------------------------
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### Second MODU Output Stream: 1536 Q Values Failed
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### Second MODU Output Stream: 1536 I Values Failed
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: --------------------------- ### Ended Checking MODU Second Output stream 
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- Ended Checking (Demodulating) (2) output streams ---------------
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------------------- Simulation Finished -------------------------------------------------
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/Test_Pack.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:03 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/Test_Pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package Test_Pack
# -- Compiling package body Test_Pack
# -- Loading package Test_Pack
# End time: 15:18:04 on Dec 15,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:05 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package Test_Pack
# -- Compiling entity TopWiMax_tb
# -- Compiling architecture TopWiMax_tb_rtl of TopWiMax_tb
# End time: 15:18:05 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.topwimax_tb
# End time: 15:18:09 on Dec 15,2023, Elapsed time: 0:01:53
# Errors: 4, Warnings: 4
# vsim work.topwimax_tb 
# Start time: 15:18:09 on Dec 15,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.test_pack(body)
# Loading work.topwimax_tb(topwimax_tb_rtl)
# Loading work.topwimax(topwimax_rtl)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.pll_main(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# Loading work.randi(randi_rtl)
# Loading work.fec(fec_rtl)
# Loading work.fec_ram_2ports(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.inter(inter_rtl)
# Loading work.inter_ram_2port(syn)
# Loading work.modu(modu_rtl)
# ** Warning: Design size of 12031 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /topwimax_tb/twimax/int1/INTER_Output_ready has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /topwimax_tb/twimax/mod1/MODU_output_ready has no driver.
# This port will contribute value (U) to the signal network.
add wave -position insertpoint  \
sim:/topwimax_tb/clk_50 \
sim:/topwimax_tb/reset \
sim:/topwimax_tb/TopWiMax_in_valid \
sim:/topwimax_tb/load \
sim:/topwimax_tb/test_in_vector \
sim:/topwimax_tb/test_in_bit \
sim:/topwimax_tb/test_out1_bit \
sim:/topwimax_tb/test_out2_bit \
sim:/topwimax_tb/out_valid \
sim:/topwimax_tb/rand_out_alias_signal \
sim:/topwimax_tb/rand_valid_alias_signal \
sim:/topwimax_tb/fec_out_alias_signal \
sim:/topwimax_tb/fec_valid_alias_signal \
sim:/topwimax_tb/int_out_alias_signal \
sim:/topwimax_tb/int_valid_alias_signal \
sim:/topwimax_tb/RANDI_Output_Expected \
sim:/topwimax_tb/RANDI_Output_Vector \
sim:/topwimax_tb/test_pass_RANDI \
sim:/topwimax_tb/test_pass_fec_encoder \
sim:/topwimax_tb/FEC_Expected_Output \
sim:/topwimax_tb/FEC_Output_Vector \
sim:/topwimax_tb/test_pass_INTER_encoder \
sim:/topwimax_tb/INTER_Output_Vector \
sim:/topwimax_tb/INTER_Expected_Output \
sim:/topwimax_tb/test_out_vector_Q \
sim:/topwimax_tb/test_out_vector_I \
sim:/topwimax_tb/test_out_vector_Q1 \
sim:/topwimax_tb/test_out_vector_I1 \
sim:/topwimax_tb/MODU_Expected_Output_Q \
sim:/topwimax_tb/MODU_Expected_Output_I \
sim:/topwimax_tb/test_pass_MODU_encoder_I \
sim:/topwimax_tb/test_pass_MODU_encoder_Q
run 10 us
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/int1
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/int1
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/fec1
# ** Error: (vsim-86) Argument value -2147483552 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/fec1
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/fec1
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (topwimax_tb.twimax.pll1.pll_main_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = topwimax_tb.twimax.pll1.pll_main_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 100 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 5000.000000
# Info: output_clock_low_period = 5000.000000
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------------------ Simulation Started -------------------------------------------------
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------ Inputting {2} Input Streams --------------------------------
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------- ### Starting Inputting the First stream: 
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------------- STARTED Blocks SELF CHECKER --------------------------------------
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------- Started self checker for: Randomizer Block --------------------------------
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ### The First Randimoizer Input Stream  
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 1995 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 1995 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------- Started self checker for: FEC Block --------------------------------
#    Time: 1995 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 1995 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ### The First FEC Input Stream  
#    Time: 1995 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- ### Done Inputting the First stream: 
#    Time: 2 us  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 2 us  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- ## Starting Inputting the Second stream: 
#    Time: 2 us  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 2 us  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 2005 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ### Randomizer First Input Stream test passed successfully
#    Time: 2005 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 2005 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ## The Second Randimoizer Input Stream  
#    Time: 2005 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ### FEC First Input Stream test passed Successfully
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ## The Second FEC Input Stream  
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------- Started self checker for: INTER Block --------------------------------
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ### The First INTER Input Stream  
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- ## Done Inputting the Second stream: 
#    Time: 3920 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3920 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------ Finishehd Inputting {2} Input Streams --------------------------
#    Time: 3920 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3920 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ## Randomizer Second Input Stream test passed successfully
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: -------------------Finished self checker for: RANDI Block--------------------------
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------------- STARTED OUTPUT SELF CHECKER --------------------------------------
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- Checking (Demodulating) (2) output streams ---------------
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### Started Checking First MODU Output stream: 
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ## FEC Second Input Stream test passed Successfully
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: -------------------Finished self checker for: FEC Block--------------------------
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ### INTER First Input Stream test passed Successfully
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ## The Second INTER Input Stream  
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### First MODU Output Stream: 1536 Q Values Successed
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### First MODU Output Stream: 1536 I Values Successed
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: --------------------------- ### Ended Checking MODU First Output stream 
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: -------------------------- ### Started Checking MODU Second Output stream: 
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ## INTER Second Input Stream test passed Successfully
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: -------------------Finished self checker for: INTER Block--------------------------
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------------FINISHED SELF CHECKER--------------------------
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### Second MODU Output Stream: 1536 Q Values Successed
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### Second MODU Output Stream: 1536 I Values Successed
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: --------------------------- ### Ended Checking MODU Second Output stream 
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- Ended Checking (Demodulating) (2) output streams ---------------
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------------------- Simulation Finished -------------------------------------------------
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/MODU.vhd D:/AUC/ASIC/Project/Phase2_Submission/MODU_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:36 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/MODU.vhd D:/AUC/ASIC/Project/Phase2_Submission/MODU_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Compiling entity MODU
# -- Compiling architecture MODU_rtl of MODU
# -- Loading package Test_Pack
# -- Compiling entity MODU_tb
# -- Compiling architecture MODU_tb_rtl of MODU_tb
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/MODU_tb.vhd(45): (vcom-1294) Declaration with designator "MODU_Expected_Output_Q" already exists in this region.
# ** =====> Prior declaration of "MODU_Expected_Output_Q" is at D:/AUC/ASIC/Project/Phase2_Submission/MODU_tb.vhd(35).
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/MODU_tb.vhd(46): (vcom-1294) Declaration with designator "MODU_Expected_Output_I" already exists in this region.
# ** =====> Prior declaration of "MODU_Expected_Output_I" is at D:/AUC/ASIC/Project/Phase2_Submission/MODU_tb.vhd(36).
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/MODU_tb.vhd(182): VHDL Compiler exiting
# End time: 15:49:36 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/MODU.vhd D:/AUC/ASIC/Project/Phase2_Submission/MODU_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:23 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/MODU.vhd D:/AUC/ASIC/Project/Phase2_Submission/MODU_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Compiling entity MODU
# -- Compiling architecture MODU_rtl of MODU
# -- Loading package Test_Pack
# -- Compiling entity MODU_tb
# -- Compiling architecture MODU_tb_rtl of MODU_tb
# End time: 15:50:24 on Dec 15,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:26 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity randi
# -- Compiling architecture randi_rtl of randi
# -- Loading package Test_Pack
# -- Compiling entity randi_tb
# -- Compiling architecture randi_tb_rtl of randi_tb
# End time: 15:50:26 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/INTER.vhd D:/AUC/ASIC/Project/Phase2_Submission/INTER_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:28 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/INTER.vhd D:/AUC/ASIC/Project/Phase2_Submission/INTER_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Compiling entity INTER
# -- Compiling architecture INTER_RTL of INTER
# -- Loading package Test_Pack
# -- Compiling entity INTER_tb
# -- Compiling architecture INTER_tb_rtl of INTER_tb
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/INTER_tb.vhd(43): (vcom-1294) Declaration with designator "test_pass_INTER_encoder" already exists in this region.
# ** =====> Prior declaration of "test_pass_INTER_encoder" is at D:/AUC/ASIC/Project/Phase2_Submission/INTER_tb.vhd(38).
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/INTER_tb.vhd(225): VHDL Compiler exiting
# End time: 15:50:28 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/INTER.vhd D:/AUC/ASIC/Project/Phase2_Submission/INTER_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:49 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/INTER.vhd D:/AUC/ASIC/Project/Phase2_Submission/INTER_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Compiling entity INTER
# -- Compiling architecture INTER_RTL of INTER
# -- Loading package Test_Pack
# -- Compiling entity INTER_tb
# -- Compiling architecture INTER_tb_rtl of INTER_tb
# End time: 15:50:49 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/AUC/ASIC/Project/Phase2_Submission/FEC.vhd D:/AUC/ASIC/Project/Phase2_Submission/FEC_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:51 on Dec 15,2023
# vcom -reportprogress 30 -work work D:/AUC/ASIC/Project/Phase2_Submission/FEC.vhd D:/AUC/ASIC/Project/Phase2_Submission/FEC_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Compiling entity FEC
# -- Compiling architecture FEC_rtl of FEC
# -- Loading package Test_Pack
# -- Compiling entity FEC_tb
# -- Compiling architecture FEC_tb_rtl of FEC_tb
# End time: 15:50:51 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax.vhd D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:54 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax.vhd D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Compiling entity TopWiMax
# -- Compiling architecture TopWiMax_RTL of TopWiMax
# -- Loading package Test_Pack
# -- Compiling entity TopWiMax_tb
# -- Compiling architecture TopWiMax_tb_rtl of TopWiMax_tb
# End time: 15:50:54 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/AUC/ASIC/Project/Phase2_Submission/Test_Pack.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:55 on Dec 15,2023
# vcom -reportprogress 30 -work work D:/AUC/ASIC/Project/Phase2_Submission/Test_Pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package Test_Pack
# -- Compiling package body Test_Pack
# -- Loading package Test_Pack
# End time: 15:50:55 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:57 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package Test_Pack
# -- Compiling entity TopWiMax_tb
# -- Compiling architecture TopWiMax_tb_rtl of TopWiMax_tb
# End time: 16:04:57 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.fec
# End time: 16:24:08 on Dec 15,2023, Elapsed time: 1:05:59
# Errors: 9, Warnings: 4
# vsim work.fec 
# Start time: 16:24:09 on Dec 15,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.fec(fec_rtl)
# Loading work.fec_ram_2ports(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
add wave -position insertpoint  \
sim:/fec/FEC_output_ready
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/FEC.vhd D:/AUC/ASIC/Project/Phase2_Submission/FEC_tb.vhd D:/AUC/ASIC/Project/Phase2_Submission/INTER.vhd D:/AUC/ASIC/Project/Phase2_Submission/INTER_tb.vhd D:/AUC/ASIC/Project/Phase2_Submission/MODU.vhd D:/AUC/ASIC/Project/Phase2_Submission/MODU_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:31:19 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/FEC.vhd D:/AUC/ASIC/Project/Phase2_Submission/FEC_tb.vhd D:/AUC/ASIC/Project/Phase2_Submission/INTER.vhd D:/AUC/ASIC/Project/Phase2_Submission/INTER_tb.vhd D:/AUC/ASIC/Project/Phase2_Submission/MODU.vhd D:/AUC/ASIC/Project/Phase2_Submission/MODU_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Compiling entity FEC
# -- Compiling architecture FEC_rtl of FEC
# -- Loading package Test_Pack
# -- Compiling entity FEC_tb
# -- Compiling architecture FEC_tb_rtl of FEC_tb
# -- Compiling entity INTER
# -- Compiling architecture INTER_RTL of INTER
# -- Compiling entity INTER_tb
# -- Compiling architecture INTER_tb_rtl of INTER_tb
# -- Compiling entity MODU
# -- Compiling architecture MODU_rtl of MODU
# -- Compiling entity MODU_tb
# -- Compiling architecture MODU_tb_rtl of MODU_tb
# End time: 16:31:19 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:31:25 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity randi
# -- Compiling architecture randi_rtl of randi
# End time: 16:31:25 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:31:26 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Test_Pack
# -- Compiling entity randi_tb
# -- Compiling architecture randi_tb_rtl of randi_tb
# End time: 16:31:26 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/Test_Pack.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:31:27 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/Test_Pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package Test_Pack
# -- Compiling package body Test_Pack
# -- Loading package Test_Pack
# End time: 16:31:27 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:31:28 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Compiling entity TopWiMax
# -- Compiling architecture TopWiMax_RTL of TopWiMax
# End time: 16:31:28 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:31:29 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package Test_Pack
# -- Compiling entity TopWiMax_tb
# -- Compiling architecture TopWiMax_tb_rtl of TopWiMax_tb
# End time: 16:31:29 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.topwimax_tb
# End time: 16:31:33 on Dec 15,2023, Elapsed time: 0:07:24
# Errors: 0, Warnings: 0
# vsim work.topwimax_tb 
# Start time: 16:31:33 on Dec 15,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.test_pack(body)
# Loading work.topwimax_tb(topwimax_tb_rtl)
# Loading work.topwimax(topwimax_rtl)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.pll_main(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# Loading work.randi(randi_rtl)
# Loading work.fec(fec_rtl)
# Loading work.fec_ram_2ports(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.inter(inter_rtl)
# Loading work.inter_ram_2port(syn)
# Loading work.modu(modu_rtl)
# ** Warning: Design size of 12040 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /topwimax_tb/twimax/fec1/FEC_output_ready has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /topwimax_tb/twimax/int1/INTER_Output_ready has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /topwimax_tb/twimax/mod1/MODU_output_ready has no driver.
# This port will contribute value (U) to the signal network.
add wave -position insertpoint  \
sim:/topwimax_tb/clk_50 \
sim:/topwimax_tb/reset \
sim:/topwimax_tb/TopWiMax_in_valid \
sim:/topwimax_tb/load \
sim:/topwimax_tb/test_in_vector \
sim:/topwimax_tb/test_in_bit \
sim:/topwimax_tb/test_out1_bit \
sim:/topwimax_tb/test_out2_bit \
sim:/topwimax_tb/out_valid \
sim:/topwimax_tb/rand_out_alias_signal \
sim:/topwimax_tb/rand_valid_alias_signal \
sim:/topwimax_tb/fec_out_alias_signal \
sim:/topwimax_tb/fec_valid_alias_signal \
sim:/topwimax_tb/int_out_alias_signal \
sim:/topwimax_tb/int_valid_alias_signal \
sim:/topwimax_tb/RANDI_Output_Expected \
sim:/topwimax_tb/RANDI_Output_Vector \
sim:/topwimax_tb/test_pass_RANDI \
sim:/topwimax_tb/test_pass_fec_encoder \
sim:/topwimax_tb/FEC_Expected_Output \
sim:/topwimax_tb/FEC_Output_Vector \
sim:/topwimax_tb/test_pass_INTER_encoder \
sim:/topwimax_tb/INTER_Output_Vector \
sim:/topwimax_tb/INTER_Expected_Output \
sim:/topwimax_tb/test_out_vector_Q \
sim:/topwimax_tb/test_out_vector_I \
sim:/topwimax_tb/test_out_vector_Q1 \
sim:/topwimax_tb/test_out_vector_I1 \
sim:/topwimax_tb/MODU_Expected_Output_Q \
sim:/topwimax_tb/MODU_Expected_Output_I \
sim:/topwimax_tb/test_pass_MODU_encoder_I \
sim:/topwimax_tb/test_pass_MODU_encoder_Q
run 10 us
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/int1
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/int1
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/fec1
# ** Error: (vsim-86) Argument value -2147483552 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/fec1
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/fec1
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (topwimax_tb.twimax.pll1.pll_main_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = topwimax_tb.twimax.pll1.pll_main_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 100 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 5000.000000
# Info: output_clock_low_period = 5000.000000
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------------------ Simulation Started -------------------------------------------------
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------ Inputting {2} Input Streams --------------------------------
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------- ### Starting Inputting the First stream: 
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------------- STARTED Blocks SELF CHECKER --------------------------------------
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------- Started self checker for: Randomizer Block --------------------------------
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ### The First Randimoizer Input Stream  
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 1995 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------- Started self checker for: FEC Block --------------------------------
#    Time: 1995 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 1995 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ### The First FEC Input Stream  
#    Time: 1995 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- ### Done Inputting the First stream: 
#    Time: 2 us  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 2 us  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- ## Starting Inputting the Second stream: 
#    Time: 2 us  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 2 us  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 2005 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ### Randomizer First Input Stream test passed successfully
#    Time: 2005 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 2005 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ## The Second Randimoizer Input Stream  
#    Time: 2005 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ### FEC First Input Stream test passed Successfully
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ## The Second FEC Input Stream  
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------- Started self checker for: INTER Block --------------------------------
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ### The First INTER Input Stream  
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- ## Done Inputting the Second stream: 
#    Time: 3920 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3920 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------ Finishehd Inputting {2} Input Streams --------------------------
#    Time: 3920 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3920 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ## Randomizer Second Input Stream test passed successfully
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: -------------------Finished self checker for: RANDI Block--------------------------
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------------- STARTED OUTPUT SELF CHECKER --------------------------------------
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- Checking (Demodulating) (2) output streams ---------------
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### Started Checking First MODU Output stream: 
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ## FEC Second Input Stream test passed Successfully
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: -------------------Finished self checker for: FEC Block--------------------------
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ### INTER First Input Stream test passed Successfully
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ## The Second INTER Input Stream  
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### First MODU Output Stream: 1536 Q Values Successed
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### First MODU Output Stream: 1536 I Values Successed
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: --------------------------- ### Ended Checking MODU First Output stream 
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: -------------------------- ### Started Checking MODU Second Output stream: 
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ## INTER Second Input Stream test passed Successfully
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: -------------------Finished self checker for: INTER Block--------------------------
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------------FINISHED SELF CHECKER--------------------------
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### Second MODU Output Stream: 1536 Q Values Successed
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### Second MODU Output Stream: 1536 I Values Successed
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: --------------------------- ### Ended Checking MODU Second Output stream 
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- Ended Checking (Demodulating) (2) output streams ---------------
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------------------- Simulation Finished -------------------------------------------------
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:48 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity randi
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd(20): (vcom-1136) Unknown identifier "randi_output_ready".
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd(20): Bad resolution function (STD_LOGIC) for type (error).
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd(20): near ":": (vcom-1576) expecting ';' or ')'.
# End time: 16:38:48 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:48 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Test_Pack
# -- Compiling entity randi_tb
# -- Compiling architecture randi_tb_rtl of randi_tb
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd(58): near "randi_output_ready": (vcom-1576) expecting ',' or ')'.
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd(127): VHDL Compiler exiting
# End time: 16:38:48 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:05 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity randi
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd(20): (vcom-1136) Unknown identifier "randi_output_ready".
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd(20): Bad resolution function (STD_LOGIC) for type (error).
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd(20): near ":": (vcom-1576) expecting ';' or ')'.
# End time: 16:39:05 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:05 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Test_Pack
# -- Compiling entity randi_tb
# -- Compiling architecture randi_tb_rtl of randi_tb
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd(58): (vcom-1484) Unknown formal identifier "randi_output_ready".
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd(127): VHDL Compiler exiting
# End time: 16:39:06 on Dec 15,2023, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:25 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity randi
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd(20): (vcom-1136) Unknown identifier "randi_output_ready".
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd(20): Bad resolution function (STD_LOGIC) for type (error).
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd(20): near ":": (vcom-1576) expecting ';' or ')'.
# End time: 16:39:26 on Dec 15,2023, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:26 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Test_Pack
# -- Compiling entity randi_tb
# -- Compiling architecture randi_tb_rtl of randi_tb
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd(58): (vcom-1484) Unknown formal identifier "randi_output_ready".
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd(127): VHDL Compiler exiting
# End time: 16:39:26 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:26 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity randi
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd(20): (vcom-1136) Unknown identifier "randi_output_ready".
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd(20): Bad resolution function (STD_LOGIC) for type (error).
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd(20): near ":": (vcom-1576) expecting ';' or ')'.
# End time: 16:39:26 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:26 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Test_Pack
# -- Compiling entity randi_tb
# -- Compiling architecture randi_tb_rtl of randi_tb
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd(58): (vcom-1484) Unknown formal identifier "randi_output_ready".
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd(127): VHDL Compiler exiting
# End time: 16:39:26 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:26 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity randi
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd(20): (vcom-1136) Unknown identifier "randi_output_ready".
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd(20): Bad resolution function (STD_LOGIC) for type (error).
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd(20): near ":": (vcom-1576) expecting ';' or ')'.
# End time: 16:39:27 on Dec 15,2023, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:27 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd 
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Test_Pack
# -- Compiling entity randi_tb
# -- Compiling architecture randi_tb_rtl of randi_tb
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd(58): (vcom-1484) Unknown formal identifier "randi_output_ready".
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd(127): VHDL Compiler exiting
# End time: 16:39:27 on Dec 15,2023, Elapsed time: 0:00:00
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Errors: 2, Warnings: 0
# Start time: 16:39:27 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd
# -- Compiling entity randi
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd(20): (vcom-1136) Unknown identifier "randi_output_ready".
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd(20): Bad resolution function (STD_LOGIC) for type (error).
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd(20): near ":": (vcom-1576) expecting ';' or ')'.
# End time: 16:39:27 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:27 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity randi
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd(20): (vcom-1136) Unknown identifier "randi_output_ready".
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd(20): Bad resolution function (STD_LOGIC) for type (error).
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd(20): near ":": (vcom-1576) expecting ';' or ')'.
# End time: 16:39:27 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:27 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Test_Pack
# -- Compiling entity randi_tb
# -- Compiling architecture randi_tb_rtl of randi_tb
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd(58): (vcom-1484) Unknown formal identifier "randi_output_ready".
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd(127): VHDL Compiler exiting
# End time: 16:39:27 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:27 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Test_Pack
# -- Compiling entity randi_tb
# -- Compiling architecture randi_tb_rtl of randi_tb
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd(58): (vcom-1484) Unknown formal identifier "randi_output_ready".
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd(127): VHDL Compiler exiting
# End time: 16:39:27 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:55 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity randi
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd(20): (vcom-1136) Unknown identifier "randi_output_ready".
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd(20): Bad resolution function (STD_LOGIC) for type (error).
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd(20): near ":": (vcom-1576) expecting ';' or ')'.
# End time: 16:39:55 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:55 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Test_Pack
# -- Compiling entity randi_tb
# -- Compiling architecture randi_tb_rtl of randi_tb
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd(25): (vcom-1136) Unknown identifier "randi_output_ready".
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd(25): Bad resolution function (STD_LOGIC) for type (error).
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd(25): near ":": (vcom-1576) expecting ';' or ')'.
# End time: 16:39:55 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:15 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity randi
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd(20): (vcom-1136) Unknown identifier "randi_output_ready".
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd(20): Bad resolution function (STD_LOGIC) for type (error).
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd(20): near ":": (vcom-1576) expecting ';' or ')'.
# End time: 16:40:15 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:15 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Test_Pack
# -- Compiling entity randi_tb
# -- Compiling architecture randi_tb_rtl of randi_tb
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd(24): near ",": (vcom-1576) expecting ';' or ')'.
# End time: 16:40:15 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:47 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity randi
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd(20): (vcom-1136) Unknown identifier "randi_output_ready".
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd(20): Bad resolution function (STD_LOGIC) for type (error).
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd(20): near ":": (vcom-1576) expecting ';' or ')'.
# End time: 16:40:48 on Dec 15,2023, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:48 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Test_Pack
# -- Compiling entity randi_tb
# -- Compiling architecture randi_tb_rtl of randi_tb
# End time: 16:40:48 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.randi_tb
# End time: 16:40:54 on Dec 15,2023, Elapsed time: 0:09:21
# Errors: 52, Warnings: 5
# vsim work.randi_tb 
# Start time: 16:40:55 on Dec 15,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_pack(body)
# Loading work.randi_tb(randi_tb_rtl)
# Loading work.randi(randi_rtl)
# ** Error: (vsim-3732) D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd(58): No default binding for component instance 'uut'.
#    The following component port is not on the entity:
#           randi_output_ready
#    Time: 0 ps  Iteration: 0  Instance: /randi_tb/uut File: D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd
# Error loading design
# End time: 16:40:56 on Dec 15,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:10 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity randi
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd(19): (vcom-1136) Unknown identifier "randi_output_ready".
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd(19): Bad resolution function (STD_LOGIC) for type (error).
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd(19): near ":": (vcom-1576) expecting ';' or ')'.
# End time: 16:42:10 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:23 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity randi
# -- Compiling architecture randi_rtl of randi
# End time: 16:42:24 on Dec 15,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:24 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/randi_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Test_Pack
# -- Compiling entity randi_tb
# -- Compiling architecture randi_tb_rtl of randi_tb
# End time: 16:42:24 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.randi_tb
# vsim work.randi_tb 
# Start time: 16:42:26 on Dec 15,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_pack(body)
# Loading work.randi_tb(randi_tb_rtl)
# Loading work.randi(randi_rtl)
add wave -position insertpoint  \
sim:/randi_tb/clk \
sim:/randi_tb/reset \
sim:/randi_tb/randi_input_valid \
sim:/randi_tb/load \
sim:/randi_tb/randi_input_data \
sim:/randi_tb/randi_output_data \
sim:/randi_tb/randi_input_ready \
sim:/randi_tb/randi_output_ready \
sim:/randi_tb/randi_output_valid \
sim:/randi_tb/input_vector \
sim:/randi_tb/RANDI_Output_Expected \
sim:/randi_tb/RANDI_Output_Vector \
sim:/randi_tb/test_pass_RANDI
run 2 us
# ** Note: ===============================================================================================================
#    Time: 35 ns  Iteration: 0  Instance: /randi_tb
# ** Note: ------------------------------------------ Simulation Started -------------------------------------------------
#    Time: 35 ns  Iteration: 0  Instance: /randi_tb
# ** Note: ===============================================================================================================
#    Time: 35 ns  Iteration: 0  Instance: /randi_tb
# ** Note: ===============================================================================================================
#    Time: 35 ns  Iteration: 0  Instance: /randi_tb
# ** Note: ------------------------------ Inputting {1} Input Streams --------------------------------
#    Time: 35 ns  Iteration: 0  Instance: /randi_tb
# ** Note: ===============================================================================================================
#    Time: 35 ns  Iteration: 0  Instance: /randi_tb
# ** Note: ---------------------------- ### Starting Inputting the First stream: 
#    Time: 35 ns  Iteration: 0  Instance: /randi_tb
# ** Note: ===============================================================================================================
#    Time: 35 ns  Iteration: 0  Instance: /randi_tb
# ** Note: ========================================================================================================
#    Time: 45 ns  Iteration: 0  Instance: /randi_tb
# ** Note: ------------------------------------- STARTED Blocks SELF CHECKER --------------------------------------
#    Time: 45 ns  Iteration: 0  Instance: /randi_tb
# ** Note: ========================================================================================================
#    Time: 45 ns  Iteration: 0  Instance: /randi_tb
# ** Note: ---------------------------- Started self checker for: Randomizer Block --------------------------------
#    Time: 45 ns  Iteration: 0  Instance: /randi_tb
# ** Note: ========================================================================================================
#    Time: 45 ns  Iteration: 0  Instance: /randi_tb
# ** Note: ---------------------------------- ### The First Randimoizer Input Stream  
#    Time: 45 ns  Iteration: 0  Instance: /randi_tb
# ** Note: ----------------------------- ### Done Inputting the First stream: 
#    Time: 1955 ns  Iteration: 0  Instance: /randi_tb
# ** Note: ===============================================================================================================
#    Time: 1955 ns  Iteration: 0  Instance: /randi_tb
# ** Note: ------------------------------ Finishehd Inputting {1} Input Streams --------------------------
#    Time: 1955 ns  Iteration: 0  Instance: /randi_tb
# ** Note: ===============================================================================================================
#    Time: 1955 ns  Iteration: 0  Instance: /randi_tb
# ** Note: ===============================================================================================================
#    Time: 1965 ns  Iteration: 0  Instance: /randi_tb
# ** Note: ------------------------- ### Randomizer First Input Stream test passed successfully
#    Time: 1965 ns  Iteration: 0  Instance: /randi_tb
# ** Note: ===============================================================================================================
#    Time: 1965 ns  Iteration: 0  Instance: /randi_tb
# ** Note: ========================================================================================================
#    Time: 1965 ns  Iteration: 0  Instance: /randi_tb
# ** Note: -------------------Finished self checker for: RANDI Block--------------------------
#    Time: 1965 ns  Iteration: 0  Instance: /randi_tb
# ** Note: ========================================================================================================
#    Time: 1965 ns  Iteration: 0  Instance: /randi_tb
# ** Note: ===============================================================================================================
#    Time: 1965 ns  Iteration: 0  Instance: /randi_tb
# ** Note: ----------------------------------------- Simulation Finished -------------------------------------------------
#    Time: 1965 ns  Iteration: 0  Instance: /randi_tb
# ** Note: ===============================================================================================================
#    Time: 1965 ns  Iteration: 0  Instance: /randi_tb
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/FEC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:27 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/FEC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Compiling entity FEC
# -- Compiling architecture FEC_rtl of FEC
# End time: 16:50:27 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/FEC_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:27 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/FEC_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package Test_Pack
# -- Compiling entity FEC_tb
# -- Compiling architecture FEC_tb_rtl of FEC_tb
# End time: 16:50:27 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.fec_tb
# End time: 16:50:34 on Dec 15,2023, Elapsed time: 0:08:08
# Errors: 0, Warnings: 0
# vsim work.fec_tb 
# Start time: 16:50:34 on Dec 15,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.test_pack(body)
# Loading work.fec_tb(fec_tb_rtl)
# Loading work.fec(fec_rtl)
# Loading work.fec_ram_2ports(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
add wave -position insertpoint  \
sim:/fec_tb/CLK_50MHz \
sim:/fec_tb/CLK_100MHz \
sim:/fec_tb/reset \
sim:/fec_tb/FEC_input_valid \
sim:/fec_tb/FEC_input_ready \
sim:/fec_tb/test_in_vector \
sim:/fec_tb/test_out_vector \
sim:/fec_tb/FEC_input_data \
sim:/fec_tb/test_pass_fec_encoder \
sim:/fec_tb/FEC_Expected_Output \
sim:/fec_tb/FEC_output_data \
sim:/fec_tb/FEC_output_valid \
sim:/fec_tb/FEC_output_ready \
sim:/fec_tb/flag
run 4 us
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /fec_tb/uut
# ** Error: (vsim-86) Argument value -2147483552 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /fec_tb/uut
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 0  Instance: /fec_tb/uut
# ** Note: ===============================================================================================================
#    Time: 30 ns  Iteration: 0  Instance: /fec_tb
# ** Note: ------------------------------------------ Simulation Started -------------------------------------------------
#    Time: 30 ns  Iteration: 0  Instance: /fec_tb
# ** Note: ========================================================================================================
#    Time: 30 ns  Iteration: 0  Instance: /fec_tb
# ** Note: ========================================================================================================
#    Time: 30 ns  Iteration: 0  Instance: /fec_tb
# ** Note: ------------------------------    Inputting {5} Input Streams --------------------------------
#    Time: 30 ns  Iteration: 0  Instance: /fec_tb
# ** Note: ========================================================================================================
#    Time: 30 ns  Iteration: 0  Instance: /fec_tb
# ** Note: ===============================================================================================================
#    Time: 30 ns  Iteration: 0  Instance: /fec_tb
# ** Note: ---------------------------------- ### The First FEC Input Stream  
#    Time: 30 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #95
#    Time: 30 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #94
#    Time: 50 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #93
#    Time: 70 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #92
#    Time: 90 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #91
#    Time: 110 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #90
#    Time: 130 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #89
#    Time: 150 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #88
#    Time: 170 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #87
#    Time: 190 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #86
#    Time: 210 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #85
#    Time: 230 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #84
#    Time: 250 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #83
#    Time: 270 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #82
#    Time: 290 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #81
#    Time: 310 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #80
#    Time: 330 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #79
#    Time: 350 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #78
#    Time: 370 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #77
#    Time: 390 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #76
#    Time: 410 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #75
#    Time: 430 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #74
#    Time: 450 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #73
#    Time: 470 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #72
#    Time: 490 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #71
#    Time: 510 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #70
#    Time: 530 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #69
#    Time: 550 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #68
#    Time: 570 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #67
#    Time: 590 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #66
#    Time: 610 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #65
#    Time: 630 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #64
#    Time: 650 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #63
#    Time: 670 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #62
#    Time: 690 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #61
#    Time: 710 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #60
#    Time: 730 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #59
#    Time: 750 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #58
#    Time: 770 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #57
#    Time: 790 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #56
#    Time: 810 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #55
#    Time: 830 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #54
#    Time: 850 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #53
#    Time: 870 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #52
#    Time: 890 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #51
#    Time: 910 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #50
#    Time: 930 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #49
#    Time: 950 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #48
#    Time: 970 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #47
#    Time: 990 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #46
#    Time: 1010 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #45
#    Time: 1030 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #44
#    Time: 1050 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #43
#    Time: 1070 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #42
#    Time: 1090 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #41
#    Time: 1110 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #40
#    Time: 1130 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #39
#    Time: 1150 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #38
#    Time: 1170 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #37
#    Time: 1190 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #36
#    Time: 1210 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #35
#    Time: 1230 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #34
#    Time: 1250 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #33
#    Time: 1270 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #32
#    Time: 1290 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #31
#    Time: 1310 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #30
#    Time: 1330 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #29
#    Time: 1350 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #28
#    Time: 1370 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #27
#    Time: 1390 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #26
#    Time: 1410 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #25
#    Time: 1430 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #24
#    Time: 1450 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #23
#    Time: 1470 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #22
#    Time: 1490 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #21
#    Time: 1510 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #20
#    Time: 1530 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #19
#    Time: 1550 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #18
#    Time: 1570 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #17
#    Time: 1590 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #16
#    Time: 1610 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #15
#    Time: 1630 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #14
#    Time: 1650 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #13
#    Time: 1670 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #12
#    Time: 1690 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #11
#    Time: 1710 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #10
#    Time: 1730 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #9
#    Time: 1750 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #8
#    Time: 1770 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #7
#    Time: 1790 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #6
#    Time: 1810 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #5
#    Time: 1830 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #4
#    Time: 1850 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #3
#    Time: 1870 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #2
#    Time: 1890 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #1
#    Time: 1910 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #0
#    Time: 1930 ns  Iteration: 0  Instance: /fec_tb
# ** Note: ----------------------------- ### Done Inputting the First stream: 
#    Time: 1950 ns  Iteration: 0  Instance: /fec_tb
# ** Note: ===============================================================================================================
#    Time: 1950 ns  Iteration: 0  Instance: /fec_tb
# ** Note: ---------------------------------- ### The Second FEC Input Stream  
#    Time: 1950 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #95
#    Time: 1950 ns  Iteration: 0  Instance: /fec_tb
# ** Note: ========================================================================================================
#    Time: 1952 ns  Iteration: 0  Instance: /fec_tb
# ** Note: ---------------------------- Started self checker for: FEC Block --------------------------------
#    Time: 1952 ns  Iteration: 0  Instance: /fec_tb
# ** Note: ========================================================================================================
#    Time: 1952 ns  Iteration: 0  Instance: /fec_tb
# ** Note: ---------------------------------- ### The First FEC Input Stream  
#    Time: 1952 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #94
#    Time: 1970 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #93
#    Time: 1990 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #92
#    Time: 2010 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #91
#    Time: 2030 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #90
#    Time: 2050 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #89
#    Time: 2070 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #88
#    Time: 2090 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #87
#    Time: 2110 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #86
#    Time: 2130 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #85
#    Time: 2150 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #84
#    Time: 2170 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #83
#    Time: 2190 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #82
#    Time: 2210 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #81
#    Time: 2230 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #80
#    Time: 2250 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #79
#    Time: 2270 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #78
#    Time: 2290 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #77
#    Time: 2310 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #76
#    Time: 2330 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #75
#    Time: 2350 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #74
#    Time: 2370 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #73
#    Time: 2390 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #72
#    Time: 2410 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #71
#    Time: 2430 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #70
#    Time: 2450 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #69
#    Time: 2470 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #68
#    Time: 2490 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #67
#    Time: 2510 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #66
#    Time: 2530 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #65
#    Time: 2550 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #64
#    Time: 2570 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #63
#    Time: 2590 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #62
#    Time: 2610 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #61
#    Time: 2630 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #60
#    Time: 2650 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #59
#    Time: 2670 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #58
#    Time: 2690 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #57
#    Time: 2710 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #56
#    Time: 2730 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #55
#    Time: 2750 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #54
#    Time: 2770 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #53
#    Time: 2790 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #52
#    Time: 2810 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #51
#    Time: 2830 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #50
#    Time: 2850 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #49
#    Time: 2870 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #48
#    Time: 2890 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #47
#    Time: 2910 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #46
#    Time: 2930 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #45
#    Time: 2950 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #44
#    Time: 2970 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #43
#    Time: 2990 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #42
#    Time: 3010 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #41
#    Time: 3030 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #40
#    Time: 3050 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #39
#    Time: 3070 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #38
#    Time: 3090 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #37
#    Time: 3110 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #36
#    Time: 3130 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #35
#    Time: 3150 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #34
#    Time: 3170 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #33
#    Time: 3190 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #32
#    Time: 3210 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #31
#    Time: 3230 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #30
#    Time: 3250 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #29
#    Time: 3270 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #28
#    Time: 3290 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #27
#    Time: 3310 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #26
#    Time: 3330 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #25
#    Time: 3350 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #24
#    Time: 3370 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #23
#    Time: 3390 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #22
#    Time: 3410 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #21
#    Time: 3430 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #20
#    Time: 3450 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #19
#    Time: 3470 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #18
#    Time: 3490 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #17
#    Time: 3510 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #16
#    Time: 3530 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #15
#    Time: 3550 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #14
#    Time: 3570 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #13
#    Time: 3590 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #12
#    Time: 3610 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #11
#    Time: 3630 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #10
#    Time: 3650 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #9
#    Time: 3670 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #8
#    Time: 3690 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #7
#    Time: 3710 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #6
#    Time: 3730 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #5
#    Time: 3750 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #4
#    Time: 3770 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #3
#    Time: 3790 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #2
#    Time: 3810 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #1
#    Time: 3830 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #0
#    Time: 3850 ns  Iteration: 0  Instance: /fec_tb
# ** Note: ----------------------------- ### Done Inputting the Second stream: 
#    Time: 3870 ns  Iteration: 0  Instance: /fec_tb
# ** Note: ===============================================================================================================
#    Time: 3870 ns  Iteration: 0  Instance: /fec_tb
# ** Note: ---------------------------------- ### The Third FEC Input Stream  
#    Time: 3870 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #95
#    Time: 3870 ns  Iteration: 0  Instance: /fec_tb
# ** Note: ===============================================================================================================
#    Time: 3872 ns  Iteration: 0  Instance: /fec_tb
# ** Note: ------------------------- ### FEC First Input Stream test passed Successfully
#    Time: 3872 ns  Iteration: 0  Instance: /fec_tb
# ** Note: ===============================================================================================================
#    Time: 3872 ns  Iteration: 0  Instance: /fec_tb
# ** Note: ---------------------------------- ## The Second FEC Input Stream  
#    Time: 3872 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #94
#    Time: 3890 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #93
#    Time: 3910 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #92
#    Time: 3930 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #91
#    Time: 3950 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #90
#    Time: 3970 ns  Iteration: 0  Instance: /fec_tb
# ** Note: {Streaming In} Bit #89
#    Time: 3990 ns  Iteration: 0  Instance: /fec_tb
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/INTER.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:04 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/INTER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Compiling entity INTER
# -- Compiling architecture INTER_RTL of INTER
# End time: 16:57:04 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/INTER_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:04 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/INTER_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Test_Pack
# -- Compiling entity INTER_tb
# -- Compiling architecture INTER_tb_rtl of INTER_tb
# End time: 16:57:04 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.inter
# End time: 16:57:12 on Dec 15,2023, Elapsed time: 0:06:38
# Errors: 2, Warnings: 1
# vsim work.inter 
# Start time: 16:57:12 on Dec 15,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.inter(inter_rtl)
# Loading work.inter_ram_2port(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
add wave -position insertpoint  \
sim:/inter/clk_100MHz \
sim:/inter/reset \
sim:/inter/INTER_Input_data \
sim:/inter/INTER_input_valid \
sim:/inter/INTER_input_ready \
sim:/inter/INTER_Output_data \
sim:/inter/INTER_Output_valid \
sim:/inter/INTER_Output_ready \
sim:/inter/INTER_Input_data_buffer \
sim:/inter/counter \
sim:/inter/counter_out \
sim:/inter/counter_kmod16 \
sim:/inter/mk_pos \
sim:/inter/finished_buffering_flag \
sim:/inter/finished_outputting_flag \
sim:/inter/PingPong_flag \
sim:/inter/state_reg \
sim:/inter/address_a \
sim:/inter/address_b \
sim:/inter/clock \
sim:/inter/data_a \
sim:/inter/data_b \
sim:/inter/wren_a \
sim:/inter/wren_b \
sim:/inter/q_a \
sim:/inter/q_b \
sim:/inter/Inter_Buffer \
sim:/inter/Inter_Buffer2
vsim work.inter_tb
# End time: 16:58:57 on Dec 15,2023, Elapsed time: 0:01:45
# Errors: 0, Warnings: 0
# vsim work.inter_tb 
# Start time: 16:58:57 on Dec 15,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_pack(body)
# Loading work.inter_tb(inter_tb_rtl)
# Loading altera_mf.altera_mf_components
# Loading work.inter(inter_rtl)
# Loading work.inter_ram_2port(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
add wave -position insertpoint  \
sim:/inter_tb/clk \
sim:/inter_tb/reset \
sim:/inter_tb/INTER_input_valid \
sim:/inter_tb/INTER_input_ready \
sim:/inter_tb/test_in_vector \
sim:/inter_tb/INTER_Input_data \
sim:/inter_tb/INTER_Output_data \
sim:/inter_tb/test_pass_INTER_encoder \
sim:/inter_tb/INTER_Output_valid \
sim:/inter_tb/INTER_Output_ready \
sim:/inter_tb/flag \
sim:/inter_tb/test_out_vector \
sim:/inter_tb/INTER_Expected_Output \
sim:/inter_tb/CLK_100MHz_Period \
sim:/inter_tb/CLK_100MHz_Period_HALF
run 8 us
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /inter_tb/uut
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /inter_tb/uut
# ** Note: ===============================================================================================================
#    Time: 15 ns  Iteration: 0  Instance: /inter_tb
# ** Note: ------------------------------------------ Simulation Started -------------------------------------------------
#    Time: 15 ns  Iteration: 0  Instance: /inter_tb
# ** Note: ========================================================================================================
#    Time: 15 ns  Iteration: 0  Instance: /inter_tb
# ** Note: ========================================================================================================
#    Time: 15 ns  Iteration: 0  Instance: /inter_tb
# ** Note: ------------------------------    Inputting {4} Input Streams --------------------------------
#    Time: 15 ns  Iteration: 0  Instance: /inter_tb
# ** Note: ========================================================================================================
#    Time: 15 ns  Iteration: 0  Instance: /inter_tb
# ** Note: ===============================================================================================================
#    Time: 15 ns  Iteration: 0  Instance: /inter_tb
# ** Note: ---------------------------------- ### The First FEC Input Stream  
#    Time: 15 ns  Iteration: 0  Instance: /inter_tb
# ** Note: ----------------------------- ### Done Inputting the First stream: 
#    Time: 1935 ns  Iteration: 0  Instance: /inter_tb
# ** Note: ===============================================================================================================
#    Time: 1935 ns  Iteration: 0  Instance: /inter_tb
# ** Note: ---------------------------------- ### The Second FEC Input Stream  
#    Time: 1935 ns  Iteration: 0  Instance: /inter_tb
# ** Note: ========================================================================================================
#    Time: 1937 ns  Iteration: 0  Instance: /inter_tb
# ** Note: ---------------------------- Started self checker for: INTER Block --------------------------------
#    Time: 1937 ns  Iteration: 0  Instance: /inter_tb
# ** Note: ========================================================================================================
#    Time: 1937 ns  Iteration: 0  Instance: /inter_tb
# ** Note: ---------------------------------- ### The First INTER Input Stream  
#    Time: 1937 ns  Iteration: 0  Instance: /inter_tb
# ** Note: ----------------------------- ### Done Inputting the Second stream: 
#    Time: 3855 ns  Iteration: 0  Instance: /inter_tb
# ** Note: ===============================================================================================================
#    Time: 3855 ns  Iteration: 0  Instance: /inter_tb
# ** Note: ---------------------------------- ### The Third FEC Input Stream  
#    Time: 3855 ns  Iteration: 0  Instance: /inter_tb
# ** Note: ===============================================================================================================
#    Time: 3857 ns  Iteration: 0  Instance: /inter_tb
# ** Note: ------------------------- ### INTER First Input Stream test passed Successfully
#    Time: 3857 ns  Iteration: 0  Instance: /inter_tb
# ** Note: ===============================================================================================================
#    Time: 3857 ns  Iteration: 0  Instance: /inter_tb
# ** Note: ---------------------------------- ## The Second INTER Input Stream  
#    Time: 3857 ns  Iteration: 0  Instance: /inter_tb
# ** Note: ----------------------------- ### Done Inputting the Third stream: 
#    Time: 5775 ns  Iteration: 0  Instance: /inter_tb
# ** Note: ===============================================================================================================
#    Time: 5775 ns  Iteration: 0  Instance: /inter_tb
# ** Note: ---------------------------------- ### The Fourth FEC Input Stream  
#    Time: 5775 ns  Iteration: 0  Instance: /inter_tb
# ** Note: ===============================================================================================================
#    Time: 5777 ns  Iteration: 0  Instance: /inter_tb
# ** Note: ------------------------- ## INTER Second Input Stream test passed Successfully
#    Time: 5777 ns  Iteration: 0  Instance: /inter_tb
# ** Note: ---------------------------------- ### The Third INTER Input Stream  
#    Time: 5777 ns  Iteration: 0  Instance: /inter_tb
# ** Note: ----------------------------- ### Done Inputting the Fourth stream: 
#    Time: 7695 ns  Iteration: 0  Instance: /inter_tb
# ** Note: ===============================================================================================================
#    Time: 7695 ns  Iteration: 0  Instance: /inter_tb
# ** Note: ------------------------------ Finishehd Inputting {4} Input Streams --------------------------
#    Time: 7695 ns  Iteration: 0  Instance: /inter_tb
# ** Note: ===============================================================================================================
#    Time: 7695 ns  Iteration: 0  Instance: /inter_tb
# ** Note: ===============================================================================================================
#    Time: 7697 ns  Iteration: 0  Instance: /inter_tb
# ** Note: ------------------------- ### INTER Third Input Stream test passed Successfully
#    Time: 7697 ns  Iteration: 0  Instance: /inter_tb
# ** Note: ===============================================================================================================
#    Time: 7697 ns  Iteration: 0  Instance: /inter_tb
# ** Note: ---------------------------------- ## The Fourth INTER Input Stream  
#    Time: 7697 ns  Iteration: 0  Instance: /inter_tb
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/MODU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:17 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/MODU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Compiling entity MODU
# -- Compiling architecture MODU_rtl of MODU
# End time: 17:07:17 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/MODU_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:17 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/MODU_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Test_Pack
# -- Compiling entity MODU_tb
# -- Compiling architecture MODU_tb_rtl of MODU_tb
# End time: 17:07:17 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.modu_tb
# End time: 17:07:31 on Dec 15,2023, Elapsed time: 0:08:34
# Errors: 2, Warnings: 0
# vsim work.modu_tb 
# Start time: 17:07:31 on Dec 15,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_pack(body)
# Loading work.modu_tb(modu_tb_rtl)
# Loading altera_mf.altera_mf_components
# Loading work.modu(modu_rtl)
add wave -position insertpoint  \
sim:/modu_tb/clk_100MHz \
sim:/modu_tb/reset \
sim:/modu_tb/MODU_input_valid \
sim:/modu_tb/MODU_input_ready \
sim:/modu_tb/test_in_vector \
sim:/modu_tb/test_out_vector_Q \
sim:/modu_tb/test_out_vector_I \
sim:/modu_tb/MODU_input_data \
sim:/modu_tb/MODU_output_Q \
sim:/modu_tb/MODU_output_I \
sim:/modu_tb/MODU_output_valid \
sim:/modu_tb/MODU_output_ready \
sim:/modu_tb/flag \
sim:/modu_tb/MODU_Expected_Output_Q \
sim:/modu_tb/MODU_Expected_Output_I \
sim:/modu_tb/test_pass_MODU_encoder_I \
sim:/modu_tb/test_pass_MODU_encoder_Q
run 12 us
# ** Note: ===============================================================================================================
#    Time: 15 ns  Iteration: 0  Instance: /modu_tb
# ** Note: ------------------------------------------ Simulation Started -------------------------------------------------
#    Time: 15 ns  Iteration: 0  Instance: /modu_tb
# ** Note: ========================================================================================================
#    Time: 15 ns  Iteration: 0  Instance: /modu_tb
# ** Note: ========================================================================================================
#    Time: 15 ns  Iteration: 0  Instance: /modu_tb
# ** Note: ------------------------------    Inputting {2} Input Streams --------------------------------
#    Time: 15 ns  Iteration: 0  Instance: /modu_tb
# ** Note: ========================================================================================================
#    Time: 15 ns  Iteration: 0  Instance: /modu_tb
# ** Note: ===============================================================================================================
#    Time: 15 ns  Iteration: 0  Instance: /modu_tb
# ** Note: ---------------------------------- ### The First FEC Input Stream  
#    Time: 15 ns  Iteration: 0  Instance: /modu_tb
# ** Note: ----------------------------- ### Done Inputting the First stream: 
#    Time: 1935 ns  Iteration: 0  Instance: /modu_tb
# ** Note: ===============================================================================================================
#    Time: 1935 ns  Iteration: 0  Instance: /modu_tb
# ** Note: ---------------------------------- ### The Second FEC Input Stream  
#    Time: 1935 ns  Iteration: 0  Instance: /modu_tb
# ** Note: ----------------------------- ### Done Inputting the Second stream: 
#    Time: 3855 ns  Iteration: 0  Instance: /modu_tb
# ** Note: ------------------------------ Finishehd Inputting {2} Input Streams --------------------------
#    Time: 3855 ns  Iteration: 0  Instance: /modu_tb
# ** Note: ===============================================================================================================
#    Time: 3855 ns  Iteration: 0  Instance: /modu_tb
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/MODU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:10 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/MODU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Compiling entity MODU
# -- Compiling architecture MODU_rtl of MODU
# End time: 17:10:10 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/MODU_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:10 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/MODU_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Test_Pack
# -- Compiling entity MODU_tb
# -- Compiling architecture MODU_tb_rtl of MODU_tb
# End time: 17:10:11 on Dec 15,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.modu_tb
# End time: 17:10:15 on Dec 15,2023, Elapsed time: 0:02:44
# Errors: 0, Warnings: 0
# vsim work.modu_tb 
# Start time: 17:10:15 on Dec 15,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_pack(body)
# Loading work.modu_tb(modu_tb_rtl)
# Loading altera_mf.altera_mf_components
# Loading work.modu(modu_rtl)
add wave -position insertpoint  \
sim:/modu_tb/clk_100MHz \
sim:/modu_tb/reset \
sim:/modu_tb/MODU_input_valid \
sim:/modu_tb/MODU_input_ready \
sim:/modu_tb/test_in_vector \
sim:/modu_tb/test_out_vector_Q \
sim:/modu_tb/test_out_vector_I \
sim:/modu_tb/MODU_input_data \
sim:/modu_tb/MODU_output_Q \
sim:/modu_tb/MODU_output_I \
sim:/modu_tb/MODU_output_valid \
sim:/modu_tb/MODU_output_ready \
sim:/modu_tb/flag \
sim:/modu_tb/MODU_Expected_Output_Q \
sim:/modu_tb/MODU_Expected_Output_I \
sim:/modu_tb/test_pass_MODU_encoder_I \
sim:/modu_tb/test_pass_MODU_encoder_Q
RUN 12 US
# invalid command name "RUN"
run 12 us
# ** Note: ===============================================================================================================
#    Time: 15 ns  Iteration: 0  Instance: /modu_tb
# ** Note: ------------------------------------------ Simulation Started -------------------------------------------------
#    Time: 15 ns  Iteration: 0  Instance: /modu_tb
# ** Note: ========================================================================================================
#    Time: 15 ns  Iteration: 0  Instance: /modu_tb
# ** Note: ========================================================================================================
#    Time: 15 ns  Iteration: 0  Instance: /modu_tb
# ** Note: ------------------------------    Inputting MODU {2} Input Streams --------------------------------
#    Time: 15 ns  Iteration: 0  Instance: /modu_tb
# ** Note: ========================================================================================================
#    Time: 15 ns  Iteration: 0  Instance: /modu_tb
# ** Note: ===============================================================================================================
#    Time: 15 ns  Iteration: 0  Instance: /modu_tb
# ** Note: ---------------------------------- ### The First MODU Input Stream  
#    Time: 15 ns  Iteration: 0  Instance: /modu_tb
# ** Note: ===============================================================================================================
#    Time: 35 ns  Iteration: 1  Instance: /modu_tb
# ** Note: ------------------------------------------ Simulation Started -------------------------------------------------
#    Time: 35 ns  Iteration: 1  Instance: /modu_tb
# ** Note: ===============================================================================================================
#    Time: 35 ns  Iteration: 1  Instance: /modu_tb
# ** Note: ----------------------------- Checking MODU (Demodulating) (2) output streams ---------------
#    Time: 35 ns  Iteration: 1  Instance: /modu_tb
# ** Note: ===============================================================================================================
#    Time: 35 ns  Iteration: 1  Instance: /modu_tb
# ** Note: ------------------------ ### Started Checking First MODU Output stream: 
#    Time: 35 ns  Iteration: 1  Instance: /modu_tb
# ** Note: Outer Loop Count: 0
#    Time: 35 ns  Iteration: 1  Instance: /modu_tb
# ** Note: Outer Loop Count: 1
#    Time: 55016 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 2
#    Time: 75032 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 3
#    Time: 95048 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 4
#    Time: 115064 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 5
#    Time: 135080 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 6
#    Time: 155096 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 7
#    Time: 175112 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 8
#    Time: 195128 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 9
#    Time: 215144 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 10
#    Time: 235160 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 11
#    Time: 255176 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 12
#    Time: 275192 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 13
#    Time: 295208 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 14
#    Time: 315224 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 15
#    Time: 335240 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 16
#    Time: 355256 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 17
#    Time: 375272 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 18
#    Time: 395288 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 19
#    Time: 415304 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 20
#    Time: 435320 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 21
#    Time: 455336 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 22
#    Time: 475352 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 23
#    Time: 495368 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 24
#    Time: 515384 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 25
#    Time: 535400 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 26
#    Time: 555416 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 27
#    Time: 575432 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 28
#    Time: 595448 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 29
#    Time: 615464 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 30
#    Time: 635480 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 31
#    Time: 655496 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 32
#    Time: 675512 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 33
#    Time: 695528 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 34
#    Time: 715544 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 35
#    Time: 735560 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 36
#    Time: 755576 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 37
#    Time: 775592 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 38
#    Time: 795608 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 39
#    Time: 815624 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 40
#    Time: 835640 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 41
#    Time: 855656 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 42
#    Time: 875672 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 43
#    Time: 895688 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 44
#    Time: 915704 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 45
#    Time: 935720 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 46
#    Time: 955736 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 47
#    Time: 975752 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 48
#    Time: 995768 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 49
#    Time: 1015784 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 50
#    Time: 1035800 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 51
#    Time: 1055816 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 52
#    Time: 1075832 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 53
#    Time: 1095848 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 54
#    Time: 1115864 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 55
#    Time: 1135880 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 56
#    Time: 1155896 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 57
#    Time: 1175912 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 58
#    Time: 1195928 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 59
#    Time: 1215944 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 60
#    Time: 1235960 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 61
#    Time: 1255976 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 62
#    Time: 1275992 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 63
#    Time: 1296008 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 64
#    Time: 1316024 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 65
#    Time: 1336040 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 66
#    Time: 1356056 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 67
#    Time: 1376072 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 68
#    Time: 1396088 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 69
#    Time: 1416104 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 70
#    Time: 1436120 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 71
#    Time: 1456136 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 72
#    Time: 1476152 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 73
#    Time: 1496168 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 74
#    Time: 1516184 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 75
#    Time: 1536200 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 76
#    Time: 1556216 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 77
#    Time: 1576232 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 78
#    Time: 1596248 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 79
#    Time: 1616264 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 80
#    Time: 1636280 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 81
#    Time: 1656296 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 82
#    Time: 1676312 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 83
#    Time: 1696328 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 84
#    Time: 1716344 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 85
#    Time: 1736360 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 86
#    Time: 1756376 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 87
#    Time: 1776392 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 88
#    Time: 1796408 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 89
#    Time: 1816424 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 90
#    Time: 1836440 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 91
#    Time: 1856456 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 92
#    Time: 1876472 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 93
#    Time: 1896488 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 94
#    Time: 1916504 ps  Iteration: 0  Instance: /modu_tb
# ** Note: ----------------------------- ### Done Inputting MODU the First stream: 
#    Time: 1935 ns  Iteration: 0  Instance: /modu_tb
# ** Note: ===============================================================================================================
#    Time: 1935 ns  Iteration: 0  Instance: /modu_tb
# ** Note: ---------------------------------- ### The Second MODU Input Stream  
#    Time: 1935 ns  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 95
#    Time: 1936520 ps  Iteration: 0  Instance: /modu_tb
# ** Note: ------------------------ ### First MODU Output Stream: 1536 Q Values Successed
#    Time: 1956536 ps  Iteration: 0  Instance: /modu_tb
# ** Note: ===============================================================================================================
#    Time: 1956536 ps  Iteration: 0  Instance: /modu_tb
# ** Note: ------------------------ ### First MODU Output Stream: 1536 I Values Successed
#    Time: 1956536 ps  Iteration: 0  Instance: /modu_tb
# ** Note: ===============================================================================================================
#    Time: 1956536 ps  Iteration: 0  Instance: /modu_tb
# ** Note: --------------------------- ### Ended Checking MODU First Output stream 
#    Time: 1956536 ps  Iteration: 0  Instance: /modu_tb
# ** Note: ===============================================================================================================
#    Time: 1956536 ps  Iteration: 0  Instance: /modu_tb
# ** Note: -------------------------- ### Started Checking MODU Second Output stream: 
#    Time: 1956536 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 0
#    Time: 1956536 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 1
#    Time: 1976552 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 2
#    Time: 1996568 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 3
#    Time: 2016584 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 4
#    Time: 2036600 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 5
#    Time: 2056616 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 6
#    Time: 2076632 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 7
#    Time: 2096648 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 8
#    Time: 2116664 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 9
#    Time: 2136680 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 10
#    Time: 2156696 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 11
#    Time: 2176712 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 12
#    Time: 2196728 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 13
#    Time: 2216744 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 14
#    Time: 2236760 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 15
#    Time: 2256776 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 16
#    Time: 2276792 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 17
#    Time: 2296808 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 18
#    Time: 2316824 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 19
#    Time: 2336840 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 20
#    Time: 2356856 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 21
#    Time: 2376872 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 22
#    Time: 2396888 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 23
#    Time: 2416904 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 24
#    Time: 2436920 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 25
#    Time: 2456936 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 26
#    Time: 2476952 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 27
#    Time: 2496968 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 28
#    Time: 2516984 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 29
#    Time: 2537 ns  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 30
#    Time: 2557016 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 31
#    Time: 2577032 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 32
#    Time: 2597048 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 33
#    Time: 2617064 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 34
#    Time: 2637080 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 35
#    Time: 2657096 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 36
#    Time: 2677112 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 37
#    Time: 2697128 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 38
#    Time: 2717144 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 39
#    Time: 2737160 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 40
#    Time: 2757176 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 41
#    Time: 2777192 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 42
#    Time: 2797208 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 43
#    Time: 2817224 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 44
#    Time: 2837240 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 45
#    Time: 2857256 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 46
#    Time: 2877272 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 47
#    Time: 2897288 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 48
#    Time: 2917304 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 49
#    Time: 2937320 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 50
#    Time: 2957336 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 51
#    Time: 2977352 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 52
#    Time: 2997368 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 53
#    Time: 3017384 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 54
#    Time: 3037400 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 55
#    Time: 3057416 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 56
#    Time: 3077432 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 57
#    Time: 3097448 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 58
#    Time: 3117464 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 59
#    Time: 3137480 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 60
#    Time: 3157496 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 61
#    Time: 3177512 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 62
#    Time: 3197528 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 63
#    Time: 3217544 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 64
#    Time: 3237560 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 65
#    Time: 3257576 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 66
#    Time: 3277592 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 67
#    Time: 3297608 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 68
#    Time: 3317624 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 69
#    Time: 3337640 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 70
#    Time: 3357656 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 71
#    Time: 3377672 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 72
#    Time: 3397688 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 73
#    Time: 3417704 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 74
#    Time: 3437720 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 75
#    Time: 3457736 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 76
#    Time: 3477752 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 77
#    Time: 3497768 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 78
#    Time: 3517784 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 79
#    Time: 3537800 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 80
#    Time: 3557816 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 81
#    Time: 3577832 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 82
#    Time: 3597848 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 83
#    Time: 3617864 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 84
#    Time: 3637880 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 85
#    Time: 3657896 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 86
#    Time: 3677912 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 87
#    Time: 3697928 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 88
#    Time: 3717944 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 89
#    Time: 3737960 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 90
#    Time: 3757976 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 91
#    Time: 3777992 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 92
#    Time: 3798008 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 93
#    Time: 3818024 ps  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 94
#    Time: 3838040 ps  Iteration: 0  Instance: /modu_tb
# ** Note: ----------------------------- ### Done Inputting MODU the Second stream: 
#    Time: 3855 ns  Iteration: 0  Instance: /modu_tb
# ** Note: ------------------------------ Finishehd Inputting MODU {2} Input Streams --------------------------
#    Time: 3855 ns  Iteration: 0  Instance: /modu_tb
# ** Note: ===============================================================================================================
#    Time: 3855 ns  Iteration: 0  Instance: /modu_tb
# ** Note: Outer Loop Count: 95
#    Time: 3858056 ps  Iteration: 0  Instance: /modu_tb
# ** Note: ------------------------ ### Second MODU Output Stream: 1536 Q Values Successed
#    Time: 3878072 ps  Iteration: 0  Instance: /modu_tb
# ** Note: ===============================================================================================================
#    Time: 3878072 ps  Iteration: 0  Instance: /modu_tb
# ** Note: ------------------------ ### Second MODU Output Stream: 1536 I Values Successed
#    Time: 3878072 ps  Iteration: 0  Instance: /modu_tb
# ** Note: ===============================================================================================================
#    Time: 3878072 ps  Iteration: 0  Instance: /modu_tb
# ** Note: --------------------------- ### Ended Checking MODU Second Output stream 
#    Time: 3878072 ps  Iteration: 0  Instance: /modu_tb
# ** Note: ===============================================================================================================
#    Time: 3878072 ps  Iteration: 0  Instance: /modu_tb
# ** Note: ----------------------------- Ended MODU Checking (Demodulating) (2) output streams ---------------
#    Time: 3878072 ps  Iteration: 0  Instance: /modu_tb
# ** Note: ===============================================================================================================
#    Time: 3878072 ps  Iteration: 0  Instance: /modu_tb
# ** Note: ===============================================================================================================
#    Time: 3878072 ps  Iteration: 0  Instance: /modu_tb
# ** Note: ----------------------------------------- Simulation Finished -------------------------------------------------
#    Time: 3878072 ps  Iteration: 0  Instance: /modu_tb
# ** Note: ===============================================================================================================
#    Time: 3878072 ps  Iteration: 0  Instance: /modu_tb
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/MODU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:23 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/MODU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Compiling entity MODU
# -- Compiling architecture MODU_rtl of MODU
# End time: 17:14:23 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/MODU_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:23 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/MODU_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Test_Pack
# -- Compiling entity MODU_tb
# -- Compiling architecture MODU_tb_rtl of MODU_tb
# End time: 17:14:24 on Dec 15,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.modu_tb
# End time: 17:14:29 on Dec 15,2023, Elapsed time: 0:04:14
# Errors: 1, Warnings: 0
# vsim work.modu_tb 
# Start time: 17:14:29 on Dec 15,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_pack(body)
# Loading work.modu_tb(modu_tb_rtl)
# Loading altera_mf.altera_mf_components
# Loading work.modu(modu_rtl)
add wave -position insertpoint  \
sim:/modu_tb/clk_100MHz \
sim:/modu_tb/reset \
sim:/modu_tb/MODU_input_valid \
sim:/modu_tb/MODU_input_ready \
sim:/modu_tb/test_in_vector \
sim:/modu_tb/test_out_vector_Q \
sim:/modu_tb/test_out_vector_I \
sim:/modu_tb/MODU_input_data \
sim:/modu_tb/MODU_output_Q \
sim:/modu_tb/MODU_output_I \
sim:/modu_tb/MODU_output_valid \
sim:/modu_tb/MODU_output_ready \
sim:/modu_tb/flag \
sim:/modu_tb/MODU_Expected_Output_Q \
sim:/modu_tb/MODU_Expected_Output_I \
sim:/modu_tb/test_pass_MODU_encoder_I \
sim:/modu_tb/test_pass_MODU_encoder_Q
run 8 us
# ** Note: ===============================================================================================================
#    Time: 15 ns  Iteration: 0  Instance: /modu_tb
# ** Note: ------------------------------------------ Simulation Started -------------------------------------------------
#    Time: 15 ns  Iteration: 0  Instance: /modu_tb
# ** Note: ========================================================================================================
#    Time: 15 ns  Iteration: 0  Instance: /modu_tb
# ** Note: ========================================================================================================
#    Time: 15 ns  Iteration: 0  Instance: /modu_tb
# ** Note: ------------------------------    Inputting MODU {2} Input Streams --------------------------------
#    Time: 15 ns  Iteration: 0  Instance: /modu_tb
# ** Note: ========================================================================================================
#    Time: 15 ns  Iteration: 0  Instance: /modu_tb
# ** Note: ===============================================================================================================
#    Time: 15 ns  Iteration: 0  Instance: /modu_tb
# ** Note: ---------------------------------- ### The First MODU Input Stream  
#    Time: 15 ns  Iteration: 0  Instance: /modu_tb
# ** Note: ===============================================================================================================
#    Time: 35 ns  Iteration: 1  Instance: /modu_tb
# ** Note: ------------------------------------------ Simulation Started -------------------------------------------------
#    Time: 35 ns  Iteration: 1  Instance: /modu_tb
# ** Note: ===============================================================================================================
#    Time: 35 ns  Iteration: 1  Instance: /modu_tb
# ** Note: ----------------------------- Checking MODU (Demodulating) (2) output streams ---------------
#    Time: 35 ns  Iteration: 1  Instance: /modu_tb
# ** Note: ===============================================================================================================
#    Time: 35 ns  Iteration: 1  Instance: /modu_tb
# ** Note: ------------------------ ### Started Checking First MODU Output stream: 
#    Time: 35 ns  Iteration: 1  Instance: /modu_tb
# ** Note: ----------------------------- ### Done Inputting MODU the First stream: 
#    Time: 1935 ns  Iteration: 0  Instance: /modu_tb
# ** Note: ===============================================================================================================
#    Time: 1935 ns  Iteration: 0  Instance: /modu_tb
# ** Note: ---------------------------------- ### The Second MODU Input Stream  
#    Time: 1935 ns  Iteration: 0  Instance: /modu_tb
# ** Note: ------------------------ ### First MODU Output Stream: 1536 Q Values Successed
#    Time: 1956536 ps  Iteration: 0  Instance: /modu_tb
# ** Note: ===============================================================================================================
#    Time: 1956536 ps  Iteration: 0  Instance: /modu_tb
# ** Note: ------------------------ ### First MODU Output Stream: 1536 I Values Successed
#    Time: 1956536 ps  Iteration: 0  Instance: /modu_tb
# ** Note: ===============================================================================================================
#    Time: 1956536 ps  Iteration: 0  Instance: /modu_tb
# ** Note: --------------------------- ### Ended Checking MODU First Output stream 
#    Time: 1956536 ps  Iteration: 0  Instance: /modu_tb
# ** Note: ===============================================================================================================
#    Time: 1956536 ps  Iteration: 0  Instance: /modu_tb
# ** Note: -------------------------- ### Started Checking MODU Second Output stream: 
#    Time: 1956536 ps  Iteration: 0  Instance: /modu_tb
# ** Note: ----------------------------- ### Done Inputting MODU the Second stream: 
#    Time: 3855 ns  Iteration: 0  Instance: /modu_tb
# ** Note: ------------------------------ Finishehd Inputting MODU {2} Input Streams --------------------------
#    Time: 3855 ns  Iteration: 0  Instance: /modu_tb
# ** Note: ===============================================================================================================
#    Time: 3855 ns  Iteration: 0  Instance: /modu_tb
# ** Note: ------------------------ ### Second MODU Output Stream: 1536 Q Values Successed
#    Time: 3878072 ps  Iteration: 0  Instance: /modu_tb
# ** Note: ===============================================================================================================
#    Time: 3878072 ps  Iteration: 0  Instance: /modu_tb
# ** Note: ------------------------ ### Second MODU Output Stream: 1536 I Values Successed
#    Time: 3878072 ps  Iteration: 0  Instance: /modu_tb
# ** Note: ===============================================================================================================
#    Time: 3878072 ps  Iteration: 0  Instance: /modu_tb
# ** Note: --------------------------- ### Ended Checking MODU Second Output stream 
#    Time: 3878072 ps  Iteration: 0  Instance: /modu_tb
# ** Note: ===============================================================================================================
#    Time: 3878072 ps  Iteration: 0  Instance: /modu_tb
# ** Note: ----------------------------- Ended MODU Checking (Demodulating) (2) output streams ---------------
#    Time: 3878072 ps  Iteration: 0  Instance: /modu_tb
# ** Note: ===============================================================================================================
#    Time: 3878072 ps  Iteration: 0  Instance: /modu_tb
# ** Note: ===============================================================================================================
#    Time: 3878072 ps  Iteration: 0  Instance: /modu_tb
# ** Note: ----------------------------------------- Simulation Finished -------------------------------------------------
#    Time: 3878072 ps  Iteration: 0  Instance: /modu_tb
# ** Note: ===============================================================================================================
#    Time: 3878072 ps  Iteration: 0  Instance: /modu_tb
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:29:45 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Compiling entity TopWiMax
# -- Compiling architecture TopWiMax_RTL of TopWiMax
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax.vhd(52): (vcom-1136) Unknown identifier "randi_output_ready".
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax.vhd(52): Bad resolution function (STD_LOGIC) for type (error).
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax.vhd(52): near ":": (vcom-1576) expecting ';' or ')'.
# End time: 17:29:45 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:30:12 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Compiling entity TopWiMax
# -- Compiling architecture TopWiMax_RTL of TopWiMax
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax.vhd(158): near "randi_output_ready": (vcom-1576) expecting ',' or ')'.
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax.vhd(162): Statement cannot be labeled.
# ** Error: D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax.vhd(213): VHDL Compiler exiting
# End time: 17:30:12 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:30:41 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Compiling entity TopWiMax
# -- Compiling architecture TopWiMax_RTL of TopWiMax
# End time: 17:30:41 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:30:42 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package Test_Pack
# -- Compiling entity TopWiMax_tb
# -- Compiling architecture TopWiMax_tb_rtl of TopWiMax_tb
# End time: 17:30:42 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.topwimax_tb
# End time: 17:30:52 on Dec 15,2023, Elapsed time: 0:16:23
# Errors: 6, Warnings: 0
# vsim work.topwimax_tb 
# Start time: 17:30:52 on Dec 15,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.test_pack(body)
# Loading work.topwimax_tb(topwimax_tb_rtl)
# Loading work.topwimax(topwimax_rtl)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.pll_main(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# Loading work.randi(randi_rtl)
# Loading work.fec(fec_rtl)
# Loading work.fec_ram_2ports(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.inter(inter_rtl)
# Loading work.inter_ram_2port(syn)
# Loading work.modu(modu_rtl)
# ** Warning: Design size of 12076 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
add wave -position insertpoint  \
sim:/topwimax_tb/clk_50 \
sim:/topwimax_tb/reset \
sim:/topwimax_tb/TopWiMax_in_valid \
sim:/topwimax_tb/TopWiMax_in_ready \
sim:/topwimax_tb/load \
sim:/topwimax_tb/test_in_vector \
sim:/topwimax_tb/WiInput \
sim:/topwimax_tb/test_out1_bit \
sim:/topwimax_tb/test_out2_bit \
sim:/topwimax_tb/TopWiMax_out_valid \
sim:/topwimax_tb/TopWiMax_out_ready \
sim:/topwimax_tb/rand_out_alias_signal \
sim:/topwimax_tb/rand_valid_alias_signal \
sim:/topwimax_tb/fec_out_alias_signal \
sim:/topwimax_tb/fec_valid_alias_signal \
sim:/topwimax_tb/int_out_alias_signal \
sim:/topwimax_tb/int_valid_alias_signal \
sim:/topwimax_tb/RANDI_Output_Expected \
sim:/topwimax_tb/RANDI_Output_Vector \
sim:/topwimax_tb/test_pass_RANDI \
sim:/topwimax_tb/test_pass_fec_encoder \
sim:/topwimax_tb/FEC_Expected_Output \
sim:/topwimax_tb/FEC_Output_Vector \
sim:/topwimax_tb/test_pass_INTER_encoder \
sim:/topwimax_tb/INTER_Output_Vector \
sim:/topwimax_tb/INTER_Expected_Output \
sim:/topwimax_tb/test_out_vector_Q \
sim:/topwimax_tb/test_out_vector_I \
sim:/topwimax_tb/test_out_vector_Q1 \
sim:/topwimax_tb/test_out_vector_I1 \
sim:/topwimax_tb/MODU_Expected_Output_Q \
sim:/topwimax_tb/MODU_Expected_Output_I \
sim:/topwimax_tb/test_pass_MODU_encoder_I \
sim:/topwimax_tb/test_pass_MODU_encoder_Q
run 10 us
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/inter1
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/inter1
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/fec1
# ** Error: (vsim-86) Argument value -2147483552 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/fec1
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/fec1
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (topwimax_tb.twimax.pll1.pll_main_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = topwimax_tb.twimax.pll1.pll_main_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 100 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 5000.000000
# Info: output_clock_low_period = 5000.000000
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------------------ Simulation Started -------------------------------------------------
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------ Inputting {2} Input Streams --------------------------------
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------- ### Starting Inputting the First stream: 
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------------- STARTED Blocks SELF CHECKER --------------------------------------
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------- Started self checker for: Randomizer Block --------------------------------
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ### The First Randimoizer Input Stream  
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 1995 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------- Started self checker for: FEC Block --------------------------------
#    Time: 1995 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 1995 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ### The First FEC Input Stream  
#    Time: 1995 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- ### Done Inputting the First stream: 
#    Time: 2 us  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 2 us  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- ## Starting Inputting the Second stream: 
#    Time: 2 us  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 2 us  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 2005 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ### Randomizer First Input Stream test passed successfully
#    Time: 2005 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 2005 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ## The Second Randimoizer Input Stream  
#    Time: 2005 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ### FEC First Input Stream test passed Successfully
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ## The Second FEC Input Stream  
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------- Started self checker for: INTER Block --------------------------------
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ### The First INTER Input Stream  
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- ## Done Inputting the Second stream: 
#    Time: 3920 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3920 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------ Finishehd Inputting {2} Input Streams --------------------------
#    Time: 3920 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3920 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ## Randomizer Second Input Stream test passed successfully
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: -------------------Finished self checker for: RANDI Block--------------------------
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------------- STARTED OUTPUT SELF CHECKER --------------------------------------
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- Checking (Demodulating) (2) output streams ---------------
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### Started Checking First MODU Output stream: 
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ## FEC Second Input Stream test passed Successfully
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: -------------------Finished self checker for: FEC Block--------------------------
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ### INTER First Input Stream test passed Successfully
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ## The Second INTER Input Stream  
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### First MODU Output Stream: 1536 Q Values Successed
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### First MODU Output Stream: 1536 I Values Successed
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: --------------------------- ### Ended Checking MODU First Output stream 
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: -------------------------- ### Started Checking MODU Second Output stream: 
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ## INTER Second Input Stream test passed Successfully
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: -------------------Finished self checker for: INTER Block--------------------------
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------------FINISHED SELF CHECKER--------------------------
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### Second MODU Output Stream: 1536 Q Values Successed
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### Second MODU Output Stream: 1536 I Values Successed
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: --------------------------- ### Ended Checking MODU Second Output stream 
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- Ended Checking (Demodulating) (2) output streams ---------------
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------------------- Simulation Finished -------------------------------------------------
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
vsim work.randi_tb(randi_tb_rtl)
# End time: 17:34:06 on Dec 15,2023, Elapsed time: 0:03:14
# Errors: 4, Warnings: 2
# vsim work.randi_tb(randi_tb_rtl) 
# Start time: 17:34:06 on Dec 15,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_pack(body)
# Loading work.randi_tb(randi_tb_rtl)
# Loading work.randi(randi_rtl)
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:40:55 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Compiling entity TopWiMax
# -- Compiling architecture TopWiMax_RTL of TopWiMax
# End time: 17:40:55 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:40:55 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package Test_Pack
# -- Compiling entity TopWiMax_tb
# -- Compiling architecture TopWiMax_tb_rtl of TopWiMax_tb
# End time: 17:40:55 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.topwimax_tb
# End time: 17:41:01 on Dec 15,2023, Elapsed time: 0:06:55
# Errors: 0, Warnings: 0
# vsim work.topwimax_tb 
# Start time: 17:41:01 on Dec 15,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.test_pack(body)
# Loading work.topwimax_tb(topwimax_tb_rtl)
# Loading work.topwimax(topwimax_rtl)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.pll_main(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# Loading work.randi(randi_rtl)
# Loading work.fec(fec_rtl)
# Loading work.fec_ram_2ports(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.inter(inter_rtl)
# Loading work.inter_ram_2port(syn)
# Loading work.modu(modu_rtl)
# ** Warning: Design size of 12115 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
add wave -position insertpoint  \
sim:/topwimax_tb/clk_50 \
sim:/topwimax_tb/reset \
sim:/topwimax_tb/TopWiMax_in_valid \
sim:/topwimax_tb/TopWiMax_in_ready \
sim:/topwimax_tb/load \
sim:/topwimax_tb/test_in_vector \
sim:/topwimax_tb/WiInput \
sim:/topwimax_tb/test_out1_bit \
sim:/topwimax_tb/test_out2_bit \
sim:/topwimax_tb/TopWiMax_out_valid \
sim:/topwimax_tb/TopWiMax_out_ready \
sim:/topwimax_tb/signal_alias_RANDI_output_data \
sim:/topwimax_tb/signal_alias_RANDI_output_valid \
sim:/topwimax_tb/signal_alias_RANDI_input_valid \
sim:/topwimax_tb/signal_alias_RANDI_output_ready \
sim:/topwimax_tb/signal_alias_RANDI_input_ready \
sim:/topwimax_tb/signal_alias_fec_output_data \
sim:/topwimax_tb/signal_alias_fec_output_valid \
sim:/topwimax_tb/signal_alias_fec_input_valid \
sim:/topwimax_tb/signal_alias_fec_output_ready \
sim:/topwimax_tb/signal_alias_fec_input_ready \
sim:/topwimax_tb/signal_alias_INTER_Output_data \
sim:/topwimax_tb/signal_alias_INTER_Output_valid \
sim:/topwimax_tb/signal_alias_INTER_input_valid \
sim:/topwimax_tb/signal_alias_INTER_Output_ready \
sim:/topwimax_tb/signal_alias_INTER_input_ready \
sim:/topwimax_tb/RANDI_Output_Expected \
sim:/topwimax_tb/RANDI_Output_Vector \
sim:/topwimax_tb/test_pass_RANDI \
sim:/topwimax_tb/test_pass_fec_encoder \
sim:/topwimax_tb/FEC_Expected_Output \
sim:/topwimax_tb/FEC_Output_Vector \
sim:/topwimax_tb/test_pass_INTER_encoder \
sim:/topwimax_tb/INTER_Output_Vector \
sim:/topwimax_tb/INTER_Expected_Output \
sim:/topwimax_tb/test_out_vector_Q \
sim:/topwimax_tb/test_out_vector_I \
sim:/topwimax_tb/test_out_vector_Q1 \
sim:/topwimax_tb/test_out_vector_I1 \
sim:/topwimax_tb/MODU_Expected_Output_Q \
sim:/topwimax_tb/MODU_Expected_Output_I \
sim:/topwimax_tb/test_pass_MODU_encoder_I \
sim:/topwimax_tb/test_pass_MODU_encoder_Q
run 10 us
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/inter1
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/inter1
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/fec1
# ** Error: (vsim-86) Argument value -2147483552 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/fec1
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/fec1
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (topwimax_tb.twimax.pll1.pll_main_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = topwimax_tb.twimax.pll1.pll_main_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 100 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 5000.000000
# Info: output_clock_low_period = 5000.000000
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------------------ Simulation Started -------------------------------------------------
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------ Inputting {2} Input Streams --------------------------------
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------- ### Starting Inputting the First stream: 
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------------- STARTED Blocks SELF CHECKER --------------------------------------
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------- Started self checker for: Randomizer Block --------------------------------
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ### The First Randimoizer Input Stream  
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 1995 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------- Started self checker for: FEC Block --------------------------------
#    Time: 1995 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 1995 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ### The First FEC Input Stream  
#    Time: 1995 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- ### Done Inputting the First stream: 
#    Time: 2 us  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 2 us  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- ## Starting Inputting the Second stream: 
#    Time: 2 us  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 2 us  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 2005 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ### Randomizer First Input Stream test passed successfully
#    Time: 2005 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 2005 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ## The Second Randimoizer Input Stream  
#    Time: 2005 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ### FEC First Input Stream test passed Successfully
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ## The Second FEC Input Stream  
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------- Started self checker for: INTER Block --------------------------------
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ### The First INTER Input Stream  
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- ## Done Inputting the Second stream: 
#    Time: 3920 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3920 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------ Finishehd Inputting {2} Input Streams --------------------------
#    Time: 3920 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3920 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ## Randomizer Second Input Stream test passed successfully
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: -------------------Finished self checker for: RANDI Block--------------------------
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ## FEC Second Input Stream test passed Successfully
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: -------------------Finished self checker for: FEC Block--------------------------
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ### INTER First Input Stream test passed Successfully
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ## The Second INTER Input Stream  
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ## INTER Second Input Stream test passed Successfully
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: -------------------Finished self checker for: INTER Block--------------------------
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------------FINISHED SELF CHECKER--------------------------
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:35 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Compiling entity TopWiMax
# -- Compiling architecture TopWiMax_RTL of TopWiMax
# End time: 17:42:35 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:36 on Dec 15,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase2_Submission/TopWiMax_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package Test_Pack
# -- Compiling entity TopWiMax_tb
# -- Compiling architecture TopWiMax_tb_rtl of TopWiMax_tb
# End time: 17:42:36 on Dec 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.topwimax_tb
# End time: 17:42:42 on Dec 15,2023, Elapsed time: 0:01:41
# Errors: 4, Warnings: 2
# vsim work.topwimax_tb 
# Start time: 17:42:42 on Dec 15,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.test_pack(body)
# Loading work.topwimax_tb(topwimax_tb_rtl)
# Loading work.topwimax(topwimax_rtl)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.pll_main(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# Loading work.randi(randi_rtl)
# Loading work.fec(fec_rtl)
# Loading work.fec_ram_2ports(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.inter(inter_rtl)
# Loading work.inter_ram_2port(syn)
# Loading work.modu(modu_rtl)
# ** Warning: Design size of 12112 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
vsim work.topwimax_tb
# End time: 20:35:17 on Dec 15,2023, Elapsed time: 2:52:35
# Errors: 0, Warnings: 1
# vsim work.topwimax_tb 
# Start time: 20:35:18 on Dec 15,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.test_pack(body)
# Loading work.topwimax_tb(topwimax_tb_rtl)
# Loading work.topwimax(topwimax_rtl)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.pll_main(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# Loading work.randi(randi_rtl)
# Loading work.fec(fec_rtl)
# Loading work.fec_ram_2ports(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.inter(inter_rtl)
# Loading work.inter_ram_2port(syn)
# Loading work.modu(modu_rtl)
# ** Warning: Design size of 12112 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
add wave -position insertpoint  \
sim:/topwimax_tb/clk_50 \
sim:/topwimax_tb/reset \
sim:/topwimax_tb/TopWiMax_in_valid \
sim:/topwimax_tb/TopWiMax_in_ready \
sim:/topwimax_tb/load \
sim:/topwimax_tb/test_in_vector \
sim:/topwimax_tb/WiInput \
sim:/topwimax_tb/test_out1_bit \
sim:/topwimax_tb/test_out2_bit \
sim:/topwimax_tb/TopWiMax_out_valid \
sim:/topwimax_tb/TopWiMax_out_ready \
sim:/topwimax_tb/signal_alias_RANDI_output_data \
sim:/topwimax_tb/signal_alias_RANDI_output_valid \
sim:/topwimax_tb/signal_alias_RANDI_input_valid \
sim:/topwimax_tb/signal_alias_RANDI_output_ready \
sim:/topwimax_tb/signal_alias_RANDI_input_ready \
sim:/topwimax_tb/signal_alias_fec_output_data \
sim:/topwimax_tb/signal_alias_fec_output_valid \
sim:/topwimax_tb/signal_alias_fec_input_valid \
sim:/topwimax_tb/signal_alias_fec_output_ready \
sim:/topwimax_tb/signal_alias_fec_input_ready \
sim:/topwimax_tb/signal_alias_INTER_Output_data \
sim:/topwimax_tb/signal_alias_INTER_Output_valid \
sim:/topwimax_tb/signal_alias_INTER_input_valid \
sim:/topwimax_tb/signal_alias_INTER_Output_ready \
sim:/topwimax_tb/signal_alias_INTER_input_ready \
sim:/topwimax_tb/RANDI_Output_Expected \
sim:/topwimax_tb/RANDI_Output_Vector \
sim:/topwimax_tb/test_pass_RANDI \
sim:/topwimax_tb/test_pass_fec_encoder \
sim:/topwimax_tb/FEC_Expected_Output \
sim:/topwimax_tb/FEC_Output_Vector \
sim:/topwimax_tb/test_pass_INTER_encoder \
sim:/topwimax_tb/INTER_Output_Vector \
sim:/topwimax_tb/INTER_Expected_Output \
sim:/topwimax_tb/test_out_vector_Q \
sim:/topwimax_tb/test_out_vector_I \
sim:/topwimax_tb/test_out_vector_Q1 \
sim:/topwimax_tb/test_out_vector_I1 \
sim:/topwimax_tb/MODU_Expected_Output_Q \
sim:/topwimax_tb/MODU_Expected_Output_I \
sim:/topwimax_tb/test_pass_MODU_encoder_I \
sim:/topwimax_tb/test_pass_MODU_encoder_Q
run 10 us
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/inter1
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/inter1
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/fec1
# ** Error: (vsim-86) Argument value -2147483552 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/fec1
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_tb/twimax/fec1
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (topwimax_tb.twimax.pll1.pll_main_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = topwimax_tb.twimax.pll1.pll_main_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 100 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 5000.000000
# Info: output_clock_low_period = 5000.000000
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------------------ Simulation Started -------------------------------------------------
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------ Inputting {2} Input Streams --------------------------------
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------- ### Starting Inputting the First stream: 
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 80 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------------- STARTED Blocks SELF CHECKER --------------------------------------
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------- Started self checker for: Randomizer Block --------------------------------
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ### The First Randimoizer Input Stream  
#    Time: 85 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 1995 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------- Started self checker for: FEC Block --------------------------------
#    Time: 1995 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 1995 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ### The First FEC Input Stream  
#    Time: 1995 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- ### Done Inputting the First stream: 
#    Time: 2 us  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 2 us  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- ## Starting Inputting the Second stream: 
#    Time: 2 us  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 2 us  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 2005 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ### Randomizer First Input Stream test passed successfully
#    Time: 2005 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 2005 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ## The Second Randimoizer Input Stream  
#    Time: 2005 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ### FEC First Input Stream test passed Successfully
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ## The Second FEC Input Stream  
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------- Started self checker for: INTER Block --------------------------------
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ### The First INTER Input Stream  
#    Time: 3915 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- ## Done Inputting the Second stream: 
#    Time: 3920 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3920 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------ Finishehd Inputting {2} Input Streams --------------------------
#    Time: 3920 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3920 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ## Randomizer Second Input Stream test passed successfully
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: -------------------Finished self checker for: RANDI Block--------------------------
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3925 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------------- STARTED OUTPUT SELF CHECKER --------------------------------------
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- Checking (Demodulating) (2) output streams ---------------
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### Started Checking First MODU Output stream: 
#    Time: 3932 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ## FEC Second Input Stream test passed Successfully
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: -------------------Finished self checker for: FEC Block--------------------------
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ### INTER First Input Stream test passed Successfully
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ---------------------------------- ## The Second INTER Input Stream  
#    Time: 5835 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### First MODU Output Stream: 1536 Q Values Successed
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### First MODU Output Stream: 1536 I Values Successed
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: --------------------------- ### Ended Checking MODU First Output stream 
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: -------------------------- ### Started Checking MODU Second Output stream: 
#    Time: 5853536 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------- ## INTER Second Input Stream test passed Successfully
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: -------------------Finished self checker for: INTER Block--------------------------
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------------------FINISHED SELF CHECKER--------------------------
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ========================================================================================================
#    Time: 7755 ns  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### Second MODU Output Stream: 1536 Q Values Successed
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ------------------------ ### Second MODU Output Stream: 1536 I Values Successed
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: --------------------------- ### Ended Checking MODU Second Output stream 
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------- Ended Checking (Demodulating) (2) output streams ---------------
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ----------------------------------------- Simulation Finished -------------------------------------------------
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
# ** Note: ===============================================================================================================
#    Time: 7775072 ps  Iteration: 0  Instance: /topwimax_tb
