# CoE168ME
Some HDL projects from undergrad Verilog machine exercises
