Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Jan  3 13:40:34 2024
| Host         : WD-SN850 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -file ./results/utilization.rpt
| Design       : top
| Device       : xczu1cg-sbva484-1-e
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                   | 6145 |     0 |          0 |     37440 | 16.41 |
|   LUT as Logic             | 5524 |     0 |          0 |     37440 | 14.75 |
|   LUT as Memory            |  621 |     0 |          0 |     15840 |  3.92 |
|     LUT as Distributed RAM |  132 |     0 |            |           |       |
|     LUT as Shift Register  |  489 |     0 |            |           |       |
| CLB Registers              | 8211 |     0 |          0 |     74880 | 10.97 |
|   Register as Flip Flop    | 8211 |     0 |          0 |     74880 | 10.97 |
|   Register as Latch        |    0 |     0 |          0 |     74880 |  0.00 |
| CARRY8                     |  121 |     0 |          0 |      4680 |  2.59 |
| F7 Muxes                   |  121 |     0 |          0 |     18720 |  0.65 |
| F8 Muxes                   |    6 |     0 |          0 |      9360 |  0.06 |
| F9 Muxes                   |    0 |     0 |          0 |      4680 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 41    |          Yes |           - |          Set |
| 184   |          Yes |           - |        Reset |
| 138   |          Yes |         Set |            - |
| 7848  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        | 1370 |     0 |          0 |      4680 | 29.27 |
|   CLBL                                     |  745 |     0 |            |           |       |
|   CLBM                                     |  625 |     0 |            |           |       |
| LUT as Logic                               | 5524 |     0 |          0 |     37440 | 14.75 |
|   using O5 output only                     |  177 |       |            |           |       |
|   using O6 output only                     | 4095 |       |            |           |       |
|   using O5 and O6                          | 1252 |       |            |           |       |
| LUT as Memory                              |  621 |     0 |          0 |     15840 |  3.92 |
|   LUT as Distributed RAM                   |  132 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |  112 |       |            |           |       |
|     using O5 and O6                        |   20 |       |            |           |       |
|   LUT as Shift Register                    |  489 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |  245 |       |            |           |       |
|     using O5 and O6                        |  244 |       |            |           |       |
| CLB Registers                              | 8211 |     0 |          0 |     74880 | 10.97 |
|   Register driven from within the CLB      | 3941 |       |            |           |       |
|   Register driven from outside the CLB     | 4270 |       |            |           |       |
|     LUT in front of the register is unused | 2788 |       |            |           |       |
|     LUT in front of the register is used   | 1482 |       |            |           |       |
| Unique Control Sets                        |  505 |       |          0 |      9360 |  5.40 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  2.5 |     0 |          0 |       108 |  2.31 |
|   RAMB36/FIFO*    |    2 |     0 |          0 |       108 |  1.85 |
|     RAMB36E2 only |    2 |       |            |           |       |
|   RAMB18          |    1 |     0 |          0 |       216 |  0.46 |
|     RAMB18E2 only |    1 |       |            |           |       |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |       216 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   32 |    32 |          0 |        82 | 39.02 |
| HPIOB_M          |   10 |    10 |          0 |        26 | 38.46 |
|   INPUT          |    5 |       |            |           |       |
|   OUTPUT         |    5 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |   10 |    10 |          0 |        26 | 38.46 |
|   INPUT          |    5 |       |            |           |       |
|   OUTPUT         |    5 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    4 |     4 |          0 |        12 | 33.33 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    1 |       |            |           |       |
|   BIDIR          |    3 |       |            |           |       |
| HDIOB_S          |    5 |     5 |          0 |        12 | 41.67 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    2 |       |            |           |       |
|   BIDIR          |    3 |       |            |           |       |
| HPIOB_SNGL       |    3 |     3 |          0 |         6 | 50.00 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    3 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOBDIFFINBUF   |    5 |     5 |          0 |        72 |  6.94 |
|   DIFFINBUF      |    5 |     5 |            |           |       |
| HPIOBDIFFOUTBUF  |    5 |     5 |          0 |        72 |  6.94 |
|   OBUFDS         |    5 |     5 |            |           |       |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        12 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    9 |     9 |          0 |       936 |  0.96 |
|   ISERDES        |    4 |     4 |            |           |       |
|   OSERDES        |    5 |     5 |            |           |       |
| BITSLICE_TX      |    0 |     0 |          0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        12 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    7 |     0 |          0 |       184 |  3.80 |
|   BUFGCE             |    6 |     0 |          0 |        76 |  7.89 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |          0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |          0 |        24 |  0.00 |
| PLL                  |    0 |     0 |          0 |         6 |  0.00 |
| MMCM                 |    2 |     0 |          0 |         3 | 66.67 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+------------+-----------+--------+
| Site Type | Used | Fixed | Prohibited | Available |  Util% |
+-----------+------+-------+------------+-----------+--------+
| PS8       |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |          0 |         1 |   0.00 |
+-----------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDRE       | 7848 |            Register |
| LUT6       | 2718 |                 CLB |
| LUT3       | 1349 |                 CLB |
| LUT4       | 1208 |                 CLB |
| LUT5       |  849 |                 CLB |
| LUT2       |  512 |                 CLB |
| SRLC32E    |  378 |                 CLB |
| SRL16E     |  353 |                 CLB |
| FDCE       |  184 |            Register |
| LUT1       |  140 |                 CLB |
| FDSE       |  138 |            Register |
| MUXF7      |  121 |                 CLB |
| CARRY8     |  121 |                 CLB |
| RAMD64E    |  112 |                 CLB |
| FDPE       |   41 |            Register |
| RAMD32     |   36 |                 CLB |
| IBUFCTRL   |   11 |              Others |
| OBUFT      |    6 |                 I/O |
| OBUF       |    6 |                 I/O |
| MUXF8      |    6 |                 CLB |
| INBUF      |    6 |                 I/O |
| BUFGCE     |    6 |               Clock |
| OSERDESE3  |    5 |                 I/O |
| OBUFDS     |    5 |                 I/O |
| DIFFINBUF  |    5 |                 I/O |
| RAMS32     |    4 |                 CLB |
| ISERDESE3  |    4 |                 I/O |
| SRLC16E    |    2 |                 CLB |
| RAMB36E2   |    2 |            BLOCKRAM |
| MMCME4_ADV |    2 |               Clock |
| RAMB18E2   |    1 |            BLOCKRAM |
| PS8        |    1 |            Advanced |
| BUFG_PS    |    1 |               Clock |
| BSCANE2    |    1 |       Configuration |
+------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+
| zmod_ila |    1 |
| dbg_hub  |    1 |
+----------+------+


