[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~mux_dmem_data|mux_dmem_data>io_dmem_data",
    "sources":[
      "~mux_dmem_data|mux_dmem_data>io_mem_out",
      "~mux_dmem_data|mux_dmem_data>io_sel",
      "~mux_dmem_data|mux_dmem_data>io_rs2",
      "~mux_dmem_data|mux_dmem_data>io_alu_out"
    ]
  }
]