<stg><name>sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9</name>


<trans_list>

<trans id="184" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %b = alloca i32 1

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:1 %zext_ln837_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln837_1

]]></Node>
<StgValue><ssdm name="zext_ln837_1_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:2 %r_V_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %r_V

]]></Node>
<StgValue><ssdm name="r_V_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %sext_ln87_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln87_1

]]></Node>
<StgValue><ssdm name="sext_ln87_1_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %sext_ln87_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln87

]]></Node>
<StgValue><ssdm name="sext_ln87_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="16">
<![CDATA[
newFuncRoot:5 %r_V_cast = sext i16 %r_V_read

]]></Node>
<StgValue><ssdm name="r_V_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %sext_ln87_1_cast = sext i32 %sext_ln87_1_read

]]></Node>
<StgValue><ssdm name="sext_ln87_1_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %sext_ln87_cast = sext i32 %sext_ln87_read

]]></Node>
<StgValue><ssdm name="sext_ln87_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i64 %sext_ln87_cast, i64 %b

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void %for.body115

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body115:0 %b_1 = load i64 %b

]]></Node>
<StgValue><ssdm name="b_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body115:1 %icmp_ln87 = icmp_slt  i64 %b_1, i64 %sext_ln87_1_cast

]]></Node>
<StgValue><ssdm name="icmp_ln87"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body115:2 %br_ln87 = br i1 %icmp_ln87, void %for.inc128.loopexit.exitStub, void %for.body115.split

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="64">
<![CDATA[
for.body115.split:0 %trunc_ln87 = trunc i64 %b_1

]]></Node>
<StgValue><ssdm name="trunc_ln87"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body115.split:4 %lshr_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %b_1, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="8">
<![CDATA[
for.body115.split:5 %zext_ln90 = zext i8 %lshr_ln3

]]></Node>
<StgValue><ssdm name="zext_ln90"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body115.split:6 %local_values_B_V_addr = getelementptr i16 %local_values_B_V, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="local_values_B_V_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body115.split:7 %local_values_B_V_1_addr = getelementptr i16 %local_values_B_V_1, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="local_values_B_V_1_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body115.split:8 %local_values_B_V_2_addr = getelementptr i16 %local_values_B_V_2, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="local_values_B_V_2_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body115.split:9 %local_values_B_V_3_addr = getelementptr i16 %local_values_B_V_3, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="local_values_B_V_3_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body115.split:10 %local_values_B_V_4_addr = getelementptr i16 %local_values_B_V_4, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="local_values_B_V_4_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body115.split:11 %local_values_B_V_5_addr = getelementptr i16 %local_values_B_V_5, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="local_values_B_V_5_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body115.split:12 %local_values_B_V_6_addr = getelementptr i16 %local_values_B_V_6, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="local_values_B_V_6_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body115.split:13 %local_values_B_V_7_addr = getelementptr i16 %local_values_B_V_7, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="local_values_B_V_7_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body115.split:14 %local_values_B_V_8_addr = getelementptr i16 %local_values_B_V_8, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="local_values_B_V_8_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body115.split:15 %local_values_B_V_9_addr = getelementptr i16 %local_values_B_V_9, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="local_values_B_V_9_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body115.split:16 %local_values_B_V_10_addr = getelementptr i16 %local_values_B_V_10, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="local_values_B_V_10_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body115.split:17 %local_values_B_V_11_addr = getelementptr i16 %local_values_B_V_11, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="local_values_B_V_11_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body115.split:18 %local_values_B_V_12_addr = getelementptr i16 %local_values_B_V_12, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="local_values_B_V_12_addr"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body115.split:19 %local_values_B_V_13_addr = getelementptr i16 %local_values_B_V_13, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="local_values_B_V_13_addr"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body115.split:20 %local_values_B_V_14_addr = getelementptr i16 %local_values_B_V_14, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="local_values_B_V_14_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body115.split:21 %local_values_B_V_15_addr = getelementptr i16 %local_values_B_V_15, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="local_values_B_V_15_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="8">
<![CDATA[
for.body115.split:23 %local_values_B_V_load = load i8 %local_values_B_V_addr

]]></Node>
<StgValue><ssdm name="local_values_B_V_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="8">
<![CDATA[
for.body115.split:24 %local_values_B_V_1_load = load i8 %local_values_B_V_1_addr

]]></Node>
<StgValue><ssdm name="local_values_B_V_1_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="8">
<![CDATA[
for.body115.split:25 %local_values_B_V_2_load = load i8 %local_values_B_V_2_addr

]]></Node>
<StgValue><ssdm name="local_values_B_V_2_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="8">
<![CDATA[
for.body115.split:26 %local_values_B_V_3_load = load i8 %local_values_B_V_3_addr

]]></Node>
<StgValue><ssdm name="local_values_B_V_3_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="8">
<![CDATA[
for.body115.split:27 %local_values_B_V_4_load = load i8 %local_values_B_V_4_addr

]]></Node>
<StgValue><ssdm name="local_values_B_V_4_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="8">
<![CDATA[
for.body115.split:28 %local_values_B_V_5_load = load i8 %local_values_B_V_5_addr

]]></Node>
<StgValue><ssdm name="local_values_B_V_5_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="8">
<![CDATA[
for.body115.split:29 %local_values_B_V_6_load = load i8 %local_values_B_V_6_addr

]]></Node>
<StgValue><ssdm name="local_values_B_V_6_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="8">
<![CDATA[
for.body115.split:30 %local_values_B_V_7_load = load i8 %local_values_B_V_7_addr

]]></Node>
<StgValue><ssdm name="local_values_B_V_7_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="8">
<![CDATA[
for.body115.split:31 %local_values_B_V_8_load = load i8 %local_values_B_V_8_addr

]]></Node>
<StgValue><ssdm name="local_values_B_V_8_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="8">
<![CDATA[
for.body115.split:32 %local_values_B_V_9_load = load i8 %local_values_B_V_9_addr

]]></Node>
<StgValue><ssdm name="local_values_B_V_9_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="8">
<![CDATA[
for.body115.split:33 %local_values_B_V_10_load = load i8 %local_values_B_V_10_addr

]]></Node>
<StgValue><ssdm name="local_values_B_V_10_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="8">
<![CDATA[
for.body115.split:34 %local_values_B_V_11_load = load i8 %local_values_B_V_11_addr

]]></Node>
<StgValue><ssdm name="local_values_B_V_11_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="8">
<![CDATA[
for.body115.split:35 %local_values_B_V_12_load = load i8 %local_values_B_V_12_addr

]]></Node>
<StgValue><ssdm name="local_values_B_V_12_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="8">
<![CDATA[
for.body115.split:36 %local_values_B_V_13_load = load i8 %local_values_B_V_13_addr

]]></Node>
<StgValue><ssdm name="local_values_B_V_13_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="8">
<![CDATA[
for.body115.split:37 %local_values_B_V_14_load = load i8 %local_values_B_V_14_addr

]]></Node>
<StgValue><ssdm name="local_values_B_V_14_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="8">
<![CDATA[
for.body115.split:38 %local_values_B_V_15_load = load i8 %local_values_B_V_15_addr

]]></Node>
<StgValue><ssdm name="local_values_B_V_15_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="9">
<![CDATA[
for.body115.split:40 %zext_ln91 = zext i9 %trunc_ln87

]]></Node>
<StgValue><ssdm name="zext_ln91"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body115.split:41 %local_row_indices_B_addr = getelementptr i32 %local_row_indices_B, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="local_row_indices_B_addr"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body115.split:42 %local_row_indices_B_1_addr = getelementptr i32 %local_row_indices_B_1, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="local_row_indices_B_1_addr"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body115.split:43 %local_row_indices_B_2_addr = getelementptr i32 %local_row_indices_B_2, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="local_row_indices_B_2_addr"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body115.split:44 %local_row_indices_B_3_addr = getelementptr i32 %local_row_indices_B_3, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="local_row_indices_B_3_addr"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body115.split:45 %local_row_indices_B_4_addr = getelementptr i32 %local_row_indices_B_4, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="local_row_indices_B_4_addr"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body115.split:46 %local_row_indices_B_5_addr = getelementptr i32 %local_row_indices_B_5, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="local_row_indices_B_5_addr"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body115.split:47 %local_row_indices_B_6_addr = getelementptr i32 %local_row_indices_B_6, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="local_row_indices_B_6_addr"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body115.split:48 %local_row_indices_B_7_addr = getelementptr i32 %local_row_indices_B_7, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="local_row_indices_B_7_addr"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="9">
<![CDATA[
for.body115.split:50 %local_row_indices_B_load = load i9 %local_row_indices_B_addr

]]></Node>
<StgValue><ssdm name="local_row_indices_B_load"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="9">
<![CDATA[
for.body115.split:51 %local_row_indices_B_1_load = load i9 %local_row_indices_B_1_addr

]]></Node>
<StgValue><ssdm name="local_row_indices_B_1_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="9">
<![CDATA[
for.body115.split:52 %local_row_indices_B_2_load = load i9 %local_row_indices_B_2_addr

]]></Node>
<StgValue><ssdm name="local_row_indices_B_2_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="9">
<![CDATA[
for.body115.split:53 %local_row_indices_B_3_load = load i9 %local_row_indices_B_3_addr

]]></Node>
<StgValue><ssdm name="local_row_indices_B_3_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="9">
<![CDATA[
for.body115.split:54 %local_row_indices_B_4_load = load i9 %local_row_indices_B_4_addr

]]></Node>
<StgValue><ssdm name="local_row_indices_B_4_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="9">
<![CDATA[
for.body115.split:55 %local_row_indices_B_5_load = load i9 %local_row_indices_B_5_addr

]]></Node>
<StgValue><ssdm name="local_row_indices_B_5_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="9">
<![CDATA[
for.body115.split:56 %local_row_indices_B_6_load = load i9 %local_row_indices_B_6_addr

]]></Node>
<StgValue><ssdm name="local_row_indices_B_6_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="9">
<![CDATA[
for.body115.split:57 %local_row_indices_B_7_load = load i9 %local_row_indices_B_7_addr

]]></Node>
<StgValue><ssdm name="local_row_indices_B_7_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="64">
<![CDATA[
for.body115.split:22 %trunc_ln90 = trunc i64 %b_1

]]></Node>
<StgValue><ssdm name="trunc_ln90"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="8">
<![CDATA[
for.body115.split:23 %local_values_B_V_load = load i8 %local_values_B_V_addr

]]></Node>
<StgValue><ssdm name="local_values_B_V_load"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="8">
<![CDATA[
for.body115.split:24 %local_values_B_V_1_load = load i8 %local_values_B_V_1_addr

]]></Node>
<StgValue><ssdm name="local_values_B_V_1_load"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="8">
<![CDATA[
for.body115.split:25 %local_values_B_V_2_load = load i8 %local_values_B_V_2_addr

]]></Node>
<StgValue><ssdm name="local_values_B_V_2_load"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="8">
<![CDATA[
for.body115.split:26 %local_values_B_V_3_load = load i8 %local_values_B_V_3_addr

]]></Node>
<StgValue><ssdm name="local_values_B_V_3_load"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="8">
<![CDATA[
for.body115.split:27 %local_values_B_V_4_load = load i8 %local_values_B_V_4_addr

]]></Node>
<StgValue><ssdm name="local_values_B_V_4_load"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="8">
<![CDATA[
for.body115.split:28 %local_values_B_V_5_load = load i8 %local_values_B_V_5_addr

]]></Node>
<StgValue><ssdm name="local_values_B_V_5_load"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="8">
<![CDATA[
for.body115.split:29 %local_values_B_V_6_load = load i8 %local_values_B_V_6_addr

]]></Node>
<StgValue><ssdm name="local_values_B_V_6_load"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="8">
<![CDATA[
for.body115.split:30 %local_values_B_V_7_load = load i8 %local_values_B_V_7_addr

]]></Node>
<StgValue><ssdm name="local_values_B_V_7_load"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="8">
<![CDATA[
for.body115.split:31 %local_values_B_V_8_load = load i8 %local_values_B_V_8_addr

]]></Node>
<StgValue><ssdm name="local_values_B_V_8_load"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="8">
<![CDATA[
for.body115.split:32 %local_values_B_V_9_load = load i8 %local_values_B_V_9_addr

]]></Node>
<StgValue><ssdm name="local_values_B_V_9_load"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="8">
<![CDATA[
for.body115.split:33 %local_values_B_V_10_load = load i8 %local_values_B_V_10_addr

]]></Node>
<StgValue><ssdm name="local_values_B_V_10_load"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="8">
<![CDATA[
for.body115.split:34 %local_values_B_V_11_load = load i8 %local_values_B_V_11_addr

]]></Node>
<StgValue><ssdm name="local_values_B_V_11_load"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="8">
<![CDATA[
for.body115.split:35 %local_values_B_V_12_load = load i8 %local_values_B_V_12_addr

]]></Node>
<StgValue><ssdm name="local_values_B_V_12_load"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="8">
<![CDATA[
for.body115.split:36 %local_values_B_V_13_load = load i8 %local_values_B_V_13_addr

]]></Node>
<StgValue><ssdm name="local_values_B_V_13_load"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="8">
<![CDATA[
for.body115.split:37 %local_values_B_V_14_load = load i8 %local_values_B_V_14_addr

]]></Node>
<StgValue><ssdm name="local_values_B_V_14_load"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="8">
<![CDATA[
for.body115.split:38 %local_values_B_V_15_load = load i8 %local_values_B_V_15_addr

]]></Node>
<StgValue><ssdm name="local_values_B_V_15_load"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="4">
<![CDATA[
for.body115.split:39 %b_val_V = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %local_values_B_V_load, i16 %local_values_B_V_1_load, i16 %local_values_B_V_2_load, i16 %local_values_B_V_3_load, i16 %local_values_B_V_4_load, i16 %local_values_B_V_5_load, i16 %local_values_B_V_6_load, i16 %local_values_B_V_7_load, i16 %local_values_B_V_8_load, i16 %local_values_B_V_9_load, i16 %local_values_B_V_10_load, i16 %local_values_B_V_11_load, i16 %local_values_B_V_12_load, i16 %local_values_B_V_13_load, i16 %local_values_B_V_14_load, i16 %local_values_B_V_15_load, i4 %trunc_ln90

]]></Node>
<StgValue><ssdm name="b_val_V"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body115.split:49 %trunc_ln = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %b_1, i32 9, i32 11

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="9">
<![CDATA[
for.body115.split:50 %local_row_indices_B_load = load i9 %local_row_indices_B_addr

]]></Node>
<StgValue><ssdm name="local_row_indices_B_load"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="9">
<![CDATA[
for.body115.split:51 %local_row_indices_B_1_load = load i9 %local_row_indices_B_1_addr

]]></Node>
<StgValue><ssdm name="local_row_indices_B_1_load"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="9">
<![CDATA[
for.body115.split:52 %local_row_indices_B_2_load = load i9 %local_row_indices_B_2_addr

]]></Node>
<StgValue><ssdm name="local_row_indices_B_2_load"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="9">
<![CDATA[
for.body115.split:53 %local_row_indices_B_3_load = load i9 %local_row_indices_B_3_addr

]]></Node>
<StgValue><ssdm name="local_row_indices_B_3_load"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="9">
<![CDATA[
for.body115.split:54 %local_row_indices_B_4_load = load i9 %local_row_indices_B_4_addr

]]></Node>
<StgValue><ssdm name="local_row_indices_B_4_load"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="9">
<![CDATA[
for.body115.split:55 %local_row_indices_B_5_load = load i9 %local_row_indices_B_5_addr

]]></Node>
<StgValue><ssdm name="local_row_indices_B_5_load"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="9">
<![CDATA[
for.body115.split:56 %local_row_indices_B_6_load = load i9 %local_row_indices_B_6_addr

]]></Node>
<StgValue><ssdm name="local_row_indices_B_6_load"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="9">
<![CDATA[
for.body115.split:57 %local_row_indices_B_7_load = load i9 %local_row_indices_B_7_addr

]]></Node>
<StgValue><ssdm name="local_row_indices_B_7_load"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
for.body115.split:58 %row = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %local_row_indices_B_load, i32 %local_row_indices_B_1_load, i32 %local_row_indices_B_2_load, i32 %local_row_indices_B_3_load, i32 %local_row_indices_B_4_load, i32 %local_row_indices_B_5_load, i32 %local_row_indices_B_6_load, i32 %local_row_indices_B_7_load, i3 %trunc_ln

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="16">
<![CDATA[
for.body115.split:59 %sext_ln1273 = sext i16 %b_val_V

]]></Node>
<StgValue><ssdm name="sext_ln1273"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body115.split:60 %r_V_2 = mul i32 %sext_ln1273, i32 %r_V_cast

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="9" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body115.split:61 %lshr_ln4 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %row, i32 3, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln4"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body115.split:62 %add_ln837 = add i9 %zext_ln837_1_read, i9 %lshr_ln4

]]></Node>
<StgValue><ssdm name="add_ln837"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="3" op_0_bw="32">
<![CDATA[
for.body115.split:72 %trunc_ln837 = trunc i32 %row

]]></Node>
<StgValue><ssdm name="trunc_ln837"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0">
<![CDATA[
for.inc128.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="107" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body115.split:60 %r_V_2 = mul i32 %sext_ln1273, i32 %r_V_cast

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="9">
<![CDATA[
for.body115.split:63 %zext_ln837 = zext i9 %add_ln837

]]></Node>
<StgValue><ssdm name="zext_ln837"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body115.split:64 %accum_V_addr = getelementptr i16 %accum_V, i64 0, i64 %zext_ln837

]]></Node>
<StgValue><ssdm name="accum_V_addr"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body115.split:65 %accum_V_1_addr = getelementptr i16 %accum_V_1, i64 0, i64 %zext_ln837

]]></Node>
<StgValue><ssdm name="accum_V_1_addr"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body115.split:66 %accum_V_2_addr = getelementptr i16 %accum_V_2, i64 0, i64 %zext_ln837

]]></Node>
<StgValue><ssdm name="accum_V_2_addr"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body115.split:67 %accum_V_3_addr = getelementptr i16 %accum_V_3, i64 0, i64 %zext_ln837

]]></Node>
<StgValue><ssdm name="accum_V_3_addr"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body115.split:68 %accum_V_4_addr = getelementptr i16 %accum_V_4, i64 0, i64 %zext_ln837

]]></Node>
<StgValue><ssdm name="accum_V_4_addr"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body115.split:69 %accum_V_5_addr = getelementptr i16 %accum_V_5, i64 0, i64 %zext_ln837

]]></Node>
<StgValue><ssdm name="accum_V_5_addr"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body115.split:70 %accum_V_6_addr = getelementptr i16 %accum_V_6, i64 0, i64 %zext_ln837

]]></Node>
<StgValue><ssdm name="accum_V_6_addr"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body115.split:71 %accum_V_7_addr = getelementptr i16 %accum_V_7, i64 0, i64 %zext_ln837

]]></Node>
<StgValue><ssdm name="accum_V_7_addr"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="9">
<![CDATA[
for.body115.split:73 %accum_V_load = load i9 %accum_V_addr

]]></Node>
<StgValue><ssdm name="accum_V_load"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="9">
<![CDATA[
for.body115.split:74 %accum_V_1_load = load i9 %accum_V_1_addr

]]></Node>
<StgValue><ssdm name="accum_V_1_load"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="9">
<![CDATA[
for.body115.split:75 %accum_V_2_load = load i9 %accum_V_2_addr

]]></Node>
<StgValue><ssdm name="accum_V_2_load"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="9">
<![CDATA[
for.body115.split:76 %accum_V_3_load = load i9 %accum_V_3_addr

]]></Node>
<StgValue><ssdm name="accum_V_3_load"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="9">
<![CDATA[
for.body115.split:77 %accum_V_4_load = load i9 %accum_V_4_addr

]]></Node>
<StgValue><ssdm name="accum_V_4_load"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="9">
<![CDATA[
for.body115.split:78 %accum_V_5_load = load i9 %accum_V_5_addr

]]></Node>
<StgValue><ssdm name="accum_V_5_load"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="9">
<![CDATA[
for.body115.split:79 %accum_V_6_load = load i9 %accum_V_6_addr

]]></Node>
<StgValue><ssdm name="accum_V_6_load"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="9">
<![CDATA[
for.body115.split:80 %accum_V_7_load = load i9 %accum_V_7_addr

]]></Node>
<StgValue><ssdm name="accum_V_7_load"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="trunc_ln837" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i24.i.i25.case.6:1 %br_ln818 = br void %V42.i.i24.i.i25.exit

]]></Node>
<StgValue><ssdm name="br_ln818"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="trunc_ln837" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i24.i.i25.case.5:1 %br_ln818 = br void %V42.i.i24.i.i25.exit

]]></Node>
<StgValue><ssdm name="br_ln818"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="trunc_ln837" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i24.i.i25.case.4:1 %br_ln818 = br void %V42.i.i24.i.i25.exit

]]></Node>
<StgValue><ssdm name="br_ln818"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="trunc_ln837" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i24.i.i25.case.3:1 %br_ln818 = br void %V42.i.i24.i.i25.exit

]]></Node>
<StgValue><ssdm name="br_ln818"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="trunc_ln837" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i24.i.i25.case.2:1 %br_ln818 = br void %V42.i.i24.i.i25.exit

]]></Node>
<StgValue><ssdm name="br_ln818"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="trunc_ln837" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i24.i.i25.case.1:1 %br_ln818 = br void %V42.i.i24.i.i25.exit

]]></Node>
<StgValue><ssdm name="br_ln818"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="trunc_ln837" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i24.i.i25.case.0:1 %br_ln818 = br void %V42.i.i24.i.i25.exit

]]></Node>
<StgValue><ssdm name="br_ln818"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="trunc_ln837" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i24.i.i25.case.7:1 %br_ln818 = br void %V42.i.i24.i.i25.exit

]]></Node>
<StgValue><ssdm name="br_ln818"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="133" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body115.split:60 %r_V_2 = mul i32 %sext_ln1273, i32 %r_V_cast

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="9">
<![CDATA[
for.body115.split:73 %accum_V_load = load i9 %accum_V_addr

]]></Node>
<StgValue><ssdm name="accum_V_load"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="9">
<![CDATA[
for.body115.split:74 %accum_V_1_load = load i9 %accum_V_1_addr

]]></Node>
<StgValue><ssdm name="accum_V_1_load"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="9">
<![CDATA[
for.body115.split:75 %accum_V_2_load = load i9 %accum_V_2_addr

]]></Node>
<StgValue><ssdm name="accum_V_2_load"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="9">
<![CDATA[
for.body115.split:76 %accum_V_3_load = load i9 %accum_V_3_addr

]]></Node>
<StgValue><ssdm name="accum_V_3_load"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="9">
<![CDATA[
for.body115.split:77 %accum_V_4_load = load i9 %accum_V_4_addr

]]></Node>
<StgValue><ssdm name="accum_V_4_load"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="9">
<![CDATA[
for.body115.split:78 %accum_V_5_load = load i9 %accum_V_5_addr

]]></Node>
<StgValue><ssdm name="accum_V_5_load"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="9">
<![CDATA[
for.body115.split:79 %accum_V_6_load = load i9 %accum_V_6_addr

]]></Node>
<StgValue><ssdm name="accum_V_6_load"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="9">
<![CDATA[
for.body115.split:80 %accum_V_7_load = load i9 %accum_V_7_addr

]]></Node>
<StgValue><ssdm name="accum_V_7_load"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="3">
<![CDATA[
for.body115.split:81 %lhs = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i3, i16 %accum_V_load, i16 %accum_V_1_load, i16 %accum_V_2_load, i16 %accum_V_3_load, i16 %accum_V_4_load, i16 %accum_V_5_load, i16 %accum_V_6_load, i16 %accum_V_7_load, i3 %trunc_ln837

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="27" op_0_bw="27" op_1_bw="16" op_2_bw="11">
<![CDATA[
for.body115.split:82 %lhs_1 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %lhs, i11 0

]]></Node>
<StgValue><ssdm name="lhs_1"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="27">
<![CDATA[
for.body115.split:83 %sext_ln1347 = sext i27 %lhs_1

]]></Node>
<StgValue><ssdm name="sext_ln1347"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body115.split:84 %ret_V = add i32 %sext_ln1347, i32 %r_V_2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
V42.i.i24.i.i25.exit:0 %add_ln87 = add i64 %b_1, i64 1

]]></Node>
<StgValue><ssdm name="add_ln87"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i24.i.i25.exit:1 %store_ln87 = store i64 %add_ln87, i64 %b

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i24.i.i25.exit:2 %br_ln87 = br void %for.body115

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body115.split:1 %specpipeline_ln88 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln88"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body115.split:2 %speclooptripcount_ln89 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 256, i64 128

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln89"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body115.split:3 %specloopname_ln87 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln87"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body115.split:84 %ret_V = add i32 %sext_ln1347, i32 %r_V_2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body115.split:85 %icmp_ln1420 = icmp_eq  i32 %ret_V, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1420"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body115.split:86 %br_ln808 = br i1 %icmp_ln1420, void %if.end.i.i, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="br_ln808"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1420" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i.i:0 %switch_ln808 = switch i3 %trunc_ln837, void %V42.i.i24.i.i25.case.7352, i3 0, void %V42.i.i24.i.i25.case.0345, i3 1, void %V42.i.i24.i.i25.case.1346, i3 2, void %V42.i.i24.i.i25.case.2347, i3 3, void %V42.i.i24.i.i25.case.3348, i3 4, void %V42.i.i24.i.i25.case.4349, i3 5, void %V42.i.i24.i.i25.case.5350, i3 6, void %V42.i.i24.i.i25.case.6351

]]></Node>
<StgValue><ssdm name="switch_ln808"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1420" val="1"/>
<literal name="trunc_ln837" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="0">
<![CDATA[
V42.i.i24.i.i25.case.6351:0 %store_ln808 = store i16 0, i9 %accum_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln808"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1420" val="1"/>
<literal name="trunc_ln837" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i24.i.i25.case.6351:1 %br_ln808 = br void %V42.i.i24.i.i25.exit344

]]></Node>
<StgValue><ssdm name="br_ln808"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1420" val="1"/>
<literal name="trunc_ln837" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="0">
<![CDATA[
V42.i.i24.i.i25.case.5350:0 %store_ln808 = store i16 0, i9 %accum_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln808"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1420" val="1"/>
<literal name="trunc_ln837" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i24.i.i25.case.5350:1 %br_ln808 = br void %V42.i.i24.i.i25.exit344

]]></Node>
<StgValue><ssdm name="br_ln808"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1420" val="1"/>
<literal name="trunc_ln837" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="0">
<![CDATA[
V42.i.i24.i.i25.case.4349:0 %store_ln808 = store i16 0, i9 %accum_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln808"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1420" val="1"/>
<literal name="trunc_ln837" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i24.i.i25.case.4349:1 %br_ln808 = br void %V42.i.i24.i.i25.exit344

]]></Node>
<StgValue><ssdm name="br_ln808"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1420" val="1"/>
<literal name="trunc_ln837" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="0">
<![CDATA[
V42.i.i24.i.i25.case.3348:0 %store_ln808 = store i16 0, i9 %accum_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln808"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1420" val="1"/>
<literal name="trunc_ln837" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i24.i.i25.case.3348:1 %br_ln808 = br void %V42.i.i24.i.i25.exit344

]]></Node>
<StgValue><ssdm name="br_ln808"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1420" val="1"/>
<literal name="trunc_ln837" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="0">
<![CDATA[
V42.i.i24.i.i25.case.2347:0 %store_ln808 = store i16 0, i9 %accum_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln808"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1420" val="1"/>
<literal name="trunc_ln837" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i24.i.i25.case.2347:1 %br_ln808 = br void %V42.i.i24.i.i25.exit344

]]></Node>
<StgValue><ssdm name="br_ln808"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1420" val="1"/>
<literal name="trunc_ln837" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="0">
<![CDATA[
V42.i.i24.i.i25.case.1346:0 %store_ln808 = store i16 0, i9 %accum_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln808"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1420" val="1"/>
<literal name="trunc_ln837" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i24.i.i25.case.1346:1 %br_ln808 = br void %V42.i.i24.i.i25.exit344

]]></Node>
<StgValue><ssdm name="br_ln808"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1420" val="1"/>
<literal name="trunc_ln837" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="0">
<![CDATA[
V42.i.i24.i.i25.case.0345:0 %store_ln808 = store i16 0, i9 %accum_V_addr

]]></Node>
<StgValue><ssdm name="store_ln808"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1420" val="1"/>
<literal name="trunc_ln837" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i24.i.i25.case.0345:1 %br_ln808 = br void %V42.i.i24.i.i25.exit344

]]></Node>
<StgValue><ssdm name="br_ln808"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1420" val="1"/>
<literal name="trunc_ln837" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="0">
<![CDATA[
V42.i.i24.i.i25.case.7352:0 %store_ln808 = store i16 0, i9 %accum_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln808"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1420" val="1"/>
<literal name="trunc_ln837" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i24.i.i25.case.7352:1 %br_ln808 = br void %V42.i.i24.i.i25.exit344

]]></Node>
<StgValue><ssdm name="br_ln808"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i:0 %trunc_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %ret_V, i32 11, i32 26

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.end.i.i:1 %switch_ln818 = switch i3 %trunc_ln837, void %V42.i.i24.i.i25.case.7, i3 0, void %V42.i.i24.i.i25.case.0, i3 1, void %V42.i.i24.i.i25.case.1, i3 2, void %V42.i.i24.i.i25.case.2, i3 3, void %V42.i.i24.i.i25.case.3, i3 4, void %V42.i.i24.i.i25.case.4, i3 5, void %V42.i.i24.i.i25.case.5, i3 6, void %V42.i.i24.i.i25.case.6

]]></Node>
<StgValue><ssdm name="switch_ln818"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="174" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1420" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i24.i.i25.exit344:0 %br_ln808 = br void %if.end.i.i

]]></Node>
<StgValue><ssdm name="br_ln808"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln837" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i24.i.i25.case.6:0 %store_ln818 = store i16 %trunc_ln1, i9 %accum_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln818"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln837" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i24.i.i25.case.5:0 %store_ln818 = store i16 %trunc_ln1, i9 %accum_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln818"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln837" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i24.i.i25.case.4:0 %store_ln818 = store i16 %trunc_ln1, i9 %accum_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln818"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln837" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i24.i.i25.case.3:0 %store_ln818 = store i16 %trunc_ln1, i9 %accum_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln818"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln837" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i24.i.i25.case.2:0 %store_ln818 = store i16 %trunc_ln1, i9 %accum_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln818"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln837" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i24.i.i25.case.1:0 %store_ln818 = store i16 %trunc_ln1, i9 %accum_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln818"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln837" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i24.i.i25.case.0:0 %store_ln818 = store i16 %trunc_ln1, i9 %accum_V_addr

]]></Node>
<StgValue><ssdm name="store_ln818"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln837" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i24.i.i25.case.7:0 %store_ln818 = store i16 %trunc_ln1, i9 %accum_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln818"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
