# 4 Processor (Part II)

instructionì´ ìˆ˜í–‰ë˜ëŠ” five stagesì„ ë³µìŠµí•˜ë©´ ë‹¤ìŒê³¼ ê°™ë‹¤.

- IF: Instruction Fetch

- ID: Instruction Decode & register read

- EX: Execute(ALU)

- MEM: Memory Access

- WB: Write Back

ì•„ë˜ëŠ” 5 stageë¥¼ ì‹œê°„ë³„ë¡œ í‘œê¸°í•œ ë„í‘œì´ë‹¤. total timeì„ ë¹„êµí•˜ë©´ ë‹¤ìŒê³¼ ê°™ë‹¤.(single-cycle ê¸°ì¤€)

| instr | IF | register read | ALU op | memory access | Register write | total time |
|:-----:|:--:|:-------------:|:------:|:-------------:|:--------------:|:---:|
| ld | 200ps | 100ps | 200ps | 200ps | 100ps | **800ps** |
| sd | 200ps | 100ps | 200ps | 200ps |  | **700ps** |
| R-format (add, sub, ...) | 200ps | 100ps | 200ps |  | 100ps | **600ps** |
| branch (beq) | 200ps | 100ps | 200ps |  |  | **500ps** |

í•˜ì§€ë§Œ ì‹¤ì œë¡œëŠ” í•œ instructionì´ ëë‚˜ëŠ” ëª¨ë“  ì‹œê°„ì„ ê¸°ë‹¤ë¦° ë’¤, ë‹¤ìŒ instructionì„ ìˆ˜í–‰í•  í•„ìš”ëŠ” ì—†ë‹¤. ì—¬ëŸ¬ instructionì„ ë™ì‹œì— ìˆ˜í–‰í•˜ëŠ” **pipelining**ì„ ì ìš©í•˜ë©´ ëœë‹¤.

> ì‹¤ì œ pipelined processorëŠ” ë³´í†µ 12~20ê°œ ì´ìƒì˜ stage ìˆ˜ë¥¼ ê°€ì§„ë‹¤.

---

## 4.10 single-cycle vs pipelined performance

---

### 4.10.1 single-cycle performance

ìš°ì„  pipelineì„ ì ìš©í•˜ì§€ ì•Šì€ ë‹¨ì¼ ì‚¬ì´í´ êµ¬í˜„ì„ ë³´ì.(**nonpipelined**)

- **ëª¨ë“  instruction ìˆ˜í–‰ë˜ëŠ” ì‹œê°„ = í•œ clock cycle**

  - ë”°ë¼ì„œ í•œ clock cycle = ê°€ì¥ ì˜¤ëœ ì‹œê°„ì´ ê±¸ë¦¬ëŠ” instructionì˜ ìˆ˜í–‰ ì‹œê°„(ì˜ˆ: 800ps)ê°€ ë˜ì–´ì•¼ í•œë‹¤.

ë§Œì•½ 4ë²ˆì§¸ instructionì´ ì‹œì‘í•˜ê¸° ì „ê¹Œì§€ ê±¸ë¦° total timeì´ë¼ë©´ ë‹¨ìˆœíˆ 800 \* 3 = 2400psê°€ ëœë‹¤.

ìš”ì•½í•˜ìë©´ ë‹¨ìˆœíˆ CPIë§Œì„ ë´¤ì„ ë•ŒëŠ” CPI = 1ì´ì§€ë§Œ, single-cycle pathì—ì„œëŠ” clock cycleì´ ê°€ì¥ ê¸´ instruction(ê±°ì˜ í™•ì‹¤í•˜ê²Œ store instruction)ì— ì˜í•´ ê²°ì •ë˜ë¯€ë¡œ ë¹„íš¨ìœ¨ì ì´ë‹¤.

---

### 4.10.2 pipelined performance

**pipelining**(íŒŒì´í”„ë¼ì´ë‹)ì´ë€ ì—¬ëŸ¬ instructionì„ ë™ì‹œì— ì¤‘ì²©ë˜ì–´ ìˆ˜í–‰í•˜ëŠ” êµ¬í˜„ ê¸°ìˆ ì´ë‹¤. 

single-cycle(ë‹¨ì¼ ì‚¬ì´í´)ì—ì„œ pipeline ë°©ì‹ì˜ clock cycleì˜ ê¸¸ì´ëŠ” pipeline stage í•˜ë‚˜ë¥¼ ìˆ˜í–‰í•˜ëŠ” ì‹œê°„ì— ë”°ë¼ ê²°ì •ëœë‹¤.

- **pipeline stage í•˜ë‚˜ê°€ ìˆ˜í–‰ë˜ëŠ” ì‹œê°„ = í•œ clock cycle**

  - ë”°ë¼ì„œ í•œ clock cycle = ê°€ì¥ ì˜¤ëœ ì‹œê°„ì´ ê±¸ë¦¬ëŠ” stageì˜ ìˆ˜í–‰ ì‹œê°„(ì˜ˆ: 200ps)ì— ì˜í•´ ê²°ì •ëœë‹¤.

ë§Œì•½ worst-caseê°€ ë³„ë„ë¡œ ì¡´ì¬í•˜ì§€ ì•Šê³  ëª¨ë“  stageê°€ ì™„ë²½íˆ ê· í˜•ì´ ë§ì¶°ì ¸ ìˆë‹¤ê³  ê°€ì •í•˜ë©´, pipelined processorì—ì„œì˜ instruction ìˆ˜í–‰ ì‹œê°„ì€ ë‹¤ìŒê³¼ ê°™ì´ ê³„ì‚°ëœë‹¤.

$$ T_{p} = {{T_{n}} \over {n}} $$

- $T_{p}$: pipelined processorì—ì„œì˜ í•œ instruction ìˆ˜í–‰ ì‹œê°„

- $T_{n}$: non-pipelined processorì—ì„œì˜ í•œ instruction ìˆ˜í–‰ ì‹œê°„

- $n$: pipeline stageì˜ ê°œìˆ˜

ì¦‰, ì´ìƒì ì¸ ê°€ì • í•˜ì—ì„œëŠ” pipeline stageê°€ ë§ìœ¼ë©´ ë§ì„ìˆ˜ë¡, instruction ìˆ˜í–‰ ì‹œê°„ì´ ë” ì§§ì•„ì§€ê²Œ ëœë‹¤. ì˜ˆë¥¼ ë“¤ì–´ 5ê°œì˜ pipeline stageê°€ ìˆë‹¤ë©´, pipelined processorì—ì„œì˜ í•œ instructionì€ 800ps / 5 = 160psë§Œì— ìˆ˜í–‰ë  ìˆ˜ ìˆë‹¤.

### <span style='background-color: #393E46; color: #F7F7F7'>&nbsp;&nbsp;&nbsp;ğŸ“ ì˜ˆì œ 1: single-cycle vs pipelined &nbsp;&nbsp;&nbsp;</span>

ì•„ë˜ ê·¸ë¦¼ê³¼ ê°™ì€ instruction 3ê°œê°€ ìˆë‹¤. í˜„ì¬ 3ê°œê°€ ìˆëŠ” instructionì—ì„œ 1,000,000ê°œë¥¼ ëŠ˜ë ¤ì„œ, instruction 1,000,003ê°œê°€ ìˆë‹¤ê³  ê°€ì •í–ˆì„ ë•Œ single-cycleì™€ pipelined êµ¬í˜„ì˜ total timeì„ ë¹„êµí•˜ë¼.

![single-cycle vs pipelined](images/single-cycle_vs_pipelined.png)

> ê¸°ë³¸ì ìœ¼ë¡œ IDì˜ Reg, WBì˜ Regê°€ cycle ì ˆë°˜ ì‹œê°„ìœ¼ë¡œ ìˆ˜í–‰ëœë‹¤ê³  ê°€ì •í•œë‹¤. ì„œë¡œ ë‹¤ë¥¸ instrucionì˜ WBì™€ IDê°€ ë™ì¼í•œ í•˜ë‚˜ì˜ cycleì— ì²˜ë¦¬ë  ìˆ˜ ìˆëŠ” ê²ƒì´ë‹¤.

pipelining ì¤‘ì—ëŠ” ALUê°€ ì–´ë–¤ inputì„ ì²˜ë¦¬í•˜ê³  ìˆë˜ ë„ì¤‘ì— ë‹¤ìŒ inputì´ ë“¤ì–´ì˜¤ë©´ ì•ˆ ë˜ë¯€ë¡œ,  clockì— ì˜í•´ guardí•˜ê³  ìˆë‹¤ê°€ ëë‚˜ë©´ ë‹¤ìŒ inputì„ ë°›ëŠ”ë‹¤.(sequentialí•˜ê²Œ ìˆ˜í–‰ëœë‹¤)

### <span style='background-color: #C2B2B2; color: #F7F7F7'>&nbsp;&nbsp;&nbsp;ğŸ” í’€ì´&nbsp;&nbsp;&nbsp;</span>

ìš°ì„  instruction 3ê°œë§Œ ìˆì„ ë•Œì˜ total timeì€ ë‹¤ìŒê³¼ ê°™ë‹¤.

- single-cycle: 2400ps

- pipelined: 1400ps

> ì˜ ë³´ë©´ pipeline stage ìˆ˜ê°€ 5ê°œì´ì§€ë§Œ, ì´ìƒì ì¸ caseì™€ ë‹¬ë¦¬ 5ë°°ì˜ speedupë¥¼ ì–»ì§€ ëª»í•œ ê²ƒì„ ì•Œ ìˆ˜ ìˆë‹¤.

ê·¸ ë‹¤ìŒ instruction 1,000,003ê°œê°€ ìˆì„ ë•Œì˜ total timeì€ ë‹¤ìŒê³¼ ê°™ë‹¤.

- single-cycle: 1,000,000 \* 800ps + 2400ps = 800,002,400ps

- pipelined: 1,000,000 \* 200ps + 1400ps = 200,001,400ps

speedupì„ ê³„ì‚°í•˜ë©´ 800,002,400/200,001,400ìœ¼ë¡œ ì•½ 4.00ì„ ì–»ì„ ìˆ˜ ìˆë‹¤. 

---

## 4.11 RISC-V instruction sets for pipelining

RISC-VëŠ” ì²˜ìŒë¶€í„° pipeliningì„ ê³ ë ¤í•˜ë©° ì„¤ê³„ë˜ì—ˆë‹¤.

1. RISC-V instructionì€ ëª¨ë‘ **32bit** ê¸¸ì´ë¥¼ ê°–ëŠ”ë‹¤.

    ë”°ë¼ì„œ IF, ID ê³¼ì •ì„ í›¨ì”¬ ê°„ë‹¨í•˜ê²Œ ìˆ˜í–‰í•  ìˆ˜ ìˆë‹¤.

    > x86 ê°™ì€ ê²½ìš° instruction ê¸¸ì´ê°€ 1~17byteê¹Œì§€ ë‹¤ì–‘í•˜ê²Œ ë³€í•˜ê¸° ë•Œë¬¸ì—, IF, ID ê³¼ì •ì—ì„œ pipeliningì„ êµ¬í˜„í•˜ê¸° ë§¤ìš° í˜ë“¤ë‹¤. í•œ ì°¨ë¡€ instructionì„ ë” ë‹¨ìˆœí•œ ì—°ì‚°ìœ¼ë¡œ ë³€í™˜í•˜ì—¬ pipeliningì„ ì ìš©í•œë‹¤.

2. RISC-V instruction formatì€ ëª‡ ê°€ì§€ ì¢…ë¥˜ë°–ì— ì—†ìœ¼ë©°, ëª¨ë“  instruction fieldì—ì„œ destination registerì™€ ì²« ë²ˆì§¸ source registerê°€ ë™ì¼í•œ ìœ„ì¹˜ë¡œ í†µì¼ë˜ì–´ ìˆë‹¤.

    ë”°ë¼ì„œ ID, read register ê³¼ì •ì„ í›¨ì”¬ ê°„ë‹¨í•˜ê²Œ ìˆ˜í–‰í•  ìˆ˜ ìˆë‹¤.

3. RISC-V instructionì—ì„œ memory accessëŠ” ì˜¤ì§ load, store instructionì—ì„œë§Œ ìˆ˜í–‰ëœë‹¤.

     ë”°ë¼ì„œ EX ë‹¨ê³„ì—ì„œ target addressë¥¼ ê³„ì‚°í•˜ê³  MEM ë‹¨ê³„ì—ì„œ memory accessë¥¼ ìˆ˜í–‰í•˜ê²Œ ëœë‹¤.

    > x86ì€ operandë¡œ registerë¥¼ ê°•ìš”í•˜ì§€ ì•ŠëŠ”ë‹¤. ë”°ë¼ì„œ ALUê°€ ì—°ì‚°ì„ í•  ë•Œë¶€í„° memory accessë¥¼ ìˆ˜í–‰í•´ì•¼ í•˜ë©°, ì´ëŠ” pipeliningì„ ë§¤ìš° ì–´ë µê²Œ ë§Œë“ ë‹¤.

4. memory accessê°€ ì˜¤ì§ í•œ cycleë§Œì„ ì°¨ì§€í•œë‹¤.

    > x86ì€ memory accessê°€ ì—¬ëŸ¬ cycleì„ ì°¨ì§€í•œë‹¤.

---

## 4.12 pipeline bubble

pipelineì—ì„œ ëª¨ì¢…ì˜ ì´ìœ ë¡œ stage ìˆ˜í–‰ì´ ì§€ì—°ë˜ëŠ” ê²½ìš°ë¥¼ **pipeline stall** í˜¹ì€ **pipeline bubble**ì´ë¼ê³  ì§€ì¹­í•œë‹¤. ì•„ë˜ëŠ” pipeline ì´ˆê¸° ë‹¨ê³„ì˜ snapshotì´ë‹¤.

![pipeline ex](images/pipeline_ex.jpeg)

- Instruction 0ì´ ìˆ˜í–‰ë˜ëŠ” ì‹œê°„: $t_{0} + t_{1} + t_{2} + t_{3} + t_{4}$

  - í•œ cycleì´ 200psë¼ê³  í•˜ë©´ 1000psê°€ ê±¸ë¦° ê²ƒì´ë‹¤.

  - single-cycleì—ì„œëŠ” 800psê°€ ê±¸ë ¸ë‹¤.(register read/write = 100ps) ë”°ë¼ì„œ í•˜ë‚˜ì˜ instructionì„ ìˆ˜í–‰í•˜ëŠ” latency ìì²´ëŠ” ëŠ˜ì–´ë‚œ ì…ˆì´ë‹¤.

- fully pipelinedë˜ì§€ ì•Šì€ $t_{3}$ ê¹Œì§€ëŠ” pipeline bubbleì´ ì¡´ì¬í•œë‹¤.(**initial delay**)

í•˜ì§€ë§Œ fully pipelinedëœ $t_{5}$ ë¶€í„°ëŠ” pipeline bubbleì´ ì¡´ì¬í•˜ì§€ ì•Šê²Œ ëœë‹¤. ì´ëŸ¬í•œ ìƒíƒœë¥¼ **steady state**ë¼ê³  í•œë‹¤.

> pipelined processorì—ì„œ í•œ instructionì˜ total time ìì²´ëŠ” ëŠ˜ì–´ë‚¬ì§€ë§Œ, ì „ì²´ throughputì„ ë³´ë©´ single-cycle êµ¬í˜„ì„ ì‰½ê²Œ ìƒíšŒí•œë‹¤.

> ì „ì²´ instructionì„ ì²˜ë¦¬í•˜ëŠ” ë° ë“œëŠ” ì‹œê°„ì€, initial delayë¶€í„° ë‚˜ë¨¸ì§€ instruction ê°œìˆ˜ì— cycle periodë¥¼ ê³±í•œ ê°’ì„ í•©ì‚°í•˜ë©´ êµ¬í•  ìˆ˜ ìˆë‹¤.

---

## 4.13 Pipeline Hazard

í•˜ì§€ë§Œ ë‹¤ìŒ instructionì„ ë‹¤ìŒ cycleì— ì´ì–´ì„œ ìˆ˜í–‰í•  ìˆ˜ ì—†ëŠ” ê²½ìš°ê°€ ìˆë‹¤. ì´ë¥¼ **pipeline hazard**ë¼ê³  í•˜ë©° ì´ ì„¸ ê°€ì§€ ì¢…ë¥˜ê°€ ìˆë‹¤.

- structural hazards

- data hazards

- control hazards

---

### 4.13.1 structural hazard

**structural hazard**(êµ¬ì¡°ì  í•´ì €ë“œ)ë€ ê¸°ë³¸ì ìœ¼ë¡œ ë‹¹ì¥ ê°€ìš©í•  ìˆ˜ ìˆëŠ” hardware resource ë¶€ì¡±(**busy**)í•´ì„œ ë°œìƒí•˜ëŠ” hazardì´ë‹¤.

> ì„¸íƒê¸° ì˜ˆì‹œì—ì„œëŠ” ë¹¨ë˜ê°€ ëë‚˜ê³  ê±´ì¡°ê¸°ì— ëŒë ¤ì•¼ í•˜ëŠ”ë°, ì´ì „ ì‚¬ëŒì˜ ë¹¨ë˜ê°€ ëŠ¦ê²Œ ëë‚˜ê³  ê±´ì¡°ê¸°ë„ ëŠ¦ê²Œ ëŒë¦° íƒ“(conflict)ì— pipeline stallì´ ë°œìƒí•˜ê²Œ ëœ ê²ƒì´ë‹¤.

ê°€ë ¹ ì„¸ instructionìœ¼ë¡œ êµ¬ì„±ëœ pipelineì— ë„¤ ë²ˆì§¸ instructionì„ ì¶”ê°€í•œë‹¤ê³  ê°€ì •í•˜ì. memoryëŠ” í•˜ë‚˜(data pathê°€ í•œ ê°œ)ë¼ê³  ìƒê°í•œë‹¤.

![structural hazard ex](images/structural_hazard_ex.png)

- ì²« ë²ˆì§¸ instruction: stage 4ì—ì„œ MEM(Data access)ë¥¼ ìˆ˜í–‰í•œë‹¤.

- ì¶”ê°€ëœ ë„¤ ë²ˆì§¸ instruction: stage 1ì—ì„œ IFë¥¼ ìœ„í•´ memoryì—ì„œ instructionì„ ì½ì–´ì˜¨ë‹¤.

ê°€ì •ëŒ€ë¡œ memoryê°€ í•˜ë‚˜ë§Œ ìˆë‹¤ë©´ memory accessê°€ ê²¹ì¹˜ê²Œ ë˜ì–´ pipeline stallì´ ë°œìƒí•  ê²ƒì´ë‹¤.

---

### 4.13.2 data hazard

**data hazard**(ë°ì´í„° í•´ì €ë“œ)ë€ ë‹¤ìŒ instructionì´ í˜„ì¬ instructionì˜ ê²°ê³¼ë¥¼ í•„ìš”ë¡œ í•  ë•Œ ë°œìƒí•˜ëŠ” hazardì´ë‹¤. ìš”ì•½í•˜ë©´ **instruction dependence**ì— ì˜í•´ ë°œìƒí•œë‹¤.

```assembly
add  "x19", x0, x1    # x19ë¥¼ write
sub  x2, "x19", x3    # x19ë¥¼ read   (WAR dependence)
```

- `add`: stage 5ì¸ WBì—ì„œ write register ìˆ˜í–‰

- `sub`: stage 2ì¸ IDì—ì„œ instrucion decoding í›„ read register ìˆ˜í–‰

ë”°ë¼ì„œ `sub`ê°€ stage 5ë¥¼ ëª¨ë‘ ê¸°ë‹¤ë¦¬ê²Œ ë‘ë©´ ê¸´ pipeline stallì´ ë°œìƒí•˜ê²Œ ëœë‹¤.

![data hazard](images/data_hazard.png)

> ìƒ‰ì¹ : `add`ì˜ ê²½ìš° ì˜¤ì§ 4 stageë¥¼ ìˆ˜í–‰í•˜ë©° MEM(memory access)ë¥¼ ê±°ì¹˜ì§€ ì•Šìœ¼ë¯€ë¡œ í°ìƒ‰ìœ¼ë¡œ ë‘”ë‹¤.

> ì™¼ìª½ ìƒ‰ì¹ : write register(WB) or write memory(WB)

> ì˜¤ë¥¸ìª½ ìƒ‰ì¹ : read register(IF, ID) or read memory(MEM)

í•˜ì§€ë§Œ EX ë‹¨ê³„ê°€ ëë‚œ ê°’ì„ ë°”ë¡œ ë‹¤ìŒ ID ê³¼ì •ì— ì „ë‹¬í•  ìˆ˜ ìˆë‹¤ë©´ ì´ëŸ¬í•œ pipeline stallì„ ê²ªì„ í•„ìš”ê°€ ì—†ë‹¤. ì´ëŸ¬í•œ ê¸°ë²•ì„ **forwarding**(ì „ë°©ì „ë‹¬) í˜¹ì€ **bypassing**(ìš°íšŒì „ë‹¬)ì´ë¼ê³  í•œë‹¤.

![forwarding](images/forwarding.png)

---

#### 4.13.2.1 load-use data hazard

í•˜ì§€ë§Œ ì–¸ì œë‚˜ forwardingìœ¼ë¡œ ëª¨ë“  pipeline bubbleì„ í”¼í•  ìˆ˜ ìˆëŠ” ê²ƒì€ ì•„ë‹ˆë‹¤. ì˜ˆë¥¼ ë“¤ì–´ì„œ ì•„ë˜ì™€ ê°™ì´ load instruction ë°”ë¡œ ë‹¤ìŒìœ¼ë¡œ ê°’ì„ ì½ëŠ” instructionì´ ìˆì„ ìˆ˜ ìˆë‹¤.(**load-use data hazard**)

```assembly
ld  "x1", 0(x2)       // x1 load
sub  x4, "x1", x5     // x1 read
```

forwardingì„ í•˜ë”ë¼ë„, `ld` instructionì˜ MEM(memory access)ê¹Œì§€ëŠ” `sub` instructionì—ì„œ `x1` ê°’ì„ ì½ì„ ìˆ˜ ì—†ë‹¤.

![forwarding ex](images/forward_ex.png)

---

#### 4.13.2.2 code scheduling

í•˜ì§€ë§Œ dependenceê°€ ì—†ëŠ” ë‹¤ë¥¸ instructionì„ ê·¸ ì‚¬ì´ì— ë¨¼ì € ìˆ˜í–‰í•œë‹¤ë©´ pipeline stallì„ ë°©ì§€í•  ìˆ˜ ìˆë‹¤. ë‹¤ìŒê³¼ ê°™ì€ C codeê°€ ìˆë‹¤ê³  í•˜ì.

```C
a = b + e;    // b,e: memoryì—ì„œ ì½ì–´ì˜¨ë‹¤.
c = b + f;    //
```

ì´ë¥¼ RISC-Vë¡œ ìˆœì„œëŒ€ë¡œ compileí•  ê²½ìš° ë‹¤ìŒê³¼ ê°™ë‹¤. 

> initial delay ê³„ì‚° ì‹œ load-use data hazardë¡œ ì¸í•œ pipeline bubbleì„ ë”í•´ì•¼ í•œë‹¤.

```assembly
ld   x1, 0(x0)     # x1: load b
ld   x2, 8(x0)     # x2: load e
add  x3, x1, x2    # x3(a) = b + e    <- load-use data hazard
sd   x3, 24(x0)    # aë¥¼ memoryì— ì €ì¥
ld   x4, 16(x0)    # x4: load f
add  x5, x1, x4    # x5(c) = b + f    <- load-use data hazard
sd   x5, 32(x0)    # cë¥¼ memoryì— ì €ì¥
```

í•˜ì§€ë§Œ codeë¥¼ scheduling(**reorder**)í•˜ì—¬ stallì„ ë§‰ì„ ìˆ˜ ìˆë‹¤.(ì£¼ë¡œ **compiler**ê°€ ì´ ì‘ì—…ì„ ìˆ˜í–‰í•œë‹¤.)

```assembly
ld   x1, 0(x0)     # x1: load b
ld   x2, 8(x0)     # x2: load e
ld   x4, 16(x0)    # x4: load f
add  x3, x1, x2    # x3(a) = b + e
sd   x3, 24(x0)    # aë¥¼ memoryì— ì €ì¥
add  x5, x1, x4    # x5(c) = b + f 
sd   x5, 32(x0)    # cë¥¼ memoryì— ì €ì¥
```

### <span style='background-color: #393E46; color: #F7F7F7'>&nbsp;&nbsp;&nbsp;ğŸ“ ì˜ˆì œ 2: code scheduling &nbsp;&nbsp;&nbsp;</span>

ì•„ë˜ ì˜ˆì‹œì—ì„œ ë‘ instruction ì‚¬ì´ì— ì–¼ë§ˆë‚˜ ë§ì€ instructionì„ reorderí•´ì„œ ì±„ì›Œì•¼ bubbleì„ ë§‰ì„ ìˆ˜ ìˆì„ê¹Œ?(forwardingì€ ê³ ë ¤í•˜ì§€ ì•ŠëŠ”ë‹¤.)

```assembly
add x3, x1, x2    // x3 write
sub x4, x3, x1    // x3 read
```

### <span style='background-color: #C2B2B2; color: #F7F7F7'>&nbsp;&nbsp;&nbsp;ğŸ” í’€ì´&nbsp;&nbsp;&nbsp;</span>

forwardingì´ ì—†ë‹¤ë©´ `add` WB ë‹¨ê³„ê°€ ëë‚œ ë’¤, `sub`ì˜ ID ë‹¨ê³„ë¡œ ì „ë‹¬ë˜ì–´ì•¼ í•œë‹¤. ì´ëŠ” 2 cycleì´ ê±¸ë¦°ë‹¤. ë”°ë¼ì„œ 2ê°œì˜ instructionì„ ì±„ì›Œì•¼ í•œë‹¤.(instruction distance: 3)

```
      1   2   3   4    5
add   IF  ID  EX  Mem  WB
Inst1     IF  
Inst2         IF 
sub               IF   ID
```

---

### 4.13.3 control hazard

**control hazard**(ì œì–´ í•´ì €ë“œ)ë€ conditional branch instructionì˜ outcomeì— ë”°ë¼ fetchingí•´ì•¼ í•˜ëŠ” instructionì´ ë‹¬ë¼ì§€ê²Œ ë˜ì–´ ìƒê¸°ëŠ” hazardë‹¤.

- ë‹¨ìˆœíˆ branchì˜ taken/not-taken ê²°ê³¼ë¥¼ ê¸°ë‹¤ë¦°ë‹¤ë©´, 2cycle ë™ì•ˆ pipeline stallë¡œ ì¸í•œ ì†í•´ë¥¼ ë³´ê²Œ ëœë‹¤. 

ì„¤ë ¹ hardwareë¥¼ ì¶”ê°€í•´ì„œ stage 2ì—ì„œ ì´ë¯¸ branch outcomeì„ ì•Œ ìˆ˜ ìˆë‹¤ê³  í•˜ë”ë¼ë„ ìµœì†Œ pipeline stallì´ 1 cycleì€ ë°œìƒí•œë‹¤.

![control hazard](images/control_hazard.png)

ë”°ë¼ì„œ control hazardë¥¼ ë°©ì§€í•˜ëŠ” ë°©ë²•ìœ¼ë¡œ branch outcomeì„ **predict**(ì˜ˆì¸¡)ì„ í•˜ëŠ” í•´ê²°ì±…ì„ ì„ íƒí•˜ê²Œ ëë‹¤. ì´ ê²½ìš° pipelineì´ ì–¸ì œë‚˜ ì˜¬ë°”ë¥¸ instructionì„ fetchí•  ìˆ˜ ì—†ì§€ë§Œ, ì˜ˆì¸¡ë§Œ ì˜í•˜ë©´ branchëŠ” pipeline stall ì—†ì´ ê³„ì† busyí•  ìˆ˜ ìˆê²Œ ëœë‹¤.

> MIPSì—ì„œëŠ” data hazardë¥¼ í•´ê²°í•˜ê¸° ìœ„í•´ code schedulingì„ í•œ ê²ƒì²˜ëŸ¼, ë§ˆì°¬ê°€ì§€ë¡œ ê´€ë ¨ì´ ì—†ëŠ” ë‹¤ë¥¸ instructionì„ ë¨¼ì € ìˆ˜í–‰í•˜ëŠ” **delayed decision**(ì§€ì—°ê²°ì •) ë°©ë²•ì„ ê°™ì´ ì‚¬ìš©í•˜ê¸°ë„ í•œë‹¤.

---

#### 4.13.3.1 branch prediction

> [ìì„¸í•œ branch prediction ì •ë¦¬](https://github.com/erectbranch/Multicore_Basic/tree/master/ch13)

branch predictionì€ íŠ¹ì„±ìƒ ë‹¤ìŒ ë‘ ê°€ì§€ ê²°ê³¼ê°€ ë°œìƒí•˜ê²Œ ëœë‹¤.

![predict not taken](images/prediction_taken_not_taken.png)

- correct: stallì´ ì¼ì–´ë‚˜ì§€ ì•ŠëŠ”ë‹¤.

- incorrect: instruction canceling. **flush** out pipeline

branch predictionì€ **static**, **dynamic** branch prediction ë‘ ê°€ì§€ ë¶„ë¥˜ë¡œ ë‚˜ëˆŒ ìˆ˜ ìˆë‹¤.

> ëŒ€ì²´ë¡œ static: not runtimeì´ë€ ì˜ë¯¸. ì£¼ë¡œ compiling ë‹¨ê³„ì—ì„œ ì¼ì–´ë‚œë‹¤.

- **static branch prediction**

  branchê°€ ê°–ëŠ” íŠ¹ì„±ì„ ë°”íƒ•ìœ¼ë¡œ ì •í•œ ê·œì¹™ì„ ë”°ë¥´ëŠ” ë°©ì‹.

  > ì˜ˆì‹œë¡œ loop and if-statementì˜ BRFNT(Backward Taken, Forward Not Taken)ê°€ ìˆë‹¤. forë¬¸ì—ì„œ iê°€ 0ë¶€í„° 10ê¹Œì§€ ì¦ê°€í•˜ëŠ” ê²½ìš°, i = 10ì„ ì œì™¸í•˜ê³ ëŠ” í•­ìƒ ê°™ì€ instruction ë¬¶ìŒì„ fetchí•´ì„œ ìˆ˜í–‰í•œë‹¤. 

- **dynamic branch prediction**

  ì‹¤ì œ programì˜ branch behaviorë¥¼ ì¸¡ì •(ê° branchì˜ recent historyë¥¼ record)í•œ ë’¤ ê·¸ì— ë”°ë¼ ì˜ˆì¸¡í•˜ëŠ” ë°©ì‹. static ë°©ì‹ë³´ë‹¤ ì •í™•ë„ê°€ ë” ë†’ì§€ë§Œ ë” ë§ì€ resourceê°€ í•„ìš”í•˜ë‹¤.

  - historyëŠ” **branch prediction buffer**(BPB, branch history table)ì— ê¸°ë¡í•œë‹¤.

  - ALUê°€ ê³„ì‚°í•œ branch target addressëŠ” **branch target buffer**ì— ê¸°ë¡ëœë‹¤.

---

#### 4.13.3.2 dynamic branch prediction: 1-bit predictor

branch historyë¥¼ ë°”ë¡œ ì§ì „ì˜ taken, not-takenë§Œ ê¸°ë¡í•˜ëŠ” **1-bit predictor**ì„ ì˜ˆì‹œë¥¼ í†µí•´ ì‚´í´ë³´ì. ì•„ë˜ëŠ” ìì£¼ ë³¼ ìˆ˜ ìˆëŠ” í˜•íƒœì˜ ì¤‘ì²©ëœ for loopë¥¼ Cë¡œ ì‘ì„±í•œ ì½”ë“œì´ë‹¤.

- 2ë²ˆì˜ branch prediction ì‹¤íŒ¨ê°€ ì—°ì†ìœ¼ë¡œ ë°œìƒí•œë‹¤.

  - inner loopì´ ëë‚  ë•Œ(1), outer loopê°€ ë‹¤ìŒ iterationìœ¼ë¡œ ë„˜ì–´ê°ˆ ë•Œ(2)

- outer loopê°€ ëë‚  ë•Œ, branch predictionì´ ì‹¤íŒ¨í•œë‹¤.

```C code
for (i = 0; i < m; i++) {
    for (j = 0; j < 100; j++) {
        //...
    }
}
```

---

#### 4.13.3.3 dynamic branch prediction: 2-bit predictor

> [2bits counter based](https://github.com/erectbranch/Multicore_Basic/tree/master/ch13)

![2bit predictor](images/2bit_predictor.png)

(ìƒëµ)

---
