
---------- Begin Simulation Statistics ----------
host_inst_rate                                 447100                       # Simulator instruction rate (inst/s)
host_mem_usage                                 402620                       # Number of bytes of host memory used
host_seconds                                    44.73                       # Real time elapsed on the host
host_tick_rate                              374535136                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.016754                       # Number of seconds simulated
sim_ticks                                 16754060000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            3147484                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 17884.441715                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 14853.010762                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                3089682                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency     1033756500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.018365                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                57802                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits              1586                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency    834962000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.017860                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           56215                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2942187                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 34736.123348                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 31568.388331                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2939917                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency      78851000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.000772                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses                2270                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits              179                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency     66009500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.000711                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses           2091                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 31893.805310                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                 104.144505                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             113                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      3604000                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6089671                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 18521.232854                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 15452.466298                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6029599                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      1112607500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.009865                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 60072                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits               1765                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency    900971500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.009575                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            58306                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.954182                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            977.082358                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6089671                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 18521.232854                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 15452.466298                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6029599                       # number of overall hits
system.cpu.dcache.overall_miss_latency     1112607500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.009865                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                60072                       # number of overall misses
system.cpu.dcache.overall_mshr_hits              1765                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency    900971500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.009575                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           58306                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  56877                       # number of replacements
system.cpu.dcache.sampled_refs                  57901                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                977.082358                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6030071                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           505475700000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                     2045                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11679861                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency        47125                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 57428.571429                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11679849                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency         565500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   12                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency       402000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses               7                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        20500                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               1459981.125000                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets        20500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11679861                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency        47125                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 57428.571429                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11679849                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency          565500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    12                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency       402000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses                7                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.012386                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0              6.341704                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11679861                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency        47125                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 57428.571429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11679849                       # number of overall hits
system.cpu.icache.overall_miss_latency         565500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   12                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency       402000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses               7                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                      8                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                  6.341704                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11679849                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 30260.833215                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency       170368491                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                  5630                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                     1685                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     56540.307102                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40583.493282                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         1164                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency             29457500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.309199                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                        521                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency        21144000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.309199                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                   521                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      56224                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       56104.258121                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  40590.658127                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          51668                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              255611000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.081033                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                         4556                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                        26                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         183794500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.080535                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    4528                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                     406                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    56075.123153                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40088.669951                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency            22766500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                       406                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency       16276000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                  406                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                     2045                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                         2045                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           4.843741                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                       57909                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        56149.005318                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   40589.918796                       # average overall mshr miss latency
system.l2.demand_hits                           52832                       # number of demand (read+write) hits
system.l2.demand_miss_latency               285068500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.087672                       # miss rate for demand accesses
system.l2.demand_misses                          5077                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                         26                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          204938500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.087189                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                     5049                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.309807                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.036011                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   5075.880036                       # Average occupied blocks per context
system.l2.occ_blocks::1                    589.999854                       # Average occupied blocks per context
system.l2.overall_accesses                      57909                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       56149.005318                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  35144.394700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          52832                       # number of overall hits
system.l2.overall_miss_latency              285068500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.087672                       # miss rate for overall accesses
system.l2.overall_misses                         5077                       # number of overall misses
system.l2.overall_mshr_hits                        26                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency         375306991                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.184410                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   10679                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.785080                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          4420                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher           22                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified         5673                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued             5639                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit           12                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                             65                       # number of replacements
system.l2.sampled_refs                          10617                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       5665.879890                       # Cycle average of tags in use
system.l2.total_refs                            51426                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                               16                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2980384                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2980266                       # DTB hits
system.switch_cpus.dtb.data_misses                118                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1546342                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1546235                       # DTB read hits
system.switch_cpus.dtb.read_misses                107                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1434042                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1434031                       # DTB write hits
system.switch_cpus.dtb.write_misses                11                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000121                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000120                       # ITB hits
system.switch_cpus.itb.fetch_misses                 1                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 27492345                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2980384                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1545574                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1554630                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        37204                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1683662                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1704693                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1550214                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events        33461                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      5897349                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.711752                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.775823                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      1313463     22.27%     22.27% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2998972     50.85%     73.12% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2        42074      0.71%     73.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3        25848      0.44%     74.28% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       754759     12.80%     87.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       725947     12.31%     99.38% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6         2100      0.04%     99.42% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7          725      0.01%     99.43% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8        33461      0.57%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      5897349                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10094798                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1558455                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3066611                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        37201                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10094798                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts       742987                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.601577                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.601577                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles         4947                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           50                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        20209                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     11094281                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3360972                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      2531045                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       117152                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts            1                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles          384                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3202184                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3202064                       # DTB hits
system.switch_cpus_1.dtb.data_misses              120                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        1633521                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            1633411                       # DTB read hits
system.switch_cpus_1.dtb.read_misses              110                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1568663                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1568653                       # DTB write hits
system.switch_cpus_1.dtb.write_misses              10                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1704693                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1679739                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             4222259                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        10547                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             11166331                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles         39606                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.283371                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1679739                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1545574                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.856175                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      6014501                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.856568                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.742380                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        3471981     57.73%     57.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         791733     13.16%     70.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          34570      0.57%     71.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3           8826      0.15%     71.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         207474      3.45%     75.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         647176     10.76%     85.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6           5503      0.09%     85.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         597718      9.94%     95.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8         249520      4.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      6014501                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                  1273                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1623534                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              186154                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.739149                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            3202184                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1568663                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         8570603                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            10441357                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.736550                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6312678                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.735663                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             10441852                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        38854                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles           262                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      1658347                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        68470                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1598860                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     10839596                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      1633521                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts        55161                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     10462325                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents           15                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       117152                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles           17                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked          505                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        31677                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses         1803                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         1878                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads        99890                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores        90702                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         1878                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         5731                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        33123                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.662296                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.662296                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      7300707     69.41%     69.41% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     69.41% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     69.41% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd            0      0.00%     69.41% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     69.41% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     69.41% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult            0      0.00%     69.41% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     69.41% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     69.41% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      1637029     15.56%     84.98% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1579751     15.02%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     10517487                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt         2047                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.000195                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu         2006     98.00%     98.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     98.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     98.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd            0      0.00%     98.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     98.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     98.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            0      0.00%     98.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     98.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     98.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead           38      1.86%     99.85% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite            3      0.15%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      6014501                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.748688                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.137965                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0       493858      8.21%      8.21% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2346282     39.01%     47.22% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      2278507     37.88%     85.11% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3        40277      0.67%     85.77% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       797227     13.26%     99.03% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5        47367      0.79%     99.82% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6         9278      0.15%     99.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         1691      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8           14      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      6014501                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.748318                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         10653442                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        10517487                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined       592972                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued          111                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       256109                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1679740                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1679739                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               1                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       726687                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores          532                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      1658347                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1598860                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                6015774                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles         2780                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      6941630                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents           45                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3373275                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents         1949                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          159                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     15785169                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     11053651                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      7551858                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      2519112                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       117152                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles         2181                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps       610219                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts         3619                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                    30                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
