{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 1660.0000"
  ],
  "cts__clock__skew__hold": 53.0729,
  "cts__clock__skew__hold__post_repair": 51.6602,
  "cts__clock__skew__hold__pre_repair": 51.6602,
  "cts__clock__skew__setup": 47.8918,
  "cts__clock__skew__setup__post_repair": 46.1922,
  "cts__clock__skew__setup__pre_repair": 46.1922,
  "cts__cpu__total": 57.24,
  "cts__design__core__area": 5569.92,
  "cts__design__core__area__post_repair": 5569.92,
  "cts__design__core__area__pre_repair": 5569.92,
  "cts__design__die__area": 7200,
  "cts__design__die__area__post_repair": 7200,
  "cts__design__die__area__pre_repair": 7200,
  "cts__design__instance__area": 2675.67,
  "cts__design__instance__area__macros": 1404.48,
  "cts__design__instance__area__macros__post_repair": 1404.48,
  "cts__design__instance__area__macros__pre_repair": 1404.48,
  "cts__design__instance__area__post_repair": 2674.98,
  "cts__design__instance__area__pre_repair": 2674.98,
  "cts__design__instance__area__stdcell": 1271.19,
  "cts__design__instance__area__stdcell__post_repair": 1270.5,
  "cts__design__instance__area__stdcell__pre_repair": 1270.5,
  "cts__design__instance__count": 10458,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 4,
  "cts__design__instance__count__macros__post_repair": 4,
  "cts__design__instance__count__macros__pre_repair": 4,
  "cts__design__instance__count__post_repair": 10452,
  "cts__design__instance__count__pre_repair": 10452,
  "cts__design__instance__count__setup_buffer": 2,
  "cts__design__instance__count__stdcell": 10454,
  "cts__design__instance__count__stdcell__post_repair": 10448,
  "cts__design__instance__count__stdcell__pre_repair": 10448,
  "cts__design__instance__displacement__max": 5.606,
  "cts__design__instance__displacement__mean": 0,
  "cts__design__instance__displacement__total": 8.486,
  "cts__design__instance__utilization": 0.480378,
  "cts__design__instance__utilization__post_repair": 0.480254,
  "cts__design__instance__utilization__pre_repair": 0.480254,
  "cts__design__instance__utilization__stdcell": 0.305174,
  "cts__design__instance__utilization__stdcell__post_repair": 0.30501,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.30501,
  "cts__design__io": 135,
  "cts__design__io__post_repair": 135,
  "cts__design__io__pre_repair": 135,
  "cts__design__violations": 0,
  "cts__mem__peak": 249536.0,
  "cts__power__internal__total": 0.00794098,
  "cts__power__internal__total__post_repair": 0.00794102,
  "cts__power__internal__total__pre_repair": 0.00794102,
  "cts__power__leakage__total": 0.00051699,
  "cts__power__leakage__total__post_repair": 0.000516989,
  "cts__power__leakage__total__pre_repair": 0.000516989,
  "cts__power__switching__total": 0.000391983,
  "cts__power__switching__total__post_repair": 0.000390069,
  "cts__power__switching__total__pre_repair": 0.000390069,
  "cts__power__total": 0.00884995,
  "cts__power__total__post_repair": 0.00884808,
  "cts__power__total__pre_repair": 0.00884808,
  "cts__route__wirelength__estimated": 49045.3,
  "cts__runtime__total": "0:57.42",
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 0,
  "cts__timing__drv__hold_violation_count__pre_repair": 0,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.0401676,
  "cts__timing__drv__max_cap_limit__post_repair": 0.040005,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.040005,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 0,
  "cts__timing__drv__max_fanout_limit__post_repair": 0,
  "cts__timing__drv__max_fanout_limit__pre_repair": 0,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 28,
  "cts__timing__drv__max_slew__pre_repair": 28,
  "cts__timing__drv__max_slew_limit": 0.026954,
  "cts__timing__drv__max_slew_limit__post_repair": -0.0375392,
  "cts__timing__drv__max_slew_limit__pre_repair": -0.0375392,
  "cts__timing__drv__setup_violation_count": 0,
  "cts__timing__drv__setup_violation_count__post_repair": 617,
  "cts__timing__drv__setup_violation_count__pre_repair": 617,
  "cts__timing__setup__tns": -0.00921485,
  "cts__timing__setup__tns__post_repair": -19556.8,
  "cts__timing__setup__tns__pre_repair": -19556.8,
  "cts__timing__setup__ws": 16.8799,
  "cts__timing__setup__ws__post_repair": -94.547,
  "cts__timing__setup__ws__pre_repair": -94.547,
  "design__io__hpwl": 9341583,
  "detailedplace__cpu__total": 10.29,
  "detailedplace__design__core__area": 5569.92,
  "detailedplace__design__die__area": 7200,
  "detailedplace__design__instance__area": 2646.73,
  "detailedplace__design__instance__area__macros": 1404.48,
  "detailedplace__design__instance__area__stdcell": 1242.25,
  "detailedplace__design__instance__count": 10385,
  "detailedplace__design__instance__count__macros": 4,
  "detailedplace__design__instance__count__stdcell": 10381,
  "detailedplace__design__instance__displacement__max": 41.273,
  "detailedplace__design__instance__displacement__mean": 0.217,
  "detailedplace__design__instance__displacement__total": 2263.86,
  "detailedplace__design__instance__utilization": 0.475182,
  "detailedplace__design__instance__utilization__stdcell": 0.298226,
  "detailedplace__design__io": 135,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 233732.0,
  "detailedplace__power__internal__total": 0.0074544,
  "detailedplace__power__leakage__total": 0.000516959,
  "detailedplace__power__switching__total": 2.32398e-06,
  "detailedplace__power__total": 0.00797369,
  "detailedplace__route__wirelength__estimated": 48363,
  "detailedplace__runtime__total": "0:10.44",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.040005,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 0,
  "detailedplace__timing__drv__max_slew": 28,
  "detailedplace__timing__drv__max_slew_limit": -0.0375392,
  "detailedplace__timing__drv__setup_violation_count": 648,
  "detailedplace__timing__setup__tns": -30006.5,
  "detailedplace__timing__setup__ws": -112.936,
  "detailedroute__cpu__total": 2780.85,
  "detailedroute__mem__peak": 4941316.0,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 5946,
  "detailedroute__route__drc_errors__iter:2": 214,
  "detailedroute__route__drc_errors__iter:3": 104,
  "detailedroute__route__drc_errors__iter:4": 1,
  "detailedroute__route__drc_errors__iter:5": 0,
  "detailedroute__route__net": 9970,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 102077,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 102077,
  "detailedroute__route__wirelength": 66958,
  "detailedroute__route__wirelength__iter:1": 67202,
  "detailedroute__route__wirelength__iter:2": 66980,
  "detailedroute__route__wirelength__iter:3": 66956,
  "detailedroute__route__wirelength__iter:4": 66957,
  "detailedroute__route__wirelength__iter:5": 66958,
  "detailedroute__runtime__total": "2:35.32",
  "fillcell__cpu__total": 2.29,
  "fillcell__mem__peak": 210024.0,
  "fillcell__runtime__total": "0:02.41",
  "finish__clock__skew__hold": 48.1557,
  "finish__clock__skew__setup": 43.0397,
  "finish__cpu__total": 37.98,
  "finish__design__core__area": 5569.92,
  "finish__design__die__area": 7200,
  "finish__design__instance__area": 2680.22,
  "finish__design__instance__area__macros": 1404.48,
  "finish__design__instance__area__stdcell": 1275.74,
  "finish__design__instance__count": 10474,
  "finish__design__instance__count__macros": 4,
  "finish__design__instance__count__stdcell": 10470,
  "finish__design__instance__utilization": 0.481194,
  "finish__design__instance__utilization__stdcell": 0.306266,
  "finish__design__io": 135,
  "finish__design_powergrid__drop__average__net:VDD__corner:default": 0.0476241,
  "finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0474972,
  "finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0779599,
  "finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0779162,
  "finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.69204,
  "finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0779162,
  "finish__mem__peak": 1259820.0,
  "finish__power__internal__total": 0.00793909,
  "finish__power__leakage__total": 0.000516998,
  "finish__power__switching__total": 0.000406425,
  "finish__power__total": 0.00886252,
  "finish__runtime__total": "0:38.35",
  "finish__timing__drv__hold_violation_count": 0,
  "finish__timing__drv__max_cap": 1,
  "finish__timing__drv__max_cap_limit": -0.0286289,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 0,
  "finish__timing__drv__max_slew": 367,
  "finish__timing__drv__max_slew_limit": -0.390101,
  "finish__timing__drv__setup_violation_count": 1009,
  "finish__timing__setup__tns": -153796,
  "finish__timing__setup__ws": -253.192,
  "finish__timing__wns_percent_delay": -12.62409,
  "finish_merge__cpu__total": 3.7,
  "finish_merge__mem__peak": 342176.0,
  "finish_merge__runtime__total": "0:04.08",
  "floorplan__cpu__total": 5.64,
  "floorplan__design__core__area": 5569.92,
  "floorplan__design__die__area": 7200,
  "floorplan__design__instance__area": 2516.66,
  "floorplan__design__instance__area__macros": 1404.48,
  "floorplan__design__instance__area__stdcell": 1112.18,
  "floorplan__design__instance__count": 9243,
  "floorplan__design__instance__count__macros": 4,
  "floorplan__design__instance__count__stdcell": 9239,
  "floorplan__design__instance__utilization": 0.45183,
  "floorplan__design__instance__utilization__stdcell": 0.267001,
  "floorplan__design__io": 135,
  "floorplan__mem__peak": 203612.0,
  "floorplan__power__internal__total": 0.00745306,
  "floorplan__power__leakage__total": 0.000516752,
  "floorplan__power__switching__total": 6.65454e-07,
  "floorplan__power__total": 0.00797048,
  "floorplan__runtime__total": "0:05.88",
  "floorplan__timing__setup__tns": -1119050.0,
  "floorplan__timing__setup__ws": -1109.15,
  "floorplan_io__cpu__total": 2.02,
  "floorplan_io__mem__peak": 177996.0,
  "floorplan_io__runtime__total": "0:02.13",
  "floorplan_macro__cpu__total": 177.48,
  "floorplan_macro__mem__peak": 259292.0,
  "floorplan_macro__runtime__total": "0:51.11",
  "floorplan_pdn__cpu__total": 2.37,
  "floorplan_pdn__mem__peak": 185752.0,
  "floorplan_pdn__runtime__total": "0:02.49",
  "floorplan_tap__cpu__total": 2.06,
  "floorplan_tap__mem__peak": 172664.0,
  "floorplan_tap__runtime__total": "0:02.17",
  "globalplace__cpu__total": 58.94,
  "globalplace__design__core__area": 5569.92,
  "globalplace__design__die__area": 7200,
  "globalplace__design__instance__area": 2540.1,
  "globalplace__design__instance__area__macros": 1404.48,
  "globalplace__design__instance__area__stdcell": 1135.62,
  "globalplace__design__instance__count": 10047,
  "globalplace__design__instance__count__macros": 4,
  "globalplace__design__instance__count__stdcell": 10043,
  "globalplace__design__instance__utilization": 0.456039,
  "globalplace__design__instance__utilization__stdcell": 0.272629,
  "globalplace__design__io": 135,
  "globalplace__mem__peak": 402180.0,
  "globalplace__power__internal__total": 0.00745306,
  "globalplace__power__leakage__total": 0.000516752,
  "globalplace__power__switching__total": 8.2512e-07,
  "globalplace__power__total": 0.00797064,
  "globalplace__runtime__total": "0:52.34",
  "globalplace__timing__setup__tns": -2744730.0,
  "globalplace__timing__setup__ws": -2456.86,
  "globalplace_io__cpu__total": 2.07,
  "globalplace_io__mem__peak": 180932.0,
  "globalplace_io__runtime__total": "0:02.17",
  "globalplace_skip_io__cpu__total": 2.05,
  "globalplace_skip_io__mem__peak": 173672.0,
  "globalplace_skip_io__runtime__total": "0:02.15",
  "globalroute__antenna__violating__nets": 0,
  "globalroute__antenna__violating__pins": 0,
  "globalroute__clock__skew__hold": 39.3498,
  "globalroute__clock__skew__setup": 34.6939,
  "globalroute__cpu__total": 74.43,
  "globalroute__design__core__area": 5569.92,
  "globalroute__design__die__area": 7200,
  "globalroute__design__instance__area": 2680.22,
  "globalroute__design__instance__area__macros": 1404.48,
  "globalroute__design__instance__area__stdcell": 1275.74,
  "globalroute__design__instance__count": 10474,
  "globalroute__design__instance__count__hold_buffer": 0,
  "globalroute__design__instance__count__macros": 4,
  "globalroute__design__instance__count__setup_buffer": 2,
  "globalroute__design__instance__count__stdcell": 10470,
  "globalroute__design__instance__displacement__max": 2.7,
  "globalroute__design__instance__displacement__mean": 0.001,
  "globalroute__design__instance__displacement__total": 10.746,
  "globalroute__design__instance__utilization": 0.481194,
  "globalroute__design__instance__utilization__stdcell": 0.306266,
  "globalroute__design__io": 135,
  "globalroute__design__violations": 0,
  "globalroute__mem__peak": 433488.0,
  "globalroute__power__internal__total": 0.00793983,
  "globalroute__power__leakage__total": 0.000516998,
  "globalroute__power__switching__total": 0.000407464,
  "globalroute__power__total": 0.00886429,
  "globalroute__route__wirelength__estimated": 49844.9,
  "globalroute__runtime__total": "1:14.95",
  "globalroute__timing__clock__slack": -40.072,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.0115882,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 0,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.0268006,
  "globalroute__timing__drv__setup_violation_count": 193,
  "globalroute__timing__setup__tns": -2535.98,
  "globalroute__timing__setup__ws": -40.0722,
  "placeopt__cpu__total": 14.78,
  "placeopt__design__core__area": 5569.92,
  "placeopt__design__core__area__pre_opt": 5569.92,
  "placeopt__design__die__area": 7200,
  "placeopt__design__die__area__pre_opt": 7200,
  "placeopt__design__instance__area": 2646.73,
  "placeopt__design__instance__area__macros": 1404.48,
  "placeopt__design__instance__area__macros__pre_opt": 1404.48,
  "placeopt__design__instance__area__pre_opt": 2540.1,
  "placeopt__design__instance__area__stdcell": 1242.25,
  "placeopt__design__instance__area__stdcell__pre_opt": 1135.62,
  "placeopt__design__instance__count": 10385,
  "placeopt__design__instance__count__macros": 4,
  "placeopt__design__instance__count__macros__pre_opt": 4,
  "placeopt__design__instance__count__pre_opt": 10047,
  "placeopt__design__instance__count__stdcell": 10381,
  "placeopt__design__instance__count__stdcell__pre_opt": 10043,
  "placeopt__design__instance__utilization": 0.475182,
  "placeopt__design__instance__utilization__pre_opt": 0.456039,
  "placeopt__design__instance__utilization__stdcell": 0.298226,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.272629,
  "placeopt__design__io": 135,
  "placeopt__design__io__pre_opt": 135,
  "placeopt__mem__peak": 227560.0,
  "placeopt__power__internal__total": 0.00745293,
  "placeopt__power__internal__total__pre_opt": 0.00745306,
  "placeopt__power__leakage__total": 0.00051694,
  "placeopt__power__leakage__total__pre_opt": 0.000516752,
  "placeopt__power__switching__total": 8.25579e-07,
  "placeopt__power__switching__total__pre_opt": 8.2512e-07,
  "placeopt__power__total": 0.0079707,
  "placeopt__power__total__pre_opt": 0.00797064,
  "placeopt__runtime__total": "0:14.91",
  "placeopt__timing__drv__floating__nets": 0,
  "placeopt__timing__drv__floating__pins": 0,
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.041973,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 0,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.0236084,
  "placeopt__timing__drv__setup_violation_count": 662,
  "placeopt__timing__setup__tns": -36663.3,
  "placeopt__timing__setup__tns__pre_opt": -2744730.0,
  "placeopt__timing__setup__ws": -124.118,
  "placeopt__timing__setup__ws__pre_opt": -2456.86,
  "run__flow__design": "riscv32i",
  "run__flow__generate_date": "2024-02-28 07:32",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-12339-g1159c9f55",
  "run__flow__platform": "asap7",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1pW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "5b6a02484c53809b80a86aad414bf0f254d93896",
  "run__flow__scripts_commit": "5b6a02484c53809b80a86aad414bf0f254d93896",
  "run__flow__uuid": "d948893d-022b-43bc-b233-bac90c5244b7",
  "run__flow__variant": "base",
  "synth__cpu__total": 38.03,
  "synth__design__instance__area__stdcell": 2567.2718,
  "synth__design__instance__count__stdcell": 10280.0,
  "synth__mem__peak": 169512.0,
  "synth__runtime__total": "0:38.47",
  "total_time": "0:08:36.790000"
}