================================================================================ 
Commit: aa584d9c1dba4c003637908b58ea56df57d8662b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:41:14 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: 39e19ca786514a717529af523cc26001c8028e5a
Original commit date: Fri Apr 13 17:11:55 2018 -0700
Change-Id: I278f372abc95d6d3f99ecec4abc49e19cbd6f951
Update BIOS version to v141.2

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: f83ad59f5797b145295f0ea8b3aafe5bc5c063d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:41:12 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: 6599971633e0b4faf4923e8c21c76edc44501e08
Original commit date: Fri Apr 13 18:08:28 2018 -0700
[TeamCity] Auto-Commit FSP
Fri Apr 13 18:08:28 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.fd

================================================================================ 
Commit: f892f763f27448b7878b17c4f3ea637ec230fa57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:41:10 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: d173bb0dc3879712dfd2cf297f1fdcd0d95dd363
Original commit date: Thu Apr 12 02:07:39 2018 +0530
Change-Id: I38b9401505f201932410e2beb376eb35bafd2e2d
System auto-wake from Sx when System is put to Sx with PCIe RP being in D3 with UWD Driver for CFL-H.
Plug Event Should not be triggered by CIO Plug Event GPIO if TBT-RTD3 is Enable. TBT FW should takecare.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c

================================================================================ 
Commit: 47b84cb78bbae36aa930da94b7c4d95b0f118921 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:41:08 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: b8f21be3b4d7139c88706743cee6a3785509b611
Original commit date: Fri Apr 13 16:33:07 2018 -0700
Change-Id: I65f6db470b4601b3c55a701cf78c64056677d5c7
Revert "JHI tool not available"
This reverts commit 0735cc4a2bbb75caedcd0d09c1228c55eba1a8b9.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Me/Include/Private/JhiInternal.h
CannonLakeSiliconPkg/Me/Include/Protocol/JhiProtocol.h
CannonLakeSiliconPkg/Me/Jhi/Dxe/Jhid.c
CannonLakeSiliconPkg/Me/Jhi/Dxe/Jhis.c

================================================================================ 
Commit: 96a7f3d7b3592742cdb0d851b23e096caa54b375 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:41:06 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: 0735cc4a2bbb75caedcd0d09c1228c55eba1a8b9
Original commit date: Fri Apr 6 13:11:33 2018 -0700
Change-Id: I7ae3a19674355ac5fd5de9fd20beb70b6ac971df
JHI tool not available
Resolution: Port open source DAL tool to UEFI
Impacted Platform: CFL, CNL

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Me/Include/Private/JhiInternal.h
CannonLakeSiliconPkg/Me/Include/Protocol/JhiProtocol.h
CannonLakeSiliconPkg/Me/Jhi/Dxe/Jhid.c
CannonLakeSiliconPkg/Me/Jhi/Dxe/Jhis.c

================================================================================ 
Commit: 0f09f2abcdf395c8925ab905980d8a5009044587 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:41:04 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: 3e9e153c8702ab69f5e69f02f5d4ded7f91e5927
Original commit date: Fri Apr 13 11:40:56 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Fri Apr 13 11:40:56 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: d89536424f75da0fdc4de299c3e0f89dbecdad55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:41:02 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: 9ad2de9a315674469055d28b217f16d006774c1c
Original commit date: Wed Apr 11 17:39:57 2018 -0700
[TeamCity] Auto-Commit FSP
Wed Apr 11 17:39:57 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.bsf
CannonLakeFspBinPkg/Fsp.fd

================================================================================ 
Commit: b6bec19f83b5261357868a1a39b811c8a1a97fa0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:40:59 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: 0a634c0c07e0ae2092e3b521df41929d3b15a2f1
Original commit date: Wed Apr 11 14:33:28 2018 -0700
Change-Id: I463fcb29be1ceb235b2dbf48efc5c9a64da422d1
Update BIOS version to v141.1

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 48dbfbbf5c721f4f934c827f9005a2d25c17678a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:40:57 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: fd62a5efa6da42a9314ac170470871ffcb480775
Original commit date: Thu Apr 12 00:37:15 2018 +0530
Change-Id: I4d0fc3c0c821b36d35f2eca35829bf662c9a29b3
System auto-wake from Sx when System is put to Sx with PCIe RP being in D3 with UWD Driver for WHL.
Plug Event Should not be triggered by CIO Plug Event GPIO if TBT-RTD3 is Enable. TBT FW should takecare.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c

================================================================================ 
Commit: f961ccf8b682bd299921d8ab4c636cb6c1e350be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:40:55 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: fc7671dea5de6ebb9bb0e07dca5b686a1360893a
Original commit date: Tue Apr 10 15:41:20 2018 +0800
Change-Id: I066d09f25b59ea9284c7dfe500d64a0d498e25f0
Add Core i9 into Processor Family of SMBIOS Type 4 Processor information

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Cpu/Library/Private/PeiSmbiosCpuLib/SmbiosType4.c

================================================================================ 
Commit: cf2b5190edf4acbfffaab821055a69eff4ab4735 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:40:53 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: b5b214d3947d28ed7757baded93aa0aeba75fe15
Original commit date: Wed Apr 11 23:59:56 2018 +0530
Change-Id: Ib5e9e8dd32dd4ba286c1e0146fcd7a265f02d167
Change the GPIO configuration in BIOS for RTD3 PWR_EN from GPPC_B18 to GPPC_H22.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.inf
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiTables.inf
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/WhlErbTbtRtd3.asl
CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.inf
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlUDdr4.h
CannonLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 40d975364624d7964dbabfd11c555fe502978abd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:40:50 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: 9cb5616a6cc8be7a3171f9aa48eee229838e7b0c
Original commit date: Wed Apr 11 11:57:49 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Wed Apr 11 11:57:49 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 31498bfed513289212398d1a40eea1de7363e83e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:40:47 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: 4396f4c1bc4fd4618f747e834bc3afa3bd162fad
Original commit date: Tue Apr 10 23:53:34 2018 -0700
[TeamCity] Auto-Commit FSP
Tue Apr 10 23:53:34 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.fd

================================================================================ 
Commit: f56611d186287c93fa7585070fcb435d4d221b85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:40:45 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: d53d3d24d73448b790996fcdfdc5d91e787fbab6
Original commit date: Wed Apr 11 14:28:29 2018 +0800
Change-Id: Ifde563c8545cdbcbee57e5094df7ba6f0b3ebf7d
Update BIOS version to v141

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: b16a536c0200eeff1078e97449dd39dec17add4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:40:42 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: f7ecca7f5f6aa9bdf3b85a44adc60addd33b2863
Original commit date: Tue Apr 10 15:41:22 2018 +0800
Change-Id: I060016d451dec989501ec160a8f89f8215f3623c
CannonLakeSiliconPkg: Fix C preprocessor not working in NASM
PP_FLAG was only present for GCC build so make it for all
compilers to pass build flags into NASM files.
Also reverted wrong fix in one of NASM file.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dsc
CannonLakePlatSamplePkg/PlatformPkgBuildOption.dsc
CannonLakeSiliconPkg/SiPkgBuildOption.dsc

================================================================================ 
Commit: 669aeb77d3004c2bfde694f35f221c0f83930ccb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:40:40 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: 207b2856035ec585c7ee537a66a1719ab7d2e2af
Original commit date: Tue Apr 10 17:55:03 2018 -0700
Change-Id: If0e4b492829b64adaf993b31357ed5039eb60b88
[PCH] Minor changes to check for NULL pointer (ChipsetInitTblHdrPtr) before using them.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsio.c

================================================================================ 
Commit: b798b893c2fd22eb4d15e1443bee3e7c94592c04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:40:38 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: 7b053cbe570f3b11c21520aa207390e521b35435
Original commit date: Tue Apr 10 13:57:06 2018 -0700
Change-Id: I9e0e30db7e83748b2721a0ba5359495d41278577
[ WHL-U42 ]: Display is not observed with External Graphic Card in X4 slot.
Set GPIO B9 to Native1 for WHL-U when TBT RTD3 is enabled.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlUDdr4.h
CannonLakePlatSamplePkg/FlashMap/SIZE_100_FSP_WRAPPER.fdf

================================================================================ 
Commit: 094fb8fe8bc461474b8e8b6f23aba1836ef2600c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:40:36 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: e06de26543160e2d0e844edf100d259844c3cb2b
Original commit date: Tue Apr 10 11:35:58 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Tue Apr 10 11:35:58 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 6403f7a47cfccb4b6b5aa8484285aa078a0df24f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:40:34 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: 74357b9221e79ed03bbedd170989f808e02ec855
Original commit date: Mon Apr 9 18:34:03 2018 +0530
Change-Id: I3e9e9eda51deb55f6fa4416f5e6d2a905fcf76fd
TBT Devices not enumerating while doing Hotplug when root port is in D3 state.
PCIE2TBT_SET_ENUMERATION_METHOD was failing because of wrong time out. Also correcting Bus, Device, Function Number parameter for some function called.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Setup/TbtSetup.c

================================================================================ 
Commit: dc179fe113dbfca18364a0a4ebdfabc943e3e65c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:40:32 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: 91adc82cc790c4fd227e0954353f74041699d583
Original commit date: Tue Apr 3 14:00:18 2018 +0300
Change-Id: Id9a225c9491f9fb98be5c1a4176f085601c0efc0
CannonLakeSiliconPkg: [CNL][MRC] Optimization of seeking Register Cache array.
Request:
Running a debug version with custom counters show that MRC seeking register cache array for about 600K times during training,
System seek array cells for about 63M times !!
Code review shows we are seeking cache array Linear from 0 to MAX size..
Change:
change size array to be Min of 256
Add a simple hash function for seeking cache array, start index will be register Offset & 0xff.
seek array cells was reduced to 19M.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcRegisterCache.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 767a90b603105f9c23654f3a2433f420fc56771a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:40:29 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: c09002af4bdadf5aa2027ceaf0652e203f661e6a
Original commit date: Thu Apr 5 13:17:42 2018 -0700
Change-Id: I9ac14f76d91f2b28473f84ca07a19ebeebe7bf60
[CNL] Klocwork issues for PCH based on Daily_139_00_142
Minor changes to check for NULL ptrs and initialization of ptrs and variables before using them.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c
CannonLakeSiliconPkg/Me/Library/PeiMeLib/HeciMsgPeiLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsio.c

================================================================================ 
Commit: 93a628ff01fb2be78d13038deb4282fbf8ea4561 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:40:28 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: 3f5dbff6cda40b7ed2e89fd79f9b02d06f63cf2f
Original commit date: Mon Apr 9 11:36:25 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Mon Apr 9 11:36:25 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 431e3f603bf5cbfe346f36de63342c6e5edfba8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:40:25 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: aa7593da0bf63a0b863c2803418031b0a9d9b1c2
Original commit date: Mon Apr 9 17:11:15 2018 +0530
Change-Id: I770c75bb3f25fa3d67f821d6a7f42ed625faf29a
BIOS Workaround done for GPPC_D11_SLOT1_WAKE_N to be changed from Platform Reset to Deep Reset.
Removing BIOS Workaround. Fix is now included in TBT FW.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlUDdr4.h

================================================================================ 
Commit: 6a777bbb7a724906a3896b4a3f44b99c68f54458 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:40:23 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: 6ddbf794d59528b178a35e89fb4272fcc83698b7
Original commit date: Wed Apr 4 23:18:53 2018 +0800
Change-Id: I9007ed3bb1e23de5eb6e498d2f61607d08ca1adc
[WHL_U][HLK][RS3]:-Validate WHQL/HCK - USB Exposed Port System Test (xHCI) test case failed with error "Failing Exposed Connector and Failed to verify consistent USB 3.0 Port Mapping. USB 3.0 Hub must enumerate on each exposed connector"
Create new UsbPortXhciWhlUDdr4Rvp.asl the reference CNL-U port map, set USB2.0 port_01 and USB3.0 port_01 unvisiable and unconnectable.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiTables.inf
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciWhlUDdr4Rvp.asl
CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c

================================================================================ 
Commit: 117f4258a552e151164e13947908a3444e97260d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:40:22 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: 47ed416bf07171541d8c476d27400a89d3fa3ef1
Original commit date: Sun Apr 8 12:09:08 2018 -0700
[TeamCity] CNL Weekly Update_FSP/RC
Sun Apr 8 12:09:08 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 3916e3ac0c5e7a9e01b1370365100f01db28299c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:40:19 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: ee81767e91dcc0ef83fa393b384ac910030c6b12
Original commit date: Sun Apr 8 11:35:27 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Sun Apr 8 11:35:27 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: b16eac74591392c72615e42bc926077276178982 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:40:17 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: 429875690cbd2ad2a960e04be88893419fdfe744
Original commit date: Sat Apr 7 11:36:33 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Sat Apr 7 11:36:33 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 1b8b41c483d063f31332cd7db86c668eff4df5b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:40:16 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: a30ce0ec1acd87fadabc87374889a86e2a6e0390
Original commit date: Fri Apr 6 14:25:50 2018 -0700
Change-Id: Ief4322f39df6a3fe148f958f1a01bd1e1244b5a1
PL1 Tau Value updated for workstation SKu CPUs
With this request, now every CFL/CNL sku has a default PL1 Tau of 28 seconds. Previously some skus used a 8 seconds default value, but this is no longer needed.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/Upd/FspsUpd.dsc
CannonLakePlatSamplePkg/Setup/CpuSetup.uni
CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtBasicConfig.h
CannonLakeSiliconPkg/Cpu/Include/CpuPowerMgmt.h
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: f61f1d9de7bb6f27aa268fd4da659a1076dc41b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:40:13 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: 991cad2a2e1c6c5afaeb8c96125d5a1f4d5fb39a
Original commit date: Fri Apr 6 11:37:03 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Fri Apr 6 11:37:03 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 607016a6b1f14278a7e076d2ca6ed3ae00b3d357 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:40:11 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: ba2615f07775c3254ecabee7017d63178b0ed41b
Original commit date: Tue Apr 3 14:38:19 2018 +0300
Change-Id: I2a4d7f8bbc2c42535eed9a6ab2f6572cb1292626
CannonlakeSiliconPkg [CNL][MRC] DIMM ODT summary prints -  'wrong input parameter' exception
Issue:
DIMM ODT summary prints -  'wrong input parameter' exception
Root Cause:
Change:
The MrcPrintDimmOdtValues function in MrcCrosser.c should distinguish DDR tech for selecting properly ODT params from TOptParamOffset enum.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 84b9a2a6f5bf169995541c4352ec51fb20737a89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:40:09 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: faf97591480834b872e9fa0b132f4be988aae47b
Original commit date: Thu Apr 5 16:07:07 2018 -0700
Change-Id: I0f51b2671e10310104733e7e0200c28797342aac
Revert Teamcity Auto Commits
Teamcity auto commits were triggered to verify functionality. This commit reverts those temporary changes.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 9143eb5a13d492b6ddcc4b24eaa0e6e13e490aa0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:40:07 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: a2699654b1df8aac7e4ca6e037aee92bc21f2cea
Original commit date: Thu Apr 5 16:01:27 2018 -0700
[TeamCity] Weekly Update BIOS ID
Increment BIOS Major Version and reset Minor Version to 0
Thu Apr 5 16:01:27 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: b986af55a8db3c7bedb093a43922e15168c4947e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:40:04 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: 57f553d9c8a1ecee0f10f19a1062d0f1f7c25cae
Original commit date: Thu Apr 5 15:11:28 2018 -0700
[TeamCity] ICL Weekly Update_FSP/RC
Thu Apr 5 15:11:28 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: aab23a5713db2eec45ee127288612c70003f3b33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:40:02 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: 65ebdf6164b8ad261fe5f746097a32475efc203a
Original commit date: Thu Apr 5 11:35:56 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Thu Apr 5 11:35:56 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 46cd3978bc831182468f7955452a8b0bbe1df2de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:40:01 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: edcce384060d63147f136d4cdd83c18a9ed4756b
Original commit date: Wed Apr 4 17:03:47 2018 -0700
Change-Id: I849823a8bc12bb73c90079d3e63dd8ecf05eb3d0
[CFL-S][CNP][OC] BCLK settings disappear after reentering ICC menu
Fixed menu disappearance by removing old code that would hide the ICC menu on EOP entry.
EOP code was removed in the previous checkin, but this portion of code was left by mistake.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Setup/IccSetup.c

================================================================================ 
Commit: 548d9b70651984c1a8cd8c2788ec4aff08b2a88d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:39:58 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: 5bccd55ec820f5eaa936c1fd14bec0550378ec83
Original commit date: Tue Apr 3 17:08:08 2018 +0300
Change-Id: If477a308a22036b8751c35c450ba8d9c1ac63fe7
*CannonLakeSiliconPkg: [CNL][MRC] MrcCalcMaxRxMargin Overflow
Issue:
UINT8 is used to hold Min/Max values for RcvEnaX, while RcVEnax range is in the range [0, 1023]. As a result RcvEnaX margin may appear low in GetBerMarginByte.
Root Cause:
Change:
Need to increase size to UINT16

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 6762bb69375a49c0f5a2d5bb474762fd4075dce4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:39:57 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: 7d92f9f7f029343fc4c18852ade005c1d30ff3bf
Original commit date: Wed Apr 4 20:09:58 2018 -0700
Change-Id: I4b3b003aa5ffb35973662f27f644109321b3b9ad
Update BIOS version to v140.1

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 91d9123b2734648d24f0e67ac7a495550fff4a98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:39:55 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: 6cc595c8addcfff3218f5e4db1e79d5349faa67b
Original commit date: Wed Apr 4 16:14:33 2018 -0700
Change-Id: I07d01ca5b0a4d56af9cfffa002be0956a234d034
Integrate CFL D0 Patch 0x8C
Update CFL D0 with Patch 0x8C

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: dd68de641d5fc36aee849ec99e6f655a790e311a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:39:53 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: a63e9d860e41a950bbda31b39c7a42ed0f1576a2
Original commit date: Wed Apr 4 11:37:22 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Wed Apr 4 11:37:22 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 7e066b44e19fafbbcafe9b0e1f7877f97eb82367 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:39:51 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: 548e4eaa29ac6a14596434d92b229f5097850d73
Original commit date: Tue Apr 3 22:46:26 2018 +0530
Change-Id: Id0e2a6428acfc65185913555c8d0ad6a565fc1c2

Description: Integrate latest available CFL GOP V1078.
Platform Affected: CFL

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimCfl.efi
CannonLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimCflDebug.efi

================================================================================ 
Commit: 2c4e660d0dc9e252cb0160c29a6967bc81d7a6ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:39:49 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: 7a68f0ea2e68330bf62a6b96cc61c78b8ee95243
Original commit date: Tue Apr 3 19:49:08 2018 -0700
[TeamCity] Auto-Commit FSP
Tue Apr 3 19:49:08 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.fd

================================================================================ 
Commit: 493549ae033eecf42ec02993a6e77628bdab82d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:39:47 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: 47766a750eaf140c9184ab211e67f914bc84bd51
Original commit date: Tue Apr 3 19:28:28 2018 -0700
Change-Id: I7d36811dca70df5bb4281bc8d5cfef60d9e3e88f
Update weekly FSP/RC version

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 9a98c876468ff29a3f39a3d77e4c6d4321abfe98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:39:45 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: a00ee673c92f9974f309c81637ca9bb0204276dc
Original commit date: Tue Apr 3 18:26:22 2018 -0700
[TeamCity] Auto-Commit FSP
Tue Apr 3 18:26:22 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.fd

================================================================================ 
Commit: 7a6d0435ec04e47604629ac0e533851dd490110e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:39:43 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: f80ae59a99f68deaba7325b9e5ca7f3b7a70a898
Original commit date: Tue Apr 3 18:09:36 2018 -0700
Change-Id: I9b4744ab02a4e16fca9154402275e83de592674b
Update BIOS version to v140

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 49374ed00905fe145436f4876b0d3e7a867b3b3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:39:41 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: e6f8719ba1136a501eee55f7db55168903fd8080
Original commit date: Tue Apr 3 18:03:56 2018 -0700
Change-Id: Ia8e3ac61a2d6bcf9bc58b452a8e6d53a9300fe8b
[WHL-U42][PM][RS4]: Frequently CS not Entering with TBT and WWAN Card Connected
Temporary workaround to set GPIO GPP_B9 for WHL-U as Native1

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlUDdr4.h

================================================================================ 
Commit: 08b696dcae2a79ddc0ea3559e995db85977714d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:39:39 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: 39cfbcda36eebcd42246d3b1c905b589ebff18e7
Original commit date: Tue Apr 3 14:46:43 2018 +0800
Change-Id: I86b3560bb65ae6bc384962bb828eeffad85182e0
assert error in FSP binary after integrated RC 7.0.2A.20
CannonLakePlatSamplePkg\
Add FspmUpd->FspmConfig.DisableMtrrProgram <1> Disable Mtrrs program. <0> Program Mtrrs in FSP
CannonLakeFspPkg\
Check DisableMtrrProgram
0: Execute ProgramCacheAttributes().
1: Execute DisableCacheAsRam() only.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/FspInit/Pei/FspInitPreMem.c
CannonLakeFspPkg/Upd/FspmUpd.dsc
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspCpuPolicyInitLib.c

================================================================================ 
Commit: 1d381d7cba9151b233fa05474a64753881c7682a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:39:37 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: 0119f1ead5b9159f0acb64f06d8ec6871ca3bedb
Original commit date: Tue Apr 3 11:08:37 2018 +0200
Change-Id: I973bcc4fe2ed5925a2ae768085f380186157c029
[PCH] Allow for PMC IPC CMD 0xA9 sending on CNP-H B0 PMC patch v12

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLibCnl.c

================================================================================ 
Commit: 21b855a518565ac17ce8f860c0f6d817b0e8cc11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:39:35 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: f8e7cc2124a2c5032f7fdaf0e79274a8b3e82ded
Original commit date: Tue Apr 3 17:05:57 2018 -0700
Revert "CannonlakeSiliconPkg [CNL][MRC] DIMM ODT summary prints -  'wrong input parameter' exception"
This reverts commit 68d7c406c9c49a8c7f4095b42f25ac43c627dd73.
Tue Apr 3 17:05:57 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: fed7264f887288a4360c5563673eb678625f8b52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:39:33 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: 68d7c406c9c49a8c7f4095b42f25ac43c627dd73
Original commit date: Tue Apr 3 14:38:19 2018 +0300
Change-Id: I1d6eaf0d0f499c33a19b3bd9f47a9b7fc228eeda
CannonlakeSiliconPkg [CNL][MRC] DIMM ODT summary prints -  'wrong input parameter' exception
Issue:
DIMM ODT summary prints -  'wrong input parameter' exception
Root Cause:
Change:
The MrcPrintDimmOdtValues function in MrcCrosser.c should distinguish DDR tech for selecting properly ODT params from TOptParamOffset enum.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: a4263d95d680813e225acb2e2ca566cc309e0723 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:39:31 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: aac96c5d638953d9bca3a6f86523cff5ccfc8526
Original commit date: Tue Apr 3 11:55:23 2018 -0700
Change-Id: I961db481381d51fd12c005577c70dd1a2ecaf609
Revert "DPTF: Support multiple storage controller on CNL/CFL"
This reverts commit dc68b40c39d7bb84fe9e432392848ab264e519df.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Dptf/AcpiTables/StrgParticipant1.asl
CannonLakePlatSamplePkg/Features/Dptf/AcpiTables/StrgParticipant2.asl

================================================================================ 
Commit: 60d91875b85ee5ea15b9e2f6c3639fa554b07c7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:39:29 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: 0b7c1b757a865daf60deaed85336768ff26de8c1
Original commit date: Thu Mar 15 13:58:53 2018 -0700
Change-Id: Ib32ce8f939a197de784f1cf0cfebe0adf8883bae
CannonLakeSiliconPkg: ECC dimms CNL H DDR4 2DPC Early Read MPR Timing Centering failure
Change: Fixed the cache entry overflow issue and ECC enabling issue.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcRegisterCache.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcRegisterCache.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 0abc9a35d7c84e0e59bd476896c6169360460a18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:39:27 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: b85daaf4fb6674205825babfa9c3b771366ee5f1
Original commit date: Tue Apr 3 12:35:49 2018 -0700
Change-Id: I15a4d5266e6f0cf3102bbeb1dfd33595142674af
[PCH] Incorrect code flow in PchHsio.c causing first time S3 fail after flash BIOS and clear CMOS

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsio.c

================================================================================ 
Commit: eef39d1ecfb9af286622747df8d899b82af8d0c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:39:25 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: 2b867c70b551233711d6701629671953d1811896
Original commit date: Tue Apr 3 11:36:08 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Tue Apr 3 11:36:08 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 380fd36c079f4e42af8dd9bac3299e17632c791e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:39:24 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: dc68b40c39d7bb84fe9e432392848ab264e519df
Original commit date: Fri Mar 30 17:11:32 2018 -0700
Change-Id: I5108f0c3764d3871f0d0995bcce7ea3e9148336b
DPTF: Support multiple storage controller on CNL/CFL
Added new ACPI method "SCBL" for DPTF to support multiple storage device that might be on a different storage controller.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Dptf/AcpiTables/StrgParticipant1.asl
CannonLakePlatSamplePkg/Features/Dptf/AcpiTables/StrgParticipant2.asl

================================================================================ 
Commit: ccae86bc132182bf92801f778198914bac97307a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:39:22 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: bf7872d06e2fe827ed5a26d8bdbde01a5f960bde
Original commit date: Mon Apr 2 11:36:08 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Mon Apr 2 11:36:08 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 4bbebf0e4b611e78668e506becb6e06001c443e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:39:20 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: 5e3d9ff2968fcddb5382ed9599d89d9996f81573
Original commit date: Sun Apr 1 11:35:04 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Sun Apr 1 11:35:04 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: f780b9b8b0d6580815770bc273d6cf0f08e8402e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:39:17 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: a0531e6d3e072161f3b064ffcbe4ff369bd84a93
Original commit date: Sat Mar 31 11:36:36 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Sat Mar 31 11:36:36 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 3e32381c63bc4b1219f7cd8c13e218a31d7cf730 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:39:15 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: d8969780260a4c15a7398d831b61dfdd9cbc8700
Original commit date: Fri Mar 30 18:00:38 2018 -0700
[TeamCity] Auto-Commit FSP
Fri Mar 30 18:00:38 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.fd

================================================================================ 
Commit: ec488d9b94b34587b955f05903b8a4c23ae7daa1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:39:12 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: fb842cc57d1f7bf4c006486b02de613baa192c64
Original commit date: Thu Mar 29 11:17:33 2018 -0700
Change-Id: If1ce4fa22f1ba209ee08982b5abecdf7ba7a6680
Integrate CNL D0 Patch 0x22
Update CNL D0 with Patch 0x22

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 76a2ad295c5048d51cb08461595f376dfb0f39b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:39:10 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: 049a8a58b28bfac0ad861d488e258601a781d813
Original commit date: Thu Mar 15 12:52:50 2018 -0700
Change-Id: Ib08b15fd2f3dc9fab28542e85f46a1cf89022a35
Enable PKGC demotion by default in Bios
Package C State Demotion/Undemotion for CNL-Y is complete.  Feature needs to be enabled by default for CNL-Y.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/Upd/FspsUpd.dsc
CannonLakePlatSamplePkg/Include/OemSetup.h
CannonLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
CannonLakePlatSamplePkg/Setup/CpuSetup.hfr
CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtTestConfig.h
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/IdleStates.c

================================================================================ 
Commit: b4ac07089fed2bd1162dbea50009d7766b3a217b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:39:08 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: bf07d5f83155276a1d0611965864bb93f0d20a5f
Original commit date: Wed Mar 21 16:54:42 2018 +0800
Change-Id: If21ef2e726b04dbcff52a25672605286295142e1
[CFL-U] BIOS recovery switch is not causing system
to enter BIOS recovery mode due to "RecJumperFLag NOT set"
Set revovery mode GPIO in IsRecoveryMode()

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Library/PeiPlatformHookLib/PeiPlatformHooklib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableDefault.h

================================================================================ 
Commit: 0a2be683c2a01164953ce76a5acb911a9d9f2f8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:39:07 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: 25e1f4c46e23f1cc25190605e0450906195625e8
Original commit date: Thu Mar 29 00:32:40 2018 +0530
Change-Id: I93dadde6a51b56ea2fb631f95389258907ed2624
IO Resource should NOT assigned when booting from TBT is enabled.
IO Resource for TBT RP and P2P Bridge behind TBT Controller, should not be assigned.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Tbt/Include/Library/TbtCommonLib.h
CannonLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c

================================================================================ 
Commit: 3679914aa5313ad220e5a5c12f7a75e059018b47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:39:05 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: 975765bba9437ceea8d214787f5d3bf802c6aee0
Original commit date: Thu Mar 29 12:44:00 2018 -0700
Change-Id: Ib1069072c3ebb2e096846a8e3b4d1c713d160752
Out-of-bounds memory write in CPU Init DXE in CacheInfo.
One less array element was being used then allocated.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c

================================================================================ 
Commit: 0e89785e40889330ad055db82b6cc9b8234aa2e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:39:03 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: 3e48f831ab067f074b1d8f898d8688741df6cd8e
Original commit date: Wed Mar 28 09:51:13 2018 -0700
Change-Id: I259a827c1ea8f46cd5940553f70af90a66bdb3bb
[TBT][RS4] Remove the dependency between TBT base security and TBT security level for the new security mode
[TBT][RS4] Remove DMA_CTRL_PLATFORM_OPT_IN_FLAG functionality from CFL mainstream until CFL supports IOMMU pre-boot DMA protection

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Tbt/Include/Library/DxeTbtSecurityLib.h
CannonLakePlatSamplePkg/Features/Tbt/Library/DxeTbtSecurityLib/DxeTbtSecurityLib.c
CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/TbtDxe.c
CannonLakePlatSamplePkg/Setup/TbtSetup.c

================================================================================ 
Commit: b995153aa6ecd3b7fcb9a13bca7f8789a846d7d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:39:01 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: 986e22ef52d441ad72c47244103e6183c5138630
Original commit date: Fri Mar 30 17:07:23 2018 -0700
Change-Id: Ic4924187b98d5fb8eb31f1a7a1c5f8448271e2ab
Update BIOS ID to v139

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 494611b56b3d9bbf3d29ed21b4fe176b00edde89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:38:59 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: 3013a7fde157f4d862ae70ba5a6d773fece24337
Original commit date: Thu Mar 29 14:02:57 2018 -0700
Change-Id: I59b10c1c189f3d17dd55f6df26f51c94850c1259
[WHL] [POC] [LPDDR3] Add WHL AEP Platform Support
Adding WHL AEP POC platform support.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaConfigPreMem.h
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlUDdr4.h
CannonLakePlatSamplePkg/Include/PlatformBoardId.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/PlatformBoardId.h

================================================================================ 
Commit: 27e37bbab53c2648d29214d6ff23cf4682965e8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:38:56 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: cb1fd43491fe8f7b041e9be8bfcc218d644a4d0f
Original commit date: Wed Nov 15 15:05:31 2017 -0800
Change-Id: I15b1f14a29f74338fdd67dde558122d8cf23b0f8
[PCH] PHY SUS Restore Delivery through CSE
ModPHY and USB2 AFE SUS-well power gating requires PMC to restore the OEM PHY settings configured via BIOS platform policies.
Once new ChipsetInit format is deployed BIOS reference code will no longer include a BASE ChipsetInit table. The payload for BASE or OEM GPIO table update (if any) must be provided by platform BIOS code.
ChipsetInit BASE or OEM GPIO update requires global reset, however SUS table update does not require reset, hence CSME will no longer promote the first reset following ChipsetInit update to a global reset if new ChipsetInit format is used.

For this reason BIOS must directly issue global reset after ChipsetInit update if new version of BASE or OEM GPIO table in included. If the difference is only in SUS settings BIOS does not perform a reset.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
CannonLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
CannonLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
CannonLakeFspPkg/Upd/FspmUpd.dsc
CannonLakeFspPkg/Upd/FspsUpd.dsc
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.inf
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPchPolicyInitLib.c
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPolicyInitLib.inf
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPchPolicyDebugPreMemLib.c
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.inf
CannonLakePlatSamplePkg/PlatformPkg.dec
CannonLakePlatSamplePkg/PlatformPkg.fdf
CannonLakePlatSamplePkg/Setup/Main.vfr
CannonLakePlatSamplePkg/Setup/PchSetup.c
CannonLakePlatSamplePkg/Setup/PchSetup.hfr
CannonLakePlatSamplePkg/Setup/PchSetup.uni
CannonLakePlatSamplePkg/Setup/PlatformSetup.uni
CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c
CannonLakeSiliconPkg/Me/Include/BupMsgs.h
CannonLakeSiliconPkg/Me/Include/CoreBiosMsg.h
CannonLakeSiliconPkg/Me/Include/Library/PeiMeLib.h
CannonLakeSiliconPkg/Me/Include/MeBiosPayloadData.h
CannonLakeSiliconPkg/Me/Library/PeiMeLib/HeciMsgPeiLib.c
CannonLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/MbpData.c
CannonLakeSiliconPkg/Pch/Include/ChipsetInfoHob.h
CannonLakeSiliconPkg/Pch/Include/ConfigBlock/HsioConfig.h
CannonLakeSiliconPkg/Pch/Include/Private/Library/PeiHsioLib.h
CannonLakeSiliconPkg/Pch/Include/Private/Library/PmcPrivateLib.h
CannonLakeSiliconPkg/Pch/Include/Private/PchHsio.h
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPreMemPrintPolicy.c
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLibCnl.inf
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiHsioLib/PeiHsioLibCnl.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiHsioLib/PeiHsioLibCnl.inf
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsio.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsioPreMem.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPei.h
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPreMem.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchUsb.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibFspCnl.inf
CannonLakeSiliconPkg/SiInit/Pei/SiInit.c
CannonLakeSiliconPkg/SiPkg.dec
CannonLakeSiliconPkg/SiPkgBuildOption.dsc

================================================================================ 
Commit: 305e7c10f2b8d8b640b4811ac1f8d065e025f8fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:38:54 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: 5997bc3c7df8fb4b78a28741ba889533b542d7d0
Original commit date: Mon Mar 26 20:43:28 2018 +0800
Change-Id: Ie4e655d316b5aaf3bec894ed8730f191a806cee4
CoffeeLakeS_82 TBT RTD3 supported


-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiTables.inf
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflSRvpTbtRtd3.asl
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCflSDdr4.h

================================================================================ 
Commit: 07150eb282aa9a25a2a701206427d323d8bf149b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:38:52 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: e946388d402eadd768b641b089d786d40e14834e
Original commit date: Thu Mar 29 17:56:09 2018 -0700
Change-Id: If1f71550c4c7a682acfbf3bbf76d54021a297e8b
[PCH] Bios Lock Enable and Bios Enable InSMM_STS bit are set to 0
Updated setup logic so that BIOS Lock Enable is set correctly and not overwritten.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: f082727ad3f3a7cc2372c0998fb2c744449174e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:38:50 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: 22f99faf7d8aa003e9af005d8d35c67c32c39741
Original commit date: Fri Mar 30 14:22:23 2018 +0800
Change-Id: I1008b0db5ccf13a4d194a2ff076f3e2476e9f9aa
[2202470746] [CNL-H82 PO]  Volume button failure. Win10 does not respond to platform volume-up/volume-down.
Resolution: Add button support to CNL-H DDR4/LPDDR4
Impacted Platform: CNL-H DDR4/LPDDR4

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c

================================================================================ 
Commit: 84533961e17f33c051f31f2a0686f181f02d40c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:38:48 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: bed198114f620a1e86cb76c34f9d4c5ce819d5f8
Original commit date: Fri Mar 30 11:35:43 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Fri Mar 30 11:35:43 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 1d104c1910cf24ce53650bf06c93f6b6399368f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Apr 19 13:38:46 2018 +0800 
-------------------------------------------------------------------------------- 
Original commit hash: 79521b3236c875ae4afb047671a44bed66e16b59
Original commit date: Thu Mar 29 16:29:16 2018 +0800
Change-Id: I20f1f2f19374e5c103357329679c527aa9ae8ddf
CannonLakePlatSamplePkg: Remove Xcode build workaround for assertion at PeiRsa2048Sha256: RsaPkcs1Verify()
Resolution: sha256 is not standard option. It should be replaced by sha1 sha256. Otherwise, it doesn't work in MAC OS.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/BuildIafw.sh
ClientSiliconPkg/ClientSiliconPkg.dec
ClientSiliconPkg/Override/BaseTools/Source/Python/Rsa2048Sha256Sign/Rsa2048Sha256Sign.py
ClientSiliconPkg/Override/ClientSiliconPackageOverride.md
