###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       263385   # Number of WRITE/WRITEP commands
num_reads_done                 =       628369   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       477114   # Number of read row buffer hits
num_read_cmds                  =       628366   # Number of READ/READP commands
num_writes_done                =       263387   # Number of read requests issued
num_write_row_hits             =       198694   # Number of write row buffer hits
num_act_cmds                   =       216841   # Number of ACT commands
num_pre_cmds                   =       216812   # Number of PRE commands
num_ondemand_pres              =       193426   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9448494   # Cyles of rank active rank.0
rank_active_cycles.1           =      9226820   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       551506   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       773180   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       835022   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9202   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3903   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2116   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2293   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3565   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2861   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3656   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         6874   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1898   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20367   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           34   # Write cmd latency (cycles)
write_latency[20-39]           =          652   # Write cmd latency (cycles)
write_latency[40-59]           =         1187   # Write cmd latency (cycles)
write_latency[60-79]           =         2681   # Write cmd latency (cycles)
write_latency[80-99]           =         5497   # Write cmd latency (cycles)
write_latency[100-119]         =         7998   # Write cmd latency (cycles)
write_latency[120-139]         =        10818   # Write cmd latency (cycles)
write_latency[140-159]         =        12915   # Write cmd latency (cycles)
write_latency[160-179]         =        14824   # Write cmd latency (cycles)
write_latency[180-199]         =        16152   # Write cmd latency (cycles)
write_latency[200-]            =       190627   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       251483   # Read request latency (cycles)
read_latency[40-59]            =        77557   # Read request latency (cycles)
read_latency[60-79]            =        96247   # Read request latency (cycles)
read_latency[80-99]            =        33323   # Read request latency (cycles)
read_latency[100-119]          =        24821   # Read request latency (cycles)
read_latency[120-139]          =        21313   # Read request latency (cycles)
read_latency[140-159]          =        13301   # Read request latency (cycles)
read_latency[160-179]          =        10267   # Read request latency (cycles)
read_latency[180-199]          =         8651   # Read request latency (cycles)
read_latency[200-]             =        91402   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.31482e+09   # Write energy
read_energy                    =  2.53357e+09   # Read energy
act_energy                     =  5.93277e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.64723e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.71126e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.89586e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.75754e+09   # Active standby energy rank.1
average_read_latency           =       118.65   # Average read request latency (cycles)
average_interarrival           =      11.2138   # Average request interarrival latency (cycles)
total_energy                   =  1.74356e+10   # Total energy (pJ)
average_power                  =      1743.56   # Average power (mW)
average_bandwidth              =      7.60965   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       289833   # Number of WRITE/WRITEP commands
num_reads_done                 =       652142   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       497090   # Number of read row buffer hits
num_read_cmds                  =       652138   # Number of READ/READP commands
num_writes_done                =       289838   # Number of read requests issued
num_write_row_hits             =       215606   # Number of write row buffer hits
num_act_cmds                   =       230145   # Number of ACT commands
num_pre_cmds                   =       230120   # Number of PRE commands
num_ondemand_pres              =       205432   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9362493   # Cyles of rank active rank.0
rank_active_cycles.1           =      9325981   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       637507   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       674019   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       885471   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9190   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3755   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2089   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2307   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3551   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2940   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3657   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         6963   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1714   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20346   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           33   # Write cmd latency (cycles)
write_latency[20-39]           =          739   # Write cmd latency (cycles)
write_latency[40-59]           =         1228   # Write cmd latency (cycles)
write_latency[60-79]           =         3095   # Write cmd latency (cycles)
write_latency[80-99]           =         6049   # Write cmd latency (cycles)
write_latency[100-119]         =         8844   # Write cmd latency (cycles)
write_latency[120-139]         =        12489   # Write cmd latency (cycles)
write_latency[140-159]         =        15222   # Write cmd latency (cycles)
write_latency[160-179]         =        17653   # Write cmd latency (cycles)
write_latency[180-199]         =        18926   # Write cmd latency (cycles)
write_latency[200-]            =       205555   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       246733   # Read request latency (cycles)
read_latency[40-59]            =        87323   # Read request latency (cycles)
read_latency[60-79]            =       104808   # Read request latency (cycles)
read_latency[80-99]            =        36629   # Read request latency (cycles)
read_latency[100-119]          =        26231   # Read request latency (cycles)
read_latency[120-139]          =        22051   # Read request latency (cycles)
read_latency[140-159]          =        13971   # Read request latency (cycles)
read_latency[160-179]          =        10897   # Read request latency (cycles)
read_latency[180-199]          =         8815   # Read request latency (cycles)
read_latency[200-]             =        94680   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.44685e+09   # Write energy
read_energy                    =  2.62942e+09   # Read energy
act_energy                     =  6.29677e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.06003e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.23529e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.8422e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.81941e+09   # Active standby energy rank.1
average_read_latency           =       118.33   # Average read request latency (cycles)
average_interarrival           =      10.6158   # Average request interarrival latency (cycles)
total_energy                   =  1.77017e+10   # Total energy (pJ)
average_power                  =      1770.17   # Average power (mW)
average_bandwidth              =      8.03823   # Average bandwidth
