#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Sat Jul 03 23:53:37 2021
# Process ID: 21628
# Log file: F:/CEDT projects/color_mixer_fpga/codes/v1_adc/parameterized_adc/planAhead_run_1/planAhead.log
# Journal file: F:/CEDT projects/color_mixer_fpga/codes/v1_adc/parameterized_adc/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source {F:/CEDT projects/color_mixer_fpga/codes/v1_adc/parameterized_adc/pa.fromHdl.tcl}
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  {pwm[3]}]]
startgroup
set_property package_pin P134 [get_ports {pwm[0]}]
endgroup
set_property package_pin "" [get_ports [list  {pwm[1]}]]
startgroup
set_property package_pin P130 [get_ports {pwm[2]}]
endgroup
startgroup
set_property package_pin P116 [get_ports {pwm[3]}]
endgroup
save_constraints
startgroup
set_property package_pin P124 [get_ports {pwm[1]}]
endgroup
set_property package_pin "" [get_ports [list  clk]]
set_property package_pin "" [get_ports [list  reset]]
startgroup
set_property package_pin P55 [get_ports clk]
endgroup
set_property package_pin "" [get_ports [list  reset]]
startgroup
set_property package_pin P138 [get_ports reset]
endgroup
save_constraints
startgroup
set_property package_pin P4 [get_ports {discharge[3]}]
endgroup
startgroup
set_property package_pin P28 [get_ports {discharge[2]}]
endgroup
startgroup
set_property package_pin P32 [get_ports {discharge[1]}]
endgroup
startgroup
set_property package_pin P44 [get_ports {discharge[0]}]
endgroup
save_constraints
startgroup
set_property package_pin P6 [get_ports {compared_value[3]}]
endgroup
startgroup
set_property package_pin P16 [get_ports {compared_value[2]}]
endgroup
startgroup
set_property package_pin P30 [get_ports {compared_value[1]}]
endgroup
startgroup
set_property package_pin P42 [get_ports {compared_value[0]}]
endgroup
save_constraints
