// Seed: 718639608
module module_0;
  id_1 :
  assert property (@(posedge id_1 or posedge id_1) -1)
  else;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic [1 'd0 : -1] id_8;
  assign id_5 = 1'h0;
  logic id_9;
  ;
endmodule
