srl.v,verilog,xil_defaultlib,../../../../ALU.gen/sources_1/ip/srl_0/srl.v,
srl_0.v,verilog,xil_defaultlib,../../../../ALU.gen/sources_1/ip/srl_0/sim/srl_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
