Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 25 18:57:20 2024
| Host         : LAPTOP-KITMPBHJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MCCPUSOC_Top_control_sets_placed.rpt
| Design       : MCCPUSOC_Top
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   121 |
| Unused register locations in slices containing registers |   348 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            5 |
|      4 |            5 |
|      6 |            4 |
|      8 |            1 |
|     10 |            1 |
|     12 |            1 |
|     14 |            4 |
|    16+ |          100 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             432 |           89 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              64 |           19 |
| Yes          | No                    | Yes                    |            2188 |          712 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------------+----------------------------------+------------------+----------------+
|   Clock Signal   |          Enable Signal         |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+------------------+--------------------------------+----------------------------------+------------------+----------------+
|  Clk_CPU_BUFG    |                                | U_7SEG/rst                       |                1 |              2 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[28][31][0] | U_MCCPU/U_RF/AR[1]               |                1 |              2 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[29][31][0] | U_MCCPU/U_RF/AR[1]               |                1 |              2 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[30][31][0] | U_MCCPU/U_RF/AR[1]               |                1 |              2 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[31][31][0] | U_MCCPU/U_RF/AR[1]               |                1 |              2 |
|  clk_IBUF_BUFG   | U_MCCPU/U_CTRL/E[0]            | U_7SEG/rst                       |                2 |              4 |
|  Clk_CPU_BUFG    | U_MCCPU/U_CTRL/out[0]          | U_MCCPU/U_RF/AR[0]               |                1 |              4 |
|  Clk_CPU_BUFG    | U_MCCPU/U_CTRL/out[0]          | U_MCCPU/U_RF/rf_reg[15][17]_0[1] |                2 |              4 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[31][31][0] | U_MCCPU/U_RF/rf[31][1]_i_2_n_0   |                2 |              4 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[8][31][0]  | U_MCCPU/U_RF/rf[31][9]_i_2_n_0   |                2 |              4 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[24][31][0] | U_MCCPU/U_RF/rf[31][20]_i_2_n_0  |                3 |              6 |
|  U_7SEG/seg7_clk |                                | U_7SEG/rst                       |                1 |              6 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[15][31][0] | U_MCCPU/U_RF/rf[31][20]_i_2_n_0  |                3 |              6 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[23][31][0] | U_MCCPU/U_RF/rf[31][30]_i_2_n_0  |                3 |              6 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[7][31][0]  | U_MCCPU/U_RF/rf_reg[15][17]_0[0] |                4 |              8 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[16][31][0] | U_MCCPU/U_RF/rf[31][30]_i_2_n_0  |                5 |             10 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[16][31][0] | U_MCCPU/U_RF/AR[1]               |                5 |             12 |
|  clk_IBUF_BUFG   | U_MCCPU/U_CTRL/E[0]            | U_MCCPU/U_RF/rf_reg[15][17]_0[0] |                5 |             14 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[15][31][0] | U_MCCPU/U_RF/rf_reg[15][17]_0[1] |                4 |             14 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/q_reg[31]_1[0]    | U_MCCPU/U_DataR/AR[0]            |                4 |             14 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[7][31][0]  | U_MCCPU/U_RF/rf[31][1]_i_2_n_0   |                6 |             14 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[31][31][0] | U_MCCPU/U_RF/rf[31][9]_i_2_n_0   |                5 |             16 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[23][31][0] | U_MCCPU/U_RF/rf[23][28]_i_1_n_0  |                5 |             16 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[24][31][0] | U_MCCPU/U_RF/AR[0]               |                5 |             16 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[8][31][0]  | U_MCCPU/U_RF/rf_reg[15][17]_0[1] |                7 |             18 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[28][31][0] | U_MCCPU/U_RF/rf[31][30]_i_2_n_0  |                6 |             20 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[14][31][0] | U_MCCPU/U_RF/AR[0]               |                7 |             20 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[12][31][0] | U_MCCPU/U_RF/AR[0]               |                8 |             20 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[27][31][0] | U_MCCPU/U_RF/rf[31][1]_i_2_n_0   |                5 |             20 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[26][31][0] | U_MCCPU/U_RF/rf[31][9]_i_2_n_0   |                6 |             20 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[4][31][0]  | U_MCCPU/U_RF/AR[1]               |                8 |             20 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[2][31][0]  | U_MCCPU/U_RF/AR[1]               |                5 |             20 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[1][31][0]  | U_MCCPU/U_RF/rf[23][28]_i_1_n_0  |                8 |             20 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[18][31][0] | U_MCCPU/U_RF/AR[0]               |                7 |             20 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[30][31][0] | U_MCCPU/U_RF/rf[31][9]_i_2_n_0   |                7 |             20 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[22][31][0] | U_MCCPU/U_RF/rf[31][9]_i_2_n_0   |                8 |             20 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[23][31][0] | U_MCCPU/U_RF/rf[31][1]_i_2_n_0   |                8 |             20 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[29][31][0] | U_MCCPU/U_RF/rf[31][1]_i_2_n_0   |                5 |             20 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[29][31][0] | U_MCCPU/U_RF/rf[31][30]_i_2_n_0  |                6 |             20 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[30][31][0] | U_MCCPU/U_RF/rf[31][30]_i_2_n_0  |                7 |             20 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[13][31][0] | U_MCCPU/U_RF/rf_reg[15][17]_0[1] |                5 |             20 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[21][31][0] | U_MCCPU/U_RF/rf[31][1]_i_2_n_0   |                6 |             20 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[24][31][0] | U_MCCPU/U_RF/rf[31][9]_i_2_n_0   |                8 |             20 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[11][31][0] | U_MCCPU/U_RF/rf_reg[15][17]_0[1] |                5 |             20 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[19][31][0] | U_MCCPU/U_RF/rf[31][20]_i_2_n_0  |                7 |             20 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[31][31][0] | U_MCCPU/U_RF/rf[31][30]_i_2_n_0  |                8 |             20 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[20][31][0] | U_MCCPU/U_RF/rf[31][9]_i_2_n_0   |                4 |             20 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[17][31][0] | U_MCCPU/U_RF/rf[31][20]_i_2_n_0  |                7 |             20 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[3][31][0]  | U_MCCPU/U_RF/rf[23][28]_i_1_n_0  |                8 |             20 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[6][31][0]  | U_MCCPU/U_RF/AR[1]               |                5 |             20 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[16][31][0] | U_MCCPU/U_RF/AR[0]               |                4 |             20 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[8][31][0]  | U_MCCPU/U_RF/AR[0]               |                9 |             20 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[28][31][0] | U_MCCPU/U_RF/rf[31][9]_i_2_n_0   |                5 |             20 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[5][31][0]  | U_MCCPU/U_RF/rf[23][28]_i_1_n_0  |                6 |             20 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[7][31][0]  | U_MCCPU/U_RF/rf[23][28]_i_1_n_0  |                7 |             20 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[25][31][0] | U_MCCPU/U_RF/rf[31][1]_i_2_n_0   |                5 |             20 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[10][31][0] | U_MCCPU/U_RF/AR[0]               |                5 |             20 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[9][31][0]  | U_MCCPU/U_RF/rf_reg[15][17]_0[1] |                9 |             20 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[13][31][0] | U_MCCPU/U_RF/rf[23][28]_i_1_n_0  |                7 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[13][31][0] | U_MCCPU/U_RF/rf[31][1]_i_2_n_0   |                4 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[4][31][0]  | U_MCCPU/U_RF/AR[0]               |                7 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[1][31][0]  | U_MCCPU/U_RF/rf_reg[15][17]_0[1] |                7 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[1][31][0]  | U_MCCPU/U_RF/rf_reg[15][17]_0[0] |                6 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[20][31][0] | U_MCCPU/U_RF/rf[31][30]_i_2_n_0  |                8 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[20][31][0] | U_MCCPU/U_RF/AR[0]               |                7 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[26][31][0] | U_MCCPU/U_RF/rf[31][20]_i_2_n_0  |               10 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[26][31][0] | U_MCCPU/U_RF/rf[31][30]_i_2_n_0  |                7 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[27][31][0] | U_MCCPU/U_RF/rf[31][20]_i_2_n_0  |                7 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[27][31][0] | U_MCCPU/U_RF/rf[31][30]_i_2_n_0  |                6 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[12][31][0] | U_MCCPU/U_RF/rf[31][9]_i_2_n_0   |                9 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[12][31][0] | U_MCCPU/U_RF/AR[1]               |                8 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[14][31][0] | U_MCCPU/U_RF/rf[31][9]_i_2_n_0   |                9 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[14][31][0] | U_MCCPU/U_RF/AR[1]               |                5 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[28][31][0] | U_MCCPU/U_RF/rf[31][20]_i_2_n_0  |                5 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[4][31][0]  | U_MCCPU/U_RF/rf_reg[15][17]_0[1] |                6 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[29][31][0] | U_MCCPU/U_RF/rf[31][20]_i_2_n_0  |                6 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[11][31][0] | U_MCCPU/U_RF/rf[23][28]_i_1_n_0  |                7 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[11][31][0] | U_MCCPU/U_RF/rf[31][1]_i_2_n_0   |                6 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[10][31][0] | U_MCCPU/U_RF/rf[31][9]_i_2_n_0   |                6 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[10][31][0] | U_MCCPU/U_RF/AR[1]               |                8 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[21][31][0] | U_MCCPU/U_RF/rf[23][28]_i_1_n_0  |                8 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[21][31][0] | U_MCCPU/U_RF/rf[31][20]_i_2_n_0  |                7 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[24][31][0] | U_MCCPU/U_RF/rf[31][30]_i_2_n_0  |                8 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[30][31][0] | U_MCCPU/U_RF/rf[31][20]_i_2_n_0  |                8 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[16][31][0] | U_MCCPU/U_RF/rf[31][9]_i_2_n_0   |                6 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[18][31][0] | U_MCCPU/U_RF/rf[31][30]_i_2_n_0  |                8 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[31][31][0] | U_MCCPU/U_RF/rf[31][20]_i_2_n_0  |                9 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[18][31][0] | U_MCCPU/U_RF/rf[31][9]_i_2_n_0   |                7 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[22][31][0] | U_MCCPU/U_RF/rf[31][30]_i_2_n_0  |                7 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[22][31][0] | U_MCCPU/U_RF/AR[0]               |                5 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[19][31][0] | U_MCCPU/U_RF/rf[23][28]_i_1_n_0  |                7 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[3][31][0]  | U_MCCPU/U_RF/rf_reg[15][17]_0[1] |                7 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[3][31][0]  | U_MCCPU/U_RF/rf_reg[15][17]_0[0] |                7 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[9][31][0]  | U_MCCPU/U_RF/rf[23][28]_i_1_n_0  |                9 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[9][31][0]  | U_MCCPU/U_RF/rf[31][1]_i_2_n_0   |                8 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[15][31][0] | U_MCCPU/U_RF/rf[31][1]_i_2_n_0   |                6 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[19][31][0] | U_MCCPU/U_RF/rf[31][1]_i_2_n_0   |                5 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[6][31][0]  | U_MCCPU/U_RF/AR[0]               |                7 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[6][31][0]  | U_MCCPU/U_RF/rf_reg[15][17]_0[1] |                6 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[23][31][0] | U_MCCPU/U_RF/rf[31][20]_i_2_n_0  |                9 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[8][31][0]  | U_MCCPU/U_RF/AR[1]               |                9 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[15][31][0] | U_MCCPU/U_RF/rf[23][28]_i_1_n_0  |                7 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[25][31][0] | U_MCCPU/U_RF/rf[31][20]_i_2_n_0  |                6 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[25][31][0] | U_MCCPU/U_RF/rf[31][30]_i_2_n_0  |                8 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[5][31][0]  | U_MCCPU/U_RF/rf_reg[15][17]_0[1] |                7 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[5][31][0]  | U_MCCPU/U_RF/rf_reg[15][17]_0[0] |                6 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[2][31][0]  | U_MCCPU/U_RF/AR[0]               |                6 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[2][31][0]  | U_MCCPU/U_RF/rf_reg[15][17]_0[1] |                7 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[7][31][0]  | U_MCCPU/U_RF/rf_reg[15][17]_0[1] |                9 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[17][31][0] | U_MCCPU/U_RF/rf[23][28]_i_1_n_0  |                5 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/rf_reg[17][31][0] | U_MCCPU/U_RF/rf[31][1]_i_2_n_0   |                7 |             22 |
|  Clk_CPU_BUFG    | U_MCCPU/U_CTRL/out[0]          | U_MCCPU/U_RF/AR[1]               |                5 |             32 |
|  Clk_CPU_BUFG    | U_MCCPU/U_CTRL/out[0]          | U_MCCPU/U_RF/rf_reg[15][17]_0[0] |                8 |             36 |
|  clk_IBUF_BUFG   | U_MCCPU/U_CTRL/E[0]            | U_MCCPU/U_DataR/AR[0]            |               22 |             46 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/q_reg[31]_1[0]    | U_MCCPU/U_RF/AR[1]               |               14 |             50 |
|  clk_IBUF_BUFG   |                                | U_MCCPU/U_DataR/AR[0]            |                7 |             52 |
|  Clk_CPU_BUFG    | U_MCCPU/U_IR/E[0]              |                                  |               19 |             64 |
|  clk_IBUF_BUFG   |                                | U_7SEG/rst                       |               20 |            108 |
|  Clk_CPU_BUFG    |                                | U_MCCPU/U_RF/rf_reg[15][17]_0[0] |               27 |            126 |
|  Clk_CPU_BUFG    | U_MCCPU/U_CTRL/we              |                                  |               16 |            128 |
|  Clk_CPU_BUFG    |                                | U_MCCPU/U_DataR/AR[0]            |               33 |            138 |
+------------------+--------------------------------+----------------------------------+------------------+----------------+


