read -sv run_verilog_mid/adder_32b_9_95_d1753550d10ccc07118d0b9ba4c5b532.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_95_d1753550d10ccc07118d0b9ba4c5b532_yosys.v
