TimeQuest Timing Analyzer report for marsohod2bis-picorv32-wb-soc_0
Sun Feb 26 17:20:18 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; marsohod2bis-picorv32-wb-soc_0                      ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------+
; SDC File List                                                                                ;
+----------------------------------------------------------+--------+--------------------------+
; SDC File Path                                            ; Status ; Read at                  ;
+----------------------------------------------------------+--------+--------------------------+
; ../src/marsohod2bis-picorv32-wb-soc_0/data/marsohod2.sdc ; OK     ; Sun Feb 26 17:20:16 2017 ;
+----------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------+-----------------------------------------------------+
; CLK100MHZ                                       ; Base      ; 10.000  ; 100.0 MHz ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                   ; { CLK100MHZ }                                       ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ; 50.00      ; 10        ; 1           ;       ;        ;           ;            ; false    ; CLK100MHZ ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[0] } ;
+-------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+-----------+-----------------+-------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                      ; Note ;
+-----------+-----------------+-------------------------------------------------+------+
; 61.35 MHz ; 61.35 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 83.699 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.449 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; CLK100MHZ                                       ; 4.934  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 49.715 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                                                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 83.699 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.089     ; 16.213     ;
; 83.706 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.089     ; 16.206     ;
; 83.709 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.089     ; 16.203     ;
; 83.714 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.089     ; 16.198     ;
; 83.897 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.089     ; 16.015     ;
; 83.904 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.089     ; 16.008     ;
; 83.907 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.089     ; 16.005     ;
; 83.912 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.089     ; 16.000     ;
; 84.150 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[13] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.087     ; 15.764     ;
; 84.212 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[12] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.087     ; 15.702     ;
; 84.348 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[13] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.087     ; 15.566     ;
; 84.410 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[12] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.087     ; 15.504     ;
; 84.411 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.089     ; 15.501     ;
; 84.482 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[11] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.089     ; 15.430     ;
; 84.543 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 15.368     ;
; 84.581 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 15.336     ;
; 84.613 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[14] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 15.298     ;
; 84.667 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.089     ; 15.245     ;
; 84.738 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[11] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.089     ; 15.174     ;
; 84.741 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 15.170     ;
; 84.779 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 15.138     ;
; 84.811 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[14] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 15.100     ;
; 84.914 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[19] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 15.003     ;
; 84.915 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[20] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 15.002     ;
; 84.920 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.086     ; 14.995     ;
; 84.947 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 14.964     ;
; 84.965 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.086     ; 14.950     ;
; 84.966 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.086     ; 14.949     ;
; 85.008 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[17] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.089     ; 14.904     ;
; 85.031 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.086     ; 14.884     ;
; 85.112 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[19] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 14.805     ;
; 85.113 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[20] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 14.804     ;
; 85.145 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 14.766     ;
; 85.163 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.086     ; 14.752     ;
; 85.164 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.086     ; 14.751     ;
; 85.176 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.086     ; 14.739     ;
; 85.182 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.086     ; 14.733     ;
; 85.229 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.086     ; 14.686     ;
; 85.264 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[17] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.089     ; 14.648     ;
; 85.330 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[16] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.089     ; 14.582     ;
; 85.344 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 14.567     ;
; 85.380 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.086     ; 14.535     ;
; 85.389 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.086     ; 14.526     ;
; 85.399 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[15] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.089     ; 14.513     ;
; 85.528 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[16] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.089     ; 14.384     ;
; 85.597 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[15] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.089     ; 14.315     ;
; 85.600 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 14.311     ;
; 85.617 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.086     ; 14.298     ;
; 85.645 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.086     ; 14.270     ;
; 85.772 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bge  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 14.144     ;
; 85.779 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bge  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 14.137     ;
; 85.782 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bge  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 14.134     ;
; 85.787 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bge  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 14.129     ;
; 85.863 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sub  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 14.044     ;
; 85.870 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 14.041     ;
; 85.870 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sub  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 14.037     ;
; 85.873 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sub  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 14.034     ;
; 85.873 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.086     ; 14.042     ;
; 85.878 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sub  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 14.029     ;
; 85.918 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_or   ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 13.998     ;
; 85.925 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_or   ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 13.991     ;
; 85.928 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_or   ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 13.988     ;
; 85.933 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_or   ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 13.983     ;
; 85.936 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_blt  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 13.980     ;
; 85.943 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_blt  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 13.973     ;
; 85.946 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_blt  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 13.970     ;
; 85.951 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_blt  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 13.965     ;
; 85.984 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.086     ; 13.931     ;
; 86.071 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_ori  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 13.845     ;
; 86.075 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_and  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 13.841     ;
; 86.078 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_ori  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 13.838     ;
; 86.081 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_ori  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 13.835     ;
; 86.082 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_and  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 13.834     ;
; 86.085 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_and  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 13.831     ;
; 86.086 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_ori  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 13.830     ;
; 86.090 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_and  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 13.826     ;
; 86.097 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 13.830     ;
; 86.102 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bltu ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 13.814     ;
; 86.109 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bltu ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 13.807     ;
; 86.112 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bltu ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 13.804     ;
; 86.117 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bltu ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 13.799     ;
; 86.126 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 13.785     ;
; 86.164 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 13.747     ;
; 86.167 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 13.744     ;
; 86.223 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bge  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[13] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.083     ; 13.695     ;
; 86.240 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.086     ; 13.675     ;
; 86.279 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bne  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 13.637     ;
; 86.285 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bge  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[12] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.083     ; 13.633     ;
; 86.286 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bne  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 13.630     ;
; 86.289 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bne  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 13.627     ;
; 86.294 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bne  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 13.622     ;
; 86.314 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sub  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[13] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.092     ; 13.595     ;
; 86.353 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 13.574     ;
; 86.362 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 13.549     ;
; 86.365 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 13.546     ;
; 86.367 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_andi ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 13.540     ;
; 86.369 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_or   ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[13] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.083     ; 13.549     ;
; 86.374 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_andi ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 13.533     ;
; 86.376 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sub  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[12] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.092     ; 13.533     ;
; 86.377 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_andi ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 13.530     ;
+--------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                                                                                                                ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.449 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[1]                                        ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.184      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[1]                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[1]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|stx_o_tmp                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|stx_o_tmp                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_out                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_out                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[1]               ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[1]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[2]               ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[2]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[1]                   ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[1]                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[0]                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[0]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_do_wdata                                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_do_wdata                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_do_rdata                                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_do_rdata                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr5r                                                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr5r                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[0]                                                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[0]                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[1]                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[1]                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rframing_error                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rframing_error                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[1]                          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[1]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[2]                          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[2]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity                            ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[7]                          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_error                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_error                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|rf_pop                                                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|rf_pop                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[0]                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[0]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[1]                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[1]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[2]                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[2]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tf_pop                       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tf_pop                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[0]                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[0]                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[2]                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[2]                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_xor                        ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_xor                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[6]                          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[6]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_push                            ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_push                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr7r                                                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr7r                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|overrun         ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|overrun                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr2r                                                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr2r                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr4r                                                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr4r                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr1r                                                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr1r                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr3r                                                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr3r                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr6r                                                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr6r                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_state[0]                                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_state[0]                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_state[1]                                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_state[1]                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_ld_rs1                   ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_ld_rs1                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wre                                                 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wre                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr0r                                                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr0r                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[5]                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.185      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[3]       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[2]       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[0]       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[0]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[0]                                   ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[0]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|is_beq_bne_blt_bge_bltu_bgeu                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|is_beq_bne_blt_bge_bltu_bgeu                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[13]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[13]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[22]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[22]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[0]                               ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[0]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[23]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[23]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[16]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[16]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[30]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[30]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[26]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[26]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[28]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[28]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[25]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[25]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[29]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[29]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[31]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[31]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[27]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[27]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[14]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[14]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[12]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[12]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[5]                               ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[5]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[15]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[15]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[6]                               ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[6]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_valid                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_valid                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu                                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[4]        ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[4]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_is_lb                                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_is_lb                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_is_lh                                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_is_lh                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|state.00                                                            ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|state.00                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|state.01                                                            ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|state.01                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|state.10                                                            ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|state.10                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_cyc_o                                                           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_cyc_o                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_ready                                                           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_ready                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[4]                               ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[4]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[1]                               ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[1]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[3]                               ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[3]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[17]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[17]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[20]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[20]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[2]                               ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[2]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[1]                               ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[1]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[0]                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[0]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[0]                   ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[0]                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msi_reset                                                 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msi_reset                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[0]                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[0]                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[3]                          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[3]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[4]                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.197      ;
; 0.464 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_sh[2]                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_sh[2]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; picorv32_wb_soc:soc|wb_bootrom:bootrom|wb_ack_o                                                                 ; picorv32_wb_soc:soc|wb_bootrom:bootrom|wb_ack_o                                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
+-------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 192.900 ns




+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+-----------+-----------------+-------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                      ; Note ;
+-----------+-----------------+-------------------------------------------------+------+
; 65.45 MHz ; 65.45 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 84.720 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.400 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; CLK100MHZ                                       ; 4.943  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 49.714 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                                                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 84.720 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 15.204     ;
; 84.725 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 15.199     ;
; 84.730 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 15.194     ;
; 84.732 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 15.192     ;
; 84.907 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 15.017     ;
; 84.912 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 15.012     ;
; 84.917 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 15.007     ;
; 84.919 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 15.005     ;
; 85.147 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[13] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 14.777     ;
; 85.192 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 14.730     ;
; 85.209 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[12] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 14.715     ;
; 85.266 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[11] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 14.656     ;
; 85.334 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[13] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 14.590     ;
; 85.396 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[12] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 14.528     ;
; 85.434 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 14.488     ;
; 85.508 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[11] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 14.414     ;
; 85.534 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 14.390     ;
; 85.579 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 14.349     ;
; 85.601 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[14] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 14.323     ;
; 85.716 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 14.213     ;
; 85.721 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 14.203     ;
; 85.750 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[17] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 14.172     ;
; 85.766 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 14.162     ;
; 85.788 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[14] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 14.136     ;
; 85.884 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[19] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 14.044     ;
; 85.885 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[20] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 14.043     ;
; 85.886 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 14.043     ;
; 85.910 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 14.014     ;
; 85.941 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 13.988     ;
; 85.958 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 13.971     ;
; 85.992 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[17] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 13.930     ;
; 86.009 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 13.920     ;
; 86.071 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[19] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 13.857     ;
; 86.072 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[20] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 13.856     ;
; 86.086 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.081     ; 13.835     ;
; 86.097 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 13.827     ;
; 86.128 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 13.801     ;
; 86.128 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 13.801     ;
; 86.143 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 13.786     ;
; 86.145 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 13.784     ;
; 86.196 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 13.733     ;
; 86.288 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[16] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 13.634     ;
; 86.328 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.081     ; 13.593     ;
; 86.332 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 13.597     ;
; 86.353 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[15] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 13.569     ;
; 86.385 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 13.544     ;
; 86.424 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 13.505     ;
; 86.475 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[16] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 13.447     ;
; 86.540 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[15] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 13.382     ;
; 86.666 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 13.263     ;
; 86.685 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.081     ; 13.236     ;
; 86.688 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_or   ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.076     ; 13.238     ;
; 86.693 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_or   ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.076     ; 13.233     ;
; 86.693 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sub  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 13.225     ;
; 86.698 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_or   ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.076     ; 13.228     ;
; 86.698 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sub  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 13.220     ;
; 86.700 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_or   ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.076     ; 13.226     ;
; 86.702 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bge  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.076     ; 13.224     ;
; 86.703 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sub  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 13.215     ;
; 86.705 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sub  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 13.213     ;
; 86.707 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bge  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.076     ; 13.219     ;
; 86.712 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bge  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.076     ; 13.214     ;
; 86.714 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bge  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.076     ; 13.212     ;
; 86.715 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 13.214     ;
; 86.794 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.065     ; 13.143     ;
; 86.833 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_ori  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.076     ; 13.093     ;
; 86.838 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_ori  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.076     ; 13.088     ;
; 86.840 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_and  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.076     ; 13.086     ;
; 86.842 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_blt  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.076     ; 13.084     ;
; 86.843 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_ori  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.076     ; 13.083     ;
; 86.845 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_and  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.076     ; 13.081     ;
; 86.845 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_ori  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.076     ; 13.081     ;
; 86.847 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_blt  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.076     ; 13.079     ;
; 86.850 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_and  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.076     ; 13.076     ;
; 86.852 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_and  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.076     ; 13.074     ;
; 86.852 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_blt  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.076     ; 13.074     ;
; 86.854 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_blt  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.076     ; 13.072     ;
; 86.927 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.081     ; 12.994     ;
; 86.957 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 12.972     ;
; 86.990 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bltu ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.076     ; 12.936     ;
; 86.995 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bltu ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.076     ; 12.931     ;
; 87.000 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bltu ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.076     ; 12.926     ;
; 87.002 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bltu ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.076     ; 12.924     ;
; 87.017 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bge  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 12.907     ;
; 87.036 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.065     ; 12.901     ;
; 87.090 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_andi ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 12.828     ;
; 87.091 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bge  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[11] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 12.833     ;
; 87.093 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.081     ; 12.828     ;
; 87.095 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_andi ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 12.823     ;
; 87.096 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.081     ; 12.825     ;
; 87.100 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_andi ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 12.818     ;
; 87.102 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_andi ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 12.816     ;
; 87.115 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_or   ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[13] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.076     ; 12.811     ;
; 87.120 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sub  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[13] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 12.798     ;
; 87.129 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bge  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[13] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.076     ; 12.797     ;
; 87.154 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bne  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.076     ; 12.772     ;
; 87.159 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bne  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.076     ; 12.767     ;
; 87.164 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bne  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.076     ; 12.762     ;
; 87.166 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bne  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.076     ; 12.760     ;
; 87.177 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_or   ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[12] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.076     ; 12.749     ;
+--------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                                                                                                                ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.400 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[1]               ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[1]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[2]               ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[2]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rframing_error                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rframing_error                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[1]                          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[1]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[2]                          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[2]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_error                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_error                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tf_pop                       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tf_pop                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_xor                        ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_xor                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr7r                                                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr7r                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|overrun         ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|overrun                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr2r                                                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr2r                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr4r                                                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr4r                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr1r                                                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr1r                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr3r                                                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr3r                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[3]       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[2]       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[0]       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[0]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[1]                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[1]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|stx_o_tmp                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|stx_o_tmp                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_out                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_out                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[1]                   ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[1]                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[0]                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[0]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_do_wdata                                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_do_wdata                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[0]                                   ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[0]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_do_rdata                                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_do_rdata                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr5r                                                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr5r                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[0]                                                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[0]                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[1]                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[1]                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity                            ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[7]                          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|rf_pop                                                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|rf_pop                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[0]                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[0]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[1]                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[1]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[2]                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[2]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[0]                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[0]                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[2]                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[2]                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[6]                          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[6]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_push                            ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_push                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr6r                                                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr6r                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_state[0]                                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_state[0]                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_state[1]                                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_state[1]                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[22]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[22]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[0]                               ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[0]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[16]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[16]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[14]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[14]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[12]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[12]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[5]                               ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[5]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[6]                               ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[6]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_ld_rs1                   ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_ld_rs1                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_valid                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_valid                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[1]                               ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[1]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[0]                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[0]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wre                                                 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wre                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr0r                                                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr0r                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[4]        ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[4]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_is_lb                                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_is_lb                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_is_lh                                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_is_lh                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|state.00                                                            ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|state.00                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|state.01                                                            ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|state.01                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|state.10                                                            ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|state.10                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_cyc_o                                                           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_cyc_o                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_ready                                                           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_ready                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|is_beq_bne_blt_bge_bltu_bgeu                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|is_beq_bne_blt_bge_bltu_bgeu                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[4]                               ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[4]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[1]                               ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[1]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[13]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[13]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[3]                               ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[3]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[17]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[17]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[20]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[20]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[23]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[23]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[2]                               ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[2]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[30]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[30]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[26]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[26]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[28]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[28]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[25]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[25]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[29]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[29]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[31]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[31]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[27]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[27]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[15]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[15]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu                                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.415 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[3]                          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[3]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.684      ;
; 0.415 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[0]                   ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[0]                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msi_reset                                                 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msi_reset                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[0]                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[0]                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_sh[2]                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_sh[2]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; picorv32_wb_soc:soc|wb_bootrom:bootrom|wb_ack_o                                                                 ; picorv32_wb_soc:soc|wb_bootrom:bootrom|wb_ack_o                                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.429 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[1]                                        ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.083      ;
; 0.433 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[5]                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.084      ;
; 0.444 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[4]                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.095      ;
+-------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 193.435 ns




+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 92.686 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.165 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; CLK100MHZ                                       ; 4.594  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 49.734 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                                                         ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 92.686 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[8]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.034     ; 7.267      ;
; 92.693 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[5]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.034     ; 7.260      ;
; 92.696 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[4]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.034     ; 7.257      ;
; 92.701 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[9]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.034     ; 7.252      ;
; 92.798 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[8]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.034     ; 7.155      ;
; 92.805 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[5]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.034     ; 7.148      ;
; 92.808 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[4]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.034     ; 7.145      ;
; 92.813 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[9]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.034     ; 7.140      ;
; 92.880 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[7]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 7.070      ;
; 92.929 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[11]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 7.021      ;
; 92.930 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[13]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 7.022      ;
; 92.948 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[12]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 7.004      ;
; 93.017 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[7]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 6.933      ;
; 93.042 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[13]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 6.910      ;
; 93.060 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[12]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 6.892      ;
; 93.066 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[11]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 6.884      ;
; 93.102 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[10]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 6.850      ;
; 93.127 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[14]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 6.825      ;
; 93.130 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[17]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 6.820      ;
; 93.130 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[23]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 6.826      ;
; 93.154 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[2]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 6.802      ;
; 93.214 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[10]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 6.738      ;
; 93.229 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[6]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 6.727      ;
; 93.239 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[14]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 6.713      ;
; 93.242 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[23]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 6.714      ;
; 93.267 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[17]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 6.683      ;
; 93.273 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[19]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 6.683      ;
; 93.274 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[20]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 6.682      ;
; 93.278 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[18]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 6.674      ;
; 93.291 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[2]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 6.665      ;
; 93.304 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[21]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 6.652      ;
; 93.327 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[25]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 6.629      ;
; 93.366 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[6]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 6.590      ;
; 93.385 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[19]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 6.571      ;
; 93.386 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[20]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 6.570      ;
; 93.390 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[18]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 6.562      ;
; 93.412 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[24]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 6.544      ;
; 93.416 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[21]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 6.540      ;
; 93.439 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[25]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 6.517      ;
; 93.457 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[15]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 6.493      ;
; 93.461 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[30]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 6.488      ;
; 93.476 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 6.480      ;
; 93.476 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[16]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 6.474      ;
; 93.524 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[24]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 6.432      ;
; 93.588 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[16]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 6.362      ;
; 93.594 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[15]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 6.356      ;
; 93.598 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[30]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 6.351      ;
; 93.611 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 6.345      ;
; 93.613 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 6.343      ;
; 93.680 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bge  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[8]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 6.274      ;
; 93.687 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bge  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[5]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 6.267      ;
; 93.690 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bge  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[4]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 6.264      ;
; 93.695 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bge  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[9]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 6.259      ;
; 93.698 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_or   ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[8]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 6.256      ;
; 93.705 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_or   ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[5]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 6.249      ;
; 93.708 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_or   ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[4]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 6.246      ;
; 93.713 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_or   ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[9]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 6.241      ;
; 93.715 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sub  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[8]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 6.230      ;
; 93.722 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sub  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[5]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 6.223      ;
; 93.725 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sub  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[4]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 6.220      ;
; 93.730 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sub  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[9]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 6.215      ;
; 93.740 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[31]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 6.216      ;
; 93.747 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[29]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 6.202      ;
; 93.748 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 6.208      ;
; 93.749 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_blt  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[8]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 6.205      ;
; 93.756 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_blt  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[5]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 6.198      ;
; 93.759 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_blt  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[4]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 6.195      ;
; 93.764 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_blt  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[9]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 6.190      ;
; 93.777 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_ori  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[8]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 6.177      ;
; 93.781 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_and  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[8]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 6.173      ;
; 93.784 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_ori  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[5]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 6.170      ;
; 93.787 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_ori  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[4]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 6.167      ;
; 93.788 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_and  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[5]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 6.166      ;
; 93.789 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bge  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[7]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 6.162      ;
; 93.791 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_and  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[4]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 6.163      ;
; 93.792 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_ori  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[9]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 6.162      ;
; 93.796 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_and  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[9]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 6.158      ;
; 93.798 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[3]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 6.158      ;
; 93.823 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bltu ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[8]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 6.131      ;
; 93.830 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bltu ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[5]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 6.124      ;
; 93.833 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bltu ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[4]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 6.121      ;
; 93.838 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bge  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[11]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 6.113      ;
; 93.838 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bltu ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[9]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 6.116      ;
; 93.869 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[22]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 6.080      ;
; 93.869 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_blt  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[7]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 6.082      ;
; 93.870 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[26]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 6.079      ;
; 93.877 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[31]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 6.079      ;
; 93.880 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bne  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[8]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 6.074      ;
; 93.884 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[29]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 6.065      ;
; 93.887 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bne  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[5]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 6.067      ;
; 93.890 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bne  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[4]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 6.064      ;
; 93.895 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bne  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[9]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 6.059      ;
; 93.896 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_andi ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[8]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 6.049      ;
; 93.903 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_andi ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[5]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 6.042      ;
; 93.906 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_andi ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[4]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 6.039      ;
; 93.911 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_andi ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[9]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 6.034      ;
; 93.918 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_blt  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[11]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 6.033      ;
; 93.924 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_do_rinst ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 6.032      ;
; 93.924 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bge  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[13]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.034     ; 6.029      ;
; 93.931 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sub  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[7]   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 6.011      ;
+--------+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                                                                                                                 ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.165 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[1]                                        ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.490      ;
; 0.167 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[3]                                        ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.492      ;
; 0.167 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[5]                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.489      ;
; 0.175 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[4]                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.497      ;
; 0.176 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[3]                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.498      ;
; 0.183 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[9]                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.505      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[1]                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[1]                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|stx_o_tmp                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|stx_o_tmp                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_out                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_out                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[1]               ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[1]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[2]               ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[2]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[0]                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[0]                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[1]                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[1]                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rframing_error                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rframing_error                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[1]                          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[1]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[2]                          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[2]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity                            ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[7]                          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[7]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_error                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_error                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[0]                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[0]                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[1]                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[1]                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[2]                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[2]                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tf_pop                       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tf_pop                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[0]                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[0]                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[2]                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[2]                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_xor                        ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_xor                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[6]                          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[6]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_push                            ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_push                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr7r                                                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr7r                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|overrun         ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|overrun                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr2r                                                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr2r                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr4r                                                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr4r                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr1r                                                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr1r                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr3r                                                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr3r                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr6r                                                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr6r                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|is_beq_bne_blt_bge_bltu_bgeu                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|is_beq_bne_blt_bge_bltu_bgeu                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[22]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[22]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[16]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[16]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[14]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[14]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[5]                               ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[5]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[6]                               ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[6]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_valid                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_valid                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr0r                                                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr0r                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[3]       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[3]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[2]       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[2]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[0]       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[0]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[4]        ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[4]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[1]                   ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[1]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_do_wdata                                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_do_wdata                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[0]                                   ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[0]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_do_rdata                                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_do_rdata                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_is_lb                                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_is_lb                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_is_lh                                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_is_lh                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr5r                                                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr5r                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[0]                                                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[0]                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|rf_pop                                                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|rf_pop                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|state.00                                                            ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|state.00                                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|state.01                                                            ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|state.01                                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|state.10                                                            ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|state.10                                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_cyc_o                                                           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_cyc_o                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_ready                                                           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_ready                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_state[0]                                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_state[0]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_state[1]                                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_state[1]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[4]                               ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[4]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[1]                               ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[1]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[13]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[13]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[3]                               ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[3]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[17]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[17]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[20]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[20]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[0]                               ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[0]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[23]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[23]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[2]                               ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[2]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[30]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[30]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[26]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[26]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[28]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[28]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[25]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[25]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[29]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[29]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[31]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[31]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[27]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[27]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[12]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[12]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[15]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[15]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_ld_rs1                   ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_ld_rs1                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu                                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[1]                               ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[1]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[0]                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[0]                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wre                                                 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wre                                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[0]                                        ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.513      ;
; 0.188 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.510      ;
; 0.193 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[0]                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[0]                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[3]                          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[3]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 196.973 ns




+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; 83.699 ; 0.165 ; N/A      ; N/A     ; 4.594               ;
;  CLK100MHZ                                       ; N/A    ; N/A   ; N/A      ; N/A     ; 4.594               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 83.699 ; 0.165 ; N/A      ; N/A     ; 49.714              ;
; Design-wide TNS                                  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK100MHZ                                       ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FTDI_BD1      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY1                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FTDI_BD2                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FTDI_BD3                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK100MHZ               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FTDI_BD0                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FTDI_BD1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IO[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IO[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IO[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; IO[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; IO[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IO[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FTDI_BD1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; IO[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; IO[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FTDI_BD1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; IO[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; IO[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 59054    ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 59054    ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                          ;
+-------------------------------------------------+-------------------------------------------------+-----------+---------------+
; Target                                          ; Clock                                           ; Type      ; Status        ;
+-------------------------------------------------+-------------------------------------------------+-----------+---------------+
; CLK100MHZ                                       ; CLK100MHZ                                       ; Base      ; Constrained   ;
; counter:counter|out[8]                          ;                                                 ; Base      ; Unconstrained ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
+-------------------------------------------------+-------------------------------------------------+-----------+---------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; FTDI_BD0   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; FTDI_BD1    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; FTDI_BD0   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; FTDI_BD1    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Sun Feb 26 17:20:15 2017
Info: Command: quartus_sta marsohod2bis-picorv32-wb-soc_0
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332104): Reading SDC File: '../src/marsohod2bis-picorv32-wb-soc_0/data/marsohod2.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[0]} {pll|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: counter:counter|out[8] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register reset:mreset|out[1] is being clocked by counter:counter|out[8]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 83.699
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    83.699               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.449
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.449               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.934
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.934               0.000 CLK100MHZ 
    Info (332119):    49.715               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 192.900 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: counter:counter|out[8] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register reset:mreset|out[1] is being clocked by counter:counter|out[8]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 84.720
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    84.720               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.943
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.943               0.000 CLK100MHZ 
    Info (332119):    49.714               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 193.435 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: counter:counter|out[8] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register reset:mreset|out[1] is being clocked by counter:counter|out[8]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 92.686
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    92.686               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.165
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.165               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.594               0.000 CLK100MHZ 
    Info (332119):    49.734               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 196.973 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 1119 megabytes
    Info: Processing ended: Sun Feb 26 17:20:18 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


