Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue May 28 12:37:07 2019
| Host         : Vasy-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file Main_control_sets_placed.rpt
| Design       : Main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    23 |
| Unused register locations in slices containing registers |    87 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              73 |           16 |
| Yes          | No                    | No                     |               8 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             127 |           51 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------+----------------------------+------------------+----------------+
|  Clock Signal  |                  Enable Signal                 |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+------------------------------------------------+----------------------------+------------------+----------------+
|  Clk_IBUF_BUFG | start_debounced/FSM_sequential_state_reg[3][0] |                            |                1 |              4 |
|  Clk_IBUF_BUFG | decodificare_PModKYBD/Column[3]_i_1_n_0        |                            |                2 |              4 |
|  Clk_IBUF_BUFG | incarcare_operanzi/Op1[11]_i_1_n_0             | rst_debounced/SR[0]        |                1 |              4 |
|  Clk_IBUF_BUFG | incarcare_operanzi/Op1[15]_i_1_n_0             | rst_debounced/SR[0]        |                1 |              4 |
|  Clk_IBUF_BUFG | incarcare_operanzi/Op1[19]_i_1_n_0             | rst_debounced/SR[0]        |                1 |              4 |
|  Clk_IBUF_BUFG | incarcare_operanzi/Op1[23]_i_1_n_0             | rst_debounced/SR[0]        |                1 |              4 |
|  Clk_IBUF_BUFG | incarcare_operanzi/Op1[27]_i_1_n_0             | rst_debounced/SR[0]        |                1 |              4 |
|  Clk_IBUF_BUFG | incarcare_operanzi/Op1[31]_i_1_n_0             | rst_debounced/SR[0]        |                1 |              4 |
|  Clk_IBUF_BUFG | incarcare_operanzi/Op1[3]_i_1_n_0              | rst_debounced/SR[0]        |                1 |              4 |
|  Clk_IBUF_BUFG | incarcare_operanzi/Op1[7]_i_1_n_0              | rst_debounced/SR[0]        |                1 |              4 |
|  Clk_IBUF_BUFG | incarcare_operanzi/Op2_0[3]                    | rst_debounced/SR[0]        |                1 |              4 |
|  Clk_IBUF_BUFG | incarcare_operanzi/Op2_0[7]                    | rst_debounced/SR[0]        |                1 |              4 |
|  Clk_IBUF_BUFG | incarcare_operanzi/Op2_0[11]                   | rst_debounced/SR[0]        |                1 |              4 |
|  Clk_IBUF_BUFG | incarcare_operanzi/Op2_0[15]                   | rst_debounced/SR[0]        |                1 |              4 |
|  Clk_IBUF_BUFG | incarcare_operanzi/Op2_0[19]                   | rst_debounced/SR[0]        |                1 |              4 |
|  Clk_IBUF_BUFG | incarcare_operanzi/Op2_0[23]                   | rst_debounced/SR[0]        |                1 |              4 |
|  Clk_IBUF_BUFG | incarcare_operanzi/Op2_0[27]                   | rst_debounced/SR[0]        |                1 |              4 |
|  Clk_IBUF_BUFG | incarcare_operanzi/Op2_0[31]                   | rst_debounced/SR[0]        |                1 |              4 |
|  Clk_IBUF_BUFG |                                                |                            |                8 |             17 |
|  Clk_IBUF_BUFG |                                                | decodificare_PModKYBD/sclk |                5 |             20 |
|  Clk_IBUF_BUFG |                                                | rst_debounced/SR[0]        |                5 |             21 |
|  Clk_IBUF_BUFG |                                                | SelDisplay_reg_n_0_[1]     |                6 |             32 |
|  Clk_IBUF_BUFG | control/E[0]                                   | rst_debounced/SR[0]        |               35 |             63 |
+----------------+------------------------------------------------+----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                    18 |
| 16+    |                     5 |
+--------+-----------------------+


