|MTran_Lab1_VHDL_AndGate
a => output.IN0
b => output.IN1
output << output.DB_MAX_OUTPUT_PORT_TYPE


