Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Feb 20 20:23:22 2018
| Host         : LAPTOP-PK5AGDMH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file keypad_drvr_control_sets_placed.rpt
| Design       : keypad_drvr
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------+------------------+------------------+----------------+
|       Clock Signal      | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------+---------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG          |               |                  |                1 |              1 |
|  c1/CLK                 |               |                  |                1 |              3 |
|  f1/rows_reg[3]_i_2_n_0 |               |                  |                3 |              9 |
|  clk_IBUF_BUFG          |               | c1/clear         |                8 |             32 |
+-------------------------+---------------+------------------+------------------+----------------+


