// Seed: 1657004400
module module_0 #(
    parameter id_5 = 32'd35
) (
    output wor id_0,
    output supply1 id_1,
    input supply1 id_2,
    input wire id_3
    , _id_5
);
  assign id_0 = 1'b0;
  logic [7:0] id_6;
  logic [(  id_5  ) : 1  ==  1] id_7;
  ;
  assign id_6[1'b0] = -1;
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    input tri1 id_2,
    input tri0 id_3,
    input supply0 id_4,
    input uwire id_5,
    input wand id_6,
    input tri id_7,
    output uwire id_8,
    output uwire id_9,
    input wire id_10,
    input wor id_11,
    output tri0 id_12,
    input wire id_13,
    input uwire id_14,
    input supply0 id_15,
    input wand id_16
);
  logic id_18 = 1;
  module_0 modCall_1 (
      id_0,
      id_9,
      id_6,
      id_2
  );
endmodule
