# Copyright (C) 1991-2004 Altera Corporation
# Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
# support information,  device programming or simulation file,  and any other
# associated  documentation or information  provided by  Altera  or a partner
# under  Altera's   Megafunction   Partnership   Program  may  be  used  only
# to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
# other  use  of such  megafunction  design,  netlist,  support  information,
# device programming or simulation file,  or any other  related documentation
# or information  is prohibited  for  any  other purpose,  including, but not
# limited to  modification,  reverse engineering,  de-compiling, or use  with
# any other  silicon devices,  unless such use is  explicitly  licensed under
# a separate agreement with  Altera  or a megafunction partner.  Title to the
# intellectual property,  including patents,  copyrights,  trademarks,  trade
# secrets,  or maskworks,  embodied in any such megafunction design, netlist,
# support  information,  device programming or simulation file,  or any other
# related documentation or information provided by  Altera  or a megafunction
# partner, remains with Altera, the megafunction partner, or their respective
# licensors. No other licenses, including any licenses needed under any third
# party's intellectual property, are provided herein.


# The default values for assignments are stored in the file
#		all_test_assignment_defaults.qdf
# If this file doesn't exist, and for assignments not listed, see file
#		assignment_defaults.qdf

# Altera recommends that you do not modify this file. This
# file is updated automatically by the Quartus II software
# and any changes you make may be lost or overwritten.


# Project-Wide Assignments
# ========================
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "4.1 SP2"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "10:28:24  OCTOBER 20, 2005"
set_global_assignment -name LAST_QUARTUS_VERSION "4.1 SP2"

# Pin & Location Assignments
# ==========================
set_location_assignment PIN_C12 -to rx
set_location_assignment PIN_A16 -to cardid
set_location_assignment PIN_B12 -to tx
set_location_assignment PIN_H20 -to led[0]
set_location_assignment PIN_H19 -to led[1]
set_location_assignment PIN_J20 -to led[2]
set_location_assignment PIN_AC9 -to nrst
set_location_assignment PIN_K17 -to inclk
set_location_assignment PIN_D5 -to slot[0]
set_location_assignment PIN_B6 -to slot[1]
set_location_assignment PIN_C9 -to slot[2]
set_location_assignment PIN_D10 -to slot[3]
set_location_assignment PIN_K10 -to dip[0]
set_location_assignment PIN_L11 -to dip[1]

# Analysis & Synthesis Assignments
# ================================
set_global_assignment -name FAMILY Stratix
set_global_assignment -name TOP_LEVEL_ENTITY all_test

# Fitter Assignments
# ==================
set_global_assignment -name DEVICE EP1S40F780C6
set_global_assignment -name RESERVE_ALL_UNUSED_PINS "AS INPUT TRI-STATED"

# Assembler Assignments
# =====================
set_global_assignment -name ON_CHIP_BITSTREAM_DECOMPRESSION OFF

# SignalTap II Assignments
# ========================
set_global_assignment -name ENABLE_SIGNALTAP On
set_global_assignment -name USE_SIGNALTAP_FILE test1.stp

# LogicLock Region Assignments
# ============================
set_global_assignment -name LOGICLOCK_INCREMENTAL_COMPILE_ASSIGNMENT OFF

# ---------------------------------------------------
# start AUTO_INSERT_SLD_NODE_ENTITY(auto_signaltap_0)

	# SignalTap II Assignments
	# ========================

# end AUTO_INSERT_SLD_NODE_ENTITY(auto_signaltap_0)
# -------------------------------------------------

set_global_assignment -name RESERVE_ALL_UNUSED_PINS_NO_OUTPUT_GND "AS INPUT TRI-STATED"
set_global_assignment -name ANALYZE_LATCHES_AS_SYNCHRONOUS_ELEMENTS OFF
set_global_assignment -name VHDL_FILE ../../../library/sys_param/source/rtl/command_pack.vhd
set_global_assignment -name VHDL_FILE ../../../library/sys_param/source/rtl/data_types_pack.vhd
set_global_assignment -name VHDL_FILE ../../../library/sys_param/source/rtl/frame_timing_pack.vhd
set_global_assignment -name VHDL_FILE ../../../library/sys_param/source/rtl/general_pack.vhd
set_global_assignment -name VHDL_FILE ../../../library/sys_param/source/rtl/wishbone_pack.vhd
set_global_assignment -name VHDL_FILE ../../../library/components/source/rtl/component_pack.vhd
set_global_assignment -name VHDL_FILE ../../../library/components/source/rtl/us_timer.vhd
set_global_assignment -name VHDL_FILE ../../../library/components/source/rtl/binary_counter.vhd
set_global_assignment -name VHDL_FILE ../../../library/components/source/rtl/counter.vhd
set_global_assignment -name VHDL_FILE ../../../library/components/source/rtl/counter_xstep.vhd
set_global_assignment -name VHDL_FILE ../../../library/components/source/rtl/hex2ascii.vhd
set_global_assignment -name VHDL_FILE ../../../library/components/source/rtl/lfsr.vhd
set_global_assignment -name VHDL_FILE ../../../library/components/source/rtl/ns_timer.vhd
set_global_assignment -name VHDL_FILE ../../../library/components/source/rtl/one_wire_master.vhd
set_global_assignment -name VHDL_FILE ../../../library/components/source/rtl/reg.vhd
set_global_assignment -name VHDL_FILE ../../../library/components/source/rtl/fifo.vhd
set_global_assignment -name VHDL_FILE ../../../library/components/source/rtl/serial_crc.vhd
set_global_assignment -name VHDL_FILE ../../../library/components/source/rtl/shift_reg.vhd
set_global_assignment -name VHDL_FILE ../../id_thermo/source/rtl/id_thermo.vhd
set_global_assignment -name VHDL_FILE ../../id_thermo/source/tb/id_thermo_test_wrapper.vhd
set_global_assignment -name VHDL_FILE ../../slot_id/source/rtl/slot_id_pack.vhd
set_global_assignment -name VHDL_FILE ../../slot_id/source/rtl/slot_id.vhd
set_global_assignment -name VHDL_FILE ../../slot_id/source/tb/slot_id_test_wrapper.vhd
set_global_assignment -name VHDL_FILE ../../dip_switch/source/rtl/dip_switch_pack.vhd
set_global_assignment -name VHDL_FILE ../../dip_switch/source/rtl/dip_switch.vhd
set_global_assignment -name VHDL_FILE ../../dip_switch/source/tb/dip_switch_test_wrapper.vhd
set_global_assignment -name VHDL_FILE ../../async/source/rtl/async_pack.vhd
set_global_assignment -name VHDL_FILE ../../async/source/rtl/ascii_pack.vhd
set_global_assignment -name VHDL_FILE ../../async/source/rtl/rs232_rx.vhd
set_global_assignment -name VHDL_FILE ../../async/source/rtl/rs232_tx.vhd
set_global_assignment -name VHDL_FILE ../source/all_test_pll.vhd
set_global_assignment -name VHDL_FILE ../source/all_test.vhd
set_global_assignment -name SIGNALTAP_FILE test1.stp
set_global_assignment -name VHDL_FILE ../source/all_test_pack.vhd