# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../StereoDepth_final.gen/sources_1/ip/clk_wiz_0" \
"../../../../StereoDepth_final.srcs/sources_1/imports/sources_1/new/SCCB_final.sv" \
"../../../../StereoDepth_final.srcs/sim_1/new/UVM_SCCB.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
