<!DOCTYPE HTML PUBLIC "-//IETF//DTD HTML//EN"> 
     <HTML> 
     <HEAD> 
     <TITLE>Axp-List Archive</TITLE> 
     <LINK REV="made" HREF="mailto:mailto-address"> 
     <HEAD> 
     <BODY BGCOLOR="#DC9D33" TEXT="#000000" LINK="#DD0000" ALINK="#CC0000" VLINK="#CC0000">
		<CENTER>  <!--#exec cgi="/cgi-bin/banmat1.cgi"--></CENTER>

     <H1 ALIGN=CENTER>Axp-List Archive<BR> Re: Bragging rights return?!?</H1> 
	
<!-- received="Wed Sep 06 17:24:53 2000" -->
<!-- isoreceived="20000907002453" -->
<!-- sent="Wed, 6 Sep 2000 10:22:08 -0500 (CDT)" -->
<!-- isosent="20000906152208" -->
<!-- name="Blake Carlson" -->
<!-- email="blake-carlson@uiowa.edu" -->
<!-- subject="Re: Bragging rights return?!?" -->
<!-- id="Pine.LNX.4.10.10009061002290.726-100000@c444482-e.iowact1.ia.home.com" -->
<!-- inreplyto="Pine.OSF.4.05.10009060829440.1032-100000@caesar.iplink.net" -->
<STRONG>Subject: </STRONG>Re: Bragging rights return?!?<BR>
<STRONG>From: </STRONG>Blake Carlson (<EM>blake-carlson@uiowa.edu</EM>)<BR>
<STRONG>Date: </STRONG>Wed Sep  6 08:22:08 2000
<P>
<UL>
<LI><STRONG>Messages sorted by:</STRONG> 
<A HREF="date.shtml#104">[ date ]</A>
<A HREF="index.shtml#104">[ thread ]</A>
<A HREF="subject.shtml#104">[ subject ]</A>
<A HREF="author.shtml#104">[ author ]</A>
<!-- next="start" -->
<LI><STRONG>Next message:</STRONG> <A HREF="0105.shtml">Peter Rival: "Re: Bragging rights return?!?"</A>
<LI><STRONG>Previous message:</STRONG> <A HREF="0103.shtml">Martin Frey: "Re: linux:kernel-thread"</A>
<LI><STRONG>In reply to:</STRONG> <A HREF="0092.shtml">Alvin Starr: "Re: Bragging rights return?!?"</A>
<!-- nextthread="start" -->
<LI><STRONG>Next in thread:</STRONG> <A HREF="0116.shtml">Steve Rogers: "Re: Bragging rights return?!?"</A>
<LI><STRONG>Reply:</STRONG> <A HREF="0092.shtml">Blake Carlson: "Re: Bragging rights return?!?"</A>
<!-- reply="end" -->
</UL>
<HR>
<!-- body="start" -->
<P>
Ummmm ... not to be devil's advocate, but the current Intel and AMD x86
<BR>
chips are hybrid &quot;decoupled CISC/RISC&quot; chips so the 'ol CISC vs. RISC
<BR>
argument's not quite good enough these days.  They both operate on a RISC
<BR>
core with hardware for decoding the retched ia32 ISA into an internal
<BR>
RISC-like ISA.  Thus, the processor core  is executing a bunch more
<BR>
instructions than the actual ia32 object code has in it ....getting kind
<BR>
of confusing to compare CPI and stuff....hmmmm....  CPI is probably low
<BR>
internal to processor BUT we're executing ia32 so we have to base the CPI
<BR>
off of the ia32 instructions ......BUT CISC object codes are 40% shorter
<BR>
than RISC object codes  ...... phlewy ..... argh
<BR>
<P>Another thing to look at would be improvement factors in the other systems
<BR>
surrounding the processor (like memory bandwidth ...duh?) and how well
<BR>
they track with the clock-speed improvement.  In other words, the balance
<BR>
of the whole system.  I think alpha takes the cake here.
<BR>
<P>Blah blah blah blah.
<BR>
<P>- Blake
<BR>
<P><P>On Wed, 6 Sep 2000, Alvin Starr wrote:
<BR>
<P><EM>&gt; On Wed, 6 Sep 2000, Rich Payne wrote:
</EM><BR>
<EM>&gt; 
</EM><BR>
<EM>&gt; &gt; 
</EM><BR>
<EM>&gt; &gt; 
</EM><BR>
<EM>&gt; &gt; after all, we all know that CPU performance is linked solely to clock
</EM><BR>
<EM>&gt; &gt; speed :) (and everything in the register is true.....)
</EM><BR>
<EM>&gt; &gt; 
</EM><BR>
<EM>&gt; &gt; --rdp
</EM><BR>
<EM>&gt; &gt; 
</EM><BR>
<EM>&gt; &gt; 
</EM><BR>
<EM>&gt; &gt; On Tue, 5 Sep 2000, Steve Rogers wrote:
</EM><BR>
<EM>&gt; &gt; 
</EM><BR>
<EM>&gt; &gt; &gt; unfortunately the Athlon is shipping in 1.1 ghz. and AMD is releasing no
</EM><BR>
<EM>&gt; &gt; &gt; less than 5 new iterations of the Athlon processor over the next 5 months,
</EM><BR>
<EM>&gt; &gt; &gt; ranging in speeds from 1.5ghz. up to 2 ghz.
</EM><BR>
<EM>&gt; 
</EM><BR>
<EM>&gt; So Steve are you are you all toasty warm from the flames :)
</EM><BR>
<EM>&gt; 
</EM><BR>
<EM>&gt; To clarify a point that nobody has made directly. Clock speed is not the
</EM><BR>
<EM>&gt; same as instructions per second. I have not looked at the Athlon so I
</EM><BR>
<EM>&gt; cannot comment on specifics and I have not looked a the insturction timing
</EM><BR>
<EM>&gt; in the Intel products for a while but I think my general points still
</EM><BR>
<EM>&gt; will hold true.
</EM><BR>
<EM>&gt; 
</EM><BR>
<EM>&gt; the X86 and all its clones are complex instruction set machines and this
</EM><BR>
<EM>&gt; implys that the CPU wll take several cycles to decode an instruction and
</EM><BR>
<EM>&gt; in a number of cases the instructions will also take a number of cycles to
</EM><BR>
<EM>&gt; run. In the days of the 386(last itme I looked carefully at instruction
</EM><BR>
<EM>&gt; timing) an instruction would take between 4 and 100 cycles to complete.
</EM><BR>
<EM>&gt; Most of the real instructions would take somewhere between 10-20 cycles to
</EM><BR>
<EM>&gt; complete. With newer processors and lots of transistors there are a number
</EM><BR>
<EM>&gt; of techniques to improve performance but still the number of clock cycles
</EM><BR>
<EM>&gt; will be greater then the number of instructions so a 1Ghz clock will not
</EM><BR>
<EM>&gt; equal a 1000MIP CPU.
</EM><BR>
<EM>&gt; 
</EM><BR>
<EM>&gt; The Alpha and othre RISC CPU's trade off instruction complexity and code
</EM><BR>
<EM>&gt; size against instruction speed. In the xx064 the cpu would execute an
</EM><BR>
<EM>&gt; instruction on each clock cycle so that MHZ == MIPS. In the xx164 the
</EM><BR>
<EM>&gt; number of instruction was pushed to 2 and with the latest incarnation the
</EM><BR>
<EM>&gt; xx264 MHZ == 4MIPS. So an 600MHZ Alpha will actually run at 2400MIPS.
</EM><BR>
<EM>&gt; 
</EM><BR>
<EM>&gt; An issue that is often overlooked is the 32 vs 64 bit issues. With 32 bits
</EM><BR>
<EM>&gt; the ammount of memory that a system can have access to is limited to
</EM><BR>
<EM>&gt; 4Gbytes and in a number of OS's that number is more like 2GB. Under
</EM><BR>
<EM>&gt; linux(without kernel hacks) the limit is more like 1.5GB per process. A 64
</EM><BR>
<EM>&gt; bit address space gives you a MUCH bigger area to play in. Another point
</EM><BR>
<EM>&gt; often overlooked is encyption where the fundimantal processes are based on
</EM><BR>
<EM>&gt; multiplying large numbers(1024 bit) a 64 bit multiply in a 32 bit system
</EM><BR>
<EM>&gt; requires 10 times as many instructions as a 64 bit multiply in a 64 bit
</EM><BR>
<EM>&gt; system.
</EM><BR>
<EM>&gt; 
</EM><BR>
<EM>&gt; Of course I have not addressed the issues around cache size and memory
</EM><BR>
<EM>&gt; speed and these go a long way to set a real systems performance beyond the
</EM><BR>
<EM>&gt; raw MIPS or MHz of a CPU.
</EM><BR>
<EM>&gt; 
</EM><BR>
<EM>&gt; Lesson over. Class dismissed. :)
</EM><BR>
<EM>&gt; 
</EM><BR>
<EM>&gt; &gt; &gt; Intel stock was just downgraded, and Athlon processors are rapidly
</EM><BR>
<EM>&gt; &gt; &gt; replacing Alphas on a widespread basis in the production environment.
</EM><BR>
<EM>&gt; &gt; &gt; 
</EM><BR>
<EM>&gt; &gt; &gt; It may be considered a return of bragging rights, but it is a hollow
</EM><BR>
<EM>&gt; &gt; &gt; vicotry at best.
</EM><BR>
<EM>&gt; &gt; &gt; 
</EM><BR>
<EM>&gt; &gt; &gt; 
</EM><BR>
<EM>&gt; &gt; &gt; 
</EM><BR>
<EM>&gt; &gt; &gt; &quot;William H. Magill&quot; wrote:
</EM><BR>
<EM>&gt; &gt; &gt; 
</EM><BR>
<EM>&gt; &gt; &gt; &gt;   This announcement of the 1 gig Alpha chip from today!
</EM><BR>
<EM>&gt; &gt; &gt; &gt;
</EM><BR>
<EM>&gt; &gt; &gt; &gt;   <A HREF="http://www.theregister.co.uk/content/3/12828.html--">http://www.theregister.co.uk/content/3/12828.html--</A>
</EM><BR>
<EM>&gt; &gt; &gt; 
</EM><BR>
<EM>&gt; &gt; &gt; ----------------------------------------------------------------
</EM><BR>
<EM>&gt; &gt; &gt; Steve Rogers, CCNA, Prince of Darkness Evil Overlord of 3D
</EM><BR>
<EM>&gt; &gt; &gt; Network Engineer, Lightwave Animator since 1990
</EM><BR>
<EM>&gt; &gt; &gt; 
</EM><BR>
<EM>&gt; &gt; &gt; &quot;Proud member of PETA (People Eating Tasty Animals)&quot;
</EM><BR>
<EM>&gt; &gt; &gt; 
</EM><BR>
<EM>&gt; &gt; &gt; 
</EM><BR>
<EM>&gt; &gt; &gt; 
</EM><BR>
<EM>&gt; &gt; &gt; 
</EM><BR>
<EM>&gt; &gt; &gt; _______________________________________________
</EM><BR>
<EM>&gt; &gt; &gt; Axp-list mailing list
</EM><BR>
<EM>&gt; &gt; &gt; Axp-list@redhat.com
</EM><BR>
<EM>&gt; &gt; &gt; https://listman.redhat.com/mailman/listinfo/axp-list
</EM><BR>
<EM>&gt; &gt; &gt; 
</EM><BR>
<EM>&gt; &gt; 
</EM><BR>
<EM>&gt; &gt; -- 
</EM><BR>
<EM>&gt; &gt; Rich Payne
</EM><BR>
<EM>&gt; &gt; rpayne@alphalinux.org			www.alphalinux.org
</EM><BR>
<EM>&gt; &gt; 
</EM><BR>
<EM>&gt; &gt; 
</EM><BR>
<EM>&gt; &gt; 
</EM><BR>
<EM>&gt; &gt; _______________________________________________
</EM><BR>
<EM>&gt; &gt; Axp-list mailing list
</EM><BR>
<EM>&gt; &gt; Axp-list@redhat.com
</EM><BR>
<EM>&gt; &gt; https://listman.redhat.com/mailman/listinfo/axp-list
</EM><BR>
<EM>&gt; &gt; 
</EM><BR>
<EM>&gt; 
</EM><BR>
<EM>&gt; Alvin Starr                   ||   voice: (416)585-9971
</EM><BR>
<EM>&gt; Interlink Connectivity        ||   fax:   (416)585-9974
</EM><BR>
<EM>&gt; alvin@iplink.net              ||
</EM><BR>
<EM>&gt; 
</EM><BR>
<EM>&gt; 
</EM><BR>
<EM>&gt; 
</EM><BR>
<EM>&gt; _______________________________________________
</EM><BR>
<EM>&gt; Axp-list mailing list
</EM><BR>
<EM>&gt; Axp-list@redhat.com
</EM><BR>
<EM>&gt; https://listman.redhat.com/mailman/listinfo/axp-list
</EM><BR>
<EM>&gt; 
</EM><BR>
<P><P><P>_______________________________________________
<BR>
Axp-list mailing list
<BR>
Axp-list@redhat.com
<BR>
https://listman.redhat.com/mailman/listinfo/axp-list
<BR>
<P><!-- body="end" -->
<HR>
<P>
<UL>
<!-- next="start" -->
<LI><STRONG>Next message:</STRONG> <A HREF="0105.shtml">Peter Rival: "Re: Bragging rights return?!?"</A>
<LI><STRONG>Previous message:</STRONG> <A HREF="0103.shtml">Martin Frey: "Re: linux:kernel-thread"</A>
<LI><STRONG>In reply to:</STRONG> <A HREF="0092.shtml">Alvin Starr: "Re: Bragging rights return?!?"</A>
<!-- nextthread="start" -->
<LI><STRONG>Next in thread:</STRONG> <A HREF="0116.shtml">Steve Rogers: "Re: Bragging rights return?!?"</A>
<LI><STRONG>Reply:</STRONG> <A HREF="0092.shtml">Blake Carlson: "Re: Bragging rights return?!?"</A>
<!-- reply="end" -->
</UL>
<!-- trailer="footer" -->
<HR> 
     <P> 
     <SMALL> 
     <EM> 
     This archive was generated by  <A HREF="http://www.landfield.com/hypermail">hypermail version 2a22 </A> on Sun Oct  1 07:47:32 2000 PDT <BR>
	Send any problems or questions about this archive to <A HREF="mailto:webmaster@alphalinux.org">webmaster@alphalinux.org</A>. 
     </EM> 
     </SMALL> 
     </BODY> 
     </HTML> 
