["Jade",{"/user/AND2":{"properties":{"name":{"edit":"yes","type":"name","value":"","label":"Name"}},"schematic":[["/gates/and2",[-40,-176,0]],["port",[-48,-176,0],{"signal":"in1"}],["port",[-48,-160,0],{"signal":"in2"}],["wire",[8,-168,0,8,0]],["port",[16,-168,4],{"signal":"out1","direction":"out"}],["wire",[-40,-176,0,-8,0]],["wire",[-40,-160,0,-8,0]]],"test":[["test","\n.power Vdd=1\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n.group inputs in1 in2 // no carry in\n.group outputs out1\n\n.mode gate\n\n.cycle assert inputs tran 99n sample outputs tran 1n\n\n00 L\n01 L\n10 L\n11 H\n\n.plot B(in1)\n.plot B(in2)\n.plot B(out1)\n"]],"icon":[["terminal",[-16,-8,0],{"name":"in1"}],["terminal",[-16,8,0],{"name":"in2"}],["terminal",[16,0,4],{"name":"out1"}],["text",[-5,0,0],{"text":"&2"}],["line",[-8,-16,0,0,32]],["line",[-8,16,0,16,0]],["line",[8,16,0,0,-32]],["line",[8,-16,0,-16,0]]]},"/user/AndStuff6":{"properties":{"name":{"edit":"yes","type":"name","value":"","label":"Name"}},"schematic":[["/user/AND2",[8,-24,0]],["/user/AND2",[48,0,0]],["wire",[24,-8,0,0,-16],{"signal":"w1"}],["wire",[32,-8,0,-8,0]],["wire",[32,8,0,-8,0]],["/user/AND2",[-24,-64,0]],["wire",[-40,-72,0,-8,0],{"signal":"A"}],["wire",[-40,-56,0,-8,0],{"signal":"B"}],["wire",[-8,-64,0,0,32]],["/user/AND2",[-32,-16,0]],["wire",[-16,-16,0,8,0]],["wire",[-48,-24,0,-8,0],{"signal":"C"}],["wire",[-48,-8,0,-8,0],{"signal":"D"}],["/user/AND2",[8,40,6]],["/user/AND2",[-24,80,6]],["wire",[-40,88,6,-8,0],{"signal":"A"}],["wire",[-40,72,6,-8,0],{"signal":"B"}],["wire",[-8,80,6,0,32]],["/user/AND2",[-32,32,6]],["wire",[-16,32,6,8,0]],["wire",[-48,40,6,-8,0],{"signal":"C"}],["wire",[-48,24,6,-8,0],{"signal":"D"}],["wire",[24,8,0,0,32],{"signal":"w2"}],["/user/AND2",[16,176,0]],["/user/AND2",[56,200,0]],["wire",[32,192,0,0,-16]],["wire",[40,192,0,-8,0]],["wire",[40,208,0,-8,0]],["/user/AND2",[-16,136,0]],["wire",[-32,128,0,-8,0],{"signal":"A"}],["wire",[-32,144,0,-8,0],{"signal":"B"}],["wire",[0,136,0,0,32]],["/user/AND2",[-24,184,0]],["wire",[-8,184,0,8,0]],["wire",[-40,176,0,-8,0],{"signal":"C"}],["wire",[-40,192,0,-8,0],{"signal":"D"}],["/user/AND2",[16,240,6]],["/user/AND2",[-16,280,6]],["wire",[-32,288,6,-8,0],{"signal":"A"}],["wire",[-32,272,6,-8,0],{"signal":"B"}],["wire",[0,280,6,0,32]],["/user/AND2",[-24,232,6]],["wire",[-8,232,6,8,0]],["wire",[-40,240,6,-8,0],{"signal":"C"}],["wire",[-40,224,6,-8,0],{"signal":"D"}],["wire",[32,208,0,0,32]],["/user/AND2",[88,112,0],{"name":"OUT"}],["wire",[72,120,0,0,80]],["wire",[64,0,0,8,0]],["wire",[72,0,0,0,104]],["wire",[104,112,0,8,0],{"signal":"vout"}]],"test":[["test",".power Vdd=1\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n.group inputs A B C D // no carry in\n.group outputs vout\n.mode gate\n\n.cycle assert inputs tran 99n sample outputs tran 1n\n\n0000 L // This comment is included in vhdl test cases.\n0001 L\n0010 L\n0011 L\n0100 L\n0101 L\n0110 L\n0111 L\n1000 L\n1001 L\n1010 L\n1011 L\n1100 L\n1101 L\n1110 L\n1111 H\n\n.plot B(A)\n.plot B(B)\n.plot B(C)\n.plot B(D)\n.plot B(vout)\n"]]}}]