// Seed: 2745369466
module module_0 (
    id_1,
    id_2,
    id_3[-1 : ""],
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input logic [7:0] id_3;
  output wire id_2;
  input wire id_1;
  parameter id_11 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd62
) (
    id_1,
    _id_2,
    id_3,
    id_4[1 : id_2]
);
  input logic [7:0] id_4;
  input wire id_3;
  inout wire _id_2;
  output supply0 id_1;
  wire [-1 : 1] id_5;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_4,
      id_5,
      id_5,
      id_5,
      id_5,
      id_3,
      id_5,
      id_5
  );
  assign id_1 = 1;
  wire  id_6;
  logic id_7;
  ;
endmodule
