0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab01/lab01.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab01/lab01.srcs/sim_1/new/DFlipFlopTester.v,1724137475,verilog,,,,DFlipFlopTester,,,,,,,,
C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab01/lab01.srcs/sim_1/new/shiftABTester.v,1724138962,verilog,,,,shiftABTester,,,,,,,,
C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab01/lab01.srcs/sim_1/new/tester.v,1724135810,verilog,,,,fullAdderTester,,,,,,,,
C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab01/lab01.srcs/sources_1/new/DFlipFlop.v,1724136967,verilog,,C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab01/lab01.srcs/sim_1/new/DFlipFlopTester.v,,DFlipFlop,,,,,,,,
C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab01/lab01.srcs/sources_1/new/fullAdder.v,1724134373,verilog,,C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab01/lab01.srcs/sim_1/new/tester.v,,fullAdder,,,,,,,,
C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab01/lab01.srcs/sources_1/new/fullAdderDataFlow.v,1724135460,verilog,,C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab01/lab01.srcs/sim_1/new/tester.v,,fullAdderDataFlow,,,,,,,,
C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab01/lab01.srcs/sources_1/new/shiftAB.v,1724137790,verilog,,C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab01/lab01.srcs/sim_1/new/shiftABTester.v,,shiftA;shiftB,,,,,,,,
