{"Source Block": ["hdl/library/common/ad_tdd_sync.v@74:94@HdlStmProcess", "    end\n  end\n\n  // generate pulse with a specified width\n\n  always @(posedge clk) begin\n    if (rstn == 1'b0) begin\n      pulse_counter <= 0;\n      sync_pulse <= 0;\n    end else begin\n      pulse_counter <= (sync_pulse == 1'b1) ? pulse_counter + 1 : 3'h0;\n      if(sync_period_eof == 1'b1) begin\n        sync_pulse <= 1'b1;\n      end else if(pulse_counter == {PULSE_CNTR_WIDTH{1'b1}}) begin\n        sync_pulse <= 1'b0;\n      end\n    end\n  end\n\nendmodule\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[84, "      pulse_counter <= (sync_pulse == 1'b1) ? pulse_counter + 1 : 3'h0;\n"]], "Add": [[84, "      pulse_counter <= (sync_pulse == 1'b1) ? pulse_counter + 1 : {PULSE_CNTR_WIDTH{1'h0}};\n"]]}}