#!/bin/bash

iverilog -g2001 -osimv -s half_adder_bench /home/debjitjdv/Work/GoldMine/RunTime/goldmine.out/half_adder/half_adder_bench.v /home/debjitjdv/Work/NYU/LLM-Verilog-Synthesis/evaluation/all_results_codegen_16B_ft_n15/intermediate1/examples-codegen_2B-tmp_0.1/example2.v 