pr_debug	,	F_7
ENOMEM	,	V_56
clk_register	,	F_28
rockchip_clk_register_cpuclk	,	F_21
DIV_ROUND_UP	,	F_13
new_rate	,	V_30
mux_core_mask	,	V_36
CLK_SET_RATE_NO_REPARENT	,	V_60
prate	,	V_8
hw	,	V_10
rockchip_cpuclk_rate_table	,	V_1
rockchip_cpuclk_post_rate_change	,	F_17
pr_warn	,	F_14
lock	,	V_33
"%s: setting reg 0x%x to 0x%x\n"	,	L_1
free_alt_parent	,	V_65
rockchip_cpuclk	,	V_2
ARRAY_SIZE	,	F_6
val	,	V_24
old_rate	,	V_34
init	,	V_53
clk	,	V_46
ndata	,	V_26
cpuclk	,	V_3
divs	,	V_19
notifier_call	,	V_63
__clk_lookup	,	F_24
__func__	,	V_23
pr_err	,	F_10
GFP_KERNEL	,	V_55
"%s: could not allocate memory for cpuclk rates\n"	,	L_11
reg_data	,	V_13
div_core_mask	,	V_18
kfree	,	F_31
flags	,	V_29
to_rockchip_cpuclk_hw	,	F_3
rockchip_cpuclk_set_dividers	,	F_5
clksel0	,	V_14
event	,	V_41
"%s: event %lu, old_rate %lu, new_rate: %lu\n"	,	L_5
HIWORD_UPDATE	,	F_15
clk_prepare_enable	,	F_25
clk_hw	,	V_9
free_rate_table	,	V_67
u8	,	T_2
CLK_GET_RATE_NOCACHE	,	V_61
unregister_notifier	,	V_66
clk_notifier_unregister	,	F_32
i	,	V_6
num_parents	,	V_49
EINVAL	,	V_31
CLK_SET_RATE_PARENT	,	V_59
"%s: limiting alt-divider %lu to %d\n"	,	L_3
notifier_block	,	V_39
mux_core_main	,	V_38
ERR_PTR	,	F_22
alt_prate	,	V_27
rate_table	,	V_5
data	,	V_42
__iomem	,	T_3
PRE_RATE_CHANGE	,	V_44
rockchip_cpuclk_ops	,	V_58
clk_init_data	,	V_52
"%s: could not lookup parent clock: (%d) %s\n"	,	L_9
"%s: Invalid rate : %lu for cpuclk\n"	,	L_2
u32	,	T_1
reg	,	V_22
clk_notifier_register	,	F_26
rockchip_get_cpuclk_settings	,	F_1
ret	,	V_43
div_core_shift	,	V_17
to_rockchip_cpuclk_nb	,	F_19
PTR_ERR	,	F_30
clk_get_rate	,	F_11
spin_unlock_irqrestore	,	F_16
rate_count	,	V_7
readl_relaxed	,	F_4
ops	,	V_57
nb	,	V_40
spin_lock_irqsave	,	F_12
name	,	V_47
rockchip_cpuclk_notifier_cb	,	F_18
mux_core_alt	,	V_35
"%s: setting div %lu as alt-rate %lu &gt; old-rate %lu\n"	,	L_4
rockchip_cpuclk_clksel	,	V_20
free_cpuclk	,	V_64
kmemdup	,	F_27
rockchip_cpuclk_recalc_rate	,	F_2
rockchip_cpuclk_reg_data	,	V_12
nrates	,	V_51
notifier_from_errno	,	F_20
parent_rate	,	V_11
POST_RATE_CHANGE	,	V_45
"%s: failed to register clock notifier for %s\n"	,	L_10
rate	,	V_4
kzalloc	,	F_23
alt_parent	,	V_32
core_reg	,	V_16
reg_base	,	V_15
"%s: needs at least two parent clocks\n"	,	L_6
clk_nb	,	V_62
writel	,	F_8
rates	,	V_50
clk_disable_unprepare	,	F_33
clksel	,	V_21
alt_div	,	V_28
"%s: could not lookup alternate parent: (%d)\n"	,	L_7
spinlock_t	,	T_4
cclk	,	V_54
"%s: could not enable alternate parent\n"	,	L_8
parent_names	,	V_48
"%s: could not register cpuclk %s\n"	,	L_12
rockchip_cpuclk_pre_rate_change	,	F_9
mux_core_shift	,	V_37
clk_notifier_data	,	V_25
IS_ERR	,	F_29
