Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b199e72915124db2af4ebb8aab2f5675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'address_p_database' on this module [C:/Users/dongj/CNN_Project/CNN_MobileNet_Verilog/testbench.v:24]
ERROR: [VRFC 10-3180] cannot find port 'we_database' on this module [C:/Users/dongj/CNN_Project/CNN_MobileNet_Verilog/testbench.v:22]
ERROR: [VRFC 10-3180] cannot find port 'GO' on this module [C:/Users/dongj/CNN_Project/CNN_MobileNet_Verilog/testbench.v:21]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
