#define MASK_AI_APB_POWERVR_EB                                                                                0x10
#define MASK_AI_APB_CAMBRICON_EB                                                                              0x8
#define MASK_AI_APB_MMU_APB_EB                                                                                0x4
#define MASK_AI_APB_DVFS_APB_EB                                                                               0x2
#define MASK_AI_APB_CLK_TOP_APB_EB                                                                            0x1
#define MASK_AI_APB_SYS_SOFT_RST_REQ_POWERVR                                                                  0x200
#define MASK_AI_APB_CAMB_SLV_AB_SOFT_RST                                                                      0x100
#define MASK_AI_APB_CAMB_DDR_AB_SOFT_RST                                                                      0x80
#define MASK_AI_APB_POWERVR_SOFT_RST                                                                          0x40
#define MASK_AI_APB_POWERVR_SLV_AB_SOFT_RST                                                                   0x20
#define MASK_AI_APB_POWERVR_DDR_AB_SOFT_RST                                                                   0x10
#define MASK_AI_APB_MMU_SOFT_RST                                                                              0x8
#define MASK_AI_APB_AI_MAIN_SOFT_RST                                                                          0x4
#define MASK_AI_APB_DVFS_SOFT_RST                                                                             0x2
#define MASK_AI_APB_CKG_SOFT_RST                                                                              0x1
#define MASK_AI_APB_AUTO_CKG_EN_POWERVR_CFG                                                                   0x800
#define MASK_AI_APB_AUTO_CKG_EN_CAMBRICON_CFG                                                                 0x400
#define MASK_AI_APB_AUTO_CKG_EN_MAIN_MTX                                                                      0x200
#define MASK_AI_APB_AUTO_CKG_EN_POWERVR                                                                       0x100
#define MASK_AI_APB_AUTO_CKG_EN_CAMBRICON                                                                     0x80
#define MASK_AI_APB_AI_MAIN_MTX_CKG_EN_SW                                                                     0x40
#define MASK_AI_APB_MMU_CKG_EN                                                                                0x20
#define MASK_AI_APB_DVFS_CKG_EN                                                                               0x10
#define MASK_AI_APB_POWERVR_CFG_CKG_EN_SW                                                                     0x8
#define MASK_AI_APB_CAMBRICON_CFG_CKG_EN_SW                                                                   0x4
#define MASK_AI_APB_POWERVR_CKG_EN_SW                                                                         0x2
#define MASK_AI_APB_CAMBRICON_CKG_EN_SW                                                                       0x1
#define MASK_AI_APB_IRQ_VALID                                                                                 0x2
#define MASK_AI_APB_IRQ                                                                                       0x1
#define MASK_AI_APB_FINISH_IRQ                                                                                0x1
#define MASK_AI_APB_MMU_INVALIDATE                                                                            0x8
#define MASK_AI_APB_FU_IDLE                                                                                   0x4
#define MASK_AI_APB_IO_IDLE                                                                                   0x2
#define MASK_AI_APB_IPU_START                                                                                 0x1
#define MASK_AI_APB_PU_NUM_LPC_AB_TO_DDR                                                                      0x1fe00000
#define MASK_AI_APB_AXI_LP_CTRL_DISABLE                                                                       0x100000
#define MASK_AI_APB_LP_EB_AB_TO_DDR                                                                           0x10000
#define MASK_AI_APB_LP_NUM_AB_TO_DDR                                                                          0xffff
#define MASK_AI_APB_PU_NUM_LPC_CFG_MTX_M0                                                                     0x1fe00000
#define MASK_AI_APB_LP_EB_CFG_MTX_M0                                                                          0x10000
#define MASK_AI_APB_LP_NUM_CFG_MTX_M0                                                                         0xffff
#define MASK_AI_APB_PU_NUM_LPC_CFG_MTX_S0                                                                     0x1fe00000
#define MASK_AI_APB_LP_EB_CFG_MTX_S0                                                                          0x10000
#define MASK_AI_APB_LP_NUM_CFG_MTX_S0                                                                         0xffff
#define MASK_AI_APB_PU_NUM_LPC_CFG_MTX_S1                                                                     0x1fe00000
#define MASK_AI_APB_LP_EB_CFG_MTX_S1                                                                          0x10000
#define MASK_AI_APB_LP_NUM_CFG_MTX_S1                                                                         0xffff
#define MASK_AI_APB_PU_NUM_LPC_CFG_MTX_S2                                                                     0x1fe00000
#define MASK_AI_APB_LP_EB_CFG_MTX_S2                                                                          0x10000
#define MASK_AI_APB_LP_NUM_CFG_MTX_S2                                                                         0xffff
#define MASK_AI_APB_PU_NUM_LPC_MAIN_MTX_M0                                                                    0x1fe00000
#define MASK_AI_APB_LP_EB_MAIN_MTX_M0                                                                         0x10000
#define MASK_AI_APB_LP_NUM_MAIN_MTX_M0                                                                        0xffff
#define MASK_AI_APB_PU_NUM_LPC_MAIN_MTX_M1                                                                    0x1fe00000
#define MASK_AI_APB_LP_EB_MAIN_MTX_M1                                                                         0x10000
#define MASK_AI_APB_LP_NUM_MAIN_MTX_M1                                                                        0xffff
#define MASK_AI_APB_PU_NUM_LPC_MAIN_MTX_S0                                                                    0x1fe00000
#define MASK_AI_APB_LP_EB_MAIN_MTX_S0                                                                         0x10000
#define MASK_AI_APB_LP_NUM_MAIN_MTX_S0                                                                        0xffff
#define MASK_AI_APB_PU_NUM_LPC_MAIN_MTX_S1                                                                    0x1fe00000
#define MASK_AI_APB_LP_EB_MAIN_MTX_S1                                                                         0x10000
#define MASK_AI_APB_LP_NUM_MAIN_MTX_S1                                                                        0xffff
#define MASK_AI_APB_PU_NUM_LPC_MAIN_MTX_MAIN                                                                  0x1fe00000
#define MASK_AI_APB_LP_EB_MAIN_MTX_MAIN                                                                       0x10000
#define MASK_AI_APB_LP_NUM_MAIN_MTX_MAIN                                                                      0xffff
#define MASK_AI_APB_LP_EB_AB_SLV_CAMBRICON                                                                    0x10000
#define MASK_AI_APB_LP_NUM_AB_SLV_CAMBRICON                                                                   0xffff
#define MASK_AI_APB_LP_EB_AB_DDR_CAMBRICON                                                                    0x10000
#define MASK_AI_APB_LP_NUM_AB_DDR_CAMBRICON                                                                   0xffff
#define MASK_AI_APB_LP_EB_AB_SLV_POWERVR                                                                      0x10000
#define MASK_AI_APB_LP_NUM_AB_SLV_POWERVR                                                                     0xffff
#define MASK_AI_APB_LP_EB_AB_DDR_POWERVR                                                                      0x10000
#define MASK_AI_APB_LP_NUM_AB_DDR_POWERVR                                                                     0xffff
#define MASK_AI_APB_RST_SUBSYS_AB_TO_DDR                                                                      0x4
#define MASK_AI_APB_BRIDGE_TRANS_IDLE_AB_TO_DDR                                                               0x2
#define MASK_AI_APB_AXI_DETECTOR_OVERFLOW_AB_TO_DDR                                                           0x1
#define MASK_AI_APB_AWQOS_CAMBRICON_SW_AI_MAIN_MTX                                                            0x1e00000
#define MASK_AI_APB_ARQOS_CAMBRICON_SW_AI_MAIN_MTX                                                            0x1e0000
#define MASK_AI_APB_QOS_POWERVR_SEL_SW_AI_MAIN_MTX                                                            0x10000
#define MASK_AI_APB_AWQOS_POWERVR_SW_AI_MAIN_MTX                                                              0xf000
#define MASK_AI_APB_ARQOS_POWERVR_SW_AI_MAIN_MTX                                                              0xf00
#define MASK_AI_APB_AWQOS_THRESHOLD_AI_MAIN_MTX                                                               0xf0
#define MASK_AI_APB_ARQOS_THRESHOLD_AI_MAIN_MTX                                                               0xf
#define MASK_AI_APB_MCLK_AUTOGATE_EN_APB2APB_MMU                                                              0x2
#define MASK_AI_APB_SCLK_AUTOGATE_EN_APB2APB_MMU                                                              0x1
#define MASK_AI_APB_MCLK_AUTOGATE_EN_APB2APB_DVFS                                                             0x2
#define MASK_AI_APB_SCLK_AUTOGATE_EN_APB2APB_DVFS                                                             0x1
#define MASK_AI_APB_CAMB_IP_LP_REQ                                                                            0x100000
#define MASK_AI_APB_CAMB_IP_LP_ACK                                                                            0x80000
#define MASK_AI_APB_SW_CAMB_IP_LP_REQ                                                                         0x40000
#define MASK_AI_APB_SW_CAMB_IP_SOFT_RST                                                                       0x20000
#define MASK_AI_APB_SW_CAMB_IP_CGM_EN                                                                         0x10000
#define MASK_AI_APB_SW_CAMB_IP_LP_HANDSK_ENABLE                                                               0x8000
#define MASK_AI_APB_CAMB_IP_CGM_EN                                                                            0x4000
#define MASK_AI_APB_CAMB_LP_NEXT_STATE                                                                        0x3800
#define MASK_AI_APB_CAMB_LP_CURRENT_STATE                                                                     0x700
#define MASK_AI_APB_CAMB_LP_HANDSHK_CNT                                                                       0xff
#define MASK_AI_APB_CAMB_SOFT_RST                                                                             0x1
#define MASK_AI_APB_PU_NUM_LPC_RS_CAMB_TO_MMU                                                                 0x1fe00000
#define MASK_AI_APB_LP_EB_RS_CAMB_TO_MMU                                                                      0x10000
#define MASK_AI_APB_LP_NUM_RS_CAMB_TO_MMU                                                                     0xffff
#define MASK_AI_CLK_CORE_CGM_CAMBRICON_CFG_CGM_CAMBRICON_FDIV_DENOM                                           0xf00000
#define MASK_AI_CLK_CORE_CGM_CAMBRICON_CFG_CGM_CAMBRICON_FDIV_NUM                                             0xf0000
#define MASK_AI_CLK_CORE_CGM_CAMBRICON_CFG_CGM_CAMBRICON_DIV                                                  0x700
#define MASK_AI_CLK_CORE_CGM_CAMBRICON_CFG_CGM_CAMBRICON_SEL                                                  0x3
#define MASK_AI_CLK_CORE_CGM_POWERVR_CFG_CGM_POWERVR_FDIV_DENOM                                               0xf00000
#define MASK_AI_CLK_CORE_CGM_POWERVR_CFG_CGM_POWERVR_FDIV_NUM                                                 0xf0000
#define MASK_AI_CLK_CORE_CGM_POWERVR_CFG_CGM_POWERVR_DIV                                                      0x700
#define MASK_AI_CLK_CORE_CGM_POWERVR_CFG_CGM_POWERVR_SEL                                                      0x1
#define MASK_AI_CLK_CORE_CGM_AI_MTX_CFG_CGM_AI_MTX_DIV                                                        0x700
#define MASK_AI_CLK_CORE_CGM_AI_MTX_CFG_CGM_AI_MTX_SEL                                                        0x3
#define MASK_AI_CLK_CORE_CGM_CAMBRICON_CFG_CFG_CGM_CAMBRICON_CFG_SEL                                          0x1
#define MASK_AI_CLK_CORE_CGM_POWERVR_CFG_CFG_CGM_POWERVR_CFG_SEL                                              0x1
#define MASK_AI_CLK_CORE_CGM_DVFS_AI_CFG_CGM_DVFS_AI_SEL                                                      0x1
#define MASK_AI_DVFS_APB_AI_DVFS_HOLD                                                                         0x1
#define MASK_AI_DVFS_APB_AI_DVFS_UP_WINDOW                                                                    0xffff0000
#define MASK_AI_DVFS_APB_AI_DVFS_DOWN_WINDOW                                                                  0xffff
#define MASK_AI_DVFS_APB_AI_SYS_MIN_VOLTAGE                                                                   0x7
#define MASK_AI_DVFS_APB_AI_DVFS_ACK                                                                          0x100
#define MASK_AI_DVFS_APB_AI_DVFS_VOLTAGE_SW                                                                   0x70
#define MASK_AI_DVFS_APB_AI_CURRENT_VOLTAGE_SW                                                                0xe
#define MASK_AI_DVFS_APB_AI_DVFS_REQ_SW                                                                       0x1
#define MASK_AI_DVFS_APB_REG_POWERVR_FREQ_UPD_EN_BYP                                                          0x4
#define MASK_AI_DVFS_APB_REG_CAMBRICON_FREQ_UPD_EN_BYP                                                        0x2
#define MASK_AI_DVFS_APB_REG_AI_MTX_FREQ_UPD_EN_BYP                                                           0x1
#define MASK_AI_DVFS_APB_CGM_AI_DVFS_FORCE_EN                                                                 0x2
#define MASK_AI_DVFS_APB_CGM_AI_DVFS_AUTO_GATE_SEL                                                            0x1
#define MASK_AI_DVFS_APB_AI_MTX_AUTO_TUNE_EN                                                                  0x1
#define MASK_AI_DVFS_APB_AI_CURRENT_VOLTAGE                                                                   0x7000
#define MASK_AI_DVFS_APB_POWERVR_VOLTAGE                                                                      0xe00
#define MASK_AI_DVFS_APB_CAMBRICON_VOLTAGE                                                                    0x1c0
#define MASK_AI_DVFS_APB_AI_MTX_VOLTAGE                                                                       0x38
#define MASK_AI_DVFS_APB_AI_INTERNAL_VOTE_VOLTAGE                                                             0x7
#define MASK_AI_DVFS_APB_CGM_POWERVR_FDIV_DENOM_DVFS                                                          0x3c000000
#define MASK_AI_DVFS_APB_CGM_POWERVR_FDIV_NUM_DVFS                                                            0x3c00000
#define MASK_AI_DVFS_APB_CGM_POWERVR_SEL_DVFS                                                                 0x200000
#define MASK_AI_DVFS_APB_CGM_POWERVR_DIV_DVFS                                                                 0x1c0000
#define MASK_AI_DVFS_APB_CGM_CAMBRICON_FDIV_DENOM_DVFS                                                        0x3c000
#define MASK_AI_DVFS_APB_CGM_CAMBRICON_FDIV_NUM_DVFS                                                          0x3c00
#define MASK_AI_DVFS_APB_CGM_CAMBRICON_SEL_DVFS                                                               0x300
#define MASK_AI_DVFS_APB_CGM_CAMBRICON_DIV_DVFS                                                               0xe0
#define MASK_AI_DVFS_APB_CGM_AI_MTX_SEL_DVFS                                                                  0x18
#define MASK_AI_DVFS_APB_CGM_AI_MTX_DIV_DVFS                                                                  0x7
#define MASK_AI_DVFS_APB_AI_SYS_DVFS_BUSY                                                                     0x80000
#define MASK_AI_DVFS_APB_AI_DVFS_WINDOW_CNT                                                                   0x7fff8
#define MASK_AI_DVFS_APB_AI_DVFS_STATE                                                                        0x7
#define MASK_AI_DVFS_APB_CAMBRICON_VOL_INDEX0                                                                 0x70000
#define MASK_AI_DVFS_APB_CAMBRICON_VOTE_MTX_INDEX0                                                            0xe000
#define MASK_AI_DVFS_APB_CGM_CAMBRICON_FDIV_DENOM_INDEX0                                                      0x1e00
#define MASK_AI_DVFS_APB_CGM_CAMBRICON_FDIV_NUM_INDEX0                                                        0x1e0
#define MASK_AI_DVFS_APB_CGM_CAMBRICON_DIV_INDEX0                                                             0x1c
#define MASK_AI_DVFS_APB_CGM_CAMBRICON_SEL_INDEX0                                                             0x3
#define MASK_AI_DVFS_APB_POWERVR_VOL_INDEX0                                                                   0x38000
#define MASK_AI_DVFS_APB_POWERVR_VOTE_MTX_INDEX0                                                              0x7000
#define MASK_AI_DVFS_APB_CGM_POWERVR_FDIV_DENOM_INDEX0                                                        0xf00
#define MASK_AI_DVFS_APB_CGM_POWERVR_FDIV_NUM_INDEX0                                                          0xf0
#define MASK_AI_DVFS_APB_CGM_POWERVR_DIV_INDEX0                                                               0xe
#define MASK_AI_DVFS_APB_CGM_POWERVR_SEL_INDEX0                                                               0x1
#define MASK_AI_DVFS_APB_AI_MTX_VOL_INDEX0                                                                    0xe0
#define MASK_AI_DVFS_APB_CGM_AI_MTX_DIV_INDEX0                                                                0x1c
#define MASK_AI_DVFS_APB_CGM_AI_MTX_SEL_INDEX0                                                                0x3
#define MASK_AI_DVFS_APB_CAMBRICON_VOL_INDEX1                                                                 0x70000
#define MASK_AI_DVFS_APB_CAMBRICON_VOTE_MTX_INDEX1                                                            0xe000
#define MASK_AI_DVFS_APB_CGM_CAMBRICON_FDIV_DENOM_INDEX1                                                      0x1e00
#define MASK_AI_DVFS_APB_CGM_CAMBRICON_FDIV_NUM_INDEX1                                                        0x1e0
#define MASK_AI_DVFS_APB_CGM_CAMBRICON_DIV_INDEX1                                                             0x1c
#define MASK_AI_DVFS_APB_CGM_CAMBRICON_SEL_INDEX1                                                             0x3
#define MASK_AI_DVFS_APB_POWERVR_VOL_INDEX1                                                                   0x38000
#define MASK_AI_DVFS_APB_POWERVR_VOTE_MTX_INDEX1                                                              0x7000
#define MASK_AI_DVFS_APB_CGM_POWERVR_FDIV_DENOM_INDEX1                                                        0xf00
#define MASK_AI_DVFS_APB_CGM_POWERVR_FDIV_NUM_INDEX1                                                          0xf0
#define MASK_AI_DVFS_APB_CGM_POWERVR_DIV_INDEX1                                                               0xe
#define MASK_AI_DVFS_APB_CGM_POWERVR_SEL_INDEX1                                                               0x1
#define MASK_AI_DVFS_APB_AI_MTX_VOL_INDEX1                                                                    0xe0
#define MASK_AI_DVFS_APB_CGM_AI_MTX_DIV_INDEX1                                                                0x1c
#define MASK_AI_DVFS_APB_CGM_AI_MTX_SEL_INDEX1                                                                0x3
#define MASK_AI_DVFS_APB_CAMBRICON_VOL_INDEX2                                                                 0x70000
#define MASK_AI_DVFS_APB_CAMBRICON_VOTE_MTX_INDEX2                                                            0xe000
#define MASK_AI_DVFS_APB_CGM_CAMBRICON_FDIV_DENOM_INDEX2                                                      0x1e00
#define MASK_AI_DVFS_APB_CGM_CAMBRICON_FDIV_NUM_INDEX2                                                        0x1e0
#define MASK_AI_DVFS_APB_CGM_CAMBRICON_DIV_INDEX2                                                             0x1c
#define MASK_AI_DVFS_APB_CGM_CAMBRICON_SEL_INDEX2                                                             0x3
#define MASK_AI_DVFS_APB_POWERVR_VOL_INDEX2                                                                   0x38000
#define MASK_AI_DVFS_APB_POWERVR_VOTE_MTX_INDEX2                                                              0x7000
#define MASK_AI_DVFS_APB_CGM_POWERVR_FDIV_DENOM_INDEX2                                                        0xf00
#define MASK_AI_DVFS_APB_CGM_POWERVR_FDIV_NUM_INDEX2                                                          0xf0
#define MASK_AI_DVFS_APB_CGM_POWERVR_DIV_INDEX2                                                               0xe
#define MASK_AI_DVFS_APB_CGM_POWERVR_SEL_INDEX2                                                               0x1
#define MASK_AI_DVFS_APB_AI_MTX_VOL_INDEX2                                                                    0xe0
#define MASK_AI_DVFS_APB_CGM_AI_MTX_DIV_INDEX2                                                                0x1c
#define MASK_AI_DVFS_APB_CGM_AI_MTX_SEL_INDEX2                                                                0x3
#define MASK_AI_DVFS_APB_CAMBRICON_VOL_INDEX3                                                                 0x70000
#define MASK_AI_DVFS_APB_CAMBRICON_VOTE_MTX_INDEX3                                                            0xe000
#define MASK_AI_DVFS_APB_CGM_CAMBRICON_FDIV_DENOM_INDEX3                                                      0x1e00
#define MASK_AI_DVFS_APB_CGM_CAMBRICON_FDIV_NUM_INDEX3                                                        0x1e0
#define MASK_AI_DVFS_APB_CGM_CAMBRICON_DIV_INDEX3                                                             0x1c
#define MASK_AI_DVFS_APB_CGM_CAMBRICON_SEL_INDEX3                                                             0x3
#define MASK_AI_DVFS_APB_POWERVR_VOL_INDEX3                                                                   0x38000
#define MASK_AI_DVFS_APB_POWERVR_VOTE_MTX_INDEX3                                                              0x7000
#define MASK_AI_DVFS_APB_CGM_POWERVR_FDIV_DENOM_INDEX3                                                        0xf00
#define MASK_AI_DVFS_APB_CGM_POWERVR_FDIV_NUM_INDEX3                                                          0xf0
#define MASK_AI_DVFS_APB_CGM_POWERVR_DIV_INDEX3                                                               0xe
#define MASK_AI_DVFS_APB_CGM_POWERVR_SEL_INDEX3                                                               0x1
#define MASK_AI_DVFS_APB_AI_MTX_VOL_INDEX3                                                                    0xe0
#define MASK_AI_DVFS_APB_CGM_AI_MTX_DIV_INDEX3                                                                0x1c
#define MASK_AI_DVFS_APB_CGM_AI_MTX_SEL_INDEX3                                                                0x3
#define MASK_AI_DVFS_APB_CAMBRICON_VOL_INDEX4                                                                 0x70000
#define MASK_AI_DVFS_APB_CAMBRICON_VOTE_MTX_INDEX4                                                            0xe000
#define MASK_AI_DVFS_APB_CGM_CAMBRICON_FDIV_DENOM_INDEX4                                                      0x1e00
#define MASK_AI_DVFS_APB_CGM_CAMBRICON_FDIV_NUM_INDEX4                                                        0x1e0
#define MASK_AI_DVFS_APB_CGM_CAMBRICON_DIV_INDEX4                                                             0x1c
#define MASK_AI_DVFS_APB_CGM_CAMBRICON_SEL_INDEX4                                                             0x3
#define MASK_AI_DVFS_APB_POWERVR_VOL_INDEX4                                                                   0x38000
#define MASK_AI_DVFS_APB_POWERVR_VOTE_MTX_INDEX4                                                              0x7000
#define MASK_AI_DVFS_APB_CGM_POWERVR_FDIV_DENOM_INDEX4                                                        0xf00
#define MASK_AI_DVFS_APB_CGM_POWERVR_FDIV_NUM_INDEX4                                                          0xf0
#define MASK_AI_DVFS_APB_CGM_POWERVR_DIV_INDEX4                                                               0xe
#define MASK_AI_DVFS_APB_CGM_POWERVR_SEL_INDEX4                                                               0x1
#define MASK_AI_DVFS_APB_AI_MTX_VOL_INDEX4                                                                    0xe0
#define MASK_AI_DVFS_APB_CGM_AI_MTX_DIV_INDEX4                                                                0x1c
#define MASK_AI_DVFS_APB_CGM_AI_MTX_SEL_INDEX4                                                                0x3
#define MASK_AI_DVFS_APB_CAMBRICON_VOL_INDEX5                                                                 0x70000
#define MASK_AI_DVFS_APB_CAMBRICON_VOTE_MTX_INDEX5                                                            0xe000
#define MASK_AI_DVFS_APB_CGM_CAMBRICON_FDIV_DENOM_INDEX5                                                      0x1e00
#define MASK_AI_DVFS_APB_CGM_CAMBRICON_FDIV_NUM_INDEX5                                                        0x1e0
#define MASK_AI_DVFS_APB_CGM_CAMBRICON_DIV_INDEX5                                                             0x1c
#define MASK_AI_DVFS_APB_CGM_CAMBRICON_SEL_INDEX5                                                             0x3
#define MASK_AI_DVFS_APB_POWERVR_VOL_INDEX5                                                                   0x38000
#define MASK_AI_DVFS_APB_POWERVR_VOTE_MTX_INDEX5                                                              0x7000
#define MASK_AI_DVFS_APB_CGM_POWERVR_FDIV_DENOM_INDEX5                                                        0xf00
#define MASK_AI_DVFS_APB_CGM_POWERVR_FDIV_NUM_INDEX5                                                          0xf0
#define MASK_AI_DVFS_APB_CGM_POWERVR_DIV_INDEX5                                                               0xe
#define MASK_AI_DVFS_APB_CGM_POWERVR_SEL_INDEX5                                                               0x1
#define MASK_AI_DVFS_APB_AI_MTX_VOL_INDEX5                                                                    0xe0
#define MASK_AI_DVFS_APB_CGM_AI_MTX_DIV_INDEX5                                                                0x1c
#define MASK_AI_DVFS_APB_CGM_AI_MTX_SEL_INDEX5                                                                0x3
#define MASK_AI_DVFS_APB_CAMBRICON_VOL_INDEX6                                                                 0x70000
#define MASK_AI_DVFS_APB_CAMBRICON_VOTE_MTX_INDEX6                                                            0xe000
#define MASK_AI_DVFS_APB_CGM_CAMBRICON_FDIV_DENOM_INDEX6                                                      0x1e00
#define MASK_AI_DVFS_APB_CGM_CAMBRICON_FDIV_NUM_INDEX6                                                        0x1e0
#define MASK_AI_DVFS_APB_CGM_CAMBRICON_DIV_INDEX6                                                             0x1c
#define MASK_AI_DVFS_APB_CGM_CAMBRICON_SEL_INDEX6                                                             0x3
#define MASK_AI_DVFS_APB_POWERVR_VOL_INDEX6                                                                   0x38000
#define MASK_AI_DVFS_APB_POWERVR_VOTE_MTX_INDEX6                                                              0x7000
#define MASK_AI_DVFS_APB_CGM_POWERVR_FDIV_DENOM_INDEX6                                                        0xf00
#define MASK_AI_DVFS_APB_CGM_POWERVR_FDIV_NUM_INDEX6                                                          0xf0
#define MASK_AI_DVFS_APB_CGM_POWERVR_DIV_INDEX6                                                               0xe
#define MASK_AI_DVFS_APB_CGM_POWERVR_SEL_INDEX6                                                               0x1
#define MASK_AI_DVFS_APB_AI_MTX_VOL_INDEX6                                                                    0xe0
#define MASK_AI_DVFS_APB_CGM_AI_MTX_DIV_INDEX6                                                                0x1c
#define MASK_AI_DVFS_APB_CGM_AI_MTX_SEL_INDEX6                                                                0x3
#define MASK_AI_DVFS_APB_CAMBRICON_VOL_INDEX7                                                                 0x70000
#define MASK_AI_DVFS_APB_CAMBRICON_VOTE_MTX_INDEX7                                                            0xe000
#define MASK_AI_DVFS_APB_CGM_CAMBRICON_FDIV_DENOM_INDEX7                                                      0x1e00
#define MASK_AI_DVFS_APB_CGM_CAMBRICON_FDIV_NUM_INDEX7                                                        0x1e0
#define MASK_AI_DVFS_APB_CGM_CAMBRICON_DIV_INDEX7                                                             0x1c
#define MASK_AI_DVFS_APB_CGM_CAMBRICON_SEL_INDEX7                                                             0x3
#define MASK_AI_DVFS_APB_POWERVR_VOL_INDEX7                                                                   0x38000
#define MASK_AI_DVFS_APB_POWERVR_VOTE_MTX_INDEX7                                                              0x7000
#define MASK_AI_DVFS_APB_CGM_POWERVR_FDIV_DENOM_INDEX7                                                        0xf00
#define MASK_AI_DVFS_APB_CGM_POWERVR_FDIV_NUM_INDEX7                                                          0xf0
#define MASK_AI_DVFS_APB_CGM_POWERVR_DIV_INDEX7                                                               0xe
#define MASK_AI_DVFS_APB_CGM_POWERVR_SEL_INDEX7                                                               0x1
#define MASK_AI_DVFS_APB_AI_MTX_VOL_INDEX7                                                                    0xe0
#define MASK_AI_DVFS_APB_CGM_AI_MTX_DIV_INDEX7                                                                0x1c
#define MASK_AI_DVFS_APB_CGM_AI_MTX_SEL_INDEX7                                                                0x3
#define MASK_AI_DVFS_APB_POWERVR_DVFS_INDEX                                                                   0x7
#define MASK_AI_DVFS_APB_POWERVR_DVFS_INDEX_IDLE                                                              0x7
#define MASK_AI_DVFS_APB_CAMBRICON_DVFS_INDEX                                                                 0x7
#define MASK_AI_DVFS_APB_CAMBRICON_DVFS_INDEX_IDLE                                                            0x7
#define MASK_AI_DVFS_APB_AI_MTX_DVFS_INDEX                                                                    0x7
#define MASK_AI_DVFS_APB_AI_MTX_DVFS_INDEX_IDLE                                                               0x7
#define MASK_AI_DVFS_APB_POWERVR_DVFS_FREQ_UPD_STATE                                                          0xf00
#define MASK_AI_DVFS_APB_CAMBRICON_DVFS_FREQ_UPD_STATE                                                        0xf0
#define MASK_AI_DVFS_APB_AI_MTX_DVFS_FREQ_UPD_STATE                                                           0xf
#define MASK_AI_DVFS_APB_POWERVR_GFREE_WAIT_DELAY                                                             0x3ff
#define MASK_AI_DVFS_APB_CAMBRICON_GFREE_WAIT_DELAY                                                           0x3ff
#define MASK_AI_DVFS_APB_AI_MTX_GFREE_WAIT_DELAY                                                              0x3ff
#define MASK_AI_DVFS_APB_POWERVR_FREQ_UPD_DELAY_EN                                                            0x20
#define MASK_AI_DVFS_APB_CAMBRICON_FREQ_UPD_DELAY_EN                                                          0x10
#define MASK_AI_DVFS_APB_AI_MTX_FREQ_UPD_DELAY_EN                                                             0x8
#define MASK_AI_DVFS_APB_POWERVR_FREQ_UPD_HDSK_EN                                                             0x4
#define MASK_AI_DVFS_APB_CAMBRICON_FREQ_UPD_HDSK_EN                                                           0x2
#define MASK_AI_DVFS_APB_AI_MTX_FREQ_UPD_HDSK_EN                                                              0x1
#define MASK_AI_DVFS_APB_AI_POWERVR_DFS_IDLE_DISABLE                                                          0x4
#define MASK_AI_DVFS_APB_AI_CAMBRICON_DFS_IDLE_DISABLE                                                        0x2
#define MASK_AI_DVFS_APB_AI_MTX_DFS_IDLE_DISABLE                                                              0x1
#define MASK_AI_DVFS_APB_DVFS_RES_REG0                                                                        0xffffffff
#define MASK_AI_DVFS_APB_DVFS_RES_REG1                                                                        0xffffffff
#define MASK_AI_DVFS_APB_DVFS_RES_REG2                                                                        0xffffffff
#define MASK_AI_DVFS_APB_DVFS_RES_REG3                                                                        0xffffffff
#define MASK_ANALOG_USB30_CFGA_DIG_CFG0_CFG_PHY_RESET                                                         0x2
#define MASK_ANALOG_USB30_CFGA_DIG_CFG0_CFG_PCS_RESET                                                         0x1
#define MASK_ANALOG_USB30_CFGA_DIG_CFG1_CFG_TOUT_3_SEL                                                        0xf0000000
#define MASK_ANALOG_USB30_CFGA_DIG_CFG1_CFG_TOUT_2_SEL                                                        0xf000000
#define MASK_ANALOG_USB30_CFGA_DIG_CFG1_CFG_TOUT_1_SEL                                                        0xf00000
#define MASK_ANALOG_USB30_CFGA_DIG_CFG1_CFG_TOUT_0_SEL                                                        0xf0000
#define MASK_ANALOG_USB30_CFGA_DIG_CFG1_CFG_PIPE_TXINTF_SEL                                                   0x1
#define MASK_ANALOG_USB30_CFGA_DIG_CFG2_CFG_PM_TX_LFPS_EN                                                     0x8000
#define MASK_ANALOG_USB30_CFGA_DIG_CFG2_CFG_PM_TX_LFPS_EN_OVRD                                                0x4000
#define MASK_ANALOG_USB30_CFGA_DIG_CFG2_CFG_PM_TXDETECTRX_EN                                                  0x2000
#define MASK_ANALOG_USB30_CFGA_DIG_CFG2_CFG_PM_TXDETECTRX_EN_OVRD                                             0x1000
#define MASK_ANALOG_USB30_CFGA_DIG_CFG2_CFG_PM_OFFK_EN                                                        0x800
#define MASK_ANALOG_USB30_CFGA_DIG_CFG2_CFG_PM_OFFK_EN_OVRD                                                   0x400
#define MASK_ANALOG_USB30_CFGA_DIG_CFG2_CFG_PM_PU_SQ                                                          0x200
#define MASK_ANALOG_USB30_CFGA_DIG_CFG2_CFG_PM_PU_SQ_OVRD                                                     0x100
#define MASK_ANALOG_USB30_CFGA_DIG_CFG2_CFG_PM_PU_RX                                                          0x80
#define MASK_ANALOG_USB30_CFGA_DIG_CFG2_CFG_PM_PU_RX_OVRD                                                     0x40
#define MASK_ANALOG_USB30_CFGA_DIG_CFG2_CFG_PM_TX_DATA_EN                                                     0x20
#define MASK_ANALOG_USB30_CFGA_DIG_CFG2_CFG_PM_TX_DATA_EN_OVRD                                                0x10
#define MASK_ANALOG_USB30_CFGA_DIG_CFG2_CFG_PM_PU_PLL                                                         0x8
#define MASK_ANALOG_USB30_CFGA_DIG_CFG2_CFG_PM_PU_PLL_OVRD                                                    0x4
#define MASK_ANALOG_USB30_CFGA_DIG_CFG2_CFG_PM_PU_IVREF                                                       0x2
#define MASK_ANALOG_USB30_CFGA_DIG_CFG2_CFG_PM_PU_IVREF_OVRD                                                  0x1
#define MASK_ANALOG_USB30_CFGA_DIG_CFG3_CFG_PIPE_TXDEEMPH                                                     0xc0000
#define MASK_ANALOG_USB30_CFGA_DIG_CFG3_CFG_PIPE_TXDEEMPH_OVRD                                                0x20000
#define MASK_ANALOG_USB30_CFGA_DIG_CFG3_CFG_PIPE_POWERDOWN                                                    0x18000
#define MASK_ANALOG_USB30_CFGA_DIG_CFG3_CFG_PIPE_POWERDOWN_OVRD                                               0x4000
#define MASK_ANALOG_USB30_CFGA_DIG_CFG3_CFG_PIPE_RXEQTRAINING                                                 0x2000
#define MASK_ANALOG_USB30_CFGA_DIG_CFG3_CFG_PIPE_RXEQTRAINING_OVRD                                            0x1000
#define MASK_ANALOG_USB30_CFGA_DIG_CFG3_CFG_PIPE_TXONESZEROS                                                  0x800
#define MASK_ANALOG_USB30_CFGA_DIG_CFG3_CFG_PIPE_TXONESZEROS_OVRD                                             0x400
#define MASK_ANALOG_USB30_CFGA_DIG_CFG3_CFG_PIPE_TXDETECTRX                                                   0x200
#define MASK_ANALOG_USB30_CFGA_DIG_CFG3_CFG_PIPE_TXDETECTRX_OVRD                                              0x100
#define MASK_ANALOG_USB30_CFGA_DIG_CFG3_CFG_PIPE_TXELECIDLE                                                   0x80
#define MASK_ANALOG_USB30_CFGA_DIG_CFG3_CFG_PIPE_TXELECIDLE_OVRD                                              0x40
#define MASK_ANALOG_USB30_CFGA_DIG_CFG3_CFG_PIPE_RXPOLARITY                                                   0x20
#define MASK_ANALOG_USB30_CFGA_DIG_CFG3_CFG_PIPE_RXPOLARITY_OVRD                                              0x10
#define MASK_ANALOG_USB30_CFGA_DIG_CFG3_CFG_PIPE_EBUF_MODE                                                    0x8
#define MASK_ANALOG_USB30_CFGA_DIG_CFG3_CFG_PIPE_EBUF_MODE_OVRD                                               0x4
#define MASK_ANALOG_USB30_CFGA_DIG_CFG3_CFG_PIPE_TXSWING                                                      0x2
#define MASK_ANALOG_USB30_CFGA_DIG_CFG3_CFG_PIPE_TXSWING_OVRD                                                 0x1
#define MASK_ANALOG_USB30_CFGA_DIG_CFG4_CFG_PM_UPDATE                                                         0x20
#define MASK_ANALOG_USB30_CFGA_DIG_CFG4_CFG_PM_STATE                                                          0x1f
#define MASK_ANALOG_USB30_CFGA_DIG_CFG5_CFG_TIME_TDR_CM                                                       0xc0
#define MASK_ANALOG_USB30_CFGA_DIG_CFG5_CFG_TIME_TDR_SAMPLE                                                   0x30
#define MASK_ANALOG_USB30_CFGA_DIG_CFG5_CFG_TIME_CM                                                           0xc
#define MASK_ANALOG_USB30_CFGA_DIG_CFG5_CFG_TIME_PLL_LOCK                                                     0x3
#define MASK_ANALOG_USB30_CFGA_DIG_CFG6_CFG_SAL_UNLOCK_BC                                                     0xf0000000
#define MASK_ANALOG_USB30_CFGA_DIG_CFG6_CFG_SAL_UNLOCK_BS                                                     0xf000000
#define MASK_ANALOG_USB30_CFGA_DIG_CFG6_CFG_SAL_UNLOCK_GC                                                     0xf00000
#define MASK_ANALOG_USB30_CFGA_DIG_CFG6_CFG_SAL_UNLOCK_GS                                                     0xf0000
#define MASK_ANALOG_USB30_CFGA_DIG_CFG6_CFG_SAL_LOCK_BC                                                       0xf000
#define MASK_ANALOG_USB30_CFGA_DIG_CFG6_CFG_SAL_LOCK_BS                                                       0xf00
#define MASK_ANALOG_USB30_CFGA_DIG_CFG6_CFG_SAL_LOCK_GC                                                       0xf0
#define MASK_ANALOG_USB30_CFGA_DIG_CFG6_CFG_SAL_LOCK_GS                                                       0xf
#define MASK_ANALOG_USB30_CFGA_DIG_CFG7_CFG_CDR_ACTIVE_EN                                                     0x8000
#define MASK_ANALOG_USB30_CFGA_DIG_CFG7_CFG_RX_INIT_RATIO                                                     0x7000
#define MASK_ANALOG_USB30_CFGA_DIG_CFG7_CFG_NUM_ONESZEROS                                                     0xf00
#define MASK_ANALOG_USB30_CFGA_DIG_CFG7_CFG_RX_LFPS_NUM_CNT                                                   0xf8
#define MASK_ANALOG_USB30_CFGA_DIG_CFG7_CFG_USE_SKP_LOCK                                                      0x4
#define MASK_ANALOG_USB30_CFGA_DIG_CFG7_CFG_IGNORE_PHY_RDY                                                    0x2
#define MASK_ANALOG_USB30_CFGA_DIG_CFG7_CFG_ALWAYS_ALIGN                                                      0x1
#define MASK_ANALOG_USB30_CFGA_TST_CFG0_CFG_TEST_ADD_ERR                                                      0x2000
#define MASK_ANALOG_USB30_CFGA_TST_CFG0_CFG_TEST_PRBS_INV                                                     0x800
#define MASK_ANALOG_USB30_CFGA_TST_CFG0_CFG_TEST_PRBS_MODE                                                    0x7f0
#define MASK_ANALOG_USB30_CFGA_TST_CFG0_CFG_TEST_START_RX                                                     0x8
#define MASK_ANALOG_USB30_CFGA_TST_CFG0_CFG_TEST_START_TX                                                     0x4
#define MASK_ANALOG_USB30_CFGA_TST_CFG0_CFG_TEST_SELF_TEST_MODE                                               0x2
#define MASK_ANALOG_USB30_CFGA_TST_CFG0_CFG_TEST_LOOPBACK_MODE                                                0x1
#define MASK_ANALOG_USB30_CFGA_TST_CFG1_CFG_TEST_PRBS_SEED                                                    0x7fffffff
#define MASK_ANALOG_USB30_CFGA_TST_CFG2_CFG_TEST_PATTERN0                                                     0xffffffff
#define MASK_ANALOG_USB30_CFGA_TST_CFG3_CFG_TEST_PATTERN1                                                     0xffffffff
#define MASK_ANALOG_USB30_CFGA_TST_CFG4_CFG_TEST_PATTERN2                                                     0xffffffff
#define MASK_ANALOG_USB30_CFGA_TST_CFG5_DBG_BIST_OK                                                           0x80000000
#define MASK_ANALOG_USB30_CFGA_TST_CFG5_DBG_BIST_DONE                                                         0x40000000
#define MASK_ANALOG_USB30_CFGA_TST_CFG5_DBG_BIST_STATUS                                                       0x1f000000
#define MASK_ANALOG_USB30_CFGA_TST_CFG5_CFG_BIST_STATUS_MASK                                                  0x1f0000
#define MASK_ANALOG_USB30_CFGA_TST_CFG5_CFG_POWERDOWN                                                         0xc000
#define MASK_ANALOG_USB30_CFGA_TST_CFG5_CFG_CP_CTRL                                                           0x3e00
#define MASK_ANALOG_USB30_CFGA_TST_CFG5_CFG_FORCED_LTSSM                                                      0x1e0
#define MASK_ANALOG_USB30_CFGA_TST_CFG5_CFG_FORCE_EN                                                          0x10
#define MASK_ANALOG_USB30_CFGA_TST_CFG5_CFG_PLL_BIST_EN                                                       0x4
#define MASK_ANALOG_USB30_CFGA_TST_CFG5_CFG_BIST_EN                                                           0x2
#define MASK_ANALOG_USB30_CFGA_TST_CFG5_CFG_COMP_EN                                                           0x1
#define MASK_ANALOG_USB30_CFGA_TST_CFG6_CFG_PLL_BIST_EXP_CNT                                                  0xffff0000
#define MASK_ANALOG_USB30_CFGA_TST_CFG6_CFG_PLL_BIST_DELTA_CNT                                                0xf000
#define MASK_ANALOG_USB30_CFGA_TST_CFG6_CFG_PLL_BIST_REF_CNT                                                  0xfff
#define MASK_ANALOG_USB30_CFGA_TST_CFG7_CFG_TRIG_SOFT                                                         0x100
#define MASK_ANALOG_USB30_CFGA_TST_CFG7_CFG_TRIG_PM_STATE                                                     0x1f
#define MASK_ANALOG_USB30_CFGA_DIG_STS0_DBG_TEST_PATTERN_LOCK                                                 0x10000
#define MASK_ANALOG_USB30_CFGA_DIG_STS0_DBG_TEST_ERR_CNT                                                      0xffff
#define MASK_ANALOG_USB30_CFGA_DIG_STS1_DBG_PLL_BIST_OK                                                       0x20000
#define MASK_ANALOG_USB30_CFGA_DIG_STS1_DBG_PLL_BIST_DONE                                                     0x10000
#define MASK_ANALOG_USB30_CFGA_DIG_STS1_DBG_PLL_BIST_CNT                                                      0xffff
#define MASK_ANALOG_USB30_CFGA_DIG_STS2_DBG_BERT_STATUS                                                       0x3ff00000
#define MASK_ANALOG_USB30_CFGA_DIG_STS2_DBG_EBUF_STATUS                                                       0xf0000
#define MASK_ANALOG_USB30_CFGA_DIG_STS2_DBG_SAL_STATUS                                                        0xf000
#define MASK_ANALOG_USB30_CFGA_DIG_STS2_DBG_TDR_STATE                                                         0xf00
#define MASK_ANALOG_USB30_CFGA_DIG_STS2_DBG_PWRON_STATE                                                       0x70
#define MASK_ANALOG_USB30_CFGA_DIG_STS2_DBG_TST_LTSSM                                                         0xf
#define MASK_ANALOG_USB30_CFGA_DIG_STS3_PM_TDR_PRESENT                                                        0x20
#define MASK_ANALOG_USB30_CFGA_DIG_STS3_PM_TDR_VALID                                                          0x10
#define MASK_ANALOG_USB30_CFGA_DIG_STS3_PM_RX_LOS                                                             0x8
#define MASK_ANALOG_USB30_CFGA_DIG_STS3_PM_RX_LOCK                                                            0x4
#define MASK_ANALOG_USB30_CFGA_DIG_STS3_PM_PLL_LOCK                                                           0x2
#define MASK_ANALOG_USB30_CFGA_DIG_STS3_PM_OFFK_DONE                                                          0x1
#define MASK_ANALOG_USB30_CFGA_ANA_CFG0_CFG_TEST_IVREF_EN                                                     0x80000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG0_CFG_FORCE_IVREF_EN                                                    0x40000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG0_CFG_TEST_TX_BIAS_EN                                                   0x20000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG0_CFG_FORCE_TX_BIAS_EN                                                  0x10000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG0_CFG_TEST_TX_IDLE                                                      0x8000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG0_CFG_FORCE_TX_IDLE                                                     0x4000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG0_CFG_TEST_RX_LOS                                                       0x2000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG0_CFG_FORCE_RX_LOS                                                      0x1000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG0_CFG_TEST_BEACON_EN                                                    0x800000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG0_CFG_FORCE_BEACON_EN                                                   0x400000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG0_CFG_TEST_BEACON_IN                                                    0x200000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG0_CFG_FORCE_BEACON_IN                                                   0x100000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG0_CFG_TEST_MPLL_EN                                                      0x80000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG0_CFG_FORCE_MPLL_EN                                                     0x40000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG0_CFG_TEST_PLL_OEN                                                      0x20000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG0_CFG_FORCE_PLL_OEN                                                     0x10000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG0_CFG_TEST_PLL_PRE_LOCK                                                 0x8000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG0_CFG_FORCE_PLL_PRE_LOCK                                                0x4000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG0_CFG_TEST_RX_LOS_EN                                                    0x2000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG0_CFG_FORCE_RX_LOS_EN                                                   0x1000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG0_CFG_TEST_TDR_CIR_EN                                                   0x800
#define MASK_ANALOG_USB30_CFGA_ANA_CFG0_CFG_FORCE_TDR_CIR_EN                                                  0x400
#define MASK_ANALOG_USB30_CFGA_ANA_CFG0_CFG_TEST_TDR_EN                                                       0x200
#define MASK_ANALOG_USB30_CFGA_ANA_CFG0_CFG_FORCE_TDR_EN                                                      0x100
#define MASK_ANALOG_USB30_CFGA_ANA_CFG0_CFG_TEST_TDR_PRESENT                                                  0x80
#define MASK_ANALOG_USB30_CFGA_ANA_CFG0_CFG_FORCE_TDR_PRESENT                                                 0x40
#define MASK_ANALOG_USB30_CFGA_ANA_CFG0_CFG_TEST_TX_CM_EN                                                     0x20
#define MASK_ANALOG_USB30_CFGA_ANA_CFG0_CFG_FORCE_TX_CM_EN                                                    0x10
#define MASK_ANALOG_USB30_CFGA_ANA_CFG0_CFG_TEST_TX_DATA_EN                                                   0x8
#define MASK_ANALOG_USB30_CFGA_ANA_CFG0_CFG_FORCE_TX_DATA_EN                                                  0x4
#define MASK_ANALOG_USB30_CFGA_ANA_CFG0_CFG_TEST_SW_SEL                                                       0x2
#define MASK_ANALOG_USB30_CFGA_ANA_CFG0_CFG_FORCE_SW_SEL                                                      0x1
#define MASK_ANALOG_USB30_CFGA_ANA_CFG1_CFG_TEST_TAP0_HOLD                                                    0x80000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG1_CFG_FORCE_TAP0_HOLD                                                   0x40000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG1_CFG_TEST_TAP0_ADAPT_EN                                                0x20000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG1_CFG_FORCE_TAP0_ADAPT_EN                                               0x10000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG1_CFG_TEST_TAP1_HOLD                                                    0x8000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG1_CFG_FORCE_TAP1_HOLD                                                   0x4000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG1_CFG_TEST_TAP1_ADAPT_EN                                                0x2000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG1_CFG_FORCE_TAP1_ADAPT_EN                                               0x1000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG1_CFG_TEST_DFE_ADAPT_EN                                                 0x800000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG1_CFG_FORCE_DFE_ADAPT_EN                                                0x400000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG1_CFG_TEST_POWERPRESENT                                                 0x200000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG1_CFG_FORCE_POWERPRESENT                                                0x100000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG1_CFG_TEST_RX_LDO_STABLE                                                0x80000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG1_CFG_FORCE_RX_LDO_STABLE                                               0x40000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG1_CFG_TEST_RX_LDO_EN                                                    0x20000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG1_CFG_FORCE_RX_LDO_EN                                                   0x10000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG1_CFG_TEST_OFFK_RSTN                                                    0x8000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG1_CFG_FORCE_OFFK_RSTN                                                   0x4000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG1_CFG_TEST_OFFK_EN                                                      0x2000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG1_CFG_FORCE_OFFK_EN                                                     0x1000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG1_CFG_TEST_CDR_ACTIVE_N                                                 0x800
#define MASK_ANALOG_USB30_CFGA_ANA_CFG1_CFG_FORCE_CDR_ACTIVE_N                                                0x400
#define MASK_ANALOG_USB30_CFGA_ANA_CFG1_CFG_TEST_RX_DATA_EN                                                   0x200
#define MASK_ANALOG_USB30_CFGA_ANA_CFG1_CFG_FORCE_RX_DATA_EN                                                  0x100
#define MASK_ANALOG_USB30_CFGA_ANA_CFG1_CFG_TEST_OFFK_FINISH                                                  0x80
#define MASK_ANALOG_USB30_CFGA_ANA_CFG1_CFG_FORCE_OFFK_FINISH                                                 0x40
#define MASK_ANALOG_USB30_CFGA_ANA_CFG1_CFG_TEST_TX_SW_EN                                                     0x20
#define MASK_ANALOG_USB30_CFGA_ANA_CFG1_CFG_FORCE_TX_SW_EN                                                    0x10
#define MASK_ANALOG_USB30_CFGA_ANA_CFG1_CFG_TEST_TX_LDO_EN                                                    0x8
#define MASK_ANALOG_USB30_CFGA_ANA_CFG1_CFG_FORCE_TX_LDO_EN                                                   0x4
#define MASK_ANALOG_USB30_CFGA_ANA_CFG1_CFG_TEST_RXTERM_EN                                                    0x2
#define MASK_ANALOG_USB30_CFGA_ANA_CFG1_CFG_FORCE_RXTERM_EN                                                   0x1
#define MASK_ANALOG_USB30_CFGA_ANA_CFG2_CFG_TEST_DEEMPH_HALFX2                                                0x80000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG2_CFG_FORCE_DEEMPH_HALFX2                                               0x40000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG2_CFG_TEST_DEEMPH_HALFX1                                                0x20000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG2_CFG_FORCE_DEEMPH_HALFX1                                               0x10000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG2_CFG_TEST_HALF_CELLX2_EN                                               0x8000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG2_CFG_FORCE_HALF_CELLX2_EN                                              0x4000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG2_CFG_TEST_HALF_CELLX1_EN                                               0x2000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG2_CFG_FORCE_HALF_CELLX1_EN                                              0x1000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG2_CFG_FORCE_DEEMPHX2                                                    0x800000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG2_CFG_TEST_DEEMPHX2                                                     0x700000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG2_CFG_FORCE_DEEMPHX1                                                    0x80000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG2_CFG_TEST_DEEMPHX1                                                     0x70000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG2_CFG_FORCE_TRIM_BG                                                     0x8000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG2_CFG_FORCE_TRIM_TXRCTL                                                 0x4000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG2_CFG_FORCE_TRIM_RXRCTL                                                 0x2000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG2_CFG_TRIM_TXRCTL                                                       0x1f00
#define MASK_ANALOG_USB30_CFGA_ANA_CFG2_CFG_TRIM_BG                                                           0xf0
#define MASK_ANALOG_USB30_CFGA_ANA_CFG2_CFG_TRIM_RXRCTL                                                       0xf
#define MASK_ANALOG_USB30_CFGA_ANA_CFG3_CFG_TEST_PLL_LATCHEN                                                  0x80000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG3_CFG_FORCE_PLL_LATCHEN                                                 0x40000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG3_CFG_TEST_TXSWING                                                      0x20000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG3_CFG_FORCE_TXSWING                                                     0x10000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG3_CFG_FORCE_TXRCTLX2                                                    0x8000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG3_CFG_TEST_TXRCTLX2                                                     0x7000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG3_CFG_FORCE_TXRCTLX1                                                    0x800000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG3_CFG_TEST_TXRCTLX1                                                     0x700000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG3_CFG_PI_DIV2                                                           0x20000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG3_CFG_HIGHGAIN                                                          0x10000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG3_CFG_BIAS_BOOST                                                        0xf00
#define MASK_ANALOG_USB30_CFGA_ANA_CFG3_CFG_PEAK2G5                                                           0x80
#define MASK_ANALOG_USB30_CFGA_ANA_CFG3_CFG_CONSTGM_EN                                                        0x40
#define MASK_ANALOG_USB30_CFGA_ANA_CFG3_CFG_LDO_PI_REF                                                        0x30
#define MASK_ANALOG_USB30_CFGA_ANA_CFG3_CFG_LDO_RX_REF                                                        0xc
#define MASK_ANALOG_USB30_CFGA_ANA_CFG3_CFG_SQ_CTRL                                                           0x3
#define MASK_ANALOG_USB30_CFGA_ANA_CFG4_CFG_FORCE_LEQ_ADAPT_EN                                                0x80000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG4_CFG_LEQ_HOLD                                                          0x10000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG4_CFG_LEQ_ADAPT_EN                                                      0x8000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG4_CFG_LEQ_MAX                                                           0x7c00000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG4_CFG_LEQ_MIN                                                           0x3e0000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG4_CFG_LEQ_INIT                                                          0x1f000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG4_CFG_LEQ_MANUAL                                                        0x800
#define MASK_ANALOG_USB30_CFGA_ANA_CFG4_CFG_LEQ_LOOP_GAIN                                                     0x700
#define MASK_ANALOG_USB30_CFGA_ANA_CFG4_CFG_LEQ_RATE                                                          0xf0
#define MASK_ANALOG_USB30_CFGA_ANA_CFG4_CFG_LEQ_RATE_EN                                                       0x8
#define MASK_ANALOG_USB30_CFGA_ANA_CFG4_CFG_LEQ_SLICE_EN                                                      0x4
#define MASK_ANALOG_USB30_CFGA_ANA_CFG4_CFG_LEQ_ADAPT_INV                                                     0x2
#define MASK_ANALOG_USB30_CFGA_ANA_CFG4_CFG_LEQ_ADAPT_RSTN                                                    0x1
#define MASK_ANALOG_USB30_CFGA_ANA_CFG5_CFG_LEQ_OFFSET_IN                                                     0xf000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG5_CFG_READ_LEQ_LIMIT                                                    0x100000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG5_CFG_OFFK_RATE                                                         0xf0000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG5_CFG_OFFK_RATE_EN                                                      0x8000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG5_CFG_STABLE_MODE_SLICER                                                0x7000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG5_CFG_OFFK_INV_SLICER                                                   0x800
#define MASK_ANALOG_USB30_CFGA_ANA_CFG5_CFG_STABLE_MODE_AFE                                                   0x700
#define MASK_ANALOG_USB30_CFGA_ANA_CFG5_CFG_OFFK_INV_AFE                                                      0x80
#define MASK_ANALOG_USB30_CFGA_ANA_CFG5_CFG_OFFK_MODE                                                         0x40
#define MASK_ANALOG_USB30_CFGA_ANA_CFG5_CFG_OFFK_BIAS_HALF                                                    0x20
#define MASK_ANALOG_USB30_CFGA_ANA_CFG6_CFG_OFFK_FINISH                                                       0x10000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG6_CFG_READ_COEF_OUT                                                     0xff00000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG6_CFG_OFFK_MANUAL_SLICER                                                0x20000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG6_CFG_OFFK_MANUAL_AFE                                                   0x10000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG6_CFG_READ_COEF_SEL                                                     0xff00
#define MASK_ANALOG_USB30_CFGA_ANA_CFG6_CFG_OFFK_INIT_AFE                                                     0xff
#define MASK_ANALOG_USB30_CFGA_ANA_CFG7_CFG_TAP1_LOOP_GAIN                                                    0x70000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG7_CFG_TAP1_MIN                                                          0x7c00000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG7_CFG_TAP1_MAX                                                          0x3e0000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG7_CFG_TAP1_INIT                                                         0x1f000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG7_CFG_TAP1_RATE                                                         0xf00
#define MASK_ANALOG_USB30_CFGA_ANA_CFG7_CFG_READ_TAP1_LIMIT                                                   0x80
#define MASK_ANALOG_USB30_CFGA_ANA_CFG7_CFG_TAP1_MANUAL                                                       0x40
#define MASK_ANALOG_USB30_CFGA_ANA_CFG7_CFG_TAP1_RATE_EN                                                      0x20
#define MASK_ANALOG_USB30_CFGA_ANA_CFG7_CFG_TAP1_TRANS                                                        0x10
#define MASK_ANALOG_USB30_CFGA_ANA_CFG7_CFG_TAP1_SLICE_EN                                                     0x8
#define MASK_ANALOG_USB30_CFGA_ANA_CFG7_CFG_TAP1_ADAPT_INV                                                    0x4
#define MASK_ANALOG_USB30_CFGA_ANA_CFG7_CFG_DFE_ADAPT_RSTN                                                    0x2
#define MASK_ANALOG_USB30_CFGA_ANA_CFG7_CFG_DFE_ANA_EN                                                        0x1
#define MASK_ANALOG_USB30_CFGA_ANA_CFG8_CFG_TAP0_LOOP_GAIN                                                    0x70000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG8_CFG_TAP0_MIN                                                          0x7c00000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG8_CFG_TAP0_MAX                                                          0x3e0000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG8_CFG_TAP0_INIT                                                         0x1f000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG8_CFG_TAP0_RATE                                                         0xf00
#define MASK_ANALOG_USB30_CFGA_ANA_CFG8_CFG_TAP0_MANUAL                                                       0x40
#define MASK_ANALOG_USB30_CFGA_ANA_CFG8_CFG_TAP0_RATE_EN                                                      0x20
#define MASK_ANALOG_USB30_CFGA_ANA_CFG8_CFG_TAP0_NOTRANS                                                      0x10
#define MASK_ANALOG_USB30_CFGA_ANA_CFG8_CFG_TAP0_SLICE_EN                                                     0x8
#define MASK_ANALOG_USB30_CFGA_ANA_CFG8_CFG_TAP0_ADAPT_INV                                                    0x4
#define MASK_ANALOG_USB30_CFGA_ANA_CFG8_CFG_TAP0_RUNLENGTH                                                    0x3
#define MASK_ANALOG_USB30_CFGA_ANA_CFG9_CFG_VTH_MAX                                                           0x3f00
#define MASK_ANALOG_USB30_CFGA_ANA_CFG9_CFG_VTH_SIGN_TOGGLE_EN                                                0x20
#define MASK_ANALOG_USB30_CFGA_ANA_CFG9_CFG_VTH_SIGN                                                          0x10
#define MASK_ANALOG_USB30_CFGA_ANA_CFG9_CFG_VTH_SIGN_TOGGLE_RATE                                              0xf
#define MASK_ANALOG_USB30_CFGA_ANA_CFG10_CFG_MIXER_RST                                                        0x20000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG10_CFG_FREQOSIN                                                         0x10000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG10_CFG_FREQ_INTEG_IN                                                    0xff00000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG10_CFG_FIRST_ORDER_N                                                    0x80000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG10_CFG_FPATH_OFF                                                        0x40000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG10_CFG_PPM_CTRL                                                         0x30000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG10_CFG_SAT_CTRL                                                         0x8000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG10_CFG_FGAINC                                                           0x7000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG10_CFG_CDR_MODE_CTRL                                                    0x800
#define MASK_ANALOG_USB30_CFGA_ANA_CFG10_CFG_PGAINC                                                           0x700
#define MASK_ANALOG_USB30_CFGA_ANA_CFG10_CFG_PI_MANUAL_EN                                                     0x80
#define MASK_ANALOG_USB30_CFGA_ANA_CFG10_CFG_PI_MANUAL                                                        0x7f
#define MASK_ANALOG_USB30_CFGA_ANA_CFG11_CFG_STEP3_CFG                                                        0xff000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG11_CFG_STEP2_CFG                                                        0xff0000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG11_CFG_STEP1_CFG                                                        0xff00
#define MASK_ANALOG_USB30_CFGA_ANA_CFG11_CFG_CDR_SCENARIO                                                     0xc0
#define MASK_ANALOG_USB30_CFGA_ANA_CFG11_CFG_CDR_JUMP_STEP                                                    0x20
#define MASK_ANALOG_USB30_CFGA_ANA_CFG11_CFG_CDR_JUMP_INIT                                                    0x10
#define MASK_ANALOG_USB30_CFGA_ANA_CFG11_CFG_CDR_JUMP_VTH                                                     0xc
#define MASK_ANALOG_USB30_CFGA_ANA_CFG11_CFG_CDR_JUMP_CASE                                                    0x2
#define MASK_ANALOG_USB30_CFGA_ANA_CFG11_CFG_CDR_MONITOR_BYPASS                                               0x1
#define MASK_ANALOG_USB30_CFGA_ANA_CFG12_CFG_STEP2_CYCLE                                                      0xffff0000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG12_CFG_STEP1_CYCLE                                                      0xffff
#define MASK_ANALOG_USB30_CFGA_ANA_CFG13_CFG_LDO_PLL_REF                                                      0xc0000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG13_CFG_TX_LDO_IDC                                                       0x30000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG13_CFG_DRV_SW                                                           0xc000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG13_CFG_ICOMP_MODE                                                       0x1000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG13_CFG_ICOMP_PD                                                         0x800
#define MASK_ANALOG_USB30_CFGA_ANA_CFG13_CFG_LDO_0P9_REF_SEL                                                  0x400
#define MASK_ANALOG_USB30_CFGA_ANA_CFG13_CFG_LDO_0P9_REF                                                      0x300
#define MASK_ANALOG_USB30_CFGA_ANA_CFG13_CFG_TXLDOCK_FILTER                                                   0xc0
#define MASK_ANALOG_USB30_CFGA_ANA_CFG13_CFG_CK_PATH_CTRL                                                     0x20
#define MASK_ANALOG_USB30_CFGA_ANA_CFG13_CFG_TX_EN                                                            0x8
#define MASK_ANALOG_USB30_CFGA_ANA_CFG13_CFG_VCM_HOLD_CTRL                                                    0x4
#define MASK_ANALOG_USB30_CFGA_ANA_CFG13_CFG_TDR_REF                                                          0x3
#define MASK_ANALOG_USB30_CFGA_ANA_CFG14_CFG_KDELTA                                                           0xfff00000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG14_CFG_KSTEP                                                            0x7ffff
#define MASK_ANALOG_USB30_CFGA_ANA_CFG15_CFG_SDM_EN                                                           0x80000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG15_CFG_MOD_EN                                                           0x40000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG15_CFG_HOP_EN                                                           0x20000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG15_CFG_HOP_TRIG                                                         0x10000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG15_CFG_VCOBAND                                                          0x8000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG15_CFG_DIVN                                                             0x7000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG15_CFG_NINT                                                             0xff0000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG15_CFG_NS                                                               0xff00
#define MASK_ANALOG_USB30_CFGA_ANA_CFG15_CFG_FDK_S                                                            0x40
#define MASK_ANALOG_USB30_CFGA_ANA_CFG15_CFG_PRESEL                                                           0x30
#define MASK_ANALOG_USB30_CFGA_ANA_CFG15_CFG_CP                                                               0xc
#define MASK_ANALOG_USB30_CFGA_ANA_CFG15_CFG_LPF                                                              0x3
#define MASK_ANALOG_USB30_CFGA_ANA_CFG16_CFG_CP_OFFSET                                                        0x60000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG16_CFG_REFCLK_SEL                                                       0x18000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG16_CFG_LDO_PLL                                                          0x7000000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG16_CFG_LDO_1P4                                                          0xf00000
#define MASK_ANALOG_USB30_CFGA_ANA_CFG16_CFG_KINT                                                             0xfffff
#define MASK_ANALOG_USB30_CFGA_ANA_CFG17_CFG_MISC_OUT                                                         0xf0
#define MASK_ANALOG_USB30_CFGA_ANA_CFG17_CFG_MISC_IN                                                          0xf
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_ANALOG_DPLL_DUMY_IN                                                  0xffff0000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_ANALOG_DPLL_DUMY_OUT                                                 0xffff
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_PD                                                             0x80000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_RST                                                            0x40000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_CLKOUT_EN                                                      0x20000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_DIV_SEL                                                        0x1e000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_DIV32_EN                                                       0x1000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_PD                                                             0x800
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_RST                                                            0x400
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_CLKOUT_EN                                                      0x200
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_DIV_SEL                                                        0x1e0
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_DIV32_EN                                                       0x10
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_LOCK_DONE                                                      0x8
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_LOCK_DONE                                                      0x4
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_CALI_MODE                                                      0x3
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_CALI_INI                                                       0x7c000000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_CALI_TRIG                                                      0x2000000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_FREQ_DIFF_EN                                                   0x1000000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_CALI_WAITCNT                                                   0xc00000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_CALI_POLARITY                                                  0x200000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_VCTRLH_SEL                                                     0x1c0000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_VCTRLL_SEL                                                     0x38000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_VCO_BANK_SEL                                                   0x7c00
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_FREQ_DOUBLE_EN                                                 0x200
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_RG_CLOSELOOP_EN                                                0x100
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_CALI_DONE                                                      0x80
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_VCTRL_HIGH                                                     0x40
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_VCTRL_LOW                                                      0x20
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_CALI_OUT                                                       0x1f
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_CALI_CPPD                                                      0x1000000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_CP_OFFSET                                                      0xc00000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_CP_EN                                                          0x200000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_LDO_TRIM                                                       0x1e0000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_R2_SEL                                                         0x18000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_R3_SEL                                                         0x6000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_C1_SEL                                                         0x1800
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_C2_SEL                                                         0x600
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_KVCO_SEL                                                       0x180
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_VCO_TEST_EN                                                    0x40
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_VCO_TEST_INT                                                   0x20
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_VCO_TEST_INTSEL                                                0x1c
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_FBDIV_EN                                                       0x2
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_VCOBUF_EN                                                      0x1
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_N                                                              0x3ff8
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_ICP                                                            0x7
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_NINT                                                           0x3f800000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_KINT                                                           0x7fffff
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_SDM_EN                                                         0x80000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_CCS_CTRL                                                       0x7f800
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_MOD_EN                                                         0x400
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_DIV_S                                                          0x200
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_RESERVED                                                       0x1fe
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_BIST_EN                                                        0x1
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_IL_DIV                                                         0x2000000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_BIST_CNT                                                       0x1fffe00
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_CALI_MODE                                                      0x180
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_CALI_INI                                                       0x7c
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_CALI_TRIG                                                      0x2
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_FREQ_DIFF_EN                                                   0x1
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_CALI_WAITCNT                                                   0xc0000000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_CALI_POLARITY                                                  0x20000000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_VCTRLH_SEL                                                     0x1c000000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_VCTRLL_SEL                                                     0x3800000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_VCO_BANK_SEL                                                   0x7c0000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_FREQ_DOUBLE_EN                                                 0x20000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_RG_CLOSELOOP_EN                                                0x10000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_CALI_DONE                                                      0x8000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_VCTRL_HIGH                                                     0x4000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_VCTRL_LOW                                                      0x2000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_CALI_OUT                                                       0x1f00
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_CALI_CPPD                                                      0x80
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_CP_OFFSET                                                      0x60
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_CP_EN                                                          0x10
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_LDO_TRIM                                                       0xf
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_R2_SEL                                                         0x60000000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_R3_SEL                                                         0x18000000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_C1_SEL                                                         0x6000000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_C2_SEL                                                         0x1800000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_KVCO_SEL                                                       0x600000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_VCO_TEST_EN                                                    0x100000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_VCO_TEST_INT                                                   0x80000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_VCO_TEST_INTSEL                                                0x70000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_FBDIV_EN                                                       0x8000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_VCOBUF_EN                                                      0x4000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_N                                                              0x3ff8
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_ICP                                                            0x7
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_NINT                                                           0x3f800000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_KINT                                                           0x7fffff
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_SDM_EN                                                         0x40000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_CCS_CTRL                                                       0x3fc00
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_MOD_EN                                                         0x200
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_DIV_S                                                          0x100
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_RESERVED                                                       0xff
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_BIST_EN                                                        0x20000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_IL_DIV                                                         0x10000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL1_BIST_CNT                                                       0xffff
#define MASK_ANLG_PHY_G0_DBG_SEL_ANALOG_DPLL_TOP_DPLL0_PD                                                     0x200
#define MASK_ANLG_PHY_G0_DBG_SEL_ANALOG_DPLL_TOP_DPLL0_RST                                                    0x100
#define MASK_ANLG_PHY_G0_DBG_SEL_ANALOG_DPLL_TOP_DPLL0_CLKOUT_EN                                              0x80
#define MASK_ANLG_PHY_G0_DBG_SEL_ANALOG_DPLL_TOP_DPLL0_DIV_SEL                                                0x40
#define MASK_ANLG_PHY_G0_DBG_SEL_ANALOG_DPLL_TOP_DPLL0_DIV32_EN                                               0x20
#define MASK_ANLG_PHY_G0_DBG_SEL_ANALOG_DPLL_TOP_DPLL1_PD                                                     0x10
#define MASK_ANLG_PHY_G0_DBG_SEL_ANALOG_DPLL_TOP_DPLL1_RST                                                    0x8
#define MASK_ANLG_PHY_G0_DBG_SEL_ANALOG_DPLL_TOP_DPLL1_CLKOUT_EN                                              0x4
#define MASK_ANLG_PHY_G0_DBG_SEL_ANALOG_DPLL_TOP_DPLL1_DIV_SEL                                                0x2
#define MASK_ANLG_PHY_G0_DBG_SEL_ANALOG_DPLL_TOP_DPLL1_DIV32_EN                                               0x1
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_MPHY_1T1R_MPHY_CB_CFGCLK_FREQ                                            0x1fe00
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_MPHY_1T1R_MPHY_REFCLKON                                                  0x100
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_MPHY_1T1R_MPHY_TX_MAIN_RESET_0                                           0x80
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_MPHY_1T1R_MPHY_TX_RESET_0                                                0x40
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_MPHY_1T1R_MPHY_TX_LINERESET_0                                            0x20
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_MPHY_1T1R_MPHY_RX_MAIN_RESET_0                                           0x10
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_MPHY_1T1R_MPHY_RX_RESET_0                                                0x8
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_MPHY_1T1R_MPHY_RX_LINERESET_0                                            0x4
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_MPHY_1T1R_MPHY_CB_RESET                                                  0x2
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_MPHY_1T1R_MPHY_CB_ATTRRESET                                              0x1
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_MPHY_1T1R_MPHY_TX_DIFNDRIVE_0                                            0x2000000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_MPHY_1T1R_MPHY_TX_CONTROLLED_ACTTIMER_0                                  0x1000000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_MPHY_1T1R_MPHY_TX_TST_RTCONTROL_0                                        0xff0000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_MPHY_1T1R_MPHY_RX_TST_RTCONTROL_0                                        0xff00
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_MPHY_1T1R_MPHY_CB_TST_RTCONTROL                                          0xff
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_MPHY_1T1R_MPHY_CB_TRIMBG                                                 0xf00
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_MPHY_1T1R_MPHY_CB_TRIMTXTERM                                             0xf0
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_MPHY_1T1R_MPHY_CB_TRIMRXTERM                                             0xf
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_MPHY_1T1R_MPHY_PS_PD_L                                                   0x8
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_MPHY_1T1R_MPHY_PS_PD_S                                                   0x4
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_MPHY_1T1R_MPHY_ISO_SW_EN                                                 0x2
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_MPHY_1T1R_MPHY_ANA_POWERDOWN                                             0x1
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_MPHY_1T1R_MPHY_RESERVEDI                                                 0xffff0000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_MPHY_1T1R_MPHY_RESERVEDO                                                 0xffff
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_MPHY_1T1R_MPHY_TX_TST_RTOBSERVE_0                                        0xff00000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_MPHY_1T1R_MPHY_RX_TST_RTOBSERVE_0                                        0xff000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_MPHY_1T1R_MPHY_CB_TST_RTOBSERVE                                          0xff0
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_MPHY_1T1R_MPHY_APB_PRESETN                                               0x8
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_MPHY_1T1R_MPHY_BISTON                                                    0x4
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_MPHY_1T1R_MPHY_BISTDONE                                                  0x2
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_MPHY_1T1R_MPHY_BISTOK                                                    0x1
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_MPHY_1T1R_MPHY_CB_CFGCLK_FREQ                                    0x20000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_MPHY_1T1R_MPHY_REFCLKON                                          0x10000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_MPHY_1T1R_MPHY_TX_MAIN_RESET_0                                   0x8000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_MPHY_1T1R_MPHY_TX_RESET_0                                        0x4000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_MPHY_1T1R_MPHY_TX_LINERESET_0                                    0x2000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_MPHY_1T1R_MPHY_RX_MAIN_RESET_0                                   0x1000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_MPHY_1T1R_MPHY_RX_RESET_0                                        0x800
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_MPHY_1T1R_MPHY_CB_RESET                                          0x400
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_MPHY_1T1R_MPHY_CB_ATTRRESET                                      0x200
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_MPHY_1T1R_MPHY_CB_TRIMBG                                         0x100
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_MPHY_1T1R_MPHY_CB_TRIMTXTERM                                     0x80
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_MPHY_1T1R_MPHY_CB_TRIMRXTERM                                     0x40
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_MPHY_1T1R_MPHY_PS_PD_L                                           0x20
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_MPHY_1T1R_MPHY_PS_PD_S                                           0x10
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_MPHY_1T1R_MPHY_ISO_SW_EN                                         0x8
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_MPHY_1T1R_MPHY_ANA_POWERDOWN                                     0x4
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_MPHY_1T1R_MPHY_RESERVEDI                                         0x2
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_MPHY_1T1R_MPHY_BISTON                                            0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_STOPSTATECLK_M                                          0x10
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RXULPSCLKNOT_M                                          0x8
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RXCLKACTIVEHS_M                                         0x4
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ULPSACTIVENOTCLK_M                                      0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RXULPSESC_1_M                                           0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RXULPSESC_0_M                                           0x40000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ULPSACTIVENOT_0_M                                       0x20000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_DIRECTION_0_M                                           0x10000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_FORCERXMODE_0_M                                         0x8000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_STOPSTATEDATA_0_M                                       0x4000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSOTHS_0_M                                            0x2000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSOTSYNCHS_0_M                                        0x1000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRESC_0_M                                              0x800
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSYNCESC_0_M                                          0x400
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRCONTROL_0_M                                          0x200
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ULPSACTIVENOT_1_M                                       0x100
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_DIRECTION_1_M                                           0x80
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_FORCERXMODE_1_M                                         0x40
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_STOPSTATEDATA_1_M                                       0x20
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSOTHS_1_M                                            0x10
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSOTSYNCHS_1_M                                        0x8
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRESC_1_M                                              0x4
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSYNCESC_1_M                                          0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRCONTROL_1_M                                          0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_SHUTDOWNZ_M                                             0x200
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RSTZ_M                                                  0x100
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLE_0_M                                              0x80
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLE_1_M                                              0x40
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLECLK_M                                             0x20
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_IF_SEL_M                                                0x10
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_BISTON_M                                                0x8
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_BISTOK_M                                                0x4
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_TESTCLR_M                                               0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_TESTCLR_S                                               0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_PS_PD_S                                                 0x40
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_PS_PD_L                                                 0x20
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_MODE_SEL                                                0x10
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RX_RCTL                                                 0xf
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_STOPSTATECLK_S                                          0x10
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RXULPSCLKNOT_S                                          0x8
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RXCLKACTIVEHS_S                                         0x4
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ULPSACTIVENOTCLK_S                                      0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RXULPSESC_1_S                                           0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RXULPSESC_0_S                                           0x40000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ULPSACTIVENOT_0_S                                       0x20000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_DIRECTION_0_S                                           0x10000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_FORCERXMODE_0_S                                         0x8000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_STOPSTATEDATA_0_S                                       0x4000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSOTHS_0_S                                            0x2000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSOTSYNCHS_0_S                                        0x1000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRESC_0_S                                              0x800
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSYNCESC_0_S                                          0x400
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRCONTROL_0_S                                          0x200
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ULPSACTIVENOT_1_S                                       0x100
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_DIRECTION_1_S                                           0x80
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_FORCERXMODE_1_S                                         0x40
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_STOPSTATEDATA_1_S                                       0x20
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSOTHS_1_S                                            0x10
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSOTSYNCHS_1_S                                        0x8
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRESC_1_S                                              0x4
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSYNCESC_1_S                                          0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRCONTROL_1_S                                          0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_SHUTDOWNZ_S                                             0x80
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RSTZ_S                                                  0x40
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLE_0_S                                              0x20
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLE_1_S                                              0x10
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLECLK_S                                             0x8
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_IF_SEL_S                                                0x4
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_BISTON_S                                                0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_BISTOK_S                                                0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RESERVED                                                0xff00
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RESERVEDO                                               0xff
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTHSCLK_DB                                       0x10
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXULPSCLK_DB                                            0x8
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXULPSEXITCLK_DB                                        0x4
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_STOPSTATECLK_DB                                         0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ULPSACTIVENOTCLK_DB                                     0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTDATAHS_0_DB                                    0x400
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTESC_0_DB                                       0x200
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXLPDTESC_0_DB                                          0x100
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXULPSESC_0_DB                                          0x80
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXULPSEXIT_0_DB                                         0x40
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXTRIGGERESC_0_DB                                       0x3c
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXVALIDESC_0_DB                                         0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREADYESC_0_DB                                         0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTDATAHS_1_DB                                    0x400
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTESC_1_DB                                       0x200
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXLPDTESC_1_DB                                          0x100
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXULPSESC_1_DB                                          0x80
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXULPSEXIT_1_DB                                         0x40
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXTRIGGERESC_1_DB                                       0x3c
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXVALIDESC_1_DB                                         0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREADYESC_1_DB                                         0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTDATAHS_2_DB                                    0x400
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTESC_2_DB                                       0x200
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXLPDTESC_2_DB                                          0x100
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXULPSESC_2_DB                                          0x80
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXULPSEXIT_2_DB                                         0x40
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXTRIGGERESC_2_DB                                       0x3c
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXVALIDESC_2_DB                                         0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREADYESC_2_DB                                         0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTDATAHS_3_DB                                    0x400
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTESC_3_DB                                       0x200
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXLPDTESC_3_DB                                          0x100
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXULPSESC_3_DB                                          0x80
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXULPSEXIT_3_DB                                         0x40
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXTRIGGERESC_3_DB                                       0x3c
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXVALIDESC_3_DB                                         0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREADYESC_3_DB                                         0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXDATAESC_0_DB                                          0xff000000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXDATAESC_1_DB                                          0xff0000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXDATAESC_2_DB                                          0xff00
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXDATAESC_3_DB                                          0xff
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXCLKESC_0_DB                                           0x8000000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXLPDTESC_0_DB                                          0x4000000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXTRIGGERESC_0_DB                                       0x3c00000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXVALIDESC_0_DB                                         0x200000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXCLKESC_1_DB                                           0x100000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXLPDTESC_1_DB                                          0x80000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXTRIGGERESC_1_DB                                       0x78000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXVALIDESC_1_DB                                         0x4000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXCLKESC_2_DB                                           0x2000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXLPDTESC_2_DB                                          0x1000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXTRIGGERESC_2_DB                                       0xf00
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXVALIDESC_2_DB                                         0x80
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXCLKESC_3_DB                                           0x40
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXLPDTESC_3_DB                                          0x20
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXTRIGGERESC_3_DB                                       0x1e
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXVALIDESC_3_DB                                         0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXULPSESC_0_DB                                          0x80000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXULPSESC_1_DB                                          0x40000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXULPSESC_2_DB                                          0x20000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXULPSESC_3_DB                                          0x10000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXDATAESC_0_DB                                          0xff00
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXDATAESC_1_DB                                          0xff
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXDATAESC_2_DB                                          0xff000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXDATAESC_3_DB                                          0xff0
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ULPSACTIVENOT_0_DB                                      0x8
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ULPSACTIVENOT_1_DB                                      0x4
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ULPSACTIVENOT_2_DB                                      0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ULPSACTIVENOT_3_DB                                      0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TURNREQUEST_0_DB                                        0x400000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_DIRECTION_0_DB                                          0x200000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TURNDISABLE_0_DB                                        0x100000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_FORCERXMODE_0_DB                                        0x80000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_FORCETXSTOPMODE_0_DB                                    0x40000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_STOPSTATEDATA_0_DB                                      0x20000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TURNREQUEST_1_DB                                        0x10000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TURNDISABLE_1_DB                                        0x8000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_FORCERXMODE_1_DB                                        0x4000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_FORCETXSTOPMODE_1_DB                                    0x2000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_STOPSTATEDATA_1_DB                                      0x1000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TURNREQUEST_2_DB                                        0x800
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_DIRECTION_2_DB                                          0x400
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TURNDISABLE_2_DB                                        0x200
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_FORCERXMODE_2_DB                                        0x100
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_FORCETXSTOPMODE_2_DB                                    0x80
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_STOPSTATEDATA_2_DB                                      0x40
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TURNREQUEST_3_DB                                        0x20
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_DIRECTION_3_DB                                          0x10
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TURNDISABLE_3_DB                                        0x8
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_FORCERXMODE_3_DB                                        0x4
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_FORCETXSTOPMODE_3_DB                                    0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_STOPSTATEDATA_3_DB                                      0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRESC_0_DB                                             0x80000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRSYNCESC_0_DB                                         0x40000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTROL_0_DB                                         0x20000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTENTIONLP0_0_DB                                   0x10000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTENTIONLP1_0_DB                                   0x8000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRESC_1_DB                                             0x4000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRSYNCESC_1_DB                                         0x2000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTROL_1_DB                                         0x1000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTENTIONLP0_1_DB                                   0x800
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTENTIONLP1_1_DB                                   0x400
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRESC_2_DB                                             0x200
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRSYNCESC_2_DB                                         0x100
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTROL_2_DB                                         0x80
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTENTIONLP0_2_DB                                   0x40
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTENTIONLP1_2_DB                                   0x20
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRESC_3_DB                                             0x10
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRSYNCESC_3_DB                                         0x8
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTROL_3_DB                                         0x4
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTENTIONLP0_3_DB                                   0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTENTIONLP1_3_DB                                   0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_SHUTDOWNZ_DB                                            0x8000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RSTZ_DB                                                 0x4000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ENABLE_0_DB                                             0x2000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ENABLE_1_DB                                             0x1000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ENABLE_2_DB                                             0x800
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ENABLE_3_DB                                             0x400
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ENABLECLK_DB                                            0x200
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_FORCEPLL_DB                                             0x100
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_BISTON_DB                                               0x80
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_BISTDONE_DB                                             0x40
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_IF_SEL_DB                                               0x20
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DEBUG_EN_DB                                                 0x10
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TRIMBG_DB                                               0xf
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TESTDIN_DB                                              0x7f800
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TESTDOUT_DB                                             0x7f8
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TESTEN_DB                                               0x4
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TESTCLK_DB                                              0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TESTCLR_DB                                              0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RXSKEWCALHS_0_M                                         0x8000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RXSKEWCAL_DONE_0_M                                      0x4000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RXSKEWCAL_FAIL_0_M                                      0x2000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RXSKEWCALHS_1_M                                         0x1000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RXSKEWCAL_DONE_1_M                                      0x800
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RXSKEWCAL_FAIL_1_M                                      0x400
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RXSKEWCALHS_0_S                                         0x200
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RXSKEWCAL_DONE_0_S                                      0x100
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RXSKEWCAL_FAIL_0_S                                      0x80
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RXSKEWCALHS_1_S                                         0x40
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RXSKEWCAL_DONE_1_S                                      0x20
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RXSKEWCAL_FAIL_1_S                                      0x10
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXSKEWCALHS_0_DB                                        0x8
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXSKEWCALHS_1_DB                                        0x4
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXSKEWCALHS_2_DB                                        0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXSKEWCALHS_3_DB                                        0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_ANALOG_MIPI_CSI_4LANE_FORCE_CSI_PHY_SHUTDOWNZ               0x10000000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_ANALOG_MIPI_CSI_4LANE_FORCE_DSI_PHY_SHUTDOWNZ               0x8000000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_ANALOG_MIPI_CSI_4LANE_FORCE_S_PHY_SHUTDOWNZ                 0x4000000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_ANALOG_MIPI_CSI_4LANE_FORCE_DSI_DBG_PHY_SHUTDOWNZ           0x2000000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_ANALOG_MIPI_CSI_4LANE_CSI_2P2L_TESTCLR_M_EN                 0x1000000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_ANALOG_MIPI_CSI_4LANE_CSI_2P2L_TESTCLR_M_SEL                0x800000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_ANALOG_MIPI_CSI_4LANE_CSI_2P2L_TESTCLR_M                    0x400000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_ANALOG_MIPI_CSI_4LANE_CSI_2P2L_TESTCLR_S_EN                 0x200000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_ANALOG_MIPI_CSI_4LANE_CSI_2P2L_TESTCLR_S_SEL                0x100000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_ANALOG_MIPI_CSI_4LANE_CSI_2P2L_TESTCLR_S                    0x80000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_ANALOG_MIPI_CSI_4LANE_MIPI_REFDIV                           0x78000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_ANALOG_MIPI_CSI_4LANE_MIPI_TXREQHSCLK_DB                    0x4000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_ANALOG_MIPI_CSI_4LANE_MIPI_BERT_RXBYTECLK_SEL               0x3000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_ANALOG_MIPI_CSI_4LANE_MIPI_BERT_D0_TXSRC_SEL                0xc00
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_ANALOG_MIPI_CSI_4LANE_MIPI_BERT_D1_TXSRC_SEL                0x300
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_ANALOG_MIPI_CSI_4LANE_MIPI_BERT_D2_TXSRC_SEL                0xc0
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_ANALOG_MIPI_CSI_4LANE_MIPI_BERT_D3_TXSRC_SEL                0x30
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_ANALOG_MIPI_CSI_4LANE_MIPI_BERT_TEST_SEL                    0x8
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_ANALOG_MIPI_CSI_4LANE_MIPI_BERT_REFCLK_EN                   0x4
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_ANALOG_MIPI_CSI_2P2LANE_ATE_TEST_SEL                        0x3
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_HOST00_SEL                                              0xc00
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_HOST01_SEL                                              0x300
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_HOST10_SEL                                              0xc0
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_HOST11_SEL                                              0x30
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_HOST20_SEL                                              0xc
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_HOST21_SEL                                              0x3
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_FORCERXMODE_0_M                                 0x80000000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_FORCERXMODE_1_M                                 0x40000000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_SHUTDOWNZ_M                                     0x20000000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_RSTZ_M                                          0x10000000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLE_0_M                                      0x8000000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLE_1_M                                      0x4000000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLECLK_M                                     0x2000000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_IF_SEL_M                                        0x1000000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_BISTON_M                                        0x800000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_TESTCLR_M                                       0x400000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_TESTCLR_S                                       0x200000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_PS_PD_S                                         0x100000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_PS_PD_L                                         0x80000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_FORCERXMODE_0_S                                 0x40000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_FORCERXMODE_1_S                                 0x20000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_SHUTDOWNZ_S                                     0x10000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_RSTZ_S                                          0x8000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLE_0_S                                      0x4000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLE_1_S                                      0x2000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLECLK_S                                     0x1000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_IF_SEL_S                                        0x800
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_BISTON_S                                        0x400
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTHSCLK_DB                               0x200
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTDATAHS_0_DB                            0x100
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTDATAHS_1_DB                            0x80
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTDATAHS_2_DB                            0x40
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTDATAHS_3_DB                            0x20
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_DSI_SHUTDOWNZ_DB                                    0x10
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_DSI_IF_SEL_DB                                       0x8
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_DEBUG_EN_DB                                         0x4
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_DSI_TXSKEWCALHS_0_DB                                0x2
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_DSI_TXSKEWCALHS_1_DB                                0x1
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_DSI_TXSKEWCALHS_2_DB                                0x2
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_DSI_TXSKEWCALHS_3_DB                                0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_STOPSTATECLK                                            0x8
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_RXULPSCLKNOT                                            0x4
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_RXCLKACTIVEHS                                           0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_ULPSACTIVENOTCLK                                        0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_RXULPSESC_0                                             0x80
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_ULPSACTIVENOT_0                                         0x40
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_RXULPSESC_1                                             0x20
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_ULPSACTIVENOT_1                                         0x10
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_RXULPSESC_2                                             0x8
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_ULPSACTIVENOT_2                                         0x4
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_RXULPSESC_3                                             0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_ULPSACTIVENOT_3                                         0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_DIRECTION_0                                             0x80000000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_FORCERXMODE_0                                           0x40000000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_STOPSTATEDATA_0                                         0x20000000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_DIRECTION_1                                             0x10000000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_FORCERXMODE_1                                           0x8000000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_STOPSTATEDATA_1                                         0x4000000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_DIRECTION_2                                             0x2000000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_FORCERXMODE_2                                           0x1000000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_STOPSTATEDATA_2                                         0x800000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_DIRECTION_3                                             0x400000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_FORCERXMODE_3                                           0x200000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_STOPSTATEDATA_3                                         0x100000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_ERRSOTHS_0                                              0x80000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_ERRSOTSYNCHS_0                                          0x40000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_ERRESC_0                                                0x20000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_ERRSYNCESC_0                                            0x10000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_ERRCONTROL_0                                            0x8000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_ERRSOTHS_1                                              0x4000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_ERRSOTSYNCHS_1                                          0x2000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_ERRESC_1                                                0x1000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_ERRSYNCESC_1                                            0x800
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_ERRCONTROL_1                                            0x400
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_ERRSOTHS_2                                              0x200
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_ERRSOTSYNCHS_2                                          0x100
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_ERRESC_2                                                0x80
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_ERRSYNCESC_2                                            0x40
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_ERRCONTROL_2                                            0x20
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_ERRSOTHS_3                                              0x10
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_ERRSOTSYNCHS_3                                          0x8
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_ERRESC_3                                                0x4
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_ERRSYNCESC_3                                            0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_ERRCONTROL_3                                            0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_SHUTDOWNZ                                               0x200
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_RSTZ                                                    0x100
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_ENABLE_0                                                0x80
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_ENABLE_1                                                0x40
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_ENABLE_2                                                0x20
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_ENABLE_3                                                0x10
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_ENABLECLK                                               0x8
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_IF_SEL                                                  0x4
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_BISTON                                                  0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_BISTOK                                                  0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_PS_PD_S                                                 0x20
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_PS_PD_L                                                 0x10
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_RX_RCTL                                                 0xf
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_RESERVEDO                                               0xff
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_RXSKEWCALHS_0                                           0x80000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_RXSKEWCAL_DONE_0                                        0x40000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_RXSKEWCAL_FAIL_0                                        0x20000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_RXSKEWCALHS_1                                           0x10000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_RXSKEWCAL_DONE_1                                        0x8000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_RXSKEWCAL_FAIL_1                                        0x4000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_RXSKEWCALHS_2                                           0x2000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_RXSKEWCAL_DONE_2                                        0x1000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_RXSKEWCAL_FAIL_2                                        0x800
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_RXSKEWCALHS_3                                           0x400
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_RXSKEWCAL_DONE_3                                        0x200
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_RXSKEWCAL_FAIL_3                                        0x100
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_0_CSI_RESERVED                                                0xff
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_0_CSI_FORCERXMODE_0                                   0x8000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_0_CSI_FORCERXMODE_1                                   0x4000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_0_CSI_FORCERXMODE_2                                   0x2000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_0_CSI_FORCERXMODE_3                                   0x1000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_0_CSI_SHUTDOWNZ                                       0x800
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_0_CSI_RSTZ                                            0x400
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_0_CSI_ENABLE_0                                        0x200
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_0_CSI_ENABLE_1                                        0x100
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_0_CSI_ENABLE_2                                        0x80
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_0_CSI_ENABLE_3                                        0x40
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_0_CSI_ENABLECLK                                       0x20
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_0_CSI_IF_SEL                                          0x10
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_0_CSI_BISTON                                          0x8
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_0_CSI_PS_PD_S                                         0x4
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_0_CSI_PS_PD_L                                         0x2
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_0_CSI_RESERVED                                        0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_STOPSTATECLK                                            0x8
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_RXULPSCLKNOT                                            0x4
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_RXCLKACTIVEHS                                           0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_ULPSACTIVENOTCLK                                        0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_RXULPSESC_0                                             0x80
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_ULPSACTIVENOT_0                                         0x40
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_RXULPSESC_1                                             0x20
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_ULPSACTIVENOT_1                                         0x10
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_RXULPSESC_2                                             0x8
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_ULPSACTIVENOT_2                                         0x4
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_RXULPSESC_3                                             0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_ULPSACTIVENOT_3                                         0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_DIRECTION_0                                             0x80000000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_FORCERXMODE_0                                           0x40000000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_STOPSTATEDATA_0                                         0x20000000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_DIRECTION_1                                             0x10000000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_FORCERXMODE_1                                           0x8000000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_STOPSTATEDATA_1                                         0x4000000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_DIRECTION_2                                             0x2000000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_FORCERXMODE_2                                           0x1000000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_STOPSTATEDATA_2                                         0x800000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_DIRECTION_3                                             0x400000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_FORCERXMODE_3                                           0x200000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_STOPSTATEDATA_3                                         0x100000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_ERRSOTHS_0                                              0x80000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_ERRSOTSYNCHS_0                                          0x40000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_ERRESC_0                                                0x20000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_ERRSYNCESC_0                                            0x10000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_ERRCONTROL_0                                            0x8000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_ERRSOTHS_1                                              0x4000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_ERRSOTSYNCHS_1                                          0x2000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_ERRESC_1                                                0x1000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_ERRSYNCESC_1                                            0x800
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_ERRCONTROL_1                                            0x400
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_ERRSOTHS_2                                              0x200
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_ERRSOTSYNCHS_2                                          0x100
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_ERRESC_2                                                0x80
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_ERRSYNCESC_2                                            0x40
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_ERRCONTROL_2                                            0x20
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_ERRSOTHS_3                                              0x10
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_ERRSOTSYNCHS_3                                          0x8
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_ERRESC_3                                                0x4
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_ERRSYNCESC_3                                            0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_ERRCONTROL_3                                            0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_SHUTDOWNZ                                               0x200
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_RSTZ                                                    0x100
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_ENABLE_0                                                0x80
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_ENABLE_1                                                0x40
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_ENABLE_2                                                0x20
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_ENABLE_3                                                0x10
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_ENABLECLK                                               0x8
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_IF_SEL                                                  0x4
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_BISTON                                                  0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_BISTOK                                                  0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_PS_PD_S                                                 0x20
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_PS_PD_L                                                 0x10
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_RX_RCTL                                                 0xf
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_RESERVEDO                                               0xff
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_RXSKEWCALHS_0                                           0x80000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_RXSKEWCAL_DONE_0                                        0x40000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_RXSKEWCAL_FAIL_0                                        0x20000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_RXSKEWCALHS_1                                           0x10000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_RXSKEWCAL_DONE_1                                        0x8000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_RXSKEWCAL_FAIL_1                                        0x4000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_RXSKEWCALHS_2                                           0x2000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_RXSKEWCAL_DONE_2                                        0x1000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_RXSKEWCAL_FAIL_2                                        0x800
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_RXSKEWCALHS_3                                           0x400
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_RXSKEWCAL_DONE_3                                        0x200
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_RXSKEWCAL_FAIL_3                                        0x100
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_1_CSI_RESERVED                                                0xff
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_1_CSI_FORCERXMODE_0                                   0x8000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_1_CSI_FORCERXMODE_1                                   0x4000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_1_CSI_FORCERXMODE_2                                   0x2000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_1_CSI_FORCERXMODE_3                                   0x1000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_1_CSI_SHUTDOWNZ                                       0x800
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_1_CSI_RSTZ                                            0x400
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_1_CSI_ENABLE_0                                        0x200
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_1_CSI_ENABLE_1                                        0x100
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_1_CSI_ENABLE_2                                        0x80
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_1_CSI_ENABLE_3                                        0x40
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_1_CSI_ENABLECLK                                       0x20
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_1_CSI_IF_SEL                                          0x10
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_1_CSI_BISTON                                          0x8
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_1_CSI_PS_PD_S                                         0x4
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_1_CSI_PS_PD_L                                         0x2
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_1_CSI_RESERVED                                        0x1
#define MASK_ANLG_PHY_G11_ANALOG_EFUSE0_0_EFS_ENK1                                                            0x10
#define MASK_ANLG_PHY_G11_ANALOG_EFUSE0_0_EFS_ENK2                                                            0x8
#define MASK_ANLG_PHY_G11_ANALOG_EFUSE0_0_EFS_TRCS                                                            0x4
#define MASK_ANLG_PHY_G11_ANALOG_EFUSE0_0_EFS_AT1                                                             0x2
#define MASK_ANLG_PHY_G11_ANALOG_EFUSE0_0_EFS_AT0                                                             0x1
#define MASK_ANLG_PHY_G11_DBG_SEL_ANALOG_EFUSE0_0_EFS_ENK1                                                    0x2
#define MASK_ANLG_PHY_G11_DBG_SEL_ANALOG_EFUSE0_0_EFS_ENK2                                                    0x1
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_TWPLL_PD                                                             0x10
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_LPLL_PD                                                              0x8
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_GPLL_PD                                                              0x4
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_ISPPLL_PD                                                            0x2
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_APLL_PD                                                              0x1
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_TWPLL_RST                                                            0x10
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_LPLL_RST                                                             0x8
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_GPLL_RST                                                             0x4
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_ISPPLL_RST                                                           0x2
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_APLL_RST                                                             0x1
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_GPLL_CLKOUT_EN                                                       0x10000000
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_ISPPLL_DIV1_EN                                                       0x8000000
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_ISPPLL_DIV2_EN                                                       0x4000000
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_ISPPLL_DIV3_EN                                                       0x2000000
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_ISPPLL_CLKOUT_EN                                                     0x1000000
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_ANALOG_TESTMUX                                                       0xffff00
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_LPLL_POSTDIV                                                         0x80
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_TWPLL_POSTDIV                                                        0x40
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_OD_TWPLL_CLKOUT_EN                                                   0x20
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_OD_LPLL_CLKOUT_EN                                                    0x10
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_OD_GPLL_CLKOUT_EN                                                    0x8
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_OD_ISPPLL_CLKOUT_EN                                                  0x4
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_APLL_CLKOUT_EN                                                       0x2
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_OD_APLL_CLKOUT_EN                                                    0x1
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_TWPLL_CLKOUT_EN                                                      0x40
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_TWPLL_DIV1_EN                                                        0x20
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_TWPLL_DIV2_EN                                                        0x10
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_TWPLL_DIV3_EN                                                        0x8
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_TWPLL_DIV5_EN                                                        0x4
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_TWPLL_DIV7_EN                                                        0x2
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_TWPLL_LOCK_DONE                                                      0x1
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_LPLL_CLKOUT_EN                                                       0x20
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_LPLL_DIV1_EN                                                         0x10
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_LPLL_DIV2_EN                                                         0x8
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_LPLL_DIV3_EN                                                         0x4
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_LPLL_DIV5_EN                                                         0x2
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_LPLL_LOCK_DONE                                                       0x1
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_TWPLL_N                                                              0x1ffc00
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_TWPLL_IBIAS                                                          0x300
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_TWPLL_LPF                                                            0xe0
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_TWPLL_SDM_EN                                                         0x10
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_TWPLL_MOD_EN                                                         0x8
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_TWPLL_DIV_S                                                          0x4
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_TWPLL_REF_SEL                                                        0x3
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_TWPLL_NINT                                                           0x3f800000
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_TWPLL_KINT                                                           0x7fffff
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_TWPLL_BIST_EN                                                        0x1000000
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_TWPLL_BIST_CTRL                                                      0xff0000
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_TWPLL_BIST_CNT                                                       0xffff
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_LPLL_N                                                               0x1ffc00
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_LPLL_IBIAS                                                           0x300
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_LPLL_LPF                                                             0xe0
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_LPLL_SDM_EN                                                          0x10
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_LPLL_MOD_EN                                                          0x8
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_LPLL_DIV_S                                                           0x4
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_LPLL_REF_SEL                                                         0x3
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_LPLL_NINT                                                            0x3f800000
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_LPLL_KINT                                                            0x7fffff
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_LPLL_BIST_EN                                                         0x1000000
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_LPLL_BIST_CTRL                                                       0xff0000
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_LPLL_BIST_CNT                                                        0xffff
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_GPLL_N                                                               0xffe00
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_GPLL_IBIAS                                                           0x180
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_GPLL_LPF                                                             0x70
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_GPLL_SDM_EN                                                          0x8
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_GPLL_MOD_EN                                                          0x4
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_GPLL_DIV_S                                                           0x2
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_GPLL_REF_SEL                                                         0x1
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_GPLL_NINT                                                            0x3f800000
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_GPLL_KINT                                                            0x7fffff
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_GPLL_POSTDIV                                                         0x4
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_GPLL_LOCK_DONE                                                       0x2
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_APLL_LOCK_DONE                                                       0x1
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_GPLL_BIST_EN                                                         0x1000000
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_GPLL_BIST_CTRL                                                       0xff0000
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_GPLL_BIST_CNT                                                        0xffff
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_TEST_CLK_EN                                                          0x4
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_TEST_CLK_DIV                                                         0x3
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_ISPPLL_N                                                             0xffe0
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_ISPPLL_IBIAS                                                         0x18
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_ISPPLL_LPF                                                           0x7
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_ISPPLL_NINT                                                          0xfe000000
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_ISPPLL_KINT                                                          0x1fffffc
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_ISPPLL_SDM_EN                                                        0x2
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_ISPPLL_MOD_EN                                                        0x1
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_ISPPLL_DIV_S                                                         0x800
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_ISPPLL_REF_SEL                                                       0x400
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_ISPPLL_BIST_EN                                                       0x200
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_ISPPLL_BIST_CTRL                                                     0x1fe
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_ISPPLL_POSTDIV                                                       0x1
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_ISPPLL_BIST_CNT                                                      0x1fffe
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_ISPPLL_LOCK_DONE                                                     0x1
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_ANALOG_PLL_RESERVED                                                  0x3fffffff
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_TWPLL_SSC_CTRL                                                       0x7f800
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_TWPLL_RESERVED                                                       0x7ff
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_LPLL_SSC_CTRL                                                        0x7f800
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_LPLL_RESERVED                                                        0x7ff
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_GPLL_RESERVED                                                        0x7ff00
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_GPLL_SSC_CTRL                                                        0xff
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_ISPPLL_RESERVED                                                      0x7ff00
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_ISPPLL_SSC_CTRL                                                      0xff
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_TWPLL_ICP                                                            0x1c00
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_TWPLL_CP_EN                                                          0x200
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_TWPLL_LDO_TRIM                                                       0x1e0
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_TWPLL_VCO_TEST_EN                                                    0x10
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_TWPLL_FBDIV_EN                                                       0x8
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_TWPLL_CP_OFFSET                                                      0x6
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_TWPLL_FREQ_DOUBLE_EN                                                 0x1
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_LPLL_ICP                                                             0x1c00
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_LPLL_CP_EN                                                           0x200
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_LPLL_LDO_TRIM                                                        0x1e0
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_LPLL_VCO_TEST_EN                                                     0x10
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_LPLL_FBDIV_EN                                                        0x8
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_LPLL_CP_OFFSET                                                       0x6
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_LPLL_FREQ_DOUBLE_EN                                                  0x1
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_GPLL_ICP                                                             0x1c00
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_GPLL_CP_EN                                                           0x200
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_GPLL_LDO_TRIM                                                        0x1e0
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_GPLL_VCO_TEST_EN                                                     0x10
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_GPLL_FBDIV_EN                                                        0x8
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_GPLL_CP_OFFSET                                                       0x6
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_GPLL_FREQ_DOUBLE_EN                                                  0x1
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_ISPPLL_ICP                                                           0x1c00
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_ISPPLL_CP_EN                                                         0x200
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_ISPPLL_LDO_TRIM                                                      0x1e0
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_ISPPLL_VCO_TEST_EN                                                   0x10
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_ISPPLL_FBDIV_EN                                                      0x8
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_ISPPLL_CP_OFFSET                                                     0x6
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_ISPPLL_FREQ_DOUBLE_EN                                                0x1
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_APLL_BIST_CTRL                                                       0x1fe0000
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_APLL_BIST_EN                                                         0x10000
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_APLL_BIST_CNT                                                        0xffff
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_APLL_NINT                                                            0x3f800000
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_APLL_KINT                                                            0x7fffff
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_APLL_LPF                                                             0x700000
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_APLL_MOD_EN                                                          0x80000
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_APLL_N                                                               0x7ff00
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_APLL_POSTDIV                                                         0x80
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_APLL_ICP                                                             0x70
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_APLL_REF_SEL                                                         0x8
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_APLL_DIV_S                                                           0x4
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_APLL_IBIAS                                                           0x3
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_APLL_RESERVED                                                        0x3ff80000
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_APLL_SDM_EN                                                          0x40000
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_APLL_CP_EN                                                           0x20000
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_APLL_CP_OFFSET                                                       0x18000
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_APLL_FBDIV_EN                                                        0x4000
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_APLL_FREQ_DOUBLE_EN                                                  0x2000
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_APLL_LDO_TRIM                                                        0x1e00
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_APLL_SSC_CTRL                                                        0x1fe
#define MASK_ANLG_PHY_G12_ANALOG_PLL_TOP_APLL_VCO_TEST_EN                                                     0x1
#define MASK_ANLG_PHY_G12_DBG_SEL_ANALOG_PLL_TOP_TWPLL_PD                                                     0x400000
#define MASK_ANLG_PHY_G12_DBG_SEL_ANALOG_PLL_TOP_LPLL_PD                                                      0x200000
#define MASK_ANLG_PHY_G12_DBG_SEL_ANALOG_PLL_TOP_GPLL_PD                                                      0x100000
#define MASK_ANLG_PHY_G12_DBG_SEL_ANALOG_PLL_TOP_ISPPLL_PD                                                    0x80000
#define MASK_ANLG_PHY_G12_DBG_SEL_ANALOG_PLL_TOP_APLL_PD                                                      0x40000
#define MASK_ANLG_PHY_G12_DBG_SEL_ANALOG_PLL_TOP_TWPLL_RST                                                    0x20000
#define MASK_ANLG_PHY_G12_DBG_SEL_ANALOG_PLL_TOP_LPLL_RST                                                     0x10000
#define MASK_ANLG_PHY_G12_DBG_SEL_ANALOG_PLL_TOP_GPLL_RST                                                     0x8000
#define MASK_ANLG_PHY_G12_DBG_SEL_ANALOG_PLL_TOP_ISPPLL_RST                                                   0x4000
#define MASK_ANLG_PHY_G12_DBG_SEL_ANALOG_PLL_TOP_APLL_RST                                                     0x2000
#define MASK_ANLG_PHY_G12_DBG_SEL_ANALOG_PLL_TOP_GPLL_CLKOUT_EN                                               0x1000
#define MASK_ANLG_PHY_G12_DBG_SEL_ANALOG_PLL_TOP_ISPPLL_DIV2_EN                                               0x800
#define MASK_ANLG_PHY_G12_DBG_SEL_ANALOG_PLL_TOP_ISPPLL_DIV3_EN                                               0x400
#define MASK_ANLG_PHY_G12_DBG_SEL_ANALOG_PLL_TOP_TWPLL_DIV1_EN                                                0x200
#define MASK_ANLG_PHY_G12_DBG_SEL_ANALOG_PLL_TOP_TWPLL_DIV2_EN                                                0x100
#define MASK_ANLG_PHY_G12_DBG_SEL_ANALOG_PLL_TOP_TWPLL_DIV3_EN                                                0x80
#define MASK_ANLG_PHY_G12_DBG_SEL_ANALOG_PLL_TOP_TWPLL_DIV5_EN                                                0x40
#define MASK_ANLG_PHY_G12_DBG_SEL_ANALOG_PLL_TOP_LPLL_DIV1_EN                                                 0x20
#define MASK_ANLG_PHY_G12_DBG_SEL_ANALOG_PLL_TOP_LPLL_DIV2_EN                                                 0x10
#define MASK_ANLG_PHY_G12_DBG_SEL_ANALOG_PLL_TOP_LPLL_DIV3_EN                                                 0x8
#define MASK_ANLG_PHY_G12_DBG_SEL_ANALOG_PLL_TOP_LPLL_DIV5_EN                                                 0x4
#define MASK_ANLG_PHY_G12_DBG_SEL_ANALOG_PLL_TOP_TWPLL_REF_SEL                                                0x2
#define MASK_ANLG_PHY_G12_DBG_SEL_ANALOG_PLL_TOP_LPLL_REF_SEL                                                 0x1
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_REFCK_SEL                                              0xe0000000
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_CLKOUTEXT_EN                                           0x10000000
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_PD                                                     0x8000000
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_RST                                                    0x4000000
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_N                                                      0x3ff8000
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_CLKOUTEN                                               0x4000
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_DIVN                                                   0x3e00
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_BIST_CTRL                                              0x1fe
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_DIFF_OR_SING_SEL                                                   0x1
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_NINT                                                   0xff00000
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_KINT                                                   0xfffff
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_SSC_DIV                                                0x70000
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_KDELTA                                                 0xffff
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_KSTEP                                                  0x1ffffc0
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_SDM_EN                                                 0x20
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_MOD_EN                                                 0x10
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_DIV_S                                                  0x8
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_BG_RBIAS_MODE                                                      0x4
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_PREDIV                                                 0x2
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_POSTDIV                                                0x1
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_RESERVED                                               0x1fffff
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_BIST_EN                                                0x100000
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_BIST_CNT                                               0xffff0
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_LOCKDONE                                               0x8
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_PCIEPLLH_DUTY_FIT_EN                                               0x4
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_PCIEPLLH_26MBUFFER_BIASSEL                                         0x3
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_PCIEPLLH_26MBUFFER_PD                                              0x800
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_PCIEPLLH_26MBUFFER_TEST_EN                                         0x400
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_PCIEPLLH_LDOOUT_SEL                                                0x300
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_ICP                                                    0xe0
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_CP_EN                                                  0x10
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_LDO_TRIM                                               0xf
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_R2_SEL                                                 0x3800000
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_R3_SEL                                                 0x600000
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_C2_SEL                                                 0x1c0000
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_KVCO_SEL                                               0x38000
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_VCO_TEST_EN                                            0x4000
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_VCO_TEST_INT                                           0x2000
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_VCO_TEST_INTSEL                                        0x1c00
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_SHORT_CSR_EN                                           0x200
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_ALLOP_PD                                               0x100
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_TEST_VCO_PN                                            0x80
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_MANUAL_ADJ_PD                                          0x40
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_FBDIV_EN                                               0x20
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_VCOBUF_EN                                              0x10
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_CP_OFFSET                                              0xe
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_DOUBLER_EN                                             0x1
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_CALI_MODE                                              0x6000000
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_CALI_INI                                               0x1f00000
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_CALI_TRIG                                              0x80000
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_CALI_WAITCNT                                           0x60000
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_CALI_POLARITY                                          0x10000
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_VCTRLH_SEL                                             0xe000
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_VCTRLL_SEL                                             0x1c00
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_CALI_DONE                                              0x200
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_CALI_OUT                                               0x1f0
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_CALI_CPPD                                              0x8
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_FREQ_DIFF_EN                                           0x4
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_CALI_VCTRL_HIGH                                        0x2
#define MASK_ANLG_PHY_G13_ANALOG_PCIEPLL_H_RG_PCIEPLLH_CALI_VCTRL_LOW                                         0x1
#define MASK_ANLG_PHY_G13_DBG_SEL_ANALOG_PCIEPLL_H_RG_PCIEPLLH_REFCK_SEL                                      0x10
#define MASK_ANLG_PHY_G13_DBG_SEL_ANALOG_PCIEPLL_H_RG_PCIEPLLH_PD                                             0x8
#define MASK_ANLG_PHY_G13_DBG_SEL_ANALOG_PCIEPLL_H_RG_PCIEPLLH_RST                                            0x4
#define MASK_ANLG_PHY_G13_DBG_SEL_ANALOG_PCIEPLL_H_RG_PCIEPLLH_CLKOUTEN                                       0x2
#define MASK_ANLG_PHY_G13_DBG_SEL_ANALOG_PCIEPLL_H_PCIEPLLH_26MBUFFER_PD                                      0x1
#define MASK_ANLG_PHY_G14_ANALOG_PCIE_GEN2_1T1R_PIPE_BIST_EN                                                  0x4
#define MASK_ANLG_PHY_G14_ANALOG_PCIE_GEN2_1T1R_PIPE_BIST_DONE                                                0x2
#define MASK_ANLG_PHY_G14_ANALOG_PCIE_GEN2_1T1R_PIPE_BIST_OK                                                  0x1
#define MASK_ANLG_PHY_G14_ANALOG_PCIE_GEN2_1T1R_PIPE_RESET_N                                                  0x8000
#define MASK_ANLG_PHY_G14_ANALOG_PCIE_GEN2_1T1R_PIPE_TRIM_TXRCTL                                              0x7800
#define MASK_ANLG_PHY_G14_ANALOG_PCIE_GEN2_1T1R_PIPE_TRIM_RXRCTL                                              0x780
#define MASK_ANLG_PHY_G14_ANALOG_PCIE_GEN2_1T1R_PIPE_TRIM_BG                                                  0x78
#define MASK_ANLG_PHY_G14_ANALOG_PCIE_GEN2_1T1R_PIPE_PS_PD_S                                                  0x4
#define MASK_ANLG_PHY_G14_ANALOG_PCIE_GEN2_1T1R_PIPE_PS_PD_L                                                  0x2
#define MASK_ANLG_PHY_G14_ANALOG_PCIE_GEN2_1T1R_PIPE_ISO_SW_EN                                                0x1
#define MASK_ANLG_PHY_G14_ANALOG_PCIE_GEN2_1T1R_PIPE_TOUT_0                                                   0x8
#define MASK_ANLG_PHY_G14_ANALOG_PCIE_GEN2_1T1R_PIPE_TOUT_1                                                   0x4
#define MASK_ANLG_PHY_G14_ANALOG_PCIE_GEN2_1T1R_PIPE_TOUT_2                                                   0x2
#define MASK_ANLG_PHY_G14_ANALOG_PCIE_GEN2_1T1R_PIPE_TOUT_3                                                   0x1
#define MASK_ANLG_PHY_G14_ANALOG_PCIE_GEN2_1T1R_PIPE_RESERVEDIN                                               0xffff0000
#define MASK_ANLG_PHY_G14_ANALOG_PCIE_GEN2_1T1R_PIPE_RESERVEDOUT                                              0xffff
#define MASK_ANLG_PHY_G14_DBG_SEL_ANALOG_PCIE_GEN2_1T1R_PIPE_RESET_N                                          0x8
#define MASK_ANLG_PHY_G14_DBG_SEL_ANALOG_PCIE_GEN2_1T1R_PIPE_PS_PD_S                                          0x4
#define MASK_ANLG_PHY_G14_DBG_SEL_ANALOG_PCIE_GEN2_1T1R_PIPE_PS_PD_L                                          0x2
#define MASK_ANLG_PHY_G14_DBG_SEL_ANALOG_PCIE_GEN2_1T1R_PIPE_ISO_SW_EN                                        0x1
#define MASK_ANLG_PHY_G15_ANALOG_THM1_THM_BG_RBIAS_MODE                                                       0x2000
#define MASK_ANLG_PHY_G15_ANALOG_THM1_THM_TEST_SEL                                                            0x1800
#define MASK_ANLG_PHY_G15_ANALOG_THM1_THM_BP_MODE                                                             0x400
#define MASK_ANLG_PHY_G15_ANALOG_THM1_THM_BP_DATA                                                             0x3ff
#define MASK_ANLG_PHY_G15_ANALOG_THM1_THM_RESERVED                                                            0xffff
#define MASK_ANLG_PHY_G15_ANALOG_THM1_DGB_SEL_THM_RESERVED_BIT0_CONVERT_CYCLE                                 0x2
#define MASK_ANLG_PHY_G15_ANALOG_THM1_DGB_SEL_THM_RESERVED_BIT3_SENSOR_SEL                                    0x1
#define MASK_ANLG_PHY_G16_ANALOG_EFUSE0_1_EFS_TRCS                                                            0x4
#define MASK_ANLG_PHY_G16_ANALOG_EFUSE0_1_EFS_AT1                                                             0x2
#define MASK_ANLG_PHY_G16_ANALOG_EFUSE0_1_EFS_AT0                                                             0x1
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_PD                                                               0x800000
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_RST                                                              0x400000
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_CLKOUT_EN                                                        0x200000
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_DIV32_EN                                                         0x100000
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_LOCK_DONE                                                        0x80000
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_N                                                                0x7ff00
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_ICP                                                              0xe0
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_CP_EN                                                            0x10
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_LDO_TRIM                                                         0xf
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_R2_SEL                                                           0x60000
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_R3_SEL                                                           0x18000
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_C1_SEL                                                           0x6000
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_C2_SEL                                                           0x1800
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_KVCO_SEL                                                         0x600
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_VCO_TEST_EN                                                      0x100
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_VCO_TEST_INT                                                     0x80
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_VCO_TEST_INTSEL                                                  0x70
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_FBDIV_EN                                                         0x8
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_VCOBUF_EN                                                        0x4
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_CP_OFFSET                                                        0x3
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_NINT                                                             0x3f800000
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_KINT                                                             0x7fffff
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_SDM_EN                                                           0x4000000
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_CCS_CTRL                                                         0x3fc0000
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_MOD_EN                                                           0x20000
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_DIV_S                                                            0x10000
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_RESERVED                                                         0xffff
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_BIST_EN                                                          0x2000000
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_BIST_CTRL                                                        0x1fe0000
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_POSTDIV                                                          0x10000
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_BIST_CNT                                                         0xffff
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_FREQ_DOUBLE_EN                                                   0x80000
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_CALI_MODE                                                        0x60000
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_CALI_INI                                                         0x1f000
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_CALI_TRIG                                                        0x800
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_FREQ_DIFF_EN                                                     0x400
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_CALI_WAITCNT                                                     0x300
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_CALI_POLARITY                                                    0x80
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_CALI_DONE                                                        0x40
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_CALI_OUT                                                         0x3e
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_CALI_CPPD                                                        0x1
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_VCTRLH_SEL                                                       0x1c0000
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_VCTRLL_SEL                                                       0x38000
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_RG_CLOSELOOP_EN                                                  0x4000
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_VCO_BANK_SEL                                                     0x3e00
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_CALI_VCTRL_HIGH                                                  0x100
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_CALI_VCTRL_LOW                                                   0x80
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_VCO_BANK_SEL_OFFSET                                              0x40
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_ADJ_MANUAL_PD                                                    0x20
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_ISO_SW_EN                                                        0x10
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_CLKIN_SEL                                                        0x8
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_TEST_CLK_EN                                                            0x4
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_TEST_SEL                                                               0x2
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_26MBUFFER_PD                                                     0x1
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_DGB_SEL_MPLL0_26M_PD                                                   0x1
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_N_INDEX0                                                         0x7ff0
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_POSTDIV_INDEX0                                                   0x8
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_ICP_INDEX0                                                       0x7
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_N_INDEX1                                                         0x7ff0
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_POSTDIV_INDEX1                                                   0x8
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_ICP_INDEX1                                                       0x7
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_N_INDEX2                                                         0x7ff0
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_POSTDIV_INDEX2                                                   0x8
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_ICP_INDEX2                                                       0x7
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_N_INDEX3                                                         0x7ff0
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_POSTDIV_INDEX3                                                   0x8
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_ICP_INDEX3                                                       0x7
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_N_INDEX4                                                         0x7ff0
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_POSTDIV_INDEX4                                                   0x8
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_ICP_INDEX4                                                       0x7
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_N_INDEX5                                                         0x7ff0
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_POSTDIV_INDEX5                                                   0x8
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_ICP_INDEX5                                                       0x7
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_N_INDEX6                                                         0x7ff0
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_POSTDIV_INDEX6                                                   0x8
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_ICP_INDEX6                                                       0x7
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_N_INDEX7                                                         0x7ff0
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_POSTDIV_INDEX7                                                   0x8
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_ICP_INDEX7                                                       0x7
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_DBG_SEL_ANALOG_MPLL0_MPLL0_ICP                                         0x10
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_DBG_SEL_ANALOG_MPLL0_MPLL0_N                                           0x8
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_DBG_SEL_ANALOG_MPLL0_MPLL0_POSTDIV                                     0x4
#define MASK_ANLG_PHY_G17_ANALOG_MPLL0_MPLL0_CLK_JITTER_MON_SEL                                               0x3
#define MASK_ANLG_PHY_G17_DBG_SEL_ANALOG_MPLL0_MPLL0_PD                                                       0x40
#define MASK_ANLG_PHY_G17_DBG_SEL_ANALOG_MPLL0_MPLL0_RST                                                      0x20
#define MASK_ANLG_PHY_G17_DBG_SEL_ANALOG_MPLL0_MPLL0_CLKOUT_EN                                                0x10
#define MASK_ANLG_PHY_G17_DBG_SEL_ANALOG_MPLL0_MPLL0_DIV32_EN                                                 0x8
#define MASK_ANLG_PHY_G17_DBG_SEL_ANALOG_MPLL0_MPLL0_N                                                        0x4
#define MASK_ANLG_PHY_G17_DBG_SEL_ANALOG_MPLL0_MPLL0_ICP                                                      0x2
#define MASK_ANLG_PHY_G17_DBG_SEL_ANALOG_MPLL0_MPLL0_POSTDIV                                                  0x1
#define MASK_ANLG_PHY_G18_ANALOG_THM1_THM_RSTN                                                                0x8000000
#define MASK_ANLG_PHY_G18_ANALOG_THM1_THM_RUN                                                                 0x4000000
#define MASK_ANLG_PHY_G18_ANALOG_THM1_THM_PD                                                                  0x2000000
#define MASK_ANLG_PHY_G18_ANALOG_THM1_THM_VALID                                                               0x1000000
#define MASK_ANLG_PHY_G18_ANALOG_THM1_THM_BG_RBIAS_MODE                                                       0x800000
#define MASK_ANLG_PHY_G18_ANALOG_THM1_THM_TEST_SEL                                                            0x600000
#define MASK_ANLG_PHY_G18_ANALOG_THM1_THM_BP_MODE                                                             0x100000
#define MASK_ANLG_PHY_G18_ANALOG_THM1_THM_DATA                                                                0xffc00
#define MASK_ANLG_PHY_G18_ANALOG_THM1_THM_BP_DATA                                                             0x3ff
#define MASK_ANLG_PHY_G18_ANALOG_THM1_THM_RESERVED                                                            0xffff
#define MASK_ANLG_PHY_G18_ANALOG_THM1_DGB_SEL_THM_RESERVED_BIT0_CONVERT_CYCLE                                 0x2
#define MASK_ANLG_PHY_G18_ANALOG_THM1_DGB_SEL_THM_RESERVED_BIT3_SENSOR_SEL                                    0x1
#define MASK_ANLG_PHY_G18_DBG_SEL_ANALOG_THM1_THM_RSTN                                                        0x4
#define MASK_ANLG_PHY_G18_DBG_SEL_ANALOG_THM1_THM_RUN                                                         0x2
#define MASK_ANLG_PHY_G18_DBG_SEL_ANALOG_THM1_THM_PD                                                          0x1
#define MASK_ANLG_PHY_G19_ANALOG_EFUSE1_EFS_TRCS                                                              0x4
#define MASK_ANLG_PHY_G19_ANALOG_EFUSE1_EFS_AT1                                                               0x2
#define MASK_ANLG_PHY_G19_ANALOG_EFUSE1_EFS_AT0                                                               0x1
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTHSCLK                                          0x10
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSCLK                                               0x8
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXITCLK                                           0x4
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_STOPSTATECLK                                            0x2
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_ULPSACTIVENOTCLK                                        0x1
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTDATAHS_0                                       0x400
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTESC_0                                          0x200
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_TXLPDTESC_0                                             0x100
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSESC_0                                             0x80
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXIT_0                                            0x40
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_TXTRIGGERESC_0                                          0x3c
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_TXVALIDESC_0                                            0x2
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_TXREADYESC_0                                            0x1
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTDATAHS_1                                       0x400
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTESC_1                                          0x200
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSESC_1                                             0x80
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXIT_1                                            0x40
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTDATAHS_2                                       0x400
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTESC_2                                          0x200
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSESC_2                                             0x80
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXIT_2                                            0x40
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTDATAHS_3                                       0x400
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTESC_3                                          0x200
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSESC_3                                             0x80
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXIT_3                                            0x40
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_TXDATAESC_0                                             0xff000000
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_RXLPDTESC_0                                             0x800000
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_RXTRIGGERESC_0                                          0x780000
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_RXVALIDESC_0                                            0x40000
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_ERRESC_0                                                0x80000
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_ERRSYNCESC_0                                            0x40000
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTROL_0                                            0x20000
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTENTIONLP0_0                                      0x10000
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTENTIONLP1_0                                      0x8000
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_PS_PD_S                                                 0x200000
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_PS_PD_L                                                 0x100000
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_SHUTDOWNZ                                               0x80000
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_RSTZ                                                    0x40000
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_ENABLE_0                                                0x20000
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_ENABLE_1                                                0x10000
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_ENABLE_2                                                0x8000
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_ENABLE_3                                                0x4000
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_ENABLECLK                                               0x2000
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_FORCEPLL                                                0x1000
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_PLLLOCK                                                 0x800
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_TESTDIN                                                 0x7f800
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_TESTDOUT                                                0x7f8
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_TESTEN                                                  0x4
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_TESTCLK                                                 0x2
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_TESTCLR                                                 0x1
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_TURNREQUEST_0                                           0x400000
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_DIRECTION_0                                             0x200000
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_STOPSTATEDATA_0                                         0x20000
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_STOPSTATEDATA_1                                         0x1000
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_STOPSTATEDATA_2                                         0x40
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_STOPSTATEDATA_3                                         0x1
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_ANALOG_DSI_DUMY_IN                                          0xffff0000
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_ANALOG_DSI_DUMY_OUT                                         0xffff
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_TXSKEWCALHS_0                                           0x8
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_TXSKEWCALHS_1                                           0x4
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_TXSKEWCALHS_2                                           0x2
#define MASK_ANLG_PHY_G2_AP_ANALOG_MIPI_DSI_4LANE_DSI_TXSKEWCALHS_3                                           0x1
#define MASK_ANLG_PHY_G2_AP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTHSCLK                                  0x80000000
#define MASK_ANLG_PHY_G2_AP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSCLK                                       0x40000000
#define MASK_ANLG_PHY_G2_AP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXITCLK                                   0x20000000
#define MASK_ANLG_PHY_G2_AP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTDATAHS_0                               0x10000000
#define MASK_ANLG_PHY_G2_AP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTESC_0                                  0x8000000
#define MASK_ANLG_PHY_G2_AP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXLPDTESC_0                                     0x4000000
#define MASK_ANLG_PHY_G2_AP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSESC_0                                     0x2000000
#define MASK_ANLG_PHY_G2_AP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXIT_0                                    0x1000000
#define MASK_ANLG_PHY_G2_AP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXTRIGGERESC_0                                  0x800000
#define MASK_ANLG_PHY_G2_AP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXVALIDESC_0                                    0x400000
#define MASK_ANLG_PHY_G2_AP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTDATAHS_1                               0x200000
#define MASK_ANLG_PHY_G2_AP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTESC_1                                  0x100000
#define MASK_ANLG_PHY_G2_AP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSESC_1                                     0x80000
#define MASK_ANLG_PHY_G2_AP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXIT_1                                    0x40000
#define MASK_ANLG_PHY_G2_AP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTDATAHS_2                               0x20000
#define MASK_ANLG_PHY_G2_AP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTESC_2                                  0x10000
#define MASK_ANLG_PHY_G2_AP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSESC_2                                     0x8000
#define MASK_ANLG_PHY_G2_AP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXIT_2                                    0x4000
#define MASK_ANLG_PHY_G2_AP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTDATAHS_3                               0x2000
#define MASK_ANLG_PHY_G2_AP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTESC_3                                  0x1000
#define MASK_ANLG_PHY_G2_AP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSESC_3                                     0x800
#define MASK_ANLG_PHY_G2_AP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXIT_3                                    0x400
#define MASK_ANLG_PHY_G2_AP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXDATAESC_0                                     0x200
#define MASK_ANLG_PHY_G2_AP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_PS_PD_S                                         0x100
#define MASK_ANLG_PHY_G2_AP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_PS_PD_L                                         0x80
#define MASK_ANLG_PHY_G2_AP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_SHUTDOWNZ                                       0x40
#define MASK_ANLG_PHY_G2_AP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_RSTZ                                            0x20
#define MASK_ANLG_PHY_G2_AP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_ENABLE_0                                        0x10
#define MASK_ANLG_PHY_G2_AP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_ENABLE_1                                        0x8
#define MASK_ANLG_PHY_G2_AP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_ENABLE_2                                        0x4
#define MASK_ANLG_PHY_G2_AP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_ENABLE_3                                        0x2
#define MASK_ANLG_PHY_G2_AP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_ENABLECLK                                       0x1
#define MASK_ANLG_PHY_G2_AP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_FORCEPLL                                        0x200
#define MASK_ANLG_PHY_G2_AP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TESTDIN                                         0x100
#define MASK_ANLG_PHY_G2_AP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TESTEN                                          0x80
#define MASK_ANLG_PHY_G2_AP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TESTCLK                                         0x40
#define MASK_ANLG_PHY_G2_AP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TESTCLR                                         0x20
#define MASK_ANLG_PHY_G2_AP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TURNREQUEST_0                                   0x10
#define MASK_ANLG_PHY_G2_AP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXSKEWCALHS_0                                   0x8
#define MASK_ANLG_PHY_G2_AP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXSKEWCALHS_1                                   0x4
#define MASK_ANLG_PHY_G2_AP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXSKEWCALHS_2                                   0x2
#define MASK_ANLG_PHY_G2_AP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXSKEWCALHS_3                                   0x1
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_TXLPDTESC_1                                           0x100
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_TXTRIGGERESC_1                                        0x3c
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_TXVALIDESC_1                                          0x2
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_TXREADYESC_1                                          0x1
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_TXLPDTESC_2                                           0x100
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_TXTRIGGERESC_2                                        0x3c
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_TXVALIDESC_2                                          0x2
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_TXREADYESC_2                                          0x1
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_TXLPDTESC_3                                           0x100
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_TXTRIGGERESC_3                                        0x3c
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_TXVALIDESC_3                                          0x2
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_TXREADYESC_3                                          0x1
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_TXDATAESC_1                                           0xff0000
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_TXDATAESC_2                                           0xff00
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_TXDATAESC_3                                           0xff
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_RXLPDTESC_1                                           0x20000
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_RXTRIGGERESC_1                                        0x1e000
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_RXVALIDESC_1                                          0x1000
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_RXLPDTESC_2                                           0x800
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_RXTRIGGERESC_2                                        0x780
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_RXVALIDESC_2                                          0x40
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_RXLPDTESC_3                                           0x20
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_RXTRIGGERESC_3                                        0x1e
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_RXVALIDESC_3                                          0x1
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_ERRESC_1                                              0x4000
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_ERRSYNCESC_1                                          0x2000
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTROL_1                                          0x1000
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTENTIONLP0_1                                    0x800
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTENTIONLP1_1                                    0x400
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_ERRESC_2                                              0x200
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_ERRSYNCESC_2                                          0x100
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTROL_2                                          0x80
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTENTIONLP0_2                                    0x40
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTENTIONLP1_2                                    0x20
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_ERRESC_3                                              0x10
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_ERRSYNCESC_3                                          0x8
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTROL_3                                          0x4
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTENTIONLP0_3                                    0x2
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTENTIONLP1_3                                    0x1
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_BISTON                                                0x400
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_BISTDONE                                              0x200
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_IF_SEL                                                0x100
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_TRIMBG                                                0xf0
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_TX_RCTL                                               0xf
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_RESERVED                                              0xff00
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_RESERVEDO                                             0xff
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_TURNDISABLE_0                                         0x100000
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_FORCERXMODE_0                                         0x80000
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_FORCETXSTOPMODE_0                                     0x40000
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_TURNREQUEST_1                                         0x10000
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_TURNDISABLE_1                                         0x8000
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_FORCERXMODE_1                                         0x4000
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_FORCETXSTOPMODE_1                                     0x2000
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_TURNREQUEST_2                                         0x800
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_DIRECTION_2                                           0x400
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_TURNDISABLE_2                                         0x200
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_FORCERXMODE_2                                         0x100
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_FORCETXSTOPMODE_2                                     0x80
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_TURNREQUEST_3                                         0x20
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_DIRECTION_3                                           0x10
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_TURNDISABLE_3                                         0x8
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_FORCERXMODE_3                                         0x4
#define MASK_ANLG_PHY_G2_SIDE_ANALOG_MIPI_DSI_4LANE_DSI_FORCETXSTOPMODE_3                                     0x2
#define MASK_ANLG_PHY_G3_ANALOG_26MBUF_REC_26MHZ_CUR_SEL                                                      0x3000
#define MASK_ANLG_PHY_G3_ANALOG_26MBUF_REC_26MHZ_RESERVED                                                     0xffc
#define MASK_ANLG_PHY_G3_ANALOG_26MBUF_REC_26MHZ_BG_RBIAS_MODE                                                0x2
#define MASK_ANLG_PHY_G3_ANALOG_26MBUF_REC_26MHZ_TEST_EN                                                      0x1
#define MASK_ANLG_PHY_G3_ANALOG_USB20_USB20_TESTCLK                                                           0x40000
#define MASK_ANLG_PHY_G3_ANALOG_USB20_USB20_TESTDATAIN                                                        0x3fc00
#define MASK_ANLG_PHY_G3_ANALOG_USB20_USB20_TESTADDR                                                          0x3c0
#define MASK_ANLG_PHY_G3_ANALOG_USB20_USB20_TESTDATAOUTSEL                                                    0x20
#define MASK_ANLG_PHY_G3_ANALOG_USB20_USB20_BIST_MODE                                                         0x1f
#define MASK_ANLG_PHY_G3_ANALOG_USB20_USB20_DATABUS16_8                                                       0x400000
#define MASK_ANLG_PHY_G3_ANALOG_USB20_USB20_RXERROR                                                           0x200000
#define MASK_ANLG_PHY_G3_ANALOG_USB20_USB20_BYPASS_DRV_DP                                                     0x100000
#define MASK_ANLG_PHY_G3_ANALOG_USB20_USB20_BYPASS_DRV_DM                                                     0x80000
#define MASK_ANLG_PHY_G3_ANALOG_USB20_USB20_BYPASS_IN_DP                                                      0x40000
#define MASK_ANLG_PHY_G3_ANALOG_USB20_USB20_BYPASS_OUT_DM                                                     0x20000
#define MASK_ANLG_PHY_G3_ANALOG_USB20_USB20_VBUSVLDEXT                                                        0x10000
#define MASK_ANLG_PHY_G3_ANALOG_USB20_USB20_RESERVED                                                          0xffff
#define MASK_ANLG_PHY_G3_ANALOG_USB20_USB20_REXTENABLE                                                        0x4
#define MASK_ANLG_PHY_G3_ANALOG_USB20_USB20_DMPULLUP                                                          0x2
#define MASK_ANLG_PHY_G3_ANALOG_USB20_USB20_SAMPLER_SEL                                                       0x1
#define MASK_ANLG_PHY_G3_ANALOG_USB20_USB20_TXBITSTUFFENABLE                                                  0x2
#define MASK_ANLG_PHY_G3_ANALOG_USB20_USB20_TXBITSTUFFENABLEH                                                 0x1
#define MASK_ANLG_PHY_G3_ANALOG_USB20_USB20_TUNEHSAMP                                                         0x6000000
#define MASK_ANLG_PHY_G3_ANALOG_USB20_USB20_TFREGRES                                                          0x1f80000
#define MASK_ANLG_PHY_G3_ANALOG_USB20_USB20_TFHSRES                                                           0x7c000
#define MASK_ANLG_PHY_G3_ANALOG_USB20_USB20_TUNERISE                                                          0x3000
#define MASK_ANLG_PHY_G3_ANALOG_USB20_USB20_TUNEOTG                                                           0xe00
#define MASK_ANLG_PHY_G3_ANALOG_USB20_USB20_TUNEDSC                                                           0x180
#define MASK_ANLG_PHY_G3_ANALOG_USB20_USB20_TUNESQ                                                            0x78
#define MASK_ANLG_PHY_G3_ANALOG_USB20_USB20_TUNEEQ                                                            0x7
#define MASK_ANLG_PHY_G3_ANALOG_USB20_USB20_TUNEPLLS                                                          0x3c00
#define MASK_ANLG_PHY_G3_ANALOG_USB20_USB20_PLL_PFD_DEADZONE                                                  0x300
#define MASK_ANLG_PHY_G3_ANALOG_USB20_USB20_PLL_PFD_DELAY                                                     0xc0
#define MASK_ANLG_PHY_G3_ANALOG_USB20_USB20_PLL_CP_IOFFSET_EN                                                 0x20
#define MASK_ANLG_PHY_G3_ANALOG_USB20_USB20_PLL_CP_IOFFSET                                                    0x1e
#define MASK_ANLG_PHY_G3_ANALOG_USB20_USB20_PLL_REF_DOUBLER_EN                                                0x1
#define MASK_ANLG_PHY_G3_ANALOG_USB20_USB20_BISTRAM_EN                                                        0x2
#define MASK_ANLG_PHY_G3_ANALOG_USB20_USB20_BIST_MODE_EN                                                      0x1
#define MASK_ANLG_PHY_G3_ANALOG_USB3_TYPEC_USB30_RESERVEDIN                                                   0xffff0000
#define MASK_ANLG_PHY_G3_ANALOG_USB3_TYPEC_USB30_RESERVEDOUT                                                  0xffff
#define MASK_ANLG_PHY_G3_ANALOG_USB3_TYPEC_USB30_TRIM_RXRCTL                                                  0x1e00
#define MASK_ANLG_PHY_G3_ANALOG_USB3_TYPEC_USB30_TRIM_BG                                                      0x1e0
#define MASK_ANLG_PHY_G3_ANALOG_USB3_TYPEC_USB30_TRIM_TXRCTL                                                  0x1f
#define MASK_ANLG_PHY_G3_ANALOG_USB3_TYPEC_UTMISRP_BVALID                                                     0x1
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_N                                                                 0x7ff00
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_ICP                                                               0xe0
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_CP_EN                                                             0x10
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_LDO_TRIM                                                          0xf
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_R2_SEL                                                            0x60000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_R3_SEL                                                            0x18000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_C1_SEL                                                            0x6000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_C2_SEL                                                            0x1800
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_KVCO_SEL                                                          0x600
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_VCO_TEST_EN                                                       0x100
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_VCO_TEST_INT                                                      0x80
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_VCO_TEST_INTSEL                                                   0x70
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_FBDIV_EN                                                          0x8
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_VCOBUF_EN                                                         0x4
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_CP_OFFSET                                                         0x3
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_NINT                                                              0x3f800000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_KINT                                                              0x7fffff
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_SDM_EN                                                            0x4000000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_CCS_CTRL                                                          0x3fc0000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_MOD_EN                                                            0x20000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_DIV_S                                                             0x10000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_RESERVED                                                          0xffff
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_BIST_EN                                                           0x2000000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_BIST_CTRL                                                         0x1fe0000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_POSTDIV                                                           0x10000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_BIST_CNT                                                          0xffff
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_FREQ_DOUBLE_EN                                                    0x80000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_CALI_MODE                                                         0x60000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_CALI_INI                                                          0x1f000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_CALI_TRIG                                                         0x800
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_FREQ_DIFF_EN                                                      0x400
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_CALI_WAITCNT                                                      0x300
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_CALI_POLARITY                                                     0x80
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_CALI_DONE                                                         0x40
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_CALI_OUT                                                          0x3e
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_CALI_CPPD                                                         0x1
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_VCTRLH_SEL                                                        0x1c0000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_VCTRLL_SEL                                                        0x38000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_RG_CLOSELOOP_EN                                                   0x4000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_VCO_BANK_SEL                                                      0x3e00
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_CALI_VCTRL_HIGH                                                   0x100
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_CALI_VCTRL_LOW                                                    0x80
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_VCO_BANK_SEL_OFFSET                                               0x40
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_ADJ_MANUAL_PD                                                     0x20
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_ISO_SW_EN                                                         0x10
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_CLKIN_SEL                                                         0x8
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_TEST_CLK_EN                                                             0x4
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_TEST_SEL                                                                0x2
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_26MBUFFER_PD                                                      0x1
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_DGB_SEL_MPLL1_26M_PD                                                    0x1
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_N_INDEX0                                                          0x7ff0
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_POSTDIV_INDEX0                                                    0x8
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_ICP_INDEX0                                                        0x7
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_N_INDEX1                                                          0x7ff0
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_POSTDIV_INDEX1                                                    0x8
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_ICP_INDEX1                                                        0x7
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_N_INDEX2                                                          0x7ff0
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_POSTDIV_INDEX2                                                    0x8
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_ICP_INDEX2                                                        0x7
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_N_INDEX3                                                          0x7ff0
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_POSTDIV_INDEX3                                                    0x8
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_ICP_INDEX3                                                        0x7
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_N_INDEX4                                                          0x7ff0
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_POSTDIV_INDEX4                                                    0x8
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_ICP_INDEX4                                                        0x7
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_N_INDEX5                                                          0x7ff0
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_POSTDIV_INDEX5                                                    0x8
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_ICP_INDEX5                                                        0x7
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_N_INDEX6                                                          0x7ff0
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_POSTDIV_INDEX6                                                    0x8
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_ICP_INDEX6                                                        0x7
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_N_INDEX7                                                          0x7ff0
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_POSTDIV_INDEX7                                                    0x8
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_ICP_INDEX7                                                        0x7
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_DBG_SEL_ANALOG_MPLL1_MPLL1_ICP                                          0x10
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_DBG_SEL_ANALOG_MPLL1_MPLL1_N                                            0x8
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_DBG_SEL_ANALOG_MPLL1_MPLL1_POSTDIV                                      0x4
#define MASK_ANLG_PHY_G4_ANALOG_MPLL1_MPLL1_CLK_JITTER_MON_SEL                                                0x3
#define MASK_ANLG_PHY_G4_ANALOG_THM2_0_THM_BG_RBIAS_MODE                                                      0x2000
#define MASK_ANLG_PHY_G4_ANALOG_THM2_0_THM_TEST_SEL                                                           0x1800
#define MASK_ANLG_PHY_G4_ANALOG_THM2_0_THM_BP_MODE                                                            0x400
#define MASK_ANLG_PHY_G4_ANALOG_THM2_0_THM_BP_DATA                                                            0x3ff
#define MASK_ANLG_PHY_G4_ANALOG_THM2_0_THM_RESERVED                                                           0xffff
#define MASK_ANLG_PHY_G4_ANALOG_THM2_0_DGB_SEL_THM_RESERVED_BIT0_CONVERT_CYCLE                                0x2
#define MASK_ANLG_PHY_G4_ANALOG_THM2_0_DGB_SEL_THM_RESERVED_BIT3_SENSOR_SEL                                   0x1
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_PD                                                                0x20
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_REC_26MHZ_0_BUF_PD                                                     0x10
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_REC_26MHZ_1_BUF_PD                                                     0x8
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_S_AAPC_PD                                                              0x4
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_M_AAPC_PD                                                              0x2
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_DLPLL_PD                                                               0x1
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_RST                                                               0x4
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RTC100M_RSTB                                                           0x2
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_DLPLL_RST                                                              0x1
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_DIV_EN                                                            0x8000000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_CLKOUT_EN                                                         0x4000000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_POSTDIV                                                           0x2000000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_CLK26MHZ_AUD_EN                                                        0x1000000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RTC100M_EN                                                             0x800000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_PROBE_SEL                                                              0x7e0000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_SINDRV_ENA                                                             0x10000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_SINDRV_ENA_SQUARE                                                      0x8000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_REC_26MHZ_SR_TRIM                                                      0x7800
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_REC_26MHZ_0_CUR_SEL                                                    0x600
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_REC_26MHZ_1_CUR_SEL                                                    0x180
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_SINE_DRV_0_SEL                                                         0x40
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_SINE_DRV_1_SEL                                                         0x20
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_CLK26M_RESERVED                                                        0x1e
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_BB_CON_BG                                                              0x1
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_N                                                                 0x3ff800
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_IBIAS                                                             0x600
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_LPF                                                               0x1c0
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_SDM_EN                                                            0x20
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_MOD_EN                                                            0x10
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_DIV_S                                                             0x8
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_REF_SEL                                                           0x6
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_26M_SEL                                                           0x1
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_NINT                                                              0x3f800000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_KINT                                                              0x7fffff
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_BIST_EN                                                           0x80
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_26M_DIV                                                           0x7e
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_LOCK_DONE                                                         0x1
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_BIST_CTRL                                                         0xff0000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_BIST_CNT                                                          0xffff
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_SINEO_RPLL_CLKOUT_EN                                                   0x100
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_SSC_CTRL                                                          0xff
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_RESERVED                                                          0xfffff8
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_VSET                                                              0x7
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_DLPLL_TYPE_SEL                                                         0x20000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_DLPLL_BIST_CNT                                                         0x1fffe
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_DLPLL_LOCK_DONE                                                        0x1
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_ICP                                                               0x1c00
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_CP_EN                                                             0x200
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_LDO_TRIM                                                          0x1e0
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_VCO_TEST_EN                                                       0x10
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_FBDIV_EN                                                          0x8
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_CP_OFFSET                                                         0x6
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_FREQ_DOUBLE_EN                                                    0x1
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_ANALOG_TESTMUX                                                         0xffff
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_AAPC_G0                                                                0x3000000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_AAPC_G1                                                                0xc00000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_AAPC_G2                                                                0x300000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_S_AAPC_LOW_V_CON                                                       0x80000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_S_AAPC_D                                                               0x7ffe0
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_S_AAPC_BPRES                                                           0x10
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_S_APCOUT_SEL                                                           0xc
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_S_AAPC_RESERVED                                                        0x3
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_M_AAPC_D                                                               0xfffc0
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_M_AAPC_LOW_V_CON                                                       0x20
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_M_AAPC_BPRES                                                           0x10
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_M_APCOUT_SEL                                                           0xc
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_M_AAPC_RESERVED                                                        0x3
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_ANA_BB_RESERVED                                                        0x3fffc
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TO_LVDS_SEL                                                            0x3
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RTC100M_RESERVED                                                       0x1fe000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RTC100M_LDO_EN                                                         0x1000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RTC100M_LDO_BYPASS                                                     0x800
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RTC100M_LDO_VOLTAGE_SEL                                                0x600
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RTC100M_LDO_BIAS_SEL                                                   0x180
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RTC100M_RC_C                                                           0x7f
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TEST_CLK_EN                                                            0x8
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TEST_CLK_OD                                                            0x4
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TEST_CLK_DIV                                                           0x3
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_BB_BG_RBIAS_MODE                                                       0x1
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_DBG_SEL_RTC100M_LDO_BYPASS                                             0x200
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_DBG_SEL_RTC100M_LDO_EN                                                 0x100
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RCO100M_POWER_MODE_SEL                                                 0x80
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_PD_SEL_RFTI_OR_PMU                                                0x40
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_RST_SEL_RFTI_OR_PMU                                               0x20
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RAMP_GEN_SEL                                                           0x10
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_ANALOG_BB_TOP_AAPC_GEN_SEL                                             0xf
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_ANALOG_BB_TOP_AAPC_MAX_RANGE                                           0x1fff8000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_ANALOG_BB_TOP_AAPC_MIN_RANGE                                           0x7ffe
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_ANALOG_BB_TOP_AAPC_RSTN                                                0x1
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_PD                                                        0x80000000
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_REC_26MHZ_0_BUF_PD                                             0x40000000
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_REC_26MHZ_1_BUF_PD                                             0x20000000
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_S_AAPC_PD                                                      0x10000000
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_M_AAPC_PD                                                      0x8000000
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_DLPLL_PD                                                       0x4000000
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_RST                                                       0x2000000
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RTC100M_RSTB                                                   0x1000000
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_DLPLL_RST                                                      0x800000
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_DIV_EN                                                    0x400000
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_CLKOUT_EN                                                 0x200000
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_CLK26MHZ_AUD_EN                                                0x100000
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RTC100M_EN                                                     0x80000
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_SINDRV_ENA                                                     0x40000
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_SINDRV_ENA_SQUARE                                              0x20000
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_CLK26M_RESERVED                                                0x10000
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_N                                                         0x8000
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_IBIAS                                                     0x4000
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_LPF                                                       0x2000
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_SDM_EN                                                    0x1000
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_MOD_EN                                                    0x800
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_DIV_S                                                     0x400
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_REF_SEL                                                   0x200
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_NINT                                                      0x100
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_KINT                                                      0x80
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_BIST_EN                                                   0x40
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_26M_DIV                                                   0x20
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_BIST_CTRL                                                 0x10
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_RESERVED                                                  0x8
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_DLPLL_TYPE_SEL                                                 0x4
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_AAPC_G0                                                        0x2
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_AAPC_G1                                                        0x1
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_AAPC_G2                                                        0x800
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_S_AAPC_LOW_V_CON                                               0x400
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_S_AAPC_D                                                       0x200
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_S_AAPC_BPRES                                                   0x100
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_S_APCOUT_SEL                                                   0x80
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_S_AAPC_RESERVED                                                0x40
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_M_AAPC_D                                                       0x20
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_M_AAPC_LOW_V_CON                                               0x10
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_M_AAPC_BPRES                                                   0x8
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_M_APCOUT_SEL                                                   0x4
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_M_AAPC_RESERVED                                                0x2
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RTC100M_RC_C                                                   0x1
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_REFCK_SEL                                               0xe0000000
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_CLKOUTEXT_EN                                            0x10000000
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_PD                                                      0x8000000
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_RST                                                     0x4000000
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_N                                                       0x3ff8000
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_CLKOUTEN                                                0x4000
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_DIVN                                                    0x3e00
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_BIST_CTRL                                               0x1fe
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_DIFF_OR_SING_SEL                                                    0x1
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_NINT                                                    0xff00000
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_KINT                                                    0xfffff
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_SSC_DIV                                                 0x70000
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_KDELTA                                                  0xffff
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_KSTEP                                                   0x1ffffc0
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_SDM_EN                                                  0x20
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_MOD_EN                                                  0x10
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_DIV_S                                                   0x8
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_BG_RBIAS_MODE                                                       0x4
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_PREDIV                                                  0x2
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_POSTDIV                                                 0x1
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_RESERVED                                                0x1fffff
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_BIST_EN                                                 0x100000
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_BIST_CNT                                                0xffff0
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_LOCKDONE                                                0x8
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_PCIEPLLV_DUTY_FIT_EN                                                0x4
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_PCIEPLLV_26MBUFFER_BIASSEL                                          0x3
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_PCIEPLLV_26MBUFFER_PD                                               0x80
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_PCIEPLLV_26MBUFFER_TEST_EN                                          0x40
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_PCIEPLLV_LDOOUT_SEL                                                 0x30
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_ICP                                                     0xe
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_CP_EN                                                   0x1
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_LDO_TRIM                                                0x3c000000
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_R2_SEL                                                  0x3800000
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_R3_SEL                                                  0x600000
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_C2_SEL                                                  0x1c0000
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_KVCO_SEL                                                0x38000
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_VCO_TEST_EN                                             0x4000
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_VCO_TEST_INT                                            0x2000
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_VCO_TEST_INTSEL                                         0x1c00
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_SHORT_CSR_EN                                            0x200
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_ALLOP_PD                                                0x100
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_TEST_VCO_PN                                             0x80
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_MANUAL_ADJ_PD                                           0x40
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_FBDIV_EN                                                0x20
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_VCOBUF_EN                                               0x10
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_CP_OFFSET                                               0xe
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_DOUBLER_EN                                              0x1
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_CALI_MODE                                               0x6000000
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_CALI_INI                                                0x1f00000
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_CALI_TRIG                                               0x80000
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_CALI_WAITCNT                                            0x60000
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_CALI_POLARITY                                           0x10000
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_VCTRLH_SEL                                              0xe000
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_VCTRLL_SEL                                              0x1c00
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_CALI_DONE                                               0x200
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_CALI_OUT                                                0x1f0
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_CALI_CPPD                                               0x8
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_FREQ_DIFF_EN                                            0x4
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_CALI_VCTRL_HIGH                                         0x2
#define MASK_ANLG_PHY_G6_ANALOG_PCIEPLL_V_RG_PCIEPLLV_CALI_VCTRL_LOW                                          0x1
#define MASK_ANLG_PHY_G6_DBG_SEL_ANALOG_PCIEPLL_V_RG_PCIEPLLV_REFCK_SEL                                       0x10
#define MASK_ANLG_PHY_G6_DBG_SEL_ANALOG_PCIEPLL_V_RG_PCIEPLLV_PD                                              0x8
#define MASK_ANLG_PHY_G6_DBG_SEL_ANALOG_PCIEPLL_V_RG_PCIEPLLV_RST                                             0x4
#define MASK_ANLG_PHY_G6_DBG_SEL_ANALOG_PCIEPLL_V_RG_PCIEPLLV_CLKOUTEN                                        0x2
#define MASK_ANLG_PHY_G6_DBG_SEL_ANALOG_PCIEPLL_V_PCIEPLLV_26MBUFFER_PD                                       0x1
#define MASK_ANLG_PHY_G8_ANALOG_THM2_1_THM_BG_RBIAS_MODE                                                      0x2000
#define MASK_ANLG_PHY_G8_ANALOG_THM2_1_THM_TEST_SEL                                                           0x1800
#define MASK_ANLG_PHY_G8_ANALOG_THM2_1_THM_BP_MODE                                                            0x400
#define MASK_ANLG_PHY_G8_ANALOG_THM2_1_THM_BP_DATA                                                            0x3ff
#define MASK_ANLG_PHY_G8_ANALOG_THM2_1_DGB_SEL_THM_RESERVED_BIT0_CONVERT_CYCLE                                0x2
#define MASK_ANLG_PHY_G8_ANALOG_THM2_1_DGB_SEL_THM_RESERVED_BIT3_SENSOR_SEL                                   0x1
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_PD                                                                0x800000
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_RST                                                               0x400000
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_CLKOUT_EN                                                         0x200000
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_DIV32_EN                                                          0x100000
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_LOCK_DONE                                                         0x80000
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_N                                                                 0x7ff00
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_ICP                                                               0xe0
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_CP_EN                                                             0x10
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_LDO_TRIM                                                          0xf
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_R2_SEL                                                            0x60000
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_R3_SEL                                                            0x18000
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_C1_SEL                                                            0x6000
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_C2_SEL                                                            0x1800
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_KVCO_SEL                                                          0x600
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_VCO_TEST_EN                                                       0x100
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_VCO_TEST_INT                                                      0x80
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_VCO_TEST_INTSEL                                                   0x70
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_FBDIV_EN                                                          0x8
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_VCOBUF_EN                                                         0x4
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_CP_OFFSET                                                         0x3
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_NINT                                                              0x3f800000
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_KINT                                                              0x7fffff
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_SDM_EN                                                            0x4000000
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_CCS_CTRL                                                          0x3fc0000
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_MOD_EN                                                            0x20000
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_DIV_S                                                             0x10000
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_RESERVED                                                          0xffff
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_BIST_EN                                                           0x2000000
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_BIST_CTRL                                                         0x1fe0000
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_POSTDIV                                                           0x10000
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_BIST_CNT                                                          0xffff
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_FREQ_DOUBLE_EN                                                    0x80000
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_CALI_MODE                                                         0x60000
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_CALI_INI                                                          0x1f000
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_CALI_TRIG                                                         0x800
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_FREQ_DIFF_EN                                                      0x400
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_CALI_WAITCNT                                                      0x300
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_CALI_POLARITY                                                     0x80
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_CALI_DONE                                                         0x40
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_CALI_OUT                                                          0x3e
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_CALI_CPPD                                                         0x1
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_VCTRLH_SEL                                                        0x70000
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_VCTRLL_SEL                                                        0xe000
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_RG_CLOSELOOP_EN                                                   0x1000
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_VCO_BANK_SEL                                                      0xf80
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_CALI_VCTRL_HIGH                                                   0x40
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_CALI_VCTRL_LOW                                                    0x20
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_VCO_BANK_SEL_OFFSET                                               0x10
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_ADJ_MANUAL_PD                                                     0x8
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_ISO_SW_EN                                                         0x4
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_TEST_CLK_EN                                                             0x2
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_TEST_SEL                                                                0x1
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_N_INDEX0                                                          0x7ff0
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_POSTDIV_INDEX0                                                    0x8
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_ICP_INDEX0                                                        0x7
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_N_INDEX1                                                          0x7ff0
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_POSTDIV_INDEX1                                                    0x8
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_ICP_INDEX1                                                        0x7
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_N_INDEX2                                                          0x7ff0
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_POSTDIV_INDEX2                                                    0x8
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_ICP_INDEX2                                                        0x7
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_N_INDEX3                                                          0x7ff0
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_POSTDIV_INDEX3                                                    0x8
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_ICP_INDEX3                                                        0x7
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_N_INDEX4                                                          0x7ff0
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_POSTDIV_INDEX4                                                    0x8
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_ICP_INDEX4                                                        0x7
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_N_INDEX5                                                          0x7ff0
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_POSTDIV_INDEX5                                                    0x8
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_ICP_INDEX5                                                        0x7
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_N_INDEX6                                                          0x7ff0
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_POSTDIV_INDEX6                                                    0x8
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_ICP_INDEX6                                                        0x7
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_N_INDEX7                                                          0x7ff0
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_POSTDIV_INDEX7                                                    0x8
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_MPLL2_ICP_INDEX7                                                        0x7
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_DBG_SEL_ANALOG_MPLL2_MPLL2_ICP                                          0x4
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_DBG_SEL_ANALOG_MPLL2_MPLL2_N                                            0x2
#define MASK_ANLG_PHY_G9_ANALOG_MPLL2_DBG_SEL_ANALOG_MPLL2_MPLL2_POSTDIV                                      0x1
#define MASK_ANLG_PHY_G9_DBG_SEL_ANALOG_MPLL2_MPLL2_PD                                                        0x40
#define MASK_ANLG_PHY_G9_DBG_SEL_ANALOG_MPLL2_MPLL2_RST                                                       0x20
#define MASK_ANLG_PHY_G9_DBG_SEL_ANALOG_MPLL2_MPLL2_CLKOUT_EN                                                 0x10
#define MASK_ANLG_PHY_G9_DBG_SEL_ANALOG_MPLL2_MPLL2_DIV32_EN                                                  0x8
#define MASK_ANLG_PHY_G9_DBG_SEL_ANALOG_MPLL2_MPLL2_N                                                         0x4
#define MASK_ANLG_PHY_G9_DBG_SEL_ANALOG_MPLL2_MPLL2_ICP                                                       0x2
#define MASK_ANLG_PHY_G9_DBG_SEL_ANALOG_MPLL2_MPLL2_POSTDIV                                                   0x1
#define MASK_ANLG_PHY_PCIE3_UPCS_PIPE_CONFIG                                                                  0x1fffe000
#define MASK_ANLG_PHY_PCIE3_PHY_RTUNE_REQ                                                                     0x1000
#define MASK_ANLG_PHY_PCIE3_PHY_RTUNE_ACK                                                                     0x800
#define MASK_ANLG_PHY_PCIE3_PHY_RX0_TERM_ACDC                                                                 0x400
#define MASK_ANLG_PHY_PCIE3_PHY_EXT_CTRL_SEL                                                                  0x200
#define MASK_ANLG_PHY_PCIE3_PHY0_TEST_FLYOVER_EN                                                              0x100
#define MASK_ANLG_PHY_PCIE3_PHY0_TEST_STOP_CLK_EN                                                             0x80
#define MASK_ANLG_PHY_PCIE3_PHY0_TEST_TX_REF_CLK_EN                                                           0x40
#define MASK_ANLG_PHY_PCIE3_PHY_TEST_BURNIN                                                                   0x20
#define MASK_ANLG_PHY_PCIE3_PHY_TEST_POWERDOWN                                                                0x10
#define MASK_ANLG_PHY_PCIE3_PHY_LANE0_RX2TX_PAR_LB_EN                                                         0x8
#define MASK_ANLG_PHY_PCIE3_EXT_PCLK_REQ                                                                      0x4
#define MASK_ANLG_PHY_PCIE3_PHY0_REF_REPEAT_CLK_EN                                                            0x2
#define MASK_ANLG_PHY_PCIE3_PHY_REF_USE_PAD                                                                   0x1
#define MASK_ANLG_PHY_PCIE3_PG_MODE_EN                                                                        0x4000
#define MASK_ANLG_PHY_PCIE3_PHY0_ANA_PWR_EN_REG                                                               0x2000
#define MASK_ANLG_PHY_PCIE3_PHY0_PMA_PWR_STABLE_REG_CONTROL                                                   0x1000
#define MASK_ANLG_PHY_PCIE3_PHY0_PCS_PWR_EN                                                                   0x800
#define MASK_ANLG_PHY_PCIE3_PHY0_PCS_PWR_STABEL                                                               0x400
#define MASK_ANLG_PHY_PCIE3_PHY_LANE0_POWER_PRESENT                                                           0x200
#define MASK_ANLG_PHY_PCIE3_UPCS_PWR_EN                                                                       0x100
#define MASK_ANLG_PHY_PCIE3_UPCS_PWR_STABLE                                                                   0x80
#define MASK_ANLG_PHY_PCIE3_PHY0_MPLLB_SSC_EN                                                                 0x40
#define MASK_ANLG_PHY_PCIE3_PHY0_MPLLB_STATE                                                                  0x20
#define MASK_ANLG_PHY_PCIE3_PHY0_MPLLB_FORCE_EN                                                               0x10
#define MASK_ANLG_PHY_PCIE3_PHY0_MPLLA_SSC_EN                                                                 0x8
#define MASK_ANLG_PHY_PCIE3_PHY0_MPLLA_STATE                                                                  0x4
#define MASK_ANLG_PHY_PCIE3_PHY0_MPLLA_FORCE_EN                                                               0x2
#define MASK_ANLG_PHY_PCIE3_PHY0_CR_PARA_SEL                                                                  0x1
#define MASK_ANLG_PHY_PCIE3_PHY0_SRAM_INIT_DONE                                                               0x40000
#define MASK_ANLG_PHY_PCIE3_PHY0_SRAM_EXT_LD_DONE                                                             0x20000
#define MASK_ANLG_PHY_PCIE3_PHY0_SRAM_BYPASS                                                                  0x10000
#define MASK_ANLG_PHY_PCIE3_PIPE_TX0_ONES_ZEROS                                                               0x8000
#define MASK_ANLG_PHY_PCIE3_PIPE_TX0_PATTERN                                                                  0x6000
#define MASK_ANLG_PHY_PCIE3_PIPE_RX0_TERMINATION                                                              0x1000
#define MASK_ANLG_PHY_PCIE3_PIPE_RX0_SRIS_MODE_EN                                                             0x800
#define MASK_ANLG_PHY_PCIE3_PIPE_RX0_EQ_TRAINING                                                              0x400
#define MASK_ANLG_PHY_PCIE3_PIPE_LANE0_TX2RX_LOOPBK                                                           0x300
#define MASK_ANLG_PHY_PCIE3_PIPE_LANE0_PROTOCOL                                                               0xc0
#define MASK_ANLG_PHY_PCIE3_PIPE_LANE0_PHY_SRC_SEL                                                            0x30
#define MASK_ANLG_PHY_PCIE3_PIPE_LANE0_LINK_NUM                                                               0xf
#define MASK_ANLG_PHY_PCIE3_PROTOCOL0_EXT_TX_IBOOST_LVL                                                       0x7800000
#define MASK_ANLG_PHY_PCIE3_PROTOCOL0_EXT_TX_EQ_MAIN_G1                                                       0x7c0000
#define MASK_ANLG_PHY_PCIE3_PROTOCOL0_EXT_TX_EQ_MAIN_G2                                                       0x3e000
#define MASK_ANLG_PHY_PCIE3_PROTOCOL0_EXT_TX_EQ_MAIN_G3                                                       0x1f00
#define MASK_ANLG_PHY_PCIE3_PROTOCOL0_EXT_TX_EQ_POST_G1                                                       0xf0
#define MASK_ANLG_PHY_PCIE3_PROTOCOL0_EXT_TX_EQ_POST_G2                                                       0xf
#define MASK_ANLG_PHY_PCIE3_PROTOCOL1_EXT_REG                                                                 0xffff0000
#define MASK_ANLG_PHY_PCIE3_PROTOCOL2_EXT_REG                                                                 0xffff
#define MASK_ANLG_PHY_PCIE3_PROTOCOL0_EXT_REG                                                                 0xfffffff
#define MASK_ANLG_PHY_PCIE3_PROTOCOL0_EXT_REG1                                                                0x3fffff
#define MASK_ANLG_PHY_PCIE3_PROTOCOL0_EXT_REG2                                                                0xfffffff
#define MASK_ANLG_PHY_PCIE3_PROTOCOL0_EXT_REG3                                                                0x7ffffff
#define MASK_ANLG_PHY_PCIE3_PROTOCOL0_EXT_REG5                                                                0x3fffff
#define MASK_ANLG_PHY_PCIE3_PROTOCOL0_EXT_REG6                                                                0x7fffffff
#define MASK_ANLG_PHY_PCIE3_PROTOCOL0_EXT_REG11                                                               0x7800000
#define MASK_ANLG_PHY_PCIE3_PROTOCOL0_EXT_REG10                                                               0x780000
#define MASK_ANLG_PHY_PCIE3_PROTOCOL0_EXT_REG9                                                                0x78000
#define MASK_ANLG_PHY_PCIE3_PROTOCOL0_EXT_REG8                                                                0x7800
#define MASK_ANLG_PHY_PCIE3_PROTOCOL0_EXT_REG7                                                                0x7ff
#define MASK_ANLG_PHY_PCIE3_PROTOCOL0_EXT_REG12                                                               0xffffffff
#define MASK_ANLG_PHY_PCIE3_PROTOCOL0_EXT_REG13                                                               0xffff
#define MASK_ANLG_PHY_PCIE3_PROTOCOL0_EXT_REG14                                                               0xffffffff
#define MASK_ANLG_PHY_PCIE3_PROTOCOL0_EXT_REG15                                                               0xffff
#define MASK_ANLG_PHY_PCIE3_PROTOCOL0_EXT_REG16                                                               0x7ffffff
#define MASK_ANLG_PHY_PCIE3_PROTOCOL0_EXT_REG17                                                               0x7ffffff
#define MASK_ANLG_PHY_PCIE3_PROTOCOL0_EXT_REG18                                                               0x7ffffff
#define MASK_ANLG_PHY_PCIE3_PROTOCOL0_EXT_REG19                                                               0x7ffffff
#define MASK_ANLG_PHY_PCIE3_PROTOCOL0_EXT_REG20                                                               0x7ffffff
#define MASK_ANLG_PHY_PCIE3_PROTOCOL0_EXT_REG21                                                               0xff
#define MASK_ANLG_PHY_PCIE3_PIPE_RX0_EBUFF_LOCATION                                                           0x3fe
#define MASK_ANLG_PHY_PCIE3_PIPE_RX0_ALIGN_DETECT                                                             0x1
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTHSCLK                                            0x10
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSCLK                                                 0x8
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXITCLK                                             0x4
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_STOPSTATECLK                                              0x2
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_ULPSACTIVENOTCLK                                          0x1
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTDATAHS_0                                         0x400
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTESC_0                                            0x200
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_TXLPDTESC_0                                               0x100
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSESC_0                                               0x80
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXIT_0                                              0x40
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_TXTRIGGERESC_0                                            0x3c
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_TXVALIDESC_0                                              0x2
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_TXREADYESC_0                                              0x1
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTDATAHS_1                                         0x8
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTESC_1                                            0x4
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSESC_1                                               0x2
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXIT_1                                              0x1
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTDATAHS_2                                         0x8
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTESC_2                                            0x4
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSESC_2                                               0x2
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXIT_2                                              0x1
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTDATAHS_3                                         0x8
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTESC_3                                            0x4
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSESC_3                                               0x2
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXIT_3                                              0x1
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_TXDATAESC_0                                               0xff
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_RXLPDTESC_0                                               0x20
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_RXTRIGGERESC_0                                            0x1e
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_RXVALIDESC_0                                              0x1
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_ERRESC_0                                                  0x10
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_ERRSYNCESC_0                                              0x8
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTROL_0                                              0x4
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTENTIONLP0_0                                        0x2
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTENTIONLP1_0                                        0x1
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_PS_PD_S                                                   0x1000
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_PS_PD_L                                                   0x800
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_SHUTDOWNZ                                                 0x400
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_RSTZ                                                      0x200
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_ENABLE_0                                                  0x100
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_ENABLE_1                                                  0x80
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_ENABLE_2                                                  0x40
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_ENABLE_3                                                  0x20
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_ENABLECLK                                                 0x10
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_FORCEPLL                                                  0x8
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_PLLLOCK                                                   0x4
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_BISTON                                                    0x2
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_BISTDONE                                                  0x1
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_TESTDIN                                                   0x7f800
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_TESTDOUT                                                  0x7f8
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_TESTEN                                                    0x4
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_TESTCLK                                                   0x2
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_TESTCLR                                                   0x1
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_TURNREQUEST_0                                             0x20
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_DIRECTION_0                                               0x10
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_STOPSTATEDATA_0                                           0x8
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_STOPSTATEDATA_1                                           0x4
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_STOPSTATEDATA_2                                           0x2
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_STOPSTATEDATA_3                                           0x1
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_TXSKEWCALHS_0                                             0x8
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_TXSKEWCALHS_1                                             0x4
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_TXSKEWCALHS_2                                             0x2
#define MASK_ANLG_PHY_TOP_ANALOG_MIPI_DSI_4LANE_DSI_TXSKEWCALHS_3                                             0x1
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTHSCLK                                    0x80000000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSCLK                                         0x40000000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXITCLK                                     0x20000000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTDATAHS_0                                 0x10000000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTESC_0                                    0x8000000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXLPDTESC_0                                       0x4000000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSESC_0                                       0x2000000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXIT_0                                      0x1000000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXTRIGGERESC_0                                    0x800000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXVALIDESC_0                                      0x400000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTDATAHS_1                                 0x200000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTESC_1                                    0x100000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSESC_1                                       0x80000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXIT_1                                      0x40000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTDATAHS_2                                 0x20000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTESC_2                                    0x10000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSESC_2                                       0x8000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXIT_2                                      0x4000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTDATAHS_3                                 0x2000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTESC_3                                    0x1000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSESC_3                                       0x800
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXIT_3                                      0x400
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXDATAESC_0                                       0x200
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_PS_PD_S                                           0x100
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_PS_PD_L                                           0x80
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_SHUTDOWNZ                                         0x40
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_RSTZ                                              0x20
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_ENABLE_0                                          0x10
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_ENABLE_1                                          0x8
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_ENABLE_2                                          0x4
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_ENABLE_3                                          0x2
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_ENABLECLK                                         0x1
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_FORCEPLL                                          0x200
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TESTDIN                                           0x100
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TESTEN                                            0x80
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TESTCLK                                           0x40
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TESTCLR                                           0x20
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TURNREQUEST_0                                     0x10
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXSKEWCALHS_0                                     0x8
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXSKEWCALHS_1                                     0x4
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXSKEWCALHS_2                                     0x2
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXSKEWCALHS_3                                     0x1
#define MASK_ANLG_PHY_TOP_ANALOG_26MBUF_REC_26MHZ_BUF_PD                                                      0x400
#define MASK_ANLG_PHY_TOP_ANALOG_26MBUF_REC_26MHZ_RESERVED                                                    0x3ff
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_26MBUF_REC_26MHZ_BUF_PD                                              0x2
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_26MBUF_REC_26MHZ_RESERVED                                            0x1
#define MASK_ANLG_PHY_TOP_ANALOG_USB20_USB20_VBUSVALID                                                        0x40
#define MASK_ANLG_PHY_TOP_ANALOG_USB20_USB20_TESTDATAOUT                                                      0x3c
#define MASK_ANLG_PHY_TOP_ANALOG_USB20_USB20_T2RCOMP                                                          0x2
#define MASK_ANLG_PHY_TOP_ANALOG_USB20_USB20_LPBK_END                                                         0x1
#define MASK_ANLG_PHY_TOP_ANALOG_USB20_USB20_SUSPENDM                                                         0x40
#define MASK_ANLG_PHY_TOP_ANALOG_USB20_USB20_PORN                                                             0x20
#define MASK_ANLG_PHY_TOP_ANALOG_USB20_USB20_RESET                                                            0x10
#define MASK_ANLG_PHY_TOP_ANALOG_USB20_USB20_RXERROR                                                          0x8
#define MASK_ANLG_PHY_TOP_ANALOG_USB20_USB20_BYPASS_FS                                                        0x4
#define MASK_ANLG_PHY_TOP_ANALOG_USB20_USB20_BYPASS_IN_DM                                                     0x2
#define MASK_ANLG_PHY_TOP_ANALOG_USB20_USB20_BYPASS_OUT_DP                                                    0x1
#define MASK_ANLG_PHY_TOP_ANALOG_USB20_USB20_DPPULLDOWN                                                       0x4
#define MASK_ANLG_PHY_TOP_ANALOG_USB20_USB20_DMPULLDOWN                                                       0x2
#define MASK_ANLG_PHY_TOP_ANALOG_USB20_USB20_SLEEPM                                                           0x1
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_USB20_USB20_SUSPENDM                                                 0x80
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_USB20_USB20_PORN                                                     0x40
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_USB20_USB20_RESET                                                    0x20
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_USB20_USB20_BYPASS_FS                                                0x10
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_USB20_USB20_BYPASS_IN_DM                                             0x8
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_USB20_USB20_DPPULLDOWN                                               0x4
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_USB20_USB20_DMPULLDOWN                                               0x2
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_USB20_USB20_SLEEPM                                                   0x1
#define MASK_ANLG_PHY_TOP_ANALOG_USB3_TYPEC_USB30_BIST_EN                                                     0x40
#define MASK_ANLG_PHY_TOP_ANALOG_USB3_TYPEC_USB30_BIST_DONE                                                   0x20
#define MASK_ANLG_PHY_TOP_ANALOG_USB3_TYPEC_USB30_BIST_OK                                                     0x10
#define MASK_ANLG_PHY_TOP_ANALOG_USB3_TYPEC_USB30_TOUT_0                                                      0x8
#define MASK_ANLG_PHY_TOP_ANALOG_USB3_TYPEC_USB30_TOUT_1                                                      0x4
#define MASK_ANLG_PHY_TOP_ANALOG_USB3_TYPEC_USB30_TOUT_2                                                      0x2
#define MASK_ANLG_PHY_TOP_ANALOG_USB3_TYPEC_USB30_TOUT_3                                                      0x1
#define MASK_ANLG_PHY_TOP_ANALOG_USB3_TYPEC_USB30_RESET_N                                                     0x20
#define MASK_ANLG_PHY_TOP_ANALOG_USB3_TYPEC_USB30_TXMARGIN                                                    0x1c
#define MASK_ANLG_PHY_TOP_ANALOG_USB3_TYPEC_USB30_TXSWING                                                     0x2
#define MASK_ANLG_PHY_TOP_ANALOG_USB3_TYPEC_USB30_SW_SEL                                                      0x1
#define MASK_ANLG_PHY_TOP_ANALOG_USB3_TYPEC_USB30_PS_PD_S                                                     0x4
#define MASK_ANLG_PHY_TOP_ANALOG_USB3_TYPEC_USB30_PS_PD_L                                                     0x2
#define MASK_ANLG_PHY_TOP_ANALOG_USB3_TYPEC_USB30_ISO_SW_EN                                                   0x1
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_USB3_TYPEC_USB30_RESET_N                                             0x40
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_USB3_TYPEC_USB30_TXMARGIN                                            0x20
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_USB3_TYPEC_USB30_TXSWING                                             0x10
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_USB3_TYPEC_USB30_SW_SEL                                              0x8
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_USB3_TYPEC_USB30_PS_PD_S                                             0x4
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_USB3_TYPEC_USB30_PS_PD_L                                             0x2
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_USB3_TYPEC_USB30_ISO_SW_EN                                           0x1
#define MASK_ANLG_PHY_TOP_ANALOG_MPLL1_MPLL1_PD                                                               0x10
#define MASK_ANLG_PHY_TOP_ANALOG_MPLL1_MPLL1_RST                                                              0x8
#define MASK_ANLG_PHY_TOP_ANALOG_MPLL1_MPLL1_CLKOUT_EN                                                        0x4
#define MASK_ANLG_PHY_TOP_ANALOG_MPLL1_MPLL1_DIV32_EN                                                         0x2
#define MASK_ANLG_PHY_TOP_ANALOG_MPLL1_MPLL1_LOCK_DONE                                                        0x1
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MPLL1_MPLL1_PD                                                       0x8
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MPLL1_MPLL1_RST                                                      0x4
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MPLL1_MPLL1_CLKOUT_EN                                                0x2
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_MPLL1_MPLL1_DIV32_EN                                                 0x1
#define MASK_ANLG_PHY_TOP_ANALOG_THM2_0_THM_RSTN                                                              0x2000
#define MASK_ANLG_PHY_TOP_ANALOG_THM2_0_THM_RUN                                                               0x1000
#define MASK_ANLG_PHY_TOP_ANALOG_THM2_0_THM_PD                                                                0x800
#define MASK_ANLG_PHY_TOP_ANALOG_THM2_0_THM_VALID                                                             0x400
#define MASK_ANLG_PHY_TOP_ANALOG_THM2_0_THM_DATA                                                              0x3ff
#define MASK_ANLG_PHY_TOP_ANALOG_THM2_0_THM_RESERVED                                                          0xffff
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_THM2_0_THM_RSTN                                                      0x8
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_THM2_0_THM_RUN                                                       0x4
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_THM2_0_THM_PD                                                        0x2
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_THM2_0_THM_RESERVED                                                  0x1
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_RPLL_PD                                                               0x20
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_REC_26MHZ_0_BUF_PD                                                    0x10
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_REC_26MHZ_1_BUF_PD                                                    0x8
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_S_AAPC_PD                                                             0x4
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_M_AAPC_PD                                                             0x2
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_DLPLL_PD                                                              0x1
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_RPLL_RST                                                              0x4
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_RTC100M_RSTB                                                          0x2
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_DLPLL_RST                                                             0x1
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_RPLL_DIV_EN                                                           0x200
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_RPLL_CLKOUT_EN                                                        0x100
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_CLK26MHZ_AUD_EN                                                       0x80
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_RTC100M_EN                                                            0x40
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_SINDRV_ENA                                                            0x20
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_SINDRV_ENA_SQUARE                                                     0x10
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_CLK26M_RESERVED                                                       0xf
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_RPLL_N                                                                0x1ffc00
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_RPLL_IBIAS                                                            0x300
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_RPLL_LPF                                                              0xe0
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_RPLL_SDM_EN                                                           0x10
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_RPLL_MOD_EN                                                           0x8
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_RPLL_DIV_S                                                            0x4
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_RPLL_REF_SEL                                                          0x3
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_RPLL_NINT                                                             0x3f800000
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_RPLL_KINT                                                             0x7fffff
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_RPLL_BIST_EN                                                          0x80
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_RPLL_26M_DIV                                                          0x7e
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_RPLL_LOCK_DONE                                                        0x1
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_RPLL_BIST_CTRL                                                        0xff0000
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_RPLL_BIST_CNT                                                         0xffff
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_RPLL_RESERVED                                                         0x1fffff
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_DLPLL_TYPE_SEL                                                        0x20000
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_DLPLL_BIST_CNT                                                        0x1fffe
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_DLPLL_LOCK_DONE                                                       0x1
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_AAPC_G0                                                               0x3000000
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_AAPC_G1                                                               0xc00000
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_AAPC_G2                                                               0x300000
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_S_AAPC_LOW_V_CON                                                      0x80000
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_S_AAPC_D                                                              0x7ffe0
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_S_AAPC_BPRES                                                          0x10
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_S_APCOUT_SEL                                                          0xc
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_S_AAPC_RESERVED                                                       0x3
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_M_AAPC_D                                                              0xfffc0
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_M_AAPC_LOW_V_CON                                                      0x20
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_M_AAPC_BPRES                                                          0x10
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_M_APCOUT_SEL                                                          0xc
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_M_AAPC_RESERVED                                                       0x3
#define MASK_ANLG_PHY_TOP_ANALOG_BB_TOP_RTC100M_RC_C                                                          0x7f
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_BB_TOP_RPLL_PD                                                       0x80000000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_BB_TOP_REC_26MHZ_0_BUF_PD                                            0x40000000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_BB_TOP_REC_26MHZ_1_BUF_PD                                            0x20000000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_BB_TOP_S_AAPC_PD                                                     0x10000000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_BB_TOP_M_AAPC_PD                                                     0x8000000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_BB_TOP_DLPLL_PD                                                      0x4000000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_BB_TOP_RPLL_RST                                                      0x2000000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_BB_TOP_RTC100M_RSTB                                                  0x1000000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_BB_TOP_DLPLL_RST                                                     0x800000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_BB_TOP_RPLL_DIV_EN                                                   0x400000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_BB_TOP_RPLL_CLKOUT_EN                                                0x200000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_BB_TOP_CLK26MHZ_AUD_EN                                               0x100000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_BB_TOP_RTC100M_EN                                                    0x80000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_BB_TOP_SINDRV_ENA                                                    0x40000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_BB_TOP_SINDRV_ENA_SQUARE                                             0x20000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_BB_TOP_CLK26M_RESERVED                                               0x10000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_BB_TOP_RPLL_N                                                        0x8000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_BB_TOP_RPLL_IBIAS                                                    0x4000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_BB_TOP_RPLL_LPF                                                      0x2000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_BB_TOP_RPLL_SDM_EN                                                   0x1000
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_BB_TOP_RPLL_MOD_EN                                                   0x800
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_BB_TOP_RPLL_DIV_S                                                    0x400
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_BB_TOP_RPLL_REF_SEL                                                  0x200
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_BB_TOP_RPLL_NINT                                                     0x100
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_BB_TOP_RPLL_KINT                                                     0x80
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_BB_TOP_RPLL_BIST_EN                                                  0x40
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_BB_TOP_RPLL_26M_DIV                                                  0x20
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_BB_TOP_RPLL_BIST_CTRL                                                0x10
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_BB_TOP_RPLL_RESERVED                                                 0x8
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_BB_TOP_DLPLL_TYPE_SEL                                                0x4
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_BB_TOP_AAPC_G0                                                       0x2
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_BB_TOP_AAPC_G1                                                       0x1
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_BB_TOP_AAPC_G2                                                       0x800
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_BB_TOP_S_AAPC_LOW_V_CON                                              0x400
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_BB_TOP_S_AAPC_D                                                      0x200
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_BB_TOP_S_AAPC_BPRES                                                  0x100
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_BB_TOP_S_APCOUT_SEL                                                  0x80
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_BB_TOP_S_AAPC_RESERVED                                               0x40
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_BB_TOP_M_AAPC_D                                                      0x20
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_BB_TOP_M_AAPC_LOW_V_CON                                              0x10
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_BB_TOP_M_AAPC_BPRES                                                  0x8
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_BB_TOP_M_APCOUT_SEL                                                  0x4
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_BB_TOP_M_AAPC_RESERVED                                               0x2
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_BB_TOP_RTC100M_RC_C                                                  0x1
#define MASK_ANLG_PHY_TOP_ANALOG_THM1_THM_RSTN                                                                0x2000
#define MASK_ANLG_PHY_TOP_ANALOG_THM1_THM_RUN                                                                 0x1000
#define MASK_ANLG_PHY_TOP_ANALOG_THM1_THM_PD                                                                  0x800
#define MASK_ANLG_PHY_TOP_ANALOG_THM1_THM_VALID                                                               0x400
#define MASK_ANLG_PHY_TOP_ANALOG_THM1_THM_DATA                                                                0x3ff
#define MASK_ANLG_PHY_TOP_ANALOG_THM1_THM_RESERVED                                                            0xffff
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_THM1_THM_RSTN                                                        0x8
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_THM1_THM_RUN                                                         0x4
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_THM1_THM_PD                                                          0x2
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_THM1_THM_RESERVED                                                    0x1
#define MASK_ANLG_PHY_TOP_ANALOG_EFUSE0_1_EFS_ENK1                                                            0x2
#define MASK_ANLG_PHY_TOP_ANALOG_EFUSE0_1_EFS_ENK2                                                            0x1
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_EFUSE0_1_EFS_ENK1                                                    0x2
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_EFUSE0_1_EFS_ENK2                                                    0x1
#define MASK_ANLG_PHY_TOP_ANALOG_EFUSE1_EFS_ENK1                                                              0x2
#define MASK_ANLG_PHY_TOP_ANALOG_EFUSE1_EFS_ENK2                                                              0x1
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_EFUSE1_EFS_ENK1                                                      0x2
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_EFUSE1_EFS_ENK2                                                      0x1
#define MASK_ANLG_PHY_TOP_ANALOG_THM2_1_THM_RSTN                                                              0x2000
#define MASK_ANLG_PHY_TOP_ANALOG_THM2_1_THM_RUN                                                               0x1000
#define MASK_ANLG_PHY_TOP_ANALOG_THM2_1_THM_PD                                                                0x800
#define MASK_ANLG_PHY_TOP_ANALOG_THM2_1_THM_VALID                                                             0x400
#define MASK_ANLG_PHY_TOP_ANALOG_THM2_1_THM_DATA                                                              0x3ff
#define MASK_ANLG_PHY_TOP_ANALOG_THM2_1_THM_RESERVED                                                          0xffff
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_THM2_1_THM_RSTN                                                      0x8
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_THM2_1_THM_RUN                                                       0x4
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_THM2_1_THM_PD                                                        0x2
#define MASK_ANLG_PHY_TOP_DBG_SEL_ANALOG_THM2_1_THM_RESERVED                                                  0x1
#define MASK_ANLG_TOP_1_R2G_ANALOG_USB20_USB20_BISTRAM_EN                                                     0x40
#define MASK_ANLG_TOP_1_MPLL1_CLK_JITTER_MON_SEL                                                              0x30
#define MASK_ANLG_TOP_1_MPLL1_CLK_JITTER_MON_EN                                                               0x8
#define MASK_ANLG_TOP_1_MPLL0_CLK_JITTER_MON_SEL                                                              0x6
#define MASK_ANLG_TOP_1_MPLL0_CLK_JITTER_MON_EN                                                               0x1
#define MASK_ANLG_TOP_1_R2G_USB20_ISO_SW_EN                                                                   0x800
#define MASK_ANLG_TOP_1_R2G_ANALOG_USB20_USB20_PS_PD_S                                                        0x400
#define MASK_ANLG_TOP_1_R2G_ANALOG_USB20_USB20_PS_PD_L                                                        0x200
#define MASK_ANLG_TOP_1_DBG_SEL_USB20_ISO_SW_EN                                                               0x100
#define MASK_ANLG_TOP_1_DBG_SEL_ANALOG_USB20_USB20_PS_PD_S                                                    0x80
#define MASK_ANLG_TOP_1_DBG_SEL_ANALOG_USB20_USB20_PS_PD_L                                                    0x40
#define MASK_ANLG_TOP_1_DBG_SEL_ANALOG_PCIE_GEN2_ISO_SW_EN                                                    0x20
#define MASK_ANLG_TOP_1_DBG_SEL_ANALOG_PCIE_GEN2_PS_PD_L                                                      0x10
#define MASK_ANLG_TOP_1_DBG_SEL_ANALOG_PCIE_GEN2_PS_PD_S                                                      0x8
#define MASK_ANLG_TOP_1_R2G_ANALOG_PCIE_GEN2_ISO_SW_EN                                                        0x4
#define MASK_ANLG_TOP_1_R2G_ANALOG_PCIE_GEN2_PS_PD_L                                                          0x2
#define MASK_ANLG_TOP_1_R2G_ANALOG_PCIE_GEN2_PS_PD_S                                                          0x1
#define MASK_ANLG_TOP_1_R2G_CSI_2P2LANE_ISO_SW_EN                                                             0x800000
#define MASK_ANLG_TOP_1_R2G_ANALOG_MIPI_CSI_2P2LANE_CSI_PS_PD_S                                               0x400000
#define MASK_ANLG_TOP_1_R2G_ANALOG_MIPI_CSI_2P2LANE_CSI_PS_PD_L                                               0x200000
#define MASK_ANLG_TOP_1_DBG_SEL_CSI_2P2LANE_ISO_SW_EN                                                         0x100000
#define MASK_ANLG_TOP_1_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_PS_PD_S                                           0x80000
#define MASK_ANLG_TOP_1_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_PS_PD_L                                           0x40000
#define MASK_ANLG_TOP_1_R2G_CSI_4LANE_1_ISO_SW_EN                                                             0x20000
#define MASK_ANLG_TOP_1_R2G_ANALOG_MIPI_CSI_4LANE_1_CSI_PS_PD_S                                               0x10000
#define MASK_ANLG_TOP_1_R2G_ANALOG_MIPI_CSI_4LANE_1_CSI_PS_PD_L                                               0x8000
#define MASK_ANLG_TOP_1_DBG_SEL_CSI_4LANE_1_ISO_SW_EN                                                         0x4000
#define MASK_ANLG_TOP_1_DBG_SEL_ANALOG_MIPI_CSI_4LANE_1_CSI_PS_PD_S                                           0x2000
#define MASK_ANLG_TOP_1_DBG_SEL_ANALOG_MIPI_CSI_4LANE_1_CSI_PS_PD_L                                           0x1000
#define MASK_ANLG_TOP_1_R2G_CSI_4LANE_0_ISO_SW_EN                                                             0x800
#define MASK_ANLG_TOP_1_R2G_ANALOG_MIPI_CSI_4LANE_0_CSI_PS_PD_S                                               0x400
#define MASK_ANLG_TOP_1_R2G_ANALOG_MIPI_CSI_4LANE_0_CSI_PS_PD_L                                               0x200
#define MASK_ANLG_TOP_1_DBG_SEL_CSI_4LANE_0_ISO_SW_EN                                                         0x100
#define MASK_ANLG_TOP_1_DBG_SEL_ANALOG_MIPI_CSI_4LANE_0_CSI_PS_PD_S                                           0x80
#define MASK_ANLG_TOP_1_DBG_SEL_ANALOG_MIPI_CSI_4LANE_0_CSI_PS_PD_L                                           0x40
#define MASK_ANLG_TOP_1_R2G_DSI_4LANE_ISO_SW_EN                                                               0x20
#define MASK_ANLG_TOP_1_R2G_ANALOG_MIPI_DSI_4LANE_DSI_PS_PD_S                                                 0x10
#define MASK_ANLG_TOP_1_R2G_ANALOG_MIPI_DSI_4LANE_DSI_PS_PD_L                                                 0x8
#define MASK_ANLG_TOP_1_DBG_SEL_DSI_4LANE_ISO_SW_EN                                                           0x4
#define MASK_ANLG_TOP_1_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_PS_PD_S                                             0x2
#define MASK_ANLG_TOP_1_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_PS_PD_L                                             0x1
#define MASK_AON_APB_SERDES_DPHY_REF_EB                                                                       0x100000
#define MASK_AON_APB_SERDES_DPHY_CFG_EB                                                                       0x80000
#define MASK_AON_APB_LVDIS_PLL_DIV_EN                                                                         0x40000
#define MASK_AON_APB_CSSYS_PUB_EB                                                                             0x20000
#define MASK_AON_APB_CSSYS_APB_EB                                                                             0x10000
#define MASK_AON_APB_CSSYS_EB                                                                                 0x8000
#define MASK_AON_APB_APCPU_DAP_EB                                                                             0x4000
#define MASK_AON_APB_AI_EB                                                                                    0x2000
#define MASK_AON_APB_MSPI_EB                                                                                  0x1000
#define MASK_AON_APB_GPU_EB                                                                                   0x800
#define MASK_AON_APB_SP_AHB_CLK_SOFT_EB                                                                       0x400
#define MASK_AON_APB_MM_EB                                                                                    0x200
#define MASK_AON_APB_IPA_EB                                                                                   0x100
#define MASK_AON_APB_PROBE_EB                                                                                 0x80
#define MASK_AON_APB_AUX2_EB                                                                                  0x40
#define MASK_AON_APB_AUX1_EB                                                                                  0x20
#define MASK_AON_APB_AUX0_EB                                                                                  0x10
#define MASK_AON_APB_DJTAG_EB                                                                                 0x8
#define MASK_AON_APB_DJTAG_TCK_EB                                                                             0x4
#define MASK_AON_APB_RFTI_EB                                                                                  0x2
#define MASK_AON_APB_RC100M_CAL_EB                                                                            0x1
#define MASK_AON_APB_SCC_EB                                                                                   0x100000
#define MASK_AON_APB_AON_IIS_EB                                                                               0x80000
#define MASK_AON_APB_DEBUG_FILTER_EB                                                                          0x40000
#define MASK_AON_APB_APCPU_TS0_EB                                                                             0x20000
#define MASK_AON_APB_THM3_EB                                                                                  0x10000
#define MASK_AON_APB_UFS_AO_EB                                                                                0x8000
#define MASK_AON_APB_I2C1_EB                                                                                  0x4000
#define MASK_AON_APB_CKG_EB                                                                                   0x2000
#define MASK_AON_APB_ANA_EB                                                                                   0x1000
#define MASK_AON_APB_PIN_EB                                                                                   0x800
#define MASK_AON_APB_SPLK_EB                                                                                  0x400
#define MASK_AON_APB_OTG_PHY_EB                                                                               0x200
#define MASK_AON_APB_OTG_UTMI_EB                                                                              0x100
#define MASK_AON_APB_DVFS_TOP_EB                                                                              0x80
#define MASK_AON_APB_AON_TMR_EB                                                                               0x40
#define MASK_AON_APB_AP_SYST_EB                                                                               0x20
#define MASK_AON_APB_AON_SYST_EB                                                                              0x10
#define MASK_AON_APB_KPD_EB                                                                                   0x8
#define MASK_AON_APB_MBOX_EB                                                                                  0x4
#define MASK_AON_APB_GPIO_EB                                                                                  0x2
#define MASK_AON_APB_EFUSE_EB                                                                                 0x1
#define MASK_AON_APB_SERDES_EB                                                                                0x80000000
#define MASK_AON_APB_APCPU_WDG_EB                                                                             0x40000000
#define MASK_AON_APB_AP_WDG_EB                                                                                0x20000000
#define MASK_AON_APB_PWM3_EB                                                                                  0x10000000
#define MASK_AON_APB_PWM2_EB                                                                                  0x8000000
#define MASK_AON_APB_PWM1_EB                                                                                  0x4000000
#define MASK_AON_APB_PWM0_EB                                                                                  0x2000000
#define MASK_AON_APB_AP_TMR2_EB                                                                               0x1000000
#define MASK_AON_APB_AP_TMR1_EB                                                                               0x800000
#define MASK_AON_APB_AP_TMR0_EB                                                                               0x400000
#define MASK_AON_APB_WTLCP_INTC_EB                                                                            0x200000
#define MASK_AON_APB_WTLCP_LDSP_INTC_EB                                                                       0x100000
#define MASK_AON_APB_WTLCP_TGDSP_INTC_EB                                                                      0x80000
#define MASK_AON_APB_PUBCP_INTC_EB                                                                            0x40000
#define MASK_AON_APB_AUDCP_INTC_EB                                                                            0x20000
#define MASK_AON_APB_AP_INTC5_EB                                                                              0x10000
#define MASK_AON_APB_AP_INTC4_EB                                                                              0x8000
#define MASK_AON_APB_AP_INTC3_EB                                                                              0x4000
#define MASK_AON_APB_AP_INTC2_EB                                                                              0x2000
#define MASK_AON_APB_AP_INTC1_EB                                                                              0x1000
#define MASK_AON_APB_AP_INTC0_EB                                                                              0x800
#define MASK_AON_APB_EIC_EB                                                                                   0x400
#define MASK_AON_APB_ADI_EB                                                                                   0x200
#define MASK_AON_APB_PMU_EB                                                                                   0x100
#define MASK_AON_APB_I2C0_EB                                                                                  0x80
#define MASK_AON_APB_PUBCP_SIM2_AON_TOP_EB                                                                    0x40
#define MASK_AON_APB_PUBCP_SIM1_AON_TOP_EB                                                                    0x20
#define MASK_AON_APB_PUBCP_SIM0_AON_TOP_EB                                                                    0x10
#define MASK_AON_APB_AP_SIM_AON_TOP_EB                                                                        0x8
#define MASK_AON_APB_THM2_EB                                                                                  0x4
#define MASK_AON_APB_THM1_EB                                                                                  0x2
#define MASK_AON_APB_THM0_EB                                                                                  0x1
#define MASK_AON_APB_SERDES_DPHY_APB_SOFT_RST                                                                 0x200
#define MASK_AON_APB_SERDES_DPHY_SOFT_RST                                                                     0x100
#define MASK_AON_APB_LVDSDIS_SOFT_RST                                                                         0x80
#define MASK_AON_APB_DAP_MTX_SOFT_RST                                                                         0x40
#define MASK_AON_APB_MSPI1_SOFT_RST                                                                           0x20
#define MASK_AON_APB_MSPI0_SOFT_RST                                                                           0x10
#define MASK_AON_APB_BB_CAL_SOFT_RST                                                                          0x8
#define MASK_AON_APB_DCXO_LC_SOFT_RST                                                                         0x4
#define MASK_AON_APB_RFTI_SOFT_RST                                                                            0x2
#define MASK_AON_APB_RC100M_CAL_SOFT_RST                                                                      0x1
#define MASK_AON_APB_SCC_SOFT_RST                                                                             0x100000
#define MASK_AON_APB_AON_IIS_SOFT_RST                                                                         0x80000
#define MASK_AON_APB_DEBUG_FILTER_SOFT_RST                                                                    0x40000
#define MASK_AON_APB_APCPU_TS0_SOFT_RST                                                                       0x20000
#define MASK_AON_APB_THM3_SOFT_RST                                                                            0x10000
#define MASK_AON_APB_UFS_AO_SOFT_RST                                                                          0x8000
#define MASK_AON_APB_I2C1_SOFT_RST                                                                            0x4000
#define MASK_AON_APB_CKG_SOFT_RST                                                                             0x2000
#define MASK_AON_APB_ANA_SOFT_RST                                                                             0x1000
#define MASK_AON_APB_PIN_SOFT_RST                                                                             0x800
#define MASK_AON_APB_SPLK_SOFT_RST                                                                            0x400
#define MASK_AON_APB_OTG_PHY_SOFT_RST                                                                         0x200
#define MASK_AON_APB_OTG_UTMI_SOFT_RST                                                                        0x100
#define MASK_AON_APB_DVFS_TOP_SOFT_RST                                                                        0x80
#define MASK_AON_APB_AON_TMR_SOFT_RST                                                                         0x40
#define MASK_AON_APB_AP_SYST_SOFT_RST                                                                         0x20
#define MASK_AON_APB_AON_SYST_SOFT_RST                                                                        0x10
#define MASK_AON_APB_KPD_SOFT_RST                                                                             0x8
#define MASK_AON_APB_MBOX_SOFT_RST                                                                            0x4
#define MASK_AON_APB_GPIO_SOFT_RST                                                                            0x2
#define MASK_AON_APB_EFUSE_SOFT_RST                                                                           0x1
#define MASK_AON_APB_SERDES_SOFT_RST                                                                          0x80000000
#define MASK_AON_APB_APCPU_WDG_SOFT_RST                                                                       0x40000000
#define MASK_AON_APB_AP_WDG_SOFT_RST                                                                          0x20000000
#define MASK_AON_APB_PWM3_SOFT_RST                                                                            0x10000000
#define MASK_AON_APB_PWM2_SOFT_RST                                                                            0x8000000
#define MASK_AON_APB_PWM1_SOFT_RST                                                                            0x4000000
#define MASK_AON_APB_PWM0_SOFT_RST                                                                            0x2000000
#define MASK_AON_APB_AP_TMR2_SOFT_RST                                                                         0x1000000
#define MASK_AON_APB_AP_TMR1_SOFT_RST                                                                         0x800000
#define MASK_AON_APB_AP_TMR0_SOFT_RST                                                                         0x400000
#define MASK_AON_APB_WTLCP_INTC_SOFT_RST                                                                      0x200000
#define MASK_AON_APB_WTLCP_LDSP_INTC_SOFT_RST                                                                 0x100000
#define MASK_AON_APB_WTLCP_TGDSP_INTC_SOFT_RST                                                                0x80000
#define MASK_AON_APB_PUBCP_INTC_SOFT_RST                                                                      0x40000
#define MASK_AON_APB_AUDCP_INTC_SOFT_RST                                                                      0x20000
#define MASK_AON_APB_AP_INTC5_SOFT_RST                                                                        0x10000
#define MASK_AON_APB_AP_INTC4_SOFT_RST                                                                        0x8000
#define MASK_AON_APB_AP_INTC3_SOFT_RST                                                                        0x4000
#define MASK_AON_APB_AP_INTC2_SOFT_RST                                                                        0x2000
#define MASK_AON_APB_AP_INTC1_SOFT_RST                                                                        0x1000
#define MASK_AON_APB_AP_INTC0_SOFT_RST                                                                        0x800
#define MASK_AON_APB_EIC_SOFT_RST                                                                             0x400
#define MASK_AON_APB_ADI_SOFT_RST                                                                             0x200
#define MASK_AON_APB_PMU_SOFT_RST                                                                             0x100
#define MASK_AON_APB_I2C0_SOFT_RST                                                                            0x80
#define MASK_AON_APB_PUBCP_SIM2_AON_TOP_SOFT_RST                                                              0x40
#define MASK_AON_APB_PUBCP_SIM1_AON_TOP_SOFT_RST                                                              0x20
#define MASK_AON_APB_PUBCP_SIM0_AON_TOP_SOFT_RST                                                              0x10
#define MASK_AON_APB_AP_SIM_AON_TOP_SOFT_RST                                                                  0x8
#define MASK_AON_APB_THM2_SOFT_RST                                                                            0x4
#define MASK_AON_APB_THM1_SOFT_RST                                                                            0x2
#define MASK_AON_APB_THM0_SOFT_RST                                                                            0x1
#define MASK_AON_APB_BB_CAL_RTC_EB                                                                            0x2000
#define MASK_AON_APB_DCXO_LC_RTC_EB                                                                           0x1000
#define MASK_AON_APB_AP_TMR2_RTC_EB                                                                           0x800
#define MASK_AON_APB_AP_TMR1_RTC_EB                                                                           0x400
#define MASK_AON_APB_AP_TMR0_RTC_EB                                                                           0x200
#define MASK_AON_APB_APCPU_WDG_RTC_EB                                                                         0x100
#define MASK_AON_APB_AP_WDG_RTC_EB                                                                            0x80
#define MASK_AON_APB_EIC_RTCDV5_EB                                                                            0x40
#define MASK_AON_APB_EIC_RTC_EB                                                                               0x20
#define MASK_AON_APB_AON_TMR_RTC_EB                                                                           0x10
#define MASK_AON_APB_AP_SYST_RTC_EB                                                                           0x8
#define MASK_AON_APB_AON_SYST_RTC_EB                                                                          0x4
#define MASK_AON_APB_KPD_RTC_EB                                                                               0x2
#define MASK_AON_APB_ARCH_RTC_EB                                                                              0x1
#define MASK_AON_APB_EFUSE_PWON_RD_END_FLAG                                                                   0x4
#define MASK_AON_APB_DBG_TRACE_CTRL_EN                                                                        0x10000
#define MASK_AON_APB_EVENTACK_RESTARTREQ_TS01                                                                 0x10
#define MASK_AON_APB_EVENT_RESTARTREQ_TS01                                                                    0x2
#define MASK_AON_APB_EVENT_HALTREQ_TS01                                                                       0x1
#define MASK_AON_APB_PTEST_FUNC_ATSPEED_SEL                                                                   0x100
#define MASK_AON_APB_PTEST_FUNC_MODE                                                                          0x80
#define MASK_AON_APB_FUNCTST_DMA_EB                                                                           0x40
#define MASK_AON_APB_PTEST_BIST_MODE                                                                          0x20
#define MASK_AON_APB_USB_DLOAD_EN                                                                             0x10
#define MASK_AON_APB_ARM_BOOT_MD3                                                                             0x8
#define MASK_AON_APB_ARM_BOOT_MD2                                                                             0x4
#define MASK_AON_APB_ARM_BOOT_MD1                                                                             0x2
#define MASK_AON_APB_ARM_BOOT_MD0                                                                             0x1
#define MASK_AON_APB_BB_BG_AUTO_PD_EN                                                                         0x8
#define MASK_AON_APB_BB_BG_SLP_PD_EN                                                                          0x4
#define MASK_AON_APB_BB_BG_FORCE_ON                                                                           0x2
#define MASK_AON_APB_BB_BG_FORCE_PD                                                                           0x1
#define MASK_AON_APB_AGCP_DSP_JTAG_MODE                                                                       0x8
#define MASK_AON_APB_CP_ARM_JTAG_PIN_SEL                                                                      0x7
#define MASK_AON_APB_DCXO_LC_FLAG                                                                             0x100
#define MASK_AON_APB_DCXO_LC_FLAG_CLR                                                                         0x2
#define MASK_AON_APB_DCXO_LC_CNT_CLR                                                                          0x1
#define MASK_AON_APB_DCXO_LC_CNT                                                                              0xffffffff
#define MASK_AON_APB_AUDCP_BOOTCTRL_PROT                                                                      0x80000000
#define MASK_AON_APB_AUDCP_REG_PROT_VAL                                                                       0xffff
#define MASK_AON_APB_LDSP_CTRL_PROT                                                                           0x80000000
#define MASK_AON_APB_REG_PROT_VAL                                                                             0xffff
#define MASK_AON_APB_CGM_AON_APB_LP_SEL                                                                       0x7
#define MASK_AON_APB_DAP_DBGPWRUP_SOFT_EN                                                                     0x4
#define MASK_AON_APB_DAP_SYSPWRUP_SOFT_EN                                                                     0x2
#define MASK_AON_APB_DAP_DJTAG_EN                                                                             0x1
#define MASK_AON_APB_USER_RSV_FLAG1_B1                                                                        0x2
#define MASK_AON_APB_USER_RSV_FLAG1_B0                                                                        0x1
#define MASK_AON_APB_CM4_SYS_SOFT_RST                                                                         0x10
#define MASK_AON_APB_CM4_CORE_SOFT_RST                                                                        0x1
#define MASK_AON_APB_MDAR_SYS_HSDL_CFG                                                                        0xffffffff
#define MASK_AON_APB_CGM_AP_MM_FORCE_EN                                                                       0x40000000
#define MASK_AON_APB_CGM_AP_MM_AUTO_GATE_SEL                                                                  0x20000000
#define MASK_AON_APB_CGM_EMC_FORCE_EN                                                                         0x10000000
#define MASK_AON_APB_CGM_EMC_AUTO_GATE_SEL                                                                    0x8000000
#define MASK_AON_APB_CGM_MM_ISP_RAW_FORCE_EN                                                                  0x4000000
#define MASK_AON_APB_CGM_MM_ISP_RAW_AUTO_GATE_SEL                                                             0x2000000
#define MASK_AON_APB_CGM_MM_ISP_YUV_FORCE_EN                                                                  0x1000000
#define MASK_AON_APB_CGM_MM_ISP_YUV_AUTO_GATE_SEL                                                             0x800000
#define MASK_AON_APB_CGM_AON_APB_PUB_FORCE_EN                                                                 0x400000
#define MASK_AON_APB_CGM_AON_APB_PUB_AUTO_GATE_SEL                                                            0x200000
#define MASK_AON_APB_CGM_AON_APB_AUDCP_FORCE_EN                                                               0x100000
#define MASK_AON_APB_CGM_AON_APB_AUDCP_AUTO_GATE_SEL                                                          0x80000
#define MASK_AON_APB_CGM_AON_APB_PUBCP_FORCE_EN                                                               0x40000
#define MASK_AON_APB_CGM_AON_APB_PUBCP_AUTO_GATE_SEL                                                          0x20000
#define MASK_AON_APB_CGM_AON_APB_WTLCP_FORCE_EN                                                               0x10000
#define MASK_AON_APB_CGM_AON_APB_WTLCP_AUTO_GATE_SEL                                                          0x8000
#define MASK_AON_APB_CGM_AON_APB_AP_FORCE_EN                                                                  0x4000
#define MASK_AON_APB_CGM_AON_APB_AP_AUTO_GATE_SEL                                                             0x2000
#define MASK_AON_APB_CGM_AP_AXI_FORCE_EN                                                                      0x1000
#define MASK_AON_APB_CGM_AP_AXI_AUTO_GATE_SEL                                                                 0x800
#define MASK_AON_APB_CGM_ESE_SYS_FORCE_EN                                                                     0x400
#define MASK_AON_APB_CGM_ESE_SYS_AUTO_GATE_SEL                                                                0x200
#define MASK_AON_APB_CGM_AP_GPU_FORCE_EN                                                                      0x100
#define MASK_AON_APB_CGM_AP_GPU_AUTO_GATE_SEL                                                                 0x80
#define MASK_AON_APB_CGM_AP_AI_FORCE_EN                                                                       0x40
#define MASK_AON_APB_CGM_AP_AI_AUTO_GATE_SEL                                                                  0x20
#define MASK_AON_APB_CGM_GPU_MEM_FORCE_EN                                                                     0x10
#define MASK_AON_APB_CGM_GPU_MEM_AUTO_GATE_SEL                                                                0x8
#define MASK_AON_APB_CGM_APCPU_PMU_AUTO_GATE_SEL                                                              0x4
#define MASK_AON_APB_CGM_APCPU_PMU_FORCE_EN                                                                   0x2
#define MASK_AON_APB_MBOX_AUTO_GATE_SEL                                                                       0x1
#define MASK_AON_APB_CGM_DMC_REF_AUTO_GATE_SEL                                                                0x10
#define MASK_AON_APB_CGM_TOP_DVFS_ROOT_AUTO_GATE_SEL                                                          0x8
#define MASK_AON_APB_CGM_TOP_DVFS_ROOT_FORCE_EN                                                               0x4
#define MASK_AON_APB_CGM_AON_APB_ESE_AUTO_GATE_SEL                                                            0x2
#define MASK_AON_APB_CGM_AON_APB_ESE_FORCE_EN                                                                 0x1
#define MASK_AON_APB_CGM_AP_AXI_AUTO_FREQ_DOWN_CTRL_SEL                                                       0x8
#define MASK_AON_APB_CGM_AP_AXI_AUTO_FREQ_DOWN_EN                                                             0x4
#define MASK_AON_APB_CGM_AP_AXI_SEL_IDLE                                                                      0x3
#define MASK_AON_APB_AON_CHIP_ID0                                                                             0xffffffff
#define MASK_AON_APB_AON_CHIP_ID1                                                                             0xffffffff
#define MASK_AON_APB_AON_PLAT_ID0                                                                             0xffffffff
#define MASK_AON_APB_AON_PLAT_ID1                                                                             0xffffffff
#define MASK_AON_APB_AON_IMPL_ID                                                                              0xffffffff
#define MASK_AON_APB_AON_MFT_ID                                                                               0xffffffff
#define MASK_AON_APB_AON_VER_ID                                                                               0xffffffff
#define MASK_AON_APB_AON_CHIP_ID                                                                              0xffffffff
#define MASK_AON_APB_ANALOG_PLL_RSV                                                                           0xffff0000
#define MASK_AON_APB_ANALOG_TESTMUX                                                                           0xffff
#define MASK_AON_APB_PLL_BG_RSV                                                                               0x3f
#define MASK_AON_APB_LVDSDIS_LOG_SEL                                                                          0x6
#define MASK_AON_APB_LVDSDIS_DBG_SEL                                                                          0x1
#define MASK_AON_APB_CGM_WCDMA_ROOT_FORCE_EN                                                                  0x20
#define MASK_AON_APB_CGM_WCDMA_ROOT_AUTO_GATE_SEL                                                             0x10
#define MASK_AON_APB_CGM_WCDMA_PUBCP_FORCE_EN                                                                 0x8
#define MASK_AON_APB_CGM_WCDMA_PUBCP_AUTO_GATE_SEL                                                            0x4
#define MASK_AON_APB_CGM_WCDMA_WTLCP_FORCE_EN                                                                 0x2
#define MASK_AON_APB_CGM_WCDMA_WTLCP_AUTO_GATE_SEL                                                            0x1
#define MASK_AON_APB_CGM_PERIPH_AUTO_GATE_EN                                                                  0x2000
#define MASK_AON_APB_CGM_GIC_AUTO_GATE_EN                                                                     0x1000
#define MASK_AON_APB_CGM_ACP_AUTO_GATE_EN                                                                     0x800
#define MASK_AON_APB_CGM_AXI_PERIPH_AUTO_GATE_EN                                                              0x400
#define MASK_AON_APB_CGM_ACE_AUTO_GATE_EN                                                                     0x200
#define MASK_AON_APB_CGM_SCU_AUTO_GATE_EN                                                                     0x100
#define MASK_AON_APB_CGM_CORE7_AUTO_GATE_EN                                                                   0x80
#define MASK_AON_APB_CGM_CORE6_AUTO_GATE_EN                                                                   0x40
#define MASK_AON_APB_CGM_CORE5_AUTO_GATE_EN                                                                   0x20
#define MASK_AON_APB_CGM_CORE4_AUTO_GATE_EN                                                                   0x10
#define MASK_AON_APB_CGM_CORE3_AUTO_GATE_EN                                                                   0x8
#define MASK_AON_APB_CGM_CORE2_AUTO_GATE_EN                                                                   0x4
#define MASK_AON_APB_CGM_CORE1_AUTO_GATE_EN                                                                   0x2
#define MASK_AON_APB_CGM_CORE0_AUTO_GATE_EN                                                                   0x1
#define MASK_AON_APB_APCPU_CORE_WAKEUP_ACE_CLK_EN                                                             0x2
#define MASK_AON_APB_APCPU_CORE_WAKEUP_SCU_CLK_EN                                                             0x1
#define MASK_AON_APB_REG_ESE_AUTO_SWITCH_RCO_BYPASS                                                           0x4
#define MASK_AON_APB_CGM_ESE_SOURCE_SEL                                                                       0x3
#define MASK_AON_APB_SP_AHB_CLK_SOFT_EN                                                                       0x80
#define MASK_AON_APB_CM4_SLEEPING_STAT                                                                        0x40
#define MASK_AON_APB_CM4_LOCKUP_STAT                                                                          0x20
#define MASK_AON_APB_CM4_SOFT_MPUDIS                                                                          0x10
#define MASK_AON_APB_MMTX_SLEEP_CM4_PUB_WR                                                                    0x8
#define MASK_AON_APB_MMTX_SLEEP_CM4_PUB_RD                                                                    0x4
#define MASK_AON_APB_INT_REQ_CM4_SOFT                                                                         0x2
#define MASK_AON_APB_SP_CFG_BUS_SLEEP                                                                         0x1
#define MASK_AON_APB_DJTAG_AI_SOFT_RST                                                                        0x1000
#define MASK_AON_APB_DJTAG_IPA_SOFT_RST                                                                       0x800
#define MASK_AON_APB_DJTAG_SOFT_RST                                                                           0x400
#define MASK_AON_APB_DJTAG_PUB0_SOFT_RST                                                                      0x200
#define MASK_AON_APB_DJTAG_AON_SOFT_RST                                                                       0x100
#define MASK_AON_APB_DJTAG_AUDCP_SOFT_RST                                                                     0x80
#define MASK_AON_APB_DJTAG_WTLCP_SOFT_RST                                                                     0x40
#define MASK_AON_APB_DJTAG_PUBCP_SOFT_RST                                                                     0x20
#define MASK_AON_APB_DJTAG_MM_SOFT_RST                                                                        0x10
#define MASK_AON_APB_DJTAG_ESE_SOFT_RST                                                                       0x8
#define MASK_AON_APB_DJTAG_GPU_SOFT_RST                                                                       0x4
#define MASK_AON_APB_DJTAG_APCPU_SOFT_RST                                                                     0x2
#define MASK_AON_APB_DJTAG_AP_SOFT_RST                                                                        0x1
#define MASK_AON_APB_RTC_CAL_CTL                                                                              0x1fc00000
#define MASK_AON_APB_RTC_CAL_SEL                                                                              0x200000
#define MASK_AON_APB_RTC_CAL_PRECISION                                                                        0x1fe000
#define MASK_AON_APB_RC100M_DIV                                                                               0x1f80
#define MASK_AON_APB_RC100M_CAL_DONE                                                                          0x40
#define MASK_AON_APB_RC100M_CAL_START                                                                         0x20
#define MASK_AON_APB_RC100M_ANA_SOFT_RST                                                                      0x10
#define MASK_AON_APB_RC100M_FORCE_EN                                                                          0x2
#define MASK_AON_APB_RC100M_AUTO_GATE_EN                                                                      0x1
#define MASK_AON_APB_LTE_PCCSCC_RFTI_CLK_SW_CFG                                                               0xff000000
#define MASK_AON_APB_CGM_UFS_AO_EN                                                                            0x800000
#define MASK_AON_APB_CGM_USB_SUSPEND_EN                                                                       0x400000
#define MASK_AON_APB_CGM_LPLL1_WTLCP_SEL                                                                      0x200000
#define MASK_AON_APB_CGM_LPLL0_WTLCP_SEL                                                                      0x100000
#define MASK_AON_APB_CGM_CM4_TMR2_EN                                                                          0x80000
#define MASK_AON_APB_DET_32K_EB                                                                               0x40000
#define MASK_AON_APB_CGM_DEBOUNCE_EN                                                                          0x20000
#define MASK_AON_APB_CGM_RC100M_FDK_EN                                                                        0x10000
#define MASK_AON_APB_CGM_RC100M_REF_EN                                                                        0x8000
#define MASK_AON_APB_CGM_TMR_EN                                                                               0x4000
#define MASK_AON_APB_CGM_TSEN_EN                                                                              0x2000
#define MASK_AON_APB_CGM_OTG_REF_EN                                                                           0x1000
#define MASK_AON_APB_CGM_DMC_REF_EN                                                                           0x800
#define MASK_AON_APB_CGM_DPHY_REF_EN                                                                          0x400
#define MASK_AON_APB_CGM_DJTAG_TCK_EN                                                                         0x200
#define MASK_AON_APB_CGM_DSI_CSI_TEST_EB                                                                      0x100
#define MASK_AON_APB_CGM_MDAR_CHK_EN                                                                          0x80
#define MASK_AON_APB_CGM_26M_LVDSDIS_EN                                                                       0x40
#define MASK_AON_APB_CGM_LVDSRF_CALI_EN                                                                       0x20
#define MASK_AON_APB_CGM_RFTI2_LTH_EN                                                                         0x10
#define MASK_AON_APB_CGM_RFTI2_XO_EN                                                                          0x8
#define MASK_AON_APB_CGM_RFTI1_LTH_EN                                                                         0x4
#define MASK_AON_APB_CGM_RFTI1_XO_EN                                                                          0x2
#define MASK_AON_APB_CGM_RFTI_SBI_EN                                                                          0x1
#define MASK_AON_APB_SOFT_DDR0_CKG_1X_EN                                                                      0x4000000
#define MASK_AON_APB_SOFT_DDR0_DATA_RET                                                                       0x800000
#define MASK_AON_APB_LIGHT_SLEEP_DDR0_DATA_RET_EN                                                             0x200000
#define MASK_AON_APB_EMC0_CKG_SEL_LOAD                                                                        0x80000
#define MASK_AON_APB_CLK_DEBUG_TS_EB                                                                          0x40000
#define MASK_AON_APB_ESE_EFUSE_CTRL_EB                                                                        0x20000
#define MASK_AON_APB_AAPC_CLK_TEST_EB                                                                         0x10000
#define MASK_AON_APB_CGM_CPHY_CFG_EN                                                                          0x8000
#define MASK_AON_APB_ALL_PLL_TEST_EB                                                                          0x4000
#define MASK_AON_APB_CGM_WCDMA_ICI_EN                                                                         0x2000
#define MASK_AON_APB_CGM_RFTI_RX_WD_EN                                                                        0x1000
#define MASK_AON_APB_CGM_RFTI_TX_WD_EN                                                                        0x800
#define MASK_AON_APB_CGM_WCDMA_EN                                                                             0x400
#define MASK_AON_APB_CGM_EMMC_2X_EN                                                                           0x200
#define MASK_AON_APB_CGM_EMMC_1X_EN                                                                           0x100
#define MASK_AON_APB_CGM_SDIO2_1X_EN                                                                          0x80
#define MASK_AON_APB_CGM_SDIO2_2X_EN                                                                          0x40
#define MASK_AON_APB_CGM_SDIO1_1X_EN                                                                          0x20
#define MASK_AON_APB_CGM_SDIO1_2X_EN                                                                          0x10
#define MASK_AON_APB_CGM_SDIO0_1X_EN                                                                          0x8
#define MASK_AON_APB_CGM_SDIO0_2X_EN                                                                          0x4
#define MASK_AON_APB_CGM_AP_AXI_EN                                                                            0x2
#define MASK_AON_APB_CGM_CSSYS_EN                                                                             0x1
#define MASK_AON_APB_AUDCP_DSP_BOOT_VECTOR                                                                    0xffffffff
#define MASK_AON_APB_AUDCP_STCK_DSP                                                                           0x2000
#define MASK_AON_APB_AUDCP_STMS_DSP                                                                           0x1000
#define MASK_AON_APB_AUDCP_STDO_DSP                                                                           0x800
#define MASK_AON_APB_AUDCP_STDI_DSP                                                                           0x400
#define MASK_AON_APB_AUDCP_STRTCK_DSP                                                                         0x200
#define MASK_AON_APB_AUDCP_SW_JTAG_ENA_DSP                                                                    0x100
#define MASK_AON_APB_AUDCP_DSP_EXTERNAL_WAIT                                                                  0x2
#define MASK_AON_APB_AUDCP_DSP_BOOT                                                                           0x1
#define MASK_AON_APB_CM4_2_AUD_ACCESS_EN                                                                      0x40
#define MASK_AON_APB_AP_2_AUD_ACCESS_EN                                                                       0x20
#define MASK_AON_APB_CR5_2_AUD_ACCESS_EN                                                                      0x10
#define MASK_AON_APB_LDSP_2_AUD_ACCESS_EN                                                                     0x8
#define MASK_AON_APB_TGDSP_2_AUD_ACCESS_EN                                                                    0x4
#define MASK_AON_APB_AUDCP_FRC_CLK_DSP_EN                                                                     0x2
#define MASK_AON_APB_TOP_2_AUD_ACCESS_EN                                                                      0x1
#define MASK_AON_APB_WTLCP_LDSP_BOOT_VECTOR                                                                   0xffffffff
#define MASK_AON_APB_WTLCP_STCK_LDSP                                                                          0x2000
#define MASK_AON_APB_WTLCP_STMS_LDSP                                                                          0x1000
#define MASK_AON_APB_WTLCP_STDO_LDSP                                                                          0x800
#define MASK_AON_APB_WTLCP_STDI_LDSP                                                                          0x400
#define MASK_AON_APB_WTLCP_STRTCK_LDSP                                                                        0x200
#define MASK_AON_APB_WTLCP_SW_JTAG_ENA_LDSP                                                                   0x100
#define MASK_AON_APB_WTLCP_LDSP_EXTERNAL_WAIT                                                                 0x2
#define MASK_AON_APB_WTLCP_LDSP_BOOT                                                                          0x1
#define MASK_AON_APB_WTLCP_TDSP_BOOT_VECTOR                                                                   0xffffffff
#define MASK_AON_APB_WTLCP_STCK_TDSP                                                                          0x2000
#define MASK_AON_APB_WTLCP_STMS_TDSP                                                                          0x1000
#define MASK_AON_APB_WTLCP_STDO_TDSP                                                                          0x800
#define MASK_AON_APB_WTLCP_STDI_TDSP                                                                          0x400
#define MASK_AON_APB_WTLCP_STRTCK_TDSP                                                                        0x200
#define MASK_AON_APB_WTLCP_SW_JTAG_ENA_TDSP                                                                   0x100
#define MASK_AON_APB_WTLCP_TDSP_EXTERNAL_WAIT                                                                 0x2
#define MASK_AON_APB_WTLCP_TDSP_BOOT                                                                          0x1
#define MASK_AON_APB_WTLCP_AON_FRC_WSYS_LT_STOP                                                               0x10
#define MASK_AON_APB_WTLCP_AON_FRC_WSYS_STOP                                                                  0x8
#define MASK_AON_APB_WTLCP_DSP_DEEP_SLEEP_EN                                                                  0x4
#define MASK_AON_APB_WTLCP_WCMDA_EB                                                                           0x10000
#define MASK_AON_APB_WCDMA_AUTO_GATE_EN                                                                       0x100
#define MASK_AON_APB_WTLCP_WTLSYS_RFTI_TX_EB                                                                  0x2
#define MASK_AON_APB_WTLCP_WTLSYS_RFTI_RX_EB                                                                  0x1
#define MASK_AON_APB_PUBCP_SYST_RTC_EB                                                                        0x800
#define MASK_AON_APB_PUBCP_TMR_EB                                                                             0x400
#define MASK_AON_APB_PUBCP_TMR_RTC_EB                                                                         0x200
#define MASK_AON_APB_PUBCP_SYST_EB                                                                            0x100
#define MASK_AON_APB_PUBCP_WDG_EB                                                                             0x80
#define MASK_AON_APB_PUBCP_WDG_RTC_EB                                                                         0x40
#define MASK_AON_APB_PUBCP_ARCH_RTC_EB                                                                        0x20
#define MASK_AON_APB_PUBCP_EIC_EB                                                                             0x10
#define MASK_AON_APB_PUBCP_EIC_RTCDV5_EB                                                                      0x8
#define MASK_AON_APB_PUBCP_EIC_RTC_EB                                                                         0x4
#define MASK_AON_APB_PUBCP_CR5_CORE_SOFT_RST                                                                  0x400
#define MASK_AON_APB_PUBCP_CR5_DBG_SOFT_RST                                                                   0x200
#define MASK_AON_APB_PUBCP_CR5_ETM_SOFT_RST                                                                   0x100
#define MASK_AON_APB_PUBCP_CR5_MP_SOFT_RST                                                                    0x80
#define MASK_AON_APB_PUBCP_CR5_CS_DBG_SOFT_RST                                                                0x40
#define MASK_AON_APB_PUBCP_TMR_SOFT_RST                                                                       0x20
#define MASK_AON_APB_PUBCP_SYST_SOFT_RST                                                                      0x10
#define MASK_AON_APB_PUBCP_WDG_SOFT_RST                                                                       0x8
#define MASK_AON_APB_PUBCP_EIC_SOFT_RST                                                                       0x4
#define MASK_AON_APB_AON_ACCESS_PUBCP                                                                         0x2000
#define MASK_AON_APB_PUBCP_CR5_STANDBYWFI_N                                                                   0x1000
#define MASK_AON_APB_PUBCP_CR5_STANDBYWFE_N                                                                   0x800
#define MASK_AON_APB_PUBCP_CR5_CLKSTOPPED0_N                                                                  0x400
#define MASK_AON_APB_PUBCP_CR5_L2IDLE                                                                         0x200
#define MASK_AON_APB_PUBCP_CR5_VALIRQ0_N                                                                      0x100
#define MASK_AON_APB_PUBCP_CR5_VALFIQ0_N                                                                      0x80
#define MASK_AON_APB_PUBCP_CR5_STOP                                                                           0x40
#define MASK_AON_APB_PUBCP_CR5_CSYSACK_ATB                                                                    0x20
#define MASK_AON_APB_PUBCP_CR5_CACTIVE_ATB                                                                    0x10
#define MASK_AON_APB_PUBCP_CR5_CSSYNC_REQ                                                                     0x8
#define MASK_AON_APB_PUBCP_CR5_CSYSREQ_ATB                                                                    0x4
#define MASK_AON_APB_PUBCP_CR5_NODBGCLK                                                                       0x2
#define MASK_AON_APB_PUBCP_CR5_CFGEE                                                                          0x1
#define MASK_AON_APB_VECTOR_VDSP                                                                              0xffffffff
#define MASK_AON_APB_WTLCP_FRC_STOP_ACK                                                                       0x100
#define MASK_AON_APB_WTLCP_FRC_STOP_REQ                                                                       0x1
#define MASK_AON_APB_PUBCP_FRC_STOP_ACK                                                                       0x100
#define MASK_AON_APB_PUBCP_FRC_STOP_REQ                                                                       0x1
#define MASK_AON_APB_USB20_CTRL_MUX_REG                                                                       0x8
#define MASK_AON_APB_USB_BUSCLK_SEL_SOC                                                                       0x4
#define MASK_AON_APB_USB_DIVN_MUX_SEL                                                                         0x2
#define MASK_AON_APB_AON_IIS_SEL                                                                              0x1
#define MASK_AON_APB_INT_REQ_ESE_TO_CP_SWITCH                                                                 0x10
#define MASK_AON_APB_INT_REQ_ESE_TO_CP_MASK                                                                   0x8
#define MASK_AON_APB_INT_REQ_ESE_TO_CP_MASK_CM4                                                               0x4
#define MASK_AON_APB_INT_REQ_ESE_TO_APCPUREE_MASK                                                             0x2
#define MASK_AON_APB_INT_REQ_ESE_TO_APCPUTEE_MASK                                                             0x1
#define MASK_AON_APB_BSMTMR_SOFT_RST                                                                          0x80
#define MASK_AON_APB_RFTI2_LTH_SOFT_RST                                                                       0x40
#define MASK_AON_APB_RFTI1_LTH_SOFT_RST                                                                       0x20
#define MASK_AON_APB_CSSYS_SOFT_RST                                                                           0x10
#define MASK_AON_APB_RFTI_SBI_SOFT_RST                                                                        0x2
#define MASK_AON_APB_LVDSRF_CALI_SOFT_RST                                                                     0x1
#define MASK_AON_APB_INT_REQ_DCAM2_ARM_STAT                                                                   0x200
#define MASK_AON_APB_INT_REQ_DCAM1_ARM_STAT                                                                   0x100
#define MASK_AON_APB_INT_REQ_DCAM0_ARM_STAT                                                                   0x80
#define MASK_AON_APB_INT_REQ_ISP_CH1_STAT                                                                     0x40
#define MASK_AON_APB_INT_REQ_ISP_CH0_STAT                                                                     0x20
#define MASK_AON_APB_INT_REQ_DCAM2_ARM_MASK                                                                   0x10
#define MASK_AON_APB_INT_REQ_DCAM1_ARM_MASK                                                                   0x8
#define MASK_AON_APB_INT_REQ_DCAM0_ARM_MASK                                                                   0x4
#define MASK_AON_APB_INT_REQ_ISP_CH1_MASK                                                                     0x2
#define MASK_AON_APB_INT_REQ_ISP_CH0_MASK                                                                     0x1
#define MASK_AON_APB_BSM_TMR_EB                                                                               0x2
#define MASK_AON_APB_REG_DBG_BUS_SEL_AON_EXT                                                                  0xff0000
#define MASK_AON_APB_REG_DBG_BUS_SEL_AI                                                                       0xff00
#define MASK_AON_APB_REG_DBG_BUS_SEL_IPA                                                                      0xff
#define MASK_AON_APB_DBGSYS_CSSYS_STM_NSGUAREN                                                                0x10000
#define MASK_AON_APB_DJTAG_SRC_MUX_SEL                                                                        0x1
#define MASK_AON_APB_REG_DBG_BUS_SEL_GPU                                                                      0xff000000
#define MASK_AON_APB_REG_DBG_MOD_SEL_WTLCP                                                                    0xff0000
#define MASK_AON_APB_REG_DBG_MOD_SEL_PUBCP                                                                    0xff00
#define MASK_AON_APB_REG_DBG_BUS_SEL_APCPU                                                                    0xff
#define MASK_AON_APB_REG_DBG_BUS_SEL_AP                                                                       0xff000000
#define MASK_AON_APB_REG_DBG_BUS_SEL_PUBCP                                                                    0xff0000
#define MASK_AON_APB_REG_DBG_BUS_SEL_WTLCP                                                                    0xff00
#define MASK_AON_APB_REG_DBG_BUS_SEL_AUDCP                                                                    0xff
#define MASK_AON_APB_REG_DBG_BUS_SEL_PUB                                                                      0xff000000
#define MASK_AON_APB_REG_DBG_BUS_SEL_MM                                                                       0xff0000
#define MASK_AON_APB_REG_DBG_BUS_SEL_AON                                                                      0xff00
#define MASK_AON_APB_REG_DBG_BUS_SEL_MDAR                                                                     0xff
#define MASK_AON_APB_REG_DBG_MOD_SEL_AON_EXT                                                                  0xff000000
#define MASK_AON_APB_REG_DBG_MOD_SEL_APCPU                                                                    0xff0000
#define MASK_AON_APB_REG_DBG_SYS_SEL_B                                                                        0xff00
#define MASK_AON_APB_REG_DBG_SYS_SEL                                                                          0xff
#define MASK_AON_APB_DBG_BUS4_SEL                                                                             0x3f000000
#define MASK_AON_APB_DBG_BUS3_SEL                                                                             0xfc0000
#define MASK_AON_APB_DBG_BUS2_SEL                                                                             0x3f000
#define MASK_AON_APB_DBG_BUS1_SEL                                                                             0xfc0
#define MASK_AON_APB_DBG_BUS0_SEL                                                                             0x3f
#define MASK_AON_APB_DBG_BUS9_SEL                                                                             0x3f000000
#define MASK_AON_APB_DBG_BUS8_SEL                                                                             0xfc0000
#define MASK_AON_APB_DBG_BUS7_SEL                                                                             0x3f000
#define MASK_AON_APB_DBG_BUS6_SEL                                                                             0xfc0
#define MASK_AON_APB_DBG_BUS5_SEL                                                                             0x3f
#define MASK_AON_APB_DBG_BUS14_SEL                                                                            0x3f000000
#define MASK_AON_APB_DBG_BUS13_SEL                                                                            0xfc0000
#define MASK_AON_APB_DBG_BUS12_SEL                                                                            0x3f000
#define MASK_AON_APB_DBG_BUS11_SEL                                                                            0xfc0
#define MASK_AON_APB_DBG_BUS10_SEL                                                                            0x3f
#define MASK_AON_APB_DBG_BUS19_SEL                                                                            0x3f000000
#define MASK_AON_APB_DBG_BUS18_SEL                                                                            0xfc0000
#define MASK_AON_APB_DBG_BUS17_SEL                                                                            0x3f000
#define MASK_AON_APB_DBG_BUS16_SEL                                                                            0xfc0
#define MASK_AON_APB_DBG_BUS15_SEL                                                                            0x3f
#define MASK_AON_APB_DBG_BUS24_SEL                                                                            0x3f000000
#define MASK_AON_APB_DBG_BUS23_SEL                                                                            0xfc0000
#define MASK_AON_APB_DBG_BUS22_SEL                                                                            0x3f000
#define MASK_AON_APB_DBG_BUS21_SEL                                                                            0xfc0
#define MASK_AON_APB_DBG_BUS20_SEL                                                                            0x3f
#define MASK_AON_APB_DBG_BUS29_SEL                                                                            0x3f000000
#define MASK_AON_APB_DBG_BUS28_SEL                                                                            0xfc0000
#define MASK_AON_APB_DBG_BUS27_SEL                                                                            0x3f000
#define MASK_AON_APB_DBG_BUS26_SEL                                                                            0xfc0
#define MASK_AON_APB_DBG_BUS25_SEL                                                                            0x3f
#define MASK_AON_APB_DBG_BUS31_SEL                                                                            0xfc0
#define MASK_AON_APB_DBG_BUS30_SEL                                                                            0x3f
#define MASK_AON_APB_PAD_DBG_BUS_DATA_A                                                                       0xffffffff
#define MASK_AON_APB_PAD_DBG_BUS_DATA_B                                                                       0xffffffff
#define MASK_AON_APB_PAD_DBG_BUS_DATA_OUT                                                                     0xffffffff
#define MASK_AON_APB_FUSEBOX_SELECT_BUFFER_SW                                                                 0x8
#define MASK_AON_APB_EFUSE_MUX_SEL_SW_DEFUALT0                                                                0x4
#define MASK_AON_APB_EFUSE_MUX_SEL_SW_DEFUALT1                                                                0x2
#define MASK_AON_APB_EFUSE_MUX_SEL_SW                                                                         0x1
#define MASK_AON_APB_OTG_TXPREEMPPULSETUNE                                                                    0x100000
#define MASK_AON_APB_OTG_TXRESTUNE                                                                            0xc0000
#define MASK_AON_APB_OTG_TXHSXVTUNE                                                                           0x30000
#define MASK_AON_APB_OTG_TXVREFTUNE                                                                           0xf000
#define MASK_AON_APB_OTG_TXPREEMPAMPTUNE                                                                      0xc00
#define MASK_AON_APB_OTG_TXRISETUNE                                                                           0x300
#define MASK_AON_APB_OTG_TXFSLSTUNE                                                                           0xf0
#define MASK_AON_APB_OTG_SQRXTUNE                                                                             0x7
#define MASK_AON_APB_OTG_ATERESET                                                                             0x80000000
#define MASK_AON_APB_USB30_POWER_PRESENT                                                                      0x2000000
#define MASK_AON_APB_OTG_VBUS_VALID_PHYREG                                                                    0x1000000
#define MASK_AON_APB_OTG_VBUS_VALID_PHYREG_SEL                                                                0x800000
#define MASK_AON_APB_OTG_VBUS_VALID_EXT                                                                       0x400000
#define MASK_AON_APB_OTG_TESTBURNIN                                                                           0x200000
#define MASK_AON_APB_OTG_LOOPBACKENB                                                                          0x100000
#define MASK_AON_APB_OTG_TESTDATAOUT                                                                          0xf0000
#define MASK_AON_APB_OTG_VATESTENB                                                                            0xc000
#define MASK_AON_APB_OTG_TESTCLK                                                                              0x2000
#define MASK_AON_APB_OTG_TESTDATAOUTSEL                                                                       0x1000
#define MASK_AON_APB_OTG_TESTADDR                                                                             0xf00
#define MASK_AON_APB_OTG_TESTDATAIN                                                                           0xff
#define MASK_AON_APB_USB2_CON_TESTMODE                                                                        0x80000000
#define MASK_AON_APB_UTMI_WIDTH_SEL                                                                           0x40000000
#define MASK_AON_APB_USB2_DATABUS16_8                                                                         0x20000000
#define MASK_AON_APB_OTG_SS_SCALEDOWNMODE                                                                     0x6000000
#define MASK_AON_APB_OTG_TXBITSTUFFENH                                                                        0x800000
#define MASK_AON_APB_OTG_TXBITSTUFFEN                                                                         0x400000
#define MASK_AON_APB_OTG_DMPULLDOWN                                                                           0x200000
#define MASK_AON_APB_OTG_DPPULLDOWN                                                                           0x100000
#define MASK_AON_APB_OTG_DMPULLUP                                                                             0x200
#define MASK_AON_APB_OTG_COMMONONN                                                                            0x100
#define MASK_AON_APB_USB2_PHY_IDDIG                                                                           0x8
#define MASK_AON_APB_OTG_FSEL                                                                                 0x7
#define MASK_AON_APB_USB20_TUNEHSAMP                                                                          0xc0000000
#define MASK_AON_APB_USB20_TUNEPLLS                                                                           0x30000000
#define MASK_AON_APB_USB20_TUNERISE                                                                           0xc000000
#define MASK_AON_APB_USB20_TUNEDSC                                                                            0x3000000
#define MASK_AON_APB_USB20_TUNEOTG                                                                            0xe00000
#define MASK_AON_APB_USB20_TUNESQ                                                                             0x1e0000
#define MASK_AON_APB_USB20_RESERVED                                                                           0xffff
#define MASK_AON_APB_USB20_BIST_MODE                                                                          0xf800000
#define MASK_AON_APB_USB20_BYPASS_DRV_DM                                                                      0x400000
#define MASK_AON_APB_USB20_BYPASS_DRV_DP                                                                      0x200000
#define MASK_AON_APB_USB20_SAMPLER_SEL                                                                        0x100000
#define MASK_AON_APB_HSIC_PLLON                                                                               0x10000
#define MASK_AON_APB_USB20_REXTENABLE                                                                         0x8000
#define MASK_AON_APB_USB20_S_ID                                                                               0x4000
#define MASK_AON_APB_USB20_TFREGRES                                                                           0x3f00
#define MASK_AON_APB_USB20_TFHSRES                                                                            0xf8
#define MASK_AON_APB_USB20_TUNEEQ                                                                             0x7
#define MASK_AON_APB_USB_REF_CLK_MUX_SEL                                                                      0x1
#define MASK_AON_APB_LVDSRF_ISO_EN                                                                            0x4
#define MASK_AON_APB_LVDSRF_PD_PD_L                                                                           0x2
#define MASK_AON_APB_LVDSRF_PS_PD_S                                                                           0x1
#define MASK_AON_APB_THM0_CALI_RSVD                                                                           0xff
#define MASK_AON_APB_THM1_CALI_RSVD                                                                           0xff
#define MASK_AON_APB_THM2_CALI_RSVD                                                                           0xff
#define MASK_AON_APB_THM3_CALI_RSVD                                                                           0xff
#define MASK_AON_APB_THM3_INT_ADIE_EN                                                                         0x800
#define MASK_AON_APB_THM2_INT_ADIE_EN                                                                         0x400
#define MASK_AON_APB_THM1_INT_ADIE_EN                                                                         0x200
#define MASK_AON_APB_THM0_INT_ADIE_EN                                                                         0x100
#define MASK_AON_APB_THM3_OVERHEAT_ALARM_ADIE_EN                                                              0x80
#define MASK_AON_APB_THM2_OVERHEAT_ALARM_ADIE_EN                                                              0x40
#define MASK_AON_APB_THM1_OVERHEAT_ALARM_ADIE_EN                                                              0x20
#define MASK_AON_APB_THM0_OVERHEAT_ALARM_ADIE_EN                                                              0x10
#define MASK_AON_APB_THM3_OVERHEAT_RST_DDIE_EN                                                                0x8
#define MASK_AON_APB_THM2_OVERHEAT_RST_DDIE_EN                                                                0x4
#define MASK_AON_APB_THM1_OVERHEAT_RST_DDIE_EN                                                                0x2
#define MASK_AON_APB_THM0_OVERHEAT_RST_DDIE_EN                                                                0x1
#define MASK_AON_APB_CP_SIM1_CLK_PL                                                                           0x20
#define MASK_AON_APB_CP_SIM1_DETECT_EN                                                                        0x10
#define MASK_AON_APB_CP_BAT1_DETECT_EN                                                                        0x8
#define MASK_AON_APB_CP_SIM1_DETECT_POL                                                                       0x4
#define MASK_AON_APB_CP_BAT1_DETECT_POL                                                                       0x2
#define MASK_AON_APB_CP_SIM1_OFF_PD_EN                                                                        0x1
#define MASK_AON_APB_CP_SIM2_CLK_PL                                                                           0x20
#define MASK_AON_APB_CP_SIM2_DETECT_EN                                                                        0x10
#define MASK_AON_APB_CP_BAT2_DETECT_EN                                                                        0x8
#define MASK_AON_APB_CP_SIM2_DETECT_POL                                                                       0x4
#define MASK_AON_APB_CP_BAT2_DETECT_POL                                                                       0x2
#define MASK_AON_APB_CP_SIM2_OFF_PD_EN                                                                        0x1
#define MASK_AON_APB_CP_SIM3_CLK_PL                                                                           0x20
#define MASK_AON_APB_CP_SIM3_DETECT_EN                                                                        0x10
#define MASK_AON_APB_CP_BAT3_DETECT_EN                                                                        0x8
#define MASK_AON_APB_CP_SIM3_DETECT_POL                                                                       0x4
#define MASK_AON_APB_CP_BAT3_DETECT_POL                                                                       0x2
#define MASK_AON_APB_CP_SIM3_OFF_PD_EN                                                                        0x1
#define MASK_AON_APB_AP_SIM_CLK_PL                                                                            0x20
#define MASK_AON_APB_AP_SIM_DETECT_EN                                                                         0x10
#define MASK_AON_APB_AP_BAT_DETECT_EN                                                                         0x8
#define MASK_AON_APB_AP_SIM_DETECT_POL                                                                        0x4
#define MASK_AON_APB_AP_BAT_DETECT_POL                                                                        0x2
#define MASK_AON_APB_AP_SIM_OFF_PD_EN                                                                         0x1
#define MASK_AON_APB_MONITOR_GATE_AUTO_EN_STATUS                                                              0xf0
#define MASK_AON_APB_MONITOR_WAIT_EN_STATUS                                                                   0xf
#define MASK_AON_APB_APCPU_LP_NUM_DEBUG_PWR                                                                   0x1fffe
#define MASK_AON_APB_APCPU_LP_EB_DEBUG_PWR                                                                    0x1
#define MASK_AON_APB_APCPU_LP_NUM_GIC_COL                                                                     0x1fffe
#define MASK_AON_APB_APCPU_LP_EB_GIC_COL                                                                      0x1
#define MASK_AON_APB_APCPU_CLUSTER_ATB_LP_NUM                                                                 0x1fffe
#define MASK_AON_APB_APCPU_CLUSTER_ATB_LP_EB                                                                  0x1
#define MASK_AON_APB_APCPU_CLUSTER_APB_LP_NUM                                                                 0x1fffe
#define MASK_AON_APB_APCPU_CLUSTER_APB_LP_EB                                                                  0x1
#define MASK_AON_APB_APCPU_CLUSTER_GIC_LP_NUM                                                                 0x1fffe
#define MASK_AON_APB_APCPU_CLUSTER_GIC_LP_EB                                                                  0x1
#define MASK_AON_APB_APCPU_GIC600_GIC_LP_NUM                                                                  0x1fffe
#define MASK_AON_APB_APCPU_GIC600_GIC_LP_EB                                                                   0x1
#define MASK_AON_APB_APCPU_DBG_BLK_LP_NUM                                                                     0x1fffe
#define MASK_AON_APB_APCPU_DBG_BLK_LP_EB                                                                      0x1
#define MASK_AON_APB_APCPU_TOP_MTX_LP_NUM                                                                     0x1fffe00
#define MASK_AON_APB_APCPU_TOP_MTX_MIAN_LP_EB                                                                 0x100
#define MASK_AON_APB_APCPU_TOP_MTX_S3_LP_EB                                                                   0x80
#define MASK_AON_APB_APCPU_TOP_MTX_S2_LP_EB                                                                   0x40
#define MASK_AON_APB_APCPU_TOP_MTX_S1_LP_EB                                                                   0x20
#define MASK_AON_APB_APCPU_TOP_MTX_S0_LP_EB                                                                   0x10
#define MASK_AON_APB_APCPU_TOP_MTX_M3_LP_EB                                                                   0x8
#define MASK_AON_APB_APCPU_TOP_MTX_M2_LP_EB                                                                   0x4
#define MASK_AON_APB_APCPU_TOP_MTX_M1_LP_EB                                                                   0x2
#define MASK_AON_APB_APCPU_TOP_MTX_M0_LP_EB                                                                   0x1
#define MASK_AON_APB_APCPU_MTX_PU_NUM                                                                         0xff00
#define MASK_AON_APB_APCPU_ACE_PU_NUM                                                                         0xff
#define MASK_AON_APB_APCPU_CLUSTER_SCU_LP_NUM                                                                 0x1fffe
#define MASK_AON_APB_APCPU_CLUSTER_SCU_LP_EB                                                                  0x1
#define MASK_AON_APB_APCPU_DDR_AB_LP_NUM                                                                      0x3fffc
#define MASK_AON_APB_APCPU_DDR_AB1_LP_EB                                                                      0x2
#define MASK_AON_APB_APCPU_DDR_AB0_LP_EB                                                                      0x1
#define MASK_AON_APB_QOS_DAP_APCPU                                                                            0xf00000
#define MASK_AON_APB_QOS_ETR_APCPU                                                                            0xf0000
#define MASK_AON_APB_ARQOS_THRESHOLD_APCPU                                                                    0xf000
#define MASK_AON_APB_AWQOS_THRESHOLD_APCPU                                                                    0xf00
#define MASK_AON_APB_ARQOS_APCPU                                                                              0xf0
#define MASK_AON_APB_AWQOS_APCPU                                                                              0xf
#define MASK_AON_APB_CGM_MPLL0_APCPU_FORCE_EN                                                                 0x200
#define MASK_AON_APB_CGM_MPLL0_APCPU_AUTO_GATE_SEL                                                            0x100
#define MASK_AON_APB_MPLL0_WAIT_FORCE_EN                                                                      0x4
#define MASK_AON_APB_MPLL0_WAIT_AUTO_GATE_SEL                                                                 0x2
#define MASK_AON_APB_MPLL0_SOFT_CNT_DONE                                                                      0x1
#define MASK_AON_APB_CGM_MPLL1_APCPU_FORCE_EN                                                                 0x200
#define MASK_AON_APB_CGM_MPLL1_APCPU_AUTO_GATE_SEL                                                            0x100
#define MASK_AON_APB_MPLL1_WAIT_FORCE_EN                                                                      0x4
#define MASK_AON_APB_MPLL1_WAIT_AUTO_GATE_SEL                                                                 0x2
#define MASK_AON_APB_MPLL1_SOFT_CNT_DONE                                                                      0x1
#define MASK_AON_APB_CGM_MPLL2_APCPU_FORCE_EN                                                                 0x200
#define MASK_AON_APB_CGM_MPLL2_APCPU_AUTO_GATE_SEL                                                            0x100
#define MASK_AON_APB_MPLL2_WAIT_FORCE_EN                                                                      0x4
#define MASK_AON_APB_MPLL2_WAIT_AUTO_GATE_SEL                                                                 0x2
#define MASK_AON_APB_MPLL2_SOFT_CNT_DONE                                                                      0x1
#define MASK_AON_APB_CGM_MPLL3_APCPU_FORCE_EN                                                                 0x200
#define MASK_AON_APB_CGM_MPLL3_APCPU_AUTO_GATE_SEL                                                            0x100
#define MASK_AON_APB_MPLL3_WAIT_FORCE_EN                                                                      0x4
#define MASK_AON_APB_MPLL3_WAIT_AUTO_GATE_SEL                                                                 0x2
#define MASK_AON_APB_MPLL3_SOFT_CNT_DONE                                                                      0x1
#define MASK_AON_APB_CGM_DPLL1_1600M_PUB_FORCE_EN                                                             0x200
#define MASK_AON_APB_CGM_DPLL0_2666M_PUB_FORCE_EN                                                             0x100
#define MASK_AON_APB_CGM_DPLL1_1600M_PUB_AUTO_GATE_SEL                                                        0x80
#define MASK_AON_APB_CGM_DPLL0_2666M_PUB_AUTO_GATE_SEL                                                        0x40
#define MASK_AON_APB_DPLL1_WAIT_FORCE_EN                                                                      0x20
#define MASK_AON_APB_DPLL0_WAIT_FORCE_EN                                                                      0x10
#define MASK_AON_APB_DPLL1_WAIT_AUTO_GATE_SEL                                                                 0x8
#define MASK_AON_APB_DPLL0_WAIT_AUTO_GATE_SEL                                                                 0x4
#define MASK_AON_APB_DPLL1_SOFT_CNT_DONE                                                                      0x2
#define MASK_AON_APB_DPLL0_SOFT_CNT_DONE                                                                      0x1
#define MASK_AON_APB_PUB_APB_FW_EB                                                                            0x20000
#define MASK_AON_APB_PUB_REG_EB                                                                               0x10000
#define MASK_AON_APB_DMC_EB                                                                                   0x8000
#define MASK_AON_APB_PHY_VREF_ADJ                                                                             0x3fc
#define MASK_AON_APB_PHY_VREF_PD                                                                              0x2
#define MASK_AON_APB_PHY_VREF_HI_C                                                                            0x1
#define MASK_AON_APB_CM4_TO_AON_AXI_LP_NUM                                                                    0x1fffe
#define MASK_AON_APB_CM4_TO_AON_AXI_LP_EB                                                                     0x1
#define MASK_AON_APB_AON_MTX_MAIN_LP_NUM                                                                      0x1fffe
#define MASK_AON_APB_AON_MTX_MAIN_LP_EB                                                                       0x1
#define MASK_AON_APB_AON_MTX_M0_LP_NUM                                                                        0x1fffe
#define MASK_AON_APB_AON_MTX_M0_LP_EB                                                                         0x1
#define MASK_AON_APB_AON_MTX_M1_LP_NUM                                                                        0x1fffe
#define MASK_AON_APB_AON_MTX_M1_LP_EB                                                                         0x1
#define MASK_AON_APB_AON_MTX_M2_LP_NUM                                                                        0x1fffe
#define MASK_AON_APB_AON_MTX_M2_LP_EB                                                                         0x1
#define MASK_AON_APB_AON_MTX_M3_LP_NUM                                                                        0x1fffe
#define MASK_AON_APB_AON_MTX_M3_LP_EB                                                                         0x1
#define MASK_AON_APB_AON_MTX_M4_LP_NUM                                                                        0x1fffe
#define MASK_AON_APB_AON_MTX_M4_LP_EB                                                                         0x1
#define MASK_AON_APB_AON_MTX_M5_LP_NUM                                                                        0x1fffe
#define MASK_AON_APB_AON_MTX_M5_LP_EB                                                                         0x1
#define MASK_AON_APB_AON_MTX_M6_LP_NUM                                                                        0x1fffe
#define MASK_AON_APB_AON_MTX_M6_LP_EB                                                                         0x1
#define MASK_AON_APB_AON_MTX_S0_LP_NUM                                                                        0x1fffe
#define MASK_AON_APB_AON_MTX_S0_LP_EB                                                                         0x1
#define MASK_AON_APB_AON_MTX_S1_LP_NUM                                                                        0x1fffe
#define MASK_AON_APB_AON_MTX_S1_LP_EB                                                                         0x1
#define MASK_AON_APB_AON_MTX_S2_LP_NUM                                                                        0x1fffe
#define MASK_AON_APB_AON_MTX_S2_LP_EB                                                                         0x1
#define MASK_AON_APB_AON_MTX_S3_LP_NUM                                                                        0x1fffe
#define MASK_AON_APB_AON_MTX_S3_LP_EB                                                                         0x1
#define MASK_AON_APB_AON_MTX_S4_LP_NUM                                                                        0x1fffe
#define MASK_AON_APB_AON_MTX_S4_LP_EB                                                                         0x1
#define MASK_AON_APB_AON_MTX_S5_LP_NUM                                                                        0x1fffe
#define MASK_AON_APB_AON_MTX_S5_LP_EB                                                                         0x1
#define MASK_AON_APB_AON_MTX_S6_LP_NUM                                                                        0x1fffe
#define MASK_AON_APB_AON_MTX_S6_LP_EB                                                                         0x1
#define MASK_AON_APB_AON_MTX_S7_LP_NUM                                                                        0x1fffe
#define MASK_AON_APB_AON_MTX_S7_LP_EB                                                                         0x1
#define MASK_AON_APB_AON_MTX_S8_LP_NUM                                                                        0x1fffe
#define MASK_AON_APB_AON_MTX_S8_LP_EB                                                                         0x1
#define MASK_AON_APB_AON_MTX_S9_LP_NUM                                                                        0x1fffe
#define MASK_AON_APB_AON_MTX_S9_LP_EB                                                                         0x1
#define MASK_AON_APB_AP2GPU_SLICE_LP_NUM                                                                      0x1fffe
#define MASK_AON_APB_AP2GPU_SLICE_LP_EB                                                                       0x1
#define MASK_AON_APB_AP2MM_SLICE_LP_NUM                                                                       0x1fffe
#define MASK_AON_APB_AP2MM_SLICE_LP_EB                                                                        0x1
#define MASK_AON_APB_WTLCP2DDR_SLICE_LP_NUM                                                                   0x1fffe
#define MASK_AON_APB_WTLCP2DDR_SLICE_LP_EB                                                                    0x1
#define MASK_AON_APB_APCPU2AP_SLICE_LP_NUM                                                                    0x1fffe
#define MASK_AON_APB_APCPU2AP_SLICE_LP_EB                                                                     0x1
#define MASK_AON_APB_AUDCP2DDR_SLICE_LP_NUM                                                                   0x1fffe
#define MASK_AON_APB_AUDCP2DDR_SLICE_LP_EB                                                                    0x1
#define MASK_AON_APB_APCPU2DDR_SLICE_LP_NUM                                                                   0x1fffe
#define MASK_AON_APB_APCPU2DDR_SLICE_LP_EB                                                                    0x1
#define MASK_AON_APB_AON2DDR_ASYNC_BRIDGE_LP_NUM                                                              0x1fffe
#define MASK_AON_APB_AON2DDR_ASYNC_BRIDGE_LP_EB                                                               0x1
#define MASK_AON_APB_PUBCP2WTLCP_SLICE_LP_NUM                                                                 0x1fffe
#define MASK_AON_APB_PUBCP2WTLCP_SLICE_LP_EB                                                                  0x1
#define MASK_AON_APB_AON_APB_MASTER_BUSY                                                                      0xfc
#define MASK_AON_APB_AON_APB_FREQ_CTRL_EN                                                                     0x2
#define MASK_AON_APB_AON_APB_IDLE_EN                                                                          0x1
#define MASK_AON_APB_ANALOG_BB_TOP_SINDRV_ENA_AUTO_EN                                                         0x40
#define MASK_AON_APB_R2G_ANALOG_BB_TOP_SINDRV_ENA                                                             0x20
#define MASK_AON_APB_M2G_ANALOG_BB_TOP_SINDRV_ENA                                                             0x10
#define MASK_AON_APB_R2G_ANALOG_BB_TOP_SINDRV_ENA_SQUARE                                                      0x8
#define MASK_AON_APB_C2G_ANALOG_BB_TOP_CLK26MHZ_AUD_EN                                                        0x4
#define MASK_AON_APB_C2G_ANALOG_USB20_USB20_PS_PD_S                                                           0x2
#define MASK_AON_APB_C2G_ANALOG_USB20_USB20_PS_PD_L                                                           0x1
#define MASK_AON_APB_LP_NUM_APCPU_MERGE_MTX_M0                                                                0x1fffe
#define MASK_AON_APB_LP_EB_APCPU_MERGE_MTX_M0                                                                 0x1
#define MASK_AON_APB_LP_NUM_APCPU_MERGE_MTX_M1                                                                0x1fffe
#define MASK_AON_APB_LP_EB_APCPU_MERGE_MTX_M1                                                                 0x1
#define MASK_AON_APB_LP_NUM_APCPU_MERGE_MTX_S0                                                                0x1fffe
#define MASK_AON_APB_LP_EB_APCPU_MERGE_MTX_S0                                                                 0x1
#define MASK_AON_APB_LP_NUM_GPU_MERGE_MTX_M0                                                                  0x1fffe
#define MASK_AON_APB_LP_EB_GPU_MERGE_MTX_M0                                                                   0x1
#define MASK_AON_APB_LP_NUM_GPU_MERGE_MTX_M1                                                                  0x1fffe
#define MASK_AON_APB_LP_EB_GPU_MERGE_MTX_M1                                                                   0x1
#define MASK_AON_APB_LP_NUM_GPU_MERGE_MTX_S0                                                                  0x1fffe
#define MASK_AON_APB_LP_EB_GPU_MERGE_MTX_S0                                                                   0x1
#define MASK_AON_APB_LP_NUM_GPU2DDR_REGSLICE                                                                  0x1fffe
#define MASK_AON_APB_LP_EB_GPU2DDR_REGSLICE                                                                   0x1
#define MASK_AON_APB_LP_NUM_MM_DCAM2DDR_REGSLICE                                                              0x1fffe
#define MASK_AON_APB_LP_EB_MM_DCAM2DDR_REGSLICE                                                               0x1
#define MASK_AON_APB_LP_NUM_MM_MTX2DDR_REGSLICE                                                               0x1fffe
#define MASK_AON_APB_LP_EB_MM_MTX2DDR_REGSLICE                                                                0x1
#define MASK_AON_APB_LP_NUM_IPA12DDR_REGSLICE                                                                 0x1fffe
#define MASK_AON_APB_LP_EB_IPA12DDR_REGSLICE                                                                  0x1
#define MASK_AON_APB_LP_NUM_IPA22DDR_REGSLICE                                                                 0x1fffe
#define MASK_AON_APB_LP_EB_IPA22DDR_REGSLICE                                                                  0x1
#define MASK_AON_APB_LP_NUM_AI2DDR_REGSLICE                                                                   0x1fffe
#define MASK_AON_APB_LP_EB_AI2DDR_REGSLICE                                                                    0x1
#define MASK_AON_APB_LP_NUM_ESE2DDR_REGSLICE                                                                  0x1fffe
#define MASK_AON_APB_LP_EB_ESE2DDR_REGSLICE                                                                   0x1
#define MASK_AON_APB_LP_NUM_ESE2DDR_ASYNC_BRIDGE_W                                                            0x1fffe
#define MASK_AON_APB_LP_EB_ESE2DDR_ASYNC_BRIDGE_W                                                             0x1
#define MASK_AON_APB_AP2IPA_SLICE_LP_NUM                                                                      0x1fffe
#define MASK_AON_APB_AP2IPA_SLICE_LP_EB                                                                       0x1
#define MASK_AON_APB_AP2AI_SLICE_LP_NUM                                                                       0x1fffe
#define MASK_AON_APB_AP2AI_SLICE_LP_EB                                                                        0x1
#define MASK_AON_APB_LP_NUM_AP2IPA_ASYNC_BRIDGE_W                                                             0x1fffe
#define MASK_AON_APB_LP_EB_AP2IPA_ASYNC_BRIDGE_W                                                              0x1
#define MASK_AON_APB_ESE2DDR_AB_CCHNL_SYNC_SEL                                                                0x10000
#define MASK_AON_APB_ESE2DDR_SLICE_CCHNL_SYNC_SEL                                                             0x8000
#define MASK_AON_APB_AI2DDR_SLICE_CCHNL_SYNC_SEL                                                              0x4000
#define MASK_AON_APB_AUDCP2DDR_SLICE_CCHNL_SYNC_SEL                                                           0x2000
#define MASK_AON_APB_WTLCP2DDR_SLICE_CCHNL_SYNC_SEL                                                           0x1000
#define MASK_AON_APB_IPA22DDR_SLICE_CCHNL_SYNC_SEL                                                            0x800
#define MASK_AON_APB_IPA12DDR_SLICE_CCHNL_SYNC_SEL                                                            0x400
#define MASK_AON_APB_MM_MTX2DDR_SLICE_CCHNL_SYNC_SEL                                                          0x200
#define MASK_AON_APB_MM_DCAM2DDR_SLICE_CCHNL_SYNC_SEL                                                         0x100
#define MASK_AON_APB_GPU2DDR_SLICE_CCHNL_SYNC_SEL                                                             0x80
#define MASK_AON_APB_GPU_MERGE_MTX_S0_CCHNL_SYNC_SEL                                                          0x40
#define MASK_AON_APB_GPU_MERGE_MTX_M1_CCHNL_SYNC_SEL                                                          0x20
#define MASK_AON_APB_GPU_MERGE_MTX_M0_CCHNL_SYNC_SEL                                                          0x10
#define MASK_AON_APB_APCPU2DDR_SLICE_CCHNL_SYNC_SEL                                                           0x8
#define MASK_AON_APB_APCPU_MERGE_MTX_S0_CCHNL_SYNC_SEL                                                        0x4
#define MASK_AON_APB_APCPU_MERGE_MTX_M1_CCHNL_SYNC_SEL                                                        0x2
#define MASK_AON_APB_APCPU_MERGE_MTX_M0_CCHNL_SYNC_SEL                                                        0x1
#define MASK_AON_APB_APCPU_INT_EN_31                                                                          0x80000000
#define MASK_AON_APB_APCPU_INT_EN_30                                                                          0x40000000
#define MASK_AON_APB_APCPU_INT_EN_29                                                                          0x20000000
#define MASK_AON_APB_APCPU_INT_EN_28                                                                          0x10000000
#define MASK_AON_APB_APCPU_INT_EN_27                                                                          0x8000000
#define MASK_AON_APB_APCPU_INT_EN_26                                                                          0x4000000
#define MASK_AON_APB_APCPU_INT_EN_25                                                                          0x2000000
#define MASK_AON_APB_APCPU_INT_EN_24                                                                          0x1000000
#define MASK_AON_APB_APCPU_INT_EN_23                                                                          0x800000
#define MASK_AON_APB_APCPU_INT_EN_22                                                                          0x400000
#define MASK_AON_APB_APCPU_INT_EN_21                                                                          0x200000
#define MASK_AON_APB_APCPU_INT_EN_20                                                                          0x100000
#define MASK_AON_APB_APCPU_INT_EN_19                                                                          0x80000
#define MASK_AON_APB_APCPU_INT_EN_18                                                                          0x40000
#define MASK_AON_APB_APCPU_INT_EN_17                                                                          0x20000
#define MASK_AON_APB_APCPU_INT_EN_16                                                                          0x10000
#define MASK_AON_APB_APCPU_INT_EN_15                                                                          0x8000
#define MASK_AON_APB_APCPU_INT_EN_14                                                                          0x4000
#define MASK_AON_APB_APCPU_INT_EN_13                                                                          0x2000
#define MASK_AON_APB_APCPU_INT_EN_12                                                                          0x1000
#define MASK_AON_APB_APCPU_INT_EN_11                                                                          0x800
#define MASK_AON_APB_APCPU_INT_EN_10                                                                          0x400
#define MASK_AON_APB_APCPU_INT_EN_9                                                                           0x200
#define MASK_AON_APB_APCPU_INT_EN_8                                                                           0x100
#define MASK_AON_APB_APCPU_INT_EN_7                                                                           0x80
#define MASK_AON_APB_APCPU_INT_EN_6                                                                           0x40
#define MASK_AON_APB_APCPU_INT_EN_5                                                                           0x20
#define MASK_AON_APB_APCPU_INT_EN_4                                                                           0x10
#define MASK_AON_APB_APCPU_INT_EN_3                                                                           0x8
#define MASK_AON_APB_APCPU_INT_EN_2                                                                           0x4
#define MASK_AON_APB_APCPU_INT_EN_1                                                                           0x2
#define MASK_AON_APB_APCPU_INT_EN_0                                                                           0x1
#define MASK_AON_APB_APCPU_INT_EN_63                                                                          0x80000000
#define MASK_AON_APB_APCPU_INT_EN_62                                                                          0x40000000
#define MASK_AON_APB_APCPU_INT_EN_61                                                                          0x20000000
#define MASK_AON_APB_APCPU_INT_EN_60                                                                          0x10000000
#define MASK_AON_APB_APCPU_INT_EN_59                                                                          0x8000000
#define MASK_AON_APB_APCPU_INT_EN_58                                                                          0x4000000
#define MASK_AON_APB_APCPU_INT_EN_57                                                                          0x2000000
#define MASK_AON_APB_APCPU_INT_EN_56                                                                          0x1000000
#define MASK_AON_APB_APCPU_INT_EN_55                                                                          0x800000
#define MASK_AON_APB_APCPU_INT_EN_54                                                                          0x400000
#define MASK_AON_APB_APCPU_INT_EN_53                                                                          0x200000
#define MASK_AON_APB_APCPU_INT_EN_52                                                                          0x100000
#define MASK_AON_APB_APCPU_INT_EN_51                                                                          0x80000
#define MASK_AON_APB_APCPU_INT_EN_50                                                                          0x40000
#define MASK_AON_APB_APCPU_INT_EN_49                                                                          0x20000
#define MASK_AON_APB_APCPU_INT_EN_48                                                                          0x10000
#define MASK_AON_APB_APCPU_INT_EN_47                                                                          0x8000
#define MASK_AON_APB_APCPU_INT_EN_46                                                                          0x4000
#define MASK_AON_APB_APCPU_INT_EN_45                                                                          0x2000
#define MASK_AON_APB_APCPU_INT_EN_44                                                                          0x1000
#define MASK_AON_APB_APCPU_INT_EN_43                                                                          0x800
#define MASK_AON_APB_APCPU_INT_EN_42                                                                          0x400
#define MASK_AON_APB_APCPU_INT_EN_41                                                                          0x200
#define MASK_AON_APB_APCPU_INT_EN_40                                                                          0x100
#define MASK_AON_APB_APCPU_INT_EN_39                                                                          0x80
#define MASK_AON_APB_APCPU_INT_EN_38                                                                          0x40
#define MASK_AON_APB_APCPU_INT_EN_37                                                                          0x20
#define MASK_AON_APB_APCPU_INT_EN_36                                                                          0x10
#define MASK_AON_APB_APCPU_INT_EN_35                                                                          0x8
#define MASK_AON_APB_APCPU_INT_EN_34                                                                          0x4
#define MASK_AON_APB_APCPU_INT_EN_33                                                                          0x2
#define MASK_AON_APB_APCPU_INT_EN_32                                                                          0x1
#define MASK_AON_APB_APCPU_INT_EN_95                                                                          0x80000000
#define MASK_AON_APB_APCPU_INT_EN_94                                                                          0x40000000
#define MASK_AON_APB_APCPU_INT_EN_93                                                                          0x20000000
#define MASK_AON_APB_APCPU_INT_EN_92                                                                          0x10000000
#define MASK_AON_APB_APCPU_INT_EN_91                                                                          0x8000000
#define MASK_AON_APB_APCPU_INT_EN_90                                                                          0x4000000
#define MASK_AON_APB_APCPU_INT_EN_89                                                                          0x2000000
#define MASK_AON_APB_APCPU_INT_EN_88                                                                          0x1000000
#define MASK_AON_APB_APCPU_INT_EN_87                                                                          0x800000
#define MASK_AON_APB_APCPU_INT_EN_86                                                                          0x400000
#define MASK_AON_APB_APCPU_INT_EN_85                                                                          0x200000
#define MASK_AON_APB_APCPU_INT_EN_84                                                                          0x100000
#define MASK_AON_APB_APCPU_INT_EN_83                                                                          0x80000
#define MASK_AON_APB_APCPU_INT_EN_82                                                                          0x40000
#define MASK_AON_APB_APCPU_INT_EN_81                                                                          0x20000
#define MASK_AON_APB_APCPU_INT_EN_80                                                                          0x10000
#define MASK_AON_APB_APCPU_INT_EN_79                                                                          0x8000
#define MASK_AON_APB_APCPU_INT_EN_78                                                                          0x4000
#define MASK_AON_APB_APCPU_INT_EN_77                                                                          0x2000
#define MASK_AON_APB_APCPU_INT_EN_76                                                                          0x1000
#define MASK_AON_APB_APCPU_INT_EN_75                                                                          0x800
#define MASK_AON_APB_APCPU_INT_EN_74                                                                          0x400
#define MASK_AON_APB_APCPU_INT_EN_73                                                                          0x200
#define MASK_AON_APB_APCPU_INT_EN_72                                                                          0x100
#define MASK_AON_APB_APCPU_INT_EN_71                                                                          0x80
#define MASK_AON_APB_APCPU_INT_EN_70                                                                          0x40
#define MASK_AON_APB_APCPU_INT_EN_69                                                                          0x20
#define MASK_AON_APB_APCPU_INT_EN_68                                                                          0x10
#define MASK_AON_APB_APCPU_INT_EN_67                                                                          0x8
#define MASK_AON_APB_APCPU_INT_EN_66                                                                          0x4
#define MASK_AON_APB_APCPU_INT_EN_65                                                                          0x2
#define MASK_AON_APB_APCPU_INT_EN_64                                                                          0x1
#define MASK_AON_APB_APCPU_INT_EN_127                                                                         0x80000000
#define MASK_AON_APB_APCPU_INT_EN_126                                                                         0x40000000
#define MASK_AON_APB_APCPU_INT_EN_125                                                                         0x20000000
#define MASK_AON_APB_APCPU_INT_EN_124                                                                         0x10000000
#define MASK_AON_APB_APCPU_INT_EN_123                                                                         0x8000000
#define MASK_AON_APB_APCPU_INT_EN_122                                                                         0x4000000
#define MASK_AON_APB_APCPU_INT_EN_121                                                                         0x2000000
#define MASK_AON_APB_APCPU_INT_EN_120                                                                         0x1000000
#define MASK_AON_APB_APCPU_INT_EN_119                                                                         0x800000
#define MASK_AON_APB_APCPU_INT_EN_118                                                                         0x400000
#define MASK_AON_APB_APCPU_INT_EN_117                                                                         0x200000
#define MASK_AON_APB_APCPU_INT_EN_116                                                                         0x100000
#define MASK_AON_APB_APCPU_INT_EN_115                                                                         0x80000
#define MASK_AON_APB_APCPU_INT_EN_114                                                                         0x40000
#define MASK_AON_APB_APCPU_INT_EN_113                                                                         0x20000
#define MASK_AON_APB_APCPU_INT_EN_112                                                                         0x10000
#define MASK_AON_APB_APCPU_INT_EN_111                                                                         0x8000
#define MASK_AON_APB_APCPU_INT_EN_110                                                                         0x4000
#define MASK_AON_APB_APCPU_INT_EN_109                                                                         0x2000
#define MASK_AON_APB_APCPU_INT_EN_108                                                                         0x1000
#define MASK_AON_APB_APCPU_INT_EN_107                                                                         0x800
#define MASK_AON_APB_APCPU_INT_EN_106                                                                         0x400
#define MASK_AON_APB_APCPU_INT_EN_105                                                                         0x200
#define MASK_AON_APB_APCPU_INT_EN_104                                                                         0x100
#define MASK_AON_APB_APCPU_INT_EN_103                                                                         0x80
#define MASK_AON_APB_APCPU_INT_EN_102                                                                         0x40
#define MASK_AON_APB_APCPU_INT_EN_101                                                                         0x20
#define MASK_AON_APB_APCPU_INT_EN_100                                                                         0x10
#define MASK_AON_APB_APCPU_INT_EN_99                                                                          0x8
#define MASK_AON_APB_APCPU_INT_EN_98                                                                          0x4
#define MASK_AON_APB_APCPU_INT_EN_97                                                                          0x2
#define MASK_AON_APB_APCPU_INT_EN_96                                                                          0x1
#define MASK_AON_APB_APCPU_INT_EN_159                                                                         0x80000000
#define MASK_AON_APB_APCPU_INT_EN_158                                                                         0x40000000
#define MASK_AON_APB_APCPU_INT_EN_157                                                                         0x20000000
#define MASK_AON_APB_APCPU_INT_EN_156                                                                         0x10000000
#define MASK_AON_APB_APCPU_INT_EN_155                                                                         0x8000000
#define MASK_AON_APB_APCPU_INT_EN_154                                                                         0x4000000
#define MASK_AON_APB_APCPU_INT_EN_153                                                                         0x2000000
#define MASK_AON_APB_APCPU_INT_EN_152                                                                         0x1000000
#define MASK_AON_APB_APCPU_INT_EN_151                                                                         0x800000
#define MASK_AON_APB_APCPU_INT_EN_150                                                                         0x400000
#define MASK_AON_APB_APCPU_INT_EN_149                                                                         0x200000
#define MASK_AON_APB_APCPU_INT_EN_148                                                                         0x100000
#define MASK_AON_APB_APCPU_INT_EN_147                                                                         0x80000
#define MASK_AON_APB_APCPU_INT_EN_146                                                                         0x40000
#define MASK_AON_APB_APCPU_INT_EN_145                                                                         0x20000
#define MASK_AON_APB_APCPU_INT_EN_144                                                                         0x10000
#define MASK_AON_APB_APCPU_INT_EN_143                                                                         0x8000
#define MASK_AON_APB_APCPU_INT_EN_142                                                                         0x4000
#define MASK_AON_APB_APCPU_INT_EN_141                                                                         0x2000
#define MASK_AON_APB_APCPU_INT_EN_140                                                                         0x1000
#define MASK_AON_APB_APCPU_INT_EN_139                                                                         0x800
#define MASK_AON_APB_APCPU_INT_EN_138                                                                         0x400
#define MASK_AON_APB_APCPU_INT_EN_137                                                                         0x200
#define MASK_AON_APB_APCPU_INT_EN_136                                                                         0x100
#define MASK_AON_APB_APCPU_INT_EN_135                                                                         0x80
#define MASK_AON_APB_APCPU_INT_EN_134                                                                         0x40
#define MASK_AON_APB_APCPU_INT_EN_133                                                                         0x20
#define MASK_AON_APB_APCPU_INT_EN_132                                                                         0x10
#define MASK_AON_APB_APCPU_INT_EN_131                                                                         0x8
#define MASK_AON_APB_APCPU_INT_EN_130                                                                         0x4
#define MASK_AON_APB_APCPU_INT_EN_129                                                                         0x2
#define MASK_AON_APB_APCPU_INT_EN_128                                                                         0x1
#define MASK_AON_APB_APCPU_INT_EN_191                                                                         0x80000000
#define MASK_AON_APB_APCPU_INT_EN_190                                                                         0x40000000
#define MASK_AON_APB_APCPU_INT_EN_189                                                                         0x20000000
#define MASK_AON_APB_APCPU_INT_EN_188                                                                         0x10000000
#define MASK_AON_APB_APCPU_INT_EN_187                                                                         0x8000000
#define MASK_AON_APB_APCPU_INT_EN_186                                                                         0x4000000
#define MASK_AON_APB_APCPU_INT_EN_185                                                                         0x2000000
#define MASK_AON_APB_APCPU_INT_EN_184                                                                         0x1000000
#define MASK_AON_APB_APCPU_INT_EN_183                                                                         0x800000
#define MASK_AON_APB_APCPU_INT_EN_182                                                                         0x400000
#define MASK_AON_APB_APCPU_INT_EN_181                                                                         0x200000
#define MASK_AON_APB_APCPU_INT_EN_180                                                                         0x100000
#define MASK_AON_APB_APCPU_INT_EN_179                                                                         0x80000
#define MASK_AON_APB_APCPU_INT_EN_178                                                                         0x40000
#define MASK_AON_APB_APCPU_INT_EN_177                                                                         0x20000
#define MASK_AON_APB_APCPU_INT_EN_176                                                                         0x10000
#define MASK_AON_APB_APCPU_INT_EN_175                                                                         0x8000
#define MASK_AON_APB_APCPU_INT_EN_174                                                                         0x4000
#define MASK_AON_APB_APCPU_INT_EN_173                                                                         0x2000
#define MASK_AON_APB_APCPU_INT_EN_172                                                                         0x1000
#define MASK_AON_APB_APCPU_INT_EN_171                                                                         0x800
#define MASK_AON_APB_APCPU_INT_EN_170                                                                         0x400
#define MASK_AON_APB_APCPU_INT_EN_169                                                                         0x200
#define MASK_AON_APB_APCPU_INT_EN_168                                                                         0x100
#define MASK_AON_APB_APCPU_INT_EN_167                                                                         0x80
#define MASK_AON_APB_APCPU_INT_EN_166                                                                         0x40
#define MASK_AON_APB_APCPU_INT_EN_165                                                                         0x20
#define MASK_AON_APB_APCPU_INT_EN_164                                                                         0x10
#define MASK_AON_APB_APCPU_INT_EN_163                                                                         0x8
#define MASK_AON_APB_APCPU_INT_EN_162                                                                         0x4
#define MASK_AON_APB_APCPU_INT_EN_161                                                                         0x2
#define MASK_AON_APB_APCPU_INT_EN_160                                                                         0x1
#define MASK_AON_APB_SDIO0_EMMC_CARD_PRESENT_32K                                                              0x200000
#define MASK_AON_APB_SDIO0_EMMC_CARD_PROTECT_32K                                                              0x100000
#define MASK_AON_APB_SDIO0_EMMC_BATTERY_PRESENT_32K                                                           0x80000
#define MASK_AON_APB_SDIO0_EMMC_BATTERY_DEB_EN_32K                                                            0x40000
#define MASK_AON_APB_SDIO0_EMMC_BATTERY_DBNC_THD_32K                                                          0x3fc00
#define MASK_AON_APB_SDIO0_EMMC_BATTERY_DBNC_EN_32K                                                           0x200
#define MASK_AON_APB_SDIO0_EMMC_CARDDET_DBNC_THD_32K                                                          0x1fe
#define MASK_AON_APB_SDIO0_EMMC_CARDDET_DBNC_EN_32K                                                           0x1
#define MASK_AON_APB_SDIO1_EMMC_CARD_PRESENT_32K                                                              0x200000
#define MASK_AON_APB_SDIO1_EMMC_CARD_PROTECT_32K                                                              0x100000
#define MASK_AON_APB_SDIO1_EMMC_BATTERY_PRESENT_32K                                                           0x80000
#define MASK_AON_APB_SDIO1_EMMC_BATTERY_DEB_EN_32K                                                            0x40000
#define MASK_AON_APB_SDIO1_EMMC_BATTERY_DBNC_THD_32K                                                          0x3fc00
#define MASK_AON_APB_SDIO1_EMMC_BATTERY_DBNC_EN_32K                                                           0x200
#define MASK_AON_APB_SDIO1_EMMC_CARDDET_DBNC_THD_32K                                                          0x1fe
#define MASK_AON_APB_SDIO1_EMMC_CARDDET_DBNC_EN_32K                                                           0x1
#define MASK_AON_APB_SDIO2_EMMC_CARD_PRESENT_32K                                                              0x200000
#define MASK_AON_APB_SDIO2_EMMC_CARD_PROTECT_32K                                                              0x100000
#define MASK_AON_APB_SDIO2_EMMC_BATTERY_PRESENT_32K                                                           0x80000
#define MASK_AON_APB_SDIO2_EMMC_BATTERY_DEB_EN_32K                                                            0x40000
#define MASK_AON_APB_SDIO2_EMMC_BATTERY_DBNC_THD_32K                                                          0x3fc00
#define MASK_AON_APB_SDIO2_EMMC_BATTERY_DBNC_EN_32K                                                           0x200
#define MASK_AON_APB_SDIO2_EMMC_CARDDET_DBNC_THD_32K                                                          0x1fe
#define MASK_AON_APB_SDIO2_EMMC_CARDDET_DBNC_EN_32K                                                           0x1
#define MASK_AON_APB_EMMC_EMMC_CARD_PRESENT_32K                                                               0x200000
#define MASK_AON_APB_EMMC_EMMC_CARD_PROTECT_32K                                                               0x100000
#define MASK_AON_APB_EMMC_EMMC_BATTERY_PRESENT_32K                                                            0x80000
#define MASK_AON_APB_EMMC_EMMC_BATTERY_DEB_EN_32K                                                             0x40000
#define MASK_AON_APB_EMMC_EMMC_BATTERY_DBNC_THD_32K                                                           0x3fc00
#define MASK_AON_APB_EMMC_EMMC_BATTERY_DBNC_EN_32K                                                            0x200
#define MASK_AON_APB_EMMC_EMMC_CARDDET_DBNC_THD_32K                                                           0x1fe
#define MASK_AON_APB_EMMC_EMMC_CARDDET_DBNC_EN_32K                                                            0x1
#define MASK_AON_APB_AP_WDG_RST_FLAG                                                                          0x40
#define MASK_AON_APB_PCP_WDG_RST_FLAG                                                                         0x20
#define MASK_AON_APB_WTLCP_LTE_WDG_RST_FLAG                                                                   0x10
#define MASK_AON_APB_WTLCP_TG_WDG_RST_FLAG                                                                    0x8
#define MASK_AON_APB_AUDCP_WDG_RST_FLAG                                                                       0x4
#define MASK_AON_APB_APCPU_WDG_RST_FLAG                                                                       0x2
#define MASK_AON_APB_SEC_WDG_RST_FLAG                                                                         0x1
#define MASK_AON_APB_BOND_OPTION0                                                                             0xffffffff
#define MASK_AON_APB_BOND_OPTION1                                                                             0xffffffff
#define MASK_AON_APB_RES_REG0                                                                                 0xffffffff
#define MASK_AON_APB_RES_REG1                                                                                 0xffffffff
#define MASK_AON_APB_HPROT_DMAW                                                                               0xf0
#define MASK_AON_APB_HPROT_DMAR                                                                               0xf
#define MASK_AON_APB_REC_26MHZ_0_BUF_PD                                                                       0x100
#define MASK_AON_APB_SLEEP_PLLLOCK_SEL                                                                        0x80
#define MASK_AON_APB_PLL_LOCK_SEL                                                                             0x70
#define MASK_AON_APB_SLEEP_DBG_SEL                                                                            0xf
#define MASK_AON_APB_CPU2DDR_BRIDGE_DEBUG_SIGNAL_R                                                            0xffffffff
#define MASK_AON_APB_AON2DDR_BRIDGE_DEBUG_SIGNAL_R                                                            0xffffffff
#define MASK_AON_APB_AON2DDR_AXI_DETECTOR_OVERFLOW                                                            0x4
#define MASK_AON_APB_AON2DDR_RST_SUBSYS                                                                       0x2
#define MASK_AON_APB_AON2DDR_BRIDGE_TRANS_IDLE                                                                0x1
#define MASK_AON_APB_AUD2DDR_BRIDGE_DEBUG_SIGNAL_R                                                            0xffffffff
#define MASK_AON_APB_WTL2DDR_BRIDGE_DEBUG_SIGNAL_R                                                            0xffffffff
#define MASK_AON_APB_MATCH_SEL                                                                                0x80000
#define MASK_AON_APB_WAIT_OVER                                                                                0x7fff8
#define MASK_AON_APB_ENABLE_COUNTER                                                                           0x4
#define MASK_AON_APB_ENABLE_FILTER                                                                            0x2
#define MASK_AON_APB_DEBUG_MODE                                                                               0x1
#define MASK_AON_APB_ADDR_FLT                                                                                 0xffffffff
#define MASK_AON_APB_ADDR_OVER                                                                                0xffffffff
#define MASK_AON_APB_ADDR_DIFF                                                                                0xffffffff
#define MASK_AON_APB_LATEST_ADDR                                                                              0xffffffff
#define MASK_AON_APB_ADDR_MASK                                                                                0xffffffff
#define MASK_AON_APB_LEAKAGE_MAGIC_WORD                                                                       0xffffffff
#define MASK_AON_APB_LEAKAGE_SWITCH                                                                           0x1
#define MASK_AON_APB_FUNC_TEST_BOOT_ADDR                                                                      0xffffffff
#define MASK_AON_APB_CGM_RESCUE                                                                               0xffffffff
#define MASK_AON_APB_SDIO2_SLICE_EN                                                                           0x8
#define MASK_AON_APB_CP_SDIO_ENABLE                                                                           0x4
#define MASK_AON_APB_AP_SDIO_ENABLE                                                                           0x2
#define MASK_AON_APB_SDIO_MODULE_SEL                                                                          0x1
#define MASK_AON_APB_SP_INT_REQ_BUSMON_PUBCP_WAKEUP_EN                                                        0x80000000
#define MASK_AON_APB_SP_INT_REQ_BUSMON_AUDCP_WAKEUP_EN                                                        0x40000000
#define MASK_AON_APB_SP_INT_REQ_ADI_WAKEUP_EN                                                                 0x20000000
#define MASK_AON_APB_SP_INT_REQ_PCP_WDG_WAKEUP_EN                                                             0x10000000
#define MASK_AON_APB_SP_INT_REQ_PWR_DOWN_ALL_WAKEUP_EN                                                        0x8000000
#define MASK_AON_APB_SP_INT_REQ_PWR_UP_ALL_WAKEUP_EN                                                          0x4000000
#define MASK_AON_APB_SP_INT_REQ_AP_WDG_RST_WAKEUP_EN                                                          0x2000000
#define MASK_AON_APB_SP_INT_REQ_APCPU_WDG_RST_WAKEUP_EN                                                       0x1000000
#define MASK_AON_APB_SP_INT_REQ_SEC_EIC_WAKEUP_EN                                                             0x800000
#define MASK_AON_APB_SP_INT_REQ_SEC_TMR_WAKEUP_EN                                                             0x400000
#define MASK_AON_APB_SP_INT_REQ_SEC_WDG_WAKEUP_EN                                                             0x200000
#define MASK_AON_APB_SP_INT_REQ_SEC_RTC_WAKEUP_EN                                                             0x100000
#define MASK_AON_APB_SP_INT_REQ_SEC_GPIO_WAKEUP_EN                                                            0x80000
#define MASK_AON_APB_SP_INT_REQ_MBOX_SRC_SIPC_SP_CM4_WAKEUP_EN                                                0x40000
#define MASK_AON_APB_SP_INT_REQ_MBOX_SRC_CM4_WAKEUP_EN                                                        0x20000
#define MASK_AON_APB_SP_INT_REQ_MBOX_TAR_CM4_WAKEUP_EN                                                        0x10000
#define MASK_AON_APB_SP_INT_REQ_CM4_SOFT_WAKEUP_EN                                                            0x8000
#define MASK_AON_APB_SP_INT_FPU_EXCEPTION_WAKEUP_EN                                                           0x4000
#define MASK_AON_APB_SP_INT_REQ_EIC_GPIO_NON_LAT_WAKEUP_EN                                                    0x2000
#define MASK_AON_APB_SP_INT_REQ_EIC_GPIO_LAT_WAKEUP_EN                                                        0x1000
#define MASK_AON_APB_SP_INT_REQ_EIC_NON_LAT_WAKEUP_EN                                                         0x800
#define MASK_AON_APB_SP_INT_REQ_EIC_LAT_WAKEUP_EN                                                             0x400
#define MASK_AON_APB_SP_INT_REQ_CM4_DMA_WAKEUP_EN                                                             0x200
#define MASK_AON_APB_SP_INT_REQ_CM4_GPIO_WAKEUP_EN                                                            0x100
#define MASK_AON_APB_SP_INT_REQ_CM4_SYST_WAKEUP_EN                                                            0x80
#define MASK_AON_APB_SP_INT_REQ_CM4_I2C0_SLV_WAKEUP_EN                                                        0x40
#define MASK_AON_APB_SP_INT_REQ_CM4_WDG_WAKEUP_EN                                                             0x20
#define MASK_AON_APB_SP_INT_REQ_CM4_SPI_WAKEUP_EN                                                             0x10
#define MASK_AON_APB_SP_INT_REQ_CM4_UART1_WAKEUP_EN                                                           0x8
#define MASK_AON_APB_SP_INT_REQ_CM4_UART0_WAKEUP_EN                                                           0x4
#define MASK_AON_APB_SP_INT_REQ_CM4_I3C1_WAKEUP_EN                                                            0x2
#define MASK_AON_APB_SP_INT_REQ_CM4_I3C0_WAKEUP_EN                                                            0x1
#define MASK_AON_APB_SP_INT_REQ_AUDCP_VBC_AUDRCD_WAKEUP_EN                                                    0x80000000
#define MASK_AON_APB_SP_INT_REQ_AUDCP_MCDT_WAKEUP_EN                                                          0x40000000
#define MASK_AON_APB_SP_INT_REQ_AUDCP_DMA_WAKEUP_EN                                                           0x20000000
#define MASK_AON_APB_SP_INT_REQ_AUDCP_CHN_START_CHN3_WAKEUP_EN                                                0x10000000
#define MASK_AON_APB_SP_INT_REQ_AUDCP_CHN_START_CHN2_WAKEUP_EN                                                0x8000000
#define MASK_AON_APB_SP_INT_REQ_AUDCP_CHN_START_CHN1_WAKEUP_EN                                                0x4000000
#define MASK_AON_APB_SP_INT_REQ_AUDCP_CHN_START_CHN0_WAKEUP_EN                                                0x2000000
#define MASK_AON_APB_SP_INT_REQ_ANA_WAKEUP_EN                                                                 0x1000000
#define MASK_AON_APB_SP_INT_REQ_WTLCP_LTE_WDG_RST_WAKEUP_EN                                                   0x800000
#define MASK_AON_APB_SP_INT_REQ_WTLCP_TG_WDG_RST_WAKEUP_EN                                                    0x400000
#define MASK_AON_APB_SP_INT_REQ_GSP_WAKEUP_EN                                                                 0x200000
#define MASK_AON_APB_SP_INT_REQ_SLV_FW_AP_WAKEUP_EN                                                           0x100000
#define MASK_AON_APB_SP_INT_REQ_DISPC_WAKEUP_EN                                                               0x80000
#define MASK_AON_APB_SP_INT_REQ_PUB_DFS_DENY_EN                                                               0x40000
#define MASK_AON_APB_SP_INT_REQ_PUB_DMC_MPU_VIO_WAKEUP_EN                                                     0x20000
#define MASK_AON_APB_SP_INT_REQ_MEM_FW_PUB_WAKEUP_EN                                                          0x10000
#define MASK_AON_APB_SP_INT_REQ_PUB_DFI_BUSMON_WAKEUP_EN                                                      0x8000
#define MASK_AON_APB_SP_INT_REQ_PUB_PTM_WAKEUP_EN                                                             0x4000
#define MASK_AON_APB_SP_INT_REQ_PUB_HARDWARE_DFS_EXIT_WAKEUP_EN                                               0x2000
#define MASK_AON_APB_SP_INT_REQ_PUB_DFS_COMPLETE_WAKEUP_EN                                                    0x1000
#define MASK_AON_APB_SP_INT_REQ_PUB_DFS_ERROR_WAKEUP_EN                                                       0x800
#define MASK_AON_APB_SP_INT_REQ_PUB_DFS_GIVEUP_EN                                                             0x400
#define MASK_AON_APB_SP_INT_REQ_CLK_32K_DET_WAKEUP_EN                                                         0x200
#define MASK_AON_APB_SP_INT_REQ_AON_I2C0_WAKEUP_EN                                                            0x100
#define MASK_AON_APB_SP_INT_REQ_THM0_WAKEUP_EN                                                                0x80
#define MASK_AON_APB_SP_INT_REQ_PWR_UP_PUB_WAKEUP_EN                                                          0x40
#define MASK_AON_APB_SP_INT_REQ_PWR_UP_AP_WAKEUP_EN                                                           0x20
#define MASK_AON_APB_SP_INT_REQ_SLV_FW_AON_WAKEUP_EN                                                          0x10
#define MASK_AON_APB_SP_INT_REQ_MEM_FW_AON_WAKEUP_EN                                                          0x8
#define MASK_AON_APB_SP_INT_REQ_BUSMON_USB_WAKEUP_EN                                                          0x4
#define MASK_AON_APB_SP_INT_REQ_BUSMON_AP_WAKEUP_EN                                                           0x2
#define MASK_AON_APB_SP_INT_REQ_BUSMON_WTLCP_WAKEUP_EN                                                        0x1
#define MASK_AON_APB_SP_INT_REQ_AON_I2C1_WAKEUP_EN                                                            0x400
#define MASK_AON_APB_SP_INT_REQ_DFS_VOTE_DONE_WAKEUP_EN                                                       0x200
#define MASK_AON_APB_SP_INT_REQ_THM2_WAKEUP_EN                                                                0x100
#define MASK_AON_APB_SP_INT_REQ_THM1_WAKEUP_EN                                                                0x80
#define MASK_AON_APB_SP_INT_REQ_CM4_TMR2_WAKEUP_EN                                                            0x40
#define MASK_AON_APB_SP_INT_REQ_CM4_TMR1_WAKEUP_EN                                                            0x20
#define MASK_AON_APB_SP_INT_REQ_CM4_TMR0_WAKEUP_EN                                                            0x10
#define MASK_AON_APB_SP_INT_REQ_EXT_RSTB_SPCPU_WAKEUP_EN                                                      0x8
#define MASK_AON_APB_SP_INT_REQ_ESE_WAKEUP_EN                                                                 0x4
#define MASK_AON_APB_SP_INT_REQ_AUDCP_WDG_RST_WAKEUP_EN                                                       0x2
#define MASK_AON_APB_SP_INT_REQ_AUDCP_VBC_AUDPLY_WAKEUP_EN                                                    0x1
#define MASK_AON_APB_DBG_BUS_DATA_WTLCP                                                                       0xffffffff
#define MASK_AON_APB_DBG_BUS_DATA_PUBCP                                                                       0xffffffff
#define MASK_AON_APB_DBG_BUS_DATA_AUDCP                                                                       0xffffffff
#define MASK_AON_APB_AP_EMMC_POWER_OFF_DLY                                                                    0x100000
#define MASK_AON_APB_PUCP_SDIO0_POWER_OFF_DLY                                                                 0x80000
#define MASK_AON_APB_AP_SDIO2_POWER_OFF_DLY                                                                   0x40000
#define MASK_AON_APB_AP_SDIO1_POWER_OFF_DLY                                                                   0x20000
#define MASK_AON_APB_AP_SDIO0_POWER_OFF_DLY                                                                   0x10000
#define MASK_AON_APB_AP_EMMC_POWER_OFF                                                                        0x10
#define MASK_AON_APB_PUCP_SDIO0_POWER_OFF                                                                     0x8
#define MASK_AON_APB_AP_SDIO2_POWER_OFF                                                                       0x4
#define MASK_AON_APB_AP_SDIO1_POWER_OFF                                                                       0x2
#define MASK_AON_APB_AP_SDIO0_POWER_OFF                                                                       0x1
#define MASK_AON_APB_SCC_DBG_BUS                                                                              0xffffffff
#define MASK_AON_APB_AON_FUNC_CTRL_0                                                                          0xffffffff
#define MASK_AON_APB_AON_FUNC_CTRL_1                                                                          0xffffffff
#define MASK_AON_CLK_CORE_CGM_AON_APB_CFG_CGM_AON_APB_DIV                                                     0x300
#define MASK_AON_CLK_CORE_CGM_AON_APB_CFG_CGM_AON_APB_SEL                                                     0x7
#define MASK_AON_CLK_CORE_CGM_ADI_CFG_CGM_ADI_SEL                                                             0x7
#define MASK_AON_CLK_CORE_CGM_AUX0_CFG_CGM_AUX0_DIV                                                           0xf00
#define MASK_AON_CLK_CORE_CGM_AUX0_CFG_CGM_AUX0_SEL                                                           0x1f
#define MASK_AON_CLK_CORE_CGM_AUX1_CFG_CGM_AUX1_DIV                                                           0xf00
#define MASK_AON_CLK_CORE_CGM_AUX1_CFG_CGM_AUX1_SEL                                                           0x1f
#define MASK_AON_CLK_CORE_CGM_AUX2_CFG_CGM_AUX2_DIV                                                           0xf00
#define MASK_AON_CLK_CORE_CGM_AUX2_CFG_CGM_AUX2_SEL                                                           0x1f
#define MASK_AON_CLK_CORE_CGM_PROBE_CFG_CGM_PROBE_DIV                                                         0xf00
#define MASK_AON_CLK_CORE_CGM_PROBE_CFG_CGM_PROBE_SEL                                                         0x1f
#define MASK_AON_CLK_CORE_CGM_PWM0_CFG_CGM_PWM0_SEL                                                           0x7
#define MASK_AON_CLK_CORE_CGM_PWM1_CFG_CGM_PWM1_SEL                                                           0x7
#define MASK_AON_CLK_CORE_CGM_PWM2_CFG_CGM_PWM2_SEL                                                           0x7
#define MASK_AON_CLK_CORE_CGM_PWM3_CFG_CGM_PWM3_SEL                                                           0x7
#define MASK_AON_CLK_CORE_CGM_EFUSE_CFG_CGM_EFUSE_SEL                                                         0x1
#define MASK_AON_CLK_CORE_CGM_UART0_CFG_CGM_UART0_SEL                                                         0x7
#define MASK_AON_CLK_CORE_CGM_UART1_CFG_CGM_UART1_SEL                                                         0x7
#define MASK_AON_CLK_CORE_CGM_32K_OUT_CFG_CGM_32K_OUT_SEL                                                     0x1
#define MASK_AON_CLK_CORE_CGM_THM0_CFG_CGM_THM0_SEL                                                           0x1
#define MASK_AON_CLK_CORE_CGM_THM1_CFG_CGM_THM1_SEL                                                           0x1
#define MASK_AON_CLK_CORE_CGM_THM2_CFG_CGM_THM2_SEL                                                           0x1
#define MASK_AON_CLK_CORE_CGM_THM3_CFG_CGM_THM3_SEL                                                           0x1
#define MASK_AON_CLK_CORE_CGM_CM4_I3C0_CFG_CGM_CM4_I3C0_SEL                                                   0x7
#define MASK_AON_CLK_CORE_CGM_CM4_I3C1_CFG_CGM_CM4_I3C1_SEL                                                   0x7
#define MASK_AON_CLK_CORE_CGM_CM4_SPI_CFG_CGM_CM4_SPI_PAD_SEL                                                 0x10000
#define MASK_AON_CLK_CORE_CGM_CM4_SPI_CFG_CGM_CM4_SPI_DIV                                                     0x700
#define MASK_AON_CLK_CORE_CGM_CM4_SPI_CFG_CGM_CM4_SPI_SEL                                                     0x7
#define MASK_AON_CLK_CORE_CGM_AON_I2C_CFG_CGM_AON_I2C_SEL                                                     0x7
#define MASK_AON_CLK_CORE_CGM_AON_I2C1_CFG_CGM_AON_I2C1_SEL                                                   0x7
#define MASK_AON_CLK_CORE_CGM_AON_IIS_CFG_CGM_AON_IIS_SEL                                                     0x3
#define MASK_AON_CLK_CORE_CGM_SCC_CFG_CGM_SCC_SEL                                                             0x3
#define MASK_AON_CLK_CORE_CGM_APCPU_DAP_CFG_CGM_APCPU_DAP_SEL                                                 0x7
#define MASK_AON_CLK_CORE_CGM_APCPU_DAP_MTCK_CFG_CGM_APCPU_DAP_MTCK_PAD_SEL                                   0x10000
#define MASK_AON_CLK_CORE_CGM_APCPU_TS_CFG_CGM_APCPU_TS_SEL                                                   0x3
#define MASK_AON_CLK_CORE_CGM_DEBUG_TS_CFG_CGM_DEBUG_TS_SEL                                                   0x3
#define MASK_AON_CLK_CORE_CGM_DSI_TEST_S_CFG_CGM_DSI_TEST_S_PAD_SEL                                           0x10000
#define MASK_AON_CLK_CORE_CGM_RFTI_SBI_CFG_CGM_RFTI_SBI_SEL                                                   0x7
#define MASK_AON_CLK_CORE_CGM_RFTI1_XO_CFG_CGM_RFTI1_XO_SEL                                                   0x1
#define MASK_AON_CLK_CORE_CGM_RFTI_LTH_CFG_CGM_RFTI_LTH_SEL                                                   0x1
#define MASK_AON_CLK_CORE_CGM_RFTI2_XO_CFG_CGM_RFTI2_XO_SEL                                                   0x1
#define MASK_AON_CLK_CORE_CGM_RCO100M_REF_CFG_CGM_RCO100M_REF_SEL                                             0x1
#define MASK_AON_CLK_CORE_CGM_RCO100M_FDK_CFG_CGM_RCO100M_FDK_SEL                                             0x1
#define MASK_AON_CLK_CORE_CGM_DJTAG_TCK_CFG_CGM_DJTAG_TCK_PAD_SEL                                             0x10000
#define MASK_AON_CLK_CORE_CGM_DJTAG_TCK_CFG_CGM_DJTAG_TCK_SEL                                                 0x1
#define MASK_AON_CLK_CORE_CGM_DJTAG_TCK_HW_CFG_CGM_DJTAG_TCK_HW_PAD_SEL                                       0x10000
#define MASK_AON_CLK_CORE_CGM_SP_AHB_CFG_CGM_SP_AHB_DIV                                                       0x300
#define MASK_AON_CLK_CORE_CGM_SP_AHB_CFG_CGM_SP_AHB_SEL                                                       0x7
#define MASK_AON_CLK_CORE_CGM_TMR_CFG_CGM_TMR_SEL                                                             0x3
#define MASK_AON_CLK_CORE_CGM_DET_32K_CFG_CGM_DET_32K_SEL                                                     0x1
#define MASK_AON_CLK_CORE_CGM_PMU_CFG_CGM_PMU_SEL                                                             0x3
#define MASK_AON_CLK_CORE_CGM_DEBOUNCE_CFG_CGM_DEBOUNCE_SEL                                                   0x3
#define MASK_AON_CLK_CORE_CGM_APCPU_PMU_CFG_CGM_APCPU_PMU_SEL                                                 0x3
#define MASK_AON_CLK_CORE_CGM_FUNC_DMA_CFG_CGM_FUNC_DMA_PAD_SEL                                               0x10000
#define MASK_AON_CLK_CORE_CGM_TOP_DVFS_CFG_CGM_TOP_DVFS_SEL                                                   0x3
#define MASK_AON_CLK_CORE_CGM_26M_PMU_CFG_CGM_26M_PMU_SEL                                                     0x1
#define MASK_AON_CLK_CORE_CGM_OTG_UTMI_CFG_CGM_OTG_UTMI_PAD_SEL                                               0x10000
#define MASK_AON_CLK_CORE_CGM_OTG_REF_CFG_CGM_OTG_REF_SEL                                                     0x1
#define MASK_AON_CLK_CORE_CGM_CSSYS_CFG_CGM_CSSYS_DIV                                                         0x300
#define MASK_AON_CLK_CORE_CGM_CSSYS_CFG_CGM_CSSYS_SEL                                                         0x7
#define MASK_AON_CLK_CORE_CGM_CSSYS_PUB_CFG_CGM_CSSYS_PUB_DIV                                                 0x300
#define MASK_AON_CLK_CORE_CGM_CSSYS_APB_CFG_CGM_CSSYS_APB_DIV                                                 0x300
#define MASK_AON_CLK_CORE_CGM_WCDMA_CFG_CGM_WCDMA_SEL                                                         0x1
#define MASK_AON_CLK_CORE_CGM_AP_AXI_CFG_CGM_AP_AXI_SEL                                                       0x3
#define MASK_AON_CLK_CORE_CGM_AP_MM_CFG_CGM_AP_MM_SEL                                                         0x3
#define MASK_AON_CLK_CORE_CGM_AP_GPU_CFG_CGM_AP_GPU_SEL                                                       0x3
#define MASK_AON_CLK_CORE_CGM_AP_AI_CFG_CGM_AP_AI_SEL                                                         0x3
#define MASK_AON_CLK_CORE_CGM_SDIO2_2X_CFG_CGM_SDIO2_2X_SEL                                                   0x7
#define MASK_AON_CLK_CORE_CGM_ANALOG_IO_APB_CFG_CGM_ANALOG_IO_APB_DIV                                         0x300
#define MASK_AON_CLK_CORE_CGM_ANALOG_IO_APB_CFG_CGM_ANALOG_IO_APB_SEL                                         0x1
#define MASK_AON_CLK_CORE_CGM_DMC_REF_CFG_CGM_DMC_REF_SEL                                                     0x3
#define MASK_AON_CLK_CORE_CGM_USB20_SCAN_ONLY_CFG_CGM_USB20_SCAN_ONLY_SEL                                     0x1
#define MASK_AON_CLK_CORE_CGM_EMC_CFG_CGM_EMC_SEL                                                             0x7
#define MASK_AON_CLK_CORE_CGM_USB_CFG_CGM_USB_PAD_SEL                                                         0x10000
#define MASK_AON_CLK_CORE_CGM_USB_CFG_CGM_USB_DIV                                                             0x300
#define MASK_AON_CLK_CORE_CGM_USB_CFG_CGM_USB_SEL                                                             0x7
#define MASK_AON_CLK_CORE_CGM_EFUSE_ESE_CFG_CGM_EFUSE_ESE_SEL                                                 0x1
#define MASK_AON_CLK_CORE_CGM_AAPC_TEST_CFG_CGM_AAPC_TEST_DIV                                                 0xf00
#define MASK_AON_CLK_CORE_CGM_AAPC_TEST_CFG_CGM_AAPC_TEST_SEL                                                 0x1
#define MASK_AON_CLK_CORE_CGM_USB_SUSPEND_CFG_CGM_USB_SUSPEND_SEL                                             0x1
#define MASK_AON_CLK_CORE_CGM_UFS_AON_CFG_CGM_UFS_AON_SEL                                                     0x1
#define MASK_AON_CLK_CORE_CGM_ESE_SYS_CFG_CGM_ESE_SYS_DIV                                                     0x700
#define MASK_AON_CLK_CORE_CGM_ESE_SYS_CFG_CGM_ESE_SYS_SEL                                                     0x1
#define MASK_AON_CLK_CORE_PCIE_CGM_SCAN_768M_CFG_PCIE_CGM_SCAN_768M_SEL                                       0x1
#define MASK_AON_CLK_CORE_PCIE_CGM_SCAN_384M_CFG_PCIE_CGM_SCAN_384M_SEL                                       0x1
#define MASK_AON_CLK_CORE_PCIE_CGM_SCAN_192M_CFG_PCIE_CGM_SCAN_192M_SEL                                       0x1
#define MASK_AON_CLK_CORE_PCIE_CGM_SCAN_96M_CFG_PCIE_CGM_SCAN_96M_SEL                                         0x1
#define MASK_AON_CLK_CORE_PCIE_CGM_SCAN_48M_CFG_PCIE_CGM_SCAN_48M_SEL                                         0x1
#define MASK_AON_DBG_APB_APCPU_AWSTASHLPIDENS                                                                 0x100000
#define MASK_AON_DBG_APB_APCPU_AWSTASHLPIDS                                                                   0xf0000
#define MASK_AON_DBG_APB_APCPU_CFGTE                                                                          0xff00
#define MASK_AON_DBG_APB_APCPU_AA64NAA32                                                                      0xff
#define MASK_AON_DBG_APB_APCPU_SPNIDEN                                                                        0x8
#define MASK_AON_DBG_APB_APCPU_SPIDEN                                                                         0x4
#define MASK_AON_DBG_APB_APCPU_NIDEN                                                                          0x2
#define MASK_AON_DBG_APB_APCPU_DBGEN                                                                          0x1
#define MASK_AON_DBG_APB_DAP_DEVICEEN                                                                         0x80000000
#define MASK_AON_DBG_APB_DAP_DBGEN                                                                            0x40000000
#define MASK_AON_DBG_APB_DAP_SPIDBGEN                                                                         0x20000000
#define MASK_AON_DBG_APB_IPA_DBGEN                                                                            0x4000
#define MASK_AON_DBG_APB_PCIEPHY_DBGEN                                                                        0x2000
#define MASK_AON_DBG_APB_ESE_DBGEN                                                                            0x1000
#define MASK_AON_DBG_APB_VDSP_DBGEN                                                                           0x800
#define MASK_AON_DBG_APB_GPU_DBGEN                                                                            0x400
#define MASK_AON_DBG_APB_TG_JTAG_EN                                                                           0x200
#define MASK_AON_DBG_APB_LTE_JTAG_EN                                                                          0x100
#define MASK_AON_DBG_APB_AON_CM4_DBGEN                                                                        0x80
#define MASK_AON_DBG_APB_DJTAG_EN                                                                             0x40
#define MASK_AON_DBG_APB_AG_JTAG_EN                                                                           0x20
#define MASK_AON_DBG_APB_MJTAG_EN                                                                             0x10
#define MASK_AON_DBG_APB_CSSYS_NIDEN                                                                          0x8
#define MASK_AON_DBG_APB_CSSYS_SPNIDEN                                                                        0x4
#define MASK_AON_DBG_APB_CSSYS_SPIDEN                                                                         0x2
#define MASK_AON_DBG_APB_CSSYS_DBGEN                                                                          0x1
#define MASK_AON_DBG_APB_CR5_NIDEN                                                                            0x2
#define MASK_AON_DBG_APB_CR5_DBGEN                                                                            0x1
#define MASK_AON_DBG_APB_APCPU_SPNIDEN_NON_SEC                                                                0x8
#define MASK_AON_DBG_APB_APCPU_SPIDEN_NON_SEC                                                                 0x4
#define MASK_AON_DBG_APB_APCPU_NIDEN_NON_SEC                                                                  0x2
#define MASK_AON_DBG_APB_APCPU_DBGEN_NON_SEC                                                                  0x1
#define MASK_AON_DBG_APB_DAP_DEVICEEN_NON_SEC                                                                 0x80000000
#define MASK_AON_DBG_APB_DAP_DBGEN_NON_SEC                                                                    0x40000000
#define MASK_AON_DBG_APB_DAP_SPIDBGEN_NON_SEC                                                                 0x20000000
#define MASK_AON_DBG_APB_IPA_DBGEN_NON_SEC                                                                    0x4000
#define MASK_AON_DBG_APB_PCIEPHY_DBGEN_NON_SEC                                                                0x2000
#define MASK_AON_DBG_APB_ESE_DBGEN_NON_SEC                                                                    0x1000
#define MASK_AON_DBG_APB_VDSP_DBGEN_NON_SEC                                                                   0x800
#define MASK_AON_DBG_APB_GPU_DBGEN_NON_SEC                                                                    0x400
#define MASK_AON_DBG_APB_TG_JTAG_EN_NON_SEC                                                                   0x200
#define MASK_AON_DBG_APB_LTE_JTAG_EN_NON_SEC                                                                  0x100
#define MASK_AON_DBG_APB_AON_CM4_DBGEN_NON_SEC                                                                0x80
#define MASK_AON_DBG_APB_DJTAG_EN_NON_SEC                                                                     0x40
#define MASK_AON_DBG_APB_AG_JTAG_EN_NON_SEC                                                                   0x20
#define MASK_AON_DBG_APB_MJTAG_EN_NON_SEC                                                                     0x10
#define MASK_AON_DBG_APB_CSSYS_NIDEN_NON_SEC                                                                  0x8
#define MASK_AON_DBG_APB_CSSYS_SPNIDEN_NON_SEC                                                                0x4
#define MASK_AON_DBG_APB_CSSYS_SPIDEN_NON_SEC                                                                 0x2
#define MASK_AON_DBG_APB_CSSYS_DBGEN_NON_SEC                                                                  0x1
#define MASK_AON_DBG_APB_CR5_NIDEN_NON_SEC                                                                    0x2
#define MASK_AON_DBG_APB_CR5_DBGEN_NON_SEC                                                                    0x1
#define MASK_AON_DBG_APB_EFUSE_DEBUG_BOND_OFF                                                                 0x80000000
#define MASK_AON_DBG_APB_EFUSE_SECURE_DEBUG                                                                   0x40000000
#define MASK_AON_SEC_APB_KPRTL_0                                                                              0xffffffff
#define MASK_AON_SEC_APB_KPRTL_1                                                                              0xffffffff
#define MASK_AON_SEC_APB_KPRTL_2                                                                              0xffffffff
#define MASK_AON_SEC_APB_KPRTL_3                                                                              0xffffffff
#define MASK_AON_SEC_APB_SEC_TZPC_IPA_EB                                                                      0x1000
#define MASK_AON_SEC_APB_SEC_32K_DET_EB                                                                       0x800
#define MASK_AON_SEC_APB_SEC_EIC_RTCDV5_EB                                                                    0x400
#define MASK_AON_SEC_APB_SEC_EIC_RTC_EB                                                                       0x200
#define MASK_AON_SEC_APB_SEC_EIC_EB                                                                           0x100
#define MASK_AON_SEC_APB_SEC_RTC_CLK_GATE_EB                                                                  0x80
#define MASK_AON_SEC_APB_SEC_GPIO_EB                                                                          0x40
#define MASK_AON_SEC_APB_SEC_WDG_EB                                                                           0x20
#define MASK_AON_SEC_APB_SEC_WDG_RTC_EB                                                                       0x10
#define MASK_AON_SEC_APB_SEC_RTC_EB                                                                           0x8
#define MASK_AON_SEC_APB_SEC_TMR0_EB                                                                          0x4
#define MASK_AON_SEC_APB_SEC_TMR0_RTC_EB                                                                      0x2
#define MASK_AON_SEC_APB_SEC_TZPC_EB                                                                          0x1
#define MASK_AON_SEC_APB_SEC_32K_DET_SOFT_RST                                                                 0x40
#define MASK_AON_SEC_APB_SEC_EIC_SOFT_RST                                                                     0x20
#define MASK_AON_SEC_APB_SEC_GPIO_SOFT_RST                                                                    0x10
#define MASK_AON_SEC_APB_SEC_WDG_SOFT_RST                                                                     0x8
#define MASK_AON_SEC_APB_SEC_RTC_SOFT_RST                                                                     0x4
#define MASK_AON_SEC_APB_SEC_TMR0_SOFT_RST                                                                    0x2
#define MASK_AON_SEC_APB_SEC_TZPC_SOFT_RST                                                                    0x1
#define MASK_AON_SEC_APB_FUNC_DMA_EN                                                                          0x1
#define MASK_AON_SEC_APB_I2C1_SEC_EB                                                                          0x4
#define MASK_AON_SEC_APB_I2C0_SEC_EB                                                                          0x2
#define MASK_AON_SEC_APB_EFUSE_SEC_EB                                                                         0x1
#define MASK_AON_SEC_APB_SEC_EFUSE_BOUNDRY                                                                    0xff
#define MASK_AON_SEC_APB_APCPU_CSSYS_EB                                                                       0x1
#define MASK_AON_SEC_APB_APCPU_CSSYS_APB_SOFT_RST                                                             0x4000
#define MASK_AON_SEC_APB_APCPU_CSSYS_SOFT_RST                                                                 0x2000
#define MASK_AON_SEC_APB_APCPU_SCU_SOFT_RST                                                                   0x1000
#define MASK_AON_SEC_APB_APCPU_DEBUG_APB_SOFT_RST                                                             0x800
#define MASK_AON_SEC_APB_APCPU_PERIPH_SOFT_RST                                                                0x400
#define MASK_AON_SEC_APB_APCPU_GIC_SOFT_RST                                                                   0x200
#define MASK_AON_SEC_APB_APCPU_ATB_SOFT_RST                                                                   0x100
#define MASK_AON_SEC_APB_APCPU_CORE_SOFT_RST                                                                  0xff
#define MASK_AON_SEC_APB_CGM_CORE3_DIV                                                                        0x70000000
#define MASK_AON_SEC_APB_CGM_CORE3_SEL                                                                        0x7000000
#define MASK_AON_SEC_APB_CGM_CORE2_DIV                                                                        0x700000
#define MASK_AON_SEC_APB_CGM_CORE2_SEL                                                                        0x70000
#define MASK_AON_SEC_APB_CGM_CORE1_DIV                                                                        0x7000
#define MASK_AON_SEC_APB_CGM_CORE1_SEL                                                                        0x700
#define MASK_AON_SEC_APB_CGM_CORE0_DIV                                                                        0x70
#define MASK_AON_SEC_APB_CGM_CORE0_SEL                                                                        0x7
#define MASK_AON_SEC_APB_CGM_CORE7_DIV                                                                        0x70000000
#define MASK_AON_SEC_APB_CGM_CORE7_SEL                                                                        0x7000000
#define MASK_AON_SEC_APB_CGM_CORE6_DIV                                                                        0x700000
#define MASK_AON_SEC_APB_CGM_CORE6_SEL                                                                        0x70000
#define MASK_AON_SEC_APB_CGM_CORE5_DIV                                                                        0x7000
#define MASK_AON_SEC_APB_CGM_CORE5_SEL                                                                        0x700
#define MASK_AON_SEC_APB_CGM_CORE4_DIV                                                                        0x70
#define MASK_AON_SEC_APB_CGM_CORE4_SEL                                                                        0x7
#define MASK_AON_SEC_APB_CGM_ACE_DIV                                                                          0x7000
#define MASK_AON_SEC_APB_CGM_SCU_DIV                                                                          0x70
#define MASK_AON_SEC_APB_CGM_SCU_SEL                                                                          0x7
#define MASK_AON_SEC_APB_CGM_PERIPH_DIV                                                                       0x70000000
#define MASK_AON_SEC_APB_CGM_PERIPH_SEL                                                                       0x3000000
#define MASK_AON_SEC_APB_CGM_GIC_DIV                                                                          0x700000
#define MASK_AON_SEC_APB_CGM_GIC_SEL                                                                          0x30000
#define MASK_AON_SEC_APB_CGM_DEBUG_APB_DIV                                                                    0x3000
#define MASK_AON_SEC_APB_CGM_ATB_DIV                                                                          0x70
#define MASK_AON_SEC_APB_CGM_ATB_SEL                                                                          0x3
#define MASK_AON_SEC_APB_RVBARADDR0                                                                           0xffffffff
#define MASK_AON_SEC_APB_RVBARADDR1                                                                           0xffffffff
#define MASK_AON_SEC_APB_RVBARADDR2                                                                           0xffffffff
#define MASK_AON_SEC_APB_RVBARADDR3                                                                           0xffffffff
#define MASK_AON_SEC_APB_RVBARADDR4                                                                           0xffffffff
#define MASK_AON_SEC_APB_RVBARADDR5                                                                           0xffffffff
#define MASK_AON_SEC_APB_RVBARADDR6                                                                           0xffffffff
#define MASK_AON_SEC_APB_RVBARADDR7                                                                           0xffffffff
#define MASK_AON_SEC_APB_APCPU_PWAKEUPDBG_FORCE_ON                                                            0x10
#define MASK_AON_SEC_APB_APCPU_GICP_ALLOW_NS                                                                  0x8
#define MASK_AON_SEC_APB_APCPU_GICT_ALLOW_NS                                                                  0x4
#define MASK_AON_SEC_APB_APCPU_GICCDISABLE                                                                    0x2
#define MASK_AON_SEC_APB_APCPU_CRYPTODISABLE                                                                  0x1
#define MASK_AON_SEC_APB_AON_SEC_APB_RSV_0                                                                    0xffffffff
#define MASK_AON_SEC_APB_AON_SEC_APB_RSV_1                                                                    0xffffffff
#define MASK_APCPU_DVFS_APB_APCPU_DCDC_CPU1_DVFS_HOLD                                                         0x4
#define MASK_APCPU_DVFS_APB_APCPU_DCDC_CPU0_DVFS_HOLD                                                         0x2
#define MASK_APCPU_DVFS_APB_APCPU_DCDC_CPU0_DVFS_UP_WINDOW                                                    0xffff0000
#define MASK_APCPU_DVFS_APB_APCPU_DCDC_CPU0_DVFS_DOWN_WINDOW                                                  0xffff
#define MASK_APCPU_DVFS_APB_APCPU_DCDC_CPU1_DVFS_UP_WINDOW                                                    0xffff0000
#define MASK_APCPU_DVFS_APB_APCPU_DCDC_CPU1_DVFS_DOWN_WINDOW                                                  0xffff
#define MASK_APCPU_DVFS_APB_APCPU_DCDC_CPU1_MIN_VOLTAGE                                                       0x7
#define MASK_APCPU_DVFS_APB_APCPU_DCDC_CPU0_MIN_VOLTAGE                                                       0x7
#define MASK_APCPU_DVFS_APB_CGM_APCPU_GIC_AUTO_TUNE_EN                                                        0x4
#define MASK_APCPU_DVFS_APB_CGM_APCPU_SCU_AUTO_TUNE_EN                                                        0x2
#define MASK_APCPU_DVFS_APB_CGM_APCPU_PERIPH_AUTO_TUNE_EN                                                     0x1
#define MASK_APCPU_DVFS_APB_APCPU_DCDC_CPU0_DVFS_ACK                                                          0x100
#define MASK_APCPU_DVFS_APB_APCPU_DCDC_CPU0_DVFS_VOLTAGE_SW                                                   0x70
#define MASK_APCPU_DVFS_APB_APCPU_DCDC_CPU0_CURRENT_VOLTAGE_SW                                                0xe
#define MASK_APCPU_DVFS_APB_APCPU_DCDC_CPU0_DVFS_REQ_SW                                                       0x1
#define MASK_APCPU_DVFS_APB_APCPU_DCDC_CPU1_DVFS_ACK                                                          0x100
#define MASK_APCPU_DVFS_APB_APCPU_DCDC_CPU1_DVFS_VOLTAGE_SW                                                   0x70
#define MASK_APCPU_DVFS_APB_APCPU_DCDC_CPU1_CURRENT_VOLTAGE_SW                                                0xe
#define MASK_APCPU_DVFS_APB_APCPU_DCDC_CPU1_DVFS_REQ_SW                                                       0x1
#define MASK_APCPU_DVFS_APB_REG_APCPU_GIC_FREQ_UPD_EN_BYP                                                     0x800
#define MASK_APCPU_DVFS_APB_REG_APCPU_PERIPH_FREQ_UPD_EN_BYP                                                  0x400
#define MASK_APCPU_DVFS_APB_REG_APCPU_ATB_FREQ_UPD_EN_BYP                                                     0x200
#define MASK_APCPU_DVFS_APB_REG_APCPU_SCU_FREQ_UPD_EN_BYP                                                     0x100
#define MASK_APCPU_DVFS_APB_REG_APCPU_CORE7_FREQ_UPD_EN_BYP                                                   0x80
#define MASK_APCPU_DVFS_APB_REG_APCPU_CORE6_FREQ_UPD_EN_BYP                                                   0x40
#define MASK_APCPU_DVFS_APB_REG_APCPU_CORE5_FREQ_UPD_EN_BYP                                                   0x20
#define MASK_APCPU_DVFS_APB_REG_APCPU_CORE4_FREQ_UPD_EN_BYP                                                   0x10
#define MASK_APCPU_DVFS_APB_REG_APCPU_CORE3_FREQ_UPD_EN_BYP                                                   0x8
#define MASK_APCPU_DVFS_APB_REG_APCPU_CORE2_FREQ_UPD_EN_BYP                                                   0x4
#define MASK_APCPU_DVFS_APB_REG_APCPU_CORE1_FREQ_UPD_EN_BYP                                                   0x2
#define MASK_APCPU_DVFS_APB_REG_APCPU_CORE0_FREQ_UPD_EN_BYP                                                   0x1
#define MASK_APCPU_DVFS_APB_CGM_APCPU_DVFS_FORCE_EN                                                           0x2
#define MASK_APCPU_DVFS_APB_CGM_APCPU_DVFS_AUTO_GATE_SEL                                                      0x1
#define MASK_APCPU_DVFS_APB_APCPU_CORE7_VOLTAGE                                                               0xe00000
#define MASK_APCPU_DVFS_APB_APCPU_CORE6_VOLTAGE                                                               0x1c0000
#define MASK_APCPU_DVFS_APB_APCPU_CORE5_VOLTAGE                                                               0x38000
#define MASK_APCPU_DVFS_APB_APCPU_CORE4_VOLTAGE                                                               0x7000
#define MASK_APCPU_DVFS_APB_APCPU_CORE3_VOLTAGE                                                               0xe00
#define MASK_APCPU_DVFS_APB_APCPU_CORE2_VOLTAGE                                                               0x1c0
#define MASK_APCPU_DVFS_APB_APCPU_CORE1_VOLTAGE                                                               0x38
#define MASK_APCPU_DVFS_APB_APCPU_CORE0_VOLTAGE                                                               0x7
#define MASK_APCPU_DVFS_APB_APCPU_GIC_VOLTAGE                                                                 0xe00
#define MASK_APCPU_DVFS_APB_APCPU_PERIPH_VOLTAGE                                                              0x1c0
#define MASK_APCPU_DVFS_APB_APCPU_ATB_VOLTAGE                                                                 0x38
#define MASK_APCPU_DVFS_APB_APCPU_SCU_VOLTAGE                                                                 0x7
#define MASK_APCPU_DVFS_APB_CGM_APCPU_CORE5_DIV_DVFS                                                          0x38000000
#define MASK_APCPU_DVFS_APB_CGM_APCPU_CORE5_SEL_DVFS                                                          0x6000000
#define MASK_APCPU_DVFS_APB_CGM_APCPU_CORE4_DIV_DVFS                                                          0x1c00000
#define MASK_APCPU_DVFS_APB_CGM_APCPU_CORE4_SEL_DVFS                                                          0x300000
#define MASK_APCPU_DVFS_APB_CGM_APCPU_CORE3_DIV_DVFS                                                          0xe0000
#define MASK_APCPU_DVFS_APB_CGM_APCPU_CORE3_SEL_DVFS                                                          0x18000
#define MASK_APCPU_DVFS_APB_CGM_APCPU_CORE2_DIV_DVFS                                                          0x7000
#define MASK_APCPU_DVFS_APB_CGM_APCPU_CORE2_SEL_DVFS                                                          0xc00
#define MASK_APCPU_DVFS_APB_CGM_APCPU_CORE1_DIV_DVFS                                                          0x380
#define MASK_APCPU_DVFS_APB_CGM_APCPU_CORE1_SEL_DVFS                                                          0x60
#define MASK_APCPU_DVFS_APB_CGM_APCPU_CORE0_DIV_DVFS                                                          0x1c
#define MASK_APCPU_DVFS_APB_CGM_APCPU_CORE0_SEL_DVFS                                                          0x3
#define MASK_APCPU_DVFS_APB_CGM_APCPU_DEBUG_APB_DIV_DVFS                                                      0x60000000
#define MASK_APCPU_DVFS_APB_CGM_APCPU_ATB_DIV_DVFS                                                            0x1c000000
#define MASK_APCPU_DVFS_APB_CGM_APCPU_ATB_SEL_DVFS                                                            0x3000000
#define MASK_APCPU_DVFS_APB_CGM_APCPU_PERIPH_DIV_DVFS                                                         0xe00000
#define MASK_APCPU_DVFS_APB_CGM_APCPU_PERIPH_SEL_DVFS                                                         0x180000
#define MASK_APCPU_DVFS_APB_CGM_APCPU_ACE_DIV_DVFS                                                            0x70000
#define MASK_APCPU_DVFS_APB_CGM_APCPU_SCU_DIV_DVFS                                                            0xe000
#define MASK_APCPU_DVFS_APB_CGM_APCPU_SCU_SEL_DVFS                                                            0x1c00
#define MASK_APCPU_DVFS_APB_CGM_APCPU_CORE7_DIV_DVFS                                                          0x380
#define MASK_APCPU_DVFS_APB_CGM_APCPU_CORE7_SEL_DVFS                                                          0x60
#define MASK_APCPU_DVFS_APB_CGM_APCPU_CORE6_DIV_DVFS                                                          0x1c
#define MASK_APCPU_DVFS_APB_CGM_APCPU_CORE6_SEL_DVFS                                                          0x3
#define MASK_APCPU_DVFS_APB_CGM_APCPU_GIC_DIV_DVFS                                                            0x1c
#define MASK_APCPU_DVFS_APB_CGM_APCPU_GIC_SEL_DVFS                                                            0x3
#define MASK_APCPU_DVFS_APB_APCPU_DCDC_CPU0_DVFS_WINDOW_CNT                                                   0x1fffe00
#define MASK_APCPU_DVFS_APB_APCPU_DCDC_CPU0_CURRENT_VOLTAGE                                                   0x1c0
#define MASK_APCPU_DVFS_APB_APCPU_DCDC_CPU0_VOTE_VOL                                                          0x38
#define MASK_APCPU_DVFS_APB_APCPU_DCDC_CPU0_DVFS_STATE                                                        0x7
#define MASK_APCPU_DVFS_APB_APCPU_DCDC_CPU1_DVFS_WINDOW_CNT                                                   0x1fffe00
#define MASK_APCPU_DVFS_APB_APCPU_DCDC_CPU1_CURRENT_VOLTAGE                                                   0x1c0
#define MASK_APCPU_DVFS_APB_APCPU_DCDC_CPU1_VOTE_VOL                                                          0x38
#define MASK_APCPU_DVFS_APB_APCPU_DCDC_CPU1_DVFS_STATE                                                        0x7
#define MASK_APCPU_DVFS_APB_APCPU_CORE7_VOTE_DCDC_CPU0_EN                                                     0x8
#define MASK_APCPU_DVFS_APB_APCPU_CORE6_VOTE_DCDC_CPU0_EN                                                     0x4
#define MASK_APCPU_DVFS_APB_APCPU_CORE5_VOTE_DCDC_CPU0_EN                                                     0x2
#define MASK_APCPU_DVFS_APB_APCPU_CORE4_VOTE_DCDC_CPU0_EN                                                     0x1
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_GIC_INDEX0                                                            0x1c0000
#define MASK_APCPU_DVFS_APB_ANANKE_VOL_INDEX0                                                                 0x38000
#define MASK_APCPU_DVFS_APB_MPLL0_DVFS_INDEX0                                                                 0x7000
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_PERIPH_INDEX0                                                         0xe00
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_SCU_INDEX0                                                            0x1e0
#define MASK_APCPU_DVFS_APB_CGM_ANANKE_DIV_INDEX0                                                             0x1c
#define MASK_APCPU_DVFS_APB_CGM_ANANKE_SEL_INDEX0                                                             0x3
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_GIC_INDEX1                                                            0x1c0000
#define MASK_APCPU_DVFS_APB_ANANKE_VOL_INDEX1                                                                 0x38000
#define MASK_APCPU_DVFS_APB_MPLL0_DVFS_INDEX1                                                                 0x7000
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_PERIPH_INDEX1                                                         0xe00
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_SCU_INDEX1                                                            0x1e0
#define MASK_APCPU_DVFS_APB_CGM_ANANKE_DIV_INDEX1                                                             0x1c
#define MASK_APCPU_DVFS_APB_CGM_ANANKE_SEL_INDEX1                                                             0x3
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_GIC_INDEX2                                                            0x1c0000
#define MASK_APCPU_DVFS_APB_ANANKE_VOL_INDEX2                                                                 0x38000
#define MASK_APCPU_DVFS_APB_MPLL0_DVFS_INDEX2                                                                 0x7000
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_PERIPH_INDEX2                                                         0xe00
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_SCU_INDEX2                                                            0x1e0
#define MASK_APCPU_DVFS_APB_CGM_ANANKE_DIV_INDEX2                                                             0x1c
#define MASK_APCPU_DVFS_APB_CGM_ANANKE_SEL_INDEX2                                                             0x3
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_GIC_INDEX3                                                            0x1c0000
#define MASK_APCPU_DVFS_APB_ANANKE_VOL_INDEX3                                                                 0x38000
#define MASK_APCPU_DVFS_APB_MPLL0_DVFS_INDEX3                                                                 0x7000
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_PERIPH_INDEX3                                                         0xe00
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_SCU_INDEX3                                                            0x1e0
#define MASK_APCPU_DVFS_APB_CGM_ANANKE_DIV_INDEX3                                                             0x1c
#define MASK_APCPU_DVFS_APB_CGM_ANANKE_SEL_INDEX3                                                             0x3
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_GIC_INDEX4                                                            0x1c0000
#define MASK_APCPU_DVFS_APB_ANANKE_VOL_INDEX4                                                                 0x38000
#define MASK_APCPU_DVFS_APB_MPLL0_DVFS_INDEX4                                                                 0x7000
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_PERIPH_INDEX4                                                         0xe00
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_SCU_INDEX4                                                            0x1e0
#define MASK_APCPU_DVFS_APB_CGM_ANANKE_DIV_INDEX4                                                             0x1c
#define MASK_APCPU_DVFS_APB_CGM_ANANKE_SEL_INDEX4                                                             0x3
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_GIC_INDEX5                                                            0x1c0000
#define MASK_APCPU_DVFS_APB_ANANKE_VOL_INDEX5                                                                 0x38000
#define MASK_APCPU_DVFS_APB_MPLL0_DVFS_INDEX5                                                                 0x7000
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_PERIPH_INDEX5                                                         0xe00
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_SCU_INDEX5                                                            0x1e0
#define MASK_APCPU_DVFS_APB_CGM_ANANKE_DIV_INDEX5                                                             0x1c
#define MASK_APCPU_DVFS_APB_CGM_ANANKE_SEL_INDEX5                                                             0x3
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_GIC_INDEX6                                                            0x1c0000
#define MASK_APCPU_DVFS_APB_ANANKE_VOL_INDEX6                                                                 0x38000
#define MASK_APCPU_DVFS_APB_MPLL0_DVFS_INDEX6                                                                 0x7000
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_PERIPH_INDEX6                                                         0xe00
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_SCU_INDEX6                                                            0x1e0
#define MASK_APCPU_DVFS_APB_CGM_ANANKE_DIV_INDEX6                                                             0x1c
#define MASK_APCPU_DVFS_APB_CGM_ANANKE_SEL_INDEX6                                                             0x3
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_GIC_INDEX7                                                            0x1c0000
#define MASK_APCPU_DVFS_APB_ANANKE_VOL_INDEX7                                                                 0x38000
#define MASK_APCPU_DVFS_APB_MPLL0_DVFS_INDEX7                                                                 0x7000
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_PERIPH_INDEX7                                                         0xe00
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_SCU_INDEX7                                                            0x1e0
#define MASK_APCPU_DVFS_APB_CGM_ANANKE_DIV_INDEX7                                                             0x1c
#define MASK_APCPU_DVFS_APB_CGM_ANANKE_SEL_INDEX7                                                             0x3
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_GIC_INDEX8                                                            0x1c0000
#define MASK_APCPU_DVFS_APB_ANANKE_VOL_INDEX8                                                                 0x38000
#define MASK_APCPU_DVFS_APB_MPLL0_DVFS_INDEX8                                                                 0x7000
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_PERIPH_INDEX8                                                         0xe00
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_SCU_INDEX8                                                            0x1e0
#define MASK_APCPU_DVFS_APB_CGM_ANANKE_DIV_INDEX8                                                             0x1c
#define MASK_APCPU_DVFS_APB_CGM_ANANKE_SEL_INDEX8                                                             0x3
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_GIC_INDEX9                                                            0x1c0000
#define MASK_APCPU_DVFS_APB_ANANKE_VOL_INDEX9                                                                 0x38000
#define MASK_APCPU_DVFS_APB_MPLL0_DVFS_INDEX9                                                                 0x7000
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_PERIPH_INDEX9                                                         0xe00
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_SCU_INDEX9                                                            0x1e0
#define MASK_APCPU_DVFS_APB_CGM_ANANKE_DIV_INDEX9                                                             0x1c
#define MASK_APCPU_DVFS_APB_CGM_ANANKE_SEL_INDEX9                                                             0x3
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_GIC_INDEX10                                                           0x1c0000
#define MASK_APCPU_DVFS_APB_ANANKE_VOL_INDEX10                                                                0x38000
#define MASK_APCPU_DVFS_APB_MPLL0_DVFS_INDEX10                                                                0x7000
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_PERIPH_INDEX10                                                        0xe00
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_SCU_INDEX10                                                           0x1e0
#define MASK_APCPU_DVFS_APB_CGM_ANANKE_DIV_INDEX10                                                            0x1c
#define MASK_APCPU_DVFS_APB_CGM_ANANKE_SEL_INDEX10                                                            0x3
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_GIC_INDEX11                                                           0x1c0000
#define MASK_APCPU_DVFS_APB_ANANKE_VOL_INDEX11                                                                0x38000
#define MASK_APCPU_DVFS_APB_MPLL0_DVFS_INDEX11                                                                0x7000
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_PERIPH_INDEX11                                                        0xe00
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_SCU_INDEX11                                                           0x1e0
#define MASK_APCPU_DVFS_APB_CGM_ANANKE_DIV_INDEX11                                                            0x1c
#define MASK_APCPU_DVFS_APB_CGM_ANANKE_SEL_INDEX11                                                            0x3
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_GIC_INDEX12                                                           0x1c0000
#define MASK_APCPU_DVFS_APB_ANANKE_VOL_INDEX12                                                                0x38000
#define MASK_APCPU_DVFS_APB_MPLL0_DVFS_INDEX12                                                                0x7000
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_PERIPH_INDEX12                                                        0xe00
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_SCU_INDEX12                                                           0x1e0
#define MASK_APCPU_DVFS_APB_CGM_ANANKE_DIV_INDEX12                                                            0x1c
#define MASK_APCPU_DVFS_APB_CGM_ANANKE_SEL_INDEX12                                                            0x3
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_GIC_INDEX13                                                           0x1c0000
#define MASK_APCPU_DVFS_APB_ANANKE_VOL_INDEX13                                                                0x38000
#define MASK_APCPU_DVFS_APB_MPLL0_DVFS_INDEX13                                                                0x7000
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_PERIPH_INDEX13                                                        0xe00
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_SCU_INDEX13                                                           0x1e0
#define MASK_APCPU_DVFS_APB_CGM_ANANKE_DIV_INDEX13                                                            0x1c
#define MASK_APCPU_DVFS_APB_CGM_ANANKE_SEL_INDEX13                                                            0x3
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_GIC_INDEX14                                                           0x1c0000
#define MASK_APCPU_DVFS_APB_ANANKE_VOL_INDEX14                                                                0x38000
#define MASK_APCPU_DVFS_APB_MPLL0_DVFS_INDEX14                                                                0x7000
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_PERIPH_INDEX14                                                        0xe00
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_SCU_INDEX14                                                           0x1e0
#define MASK_APCPU_DVFS_APB_CGM_ANANKE_DIV_INDEX14                                                            0x1c
#define MASK_APCPU_DVFS_APB_CGM_ANANKE_SEL_INDEX14                                                            0x3
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_GIC_INDEX15                                                           0x1c0000
#define MASK_APCPU_DVFS_APB_ANANKE_VOL_INDEX15                                                                0x38000
#define MASK_APCPU_DVFS_APB_MPLL0_DVFS_INDEX15                                                                0x7000
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_PERIPH_INDEX15                                                        0xe00
#define MASK_APCPU_DVFS_APB_ANANKE_VOTE_SCU_INDEX15                                                           0x1e0
#define MASK_APCPU_DVFS_APB_CGM_ANANKE_DIV_INDEX15                                                            0x1c
#define MASK_APCPU_DVFS_APB_CGM_ANANKE_SEL_INDEX15                                                            0x3
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_GIC_INDEX0                                                        0xe00000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_DCDC_CPU0_VOL_INDEX0                                                   0x1c0000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOL_INDEX0                                                             0x38000
#define MASK_APCPU_DVFS_APB_MPLL1_DVFS_INDEX0                                                                 0x7000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_PERIPH_INDEX0                                                     0xe00
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_SCU_INDEX0                                                        0x1e0
#define MASK_APCPU_DVFS_APB_CGM_PROMETHEUS_DIV_INDEX0                                                         0x1c
#define MASK_APCPU_DVFS_APB_CGM_PROMETHEUS_SEL_INDEX0                                                         0x3
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_GIC_INDEX1                                                        0xe00000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_DCDC_CPU0_VOL_INDEX1                                                   0x1c0000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOL_INDEX1                                                             0x38000
#define MASK_APCPU_DVFS_APB_MPLL1_DVFS_INDEX1                                                                 0x7000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_PERIPH_INDEX1                                                     0xe00
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_SCU_INDEX1                                                        0x1e0
#define MASK_APCPU_DVFS_APB_CGM_PROMETHEUS_DIV_INDEX1                                                         0x1c
#define MASK_APCPU_DVFS_APB_CGM_PROMETHEUS_SEL_INDEX1                                                         0x3
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_GIC_INDEX2                                                        0xe00000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_DCDC_CPU0_VOL_INDEX2                                                   0x1c0000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOL_INDEX2                                                             0x38000
#define MASK_APCPU_DVFS_APB_MPLL1_DVFS_INDEX2                                                                 0x7000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_PERIPH_INDEX2                                                     0xe00
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_SCU_INDEX2                                                        0x1e0
#define MASK_APCPU_DVFS_APB_CGM_PROMETHEUS_DIV_INDEX2                                                         0x1c
#define MASK_APCPU_DVFS_APB_CGM_PROMETHEUS_SEL_INDEX2                                                         0x3
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_GIC_INDEX3                                                        0xe00000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_DCDC_CPU0_VOL_INDEX3                                                   0x1c0000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOL_INDEX3                                                             0x38000
#define MASK_APCPU_DVFS_APB_MPLL1_DVFS_INDEX3                                                                 0x7000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_PERIPH_INDEX3                                                     0xe00
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_SCU_INDEX3                                                        0x1e0
#define MASK_APCPU_DVFS_APB_CGM_PROMETHEUS_DIV_INDEX3                                                         0x1c
#define MASK_APCPU_DVFS_APB_CGM_PROMETHEUS_SEL_INDEX3                                                         0x3
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_GIC_INDEX4                                                        0xe00000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_DCDC_CPU0_VOL_INDEX4                                                   0x1c0000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOL_INDEX4                                                             0x38000
#define MASK_APCPU_DVFS_APB_MPLL1_DVFS_INDEX4                                                                 0x7000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_PERIPH_INDEX4                                                     0xe00
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_SCU_INDEX4                                                        0x1e0
#define MASK_APCPU_DVFS_APB_CGM_PROMETHEUS_DIV_INDEX4                                                         0x1c
#define MASK_APCPU_DVFS_APB_CGM_PROMETHEUS_SEL_INDEX4                                                         0x3
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_GIC_INDEX5                                                        0xe00000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_DCDC_CPU0_VOL_INDEX5                                                   0x1c0000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOL_INDEX5                                                             0x38000
#define MASK_APCPU_DVFS_APB_MPLL1_DVFS_INDEX5                                                                 0x7000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_PERIPH_INDEX5                                                     0xe00
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_SCU_INDEX5                                                        0x1e0
#define MASK_APCPU_DVFS_APB_CGM_PROMETHEUS_DIV_INDEX5                                                         0x1c
#define MASK_APCPU_DVFS_APB_CGM_PROMETHEUS_SEL_INDEX5                                                         0x3
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_GIC_INDEX6                                                        0xe00000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_DCDC_CPU0_VOL_INDEX6                                                   0x1c0000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOL_INDEX6                                                             0x38000
#define MASK_APCPU_DVFS_APB_MPLL1_DVFS_INDEX6                                                                 0x7000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_PERIPH_INDEX6                                                     0xe00
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_SCU_INDEX6                                                        0x1e0
#define MASK_APCPU_DVFS_APB_CGM_PROMETHEUS_DIV_INDEX6                                                         0x1c
#define MASK_APCPU_DVFS_APB_CGM_PROMETHEUS_SEL_INDEX6                                                         0x3
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_GIC_INDEX7                                                        0xe00000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_DCDC_CPU0_VOL_INDEX7                                                   0x1c0000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOL_INDEX7                                                             0x38000
#define MASK_APCPU_DVFS_APB_MPLL1_DVFS_INDEX7                                                                 0x7000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_PERIPH_INDEX7                                                     0xe00
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_SCU_INDEX7                                                        0x1e0
#define MASK_APCPU_DVFS_APB_CGM_PROMETHEUS_DIV_INDEX7                                                         0x1c
#define MASK_APCPU_DVFS_APB_CGM_PROMETHEUS_SEL_INDEX7                                                         0x3
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_GIC_INDEX8                                                        0xe00000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_DCDC_CPU0_VOL_INDEX8                                                   0x1c0000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOL_INDEX8                                                             0x38000
#define MASK_APCPU_DVFS_APB_MPLL1_DVFS_INDEX8                                                                 0x7000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_PERIPH_INDEX8                                                     0xe00
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_SCU_INDEX8                                                        0x1e0
#define MASK_APCPU_DVFS_APB_CGM_PROMETHEUS_DIV_INDEX8                                                         0x1c
#define MASK_APCPU_DVFS_APB_CGM_PROMETHEUS_SEL_INDEX8                                                         0x3
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_GIC_INDEX9                                                        0xe00000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_DCDC_CPU0_VOL_INDEX9                                                   0x1c0000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOL_INDEX9                                                             0x38000
#define MASK_APCPU_DVFS_APB_MPLL1_DVFS_INDEX9                                                                 0x7000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_PERIPH_INDEX9                                                     0xe00
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_SCU_INDEX9                                                        0x1e0
#define MASK_APCPU_DVFS_APB_CGM_PROMETHEUS_DIV_INDEX9                                                         0x1c
#define MASK_APCPU_DVFS_APB_CGM_PROMETHEUS_SEL_INDEX9                                                         0x3
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_GIC_INDEX10                                                       0xe00000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_DCDC_CPU0_VOL_INDEX10                                                  0x1c0000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOL_INDEX10                                                            0x38000
#define MASK_APCPU_DVFS_APB_MPLL1_DVFS_INDEX10                                                                0x7000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_PERIPH_INDEX10                                                    0xe00
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_SCU_INDEX10                                                       0x1e0
#define MASK_APCPU_DVFS_APB_CGM_PROMETHEUS_DIV_INDEX10                                                        0x1c
#define MASK_APCPU_DVFS_APB_CGM_PROMETHEUS_SEL_INDEX10                                                        0x3
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_GIC_INDEX11                                                       0xe00000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_DCDC_CPU0_VOL_INDEX11                                                  0x1c0000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOL_INDEX11                                                            0x38000
#define MASK_APCPU_DVFS_APB_MPLL1_DVFS_INDEX11                                                                0x7000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_PERIPH_INDEX11                                                    0xe00
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_SCU_INDEX11                                                       0x1e0
#define MASK_APCPU_DVFS_APB_CGM_PROMETHEUS_DIV_INDEX11                                                        0x1c
#define MASK_APCPU_DVFS_APB_CGM_PROMETHEUS_SEL_INDEX11                                                        0x3
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_GIC_INDEX12                                                       0xe00000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_DCDC_CPU0_VOL_INDEX12                                                  0x1c0000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOL_INDEX12                                                            0x38000
#define MASK_APCPU_DVFS_APB_MPLL1_DVFS_INDEX12                                                                0x7000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_PERIPH_INDEX12                                                    0xe00
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_SCU_INDEX12                                                       0x1e0
#define MASK_APCPU_DVFS_APB_CGM_PROMETHEUS_DIV_INDEX12                                                        0x1c
#define MASK_APCPU_DVFS_APB_CGM_PROMETHEUS_SEL_INDEX12                                                        0x3
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_GIC_INDEX13                                                       0xe00000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_DCDC_CPU0_VOL_INDEX13                                                  0x1c0000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOL_INDEX13                                                            0x38000
#define MASK_APCPU_DVFS_APB_MPLL1_DVFS_INDEX13                                                                0x7000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_PERIPH_INDEX13                                                    0xe00
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_SCU_INDEX13                                                       0x1e0
#define MASK_APCPU_DVFS_APB_CGM_PROMETHEUS_DIV_INDEX13                                                        0x1c
#define MASK_APCPU_DVFS_APB_CGM_PROMETHEUS_SEL_INDEX13                                                        0x3
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_GIC_INDEX14                                                       0xe00000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_DCDC_CPU0_VOL_INDEX14                                                  0x1c0000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOL_INDEX14                                                            0x38000
#define MASK_APCPU_DVFS_APB_MPLL1_DVFS_INDEX14                                                                0x7000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_PERIPH_INDEX14                                                    0xe00
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_SCU_INDEX14                                                       0x1e0
#define MASK_APCPU_DVFS_APB_CGM_PROMETHEUS_DIV_INDEX14                                                        0x1c
#define MASK_APCPU_DVFS_APB_CGM_PROMETHEUS_SEL_INDEX14                                                        0x3
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_GIC_INDEX15                                                       0xe00000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_DCDC_CPU0_VOL_INDEX15                                                  0x1c0000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOL_INDEX15                                                            0x38000
#define MASK_APCPU_DVFS_APB_MPLL1_DVFS_INDEX15                                                                0x7000
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_PERIPH_INDEX15                                                    0xe00
#define MASK_APCPU_DVFS_APB_PROMETHEUS_VOTE_SCU_INDEX15                                                       0x1e0
#define MASK_APCPU_DVFS_APB_CGM_PROMETHEUS_DIV_INDEX15                                                        0x1c
#define MASK_APCPU_DVFS_APB_CGM_PROMETHEUS_SEL_INDEX15                                                        0x3
#define MASK_APCPU_DVFS_APB_APCPU_SCU_VOL_INDEX0                                                              0x7000
#define MASK_APCPU_DVFS_APB_MPLL2_DVFS_INDEX0                                                                 0xe00
#define MASK_APCPU_DVFS_APB_CGM_APCPU_ACE_DIV_INDEX0                                                          0x1c0
#define MASK_APCPU_DVFS_APB_CGM_APCPU_SCU_DIV_INDEX0                                                          0x38
#define MASK_APCPU_DVFS_APB_CGM_APCPU_SCU_SEL_INDEX0                                                          0x7
#define MASK_APCPU_DVFS_APB_APCPU_SCU_VOL_INDEX1                                                              0x7000
#define MASK_APCPU_DVFS_APB_MPLL2_DVFS_INDEX1                                                                 0xe00
#define MASK_APCPU_DVFS_APB_CGM_APCPU_ACE_DIV_INDEX1                                                          0x1c0
#define MASK_APCPU_DVFS_APB_CGM_APCPU_SCU_DIV_INDEX1                                                          0x38
#define MASK_APCPU_DVFS_APB_CGM_APCPU_SCU_SEL_INDEX1                                                          0x7
#define MASK_APCPU_DVFS_APB_APCPU_SCU_VOL_INDEX2                                                              0x7000
#define MASK_APCPU_DVFS_APB_MPLL2_DVFS_INDEX2                                                                 0xe00
#define MASK_APCPU_DVFS_APB_CGM_APCPU_ACE_DIV_INDEX2                                                          0x1c0
#define MASK_APCPU_DVFS_APB_CGM_APCPU_SCU_DIV_INDEX2                                                          0x38
#define MASK_APCPU_DVFS_APB_CGM_APCPU_SCU_SEL_INDEX2                                                          0x7
#define MASK_APCPU_DVFS_APB_APCPU_SCU_VOL_INDEX3                                                              0x7000
#define MASK_APCPU_DVFS_APB_MPLL2_DVFS_INDEX3                                                                 0xe00
#define MASK_APCPU_DVFS_APB_CGM_APCPU_ACE_DIV_INDEX3                                                          0x1c0
#define MASK_APCPU_DVFS_APB_CGM_APCPU_SCU_DIV_INDEX3                                                          0x38
#define MASK_APCPU_DVFS_APB_CGM_APCPU_SCU_SEL_INDEX3                                                          0x7
#define MASK_APCPU_DVFS_APB_APCPU_SCU_VOL_INDEX4                                                              0x7000
#define MASK_APCPU_DVFS_APB_MPLL2_DVFS_INDEX4                                                                 0xe00
#define MASK_APCPU_DVFS_APB_CGM_APCPU_ACE_DIV_INDEX4                                                          0x1c0
#define MASK_APCPU_DVFS_APB_CGM_APCPU_SCU_DIV_INDEX4                                                          0x38
#define MASK_APCPU_DVFS_APB_CGM_APCPU_SCU_SEL_INDEX4                                                          0x7
#define MASK_APCPU_DVFS_APB_APCPU_SCU_VOL_INDEX5                                                              0x7000
#define MASK_APCPU_DVFS_APB_MPLL2_DVFS_INDEX5                                                                 0xe00
#define MASK_APCPU_DVFS_APB_CGM_APCPU_ACE_DIV_INDEX5                                                          0x1c0
#define MASK_APCPU_DVFS_APB_CGM_APCPU_SCU_DIV_INDEX5                                                          0x38
#define MASK_APCPU_DVFS_APB_CGM_APCPU_SCU_SEL_INDEX5                                                          0x7
#define MASK_APCPU_DVFS_APB_APCPU_SCU_VOL_INDEX6                                                              0x7000
#define MASK_APCPU_DVFS_APB_MPLL2_DVFS_INDEX6                                                                 0xe00
#define MASK_APCPU_DVFS_APB_CGM_APCPU_ACE_DIV_INDEX6                                                          0x1c0
#define MASK_APCPU_DVFS_APB_CGM_APCPU_SCU_DIV_INDEX6                                                          0x38
#define MASK_APCPU_DVFS_APB_CGM_APCPU_SCU_SEL_INDEX6                                                          0x7
#define MASK_APCPU_DVFS_APB_APCPU_SCU_VOL_INDEX7                                                              0x7000
#define MASK_APCPU_DVFS_APB_MPLL2_DVFS_INDEX7                                                                 0xe00
#define MASK_APCPU_DVFS_APB_CGM_APCPU_ACE_DIV_INDEX7                                                          0x1c0
#define MASK_APCPU_DVFS_APB_CGM_APCPU_SCU_DIV_INDEX7                                                          0x38
#define MASK_APCPU_DVFS_APB_CGM_APCPU_SCU_SEL_INDEX7                                                          0x7
#define MASK_APCPU_DVFS_APB_APCPU_SCU_VOL_INDEX8                                                              0x7000
#define MASK_APCPU_DVFS_APB_MPLL2_DVFS_INDEX8                                                                 0xe00
#define MASK_APCPU_DVFS_APB_CGM_APCPU_ACE_DIV_INDEX8                                                          0x1c0
#define MASK_APCPU_DVFS_APB_CGM_APCPU_SCU_DIV_INDEX8                                                          0x38
#define MASK_APCPU_DVFS_APB_CGM_APCPU_SCU_SEL_INDEX8                                                          0x7
#define MASK_APCPU_DVFS_APB_APCPU_SCU_VOL_INDEX9                                                              0x7000
#define MASK_APCPU_DVFS_APB_MPLL2_DVFS_INDEX9                                                                 0xe00
#define MASK_APCPU_DVFS_APB_CGM_APCPU_ACE_DIV_INDEX9                                                          0x1c0
#define MASK_APCPU_DVFS_APB_CGM_APCPU_SCU_DIV_INDEX9                                                          0x38
#define MASK_APCPU_DVFS_APB_CGM_APCPU_SCU_SEL_INDEX9                                                          0x7
#define MASK_APCPU_DVFS_APB_APCPU_SCU_VOL_INDEX10                                                             0x7000
#define MASK_APCPU_DVFS_APB_MPLL2_DVFS_INDEX10                                                                0xe00
#define MASK_APCPU_DVFS_APB_CGM_APCPU_ACE_DIV_INDEX10                                                         0x1c0
#define MASK_APCPU_DVFS_APB_CGM_APCPU_SCU_DIV_INDEX10                                                         0x38
#define MASK_APCPU_DVFS_APB_CGM_APCPU_SCU_SEL_INDEX10                                                         0x7
#define MASK_APCPU_DVFS_APB_APCPU_SCU_VOL_INDEX11                                                             0x7000
#define MASK_APCPU_DVFS_APB_MPLL2_DVFS_INDEX11                                                                0xe00
#define MASK_APCPU_DVFS_APB_CGM_APCPU_ACE_DIV_INDEX11                                                         0x1c0
#define MASK_APCPU_DVFS_APB_CGM_APCPU_SCU_DIV_INDEX11                                                         0x38
#define MASK_APCPU_DVFS_APB_CGM_APCPU_SCU_SEL_INDEX11                                                         0x7
#define MASK_APCPU_DVFS_APB_APCPU_SCU_VOL_INDEX12                                                             0x7000
#define MASK_APCPU_DVFS_APB_MPLL2_DVFS_INDEX12                                                                0xe00
#define MASK_APCPU_DVFS_APB_CGM_APCPU_ACE_DIV_INDEX12                                                         0x1c0
#define MASK_APCPU_DVFS_APB_CGM_APCPU_SCU_DIV_INDEX12                                                         0x38
#define MASK_APCPU_DVFS_APB_CGM_APCPU_SCU_SEL_INDEX12                                                         0x7
#define MASK_APCPU_DVFS_APB_APCPU_SCU_VOL_INDEX13                                                             0x7000
#define MASK_APCPU_DVFS_APB_MPLL2_DVFS_INDEX13                                                                0xe00
#define MASK_APCPU_DVFS_APB_CGM_APCPU_ACE_DIV_INDEX13                                                         0x1c0
#define MASK_APCPU_DVFS_APB_CGM_APCPU_SCU_DIV_INDEX13                                                         0x38
#define MASK_APCPU_DVFS_APB_CGM_APCPU_SCU_SEL_INDEX13                                                         0x7
#define MASK_APCPU_DVFS_APB_APCPU_SCU_VOL_INDEX14                                                             0x7000
#define MASK_APCPU_DVFS_APB_MPLL2_DVFS_INDEX14                                                                0xe00
#define MASK_APCPU_DVFS_APB_CGM_APCPU_ACE_DIV_INDEX14                                                         0x1c0
#define MASK_APCPU_DVFS_APB_CGM_APCPU_SCU_DIV_INDEX14                                                         0x38
#define MASK_APCPU_DVFS_APB_CGM_APCPU_SCU_SEL_INDEX14                                                         0x7
#define MASK_APCPU_DVFS_APB_APCPU_SCU_VOL_INDEX15                                                             0x7000
#define MASK_APCPU_DVFS_APB_MPLL2_DVFS_INDEX15                                                                0xe00
#define MASK_APCPU_DVFS_APB_CGM_APCPU_ACE_DIV_INDEX15                                                         0x1c0
#define MASK_APCPU_DVFS_APB_CGM_APCPU_SCU_DIV_INDEX15                                                         0x38
#define MASK_APCPU_DVFS_APB_CGM_APCPU_SCU_SEL_INDEX15                                                         0x7
#define MASK_APCPU_DVFS_APB_APCPU_ATB_VOL_INDEX0                                                              0x380
#define MASK_APCPU_DVFS_APB_CGM_APCPU_DEBUG_APB_DIV_INDEX0                                                    0x60
#define MASK_APCPU_DVFS_APB_CGM_APCPU_ATB_DIV_INDEX0                                                          0x1c
#define MASK_APCPU_DVFS_APB_CGM_APCPU_ATB_SEL_INDEX0                                                          0x3
#define MASK_APCPU_DVFS_APB_APCPU_ATB_VOL_INDEX1                                                              0x380
#define MASK_APCPU_DVFS_APB_CGM_APCPU_DEBUG_APB_DIV_INDEX1                                                    0x60
#define MASK_APCPU_DVFS_APB_CGM_APCPU_ATB_DIV_INDEX1                                                          0x1c
#define MASK_APCPU_DVFS_APB_CGM_APCPU_ATB_SEL_INDEX1                                                          0x3
#define MASK_APCPU_DVFS_APB_APCPU_ATB_VOL_INDEX2                                                              0x380
#define MASK_APCPU_DVFS_APB_CGM_APCPU_DEBUG_APB_DIV_INDEX2                                                    0x60
#define MASK_APCPU_DVFS_APB_CGM_APCPU_ATB_DIV_INDEX2                                                          0x1c
#define MASK_APCPU_DVFS_APB_CGM_APCPU_ATB_SEL_INDEX2                                                          0x3
#define MASK_APCPU_DVFS_APB_APCPU_ATB_VOL_INDEX3                                                              0x380
#define MASK_APCPU_DVFS_APB_CGM_APCPU_DEBUG_APB_DIV_INDEX3                                                    0x60
#define MASK_APCPU_DVFS_APB_CGM_APCPU_ATB_DIV_INDEX3                                                          0x1c
#define MASK_APCPU_DVFS_APB_CGM_APCPU_ATB_SEL_INDEX3                                                          0x3
#define MASK_APCPU_DVFS_APB_APCPU_ATB_VOL_INDEX4                                                              0x380
#define MASK_APCPU_DVFS_APB_CGM_APCPU_DEBUG_APB_DIV_INDEX4                                                    0x60
#define MASK_APCPU_DVFS_APB_CGM_APCPU_ATB_DIV_INDEX4                                                          0x1c
#define MASK_APCPU_DVFS_APB_CGM_APCPU_ATB_SEL_INDEX4                                                          0x3
#define MASK_APCPU_DVFS_APB_APCPU_ATB_VOL_INDEX5                                                              0x380
#define MASK_APCPU_DVFS_APB_CGM_APCPU_DEBUG_APB_DIV_INDEX5                                                    0x60
#define MASK_APCPU_DVFS_APB_CGM_APCPU_ATB_DIV_INDEX5                                                          0x1c
#define MASK_APCPU_DVFS_APB_CGM_APCPU_ATB_SEL_INDEX5                                                          0x3
#define MASK_APCPU_DVFS_APB_APCPU_ATB_VOL_INDEX6                                                              0x380
#define MASK_APCPU_DVFS_APB_CGM_APCPU_DEBUG_APB_DIV_INDEX6                                                    0x60
#define MASK_APCPU_DVFS_APB_CGM_APCPU_ATB_DIV_INDEX6                                                          0x1c
#define MASK_APCPU_DVFS_APB_CGM_APCPU_ATB_SEL_INDEX6                                                          0x3
#define MASK_APCPU_DVFS_APB_APCPU_ATB_VOL_INDEX7                                                              0x380
#define MASK_APCPU_DVFS_APB_CGM_APCPU_DEBUG_APB_DIV_INDEX7                                                    0x60
#define MASK_APCPU_DVFS_APB_CGM_APCPU_ATB_DIV_INDEX7                                                          0x1c
#define MASK_APCPU_DVFS_APB_CGM_APCPU_ATB_SEL_INDEX7                                                          0x3
#define MASK_APCPU_DVFS_APB_APCPU_PERIPH_VOL_INDEX0                                                           0xe0
#define MASK_APCPU_DVFS_APB_CGM_APCPU_PERIPH_DIV_INDEX0                                                       0x1c
#define MASK_APCPU_DVFS_APB_CGM_APCPU_PERIPH_SEL_INDEX0                                                       0x3
#define MASK_APCPU_DVFS_APB_APCPU_PERIPH_VOL_INDEX1                                                           0xe0
#define MASK_APCPU_DVFS_APB_CGM_APCPU_PERIPH_DIV_INDEX1                                                       0x1c
#define MASK_APCPU_DVFS_APB_CGM_APCPU_PERIPH_SEL_INDEX1                                                       0x3
#define MASK_APCPU_DVFS_APB_APCPU_PERIPH_VOL_INDEX2                                                           0xe0
#define MASK_APCPU_DVFS_APB_CGM_APCPU_PERIPH_DIV_INDEX2                                                       0x1c
#define MASK_APCPU_DVFS_APB_CGM_APCPU_PERIPH_SEL_INDEX2                                                       0x3
#define MASK_APCPU_DVFS_APB_APCPU_PERIPH_VOL_INDEX3                                                           0xe0
#define MASK_APCPU_DVFS_APB_CGM_APCPU_PERIPH_DIV_INDEX3                                                       0x1c
#define MASK_APCPU_DVFS_APB_CGM_APCPU_PERIPH_SEL_INDEX3                                                       0x3
#define MASK_APCPU_DVFS_APB_APCPU_PERIPH_VOL_INDEX4                                                           0xe0
#define MASK_APCPU_DVFS_APB_CGM_APCPU_PERIPH_DIV_INDEX4                                                       0x1c
#define MASK_APCPU_DVFS_APB_CGM_APCPU_PERIPH_SEL_INDEX4                                                       0x3
#define MASK_APCPU_DVFS_APB_APCPU_PERIPH_VOL_INDEX5                                                           0xe0
#define MASK_APCPU_DVFS_APB_CGM_APCPU_PERIPH_DIV_INDEX5                                                       0x1c
#define MASK_APCPU_DVFS_APB_CGM_APCPU_PERIPH_SEL_INDEX5                                                       0x3
#define MASK_APCPU_DVFS_APB_APCPU_PERIPH_VOL_INDEX6                                                           0xe0
#define MASK_APCPU_DVFS_APB_CGM_APCPU_PERIPH_DIV_INDEX6                                                       0x1c
#define MASK_APCPU_DVFS_APB_CGM_APCPU_PERIPH_SEL_INDEX6                                                       0x3
#define MASK_APCPU_DVFS_APB_APCPU_PERIPH_VOL_INDEX7                                                           0xe0
#define MASK_APCPU_DVFS_APB_CGM_APCPU_PERIPH_DIV_INDEX7                                                       0x1c
#define MASK_APCPU_DVFS_APB_CGM_APCPU_PERIPH_SEL_INDEX7                                                       0x3
#define MASK_APCPU_DVFS_APB_ANANKE_DVFS_INDEX                                                                 0xf
#define MASK_APCPU_DVFS_APB_ANANKE_DVFS_INDEX_IDLE                                                            0xf
#define MASK_APCPU_DVFS_APB_PROMETHEUS_DVFS_INDEX                                                             0xf
#define MASK_APCPU_DVFS_APB_PROMETHEUS_DVFS_INDEX_IDLE                                                        0xf
#define MASK_APCPU_DVFS_APB_APCPU_SCU_DVFS_INDEX                                                              0xf
#define MASK_APCPU_DVFS_APB_APCPU_SCU_DVFS_INDEX_IDLE                                                         0xf
#define MASK_APCPU_DVFS_APB_APCPU_ATB_DVFS_INDEX                                                              0x7
#define MASK_APCPU_DVFS_APB_APCPU_ATB_DVFS_INDEX_IDLE                                                         0x7
#define MASK_APCPU_DVFS_APB_APCPU_PERIPH_DVFS_INDEX                                                           0x7
#define MASK_APCPU_DVFS_APB_APCPU_PERIPH_DVFS_INDEX_IDLE                                                      0x7
#define MASK_APCPU_DVFS_APB_MPLL0_POWER_OFF_CNT_EN                                                            0x4
#define MASK_APCPU_DVFS_APB_MPLL0_DVFS_AUTO_RELOCK_EN                                                         0x2
#define MASK_APCPU_DVFS_APB_MPLL0_DVFS_AUTO_PD_EN                                                             0x1
#define MASK_APCPU_DVFS_APB_MPLL0_RELOCK_DELAY                                                                0xffff0000
#define MASK_APCPU_DVFS_APB_MPLL0_POWER_ON_RELOCK_WINDOW                                                      0xffff
#define MASK_APCPU_DVFS_APB_MPLL0_UNGATE_DELAY                                                                0xffff0000
#define MASK_APCPU_DVFS_APB_MPLL0_GATE_DELAY                                                                  0xffff
#define MASK_APCPU_DVFS_APB_MPLL0_POWER_OFF_DELAY                                                             0xffff0000
#define MASK_APCPU_DVFS_APB_MPLL0_POWER_OFF_WAIT_WINDOW                                                       0xffff0000
#define MASK_APCPU_DVFS_APB_MPLL0_RELOCK_UPD_DELAY                                                            0xffff
#define MASK_APCPU_DVFS_APB_MPLL1_POWER_OFF_CNT_EN                                                            0x4
#define MASK_APCPU_DVFS_APB_MPLL1_DVFS_AUTO_RELOCK_EN                                                         0x2
#define MASK_APCPU_DVFS_APB_MPLL1_DVFS_AUTO_PD_EN                                                             0x1
#define MASK_APCPU_DVFS_APB_MPLL1_RELOCK_DELAY                                                                0xffff0000
#define MASK_APCPU_DVFS_APB_MPLL1_POWER_ON_RELOCK_WINDOW                                                      0xffff
#define MASK_APCPU_DVFS_APB_MPLL1_UNGATE_DELAY                                                                0xffff0000
#define MASK_APCPU_DVFS_APB_MPLL1_GATE_DELAY                                                                  0xffff
#define MASK_APCPU_DVFS_APB_MPLL1_POWER_OFF_DELAY                                                             0xffff0000
#define MASK_APCPU_DVFS_APB_MPLL1_POWER_OFF_WAIT_WINDOW                                                       0xffff0000
#define MASK_APCPU_DVFS_APB_MPLL1_RELOCK_UPD_DELAY                                                            0xffff
#define MASK_APCPU_DVFS_APB_MPLL2_POWER_OFF_CNT_EN                                                            0x4
#define MASK_APCPU_DVFS_APB_MPLL2_DVFS_AUTO_RELOCK_EN                                                         0x2
#define MASK_APCPU_DVFS_APB_MPLL2_DVFS_AUTO_PD_EN                                                             0x1
#define MASK_APCPU_DVFS_APB_MPLL2_RELOCK_DELAY                                                                0xffff0000
#define MASK_APCPU_DVFS_APB_MPLL2_POWER_ON_RELOCK_WINDOW                                                      0xffff
#define MASK_APCPU_DVFS_APB_MPLL2_UNGATE_DELAY                                                                0xffff0000
#define MASK_APCPU_DVFS_APB_MPLL2_GATE_DELAY                                                                  0xffff
#define MASK_APCPU_DVFS_APB_MPLL2_POWER_OFF_DELAY                                                             0xffff0000
#define MASK_APCPU_DVFS_APB_MPLL2_POWER_OFF_WAIT_WINDOW                                                       0xffff0000
#define MASK_APCPU_DVFS_APB_MPLL2_RELOCK_UPD_DELAY                                                            0xffff
#define MASK_APCPU_DVFS_APB_APCPU_GIC_VOL_INDEX0                                                              0xe0
#define MASK_APCPU_DVFS_APB_CGM_APCPU_GIC_DIV_INDEX0                                                          0x1c
#define MASK_APCPU_DVFS_APB_CGM_APCPU_GIC_SEL_INDEX0                                                          0x3
#define MASK_APCPU_DVFS_APB_APCPU_GIC_VOL_INDEX1                                                              0xe0
#define MASK_APCPU_DVFS_APB_CGM_APCPU_GIC_DIV_INDEX1                                                          0x1c
#define MASK_APCPU_DVFS_APB_CGM_APCPU_GIC_SEL_INDEX1                                                          0x3
#define MASK_APCPU_DVFS_APB_APCPU_GIC_VOL_INDEX2                                                              0xe0
#define MASK_APCPU_DVFS_APB_CGM_APCPU_GIC_DIV_INDEX2                                                          0x1c
#define MASK_APCPU_DVFS_APB_CGM_APCPU_GIC_SEL_INDEX2                                                          0x3
#define MASK_APCPU_DVFS_APB_APCPU_GIC_VOL_INDEX3                                                              0xe0
#define MASK_APCPU_DVFS_APB_CGM_APCPU_GIC_DIV_INDEX3                                                          0x1c
#define MASK_APCPU_DVFS_APB_CGM_APCPU_GIC_SEL_INDEX3                                                          0x3
#define MASK_APCPU_DVFS_APB_APCPU_GIC_VOL_INDEX4                                                              0xe0
#define MASK_APCPU_DVFS_APB_CGM_APCPU_GIC_DIV_INDEX4                                                          0x1c
#define MASK_APCPU_DVFS_APB_CGM_APCPU_GIC_SEL_INDEX4                                                          0x3
#define MASK_APCPU_DVFS_APB_APCPU_GIC_VOL_INDEX5                                                              0xe0
#define MASK_APCPU_DVFS_APB_CGM_APCPU_GIC_DIV_INDEX5                                                          0x1c
#define MASK_APCPU_DVFS_APB_CGM_APCPU_GIC_SEL_INDEX5                                                          0x3
#define MASK_APCPU_DVFS_APB_APCPU_GIC_VOL_INDEX6                                                              0xe0
#define MASK_APCPU_DVFS_APB_CGM_APCPU_GIC_DIV_INDEX6                                                          0x1c
#define MASK_APCPU_DVFS_APB_CGM_APCPU_GIC_SEL_INDEX6                                                          0x3
#define MASK_APCPU_DVFS_APB_APCPU_GIC_VOL_INDEX7                                                              0xe0
#define MASK_APCPU_DVFS_APB_CGM_APCPU_GIC_DIV_INDEX7                                                          0x1c
#define MASK_APCPU_DVFS_APB_CGM_APCPU_GIC_SEL_INDEX7                                                          0x3
#define MASK_APCPU_DVFS_APB_MPLL2_DVFS_CTRL_STATE                                                             0xf00
#define MASK_APCPU_DVFS_APB_MPLL1_DVFS_CTRL_STATE                                                             0xf0
#define MASK_APCPU_DVFS_APB_MPLL0_DVFS_CTRL_STATE                                                             0xf
#define MASK_APCPU_DVFS_APB_APCPU_CORE7_DVFS_FREQ_UPD_STATE                                                   0xf0000000
#define MASK_APCPU_DVFS_APB_APCPU_CORE6_DVFS_FREQ_UPD_STATE                                                   0xf000000
#define MASK_APCPU_DVFS_APB_APCPU_CORE5_DVFS_FREQ_UPD_STATE                                                   0xf00000
#define MASK_APCPU_DVFS_APB_APCPU_CORE4_DVFS_FREQ_UPD_STATE                                                   0xf0000
#define MASK_APCPU_DVFS_APB_APCPU_CORE3_DVFS_FREQ_UPD_STATE                                                   0xf000
#define MASK_APCPU_DVFS_APB_APCPU_CORE2_DVFS_FREQ_UPD_STATE                                                   0xf00
#define MASK_APCPU_DVFS_APB_APCPU_CORE1_DVFS_FREQ_UPD_STATE                                                   0xf0
#define MASK_APCPU_DVFS_APB_APCPU_CORE0_DVFS_FREQ_UPD_STATE                                                   0xf
#define MASK_APCPU_DVFS_APB_APCPU_GIC_DVFS_FREQ_UPD_STATE                                                     0xf000
#define MASK_APCPU_DVFS_APB_APCPU_PERIPH_DVFS_FREQ_UPD_STATE                                                  0xf00
#define MASK_APCPU_DVFS_APB_APCPU_ATB_DVFS_FREQ_UPD_STATE                                                     0xf0
#define MASK_APCPU_DVFS_APB_APCPU_SCU_DVFS_FREQ_UPD_STATE                                                     0xf
#define MASK_APCPU_DVFS_APB_APCPU_CORE2_GFREE_WAIT_DELAY                                                      0x3ff00000
#define MASK_APCPU_DVFS_APB_APCPU_CORE1_GFREE_WAIT_DELAY                                                      0xffc00
#define MASK_APCPU_DVFS_APB_APCPU_CORE0_GFREE_WAIT_DELAY                                                      0x3ff
#define MASK_APCPU_DVFS_APB_APCPU_CORE5_GFREE_WAIT_DELAY                                                      0x3ff00000
#define MASK_APCPU_DVFS_APB_APCPU_CORE4_GFREE_WAIT_DELAY                                                      0xffc00
#define MASK_APCPU_DVFS_APB_APCPU_CORE3_GFREE_WAIT_DELAY                                                      0x3ff
#define MASK_APCPU_DVFS_APB_APCPU_SCU_GFREE_WAIT_DELAY                                                        0x3ff00000
#define MASK_APCPU_DVFS_APB_APCPU_CORE7_GFREE_WAIT_DELAY                                                      0xffc00
#define MASK_APCPU_DVFS_APB_APCPU_CORE6_GFREE_WAIT_DELAY                                                      0x3ff
#define MASK_APCPU_DVFS_APB_APCPU_GIC_GFREE_WAIT_DELAY                                                        0x3ff00000
#define MASK_APCPU_DVFS_APB_APCPU_PERIPH_GFREE_WAIT_DELAY                                                     0xffc00
#define MASK_APCPU_DVFS_APB_APCPU_ATB_GFREE_WAIT_DELAY                                                        0x3ff
#define MASK_APCPU_DVFS_APB_MPLL0_POWER_OFF_RELOCK_WINDOW                                                     0xffff
#define MASK_APCPU_DVFS_APB_MPLL1_POWER_OFF_RELOCK_WINDOW                                                     0xffff
#define MASK_APCPU_DVFS_APB_MPLL2_POWER_OFF_RELOCK_WINDOW                                                     0xffff
#define MASK_APCPU_DVFS_APB_APCPU_GIC_FREQ_UPD_DELAY_EN                                                       0x800000
#define MASK_APCPU_DVFS_APB_APCPU_GIC_FREQ_UPD_HDSK_EN                                                        0x400000
#define MASK_APCPU_DVFS_APB_APCPU_PERIPH_FREQ_UPD_DELAY_EN                                                    0x200000
#define MASK_APCPU_DVFS_APB_APCPU_PERIPH_FREQ_UPD_HDSK_EN                                                     0x100000
#define MASK_APCPU_DVFS_APB_APCPU_ATB_FREQ_UPD_DELAY_EN                                                       0x80000
#define MASK_APCPU_DVFS_APB_APCPU_ATB_FREQ_UPD_HDSK_EN                                                        0x40000
#define MASK_APCPU_DVFS_APB_APCPU_SCU_FREQ_UPD_DELAY_EN                                                       0x20000
#define MASK_APCPU_DVFS_APB_APCPU_SCU_FREQ_UPD_HDSK_EN                                                        0x10000
#define MASK_APCPU_DVFS_APB_APCPU_CORE7_FREQ_UPD_DELAY_EN                                                     0x8000
#define MASK_APCPU_DVFS_APB_APCPU_CORE7_FREQ_UPD_HDSK_EN                                                      0x4000
#define MASK_APCPU_DVFS_APB_APCPU_CORE6_FREQ_UPD_DELAY_EN                                                     0x2000
#define MASK_APCPU_DVFS_APB_APCPU_CORE6_FREQ_UPD_HDSK_EN                                                      0x1000
#define MASK_APCPU_DVFS_APB_APCPU_CORE5_FREQ_UPD_DELAY_EN                                                     0x800
#define MASK_APCPU_DVFS_APB_APCPU_CORE5_FREQ_UPD_HDSK_EN                                                      0x400
#define MASK_APCPU_DVFS_APB_APCPU_CORE4_FREQ_UPD_DELAY_EN                                                     0x200
#define MASK_APCPU_DVFS_APB_APCPU_CORE4_FREQ_UPD_HDSK_EN                                                      0x100
#define MASK_APCPU_DVFS_APB_APCPU_CORE3_FREQ_UPD_DELAY_EN                                                     0x80
#define MASK_APCPU_DVFS_APB_APCPU_CORE3_FREQ_UPD_HDSK_EN                                                      0x40
#define MASK_APCPU_DVFS_APB_APCPU_CORE2_FREQ_UPD_DELAY_EN                                                     0x20
#define MASK_APCPU_DVFS_APB_APCPU_CORE2_FREQ_UPD_HDSK_EN                                                      0x10
#define MASK_APCPU_DVFS_APB_APCPU_CORE1_FREQ_UPD_DELAY_EN                                                     0x8
#define MASK_APCPU_DVFS_APB_APCPU_CORE1_FREQ_UPD_HDSK_EN                                                      0x4
#define MASK_APCPU_DVFS_APB_APCPU_CORE0_FREQ_UPD_DELAY_EN                                                     0x2
#define MASK_APCPU_DVFS_APB_APCPU_CORE0_FREQ_UPD_HDSK_EN                                                      0x1
#define MASK_APCPU_DVFS_APB_MPLL2_CNT_DONE                                                                    0x20000
#define MASK_APCPU_DVFS_APB_MPLL2_DVFS_CLKOUT_EN                                                              0x10000
#define MASK_APCPU_DVFS_APB_MPLL2_DVFS_PD                                                                     0x8000
#define MASK_APCPU_DVFS_APB_MPLL2_INDEX                                                                       0x7000
#define MASK_APCPU_DVFS_APB_MPLL1_CNT_DONE                                                                    0x800
#define MASK_APCPU_DVFS_APB_MPLL1_DVFS_CLKOUT_EN                                                              0x400
#define MASK_APCPU_DVFS_APB_MPLL1_DVFS_PD                                                                     0x200
#define MASK_APCPU_DVFS_APB_MPLL1_INDEX                                                                       0x1c0
#define MASK_APCPU_DVFS_APB_MPLL0_CNT_DONE                                                                    0x20
#define MASK_APCPU_DVFS_APB_MPLL0_DVFS_CLKOUT_EN                                                              0x10
#define MASK_APCPU_DVFS_APB_MPLL0_DVFS_PD                                                                     0x8
#define MASK_APCPU_DVFS_APB_MPLL0_INDEX                                                                       0x7
#define MASK_APCPU_DVFS_APB_APCPU_GIC_DVFS_INDEX                                                              0x7
#define MASK_APCPU_DVFS_APB_APCPU_GIC_DVFS_INDEX_IDLE                                                         0x7
#define MASK_APCPU_DVFS_APB_CGM_APCPU_CORE5_DIV_RELOCK_BYP                                                    0x38000000
#define MASK_APCPU_DVFS_APB_CGM_APCPU_CORE5_SEL_RELOCK_BYP                                                    0x6000000
#define MASK_APCPU_DVFS_APB_CGM_APCPU_CORE4_DIV_RELOCK_BYP                                                    0x1c00000
#define MASK_APCPU_DVFS_APB_CGM_APCPU_CORE4_SEL_RELOCK_BYP                                                    0x300000
#define MASK_APCPU_DVFS_APB_CGM_APCPU_CORE3_DIV_RELOCK_BYP                                                    0xe0000
#define MASK_APCPU_DVFS_APB_CGM_APCPU_CORE3_SEL_RELOCK_BYP                                                    0x18000
#define MASK_APCPU_DVFS_APB_CGM_APCPU_CORE2_DIV_RELOCK_BYP                                                    0x7000
#define MASK_APCPU_DVFS_APB_CGM_APCPU_CORE2_SEL_RELOCK_BYP                                                    0xc00
#define MASK_APCPU_DVFS_APB_CGM_APCPU_CORE1_DIV_RELOCK_BYP                                                    0x380
#define MASK_APCPU_DVFS_APB_CGM_APCPU_CORE1_SEL_RELOCK_BYP                                                    0x60
#define MASK_APCPU_DVFS_APB_CGM_APCPU_CORE0_DIV_RELOCK_BYP                                                    0x1c
#define MASK_APCPU_DVFS_APB_CGM_APCPU_CORE0_SEL_RELOCK_BYP                                                    0x3
#define MASK_APCPU_DVFS_APB_CGM_APCPU_ACE_DIV_RELOCK_BYP                                                      0x70000
#define MASK_APCPU_DVFS_APB_CGM_APCPU_SCU_DIV_RELOCK_BYP                                                      0xe000
#define MASK_APCPU_DVFS_APB_CGM_APCPU_SCU_SEL_RELOCK_BYP                                                      0x1c00
#define MASK_APCPU_DVFS_APB_CGM_APCPU_CORE7_DIV_RELOCK_BYP                                                    0x380
#define MASK_APCPU_DVFS_APB_CGM_APCPU_CORE7_SEL_RELOCK_BYP                                                    0x60
#define MASK_APCPU_DVFS_APB_CGM_APCPU_CORE6_DIV_RELOCK_BYP                                                    0x1c
#define MASK_APCPU_DVFS_APB_CGM_APCPU_CORE6_SEL_RELOCK_BYP                                                    0x3
#define MASK_APCPU_DVFS_APB_APCPU_GIC_DFS_IDLE_DISABLE                                                        0x800
#define MASK_APCPU_DVFS_APB_APCPU_PERIPH_DFS_IDLE_DISABLE                                                     0x400
#define MASK_APCPU_DVFS_APB_APCPU_ATB_GRP_DFS_IDLE_DISABLE                                                    0x200
#define MASK_APCPU_DVFS_APB_APCPU_SCU_GRP_DFS_IDLE_DISABLE                                                    0x100
#define MASK_APCPU_DVFS_APB_APCPU_CORE7_DFS_IDLE_DISABLE                                                      0x80
#define MASK_APCPU_DVFS_APB_APCPU_CORE6_DFS_IDLE_DISABLE                                                      0x40
#define MASK_APCPU_DVFS_APB_APCPU_CORE5_DFS_IDLE_DISABLE                                                      0x20
#define MASK_APCPU_DVFS_APB_APCPU_CORE4_DFS_IDLE_DISABLE                                                      0x10
#define MASK_APCPU_DVFS_APB_APCPU_CORE3_DFS_IDLE_DISABLE                                                      0x8
#define MASK_APCPU_DVFS_APB_APCPU_CORE2_DFS_IDLE_DISABLE                                                      0x4
#define MASK_APCPU_DVFS_APB_APCPU_CORE1_DFS_IDLE_DISABLE                                                      0x2
#define MASK_APCPU_DVFS_APB_APCPU_CORE0_DFS_IDLE_DISABLE                                                      0x1
#define MASK_APCPU_DVFS_APB_DVFS_RES_REG0                                                                     0xffffffff
#define MASK_APCPU_DVFS_APB_DVFS_RES_REG1                                                                     0xffffffff
#define MASK_APCPU_DVFS_APB_DVFS_RES_REG2                                                                     0xffffffff
#define MASK_APCPU_DVFS_APB_DVFS_RES_REG3                                                                     0xffffffff
#define MASK_AP_AHB_BUSMON_CLOCK_EB                                                                           0x100
#define MASK_AP_AHB_CKG_EB                                                                                    0x80
#define MASK_AP_AHB_ICU_EB                                                                                    0x40
#define MASK_AP_AHB_DMA_EB                                                                                    0x20
#define MASK_AP_AHB_DMA_ENABLE                                                                                0x10
#define MASK_AP_AHB_VDMA_EB                                                                                   0x8
#define MASK_AP_AHB_VSP_EB                                                                                    0x4
#define MASK_AP_AHB_DISPC_EB                                                                                  0x2
#define MASK_AP_AHB_DSI_EB                                                                                    0x1
#define MASK_AP_AHB_VSP_SOFT_RST                                                                              0x2000
#define MASK_AP_AHB_VPP_SOFT_RST                                                                              0x1000
#define MASK_AP_AHB_VSP_GLOBAL_SOFT_RST                                                                       0x800
#define MASK_AP_AHB_VDSP_EDP_MMU_SOFT_RST                                                                     0x400
#define MASK_AP_AHB_VDSP_EPP_MMU_SOFT_RST                                                                     0x200
#define MASK_AP_AHB_DMA_SOFT_RST                                                                              0x100
#define MASK_AP_AHB_VDMA_SOFT_RST                                                                             0x80
#define MASK_AP_AHB_ICU_SOFT_RST                                                                              0x40
#define MASK_AP_AHB_VDSP_OCEM_SOFT_RST                                                                        0x20
#define MASK_AP_AHB_VDSP_GLOBAL_SOFT_RST                                                                      0x10
#define MASK_AP_AHB_VDSP_SYS_SOFT_RST                                                                         0x8
#define MASK_AP_AHB_VDSP_CORE_SOFT_RST                                                                        0x4
#define MASK_AP_AHB_DISPC_SOFT_RST                                                                            0x2
#define MASK_AP_AHB_DSI_SOFT_RST                                                                              0x1
#define MASK_AP_AHB_AXI_LP_CTRL_DISABLE                                                                       0x8
#define MASK_AP_AHB_PERI_FORCE_ON                                                                             0x4
#define MASK_AP_AHB_PERI_FORCE_OFF                                                                            0x2
#define MASK_AP_AHB_CGM_CLK_AP_AXI_AUTO_GATE_EN                                                               0x1
#define MASK_AP_AHB_CACTIVE_SLV3_WAKEUP_EN                                                                    0x400
#define MASK_AP_AHB_LP_AUTO_CTRL_EN                                                                           0x80
#define MASK_AP_AHB_AP_MAINMTX_LP_DISABLE                                                                     0x40
#define MASK_AP_AHB_AP_AHB_AUTO_GATE_EN                                                                       0x20
#define MASK_AP_AHB_AP_EMC_AUTO_GATE_EN                                                                       0x10
#define MASK_AP_AHB_HOLDING_PEN                                                                               0xffffffff
#define MASK_AP_AHB_AP_AXI_BUS_IDLE_BYPASS_UFS                                                                0x400
#define MASK_AP_AHB_AP_AXI_BUS_IDLE_BYPASS_SDIO2                                                              0x200
#define MASK_AP_AHB_AP_AXI_BUS_IDLE_BYPASS_SDIO1                                                              0x100
#define MASK_AP_AHB_AP_AXI_BUS_IDLE_BYPASS_SDIO0                                                              0x80
#define MASK_AP_AHB_AP_AXI_BUS_IDLE_BYPASS_EMMC                                                               0x40
#define MASK_AP_AHB_AP_AXI_BUS_IDLE_BYPASS_APCPU                                                              0x20
#define MASK_AP_AHB_AP_AXI_BUS_IDLE_BYPASS_DMA                                                                0x10
#define MASK_AP_AHB_AP_APB_AUTO_CONTROL_SEL                                                                   0x8
#define MASK_AP_AHB_AP_APB_AUTO_MUX_SEL                                                                       0x6
#define MASK_AP_AHB_AP_APB_AUTO_MUX_EN                                                                        0x1
#define MASK_AP_AHB_VDSP_M0_FRC_OFF                                                                           0x80000000
#define MASK_AP_AHB_VDSP_EDAP_FRC_OFF                                                                         0x40000000
#define MASK_AP_AHB_VDSP_FRC_OFF                                                                              0x20000000
#define MASK_AP_AHB_VSP_FRC_OFF                                                                               0x10000000
#define MASK_AP_AHB_SIM0_32K_FRC_OFF                                                                          0x8000000
#define MASK_AP_AHB_UFS_TX_FRC_OFF                                                                            0x4000000
#define MASK_AP_AHB_UFS_TX_DIV2_FRC_OFF                                                                       0x2000000
#define MASK_AP_AHB_UFS_RX_FRC_OFF                                                                            0x1000000
#define MASK_AP_AHB_UFS_CFG_FRC_OFF                                                                           0x800000
#define MASK_AP_AHB_CE_FRC_OFF                                                                                0x400000
#define MASK_AP_AHB_IIS2_FRC_OFF                                                                              0x200000
#define MASK_AP_AHB_IIS1_FRC_OFF                                                                              0x100000
#define MASK_AP_AHB_IIS0_FRC_OFF                                                                              0x80000
#define MASK_AP_AHB_SPI3_FRC_OFF                                                                              0x40000
#define MASK_AP_AHB_SPI2_FRC_OFF                                                                              0x20000
#define MASK_AP_AHB_SPI1_FRC_OFF                                                                              0x10000
#define MASK_AP_AHB_SPI0_FRC_OFF                                                                              0x8000
#define MASK_AP_AHB_I2C4_FRC_OFF                                                                              0x4000
#define MASK_AP_AHB_I2C3_FRC_OFF                                                                              0x2000
#define MASK_AP_AHB_I2C2_FRC_OFF                                                                              0x1000
#define MASK_AP_AHB_I2C1_FRC_OFF                                                                              0x800
#define MASK_AP_AHB_I2C0_FRC_OFF                                                                              0x400
#define MASK_AP_AHB_UART2_FRC_OFF                                                                             0x200
#define MASK_AP_AHB_UART1_FRC_OFF                                                                             0x100
#define MASK_AP_AHB_UART0_FRC_OFF                                                                             0x80
#define MASK_AP_AHB_AP_APB_FRC_OFF                                                                            0x40
#define MASK_AP_AHB_EMMC_1X_FRC_OFF                                                                           0x20
#define MASK_AP_AHB_EMMC_2X_FRC_OFF                                                                           0x10
#define MASK_AP_AHB_SDIO1_1X_FRC_OFF                                                                          0x8
#define MASK_AP_AHB_SDIO1_2X_FRC_OFF                                                                          0x4
#define MASK_AP_AHB_SDIO0_1X_FRC_OFF                                                                          0x2
#define MASK_AP_AHB_SDIO0_2X_FRC_OFF                                                                          0x1
#define MASK_AP_AHB_UFS_ACLK_FRC_OFF                                                                          0x40
#define MASK_AP_AHB_SIM_FRC_OFF                                                                               0x20
#define MASK_AP_AHB_ICU_FRC_OFF                                                                               0x10
#define MASK_AP_AHB_DPHY_CFG_FRC_OFF                                                                          0x8
#define MASK_AP_AHB_DPHY_REF_FRC_OFF                                                                          0x4
#define MASK_AP_AHB_DISP_DPI_FRC_OFF                                                                          0x2
#define MASK_AP_AHB_DISP_FRC_OFF                                                                              0x1
#define MASK_AP_AHB_VDSP_M0_FRC_ON                                                                            0x80000000
#define MASK_AP_AHB_VDSP_EDAP_FRC_ON                                                                          0x40000000
#define MASK_AP_AHB_VDSP_FRC_ON                                                                               0x20000000
#define MASK_AP_AHB_VSP_FRC_ON                                                                                0x10000000
#define MASK_AP_AHB_SIM0_32K_FRC_ON                                                                           0x8000000
#define MASK_AP_AHB_UFS_TX_FRC_ON                                                                             0x4000000
#define MASK_AP_AHB_UFS_TX_DIV2_FRC_ON                                                                        0x2000000
#define MASK_AP_AHB_UFS_RX_FRC_ON                                                                             0x1000000
#define MASK_AP_AHB_UFS_CFG_FRC_ON                                                                            0x800000
#define MASK_AP_AHB_CE_FRC_ON                                                                                 0x400000
#define MASK_AP_AHB_IIS2_FRC_ON                                                                               0x200000
#define MASK_AP_AHB_IIS1_FRC_ON                                                                               0x100000
#define MASK_AP_AHB_IIS0_FRC_ON                                                                               0x80000
#define MASK_AP_AHB_SPI3_FRC_ON                                                                               0x40000
#define MASK_AP_AHB_SPI2_FRC_ON                                                                               0x20000
#define MASK_AP_AHB_SPI1_FRC_ON                                                                               0x10000
#define MASK_AP_AHB_SPI0_FRC_ON                                                                               0x8000
#define MASK_AP_AHB_I2C4_FRC_ON                                                                               0x4000
#define MASK_AP_AHB_I2C3_FRC_ON                                                                               0x2000
#define MASK_AP_AHB_I2C2_FRC_ON                                                                               0x1000
#define MASK_AP_AHB_I2C1_FRC_ON                                                                               0x800
#define MASK_AP_AHB_I2C0_FRC_ON                                                                               0x400
#define MASK_AP_AHB_UART2_FRC_ON                                                                              0x200
#define MASK_AP_AHB_UART1_FRC_ON                                                                              0x100
#define MASK_AP_AHB_UART0_FRC_ON                                                                              0x80
#define MASK_AP_AHB_AP_APB_FRC_ON                                                                             0x40
#define MASK_AP_AHB_EMMC_1X_FRC_ON                                                                            0x20
#define MASK_AP_AHB_EMMC_2X_FRC_ON                                                                            0x10
#define MASK_AP_AHB_SDIO1_1X_FRC_ON                                                                           0x8
#define MASK_AP_AHB_SDIO1_2X_FRC_ON                                                                           0x4
#define MASK_AP_AHB_SDIO0_1X_FRC_ON                                                                           0x2
#define MASK_AP_AHB_SDIO0_2X_FRC_ON                                                                           0x1
#define MASK_AP_AHB_UFS_ACLK_FRC_ON                                                                           0x40
#define MASK_AP_AHB_SIM_FRC_ON                                                                                0x20
#define MASK_AP_AHB_ICU_FRC_ON                                                                                0x10
#define MASK_AP_AHB_DPHY_CFG_FRC_ON                                                                           0x8
#define MASK_AP_AHB_DPHY_REF_FRC_ON                                                                           0x4
#define MASK_AP_AHB_DISP_DPI_FRC_ON                                                                           0x2
#define MASK_AP_AHB_DISP_FRC_ON                                                                               0x1
#define MASK_AP_AHB_DPHY_REF_CKG_EN                                                                           0x2
#define MASK_AP_AHB_DPHY_CFG_CKG_EN                                                                           0x1
#define MASK_AP_AHB_VDSP_ASYNC_BRG_PU_NUM                                                                     0xff000000
#define MASK_AP_AHB_VDSP_ASYNC_BRG_LP_NUM                                                                     0x1fffe
#define MASK_AP_AHB_VDSP_ASYNC_BRG_LP_EB                                                                      0x1
#define MASK_AP_AHB_DISP_ASYNC_BRG_PU_NUM                                                                     0xff000000
#define MASK_AP_AHB_DISP_CSYSACK_SYNC_SEL                                                                     0x40000
#define MASK_AP_AHB_DISP_CACTIVE_SYNC_SEL                                                                     0x20000
#define MASK_AP_AHB_DISP_ASYNC_BRG_LP_NUM                                                                     0x1fffe
#define MASK_AP_AHB_DISP_ASYNC_BRG_LP_EB                                                                      0x1
#define MASK_AP_AHB_AP_ASYNC_BRG_PU_NUM                                                                       0xff000000
#define MASK_AP_AHB_AP_ASYNC_BRG_LP_NUM                                                                       0x1fffe
#define MASK_AP_AHB_AP_ASYNC_BRG_LP_EB                                                                        0x1
#define MASK_AP_AHB_MAIN_M0_PU_NUM                                                                            0xff000000
#define MASK_AP_AHB_MAIN_M0_LP_EB                                                                             0x10000
#define MASK_AP_AHB_MAIN_M0_LP_NUM                                                                            0xffff
#define MASK_AP_AHB_MAIN_M1_PU_NUM                                                                            0xff000000
#define MASK_AP_AHB_MAIN_M1_LP_EB                                                                             0x10000
#define MASK_AP_AHB_MAIN_M1_LP_NUM                                                                            0xffff
#define MASK_AP_AHB_MAIN_M2_PU_NUM                                                                            0xff000000
#define MASK_AP_AHB_MAIN_M2_LP_EB                                                                             0x10000
#define MASK_AP_AHB_MAIN_M2_LP_NUM                                                                            0xffff
#define MASK_AP_AHB_MAIN_M3_PU_NUM                                                                            0xff000000
#define MASK_AP_AHB_MAIN_M3_LP_EB                                                                             0x10000
#define MASK_AP_AHB_MAIN_M3_LP_NUM                                                                            0xffff
#define MASK_AP_AHB_MAIN_M4_PU_NUM                                                                            0xff000000
#define MASK_AP_AHB_MAIN_M4_LP_EB                                                                             0x10000
#define MASK_AP_AHB_MAIN_M4_LP_NUM                                                                            0xffff
#define MASK_AP_AHB_MAIN_M5_PU_NUM                                                                            0xff000000
#define MASK_AP_AHB_MAIN_M5_LP_EB                                                                             0x10000
#define MASK_AP_AHB_MAIN_M5_LP_NUM                                                                            0xffff
#define MASK_AP_AHB_MAIN_M6_PU_NUM                                                                            0xff000000
#define MASK_AP_AHB_MAIN_M6_LP_EB                                                                             0x10000
#define MASK_AP_AHB_MAIN_M6_LP_NUM                                                                            0xffff
#define MASK_AP_AHB_MAIN_M7_PU_NUM                                                                            0xff000000
#define MASK_AP_AHB_MAIN_M7_LP_EB                                                                             0x10000
#define MASK_AP_AHB_MAIN_M7_LP_NUM                                                                            0xffff
#define MASK_AP_AHB_MAIN_M8_PU_NUM                                                                            0xff000000
#define MASK_AP_AHB_MAIN_M8_LP_EB                                                                             0x10000
#define MASK_AP_AHB_MAIN_M8_LP_NUM                                                                            0xffff
#define MASK_AP_AHB_MAIN_M9_PU_NUM                                                                            0xff000000
#define MASK_AP_AHB_MAIN_M9_LP_EB                                                                             0x10000
#define MASK_AP_AHB_MAIN_M9_LP_NUM                                                                            0xffff
#define MASK_AP_AHB_MAIN_PU_NUM                                                                               0xff000000
#define MASK_AP_AHB_CGM_MATRIX_AUTO_GATE_EN                                                                   0x20000
#define MASK_AP_AHB_MAIN_LP_EB                                                                                0x10000
#define MASK_AP_AHB_MAIN_LP_NUM                                                                               0xffff
#define MASK_AP_AHB_MAIN_S0_PU_NUM                                                                            0xff000000
#define MASK_AP_AHB_CGM_MTX_S0_AUTO_GATE_EN                                                                   0x20000
#define MASK_AP_AHB_MAIN_S0_LP_EB                                                                             0x10000
#define MASK_AP_AHB_MAIN_S0_LP_NUM                                                                            0xffff
#define MASK_AP_AHB_MAIN_S1_PU_NUM                                                                            0xff000000
#define MASK_AP_AHB_CGM_MTX_S1_AUTO_GATE_EN                                                                   0x20000
#define MASK_AP_AHB_MAIN_S1_LP_EB                                                                             0x10000
#define MASK_AP_AHB_MAIN_S1_LP_NUM                                                                            0xffff
#define MASK_AP_AHB_MAIN_S2_PU_NUM                                                                            0xff000000
#define MASK_AP_AHB_CGM_MTX_S2_AUTO_GATE_EN                                                                   0x20000
#define MASK_AP_AHB_MAIN_S2_LP_EB                                                                             0x10000
#define MASK_AP_AHB_MAIN_S2_LP_NUM                                                                            0xffff
#define MASK_AP_AHB_MAIN_S3_PU_NUM                                                                            0xff000000
#define MASK_AP_AHB_CGM_MTX_S3_AUTO_GATE_EN                                                                   0x20000
#define MASK_AP_AHB_MAIN_S3_LP_EB                                                                             0x10000
#define MASK_AP_AHB_MAIN_S3_LP_NUM                                                                            0xffff
#define MASK_AP_AHB_MAIN_S4_PU_NUM                                                                            0xff000000
#define MASK_AP_AHB_CGM_MTX_S4_AUTO_GATE_EN                                                                   0x20000
#define MASK_AP_AHB_MAIN_S4_LP_EB                                                                             0x10000
#define MASK_AP_AHB_MAIN_S4_LP_NUM                                                                            0xffff
#define MASK_AP_AHB_MAIN_S5_PU_NUM                                                                            0xff000000
#define MASK_AP_AHB_CGM_MTX_S5_AUTO_GATE_EN                                                                   0x20000
#define MASK_AP_AHB_MAIN_S5_LP_EB                                                                             0x10000
#define MASK_AP_AHB_MAIN_S5_LP_NUM                                                                            0xffff
#define MASK_AP_AHB_MAIN_S6_PU_NUM                                                                            0xff000000
#define MASK_AP_AHB_CGM_MTX_S6_AUTO_GATE_EN                                                                   0x20000
#define MASK_AP_AHB_MAIN_S6_LP_EB                                                                             0x10000
#define MASK_AP_AHB_MAIN_S6_LP_NUM                                                                            0xffff
#define MASK_AP_AHB_MAIN_S7_PU_NUM                                                                            0xff000000
#define MASK_AP_AHB_CGM_MTX_S7_AUTO_GATE_EN                                                                   0x20000
#define MASK_AP_AHB_MAIN_S7_LP_EB                                                                             0x10000
#define MASK_AP_AHB_MAIN_S7_LP_NUM                                                                            0xffff
#define MASK_AP_AHB_MAIN_S8_PU_NUM                                                                            0xff000000
#define MASK_AP_AHB_CGM_MTX_S8_AUTO_GATE_EN                                                                   0x20000
#define MASK_AP_AHB_MAIN_S8_LP_EB                                                                             0x10000
#define MASK_AP_AHB_MAIN_S8_LP_NUM                                                                            0xffff
#define MASK_AP_AHB_MAIN_S9_PU_NUM                                                                            0xff000000
#define MASK_AP_AHB_CGM_MTX_S9_AUTO_GATE_EN                                                                   0x20000
#define MASK_AP_AHB_MAIN_S9_LP_EB                                                                             0x10000
#define MASK_AP_AHB_MAIN_S9_LP_NUM                                                                            0xffff
#define MASK_AP_AHB_MERGE_VDSP_M0_PU_NUM                                                                      0xff000000
#define MASK_AP_AHB_MERGE_VDSP_M0_LP_EB                                                                       0x10000
#define MASK_AP_AHB_MERGE_VDSP_M0_LP_NUM                                                                      0xffff
#define MASK_AP_AHB_MERGE_VDSP_M1_PU_NUM                                                                      0xff000000
#define MASK_AP_AHB_MERGE_VDSP_M1_LP_EB                                                                       0x10000
#define MASK_AP_AHB_MERGE_VDSP_M1_LP_NUM                                                                      0xffff
#define MASK_AP_AHB_MERGE_VDSP_M2_PU_NUM                                                                      0xff000000
#define MASK_AP_AHB_MERGE_VDSP_M2_LP_EB                                                                       0x10000
#define MASK_AP_AHB_MERGE_VDSP_M2_LP_NUM                                                                      0xffff
#define MASK_AP_AHB_MERGE_VDSP_S0_PU_NUM                                                                      0xff000000
#define MASK_AP_AHB_CGM_MERGE_VDSP_S0_AUTO_GATE_EN                                                            0x20000
#define MASK_AP_AHB_MERGE_VDSP_S0_LP_EB                                                                       0x10000
#define MASK_AP_AHB_MERGE_VDSP_S0_LP_NUM                                                                      0xffff
#define MASK_AP_AHB_MERGE_VDMA_M0_PU_NUM                                                                      0xff000000
#define MASK_AP_AHB_MERGE_VDMA_M0_LP_EB                                                                       0x10000
#define MASK_AP_AHB_MERGE_VDMA_M0_LP_NUM                                                                      0xffff
#define MASK_AP_AHB_MERGE_VDMA_M1_PU_NUM                                                                      0xff000000
#define MASK_AP_AHB_MERGE_VDMA_M1_LP_EB                                                                       0x10000
#define MASK_AP_AHB_MERGE_VDMA_M1_LP_NUM                                                                      0xffff
#define MASK_AP_AHB_MERGE_VDMA_S0_PU_NUM                                                                      0xff000000
#define MASK_AP_AHB_CGM_MERGE_VDMA_S0_AUTO_GATE_EN                                                            0x20000
#define MASK_AP_AHB_MERGE_VDMA_S0_LP_EB                                                                       0x10000
#define MASK_AP_AHB_MERGE_VDMA_S0_LP_NUM                                                                      0xffff
#define MASK_AP_AHB_MERGE_M0_PU_NUM                                                                           0xff000000
#define MASK_AP_AHB_MERGE_M0_LP_EB                                                                            0x10000
#define MASK_AP_AHB_MERGE_M0_LP_NUM                                                                           0xffff
#define MASK_AP_AHB_MERGE_M1_PU_NUM                                                                           0xff000000
#define MASK_AP_AHB_MERGE_M1_LP_EB                                                                            0x10000
#define MASK_AP_AHB_MERGE_M1_LP_NUM                                                                           0xffff
#define MASK_AP_AHB_MERGE_S0_PU_NUM                                                                           0xff000000
#define MASK_AP_AHB_CGM_MERGE_S0_AUTO_GATE_EN                                                                 0x20000
#define MASK_AP_AHB_MERGE_S0_LP_EB                                                                            0x10000
#define MASK_AP_AHB_MERGE_S0_LP_NUM                                                                           0xffff
#define MASK_AP_AHB_ARQOS_VDSP                                                                                0xf0000000
#define MASK_AP_AHB_AWQOS_VDSP                                                                                0xf000000
#define MASK_AP_AHB_ARQOS_CE                                                                                  0xf00000
#define MASK_AP_AHB_AWQOS_CE                                                                                  0xf0000
#define MASK_AP_AHB_ARQOS_DMA                                                                                 0xf000
#define MASK_AP_AHB_AWQOS_DMA                                                                                 0xf00
#define MASK_AP_AHB_ARQOS_UFS                                                                                 0xf0
#define MASK_AP_AHB_AWQOS_UFS                                                                                 0xf
#define MASK_AP_AHB_ARQOS_SDIO0                                                                               0xf0000000
#define MASK_AP_AHB_AWQOS_SDIO0                                                                               0xf000000
#define MASK_AP_AHB_ARQOS_SDIO1                                                                               0xf00000
#define MASK_AP_AHB_AWQOS_SDIO1                                                                               0xf0000
#define MASK_AP_AHB_ARQOS_SDIO2                                                                               0xf000
#define MASK_AP_AHB_AWQOS_SDIO2                                                                               0xf00
#define MASK_AP_AHB_ARQOS_EMMC                                                                                0xf0
#define MASK_AP_AHB_AWQOS_EMMC                                                                                0xf
#define MASK_AP_AHB_ARQOS_THRESHHOLD_VDSP                                                                     0xf0000000
#define MASK_AP_AHB_AWQOS_THRESHHOLD_VDSP                                                                     0xf000000
#define MASK_AP_AHB_ARQOS_THRESHHOLD_MAIN                                                                     0xf00000
#define MASK_AP_AHB_AWQOS_THRESHHOLD_MAIN                                                                     0xf0000
#define MASK_AP_AHB_ARQOS_THRESHHOLD_MERGE                                                                    0xf000
#define MASK_AP_AHB_AWQOS_THRESHHOLD_MERGE                                                                    0xf00
#define MASK_AP_AHB_ARQOS_THRESHHOLD_DISP                                                                     0xf0
#define MASK_AP_AHB_AWQOS_THRESHHOLD_DISP                                                                     0xf
#define MASK_AP_AHB_AXI_DETECTOR_OVERFLOW_AP                                                                  0x20
#define MASK_AP_AHB_AXI_DETECTOR_OVERFLOW_DISP                                                                0x10
#define MASK_AP_AHB_AXI_DETECTOR_OVERFLOW_VDSP                                                                0x8
#define MASK_AP_AHB_BRIDGE_TRANS_IDLE_AP                                                                      0x4
#define MASK_AP_AHB_BRIDGE_TRANS_IDLE_DISP                                                                    0x2
#define MASK_AP_AHB_BRIDGE_TRANS_IDLE_VDSP                                                                    0x1
#define MASK_AP_AHB_VDSP_BRIDGE_DEBUG_SIGNAL_W                                                                0xffffffff
#define MASK_AP_AHB_DISP_BRIDGE_DEBUG_SIGNAL_W                                                                0xffffffff
#define MASK_AP_AHB_AP_BRIDGE_DEBUG_SIGNAL_W                                                                  0xffffffff
#define MASK_AP_AHB_SYS_SOFT_RST_REQ_VDMA                                                                     0x8
#define MASK_AP_AHB_SYS_SOFT_RST_REQ_GSP                                                                      0x4
#define MASK_AP_AHB_SYS_SOFT_RST_REQ_DISP                                                                     0x2
#define MASK_AP_AHB_SYS_SOFT_RST_REQ_VSP                                                                      0x1
#define MASK_AP_AHB_ARCACHE_SDIO2                                                                             0xf0000000
#define MASK_AP_AHB_AWCACHE_SDIO2                                                                             0xf000000
#define MASK_AP_AHB_ARCACHE_SDIO1                                                                             0xf00000
#define MASK_AP_AHB_AWCACHE_SDIO1                                                                             0xf0000
#define MASK_AP_AHB_ARCACHE_SDIO0                                                                             0xf000
#define MASK_AP_AHB_AWCACHE_SDIO0                                                                             0xf00
#define MASK_AP_AHB_ARCACHE_EMMC                                                                              0xf0
#define MASK_AP_AHB_AWCACHE_EMMC                                                                              0xf
#define MASK_AP_AHB_ARCACHE_UFS                                                                               0xf0
#define MASK_AP_AHB_AWCACHE_UFS                                                                               0xf
#define MASK_AP_AHB_DISP_FRAME_LINE_SEL_FOR_DDR_DFS                                                           0x200
#define MASK_AP_AHB_DISP_FRAME_LINE_SEL_FOR_DVFS                                                              0x100
#define MASK_AP_AHB_QOS_R_DISPC                                                                               0xf0
#define MASK_AP_AHB_QOS_W_DISPC                                                                               0xf
#define MASK_AP_AHB_MIPI_DSI_RESERVED                                                                         0x1fffe00
#define MASK_AP_AHB_MIPI_DSI_TX_RCTL                                                                          0x1e0
#define MASK_AP_AHB_MIPI_DSI_TRIMBG                                                                           0x1e
#define MASK_AP_AHB_MIPI_DSI_IF_SEL                                                                           0x1
#define MASK_AP_AHB_VDSP_STATES                                                                               0xffffffff
#define MASK_AP_AHB_VDSP_INT_O                                                                                0xffffffff
#define MASK_AP_AHB_VDSP_CORE_ID                                                                              0xffffffff
#define MASK_AP_AHB_VDSP_MISC                                                                                 0x3ff00
#define MASK_AP_AHB_VDSP_REG_MCACHE_STRAP_POSTCYCLE_NUM                                                       0xf0
#define MASK_AP_AHB_VDSP_REG_MCACHE_STRAP_PRECYCLE_NUM                                                        0xf
#define MASK_AP_AHB_VDSP_M0_AUTO_GATE_EN                                                                      0x20
#define MASK_AP_AHB_VDSP_EDAP_AUTO_GATE_EN                                                                    0x10
#define MASK_AP_AHB_VDSP_CLK_FRC_ON                                                                           0x8
#define MASK_AP_AHB_VDSP_STOP_EN                                                                              0x4
#define MASK_AP_AHB_VDSP_FRC_SLEEP                                                                            0x2
#define MASK_AP_AHB_VDSP_AUTO_GATE_EN                                                                         0x1
#define MASK_AP_AHB_ICU_EXT_NMI_MASK                                                                          0x40
#define MASK_AP_AHB_ICU_INT2_TO_APCPU_MASK                                                                    0x20
#define MASK_AP_AHB_ICU_INT2_TO_VDSP_MASK                                                                     0x10
#define MASK_AP_AHB_INT_VDSP_FROM_REG                                                                         0x8
#define MASK_AP_AHB_ICU_FRC_EXT_NMI                                                                           0x4
#define MASK_AP_AHB_VDSP_INT_MASK                                                                             0x1
#define MASK_AP_AHB_VDSP_INT_SRC_EN_L                                                                         0xffffffff
#define MASK_AP_AHB_VDSP_INT_SRC_EN_H                                                                         0xffffffff
#define MASK_AP_AHB_ARCACHE_VDMA_SEL                                                                          0x80000
#define MASK_AP_AHB_ARCACHE_VDMA_REG                                                                          0x78000
#define MASK_AP_AHB_AWCACHE_VDMA_SEL                                                                          0x4000
#define MASK_AP_AHB_AWCACHE_VDMA_REG                                                                          0x3c00
#define MASK_AP_AHB_ARCACHE_AP_SEL                                                                            0x200
#define MASK_AP_AHB_ARCACHE_AP_REG                                                                            0x1e0
#define MASK_AP_AHB_AWCACHE_AP_SEL                                                                            0x10
#define MASK_AP_AHB_AWCACHE_AP_REG                                                                            0xf
#define MASK_AP_AHB_CHIP_ID                                                                                   0xffffffff
#define MASK_AP_APB_CE_PUB_EB                                                                                 0x80000000
#define MASK_AP_APB_CE_SEC_EB                                                                                 0x40000000
#define MASK_AP_APB_EMMC_EB                                                                                   0x2000000
#define MASK_AP_APB_SDIO2_EB                                                                                  0x1000000
#define MASK_AP_APB_SDIO1_EB                                                                                  0x800000
#define MASK_AP_APB_SDIO0_EB                                                                                  0x400000
#define MASK_AP_APB_SPI3_LCD_FMARK_IN_EB                                                                      0x200000
#define MASK_AP_APB_SPI2_LCD_FMARK_IN_EB                                                                      0x100000
#define MASK_AP_APB_SPI1_LCD_FMARK_IN_EB                                                                      0x80000
#define MASK_AP_APB_SPI0_LCD_FMARK_IN_EB                                                                      0x40000
#define MASK_AP_APB_SIM0_32K_EB                                                                               0x20000
#define MASK_AP_APB_UART2_EB                                                                                  0x10000
#define MASK_AP_APB_UART1_EB                                                                                  0x8000
#define MASK_AP_APB_UART0_EB                                                                                  0x4000
#define MASK_AP_APB_I2C4_EB                                                                                   0x2000
#define MASK_AP_APB_I2C3_EB                                                                                   0x1000
#define MASK_AP_APB_I2C2_EB                                                                                   0x800
#define MASK_AP_APB_I2C1_EB                                                                                   0x400
#define MASK_AP_APB_I2C0_EB                                                                                   0x200
#define MASK_AP_APB_SPI3_EB                                                                                   0x100
#define MASK_AP_APB_SPI2_EB                                                                                   0x80
#define MASK_AP_APB_SPI1_EB                                                                                   0x40
#define MASK_AP_APB_SPI0_EB                                                                                   0x20
#define MASK_AP_APB_APB_REG_EB                                                                                0x10
#define MASK_AP_APB_IIS2_EB                                                                                   0x8
#define MASK_AP_APB_IIS1_EB                                                                                   0x4
#define MASK_AP_APB_IIS0_EB                                                                                   0x2
#define MASK_AP_APB_SIM0_EB                                                                                   0x1
#define MASK_AP_APB_UFS_UTP_SOFT_RST                                                                          0x4000000
#define MASK_AP_APB_UFS_HCI_SOFT_RST                                                                          0x2000000
#define MASK_AP_APB_UFS_UNIPRO_SOFT_RST                                                                       0x1000000
#define MASK_AP_APB_UFS_SOFT_RST                                                                              0x800000
#define MASK_AP_APB_AP_DVFS_SOFT_RST                                                                          0x400000
#define MASK_AP_APB_CE_PUB_SOFT_RST                                                                           0x200000
#define MASK_AP_APB_CE_SEC_SOFT_RST                                                                           0x100000
#define MASK_AP_APB_EMMC_SOFT_RST                                                                             0x80000
#define MASK_AP_APB_SDIO2_SOFT_RST                                                                            0x40000
#define MASK_AP_APB_SDIO1_SOFT_RST                                                                            0x20000
#define MASK_AP_APB_SDIO0_SOFT_RST                                                                            0x10000
#define MASK_AP_APB_UART2_SOFT_RST                                                                            0x8000
#define MASK_AP_APB_UART1_SOFT_RST                                                                            0x4000
#define MASK_AP_APB_UART0_SOFT_RST                                                                            0x2000
#define MASK_AP_APB_I2C4_SOFT_RST                                                                             0x1000
#define MASK_AP_APB_I2C3_SOFT_RST                                                                             0x800
#define MASK_AP_APB_I2C2_SOFT_RST                                                                             0x400
#define MASK_AP_APB_I2C1_SOFT_RST                                                                             0x200
#define MASK_AP_APB_I2C0_SOFT_RST                                                                             0x100
#define MASK_AP_APB_SPI3_SOFT_RST                                                                             0x80
#define MASK_AP_APB_SPI2_SOFT_RST                                                                             0x40
#define MASK_AP_APB_SPI1_SOFT_RST                                                                             0x20
#define MASK_AP_APB_SPI0_SOFT_RST                                                                             0x10
#define MASK_AP_APB_IIS2_SOFT_RST                                                                             0x8
#define MASK_AP_APB_IIS1_SOFT_RST                                                                             0x4
#define MASK_AP_APB_IIS0_SOFT_RST                                                                             0x2
#define MASK_AP_APB_SIM0_SOFT_RST                                                                             0x1
#define MASK_AP_APB_SPI3_FMARK_POLARITY_INV                                                                   0x20
#define MASK_AP_APB_SPI2_FMARK_POLARITY_INV                                                                   0x10
#define MASK_AP_APB_SPI1_FMARK_POLARITY_INV                                                                   0x8
#define MASK_AP_APB_SPI0_FMARK_POLARITY_INV                                                                   0x4
#define MASK_AP_APB_SIM_CLK_POLARITY                                                                          0x2
#define MASK_AP_APB_DUMMY_REG                                                                                 0xfffffe00
#define MASK_AP_APB_SPI3_EB_SEC                                                                               0x100
#define MASK_AP_APB_SPI2_EB_SEC                                                                               0x80
#define MASK_AP_APB_SPI1_EB_SEC                                                                               0x40
#define MASK_AP_APB_SPI0_EB_SEC                                                                               0x20
#define MASK_AP_APB_I2C4_EB_SEC                                                                               0x10
#define MASK_AP_APB_I2C3_EB_SEC                                                                               0x8
#define MASK_AP_APB_I2C2_EB_SEC                                                                               0x4
#define MASK_AP_APB_I2C1_EB_SEC                                                                               0x2
#define MASK_AP_APB_I2C0_EB_SEC                                                                               0x1
#define MASK_AP_APB_UFS_UTP_EB                                                                                0x8
#define MASK_AP_APB_UFS_HCI_EB                                                                                0x4
#define MASK_AP_APB_UFS_UNIPRO_EB                                                                             0x2
#define MASK_AP_APB_UFS_EB                                                                                    0x1
#define MASK_AP_CLK_CORE_CGM_AP_APB_CFG_CGM_AP_APB_SEL                                                        0x3
#define MASK_AP_CLK_CORE_CGM_ICU_CFG_CGM_ICU_SEL                                                              0x3
#define MASK_AP_CLK_CORE_CGM_UART0_CFG_CGM_UART0_DIV                                                          0x700
#define MASK_AP_CLK_CORE_CGM_UART0_CFG_CGM_UART0_SEL                                                          0x3
#define MASK_AP_CLK_CORE_CGM_UART1_CFG_CGM_UART1_DIV                                                          0x700
#define MASK_AP_CLK_CORE_CGM_UART1_CFG_CGM_UART1_SEL                                                          0x3
#define MASK_AP_CLK_CORE_CGM_UART2_CFG_CGM_UART2_DIV                                                          0x700
#define MASK_AP_CLK_CORE_CGM_UART2_CFG_CGM_UART2_SEL                                                          0x3
#define MASK_AP_CLK_CORE_CGM_I2C0_CFG_CGM_I2C0_DIV                                                            0x700
#define MASK_AP_CLK_CORE_CGM_I2C0_CFG_CGM_I2C0_SEL                                                            0x3
#define MASK_AP_CLK_CORE_CGM_I2C1_CFG_CGM_I2C1_DIV                                                            0x700
#define MASK_AP_CLK_CORE_CGM_I2C1_CFG_CGM_I2C1_SEL                                                            0x3
#define MASK_AP_CLK_CORE_CGM_I2C2_CFG_CGM_I2C2_DIV                                                            0x700
#define MASK_AP_CLK_CORE_CGM_I2C2_CFG_CGM_I2C2_SEL                                                            0x3
#define MASK_AP_CLK_CORE_CGM_I2C3_CFG_CGM_I2C3_DIV                                                            0x700
#define MASK_AP_CLK_CORE_CGM_I2C3_CFG_CGM_I2C3_SEL                                                            0x3
#define MASK_AP_CLK_CORE_CGM_I2C4_CFG_CGM_I2C4_DIV                                                            0x700
#define MASK_AP_CLK_CORE_CGM_I2C4_CFG_CGM_I2C4_SEL                                                            0x3
#define MASK_AP_CLK_CORE_CGM_SPI0_CFG_CGM_SPI0_PAD_SEL                                                        0x10000
#define MASK_AP_CLK_CORE_CGM_SPI0_CFG_CGM_SPI0_DIV                                                            0x700
#define MASK_AP_CLK_CORE_CGM_SPI0_CFG_CGM_SPI0_SEL                                                            0x3
#define MASK_AP_CLK_CORE_CGM_SPI1_CFG_CGM_SPI1_PAD_SEL                                                        0x10000
#define MASK_AP_CLK_CORE_CGM_SPI1_CFG_CGM_SPI1_DIV                                                            0x700
#define MASK_AP_CLK_CORE_CGM_SPI1_CFG_CGM_SPI1_SEL                                                            0x3
#define MASK_AP_CLK_CORE_CGM_SPI2_CFG_CGM_SPI2_PAD_SEL                                                        0x10000
#define MASK_AP_CLK_CORE_CGM_SPI2_CFG_CGM_SPI2_DIV                                                            0x700
#define MASK_AP_CLK_CORE_CGM_SPI2_CFG_CGM_SPI2_SEL                                                            0x3
#define MASK_AP_CLK_CORE_CGM_SPI3_CFG_CGM_SPI3_PAD_SEL                                                        0x10000
#define MASK_AP_CLK_CORE_CGM_SPI3_CFG_CGM_SPI3_DIV                                                            0x700
#define MASK_AP_CLK_CORE_CGM_SPI3_CFG_CGM_SPI3_SEL                                                            0x3
#define MASK_AP_CLK_CORE_CGM_IIS0_CFG_CGM_IIS0_DIV                                                            0x3f00
#define MASK_AP_CLK_CORE_CGM_IIS0_CFG_CGM_IIS0_SEL                                                            0x3
#define MASK_AP_CLK_CORE_CGM_IIS1_CFG_CGM_IIS1_DIV                                                            0x3f00
#define MASK_AP_CLK_CORE_CGM_IIS1_CFG_CGM_IIS1_SEL                                                            0x3
#define MASK_AP_CLK_CORE_CGM_IIS2_CFG_CGM_IIS2_DIV                                                            0x3f00
#define MASK_AP_CLK_CORE_CGM_IIS2_CFG_CGM_IIS2_SEL                                                            0x3
#define MASK_AP_CLK_CORE_CGM_SIM_CFG_CGM_SIM_DIV                                                              0x700
#define MASK_AP_CLK_CORE_CGM_SIM_CFG_CGM_SIM_SEL                                                              0x7
#define MASK_AP_CLK_CORE_CGM_CE_CFG_CGM_CE_SEL                                                                0x3
#define MASK_AP_CLK_CORE_CGM_AP_SIM_32K_CFG_CGM_AP_SIM_32K_SEL                                                0x1
#define MASK_AP_CLK_CORE_CGM_SDIO0_2X_CFG_CGM_SDIO0_2X_SEL                                                    0x7
#define MASK_AP_CLK_CORE_CGM_SDIO1_2X_CFG_CGM_SDIO1_2X_SEL                                                    0x7
#define MASK_AP_CLK_CORE_CGM_EMMC_2X_CFG_CGM_EMMC_2X_SEL                                                      0x7
#define MASK_AP_CLK_CORE_CGM_UFS_TX_CFG_CGM_UFS_TX_SEL                                                        0x7
#define MASK_AP_CLK_CORE_CGM_UFS_TX_DIV2_CFG_CGM_UFS_TX_DIV2_DIV                                              0x100
#define MASK_AP_CLK_CORE_CGM_UFS_RX_CFG_CGM_UFS_RX_SEL                                                        0x7
#define MASK_AP_CLK_CORE_CGM_UFS_CFG_CFG_CGM_UFS_CFG_PAD_SEL                                                  0x10000
#define MASK_AP_CLK_CORE_CGM_UFS_CFG_CFG_CGM_UFS_CFG_DIV                                                      0x3f00
#define MASK_AP_CLK_CORE_CGM_UFS_CFG_CFG_CGM_UFS_CFG_SEL                                                      0x1
#define MASK_AP_CLK_CORE_CGM_UFS_XTAL_CFG_CGM_UFS_XTAL_SEL                                                    0x1
#define MASK_AP_CLK_CORE_CGM_VSP_CFG_CGM_VSP_SEL                                                              0x3
#define MASK_AP_CLK_CORE_CGM_DISPC0_CFG_CGM_DISPC0_SEL                                                        0x7
#define MASK_AP_CLK_CORE_CGM_DISPC0_DPI_CFG_CGM_DISPC0_DPI_DIV                                                0xf00
#define MASK_AP_CLK_CORE_CGM_DISPC0_DPI_CFG_CGM_DISPC0_DPI_SEL                                                0x3
#define MASK_AP_CLK_CORE_CGM_DSI_RXESC_CFG_CGM_DSI_RXESC_PAD_SEL                                              0x10000
#define MASK_AP_CLK_CORE_CGM_DSI_LANEBYTE_CFG_CGM_DSI_LANEBYTE_PAD_SEL                                        0x10000
#define MASK_AP_CLK_CORE_CGM_VDSP_CFG_CGM_VDSP_SEL                                                            0x7
#define MASK_AP_CLK_CORE_CGM_VDSP_EDAP_CFG_CGM_VDSP_EDAP_DIV                                                  0x300
#define MASK_AP_CLK_CORE_CGM_VDSP_M0_CFG_CGM_VDSP_M0_DIV                                                      0x300
#define MASK_AP_CLK_CORE_CGM_DPHY_REF_CFG_CGM_DPHY_REF_SEL                                                    0x1
#define MASK_AP_CLK_CORE_CGM_DPHY_CFG_CFG_CGM_DPHY_CFG_SEL                                                    0x1
#define MASK_AP_CLK_CORE_CGM_DSI_PHY_SCAN_ONLY_CFG_CGM_DSI_PHY_SCAN_ONLY_SEL                                  0x1
#define MASK_AP_DVFS_APB_AP_DVFS_HOLD                                                                         0x1
#define MASK_AP_DVFS_APB_AP_DVFS_UP_WINDOW                                                                    0xffff0000
#define MASK_AP_DVFS_APB_AP_DVFS_DOWN_WINDOW                                                                  0xffff
#define MASK_AP_DVFS_APB_VDSP_DFS_EN                                                                          0x4
#define MASK_AP_DVFS_APB_VSP_DFS_EN                                                                           0x2
#define MASK_AP_DVFS_APB_DISPC_DFS_EN                                                                         0x1
#define MASK_AP_DVFS_APB_AP_SYS_MIN_VOLTAGE                                                                   0x7
#define MASK_AP_DVFS_APB_DISPC_DFS_SW_TRIG                                                                    0x4
#define MASK_AP_DVFS_APB_VSP_DFS_SW_TRIG                                                                      0x2
#define MASK_AP_DVFS_APB_VDSP_DFS_SW_TRIG                                                                     0x1
#define MASK_AP_DVFS_APB_AP_DVFS_ACK                                                                          0x100
#define MASK_AP_DVFS_APB_AP_DVFS_VOLTAGE_SW                                                                   0x70
#define MASK_AP_DVFS_APB_AP_CURRENT_VOLTAGE_SW                                                                0xe
#define MASK_AP_DVFS_APB_AP_DVFS_REQ_SW                                                                       0x1
#define MASK_AP_DVFS_APB_REG_VDSP_FREQ_UPD_EN_BYP                                                             0x4
#define MASK_AP_DVFS_APB_REG_VSP_FREQ_UPD_EN_BYP                                                              0x2
#define MASK_AP_DVFS_APB_REG_DISPC_FREQ_UPD_EN_BYP                                                            0x1
#define MASK_AP_DVFS_APB_CGM_AP_DVFS_FORCE_EN                                                                 0x2
#define MASK_AP_DVFS_APB_CGM_AP_DVFS_AUTO_GATE_SEL                                                            0x1
#define MASK_AP_DVFS_APB_AP_CURRENT_VOLTAGE                                                                   0x7000
#define MASK_AP_DVFS_APB_VDSP_VOLTAGE                                                                         0xe00
#define MASK_AP_DVFS_APB_VSP_VOLTAGE                                                                          0x1c0
#define MASK_AP_DVFS_APB_DISPC_VOLTAGE                                                                        0x38
#define MASK_AP_DVFS_APB_AP_INTERNAL_VOTE_VOLTAGE                                                             0x7
#define MASK_AP_DVFS_APB_CGM_VDSP_M0_DIV_DVFS                                                                 0xc00
#define MASK_AP_DVFS_APB_CGM_VDSP_EDAP_DIV_DVFS                                                               0x300
#define MASK_AP_DVFS_APB_CGM_VDSP_SEL_DVFS                                                                    0xe0
#define MASK_AP_DVFS_APB_CGM_VSP_SEL_DVFS                                                                     0x18
#define MASK_AP_DVFS_APB_CGM_DISPC_SEL_DVFS                                                                   0x7
#define MASK_AP_DVFS_APB_AP_SYS_DVFS_BUSY                                                                     0x80000
#define MASK_AP_DVFS_APB_AP_DVFS_WINDOW_CNT                                                                   0x7fff8
#define MASK_AP_DVFS_APB_AP_DVFS_STATE                                                                        0x7
#define MASK_AP_DVFS_APB_VDSP_VOL_INDEX0                                                                      0x380
#define MASK_AP_DVFS_APB_CGM_VDSP_M0_DIV_INDEX0                                                               0x60
#define MASK_AP_DVFS_APB_CGM_VDSP_EDAP_DIV_INDEX0                                                             0x18
#define MASK_AP_DVFS_APB_CGM_VDSP_SEL_INDEX0                                                                  0x7
#define MASK_AP_DVFS_APB_VDSP_VOL_INDEX1                                                                      0x380
#define MASK_AP_DVFS_APB_CGM_VDSP_M0_DIV_INDEX1                                                               0x60
#define MASK_AP_DVFS_APB_CGM_VDSP_EDAP_DIV_INDEX1                                                             0x18
#define MASK_AP_DVFS_APB_CGM_VDSP_SEL_INDEX1                                                                  0x7
#define MASK_AP_DVFS_APB_VDSP_VOL_INDEX2                                                                      0x380
#define MASK_AP_DVFS_APB_CGM_VDSP_M0_DIV_INDEX2                                                               0x60
#define MASK_AP_DVFS_APB_CGM_VDSP_EDAP_DIV_INDEX2                                                             0x18
#define MASK_AP_DVFS_APB_CGM_VDSP_SEL_INDEX2                                                                  0x7
#define MASK_AP_DVFS_APB_VDSP_VOL_INDEX3                                                                      0x380
#define MASK_AP_DVFS_APB_CGM_VDSP_M0_DIV_INDEX3                                                               0x60
#define MASK_AP_DVFS_APB_CGM_VDSP_EDAP_DIV_INDEX3                                                             0x18
#define MASK_AP_DVFS_APB_CGM_VDSP_SEL_INDEX3                                                                  0x7
#define MASK_AP_DVFS_APB_VDSP_VOL_INDEX4                                                                      0x380
#define MASK_AP_DVFS_APB_CGM_VDSP_M0_DIV_INDEX4                                                               0x60
#define MASK_AP_DVFS_APB_CGM_VDSP_EDAP_DIV_INDEX4                                                             0x18
#define MASK_AP_DVFS_APB_CGM_VDSP_SEL_INDEX4                                                                  0x7
#define MASK_AP_DVFS_APB_VDSP_VOL_INDEX5                                                                      0x380
#define MASK_AP_DVFS_APB_CGM_VDSP_M0_DIV_INDEX5                                                               0x60
#define MASK_AP_DVFS_APB_CGM_VDSP_EDAP_DIV_INDEX5                                                             0x18
#define MASK_AP_DVFS_APB_CGM_VDSP_SEL_INDEX5                                                                  0x7
#define MASK_AP_DVFS_APB_VDSP_VOL_INDEX6                                                                      0x380
#define MASK_AP_DVFS_APB_CGM_VDSP_M0_DIV_INDEX6                                                               0x60
#define MASK_AP_DVFS_APB_CGM_VDSP_EDAP_DIV_INDEX6                                                             0x18
#define MASK_AP_DVFS_APB_CGM_VDSP_SEL_INDEX6                                                                  0x7
#define MASK_AP_DVFS_APB_VDSP_VOL_INDEX7                                                                      0x380
#define MASK_AP_DVFS_APB_CGM_VDSP_M0_DIV_INDEX7                                                               0x60
#define MASK_AP_DVFS_APB_CGM_VDSP_EDAP_DIV_INDEX7                                                             0x18
#define MASK_AP_DVFS_APB_CGM_VDSP_SEL_INDEX7                                                                  0x7
#define MASK_AP_DVFS_APB_VSP_VOL_INDEX0                                                                       0x1c
#define MASK_AP_DVFS_APB_CGM_VSP_SEL_INDEX0                                                                   0x3
#define MASK_AP_DVFS_APB_VSP_VOL_INDEX1                                                                       0x1c
#define MASK_AP_DVFS_APB_CGM_VSP_SEL_INDEX1                                                                   0x3
#define MASK_AP_DVFS_APB_VSP_VOL_INDEX2                                                                       0x1c
#define MASK_AP_DVFS_APB_CGM_VSP_SEL_INDEX2                                                                   0x3
#define MASK_AP_DVFS_APB_VSP_VOL_INDEX3                                                                       0x1c
#define MASK_AP_DVFS_APB_CGM_VSP_SEL_INDEX3                                                                   0x3
#define MASK_AP_DVFS_APB_VSP_VOL_INDEX4                                                                       0x1c
#define MASK_AP_DVFS_APB_CGM_VSP_SEL_INDEX4                                                                   0x3
#define MASK_AP_DVFS_APB_VSP_VOL_INDEX5                                                                       0x1c
#define MASK_AP_DVFS_APB_CGM_VSP_SEL_INDEX5                                                                   0x3
#define MASK_AP_DVFS_APB_VSP_VOL_INDEX6                                                                       0x1c
#define MASK_AP_DVFS_APB_CGM_VSP_SEL_INDEX6                                                                   0x3
#define MASK_AP_DVFS_APB_VSP_VOL_INDEX7                                                                       0x1c
#define MASK_AP_DVFS_APB_CGM_VSP_SEL_INDEX7                                                                   0x3
#define MASK_AP_DVFS_APB_DISPC_VOL_INDEX0                                                                     0x38
#define MASK_AP_DVFS_APB_CGM_DISPC_SEL_INDEX0                                                                 0x7
#define MASK_AP_DVFS_APB_DISPC_VOL_INDEX1                                                                     0x38
#define MASK_AP_DVFS_APB_CGM_DISPC_SEL_INDEX1                                                                 0x7
#define MASK_AP_DVFS_APB_DISPC_VOL_INDEX2                                                                     0x38
#define MASK_AP_DVFS_APB_CGM_DISPC_SEL_INDEX2                                                                 0x7
#define MASK_AP_DVFS_APB_DISPC_VOL_INDEX3                                                                     0x38
#define MASK_AP_DVFS_APB_CGM_DISPC_SEL_INDEX3                                                                 0x7
#define MASK_AP_DVFS_APB_DISPC_VOL_INDEX4                                                                     0x38
#define MASK_AP_DVFS_APB_CGM_DISPC_SEL_INDEX4                                                                 0x7
#define MASK_AP_DVFS_APB_DISPC_VOL_INDEX5                                                                     0x38
#define MASK_AP_DVFS_APB_CGM_DISPC_SEL_INDEX5                                                                 0x7
#define MASK_AP_DVFS_APB_DISPC_VOL_INDEX6                                                                     0x38
#define MASK_AP_DVFS_APB_CGM_DISPC_SEL_INDEX6                                                                 0x7
#define MASK_AP_DVFS_APB_DISPC_VOL_INDEX7                                                                     0x38
#define MASK_AP_DVFS_APB_CGM_DISPC_SEL_INDEX7                                                                 0x7
#define MASK_AP_DVFS_APB_VDSP_DVFS_INDEX                                                                      0x7
#define MASK_AP_DVFS_APB_VDSP_DVFS_INDEX_IDLE                                                                 0x7
#define MASK_AP_DVFS_APB_VSP_DVFS_INDEX                                                                       0x7
#define MASK_AP_DVFS_APB_VSP_DVFS_INDEX_IDLE                                                                  0x7
#define MASK_AP_DVFS_APB_DISPC_DVFS_INDEX                                                                     0x7
#define MASK_AP_DVFS_APB_DISPC_DVFS_INDEX_IDLE                                                                0x7
#define MASK_AP_DVFS_APB_DISPC_DVFS_FREQ_UPD_STATE                                                            0xf00
#define MASK_AP_DVFS_APB_VSP_DVFS_FREQ_UPD_STATE                                                              0xf0
#define MASK_AP_DVFS_APB_VDSP_DVFS_FREQ_UPD_STATE                                                             0xf
#define MASK_AP_DVFS_APB_VDSP_GFREE_WAIT_DELAY                                                                0x3ff00000
#define MASK_AP_DVFS_APB_DISPC_GFREE_WAIT_DELAY                                                               0xffc00
#define MASK_AP_DVFS_APB_VSP_GFREE_WAIT_DELAY                                                                 0x3ff
#define MASK_AP_DVFS_APB_DISPC_FREQ_UPD_DELAY_EN                                                              0x20
#define MASK_AP_DVFS_APB_DISPC_FREQ_UPD_HDSK_EN                                                               0x10
#define MASK_AP_DVFS_APB_VSP_FREQ_UPD_DELAY_EN                                                                0x8
#define MASK_AP_DVFS_APB_VSP_FREQ_UPD_HDSK_EN                                                                 0x4
#define MASK_AP_DVFS_APB_VDSP_FREQ_UPD_DELAY_EN                                                               0x2
#define MASK_AP_DVFS_APB_VDSP_FREQ_UPD_HDSK_EN                                                                0x1
#define MASK_AP_DVFS_APB_AP_DISPC_DFS_IDLE_DISABLE                                                            0x4
#define MASK_AP_DVFS_APB_AP_VSP_DFS_IDLE_DISABLE                                                              0x2
#define MASK_AP_DVFS_APB_AP_VDSP_DFS_IDLE_DISABLE                                                             0x1
#define MASK_AP_DVFS_APB_DVFS_RES_REG0                                                                        0xffffffff
#define MASK_AP_DVFS_APB_DVFS_RES_REG1                                                                        0xffffffff
#define MASK_AP_DVFS_APB_DVFS_RES_REG2                                                                        0xffffffff
#define MASK_AP_DVFS_APB_DVFS_RES_REG3                                                                        0xffffffff
#define MASK_AUDCP_DVFS_AHB_AUDCP_DVFS_HOLD                                                                   0x1
#define MASK_AUDCP_DVFS_AHB_AUDCP_DVFS_UP_WINDOW                                                              0xffff0000
#define MASK_AUDCP_DVFS_AHB_AUDCP_DVFS_DOWN_WINDOW                                                            0xffff
#define MASK_AUDCP_DVFS_AHB_AUDCP_DVFS_ACK                                                                    0x100
#define MASK_AUDCP_DVFS_AHB_AUDCP_DVFS_VOLTAGE_SW                                                             0x70
#define MASK_AUDCP_DVFS_AHB_AUDCP_CURRENT_VOLTAGE_SW                                                          0xe
#define MASK_AUDCP_DVFS_AHB_AUDCP_DVFS_REQ_SW                                                                 0x1
#define MASK_AUDCP_DVFS_AHB_REG_DSP_FREQ_UPD_EN_BYP                                                           0x1
#define MASK_AUDCP_DVFS_AHB_CGM_AUDCP_DVFS_FORCE_EN                                                           0x2
#define MASK_AUDCP_DVFS_AHB_CGM_AUDCP_DVFS_AUTO_GATE_SEL                                                      0x1
#define MASK_AUDCP_DVFS_AHB_AUDCP_CURRENT_VOLTAGE                                                             0x38000
#define MASK_AUDCP_DVFS_AHB_AUDCP_INTERNAL_VOTE_VOLTAGE                                                       0x7
#define MASK_AUDCP_DVFS_AHB_CGM_DSP_CORE_SEL_DVFS                                                             0x1c00
#define MASK_AUDCP_DVFS_AHB_CGM_DSP_CORE_DIV_DVFS                                                             0x300
#define MASK_AUDCP_DVFS_AHB_CGM_DSP_AXI_DIV_DVFS                                                              0xc0
#define MASK_AUDCP_DVFS_AHB_CGM_DSP_AHB_DIV_DVFS                                                              0x38
#define MASK_AUDCP_DVFS_AHB_CGM_DSP_APB_DIV_DVFS                                                              0x7
#define MASK_AUDCP_DVFS_AHB_AUDCP_SYS_DVFS_BUSY                                                               0x80000
#define MASK_AUDCP_DVFS_AHB_AUDCP_DVFS_WINDOW_CNT                                                             0x7fff8
#define MASK_AUDCP_DVFS_AHB_AUDCP_DVFS_STATE                                                                  0x7
#define MASK_AUDCP_DVFS_AHB_DSP_VOL_INDEX0                                                                    0xe000
#define MASK_AUDCP_DVFS_AHB_CGM_DSP_APB_DIV_INDEX0                                                            0x1c00
#define MASK_AUDCP_DVFS_AHB_CGM_DSP_AHB_DIV_INDEX0                                                            0x380
#define MASK_AUDCP_DVFS_AHB_CGM_DSP_AXI_DIV_INDEX0                                                            0x60
#define MASK_AUDCP_DVFS_AHB_CGM_DSP_CORE_DIV_INDEX0                                                           0x18
#define MASK_AUDCP_DVFS_AHB_CGM_DSP_CORE_SEL_INDEX0                                                           0x7
#define MASK_AUDCP_DVFS_AHB_DSP_VOL_INDEX1                                                                    0xe000
#define MASK_AUDCP_DVFS_AHB_CGM_DSP_APB_DIV_INDEX1                                                            0x1c00
#define MASK_AUDCP_DVFS_AHB_CGM_DSP_AHB_DIV_INDEX1                                                            0x380
#define MASK_AUDCP_DVFS_AHB_CGM_DSP_AXI_DIV_INDEX1                                                            0x60
#define MASK_AUDCP_DVFS_AHB_CGM_DSP_CORE_DIV_INDEX1                                                           0x18
#define MASK_AUDCP_DVFS_AHB_CGM_DSP_CORE_SEL_INDEX1                                                           0x7
#define MASK_AUDCP_DVFS_AHB_DSP_VOL_INDEX2                                                                    0xe000
#define MASK_AUDCP_DVFS_AHB_CGM_DSP_APB_DIV_INDEX2                                                            0x1c00
#define MASK_AUDCP_DVFS_AHB_CGM_DSP_AHB_DIV_INDEX2                                                            0x380
#define MASK_AUDCP_DVFS_AHB_CGM_DSP_AXI_DIV_INDEX2                                                            0x60
#define MASK_AUDCP_DVFS_AHB_CGM_DSP_CORE_DIV_INDEX2                                                           0x18
#define MASK_AUDCP_DVFS_AHB_CGM_DSP_CORE_SEL_INDEX2                                                           0x7
#define MASK_AUDCP_DVFS_AHB_DSP_VOL_INDEX3                                                                    0xe000
#define MASK_AUDCP_DVFS_AHB_CGM_DSP_APB_DIV_INDEX3                                                            0x1c00
#define MASK_AUDCP_DVFS_AHB_CGM_DSP_AHB_DIV_INDEX3                                                            0x380
#define MASK_AUDCP_DVFS_AHB_CGM_DSP_AXI_DIV_INDEX3                                                            0x60
#define MASK_AUDCP_DVFS_AHB_CGM_DSP_CORE_DIV_INDEX3                                                           0x18
#define MASK_AUDCP_DVFS_AHB_CGM_DSP_CORE_SEL_INDEX3                                                           0x7
#define MASK_AUDCP_DVFS_AHB_DSP_VOL_INDEX4                                                                    0xe000
#define MASK_AUDCP_DVFS_AHB_CGM_DSP_APB_DIV_INDEX4                                                            0x1c00
#define MASK_AUDCP_DVFS_AHB_CGM_DSP_AHB_DIV_INDEX4                                                            0x380
#define MASK_AUDCP_DVFS_AHB_CGM_DSP_AXI_DIV_INDEX4                                                            0x60
#define MASK_AUDCP_DVFS_AHB_CGM_DSP_CORE_DIV_INDEX4                                                           0x18
#define MASK_AUDCP_DVFS_AHB_CGM_DSP_CORE_SEL_INDEX4                                                           0x7
#define MASK_AUDCP_DVFS_AHB_DSP_VOL_INDEX5                                                                    0xe000
#define MASK_AUDCP_DVFS_AHB_CGM_DSP_APB_DIV_INDEX5                                                            0x1c00
#define MASK_AUDCP_DVFS_AHB_CGM_DSP_AHB_DIV_INDEX5                                                            0x380
#define MASK_AUDCP_DVFS_AHB_CGM_DSP_AXI_DIV_INDEX5                                                            0x60
#define MASK_AUDCP_DVFS_AHB_CGM_DSP_CORE_DIV_INDEX5                                                           0x18
#define MASK_AUDCP_DVFS_AHB_CGM_DSP_CORE_SEL_INDEX5                                                           0x7
#define MASK_AUDCP_DVFS_AHB_DSP_VOL_INDEX6                                                                    0xe000
#define MASK_AUDCP_DVFS_AHB_CGM_DSP_APB_DIV_INDEX6                                                            0x1c00
#define MASK_AUDCP_DVFS_AHB_CGM_DSP_AHB_DIV_INDEX6                                                            0x380
#define MASK_AUDCP_DVFS_AHB_CGM_DSP_AXI_DIV_INDEX6                                                            0x60
#define MASK_AUDCP_DVFS_AHB_CGM_DSP_CORE_DIV_INDEX6                                                           0x18
#define MASK_AUDCP_DVFS_AHB_CGM_DSP_CORE_SEL_INDEX6                                                           0x7
#define MASK_AUDCP_DVFS_AHB_DSP_VOL_INDEX7                                                                    0xe000
#define MASK_AUDCP_DVFS_AHB_CGM_DSP_APB_DIV_INDEX7                                                            0x1c00
#define MASK_AUDCP_DVFS_AHB_CGM_DSP_AHB_DIV_INDEX7                                                            0x380
#define MASK_AUDCP_DVFS_AHB_CGM_DSP_AXI_DIV_INDEX7                                                            0x60
#define MASK_AUDCP_DVFS_AHB_CGM_DSP_CORE_DIV_INDEX7                                                           0x18
#define MASK_AUDCP_DVFS_AHB_CGM_DSP_CORE_SEL_INDEX7                                                           0x7
#define MASK_AUDCP_DVFS_AHB_DSP_DVFS_INDEX                                                                    0x7
#define MASK_AUDCP_DVFS_AHB_DSP_DVFS_INDEX_IDLE                                                               0x7
#define MASK_AUDCP_DVFS_AHB_DSP_DVFS_FREQ_UPD_STATE                                                           0xf
#define MASK_AUDCP_DVFS_AHB_DSP_GFREE_WAIT_DELAY                                                              0x3ff
#define MASK_AUDCP_DVFS_AHB_DSP_FREQ_UPD_DELAY_EN                                                             0x2
#define MASK_AUDCP_DVFS_AHB_DSP_FREQ_UPD_HDSK_EN                                                              0x1
#define MASK_AUDCP_DVFS_AHB_AUDCP_DSP_CORE_GRP_DFS_IDLE_DISABLE                                               0x1
#define MASK_AUDCP_DVFS_AHB_DVFS_RES_REG0                                                                     0xffffffff
#define MASK_AUDCP_DVFS_AHB_DVFS_RES_REG1                                                                     0xffffffff
#define MASK_AUDCP_DVFS_AHB_DVFS_RES_REG2                                                                     0xffffffff
#define MASK_AUDCP_DVFS_AHB_DVFS_RES_REG3                                                                     0xffffffff
#define MASK_DBG_APB_BUS_BUSY_TIMER_EN                                                                        0x100
#define MASK_DBG_APB_BUS_BUSY_TIMER_DIVIDER                                                                   0xff
#define MASK_DBG_APB_APCPU_CSSYS_EN                                                                           0x8
#define MASK_DBG_APB_APCPU_APB_TRANS_CSYSREQ                                                                  0x4
#define MASK_DBG_APB_CPWRUPREQ_CDBGPWRUP                                                                      0x2
#define MASK_DBG_APB_DBGCONNECTED                                                                             0x1
#define MASK_DBG_APB_CSYSPWRUPREQ_RCO_EN                                                                      0x8
#define MASK_DBG_APB_CSYSPWRUPREQ_CR5_EN                                                                      0x4
#define MASK_DBG_APB_CSYSPWRUPREQ_AON_CM4_EN                                                                  0x2
#define MASK_DBG_APB_CSYSPWRUPREQ_APCPU_EN                                                                    0x1
#define MASK_DBG_APB_TPIU2SERDES_CGM_EN                                                                       0x20000
#define MASK_DBG_APB_U_SYS_AON_CSSYS_EN_REG                                                                   0x10000
#define MASK_DBG_APB_APCPU_DAP_EN_REG                                                                         0x8000
#define MASK_DBG_APB_CROSS_TRIGGER_EN                                                                         0x4000
#define MASK_DBG_APB_APCPU_MTX_SOFT_RST                                                                       0x2000
#define MASK_DBG_APB_APCPU_AB_SOFT_RST                                                                        0x1000
#define MASK_DBG_APB_APCPU_APB_TRANS_BLKR_BYPASS                                                              0x800
#define MASK_DBG_APB_APCPU_CORINTH_DEBUG_EN_FOR_LP                                                            0x400
#define MASK_DBG_APB_AUTO_REG_SAVE_SEL                                                                        0x200
#define MASK_DBG_APB_AUTO_REG_SAVE_SOFT_TRIG                                                                  0x100
#define MASK_DBG_APB_AUTO_REG_SAVE_EN                                                                         0x80
#define MASK_DBG_APB_CSSYS_SOFT_RST_EN                                                                        0x40
#define MASK_DBG_APB_AON_MTX_SOFT_RST_EN                                                                      0x20
#define MASK_DBG_APB_DAP_SOFT_RST_EN                                                                          0x10
#define MASK_DBG_APB_APCPU_CSSYS_EN_REG                                                                       0x8
#define MASK_DBG_APB_APCPU_DBG_CONNECTED_SW                                                                   0x4
#define MASK_DBG_APB_APCPU_DBG_CONNECTED_CTRL                                                                 0x3
#define MASK_DBG_APB_STM_SOFT_RESET                                                                           0x1
#define MASK_DBG_APB_AON_APB_CLK_RCO_SEL                                                                      0xe00
#define MASK_DBG_APB_CSSYS_CLK_RCO_SEL                                                                        0x1c0
#define MASK_DBG_APB_DAP_CLK_RCO_SEL                                                                          0x38
#define MASK_DBG_APB_AON_APB_CLK_RCO_CTRL_EN_REG                                                              0x4
#define MASK_DBG_APB_CSSYS_CLK_RCO_CTRL_EN_REG                                                                0x2
#define MASK_DBG_APB_DAP_CLK_RCO_CTRL_EN_REG                                                                  0x1
#define MASK_DMC_BIST_APB_BIST_DATA_SIZE                                                                      0x1800
#define MASK_DMC_BIST_APB_BIST_BURST_LENGTH                                                                   0x780
#define MASK_DMC_BIST_APB_BIST_DATA_PATTERN_MODE                                                              0x60
#define MASK_DMC_BIST_APB_BIST_MODE                                                                           0x18
#define MASK_DMC_BIST_APB_BIST_CLEAR                                                                          0x4
#define MASK_DMC_BIST_APB_BIST_START                                                                          0x2
#define MASK_DMC_BIST_APB_BIST_ENABLE                                                                         0x1
#define MASK_DMC_BIST_APB_BIST_TRANS_NUM                                                                      0xffffffff
#define MASK_DMC_BIST_APB_BIST_START_ADDR                                                                     0xffffffff
#define MASK_DMC_BIST_APB_BIST_DATA_MASK                                                                      0xffffffff
#define MASK_DMC_BIST_APB_BIST_SIPI_DATA_00                                                                   0xffffffff
#define MASK_DMC_BIST_APB_BIST_SIPI_DATA_01                                                                   0xffffffff
#define MASK_DMC_BIST_APB_BIST_SIPI_DATA_02                                                                   0xffffffff
#define MASK_DMC_BIST_APB_BIST_SIPI_DATA_03                                                                   0xffffffff
#define MASK_DMC_BIST_APB_BIST_SIPI_DATA_04                                                                   0xffffffff
#define MASK_DMC_BIST_APB_BIST_SIPI_DATA_05                                                                   0xff
#define MASK_DMC_BIST_APB_BIST_SIPI_BIT_PATTERN_0                                                             0xffffffff
#define MASK_DMC_BIST_APB_BIST_SIPI_BIT_PATTERN_1                                                             0xffffffff
#define MASK_DMC_BIST_APB_BIST_DATA_00_PATTERN                                                                0xffffffff
#define MASK_DMC_BIST_APB_BIST_DATA_01_PATTERN                                                                0xffffffff
#define MASK_DMC_BIST_APB_BIST_DATA_02_PATTERN                                                                0xffffffff
#define MASK_DMC_BIST_APB_BIST_DATA_03_PATTERN                                                                0xffffffff
#define MASK_DMC_BIST_APB_BIST_DATA_04_PATTERN                                                                0xffffffff
#define MASK_DMC_BIST_APB_BIST_DATA_05_PATTERN                                                                0xffffffff
#define MASK_DMC_BIST_APB_BIST_DATA_06_PATTERN                                                                0xffffffff
#define MASK_DMC_BIST_APB_BIST_DATA_07_PATTERN                                                                0xffffffff
#define MASK_DMC_BIST_APB_BIST_DATA_08_PATTERN                                                                0xffffffff
#define MASK_DMC_BIST_APB_BIST_DATA_09_PATTERN                                                                0xffffffff
#define MASK_DMC_BIST_APB_BIST_DATA_10_PATTERN                                                                0xffffffff
#define MASK_DMC_BIST_APB_BIST_DATA_11_PATTERN                                                                0xffffffff
#define MASK_DMC_BIST_APB_BIST_DATA_12_PATTERN                                                                0xffffffff
#define MASK_DMC_BIST_APB_BIST_DATA_13_PATTERN                                                                0xffffffff
#define MASK_DMC_BIST_APB_BIST_DATA_14_PATTERN                                                                0xffffffff
#define MASK_DMC_BIST_APB_BIST_DATA_15_PATTERN                                                                0xffffffff
#define MASK_DMC_BIST_APB_BIST_DATA_16_PATTERN                                                                0xffffffff
#define MASK_DMC_BIST_APB_BIST_DATA_17_PATTERN                                                                0xffffffff
#define MASK_DMC_BIST_APB_BIST_DATA_18_PATTERN                                                                0xffffffff
#define MASK_DMC_BIST_APB_BIST_DATA_19_PATTERN                                                                0xffffffff
#define MASK_DMC_BIST_APB_BIST_DATA_20_PATTERN                                                                0xffffffff
#define MASK_DMC_BIST_APB_BIST_DATA_21_PATTERN                                                                0xffffffff
#define MASK_DMC_BIST_APB_BIST_DATA_22_PATTERN                                                                0xffffffff
#define MASK_DMC_BIST_APB_BIST_DATA_23_PATTERN                                                                0xffffffff
#define MASK_DMC_BIST_APB_BIST_DATA_24_PATTERN                                                                0xffffffff
#define MASK_DMC_BIST_APB_BIST_DATA_25_PATTERN                                                                0xffffffff
#define MASK_DMC_BIST_APB_BIST_DATA_26_PATTERN                                                                0xffffffff
#define MASK_DMC_BIST_APB_BIST_DATA_27_PATTERN                                                                0xffffffff
#define MASK_DMC_BIST_APB_BIST_DATA_28_PATTERN                                                                0xffffffff
#define MASK_DMC_BIST_APB_BIST_DATA_29_PATTERN                                                                0xffffffff
#define MASK_DMC_BIST_APB_BIST_DATA_30_PATTERN                                                                0xffffffff
#define MASK_DMC_BIST_APB_BIST_DATA_31_PATTERN                                                                0xffffffff
#define MASK_DMC_BIST_APB_BIST_FINISH_FLAG                                                                    0x2
#define MASK_DMC_BIST_APB_BIST_FAIL_FLAG                                                                      0x1
#define MASK_DMC_BIST_APB_BIST_FAIL_ADDR                                                                      0xffffffff
#define MASK_DMC_BIST_APB_BIST_FAIL_DATA_0                                                                    0xffffffff
#define MASK_DMC_BIST_APB_BIST_FAIL_DATA_1                                                                    0xffffffff
#define MASK_DMC_BIST_APB_BIST_FAIL_DATA_2                                                                    0xffffffff
#define MASK_DMC_BIST_APB_BIST_FAIL_DATA_3                                                                    0xffffffff
#define MASK_DMC_BIST_APB_LFSR_POLY_NEG                                                                       0xffff0000
#define MASK_DMC_BIST_APB_LFSR_POLY_POS                                                                       0xffff
#define MASK_DMC_BIST_APB_BIST_DATA_LFSR_SEED_L0                                                              0xffffffff
#define MASK_DMC_BIST_APB_BIST_DATA_LFSR_SEED_L1                                                              0xffffffff
#define MASK_DMC_BIST_APB_BIST_DATA_LFSR_SEED_H0                                                              0xffffffff
#define MASK_DMC_BIST_APB_BIST_DATA_LFSR_SEED_H1                                                              0xffffffff
#define MASK_ESE_CLK_CORE_CGM_ESE_SYS_CFG_CGM_ESE_SYS_SEL                                                     0x1
#define MASK_ESE_CLK_CORE_CGM_ESE_SYS_1X_CFG_CGM_ESE_SYS_1X_DIV                                               0x300
#define MASK_ESE_CLK_CORE_CGM_TIMER_CFG_CGM_TIMER_SEL                                                         0x1
#define MASK_ESE_CLK_CORE_CGM_WDG_CFG_CGM_WDG_SEL                                                             0x1
#define MASK_ESE_CLK_CORE_CGM_32K_OUT_CFG_CGM_32K_OUT_SEL                                                     0x1
#define MASK_ESE_CLK_CORE_CGM_26M_ESE_CFG_CGM_26M_ESE_SEL                                                     0x1
#define MASK_ESE_CLK_CORE_CGM_SPI_CFG_CGM_SPI_PAD_SEL                                                         0x10000
#define MASK_ESE_CLK_CORE_CGM_SPI_CFG_CGM_SPI_DIV                                                             0x700
#define MASK_ESE_CLK_CORE_CGM_SPI_CFG_CGM_SPI_SEL                                                             0x1
#define MASK_ESE_CLK_CORE_CGM_ESE_SFC_CFG_CGM_ESE_SFC_DIV                                                     0x700
#define MASK_ESE_CLK_CORE_CGM_ESE_SFC_CFG_CGM_ESE_SFC_SEL                                                     0x1
#define MASK_ESE_CLK_CORE_CGM_ESE_SFC_1X_CFG_CGM_ESE_SFC_1X_DIV                                               0x300
#define MASK_ESE_CLK_CORE_CGM_ESE_GPIO_CFG_CGM_ESE_GPIO_DIV                                                   0x700
#define MASK_ESE_CLK_CORE_CGM_ESE_GPIO_CFG_CGM_ESE_GPIO_SEL                                                   0x1
#define MASK_ESE_CLK_CORE_CGM_ESE_I2C0_CFG_CGM_ESE_I2C0_DIV                                                   0x700
#define MASK_ESE_CLK_CORE_CGM_ESE_I2C0_CFG_CGM_ESE_I2C0_SEL                                                   0x1
#define MASK_ESE_CLK_CORE_CGM_ESE_I2C1_CFG_CGM_ESE_I2C1_DIV                                                   0x700
#define MASK_ESE_CLK_CORE_CGM_ESE_I2C1_CFG_CGM_ESE_I2C1_SEL                                                   0x1
#define MASK_ESE_CLK_CORE_CGM_ESE_SWP_CFG_CGM_ESE_SWP_DIV                                                     0x700
#define MASK_ESE_CLK_CORE_CGM_ESE_SWP_CFG_CGM_ESE_SWP_SEL                                                     0x1
#define MASK_ESE_CLK_CORE_CGM_ESE_UART_CFG_CGM_ESE_UART_DIV                                                   0x700
#define MASK_ESE_CLK_CORE_CGM_ESE_UART_CFG_CGM_ESE_UART_SEL                                                   0x1
#define MASK_ESE_CLK_TOP_CGM_ESE_UART_EN                                                                      0x20000
#define MASK_ESE_CLK_TOP_CGM_ESE_SWP_EN                                                                       0x10000
#define MASK_ESE_CLK_TOP_CGM_ESE_I2C1_EN                                                                      0x8000
#define MASK_ESE_CLK_TOP_CGM_ESE_I2C0_EN                                                                      0x4000
#define MASK_ESE_CLK_TOP_CGM_ESE_GPIO_EN                                                                      0x2000
#define MASK_ESE_CLK_TOP_CGM_ESE_SFC_1X_EN                                                                    0x1000
#define MASK_ESE_CLK_TOP_CGM_ESE_SFC_EN                                                                       0x800
#define MASK_ESE_CLK_TOP_CGM_ESE_SPI_EN                                                                       0x400
#define MASK_ESE_CLK_TOP_CGM_ESE_26M_EN                                                                       0x200
#define MASK_ESE_CLK_TOP_CGM_ESE_32K_OUT_EN                                                                   0x100
#define MASK_ESE_CLK_TOP_CGM_ESE_WDG_EN                                                                       0x80
#define MASK_ESE_CLK_TOP_CGM_ESE_TMR3_EN                                                                      0x40
#define MASK_ESE_CLK_TOP_CGM_ESE_TMR2_EN                                                                      0x20
#define MASK_ESE_CLK_TOP_CGM_ESE_TMR1_EN                                                                      0x10
#define MASK_ESE_CLK_TOP_CGM_ESE_TMR0_EN                                                                      0x8
#define MASK_ESE_CLK_TOP_CGM_ESE_SYS_1X_EN                                                                    0x2
#define MASK_ESE_CLK_TOP_CGM_ESE_SYS_EN                                                                       0x1
#define MASK_ESE_CLK_TOP_CGM_ESE_SYS_1X_DIV                                                                   0x3
#define MASK_ESE_CLK_TOP_CGM_ESE_SYS_DIV                                                                      0x7
#define MASK_ESE_CLK_TOP_CGM_SPI_PAD_SEL                                                                      0x10
#define MASK_ESE_CLK_TOP_CGM_ESE_SPI_DIV                                                                      0x7
#define MASK_ESE_CLK_TOP_CGM_RATIO_ESE_SYS_1X_CUR                                                             0x2
#define MASK_ESE_CLK_TOP_CGM_RATIO_ESE_SYS_1X_ADV                                                             0x1
#define MASK_ESE_CLK_TOP_CGM_BUSY_26M                                                                         0x4
#define MASK_ESE_CLK_TOP_CGM_BUSY_128M                                                                        0x2
#define MASK_ESE_CLK_TOP_CGM_BUSY_32K                                                                         0x1
#define MASK_ESE_CLK_TOP_ESE_SYS_RCO_PLL_FLAG                                                                 0x1
#define MASK_ESE_CLK_TOP_CGM_ESE_SFC_DIV                                                                      0x7
#define MASK_ESE_CLK_TOP_CGM_ESE_SFC_1X_DIV                                                                   0x3
#define MASK_ESE_CLK_TOP_CGM_ESE_GPIO_DIV                                                                     0x7
#define MASK_ESE_CLK_TOP_CGM_ESE_I2C0_DIV                                                                     0x7
#define MASK_ESE_CLK_TOP_CGM_ESE_I2C1_DIV                                                                     0x7
#define MASK_ESE_CLK_TOP_CGM_ESE_SWP_DIV                                                                      0x7
#define MASK_ESE_CLK_TOP_CGM_ESE_UART_DIV                                                                     0x7
#define MASK_ESE_CLK_TOP_CGM_RATIO_ESE_SFC_1X_CUR                                                             0x2
#define MASK_ESE_CLK_TOP_CGM_RATIO_ESE_SFC_1X_ADV                                                             0x1
#define MASK_ESE_TOP_AHB_ESE_PUF_SOFT_RST                                                                     0x1000000
#define MASK_ESE_TOP_AHB_ESE_MED_SOFT_RST                                                                     0x800000
#define MASK_ESE_TOP_AHB_ESE_CPURF_CP_SOFT_RST                                                                0x400000
#define MASK_ESE_TOP_AHB_ESE_CPURF_AP_REE_SOFT_RST                                                            0x200000
#define MASK_ESE_TOP_AHB_ESE_CPURF_AP_TEE_SOFT_RST                                                            0x100000
#define MASK_ESE_TOP_AHB_ESE_FDC_SOFT_RST                                                                     0x80000
#define MASK_ESE_TOP_AHB_ESE_SWP_SOFT_RST                                                                     0x40000
#define MASK_ESE_TOP_AHB_ESE_FLASH_CACHE_SOFT_RST                                                             0x20000
#define MASK_ESE_TOP_AHB_ESE_SFI_SOFT_RST                                                                     0x10000
#define MASK_ESE_TOP_AHB_ESE_I2C_TOP1_SOFT_RST                                                                0x8000
#define MASK_ESE_TOP_AHB_ESE_I2C_TOP0_SOFT_RST                                                                0x4000
#define MASK_ESE_TOP_AHB_ESE_CPURF_SOFT_RST                                                                   0x2000
#define MASK_ESE_TOP_AHB_ESE_TMR_SOFT_RST                                                                     0x1000
#define MASK_ESE_TOP_AHB_ESE_EFUSE_SOFT_RST                                                                   0x800
#define MASK_ESE_TOP_AHB_ESE_CE_SOFT_RST                                                                      0x400
#define MASK_ESE_TOP_AHB_ESE_TMR3_SOFT_RST                                                                    0x200
#define MASK_ESE_TOP_AHB_ESE_TMR2_SOFT_RST                                                                    0x100
#define MASK_ESE_TOP_AHB_ESE_TMR1_SOFT_RST                                                                    0x80
#define MASK_ESE_TOP_AHB_ESE_TMR0_SOFT_RST                                                                    0x40
#define MASK_ESE_TOP_AHB_ESE_SFC_SOFT_RST                                                                     0x20
#define MASK_ESE_TOP_AHB_ESE_SPI_SOFT_RST                                                                     0x10
#define MASK_ESE_TOP_AHB_ESE_INTC_SOFT_RST                                                                    0x8
#define MASK_ESE_TOP_AHB_ESE_GPIO_SOFT_RST                                                                    0x4
#define MASK_ESE_TOP_AHB_ESE_WDG_SOFT_RST                                                                     0x2
#define MASK_ESE_TOP_AHB_ESE_UART_EB                                                                          0x4000000
#define MASK_ESE_TOP_AHB_ESE_MED_EB                                                                           0x2000000
#define MASK_ESE_TOP_AHB_ESE_PUF_EB                                                                           0x1000000
#define MASK_ESE_TOP_AHB_ESE_FDC_EB                                                                           0x800000
#define MASK_ESE_TOP_AHB_ESE_CLKTOP_EB                                                                        0x400000
#define MASK_ESE_TOP_AHB_ESE_TOP_EB                                                                           0x200000
#define MASK_ESE_TOP_AHB_ESE_WDG_RTC_EB                                                                       0x100000
#define MASK_ESE_TOP_AHB_ESE_ARCH_RTC_EB                                                                      0x80000
#define MASK_ESE_TOP_AHB_ESE_SWP_EB                                                                           0x40000
#define MASK_ESE_TOP_AHB_ESE_FLASH_CACHE_EB                                                                   0x20000
#define MASK_ESE_TOP_AHB_ESE_SFI_EB                                                                           0x10000
#define MASK_ESE_TOP_AHB_ESE_I2C_TOP1_EB                                                                      0x8000
#define MASK_ESE_TOP_AHB_ESE_I2C_TOP0_EB                                                                      0x4000
#define MASK_ESE_TOP_AHB_ESE_CPURF_EB                                                                         0x2000
#define MASK_ESE_TOP_AHB_ESE_TMR_EB                                                                           0x1000
#define MASK_ESE_TOP_AHB_ESE_EFUSE_EB                                                                         0x800
#define MASK_ESE_TOP_AHB_ESE_CE_EB                                                                            0x400
#define MASK_ESE_TOP_AHB_ESE_TMR3_RTC_EB                                                                      0x200
#define MASK_ESE_TOP_AHB_ESE_TMR2_RTC_EB                                                                      0x100
#define MASK_ESE_TOP_AHB_ESE_TMR1_RTC_EB                                                                      0x80
#define MASK_ESE_TOP_AHB_ESE_TMR0_RTC_EB                                                                      0x40
#define MASK_ESE_TOP_AHB_ESE_SFC_EB                                                                           0x20
#define MASK_ESE_TOP_AHB_ESE_SPI_EB                                                                           0x10
#define MASK_ESE_TOP_AHB_ESE_INTC_EB                                                                          0x8
#define MASK_ESE_TOP_AHB_ESE_GPIO_EB                                                                          0x4
#define MASK_ESE_TOP_AHB_ESE_WDG32_EB                                                                         0x2
#define MASK_ESE_TOP_AHB_CM4_SYS_SOFT_RST                                                                     0x2
#define MASK_ESE_TOP_AHB_CM4_CORE_SOFT_RST                                                                    0x1
#define MASK_ESE_TOP_AHB_CM4_LOCKUP_RST_EN                                                                    0x1
#define MASK_ESE_TOP_AHB_ARM_FRQ_N                                                                            0x2
#define MASK_ESE_TOP_AHB_ARM_IRQ_N                                                                            0x1
#define MASK_ESE_TOP_AHB_ESE_FDC_CLK_DIV                                                                      0x7
#define MASK_ESE_TOP_AHB_ESE_CM4_CFG_CE_SLEEP                                                                 0x10
#define MASK_ESE_TOP_AHB_ESE_CM4_CFG_SYS_SLEEP                                                                0x1
#define MASK_ESE_TOP_AHB_ESE_TRNG_DATA_UPDATE                                                                 0x1
#define MASK_ESE_TOP_AHB_ESE_SYS_AS_SCAN_NUM_CLR                                                              0x10
#define MASK_ESE_TOP_AHB_ESE_SYS_AS_CLK_DIV_SEL                                                               0xf
#define MASK_ESE_TOP_AHB_ESE_SYS_AS_SCAN_NUM                                                                  0xfffffff
#define MASK_ESE_TOP_AHB_FMARK_POLARITY_INV                                                                   0x1
#define MASK_ESE_TOP_AHB_SPI_HREADY_EN                                                                        0x80
#define MASK_ESE_TOP_AHB_SPI_SEL                                                                              0x40
#define MASK_ESE_TOP_AHB_SPI_MODE                                                                             0x30
#define MASK_ESE_TOP_AHB_SPI_HBIT_WIDTH                                                                       0xf
#define MASK_ESE_TOP_AHB_ROM_CLK_FORCE_EN                                                                     0x10
#define MASK_ESE_TOP_AHB_DEBUG_BUSIDLE_STATUS                                                                 0xffffffff
#define MASK_ESE_TOP_AHB_DEBUG_BUS_STATUS                                                                     0xffffffff
#define MASK_ESE_TOP_AHB_EXRESPD_STAT                                                                         0x800
#define MASK_ESE_TOP_AHB_SOFT_CM4_DEBUG_EN                                                                    0x400
#define MASK_ESE_TOP_AHB_SOFT_FPUDIS                                                                          0x200
#define MASK_ESE_TOP_AHB_SOFT_MPUDIS                                                                          0x100
#define MASK_ESE_TOP_AHB_SOFT_TSCLK_CHG                                                                       0x80
#define MASK_ESE_TOP_AHB_SOFT_FIX_MSTTYPE                                                                     0x40
#define MASK_ESE_TOP_AHB_SOFT_DBG_RESTART                                                                     0x20
#define MASK_ESE_TOP_AHB_SOFT_EDBGRQ                                                                          0x10
#define MASK_ESE_TOP_AHB_SOFT_SLEEP_HOLD_REQ_N                                                                0x8
#define MASK_ESE_TOP_AHB_SOFT_EXRESPS                                                                         0x4
#define MASK_ESE_TOP_AHB_SOFT_CGBYPASS                                                                        0x2
#define MASK_ESE_TOP_AHB_SOFT_RSTBYPASS                                                                       0x1
#define MASK_ESE_TOP_AHB_SOFT_STCALIB                                                                         0x7fffffe
#define MASK_ESE_TOP_AHB_SOFT_STCLK                                                                           0x1
#define MASK_ESE_TOP_AHB_SOFT_AUXFAULT                                                                        0xffffffff
#define MASK_ESE_TOP_AHB_GATEHCLK_STAT                                                                        0x40000000
#define MASK_ESE_TOP_AHB_WAKEUP_STAT                                                                          0x20000000
#define MASK_ESE_TOP_AHB_SLEEPHOLDACKN_STAT                                                                   0x10000000
#define MASK_ESE_TOP_AHB_SLEEPINGDEEP_STAT                                                                    0x8000000
#define MASK_ESE_TOP_AHB_SLEEPING_STAT                                                                        0x4000000
#define MASK_ESE_TOP_AHB_LOCKUP_STAT                                                                          0x2000000
#define MASK_ESE_TOP_AHB_DBGRESTARTED_STAT                                                                    0x1000000
#define MASK_ESE_TOP_AHB_HALTED_STAT                                                                          0x800000
#define MASK_ESE_TOP_AHB_BRCHSTAT_STAT                                                                        0x780000
#define MASK_ESE_TOP_AHB_EXREQS_STAT                                                                          0x40000
#define MASK_ESE_TOP_AHB_MEMATTRS_STAT                                                                        0x30000
#define MASK_ESE_TOP_AHB_HMASTLOCKS_STAT                                                                      0x8000
#define MASK_ESE_TOP_AHB_HMASTERS_STAT                                                                        0x6000
#define MASK_ESE_TOP_AHB_HWRITED_STAT                                                                         0x1000
#define MASK_ESE_TOP_AHB_EXREQD_STAT                                                                          0x800
#define MASK_ESE_TOP_AHB_MEMATTRD_STAT                                                                        0x600
#define MASK_ESE_TOP_AHB_HMASTERD_STAT                                                                        0x180
#define MASK_ESE_TOP_AHB_MEMATTRI_STAT                                                                        0x60
#define MASK_ESE_TOP_AHB_SWV_STAT                                                                             0x10
#define MASK_ESE_TOP_AHB_WICENACK_STAT                                                                        0x2
#define MASK_ESE_TOP_AHB_CDBGPWRUPREQ_STAT                                                                    0x1
#define MASK_ESE_TOP_AHB_FPIXC_STAT                                                                           0x20
#define MASK_ESE_TOP_AHB_FPOFC_STAT                                                                           0x10
#define MASK_ESE_TOP_AHB_FPUFC_STAT                                                                           0x8
#define MASK_ESE_TOP_AHB_FPIOC_STAT                                                                           0x4
#define MASK_ESE_TOP_AHB_FPDZC_STAT                                                                           0x2
#define MASK_ESE_TOP_AHB_FPIDC_STAT                                                                           0x1
#define MASK_ESE_TOP_AHB_CURRPRI_STAT                                                                         0xff
#define MASK_ESE_TOP_AHB_CM4_WDG_RST_FLAG                                                                     0x1
#define MASK_ESE_TOP_AHB_ESE_SYS_TOP_RNG_SOFT_RST                                                             0x1
#define MASK_ESE_TOP_AHB_ESE_SFC_PAUSE                                                                        0x2
#define MASK_ESE_TOP_AHB_ESE_SFC_SLEEP_REQ                                                                    0x1
#define MASK_ESE_TOP_AHB_ESE_FLASH_CACHE_BASE_ADDR                                                            0xf0
#define MASK_ESE_TOP_AHB_ESE_FLASH_CACHE_BYPASS                                                               0x1
#define MASK_ESE_TOP_AHB_ESE_FLASH_SEL                                                                        0x1
#define MASK_ESE_TOP_AHB_ESE_I2C_GPIO7_GPIO3_SEL                                                              0xc0000000
#define MASK_ESE_TOP_AHB_ESE_I2C_GPIO6_GPIO2_SEL                                                              0x30000000
#define MASK_ESE_TOP_AHB_ESE_I2C_GPIO5_GPIO1_SEL                                                              0xc000000
#define MASK_ESE_TOP_AHB_ESE_I2C_GPIO4_GPIO0_SEL                                                              0x3000000
#define MASK_ESE_TOP_AHB_ESE_SPI_I2C_GPIO3_GPIO7_SEL                                                          0xe00000
#define MASK_ESE_TOP_AHB_ESE_SPI_I2C_GPIO2_GPIO6_SEL                                                          0x1c0000
#define MASK_ESE_TOP_AHB_ESE_SPI_I2C_GPIO1_GPIO5_SEL                                                          0x38000
#define MASK_ESE_TOP_AHB_ESE_SPI_I2C_GPIO0_GPIO4_SEL                                                          0x7000
#define MASK_ESE_TOP_AHB_ESE_SWP_GPIO0_I2C_GPIO6_SEL                                                          0xe00
#define MASK_ESE_TOP_AHB_ESE_GPIO1_SPI_I2C_GPIO7_SEL                                                          0x1c0
#define MASK_ESE_TOP_AHB_ESE_SPI_I2C_GPIO2_SEL                                                                0x30
#define MASK_ESE_TOP_AHB_ESE_SPI_I2C_GPIO3_SEL                                                                0xc
#define MASK_ESE_TOP_AHB_ESE_SPI_I2C_GPIO4_SEL                                                                0x3
#define MASK_ESE_TOP_AHB_ESE_GPIO7_SHARE_WITH_AP_EN                                                           0x800
#define MASK_ESE_TOP_AHB_ESE_GPIO6_SHARE_WITH_AP_EN                                                           0x400
#define MASK_ESE_TOP_AHB_ESE_GPIO5_SHARE_WITH_AP_EN                                                           0x200
#define MASK_ESE_TOP_AHB_ESE_GPIO4_SHARE_WITH_AP_EN                                                           0x100
#define MASK_ESE_TOP_AHB_ESE_GPIO3_SHARE_WITH_AP_EN                                                           0x80
#define MASK_ESE_TOP_AHB_ESE_GPIO2_SHARE_WITH_AP_EN                                                           0x40
#define MASK_ESE_TOP_AHB_ESE_GPIO1_SHARE_WITH_AP_EN                                                           0x20
#define MASK_ESE_TOP_AHB_ESE_GPIO0_SHARE_WITH_AP_EN                                                           0x10
#define MASK_ESE_TOP_AHB_ESE_I2C1_SHARE_WITH_AP_EN                                                            0x4
#define MASK_ESE_TOP_AHB_ESE_I2C0_SHARE_WITH_AP_EN                                                            0x2
#define MASK_ESE_TOP_AHB_ESE_SPI_SHARE_WITH_AP_EN                                                             0x1
#define MASK_ESE_TOP_AHB_SWP_BG_RBIAS_MODE                                                                    0x40
#define MASK_ESE_TOP_AHB_SWP_BG_PD                                                                            0x20
#define MASK_ESE_TOP_AHB_SWP_BG_ITRIM                                                                         0x1e
#define MASK_ESE_TOP_AHB_SWP_BG_TEST_EN                                                                       0x1
#define MASK_ESE_TOP_AHB_ESE_SYS_SPI_RAM_INT_EN                                                               0x20000000
#define MASK_ESE_TOP_AHB_ESE_SYS_CPURF_INT_EN                                                                 0x10000000
#define MASK_ESE_TOP_AHB_ESE_SYS_CE_RAM_INT_EN                                                                0x8000000
#define MASK_ESE_TOP_AHB_ESE_SYS_CE_SM4_INT_EN                                                                0x4000000
#define MASK_ESE_TOP_AHB_ESE_SYS_CE_PKA_INT_EN                                                                0x2000000
#define MASK_ESE_TOP_AHB_ESE_SYS_CE_TDES_INT_EN                                                               0x1000000
#define MASK_ESE_TOP_AHB_ESE_SYS_CE_AES_INT_EN                                                                0x800000
#define MASK_ESE_TOP_AHB_ESE_SYS_CE_HASH_INT_EN                                                               0x400000
#define MASK_ESE_TOP_AHB_ESE_SYS_FLASH_CRC_SFC_INT_EN                                                         0x200000
#define MASK_ESE_TOP_AHB_ESE_SYS_FLASH_CRC_CACHE_INT_EN                                                       0x100000
#define MASK_ESE_TOP_AHB_ESE_SYS_FLASH_PARITY_RAM_INT_EN                                                      0x80000
#define MASK_ESE_TOP_AHB_ESE_SYS_AXI_MTS_INT_EN                                                               0x40000
#define MASK_ESE_TOP_AHB_ESE_SYS_AHB_MST0_INT_EN                                                              0x20000
#define MASK_ESE_TOP_AHB_ESE_SYS_AHB_MST1_INT_EN                                                              0x10000
#define MASK_ESE_TOP_AHB_ESE_SYS_AHB_MST2_INT_EN                                                              0x8000
#define MASK_ESE_TOP_AHB_ESE_SYS_AHB_SLV0_INT_EN                                                              0x4000
#define MASK_ESE_TOP_AHB_ESE_SYS_AHB_SLV1_INT_EN                                                              0x2000
#define MASK_ESE_TOP_AHB_ESE_SYS_AHB_SLV2_INT_EN                                                              0x1000
#define MASK_ESE_TOP_AHB_ESE_SYS_AHB_SLV3_INT_EN                                                              0x800
#define MASK_ESE_TOP_AHB_ESE_SYS_IRAM_INT_EN                                                                  0x400
#define MASK_ESE_TOP_AHB_ESE_SYS_IROM_INT_EN                                                                  0x200
#define MASK_ESE_TOP_AHB_ESE_SYS_FDC7_INT_EN                                                                  0x100
#define MASK_ESE_TOP_AHB_ESE_SYS_FDC6_INT_EN                                                                  0x80
#define MASK_ESE_TOP_AHB_ESE_SYS_FDC5_INT_EN                                                                  0x40
#define MASK_ESE_TOP_AHB_ESE_SYS_FDC4_INT_EN                                                                  0x20
#define MASK_ESE_TOP_AHB_ESE_SYS_FDC3_INT_EN                                                                  0x10
#define MASK_ESE_TOP_AHB_ESE_SYS_FDC2_INT_EN                                                                  0x8
#define MASK_ESE_TOP_AHB_ESE_SYS_FDC1_INT_EN                                                                  0x4
#define MASK_ESE_TOP_AHB_ESE_SYS_FDC0_INT_EN                                                                  0x2
#define MASK_ESE_TOP_AHB_ESE_SYS_EFS_ARB_ISTL_INT_EN                                                          0x1
#define MASK_ESE_TOP_AHB_ESE_SYS_SPI_RAM_INT_RAW                                                              0x20000000
#define MASK_ESE_TOP_AHB_ESE_SYS_CPURF_INT_RAW                                                                0x10000000
#define MASK_ESE_TOP_AHB_ESE_SYS_CE_RAM_INT_RAW                                                               0x8000000
#define MASK_ESE_TOP_AHB_ESE_SYS_CE_SM4_INT_RAW                                                               0x4000000
#define MASK_ESE_TOP_AHB_ESE_SYS_CE_PKA_INT_RAW                                                               0x2000000
#define MASK_ESE_TOP_AHB_ESE_SYS_CE_TDES_INT_RAW                                                              0x1000000
#define MASK_ESE_TOP_AHB_ESE_SYS_CE_AES_INT_RAW                                                               0x800000
#define MASK_ESE_TOP_AHB_ESE_SYS_CE_HASH_INT_RAW                                                              0x400000
#define MASK_ESE_TOP_AHB_ESE_SYS_FLASH_CRC_SFC_INT_RAW                                                        0x200000
#define MASK_ESE_TOP_AHB_ESE_SYS_FLASH_CRC_CACHE_INT_RAW                                                      0x100000
#define MASK_ESE_TOP_AHB_ESE_SYS_FLASH_PARITY_RAM_INT_RAW                                                     0x80000
#define MASK_ESE_TOP_AHB_ESE_SYS_AXI_MTS_INT_RAW                                                              0x40000
#define MASK_ESE_TOP_AHB_ESE_SYS_AHB_MST0_INT_RAW                                                             0x20000
#define MASK_ESE_TOP_AHB_ESE_SYS_AHB_MST1_INT_RAW                                                             0x10000
#define MASK_ESE_TOP_AHB_ESE_SYS_AHB_MST2_INT_RAW                                                             0x8000
#define MASK_ESE_TOP_AHB_ESE_SYS_AHB_SLV0_INT_RAW                                                             0x4000
#define MASK_ESE_TOP_AHB_ESE_SYS_AHB_SLV1_INT_RAW                                                             0x2000
#define MASK_ESE_TOP_AHB_ESE_SYS_AHB_SLV2_INT_RAW                                                             0x1000
#define MASK_ESE_TOP_AHB_ESE_SYS_AHB_SLV3_INT_RAW                                                             0x800
#define MASK_ESE_TOP_AHB_ESE_SYS_IRAM_INT_RAW                                                                 0x400
#define MASK_ESE_TOP_AHB_ESE_SYS_IROM_INT_RAW                                                                 0x200
#define MASK_ESE_TOP_AHB_ESE_SYS_FDC7_INT_RAW                                                                 0x100
#define MASK_ESE_TOP_AHB_ESE_SYS_FDC6_INT_RAW                                                                 0x80
#define MASK_ESE_TOP_AHB_ESE_SYS_FDC5_INT_RAW                                                                 0x40
#define MASK_ESE_TOP_AHB_ESE_SYS_FDC4_INT_RAW                                                                 0x20
#define MASK_ESE_TOP_AHB_ESE_SYS_FDC3_INT_RAW                                                                 0x10
#define MASK_ESE_TOP_AHB_ESE_SYS_FDC2_INT_RAW                                                                 0x8
#define MASK_ESE_TOP_AHB_ESE_SYS_FDC1_INT_RAW                                                                 0x4
#define MASK_ESE_TOP_AHB_ESE_SYS_FDC0_INT_RAW                                                                 0x2
#define MASK_ESE_TOP_AHB_ESE_SYS_EFS_ARB_ISTL_INT_RAW                                                         0x1
#define MASK_ESE_TOP_AHB_ESE_SYS_SPI_RAM_INT_MASK                                                             0x20000000
#define MASK_ESE_TOP_AHB_ESE_SYS_CPURF_INT_MASK                                                               0x10000000
#define MASK_ESE_TOP_AHB_ESE_SYS_CE_RAM_INT_MASK                                                              0x8000000
#define MASK_ESE_TOP_AHB_ESE_SYS_CE_SM4_INT_MASK                                                              0x4000000
#define MASK_ESE_TOP_AHB_ESE_SYS_CE_PKA_INT_MASK                                                              0x2000000
#define MASK_ESE_TOP_AHB_ESE_SYS_CE_TDES_INT_MASK                                                             0x1000000
#define MASK_ESE_TOP_AHB_ESE_SYS_CE_AES_INT_MASK                                                              0x800000
#define MASK_ESE_TOP_AHB_ESE_SYS_CE_HASH_INT_MASK                                                             0x400000
#define MASK_ESE_TOP_AHB_ESE_SYS_FLASH_CRC_SFC_INT_MASK                                                       0x200000
#define MASK_ESE_TOP_AHB_ESE_SYS_FLASH_CRC_CACHE_INT_MASK                                                     0x100000
#define MASK_ESE_TOP_AHB_ESE_SYS_FLASH_PARITY_RAM_INT_MASK                                                    0x80000
#define MASK_ESE_TOP_AHB_ESE_SYS_AXI_MTS_INT_MASK                                                             0x40000
#define MASK_ESE_TOP_AHB_ESE_SYS_AHB_MST0_INT_MASK                                                            0x20000
#define MASK_ESE_TOP_AHB_ESE_SYS_AHB_MST1_INT_MASK                                                            0x10000
#define MASK_ESE_TOP_AHB_ESE_SYS_AHB_MST2_INT_MASK                                                            0x8000
#define MASK_ESE_TOP_AHB_ESE_SYS_AHB_SLV0_INT_MASK                                                            0x4000
#define MASK_ESE_TOP_AHB_ESE_SYS_AHB_SLV1_INT_MASK                                                            0x2000
#define MASK_ESE_TOP_AHB_ESE_SYS_AHB_SLV2_INT_MASK                                                            0x1000
#define MASK_ESE_TOP_AHB_ESE_SYS_AHB_SLV3_INT_MASK                                                            0x800
#define MASK_ESE_TOP_AHB_ESE_SYS_IRAM_INT_MASK                                                                0x400
#define MASK_ESE_TOP_AHB_ESE_SYS_IROM_INT_MASK                                                                0x200
#define MASK_ESE_TOP_AHB_ESE_SYS_FDC7_INT_MASK                                                                0x100
#define MASK_ESE_TOP_AHB_ESE_SYS_FDC6_INT_MASK                                                                0x80
#define MASK_ESE_TOP_AHB_ESE_SYS_FDC5_INT_MASK                                                                0x40
#define MASK_ESE_TOP_AHB_ESE_SYS_FDC4_INT_MASK                                                                0x20
#define MASK_ESE_TOP_AHB_ESE_SYS_FDC3_INT_MASK                                                                0x10
#define MASK_ESE_TOP_AHB_ESE_SYS_FDC2_INT_MASK                                                                0x8
#define MASK_ESE_TOP_AHB_ESE_SYS_FDC1_INT_MASK                                                                0x4
#define MASK_ESE_TOP_AHB_ESE_SYS_FDC0_INT_MASK                                                                0x2
#define MASK_ESE_TOP_AHB_ESE_SYS_EFS_ARB_ISTL_INT_MASK                                                        0x1
#define MASK_ESE_TOP_AHB_ESE_SYS_SPI_RAM_INT_CLEAR                                                            0x20000000
#define MASK_ESE_TOP_AHB_ESE_SYS_CPURF_INT_CLEAR                                                              0x10000000
#define MASK_ESE_TOP_AHB_ESE_SYS_CE_RAM_INT_CLEAR                                                             0x8000000
#define MASK_ESE_TOP_AHB_ESE_SYS_CE_SM4_INT_CLEAR                                                             0x4000000
#define MASK_ESE_TOP_AHB_ESE_SYS_CE_PKA_INT_CLEAR                                                             0x2000000
#define MASK_ESE_TOP_AHB_ESE_SYS_CE_TDES_INT_CLEAR                                                            0x1000000
#define MASK_ESE_TOP_AHB_ESE_SYS_CE_AES_INT_CLEAR                                                             0x800000
#define MASK_ESE_TOP_AHB_ESE_SYS_CE_HASH_INT_CLEAR                                                            0x400000
#define MASK_ESE_TOP_AHB_ESE_SYS_FLASH_CRC_SFC_INT_CLEAR                                                      0x200000
#define MASK_ESE_TOP_AHB_ESE_SYS_FLASH_CRC_CACHE_INT_CLEAR                                                    0x100000
#define MASK_ESE_TOP_AHB_ESE_SYS_FLASH_PARITY_RAM_INT_CLEAR                                                   0x80000
#define MASK_ESE_TOP_AHB_ESE_SYS_AXI_MTS_INT_CLEAR                                                            0x40000
#define MASK_ESE_TOP_AHB_ESE_SYS_AHB_MST0_INT_CLEAR                                                           0x20000
#define MASK_ESE_TOP_AHB_ESE_SYS_AHB_MST1_INT_CLEAR                                                           0x10000
#define MASK_ESE_TOP_AHB_ESE_SYS_AHB_MST2_INT_CLEAR                                                           0x8000
#define MASK_ESE_TOP_AHB_ESE_SYS_AHB_SLV0_INT_CLEAR                                                           0x4000
#define MASK_ESE_TOP_AHB_ESE_SYS_AHB_SLV1_INT_CLEAR                                                           0x2000
#define MASK_ESE_TOP_AHB_ESE_SYS_AHB_SLV2_INT_CLEAR                                                           0x1000
#define MASK_ESE_TOP_AHB_ESE_SYS_AHB_SLV3_INT_CLEAR                                                           0x800
#define MASK_ESE_TOP_AHB_ESE_SYS_IRAM_INT_CLEAR                                                               0x400
#define MASK_ESE_TOP_AHB_ESE_SYS_IROM_INT_CLEAR                                                               0x200
#define MASK_ESE_TOP_AHB_ESE_SYS_FDC7_INT_CLEAR                                                               0x100
#define MASK_ESE_TOP_AHB_ESE_SYS_FDC6_INT_CLEAR                                                               0x80
#define MASK_ESE_TOP_AHB_ESE_SYS_FDC5_INT_CLEAR                                                               0x40
#define MASK_ESE_TOP_AHB_ESE_SYS_FDC4_INT_CLEAR                                                               0x20
#define MASK_ESE_TOP_AHB_ESE_SYS_FDC3_INT_CLEAR                                                               0x10
#define MASK_ESE_TOP_AHB_ESE_SYS_FDC2_INT_CLEAR                                                               0x8
#define MASK_ESE_TOP_AHB_ESE_SYS_FDC1_INT_CLEAR                                                               0x4
#define MASK_ESE_TOP_AHB_ESE_SYS_FDC0_INT_CLEAR                                                               0x2
#define MASK_ESE_TOP_AHB_ESE_SYS_EFS_ARB_ISTL_INT_CLEAR                                                       0x1
#define MASK_ESE_TOP_AHB_ESE_SYS_SWP_POWERON_INT_EN                                                           0x1
#define MASK_ESE_TOP_AHB_ESE_SYS_SWP_POWERON_INT_RAW                                                          0x1
#define MASK_ESE_TOP_AHB_ESE_SYS_SWP_POWERON_INT_MASK                                                         0x1
#define MASK_ESE_TOP_AHB_ESE_SYS_SWP_POWERON_INT_CLEAR                                                        0x1
#define MASK_ESE_TOP_AHB_ESE_SYS_SWP_POWEROFF_INT_EN                                                          0x1
#define MASK_ESE_TOP_AHB_ESE_SYS_SWP_POWEROFF_INT_RAW                                                         0x1
#define MASK_ESE_TOP_AHB_ESE_SYS_SWP_POWEROFF_INT_MASK                                                        0x1
#define MASK_ESE_TOP_AHB_ESE_SYS_SWP_POWEROFF_INT_CLEAR                                                       0x1
#define MASK_ESE_TOP_AHB_ESE_SYS_TRNG_DATA_VLD                                                                0x1
#define MASK_ESE_TOP_AHB_ESE_SYS_TRNG_DATA                                                                    0xffffffff
#define MASK_ESE_TOP_AHB_ESE_SYS_AS_INT_EN                                                                    0xff
#define MASK_ESE_TOP_AHB_ESE_SYS_AS_INT_RAW                                                                   0xff
#define MASK_ESE_TOP_AHB_ESE_SYS_AS_INT_MASK                                                                  0xff
#define MASK_ESE_TOP_AHB_ESE_SYS_AS_INT_CLEAR                                                                 0xff
#define MASK_ESE_TOP_AHB_ESE_SYS_CLK_RCO_INT_EN                                                               0x1
#define MASK_ESE_TOP_AHB_ESE_SYS_CLK_RCO_INT_RAW                                                              0x1
#define MASK_ESE_TOP_AHB_ESE_SYS_CLK_RCO_INT_MASK                                                             0x1
#define MASK_ESE_TOP_AHB_ESE_SYS_CLK_RCO_INT_CLEAR                                                            0x1
#define MASK_ESE_TOP_AHB_ESE_SYS_CLK_PLL_INT_EN                                                               0x1
#define MASK_ESE_TOP_AHB_ESE_SYS_CLK_PLL_INT_RAW                                                              0x1
#define MASK_ESE_TOP_AHB_ESE_SYS_CLK_PLL_INT_MASK                                                             0x1
#define MASK_ESE_TOP_AHB_ESE_SYS_CLK_PLL_INT_CLEAR                                                            0x1
#define MASK_ESE_TOP_AHB_ESE_CE_SBOX_INT_EN                                                                   0x200
#define MASK_ESE_TOP_AHB_ESE_CE_SBOX_RNG_INT_EN                                                               0x100
#define MASK_ESE_TOP_AHB_ESE_CM4_FDC7_INT_EN                                                                  0x80
#define MASK_ESE_TOP_AHB_ESE_CM4_FDC6_INT_EN                                                                  0x40
#define MASK_ESE_TOP_AHB_ESE_CM4_FDC5_INT_EN                                                                  0x20
#define MASK_ESE_TOP_AHB_ESE_CM4_FDC4_INT_EN                                                                  0x10
#define MASK_ESE_TOP_AHB_ESE_CM4_FDC3_INT_EN                                                                  0x8
#define MASK_ESE_TOP_AHB_ESE_CM4_FDC2_INT_EN                                                                  0x4
#define MASK_ESE_TOP_AHB_ESE_CM4_FDC1_INT_EN                                                                  0x2
#define MASK_ESE_TOP_AHB_ESE_CM4_FDC0_INT_EN                                                                  0x1
#define MASK_ESE_TOP_AHB_ESE_CE_SBOX_INT_RAW                                                                  0x200
#define MASK_ESE_TOP_AHB_ESE_CE_SBOX_RNG_INT_RAW                                                              0x100
#define MASK_ESE_TOP_AHB_ESE_CM4_FDC7_INT_RAW                                                                 0x80
#define MASK_ESE_TOP_AHB_ESE_CM4_FDC6_INT_RAW                                                                 0x40
#define MASK_ESE_TOP_AHB_ESE_CM4_FDC5_INT_RAW                                                                 0x20
#define MASK_ESE_TOP_AHB_ESE_CM4_FDC4_INT_RAW                                                                 0x10
#define MASK_ESE_TOP_AHB_ESE_CM4_FDC3_INT_RAW                                                                 0x8
#define MASK_ESE_TOP_AHB_ESE_CM4_FDC2_INT_RAW                                                                 0x4
#define MASK_ESE_TOP_AHB_ESE_CM4_FDC1_INT_RAW                                                                 0x2
#define MASK_ESE_TOP_AHB_ESE_CM4_FDC0_INT_RAW                                                                 0x1
#define MASK_ESE_TOP_AHB_ESE_CE_SBOX_INT_MASK                                                                 0x200
#define MASK_ESE_TOP_AHB_ESE_CE_SBOX_RNG_INT_MASK                                                             0x100
#define MASK_ESE_TOP_AHB_ESE_CM4_FDC7_INT_MASK                                                                0x80
#define MASK_ESE_TOP_AHB_ESE_CM4_FDC6_INT_MASK                                                                0x40
#define MASK_ESE_TOP_AHB_ESE_CM4_FDC5_INT_MASK                                                                0x20
#define MASK_ESE_TOP_AHB_ESE_CM4_FDC4_INT_MASK                                                                0x10
#define MASK_ESE_TOP_AHB_ESE_CM4_FDC3_INT_MASK                                                                0x8
#define MASK_ESE_TOP_AHB_ESE_CM4_FDC2_INT_MASK                                                                0x4
#define MASK_ESE_TOP_AHB_ESE_CM4_FDC1_INT_MASK                                                                0x2
#define MASK_ESE_TOP_AHB_ESE_CM4_FDC0_INT_MASK                                                                0x1
#define MASK_ESE_TOP_AHB_ESE_CE_SBOX_INT_CLEAR                                                                0x200
#define MASK_ESE_TOP_AHB_ESE_CE_SBOX_RNG_INT_CLEAR                                                            0x100
#define MASK_ESE_TOP_AHB_ESE_CM4_FDC7_INT_CLEAR                                                               0x80
#define MASK_ESE_TOP_AHB_ESE_CM4_FDC6_INT_CLEAR                                                               0x40
#define MASK_ESE_TOP_AHB_ESE_CM4_FDC5_INT_CLEAR                                                               0x20
#define MASK_ESE_TOP_AHB_ESE_CM4_FDC4_INT_CLEAR                                                               0x10
#define MASK_ESE_TOP_AHB_ESE_CM4_FDC3_INT_CLEAR                                                               0x8
#define MASK_ESE_TOP_AHB_ESE_CM4_FDC2_INT_CLEAR                                                               0x4
#define MASK_ESE_TOP_AHB_ESE_CM4_FDC1_INT_CLEAR                                                               0x2
#define MASK_ESE_TOP_AHB_ESE_CM4_FDC0_INT_CLEAR                                                               0x1
#define MASK_ESE_TOP_AHB_ESE_SYS_SFI_BUSY                                                                     0x1
#define MASK_ESE_TOP_AHB_ESE_SWP_TO_GPIO_PAD7_SEL                                                             0x2
#define MASK_ESE_TOP_AHB_ESE_SWP_TO_GPIO_PAD6_SEL                                                             0x1
#define MASK_ESE_TOP_AHB_ESE_UART_TO_GPIO_PAD5_SEL                                                            0x8
#define MASK_ESE_TOP_AHB_ESE_UART_TO_GPIO_PAD4_SEL                                                            0x4
#define MASK_ESE_TOP_AHB_ESE_UART_TO_GPIO_PAD3_SEL                                                            0x2
#define MASK_ESE_TOP_AHB_ESE_UART_TO_GPIO_PAD2_SEL                                                            0x1
#define MASK_ESE_TOP_AHB_ESE_MED_KEY_IV_SEL                                                                   0xc0
#define MASK_ESE_TOP_AHB_ESE_SYS_MED_MODE                                                                     0x30
#define MASK_ESE_TOP_AHB_ESE_SYS_MED_SEL                                                                      0x1
#define MASK_ESE_TOP_AHB_ESE_MED_AES_CLR                                                                      0x10
#define MASK_ESE_TOP_AHB_ESE_MED_WRITE_RAM_CLR                                                                0x2
#define MASK_ESE_TOP_AHB_ESE_MED_READ_RAM_CLR                                                                 0x1
#define MASK_ESE_TOP_AHB_ESE_MED_SOFT_CFG_KEY0                                                                0xffffffff
#define MASK_ESE_TOP_AHB_ESE_MED_SOFT_CFG_KEY1                                                                0xffffffff
#define MASK_ESE_TOP_AHB_ESE_MED_SOFT_CFG_KEY2                                                                0xffffffff
#define MASK_ESE_TOP_AHB_ESE_MED_SOFT_CFG_KEY3                                                                0xffffffff
#define MASK_ESE_TOP_AHB_ESE_MED_SOFT_CFG_KEY4                                                                0xffffffff
#define MASK_ESE_TOP_AHB_ESE_MED_SOFT_CFG_KEY5                                                                0xffffffff
#define MASK_ESE_TOP_AHB_ESE_MED_SOFT_CFG_KEY6                                                                0xffffffff
#define MASK_ESE_TOP_AHB_ESE_MED_SOFT_CFG_KEY7                                                                0xffffffff
#define MASK_ESE_TOP_AHB_ESE_MED_DEC_ERROR_INT_RAW                                                            0x8
#define MASK_ESE_TOP_AHB_ESE_MED_DEC_ERROR_INT_MASK                                                           0x4
#define MASK_ESE_TOP_AHB_ESE_MED_DEC_ERROR_INT_CLEAR                                                          0x2
#define MASK_ESE_TOP_AHB_ESE_MED_DEC_ERROR_INT_EN                                                             0x1
#define MASK_ESE_TOP_AHB_ESE_MED_FAIL_TAG_STORE                                                               0xffffffff
#define MASK_ESE_TOP_AHB_ESE_MED_WRITE_DONE_INT_RAW                                                           0x8
#define MASK_ESE_TOP_AHB_ESE_MED_WRITE_DONE_INT_MASK                                                          0x4
#define MASK_ESE_TOP_AHB_ESE_MED_WRITE_DONE_INT_CLEAR                                                         0x2
#define MASK_ESE_TOP_AHB_ESE_MED_WRITE_DONE_INT_EN                                                            0x1
#define MASK_ESE_TOP_AHB_ESE_MED_WORK_BUSY                                                                    0x80000000
#define MASK_ESE_TOP_AHB_ESE_MED_RREADY                                                                       0x40000000
#define MASK_ESE_TOP_AHB_ESE_MED_RVALID                                                                       0x20000000
#define MASK_ESE_TOP_AHB_ESE_MED_ARREADY                                                                      0x10000000
#define MASK_ESE_TOP_AHB_ESE_MED_ARVALID                                                                      0x8000000
#define MASK_ESE_TOP_AHB_ESE_MED_WREADY                                                                       0x4000000
#define MASK_ESE_TOP_AHB_ESE_MED_WVALID                                                                       0x2000000
#define MASK_ESE_TOP_AHB_ESE_MED_AWREADY                                                                      0x1000000
#define MASK_ESE_TOP_AHB_ESE_MED_AWVALID                                                                      0x800000
#define MASK_ESE_TOP_AHB_ESE_MED_ODATA_READY                                                                  0x400000
#define MASK_ESE_TOP_AHB_ESE_MED_MAIN_READY                                                                   0x200000
#define MASK_ESE_TOP_AHB_ESE_MED_WDMA_DATA_FULL                                                               0x100000
#define MASK_ESE_TOP_AHB_ESE_MED_RDMA_DATA_BUF_NUM                                                            0xf8000
#define MASK_ESE_TOP_AHB_ESE_MED_AES_WRITE_BLK                                                                0x7000
#define MASK_ESE_TOP_AHB_ESE_MED_DST_CURRENT_STATE                                                            0x780
#define MASK_ESE_TOP_AHB_ESE_MED_SRC_CURRENT_STATE                                                            0x78
#define MASK_ESE_TOP_AHB_ESE_MED_GEN_CURRENT_STATE                                                            0x7
#define MASK_ESE_TOP_AHB_ESE_MED_AXI_WR_QOS                                                                   0xf0
#define MASK_ESE_TOP_AHB_ESE_MED_AXI_RD_QOS                                                                   0xf
#define MASK_ESE_TOP_AHB_ESE_MED_AXI_ADDR_HI                                                                  0xf
#define MASK_ESE_TOP_AHB_ESE_MED_CIPHER_DEBUG                                                                 0xffffffff
#define MASK_ESE_TOP_AHB_ESE_MED_CTRL_DEBUG2                                                                  0xff800000
#define MASK_ESE_TOP_AHB_ESE_MED_FAIL_TAG_STORE1                                                              0x7fffff
#define MASK_ESE_TOP_AHB_ESE_MED_CTRL_DEBUG3                                                                  0xffffffff
#define MASK_ESE_TOP_AHB_ESE_MED_SOFT_KEY_UPDATE_DONE                                                         0x10
#define MASK_ESE_TOP_AHB_ESE_MED_SOFT_KEY_UPDATE_EN                                                           0x1
#define MASK_ESE_TOP_AHB_ESE_MED_STATUS_SEL                                                                   0xf
#define MASK_ESE_TOP_AHB_ESE_MED_BUS_ERROR_EN                                                                 0x1
#define MASK_ESE_TOP_AHB_ESE_MED_WR_BUSY                                                                      0x4
#define MASK_ESE_TOP_AHB_ESE_MED_RD_BUSY                                                                      0x2
#define MASK_ESE_TOP_AHB_ESE_MED_BUSY                                                                         0x1
#define MASK_ESE_TOP_AHB_ESE_MED_AXI_WR_CACHE                                                                 0xf0
#define MASK_ESE_TOP_AHB_ESE_MED_AXI_RD_CACHE                                                                 0xf
#define MASK_GPU_APB_GPU_DUSTB_SOFT_RST                                                                       0x4
#define MASK_GPU_APB_SYS_SOFT_RST_REQ_CORE                                                                    0x2
#define MASK_GPU_APB_GPU_CORE_SOFT_RST                                                                        0x1
#define MASK_GPU_APB_CGM_GPU_CORE_FDIV_DENOM                                                                  0xf00000
#define MASK_GPU_APB_CGM_GPU_CORE_FDIV_NUM                                                                    0xf0000
#define MASK_GPU_APB_CGM_GPU_CORE_DIV                                                                         0x700
#define MASK_GPU_APB_CGM_GPU_CORE_SEL                                                                         0x70
#define MASK_GPU_APB_CGM_GPU_CORE_EB                                                                          0x1
#define MASK_GPU_APB_CGM_GPU_MEM_FDIV_DENOM                                                                   0xf00000
#define MASK_GPU_APB_CGM_GPU_MEM_FDIV_NUM                                                                     0xf0000
#define MASK_GPU_APB_CGM_GPU_MEM_DIV                                                                          0x700
#define MASK_GPU_APB_CGM_GPU_MEM_SEL                                                                          0x70
#define MASK_GPU_APB_CGM_GPU_MEM_EB                                                                           0x1
#define MASK_GPU_APB_CGM_GPU_SYS_DIV                                                                          0x70
#define MASK_GPU_APB_CGM_GPU_SYS_EB                                                                           0x1
#define MASK_GPU_APB_GPU_QOS_SEL0                                                                             0x10000
#define MASK_GPU_APB_AWQOS_THRESHOLD_GPU0                                                                     0xf000
#define MASK_GPU_APB_ARQOS_THRESHOLD_GPU0                                                                     0xf00
#define MASK_GPU_APB_AWQOS_GPU0                                                                               0xf0
#define MASK_GPU_APB_ARQOS_GPU0                                                                               0xf
#define MASK_GPU_APB_AXI_LP_CTRL_DISABLE0                                                                     0x100000
#define MASK_GPU_APB_LP_EB_AB_W0                                                                              0x10000
#define MASK_GPU_APB_LP_NUM_AB_W0                                                                             0xffff
#define MASK_GPU_APB_LP_EB_M0                                                                                 0x10000
#define MASK_GPU_APB_LP_NUM_M0                                                                                0xffff
#define MASK_GPU_APB_LP_EB_S0                                                                                 0x10000
#define MASK_GPU_APB_LP_NUM_S0                                                                                0xffff
#define MASK_GPU_APB_LP_EB_S1                                                                                 0x10000
#define MASK_GPU_APB_LP_NUM_S1                                                                                0xffff
#define MASK_GPU_APB_RST_SUBSYS0                                                                              0x4
#define MASK_GPU_APB_BRIDGE_TRANS_IDLE0                                                                       0x2
#define MASK_GPU_APB_AXI_DETECTOR_OVERFLOW0                                                                   0x1
#define MASK_GPU_APB_GPU_QOS_SEL1                                                                             0x10000
#define MASK_GPU_APB_AWQOS_THRESHOLD_GPU1                                                                     0xf000
#define MASK_GPU_APB_ARQOS_THRESHOLD_GPU1                                                                     0xf00
#define MASK_GPU_APB_AWQOS_GPU1                                                                               0xf0
#define MASK_GPU_APB_ARQOS_GPU1                                                                               0xf
#define MASK_GPU_APB_AXI_LP_CTRL_DISABLE1                                                                     0x100000
#define MASK_GPU_APB_LP_EB_AB_W1                                                                              0x10000
#define MASK_GPU_APB_LP_NUM_AB_W1                                                                             0xffff
#define MASK_GPU_APB_RST_SUBSYS1                                                                              0x4
#define MASK_GPU_APB_BRIDGE_TRANS_IDLE1                                                                       0x2
#define MASK_GPU_APB_AXI_DETECTOR_OVERFLOW1                                                                   0x1
#define MASK_GPU_APB_CGM_GPU_DVFS_SEL                                                                         0x10
#define MASK_GPU_APB_CGM_GPU_DVFS_EN                                                                          0x1
#define MASK_GPU_DVFS_APB_GPU_DVFS_HOLD                                                                       0x1
#define MASK_GPU_DVFS_APB_GPU_PROACTIVE_ACK_WAIT_WINDOW                                                       0x3ff00000
#define MASK_GPU_DVFS_APB_GPU_TOP_MIN_VOLTAGE                                                                 0x7
#define MASK_GPU_DVFS_APB_GPU_DVFS_ACK                                                                        0x100
#define MASK_GPU_DVFS_APB_GPU_DVFS_VOLTAGE_SW                                                                 0x70
#define MASK_GPU_DVFS_APB_GPU_CURRENT_VOLTAGE_SW                                                              0xe
#define MASK_GPU_DVFS_APB_GPU_DVFS_REQ_SW                                                                     0x1
#define MASK_GPU_DVFS_APB_REG_GPU_CORE_FREQ_UPD_EN_BYP                                                        0x4
#define MASK_GPU_DVFS_APB_REG_GPU_MEM_FREQ_UPD_EN_BYP                                                         0x2
#define MASK_GPU_DVFS_APB_CGM_GPU_DVFS_FORCE_EN                                                               0x2
#define MASK_GPU_DVFS_APB_CGM_GPU_DVFS_AUTO_GATE_SEL                                                          0x1
#define MASK_GPU_DVFS_APB_GPU_CURRENT_VOLTAGE                                                                 0x7000
#define MASK_GPU_DVFS_APB_GPU_INTERNAL_VOTE_VOLTAGE                                                           0x7
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_FDIV_DENOM_DVFS                                                         0x78000000
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_FDIV_NUM_DVFS                                                           0x7800000
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_FDIV_DENOM_DVFS                                                        0x780000
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_FDIV_NUM_DVFS                                                          0x78000
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_SEL_DVFS                                                               0x7000
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_DIV_DVFS                                                               0xe00
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_SEL_DVFS                                                                0x1c0
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_DIV_DVFS                                                                0x38
#define MASK_GPU_DVFS_APB_CGM_GPU_SYS_DIV_DVFS                                                                0x7
#define MASK_GPU_DVFS_APB_GPU_TOP_DVFS_BUSY                                                                   0x80000
#define MASK_GPU_DVFS_APB_GPU_DVFS_WINDOW_CNT                                                                 0x7fff8
#define MASK_GPU_DVFS_APB_GPU_DVFS_STATE                                                                      0x7
#define MASK_GPU_DVFS_APB_GPU_PROACTIVE_DVFS_SEL                                                              0x1
#define MASK_GPU_DVFS_APB_GPU_PRO_DVFS_INT_CLR                                                                0x1
#define MASK_GPU_DVFS_APB_INT_REQ_GPU_PRO_DVFS                                                                0x100
#define MASK_GPU_DVFS_APB_GPU_PRO_DVFS_ERROR                                                                  0xff
#define MASK_GPU_DVFS_APB_GPU_CORE_VOL_INDEX0                                                                 0x1c000
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_FDIV_DENOM_INDEX0                                                      0x3c00
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_FDIV_NUM_INDEX0                                                        0x3c0
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_DIV_INDEX0                                                             0x38
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_SEL_INDEX0                                                             0x7
#define MASK_GPU_DVFS_APB_GPU_CORE_VOL_INDEX1                                                                 0x1c000
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_FDIV_DENOM_INDEX1                                                      0x3c00
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_FDIV_NUM_INDEX1                                                        0x3c0
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_DIV_INDEX1                                                             0x38
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_SEL_INDEX1                                                             0x7
#define MASK_GPU_DVFS_APB_GPU_CORE_VOL_INDEX2                                                                 0x1c000
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_FDIV_DENOM_INDEX2                                                      0x3c00
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_FDIV_NUM_INDEX2                                                        0x3c0
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_DIV_INDEX2                                                             0x38
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_SEL_INDEX2                                                             0x7
#define MASK_GPU_DVFS_APB_GPU_CORE_VOL_INDEX3                                                                 0x1c000
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_FDIV_DENOM_INDEX3                                                      0x3c00
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_FDIV_NUM_INDEX3                                                        0x3c0
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_DIV_INDEX3                                                             0x38
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_SEL_INDEX3                                                             0x7
#define MASK_GPU_DVFS_APB_GPU_CORE_VOL_INDEX4                                                                 0x1c000
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_FDIV_DENOM_INDEX4                                                      0x3c00
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_FDIV_NUM_INDEX4                                                        0x3c0
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_DIV_INDEX4                                                             0x38
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_SEL_INDEX4                                                             0x7
#define MASK_GPU_DVFS_APB_GPU_CORE_VOL_INDEX5                                                                 0x1c000
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_FDIV_DENOM_INDEX5                                                      0x3c00
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_FDIV_NUM_INDEX5                                                        0x3c0
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_DIV_INDEX5                                                             0x38
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_SEL_INDEX5                                                             0x7
#define MASK_GPU_DVFS_APB_GPU_CORE_VOL_INDEX6                                                                 0x1c000
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_FDIV_DENOM_INDEX6                                                      0x3c00
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_FDIV_NUM_INDEX6                                                        0x3c0
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_DIV_INDEX6                                                             0x38
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_SEL_INDEX6                                                             0x7
#define MASK_GPU_DVFS_APB_GPU_CORE_VOL_INDEX7                                                                 0x1c000
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_FDIV_DENOM_INDEX7                                                      0x3c00
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_FDIV_NUM_INDEX7                                                        0x3c0
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_DIV_INDEX7                                                             0x38
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_SEL_INDEX7                                                             0x7
#define MASK_GPU_DVFS_APB_GPU_MEM_VOL_INDEX0                                                                  0xe0000
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_FDIV_DENOM_INDEX0                                                       0x1e000
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_FDIV_NUM_INDEX0                                                         0x1e00
#define MASK_GPU_DVFS_APB_CGM_GPU_SYS_DIV_INDEX0                                                              0x1c0
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_DIV_INDEX0                                                              0x38
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_SEL_INDEX0                                                              0x7
#define MASK_GPU_DVFS_APB_GPU_MEM_VOL_INDEX1                                                                  0xe0000
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_FDIV_DENOM_INDEX1                                                       0x1e000
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_FDIV_NUM_INDEX1                                                         0x1e00
#define MASK_GPU_DVFS_APB_CGM_GPU_SYS_DIV_INDEX1                                                              0x1c0
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_DIV_INDEX1                                                              0x38
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_SEL_INDEX1                                                              0x7
#define MASK_GPU_DVFS_APB_GPU_MEM_VOL_INDEX2                                                                  0xe0000
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_FDIV_DENOM_INDEX2                                                       0x1e000
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_FDIV_NUM_INDEX2                                                         0x1e00
#define MASK_GPU_DVFS_APB_CGM_GPU_SYS_DIV_INDEX2                                                              0x1c0
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_DIV_INDEX2                                                              0x38
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_SEL_INDEX2                                                              0x7
#define MASK_GPU_DVFS_APB_GPU_MEM_VOL_INDEX3                                                                  0xe0000
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_FDIV_DENOM_INDEX3                                                       0x1e000
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_FDIV_NUM_INDEX3                                                         0x1e00
#define MASK_GPU_DVFS_APB_CGM_GPU_SYS_DIV_INDEX3                                                              0x1c0
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_DIV_INDEX3                                                              0x38
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_SEL_INDEX3                                                              0x7
#define MASK_GPU_DVFS_APB_GPU_MEM_VOL_INDEX4                                                                  0xe0000
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_FDIV_DENOM_INDEX4                                                       0x1e000
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_FDIV_NUM_INDEX4                                                         0x1e00
#define MASK_GPU_DVFS_APB_CGM_GPU_SYS_DIV_INDEX4                                                              0x1c0
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_DIV_INDEX4                                                              0x38
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_SEL_INDEX4                                                              0x7
#define MASK_GPU_DVFS_APB_GPU_MEM_VOL_INDEX5                                                                  0xe0000
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_FDIV_DENOM_INDEX5                                                       0x1e000
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_FDIV_NUM_INDEX5                                                         0x1e00
#define MASK_GPU_DVFS_APB_CGM_GPU_SYS_DIV_INDEX5                                                              0x1c0
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_DIV_INDEX5                                                              0x38
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_SEL_INDEX5                                                              0x7
#define MASK_GPU_DVFS_APB_GPU_MEM_VOL_INDEX6                                                                  0xe0000
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_FDIV_DENOM_INDEX6                                                       0x1e000
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_FDIV_NUM_INDEX6                                                         0x1e00
#define MASK_GPU_DVFS_APB_CGM_GPU_SYS_DIV_INDEX6                                                              0x1c0
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_DIV_INDEX6                                                              0x38
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_SEL_INDEX6                                                              0x7
#define MASK_GPU_DVFS_APB_GPU_MEM_VOL_INDEX7                                                                  0xe0000
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_FDIV_DENOM_INDEX7                                                       0x1e000
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_FDIV_NUM_INDEX7                                                         0x1e00
#define MASK_GPU_DVFS_APB_CGM_GPU_SYS_DIV_INDEX7                                                              0x1c0
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_DIV_INDEX7                                                              0x38
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_SEL_INDEX7                                                              0x7
#define MASK_GPU_DVFS_APB_GPU_DVFS_INDEX                                                                      0x7
#define MASK_GPU_DVFS_APB_GPU_CORE_DVFS_INDEX_IDLE                                                            0x7
#define MASK_GPU_DVFS_APB_GPU_MEM_DVFS_INDEX_IDLE                                                             0x7
#define MASK_GPU_DVFS_APB_GPU_MEM_DVFS_FREQ_UPD_STATE                                                         0xf0
#define MASK_GPU_DVFS_APB_GPU_CORE_DVFS_FREQ_UPD_STATE                                                        0xf
#define MASK_GPU_DVFS_APB_GPU_MEM_GFREE_WAIT_DELAY                                                            0xffc00
#define MASK_GPU_DVFS_APB_GPU_CORE_GFREE_WAIT_DELAY                                                           0x3ff
#define MASK_GPU_DVFS_APB_GPU_PRO_DVFS_INT_EN                                                                 0x1
#define MASK_GPU_DVFS_APB_GPU_MEM_FREQ_UPD_DELAY_EN                                                           0x8
#define MASK_GPU_DVFS_APB_GPU_MEM_FREQ_UPD_HDSK_EN                                                            0x4
#define MASK_GPU_DVFS_APB_GPU_CORE_FREQ_UPD_DELAY_EN                                                          0x2
#define MASK_GPU_DVFS_APB_GPU_CORE_FREQ_UPD_HDSK_EN                                                           0x1
#define MASK_GPU_DVFS_APB_DVFS_RES_REG0                                                                       0xffffffff
#define MASK_GPU_DVFS_APB_DVFS_RES_REG1                                                                       0xffffffff
#define MASK_GPU_DVFS_APB_DVFS_RES_REG2                                                                       0xffffffff
#define MASK_GPU_DVFS_APB_DVFS_RES_REG3                                                                       0xffffffff
#define MASK_GPU_DVFS_APB_GPU_DVFS_UP_WINDOW                                                                  0xffff0000
#define MASK_GPU_DVFS_APB_GPU_DVFS_DOWN_WINDOW                                                                0xffff
#define MASK_GPU_DVFS_APB_GPU_MEM_DFS_IDLE_DISABLE                                                            0x2
#define MASK_GPU_DVFS_APB_GPU_CORE_DFS_IDLE_DISABLE                                                           0x1
#define MASK_IPA_AHB_WDG_SOFT_RST                                                                             0x2000
#define MASK_IPA_AHB_TIMER_SOFT_RST                                                                           0x1000
#define MASK_IPA_AHB_UART_SOFT_RST                                                                            0x800
#define MASK_IPA_AHB_INTC_SOFT_RST                                                                            0x400
#define MASK_IPA_AHB_BUSMON_PERF_IPA_TOP_SOFT_RST                                                             0x200
#define MASK_IPA_AHB_BUSMON_PERF_PAM_IPA_SOFT_RST                                                             0x100
#define MASK_IPA_AHB_BUSMON_PERF_PAM_U3_SOFT_RST                                                              0x80
#define MASK_IPA_AHB_PCIE2_SOFT_RST                                                                           0x40
#define MASK_IPA_AHB_PCIE3_SOFT_RST                                                                           0x20
#define MASK_IPA_AHB_IPA_SOFT_RST                                                                             0x10
#define MASK_IPA_AHB_PAM_WIFI_SOFT_RST                                                                        0x8
#define MASK_IPA_AHB_PAM_IPA_SOFT_RST                                                                         0x4
#define MASK_IPA_AHB_PAM_U3_SOFT_RST                                                                          0x2
#define MASK_IPA_AHB_USB_SOFT_RST                                                                             0x1
#define MASK_IPA_AHB_CM4_EB                                                                                   0x20000
#define MASK_IPA_AHB_WDG_EB                                                                                   0x10000
#define MASK_IPA_AHB_TIMER_EB                                                                                 0x8000
#define MASK_IPA_AHB_UART_EB                                                                                  0x4000
#define MASK_IPA_AHB_BUSMON_DEBUG_EB                                                                          0x2000
#define MASK_IPA_AHB_INTC_EB                                                                                  0x1000
#define MASK_IPA_AHB_BUSMON_PERF_IPA_TOP_EB                                                                   0x800
#define MASK_IPA_AHB_BUSMON_PERF_PAM_IPA_EB                                                                   0x400
#define MASK_IPA_AHB_BUSMON_PERF_PAM_U3_EB                                                                    0x200
#define MASK_IPA_AHB_PCIE2_EB                                                                                 0x100
#define MASK_IPA_AHB_PCIE3_EB                                                                                 0x80
#define MASK_IPA_AHB_PAM_WIFI_EB                                                                              0x40
#define MASK_IPA_AHB_PAM_IPA_EB                                                                               0x20
#define MASK_IPA_AHB_PAM_USB_EB                                                                               0x10
#define MASK_IPA_AHB_IPA_EB                                                                                   0x8
#define MASK_IPA_AHB_USB_REF_EB                                                                               0x4
#define MASK_IPA_AHB_USB_SUSPEND_EB                                                                           0x2
#define MASK_IPA_AHB_USB_EB                                                                                   0x1
#define MASK_IPA_AHB_G3_IPA_CTL_PCIE_REG                                                                      0xff00
#define MASK_IPA_AHB_MSI2IPA_SEL                                                                              0x80
#define MASK_IPA_AHB_G3_APP_RAS_DES_SD_HOLD_LTSSM                                                             0x40
#define MASK_IPA_AHB_G3_APP_RAS_DES_TBA_CTRL                                                                  0x30
#define MASK_IPA_AHB_G3_APP_L1_PWR_OFF_EN                                                                     0x8
#define MASK_IPA_AHB_G3_APP_XFER_PENDING                                                                      0x4
#define MASK_IPA_AHB_G3_DBG_TABLE                                                                             0x2
#define MASK_IPA_AHB_G3_DBG_PBA                                                                               0x1
#define MASK_IPA_AHB_G2_IPA_CTL_PCIE_REG                                                                      0xff00
#define MASK_IPA_AHB_G2_APP_RAS_DES_SD_HOLD_LTSSM                                                             0x40
#define MASK_IPA_AHB_G2_APP_RAS_DES_TBA_CTRL                                                                  0x30
#define MASK_IPA_AHB_G2_APP_L1_PWR_OFF_EN                                                                     0x8
#define MASK_IPA_AHB_G2_APP_XFER_PENDING                                                                      0x4
#define MASK_IPA_AHB_G2_DBG_TABLE                                                                             0x2
#define MASK_IPA_AHB_G2_DBG_PBA                                                                               0x1
#define MASK_IPA_AHB_UTMISRP_BVALID_REG                                                                       0x8000
#define MASK_IPA_AHB_OTG_VBUS_VALID_PHYREG                                                                    0x4000
#define MASK_IPA_AHB_OTG_VBUS_VALID_PHYREG_SEL                                                                0x2000
#define MASK_IPA_AHB_XHC_BME                                                                                  0x1000
#define MASK_IPA_AHB_BUS_FILTER_BYPASS                                                                        0xf00
#define MASK_IPA_AHB_PME_EN                                                                                   0x80
#define MASK_IPA_AHB_USB_FLADJ_30MHZ_REG                                                                      0x7e
#define MASK_IPA_AHB_USB_HOST_PORT_POWER_CONTROL_PRESENT                                                      0x1
#define MASK_IPA_AHB_MAIN_M0_PU_NUM                                                                           0xff000000
#define MASK_IPA_AHB_MAIN_M0_LP_EB                                                                            0x10000
#define MASK_IPA_AHB_MAIN_M0_LP_NUM                                                                           0xffff
#define MASK_IPA_AHB_MAIN_M1_PU_NUM                                                                           0xff000000
#define MASK_IPA_AHB_MAIN_M1_LP_EB                                                                            0x10000
#define MASK_IPA_AHB_MAIN_M1_LP_NUM                                                                           0xffff
#define MASK_IPA_AHB_MAIN_M2_PU_NUM                                                                           0xff000000
#define MASK_IPA_AHB_MAIN_M2_LP_EB                                                                            0x10000
#define MASK_IPA_AHB_MAIN_M2_LP_NUM                                                                           0xffff
#define MASK_IPA_AHB_MAIN_M3_PU_NUM                                                                           0xff000000
#define MASK_IPA_AHB_MAIN_M3_LP_EB                                                                            0x10000
#define MASK_IPA_AHB_MAIN_M3_LP_NUM                                                                           0xffff
#define MASK_IPA_AHB_MAIN_M4_PU_NUM                                                                           0xff000000
#define MASK_IPA_AHB_MAIN_M4_LP_EB                                                                            0x10000
#define MASK_IPA_AHB_MAIN_M4_LP_NUM                                                                           0xffff
#define MASK_IPA_AHB_MAIN_M5_PU_NUM                                                                           0xff000000
#define MASK_IPA_AHB_MAIN_M5_LP_EB                                                                            0x10000
#define MASK_IPA_AHB_MAIN_M5_LP_NUM                                                                           0xffff
#define MASK_IPA_AHB_MAIN_M6_PU_NUM                                                                           0xff000000
#define MASK_IPA_AHB_MAIN_M6_LP_EB                                                                            0x10000
#define MASK_IPA_AHB_MAIN_M6_LP_NUM                                                                           0xffff
#define MASK_IPA_AHB_MAIN_M7_PU_NUM                                                                           0xff000000
#define MASK_IPA_AHB_MAIN_M7_LP_EB                                                                            0x10000
#define MASK_IPA_AHB_MAIN_M7_LP_NUM                                                                           0xffff
#define MASK_IPA_AHB_MAIN_PU_NUM                                                                              0xff000000
#define MASK_IPA_AHB_CGM_MATRIX_AUTO_GATE_EN                                                                  0x20000
#define MASK_IPA_AHB_MAIN_LP_EB                                                                               0x10000
#define MASK_IPA_AHB_MAIN_LP_NUM                                                                              0xffff
#define MASK_IPA_AHB_MAIN_S0_PU_NUM                                                                           0xff000000
#define MASK_IPA_AHB_CGM_MTX_S0_AUTO_GATE_EN                                                                  0x20000
#define MASK_IPA_AHB_MAIN_S0_LP_EB                                                                            0x10000
#define MASK_IPA_AHB_MAIN_S0_LP_NUM                                                                           0xffff
#define MASK_IPA_AHB_MAIN_S1_PU_NUM                                                                           0xff000000
#define MASK_IPA_AHB_CGM_MTX_S1_AUTO_GATE_EN                                                                  0x20000
#define MASK_IPA_AHB_MAIN_S1_LP_EB                                                                            0x10000
#define MASK_IPA_AHB_MAIN_S1_LP_NUM                                                                           0xffff
#define MASK_IPA_AHB_MAIN_S2_PU_NUM                                                                           0xff000000
#define MASK_IPA_AHB_CGM_MTX_S2_AUTO_GATE_EN                                                                  0x20000
#define MASK_IPA_AHB_MAIN_S2_LP_EB                                                                            0x10000
#define MASK_IPA_AHB_MAIN_S2_LP_NUM                                                                           0xffff
#define MASK_IPA_AHB_MAIN_S3_PU_NUM                                                                           0xff000000
#define MASK_IPA_AHB_CGM_MTX_S3_AUTO_GATE_EN                                                                  0x20000
#define MASK_IPA_AHB_MAIN_S3_LP_EB                                                                            0x10000
#define MASK_IPA_AHB_MAIN_S3_LP_NUM                                                                           0xffff
#define MASK_IPA_AHB_MAIN_S4_PU_NUM                                                                           0xff000000
#define MASK_IPA_AHB_CGM_MTX_S4_AUTO_GATE_EN                                                                  0x20000
#define MASK_IPA_AHB_MAIN_S4_LP_EB                                                                            0x10000
#define MASK_IPA_AHB_MAIN_S4_LP_NUM                                                                           0xffff
#define MASK_IPA_AHB_MAIN_S5_PU_NUM                                                                           0xff000000
#define MASK_IPA_AHB_CGM_MTX_S5_AUTO_GATE_EN                                                                  0x20000
#define MASK_IPA_AHB_MAIN_S5_LP_EB                                                                            0x10000
#define MASK_IPA_AHB_MAIN_S5_LP_NUM                                                                           0xffff
#define MASK_IPA_AHB_MAIN_S6_PU_NUM                                                                           0xff000000
#define MASK_IPA_AHB_CGM_MTX_S6_AUTO_GATE_EN                                                                  0x20000
#define MASK_IPA_AHB_MAIN_S6_LP_EB                                                                            0x10000
#define MASK_IPA_AHB_MAIN_S6_LP_NUM                                                                           0xffff
#define MASK_IPA_AHB_MAIN_S7_PU_NUM                                                                           0xff000000
#define MASK_IPA_AHB_CGM_MTX_S7_AUTO_GATE_EN                                                                  0x20000
#define MASK_IPA_AHB_MAIN_S7_LP_EB                                                                            0x10000
#define MASK_IPA_AHB_MAIN_S7_LP_NUM                                                                           0xffff
#define MASK_IPA_AHB_MAIN_S8_PU_NUM                                                                           0xff000000
#define MASK_IPA_AHB_CGM_MTX_S8_AUTO_GATE_EN                                                                  0x20000
#define MASK_IPA_AHB_MAIN_S8_LP_EB                                                                            0x10000
#define MASK_IPA_AHB_MAIN_S8_LP_NUM                                                                           0xffff
#define MASK_IPA_AHB_ASYNC_BRG_G2_PU_NUM                                                                      0xff000000
#define MASK_IPA_AHB_ASYNC_BRG_G2_LP_EB                                                                       0x10000
#define MASK_IPA_AHB_ASYNC_BRG_G2_LP_NUM                                                                      0xffff
#define MASK_IPA_AHB_ASYNC_BRG_G3_PU_NUM                                                                      0xff000000
#define MASK_IPA_AHB_ASYNC_BRG_G3_LP_EB                                                                       0x10000
#define MASK_IPA_AHB_ASYNC_BRG_G3_LP_NUM                                                                      0xffff
#define MASK_IPA_AHB_AWQOS_M3                                                                                 0xf0000000
#define MASK_IPA_AHB_ARQOS_M3                                                                                 0xf000000
#define MASK_IPA_AHB_AWQOS_M2                                                                                 0xf00000
#define MASK_IPA_AHB_ARQOS_M2                                                                                 0xf0000
#define MASK_IPA_AHB_AWQOS_M1                                                                                 0xf000
#define MASK_IPA_AHB_ARQOS_M1                                                                                 0xf00
#define MASK_IPA_AHB_AWQOS_M0                                                                                 0xf0
#define MASK_IPA_AHB_ARQOS_M0                                                                                 0xf
#define MASK_IPA_AHB_AWQOS_M7                                                                                 0xf0000000
#define MASK_IPA_AHB_ARQOS_M7                                                                                 0xf000000
#define MASK_IPA_AHB_AWQOS_M6                                                                                 0xf00000
#define MASK_IPA_AHB_ARQOS_M6                                                                                 0xf0000
#define MASK_IPA_AHB_AWQOS_M5                                                                                 0xf000
#define MASK_IPA_AHB_ARQOS_M5                                                                                 0xf00
#define MASK_IPA_AHB_AWQOS_M4                                                                                 0xf0
#define MASK_IPA_AHB_ARQOS_M4                                                                                 0xf
#define MASK_IPA_AHB_APB_AUTO_DPSLP_EN                                                                        0x4000000
#define MASK_IPA_AHB_CM4_AUTO_DPSLP_EN                                                                        0x2000000
#define MASK_IPA_AHB_CM4_AUTO_LTSLP_EN                                                                        0x1000000
#define MASK_IPA_AHB_M8910_LPC_BYPASS                                                                         0x800000
#define MASK_IPA_AHB_PCIE3_AUTO_DPSLP_EN                                                                      0x400000
#define MASK_IPA_AHB_PCIE2_AUTO_DPSLP_EN                                                                      0x200000
#define MASK_IPA_AHB_PCIE3_AUTO_LTSLP_EN                                                                      0x100000
#define MASK_IPA_AHB_PCIE2_AUTO_LTSLP_EN                                                                      0x80000
#define MASK_IPA_AHB_IPA_APB_FRC_OFF                                                                          0x40000
#define MASK_IPA_AHB_IPA_APB_FRC_ON                                                                           0x20000
#define MASK_IPA_AHB_IPA_MTX_FRC_OFF                                                                          0x10000
#define MASK_IPA_AHB_IPA_MTX_FRC_ON                                                                           0x8000
#define MASK_IPA_AHB_IPA_MTX_FREQ_LSLP_DFS_SEL                                                                0x6000
#define MASK_IPA_AHB_IPA_MTX_FREQ_LSLP_DFS_EN                                                                 0x1000
#define MASK_IPA_AHB_IPA_MTX_FREQ_LSLP_DFS_MODE                                                               0x800
#define MASK_IPA_AHB_IPA_MTX_FREQ_DFS_MASTER_HW_EN                                                            0x7fc
#define MASK_IPA_AHB_IPA_MTX_FREQ_DFS_MODE                                                                    0x2
#define MASK_IPA_AHB_AXI_LP_CTRL_DISABLE                                                                      0x1
#define MASK_IPA_AHB_IMTX_M7_AXI_FREQ_ALLOW                                                                   0xf0000000
#define MASK_IPA_AHB_IMTX_M6_AXI_FREQ_ALLOW                                                                   0xf000000
#define MASK_IPA_AHB_IMTX_M5_AXI_FREQ_ALLOW                                                                   0xf00000
#define MASK_IPA_AHB_IMTX_M4_AXI_FREQ_ALLOW                                                                   0xf0000
#define MASK_IPA_AHB_IMTX_M3_AXI_FREQ_ALLOW                                                                   0xf000
#define MASK_IPA_AHB_IMTX_M2_AXI_FREQ_ALLOW                                                                   0xf00
#define MASK_IPA_AHB_IMTX_M1_AXI_FREQ_ALLOW                                                                   0xf0
#define MASK_IPA_AHB_IMTX_M0_AXI_FREQ_ALLOW                                                                   0xf
#define MASK_IPA_AHB_IMTX_M7_AXI_FREQ_LSLP_ALLOW                                                              0xf0000000
#define MASK_IPA_AHB_IMTX_M6_AXI_FREQ_LSLP_ALLOW                                                              0xf000000
#define MASK_IPA_AHB_IMTX_M5_AXI_FREQ_LSLP_ALLOW                                                              0xf00000
#define MASK_IPA_AHB_IMTX_M4_AXI_FREQ_LSLP_ALLOW                                                              0xf0000
#define MASK_IPA_AHB_IMTX_M3_AXI_FREQ_LSLP_ALLOW                                                              0xf000
#define MASK_IPA_AHB_IMTX_M2_AXI_FREQ_LSLP_ALLOW                                                              0xf00
#define MASK_IPA_AHB_IMTX_M1_AXI_FREQ_LSLP_ALLOW                                                              0xf0
#define MASK_IPA_AHB_IMTX_M0_AXI_FREQ_LSLP_ALLOW                                                              0xf
#define MASK_IPA_AHB_IPA_BUS_MONITOR_EN                                                                       0x8000000
#define MASK_IPA_AHB_USB_INT_CM4_EN                                                                           0x4000000
#define MASK_IPA_AHB_CM4_FCLK_ON                                                                              0x2000000
#define MASK_IPA_AHB_BUSMON_DEBUG_SEL                                                                         0x1000000
#define MASK_IPA_AHB_IMTX_M8_AXI_FREQ_LSLP_ALLOW                                                              0xf00000
#define MASK_IPA_AHB_IMTX_M8_AXI_FREQ_ALLOW                                                                   0xf0000
#define MASK_IPA_AHB_AWQOS_THRESHOLD_IPA2                                                                     0xf000
#define MASK_IPA_AHB_ARQOS_THRESHOLD_IPA2                                                                     0xf00
#define MASK_IPA_AHB_AWQOS_THRESHOLD_IPA1                                                                     0xf0
#define MASK_IPA_AHB_ARQOS_THRESHOLD_IPA1                                                                     0xf
#define MASK_IPA_AHB_GEN3_BRIDGE_TRANS_IDLE                                                                   0x8
#define MASK_IPA_AHB_GEN3_AXI_DETECTOR_OVERFLOW                                                               0x4
#define MASK_IPA_AHB_GEN2_BRIDGE_TRANS_IDLE                                                                   0x2
#define MASK_IPA_AHB_GEN2_AXI_DETECTOR_OVERFLOW                                                               0x1
#define MASK_IPA_AHB_AP2IPA_BRIDGE_DEBUG_SIGNAL_R                                                             0xffffffff
#define MASK_IPA_AHB_GEN2_BRIDGE_DEBUG_SIGNAL_W                                                               0xffffffff
#define MASK_IPA_AHB_GEN3_BRIDGE_DEBUG_SIGNAL_W                                                               0xffffffff
#define MASK_IPA_AHB_USB3_DEBUG_0_31                                                                          0xffffffff
#define MASK_IPA_AHB_USB3_DEBUG_32_63                                                                         0xffffffff
#define MASK_IPA_AHB_HOST_CURRENT_BELT                                                                        0x7ff80
#define MASK_IPA_AHB_USB3_CLK_GATE_CTRL                                                                       0x70
#define MASK_IPA_AHB_USB3_HOST_SYSTEM_ERR                                                                     0x8
#define MASK_IPA_AHB_USB3_DEBUG_64_66                                                                         0x7
#define MASK_IPA_AHB_G2_CFG_INT_DISABLE                                                                       0x1000000
#define MASK_IPA_AHB_G2_CFG_PCIE_CAP_INT_MSG_NUM                                                              0xf80000
#define MASK_IPA_AHB_G2_CFG_AER_INT_MSG_NUM                                                                   0x7c000
#define MASK_IPA_AHB_G2_CFG_PWR_IND                                                                           0x3000
#define MASK_IPA_AHB_G2_CFG_ATTEN_IND                                                                         0xc00
#define MASK_IPA_AHB_G2_CFG_PWR_CTRLER_CTRL                                                                   0x200
#define MASK_IPA_AHB_G2_CFG_BUS_MASTER_EN                                                                     0x100
#define MASK_IPA_AHB_G2_PCIE_DBG_SIGNAL                                                                       0xff
#define MASK_IPA_AHB_G3_CFG_INT_DISABLE                                                                       0x1000000
#define MASK_IPA_AHB_G3_CFG_PCIE_CAP_INT_MSG_NUM                                                              0xf80000
#define MASK_IPA_AHB_G3_CFG_AER_INT_MSG_NUM                                                                   0x7c000
#define MASK_IPA_AHB_G3_CFG_PWR_IND                                                                           0x3000
#define MASK_IPA_AHB_G3_CFG_ATTEN_IND                                                                         0xc00
#define MASK_IPA_AHB_G3_CFG_PWR_CTRLER_CTRL                                                                   0x200
#define MASK_IPA_AHB_G3_CFG_BUS_MASTER_EN                                                                     0x100
#define MASK_IPA_AHB_G3_PCIE_DBG_SIGNAL                                                                       0xff
#define MASK_IPA_AHB_CM4_SYS_SOFT_RST                                                                         0x2
#define MASK_IPA_AHB_CM4_CORE_SOFT_RST                                                                        0x1
#define MASK_IPA_AHB_CM4_EXRESPD_STAT                                                                         0x800
#define MASK_IPA_AHB_CM4_SOFT_DEBUG_EN                                                                        0x400
#define MASK_IPA_AHB_CM4_SOFT_FPUDIS                                                                          0x200
#define MASK_IPA_AHB_CM4_SOFT_MPUDIS                                                                          0x100
#define MASK_IPA_AHB_CM4_SOFT_TSCLK_CHG                                                                       0x80
#define MASK_IPA_AHB_CM4_SOFT_FIXMASTERTYPE                                                                   0x40
#define MASK_IPA_AHB_CM4_SOFT_DBGRESTART                                                                      0x20
#define MASK_IPA_AHB_CM4_SOFT_EDBGRQ                                                                          0x10
#define MASK_IPA_AHB_CM4_SOFT_SLEEPHOLDREQ_N                                                                  0x8
#define MASK_IPA_AHB_CM4_SOFT_EXRESPS                                                                         0x4
#define MASK_IPA_AHB_CM4_SOFT_STCALIB                                                                         0x7fffffe
#define MASK_IPA_AHB_CM4_SOFT_STCLK                                                                           0x1
#define MASK_IPA_AHB_CM4_SOFT_AUXFAULT                                                                        0xffffffff
#define MASK_IPA_AHB_CM4_GATEHCLK_STAT                                                                        0x40000000
#define MASK_IPA_AHB_CM4_WAKEUP_STAT                                                                          0x20000000
#define MASK_IPA_AHB_CM4_SLEEPHOLDACKN_STAT                                                                   0x10000000
#define MASK_IPA_AHB_CM4_SLEEPINGDEEP_STAT                                                                    0x8000000
#define MASK_IPA_AHB_CM4_SLEEPING_STAT                                                                        0x4000000
#define MASK_IPA_AHB_CM4_LOCKUP_STAT                                                                          0x2000000
#define MASK_IPA_AHB_CM4_DBGRESTARTED_STAT                                                                    0x1000000
#define MASK_IPA_AHB_CM4_HALTED_STAT                                                                          0x800000
#define MASK_IPA_AHB_CM4_BRCHSTAT_STAT                                                                        0x780000
#define MASK_IPA_AHB_CM4_EXREQS_STAT                                                                          0x40000
#define MASK_IPA_AHB_CM4_MEMATTRS_STAT                                                                        0x30000
#define MASK_IPA_AHB_CM4_HMASTLOCKS_STAT                                                                      0x8000
#define MASK_IPA_AHB_CM4_HMASTERS_STAT                                                                        0x6000
#define MASK_IPA_AHB_CM4_HWRITED_STAT                                                                         0x1000
#define MASK_IPA_AHB_CM4_EXREQD_STAT                                                                          0x800
#define MASK_IPA_AHB_CM4_MEMATTRD_STAT                                                                        0x600
#define MASK_IPA_AHB_CM4_HMASTERD_STAT                                                                        0x180
#define MASK_IPA_AHB_CM4_MEMATTRI_STAT                                                                        0x60
#define MASK_IPA_AHB_CM4_SWV_STAT                                                                             0x10
#define MASK_IPA_AHB_CM4_WICENACK_STAT                                                                        0x2
#define MASK_IPA_AHB_CM4_CDBGPWRUPREQ_STAT                                                                    0x1
#define MASK_IPA_AHB_CM4_CURRPRI_STAT                                                                         0xff
#define MASK_IPA_AHB_RST_CM4_WDG_MUX_SYNC                                                                     0x2
#define MASK_IPA_AHB_CM4_WDG_RST_FLAG                                                                         0x1
#define MASK_IPA_AHB_CM4_ICACHE_BIGEND_SEL                                                                    0x100
#define MASK_IPA_AHB_CM4_ICACHE_BASE_ADDR                                                                     0xf0
#define MASK_IPA_AHB_CM4_ICACHE_BYPASS                                                                        0x1
#define MASK_IPA_AHB_CM4_DCACHE_BIGEND_SEL                                                                    0x100
#define MASK_IPA_AHB_CM4_DCACHE_BASE_ADDR                                                                     0xf0
#define MASK_IPA_AHB_CM4_DCACHE_BYPASS                                                                        0x1
#define MASK_IPA_AHB_CM4I_MAP_DDR_ADDR                                                                        0x3fff0000
#define MASK_IPA_AHB_CM4I_MAP_ORCA_ADDR                                                                       0x3fff
#define MASK_IPA_AHB_CM4D_MAP_DDR_ADDR                                                                        0x3fff0000
#define MASK_IPA_AHB_CM4D_MAP_ORCA_ADDR                                                                       0x3fff
#define MASK_IPA_AHB_CM4S_MAP_DDR_ADDR                                                                        0x3fff0000
#define MASK_IPA_AHB_CM4S_MAP_ORCA_ADDR                                                                       0x3fff
#define MASK_IPA_AHB_IPA_CM4_INT_TO_AP_STATUS                                                                 0xffffffff
#define MASK_IPA_AHB_AP_INT_TO_IPA_CM4_STATUS                                                                 0xffffffff
#define MASK_IPA_AHB_IPA_CM4_INT_TO_AP_EN                                                                     0xffffffff
#define MASK_IPA_AHB_AP_INT_TO_IPA_CM4_EN                                                                     0xffffffff
#define MASK_IPA_CLK_CORE_CGM_IPA_CORE_CFG_CGM_IPA_CORE_SEL                                                   0x3
#define MASK_IPA_CLK_CORE_CGM_IPA_MTX_CFG_CGM_IPA_MTX_DIV                                                     0x300
#define MASK_IPA_CLK_CORE_CGM_IPA_APB_CFG_CGM_IPA_APB_DIV                                                     0x300
#define MASK_IPA_CLK_CORE_CGM_PCIE2_AUX_CFG_CGM_PCIE2_AUX_SEL                                                 0x1
#define MASK_IPA_CLK_CORE_CGM_PCIE3_AUX_CFG_CGM_PCIE3_AUX_SEL                                                 0x1
#define MASK_IPA_CLK_CORE_CGM_USB_REF_CFG_CGM_USB_REF_SEL                                                     0x1
#define MASK_IPA_CLK_CORE_CGM_USB_PIPE_CFG_CGM_USB_PIPE_PAD_SEL                                               0x10000
#define MASK_IPA_CLK_CORE_CGM_USB_UTMI_CFG_CGM_USB_UTMI_PAD_SEL                                               0x10000
#define MASK_IPA_CLK_CORE_CGM_PCIE2_PIPE_CFG_CGM_PCIE2_PIPE_PAD_SEL                                           0x10000
#define MASK_IPA_CLK_CORE_CGM_PCIE3_PIPE_CFG_CGM_PCIE3_PIPE_PAD_SEL                                           0x10000
#define MASK_IPA_CLK_CORE_CGM_IPA_TIMER_CFG_CGM_IPA_TIMER_SEL                                                 0x1
#define MASK_IPA_CLK_CORE_CGM_UART_CFG_CGM_UART_DIV                                                           0x700
#define MASK_IPA_CLK_CORE_CGM_UART_CFG_CGM_UART_SEL                                                           0x1
#define MASK_IPA_CLK_CORE_CGM_TIMER_26M_CFG_CGM_TIMER_26M_SEL                                                 0x1
#define MASK_IPA_CLK_CORE_CGM_32K_OUT_CFG_CGM_32K_OUT_SEL                                                     0x1
#define MASK_LTE_PERI_APB_WCI_EB                                                                              0x4
#define MASK_LTE_PERI_APB_UART1_EB                                                                            0x2
#define MASK_LTE_PERI_APB_UART0_EB                                                                            0x1
#define MASK_LTE_PERI_APB_WCI_SOFT_RST                                                                        0x4
#define MASK_LTE_PERI_APB_UART1_SOFT_RST                                                                      0x2
#define MASK_LTE_PERI_APB_UART0_SOFT_RST                                                                      0x1
#define MASK_LTE_PERI_APB_APB_ARCH_EB                                                                         0x1
#define MASK_MASTER_CTRL_AON_RD_SEC_0_CM4_RD_SEC                                                              0x10000000
#define MASK_MASTER_CTRL_AON_RD_SEC_0_USBOTG_RD_SEC                                                           0x8000000
#define MASK_MASTER_CTRL_AON_RD_SEC_0_PUBCP_AON_RD_SEC                                                        0x4000000
#define MASK_MASTER_CTRL_AON_RD_SEC_0_WTLCP_AON_RD_SEC                                                        0x2000000
#define MASK_MASTER_CTRL_AON_RD_SEC_0_AUDCP_AON_RD_SEC                                                        0x1000000
#define MASK_MASTER_CTRL_AON_RD_SEC_0_PUBCP_DDR_RD_SEC                                                        0xc00000
#define MASK_MASTER_CTRL_AON_RD_SEC_0_WTLCP_DDR_RD_SEC                                                        0x300000
#define MASK_MASTER_CTRL_AON_RD_SEC_0_AUDCP_DDR_RD_SEC                                                        0xc0000
#define MASK_MASTER_CTRL_AON_RD_SEC_0_AI_CAMBRICON_RD_SEC                                                     0x30000
#define MASK_MASTER_CTRL_AON_RD_SEC_0_AI_POWERVR_RD_SEC                                                       0xc000
#define MASK_MASTER_CTRL_AON_RD_SEC_0_DCAM_MM_RD_SEC                                                          0x3000
#define MASK_MASTER_CTRL_AON_RD_SEC_0_ISP_MM_RD_SEC                                                           0xc00
#define MASK_MASTER_CTRL_AON_RD_SEC_0_JPG_MM_RD_SEC                                                           0x300
#define MASK_MASTER_CTRL_AON_RD_SEC_0_CPP_MM_RD_SEC                                                           0xc0
#define MASK_MASTER_CTRL_AON_RD_SEC_0_FD_MM_RD_SEC                                                            0x30
#define MASK_MASTER_CTRL_AON_RD_SEC_0_GPU_RD_SEC                                                              0xc
#define MASK_MASTER_CTRL_AON_RD_SEC_0_ETR_RD_SEC                                                              0x3
#define MASK_MASTER_CTRL_AON_WR_SEC_0_CM4_WR_SEC                                                              0x10000000
#define MASK_MASTER_CTRL_AON_WR_SEC_0_USBOTG_WR_SEC                                                           0x8000000
#define MASK_MASTER_CTRL_AON_WR_SEC_0_PUBCP_AON_WR_SEC                                                        0x4000000
#define MASK_MASTER_CTRL_AON_WR_SEC_0_WTLCP_AON_WR_SEC                                                        0x2000000
#define MASK_MASTER_CTRL_AON_WR_SEC_0_AUDCP_AON_WR_SEC                                                        0x1000000
#define MASK_MASTER_CTRL_AON_WR_SEC_0_PUBCP_DDR_WR_SEC                                                        0xc00000
#define MASK_MASTER_CTRL_AON_WR_SEC_0_WTLCP_DDR_WR_SEC                                                        0x300000
#define MASK_MASTER_CTRL_AON_WR_SEC_0_AUDCP_DDR_WR_SEC                                                        0xc0000
#define MASK_MASTER_CTRL_AON_WR_SEC_0_AI_CAMBRICON_WR_SEC                                                     0x30000
#define MASK_MASTER_CTRL_AON_WR_SEC_0_AI_POWERVR_WR_SEC                                                       0xc000
#define MASK_MASTER_CTRL_AON_WR_SEC_0_DCAM_MM_WR_SEC                                                          0x3000
#define MASK_MASTER_CTRL_AON_WR_SEC_0_ISP_MM_WR_SEC                                                           0xc00
#define MASK_MASTER_CTRL_AON_WR_SEC_0_JPG_MM_WR_SEC                                                           0x300
#define MASK_MASTER_CTRL_AON_WR_SEC_0_CPP_MM_WR_SEC                                                           0xc0
#define MASK_MASTER_CTRL_AON_WR_SEC_0_FD_MM_WR_SEC                                                            0x30
#define MASK_MASTER_CTRL_AON_WR_SEC_0_GPU_WR_SEC                                                              0xc
#define MASK_MASTER_CTRL_AON_WR_SEC_0_ETR_WR_SEC                                                              0x3
#define MASK_MASTER_CTRL_AP_RD_SEC_0_SDIO0_RD_SEC                                                             0x300000
#define MASK_MASTER_CTRL_AP_RD_SEC_0_SDIO1_RD_SEC                                                             0xc0000
#define MASK_MASTER_CTRL_AP_RD_SEC_0_SDIO2_RD_SEC                                                             0x30000
#define MASK_MASTER_CTRL_AP_RD_SEC_0_EMMC_RD_SEC                                                              0xc000
#define MASK_MASTER_CTRL_AP_RD_SEC_0_DPU_RD_SEC                                                               0x3000
#define MASK_MASTER_CTRL_AP_RD_SEC_0_VDSP_EPP_RD_SEC                                                          0xc00
#define MASK_MASTER_CTRL_AP_RD_SEC_0_VDSP_EDP_RD_SEC                                                          0x300
#define MASK_MASTER_CTRL_AP_RD_SEC_0_VDSP_M0_RD_SEC                                                           0xc0
#define MASK_MASTER_CTRL_AP_RD_SEC_0_VDMA_RD_SEC                                                              0x30
#define MASK_MASTER_CTRL_AP_RD_SEC_0_VSP_RD_SEC                                                               0xc
#define MASK_MASTER_CTRL_AP_RD_SEC_0_UFS_RD_SEC                                                               0x3
#define MASK_MASTER_CTRL_AP_WR_SEC_0_SDIO0_WR_SEC                                                             0x300000
#define MASK_MASTER_CTRL_AP_WR_SEC_0_SDIO1_WR_SEC                                                             0xc0000
#define MASK_MASTER_CTRL_AP_WR_SEC_0_SDIO2_WR_SEC                                                             0x30000
#define MASK_MASTER_CTRL_AP_WR_SEC_0_EMMC_WR_SEC                                                              0xc000
#define MASK_MASTER_CTRL_AP_WR_SEC_0_DPU_WR_SEC                                                               0x3000
#define MASK_MASTER_CTRL_AP_WR_SEC_0_VDSP_EPP_WR_SEC                                                          0xc00
#define MASK_MASTER_CTRL_AP_WR_SEC_0_VDSP_EDP_WR_SEC                                                          0x300
#define MASK_MASTER_CTRL_AP_WR_SEC_0_VDSP_M0_WR_SEC                                                           0xc0
#define MASK_MASTER_CTRL_AP_WR_SEC_0_VDMA_WR_SEC                                                              0x30
#define MASK_MASTER_CTRL_AP_WR_SEC_0_VSP_WR_SEC                                                               0xc
#define MASK_MASTER_CTRL_AP_WR_SEC_0_UFS_WR_SEC                                                               0x3
#define MASK_MASTER_CTRL_IPA_RD_SEC_0_PCIE2_RD_SEC                                                            0xc0000
#define MASK_MASTER_CTRL_IPA_RD_SEC_0_PCIE3_RD_SEC                                                            0x30000
#define MASK_MASTER_CTRL_IPA_RD_SEC_0_PAM_U3_RD_SEC                                                           0xc000
#define MASK_MASTER_CTRL_IPA_RD_SEC_0_PAM_IPA_RD_SEC                                                          0x3000
#define MASK_MASTER_CTRL_IPA_RD_SEC_0_PAM0_RD_SEC                                                             0xc00
#define MASK_MASTER_CTRL_IPA_RD_SEC_0_PAM_WIFI_RD_SEC                                                         0x300
#define MASK_MASTER_CTRL_IPA_RD_SEC_0_USB3_RD_SEC                                                             0xc0
#define MASK_MASTER_CTRL_IPA_RD_SEC_0_CM4I_RD_SEC                                                             0x30
#define MASK_MASTER_CTRL_IPA_RD_SEC_0_CM4D_RD_SEC                                                             0xc
#define MASK_MASTER_CTRL_IPA_RD_SEC_0_CM4S_RD_SEC                                                             0x3
#define MASK_MASTER_CTRL_IPA_WR_SEC_0_PCIE2_WR_SEC                                                            0xc0000
#define MASK_MASTER_CTRL_IPA_WR_SEC_0_PCIE3_WR_SEC                                                            0x30000
#define MASK_MASTER_CTRL_IPA_WR_SEC_0_PAM_U3_WR_SEC                                                           0xc000
#define MASK_MASTER_CTRL_IPA_WR_SEC_0_PAM_IPA_WR_SEC                                                          0x3000
#define MASK_MASTER_CTRL_IPA_WR_SEC_0_PAM0_WR_SEC                                                             0xc00
#define MASK_MASTER_CTRL_IPA_WR_SEC_0_PAM_WIFI_WR_SEC                                                         0x300
#define MASK_MASTER_CTRL_IPA_WR_SEC_0_USB3_WR_SEC                                                             0xc0
#define MASK_MASTER_CTRL_IPA_WR_SEC_0_CM4I_WR_SEC                                                             0x30
#define MASK_MASTER_CTRL_IPA_WR_SEC_0_CM4D_WR_SEC                                                             0xc
#define MASK_MASTER_CTRL_IPA_WR_SEC_0_CM4S_WR_SEC                                                             0x3
#define MASK_MEM_FW_AON_PORT0_DEFAULT_R_ADDR_0_PORT0_DEFAULT_R_ADDR_0                                         0x7ff
#define MASK_MEM_FW_AON_PORT0_DEFAULT_W_ADDR_0_PORT0_DEFAULT_W_ADDR_0                                         0x7ff
#define MASK_MEM_FW_AON_CLK_GATE_BYPASS_CLK_GATE_BYPASS                                                       0x1
#define MASK_MEM_FW_AON_PORT_INT_W_EN_PORT_0_W_EN                                                             0x1
#define MASK_MEM_FW_AON_PORT_INT_W_CLR_PORT_0_W_CLR                                                           0x1
#define MASK_MEM_FW_AON_PORT_INT_W_RAW_PORT_0_W_RAW                                                           0x1
#define MASK_MEM_FW_AON_PORT_INT_W_FIN_PORT_0_W_FIN                                                           0x1
#define MASK_MEM_FW_AON_PORT_INT_R_EN_PORT_0_R_EN                                                             0x1
#define MASK_MEM_FW_AON_PORT_INT_R_CLR_PORT_0_R_CLR                                                           0x1
#define MASK_MEM_FW_AON_PORT_INT_R_RAW_PORT_0_R_RAW                                                           0x1
#define MASK_MEM_FW_AON_PORT_INT_R_FIN_PORT_0_R_FIN                                                           0x1
#define MASK_MEM_FW_AON_PORT_0_W_DEBUG_ADDR_W_ADDR_0                                                          0x7ff
#define MASK_MEM_FW_AON_PORT_0_W_DEBUG_ID_W_ID_0                                                              0xff
#define MASK_MEM_FW_AON_PORT_0_R_DEBUG_ADDR_R_ADDR_0                                                          0x7ff
#define MASK_MEM_FW_AON_PORT_0_R_DEBUG_ID_R_ID_0                                                              0xff
#define MASK_MEM_FW_AON_SEG_DEFAULT_FIRST_ADDR_FIRST_ADDR                                                     0xffffffff
#define MASK_MEM_FW_AON_SEG_DEFAULT_LAST_ADDR_LAST_ADDR                                                       0xffffffff
#define MASK_MEM_FW_AON_SEG_DEFAULT_MST_R_ID0_MST_R_ID0                                                       0xffffffff
#define MASK_MEM_FW_AON_SEG_DEFAULT_MST_R_ID1_MST_R_ID1                                                       0xffffffff
#define MASK_MEM_FW_AON_SEG_DEFAULT_MST_R_ID2_MST_R_ID2                                                       0xffffffff
#define MASK_MEM_FW_AON_SEG_DEFAULT_MST_R_ID3_MST_R_ID3                                                       0xffffffff
#define MASK_MEM_FW_AON_SEG_DEFAULT_MST_R_ID4_MST_R_ID4                                                       0xffffffff
#define MASK_MEM_FW_AON_SEG_DEFAULT_MST_R_ID5_MST_R_ID5                                                       0xffffffff
#define MASK_MEM_FW_AON_SEG_DEFAULT_MST_R_ID6_MST_R_ID6                                                       0xffffffff
#define MASK_MEM_FW_AON_SEG_DEFAULT_MST_R_ID7_MST_R_ID7                                                       0xffffffff
#define MASK_MEM_FW_AON_SEG_DEFAULT_MST_W_ID0_MST_W_ID0                                                       0xffffffff
#define MASK_MEM_FW_AON_SEG_DEFAULT_MST_W_ID1_MST_W_ID1                                                       0xffffffff
#define MASK_MEM_FW_AON_SEG_DEFAULT_MST_W_ID2_MST_W_ID2                                                       0xffffffff
#define MASK_MEM_FW_AON_SEG_DEFAULT_MST_W_ID3_MST_W_ID3                                                       0xffffffff
#define MASK_MEM_FW_AON_SEG_DEFAULT_MST_W_ID4_MST_W_ID4                                                       0xffffffff
#define MASK_MEM_FW_AON_SEG_DEFAULT_MST_W_ID5_MST_W_ID5                                                       0xffffffff
#define MASK_MEM_FW_AON_SEG_DEFAULT_MST_W_ID6_MST_W_ID6                                                       0xffffffff
#define MASK_MEM_FW_AON_SEG_DEFAULT_MST_W_ID7_MST_W_ID7                                                       0xffffffff
#define MASK_MEM_FW_AON_SEG_0_FIRST_ADDR_FIRST_ADDR                                                           0xffffffff
#define MASK_MEM_FW_AON_SEG_0_LAST_ADDR_LAST_ADDR                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_0_MST_R_ID0_MST_R_ID0                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_0_MST_R_ID1_MST_R_ID1                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_0_MST_R_ID2_MST_R_ID2                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_0_MST_R_ID3_MST_R_ID3                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_0_MST_R_ID4_MST_R_ID4                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_0_MST_R_ID5_MST_R_ID5                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_0_MST_R_ID6_MST_R_ID6                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_0_MST_R_ID7_MST_R_ID7                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_0_MST_W_ID0_MST_W_ID0                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_0_MST_W_ID1_MST_W_ID1                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_0_MST_W_ID2_MST_W_ID2                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_0_MST_W_ID3_MST_W_ID3                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_0_MST_W_ID4_MST_W_ID4                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_0_MST_W_ID5_MST_W_ID5                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_0_MST_W_ID6_MST_W_ID6                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_0_MST_W_ID7_MST_W_ID7                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_1_FIRST_ADDR_FIRST_ADDR                                                           0xffffffff
#define MASK_MEM_FW_AON_SEG_1_LAST_ADDR_LAST_ADDR                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_1_MST_R_ID0_MST_R_ID0                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_1_MST_R_ID1_MST_R_ID1                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_1_MST_R_ID2_MST_R_ID2                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_1_MST_R_ID3_MST_R_ID3                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_1_MST_R_ID4_MST_R_ID4                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_1_MST_R_ID5_MST_R_ID5                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_1_MST_R_ID6_MST_R_ID6                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_1_MST_R_ID7_MST_R_ID7                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_1_MST_W_ID0_MST_W_ID0                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_1_MST_W_ID1_MST_W_ID1                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_1_MST_W_ID2_MST_W_ID2                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_1_MST_W_ID3_MST_W_ID3                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_1_MST_W_ID4_MST_W_ID4                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_1_MST_W_ID5_MST_W_ID5                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_1_MST_W_ID6_MST_W_ID6                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_1_MST_W_ID7_MST_W_ID7                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_2_FIRST_ADDR_FIRST_ADDR                                                           0xffffffff
#define MASK_MEM_FW_AON_SEG_2_LAST_ADDR_LAST_ADDR                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_2_MST_R_ID0_MST_R_ID0                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_2_MST_R_ID1_MST_R_ID1                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_2_MST_R_ID2_MST_R_ID2                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_2_MST_R_ID3_MST_R_ID3                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_2_MST_R_ID4_MST_R_ID4                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_2_MST_R_ID5_MST_R_ID5                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_2_MST_R_ID6_MST_R_ID6                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_2_MST_R_ID7_MST_R_ID7                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_2_MST_W_ID0_MST_W_ID0                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_2_MST_W_ID1_MST_W_ID1                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_2_MST_W_ID2_MST_W_ID2                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_2_MST_W_ID3_MST_W_ID3                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_2_MST_W_ID4_MST_W_ID4                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_2_MST_W_ID5_MST_W_ID5                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_2_MST_W_ID6_MST_W_ID6                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_2_MST_W_ID7_MST_W_ID7                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_3_FIRST_ADDR_FIRST_ADDR                                                           0xffffffff
#define MASK_MEM_FW_AON_SEG_3_LAST_ADDR_LAST_ADDR                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_3_MST_R_ID0_MST_R_ID0                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_3_MST_R_ID1_MST_R_ID1                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_3_MST_R_ID2_MST_R_ID2                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_3_MST_R_ID3_MST_R_ID3                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_3_MST_R_ID4_MST_R_ID4                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_3_MST_R_ID5_MST_R_ID5                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_3_MST_R_ID6_MST_R_ID6                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_3_MST_R_ID7_MST_R_ID7                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_3_MST_W_ID0_MST_W_ID0                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_3_MST_W_ID1_MST_W_ID1                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_3_MST_W_ID2_MST_W_ID2                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_3_MST_W_ID3_MST_W_ID3                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_3_MST_W_ID4_MST_W_ID4                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_3_MST_W_ID5_MST_W_ID5                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_3_MST_W_ID6_MST_W_ID6                                                             0xffffffff
#define MASK_MEM_FW_AON_SEG_3_MST_W_ID7_MST_W_ID7                                                             0xffffffff
#define MASK_MEM_FW_PUB_PORT0_DEFAULT_R_ADDR_0_PORT0_DEFAULT_R_ADDR_0                                         0x1fffff
#define MASK_MEM_FW_PUB_PORT0_DEFAULT_W_ADDR_0_PORT0_DEFAULT_W_ADDR_0                                         0x1fffff
#define MASK_MEM_FW_PUB_PORT1_DEFAULT_R_ADDR_0_PORT1_DEFAULT_R_ADDR_0                                         0x1fffff
#define MASK_MEM_FW_PUB_PORT1_DEFAULT_W_ADDR_0_PORT1_DEFAULT_W_ADDR_0                                         0x1fffff
#define MASK_MEM_FW_PUB_CLK_GATE_BYPASS_CLK_GATE_BYPASS                                                       0x1
#define MASK_MEM_FW_PUB_PORT_INT_W_EN_PORT_1_W_EN                                                             0x2
#define MASK_MEM_FW_PUB_PORT_INT_W_EN_PORT_0_W_EN                                                             0x1
#define MASK_MEM_FW_PUB_PORT_INT_W_CLR_PORT_1_W_CLR                                                           0x2
#define MASK_MEM_FW_PUB_PORT_INT_W_CLR_PORT_0_W_CLR                                                           0x1
#define MASK_MEM_FW_PUB_PORT_INT_W_RAW_PORT_1_W_RAW                                                           0x2
#define MASK_MEM_FW_PUB_PORT_INT_W_RAW_PORT_0_W_RAW                                                           0x1
#define MASK_MEM_FW_PUB_PORT_INT_W_FIN_PORT_1_W_FIN                                                           0x2
#define MASK_MEM_FW_PUB_PORT_INT_W_FIN_PORT_0_W_FIN                                                           0x1
#define MASK_MEM_FW_PUB_PORT_INT_R_EN_PORT_1_R_EN                                                             0x2
#define MASK_MEM_FW_PUB_PORT_INT_R_EN_PORT_0_R_EN                                                             0x1
#define MASK_MEM_FW_PUB_PORT_INT_R_CLR_PORT_1_R_CLR                                                           0x2
#define MASK_MEM_FW_PUB_PORT_INT_R_CLR_PORT_0_R_CLR                                                           0x1
#define MASK_MEM_FW_PUB_PORT_INT_R_RAW_PORT_1_R_RAW                                                           0x2
#define MASK_MEM_FW_PUB_PORT_INT_R_RAW_PORT_0_R_RAW                                                           0x1
#define MASK_MEM_FW_PUB_PORT_INT_R_FIN_PORT_1_R_FIN                                                           0x2
#define MASK_MEM_FW_PUB_PORT_INT_R_FIN_PORT_0_R_FIN                                                           0x1
#define MASK_MEM_FW_PUB_PORT_0_W_DEBUG_ADDR_W_ADDR_0                                                          0x1fffff
#define MASK_MEM_FW_PUB_PORT_0_W_DEBUG_ID_W_ID_0                                                              0xff
#define MASK_MEM_FW_PUB_PORT_0_R_DEBUG_ADDR_R_ADDR_0                                                          0x1fffff
#define MASK_MEM_FW_PUB_PORT_0_R_DEBUG_ID_R_ID_0                                                              0xff
#define MASK_MEM_FW_PUB_PORT_1_W_DEBUG_ADDR_W_ADDR_1                                                          0x1fffff
#define MASK_MEM_FW_PUB_PORT_1_W_DEBUG_ID_W_ID_1                                                              0xff
#define MASK_MEM_FW_PUB_PORT_1_R_DEBUG_ADDR_R_ADDR_1                                                          0x1fffff
#define MASK_MEM_FW_PUB_PORT_1_R_DEBUG_ID_R_ID_1                                                              0xff
#define MASK_MEM_FW_PUB_SEG_DEFAULT_FIRST_ADDR_FIRST_ADDR                                                     0xffffffff
#define MASK_MEM_FW_PUB_SEG_DEFAULT_LAST_ADDR_LAST_ADDR                                                       0xffffffff
#define MASK_MEM_FW_PUB_SEG_DEFAULT_MST_R_ID0_MST_R_ID0                                                       0xffffffff
#define MASK_MEM_FW_PUB_SEG_DEFAULT_MST_R_ID1_MST_R_ID1                                                       0xffffffff
#define MASK_MEM_FW_PUB_SEG_DEFAULT_MST_R_ID2_MST_R_ID2                                                       0xffffffff
#define MASK_MEM_FW_PUB_SEG_DEFAULT_MST_R_ID3_MST_R_ID3                                                       0xffffffff
#define MASK_MEM_FW_PUB_SEG_DEFAULT_MST_R_ID4_MST_R_ID4                                                       0xffffffff
#define MASK_MEM_FW_PUB_SEG_DEFAULT_MST_R_ID5_MST_R_ID5                                                       0xffffffff
#define MASK_MEM_FW_PUB_SEG_DEFAULT_MST_R_ID6_MST_R_ID6                                                       0xffffffff
#define MASK_MEM_FW_PUB_SEG_DEFAULT_MST_R_ID7_MST_R_ID7                                                       0xffffffff
#define MASK_MEM_FW_PUB_SEG_DEFAULT_MST_W_ID0_MST_W_ID0                                                       0xffffffff
#define MASK_MEM_FW_PUB_SEG_DEFAULT_MST_W_ID1_MST_W_ID1                                                       0xffffffff
#define MASK_MEM_FW_PUB_SEG_DEFAULT_MST_W_ID2_MST_W_ID2                                                       0xffffffff
#define MASK_MEM_FW_PUB_SEG_DEFAULT_MST_W_ID3_MST_W_ID3                                                       0xffffffff
#define MASK_MEM_FW_PUB_SEG_DEFAULT_MST_W_ID4_MST_W_ID4                                                       0xffffffff
#define MASK_MEM_FW_PUB_SEG_DEFAULT_MST_W_ID5_MST_W_ID5                                                       0xffffffff
#define MASK_MEM_FW_PUB_SEG_DEFAULT_MST_W_ID6_MST_W_ID6                                                       0xffffffff
#define MASK_MEM_FW_PUB_SEG_DEFAULT_MST_W_ID7_MST_W_ID7                                                       0xffffffff
#define MASK_MEM_FW_PUB_SEG_0_FIRST_ADDR_FIRST_ADDR                                                           0xffffffff
#define MASK_MEM_FW_PUB_SEG_0_LAST_ADDR_LAST_ADDR                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_0_MST_R_ID0_MST_R_ID0                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_0_MST_R_ID1_MST_R_ID1                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_0_MST_R_ID2_MST_R_ID2                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_0_MST_R_ID3_MST_R_ID3                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_0_MST_R_ID4_MST_R_ID4                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_0_MST_R_ID5_MST_R_ID5                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_0_MST_R_ID6_MST_R_ID6                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_0_MST_R_ID7_MST_R_ID7                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_0_MST_W_ID0_MST_W_ID0                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_0_MST_W_ID1_MST_W_ID1                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_0_MST_W_ID2_MST_W_ID2                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_0_MST_W_ID3_MST_W_ID3                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_0_MST_W_ID4_MST_W_ID4                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_0_MST_W_ID5_MST_W_ID5                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_0_MST_W_ID6_MST_W_ID6                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_0_MST_W_ID7_MST_W_ID7                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_1_FIRST_ADDR_FIRST_ADDR                                                           0xffffffff
#define MASK_MEM_FW_PUB_SEG_1_LAST_ADDR_LAST_ADDR                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_1_MST_R_ID0_MST_R_ID0                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_1_MST_R_ID1_MST_R_ID1                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_1_MST_R_ID2_MST_R_ID2                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_1_MST_R_ID3_MST_R_ID3                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_1_MST_R_ID4_MST_R_ID4                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_1_MST_R_ID5_MST_R_ID5                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_1_MST_R_ID6_MST_R_ID6                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_1_MST_R_ID7_MST_R_ID7                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_1_MST_W_ID0_MST_W_ID0                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_1_MST_W_ID1_MST_W_ID1                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_1_MST_W_ID2_MST_W_ID2                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_1_MST_W_ID3_MST_W_ID3                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_1_MST_W_ID4_MST_W_ID4                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_1_MST_W_ID5_MST_W_ID5                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_1_MST_W_ID6_MST_W_ID6                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_1_MST_W_ID7_MST_W_ID7                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_2_FIRST_ADDR_FIRST_ADDR                                                           0xffffffff
#define MASK_MEM_FW_PUB_SEG_2_LAST_ADDR_LAST_ADDR                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_2_MST_R_ID0_MST_R_ID0                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_2_MST_R_ID1_MST_R_ID1                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_2_MST_R_ID2_MST_R_ID2                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_2_MST_R_ID3_MST_R_ID3                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_2_MST_R_ID4_MST_R_ID4                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_2_MST_R_ID5_MST_R_ID5                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_2_MST_R_ID6_MST_R_ID6                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_2_MST_R_ID7_MST_R_ID7                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_2_MST_W_ID0_MST_W_ID0                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_2_MST_W_ID1_MST_W_ID1                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_2_MST_W_ID2_MST_W_ID2                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_2_MST_W_ID3_MST_W_ID3                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_2_MST_W_ID4_MST_W_ID4                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_2_MST_W_ID5_MST_W_ID5                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_2_MST_W_ID6_MST_W_ID6                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_2_MST_W_ID7_MST_W_ID7                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_3_FIRST_ADDR_FIRST_ADDR                                                           0xffffffff
#define MASK_MEM_FW_PUB_SEG_3_LAST_ADDR_LAST_ADDR                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_3_MST_R_ID0_MST_R_ID0                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_3_MST_R_ID1_MST_R_ID1                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_3_MST_R_ID2_MST_R_ID2                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_3_MST_R_ID3_MST_R_ID3                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_3_MST_R_ID4_MST_R_ID4                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_3_MST_R_ID5_MST_R_ID5                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_3_MST_R_ID6_MST_R_ID6                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_3_MST_R_ID7_MST_R_ID7                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_3_MST_W_ID0_MST_W_ID0                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_3_MST_W_ID1_MST_W_ID1                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_3_MST_W_ID2_MST_W_ID2                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_3_MST_W_ID3_MST_W_ID3                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_3_MST_W_ID4_MST_W_ID4                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_3_MST_W_ID5_MST_W_ID5                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_3_MST_W_ID6_MST_W_ID6                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_3_MST_W_ID7_MST_W_ID7                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_4_FIRST_ADDR_FIRST_ADDR                                                           0xffffffff
#define MASK_MEM_FW_PUB_SEG_4_LAST_ADDR_LAST_ADDR                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_4_MST_R_ID0_MST_R_ID0                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_4_MST_R_ID1_MST_R_ID1                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_4_MST_R_ID2_MST_R_ID2                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_4_MST_R_ID3_MST_R_ID3                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_4_MST_R_ID4_MST_R_ID4                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_4_MST_R_ID5_MST_R_ID5                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_4_MST_R_ID6_MST_R_ID6                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_4_MST_R_ID7_MST_R_ID7                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_4_MST_W_ID0_MST_W_ID0                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_4_MST_W_ID1_MST_W_ID1                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_4_MST_W_ID2_MST_W_ID2                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_4_MST_W_ID3_MST_W_ID3                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_4_MST_W_ID4_MST_W_ID4                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_4_MST_W_ID5_MST_W_ID5                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_4_MST_W_ID6_MST_W_ID6                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_4_MST_W_ID7_MST_W_ID7                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_5_FIRST_ADDR_FIRST_ADDR                                                           0xffffffff
#define MASK_MEM_FW_PUB_SEG_5_LAST_ADDR_LAST_ADDR                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_5_MST_R_ID0_MST_R_ID0                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_5_MST_R_ID1_MST_R_ID1                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_5_MST_R_ID2_MST_R_ID2                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_5_MST_R_ID3_MST_R_ID3                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_5_MST_R_ID4_MST_R_ID4                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_5_MST_R_ID5_MST_R_ID5                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_5_MST_R_ID6_MST_R_ID6                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_5_MST_R_ID7_MST_R_ID7                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_5_MST_W_ID0_MST_W_ID0                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_5_MST_W_ID1_MST_W_ID1                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_5_MST_W_ID2_MST_W_ID2                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_5_MST_W_ID3_MST_W_ID3                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_5_MST_W_ID4_MST_W_ID4                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_5_MST_W_ID5_MST_W_ID5                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_5_MST_W_ID6_MST_W_ID6                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_5_MST_W_ID7_MST_W_ID7                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_6_FIRST_ADDR_FIRST_ADDR                                                           0xffffffff
#define MASK_MEM_FW_PUB_SEG_6_LAST_ADDR_LAST_ADDR                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_6_MST_R_ID0_MST_R_ID0                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_6_MST_R_ID1_MST_R_ID1                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_6_MST_R_ID2_MST_R_ID2                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_6_MST_R_ID3_MST_R_ID3                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_6_MST_R_ID4_MST_R_ID4                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_6_MST_R_ID5_MST_R_ID5                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_6_MST_R_ID6_MST_R_ID6                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_6_MST_R_ID7_MST_R_ID7                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_6_MST_W_ID0_MST_W_ID0                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_6_MST_W_ID1_MST_W_ID1                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_6_MST_W_ID2_MST_W_ID2                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_6_MST_W_ID3_MST_W_ID3                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_6_MST_W_ID4_MST_W_ID4                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_6_MST_W_ID5_MST_W_ID5                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_6_MST_W_ID6_MST_W_ID6                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_6_MST_W_ID7_MST_W_ID7                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_7_FIRST_ADDR_FIRST_ADDR                                                           0xffffffff
#define MASK_MEM_FW_PUB_SEG_7_LAST_ADDR_LAST_ADDR                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_7_MST_R_ID0_MST_R_ID0                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_7_MST_R_ID1_MST_R_ID1                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_7_MST_R_ID2_MST_R_ID2                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_7_MST_R_ID3_MST_R_ID3                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_7_MST_R_ID4_MST_R_ID4                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_7_MST_R_ID5_MST_R_ID5                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_7_MST_R_ID6_MST_R_ID6                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_7_MST_R_ID7_MST_R_ID7                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_7_MST_W_ID0_MST_W_ID0                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_7_MST_W_ID1_MST_W_ID1                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_7_MST_W_ID2_MST_W_ID2                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_7_MST_W_ID3_MST_W_ID3                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_7_MST_W_ID4_MST_W_ID4                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_7_MST_W_ID5_MST_W_ID5                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_7_MST_W_ID6_MST_W_ID6                                                             0xffffffff
#define MASK_MEM_FW_PUB_SEG_7_MST_W_ID7_MST_W_ID7                                                             0xffffffff
#define MASK_MM_AHB_FD_EB                                                                                     0x400
#define MASK_MM_AHB_DVFS_EB                                                                                   0x200
#define MASK_MM_AHB_ISP_AHB_EB                                                                                0x100
#define MASK_MM_AHB_CKG_EB                                                                                    0x80
#define MASK_MM_AHB_CSI0_EB                                                                                   0x40
#define MASK_MM_AHB_CSI1_EB                                                                                   0x20
#define MASK_MM_AHB_CSI2_EB                                                                                   0x10
#define MASK_MM_AHB_ISP_EB                                                                                    0x8
#define MASK_MM_AHB_DCAM_EB                                                                                   0x4
#define MASK_MM_AHB_JPG_EB                                                                                    0x2
#define MASK_MM_AHB_CPP_EB                                                                                    0x1
#define MASK_MM_AHB_FD_SOFT_RST                                                                               0x4000000
#define MASK_MM_AHB_ZZHDR_SOFT_RST                                                                            0x2000000
#define MASK_MM_AHB_DVFS_SOFT_RST                                                                             0x1000000
#define MASK_MM_AHB_DCAM_ALL_SOFT_RST                                                                         0x800000
#define MASK_MM_AHB_ISP_DCAM0_SOFT_RST                                                                        0x400000
#define MASK_MM_AHB_ISP_DCAM1_SOFT_RST                                                                        0x200000
#define MASK_MM_AHB_DCAM_SOFT_RST_MASK                                                                        0x100000
#define MASK_MM_AHB_JPG_SOFT_RST_MASK                                                                         0x80000
#define MASK_MM_AHB_CPP_SOFT_RST_MASK                                                                         0x40000
#define MASK_MM_AHB_MM_MAIN_SOFT_RST                                                                          0x20000
#define MASK_MM_AHB_CPP_SOFT_RST                                                                              0x10000
#define MASK_MM_AHB_CPP_PATH0_SOFT_RST                                                                        0x8000
#define MASK_MM_AHB_CPP_PATH1_SOFT_RST                                                                        0x4000
#define MASK_MM_AHB_CPP_DMA_SOFT_RST                                                                          0x2000
#define MASK_MM_AHB_ISP_AHB_SOFT_RST                                                                          0x1000
#define MASK_MM_AHB_ISP_AXI_SOFT_RST                                                                          0x800
#define MASK_MM_AHB_ISP_SOFT_RST                                                                              0x400
#define MASK_MM_AHB_MIPI_CSI0_SOFT_RST                                                                        0x200
#define MASK_MM_AHB_MIPI_CSI1_SOFT_RST                                                                        0x100
#define MASK_MM_AHB_MIPI_CSI2_SOFT_RST                                                                        0x80
#define MASK_MM_AHB_DCAM_AXIM_SOFT_RST                                                                        0x40
#define MASK_MM_AHB_DCAM0_SOFT_RST                                                                            0x20
#define MASK_MM_AHB_DCAM1_SOFT_RST                                                                            0x10
#define MASK_MM_AHB_DCAM2_SOFT_RST                                                                            0x8
#define MASK_MM_AHB_DCAM_AXI_SOFT_RST                                                                         0x4
#define MASK_MM_AHB_JPG_SOFT_RST                                                                              0x2
#define MASK_MM_AHB_CKG_SOFT_RST                                                                              0x1
#define MASK_MM_AHB_CPHY_CFG_CKG_EN                                                                           0x100
#define MASK_MM_AHB_ISP_AXI_CKG_EN                                                                            0x80
#define MASK_MM_AHB_DCAM_AXI_CKG_EN                                                                           0x40
#define MASK_MM_AHB_MIPI_CSI0_CKG_EN                                                                          0x20
#define MASK_MM_AHB_MIPI_CSI1_CKG_EN                                                                          0x10
#define MASK_MM_AHB_MIPI_CSI2_CKG_EN                                                                          0x8
#define MASK_MM_AHB_SENSOR0_CKG_EN                                                                            0x4
#define MASK_MM_AHB_SENSOR1_CKG_EN                                                                            0x2
#define MASK_MM_AHB_SENSOR2_CKG_EN                                                                            0x1
#define MASK_MM_AHB_AR_QOS_THRESHOLD_MM                                                                       0xf0
#define MASK_MM_AHB_AW_QOS_THRESHOLD_MM                                                                       0xf
#define MASK_MM_AHB_CGM_ISP_AUTO_GATE_SEL                                                                     0x8
#define MASK_MM_AHB_CGM_DCAM_AXI_AUTO_GATE_SEL                                                                0x4
#define MASK_MM_AHB_CGM_MM_MTX_S0_AUTO_GATE_EN                                                                0x2
#define MASK_MM_AHB_MM_LPC_DISABLE                                                                            0x1
#define MASK_MM_AHB_LP_EB_ISP                                                                                 0x10000
#define MASK_MM_AHB_LP_NUM_ISP                                                                                0xffff
#define MASK_MM_AHB_LP_EB_JPG                                                                                 0x10000
#define MASK_MM_AHB_LP_NUM_JPG                                                                                0xffff
#define MASK_MM_AHB_LP_EB_CPP                                                                                 0x10000
#define MASK_MM_AHB_LP_NUM_CPP                                                                                0xffff
#define MASK_MM_AHB_LP_EB_MM_MAIN_MTX_S0                                                                      0x10000
#define MASK_MM_AHB_LP_NUM_MM_MAIN_MTX_S0                                                                     0xffff
#define MASK_MM_AHB_LP_EB_AXI2AHB_M0                                                                          0x10000
#define MASK_MM_AHB_LP_NUM_AXI2AHB_M0                                                                         0xffff
#define MASK_MM_AHB_LP_EB_DCAM_ASYNC_BDG                                                                      0x10000
#define MASK_MM_AHB_LP_NUM_DCAM_ASYNC_BDG                                                                     0xffff
#define MASK_MM_AHB_LP_EB_MTX_ASYNC_BDG                                                                       0x10000
#define MASK_MM_AHB_LP_NUM_MTX_ASYNC_BDG                                                                      0xffff
#define MASK_MM_AHB_MIPI_CSI_DPHY_C2_SEL1                                                                     0x30000000
#define MASK_MM_AHB_ISP_INT_1_MASK                                                                            0x8000000
#define MASK_MM_AHB_ISP_INT_0_MASK                                                                            0x4000000
#define MASK_MM_AHB_DCAM_INT_2_MASK                                                                           0x2000000
#define MASK_MM_AHB_DCAM_INT_1_MASK                                                                           0x1000000
#define MASK_MM_AHB_DCAM_INT_0_MASK                                                                           0x800000
#define MASK_MM_AHB_CGM_DCAM_IF_FDIV_NUM                                                                      0x780000
#define MASK_MM_AHB_CGM_DCAM_IF_FDIV_DENOM                                                                    0x78000
#define MASK_MM_AHB_MIPI_CSI_DPHY_C2_SEL0                                                                     0x7000
#define MASK_MM_AHB_MIPI_CSI_DPHY_C1_SEL1                                                                     0xe00
#define MASK_MM_AHB_MIPI_CSI_DPHY_C1_SEL0                                                                     0x1c0
#define MASK_MM_AHB_MIPI_CSI_DPHY_C0_SEL1                                                                     0x38
#define MASK_MM_AHB_MIPI_CSI_DPHY_C0_SEL0                                                                     0x7
#define MASK_MM_AHB_CSYSACK_SYNC_SEL_DCAM_AS                                                                  0x4
#define MASK_MM_AHB_CACTIVE_SYNC_SEL_DCAM_AS                                                                  0x2
#define MASK_MM_AHB_ISP_BUSY_LSLP_EN                                                                          0x1
#define MASK_MM_AHB_FD_BUSY                                                                                   0x10
#define MASK_MM_AHB_DCAM_BUSY                                                                                 0x8
#define MASK_MM_AHB_ISP_BUSY                                                                                  0x4
#define MASK_MM_AHB_JPG_BUSY                                                                                  0x2
#define MASK_MM_AHB_CPP_BUSY                                                                                  0x1
#define MASK_MM_AHB_AXI_DETECTOR_OVERFLOW_MTX_AS                                                              0x8
#define MASK_MM_AHB_AXI_DETECTOR_OVERFLOW_DCAM_AS                                                             0x4
#define MASK_MM_AHB_BRIDGE_TRANS_IDLE_MTX_AS                                                                  0x2
#define MASK_MM_AHB_BRIDGE_TRANS_IDLE_DCAM_AS                                                                 0x1
#define MASK_MM_AHB_LP_EB_FD                                                                                  0x10000
#define MASK_MM_AHB_LP_NUM_FD                                                                                 0xffff
#define MASK_MM_AHB_PU_NUM_ISP                                                                                0xff000000
#define MASK_MM_AHB_PU_NUM_JPG                                                                                0xff0000
#define MASK_MM_AHB_PU_NUM_CPP                                                                                0xff00
#define MASK_MM_AHB_PU_NUM_MTX_S0                                                                             0xff
#define MASK_MM_AHB_PU_NUM_AXI2AHB_M0                                                                         0xff000000
#define MASK_MM_AHB_PU_NUM_DCAM_AS                                                                            0xff0000
#define MASK_MM_AHB_PU_NUM_MTX_AS                                                                             0xff00
#define MASK_MM_AHB_PU_NUM_FD                                                                                 0xff
#define MASK_MM_CLK_CORE_CGM_MM_AHB_CFG_CGM_MM_AHB_SEL                                                        0x3
#define MASK_MM_CLK_CORE_CGM_MM_MTX_CFG_CGM_MM_MTX_SEL                                                        0x7
#define MASK_MM_CLK_CORE_CGM_SENSOR0_CFG_CGM_SENSOR0_DIV                                                      0x700
#define MASK_MM_CLK_CORE_CGM_SENSOR0_CFG_CGM_SENSOR0_SEL                                                      0x3
#define MASK_MM_CLK_CORE_CGM_SENSOR1_CFG_CGM_SENSOR1_DIV                                                      0x700
#define MASK_MM_CLK_CORE_CGM_SENSOR1_CFG_CGM_SENSOR1_SEL                                                      0x3
#define MASK_MM_CLK_CORE_CGM_SENSOR2_CFG_CGM_SENSOR2_DIV                                                      0x700
#define MASK_MM_CLK_CORE_CGM_SENSOR2_CFG_CGM_SENSOR2_SEL                                                      0x3
#define MASK_MM_CLK_CORE_CGM_CPP_CFG_CGM_CPP_SEL                                                              0x3
#define MASK_MM_CLK_CORE_CGM_JPG_CFG_CGM_JPG_SEL                                                              0x3
#define MASK_MM_CLK_CORE_CGM_FD_CFG_CGM_FD_SEL                                                                0x3
#define MASK_MM_CLK_CORE_CGM_DCAM_IF_CFG_CGM_DCAM_IF_SEL                                                      0x7
#define MASK_MM_CLK_CORE_CGM_DCAM_AXI_CFG_CGM_DCAM_AXI_SEL                                                    0x3
#define MASK_MM_CLK_CORE_CGM_ISP_CFG_CGM_ISP_SEL                                                              0x7
#define MASK_MM_CLK_CORE_CGM_MIPI_CSI0_CFG_CGM_MIPI_CSI0_PAD_SEL                                              0x10000
#define MASK_MM_CLK_CORE_CGM_MIPI_CSI0_CFG_CGM_MIPI_CSI0_SEL                                                  0x7
#define MASK_MM_CLK_CORE_CGM_MIPI_CSI1_CFG_CGM_MIPI_CSI1_PAD_SEL                                              0x10000
#define MASK_MM_CLK_CORE_CGM_MIPI_CSI1_CFG_CGM_MIPI_CSI1_SEL                                                  0x7
#define MASK_MM_CLK_CORE_CGM_MIPI_CSI2_CFG_CGM_MIPI_CSI2_PAD_SEL                                              0x10000
#define MASK_MM_CLK_CORE_CGM_MIPI_CSI2_CFG_CGM_MIPI_CSI2_SEL                                                  0x7
#define MASK_MM_CLK_CORE_CGM_CPHY_CFG_CFG_CGM_CPHY_CFG_SEL                                                    0x1
#define MASK_MM_CLK_CORE_CGM_CSI_PHY_SCAN_ONLY_CFG_CGM_CSI_PHY_SCAN_ONLY_SEL                                  0x1
#define MASK_MM_DVFS_AHB_MM_DVFS_HOLD                                                                         0x1
#define MASK_MM_DVFS_AHB_MM_DVFS_UP_WINDOW                                                                    0xffff0000
#define MASK_MM_DVFS_AHB_MM_DVFS_DOWN_WINDOW                                                                  0xffff
#define MASK_MM_DVFS_AHB_MM_DCAM_AXI_AUTO_TUNE_EN                                                             0x80
#define MASK_MM_DVFS_AHB_FD_DFS_EN                                                                            0x40
#define MASK_MM_DVFS_AHB_DCAM_DFS_EN                                                                          0x20
#define MASK_MM_DVFS_AHB_JPG_DFS_EN                                                                           0x8
#define MASK_MM_DVFS_AHB_CPP_DFS_EN                                                                           0x4
#define MASK_MM_DVFS_AHB_ISP_DFS_EN                                                                           0x2
#define MASK_MM_DVFS_AHB_MM_MTX_AUTO_TUNE_EN                                                                  0x1
#define MASK_MM_DVFS_AHB_MM_SYS_MIN_VOLTAGE                                                                   0x7
#define MASK_MM_DVFS_AHB_DCAM_DFS_SW_TRIG                                                                     0x10
#define MASK_MM_DVFS_AHB_CPP_DFS_SW_TRIG                                                                      0x8
#define MASK_MM_DVFS_AHB_JPG_DFS_SW_TRIG                                                                      0x4
#define MASK_MM_DVFS_AHB_FD_DFS_SW_TRIG                                                                       0x2
#define MASK_MM_DVFS_AHB_ISP_DFS_SW_TRIG                                                                      0x1
#define MASK_MM_DVFS_AHB_MM_DVFS_ACK                                                                          0x100
#define MASK_MM_DVFS_AHB_MM_DVFS_VOLTAGE_SW                                                                   0x70
#define MASK_MM_DVFS_AHB_MM_DVFS_REQ_SW                                                                       0x1
#define MASK_MM_DVFS_AHB_REG_FD_FREQ_UPD_EN_BYP                                                               0x40
#define MASK_MM_DVFS_AHB_REG_DCAM_IF_FREQ_UPD_EN_BYP                                                          0x20
#define MASK_MM_DVFS_AHB_REG_JPG_FREQ_UPD_EN_BYP                                                              0x10
#define MASK_MM_DVFS_AHB_REG_CPP_FREQ_UPD_EN_BYP                                                              0x8
#define MASK_MM_DVFS_AHB_REG_ISP_FREQ_UPD_EN_BYP                                                              0x4
#define MASK_MM_DVFS_AHB_REG_MM_MTX_FREQ_UPD_EN_BYP                                                           0x2
#define MASK_MM_DVFS_AHB_REG_DCAM_AXI_FREQ_UPD_EN_BYP                                                         0x1
#define MASK_MM_DVFS_AHB_CGM_MM_DVFS_FORCE_EN                                                                 0x2
#define MASK_MM_DVFS_AHB_CGM_MM_DVFS_AUTO_GATE_SEL                                                            0x1
#define MASK_MM_DVFS_AHB_MM_CURRENT_VOLTAGE                                                                   0x7000000
#define MASK_MM_DVFS_AHB_FD_VOLTAGE                                                                           0xe00000
#define MASK_MM_DVFS_AHB_DCAM_IF_VOLTAGE                                                                      0x1c0000
#define MASK_MM_DVFS_AHB_DCAM_AXI_VOLTAGE                                                                     0x38000
#define MASK_MM_DVFS_AHB_JPG_VOLTAGE                                                                          0x7000
#define MASK_MM_DVFS_AHB_CPP_VOLTAGE                                                                          0xe00
#define MASK_MM_DVFS_AHB_ISP_VOLTAGE                                                                          0x1c0
#define MASK_MM_DVFS_AHB_MM_MTX_VOLTAGE                                                                       0x38
#define MASK_MM_DVFS_AHB_MM_INTERNAL_VOTE_VOLTAGE                                                             0x7
#define MASK_MM_DVFS_AHB_CGM_FD_SEL_DVFS                                                                      0x1800000
#define MASK_MM_DVFS_AHB_CGM_DCAM_IF_FDIV_DENOM_DVFS                                                          0x780000
#define MASK_MM_DVFS_AHB_CGM_DCAM_IF_FDIV_NUM_DVFS                                                            0x78000
#define MASK_MM_DVFS_AHB_CGM_DCAM_IF_SEL_DVFS                                                                 0x7000
#define MASK_MM_DVFS_AHB_CGM_DCAM_AXI_SEL_DVFS                                                                0xc00
#define MASK_MM_DVFS_AHB_CGM_JPG_SEL_DVFS                                                                     0x300
#define MASK_MM_DVFS_AHB_CGM_CPP_SEL_DVFS                                                                     0xc0
#define MASK_MM_DVFS_AHB_CGM_ISP_SEL_DVFS                                                                     0x38
#define MASK_MM_DVFS_AHB_CGM_MM_MTX_SEL_DVFS                                                                  0x7
#define MASK_MM_DVFS_AHB_MM_DVFS_BUSY                                                                         0x80000
#define MASK_MM_DVFS_AHB_MM_DVFS_WINDOW_CNT                                                                   0x7fff8
#define MASK_MM_DVFS_AHB_MM_DVFS_STATE                                                                        0x7
#define MASK_MM_DVFS_AHB_ISP_VOL_INDEX0                                                                       0x1c0
#define MASK_MM_DVFS_AHB_ISP_VOTE_MTX_INDEX0                                                                  0x38
#define MASK_MM_DVFS_AHB_CGM_ISP_SEL_INDEX0                                                                   0x7
#define MASK_MM_DVFS_AHB_ISP_VOL_INDEX1                                                                       0x1c0
#define MASK_MM_DVFS_AHB_ISP_VOTE_MTX_INDEX1                                                                  0x38
#define MASK_MM_DVFS_AHB_CGM_ISP_SEL_INDEX1                                                                   0x7
#define MASK_MM_DVFS_AHB_ISP_VOL_INDEX2                                                                       0x1c0
#define MASK_MM_DVFS_AHB_ISP_VOTE_MTX_INDEX2                                                                  0x38
#define MASK_MM_DVFS_AHB_CGM_ISP_SEL_INDEX2                                                                   0x7
#define MASK_MM_DVFS_AHB_ISP_VOL_INDEX3                                                                       0x1c0
#define MASK_MM_DVFS_AHB_ISP_VOTE_MTX_INDEX3                                                                  0x38
#define MASK_MM_DVFS_AHB_CGM_ISP_SEL_INDEX3                                                                   0x7
#define MASK_MM_DVFS_AHB_ISP_VOL_INDEX4                                                                       0x1c0
#define MASK_MM_DVFS_AHB_ISP_VOTE_MTX_INDEX4                                                                  0x38
#define MASK_MM_DVFS_AHB_CGM_ISP_SEL_INDEX4                                                                   0x7
#define MASK_MM_DVFS_AHB_ISP_VOL_INDEX5                                                                       0x1c0
#define MASK_MM_DVFS_AHB_ISP_VOTE_MTX_INDEX5                                                                  0x38
#define MASK_MM_DVFS_AHB_CGM_ISP_SEL_INDEX5                                                                   0x7
#define MASK_MM_DVFS_AHB_ISP_VOL_INDEX6                                                                       0x1c0
#define MASK_MM_DVFS_AHB_ISP_VOTE_MTX_INDEX6                                                                  0x38
#define MASK_MM_DVFS_AHB_CGM_ISP_SEL_INDEX6                                                                   0x7
#define MASK_MM_DVFS_AHB_ISP_VOL_INDEX7                                                                       0x1c0
#define MASK_MM_DVFS_AHB_ISP_VOTE_MTX_INDEX7                                                                  0x38
#define MASK_MM_DVFS_AHB_CGM_ISP_SEL_INDEX7                                                                   0x7
#define MASK_MM_DVFS_AHB_JPG_VOL_INDEX0                                                                       0xe0
#define MASK_MM_DVFS_AHB_JPG_VOTE_MTX_INDEX0                                                                  0x1c
#define MASK_MM_DVFS_AHB_CGM_JPG_SEL_INDEX0                                                                   0x3
#define MASK_MM_DVFS_AHB_JPG_VOL_INDEX1                                                                       0xe0
#define MASK_MM_DVFS_AHB_JPG_VOTE_MTX_INDEX1                                                                  0x1c
#define MASK_MM_DVFS_AHB_CGM_JPG_SEL_INDEX1                                                                   0x3
#define MASK_MM_DVFS_AHB_JPG_VOL_INDEX2                                                                       0xe0
#define MASK_MM_DVFS_AHB_JPG_VOTE_MTX_INDEX2                                                                  0x1c
#define MASK_MM_DVFS_AHB_CGM_JPG_SEL_INDEX2                                                                   0x3
#define MASK_MM_DVFS_AHB_JPG_VOL_INDEX3                                                                       0xe0
#define MASK_MM_DVFS_AHB_JPG_VOTE_MTX_INDEX3                                                                  0x1c
#define MASK_MM_DVFS_AHB_CGM_JPG_SEL_INDEX3                                                                   0x3
#define MASK_MM_DVFS_AHB_JPG_VOL_INDEX4                                                                       0xe0
#define MASK_MM_DVFS_AHB_JPG_VOTE_MTX_INDEX4                                                                  0x1c
#define MASK_MM_DVFS_AHB_CGM_JPG_SEL_INDEX4                                                                   0x3
#define MASK_MM_DVFS_AHB_JPG_VOL_INDEX5                                                                       0xe0
#define MASK_MM_DVFS_AHB_JPG_VOTE_MTX_INDEX5                                                                  0x1c
#define MASK_MM_DVFS_AHB_CGM_JPG_SEL_INDEX5                                                                   0x3
#define MASK_MM_DVFS_AHB_JPG_VOL_INDEX6                                                                       0xe0
#define MASK_MM_DVFS_AHB_JPG_VOTE_MTX_INDEX6                                                                  0x1c
#define MASK_MM_DVFS_AHB_CGM_JPG_SEL_INDEX6                                                                   0x3
#define MASK_MM_DVFS_AHB_JPG_VOL_INDEX7                                                                       0xe0
#define MASK_MM_DVFS_AHB_JPG_VOTE_MTX_INDEX7                                                                  0x1c
#define MASK_MM_DVFS_AHB_CGM_JPG_SEL_INDEX7                                                                   0x3
#define MASK_MM_DVFS_AHB_CPP_VOL_INDEX0                                                                       0xe0
#define MASK_MM_DVFS_AHB_CPP_VOTE_MTX_INDEX0                                                                  0x1c
#define MASK_MM_DVFS_AHB_CGM_CPP_SEL_INDEX0                                                                   0x3
#define MASK_MM_DVFS_AHB_CPP_VOL_INDEX1                                                                       0xe0
#define MASK_MM_DVFS_AHB_CPP_VOTE_MTX_INDEX1                                                                  0x1c
#define MASK_MM_DVFS_AHB_CGM_CPP_SEL_INDEX1                                                                   0x3
#define MASK_MM_DVFS_AHB_CPP_VOL_INDEX2                                                                       0xe0
#define MASK_MM_DVFS_AHB_CPP_VOTE_MTX_INDEX2                                                                  0x1c
#define MASK_MM_DVFS_AHB_CGM_CPP_SEL_INDEX2                                                                   0x3
#define MASK_MM_DVFS_AHB_CPP_VOL_INDEX3                                                                       0xe0
#define MASK_MM_DVFS_AHB_CPP_VOTE_MTX_INDEX3                                                                  0x1c
#define MASK_MM_DVFS_AHB_CGM_CPP_SEL_INDEX3                                                                   0x3
#define MASK_MM_DVFS_AHB_CPP_VOL_INDEX4                                                                       0xe0
#define MASK_MM_DVFS_AHB_CPP_VOTE_MTX_INDEX4                                                                  0x1c
#define MASK_MM_DVFS_AHB_CGM_CPP_SEL_INDEX4                                                                   0x3
#define MASK_MM_DVFS_AHB_CPP_VOL_INDEX5                                                                       0xe0
#define MASK_MM_DVFS_AHB_CPP_VOTE_MTX_INDEX5                                                                  0x1c
#define MASK_MM_DVFS_AHB_CGM_CPP_SEL_INDEX5                                                                   0x3
#define MASK_MM_DVFS_AHB_CPP_VOL_INDEX6                                                                       0xe0
#define MASK_MM_DVFS_AHB_CPP_VOTE_MTX_INDEX6                                                                  0x1c
#define MASK_MM_DVFS_AHB_CGM_CPP_SEL_INDEX6                                                                   0x3
#define MASK_MM_DVFS_AHB_CPP_VOL_INDEX7                                                                       0xe0
#define MASK_MM_DVFS_AHB_CPP_VOTE_MTX_INDEX7                                                                  0x1c
#define MASK_MM_DVFS_AHB_CGM_CPP_SEL_INDEX7                                                                   0x3
#define MASK_MM_DVFS_AHB_DCAM_IF_VOTE_AXI_INDEX0                                                              0x1c000
#define MASK_MM_DVFS_AHB_DCAM_IF_VOL_INDEX0                                                                   0x3800
#define MASK_MM_DVFS_AHB_CGM_DCAM_IF_FDIV_DENOM_INDEX0                                                        0x780
#define MASK_MM_DVFS_AHB_CGM_DCAM_IF_FDIV_NUM_INDEX0                                                          0x78
#define MASK_MM_DVFS_AHB_CGM_DCAM_IF_SEL_INDEX0                                                               0x7
#define MASK_MM_DVFS_AHB_DCAM_IF_VOTE_AXI_INDEX1                                                              0x1c000
#define MASK_MM_DVFS_AHB_DCAM_IF_VOL_INDEX1                                                                   0x3800
#define MASK_MM_DVFS_AHB_CGM_DCAM_IF_FDIV_DENOM_INDEX1                                                        0x780
#define MASK_MM_DVFS_AHB_CGM_DCAM_IF_FDIV_NUM_INDEX1                                                          0x78
#define MASK_MM_DVFS_AHB_CGM_DCAM_IF_SEL_INDEX1                                                               0x7
#define MASK_MM_DVFS_AHB_DCAM_IF_VOTE_AXI_INDEX2                                                              0x1c000
#define MASK_MM_DVFS_AHB_DCAM_IF_VOL_INDEX2                                                                   0x3800
#define MASK_MM_DVFS_AHB_CGM_DCAM_IF_FDIV_DENOM_INDEX2                                                        0x780
#define MASK_MM_DVFS_AHB_CGM_DCAM_IF_FDIV_NUM_INDEX2                                                          0x78
#define MASK_MM_DVFS_AHB_CGM_DCAM_IF_SEL_INDEX2                                                               0x7
#define MASK_MM_DVFS_AHB_DCAM_IF_VOTE_AXI_INDEX3                                                              0x1c000
#define MASK_MM_DVFS_AHB_DCAM_IF_VOL_INDEX3                                                                   0x3800
#define MASK_MM_DVFS_AHB_CGM_DCAM_IF_FDIV_DENOM_INDEX3                                                        0x780
#define MASK_MM_DVFS_AHB_CGM_DCAM_IF_FDIV_NUM_INDEX3                                                          0x78
#define MASK_MM_DVFS_AHB_CGM_DCAM_IF_SEL_INDEX3                                                               0x7
#define MASK_MM_DVFS_AHB_DCAM_IF_VOTE_AXI_INDEX4                                                              0x1c000
#define MASK_MM_DVFS_AHB_DCAM_IF_VOL_INDEX4                                                                   0x3800
#define MASK_MM_DVFS_AHB_CGM_DCAM_IF_FDIV_DENOM_INDEX4                                                        0x780
#define MASK_MM_DVFS_AHB_CGM_DCAM_IF_FDIV_NUM_INDEX4                                                          0x78
#define MASK_MM_DVFS_AHB_CGM_DCAM_IF_SEL_INDEX4                                                               0x7
#define MASK_MM_DVFS_AHB_DCAM_IF_VOTE_AXI_INDEX5                                                              0x1c000
#define MASK_MM_DVFS_AHB_DCAM_IF_VOL_INDEX5                                                                   0x3800
#define MASK_MM_DVFS_AHB_CGM_DCAM_IF_FDIV_DENOM_INDEX5                                                        0x780
#define MASK_MM_DVFS_AHB_CGM_DCAM_IF_FDIV_NUM_INDEX5                                                          0x78
#define MASK_MM_DVFS_AHB_CGM_DCAM_IF_SEL_INDEX5                                                               0x7
#define MASK_MM_DVFS_AHB_DCAM_IF_VOTE_AXI_INDEX6                                                              0x1c000
#define MASK_MM_DVFS_AHB_DCAM_IF_VOL_INDEX6                                                                   0x3800
#define MASK_MM_DVFS_AHB_CGM_DCAM_IF_FDIV_DENOM_INDEX6                                                        0x780
#define MASK_MM_DVFS_AHB_CGM_DCAM_IF_FDIV_NUM_INDEX6                                                          0x78
#define MASK_MM_DVFS_AHB_CGM_DCAM_IF_SEL_INDEX6                                                               0x7
#define MASK_MM_DVFS_AHB_DCAM_IF_VOTE_AXI_INDEX7                                                              0x1c000
#define MASK_MM_DVFS_AHB_DCAM_IF_VOL_INDEX7                                                                   0x3800
#define MASK_MM_DVFS_AHB_CGM_DCAM_IF_FDIV_DENOM_INDEX7                                                        0x780
#define MASK_MM_DVFS_AHB_CGM_DCAM_IF_FDIV_NUM_INDEX7                                                          0x78
#define MASK_MM_DVFS_AHB_CGM_DCAM_IF_SEL_INDEX7                                                               0x7
#define MASK_MM_DVFS_AHB_DCAM_AXI_VOL_INDEX0                                                                  0x1c
#define MASK_MM_DVFS_AHB_CGM_DCAM_AXI_SEL_INDEX0                                                              0x3
#define MASK_MM_DVFS_AHB_DCAM_AXI_VOL_INDEX1                                                                  0x1c
#define MASK_MM_DVFS_AHB_CGM_DCAM_AXI_SEL_INDEX1                                                              0x3
#define MASK_MM_DVFS_AHB_DCAM_AXI_VOL_INDEX2                                                                  0x1c
#define MASK_MM_DVFS_AHB_CGM_DCAM_AXI_SEL_INDEX2                                                              0x3
#define MASK_MM_DVFS_AHB_DCAM_AXI_VOL_INDEX3                                                                  0x1c
#define MASK_MM_DVFS_AHB_CGM_DCAM_AXI_SEL_INDEX3                                                              0x3
#define MASK_MM_DVFS_AHB_DCAM_AXI_VOL_INDEX4                                                                  0x1c
#define MASK_MM_DVFS_AHB_CGM_DCAM_AXI_SEL_INDEX4                                                              0x3
#define MASK_MM_DVFS_AHB_DCAM_AXI_VOL_INDEX5                                                                  0x1c
#define MASK_MM_DVFS_AHB_CGM_DCAM_AXI_SEL_INDEX5                                                              0x3
#define MASK_MM_DVFS_AHB_DCAM_AXI_VOL_INDEX6                                                                  0x1c
#define MASK_MM_DVFS_AHB_CGM_DCAM_AXI_SEL_INDEX6                                                              0x3
#define MASK_MM_DVFS_AHB_DCAM_AXI_VOL_INDEX7                                                                  0x1c
#define MASK_MM_DVFS_AHB_CGM_DCAM_AXI_SEL_INDEX7                                                              0x3
#define MASK_MM_DVFS_AHB_MM_MTX_VOL_INDEX0                                                                    0x38
#define MASK_MM_DVFS_AHB_CGM_MM_MTX_SEL_INDEX0                                                                0x7
#define MASK_MM_DVFS_AHB_MM_MTX_VOL_INDEX1                                                                    0x38
#define MASK_MM_DVFS_AHB_CGM_MM_MTX_SEL_INDEX1                                                                0x7
#define MASK_MM_DVFS_AHB_MM_MTX_VOL_INDEX2                                                                    0x38
#define MASK_MM_DVFS_AHB_CGM_MM_MTX_SEL_INDEX2                                                                0x7
#define MASK_MM_DVFS_AHB_MM_MTX_VOL_INDEX3                                                                    0x38
#define MASK_MM_DVFS_AHB_CGM_MM_MTX_SEL_INDEX3                                                                0x7
#define MASK_MM_DVFS_AHB_MM_MTX_VOL_INDEX4                                                                    0x38
#define MASK_MM_DVFS_AHB_CGM_MM_MTX_SEL_INDEX4                                                                0x7
#define MASK_MM_DVFS_AHB_MM_MTX_VOL_INDEX5                                                                    0x38
#define MASK_MM_DVFS_AHB_CGM_MM_MTX_SEL_INDEX5                                                                0x7
#define MASK_MM_DVFS_AHB_MM_MTX_VOL_INDEX6                                                                    0x38
#define MASK_MM_DVFS_AHB_CGM_MM_MTX_SEL_INDEX6                                                                0x7
#define MASK_MM_DVFS_AHB_MM_MTX_VOL_INDEX7                                                                    0x38
#define MASK_MM_DVFS_AHB_CGM_MM_MTX_SEL_INDEX7                                                                0x7
#define MASK_MM_DVFS_AHB_ISP_DVFS_INDEX                                                                       0x7
#define MASK_MM_DVFS_AHB_ISP_DVFS_INDEX_IDLE                                                                  0x7
#define MASK_MM_DVFS_AHB_JPG_DVFS_INDEX                                                                       0x7
#define MASK_MM_DVFS_AHB_JPG_DVFS_INDEX_IDLE                                                                  0x7
#define MASK_MM_DVFS_AHB_CPP_DVFS_INDEX                                                                       0x7
#define MASK_MM_DVFS_AHB_CPP_DVFS_INDEX_IDLE                                                                  0x7
#define MASK_MM_DVFS_AHB_MM_MTX_DVFS_INDEX                                                                    0x7
#define MASK_MM_DVFS_AHB_MM_MTX_DVFS_INDEX_IDLE                                                               0x7
#define MASK_MM_DVFS_AHB_DCAM_IF_DVFS_INDEX                                                                   0x7
#define MASK_MM_DVFS_AHB_DCAM_IF_DVFS_INDEX_IDLE                                                              0x7
#define MASK_MM_DVFS_AHB_DCAM_AXI_DVFS_INDEX                                                                  0x7
#define MASK_MM_DVFS_AHB_DCAM_AXI_DVFS_INDEX_IDLE                                                             0x7
#define MASK_MM_DVFS_AHB_FD_DVFS_FREQ_UPD_STATE                                                               0xf000000
#define MASK_MM_DVFS_AHB_JPG_DVFS_FREQ_UPD_STATE                                                              0xf00000
#define MASK_MM_DVFS_AHB_CPP_DVFS_FREQ_UPD_STATE                                                              0xf0000
#define MASK_MM_DVFS_AHB_ISP_DVFS_FREQ_UPD_STATE                                                              0xf000
#define MASK_MM_DVFS_AHB_MM_MTX_DVFS_FREQ_UPD_STATE                                                           0xf00
#define MASK_MM_DVFS_AHB_DCAM_AXI_DVFS_FREQ_UPD_STATE                                                         0xf0
#define MASK_MM_DVFS_AHB_DCAM_IF_DVFS_FREQ_UPD_STATE                                                          0xf
#define MASK_MM_DVFS_AHB_ISP_GFREE_WAIT_DELAY                                                                 0x3ff00000
#define MASK_MM_DVFS_AHB_CPP_GFREE_WAIT_DELAY                                                                 0xffc00
#define MASK_MM_DVFS_AHB_JPG_GFREE_WAIT_DELAY                                                                 0x3ff
#define MASK_MM_DVFS_AHB_MM_MTX_GFREE_WAIT_DELAY                                                              0x3ff00000
#define MASK_MM_DVFS_AHB_DCAM_AXI_GFREE_WAIT_DELAY                                                            0xffc00
#define MASK_MM_DVFS_AHB_DCAM_IF_GFREE_WAIT_DELAY                                                             0x3ff
#define MASK_MM_DVFS_AHB_FD_FREQ_UPD_DELAY_EN                                                                 0x2000
#define MASK_MM_DVFS_AHB_FD_FREQ_UPD_HDSK_EN                                                                  0x1000
#define MASK_MM_DVFS_AHB_ISP_FREQ_UPD_DELAY_EN                                                                0x800
#define MASK_MM_DVFS_AHB_ISP_FREQ_UPD_HDSK_EN                                                                 0x400
#define MASK_MM_DVFS_AHB_CPP_FREQ_UPD_DELAY_EN                                                                0x200
#define MASK_MM_DVFS_AHB_CPP_FREQ_UPD_HDSK_EN                                                                 0x100
#define MASK_MM_DVFS_AHB_JPG_FREQ_UPD_DELAY_EN                                                                0x80
#define MASK_MM_DVFS_AHB_JPG_FREQ_UPD_HDSK_EN                                                                 0x40
#define MASK_MM_DVFS_AHB_MM_MTX_FREQ_UPD_DELAY_EN                                                             0x20
#define MASK_MM_DVFS_AHB_MM_MTX_FREQ_UPD_HDSK_EN                                                              0x10
#define MASK_MM_DVFS_AHB_DCAM_AXI_FREQ_UPD_DELAY_EN                                                           0x8
#define MASK_MM_DVFS_AHB_DCAM_AXI_FREQ_UPD_HDSK_EN                                                            0x4
#define MASK_MM_DVFS_AHB_DCAM_IF_FREQ_UPD_DELAY_EN                                                            0x2
#define MASK_MM_DVFS_AHB_DCAM_IF_FREQ_UPD_HDSK_EN                                                             0x1
#define MASK_MM_DVFS_AHB_FD_VOL_INDEX0                                                                        0xe0
#define MASK_MM_DVFS_AHB_FD_VOTE_MTX_INDEX0                                                                   0x1c
#define MASK_MM_DVFS_AHB_CGM_FD_SEL_INDEX0                                                                    0x3
#define MASK_MM_DVFS_AHB_FD_VOL_INDEX1                                                                        0xe0
#define MASK_MM_DVFS_AHB_FD_VOTE_MTX_INDEX1                                                                   0x1c
#define MASK_MM_DVFS_AHB_CGM_FD_SEL_INDEX1                                                                    0x3
#define MASK_MM_DVFS_AHB_FD_VOL_INDEX2                                                                        0xe0
#define MASK_MM_DVFS_AHB_FD_VOTE_MTX_INDEX2                                                                   0x1c
#define MASK_MM_DVFS_AHB_CGM_FD_SEL_INDEX2                                                                    0x3
#define MASK_MM_DVFS_AHB_FD_VOL_INDEX3                                                                        0xe0
#define MASK_MM_DVFS_AHB_FD_VOTE_MTX_INDEX3                                                                   0x1c
#define MASK_MM_DVFS_AHB_CGM_FD_SEL_INDEX3                                                                    0x3
#define MASK_MM_DVFS_AHB_FD_VOL_INDEX4                                                                        0xe0
#define MASK_MM_DVFS_AHB_FD_VOTE_MTX_INDEX4                                                                   0x1c
#define MASK_MM_DVFS_AHB_CGM_FD_SEL_INDEX4                                                                    0x3
#define MASK_MM_DVFS_AHB_FD_VOL_INDEX5                                                                        0xe0
#define MASK_MM_DVFS_AHB_FD_VOTE_MTX_INDEX5                                                                   0x1c
#define MASK_MM_DVFS_AHB_CGM_FD_SEL_INDEX5                                                                    0x3
#define MASK_MM_DVFS_AHB_FD_VOL_INDEX6                                                                        0xe0
#define MASK_MM_DVFS_AHB_FD_VOTE_MTX_INDEX6                                                                   0x1c
#define MASK_MM_DVFS_AHB_CGM_FD_SEL_INDEX6                                                                    0x3
#define MASK_MM_DVFS_AHB_FD_VOL_INDEX7                                                                        0xe0
#define MASK_MM_DVFS_AHB_FD_VOTE_MTX_INDEX7                                                                   0x1c
#define MASK_MM_DVFS_AHB_CGM_FD_SEL_INDEX7                                                                    0x3
#define MASK_MM_DVFS_AHB_FD_DVFS_INDEX                                                                        0x7
#define MASK_MM_DVFS_AHB_FD_DVFS_INDEX_IDLE                                                                   0x7
#define MASK_MM_DVFS_AHB_FD_GFREE_WAIT_DELAY                                                                  0x3ff
#define MASK_MM_DVFS_AHB_MM_MTX_DFS_IDLE_DISABLE                                                              0x40
#define MASK_MM_DVFS_AHB_MM_FD_DFS_IDLE_DISABLE                                                               0x20
#define MASK_MM_DVFS_AHB_MM_ISP_DFS_IDLE_DISABLE                                                              0x10
#define MASK_MM_DVFS_AHB_MM_CPP_DFS_IDLE_DISABLE                                                              0x8
#define MASK_MM_DVFS_AHB_MM_JPG_DFS_IDLE_DISABLE                                                              0x4
#define MASK_MM_DVFS_AHB_MM_DCAM_AXI_DFS_IDLE_DISABLE                                                         0x2
#define MASK_MM_DVFS_AHB_MM_DCAM_IF_DFS_IDLE_DISABLE                                                          0x1
#define MASK_MM_DVFS_AHB_DVFS_RES_REG0                                                                        0xffffffff
#define MASK_MM_DVFS_AHB_DVFS_RES_REG1                                                                        0xffffffff
#define MASK_MM_DVFS_AHB_DVFS_RES_REG2                                                                        0xffffffff
#define MASK_MM_DVFS_AHB_DVFS_RES_REG3                                                                        0xffffffff
#define MASK_PIPE_CFGA_DIG_CFG0_CFG_SRSTN_ANA                                                                 0x20000
#define MASK_PIPE_CFGA_DIG_CFG0_CFG_SRSTN_PMCLK                                                               0x10000
#define MASK_PIPE_CFGA_DIG_CFG0_CFG_SRSTN_MTCLK                                                               0x8000
#define MASK_PIPE_CFGA_DIG_CFG0_CFG_SRSTN_RXCLK                                                               0x4000
#define MASK_PIPE_CFGA_DIG_CFG0_CFG_SRSTN_DPCLK                                                               0x2000
#define MASK_PIPE_CFGA_DIG_CFG0_CFG_SRSTN_REFCLK                                                              0x1000
#define MASK_PIPE_CFGA_DIG_CFG0_CFG_RXLOCK_IGN                                                                0x100
#define MASK_PIPE_CFGA_DIG_CFG0_CFG_REFCLK_26M                                                                0x20
#define MASK_PIPE_CFGA_DIG_CFG0_CFG_MTCLK_INV                                                                 0x8
#define MASK_PIPE_CFGA_DIG_CFG0_CFG_RXCLK_INV                                                                 0x4
#define MASK_PIPE_CFGA_DIG_CFG0_CFG_DPCLK_INV                                                                 0x2
#define MASK_PIPE_CFGA_DIG_CFG1_CFG_PM_ENTRY_CNT                                                              0x3000
#define MASK_PIPE_CFGA_DIG_CFG1_CFG_PM_SYNC_CNT                                                               0xf00
#define MASK_PIPE_CFGA_DIG_CFG1_CFG_PM_PSUB_WAIT_CM                                                           0x40
#define MASK_PIPE_CFGA_DIG_CFG1_CFG_PM_FORCE                                                                  0x20
#define MASK_PIPE_CFGA_DIG_CFG1_CFG_PM_TDR_EN                                                                 0x10
#define MASK_PIPE_CFGA_DIG_CFG1_CFG_PM_BEACON_EN                                                              0x8
#define MASK_PIPE_CFGA_DIG_CFG1_CFG_PM_LPBK_EN                                                                0x4
#define MASK_PIPE_CFGA_DIG_CFG1_CFG_PM_TXDATA_EN                                                              0x2
#define MASK_PIPE_CFGA_DIG_CFG1_CFG_PM_PCLK_ON                                                                0x1
#define MASK_PIPE_CFGA_DIG_CFG2_CFG_CDR_LOCK_IGN                                                              0x100000
#define MASK_PIPE_CFGA_DIG_CFG2_CFG_CDR_LOCK_NUM                                                              0xe0000
#define MASK_PIPE_CFGA_DIG_CFG2_CFG_RXVALID_DLY                                                               0xf000
#define MASK_PIPE_CFGA_DIG_CFG2_CFG_BEACON_PER                                                                0x30
#define MASK_PIPE_CFGA_DIG_CFG2_CFG_RXDATA_SWAP                                                               0x2
#define MASK_PIPE_CFGA_DIG_CFG2_CFG_TXDATA_SWAP                                                               0x1
#define MASK_PIPE_CFGA_DIG_CFG3_CFG_BIST_STATUS_MASK                                                          0x3f000000
#define MASK_PIPE_CFGA_DIG_CFG3_CFG_BIST_STATE_PRE                                                            0xf00000
#define MASK_PIPE_CFGA_DIG_CFG3_CFG_BIST_STATE_CUR                                                            0xf0000
#define MASK_PIPE_CFGA_DIG_CFG3_CFG_BIST_STATUS                                                               0x300
#define MASK_PIPE_CFGA_DIG_CFG3_CFG_BIST_EN                                                                   0x10
#define MASK_PIPE_CFGA_DIG_CFG3_CFG_ALP_SRC                                                                   0xc
#define MASK_PIPE_CFGA_DIG_CFG3_CFG_DLP_SRC                                                                   0x3
#define MASK_PIPE_CFGA_DIG_CFG4_CFG_DBG_BNUM                                                                  0xf00000
#define MASK_PIPE_CFGA_DIG_CFG4_CFG_DBG_PNUM                                                                  0xf0000
#define MASK_PIPE_CFGA_DIG_CFG4_CFG_DBG_TNUM                                                                  0xf000
#define MASK_PIPE_CFGA_DIG_CFG4_CFG_DBG_PER1                                                                  0xf00
#define MASK_PIPE_CFGA_DIG_CFG4_CFG_DBG_PER0                                                                  0xf0
#define MASK_PIPE_CFGA_DIG_CFG4_CFG_DBG_DTYPE                                                                 0xc
#define MASK_PIPE_CFGA_DIG_CFG4_CFG_DBG_10B                                                                   0x2
#define MASK_PIPE_CFGA_DIG_CFG4_CFG_DBG_EN                                                                    0x1
#define MASK_PIPE_CFGA_DIG_CFG5_CFG_DBG_SYM0                                                                  0xffffffff
#define MASK_PIPE_CFGA_DIG_CFG6_CFG_DBG_SYM1                                                                  0xffffffff
#define MASK_PIPE_CFGA_DIG_CFG7_CFG_PRBS_SEED                                                                 0x7fffffff
#define MASK_PIPE_CFGA_DIG_CFG8_CFG_PU_CNT_MPLL                                                               0x7000000
#define MASK_PIPE_CFGA_DIG_CFG8_CFG_PU_CNT_RX_LOS                                                             0xf0000
#define MASK_PIPE_CFGA_DIG_CFG8_CFG_PU_CNT_TX                                                                 0xf000
#define MASK_PIPE_CFGA_DIG_CFG8_CFG_PU_CNT_TDR_CM                                                             0xc00
#define MASK_PIPE_CFGA_DIG_CFG8_CFG_PU_CNT_TX_CM                                                              0x300
#define MASK_PIPE_CFGA_DIG_CFG8_CFG_PU_CNT_TDR                                                                0xc
#define MASK_PIPE_CFGA_DIG_CFG8_CFG_DO_CNT_RATE                                                               0x3
#define MASK_PIPE_CFGA_DIG_CFG9_CFG_CNT_DPRX_ERR                                                              0xff0000
#define MASK_PIPE_CFGA_DIG_CFG9_CFG_CNT_DPRX_TOT                                                              0xfff
#define MASK_PIPE_CFGA_DIG_CFG10_CFG_CNT_TEST_ERR                                                             0xff0000
#define MASK_PIPE_CFGA_DIG_CFG10_CFG_CNT_TEST_TOT                                                             0xfff
#define MASK_PIPE_CFGA_DIG_CFG11_CFG_PIPE_TXINTF_SEL                                                          0x80000000
#define MASK_PIPE_CFGA_DIG_CFG11_CFG_PIPE_TXDEEMPH                                                            0x600000
#define MASK_PIPE_CFGA_DIG_CFG11_CFG_PIPE_TXDEEMPH_OVRD                                                       0x100000
#define MASK_PIPE_CFGA_DIG_CFG11_CFG_PIPE_MACPCLKREQ                                                          0xc0000
#define MASK_PIPE_CFGA_DIG_CFG11_CFG_PIPE_MACPCLKREQ_OVRD                                                     0x20000
#define MASK_PIPE_CFGA_DIG_CFG11_CFG_PIPE_POWERDOWN                                                           0x18000
#define MASK_PIPE_CFGA_DIG_CFG11_CFG_PIPE_POWERDOWN_OVRD                                                      0x4000
#define MASK_PIPE_CFGA_DIG_CFG11_CFG_PIPE_RXEIDLEDISABLE                                                      0x2000
#define MASK_PIPE_CFGA_DIG_CFG11_CFG_PIPE_RXEIDLEDISABLE_OVRD                                                 0x1000
#define MASK_PIPE_CFGA_DIG_CFG11_CFG_PIPE_COMMONDISABLE                                                       0x800
#define MASK_PIPE_CFGA_DIG_CFG11_CFG_PIPE_COMMONDISABLE_OVRD                                                  0x400
#define MASK_PIPE_CFGA_DIG_CFG11_CFG_PIPE_TXDETECTRX                                                          0x200
#define MASK_PIPE_CFGA_DIG_CFG11_CFG_PIPE_TXDETECTRX_OVRD                                                     0x100
#define MASK_PIPE_CFGA_DIG_CFG11_CFG_PIPE_TXELECIDLE                                                          0x80
#define MASK_PIPE_CFGA_DIG_CFG11_CFG_PIPE_TXELECIDLE_OVRD                                                     0x40
#define MASK_PIPE_CFGA_DIG_CFG11_CFG_PIPE_RXPOLARITY                                                          0x20
#define MASK_PIPE_CFGA_DIG_CFG11_CFG_PIPE_RXPOLARITY_OVRD                                                     0x10
#define MASK_PIPE_CFGA_DIG_CFG11_CFG_PIPE_TXCOMPLIANCE                                                        0x8
#define MASK_PIPE_CFGA_DIG_CFG11_CFG_PIPE_TXCOMPLIANCE_OVRD                                                   0x4
#define MASK_PIPE_CFGA_DIG_CFG11_CFG_PIPE_RATE                                                                0x2
#define MASK_PIPE_CFGA_DIG_CFG11_CFG_PIPE_RATE_OVRD                                                           0x1
#define MASK_PIPE_CFGA_DIG_CFG12_CFG_SAL_UNLOCK_BC                                                            0xf0000000
#define MASK_PIPE_CFGA_DIG_CFG12_CFG_SAL_UNLOCK_BS                                                            0xf000000
#define MASK_PIPE_CFGA_DIG_CFG12_CFG_SAL_UNLOCK_GC                                                            0xf00000
#define MASK_PIPE_CFGA_DIG_CFG12_CFG_SAL_UNLOCK_GS                                                            0xf0000
#define MASK_PIPE_CFGA_DIG_CFG12_CFG_SAL_LOCK_BC                                                              0xf000
#define MASK_PIPE_CFGA_DIG_CFG12_CFG_SAL_LOCK_BS                                                              0xf00
#define MASK_PIPE_CFGA_DIG_CFG12_CFG_SAL_LOCK_GC                                                              0xf0
#define MASK_PIPE_CFGA_DIG_CFG12_CFG_SAL_LOCK_GS                                                              0xf
#define MASK_PIPE_CFGA_TST_CFG0_CFG_TRIG_SOFT                                                                 0x100000
#define MASK_PIPE_CFGA_TST_CFG0_CFG_TRIG_PM_STATE                                                             0xf0000
#define MASK_PIPE_CFGA_TST_CFG0_CFG_TOUT3_SEL                                                                 0xf000
#define MASK_PIPE_CFGA_TST_CFG0_CFG_TOUT2_SEL                                                                 0xf00
#define MASK_PIPE_CFGA_TST_CFG0_CFG_TOUT1_SEL                                                                 0xf0
#define MASK_PIPE_CFGA_TST_CFG0_CFG_TOUT0_SEL                                                                 0xf
#define MASK_PIPE_CFGA_TST_CFG1_CFG_PLL_BIST_EXP_CNT                                                          0xffff0000
#define MASK_PIPE_CFGA_TST_CFG1_CFG_PLL_BIST_REF_CNT                                                          0x3fff
#define MASK_PIPE_CFGA_TST_CFG2_CFG_PLL_AUTO_BIST                                                             0x20
#define MASK_PIPE_CFGA_TST_CFG2_CFG_PLL_BIST_EN                                                               0x10
#define MASK_PIPE_CFGA_TST_CFG2_CFG_PLL_BIST_DELTA_CNT                                                        0xf
#define MASK_PIPE_CFGA_TST_CFG3_CFG_TEST_ADD_ERR                                                              0x2000
#define MASK_PIPE_CFGA_TST_CFG3_CFG_TEST_PRBS_INV                                                             0x800
#define MASK_PIPE_CFGA_TST_CFG3_CFG_TEST_PRBS_MODE                                                            0x7f0
#define MASK_PIPE_CFGA_TST_CFG3_CFG_TEST_START_RX                                                             0x8
#define MASK_PIPE_CFGA_TST_CFG3_CFG_TEST_START_TX                                                             0x4
#define MASK_PIPE_CFGA_TST_CFG3_CFG_TEST_SELF_TEST_MODE                                                       0x2
#define MASK_PIPE_CFGA_TST_CFG4_CFG_DBG_SYM2                                                                  0xffff
#define MASK_PIPE_CFGA_DBG_STS0_DBG_STATE_RX                                                                  0x70000000
#define MASK_PIPE_CFGA_DBG_STS0_DBG_STATE_BN                                                                  0x7000000
#define MASK_PIPE_CFGA_DBG_STS0_DBG_STATE_OFFK                                                                0xc00000
#define MASK_PIPE_CFGA_DBG_STS0_DBG_STATE_TDR                                                                 0xf0000
#define MASK_PIPE_CFGA_DBG_STS0_DBG_STATE_CM                                                                  0xf000
#define MASK_PIPE_CFGA_DBG_STS0_DBG_CDR_LOCK                                                                  0x100
#define MASK_PIPE_CFGA_DBG_STS0_DBG_BIST_STATE                                                                0xf0
#define MASK_PIPE_CFGA_DBG_STS0_DBG_PM_STATE                                                                  0xf
#define MASK_PIPE_CFGA_DBG_STS1_DBG_TDR_PRESENT                                                               0x20
#define MASK_PIPE_CFGA_DBG_STS1_DBG_TDR_VALID                                                                 0x10
#define MASK_PIPE_CFGA_DBG_STS1_DBG_RX_LOS                                                                    0x8
#define MASK_PIPE_CFGA_DBG_STS1_DBG_RX_LOCK                                                                   0x4
#define MASK_PIPE_CFGA_DBG_STS1_DBG_PLL_LOCK                                                                  0x2
#define MASK_PIPE_CFGA_DBG_STS1_DBG_OFFK_DONE                                                                 0x1
#define MASK_PIPE_CFGA_DBG_STS2_DBG_PLL_BIST_OK                                                               0x20000
#define MASK_PIPE_CFGA_DBG_STS2_DBG_PLL_BIST_DONE                                                             0x10000
#define MASK_PIPE_CFGA_DBG_STS2_DBG_PLL_BIST_CNT                                                              0xffff
#define MASK_PIPE_CFGA_DIG_STS3_DBG_TEST_PATTERN_LOCK                                                         0x10000
#define MASK_PIPE_CFGA_DIG_STS3_DBG_TEST_ERR_CNT                                                              0xffff
#define MASK_PIPE_CFGA_ANA_CFG0_CFG_TEST_IVREF_EN                                                             0x80000000
#define MASK_PIPE_CFGA_ANA_CFG0_CFG_FORCE_IVREF_EN                                                            0x40000000
#define MASK_PIPE_CFGA_ANA_CFG0_CFG_TEST_TX_BIAS_EN                                                           0x20000000
#define MASK_PIPE_CFGA_ANA_CFG0_CFG_FORCE_TX_BIAS_EN                                                          0x10000000
#define MASK_PIPE_CFGA_ANA_CFG0_CFG_TEST_TX_IDLE                                                              0x8000000
#define MASK_PIPE_CFGA_ANA_CFG0_CFG_FORCE_TX_IDLE                                                             0x4000000
#define MASK_PIPE_CFGA_ANA_CFG0_CFG_TEST_RX_LOS                                                               0x2000000
#define MASK_PIPE_CFGA_ANA_CFG0_CFG_FORCE_RX_LOS                                                              0x1000000
#define MASK_PIPE_CFGA_ANA_CFG0_CFG_TEST_BEACON_EN                                                            0x800000
#define MASK_PIPE_CFGA_ANA_CFG0_CFG_FORCE_BEACON_EN                                                           0x400000
#define MASK_PIPE_CFGA_ANA_CFG0_CFG_TEST_BEACON_IN                                                            0x200000
#define MASK_PIPE_CFGA_ANA_CFG0_CFG_FORCE_BEACON_IN                                                           0x100000
#define MASK_PIPE_CFGA_ANA_CFG0_CFG_TEST_MPLL_EN                                                              0x80000
#define MASK_PIPE_CFGA_ANA_CFG0_CFG_FORCE_MPLL_EN                                                             0x40000
#define MASK_PIPE_CFGA_ANA_CFG0_CFG_TEST_RATE_SEL                                                             0x20000
#define MASK_PIPE_CFGA_ANA_CFG0_CFG_FORCE_RATE_SEL                                                            0x10000
#define MASK_PIPE_CFGA_ANA_CFG0_CFG_TEST_PLL_PRE_LOCK                                                         0x8000
#define MASK_PIPE_CFGA_ANA_CFG0_CFG_FORCE_PLL_PRE_LOCK                                                        0x4000
#define MASK_PIPE_CFGA_ANA_CFG0_CFG_TEST_RX_LOS_EN                                                            0x2000
#define MASK_PIPE_CFGA_ANA_CFG0_CFG_FORCE_RX_LOS_EN                                                           0x1000
#define MASK_PIPE_CFGA_ANA_CFG0_CFG_TEST_TDR_CIR_EN                                                           0x800
#define MASK_PIPE_CFGA_ANA_CFG0_CFG_FORCE_TDR_CIR_EN                                                          0x400
#define MASK_PIPE_CFGA_ANA_CFG0_CFG_TEST_TDR_EN                                                               0x200
#define MASK_PIPE_CFGA_ANA_CFG0_CFG_FORCE_TDR_EN                                                              0x100
#define MASK_PIPE_CFGA_ANA_CFG0_CFG_TEST_TDR_PRESENT                                                          0x80
#define MASK_PIPE_CFGA_ANA_CFG0_CFG_FORCE_TDR_PRESENT                                                         0x40
#define MASK_PIPE_CFGA_ANA_CFG0_CFG_TEST_TX_CM_EN                                                             0x20
#define MASK_PIPE_CFGA_ANA_CFG0_CFG_FORCE_TX_CM_EN                                                            0x10
#define MASK_PIPE_CFGA_ANA_CFG0_CFG_TEST_TX_DATA_EN                                                           0x8
#define MASK_PIPE_CFGA_ANA_CFG0_CFG_FORCE_TX_DATA_EN                                                          0x4
#define MASK_PIPE_CFGA_ANA_CFG0_CFG_TEST_TX_EN                                                                0x2
#define MASK_PIPE_CFGA_ANA_CFG0_CFG_FORCE_TX_EN                                                               0x1
#define MASK_PIPE_CFGA_ANA_CFG1_CFG_TEST_PLL_LATCHEN                                                          0x20000000
#define MASK_PIPE_CFGA_ANA_CFG1_CFG_FORCE_PLL_LATCHEN                                                         0x10000000
#define MASK_PIPE_CFGA_ANA_CFG1_CFG_FORCE_CP                                                                  0x8000000
#define MASK_PIPE_CFGA_ANA_CFG1_CFG_FORCE_HIGHGAIN                                                            0x4000000
#define MASK_PIPE_CFGA_ANA_CFG1_CFG_FORCE_PEAK2G5                                                             0x2000000
#define MASK_PIPE_CFGA_ANA_CFG1_CFG_FORCE_POSTDIV_EN                                                          0x1000000
#define MASK_PIPE_CFGA_ANA_CFG1_CFG_FORCE_PREDIV                                                              0x800000
#define MASK_PIPE_CFGA_ANA_CFG1_CFG_FORCE_VCO_BAND                                                            0x400000
#define MASK_PIPE_CFGA_ANA_CFG1_CFG_FORCE_CDR_MODE_CTRL                                                       0x200000
#define MASK_PIPE_CFGA_ANA_CFG1_CFG_FORCE_PI_DIV2                                                             0x100000
#define MASK_PIPE_CFGA_ANA_CFG1_CFG_TEST_RX_LDO_STABLE                                                        0x80000
#define MASK_PIPE_CFGA_ANA_CFG1_CFG_FORCE_RX_LDO_STABLE                                                       0x40000
#define MASK_PIPE_CFGA_ANA_CFG1_CFG_TEST_RX_LDO_EN                                                            0x20000
#define MASK_PIPE_CFGA_ANA_CFG1_CFG_FORCE_RX_LDO_EN                                                           0x10000
#define MASK_PIPE_CFGA_ANA_CFG1_CFG_TEST_OFFK_RSTN                                                            0x8000
#define MASK_PIPE_CFGA_ANA_CFG1_CFG_FORCE_OFFK_RSTN                                                           0x4000
#define MASK_PIPE_CFGA_ANA_CFG1_CFG_TEST_OFFK_EN                                                              0x2000
#define MASK_PIPE_CFGA_ANA_CFG1_CFG_FORCE_OFFK_EN                                                             0x1000
#define MASK_PIPE_CFGA_ANA_CFG1_CFG_TEST_CDR_ACTIVE_N                                                         0x800
#define MASK_PIPE_CFGA_ANA_CFG1_CFG_FORCE_CDR_ACTIVE_N                                                        0x400
#define MASK_PIPE_CFGA_ANA_CFG1_CFG_TEST_RX_DATA_EN                                                           0x200
#define MASK_PIPE_CFGA_ANA_CFG1_CFG_FORCE_RX_DATA_EN                                                          0x100
#define MASK_PIPE_CFGA_ANA_CFG1_CFG_TEST_OFFK_FINISH                                                          0x80
#define MASK_PIPE_CFGA_ANA_CFG1_CFG_FORCE_OFFK_FINISH                                                         0x40
#define MASK_PIPE_CFGA_ANA_CFG1_CFG_TEST_TX_SW_EN                                                             0x20
#define MASK_PIPE_CFGA_ANA_CFG1_CFG_FORCE_TX_SW_EN                                                            0x10
#define MASK_PIPE_CFGA_ANA_CFG1_CFG_TEST_TX_LDO_EN                                                            0x8
#define MASK_PIPE_CFGA_ANA_CFG1_CFG_FORCE_TX_LDO_EN                                                           0x4
#define MASK_PIPE_CFGA_ANA_CFG1_CFG_TEST_RXTERM_EN                                                            0x2
#define MASK_PIPE_CFGA_ANA_CFG1_CFG_FORCE_RXTERM_EN                                                           0x1
#define MASK_PIPE_CFGA_ANA_CFG2_CFG_TEST_DEEMPH_HALFX2                                                        0x80000000
#define MASK_PIPE_CFGA_ANA_CFG2_CFG_FORCE_DEEMPH_HALFX2                                                       0x40000000
#define MASK_PIPE_CFGA_ANA_CFG2_CFG_TEST_DEEMPH_HALFX1                                                        0x20000000
#define MASK_PIPE_CFGA_ANA_CFG2_CFG_FORCE_DEEMPH_HALFX1                                                       0x10000000
#define MASK_PIPE_CFGA_ANA_CFG2_CFG_TEST_HALF_CELLX2_EN                                                       0x8000000
#define MASK_PIPE_CFGA_ANA_CFG2_CFG_FORCE_HALF_CELLX2_EN                                                      0x4000000
#define MASK_PIPE_CFGA_ANA_CFG2_CFG_TEST_HALF_CELLX1_EN                                                       0x2000000
#define MASK_PIPE_CFGA_ANA_CFG2_CFG_FORCE_HALF_CELLX1_EN                                                      0x1000000
#define MASK_PIPE_CFGA_ANA_CFG2_CFG_FORCE_DEEMPHX2                                                            0x800000
#define MASK_PIPE_CFGA_ANA_CFG2_CFG_TEST_DEEMPHX2                                                             0x700000
#define MASK_PIPE_CFGA_ANA_CFG2_CFG_FORCE_DEEMPHX1                                                            0x80000
#define MASK_PIPE_CFGA_ANA_CFG2_CFG_TEST_DEEMPHX1                                                             0x70000
#define MASK_PIPE_CFGA_ANA_CFG2_CFG_FORCE_TRIM_BG                                                             0x4000
#define MASK_PIPE_CFGA_ANA_CFG2_CFG_FORCE_TRIM_TXRCTL                                                         0x2000
#define MASK_PIPE_CFGA_ANA_CFG2_CFG_FORCE_TRIM_RXRCTL                                                         0x1000
#define MASK_PIPE_CFGA_ANA_CFG2_CFG_TRIM_BG                                                                   0xf00
#define MASK_PIPE_CFGA_ANA_CFG2_CFG_TRIM_TXRCTL                                                               0xf0
#define MASK_PIPE_CFGA_ANA_CFG2_CFG_TRIM_RXRCTL                                                               0xf
#define MASK_PIPE_CFGA_ANA_CFG3_CFG_TEST_TXSWING                                                              0x20000000
#define MASK_PIPE_CFGA_ANA_CFG3_CFG_FORCE_TXSWING                                                             0x10000000
#define MASK_PIPE_CFGA_ANA_CFG3_CFG_FORCE_TXRCTLX2                                                            0x8000000
#define MASK_PIPE_CFGA_ANA_CFG3_CFG_TEST_TXRCTLX2                                                             0x7000000
#define MASK_PIPE_CFGA_ANA_CFG3_CFG_FORCE_TXRCTLX1                                                            0x800000
#define MASK_PIPE_CFGA_ANA_CFG3_CFG_TEST_TXRCTLX1                                                             0x700000
#define MASK_PIPE_CFGA_ANA_CFG3_CFG_PI_DIV2                                                                   0x20000
#define MASK_PIPE_CFGA_ANA_CFG3_CFG_HIGHGAIN                                                                  0x10000
#define MASK_PIPE_CFGA_ANA_CFG3_CFG_BIAS_BOOST                                                                0xf00
#define MASK_PIPE_CFGA_ANA_CFG3_CFG_PEAK2G5                                                                   0x80
#define MASK_PIPE_CFGA_ANA_CFG3_CFG_CONSTGM_EN                                                                0x40
#define MASK_PIPE_CFGA_ANA_CFG3_CFG_LDO_PI_REF                                                                0x30
#define MASK_PIPE_CFGA_ANA_CFG3_CFG_LDO_RX_REF                                                                0xc
#define MASK_PIPE_CFGA_ANA_CFG3_CFG_SQ_CTRL                                                                   0x3
#define MASK_PIPE_CFGA_ANA_CFG4_CFG_LEQ_HOLD                                                                  0x10000000
#define MASK_PIPE_CFGA_ANA_CFG4_CFG_LEQ_ADAPT_EN                                                              0x8000000
#define MASK_PIPE_CFGA_ANA_CFG4_CFG_LEQ_MAX                                                                   0x7c00000
#define MASK_PIPE_CFGA_ANA_CFG4_CFG_LEQ_MIN                                                                   0x3e0000
#define MASK_PIPE_CFGA_ANA_CFG4_CFG_LEQ_INIT                                                                  0x1f000
#define MASK_PIPE_CFGA_ANA_CFG4_CFG_LEQ_MANUAL                                                                0x800
#define MASK_PIPE_CFGA_ANA_CFG4_CFG_LEQ_LOOP_GAIN                                                             0x700
#define MASK_PIPE_CFGA_ANA_CFG4_CFG_LEQ_RATE                                                                  0xf0
#define MASK_PIPE_CFGA_ANA_CFG4_CFG_LEQ_RATE_EN                                                               0x8
#define MASK_PIPE_CFGA_ANA_CFG4_CFG_LEQ_SLICE_EN                                                              0x4
#define MASK_PIPE_CFGA_ANA_CFG4_CFG_LEQ_ADAPT_INV                                                             0x2
#define MASK_PIPE_CFGA_ANA_CFG4_CFG_LEQ_ADAPT_RSTN                                                            0x1
#define MASK_PIPE_CFGA_ANA_CFG5_CFG_LEQ_OFFSET_IN                                                             0xf000000
#define MASK_PIPE_CFGA_ANA_CFG5_CFG_READ_LEQ_LIMIT                                                            0x100000
#define MASK_PIPE_CFGA_ANA_CFG5_CFG_OFFK_RATE                                                                 0xf0000
#define MASK_PIPE_CFGA_ANA_CFG5_CFG_OFFK_RATE_EN                                                              0x8000
#define MASK_PIPE_CFGA_ANA_CFG5_CFG_STABLE_MODE_SLICER                                                        0x7000
#define MASK_PIPE_CFGA_ANA_CFG5_CFG_OFFK_INV_SLICER                                                           0x800
#define MASK_PIPE_CFGA_ANA_CFG5_CFG_STABLE_MODE_AFE                                                           0x700
#define MASK_PIPE_CFGA_ANA_CFG5_CFG_OFFK_INV_AFE                                                              0x80
#define MASK_PIPE_CFGA_ANA_CFG5_CFG_OFFK_MODE                                                                 0x40
#define MASK_PIPE_CFGA_ANA_CFG5_CFG_OFFK_BIAS_HALF                                                            0x20
#define MASK_PIPE_CFGA_ANA_CFG5_CFG_LEQ_INIT_G1                                                               0x1f
#define MASK_PIPE_CFGA_ANA_CFG6_CFG_OFFK_FINISH                                                               0x10000000
#define MASK_PIPE_CFGA_ANA_CFG6_CFG_READ_COEF_OUT                                                             0xff00000
#define MASK_PIPE_CFGA_ANA_CFG6_CFG_OFFK_MANUAL_AFE                                                           0x10000
#define MASK_PIPE_CFGA_ANA_CFG6_CFG_READ_COEF_SEL                                                             0xff00
#define MASK_PIPE_CFGA_ANA_CFG6_CFG_OFFK_INIT_AFE                                                             0xff
#define MASK_PIPE_CFGA_ANA_CFG7_CFG_MIXER_RST                                                                 0x20000000
#define MASK_PIPE_CFGA_ANA_CFG7_CFG_FREQOSIN                                                                  0x10000000
#define MASK_PIPE_CFGA_ANA_CFG7_CFG_FREQ_INTEG_IN                                                             0xff00000
#define MASK_PIPE_CFGA_ANA_CFG7_CFG_FIRST_ORDER_N                                                             0x80000
#define MASK_PIPE_CFGA_ANA_CFG7_CFG_FPATH_OFF                                                                 0x40000
#define MASK_PIPE_CFGA_ANA_CFG7_CFG_PPM_CTRL                                                                  0x30000
#define MASK_PIPE_CFGA_ANA_CFG7_CFG_SAT_CTRL                                                                  0x8000
#define MASK_PIPE_CFGA_ANA_CFG7_CFG_FGAINC                                                                    0x7000
#define MASK_PIPE_CFGA_ANA_CFG7_CFG_CDR_MODE_CTRL                                                             0x800
#define MASK_PIPE_CFGA_ANA_CFG7_CFG_PGAINC                                                                    0x700
#define MASK_PIPE_CFGA_ANA_CFG7_CFG_PI_MANUAL_EN                                                              0x80
#define MASK_PIPE_CFGA_ANA_CFG7_CFG_PI_MANUAL                                                                 0x7f
#define MASK_PIPE_CFGA_ANA_CFG8_CFG_STEP3_CFG                                                                 0xff000000
#define MASK_PIPE_CFGA_ANA_CFG8_CFG_STEP2_CFG                                                                 0xff0000
#define MASK_PIPE_CFGA_ANA_CFG8_CFG_STEP1_CFG                                                                 0xff00
#define MASK_PIPE_CFGA_ANA_CFG8_CFG_CDR_SCENARIO                                                              0xc0
#define MASK_PIPE_CFGA_ANA_CFG8_CFG_CDR_JUMP_STEP                                                             0x20
#define MASK_PIPE_CFGA_ANA_CFG8_CFG_CDR_JUMP_INIT                                                             0x10
#define MASK_PIPE_CFGA_ANA_CFG8_CFG_CDR_JUMP_VTH                                                              0xc
#define MASK_PIPE_CFGA_ANA_CFG8_CFG_CDR_JUMP_CASE                                                             0x2
#define MASK_PIPE_CFGA_ANA_CFG8_CFG_CDR_MONITOR_BYPASS                                                        0x1
#define MASK_PIPE_CFGA_ANA_CFG9_CFG_STEP2_CYCLE                                                               0xffff0000
#define MASK_PIPE_CFGA_ANA_CFG9_CFG_STEP1_CYCLE                                                               0xffff
#define MASK_PIPE_CFGA_ANA_CFG10_CFG_STEP3_CFG_G1                                                             0xff000000
#define MASK_PIPE_CFGA_ANA_CFG10_CFG_STEP2_CFG_G1                                                             0xff0000
#define MASK_PIPE_CFGA_ANA_CFG10_CFG_STEP1_CFG_G1                                                             0xff00
#define MASK_PIPE_CFGA_ANA_CFG10_CFG_HIGHGAIN_G1                                                              0x40
#define MASK_PIPE_CFGA_ANA_CFG10_CFG_PI_DIV2_G1                                                               0x20
#define MASK_PIPE_CFGA_ANA_CFG10_CFG_CDR_MODE_CTRL_G1                                                         0x10
#define MASK_PIPE_CFGA_ANA_CFG10_CFG_VCO_BAND_G1                                                              0x8
#define MASK_PIPE_CFGA_ANA_CFG10_CFG_PREDIV_G1                                                                0x4
#define MASK_PIPE_CFGA_ANA_CFG10_CFG_POSTDIV_EN_G1                                                            0x2
#define MASK_PIPE_CFGA_ANA_CFG10_CFG_PEAK2G5_G1                                                               0x1
#define MASK_PIPE_CFGA_ANA_CFG11_CFG_STEP3_CFG_G1_ONLY                                                        0xff000000
#define MASK_PIPE_CFGA_ANA_CFG11_CFG_STEP2_CFG_G1_ONLY                                                        0xff0000
#define MASK_PIPE_CFGA_ANA_CFG11_CFG_STEP1_CFG_G1_ONLY                                                        0xff00
#define MASK_PIPE_CFGA_ANA_CFG11_CFG_HIGHGAIN_G1_ONLY                                                         0x40
#define MASK_PIPE_CFGA_ANA_CFG11_CFG_PI_DIV2_G1_ONLY                                                          0x20
#define MASK_PIPE_CFGA_ANA_CFG11_CFG_CDR_MODE_CTRL_G1_ONLY                                                    0x10
#define MASK_PIPE_CFGA_ANA_CFG11_CFG_VCO_BAND_G1_ONLY                                                         0x8
#define MASK_PIPE_CFGA_ANA_CFG11_CFG_PREDIV_G1_ONLY                                                           0x4
#define MASK_PIPE_CFGA_ANA_CFG11_CFG_POSTDIV_EN_G1_ONLY                                                       0x2
#define MASK_PIPE_CFGA_ANA_CFG11_CFG_PEAK2G5_G1_ONLY                                                          0x1
#define MASK_PIPE_CFGA_ANA_CFG12_CFG_LDO_0P9_REF_SEL                                                          0x400
#define MASK_PIPE_CFGA_ANA_CFG12_CFG_LDO_0P9_REF                                                              0x300
#define MASK_PIPE_CFGA_ANA_CFG12_CFG_TXLDOCK_FILTER                                                           0xc0
#define MASK_PIPE_CFGA_ANA_CFG12_CFG_CK_PATH_CTRL                                                             0x20
#define MASK_PIPE_CFGA_ANA_CFG12_CFG_VCMHIZ_SEL                                                               0x10
#define MASK_PIPE_CFGA_ANA_CFG12_CFG_VCMZ_SEL                                                                 0x8
#define MASK_PIPE_CFGA_ANA_CFG12_CFG_VCM_HOLD_CTRL                                                            0x4
#define MASK_PIPE_CFGA_ANA_CFG12_CFG_TDR_REF                                                                  0x3
#define MASK_PIPE_CFGA_ANA_CFG13_CFG_G1_ONLY                                                                  0x10000000
#define MASK_PIPE_CFGA_ANA_CFG13_CFG_CP_G1_ONLY                                                               0xc000000
#define MASK_PIPE_CFGA_ANA_CFG13_CFG_CP_G1                                                                    0x3000000
#define MASK_PIPE_CFGA_ANA_CFG13_CFG_FORCE_REFCLK_EN                                                          0x800000
#define MASK_PIPE_CFGA_ANA_CFG13_CFG_REFCLK_SINGLEIN                                                          0x400000
#define MASK_PIPE_CFGA_ANA_CFG13_CFG_REFCLK_26M_SEL                                                           0x200000
#define MASK_PIPE_CFGA_ANA_CFG13_CFG_LDO_PLL_VCO_BYPASS                                                       0x100000
#define MASK_PIPE_CFGA_ANA_CFG13_CFG_LDO_PLL_VCO                                                              0xc0000
#define MASK_PIPE_CFGA_ANA_CFG13_CFG_DIV_S                                                                    0x20000
#define MASK_PIPE_CFGA_ANA_CFG13_CFG_POSTDIV_EN                                                               0x10000
#define MASK_PIPE_CFGA_ANA_CFG13_CFG_PREDIV                                                                   0x8000
#define MASK_PIPE_CFGA_ANA_CFG13_CFG_NS                                                                       0x7f00
#define MASK_PIPE_CFGA_ANA_CFG13_CFG_LPF                                                                      0xf0
#define MASK_PIPE_CFGA_ANA_CFG13_CFG_CP                                                                       0xc
#define MASK_PIPE_CFGA_ANA_CFG13_CFG_VCO_BAND                                                                 0x2
#define MASK_PIPE_CFGA_ANA_CFG13_CFG_REFCLK_SEL                                                               0x1
#define MASK_PIPE_CFGA_ANA_CFG14_CFG_MISC_OUT                                                                 0xf0
#define MASK_PIPE_CFGA_ANA_CFG14_CFG_MISC_IN                                                                  0xf
#define MASK_PMU_APB_PD_APCPU_TOP_DBG_SHUTDOWN_EN                                                             0x10000000
#define MASK_PMU_APB_PD_APCPU_TOP_PD_SEL                                                                      0x8000000
#define MASK_PMU_APB_PD_APCPU_TOP_FORCE_SHUTDOWN                                                              0x2000000
#define MASK_PMU_APB_PD_APCPU_TOP_AUTO_SHUTDOWN_EN                                                            0x1000000
#define MASK_PMU_APB_PD_APCPU_TOP_PWR_ON_SEQ_DLY                                                              0xff00
#define MASK_PMU_APB_PD_APCPU_TOP_ISO_ON_DLY                                                                  0xff
#define MASK_PMU_APB_PD_APCPU_C0_WFI_SHUTDOWN_EN                                                              0x20000000
#define MASK_PMU_APB_PD_APCPU_C0_DBG_SHUTDOWN_EN                                                              0x10000000
#define MASK_PMU_APB_PD_APCPU_C0_PD_SEL                                                                       0x8000000
#define MASK_PMU_APB_PD_APCPU_C0_FORCE_SHUTDOWN                                                               0x2000000
#define MASK_PMU_APB_PD_APCPU_C0_AUTO_SHUTDOWN_EN                                                             0x1000000
#define MASK_PMU_APB_PD_APCPU_C0_PWR_ON_DLY                                                                   0xff0000
#define MASK_PMU_APB_PD_APCPU_C0_PWR_ON_SEQ_DLY                                                               0xff00
#define MASK_PMU_APB_PD_APCPU_C0_ISO_ON_DLY                                                                   0xff
#define MASK_PMU_APB_PD_APCPU_C1_WFI_SHUTDOWN_EN                                                              0x20000000
#define MASK_PMU_APB_PD_APCPU_C1_DBG_SHUTDOWN_EN                                                              0x10000000
#define MASK_PMU_APB_PD_APCPU_C1_PD_SEL                                                                       0x8000000
#define MASK_PMU_APB_PD_APCPU_C1_FORCE_SHUTDOWN                                                               0x2000000
#define MASK_PMU_APB_PD_APCPU_C1_AUTO_SHUTDOWN_EN                                                             0x1000000
#define MASK_PMU_APB_PD_APCPU_C1_PWR_ON_DLY                                                                   0xff0000
#define MASK_PMU_APB_PD_APCPU_C1_PWR_ON_SEQ_DLY                                                               0xff00
#define MASK_PMU_APB_PD_APCPU_C1_ISO_ON_DLY                                                                   0xff
#define MASK_PMU_APB_PD_APCPU_C2_WFI_SHUTDOWN_EN                                                              0x20000000
#define MASK_PMU_APB_PD_APCPU_C2_DBG_SHUTDOWN_EN                                                              0x10000000
#define MASK_PMU_APB_PD_APCPU_C2_PD_SEL                                                                       0x8000000
#define MASK_PMU_APB_PD_APCPU_C2_FORCE_SHUTDOWN                                                               0x2000000
#define MASK_PMU_APB_PD_APCPU_C2_AUTO_SHUTDOWN_EN                                                             0x1000000
#define MASK_PMU_APB_PD_APCPU_C2_PWR_ON_DLY                                                                   0xff0000
#define MASK_PMU_APB_PD_APCPU_C2_PWR_ON_SEQ_DLY                                                               0xff00
#define MASK_PMU_APB_PD_APCPU_C2_ISO_ON_DLY                                                                   0xff
#define MASK_PMU_APB_PD_APCPU_C3_WFI_SHUTDOWN_EN                                                              0x20000000
#define MASK_PMU_APB_PD_APCPU_C3_DBG_SHUTDOWN_EN                                                              0x10000000
#define MASK_PMU_APB_PD_APCPU_C3_PD_SEL                                                                       0x8000000
#define MASK_PMU_APB_PD_APCPU_C3_FORCE_SHUTDOWN                                                               0x2000000
#define MASK_PMU_APB_PD_APCPU_C3_AUTO_SHUTDOWN_EN                                                             0x1000000
#define MASK_PMU_APB_PD_APCPU_C3_PWR_ON_DLY                                                                   0xff0000
#define MASK_PMU_APB_PD_APCPU_C3_PWR_ON_SEQ_DLY                                                               0xff00
#define MASK_PMU_APB_PD_APCPU_C3_ISO_ON_DLY                                                                   0xff
#define MASK_PMU_APB_PD_APCPU_TOP_DCDC_PWR_ON_DLY                                                             0xff00
#define MASK_PMU_APB_PD_APCPU_TOP_DCDC_PWR_OFF_DLY                                                            0xff
#define MASK_PMU_APB_PD_AP_VSP_FORCE_SHUTDOWN                                                                 0x2000000
#define MASK_PMU_APB_PD_AP_VSP_AUTO_SHUTDOWN_EN                                                               0x1000000
#define MASK_PMU_APB_PD_AP_VSP_PWR_ON_DLY                                                                     0xff0000
#define MASK_PMU_APB_PD_AP_VSP_PWR_ON_SEQ_DLY                                                                 0xff00
#define MASK_PMU_APB_PD_AP_VSP_ISO_ON_DLY                                                                     0xff
#define MASK_PMU_APB_PD_AP_SYS_FORCE_SHUTDOWN                                                                 0x2000000
#define MASK_PMU_APB_PD_AP_SYS_AUTO_SHUTDOWN_EN                                                               0x1000000
#define MASK_PMU_APB_PD_AP_SYS_PWR_ON_DLY                                                                     0xff0000
#define MASK_PMU_APB_PD_AP_SYS_PWR_ON_SEQ_DLY                                                                 0xff00
#define MASK_PMU_APB_PD_AP_SYS_ISO_ON_DLY                                                                     0xff
#define MASK_PMU_APB_PD_AP_VDSP_PD_SEL                                                                        0x8000000
#define MASK_PMU_APB_PD_AP_VDSP_FORCE_SHUTDOWN                                                                0x2000000
#define MASK_PMU_APB_PD_AP_VDSP_AUTO_SHUTDOWN_EN                                                              0x1000000
#define MASK_PMU_APB_PD_AP_VDSP_PWR_ON_DLY                                                                    0xff0000
#define MASK_PMU_APB_PD_AP_VDSP_PWR_ON_SEQ_DLY                                                                0xff00
#define MASK_PMU_APB_PD_AP_VDSP_ISO_ON_DLY                                                                    0xff
#define MASK_PMU_APB_PD_MM_TOP_FORCE_SHUTDOWN                                                                 0x2000000
#define MASK_PMU_APB_PD_MM_TOP_AUTO_SHUTDOWN_EN                                                               0x1000000
#define MASK_PMU_APB_PD_MM_TOP_PWR_ON_DLY                                                                     0xff0000
#define MASK_PMU_APB_PD_MM_TOP_PWR_ON_SEQ_DLY                                                                 0xff00
#define MASK_PMU_APB_PD_MM_TOP_ISO_ON_DLY                                                                     0xff
#define MASK_PMU_APB_PD_GPU_RGX_DUST_PWRUP_ABORT                                                              0x10000000
#define MASK_PMU_APB_PD_GPU_RGX_DUST_PWRDWN_ABORT                                                             0x8000000
#define MASK_PMU_APB_PD_GPU_RGX_DUST_PD_SEL                                                                   0x4000000
#define MASK_PMU_APB_PD_GPU_RGX_DUST_FORCE_SHUTDOWN                                                           0x2000000
#define MASK_PMU_APB_PD_GPU_RGX_DUST_AUTO_SHUTDOWN_EN                                                         0x1000000
#define MASK_PMU_APB_PD_GPU_RGX_DUST_PWR_ON_DLY                                                               0xff0000
#define MASK_PMU_APB_PD_GPU_RGX_DUST_PWR_ON_SEQ_DLY                                                           0xff00
#define MASK_PMU_APB_PD_GPU_RGX_DUST_ISO_ON_DLY                                                               0xff
#define MASK_PMU_APB_PD_GPU_RGX_DUST_SHUTDOWN_DLY                                                             0xff000000
#define MASK_PMU_APB_PD_GPU_RGX_DUST_RST_DEASSERT_DLY                                                         0xff0000
#define MASK_PMU_APB_PD_GPU_RGX_DUST_RST_ASSERT_DLY                                                           0xff00
#define MASK_PMU_APB_PD_GPU_RGX_DUST_ISO_OFF_DLY                                                              0xff
#define MASK_PMU_APB_PD_GPU_TOP_FORCE_SHUTDOWN                                                                0x2000000
#define MASK_PMU_APB_PD_GPU_TOP_AUTO_SHUTDOWN_EN                                                              0x1000000
#define MASK_PMU_APB_PD_GPU_TOP_PWR_ON_DLY                                                                    0xff0000
#define MASK_PMU_APB_PD_GPU_TOP_PWR_ON_SEQ_DLY                                                                0xff00
#define MASK_PMU_APB_PD_GPU_TOP_ISO_ON_DLY                                                                    0xff
#define MASK_PMU_APB_PD_WTLCP_LTE_CE_FORCE_SHUTDOWN                                                           0x2000000
#define MASK_PMU_APB_PD_WTLCP_LTE_CE_AUTO_SHUTDOWN_EN                                                         0x1000000
#define MASK_PMU_APB_PD_WTLCP_LTE_CE_PWR_ON_DLY                                                               0xff0000
#define MASK_PMU_APB_PD_WTLCP_LTE_CE_PWR_ON_SEQ_DLY                                                           0xff00
#define MASK_PMU_APB_PD_WTLCP_LTE_CE_ISO_ON_DLY                                                               0xff
#define MASK_PMU_APB_PD_WTLCP_LTE_DPFEC_FORCE_SHUTDOWN                                                        0x2000000
#define MASK_PMU_APB_PD_WTLCP_LTE_DPFEC_AUTO_SHUTDOWN_EN                                                      0x1000000
#define MASK_PMU_APB_PD_WTLCP_LTE_DPFEC_PWR_ON_DLY                                                            0xff0000
#define MASK_PMU_APB_PD_WTLCP_LTE_DPFEC_PWR_ON_SEQ_DLY                                                        0xff00
#define MASK_PMU_APB_PD_WTLCP_LTE_DPFEC_ISO_ON_DLY                                                            0xff
#define MASK_PMU_APB_PD_WTLCP_LDSP_PD_SEL                                                                     0x8000000
#define MASK_PMU_APB_PD_WTLCP_LDSP_FORCE_SHUTDOWN                                                             0x2000000
#define MASK_PMU_APB_PD_WTLCP_LDSP_AUTO_SHUTDOWN_EN                                                           0x1000000
#define MASK_PMU_APB_PD_WTLCP_LDSP_PWR_ON_DLY                                                                 0xff0000
#define MASK_PMU_APB_PD_WTLCP_LDSP_PWR_ON_SEQ_DLY                                                             0xff00
#define MASK_PMU_APB_PD_WTLCP_LDSP_ISO_ON_DLY                                                                 0xff
#define MASK_PMU_APB_PD_WTLCP_TGDSP_PD_SEL                                                                    0x8000000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_FORCE_SHUTDOWN                                                            0x2000000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_AUTO_SHUTDOWN_EN                                                          0x1000000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_PWR_ON_DLY                                                                0xff0000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_PWR_ON_SEQ_DLY                                                            0xff00
#define MASK_PMU_APB_PD_WTLCP_TGDSP_ISO_ON_DLY                                                                0xff
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_FORCE_SHUTDOWN                                                          0x2000000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_AUTO_SHUTDOWN_EN                                                        0x1000000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_PWR_ON_DLY                                                              0xff0000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_PWR_ON_SEQ_DLY                                                          0xff00
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_ISO_ON_DLY                                                              0xff
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_FORCE_SHUTDOWN                                                          0x2000000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_AUTO_SHUTDOWN_EN                                                        0x1000000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_PWR_ON_DLY                                                              0xff0000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_PWR_ON_SEQ_DLY                                                          0xff00
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_ISO_ON_DLY                                                              0xff
#define MASK_PMU_APB_PD_WTLCP_LTE_PROC_FORCE_SHUTDOWN                                                         0x2000000
#define MASK_PMU_APB_PD_WTLCP_LTE_PROC_AUTO_SHUTDOWN_EN                                                       0x1000000
#define MASK_PMU_APB_PD_WTLCP_LTE_PROC_PWR_ON_DLY                                                             0xff0000
#define MASK_PMU_APB_PD_WTLCP_LTE_PROC_PWR_ON_SEQ_DLY                                                         0xff00
#define MASK_PMU_APB_PD_WTLCP_LTE_PROC_ISO_ON_DLY                                                             0xff
#define MASK_PMU_APB_PD_WTLCP_TD_PROC_FORCE_SHUTDOWN                                                          0x2000000
#define MASK_PMU_APB_PD_WTLCP_TD_PROC_AUTO_SHUTDOWN_EN                                                        0x1000000
#define MASK_PMU_APB_PD_WTLCP_TD_PROC_PWR_ON_DLY                                                              0xff0000
#define MASK_PMU_APB_PD_WTLCP_TD_PROC_PWR_ON_SEQ_DLY                                                          0xff00
#define MASK_PMU_APB_PD_WTLCP_TD_PROC_ISO_ON_DLY                                                              0xff
#define MASK_PMU_APB_PD_WTLCP_SYS_FORCE_SHUTDOWN                                                              0x2000000
#define MASK_PMU_APB_PD_WTLCP_SYS_AUTO_SHUTDOWN_EN                                                            0x1000000
#define MASK_PMU_APB_PD_WTLCP_SYS_PWR_ON_DLY                                                                  0xff0000
#define MASK_PMU_APB_PD_WTLCP_SYS_PWR_ON_SEQ_DLY                                                              0xff00
#define MASK_PMU_APB_PD_WTLCP_SYS_ISO_ON_DLY                                                                  0xff
#define MASK_PMU_APB_PD_PUBCP_DBG_SHUTDOWN_EN                                                                 0x4000000
#define MASK_PMU_APB_PD_PUBCP_SYS_FORCE_SHUTDOWN                                                              0x2000000
#define MASK_PMU_APB_PD_PUBCP_SYS_AUTO_SHUTDOWN_EN                                                            0x1000000
#define MASK_PMU_APB_PD_PUBCP_SYS_PWR_ON_DLY                                                                  0xff0000
#define MASK_PMU_APB_PD_PUBCP_SYS_PWR_ON_SEQ_DLY                                                              0xff00
#define MASK_PMU_APB_PD_PUBCP_SYS_ISO_ON_DLY                                                                  0xff
#define MASK_PMU_APB_PD_AUDCP_AUDDSP_PD_SEL                                                                   0x8000000
#define MASK_PMU_APB_PD_AUDCP_AUDDSP_FORCE_SHUTDOWN                                                           0x2000000
#define MASK_PMU_APB_PD_AUDCP_AUDDSP_AUTO_SHUTDOWN_EN                                                         0x1000000
#define MASK_PMU_APB_PD_AUDCP_AUDDSP_PWR_ON_DLY                                                               0xff0000
#define MASK_PMU_APB_PD_AUDCP_AUDDSP_PWR_ON_SEQ_DLY                                                           0xff00
#define MASK_PMU_APB_PD_AUDCP_AUDDSP_ISO_ON_DLY                                                               0xff
#define MASK_PMU_APB_PD_AUDCP_SYS_FORCE_SHUTDOWN                                                              0x2000000
#define MASK_PMU_APB_PD_AUDCP_SYS_AUTO_SHUTDOWN_EN                                                            0x1000000
#define MASK_PMU_APB_PD_AUDCP_SYS_PWR_ON_DLY                                                                  0xff0000
#define MASK_PMU_APB_PD_AUDCP_SYS_PWR_ON_SEQ_DLY                                                              0xff00
#define MASK_PMU_APB_PD_AUDCP_SYS_ISO_ON_DLY                                                                  0xff
#define MASK_PMU_APB_PUBCP_FRC_STOP_REQ_FOR_WTL                                                               0x1
#define MASK_PMU_APB_PCIEPLL_V_WAIT_CNT                                                                       0xff00
#define MASK_PMU_APB_PCIEPLL_H_WAIT_CNT                                                                       0xff
#define MASK_PMU_APB_PD_PUB_SYS_FORCE_SHUTDOWN                                                                0x2000000
#define MASK_PMU_APB_PD_PUB_SYS_AUTO_SHUTDOWN_EN                                                              0x1000000
#define MASK_PMU_APB_PD_PUB_SYS_PWR_ON_DLY                                                                    0xff0000
#define MASK_PMU_APB_PD_PUB_SYS_PWR_ON_SEQ_DLY                                                                0xff00
#define MASK_PMU_APB_PD_PUB_SYS_ISO_ON_DLY                                                                    0xff
#define MASK_PMU_APB_AP_WAKEUP_POR_N                                                                          0x1
#define MASK_PMU_APB_XTLBUF1_WAIT_CNT                                                                         0xff000000
#define MASK_PMU_APB_XTLBUF0_WAIT_CNT                                                                         0xff0000
#define MASK_PMU_APB_XTL1_WAIT_CNT                                                                            0xff00
#define MASK_PMU_APB_XTL0_WAIT_CNT                                                                            0xff
#define MASK_PMU_APB_MPLL2_WAIT_CNT                                                                           0xff0000
#define MASK_PMU_APB_MPLL1_WAIT_CNT                                                                           0xff00
#define MASK_PMU_APB_MPLL0_WAIT_CNT                                                                           0xff
#define MASK_PMU_APB_LTEPLL_WAIT_CNT                                                                          0xff000000
#define MASK_PMU_APB_TWPLL_WAIT_CNT                                                                           0xff0000
#define MASK_PMU_APB_DPLL1_WAIT_CNT                                                                           0xff00
#define MASK_PMU_APB_DPLL0_WAIT_CNT                                                                           0xff
#define MASK_PMU_APB_ISPPLL_WAIT_CNT                                                                          0xff000000
#define MASK_PMU_APB_RPLL_WAIT_CNT                                                                            0xff0000
#define MASK_PMU_APB_GPLL_WAIT_CNT                                                                            0xff00
#define MASK_PMU_APB_APLL_WAIT_CNT                                                                            0xff
#define MASK_PMU_APB_XTL0_IPA_SEL                                                                             0x400
#define MASK_PMU_APB_XTL0_FRC_OFF                                                                             0x200
#define MASK_PMU_APB_XTL0_FRC_ON                                                                              0x100
#define MASK_PMU_APB_XTL0_TOP_DVFS_SEL                                                                        0x80
#define MASK_PMU_APB_XTL0_ESE_SEL                                                                             0x40
#define MASK_PMU_APB_XTL0_SP_SYS_SEL                                                                          0x20
#define MASK_PMU_APB_XTL0_PUB_SYS_SEL                                                                         0x10
#define MASK_PMU_APB_XTL0_AUDCP_SYS_SEL                                                                       0x8
#define MASK_PMU_APB_XTL0_PUBCP_SEL                                                                           0x4
#define MASK_PMU_APB_XTL0_WTLCP_SEL                                                                           0x2
#define MASK_PMU_APB_XTL0_AP_SEL                                                                              0x1
#define MASK_PMU_APB_XTL1_IPA_SEL                                                                             0x400
#define MASK_PMU_APB_XTL1_FRC_OFF                                                                             0x200
#define MASK_PMU_APB_XTL1_FRC_ON                                                                              0x100
#define MASK_PMU_APB_XTL1_TOP_DVFS_SEL                                                                        0x80
#define MASK_PMU_APB_XTL1_ESE_SEL                                                                             0x40
#define MASK_PMU_APB_XTL1_SP_SYS_SEL                                                                          0x20
#define MASK_PMU_APB_XTL1_PUB_SYS_SEL                                                                         0x10
#define MASK_PMU_APB_XTL1_AUDCP_SYS_SEL                                                                       0x8
#define MASK_PMU_APB_XTL1_PUBCP_SEL                                                                           0x4
#define MASK_PMU_APB_XTL1_WTLCP_SEL                                                                           0x2
#define MASK_PMU_APB_XTL1_AP_SEL                                                                              0x1
#define MASK_PMU_APB_ISPPLL_IPA_SEL                                                                           0x800
#define MASK_PMU_APB_ISPPLL_REF_SEL                                                                           0x400
#define MASK_PMU_APB_ISPPLL_FRC_OFF                                                                           0x200
#define MASK_PMU_APB_ISPPLL_FRC_ON                                                                            0x100
#define MASK_PMU_APB_ISPPLL_TOP_DVFS_SEL                                                                      0x80
#define MASK_PMU_APB_ISPPLL_ESE_SEL                                                                           0x40
#define MASK_PMU_APB_ISPPLL_SP_SYS_SEL                                                                        0x20
#define MASK_PMU_APB_ISPPLL_PUB_SYS_SEL                                                                       0x10
#define MASK_PMU_APB_ISPPLL_AUDCP_SYS_SEL                                                                     0x8
#define MASK_PMU_APB_ISPPLL_PUBCP_SEL                                                                         0x4
#define MASK_PMU_APB_ISPPLL_WTLCP_SEL                                                                         0x2
#define MASK_PMU_APB_ISPPLL_AP_SEL                                                                            0x1
#define MASK_PMU_APB_XTLBUF0_IPA_SEL                                                                          0x400
#define MASK_PMU_APB_XTLBUF0_FRC_OFF                                                                          0x200
#define MASK_PMU_APB_XTLBUF0_FRC_ON                                                                           0x100
#define MASK_PMU_APB_XTLBUF0_TOP_DVFS_SEL                                                                     0x80
#define MASK_PMU_APB_XTLBUF0_ESE_SEL                                                                          0x40
#define MASK_PMU_APB_XTLBUF0_SP_SYS_SEL                                                                       0x20
#define MASK_PMU_APB_XTLBUF0_PUB_SYS_SEL                                                                      0x10
#define MASK_PMU_APB_XTLBUF0_AUDCP_SYS_SEL                                                                    0x8
#define MASK_PMU_APB_XTLBUF0_PUBCP_SEL                                                                        0x4
#define MASK_PMU_APB_XTLBUF0_WTLCP_SEL                                                                        0x2
#define MASK_PMU_APB_XTLBUF0_AP_SEL                                                                           0x1
#define MASK_PMU_APB_XTLBUF1_IPA_SEL                                                                          0x400
#define MASK_PMU_APB_XTLBUF1_FRC_OFF                                                                          0x200
#define MASK_PMU_APB_XTLBUF1_FRC_ON                                                                           0x100
#define MASK_PMU_APB_XTLBUF1_TOP_DVFS_SEL                                                                     0x80
#define MASK_PMU_APB_XTLBUF1_ESE_SEL                                                                          0x40
#define MASK_PMU_APB_XTLBUF1_SP_SYS_SEL                                                                       0x20
#define MASK_PMU_APB_XTLBUF1_PUB_SYS_SEL                                                                      0x10
#define MASK_PMU_APB_XTLBUF1_AUDCP_SYS_SEL                                                                    0x8
#define MASK_PMU_APB_XTLBUF1_PUBCP_SEL                                                                        0x4
#define MASK_PMU_APB_XTLBUF1_WTLCP_SEL                                                                        0x2
#define MASK_PMU_APB_XTLBUF1_AP_SEL                                                                           0x1
#define MASK_PMU_APB_DPLL0_IPA_SEL                                                                            0x800
#define MASK_PMU_APB_DPLL0_TOP_DVFS_SEL                                                                       0x400
#define MASK_PMU_APB_DPLL0_REF_SEL                                                                            0x200
#define MASK_PMU_APB_DPLL0_FRC_OFF                                                                            0x100
#define MASK_PMU_APB_DPLL0_FRC_ON                                                                             0x80
#define MASK_PMU_APB_DPLL0_ESE_SEL                                                                            0x40
#define MASK_PMU_APB_DPLL0_SP_SYS_SEL                                                                         0x20
#define MASK_PMU_APB_DPLL0_PUB_SYS_SEL                                                                        0x10
#define MASK_PMU_APB_DPLL0_AUDCP_SYS_SEL                                                                      0x8
#define MASK_PMU_APB_DPLL0_PUBCP_SEL                                                                          0x4
#define MASK_PMU_APB_DPLL0_WTLCP_SEL                                                                          0x2
#define MASK_PMU_APB_DPLL0_AP_SEL                                                                             0x1
#define MASK_PMU_APB_DPLL1_IPA_SEL                                                                            0x800
#define MASK_PMU_APB_DPLL1_TOP_DVFS_SEL                                                                       0x400
#define MASK_PMU_APB_DPLL1_REF_SEL                                                                            0x200
#define MASK_PMU_APB_DPLL1_FRC_OFF                                                                            0x100
#define MASK_PMU_APB_DPLL1_FRC_ON                                                                             0x80
#define MASK_PMU_APB_DPLL1_ESE_SEL                                                                            0x40
#define MASK_PMU_APB_DPLL1_SP_SYS_SEL                                                                         0x20
#define MASK_PMU_APB_DPLL1_PUB_SYS_SEL                                                                        0x10
#define MASK_PMU_APB_DPLL1_AUDCP_SYS_SEL                                                                      0x8
#define MASK_PMU_APB_DPLL1_PUBCP_SEL                                                                          0x4
#define MASK_PMU_APB_DPLL1_WTLCP_SEL                                                                          0x2
#define MASK_PMU_APB_DPLL1_AP_SEL                                                                             0x1
#define MASK_PMU_APB_LTEPLL_IPA_SEL                                                                           0x1000
#define MASK_PMU_APB_LTEPLL_REF_SEL                                                                           0xc00
#define MASK_PMU_APB_LTEPLL_FRC_OFF                                                                           0x200
#define MASK_PMU_APB_LTEPLL_FRC_ON                                                                            0x100
#define MASK_PMU_APB_LTEPLL_TOP_DVFS_SEL                                                                      0x80
#define MASK_PMU_APB_LTEPLL_ESE_SEL                                                                           0x40
#define MASK_PMU_APB_LTEPLL_SP_SYS_SEL                                                                        0x20
#define MASK_PMU_APB_LTEPLL_PUB_SYS_SEL                                                                       0x10
#define MASK_PMU_APB_LTEPLL_AUDCP_SYS_SEL                                                                     0x8
#define MASK_PMU_APB_LTEPLL_PUBCP_SEL                                                                         0x4
#define MASK_PMU_APB_LTEPLL_WTLCP_SEL                                                                         0x2
#define MASK_PMU_APB_LTEPLL_AP_SEL                                                                            0x1
#define MASK_PMU_APB_TWPLL_IPA_SEL                                                                            0x1000
#define MASK_PMU_APB_TWPLL_REF_SEL                                                                            0xc00
#define MASK_PMU_APB_TWPLL_FRC_OFF                                                                            0x200
#define MASK_PMU_APB_TWPLL_FRC_ON                                                                             0x100
#define MASK_PMU_APB_TWPLL_TOP_DVFS_SEL                                                                       0x80
#define MASK_PMU_APB_TWPLL_ESE_SEL                                                                            0x40
#define MASK_PMU_APB_TWPLL_SP_SYS_SEL                                                                         0x20
#define MASK_PMU_APB_TWPLL_PUB_SYS_SEL                                                                        0x10
#define MASK_PMU_APB_TWPLL_AUDCP_SYS_SEL                                                                      0x8
#define MASK_PMU_APB_TWPLL_PUBCP_SEL                                                                          0x4
#define MASK_PMU_APB_TWPLL_WTLCP_SEL                                                                          0x2
#define MASK_PMU_APB_TWPLL_AP_SEL                                                                             0x1
#define MASK_PMU_APB_GPLL_IPA_SEL                                                                             0x800
#define MASK_PMU_APB_GPLL_TOP_DVFS_SEL                                                                        0x400
#define MASK_PMU_APB_GPLL_REF_SEL                                                                             0x200
#define MASK_PMU_APB_GPLL_FRC_OFF                                                                             0x100
#define MASK_PMU_APB_GPLL_FRC_ON                                                                              0x80
#define MASK_PMU_APB_GPLL_ESE_SEL                                                                             0x40
#define MASK_PMU_APB_GPLL_SP_SYS_SEL                                                                          0x20
#define MASK_PMU_APB_GPLL_PUB_SYS_SEL                                                                         0x10
#define MASK_PMU_APB_GPLL_AUDCP_SYS_SEL                                                                       0x8
#define MASK_PMU_APB_GPLL_PUBCP_SEL                                                                           0x4
#define MASK_PMU_APB_GPLL_WTLCP_SEL                                                                           0x2
#define MASK_PMU_APB_GPLL_AP_SEL                                                                              0x1
#define MASK_PMU_APB_RPLL_IPA_SEL                                                                             0x1000
#define MASK_PMU_APB_RPLL_REF_SEL                                                                             0xc00
#define MASK_PMU_APB_RPLL_FRC_OFF                                                                             0x200
#define MASK_PMU_APB_RPLL_FRC_ON                                                                              0x100
#define MASK_PMU_APB_RPLL_TOP_DVFS_SEL                                                                        0x80
#define MASK_PMU_APB_RPLL_ESE_SEL                                                                             0x40
#define MASK_PMU_APB_RPLL_SP_SYS_SEL                                                                          0x20
#define MASK_PMU_APB_RPLL_PUB_SYS_SEL                                                                         0x10
#define MASK_PMU_APB_RPLL_AUDCP_SYS_SEL                                                                       0x8
#define MASK_PMU_APB_RPLL_PUBCP_SEL                                                                           0x4
#define MASK_PMU_APB_RPLL_WTLCP_SEL                                                                           0x2
#define MASK_PMU_APB_RPLL_AP_SEL                                                                              0x1
#define MASK_PMU_APB_IPA_SYS_SOFT_RST                                                                         0x200000
#define MASK_PMU_APB_AI_CAMBRICON_SOFT_RST                                                                    0x100000
#define MASK_PMU_APB_AI_PWOERVR_SOFT_RST                                                                      0x80000
#define MASK_PMU_APB_AI_SYS_SOFT_RST                                                                          0x40000
#define MASK_PMU_APB_ESE_SYS_SOFT_RST                                                                         0x20000
#define MASK_PMU_APB_AP_VSP_SOFT_RST                                                                          0x10000
#define MASK_PMU_APB_WTLCP_TGDSP_SOFT_RST                                                                     0x8000
#define MASK_PMU_APB_WTLCP_LDSP_SOFT_RST                                                                      0x4000
#define MASK_PMU_APB_WCDMA_AON_SOFT_RST                                                                       0x2000
#define MASK_PMU_APB_WTLCP_AON_SOFT_RST                                                                       0x1000
#define MASK_PMU_APB_AP_VDSP_SOFT_RST                                                                         0x800
#define MASK_PMU_APB_AUDCP_AUDDSP_SOFT_RST                                                                    0x400
#define MASK_PMU_APB_AUDCP_SYS_SOFT_RST                                                                       0x200
#define MASK_PMU_APB_SP_SYS_SOFT_RST                                                                          0x100
#define MASK_PMU_APB_APCPU_SOFT_RST                                                                           0x80
#define MASK_PMU_APB_PUB_SOFT_RST                                                                             0x40
#define MASK_PMU_APB_AP_SOFT_RST                                                                              0x20
#define MASK_PMU_APB_GPU_SOFT_RST                                                                             0x10
#define MASK_PMU_APB_MM_SOFT_RST                                                                              0x8
#define MASK_PMU_APB_WTLCP_DSP_SYS_SRST                                                                       0x4
#define MASK_PMU_APB_PUBCP_SOFT_RST                                                                           0x2
#define MASK_PMU_APB_WTLCP_SOFT_RST                                                                           0x1
#define MASK_PMU_APB_PCIEPLL_H_IPA_SEL                                                                        0x2000
#define MASK_PMU_APB_PCIEPLL_H_REF_SEL                                                                        0x1c00
#define MASK_PMU_APB_PCIEPLL_H_FRC_OFF                                                                        0x200
#define MASK_PMU_APB_PCIEPLL_H_FRC_ON                                                                         0x100
#define MASK_PMU_APB_PCIEPLL_H_TOP_DVFS_SEL                                                                   0x80
#define MASK_PMU_APB_PCIEPLL_H_ESE_SEL                                                                        0x40
#define MASK_PMU_APB_PCIEPLL_H_SP_SYS_SEL                                                                     0x20
#define MASK_PMU_APB_PCIEPLL_H_PUB_SYS_SEL                                                                    0x10
#define MASK_PMU_APB_PCIEPLL_H_AUDCP_SYS_SEL                                                                  0x8
#define MASK_PMU_APB_PCIEPLL_H_PUBCP_SEL                                                                      0x4
#define MASK_PMU_APB_PCIEPLL_H_WTLCP_SEL                                                                      0x2
#define MASK_PMU_APB_PCIEPLL_H_AP_SEL                                                                         0x1
#define MASK_PMU_APB_PCIEPLL_V_IPA_SEL                                                                        0x2000
#define MASK_PMU_APB_PCIEPLL_V_REF_SEL                                                                        0x1c00
#define MASK_PMU_APB_PCIEPLL_V_FRC_OFF                                                                        0x200
#define MASK_PMU_APB_PCIEPLL_V_FRC_ON                                                                         0x100
#define MASK_PMU_APB_PCIEPLL_V_TOP_DVFS_SEL                                                                   0x80
#define MASK_PMU_APB_PCIEPLL_V_ESE_SEL                                                                        0x40
#define MASK_PMU_APB_PCIEPLL_V_SP_SYS_SEL                                                                     0x20
#define MASK_PMU_APB_PCIEPLL_V_PUB_SYS_SEL                                                                    0x10
#define MASK_PMU_APB_PCIEPLL_V_AUDCP_SYS_SEL                                                                  0x8
#define MASK_PMU_APB_PCIEPLL_V_PUBCP_SEL                                                                      0x4
#define MASK_PMU_APB_PCIEPLL_V_WTLCP_SEL                                                                      0x2
#define MASK_PMU_APB_PCIEPLL_V_AP_SEL                                                                         0x1
#define MASK_PMU_APB_PUBCP_DEEP_SLP_DBG                                                                       0xffff0000
#define MASK_PMU_APB_WTLCP_DEEP_SLP_DBG                                                                       0xffff
#define MASK_PMU_APB_XTLBUF_PCIEV_LDO_WAIT_CNT                                                                0xff000000
#define MASK_PMU_APB_XTLBUF_PCIEH_LDO_WAIT_CNT                                                                0xff0000
#define MASK_PMU_APB_XTLBUF1_LDO_WAIT_CNT                                                                     0xff00
#define MASK_PMU_APB_XTLBUF0_LDO_WAIT_CNT                                                                     0xff
#define MASK_PMU_APB_PUB_SYS_AUTO_LIGHT_SLEEP_ENABLE                                                          0xffffffff
#define MASK_PMU_APB_IPA_DEEP_SLEEP                                                                           0x80
#define MASK_PMU_APB_SP_SYS_DEEP_SLEEP                                                                        0x40
#define MASK_PMU_APB_AUDCP_DEEP_SLEEP                                                                         0x20
#define MASK_PMU_APB_PUB_SYS_DEEP_SLEEP                                                                       0x10
#define MASK_PMU_APB_ESE_DEEP_SLEEP                                                                           0x8
#define MASK_PMU_APB_PUBCP_DEEP_SLEEP                                                                         0x4
#define MASK_PMU_APB_WTLCP_DEEP_SLEEP                                                                         0x2
#define MASK_PMU_APB_AP_DEEP_SLEEP                                                                            0x1
#define MASK_PMU_APB_PUB_SYS_AUTO_DEEP_SLEEP_ENABLE                                                           0x100000
#define MASK_PMU_APB_DDR_SLEEP_DISABLE_ACK                                                                    0x80000
#define MASK_PMU_APB_DDR_SLEEP_DISABLE_ACK_BYP                                                                0x40000
#define MASK_PMU_APB_DDR_SLEEP_DISABLE                                                                        0x20000
#define MASK_PMU_APB_IPA_SLP_STATUS                                                                           0xf000000
#define MASK_PMU_APB_SP_SYS_SLP_STATUS                                                                        0xf00000
#define MASK_PMU_APB_ESE_SLP_STATUS                                                                           0xf0000
#define MASK_PMU_APB_AUDCP_SLP_STATUS                                                                         0xf000
#define MASK_PMU_APB_PUBCP_SLP_STATUS                                                                         0xf00
#define MASK_PMU_APB_WTLCP_SLP_STATUS                                                                         0xf0
#define MASK_PMU_APB_AP_SLP_STATUS                                                                            0xf
#define MASK_PMU_APB_PUB_SYS_SELF_REFRESH_FLAG_BYPASS                                                         0x4
#define MASK_PMU_APB_PUB_SYS_PWR_PD_ACK_BYPASS                                                                0x2
#define MASK_PMU_APB_PUB_SYS_DEEP_SLEEP_LOCK_ACK_BYPASS                                                       0x1
#define MASK_PMU_APB_IPA_PUB_SYS_DEEP_SLEEP_POLL                                                              0xff0000
#define MASK_PMU_APB_ESE_PUB_SYS_DEEP_SLEEP_POLL                                                              0xff00
#define MASK_PMU_APB_AUDCP_PUB_SYS_DEEP_SLEEP_POLL                                                            0xff
#define MASK_PMU_APB_AON_PUB_SYS_DEEP_SLEEP_POLL                                                              0xff000000
#define MASK_PMU_APB_PUBCP_PUB_SYS_DEEP_SLEEP_POLL                                                            0xff0000
#define MASK_PMU_APB_AP_PUB_SYS_DEEP_SLEEP_POLL                                                               0xff00
#define MASK_PMU_APB_WTLCP_PUB_SYS_DEEP_SLEEP_POLL                                                            0xff
#define MASK_PMU_APB_XTLBUF_PCIEH_WAIT_CNT                                                                    0xff00
#define MASK_PMU_APB_XTLBUF_PCIEV_WAIT_CNT                                                                    0xff
#define MASK_PMU_APB_XTLBUF_PCIEH_IPA_SEL                                                                     0x200
#define MASK_PMU_APB_XTLBUF_PCIEH_FRC_OFF                                                                     0x100
#define MASK_PMU_APB_XTLBUF_PCIEH_FRC_ON                                                                      0x80
#define MASK_PMU_APB_XTLBUF_PCIEH_ESE_SEL                                                                     0x40
#define MASK_PMU_APB_XTLBUF_PCIEH_SP_SYS_SEL                                                                  0x20
#define MASK_PMU_APB_XTLBUF_PCIEH_PUB_SYS_SEL                                                                 0x10
#define MASK_PMU_APB_XTLBUF_PCIEH_AUDCP_SYS_SEL                                                               0x8
#define MASK_PMU_APB_XTLBUF_PCIEH_PUBCP_SEL                                                                   0x4
#define MASK_PMU_APB_XTLBUF_PCIEH_WTLCP_SEL                                                                   0x2
#define MASK_PMU_APB_XTLBUF_PCIEH_AP_SEL                                                                      0x1
#define MASK_PMU_APB_XTLBUF_PCIEV_IPA_SEL                                                                     0x200
#define MASK_PMU_APB_XTLBUF_PCIEV_FRC_OFF                                                                     0x100
#define MASK_PMU_APB_XTLBUF_PCIEV_FRC_ON                                                                      0x80
#define MASK_PMU_APB_XTLBUF_PCIEV_ESE_SEL                                                                     0x40
#define MASK_PMU_APB_XTLBUF_PCIEV_SP_SYS_SEL                                                                  0x20
#define MASK_PMU_APB_XTLBUF_PCIEV_PUB_SYS_SEL                                                                 0x10
#define MASK_PMU_APB_XTLBUF_PCIEV_AUDCP_SYS_SEL                                                               0x8
#define MASK_PMU_APB_XTLBUF_PCIEV_PUBCP_SEL                                                                   0x4
#define MASK_PMU_APB_XTLBUF_PCIEV_WTLCP_SEL                                                                   0x2
#define MASK_PMU_APB_XTLBUF_PCIEV_AP_SEL                                                                      0x1
#define MASK_PMU_APB_PD_DCDC_AI_STATE                                                                         0xf00
#define MASK_PMU_APB_PD_DCDC_CPU1_STATE                                                                       0xf
#define MASK_PMU_APB_DDR_PUB_RET_EN                                                                           0x8000000
#define MASK_PMU_APB_DDR_PHY_ISO_RST_EN                                                                       0x4000000
#define MASK_PMU_APB_DDR_UMCTL_RET_EN                                                                         0x2000000
#define MASK_PMU_APB_DDR_PHY_AUTO_RET_EN                                                                      0x1000000
#define MASK_PMU_APB_DDR_UMCTL_SOFT_RST                                                                       0x10000
#define MASK_PMU_APB_DDR_PHY_CKE_RET_EN                                                                       0x1
#define MASK_PMU_APB_PD_IPA_SYS_BISR_DONE                                                                     0x40000000
#define MASK_PMU_APB_PD_ESE_SYS_BISR_DONE                                                                     0x20000000
#define MASK_PMU_APB_PD_APCPU_C7_BISR_DONE                                                                    0x10000000
#define MASK_PMU_APB_PD_APCPU_C6_BISR_DONE                                                                    0x8000000
#define MASK_PMU_APB_PD_APCPU_C5_BISR_DONE                                                                    0x4000000
#define MASK_PMU_APB_PD_APCPU_C4_BISR_DONE                                                                    0x2000000
#define MASK_PMU_APB_PD_GPU_RGX_DUST_BISR_DONE                                                                0x800000
#define MASK_PMU_APB_PD_AP_VSP_BISR_DONE                                                                      0x400000
#define MASK_PMU_APB_PD_AP_VDSP_BISR_DONE                                                                     0x200000
#define MASK_PMU_APB_PD_WTLCP_TD_PROC_BISR_DONE                                                               0x100000
#define MASK_PMU_APB_PD_WTLCP_LTE_PROC_BISR_DONE                                                              0x80000
#define MASK_PMU_APB_PD_AON_MEM_BISR_DONE                                                                     0x40000
#define MASK_PMU_APB_PD_PUBCP_SYS_BISR_DONE                                                                   0x20000
#define MASK_PMU_APB_PD_WTLCP_SYS_BISR_DONE                                                                   0x10000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_BISR_DONE                                                               0x8000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_BISR_DONE                                                               0x4000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_BISR_DONE                                                                 0x2000
#define MASK_PMU_APB_PD_WTLCP_LDSP_BISR_DONE                                                                  0x1000
#define MASK_PMU_APB_PD_WTLCP_LTE_DPFEC_BISR_DONE                                                             0x800
#define MASK_PMU_APB_PD_WTLCP_LTE_CE_BISR_DONE                                                                0x400
#define MASK_PMU_APB_PD_AUDCP_AUDDSP_BISR_DONE                                                                0x200
#define MASK_PMU_APB_PD_AUDCP_SYS_BISR_DONE                                                                   0x100
#define MASK_PMU_APB_PD_MM_TOP_BISR_DONE                                                                      0x80
#define MASK_PMU_APB_PD_GPU_TOP_BISR_DONE                                                                     0x40
#define MASK_PMU_APB_PD_AP_SYS_BISR_DONE                                                                      0x20
#define MASK_PMU_APB_PD_APCPU_TOP_BISR_DONE                                                                   0x10
#define MASK_PMU_APB_PD_APCPU_C3_BISR_DONE                                                                    0x8
#define MASK_PMU_APB_PD_APCPU_C2_BISR_DONE                                                                    0x4
#define MASK_PMU_APB_PD_APCPU_C1_BISR_DONE                                                                    0x2
#define MASK_PMU_APB_PD_APCPU_C0_BISR_DONE                                                                    0x1
#define MASK_PMU_APB_PD_IPA_SYS_BISR_BUSY                                                                     0x40000000
#define MASK_PMU_APB_PD_ESE_SYS_BISR_BUSY                                                                     0x20000000
#define MASK_PMU_APB_PD_APCPU_C7_BISR_BUSY                                                                    0x10000000
#define MASK_PMU_APB_PD_APCPU_C6_BISR_BUSY                                                                    0x8000000
#define MASK_PMU_APB_PD_APCPU_C5_BISR_BUSY                                                                    0x4000000
#define MASK_PMU_APB_PD_APCPU_C4_BISR_BUSY                                                                    0x2000000
#define MASK_PMU_APB_PD_GPU_RGX_DUST_BISR_BUSY                                                                0x800000
#define MASK_PMU_APB_PD_AP_VSP_BISR_BUSY                                                                      0x400000
#define MASK_PMU_APB_PD_AP_VDSP_BISR_BUSY                                                                     0x200000
#define MASK_PMU_APB_PD_WTLCP_TD_PROC_BISR_BUSY                                                               0x100000
#define MASK_PMU_APB_PD_WTLCP_LTE_PROC_BISR_BUSY                                                              0x80000
#define MASK_PMU_APB_PD_AON_MEM_BISR_BUSY                                                                     0x40000
#define MASK_PMU_APB_PD_PUBCP_SYS_BISR_BUSY                                                                   0x20000
#define MASK_PMU_APB_PD_WTLCP_SYS_BISR_BUSY                                                                   0x10000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_BISR_BUSY                                                               0x8000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_BISR_BUSY                                                               0x4000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_BISR_BUSY                                                                 0x2000
#define MASK_PMU_APB_PD_WTLCP_LDSP_BISR_BUSY                                                                  0x1000
#define MASK_PMU_APB_PD_WTLCP_LTE_DPFEC_BISR_BUSY                                                             0x800
#define MASK_PMU_APB_PD_WTLCP_LTE_CE_BISR_BUSY                                                                0x400
#define MASK_PMU_APB_PD_AUDCP_AUDDSP_BISR_BUSY                                                                0x200
#define MASK_PMU_APB_PD_AUDCP_SYS_BISR_BUSY                                                                   0x100
#define MASK_PMU_APB_PD_MM_TOP_BISR_BUSY                                                                      0x80
#define MASK_PMU_APB_PD_GPU_TOP_BISR_BUSY                                                                     0x40
#define MASK_PMU_APB_PD_AP_SYS_BISR_BUSY                                                                      0x20
#define MASK_PMU_APB_PD_APCPU_TOP_BISR_BUSY                                                                   0x10
#define MASK_PMU_APB_PD_APCPU_C3_BISR_BUSY                                                                    0x8
#define MASK_PMU_APB_PD_APCPU_C2_BISR_BUSY                                                                    0x4
#define MASK_PMU_APB_PD_APCPU_C1_BISR_BUSY                                                                    0x2
#define MASK_PMU_APB_PD_APCPU_C0_BISR_BUSY                                                                    0x1
#define MASK_PMU_APB_PD_IPA_SYS_BISR_FORCE_BYP                                                                0x40000000
#define MASK_PMU_APB_PD_ESE_SYS_BISR_FORCE_BYP                                                                0x20000000
#define MASK_PMU_APB_PD_APCPU_C7_BISR_FORCE_BYP                                                               0x10000000
#define MASK_PMU_APB_PD_APCPU_C6_BISR_FORCE_BYP                                                               0x8000000
#define MASK_PMU_APB_PD_APCPU_C5_BISR_FORCE_BYP                                                               0x4000000
#define MASK_PMU_APB_PD_APCPU_C4_BISR_FORCE_BYP                                                               0x2000000
#define MASK_PMU_APB_PD_GPU_RGX_DUST_BISR_FORCE_BYP                                                           0x800000
#define MASK_PMU_APB_PD_AP_VSP_BISR_FORCE_BYP                                                                 0x400000
#define MASK_PMU_APB_PD_AP_VDSP_BISR_FORCE_BYP                                                                0x200000
#define MASK_PMU_APB_PD_WTLCP_TD_PROC_BISR_FORCE_BYP                                                          0x100000
#define MASK_PMU_APB_PD_WTLCP_LTE_PROC_BISR_FORCE_BYP                                                         0x80000
#define MASK_PMU_APB_PD_AON_MEM_BISR_FORCE_BYP                                                                0x40000
#define MASK_PMU_APB_PD_PUBCP_SYS_BISR_FORCE_BYP                                                              0x20000
#define MASK_PMU_APB_PD_WTLCP_SYS_BISR_FORCE_BYP                                                              0x10000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_BISR_FORCE_BYP                                                          0x8000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_BISR_FORCE_BYP                                                          0x4000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_BISR_FORCE_BYP                                                            0x2000
#define MASK_PMU_APB_PD_WTLCP_LDSP_BISR_FORCE_BYP                                                             0x1000
#define MASK_PMU_APB_PD_WTLCP_LTE_DPFEC_BISR_FORCE_BYP                                                        0x800
#define MASK_PMU_APB_PD_WTLCP_LTE_CE_BISR_FORCE_BYP                                                           0x400
#define MASK_PMU_APB_PD_AUDCP_AUDDSP_BISR_FORCE_BYP                                                           0x200
#define MASK_PMU_APB_PD_AUDCP_SYS_BISR_FORCE_BYP                                                              0x100
#define MASK_PMU_APB_PD_MM_TOP_BISR_FORCE_BYP                                                                 0x80
#define MASK_PMU_APB_PD_GPU_TOP_BISR_FORCE_BYP                                                                0x40
#define MASK_PMU_APB_PD_AP_SYS_BISR_FORCE_BYP                                                                 0x20
#define MASK_PMU_APB_PD_APCPU_TOP_BISR_FORCE_BYP                                                              0x10
#define MASK_PMU_APB_PD_APCPU_C3_BISR_FORCE_BYP                                                               0x8
#define MASK_PMU_APB_PD_APCPU_C2_BISR_FORCE_BYP                                                               0x4
#define MASK_PMU_APB_PD_APCPU_C1_BISR_FORCE_BYP                                                               0x2
#define MASK_PMU_APB_PD_APCPU_C0_BISR_FORCE_BYP                                                               0x1
#define MASK_PMU_APB_PD_IPA_SYS_BISR_FORCE_EN                                                                 0x40000000
#define MASK_PMU_APB_PD_ESE_SYS_BISR_FORCE_EN                                                                 0x20000000
#define MASK_PMU_APB_PD_APCPU_C7_BISR_FORCE_EN                                                                0x10000000
#define MASK_PMU_APB_PD_APCPU_C6_BISR_FORCE_EN                                                                0x8000000
#define MASK_PMU_APB_PD_APCPU_C5_BISR_FORCE_EN                                                                0x4000000
#define MASK_PMU_APB_PD_APCPU_C4_BISR_FORCE_EN                                                                0x2000000
#define MASK_PMU_APB_PD_GPU_RGX_DUST_BISR_FORCE_EN                                                            0x800000
#define MASK_PMU_APB_PD_AP_VSP_BISR_FORCE_EN                                                                  0x400000
#define MASK_PMU_APB_PD_AP_VDSP_BISR_FORCE_EN                                                                 0x200000
#define MASK_PMU_APB_PD_WTLCP_TD_PROC_BISR_FORCE_EN                                                           0x100000
#define MASK_PMU_APB_PD_WTLCP_LTE_PROC_BISR_FORCE_EN                                                          0x80000
#define MASK_PMU_APB_PD_AON_MEM_BISR_FORCE_EN                                                                 0x40000
#define MASK_PMU_APB_PD_PUBCP_SYS_BISR_FORCE_EN                                                               0x20000
#define MASK_PMU_APB_PD_WTLCP_SYS_BISR_FORCE_EN                                                               0x10000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_BISR_FORCE_EN                                                           0x8000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_BISR_FORCE_EN                                                           0x4000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_BISR_FORCE_EN                                                             0x2000
#define MASK_PMU_APB_PD_WTLCP_LDSP_BISR_FORCE_EN                                                              0x1000
#define MASK_PMU_APB_PD_WTLCP_LTE_DPFEC_BISR_FORCE_EN                                                         0x800
#define MASK_PMU_APB_PD_WTLCP_LTE_CE_BISR_FORCE_EN                                                            0x400
#define MASK_PMU_APB_PD_AUDCP_AUDDSP_BISR_FORCE_EN                                                            0x200
#define MASK_PMU_APB_PD_AUDCP_SYS_BISR_FORCE_EN                                                               0x100
#define MASK_PMU_APB_PD_MM_TOP_BISR_FORCE_EN                                                                  0x80
#define MASK_PMU_APB_PD_GPU_TOP_BISR_FORCE_EN                                                                 0x40
#define MASK_PMU_APB_PD_AP_SYS_BISR_FORCE_EN                                                                  0x20
#define MASK_PMU_APB_PD_APCPU_TOP_BISR_FORCE_EN                                                               0x10
#define MASK_PMU_APB_PD_APCPU_C3_BISR_FORCE_EN                                                                0x8
#define MASK_PMU_APB_PD_APCPU_C2_BISR_FORCE_EN                                                                0x4
#define MASK_PMU_APB_PD_APCPU_C1_BISR_FORCE_EN                                                                0x2
#define MASK_PMU_APB_PD_APCPU_C0_BISR_FORCE_EN                                                                0x1
#define MASK_PMU_APB_PD_AI_CAMBRICON_BISR_DONE                                                                0x4
#define MASK_PMU_APB_PD_AI_POWERVR_BISR_DONE                                                                  0x2
#define MASK_PMU_APB_PD_AI_SYS_BISR_DONE                                                                      0x1
#define MASK_PMU_APB_PD_AI_POWERVR_BISR_BUSY                                                                  0x4
#define MASK_PMU_APB_PD_AI_CAMBRICON_BISR_BUSY                                                                0x2
#define MASK_PMU_APB_PD_AI_SYS_BISR_BUSY                                                                      0x1
#define MASK_PMU_APB_PD_AI_POWERVR_BISR_FORCE_BYP                                                             0x4
#define MASK_PMU_APB_PD_AI_CAMBRICON_BISR_FORCE_BYP                                                           0x2
#define MASK_PMU_APB_PD_AI_SYS_BISR_FORCE_BYP                                                                 0x1
#define MASK_PMU_APB_PD_AI_POWERVR_BISR_FORCE_EN                                                              0x4
#define MASK_PMU_APB_PD_AI_CAMBRICON_BISR_FORCE_EN                                                            0x2
#define MASK_PMU_APB_PD_AI_SYS_BISR_FORCE_EN                                                                  0x1
#define MASK_PMU_APB_IPA_SLEEP_XTL_ON                                                                         0x40
#define MASK_PMU_APB_SP_SYS_SLEEP_XTL_ON                                                                      0x20
#define MASK_PMU_APB_ESE_SLEEP_XTL_ON                                                                         0x10
#define MASK_PMU_APB_AUDCP_SYS_SLEEP_XTL_ON                                                                   0x8
#define MASK_PMU_APB_PUBCP_SLEEP_XTL_ON                                                                       0x4
#define MASK_PMU_APB_WTLCP_SLEEP_XTL_ON                                                                       0x2
#define MASK_PMU_APB_AP_SLEEP_XTL_ON                                                                          0x1
#define MASK_PMU_APB_MEM_SLP_CFG                                                                              0xffffffff
#define MASK_PMU_APB_MEM_SD_CFG                                                                               0xffffffff
#define MASK_PMU_APB_APCPU_C7_WAKEUP_EN                                                                       0x80
#define MASK_PMU_APB_APCPU_C6_WAKEUP_EN                                                                       0x40
#define MASK_PMU_APB_APCPU_C5_WAKEUP_EN                                                                       0x20
#define MASK_PMU_APB_APCPU_C4_WAKEUP_EN                                                                       0x10
#define MASK_PMU_APB_APCPU_C3_WAKEUP_EN                                                                       0x8
#define MASK_PMU_APB_APCPU_C2_WAKEUP_EN                                                                       0x4
#define MASK_PMU_APB_APCPU_C1_WAKEUP_EN                                                                       0x2
#define MASK_PMU_APB_APCPU_C0_WAKEUP_EN                                                                       0x1
#define MASK_PMU_APB_AUDCP_PWR_WAIT_CNT                                                                       0xff000000
#define MASK_PMU_APB_PUBCP_PWR_WAIT_CNT                                                                       0xff0000
#define MASK_PMU_APB_WTLCP_PWR_WAIT_CNT                                                                       0xff00
#define MASK_PMU_APB_AP_PWR_WAIT_CNT                                                                          0xff
#define MASK_PMU_APB_IPA_PWR_WAIT_CNT                                                                         0xff0000
#define MASK_PMU_APB_SP_SYS_PWR_WAIT_CNT                                                                      0xff00
#define MASK_PMU_APB_ESE_PWR_WAIT_CNT                                                                         0xff
#define MASK_PMU_APB_RCO_IPA_SEL                                                                              0x800
#define MASK_PMU_APB_RCO_CSYSPWRUPREQ_SEL                                                                     0x400
#define MASK_PMU_APB_RCO_FRC_OFF                                                                              0x200
#define MASK_PMU_APB_RCO_FRC_ON                                                                               0x100
#define MASK_PMU_APB_RCO_TOP_DVFS_SEL                                                                         0x80
#define MASK_PMU_APB_RCO_PUB_SYS_SEL                                                                          0x40
#define MASK_PMU_APB_RCO_SP_SYS_SEL                                                                           0x20
#define MASK_PMU_APB_RCO_ESE_SEL                                                                              0x10
#define MASK_PMU_APB_RCO_AUDCP_SEL                                                                            0x8
#define MASK_PMU_APB_RCO_PUBCP_SEL                                                                            0x4
#define MASK_PMU_APB_RCO_WTLCP_SEL                                                                            0x2
#define MASK_PMU_APB_RCO_AP_SEL                                                                               0x1
#define MASK_PMU_APB_RCO_WAIT_CNT                                                                             0xff
#define MASK_PMU_APB_MPLL0_IPA_SEL                                                                            0x800
#define MASK_PMU_APB_MPLL0_TOP_DVFS_SEL                                                                       0x400
#define MASK_PMU_APB_MPLL0_REF_SEL                                                                            0x200
#define MASK_PMU_APB_MPLL0_FRC_OFF                                                                            0x100
#define MASK_PMU_APB_MPLL0_FRC_ON                                                                             0x80
#define MASK_PMU_APB_MPLL0_ESE_SEL                                                                            0x40
#define MASK_PMU_APB_MPLL0_SP_SYS_SEL                                                                         0x20
#define MASK_PMU_APB_MPLL0_PUB_SYS_SEL                                                                        0x10
#define MASK_PMU_APB_MPLL0_AUDCP_SYS_SEL                                                                      0x8
#define MASK_PMU_APB_MPLL0_PUBCP_SEL                                                                          0x4
#define MASK_PMU_APB_MPLL0_WTLCP_SEL                                                                          0x2
#define MASK_PMU_APB_MPLL0_AP_SEL                                                                             0x1
#define MASK_PMU_APB_MPLL1_IPA_SEL                                                                            0x800
#define MASK_PMU_APB_MPLL1_TOP_DVFS_SEL                                                                       0x400
#define MASK_PMU_APB_MPLL1_REF_SEL                                                                            0x200
#define MASK_PMU_APB_MPLL1_FRC_OFF                                                                            0x100
#define MASK_PMU_APB_MPLL1_FRC_ON                                                                             0x80
#define MASK_PMU_APB_MPLL1_ESE_SEL                                                                            0x40
#define MASK_PMU_APB_MPLL1_SP_SYS_SEL                                                                         0x20
#define MASK_PMU_APB_MPLL1_PUB_SYS_SEL                                                                        0x10
#define MASK_PMU_APB_MPLL1_AUDCP_SYS_SEL                                                                      0x8
#define MASK_PMU_APB_MPLL1_PUBCP_SEL                                                                          0x4
#define MASK_PMU_APB_MPLL1_WTLCP_SEL                                                                          0x2
#define MASK_PMU_APB_MPLL1_AP_SEL                                                                             0x1
#define MASK_PMU_APB_MPLL2_IPA_SEL                                                                            0x800
#define MASK_PMU_APB_MPLL2_TOP_DVFS_SEL                                                                       0x400
#define MASK_PMU_APB_MPLL2_REF_SEL                                                                            0x200
#define MASK_PMU_APB_MPLL2_FRC_OFF                                                                            0x100
#define MASK_PMU_APB_MPLL2_FRC_ON                                                                             0x80
#define MASK_PMU_APB_MPLL2_ESE_SEL                                                                            0x40
#define MASK_PMU_APB_MPLL2_SP_SYS_SEL                                                                         0x20
#define MASK_PMU_APB_MPLL2_PUB_SYS_SEL                                                                        0x10
#define MASK_PMU_APB_MPLL2_AUDCP_SYS_SEL                                                                      0x8
#define MASK_PMU_APB_MPLL2_PUBCP_SEL                                                                          0x4
#define MASK_PMU_APB_MPLL2_WTLCP_SEL                                                                          0x2
#define MASK_PMU_APB_MPLL2_AP_SEL                                                                             0x1
#define MASK_PMU_APB_MEM_AUTO_SLP_EN                                                                          0xffffffff
#define MASK_PMU_APB_MEM_AUTO_SD_EN                                                                           0xffffffff
#define MASK_PMU_APB_AUDCP_SYS_CORE_INT_DISABLE                                                               0x1
#define MASK_PMU_APB_AP_VDSP_CORE_INT_DISABLE                                                                 0x1
#define MASK_PMU_APB_WTLCP_TGDSP_CORE_INT_DISABLE                                                             0x1
#define MASK_PMU_APB_WTLCP_LDSP_CORE_INT_DISABLE                                                              0x1
#define MASK_PMU_APB_PUBCP_CORE_INT_DISABLE                                                                   0x1
#define MASK_PMU_APB_APCPU_C0_CORE_INT_DISABLE                                                                0x1
#define MASK_PMU_APB_APCPU_C1_CORE_INT_DISABLE                                                                0x1
#define MASK_PMU_APB_APCPU_C2_CORE_INT_DISABLE                                                                0x1
#define MASK_PMU_APB_APCPU_C3_CORE_INT_DISABLE                                                                0x1
#define MASK_PMU_APB_APCPU_C4_CORE_INT_DISABLE                                                                0x1
#define MASK_PMU_APB_APCPU_C5_CORE_INT_DISABLE                                                                0x1
#define MASK_PMU_APB_APCPU_C6_CORE_INT_DISABLE                                                                0x1
#define MASK_PMU_APB_APCPU_C7_CORE_INT_DISABLE                                                                0x1
#define MASK_PMU_APB_APCPU_C4_DSLP_ENA                                                                        0x1
#define MASK_PMU_APB_APCPU_C5_DSLP_ENA                                                                        0x1
#define MASK_PMU_APB_APCPU_C6_DSLP_ENA                                                                        0x1
#define MASK_PMU_APB_APCPU_C7_DSLP_ENA                                                                        0x1
#define MASK_PMU_APB_APLL_IPA_SEL                                                                             0x800
#define MASK_PMU_APB_APLL_TOP_DVFS_SEL                                                                        0x400
#define MASK_PMU_APB_APLL_REF_SEL                                                                             0x200
#define MASK_PMU_APB_APLL_FRC_OFF                                                                             0x100
#define MASK_PMU_APB_APLL_FRC_ON                                                                              0x80
#define MASK_PMU_APB_APLL_ESE_SEL                                                                             0x40
#define MASK_PMU_APB_APLL_SP_SYS_SEL                                                                          0x20
#define MASK_PMU_APB_APLL_PUB_SYS_SEL                                                                         0x10
#define MASK_PMU_APB_APLL_AUDCP_SYS_SEL                                                                       0x8
#define MASK_PMU_APB_APLL_PUBCP_SEL                                                                           0x4
#define MASK_PMU_APB_APLL_WTLCP_SEL                                                                           0x2
#define MASK_PMU_APB_APLL_AP_SEL                                                                              0x1
#define MASK_PMU_APB_WTLCP_TGDSP_DSLP_ENA                                                                     0x1
#define MASK_PMU_APB_WTLCP_LDSP_DSLP_ENA                                                                      0x1
#define MASK_PMU_APB_AP_DSLP_ENA                                                                              0x1
#define MASK_PMU_APB_PUBCP_DSLP_ENA                                                                           0x1
#define MASK_PMU_APB_WTLCP_DSLP_ENA                                                                           0x1
#define MASK_PMU_APB_APCPU_TOP_DSLP_ENA                                                                       0x1
#define MASK_PMU_APB_SP_SYS_DSLP_ENA                                                                          0x1
#define MASK_PMU_APB_AUDCP_SYS_PUB_DSLP_ENA                                                                   0x1
#define MASK_PMU_APB_AUDCP_PUB_DSLP_WAKEUP_EN                                                                 0x1
#define MASK_PMU_APB_AUDCP_LSLP_WAKEUP_EN                                                                     0x8
#define MASK_PMU_APB_WTLCP_LSLP_WAKEUP_EN                                                                     0x4
#define MASK_PMU_APB_PUBCP_LSLP_WAKEUP_EN                                                                     0x2
#define MASK_PMU_APB_AP_LSLP_WAKEUP_EN                                                                        0x1
#define MASK_PMU_APB_ESE_DSLP_ENA                                                                             0x1
#define MASK_PMU_APB_IPA_DSLP_ENA                                                                             0x1
#define MASK_PMU_APB_APCPU_TOP_SMART_LSLP_ENA                                                                 0x200000
#define MASK_PMU_APB_AI_SMART_LSLP_ENA                                                                        0x100000
#define MASK_PMU_APB_MM_SMART_LSLP_ENA                                                                        0x80000
#define MASK_PMU_APB_GPU_SMART_LSLP_ENA                                                                       0x40000
#define MASK_PMU_APB_IPA_SMART_LSLP_ENA                                                                       0x20000
#define MASK_PMU_APB_ESE_SMART_LSLP_ENA                                                                       0x10000
#define MASK_PMU_APB_AUDCP_SYS_SMART_LSLP_ENA                                                                 0x8000
#define MASK_PMU_APB_AON_SMART_LSLP_ENA                                                                       0x4000
#define MASK_PMU_APB_WTLCP_SMART_LSLP_ENA                                                                     0x2000
#define MASK_PMU_APB_PUBCP_SMART_LSLP_ENA                                                                     0x1000
#define MASK_PMU_APB_AP_SMART_LSLP_ENA                                                                        0x800
#define MASK_PMU_APB_PUB_SYS_SMART_LSLP_ENA                                                                   0x400
#define MASK_PMU_APB_MM_LSLP_ENA                                                                              0x200
#define MASK_PMU_APB_GPU_LSLP_ENA                                                                             0x100
#define MASK_PMU_APB_IPA_LSLP_ENA                                                                             0x40
#define MASK_PMU_APB_ESE_LSLP_ENA                                                                             0x20
#define MASK_PMU_APB_AUDCP_SYS_LSLP_ENA                                                                       0x10
#define MASK_PMU_APB_AON_LSLP_ENA                                                                             0x8
#define MASK_PMU_APB_WTLCP_LSLP_ENA                                                                           0x4
#define MASK_PMU_APB_PUBCP_LSLP_ENA                                                                           0x2
#define MASK_PMU_APB_AP_LSLP_ENA                                                                              0x1
#define MASK_PMU_APB_IPA_LIGHT_SLEEP                                                                          0x80
#define MASK_PMU_APB_ESE_LIGHT_SLEEP                                                                          0x40
#define MASK_PMU_APB_PUB_SYS_LIGHT_SLEEP                                                                      0x20
#define MASK_PMU_APB_AP_LIGHT_SLEEP                                                                           0x10
#define MASK_PMU_APB_WTLCP_LIGHT_SLEEP                                                                        0x8
#define MASK_PMU_APB_PUBCP_LIGHT_SLEEP                                                                        0x4
#define MASK_PMU_APB_AUDCP_LIGHT_SLEEP                                                                        0x2
#define MASK_PMU_APB_AON_SYS_LIGHT_SLEEP                                                                      0x1
#define MASK_PMU_APB_AUDCP_SYS_DSLP_ENA                                                                       0x1
#define MASK_PMU_APB_AUDCP_AUDDSP_DSLP_ENA                                                                    0x1
#define MASK_PMU_APB_AP_VDSP_DSLP_ENA                                                                         0x1
#define MASK_PMU_APB_PUB_ACC_RDY                                                                              0x1
#define MASK_PMU_APB_PUB_CLK_RDY                                                                              0x1
#define MASK_PMU_APB_EIC_LIGHT_SLEEP_SEL                                                                      0x2
#define MASK_PMU_APB_EIC_DEEP_SLEEP_SEL                                                                       0x1
#define MASK_PMU_APB_IPA_FORCE_WAKEUP                                                                         0xff
#define MASK_PMU_APB_IPA_FORCE_WAKEUP_IPA                                                                     0x8
#define MASK_PMU_APB_IPA_FORCE_WAKEUP_USB3                                                                    0x4
#define MASK_PMU_APB_IPA_FORCE_WAKEUP_PCIE3                                                                   0x2
#define MASK_PMU_APB_IPA_FORCE_WAKEUP_PCIE2                                                                   0x1
#define MASK_PMU_APB_PMU_DEBUG                                                                                0xffffffff
#define MASK_PMU_APB_IPA_SYS_SLEEP_CNT_CLR                                                                    0x400000
#define MASK_PMU_APB_IPA_LIGHT_SLEEP_CNT_CLR                                                                  0x200000
#define MASK_PMU_APB_IPA_DEEP_SLEEP_CNT_CLR                                                                   0x100000
#define MASK_PMU_APB_ESE_LIGHT_SLEEP_CNT_CLR                                                                  0x80000
#define MASK_PMU_APB_ESE_SYS_SLEEP_CNT_CLR                                                                    0x40000
#define MASK_PMU_APB_APCPU_TOP_SYS_SLEEP_CNT_CLR                                                              0x20000
#define MASK_PMU_APB_PUBCP_SYS_SLEEP_CNT_CLR                                                                  0x10000
#define MASK_PMU_APB_WTLCP_SYS_SLEEP_CNT_CLR                                                                  0x8000
#define MASK_PMU_APB_AP_SYS_SLEEP_CNT_CLR                                                                     0x4000
#define MASK_PMU_APB_AUDCP_SYS_SLEEP_CNT_CLR                                                                  0x2000
#define MASK_PMU_APB_AON_SYS_LIGHT_SLEEP_CNT_CLR                                                              0x1000
#define MASK_PMU_APB_PUBCP_LIGHT_SLEEP_CNT_CLR                                                                0x800
#define MASK_PMU_APB_WTLCP_LIGHT_SLEEP_CNT_CLR                                                                0x400
#define MASK_PMU_APB_AP_LIGHT_SLEEP_CNT_CLR                                                                   0x200
#define MASK_PMU_APB_PUB_SYS_LIGHT_SLEEP_CNT_CLR                                                              0x100
#define MASK_PMU_APB_AUDCP_SYS_LIGHT_SLEEP_CNT_CLR                                                            0x80
#define MASK_PMU_APB_ESE_DEEP_SLEEP_CNT_CLR                                                                   0x40
#define MASK_PMU_APB_SP_SYS_DEEP_SLEEP_CNT_CLR                                                                0x20
#define MASK_PMU_APB_PUBCP_DEEP_SLEEP_CNT_CLR                                                                 0x10
#define MASK_PMU_APB_WTLCP_DEEP_SLEEP_CNT_CLR                                                                 0x8
#define MASK_PMU_APB_AP_DEEP_SLEEP_CNT_CLR                                                                    0x4
#define MASK_PMU_APB_PUB_DEEP_SLEEP_CNT_CLR                                                                   0x2
#define MASK_PMU_APB_AUDCP_SYS_DEEP_SLEEP_CNT_CLR                                                             0x1
#define MASK_PMU_APB_PAD_OUT_DCDC_AI_EN_IPA_DEEP_SLEEP_MASK                                                   0x2000
#define MASK_PMU_APB_PAD_OUT_DCDC_AI_EN_POL_SEL                                                               0x1000
#define MASK_PMU_APB_PAD_OUT_DCDC_AI_EN_TOP_DVFS_DEEP_SLEEP_MASK                                              0x800
#define MASK_PMU_APB_PAD_OUT_DCDC_AI_EN_PLL_PD_MASK                                                           0x400
#define MASK_PMU_APB_PAD_OUT_DCDC_AI_EN_EXT_XTL_PD_MASK                                                       0x200
#define MASK_PMU_APB_PAD_OUT_DCDC_AI_EN_SP_SYS_DEEP_SLEEP_MASK                                                0x100
#define MASK_PMU_APB_PAD_OUT_DCDC_AI_EN_AP_DEEP_SLEEP_MASK                                                    0x80
#define MASK_PMU_APB_PAD_OUT_DCDC_AI_EN_ESE_DEEP_SLEEP_MASK                                                   0x40
#define MASK_PMU_APB_PAD_OUT_DCDC_AI_EN_PUB_SYS_DEEP_SLEEP_MASK                                               0x20
#define MASK_PMU_APB_PAD_OUT_DCDC_AI_EN_AI_SYS_PD_MASK                                                        0x10
#define MASK_PMU_APB_PAD_OUT_DCDC_AI_EN_APCPU_TOP_PD_MASK                                                     0x8
#define MASK_PMU_APB_PAD_OUT_DCDC_AI_EN_WTLCP_DEEP_SLEEP_MASK                                                 0x4
#define MASK_PMU_APB_PAD_OUT_DCDC_AI_EN_PUBCP_DEEP_SLEEP_MASK                                                 0x2
#define MASK_PMU_APB_PAD_OUT_DCDC_AI_EN_AUDCP_DEEP_SLEEP_MASK                                                 0x1
#define MASK_PMU_APB_LVDSRFPLL_REF_SEL                                                                        0x300
#define MASK_PMU_APB_EXT_XTL3_COMB_EN                                                                         0x8
#define MASK_PMU_APB_EXT_XTL2_COMB_EN                                                                         0x4
#define MASK_PMU_APB_EXT_XTL1_COMB_EN                                                                         0x2
#define MASK_PMU_APB_EXT_XTL0_COMB_EN                                                                         0x1
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_IPA_DEEP_SLEEP_MASK                                                   0x2000
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_POL_SEL                                                               0x1000
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_TOP_DVFS_DEEP_SLEEP_MASK                                              0x800
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_PLL_PD_MASK                                                           0x400
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_EXT_XTL_PD_MASK                                                       0x200
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_SP_SYS_DEEP_SLEEP_MASK                                                0x100
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_AP_DEEP_SLEEP_MASK                                                    0x80
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_ESE_DEEP_SLEEP_MASK                                                   0x40
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_PUB_SYS_DEEP_SLEEP_MASK                                               0x20
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_APCPU_C7_PD_MASK                                                      0x10
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_APCPU_TOP_PD_MASK                                                     0x8
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_WTLCP_DEEP_SLEEP_MASK                                                 0x4
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_PUBCP_DEEP_SLEEP_MASK                                                 0x2
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_AUDCP_DEEP_SLEEP_MASK                                                 0x1
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_IPA_DEEP_SLEEP_MASK                                                      0x2000
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_POL_SEL                                                                  0x1000
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_TOP_DVFS_DEEP_SLEEP_MASK                                                 0x800
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_PLL_PD_MASK                                                              0x400
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_EXT_XTL_PD_MASK                                                          0x200
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_SP_SYS_DEEP_SLEEP_MASK                                                   0x100
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_AP_DEEP_SLEEP_MASK                                                       0x80
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_ESE_DEEP_SLEEP_MASK                                                      0x40
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_PUB_SYS_DEEP_SLEEP_MASK                                                  0x20
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_APCPU_C7_PD_MASK                                                         0x10
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_APCPU_TOP_PD_MASK                                                        0x8
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_WTLCP_DEEP_SLEEP_MASK                                                    0x4
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_PUBCP_DEEP_SLEEP_MASK                                                    0x2
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_AUDCP_DEEP_SLEEP_MASK                                                    0x1
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_IPA_DEEP_SLEEP_MASK                                                      0x2000
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_POL_SEL                                                                  0x1000
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_TOP_DVFS_DEEP_SLEEP_MASK                                                 0x800
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_PLL_PD_MASK                                                              0x400
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_EXT_XTL_PD_MASK                                                          0x200
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_SP_SYS_DEEP_SLEEP_MASK                                                   0x100
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_AP_DEEP_SLEEP_MASK                                                       0x80
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_ESE_DEEP_SLEEP_MASK                                                      0x40
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_PUB_SYS_DEEP_SLEEP_MASK                                                  0x20
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_APCPU_C7_PD_MASK                                                         0x10
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_APCPU_TOP_PD_MASK                                                        0x8
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_WTLCP_DEEP_SLEEP_MASK                                                    0x4
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_PUBCP_DEEP_SLEEP_MASK                                                    0x2
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_AUDCP_DEEP_SLEEP_MASK                                                    0x1
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM0_EN_IPA_DEEP_SLEEP_MASK                                                 0x2000
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM0_EN_POL_SEL                                                             0x1000
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM0_EN_TOP_DVFS_DEEP_SLEEP_MASK                                            0x800
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM0_EN_PLL_PD_MASK                                                         0x400
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM0_EN_EXT_XTL_PD_MASK                                                     0x200
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM0_EN_SP_SYS_DEEP_SLEEP_MASK                                              0x100
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM0_EN_AP_DEEP_SLEEP_MASK                                                  0x80
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM0_EN_ESE_DEEP_SLEEP_MASK                                                 0x40
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM0_EN_PUB_SYS_DEEP_SLEEP_MASK                                             0x20
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM0_EN_APCPU_C7_PD_MASK                                                    0x10
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM0_EN_APCPU_TOP_PD_MASK                                                   0x8
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM0_EN_WTLCP_DEEP_SLEEP_MASK                                               0x4
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM0_EN_PUBCP_DEEP_SLEEP_MASK                                               0x2
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM0_EN_AUDCP_DEEP_SLEEP_MASK                                               0x1
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM1_EN_IPA_DEEP_SLEEP_MASK                                                 0x2000
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM1_EN_POL_SEL                                                             0x1000
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM1_EN_TOP_DVFS_DEEP_SLEEP_MASK                                            0x800
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM1_EN_PLL_PD_MASK                                                         0x400
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM1_EN_EXT_XTL_PD_MASK                                                     0x200
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM1_EN_SP_SYS_DEEP_SLEEP_MASK                                              0x100
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM1_EN_AP_DEEP_SLEEP_MASK                                                  0x80
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM1_EN_ESE_DEEP_SLEEP_MASK                                                 0x40
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM1_EN_PUB_SYS_DEEP_SLEEP_MASK                                             0x20
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM1_EN_APCPU_C7_PD_MASK                                                    0x10
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM1_EN_APCPU_TOP_PD_MASK                                                   0x8
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM1_EN_WTLCP_DEEP_SLEEP_MASK                                               0x4
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM1_EN_PUBCP_DEEP_SLEEP_MASK                                               0x2
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM1_EN_AUDCP_DEEP_SLEEP_MASK                                               0x1
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_IPA_DEEP_SLEEP_MASK                                                   0x2000
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_POL_SEL                                                               0x1000
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_TOP_DVFS_DEEP_SLEEP_MASK                                              0x800
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_PLL_PD_MASK                                                           0x400
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_EXT_XTL_PD_MASK                                                       0x200
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_SP_SYS_DEEP_SLEEP_MASK                                                0x100
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_AP_DEEP_SLEEP_MASK                                                    0x80
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_ESE_DEEP_SLEEP_MASK                                                   0x40
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_PUB_SYS_DEEP_SLEEP_MASK                                               0x20
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_APCPU_C7_PD_MASK                                                      0x10
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_APCPU_TOP_PD_MASK                                                     0x8
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_WTLCP_DEEP_SLEEP_MASK                                                 0x4
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_PUBCP_DEEP_SLEEP_MASK                                                 0x2
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_AUDCP_DEEP_SLEEP_MASK                                                 0x1
#define MASK_PMU_APB_PD_IPA_SYS_BISR_FORCE_SEL                                                                0x80000000
#define MASK_PMU_APB_PD_ESE_SYS_BISR_FORCE_SEL                                                                0x40000000
#define MASK_PMU_APB_PD_APCPU_C7_BISR_FORCE_SEL                                                               0x20000000
#define MASK_PMU_APB_PD_APCPU_C6_BISR_FORCE_SEL                                                               0x10000000
#define MASK_PMU_APB_PD_APCPU_C5_BISR_FORCE_SEL                                                               0x8000000
#define MASK_PMU_APB_PD_APCPU_C4_BISR_FORCE_SEL                                                               0x4000000
#define MASK_PMU_APB_PD_GPU_RGX_DUST_BISR_FORCE_SEL                                                           0x1000000
#define MASK_PMU_APB_PD_AP_VSP_BISR_FORCE_SEL                                                                 0x800000
#define MASK_PMU_APB_PD_AUDCP_AUDDSP_BISR_FORCE_SEL                                                           0x400000
#define MASK_PMU_APB_PD_AUDCP_SYS_BISR_FORCE_SEL                                                              0x200000
#define MASK_PMU_APB_PD_WTLCP_TD_PROC_BISR_FORCE_SEL                                                          0x100000
#define MASK_PMU_APB_PD_WTLCP_LTE_PROC_BISR_FORCE_SEL                                                         0x80000
#define MASK_PMU_APB_PD_AON_MEM_BISR_FORCE_SEL                                                                0x40000
#define MASK_PMU_APB_PD_PUBCP_SYS_BISR_FORCE_SEL                                                              0x20000
#define MASK_PMU_APB_PD_WTLCP_SYS_BISR_FORCE_SEL                                                              0x10000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_BISR_FORCE_SEL                                                          0x8000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_BISR_FORCE_SEL                                                          0x4000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_BISR_FORCE_SEL                                                            0x2000
#define MASK_PMU_APB_PD_WTLCP_LDSP_BISR_FORCE_SEL                                                             0x1000
#define MASK_PMU_APB_PD_AP_VDSP_BISR_FORCE_SEL                                                                0x800
#define MASK_PMU_APB_PD_WTLCP_LTE_DPFEC_BISR_FORCE_SEL                                                        0x400
#define MASK_PMU_APB_PD_WTLCP_LTE_CE_BISR_FORCE_SEL                                                           0x200
#define MASK_PMU_APB_PD_WTLCP_TD_BISR_FORCE_SEL                                                               0x100
#define MASK_PMU_APB_PD_MM_TOP_BISR_FORCE_SEL                                                                 0x80
#define MASK_PMU_APB_PD_GPU_TOP_BISR_FORCE_SEL                                                                0x40
#define MASK_PMU_APB_PD_AP_SYS_BISR_FORCE_SEL                                                                 0x20
#define MASK_PMU_APB_PD_APCPU_TOP_BISR_FORCE_SEL                                                              0x10
#define MASK_PMU_APB_PD_APCPU_C3_BISR_FORCE_SEL                                                               0x8
#define MASK_PMU_APB_PD_APCPU_C2_BISR_FORCE_SEL                                                               0x4
#define MASK_PMU_APB_PD_APCPU_C1_BISR_FORCE_SEL                                                               0x2
#define MASK_PMU_APB_PD_APCPU_C0_BISR_FORCE_SEL                                                               0x1
#define MASK_PMU_APB_PD_AI_POWERVR_BISR_FORCE_SEL                                                             0x4
#define MASK_PMU_APB_PD_AI_CAMBRICON_BISR_FORCE_SEL                                                           0x2
#define MASK_PMU_APB_PD_AI_SYS_BISR_FORCE_SEL                                                                 0x1
#define MASK_PMU_APB_SP_SYS_MEM_ALL_SEL                                                                       0x2
#define MASK_PMU_APB_AON_MEM_SP_SYS_SEL                                                                       0x1
#define MASK_PMU_APB_INT_REQ_PWR_DOWN_CLR                                                                     0x7ff0000
#define MASK_PMU_APB_INT_REQ_PWR_UP_CLR                                                                       0x7ff
#define MASK_PMU_APB_PUB_SYS_DEEP_SLEEP_WAIT_CNT                                                              0xffff0000
#define MASK_PMU_APB_PUB_SYS_SLEEP_WAIT_CNT                                                                   0xffff
#define MASK_PMU_APB_PWR_ST_CLK_DIV_CFG                                                                       0xffff0000
#define MASK_PMU_APB_SLP_CTRL_CLK_DIV_CFG                                                                     0xffff
#define MASK_PMU_APB_CGM_PMU_SEL_REG                                                                          0x3
#define MASK_PMU_APB_RAM_PWR_DLY                                                                              0xff000000
#define MASK_PMU_APB_ISO_OFF_DLY                                                                              0xff0000
#define MASK_PMU_APB_CGM_ON_DLY                                                                               0xff00
#define MASK_PMU_APB_RST_ASSERT_DLY                                                                           0xff
#define MASK_PMU_APB_APCPU_C0_DSLP_ENA                                                                        0x1
#define MASK_PMU_APB_APCPU_C1_DSLP_ENA                                                                        0x1
#define MASK_PMU_APB_APCPU_C2_DSLP_ENA                                                                        0x1
#define MASK_PMU_APB_APCPU_C3_DSLP_ENA                                                                        0x1
#define MASK_PMU_APB_APCPU_C7_GIC_RST_EN                                                                      0x100
#define MASK_PMU_APB_APCPU_C6_GIC_RST_EN                                                                      0x80
#define MASK_PMU_APB_APCPU_C5_GIC_RST_EN                                                                      0x40
#define MASK_PMU_APB_APCPU_C4_GIC_RST_EN                                                                      0x20
#define MASK_PMU_APB_APCPU_C3_GIC_RST_EN                                                                      0x10
#define MASK_PMU_APB_APCPU_C2_GIC_RST_EN                                                                      0x8
#define MASK_PMU_APB_APCPU_C1_GIC_RST_EN                                                                      0x4
#define MASK_PMU_APB_APCPU_C0_GIC_RST_EN                                                                      0x2
#define MASK_PMU_APB_APCPU_TOP_GIC_RST_EN                                                                     0x1
#define MASK_PMU_APB_USB3_PHY_PD_REG                                                                          0x8000
#define MASK_PMU_APB_USB2_PHY_PD_REG                                                                          0x4000
#define MASK_PMU_APB_MPHY_PD_REG                                                                              0x2000
#define MASK_PMU_APB_CSI_2P2LANE_PD_REG                                                                       0x1000
#define MASK_PMU_APB_PHY_PWR_DLY                                                                              0xff0
#define MASK_PMU_APB_DSI_PD_REG                                                                               0x8
#define MASK_PMU_APB_PCIE2_PD_REG                                                                             0x4
#define MASK_PMU_APB_CSI_4LANE1_PD_REG                                                                        0x2
#define MASK_PMU_APB_CSI_4LANE0_PD_REG                                                                        0x1
#define MASK_PMU_APB_PUB_SYS_DEEP_SLEEP_SEL                                                                   0x1
#define MASK_PMU_APB_PD_APCPU_C4_WFI_SHUTDOWN_EN                                                              0x20000000
#define MASK_PMU_APB_PD_APCPU_C4_DBG_SHUTDOWN_EN                                                              0x10000000
#define MASK_PMU_APB_PD_APCPU_C4_PD_SEL                                                                       0x8000000
#define MASK_PMU_APB_PD_APCPU_C4_FORCE_SHUTDOWN                                                               0x2000000
#define MASK_PMU_APB_PD_APCPU_C4_AUTO_SHUTDOWN_EN                                                             0x1000000
#define MASK_PMU_APB_PD_APCPU_C4_PWR_ON_DLY                                                                   0xff0000
#define MASK_PMU_APB_PD_APCPU_C4_PWR_ON_SEQ_DLY                                                               0xff00
#define MASK_PMU_APB_PD_APCPU_C4_ISO_ON_DLY                                                                   0xff
#define MASK_PMU_APB_PD_APCPU_C5_WFI_SHUTDOWN_EN                                                              0x20000000
#define MASK_PMU_APB_PD_APCPU_C5_DBG_SHUTDOWN_EN                                                              0x10000000
#define MASK_PMU_APB_PD_APCPU_C5_PD_SEL                                                                       0x8000000
#define MASK_PMU_APB_PD_APCPU_C5_FORCE_SHUTDOWN                                                               0x2000000
#define MASK_PMU_APB_PD_APCPU_C5_AUTO_SHUTDOWN_EN                                                             0x1000000
#define MASK_PMU_APB_PD_APCPU_C5_PWR_ON_DLY                                                                   0xff0000
#define MASK_PMU_APB_PD_APCPU_C5_PWR_ON_SEQ_DLY                                                               0xff00
#define MASK_PMU_APB_PD_APCPU_C5_ISO_ON_DLY                                                                   0xff
#define MASK_PMU_APB_PD_APCPU_C6_WFI_SHUTDOWN_EN                                                              0x20000000
#define MASK_PMU_APB_PD_APCPU_C6_DBG_SHUTDOWN_EN                                                              0x10000000
#define MASK_PMU_APB_PD_APCPU_C6_PD_SEL                                                                       0x8000000
#define MASK_PMU_APB_PD_APCPU_C6_FORCE_SHUTDOWN                                                               0x2000000
#define MASK_PMU_APB_PD_APCPU_C6_AUTO_SHUTDOWN_EN                                                             0x1000000
#define MASK_PMU_APB_PD_APCPU_C6_PWR_ON_DLY                                                                   0xff0000
#define MASK_PMU_APB_PD_APCPU_C6_PWR_ON_SEQ_DLY                                                               0xff00
#define MASK_PMU_APB_PD_APCPU_C6_ISO_ON_DLY                                                                   0xff
#define MASK_PMU_APB_PD_APCPU_C7_WFI_SHUTDOWN_EN                                                              0x20000000
#define MASK_PMU_APB_PD_APCPU_C7_DBG_SHUTDOWN_EN                                                              0x10000000
#define MASK_PMU_APB_PD_APCPU_C7_PD_SEL                                                                       0x8000000
#define MASK_PMU_APB_PD_APCPU_C7_FORCE_SHUTDOWN                                                               0x2000000
#define MASK_PMU_APB_PD_APCPU_C7_AUTO_SHUTDOWN_EN                                                             0x1000000
#define MASK_PMU_APB_PD_APCPU_C7_PWR_ON_DLY                                                                   0xff0000
#define MASK_PMU_APB_PD_APCPU_C7_PWR_ON_SEQ_DLY                                                               0xff00
#define MASK_PMU_APB_PD_APCPU_C7_ISO_ON_DLY                                                                   0xff
#define MASK_PMU_APB_PD_DCDC_CPU1_ISO_ON_DLY                                                                  0xff000000
#define MASK_PMU_APB_PD_DCDC_CPU1_SHUTDOWN_WINDOW                                                             0xff0000
#define MASK_PMU_APB_PD_DCDC_CPU1_PWR_ON_DLY                                                                  0xff00
#define MASK_PMU_APB_PD_DCDC_CPU1_PWR_OFF_DLY                                                                 0xff
#define MASK_PMU_APB_PD_DCDC_CPU1_PWR_SEQ_DLY                                                                 0xff0
#define MASK_PMU_APB_DCDC_CPU1_FRC_ON                                                                         0xf
#define MASK_PMU_APB_PD_DCDC_AI_ISO_ON_DLY                                                                    0xff000000
#define MASK_PMU_APB_PD_DCDC_AI_SHUTDOWN_WINDOW                                                               0xff0000
#define MASK_PMU_APB_PD_DCDC_AI_PWR_ON_DLY                                                                    0xff00
#define MASK_PMU_APB_PD_DCDC_AI_PWR_OFF_DLY                                                                   0xff
#define MASK_PMU_APB_PD_DCDC_AI_PWR_SEQ_DLY                                                                   0xff
#define MASK_PMU_APB_PCIE_USE_DCDC_AI_DISABLE                                                                 0x4
#define MASK_PMU_APB_DCDC_AI_FRC_ON                                                                           0x3
#define MASK_PMU_APB_APCPU_CORE_DSLP_ENA_SOFT_RST_MASK                                                        0x1fe
#define MASK_PMU_APB_APCPU_TOP_DSLP_ENA_SOFT_RST_MASK                                                         0x1
#define MASK_PMU_APB_GICDISABLE                                                                               0x1
#define MASK_PMU_APB_FW_WAKEUP_DDR_EN                                                                         0x1
#define MASK_PMU_APB_PD_ESE_SYS_FORCE_SHUTDOWN                                                                0x2000000
#define MASK_PMU_APB_PD_ESE_SYS_AUTO_SHUTDOWN_EN                                                              0x1000000
#define MASK_PMU_APB_PD_ESE_SYS_PWR_ON_DLY                                                                    0xff0000
#define MASK_PMU_APB_PD_ESE_SYS_PWR_ON_SEQ_DLY                                                                0xff00
#define MASK_PMU_APB_PD_ESE_SYS_ISO_ON_DLY                                                                    0xff
#define MASK_PMU_APB_APCPU_CORINTH_RAM_PWR_DLY                                                                0xff000000
#define MASK_PMU_APB_APCPU_CORE_RAM_PWR_DLY                                                                   0xff0000
#define MASK_PMU_APB_APCPU_CORE_INITIAL_DLY                                                                   0xff00
#define MASK_PMU_APB_APCPU_CORINTH_INITIAL_DLY                                                                0xff
#define MASK_PMU_APB_APCPU_CORE0_SIMD_RET_MODE                                                                0x7
#define MASK_PMU_APB_APCPU_CORE1_SIMD_RET_MODE                                                                0x7
#define MASK_PMU_APB_APCPU_CORE2_SIMD_RET_MODE                                                                0x7
#define MASK_PMU_APB_APCPU_CORE3_SIMD_RET_MODE                                                                0x7
#define MASK_PMU_APB_REG_PCIE3_UPCS_PWR_STABLE                                                                0x2
#define MASK_PMU_APB_REG_PCIE3_PHY0_PCS_PWR_STABLE                                                            0x1
#define MASK_PMU_APB_REG_PCIE3_PERST_N_ASSERT                                                                 0x8
#define MASK_PMU_APB_PCIE3_PERST_N_AUTO_CTRL_EN                                                               0x4
#define MASK_PMU_APB_REG_PCIE2_PERST_N_ASSERT                                                                 0x2
#define MASK_PMU_APB_PCIE2_PERST_N_AUTO_CTRL_EN                                                               0x1
#define MASK_PMU_APB_PCIE3_PHY_AUTO_CTRL_EN                                                                   0x8
#define MASK_PMU_APB_RAM_PD_PCIE3_PHY                                                                         0x4
#define MASK_PMU_APB_RAM_RET_PCIE3_PHY                                                                        0x2
#define MASK_PMU_APB_PCIE3_PHY_RAM_PD_EN                                                                      0x1
#define MASK_PMU_APB_APCPU_TOP_FORCE_DEEP_STOP                                                                0x100
#define MASK_PMU_APB_APCPU_CORE_FORCE_STOP                                                                    0xff
#define MASK_PMU_APB_PCIEPLL_H_RST_CTRL_BYPASS                                                                0x1000000
#define MASK_PMU_APB_PCIEPLL_H_DELAY_PWR_ON                                                                   0xff0000
#define MASK_PMU_APB_PCIEPLL_H_DELAY_EN_OFF                                                                   0xff00
#define MASK_PMU_APB_PCIEPLL_H_DELAY_RST_ASSERT                                                               0xff
#define MASK_PMU_APB_PCIEPLL_V_RST_CTRL_BYPASS                                                                0x1000000
#define MASK_PMU_APB_PCIEPLL_V_DELAY_PWR_ON                                                                   0xff0000
#define MASK_PMU_APB_PCIEPLL_V_DELAY_EN_OFF                                                                   0xff00
#define MASK_PMU_APB_PCIEPLL_V_DELAY_RST_ASSERT                                                               0xff
#define MASK_PMU_APB_PD_GPU_TOP_SHUTDOWN_DLY                                                                  0xff000000
#define MASK_PMU_APB_PD_GPU_TOP_RST_DEASSERT_DLY                                                              0xff0000
#define MASK_PMU_APB_PD_GPU_TOP_RST_ASSERT_DLY                                                                0xff00
#define MASK_PMU_APB_PD_GPU_TOP_ISO_OFF_DLY                                                                   0xff
#define MASK_PMU_APB_MPLL_WAIT_CLK_DIV_CFG                                                                    0xffff
#define MASK_PMU_APB_MPLL0_RST_CTRL_BYPASS                                                                    0x1000000
#define MASK_PMU_APB_MPLL0_DELAY_PWR_ON                                                                       0xff0000
#define MASK_PMU_APB_MPLL0_DELAY_EN_OFF                                                                       0xff00
#define MASK_PMU_APB_MPLL0_DELAY_RST_ASSERT                                                                   0xff
#define MASK_PMU_APB_MPLL1_RST_CTRL_BYPASS                                                                    0x1000000
#define MASK_PMU_APB_MPLL1_DELAY_PWR_ON                                                                       0xff0000
#define MASK_PMU_APB_MPLL1_DELAY_EN_OFF                                                                       0xff00
#define MASK_PMU_APB_MPLL1_DELAY_RST_ASSERT                                                                   0xff
#define MASK_PMU_APB_MPLL2_RST_CTRL_BYPASS                                                                    0x1000000
#define MASK_PMU_APB_MPLL2_DELAY_PWR_ON                                                                       0xff0000
#define MASK_PMU_APB_MPLL2_DELAY_EN_OFF                                                                       0xff00
#define MASK_PMU_APB_MPLL2_DELAY_RST_ASSERT                                                                   0xff
#define MASK_PMU_APB_APLL_RST_CTRL_BYPASS                                                                     0x1000000
#define MASK_PMU_APB_APLL_DELAY_PWR_ON                                                                        0xff0000
#define MASK_PMU_APB_APLL_DELAY_EN_OFF                                                                        0xff00
#define MASK_PMU_APB_APLL_DELAY_RST_ASSERT                                                                    0xff
#define MASK_PMU_APB_DPLL0_RST_CTRL_BYPASS                                                                    0x1000000
#define MASK_PMU_APB_DPLL0_DELAY_PWR_ON                                                                       0xff0000
#define MASK_PMU_APB_DPLL0_DELAY_EN_OFF                                                                       0xff00
#define MASK_PMU_APB_DPLL0_DELAY_RST_ASSERT                                                                   0xff
#define MASK_PMU_APB_DPLL1_RST_CTRL_BYPASS                                                                    0x1000000
#define MASK_PMU_APB_DPLL1_DELAY_PWR_ON                                                                       0xff0000
#define MASK_PMU_APB_DPLL1_DELAY_EN_OFF                                                                       0xff00
#define MASK_PMU_APB_DPLL1_DELAY_RST_ASSERT                                                                   0xff
#define MASK_PMU_APB_TWPLL_RST_CTRL_BYPASS                                                                    0x1000000
#define MASK_PMU_APB_TWPLL_DELAY_PWR_ON                                                                       0xff0000
#define MASK_PMU_APB_TWPLL_DELAY_EN_OFF                                                                       0xff00
#define MASK_PMU_APB_TWPLL_DELAY_RST_ASSERT                                                                   0xff
#define MASK_PMU_APB_LTEPLL_RST_CTRL_BYPASS                                                                   0x1000000
#define MASK_PMU_APB_LTEPLL_DELAY_PWR_ON                                                                      0xff0000
#define MASK_PMU_APB_LTEPLL_DELAY_EN_OFF                                                                      0xff00
#define MASK_PMU_APB_LTEPLL_DELAY_RST_ASSERT                                                                  0xff
#define MASK_PMU_APB_GPLL_RST_CTRL_BYPASS                                                                     0x1000000
#define MASK_PMU_APB_GPLL_DELAY_PWR_ON                                                                        0xff0000
#define MASK_PMU_APB_GPLL_DELAY_EN_OFF                                                                        0xff00
#define MASK_PMU_APB_GPLL_DELAY_RST_ASSERT                                                                    0xff
#define MASK_PMU_APB_RPLL_RST_CTRL_BYPASS                                                                     0x1000000
#define MASK_PMU_APB_RPLL_DELAY_PWR_ON                                                                        0xff0000
#define MASK_PMU_APB_RPLL_DELAY_EN_OFF                                                                        0xff00
#define MASK_PMU_APB_RPLL_DELAY_RST_ASSERT                                                                    0xff
#define MASK_PMU_APB_ISPPLL_RST_CTRL_BYPASS                                                                   0x1000000
#define MASK_PMU_APB_ISPPLL_DELAY_PWR_ON                                                                      0xff0000
#define MASK_PMU_APB_ISPPLL_DELAY_EN_OFF                                                                      0xff00
#define MASK_PMU_APB_ISPPLL_DELAY_RST_ASSERT                                                                  0xff
#define MASK_PMU_APB_ST_RPLL_STATE                                                                            0x38000000
#define MASK_PMU_APB_ST_GPLL_STATE                                                                            0x7000000
#define MASK_PMU_APB_ST_LTEPLL_STATE                                                                          0xe00000
#define MASK_PMU_APB_ST_TWPLL_STATE                                                                           0x1c0000
#define MASK_PMU_APB_ST_DPLL1_STATE                                                                           0x38000
#define MASK_PMU_APB_ST_DPLL0_STATE                                                                           0x7000
#define MASK_PMU_APB_ST_APLL_STATE                                                                            0xe00
#define MASK_PMU_APB_ST_MPLL2_STATE                                                                           0x1c0
#define MASK_PMU_APB_ST_MPLL1_STATE                                                                           0x38
#define MASK_PMU_APB_ST_MPLL0_STATE                                                                           0x7
#define MASK_PMU_APB_ST_PCIEPLL_V_STATE                                                                       0x1c0
#define MASK_PMU_APB_ST_PCIEPLL_H_STATE                                                                       0x38
#define MASK_PMU_APB_ST_ISPPLL_STATE                                                                          0x7
#define MASK_PMU_APB_PMU_AUTO_SEL_RCO_EN                                                                      0x8
#define MASK_PMU_APB_ESE_SYS_FAST_WAKEUP_AFTER_RCO                                                            0x4
#define MASK_PMU_APB_ESE_SYS_DEEP_STOP_TYPE_SEL                                                               0x2
#define MASK_PMU_APB_ESE_SYS_FAST_WAKEUP_EN                                                                   0x1
#define MASK_PMU_APB_WTLCP_TGDSP_TCM_RAM_PD_EN                                                                0x2
#define MASK_PMU_APB_WTLCP_LDSP_TCM_RAM_PD_EN                                                                 0x1
#define MASK_PMU_APB_WTLCP_HU3GE_NEST_DOMAIN_EN                                                               0x1
#define MASK_PMU_APB_DBG_RECOV_WAIT_BUS_IDLE_EN                                                               0x80
#define MASK_PMU_APB_DBGRSTREQ_TRIG_DBG_RECOV_EN                                                              0x40
#define MASK_PMU_APB_APCPU_TOP_SOFT_RST_TRIG_DBG_RECOV_EN                                                     0x20
#define MASK_PMU_APB_APCPU_CLUSTER_SOFT_RST_TRIG_DBG_RECOV_EN                                                 0x10
#define MASK_PMU_APB_DEBUG_RECOV_FORCE_TRIG                                                                   0x4
#define MASK_PMU_APB_DEBUG_RECOV_AUTO_TRIG_EN                                                                 0x2
#define MASK_PMU_APB_DBG_RECOV_RST_TYPE_SEL                                                                   0x1
#define MASK_PMU_APB_APCPU_CORE_RST_DEASSERT_DLY                                                              0xff000000
#define MASK_PMU_APB_APCPU_CORE_RST_ASSERT_DLY                                                                0xff0000
#define MASK_PMU_APB_APCPU_CORINTH_RST_DEASSERT_DLY                                                           0xff00
#define MASK_PMU_APB_APCPU_CORINTH_RST_ASSERT_DLY                                                             0xff
#define MASK_PMU_APB_APCPU_CORE_CGM_OFF_DLY                                                                   0xff00
#define MASK_PMU_APB_APCPU_CORE_CGM_ON_DLY                                                                    0xff
#define MASK_PMU_APB_APCPU_CLUSTER_INITIAL_STATE                                                              0x1
#define MASK_PMU_APB_APCPU_CORE_DEBUG_RECOV_STATE_CLR                                                         0xff00
#define MASK_PMU_APB_APCPU_CORE7_WAKEUP_FROM_DEBUG_RECOV                                                      0x80
#define MASK_PMU_APB_APCPU_CORE6_WAKEUP_FROM_DEBUG_RECOV                                                      0x40
#define MASK_PMU_APB_APCPU_CORE5_WAKEUP_FROM_DEBUG_RECOV                                                      0x20
#define MASK_PMU_APB_APCPU_CORE4_WAKEUP_FROM_DEBUG_RECOV                                                      0x10
#define MASK_PMU_APB_APCPU_CORE3_WAKEUP_FROM_DEBUG_RECOV                                                      0x8
#define MASK_PMU_APB_APCPU_CORE2_WAKEUP_FROM_DEBUG_RECOV                                                      0x4
#define MASK_PMU_APB_APCPU_CORE1_WAKEUP_FROM_DEBUG_RECOV                                                      0x2
#define MASK_PMU_APB_APCPU_CORE0_WAKEUP_FROM_DEBUG_RECOV                                                      0x1
#define MASK_PMU_APB_APCPU_SNOOP_FILTER_RAM_DSLP_EN                                                           0x100
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P3_RAM_DSLP_EN                                                         0x80
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P2_RAM_DSLP_EN                                                         0x40
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P1_RAM_DSLP_EN                                                         0x20
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P0_RAM_DSLP_EN                                                         0x10
#define MASK_PMU_APB_APCPU_CORE3_RAM_DSLP_EN                                                                  0x8
#define MASK_PMU_APB_APCPU_CORE2_RAM_DSLP_EN                                                                  0x4
#define MASK_PMU_APB_APCPU_CORE1_RAM_DSLP_EN                                                                  0x2
#define MASK_PMU_APB_APCPU_CORE0_RAM_DSLP_EN                                                                  0x1
#define MASK_PMU_APB_PD_APCPU_C7_FRC_ON_EN                                                                    0x80
#define MASK_PMU_APB_PD_APCPU_C6_FRC_ON_EN                                                                    0x40
#define MASK_PMU_APB_PD_APCPU_C5_FRC_ON_EN                                                                    0x20
#define MASK_PMU_APB_PD_APCPU_C4_FRC_ON_EN                                                                    0x10
#define MASK_PMU_APB_PD_APCPU_C3_FRC_ON_EN                                                                    0x8
#define MASK_PMU_APB_PD_APCPU_C2_FRC_ON_EN                                                                    0x4
#define MASK_PMU_APB_PD_APCPU_C1_FRC_ON_EN                                                                    0x2
#define MASK_PMU_APB_PD_APCPU_C0_FRC_ON_EN                                                                    0x1
#define MASK_PMU_APB_APCPU_CORE_SOFT_RST_BYPASS                                                               0x20
#define MASK_PMU_APB_APCPU_CLUSTER_SOFT_RST_BYPASS                                                            0x10
#define MASK_PMU_APB_APCPU_SRST_RST_BYPASS                                                                    0x8
#define MASK_PMU_APB_CLUSTER_DBGRSTREQ_EN                                                                     0x4
#define MASK_PMU_APB_APCPU_SOFT_RST_TYPE_SEL                                                                  0x2
#define MASK_PMU_APB_DBGRSTREQ_RST_TYPE_SEL                                                                   0x1
#define MASK_PMU_APB_APCPU_CORINTH_FUNC_RET_GATE_CLK_EN                                                       0x1
#define MASK_PMU_APB_APCPU_CORE7_PCHANNEL_STATE                                                               0xf0000000
#define MASK_PMU_APB_APCPU_CORE6_PCHANNEL_STATE                                                               0xf000000
#define MASK_PMU_APB_APCPU_CORE5_PCHANNEL_STATE                                                               0xf00000
#define MASK_PMU_APB_APCPU_CORE4_PCHANNEL_STATE                                                               0xf0000
#define MASK_PMU_APB_APCPU_CORE3_PCHANNEL_STATE                                                               0xf000
#define MASK_PMU_APB_APCPU_CORE2_PCHANNEL_STATE                                                               0xf00
#define MASK_PMU_APB_APCPU_CORE1_PCHANNEL_STATE                                                               0xf0
#define MASK_PMU_APB_APCPU_CORE0_PCHANNEL_STATE                                                               0xf
#define MASK_PMU_APB_APCPU_CORINTH_PCHANNEL_STATE                                                             0xf
#define MASK_PMU_APB_APCPU_CORE7_SOFT_INT                                                                     0x80
#define MASK_PMU_APB_APCPU_CORE6_SOFT_INT                                                                     0x40
#define MASK_PMU_APB_APCPU_CORE5_SOFT_INT                                                                     0x20
#define MASK_PMU_APB_APCPU_CORE4_SOFT_INT                                                                     0x10
#define MASK_PMU_APB_APCPU_CORE3_SOFT_INT                                                                     0x8
#define MASK_PMU_APB_APCPU_CORE2_SOFT_INT                                                                     0x4
#define MASK_PMU_APB_APCPU_CORE1_SOFT_INT                                                                     0x2
#define MASK_PMU_APB_APCPU_CORE0_SOFT_INT                                                                     0x1
#define MASK_PMU_APB_RAM_PD_APCPU_TOP_FRC                                                                     0x20000000
#define MASK_PMU_APB_RAM_PD_APCPU_SNOOP_FILTER_FRC                                                            0x10000000
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P3_FRC                                                          0x8000000
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P2_FRC                                                          0x4000000
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P1_FRC                                                          0x2000000
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P0_FRC                                                          0x1000000
#define MASK_PMU_APB_RAM_PD_APCPU_CORE3_FRC                                                                   0x800000
#define MASK_PMU_APB_RAM_PD_APCPU_CORE2_FRC                                                                   0x400000
#define MASK_PMU_APB_RAM_PD_APCPU_CORE1_FRC                                                                   0x200000
#define MASK_PMU_APB_RAM_PD_APCPU_CORE0_FRC                                                                   0x100000
#define MASK_PMU_APB_RAM_PD_PUBCP_SYS_FRC                                                                     0x80000
#define MASK_PMU_APB_RAM_PD_AUDCP_SYS_FRC                                                                     0x40000
#define MASK_PMU_APB_RAM_PD_AUDCP_AUDDSP_FRC                                                                  0x20000
#define MASK_PMU_APB_RAM_PD_WTLCP_SYS_FRC                                                                     0x10000
#define MASK_PMU_APB_RAM_PD_WTLCP_LTE_DPFEC_FRC                                                               0x8000
#define MASK_PMU_APB_RAM_PD_WTLCP_LTE_CE_FRC                                                                  0x4000
#define MASK_PMU_APB_RAM_PD_WTLCP_LTE_PROC_FRC                                                                0x2000
#define MASK_PMU_APB_RAM_PD_WTLCP_TD_PROC_FRC                                                                 0x1000
#define MASK_PMU_APB_RAM_PD_WTLCP_HU3GE_B_FRC                                                                 0x800
#define MASK_PMU_APB_RAM_PD_WTLCP_HU3GE_A_FRC                                                                 0x400
#define MASK_PMU_APB_RAM_PD_WTLCP_TGDSP_CACHE_FRC                                                             0x200
#define MASK_PMU_APB_RAM_PD_WTLCP_TGDSP_TCM_FRC                                                               0x100
#define MASK_PMU_APB_RAM_PD_WTLCP_LDSP_CACHE_FRC                                                              0x80
#define MASK_PMU_APB_RAM_PD_WTLCP_LDSP_TCM_FRC                                                                0x40
#define MASK_PMU_APB_RAM_PD_AP_SYS_FRC                                                                        0x20
#define MASK_PMU_APB_RAM_PD_AP_VSP_FRC                                                                        0x10
#define MASK_PMU_APB_RAM_PD_AP_VDSP_FRC                                                                       0x8
#define MASK_PMU_APB_RAM_PD_MM_TOP_FRC                                                                        0x4
#define MASK_PMU_APB_RAM_PD_GPU_TOP_FRC                                                                       0x2
#define MASK_PMU_APB_RAM_PD_GPU_RGX_DUST_FRC                                                                  0x1
#define MASK_PMU_APB_RAM_RET_APCPU_TOP_FRC                                                                    0x800
#define MASK_PMU_APB_RAM_RET_APCPU_SNOOP_FILTER_FRC                                                           0x400
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P3_FRC                                                         0x200
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P2_FRC                                                         0x100
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P1_FRC                                                         0x80
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P0_FRC                                                         0x40
#define MASK_PMU_APB_RAM_RET_APCPU_CORE3_FRC                                                                  0x20
#define MASK_PMU_APB_RAM_RET_APCPU_CORE2_FRC                                                                  0x10
#define MASK_PMU_APB_RAM_RET_APCPU_CORE1_FRC                                                                  0x8
#define MASK_PMU_APB_RAM_RET_APCPU_CORE0_FRC                                                                  0x4
#define MASK_PMU_APB_RAM_SLP_WTLCP_TGDSP_TCM_FRC                                                              0x2
#define MASK_PMU_APB_RAM_SLP_WTLCP_LDSP_TCM_FRC                                                               0x1
#define MASK_PMU_APB_PUB_DFS_FREQ_SEL                                                                         0x7
#define MASK_PMU_APB_PACTIVE_CORE0_SW                                                                         0xf
#define MASK_PMU_APB_PACTIVE_CORE1_SW                                                                         0xf
#define MASK_PMU_APB_PACTIVE_CORE2_SW                                                                         0xf
#define MASK_PMU_APB_PACTIVE_CORE3_SW                                                                         0xf
#define MASK_PMU_APB_PACTIVE_CORE4_SW                                                                         0xf
#define MASK_PMU_APB_PACTIVE_CORE5_SW                                                                         0xf
#define MASK_PMU_APB_PACTIVE_CORE6_SW                                                                         0xf
#define MASK_PMU_APB_PACTIVE_CORE7_SW                                                                         0xf
#define MASK_PMU_APB_PACTIVE_CLUSTER_SW                                                                       0x7f
#define MASK_PMU_APB_APCPU_CLUSTER_SW_PACTIVE_EN                                                              0x100
#define MASK_PMU_APB_APCPU_CORE7_SW_PACTIVE_EN                                                                0x80
#define MASK_PMU_APB_APCPU_CORE6_SW_PACTIVE_EN                                                                0x40
#define MASK_PMU_APB_APCPU_CORE5_SW_PACTIVE_EN                                                                0x20
#define MASK_PMU_APB_APCPU_CORE4_SW_PACTIVE_EN                                                                0x10
#define MASK_PMU_APB_APCPU_CORE3_SW_PACTIVE_EN                                                                0x8
#define MASK_PMU_APB_APCPU_CORE2_SW_PACTIVE_EN                                                                0x4
#define MASK_PMU_APB_APCPU_CORE1_SW_PACTIVE_EN                                                                0x2
#define MASK_PMU_APB_APCPU_CORE0_SW_PACTIVE_EN                                                                0x1
#define MASK_PMU_APB_APCPU_CLUSTER_SW_PCHANNEL_EN                                                             0x100
#define MASK_PMU_APB_APCPU_CORE7_SW_PCHANNEL_EN                                                               0x80
#define MASK_PMU_APB_APCPU_CORE6_SW_PCHANNEL_EN                                                               0x40
#define MASK_PMU_APB_APCPU_CORE5_SW_PCHANNEL_EN                                                               0x20
#define MASK_PMU_APB_APCPU_CORE4_SW_PCHANNEL_EN                                                               0x10
#define MASK_PMU_APB_APCPU_CORE3_SW_PCHANNEL_EN                                                               0x8
#define MASK_PMU_APB_APCPU_CORE2_SW_PCHANNEL_EN                                                               0x4
#define MASK_PMU_APB_APCPU_CORE1_SW_PCHANNEL_EN                                                               0x2
#define MASK_PMU_APB_APCPU_CORE0_SW_PCHANNEL_EN                                                               0x1
#define MASK_PMU_APB_APCPU_CORE0_PACTIVE                                                                      0xf000
#define MASK_PMU_APB_APCPU_CORE0_PDENY                                                                        0x800
#define MASK_PMU_APB_APCPU_CORE0_PACCEPT                                                                      0x400
#define MASK_PMU_APB_MODE_ST_CORE0_CGM_EN_SW                                                                  0x200
#define MASK_PMU_APB_RAM_RET_APCPU_CORE0_SW                                                                   0x100
#define MASK_PMU_APB_RAM_PD_APCPU_CORE0_SW                                                                    0x80
#define MASK_PMU_APB_RST_APCPU_CORE0_WARM_SW_N                                                                0x40
#define MASK_PMU_APB_RST_APCPU_CORE0_COLD_SW_N                                                                0x20
#define MASK_PMU_APB_APCPU_CORE0_PSTATE_SW                                                                    0x1e
#define MASK_PMU_APB_APCPU_CORE0_PREQ_SW                                                                      0x1
#define MASK_PMU_APB_APCPU_CORE1_PACTIVE                                                                      0xf000
#define MASK_PMU_APB_APCPU_CORE1_PDENY                                                                        0x800
#define MASK_PMU_APB_APCPU_CORE1_PACCEPT                                                                      0x400
#define MASK_PMU_APB_MODE_ST_CORE1_CGM_EN_SW                                                                  0x200
#define MASK_PMU_APB_RAM_RET_APCPU_CORE1_SW                                                                   0x100
#define MASK_PMU_APB_RAM_PD_APCPU_CORE1_SW                                                                    0x80
#define MASK_PMU_APB_RST_APCPU_CORE1_WARM_SW_N                                                                0x40
#define MASK_PMU_APB_RST_APCPU_CORE1_COLD_SW_N                                                                0x20
#define MASK_PMU_APB_APCPU_CORE1_PSTATE_SW                                                                    0x1e
#define MASK_PMU_APB_APCPU_CORE1_PREQ_SW                                                                      0x1
#define MASK_PMU_APB_APCPU_CORE2_PACTIVE                                                                      0xf000
#define MASK_PMU_APB_APCPU_CORE2_PDENY                                                                        0x800
#define MASK_PMU_APB_APCPU_CORE2_PACCEPT                                                                      0x400
#define MASK_PMU_APB_MODE_ST_CORE2_CGM_EN_SW                                                                  0x200
#define MASK_PMU_APB_RAM_RET_APCPU_CORE2_SW                                                                   0x100
#define MASK_PMU_APB_RAM_PD_APCPU_CORE2_SW                                                                    0x80
#define MASK_PMU_APB_RST_APCPU_CORE2_WARM_SW_N                                                                0x40
#define MASK_PMU_APB_RST_APCPU_CORE2_COLD_SW_N                                                                0x20
#define MASK_PMU_APB_APCPU_CORE2_PSTATE_SW                                                                    0x1e
#define MASK_PMU_APB_APCPU_CORE2_PREQ_SW                                                                      0x1
#define MASK_PMU_APB_APCPU_CORE3_PACTIVE                                                                      0xf000
#define MASK_PMU_APB_APCPU_CORE3_PDENY                                                                        0x800
#define MASK_PMU_APB_APCPU_CORE3_PACCEPT                                                                      0x400
#define MASK_PMU_APB_MODE_ST_CORE3_CGM_EN_SW                                                                  0x200
#define MASK_PMU_APB_RAM_RET_APCPU_CORE3_SW                                                                   0x100
#define MASK_PMU_APB_RAM_PD_APCPU_CORE3_SW                                                                    0x80
#define MASK_PMU_APB_RST_APCPU_CORE3_WARM_SW_N                                                                0x40
#define MASK_PMU_APB_RST_APCPU_CORE3_COLD_SW_N                                                                0x20
#define MASK_PMU_APB_APCPU_CORE3_PSTATE_SW                                                                    0x1e
#define MASK_PMU_APB_APCPU_CORE3_PREQ_SW                                                                      0x1
#define MASK_PMU_APB_APCPU_CORE4_PACTIVE                                                                      0x3c00
#define MASK_PMU_APB_APCPU_CORE4_PDENY                                                                        0x200
#define MASK_PMU_APB_APCPU_CORE4_PACCEPT                                                                      0x100
#define MASK_PMU_APB_RST_APCPU_CORE4_WARM_SW_N                                                                0x40
#define MASK_PMU_APB_RST_APCPU_CORE4_COLD_SW_N                                                                0x20
#define MASK_PMU_APB_APCPU_CORE4_PSTATE_SW                                                                    0x1e
#define MASK_PMU_APB_APCPU_CORE4_PREQ_SW                                                                      0x1
#define MASK_PMU_APB_APCPU_CORE5_PACTIVE                                                                      0x3c00
#define MASK_PMU_APB_APCPU_CORE5_PDENY                                                                        0x200
#define MASK_PMU_APB_APCPU_CORE5_PACCEPT                                                                      0x100
#define MASK_PMU_APB_RST_APCPU_CORE5_WARM_SW_N                                                                0x40
#define MASK_PMU_APB_RST_APCPU_CORE5_COLD_SW_N                                                                0x20
#define MASK_PMU_APB_APCPU_CORE5_PSTATE_SW                                                                    0x1e
#define MASK_PMU_APB_APCPU_CORE5_PREQ_SW                                                                      0x1
#define MASK_PMU_APB_APCPU_CORE6_PACTIVE                                                                      0x3c00
#define MASK_PMU_APB_APCPU_CORE6_PDENY                                                                        0x200
#define MASK_PMU_APB_APCPU_CORE6_PACCEPT                                                                      0x100
#define MASK_PMU_APB_RST_APCPU_CORE6_WARM_SW_N                                                                0x40
#define MASK_PMU_APB_RST_APCPU_CORE6_COLD_SW_N                                                                0x20
#define MASK_PMU_APB_APCPU_CORE6_PSTATE_SW                                                                    0x1e
#define MASK_PMU_APB_APCPU_CORE6_PREQ_SW                                                                      0x1
#define MASK_PMU_APB_APCPU_CORE7_PACTIVE                                                                      0x3c00
#define MASK_PMU_APB_APCPU_CORE7_PDENY                                                                        0x200
#define MASK_PMU_APB_APCPU_CORE7_PACCEPT                                                                      0x100
#define MASK_PMU_APB_RST_APCPU_CORE7_WARM_SW_N                                                                0x40
#define MASK_PMU_APB_RST_APCPU_CORE7_COLD_SW_N                                                                0x20
#define MASK_PMU_APB_APCPU_CORE7_PSTATE_SW                                                                    0x1e
#define MASK_PMU_APB_APCPU_CORE7_PREQ_SW                                                                      0x1
#define MASK_PMU_APB_RAM_RET_APCPU_SNOOP_FILTER_SW                                                            0x10000000
#define MASK_PMU_APB_RAM_PD_APCPU_SNOOP_FILTER_SW                                                             0x8000000
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P3_SW                                                          0x4000000
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P3_SW                                                           0x2000000
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P2_SW                                                          0x1000000
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P2_SW                                                           0x800000
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P1_SW                                                          0x400000
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P1_SW                                                           0x200000
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P0_SW                                                          0x100000
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P0_SW                                                           0x80000
#define MASK_PMU_APB_APCPU_CLUSTER_PACTIVE                                                                    0x7f000
#define MASK_PMU_APB_APCPU_CLUSTER_PDENY                                                                      0x800
#define MASK_PMU_APB_APCPU_CLUSTER_PACCEPT                                                                    0x400
#define MASK_PMU_APB_RST_APCPU_CLUSTER_WARM_SW_N                                                              0x200
#define MASK_PMU_APB_RST_APCPU_CLUSTER_COLD_SW_N                                                              0x100
#define MASK_PMU_APB_APCPU_CLUSTER_PSTATE_SW                                                                  0xfe
#define MASK_PMU_APB_APCPU_CLUSTER_PREQ_SW                                                                    0x1
#define MASK_PMU_APB_WTLCP_DPFEC_NEST_DOMAIN_EN                                                               0x1
#define MASK_PMU_APB_GPLL_GPIO_FORCE_GATING_DISABLE                                                           0x10
#define MASK_PMU_APB_MPLL2_GPIO_FORCE_GATING_DISABLE                                                          0x4
#define MASK_PMU_APB_MPLL1_GPIO_FORCE_GATING_DISABLE                                                          0x2
#define MASK_PMU_APB_MPLL0_GPIO_FORCE_GATING_DISABLE                                                          0x1
#define MASK_PMU_APB_USB3_PHY_PWRON_REG                                                                       0x80
#define MASK_PMU_APB_USB2_PHY_PWRON_REG                                                                       0x40
#define MASK_PMU_APB_MPHY_PWRON_REG                                                                           0x20
#define MASK_PMU_APB_CSI_2P2LANE_PWRON_REG                                                                    0x10
#define MASK_PMU_APB_DSI_PWRON_REG                                                                            0x8
#define MASK_PMU_APB_PCIE2_PWRON_REG                                                                          0x4
#define MASK_PMU_APB_CSI_4LANE1_PWRON_REG                                                                     0x2
#define MASK_PMU_APB_CSI_4LANE0_PWRON_REG                                                                     0x1
#define MASK_PMU_APB_APCPU_CORE3_MODE_ST_CGM_EN_DISABLE                                                       0x8
#define MASK_PMU_APB_APCPU_CORE2_MODE_ST_CGM_EN_DISABLE                                                       0x4
#define MASK_PMU_APB_APCPU_CORE1_MODE_ST_CGM_EN_DISABLE                                                       0x2
#define MASK_PMU_APB_APCPU_CORE0_MODE_ST_CGM_EN_DISABLE                                                       0x1
#define MASK_PMU_APB_APCPU_CLUSTER_DENY_TIME_THRESHOLD                                                        0xfc0
#define MASK_PMU_APB_APCPU_CORE_DENY_TIME_THRESHOLD                                                           0x3f
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CLUSTER_EN                                                         0x100
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE7_EN                                                           0x80
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE6_EN                                                           0x40
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE5_EN                                                           0x20
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE4_EN                                                           0x10
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE3_EN                                                           0x8
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE2_EN                                                           0x4
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE1_EN                                                           0x2
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE0_EN                                                           0x1
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CLUSTER_CLR                                                        0x100
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE7_CLR                                                          0x80
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE6_CLR                                                          0x40
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE5_CLR                                                          0x20
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE4_CLR                                                          0x10
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE3_CLR                                                          0x8
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE2_CLR                                                          0x4
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE1_CLR                                                          0x2
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE0_CLR                                                          0x1
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CLUSTER                                                            0x100
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE7                                                              0x80
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE6                                                              0x40
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE5                                                              0x20
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE4                                                              0x10
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE3                                                              0x8
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE2                                                              0x4
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE1                                                              0x2
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE0                                                              0x1
#define MASK_PMU_APB_APCPU_CORE0_DENY_TAR_STATE                                                               0x3e0
#define MASK_PMU_APB_APCPU_CORE0_DENY_PRE_STATE                                                               0x1f
#define MASK_PMU_APB_APCPU_CORE1_DENY_TAR_STATE                                                               0x3e0
#define MASK_PMU_APB_APCPU_CORE1_DENY_PRE_STATE                                                               0x1f
#define MASK_PMU_APB_APCPU_CORE2_DENY_TAR_STATE                                                               0x3e0
#define MASK_PMU_APB_APCPU_CORE2_DENY_PRE_STATE                                                               0x1f
#define MASK_PMU_APB_APCPU_CORE3_DENY_TAR_STATE                                                               0x3e0
#define MASK_PMU_APB_APCPU_CORE3_DENY_PRE_STATE                                                               0x1f
#define MASK_PMU_APB_APCPU_CORE4_DENY_TAR_STATE                                                               0x3e0
#define MASK_PMU_APB_APCPU_CORE4_DENY_PRE_STATE                                                               0x1f
#define MASK_PMU_APB_APCPU_CORE5_DENY_TAR_STATE                                                               0x3e0
#define MASK_PMU_APB_APCPU_CORE5_DENY_PRE_STATE                                                               0x1f
#define MASK_PMU_APB_APCPU_CORE6_DENY_TAR_STATE                                                               0x3e0
#define MASK_PMU_APB_APCPU_CORE6_DENY_PRE_STATE                                                               0x1f
#define MASK_PMU_APB_APCPU_CORE7_DENY_TAR_STATE                                                               0x3e0
#define MASK_PMU_APB_APCPU_CORE7_DENY_PRE_STATE                                                               0x1f
#define MASK_PMU_APB_APCPU_CLUSTER_DENY_TAR_STATE                                                             0xfc0
#define MASK_PMU_APB_APCPU_CLUSTER_DENY_PRE_STATE                                                             0x3f
#define MASK_PMU_APB_APCPU_CSYSPWRUP_WAKEUP_EN                                                                0xff
#define MASK_PMU_APB_DCDC_AI_DVFS_BLOCK_SHUTDOWN_EN                                                           0x4
#define MASK_PMU_APB_DCDC_CPU1_DVFS_BLOCK_SHUTDOWN_EN                                                         0x2
#define MASK_PMU_APB_DCDC_CPU0_DVFS_BLOCK_SHUTDOWN_EN                                                         0x1
#define MASK_PMU_APB_APCPU_CORE7_OFF_EMU_CLR_INT_DISABLE_EN                                                   0x80
#define MASK_PMU_APB_APCPU_CORE6_OFF_EMU_CLR_INT_DISABLE_EN                                                   0x40
#define MASK_PMU_APB_APCPU_CORE5_OFF_EMU_CLR_INT_DISABLE_EN                                                   0x20
#define MASK_PMU_APB_APCPU_CORE4_OFF_EMU_CLR_INT_DISABLE_EN                                                   0x10
#define MASK_PMU_APB_APCPU_CORE3_OFF_EMU_CLR_INT_DISABLE_EN                                                   0x8
#define MASK_PMU_APB_APCPU_CORE2_OFF_EMU_CLR_INT_DISABLE_EN                                                   0x4
#define MASK_PMU_APB_APCPU_CORE1_OFF_EMU_CLR_INT_DISABLE_EN                                                   0x2
#define MASK_PMU_APB_APCPU_CORE0_OFF_EMU_CLR_INT_DISABLE_EN                                                   0x1
#define MASK_PMU_APB_APCPU_SNOOP_FILTER_RAM_FRC_ON                                                            0x100
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P3_RAM_FRC_ON                                                          0x80
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P2_RAM_FRC_ON                                                          0x40
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P1_RAM_FRC_ON                                                          0x20
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P0_RAM_FRC_ON                                                          0x10
#define MASK_PMU_APB_APCPU_CORE3_RAM_FRC_ON                                                                   0x8
#define MASK_PMU_APB_APCPU_CORE2_RAM_FRC_ON                                                                   0x4
#define MASK_PMU_APB_APCPU_CORE1_RAM_FRC_ON                                                                   0x2
#define MASK_PMU_APB_APCPU_CORE0_RAM_FRC_ON                                                                   0x1
#define MASK_PMU_APB_APCPU_CORE7_OFF_EMU_TO_OFF                                                               0x80
#define MASK_PMU_APB_APCPU_CORE6_OFF_EMU_TO_OFF                                                               0x40
#define MASK_PMU_APB_APCPU_CORE5_OFF_EMU_TO_OFF                                                               0x20
#define MASK_PMU_APB_APCPU_CORE4_OFF_EMU_TO_OFF                                                               0x10
#define MASK_PMU_APB_APCPU_CORE3_OFF_EMU_TO_OFF                                                               0x8
#define MASK_PMU_APB_APCPU_CORE2_OFF_EMU_TO_OFF                                                               0x4
#define MASK_PMU_APB_APCPU_CORE1_OFF_EMU_TO_OFF                                                               0x2
#define MASK_PMU_APB_APCPU_CORE0_OFF_EMU_TO_OFF                                                               0x1
#define MASK_PMU_APB_ALL_PLL_PD_RCO_BYP                                                                       0x1
#define MASK_PMU_APB_SP_PWR_PD_AON_MEM_BYP                                                                    0x2
#define MASK_PMU_APB_SP_PWR_PD_SP_MEM_BYP                                                                     0x1
#define MASK_PMU_APB_LPDDR3_DPLL1_CNT_DONE_BYP                                                                0x1
#define MASK_PMU_APB_SP_SRAM_RCO_SYS_SEL                                                                      0x8
#define MASK_PMU_APB_SP_SRAM_XTLBUF0_SYS_SEL                                                                  0x4
#define MASK_PMU_APB_AON_SRAM_RCO_SYS_SEL                                                                     0x2
#define MASK_PMU_APB_AON_SRAM_XTLBUF0_SYS_SEL                                                                 0x1
#define MASK_PMU_APB_WDG_RST_TRIG_DBG_RECOV_EN                                                                0x1
#define MASK_PMU_APB_APCPU_TOP_RAM_SHUTDOWN_EN                                                                0x1
#define MASK_PMU_APB_PD_AI_POWERVR_PD_SEL                                                                     0x4000000
#define MASK_PMU_APB_PD_AI_POWERVR_FORCE_SHUTDOWN                                                             0x2000000
#define MASK_PMU_APB_PD_AI_POWERVR_AUTO_SHUTDOWN_EN                                                           0x1000000
#define MASK_PMU_APB_PD_AI_POWERVR_PWR_ON_DLY                                                                 0xff0000
#define MASK_PMU_APB_PD_AI_POWERVR_PWR_ON_SEQ_DLY                                                             0xff00
#define MASK_PMU_APB_PD_AI_POWERVR_ISO_ON_DLY                                                                 0xff
#define MASK_PMU_APB_PD_AI_SYS_FORCE_SHUTDOWN                                                                 0x2000000
#define MASK_PMU_APB_PD_AI_SYS_AUTO_SHUTDOWN_EN                                                               0x1000000
#define MASK_PMU_APB_PD_AI_SYS_PWR_ON_DLY                                                                     0xff0000
#define MASK_PMU_APB_PD_AI_SYS_PWR_ON_SEQ_DLY                                                                 0xff00
#define MASK_PMU_APB_PD_AI_SYS_ISO_ON_DLY                                                                     0xff
#define MASK_PMU_APB_PD_AI_CAMBRICON_PD_SEL                                                                   0x4000000
#define MASK_PMU_APB_PD_AI_CAMBRICON_FORCE_SHUTDOWN                                                           0x2000000
#define MASK_PMU_APB_PD_AI_CAMBRICON_AUTO_SHUTDOWN_EN                                                         0x1000000
#define MASK_PMU_APB_PD_AI_CAMBRICON_PWR_ON_DLY                                                               0xff0000
#define MASK_PMU_APB_PD_AI_CAMBRICON_PWR_ON_SEQ_DLY                                                           0xff00
#define MASK_PMU_APB_PD_AI_CAMBRICON_ISO_ON_DLY                                                               0xff
#define MASK_PMU_APB_PD_IPA_SYS_FORCE_SHUTDOWN                                                                0x2000000
#define MASK_PMU_APB_PD_IPA_SYS_AUTO_SHUTDOWN_EN                                                              0x1000000
#define MASK_PMU_APB_PD_IPA_SYS_PWR_ON_DLY                                                                    0xff0000
#define MASK_PMU_APB_PD_IPA_SYS_PWR_ON_SEQ_DLY                                                                0xff00
#define MASK_PMU_APB_PD_IPA_SYS_ISO_ON_DLY                                                                    0xff
#define MASK_PMU_APB_APCPU_CLUSTER_MODE_ST_SOFT_RST                                                           0x100
#define MASK_PMU_APB_APCPU_CORE7_MODE_ST_SOFT_RST                                                             0x80
#define MASK_PMU_APB_APCPU_CORE6_MODE_ST_SOFT_RST                                                             0x40
#define MASK_PMU_APB_APCPU_CORE5_MODE_ST_SOFT_RST                                                             0x20
#define MASK_PMU_APB_APCPU_CORE4_MODE_ST_SOFT_RST                                                             0x10
#define MASK_PMU_APB_APCPU_CORE3_MODE_ST_SOFT_RST                                                             0x8
#define MASK_PMU_APB_APCPU_CORE2_MODE_ST_SOFT_RST                                                             0x4
#define MASK_PMU_APB_APCPU_CORE1_MODE_ST_SOFT_RST                                                             0x2
#define MASK_PMU_APB_APCPU_CORE0_MODE_ST_SOFT_RST                                                             0x1
#define MASK_PMU_APB_AUDCP_FORCE_PUB_DEEP_SLEEP                                                               0x1
#define MASK_PMU_APB_PUB_SYS_FORCE_DEEP_SLEEP                                                                 0x80
#define MASK_PMU_APB_IPA_FORCE_DEEP_SLEEP                                                                     0x40
#define MASK_PMU_APB_SP_SYS_FORCE_DEEP_SLEEP                                                                  0x20
#define MASK_PMU_APB_AUDCP_FORCE_DEEP_SLEEP                                                                   0x10
#define MASK_PMU_APB_PUBCP_FORCE_DEEP_SLEEP                                                                   0x8
#define MASK_PMU_APB_WTLCP_FORCE_DEEP_SLEEP                                                                   0x4
#define MASK_PMU_APB_AP_FORCE_DEEP_SLEEP                                                                      0x2
#define MASK_PMU_APB_ESE_FORCE_DEEP_SLEEP                                                                     0x1
#define MASK_PMU_APB_PUB_SYS_FORCE_LIGHT_SLEEP                                                                0x80
#define MASK_PMU_APB_IPA_FORCE_LIGHT_SLEEP                                                                    0x40
#define MASK_PMU_APB_ESE_FORCE_LIGHT_SLEEP                                                                    0x20
#define MASK_PMU_APB_AON_FORCE_LIGHT_SLEEP                                                                    0x10
#define MASK_PMU_APB_PUBCP_FORCE_LIGHT_SLEEP                                                                  0x8
#define MASK_PMU_APB_WTLCP_FORCE_LIGHT_SLEEP                                                                  0x4
#define MASK_PMU_APB_AUDCP_FORCE_LIGHT_SLEEP                                                                  0x2
#define MASK_PMU_APB_AP_FORCE_LIGHT_SLEEP                                                                     0x1
#define MASK_PMU_APB_PUB_SYS_FORCE_SYSTEM_SLEEP                                                               0x200
#define MASK_PMU_APB_IPA_FORCE_SYSTEM_SLEEP                                                                   0x100
#define MASK_PMU_APB_AUDCP_FORCE_SYSTEM_SLEEP                                                                 0x80
#define MASK_PMU_APB_GPU_TOP_FORCE_SYSTEM_SLEEP                                                               0x40
#define MASK_PMU_APB_ESE_FORCE_SYSTEM_SLEEP                                                                   0x20
#define MASK_PMU_APB_PUBCP_FORCE_SYSTEM_SLEEP                                                                 0x10
#define MASK_PMU_APB_WTLCP_FORCE_SYSTEM_SLEEP                                                                 0x8
#define MASK_PMU_APB_AP_FORCE_SYSTEM_SLEEP                                                                    0x4
#define MASK_PMU_APB_APCPU_FORCE_SYSTEM_SLEEP                                                                 0x2
#define MASK_PMU_APB_AP_ALL_FORCE_SYSTEM_SLEEP                                                                0x1
#define MASK_PMU_APB_ESE_ACCESS_DDR_EN                                                                        0x1
#define MASK_PMU_APB_PD_IPA_SYS_STATE                                                                         0xff000000
#define MASK_PMU_APB_PD_AI_POWERVR_STATE                                                                      0xff0000
#define MASK_PMU_APB_PD_AI_CAMBRICON_STATE                                                                    0xff00
#define MASK_PMU_APB_PD_AI_SYS_STATE                                                                          0xff
#define MASK_PMU_APB_PD_ESE_SYS_STATE                                                                         0xff000000
#define MASK_PMU_APB_PD_AP_VSP_STATE                                                                          0xff0000
#define MASK_PMU_APB_PD_AP_VDSP_STATE                                                                         0xff00
#define MASK_PMU_APB_PD_AP_SYS_STATE                                                                          0xff
#define MASK_PMU_APB_PD_MM_TOP_STATE                                                                          0xff000000
#define MASK_PMU_APB_PD_GPU_RGX_DUST_STATE                                                                    0xff00
#define MASK_PMU_APB_PD_GPU_TOP_STATE                                                                         0xff
#define MASK_PMU_APB_PD_PUB_SYS_STATE                                                                         0xff000000
#define MASK_PMU_APB_PD_PUBCP_SYS_STATE                                                                       0xff0000
#define MASK_PMU_APB_PD_AUDCP_AUDDSP_STATE                                                                    0xff00
#define MASK_PMU_APB_PD_AUDCP_SYS_STATE                                                                       0xff
#define MASK_PMU_APB_PD_WTLCP_LTE_DPFEC_STATE                                                                 0xff000000
#define MASK_PMU_APB_PD_WTLCP_LTE_CE_STATE                                                                    0xff0000
#define MASK_PMU_APB_PD_WTLCP_LTE_PROC_STATE                                                                  0xff00
#define MASK_PMU_APB_PD_WTLCP_SYS_STATE                                                                       0xff
#define MASK_PMU_APB_PD_WTLCP_TGDSP_STATE                                                                     0xff000000
#define MASK_PMU_APB_PD_WTLCP_LDSP_STATE                                                                      0xff0000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_STATE                                                                   0xff00
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_STATE                                                                   0xff
#define MASK_PMU_APB_PD_APCPU_C3_STATE                                                                        0xff000000
#define MASK_PMU_APB_PD_APCPU_C2_STATE                                                                        0xff0000
#define MASK_PMU_APB_PD_APCPU_C1_STATE                                                                        0xff00
#define MASK_PMU_APB_PD_APCPU_C0_STATE                                                                        0xff
#define MASK_PMU_APB_PD_APCPU_C7_STATE                                                                        0xff000000
#define MASK_PMU_APB_PD_APCPU_C6_STATE                                                                        0xff0000
#define MASK_PMU_APB_PD_APCPU_C5_STATE                                                                        0xff00
#define MASK_PMU_APB_PD_APCPU_C4_STATE                                                                        0xff
#define MASK_PMU_APB_PD_WTLCP_TD_PROC_STATE                                                                   0xff00
#define MASK_PMU_APB_PD_APCPU_TOP_STATE                                                                       0xff
#define MASK_PMU_APB_APCPU_CORE3_POWER_MODE_STATE                                                             0xff000000
#define MASK_PMU_APB_APCPU_CORE2_POWER_MODE_STATE                                                             0xff0000
#define MASK_PMU_APB_APCPU_CORE1_POWER_MODE_STATE                                                             0xff00
#define MASK_PMU_APB_APCPU_CORE0_POWER_MODE_STATE                                                             0xff
#define MASK_PMU_APB_APCPU_CORE7_POWER_MODE_STATE                                                             0xff000000
#define MASK_PMU_APB_APCPU_CORE6_POWER_MODE_STATE                                                             0xff0000
#define MASK_PMU_APB_APCPU_CORE5_POWER_MODE_STATE                                                             0xff00
#define MASK_PMU_APB_APCPU_CORE4_POWER_MODE_STATE                                                             0xff
#define MASK_PMU_APB_APCPU_CORINTH_POWER_MODE_STATE                                                           0xff
#define MASK_PMU_APB_CORE_WFI_MARK_CLR                                                                        0xff00
#define MASK_PMU_APB_CORE_WFI_MARK                                                                            0xff
#define MASK_PMU_APB_UFS_PWR_GATE_BYP                                                                         0x1
#define MASK_PMU_APB_AXI_LP_CTRL_DISABLE                                                                      0x1
#define MASK_PMU_APB_PD_APCPU_C0_SHUTDOWN_MARK                                                                0xf
#define MASK_PMU_APB_PD_APCPU_C1_SHUTDOWN_MARK                                                                0xf
#define MASK_PMU_APB_PD_APCPU_C2_SHUTDOWN_MARK                                                                0xf
#define MASK_PMU_APB_PD_APCPU_C3_SHUTDOWN_MARK                                                                0xf
#define MASK_PMU_APB_PD_APCPU_TOP_SHUTDOWN_MARK                                                               0xf
#define MASK_PMU_APB_PD_AP_SYS_SHUTDOWN_MARK                                                                  0xf
#define MASK_PMU_APB_PD_GPU_TOP_SHUTDOWN_MARK                                                                 0xf
#define MASK_PMU_APB_PD_MM_TOP_SHUTDOWN_MARK                                                                  0xf
#define MASK_PMU_APB_PD_AP_VDSP_SHUTDOWN_MARK                                                                 0xf
#define MASK_PMU_APB_PD_WTLCP_LTE_CE_SHUTDOWN_MARK                                                            0xf
#define MASK_PMU_APB_PD_WTLCP_LTE_DPFEC_SHUTDOWN_MARK                                                         0xf
#define MASK_PMU_APB_PD_AP_VSP_SHUTDOWN_MARK                                                                  0xf
#define MASK_PMU_APB_PD_WTLCP_LDSP_SHUTDOWN_MARK                                                              0xf
#define MASK_PMU_APB_PD_WTLCP_TGDSP_SHUTDOWN_MARK                                                             0xf
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_SHUTDOWN_MARK                                                           0xf
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_SHUTDOWN_MARK                                                           0xf
#define MASK_PMU_APB_PD_WTLCP_SYS_SHUTDOWN_MARK                                                               0xf
#define MASK_PMU_APB_PD_PUBCP_SYS_SHUTDOWN_MARK                                                               0xf
#define MASK_PMU_APB_PD_WTLCP_LTE_PROC_SHUTDOWN_MARK                                                          0xf
#define MASK_PMU_APB_PD_WTLCP_TD_PROC_SHUTDOWN_MARK                                                           0xf
#define MASK_PMU_APB_PD_AUDCP_SYS_SHUTDOWN_MARK                                                               0xf
#define MASK_PMU_APB_PD_PUB_SYS_SHUTDOWN_MARK                                                                 0xf
#define MASK_PMU_APB_PD_AUDCP_AUDDSP_SHUTDOWN_MARK                                                            0xf
#define MASK_PMU_APB_PD_GPU_RGX_DUST_SHUTDOWN_MARK                                                            0xf
#define MASK_PMU_APB_APCPU_TOP_SYS_SLEEP_CNT                                                                  0xff
#define MASK_PMU_APB_AP_SYS_SLEEP_CNT                                                                         0xff
#define MASK_PMU_APB_WTLCP_SYS_SLEEP_CNT                                                                      0xff
#define MASK_PMU_APB_PUBCP_SYS_SLEEP_CNT                                                                      0xff
#define MASK_PMU_APB_AUDCP_SYS_SLEEP_CNT                                                                      0xff
#define MASK_PMU_APB_PUB_SYS_LIGHT_SLEEP_CNT                                                                  0xff
#define MASK_PMU_APB_AP_DEEP_SLEEP_CNT                                                                        0xff
#define MASK_PMU_APB_SP_SYS_DEEP_SLEEP_CNT                                                                    0xff
#define MASK_PMU_APB_WTLCP_DEEP_SLEEP_CNT                                                                     0xff
#define MASK_PMU_APB_PUBCP_DEEP_SLEEP_CNT                                                                     0xff
#define MASK_PMU_APB_AUDCP_SYS_DEEP_SLEEP_CNT                                                                 0xff
#define MASK_PMU_APB_PUB_SYS_DEEP_SLEEP_CNT                                                                   0xff
#define MASK_PMU_APB_AP_LIGHT_SLEEP_CNT                                                                       0xff
#define MASK_PMU_APB_WTLCP_LIGHT_SLEEP_CNT                                                                    0xff
#define MASK_PMU_APB_PUBCP_LIGHT_SLEEP_CNT                                                                    0xff
#define MASK_PMU_APB_AUDCP_LIGHT_SLEEP_CNT                                                                    0xff
#define MASK_PMU_APB_AON_LIGHT_SLEEP_CNT                                                                      0xff
#define MASK_PMU_APB_PUB_SYS_SRST_BUSY                                                                        0x400
#define MASK_PMU_APB_IPA_SYS_SRST_BUSY                                                                        0x200
#define MASK_PMU_APB_AI_SYS_SRST_BUSY                                                                         0x100
#define MASK_PMU_APB_ESE_SYS_SRST_BUSY                                                                        0x80
#define MASK_PMU_APB_AUDCP_SYS_SRST_BUSY                                                                      0x40
#define MASK_PMU_APB_AP_SYS_SRST_BUSY                                                                         0x20
#define MASK_PMU_APB_APCPU_SYS_SRST_BUSY                                                                      0x10
#define MASK_PMU_APB_GPU_SYS_SRST_BUSY                                                                        0x8
#define MASK_PMU_APB_MM_SYS_SRST_BUSY                                                                         0x4
#define MASK_PMU_APB_WTLCP_SYS_SRST_BUSY                                                                      0x2
#define MASK_PMU_APB_PUBCP_SYS_SRST_BUSY                                                                      0x1
#define MASK_PMU_APB_REG_PUB_SRST_FRC_LP_ACK                                                                  0x400
#define MASK_PMU_APB_REG_IPA_SRST_FRC_LP_ACK                                                                  0x200
#define MASK_PMU_APB_REG_AI_SRST_FRC_LP_ACK                                                                   0x100
#define MASK_PMU_APB_REG_ESE_SRST_FRC_LP_ACK                                                                  0x80
#define MASK_PMU_APB_REG_AUDCP_SRST_FRC_LP_ACK                                                                0x40
#define MASK_PMU_APB_REG_AP_SRST_FRC_LP_ACK                                                                   0x20
#define MASK_PMU_APB_REG_APCPU_SRST_FRC_LP_ACK                                                                0x10
#define MASK_PMU_APB_REG_GPU_SRST_FRC_LP_ACK                                                                  0x8
#define MASK_PMU_APB_REG_MM_SRST_FRC_LP_ACK                                                                   0x4
#define MASK_PMU_APB_REG_WTLCP_SRST_FRC_LP_ACK                                                                0x2
#define MASK_PMU_APB_REG_PUBCP_SRST_FRC_LP_ACK                                                                0x1
#define MASK_PMU_APB_SOFT_RST_SEL                                                                             0x7ff
#define MASK_PMU_APB_REG_IPA_SYS_DDR_PWR_HS_ACK                                                               0x400
#define MASK_PMU_APB_REG_AI_SYS_DDR_PWR_HS_ACK                                                                0x200
#define MASK_PMU_APB_REG_ESE_SYS_DDR_PWR_HS_ACK                                                               0x100
#define MASK_PMU_APB_REG_AUDCP_SYS_DDR_PWR_HS_ACK                                                             0x80
#define MASK_PMU_APB_REG_PUBCP_SYS_DDR_PWR_HS_ACK                                                             0x40
#define MASK_PMU_APB_REG_WTLCP_SYS_DDR_PWR_HS_ACK                                                             0x20
#define MASK_PMU_APB_REG_APCPU_TOP_DDR_PWR_HS_ACK                                                             0x10
#define MASK_PMU_APB_REG_AP_SYS_DDR_PWR_HS_ACK                                                                0x8
#define MASK_PMU_APB_REG_MM_SYS_DDR_PWR_HS_ACK                                                                0x4
#define MASK_PMU_APB_REG_GPU_SYS_DDR_PWR_HS_ACK                                                               0x2
#define MASK_PMU_APB_REG_AON_SYS_DDR_PWR_HS_ACK                                                               0x1
#define MASK_PMU_APB_USB3_PHY_PWR_CNT_DONE                                                                    0x80
#define MASK_PMU_APB_USB2_PHY_PWR_CNT_DONE                                                                    0x40
#define MASK_PMU_APB_MPHY_PWR_CNT_DONE                                                                        0x20
#define MASK_PMU_APB_PCIE2_PWR_CNT_DONE                                                                       0x10
#define MASK_PMU_APB_CSI_2P2LANE_PWR_CNT_DONE                                                                 0x8
#define MASK_PMU_APB_CSI_4LANE1_PWR_CNT_DONE                                                                  0x4
#define MASK_PMU_APB_CSI_4LANE0_PWR_CNT_DONE                                                                  0x2
#define MASK_PMU_APB_DSI_PWR_CNT_DONE                                                                         0x1
#define MASK_PMU_APB_PD_AP_SYS_DBG_SHUTDOWN_EN                                                                0x1
#define MASK_PMU_APB_EIC_SYS_SEL                                                                              0x3
#define MASK_PMU_APB_DDR_SLP_CTRL_STATE                                                                       0xf
#define MASK_PMU_APB_PD_APCPU_C4_SHUTDOWN_MARK                                                                0xf
#define MASK_PMU_APB_PD_APCPU_C5_SHUTDOWN_MARK                                                                0xf
#define MASK_PMU_APB_PD_APCPU_C6_SHUTDOWN_MARK                                                                0xf
#define MASK_PMU_APB_PD_APCPU_C7_SHUTDOWN_MARK                                                                0xf
#define MASK_PMU_APB_APCPU_TOP_DEEP_SLEEP_CNT                                                                 0xff
#define MASK_PMU_APB_APCPU_TOP_LIGHT_SLEEP_CNT                                                                0xff
#define MASK_PMU_APB_PD_ESE_SYS_SHUTDOWN_MARK                                                                 0xf
#define MASK_PMU_APB_ESE_DEEP_SLEEP_CNT                                                                       0xff
#define MASK_PMU_APB_ESE_SYS_SLEEP_CNT                                                                        0xff
#define MASK_PMU_APB_PD_IPA_SYS_SHUTDOWN_MARK                                                                 0xf
#define MASK_PMU_APB_PD_AI_SYS_SHUTDOWN_MARK                                                                  0xf
#define MASK_PMU_APB_PD_AI_POWERVR_SHUTDOWN_MARK                                                              0xf
#define MASK_PMU_APB_PD_AI_CAMBRICON_SHUTDOWN_MARK                                                            0xf
#define MASK_PMU_APB_ESE_LIGHT_SLEEP_CNT                                                                      0xff
#define MASK_PMU_APB_IPA_DEEP_SLEEP_CNT                                                                       0xff
#define MASK_PMU_APB_IPA_SYS_SLEEP_CNT                                                                        0xff
#define MASK_PMU_APB_IPA_LIGHT_SLEEP_CNT                                                                      0xff
#define MASK_PMU_APB_RES_REG1                                                                                 0xffff0000
#define MASK_PMU_APB_RES_REG0                                                                                 0xffff
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_GPLL_SOFT_CNT_DONE                                            0x200000
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_AIPLL_SOFT_CNT_DONE                                           0x100000
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_ISPPLL_702M_SOFT_CNT_DONE                                     0x80000
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_ISPPLL_468M_SOFT_CNT_DONE                                     0x40000
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_TWPLL_1536M_SOFT_CNT_DONE                                     0x20000
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_TWPLL_768M_SOFT_CNT_DONE                                      0x10000
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_TWPLL_512M_SOFT_CNT_DONE                                      0x8000
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_TWPLL_307M_SOFT_CNT_DONE                                      0x4000
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_LTEPLL_1228M_SOFT_CNT_DONE                                    0x2000
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_LTEPLL_614M_SOFT_CNT_DONE                                     0x1000
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_LTEPLL_409M_SOFT_CNT_DONE                                     0x800
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_LTEPLL_245M_SOFT_CNT_DONE                                     0x400
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_XBUF0_SOFT_CNT_DONE                                           0x200
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_XBUF1_SOFT_CNT_DONE                                           0x100
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_RPLL_390M_SOFT_CNT_DONE                                       0x80
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_RPLL_26M_SOFT_CNT_DONE                                        0x40
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_RCO_SOFT_CNT_DONE                                             0x20
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_MPLL0_SOFT_CNT_DONE                                           0x10
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_MPLL1_SOFT_CNT_DONE                                           0x8
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_MPLL2_SOFT_CNT_DONE                                           0x4
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_DPLL0_SOFT_CNT_DONE                                           0x2
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_DPLL1_SOFT_CNT_DONE                                           0x1
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_GPLL_WAIT_AUTO_GATE_SEL                                        0x200000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_AIPLL_WAIT_AUTO_GATE_SEL                                       0x100000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_ISPPLL_702M_WAIT_AUTO_GATE_SEL                                 0x80000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_ISPPLL_468M_WAIT_AUTO_GATE_SEL                                 0x40000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_TWPLL_1536M_WAIT_AUTO_GATE_SEL                                 0x20000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_TWPLL_768M_WAIT_AUTO_GATE_SEL                                  0x10000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_TWPLL_512M_WAIT_AUTO_GATE_SEL                                  0x8000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_TWPLL_307M_WAIT_AUTO_GATE_SEL                                  0x4000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_LTEPLL_1228M_WAIT_AUTO_GATE_SEL                                0x2000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_LTEPLL_614M_WAIT_AUTO_GATE_SEL                                 0x1000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_LTEPLL_409M_WAIT_AUTO_GATE_SEL                                 0x800
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_LTEPLL_245M_WAIT_AUTO_GATE_SEL                                 0x400
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_XBUF0_WAIT_AUTO_GATE_SEL                                       0x200
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_XBUF1_WAIT_AUTO_GATE_SEL                                       0x100
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_RPLL_390M_WAIT_AUTO_GATE_SEL                                   0x80
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_RPLL_26M_WAIT_AUTO_GATE_SEL                                    0x40
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_RCO_WAIT_AUTO_GATE_SEL                                         0x20
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_MPLL0_WAIT_AUTO_GATE_SEL                                       0x10
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_MPLL1_WAIT_AUTO_GATE_SEL                                       0x8
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_MPLL2_WAIT_AUTO_GATE_SEL                                       0x4
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_DPLL0_WAIT_AUTO_GATE_SEL                                       0x2
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_DPLL1_WAIT_AUTO_GATE_SEL                                       0x1
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_GPLL_WAIT_FORCE_EN                                          0x200000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_AIPLL_WAIT_FORCE_EN                                         0x100000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_ISPPLL_702M_WAIT_FORCE_EN                                   0x80000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_ISPPLL_468M_WAIT_FORCE_EN                                   0x40000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_TWPLL_1536M_WAIT_FORCE_EN                                   0x20000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_TWPLL_768M_WAIT_FORCE_EN                                    0x10000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_TWPLL_512M_WAIT_FORCE_EN                                    0x8000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_TWPLL_307M_WAIT_FORCE_EN                                    0x4000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_LTEPLL_1228M_WAIT_FORCE_EN                                  0x2000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_LTEPLL_614M_WAIT_FORCE_EN                                   0x1000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_LTEPLL_409M_WAIT_FORCE_EN                                   0x800
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_LTEPLL_245M_WAIT_FORCE_EN                                   0x400
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_XBUF0_WAIT_FORCE_EN                                         0x200
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_XBUF1_WAIT_FORCE_EN                                         0x100
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_RPLL_390M_WAIT_FORCE_EN                                     0x80
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_RPLL_26M_WAIT_FORCE_EN                                      0x40
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_RCO_WAIT_FORCE_EN                                           0x20
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_MPLL0_WAIT_FORCE_EN                                         0x10
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_MPLL1_WAIT_FORCE_EN                                         0x8
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_MPLL2_WAIT_FORCE_EN                                         0x4
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_DPLL0_WAIT_FORCE_EN                                         0x2
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_DPLL1_WAIT_FORCE_EN                                         0x1
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_AIPLL_DIV_25M_AUTO_GATE_SEL                                      0x80000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_GPLL_DIV_40M_AUTO_GATE_SEL                                       0x40000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_ISPPLL_DIV_468M_29M2_AUTO_GATE_SEL                               0x20000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_ISPPLL_DIV_468M_78M_AUTO_GATE_SEL                                0x10000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_LTEPLL_DIV_245M_122M9_AUTO_GATE_SEL                              0x8000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_LTEPLL_DIV_245M_61M4_AUTO_GATE_SEL                               0x4000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_LTEPLL_DIV_245M_30M7_AUTO_GATE_SEL                               0x2000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_LTEPLL_DIV_245M_49M2_AUTO_GATE_SEL                               0x1000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_LTEPLL_DIV_245M_24M6_AUTO_GATE_SEL                               0x800000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_LTEPLL_DIV_409M_204M8_AUTO_GATE_SEL                              0x400000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_LTEPLL_DIV_409M_102M4_AUTO_GATE_SEL                              0x200000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_LTEPLL_DIV_614M_307M2_AUTO_GATE_SEL                              0x100000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_LTEPLL_DIV_614M_153M6_AUTO_GATE_SEL                              0x80000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_RCO_DIV_25M_AUTO_GATE_SEL                                        0x40000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_RCO_DIV_20M_AUTO_GATE_SEL                                        0x20000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_RCO_DIV_4M_AUTO_GATE_SEL                                         0x10000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_RCO_DIV_2M_AUTO_GATE_SEL                                         0x8000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_RPLL_DIV_390M_130M_AUTO_GATE_SEL                                 0x4000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_RPLL_DIV_390M_43M3_AUTO_GATE_SEL                                 0x2000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_RPLL_DIV_390M_78M_AUTO_GATE_SEL                                  0x1000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_RPLL_DIV_390M_55M7_AUTO_GATE_SEL                                 0x800
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_RTC_DIV_3K_AUTO_GATE_SEL                                         0x400
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_RTC_DIV_1K_AUTO_GATE_SEL                                         0x200
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_TWPLL_DIV_307M_153M6_AUTO_GATE_SEL                               0x100
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_TWPLL_DIV_307M_76M8_AUTO_GATE_SEL                                0x80
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_TWPLL_DIV_307M_38M4_AUTO_GATE_SEL                                0x40
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_TWPLL_DIV_307M_102M4_AUTO_GATE_SEL                               0x20
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_TWPLL_DIV_307M_51M2_AUTO_GATE_SEL                                0x10
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_TWPLL_DIV_512M_256M_AUTO_GATE_SEL                                0x8
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_TWPLL_DIV_512M_128M_AUTO_GATE_SEL                                0x4
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_TWPLL_DIV_512M_64M_AUTO_GATE_SEL                                 0x2
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_TWPLL_DIV_512M_170M7_AUTO_GATE_SEL                               0x1
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL1_CFG_TWPLL_DIV_512M_85M3_AUTO_GATE_SEL                                0x2000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL1_CFG_TWPLL_DIV_768M_384M_AUTO_GATE_SEL                                0x1000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL1_CFG_TWPLL_DIV_768M_192M_AUTO_GATE_SEL                                0x800
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL1_CFG_TWPLL_DIV_768M_96M_AUTO_GATE_SEL                                 0x400
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL1_CFG_TWPLL_DIV_768M_48M_AUTO_GATE_SEL                                 0x200
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL1_CFG_TWPLL_DIV_768M_24M_AUTO_GATE_SEL                                 0x100
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL1_CFG_TWPLL_DIV_768M_12M_AUTO_GATE_SEL                                 0x80
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL1_CFG_XBUF0_DIV_2M_AUTO_GATE_SEL                                       0x40
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL1_CFG_XBUF0_DIV_1M_AUTO_GATE_SEL                                       0x20
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL1_CFG_XBUF0_DIV_250K_AUTO_GATE_SEL                                     0x10
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL1_CFG_XBUF0_DIV_13M_AUTO_GATE_SEL                                      0x8
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL1_CFG_XBUF0_DIV_6M5_AUTO_GATE_SEL                                      0x4
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL1_CFG_XBUF0_DIV_8M7_AUTO_GATE_SEL                                      0x2
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL1_CFG_XBUF0_DIV_4M3_AUTO_GATE_SEL                                      0x1
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_AIPLL_DIV_25M_FORCE_EN                                        0x80000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_GPLL_DIV_40M_FORCE_EN                                         0x40000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_ISPPLL_DIV_468M_29M2_FORCE_EN                                 0x20000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_ISPPLL_DIV_468M_78M_FORCE_EN                                  0x10000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_LTEPLL_DIV_245M_122M9_FORCE_EN                                0x8000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_LTEPLL_DIV_245M_61M4_FORCE_EN                                 0x4000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_LTEPLL_DIV_245M_30M7_FORCE_EN                                 0x2000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_LTEPLL_DIV_245M_49M2_FORCE_EN                                 0x1000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_LTEPLL_DIV_245M_24M6_FORCE_EN                                 0x800000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_LTEPLL_DIV_409M_204M8_FORCE_EN                                0x400000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_LTEPLL_DIV_409M_102M4_FORCE_EN                                0x200000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_LTEPLL_DIV_614M_307M2_FORCE_EN                                0x100000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_LTEPLL_DIV_614M_153M6_FORCE_EN                                0x80000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_RCO_DIV_25M_FORCE_EN                                          0x40000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_RCO_DIV_20M_FORCE_EN                                          0x20000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_RCO_DIV_4M_FORCE_EN                                           0x10000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_RCO_DIV_2M_FORCE_EN                                           0x8000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_RPLL_DIV_390M_130M_FORCE_EN                                   0x4000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_RPLL_DIV_390M_43M3_FORCE_EN                                   0x2000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_RPLL_DIV_390M_78M_FORCE_EN                                    0x1000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_RPLL_DIV_390M_55M7_FORCE_EN                                   0x800
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_RTC_DIV_3K_FORCE_EN                                           0x400
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_RTC_DIV_1K_FORCE_EN                                           0x200
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_TWPLL_DIV_307M_153M6_FORCE_EN                                 0x100
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_TWPLL_DIV_307M_76M8_FORCE_EN                                  0x80
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_TWPLL_DIV_307M_38M4_FORCE_EN                                  0x40
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_TWPLL_DIV_307M_102M4_FORCE_EN                                 0x20
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_TWPLL_DIV_307M_51M2_FORCE_EN                                  0x10
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_TWPLL_DIV_512M_256M_FORCE_EN                                  0x8
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_TWPLL_DIV_512M_128M_FORCE_EN                                  0x4
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_TWPLL_DIV_512M_64M_FORCE_EN                                   0x2
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_TWPLL_DIV_512M_170M7_FORCE_EN                                 0x1
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL1_CFG_TWPLL_DIV_512M_85M3_FORCE_EN                                  0x2000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL1_CFG_TWPLL_DIV_768M_384M_FORCE_EN                                  0x1000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL1_CFG_TWPLL_DIV_768M_192M_FORCE_EN                                  0x800
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL1_CFG_TWPLL_DIV_768M_96M_FORCE_EN                                   0x400
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL1_CFG_TWPLL_DIV_768M_48M_FORCE_EN                                   0x200
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL1_CFG_TWPLL_DIV_768M_24M_FORCE_EN                                   0x100
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL1_CFG_TWPLL_DIV_768M_12M_FORCE_EN                                   0x80
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL1_CFG_XBUF0_DIV_2M_FORCE_EN                                         0x40
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL1_CFG_XBUF0_DIV_1M_FORCE_EN                                         0x20
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL1_CFG_XBUF0_DIV_250K_FORCE_EN                                       0x10
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL1_CFG_XBUF0_DIV_13M_FORCE_EN                                        0x8
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL1_CFG_XBUF0_DIV_6M5_FORCE_EN                                        0x4
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL1_CFG_XBUF0_DIV_8M7_FORCE_EN                                        0x2
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL1_CFG_XBUF0_DIV_4M3_FORCE_EN                                        0x1
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_XTL_26M_APCPU_AUTO_GATE_SEL                                 0x80000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_LTEPLL_1228M8_APCPU_AUTO_GATE_SEL                           0x40000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_1536M_APCPU_AUTO_GATE_SEL                             0x20000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_768M_APCPU_AUTO_GATE_SEL                              0x10000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_512M_APCPU_AUTO_GATE_SEL                              0x8000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_384M_APCPU_AUTO_GATE_SEL                              0x4000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_153M6_APCPU_AUTO_GATE_SEL                             0x2000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_XTL_26M_AP_AUTO_GATE_SEL                                    0x1000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_XTL_1M_AP_AUTO_GATE_SEL                                     0x800000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_768M_AP_AUTO_GATE_SEL                                 0x400000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_512M_AP_AUTO_GATE_SEL                                 0x200000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_384M_AP_AUTO_GATE_SEL                                 0x100000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_307M2_AP_AUTO_GATE_SEL                                0x80000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_256M_AP_AUTO_GATE_SEL                                 0x40000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_192M_AP_AUTO_GATE_SEL                                 0x20000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_153M6_AP_AUTO_GATE_SEL                                0x10000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_128M_AP_AUTO_GATE_SEL                                 0x8000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_96M_AP_AUTO_GATE_SEL                                  0x4000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_76M8_AP_AUTO_GATE_SEL                                 0x2000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_64M_AP_AUTO_GATE_SEL                                  0x1000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_51M2_AP_AUTO_GATE_SEL                                 0x800
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_48M_AP_AUTO_GATE_SEL                                  0x400
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_LTEPLL_614M4_AP_AUTO_GATE_SEL                               0x200
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_LTEPLL_409M6_AP_AUTO_GATE_SEL                               0x100
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_RPLL_390M_AP_AUTO_GATE_SEL                                  0x80
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_ISPPLL_702M_AP_AUTO_GATE_SEL                                0x40
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_ISPPLL_468M_AP_AUTO_GATE_SEL                                0x20
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_468M_DISP_AP_AUTO_GATE_SEL                            0x10
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_384M_DISP_AP_AUTO_GATE_SEL                            0x8
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_307M2_DISP_AP_AUTO_GATE_SEL                           0x4
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_256M_DISP_AP_AUTO_GATE_SEL                            0x2
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_192M_DISP_AP_AUTO_GATE_SEL                            0x1
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_153M6_DISP_AP_AUTO_GATE_SEL                           0x80000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_128M_DISP_AP_AUTO_GATE_SEL                            0x40000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_96M_DISP_AP_AUTO_GATE_SEL                             0x20000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_XTL_26M_GPU_AUTO_GATE_SEL                                   0x10000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_GPLL_850M_GPU_AUTO_GATE_SEL                                 0x8000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_LTEPLL_614M4_GPU_AUTO_GATE_SEL                              0x4000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_768M_GPU_AUTO_GATE_SEL                                0x2000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_512M_GPU_AUTO_GATE_SEL                                0x1000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_384M_GPU_AUTO_GATE_SEL                                0x800000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_128M_GPU_AUTO_GATE_SEL                                0x400000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_XTL_26M_PUB_AUTO_GATE_SEL                                   0x200000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_128M_PUB_AUTO_GATE_SEL                                0x100000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_XTL_26M_MM_AUTO_GATE_SEL                                    0x80000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_ISPPLL_468M_MM_AUTO_GATE_SEL                                0x40000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_512M_MM_AUTO_GATE_SEL                                 0x20000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_384M_MM_AUTO_GATE_SEL                                 0x10000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_307M2_MM_AUTO_GATE_SEL                                0x8000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_256M_MM_AUTO_GATE_SEL                                 0x4000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_192M_MM_AUTO_GATE_SEL                                 0x2000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_153M6_MM_AUTO_GATE_SEL                                0x1000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_128M_MM_AUTO_GATE_SEL                                 0x800
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_96M_MM_AUTO_GATE_SEL                                  0x400
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_76M8_MM_AUTO_GATE_SEL                                 0x200
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_48M_MM_AUTO_GATE_SEL                                  0x100
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_512M_WTLCP_AUTO_GATE_SEL                              0x80
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_384M_WTLCP_AUTO_GATE_SEL                              0x40
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_307M2_WTLCP_AUTO_GATE_SEL                             0x20
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_256M_WTLCP_AUTO_GATE_SEL                              0x10
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_192M_WTLCP_AUTO_GATE_SEL                              0x8
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_153M6_WTLCP_AUTO_GATE_SEL                             0x4
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_128M_WTLCP_AUTO_GATE_SEL                              0x2
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_102M4_WTLCP_AUTO_GATE_SEL                             0x1
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_96M_WTLCP_AUTO_GATE_SEL                               0x80000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_85M3_WTLCP_AUTO_GATE_SEL                              0x40000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_76M8_WTLCP_AUTO_GATE_SEL                              0x20000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_64M_WTLCP_AUTO_GATE_SEL                               0x10000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_51M2_WTLCP_AUTO_GATE_SEL                              0x8000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_48M_WTLCP_AUTO_GATE_SEL                               0x4000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_LTEPLL_614M4_WTLCP_AUTO_GATE_SEL                            0x2000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_LTEPLL_307M2_WTLCP_AUTO_GATE_SEL                            0x1000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_LTEPLL_245M76_WTLCP_AUTO_GATE_SEL                           0x800000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_LTEPLL_204M8_WTLCP_AUTO_GATE_SEL                            0x400000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_LTEPLL_153M6_WTLCP_AUTO_GATE_SEL                            0x200000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_LTEPLL_122M88_WTLCP_AUTO_GATE_SEL                           0x100000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_LTEPLL_102M4_WTLCP_AUTO_GATE_SEL                            0x80000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_LTEPLL_61M44_WTLCP_AUTO_GATE_SEL                            0x40000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_RPLL_26M_WTLCP_AUTO_GATE_SEL                                0x20000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_512M_PUBCP_AUTO_GATE_SEL                              0x10000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_384M_PUBCP_AUTO_GATE_SEL                              0x8000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_307M2_PUBCP_AUTO_GATE_SEL                             0x4000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_256M_PUBCP_AUTO_GATE_SEL                              0x2000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_192M_PUBCP_AUTO_GATE_SEL                              0x1000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_153M6_PUBCP_AUTO_GATE_SEL                             0x800
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_128M_PUBCP_AUTO_GATE_SEL                              0x400
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_96M_PUBCP_AUTO_GATE_SEL                               0x200
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_64M_PUBCP_AUTO_GATE_SEL                               0x100
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_51M2_PUBCP_AUTO_GATE_SEL                              0x80
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_48M_PUBCP_AUTO_GATE_SEL                               0x40
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_LTEPLL_204M8_PUBCP_AUTO_GATE_SEL                            0x20
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_XTL_26M_PUBCP_AUTO_GATE_SEL                                 0x10
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_512M_AUDCP_AUTO_GATE_SEL                              0x8
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_384M_AUDCP_AUTO_GATE_SEL                              0x4
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_307M2_AUDCP_AUTO_GATE_SEL                             0x2
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_256M_AUDCP_AUTO_GATE_SEL                              0x1
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_TWPLL_192M_AUDCP_AUTO_GATE_SEL                              0x80000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_TWPLL_153M6_AUDCP_AUTO_GATE_SEL                             0x40000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_TWPLL_128M_AUDCP_AUTO_GATE_SEL                              0x20000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_TWPLL_96M_AUDCP_AUTO_GATE_SEL                               0x10000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_TWPLL_64M_AUDCP_AUTO_GATE_SEL                               0x8000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_TWPLL_51M2_AUDCP_AUTO_GATE_SEL                              0x4000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_TWPLL_48M_AUDCP_AUTO_GATE_SEL                               0x2000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_TWPLL_38M4_AUDCP_AUTO_GATE_SEL                              0x1000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_LTEPLL_614M4_AUDCP_AUTO_GATE_SEL                            0x800000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_LTEPLL_24M576_AUDCP_AUTO_GATE_SEL                           0x400000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_AUD_26M_AUDCP_AUTO_GATE_SEL                                 0x200000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_RPLL_26M_AON_AUTO_GATE_SEL                                  0x100000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_RPLL_390M_AON_AUTO_GATE_SEL                                 0x80000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_XTL_26M_AON_AUTO_GATE_SEL                                   0x40000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_XTL_13M_AON_AUTO_GATE_SEL                                   0x20000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_XTL_6M5_AON_AUTO_GATE_SEL                                   0x10000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_XTL_4M_AON_AUTO_GATE_SEL                                    0x8000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_XTL_2M_AON_AUTO_GATE_SEL                                    0x4000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_XTL_1M_AON_AUTO_GATE_SEL                                    0x2000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_XTL_250K_AON_AUTO_GATE_SEL                                  0x1000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_AUD_26M_AON_AUTO_GATE_SEL                                   0x800
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_RCO_100M_AON_AUTO_GATE_SEL                                  0x400
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_RCO_25M_AON_AUTO_GATE_SEL                                   0x200
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_RCO_20M_AON_AUTO_GATE_SEL                                   0x100
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_RCO_4M_AON_AUTO_GATE_SEL                                    0x80
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_RCO_2M_AON_AUTO_GATE_SEL                                    0x40
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_GPLL_40M_AON_AUTO_GATE_SEL                                  0x20
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_ISPPLL_29M25_AON_AUTO_GATE_SEL                              0x10
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_ISPPLL_78M_AON_AUTO_GATE_SEL                                0x8
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_TWPLL_1536M_AON_AUTO_GATE_SEL                               0x4
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_TWPLL_768M_AON_AUTO_GATE_SEL                                0x2
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_TWPLL_512M_AON_AUTO_GATE_SEL                                0x1
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL4_CFG_CGM_TWPLL_384M_AON_AUTO_GATE_SEL                                0x80000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL4_CFG_CGM_TWPLL_307M2_AON_AUTO_GATE_SEL                               0x40000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL4_CFG_CGM_TWPLL_256M_AON_AUTO_GATE_SEL                                0x20000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL4_CFG_CGM_TWPLL_192M_AON_AUTO_GATE_SEL                                0x10000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL4_CFG_CGM_TWPLL_153M6_AON_AUTO_GATE_SEL                               0x8000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL4_CFG_CGM_TWPLL_128M_AON_AUTO_GATE_SEL                                0x4000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL4_CFG_CGM_TWPLL_96M_AON_AUTO_GATE_SEL                                 0x2000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL4_CFG_CGM_TWPLL_76M8_AON_AUTO_GATE_SEL                                0x1000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL4_CFG_CGM_TWPLL_64M_AON_AUTO_GATE_SEL                                 0x800000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL4_CFG_CGM_TWPLL_51M2_AON_AUTO_GATE_SEL                                0x400000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL4_CFG_CGM_TWPLL_48M_AON_AUTO_GATE_SEL                                 0x200000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL4_CFG_CGM_TWPLL_38M4_AON_AUTO_GATE_SEL                                0x100000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL4_CFG_CGM_TWPLL_12M_AON_AUTO_GATE_SEL                                 0x80000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL4_CFG_CGM_LTEPLL_409M6_AON_AUTO_GATE_SEL                              0x40000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL4_CFG_CGM_LTEPLL_30M72_AON_AUTO_GATE_SEL                              0x20000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL4_CFG_CGM_MPLL0_56M25_AON_AUTO_GATE_SEL                               0x10000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL4_CFG_CGM_MPLL1_62M5_AON_AUTO_GATE_SEL                                0x8000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL4_CFG_CGM_MPLL2_39M1_AON_AUTO_GATE_SEL                                0x4000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL4_CFG_CGM_DPLL0_50M_AON_AUTO_GATE_SEL                                 0x2000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL4_CFG_CGM_DPLL1_50M_AON_AUTO_GATE_SEL                                 0x1000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL4_CFG_CGM_AIPLL_25M_AON_AUTO_GATE_SEL                                 0x800
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL4_CFG_CGM_TWPLL_128M_ESE_AUTO_GATE_SEL                                0x400
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL4_CFG_CGM_XTL_26M_ESE_AUTO_GATE_SEL                                   0x200
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL4_CFG_CGM_XTL_26M_AI_AUTO_GATE_SEL                                    0x100
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL4_CFG_CGM_TWPLL_768M_AI_AUTO_GATE_SEL                                 0x80
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL4_CFG_CGM_TWPLL_512M_AI_AUTO_GATE_SEL                                 0x40
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL4_CFG_CGM_TWPLL_153M6_AI_AUTO_GATE_SEL                                0x20
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL4_CFG_CGM_AIPLL_1000M_AI_AUTO_GATE_SEL                                0x10
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL4_CFG_CGM_XTL_26M_IPA_AUTO_GATE_SEL                                   0x8
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL4_CFG_CGM_XTL_2M_IPA_AUTO_GATE_SEL                                    0x4
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL4_CFG_CGM_LTEPLL_409M6_IPA_AUTO_GATE_SEL                              0x2
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL4_CFG_CGM_TWPLL_384M_IPA_AUTO_GATE_SEL                                0x1
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL5_CFG_CGM_TWPLL_256M_IPA_AUTO_GATE_SEL                                0x10
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL5_CFG_CGM_TWPLL_192M_IPA_AUTO_GATE_SEL                                0x8
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL5_CFG_CGM_TWPLL_128M_IPA_AUTO_GATE_SEL                                0x4
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL5_CFG_CGM_TWPLL_64M_IPA_AUTO_GATE_SEL                                 0x2
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL5_CFG_CGM_TWPLL_24M_IPA_AUTO_GATE_SEL                                 0x1
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_XTL_26M_APCPU_FORCE_EN                                   0x80000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_LTEPLL_1228M8_APCPU_FORCE_EN                             0x40000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_1536M_APCPU_FORCE_EN                               0x20000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_768M_APCPU_FORCE_EN                                0x10000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_512M_APCPU_FORCE_EN                                0x8000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_384M_APCPU_FORCE_EN                                0x4000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_153M6_APCPU_FORCE_EN                               0x2000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_XTL_26M_AP_FORCE_EN                                      0x1000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_XTL_1M_AP_FORCE_EN                                       0x800000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_768M_AP_FORCE_EN                                   0x400000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_512M_AP_FORCE_EN                                   0x200000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_384M_AP_FORCE_EN                                   0x100000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_307M2_AP_FORCE_EN                                  0x80000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_256M_AP_FORCE_EN                                   0x40000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_192M_AP_FORCE_EN                                   0x20000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_153M6_AP_FORCE_EN                                  0x10000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_128M_AP_FORCE_EN                                   0x8000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_96M_AP_FORCE_EN                                    0x4000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_76M8_AP_FORCE_EN                                   0x2000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_64M_AP_FORCE_EN                                    0x1000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_51M2_AP_FORCE_EN                                   0x800
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_48M_AP_FORCE_EN                                    0x400
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_LTEPLL_614M4_AP_FORCE_EN                                 0x200
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_LTEPLL_409M6_AP_FORCE_EN                                 0x100
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_RPLL_390M_AP_FORCE_EN                                    0x80
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_ISPPLL_702M_AP_FORCE_EN                                  0x40
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_ISPPLL_468M_AP_FORCE_EN                                  0x20
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_468M_DISP_AP_FORCE_EN                              0x10
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_384M_DISP_AP_FORCE_EN                              0x8
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_307M2_DISP_AP_FORCE_EN                             0x4
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_256M_DISP_AP_FORCE_EN                              0x2
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_192M_DISP_AP_FORCE_EN                              0x1
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_153M6_DISP_AP_FORCE_EN                             0x80000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_128M_DISP_AP_FORCE_EN                              0x40000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_96M_DISP_AP_FORCE_EN                               0x20000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_XTL_26M_GPU_FORCE_EN                                     0x10000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_GPLL_850M_GPU_FORCE_EN                                   0x8000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_LTEPLL_614M4_GPU_FORCE_EN                                0x4000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_768M_GPU_FORCE_EN                                  0x2000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_512M_GPU_FORCE_EN                                  0x1000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_384M_GPU_FORCE_EN                                  0x800000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_128M_GPU_FORCE_EN                                  0x400000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_XTL_26M_PUB_FORCE_EN                                     0x200000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_128M_PUB_FORCE_EN                                  0x100000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_XTL_26M_MM_FORCE_EN                                      0x80000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_ISPPLL_468M_MM_FORCE_EN                                  0x40000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_512M_MM_FORCE_EN                                   0x20000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_384M_MM_FORCE_EN                                   0x10000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_307M2_MM_FORCE_EN                                  0x8000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_256M_MM_FORCE_EN                                   0x4000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_192M_MM_FORCE_EN                                   0x2000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_153M6_MM_FORCE_EN                                  0x1000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_128M_MM_FORCE_EN                                   0x800
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_96M_MM_FORCE_EN                                    0x400
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_76M8_MM_FORCE_EN                                   0x200
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_48M_MM_FORCE_EN                                    0x100
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_512M_WTLCP_FORCE_EN                                0x80
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_384M_WTLCP_FORCE_EN                                0x40
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_307M2_WTLCP_FORCE_EN                               0x20
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_256M_WTLCP_FORCE_EN                                0x10
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_192M_WTLCP_FORCE_EN                                0x8
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_153M6_WTLCP_FORCE_EN                               0x4
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_128M_WTLCP_FORCE_EN                                0x2
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_102M4_WTLCP_FORCE_EN                               0x1
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_96M_WTLCP_FORCE_EN                                 0x80000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_85M3_WTLCP_FORCE_EN                                0x40000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_76M8_WTLCP_FORCE_EN                                0x20000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_64M_WTLCP_FORCE_EN                                 0x10000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_51M2_WTLCP_FORCE_EN                                0x8000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_48M_WTLCP_FORCE_EN                                 0x4000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_LTEPLL_614M4_WTLCP_FORCE_EN                              0x2000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_LTEPLL_307M2_WTLCP_FORCE_EN                              0x1000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_LTEPLL_245M76_WTLCP_FORCE_EN                             0x800000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_LTEPLL_204M8_WTLCP_FORCE_EN                              0x400000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_LTEPLL_153M6_WTLCP_FORCE_EN                              0x200000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_LTEPLL_122M88_WTLCP_FORCE_EN                             0x100000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_LTEPLL_102M4_WTLCP_FORCE_EN                              0x80000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_LTEPLL_61M44_WTLCP_FORCE_EN                              0x40000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_RPLL_26M_WTLCP_FORCE_EN                                  0x20000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_512M_PUBCP_FORCE_EN                                0x10000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_384M_PUBCP_FORCE_EN                                0x8000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_307M2_PUBCP_FORCE_EN                               0x4000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_256M_PUBCP_FORCE_EN                                0x2000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_192M_PUBCP_FORCE_EN                                0x1000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_153M6_PUBCP_FORCE_EN                               0x800
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_128M_PUBCP_FORCE_EN                                0x400
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_96M_PUBCP_FORCE_EN                                 0x200
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_64M_PUBCP_FORCE_EN                                 0x100
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_51M2_PUBCP_FORCE_EN                                0x80
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_48M_PUBCP_FORCE_EN                                 0x40
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_LTEPLL_204M8_PUBCP_FORCE_EN                              0x20
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_XTL_26M_PUBCP_FORCE_EN                                   0x10
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_512M_AUDCP_FORCE_EN                                0x8
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_384M_AUDCP_FORCE_EN                                0x4
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_307M2_AUDCP_FORCE_EN                               0x2
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_256M_AUDCP_FORCE_EN                                0x1
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_TWPLL_192M_AUDCP_FORCE_EN                                0x80000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_TWPLL_153M6_AUDCP_FORCE_EN                               0x40000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_TWPLL_128M_AUDCP_FORCE_EN                                0x20000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_TWPLL_96M_AUDCP_FORCE_EN                                 0x10000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_TWPLL_64M_AUDCP_FORCE_EN                                 0x8000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_TWPLL_51M2_AUDCP_FORCE_EN                                0x4000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_TWPLL_48M_AUDCP_FORCE_EN                                 0x2000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_TWPLL_38M4_AUDCP_FORCE_EN                                0x1000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_LTEPLL_614M4_AUDCP_FORCE_EN                              0x800000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_LTEPLL_24M576_AUDCP_FORCE_EN                             0x400000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_AUD_26M_AUDCP_FORCE_EN                                   0x200000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_RPLL_26M_AON_FORCE_EN                                    0x100000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_RPLL_390M_AON_FORCE_EN                                   0x80000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_XTL_26M_AON_FORCE_EN                                     0x40000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_XTL_13M_AON_FORCE_EN                                     0x20000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_XTL_6M5_AON_FORCE_EN                                     0x10000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_XTL_4M_AON_FORCE_EN                                      0x8000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_XTL_2M_AON_FORCE_EN                                      0x4000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_XTL_1M_AON_FORCE_EN                                      0x2000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_XTL_250K_AON_FORCE_EN                                    0x1000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_AUD_26M_AON_FORCE_EN                                     0x800
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_RCO_100M_AON_FORCE_EN                                    0x400
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_RCO_25M_AON_FORCE_EN                                     0x200
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_RCO_20M_AON_FORCE_EN                                     0x100
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_RCO_4M_AON_FORCE_EN                                      0x80
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_RCO_2M_AON_FORCE_EN                                      0x40
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_GPLL_40M_AON_FORCE_EN                                    0x20
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_ISPPLL_29M25_AON_FORCE_EN                                0x10
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_ISPPLL_78M_AON_FORCE_EN                                  0x8
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_TWPLL_1536M_AON_FORCE_EN                                 0x4
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_TWPLL_768M_AON_FORCE_EN                                  0x2
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_TWPLL_512M_AON_FORCE_EN                                  0x1
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL4_CFG_CGM_TWPLL_384M_AON_FORCE_EN                                  0x80000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL4_CFG_CGM_TWPLL_307M2_AON_FORCE_EN                                 0x40000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL4_CFG_CGM_TWPLL_256M_AON_FORCE_EN                                  0x20000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL4_CFG_CGM_TWPLL_192M_AON_FORCE_EN                                  0x10000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL4_CFG_CGM_TWPLL_153M6_AON_FORCE_EN                                 0x8000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL4_CFG_CGM_TWPLL_128M_AON_FORCE_EN                                  0x4000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL4_CFG_CGM_TWPLL_96M_AON_FORCE_EN                                   0x2000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL4_CFG_CGM_TWPLL_76M8_AON_FORCE_EN                                  0x1000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL4_CFG_CGM_TWPLL_64M_AON_FORCE_EN                                   0x800000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL4_CFG_CGM_TWPLL_51M2_AON_FORCE_EN                                  0x400000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL4_CFG_CGM_TWPLL_48M_AON_FORCE_EN                                   0x200000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL4_CFG_CGM_TWPLL_38M4_AON_FORCE_EN                                  0x100000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL4_CFG_CGM_TWPLL_12M_AON_FORCE_EN                                   0x80000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL4_CFG_CGM_LTEPLL_409M6_AON_FORCE_EN                                0x40000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL4_CFG_CGM_LTEPLL_30M72_AON_FORCE_EN                                0x20000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL4_CFG_CGM_MPLL0_56M25_AON_FORCE_EN                                 0x10000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL4_CFG_CGM_MPLL1_62M5_AON_FORCE_EN                                  0x8000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL4_CFG_CGM_MPLL2_39M1_AON_FORCE_EN                                  0x4000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL4_CFG_CGM_DPLL0_50M_AON_FORCE_EN                                   0x2000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL4_CFG_CGM_DPLL1_50M_AON_FORCE_EN                                   0x1000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL4_CFG_CGM_AIPLL_25M_AON_FORCE_EN                                   0x800
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL4_CFG_CGM_TWPLL_128M_ESE_FORCE_EN                                  0x400
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL4_CFG_CGM_XTL_26M_ESE_FORCE_EN                                     0x200
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL4_CFG_CGM_XTL_26M_AI_FORCE_EN                                      0x100
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL4_CFG_CGM_TWPLL_768M_AI_FORCE_EN                                   0x80
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL4_CFG_CGM_TWPLL_512M_AI_FORCE_EN                                   0x40
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL4_CFG_CGM_TWPLL_153M6_AI_FORCE_EN                                  0x20
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL4_CFG_CGM_AIPLL_1000M_AI_FORCE_EN                                  0x10
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL4_CFG_CGM_XTL_26M_IPA_FORCE_EN                                     0x8
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL4_CFG_CGM_XTL_2M_IPA_FORCE_EN                                      0x4
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL4_CFG_CGM_LTEPLL_409M6_IPA_FORCE_EN                                0x2
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL4_CFG_CGM_TWPLL_384M_IPA_FORCE_EN                                  0x1
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL5_CFG_CGM_TWPLL_256M_IPA_FORCE_EN                                  0x10
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL5_CFG_CGM_TWPLL_192M_IPA_FORCE_EN                                  0x8
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL5_CFG_CGM_TWPLL_128M_IPA_FORCE_EN                                  0x4
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL5_CFG_CGM_TWPLL_64M_IPA_FORCE_EN                                   0x2
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL5_CFG_CGM_TWPLL_24M_IPA_FORCE_EN                                   0x1
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_192M_AP_SEL                                  0x10000000
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_96M_AP_SEL                                   0x8000000
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_64M_AP_SEL                                   0x4000000
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_48M_AP_SEL                                   0x2000000
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_192M_DISP_AP_SEL                             0x1000000
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_96M_DISP_AP_SEL                              0x800000
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_192M_MM_SEL                                  0x400000
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_96M_MM_SEL                                   0x200000
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_48M_MM_SEL                                   0x100000
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_192M_WTLCP_SEL                               0x80000
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_96M_WTLCP_SEL                                0x40000
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_64M_WTLCP_SEL                                0x20000
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_48M_WTLCP_SEL                                0x10000
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_RPLL_26M_WTLCP_SEL                                 0x8000
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_192M_PUBCP_SEL                               0x4000
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_96M_PUBCP_SEL                                0x2000
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_64M_PUBCP_SEL                                0x1000
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_48M_PUBCP_SEL                                0x800
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_192M_AUDCP_SEL                               0x400
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_96M_AUDCP_SEL                                0x200
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_64M_AUDCP_SEL                                0x100
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_48M_AUDCP_SEL                                0x80
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_AUD_26M_AUDCP_SEL                                  0x40
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_192M_AON_SEL                                 0x20
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_96M_AON_SEL                                  0x10
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_64M_AON_SEL                                  0x8
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_48M_AON_SEL                                  0x4
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_128M_ESE_SEL                                 0x3
#define MASK_PRE_DIV_CLK_GEN_MONITOR_WAIT_EN_STATUS0_CFG_MONITOR_WAIT_EN_STATUS                               0x3fffff
#define MASK_PRE_DIV_CLK_GEN_MONITOR_DIV_AUTO_EN_STATUS00_CFG_MONITOR_DIV_AUTO_EN_STATUS0                     0xffffffff
#define MASK_PRE_DIV_CLK_GEN_MONITOR_DIV_AUTO_EN_STATUS10_CFG_MONITOR_DIV_AUTO_EN_STATUS1                     0x3fff
#define MASK_PRE_DIV_CLK_GEN_MONITOR_GATE_AUTO_EN_STATUS00_CFG_MONITOR_GATE_AUTO_EN_STATUS0                   0xffffffff
#define MASK_PRE_DIV_CLK_GEN_MONITOR_GATE_AUTO_EN_STATUS10_CFG_MONITOR_GATE_AUTO_EN_STATUS1                   0xffffffff
#define MASK_PRE_DIV_CLK_GEN_MONITOR_GATE_AUTO_EN_STATUS20_CFG_MONITOR_GATE_AUTO_EN_STATUS2                   0xffffffff
#define MASK_PRE_DIV_CLK_GEN_MONITOR_GATE_AUTO_EN_STATUS30_CFG_MONITOR_GATE_AUTO_EN_STATUS3                   0xffffffff
#define MASK_PRE_DIV_CLK_GEN_MONITOR_GATE_AUTO_EN_STATUS40_CFG_MONITOR_GATE_AUTO_EN_STATUS4                   0xffffffff
#define MASK_PRE_DIV_CLK_GEN_MONITOR_GATE_AUTO_EN_STATUS50_CFG_MONITOR_GATE_AUTO_EN_STATUS5                   0x1f
#define MASK_PUBCP_DVFS_APB_PUBCP_DVFS_HOLD                                                                   0x1
#define MASK_PUBCP_DVFS_APB_PUBCP_DVFS_UP_WINDOW                                                              0xffff0000
#define MASK_PUBCP_DVFS_APB_PUBCP_DVFS_DOWN_WINDOW                                                            0xffff
#define MASK_PUBCP_DVFS_APB_PUBCP_DVFS_ACK                                                                    0x100
#define MASK_PUBCP_DVFS_APB_PUBCP_DVFS_VOLTAGE_SW                                                             0x70
#define MASK_PUBCP_DVFS_APB_PUBCP_CURRENT_VOLTAGE_SW                                                          0xe
#define MASK_PUBCP_DVFS_APB_PUBCP_DVFS_REQ_SW                                                                 0x1
#define MASK_PUBCP_DVFS_APB_REG_CR5_FREQ_UPD_EN_BYP                                                           0x1
#define MASK_PUBCP_DVFS_APB_CGM_PUBCP_DVFS_FORCE_EN                                                           0x2
#define MASK_PUBCP_DVFS_APB_CGM_PUBCP_DVFS_AUTO_GATE_SEL                                                      0x1
#define MASK_PUBCP_DVFS_APB_PUBCP_CURRENT_VOLTAGE                                                             0xe00
#define MASK_PUBCP_DVFS_APB_PUBCP_INTERNAL_VOTE_VOLTAGE                                                       0x7
#define MASK_PUBCP_DVFS_APB_CGM_CR5_CORE_SEL_DVFS                                                             0x30
#define MASK_PUBCP_DVFS_APB_CGM_CR5_CORE_DIV_DVFS                                                             0xc
#define MASK_PUBCP_DVFS_APB_CGM_CR5_AXI_DIV_DVFS                                                              0x3
#define MASK_PUBCP_DVFS_APB_PUBCP_SYS_DVFS_BUSY                                                               0x80000
#define MASK_PUBCP_DVFS_APB_PUBCP_DVFS_WINDOW_CNT                                                             0x7fff8
#define MASK_PUBCP_DVFS_APB_PUBCP_DVFS_STATE                                                                  0x7
#define MASK_PUBCP_DVFS_APB_CR5_VOL_INDEX0                                                                    0x1c0
#define MASK_PUBCP_DVFS_APB_CGM_CR5_AXI_DIV_INDEX0                                                            0x30
#define MASK_PUBCP_DVFS_APB_CGM_CR5_CORE_DIV_INDEX0                                                           0xc
#define MASK_PUBCP_DVFS_APB_CGM_CR5_CORE_SEL_INDEX0                                                           0x3
#define MASK_PUBCP_DVFS_APB_CR5_VOL_INDEX1                                                                    0x1c0
#define MASK_PUBCP_DVFS_APB_CGM_CR5_AXI_DIV_INDEX1                                                            0x30
#define MASK_PUBCP_DVFS_APB_CGM_CR5_CORE_DIV_INDEX1                                                           0xc
#define MASK_PUBCP_DVFS_APB_CGM_CR5_CORE_SEL_INDEX1                                                           0x3
#define MASK_PUBCP_DVFS_APB_CR5_VOL_INDEX2                                                                    0x1c0
#define MASK_PUBCP_DVFS_APB_CGM_CR5_AXI_DIV_INDEX2                                                            0x30
#define MASK_PUBCP_DVFS_APB_CGM_CR5_CORE_DIV_INDEX2                                                           0xc
#define MASK_PUBCP_DVFS_APB_CGM_CR5_CORE_SEL_INDEX2                                                           0x3
#define MASK_PUBCP_DVFS_APB_CR5_VOL_INDEX3                                                                    0x1c0
#define MASK_PUBCP_DVFS_APB_CGM_CR5_AXI_DIV_INDEX3                                                            0x30
#define MASK_PUBCP_DVFS_APB_CGM_CR5_CORE_DIV_INDEX3                                                           0xc
#define MASK_PUBCP_DVFS_APB_CGM_CR5_CORE_SEL_INDEX3                                                           0x3
#define MASK_PUBCP_DVFS_APB_CR5_VOL_INDEX4                                                                    0x1c0
#define MASK_PUBCP_DVFS_APB_CGM_CR5_AXI_DIV_INDEX4                                                            0x30
#define MASK_PUBCP_DVFS_APB_CGM_CR5_CORE_DIV_INDEX4                                                           0xc
#define MASK_PUBCP_DVFS_APB_CGM_CR5_CORE_SEL_INDEX4                                                           0x3
#define MASK_PUBCP_DVFS_APB_CR5_VOL_INDEX5                                                                    0x1c0
#define MASK_PUBCP_DVFS_APB_CGM_CR5_AXI_DIV_INDEX5                                                            0x30
#define MASK_PUBCP_DVFS_APB_CGM_CR5_CORE_DIV_INDEX5                                                           0xc
#define MASK_PUBCP_DVFS_APB_CGM_CR5_CORE_SEL_INDEX5                                                           0x3
#define MASK_PUBCP_DVFS_APB_CR5_VOL_INDEX6                                                                    0x1c0
#define MASK_PUBCP_DVFS_APB_CGM_CR5_AXI_DIV_INDEX6                                                            0x30
#define MASK_PUBCP_DVFS_APB_CGM_CR5_CORE_DIV_INDEX6                                                           0xc
#define MASK_PUBCP_DVFS_APB_CGM_CR5_CORE_SEL_INDEX6                                                           0x3
#define MASK_PUBCP_DVFS_APB_CR5_VOL_INDEX7                                                                    0x1c0
#define MASK_PUBCP_DVFS_APB_CGM_CR5_AXI_DIV_INDEX7                                                            0x30
#define MASK_PUBCP_DVFS_APB_CGM_CR5_CORE_DIV_INDEX7                                                           0xc
#define MASK_PUBCP_DVFS_APB_CGM_CR5_CORE_SEL_INDEX7                                                           0x3
#define MASK_PUBCP_DVFS_APB_CR5_DVFS_INDEX                                                                    0x7
#define MASK_PUBCP_DVFS_APB_CR5_DVFS_INDEX_IDLE                                                               0x7
#define MASK_PUBCP_DVFS_APB_CR5_DVFS_FREQ_UPD_STATE                                                           0xf
#define MASK_PUBCP_DVFS_APB_CR5_GFREE_WAIT_DELAY                                                              0x3ff
#define MASK_PUBCP_DVFS_APB_CR5_FREQ_UPD_DELAY_EN                                                             0x2
#define MASK_PUBCP_DVFS_APB_CR5_FREQ_UPD_HDSK_EN                                                              0x1
#define MASK_PUBCP_DVFS_APB_PUBCP_CR5_CORE_GRP_DFS_IDLE_DISABLE                                               0x1
#define MASK_PUBCP_DVFS_APB_DVFS_RES_REG0                                                                     0xffffffff
#define MASK_PUBCP_DVFS_APB_DVFS_RES_REG1                                                                     0xffffffff
#define MASK_PUBCP_DVFS_APB_DVFS_RES_REG2                                                                     0xffffffff
#define MASK_PUBCP_DVFS_APB_DVFS_RES_REG3                                                                     0xffffffff
#define MASK_PUB_AHB_SOFT_CMD_NUM                                                                             0x700
#define MASK_PUB_AHB_SOFT_CMD_FC_SEL                                                                          0x70
#define MASK_PUB_AHB_SOFT_CMD_RESP                                                                            0x8
#define MASK_PUB_AHB_SOFT_CMD_DONE                                                                            0x4
#define MASK_PUB_AHB_SOFT_CMD_START                                                                           0x1
#define MASK_PUB_AHB_SOFT_CMD_SEQL                                                                            0xffffffff
#define MASK_PUB_AHB_SOFT_CMD_SEQH                                                                            0xffffffff
#define MASK_PUB_AHB_SOFT_CMD_STEP                                                                            0xffffffff
#define MASK_PUB_AHB_MPU_DUMP_ADDR                                                                            0xffffffff
#define MASK_PUB_AHB_DMC_MPU_VIO_ADDR                                                                         0xffffffff
#define MASK_PUB_AHB_DMC_MPU_VIO_CMD                                                                          0xffffffff
#define MASK_PUB_AHB_DMC_MPU_VIO_INT_REQ                                                                      0x2
#define MASK_PUB_AHB_MPU_EN                                                                                   0x1
#define MASK_PUB_AHB_MPU_CFG0                                                                                 0x1ff
#define MASK_PUB_AHB_MPU_CFG0_ID_MASK_VAL                                                                     0xffffffff
#define MASK_PUB_AHB_MPU_CFG0_LOW_RANGE                                                                       0x7ffffff
#define MASK_PUB_AHB_MPU_CFG0_HIGH_RANGE                                                                      0x7ffffff
#define MASK_PUB_AHB_MPU_CFG1                                                                                 0x1ff
#define MASK_PUB_AHB_MPU_CFG1_ID_MASK_VAL                                                                     0xffffffff
#define MASK_PUB_AHB_MPU_CFG1_LOW_RANGE                                                                       0x7ffffff
#define MASK_PUB_AHB_MPU_CFG1_HIGH_RANGE                                                                      0x7ffffff
#define MASK_PUB_AHB_MPU_CFG2                                                                                 0x1ff
#define MASK_PUB_AHB_MPU_CFG2_ID_MASK_VAL                                                                     0xffffffff
#define MASK_PUB_AHB_MPU_CFG2_LOW_RANGE                                                                       0x7ffffff
#define MASK_PUB_AHB_MPU_CFG2_HIGH_RANGE                                                                      0x7ffffff
#define MASK_PUB_AHB_MPU_CFG3                                                                                 0x1ff
#define MASK_PUB_AHB_MPU_CFG3_ID_MASK_VAL                                                                     0xffffffff
#define MASK_PUB_AHB_MPU_CFG3_LOW_RANGE                                                                       0x7ffffff
#define MASK_PUB_AHB_MPU_CFG3_HIGH_RANGE                                                                      0x7ffffff
#define MASK_PUB_AHB_MPU_CFG4                                                                                 0x1ff
#define MASK_PUB_AHB_MPU_CFG4_ID_MASK_VAL                                                                     0xffffffff
#define MASK_PUB_AHB_MPU_CFG4_LOW_RANGE                                                                       0x7ffffff
#define MASK_PUB_AHB_MPU_CFG4_HIGH_RANGE                                                                      0x7ffffff
#define MASK_PUB_AHB_MPU_CFG5                                                                                 0x1ff
#define MASK_PUB_AHB_MPU_CFG5_ID_MASK_VAL                                                                     0xffffffff
#define MASK_PUB_AHB_MPU_CFG5_LOW_RANGE                                                                       0x7ffffff
#define MASK_PUB_AHB_MPU_CFG5_HIGH_RANGE                                                                      0x7ffffff
#define MASK_PUB_AHB_MPU_CFG6                                                                                 0x1ff
#define MASK_PUB_AHB_MPU_CFG6_ID_MASK_VAL                                                                     0xffffffff
#define MASK_PUB_AHB_MPU_CFG6_LOW_RANGE                                                                       0x7ffffff
#define MASK_PUB_AHB_MPU_CFG6_HIGH_RANGE                                                                      0x7ffffff
#define MASK_PUB_AHB_MPU_CFG7                                                                                 0x1ff
#define MASK_PUB_AHB_MPU_CFG7_ID_MASK_VAL                                                                     0xffffffff
#define MASK_PUB_AHB_MPU_CFG7_LOW_RANGE                                                                       0x7ffffff
#define MASK_PUB_AHB_MPU_CFG7_HIGH_RANGE                                                                      0x7ffffff
#define MASK_PUB_AHB_MPU_CFG8                                                                                 0x1ff
#define MASK_PUB_AHB_MPU_CFG8_ID_MASK_VAL                                                                     0xffffffff
#define MASK_PUB_AHB_MPU_CFG8_LOW_RANGE                                                                       0x7ffffff
#define MASK_PUB_AHB_MPU_CFG8_HIGH_RANGE                                                                      0x7ffffff
#define MASK_PUB_AHB_MPU_CFG9                                                                                 0x1ff
#define MASK_PUB_AHB_MPU_CFG9_ID_MASK_VAL                                                                     0xffffffff
#define MASK_PUB_AHB_MPU_CFG9_LOW_RANGE                                                                       0x7ffffff
#define MASK_PUB_AHB_MPU_CFG9_HIGH_RANGE                                                                      0x7ffffff
#define MASK_PUB_AHB_MPU_CFG10                                                                                0x1ff
#define MASK_PUB_AHB_MPU_CFG10_ID_MASK_VAL                                                                    0xffffffff
#define MASK_PUB_AHB_MPU_CFG10_LOW_RANGE                                                                      0x7ffffff
#define MASK_PUB_AHB_MPU_CFG10_HIGH_RANGE                                                                     0x7ffffff
#define MASK_PUB_AHB_MPU_CFG11                                                                                0x1ff
#define MASK_PUB_AHB_MPU_CFG11_ID_MASK_VAL                                                                    0xffffffff
#define MASK_PUB_AHB_MPU_CFG11_LOW_RANGE                                                                      0x7ffffff
#define MASK_PUB_AHB_MPU_CFG11_HIGH_RANGE                                                                     0x7ffffff
#define MASK_PUB_AHB_MPU_CFG12                                                                                0x1ff
#define MASK_PUB_AHB_MPU_CFG12_ID_MASK_VAL                                                                    0xffffffff
#define MASK_PUB_AHB_MPU_CFG12_LOW_RANGE                                                                      0x7ffffff
#define MASK_PUB_AHB_MPU_CFG12_HIGH_RANGE                                                                     0x7ffffff
#define MASK_PUB_AHB_MPU_CFG13                                                                                0x1ff
#define MASK_PUB_AHB_MPU_CFG13_ID_MASK_VAL                                                                    0xffffffff
#define MASK_PUB_AHB_MPU_CFG13_LOW_RANGE                                                                      0x7ffffff
#define MASK_PUB_AHB_MPU_CFG13_HIGH_RANGE                                                                     0x7ffffff
#define MASK_PUB_AHB_MPU_CFG14                                                                                0x1ff
#define MASK_PUB_AHB_MPU_CFG14_ID_MASK_VAL                                                                    0xffffffff
#define MASK_PUB_AHB_MPU_CFG14_LOW_RANGE                                                                      0x7ffffff
#define MASK_PUB_AHB_MPU_CFG14_HIGH_RANGE                                                                     0x7ffffff
#define MASK_PUB_AHB_MPU_CFG15                                                                                0x1ff
#define MASK_PUB_AHB_MPU_CFG15_ID_MASK_VAL                                                                    0xffffffff
#define MASK_PUB_AHB_MPU_CFG15_LOW_RANGE                                                                      0x7ffffff
#define MASK_PUB_AHB_MPU_CFG15_HIGH_RANGE                                                                     0x7ffffff
#define MASK_PUB_APB_DDL_MASK_CTRL                                                                            0x7
#define MASK_PUB_APB_LP_CTRL_DMC_SLEEP_EN                                                                     0x1
#define MASK_PUB_APB_DDR_CHN7_AXI_LP_EN                                                                       0x8000
#define MASK_PUB_APB_DDR_CHN6_AXI_LP_EN                                                                       0x4000
#define MASK_PUB_APB_DDR_CHN5_AXI_LP_EN                                                                       0x2000
#define MASK_PUB_APB_DDR_CHN4_AXI_LP_EN                                                                       0x1000
#define MASK_PUB_APB_DDR_CHN3_AXI_LP_EN                                                                       0x800
#define MASK_PUB_APB_DDR_CHN2_AXI_LP_EN                                                                       0x400
#define MASK_PUB_APB_DDR_CHN1_AXI_LP_EN                                                                       0x200
#define MASK_PUB_APB_DDR_CHN0_AXI_LP_EN                                                                       0x100
#define MASK_PUB_APB_DDR_CH7_AXI_STOP_SEL                                                                     0x80
#define MASK_PUB_APB_DDR_CH6_AXI_STOP_SEL                                                                     0x40
#define MASK_PUB_APB_DDR_CH5_AXI_STOP_SEL                                                                     0x20
#define MASK_PUB_APB_DDR_CH4_AXI_STOP_SEL                                                                     0x10
#define MASK_PUB_APB_DDR_CH3_AXI_STOP_SEL                                                                     0x8
#define MASK_PUB_APB_DDR_CH2_AXI_STOP_SEL                                                                     0x4
#define MASK_PUB_APB_DDR_CH1_AXI_STOP_SEL                                                                     0x2
#define MASK_PUB_APB_DDR_CH0_AXI_STOP_SEL                                                                     0x1
#define MASK_PUB_APB_PU_NUM_PUB_CFG_S2                                                                        0xff000000
#define MASK_PUB_APB_PU_NUM_PUB_CFG_S1                                                                        0xff0000
#define MASK_PUB_APB_PU_NUM_PUB_CFG_S0                                                                        0xff00
#define MASK_PUB_APB_PU_NUM_PUB_CFG_M0                                                                        0xff
#define MASK_PUB_APB_PU_NUM_PUB_CFG_S3                                                                        0xff
#define MASK_PUB_APB_PU_NUM_DPU_ISP_S0                                                                        0xff0000
#define MASK_PUB_APB_PU_NUM_DPU_ISP_M1                                                                        0xff00
#define MASK_PUB_APB_PU_NUM_DPU_ISP_M0                                                                        0xff
#define MASK_PUB_APB_PU_NUM_ISP_VDSP_S0                                                                       0xff0000
#define MASK_PUB_APB_PU_NUM_ISP_VDSP_M1                                                                       0xff00
#define MASK_PUB_APB_PU_NUM_ISP_VDSP_M0                                                                       0xff
#define MASK_PUB_APB_PU_NUM_AP_AON_ESE_IPA1_M3                                                                0xff000000
#define MASK_PUB_APB_PU_NUM_AP_AON_ESE_IPA1_M2                                                                0xff0000
#define MASK_PUB_APB_PU_NUM_AP_AON_ESE_IPA1_M1                                                                0xff00
#define MASK_PUB_APB_PU_NUM_AP_AON_ESE_IPA1_M0                                                                0xff
#define MASK_PUB_APB_PU_NUM_AP_AON_ESE_IPA1_S0                                                                0xff
#define MASK_PUB_APB_PU_NUM_PUB_AG_IPA2_S0                                                                    0xff000000
#define MASK_PUB_APB_PU_NUM_PUB_AG_IPA2_M2                                                                    0xff0000
#define MASK_PUB_APB_PU_NUM_PUB_AG_IPA2_M1                                                                    0xff00
#define MASK_PUB_APB_PU_NUM_PUB_AG_IPA2_M0                                                                    0xff
#define MASK_PUB_APB_SOFT_CMD_NUM                                                                             0x700
#define MASK_PUB_APB_SOFT_CMD_FC_SEL                                                                          0x30
#define MASK_PUB_APB_SOFT_CMD_RESP                                                                            0x8
#define MASK_PUB_APB_SOFT_CMD_DONE                                                                            0x4
#define MASK_PUB_APB_SOFT_CMD_START                                                                           0x1
#define MASK_PUB_APB_SOFT_CMD_SEQL                                                                            0xffffffff
#define MASK_PUB_APB_SOFT_CMD_SEQH                                                                            0xffffffff
#define MASK_PUB_APB_SOFT_CMD_STEP                                                                            0xffffffff
#define MASK_PUB_APB_DPLL_PRE_DIV_MONITOR_GATE_AUTO_EN_STATUS                                                 0xc
#define MASK_PUB_APB_DPLL_PRE_DIV_MONITOR_WAIT_EN_STATUS                                                      0x3
#define MASK_PUB_APB_DFI_MON_IDLE_CNT                                                                         0xff00
#define MASK_PUB_APB_DFI_MON_TIMER_DELAY                                                                      0xff
#define MASK_PUB_APB_URGENT_CHN_SEL                                                                           0x2
#define MASK_PUB_APB_QOS_URGENT_SEL                                                                           0x1
#define MASK_PUB_APB_PUB_DFIMON_REG_EB                                                                        0x2000
#define MASK_PUB_APB_PUB_DMC_REG_EB                                                                           0x1000
#define MASK_PUB_APB_LP_STAT_MTX_CG_EN                                                                        0x800
#define MASK_PUB_APB_CHN_DMC_STOP_CG_EN                                                                       0x400
#define MASK_PUB_APB_OT_DETECT_CLK_EB                                                                         0x200
#define MASK_PUB_APB_PUB_CLK_CSSYS_PTM_EB                                                                     0x100
#define MASK_PUB_APB_PUB_APB_PTM_REG_EB                                                                       0x80
#define MASK_PUB_APB_PUB_CLK_DMC_PTM_EB                                                                       0x40
#define MASK_PUB_APB_PUB_APB_INT_EB                                                                           0x20
#define MASK_PUB_APB_PUB_APB_BIST_REG_EB                                                                      0x10
#define MASK_PUB_APB_PUB_AHB_QOSC_REG_EB                                                                      0x8
#define MASK_PUB_APB_PUB_AHB_REG_EB                                                                           0x4
#define MASK_PUB_APB_PUB_AHB_BUS_EB                                                                           0x2
#define MASK_PUB_APB_PUB_PHY_REG_EB                                                                           0x1
#define MASK_PUB_APB_CSYSACK_SYNC_SEL_AP_AON_ESE_IPA1_S0                                                      0x80000000
#define MASK_PUB_APB_CACTIVE_SYNC_SEL_AP_AON_ESE_IPA1_S0                                                      0x40000000
#define MASK_PUB_APB_CSYSACK_SYNC_SEL_AP_AON_ESE_IPA1_M3                                                      0x20000000
#define MASK_PUB_APB_CACTIVE_SYNC_SEL_AP_AON_ESE_IPA1_M3                                                      0x10000000
#define MASK_PUB_APB_CSYSACK_SYNC_SEL_AP_AON_ESE_IPA1_M2                                                      0x8000000
#define MASK_PUB_APB_CACTIVE_SYNC_SEL_AP_AON_ESE_IPA1_M2                                                      0x4000000
#define MASK_PUB_APB_CSYSACK_SYNC_SEL_AP_AON_ESE_IPA1_M1                                                      0x2000000
#define MASK_PUB_APB_CACTIVE_SYNC_SEL_AP_AON_ESE_IPA1_M1                                                      0x1000000
#define MASK_PUB_APB_CSYSACK_SYNC_SEL_AP_AON_ESE_IPA1_M0                                                      0x800000
#define MASK_PUB_APB_CACTIVE_SYNC_SEL_AP_AON_ESE_IPA1_M0                                                      0x400000
#define MASK_PUB_APB_CSYSACK_SYNC_SEL_ISP_VDSP_S0                                                             0x200000
#define MASK_PUB_APB_CACTIVE_SYNC_SEL_ISP_VDSP_S0                                                             0x100000
#define MASK_PUB_APB_CSYSACK_SYNC_SEL_ISP_VDSP_M1                                                             0x80000
#define MASK_PUB_APB_CACTIVE_SYNC_SEL_ISP_VDSP_M1                                                             0x40000
#define MASK_PUB_APB_CSYSACK_SYNC_SEL_ISP_VDSP_M0                                                             0x20000
#define MASK_PUB_APB_CACTIVE_SYNC_SEL_ISP_VDSP_M0                                                             0x10000
#define MASK_PUB_APB_CSYSACK_SYNC_SEL_DPU_ISP_S0                                                              0x8000
#define MASK_PUB_APB_CACTIVE_SYNC_SEL_DPU_ISP_S0                                                              0x4000
#define MASK_PUB_APB_CSYSACK_SYNC_SEL_DPU_ISP_M1                                                              0x2000
#define MASK_PUB_APB_CACTIVE_SYNC_SEL_DPU_ISP_M1                                                              0x1000
#define MASK_PUB_APB_CSYSACK_SYNC_SEL_DPU_ISP_M0                                                              0x800
#define MASK_PUB_APB_CACTIVE_SYNC_SEL_DPU_ISP_M0                                                              0x400
#define MASK_PUB_APB_CSYSACK_SYNC_SEL_PUB_CFG_S3                                                              0x200
#define MASK_PUB_APB_CACTIVE_SYNC_SEL_PUB_CFG_S3                                                              0x100
#define MASK_PUB_APB_CSYSACK_SYNC_SEL_PUB_CFG_S2                                                              0x80
#define MASK_PUB_APB_CACTIVE_SYNC_SEL_PUB_CFG_S2                                                              0x40
#define MASK_PUB_APB_CSYSACK_SYNC_SEL_PUB_CFG_S1                                                              0x20
#define MASK_PUB_APB_CACTIVE_SYNC_SEL_PUB_CFG_S1                                                              0x10
#define MASK_PUB_APB_CSYSACK_SYNC_SEL_PUB_CFG_S0                                                              0x8
#define MASK_PUB_APB_CACTIVE_SYNC_SEL_PUB_CFG_S0                                                              0x4
#define MASK_PUB_APB_CSYSACK_SYNC_SEL_PUB_CFG_M0                                                              0x2
#define MASK_PUB_APB_CACTIVE_SYNC_SEL_PUB_CFG_M0                                                              0x1
#define MASK_PUB_APB_INT_DFS_VOTE_DONE_CG_EN                                                                  0x400
#define MASK_PUB_APB_MEM_FW_PUB_CACTIVE_CG_EN                                                                 0x200
#define MASK_PUB_APB_INT_DMC_MPU_VIO_CG_EN                                                                    0x100
#define MASK_PUB_APB_INT_MEM_FW_CG_EN                                                                         0x80
#define MASK_PUB_APB_INT_DFS_GIVEUP_CG_EN                                                                     0x40
#define MASK_PUB_APB_INT_DFS_DENY_CG_EN                                                                       0x20
#define MASK_PUB_APB_INT_DFS_ERROR_CG_EN                                                                      0x10
#define MASK_PUB_APB_INT_HARDWARE_DFS_EXIT_CG_EN                                                              0x8
#define MASK_PUB_APB_INT_DFS_COMPLETE_CG_EN                                                                   0x4
#define MASK_PUB_APB_INT_DFI_BUS_MONITOR_CG_EN                                                                0x2
#define MASK_PUB_APB_INT_REQ_PUB_PTM_CG_EN                                                                    0x1
#define MASK_PUB_APB_PTM_TIMER_EN                                                                             0x8
#define MASK_PUB_APB_LATMON_TIMER_EN                                                                          0x4
#define MASK_PUB_APB_BWMON_TIMER_EN                                                                           0x2
#define MASK_PUB_APB_DBM_TIMER_EN                                                                             0x1
#define MASK_PUB_APB_BWVOTE_SUB_BWMON_EN                                                                      0x40000000
#define MASK_PUB_APB_BV_FV_EQUAL_INC_EN                                                                       0x20000000
#define MASK_PUB_APB_DBM_PERCENT_SEL                                                                          0x1c000000
#define MASK_PUB_APB_DFS_VOTE_DMC_REF_AG_EN                                                                   0x2000000
#define MASK_PUB_APB_DFS_APB_ACCESS_CLK_AUTO_EN                                                               0x1000000
#define MASK_PUB_APB_VOTE_CK_OPEN_CNT                                                                         0x1fe000
#define MASK_PUB_APB_TIMING_WINDOW_SEL                                                                        0x1c00
#define MASK_PUB_APB_VOTE_UNIT_TRANS_EN                                                                       0x200
#define MASK_PUB_APB_SW_FORCE_VOTE_MASK_EN                                                                    0x100
#define MASK_PUB_APB_SW_FORCE_VOTE_MASK                                                                       0xff
#define MASK_PUB_APB_VOTE_TAR_FRQ                                                                             0xe00
#define MASK_PUB_APB_VOTE_NEXT_STATE                                                                          0x1e0
#define MASK_PUB_APB_VOTE_CUR_STATE                                                                           0x1e
#define MASK_PUB_APB_VOTE_BW_OVERFLOW                                                                         0x1
#define MASK_PUB_APB_DFS_LOCK_DELAY_EN                                                                        0x80000000
#define MASK_PUB_APB_REG_DFS_LOCK_DELAY_CNT                                                                   0x78000000
#define MASK_PUB_APB_DFI_MASK_WAIT_LSLP_EN                                                                    0x1000000
#define MASK_PUB_APB_DFI_MASK_WAIT_TIME_LSLP                                                                  0xff0000
#define MASK_PUB_APB_DFI_MASK_WAIT_EN                                                                         0x100
#define MASK_PUB_APB_DFI_MASK_WAIT_TIME                                                                       0xff
#define MASK_PUB_APB_DMC_FIXED_QOS_EN                                                                         0xff
#define MASK_PUB_APB_DMC_FIXED_ARQOS_CH3                                                                      0xf0000000
#define MASK_PUB_APB_DMC_FIXED_AWQOS_CH3                                                                      0xf000000
#define MASK_PUB_APB_DMC_FIXED_ARQOS_CH2                                                                      0xf00000
#define MASK_PUB_APB_DMC_FIXED_AWQOS_CH2                                                                      0xf0000
#define MASK_PUB_APB_DMC_FIXED_ARQOS_CH1                                                                      0xf000
#define MASK_PUB_APB_DMC_FIXED_AWQOS_CH1                                                                      0xf00
#define MASK_PUB_APB_DMC_FIXED_ARQOS_CH0                                                                      0xf0
#define MASK_PUB_APB_DMC_FIXED_AWQOS_CH0                                                                      0xf
#define MASK_PUB_APB_DMC_FIXED_ARQOS_CH7                                                                      0xf0000000
#define MASK_PUB_APB_DMC_FIXED_AWQOS_CH7                                                                      0xf000000
#define MASK_PUB_APB_DMC_FIXED_ARQOS_CH6                                                                      0xf00000
#define MASK_PUB_APB_DMC_FIXED_AWQOS_CH6                                                                      0xf0000
#define MASK_PUB_APB_DMC_FIXED_ARQOS_CH5                                                                      0xf000
#define MASK_PUB_APB_DMC_FIXED_AWQOS_CH5                                                                      0xf00
#define MASK_PUB_APB_DMC_FIXED_ARQOS_CH4                                                                      0xf0
#define MASK_PUB_APB_DMC_FIXED_AWQOS_CH4                                                                      0xf
#define MASK_PUB_APB_ARQOS_URGENT_CH3                                                                         0xf0000000
#define MASK_PUB_APB_AWQOS_URGENT_CH3                                                                         0xf000000
#define MASK_PUB_APB_ARQOS_URGENT_CH2                                                                         0xf00000
#define MASK_PUB_APB_AWQOS_URGENT_CH2                                                                         0xf0000
#define MASK_PUB_APB_ARQOS_URGENT_CH1                                                                         0xf000
#define MASK_PUB_APB_AWQOS_URGENT_CH1                                                                         0xf00
#define MASK_PUB_APB_ARQOS_URGENT_CH0                                                                         0xf0
#define MASK_PUB_APB_AWQOS_URGENT_CH0                                                                         0xf
#define MASK_PUB_APB_ARQOS_URGENT_CH7                                                                         0xf0000000
#define MASK_PUB_APB_AWQOS_URGENT_CH7                                                                         0xf000000
#define MASK_PUB_APB_ARQOS_URGENT_CH6                                                                         0xf00000
#define MASK_PUB_APB_AWQOS_URGENT_CH6                                                                         0xf0000
#define MASK_PUB_APB_ARQOS_URGENT_CH5                                                                         0xf000
#define MASK_PUB_APB_AWQOS_URGENT_CH5                                                                         0xf00
#define MASK_PUB_APB_ARQOS_URGENT_CH4                                                                         0xf0
#define MASK_PUB_APB_AWQOS_URGENT_CH4                                                                         0xf
#define MASK_PUB_APB_DFS_VOTE_DONE_INT_CLR                                                                    0x8000
#define MASK_PUB_APB_DFS_VOTE_DONE_INT_EN                                                                     0x4000
#define MASK_PUB_APB_DFS_GIVEUP_INT_CLR                                                                       0x2000
#define MASK_PUB_APB_DFS_GIVEUP_INT_EN                                                                        0x1000
#define MASK_PUB_APB_DFS_DENY_INT_CLR                                                                         0x800
#define MASK_PUB_APB_DFS_DENY_INT_EN                                                                          0x400
#define MASK_PUB_APB_DMC_MPU_VIO_INT_CLR                                                                      0x200
#define MASK_PUB_APB_DMC_MPU_VIO_INT_EN                                                                       0x100
#define MASK_PUB_APB_MEM_FW_INT_CLR                                                                           0x80
#define MASK_PUB_APB_MEM_FW_INT_EN                                                                            0x40
#define MASK_PUB_APB_DFS_ERROR_INT_CLR                                                                        0x20
#define MASK_PUB_APB_DFS_ERROR_INT_EN                                                                         0x10
#define MASK_PUB_APB_DFS_COMPLETE_INT_CLR                                                                     0x8
#define MASK_PUB_APB_DFS_COMPLETE_INT_EN                                                                      0x4
#define MASK_PUB_APB_HW_DFS_EXIT_INT_CLR                                                                      0x2
#define MASK_PUB_APB_HW_DFS_EXIT_INT_EN                                                                       0x1
#define MASK_PUB_APB_DFS_HW_MIN_FREQ_UP_FORCE_TRIG_ACK                                                        0x40000000
#define MASK_PUB_APB_DFS_USED_PLL                                                                             0x38000000
#define MASK_PUB_APB_DFS_FC_SEL                                                                               0x7000000
#define MASK_PUB_APB_SRC_AVAIL_PLL                                                                            0xe00000
#define MASK_PUB_APB_DFS_URGENT_WAIT_TIMEOUT_FLAG                                                             0x100000
#define MASK_PUB_APB_DFS_GIVEUP_INT_RAW                                                                       0x80000
#define MASK_PUB_APB_INT_DFS_GIVEUP                                                                           0x40000
#define MASK_PUB_APB_DFS_DENY_INT_RAW                                                                         0x20000
#define MASK_PUB_APB_INT_DFS_DENY                                                                             0x10000
#define MASK_PUB_APB_HW_DFS_FSM_STATE                                                                         0xf800
#define MASK_PUB_APB_HW_DFS_FSM_IDLE                                                                          0x400
#define MASK_PUB_APB_INT_DMC_MPU_VIO_RAW                                                                      0x200
#define MASK_PUB_APB_INT_DMC_MPU_VIO                                                                          0x100
#define MASK_PUB_APB_INT_MEM_FW_RAW                                                                           0x80
#define MASK_PUB_APB_INT_MEM_FW                                                                               0x40
#define MASK_PUB_APB_DFS_ERROR_INT_RAW                                                                        0x20
#define MASK_PUB_APB_INT_DFS_ERROR                                                                            0x10
#define MASK_PUB_APB_DFS_COMPLETE_INT_RAW                                                                     0x8
#define MASK_PUB_APB_INT_DFS_COMPLETE                                                                         0x4
#define MASK_PUB_APB_HW_DFS_EXIT_INT_RAW                                                                      0x2
#define MASK_PUB_APB_INT_HW_DFS_EXIT                                                                          0x1
#define MASK_PUB_APB_DFS_SW_FSM_STATE                                                                         0x70
#define MASK_PUB_APB_DFS_VOTE_DONE_INT_RAW                                                                    0x2
#define MASK_PUB_APB_INT_DFS_VOTE_DONE                                                                        0x1
#define MASK_PUB_APB_DFS_FC_REQ_DELAY                                                                         0x7
#define MASK_PUB_APB_DFS_SW_MODE                                                                              0x40
#define MASK_PUB_APB_HW_DFS_STOP_ENABLE                                                                       0x20
#define MASK_PUB_APB_HW_DFS_RESTART_ENABLE                                                                    0x10
#define MASK_PUB_APB_AUTO_STOP_NOC_ENABLE                                                                     0x8
#define MASK_PUB_APB_AUTO_STOP_DFS_ENABLE                                                                     0x4
#define MASK_PUB_APB_PUB_DFS_EN                                                                               0x2
#define MASK_PUB_APB_PUB_LP_EN                                                                                0x1
#define MASK_PUB_APB_CSYSACK_SYNC_SEL_PUB_AG_IPA2_S0                                                          0x800000
#define MASK_PUB_APB_CACTIVE_SYNC_SEL_PUB_AG_IPA2_S0                                                          0x400000
#define MASK_PUB_APB_CSYSACK_SYNC_SEL_PUB_AG_IPA2_M2                                                          0x200000
#define MASK_PUB_APB_CACTIVE_SYNC_SEL_PUB_AG_IPA2_M2                                                          0x100000
#define MASK_PUB_APB_CSYSACK_SYNC_SEL_PUB_AG_IPA2_M1                                                          0x80000
#define MASK_PUB_APB_CACTIVE_SYNC_SEL_PUB_AG_IPA2_M1                                                          0x40000
#define MASK_PUB_APB_CSYSACK_SYNC_SEL_PUB_AG_IPA2_M0                                                          0x20000
#define MASK_PUB_APB_CACTIVE_SYNC_SEL_PUB_AG_IPA2_M0                                                          0x10000
#define MASK_PUB_APB_LP_FORCE_PUB_CFG_S3                                                                      0x8000
#define MASK_PUB_APB_LP_EB_PUB_CFG_S3                                                                         0x4000
#define MASK_PUB_APB_LP_FORCE_PUB_CFG_S2                                                                      0x2000
#define MASK_PUB_APB_LP_EB_PUB_CFG_S2                                                                         0x1000
#define MASK_PUB_APB_LP_FORCE_PUB_CFG_S1                                                                      0x800
#define MASK_PUB_APB_LP_EB_PUB_CFG_S1                                                                         0x400
#define MASK_PUB_APB_LP_FORCE_PUB_CFG_S0                                                                      0x200
#define MASK_PUB_APB_LP_EB_PUB_CFG_S0                                                                         0x100
#define MASK_PUB_APB_LP_FORCE_PUB_CFG_M0                                                                      0x80
#define MASK_PUB_APB_LP_EB_PUB_CFG_M0                                                                         0x40
#define MASK_PUB_APB_LP_FORCE_ISP_VDSP_S0                                                                     0x20
#define MASK_PUB_APB_LP_EB_ISP_VDSP_S0                                                                        0x10
#define MASK_PUB_APB_LP_FORCE_ISP_VDSP_M1                                                                     0x8
#define MASK_PUB_APB_LP_EB_ISP_VDSP_M1                                                                        0x4
#define MASK_PUB_APB_LP_FORCE_ISP_VDSP_M0                                                                     0x2
#define MASK_PUB_APB_LP_EB_ISP_VDSP_M0                                                                        0x1
#define MASK_PUB_APB_LP_FORCE_PUB_AG_IPA2_S0                                                                  0x800000
#define MASK_PUB_APB_LP_EB_PUB_AG_IPA2_S0                                                                     0x400000
#define MASK_PUB_APB_LP_FORCE_PUB_AG_IPA2_M2                                                                  0x200000
#define MASK_PUB_APB_LP_EB_PUB_AG_IPA2_M2                                                                     0x100000
#define MASK_PUB_APB_LP_FORCE_PUB_AG_IPA2_M1                                                                  0x80000
#define MASK_PUB_APB_LP_EB_PUB_AG_IPA2_M1                                                                     0x40000
#define MASK_PUB_APB_LP_FORCE_PUB_AG_IPA2_M0                                                                  0x20000
#define MASK_PUB_APB_LP_EB_PUB_AG_IPA2_M0                                                                     0x10000
#define MASK_PUB_APB_LP_FORCE_AP_AON_ESE_IPA1_S0                                                              0x8000
#define MASK_PUB_APB_LP_EB_AP_AON_ESE_IPA1_S0                                                                 0x4000
#define MASK_PUB_APB_LP_FORCE_AP_AON_ESE_IPA1_M3                                                              0x2000
#define MASK_PUB_APB_LP_EB_AP_AON_ESE_IPA1_M3                                                                 0x1000
#define MASK_PUB_APB_LP_FORCE_AP_AON_ESE_IPA1_M2                                                              0x800
#define MASK_PUB_APB_LP_EB_AP_AON_ESE_IPA1_M2                                                                 0x400
#define MASK_PUB_APB_LP_FORCE_AP_AON_ESE_IPA1_M1                                                              0x200
#define MASK_PUB_APB_LP_EB_AP_AON_ESE_IPA1_M1                                                                 0x100
#define MASK_PUB_APB_LP_FORCE_AP_AON_ESE_IPA1_M0                                                              0x80
#define MASK_PUB_APB_LP_EB_AP_AON_ESE_IPA1_M0                                                                 0x40
#define MASK_PUB_APB_LP_FORCE_DPU_ISP_S0                                                                      0x20
#define MASK_PUB_APB_LP_EB_DPU_ISP_S0                                                                         0x10
#define MASK_PUB_APB_LP_FORCE_DPU_ISP_M1                                                                      0x8
#define MASK_PUB_APB_LP_EB_DPU_ISP_M1                                                                         0x4
#define MASK_PUB_APB_LP_FORCE_DPU_ISP_M0                                                                      0x2
#define MASK_PUB_APB_LP_EB_DPU_ISP_M0                                                                         0x1
#define MASK_PUB_APB_LP_NUM_PUB_CFG                                                                           0xffff0000
#define MASK_PUB_APB_LP_NUM                                                                                   0xffff
#define MASK_PUB_APB_DDR_FENCING_EN                                                                           0x40000000
#define MASK_PUB_APB_FENCING_CHNL_IDLE_CNT                                                                    0x3fffffff
#define MASK_PUB_APB_ESE_BASE_ADDR                                                                            0xf8000
#define MASK_PUB_APB_PUB_CP_BASE_ADDR                                                                         0x7c00
#define MASK_PUB_APB_WTL_CP_BASE_ADDR                                                                         0x3e0
#define MASK_PUB_APB_AG_CP_BASE_ADDR                                                                          0x1f
#define MASK_PUB_APB_LP_WAIT_CGM_BUSY_SEL                                                                     0x4
#define MASK_PUB_APB_CGM_PUB_DFS_SEL                                                                          0x2
#define MASK_PUB_APB_CGM_PUB_DFS_EN                                                                           0x1
#define MASK_PUB_APB_BIST_PORT7_ADDR_MUX                                                                      0x800000
#define MASK_PUB_APB_BIST_PORT6_ADDR_MUX                                                                      0x400000
#define MASK_PUB_APB_BIST_PORT5_ADDR_MUX                                                                      0x200000
#define MASK_PUB_APB_BIST_PORT4_ADDR_MUX                                                                      0x100000
#define MASK_PUB_APB_BIST_PORT3_ADDR_MUX                                                                      0x80000
#define MASK_PUB_APB_BIST_PORT2_ADDR_MUX                                                                      0x40000
#define MASK_PUB_APB_BIST_PORT1_ADDR_MUX                                                                      0x20000
#define MASK_PUB_APB_BIST_PORT0_ADDR_MUX                                                                      0x10000
#define MASK_PUB_APB_BIST_FAIL_FLAG_CH2                                                                       0x400
#define MASK_PUB_APB_BIST_FAIL_FLAG_CH1                                                                       0x200
#define MASK_PUB_APB_BIST_FAIL_FLAG_CH0                                                                       0x100
#define MASK_PUB_APB_BIST_PORT7_EN                                                                            0x80
#define MASK_PUB_APB_BIST_PORT6_EN                                                                            0x40
#define MASK_PUB_APB_BIST_PORT5_EN                                                                            0x20
#define MASK_PUB_APB_BIST_PORT4_EN                                                                            0x10
#define MASK_PUB_APB_BIST_PORT3_EN                                                                            0x8
#define MASK_PUB_APB_BIST_PORT2_EN                                                                            0x4
#define MASK_PUB_APB_BIST_PORT1_EN                                                                            0x2
#define MASK_PUB_APB_BIST_PORT0_EN                                                                            0x1
#define MASK_PUB_APB_DMC_SOFT_RST                                                                             0x4
#define MASK_PUB_APB_DCC_SOFT_RST                                                                             0x2
#define MASK_PUB_APB_DDRPHY_SOFT_RST                                                                          0x1
#define MASK_PUB_APB_MC_IDLE_WAIT_CTRL                                                                        0xffffffff
#define MASK_PUB_APB_AWQOS_THRESHOLD_WTL_AG                                                                   0xf0000000
#define MASK_PUB_APB_ARQOS_THRESHOLD_WTL_AG                                                                   0xf000000
#define MASK_PUB_APB_AWQOS_THRESHOLD_DPU_ISP                                                                  0xf00000
#define MASK_PUB_APB_ARQOS_THRESHOLD_DPU_ISP                                                                  0xf0000
#define MASK_PUB_APB_AWQOS_THRESHOLD_AP_AON                                                                   0xf000
#define MASK_PUB_APB_ARQOS_THRESHOLD_AP_AON                                                                   0xf00
#define MASK_PUB_APB_AON_AWQOS                                                                                0xf0
#define MASK_PUB_APB_AON_ARQOS                                                                                0xf
#define MASK_PUB_APB_AWQOS_THRESHOLD_ISP_VDSP                                                                 0xf0
#define MASK_PUB_APB_ARQOS_THRESHOLD_ISP_VDSP                                                                 0xf
#define MASK_PUB_APB_PUB_CLK_DFS_SLEEP_AUTO_GATE_EN                                                           0x80000000
#define MASK_PUB_APB_CLK_AON_APB_AUTO_GATE_EN                                                                 0x40000000
#define MASK_PUB_APB_CLK_DMC_REF_AUTO_GATE_EN                                                                 0x20000000
#define MASK_PUB_APB_PUB_CLK_DFS_AUTO_GATE_EN                                                                 0x10000000
#define MASK_PUB_APB_DMC_DFI_MON_AUTO_GATE_EN                                                                 0x8000000
#define MASK_PUB_APB_DMC_SREF_AUTO_GATE_EN                                                                    0x4000000
#define MASK_PUB_APB_DDR_PHY_AUTO_GATE_EN                                                                     0x2000000
#define MASK_PUB_APB_DDR_UMCTL_AUTO_GATE_EN                                                                   0x1000000
#define MASK_PUB_APB_PUB_CLK_DMC_BIST_EB                                                                      0x800000
#define MASK_PUB_APB_PUB_CLK_DMC_REF_EB                                                                       0x400000
#define MASK_PUB_APB_PUB_CLK_CSSYS_EB                                                                         0x200000
#define MASK_PUB_APB_PUB_CLK_AON_APB_EB                                                                       0x100000
#define MASK_PUB_APB_PUB_CLK_PHY_X2_FORCE_PHASE                                                               0xc0000
#define MASK_PUB_APB_PUB_CLK_PHY_X2_FORCE_PHASE_SEL                                                           0x20000
#define MASK_PUB_APB_PUB_CLK_PHY_X2_FORCE_BYP                                                                 0x10000
#define MASK_PUB_APB_PUB_CLK_DFS_EB                                                                           0x8000
#define MASK_PUB_APB_PUB_CLK_DMC_X1_PTM_EB                                                                    0x4000
#define MASK_PUB_APB_PUB_CLK_MLB_D2_EB                                                                        0x2000
#define MASK_PUB_APB_PUB_CLK_DMC_D2_EB                                                                        0x1000
#define MASK_PUB_APB_PUB_CLK_DMC_X1_EB                                                                        0x800
#define MASK_PUB_APB_PUB_CLK_PHY_X2_EB                                                                        0x400
#define MASK_PUB_APB_PUB_CLK_DCC_EB                                                                           0x200
#define MASK_PUB_APB_PUB_DDR_CLK_EB                                                                           0x100
#define MASK_PUB_APB_TIMER_CLK_AON_APB_OPEN_EN                                                                0x80
#define MASK_PUB_APB_PUB_CLK_DMC_X1_PTM_AUTO_GATE_EN                                                          0x40
#define MASK_PUB_APB_PUB_CLK_MLB_D2_CGM_SEL                                                                   0x20
#define MASK_PUB_APB_PUB_CLK_DMC_D2_CGM_SEL                                                                   0x10
#define MASK_PUB_APB_PUB_CLK_DMC_X1_CGM_SEL                                                                   0x8
#define MASK_PUB_APB_PUB_CLK_PHY_X2_CGM_SEL                                                                   0x4
#define MASK_PUB_APB_PUB_CLK_DCC_CGM_SEL                                                                      0x2
#define MASK_PUB_APB_PUB_DDR_CLK_CGM_SEL                                                                      0x1
#define MASK_PUB_APB_DMC_CLK_INIT_SW_START                                                                    0x1
#define MASK_PUB_APB_DFS_LP_CTRL_CUR_STATE                                                                    0x7000
#define MASK_PUB_APB_DMC_CLK_HW_CUR_STATE                                                                     0xf0
#define MASK_PUB_APB_DMC_CUR_CLK_MODE                                                                         0xc
#define MASK_PUB_APB_DMC_CLK_INIT_SW_DONE                                                                     0x1
#define MASK_PUB_APB_PTM_LSLP_CLK_KEEP_ON_EN                                                                  0x2000000
#define MASK_PUB_APB_DMC_DFI_MON_LSLP_AG_EN                                                                   0x1000000
#define MASK_PUB_APB_DMC_STOP_WAIT_CNT                                                                        0xff0000
#define MASK_PUB_APB_DMC_SLEEP_FORCE_FINISH_MODE                                                              0x100
#define MASK_PUB_APB_DESKEW_PLL_PD_DEFAULT_SW                                                                 0x20
#define MASK_PUB_APB_DESKEW_PLL_PD_DEFAULT_SEL                                                                0x10
#define MASK_PUB_APB_DMC_SLEEP_CLK_AUTO_MODE                                                                  0x2
#define MASK_PUB_APB_DFS_CLK_AUTO_MODE                                                                        0x1
#define MASK_PUB_APB_DSKDLL_DCC_FINE_WAIT_SRC_SW                                                              0x400
#define MASK_PUB_APB_DSKDLL_DCC_COARSE_WAIT_SRC_SW                                                            0x200
#define MASK_PUB_APB_DSKPLL_LOCK_WAIT_SRC_SW                                                                  0x100
#define MASK_PUB_APB_DDL_ADJS_V_WAIT_EN                                                                       0x8
#define MASK_PUB_APB_DSKDLL_DCC_FINE_WAIT_EN                                                                  0x4
#define MASK_PUB_APB_DSKDLL_DCC_COARSE_WAIT_EN                                                                0x2
#define MASK_PUB_APB_DSKPLL_LOCK_WAIT_EN                                                                      0x1
#define MASK_PUB_APB_WAIT_CNT_DSKPLL_PWRON_TIME                                                               0xffff0000
#define MASK_PUB_APB_WAIT_CNT_DSKPLL_LOCK_TIME                                                                0xffff
#define MASK_PUB_APB_WAIT_CNT_DSKDLL_DCC_FINE_TIME                                                            0xffff0000
#define MASK_PUB_APB_WAIT_CNT_DSKDLL_DCC_COARSE_TIME                                                          0xffff
#define MASK_PUB_APB_WAIT_CNT_DFS_RESET_OFF_TIME                                                              0xff000000
#define MASK_PUB_APB_WAIT_CNT_DFS_RESET_ON_TIME                                                               0xff0000
#define MASK_PUB_APB_WAIT_CNT_DFS_CLK_OFF_TIME                                                                0xff
#define MASK_PUB_APB_WAIT_CNT_DDL_ADJS_V_HIGH_TIME                                                            0xff0000
#define MASK_PUB_APB_WAIT_CNT_DDL_ADJS_V_LOW_TIME                                                             0xff
#define MASK_PUB_APB_PTEST_DDL_SCOUT                                                                          0x4000000
#define MASK_PUB_APB_PTEST_DDL_SCIN                                                                           0x2000000
#define MASK_PUB_APB_PTEST_DDL_SE                                                                             0x1000000
#define MASK_PUB_APB_DMC_DDL_SW_ADJS                                                                          0x1ff00
#define MASK_PUB_APB_DMC_DDL_SW_UPDATE                                                                        0x80
#define MASK_PUB_APB_DMC_DDL_SW_BYPASS                                                                        0x40
#define MASK_PUB_APB_DMC_DDL_SW_RESET                                                                         0x20
#define MASK_PUB_APB_DMC_DDL_SW_ADJS_VALID                                                                    0x10
#define MASK_PUB_APB_DMC_DDL_CFG_SRC_PURE_SW                                                                  0x2
#define MASK_PUB_APB_DMC_DDL_CFG_SRC_SW                                                                       0x1
#define MASK_PUB_APB_EMC_CKG_MDLL_SEL_PURE_SW                                                                 0xc0000000
#define MASK_PUB_APB_PUB_DFS_SW_LOCK_REQ                                                                      0x8000000
#define MASK_PUB_APB_PUB_DFS_SW_LOCK_MODE                                                                     0x4000000
#define MASK_PUB_APB_EMC_CKG_MODE_PURE_SW                                                                     0x3000000
#define MASK_PUB_APB_EMC_CKG_D2_SEL_PURE_SW                                                                   0xf00000
#define MASK_PUB_APB_PURE_SW_DFS_CLK_MODE                                                                     0xc0000
#define MASK_PUB_APB_PURE_SW_DFS_DENY                                                                         0x10000
#define MASK_PUB_APB_PURE_SW_DFS_ACK                                                                          0x8000
#define MASK_PUB_APB_PURE_SW_DFS_RESP                                                                         0x4000
#define MASK_PUB_APB_PURE_SW_DFS_FC_REQ                                                                       0x2000
#define MASK_PUB_APB_PURE_SW_DFS_REQ                                                                          0x1000
#define MASK_PUB_APB_PURE_SW_DFS_FC_ACK                                                                       0x800
#define MASK_PUB_APB_PURE_SW_DFS_FRQ_SEL                                                                      0x700
#define MASK_PUB_APB_EMC_CKG_SEL_PURE_SW                                                                      0xfe
#define MASK_PUB_APB_DFS_SW_DFS_MODE                                                                          0x1
#define MASK_PUB_APB_PUB_DFS_SWITCH_TYPE                                                                      0x80000000
#define MASK_PUB_APB_PUB_DFS_SW_SWITCH_PERIOD                                                                 0x3fc00000
#define MASK_PUB_APB_PUB_DFS_SW_RATIO_DEFAULT                                                                 0x3f8000
#define MASK_PUB_APB_PUB_DFS_SW_RATIO                                                                         0x7f00
#define MASK_PUB_APB_PUB_DFS_SW_DENY                                                                          0x80
#define MASK_PUB_APB_PUB_DFS_SW_FRQ_SEL                                                                       0x70
#define MASK_PUB_APB_PUB_DFS_SW_RESP                                                                          0x8
#define MASK_PUB_APB_PUB_DFS_SW_ACK                                                                           0x4
#define MASK_PUB_APB_PUB_DFS_SW_REQ                                                                           0x2
#define MASK_PUB_APB_PUB_DFS_SW_ENABLE                                                                        0x1
#define MASK_PUB_APB_PUB_DFS_SW_UG_DENY_EN                                                                    0x400000
#define MASK_PUB_APB_PUB_DFS_SW_LP_DENY_EN                                                                    0x200000
#define MASK_PUB_APB_PUB_DFS_SW_UG_CHK_EN                                                                     0x100000
#define MASK_PUB_APB_PUB_DFS_SW_CLK_MODE_DEFAULT                                                              0xc0000
#define MASK_PUB_APB_PUB_DFS_SW_CLK_MODE                                                                      0x30000
#define MASK_PUB_APB_PUB_DFS_SW_RATIO_MDLL_DEFAULT                                                            0x3000
#define MASK_PUB_APB_PUB_DFS_SW_RATIO_D2_DEFAULT                                                              0xf00
#define MASK_PUB_APB_PUB_DFS_SW_RATIO_MDLL                                                                    0x30
#define MASK_PUB_APB_PUB_DFS_SW_RATIO_D2                                                                      0xf
#define MASK_PUB_APB_PUB_DFS_SW_DDL_ADJS_DEFAULT                                                              0x1ff0000
#define MASK_PUB_APB_PUB_DFS_SW_DDL_ADJS                                                                      0x1ff
#define MASK_PUB_APB_PUB_DFS_URGENT_WAIT_TIMEOUT_PERIOD                                                       0xffc0000
#define MASK_PUB_APB_PUB_DFS_URGENT_WAIT_TIMEOUT_EN                                                           0x20000
#define MASK_PUB_APB_PUB_DFS_SW_URGENT_WAIT_EN                                                                0x10000
#define MASK_PUB_APB_PUB_DFS_SW_URGENT_DENY_EN                                                                0xffff
#define MASK_PUB_APB_PUB_DFS_HW_DDL_ADJS_DEFAULT                                                              0x7fc00000
#define MASK_PUB_APB_PUB_DFS_HW_CLK_MODE_DEFAULT                                                              0x300000
#define MASK_PUB_APB_PUB_DFS_HW_RATIO_D2_DEFAULT                                                              0xf0000
#define MASK_PUB_APB_PUB_DFS_HW_RATIO_DEFAULT                                                                 0x7f00
#define MASK_PUB_APB_PUB_DFS_HW_INITIAL_FREQ                                                                  0x70
#define MASK_PUB_APB_PUB_DFS_HW_STOP                                                                          0x4
#define MASK_PUB_APB_PUB_DFS_HW_START                                                                         0x2
#define MASK_PUB_APB_PUB_DFS_HW_ENABLE                                                                        0x1
#define MASK_PUB_APB_SW_FORCE_EXIT_SW_LP_WAIT_ACK                                                             0x80000000
#define MASK_PUB_APB_SW_FORCE_EXIT_HW_LP_WAIT_ACK                                                             0x40000000
#define MASK_PUB_APB_SW_FORCE_EXIT_LP_WAIT_REQ                                                                0x20000000
#define MASK_PUB_APB_PUB_DFS_HW_MIN_FREQ_UP_FORCE_TRIG                                                        0x10000000
#define MASK_PUB_APB_PUB_DFS_HW_BWMON_MIN_EN                                                                  0x8000000
#define MASK_PUB_APB_PUB_DFS_HW_BWMON_MIN_FREQ                                                                0x7000000
#define MASK_PUB_APB_PUB_DFS_HW_AVAIL_FREQ_EN                                                                 0xff0000
#define MASK_PUB_APB_PUB_DFS_HW_RATIO_MDLL_DEFAULT                                                            0x6000
#define MASK_PUB_APB_PUB_DFS_HW_CHECK_PLL_EN                                                                  0x1000
#define MASK_PUB_APB_PUB_DFS_HW_MIN_FREQ_UP                                                                   0x700
#define MASK_PUB_APB_PUB_DFS_HW_MIN_FREQ_DN                                                                   0x70
#define MASK_PUB_APB_PUB_DFS_HW_MIN_EN_UP                                                                     0x8
#define MASK_PUB_APB_PUB_DFS_HW_MIN_EN_DN                                                                     0x4
#define MASK_PUB_APB_PUB_DFS_HW_MIN_LOAD                                                                      0x2
#define MASK_PUB_APB_PUB_DFS_LP_PROT_EN                                                                       0x1
#define MASK_PUB_APB_DFS_INC_REQ_HOLD_EN                                                                      0x80000000
#define MASK_PUB_APB_DFS_DEC_TO_INC_EN                                                                        0x40000000
#define MASK_PUB_APB_PUB_DFS_HW_DEC_UG_DENY_EN                                                                0x20000000
#define MASK_PUB_APB_PUB_DFS_HW_INC_UG_DENY_EN                                                                0x10000000
#define MASK_PUB_APB_PUB_DFS_HW_DEC_LP_DENY_EN                                                                0x8000000
#define MASK_PUB_APB_PUB_DFS_HW_INC_LP_DENY_EN                                                                0x4000000
#define MASK_PUB_APB_PUB_DFS_HW_DEC_UG_CHK_EN                                                                 0x2000000
#define MASK_PUB_APB_PUB_DFS_HW_INC_UG_CHK_EN                                                                 0x1000000
#define MASK_PUB_APB_PUB_DFS_HW_URGENT_WAIT_EN                                                                0x10000
#define MASK_PUB_APB_PUB_DFS_HW_URGENT_DENY_EN                                                                0xffff
#define MASK_PUB_APB_PUB_DFS_HW_F3_RATIO                                                                      0x7f000000
#define MASK_PUB_APB_PUB_DFS_HW_F2_RATIO                                                                      0x7f0000
#define MASK_PUB_APB_PUB_DFS_HW_F1_RATIO                                                                      0x7f00
#define MASK_PUB_APB_PUB_DFS_HW_F0_RATIO                                                                      0x7f
#define MASK_PUB_APB_PUB_DFS_HW_F7_RATIO                                                                      0x7f000000
#define MASK_PUB_APB_PUB_DFS_HW_F6_RATIO                                                                      0x7f0000
#define MASK_PUB_APB_PUB_DFS_HW_F5_RATIO                                                                      0x7f00
#define MASK_PUB_APB_PUB_DFS_HW_F4_RATIO                                                                      0x7f
#define MASK_PUB_APB_PUB_DFS_HW_F7_RATIO_D2                                                                   0xf0000000
#define MASK_PUB_APB_PUB_DFS_HW_F6_RATIO_D2                                                                   0xf000000
#define MASK_PUB_APB_PUB_DFS_HW_F5_RATIO_D2                                                                   0xf00000
#define MASK_PUB_APB_PUB_DFS_HW_F4_RATIO_D2                                                                   0xf0000
#define MASK_PUB_APB_PUB_DFS_HW_F3_RATIO_D2                                                                   0xf000
#define MASK_PUB_APB_PUB_DFS_HW_F2_RATIO_D2                                                                   0xf00
#define MASK_PUB_APB_PUB_DFS_HW_F1_RATIO_D2                                                                   0xf0
#define MASK_PUB_APB_PUB_DFS_HW_F0_RATIO_D2                                                                   0xf
#define MASK_PUB_APB_PUB_DFS_HW_F7_RATIO_MDLL                                                                 0xc0000000
#define MASK_PUB_APB_PUB_DFS_HW_F6_RATIO_MDLL                                                                 0x30000000
#define MASK_PUB_APB_PUB_DFS_HW_F5_RATIO_MDLL                                                                 0xc000000
#define MASK_PUB_APB_PUB_DFS_HW_F4_RATIO_MDLL                                                                 0x3000000
#define MASK_PUB_APB_PUB_DFS_HW_F3_RATIO_MDLL                                                                 0xc00000
#define MASK_PUB_APB_PUB_DFS_HW_F2_RATIO_MDLL                                                                 0x300000
#define MASK_PUB_APB_PUB_DFS_HW_F1_RATIO_MDLL                                                                 0xc0000
#define MASK_PUB_APB_PUB_DFS_HW_F0_RATIO_MDLL                                                                 0x30000
#define MASK_PUB_APB_PUB_DFS_HW_F7_CLK_MODE                                                                   0xc000
#define MASK_PUB_APB_PUB_DFS_HW_F6_CLK_MODE                                                                   0x3000
#define MASK_PUB_APB_PUB_DFS_HW_F5_CLK_MODE                                                                   0xc00
#define MASK_PUB_APB_PUB_DFS_HW_F4_CLK_MODE                                                                   0x300
#define MASK_PUB_APB_PUB_DFS_HW_F3_CLK_MODE                                                                   0xc0
#define MASK_PUB_APB_PUB_DFS_HW_F2_CLK_MODE                                                                   0x30
#define MASK_PUB_APB_PUB_DFS_HW_F1_CLK_MODE                                                                   0xc
#define MASK_PUB_APB_PUB_DFS_HW_F0_CLK_MODE                                                                   0x3
#define MASK_PUB_APB_PUB_DFS_HW_F1_DDL_ADJS                                                                   0x1ff0000
#define MASK_PUB_APB_PUB_DFS_HW_F0_DDL_ADJS                                                                   0x1ff
#define MASK_PUB_APB_PUB_DFS_HW_F3_DDL_ADJS                                                                   0x1ff0000
#define MASK_PUB_APB_PUB_DFS_HW_F2_DDL_ADJS                                                                   0x1ff
#define MASK_PUB_APB_PUB_DFS_HW_F5_DDL_ADJS                                                                   0x1ff0000
#define MASK_PUB_APB_PUB_DFS_HW_F4_DDL_ADJS                                                                   0x1ff
#define MASK_PUB_APB_PUB_DFS_HW_F7_DDL_ADJS                                                                   0x1ff0000
#define MASK_PUB_APB_PUB_DFS_HW_F6_DDL_ADJS                                                                   0x1ff
#define MASK_PUB_APB_DFS_VOTE_DEC_EN                                                                          0x80000000
#define MASK_PUB_APB_VOTE_HW_DFS_DEC_MASK_EN                                                                  0x40000000
#define MASK_PUB_APB_VOTE_HW_DFS_INC_MASK_EN                                                                  0x20000000
#define MASK_PUB_APB_DFS_INTERVAL_CNT                                                                         0x3fff8000
#define MASK_PUB_APB_VOTE_INTERVAL_CNT                                                                        0x7fff
#define MASK_PUB_APB_THRD_INC_F0                                                                              0xffffffff
#define MASK_PUB_APB_THRD_INC_F1                                                                              0xffffffff
#define MASK_PUB_APB_THRD_INC_F2                                                                              0xffffffff
#define MASK_PUB_APB_THRD_INC_F3                                                                              0xffffffff
#define MASK_PUB_APB_THRD_INC_F4                                                                              0xffffffff
#define MASK_PUB_APB_THRD_INC_F5                                                                              0xffffffff
#define MASK_PUB_APB_THRD_INC_F6                                                                              0xffffffff
#define MASK_PUB_APB_THRD_INC_F7                                                                              0xffffffff
#define MASK_PUB_APB_TEST_DSKPLL_BIST_CNT                                                                     0xffff
#define MASK_PUB_APB_DFS_COUNT_EN                                                                             0x200
#define MASK_PUB_APB_PUB_DFS_STA_EN                                                                           0x100
#define MASK_PUB_APB_DMC_ST_MON_SEL                                                                           0x6
#define MASK_PUB_APB_PUB_TOP_MON_EN                                                                           0x1
#define MASK_PUB_APB_DMC_ST_IDLE_CYCLE_CNT                                                                    0xffffffff
#define MASK_PUB_APB_DMC_ST_WRITE_CYCLE_CNT                                                                   0xffffffff
#define MASK_PUB_APB_DMC_ST_READ_CYCLE_CNT                                                                    0xffffffff
#define MASK_PUB_APB_DMC_ST_SREF_CYCLE_CNT                                                                    0xffffffff
#define MASK_PUB_APB_DMC_ST_LIGHT_CYCLE_CNT                                                                   0xffffffff
#define MASK_PUB_APB_DMC_ST_SREF_CNT                                                                          0xffff0000
#define MASK_PUB_APB_DMC_ST_LIGHT_CNT                                                                         0xffff
#define MASK_PUB_APB_DFS_F0_CYCLE_CNT                                                                         0xffffffff
#define MASK_PUB_APB_DFS_F1_CYCLE_CNT                                                                         0xffffffff
#define MASK_PUB_APB_DFS_F2_CYCLE_CNT                                                                         0xffffffff
#define MASK_PUB_APB_DFS_F3_CYCLE_CNT                                                                         0xffffffff
#define MASK_PUB_APB_DFS_F4_CYCLE_CNT                                                                         0xffffffff
#define MASK_PUB_APB_DFS_F5_CYCLE_CNT                                                                         0xffffffff
#define MASK_PUB_APB_DFS_F6_CYCLE_CNT                                                                         0xffffffff
#define MASK_PUB_APB_DFS_F7_CYCLE_CNT                                                                         0xffffffff
#define MASK_PUB_APB_DFS_COUNT                                                                                0x3ff
#define MASK_PUB_APB_DPU_BV_EN                                                                                0x80000000
#define MASK_PUB_APB_DPU_FV_EN                                                                                0x40000000
#define MASK_PUB_APB_HW_VOTE_DPU_FLAG_EN                                                                      0x20000000
#define MASK_PUB_APB_BFV_VOTE_DPU_SW                                                                          0x2000000
#define MASK_PUB_APB_VOTE_DPU_ACK                                                                             0x800000
#define MASK_PUB_APB_VOTE_DPU_HW_ACK                                                                          0x400000
#define MASK_PUB_APB_FREQ_VOTE_DPU                                                                            0x70000
#define MASK_PUB_APB_DCAM_BV_EN                                                                               0x80000000
#define MASK_PUB_APB_DCAM_FV_EN                                                                               0x40000000
#define MASK_PUB_APB_HW_VOTE_DCAM_FLAG_EN                                                                     0x20000000
#define MASK_PUB_APB_BFV_VOTE_DCAM_SW                                                                         0x2000000
#define MASK_PUB_APB_VOTE_DCAM_ACK                                                                            0x800000
#define MASK_PUB_APB_VOTE_DCAM_HW_ACK                                                                         0x400000
#define MASK_PUB_APB_FREQ_VOTE_DCAM                                                                           0x70000
#define MASK_PUB_APB_PUBCP_BV_EN                                                                              0x80000000
#define MASK_PUB_APB_PUBCP_FV_EN                                                                              0x40000000
#define MASK_PUB_APB_BW_VOTE_PUBCP_FLAG                                                                       0x2000000
#define MASK_PUB_APB_FREQ_VOTE_PUBCP_FLAG                                                                     0x1000000
#define MASK_PUB_APB_VOTE_PUBCP_ACK                                                                           0x800000
#define MASK_PUB_APB_FREQ_VOTE_PUBCP                                                                          0x70000
#define MASK_PUB_APB_WTLCP_BV_EN                                                                              0x80000000
#define MASK_PUB_APB_WTLCP_FV_EN                                                                              0x40000000
#define MASK_PUB_APB_BW_VOTE_WTLCP_FLAG                                                                       0x2000000
#define MASK_PUB_APB_FREQ_VOTE_WTLCP_FLAG                                                                     0x1000000
#define MASK_PUB_APB_VOTE_WTLCP_ACK                                                                           0x800000
#define MASK_PUB_APB_FREQ_VOTE_WTLCP                                                                          0x70000
#define MASK_PUB_APB_WTLCP1_BV_EN                                                                             0x80000000
#define MASK_PUB_APB_WTLCP1_FV_EN                                                                             0x40000000
#define MASK_PUB_APB_BW_VOTE_WTLCP1_FLAG                                                                      0x2000000
#define MASK_PUB_APB_FREQ_VOTE_WTLCP1_FLAG                                                                    0x1000000
#define MASK_PUB_APB_VOTE_WTLCP1_ACK                                                                          0x800000
#define MASK_PUB_APB_FREQ_VOTE_WTLCP1                                                                         0x70000
#define MASK_PUB_APB_AGCP_BV_EN                                                                               0x80000000
#define MASK_PUB_APB_AGCP_FV_EN                                                                               0x40000000
#define MASK_PUB_APB_BW_VOTE_AGCP_FLAG                                                                        0x2000000
#define MASK_PUB_APB_FREQ_VOTE_AGCP_FLAG                                                                      0x1000000
#define MASK_PUB_APB_VOTE_AGCP_ACK                                                                            0x800000
#define MASK_PUB_APB_FREQ_VOTE_AGCP                                                                           0x70000
#define MASK_PUB_APB_SW_BV_EN                                                                                 0x80000000
#define MASK_PUB_APB_SW_FV_EN                                                                                 0x40000000
#define MASK_PUB_APB_BW_VOTE_SW_FLAG                                                                          0x2000000
#define MASK_PUB_APB_FREQ_VOTE_SW_FLAG                                                                        0x1000000
#define MASK_PUB_APB_VOTE_SW_ACK                                                                              0x800000
#define MASK_PUB_APB_FREQ_VOTE_SW                                                                             0x70000
#define MASK_PUB_APB_BW_VOTE_DPU                                                                              0xffffffff
#define MASK_PUB_APB_BW_VOTE_DCAM                                                                             0xffffffff
#define MASK_PUB_APB_BW_VOTE_PUBCP                                                                            0xffffffff
#define MASK_PUB_APB_BW_VOTE_WTLCP                                                                            0xffffffff
#define MASK_PUB_APB_BW_VOTE_WTLCP1                                                                           0xffffffff
#define MASK_PUB_APB_BW_VOTE_AGCP                                                                             0xffffffff
#define MASK_PUB_APB_BW_VOTE_SW                                                                               0xffffffff
#define MASK_PUB_APB_DFS_GFREE_HW_BYPASS_EN                                                                   0x1000000
#define MASK_PUB_APB_DFS_GFREE_SW_OPEN_DELAY                                                                  0x7fc00
#define MASK_PUB_APB_DFS_GFREE_SW_CLOSE_DELAY                                                                 0x3fe
#define MASK_PUB_APB_DFS_GFREE_SW_BYPASS                                                                      0x1
#define MASK_PUB_APB_PUB_DFS_SW_SWITCH_PERIOD_APPEND                                                          0xf
#define MASK_PUB_APB_AWURGENT_DBG_AI                                                                          0x30000000
#define MASK_PUB_APB_AWURGENT_DBG_IPA2                                                                        0xc000000
#define MASK_PUB_APB_AWURGENT_DBG_AGCP                                                                        0x3000000
#define MASK_PUB_APB_AWURGENT_DBG_PUBCP                                                                       0xc00000
#define MASK_PUB_APB_AWURGENT_DBG_WTLCP                                                                       0x300000
#define MASK_PUB_APB_AWURGENT_DBG_IPA1                                                                        0xc0000
#define MASK_PUB_APB_AWURGENT_DBG_ESE                                                                         0x30000
#define MASK_PUB_APB_AWURGENT_DBG_AON                                                                         0xc000
#define MASK_PUB_APB_AWURGENT_DBG_AP                                                                          0x3000
#define MASK_PUB_APB_AWURGENT_DBG_VDSP                                                                        0xc00
#define MASK_PUB_APB_AWURGENT_DBG_MM_ISP                                                                      0x300
#define MASK_PUB_APB_AWURGENT_DBG_ISP_RAW                                                                     0xc0
#define MASK_PUB_APB_AWURGENT_DBG_DPU                                                                         0x30
#define MASK_PUB_APB_AWURGENT_DBG_GPU                                                                         0xc
#define MASK_PUB_APB_AWURGENT_DBG_CPU                                                                         0x3
#define MASK_PUB_APB_ARURGENT_DBG_AI                                                                          0x30000000
#define MASK_PUB_APB_ARURGENT_DBG_IPA2                                                                        0xc000000
#define MASK_PUB_APB_ARURGENT_DBG_AGCP                                                                        0x3000000
#define MASK_PUB_APB_ARURGENT_DBG_PUBCP                                                                       0xc00000
#define MASK_PUB_APB_ARURGENT_DBG_WTLCP                                                                       0x300000
#define MASK_PUB_APB_ARURGENT_DBG_IPA1                                                                        0xc0000
#define MASK_PUB_APB_ARURGENT_DBG_ESE                                                                         0x30000
#define MASK_PUB_APB_ARURGENT_DBG_AON                                                                         0xc000
#define MASK_PUB_APB_ARURGENT_DBG_AP                                                                          0x3000
#define MASK_PUB_APB_ARURGENT_DBG_VDSP                                                                        0xc00
#define MASK_PUB_APB_ARURGENT_DBG_MM_ISP                                                                      0x300
#define MASK_PUB_APB_ARURGENT_DBG_ISP_RAW                                                                     0xc0
#define MASK_PUB_APB_ARURGENT_DBG_DPU                                                                         0x30
#define MASK_PUB_APB_ARURGENT_DBG_GPU                                                                         0xc
#define MASK_PUB_APB_ARURGENT_DBG_CPU                                                                         0x3
#define MASK_PUB_APB_SRE_FLAG_DBG                                                                             0x2
#define MASK_PUB_APB_SRE_REQ_DBG                                                                              0x1
#define MASK_PUB_APB_PUB0_DUMMY_REG0                                                                          0xffffffff
#define MASK_PUB_APB_PUB0_DUMMY_REG1                                                                          0xffffffff
#define MASK_PUB_QOSC_AHB_QOS_CTRL_ENABLE                                                                     0x1
#define MASK_PUB_QOSC_AHB_QOS_URGENT_COUNT_RESET                                                              0x2
#define MASK_PUB_QOSC_AHB_QOS_CTRL_RESET                                                                      0x1
#define MASK_PUB_QOSC_AHB_QOSC_CFG_CLK_AUTO_GATE_EN                                                           0x200
#define MASK_PUB_QOSC_AHB_QOSC_CFG_CLK_EB                                                                     0x100
#define MASK_PUB_QOSC_AHB_QOSC_CLK_TICK_ENABLE                                                                0x10
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMIT_AUTO_GATE_EN                                                          0x2
#define MASK_PUB_QOSC_AHB_QOSC_PORT_CLK_AUTO_GATE_EN                                                          0x1
#define MASK_PUB_QOSC_AHB_QOSC_PORT_ENABLE                                                                    0xff
#define MASK_PUB_QOSC_AHB_QOSC_SV_COUNTER_EN_RD                                                               0xff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_COUNTER_EN_WR                                                               0xff
#define MASK_PUB_QOSC_AHB_QOSC_ARURGENT_EN                                                                    0xff0000
#define MASK_PUB_QOSC_AHB_QOSC_AWURGENT_EN                                                                    0xff
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_EN_RD                                                               0xff0000
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_EN_WR                                                               0xff
#define MASK_PUB_QOSC_AHB_QOSC_NO_SV_BW_SLICE_BYPASS                                                          0x10000000
#define MASK_PUB_QOSC_AHB_QOSC_DFS_FREQ                                                                       0x7000000
#define MASK_PUB_QOSC_AHB_QOSC_DFS_PAUSE_ENABLE                                                               0x200000
#define MASK_PUB_QOSC_AHB_QOSC_MODE                                                                           0x100000
#define MASK_PUB_QOSC_AHB_QOSC_UG_ULTRA_OSTD_ENABLE                                                           0x20000
#define MASK_PUB_QOSC_AHB_QOSC_UG_HIGH_OSTD_ENABLE                                                            0x10000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_NORM_BYPASS                                                                0xff
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_WR_CH0                                                      0x3ff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH0                                                       0x3ff
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_WR_CH1                                                      0x3ff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH1                                                       0x3ff
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_WR_CH2                                                      0x3ff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH2                                                       0x3ff
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_WR_CH3                                                      0x3ff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH3                                                       0x3ff
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_WR_CH4                                                      0x3ff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH4                                                       0x3ff
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_WR_CH5                                                      0x3ff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH5                                                       0x3ff
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_WR_CH6                                                      0x3ff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH6                                                       0x3ff
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_WR_CH7                                                      0x3ff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH7                                                       0x3ff
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_RD_CH0                                                      0x3ff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH0                                                       0x3ff
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_RD_CH1                                                      0x3ff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH1                                                       0x3ff
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_RD_CH2                                                      0x3ff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH2                                                       0x3ff
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_RD_CH3                                                      0x3ff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH3                                                       0x3ff
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_RD_CH4                                                      0x3ff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH4                                                       0x3ff
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_RD_CH5                                                      0x3ff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH5                                                       0x3ff
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_RD_CH6                                                      0x3ff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH6                                                       0x3ff
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_RD_CH7                                                      0x3ff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH7                                                       0x3ff
#define MASK_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH0                                                            0x3f
#define MASK_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH1                                                            0x3f
#define MASK_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH2                                                            0x3f
#define MASK_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH3                                                            0x3f
#define MASK_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH4                                                            0x3f
#define MASK_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH5                                                            0x3f
#define MASK_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH6                                                            0x3f
#define MASK_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH7                                                            0x3f
#define MASK_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW_CH7                                                           0x70000000
#define MASK_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW_CH6                                                           0x7000000
#define MASK_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW_CH5                                                           0x700000
#define MASK_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW_CH4                                                           0x70000
#define MASK_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW_CH3                                                           0x7000
#define MASK_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW_CH2                                                           0x700
#define MASK_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW_CH1                                                           0x70
#define MASK_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW_CH0                                                           0x7
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_RD_CH0                                                          0xff0000
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_WR_CH0                                                          0xff
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_RD_CH1                                                          0xff0000
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_WR_CH1                                                          0xff
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_RD_CH2                                                          0xff0000
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_WR_CH2                                                          0xff
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_RD_CH3                                                          0xff0000
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_WR_CH3                                                          0xff
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_RD_CH4                                                          0xff0000
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_WR_CH4                                                          0xff
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_RD_CH5                                                          0xff0000
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_WR_CH5                                                          0xff
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_RD_CH6                                                          0xff0000
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_WR_CH6                                                          0xff
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_RD_CH7                                                          0xff0000
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_WR_CH7                                                          0xff
#define MASK_PUB_QOSC_AHB_QOSC_FORCE_URGENT_HIGH_EN_RD                                                        0xff0000
#define MASK_PUB_QOSC_AHB_QOSC_FORCE_URGENT_HIGH_EN_WR                                                        0xff
#define MASK_PUB_QOSC_AHB_QOSC_FORCE_URGENT_ULTRA_EN_RD                                                       0xff0000
#define MASK_PUB_QOSC_AHB_QOSC_FORCE_URGENT_ULTRA_EN_WR                                                       0xff
#define MASK_PUB_QOSC_AHB_QOSC_LATMON_ARURGENT_EN                                                             0xff0000
#define MASK_PUB_QOSC_AHB_QOSC_LATMON_AWURGENT_EN                                                             0xff
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_RD_CH0                                                         0xf0000000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_WR_CH0                                                         0xf000000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_RD_CH0                                                          0xf00000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_WR_CH0                                                          0xf0000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_RD_CH0                                                          0xf000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_WR_CH0                                                          0xf00
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_RD_CH0                                                           0xf0
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_WR_CH0                                                           0xf
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_RD_CH1                                                         0xf0000000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_WR_CH1                                                         0xf000000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_RD_CH1                                                          0xf00000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_WR_CH1                                                          0xf0000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_RD_CH1                                                          0xf000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_WR_CH1                                                          0xf00
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_RD_CH1                                                           0xf0
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_WR_CH1                                                           0xf
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_RD_CH2                                                         0xf0000000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_WR_CH2                                                         0xf000000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_RD_CH2                                                          0xf00000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_WR_CH2                                                          0xf0000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_RD_CH2                                                          0xf000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_WR_CH2                                                          0xf00
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_RD_CH2                                                           0xf0
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_WR_CH2                                                           0xf
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_RD_CH3                                                         0xf0000000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_WR_CH3                                                         0xf000000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_RD_CH3                                                          0xf00000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_WR_CH3                                                          0xf0000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_RD_CH3                                                          0xf000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_WR_CH3                                                          0xf00
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_RD_CH3                                                           0xf0
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_WR_CH3                                                           0xf
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_RD_CH4                                                         0xf0000000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_WR_CH4                                                         0xf000000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_RD_CH4                                                          0xf00000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_WR_CH4                                                          0xf0000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_RD_CH4                                                          0xf000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_WR_CH4                                                          0xf00
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_RD_CH4                                                           0xf0
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_WR_CH4                                                           0xf
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_RD_CH5                                                         0xf0000000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_WR_CH5                                                         0xf000000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_RD_CH5                                                          0xf00000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_WR_CH5                                                          0xf0000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_RD_CH5                                                          0xf000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_WR_CH5                                                          0xf00
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_RD_CH5                                                           0xf0
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_WR_CH5                                                           0xf
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_RD_CH6                                                         0xf0000000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_WR_CH6                                                         0xf000000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_RD_CH6                                                          0xf00000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_WR_CH6                                                          0xf0000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_RD_CH6                                                          0xf000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_WR_CH6                                                          0xf00
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_RD_CH6                                                           0xf0
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_WR_CH6                                                           0xf
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_RD_CH7                                                         0xf0000000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_WR_CH7                                                         0xf000000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_RD_CH7                                                          0xf00000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_WR_CH7                                                          0xf0000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_RD_CH7                                                          0xf000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_WR_CH7                                                          0xf00
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_RD_CH7                                                           0xf0
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_WR_CH7                                                           0xf
#define MASK_PUB_QOSC_AHB_QOSC_STATUS0                                                                        0xffffffff
#define MASK_PUB_QOSC_AHB_QOSC_STATUS1                                                                        0xffffffff
#define MASK_PUB_QOSC_AHB_QOSC_STATUS2                                                                        0xffffffff
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_RD_CH0                                                           0xff000000
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_COUNT_RD_CH0                                                            0xff0000
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_WR_CH0                                                           0xff00
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_COUNT_WR_CH0                                                            0xff
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_RD_CH1                                                           0xff000000
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_COUNT_RD_CH1                                                            0xff0000
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_WR_CH1                                                           0xff00
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_COUNT_WR_CH1                                                            0xff
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_RD_CH2                                                           0xff000000
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_COUNT_RD_CH2                                                            0xff0000
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_WR_CH2                                                           0xff00
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_COUNT_WR_CH2                                                            0xff
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_RD_CH3                                                           0xff000000
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_COUNT_RD_CH3                                                            0xff0000
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_WR_CH3                                                           0xff00
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_COUNT_WR_CH3                                                            0xff
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_RD_CH4                                                           0xff000000
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_COUNT_RD_CH4                                                            0xff0000
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_WR_CH4                                                           0xff00
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_COUNT_WR_CH4                                                            0xff
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_RD_CH5                                                           0xff000000
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_COUNT_RD_CH5                                                            0xff0000
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_WR_CH5                                                           0xff00
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_COUNT_WR_CH5                                                            0xff
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_RD_CH6                                                           0xff000000
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_COUNT_RD_CH6                                                            0xff0000
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_WR_CH6                                                           0xff00
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_COUNT_WR_CH6                                                            0xff
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_RD_CH7                                                           0xff000000
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_COUNT_RD_CH7                                                            0xff0000
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_WR_CH7                                                           0xff00
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_COUNT_WR_CH7                                                            0xff
#define MASK_PUB_QOSC_AHB_QOS_DBG_MON_SEL                                                                     0xf0
#define MASK_PUB_QOSC_AHB_QOS_DBG_MON_EB                                                                      0x2
#define MASK_PUB_QOSC_AHB_QOS_DBG_MON_START                                                                   0x1
#define MASK_PUB_QOSC_AHB_QOSC_MON_STATUS                                                                     0xffffffff
#define MASK_PUB_QOSC_AHB_QOSC_MON_OVERFLOW_CNT                                                               0x1f
#define MASK_PUB_QOSC_AHB_M1_QOS_CTRL_ENABLE                                                                  0x1
#define MASK_PUB_QOSC_AHB_M1_QOS_CTRL_RESET                                                                   0x1
#define MASK_PUB_QOSC_AHB_M1_QOSC_CFG_CLK_EB                                                                  0x100
#define MASK_PUB_QOSC_AHB_M1_QOSC_CLK_TICK_ENABLE                                                             0x30
#define MASK_PUB_QOSC_AHB_M1_QOSC_BW_LIMIT_AUTO_GATE_EN                                                       0x2
#define MASK_PUB_QOSC_AHB_M1_QOSC_PORT_CLK_AUTO_GATE_EN                                                       0x1
#define MASK_PUB_QOSC_AHB_M1_QOSC_PORT_ENABLE                                                                 0x3
#define MASK_PUB_QOSC_AHB_M1_QOSC_SV_COUNTER_EN_RD                                                            0x30000
#define MASK_PUB_QOSC_AHB_M1_QOSC_SV_COUNTER_EN_WR                                                            0x3
#define MASK_PUB_QOSC_AHB_M1_QOSC_ARURGENT_EN                                                                 0x30000
#define MASK_PUB_QOSC_AHB_M1_QOSC_AWURGENT_EN                                                                 0x3
#define MASK_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_EN_RD                                                            0x30000
#define MASK_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_EN_WR                                                            0x3
#define MASK_PUB_QOSC_AHB_M1_QOSC_NO_SV_BW_SLICE_BYPASS                                                       0x10000000
#define MASK_PUB_QOSC_AHB_M1_QOSC_DFS_PAUSE_ENABLE                                                            0x200000
#define MASK_PUB_QOSC_AHB_M1_QOSC_MODE                                                                        0x100000
#define MASK_PUB_QOSC_AHB_M1_QOSC_UG_ULTRA_OSTD_ENABLE                                                        0x20000
#define MASK_PUB_QOSC_AHB_M1_QOSC_UG_HIGH_OSTD_ENABLE                                                         0x10000
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_NORM_BYPASS                                                             0x3
#define MASK_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_ULTRA_WR_CH0                                                   0x3ff0000
#define MASK_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_HIGH_WR_CH0                                                    0x3ff
#define MASK_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_ULTRA_WR_CH1                                                   0x3ff0000
#define MASK_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_HIGH_WR_CH1                                                    0x3ff
#define MASK_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_ULTRA_RD_CH0                                                   0x3ff0000
#define MASK_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_HIGH_RD_CH0                                                    0x3ff
#define MASK_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_ULTRA_RD_CH1                                                   0x3ff0000
#define MASK_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_HIGH_RD_CH1                                                    0x3ff
#define MASK_PUB_QOSC_AHB_M1_QOSC_SV_COUNT_OFFSET_CH0                                                         0x3f
#define MASK_PUB_QOSC_AHB_M1_QOSC_SV_COUNT_OFFSET_CH1                                                         0x3f
#define MASK_PUB_QOSC_AHB_M1_QOSC_BW_TIMING_WINDOW_CH1                                                        0x70
#define MASK_PUB_QOSC_AHB_M1_QOSC_BW_TIMING_WINDOW_CH0                                                        0x7
#define MASK_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_MAX_RD_CH0                                                       0xff0000
#define MASK_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_MAX_WR_CH0                                                       0xff
#define MASK_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_MAX_RD_CH1                                                       0xff0000
#define MASK_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_MAX_WR_CH1                                                       0xff
#define MASK_PUB_QOSC_AHB_M1_QOSC_FORCE_URGENT_HIGH_EN_RD                                                     0x30000
#define MASK_PUB_QOSC_AHB_M1_QOSC_FORCE_URGENT_HIGH_EN_WR                                                     0x3
#define MASK_PUB_QOSC_AHB_M1_QOSC_FORCE_URGENT_ULTRA_EN_RD                                                    0x30000
#define MASK_PUB_QOSC_AHB_M1_QOSC_FORCE_URGENT_ULTRA_EN_WR                                                    0x3
#define MASK_PUB_QOSC_AHB_M1_QOSC_LATMON_ARURGENT_EN                                                          0x30000
#define MASK_PUB_QOSC_AHB_M1_QOSC_LATMON_AWURGENT_EN                                                          0x3
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_ULTRA_RD_CH0                                                      0xf0000000
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_ULTRA_WR_CH0                                                      0xf000000
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_HIGH_RD_CH0                                                       0xf00000
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_HIGH_WR_CH0                                                       0xf0000
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_NORM_RD_CH0                                                       0xf000
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_NORM_WR_CH0                                                       0xf00
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_LOW_RD_CH0                                                        0xf0
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_LOW_WR_CH0                                                        0xf
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_ULTRA_RD_CH1                                                      0xf0000000
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_ULTRA_WR_CH1                                                      0xf000000
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_HIGH_RD_CH1                                                       0xf00000
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_HIGH_WR_CH1                                                       0xf0000
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_NORM_RD_CH1                                                       0xf000
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_NORM_WR_CH1                                                       0xf00
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_LOW_RD_CH1                                                        0xf0
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_LOW_WR_CH1                                                        0xf
#define MASK_PUB_QOSC_AHB_M1_QOSC_STATUS0                                                                     0xffffffff
#define MASK_PUB_QOSC_AHB_M1_QOSC_STATUS1                                                                     0xffffffff
#define MASK_PUB_QOSC_AHB_M1_QOSC_STATUS2                                                                     0xffffffff
#define MASK_PUB_QOSC_AHB_M1_URGENT_ULTRA_COUNT_RD_CH0                                                        0xff000000
#define MASK_PUB_QOSC_AHB_M1_URGENT_HIGH_COUNT_RD_CH0                                                         0xff0000
#define MASK_PUB_QOSC_AHB_M1_URGENT_ULTRA_COUNT_WR_CH0                                                        0xff00
#define MASK_PUB_QOSC_AHB_M1_URGENT_HIGH_COUNT_WR_CH0                                                         0xff
#define MASK_PUB_QOSC_AHB_M1_URGENT_ULTRA_COUNT_RD_CH1                                                        0xff000000
#define MASK_PUB_QOSC_AHB_M1_URGENT_HIGH_COUNT_RD_CH1                                                         0xff0000
#define MASK_PUB_QOSC_AHB_M1_URGENT_ULTRA_COUNT_WR_CH1                                                        0xff00
#define MASK_PUB_QOSC_AHB_M1_URGENT_HIGH_COUNT_WR_CH1                                                         0xff
#define MASK_PUB_QOSC_AHB_M2_QOS_CTRL_ENABLE                                                                  0x1
#define MASK_PUB_QOSC_AHB_M2_QOS_CTRL_RESET                                                                   0x1
#define MASK_PUB_QOSC_AHB_M2_QOSC_CFG_CLK_EB                                                                  0x100
#define MASK_PUB_QOSC_AHB_M2_QOSC_CLK_TICK_ENABLE                                                             0x30
#define MASK_PUB_QOSC_AHB_M2_QOSC_BW_LIMIT_AUTO_GATE_EN                                                       0x2
#define MASK_PUB_QOSC_AHB_M2_QOSC_PORT_CLK_AUTO_GATE_EN                                                       0x1
#define MASK_PUB_QOSC_AHB_M2_QOSC_PORT_ENABLE                                                                 0x3
#define MASK_PUB_QOSC_AHB_M2_QOSC_SV_COUNTER_EN_RD                                                            0x30000
#define MASK_PUB_QOSC_AHB_M2_QOSC_SV_COUNTER_EN_WR                                                            0x3
#define MASK_PUB_QOSC_AHB_M2_QOSC_ARURGENT_EN                                                                 0x30000
#define MASK_PUB_QOSC_AHB_M2_QOSC_AWURGENT_EN                                                                 0x3
#define MASK_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_EN_RD                                                            0x30000
#define MASK_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_EN_WR                                                            0x3
#define MASK_PUB_QOSC_AHB_M2_QOSC_NO_SV_BW_SLICE_BYPASS                                                       0x10000000
#define MASK_PUB_QOSC_AHB_M2_QOSC_DFS_PAUSE_ENABLE                                                            0x200000
#define MASK_PUB_QOSC_AHB_M2_QOSC_MODE                                                                        0x100000
#define MASK_PUB_QOSC_AHB_M2_QOSC_UG_ULTRA_OSTD_ENABLE                                                        0x20000
#define MASK_PUB_QOSC_AHB_M2_QOSC_UG_HIGH_OSTD_ENABLE                                                         0x10000
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_NORM_BYPASS                                                             0x3
#define MASK_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_ULTRA_WR_CH0                                                   0x3ff0000
#define MASK_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_WR_CH0                                                    0x3ff
#define MASK_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_ULTRA_WR_CH1                                                   0x3ff0000
#define MASK_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_WR_CH1                                                    0x3ff
#define MASK_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_ULTRA_RD_CH0                                                   0x3ff0000
#define MASK_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_RD_CH0                                                    0x3ff
#define MASK_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_ULTRA_RD_CH1                                                   0x3ff0000
#define MASK_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_RD_CH1                                                    0x3ff
#define MASK_PUB_QOSC_AHB_M2_QOSC_SV_COUNT_OFFSET_CH0                                                         0x3f
#define MASK_PUB_QOSC_AHB_M2_QOSC_SV_COUNT_OFFSET_CH1                                                         0x3f
#define MASK_PUB_QOSC_AHB_M2_QOSC_BW_TIMING_WINDOW_CH1                                                        0x70
#define MASK_PUB_QOSC_AHB_M2_QOSC_BW_TIMING_WINDOW_CH0                                                        0x7
#define MASK_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_MAX_RD_CH0                                                       0xff0000
#define MASK_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_MAX_WR_CH0                                                       0xff
#define MASK_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_MAX_RD_CH1                                                       0xff0000
#define MASK_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_MAX_WR_CH1                                                       0xff
#define MASK_PUB_QOSC_AHB_M2_QOSC_FORCE_URGENT_HIGH_EN_RD                                                     0x30000
#define MASK_PUB_QOSC_AHB_M2_QOSC_FORCE_URGENT_HIGH_EN_WR                                                     0x3
#define MASK_PUB_QOSC_AHB_M2_QOSC_FORCE_URGENT_ULTRA_EN_RD                                                    0x30000
#define MASK_PUB_QOSC_AHB_M2_QOSC_FORCE_URGENT_ULTRA_EN_WR                                                    0x3
#define MASK_PUB_QOSC_AHB_M2_QOSC_LATMON_ARURGENT_EN                                                          0x30000
#define MASK_PUB_QOSC_AHB_M2_QOSC_LATMON_AWURGENT_EN                                                          0x3
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_ULTRA_RD_CH0                                                      0xf0000000
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_ULTRA_WR_CH0                                                      0xf000000
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_HIGH_RD_CH0                                                       0xf00000
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_HIGH_WR_CH0                                                       0xf0000
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_NORM_RD_CH0                                                       0xf000
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_NORM_WR_CH0                                                       0xf00
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_LOW_RD_CH0                                                        0xf0
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_LOW_WR_CH0                                                        0xf
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_ULTRA_RD_CH1                                                      0xf0000000
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_ULTRA_WR_CH1                                                      0xf000000
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_HIGH_RD_CH1                                                       0xf00000
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_HIGH_WR_CH1                                                       0xf0000
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_NORM_RD_CH1                                                       0xf000
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_NORM_WR_CH1                                                       0xf00
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_LOW_RD_CH1                                                        0xf0
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_LOW_WR_CH1                                                        0xf
#define MASK_PUB_QOSC_AHB_M2_QOSC_STATUS0                                                                     0xffffffff
#define MASK_PUB_QOSC_AHB_M2_QOSC_STATUS1                                                                     0xffffffff
#define MASK_PUB_QOSC_AHB_M2_QOSC_STATUS2                                                                     0xffffffff
#define MASK_PUB_QOSC_AHB_M2_URGENT_ULTRA_COUNT_RD_CH0                                                        0xff000000
#define MASK_PUB_QOSC_AHB_M2_URGENT_HIGH_COUNT_RD_CH0                                                         0xff0000
#define MASK_PUB_QOSC_AHB_M2_URGENT_ULTRA_COUNT_WR_CH0                                                        0xff00
#define MASK_PUB_QOSC_AHB_M2_URGENT_HIGH_COUNT_WR_CH0                                                         0xff
#define MASK_PUB_QOSC_AHB_M2_URGENT_ULTRA_COUNT_RD_CH1                                                        0xff000000
#define MASK_PUB_QOSC_AHB_M2_URGENT_HIGH_COUNT_RD_CH1                                                         0xff0000
#define MASK_PUB_QOSC_AHB_M2_URGENT_ULTRA_COUNT_WR_CH1                                                        0xff00
#define MASK_PUB_QOSC_AHB_M2_URGENT_HIGH_COUNT_WR_CH1                                                         0xff
#define MASK_PUB_QOSC_AHB_LATMON_SW_TIMER_EN                                                                  0xf000000
#define MASK_PUB_QOSC_AHB_LATMON_TIMER_SEL                                                                    0xf00000
#define MASK_PUB_QOSC_AHB_LATMON2_SEL                                                                         0x10000
#define MASK_PUB_QOSC_AHB_LATMON_AUTO_GATE_EN                                                                 0xf00
#define MASK_PUB_QOSC_AHB_LATMON_CLK_TICK_ENABLE                                                              0xf0
#define MASK_PUB_QOSC_AHB_LATMON_ENABLE                                                                       0xf
#define MASK_PUB_QOSC_AHB_LATMON_COUNT_RESET                                                                  0xf00
#define MASK_PUB_QOSC_AHB_LATMON_RESET                                                                        0xf
#define MASK_PUB_QOSC_AHB_TAR_LAT_OFFSET_RD_LM0                                                               0xff0000
#define MASK_PUB_QOSC_AHB_TAR_LAT_OFFSET_WR_LM0                                                               0xff
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_RATIO_RD_LM0                                                           0x3000
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_RATIO_WR_LM0                                                           0x300
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_RATIO_RD_LM0                                                            0x30
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_RATIO_WR_LM0                                                            0x3
#define MASK_PUB_QOSC_AHB_LATMON_INIT_URGENT_DEB_LM0                                                          0x70000000
#define MASK_PUB_QOSC_AHB_TIMER_LAT_SUB_SEL_LM0                                                               0xc000000
#define MASK_PUB_QOSC_AHB_TIMER_LAT_SUB_VALUE_LM0                                                             0xfff000
#define MASK_PUB_QOSC_AHB_LAT_SUB_ALL_RATIO_LM0                                                               0x300
#define MASK_PUB_QOSC_AHB_TIMER_LAT_SUB_PERIOD_LM0                                                            0xf
#define MASK_PUB_QOSC_AHB_LATMON_HW_DFS_TRIGGER_SEL_LM3                                                       0x7000000
#define MASK_PUB_QOSC_AHB_LATMON_HW_DFS_TRIGGER_SEL_LM2                                                       0x70000
#define MASK_PUB_QOSC_AHB_LATMON_HW_DFS_TRIGGER_SEL_LM1                                                       0x7000
#define MASK_PUB_QOSC_AHB_LATMON_HW_DFS_TRIGGER_SEL_LM0                                                       0x700
#define MASK_PUB_QOSC_AHB_LATMON_HW_DFS_TRIGGER_EN                                                            0xf
#define MASK_PUB_QOSC_AHB_TAR_LAT_OFFSET_RD_LM1                                                               0xff0000
#define MASK_PUB_QOSC_AHB_TAR_LAT_OFFSET_WR_LM1                                                               0xff
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_RATIO_RD_LM1                                                           0x3000
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_RATIO_WR_LM1                                                           0x300
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_RATIO_RD_LM1                                                            0x30
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_RATIO_WR_LM1                                                            0x3
#define MASK_PUB_QOSC_AHB_LATMON_INIT_URGENT_DEB_LM1                                                          0x70000000
#define MASK_PUB_QOSC_AHB_TIMER_LAT_SUB_SEL_LM1                                                               0xc000000
#define MASK_PUB_QOSC_AHB_TIMER_LAT_SUB_VALUE_LM1                                                             0xfff000
#define MASK_PUB_QOSC_AHB_LAT_SUB_ALL_RATIO_LM1                                                               0x300
#define MASK_PUB_QOSC_AHB_TIMER_LAT_SUB_PERIOD_LM1                                                            0xf
#define MASK_PUB_QOSC_AHB_TAR_LAT_OFFSET_RD_LM2                                                               0xff0000
#define MASK_PUB_QOSC_AHB_TAR_LAT_OFFSET_WR_LM2                                                               0xff
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_RATIO_RD_LM2                                                           0x3000
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_RATIO_WR_LM2                                                           0x300
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_RATIO_RD_LM2                                                            0x30
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_RATIO_WR_LM2                                                            0x3
#define MASK_PUB_QOSC_AHB_LATMON_INIT_URGENT_DEB_LM2                                                          0x70000000
#define MASK_PUB_QOSC_AHB_TIMER_LAT_SUB_SEL_LM2                                                               0xc000000
#define MASK_PUB_QOSC_AHB_TIMER_LAT_SUB_VALUE_LM2                                                             0xfff000
#define MASK_PUB_QOSC_AHB_LAT_SUB_ALL_RATIO_LM2                                                               0x300
#define MASK_PUB_QOSC_AHB_TIMER_LAT_SUB_PERIOD_LM2                                                            0xf
#define MASK_PUB_QOSC_AHB_TAR_LAT_OFFSET_RD_LM3                                                               0xff0000
#define MASK_PUB_QOSC_AHB_TAR_LAT_OFFSET_WR_LM3                                                               0xff
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_RATIO_RD_LM3                                                           0x3000
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_RATIO_WR_LM3                                                           0x300
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_RATIO_RD_LM3                                                            0x30
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_RATIO_WR_LM3                                                            0x3
#define MASK_PUB_QOSC_AHB_LATMON_INIT_URGENT_DEB_LM3                                                          0x70000000
#define MASK_PUB_QOSC_AHB_TIMER_LAT_SUB_SEL_LM3                                                               0xc000000
#define MASK_PUB_QOSC_AHB_TIMER_LAT_SUB_VALUE_LM3                                                             0xfff000
#define MASK_PUB_QOSC_AHB_LAT_SUB_ALL_RATIO_LM3                                                               0x300
#define MASK_PUB_QOSC_AHB_TIMER_LAT_SUB_PERIOD_LM3                                                            0xf
#define MASK_PUB_QOSC_AHB_LATENCY_ACTUAL_WR_LM0                                                               0xffffffff
#define MASK_PUB_QOSC_AHB_LATENCY_TARGET_WR_LM0                                                               0xffffffff
#define MASK_PUB_QOSC_AHB_LATENCY_ACTUAL_RD_LM0                                                               0xffffffff
#define MASK_PUB_QOSC_AHB_LATENCY_TARGET_RD_LM0                                                               0xffffffff
#define MASK_PUB_QOSC_AHB_LATENCY_ACTUAL_WR_LM1                                                               0xffffffff
#define MASK_PUB_QOSC_AHB_LATENCY_TARGET_WR_LM1                                                               0xffffffff
#define MASK_PUB_QOSC_AHB_LATENCY_ACTUAL_RD_LM1                                                               0xffffffff
#define MASK_PUB_QOSC_AHB_LATENCY_TARGET_RD_LM1                                                               0xffffffff
#define MASK_PUB_QOSC_AHB_LATENCY_ACTUAL_WR_LM2                                                               0xffffffff
#define MASK_PUB_QOSC_AHB_LATENCY_TARGET_WR_LM2                                                               0xffffffff
#define MASK_PUB_QOSC_AHB_LATENCY_ACTUAL_RD_LM2                                                               0xffffffff
#define MASK_PUB_QOSC_AHB_LATENCY_TARGET_RD_LM2                                                               0xffffffff
#define MASK_PUB_QOSC_AHB_LATENCY_ACTUAL_WR_LM3                                                               0xffffffff
#define MASK_PUB_QOSC_AHB_LATENCY_TARGET_WR_LM3                                                               0xffffffff
#define MASK_PUB_QOSC_AHB_LATENCY_ACTUAL_RD_LM3                                                               0xffffffff
#define MASK_PUB_QOSC_AHB_LATENCY_TARGET_RD_LM3                                                               0xffffffff
#define MASK_PUB_QOSC_AHB_LATMON3_UPDATE_FLAG_CLR                                                             0x800000
#define MASK_PUB_QOSC_AHB_LATMON2_UPDATE_FLAG_CLR                                                             0x400000
#define MASK_PUB_QOSC_AHB_LATMON1_UPDATE_FLAG_CLR                                                             0x200000
#define MASK_PUB_QOSC_AHB_LATMON0_UPDATE_FLAG_CLR                                                             0x100000
#define MASK_PUB_QOSC_AHB_LATMON3_UPDATE_FLAG                                                                 0x80000
#define MASK_PUB_QOSC_AHB_LATMON2_UPDATE_FLAG                                                                 0x40000
#define MASK_PUB_QOSC_AHB_LATMON1_UPDATE_FLAG                                                                 0x20000
#define MASK_PUB_QOSC_AHB_LATMON0_UPDATE_FLAG                                                                 0x10000
#define MASK_PUB_QOSC_AHB_LATMON_COUNTER_OV_ST                                                                0xffff
#define MASK_PUB_QOSC_AHB_BWMON_UPDATE_FLAG_DFS_CNT                                                           0x1f000000
#define MASK_PUB_QOSC_AHB_BWMON_VOTE_ENABLE                                                                   0x70000
#define MASK_PUB_QOSC_AHB_BWMON_F_UP_REQ_EN                                                                   0x7000
#define MASK_PUB_QOSC_AHB_BWMON_RBW_EN                                                                        0x700
#define MASK_PUB_QOSC_AHB_BWMON_WBW_EN                                                                        0x70
#define MASK_PUB_QOSC_AHB_BWMON_ENABLE                                                                        0x7
#define MASK_PUB_QOSC_AHB_BWMON0_UP_WBW_SET                                                                   0xffffffff
#define MASK_PUB_QOSC_AHB_BWMON0_UP_RBW_SET                                                                   0xffffffff
#define MASK_PUB_QOSC_AHB_BWMON1_UP_WBW_SET                                                                   0xffffffff
#define MASK_PUB_QOSC_AHB_BWMON1_UP_RBW_SET                                                                   0xffffffff
#define MASK_PUB_QOSC_AHB_BWMON2_UP_WBW_SET                                                                   0xffffffff
#define MASK_PUB_QOSC_AHB_BWMON2_UP_RBW_SET                                                                   0xffffffff
#define MASK_PUB_QOSC_AHB_BWMON2_UPDATE_FLAG_CLR                                                              0x400
#define MASK_PUB_QOSC_AHB_BWMON1_UPDATE_FLAG_CLR                                                              0x200
#define MASK_PUB_QOSC_AHB_BWMON0_UPDATE_FLAG_CLR                                                              0x100
#define MASK_PUB_QOSC_AHB_BWMON2_UPDATE_FLAG                                                                  0x4
#define MASK_PUB_QOSC_AHB_BWMON1_UPDATE_FLAG                                                                  0x2
#define MASK_PUB_QOSC_AHB_BWMON0_UPDATE_FLAG                                                                  0x1
#define MASK_PUB_QOSC_AHB_BWMON0_WBW_CNT                                                                      0xffffffff
#define MASK_PUB_QOSC_AHB_BWMON0_RBW_CNT                                                                      0xffffffff
#define MASK_PUB_QOSC_AHB_BWMON1_WBW_CNT                                                                      0xffffffff
#define MASK_PUB_QOSC_AHB_BWMON1_RBW_CNT                                                                      0xffffffff
#define MASK_PUB_QOSC_AHB_BWMON2_WBW_CNT                                                                      0xffffffff
#define MASK_PUB_QOSC_AHB_BWMON2_RBW_CNT                                                                      0xffffffff
#define MASK_PUB_QOSC_AHB_M3_QOS_CTRL_ENABLE                                                                  0x1
#define MASK_PUB_QOSC_AHB_M3_QOS_CTRL_RESET                                                                   0x1
#define MASK_PUB_QOSC_AHB_M3_QOSC_CFG_CLK_EB                                                                  0x100
#define MASK_PUB_QOSC_AHB_M3_QOSC_CLK_TICK_ENABLE                                                             0xf0
#define MASK_PUB_QOSC_AHB_M3_QOSC_BW_LIMIT_AUTO_GATE_EN                                                       0x2
#define MASK_PUB_QOSC_AHB_M3_QOSC_PORT_CLK_AUTO_GATE_EN                                                       0x1
#define MASK_PUB_QOSC_AHB_M3_QOSC_PORT_ENABLE                                                                 0xf
#define MASK_PUB_QOSC_AHB_M3_QOSC_SV_COUNTER_EN_RD                                                            0xf0000
#define MASK_PUB_QOSC_AHB_M3_QOSC_SV_COUNTER_EN_WR                                                            0xf
#define MASK_PUB_QOSC_AHB_M3_QOSC_ARURGENT_EN                                                                 0xf0000
#define MASK_PUB_QOSC_AHB_M3_QOSC_AWURGENT_EN                                                                 0xf
#define MASK_PUB_QOSC_AHB_M3_QOSC_BW_LIMITER_EN_RD                                                            0xf0000
#define MASK_PUB_QOSC_AHB_M3_QOSC_BW_LIMITER_EN_WR                                                            0xf
#define MASK_PUB_QOSC_AHB_M3_QOSC_NO_SV_BW_SLICE_BYPASS                                                       0x10000000
#define MASK_PUB_QOSC_AHB_M3_QOSC_DFS_PAUSE_ENABLE                                                            0x200000
#define MASK_PUB_QOSC_AHB_M3_QOSC_MODE                                                                        0x100000
#define MASK_PUB_QOSC_AHB_M3_QOSC_UG_ULTRA_OSTD_ENABLE                                                        0x20000
#define MASK_PUB_QOSC_AHB_M3_QOSC_UG_HIGH_OSTD_ENABLE                                                         0x10000
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_NORM_BYPASS                                                             0xf
#define MASK_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_ULTRA_WR_CH0                                                   0x3ff0000
#define MASK_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_HIGH_WR_CH0                                                    0x3ff
#define MASK_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_ULTRA_WR_CH1                                                   0x3ff0000
#define MASK_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_HIGH_WR_CH1                                                    0x3ff
#define MASK_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_ULTRA_WR_CH2                                                   0x3ff0000
#define MASK_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_HIGH_WR_CH2                                                    0x3ff
#define MASK_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_ULTRA_WR_CH3                                                   0x3ff0000
#define MASK_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_HIGH_WR_CH3                                                    0x3ff
#define MASK_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_ULTRA_RD_CH0                                                   0x3ff0000
#define MASK_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_HIGH_RD_CH0                                                    0x3ff
#define MASK_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_ULTRA_RD_CH1                                                   0x3ff0000
#define MASK_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_HIGH_RD_CH1                                                    0x3ff
#define MASK_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_ULTRA_RD_CH2                                                   0x3ff0000
#define MASK_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_HIGH_RD_CH2                                                    0x3ff
#define MASK_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_ULTRA_RD_CH3                                                   0x3ff0000
#define MASK_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_HIGH_RD_CH3                                                    0x3ff
#define MASK_PUB_QOSC_AHB_M3_QOSC_SV_COUNT_OFFSET_CH0                                                         0x3f
#define MASK_PUB_QOSC_AHB_M3_QOSC_SV_COUNT_OFFSET_CH1                                                         0x3f
#define MASK_PUB_QOSC_AHB_M3_QOSC_SV_COUNT_OFFSET_CH2                                                         0x3f
#define MASK_PUB_QOSC_AHB_M3_QOSC_SV_COUNT_OFFSET_CH3                                                         0x3f
#define MASK_PUB_QOSC_AHB_M3_QOSC_BW_TIMING_WINDOW_CH3                                                        0x7000
#define MASK_PUB_QOSC_AHB_M3_QOSC_BW_TIMING_WINDOW_CH2                                                        0x700
#define MASK_PUB_QOSC_AHB_M3_QOSC_BW_TIMING_WINDOW_CH1                                                        0x70
#define MASK_PUB_QOSC_AHB_M3_QOSC_BW_TIMING_WINDOW_CH0                                                        0x7
#define MASK_PUB_QOSC_AHB_M3_QOSC_BW_LIMITER_MAX_RD_CH0                                                       0xff0000
#define MASK_PUB_QOSC_AHB_M3_QOSC_BW_LIMITER_MAX_WR_CH0                                                       0xff
#define MASK_PUB_QOSC_AHB_M3_QOSC_BW_LIMITER_MAX_RD_CH1                                                       0xff0000
#define MASK_PUB_QOSC_AHB_M3_QOSC_BW_LIMITER_MAX_WR_CH1                                                       0xff
#define MASK_PUB_QOSC_AHB_M3_QOSC_BW_LIMITER_MAX_RD_CH2                                                       0xff0000
#define MASK_PUB_QOSC_AHB_M3_QOSC_BW_LIMITER_MAX_WR_CH2                                                       0xff
#define MASK_PUB_QOSC_AHB_M3_QOSC_BW_LIMITER_MAX_RD_CH3                                                       0xff0000
#define MASK_PUB_QOSC_AHB_M3_QOSC_BW_LIMITER_MAX_WR_CH3                                                       0xff
#define MASK_PUB_QOSC_AHB_M3_QOSC_FORCE_URGENT_HIGH_EN_RD                                                     0xf0000
#define MASK_PUB_QOSC_AHB_M3_QOSC_FORCE_URGENT_HIGH_EN_WR                                                     0xf
#define MASK_PUB_QOSC_AHB_M3_QOSC_FORCE_URGENT_ULTRA_EN_RD                                                    0xf0000
#define MASK_PUB_QOSC_AHB_M3_QOSC_FORCE_URGENT_ULTRA_EN_WR                                                    0xf
#define MASK_PUB_QOSC_AHB_M3_QOSC_LATMON_ARURGENT_EN                                                          0xf0000
#define MASK_PUB_QOSC_AHB_M3_QOSC_LATMON_AWURGENT_EN                                                          0xf
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_ULTRA_RD_CH0                                                      0xf0000000
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_ULTRA_WR_CH0                                                      0xf000000
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_HIGH_RD_CH0                                                       0xf00000
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_HIGH_WR_CH0                                                       0xf0000
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_NORM_RD_CH0                                                       0xf000
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_NORM_WR_CH0                                                       0xf00
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_LOW_RD_CH0                                                        0xf0
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_LOW_WR_CH0                                                        0xf
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_ULTRA_RD_CH1                                                      0xf0000000
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_ULTRA_WR_CH1                                                      0xf000000
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_HIGH_RD_CH1                                                       0xf00000
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_HIGH_WR_CH1                                                       0xf0000
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_NORM_RD_CH1                                                       0xf000
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_NORM_WR_CH1                                                       0xf00
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_LOW_RD_CH1                                                        0xf0
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_LOW_WR_CH1                                                        0xf
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_ULTRA_RD_CH2                                                      0xf0000000
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_ULTRA_WR_CH2                                                      0xf000000
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_HIGH_RD_CH2                                                       0xf00000
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_HIGH_WR_CH2                                                       0xf0000
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_NORM_RD_CH2                                                       0xf000
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_NORM_WR_CH2                                                       0xf00
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_LOW_RD_CH2                                                        0xf0
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_LOW_WR_CH2                                                        0xf
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_ULTRA_RD_CH3                                                      0xf0000000
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_ULTRA_WR_CH3                                                      0xf000000
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_HIGH_RD_CH3                                                       0xf00000
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_HIGH_WR_CH3                                                       0xf0000
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_NORM_RD_CH3                                                       0xf000
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_NORM_WR_CH3                                                       0xf00
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_LOW_RD_CH3                                                        0xf0
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_LOW_WR_CH3                                                        0xf
#define MASK_PUB_QOSC_AHB_M3_QOSC_STATUS0                                                                     0xffffffff
#define MASK_PUB_QOSC_AHB_M3_QOSC_STATUS1                                                                     0xffffffff
#define MASK_PUB_QOSC_AHB_M3_QOSC_STATUS2                                                                     0xffffffff
#define MASK_PUB_QOSC_AHB_M3_URGENT_ULTRA_COUNT_RD_CH0                                                        0xff000000
#define MASK_PUB_QOSC_AHB_M3_URGENT_HIGH_COUNT_RD_CH0                                                         0xff0000
#define MASK_PUB_QOSC_AHB_M3_URGENT_ULTRA_COUNT_WR_CH0                                                        0xff00
#define MASK_PUB_QOSC_AHB_M3_URGENT_HIGH_COUNT_WR_CH0                                                         0xff
#define MASK_PUB_QOSC_AHB_M3_URGENT_ULTRA_COUNT_RD_CH1                                                        0xff000000
#define MASK_PUB_QOSC_AHB_M3_URGENT_HIGH_COUNT_RD_CH1                                                         0xff0000
#define MASK_PUB_QOSC_AHB_M3_URGENT_ULTRA_COUNT_WR_CH1                                                        0xff00
#define MASK_PUB_QOSC_AHB_M3_URGENT_HIGH_COUNT_WR_CH1                                                         0xff
#define MASK_PUB_QOSC_AHB_M3_URGENT_ULTRA_COUNT_RD_CH2                                                        0xff000000
#define MASK_PUB_QOSC_AHB_M3_URGENT_HIGH_COUNT_RD_CH2                                                         0xff0000
#define MASK_PUB_QOSC_AHB_M3_URGENT_ULTRA_COUNT_WR_CH2                                                        0xff00
#define MASK_PUB_QOSC_AHB_M3_URGENT_HIGH_COUNT_WR_CH2                                                         0xff
#define MASK_PUB_QOSC_AHB_M3_URGENT_ULTRA_COUNT_RD_CH3                                                        0xff000000
#define MASK_PUB_QOSC_AHB_M3_URGENT_HIGH_COUNT_RD_CH3                                                         0xff0000
#define MASK_PUB_QOSC_AHB_M3_URGENT_ULTRA_COUNT_WR_CH3                                                        0xff00
#define MASK_PUB_QOSC_AHB_M3_URGENT_HIGH_COUNT_WR_CH3                                                         0xff
#define MASK_PUB_QOSC_AHB_M4_QOS_CTRL_ENABLE                                                                  0x1
#define MASK_PUB_QOSC_AHB_M4_QOS_CTRL_RESET                                                                   0x1
#define MASK_PUB_QOSC_AHB_M4_QOSC_CFG_CLK_EB                                                                  0x100
#define MASK_PUB_QOSC_AHB_M4_QOSC_CLK_TICK_ENABLE                                                             0x70
#define MASK_PUB_QOSC_AHB_M4_QOSC_BW_LIMIT_AUTO_GATE_EN                                                       0x2
#define MASK_PUB_QOSC_AHB_M4_QOSC_PORT_CLK_AUTO_GATE_EN                                                       0x1
#define MASK_PUB_QOSC_AHB_M4_QOSC_PORT_ENABLE                                                                 0x7
#define MASK_PUB_QOSC_AHB_M4_QOSC_SV_COUNTER_EN_RD                                                            0x70000
#define MASK_PUB_QOSC_AHB_M4_QOSC_SV_COUNTER_EN_WR                                                            0x7
#define MASK_PUB_QOSC_AHB_M4_QOSC_ARURGENT_EN                                                                 0x70000
#define MASK_PUB_QOSC_AHB_M4_QOSC_AWURGENT_EN                                                                 0x7
#define MASK_PUB_QOSC_AHB_M4_QOSC_BW_LIMITER_EN_RD                                                            0x70000
#define MASK_PUB_QOSC_AHB_M4_QOSC_BW_LIMITER_EN_WR                                                            0x7
#define MASK_PUB_QOSC_AHB_M4_QOSC_NO_SV_BW_SLICE_BYPASS                                                       0x10000000
#define MASK_PUB_QOSC_AHB_M4_QOSC_DFS_PAUSE_ENABLE                                                            0x200000
#define MASK_PUB_QOSC_AHB_M4_QOSC_MODE                                                                        0x100000
#define MASK_PUB_QOSC_AHB_M4_QOSC_UG_ULTRA_OSTD_ENABLE                                                        0x20000
#define MASK_PUB_QOSC_AHB_M4_QOSC_UG_HIGH_OSTD_ENABLE                                                         0x10000
#define MASK_PUB_QOSC_AHB_M4_QOSC_QOS_NORM_BYPASS                                                             0x7
#define MASK_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_ULTRA_WR_CH0                                                   0x3ff0000
#define MASK_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_HIGH_WR_CH0                                                    0x3ff
#define MASK_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_ULTRA_WR_CH1                                                   0x3ff0000
#define MASK_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_HIGH_WR_CH1                                                    0x3ff
#define MASK_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_ULTRA_WR_CH2                                                   0x3ff0000
#define MASK_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_HIGH_WR_CH2                                                    0x3ff
#define MASK_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_ULTRA_RD_CH0                                                   0x3ff0000
#define MASK_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_HIGH_RD_CH0                                                    0x3ff
#define MASK_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_ULTRA_RD_CH1                                                   0x3ff0000
#define MASK_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_HIGH_RD_CH1                                                    0x3ff
#define MASK_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_ULTRA_RD_CH2                                                   0x3ff0000
#define MASK_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_HIGH_RD_CH2                                                    0x3ff
#define MASK_PUB_QOSC_AHB_M4_QOSC_SV_COUNT_OFFSET_CH0                                                         0x3f
#define MASK_PUB_QOSC_AHB_M4_QOSC_SV_COUNT_OFFSET_CH1                                                         0x3f
#define MASK_PUB_QOSC_AHB_M4_QOSC_SV_COUNT_OFFSET_CH2                                                         0x3f
#define MASK_PUB_QOSC_AHB_M4_QOSC_BW_TIMING_WINDOW_CH2                                                        0x700
#define MASK_PUB_QOSC_AHB_M4_QOSC_BW_TIMING_WINDOW_CH1                                                        0x70
#define MASK_PUB_QOSC_AHB_M4_QOSC_BW_TIMING_WINDOW_CH0                                                        0x7
#define MASK_PUB_QOSC_AHB_M4_QOSC_BW_LIMITER_MAX_RD_CH0                                                       0xff0000
#define MASK_PUB_QOSC_AHB_M4_QOSC_BW_LIMITER_MAX_WR_CH0                                                       0xff
#define MASK_PUB_QOSC_AHB_M4_QOSC_BW_LIMITER_MAX_RD_CH1                                                       0xff0000
#define MASK_PUB_QOSC_AHB_M4_QOSC_BW_LIMITER_MAX_WR_CH1                                                       0xff
#define MASK_PUB_QOSC_AHB_M4_QOSC_BW_LIMITER_MAX_RD_CH2                                                       0xff0000
#define MASK_PUB_QOSC_AHB_M4_QOSC_BW_LIMITER_MAX_WR_CH2                                                       0xff
#define MASK_PUB_QOSC_AHB_M4_QOSC_FORCE_URGENT_HIGH_EN_RD                                                     0x70000
#define MASK_PUB_QOSC_AHB_M4_QOSC_FORCE_URGENT_HIGH_EN_WR                                                     0x7
#define MASK_PUB_QOSC_AHB_M4_QOSC_FORCE_URGENT_ULTRA_EN_RD                                                    0x70000
#define MASK_PUB_QOSC_AHB_M4_QOSC_FORCE_URGENT_ULTRA_EN_WR                                                    0x7
#define MASK_PUB_QOSC_AHB_M4_QOSC_LATMON_ARURGENT_EN                                                          0x70000
#define MASK_PUB_QOSC_AHB_M4_QOSC_LATMON_AWURGENT_EN                                                          0x7
#define MASK_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_ULTRA_RD_CH0                                                      0xf0000000
#define MASK_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_ULTRA_WR_CH0                                                      0xf000000
#define MASK_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_HIGH_RD_CH0                                                       0xf00000
#define MASK_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_HIGH_WR_CH0                                                       0xf0000
#define MASK_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_NORM_RD_CH0                                                       0xf000
#define MASK_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_NORM_WR_CH0                                                       0xf00
#define MASK_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_LOW_RD_CH0                                                        0xf0
#define MASK_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_LOW_WR_CH0                                                        0xf
#define MASK_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_ULTRA_RD_CH1                                                      0xf0000000
#define MASK_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_ULTRA_WR_CH1                                                      0xf000000
#define MASK_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_HIGH_RD_CH1                                                       0xf00000
#define MASK_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_HIGH_WR_CH1                                                       0xf0000
#define MASK_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_NORM_RD_CH1                                                       0xf000
#define MASK_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_NORM_WR_CH1                                                       0xf00
#define MASK_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_LOW_RD_CH1                                                        0xf0
#define MASK_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_LOW_WR_CH1                                                        0xf
#define MASK_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_ULTRA_RD_CH2                                                      0xf0000000
#define MASK_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_ULTRA_WR_CH2                                                      0xf000000
#define MASK_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_HIGH_RD_CH2                                                       0xf00000
#define MASK_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_HIGH_WR_CH2                                                       0xf0000
#define MASK_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_NORM_RD_CH2                                                       0xf000
#define MASK_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_NORM_WR_CH2                                                       0xf00
#define MASK_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_LOW_RD_CH2                                                        0xf0
#define MASK_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_LOW_WR_CH2                                                        0xf
#define MASK_PUB_QOSC_AHB_M4_QOSC_STATUS0                                                                     0xffffffff
#define MASK_PUB_QOSC_AHB_M4_QOSC_STATUS1                                                                     0xffffffff
#define MASK_PUB_QOSC_AHB_M4_QOSC_STATUS2                                                                     0xffffffff
#define MASK_PUB_QOSC_AHB_M4_URGENT_ULTRA_COUNT_RD_CH0                                                        0xff000000
#define MASK_PUB_QOSC_AHB_M4_URGENT_HIGH_COUNT_RD_CH0                                                         0xff0000
#define MASK_PUB_QOSC_AHB_M4_URGENT_ULTRA_COUNT_WR_CH0                                                        0xff00
#define MASK_PUB_QOSC_AHB_M4_URGENT_HIGH_COUNT_WR_CH0                                                         0xff
#define MASK_PUB_QOSC_AHB_M4_URGENT_ULTRA_COUNT_RD_CH1                                                        0xff000000
#define MASK_PUB_QOSC_AHB_M4_URGENT_HIGH_COUNT_RD_CH1                                                         0xff0000
#define MASK_PUB_QOSC_AHB_M4_URGENT_ULTRA_COUNT_WR_CH1                                                        0xff00
#define MASK_PUB_QOSC_AHB_M4_URGENT_HIGH_COUNT_WR_CH1                                                         0xff
#define MASK_PUB_QOSC_AHB_M4_URGENT_ULTRA_COUNT_RD_CH2                                                        0xff000000
#define MASK_PUB_QOSC_AHB_M4_URGENT_HIGH_COUNT_RD_CH2                                                         0xff0000
#define MASK_PUB_QOSC_AHB_M4_URGENT_ULTRA_COUNT_WR_CH2                                                        0xff00
#define MASK_PUB_QOSC_AHB_M4_URGENT_HIGH_COUNT_WR_CH2                                                         0xff
#define MASK_REG_FW0_AON_AON_CHIP_ID_RD_SEC                                                                   0x80000000
#define MASK_REG_FW0_AON_AON_VER_ID_RD_SEC                                                                    0x40000000
#define MASK_REG_FW0_AON_AON_MFT_ID_RD_SEC                                                                    0x20000000
#define MASK_REG_FW0_AON_AON_IMPL_ID_RD_SEC                                                                   0x10000000
#define MASK_REG_FW0_AON_AON_PLAT_ID1_RD_SEC                                                                  0x8000000
#define MASK_REG_FW0_AON_AON_PLAT_ID0_RD_SEC                                                                  0x4000000
#define MASK_REG_FW0_AON_AON_CHIP_ID1_RD_SEC                                                                  0x2000000
#define MASK_REG_FW0_AON_AON_CHIP_ID0_RD_SEC                                                                  0x1000000
#define MASK_REG_FW0_AON_AP_AXI_CTRL_RD_SEC                                                                   0x800000
#define MASK_REG_FW0_AON_AUTO_GATE_CTRL1_RD_SEC                                                               0x400000
#define MASK_REG_FW0_AON_AUTO_GATE_CTRL0_RD_SEC                                                               0x200000
#define MASK_REG_FW0_AON_MDAR_SYS_HSDL_CFG_RD_SEC                                                             0x100000
#define MASK_REG_FW0_AON_CM4_SYS_SOFT_RST_RD_SEC                                                              0x80000
#define MASK_REG_FW0_AON_USER_RSV_FLAG1_RD_SEC                                                                0x40000
#define MASK_REG_FW0_AON_DAP_DJTAG_SEL_RD_SEC                                                                 0x20000
#define MASK_REG_FW0_AON_AON_APB_CLK_SEL_RD_SEC                                                               0x10000
#define MASK_REG_FW0_AON_AON_REG_PROT_RD_SEC                                                                  0x8000
#define MASK_REG_FW0_AON_AUDCP_BOOT_PROT_RD_SEC                                                               0x4000
#define MASK_REG_FW0_AON_DCXO_LC_REG1_RD_SEC                                                                  0x2000
#define MASK_REG_FW0_AON_DCXO_LC_REG0_RD_SEC                                                                  0x1000
#define MASK_REG_FW0_AON_CP_ARM_JTAG_CTRL_RD_SEC                                                              0x800
#define MASK_REG_FW0_AON_BB_BG_CTRL_RD_SEC                                                                    0x400
#define MASK_REG_FW0_AON_BOOT_MODE_RD_SEC                                                                     0x200
#define MASK_REG_FW0_AON_TS_CFG_RD_SEC                                                                        0x100
#define MASK_REG_FW0_AON_PWR_CTRL_RD_SEC                                                                      0x80
#define MASK_REG_FW0_AON_APB_RTC_EB0_RD_SEC                                                                   0x40
#define MASK_REG_FW0_AON_APB_RST2_RD_SEC                                                                      0x20
#define MASK_REG_FW0_AON_APB_RST1_RD_SEC                                                                      0x10
#define MASK_REG_FW0_AON_APB_RST0_RD_SEC                                                                      0x8
#define MASK_REG_FW0_AON_APB_EB2_RD_SEC                                                                       0x4
#define MASK_REG_FW0_AON_APB_EB1_RD_SEC                                                                       0x2
#define MASK_REG_FW0_AON_APB_EB0_RD_SEC                                                                       0x1
#define MASK_REG_FW0_AON_EB_AON_ADD1_RD_SEC                                                                   0x80000000
#define MASK_REG_FW0_AON_VDSP_INT_CTRL_RD_SEC                                                                 0x40000000
#define MASK_REG_FW0_AON_SOFT_RST_AON_ADD1_RD_SEC                                                             0x20000000
#define MASK_REG_FW0_AON_ESE_INT_MASK_RD_SEC                                                                  0x10000000
#define MASK_REG_FW0_AON_AON_SOC_USB_CTRL_RD_SEC                                                              0x8000000
#define MASK_REG_FW0_AON_PUBCP_LPC_CTRL_RD_SEC                                                                0x4000000
#define MASK_REG_FW0_AON_WTLCP_LPC_CTRL_RD_SEC                                                                0x2000000
#define MASK_REG_FW0_AON_VECTOR_VDSP_RD_SEC                                                                   0x1000000
#define MASK_REG_FW0_AON_PUBCP_CTRL_RD_SEC                                                                    0x800000
#define MASK_REG_FW0_AON_PCP_SOFT_RST_RD_SEC                                                                  0x400000
#define MASK_REG_FW0_AON_PCP_AON_EB_RD_SEC                                                                    0x200000
#define MASK_REG_FW0_AON_WTL_WCDMA_EB_RD_SEC                                                                  0x100000
#define MASK_REG_FW0_AON_WTLCP_CTRL_RD_SEC                                                                    0x80000
#define MASK_REG_FW0_AON_WTLCP_TDSP_CTRL1_RD_SEC                                                              0x40000
#define MASK_REG_FW0_AON_WTLCP_TDSP_CTRL0_RD_SEC                                                              0x20000
#define MASK_REG_FW0_AON_WTLCP_LDSP_CTRL1_RD_SEC                                                              0x10000
#define MASK_REG_FW0_AON_WTLCP_LDSP_CTRL0_RD_SEC                                                              0x8000
#define MASK_REG_FW0_AON_AUDCP_CTRL_RD_SEC                                                                    0x4000
#define MASK_REG_FW0_AON_AUDCP_DSP_CTRL1_RD_SEC                                                               0x2000
#define MASK_REG_FW0_AON_AUDCP_DSP_CTRL0_RD_SEC                                                               0x1000
#define MASK_REG_FW0_AON_CGM_CLK_TOP_REG1_RD_SEC                                                              0x800
#define MASK_REG_FW0_AON_CGM_REG1_RD_SEC                                                                      0x400
#define MASK_REG_FW0_AON_RC100M_CFG_RD_SEC                                                                    0x200
#define MASK_REG_FW0_AON_APB_RST3_RD_SEC                                                                      0x100
#define MASK_REG_FW0_AON_SP_CFG_BUS_RD_SEC                                                                    0x80
#define MASK_REG_FW0_AON_CGM_ESE_RD_SEC                                                                       0x40
#define MASK_REG_FW0_AON_APCPU_CLK_CTRL0_RD_SEC                                                               0x20
#define MASK_REG_FW0_AON_AUTO_GATE_CTRL3_RD_SEC                                                               0x10
#define MASK_REG_FW0_AON_AUTO_GATE_CTRL2_RD_SEC                                                               0x8
#define MASK_REG_FW0_AON_LVDSDIS_SEL_RD_SEC                                                                   0x4
#define MASK_REG_FW0_AON_PLL_BG_CFG_RD_SEC                                                                    0x2
#define MASK_REG_FW0_AON_CCIR_RCVR_CFG_RD_SEC                                                                 0x1
#define MASK_REG_FW0_AON_PUBCP_SIM3_TOP_CTRL_RD_SEC                                                           0x80000000
#define MASK_REG_FW0_AON_PUBCP_SIM2_TOP_CTRL_RD_SEC                                                           0x40000000
#define MASK_REG_FW0_AON_PUBCP_SIM1_TOP_CTRL_RD_SEC                                                           0x20000000
#define MASK_REG_FW0_AON_OVERHEAT_CTRL_RD_SEC                                                                 0x10000000
#define MASK_REG_FW0_AON_THM3_CTRL_RD_SEC                                                                     0x8000000
#define MASK_REG_FW0_AON_THM2_CTRL_RD_SEC                                                                     0x4000000
#define MASK_REG_FW0_AON_THM1_CTRL_RD_SEC                                                                     0x2000000
#define MASK_REG_FW0_AON_THM0_CTRL_RD_SEC                                                                     0x1000000
#define MASK_REG_FW0_AON_LVDSRF_CTRL_RD_SEC                                                                   0x800000
#define MASK_REG_FW0_AON_USB_CLK_REF_SEL_RD_SEC                                                               0x400000
#define MASK_REG_FW0_AON_OTG_CTRL1_RD_SEC                                                                     0x200000
#define MASK_REG_FW0_AON_OTG_CTRL0_RD_SEC                                                                     0x100000
#define MASK_REG_FW0_AON_OTG_PHY_CTRL_RD_SEC                                                                  0x80000
#define MASK_REG_FW0_AON_OTG_PHY_TEST_RD_SEC                                                                  0x40000
#define MASK_REG_FW0_AON_OTG_PHY_TUNE_RD_SEC                                                                  0x20000
#define MASK_REG_FW0_AON_MBIST_EFUSE_CTRL_RD_SEC                                                              0x10000
#define MASK_REG_FW0_AON_PAD_DBG_BUS_DATA_OUT_RD_SEC                                                          0x8000
#define MASK_REG_FW0_AON_PAD_DBG_BUS_DATA_B_RD_SEC                                                            0x4000
#define MASK_REG_FW0_AON_PAD_DBG_BUS_DATA_A_RD_SEC                                                            0x2000
#define MASK_REG_FW0_AON_PAD_DBG_BUS_SEL_CFG7_RD_SEC                                                          0x1000
#define MASK_REG_FW0_AON_PAD_DBG_BUS_SEL_CFG6_RD_SEC                                                          0x800
#define MASK_REG_FW0_AON_PAD_DBG_BUS_SEL_CFG5_RD_SEC                                                          0x400
#define MASK_REG_FW0_AON_PAD_DBG_BUS_SEL_CFG4_RD_SEC                                                          0x200
#define MASK_REG_FW0_AON_PAD_DBG_BUS_SEL_CFG3_RD_SEC                                                          0x100
#define MASK_REG_FW0_AON_PAD_DBG_BUS_SEL_CFG2_RD_SEC                                                          0x80
#define MASK_REG_FW0_AON_PAD_DBG_BUS_SEL_CFG1_RD_SEC                                                          0x40
#define MASK_REG_FW0_AON_SYS_DEBUG_BUS_SEL_CFG3_RD_SEC                                                        0x20
#define MASK_REG_FW0_AON_SYS_DEBUG_BUS_SEL_CFG2_RD_SEC                                                        0x10
#define MASK_REG_FW0_AON_SYS_DEBUG_BUS_SEL_CFG1_RD_SEC                                                        0x8
#define MASK_REG_FW0_AON_SYS_DEBUG_BUS_SEL_CFG0_RD_SEC                                                        0x4
#define MASK_REG_FW0_AON_DBG_DJTAG_CTRL_RD_SEC                                                                0x2
#define MASK_REG_FW0_AON_SYS_DEBUG_BUS_SEL_CFG4_RD_SEC                                                        0x1
#define MASK_REG_FW0_AON_AON_MTX_S1_LPC_CTRL_RD_SEC                                                           0x80000000
#define MASK_REG_FW0_AON_AON_MTX_S0_LPC_CTRL_RD_SEC                                                           0x40000000
#define MASK_REG_FW0_AON_AON_MTX_M6_LPC_CTRL_RD_SEC                                                           0x20000000
#define MASK_REG_FW0_AON_AON_MTX_M5_LPC_CTRL_RD_SEC                                                           0x10000000
#define MASK_REG_FW0_AON_AON_MTX_M4_LPC_CTRL_RD_SEC                                                           0x8000000
#define MASK_REG_FW0_AON_AON_MTX_M3_LPC_CTRL_RD_SEC                                                           0x4000000
#define MASK_REG_FW0_AON_AON_MTX_M2_LPC_CTRL_RD_SEC                                                           0x2000000
#define MASK_REG_FW0_AON_AON_MTX_M1_LPC_CTRL_RD_SEC                                                           0x1000000
#define MASK_REG_FW0_AON_AON_MTX_M0_LPC_CTRL_RD_SEC                                                           0x800000
#define MASK_REG_FW0_AON_AON_MTX_MAIN_LPC_CTRL_RD_SEC                                                         0x400000
#define MASK_REG_FW0_AON_CM42AON_LPC_CTRL_RD_SEC                                                              0x200000
#define MASK_REG_FW0_AON_DDRPHY_VREP_RD_SEC                                                                   0x100000
#define MASK_REG_FW0_AON_PUB_CLK_GATING_CTRL_RD_SEC                                                           0x80000
#define MASK_REG_FW0_AON_DPLL_CTRL_RD_SEC                                                                     0x40000
#define MASK_REG_FW0_AON_MPLL3_CTRL_RD_SEC                                                                    0x20000
#define MASK_REG_FW0_AON_MPLL2_CTRL_RD_SEC                                                                    0x10000
#define MASK_REG_FW0_AON_MPLL1_CTRL_RD_SEC                                                                    0x8000
#define MASK_REG_FW0_AON_MPLL0_CTRL_RD_SEC                                                                    0x4000
#define MASK_REG_FW0_AON_APCPU_QOS_CTRL_RD_SEC                                                                0x2000
#define MASK_REG_FW0_AON_APCPU_DDR_AB_LPC_CTRL_RD_SEC                                                         0x1000
#define MASK_REG_FW0_AON_APCPU_CLUSTER_SCU_LPC_CTRL_RD_SEC                                                    0x800
#define MASK_REG_FW0_AON_APCPU_TOP_MTX_LPC_PU_NUM_CTRL_RD_SEC                                                 0x400
#define MASK_REG_FW0_AON_APCPU_TOP_MTX_M0_LPC_CTRL_RD_SEC                                                     0x200
#define MASK_REG_FW0_AON_APCPU_DBG_BLK_LPC_CTRL_RD_SEC                                                        0x100
#define MASK_REG_FW0_AON_APCPU_GIC600_GIC_LPC_CTRL_RD_SEC                                                     0x80
#define MASK_REG_FW0_AON_APCPU_CLUSTER_GIC_LPC_CTRL_RD_SEC                                                    0x40
#define MASK_REG_FW0_AON_APCPU_CLUSTER_APB_LPC_CTRL_RD_SEC                                                    0x20
#define MASK_REG_FW0_AON_APCPU_CLUSTER_ATB_LPC_CTRL_RD_SEC                                                    0x10
#define MASK_REG_FW0_AON_APCPU_GIC_COL_LP_CTRL_RD_SEC                                                         0x8
#define MASK_REG_FW0_AON_APCPU_DEBUG_PWR_LP_CTRL_RD_SEC                                                       0x4
#define MASK_REG_FW0_AON_APCPU_MONITOR_STATUS_RD_SEC                                                          0x2
#define MASK_REG_FW0_AON_AP_SIM_TOP_CTRL_RD_SEC                                                               0x1
#define MASK_REG_FW0_AON_ESE2DDR_ASYNC_BRG_LPC_CTRL_RD_SEC                                                    0x80000000
#define MASK_REG_FW0_AON_ESE2DDR_SLI_LPC_CTRL_RD_SEC                                                          0x40000000
#define MASK_REG_FW0_AON_AI2DDR_SLI_LPC_CTRL_RD_SEC                                                           0x20000000
#define MASK_REG_FW0_AON_IPA22DDR_SLI_LPC_CTRL_RD_SEC                                                         0x10000000
#define MASK_REG_FW0_AON_IPA12DDR_SLI_LPC_CTRL_RD_SEC                                                         0x8000000
#define MASK_REG_FW0_AON_MM_MTX2DDR_SLI_LPC_CTRL_RD_SEC                                                       0x4000000
#define MASK_REG_FW0_AON_MM_DCAM2DDR_SLI_LPC_CTRL_RD_SEC                                                      0x2000000
#define MASK_REG_FW0_AON_GPU2DDR_SLI_LPC_CTRL_RD_SEC                                                          0x1000000
#define MASK_REG_FW0_AON_GPU_MERGE_MTX_S0_LPC_CTRL_RD_SEC                                                     0x800000
#define MASK_REG_FW0_AON_GPU_MERGE_MTX_M1_LPC_CTRL_RD_SEC                                                     0x400000
#define MASK_REG_FW0_AON_GPU_MERGE_MTX_M0_LPC_CTRL_RD_SEC                                                     0x200000
#define MASK_REG_FW0_AON_APCPU_MERGE_MTX_S0_LPC_CTRL_RD_SEC                                                   0x100000
#define MASK_REG_FW0_AON_APCPU_MERGE_MTX_M1_LPC_CTRL_RD_SEC                                                   0x80000
#define MASK_REG_FW0_AON_APCPU_MERGE_MTX_M0_LPC_CTRL_RD_SEC                                                   0x40000
#define MASK_REG_FW0_AON_MIPI_CSI_POWER_CTRL_RD_SEC                                                           0x20000
#define MASK_REG_FW0_AON_AON_APB_FREQ_CTRL_RD_SEC                                                             0x10000
#define MASK_REG_FW0_AON_PUBCP2WTLCP_SLI_LPC_CTRL_RD_SEC                                                      0x8000
#define MASK_REG_FW0_AON_AON2DDR_BRG_LPC_CTRL_RD_SEC                                                          0x4000
#define MASK_REG_FW0_AON_APCPU2DDR_SLI_LPC_CTRL_RD_SEC                                                        0x2000
#define MASK_REG_FW0_AON_AUDCP2DDR_SLI_LPC_CTRL_RD_SEC                                                        0x1000
#define MASK_REG_FW0_AON_APCPU2AP_SLI_LPC_CTRL_RD_SEC                                                         0x800
#define MASK_REG_FW0_AON_WTLCP2DDR_SLI_LPC_CTRL_RD_SEC                                                        0x400
#define MASK_REG_FW0_AON_AP2MM_SLI_LPC_CTRL_RD_SEC                                                            0x200
#define MASK_REG_FW0_AON_AP2GPU_SLI_LPC_CTRL_RD_SEC                                                           0x100
#define MASK_REG_FW0_AON_AON_MTX_S9_LPC_CTRL_RD_SEC                                                           0x80
#define MASK_REG_FW0_AON_AON_MTX_S8_LPC_CTRL_RD_SEC                                                           0x40
#define MASK_REG_FW0_AON_AON_MTX_S7_LPC_CTRL_RD_SEC                                                           0x20
#define MASK_REG_FW0_AON_AON_MTX_S6_LPC_CTRL_RD_SEC                                                           0x10
#define MASK_REG_FW0_AON_AON_MTX_S5_LPC_CTRL_RD_SEC                                                           0x8
#define MASK_REG_FW0_AON_AON_MTX_S4_LPC_CTRL_RD_SEC                                                           0x4
#define MASK_REG_FW0_AON_AON_MTX_S3_LPC_CTRL_RD_SEC                                                           0x2
#define MASK_REG_FW0_AON_AON_MTX_S2_LPC_CTRL_RD_SEC                                                           0x1
#define MASK_REG_FW0_AON_DEBUG_FILTER_5_RD_SEC                                                                0x80000000
#define MASK_REG_FW0_AON_DEBUG_FILTER_4_RD_SEC                                                                0x40000000
#define MASK_REG_FW0_AON_DEBUG_FILTER_3_RD_SEC                                                                0x20000000
#define MASK_REG_FW0_AON_DEBUG_FILTER_2_RD_SEC                                                                0x10000000
#define MASK_REG_FW0_AON_DEBUG_FILTER_1_RD_SEC                                                                0x8000000
#define MASK_REG_FW0_AON_DEBUG_FILTER_0_RD_SEC                                                                0x4000000
#define MASK_REG_FW0_AON_WTL2DDR_BRIDGE_DEBUG_SIGNAL_R_RD_SEC                                                 0x2000000
#define MASK_REG_FW0_AON_AUD2DDR_BRIDGE_DEBUG_SIGNAL_R_RD_SEC                                                 0x1000000
#define MASK_REG_FW0_AON_AON2DDR_BRIDGE_DEBUG_SIGNAL_LIST_RD_SEC                                              0x800000
#define MASK_REG_FW0_AON_AON2DDR_BRIDGE_DEBUG_SIGNAL_W_RD_SEC                                                 0x400000
#define MASK_REG_FW0_AON_CPU2DDR_BRIDGE_DEBUG_SIGNAL_R_RD_SEC                                                 0x200000
#define MASK_REG_FW0_AON_PLL_LOCK_OUT_SEL_RD_SEC                                                              0x100000
#define MASK_REG_FW0_AON_AON_MTX_PROT_CFG_RD_SEC                                                              0x80000
#define MASK_REG_FW0_AON_RES_REG1_RD_SEC                                                                      0x40000
#define MASK_REG_FW0_AON_RES_REG0_RD_SEC                                                                      0x20000
#define MASK_REG_FW0_AON_DEVICE_LIFE_CYCLE_RD_SEC                                                             0x10000
#define MASK_REG_FW0_AON_BOND_OPT0_RD_SEC                                                                     0x8000
#define MASK_REG_FW0_AON_WDG_RST_FLAG_RD_SEC                                                                  0x4000
#define MASK_REG_FW0_AON_EMMC_CTRL_REG_RD_SEC                                                                 0x2000
#define MASK_REG_FW0_AON_SDIO2_CTRL_REG_RD_SEC                                                                0x1000
#define MASK_REG_FW0_AON_SDIO1_CTRL_REG_RD_SEC                                                                0x800
#define MASK_REG_FW0_AON_SDIO0_CTRL_REG_RD_SEC                                                                0x400
#define MASK_REG_FW0_AON_APCPU_INT_ENABLE_CTRL5_RD_SEC                                                        0x200
#define MASK_REG_FW0_AON_APCPU_INT_ENABLE_CTRL4_RD_SEC                                                        0x100
#define MASK_REG_FW0_AON_APCPU_INT_ENABLE_CTRL3_RD_SEC                                                        0x80
#define MASK_REG_FW0_AON_APCPU_INT_ENABLE_CTRL2_RD_SEC                                                        0x40
#define MASK_REG_FW0_AON_APCPU_INT_ENABLE_CTRL1_RD_SEC                                                        0x20
#define MASK_REG_FW0_AON_APCPU_INT_ENABLE_CTRL0_RD_SEC                                                        0x10
#define MASK_REG_FW0_AON_C_CHANNEL_SYNC_SEL_CFG_RD_SEC                                                        0x8
#define MASK_REG_FW0_AON_AP2IPA_ASYNC_BRG_LPC_CTRL_RD_SEC                                                     0x4
#define MASK_REG_FW0_AON_AP2AI_SLI_LPC_CTRL_RD_SEC                                                            0x2
#define MASK_REG_FW0_AON_AP2IPA_SLI_LPC_CTRL_RD_SEC                                                           0x1
#define MASK_REG_FW0_AON_AON_FUNC_CTRL_1_RD_SEC                                                               0x4000
#define MASK_REG_FW0_AON_AON_FUNC_CTRL_0_RD_SEC                                                               0x2000
#define MASK_REG_FW0_AON_SCC_DBG_BUS_RD_SEC                                                                   0x1000
#define MASK_REG_FW0_AON_SDIO_EMMC_POWER_STATUS_RD_SEC                                                        0x800
#define MASK_REG_FW0_AON_DBG_BUS_DATA_AUDCP_RD_SEC                                                            0x400
#define MASK_REG_FW0_AON_DBG_BUS_DATA_PUBCP_RD_SEC                                                            0x200
#define MASK_REG_FW0_AON_DBG_BUS_DATA_WTLCP_RD_SEC                                                            0x100
#define MASK_REG_FW0_AON_SP_WAKEUP_MASK_EN2_RD_SEC                                                            0x80
#define MASK_REG_FW0_AON_SP_WAKEUP_MASK_EN1_RD_SEC                                                            0x40
#define MASK_REG_FW0_AON_SP_WAKEUP_MASK_EN0_RD_SEC                                                            0x20
#define MASK_REG_FW0_AON_AON_SDIO_RD_SEC                                                                      0x10
#define MASK_REG_FW0_AON_CGM_RESCUE_RD_SEC                                                                    0x8
#define MASK_REG_FW0_AON_FUNC_TEST_BOOT_ADDR_RD_SEC                                                           0x4
#define MASK_REG_FW0_AON_LEAKAGE_SWITCH_RD_SEC                                                                0x2
#define MASK_REG_FW0_AON_LEAKAGE_MAGIC_WORD_RD_SEC                                                            0x1
#define MASK_REG_FW0_AON_AON_CHIP_ID_WR_SEC                                                                   0x80000000
#define MASK_REG_FW0_AON_AON_VER_ID_WR_SEC                                                                    0x40000000
#define MASK_REG_FW0_AON_AON_MFT_ID_WR_SEC                                                                    0x20000000
#define MASK_REG_FW0_AON_AON_IMPL_ID_WR_SEC                                                                   0x10000000
#define MASK_REG_FW0_AON_AON_PLAT_ID1_WR_SEC                                                                  0x8000000
#define MASK_REG_FW0_AON_AON_PLAT_ID0_WR_SEC                                                                  0x4000000
#define MASK_REG_FW0_AON_AON_CHIP_ID1_WR_SEC                                                                  0x2000000
#define MASK_REG_FW0_AON_AON_CHIP_ID0_WR_SEC                                                                  0x1000000
#define MASK_REG_FW0_AON_AP_AXI_CTRL_WR_SEC                                                                   0x800000
#define MASK_REG_FW0_AON_AUTO_GATE_CTRL1_WR_SEC                                                               0x400000
#define MASK_REG_FW0_AON_AUTO_GATE_CTRL0_WR_SEC                                                               0x200000
#define MASK_REG_FW0_AON_MDAR_SYS_HSDL_CFG_WR_SEC                                                             0x100000
#define MASK_REG_FW0_AON_CM4_SYS_SOFT_RST_WR_SEC                                                              0x80000
#define MASK_REG_FW0_AON_USER_RSV_FLAG1_WR_SEC                                                                0x40000
#define MASK_REG_FW0_AON_DAP_DJTAG_SEL_WR_SEC                                                                 0x20000
#define MASK_REG_FW0_AON_AON_APB_CLK_SEL_WR_SEC                                                               0x10000
#define MASK_REG_FW0_AON_AON_REG_PROT_WR_SEC                                                                  0x8000
#define MASK_REG_FW0_AON_AUDCP_BOOT_PROT_WR_SEC                                                               0x4000
#define MASK_REG_FW0_AON_DCXO_LC_REG1_WR_SEC                                                                  0x2000
#define MASK_REG_FW0_AON_DCXO_LC_REG0_WR_SEC                                                                  0x1000
#define MASK_REG_FW0_AON_CP_ARM_JTAG_CTRL_WR_SEC                                                              0x800
#define MASK_REG_FW0_AON_BB_BG_CTRL_WR_SEC                                                                    0x400
#define MASK_REG_FW0_AON_BOOT_MODE_WR_SEC                                                                     0x200
#define MASK_REG_FW0_AON_TS_CFG_WR_SEC                                                                        0x100
#define MASK_REG_FW0_AON_PWR_CTRL_WR_SEC                                                                      0x80
#define MASK_REG_FW0_AON_APB_RTC_EB0_WR_SEC                                                                   0x40
#define MASK_REG_FW0_AON_APB_RST2_WR_SEC                                                                      0x20
#define MASK_REG_FW0_AON_APB_RST1_WR_SEC                                                                      0x10
#define MASK_REG_FW0_AON_APB_RST0_WR_SEC                                                                      0x8
#define MASK_REG_FW0_AON_APB_EB2_WR_SEC                                                                       0x4
#define MASK_REG_FW0_AON_APB_EB1_WR_SEC                                                                       0x2
#define MASK_REG_FW0_AON_APB_EB0_WR_SEC                                                                       0x1
#define MASK_REG_FW0_AON_EB_AON_ADD1_WR_SEC                                                                   0x80000000
#define MASK_REG_FW0_AON_VDSP_INT_CTRL_WR_SEC                                                                 0x40000000
#define MASK_REG_FW0_AON_SOFT_RST_AON_ADD1_WR_SEC                                                             0x20000000
#define MASK_REG_FW0_AON_ESE_INT_MASK_WR_SEC                                                                  0x10000000
#define MASK_REG_FW0_AON_AON_SOC_USB_CTRL_WR_SEC                                                              0x8000000
#define MASK_REG_FW0_AON_PUBCP_LPC_CTRL_WR_SEC                                                                0x4000000
#define MASK_REG_FW0_AON_WTLCP_LPC_CTRL_WR_SEC                                                                0x2000000
#define MASK_REG_FW0_AON_VECTOR_VDSP_WR_SEC                                                                   0x1000000
#define MASK_REG_FW0_AON_PUBCP_CTRL_WR_SEC                                                                    0x800000
#define MASK_REG_FW0_AON_PCP_SOFT_RST_WR_SEC                                                                  0x400000
#define MASK_REG_FW0_AON_PCP_AON_EB_WR_SEC                                                                    0x200000
#define MASK_REG_FW0_AON_WTL_WCDMA_EB_WR_SEC                                                                  0x100000
#define MASK_REG_FW0_AON_WTLCP_CTRL_WR_SEC                                                                    0x80000
#define MASK_REG_FW0_AON_WTLCP_TDSP_CTRL1_WR_SEC                                                              0x40000
#define MASK_REG_FW0_AON_WTLCP_TDSP_CTRL0_WR_SEC                                                              0x20000
#define MASK_REG_FW0_AON_WTLCP_LDSP_CTRL1_WR_SEC                                                              0x10000
#define MASK_REG_FW0_AON_WTLCP_LDSP_CTRL0_WR_SEC                                                              0x8000
#define MASK_REG_FW0_AON_AUDCP_CTRL_WR_SEC                                                                    0x4000
#define MASK_REG_FW0_AON_AUDCP_DSP_CTRL1_WR_SEC                                                               0x2000
#define MASK_REG_FW0_AON_AUDCP_DSP_CTRL0_WR_SEC                                                               0x1000
#define MASK_REG_FW0_AON_CGM_CLK_TOP_REG1_WR_SEC                                                              0x800
#define MASK_REG_FW0_AON_CGM_REG1_WR_SEC                                                                      0x400
#define MASK_REG_FW0_AON_RC100M_CFG_WR_SEC                                                                    0x200
#define MASK_REG_FW0_AON_APB_RST3_WR_SEC                                                                      0x100
#define MASK_REG_FW0_AON_SP_CFG_BUS_WR_SEC                                                                    0x80
#define MASK_REG_FW0_AON_CGM_ESE_WR_SEC                                                                       0x40
#define MASK_REG_FW0_AON_APCPU_CLK_CTRL0_WR_SEC                                                               0x20
#define MASK_REG_FW0_AON_AUTO_GATE_CTRL3_WR_SEC                                                               0x10
#define MASK_REG_FW0_AON_AUTO_GATE_CTRL2_WR_SEC                                                               0x8
#define MASK_REG_FW0_AON_LVDSDIS_SEL_WR_SEC                                                                   0x4
#define MASK_REG_FW0_AON_PLL_BG_CFG_WR_SEC                                                                    0x2
#define MASK_REG_FW0_AON_CCIR_RCVR_CFG_WR_SEC                                                                 0x1
#define MASK_REG_FW0_AON_PUBCP_SIM3_TOP_CTRL_WR_SEC                                                           0x80000000
#define MASK_REG_FW0_AON_PUBCP_SIM2_TOP_CTRL_WR_SEC                                                           0x40000000
#define MASK_REG_FW0_AON_PUBCP_SIM1_TOP_CTRL_WR_SEC                                                           0x20000000
#define MASK_REG_FW0_AON_OVERHEAT_CTRL_WR_SEC                                                                 0x10000000
#define MASK_REG_FW0_AON_THM3_CTRL_WR_SEC                                                                     0x8000000
#define MASK_REG_FW0_AON_THM2_CTRL_WR_SEC                                                                     0x4000000
#define MASK_REG_FW0_AON_THM1_CTRL_WR_SEC                                                                     0x2000000
#define MASK_REG_FW0_AON_THM0_CTRL_WR_SEC                                                                     0x1000000
#define MASK_REG_FW0_AON_LVDSRF_CTRL_WR_SEC                                                                   0x800000
#define MASK_REG_FW0_AON_USB_CLK_REF_SEL_WR_SEC                                                               0x400000
#define MASK_REG_FW0_AON_OTG_CTRL1_WR_SEC                                                                     0x200000
#define MASK_REG_FW0_AON_OTG_CTRL0_WR_SEC                                                                     0x100000
#define MASK_REG_FW0_AON_OTG_PHY_CTRL_WR_SEC                                                                  0x80000
#define MASK_REG_FW0_AON_OTG_PHY_TEST_WR_SEC                                                                  0x40000
#define MASK_REG_FW0_AON_OTG_PHY_TUNE_WR_SEC                                                                  0x20000
#define MASK_REG_FW0_AON_MBIST_EFUSE_CTRL_WR_SEC                                                              0x10000
#define MASK_REG_FW0_AON_PAD_DBG_BUS_DATA_OUT_WR_SEC                                                          0x8000
#define MASK_REG_FW0_AON_PAD_DBG_BUS_DATA_B_WR_SEC                                                            0x4000
#define MASK_REG_FW0_AON_PAD_DBG_BUS_DATA_A_WR_SEC                                                            0x2000
#define MASK_REG_FW0_AON_PAD_DBG_BUS_SEL_CFG7_WR_SEC                                                          0x1000
#define MASK_REG_FW0_AON_PAD_DBG_BUS_SEL_CFG6_WR_SEC                                                          0x800
#define MASK_REG_FW0_AON_PAD_DBG_BUS_SEL_CFG5_WR_SEC                                                          0x400
#define MASK_REG_FW0_AON_PAD_DBG_BUS_SEL_CFG4_WR_SEC                                                          0x200
#define MASK_REG_FW0_AON_PAD_DBG_BUS_SEL_CFG3_WR_SEC                                                          0x100
#define MASK_REG_FW0_AON_PAD_DBG_BUS_SEL_CFG2_WR_SEC                                                          0x80
#define MASK_REG_FW0_AON_PAD_DBG_BUS_SEL_CFG1_WR_SEC                                                          0x40
#define MASK_REG_FW0_AON_SYS_DEBUG_BUS_SEL_CFG3_WR_SEC                                                        0x20
#define MASK_REG_FW0_AON_SYS_DEBUG_BUS_SEL_CFG2_WR_SEC                                                        0x10
#define MASK_REG_FW0_AON_SYS_DEBUG_BUS_SEL_CFG1_WR_SEC                                                        0x8
#define MASK_REG_FW0_AON_SYS_DEBUG_BUS_SEL_CFG0_WR_SEC                                                        0x4
#define MASK_REG_FW0_AON_DBG_DJTAG_CTRL_WR_SEC                                                                0x2
#define MASK_REG_FW0_AON_SYS_DEBUG_BUS_SEL_CFG4_WR_SEC                                                        0x1
#define MASK_REG_FW0_AON_AON_MTX_S1_LPC_CTRL_WR_SEC                                                           0x80000000
#define MASK_REG_FW0_AON_AON_MTX_S0_LPC_CTRL_WR_SEC                                                           0x40000000
#define MASK_REG_FW0_AON_AON_MTX_M6_LPC_CTRL_WR_SEC                                                           0x20000000
#define MASK_REG_FW0_AON_AON_MTX_M5_LPC_CTRL_WR_SEC                                                           0x10000000
#define MASK_REG_FW0_AON_AON_MTX_M4_LPC_CTRL_WR_SEC                                                           0x8000000
#define MASK_REG_FW0_AON_AON_MTX_M3_LPC_CTRL_WR_SEC                                                           0x4000000
#define MASK_REG_FW0_AON_AON_MTX_M2_LPC_CTRL_WR_SEC                                                           0x2000000
#define MASK_REG_FW0_AON_AON_MTX_M1_LPC_CTRL_WR_SEC                                                           0x1000000
#define MASK_REG_FW0_AON_AON_MTX_M0_LPC_CTRL_WR_SEC                                                           0x800000
#define MASK_REG_FW0_AON_AON_MTX_MAIN_LPC_CTRL_WR_SEC                                                         0x400000
#define MASK_REG_FW0_AON_CM42AON_LPC_CTRL_WR_SEC                                                              0x200000
#define MASK_REG_FW0_AON_DDRPHY_VREP_WR_SEC                                                                   0x100000
#define MASK_REG_FW0_AON_PUB_CLK_GATING_CTRL_WR_SEC                                                           0x80000
#define MASK_REG_FW0_AON_DPLL_CTRL_WR_SEC                                                                     0x40000
#define MASK_REG_FW0_AON_MPLL3_CTRL_WR_SEC                                                                    0x20000
#define MASK_REG_FW0_AON_MPLL2_CTRL_WR_SEC                                                                    0x10000
#define MASK_REG_FW0_AON_MPLL1_CTRL_WR_SEC                                                                    0x8000
#define MASK_REG_FW0_AON_MPLL0_CTRL_WR_SEC                                                                    0x4000
#define MASK_REG_FW0_AON_APCPU_QOS_CTRL_WR_SEC                                                                0x2000
#define MASK_REG_FW0_AON_APCPU_DDR_AB_LPC_CTRL_WR_SEC                                                         0x1000
#define MASK_REG_FW0_AON_APCPU_CLUSTER_SCU_LPC_CTRL_WR_SEC                                                    0x800
#define MASK_REG_FW0_AON_APCPU_TOP_MTX_LPC_PU_NUM_CTRL_WR_SEC                                                 0x400
#define MASK_REG_FW0_AON_APCPU_TOP_MTX_M0_LPC_CTRL_WR_SEC                                                     0x200
#define MASK_REG_FW0_AON_APCPU_DBG_BLK_LPC_CTRL_WR_SEC                                                        0x100
#define MASK_REG_FW0_AON_APCPU_GIC600_GIC_LPC_CTRL_WR_SEC                                                     0x80
#define MASK_REG_FW0_AON_APCPU_CLUSTER_GIC_LPC_CTRL_WR_SEC                                                    0x40
#define MASK_REG_FW0_AON_APCPU_CLUSTER_APB_LPC_CTRL_WR_SEC                                                    0x20
#define MASK_REG_FW0_AON_APCPU_CLUSTER_ATB_LPC_CTRL_WR_SEC                                                    0x10
#define MASK_REG_FW0_AON_APCPU_GIC_COL_LP_CTRL_WR_SEC                                                         0x8
#define MASK_REG_FW0_AON_APCPU_DEBUG_PWR_LP_CTRL_WR_SEC                                                       0x4
#define MASK_REG_FW0_AON_APCPU_MONITOR_STATUS_WR_SEC                                                          0x2
#define MASK_REG_FW0_AON_AP_SIM_TOP_CTRL_WR_SEC                                                               0x1
#define MASK_REG_FW0_AON_ESE2DDR_ASYNC_BRG_LPC_CTRL_WR_SEC                                                    0x80000000
#define MASK_REG_FW0_AON_ESE2DDR_SLI_LPC_CTRL_WR_SEC                                                          0x40000000
#define MASK_REG_FW0_AON_AI2DDR_SLI_LPC_CTRL_WR_SEC                                                           0x20000000
#define MASK_REG_FW0_AON_IPA22DDR_SLI_LPC_CTRL_WR_SEC                                                         0x10000000
#define MASK_REG_FW0_AON_IPA12DDR_SLI_LPC_CTRL_WR_SEC                                                         0x8000000
#define MASK_REG_FW0_AON_MM_MTX2DDR_SLI_LPC_CTRL_WR_SEC                                                       0x4000000
#define MASK_REG_FW0_AON_MM_DCAM2DDR_SLI_LPC_CTRL_WR_SEC                                                      0x2000000
#define MASK_REG_FW0_AON_GPU2DDR_SLI_LPC_CTRL_WR_SEC                                                          0x1000000
#define MASK_REG_FW0_AON_GPU_MERGE_MTX_S0_LPC_CTRL_WR_SEC                                                     0x800000
#define MASK_REG_FW0_AON_GPU_MERGE_MTX_M1_LPC_CTRL_WR_SEC                                                     0x400000
#define MASK_REG_FW0_AON_GPU_MERGE_MTX_M0_LPC_CTRL_WR_SEC                                                     0x200000
#define MASK_REG_FW0_AON_APCPU_MERGE_MTX_S0_LPC_CTRL_WR_SEC                                                   0x100000
#define MASK_REG_FW0_AON_APCPU_MERGE_MTX_M1_LPC_CTRL_WR_SEC                                                   0x80000
#define MASK_REG_FW0_AON_APCPU_MERGE_MTX_M0_LPC_CTRL_WR_SEC                                                   0x40000
#define MASK_REG_FW0_AON_MIPI_CSI_POWER_CTRL_WR_SEC                                                           0x20000
#define MASK_REG_FW0_AON_AON_APB_FREQ_CTRL_WR_SEC                                                             0x10000
#define MASK_REG_FW0_AON_PUBCP2WTLCP_SLI_LPC_CTRL_WR_SEC                                                      0x8000
#define MASK_REG_FW0_AON_AON2DDR_BRG_LPC_CTRL_WR_SEC                                                          0x4000
#define MASK_REG_FW0_AON_APCPU2DDR_SLI_LPC_CTRL_WR_SEC                                                        0x2000
#define MASK_REG_FW0_AON_AUDCP2DDR_SLI_LPC_CTRL_WR_SEC                                                        0x1000
#define MASK_REG_FW0_AON_APCPU2AP_SLI_LPC_CTRL_WR_SEC                                                         0x800
#define MASK_REG_FW0_AON_WTLCP2DDR_SLI_LPC_CTRL_WR_SEC                                                        0x400
#define MASK_REG_FW0_AON_AP2MM_SLI_LPC_CTRL_WR_SEC                                                            0x200
#define MASK_REG_FW0_AON_AP2GPU_SLI_LPC_CTRL_WR_SEC                                                           0x100
#define MASK_REG_FW0_AON_AON_MTX_S9_LPC_CTRL_WR_SEC                                                           0x80
#define MASK_REG_FW0_AON_AON_MTX_S8_LPC_CTRL_WR_SEC                                                           0x40
#define MASK_REG_FW0_AON_AON_MTX_S7_LPC_CTRL_WR_SEC                                                           0x20
#define MASK_REG_FW0_AON_AON_MTX_S6_LPC_CTRL_WR_SEC                                                           0x10
#define MASK_REG_FW0_AON_AON_MTX_S5_LPC_CTRL_WR_SEC                                                           0x8
#define MASK_REG_FW0_AON_AON_MTX_S4_LPC_CTRL_WR_SEC                                                           0x4
#define MASK_REG_FW0_AON_AON_MTX_S3_LPC_CTRL_WR_SEC                                                           0x2
#define MASK_REG_FW0_AON_AON_MTX_S2_LPC_CTRL_WR_SEC                                                           0x1
#define MASK_REG_FW0_AON_DEBUG_FILTER_5_WR_SEC                                                                0x80000000
#define MASK_REG_FW0_AON_DEBUG_FILTER_4_WR_SEC                                                                0x40000000
#define MASK_REG_FW0_AON_DEBUG_FILTER_3_WR_SEC                                                                0x20000000
#define MASK_REG_FW0_AON_DEBUG_FILTER_2_WR_SEC                                                                0x10000000
#define MASK_REG_FW0_AON_DEBUG_FILTER_1_WR_SEC                                                                0x8000000
#define MASK_REG_FW0_AON_DEBUG_FILTER_0_WR_SEC                                                                0x4000000
#define MASK_REG_FW0_AON_WTL2DDR_BRIDGE_DEBUG_SIGNAL_R_WR_SEC                                                 0x2000000
#define MASK_REG_FW0_AON_AUD2DDR_BRIDGE_DEBUG_SIGNAL_R_WR_SEC                                                 0x1000000
#define MASK_REG_FW0_AON_AON2DDR_BRIDGE_DEBUG_SIGNAL_LIST_WR_SEC                                              0x800000
#define MASK_REG_FW0_AON_AON2DDR_BRIDGE_DEBUG_SIGNAL_W_WR_SEC                                                 0x400000
#define MASK_REG_FW0_AON_CPU2DDR_BRIDGE_DEBUG_SIGNAL_R_WR_SEC                                                 0x200000
#define MASK_REG_FW0_AON_PLL_LOCK_OUT_SEL_WR_SEC                                                              0x100000
#define MASK_REG_FW0_AON_AON_MTX_PROT_CFG_WR_SEC                                                              0x80000
#define MASK_REG_FW0_AON_RES_REG1_WR_SEC                                                                      0x40000
#define MASK_REG_FW0_AON_RES_REG0_WR_SEC                                                                      0x20000
#define MASK_REG_FW0_AON_DEVICE_LIFE_CYCLE_WR_SEC                                                             0x10000
#define MASK_REG_FW0_AON_BOND_OPT0_WR_SEC                                                                     0x8000
#define MASK_REG_FW0_AON_WDG_RST_FLAG_WR_SEC                                                                  0x4000
#define MASK_REG_FW0_AON_EMMC_CTRL_REG_WR_SEC                                                                 0x2000
#define MASK_REG_FW0_AON_SDIO2_CTRL_REG_WR_SEC                                                                0x1000
#define MASK_REG_FW0_AON_SDIO1_CTRL_REG_WR_SEC                                                                0x800
#define MASK_REG_FW0_AON_SDIO0_CTRL_REG_WR_SEC                                                                0x400
#define MASK_REG_FW0_AON_APCPU_INT_ENABLE_CTRL5_WR_SEC                                                        0x200
#define MASK_REG_FW0_AON_APCPU_INT_ENABLE_CTRL4_WR_SEC                                                        0x100
#define MASK_REG_FW0_AON_APCPU_INT_ENABLE_CTRL3_WR_SEC                                                        0x80
#define MASK_REG_FW0_AON_APCPU_INT_ENABLE_CTRL2_WR_SEC                                                        0x40
#define MASK_REG_FW0_AON_APCPU_INT_ENABLE_CTRL1_WR_SEC                                                        0x20
#define MASK_REG_FW0_AON_APCPU_INT_ENABLE_CTRL0_WR_SEC                                                        0x10
#define MASK_REG_FW0_AON_C_CHANNEL_SYNC_SEL_CFG_WR_SEC                                                        0x8
#define MASK_REG_FW0_AON_AP2IPA_ASYNC_BRG_LPC_CTRL_WR_SEC                                                     0x4
#define MASK_REG_FW0_AON_AP2AI_SLI_LPC_CTRL_WR_SEC                                                            0x2
#define MASK_REG_FW0_AON_AP2IPA_SLI_LPC_CTRL_WR_SEC                                                           0x1
#define MASK_REG_FW0_AON_AON_FUNC_CTRL_1_WR_SEC                                                               0x4000
#define MASK_REG_FW0_AON_AON_FUNC_CTRL_0_WR_SEC                                                               0x2000
#define MASK_REG_FW0_AON_SCC_DBG_BUS_WR_SEC                                                                   0x1000
#define MASK_REG_FW0_AON_SDIO_EMMC_POWER_STATUS_WR_SEC                                                        0x800
#define MASK_REG_FW0_AON_DBG_BUS_DATA_AUDCP_WR_SEC                                                            0x400
#define MASK_REG_FW0_AON_DBG_BUS_DATA_PUBCP_WR_SEC                                                            0x200
#define MASK_REG_FW0_AON_DBG_BUS_DATA_WTLCP_WR_SEC                                                            0x100
#define MASK_REG_FW0_AON_SP_WAKEUP_MASK_EN2_WR_SEC                                                            0x80
#define MASK_REG_FW0_AON_SP_WAKEUP_MASK_EN1_WR_SEC                                                            0x40
#define MASK_REG_FW0_AON_SP_WAKEUP_MASK_EN0_WR_SEC                                                            0x20
#define MASK_REG_FW0_AON_AON_SDIO_WR_SEC                                                                      0x10
#define MASK_REG_FW0_AON_CGM_RESCUE_WR_SEC                                                                    0x8
#define MASK_REG_FW0_AON_FUNC_TEST_BOOT_ADDR_WR_SEC                                                           0x4
#define MASK_REG_FW0_AON_LEAKAGE_SWITCH_WR_SEC                                                                0x2
#define MASK_REG_FW0_AON_LEAKAGE_MAGIC_WORD_WR_SEC                                                            0x1
#define MASK_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY0                                                                 0xffff
#define MASK_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY1                                                                 0xffff
#define MASK_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY2                                                                 0xffff
#define MASK_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY3                                                                 0xffff
#define MASK_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY4                                                                 0xffff
#define MASK_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY5                                                                 0xffff
#define MASK_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY6                                                                 0xffff
#define MASK_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY7                                                                 0xffff
#define MASK_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY8                                                                 0xffff
#define MASK_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY9                                                                 0xffff
#define MASK_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY10                                                                0xffff
#define MASK_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY11                                                                0xffff
#define MASK_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY12                                                                0xffff
#define MASK_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY13                                                                0xffff
#define MASK_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY14                                                                0xffff
#define MASK_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY15                                                                0xffff
#define MASK_REG_FW0_AON_BIT_CTRL_ARRAY0                                                                      0xffffffff
#define MASK_REG_FW0_AON_BIT_CTRL_ARRAY1                                                                      0xffffffff
#define MASK_REG_FW0_AON_BIT_CTRL_ARRAY2                                                                      0xffffffff
#define MASK_REG_FW0_AON_BIT_CTRL_ARRAY3                                                                      0xffffffff
#define MASK_REG_FW0_AON_BIT_CTRL_ARRAY4                                                                      0xffffffff
#define MASK_REG_FW0_AON_BIT_CTRL_ARRAY5                                                                      0xffffffff
#define MASK_REG_FW0_AON_BIT_CTRL_ARRAY6                                                                      0xffffffff
#define MASK_REG_FW0_AON_BIT_CTRL_ARRAY7                                                                      0xffffffff
#define MASK_REG_FW0_AON_BIT_CTRL_ARRAY8                                                                      0xffffffff
#define MASK_REG_FW0_AON_BIT_CTRL_ARRAY9                                                                      0xffffffff
#define MASK_REG_FW0_AON_BIT_CTRL_ARRAY10                                                                     0xffffffff
#define MASK_REG_FW0_AON_BIT_CTRL_ARRAY11                                                                     0xffffffff
#define MASK_REG_FW0_AON_BIT_CTRL_ARRAY12                                                                     0xffffffff
#define MASK_REG_FW0_AON_BIT_CTRL_ARRAY13                                                                     0xffffffff
#define MASK_REG_FW0_AON_BIT_CTRL_ARRAY14                                                                     0xffffffff
#define MASK_REG_FW0_AON_BIT_CTRL_ARRAY15                                                                     0xffffffff
#define MASK_REG_FW0_AP_APB_EB1_RD_SEC                                                                        0x10
#define MASK_REG_FW0_AP_EB_SEC_RD_SEC                                                                         0x8
#define MASK_REG_FW0_AP_APB_MISC_CTRL_RD_SEC                                                                  0x4
#define MASK_REG_FW0_AP_APB_RST_RD_SEC                                                                        0x2
#define MASK_REG_FW0_AP_APB_EB_RD_SEC                                                                         0x1
#define MASK_REG_FW0_AP_APB_EB1_WR_SEC                                                                        0x10
#define MASK_REG_FW0_AP_EB_SEC_WR_SEC                                                                         0x8
#define MASK_REG_FW0_AP_APB_MISC_CTRL_WR_SEC                                                                  0x4
#define MASK_REG_FW0_AP_APB_RST_WR_SEC                                                                        0x2
#define MASK_REG_FW0_AP_APB_EB_WR_SEC                                                                         0x1
#define MASK_REG_FW0_AP_BIT_CTRL_ADDR_ARRAY0                                                                  0xffff
#define MASK_REG_FW0_AP_BIT_CTRL_ADDR_ARRAY1                                                                  0xffff
#define MASK_REG_FW0_AP_BIT_CTRL_ADDR_ARRAY2                                                                  0xffff
#define MASK_REG_FW0_AP_BIT_CTRL_ADDR_ARRAY3                                                                  0xffff
#define MASK_REG_FW0_AP_BIT_CTRL_ADDR_ARRAY4                                                                  0xffff
#define MASK_REG_FW0_AP_BIT_CTRL_ADDR_ARRAY5                                                                  0xffff
#define MASK_REG_FW0_AP_BIT_CTRL_ADDR_ARRAY6                                                                  0xffff
#define MASK_REG_FW0_AP_BIT_CTRL_ADDR_ARRAY7                                                                  0xffff
#define MASK_REG_FW0_AP_BIT_CTRL_ADDR_ARRAY8                                                                  0xffff
#define MASK_REG_FW0_AP_BIT_CTRL_ADDR_ARRAY9                                                                  0xffff
#define MASK_REG_FW0_AP_BIT_CTRL_ADDR_ARRAY10                                                                 0xffff
#define MASK_REG_FW0_AP_BIT_CTRL_ADDR_ARRAY11                                                                 0xffff
#define MASK_REG_FW0_AP_BIT_CTRL_ADDR_ARRAY12                                                                 0xffff
#define MASK_REG_FW0_AP_BIT_CTRL_ADDR_ARRAY13                                                                 0xffff
#define MASK_REG_FW0_AP_BIT_CTRL_ADDR_ARRAY14                                                                 0xffff
#define MASK_REG_FW0_AP_BIT_CTRL_ADDR_ARRAY15                                                                 0xffff
#define MASK_REG_FW0_AP_BIT_CTRL_ARRAY0                                                                       0xffffffff
#define MASK_REG_FW0_AP_BIT_CTRL_ARRAY1                                                                       0xffffffff
#define MASK_REG_FW0_AP_BIT_CTRL_ARRAY2                                                                       0xffffffff
#define MASK_REG_FW0_AP_BIT_CTRL_ARRAY3                                                                       0xffffffff
#define MASK_REG_FW0_AP_BIT_CTRL_ARRAY4                                                                       0xffffffff
#define MASK_REG_FW0_AP_BIT_CTRL_ARRAY5                                                                       0xffffffff
#define MASK_REG_FW0_AP_BIT_CTRL_ARRAY6                                                                       0xffffffff
#define MASK_REG_FW0_AP_BIT_CTRL_ARRAY7                                                                       0xffffffff
#define MASK_REG_FW0_AP_BIT_CTRL_ARRAY8                                                                       0xffffffff
#define MASK_REG_FW0_AP_BIT_CTRL_ARRAY9                                                                       0xffffffff
#define MASK_REG_FW0_AP_BIT_CTRL_ARRAY10                                                                      0xffffffff
#define MASK_REG_FW0_AP_BIT_CTRL_ARRAY11                                                                      0xffffffff
#define MASK_REG_FW0_AP_BIT_CTRL_ARRAY12                                                                      0xffffffff
#define MASK_REG_FW0_AP_BIT_CTRL_ARRAY13                                                                      0xffffffff
#define MASK_REG_FW0_AP_BIT_CTRL_ARRAY14                                                                      0xffffffff
#define MASK_REG_FW0_AP_BIT_CTRL_ARRAY15                                                                      0xffffffff
#define MASK_REG_FW0_IPA_IPA_SYS_STATUS_RD_SEC                                                                0x80000000
#define MASK_REG_FW0_IPA_MISC_CFG_RD_SEC                                                                      0x40000000
#define MASK_REG_FW0_IPA_IPA_MTX_FREQ_LSLP_ALLOW_RD_SEC                                                       0x20000000
#define MASK_REG_FW0_IPA_IPA_MTX_FREQ_ALLOW_RD_SEC                                                            0x10000000
#define MASK_REG_FW0_IPA_MATRIX_LPC_CTRL_RD_SEC                                                               0x8000000
#define MASK_REG_FW0_IPA_MTX_QOS_1_RD_SEC                                                                     0x4000000
#define MASK_REG_FW0_IPA_MTX_QOS_0_RD_SEC                                                                     0x2000000
#define MASK_REG_FW0_IPA_ASYNC_BRG_G3_LPC_RD_SEC                                                              0x1000000
#define MASK_REG_FW0_IPA_ASYNC_BRG_G2_LPC_RD_SEC                                                              0x800000
#define MASK_REG_FW0_IPA_S8_LPC_RD_SEC                                                                        0x400000
#define MASK_REG_FW0_IPA_S7_LPC_RD_SEC                                                                        0x200000
#define MASK_REG_FW0_IPA_S6_LPC_RD_SEC                                                                        0x100000
#define MASK_REG_FW0_IPA_S5_LPC_RD_SEC                                                                        0x80000
#define MASK_REG_FW0_IPA_S4_LPC_RD_SEC                                                                        0x40000
#define MASK_REG_FW0_IPA_S3_LPC_RD_SEC                                                                        0x20000
#define MASK_REG_FW0_IPA_S2_LPC_RD_SEC                                                                        0x10000
#define MASK_REG_FW0_IPA_S1_LPC_RD_SEC                                                                        0x8000
#define MASK_REG_FW0_IPA_S0_LPC_RD_SEC                                                                        0x4000
#define MASK_REG_FW0_IPA_MAIN_MTX_LPC_RD_SEC                                                                  0x2000
#define MASK_REG_FW0_IPA_M7_LPC_RD_SEC                                                                        0x1000
#define MASK_REG_FW0_IPA_M6_LPC_RD_SEC                                                                        0x800
#define MASK_REG_FW0_IPA_M5_LPC_RD_SEC                                                                        0x400
#define MASK_REG_FW0_IPA_M4_LPC_RD_SEC                                                                        0x200
#define MASK_REG_FW0_IPA_M3_LPC_RD_SEC                                                                        0x100
#define MASK_REG_FW0_IPA_M2_LPC_RD_SEC                                                                        0x80
#define MASK_REG_FW0_IPA_M1_LPC_RD_SEC                                                                        0x40
#define MASK_REG_FW0_IPA_M0_LPC_RD_SEC                                                                        0x20
#define MASK_REG_FW0_IPA_USB_CTL0_RD_SEC                                                                      0x10
#define MASK_REG_FW0_IPA_PCIE2_CTL0_RD_SEC                                                                    0x8
#define MASK_REG_FW0_IPA_PCIE3_CTL0_RD_SEC                                                                    0x4
#define MASK_REG_FW0_IPA_IPA_EB_RD_SEC                                                                        0x2
#define MASK_REG_FW0_IPA_IPA_RST_RD_SEC                                                                       0x1
#define MASK_REG_FW0_IPA_INT_TO_CM4_EN_REG_RD_SEC                                                             0x800000
#define MASK_REG_FW0_IPA_INT_TO_AP_EN_REG_RD_SEC                                                              0x400000
#define MASK_REG_FW0_IPA_INT_TO_CM4_STATUS_REG_RD_SEC                                                         0x200000
#define MASK_REG_FW0_IPA_INT_TO_AP_STATUS_REG_RD_SEC                                                          0x100000
#define MASK_REG_FW0_IPA_CM4_SPORT_REMAP_CTRL_REG_RD_SEC                                                      0x80000
#define MASK_REG_FW0_IPA_CM4_DPORT_REMAP_CTRL_REG_RD_SEC                                                      0x40000
#define MASK_REG_FW0_IPA_CM4_IPORT_REMAP_CTRL_REG_RD_SEC                                                      0x20000
#define MASK_REG_FW0_IPA_CM4_DCACHE_CTRL_REG_RD_SEC                                                           0x10000
#define MASK_REG_FW0_IPA_CM4_ICACHE_CTRL_REG_RD_SEC                                                           0x8000
#define MASK_REG_FW0_IPA_CM4_WDG_RST_FLAG_RD_SEC                                                              0x4000
#define MASK_REG_FW0_IPA_CM4_INT_STAT_RD_SEC                                                                  0x2000
#define MASK_REG_FW0_IPA_CM4_MAIN_STATOUT_RD_SEC                                                              0x1000
#define MASK_REG_FW0_IPA_CM4_CORE_AUXFAULT_CFG_RD_SEC                                                         0x800
#define MASK_REG_FW0_IPA_CM4_CORE_SYSTICK_CFG_RD_SEC                                                          0x400
#define MASK_REG_FW0_IPA_CM4_CORE_CFG1_RD_SEC                                                                 0x200
#define MASK_REG_FW0_IPA_CM4_SYS_SOFT_RST_RD_SEC                                                              0x100
#define MASK_REG_FW0_IPA_PCIE3_DEBUG_RD_SEC                                                                   0x80
#define MASK_REG_FW0_IPA_PCIE2_DEBUG_RD_SEC                                                                   0x40
#define MASK_REG_FW0_IPA_USB3_DEBUG_2_RD_SEC                                                                  0x20
#define MASK_REG_FW0_IPA_USB3_DEBUG_1_RD_SEC                                                                  0x10
#define MASK_REG_FW0_IPA_USB3_DEBUG_0_RD_SEC                                                                  0x8
#define MASK_REG_FW0_IPA_GEN3_BRIDGE_DEBUG_SIGNAL_W_RD_SEC                                                    0x4
#define MASK_REG_FW0_IPA_GEN2_BRIDGE_DEBUG_SIGNAL_W_RD_SEC                                                    0x2
#define MASK_REG_FW0_IPA_AP2IPA_BRIDGE_DEBUG_SIGNAL_R_RD_SEC                                                  0x1
#define MASK_REG_FW0_IPA_IPA_SYS_STATUS_WR_SEC                                                                0x80000000
#define MASK_REG_FW0_IPA_MISC_CFG_WR_SEC                                                                      0x40000000
#define MASK_REG_FW0_IPA_IPA_MTX_FREQ_LSLP_ALLOW_WR_SEC                                                       0x20000000
#define MASK_REG_FW0_IPA_IPA_MTX_FREQ_ALLOW_WR_SEC                                                            0x10000000
#define MASK_REG_FW0_IPA_MATRIX_LPC_CTRL_WR_SEC                                                               0x8000000
#define MASK_REG_FW0_IPA_MTX_QOS_1_WR_SEC                                                                     0x4000000
#define MASK_REG_FW0_IPA_MTX_QOS_0_WR_SEC                                                                     0x2000000
#define MASK_REG_FW0_IPA_ASYNC_BRG_G3_LPC_WR_SEC                                                              0x1000000
#define MASK_REG_FW0_IPA_ASYNC_BRG_G2_LPC_WR_SEC                                                              0x800000
#define MASK_REG_FW0_IPA_S8_LPC_WR_SEC                                                                        0x400000
#define MASK_REG_FW0_IPA_S7_LPC_WR_SEC                                                                        0x200000
#define MASK_REG_FW0_IPA_S6_LPC_WR_SEC                                                                        0x100000
#define MASK_REG_FW0_IPA_S5_LPC_WR_SEC                                                                        0x80000
#define MASK_REG_FW0_IPA_S4_LPC_WR_SEC                                                                        0x40000
#define MASK_REG_FW0_IPA_S3_LPC_WR_SEC                                                                        0x20000
#define MASK_REG_FW0_IPA_S2_LPC_WR_SEC                                                                        0x10000
#define MASK_REG_FW0_IPA_S1_LPC_WR_SEC                                                                        0x8000
#define MASK_REG_FW0_IPA_S0_LPC_WR_SEC                                                                        0x4000
#define MASK_REG_FW0_IPA_MAIN_MTX_LPC_WR_SEC                                                                  0x2000
#define MASK_REG_FW0_IPA_M7_LPC_WR_SEC                                                                        0x1000
#define MASK_REG_FW0_IPA_M6_LPC_WR_SEC                                                                        0x800
#define MASK_REG_FW0_IPA_M5_LPC_WR_SEC                                                                        0x400
#define MASK_REG_FW0_IPA_M4_LPC_WR_SEC                                                                        0x200
#define MASK_REG_FW0_IPA_M3_LPC_WR_SEC                                                                        0x100
#define MASK_REG_FW0_IPA_M2_LPC_WR_SEC                                                                        0x80
#define MASK_REG_FW0_IPA_M1_LPC_WR_SEC                                                                        0x40
#define MASK_REG_FW0_IPA_M0_LPC_WR_SEC                                                                        0x20
#define MASK_REG_FW0_IPA_USB_CTL0_WR_SEC                                                                      0x10
#define MASK_REG_FW0_IPA_PCIE2_CTL0_WR_SEC                                                                    0x8
#define MASK_REG_FW0_IPA_PCIE3_CTL0_WR_SEC                                                                    0x4
#define MASK_REG_FW0_IPA_IPA_EB_WR_SEC                                                                        0x2
#define MASK_REG_FW0_IPA_IPA_RST_WR_SEC                                                                       0x1
#define MASK_REG_FW0_IPA_INT_TO_CM4_EN_REG_WR_SEC                                                             0x800000
#define MASK_REG_FW0_IPA_INT_TO_AP_EN_REG_WR_SEC                                                              0x400000
#define MASK_REG_FW0_IPA_INT_TO_CM4_STATUS_REG_WR_SEC                                                         0x200000
#define MASK_REG_FW0_IPA_INT_TO_AP_STATUS_REG_WR_SEC                                                          0x100000
#define MASK_REG_FW0_IPA_CM4_SPORT_REMAP_CTRL_REG_WR_SEC                                                      0x80000
#define MASK_REG_FW0_IPA_CM4_DPORT_REMAP_CTRL_REG_WR_SEC                                                      0x40000
#define MASK_REG_FW0_IPA_CM4_IPORT_REMAP_CTRL_REG_WR_SEC                                                      0x20000
#define MASK_REG_FW0_IPA_CM4_DCACHE_CTRL_REG_WR_SEC                                                           0x10000
#define MASK_REG_FW0_IPA_CM4_ICACHE_CTRL_REG_WR_SEC                                                           0x8000
#define MASK_REG_FW0_IPA_CM4_WDG_RST_FLAG_WR_SEC                                                              0x4000
#define MASK_REG_FW0_IPA_CM4_INT_STAT_WR_SEC                                                                  0x2000
#define MASK_REG_FW0_IPA_CM4_MAIN_STATOUT_WR_SEC                                                              0x1000
#define MASK_REG_FW0_IPA_CM4_CORE_AUXFAULT_CFG_WR_SEC                                                         0x800
#define MASK_REG_FW0_IPA_CM4_CORE_SYSTICK_CFG_WR_SEC                                                          0x400
#define MASK_REG_FW0_IPA_CM4_CORE_CFG1_WR_SEC                                                                 0x200
#define MASK_REG_FW0_IPA_CM4_SYS_SOFT_RST_WR_SEC                                                              0x100
#define MASK_REG_FW0_IPA_PCIE3_DEBUG_WR_SEC                                                                   0x80
#define MASK_REG_FW0_IPA_PCIE2_DEBUG_WR_SEC                                                                   0x40
#define MASK_REG_FW0_IPA_USB3_DEBUG_2_WR_SEC                                                                  0x20
#define MASK_REG_FW0_IPA_USB3_DEBUG_1_WR_SEC                                                                  0x10
#define MASK_REG_FW0_IPA_USB3_DEBUG_0_WR_SEC                                                                  0x8
#define MASK_REG_FW0_IPA_GEN3_BRIDGE_DEBUG_SIGNAL_W_WR_SEC                                                    0x4
#define MASK_REG_FW0_IPA_GEN2_BRIDGE_DEBUG_SIGNAL_W_WR_SEC                                                    0x2
#define MASK_REG_FW0_IPA_AP2IPA_BRIDGE_DEBUG_SIGNAL_R_WR_SEC                                                  0x1
#define MASK_REG_FW0_IPA_BIT_CTRL_ADDR_ARRAY0                                                                 0x3fff
#define MASK_REG_FW0_IPA_BIT_CTRL_ADDR_ARRAY1                                                                 0x3fff
#define MASK_REG_FW0_IPA_BIT_CTRL_ADDR_ARRAY2                                                                 0x3fff
#define MASK_REG_FW0_IPA_BIT_CTRL_ADDR_ARRAY3                                                                 0x3fff
#define MASK_REG_FW0_IPA_BIT_CTRL_ADDR_ARRAY4                                                                 0x3fff
#define MASK_REG_FW0_IPA_BIT_CTRL_ADDR_ARRAY5                                                                 0x3fff
#define MASK_REG_FW0_IPA_BIT_CTRL_ADDR_ARRAY6                                                                 0x3fff
#define MASK_REG_FW0_IPA_BIT_CTRL_ADDR_ARRAY7                                                                 0x3fff
#define MASK_REG_FW0_IPA_BIT_CTRL_ADDR_ARRAY8                                                                 0x3fff
#define MASK_REG_FW0_IPA_BIT_CTRL_ADDR_ARRAY9                                                                 0x3fff
#define MASK_REG_FW0_IPA_BIT_CTRL_ADDR_ARRAY10                                                                0x3fff
#define MASK_REG_FW0_IPA_BIT_CTRL_ADDR_ARRAY11                                                                0x3fff
#define MASK_REG_FW0_IPA_BIT_CTRL_ADDR_ARRAY12                                                                0x3fff
#define MASK_REG_FW0_IPA_BIT_CTRL_ADDR_ARRAY13                                                                0x3fff
#define MASK_REG_FW0_IPA_BIT_CTRL_ADDR_ARRAY14                                                                0x3fff
#define MASK_REG_FW0_IPA_BIT_CTRL_ADDR_ARRAY15                                                                0x3fff
#define MASK_REG_FW0_IPA_BIT_CTRL_ARRAY0                                                                      0xffffffff
#define MASK_REG_FW0_IPA_BIT_CTRL_ARRAY1                                                                      0xffffffff
#define MASK_REG_FW0_IPA_BIT_CTRL_ARRAY2                                                                      0xffffffff
#define MASK_REG_FW0_IPA_BIT_CTRL_ARRAY3                                                                      0xffffffff
#define MASK_REG_FW0_IPA_BIT_CTRL_ARRAY4                                                                      0xffffffff
#define MASK_REG_FW0_IPA_BIT_CTRL_ARRAY5                                                                      0xffffffff
#define MASK_REG_FW0_IPA_BIT_CTRL_ARRAY6                                                                      0xffffffff
#define MASK_REG_FW0_IPA_BIT_CTRL_ARRAY7                                                                      0xffffffff
#define MASK_REG_FW0_IPA_BIT_CTRL_ARRAY8                                                                      0xffffffff
#define MASK_REG_FW0_IPA_BIT_CTRL_ARRAY9                                                                      0xffffffff
#define MASK_REG_FW0_IPA_BIT_CTRL_ARRAY10                                                                     0xffffffff
#define MASK_REG_FW0_IPA_BIT_CTRL_ARRAY11                                                                     0xffffffff
#define MASK_REG_FW0_IPA_BIT_CTRL_ARRAY12                                                                     0xffffffff
#define MASK_REG_FW0_IPA_BIT_CTRL_ARRAY13                                                                     0xffffffff
#define MASK_REG_FW0_IPA_BIT_CTRL_ARRAY14                                                                     0xffffffff
#define MASK_REG_FW0_IPA_BIT_CTRL_ARRAY15                                                                     0xffffffff
#define MASK_REG_FW1_AON_PLL_WAIT_CNT1_RD_SEC                                                                 0x80000000
#define MASK_REG_FW1_AON_PLL_WAIT_CNT0_RD_SEC                                                                 0x40000000
#define MASK_REG_FW1_AON_XTL_WAIT_CNT_RD_SEC                                                                  0x20000000
#define MASK_REG_FW1_AON_AP_WAKEUP_POR_CFG_RD_SEC                                                             0x10000000
#define MASK_REG_FW1_AON_PD_PUB_SYS_CFG_RD_SEC                                                                0x8000000
#define MASK_REG_FW1_AON_PLL_WAIT_CNT3_RD_SEC                                                                 0x4000000
#define MASK_REG_FW1_AON_PUBCP_FRC_STOP_REQ_FOR_WTL_RD_SEC                                                    0x2000000
#define MASK_REG_FW1_AON_PD_AUDCP_SYS_CFG_RD_SEC                                                              0x1000000
#define MASK_REG_FW1_AON_PD_AUDCP_AUDDSP_CFG_RD_SEC                                                           0x800000
#define MASK_REG_FW1_AON_PD_PUBCP_SYS_CFG_RD_SEC                                                              0x400000
#define MASK_REG_FW1_AON_PD_WTLCP_SYS_CFG_RD_SEC                                                              0x200000
#define MASK_REG_FW1_AON_PD_WTLCP_TD_PROC_CFG_RD_SEC                                                          0x100000
#define MASK_REG_FW1_AON_PD_WTLCP_LTE_PROC_CFG_RD_SEC                                                         0x80000
#define MASK_REG_FW1_AON_PD_WTLCP_HU3GE_B_CFG_RD_SEC                                                          0x40000
#define MASK_REG_FW1_AON_PD_WTLCP_HU3GE_A_CFG_RD_SEC                                                          0x20000
#define MASK_REG_FW1_AON_PD_WTLCP_TGDSP_CFG_RD_SEC                                                            0x10000
#define MASK_REG_FW1_AON_PD_WTLCP_LDSP_CFG_RD_SEC                                                             0x8000
#define MASK_REG_FW1_AON_PD_WTLCP_LTE_DPFEC_CFG_RD_SEC                                                        0x4000
#define MASK_REG_FW1_AON_PD_WTLCP_LTE_CE_CFG_RD_SEC                                                           0x2000
#define MASK_REG_FW1_AON_PD_GPU_TOP_CFG0_RD_SEC                                                               0x1000
#define MASK_REG_FW1_AON_PD_GPU_RGX_DUST_CFG1_RD_SEC                                                          0x800
#define MASK_REG_FW1_AON_PD_GPU_RGX_DUST_CFG0_RD_SEC                                                          0x400
#define MASK_REG_FW1_AON_PD_MM_TOP_CFG_RD_SEC                                                                 0x200
#define MASK_REG_FW1_AON_PD_AP_VDSP_CFG_RD_SEC                                                                0x100
#define MASK_REG_FW1_AON_PD_AP_SYS_CFG_RD_SEC                                                                 0x80
#define MASK_REG_FW1_AON_PD_AP_VSP_CFG_RD_SEC                                                                 0x40
#define MASK_REG_FW1_AON_PD_APCPU_TOP_CFG2_RD_SEC                                                             0x20
#define MASK_REG_FW1_AON_PD_APCPU_C3_CFG_RD_SEC                                                               0x10
#define MASK_REG_FW1_AON_PD_APCPU_C2_CFG_RD_SEC                                                               0x8
#define MASK_REG_FW1_AON_PD_APCPU_C1_CFG_RD_SEC                                                               0x4
#define MASK_REG_FW1_AON_PD_APCPU_C0_CFG_RD_SEC                                                               0x2
#define MASK_REG_FW1_AON_PD_APCPU_TOP_CFG_RD_SEC                                                              0x1
#define MASK_REG_FW1_AON_BISR_BUSY_STATUS_RD_SEC                                                              0x80000000
#define MASK_REG_FW1_AON_BISR_DONE_STATUS_RD_SEC                                                              0x40000000
#define MASK_REG_FW1_AON_DDR_PHY_RET_CFG_RD_SEC                                                               0x20000000
#define MASK_REG_FW1_AON_DDR_OP_MODE_CFG_RD_SEC                                                               0x10000000
#define MASK_REG_FW1_AON_PD_SHARED_DCDC_STATE_RD_SEC                                                          0x8000000
#define MASK_REG_FW1_AON_XTLBUF_PCIEV_REL_CFG_RD_SEC                                                          0x4000000
#define MASK_REG_FW1_AON_XTLBUF_PCIEH_REL_CFG_RD_SEC                                                          0x2000000
#define MASK_REG_FW1_AON_XTL_WAIT_CNT1_RD_SEC                                                                 0x1000000
#define MASK_REG_FW1_AON_PUB_SYS_DEEP_SLEEP_POLL1_RD_SEC                                                      0x800000
#define MASK_REG_FW1_AON_PUB_SYS_DEEP_SLEEP_POLL0_RD_SEC                                                      0x400000
#define MASK_REG_FW1_AON_PUB_SYS_SLEEP_BYPASS_CFG_RD_SEC                                                      0x200000
#define MASK_REG_FW1_AON_SLEEP_STATUS_RD_SEC                                                                  0x100000
#define MASK_REG_FW1_AON_DDR_SLEEP_CTRL_RD_SEC                                                                0x80000
#define MASK_REG_FW1_AON_SLEEP_CTRL_RD_SEC                                                                    0x40000
#define MASK_REG_FW1_AON_PUB_SYS_AUTO_LIGHT_SLEEP_ENABLE_RD_SEC                                               0x20000
#define MASK_REG_FW1_AON_XTLBUF_LDO_WAIT_CNT_RD_SEC                                                           0x10000
#define MASK_REG_FW1_AON_CP_SLP_STATUS_DBG0_RD_SEC                                                            0x8000
#define MASK_REG_FW1_AON_PCIEPLL_V_REL_CFG_RD_SEC                                                             0x4000
#define MASK_REG_FW1_AON_PCIEPLL_H_REL_CFG_RD_SEC                                                             0x2000
#define MASK_REG_FW1_AON_CP_SOFT_RST_RD_SEC                                                                   0x1000
#define MASK_REG_FW1_AON_RPLL_REL_CFG_RD_SEC                                                                  0x800
#define MASK_REG_FW1_AON_GPLL_REL_CFG_RD_SEC                                                                  0x400
#define MASK_REG_FW1_AON_TWPLL_REL_CFG_RD_SEC                                                                 0x200
#define MASK_REG_FW1_AON_LTEPLL_REL_CFG_RD_SEC                                                                0x100
#define MASK_REG_FW1_AON_DPLL1_REL_CFG_RD_SEC                                                                 0x80
#define MASK_REG_FW1_AON_DPLL0_REL_CFG_RD_SEC                                                                 0x40
#define MASK_REG_FW1_AON_XTLBUF1_REL_CFG_RD_SEC                                                               0x20
#define MASK_REG_FW1_AON_XTLBUF0_REL_CFG_RD_SEC                                                               0x10
#define MASK_REG_FW1_AON_ISPPLL_REL_CFG_RD_SEC                                                                0x8
#define MASK_REG_FW1_AON_XTL1_REL_CFG_RD_SEC                                                                  0x4
#define MASK_REG_FW1_AON_XTL0_REL_CFG_RD_SEC                                                                  0x2
#define MASK_REG_FW1_AON_PLL_WAIT_CNT2_RD_SEC                                                                 0x1
#define MASK_REG_FW1_AON_APCPU_C7_CORE_INT_DISABLE_RD_SEC                                                     0x80000000
#define MASK_REG_FW1_AON_APCPU_C6_CORE_INT_DISABLE_RD_SEC                                                     0x40000000
#define MASK_REG_FW1_AON_APCPU_C5_CORE_INT_DISABLE_RD_SEC                                                     0x20000000
#define MASK_REG_FW1_AON_APCPU_C4_CORE_INT_DISABLE_RD_SEC                                                     0x10000000
#define MASK_REG_FW1_AON_APCPU_C3_CORE_INT_DISABLE_RD_SEC                                                     0x8000000
#define MASK_REG_FW1_AON_APCPU_C2_CORE_INT_DISABLE_RD_SEC                                                     0x4000000
#define MASK_REG_FW1_AON_APCPU_C1_CORE_INT_DISABLE_RD_SEC                                                     0x2000000
#define MASK_REG_FW1_AON_APCPU_C0_CORE_INT_DISABLE_RD_SEC                                                     0x1000000
#define MASK_REG_FW1_AON_PUBCP_CORE_INT_DISABLE_RD_SEC                                                        0x800000
#define MASK_REG_FW1_AON_WTLCP_LDSP_CORE_INT_DISABLE_RD_SEC                                                   0x400000
#define MASK_REG_FW1_AON_WTLCP_TGDSP_CORE_INT_DISABLE_RD_SEC                                                  0x200000
#define MASK_REG_FW1_AON_MM_SYS_CORE_INT_DISABLE_RD_SEC                                                       0x100000
#define MASK_REG_FW1_AON_AUDCP_SYS_CORE_INT_DISABLE_RD_SEC                                                    0x80000
#define MASK_REG_FW1_AON_MEM_AUTO_SD_CFG_RD_SEC                                                               0x40000
#define MASK_REG_FW1_AON_MEM_AUTO_SLP_CFG_RD_SEC                                                              0x20000
#define MASK_REG_FW1_AON_MPLL2_REL_CFG_RD_SEC                                                                 0x10000
#define MASK_REG_FW1_AON_MPLL1_REL_CFG_RD_SEC                                                                 0x8000
#define MASK_REG_FW1_AON_MPLL0_REL_CFG_RD_SEC                                                                 0x4000
#define MASK_REG_FW1_AON_RCO_CNT_WAIT_CFG_RD_SEC                                                              0x2000
#define MASK_REG_FW1_AON_RCO_REL_CFG_RD_SEC                                                                   0x1000
#define MASK_REG_FW1_AON_PWR_CNT_WAIT_CFG1_RD_SEC                                                             0x800
#define MASK_REG_FW1_AON_PWR_CNT_WAIT_CFG0_RD_SEC                                                             0x400
#define MASK_REG_FW1_AON_APCPU_CORE_WAKEUP_EN_RD_SEC                                                          0x200
#define MASK_REG_FW1_AON_MEM_SD_CFG_RD_SEC                                                                    0x100
#define MASK_REG_FW1_AON_MEM_SLP_CFG_RD_SEC                                                                   0x80
#define MASK_REG_FW1_AON_SLEEP_XTLON_CTRL_RD_SEC                                                              0x40
#define MASK_REG_FW1_AON_BISR_EN_CFG_1_RD_SEC                                                                 0x20
#define MASK_REG_FW1_AON_BISR_BYP_CFG_1_RD_SEC                                                                0x10
#define MASK_REG_FW1_AON_BISR_BUSY_STATUS_1_RD_SEC                                                            0x8
#define MASK_REG_FW1_AON_BISR_DONE_STATUS_1_RD_SEC                                                            0x4
#define MASK_REG_FW1_AON_BISR_EN_CFG_RD_SEC                                                                   0x2
#define MASK_REG_FW1_AON_BISR_BYP_CFG_RD_SEC                                                                  0x1
#define MASK_REG_FW1_AON_PAD_OUT_CHIP_SLEEP_CFG_RD_SEC                                                        0x80000000
#define MASK_REG_FW1_AON_EXT_XTL_EN_CTRL_RD_SEC                                                               0x40000000
#define MASK_REG_FW1_AON_LVDSRFPLL_REL_CFG_RD_SEC                                                             0x20000000
#define MASK_REG_FW1_AON_PAD_OUT_DCDC_AI_EN_CFG_RD_SEC                                                        0x10000000
#define MASK_REG_FW1_AON_SLEEP_CNT_CLR_RD_SEC                                                                 0x8000000
#define MASK_REG_FW1_AON_PMU_DEBUG_RD_SEC                                                                     0x4000000
#define MASK_REG_FW1_AON_IPA_FORCE_WAKEUP_CFG_RD_SEC                                                          0x2000000
#define MASK_REG_FW1_AON_EIC_SEL_RD_SEC                                                                       0x1000000
#define MASK_REG_FW1_AON_PUB_CLK_RDY_RD_SEC                                                                   0x800000
#define MASK_REG_FW1_AON_PUB_ACC_RDY_RD_SEC                                                                   0x400000
#define MASK_REG_FW1_AON_AP_VDSP_DSLP_ENA_RD_SEC                                                              0x200000
#define MASK_REG_FW1_AON_AUDCP_AUDDSP_DSLP_ENA_RD_SEC                                                         0x100000
#define MASK_REG_FW1_AON_AUDCP_SYS_DSLP_ENA_RD_SEC                                                            0x80000
#define MASK_REG_FW1_AON_LIGHT_SLEEP_MON_RD_SEC                                                               0x40000
#define MASK_REG_FW1_AON_LIGHT_SLEEP_ENABLE_RD_SEC                                                            0x20000
#define MASK_REG_FW1_AON_IPA_DSLP_ENA_RD_SEC                                                                  0x10000
#define MASK_REG_FW1_AON_ESE_DSLP_ENA_RD_SEC                                                                  0x8000
#define MASK_REG_FW1_AON_LIGHT_SLEEP_WAKEUP_EN_RD_SEC                                                         0x4000
#define MASK_REG_FW1_AON_PUB_DEEP_SLEEP_WAKEUP_EN_RD_SEC                                                      0x2000
#define MASK_REG_FW1_AON_PUB_DEEP_SLEEP_ENA_RD_SEC                                                            0x1000
#define MASK_REG_FW1_AON_SP_SYS_DSLP_ENA_RD_SEC                                                               0x800
#define MASK_REG_FW1_AON_APCPU_TOP_DSLP_ENA_RD_SEC                                                            0x400
#define MASK_REG_FW1_AON_WTLCP_DSLP_ENA_RD_SEC                                                                0x200
#define MASK_REG_FW1_AON_PUBCP_DSLP_ENA_RD_SEC                                                                0x100
#define MASK_REG_FW1_AON_AP_DSLP_ENA_RD_SEC                                                                   0x80
#define MASK_REG_FW1_AON_WTLCP_LDSP_DSLP_ENA_RD_SEC                                                           0x40
#define MASK_REG_FW1_AON_WTLCP_TGDSP_DSLP_ENA_RD_SEC                                                          0x20
#define MASK_REG_FW1_AON_APLL_REL_CFG_RD_SEC                                                                  0x10
#define MASK_REG_FW1_AON_APCPU_C7_DSLP_ENA_RD_SEC                                                             0x8
#define MASK_REG_FW1_AON_APCPU_C6_DSLP_ENA_RD_SEC                                                             0x4
#define MASK_REG_FW1_AON_APCPU_C5_DSLP_ENA_RD_SEC                                                             0x2
#define MASK_REG_FW1_AON_APCPU_C4_DSLP_ENA_RD_SEC                                                             0x1
#define MASK_REG_FW1_AON_FIREWALL_WAKEUP_PUB_RD_SEC                                                           0x80000000
#define MASK_REG_FW1_AON_GIC_CFG_RD_SEC                                                                       0x40000000
#define MASK_REG_FW1_AON_APCPU_DSLP_ENA_SRST_MASK_CFG_RD_SEC                                                  0x20000000
#define MASK_REG_FW1_AON_PD_DCDC_AI_CFG2_RD_SEC                                                               0x10000000
#define MASK_REG_FW1_AON_PD_DCDC_AI_CFG1_RD_SEC                                                               0x8000000
#define MASK_REG_FW1_AON_PD_DCDC_AI_CFG0_RD_SEC                                                               0x4000000
#define MASK_REG_FW1_AON_PD_APCPU_TOP_CFG4_RD_SEC                                                             0x2000000
#define MASK_REG_FW1_AON_PD_APCPU_TOP_CFG3_RD_SEC                                                             0x1000000
#define MASK_REG_FW1_AON_PD_APCPU_C7_CFG_RD_SEC                                                               0x800000
#define MASK_REG_FW1_AON_PD_APCPU_C6_CFG_RD_SEC                                                               0x400000
#define MASK_REG_FW1_AON_PD_APCPU_C5_CFG_RD_SEC                                                               0x200000
#define MASK_REG_FW1_AON_PD_APCPU_C4_CFG_RD_SEC                                                               0x100000
#define MASK_REG_FW1_AON_PUB_SYS_DEEP_SLEEP_SEL_RD_SEC                                                        0x80000
#define MASK_REG_FW1_AON_ANALOG_PHY_PD_CFG_RD_SEC                                                             0x40000
#define MASK_REG_FW1_AON_APCPU_GIC_RST_EN_RD_SEC                                                              0x20000
#define MASK_REG_FW1_AON_APCPU_C3_DSLP_ENA_RD_SEC                                                             0x10000
#define MASK_REG_FW1_AON_APCPU_C2_DSLP_ENA_RD_SEC                                                             0x8000
#define MASK_REG_FW1_AON_APCPU_C1_DSLP_ENA_RD_SEC                                                             0x4000
#define MASK_REG_FW1_AON_APCPU_C0_DSLP_ENA_RD_SEC                                                             0x2000
#define MASK_REG_FW1_AON_PWR_DGB_PARAMETER_RD_SEC                                                             0x1000
#define MASK_REG_FW1_AON_CGM_PMU_SEL_RD_SEC                                                                   0x800
#define MASK_REG_FW1_AON_PMU_CLK_DIV_CFG_RD_SEC                                                               0x400
#define MASK_REG_FW1_AON_DDR_SLP_WAIT_CNT_RD_SEC                                                              0x200
#define MASK_REG_FW1_AON_PWR_DOMAIN_INT_CLR_RD_SEC                                                            0x100
#define MASK_REG_FW1_AON_AON_MEM_CTRL_RD_SEC                                                                  0x80
#define MASK_REG_FW1_AON_BISR_FORCE_SEL_1_RD_SEC                                                              0x40
#define MASK_REG_FW1_AON_BISR_FORCE_SEL_RD_SEC                                                                0x20
#define MASK_REG_FW1_AON_DCXO_LP_DEEP_SLEEP_CFG_RD_SEC                                                        0x10
#define MASK_REG_FW1_AON_PAD_OUT_DCDC_ARM1_EN_CFG_RD_SEC                                                      0x8
#define MASK_REG_FW1_AON_PAD_OUT_DCDC_ARM0_EN_CFG_RD_SEC                                                      0x4
#define MASK_REG_FW1_AON_PAD_OUT_XTL_EN1_CFG_RD_SEC                                                           0x2
#define MASK_REG_FW1_AON_PAD_OUT_XTL_EN0_CFG_RD_SEC                                                           0x1
#define MASK_REG_FW1_AON_APCPU_MODE_ST_CFG1_RD_SEC                                                            0x80000000
#define MASK_REG_FW1_AON_DEBUG_RECOV_TYPE_CFG_RD_SEC                                                          0x40000000
#define MASK_REG_FW1_AON_WTLCP_HU3GE_NEST_DOMAIN_CTRL_RD_SEC                                                  0x20000000
#define MASK_REG_FW1_AON_WTLCP_DSP_TCM_RAM_POWER_CTRL_RD_SEC                                                  0x10000000
#define MASK_REG_FW1_AON_ESE_FAST_WAKEUP_CTRL_RD_SEC                                                          0x8000000
#define MASK_REG_FW1_AON_PLL_RST_CTRL_STATE1_RD_SEC                                                           0x4000000
#define MASK_REG_FW1_AON_PLL_RST_CTRL_STATE0_RD_SEC                                                           0x2000000
#define MASK_REG_FW1_AON_ISPPLL_RST_CTRL_CFG_RD_SEC                                                           0x1000000
#define MASK_REG_FW1_AON_RPLL_RST_CTRL_CFG_RD_SEC                                                             0x800000
#define MASK_REG_FW1_AON_GPLL_RST_CTRL_CFG_RD_SEC                                                             0x400000
#define MASK_REG_FW1_AON_LTEPLL_RST_CTRL_CFG_RD_SEC                                                           0x200000
#define MASK_REG_FW1_AON_TWPLL_RST_CTRL_CFG_RD_SEC                                                            0x100000
#define MASK_REG_FW1_AON_DPLL1_RST_CTRL_CFG_RD_SEC                                                            0x80000
#define MASK_REG_FW1_AON_DPLL0_RST_CTRL_CFG_RD_SEC                                                            0x40000
#define MASK_REG_FW1_AON_APLL_RST_CTRL_CFG_RD_SEC                                                             0x20000
#define MASK_REG_FW1_AON_MPLL2_RST_CTRL_CFG_RD_SEC                                                            0x10000
#define MASK_REG_FW1_AON_MPLL1_RST_CTRL_CFG_RD_SEC                                                            0x8000
#define MASK_REG_FW1_AON_MPLL0_RST_CTRL_CFG_RD_SEC                                                            0x4000
#define MASK_REG_FW1_AON_MPLL_WAIT_CLK_DIV_CFG_RD_SEC                                                         0x2000
#define MASK_REG_FW1_AON_PD_GPU_TOP_CFG1_RD_SEC                                                               0x1000
#define MASK_REG_FW1_AON_PCIEPLL_V_RST_CTRL_CFG_RD_SEC                                                        0x800
#define MASK_REG_FW1_AON_PCIEPLL_H_RST_CTRL_CFG_RD_SEC                                                        0x400
#define MASK_REG_FW1_AON_APCPU_CORE_FORCE_STOP_RD_SEC                                                         0x200
#define MASK_REG_FW1_AON_PCIE3_PHY_RAM_CFG_RD_SEC                                                             0x100
#define MASK_REG_FW1_AON_PCIE_PERST_CTRL_CFG_RD_SEC                                                           0x80
#define MASK_REG_FW1_AON_PCIE3_PHY_PWR_STABLE_RD_SEC                                                          0x40
#define MASK_REG_FW1_AON_APCPU_C3_SIMD_RET_MODE_RD_SEC                                                        0x20
#define MASK_REG_FW1_AON_APCPU_C2_SIMD_RET_MODE_RD_SEC                                                        0x10
#define MASK_REG_FW1_AON_APCPU_C1_SIMD_RET_MODE_RD_SEC                                                        0x8
#define MASK_REG_FW1_AON_APCPU_C0_SIMD_RET_MODE_RD_SEC                                                        0x4
#define MASK_REG_FW1_AON_APCPU_MODE_ST_CFG_RD_SEC                                                             0x2
#define MASK_REG_FW1_AON_PD_ESE_SYS_CFG_RD_SEC                                                                0x1
#define MASK_REG_FW1_AON_APCPU_CORE7_SW_PCHANNEL_HANDSHAKE_RD_SEC                                             0x80000000
#define MASK_REG_FW1_AON_APCPU_CORE6_SW_PCHANNEL_HANDSHAKE_RD_SEC                                             0x40000000
#define MASK_REG_FW1_AON_APCPU_CORE5_SW_PCHANNEL_HANDSHAKE_RD_SEC                                             0x20000000
#define MASK_REG_FW1_AON_APCPU_CORE4_SW_PCHANNEL_HANDSHAKE_RD_SEC                                             0x10000000
#define MASK_REG_FW1_AON_APCPU_CORE3_SW_PCHANNEL_HANDSHAKE_RD_SEC                                             0x8000000
#define MASK_REG_FW1_AON_APCPU_CORE2_SW_PCHANNEL_HANDSHAKE_RD_SEC                                             0x4000000
#define MASK_REG_FW1_AON_APCPU_CORE1_SW_PCHANNEL_HANDSHAKE_RD_SEC                                             0x2000000
#define MASK_REG_FW1_AON_APCPU_CORE0_SW_PCHANNEL_HANDSHAKE_RD_SEC                                             0x1000000
#define MASK_REG_FW1_AON_SOFTWARE_APCPU_PCHANNEL_HANDSHAKE_ENABLE_RD_SEC                                      0x800000
#define MASK_REG_FW1_AON_SOFTWARE_APCPU_PACTIVE_ENABLE_RD_SEC                                                 0x400000
#define MASK_REG_FW1_AON_APCPU_CLUSTER_SW_PACTIVE_RD_SEC                                                      0x200000
#define MASK_REG_FW1_AON_APCPU_CORE7_SW_PACTIVE_RD_SEC                                                        0x100000
#define MASK_REG_FW1_AON_APCPU_CORE6_SW_PACTIVE_RD_SEC                                                        0x80000
#define MASK_REG_FW1_AON_APCPU_CORE5_SW_PACTIVE_RD_SEC                                                        0x40000
#define MASK_REG_FW1_AON_APCPU_CORE4_SW_PACTIVE_RD_SEC                                                        0x20000
#define MASK_REG_FW1_AON_APCPU_CORE3_SW_PACTIVE_RD_SEC                                                        0x10000
#define MASK_REG_FW1_AON_APCPU_CORE2_SW_PACTIVE_RD_SEC                                                        0x8000
#define MASK_REG_FW1_AON_APCPU_CORE1_SW_PACTIVE_RD_SEC                                                        0x4000
#define MASK_REG_FW1_AON_APCPU_CORE0_SW_PACTIVE_RD_SEC                                                        0x2000
#define MASK_REG_FW1_AON_PUB_DFS_FRQ_SEL_RD_SEC                                                               0x1000
#define MASK_REG_FW1_AON_DUAL_RAIL_RAM_FORCE_SLP_CFG_RD_SEC                                                   0x800
#define MASK_REG_FW1_AON_DUAL_RAIL_RAM_FORCE_PD_CFG_RD_SEC                                                    0x400
#define MASK_REG_FW1_AON_APCPU_SOFT_INT_GEN_RD_SEC                                                            0x200
#define MASK_REG_FW1_AON_APCPU_PCHANNEL_STATE1_RD_SEC                                                         0x100
#define MASK_REG_FW1_AON_APCPU_PCHANNEL_STATE0_RD_SEC                                                         0x80
#define MASK_REG_FW1_AON_APCPU_CORINTH_SCU_CLK_GATE_CFG_RD_SEC                                                0x40
#define MASK_REG_FW1_AON_APCPU_SOFT_RST_TYPE_CFG_RD_SEC                                                       0x20
#define MASK_REG_FW1_AON_APCPU_MODE_ST_FRC_ON_CFG_RD_SEC                                                      0x10
#define MASK_REG_FW1_AON_ANANKELITE_MEM_POWER_CFG_RD_SEC                                                      0x8
#define MASK_REG_FW1_AON_DEBUG_STATE_MARK_RD_SEC                                                              0x4
#define MASK_REG_FW1_AON_APCPU_MODE_ST_CFG3_RD_SEC                                                            0x2
#define MASK_REG_FW1_AON_APCPU_MODE_ST_CFG2_RD_SEC                                                            0x1
#define MASK_REG_FW1_AON_PD_AI_CAMBRICON_CFG_RD_SEC                                                           0x80000000
#define MASK_REG_FW1_AON_PD_AI_SYS_CFG_RD_SEC                                                                 0x40000000
#define MASK_REG_FW1_AON_PD_AI_POWERVR_CFG_RD_SEC                                                             0x20000000
#define MASK_REG_FW1_AON_APCPU_TOP_RAM_POWER_CTRL_RD_SEC                                                      0x10000000
#define MASK_REG_FW1_AON_WDG_TRIG_DBG_RECOV_CFG_RD_SEC                                                        0x8000000
#define MASK_REG_FW1_AON_SRAM_DLY_CTRL_CFG_RD_SEC                                                             0x4000000
#define MASK_REG_FW1_AON_DPLL1_CNT_DONE_BYP_RD_SEC                                                            0x2000000
#define MASK_REG_FW1_AON_SP_CLK_GATE_BYP_CFG_RD_SEC                                                           0x1000000
#define MASK_REG_FW1_AON_ALL_PLL_PD_RCO_BYP_RD_SEC                                                            0x800000
#define MASK_REG_FW1_AON_OFF_EMU_TO_OFF_CFG_RD_SEC                                                            0x400000
#define MASK_REG_FW1_AON_APCPU_DUAL_RAIL_RAM_FORCE_ON_CFG_RD_SEC                                              0x200000
#define MASK_REG_FW1_AON_OFF_EMU_CLR_IN_DISABLE_CFG_RD_SEC                                                    0x100000
#define MASK_REG_FW1_AON_DVFS_BLOCK_SHUTDOWN_CFG_RD_SEC                                                       0x80000
#define MASK_REG_FW1_AON_APCPU_CSYSPWRUP_WAKEUP_EN_CFG_RD_SEC                                                 0x40000
#define MASK_REG_FW1_AON_INT_REQ_MODE_ST_APCPU_CLUSTER_INF_RD_SEC                                             0x20000
#define MASK_REG_FW1_AON_INT_REQ_MODE_ST_APCPU_CORE7_INF_RD_SEC                                               0x10000
#define MASK_REG_FW1_AON_INT_REQ_MODE_ST_APCPU_CORE6_INF_RD_SEC                                               0x8000
#define MASK_REG_FW1_AON_INT_REQ_MODE_ST_APCPU_CORE5_INF_RD_SEC                                               0x4000
#define MASK_REG_FW1_AON_INT_REQ_MODE_ST_APCPU_CORE4_INF_RD_SEC                                               0x2000
#define MASK_REG_FW1_AON_INT_REQ_MODE_ST_APCPU_CORE3_INF_RD_SEC                                               0x1000
#define MASK_REG_FW1_AON_INT_REQ_MODE_ST_APCPU_CORE2_INF_RD_SEC                                               0x800
#define MASK_REG_FW1_AON_INT_REQ_MODE_ST_APCPU_CORE1_INF_RD_SEC                                               0x400
#define MASK_REG_FW1_AON_INT_REQ_MODE_ST_APCPU_CORE0_INF_RD_SEC                                               0x200
#define MASK_REG_FW1_AON_INT_REQ_MODE_ST_RECORD_RD_SEC                                                        0x100
#define MASK_REG_FW1_AON_INT_REQ_APCPU_MODE_ST_CLR_RD_SEC                                                     0x80
#define MASK_REG_FW1_AON_INT_REQ_APCPU_MODE_ST_ENABLE_RD_SEC                                                  0x40
#define MASK_REG_FW1_AON_APCPU_DENY_TIME_THRESHOLD_CFG_RD_SEC                                                 0x20
#define MASK_REG_FW1_AON_APCPU_MODE_ST_CGM_EN_CFG_RD_SEC                                                      0x10
#define MASK_REG_FW1_AON_ANALOG_PHY_PWRON_CFG_RD_SEC                                                          0x8
#define MASK_REG_FW1_AON_GPIO_FORCE_GATING_PLL_CFG_RD_SEC                                                     0x4
#define MASK_REG_FW1_AON_WTLCP_DPFEC_NEST_DOMAIN_CTRL_RD_SEC                                                  0x2
#define MASK_REG_FW1_AON_APCPU_CLUSTER_SW_PCHANNEL_HANDSHAKE_RD_SEC                                           0x1
#define MASK_REG_FW1_AON_PD_WTLCP_LTE_CE_SHUTDOWN_MARK_STATUS_RD_SEC                                          0x80000000
#define MASK_REG_FW1_AON_PD_AP_VDSP_SHUTDOWN_MARK_STATUS_RD_SEC                                               0x40000000
#define MASK_REG_FW1_AON_PD_MM_TOP_SHUTDOWN_MARK_STATUS_RD_SEC                                                0x20000000
#define MASK_REG_FW1_AON_PD_GPU_TOP_SHUTDOWN_MARK_STATUS_RD_SEC                                               0x10000000
#define MASK_REG_FW1_AON_PD_AP_SYS_SHUTDOWN_MARK_STATUS_RD_SEC                                                0x8000000
#define MASK_REG_FW1_AON_PD_APCPU_TOP_SHUTDOWN_MARK_STATUS_RD_SEC                                             0x4000000
#define MASK_REG_FW1_AON_PD_APCPU_C3_SHUTDOWN_MARK_STATUS_RD_SEC                                              0x2000000
#define MASK_REG_FW1_AON_PD_APCPU_C2_SHUTDOWN_MARK_STATUS_RD_SEC                                              0x1000000
#define MASK_REG_FW1_AON_PD_APCPU_C1_SHUTDOWN_MARK_STATUS_RD_SEC                                              0x800000
#define MASK_REG_FW1_AON_PD_APCPU_C0_SHUTDOWN_MARK_STATUS_RD_SEC                                              0x400000
#define MASK_REG_FW1_AON_AXI_LP_CTRL_DISABLE_RD_SEC                                                           0x200000
#define MASK_REG_FW1_AON_UFS_PWR_GATE_BYP_CFG_RD_SEC                                                          0x100000
#define MASK_REG_FW1_AON_APCPU_WFI_MARK_RD_SEC                                                                0x80000
#define MASK_REG_FW1_AON_APCU_MODE_STATE2_RD_SEC                                                              0x40000
#define MASK_REG_FW1_AON_APCU_MODE_STATE1_RD_SEC                                                              0x20000
#define MASK_REG_FW1_AON_APCU_MODE_STATE0_RD_SEC                                                              0x10000
#define MASK_REG_FW1_AON_PWR_STATUS8_DBG_RD_SEC                                                               0x8000
#define MASK_REG_FW1_AON_PWR_STATUS7_DBG_RD_SEC                                                               0x4000
#define MASK_REG_FW1_AON_PWR_STATUS6_DBG_RD_SEC                                                               0x2000
#define MASK_REG_FW1_AON_PWR_STATUS5_DBG_RD_SEC                                                               0x1000
#define MASK_REG_FW1_AON_PWR_STATUS4_DBG_RD_SEC                                                               0x800
#define MASK_REG_FW1_AON_PWR_STATUS3_DBG_RD_SEC                                                               0x400
#define MASK_REG_FW1_AON_PWR_STATUS2_DBG_RD_SEC                                                               0x200
#define MASK_REG_FW1_AON_PWR_STATUS1_DBG_RD_SEC                                                               0x100
#define MASK_REG_FW1_AON_PWR_STATUS0_DBG_RD_SEC                                                               0x80
#define MASK_REG_FW1_AON_ESE_ACCESS_DDR_CFG_RD_SEC                                                            0x40
#define MASK_REG_FW1_AON_FORCE_SYSTEM_SLEEP_CFG_RD_SEC                                                        0x20
#define MASK_REG_FW1_AON_FORCE_LIGHT_SLEEP_CFG_RD_SEC                                                         0x10
#define MASK_REG_FW1_AON_FORCE_DEEP_SLEEP_CFG_RD_SEC                                                          0x8
#define MASK_REG_FW1_AON_FORCE_PUB_DEEP_SLEEP_CFG_RD_SEC                                                      0x4
#define MASK_REG_FW1_AON_APCPU_MODE_ST_SOFT_RST_RD_SEC                                                        0x2
#define MASK_REG_FW1_AON_PD_IPA_SYS_CFG_RD_SEC                                                                0x1
#define MASK_REG_FW1_AON_SYS_SOFT_RST_BUSY_RD_SEC                                                             0x80000000
#define MASK_REG_FW1_AON_AON_SYS_LIGHT_SLEEP_CNT_RD_SEC                                                       0x40000000
#define MASK_REG_FW1_AON_AUDCP_SYS_LIGHT_SLEEP_CNT_RD_SEC                                                     0x20000000
#define MASK_REG_FW1_AON_PUBCP_LIGHT_SLEEP_CNT_RD_SEC                                                         0x10000000
#define MASK_REG_FW1_AON_WTLCP_LIGHT_SLEEP_CNT_RD_SEC                                                         0x8000000
#define MASK_REG_FW1_AON_AP_LIGHT_SLEEP_CNT_RD_SEC                                                            0x4000000
#define MASK_REG_FW1_AON_PUB_SYS_DEEP_SLEEP_CNT_RD_SEC                                                        0x2000000
#define MASK_REG_FW1_AON_AUDCP_SYS_DEEP_SLEEP_CNT_RD_SEC                                                      0x1000000
#define MASK_REG_FW1_AON_PUBCP_DEEP_SLEEP_CNT_RD_SEC                                                          0x800000
#define MASK_REG_FW1_AON_WTLCP_DEEP_SLEEP_CNT_RD_SEC                                                          0x400000
#define MASK_REG_FW1_AON_SP_SYS_DEEP_SLEEP_CNT_RD_SEC                                                         0x200000
#define MASK_REG_FW1_AON_AP_DEEP_SLEEP_CNT_RD_SEC                                                             0x100000
#define MASK_REG_FW1_AON_PUB_SYS_LIGHT_SLEEP_CNT_RD_SEC                                                       0x80000
#define MASK_REG_FW1_AON_AUDCP_SYS_SLEEP_CNT_RD_SEC                                                           0x40000
#define MASK_REG_FW1_AON_PUBCP_SYS_SLEEP_CNT_RD_SEC                                                           0x20000
#define MASK_REG_FW1_AON_WTLCP_SYS_SLEEP_CNT_RD_SEC                                                           0x10000
#define MASK_REG_FW1_AON_AP_SYS_SLEEP_CNT_RD_SEC                                                              0x8000
#define MASK_REG_FW1_AON_APCPU_TOP_SLEEP_CNT_RD_SEC                                                           0x4000
#define MASK_REG_FW1_AON_PD_GPU_RGX_DUST_SHUTDOWN_MARK_STATUS_RD_SEC                                          0x2000
#define MASK_REG_FW1_AON_PD_AUDCP_AUDDSP_SHUTDOWN_MARK_STATUS_RD_SEC                                          0x1000
#define MASK_REG_FW1_AON_PD_PUB_SYS_SHUTDOWN_MARK_STATUS_RD_SEC                                               0x800
#define MASK_REG_FW1_AON_PD_AUDCP_SYS_SHUTDOWN_MARK_STATUS_RD_SEC                                             0x400
#define MASK_REG_FW1_AON_PD_WTLCP_TD_PROC_SHUTDOWN_MARK_STATUS_RD_SEC                                         0x200
#define MASK_REG_FW1_AON_PD_WTLCP_LTE_PROC_SHUTDOWN_MARK_STATUS_RD_SEC                                        0x100
#define MASK_REG_FW1_AON_PD_PUBCP_SYS_SHUTDOWN_MARK_STATUS_RD_SEC                                             0x80
#define MASK_REG_FW1_AON_PD_WTLCP_SYS_SHUTDOWN_MARK_STATUS_RD_SEC                                             0x40
#define MASK_REG_FW1_AON_PD_WTLCP_HU3GE_B_SHUTDOWN_MARK_STATUS_RD_SEC                                         0x20
#define MASK_REG_FW1_AON_PD_WTLCP_HU3GE_A_SHUTDOWN_MARK_STATUS_RD_SEC                                         0x10
#define MASK_REG_FW1_AON_PD_WTLCP_TGDSP_SHUTDOWN_MARK_STATUS_RD_SEC                                           0x8
#define MASK_REG_FW1_AON_PD_WTLCP_LDSP_SHUTDOWN_MARK_STATUS_RD_SEC                                            0x4
#define MASK_REG_FW1_AON_PD_AP_VSP_SHUTDOWN_MARK_STATUS_RD_SEC                                                0x2
#define MASK_REG_FW1_AON_PD_WTLCP_LTE_DPFEC_SHUTDOWN_MARK_STATUS_RD_SEC                                       0x1
#define MASK_REG_FW1_AON_RESERVED_REG_RD_SEC                                                                  0x1000000
#define MASK_REG_FW1_AON_IPA_LIGHT_SLEEP_CNT_RD_SEC                                                           0x800000
#define MASK_REG_FW1_AON_IPA_SYS_SLEEP_CNT_RD_SEC                                                             0x400000
#define MASK_REG_FW1_AON_IPA_DEEP_SLEEP_CNT_RD_SEC                                                            0x200000
#define MASK_REG_FW1_AON_ESE_LIGHT_SLEEP_CNT_RD_SEC                                                           0x100000
#define MASK_REG_FW1_AON_PD_AI_CAMBRICON_SHUTDOWN_MARK_STATUS_RD_SEC                                          0x80000
#define MASK_REG_FW1_AON_PD_AI_POWERVR_SHUTDOWN_MARK_STATUS_RD_SEC                                            0x40000
#define MASK_REG_FW1_AON_PD_AI_SHUTDOWN_MARK_STATUS_RD_SEC                                                    0x20000
#define MASK_REG_FW1_AON_PD_IPA_SHUTDOWN_MARK_STATUS_RD_SEC                                                   0x10000
#define MASK_REG_FW1_AON_ESE_SYS_SLEEP_CNT_RD_SEC                                                             0x8000
#define MASK_REG_FW1_AON_ESE_DEEP_SLEEP_CNT_RD_SEC                                                            0x4000
#define MASK_REG_FW1_AON_PD_ESE_SYS_SHUTDOWN_MARK_STATUS_RD_SEC                                               0x2000
#define MASK_REG_FW1_AON_APCPU_TOP_LIGHT_SLEEP_CNT_RD_SEC                                                     0x1000
#define MASK_REG_FW1_AON_APCPU_TOP_DEEP_SLEEP_CNT_RD_SEC                                                      0x800
#define MASK_REG_FW1_AON_PD_APCPU_C7_SHUTDOWN_MARK_STATUS_RD_SEC                                              0x400
#define MASK_REG_FW1_AON_PD_APCPU_C6_SHUTDOWN_MARK_STATUS_RD_SEC                                              0x200
#define MASK_REG_FW1_AON_PD_APCPU_C5_SHUTDOWN_MARK_STATUS_RD_SEC                                              0x100
#define MASK_REG_FW1_AON_PD_APCPU_C4_SHUTDOWN_MARK_STATUS_RD_SEC                                              0x80
#define MASK_REG_FW1_AON_DDR_SLP_CTRL_STATE_RD_SEC                                                            0x40
#define MASK_REG_FW1_AON_EIC_SYS_SEL_RD_SEC                                                                   0x20
#define MASK_REG_FW1_AON_PD_AP_SYS_DBG_SHUTDOWN__EN_RD_SEC                                                    0x10
#define MASK_REG_FW1_AON_PHY_PWR_CNT_DONE_RD_SEC                                                              0x8
#define MASK_REG_FW1_AON_REG_SYS_DDR_PWR_HS_ACK_RD_SEC                                                        0x4
#define MASK_REG_FW1_AON_SOFT_RST_SEL_RD_SEC                                                                  0x2
#define MASK_REG_FW1_AON_REG_SYS_SRST_FRC_LP_ACK_RD_SEC                                                       0x1
#define MASK_REG_FW1_AON_PLL_WAIT_CNT1_WR_SEC                                                                 0x80000000
#define MASK_REG_FW1_AON_PLL_WAIT_CNT0_WR_SEC                                                                 0x40000000
#define MASK_REG_FW1_AON_XTL_WAIT_CNT_WR_SEC                                                                  0x20000000
#define MASK_REG_FW1_AON_AP_WAKEUP_POR_CFG_WR_SEC                                                             0x10000000
#define MASK_REG_FW1_AON_PD_PUB_SYS_CFG_WR_SEC                                                                0x8000000
#define MASK_REG_FW1_AON_PLL_WAIT_CNT3_WR_SEC                                                                 0x4000000
#define MASK_REG_FW1_AON_PUBCP_FRC_STOP_REQ_FOR_WTL_WR_SEC                                                    0x2000000
#define MASK_REG_FW1_AON_PD_AUDCP_SYS_CFG_WR_SEC                                                              0x1000000
#define MASK_REG_FW1_AON_PD_AUDCP_AUDDSP_CFG_WR_SEC                                                           0x800000
#define MASK_REG_FW1_AON_PD_PUBCP_SYS_CFG_WR_SEC                                                              0x400000
#define MASK_REG_FW1_AON_PD_WTLCP_SYS_CFG_WR_SEC                                                              0x200000
#define MASK_REG_FW1_AON_PD_WTLCP_TD_PROC_CFG_WR_SEC                                                          0x100000
#define MASK_REG_FW1_AON_PD_WTLCP_LTE_PROC_CFG_WR_SEC                                                         0x80000
#define MASK_REG_FW1_AON_PD_WTLCP_HU3GE_B_CFG_WR_SEC                                                          0x40000
#define MASK_REG_FW1_AON_PD_WTLCP_HU3GE_A_CFG_WR_SEC                                                          0x20000
#define MASK_REG_FW1_AON_PD_WTLCP_TGDSP_CFG_WR_SEC                                                            0x10000
#define MASK_REG_FW1_AON_PD_WTLCP_LDSP_CFG_WR_SEC                                                             0x8000
#define MASK_REG_FW1_AON_PD_WTLCP_LTE_DPFEC_CFG_WR_SEC                                                        0x4000
#define MASK_REG_FW1_AON_PD_WTLCP_LTE_CE_CFG_WR_SEC                                                           0x2000
#define MASK_REG_FW1_AON_PD_GPU_TOP_CFG0_WR_SEC                                                               0x1000
#define MASK_REG_FW1_AON_PD_GPU_RGX_DUST_CFG1_WR_SEC                                                          0x800
#define MASK_REG_FW1_AON_PD_GPU_RGX_DUST_CFG0_WR_SEC                                                          0x400
#define MASK_REG_FW1_AON_PD_MM_TOP_CFG_WR_SEC                                                                 0x200
#define MASK_REG_FW1_AON_PD_AP_VDSP_CFG_WR_SEC                                                                0x100
#define MASK_REG_FW1_AON_PD_AP_SYS_CFG_WR_SEC                                                                 0x80
#define MASK_REG_FW1_AON_PD_AP_VSP_CFG_WR_SEC                                                                 0x40
#define MASK_REG_FW1_AON_PD_APCPU_TOP_CFG2_WR_SEC                                                             0x20
#define MASK_REG_FW1_AON_PD_APCPU_C3_CFG_WR_SEC                                                               0x10
#define MASK_REG_FW1_AON_PD_APCPU_C2_CFG_WR_SEC                                                               0x8
#define MASK_REG_FW1_AON_PD_APCPU_C1_CFG_WR_SEC                                                               0x4
#define MASK_REG_FW1_AON_PD_APCPU_C0_CFG_WR_SEC                                                               0x2
#define MASK_REG_FW1_AON_PD_APCPU_TOP_CFG_WR_SEC                                                              0x1
#define MASK_REG_FW1_AON_BISR_BUSY_STATUS_WR_SEC                                                              0x80000000
#define MASK_REG_FW1_AON_BISR_DONE_STATUS_WR_SEC                                                              0x40000000
#define MASK_REG_FW1_AON_DDR_PHY_RET_CFG_WR_SEC                                                               0x20000000
#define MASK_REG_FW1_AON_DDR_OP_MODE_CFG_WR_SEC                                                               0x10000000
#define MASK_REG_FW1_AON_PD_SHARED_DCDC_STATE_WR_SEC                                                          0x8000000
#define MASK_REG_FW1_AON_XTLBUF_PCIEV_REL_CFG_WR_SEC                                                          0x4000000
#define MASK_REG_FW1_AON_XTLBUF_PCIEH_REL_CFG_WR_SEC                                                          0x2000000
#define MASK_REG_FW1_AON_XTL_WAIT_CNT1_WR_SEC                                                                 0x1000000
#define MASK_REG_FW1_AON_PUB_SYS_DEEP_SLEEP_POLL1_WR_SEC                                                      0x800000
#define MASK_REG_FW1_AON_PUB_SYS_DEEP_SLEEP_POLL0_WR_SEC                                                      0x400000
#define MASK_REG_FW1_AON_PUB_SYS_SLEEP_BYPASS_CFG_WR_SEC                                                      0x200000
#define MASK_REG_FW1_AON_SLEEP_STATUS_WR_SEC                                                                  0x100000
#define MASK_REG_FW1_AON_DDR_SLEEP_CTRL_WR_SEC                                                                0x80000
#define MASK_REG_FW1_AON_SLEEP_CTRL_WR_SEC                                                                    0x40000
#define MASK_REG_FW1_AON_PUB_SYS_AUTO_LIGHT_SLEEP_ENABLE_WR_SEC                                               0x20000
#define MASK_REG_FW1_AON_XTLBUF_LDO_WAIT_CNT_WR_SEC                                                           0x10000
#define MASK_REG_FW1_AON_CP_SLP_STATUS_DBG0_WR_SEC                                                            0x8000
#define MASK_REG_FW1_AON_PCIEPLL_V_REL_CFG_WR_SEC                                                             0x4000
#define MASK_REG_FW1_AON_PCIEPLL_H_REL_CFG_WR_SEC                                                             0x2000
#define MASK_REG_FW1_AON_CP_SOFT_RST_WR_SEC                                                                   0x1000
#define MASK_REG_FW1_AON_RPLL_REL_CFG_WR_SEC                                                                  0x800
#define MASK_REG_FW1_AON_GPLL_REL_CFG_WR_SEC                                                                  0x400
#define MASK_REG_FW1_AON_TWPLL_REL_CFG_WR_SEC                                                                 0x200
#define MASK_REG_FW1_AON_LTEPLL_REL_CFG_WR_SEC                                                                0x100
#define MASK_REG_FW1_AON_DPLL1_REL_CFG_WR_SEC                                                                 0x80
#define MASK_REG_FW1_AON_DPLL0_REL_CFG_WR_SEC                                                                 0x40
#define MASK_REG_FW1_AON_XTLBUF1_REL_CFG_WR_SEC                                                               0x20
#define MASK_REG_FW1_AON_XTLBUF0_REL_CFG_WR_SEC                                                               0x10
#define MASK_REG_FW1_AON_ISPPLL_REL_CFG_WR_SEC                                                                0x8
#define MASK_REG_FW1_AON_XTL1_REL_CFG_WR_SEC                                                                  0x4
#define MASK_REG_FW1_AON_XTL0_REL_CFG_WR_SEC                                                                  0x2
#define MASK_REG_FW1_AON_PLL_WAIT_CNT2_WR_SEC                                                                 0x1
#define MASK_REG_FW1_AON_APCPU_C7_CORE_INT_DISABLE_WR_SEC                                                     0x80000000
#define MASK_REG_FW1_AON_APCPU_C6_CORE_INT_DISABLE_WR_SEC                                                     0x40000000
#define MASK_REG_FW1_AON_APCPU_C5_CORE_INT_DISABLE_WR_SEC                                                     0x20000000
#define MASK_REG_FW1_AON_APCPU_C4_CORE_INT_DISABLE_WR_SEC                                                     0x10000000
#define MASK_REG_FW1_AON_APCPU_C3_CORE_INT_DISABLE_WR_SEC                                                     0x8000000
#define MASK_REG_FW1_AON_APCPU_C2_CORE_INT_DISABLE_WR_SEC                                                     0x4000000
#define MASK_REG_FW1_AON_APCPU_C1_CORE_INT_DISABLE_WR_SEC                                                     0x2000000
#define MASK_REG_FW1_AON_APCPU_C0_CORE_INT_DISABLE_WR_SEC                                                     0x1000000
#define MASK_REG_FW1_AON_PUBCP_CORE_INT_DISABLE_WR_SEC                                                        0x800000
#define MASK_REG_FW1_AON_WTLCP_LDSP_CORE_INT_DISABLE_WR_SEC                                                   0x400000
#define MASK_REG_FW1_AON_WTLCP_TGDSP_CORE_INT_DISABLE_WR_SEC                                                  0x200000
#define MASK_REG_FW1_AON_MM_SYS_CORE_INT_DISABLE_WR_SEC                                                       0x100000
#define MASK_REG_FW1_AON_AUDCP_SYS_CORE_INT_DISABLE_WR_SEC                                                    0x80000
#define MASK_REG_FW1_AON_MEM_AUTO_SD_CFG_WR_SEC                                                               0x40000
#define MASK_REG_FW1_AON_MEM_AUTO_SLP_CFG_WR_SEC                                                              0x20000
#define MASK_REG_FW1_AON_MPLL2_REL_CFG_WR_SEC                                                                 0x10000
#define MASK_REG_FW1_AON_MPLL1_REL_CFG_WR_SEC                                                                 0x8000
#define MASK_REG_FW1_AON_MPLL0_REL_CFG_WR_SEC                                                                 0x4000
#define MASK_REG_FW1_AON_RCO_CNT_WAIT_CFG_WR_SEC                                                              0x2000
#define MASK_REG_FW1_AON_RCO_REL_CFG_WR_SEC                                                                   0x1000
#define MASK_REG_FW1_AON_PWR_CNT_WAIT_CFG1_WR_SEC                                                             0x800
#define MASK_REG_FW1_AON_PWR_CNT_WAIT_CFG0_WR_SEC                                                             0x400
#define MASK_REG_FW1_AON_APCPU_CORE_WAKEUP_EN_WR_SEC                                                          0x200
#define MASK_REG_FW1_AON_MEM_SD_CFG_WR_SEC                                                                    0x100
#define MASK_REG_FW1_AON_MEM_SLP_CFG_WR_SEC                                                                   0x80
#define MASK_REG_FW1_AON_SLEEP_XTLON_CTRL_WR_SEC                                                              0x40
#define MASK_REG_FW1_AON_BISR_EN_CFG_1_WR_SEC                                                                 0x20
#define MASK_REG_FW1_AON_BISR_BYP_CFG_1_WR_SEC                                                                0x10
#define MASK_REG_FW1_AON_BISR_BUSY_STATUS_1_WR_SEC                                                            0x8
#define MASK_REG_FW1_AON_BISR_DONE_STATUS_1_WR_SEC                                                            0x4
#define MASK_REG_FW1_AON_BISR_EN_CFG_WR_SEC                                                                   0x2
#define MASK_REG_FW1_AON_BISR_BYP_CFG_WR_SEC                                                                  0x1
#define MASK_REG_FW1_AON_PAD_OUT_CHIP_SLEEP_CFG_WR_SEC                                                        0x80000000
#define MASK_REG_FW1_AON_EXT_XTL_EN_CTRL_WR_SEC                                                               0x40000000
#define MASK_REG_FW1_AON_LVDSRFPLL_REL_CFG_WR_SEC                                                             0x20000000
#define MASK_REG_FW1_AON_PAD_OUT_DCDC_AI_EN_CFG_WR_SEC                                                        0x10000000
#define MASK_REG_FW1_AON_SLEEP_CNT_CLR_WR_SEC                                                                 0x8000000
#define MASK_REG_FW1_AON_PMU_DEBUG_WR_SEC                                                                     0x4000000
#define MASK_REG_FW1_AON_IPA_FORCE_WAKEUP_CFG_WR_SEC                                                          0x2000000
#define MASK_REG_FW1_AON_EIC_SEL_WR_SEC                                                                       0x1000000
#define MASK_REG_FW1_AON_PUB_CLK_RDY_WR_SEC                                                                   0x800000
#define MASK_REG_FW1_AON_PUB_ACC_RDY_WR_SEC                                                                   0x400000
#define MASK_REG_FW1_AON_AP_VDSP_DSLP_ENA_WR_SEC                                                              0x200000
#define MASK_REG_FW1_AON_AUDCP_AUDDSP_DSLP_ENA_WR_SEC                                                         0x100000
#define MASK_REG_FW1_AON_AUDCP_SYS_DSLP_ENA_WR_SEC                                                            0x80000
#define MASK_REG_FW1_AON_LIGHT_SLEEP_MON_WR_SEC                                                               0x40000
#define MASK_REG_FW1_AON_LIGHT_SLEEP_ENABLE_WR_SEC                                                            0x20000
#define MASK_REG_FW1_AON_IPA_DSLP_ENA_WR_SEC                                                                  0x10000
#define MASK_REG_FW1_AON_ESE_DSLP_ENA_WR_SEC                                                                  0x8000
#define MASK_REG_FW1_AON_LIGHT_SLEEP_WAKEUP_EN_WR_SEC                                                         0x4000
#define MASK_REG_FW1_AON_PUB_DEEP_SLEEP_WAKEUP_EN_WR_SEC                                                      0x2000
#define MASK_REG_FW1_AON_PUB_DEEP_SLEEP_ENA_WR_SEC                                                            0x1000
#define MASK_REG_FW1_AON_SP_SYS_DSLP_ENA_WR_SEC                                                               0x800
#define MASK_REG_FW1_AON_APCPU_TOP_DSLP_ENA_WR_SEC                                                            0x400
#define MASK_REG_FW1_AON_WTLCP_DSLP_ENA_WR_SEC                                                                0x200
#define MASK_REG_FW1_AON_PUBCP_DSLP_ENA_WR_SEC                                                                0x100
#define MASK_REG_FW1_AON_AP_DSLP_ENA_WR_SEC                                                                   0x80
#define MASK_REG_FW1_AON_WTLCP_LDSP_DSLP_ENA_WR_SEC                                                           0x40
#define MASK_REG_FW1_AON_WTLCP_TGDSP_DSLP_ENA_WR_SEC                                                          0x20
#define MASK_REG_FW1_AON_APLL_REL_CFG_WR_SEC                                                                  0x10
#define MASK_REG_FW1_AON_APCPU_C7_DSLP_ENA_WR_SEC                                                             0x8
#define MASK_REG_FW1_AON_APCPU_C6_DSLP_ENA_WR_SEC                                                             0x4
#define MASK_REG_FW1_AON_APCPU_C5_DSLP_ENA_WR_SEC                                                             0x2
#define MASK_REG_FW1_AON_APCPU_C4_DSLP_ENA_WR_SEC                                                             0x1
#define MASK_REG_FW1_AON_FIREWALL_WAKEUP_PUB_WR_SEC                                                           0x80000000
#define MASK_REG_FW1_AON_GIC_CFG_WR_SEC                                                                       0x40000000
#define MASK_REG_FW1_AON_APCPU_DSLP_ENA_SRST_MASK_CFG_WR_SEC                                                  0x20000000
#define MASK_REG_FW1_AON_PD_DCDC_AI_CFG2_WR_SEC                                                               0x10000000
#define MASK_REG_FW1_AON_PD_DCDC_AI_CFG1_WR_SEC                                                               0x8000000
#define MASK_REG_FW1_AON_PD_DCDC_AI_CFG0_WR_SEC                                                               0x4000000
#define MASK_REG_FW1_AON_PD_APCPU_TOP_CFG4_WR_SEC                                                             0x2000000
#define MASK_REG_FW1_AON_PD_APCPU_TOP_CFG3_WR_SEC                                                             0x1000000
#define MASK_REG_FW1_AON_PD_APCPU_C7_CFG_WR_SEC                                                               0x800000
#define MASK_REG_FW1_AON_PD_APCPU_C6_CFG_WR_SEC                                                               0x400000
#define MASK_REG_FW1_AON_PD_APCPU_C5_CFG_WR_SEC                                                               0x200000
#define MASK_REG_FW1_AON_PD_APCPU_C4_CFG_WR_SEC                                                               0x100000
#define MASK_REG_FW1_AON_PUB_SYS_DEEP_SLEEP_SEL_WR_SEC                                                        0x80000
#define MASK_REG_FW1_AON_ANALOG_PHY_PD_CFG_WR_SEC                                                             0x40000
#define MASK_REG_FW1_AON_APCPU_GIC_RST_EN_WR_SEC                                                              0x20000
#define MASK_REG_FW1_AON_APCPU_C3_DSLP_ENA_WR_SEC                                                             0x10000
#define MASK_REG_FW1_AON_APCPU_C2_DSLP_ENA_WR_SEC                                                             0x8000
#define MASK_REG_FW1_AON_APCPU_C1_DSLP_ENA_WR_SEC                                                             0x4000
#define MASK_REG_FW1_AON_APCPU_C0_DSLP_ENA_WR_SEC                                                             0x2000
#define MASK_REG_FW1_AON_PWR_DGB_PARAMETER_WR_SEC                                                             0x1000
#define MASK_REG_FW1_AON_CGM_PMU_SEL_WR_SEC                                                                   0x800
#define MASK_REG_FW1_AON_PMU_CLK_DIV_CFG_WR_SEC                                                               0x400
#define MASK_REG_FW1_AON_DDR_SLP_WAIT_CNT_WR_SEC                                                              0x200
#define MASK_REG_FW1_AON_PWR_DOMAIN_INT_CLR_WR_SEC                                                            0x100
#define MASK_REG_FW1_AON_AON_MEM_CTRL_WR_SEC                                                                  0x80
#define MASK_REG_FW1_AON_BISR_FORCE_SEL_1_WR_SEC                                                              0x40
#define MASK_REG_FW1_AON_BISR_FORCE_SEL_WR_SEC                                                                0x20
#define MASK_REG_FW1_AON_DCXO_LP_DEEP_SLEEP_CFG_WR_SEC                                                        0x10
#define MASK_REG_FW1_AON_PAD_OUT_DCDC_ARM1_EN_CFG_WR_SEC                                                      0x8
#define MASK_REG_FW1_AON_PAD_OUT_DCDC_ARM0_EN_CFG_WR_SEC                                                      0x4
#define MASK_REG_FW1_AON_PAD_OUT_XTL_EN1_CFG_WR_SEC                                                           0x2
#define MASK_REG_FW1_AON_PAD_OUT_XTL_EN0_CFG_WR_SEC                                                           0x1
#define MASK_REG_FW1_AON_APCPU_MODE_ST_CFG1_WR_SEC                                                            0x80000000
#define MASK_REG_FW1_AON_DEBUG_RECOV_TYPE_CFG_WR_SEC                                                          0x40000000
#define MASK_REG_FW1_AON_WTLCP_HU3GE_NEST_DOMAIN_CTRL_WR_SEC                                                  0x20000000
#define MASK_REG_FW1_AON_WTLCP_DSP_TCM_RAM_POWER_CTRL_WR_SEC                                                  0x10000000
#define MASK_REG_FW1_AON_ESE_FAST_WAKEUP_CTRL_WR_SEC                                                          0x8000000
#define MASK_REG_FW1_AON_PLL_RST_CTRL_STATE1_WR_SEC                                                           0x4000000
#define MASK_REG_FW1_AON_PLL_RST_CTRL_STATE0_WR_SEC                                                           0x2000000
#define MASK_REG_FW1_AON_ISPPLL_RST_CTRL_CFG_WR_SEC                                                           0x1000000
#define MASK_REG_FW1_AON_RPLL_RST_CTRL_CFG_WR_SEC                                                             0x800000
#define MASK_REG_FW1_AON_GPLL_RST_CTRL_CFG_WR_SEC                                                             0x400000
#define MASK_REG_FW1_AON_LTEPLL_RST_CTRL_CFG_WR_SEC                                                           0x200000
#define MASK_REG_FW1_AON_TWPLL_RST_CTRL_CFG_WR_SEC                                                            0x100000
#define MASK_REG_FW1_AON_DPLL1_RST_CTRL_CFG_WR_SEC                                                            0x80000
#define MASK_REG_FW1_AON_DPLL0_RST_CTRL_CFG_WR_SEC                                                            0x40000
#define MASK_REG_FW1_AON_APLL_RST_CTRL_CFG_WR_SEC                                                             0x20000
#define MASK_REG_FW1_AON_MPLL2_RST_CTRL_CFG_WR_SEC                                                            0x10000
#define MASK_REG_FW1_AON_MPLL1_RST_CTRL_CFG_WR_SEC                                                            0x8000
#define MASK_REG_FW1_AON_MPLL0_RST_CTRL_CFG_WR_SEC                                                            0x4000
#define MASK_REG_FW1_AON_MPLL_WAIT_CLK_DIV_CFG_WR_SEC                                                         0x2000
#define MASK_REG_FW1_AON_PD_GPU_TOP_CFG1_WR_SEC                                                               0x1000
#define MASK_REG_FW1_AON_PCIEPLL_V_RST_CTRL_CFG_WR_SEC                                                        0x800
#define MASK_REG_FW1_AON_PCIEPLL_H_RST_CTRL_CFG_WR_SEC                                                        0x400
#define MASK_REG_FW1_AON_APCPU_CORE_FORCE_STOP_WR_SEC                                                         0x200
#define MASK_REG_FW1_AON_PCIE3_PHY_RAM_CFG_WR_SEC                                                             0x100
#define MASK_REG_FW1_AON_PCIE_PERST_CTRL_CFG_WR_SEC                                                           0x80
#define MASK_REG_FW1_AON_PCIE3_PHY_PWR_STABLE_WR_SEC                                                          0x40
#define MASK_REG_FW1_AON_APCPU_C3_SIMD_RET_MODE_WR_SEC                                                        0x20
#define MASK_REG_FW1_AON_APCPU_C2_SIMD_RET_MODE_WR_SEC                                                        0x10
#define MASK_REG_FW1_AON_APCPU_C1_SIMD_RET_MODE_WR_SEC                                                        0x8
#define MASK_REG_FW1_AON_APCPU_C0_SIMD_RET_MODE_WR_SEC                                                        0x4
#define MASK_REG_FW1_AON_APCPU_MODE_ST_CFG_WR_SEC                                                             0x2
#define MASK_REG_FW1_AON_PD_ESE_SYS_CFG_WR_SEC                                                                0x1
#define MASK_REG_FW1_AON_APCPU_CORE7_SW_PCHANNEL_HANDSHAKE_WR_SEC                                             0x80000000
#define MASK_REG_FW1_AON_APCPU_CORE6_SW_PCHANNEL_HANDSHAKE_WR_SEC                                             0x40000000
#define MASK_REG_FW1_AON_APCPU_CORE5_SW_PCHANNEL_HANDSHAKE_WR_SEC                                             0x20000000
#define MASK_REG_FW1_AON_APCPU_CORE4_SW_PCHANNEL_HANDSHAKE_WR_SEC                                             0x10000000
#define MASK_REG_FW1_AON_APCPU_CORE3_SW_PCHANNEL_HANDSHAKE_WR_SEC                                             0x8000000
#define MASK_REG_FW1_AON_APCPU_CORE2_SW_PCHANNEL_HANDSHAKE_WR_SEC                                             0x4000000
#define MASK_REG_FW1_AON_APCPU_CORE1_SW_PCHANNEL_HANDSHAKE_WR_SEC                                             0x2000000
#define MASK_REG_FW1_AON_APCPU_CORE0_SW_PCHANNEL_HANDSHAKE_WR_SEC                                             0x1000000
#define MASK_REG_FW1_AON_SOFTWARE_APCPU_PCHANNEL_HANDSHAKE_ENABLE_WR_SEC                                      0x800000
#define MASK_REG_FW1_AON_SOFTWARE_APCPU_PACTIVE_ENABLE_WR_SEC                                                 0x400000
#define MASK_REG_FW1_AON_APCPU_CLUSTER_SW_PACTIVE_WR_SEC                                                      0x200000
#define MASK_REG_FW1_AON_APCPU_CORE7_SW_PACTIVE_WR_SEC                                                        0x100000
#define MASK_REG_FW1_AON_APCPU_CORE6_SW_PACTIVE_WR_SEC                                                        0x80000
#define MASK_REG_FW1_AON_APCPU_CORE5_SW_PACTIVE_WR_SEC                                                        0x40000
#define MASK_REG_FW1_AON_APCPU_CORE4_SW_PACTIVE_WR_SEC                                                        0x20000
#define MASK_REG_FW1_AON_APCPU_CORE3_SW_PACTIVE_WR_SEC                                                        0x10000
#define MASK_REG_FW1_AON_APCPU_CORE2_SW_PACTIVE_WR_SEC                                                        0x8000
#define MASK_REG_FW1_AON_APCPU_CORE1_SW_PACTIVE_WR_SEC                                                        0x4000
#define MASK_REG_FW1_AON_APCPU_CORE0_SW_PACTIVE_WR_SEC                                                        0x2000
#define MASK_REG_FW1_AON_PUB_DFS_FRQ_SEL_WR_SEC                                                               0x1000
#define MASK_REG_FW1_AON_DUAL_RAIL_RAM_FORCE_SLP_CFG_WR_SEC                                                   0x800
#define MASK_REG_FW1_AON_DUAL_RAIL_RAM_FORCE_PD_CFG_WR_SEC                                                    0x400
#define MASK_REG_FW1_AON_APCPU_SOFT_INT_GEN_WR_SEC                                                            0x200
#define MASK_REG_FW1_AON_APCPU_PCHANNEL_STATE1_WR_SEC                                                         0x100
#define MASK_REG_FW1_AON_APCPU_PCHANNEL_STATE0_WR_SEC                                                         0x80
#define MASK_REG_FW1_AON_APCPU_CORINTH_SCU_CLK_GATE_CFG_WR_SEC                                                0x40
#define MASK_REG_FW1_AON_APCPU_SOFT_RST_TYPE_CFG_WR_SEC                                                       0x20
#define MASK_REG_FW1_AON_APCPU_MODE_ST_FRC_ON_CFG_WR_SEC                                                      0x10
#define MASK_REG_FW1_AON_ANANKELITE_MEM_POWER_CFG_WR_SEC                                                      0x8
#define MASK_REG_FW1_AON_DEBUG_STATE_MARK_WR_SEC                                                              0x4
#define MASK_REG_FW1_AON_APCPU_MODE_ST_CFG3_WR_SEC                                                            0x2
#define MASK_REG_FW1_AON_APCPU_MODE_ST_CFG2_WR_SEC                                                            0x1
#define MASK_REG_FW1_AON_PD_AI_CAMBRICON_CFG_WR_SEC                                                           0x80000000
#define MASK_REG_FW1_AON_PD_AI_SYS_CFG_WR_SEC                                                                 0x40000000
#define MASK_REG_FW1_AON_PD_AI_POWERVR_CFG_WR_SEC                                                             0x20000000
#define MASK_REG_FW1_AON_APCPU_TOP_RAM_POWER_CTRL_WR_SEC                                                      0x10000000
#define MASK_REG_FW1_AON_WDG_TRIG_DBG_RECOV_CFG_WR_SEC                                                        0x8000000
#define MASK_REG_FW1_AON_SRAM_DLY_CTRL_CFG_WR_SEC                                                             0x4000000
#define MASK_REG_FW1_AON_DPLL1_CNT_DONE_BYP_WR_SEC                                                            0x2000000
#define MASK_REG_FW1_AON_SP_CLK_GATE_BYP_CFG_WR_SEC                                                           0x1000000
#define MASK_REG_FW1_AON_ALL_PLL_PD_RCO_BYP_WR_SEC                                                            0x800000
#define MASK_REG_FW1_AON_OFF_EMU_TO_OFF_CFG_WR_SEC                                                            0x400000
#define MASK_REG_FW1_AON_APCPU_DUAL_RAIL_RAM_FORCE_ON_CFG_WR_SEC                                              0x200000
#define MASK_REG_FW1_AON_OFF_EMU_CLR_IN_DISABLE_CFG_WR_SEC                                                    0x100000
#define MASK_REG_FW1_AON_DVFS_BLOCK_SHUTDOWN_CFG_WR_SEC                                                       0x80000
#define MASK_REG_FW1_AON_APCPU_CSYSPWRUP_WAKEUP_EN_CFG_WR_SEC                                                 0x40000
#define MASK_REG_FW1_AON_INT_REQ_MODE_ST_APCPU_CLUSTER_INF_WR_SEC                                             0x20000
#define MASK_REG_FW1_AON_INT_REQ_MODE_ST_APCPU_CORE7_INF_WR_SEC                                               0x10000
#define MASK_REG_FW1_AON_INT_REQ_MODE_ST_APCPU_CORE6_INF_WR_SEC                                               0x8000
#define MASK_REG_FW1_AON_INT_REQ_MODE_ST_APCPU_CORE5_INF_WR_SEC                                               0x4000
#define MASK_REG_FW1_AON_INT_REQ_MODE_ST_APCPU_CORE4_INF_WR_SEC                                               0x2000
#define MASK_REG_FW1_AON_INT_REQ_MODE_ST_APCPU_CORE3_INF_WR_SEC                                               0x1000
#define MASK_REG_FW1_AON_INT_REQ_MODE_ST_APCPU_CORE2_INF_WR_SEC                                               0x800
#define MASK_REG_FW1_AON_INT_REQ_MODE_ST_APCPU_CORE1_INF_WR_SEC                                               0x400
#define MASK_REG_FW1_AON_INT_REQ_MODE_ST_APCPU_CORE0_INF_WR_SEC                                               0x200
#define MASK_REG_FW1_AON_INT_REQ_MODE_ST_RECORD_WR_SEC                                                        0x100
#define MASK_REG_FW1_AON_INT_REQ_APCPU_MODE_ST_CLR_WR_SEC                                                     0x80
#define MASK_REG_FW1_AON_INT_REQ_APCPU_MODE_ST_ENABLE_WR_SEC                                                  0x40
#define MASK_REG_FW1_AON_APCPU_DENY_TIME_THRESHOLD_CFG_WR_SEC                                                 0x20
#define MASK_REG_FW1_AON_APCPU_MODE_ST_CGM_EN_CFG_WR_SEC                                                      0x10
#define MASK_REG_FW1_AON_ANALOG_PHY_PWRON_CFG_WR_SEC                                                          0x8
#define MASK_REG_FW1_AON_GPIO_FORCE_GATING_PLL_CFG_WR_SEC                                                     0x4
#define MASK_REG_FW1_AON_WTLCP_DPFEC_NEST_DOMAIN_CTRL_WR_SEC                                                  0x2
#define MASK_REG_FW1_AON_APCPU_CLUSTER_SW_PCHANNEL_HANDSHAKE_WR_SEC                                           0x1
#define MASK_REG_FW1_AON_PD_WTLCP_LTE_CE_SHUTDOWN_MARK_STATUS_WR_SEC                                          0x80000000
#define MASK_REG_FW1_AON_PD_AP_VDSP_SHUTDOWN_MARK_STATUS_WR_SEC                                               0x40000000
#define MASK_REG_FW1_AON_PD_MM_TOP_SHUTDOWN_MARK_STATUS_WR_SEC                                                0x20000000
#define MASK_REG_FW1_AON_PD_GPU_TOP_SHUTDOWN_MARK_STATUS_WR_SEC                                               0x10000000
#define MASK_REG_FW1_AON_PD_AP_SYS_SHUTDOWN_MARK_STATUS_WR_SEC                                                0x8000000
#define MASK_REG_FW1_AON_PD_APCPU_TOP_SHUTDOWN_MARK_STATUS_WR_SEC                                             0x4000000
#define MASK_REG_FW1_AON_PD_APCPU_C3_SHUTDOWN_MARK_STATUS_WR_SEC                                              0x2000000
#define MASK_REG_FW1_AON_PD_APCPU_C2_SHUTDOWN_MARK_STATUS_WR_SEC                                              0x1000000
#define MASK_REG_FW1_AON_PD_APCPU_C1_SHUTDOWN_MARK_STATUS_WR_SEC                                              0x800000
#define MASK_REG_FW1_AON_PD_APCPU_C0_SHUTDOWN_MARK_STATUS_WR_SEC                                              0x400000
#define MASK_REG_FW1_AON_AXI_LP_CTRL_DISABLE_WR_SEC                                                           0x200000
#define MASK_REG_FW1_AON_UFS_PWR_GATE_BYP_CFG_WR_SEC                                                          0x100000
#define MASK_REG_FW1_AON_APCPU_WFI_MARK_WR_SEC                                                                0x80000
#define MASK_REG_FW1_AON_APCU_MODE_STATE2_WR_SEC                                                              0x40000
#define MASK_REG_FW1_AON_APCU_MODE_STATE1_WR_SEC                                                              0x20000
#define MASK_REG_FW1_AON_APCU_MODE_STATE0_WR_SEC                                                              0x10000
#define MASK_REG_FW1_AON_PWR_STATUS8_DBG_WR_SEC                                                               0x8000
#define MASK_REG_FW1_AON_PWR_STATUS7_DBG_WR_SEC                                                               0x4000
#define MASK_REG_FW1_AON_PWR_STATUS6_DBG_WR_SEC                                                               0x2000
#define MASK_REG_FW1_AON_PWR_STATUS5_DBG_WR_SEC                                                               0x1000
#define MASK_REG_FW1_AON_PWR_STATUS4_DBG_WR_SEC                                                               0x800
#define MASK_REG_FW1_AON_PWR_STATUS3_DBG_WR_SEC                                                               0x400
#define MASK_REG_FW1_AON_PWR_STATUS2_DBG_WR_SEC                                                               0x200
#define MASK_REG_FW1_AON_PWR_STATUS1_DBG_WR_SEC                                                               0x100
#define MASK_REG_FW1_AON_PWR_STATUS0_DBG_WR_SEC                                                               0x80
#define MASK_REG_FW1_AON_ESE_ACCESS_DDR_CFG_WR_SEC                                                            0x40
#define MASK_REG_FW1_AON_FORCE_SYSTEM_SLEEP_CFG_WR_SEC                                                        0x20
#define MASK_REG_FW1_AON_FORCE_LIGHT_SLEEP_CFG_WR_SEC                                                         0x10
#define MASK_REG_FW1_AON_FORCE_DEEP_SLEEP_CFG_WR_SEC                                                          0x8
#define MASK_REG_FW1_AON_FORCE_PUB_DEEP_SLEEP_CFG_WR_SEC                                                      0x4
#define MASK_REG_FW1_AON_APCPU_MODE_ST_SOFT_RST_WR_SEC                                                        0x2
#define MASK_REG_FW1_AON_PD_IPA_SYS_CFG_WR_SEC                                                                0x1
#define MASK_REG_FW1_AON_SYS_SOFT_RST_BUSY_WR_SEC                                                             0x80000000
#define MASK_REG_FW1_AON_AON_SYS_LIGHT_SLEEP_CNT_WR_SEC                                                       0x40000000
#define MASK_REG_FW1_AON_AUDCP_SYS_LIGHT_SLEEP_CNT_WR_SEC                                                     0x20000000
#define MASK_REG_FW1_AON_PUBCP_LIGHT_SLEEP_CNT_WR_SEC                                                         0x10000000
#define MASK_REG_FW1_AON_WTLCP_LIGHT_SLEEP_CNT_WR_SEC                                                         0x8000000
#define MASK_REG_FW1_AON_AP_LIGHT_SLEEP_CNT_WR_SEC                                                            0x4000000
#define MASK_REG_FW1_AON_PUB_SYS_DEEP_SLEEP_CNT_WR_SEC                                                        0x2000000
#define MASK_REG_FW1_AON_AUDCP_SYS_DEEP_SLEEP_CNT_WR_SEC                                                      0x1000000
#define MASK_REG_FW1_AON_PUBCP_DEEP_SLEEP_CNT_WR_SEC                                                          0x800000
#define MASK_REG_FW1_AON_WTLCP_DEEP_SLEEP_CNT_WR_SEC                                                          0x400000
#define MASK_REG_FW1_AON_SP_SYS_DEEP_SLEEP_CNT_WR_SEC                                                         0x200000
#define MASK_REG_FW1_AON_AP_DEEP_SLEEP_CNT_WR_SEC                                                             0x100000
#define MASK_REG_FW1_AON_PUB_SYS_LIGHT_SLEEP_CNT_WR_SEC                                                       0x80000
#define MASK_REG_FW1_AON_AUDCP_SYS_SLEEP_CNT_WR_SEC                                                           0x40000
#define MASK_REG_FW1_AON_PUBCP_SYS_SLEEP_CNT_WR_SEC                                                           0x20000
#define MASK_REG_FW1_AON_WTLCP_SYS_SLEEP_CNT_WR_SEC                                                           0x10000
#define MASK_REG_FW1_AON_AP_SYS_SLEEP_CNT_WR_SEC                                                              0x8000
#define MASK_REG_FW1_AON_APCPU_TOP_SLEEP_CNT_WR_SEC                                                           0x4000
#define MASK_REG_FW1_AON_PD_GPU_RGX_DUST_SHUTDOWN_MARK_STATUS_WR_SEC                                          0x2000
#define MASK_REG_FW1_AON_PD_AUDCP_AUDDSP_SHUTDOWN_MARK_STATUS_WR_SEC                                          0x1000
#define MASK_REG_FW1_AON_PD_PUB_SYS_SHUTDOWN_MARK_STATUS_WR_SEC                                               0x800
#define MASK_REG_FW1_AON_PD_AUDCP_SYS_SHUTDOWN_MARK_STATUS_WR_SEC                                             0x400
#define MASK_REG_FW1_AON_PD_WTLCP_TD_PROC_SHUTDOWN_MARK_STATUS_WR_SEC                                         0x200
#define MASK_REG_FW1_AON_PD_WTLCP_LTE_PROC_SHUTDOWN_MARK_STATUS_WR_SEC                                        0x100
#define MASK_REG_FW1_AON_PD_PUBCP_SYS_SHUTDOWN_MARK_STATUS_WR_SEC                                             0x80
#define MASK_REG_FW1_AON_PD_WTLCP_SYS_SHUTDOWN_MARK_STATUS_WR_SEC                                             0x40
#define MASK_REG_FW1_AON_PD_WTLCP_HU3GE_B_SHUTDOWN_MARK_STATUS_WR_SEC                                         0x20
#define MASK_REG_FW1_AON_PD_WTLCP_HU3GE_A_SHUTDOWN_MARK_STATUS_WR_SEC                                         0x10
#define MASK_REG_FW1_AON_PD_WTLCP_TGDSP_SHUTDOWN_MARK_STATUS_WR_SEC                                           0x8
#define MASK_REG_FW1_AON_PD_WTLCP_LDSP_SHUTDOWN_MARK_STATUS_WR_SEC                                            0x4
#define MASK_REG_FW1_AON_PD_AP_VSP_SHUTDOWN_MARK_STATUS_WR_SEC                                                0x2
#define MASK_REG_FW1_AON_PD_WTLCP_LTE_DPFEC_SHUTDOWN_MARK_STATUS_WR_SEC                                       0x1
#define MASK_REG_FW1_AON_RESERVED_REG_WR_SEC                                                                  0x1000000
#define MASK_REG_FW1_AON_IPA_LIGHT_SLEEP_CNT_WR_SEC                                                           0x800000
#define MASK_REG_FW1_AON_IPA_SYS_SLEEP_CNT_WR_SEC                                                             0x400000
#define MASK_REG_FW1_AON_IPA_DEEP_SLEEP_CNT_WR_SEC                                                            0x200000
#define MASK_REG_FW1_AON_ESE_LIGHT_SLEEP_CNT_WR_SEC                                                           0x100000
#define MASK_REG_FW1_AON_PD_AI_CAMBRICON_SHUTDOWN_MARK_STATUS_WR_SEC                                          0x80000
#define MASK_REG_FW1_AON_PD_AI_POWERVR_SHUTDOWN_MARK_STATUS_WR_SEC                                            0x40000
#define MASK_REG_FW1_AON_PD_AI_SHUTDOWN_MARK_STATUS_WR_SEC                                                    0x20000
#define MASK_REG_FW1_AON_PD_IPA_SHUTDOWN_MARK_STATUS_WR_SEC                                                   0x10000
#define MASK_REG_FW1_AON_ESE_SYS_SLEEP_CNT_WR_SEC                                                             0x8000
#define MASK_REG_FW1_AON_ESE_DEEP_SLEEP_CNT_WR_SEC                                                            0x4000
#define MASK_REG_FW1_AON_PD_ESE_SYS_SHUTDOWN_MARK_STATUS_WR_SEC                                               0x2000
#define MASK_REG_FW1_AON_APCPU_TOP_LIGHT_SLEEP_CNT_WR_SEC                                                     0x1000
#define MASK_REG_FW1_AON_APCPU_TOP_DEEP_SLEEP_CNT_WR_SEC                                                      0x800
#define MASK_REG_FW1_AON_PD_APCPU_C7_SHUTDOWN_MARK_STATUS_WR_SEC                                              0x400
#define MASK_REG_FW1_AON_PD_APCPU_C6_SHUTDOWN_MARK_STATUS_WR_SEC                                              0x200
#define MASK_REG_FW1_AON_PD_APCPU_C5_SHUTDOWN_MARK_STATUS_WR_SEC                                              0x100
#define MASK_REG_FW1_AON_PD_APCPU_C4_SHUTDOWN_MARK_STATUS_WR_SEC                                              0x80
#define MASK_REG_FW1_AON_DDR_SLP_CTRL_STATE_WR_SEC                                                            0x40
#define MASK_REG_FW1_AON_EIC_SYS_SEL_WR_SEC                                                                   0x20
#define MASK_REG_FW1_AON_PD_AP_SYS_DBG_SHUTDOWN__EN_WR_SEC                                                    0x10
#define MASK_REG_FW1_AON_PHY_PWR_CNT_DONE_WR_SEC                                                              0x8
#define MASK_REG_FW1_AON_REG_SYS_DDR_PWR_HS_ACK_WR_SEC                                                        0x4
#define MASK_REG_FW1_AON_SOFT_RST_SEL_WR_SEC                                                                  0x2
#define MASK_REG_FW1_AON_REG_SYS_SRST_FRC_LP_ACK_WR_SEC                                                       0x1
#define MASK_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY0                                                                 0xffff
#define MASK_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY1                                                                 0xffff
#define MASK_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY2                                                                 0xffff
#define MASK_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY3                                                                 0xffff
#define MASK_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY4                                                                 0xffff
#define MASK_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY5                                                                 0xffff
#define MASK_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY6                                                                 0xffff
#define MASK_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY7                                                                 0xffff
#define MASK_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY8                                                                 0xffff
#define MASK_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY9                                                                 0xffff
#define MASK_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY10                                                                0xffff
#define MASK_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY11                                                                0xffff
#define MASK_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY12                                                                0xffff
#define MASK_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY13                                                                0xffff
#define MASK_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY14                                                                0xffff
#define MASK_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY15                                                                0xffff
#define MASK_REG_FW1_AON_BIT_CTRL_ARRAY0                                                                      0xffffffff
#define MASK_REG_FW1_AON_BIT_CTRL_ARRAY1                                                                      0xffffffff
#define MASK_REG_FW1_AON_BIT_CTRL_ARRAY2                                                                      0xffffffff
#define MASK_REG_FW1_AON_BIT_CTRL_ARRAY3                                                                      0xffffffff
#define MASK_REG_FW1_AON_BIT_CTRL_ARRAY4                                                                      0xffffffff
#define MASK_REG_FW1_AON_BIT_CTRL_ARRAY5                                                                      0xffffffff
#define MASK_REG_FW1_AON_BIT_CTRL_ARRAY6                                                                      0xffffffff
#define MASK_REG_FW1_AON_BIT_CTRL_ARRAY7                                                                      0xffffffff
#define MASK_REG_FW1_AON_BIT_CTRL_ARRAY8                                                                      0xffffffff
#define MASK_REG_FW1_AON_BIT_CTRL_ARRAY9                                                                      0xffffffff
#define MASK_REG_FW1_AON_BIT_CTRL_ARRAY10                                                                     0xffffffff
#define MASK_REG_FW1_AON_BIT_CTRL_ARRAY11                                                                     0xffffffff
#define MASK_REG_FW1_AON_BIT_CTRL_ARRAY12                                                                     0xffffffff
#define MASK_REG_FW1_AON_BIT_CTRL_ARRAY13                                                                     0xffffffff
#define MASK_REG_FW1_AON_BIT_CTRL_ARRAY14                                                                     0xffffffff
#define MASK_REG_FW1_AON_BIT_CTRL_ARRAY15                                                                     0xffffffff
#define MASK_REG_FW1_AP_S6_LPC_RD_SEC                                                                         0x80000000
#define MASK_REG_FW1_AP_S5_LPC_RD_SEC                                                                         0x40000000
#define MASK_REG_FW1_AP_S4_LPC_RD_SEC                                                                         0x20000000
#define MASK_REG_FW1_AP_S3_LPC_RD_SEC                                                                         0x10000000
#define MASK_REG_FW1_AP_S2_LPC_RD_SEC                                                                         0x8000000
#define MASK_REG_FW1_AP_S1_LPC_RD_SEC                                                                         0x4000000
#define MASK_REG_FW1_AP_S0_LPC_RD_SEC                                                                         0x2000000
#define MASK_REG_FW1_AP_MAIN_LPC_RD_SEC                                                                       0x1000000
#define MASK_REG_FW1_AP_M9_LPC_RD_SEC                                                                         0x800000
#define MASK_REG_FW1_AP_M8_LPC_RD_SEC                                                                         0x400000
#define MASK_REG_FW1_AP_M7_LPC_RD_SEC                                                                         0x200000
#define MASK_REG_FW1_AP_M6_LPC_RD_SEC                                                                         0x100000
#define MASK_REG_FW1_AP_M5_LPC_RD_SEC                                                                         0x80000
#define MASK_REG_FW1_AP_M4_LPC_RD_SEC                                                                         0x40000
#define MASK_REG_FW1_AP_M3_LPC_RD_SEC                                                                         0x20000
#define MASK_REG_FW1_AP_M2_LPC_RD_SEC                                                                         0x10000
#define MASK_REG_FW1_AP_M1_LPC_RD_SEC                                                                         0x8000
#define MASK_REG_FW1_AP_M0_LPC_RD_SEC                                                                         0x4000
#define MASK_REG_FW1_AP_AP_ASYNC_BRG_RD_SEC                                                                   0x2000
#define MASK_REG_FW1_AP_DISP_ASYNC_BRG_RD_SEC                                                                 0x1000
#define MASK_REG_FW1_AP_VDSP_ASYNC_BRG_RD_SEC                                                                 0x800
#define MASK_REG_FW1_AP_MISC_CKG_EN_RD_SEC                                                                    0x400
#define MASK_REG_FW1_AP_AP_SYS_CLK_EN_FRC_ON_1_RD_SEC                                                         0x200
#define MASK_REG_FW1_AP_AP_SYS_CLK_EN_FRC_ON_0_RD_SEC                                                         0x100
#define MASK_REG_FW1_AP_AP_SYS_CLK_EN_FRC_OFF_1_RD_SEC                                                        0x80
#define MASK_REG_FW1_AP_AP_SYS_CLK_EN_FRC_OFF_0_RD_SEC                                                        0x40
#define MASK_REG_FW1_AP_CLOCK_FREQUENCY_DOWN_RD_SEC                                                           0x20
#define MASK_REG_FW1_AP_HOLDING_PEN_RD_SEC                                                                    0x10
#define MASK_REG_FW1_AP_AP_SYS_AUTO_SLEEP_CFG_RD_SEC                                                          0x8
#define MASK_REG_FW1_AP_AP_SYS_FORCE_SLEEP_CFG_RD_SEC                                                         0x4
#define MASK_REG_FW1_AP_AHB_RST_RD_SEC                                                                        0x2
#define MASK_REG_FW1_AP_AHB_EB_RD_SEC                                                                         0x1
#define MASK_REG_FW1_AP_VDSP_INT_SRC_EN_L_RD_SEC                                                              0x80000000
#define MASK_REG_FW1_AP_VDSP_INT_CTRL_RD_SEC                                                                  0x40000000
#define MASK_REG_FW1_AP_VDSP_LP_CTRL_RD_SEC                                                                   0x20000000
#define MASK_REG_FW1_AP_VDSP_MISC_RD_SEC                                                                      0x10000000
#define MASK_REG_FW1_AP_VDSP_CORE_ID_RD_SEC                                                                   0x8000000
#define MASK_REG_FW1_AP_VDSP_INT_O_RD_SEC                                                                     0x4000000
#define MASK_REG_FW1_AP_VDSP_STATES_RD_SEC                                                                    0x2000000
#define MASK_REG_FW1_AP_DSI_PHY_RD_SEC                                                                        0x1000000
#define MASK_REG_FW1_AP_AP_QOS_CFG_RD_SEC                                                                     0x800000
#define MASK_REG_FW1_AP_CACHE_UFS_RD_SEC                                                                      0x400000
#define MASK_REG_FW1_AP_CACHE_EMMC_SDIO_RD_SEC                                                                0x200000
#define MASK_REG_FW1_AP_SYS_RST_RD_SEC                                                                        0x100000
#define MASK_REG_FW1_AP_ASYNC_BRIDGE_DEBUG_SIGNAL_W_AP_RD_SEC                                                 0x80000
#define MASK_REG_FW1_AP_ASYNC_BRIDGE_DEBUG_SIGNAL_W_DISP_RD_SEC                                               0x40000
#define MASK_REG_FW1_AP_ASYNC_BRIDGE_DEBUG_SIGNAL_W_VDSP_RD_SEC                                               0x20000
#define MASK_REG_FW1_AP_ASYNC_BRIDGE_IDLE_OVERFLOW_RD_SEC                                                     0x10000
#define MASK_REG_FW1_AP_AP_QOS2_RD_SEC                                                                        0x8000
#define MASK_REG_FW1_AP_AP_QOS1_RD_SEC                                                                        0x4000
#define MASK_REG_FW1_AP_AP_QOS0_RD_SEC                                                                        0x2000
#define MASK_REG_FW1_AP_MERGE_S0_LPC_RD_SEC                                                                   0x1000
#define MASK_REG_FW1_AP_MERGE_M1_LPC_RD_SEC                                                                   0x800
#define MASK_REG_FW1_AP_MERGE_M0_LPC_RD_SEC                                                                   0x400
#define MASK_REG_FW1_AP_MERGE_VDMA_S0_LPC_RD_SEC                                                              0x200
#define MASK_REG_FW1_AP_MERGE_VDMA_M1_LPC_RD_SEC                                                              0x100
#define MASK_REG_FW1_AP_MERGE_VDMA_M0_LPC_RD_SEC                                                              0x80
#define MASK_REG_FW1_AP_MERGE_VDSP_S0_LPC_RD_SEC                                                              0x40
#define MASK_REG_FW1_AP_MERGE_VDSP_M2_LPC_RD_SEC                                                              0x20
#define MASK_REG_FW1_AP_MERGE_VDSP_M1_LPC_RD_SEC                                                              0x10
#define MASK_REG_FW1_AP_MERGE_VDSP_M0_LPC_RD_SEC                                                              0x8
#define MASK_REG_FW1_AP_S9_LPC_RD_SEC                                                                         0x4
#define MASK_REG_FW1_AP_S8_LPC_RD_SEC                                                                         0x2
#define MASK_REG_FW1_AP_S7_LPC_RD_SEC                                                                         0x1
#define MASK_REG_FW1_AP_CHIP_ID_RD_SEC                                                                        0x4
#define MASK_REG_FW1_AP_VDSP_AXCACHE_SEL_RD_SEC                                                               0x2
#define MASK_REG_FW1_AP_VDSP_INT_SRC_EN_H_RD_SEC                                                              0x1
#define MASK_REG_FW1_AP_S6_LPC_WR_SEC                                                                         0x80000000
#define MASK_REG_FW1_AP_S5_LPC_WR_SEC                                                                         0x40000000
#define MASK_REG_FW1_AP_S4_LPC_WR_SEC                                                                         0x20000000
#define MASK_REG_FW1_AP_S3_LPC_WR_SEC                                                                         0x10000000
#define MASK_REG_FW1_AP_S2_LPC_WR_SEC                                                                         0x8000000
#define MASK_REG_FW1_AP_S1_LPC_WR_SEC                                                                         0x4000000
#define MASK_REG_FW1_AP_S0_LPC_WR_SEC                                                                         0x2000000
#define MASK_REG_FW1_AP_MAIN_LPC_WR_SEC                                                                       0x1000000
#define MASK_REG_FW1_AP_M9_LPC_WR_SEC                                                                         0x800000
#define MASK_REG_FW1_AP_M8_LPC_WR_SEC                                                                         0x400000
#define MASK_REG_FW1_AP_M7_LPC_WR_SEC                                                                         0x200000
#define MASK_REG_FW1_AP_M6_LPC_WR_SEC                                                                         0x100000
#define MASK_REG_FW1_AP_M5_LPC_WR_SEC                                                                         0x80000
#define MASK_REG_FW1_AP_M4_LPC_WR_SEC                                                                         0x40000
#define MASK_REG_FW1_AP_M3_LPC_WR_SEC                                                                         0x20000
#define MASK_REG_FW1_AP_M2_LPC_WR_SEC                                                                         0x10000
#define MASK_REG_FW1_AP_M1_LPC_WR_SEC                                                                         0x8000
#define MASK_REG_FW1_AP_M0_LPC_WR_SEC                                                                         0x4000
#define MASK_REG_FW1_AP_AP_ASYNC_BRG_WR_SEC                                                                   0x2000
#define MASK_REG_FW1_AP_DISP_ASYNC_BRG_WR_SEC                                                                 0x1000
#define MASK_REG_FW1_AP_VDSP_ASYNC_BRG_WR_SEC                                                                 0x800
#define MASK_REG_FW1_AP_MISC_CKG_EN_WR_SEC                                                                    0x400
#define MASK_REG_FW1_AP_AP_SYS_CLK_EN_FRC_ON_1_WR_SEC                                                         0x200
#define MASK_REG_FW1_AP_AP_SYS_CLK_EN_FRC_ON_0_WR_SEC                                                         0x100
#define MASK_REG_FW1_AP_AP_SYS_CLK_EN_FRC_OFF_1_WR_SEC                                                        0x80
#define MASK_REG_FW1_AP_AP_SYS_CLK_EN_FRC_OFF_0_WR_SEC                                                        0x40
#define MASK_REG_FW1_AP_CLOCK_FREQUENCY_DOWN_WR_SEC                                                           0x20
#define MASK_REG_FW1_AP_HOLDING_PEN_WR_SEC                                                                    0x10
#define MASK_REG_FW1_AP_AP_SYS_AUTO_SLEEP_CFG_WR_SEC                                                          0x8
#define MASK_REG_FW1_AP_AP_SYS_FORCE_SLEEP_CFG_WR_SEC                                                         0x4
#define MASK_REG_FW1_AP_AHB_RST_WR_SEC                                                                        0x2
#define MASK_REG_FW1_AP_AHB_EB_WR_SEC                                                                         0x1
#define MASK_REG_FW1_AP_VDSP_INT_SRC_EN_L_WR_SEC                                                              0x80000000
#define MASK_REG_FW1_AP_VDSP_INT_CTRL_WR_SEC                                                                  0x40000000
#define MASK_REG_FW1_AP_VDSP_LP_CTRL_WR_SEC                                                                   0x20000000
#define MASK_REG_FW1_AP_VDSP_MISC_WR_SEC                                                                      0x10000000
#define MASK_REG_FW1_AP_VDSP_CORE_ID_WR_SEC                                                                   0x8000000
#define MASK_REG_FW1_AP_VDSP_INT_O_WR_SEC                                                                     0x4000000
#define MASK_REG_FW1_AP_VDSP_STATES_WR_SEC                                                                    0x2000000
#define MASK_REG_FW1_AP_DSI_PHY_WR_SEC                                                                        0x1000000
#define MASK_REG_FW1_AP_AP_QOS_CFG_WR_SEC                                                                     0x800000
#define MASK_REG_FW1_AP_CACHE_UFS_WR_SEC                                                                      0x400000
#define MASK_REG_FW1_AP_CACHE_EMMC_SDIO_WR_SEC                                                                0x200000
#define MASK_REG_FW1_AP_SYS_RST_WR_SEC                                                                        0x100000
#define MASK_REG_FW1_AP_ASYNC_BRIDGE_DEBUG_SIGNAL_W_AP_WR_SEC                                                 0x80000
#define MASK_REG_FW1_AP_ASYNC_BRIDGE_DEBUG_SIGNAL_W_DISP_WR_SEC                                               0x40000
#define MASK_REG_FW1_AP_ASYNC_BRIDGE_DEBUG_SIGNAL_W_VDSP_WR_SEC                                               0x20000
#define MASK_REG_FW1_AP_ASYNC_BRIDGE_IDLE_OVERFLOW_WR_SEC                                                     0x10000
#define MASK_REG_FW1_AP_AP_QOS2_WR_SEC                                                                        0x8000
#define MASK_REG_FW1_AP_AP_QOS1_WR_SEC                                                                        0x4000
#define MASK_REG_FW1_AP_AP_QOS0_WR_SEC                                                                        0x2000
#define MASK_REG_FW1_AP_MERGE_S0_LPC_WR_SEC                                                                   0x1000
#define MASK_REG_FW1_AP_MERGE_M1_LPC_WR_SEC                                                                   0x800
#define MASK_REG_FW1_AP_MERGE_M0_LPC_WR_SEC                                                                   0x400
#define MASK_REG_FW1_AP_MERGE_VDMA_S0_LPC_WR_SEC                                                              0x200
#define MASK_REG_FW1_AP_MERGE_VDMA_M1_LPC_WR_SEC                                                              0x100
#define MASK_REG_FW1_AP_MERGE_VDMA_M0_LPC_WR_SEC                                                              0x80
#define MASK_REG_FW1_AP_MERGE_VDSP_S0_LPC_WR_SEC                                                              0x40
#define MASK_REG_FW1_AP_MERGE_VDSP_M2_LPC_WR_SEC                                                              0x20
#define MASK_REG_FW1_AP_MERGE_VDSP_M1_LPC_WR_SEC                                                              0x10
#define MASK_REG_FW1_AP_MERGE_VDSP_M0_LPC_WR_SEC                                                              0x8
#define MASK_REG_FW1_AP_S9_LPC_WR_SEC                                                                         0x4
#define MASK_REG_FW1_AP_S8_LPC_WR_SEC                                                                         0x2
#define MASK_REG_FW1_AP_S7_LPC_WR_SEC                                                                         0x1
#define MASK_REG_FW1_AP_CHIP_ID_WR_SEC                                                                        0x4
#define MASK_REG_FW1_AP_VDSP_AXCACHE_SEL_WR_SEC                                                               0x2
#define MASK_REG_FW1_AP_VDSP_INT_SRC_EN_H_WR_SEC                                                              0x1
#define MASK_REG_FW1_AP_BIT_CTRL_ADDR_ARRAY0                                                                  0xffff
#define MASK_REG_FW1_AP_BIT_CTRL_ADDR_ARRAY1                                                                  0xffff
#define MASK_REG_FW1_AP_BIT_CTRL_ADDR_ARRAY2                                                                  0xffff
#define MASK_REG_FW1_AP_BIT_CTRL_ADDR_ARRAY3                                                                  0xffff
#define MASK_REG_FW1_AP_BIT_CTRL_ADDR_ARRAY4                                                                  0xffff
#define MASK_REG_FW1_AP_BIT_CTRL_ADDR_ARRAY5                                                                  0xffff
#define MASK_REG_FW1_AP_BIT_CTRL_ADDR_ARRAY6                                                                  0xffff
#define MASK_REG_FW1_AP_BIT_CTRL_ADDR_ARRAY7                                                                  0xffff
#define MASK_REG_FW1_AP_BIT_CTRL_ADDR_ARRAY8                                                                  0xffff
#define MASK_REG_FW1_AP_BIT_CTRL_ADDR_ARRAY9                                                                  0xffff
#define MASK_REG_FW1_AP_BIT_CTRL_ADDR_ARRAY10                                                                 0xffff
#define MASK_REG_FW1_AP_BIT_CTRL_ADDR_ARRAY11                                                                 0xffff
#define MASK_REG_FW1_AP_BIT_CTRL_ADDR_ARRAY12                                                                 0xffff
#define MASK_REG_FW1_AP_BIT_CTRL_ADDR_ARRAY13                                                                 0xffff
#define MASK_REG_FW1_AP_BIT_CTRL_ADDR_ARRAY14                                                                 0xffff
#define MASK_REG_FW1_AP_BIT_CTRL_ADDR_ARRAY15                                                                 0xffff
#define MASK_REG_FW1_AP_BIT_CTRL_ARRAY0                                                                       0xffffffff
#define MASK_REG_FW1_AP_BIT_CTRL_ARRAY1                                                                       0xffffffff
#define MASK_REG_FW1_AP_BIT_CTRL_ARRAY2                                                                       0xffffffff
#define MASK_REG_FW1_AP_BIT_CTRL_ARRAY3                                                                       0xffffffff
#define MASK_REG_FW1_AP_BIT_CTRL_ARRAY4                                                                       0xffffffff
#define MASK_REG_FW1_AP_BIT_CTRL_ARRAY5                                                                       0xffffffff
#define MASK_REG_FW1_AP_BIT_CTRL_ARRAY6                                                                       0xffffffff
#define MASK_REG_FW1_AP_BIT_CTRL_ARRAY7                                                                       0xffffffff
#define MASK_REG_FW1_AP_BIT_CTRL_ARRAY8                                                                       0xffffffff
#define MASK_REG_FW1_AP_BIT_CTRL_ARRAY9                                                                       0xffffffff
#define MASK_REG_FW1_AP_BIT_CTRL_ARRAY10                                                                      0xffffffff
#define MASK_REG_FW1_AP_BIT_CTRL_ARRAY11                                                                      0xffffffff
#define MASK_REG_FW1_AP_BIT_CTRL_ARRAY12                                                                      0xffffffff
#define MASK_REG_FW1_AP_BIT_CTRL_ARRAY13                                                                      0xffffffff
#define MASK_REG_FW1_AP_BIT_CTRL_ARRAY14                                                                      0xffffffff
#define MASK_REG_FW1_AP_BIT_CTRL_ARRAY15                                                                      0xffffffff
#define MASK_REG_FW2_AON_AUD_SCLK_RD_SEC                                                                      0x80000000
#define MASK_REG_FW2_AON_LCM_RSTN_RD_SEC                                                                      0x40000000
#define MASK_REG_FW2_AON_AUD_DASYNC_RD_SEC                                                                    0x20000000
#define MASK_REG_FW2_AON_PTEST_RD_SEC                                                                         0x10000000
#define MASK_REG_FW2_AON_DCDC_ARM1_EN_RD_SEC                                                                  0x8000000
#define MASK_REG_FW2_AON_AUD_ADSYNC_RD_SEC                                                                    0x4000000
#define MASK_REG_FW2_AON_CHIP_SLEEP_RD_SEC                                                                    0x2000000
#define MASK_REG_FW2_AON_EMMC_D7_RD_SEC                                                                       0x1000000
#define MASK_REG_FW2_AON_EMMC_D6_RD_SEC                                                                       0x800000
#define MASK_REG_FW2_AON_EMMC_D4_RD_SEC                                                                       0x400000
#define MASK_REG_FW2_AON_EMMC_D1_RD_SEC                                                                       0x200000
#define MASK_REG_FW2_AON_EMMC_DS_RD_SEC                                                                       0x100000
#define MASK_REG_FW2_AON_EMMC_CLK_RD_SEC                                                                      0x80000
#define MASK_REG_FW2_AON_EMMC_D5_RD_SEC                                                                       0x40000
#define MASK_REG_FW2_AON_EMMC_D2_RD_SEC                                                                       0x20000
#define MASK_REG_FW2_AON_EMMC_D3_RD_SEC                                                                       0x10000
#define MASK_REG_FW2_AON_EMMC_D0_RD_SEC                                                                       0x8000
#define MASK_REG_FW2_AON_EMMC_CMD_RD_SEC                                                                      0x4000
#define MASK_REG_FW2_AON_EMMC_RST_RD_SEC                                                                      0x2000
#define MASK_REG_FW2_AON_PIN_CTRL_REG5_RD_SEC                                                                 0x1000
#define MASK_REG_FW2_AON_PIN_CTRL_REG4_RD_SEC                                                                 0x800
#define MASK_REG_FW2_AON_PIN_CTRL_REG3_RD_SEC                                                                 0x400
#define MASK_REG_FW2_AON_PIN_CTRL_REG2_RD_SEC                                                                 0x200
#define MASK_REG_FW2_AON_PIN_CTRL_REG1_RD_SEC                                                                 0x100
#define MASK_REG_FW2_AON_PIN_CTRL_REG0_RD_SEC                                                                 0x80
#define MASK_REG_FW2_AON_IIC_MATRIX_MTX_CFG_RD_SEC                                                            0x40
#define MASK_REG_FW2_AON_SPI_MATRIX_MTX_CFG_RD_SEC                                                            0x20
#define MASK_REG_FW2_AON_SIM_MATRIX_MTX_CFG_RD_SEC                                                            0x10
#define MASK_REG_FW2_AON_IIS_MATRIX_MTX_CFG_RD_SEC                                                            0x8
#define MASK_REG_FW2_AON_UART_MATRIX_MTX_CFG1_RD_SEC                                                          0x4
#define MASK_REG_FW2_AON_UART_MATRIX_MTX_CFG_RD_SEC                                                           0x2
#define MASK_REG_FW2_AON_PWR_PAD_CTL_RESERVED_RD_SEC                                                          0x1
#define MASK_REG_FW2_AON_SD2_CLK_RD_SEC                                                                       0x80000000
#define MASK_REG_FW2_AON_SD2_D_1_RD_SEC                                                                       0x40000000
#define MASK_REG_FW2_AON_SD2_D_0_RD_SEC                                                                       0x20000000
#define MASK_REG_FW2_AON_SD2_CMD_RD_SEC                                                                       0x10000000
#define MASK_REG_FW2_AON_SD0_CLK_RD_SEC                                                                       0x8000000
#define MASK_REG_FW2_AON_SD0_D_1_RD_SEC                                                                       0x4000000
#define MASK_REG_FW2_AON_SD0_D_0_RD_SEC                                                                       0x2000000
#define MASK_REG_FW2_AON_SD0_CMD_RD_SEC                                                                       0x1000000
#define MASK_REG_FW2_AON_SD0_D_2_RD_SEC                                                                       0x800000
#define MASK_REG_FW2_AON_SD0_D_3_RD_SEC                                                                       0x400000
#define MASK_REG_FW2_AON_SIMRST1_RD_SEC                                                                       0x200000
#define MASK_REG_FW2_AON_SIMDA1_RD_SEC                                                                        0x100000
#define MASK_REG_FW2_AON_SIMCLK1_RD_SEC                                                                       0x80000
#define MASK_REG_FW2_AON_SIMRST0_RD_SEC                                                                       0x40000
#define MASK_REG_FW2_AON_SIMDA0_RD_SEC                                                                        0x20000
#define MASK_REG_FW2_AON_SIMCLK0_RD_SEC                                                                       0x10000
#define MASK_REG_FW2_AON_SIMRST2_RD_SEC                                                                       0x8000
#define MASK_REG_FW2_AON_SIMDA2_RD_SEC                                                                        0x4000
#define MASK_REG_FW2_AON_SIMCLK2_RD_SEC                                                                       0x2000
#define MASK_REG_FW2_AON_AUD_DAD0_RD_SEC                                                                      0x1000
#define MASK_REG_FW2_AON_ADI_SCLK_RD_SEC                                                                      0x800
#define MASK_REG_FW2_AON_AUD_DAD1_RD_SEC                                                                      0x400
#define MASK_REG_FW2_AON_ANA_INT_RD_SEC                                                                       0x200
#define MASK_REG_FW2_AON_EXT_RST_B_RD_SEC                                                                     0x100
#define MASK_REG_FW2_AON_CLK_32K_RD_SEC                                                                       0x80
#define MASK_REG_FW2_AON_AI_EN_RD_SEC                                                                         0x40
#define MASK_REG_FW2_AON_XTL_EN0_RD_SEC                                                                       0x20
#define MASK_REG_FW2_AON_XTL_EN1_RD_SEC                                                                       0x10
#define MASK_REG_FW2_AON_ADI_D_RD_SEC                                                                         0x8
#define MASK_REG_FW2_AON_DCDC_ARM0_EN_RD_SEC                                                                  0x4
#define MASK_REG_FW2_AON_AUD_ADD0_RD_SEC                                                                      0x2
#define MASK_REG_FW2_AON_DSI_TE_RD_SEC                                                                        0x1
#define MASK_REG_FW2_AON_MTCK_ARM_RD_SEC                                                                      0x80000000
#define MASK_REG_FW2_AON_SDA6_RD_SEC                                                                          0x40000000
#define MASK_REG_FW2_AON_SCL6_RD_SEC                                                                          0x20000000
#define MASK_REG_FW2_AON_U2RXD_RD_SEC                                                                         0x10000000
#define MASK_REG_FW2_AON_U2TXD_RD_SEC                                                                         0x8000000
#define MASK_REG_FW2_AON_DRTCK_RD_SEC                                                                         0x4000000
#define MASK_REG_FW2_AON_DTCK_RD_SEC                                                                          0x2000000
#define MASK_REG_FW2_AON_DTMS_RD_SEC                                                                          0x1000000
#define MASK_REG_FW2_AON_DTDI_RD_SEC                                                                          0x800000
#define MASK_REG_FW2_AON_DTDO_RD_SEC                                                                          0x400000
#define MASK_REG_FW2_AON_RFCTL_19_RD_SEC                                                                      0x200000
#define MASK_REG_FW2_AON_RFCTL_18_RD_SEC                                                                      0x100000
#define MASK_REG_FW2_AON_RFCTL_17_RD_SEC                                                                      0x80000
#define MASK_REG_FW2_AON_RFCTL_16_RD_SEC                                                                      0x40000
#define MASK_REG_FW2_AON_RFCTL_15_RD_SEC                                                                      0x20000
#define MASK_REG_FW2_AON_RFCTL_14_RD_SEC                                                                      0x10000
#define MASK_REG_FW2_AON_RFCTL_13_RD_SEC                                                                      0x8000
#define MASK_REG_FW2_AON_RFCTL_12_RD_SEC                                                                      0x4000
#define MASK_REG_FW2_AON_RFCTL_11_RD_SEC                                                                      0x2000
#define MASK_REG_FW2_AON_RFCTL_10_RD_SEC                                                                      0x1000
#define MASK_REG_FW2_AON_RFCTL_9_RD_SEC                                                                       0x800
#define MASK_REG_FW2_AON_RFCTL_8_RD_SEC                                                                       0x400
#define MASK_REG_FW2_AON_RFCTL_7_RD_SEC                                                                       0x200
#define MASK_REG_FW2_AON_RFCTL_6_RD_SEC                                                                       0x100
#define MASK_REG_FW2_AON_RFCTL_5_RD_SEC                                                                       0x80
#define MASK_REG_FW2_AON_RFCTL_4_RD_SEC                                                                       0x40
#define MASK_REG_FW2_AON_RFCTL_3_RD_SEC                                                                       0x20
#define MASK_REG_FW2_AON_RFCTL_2_RD_SEC                                                                       0x10
#define MASK_REG_FW2_AON_RFCTL_1_RD_SEC                                                                       0x8
#define MASK_REG_FW2_AON_RFCTL_0_RD_SEC                                                                       0x4
#define MASK_REG_FW2_AON_SD2_D_3_RD_SEC                                                                       0x2
#define MASK_REG_FW2_AON_SD2_D_2_RD_SEC                                                                       0x1
#define MASK_REG_FW2_AON_U1RXD_RD_SEC                                                                         0x80000000
#define MASK_REG_FW2_AON_U1TXD_RD_SEC                                                                         0x40000000
#define MASK_REG_FW2_AON_SPI3_DI_RD_SEC                                                                       0x20000000
#define MASK_REG_FW2_AON_SPI3_CLK_RD_SEC                                                                      0x10000000
#define MASK_REG_FW2_AON_SPI3_CSN_RD_SEC                                                                      0x8000000
#define MASK_REG_FW2_AON_SPI3_DO_RD_SEC                                                                       0x4000000
#define MASK_REG_FW2_AON_KEYIN_2_RD_SEC                                                                       0x2000000
#define MASK_REG_FW2_AON_KEYIN_1_RD_SEC                                                                       0x1000000
#define MASK_REG_FW2_AON_KEYIN_0_RD_SEC                                                                       0x800000
#define MASK_REG_FW2_AON_KEYOUT_2_RD_SEC                                                                      0x400000
#define MASK_REG_FW2_AON_KEYOUT_1_RD_SEC                                                                      0x200000
#define MASK_REG_FW2_AON_KEYOUT_0_RD_SEC                                                                      0x100000
#define MASK_REG_FW2_AON_SDA2_RD_SEC                                                                          0x80000
#define MASK_REG_FW2_AON_SCL2_RD_SEC                                                                          0x40000
#define MASK_REG_FW2_AON_RFFE1_SDA_RD_SEC                                                                     0x20000
#define MASK_REG_FW2_AON_RFFE1_SCK_RD_SEC                                                                     0x10000
#define MASK_REG_FW2_AON_RFFE0_SDA_RD_SEC                                                                     0x8000
#define MASK_REG_FW2_AON_RFFE0_SCK_RD_SEC                                                                     0x4000
#define MASK_REG_FW2_AON_LVDS0_DAC_ON_RD_SEC                                                                  0x2000
#define MASK_REG_FW2_AON_LVDS0_ADC_ON_RD_SEC                                                                  0x1000
#define MASK_REG_FW2_AON_RFSEN1_RD_SEC                                                                        0x800
#define MASK_REG_FW2_AON_RFSDA1_RD_SEC                                                                        0x400
#define MASK_REG_FW2_AON_RFSCK1_RD_SEC                                                                        0x200
#define MASK_REG_FW2_AON_RFSEN0_RD_SEC                                                                        0x100
#define MASK_REG_FW2_AON_RFSDA0_RD_SEC                                                                        0x80
#define MASK_REG_FW2_AON_RFSCK0_RD_SEC                                                                        0x40
#define MASK_REG_FW2_AON_USB30_SW_RD_SEC                                                                      0x20
#define MASK_REG_FW2_AON_U0RTS_RD_SEC                                                                         0x10
#define MASK_REG_FW2_AON_U0CTS_RD_SEC                                                                         0x8
#define MASK_REG_FW2_AON_U0RXD_RD_SEC                                                                         0x4
#define MASK_REG_FW2_AON_U0TXD_RD_SEC                                                                         0x2
#define MASK_REG_FW2_AON_MTMS_ARM_RD_SEC                                                                      0x1
#define MASK_REG_FW2_AON_CMPD1_RD_SEC                                                                         0x80000000
#define MASK_REG_FW2_AON_CMPD0_RD_SEC                                                                         0x40000000
#define MASK_REG_FW2_AON_CMRST1_RD_SEC                                                                        0x20000000
#define MASK_REG_FW2_AON_CMRST0_RD_SEC                                                                        0x10000000
#define MASK_REG_FW2_AON_CMMCLK1_RD_SEC                                                                       0x8000000
#define MASK_REG_FW2_AON_CMMCLK0_RD_SEC                                                                       0x4000000
#define MASK_REG_FW2_AON_SCL1_RD_SEC                                                                          0x2000000
#define MASK_REG_FW2_AON_SDA1_RD_SEC                                                                          0x1000000
#define MASK_REG_FW2_AON_SDA0_RD_SEC                                                                          0x800000
#define MASK_REG_FW2_AON_SCL0_RD_SEC                                                                          0x400000
#define MASK_REG_FW2_AON_SPI2_CLK_RD_SEC                                                                      0x200000
#define MASK_REG_FW2_AON_SPI2_DI_RD_SEC                                                                       0x100000
#define MASK_REG_FW2_AON_SPI2_DO_RD_SEC                                                                       0x80000
#define MASK_REG_FW2_AON_SPI2_CSN_RD_SEC                                                                      0x40000
#define MASK_REG_FW2_AON_SDA7_RD_SEC                                                                          0x20000
#define MASK_REG_FW2_AON_SCL7_RD_SEC                                                                          0x10000
#define MASK_REG_FW2_AON_IIS1LRCK_RD_SEC                                                                      0x8000
#define MASK_REG_FW2_AON_IIS1CLK_RD_SEC                                                                       0x4000
#define MASK_REG_FW2_AON_IIS1DO_RD_SEC                                                                        0x2000
#define MASK_REG_FW2_AON_IIS1DI_RD_SEC                                                                        0x1000
#define MASK_REG_FW2_AON_EXTINT10_RD_SEC                                                                      0x800
#define MASK_REG_FW2_AON_EXTINT9_RD_SEC                                                                       0x400
#define MASK_REG_FW2_AON_SPI0_CLK_RD_SEC                                                                      0x200
#define MASK_REG_FW2_AON_SPI0_DI_RD_SEC                                                                       0x100
#define MASK_REG_FW2_AON_SPI0_DO_RD_SEC                                                                       0x80
#define MASK_REG_FW2_AON_SPI0_CSN_RD_SEC                                                                      0x40
#define MASK_REG_FW2_AON_SCL3_RD_SEC                                                                          0x20
#define MASK_REG_FW2_AON_SDA3_RD_SEC                                                                          0x10
#define MASK_REG_FW2_AON_EXTINT1_RD_SEC                                                                       0x8
#define MASK_REG_FW2_AON_EXTINT0_RD_SEC                                                                       0x4
#define MASK_REG_FW2_AON_PWMC_RD_SEC                                                                          0x2
#define MASK_REG_FW2_AON_SPI_TE_RD_SEC                                                                        0x1
#define MASK_REG_FW2_AON_ESESPI_CLK_RD_SEC                                                                    0x80000000
#define MASK_REG_FW2_AON_ESESPI_CSN_RD_SEC                                                                    0x40000000
#define MASK_REG_FW2_AON_ESE_SWP_RD_SEC                                                                       0x20000000
#define MASK_REG_FW2_AON_ESE_GPIO_RD_SEC                                                                      0x10000000
#define MASK_REG_FW2_AON_SD1_D_3_RD_SEC                                                                       0x8000000
#define MASK_REG_FW2_AON_SD1_D_2_RD_SEC                                                                       0x4000000
#define MASK_REG_FW2_AON_SD1_D_1_RD_SEC                                                                       0x2000000
#define MASK_REG_FW2_AON_SD1_D_0_RD_SEC                                                                       0x1000000
#define MASK_REG_FW2_AON_SD1_CMD_RD_SEC                                                                       0x800000
#define MASK_REG_FW2_AON_SD1_CLK_RD_SEC                                                                       0x400000
#define MASK_REG_FW2_AON_U7RTS_RD_SEC                                                                         0x200000
#define MASK_REG_FW2_AON_U7CTS_RD_SEC                                                                         0x100000
#define MASK_REG_FW2_AON_U7RXD_RD_SEC                                                                         0x80000
#define MASK_REG_FW2_AON_U7TXD_RD_SEC                                                                         0x40000
#define MASK_REG_FW2_AON_U4RTS_RD_SEC                                                                         0x20000
#define MASK_REG_FW2_AON_U4CTS_RD_SEC                                                                         0x10000
#define MASK_REG_FW2_AON_U4RXD_RD_SEC                                                                         0x8000
#define MASK_REG_FW2_AON_U4TXD_RD_SEC                                                                         0x4000
#define MASK_REG_FW2_AON_MEMS_MIC_DATA1_RD_SEC                                                                0x2000
#define MASK_REG_FW2_AON_MEMS_MIC_CLK1_RD_SEC                                                                 0x1000
#define MASK_REG_FW2_AON_MEMS_MIC_DATA0_RD_SEC                                                                0x800
#define MASK_REG_FW2_AON_MEMS_MIC_CLK0_RD_SEC                                                                 0x400
#define MASK_REG_FW2_AON_CLK_AUX0_RD_SEC                                                                      0x200
#define MASK_REG_FW2_AON_U5RXD_RD_SEC                                                                         0x100
#define MASK_REG_FW2_AON_U5TXD_RD_SEC                                                                         0x80
#define MASK_REG_FW2_AON_IIS0LRCK_RD_SEC                                                                      0x40
#define MASK_REG_FW2_AON_IIS0CLK_RD_SEC                                                                       0x20
#define MASK_REG_FW2_AON_IIS0DO_RD_SEC                                                                        0x10
#define MASK_REG_FW2_AON_IIS0DI_RD_SEC                                                                        0x8
#define MASK_REG_FW2_AON_CMRST2_RD_SEC                                                                        0x4
#define MASK_REG_FW2_AON_CMPD2_RD_SEC                                                                         0x2
#define MASK_REG_FW2_AON_CMMCLK2_RD_SEC                                                                       0x1
#define MASK_REG_FW2_AON_ESESPI_D0_RD_SEC                                                                     0x80
#define MASK_REG_FW2_AON_ESESPI_D1_RD_SEC                                                                     0x40
#define MASK_REG_FW2_AON_ESESPI_D2_RD_SEC                                                                     0x20
#define MASK_REG_FW2_AON_ESESPI_D3_RD_SEC                                                                     0x10
#define MASK_REG_FW2_AON_ESESPI_D4_RD_SEC                                                                     0x8
#define MASK_REG_FW2_AON_ESESPI_D5_RD_SEC                                                                     0x4
#define MASK_REG_FW2_AON_ESESPI_D6_RD_SEC                                                                     0x2
#define MASK_REG_FW2_AON_ESESPI_D7_RD_SEC                                                                     0x1
#define MASK_REG_FW2_AON_AUD_SCLK_WR_SEC                                                                      0x80000000
#define MASK_REG_FW2_AON_LCM_RSTN_WR_SEC                                                                      0x40000000
#define MASK_REG_FW2_AON_AUD_DASYNC_WR_SEC                                                                    0x20000000
#define MASK_REG_FW2_AON_PTEST_WR_SEC                                                                         0x10000000
#define MASK_REG_FW2_AON_DCDC_ARM1_EN_WR_SEC                                                                  0x8000000
#define MASK_REG_FW2_AON_AUD_ADSYNC_WR_SEC                                                                    0x4000000
#define MASK_REG_FW2_AON_CHIP_SLEEP_WR_SEC                                                                    0x2000000
#define MASK_REG_FW2_AON_EMMC_D7_WR_SEC                                                                       0x1000000
#define MASK_REG_FW2_AON_EMMC_D6_WR_SEC                                                                       0x800000
#define MASK_REG_FW2_AON_EMMC_D4_WR_SEC                                                                       0x400000
#define MASK_REG_FW2_AON_EMMC_D1_WR_SEC                                                                       0x200000
#define MASK_REG_FW2_AON_EMMC_DS_WR_SEC                                                                       0x100000
#define MASK_REG_FW2_AON_EMMC_CLK_WR_SEC                                                                      0x80000
#define MASK_REG_FW2_AON_EMMC_D5_WR_SEC                                                                       0x40000
#define MASK_REG_FW2_AON_EMMC_D2_WR_SEC                                                                       0x20000
#define MASK_REG_FW2_AON_EMMC_D3_WR_SEC                                                                       0x10000
#define MASK_REG_FW2_AON_EMMC_D0_WR_SEC                                                                       0x8000
#define MASK_REG_FW2_AON_EMMC_CMD_WR_SEC                                                                      0x4000
#define MASK_REG_FW2_AON_EMMC_RST_WR_SEC                                                                      0x2000
#define MASK_REG_FW2_AON_PIN_CTRL_REG5_WR_SEC                                                                 0x1000
#define MASK_REG_FW2_AON_PIN_CTRL_REG4_WR_SEC                                                                 0x800
#define MASK_REG_FW2_AON_PIN_CTRL_REG3_WR_SEC                                                                 0x400
#define MASK_REG_FW2_AON_PIN_CTRL_REG2_WR_SEC                                                                 0x200
#define MASK_REG_FW2_AON_PIN_CTRL_REG1_WR_SEC                                                                 0x100
#define MASK_REG_FW2_AON_PIN_CTRL_REG0_WR_SEC                                                                 0x80
#define MASK_REG_FW2_AON_IIC_MATRIX_MTX_CFG_WR_SEC                                                            0x40
#define MASK_REG_FW2_AON_SPI_MATRIX_MTX_CFG_WR_SEC                                                            0x20
#define MASK_REG_FW2_AON_SIM_MATRIX_MTX_CFG_WR_SEC                                                            0x10
#define MASK_REG_FW2_AON_IIS_MATRIX_MTX_CFG_WR_SEC                                                            0x8
#define MASK_REG_FW2_AON_UART_MATRIX_MTX_CFG1_WR_SEC                                                          0x4
#define MASK_REG_FW2_AON_UART_MATRIX_MTX_CFG_WR_SEC                                                           0x2
#define MASK_REG_FW2_AON_PWR_PAD_CTL_RESERVED_WR_SEC                                                          0x1
#define MASK_REG_FW2_AON_SD2_CLK_WR_SEC                                                                       0x80000000
#define MASK_REG_FW2_AON_SD2_D_1_WR_SEC                                                                       0x40000000
#define MASK_REG_FW2_AON_SD2_D_0_WR_SEC                                                                       0x20000000
#define MASK_REG_FW2_AON_SD2_CMD_WR_SEC                                                                       0x10000000
#define MASK_REG_FW2_AON_SD0_CLK_WR_SEC                                                                       0x8000000
#define MASK_REG_FW2_AON_SD0_D_1_WR_SEC                                                                       0x4000000
#define MASK_REG_FW2_AON_SD0_D_0_WR_SEC                                                                       0x2000000
#define MASK_REG_FW2_AON_SD0_CMD_WR_SEC                                                                       0x1000000
#define MASK_REG_FW2_AON_SD0_D_2_WR_SEC                                                                       0x800000
#define MASK_REG_FW2_AON_SD0_D_3_WR_SEC                                                                       0x400000
#define MASK_REG_FW2_AON_SIMRST1_WR_SEC                                                                       0x200000
#define MASK_REG_FW2_AON_SIMDA1_WR_SEC                                                                        0x100000
#define MASK_REG_FW2_AON_SIMCLK1_WR_SEC                                                                       0x80000
#define MASK_REG_FW2_AON_SIMRST0_WR_SEC                                                                       0x40000
#define MASK_REG_FW2_AON_SIMDA0_WR_SEC                                                                        0x20000
#define MASK_REG_FW2_AON_SIMCLK0_WR_SEC                                                                       0x10000
#define MASK_REG_FW2_AON_SIMRST2_WR_SEC                                                                       0x8000
#define MASK_REG_FW2_AON_SIMDA2_WR_SEC                                                                        0x4000
#define MASK_REG_FW2_AON_SIMCLK2_WR_SEC                                                                       0x2000
#define MASK_REG_FW2_AON_AUD_DAD0_WR_SEC                                                                      0x1000
#define MASK_REG_FW2_AON_ADI_SCLK_WR_SEC                                                                      0x800
#define MASK_REG_FW2_AON_AUD_DAD1_WR_SEC                                                                      0x400
#define MASK_REG_FW2_AON_ANA_INT_WR_SEC                                                                       0x200
#define MASK_REG_FW2_AON_EXT_RST_B_WR_SEC                                                                     0x100
#define MASK_REG_FW2_AON_CLK_32K_WR_SEC                                                                       0x80
#define MASK_REG_FW2_AON_AI_EN_WR_SEC                                                                         0x40
#define MASK_REG_FW2_AON_XTL_EN0_WR_SEC                                                                       0x20
#define MASK_REG_FW2_AON_XTL_EN1_WR_SEC                                                                       0x10
#define MASK_REG_FW2_AON_ADI_D_WR_SEC                                                                         0x8
#define MASK_REG_FW2_AON_DCDC_ARM0_EN_WR_SEC                                                                  0x4
#define MASK_REG_FW2_AON_AUD_ADD0_WR_SEC                                                                      0x2
#define MASK_REG_FW2_AON_DSI_TE_WR_SEC                                                                        0x1
#define MASK_REG_FW2_AON_MTCK_ARM_WR_SEC                                                                      0x80000000
#define MASK_REG_FW2_AON_SDA6_WR_SEC                                                                          0x40000000
#define MASK_REG_FW2_AON_SCL6_WR_SEC                                                                          0x20000000
#define MASK_REG_FW2_AON_U2RXD_WR_SEC                                                                         0x10000000
#define MASK_REG_FW2_AON_U2TXD_WR_SEC                                                                         0x8000000
#define MASK_REG_FW2_AON_DRTCK_WR_SEC                                                                         0x4000000
#define MASK_REG_FW2_AON_DTCK_WR_SEC                                                                          0x2000000
#define MASK_REG_FW2_AON_DTMS_WR_SEC                                                                          0x1000000
#define MASK_REG_FW2_AON_DTDI_WR_SEC                                                                          0x800000
#define MASK_REG_FW2_AON_DTDO_WR_SEC                                                                          0x400000
#define MASK_REG_FW2_AON_RFCTL_19_WR_SEC                                                                      0x200000
#define MASK_REG_FW2_AON_RFCTL_18_WR_SEC                                                                      0x100000
#define MASK_REG_FW2_AON_RFCTL_17_WR_SEC                                                                      0x80000
#define MASK_REG_FW2_AON_RFCTL_16_WR_SEC                                                                      0x40000
#define MASK_REG_FW2_AON_RFCTL_15_WR_SEC                                                                      0x20000
#define MASK_REG_FW2_AON_RFCTL_14_WR_SEC                                                                      0x10000
#define MASK_REG_FW2_AON_RFCTL_13_WR_SEC                                                                      0x8000
#define MASK_REG_FW2_AON_RFCTL_12_WR_SEC                                                                      0x4000
#define MASK_REG_FW2_AON_RFCTL_11_WR_SEC                                                                      0x2000
#define MASK_REG_FW2_AON_RFCTL_10_WR_SEC                                                                      0x1000
#define MASK_REG_FW2_AON_RFCTL_9_WR_SEC                                                                       0x800
#define MASK_REG_FW2_AON_RFCTL_8_WR_SEC                                                                       0x400
#define MASK_REG_FW2_AON_RFCTL_7_WR_SEC                                                                       0x200
#define MASK_REG_FW2_AON_RFCTL_6_WR_SEC                                                                       0x100
#define MASK_REG_FW2_AON_RFCTL_5_WR_SEC                                                                       0x80
#define MASK_REG_FW2_AON_RFCTL_4_WR_SEC                                                                       0x40
#define MASK_REG_FW2_AON_RFCTL_3_WR_SEC                                                                       0x20
#define MASK_REG_FW2_AON_RFCTL_2_WR_SEC                                                                       0x10
#define MASK_REG_FW2_AON_RFCTL_1_WR_SEC                                                                       0x8
#define MASK_REG_FW2_AON_RFCTL_0_WR_SEC                                                                       0x4
#define MASK_REG_FW2_AON_SD2_D_3_WR_SEC                                                                       0x2
#define MASK_REG_FW2_AON_SD2_D_2_WR_SEC                                                                       0x1
#define MASK_REG_FW2_AON_U1RXD_WR_SEC                                                                         0x80000000
#define MASK_REG_FW2_AON_U1TXD_WR_SEC                                                                         0x40000000
#define MASK_REG_FW2_AON_SPI3_DI_WR_SEC                                                                       0x20000000
#define MASK_REG_FW2_AON_SPI3_CLK_WR_SEC                                                                      0x10000000
#define MASK_REG_FW2_AON_SPI3_CSN_WR_SEC                                                                      0x8000000
#define MASK_REG_FW2_AON_SPI3_DO_WR_SEC                                                                       0x4000000
#define MASK_REG_FW2_AON_KEYIN_2_WR_SEC                                                                       0x2000000
#define MASK_REG_FW2_AON_KEYIN_1_WR_SEC                                                                       0x1000000
#define MASK_REG_FW2_AON_KEYIN_0_WR_SEC                                                                       0x800000
#define MASK_REG_FW2_AON_KEYOUT_2_WR_SEC                                                                      0x400000
#define MASK_REG_FW2_AON_KEYOUT_1_WR_SEC                                                                      0x200000
#define MASK_REG_FW2_AON_KEYOUT_0_WR_SEC                                                                      0x100000
#define MASK_REG_FW2_AON_SDA2_WR_SEC                                                                          0x80000
#define MASK_REG_FW2_AON_SCL2_WR_SEC                                                                          0x40000
#define MASK_REG_FW2_AON_RFFE1_SDA_WR_SEC                                                                     0x20000
#define MASK_REG_FW2_AON_RFFE1_SCK_WR_SEC                                                                     0x10000
#define MASK_REG_FW2_AON_RFFE0_SDA_WR_SEC                                                                     0x8000
#define MASK_REG_FW2_AON_RFFE0_SCK_WR_SEC                                                                     0x4000
#define MASK_REG_FW2_AON_LVDS0_DAC_ON_WR_SEC                                                                  0x2000
#define MASK_REG_FW2_AON_LVDS0_ADC_ON_WR_SEC                                                                  0x1000
#define MASK_REG_FW2_AON_RFSEN1_WR_SEC                                                                        0x800
#define MASK_REG_FW2_AON_RFSDA1_WR_SEC                                                                        0x400
#define MASK_REG_FW2_AON_RFSCK1_WR_SEC                                                                        0x200
#define MASK_REG_FW2_AON_RFSEN0_WR_SEC                                                                        0x100
#define MASK_REG_FW2_AON_RFSDA0_WR_SEC                                                                        0x80
#define MASK_REG_FW2_AON_RFSCK0_WR_SEC                                                                        0x40
#define MASK_REG_FW2_AON_USB30_SW_WR_SEC                                                                      0x20
#define MASK_REG_FW2_AON_U0RTS_WR_SEC                                                                         0x10
#define MASK_REG_FW2_AON_U0CTS_WR_SEC                                                                         0x8
#define MASK_REG_FW2_AON_U0RXD_WR_SEC                                                                         0x4
#define MASK_REG_FW2_AON_U0TXD_WR_SEC                                                                         0x2
#define MASK_REG_FW2_AON_MTMS_ARM_WR_SEC                                                                      0x1
#define MASK_REG_FW2_AON_CMPD1_WR_SEC                                                                         0x80000000
#define MASK_REG_FW2_AON_CMPD0_WR_SEC                                                                         0x40000000
#define MASK_REG_FW2_AON_CMRST1_WR_SEC                                                                        0x20000000
#define MASK_REG_FW2_AON_CMRST0_WR_SEC                                                                        0x10000000
#define MASK_REG_FW2_AON_CMMCLK1_WR_SEC                                                                       0x8000000
#define MASK_REG_FW2_AON_CMMCLK0_WR_SEC                                                                       0x4000000
#define MASK_REG_FW2_AON_SCL1_WR_SEC                                                                          0x2000000
#define MASK_REG_FW2_AON_SDA1_WR_SEC                                                                          0x1000000
#define MASK_REG_FW2_AON_SDA0_WR_SEC                                                                          0x800000
#define MASK_REG_FW2_AON_SCL0_WR_SEC                                                                          0x400000
#define MASK_REG_FW2_AON_SPI2_CLK_WR_SEC                                                                      0x200000
#define MASK_REG_FW2_AON_SPI2_DI_WR_SEC                                                                       0x100000
#define MASK_REG_FW2_AON_SPI2_DO_WR_SEC                                                                       0x80000
#define MASK_REG_FW2_AON_SPI2_CSN_WR_SEC                                                                      0x40000
#define MASK_REG_FW2_AON_SDA7_WR_SEC                                                                          0x20000
#define MASK_REG_FW2_AON_SCL7_WR_SEC                                                                          0x10000
#define MASK_REG_FW2_AON_IIS1LRCK_WR_SEC                                                                      0x8000
#define MASK_REG_FW2_AON_IIS1CLK_WR_SEC                                                                       0x4000
#define MASK_REG_FW2_AON_IIS1DO_WR_SEC                                                                        0x2000
#define MASK_REG_FW2_AON_IIS1DI_WR_SEC                                                                        0x1000
#define MASK_REG_FW2_AON_EXTINT10_WR_SEC                                                                      0x800
#define MASK_REG_FW2_AON_EXTINT9_WR_SEC                                                                       0x400
#define MASK_REG_FW2_AON_SPI0_CLK_WR_SEC                                                                      0x200
#define MASK_REG_FW2_AON_SPI0_DI_WR_SEC                                                                       0x100
#define MASK_REG_FW2_AON_SPI0_DO_WR_SEC                                                                       0x80
#define MASK_REG_FW2_AON_SPI0_CSN_WR_SEC                                                                      0x40
#define MASK_REG_FW2_AON_SCL3_WR_SEC                                                                          0x20
#define MASK_REG_FW2_AON_SDA3_WR_SEC                                                                          0x10
#define MASK_REG_FW2_AON_EXTINT1_WR_SEC                                                                       0x8
#define MASK_REG_FW2_AON_EXTINT0_WR_SEC                                                                       0x4
#define MASK_REG_FW2_AON_PWMC_WR_SEC                                                                          0x2
#define MASK_REG_FW2_AON_SPI_TE_WR_SEC                                                                        0x1
#define MASK_REG_FW2_AON_ESESPI_CLK_WR_SEC                                                                    0x80000000
#define MASK_REG_FW2_AON_ESESPI_CSN_WR_SEC                                                                    0x40000000
#define MASK_REG_FW2_AON_ESE_SWP_WR_SEC                                                                       0x20000000
#define MASK_REG_FW2_AON_ESE_GPIO_WR_SEC                                                                      0x10000000
#define MASK_REG_FW2_AON_SD1_D_3_WR_SEC                                                                       0x8000000
#define MASK_REG_FW2_AON_SD1_D_2_WR_SEC                                                                       0x4000000
#define MASK_REG_FW2_AON_SD1_D_1_WR_SEC                                                                       0x2000000
#define MASK_REG_FW2_AON_SD1_D_0_WR_SEC                                                                       0x1000000
#define MASK_REG_FW2_AON_SD1_CMD_WR_SEC                                                                       0x800000
#define MASK_REG_FW2_AON_SD1_CLK_WR_SEC                                                                       0x400000
#define MASK_REG_FW2_AON_U7RTS_WR_SEC                                                                         0x200000
#define MASK_REG_FW2_AON_U7CTS_WR_SEC                                                                         0x100000
#define MASK_REG_FW2_AON_U7RXD_WR_SEC                                                                         0x80000
#define MASK_REG_FW2_AON_U7TXD_WR_SEC                                                                         0x40000
#define MASK_REG_FW2_AON_U4RTS_WR_SEC                                                                         0x20000
#define MASK_REG_FW2_AON_U4CTS_WR_SEC                                                                         0x10000
#define MASK_REG_FW2_AON_U4RXD_WR_SEC                                                                         0x8000
#define MASK_REG_FW2_AON_U4TXD_WR_SEC                                                                         0x4000
#define MASK_REG_FW2_AON_MEMS_MIC_DATA1_WR_SEC                                                                0x2000
#define MASK_REG_FW2_AON_MEMS_MIC_CLK1_WR_SEC                                                                 0x1000
#define MASK_REG_FW2_AON_MEMS_MIC_DATA0_WR_SEC                                                                0x800
#define MASK_REG_FW2_AON_MEMS_MIC_CLK0_WR_SEC                                                                 0x400
#define MASK_REG_FW2_AON_CLK_AUX0_WR_SEC                                                                      0x200
#define MASK_REG_FW2_AON_U5RXD_WR_SEC                                                                         0x100
#define MASK_REG_FW2_AON_U5TXD_WR_SEC                                                                         0x80
#define MASK_REG_FW2_AON_IIS0LRCK_WR_SEC                                                                      0x40
#define MASK_REG_FW2_AON_IIS0CLK_WR_SEC                                                                       0x20
#define MASK_REG_FW2_AON_IIS0DO_WR_SEC                                                                        0x10
#define MASK_REG_FW2_AON_IIS0DI_WR_SEC                                                                        0x8
#define MASK_REG_FW2_AON_CMRST2_WR_SEC                                                                        0x4
#define MASK_REG_FW2_AON_CMPD2_WR_SEC                                                                         0x2
#define MASK_REG_FW2_AON_CMMCLK2_WR_SEC                                                                       0x1
#define MASK_REG_FW2_AON_ESESPI_D0_WR_SEC                                                                     0x80
#define MASK_REG_FW2_AON_ESESPI_D1_WR_SEC                                                                     0x40
#define MASK_REG_FW2_AON_ESESPI_D2_WR_SEC                                                                     0x20
#define MASK_REG_FW2_AON_ESESPI_D3_WR_SEC                                                                     0x10
#define MASK_REG_FW2_AON_ESESPI_D4_WR_SEC                                                                     0x8
#define MASK_REG_FW2_AON_ESESPI_D5_WR_SEC                                                                     0x4
#define MASK_REG_FW2_AON_ESESPI_D6_WR_SEC                                                                     0x2
#define MASK_REG_FW2_AON_ESESPI_D7_WR_SEC                                                                     0x1
#define MASK_REG_FW2_AON_BIT_CTRL_ADDR_ARRAY0                                                                 0x3fff
#define MASK_REG_FW2_AON_BIT_CTRL_ARRAY0                                                                      0xffffffff
#define MASK_RFFE_CTRL_APB_RFFE_CTRL_CFG_CHNL7_FORCE                                                          0x80000
#define MASK_RFFE_CTRL_APB_RFFE_CTRL_CFG_CHNL6_FORCE                                                          0x40000
#define MASK_RFFE_CTRL_APB_RFFE_CTRL_CFG_CHNL5_FORCE                                                          0x20000
#define MASK_RFFE_CTRL_APB_RFFE_CTRL_CFG_CHNL4_FORCE                                                          0x10000
#define MASK_RFFE_CTRL_APB_RFFE_CTRL_CFG_CHNL3_FORCE                                                          0x8000
#define MASK_RFFE_CTRL_APB_RFFE_CTRL_CFG_CHNL2_FORCE                                                          0x4000
#define MASK_RFFE_CTRL_APB_RFFE_CTRL_CFG_CHNL1_FORCE                                                          0x2000
#define MASK_RFFE_CTRL_APB_RFFE_CTRL_CFG_CHNL0_FORCE                                                          0x1000
#define MASK_RFFE_CTRL_APB_RFFE_CTRL_CFG_CHNL7_EB                                                             0x800
#define MASK_RFFE_CTRL_APB_RFFE_CTRL_CFG_CHNL6_EB                                                             0x400
#define MASK_RFFE_CTRL_APB_RFFE_CTRL_CFG_CHNL5_EB                                                             0x200
#define MASK_RFFE_CTRL_APB_RFFE_CTRL_CFG_CHNL4_EB                                                             0x100
#define MASK_RFFE_CTRL_APB_RFFE_CTRL_CFG_CHNL3_EB                                                             0x80
#define MASK_RFFE_CTRL_APB_RFFE_CTRL_CFG_CHNL2_EB                                                             0x40
#define MASK_RFFE_CTRL_APB_RFFE_CTRL_CFG_CHNL1_EB                                                             0x20
#define MASK_RFFE_CTRL_APB_RFFE_CTRL_CFG_CHNL0_EB                                                             0x10
#define MASK_RFFE_CTRL_APB_RFFE_CTRL_CFG_CHNL_VLD_CFG                                                         0xe
#define MASK_RFFE_CTRL_APB_RFFE_CTRL_CFG_CHNL_EB                                                              0x1
#define MASK_RFFE_CTRL_APB_RFFE_PRIORITY_CFG_CHNL0_PRIORITY                                                   0xc000
#define MASK_RFFE_CTRL_APB_RFFE_PRIORITY_CFG_CHNL1_PRIORITY                                                   0x3000
#define MASK_RFFE_CTRL_APB_RFFE_PRIORITY_CFG_CHNL2_PRIORITY                                                   0xc00
#define MASK_RFFE_CTRL_APB_RFFE_PRIORITY_CFG_CHNL3_PRIORITY                                                   0x300
#define MASK_RFFE_CTRL_APB_RFFE_PRIORITY_CFG_CHNL4_PRIORITY                                                   0xc0
#define MASK_RFFE_CTRL_APB_RFFE_PRIORITY_CFG_CHNL5_PRIORITY                                                   0x30
#define MASK_RFFE_CTRL_APB_RFFE_PRIORITY_CFG_CHNL6_PRIORITY                                                   0xc
#define MASK_RFFE_CTRL_APB_RFFE_PRIORITY_CFG_CHNL7_PRIORITY                                                   0x3
#define MASK_RFFE_CTRL_APB_RFFE_CLASH_CFG_CLASH_MODE                                                          0x20000
#define MASK_RFFE_CTRL_APB_RFFE_CLASH_CFG_CHK_CLASH_STFREE                                                    0x10000
#define MASK_RFFE_CTRL_APB_RFFE_CLASH_CFG_CHK_CLASH_CLR                                                       0x8000
#define MASK_RFFE_CTRL_APB_RFFE_CLASH_CFG_CHK_CLASH_RTC_SNAP_MODE                                             0x4000
#define MASK_RFFE_CTRL_APB_RFFE_CLASH_CFG_CHK_CLASH_RTC_SNAP_EDGE                                             0x2000
#define MASK_RFFE_CTRL_APB_RFFE_CLASH_CFG_CHK_CLASH_RTC_SNAP_INTERP_TYPE                                      0x1000
#define MASK_RFFE_CTRL_APB_RFFE_CLASH_CFG_CHK_CLASH_RTC_SNAP_INTERP_CLR                                       0x800
#define MASK_RFFE_CTRL_APB_RFFE_CLASH_CFG_CHK_CLASH_RTC_SNAP_INTERP                                           0x400
#define MASK_RFFE_CTRL_APB_RFFE_CLASH_CFG_CHNL_SNAP_REFRESH                                                   0x200
#define MASK_RFFE_CTRL_APB_RFFE_CLASH_CFG_RFFE_CHK_INTRP_EN                                                   0x100
#define MASK_RFFE_CTRL_APB_RFFE_CLASH_CFG_CHNL0_CLASH_EB                                                      0x80
#define MASK_RFFE_CTRL_APB_RFFE_CLASH_CFG_CHNL1_CLASH_EB                                                      0x40
#define MASK_RFFE_CTRL_APB_RFFE_CLASH_CFG_CHNL2_CLASH_EB                                                      0x20
#define MASK_RFFE_CTRL_APB_RFFE_CLASH_CFG_CHNL3_CLASH_EB                                                      0x10
#define MASK_RFFE_CTRL_APB_RFFE_CLASH_CFG_CHNL4_CLASH_EB                                                      0x8
#define MASK_RFFE_CTRL_APB_RFFE_CLASH_CFG_CHNL5_CLASH_EB                                                      0x4
#define MASK_RFFE_CTRL_APB_RFFE_CLASH_CFG_CHNL6_CLASH_EB                                                      0x2
#define MASK_RFFE_CTRL_APB_RFFE_CLASH_CFG_CHNL7_CLASH_EB                                                      0x1
#define MASK_RFFE_CTRL_APB_RFFE_CTRL_STS_CHNL7_CLASH_STAT                                                     0x8000
#define MASK_RFFE_CTRL_APB_RFFE_CTRL_STS_CHNL6_CLASH_STAT                                                     0x4000
#define MASK_RFFE_CTRL_APB_RFFE_CTRL_STS_CHNL5_CLASH_STAT                                                     0x2000
#define MASK_RFFE_CTRL_APB_RFFE_CTRL_STS_CHNL4_CLASH_STAT                                                     0x1000
#define MASK_RFFE_CTRL_APB_RFFE_CTRL_STS_CHNL3_CLASH_STAT                                                     0x800
#define MASK_RFFE_CTRL_APB_RFFE_CTRL_STS_CHNL2_CLASH_STAT                                                     0x400
#define MASK_RFFE_CTRL_APB_RFFE_CTRL_STS_CHNL1_CLASH_STAT                                                     0x200
#define MASK_RFFE_CTRL_APB_RFFE_CTRL_STS_CHNL0_CLASH_STAT                                                     0x100
#define MASK_RFFE_CTRL_APB_RFFE_CTRL_STS_CHNL7_STAT                                                           0x80
#define MASK_RFFE_CTRL_APB_RFFE_CTRL_STS_CHNL6_STAT                                                           0x40
#define MASK_RFFE_CTRL_APB_RFFE_CTRL_STS_CHNL5_STAT                                                           0x20
#define MASK_RFFE_CTRL_APB_RFFE_CTRL_STS_CHNL4_STAT                                                           0x10
#define MASK_RFFE_CTRL_APB_RFFE_CTRL_STS_CHNL3_STAT                                                           0x8
#define MASK_RFFE_CTRL_APB_RFFE_CTRL_STS_CHNL2_STAT                                                           0x4
#define MASK_RFFE_CTRL_APB_RFFE_CTRL_STS_CHNL1_STAT                                                           0x2
#define MASK_RFFE_CTRL_APB_RFFE_CTRL_STS_CHNL0_STAT                                                           0x1
#define MASK_RFFE_CTRL_APB_RFFE_SNAP0_RISE_TIME_RFFE_SNAP0_RISE_TIME                                          0xffffffff
#define MASK_RFFE_CTRL_APB_RFFE_SNAP1_RISE_TIME_RFFE_SNAP1_RISE_TIME                                          0xffffffff
#define MASK_RFFE_CTRL_APB_RFFE_SNAP2_RISE_TIME_RFFE_SNAP2_RISE_TIME                                          0xffffffff
#define MASK_RFFE_CTRL_APB_RFFE_SNAP3_RISE_TIME_RFFE_SNAP3_RISE_TIME                                          0xffffffff
#define MASK_RFFE_CTRL_APB_RFFE_SNAP4_RISE_TIME_RFFE_SNAP4_RISE_TIME                                          0xffffffff
#define MASK_RFFE_CTRL_APB_RFFE_SNAP5_RISE_TIME_RFFE_SNAP5_RISE_TIME                                          0xffffffff
#define MASK_RFFE_CTRL_APB_RFFE_SNAP6_RISE_TIME_RFFE_SNAP6_RISE_TIME                                          0xffffffff
#define MASK_RFFE_CTRL_APB_RFFE_SNAP7_RISE_TIME_RFFE_SNAP7_RISE_TIME                                          0xffffffff
#define MASK_RFFE_CTRL_APB_RFFE_SNAP0_FALL_TIME_RFFE_SNAP0_FALL_TIME                                          0xffffffff
#define MASK_RFFE_CTRL_APB_RFFE_SNAP1_FALL_TIME_RFFE_SNAP1_FALL_TIME                                          0xffffffff
#define MASK_RFFE_CTRL_APB_RFFE_SNAP2_FALL_TIME_RFFE_SNAP2_FALL_TIME                                          0xffffffff
#define MASK_RFFE_CTRL_APB_RFFE_SNAP3_FALL_TIME_RFFE_SNAP3_FALL_TIME                                          0xffffffff
#define MASK_RFFE_CTRL_APB_RFFE_SNAP4_FALL_TIME_RFFE_SNAP4_FALL_TIME                                          0xffffffff
#define MASK_RFFE_CTRL_APB_RFFE_SNAP5_FALL_TIME_RFFE_SNAP5_FALL_TIME                                          0xffffffff
#define MASK_RFFE_CTRL_APB_RFFE_SNAP6_FALL_TIME_RFFE_SNAP6_FALL_TIME                                          0xffffffff
#define MASK_RFFE_CTRL_APB_RFFE_SNAP7_FALL_TIME_RFFE_SNAP7_FALL_TIME                                          0xffffffff
#define MASK_RFFE_CTRL_APB_RFFE_CLASH_TIME_RFFE_CLASH_TIME                                                    0xffffffff
#define MASK_RFFE_CTRL_APB_RFFE_EXCLUSIVE_MODE_RFFE_CTL_CLK_EN                                                0x2
#define MASK_RFFE_CTRL_APB_RFFE_EXCLUSIVE_MODE_EXCLUSIVE_MODE_SEL                                             0x1
#define MASK_SCC_APB_VOLT_TUNE_VAL_MAX                                                                        0xff00
#define MASK_SCC_APB_VOLT_TUNE_VAL_MIN                                                                        0xff
#define MASK_SCC_APB_VOLT_TUNE_VAL                                                                            0xff00
#define MASK_SCC_APB_VOLT_OBS_VAL                                                                             0xff
#define MASK_SCC_APB_VOLT0_SELECT_OVERRIDE                                                                    0x80000000
#define MASK_SCC_APB_VOLT1_SELECT_OVERRIDE                                                                    0x40000000
#define MASK_SCC_APB_PAUSE_OCCUR_ERR_EN                                                                       0x100
#define MASK_SCC_APB_VOLT_TUNE_FORBID_EN                                                                      0x10
#define MASK_SCC_APB_VOLT_OBS_FORBID_EN                                                                       0x1
#define MASK_SCC_APB_VOLT_TUNE_DOWN_STEP                                                                      0x1ff0000
#define MASK_SCC_APB_VOLT_TUNE_UP_STEP                                                                        0x1ff
#define MASK_SCC_APB_RND_INTVAL_WAIT_NUM                                                                      0xffff0000
#define MASK_SCC_APB_VOLT_STB_WAIT_NUM                                                                        0xffff
#define MASK_SCC_APB_SCC_TUNE_DONE_INT_MASK_STATUS                                                            0x2000
#define MASK_SCC_APB_SCC_TUNE_ERR_INT_MASK_STATUS                                                             0x1000
#define MASK_SCC_APB_SCC_TUNE_DONE_INT_RAW_STATUS                                                             0x200
#define MASK_SCC_APB_SCC_TUNE_ERR_INT_RAW_STATUS                                                              0x100
#define MASK_SCC_APB_SCC_TUNE_DONE_INT_CLR                                                                    0x20
#define MASK_SCC_APB_SCC_TUNE_ERR_INT_CLR                                                                     0x10
#define MASK_SCC_APB_SCC_TUNE_DONE_INT_EN                                                                     0x2
#define MASK_SCC_APB_SCC_TUNE_ERR_INT_EN                                                                      0x1
#define MASK_SCC_APB_SCC_TUNE_DWN_MARK                                                                        0xffff0000
#define MASK_SCC_APB_SCC_TUNE_UP_MARK                                                                         0xffff
#define MASK_SCC_APB_SCC_FSM_STS                                                                              0x1f
#define MASK_SCC_APB_SCC_IDLE_MODE                                                                            0x80000000
#define MASK_SCC_APB_SCC_TUNE_BYPASS                                                                          0x40000000
#define MASK_SCC_APB_SCC_INIT_HALT_BYPASS                                                                     0x20000000
#define MASK_SCC_APB_SCC_AM_CLK_DIVIDER                                                                       0x18000000
#define MASK_SCC_APB_SCC_AM_ENABLE                                                                            0x4000000
#define MASK_SCC_APB_SCC_AM_OBS_EN                                                                            0x2000000
#define MASK_SCC_APB_SCC_RPT_READ_CTRL                                                                        0x1000
#define MASK_SCC_APB_SCC_ALL_ROSC_CHAIN                                                                       0x4
#define MASK_SCC_APB_SCC_ALL_ROSC_SEQ                                                                         0x2
#define MASK_SCC_APB_SCC_ROSC_REPEAT_MODE                                                                     0x1
#define MASK_SCC_APB_SCC_ROSC_DURATION                                                                        0xfffff000
#define MASK_SCC_APB_SCC_ROSC_SEL_Z                                                                           0xf00
#define MASK_SCC_APB_SCC_ROSC_SEL_Y                                                                           0xf0
#define MASK_SCC_APB_SCC_ROSC_SEL_X                                                                           0xf
#define MASK_SCC_APB_SCC_RPT_READ_NXT                                                                         0x80000000
#define MASK_SCC_APB_SCC_ROSC_GR_ENABLE                                                                       0x2
#define MASK_SCC_APB_SCC_ROSC_RUN                                                                             0x1
#define MASK_SCC_APB_SCC_INIT_PAT_FAIL                                                                        0x80000000
#define MASK_SCC_APB_SCC_ROSC_RPT_VALID                                                                       0x40000000
#define MASK_SCC_APB_SCC_ROSC_SETTING                                                                         0x1f00000
#define MASK_SCC_APB_SCC_ROSC_CNT                                                                             0xfffff
#define MASK_SCC_APB_SCC_ROSC_SW_RST                                                                          0x3ff
#define MASK_SLV_FW_AON0_PORT0_DEFAULT_ADDRESS_0_PORT0_DEFAULT_ADDRESS_0                                      0xffffffff
#define MASK_SLV_FW_AON0_PORT0_DEFAULT_ADDRESS_1_PORT0_DEFAULT_ADDRESS_1                                      0x3
#define MASK_SLV_FW_AON0_PORT1_DEFAULT_ADDRESS_0_PORT1_DEFAULT_ADDRESS_0                                      0xffffffff
#define MASK_SLV_FW_AON0_PORT1_DEFAULT_ADDRESS_1_PORT1_DEFAULT_ADDRESS_1                                      0x3
#define MASK_SLV_FW_AON0_PORT2_DEFAULT_ADDRESS_0_PORT2_DEFAULT_ADDRESS_0                                      0xffffffff
#define MASK_SLV_FW_AON0_PORT2_DEFAULT_ADDRESS_1_PORT2_DEFAULT_ADDRESS_1                                      0x3
#define MASK_SLV_FW_AON0_PORT3_DEFAULT_ADDRESS_0_PORT3_DEFAULT_ADDRESS_0                                      0xffffffff
#define MASK_SLV_FW_AON0_PORT3_DEFAULT_ADDRESS_1_PORT3_DEFAULT_ADDRESS_1                                      0x3
#define MASK_SLV_FW_AON0_PORT4_DEFAULT_ADDRESS_0_PORT4_DEFAULT_ADDRESS_0                                      0xffffffff
#define MASK_SLV_FW_AON0_PORT4_DEFAULT_ADDRESS_1_PORT4_DEFAULT_ADDRESS_1                                      0x3
#define MASK_SLV_FW_AON0_PORT_INT_EN_PORT_4_R_EN                                                              0x200
#define MASK_SLV_FW_AON0_PORT_INT_EN_PORT_4_W_EN                                                              0x100
#define MASK_SLV_FW_AON0_PORT_INT_EN_PORT_3_R_EN                                                              0x80
#define MASK_SLV_FW_AON0_PORT_INT_EN_PORT_3_W_EN                                                              0x40
#define MASK_SLV_FW_AON0_PORT_INT_EN_PORT_2_R_EN                                                              0x20
#define MASK_SLV_FW_AON0_PORT_INT_EN_PORT_2_W_EN                                                              0x10
#define MASK_SLV_FW_AON0_PORT_INT_EN_PORT_1_R_EN                                                              0x8
#define MASK_SLV_FW_AON0_PORT_INT_EN_PORT_1_W_EN                                                              0x4
#define MASK_SLV_FW_AON0_PORT_INT_EN_PORT_0_R_EN                                                              0x2
#define MASK_SLV_FW_AON0_PORT_INT_EN_PORT_0_W_EN                                                              0x1
#define MASK_SLV_FW_AON0_PORT_INT_CLR_PORT_4_R_CLR                                                            0x200
#define MASK_SLV_FW_AON0_PORT_INT_CLR_PORT_4_W_CLR                                                            0x100
#define MASK_SLV_FW_AON0_PORT_INT_CLR_PORT_3_R_CLR                                                            0x80
#define MASK_SLV_FW_AON0_PORT_INT_CLR_PORT_3_W_CLR                                                            0x40
#define MASK_SLV_FW_AON0_PORT_INT_CLR_PORT_2_R_CLR                                                            0x20
#define MASK_SLV_FW_AON0_PORT_INT_CLR_PORT_2_W_CLR                                                            0x10
#define MASK_SLV_FW_AON0_PORT_INT_CLR_PORT_1_R_CLR                                                            0x8
#define MASK_SLV_FW_AON0_PORT_INT_CLR_PORT_1_W_CLR                                                            0x4
#define MASK_SLV_FW_AON0_PORT_INT_CLR_PORT_0_R_CLR                                                            0x2
#define MASK_SLV_FW_AON0_PORT_INT_CLR_PORT_0_W_CLR                                                            0x1
#define MASK_SLV_FW_AON0_PORT_INT_RAW_PORT_4_R_RAW                                                            0x200
#define MASK_SLV_FW_AON0_PORT_INT_RAW_PORT_4_W_RAW                                                            0x100
#define MASK_SLV_FW_AON0_PORT_INT_RAW_PORT_3_R_RAW                                                            0x80
#define MASK_SLV_FW_AON0_PORT_INT_RAW_PORT_3_W_RAW                                                            0x40
#define MASK_SLV_FW_AON0_PORT_INT_RAW_PORT_2_R_RAW                                                            0x20
#define MASK_SLV_FW_AON0_PORT_INT_RAW_PORT_2_W_RAW                                                            0x10
#define MASK_SLV_FW_AON0_PORT_INT_RAW_PORT_1_R_RAW                                                            0x8
#define MASK_SLV_FW_AON0_PORT_INT_RAW_PORT_1_W_RAW                                                            0x4
#define MASK_SLV_FW_AON0_PORT_INT_RAW_PORT_0_R_RAW                                                            0x2
#define MASK_SLV_FW_AON0_PORT_INT_RAW_PORT_0_W_RAW                                                            0x1
#define MASK_SLV_FW_AON0_PORT_INT_FIN_PORT_4_R_FIN                                                            0x200
#define MASK_SLV_FW_AON0_PORT_INT_FIN_PORT_4_W_FIN                                                            0x100
#define MASK_SLV_FW_AON0_PORT_INT_FIN_PORT_3_R_FIN                                                            0x80
#define MASK_SLV_FW_AON0_PORT_INT_FIN_PORT_3_W_FIN                                                            0x40
#define MASK_SLV_FW_AON0_PORT_INT_FIN_PORT_2_R_FIN                                                            0x20
#define MASK_SLV_FW_AON0_PORT_INT_FIN_PORT_2_W_FIN                                                            0x10
#define MASK_SLV_FW_AON0_PORT_INT_FIN_PORT_1_R_FIN                                                            0x8
#define MASK_SLV_FW_AON0_PORT_INT_FIN_PORT_1_W_FIN                                                            0x4
#define MASK_SLV_FW_AON0_PORT_INT_FIN_PORT_0_R_FIN                                                            0x2
#define MASK_SLV_FW_AON0_PORT_INT_FIN_PORT_0_W_FIN                                                            0x1
#define MASK_SLV_FW_AON0_RD_SEC_0_CORESIGHT_SEC_RD_SEC                                                        0xc0000000
#define MASK_SLV_FW_AON0_RD_SEC_0_AON_SP_RAM_RD_SEC                                                           0x30000000
#define MASK_SLV_FW_AON0_RD_SEC_0_AP_AHB_REG_RD_SEC                                                           0xc000000
#define MASK_SLV_FW_AON0_RD_SEC_0_SP_SYSTEM_TIMER_RD_SEC                                                      0x3000000
#define MASK_SLV_FW_AON0_RD_SEC_0_SP_TIMER_RD_SEC                                                             0xc00000
#define MASK_SLV_FW_AON0_RD_SEC_0_SP_EIC_GPIO_RD_SEC                                                          0x300000
#define MASK_SLV_FW_AON0_RD_SEC_0_SP_EIC_RD_SEC                                                               0xc0000
#define MASK_SLV_FW_AON0_RD_SEC_0_SP_WDG_RD_SEC                                                               0x30000
#define MASK_SLV_FW_AON0_RD_SEC_0_SP_UART0_RD_SEC                                                             0xc000
#define MASK_SLV_FW_AON0_RD_SEC_0_SP_UART1_RD_SEC                                                             0x3000
#define MASK_SLV_FW_AON0_RD_SEC_0_SP_GPIO_RD_SEC                                                              0xc00
#define MASK_SLV_FW_AON0_RD_SEC_0_SP_I3C0_RD_SEC                                                              0x300
#define MASK_SLV_FW_AON0_RD_SEC_0_SP_I3C1_RD_SEC                                                              0xc0
#define MASK_SLV_FW_AON0_RD_SEC_0_SP_SPI_RD_SEC                                                               0x30
#define MASK_SLV_FW_AON0_RD_SEC_0_SP_DMA_RD_SEC                                                               0xc
#define MASK_SLV_FW_AON0_RD_SEC_0_USBOTG_REG_RD_SEC                                                           0x3
#define MASK_SLV_FW_AON0_RD_SEC_1_UFS_AO_REG_RD_SEC                                                           0xc0000000
#define MASK_SLV_FW_AON0_RD_SEC_1_BUSMONITOR3_RD_SEC                                                          0x30000000
#define MASK_SLV_FW_AON0_RD_SEC_1_USB_AUDIO_IIS_RD_SEC                                                        0xc000000
#define MASK_SLV_FW_AON0_RD_SEC_1_APCPU_TIME_STAMP_RD_SEC                                                     0x3000000
#define MASK_SLV_FW_AON0_RD_SEC_1_SECURITY_TZPC_RD_SEC                                                        0xc00000
#define MASK_SLV_FW_AON0_RD_SEC_1_SECURITY_EIC_RD_SEC                                                         0x300000
#define MASK_SLV_FW_AON0_RD_SEC_1_CLK32K_DET_RD_SEC                                                           0xc0000
#define MASK_SLV_FW_AON0_RD_SEC_1_SECURITY_TMR_RD_SEC                                                         0x30000
#define MASK_SLV_FW_AON0_RD_SEC_1_SECURITY_RTC_RD_SEC                                                         0xc000
#define MASK_SLV_FW_AON0_RD_SEC_1_SECURITY_WDG_RD_SEC                                                         0x3000
#define MASK_SLV_FW_AON0_RD_SEC_1_SECURITY_GPIO_RD_SEC                                                        0xc00
#define MASK_SLV_FW_AON0_RD_SEC_1_SECURITY_REG_RD_SEC                                                         0x300
#define MASK_SLV_FW_AON0_RD_SEC_1_SECURITY_DEBUG_REG_RD_SEC                                                   0xc0
#define MASK_SLV_FW_AON0_RD_SEC_1_AUD_CP_PERI_RD_SEC                                                          0x30
#define MASK_SLV_FW_AON0_RD_SEC_1_CORESIGHT_STM_RD_SEC                                                        0xc
#define MASK_SLV_FW_AON0_RD_SEC_1_CORESIGHT_SYS_RD_SEC                                                        0x3
#define MASK_SLV_FW_AON0_RD_SEC_2_AP_INTC4_RD_SEC                                                             0xc0000000
#define MASK_SLV_FW_AON0_RD_SEC_2_AP_INTC5_RD_SEC                                                             0x30000000
#define MASK_SLV_FW_AON0_RD_SEC_2_ESE_RD_SEC                                                                  0xc000000
#define MASK_SLV_FW_AON0_RD_SEC_2_ANALOG_REG_RD_SEC                                                           0x3000000
#define MASK_SLV_FW_AON0_RD_SEC_2_PIN_REG_RD_SEC                                                              0xc00000
#define MASK_SLV_FW_AON0_RD_SEC_2_RFTI_RD_SEC                                                                 0x300000
#define MASK_SLV_FW_AON0_RD_SEC_2_CPALL_EIC_RD_SEC                                                            0xc0000
#define MASK_SLV_FW_AON0_RD_SEC_2_PUBCP_WDG_RD_SEC                                                            0x30000
#define MASK_SLV_FW_AON0_RD_SEC_2_PUBCP_SYST_RD_SEC                                                           0xc000
#define MASK_SLV_FW_AON0_RD_SEC_2_PUBCP_TMR_RD_SEC                                                            0x3000
#define MASK_SLV_FW_AON0_RD_SEC_2_BUS_MON_TIMER1_RD_SEC                                                       0xc00
#define MASK_SLV_FW_AON0_RD_SEC_2_BUS_MON_TIMER2_RD_SEC                                                       0x300
#define MASK_SLV_FW_AON0_RD_SEC_2_AON_SCC_RD_SEC                                                              0xc0
#define MASK_SLV_FW_AON0_RD_SEC_2_CENTRAL_DEBUG_CTRL_RD_SEC                                                   0x30
#define MASK_SLV_FW_AON0_RD_SEC_2_SERDES_CTRL_RD_SEC                                                          0xc
#define MASK_SLV_FW_AON0_RD_SEC_2_SPINLOCK_REG_RD_SEC                                                         0x3
#define MASK_SLV_FW_AON0_RD_SEC_3_KEYPAD_RD_SEC                                                               0xc0000000
#define MASK_SLV_FW_AON0_RD_SEC_3_PWM_RD_SEC                                                                  0x30000000
#define MASK_SLV_FW_AON0_RD_SEC_3_AON_EIC_EXT5_RD_SEC                                                         0xc000000
#define MASK_SLV_FW_AON0_RD_SEC_3_PMU_RD_SEC                                                                  0x3000000
#define MASK_SLV_FW_AON0_RD_SEC_3_CHIP_RESET_REG_RD_SEC                                                       0xc00000
#define MASK_SLV_FW_AON0_RD_SEC_3_DVFS_TOP_RD_SEC                                                             0x300000
#define MASK_SLV_FW_AON0_RD_SEC_3_AP_TIMER0_RD_SEC                                                            0xc0000
#define MASK_SLV_FW_AON0_RD_SEC_3_AP_TIMER1_RD_SEC                                                            0x30000
#define MASK_SLV_FW_AON0_RD_SEC_3_AP_TIMER2_RD_SEC                                                            0xc000
#define MASK_SLV_FW_AON0_RD_SEC_3_AP_SYSTEM_TIMER_RD_SEC                                                      0x3000
#define MASK_SLV_FW_AON0_RD_SEC_3_APCPU_WDG_RD_SEC                                                            0xc00
#define MASK_SLV_FW_AON0_RD_SEC_3_AP_WDG_RD_SEC                                                               0x300
#define MASK_SLV_FW_AON0_RD_SEC_3_AP_INTC0_RD_SEC                                                             0xc0
#define MASK_SLV_FW_AON0_RD_SEC_3_AP_INTC1_RD_SEC                                                             0x30
#define MASK_SLV_FW_AON0_RD_SEC_3_AP_INTC2_RD_SEC                                                             0xc
#define MASK_SLV_FW_AON0_RD_SEC_3_AP_INTC3_RD_SEC                                                             0x3
#define MASK_SLV_FW_AON0_RD_SEC_4_AON_GPIO_RD_SEC                                                             0xc0000000
#define MASK_SLV_FW_AON0_RD_SEC_4_AON_CKG_RD_SEC                                                              0x30000000
#define MASK_SLV_FW_AON0_RD_SEC_4_AON_APB_REG_RD_SEC                                                          0xc000000
#define MASK_SLV_FW_AON0_RD_SEC_4_MBOX_RD_SEC                                                                 0x3000000
#define MASK_SLV_FW_AON0_RD_SEC_4_WTL_CP_INTC_RD_SEC                                                          0xc00000
#define MASK_SLV_FW_AON0_RD_SEC_4_WTL_CP_LDSP_INTC_RD_SEC                                                     0x300000
#define MASK_SLV_FW_AON0_RD_SEC_4_WTLCP_TGDSP_INTC_RD_SEC                                                     0xc0000
#define MASK_SLV_FW_AON0_RD_SEC_4_PUBCP_INTC_RD_SEC                                                           0x30000
#define MASK_SLV_FW_AON0_RD_SEC_4_AUDCP_INTC_RD_SEC                                                           0xc000
#define MASK_SLV_FW_AON0_RD_SEC_4_ADI_MASTER_RD_SEC                                                           0x3000
#define MASK_SLV_FW_AON0_RD_SEC_4_THM0_REG_RD_SEC                                                             0xc00
#define MASK_SLV_FW_AON0_RD_SEC_4_THM1_REG_RD_SEC                                                             0x300
#define MASK_SLV_FW_AON0_RD_SEC_4_THM2_REG_RD_SEC                                                             0xc0
#define MASK_SLV_FW_AON0_RD_SEC_4_THM3_REG_RD_SEC                                                             0x30
#define MASK_SLV_FW_AON0_RD_SEC_4_AON_EIC_EXT4_RD_SEC                                                         0xc
#define MASK_SLV_FW_AON0_RD_SEC_4_UID_EFUSE_RD_SEC                                                            0x3
#define MASK_SLV_FW_AON0_RD_SEC_5_PUB_CRTL_REG_RD_SEC                                                         0x30000000
#define MASK_SLV_FW_AON0_RD_SEC_5_DFI_MONITOR_RD_SEC                                                          0xc000000
#define MASK_SLV_FW_AON0_RD_SEC_5_PUB_QOSC_AHB_REG_RD_SEC                                                     0x3000000
#define MASK_SLV_FW_AON0_RD_SEC_5_PUB_AHB_REG_RD_SEC                                                          0xc00000
#define MASK_SLV_FW_AON0_RD_SEC_5_PUB_APB_REG_RD_SEC                                                          0x300000
#define MASK_SLV_FW_AON0_RD_SEC_5_PERF_TRACE_MONITOR_RD_SEC                                                   0xc0000
#define MASK_SLV_FW_AON0_RD_SEC_5_PUB_BIST_TEST_REG_RD_SEC                                                    0x30000
#define MASK_SLV_FW_AON0_RD_SEC_5_AON_EIC_EXT0_RD_SEC                                                         0xc000
#define MASK_SLV_FW_AON0_RD_SEC_5_AON_EIC_EXT1_RD_SEC                                                         0x3000
#define MASK_SLV_FW_AON0_RD_SEC_5_AON_EIC_EXT2_RD_SEC                                                         0xc00
#define MASK_SLV_FW_AON0_RD_SEC_5_AON_EIC_EXT3_RD_SEC                                                         0x300
#define MASK_SLV_FW_AON0_RD_SEC_5_AON_SYSTEM_TIMER_FRT_RD_SEC                                                 0xc0
#define MASK_SLV_FW_AON0_RD_SEC_5_AON_TIMER_RD_SEC                                                            0x30
#define MASK_SLV_FW_AON0_RD_SEC_5_AON_I2C_RD_SEC                                                              0xc
#define MASK_SLV_FW_AON0_RD_SEC_5_AON_I2C1_RD_SEC                                                             0x3
#define MASK_SLV_FW_AON0_WR_SEC_0_CORESIGHT_SEC_WR_SEC                                                        0xc0000000
#define MASK_SLV_FW_AON0_WR_SEC_0_AON_SP_RAM_WR_SEC                                                           0x30000000
#define MASK_SLV_FW_AON0_WR_SEC_0_AP_AHB_REG_WR_SEC                                                           0xc000000
#define MASK_SLV_FW_AON0_WR_SEC_0_SP_SYSTEM_TIMER_WR_SEC                                                      0x3000000
#define MASK_SLV_FW_AON0_WR_SEC_0_SP_TIMER_WR_SEC                                                             0xc00000
#define MASK_SLV_FW_AON0_WR_SEC_0_SP_EIC_GPIO_WR_SEC                                                          0x300000
#define MASK_SLV_FW_AON0_WR_SEC_0_SP_EIC_WR_SEC                                                               0xc0000
#define MASK_SLV_FW_AON0_WR_SEC_0_SP_WDG_WR_SEC                                                               0x30000
#define MASK_SLV_FW_AON0_WR_SEC_0_SP_UART0_WR_SEC                                                             0xc000
#define MASK_SLV_FW_AON0_WR_SEC_0_SP_UART1_WR_SEC                                                             0x3000
#define MASK_SLV_FW_AON0_WR_SEC_0_SP_GPIO_WR_SEC                                                              0xc00
#define MASK_SLV_FW_AON0_WR_SEC_0_SP_I3C0_WR_SEC                                                              0x300
#define MASK_SLV_FW_AON0_WR_SEC_0_SP_I3C1_WR_SEC                                                              0xc0
#define MASK_SLV_FW_AON0_WR_SEC_0_SP_SPI_WR_SEC                                                               0x30
#define MASK_SLV_FW_AON0_WR_SEC_0_SP_DMA_WR_SEC                                                               0xc
#define MASK_SLV_FW_AON0_WR_SEC_0_USBOTG_REG_WR_SEC                                                           0x3
#define MASK_SLV_FW_AON0_WR_SEC_1_UFS_AO_REG_WR_SEC                                                           0xc0000000
#define MASK_SLV_FW_AON0_WR_SEC_1_BUSMONITOR3_WR_SEC                                                          0x30000000
#define MASK_SLV_FW_AON0_WR_SEC_1_USB_AUDIO_IIS_WR_SEC                                                        0xc000000
#define MASK_SLV_FW_AON0_WR_SEC_1_APCPU_TIME_STAMP_WR_SEC                                                     0x3000000
#define MASK_SLV_FW_AON0_WR_SEC_1_SECURITY_TZPC_WR_SEC                                                        0xc00000
#define MASK_SLV_FW_AON0_WR_SEC_1_SECURITY_EIC_WR_SEC                                                         0x300000
#define MASK_SLV_FW_AON0_WR_SEC_1_CLK32K_DET_WR_SEC                                                           0xc0000
#define MASK_SLV_FW_AON0_WR_SEC_1_SECURITY_TMR_WR_SEC                                                         0x30000
#define MASK_SLV_FW_AON0_WR_SEC_1_SECURITY_RTC_WR_SEC                                                         0xc000
#define MASK_SLV_FW_AON0_WR_SEC_1_SECURITY_WDG_WR_SEC                                                         0x3000
#define MASK_SLV_FW_AON0_WR_SEC_1_SECURITY_GPIO_WR_SEC                                                        0xc00
#define MASK_SLV_FW_AON0_WR_SEC_1_SECURITY_REG_WR_SEC                                                         0x300
#define MASK_SLV_FW_AON0_WR_SEC_1_SECURITY_DEBUG_REG_WR_SEC                                                   0xc0
#define MASK_SLV_FW_AON0_WR_SEC_1_AUD_CP_PERI_WR_SEC                                                          0x30
#define MASK_SLV_FW_AON0_WR_SEC_1_CORESIGHT_STM_WR_SEC                                                        0xc
#define MASK_SLV_FW_AON0_WR_SEC_1_CORESIGHT_SYS_WR_SEC                                                        0x3
#define MASK_SLV_FW_AON0_WR_SEC_2_AP_INTC4_WR_SEC                                                             0xc0000000
#define MASK_SLV_FW_AON0_WR_SEC_2_AP_INTC5_WR_SEC                                                             0x30000000
#define MASK_SLV_FW_AON0_WR_SEC_2_ESE_WR_SEC                                                                  0xc000000
#define MASK_SLV_FW_AON0_WR_SEC_2_ANALOG_REG_WR_SEC                                                           0x3000000
#define MASK_SLV_FW_AON0_WR_SEC_2_PIN_REG_WR_SEC                                                              0xc00000
#define MASK_SLV_FW_AON0_WR_SEC_2_RFTI_WR_SEC                                                                 0x300000
#define MASK_SLV_FW_AON0_WR_SEC_2_CPALL_EIC_WR_SEC                                                            0xc0000
#define MASK_SLV_FW_AON0_WR_SEC_2_PUBCP_WDG_WR_SEC                                                            0x30000
#define MASK_SLV_FW_AON0_WR_SEC_2_PUBCP_SYST_WR_SEC                                                           0xc000
#define MASK_SLV_FW_AON0_WR_SEC_2_PUBCP_TMR_WR_SEC                                                            0x3000
#define MASK_SLV_FW_AON0_WR_SEC_2_BUS_MON_TIMER1_WR_SEC                                                       0xc00
#define MASK_SLV_FW_AON0_WR_SEC_2_BUS_MON_TIMER2_WR_SEC                                                       0x300
#define MASK_SLV_FW_AON0_WR_SEC_2_AON_SCC_WR_SEC                                                              0xc0
#define MASK_SLV_FW_AON0_WR_SEC_2_CENTRAL_DEBUG_CTRL_WR_SEC                                                   0x30
#define MASK_SLV_FW_AON0_WR_SEC_2_SERDES_CTRL_WR_SEC                                                          0xc
#define MASK_SLV_FW_AON0_WR_SEC_2_SPINLOCK_REG_WR_SEC                                                         0x3
#define MASK_SLV_FW_AON0_WR_SEC_3_KEYPAD_WR_SEC                                                               0xc0000000
#define MASK_SLV_FW_AON0_WR_SEC_3_PWM_WR_SEC                                                                  0x30000000
#define MASK_SLV_FW_AON0_WR_SEC_3_AON_EIC_EXT5_WR_SEC                                                         0xc000000
#define MASK_SLV_FW_AON0_WR_SEC_3_PMU_WR_SEC                                                                  0x3000000
#define MASK_SLV_FW_AON0_WR_SEC_3_CHIP_RESET_REG_WR_SEC                                                       0xc00000
#define MASK_SLV_FW_AON0_WR_SEC_3_DVFS_TOP_WR_SEC                                                             0x300000
#define MASK_SLV_FW_AON0_WR_SEC_3_AP_TIMER0_WR_SEC                                                            0xc0000
#define MASK_SLV_FW_AON0_WR_SEC_3_AP_TIMER1_WR_SEC                                                            0x30000
#define MASK_SLV_FW_AON0_WR_SEC_3_AP_TIMER2_WR_SEC                                                            0xc000
#define MASK_SLV_FW_AON0_WR_SEC_3_AP_SYSTEM_TIMER_WR_SEC                                                      0x3000
#define MASK_SLV_FW_AON0_WR_SEC_3_APCPU_WDG_WR_SEC                                                            0xc00
#define MASK_SLV_FW_AON0_WR_SEC_3_AP_WDG_WR_SEC                                                               0x300
#define MASK_SLV_FW_AON0_WR_SEC_3_AP_INTC0_WR_SEC                                                             0xc0
#define MASK_SLV_FW_AON0_WR_SEC_3_AP_INTC1_WR_SEC                                                             0x30
#define MASK_SLV_FW_AON0_WR_SEC_3_AP_INTC2_WR_SEC                                                             0xc
#define MASK_SLV_FW_AON0_WR_SEC_3_AP_INTC3_WR_SEC                                                             0x3
#define MASK_SLV_FW_AON0_WR_SEC_4_AON_GPIO_WR_SEC                                                             0xc0000000
#define MASK_SLV_FW_AON0_WR_SEC_4_AON_CKG_WR_SEC                                                              0x30000000
#define MASK_SLV_FW_AON0_WR_SEC_4_AON_APB_REG_WR_SEC                                                          0xc000000
#define MASK_SLV_FW_AON0_WR_SEC_4_MBOX_WR_SEC                                                                 0x3000000
#define MASK_SLV_FW_AON0_WR_SEC_4_WTL_CP_INTC_WR_SEC                                                          0xc00000
#define MASK_SLV_FW_AON0_WR_SEC_4_WTL_CP_LDSP_INTC_WR_SEC                                                     0x300000
#define MASK_SLV_FW_AON0_WR_SEC_4_WTLCP_TGDSP_INTC_WR_SEC                                                     0xc0000
#define MASK_SLV_FW_AON0_WR_SEC_4_PUBCP_INTC_WR_SEC                                                           0x30000
#define MASK_SLV_FW_AON0_WR_SEC_4_AUDCP_INTC_WR_SEC                                                           0xc000
#define MASK_SLV_FW_AON0_WR_SEC_4_ADI_MASTER_WR_SEC                                                           0x3000
#define MASK_SLV_FW_AON0_WR_SEC_4_THM0_REG_WR_SEC                                                             0xc00
#define MASK_SLV_FW_AON0_WR_SEC_4_THM1_REG_WR_SEC                                                             0x300
#define MASK_SLV_FW_AON0_WR_SEC_4_THM2_REG_WR_SEC                                                             0xc0
#define MASK_SLV_FW_AON0_WR_SEC_4_THM3_REG_WR_SEC                                                             0x30
#define MASK_SLV_FW_AON0_WR_SEC_4_AON_EIC_EXT4_WR_SEC                                                         0xc
#define MASK_SLV_FW_AON0_WR_SEC_4_UID_EFUSE_WR_SEC                                                            0x3
#define MASK_SLV_FW_AON0_WR_SEC_5_PUB_CRTL_REG_WR_SEC                                                         0x30000000
#define MASK_SLV_FW_AON0_WR_SEC_5_DFI_MONITOR_WR_SEC                                                          0xc000000
#define MASK_SLV_FW_AON0_WR_SEC_5_PUB_QOSC_AHB_REG_WR_SEC                                                     0x3000000
#define MASK_SLV_FW_AON0_WR_SEC_5_PUB_AHB_REG_WR_SEC                                                          0xc00000
#define MASK_SLV_FW_AON0_WR_SEC_5_PUB_APB_REG_WR_SEC                                                          0x300000
#define MASK_SLV_FW_AON0_WR_SEC_5_PERF_TRACE_MONITOR_WR_SEC                                                   0xc0000
#define MASK_SLV_FW_AON0_WR_SEC_5_PUB_BIST_TEST_REG_WR_SEC                                                    0x30000
#define MASK_SLV_FW_AON0_WR_SEC_5_AON_EIC_EXT0_WR_SEC                                                         0xc000
#define MASK_SLV_FW_AON0_WR_SEC_5_AON_EIC_EXT1_WR_SEC                                                         0x3000
#define MASK_SLV_FW_AON0_WR_SEC_5_AON_EIC_EXT2_WR_SEC                                                         0xc00
#define MASK_SLV_FW_AON0_WR_SEC_5_AON_EIC_EXT3_WR_SEC                                                         0x300
#define MASK_SLV_FW_AON0_WR_SEC_5_AON_SYSTEM_TIMER_FRT_WR_SEC                                                 0xc0
#define MASK_SLV_FW_AON0_WR_SEC_5_AON_TIMER_WR_SEC                                                            0x30
#define MASK_SLV_FW_AON0_WR_SEC_5_AON_I2C_WR_SEC                                                              0xc
#define MASK_SLV_FW_AON0_WR_SEC_5_AON_I2C1_WR_SEC                                                             0x3
#define MASK_SLV_FW_AON0_ID0_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_AON0_ID0_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_AON0_ID0_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_AON0_ID0_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_AON0_ID0_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID0_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID0_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID0_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID0_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID0_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID0_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID0_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID1_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_AON0_ID1_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_AON0_ID1_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_AON0_ID1_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_AON0_ID1_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID1_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID1_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID1_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID1_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID1_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID1_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID1_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID2_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_AON0_ID2_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_AON0_ID2_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_AON0_ID2_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_AON0_ID2_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID2_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID2_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID2_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID2_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID2_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID2_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID2_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID3_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_AON0_ID3_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_AON0_ID3_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_AON0_ID3_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_AON0_ID3_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID3_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID3_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID3_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID3_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID3_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID3_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID3_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID4_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_AON0_ID4_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_AON0_ID4_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_AON0_ID4_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_AON0_ID4_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID4_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID4_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID4_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID4_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID4_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID4_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID4_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID5_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_AON0_ID5_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_AON0_ID5_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_AON0_ID5_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_AON0_ID5_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID5_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID5_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID5_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID5_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID5_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID5_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID5_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID6_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_AON0_ID6_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_AON0_ID6_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_AON0_ID6_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_AON0_ID6_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID6_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID6_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID6_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID6_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID6_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID6_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID6_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID7_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_AON0_ID7_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_AON0_ID7_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_AON0_ID7_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_AON0_ID7_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID7_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID7_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID7_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID7_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID7_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID7_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID7_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID8_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_AON0_ID8_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_AON0_ID8_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_AON0_ID8_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_AON0_ID8_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID8_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID8_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID8_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID8_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID8_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID8_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID8_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID9_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_AON0_ID9_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_AON0_ID9_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_AON0_ID9_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_AON0_ID9_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID9_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID9_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID9_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID9_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID9_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID9_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID9_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_AON0_ID10_FIRST_ADDR_0_FIRST_ADDR_0                                                       0xffffffff
#define MASK_SLV_FW_AON0_ID10_FIRST_ADDR_1_FIRST_ADDR_1                                                       0x3
#define MASK_SLV_FW_AON0_ID10_LAST_ADDR_0_LAST_ADDR_0                                                         0xffffffff
#define MASK_SLV_FW_AON0_ID10_LAST_ADDR_1_LAST_ADDR_1                                                         0x3
#define MASK_SLV_FW_AON0_ID10_MSTID_0_MSTID_0                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID10_MSTID_1_MSTID_1                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID10_MSTID_2_MSTID_2                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID10_MSTID_3_MSTID_3                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID10_MSTID_4_MSTID_4                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID10_MSTID_5_MSTID_5                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID10_MSTID_6_MSTID_6                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID10_MSTID_7_MSTID_7                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID11_FIRST_ADDR_0_FIRST_ADDR_0                                                       0xffffffff
#define MASK_SLV_FW_AON0_ID11_FIRST_ADDR_1_FIRST_ADDR_1                                                       0x3
#define MASK_SLV_FW_AON0_ID11_LAST_ADDR_0_LAST_ADDR_0                                                         0xffffffff
#define MASK_SLV_FW_AON0_ID11_LAST_ADDR_1_LAST_ADDR_1                                                         0x3
#define MASK_SLV_FW_AON0_ID11_MSTID_0_MSTID_0                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID11_MSTID_1_MSTID_1                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID11_MSTID_2_MSTID_2                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID11_MSTID_3_MSTID_3                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID11_MSTID_4_MSTID_4                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID11_MSTID_5_MSTID_5                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID11_MSTID_6_MSTID_6                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID11_MSTID_7_MSTID_7                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID12_FIRST_ADDR_0_FIRST_ADDR_0                                                       0xffffffff
#define MASK_SLV_FW_AON0_ID12_FIRST_ADDR_1_FIRST_ADDR_1                                                       0x3
#define MASK_SLV_FW_AON0_ID12_LAST_ADDR_0_LAST_ADDR_0                                                         0xffffffff
#define MASK_SLV_FW_AON0_ID12_LAST_ADDR_1_LAST_ADDR_1                                                         0x3
#define MASK_SLV_FW_AON0_ID12_MSTID_0_MSTID_0                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID12_MSTID_1_MSTID_1                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID12_MSTID_2_MSTID_2                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID12_MSTID_3_MSTID_3                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID12_MSTID_4_MSTID_4                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID12_MSTID_5_MSTID_5                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID12_MSTID_6_MSTID_6                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID12_MSTID_7_MSTID_7                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID13_FIRST_ADDR_0_FIRST_ADDR_0                                                       0xffffffff
#define MASK_SLV_FW_AON0_ID13_FIRST_ADDR_1_FIRST_ADDR_1                                                       0x3
#define MASK_SLV_FW_AON0_ID13_LAST_ADDR_0_LAST_ADDR_0                                                         0xffffffff
#define MASK_SLV_FW_AON0_ID13_LAST_ADDR_1_LAST_ADDR_1                                                         0x3
#define MASK_SLV_FW_AON0_ID13_MSTID_0_MSTID_0                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID13_MSTID_1_MSTID_1                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID13_MSTID_2_MSTID_2                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID13_MSTID_3_MSTID_3                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID13_MSTID_4_MSTID_4                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID13_MSTID_5_MSTID_5                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID13_MSTID_6_MSTID_6                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID13_MSTID_7_MSTID_7                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID14_FIRST_ADDR_0_FIRST_ADDR_0                                                       0xffffffff
#define MASK_SLV_FW_AON0_ID14_FIRST_ADDR_1_FIRST_ADDR_1                                                       0x3
#define MASK_SLV_FW_AON0_ID14_LAST_ADDR_0_LAST_ADDR_0                                                         0xffffffff
#define MASK_SLV_FW_AON0_ID14_LAST_ADDR_1_LAST_ADDR_1                                                         0x3
#define MASK_SLV_FW_AON0_ID14_MSTID_0_MSTID_0                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID14_MSTID_1_MSTID_1                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID14_MSTID_2_MSTID_2                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID14_MSTID_3_MSTID_3                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID14_MSTID_4_MSTID_4                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID14_MSTID_5_MSTID_5                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID14_MSTID_6_MSTID_6                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID14_MSTID_7_MSTID_7                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID15_FIRST_ADDR_0_FIRST_ADDR_0                                                       0xffffffff
#define MASK_SLV_FW_AON0_ID15_FIRST_ADDR_1_FIRST_ADDR_1                                                       0x3
#define MASK_SLV_FW_AON0_ID15_LAST_ADDR_0_LAST_ADDR_0                                                         0xffffffff
#define MASK_SLV_FW_AON0_ID15_LAST_ADDR_1_LAST_ADDR_1                                                         0x3
#define MASK_SLV_FW_AON0_ID15_MSTID_0_MSTID_0                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID15_MSTID_1_MSTID_1                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID15_MSTID_2_MSTID_2                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID15_MSTID_3_MSTID_3                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID15_MSTID_4_MSTID_4                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID15_MSTID_5_MSTID_5                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID15_MSTID_6_MSTID_6                                                                 0xffffffff
#define MASK_SLV_FW_AON0_ID15_MSTID_7_MSTID_7                                                                 0xffffffff
#define MASK_SLV_FW_AON1_PORT0_DEFAULT_ADDRESS_0_PORT0_DEFAULT_ADDRESS_0                                      0xffffffff
#define MASK_SLV_FW_AON1_PORT0_DEFAULT_ADDRESS_1_PORT0_DEFAULT_ADDRESS_1                                      0x3
#define MASK_SLV_FW_AON1_PORT_INT_EN_PORT_0_R_EN                                                              0x2
#define MASK_SLV_FW_AON1_PORT_INT_EN_PORT_0_W_EN                                                              0x1
#define MASK_SLV_FW_AON1_PORT_INT_CLR_PORT_0_R_CLR                                                            0x2
#define MASK_SLV_FW_AON1_PORT_INT_CLR_PORT_0_W_CLR                                                            0x1
#define MASK_SLV_FW_AON1_PORT_INT_RAW_PORT_0_R_RAW                                                            0x2
#define MASK_SLV_FW_AON1_PORT_INT_RAW_PORT_0_W_RAW                                                            0x1
#define MASK_SLV_FW_AON1_PORT_INT_FIN_PORT_0_R_FIN                                                            0x2
#define MASK_SLV_FW_AON1_PORT_INT_FIN_PORT_0_W_FIN                                                            0x1
#define MASK_SLV_FW_AON1_RD_SEC_0_CORESIGHT_SEC_RD_SEC                                                        0xc0000000
#define MASK_SLV_FW_AON1_RD_SEC_0_AON_SP_RAM_RD_SEC                                                           0x30000000
#define MASK_SLV_FW_AON1_RD_SEC_0_AP_AHB_REG_RD_SEC                                                           0xc000000
#define MASK_SLV_FW_AON1_RD_SEC_0_SP_SYSTEM_TIMER_RD_SEC                                                      0x3000000
#define MASK_SLV_FW_AON1_RD_SEC_0_SP_TIMER_RD_SEC                                                             0xc00000
#define MASK_SLV_FW_AON1_RD_SEC_0_SP_EIC_GPIO_RD_SEC                                                          0x300000
#define MASK_SLV_FW_AON1_RD_SEC_0_SP_EIC_RD_SEC                                                               0xc0000
#define MASK_SLV_FW_AON1_RD_SEC_0_SP_WDG_RD_SEC                                                               0x30000
#define MASK_SLV_FW_AON1_RD_SEC_0_SP_UART0_RD_SEC                                                             0xc000
#define MASK_SLV_FW_AON1_RD_SEC_0_SP_UART1_RD_SEC                                                             0x3000
#define MASK_SLV_FW_AON1_RD_SEC_0_SP_GPIO_RD_SEC                                                              0xc00
#define MASK_SLV_FW_AON1_RD_SEC_0_SP_I3C0_RD_SEC                                                              0x300
#define MASK_SLV_FW_AON1_RD_SEC_0_SP_I3C1_RD_SEC                                                              0xc0
#define MASK_SLV_FW_AON1_RD_SEC_0_SP_SPI_RD_SEC                                                               0x30
#define MASK_SLV_FW_AON1_RD_SEC_0_SP_DMA_RD_SEC                                                               0xc
#define MASK_SLV_FW_AON1_RD_SEC_0_USBOTG_REG_RD_SEC                                                           0x3
#define MASK_SLV_FW_AON1_RD_SEC_1_UFS_AO_REG_RD_SEC                                                           0xc0000000
#define MASK_SLV_FW_AON1_RD_SEC_1_BUSMONITOR3_RD_SEC                                                          0x30000000
#define MASK_SLV_FW_AON1_RD_SEC_1_USB_AUDIO_IIS_RD_SEC                                                        0xc000000
#define MASK_SLV_FW_AON1_RD_SEC_1_APCPU_TIME_STAMP_RD_SEC                                                     0x3000000
#define MASK_SLV_FW_AON1_RD_SEC_1_SECURITY_TZPC_RD_SEC                                                        0xc00000
#define MASK_SLV_FW_AON1_RD_SEC_1_SECURITY_EIC_RD_SEC                                                         0x300000
#define MASK_SLV_FW_AON1_RD_SEC_1_CLK32K_DET_RD_SEC                                                           0xc0000
#define MASK_SLV_FW_AON1_RD_SEC_1_SECURITY_TMR_RD_SEC                                                         0x30000
#define MASK_SLV_FW_AON1_RD_SEC_1_SECURITY_RTC_RD_SEC                                                         0xc000
#define MASK_SLV_FW_AON1_RD_SEC_1_SECURITY_WDG_RD_SEC                                                         0x3000
#define MASK_SLV_FW_AON1_RD_SEC_1_SECURITY_GPIO_RD_SEC                                                        0xc00
#define MASK_SLV_FW_AON1_RD_SEC_1_SECURITY_REG_RD_SEC                                                         0x300
#define MASK_SLV_FW_AON1_RD_SEC_1_SECURITY_DEBUG_REG_RD_SEC                                                   0xc0
#define MASK_SLV_FW_AON1_RD_SEC_1_AUD_CP_PERI_RD_SEC                                                          0x30
#define MASK_SLV_FW_AON1_RD_SEC_1_CORESIGHT_STM_RD_SEC                                                        0xc
#define MASK_SLV_FW_AON1_RD_SEC_1_CORESIGHT_SYS_RD_SEC                                                        0x3
#define MASK_SLV_FW_AON1_RD_SEC_2_AP_INTC4_RD_SEC                                                             0xc0000000
#define MASK_SLV_FW_AON1_RD_SEC_2_AP_INTC5_RD_SEC                                                             0x30000000
#define MASK_SLV_FW_AON1_RD_SEC_2_ESE_RD_SEC                                                                  0xc000000
#define MASK_SLV_FW_AON1_RD_SEC_2_ANALOG_REG_RD_SEC                                                           0x3000000
#define MASK_SLV_FW_AON1_RD_SEC_2_PIN_REG_RD_SEC                                                              0xc00000
#define MASK_SLV_FW_AON1_RD_SEC_2_RFTI_RD_SEC                                                                 0x300000
#define MASK_SLV_FW_AON1_RD_SEC_2_CPALL_EIC_RD_SEC                                                            0xc0000
#define MASK_SLV_FW_AON1_RD_SEC_2_PUBCP_WDG_RD_SEC                                                            0x30000
#define MASK_SLV_FW_AON1_RD_SEC_2_PUBCP_SYST_RD_SEC                                                           0xc000
#define MASK_SLV_FW_AON1_RD_SEC_2_PUBCP_TMR_RD_SEC                                                            0x3000
#define MASK_SLV_FW_AON1_RD_SEC_2_BUS_MON_TIMER1_RD_SEC                                                       0xc00
#define MASK_SLV_FW_AON1_RD_SEC_2_BUS_MON_TIMER2_RD_SEC                                                       0x300
#define MASK_SLV_FW_AON1_RD_SEC_2_AON_SCC_RD_SEC                                                              0xc0
#define MASK_SLV_FW_AON1_RD_SEC_2_CENTRAL_DEBUG_CTRL_RD_SEC                                                   0x30
#define MASK_SLV_FW_AON1_RD_SEC_2_SERDES_CTRL_RD_SEC                                                          0xc
#define MASK_SLV_FW_AON1_RD_SEC_2_SPINLOCK_REG_RD_SEC                                                         0x3
#define MASK_SLV_FW_AON1_RD_SEC_3_KEYPAD_RD_SEC                                                               0xc0000000
#define MASK_SLV_FW_AON1_RD_SEC_3_PWM_RD_SEC                                                                  0x30000000
#define MASK_SLV_FW_AON1_RD_SEC_3_AON_EIC_EXT5_RD_SEC                                                         0xc000000
#define MASK_SLV_FW_AON1_RD_SEC_3_PMU_RD_SEC                                                                  0x3000000
#define MASK_SLV_FW_AON1_RD_SEC_3_CHIP_RESET_REG_RD_SEC                                                       0xc00000
#define MASK_SLV_FW_AON1_RD_SEC_3_DVFS_TOP_RD_SEC                                                             0x300000
#define MASK_SLV_FW_AON1_RD_SEC_3_AP_TIMER0_RD_SEC                                                            0xc0000
#define MASK_SLV_FW_AON1_RD_SEC_3_AP_TIMER1_RD_SEC                                                            0x30000
#define MASK_SLV_FW_AON1_RD_SEC_3_AP_TIMER2_RD_SEC                                                            0xc000
#define MASK_SLV_FW_AON1_RD_SEC_3_AP_SYSTEM_TIMER_RD_SEC                                                      0x3000
#define MASK_SLV_FW_AON1_RD_SEC_3_APCPU_WDG_RD_SEC                                                            0xc00
#define MASK_SLV_FW_AON1_RD_SEC_3_AP_WDG_RD_SEC                                                               0x300
#define MASK_SLV_FW_AON1_RD_SEC_3_AP_INTC0_RD_SEC                                                             0xc0
#define MASK_SLV_FW_AON1_RD_SEC_3_AP_INTC1_RD_SEC                                                             0x30
#define MASK_SLV_FW_AON1_RD_SEC_3_AP_INTC2_RD_SEC                                                             0xc
#define MASK_SLV_FW_AON1_RD_SEC_3_AP_INTC3_RD_SEC                                                             0x3
#define MASK_SLV_FW_AON1_RD_SEC_4_AON_GPIO_RD_SEC                                                             0xc0000000
#define MASK_SLV_FW_AON1_RD_SEC_4_AON_CKG_RD_SEC                                                              0x30000000
#define MASK_SLV_FW_AON1_RD_SEC_4_AON_APB_REG_RD_SEC                                                          0xc000000
#define MASK_SLV_FW_AON1_RD_SEC_4_MBOX_RD_SEC                                                                 0x3000000
#define MASK_SLV_FW_AON1_RD_SEC_4_WTL_CP_INTC_RD_SEC                                                          0xc00000
#define MASK_SLV_FW_AON1_RD_SEC_4_WTL_CP_LDSP_INTC_RD_SEC                                                     0x300000
#define MASK_SLV_FW_AON1_RD_SEC_4_WTLCP_TGDSP_INTC_RD_SEC                                                     0xc0000
#define MASK_SLV_FW_AON1_RD_SEC_4_PUBCP_INTC_RD_SEC                                                           0x30000
#define MASK_SLV_FW_AON1_RD_SEC_4_AUDCP_INTC_RD_SEC                                                           0xc000
#define MASK_SLV_FW_AON1_RD_SEC_4_ADI_MASTER_RD_SEC                                                           0x3000
#define MASK_SLV_FW_AON1_RD_SEC_4_THM0_REG_RD_SEC                                                             0xc00
#define MASK_SLV_FW_AON1_RD_SEC_4_THM1_REG_RD_SEC                                                             0x300
#define MASK_SLV_FW_AON1_RD_SEC_4_THM2_REG_RD_SEC                                                             0xc0
#define MASK_SLV_FW_AON1_RD_SEC_4_THM3_REG_RD_SEC                                                             0x30
#define MASK_SLV_FW_AON1_RD_SEC_4_AON_EIC_EXT4_RD_SEC                                                         0xc
#define MASK_SLV_FW_AON1_RD_SEC_4_UID_EFUSE_RD_SEC                                                            0x3
#define MASK_SLV_FW_AON1_RD_SEC_5_PUB_CRTL_REG_RD_SEC                                                         0x30000000
#define MASK_SLV_FW_AON1_RD_SEC_5_DFI_MONITOR_RD_SEC                                                          0xc000000
#define MASK_SLV_FW_AON1_RD_SEC_5_PUB_QOSC_AHB_REG_RD_SEC                                                     0x3000000
#define MASK_SLV_FW_AON1_RD_SEC_5_PUB_AHB_REG_RD_SEC                                                          0xc00000
#define MASK_SLV_FW_AON1_RD_SEC_5_PUB_APB_REG_RD_SEC                                                          0x300000
#define MASK_SLV_FW_AON1_RD_SEC_5_PERF_TRACE_MONITOR_RD_SEC                                                   0xc0000
#define MASK_SLV_FW_AON1_RD_SEC_5_PUB_BIST_TEST_REG_RD_SEC                                                    0x30000
#define MASK_SLV_FW_AON1_RD_SEC_5_AON_EIC_EXT0_RD_SEC                                                         0xc000
#define MASK_SLV_FW_AON1_RD_SEC_5_AON_EIC_EXT1_RD_SEC                                                         0x3000
#define MASK_SLV_FW_AON1_RD_SEC_5_AON_EIC_EXT2_RD_SEC                                                         0xc00
#define MASK_SLV_FW_AON1_RD_SEC_5_AON_EIC_EXT3_RD_SEC                                                         0x300
#define MASK_SLV_FW_AON1_RD_SEC_5_AON_SYSTEM_TIMER_FRT_RD_SEC                                                 0xc0
#define MASK_SLV_FW_AON1_RD_SEC_5_AON_TIMER_RD_SEC                                                            0x30
#define MASK_SLV_FW_AON1_RD_SEC_5_AON_I2C_RD_SEC                                                              0xc
#define MASK_SLV_FW_AON1_RD_SEC_5_AON_I2C1_RD_SEC                                                             0x3
#define MASK_SLV_FW_AON1_WR_SEC_0_CORESIGHT_SEC_WR_SEC                                                        0xc0000000
#define MASK_SLV_FW_AON1_WR_SEC_0_AON_SP_RAM_WR_SEC                                                           0x30000000
#define MASK_SLV_FW_AON1_WR_SEC_0_AP_AHB_REG_WR_SEC                                                           0xc000000
#define MASK_SLV_FW_AON1_WR_SEC_0_SP_SYSTEM_TIMER_WR_SEC                                                      0x3000000
#define MASK_SLV_FW_AON1_WR_SEC_0_SP_TIMER_WR_SEC                                                             0xc00000
#define MASK_SLV_FW_AON1_WR_SEC_0_SP_EIC_GPIO_WR_SEC                                                          0x300000
#define MASK_SLV_FW_AON1_WR_SEC_0_SP_EIC_WR_SEC                                                               0xc0000
#define MASK_SLV_FW_AON1_WR_SEC_0_SP_WDG_WR_SEC                                                               0x30000
#define MASK_SLV_FW_AON1_WR_SEC_0_SP_UART0_WR_SEC                                                             0xc000
#define MASK_SLV_FW_AON1_WR_SEC_0_SP_UART1_WR_SEC                                                             0x3000
#define MASK_SLV_FW_AON1_WR_SEC_0_SP_GPIO_WR_SEC                                                              0xc00
#define MASK_SLV_FW_AON1_WR_SEC_0_SP_I3C0_WR_SEC                                                              0x300
#define MASK_SLV_FW_AON1_WR_SEC_0_SP_I3C1_WR_SEC                                                              0xc0
#define MASK_SLV_FW_AON1_WR_SEC_0_SP_SPI_WR_SEC                                                               0x30
#define MASK_SLV_FW_AON1_WR_SEC_0_SP_DMA_WR_SEC                                                               0xc
#define MASK_SLV_FW_AON1_WR_SEC_0_USBOTG_REG_WR_SEC                                                           0x3
#define MASK_SLV_FW_AON1_WR_SEC_1_UFS_AO_REG_WR_SEC                                                           0xc0000000
#define MASK_SLV_FW_AON1_WR_SEC_1_BUSMONITOR3_WR_SEC                                                          0x30000000
#define MASK_SLV_FW_AON1_WR_SEC_1_USB_AUDIO_IIS_WR_SEC                                                        0xc000000
#define MASK_SLV_FW_AON1_WR_SEC_1_APCPU_TIME_STAMP_WR_SEC                                                     0x3000000
#define MASK_SLV_FW_AON1_WR_SEC_1_SECURITY_TZPC_WR_SEC                                                        0xc00000
#define MASK_SLV_FW_AON1_WR_SEC_1_SECURITY_EIC_WR_SEC                                                         0x300000
#define MASK_SLV_FW_AON1_WR_SEC_1_CLK32K_DET_WR_SEC                                                           0xc0000
#define MASK_SLV_FW_AON1_WR_SEC_1_SECURITY_TMR_WR_SEC                                                         0x30000
#define MASK_SLV_FW_AON1_WR_SEC_1_SECURITY_RTC_WR_SEC                                                         0xc000
#define MASK_SLV_FW_AON1_WR_SEC_1_SECURITY_WDG_WR_SEC                                                         0x3000
#define MASK_SLV_FW_AON1_WR_SEC_1_SECURITY_GPIO_WR_SEC                                                        0xc00
#define MASK_SLV_FW_AON1_WR_SEC_1_SECURITY_REG_WR_SEC                                                         0x300
#define MASK_SLV_FW_AON1_WR_SEC_1_SECURITY_DEBUG_REG_WR_SEC                                                   0xc0
#define MASK_SLV_FW_AON1_WR_SEC_1_AUD_CP_PERI_WR_SEC                                                          0x30
#define MASK_SLV_FW_AON1_WR_SEC_1_CORESIGHT_STM_WR_SEC                                                        0xc
#define MASK_SLV_FW_AON1_WR_SEC_1_CORESIGHT_SYS_WR_SEC                                                        0x3
#define MASK_SLV_FW_AON1_WR_SEC_2_AP_INTC4_WR_SEC                                                             0xc0000000
#define MASK_SLV_FW_AON1_WR_SEC_2_AP_INTC5_WR_SEC                                                             0x30000000
#define MASK_SLV_FW_AON1_WR_SEC_2_ESE_WR_SEC                                                                  0xc000000
#define MASK_SLV_FW_AON1_WR_SEC_2_ANALOG_REG_WR_SEC                                                           0x3000000
#define MASK_SLV_FW_AON1_WR_SEC_2_PIN_REG_WR_SEC                                                              0xc00000
#define MASK_SLV_FW_AON1_WR_SEC_2_RFTI_WR_SEC                                                                 0x300000
#define MASK_SLV_FW_AON1_WR_SEC_2_CPALL_EIC_WR_SEC                                                            0xc0000
#define MASK_SLV_FW_AON1_WR_SEC_2_PUBCP_WDG_WR_SEC                                                            0x30000
#define MASK_SLV_FW_AON1_WR_SEC_2_PUBCP_SYST_WR_SEC                                                           0xc000
#define MASK_SLV_FW_AON1_WR_SEC_2_PUBCP_TMR_WR_SEC                                                            0x3000
#define MASK_SLV_FW_AON1_WR_SEC_2_BUS_MON_TIMER1_WR_SEC                                                       0xc00
#define MASK_SLV_FW_AON1_WR_SEC_2_BUS_MON_TIMER2_WR_SEC                                                       0x300
#define MASK_SLV_FW_AON1_WR_SEC_2_AON_SCC_WR_SEC                                                              0xc0
#define MASK_SLV_FW_AON1_WR_SEC_2_CENTRAL_DEBUG_CTRL_WR_SEC                                                   0x30
#define MASK_SLV_FW_AON1_WR_SEC_2_SERDES_CTRL_WR_SEC                                                          0xc
#define MASK_SLV_FW_AON1_WR_SEC_2_SPINLOCK_REG_WR_SEC                                                         0x3
#define MASK_SLV_FW_AON1_WR_SEC_3_KEYPAD_WR_SEC                                                               0xc0000000
#define MASK_SLV_FW_AON1_WR_SEC_3_PWM_WR_SEC                                                                  0x30000000
#define MASK_SLV_FW_AON1_WR_SEC_3_AON_EIC_EXT5_WR_SEC                                                         0xc000000
#define MASK_SLV_FW_AON1_WR_SEC_3_PMU_WR_SEC                                                                  0x3000000
#define MASK_SLV_FW_AON1_WR_SEC_3_CHIP_RESET_REG_WR_SEC                                                       0xc00000
#define MASK_SLV_FW_AON1_WR_SEC_3_DVFS_TOP_WR_SEC                                                             0x300000
#define MASK_SLV_FW_AON1_WR_SEC_3_AP_TIMER0_WR_SEC                                                            0xc0000
#define MASK_SLV_FW_AON1_WR_SEC_3_AP_TIMER1_WR_SEC                                                            0x30000
#define MASK_SLV_FW_AON1_WR_SEC_3_AP_TIMER2_WR_SEC                                                            0xc000
#define MASK_SLV_FW_AON1_WR_SEC_3_AP_SYSTEM_TIMER_WR_SEC                                                      0x3000
#define MASK_SLV_FW_AON1_WR_SEC_3_APCPU_WDG_WR_SEC                                                            0xc00
#define MASK_SLV_FW_AON1_WR_SEC_3_AP_WDG_WR_SEC                                                               0x300
#define MASK_SLV_FW_AON1_WR_SEC_3_AP_INTC0_WR_SEC                                                             0xc0
#define MASK_SLV_FW_AON1_WR_SEC_3_AP_INTC1_WR_SEC                                                             0x30
#define MASK_SLV_FW_AON1_WR_SEC_3_AP_INTC2_WR_SEC                                                             0xc
#define MASK_SLV_FW_AON1_WR_SEC_3_AP_INTC3_WR_SEC                                                             0x3
#define MASK_SLV_FW_AON1_WR_SEC_4_AON_GPIO_WR_SEC                                                             0xc0000000
#define MASK_SLV_FW_AON1_WR_SEC_4_AON_CKG_WR_SEC                                                              0x30000000
#define MASK_SLV_FW_AON1_WR_SEC_4_AON_APB_REG_WR_SEC                                                          0xc000000
#define MASK_SLV_FW_AON1_WR_SEC_4_MBOX_WR_SEC                                                                 0x3000000
#define MASK_SLV_FW_AON1_WR_SEC_4_WTL_CP_INTC_WR_SEC                                                          0xc00000
#define MASK_SLV_FW_AON1_WR_SEC_4_WTL_CP_LDSP_INTC_WR_SEC                                                     0x300000
#define MASK_SLV_FW_AON1_WR_SEC_4_WTLCP_TGDSP_INTC_WR_SEC                                                     0xc0000
#define MASK_SLV_FW_AON1_WR_SEC_4_PUBCP_INTC_WR_SEC                                                           0x30000
#define MASK_SLV_FW_AON1_WR_SEC_4_AUDCP_INTC_WR_SEC                                                           0xc000
#define MASK_SLV_FW_AON1_WR_SEC_4_ADI_MASTER_WR_SEC                                                           0x3000
#define MASK_SLV_FW_AON1_WR_SEC_4_THM0_REG_WR_SEC                                                             0xc00
#define MASK_SLV_FW_AON1_WR_SEC_4_THM1_REG_WR_SEC                                                             0x300
#define MASK_SLV_FW_AON1_WR_SEC_4_THM2_REG_WR_SEC                                                             0xc0
#define MASK_SLV_FW_AON1_WR_SEC_4_THM3_REG_WR_SEC                                                             0x30
#define MASK_SLV_FW_AON1_WR_SEC_4_AON_EIC_EXT4_WR_SEC                                                         0xc
#define MASK_SLV_FW_AON1_WR_SEC_4_UID_EFUSE_WR_SEC                                                            0x3
#define MASK_SLV_FW_AON1_WR_SEC_5_PUB_CRTL_REG_WR_SEC                                                         0x30000000
#define MASK_SLV_FW_AON1_WR_SEC_5_DFI_MONITOR_WR_SEC                                                          0xc000000
#define MASK_SLV_FW_AON1_WR_SEC_5_PUB_QOSC_AHB_REG_WR_SEC                                                     0x3000000
#define MASK_SLV_FW_AON1_WR_SEC_5_PUB_AHB_REG_WR_SEC                                                          0xc00000
#define MASK_SLV_FW_AON1_WR_SEC_5_PUB_APB_REG_WR_SEC                                                          0x300000
#define MASK_SLV_FW_AON1_WR_SEC_5_PERF_TRACE_MONITOR_WR_SEC                                                   0xc0000
#define MASK_SLV_FW_AON1_WR_SEC_5_PUB_BIST_TEST_REG_WR_SEC                                                    0x30000
#define MASK_SLV_FW_AON1_WR_SEC_5_AON_EIC_EXT0_WR_SEC                                                         0xc000
#define MASK_SLV_FW_AON1_WR_SEC_5_AON_EIC_EXT1_WR_SEC                                                         0x3000
#define MASK_SLV_FW_AON1_WR_SEC_5_AON_EIC_EXT2_WR_SEC                                                         0xc00
#define MASK_SLV_FW_AON1_WR_SEC_5_AON_EIC_EXT3_WR_SEC                                                         0x300
#define MASK_SLV_FW_AON1_WR_SEC_5_AON_SYSTEM_TIMER_FRT_WR_SEC                                                 0xc0
#define MASK_SLV_FW_AON1_WR_SEC_5_AON_TIMER_WR_SEC                                                            0x30
#define MASK_SLV_FW_AON1_WR_SEC_5_AON_I2C_WR_SEC                                                              0xc
#define MASK_SLV_FW_AON1_WR_SEC_5_AON_I2C1_WR_SEC                                                             0x3
#define MASK_SLV_FW_AON1_ID0_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_AON1_ID0_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_AON1_ID0_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_AON1_ID0_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_AON1_ID0_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID0_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID0_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID0_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID0_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID0_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID0_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID0_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID1_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_AON1_ID1_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_AON1_ID1_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_AON1_ID1_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_AON1_ID1_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID1_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID1_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID1_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID1_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID1_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID1_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID1_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID2_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_AON1_ID2_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_AON1_ID2_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_AON1_ID2_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_AON1_ID2_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID2_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID2_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID2_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID2_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID2_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID2_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID2_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID3_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_AON1_ID3_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_AON1_ID3_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_AON1_ID3_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_AON1_ID3_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID3_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID3_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID3_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID3_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID3_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID3_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID3_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID4_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_AON1_ID4_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_AON1_ID4_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_AON1_ID4_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_AON1_ID4_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID4_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID4_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID4_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID4_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID4_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID4_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID4_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID5_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_AON1_ID5_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_AON1_ID5_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_AON1_ID5_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_AON1_ID5_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID5_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID5_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID5_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID5_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID5_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID5_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID5_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID6_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_AON1_ID6_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_AON1_ID6_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_AON1_ID6_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_AON1_ID6_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID6_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID6_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID6_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID6_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID6_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID6_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID6_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID7_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_AON1_ID7_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_AON1_ID7_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_AON1_ID7_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_AON1_ID7_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID7_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID7_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID7_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID7_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID7_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID7_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID7_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID8_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_AON1_ID8_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_AON1_ID8_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_AON1_ID8_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_AON1_ID8_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID8_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID8_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID8_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID8_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID8_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID8_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID8_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID9_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_AON1_ID9_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_AON1_ID9_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_AON1_ID9_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_AON1_ID9_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID9_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID9_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID9_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID9_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID9_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID9_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID9_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_AON1_ID10_FIRST_ADDR_0_FIRST_ADDR_0                                                       0xffffffff
#define MASK_SLV_FW_AON1_ID10_FIRST_ADDR_1_FIRST_ADDR_1                                                       0x3
#define MASK_SLV_FW_AON1_ID10_LAST_ADDR_0_LAST_ADDR_0                                                         0xffffffff
#define MASK_SLV_FW_AON1_ID10_LAST_ADDR_1_LAST_ADDR_1                                                         0x3
#define MASK_SLV_FW_AON1_ID10_MSTID_0_MSTID_0                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID10_MSTID_1_MSTID_1                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID10_MSTID_2_MSTID_2                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID10_MSTID_3_MSTID_3                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID10_MSTID_4_MSTID_4                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID10_MSTID_5_MSTID_5                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID10_MSTID_6_MSTID_6                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID10_MSTID_7_MSTID_7                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID11_FIRST_ADDR_0_FIRST_ADDR_0                                                       0xffffffff
#define MASK_SLV_FW_AON1_ID11_FIRST_ADDR_1_FIRST_ADDR_1                                                       0x3
#define MASK_SLV_FW_AON1_ID11_LAST_ADDR_0_LAST_ADDR_0                                                         0xffffffff
#define MASK_SLV_FW_AON1_ID11_LAST_ADDR_1_LAST_ADDR_1                                                         0x3
#define MASK_SLV_FW_AON1_ID11_MSTID_0_MSTID_0                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID11_MSTID_1_MSTID_1                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID11_MSTID_2_MSTID_2                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID11_MSTID_3_MSTID_3                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID11_MSTID_4_MSTID_4                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID11_MSTID_5_MSTID_5                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID11_MSTID_6_MSTID_6                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID11_MSTID_7_MSTID_7                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID12_FIRST_ADDR_0_FIRST_ADDR_0                                                       0xffffffff
#define MASK_SLV_FW_AON1_ID12_FIRST_ADDR_1_FIRST_ADDR_1                                                       0x3
#define MASK_SLV_FW_AON1_ID12_LAST_ADDR_0_LAST_ADDR_0                                                         0xffffffff
#define MASK_SLV_FW_AON1_ID12_LAST_ADDR_1_LAST_ADDR_1                                                         0x3
#define MASK_SLV_FW_AON1_ID12_MSTID_0_MSTID_0                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID12_MSTID_1_MSTID_1                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID12_MSTID_2_MSTID_2                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID12_MSTID_3_MSTID_3                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID12_MSTID_4_MSTID_4                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID12_MSTID_5_MSTID_5                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID12_MSTID_6_MSTID_6                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID12_MSTID_7_MSTID_7                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID13_FIRST_ADDR_0_FIRST_ADDR_0                                                       0xffffffff
#define MASK_SLV_FW_AON1_ID13_FIRST_ADDR_1_FIRST_ADDR_1                                                       0x3
#define MASK_SLV_FW_AON1_ID13_LAST_ADDR_0_LAST_ADDR_0                                                         0xffffffff
#define MASK_SLV_FW_AON1_ID13_LAST_ADDR_1_LAST_ADDR_1                                                         0x3
#define MASK_SLV_FW_AON1_ID13_MSTID_0_MSTID_0                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID13_MSTID_1_MSTID_1                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID13_MSTID_2_MSTID_2                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID13_MSTID_3_MSTID_3                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID13_MSTID_4_MSTID_4                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID13_MSTID_5_MSTID_5                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID13_MSTID_6_MSTID_6                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID13_MSTID_7_MSTID_7                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID14_FIRST_ADDR_0_FIRST_ADDR_0                                                       0xffffffff
#define MASK_SLV_FW_AON1_ID14_FIRST_ADDR_1_FIRST_ADDR_1                                                       0x3
#define MASK_SLV_FW_AON1_ID14_LAST_ADDR_0_LAST_ADDR_0                                                         0xffffffff
#define MASK_SLV_FW_AON1_ID14_LAST_ADDR_1_LAST_ADDR_1                                                         0x3
#define MASK_SLV_FW_AON1_ID14_MSTID_0_MSTID_0                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID14_MSTID_1_MSTID_1                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID14_MSTID_2_MSTID_2                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID14_MSTID_3_MSTID_3                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID14_MSTID_4_MSTID_4                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID14_MSTID_5_MSTID_5                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID14_MSTID_6_MSTID_6                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID14_MSTID_7_MSTID_7                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID15_FIRST_ADDR_0_FIRST_ADDR_0                                                       0xffffffff
#define MASK_SLV_FW_AON1_ID15_FIRST_ADDR_1_FIRST_ADDR_1                                                       0x3
#define MASK_SLV_FW_AON1_ID15_LAST_ADDR_0_LAST_ADDR_0                                                         0xffffffff
#define MASK_SLV_FW_AON1_ID15_LAST_ADDR_1_LAST_ADDR_1                                                         0x3
#define MASK_SLV_FW_AON1_ID15_MSTID_0_MSTID_0                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID15_MSTID_1_MSTID_1                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID15_MSTID_2_MSTID_2                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID15_MSTID_3_MSTID_3                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID15_MSTID_4_MSTID_4                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID15_MSTID_5_MSTID_5                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID15_MSTID_6_MSTID_6                                                                 0xffffffff
#define MASK_SLV_FW_AON1_ID15_MSTID_7_MSTID_7                                                                 0xffffffff
#define MASK_SLV_FW_AP0_PORT0_DEFAULT_ADDRESS_0_PORT0_DEFAULT_ADDRESS_0                                       0xffffffff
#define MASK_SLV_FW_AP0_PORT0_DEFAULT_ADDRESS_1_PORT0_DEFAULT_ADDRESS_1                                       0x3
#define MASK_SLV_FW_AP0_PORT1_DEFAULT_ADDRESS_0_PORT1_DEFAULT_ADDRESS_0                                       0xffffffff
#define MASK_SLV_FW_AP0_PORT1_DEFAULT_ADDRESS_1_PORT1_DEFAULT_ADDRESS_1                                       0x3
#define MASK_SLV_FW_AP0_PORT_INT_EN_PORT_1_R_EN                                                               0x8
#define MASK_SLV_FW_AP0_PORT_INT_EN_PORT_1_W_EN                                                               0x4
#define MASK_SLV_FW_AP0_PORT_INT_EN_PORT_0_R_EN                                                               0x2
#define MASK_SLV_FW_AP0_PORT_INT_EN_PORT_0_W_EN                                                               0x1
#define MASK_SLV_FW_AP0_PORT_INT_CLR_PORT_1_R_CLR                                                             0x8
#define MASK_SLV_FW_AP0_PORT_INT_CLR_PORT_1_W_CLR                                                             0x4
#define MASK_SLV_FW_AP0_PORT_INT_CLR_PORT_0_R_CLR                                                             0x2
#define MASK_SLV_FW_AP0_PORT_INT_CLR_PORT_0_W_CLR                                                             0x1
#define MASK_SLV_FW_AP0_PORT_INT_RAW_PORT_1_R_RAW                                                             0x8
#define MASK_SLV_FW_AP0_PORT_INT_RAW_PORT_1_W_RAW                                                             0x4
#define MASK_SLV_FW_AP0_PORT_INT_RAW_PORT_0_R_RAW                                                             0x2
#define MASK_SLV_FW_AP0_PORT_INT_RAW_PORT_0_W_RAW                                                             0x1
#define MASK_SLV_FW_AP0_PORT_INT_FIN_PORT_1_R_FIN                                                             0x8
#define MASK_SLV_FW_AP0_PORT_INT_FIN_PORT_1_W_FIN                                                             0x4
#define MASK_SLV_FW_AP0_PORT_INT_FIN_PORT_0_R_FIN                                                             0x2
#define MASK_SLV_FW_AP0_PORT_INT_FIN_PORT_0_W_FIN                                                             0x1
#define MASK_SLV_FW_AP0_RD_SEC_0_SDIO1_REG_RD_SEC                                                             0xc0000000
#define MASK_SLV_FW_AP0_RD_SEC_0_SDIO2_REG_RD_SEC                                                             0x30000000
#define MASK_SLV_FW_AP0_RD_SEC_0_EMMC_REG_RD_SEC                                                              0xc000000
#define MASK_SLV_FW_AP0_RD_SEC_0_PUB_CE_REG_RD_SEC                                                            0x3000000
#define MASK_SLV_FW_AP0_RD_SEC_0_SEC_CE_REG_RD_SEC                                                            0xc00000
#define MASK_SLV_FW_AP0_RD_SEC_0_AP_DVFS_REG_RD_SEC                                                           0x300000
#define MASK_SLV_FW_AP0_RD_SEC_0_VDSP_REG_RD_SEC                                                              0xc0000
#define MASK_SLV_FW_AP0_RD_SEC_0_UFS_UNIPRO_REG_RD_SEC                                                        0x30000
#define MASK_SLV_FW_AP0_RD_SEC_0_UFS_HCI_REG_RD_SEC                                                           0xc000
#define MASK_SLV_FW_AP0_RD_SEC_0_UFS_UTP_REG_RD_SEC                                                           0x3000
#define MASK_SLV_FW_AP0_RD_SEC_0_AI_IMG_REG_RD_SEC                                                            0xc00
#define MASK_SLV_FW_AP0_RD_SEC_0_AI_CAM_REG_RD_SEC                                                            0x300
#define MASK_SLV_FW_AP0_RD_SEC_0_AI_SYS_REG_RD_SEC                                                            0xc0
#define MASK_SLV_FW_AP0_RD_SEC_0_AI_CLK_REG_RD_SEC                                                            0x30
#define MASK_SLV_FW_AP0_RD_SEC_0_AI_MMU_REG_RD_SEC                                                            0xc
#define MASK_SLV_FW_AP0_RD_SEC_0_AI_DVFS_REG_RD_SEC                                                           0x3
#define MASK_SLV_FW_AP0_RD_SEC_1_UART2_REG_RD_SEC                                                             0xc0000000
#define MASK_SLV_FW_AP0_RD_SEC_1_I2C0_REG_RD_SEC                                                              0x30000000
#define MASK_SLV_FW_AP0_RD_SEC_1_I2C1_REG_RD_SEC                                                              0xc000000
#define MASK_SLV_FW_AP0_RD_SEC_1_I2C2_REG_RD_SEC                                                              0x3000000
#define MASK_SLV_FW_AP0_RD_SEC_1_I2C3_REG_RD_SEC                                                              0xc00000
#define MASK_SLV_FW_AP0_RD_SEC_1_I2C4_REG_RD_SEC                                                              0x300000
#define MASK_SLV_FW_AP0_RD_SEC_1_SPI0_REG_RD_SEC                                                              0xc0000
#define MASK_SLV_FW_AP0_RD_SEC_1_SPI1_REG_RD_SEC                                                              0x30000
#define MASK_SLV_FW_AP0_RD_SEC_1_SPI2_REG_RD_SEC                                                              0xc000
#define MASK_SLV_FW_AP0_RD_SEC_1_SPI3_REG_RD_SEC                                                              0x3000
#define MASK_SLV_FW_AP0_RD_SEC_1_IIS0_REG_RD_SEC                                                              0xc00
#define MASK_SLV_FW_AP0_RD_SEC_1_IIS1_REG_RD_SEC                                                              0x300
#define MASK_SLV_FW_AP0_RD_SEC_1_IIS2_REG_RD_SEC                                                              0xc0
#define MASK_SLV_FW_AP0_RD_SEC_1_SIM0_REG_RD_SEC                                                              0x30
#define MASK_SLV_FW_AP0_RD_SEC_1_AP_APB_REG_RD_SEC                                                            0xc
#define MASK_SLV_FW_AP0_RD_SEC_1_SDIO0_REG_RD_SEC                                                             0x3
#define MASK_SLV_FW_AP0_RD_SEC_2_GPU_CTRL_REG_RD_SEC                                                          0xc0000000
#define MASK_SLV_FW_AP0_RD_SEC_2_GPU_APB_REG_RD_SEC                                                           0x30000000
#define MASK_SLV_FW_AP0_RD_SEC_2_GPU_DVFS_REG_RD_SEC                                                          0xc000000
#define MASK_SLV_FW_AP0_RD_SEC_2_ISP_REG_RD_SEC                                                               0x3000000
#define MASK_SLV_FW_AP0_RD_SEC_2_MM_CKG_REG_RD_SEC                                                            0xc00000
#define MASK_SLV_FW_AP0_RD_SEC_2_MM_AHB_REG_RD_SEC                                                            0x300000
#define MASK_SLV_FW_AP0_RD_SEC_2_CSI0_REG_RD_SEC                                                              0xc0000
#define MASK_SLV_FW_AP0_RD_SEC_2_CSI1_REG_RD_SEC                                                              0x30000
#define MASK_SLV_FW_AP0_RD_SEC_2_CSI2_REG_RD_SEC                                                              0xc000
#define MASK_SLV_FW_AP0_RD_SEC_2_MM_DVFS_REG_RD_SEC                                                           0x3000
#define MASK_SLV_FW_AP0_RD_SEC_2_JPG_REG_RD_SEC                                                               0xc00
#define MASK_SLV_FW_AP0_RD_SEC_2_CPP_REG_RD_SEC                                                               0x300
#define MASK_SLV_FW_AP0_RD_SEC_2_DCAM_REG_RD_SEC                                                              0xc0
#define MASK_SLV_FW_AP0_RD_SEC_2_FD_REG_RD_SEC                                                                0x30
#define MASK_SLV_FW_AP0_RD_SEC_2_UART0_REG_RD_SEC                                                             0xc
#define MASK_SLV_FW_AP0_RD_SEC_2_UART1_REG_RD_SEC                                                             0x3
#define MASK_SLV_FW_AP0_RD_SEC_3_DMA_CONTROL_REGISTER_RD_SEC                                                  0xc0000
#define MASK_SLV_FW_AP0_RD_SEC_3_AHB_CONTROL_REGISTER_RD_SEC                                                  0x30000
#define MASK_SLV_FW_AP0_RD_SEC_3_AP_CKG_REG_RD_SEC                                                            0xc000
#define MASK_SLV_FW_AP0_RD_SEC_3_DPU_REG_RD_SEC                                                               0x3000
#define MASK_SLV_FW_AP0_RD_SEC_3_DSI_REG_RD_SEC                                                               0xc00
#define MASK_SLV_FW_AP0_RD_SEC_3_VSP_REG_RD_SEC                                                               0x300
#define MASK_SLV_FW_AP0_RD_SEC_3_VDSP_MMU0_REG_RD_SEC                                                         0xc0
#define MASK_SLV_FW_AP0_RD_SEC_3_VDSP_MMU1_REG_RD_SEC                                                         0x30
#define MASK_SLV_FW_AP0_RD_SEC_3_ICU_REG_RD_SEC                                                               0xc
#define MASK_SLV_FW_AP0_RD_SEC_3_VDMA_REG_RD_SEC                                                              0x3
#define MASK_SLV_FW_AP0_WR_SEC_0_SDIO1_REG_WR_SEC                                                             0xc0000000
#define MASK_SLV_FW_AP0_WR_SEC_0_SDIO2_REG_WR_SEC                                                             0x30000000
#define MASK_SLV_FW_AP0_WR_SEC_0_EMMC_REG_WR_SEC                                                              0xc000000
#define MASK_SLV_FW_AP0_WR_SEC_0_PUB_CE_REG_WR_SEC                                                            0x3000000
#define MASK_SLV_FW_AP0_WR_SEC_0_SEC_CE_REG_WR_SEC                                                            0xc00000
#define MASK_SLV_FW_AP0_WR_SEC_0_AP_DVFS_REG_WR_SEC                                                           0x300000
#define MASK_SLV_FW_AP0_WR_SEC_0_VDSP_REG_WR_SEC                                                              0xc0000
#define MASK_SLV_FW_AP0_WR_SEC_0_UFS_UNIPRO_REG_WR_SEC                                                        0x30000
#define MASK_SLV_FW_AP0_WR_SEC_0_UFS_HCI_REG_WR_SEC                                                           0xc000
#define MASK_SLV_FW_AP0_WR_SEC_0_UFS_UTP_REG_WR_SEC                                                           0x3000
#define MASK_SLV_FW_AP0_WR_SEC_0_AI_IMG_REG_WR_SEC                                                            0xc00
#define MASK_SLV_FW_AP0_WR_SEC_0_AI_CAM_REG_WR_SEC                                                            0x300
#define MASK_SLV_FW_AP0_WR_SEC_0_AI_SYS_REG_WR_SEC                                                            0xc0
#define MASK_SLV_FW_AP0_WR_SEC_0_AI_CLK_REG_WR_SEC                                                            0x30
#define MASK_SLV_FW_AP0_WR_SEC_0_AI_MMU_REG_WR_SEC                                                            0xc
#define MASK_SLV_FW_AP0_WR_SEC_0_AI_DVFS_REG_WR_SEC                                                           0x3
#define MASK_SLV_FW_AP0_WR_SEC_1_UART2_REG_WR_SEC                                                             0xc0000000
#define MASK_SLV_FW_AP0_WR_SEC_1_I2C0_REG_WR_SEC                                                              0x30000000
#define MASK_SLV_FW_AP0_WR_SEC_1_I2C1_REG_WR_SEC                                                              0xc000000
#define MASK_SLV_FW_AP0_WR_SEC_1_I2C2_REG_WR_SEC                                                              0x3000000
#define MASK_SLV_FW_AP0_WR_SEC_1_I2C3_REG_WR_SEC                                                              0xc00000
#define MASK_SLV_FW_AP0_WR_SEC_1_I2C4_REG_WR_SEC                                                              0x300000
#define MASK_SLV_FW_AP0_WR_SEC_1_SPI0_REG_WR_SEC                                                              0xc0000
#define MASK_SLV_FW_AP0_WR_SEC_1_SPI1_REG_WR_SEC                                                              0x30000
#define MASK_SLV_FW_AP0_WR_SEC_1_SPI2_REG_WR_SEC                                                              0xc000
#define MASK_SLV_FW_AP0_WR_SEC_1_SPI3_REG_WR_SEC                                                              0x3000
#define MASK_SLV_FW_AP0_WR_SEC_1_IIS0_REG_WR_SEC                                                              0xc00
#define MASK_SLV_FW_AP0_WR_SEC_1_IIS1_REG_WR_SEC                                                              0x300
#define MASK_SLV_FW_AP0_WR_SEC_1_IIS2_REG_WR_SEC                                                              0xc0
#define MASK_SLV_FW_AP0_WR_SEC_1_SIM0_REG_WR_SEC                                                              0x30
#define MASK_SLV_FW_AP0_WR_SEC_1_AP_APB_REG_WR_SEC                                                            0xc
#define MASK_SLV_FW_AP0_WR_SEC_1_SDIO0_REG_WR_SEC                                                             0x3
#define MASK_SLV_FW_AP0_WR_SEC_2_GPU_CTRL_REG_WR_SEC                                                          0xc0000000
#define MASK_SLV_FW_AP0_WR_SEC_2_GPU_APB_REG_WR_SEC                                                           0x30000000
#define MASK_SLV_FW_AP0_WR_SEC_2_GPU_DVFS_REG_WR_SEC                                                          0xc000000
#define MASK_SLV_FW_AP0_WR_SEC_2_ISP_REG_WR_SEC                                                               0x3000000
#define MASK_SLV_FW_AP0_WR_SEC_2_MM_CKG_REG_WR_SEC                                                            0xc00000
#define MASK_SLV_FW_AP0_WR_SEC_2_MM_AHB_REG_WR_SEC                                                            0x300000
#define MASK_SLV_FW_AP0_WR_SEC_2_CSI0_REG_WR_SEC                                                              0xc0000
#define MASK_SLV_FW_AP0_WR_SEC_2_CSI1_REG_WR_SEC                                                              0x30000
#define MASK_SLV_FW_AP0_WR_SEC_2_CSI2_REG_WR_SEC                                                              0xc000
#define MASK_SLV_FW_AP0_WR_SEC_2_MM_DVFS_REG_WR_SEC                                                           0x3000
#define MASK_SLV_FW_AP0_WR_SEC_2_JPG_REG_WR_SEC                                                               0xc00
#define MASK_SLV_FW_AP0_WR_SEC_2_CPP_REG_WR_SEC                                                               0x300
#define MASK_SLV_FW_AP0_WR_SEC_2_DCAM_REG_WR_SEC                                                              0xc0
#define MASK_SLV_FW_AP0_WR_SEC_2_FD_REG_WR_SEC                                                                0x30
#define MASK_SLV_FW_AP0_WR_SEC_2_UART0_REG_WR_SEC                                                             0xc
#define MASK_SLV_FW_AP0_WR_SEC_2_UART1_REG_WR_SEC                                                             0x3
#define MASK_SLV_FW_AP0_WR_SEC_3_DMA_CONTROL_REGISTER_WR_SEC                                                  0xc0000
#define MASK_SLV_FW_AP0_WR_SEC_3_AHB_CONTROL_REGISTER_WR_SEC                                                  0x30000
#define MASK_SLV_FW_AP0_WR_SEC_3_AP_CKG_REG_WR_SEC                                                            0xc000
#define MASK_SLV_FW_AP0_WR_SEC_3_DPU_REG_WR_SEC                                                               0x3000
#define MASK_SLV_FW_AP0_WR_SEC_3_DSI_REG_WR_SEC                                                               0xc00
#define MASK_SLV_FW_AP0_WR_SEC_3_VSP_REG_WR_SEC                                                               0x300
#define MASK_SLV_FW_AP0_WR_SEC_3_VDSP_MMU0_REG_WR_SEC                                                         0xc0
#define MASK_SLV_FW_AP0_WR_SEC_3_VDSP_MMU1_REG_WR_SEC                                                         0x30
#define MASK_SLV_FW_AP0_WR_SEC_3_ICU_REG_WR_SEC                                                               0xc
#define MASK_SLV_FW_AP0_WR_SEC_3_VDMA_REG_WR_SEC                                                              0x3
#define MASK_SLV_FW_AP0_ID0_FIRST_ADDR_0_FIRST_ADDR_0                                                         0xffffffff
#define MASK_SLV_FW_AP0_ID0_FIRST_ADDR_1_FIRST_ADDR_1                                                         0x3
#define MASK_SLV_FW_AP0_ID0_LAST_ADDR_0_LAST_ADDR_0                                                           0xffffffff
#define MASK_SLV_FW_AP0_ID0_LAST_ADDR_1_LAST_ADDR_1                                                           0x3
#define MASK_SLV_FW_AP0_ID0_MSTID_0_MSTID_0                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID0_MSTID_1_MSTID_1                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID0_MSTID_2_MSTID_2                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID0_MSTID_3_MSTID_3                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID0_MSTID_4_MSTID_4                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID0_MSTID_5_MSTID_5                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID0_MSTID_6_MSTID_6                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID0_MSTID_7_MSTID_7                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID1_FIRST_ADDR_0_FIRST_ADDR_0                                                         0xffffffff
#define MASK_SLV_FW_AP0_ID1_FIRST_ADDR_1_FIRST_ADDR_1                                                         0x3
#define MASK_SLV_FW_AP0_ID1_LAST_ADDR_0_LAST_ADDR_0                                                           0xffffffff
#define MASK_SLV_FW_AP0_ID1_LAST_ADDR_1_LAST_ADDR_1                                                           0x3
#define MASK_SLV_FW_AP0_ID1_MSTID_0_MSTID_0                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID1_MSTID_1_MSTID_1                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID1_MSTID_2_MSTID_2                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID1_MSTID_3_MSTID_3                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID1_MSTID_4_MSTID_4                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID1_MSTID_5_MSTID_5                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID1_MSTID_6_MSTID_6                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID1_MSTID_7_MSTID_7                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID2_FIRST_ADDR_0_FIRST_ADDR_0                                                         0xffffffff
#define MASK_SLV_FW_AP0_ID2_FIRST_ADDR_1_FIRST_ADDR_1                                                         0x3
#define MASK_SLV_FW_AP0_ID2_LAST_ADDR_0_LAST_ADDR_0                                                           0xffffffff
#define MASK_SLV_FW_AP0_ID2_LAST_ADDR_1_LAST_ADDR_1                                                           0x3
#define MASK_SLV_FW_AP0_ID2_MSTID_0_MSTID_0                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID2_MSTID_1_MSTID_1                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID2_MSTID_2_MSTID_2                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID2_MSTID_3_MSTID_3                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID2_MSTID_4_MSTID_4                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID2_MSTID_5_MSTID_5                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID2_MSTID_6_MSTID_6                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID2_MSTID_7_MSTID_7                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID3_FIRST_ADDR_0_FIRST_ADDR_0                                                         0xffffffff
#define MASK_SLV_FW_AP0_ID3_FIRST_ADDR_1_FIRST_ADDR_1                                                         0x3
#define MASK_SLV_FW_AP0_ID3_LAST_ADDR_0_LAST_ADDR_0                                                           0xffffffff
#define MASK_SLV_FW_AP0_ID3_LAST_ADDR_1_LAST_ADDR_1                                                           0x3
#define MASK_SLV_FW_AP0_ID3_MSTID_0_MSTID_0                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID3_MSTID_1_MSTID_1                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID3_MSTID_2_MSTID_2                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID3_MSTID_3_MSTID_3                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID3_MSTID_4_MSTID_4                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID3_MSTID_5_MSTID_5                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID3_MSTID_6_MSTID_6                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID3_MSTID_7_MSTID_7                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID4_FIRST_ADDR_0_FIRST_ADDR_0                                                         0xffffffff
#define MASK_SLV_FW_AP0_ID4_FIRST_ADDR_1_FIRST_ADDR_1                                                         0x3
#define MASK_SLV_FW_AP0_ID4_LAST_ADDR_0_LAST_ADDR_0                                                           0xffffffff
#define MASK_SLV_FW_AP0_ID4_LAST_ADDR_1_LAST_ADDR_1                                                           0x3
#define MASK_SLV_FW_AP0_ID4_MSTID_0_MSTID_0                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID4_MSTID_1_MSTID_1                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID4_MSTID_2_MSTID_2                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID4_MSTID_3_MSTID_3                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID4_MSTID_4_MSTID_4                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID4_MSTID_5_MSTID_5                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID4_MSTID_6_MSTID_6                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID4_MSTID_7_MSTID_7                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID5_FIRST_ADDR_0_FIRST_ADDR_0                                                         0xffffffff
#define MASK_SLV_FW_AP0_ID5_FIRST_ADDR_1_FIRST_ADDR_1                                                         0x3
#define MASK_SLV_FW_AP0_ID5_LAST_ADDR_0_LAST_ADDR_0                                                           0xffffffff
#define MASK_SLV_FW_AP0_ID5_LAST_ADDR_1_LAST_ADDR_1                                                           0x3
#define MASK_SLV_FW_AP0_ID5_MSTID_0_MSTID_0                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID5_MSTID_1_MSTID_1                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID5_MSTID_2_MSTID_2                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID5_MSTID_3_MSTID_3                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID5_MSTID_4_MSTID_4                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID5_MSTID_5_MSTID_5                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID5_MSTID_6_MSTID_6                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID5_MSTID_7_MSTID_7                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID6_FIRST_ADDR_0_FIRST_ADDR_0                                                         0xffffffff
#define MASK_SLV_FW_AP0_ID6_FIRST_ADDR_1_FIRST_ADDR_1                                                         0x3
#define MASK_SLV_FW_AP0_ID6_LAST_ADDR_0_LAST_ADDR_0                                                           0xffffffff
#define MASK_SLV_FW_AP0_ID6_LAST_ADDR_1_LAST_ADDR_1                                                           0x3
#define MASK_SLV_FW_AP0_ID6_MSTID_0_MSTID_0                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID6_MSTID_1_MSTID_1                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID6_MSTID_2_MSTID_2                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID6_MSTID_3_MSTID_3                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID6_MSTID_4_MSTID_4                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID6_MSTID_5_MSTID_5                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID6_MSTID_6_MSTID_6                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID6_MSTID_7_MSTID_7                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID7_FIRST_ADDR_0_FIRST_ADDR_0                                                         0xffffffff
#define MASK_SLV_FW_AP0_ID7_FIRST_ADDR_1_FIRST_ADDR_1                                                         0x3
#define MASK_SLV_FW_AP0_ID7_LAST_ADDR_0_LAST_ADDR_0                                                           0xffffffff
#define MASK_SLV_FW_AP0_ID7_LAST_ADDR_1_LAST_ADDR_1                                                           0x3
#define MASK_SLV_FW_AP0_ID7_MSTID_0_MSTID_0                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID7_MSTID_1_MSTID_1                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID7_MSTID_2_MSTID_2                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID7_MSTID_3_MSTID_3                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID7_MSTID_4_MSTID_4                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID7_MSTID_5_MSTID_5                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID7_MSTID_6_MSTID_6                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID7_MSTID_7_MSTID_7                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID8_FIRST_ADDR_0_FIRST_ADDR_0                                                         0xffffffff
#define MASK_SLV_FW_AP0_ID8_FIRST_ADDR_1_FIRST_ADDR_1                                                         0x3
#define MASK_SLV_FW_AP0_ID8_LAST_ADDR_0_LAST_ADDR_0                                                           0xffffffff
#define MASK_SLV_FW_AP0_ID8_LAST_ADDR_1_LAST_ADDR_1                                                           0x3
#define MASK_SLV_FW_AP0_ID8_MSTID_0_MSTID_0                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID8_MSTID_1_MSTID_1                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID8_MSTID_2_MSTID_2                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID8_MSTID_3_MSTID_3                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID8_MSTID_4_MSTID_4                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID8_MSTID_5_MSTID_5                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID8_MSTID_6_MSTID_6                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID8_MSTID_7_MSTID_7                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID9_FIRST_ADDR_0_FIRST_ADDR_0                                                         0xffffffff
#define MASK_SLV_FW_AP0_ID9_FIRST_ADDR_1_FIRST_ADDR_1                                                         0x3
#define MASK_SLV_FW_AP0_ID9_LAST_ADDR_0_LAST_ADDR_0                                                           0xffffffff
#define MASK_SLV_FW_AP0_ID9_LAST_ADDR_1_LAST_ADDR_1                                                           0x3
#define MASK_SLV_FW_AP0_ID9_MSTID_0_MSTID_0                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID9_MSTID_1_MSTID_1                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID9_MSTID_2_MSTID_2                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID9_MSTID_3_MSTID_3                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID9_MSTID_4_MSTID_4                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID9_MSTID_5_MSTID_5                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID9_MSTID_6_MSTID_6                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID9_MSTID_7_MSTID_7                                                                   0xffffffff
#define MASK_SLV_FW_AP0_ID10_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_AP0_ID10_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_AP0_ID10_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_AP0_ID10_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_AP0_ID10_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID10_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID10_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID10_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID10_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID10_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID10_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID10_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID11_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_AP0_ID11_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_AP0_ID11_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_AP0_ID11_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_AP0_ID11_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID11_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID11_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID11_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID11_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID11_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID11_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID11_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID12_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_AP0_ID12_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_AP0_ID12_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_AP0_ID12_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_AP0_ID12_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID12_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID12_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID12_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID12_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID12_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID12_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID12_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID13_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_AP0_ID13_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_AP0_ID13_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_AP0_ID13_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_AP0_ID13_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID13_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID13_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID13_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID13_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID13_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID13_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID13_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID14_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_AP0_ID14_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_AP0_ID14_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_AP0_ID14_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_AP0_ID14_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID14_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID14_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID14_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID14_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID14_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID14_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID14_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID15_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_AP0_ID15_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_AP0_ID15_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_AP0_ID15_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_AP0_ID15_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID15_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID15_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID15_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID15_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID15_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID15_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_AP0_ID15_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_AP1_PORT0_DEFAULT_ADDRESS_0_PORT0_DEFAULT_ADDRESS_0                                       0xffffffff
#define MASK_SLV_FW_AP1_PORT0_DEFAULT_ADDRESS_1_PORT0_DEFAULT_ADDRESS_1                                       0x3
#define MASK_SLV_FW_AP1_PORT_INT_EN_PORT_0_R_EN                                                               0x2
#define MASK_SLV_FW_AP1_PORT_INT_EN_PORT_0_W_EN                                                               0x1
#define MASK_SLV_FW_AP1_PORT_INT_CLR_PORT_0_R_CLR                                                             0x2
#define MASK_SLV_FW_AP1_PORT_INT_CLR_PORT_0_W_CLR                                                             0x1
#define MASK_SLV_FW_AP1_PORT_INT_RAW_PORT_0_R_RAW                                                             0x2
#define MASK_SLV_FW_AP1_PORT_INT_RAW_PORT_0_W_RAW                                                             0x1
#define MASK_SLV_FW_AP1_PORT_INT_FIN_PORT_0_R_FIN                                                             0x2
#define MASK_SLV_FW_AP1_PORT_INT_FIN_PORT_0_W_FIN                                                             0x1
#define MASK_SLV_FW_AP1_RD_SEC_0_SDIO1_REG_RD_SEC                                                             0xc0000000
#define MASK_SLV_FW_AP1_RD_SEC_0_SDIO2_REG_RD_SEC                                                             0x30000000
#define MASK_SLV_FW_AP1_RD_SEC_0_EMMC_REG_RD_SEC                                                              0xc000000
#define MASK_SLV_FW_AP1_RD_SEC_0_PUB_CE_REG_RD_SEC                                                            0x3000000
#define MASK_SLV_FW_AP1_RD_SEC_0_SEC_CE_REG_RD_SEC                                                            0xc00000
#define MASK_SLV_FW_AP1_RD_SEC_0_AP_DVFS_REG_RD_SEC                                                           0x300000
#define MASK_SLV_FW_AP1_RD_SEC_0_VDSP_REG_RD_SEC                                                              0xc0000
#define MASK_SLV_FW_AP1_RD_SEC_0_UFS_UNIPRO_REG_RD_SEC                                                        0x30000
#define MASK_SLV_FW_AP1_RD_SEC_0_UFS_HCI_REG_RD_SEC                                                           0xc000
#define MASK_SLV_FW_AP1_RD_SEC_0_UFS_UTP_REG_RD_SEC                                                           0x3000
#define MASK_SLV_FW_AP1_RD_SEC_0_AI_IMG_REG_RD_SEC                                                            0xc00
#define MASK_SLV_FW_AP1_RD_SEC_0_AI_CAM_REG_RD_SEC                                                            0x300
#define MASK_SLV_FW_AP1_RD_SEC_0_AI_SYS_REG_RD_SEC                                                            0xc0
#define MASK_SLV_FW_AP1_RD_SEC_0_AI_CLK_REG_RD_SEC                                                            0x30
#define MASK_SLV_FW_AP1_RD_SEC_0_AI_MMU_REG_RD_SEC                                                            0xc
#define MASK_SLV_FW_AP1_RD_SEC_0_AI_DVFS_REG_RD_SEC                                                           0x3
#define MASK_SLV_FW_AP1_RD_SEC_1_UART2_REG_RD_SEC                                                             0xc0000000
#define MASK_SLV_FW_AP1_RD_SEC_1_I2C0_REG_RD_SEC                                                              0x30000000
#define MASK_SLV_FW_AP1_RD_SEC_1_I2C1_REG_RD_SEC                                                              0xc000000
#define MASK_SLV_FW_AP1_RD_SEC_1_I2C2_REG_RD_SEC                                                              0x3000000
#define MASK_SLV_FW_AP1_RD_SEC_1_I2C3_REG_RD_SEC                                                              0xc00000
#define MASK_SLV_FW_AP1_RD_SEC_1_I2C4_REG_RD_SEC                                                              0x300000
#define MASK_SLV_FW_AP1_RD_SEC_1_SPI0_REG_RD_SEC                                                              0xc0000
#define MASK_SLV_FW_AP1_RD_SEC_1_SPI1_REG_RD_SEC                                                              0x30000
#define MASK_SLV_FW_AP1_RD_SEC_1_SPI2_REG_RD_SEC                                                              0xc000
#define MASK_SLV_FW_AP1_RD_SEC_1_SPI3_REG_RD_SEC                                                              0x3000
#define MASK_SLV_FW_AP1_RD_SEC_1_IIS0_REG_RD_SEC                                                              0xc00
#define MASK_SLV_FW_AP1_RD_SEC_1_IIS1_REG_RD_SEC                                                              0x300
#define MASK_SLV_FW_AP1_RD_SEC_1_IIS2_REG_RD_SEC                                                              0xc0
#define MASK_SLV_FW_AP1_RD_SEC_1_SIM0_REG_RD_SEC                                                              0x30
#define MASK_SLV_FW_AP1_RD_SEC_1_AP_APB_REG_RD_SEC                                                            0xc
#define MASK_SLV_FW_AP1_RD_SEC_1_SDIO0_REG_RD_SEC                                                             0x3
#define MASK_SLV_FW_AP1_RD_SEC_2_GPU_CTRL_REG_RD_SEC                                                          0xc0000000
#define MASK_SLV_FW_AP1_RD_SEC_2_GPU_APB_REG_RD_SEC                                                           0x30000000
#define MASK_SLV_FW_AP1_RD_SEC_2_GPU_DVFS_REG_RD_SEC                                                          0xc000000
#define MASK_SLV_FW_AP1_RD_SEC_2_ISP_REG_RD_SEC                                                               0x3000000
#define MASK_SLV_FW_AP1_RD_SEC_2_MM_CKG_REG_RD_SEC                                                            0xc00000
#define MASK_SLV_FW_AP1_RD_SEC_2_MM_AHB_REG_RD_SEC                                                            0x300000
#define MASK_SLV_FW_AP1_RD_SEC_2_CSI0_REG_RD_SEC                                                              0xc0000
#define MASK_SLV_FW_AP1_RD_SEC_2_CSI1_REG_RD_SEC                                                              0x30000
#define MASK_SLV_FW_AP1_RD_SEC_2_CSI2_REG_RD_SEC                                                              0xc000
#define MASK_SLV_FW_AP1_RD_SEC_2_MM_DVFS_REG_RD_SEC                                                           0x3000
#define MASK_SLV_FW_AP1_RD_SEC_2_JPG_REG_RD_SEC                                                               0xc00
#define MASK_SLV_FW_AP1_RD_SEC_2_CPP_REG_RD_SEC                                                               0x300
#define MASK_SLV_FW_AP1_RD_SEC_2_DCAM_REG_RD_SEC                                                              0xc0
#define MASK_SLV_FW_AP1_RD_SEC_2_FD_REG_RD_SEC                                                                0x30
#define MASK_SLV_FW_AP1_RD_SEC_2_UART0_REG_RD_SEC                                                             0xc
#define MASK_SLV_FW_AP1_RD_SEC_2_UART1_REG_RD_SEC                                                             0x3
#define MASK_SLV_FW_AP1_RD_SEC_3_DMA_CONTROL_REGISTER_RD_SEC                                                  0xc0000
#define MASK_SLV_FW_AP1_RD_SEC_3_AHB_CONTROL_REGISTER_RD_SEC                                                  0x30000
#define MASK_SLV_FW_AP1_RD_SEC_3_AP_CKG_REG_RD_SEC                                                            0xc000
#define MASK_SLV_FW_AP1_RD_SEC_3_DPU_REG_RD_SEC                                                               0x3000
#define MASK_SLV_FW_AP1_RD_SEC_3_DSI_REG_RD_SEC                                                               0xc00
#define MASK_SLV_FW_AP1_RD_SEC_3_VSP_REG_RD_SEC                                                               0x300
#define MASK_SLV_FW_AP1_RD_SEC_3_VDSP_MMU0_REG_RD_SEC                                                         0xc0
#define MASK_SLV_FW_AP1_RD_SEC_3_VDSP_MMU1_REG_RD_SEC                                                         0x30
#define MASK_SLV_FW_AP1_RD_SEC_3_ICU_REG_RD_SEC                                                               0xc
#define MASK_SLV_FW_AP1_RD_SEC_3_VDMA_REG_RD_SEC                                                              0x3
#define MASK_SLV_FW_AP1_WR_SEC_0_SDIO1_REG_WR_SEC                                                             0xc0000000
#define MASK_SLV_FW_AP1_WR_SEC_0_SDIO2_REG_WR_SEC                                                             0x30000000
#define MASK_SLV_FW_AP1_WR_SEC_0_EMMC_REG_WR_SEC                                                              0xc000000
#define MASK_SLV_FW_AP1_WR_SEC_0_PUB_CE_REG_WR_SEC                                                            0x3000000
#define MASK_SLV_FW_AP1_WR_SEC_0_SEC_CE_REG_WR_SEC                                                            0xc00000
#define MASK_SLV_FW_AP1_WR_SEC_0_AP_DVFS_REG_WR_SEC                                                           0x300000
#define MASK_SLV_FW_AP1_WR_SEC_0_VDSP_REG_WR_SEC                                                              0xc0000
#define MASK_SLV_FW_AP1_WR_SEC_0_UFS_UNIPRO_REG_WR_SEC                                                        0x30000
#define MASK_SLV_FW_AP1_WR_SEC_0_UFS_HCI_REG_WR_SEC                                                           0xc000
#define MASK_SLV_FW_AP1_WR_SEC_0_UFS_UTP_REG_WR_SEC                                                           0x3000
#define MASK_SLV_FW_AP1_WR_SEC_0_AI_IMG_REG_WR_SEC                                                            0xc00
#define MASK_SLV_FW_AP1_WR_SEC_0_AI_CAM_REG_WR_SEC                                                            0x300
#define MASK_SLV_FW_AP1_WR_SEC_0_AI_SYS_REG_WR_SEC                                                            0xc0
#define MASK_SLV_FW_AP1_WR_SEC_0_AI_CLK_REG_WR_SEC                                                            0x30
#define MASK_SLV_FW_AP1_WR_SEC_0_AI_MMU_REG_WR_SEC                                                            0xc
#define MASK_SLV_FW_AP1_WR_SEC_0_AI_DVFS_REG_WR_SEC                                                           0x3
#define MASK_SLV_FW_AP1_WR_SEC_1_UART2_REG_WR_SEC                                                             0xc0000000
#define MASK_SLV_FW_AP1_WR_SEC_1_I2C0_REG_WR_SEC                                                              0x30000000
#define MASK_SLV_FW_AP1_WR_SEC_1_I2C1_REG_WR_SEC                                                              0xc000000
#define MASK_SLV_FW_AP1_WR_SEC_1_I2C2_REG_WR_SEC                                                              0x3000000
#define MASK_SLV_FW_AP1_WR_SEC_1_I2C3_REG_WR_SEC                                                              0xc00000
#define MASK_SLV_FW_AP1_WR_SEC_1_I2C4_REG_WR_SEC                                                              0x300000
#define MASK_SLV_FW_AP1_WR_SEC_1_SPI0_REG_WR_SEC                                                              0xc0000
#define MASK_SLV_FW_AP1_WR_SEC_1_SPI1_REG_WR_SEC                                                              0x30000
#define MASK_SLV_FW_AP1_WR_SEC_1_SPI2_REG_WR_SEC                                                              0xc000
#define MASK_SLV_FW_AP1_WR_SEC_1_SPI3_REG_WR_SEC                                                              0x3000
#define MASK_SLV_FW_AP1_WR_SEC_1_IIS0_REG_WR_SEC                                                              0xc00
#define MASK_SLV_FW_AP1_WR_SEC_1_IIS1_REG_WR_SEC                                                              0x300
#define MASK_SLV_FW_AP1_WR_SEC_1_IIS2_REG_WR_SEC                                                              0xc0
#define MASK_SLV_FW_AP1_WR_SEC_1_SIM0_REG_WR_SEC                                                              0x30
#define MASK_SLV_FW_AP1_WR_SEC_1_AP_APB_REG_WR_SEC                                                            0xc
#define MASK_SLV_FW_AP1_WR_SEC_1_SDIO0_REG_WR_SEC                                                             0x3
#define MASK_SLV_FW_AP1_WR_SEC_2_GPU_CTRL_REG_WR_SEC                                                          0xc0000000
#define MASK_SLV_FW_AP1_WR_SEC_2_GPU_APB_REG_WR_SEC                                                           0x30000000
#define MASK_SLV_FW_AP1_WR_SEC_2_GPU_DVFS_REG_WR_SEC                                                          0xc000000
#define MASK_SLV_FW_AP1_WR_SEC_2_ISP_REG_WR_SEC                                                               0x3000000
#define MASK_SLV_FW_AP1_WR_SEC_2_MM_CKG_REG_WR_SEC                                                            0xc00000
#define MASK_SLV_FW_AP1_WR_SEC_2_MM_AHB_REG_WR_SEC                                                            0x300000
#define MASK_SLV_FW_AP1_WR_SEC_2_CSI0_REG_WR_SEC                                                              0xc0000
#define MASK_SLV_FW_AP1_WR_SEC_2_CSI1_REG_WR_SEC                                                              0x30000
#define MASK_SLV_FW_AP1_WR_SEC_2_CSI2_REG_WR_SEC                                                              0xc000
#define MASK_SLV_FW_AP1_WR_SEC_2_MM_DVFS_REG_WR_SEC                                                           0x3000
#define MASK_SLV_FW_AP1_WR_SEC_2_JPG_REG_WR_SEC                                                               0xc00
#define MASK_SLV_FW_AP1_WR_SEC_2_CPP_REG_WR_SEC                                                               0x300
#define MASK_SLV_FW_AP1_WR_SEC_2_DCAM_REG_WR_SEC                                                              0xc0
#define MASK_SLV_FW_AP1_WR_SEC_2_FD_REG_WR_SEC                                                                0x30
#define MASK_SLV_FW_AP1_WR_SEC_2_UART0_REG_WR_SEC                                                             0xc
#define MASK_SLV_FW_AP1_WR_SEC_2_UART1_REG_WR_SEC                                                             0x3
#define MASK_SLV_FW_AP1_WR_SEC_3_DMA_CONTROL_REGISTER_WR_SEC                                                  0xc0000
#define MASK_SLV_FW_AP1_WR_SEC_3_AHB_CONTROL_REGISTER_WR_SEC                                                  0x30000
#define MASK_SLV_FW_AP1_WR_SEC_3_AP_CKG_REG_WR_SEC                                                            0xc000
#define MASK_SLV_FW_AP1_WR_SEC_3_DPU_REG_WR_SEC                                                               0x3000
#define MASK_SLV_FW_AP1_WR_SEC_3_DSI_REG_WR_SEC                                                               0xc00
#define MASK_SLV_FW_AP1_WR_SEC_3_VSP_REG_WR_SEC                                                               0x300
#define MASK_SLV_FW_AP1_WR_SEC_3_VDSP_MMU0_REG_WR_SEC                                                         0xc0
#define MASK_SLV_FW_AP1_WR_SEC_3_VDSP_MMU1_REG_WR_SEC                                                         0x30
#define MASK_SLV_FW_AP1_WR_SEC_3_ICU_REG_WR_SEC                                                               0xc
#define MASK_SLV_FW_AP1_WR_SEC_3_VDMA_REG_WR_SEC                                                              0x3
#define MASK_SLV_FW_AP1_ID0_FIRST_ADDR_0_FIRST_ADDR_0                                                         0xffffffff
#define MASK_SLV_FW_AP1_ID0_FIRST_ADDR_1_FIRST_ADDR_1                                                         0x3
#define MASK_SLV_FW_AP1_ID0_LAST_ADDR_0_LAST_ADDR_0                                                           0xffffffff
#define MASK_SLV_FW_AP1_ID0_LAST_ADDR_1_LAST_ADDR_1                                                           0x3
#define MASK_SLV_FW_AP1_ID0_MSTID_0_MSTID_0                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID0_MSTID_1_MSTID_1                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID0_MSTID_2_MSTID_2                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID0_MSTID_3_MSTID_3                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID0_MSTID_4_MSTID_4                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID0_MSTID_5_MSTID_5                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID0_MSTID_6_MSTID_6                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID0_MSTID_7_MSTID_7                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID1_FIRST_ADDR_0_FIRST_ADDR_0                                                         0xffffffff
#define MASK_SLV_FW_AP1_ID1_FIRST_ADDR_1_FIRST_ADDR_1                                                         0x3
#define MASK_SLV_FW_AP1_ID1_LAST_ADDR_0_LAST_ADDR_0                                                           0xffffffff
#define MASK_SLV_FW_AP1_ID1_LAST_ADDR_1_LAST_ADDR_1                                                           0x3
#define MASK_SLV_FW_AP1_ID1_MSTID_0_MSTID_0                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID1_MSTID_1_MSTID_1                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID1_MSTID_2_MSTID_2                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID1_MSTID_3_MSTID_3                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID1_MSTID_4_MSTID_4                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID1_MSTID_5_MSTID_5                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID1_MSTID_6_MSTID_6                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID1_MSTID_7_MSTID_7                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID2_FIRST_ADDR_0_FIRST_ADDR_0                                                         0xffffffff
#define MASK_SLV_FW_AP1_ID2_FIRST_ADDR_1_FIRST_ADDR_1                                                         0x3
#define MASK_SLV_FW_AP1_ID2_LAST_ADDR_0_LAST_ADDR_0                                                           0xffffffff
#define MASK_SLV_FW_AP1_ID2_LAST_ADDR_1_LAST_ADDR_1                                                           0x3
#define MASK_SLV_FW_AP1_ID2_MSTID_0_MSTID_0                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID2_MSTID_1_MSTID_1                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID2_MSTID_2_MSTID_2                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID2_MSTID_3_MSTID_3                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID2_MSTID_4_MSTID_4                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID2_MSTID_5_MSTID_5                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID2_MSTID_6_MSTID_6                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID2_MSTID_7_MSTID_7                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID3_FIRST_ADDR_0_FIRST_ADDR_0                                                         0xffffffff
#define MASK_SLV_FW_AP1_ID3_FIRST_ADDR_1_FIRST_ADDR_1                                                         0x3
#define MASK_SLV_FW_AP1_ID3_LAST_ADDR_0_LAST_ADDR_0                                                           0xffffffff
#define MASK_SLV_FW_AP1_ID3_LAST_ADDR_1_LAST_ADDR_1                                                           0x3
#define MASK_SLV_FW_AP1_ID3_MSTID_0_MSTID_0                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID3_MSTID_1_MSTID_1                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID3_MSTID_2_MSTID_2                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID3_MSTID_3_MSTID_3                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID3_MSTID_4_MSTID_4                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID3_MSTID_5_MSTID_5                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID3_MSTID_6_MSTID_6                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID3_MSTID_7_MSTID_7                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID4_FIRST_ADDR_0_FIRST_ADDR_0                                                         0xffffffff
#define MASK_SLV_FW_AP1_ID4_FIRST_ADDR_1_FIRST_ADDR_1                                                         0x3
#define MASK_SLV_FW_AP1_ID4_LAST_ADDR_0_LAST_ADDR_0                                                           0xffffffff
#define MASK_SLV_FW_AP1_ID4_LAST_ADDR_1_LAST_ADDR_1                                                           0x3
#define MASK_SLV_FW_AP1_ID4_MSTID_0_MSTID_0                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID4_MSTID_1_MSTID_1                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID4_MSTID_2_MSTID_2                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID4_MSTID_3_MSTID_3                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID4_MSTID_4_MSTID_4                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID4_MSTID_5_MSTID_5                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID4_MSTID_6_MSTID_6                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID4_MSTID_7_MSTID_7                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID5_FIRST_ADDR_0_FIRST_ADDR_0                                                         0xffffffff
#define MASK_SLV_FW_AP1_ID5_FIRST_ADDR_1_FIRST_ADDR_1                                                         0x3
#define MASK_SLV_FW_AP1_ID5_LAST_ADDR_0_LAST_ADDR_0                                                           0xffffffff
#define MASK_SLV_FW_AP1_ID5_LAST_ADDR_1_LAST_ADDR_1                                                           0x3
#define MASK_SLV_FW_AP1_ID5_MSTID_0_MSTID_0                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID5_MSTID_1_MSTID_1                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID5_MSTID_2_MSTID_2                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID5_MSTID_3_MSTID_3                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID5_MSTID_4_MSTID_4                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID5_MSTID_5_MSTID_5                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID5_MSTID_6_MSTID_6                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID5_MSTID_7_MSTID_7                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID6_FIRST_ADDR_0_FIRST_ADDR_0                                                         0xffffffff
#define MASK_SLV_FW_AP1_ID6_FIRST_ADDR_1_FIRST_ADDR_1                                                         0x3
#define MASK_SLV_FW_AP1_ID6_LAST_ADDR_0_LAST_ADDR_0                                                           0xffffffff
#define MASK_SLV_FW_AP1_ID6_LAST_ADDR_1_LAST_ADDR_1                                                           0x3
#define MASK_SLV_FW_AP1_ID6_MSTID_0_MSTID_0                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID6_MSTID_1_MSTID_1                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID6_MSTID_2_MSTID_2                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID6_MSTID_3_MSTID_3                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID6_MSTID_4_MSTID_4                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID6_MSTID_5_MSTID_5                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID6_MSTID_6_MSTID_6                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID6_MSTID_7_MSTID_7                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID7_FIRST_ADDR_0_FIRST_ADDR_0                                                         0xffffffff
#define MASK_SLV_FW_AP1_ID7_FIRST_ADDR_1_FIRST_ADDR_1                                                         0x3
#define MASK_SLV_FW_AP1_ID7_LAST_ADDR_0_LAST_ADDR_0                                                           0xffffffff
#define MASK_SLV_FW_AP1_ID7_LAST_ADDR_1_LAST_ADDR_1                                                           0x3
#define MASK_SLV_FW_AP1_ID7_MSTID_0_MSTID_0                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID7_MSTID_1_MSTID_1                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID7_MSTID_2_MSTID_2                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID7_MSTID_3_MSTID_3                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID7_MSTID_4_MSTID_4                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID7_MSTID_5_MSTID_5                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID7_MSTID_6_MSTID_6                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID7_MSTID_7_MSTID_7                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID8_FIRST_ADDR_0_FIRST_ADDR_0                                                         0xffffffff
#define MASK_SLV_FW_AP1_ID8_FIRST_ADDR_1_FIRST_ADDR_1                                                         0x3
#define MASK_SLV_FW_AP1_ID8_LAST_ADDR_0_LAST_ADDR_0                                                           0xffffffff
#define MASK_SLV_FW_AP1_ID8_LAST_ADDR_1_LAST_ADDR_1                                                           0x3
#define MASK_SLV_FW_AP1_ID8_MSTID_0_MSTID_0                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID8_MSTID_1_MSTID_1                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID8_MSTID_2_MSTID_2                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID8_MSTID_3_MSTID_3                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID8_MSTID_4_MSTID_4                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID8_MSTID_5_MSTID_5                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID8_MSTID_6_MSTID_6                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID8_MSTID_7_MSTID_7                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID9_FIRST_ADDR_0_FIRST_ADDR_0                                                         0xffffffff
#define MASK_SLV_FW_AP1_ID9_FIRST_ADDR_1_FIRST_ADDR_1                                                         0x3
#define MASK_SLV_FW_AP1_ID9_LAST_ADDR_0_LAST_ADDR_0                                                           0xffffffff
#define MASK_SLV_FW_AP1_ID9_LAST_ADDR_1_LAST_ADDR_1                                                           0x3
#define MASK_SLV_FW_AP1_ID9_MSTID_0_MSTID_0                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID9_MSTID_1_MSTID_1                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID9_MSTID_2_MSTID_2                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID9_MSTID_3_MSTID_3                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID9_MSTID_4_MSTID_4                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID9_MSTID_5_MSTID_5                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID9_MSTID_6_MSTID_6                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID9_MSTID_7_MSTID_7                                                                   0xffffffff
#define MASK_SLV_FW_AP1_ID10_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_AP1_ID10_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_AP1_ID10_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_AP1_ID10_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_AP1_ID10_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID10_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID10_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID10_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID10_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID10_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID10_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID10_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID11_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_AP1_ID11_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_AP1_ID11_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_AP1_ID11_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_AP1_ID11_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID11_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID11_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID11_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID11_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID11_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID11_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID11_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID12_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_AP1_ID12_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_AP1_ID12_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_AP1_ID12_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_AP1_ID12_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID12_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID12_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID12_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID12_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID12_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID12_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID12_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID13_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_AP1_ID13_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_AP1_ID13_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_AP1_ID13_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_AP1_ID13_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID13_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID13_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID13_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID13_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID13_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID13_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID13_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID14_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_AP1_ID14_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_AP1_ID14_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_AP1_ID14_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_AP1_ID14_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID14_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID14_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID14_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID14_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID14_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID14_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID14_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID15_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_AP1_ID15_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_AP1_ID15_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_AP1_ID15_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_AP1_ID15_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID15_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID15_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID15_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID15_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID15_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID15_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_AP1_ID15_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_PORT0_DEFAULT_ADDRESS_0_PORT0_DEFAULT_ADDRESS_0                                      0xffffffff
#define MASK_SLV_FW_IPA0_PORT0_DEFAULT_ADDRESS_1_PORT0_DEFAULT_ADDRESS_1                                      0x3
#define MASK_SLV_FW_IPA0_PORT1_DEFAULT_ADDRESS_0_PORT1_DEFAULT_ADDRESS_0                                      0xffffffff
#define MASK_SLV_FW_IPA0_PORT1_DEFAULT_ADDRESS_1_PORT1_DEFAULT_ADDRESS_1                                      0x3
#define MASK_SLV_FW_IPA0_PORT2_DEFAULT_ADDRESS_0_PORT2_DEFAULT_ADDRESS_0                                      0xffffffff
#define MASK_SLV_FW_IPA0_PORT2_DEFAULT_ADDRESS_1_PORT2_DEFAULT_ADDRESS_1                                      0x3
#define MASK_SLV_FW_IPA0_PORT3_DEFAULT_ADDRESS_0_PORT3_DEFAULT_ADDRESS_0                                      0xffffffff
#define MASK_SLV_FW_IPA0_PORT3_DEFAULT_ADDRESS_1_PORT3_DEFAULT_ADDRESS_1                                      0x3
#define MASK_SLV_FW_IPA0_PORT4_DEFAULT_ADDRESS_0_PORT4_DEFAULT_ADDRESS_0                                      0xffffffff
#define MASK_SLV_FW_IPA0_PORT4_DEFAULT_ADDRESS_1_PORT4_DEFAULT_ADDRESS_1                                      0x3
#define MASK_SLV_FW_IPA0_PORT5_DEFAULT_ADDRESS_0_PORT5_DEFAULT_ADDRESS_0                                      0xffffffff
#define MASK_SLV_FW_IPA0_PORT5_DEFAULT_ADDRESS_1_PORT5_DEFAULT_ADDRESS_1                                      0x3
#define MASK_SLV_FW_IPA0_PORT6_DEFAULT_ADDRESS_0_PORT6_DEFAULT_ADDRESS_0                                      0xffffffff
#define MASK_SLV_FW_IPA0_PORT6_DEFAULT_ADDRESS_1_PORT6_DEFAULT_ADDRESS_1                                      0x3
#define MASK_SLV_FW_IPA0_PORT7_DEFAULT_ADDRESS_0_PORT7_DEFAULT_ADDRESS_0                                      0xffffffff
#define MASK_SLV_FW_IPA0_PORT7_DEFAULT_ADDRESS_1_PORT7_DEFAULT_ADDRESS_1                                      0x3
#define MASK_SLV_FW_IPA0_PORT_INT_EN_PORT_7_R_EN                                                              0x8000
#define MASK_SLV_FW_IPA0_PORT_INT_EN_PORT_7_W_EN                                                              0x4000
#define MASK_SLV_FW_IPA0_PORT_INT_EN_PORT_6_R_EN                                                              0x2000
#define MASK_SLV_FW_IPA0_PORT_INT_EN_PORT_6_W_EN                                                              0x1000
#define MASK_SLV_FW_IPA0_PORT_INT_EN_PORT_5_R_EN                                                              0x800
#define MASK_SLV_FW_IPA0_PORT_INT_EN_PORT_5_W_EN                                                              0x400
#define MASK_SLV_FW_IPA0_PORT_INT_EN_PORT_4_R_EN                                                              0x200
#define MASK_SLV_FW_IPA0_PORT_INT_EN_PORT_4_W_EN                                                              0x100
#define MASK_SLV_FW_IPA0_PORT_INT_EN_PORT_3_R_EN                                                              0x80
#define MASK_SLV_FW_IPA0_PORT_INT_EN_PORT_3_W_EN                                                              0x40
#define MASK_SLV_FW_IPA0_PORT_INT_EN_PORT_2_R_EN                                                              0x20
#define MASK_SLV_FW_IPA0_PORT_INT_EN_PORT_2_W_EN                                                              0x10
#define MASK_SLV_FW_IPA0_PORT_INT_EN_PORT_1_R_EN                                                              0x8
#define MASK_SLV_FW_IPA0_PORT_INT_EN_PORT_1_W_EN                                                              0x4
#define MASK_SLV_FW_IPA0_PORT_INT_EN_PORT_0_R_EN                                                              0x2
#define MASK_SLV_FW_IPA0_PORT_INT_EN_PORT_0_W_EN                                                              0x1
#define MASK_SLV_FW_IPA0_PORT_INT_CLR_PORT_7_R_CLR                                                            0x8000
#define MASK_SLV_FW_IPA0_PORT_INT_CLR_PORT_7_W_CLR                                                            0x4000
#define MASK_SLV_FW_IPA0_PORT_INT_CLR_PORT_6_R_CLR                                                            0x2000
#define MASK_SLV_FW_IPA0_PORT_INT_CLR_PORT_6_W_CLR                                                            0x1000
#define MASK_SLV_FW_IPA0_PORT_INT_CLR_PORT_5_R_CLR                                                            0x800
#define MASK_SLV_FW_IPA0_PORT_INT_CLR_PORT_5_W_CLR                                                            0x400
#define MASK_SLV_FW_IPA0_PORT_INT_CLR_PORT_4_R_CLR                                                            0x200
#define MASK_SLV_FW_IPA0_PORT_INT_CLR_PORT_4_W_CLR                                                            0x100
#define MASK_SLV_FW_IPA0_PORT_INT_CLR_PORT_3_R_CLR                                                            0x80
#define MASK_SLV_FW_IPA0_PORT_INT_CLR_PORT_3_W_CLR                                                            0x40
#define MASK_SLV_FW_IPA0_PORT_INT_CLR_PORT_2_R_CLR                                                            0x20
#define MASK_SLV_FW_IPA0_PORT_INT_CLR_PORT_2_W_CLR                                                            0x10
#define MASK_SLV_FW_IPA0_PORT_INT_CLR_PORT_1_R_CLR                                                            0x8
#define MASK_SLV_FW_IPA0_PORT_INT_CLR_PORT_1_W_CLR                                                            0x4
#define MASK_SLV_FW_IPA0_PORT_INT_CLR_PORT_0_R_CLR                                                            0x2
#define MASK_SLV_FW_IPA0_PORT_INT_CLR_PORT_0_W_CLR                                                            0x1
#define MASK_SLV_FW_IPA0_PORT_INT_RAW_PORT_7_R_RAW                                                            0x8000
#define MASK_SLV_FW_IPA0_PORT_INT_RAW_PORT_7_W_RAW                                                            0x4000
#define MASK_SLV_FW_IPA0_PORT_INT_RAW_PORT_6_R_RAW                                                            0x2000
#define MASK_SLV_FW_IPA0_PORT_INT_RAW_PORT_6_W_RAW                                                            0x1000
#define MASK_SLV_FW_IPA0_PORT_INT_RAW_PORT_5_R_RAW                                                            0x800
#define MASK_SLV_FW_IPA0_PORT_INT_RAW_PORT_5_W_RAW                                                            0x400
#define MASK_SLV_FW_IPA0_PORT_INT_RAW_PORT_4_R_RAW                                                            0x200
#define MASK_SLV_FW_IPA0_PORT_INT_RAW_PORT_4_W_RAW                                                            0x100
#define MASK_SLV_FW_IPA0_PORT_INT_RAW_PORT_3_R_RAW                                                            0x80
#define MASK_SLV_FW_IPA0_PORT_INT_RAW_PORT_3_W_RAW                                                            0x40
#define MASK_SLV_FW_IPA0_PORT_INT_RAW_PORT_2_R_RAW                                                            0x20
#define MASK_SLV_FW_IPA0_PORT_INT_RAW_PORT_2_W_RAW                                                            0x10
#define MASK_SLV_FW_IPA0_PORT_INT_RAW_PORT_1_R_RAW                                                            0x8
#define MASK_SLV_FW_IPA0_PORT_INT_RAW_PORT_1_W_RAW                                                            0x4
#define MASK_SLV_FW_IPA0_PORT_INT_RAW_PORT_0_R_RAW                                                            0x2
#define MASK_SLV_FW_IPA0_PORT_INT_RAW_PORT_0_W_RAW                                                            0x1
#define MASK_SLV_FW_IPA0_PORT_INT_FIN_PORT_7_R_FIN                                                            0x8000
#define MASK_SLV_FW_IPA0_PORT_INT_FIN_PORT_7_W_FIN                                                            0x4000
#define MASK_SLV_FW_IPA0_PORT_INT_FIN_PORT_6_R_FIN                                                            0x2000
#define MASK_SLV_FW_IPA0_PORT_INT_FIN_PORT_6_W_FIN                                                            0x1000
#define MASK_SLV_FW_IPA0_PORT_INT_FIN_PORT_5_R_FIN                                                            0x800
#define MASK_SLV_FW_IPA0_PORT_INT_FIN_PORT_5_W_FIN                                                            0x400
#define MASK_SLV_FW_IPA0_PORT_INT_FIN_PORT_4_R_FIN                                                            0x200
#define MASK_SLV_FW_IPA0_PORT_INT_FIN_PORT_4_W_FIN                                                            0x100
#define MASK_SLV_FW_IPA0_PORT_INT_FIN_PORT_3_R_FIN                                                            0x80
#define MASK_SLV_FW_IPA0_PORT_INT_FIN_PORT_3_W_FIN                                                            0x40
#define MASK_SLV_FW_IPA0_PORT_INT_FIN_PORT_2_R_FIN                                                            0x20
#define MASK_SLV_FW_IPA0_PORT_INT_FIN_PORT_2_W_FIN                                                            0x10
#define MASK_SLV_FW_IPA0_PORT_INT_FIN_PORT_1_R_FIN                                                            0x8
#define MASK_SLV_FW_IPA0_PORT_INT_FIN_PORT_1_W_FIN                                                            0x4
#define MASK_SLV_FW_IPA0_PORT_INT_FIN_PORT_0_R_FIN                                                            0x2
#define MASK_SLV_FW_IPA0_PORT_INT_FIN_PORT_0_W_FIN                                                            0x1
#define MASK_SLV_FW_IPA0_RD_SEC_0_PCIE3_REG_RD_SEC                                                            0xc0000000
#define MASK_SLV_FW_IPA0_RD_SEC_0_BUSMON_PERF_PAM_U3_RD_SEC                                                   0x30000000
#define MASK_SLV_FW_IPA0_RD_SEC_0_BUSMON_PERF_PAM_IPA_RD_SEC                                                  0xc000000
#define MASK_SLV_FW_IPA0_RD_SEC_0_BUSMON_PERF_IPA_TOP_RD_SEC                                                  0x3000000
#define MASK_SLV_FW_IPA0_RD_SEC_0_IPA_INTC_RD_SEC                                                             0xc00000
#define MASK_SLV_FW_IPA0_RD_SEC_0_IPA_UART_RD_SEC                                                             0x300000
#define MASK_SLV_FW_IPA0_RD_SEC_0_IPA_TIMER_RD_SEC                                                            0xc0000
#define MASK_SLV_FW_IPA0_RD_SEC_0_IPA_WDG_RD_SEC                                                              0x30000
#define MASK_SLV_FW_IPA0_RD_SEC_0_USB3_AHB_REG_RD_SEC                                                         0xc000
#define MASK_SLV_FW_IPA0_RD_SEC_0_IPA_CM4_CACHE_REG_RD_SEC                                                    0x3000
#define MASK_SLV_FW_IPA0_RD_SEC_0_IPA_AHB_REG_RD_SEC                                                          0xc00
#define MASK_SLV_FW_IPA0_RD_SEC_0_IPA_CLK_REG_RD_SEC                                                          0x300
#define MASK_SLV_FW_IPA0_RD_SEC_0_PAM_U3_APB_RD_SEC                                                           0xc0
#define MASK_SLV_FW_IPA0_RD_SEC_0_PAM_IPA_APB_RD_SEC                                                          0x30
#define MASK_SLV_FW_IPA0_RD_SEC_0_IPA_S0_APB_RD_SEC                                                           0xc
#define MASK_SLV_FW_IPA0_RD_SEC_0_PAM_WIFI_APB_RD_SEC                                                         0x3
#define MASK_SLV_FW_IPA0_RD_SEC_1_IRAM_64K_RD_SEC                                                             0x300
#define MASK_SLV_FW_IPA0_RD_SEC_1_IRAM_RD_SEC                                                                 0xc0
#define MASK_SLV_FW_IPA0_RD_SEC_1_PCIE2_SLV_RD_SEC                                                            0x30
#define MASK_SLV_FW_IPA0_RD_SEC_1_PCIE3_SLV_RD_SEC                                                            0xc
#define MASK_SLV_FW_IPA0_RD_SEC_1_PCIE2_REG_RD_SEC                                                            0x3
#define MASK_SLV_FW_IPA0_WR_SEC_0_PCIE3_REG_WR_SEC                                                            0xc0000000
#define MASK_SLV_FW_IPA0_WR_SEC_0_BUSMON_PERF_PAM_U3_WR_SEC                                                   0x30000000
#define MASK_SLV_FW_IPA0_WR_SEC_0_BUSMON_PERF_PAM_IPA_WR_SEC                                                  0xc000000
#define MASK_SLV_FW_IPA0_WR_SEC_0_BUSMON_PERF_IPA_TOP_WR_SEC                                                  0x3000000
#define MASK_SLV_FW_IPA0_WR_SEC_0_IPA_INTC_WR_SEC                                                             0xc00000
#define MASK_SLV_FW_IPA0_WR_SEC_0_IPA_UART_WR_SEC                                                             0x300000
#define MASK_SLV_FW_IPA0_WR_SEC_0_IPA_TIMER_WR_SEC                                                            0xc0000
#define MASK_SLV_FW_IPA0_WR_SEC_0_IPA_WDG_WR_SEC                                                              0x30000
#define MASK_SLV_FW_IPA0_WR_SEC_0_USB3_AHB_REG_WR_SEC                                                         0xc000
#define MASK_SLV_FW_IPA0_WR_SEC_0_IPA_CM4_CACHE_REG_WR_SEC                                                    0x3000
#define MASK_SLV_FW_IPA0_WR_SEC_0_IPA_AHB_REG_WR_SEC                                                          0xc00
#define MASK_SLV_FW_IPA0_WR_SEC_0_IPA_CLK_REG_WR_SEC                                                          0x300
#define MASK_SLV_FW_IPA0_WR_SEC_0_PAM_U3_APB_WR_SEC                                                           0xc0
#define MASK_SLV_FW_IPA0_WR_SEC_0_PAM_IPA_APB_WR_SEC                                                          0x30
#define MASK_SLV_FW_IPA0_WR_SEC_0_IPA_S0_APB_WR_SEC                                                           0xc
#define MASK_SLV_FW_IPA0_WR_SEC_0_PAM_WIFI_APB_WR_SEC                                                         0x3
#define MASK_SLV_FW_IPA0_WR_SEC_1_IRAM_64K_WR_SEC                                                             0x300
#define MASK_SLV_FW_IPA0_WR_SEC_1_IRAM_WR_SEC                                                                 0xc0
#define MASK_SLV_FW_IPA0_WR_SEC_1_PCIE2_SLV_WR_SEC                                                            0x30
#define MASK_SLV_FW_IPA0_WR_SEC_1_PCIE3_SLV_WR_SEC                                                            0xc
#define MASK_SLV_FW_IPA0_WR_SEC_1_PCIE2_REG_WR_SEC                                                            0x3
#define MASK_SLV_FW_IPA0_ID0_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_IPA0_ID0_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_IPA0_ID0_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_IPA0_ID0_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_IPA0_ID0_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID0_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID0_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID0_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID0_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID0_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID0_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID0_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID1_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_IPA0_ID1_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_IPA0_ID1_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_IPA0_ID1_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_IPA0_ID1_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID1_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID1_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID1_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID1_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID1_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID1_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID1_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID2_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_IPA0_ID2_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_IPA0_ID2_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_IPA0_ID2_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_IPA0_ID2_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID2_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID2_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID2_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID2_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID2_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID2_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID2_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID3_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_IPA0_ID3_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_IPA0_ID3_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_IPA0_ID3_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_IPA0_ID3_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID3_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID3_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID3_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID3_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID3_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID3_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID3_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID4_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_IPA0_ID4_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_IPA0_ID4_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_IPA0_ID4_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_IPA0_ID4_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID4_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID4_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID4_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID4_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID4_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID4_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID4_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID5_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_IPA0_ID5_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_IPA0_ID5_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_IPA0_ID5_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_IPA0_ID5_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID5_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID5_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID5_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID5_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID5_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID5_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID5_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID6_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_IPA0_ID6_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_IPA0_ID6_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_IPA0_ID6_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_IPA0_ID6_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID6_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID6_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID6_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID6_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID6_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID6_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID6_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID7_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_IPA0_ID7_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_IPA0_ID7_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_IPA0_ID7_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_IPA0_ID7_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID7_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID7_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID7_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID7_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID7_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID7_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID7_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID8_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_IPA0_ID8_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_IPA0_ID8_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_IPA0_ID8_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_IPA0_ID8_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID8_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID8_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID8_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID8_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID8_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID8_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID8_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID9_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_IPA0_ID9_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_IPA0_ID9_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_IPA0_ID9_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_IPA0_ID9_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID9_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID9_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID9_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID9_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID9_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID9_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID9_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_IPA0_ID10_FIRST_ADDR_0_FIRST_ADDR_0                                                       0xffffffff
#define MASK_SLV_FW_IPA0_ID10_FIRST_ADDR_1_FIRST_ADDR_1                                                       0x3
#define MASK_SLV_FW_IPA0_ID10_LAST_ADDR_0_LAST_ADDR_0                                                         0xffffffff
#define MASK_SLV_FW_IPA0_ID10_LAST_ADDR_1_LAST_ADDR_1                                                         0x3
#define MASK_SLV_FW_IPA0_ID10_MSTID_0_MSTID_0                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID10_MSTID_1_MSTID_1                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID10_MSTID_2_MSTID_2                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID10_MSTID_3_MSTID_3                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID10_MSTID_4_MSTID_4                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID10_MSTID_5_MSTID_5                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID10_MSTID_6_MSTID_6                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID10_MSTID_7_MSTID_7                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID11_FIRST_ADDR_0_FIRST_ADDR_0                                                       0xffffffff
#define MASK_SLV_FW_IPA0_ID11_FIRST_ADDR_1_FIRST_ADDR_1                                                       0x3
#define MASK_SLV_FW_IPA0_ID11_LAST_ADDR_0_LAST_ADDR_0                                                         0xffffffff
#define MASK_SLV_FW_IPA0_ID11_LAST_ADDR_1_LAST_ADDR_1                                                         0x3
#define MASK_SLV_FW_IPA0_ID11_MSTID_0_MSTID_0                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID11_MSTID_1_MSTID_1                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID11_MSTID_2_MSTID_2                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID11_MSTID_3_MSTID_3                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID11_MSTID_4_MSTID_4                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID11_MSTID_5_MSTID_5                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID11_MSTID_6_MSTID_6                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID11_MSTID_7_MSTID_7                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID12_FIRST_ADDR_0_FIRST_ADDR_0                                                       0xffffffff
#define MASK_SLV_FW_IPA0_ID12_FIRST_ADDR_1_FIRST_ADDR_1                                                       0x3
#define MASK_SLV_FW_IPA0_ID12_LAST_ADDR_0_LAST_ADDR_0                                                         0xffffffff
#define MASK_SLV_FW_IPA0_ID12_LAST_ADDR_1_LAST_ADDR_1                                                         0x3
#define MASK_SLV_FW_IPA0_ID12_MSTID_0_MSTID_0                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID12_MSTID_1_MSTID_1                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID12_MSTID_2_MSTID_2                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID12_MSTID_3_MSTID_3                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID12_MSTID_4_MSTID_4                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID12_MSTID_5_MSTID_5                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID12_MSTID_6_MSTID_6                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID12_MSTID_7_MSTID_7                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID13_FIRST_ADDR_0_FIRST_ADDR_0                                                       0xffffffff
#define MASK_SLV_FW_IPA0_ID13_FIRST_ADDR_1_FIRST_ADDR_1                                                       0x3
#define MASK_SLV_FW_IPA0_ID13_LAST_ADDR_0_LAST_ADDR_0                                                         0xffffffff
#define MASK_SLV_FW_IPA0_ID13_LAST_ADDR_1_LAST_ADDR_1                                                         0x3
#define MASK_SLV_FW_IPA0_ID13_MSTID_0_MSTID_0                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID13_MSTID_1_MSTID_1                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID13_MSTID_2_MSTID_2                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID13_MSTID_3_MSTID_3                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID13_MSTID_4_MSTID_4                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID13_MSTID_5_MSTID_5                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID13_MSTID_6_MSTID_6                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID13_MSTID_7_MSTID_7                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID14_FIRST_ADDR_0_FIRST_ADDR_0                                                       0xffffffff
#define MASK_SLV_FW_IPA0_ID14_FIRST_ADDR_1_FIRST_ADDR_1                                                       0x3
#define MASK_SLV_FW_IPA0_ID14_LAST_ADDR_0_LAST_ADDR_0                                                         0xffffffff
#define MASK_SLV_FW_IPA0_ID14_LAST_ADDR_1_LAST_ADDR_1                                                         0x3
#define MASK_SLV_FW_IPA0_ID14_MSTID_0_MSTID_0                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID14_MSTID_1_MSTID_1                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID14_MSTID_2_MSTID_2                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID14_MSTID_3_MSTID_3                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID14_MSTID_4_MSTID_4                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID14_MSTID_5_MSTID_5                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID14_MSTID_6_MSTID_6                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID14_MSTID_7_MSTID_7                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID15_FIRST_ADDR_0_FIRST_ADDR_0                                                       0xffffffff
#define MASK_SLV_FW_IPA0_ID15_FIRST_ADDR_1_FIRST_ADDR_1                                                       0x3
#define MASK_SLV_FW_IPA0_ID15_LAST_ADDR_0_LAST_ADDR_0                                                         0xffffffff
#define MASK_SLV_FW_IPA0_ID15_LAST_ADDR_1_LAST_ADDR_1                                                         0x3
#define MASK_SLV_FW_IPA0_ID15_MSTID_0_MSTID_0                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID15_MSTID_1_MSTID_1                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID15_MSTID_2_MSTID_2                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID15_MSTID_3_MSTID_3                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID15_MSTID_4_MSTID_4                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID15_MSTID_5_MSTID_5                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID15_MSTID_6_MSTID_6                                                                 0xffffffff
#define MASK_SLV_FW_IPA0_ID15_MSTID_7_MSTID_7                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_PORT0_DEFAULT_ADDRESS_0_PORT0_DEFAULT_ADDRESS_0                                      0xffffffff
#define MASK_SLV_FW_IPA1_PORT0_DEFAULT_ADDRESS_1_PORT0_DEFAULT_ADDRESS_1                                      0x3
#define MASK_SLV_FW_IPA1_PORT1_DEFAULT_ADDRESS_0_PORT1_DEFAULT_ADDRESS_0                                      0xffffffff
#define MASK_SLV_FW_IPA1_PORT1_DEFAULT_ADDRESS_1_PORT1_DEFAULT_ADDRESS_1                                      0x3
#define MASK_SLV_FW_IPA1_PORT2_DEFAULT_ADDRESS_0_PORT2_DEFAULT_ADDRESS_0                                      0xffffffff
#define MASK_SLV_FW_IPA1_PORT2_DEFAULT_ADDRESS_1_PORT2_DEFAULT_ADDRESS_1                                      0x3
#define MASK_SLV_FW_IPA1_PORT_INT_EN_PORT_2_R_EN                                                              0x20
#define MASK_SLV_FW_IPA1_PORT_INT_EN_PORT_2_W_EN                                                              0x10
#define MASK_SLV_FW_IPA1_PORT_INT_EN_PORT_1_R_EN                                                              0x8
#define MASK_SLV_FW_IPA1_PORT_INT_EN_PORT_1_W_EN                                                              0x4
#define MASK_SLV_FW_IPA1_PORT_INT_EN_PORT_0_R_EN                                                              0x2
#define MASK_SLV_FW_IPA1_PORT_INT_EN_PORT_0_W_EN                                                              0x1
#define MASK_SLV_FW_IPA1_PORT_INT_CLR_PORT_2_R_CLR                                                            0x20
#define MASK_SLV_FW_IPA1_PORT_INT_CLR_PORT_2_W_CLR                                                            0x10
#define MASK_SLV_FW_IPA1_PORT_INT_CLR_PORT_1_R_CLR                                                            0x8
#define MASK_SLV_FW_IPA1_PORT_INT_CLR_PORT_1_W_CLR                                                            0x4
#define MASK_SLV_FW_IPA1_PORT_INT_CLR_PORT_0_R_CLR                                                            0x2
#define MASK_SLV_FW_IPA1_PORT_INT_CLR_PORT_0_W_CLR                                                            0x1
#define MASK_SLV_FW_IPA1_PORT_INT_RAW_PORT_2_R_RAW                                                            0x20
#define MASK_SLV_FW_IPA1_PORT_INT_RAW_PORT_2_W_RAW                                                            0x10
#define MASK_SLV_FW_IPA1_PORT_INT_RAW_PORT_1_R_RAW                                                            0x8
#define MASK_SLV_FW_IPA1_PORT_INT_RAW_PORT_1_W_RAW                                                            0x4
#define MASK_SLV_FW_IPA1_PORT_INT_RAW_PORT_0_R_RAW                                                            0x2
#define MASK_SLV_FW_IPA1_PORT_INT_RAW_PORT_0_W_RAW                                                            0x1
#define MASK_SLV_FW_IPA1_PORT_INT_FIN_PORT_2_R_FIN                                                            0x20
#define MASK_SLV_FW_IPA1_PORT_INT_FIN_PORT_2_W_FIN                                                            0x10
#define MASK_SLV_FW_IPA1_PORT_INT_FIN_PORT_1_R_FIN                                                            0x8
#define MASK_SLV_FW_IPA1_PORT_INT_FIN_PORT_1_W_FIN                                                            0x4
#define MASK_SLV_FW_IPA1_PORT_INT_FIN_PORT_0_R_FIN                                                            0x2
#define MASK_SLV_FW_IPA1_PORT_INT_FIN_PORT_0_W_FIN                                                            0x1
#define MASK_SLV_FW_IPA1_RD_SEC_0_PCIE3_REG_RD_SEC                                                            0xc0000000
#define MASK_SLV_FW_IPA1_RD_SEC_0_BUSMON_PERF_PAM_U3_RD_SEC                                                   0x30000000
#define MASK_SLV_FW_IPA1_RD_SEC_0_BUSMON_PERF_PAM_IPA_RD_SEC                                                  0xc000000
#define MASK_SLV_FW_IPA1_RD_SEC_0_BUSMON_PERF_IPA_TOP_RD_SEC                                                  0x3000000
#define MASK_SLV_FW_IPA1_RD_SEC_0_IPA_INTC_RD_SEC                                                             0xc00000
#define MASK_SLV_FW_IPA1_RD_SEC_0_IPA_UART_RD_SEC                                                             0x300000
#define MASK_SLV_FW_IPA1_RD_SEC_0_IPA_TIMER_RD_SEC                                                            0xc0000
#define MASK_SLV_FW_IPA1_RD_SEC_0_IPA_WDG_RD_SEC                                                              0x30000
#define MASK_SLV_FW_IPA1_RD_SEC_0_USB3_AHB_REG_RD_SEC                                                         0xc000
#define MASK_SLV_FW_IPA1_RD_SEC_0_IPA_CM4_CACHE_REG_RD_SEC                                                    0x3000
#define MASK_SLV_FW_IPA1_RD_SEC_0_IPA_AHB_REG_RD_SEC                                                          0xc00
#define MASK_SLV_FW_IPA1_RD_SEC_0_IPA_CLK_REG_RD_SEC                                                          0x300
#define MASK_SLV_FW_IPA1_RD_SEC_0_PAM_U3_APB_RD_SEC                                                           0xc0
#define MASK_SLV_FW_IPA1_RD_SEC_0_PAM_IPA_APB_RD_SEC                                                          0x30
#define MASK_SLV_FW_IPA1_RD_SEC_0_IPA_S0_APB_RD_SEC                                                           0xc
#define MASK_SLV_FW_IPA1_RD_SEC_0_PAM_WIFI_APB_RD_SEC                                                         0x3
#define MASK_SLV_FW_IPA1_RD_SEC_1_IRAM_64K_RD_SEC                                                             0x300
#define MASK_SLV_FW_IPA1_RD_SEC_1_IRAM_RD_SEC                                                                 0xc0
#define MASK_SLV_FW_IPA1_RD_SEC_1_PCIE2_SLV_RD_SEC                                                            0x30
#define MASK_SLV_FW_IPA1_RD_SEC_1_PCIE3_SLV_RD_SEC                                                            0xc
#define MASK_SLV_FW_IPA1_RD_SEC_1_PCIE2_REG_RD_SEC                                                            0x3
#define MASK_SLV_FW_IPA1_WR_SEC_0_PCIE3_REG_WR_SEC                                                            0xc0000000
#define MASK_SLV_FW_IPA1_WR_SEC_0_BUSMON_PERF_PAM_U3_WR_SEC                                                   0x30000000
#define MASK_SLV_FW_IPA1_WR_SEC_0_BUSMON_PERF_PAM_IPA_WR_SEC                                                  0xc000000
#define MASK_SLV_FW_IPA1_WR_SEC_0_BUSMON_PERF_IPA_TOP_WR_SEC                                                  0x3000000
#define MASK_SLV_FW_IPA1_WR_SEC_0_IPA_INTC_WR_SEC                                                             0xc00000
#define MASK_SLV_FW_IPA1_WR_SEC_0_IPA_UART_WR_SEC                                                             0x300000
#define MASK_SLV_FW_IPA1_WR_SEC_0_IPA_TIMER_WR_SEC                                                            0xc0000
#define MASK_SLV_FW_IPA1_WR_SEC_0_IPA_WDG_WR_SEC                                                              0x30000
#define MASK_SLV_FW_IPA1_WR_SEC_0_USB3_AHB_REG_WR_SEC                                                         0xc000
#define MASK_SLV_FW_IPA1_WR_SEC_0_IPA_CM4_CACHE_REG_WR_SEC                                                    0x3000
#define MASK_SLV_FW_IPA1_WR_SEC_0_IPA_AHB_REG_WR_SEC                                                          0xc00
#define MASK_SLV_FW_IPA1_WR_SEC_0_IPA_CLK_REG_WR_SEC                                                          0x300
#define MASK_SLV_FW_IPA1_WR_SEC_0_PAM_U3_APB_WR_SEC                                                           0xc0
#define MASK_SLV_FW_IPA1_WR_SEC_0_PAM_IPA_APB_WR_SEC                                                          0x30
#define MASK_SLV_FW_IPA1_WR_SEC_0_IPA_S0_APB_WR_SEC                                                           0xc
#define MASK_SLV_FW_IPA1_WR_SEC_0_PAM_WIFI_APB_WR_SEC                                                         0x3
#define MASK_SLV_FW_IPA1_WR_SEC_1_IRAM_64K_WR_SEC                                                             0x300
#define MASK_SLV_FW_IPA1_WR_SEC_1_IRAM_WR_SEC                                                                 0xc0
#define MASK_SLV_FW_IPA1_WR_SEC_1_PCIE2_SLV_WR_SEC                                                            0x30
#define MASK_SLV_FW_IPA1_WR_SEC_1_PCIE3_SLV_WR_SEC                                                            0xc
#define MASK_SLV_FW_IPA1_WR_SEC_1_PCIE2_REG_WR_SEC                                                            0x3
#define MASK_SLV_FW_IPA1_ID0_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_IPA1_ID0_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_IPA1_ID0_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_IPA1_ID0_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_IPA1_ID0_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID0_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID0_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID0_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID0_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID0_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID0_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID0_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID1_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_IPA1_ID1_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_IPA1_ID1_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_IPA1_ID1_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_IPA1_ID1_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID1_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID1_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID1_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID1_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID1_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID1_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID1_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID2_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_IPA1_ID2_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_IPA1_ID2_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_IPA1_ID2_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_IPA1_ID2_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID2_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID2_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID2_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID2_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID2_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID2_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID2_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID3_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_IPA1_ID3_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_IPA1_ID3_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_IPA1_ID3_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_IPA1_ID3_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID3_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID3_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID3_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID3_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID3_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID3_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID3_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID4_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_IPA1_ID4_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_IPA1_ID4_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_IPA1_ID4_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_IPA1_ID4_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID4_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID4_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID4_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID4_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID4_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID4_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID4_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID5_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_IPA1_ID5_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_IPA1_ID5_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_IPA1_ID5_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_IPA1_ID5_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID5_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID5_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID5_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID5_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID5_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID5_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID5_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID6_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_IPA1_ID6_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_IPA1_ID6_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_IPA1_ID6_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_IPA1_ID6_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID6_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID6_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID6_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID6_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID6_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID6_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID6_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID7_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_IPA1_ID7_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_IPA1_ID7_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_IPA1_ID7_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_IPA1_ID7_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID7_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID7_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID7_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID7_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID7_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID7_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID7_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID8_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_IPA1_ID8_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_IPA1_ID8_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_IPA1_ID8_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_IPA1_ID8_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID8_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID8_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID8_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID8_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID8_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID8_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID8_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID9_FIRST_ADDR_0_FIRST_ADDR_0                                                        0xffffffff
#define MASK_SLV_FW_IPA1_ID9_FIRST_ADDR_1_FIRST_ADDR_1                                                        0x3
#define MASK_SLV_FW_IPA1_ID9_LAST_ADDR_0_LAST_ADDR_0                                                          0xffffffff
#define MASK_SLV_FW_IPA1_ID9_LAST_ADDR_1_LAST_ADDR_1                                                          0x3
#define MASK_SLV_FW_IPA1_ID9_MSTID_0_MSTID_0                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID9_MSTID_1_MSTID_1                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID9_MSTID_2_MSTID_2                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID9_MSTID_3_MSTID_3                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID9_MSTID_4_MSTID_4                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID9_MSTID_5_MSTID_5                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID9_MSTID_6_MSTID_6                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID9_MSTID_7_MSTID_7                                                                  0xffffffff
#define MASK_SLV_FW_IPA1_ID10_FIRST_ADDR_0_FIRST_ADDR_0                                                       0xffffffff
#define MASK_SLV_FW_IPA1_ID10_FIRST_ADDR_1_FIRST_ADDR_1                                                       0x3
#define MASK_SLV_FW_IPA1_ID10_LAST_ADDR_0_LAST_ADDR_0                                                         0xffffffff
#define MASK_SLV_FW_IPA1_ID10_LAST_ADDR_1_LAST_ADDR_1                                                         0x3
#define MASK_SLV_FW_IPA1_ID10_MSTID_0_MSTID_0                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID10_MSTID_1_MSTID_1                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID10_MSTID_2_MSTID_2                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID10_MSTID_3_MSTID_3                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID10_MSTID_4_MSTID_4                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID10_MSTID_5_MSTID_5                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID10_MSTID_6_MSTID_6                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID10_MSTID_7_MSTID_7                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID11_FIRST_ADDR_0_FIRST_ADDR_0                                                       0xffffffff
#define MASK_SLV_FW_IPA1_ID11_FIRST_ADDR_1_FIRST_ADDR_1                                                       0x3
#define MASK_SLV_FW_IPA1_ID11_LAST_ADDR_0_LAST_ADDR_0                                                         0xffffffff
#define MASK_SLV_FW_IPA1_ID11_LAST_ADDR_1_LAST_ADDR_1                                                         0x3
#define MASK_SLV_FW_IPA1_ID11_MSTID_0_MSTID_0                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID11_MSTID_1_MSTID_1                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID11_MSTID_2_MSTID_2                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID11_MSTID_3_MSTID_3                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID11_MSTID_4_MSTID_4                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID11_MSTID_5_MSTID_5                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID11_MSTID_6_MSTID_6                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID11_MSTID_7_MSTID_7                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID12_FIRST_ADDR_0_FIRST_ADDR_0                                                       0xffffffff
#define MASK_SLV_FW_IPA1_ID12_FIRST_ADDR_1_FIRST_ADDR_1                                                       0x3
#define MASK_SLV_FW_IPA1_ID12_LAST_ADDR_0_LAST_ADDR_0                                                         0xffffffff
#define MASK_SLV_FW_IPA1_ID12_LAST_ADDR_1_LAST_ADDR_1                                                         0x3
#define MASK_SLV_FW_IPA1_ID12_MSTID_0_MSTID_0                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID12_MSTID_1_MSTID_1                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID12_MSTID_2_MSTID_2                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID12_MSTID_3_MSTID_3                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID12_MSTID_4_MSTID_4                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID12_MSTID_5_MSTID_5                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID12_MSTID_6_MSTID_6                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID12_MSTID_7_MSTID_7                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID13_FIRST_ADDR_0_FIRST_ADDR_0                                                       0xffffffff
#define MASK_SLV_FW_IPA1_ID13_FIRST_ADDR_1_FIRST_ADDR_1                                                       0x3
#define MASK_SLV_FW_IPA1_ID13_LAST_ADDR_0_LAST_ADDR_0                                                         0xffffffff
#define MASK_SLV_FW_IPA1_ID13_LAST_ADDR_1_LAST_ADDR_1                                                         0x3
#define MASK_SLV_FW_IPA1_ID13_MSTID_0_MSTID_0                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID13_MSTID_1_MSTID_1                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID13_MSTID_2_MSTID_2                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID13_MSTID_3_MSTID_3                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID13_MSTID_4_MSTID_4                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID13_MSTID_5_MSTID_5                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID13_MSTID_6_MSTID_6                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID13_MSTID_7_MSTID_7                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID14_FIRST_ADDR_0_FIRST_ADDR_0                                                       0xffffffff
#define MASK_SLV_FW_IPA1_ID14_FIRST_ADDR_1_FIRST_ADDR_1                                                       0x3
#define MASK_SLV_FW_IPA1_ID14_LAST_ADDR_0_LAST_ADDR_0                                                         0xffffffff
#define MASK_SLV_FW_IPA1_ID14_LAST_ADDR_1_LAST_ADDR_1                                                         0x3
#define MASK_SLV_FW_IPA1_ID14_MSTID_0_MSTID_0                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID14_MSTID_1_MSTID_1                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID14_MSTID_2_MSTID_2                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID14_MSTID_3_MSTID_3                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID14_MSTID_4_MSTID_4                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID14_MSTID_5_MSTID_5                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID14_MSTID_6_MSTID_6                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID14_MSTID_7_MSTID_7                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID15_FIRST_ADDR_0_FIRST_ADDR_0                                                       0xffffffff
#define MASK_SLV_FW_IPA1_ID15_FIRST_ADDR_1_FIRST_ADDR_1                                                       0x3
#define MASK_SLV_FW_IPA1_ID15_LAST_ADDR_0_LAST_ADDR_0                                                         0xffffffff
#define MASK_SLV_FW_IPA1_ID15_LAST_ADDR_1_LAST_ADDR_1                                                         0x3
#define MASK_SLV_FW_IPA1_ID15_MSTID_0_MSTID_0                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID15_MSTID_1_MSTID_1                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID15_MSTID_2_MSTID_2                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID15_MSTID_3_MSTID_3                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID15_MSTID_4_MSTID_4                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID15_MSTID_5_MSTID_5                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID15_MSTID_6_MSTID_6                                                                 0xffffffff
#define MASK_SLV_FW_IPA1_ID15_MSTID_7_MSTID_7                                                                 0xffffffff
#define MASK_SP_AHB_EIC_GPIO_EB                                                                               0x20000
#define MASK_SP_AHB_EIC_GPIO_RTC_EB                                                                           0x10000
#define MASK_SP_AHB_EIC_GPIO_RTCDV5_EB                                                                        0x8000
#define MASK_SP_AHB_SPI_EB                                                                                    0x4000
#define MASK_SP_AHB_I3C1_EB                                                                                   0x2000
#define MASK_SP_AHB_I3C0_EB                                                                                   0x1000
#define MASK_SP_AHB_GPIO_EB                                                                                   0x800
#define MASK_SP_AHB_UART1_EB                                                                                  0x400
#define MASK_SP_AHB_UART0_EB                                                                                  0x200
#define MASK_SP_AHB_TMR_EB                                                                                    0x100
#define MASK_SP_AHB_SYST_EB                                                                                   0x80
#define MASK_SP_AHB_EIC_RTCDV5_EB                                                                             0x40
#define MASK_SP_AHB_EIC_EB                                                                                    0x20
#define MASK_SP_AHB_INTC_EB                                                                                   0x10
#define MASK_SP_AHB_EIC_RTC_EB                                                                                0x8
#define MASK_SP_AHB_IMC_EB                                                                                    0x4
#define MASK_SP_AHB_TIC_EB                                                                                    0x2
#define MASK_SP_AHB_EIC_GPIO_SOFT_RST                                                                         0x8000
#define MASK_SP_AHB_SPI_SOFT_RST                                                                              0x4000
#define MASK_SP_AHB_I3C1_SOFT_RST                                                                             0x2000
#define MASK_SP_AHB_I3C0_SOFT_RST                                                                             0x1000
#define MASK_SP_AHB_GPIO_SOFT_RST                                                                             0x800
#define MASK_SP_AHB_UART1_SOFT_RST                                                                            0x400
#define MASK_SP_AHB_UART0_SOFT_RST                                                                            0x200
#define MASK_SP_AHB_TMR_SOFT_RST                                                                              0x100
#define MASK_SP_AHB_SYST_SOFT_RST                                                                             0x80
#define MASK_SP_AHB_WDG_SOFT_RST                                                                              0x40
#define MASK_SP_AHB_EIC_SOFT_RST                                                                              0x20
#define MASK_SP_AHB_INTC_SOFT_RST                                                                             0x10
#define MASK_SP_AHB_IMC_SOFT_RST                                                                              0x4
#define MASK_SP_AHB_TIC_SOFT_RST                                                                              0x2
#define MASK_SP_AHB_ARCH_SOFT_RST                                                                             0x1
#define MASK_SP_AHB_CM4_DMA_SOFT_RST                                                                          0x200
#define MASK_SP_AHB_CM4_DMA_EB                                                                                0x100
#define MASK_SP_AHB_HPROT_CM4_PUB_WR                                                                          0xf0
#define MASK_SP_AHB_HPROT_CM4_PUB_RD                                                                          0xf
#define MASK_SP_AHB_SYS_AUTO_GATE_EN                                                                          0x4
#define MASK_SP_AHB_CORE_AUTO_GATE_EN                                                                         0x1
#define MASK_SP_AHB_SOFT_EXRESPD                                                                              0x200
#define MASK_SP_AHB_SOFT_TSCLK_CHG                                                                            0x80
#define MASK_SP_AHB_SOFT_FIX_MSTTYPE                                                                          0x40
#define MASK_SP_AHB_SOFT_DBG_RESTART                                                                          0x20
#define MASK_SP_AHB_SOFT_EDBGRQ                                                                               0x10
#define MASK_SP_AHB_SOFT_SLEEP_HOLD_REQ_N                                                                     0x8
#define MASK_SP_AHB_SOFT_EXRESPS                                                                              0x4
#define MASK_SP_AHB_SOFT_CGBYPASS                                                                             0x2
#define MASK_SP_AHB_SOFT_RSTBYPASS                                                                            0x1
#define MASK_SP_AHB_SOFT_STCALIB                                                                              0x7fffffe
#define MASK_SP_AHB_SOFT_STCLK                                                                                0x1
#define MASK_SP_AHB_SOFT_AUXFAULT                                                                             0xffffffff
#define MASK_SP_AHB_WICENACK_STAT                                                                             0x80000000
#define MASK_SP_AHB_GATEHCLK_STAT                                                                             0x40000000
#define MASK_SP_AHB_WAKEUP_STAT                                                                               0x20000000
#define MASK_SP_AHB_SLEEPHOLDACKN_STAT                                                                        0x10000000
#define MASK_SP_AHB_SLEEPINGDEEP_STAT                                                                         0x8000000
#define MASK_SP_AHB_SLEEPING_STAT                                                                             0x4000000
#define MASK_SP_AHB_DBGRESTARTED_STAT                                                                         0x1000000
#define MASK_SP_AHB_HALTED_STAT                                                                               0x800000
#define MASK_SP_AHB_BRCHSTAT_STAT                                                                             0x780000
#define MASK_SP_AHB_EXREQS_STAT                                                                               0x40000
#define MASK_SP_AHB_MEMATTRS_STAT                                                                             0x30000
#define MASK_SP_AHB_HMASTLOCKS_STAT                                                                           0x8000
#define MASK_SP_AHB_HMASTERS_STAT                                                                             0x6000
#define MASK_SP_AHB_HWRITED_STAT                                                                              0x1000
#define MASK_SP_AHB_EXREQD_STAT                                                                               0x800
#define MASK_SP_AHB_MEMATTRD_STAT                                                                             0x600
#define MASK_SP_AHB_HMASTERD_STAT                                                                             0x180
#define MASK_SP_AHB_MEMATTRI_STAT                                                                             0x60
#define MASK_SP_AHB_SWV_STAT                                                                                  0x10
#define MASK_SP_AHB_CDBGPWRUPREQ_STAT                                                                         0x1
#define MASK_SP_AHB_HWDATAD_STAT                                                                              0xffffffff
#define MASK_SP_AHB_CURRPRI_STAT                                                                              0xff
#define MASK_SP_AHB_WDG_EB                                                                                    0x1
#define MASK_SP_AHB_FPU_DISABLE                                                                               0x1
#define MASK_SP_AHB_PRI_M3TOS0_ADJ_EN                                                                         0x80000000
#define MASK_SP_AHB_PRI_M3TOS0_RND_THR                                                                        0x78000000
#define MASK_SP_AHB_PRI_M3TOS0_RND_EN                                                                         0x4000000
#define MASK_SP_AHB_PRI_M3TOS0_SEL                                                                            0x3000000
#define MASK_SP_AHB_PRI_M2TOS0_ADJ_EN                                                                         0x800000
#define MASK_SP_AHB_PRI_M2TOS0_RND_THR                                                                        0x780000
#define MASK_SP_AHB_PRI_M2TOS0_RND_EN                                                                         0x40000
#define MASK_SP_AHB_PRI_M2TOS0_SEL                                                                            0x30000
#define MASK_SP_AHB_PRI_M1TOS0_ADJ_EN                                                                         0x8000
#define MASK_SP_AHB_PRI_M1TOS0_RND_THR                                                                        0x7800
#define MASK_SP_AHB_PRI_M1TOS0_RND_EN                                                                         0x400
#define MASK_SP_AHB_PRI_M1TOS0_SEL                                                                            0x300
#define MASK_SP_AHB_PRI_M0TOS0_ADJ_EN                                                                         0x80
#define MASK_SP_AHB_PRI_M0TOS0_RND_THR                                                                        0x78
#define MASK_SP_AHB_PRI_M0TOS0_RND_EN                                                                         0x4
#define MASK_SP_AHB_PRI_M0TOS0_SEL                                                                            0x3
#define MASK_SP_AHB_PRI_M2TOS1_ADJ_EN                                                                         0x80000000
#define MASK_SP_AHB_PRI_M2TOS1_RND_THR                                                                        0x78000000
#define MASK_SP_AHB_PRI_M2TOS1_RND_EN                                                                         0x4000000
#define MASK_SP_AHB_PRI_M2TOS1_SEL                                                                            0x3000000
#define MASK_SP_AHB_PRI_M6TOS0_ADJ_EN                                                                         0x800000
#define MASK_SP_AHB_PRI_M6TOS0_RND_THR                                                                        0x780000
#define MASK_SP_AHB_PRI_M6TOS0_RND_EN                                                                         0x40000
#define MASK_SP_AHB_PRI_M6TOS0_SEL                                                                            0x30000
#define MASK_SP_AHB_PRI_M5TOS0_ADJ_EN                                                                         0x8000
#define MASK_SP_AHB_PRI_M5TOS0_RND_THR                                                                        0x7800
#define MASK_SP_AHB_PRI_M5TOS0_RND_EN                                                                         0x400
#define MASK_SP_AHB_PRI_M5TOS0_SEL                                                                            0x300
#define MASK_SP_AHB_PRI_M4TOS0_ADJ_EN                                                                         0x80
#define MASK_SP_AHB_PRI_M4TOS0_RND_THR                                                                        0x78
#define MASK_SP_AHB_PRI_M4TOS0_RND_EN                                                                         0x4
#define MASK_SP_AHB_PRI_M4TOS0_SEL                                                                            0x3
#define MASK_SP_AHB_PRI_M0TOS2_ADJ_EN                                                                         0x80000000
#define MASK_SP_AHB_PRI_M0TOS2_RND_THR                                                                        0x78000000
#define MASK_SP_AHB_PRI_M0TOS2_RND_EN                                                                         0x4000000
#define MASK_SP_AHB_PRI_M0TOS2_SEL                                                                            0x3000000
#define MASK_SP_AHB_PRI_M6TOS1_ADJ_EN                                                                         0x800000
#define MASK_SP_AHB_PRI_M6TOS1_RND_THR                                                                        0x780000
#define MASK_SP_AHB_PRI_M6TOS1_RND_EN                                                                         0x40000
#define MASK_SP_AHB_PRI_M6TOS1_SEL                                                                            0x30000
#define MASK_SP_AHB_PRI_M5TOS1_ADJ_EN                                                                         0x8000
#define MASK_SP_AHB_PRI_M5TOS1_RND_THR                                                                        0x7800
#define MASK_SP_AHB_PRI_M5TOS1_RND_EN                                                                         0x400
#define MASK_SP_AHB_PRI_M5TOS1_SEL                                                                            0x300
#define MASK_SP_AHB_PRI_M4TOS1_ADJ_EN                                                                         0x80
#define MASK_SP_AHB_PRI_M4TOS1_RND_THR                                                                        0x78
#define MASK_SP_AHB_PRI_M4TOS1_RND_EN                                                                         0x4
#define MASK_SP_AHB_PRI_M4TOS1_SEL                                                                            0x3
#define MASK_SP_AHB_PRI_M4TOS2_ADJ_EN                                                                         0x80000000
#define MASK_SP_AHB_PRI_M4TOS2_RND_THR                                                                        0x78000000
#define MASK_SP_AHB_PRI_M4TOS2_RND_EN                                                                         0x4000000
#define MASK_SP_AHB_PRI_M4TOS2_SEL                                                                            0x3000000
#define MASK_SP_AHB_PRI_M3TOS2_ADJ_EN                                                                         0x800000
#define MASK_SP_AHB_PRI_M3TOS2_RND_THR                                                                        0x780000
#define MASK_SP_AHB_PRI_M3TOS2_RND_EN                                                                         0x40000
#define MASK_SP_AHB_PRI_M3TOS2_SEL                                                                            0x30000
#define MASK_SP_AHB_PRI_M2TOS2_ADJ_EN                                                                         0x8000
#define MASK_SP_AHB_PRI_M2TOS2_RND_THR                                                                        0x7800
#define MASK_SP_AHB_PRI_M2TOS2_RND_EN                                                                         0x400
#define MASK_SP_AHB_PRI_M2TOS2_SEL                                                                            0x300
#define MASK_SP_AHB_PRI_M1TOS2_ADJ_EN                                                                         0x80
#define MASK_SP_AHB_PRI_M1TOS2_RND_THR                                                                        0x78
#define MASK_SP_AHB_PRI_M1TOS2_RND_EN                                                                         0x4
#define MASK_SP_AHB_PRI_M1TOS2_SEL                                                                            0x3
#define MASK_SP_AHB_PRI_M6TOS2_ADJ_EN                                                                         0x8000
#define MASK_SP_AHB_PRI_M6TOS2_RND_THR                                                                        0x7800
#define MASK_SP_AHB_PRI_M6TOS2_RND_EN                                                                         0x400
#define MASK_SP_AHB_PRI_M6TOS2_SEL                                                                            0x300
#define MASK_SP_AHB_PRI_M5TOS2_ADJ_EN                                                                         0x80
#define MASK_SP_AHB_PRI_M5TOS2_RND_THR                                                                        0x78
#define MASK_SP_AHB_PRI_M5TOS2_RND_EN                                                                         0x4
#define MASK_SP_AHB_PRI_M5TOS2_SEL                                                                            0x3
#define MASK_SP_AHB_REG_SP_AON_DDR_EXTEND                                                                     0x3
#define MASK_SP_AHB_RES_REG_H                                                                                 0xff000000
#define MASK_SP_AHB_RES_REG_L                                                                                 0xffffff
#define MASK_TOP_DVFS_APB_DCDC_MM_FIX_VOLTAGE                                                                 0xe
#define MASK_TOP_DVFS_APB_DCDC_MM_FIX_VOLTAGE_EN                                                              0x1
#define MASK_TOP_DVFS_APB_DCDC_MM_DVFS_UP_WINDOW                                                              0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_MM_DVFS_DOWN_WINDOW                                                            0xffff
#define MASK_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_DELAY_BAK                                                        0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_DELAY2                                                           0xffff
#define MASK_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_DELAY1                                                           0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_DELAY0                                                           0xffff
#define MASK_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_DELAY_BAK                                                      0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_DELAY2                                                         0xffff
#define MASK_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_DELAY1                                                         0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_DELAY0                                                         0xffff
#define MASK_TOP_DVFS_APB_DCDC_MM_TUNE_ACK                                                                    0x200000
#define MASK_TOP_DVFS_APB_DCDC_MM_SW_TUNE_EN                                                                  0x100000
#define MASK_TOP_DVFS_APB_DCDC_MM_TUNE_VOLTAGE_SW                                                             0xffff0
#define MASK_TOP_DVFS_APB_DCDC_MM_JUDGE_VOLTAGE_SW                                                            0xe
#define MASK_TOP_DVFS_APB_DCDC_MM_TUNE_REQ_SW                                                                 0x1
#define MASK_TOP_DVFS_APB_REG_AUDCP_SYS_VOLTAGE_MEET_BYP                                                      0x4
#define MASK_TOP_DVFS_APB_REG_GPU_TOP_VOLTAGE_MEET_BYP                                                        0x2
#define MASK_TOP_DVFS_APB_REG_MM_SYS_VOLTAGE_MEET_BYP                                                         0x1
#define MASK_TOP_DVFS_APB_DCDC_MM_JUDGE_VOLTAGE                                                               0x3800000
#define MASK_TOP_DVFS_APB_DCDC_MM_CURRENT_VOLTAGE                                                             0x700000
#define MASK_TOP_DVFS_APB_DCDC_MM_DVFS_CNT                                                                    0xffff0
#define MASK_TOP_DVFS_APB_DCDC_MM_DVFS_STATE                                                                  0xf
#define MASK_TOP_DVFS_APB_DCDC_MODEM_FIX_VOLTAGE                                                              0xe
#define MASK_TOP_DVFS_APB_DCDC_MODEM_FIX_VOLTAGE_EN                                                           0x1
#define MASK_TOP_DVFS_APB_DCDC_MODEM_DVFS_UP_WINDOW                                                           0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_MODEM_DVFS_DOWN_WINDOW                                                         0xffff
#define MASK_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_DELAY_BAK                                                     0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_DELAY2                                                        0xffff
#define MASK_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_DELAY1                                                        0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_DELAY0                                                        0xffff
#define MASK_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_DELAY_BAK                                                   0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_DELAY2                                                      0xffff
#define MASK_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_DELAY1                                                      0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_DELAY0                                                      0xffff
#define MASK_TOP_DVFS_APB_DCDC_MODEM_TUNE_ACK                                                                 0x200000
#define MASK_TOP_DVFS_APB_DCDC_MODEM_SW_TUNE_EN                                                               0x100000
#define MASK_TOP_DVFS_APB_DCDC_MODEM_TUNE_VOLTAGE_SW                                                          0xffff0
#define MASK_TOP_DVFS_APB_DCDC_MODEM_JUDGE_VOLTAGE_SW                                                         0xe
#define MASK_TOP_DVFS_APB_DCDC_MODEM_TUNE_REQ_SW                                                              0x1
#define MASK_TOP_DVFS_APB_REG_AP_SYS_VOLTAGE_MEET_BYP                                                         0x4
#define MASK_TOP_DVFS_APB_REG_PUBCP_SYS_VOLTAGE_MEET_BYP                                                      0x2
#define MASK_TOP_DVFS_APB_REG_WTLCP_SYS_VOLTAGE_MEET_BYP                                                      0x1
#define MASK_TOP_DVFS_APB_DCDC_MODEM_JUDGE_VOLTAGE                                                            0x3800000
#define MASK_TOP_DVFS_APB_DCDC_MODEM_CURRENT_VOLTAGE                                                          0x700000
#define MASK_TOP_DVFS_APB_DCDC_MODEM_DVFS_CNT                                                                 0xffff0
#define MASK_TOP_DVFS_APB_DCDC_MODEM_DVFS_STATE                                                               0xf
#define MASK_TOP_DVFS_APB_DCDC_CPU0_FIX_VOLTAGE                                                               0xe
#define MASK_TOP_DVFS_APB_DCDC_CPU0_FIX_VOLTAGE_EN                                                            0x1
#define MASK_TOP_DVFS_APB_DCDC_CPU0_DVFS_UP_WINDOW                                                            0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_CPU0_DVFS_DOWN_WINDOW                                                          0xffff
#define MASK_TOP_DVFS_APB_DCDC_CPU1_FIX_VOLTAGE                                                               0xe
#define MASK_TOP_DVFS_APB_DCDC_CPU1_FIX_VOLTAGE_EN                                                            0x1
#define MASK_TOP_DVFS_APB_DCDC_CPU1_DVFS_UP_WINDOW                                                            0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_CPU1_DVFS_DOWN_WINDOW                                                          0xffff
#define MASK_TOP_DVFS_APB_DCDC_CPU0_TUNE_ACK_ADI                                                              0x100000
#define MASK_TOP_DVFS_APB_DCDC_CPU0_TUNE_VOLTAGE_SW_ADI                                                       0xffff0
#define MASK_TOP_DVFS_APB_DCDC_CPU0_JUDGE_VOLTAGE_SW_ADI                                                      0xe
#define MASK_TOP_DVFS_APB_DCDC_CPU0_TUNE_REQ_SW_ADI                                                           0x1
#define MASK_TOP_DVFS_APB_DCDC_CPU1_TUNE_ACK_ADI                                                              0x100000
#define MASK_TOP_DVFS_APB_DCDC_CPU1_TUNE_VOLTAGE_SW_ADI                                                       0xffff0
#define MASK_TOP_DVFS_APB_DCDC_CPU1_JUDGE_VOLTAGE_SW_ADI                                                      0xe
#define MASK_TOP_DVFS_APB_DCDC_CPU1_TUNE_REQ_SW_ADI                                                           0x1
#define MASK_TOP_DVFS_APB_DCDC_CPU0_JUDGE_VOLTAGE                                                             0x70000000
#define MASK_TOP_DVFS_APB_DCDC_CPU0_CURRENT_VOLTAGE                                                           0xe000000
#define MASK_TOP_DVFS_APB_DCDC_CPU0_DVFS_CNT                                                                  0x1fffe00
#define MASK_TOP_DVFS_APB_DCDC_CPU0_DVFS_STATE_I2C                                                            0x1f0
#define MASK_TOP_DVFS_APB_DCDC_CPU0_DVFS_STATE_ADI                                                            0xf
#define MASK_TOP_DVFS_APB_DCDC_CPU1_JUDGE_VOLTAGE                                                             0x70000000
#define MASK_TOP_DVFS_APB_DCDC_CPU1_CURRENT_VOLTAGE                                                           0xe000000
#define MASK_TOP_DVFS_APB_DCDC_CPU1_DVFS_CNT                                                                  0x1fffe00
#define MASK_TOP_DVFS_APB_DCDC_CPU1_DVFS_STATE_I2C                                                            0x1f0
#define MASK_TOP_DVFS_APB_DCDC_CPU1_DVFS_STATE_ADI                                                            0xf
#define MASK_TOP_DVFS_APB_DCDC_CPU0_SW_TUNE_EN                                                                0x1
#define MASK_TOP_DVFS_APB_DCDC_CPU1_SW_TUNE_EN                                                                0x1
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_CFG3_ADI                                                       0xfe00000
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_CFG2_ADI                                                       0x1fc000
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_CFG1_ADI                                                       0x3f80
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_CFG0_ADI                                                       0x7f
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_CFG7_ADI                                                       0xfe00000
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_CFG6_ADI                                                       0x1fc000
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_CFG5_ADI                                                       0x3f80
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_CFG4_ADI                                                       0x7f
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_CFG3_ADI                                                     0xfe00000
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_CFG2_ADI                                                     0x1fc000
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_CFG1_ADI                                                     0x3f80
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_CFG0_ADI                                                     0x7f
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_CFG7_ADI                                                     0xfe00000
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_CFG6_ADI                                                     0x1fc000
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_CFG5_ADI                                                     0x3f80
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_CFG4_ADI                                                     0x7f
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_CFG1_I2C                                                       0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_CFG0_I2C                                                       0xffff
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_CFG3_I2C                                                       0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_CFG2_I2C                                                       0xffff
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_CFG5_I2C                                                       0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_CFG4_I2C                                                       0xffff
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_CFG7_I2C                                                       0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_CFG6_I2C                                                       0xffff
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_CFG3_ADI                                                       0xfe00000
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_CFG2_ADI                                                       0x1fc000
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_CFG1_ADI                                                       0x3f80
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_CFG0_ADI                                                       0x7f
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_CFG7_ADI                                                       0xfe00000
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_CFG6_ADI                                                       0x1fc000
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_CFG5_ADI                                                       0x3f80
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_CFG4_ADI                                                       0x7f
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_CFG3_ADI                                                     0xfe00000
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_CFG2_ADI                                                     0x1fc000
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_CFG1_ADI                                                     0x3f80
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_CFG0_ADI                                                     0x7f
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_CFG7_ADI                                                     0xfe00000
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_CFG6_ADI                                                     0x1fc000
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_CFG5_ADI                                                     0x3f80
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_CFG4_ADI                                                     0x7f
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_CFG1_I2C                                                       0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_CFG0_I2C                                                       0xffff
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_CFG3_I2C                                                       0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_CFG2_I2C                                                       0xffff
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_CFG5_I2C                                                       0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_CFG4_I2C                                                       0xffff
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_CFG7_I2C                                                       0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_CFG6_I2C                                                       0xffff
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_DELAY1                                                         0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_DELAY0                                                         0xffff
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_DELAY3                                                         0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_DELAY2                                                         0xffff
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_DELAY5                                                         0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_DELAY4                                                         0xffff
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_DELAY7                                                         0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_DELAY6                                                         0xffff
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_DELAY1                                                       0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_DELAY0                                                       0xffff
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_DELAY3                                                       0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_DELAY2                                                       0xffff
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_DELAY5                                                       0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_DELAY4                                                       0xffff
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_DELAY7                                                       0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_DELAY6                                                       0xffff
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_DELAY1                                                         0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_DELAY0                                                         0xffff
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_DELAY3                                                         0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_DELAY2                                                         0xffff
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_DELAY5                                                         0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_DELAY4                                                         0xffff
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_DELAY7                                                         0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_DELAY6                                                         0xffff
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_DELAY1                                                       0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_DELAY0                                                       0xffff
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_DELAY3                                                       0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_DELAY2                                                       0xffff
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_DELAY5                                                       0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_DELAY4                                                       0xffff
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_DELAY7                                                       0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_DELAY6                                                       0xffff
#define MASK_TOP_DVFS_APB_DCDC_CPU0_TUNE_ACK1_I2C                                                             0x80000
#define MASK_TOP_DVFS_APB_DCDC_CPU0_TUNE_ACK0_I2C                                                             0x40000
#define MASK_TOP_DVFS_APB_DCDC_CPU0_JUDGE_VOLTAGE_SW_I2C                                                      0x38000
#define MASK_TOP_DVFS_APB_DCDC_CPU0_TUNE_REQ1_SW_I2C                                                          0x80
#define MASK_TOP_DVFS_APB_DCDC_CPU0_TUNE_REQ0_SW_I2C                                                          0x1
#define MASK_TOP_DVFS_APB_DCDC_CPU0_TUNE_CFG_SW_I2C                                                           0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_CPU0_TUNE_VOLTAGE_SW_I2C                                                       0xffff
#define MASK_TOP_DVFS_APB_DCDC_CPU1_TUNE_ACK1_I2C                                                             0x80000
#define MASK_TOP_DVFS_APB_DCDC_CPU1_TUNE_ACK0_I2C                                                             0x40000
#define MASK_TOP_DVFS_APB_DCDC_CPU1_JUDGE_VOLTAGE_SW_I2C                                                      0x38000
#define MASK_TOP_DVFS_APB_DCDC_CPU1_TUNE_REQ1_SW_I2C                                                          0x80
#define MASK_TOP_DVFS_APB_DCDC_CPU1_TUNE_REQ0_SW_I2C                                                          0x1
#define MASK_TOP_DVFS_APB_DCDC_CPU1_TUNE_CFG_SW_I2C                                                           0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_CPU1_TUNE_VOLTAGE_SW_I2C                                                       0xffff
#define MASK_TOP_DVFS_APB_REG_APCPU_CPU0_VOLTAGE_MEET_BYP                                                     0x1
#define MASK_TOP_DVFS_APB_REG_APCPU_CPU1_VOLTAGE_MEET_BYP                                                     0x1
#define MASK_TOP_DVFS_APB_DCDC_CPU0_TUNE_CFG_I2C                                                              0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_CPU0_TUNE_VOLTAGE_I2C                                                          0xffff
#define MASK_TOP_DVFS_APB_DCDC_CPU1_TUNE_CFG_I2C                                                              0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_CPU1_TUNE_VOLTAGE_I2C                                                          0xffff
#define MASK_TOP_DVFS_APB_DCDC_AI_FIX_VOLTAGE                                                                 0xe
#define MASK_TOP_DVFS_APB_DCDC_AI_FIX_VOLTAGE_EN                                                              0x1
#define MASK_TOP_DVFS_APB_DCDC_AI_DVFS_UP_WINDOW                                                              0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_AI_DVFS_DOWN_WINDOW                                                            0xffff
#define MASK_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_DELAY_BAK                                                        0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_DELAY2                                                           0xffff
#define MASK_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_DELAY1                                                           0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_DELAY0                                                           0xffff
#define MASK_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_DELAY_BAK                                                      0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_DELAY2                                                         0xffff
#define MASK_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_DELAY1                                                         0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_DELAY0                                                         0xffff
#define MASK_TOP_DVFS_APB_DCDC_AI_TUNE_ACK                                                                    0x200000
#define MASK_TOP_DVFS_APB_DCDC_AI_SW_TUNE_EN                                                                  0x100000
#define MASK_TOP_DVFS_APB_DCDC_AI_TUNE_VOLTAGE_SW                                                             0xffff0
#define MASK_TOP_DVFS_APB_DCDC_AI_JUDGE_VOLTAGE_SW                                                            0xe
#define MASK_TOP_DVFS_APB_DCDC_AI_TUNE_REQ_SW                                                                 0x1
#define MASK_TOP_DVFS_APB_REG_AI_SYS_VOLTAGE_MEET_BYP                                                         0x1
#define MASK_TOP_DVFS_APB_DCDC_AI_JUDGE_VOLTAGE                                                               0x3800000
#define MASK_TOP_DVFS_APB_DCDC_AI_CURRENT_VOLTAGE                                                             0x700000
#define MASK_TOP_DVFS_APB_DCDC_AI_DVFS_CNT                                                                    0xffff0
#define MASK_TOP_DVFS_APB_DCDC_AI_DVFS_STATE                                                                  0xf
#define MASK_TOP_DVFS_APB_DCDC_AI_STEP_TUNE_EN                                                                0x10
#define MASK_TOP_DVFS_APB_DCDC_CPU1_STEP_TUNE_EN                                                              0x8
#define MASK_TOP_DVFS_APB_DCDC_CPU0_STEP_TUNE_EN                                                              0x4
#define MASK_TOP_DVFS_APB_DCDC_MODEM_STEP_TUNE_EN                                                             0x2
#define MASK_TOP_DVFS_APB_DCDC_MM_STEP_TUNE_EN                                                                0x1
#define MASK_TOP_DVFS_APB_TOP_DVFS_AUTO_SEL_RCO_EN                                                            0x4
#define MASK_TOP_DVFS_APB_CGM_TOP_DVFS_FORCE_EN                                                               0x2
#define MASK_TOP_DVFS_APB_CGM_TOP_DVFS_AUTO_GATE_SEL                                                          0x1
#define MASK_TOP_DVFS_APB_DCDC_MM_SW_DVFS_POLL7                                                               0xe00000
#define MASK_TOP_DVFS_APB_DCDC_MM_SW_DVFS_POLL6                                                               0x1c0000
#define MASK_TOP_DVFS_APB_DCDC_MM_SW_DVFS_POLL5                                                               0x38000
#define MASK_TOP_DVFS_APB_DCDC_MM_SW_DVFS_POLL4                                                               0x7000
#define MASK_TOP_DVFS_APB_DCDC_MM_SW_DVFS_POLL3                                                               0xe00
#define MASK_TOP_DVFS_APB_DCDC_MM_SW_DVFS_POLL2                                                               0x1c0
#define MASK_TOP_DVFS_APB_DCDC_MM_SW_DVFS_POLL1                                                               0x38
#define MASK_TOP_DVFS_APB_DCDC_MM_SW_DVFS_POLL0                                                               0x7
#define MASK_TOP_DVFS_APB_DCDC_MODEM_SW_DVFS_POLL7                                                            0xe00000
#define MASK_TOP_DVFS_APB_DCDC_MODEM_SW_DVFS_POLL6                                                            0x1c0000
#define MASK_TOP_DVFS_APB_DCDC_MODEM_SW_DVFS_POLL5                                                            0x38000
#define MASK_TOP_DVFS_APB_DCDC_MODEM_SW_DVFS_POLL4                                                            0x7000
#define MASK_TOP_DVFS_APB_DCDC_MODEM_SW_DVFS_POLL3                                                            0xe00
#define MASK_TOP_DVFS_APB_DCDC_MODEM_SW_DVFS_POLL2                                                            0x1c0
#define MASK_TOP_DVFS_APB_DCDC_MODEM_SW_DVFS_POLL1                                                            0x38
#define MASK_TOP_DVFS_APB_DCDC_MODEM_SW_DVFS_POLL0                                                            0x7
#define MASK_TOP_DVFS_APB_DCDC_CPU0_SW_DVFS_POLL7                                                             0xe00000
#define MASK_TOP_DVFS_APB_DCDC_CPU0_SW_DVFS_POLL6                                                             0x1c0000
#define MASK_TOP_DVFS_APB_DCDC_CPU0_SW_DVFS_POLL5                                                             0x38000
#define MASK_TOP_DVFS_APB_DCDC_CPU0_SW_DVFS_POLL4                                                             0x7000
#define MASK_TOP_DVFS_APB_DCDC_CPU0_SW_DVFS_POLL3                                                             0xe00
#define MASK_TOP_DVFS_APB_DCDC_CPU0_SW_DVFS_POLL2                                                             0x1c0
#define MASK_TOP_DVFS_APB_DCDC_CPU0_SW_DVFS_POLL1                                                             0x38
#define MASK_TOP_DVFS_APB_DCDC_CPU0_SW_DVFS_POLL0                                                             0x7
#define MASK_TOP_DVFS_APB_DCDC_CPU1_SW_DVFS_POLL7                                                             0xe00000
#define MASK_TOP_DVFS_APB_DCDC_CPU1_SW_DVFS_POLL6                                                             0x1c0000
#define MASK_TOP_DVFS_APB_DCDC_CPU1_SW_DVFS_POLL5                                                             0x38000
#define MASK_TOP_DVFS_APB_DCDC_CPU1_SW_DVFS_POLL4                                                             0x7000
#define MASK_TOP_DVFS_APB_DCDC_CPU1_SW_DVFS_POLL3                                                             0xe00
#define MASK_TOP_DVFS_APB_DCDC_CPU1_SW_DVFS_POLL2                                                             0x1c0
#define MASK_TOP_DVFS_APB_DCDC_CPU1_SW_DVFS_POLL1                                                             0x38
#define MASK_TOP_DVFS_APB_DCDC_CPU1_SW_DVFS_POLL0                                                             0x7
#define MASK_TOP_DVFS_APB_DCDC_AI_SW_DVFS_POLL7                                                               0xe00000
#define MASK_TOP_DVFS_APB_DCDC_AI_SW_DVFS_POLL6                                                               0x1c0000
#define MASK_TOP_DVFS_APB_DCDC_AI_SW_DVFS_POLL5                                                               0x38000
#define MASK_TOP_DVFS_APB_DCDC_AI_SW_DVFS_POLL4                                                               0x7000
#define MASK_TOP_DVFS_APB_DCDC_AI_SW_DVFS_POLL3                                                               0xe00
#define MASK_TOP_DVFS_APB_DCDC_AI_SW_DVFS_POLL2                                                               0x1c0
#define MASK_TOP_DVFS_APB_DCDC_AI_SW_DVFS_POLL1                                                               0x38
#define MASK_TOP_DVFS_APB_DCDC_AI_SW_DVFS_POLL0                                                               0x7
#define MASK_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_CFG_BAK                                                          0xfe00000
#define MASK_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_CFG2                                                             0x1fc000
#define MASK_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_CFG1                                                             0x3f80
#define MASK_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_CFG0                                                             0x7f
#define MASK_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_CFG_BAK                                                        0xfe00000
#define MASK_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_CFG2                                                           0x1fc000
#define MASK_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_CFG1                                                           0x3f80
#define MASK_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_CFG0                                                           0x7f
#define MASK_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_CFG_BAK                                                       0xfe00000
#define MASK_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_CFG2                                                          0x1fc000
#define MASK_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_CFG1                                                          0x3f80
#define MASK_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_CFG0                                                          0x7f
#define MASK_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_CFG_BAK                                                     0xfe00000
#define MASK_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_CFG2                                                        0x1fc000
#define MASK_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_CFG1                                                        0x3f80
#define MASK_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_CFG0                                                        0x7f
#define MASK_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_CFG_BAK                                                          0xfe00000
#define MASK_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_CFG2                                                             0x1fc000
#define MASK_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_CFG1                                                             0x3f80
#define MASK_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_CFG0                                                             0x7f
#define MASK_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_CFG_BAK                                                        0xfe00000
#define MASK_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_CFG2                                                           0x1fc000
#define MASK_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_CFG1                                                           0x3f80
#define MASK_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_CFG0                                                           0x7f
#define MASK_TOP_DVFS_APB_DCDC_MM_VOLTAGE_BAK                                                                 0x3fe00
#define MASK_TOP_DVFS_APB_DCDC_MM_VOLTAGE3                                                                    0x1ff
#define MASK_TOP_DVFS_APB_DCDC_MM_VOLTAGE2                                                                    0x7fc0000
#define MASK_TOP_DVFS_APB_DCDC_MM_VOLTAGE1                                                                    0x3fe00
#define MASK_TOP_DVFS_APB_DCDC_MM_VOLTAGE0                                                                    0x1ff
#define MASK_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_BAK                                                              0x3fe00
#define MASK_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE3                                                                 0x1ff
#define MASK_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE2                                                                 0x7fc0000
#define MASK_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE1                                                                 0x3fe00
#define MASK_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE0                                                                 0x1ff
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE2_ADI                                                              0x7fc0000
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE1_ADI                                                              0x3fe00
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE0_ADI                                                              0x1ff
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE5_ADI                                                              0x7fc0000
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE4_ADI                                                              0x3fe00
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE3_ADI                                                              0x1ff
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE7_ADI                                                              0x3fe00
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE6_ADI                                                              0x1ff
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE2_ADI                                                              0x7fc0000
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE1_ADI                                                              0x3fe00
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE0_ADI                                                              0x1ff
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE5_ADI                                                              0x7fc0000
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE4_ADI                                                              0x3fe00
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE3_ADI                                                              0x1ff
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE7_ADI                                                              0x3fe00
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE6_ADI                                                              0x1ff
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE1_I2C                                                              0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE0_I2C                                                              0xffff
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE3_I2C                                                              0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE2_I2C                                                              0xffff
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE5_I2C                                                              0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE4_I2C                                                              0xffff
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE7_I2C                                                              0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE6_I2C                                                              0xffff
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE1_I2C                                                              0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE0_I2C                                                              0xffff
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE3_I2C                                                              0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE2_I2C                                                              0xffff
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE5_I2C                                                              0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE4_I2C                                                              0xffff
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE7_I2C                                                              0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE6_I2C                                                              0xffff
#define MASK_TOP_DVFS_APB_DCDC_AI_VOLTAGE_BAK                                                                 0x3fe00
#define MASK_TOP_DVFS_APB_DCDC_AI_VOLTAGE3                                                                    0x1ff
#define MASK_TOP_DVFS_APB_DCDC_AI_VOLTAGE2                                                                    0x7fc0000
#define MASK_TOP_DVFS_APB_DCDC_AI_VOLTAGE1                                                                    0x3fe00
#define MASK_TOP_DVFS_APB_DCDC_AI_VOLTAGE0                                                                    0x1ff
#define MASK_TOP_DVFS_APB_DCDC_MM_STEP_VOLTAGE                                                                0x7000
#define MASK_TOP_DVFS_APB_DCDC_MODEM_STEP_VOLTAGE                                                             0xe00
#define MASK_TOP_DVFS_APB_DCDC_CPU0_STEP_VOLTAGE                                                              0x1c0
#define MASK_TOP_DVFS_APB_DCDC_CPU1_STEP_VOLTAGE                                                              0x38
#define MASK_TOP_DVFS_APB_DCDC_AI_STEP_VOLTAGE                                                                0x7
#define MASK_TOP_DVFS_APB_DCDC_CPU0_3RD_DCDC_EN                                                               0x1
#define MASK_TOP_DVFS_APB_DCDC_CPU1_3RD_DCDC_EN                                                               0x1
#define MASK_TOP_DVFS_APB_DCDC_MM_TUNE_VOLTAGE                                                                0x7fff8000
#define MASK_TOP_DVFS_APB_GPU_SYS_VOLTAGE_MEET                                                                0x4000
#define MASK_TOP_DVFS_APB_MM_SYS_VOLTAGE_MEET                                                                 0x2000
#define MASK_TOP_DVFS_APB_AUDCP_SYS_VOLTAGE_MEET                                                              0x1000
#define MASK_TOP_DVFS_APB_DCDC_MM_PRE_CURRENT_VOLTAGE                                                         0xe00
#define MASK_TOP_DVFS_APB_DCDC_MM_DVFS_VOLTAGE                                                                0x1c0
#define MASK_TOP_DVFS_APB_DCDC_MM_PRE_VOTE_VOLTAGE                                                            0x38
#define MASK_TOP_DVFS_APB_DCDC_MM_VOTE_VOLTAGE                                                                0x7
#define MASK_TOP_DVFS_APB_DCDC_MODEM_TUNE_VOLTAGE                                                             0x7fff8000
#define MASK_TOP_DVFS_APB_AP_SYS_VOLTAGE_MEET                                                                 0x4000
#define MASK_TOP_DVFS_APB_PUBCP_SYS_VOLTAGE_MEET                                                              0x2000
#define MASK_TOP_DVFS_APB_WTLCP_SYS_VOLTAGE_MEET                                                              0x1000
#define MASK_TOP_DVFS_APB_DCDC_MODEM_PRE_CURRENT_VOLTAGE                                                      0xe00
#define MASK_TOP_DVFS_APB_DCDC_MODEM_DVFS_VOLTAGE                                                             0x1c0
#define MASK_TOP_DVFS_APB_DCDC_MODEM_PRE_VOTE_VOLTAGE                                                         0x38
#define MASK_TOP_DVFS_APB_DCDC_MODEM_VOTE_VOLTAGE                                                             0x7
#define MASK_TOP_DVFS_APB_DCDC_CPU0_TUNE_VOLTAGE_ADI                                                          0x1fffe000
#define MASK_TOP_DVFS_APB_APCPU_CPU0_VOLTAGE_MEET                                                             0x1000
#define MASK_TOP_DVFS_APB_DCDC_CPU0_PRE_CURRENT_VOLTAGE                                                       0xe00
#define MASK_TOP_DVFS_APB_DCDC_CPU0_DVFS_VOLTAGE                                                              0x1c0
#define MASK_TOP_DVFS_APB_DCDC_CPU0_PRE_VOTE_VOLTAGE                                                          0x38
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOTE_VOLTAGE                                                              0x7
#define MASK_TOP_DVFS_APB_DCDC_CPU1_TUNE_VOLTAGE_ADI                                                          0x1fffe000
#define MASK_TOP_DVFS_APB_APCPU_CPU1_VOLTAGE_MEET                                                             0x1000
#define MASK_TOP_DVFS_APB_DCDC_CPU1_PRE_CURRENT_VOLTAGE                                                       0xe00
#define MASK_TOP_DVFS_APB_DCDC_CPU1_DVFS_VOLTAGE                                                              0x1c0
#define MASK_TOP_DVFS_APB_DCDC_CPU1_PRE_VOTE_VOLTAGE                                                          0x38
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOTE_VOLTAGE                                                              0x7
#define MASK_TOP_DVFS_APB_GPU_SYS_SW_DVFS_EN                                                                  0x100
#define MASK_TOP_DVFS_APB_MM_SYS_SW_DVFS_EN                                                                   0x80
#define MASK_TOP_DVFS_APB_AUDCP_SW_DVFS_EN                                                                    0x40
#define MASK_TOP_DVFS_APB_AP_SYS_SW_DVFS_EN                                                                   0x20
#define MASK_TOP_DVFS_APB_WTLCP_SW_DVFS_EN                                                                    0x10
#define MASK_TOP_DVFS_APB_PUBCP_SW_DVFS_EN                                                                    0x8
#define MASK_TOP_DVFS_APB_APCPU_DCDC_CPU0_SW_DVFS_EN                                                          0x4
#define MASK_TOP_DVFS_APB_APCPU_DCDC_CPU1_SW_DVFS_EN                                                          0x2
#define MASK_TOP_DVFS_APB_AI_SYS_SW_DVFS_EN                                                                   0x1
#define MASK_TOP_DVFS_APB_WTLCP_DVFS_URGENCY_EN                                                               0x1
#define MASK_TOP_DVFS_APB_DCDC_MM_TUNE_CNT_CLR                                                                0x200
#define MASK_TOP_DVFS_APB_DCDC_MODEM_TUNE_CNT_CLR                                                             0x100
#define MASK_TOP_DVFS_APB_DCDC_CPU0_TUNE_CNT_CLR                                                              0x80
#define MASK_TOP_DVFS_APB_DCDC_CPU1_TUNE_CNT_CLR                                                              0x40
#define MASK_TOP_DVFS_APB_DCDC_AI_TUNE_CNT_CLR                                                                0x20
#define MASK_TOP_DVFS_APB_DCDC_MM_TUNE_CNT_EN                                                                 0x10
#define MASK_TOP_DVFS_APB_DCDC_MODEM_TUNE_CNT_EN                                                              0x8
#define MASK_TOP_DVFS_APB_DCDC_CPU0_TUNE_CNT_EN                                                               0x4
#define MASK_TOP_DVFS_APB_DCDC_CPU1_TUNE_CNT_EN                                                               0x2
#define MASK_TOP_DVFS_APB_DCDC_AI_TUNE_CNT_EN                                                                 0x1
#define MASK_TOP_DVFS_APB_DCDC_MM_TUNE_CNT                                                                    0xffffffff
#define MASK_TOP_DVFS_APB_DCDC_MODEM_TUNE_CNT                                                                 0xffffffff
#define MASK_TOP_DVFS_APB_DCDC_CPU0_TUNE_CNT                                                                  0xffffffff
#define MASK_TOP_DVFS_APB_DCDC_CPU1_TUNE_CNT                                                                  0xffffffff
#define MASK_TOP_DVFS_APB_DCDC_AI_TUNE_CNT                                                                    0xffffffff
#define MASK_TOP_DVFS_APB_GPU_TOP_DVFS_IDLE_VOLTAGE                                                           0x7000000
#define MASK_TOP_DVFS_APB_MM_SYS_DVFS_IDLE_VOLTAGE                                                            0xe00000
#define MASK_TOP_DVFS_APB_AUDCP_SYS_DVFS_IDLE_VOLTAGE                                                         0x1c0000
#define MASK_TOP_DVFS_APB_AP_SYS_DVFS_IDLE_VOLTAGE                                                            0x38000
#define MASK_TOP_DVFS_APB_WTLCP_SYS_DVFS_IDLE_VOLTAGE                                                         0x7000
#define MASK_TOP_DVFS_APB_PUBCP_SYS_DVFS_IDLE_VOLTAGE                                                         0xe00
#define MASK_TOP_DVFS_APB_APCPU_CPU0_DVFS_IDLE_VOLTAGE                                                        0x1c0
#define MASK_TOP_DVFS_APB_APCPU_CPU1_DVFS_IDLE_VOLTAGE                                                        0x38
#define MASK_TOP_DVFS_APB_AI_SYS_DVFS_IDLE_VOLTAGE                                                            0x7
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_CFG1_I2C                                                     0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_CFG0_I2C                                                     0xffff
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_CFG3_I2C                                                     0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_CFG2_I2C                                                     0xffff
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_CFG5_I2C                                                     0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_CFG4_I2C                                                     0xffff
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_CFG7_I2C                                                     0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_CFG6_I2C                                                     0xffff
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_CFG1_I2C                                                     0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_CFG0_I2C                                                     0xffff
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_CFG3_I2C                                                     0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_CFG2_I2C                                                     0xffff
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_CFG5_I2C                                                     0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_CFG4_I2C                                                     0xffff
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_CFG7_I2C                                                     0xffff0000
#define MASK_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_CFG6_I2C                                                     0xffff
#define MASK_TOP_DVFS_APB_DVFS_RES_REG0                                                                       0xffffffff
#define MASK_TOP_DVFS_APB_DVFS_RES_REG1                                                                       0xffffffff
#define MASK_TOP_DVFS_APB_DVFS_RES_REG2                                                                       0xffffffff
#define MASK_TOP_DVFS_APB_DVFS_RES_REG3                                                                       0xffffffff
