# system info tb on 2021.07.13.15:49:03
system_info:
name,value
DEVICE,5CEFA9F23I7
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1626162537
#
#
# Files generated for tb on 2021.07.13.15:49:03
files:
filepath,kind,attributes,module,is_top
simulation/tb.v,VERILOG,,tb,true
simulation/submodules/tb_avg_component_dpi_controller_bind_conduit_fanout_inst.sv,SYSTEM_VERILOG,,tb_avg_component_dpi_controller_bind_conduit_fanout_inst,false
simulation/submodules/tb_avg_component_dpi_controller_implicit_ready_conduit_fanout_inst.sv,SYSTEM_VERILOG,,tb_avg_component_dpi_controller_implicit_ready_conduit_fanout_inst,false
simulation/submodules/tb_avg_inst.v,VERILOG,,tb_avg_inst,false
simulation/submodules/hls_sim_clock_reset.sv,SYSTEM_VERILOG,,hls_sim_clock_reset,false
simulation/submodules/hls_sim_stream_sink_dpi_bfm.sv,SYSTEM_VERILOG,,hls_sim_component_dpi_controller,false
simulation/submodules/hls_sim_stream_source_dpi_bfm.sv,SYSTEM_VERILOG,,hls_sim_component_dpi_controller,false
simulation/submodules/hls_sim_component_dpi_controller.sv,SYSTEM_VERILOG,,hls_sim_component_dpi_controller,false
simulation/submodules/tb_concatenate_component_done_inst.sv,SYSTEM_VERILOG,,tb_concatenate_component_done_inst,false
simulation/submodules/hls_sim_main_dpi_controller.sv,SYSTEM_VERILOG,,hls_sim_main_dpi_controller,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_lvip_verbosity_pkg,hls_sim_mm_slave_dpi_bfm,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,hls_sim_mm_slave_dpi_bfm,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,hls_sim_mm_slave_dpi_bfm,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,hls_sim_mm_slave_dpi_bfm,false
simulation/submodules/hls_sim_mm_slave_dpi_bfm.sv,SYSTEM_VERILOG,,hls_sim_mm_slave_dpi_bfm,false
simulation/submodules/tb_split_component_start_inst.sv,SYSTEM_VERILOG,,tb_split_component_start_inst,false
simulation/submodules/hls_sim_stream_source_dpi_bfm.sv,SYSTEM_VERILOG,,hls_sim_stream_source_dpi_bfm,false
simulation/submodules/tb_irq_mapper.sv,SYSTEM_VERILOG,,tb_irq_mapper,false
simulation/submodules/dspba_library_package.vhd,VHDL,,avg_internal,false
simulation/submodules/dspba_library.vhd,VHDL,,avg_internal,false
simulation/submodules/acl_data_fifo.v,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/acl_fifo.v,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/acl_ll_fifo.v,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/acl_ll_ram_fifo.v,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/acl_valid_fifo_counter.v,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/acl_dspba_valid_fifo_counter.v,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/acl_staging_reg.v,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/hld_fifo.sv,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/hld_fifo_zero_width.sv,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/acl_high_speed_fifo.sv,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/acl_low_latency_fifo.sv,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/acl_zero_latency_fifo.sv,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/acl_fanout_pipeline.sv,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/acl_std_synchronizer_nocut.v,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/acl_tessellated_incr_decr_threshold.sv,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/acl_tessellated_incr_lookahead.sv,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/acl_reset_handler.sv,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/acl_lfsr.sv,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/acl_pop.v,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/acl_push.v,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/acl_token_fifo_counter.v,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/acl_pipeline.v,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/acl_dspba_buffer.v,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/acl_enable_sink.v,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/st_top.v,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/acl_ffwdsrc.v,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/acl_full_detector.v,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/lsu_top.v,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/lsu_permute_address.v,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/lsu_pipelined.v,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/lsu_enabled.v,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/lsu_basic_coalescer.v,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/lsu_simple.v,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/lsu_streaming.v,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/lsu_burst_master.v,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/lsu_bursting_load_stores.v,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/lsu_non_aligned_write.v,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/lsu_read_cache.v,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/lsu_atomic.v,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/lsu_prefetch_block.v,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/lsu_wide_wrapper.v,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/lsu_streaming_prefetch.v,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/acl_aligned_burst_coalesced_lsu.v,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/acl_toggle_detect.v,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/acl_debug_mem.v,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/lsu_burst_coalesced_pipelined_write.sv,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/lsu_burst_coalesced_pipelined_read.sv,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/acl_fifo_stall_valid_lookahead.sv,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/acl_loop_limiter.v,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/acl_reset_wire.v,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/avg_function_wrapper.vhd,VHDL,,avg_internal,false
simulation/submodules/avg_function.vhd,VHDL,,avg_internal,false
simulation/submodules/bb_avg_B2_sr_1.vhd,VHDL,,avg_internal,false
simulation/submodules/bb_avg_B3.vhd,VHDL,,avg_internal,false
simulation/submodules/avg_B3_branch.vhd,VHDL,,avg_internal,false
simulation/submodules/avg_B3_merge.vhd,VHDL,,avg_internal,false
simulation/submodules/bb_avg_B3_stall_region.vhd,VHDL,,avg_internal,false
simulation/submodules/avg_B3_merge_reg.vhd,VHDL,,avg_internal,false
simulation/submodules/i_sfc_c0_for_body3_avg_c0_enter26_avg.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_sfc_exit_c0_for_body3_avg_c0_exit31_avg72.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_sfc_exit_c0_for_body3_avg_c0_exit3A0Z_avg97_data_fifo.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_sfc_exit_c0_for_body3_avg_c0_exit3A0Zvg_full_detector.vhd,VHDL,,avg_internal,false
simulation/submodules/i_sfc_logic_c0_for_body3_avg_c0_enter26_avg37.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_pipeline_keep_going_avg39.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_pop_i1_exitcond18_pop15_avg64.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_pop_i1_memdep_phi_pop1020_pop17_avg49.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_pop_i1_notexit1119_pop16_avg68.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_pop_i32_i_03_pop917_pop14_avg43.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_pop_i32_j_11_pop13_avg41.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_pop_i4_fpgaindvars_iv_pop11_avg51.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_push_i1_exitcond18_push15_avg66.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_push_i1_memdep_phi_pop1020_push17_avg54.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_push_i1_notexit1119_push16_avg70.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_push_i1_notexitcond_avg60.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_push_i32_i_03_pop917_push14_avg56.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_push_i32_j_11_push13_avg58.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_push_i4_fpgaindvars_iv_push11_avg62.vhd,VHDL,,avg_internal,false
simulation/submodules/i_ffwd_dst_x56_avg46.vhd,VHDL,,avg_internal,false
simulation/submodules/i_sfc_c1_for_body3_avg_c1_enter_avg.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_sfc_exit_c1_for_body3_avg_c1_exit_avg81.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_sfc_exit_c1_for_body3_avg_c1_exit_avg99_data_fifo.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_sfc_exit_c1_for_body3_avg_c1_exit_A0Zvg_full_detector.vhd,VHDL,,avg_internal,false
simulation/submodules/i_sfc_logic_c1_for_body3_avg_c1_enter_avg75.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_pop_f_sum_12_pop12_avg77.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_push_f_sum_12_push12_avg79.vhd,VHDL,,avg_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c1_for_body3_A0Zo00rf00d06of5q0u.vhd,VHDL,,avg_internal,false
simulation/submodules/i_load_unnamed_avg4_avg73.vhd,VHDL,,avg_internal,false
simulation/submodules/readdata_reg_unnamed_avg4_avg0.vhd,VHDL,,avg_internal,false
simulation/submodules/bb_avg_B3_sr_1.vhd,VHDL,,avg_internal,false
simulation/submodules/bb_avg_B4.vhd,VHDL,,avg_internal,false
simulation/submodules/avg_B4_merge.vhd,VHDL,,avg_internal,false
simulation/submodules/avg_B4_branch.vhd,VHDL,,avg_internal,false
simulation/submodules/bb_avg_B4_stall_region.vhd,VHDL,,avg_internal,false
simulation/submodules/i_sfc_c0_for_end_avg_c0_enter36_avg.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_sfc_exit_c0_for_end_avg_c0_exit39_avg84.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_sfc_exit_c0_for_end_avg_c0_exit39_A0Zavg101_data_fifo.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_sfc_exit_c0_for_end_avg_c0_exit39_A0Zvg_full_detector.vhd,VHDL,,avg_internal,false
simulation/submodules/i_sfc_logic_c0_for_end_avg_c0_enter36_avg82.vhd,VHDL,,avg_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z03p06o303d0jzj0u.vhd,VHDL,,avg_internal,false
simulation/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_push_i1_memdep_phi_push10_avg90.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_push_i1_memdep_phi_push10_avg_reg.vhd,VHDL,,avg_internal,false
simulation/submodules/i_ffwd_dst_y67_avg85.vhd,VHDL,,avg_internal,false
simulation/submodules/i_store_memdep_avg88.vhd,VHDL,,avg_internal,false
simulation/submodules/bb_avg_B4_sr_0.vhd,VHDL,,avg_internal,false
simulation/submodules/bb_avg_B5_sr_0.vhd,VHDL,,avg_internal,false
simulation/submodules/bb_avg_B0_runOnce.vhd,VHDL,,avg_internal,false
simulation/submodules/avg_B0_runOnce_branch.vhd,VHDL,,avg_internal,false
simulation/submodules/avg_B0_runOnce_merge.vhd,VHDL,,avg_internal,false
simulation/submodules/bb_avg_B0_runOnce_stall_region.vhd,VHDL,,avg_internal,false
simulation/submodules/avg_B0_runOnce_merge_reg.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_pop_i1_wt_limpop_avg0.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_pop_i1_wt_limpop_avg_reg.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_push_i1_wt_limpush_avg2.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_push_i1_wt_limpush_avg_reg.vhd,VHDL,,avg_internal,false
simulation/submodules/bb_avg_B1_start.vhd,VHDL,,avg_internal,false
simulation/submodules/avg_B1_start_branch.vhd,VHDL,,avg_internal,false
simulation/submodules/avg_B1_start_merge.vhd,VHDL,,avg_internal,false
simulation/submodules/bb_avg_B1_start_stall_region.vhd,VHDL,,avg_internal,false
simulation/submodules/i_iord_bl_do_unnamed_avg1_avg14.vhd,VHDL,,avg_internal,false
simulation/submodules/i_sfc_c0_wt_entry_avg_c0_enter_avg.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_sfc_exit_c0_wt_entry_avg_c0_exit_avg10.vhd,VHDL,,avg_internal,false
simulation/submodules/i_sfc_logic_c0_wt_entry_avg_c0_enter_avg4.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_pipeline_keep_going13_avg6.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_push_i1_notexitcond14_avg8.vhd,VHDL,,avg_internal,false
simulation/submodules/avg_B1_start_merge_reg.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_pop_i1_throttle_pop_avg12.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_pop_i1_throttle_pop_avg_reg.vhd,VHDL,,avg_internal,false
simulation/submodules/i_ffwd_src_unnamed_avg2_avg15.vhd,VHDL,,avg_internal,false
simulation/submodules/i_ffwd_src_unnamed_avg3_avg17.vhd,VHDL,,avg_internal,false
simulation/submodules/bb_avg_B2.vhd,VHDL,,avg_internal,false
simulation/submodules/avg_B2_branch.vhd,VHDL,,avg_internal,false
simulation/submodules/avg_B2_merge.vhd,VHDL,,avg_internal,false
simulation/submodules/bb_avg_B2_stall_region.vhd,VHDL,,avg_internal,false
simulation/submodules/avg_B2_merge_reg.vhd,VHDL,,avg_internal,false
simulation/submodules/i_sfc_c0_for_cond1_preheader_avg_c0_enter21_avg.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_sfc_exit_c0_for_cond1_preheader_avA0Z_c0_exit23_avg34.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_sfc_exit_c0_for_cond1_preheader_avA0Z_avg95_data_fifo.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_sfc_exit_c0_for_cond1_preheader_avA0Zvg_full_detector.vhd,VHDL,,avg_internal,false
simulation/submodules/i_sfc_logic_c0_for_cond1_preheader_avg_c0_enter21_avg19.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_pipeline_keep_going9_avg21.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_pop_i32_i_03_pop9_avg23.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_pop_i6_fpgaindvars_iv4_pop8_avg25.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_push_i1_notexitcond10_avg30.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_push_i32_i_03_push9_avg28.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_push_i6_fpgaindvars_iv4_push8_avg32.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_pop_i1_memdep_phi_pop10_avg35.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_pop_i1_memdep_phi_pop10_avg_reg.vhd,VHDL,,avg_internal,false
simulation/submodules/bb_avg_B5.vhd,VHDL,,avg_internal,false
simulation/submodules/avg_B5_branch.vhd,VHDL,,avg_internal,false
simulation/submodules/avg_B5_merge.vhd,VHDL,,avg_internal,false
simulation/submodules/bb_avg_B5_stall_region.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_push_i1_throttle_push_avg93.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_push_i1_throttle_push_avg_reg.vhd,VHDL,,avg_internal,false
simulation/submodules/i_iowr_bl_return_unnamed_avg5_avg92.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_pipeline_keep_going13_avg_sr.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_pipeline_keep_going13_avg_valid_fifo.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_pipeline_keep_going9_avg_sr.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_pipeline_keep_going9_avg_valid_fifo.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_pipeline_keep_going_avg_sr.vhd,VHDL,,avg_internal,false
simulation/submodules/i_acl_pipeline_keep_going_avg_valid_fifo.vhd,VHDL,,avg_internal,false
simulation/submodules/loop_limiter_avg0.vhd,VHDL,,avg_internal,false
simulation/submodules/loop_limiter_avg1.vhd,VHDL,,avg_internal,false
simulation/submodules/acl_avm_to_ic.v,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/acl_ic_master_endpoint.v,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/acl_arb_intf.v,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/acl_ic_intf.v,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/acl_ic_slave_endpoint.v,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/acl_ic_slave_rrp.v,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/acl_ic_slave_wrp.v,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/acl_arb2.v,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/acl_ic_to_avm.v,SYSTEM_VERILOG,,avg_internal,false
simulation/submodules/avg_internal.v,SYSTEM_VERILOG,,avg_internal,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
tb.avg_component_dpi_controller_bind_conduit_fanout_inst,tb_avg_component_dpi_controller_bind_conduit_fanout_inst
tb.avg_component_dpi_controller_enable_conduit_fanout_inst,tb_avg_component_dpi_controller_bind_conduit_fanout_inst
tb.avg_component_dpi_controller_implicit_ready_conduit_fanout_inst,tb_avg_component_dpi_controller_implicit_ready_conduit_fanout_inst
tb.avg_inst,tb_avg_inst
tb.avg_inst.avg_internal_inst,avg_internal
tb.clock_reset_inst,hls_sim_clock_reset
tb.component_dpi_controller_avg_inst,hls_sim_component_dpi_controller
tb.concatenate_component_done_inst,tb_concatenate_component_done_inst
tb.concatenate_component_wait_for_stream_writes_inst,tb_concatenate_component_done_inst
tb.main_dpi_controller_inst,hls_sim_main_dpi_controller
tb.mm_slave_dpi_bfm_avg_avmm_0_rw_inst,hls_sim_mm_slave_dpi_bfm
tb.split_component_start_inst,tb_split_component_start_inst
tb.stream_source_dpi_bfm_avg_x_inst,hls_sim_stream_source_dpi_bfm
tb.stream_source_dpi_bfm_avg_y_inst,hls_sim_stream_source_dpi_bfm
tb.irq_mapper,tb_irq_mapper
