Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Sat Jul 15 11:39:21 2017
| Host         : t440p running 64-bit Arch Linux
| Command      : report_methodology -file sync_counter_PPS_wrapper_methodology_drc_routed.rpt -rpx sync_counter_PPS_wrapper_methodology_drc_routed.rpx
| Design       : sync_counter_PPS_wrapper
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 40
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 14         |
| TIMING-18 | Warning  | Missing input or output delay                   | 26         |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X28Y51 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X30Y51 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X29Y51 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X31Y51 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X37Y50 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X39Y49 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X38Y49 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12] in site SLICE_X34Y51 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20] in site SLICE_X34Y50 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4] in site SLICE_X34Y52 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10] in site SLICE_X11Y46 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2] in site SLICE_X11Y47 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#13 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0] in site SLICE_X37Y47 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#14 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X37Y48 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on JA0 relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on JB0 relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on JC0 relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on JXADC0 relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on btnC relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on btnL relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on btnR relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on sw0 relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on sw1 relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on LED0 relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on LED2 relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on LED4 relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on LED5 relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on RsTx relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on an[0] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on an[1] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on an[2] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on an[3] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on dp relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on seg[0] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on seg[1] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on seg[2] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on seg[3] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on seg[4] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on seg[5] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on seg[6] relative to clock(s) sys_clk_pin 
Related violations: <none>


