Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul  5 18:54:25 2023
| Host         : LAPTOP-N5RR484N running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   262 |
| Unused register locations in slices containing registers |  1099 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            4 |
|      2 |           14 |
|      3 |           63 |
|      4 |          119 |
|      5 |            4 |
|      6 |            5 |
|      7 |            3 |
|      8 |            3 |
|      9 |            1 |
|     10 |            8 |
|     11 |           16 |
|     14 |            1 |
|    16+ |           21 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             102 |           60 |
| No           | No                    | Yes                    |             762 |          267 |
| No           | Yes                   | No                     |              69 |           24 |
| Yes          | No                    | No                     |              40 |           25 |
| Yes          | No                    | Yes                    |            1216 |          716 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+--------------------------------------+-------------------------------------+------------------+----------------+
|              Clock Signal             |             Enable Signal            |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+---------------------------------------+--------------------------------------+-------------------------------------+------------------+----------------+
|  U1_PLCPU/IF_ID/rd_o_reg[3]           |                                      | U1_PLCPU/ID_EX/memread_o_reg_0      |                1 |              1 |
|  Clk_CPU_BUFG                         | U1_PLCPU/EX_MEM/E[0]                 | U1_PLCPU/MEM_WB/AR[0]               |                1 |              1 |
|  U5_Multi_8CH320_BUFG                 |                                      |                                     |                1 |              1 |
|  clkdiv_BUFG[6]                       |                                      |                                     |                1 |              1 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_17[0] | U1_PLCPU/U2_RF/AR[1]                |                2 |              2 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_15[0] | U1_PLCPU/U2_RF/AR[1]                |                2 |              2 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_11[0] | U1_PLCPU/U2_RF/rf[23][2]_i_1_n_3    |                2 |              2 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_12[0] | U1_PLCPU/U2_RF/AR[1]                |                2 |              2 |
|  clkdiv_BUFG[6]                       |                                      | U1_PLCPU/ID_EX/rstn[0]              |                2 |              2 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_21[0] | U1_PLCPU/U2_RF/AR[1]                |                1 |              2 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_13[0] | U1_PLCPU/U2_RF/AR[1]                |                2 |              2 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_19[0] | U1_PLCPU/U2_RF/AR[1]                |                1 |              2 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_14[0] | U1_PLCPU/U2_RF/AR[1]                |                2 |              2 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_16[0] | U1_PLCPU/U2_RF/AR[1]                |                1 |              2 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_18[0] | U1_PLCPU/U2_RF/AR[1]                |                2 |              2 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_20[0] | U1_PLCPU/U2_RF/AR[1]                |                2 |              2 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_22[0] | U1_PLCPU/U2_RF/AR[1]                |                2 |              2 |
|  U5_Multi_8CH320_BUFG                 |                                      | U1_PLCPU/ID_EX/rstn_0[0]            |                2 |              2 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_6[0]  | U1_PLCPU/U2_RF/AR[1]                |                2 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_30[0] | U1_PLCPU/U2_RF/AR[1]                |                2 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_15[0] | U1_PLCPU/U2_RF/AR[2]                |                2 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_23[0] | U1_PLCPU/U2_RF/AR[2]                |                3 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_26[0] | U1_PLCPU/U2_RF/AR[1]                |                2 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_24[0] | U1_PLCPU/U2_RF/AR[2]                |                2 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_24[0] | U1_PLCPU/U2_RF/AR[1]                |                2 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_26[0] | U1_PLCPU/U2_RF/AR[2]                |                2 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_29[0] | U1_PLCPU/U2_RF/AR[2]                |                3 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_2[0]  | U1_PLCPU/U2_RF/AR[2]                |                2 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_0[0]  | U1_PLCPU/U2_RF/AR[2]                |                2 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_0[0]  | U1_PLCPU/U2_RF/rf[31][23]_i_2_n_3   |                3 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_2[0]  | U1_PLCPU/U2_RF/rf[31][23]_i_2_n_3   |                3 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_24[0] | U1_PLCPU/U2_RF/rf[31][16]_i_2_n_3   |                1 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_1[0]  | U1_PLCPU/U2_RF/AR[2]                |                2 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_23[0] | U1_PLCPU/U2_RF/AR[1]                |                3 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_11[0] | U1_PLCPU/U2_RF/AR[1]                |                2 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_11[0] | U1_PLCPU/U2_RF/AR[2]                |                3 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_10[0] | U1_PLCPU/U2_RF/rf[23][2]_i_1_n_3    |                2 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_1[0]  | U1_PLCPU/U2_RF/rf[31][23]_i_2_n_3   |                3 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_4[0]  | U1_PLCPU/U2_RF/rf[31][27]_i_2_n_3   |                1 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_10[0] | U1_PLCPU/U2_RF/AR[1]                |                2 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_9[0]  | U1_PLCPU/U2_RF/AR[2]                |                3 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_10[0] | U1_PLCPU/U2_RF/AR[2]                |                3 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_25[0] | U1_PLCPU/U2_RF/rf[31][16]_i_2_n_3   |                2 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_4[0]  | U1_PLCPU/U2_RF/AR[1]                |                2 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_21[0] | U1_PLCPU/U2_RF/AR[2]                |                3 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_23[0] | U1_PLCPU/U2_RF/rf[31][16]_i_2_n_3   |                2 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_5[0]  | U1_PLCPU/U2_RF/rf[31][27]_i_2_n_3   |                2 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_13[0] | U1_PLCPU/U2_RF/AR[2]                |                2 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_25[0] | U1_PLCPU/U2_RF/AR[1]                |                3 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_25[0] | U1_PLCPU/U2_RF/AR[2]                |                3 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_28[0] | U1_PLCPU/U2_RF/AR[2]                |                2 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_17[0] | U1_PLCPU/U2_RF/AR[2]                |                3 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_19[0] | U1_PLCPU/U2_RF/AR[2]                |                2 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_5[0]  | U1_PLCPU/U2_RF/AR[1]                |                3 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_14[0] | U1_PLCPU/U2_RF/AR[2]                |                3 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_6[0]  | U1_PLCPU/U2_RF/rf[31][27]_i_2_n_3   |                1 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_29[0] | U1_PLCPU/U2_RF/rf[31][20]_i_2_n_3   |                3 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_28[0] | U1_PLCPU/U2_RF/AR[1]                |                3 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_30[0] | U1_PLCPU/U2_RF/AR[2]                |                2 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_30[0] | U1_PLCPU/U2_RF/rf[31][20]_i_2_n_3   |                2 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_27[0] | U1_PLCPU/U2_RF/AR[2]                |                2 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_16[0] | U1_PLCPU/U2_RF/AR[2]                |                2 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_26[0] | U1_PLCPU/U2_RF/rf[31][16]_i_2_n_3   |                1 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_27[0] | U1_PLCPU/U2_RF/AR[1]                |                3 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_28[0] | U1_PLCPU/U2_RF/rf[31][20]_i_2_n_3   |                3 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_18[0] | U1_PLCPU/U2_RF/AR[2]                |                3 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_29[0] | U1_PLCPU/U2_RF/AR[1]                |                2 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_27[0] | U1_PLCPU/U2_RF/rf[31][20]_i_2_n_3   |                3 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_20[0] | U1_PLCPU/U2_RF/AR[2]                |                2 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_3[0]  | U1_PLCPU/U2_RF/rf[31][23]_i_2_n_3   |                3 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_12[0] | U1_PLCPU/U2_RF/AR[2]                |                2 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_7[0]  | U1_PLCPU/U2_RF/AR[1]                |                2 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_7[0]  | U1_PLCPU/U2_RF/rf[31][27]_i_2_n_3   |                2 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_8[0]  | U1_PLCPU/U2_RF/rf[23][2]_i_1_n_3    |                2 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_8[0]  | U1_PLCPU/U2_RF/AR[1]                |                2 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_8[0]  | U1_PLCPU/U2_RF/AR[2]                |                2 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_3[0]  | U1_PLCPU/U2_RF/AR[2]                |                1 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_9[0]  | U1_PLCPU/U2_RF/AR[1]                |                2 |              3 |
|  Clk_CPU_BUFG                         |                                      | U1_PLCPU/U2_RF/AR[2]                |                2 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_9[0]  | U1_PLCPU/U2_RF/rf[23][2]_i_1_n_3    |                2 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_22[0] | U1_PLCPU/U2_RF/AR[2]                |                3 |              3 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_12[0] | U1_PLCPU/U2_RF/rf[31][16]_i_2_n_3   |                3 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_12[0] | U1_PLCPU/U2_RF/rf[31][20]_i_2_n_3   |                1 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_12[0] | U1_PLCPU/U2_RF/rf[31][23]_i_2_n_3   |                3 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_12[0] | U1_PLCPU/U2_RF/rf[31][27]_i_2_n_3   |                3 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_13[0] | U1_PLCPU/U2_RF/rf[31][16]_i_2_n_3   |                3 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_13[0] | U1_PLCPU/U2_RF/rf[31][20]_i_2_n_3   |                1 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_13[0] | U1_PLCPU/U2_RF/rf[31][23]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_13[0] | U1_PLCPU/U2_RF/rf[31][27]_i_2_n_3   |                1 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_14[0] | U1_PLCPU/U2_RF/rf[31][16]_i_2_n_3   |                3 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_14[0] | U1_PLCPU/U2_RF/rf[31][20]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_14[0] | U1_PLCPU/U2_RF/rf[31][23]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_14[0] | U1_PLCPU/U2_RF/rf[31][27]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_16[0] | U1_PLCPU/U2_RF/rf[31][16]_i_2_n_3   |                1 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_16[0] | U1_PLCPU/U2_RF/rf[31][20]_i_2_n_3   |                3 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_16[0] | U1_PLCPU/U2_RF/rf[31][23]_i_2_n_3   |                3 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_16[0] | U1_PLCPU/U2_RF/rf[31][27]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_17[0] | U1_PLCPU/U2_RF/rf[31][16]_i_2_n_3   |                1 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_17[0] | U1_PLCPU/U2_RF/rf[31][20]_i_2_n_3   |                1 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_17[0] | U1_PLCPU/U2_RF/rf[31][23]_i_2_n_3   |                3 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_17[0] | U1_PLCPU/U2_RF/rf[31][27]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_2[0]  | U1_PLCPU/U2_RF/rf[31][16]_i_2_n_3   |                4 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_2[0]  | U1_PLCPU/U2_RF/rf[31][20]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_2[0]  | U1_PLCPU/U2_RF/AR[1]                |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_2[0]  | U1_PLCPU/U2_RF/rf[31][27]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_10[0] | U1_PLCPU/U2_RF/rf[31][16]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_10[0] | U1_PLCPU/U2_RF/rf[31][20]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_10[0] | U1_PLCPU/U2_RF/rf[31][23]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_10[0] | U1_PLCPU/U2_RF/rf[31][27]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_19[0] | U1_PLCPU/U2_RF/rf[31][16]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_19[0] | U1_PLCPU/U2_RF/rf[31][20]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_19[0] | U1_PLCPU/U2_RF/rf[31][23]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_19[0] | U1_PLCPU/U2_RF/rf[31][27]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_18[0] | U1_PLCPU/U2_RF/rf[31][16]_i_2_n_3   |                4 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_18[0] | U1_PLCPU/U2_RF/rf[31][20]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_18[0] | U1_PLCPU/U2_RF/rf[31][23]_i_2_n_3   |                3 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_1[0]  | U1_PLCPU/U2_RF/rf[31][16]_i_2_n_3   |                3 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_1[0]  | U1_PLCPU/U2_RF/rf[31][20]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_1[0]  | U1_PLCPU/U2_RF/AR[1]                |                4 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_1[0]  | U1_PLCPU/U2_RF/rf[31][27]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_25[0] | U1_PLCPU/U2_RF/rf[31][20]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_25[0] | U1_PLCPU/U2_RF/rf[31][23]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_25[0] | U1_PLCPU/U2_RF/rf[31][27]_i_2_n_3   |                3 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_26[0] | U1_PLCPU/U2_RF/rf[31][20]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_26[0] | U1_PLCPU/U2_RF/rf[31][23]_i_2_n_3   |                4 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_26[0] | U1_PLCPU/U2_RF/rf[31][27]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_29[0] | U1_PLCPU/U2_RF/rf[31][16]_i_2_n_3   |                1 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_29[0] | U1_PLCPU/U2_RF/rf[31][23]_i_2_n_3   |                4 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_29[0] | U1_PLCPU/U2_RF/rf[31][27]_i_2_n_3   |                3 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_6[0]  | U1_PLCPU/U2_RF/rf[31][16]_i_2_n_3   |                3 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_6[0]  | U1_PLCPU/U2_RF/rf[31][20]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_18[0] | U1_PLCPU/U2_RF/rf[31][27]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_6[0]  | U1_PLCPU/U2_RF/AR[2]                |                3 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_6[0]  | U1_PLCPU/U2_RF/rf[31][23]_i_2_n_3   |                3 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_21[0] | U1_PLCPU/U2_RF/rf[31][16]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_21[0] | U1_PLCPU/U2_RF/rf[31][20]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_21[0] | U1_PLCPU/U2_RF/rf[31][23]_i_2_n_3   |                4 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_21[0] | U1_PLCPU/U2_RF/rf[31][27]_i_2_n_3   |                3 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_30[0] | U1_PLCPU/U2_RF/rf[31][16]_i_2_n_3   |                3 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_30[0] | U1_PLCPU/U2_RF/rf[31][23]_i_2_n_3   |                3 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_30[0] | U1_PLCPU/U2_RF/rf[31][27]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_23[0] | U1_PLCPU/U2_RF/rf[31][20]_i_2_n_3   |                3 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_23[0] | U1_PLCPU/U2_RF/rf[31][23]_i_2_n_3   |                4 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_23[0] | U1_PLCPU/U2_RF/rf[31][27]_i_2_n_3   |                3 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_28[0] | U1_PLCPU/U2_RF/rf[31][16]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_28[0] | U1_PLCPU/U2_RF/rf[31][23]_i_2_n_3   |                3 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_28[0] | U1_PLCPU/U2_RF/rf[31][27]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_4[0]  | U1_PLCPU/U2_RF/rf[31][16]_i_2_n_3   |                3 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_4[0]  | U1_PLCPU/U2_RF/rf[31][20]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_4[0]  | U1_PLCPU/U2_RF/AR[2]                |                4 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_4[0]  | U1_PLCPU/U2_RF/rf[31][23]_i_2_n_3   |                3 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_24[0] | U1_PLCPU/U2_RF/rf[31][20]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_24[0] | U1_PLCPU/U2_RF/rf[31][23]_i_2_n_3   |                4 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_24[0] | U1_PLCPU/U2_RF/rf[31][27]_i_2_n_3   |                4 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_9[0]  | U1_PLCPU/U2_RF/rf[31][16]_i_2_n_3   |                3 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_9[0]  | U1_PLCPU/U2_RF/rf[31][20]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_9[0]  | U1_PLCPU/U2_RF/rf[31][23]_i_2_n_3   |                3 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_9[0]  | U1_PLCPU/U2_RF/rf[31][27]_i_2_n_3   |                3 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_3[0]  | U1_PLCPU/U2_RF/rf[31][16]_i_2_n_3   |                3 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_3[0]  | U1_PLCPU/U2_RF/rf[31][20]_i_2_n_3   |                3 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_3[0]  | U1_PLCPU/U2_RF/AR[1]                |                3 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_3[0]  | U1_PLCPU/U2_RF/rf[31][27]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_27[0] | U1_PLCPU/U2_RF/rf[31][16]_i_2_n_3   |                3 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_27[0] | U1_PLCPU/U2_RF/rf[31][23]_i_2_n_3   |                4 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_27[0] | U1_PLCPU/U2_RF/rf[31][27]_i_2_n_3   |                3 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_5[0]  | U1_PLCPU/U2_RF/rf[31][16]_i_2_n_3   |                4 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_5[0]  | U1_PLCPU/U2_RF/rf[31][20]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_5[0]  | U1_PLCPU/U2_RF/AR[2]                |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_5[0]  | U1_PLCPU/U2_RF/rf[31][23]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_20[0] | U1_PLCPU/U2_RF/rf[31][16]_i_2_n_3   |                3 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_20[0] | U1_PLCPU/U2_RF/rf[31][20]_i_2_n_3   |                2 |              4 |
|  U1_PLCPU/EX_MEM/DMType_o_reg[1]_0[0] |                                      | U1_PLCPU/EX_MEM/MemWrite_o_reg_0[0] |                1 |              4 |
|  U6_SSeg7/flash_IBUF_BUFG             |                                      |                                     |                4 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_20[0] | U1_PLCPU/U2_RF/rf[31][23]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_20[0] | U1_PLCPU/U2_RF/rf[31][27]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_22[0] | U1_PLCPU/U2_RF/rf[31][16]_i_2_n_3   |                4 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_22[0] | U1_PLCPU/U2_RF/rf[31][20]_i_2_n_3   |                4 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_15[0] | U1_PLCPU/U2_RF/rf[31][16]_i_2_n_3   |                4 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_15[0] | U1_PLCPU/U2_RF/rf[31][20]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_22[0] | U1_PLCPU/U2_RF/rf[31][23]_i_2_n_3   |                3 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_22[0] | U1_PLCPU/U2_RF/rf[31][27]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_7[0]  | U1_PLCPU/U2_RF/rf[31][16]_i_2_n_3   |                3 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_7[0]  | U1_PLCPU/U2_RF/rf[31][20]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_15[0] | U1_PLCPU/U2_RF/rf[31][23]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_7[0]  | U1_PLCPU/U2_RF/AR[2]                |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_7[0]  | U1_PLCPU/U2_RF/rf[31][23]_i_2_n_3   |                4 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_15[0] | U1_PLCPU/U2_RF/rf[31][27]_i_2_n_3   |                1 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_0[0]  | U1_PLCPU/U2_RF/rf[31][16]_i_2_n_3   |                4 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_8[0]  | U1_PLCPU/U2_RF/rf[31][16]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_8[0]  | U1_PLCPU/U2_RF/rf[31][20]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_0[0]  | U1_PLCPU/U2_RF/rf[31][20]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_0[0]  | U1_PLCPU/U2_RF/AR[1]                |                4 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_8[0]  | U1_PLCPU/U2_RF/rf[31][23]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_8[0]  | U1_PLCPU/U2_RF/rf[31][27]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_0[0]  | U1_PLCPU/U2_RF/rf[31][27]_i_2_n_3   |                3 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_11[0] | U1_PLCPU/U2_RF/rf[31][16]_i_2_n_3   |                2 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_11[0] | U1_PLCPU/U2_RF/rf[31][20]_i_2_n_3   |                1 |              4 |
|  clk_IBUF_BUFG                        |                                      | U1_PLCPU/EX_MEM/rstn_0[0]           |                1 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_11[0] | U1_PLCPU/U2_RF/rf[31][23]_i_2_n_3   |                3 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_11[0] | U1_PLCPU/U2_RF/rf[31][27]_i_2_n_3   |                3 |              4 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_20[0] | U1_PLCPU/U2_RF/rf[23][2]_i_1_n_3    |                2 |              5 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_22[0] | U1_PLCPU/U2_RF/rf[23][2]_i_1_n_3    |                4 |              5 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_21[0] | U1_PLCPU/U2_RF/rf[23][2]_i_1_n_3    |                2 |              5 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_23[0] | U1_PLCPU/U2_RF/AR[0]                |                3 |              5 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_22[0] | U1_PLCPU/U2_RF/AR[0]                |                4 |              6 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_23[0] | U1_PLCPU/U2_RF/rf[23][2]_i_1_n_3    |                3 |              6 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_21[0] | U1_PLCPU/U2_RF/AR[0]                |                2 |              6 |
|  Clk_CPU_BUFG                         | U1_PLCPU/EX_MEM/E[0]                 | U1_PLCPU/U2_RF/AR[2]                |                3 |              6 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_20[0] | U1_PLCPU/U2_RF/AR[0]                |                3 |              6 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_8[0]  | U1_PLCPU/U2_RF/rstn[0]              |                6 |              7 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_10[0] | U1_PLCPU/U2_RF/rstn[0]              |                6 |              7 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_9[0]  | U1_PLCPU/U2_RF/rstn[0]              |                4 |              7 |
|  U6_SSeg7/flash_IBUF_BUFG             | U6_SSeg7/seg_sout[7]_i_1_n_0         |                                     |                6 |              8 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_11[0] | U1_PLCPU/U2_RF/rstn[0]              |                7 |              8 |
|  clk_IBUF_BUFG                        |                                      | U1_PLCPU/ID_EX/rstn[0]              |                2 |              8 |
|  Clk_CPU_BUFG                         | U1_PLCPU/EX_MEM/E[0]                 | U1_PLCPU/U2_RF/AR[1]                |                2 |              9 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_0[0]  | U1_PLCPU/U2_RF/rstn[0]              |                7 |             10 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_5[0]  | U1_PLCPU/U2_RF/rstn[0]              |                5 |             10 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_4[0]  | U1_PLCPU/U2_RF/rstn[0]              |                6 |             10 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_6[0]  | U1_PLCPU/U2_RF/rstn[0]              |                6 |             10 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_7[0]  | U1_PLCPU/U2_RF/rstn[0]              |                7 |             10 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_2[0]  | U1_PLCPU/U2_RF/rstn[0]              |                8 |             10 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_1[0]  | U1_PLCPU/U2_RF/rstn[0]              |               10 |             10 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_3[0]  | U1_PLCPU/U2_RF/rstn[0]              |                6 |             10 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_13[0] | U1_PLCPU/U2_RF/rf[23][2]_i_1_n_3    |                9 |             11 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_30[0] | U1_PLCPU/U2_RF/AR[0]                |                8 |             11 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_12[0] | U1_PLCPU/U2_RF/rf[23][2]_i_1_n_3    |                7 |             11 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_19[0] | U1_PLCPU/U2_RF/rf[23][2]_i_1_n_3    |                5 |             11 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_24[0] | U1_PLCPU/U2_RF/AR[0]                |                3 |             11 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_15[0] | U1_PLCPU/U2_RF/rf[23][2]_i_1_n_3    |                4 |             11 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_29[0] | U1_PLCPU/U2_RF/AR[0]                |                2 |             11 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_27[0] | U1_PLCPU/U2_RF/AR[0]                |                2 |             11 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_25[0] | U1_PLCPU/U2_RF/AR[0]                |                6 |             11 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_17[0] | U1_PLCPU/U2_RF/rf[23][2]_i_1_n_3    |                2 |             11 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_16[0] | U1_PLCPU/U2_RF/rf[23][2]_i_1_n_3    |                3 |             11 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_14[0] | U1_PLCPU/U2_RF/rf[23][2]_i_1_n_3    |                6 |             11 |
|  Clk_CPU_BUFG                         | U1_PLCPU/EX_MEM/E[0]                 | U1_PLCPU/U2_RF/rstn[0]              |                6 |             11 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_26[0] | U1_PLCPU/U2_RF/AR[0]                |                8 |             11 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_18[0] | U1_PLCPU/U2_RF/rf[23][2]_i_1_n_3    |                6 |             11 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/RegWrite_o_reg_28[0] | U1_PLCPU/U2_RF/AR[0]                |                5 |             11 |
|  U5_Multi_8CH320_BUFG                 | U9_Counter_x/counter0_Lock_0         | U1_PLCPU/U2_RF/AR[2]                |                5 |             14 |
|  U5_Multi_8CH320_BUFG                 | U9_Counter_x/counter0_Lock_0         | U1_PLCPU/ID_EX/rstn_0[0]            |                4 |             18 |
|  clk_IBUF_BUFG                        |                                      | U1_PLCPU/U2_RF/AR[0]                |                5 |             20 |
|  Clk_CPU_BUFG                         |                                      | U1_PLCPU/U2_RF/AR[1]                |                6 |             25 |
|  Clk_CPU_BUFG                         | U1_PLCPU/EX_MEM/E[0]                 | U1_PLCPU/ID_EX/rstn[0]              |               11 |             32 |
|  Clk_CPU_BUFG                         |                                      | U1_PLCPU/EX_MEM/rstn_0[0]           |                9 |             32 |
|  Clk_CPU_BUFG                         | U1_PLCPU/MEM_WB/E[0]                 |                                     |               19 |             32 |
| ~Clk_CPU_BUFG                         |                                      | U1_PLCPU/EX_MEM/inst_o_reg[18]      |               11 |             32 |
| ~Clk_CPU_BUFG                         |                                      | U1_PLCPU/EX_MEM/inst_o_reg[23]      |               11 |             32 |
|  U7_SPIO/clk_IBUF_BUFG                | U4_MIO_BUS/GPIOf0000000_we_OBUF      | U1_PLCPU/EX_MEM/rstn                |               13 |             32 |
|  U5_Multi_8CH320_BUFG                 | U4_MIO_BUS/GPIOe0000000_we_OBUF      | U1_PLCPU/EX_MEM/rstn_0[0]           |               13 |             32 |
|  n_2_2403_BUFG                        |                                      |                                     |               19 |             32 |
|  clkdiv_BUFG[6]                       | U9_Counter_x/counter0[31]            | U1_PLCPU/ID_EX/rstn[0]              |                9 |             32 |
|  n_0_2382_BUFG                        |                                      |                                     |               13 |             32 |
|  n_1_2035_BUFG                        |                                      |                                     |               22 |             32 |
|  Clk_CPU_BUFG                         | U1_PLCPU/EX_MEM/E[0]                 | U1_PLCPU/EX_MEM/rstn                |               13 |             37 |
|  Clk_CPU_BUFG                         |                                      | U1_PLCPU/ID_EX/rstn[0]              |               18 |             46 |
|  U6_SSeg7/clk_IBUF_BUFG               |                                      | U1_PLCPU/EX_MEM/rstn_0[0]           |               25 |             48 |
|  Clk_CPU_BUFG                         |                                      | U1_PLCPU/EX_MEM/rstn                |               22 |             81 |
|  Clk_CPU_BUFG                         |                                      | U1_PLCPU/ID_EX/rstn_0[0]            |               29 |            100 |
|  Clk_CPU_BUFG                         |                                      | U1_PLCPU/MEM_WB/AR[0]               |               51 |            119 |
|  U5_Multi_8CH320_BUFG                 |                                      | U1_PLCPU/EX_MEM/rstn_0[0]           |               93 |            272 |
+---------------------------------------+--------------------------------------+-------------------------------------+------------------+----------------+


