INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vivek/mux4_1_uvm/mux4_1_uvm.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vivek/mux4_1_uvm/mux4_1_uvm.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivek/mux4_1_uvm/mux4_1_uvm.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
