// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module fft_top_fftStageKernelS2S (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fftOutData_local2_dout,
        fftOutData_local2_empty_n,
        fftOutData_local2_read,
        fftOutData_local2_num_data_valid,
        fftOutData_local2_fifo_cap,
        fftOutData_local_din,
        fftOutData_local_full_n,
        fftOutData_local_write,
        fftOutData_local_num_data_valid,
        fftOutData_local_fifo_cap
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state8 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [63:0] fftOutData_local2_dout;
input   fftOutData_local2_empty_n;
output   fftOutData_local2_read;
input  [3:0] fftOutData_local2_num_data_valid;
input  [3:0] fftOutData_local2_fifo_cap;
output  [63:0] fftOutData_local_din;
input   fftOutData_local_full_n;
output   fftOutData_local_write;
input  [3:0] fftOutData_local_num_data_valid;
input  [3:0] fftOutData_local_fifo_cap;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fftOutData_local2_read;
reg fftOutData_local_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [7:0] twiddleObj_M_imag_address0;
wire   [15:0] twiddleObj_M_imag_q0;
wire   [7:0] twiddleObj_M_imag_address1;
wire   [15:0] twiddleObj_M_imag_q1;
reg    fftOutData_local2_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln151_fu_216_p2;
wire   [0:0] tmp_nbreadreq_fu_120_p3;
reg    fftOutData_local_blk_n;
reg    ap_enable_reg_pp0_iter4;
wire    ap_block_pp0_stage0_grp1;
reg   [0:0] icmp_ln151_reg_858;
reg   [0:0] icmp_ln151_reg_858_pp0_iter3_reg;
reg   [0:0] tmp_reg_862;
reg   [0:0] tmp_reg_862_pp0_iter3_reg;
reg    ap_block_pp0_stage0_subdone_grp1_done_reg;
reg    ap_block_pp0_stage0_subdone_grp1;
reg    ap_block_pp0_stage0_subdone;
reg   [31:0] k_reg_178;
wire   [0:0] f_fu_200_p2;
reg   [0:0] f_reg_853;
wire    ap_CS_fsm_state2;
reg    ap_predicate_op29_read_state3;
reg    ap_block_state3_pp0_stage0_iter0;
reg    ap_predicate_op133_write_state7;
reg    ap_block_state7_pp0_stage0_iter4_grp1;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln151_reg_858_pp0_iter1_reg;
reg   [0:0] icmp_ln151_reg_858_pp0_iter2_reg;
reg   [0:0] tmp_reg_862_pp0_iter1_reg;
reg   [0:0] tmp_reg_862_pp0_iter2_reg;
wire  signed [15:0] p_complexOp1_M_real_fu_229_p1;
reg  signed [15:0] p_complexOp1_M_real_reg_866;
reg  signed [15:0] p_complexOp1_M_imag_reg_872;
reg  signed [15:0] p_complexOp1_M_real_1_reg_878;
reg  signed [15:0] p_complexOp1_M_imag_1_reg_884;
wire   [9:0] index_cos_fu_275_p2;
reg   [9:0] index_cos_reg_890;
reg   [9:0] index_cos_reg_890_pp0_iter1_reg;
wire   [0:0] output_saturation_control_imag_fu_301_p2;
reg   [0:0] output_saturation_control_imag_reg_896;
wire   [0:0] icmp_ln129_1_fu_346_p2;
reg   [0:0] icmp_ln129_1_reg_906;
reg   [0:0] icmp_ln129_1_reg_906_pp0_iter1_reg;
wire   [7:0] lut_index_real_16_fu_362_p3;
reg   [7:0] lut_index_real_16_reg_911;
wire   [31:0] k_20_fu_370_p2;
reg   [31:0] k_20_reg_916;
reg  signed [14:0] trunc_ln_reg_921;
reg    ap_block_pp0_stage0_11001_grp1;
reg  signed [14:0] trunc_ln_reg_921_pp0_iter2_reg;
reg  signed [14:0] trunc_ln_reg_921_pp0_iter3_reg;
reg  signed [14:0] trunc_ln95_1_reg_927;
reg  signed [14:0] trunc_ln95_1_reg_927_pp0_iter2_reg;
reg  signed [14:0] trunc_ln95_1_reg_927_pp0_iter3_reg;
reg   [14:0] trunc_ln95_2_reg_933;
reg   [14:0] trunc_ln95_2_reg_933_pp0_iter2_reg;
reg   [14:0] trunc_ln95_3_reg_938;
reg   [14:0] trunc_ln95_3_reg_938_pp0_iter2_reg;
wire   [15:0] imagSinVal_fu_621_p3;
reg   [15:0] imagSinVal_reg_943;
reg   [15:0] imagSinVal_reg_943_pp0_iter2_reg;
wire   [15:0] realCosVal_fu_688_p3;
reg   [15:0] realCosVal_reg_953;
reg   [15:0] real1_reg_958;
reg   [15:0] real2_reg_963;
reg   [15:0] imag1_reg_968;
reg   [15:0] imag2_reg_973;
reg    ap_condition_pp0_exit_iter0_state3;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg   [0:0] f9_reg_166;
reg    ap_block_state1;
wire    ap_CS_fsm_state8;
reg   [31:0] ap_phi_mux_k_phi_fu_182_p4;
reg   [31:0] ap_phi_mux_k_1_phi_fu_193_p4;
wire   [31:0] k_19_fu_222_p2;
wire   [31:0] ap_phi_reg_pp0_iter0_k_1_reg_190;
wire   [63:0] zext_ln114_fu_333_p1;
wire   [63:0] zext_ln132_fu_629_p1;
reg    ap_block_pp0_stage0_01001_grp1;
reg    twiddleObj_M_imag_ce1_local;
reg    twiddleObj_M_imag_ce0_local;
wire   [23:0] tmp_72_fu_206_p4;
wire   [8:0] trunc_ln177_fu_263_p1;
wire   [9:0] index_fu_267_p3;
wire   [0:0] icmp_ln111_fu_289_p2;
wire   [0:0] icmp_ln111_1_fu_295_p2;
wire   [6:0] trunc_ln112_fu_307_p1;
wire   [7:0] lut_index_imag_fu_311_p3;
wire   [0:0] index_invert_control_imag_fu_281_p3;
wire   [7:0] lut_index_imag_15_fu_319_p2;
wire   [7:0] lut_index_imag_16_fu_325_p3;
wire   [7:0] lut_index_real_fu_352_p1;
wire   [0:0] index_invert_control_real_fu_338_p3;
wire   [7:0] lut_index_real_15_fu_356_p2;
wire   [30:0] p_shl23_fu_379_p3;
wire  signed [30:0] sext_ln35_fu_376_p1;
wire   [30:0] sub_ln35_fu_386_p2;
wire   [30:0] p_shl22_fu_405_p3;
wire  signed [30:0] sext_ln40_fu_402_p1;
wire   [30:0] sub_ln40_fu_412_p2;
wire   [30:0] p_shl21_fu_431_p3;
wire  signed [30:0] sext_ln35_1_fu_428_p1;
wire   [30:0] sub_ln35_25_fu_438_p2;
wire   [30:0] p_shl20_fu_457_p3;
wire  signed [30:0] sext_ln40_1_fu_454_p1;
wire   [30:0] sub_ln40_25_fu_464_p2;
wire   [15:0] real1_64_fu_444_p4;
wire   [15:0] real1_63_fu_392_p4;
wire   [15:0] imag2_64_fu_470_p4;
wire   [15:0] imag2_63_fu_418_p4;
wire   [15:0] p_r_M_real_25_fu_480_p2;
wire   [15:0] p_r_M_imag_25_fu_486_p2;
wire   [30:0] sub_ln35_26_fu_512_p2;
wire   [30:0] sub_ln40_26_fu_528_p2;
wire   [15:0] real1_65_fu_518_p4;
wire   [15:0] imag2_65_fu_534_p4;
wire   [15:0] p_r_M_real_27_fu_544_p2;
wire   [15:0] p_r_M_imag_27_fu_550_p2;
wire   [15:0] temp_out_sin_fu_584_p3;
wire   [15:0] sub_ln123_fu_591_p2;
wire   [0:0] tmp_77_fu_601_p3;
wire   [14:0] trunc_ln123_fu_597_p1;
wire   [14:0] select_ln123_fu_609_p3;
wire   [0:0] output_negate_control_imag_fu_576_p3;
wire   [15:0] select_ln123_1_cast_fu_617_p1;
wire   [0:0] icmp_ln129_fu_640_p2;
wire   [0:0] output_saturation_control_real_fu_645_p2;
wire   [15:0] temp_out_cos_fu_650_p3;
wire   [15:0] sub_ln139_fu_658_p2;
wire   [0:0] tmp_80_fu_668_p3;
wire   [14:0] trunc_ln139_fu_664_p1;
wire   [14:0] select_ln139_fu_676_p3;
wire   [0:0] output_negate_control_real_fu_633_p3;
wire   [15:0] select_ln139_1_cast_fu_684_p1;
wire  signed [15:0] mul_ln35_fu_702_p0;
wire  signed [30:0] sext_ln35_4_fu_699_p1;
wire  signed [14:0] mul_ln35_fu_702_p1;
wire  signed [30:0] sext_ln35_3_fu_696_p1;
wire   [30:0] mul_ln35_fu_702_p2;
wire  signed [15:0] mul_ln36_fu_724_p0;
wire  signed [30:0] sext_ln36_1_fu_721_p1;
wire  signed [14:0] mul_ln36_fu_724_p1;
wire  signed [30:0] sext_ln36_fu_718_p1;
wire   [30:0] mul_ln36_fu_724_p2;
wire  signed [15:0] mul_ln39_fu_740_p0;
wire  signed [14:0] mul_ln39_fu_740_p1;
wire   [30:0] mul_ln39_fu_740_p2;
wire  signed [15:0] mul_ln40_fu_756_p0;
wire  signed [14:0] mul_ln40_fu_756_p1;
wire   [30:0] mul_ln40_fu_756_p2;
wire   [29:0] tmp_73_fu_775_p3;
wire  signed [30:0] sext_ln35_25_fu_782_p1;
wire  signed [30:0] sext_ln35_2_fu_772_p1;
wire   [30:0] sub_ln35_27_fu_786_p2;
wire   [29:0] tmp_74_fu_805_p3;
wire  signed [30:0] sext_ln40_10_fu_812_p1;
wire  signed [30:0] sext_ln37_fu_802_p1;
wire   [30:0] sub_ln40_27_fu_816_p2;
wire   [15:0] imag_out_fu_836_p2;
wire   [15:0] real_out_fu_832_p2;
wire   [15:0] imag2_66_fu_822_p4;
wire   [15:0] real1_66_fu_792_p4;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp1_done_reg = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

fft_top_fftStageKernelS2S_8_twiddleObj_M_imag_7_ROM_AUTO_1R #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
twiddleObj_M_imag_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(twiddleObj_M_imag_address0),
    .ce0(twiddleObj_M_imag_ce0_local),
    .q0(twiddleObj_M_imag_q0),
    .address1(twiddleObj_M_imag_address1),
    .ce1(twiddleObj_M_imag_ce1_local),
    .q1(twiddleObj_M_imag_q1)
);

fft_top_mul_16s_15s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15s_31_1_1_U92(
    .din0(mul_ln35_fu_702_p0),
    .din1(mul_ln35_fu_702_p1),
    .dout(mul_ln35_fu_702_p2)
);

fft_top_mul_16s_15s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15s_31_1_1_U93(
    .din0(mul_ln36_fu_724_p0),
    .din1(mul_ln36_fu_724_p1),
    .dout(mul_ln36_fu_724_p2)
);

fft_top_mul_16s_15s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15s_31_1_1_U94(
    .din0(mul_ln39_fu_740_p0),
    .din1(mul_ln39_fu_740_p1),
    .dout(mul_ln39_fu_740_p2)
);

fft_top_mul_16s_15s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15s_31_1_1_U95(
    .din0(mul_ln40_fu_756_p0),
    .din1(mul_ln40_fu_756_p1),
    .dout(mul_ln40_fu_756_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp1_done_reg <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_block_pp0_stage0_subdone_grp1_done_reg <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp1)) begin
            ap_block_pp0_stage0_subdone_grp1_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((f9_reg_166 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state3))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state3)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state3);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((f9_reg_166 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        f9_reg_166 <= f_reg_853;
    end else if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        f9_reg_166 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_858 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_reg_178 <= k_20_reg_916;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        k_reg_178 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        f_reg_853 <= f_fu_200_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln129_1_reg_906 <= icmp_ln129_1_fu_346_p2;
        icmp_ln129_1_reg_906_pp0_iter1_reg <= icmp_ln129_1_reg_906;
        icmp_ln151_reg_858 <= icmp_ln151_fu_216_p2;
        icmp_ln151_reg_858_pp0_iter1_reg <= icmp_ln151_reg_858;
        imagSinVal_reg_943 <= imagSinVal_fu_621_p3;
        index_cos_reg_890[9 : 1] <= index_cos_fu_275_p2[9 : 1];
        index_cos_reg_890_pp0_iter1_reg[9 : 1] <= index_cos_reg_890[9 : 1];
        lut_index_real_16_reg_911[7 : 1] <= lut_index_real_16_fu_362_p3[7 : 1];
        output_saturation_control_imag_reg_896 <= output_saturation_control_imag_fu_301_p2;
        p_complexOp1_M_imag_1_reg_884 <= {{fftOutData_local2_dout[63:48]}};
        p_complexOp1_M_imag_reg_872 <= {{fftOutData_local2_dout[31:16]}};
        p_complexOp1_M_real_1_reg_878 <= {{fftOutData_local2_dout[47:32]}};
        p_complexOp1_M_real_reg_866 <= p_complexOp1_M_real_fu_229_p1;
        tmp_reg_862 <= tmp_nbreadreq_fu_120_p3;
        tmp_reg_862_pp0_iter1_reg <= tmp_reg_862;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln151_reg_858_pp0_iter2_reg <= icmp_ln151_reg_858_pp0_iter1_reg;
        icmp_ln151_reg_858_pp0_iter3_reg <= icmp_ln151_reg_858_pp0_iter2_reg;
        imagSinVal_reg_943_pp0_iter2_reg <= imagSinVal_reg_943;
        tmp_reg_862_pp0_iter2_reg <= tmp_reg_862_pp0_iter1_reg;
        tmp_reg_862_pp0_iter3_reg <= tmp_reg_862_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        imag1_reg_968 <= {{mul_ln39_fu_740_p2[30:15]}};
        imag2_reg_973 <= {{mul_ln40_fu_756_p2[30:15]}};
        real1_reg_958 <= {{mul_ln35_fu_702_p2[30:15]}};
        real2_reg_963 <= {{mul_ln36_fu_724_p2[30:15]}};
        realCosVal_reg_953 <= realCosVal_fu_688_p3;
        trunc_ln95_1_reg_927_pp0_iter2_reg <= trunc_ln95_1_reg_927;
        trunc_ln95_1_reg_927_pp0_iter3_reg <= trunc_ln95_1_reg_927_pp0_iter2_reg;
        trunc_ln95_2_reg_933_pp0_iter2_reg <= trunc_ln95_2_reg_933;
        trunc_ln95_3_reg_938_pp0_iter2_reg <= trunc_ln95_3_reg_938;
        trunc_ln_reg_921_pp0_iter2_reg <= trunc_ln_reg_921;
        trunc_ln_reg_921_pp0_iter3_reg <= trunc_ln_reg_921_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_20_reg_916 <= k_20_fu_370_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln95_1_reg_927 <= {{p_r_M_imag_25_fu_486_p2[15:1]}};
        trunc_ln95_2_reg_933 <= {{p_r_M_real_27_fu_544_p2[15:1]}};
        trunc_ln95_3_reg_938 <= {{p_r_M_imag_27_fu_550_p2[15:1]}};
        trunc_ln_reg_921 <= {{p_r_M_real_25_fu_480_p2[15:1]}};
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((icmp_ln151_fu_216_p2 == 1'd0)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if (((f9_reg_166 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln151_fu_216_p2 == 1'd1)) begin
        if ((tmp_nbreadreq_fu_120_p3 == 1'd1)) begin
            ap_phi_mux_k_1_phi_fu_193_p4 = ap_phi_mux_k_phi_fu_182_p4;
        end else if ((tmp_nbreadreq_fu_120_p3 == 1'd0)) begin
            ap_phi_mux_k_1_phi_fu_193_p4 = k_19_fu_222_p2;
        end else begin
            ap_phi_mux_k_1_phi_fu_193_p4 = ap_phi_reg_pp0_iter0_k_1_reg_190;
        end
    end else begin
        ap_phi_mux_k_1_phi_fu_193_p4 = ap_phi_reg_pp0_iter0_k_1_reg_190;
    end
end

always @ (*) begin
    if (((icmp_ln151_reg_858 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_k_phi_fu_182_p4 = k_20_reg_916;
    end else begin
        ap_phi_mux_k_phi_fu_182_p4 = k_reg_178;
    end
end

always @ (*) begin
    if (((f9_reg_166 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_nbreadreq_fu_120_p3 == 1'd1) & (icmp_ln151_fu_216_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fftOutData_local2_blk_n = fftOutData_local2_empty_n;
    end else begin
        fftOutData_local2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op29_read_state3 == 1'b1))) begin
        fftOutData_local2_read = 1'b1;
    end else begin
        fftOutData_local2_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_862_pp0_iter3_reg == 1'd1) & (icmp_ln151_reg_858_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage0_grp1))) begin
        fftOutData_local_blk_n = fftOutData_local_full_n;
    end else begin
        fftOutData_local_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_predicate_op133_write_state7 == 1'b1))) begin
        fftOutData_local_write = 1'b1;
    end else begin
        fftOutData_local_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        twiddleObj_M_imag_ce0_local = 1'b1;
    end else begin
        twiddleObj_M_imag_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        twiddleObj_M_imag_ce1_local = 1'b1;
    end else begin
        twiddleObj_M_imag_ce1_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln151_fu_216_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b0)) | ((icmp_ln151_fu_216_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((f9_reg_166 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001_grp1 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b1 == ap_block_state7_pp0_stage0_iter4_grp1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b1 == ap_block_state7_pp0_stage0_iter4_grp1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b1 == ap_block_state7_pp0_stage0_iter4_grp1));
end

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b1 == ap_block_state7_pp0_stage0_iter4_grp1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp1 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b1 == ap_block_state7_pp0_stage0_iter4_grp1));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter0 = ((fftOutData_local2_empty_n == 1'b0) & (ap_predicate_op29_read_state3 == 1'b1));
end

always @ (*) begin
    ap_block_state7_pp0_stage0_iter4_grp1 = ((fftOutData_local_full_n == 1'b0) & (ap_predicate_op133_write_state7 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_k_1_reg_190 = 'bx;

always @ (*) begin
    ap_predicate_op133_write_state7 = ((tmp_reg_862_pp0_iter3_reg == 1'd1) & (icmp_ln151_reg_858_pp0_iter3_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op29_read_state3 = ((tmp_nbreadreq_fu_120_p3 == 1'd1) & (icmp_ln151_fu_216_p2 == 1'd1));
end

assign f_fu_200_p2 = (f9_reg_166 ^ 1'd1);

assign fftOutData_local_din = {{{{imag_out_fu_836_p2}, {real_out_fu_832_p2}}, {imag2_66_fu_822_p4}}, {real1_66_fu_792_p4}};

assign icmp_ln111_1_fu_295_p2 = ((trunc_ln177_fu_263_p1 == 9'd384) ? 1'b1 : 1'b0);

assign icmp_ln111_fu_289_p2 = ((trunc_ln177_fu_263_p1 == 9'd128) ? 1'b1 : 1'b0);

assign icmp_ln129_1_fu_346_p2 = ((trunc_ln177_fu_263_p1 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln129_fu_640_p2 = ((index_cos_reg_890_pp0_iter1_reg == 10'd256) ? 1'b1 : 1'b0);

assign icmp_ln151_fu_216_p2 = (($signed(tmp_72_fu_206_p4) < $signed(24'd1)) ? 1'b1 : 1'b0);

assign imag2_63_fu_418_p4 = {{sub_ln40_fu_412_p2[30:15]}};

assign imag2_64_fu_470_p4 = {{sub_ln40_25_fu_464_p2[30:15]}};

assign imag2_65_fu_534_p4 = {{sub_ln40_26_fu_528_p2[30:15]}};

assign imag2_66_fu_822_p4 = {{sub_ln40_27_fu_816_p2[30:15]}};

assign imagSinVal_fu_621_p3 = ((output_negate_control_imag_fu_576_p3[0:0] == 1'b1) ? select_ln123_1_cast_fu_617_p1 : temp_out_sin_fu_584_p3);

assign imag_out_fu_836_p2 = (imag2_reg_973 + imag1_reg_968);

assign index_cos_fu_275_p2 = ($signed(index_fu_267_p3) + $signed(10'd768));

assign index_fu_267_p3 = {{trunc_ln177_fu_263_p1}, {1'd0}};

assign index_invert_control_imag_fu_281_p3 = ap_phi_mux_k_phi_fu_182_p4[32'd7];

assign index_invert_control_real_fu_338_p3 = index_cos_fu_275_p2[32'd8];

assign k_19_fu_222_p2 = ($signed(ap_phi_mux_k_phi_fu_182_p4) + $signed(32'd4294967295));

assign k_20_fu_370_p2 = (ap_phi_mux_k_1_phi_fu_193_p4 + 32'd1);

assign lut_index_imag_15_fu_319_p2 = (8'd0 - lut_index_imag_fu_311_p3);

assign lut_index_imag_16_fu_325_p3 = ((index_invert_control_imag_fu_281_p3[0:0] == 1'b1) ? lut_index_imag_15_fu_319_p2 : lut_index_imag_fu_311_p3);

assign lut_index_imag_fu_311_p3 = {{trunc_ln112_fu_307_p1}, {1'd0}};

assign lut_index_real_15_fu_356_p2 = (8'd0 - lut_index_real_fu_352_p1);

assign lut_index_real_16_fu_362_p3 = ((index_invert_control_real_fu_338_p3[0:0] == 1'b1) ? lut_index_real_15_fu_356_p2 : lut_index_real_fu_352_p1);

assign lut_index_real_fu_352_p1 = index_cos_fu_275_p2[7:0];

assign mul_ln35_fu_702_p0 = sext_ln35_4_fu_699_p1;

assign mul_ln35_fu_702_p1 = sext_ln35_3_fu_696_p1;

assign mul_ln36_fu_724_p0 = sext_ln36_1_fu_721_p1;

assign mul_ln36_fu_724_p1 = sext_ln36_fu_718_p1;

assign mul_ln39_fu_740_p0 = sext_ln36_1_fu_721_p1;

assign mul_ln39_fu_740_p1 = sext_ln35_3_fu_696_p1;

assign mul_ln40_fu_756_p0 = sext_ln35_4_fu_699_p1;

assign mul_ln40_fu_756_p1 = sext_ln36_fu_718_p1;

assign output_negate_control_imag_fu_576_p3 = k_reg_178[32'd8];

assign output_negate_control_real_fu_633_p3 = index_cos_reg_890_pp0_iter1_reg[32'd9];

assign output_saturation_control_imag_fu_301_p2 = (icmp_ln111_fu_289_p2 | icmp_ln111_1_fu_295_p2);

assign output_saturation_control_real_fu_645_p2 = (icmp_ln129_fu_640_p2 | icmp_ln129_1_reg_906_pp0_iter1_reg);

assign p_complexOp1_M_real_fu_229_p1 = fftOutData_local2_dout[15:0];

assign p_r_M_imag_25_fu_486_p2 = (imag2_64_fu_470_p4 + imag2_63_fu_418_p4);

assign p_r_M_imag_27_fu_550_p2 = (imag2_65_fu_534_p4 + imag2_63_fu_418_p4);

assign p_r_M_real_25_fu_480_p2 = (real1_64_fu_444_p4 + real1_63_fu_392_p4);

assign p_r_M_real_27_fu_544_p2 = (real1_65_fu_518_p4 + real1_63_fu_392_p4);

assign p_shl20_fu_457_p3 = {{p_complexOp1_M_imag_1_reg_884}, {15'd0}};

assign p_shl21_fu_431_p3 = {{p_complexOp1_M_real_1_reg_878}, {15'd0}};

assign p_shl22_fu_405_p3 = {{p_complexOp1_M_imag_reg_872}, {15'd0}};

assign p_shl23_fu_379_p3 = {{p_complexOp1_M_real_reg_866}, {15'd0}};

assign real1_63_fu_392_p4 = {{sub_ln35_fu_386_p2[30:15]}};

assign real1_64_fu_444_p4 = {{sub_ln35_25_fu_438_p2[30:15]}};

assign real1_65_fu_518_p4 = {{sub_ln35_26_fu_512_p2[30:15]}};

assign real1_66_fu_792_p4 = {{sub_ln35_27_fu_786_p2[30:15]}};

assign realCosVal_fu_688_p3 = ((output_negate_control_real_fu_633_p3[0:0] == 1'b1) ? select_ln139_1_cast_fu_684_p1 : temp_out_cos_fu_650_p3);

assign real_out_fu_832_p2 = (real1_reg_958 - real2_reg_963);

assign select_ln123_1_cast_fu_617_p1 = select_ln123_fu_609_p3;

assign select_ln123_fu_609_p3 = ((tmp_77_fu_601_p3[0:0] == 1'b1) ? 15'd32767 : trunc_ln123_fu_597_p1);

assign select_ln139_1_cast_fu_684_p1 = select_ln139_fu_676_p3;

assign select_ln139_fu_676_p3 = ((tmp_80_fu_668_p3[0:0] == 1'b1) ? 15'd32767 : trunc_ln139_fu_664_p1);

assign sext_ln35_1_fu_428_p1 = p_complexOp1_M_real_1_reg_878;

assign sext_ln35_25_fu_782_p1 = $signed(tmp_73_fu_775_p3);

assign sext_ln35_2_fu_772_p1 = trunc_ln_reg_921_pp0_iter3_reg;

assign sext_ln35_3_fu_696_p1 = $signed(trunc_ln95_2_reg_933_pp0_iter2_reg);

assign sext_ln35_4_fu_699_p1 = $signed(realCosVal_reg_953);

assign sext_ln35_fu_376_p1 = p_complexOp1_M_real_reg_866;

assign sext_ln36_1_fu_721_p1 = $signed(imagSinVal_reg_943_pp0_iter2_reg);

assign sext_ln36_fu_718_p1 = $signed(trunc_ln95_3_reg_938_pp0_iter2_reg);

assign sext_ln37_fu_802_p1 = trunc_ln95_1_reg_927_pp0_iter3_reg;

assign sext_ln40_10_fu_812_p1 = $signed(tmp_74_fu_805_p3);

assign sext_ln40_1_fu_454_p1 = p_complexOp1_M_imag_1_reg_884;

assign sext_ln40_fu_402_p1 = p_complexOp1_M_imag_reg_872;

assign sub_ln123_fu_591_p2 = (16'd0 - temp_out_sin_fu_584_p3);

assign sub_ln139_fu_658_p2 = (16'd0 - temp_out_cos_fu_650_p3);

assign sub_ln35_25_fu_438_p2 = ($signed(p_shl21_fu_431_p3) - $signed(sext_ln35_1_fu_428_p1));

assign sub_ln35_26_fu_512_p2 = (31'd0 - p_shl21_fu_431_p3);

assign sub_ln35_27_fu_786_p2 = ($signed(sext_ln35_25_fu_782_p1) - $signed(sext_ln35_2_fu_772_p1));

assign sub_ln35_fu_386_p2 = ($signed(p_shl23_fu_379_p3) - $signed(sext_ln35_fu_376_p1));

assign sub_ln40_25_fu_464_p2 = ($signed(p_shl20_fu_457_p3) - $signed(sext_ln40_1_fu_454_p1));

assign sub_ln40_26_fu_528_p2 = (31'd0 - p_shl20_fu_457_p3);

assign sub_ln40_27_fu_816_p2 = ($signed(sext_ln40_10_fu_812_p1) - $signed(sext_ln37_fu_802_p1));

assign sub_ln40_fu_412_p2 = ($signed(p_shl22_fu_405_p3) - $signed(sext_ln40_fu_402_p1));

assign temp_out_cos_fu_650_p3 = ((output_saturation_control_real_fu_645_p2[0:0] == 1'b1) ? 16'd32768 : twiddleObj_M_imag_q0);

assign temp_out_sin_fu_584_p3 = ((output_saturation_control_imag_reg_896[0:0] == 1'b1) ? 16'd32768 : twiddleObj_M_imag_q1);

assign tmp_72_fu_206_p4 = {{ap_phi_mux_k_phi_fu_182_p4[31:8]}};

assign tmp_73_fu_775_p3 = {{trunc_ln_reg_921_pp0_iter3_reg}, {15'd0}};

assign tmp_74_fu_805_p3 = {{trunc_ln95_1_reg_927_pp0_iter3_reg}, {15'd0}};

assign tmp_77_fu_601_p3 = sub_ln123_fu_591_p2[32'd15];

assign tmp_80_fu_668_p3 = sub_ln139_fu_658_p2[32'd15];

assign tmp_nbreadreq_fu_120_p3 = fftOutData_local2_empty_n;

assign trunc_ln112_fu_307_p1 = ap_phi_mux_k_phi_fu_182_p4[6:0];

assign trunc_ln123_fu_597_p1 = sub_ln123_fu_591_p2[14:0];

assign trunc_ln139_fu_664_p1 = sub_ln139_fu_658_p2[14:0];

assign trunc_ln177_fu_263_p1 = ap_phi_mux_k_phi_fu_182_p4[8:0];

assign twiddleObj_M_imag_address0 = zext_ln132_fu_629_p1;

assign twiddleObj_M_imag_address1 = zext_ln114_fu_333_p1;

assign zext_ln114_fu_333_p1 = lut_index_imag_16_fu_325_p3;

assign zext_ln132_fu_629_p1 = lut_index_real_16_reg_911;

always @ (posedge ap_clk) begin
    index_cos_reg_890[0] <= 1'b0;
    index_cos_reg_890_pp0_iter1_reg[0] <= 1'b0;
    lut_index_real_16_reg_911[0] <= 1'b0;
end

endmodule //fft_top_fftStageKernelS2S
