<dec f='llvm/build/lib/Target/ARM/ARMGenRegisterInfo.inc' l='54' type='34'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.h' l='78' c='_ZN4llvmL18isARMArea3RegisterEjb'/>
<use f='llvm/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp' l='1037' u='r' c='_ZL22determineFPRegsToClearRKN4llvm12MachineInstrERNS_9BitVectorE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp' l='1046' u='r' c='_ZL22determineFPRegsToClearRKN4llvm12MachineInstrERNS_9BitVectorE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp' l='1510' u='r' c='_ZL18definesOrUsesFPRegRKN4llvm12MachineInstrE'/>
<use f='llvm/build/lib/Target/ARM/ARMGenAsmMatcher.inc' l='9441' c='_ZL20validateOperandClassRN4llvm18MCParsedAsmOperandEN12_GLOBAL__N_114MatchClassKindE'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='1340'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCTargetDesc.cpp' l='293' u='r' c='_ZN4llvm6ARM_MC22initLLVMToCVRegMappingEPNS_14MCRegisterInfoE'/>
