#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x555cda8a68a0 .scope module, "ffd" "ffd" 2 56;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
o0x7f85ec4df018 .functor BUFZ 1, C4<z>; HiZ drive
v0x555cda8a7240_0 .net "carga", 0 0, o0x7f85ec4df018;  0 drivers
o0x7f85ec4df048 .functor BUFZ 1, C4<z>; HiZ drive
v0x555cda8e24b0_0 .net "clk", 0 0, o0x7f85ec4df048;  0 drivers
o0x7f85ec4df078 .functor BUFZ 1, C4<z>; HiZ drive
v0x555cda8e2570_0 .net "d", 0 0, o0x7f85ec4df078;  0 drivers
v0x555cda8e2610_0 .var "q", 0 0;
o0x7f85ec4df0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555cda8e26d0_0 .net "reset", 0 0, o0x7f85ec4df0d8;  0 drivers
E_0x555cda8ae760 .event posedge, v0x555cda8e26d0_0, v0x555cda8e24b0_0;
S_0x555cda8a6b80 .scope module, "microc" "microc" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_abs"
    .port_info 3 /INPUT 1 "s_inc"
    .port_info 4 /INPUT 1 "s_inm"
    .port_info 5 /INPUT 1 "we3"
    .port_info 6 /INPUT 1 "wez"
    .port_info 7 /INPUT 3 "op"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 6 "opcode"
v0x555cda8e75a0_0 .net "alu_out", 7 0, v0x555cda8e3460_0;  1 drivers
o0x7f85ec4df1f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555cda8e76b0_0 .net "clk", 0 0, o0x7f85ec4df1f8;  0 drivers
v0x555cda8e7770_0 .net "inm", 7 0, L_0x555cda8f9330;  1 drivers
v0x555cda8e7840_0 .net "instruction", 15 0, L_0x555cda8f8f10;  1 drivers
v0x555cda8e7910_0 .net "mux_out", 9 0, L_0x555cda8e8bf0;  1 drivers
o0x7f85ec4df408 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x555cda8e7a50_0 .net "op", 2 0, o0x7f85ec4df408;  0 drivers
v0x555cda8e7af0_0 .net "opcode", 5 0, L_0x555cda8f90c0;  1 drivers
v0x555cda8e7bb0_0 .net "pc_in", 9 0, L_0x555cda8e8980;  1 drivers
v0x555cda8e7cc0_0 .net "pc_out", 9 0, v0x555cda8e2cc0_0;  1 drivers
v0x555cda8e7d80_0 .net "rd1", 7 0, L_0x555cda8f9b10;  1 drivers
v0x555cda8e7e40_0 .net "rd2", 7 0, L_0x555cda8fa1d0;  1 drivers
o0x7f85ec4df288 .functor BUFZ 1, C4<z>; HiZ drive
v0x555cda8e7f50_0 .net "reset", 0 0, o0x7f85ec4df288;  0 drivers
o0x7f85ec4df8b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555cda8e7ff0_0 .net "s_abs", 0 0, o0x7f85ec4df8b8;  0 drivers
o0x7f85ec4dfa08 .functor BUFZ 1, C4<z>; HiZ drive
v0x555cda8e8090_0 .net "s_inc", 0 0, o0x7f85ec4dfa08;  0 drivers
o0x7f85ec4df738 .functor BUFZ 1, C4<z>; HiZ drive
v0x555cda8e8130_0 .net "s_inm", 0 0, o0x7f85ec4df738;  0 drivers
v0x555cda8e81d0_0 .net "sum_out", 9 0, L_0x555cda8f8e70;  1 drivers
L_0x7f85ec4960a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
RS_0x7f85ec4e0128 .resolv tri, L_0x555cda8f9510, L_0x7f85ec4960a8;
v0x555cda8e82c0_0 .net8 "variableBasura", 7 0, RS_0x7f85ec4e0128;  2 drivers
v0x555cda8e8470_0 .net "wd3", 7 0, L_0x555cda8f9400;  1 drivers
o0x7f85ec4dfeb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555cda8e8560_0 .net "we3", 0 0, o0x7f85ec4dfeb8;  0 drivers
o0x7f85ec4e0158 .functor BUFZ 1, C4<z>; HiZ drive
v0x555cda8e8600_0 .net "wez", 0 0, o0x7f85ec4e0158;  0 drivers
o0x7f85ec4e0188 .functor BUFZ 1, C4<z>; HiZ drive
v0x555cda8e86a0_0 .net "z", 0 0, o0x7f85ec4e0188;  0 drivers
v0x555cda8e8760_0 .net "zalu", 0 0, L_0x555cda8fa890;  1 drivers
L_0x555cda8e8ab0 .part L_0x555cda8f8f10, 0, 10;
L_0x555cda8e8d20 .part L_0x555cda8f8f10, 0, 10;
L_0x555cda8f90c0 .part L_0x555cda8f8f10, 10, 6;
L_0x555cda8f9330 .part L_0x555cda8f8f10, 4, 8;
L_0x555cda8f9510 .part L_0x555cda8f8f10, 4, 8;
L_0x555cda8fa370 .part RS_0x7f85ec4e0128, 4, 4;
L_0x555cda8fa450 .part RS_0x7f85ec4e0128, 0, 4;
L_0x555cda8fa580 .part L_0x555cda8f8f10, 0, 4;
S_0x555cda8e2830 .scope module, "PC" "registro" 3 11, 2 35 0, S_0x555cda8a6b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x555cda8e2a20 .param/l "WIDTH" 0 2 35, +C4<00000000000000000000000000001010>;
v0x555cda8e2b00_0 .net "clk", 0 0, o0x7f85ec4df1f8;  alias, 0 drivers
v0x555cda8e2be0_0 .net "d", 9 0, L_0x555cda8e8980;  alias, 1 drivers
v0x555cda8e2cc0_0 .var "q", 9 0;
v0x555cda8e2d80_0 .net "reset", 0 0, o0x7f85ec4df288;  alias, 0 drivers
E_0x555cda8af070 .event posedge, v0x555cda8e2d80_0, v0x555cda8e2b00_0;
S_0x555cda8e2ec0 .scope module, "alu" "alu" 3 31, 4 1 0, S_0x555cda8a6b80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x555cda8fa890 .functor NOT 1, L_0x555cda8fa7f0, C4<0>, C4<0>, C4<0>;
v0x555cda8e30d0_0 .net *"_s3", 0 0, L_0x555cda8fa7f0;  1 drivers
v0x555cda8e31b0_0 .net "a", 7 0, L_0x555cda8f9b10;  alias, 1 drivers
v0x555cda8e3290_0 .net "b", 7 0, L_0x555cda8fa1d0;  alias, 1 drivers
v0x555cda8e3380_0 .net "op", 2 0, o0x7f85ec4df408;  alias, 0 drivers
v0x555cda8e3460_0 .var "s", 7 0;
v0x555cda8e3590_0 .net "y", 7 0, v0x555cda8e3460_0;  alias, 1 drivers
v0x555cda8e3670_0 .net "zero", 0 0, L_0x555cda8fa890;  alias, 1 drivers
E_0x555cda8aeb80 .event edge, v0x555cda8e3380_0, v0x555cda8e3290_0, v0x555cda8e31b0_0;
L_0x555cda8fa7f0 .reduce/or v0x555cda8e3460_0;
S_0x555cda8e37d0 .scope module, "memory" "memprog" 3 19, 5 3 0, S_0x555cda8a6b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x555cda8f8f10 .functor BUFZ 16, L_0x555cda8f91f0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555cda8e39f0_0 .net *"_s0", 15 0, L_0x555cda8f91f0;  1 drivers
v0x555cda8e3af0_0 .net *"_s2", 11 0, L_0x555cda8f9290;  1 drivers
L_0x7f85ec496060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555cda8e3bd0_0 .net *"_s5", 1 0, L_0x7f85ec496060;  1 drivers
v0x555cda8e3cc0_0 .net "a", 9 0, v0x555cda8e2cc0_0;  alias, 1 drivers
v0x555cda8e3db0_0 .net "clk", 0 0, o0x7f85ec4df1f8;  alias, 0 drivers
v0x555cda8e3ea0 .array "mem", 1023 0, 15 0;
v0x555cda8e3f40_0 .net "rd", 15 0, L_0x555cda8f8f10;  alias, 1 drivers
L_0x555cda8f91f0 .array/port v0x555cda8e3ea0, L_0x555cda8f9290;
L_0x555cda8f9290 .concat [ 10 2 0 0], v0x555cda8e2cc0_0, L_0x7f85ec496060;
S_0x555cda8e4080 .scope module, "muxINM" "mux2" 3 23, 2 46 0, S_0x555cda8a6b80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0x555cda8e4250 .param/l "WIDTH" 0 2 46, +C4<00000000000000000000000000001000>;
v0x555cda8e4350_0 .net "d0", 7 0, v0x555cda8e3460_0;  alias, 1 drivers
v0x555cda8e4440_0 .net "d1", 7 0, L_0x555cda8f9330;  alias, 1 drivers
v0x555cda8e4500_0 .net "s", 0 0, o0x7f85ec4df738;  alias, 0 drivers
v0x555cda8e45d0_0 .net "y", 7 0, L_0x555cda8f9400;  alias, 1 drivers
L_0x555cda8f9400 .functor MUXZ 8, v0x555cda8e3460_0, L_0x555cda8f9330, o0x7f85ec4df738, C4<>;
S_0x555cda8e4760 .scope module, "muxPC" "mux2" 3 13, 2 46 0, S_0x555cda8a6b80;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x555cda8e4980 .param/l "WIDTH" 0 2 46, +C4<00000000000000000000000000001010>;
v0x555cda8e4a90_0 .net "d0", 9 0, L_0x555cda8f8e70;  alias, 1 drivers
v0x555cda8e4b90_0 .net "d1", 9 0, L_0x555cda8e8ab0;  1 drivers
v0x555cda8e4c70_0 .net "s", 0 0, o0x7f85ec4df8b8;  alias, 0 drivers
v0x555cda8e4d40_0 .net "y", 9 0, L_0x555cda8e8980;  alias, 1 drivers
L_0x555cda8e8980 .functor MUXZ 10, L_0x555cda8f8e70, L_0x555cda8e8ab0, o0x7f85ec4df8b8, C4<>;
S_0x555cda8e4ec0 .scope module, "muxSUM" "mux2" 3 14, 2 46 0, S_0x555cda8a6b80;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x555cda8e5090 .param/l "WIDTH" 0 2 46, +C4<00000000000000000000000000001010>;
v0x555cda8e51d0_0 .net "d0", 9 0, L_0x555cda8e8d20;  1 drivers
L_0x7f85ec496018 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x555cda8e52d0_0 .net "d1", 9 0, L_0x7f85ec496018;  1 drivers
v0x555cda8e53b0_0 .net "s", 0 0, o0x7f85ec4dfa08;  alias, 0 drivers
v0x555cda8e5480_0 .net "y", 9 0, L_0x555cda8e8bf0;  alias, 1 drivers
L_0x555cda8e8bf0 .functor MUXZ 10, L_0x555cda8e8d20, L_0x7f85ec496018, o0x7f85ec4dfa08, C4<>;
S_0x555cda8e5610 .scope module, "register" "regfile" 3 29, 2 4 0, S_0x555cda8a6b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x555cda8e5940_0 .net *"_s0", 31 0, L_0x555cda8f9600;  1 drivers
v0x555cda8e5a40_0 .net *"_s10", 5 0, L_0x555cda8f9950;  1 drivers
L_0x7f85ec496180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555cda8e5b20_0 .net *"_s13", 1 0, L_0x7f85ec496180;  1 drivers
L_0x7f85ec4961c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555cda8e5be0_0 .net/2u *"_s14", 7 0, L_0x7f85ec4961c8;  1 drivers
v0x555cda8e5cc0_0 .net *"_s18", 31 0, L_0x555cda8f9ca0;  1 drivers
L_0x7f85ec496210 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555cda8e5df0_0 .net *"_s21", 27 0, L_0x7f85ec496210;  1 drivers
L_0x7f85ec496258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555cda8e5ed0_0 .net/2u *"_s22", 31 0, L_0x7f85ec496258;  1 drivers
v0x555cda8e5fb0_0 .net *"_s24", 0 0, L_0x555cda8f9e60;  1 drivers
v0x555cda8e6070_0 .net *"_s26", 7 0, L_0x555cda8f9f50;  1 drivers
v0x555cda8e6150_0 .net *"_s28", 5 0, L_0x555cda8fa040;  1 drivers
L_0x7f85ec4960f0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555cda8e6230_0 .net *"_s3", 27 0, L_0x7f85ec4960f0;  1 drivers
L_0x7f85ec4962a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555cda8e6310_0 .net *"_s31", 1 0, L_0x7f85ec4962a0;  1 drivers
L_0x7f85ec4962e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555cda8e63f0_0 .net/2u *"_s32", 7 0, L_0x7f85ec4962e8;  1 drivers
L_0x7f85ec496138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555cda8e64d0_0 .net/2u *"_s4", 31 0, L_0x7f85ec496138;  1 drivers
v0x555cda8e65b0_0 .net *"_s6", 0 0, L_0x555cda8f9770;  1 drivers
v0x555cda8e6670_0 .net *"_s8", 7 0, L_0x555cda8f98b0;  1 drivers
v0x555cda8e6750_0 .net "clk", 0 0, o0x7f85ec4df1f8;  alias, 0 drivers
v0x555cda8e6900_0 .net "ra1", 3 0, L_0x555cda8fa370;  1 drivers
v0x555cda8e69e0_0 .net "ra2", 3 0, L_0x555cda8fa450;  1 drivers
v0x555cda8e6ac0_0 .net "rd1", 7 0, L_0x555cda8f9b10;  alias, 1 drivers
v0x555cda8e6b80_0 .net "rd2", 7 0, L_0x555cda8fa1d0;  alias, 1 drivers
v0x555cda8e6c20 .array "regb", 15 0, 7 0;
v0x555cda8e6cc0_0 .net "wa3", 3 0, L_0x555cda8fa580;  1 drivers
v0x555cda8e6da0_0 .net "wd3", 7 0, L_0x555cda8f9400;  alias, 1 drivers
v0x555cda8e6e90_0 .net "we3", 0 0, o0x7f85ec4dfeb8;  alias, 0 drivers
E_0x555cda8aed80 .event posedge, v0x555cda8e2b00_0;
L_0x555cda8f9600 .concat [ 4 28 0 0], L_0x555cda8fa370, L_0x7f85ec4960f0;
L_0x555cda8f9770 .cmp/ne 32, L_0x555cda8f9600, L_0x7f85ec496138;
L_0x555cda8f98b0 .array/port v0x555cda8e6c20, L_0x555cda8f9950;
L_0x555cda8f9950 .concat [ 4 2 0 0], L_0x555cda8fa370, L_0x7f85ec496180;
L_0x555cda8f9b10 .functor MUXZ 8, L_0x7f85ec4961c8, L_0x555cda8f98b0, L_0x555cda8f9770, C4<>;
L_0x555cda8f9ca0 .concat [ 4 28 0 0], L_0x555cda8fa450, L_0x7f85ec496210;
L_0x555cda8f9e60 .cmp/ne 32, L_0x555cda8f9ca0, L_0x7f85ec496258;
L_0x555cda8f9f50 .array/port v0x555cda8e6c20, L_0x555cda8fa040;
L_0x555cda8fa040 .concat [ 4 2 0 0], L_0x555cda8fa450, L_0x7f85ec4962a0;
L_0x555cda8fa1d0 .functor MUXZ 8, L_0x7f85ec4962e8, L_0x555cda8f9f50, L_0x555cda8f9e60, C4<>;
S_0x555cda8e7080 .scope module, "sum" "sum" 3 15, 2 28 0, S_0x555cda8a6b80;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
v0x555cda8e7270_0 .net "a", 9 0, v0x555cda8e2cc0_0;  alias, 1 drivers
v0x555cda8e73a0_0 .net "b", 9 0, L_0x555cda8e8bf0;  alias, 1 drivers
v0x555cda8e7460_0 .net "y", 9 0, L_0x555cda8f8e70;  alias, 1 drivers
L_0x555cda8f8e70 .arith/sum 10, v0x555cda8e2cc0_0, L_0x555cda8e8bf0;
    .scope S_0x555cda8a68a0;
T_0 ;
    %wait E_0x555cda8ae760;
    %load/vec4 v0x555cda8e26d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555cda8e2610_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x555cda8a7240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x555cda8e2570_0;
    %assign/vec4 v0x555cda8e2610_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x555cda8e2830;
T_1 ;
    %wait E_0x555cda8af070;
    %load/vec4 v0x555cda8e2d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x555cda8e2cc0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x555cda8e2be0_0;
    %assign/vec4 v0x555cda8e2cc0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555cda8e37d0;
T_2 ;
    %vpi_call 5 11 "$readmemb", "progfile.dat", v0x555cda8e3ea0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x555cda8e5610;
T_3 ;
    %vpi_call 2 14 "$readmemb", "regfile.dat", v0x555cda8e6c20 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x555cda8e5610;
T_4 ;
    %wait E_0x555cda8aed80;
    %load/vec4 v0x555cda8e6e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x555cda8e6da0_0;
    %load/vec4 v0x555cda8e6cc0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555cda8e6c20, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x555cda8e2ec0;
T_5 ;
    %wait E_0x555cda8aeb80;
    %load/vec4 v0x555cda8e3380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x555cda8e3460_0, 0, 8;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0x555cda8e31b0_0;
    %store/vec4 v0x555cda8e3460_0, 0, 8;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v0x555cda8e31b0_0;
    %inv;
    %store/vec4 v0x555cda8e3460_0, 0, 8;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0x555cda8e31b0_0;
    %load/vec4 v0x555cda8e3290_0;
    %add;
    %store/vec4 v0x555cda8e3460_0, 0, 8;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x555cda8e31b0_0;
    %load/vec4 v0x555cda8e3290_0;
    %sub;
    %store/vec4 v0x555cda8e3460_0, 0, 8;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x555cda8e31b0_0;
    %load/vec4 v0x555cda8e3290_0;
    %and;
    %store/vec4 v0x555cda8e3460_0, 0, 8;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x555cda8e31b0_0;
    %load/vec4 v0x555cda8e3290_0;
    %or;
    %store/vec4 v0x555cda8e3460_0, 0, 8;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x555cda8e31b0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x555cda8e3460_0, 0, 8;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x555cda8e3290_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x555cda8e3460_0, 0, 8;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "componentes.v";
    "microc.v";
    "alu.v";
    "memprog.v";
