{"sha": "33db2060b08b71034b5fb5eea16a87f473b32246", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MzNkYjIwNjBiMDhiNzEwMzRiNWZiNWVlYTE2YTg3ZjQ3M2IzMjI0Ng==", "commit": {"author": {"name": "Mark Shinwell", "email": "shinwell@codesourcery.com", "date": "2008-05-28T10:33:39Z"}, "committer": {"name": "Maxim Kuvyrkov", "email": "mkuvyrkov@gcc.gnu.org", "date": "2008-05-28T10:33:39Z"}, "message": "mips.c (mips_cpu_info_table): Add loongson2e and loongson2f entries.\n\n2008-05-28  Mark Shinwell  <shinwell@codesourcery.com>\n\n\t* config/mips/mips.c (mips_cpu_info_table): Add loongson2e\n\tand loongson2f entries.\n\t(mips_rtx_cost_data): Add entries for Loongson-2E/2F.\n\t* config/mips/mips.h (processor_type): Add Loongson-2E\n\tand Loongson-2F entries.\n\t(TARGET_LOONGSON_2E, TARGET_LOONGSON_2F, TARGET_LOONGSON_2EF): New.\n\t(MIPS_ISA_LEVEL_SPEC): Handle Loongson-2E/2F.\n\t* config/mips/mips.md (define_attr cpu): Add loongson2e and loongson2f.\n\t* doc/invoke.texi (MIPS Options): Document loongson2e\n\tand loongson2f processor names.\n\nFrom-SVN: r136071", "tree": {"sha": "e1431e494a19b549a3c3710c8c2182938273941d", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/e1431e494a19b549a3c3710c8c2182938273941d"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/33db2060b08b71034b5fb5eea16a87f473b32246", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/33db2060b08b71034b5fb5eea16a87f473b32246", "html_url": "https://github.com/Rust-GCC/gccrs/commit/33db2060b08b71034b5fb5eea16a87f473b32246", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/33db2060b08b71034b5fb5eea16a87f473b32246/comments", "author": null, "committer": null, "parents": [{"sha": "3dce86b99c0a7bf423f83d8e7ac00d1886bfc81b", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3dce86b99c0a7bf423f83d8e7ac00d1886bfc81b", "html_url": "https://github.com/Rust-GCC/gccrs/commit/3dce86b99c0a7bf423f83d8e7ac00d1886bfc81b"}], "stats": {"total": 32, "additions": 30, "deletions": 2}, "files": [{"sha": "6af46e5e833fb6e4157775f67f021e85072c8eb0", "filename": "gcc/ChangeLog", "status": "modified", "additions": 13, "deletions": 0, "changes": 13, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/33db2060b08b71034b5fb5eea16a87f473b32246/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/33db2060b08b71034b5fb5eea16a87f473b32246/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=33db2060b08b71034b5fb5eea16a87f473b32246", "patch": "@@ -1,3 +1,16 @@\n+2008-05-28  Mark Shinwell  <shinwell@codesourcery.com>\n+\n+\t* config/mips/mips.c (mips_cpu_info_table): Add loongson2e\n+\tand loongson2f entries.\n+\t(mips_rtx_cost_data): Add entries for Loongson-2E/2F.\n+\t* config/mips/mips.h (processor_type): Add Loongson-2E\n+\tand Loongson-2F entries.\n+\t(TARGET_LOONGSON_2E, TARGET_LOONGSON_2F, TARGET_LOONGSON_2EF): New.\n+\t(MIPS_ISA_LEVEL_SPEC): Handle Loongson-2E/2F.\n+\t* config/mips/mips.md (define_attr cpu): Add loongson2e and loongson2f.\n+\t* doc/invoke.texi (MIPS Options): Document loongson2e\n+\tand loongson2f processor names.\n+\n 2008-05-27  H.J. Lu  <hongjiu.lu@intel.com>\n \n \tPR target/35767"}, {"sha": "b12e2e24c6287d3881e2455afd5951a7da918ec0", "filename": "gcc/config/mips/mips.c", "status": "modified", "additions": 9, "deletions": 0, "changes": 9, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/33db2060b08b71034b5fb5eea16a87f473b32246/gcc%2Fconfig%2Fmips%2Fmips.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/33db2060b08b71034b5fb5eea16a87f473b32246/gcc%2Fconfig%2Fmips%2Fmips.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Fmips.c?ref=33db2060b08b71034b5fb5eea16a87f473b32246", "patch": "@@ -584,6 +584,9 @@ static const struct mips_cpu_info mips_cpu_info_table[] = {\n   { \"r4600\", PROCESSOR_R4600, 3, 0 },\n   { \"orion\", PROCESSOR_R4600, 3, 0 },\n   { \"r4650\", PROCESSOR_R4650, 3, 0 },\n+  /* ST Loongson 2E/2F processors.  */\n+  { \"loongson2e\", PROCESSOR_LOONGSON_2E, 3, PTF_AVOID_BRANCHLIKELY },\n+  { \"loongson2f\", PROCESSOR_LOONGSON_2F, 3, PTF_AVOID_BRANCHLIKELY },\n \n   /* MIPS IV processors. */\n   { \"r8000\", PROCESSOR_R8000, 4, 0 },\n@@ -832,6 +835,12 @@ static const struct mips_rtx_cost_data mips_rtx_cost_data[PROCESSOR_MAX] = {\n \t\t     1,           /* branch_cost */\n \t\t     4            /* memory_latency */\n   },\n+  { /* Loongson-2E */\n+    DEFAULT_COSTS\n+  },\n+  { /* Loongson-2F */\n+    DEFAULT_COSTS\n+  },\n   { /* M4k */\n     DEFAULT_COSTS\n   },"}, {"sha": "402cd579c5cfe755dd3edaa29ca62ddc49491b94", "filename": "gcc/config/mips/mips.h", "status": "modified", "additions": 6, "deletions": 1, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/33db2060b08b71034b5fb5eea16a87f473b32246/gcc%2Fconfig%2Fmips%2Fmips.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/33db2060b08b71034b5fb5eea16a87f473b32246/gcc%2Fconfig%2Fmips%2Fmips.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Fmips.h?ref=33db2060b08b71034b5fb5eea16a87f473b32246", "patch": "@@ -47,6 +47,8 @@ enum processor_type {\n   PROCESSOR_74KF2_1,\n   PROCESSOR_74KF1_1,\n   PROCESSOR_74KF3_2,\n+  PROCESSOR_LOONGSON_2E,\n+  PROCESSOR_LOONGSON_2F,\n   PROCESSOR_M4K,\n   PROCESSOR_R3900,\n   PROCESSOR_R6000,\n@@ -237,6 +239,9 @@ enum mips_code_readable_setting {\n #define TARGET_SB1                  (mips_arch == PROCESSOR_SB1\t\t\\\n \t\t\t\t     || mips_arch == PROCESSOR_SB1A)\n #define TARGET_SR71K                (mips_arch == PROCESSOR_SR71000)\n+#define TARGET_LOONGSON_2E          (mips_arch == PROCESSOR_LOONGSON_2E)\n+#define TARGET_LOONGSON_2F          (mips_arch == PROCESSOR_LOONGSON_2F)\n+#define TARGET_LOONGSON_2EF         (TARGET_LOONGSON_2E || TARGET_LOONGSON_2F)\n \n /* Scheduling target defines.  */\n #define TUNE_MIPS3000               (mips_tune == PROCESSOR_R3000)\n@@ -646,7 +651,7 @@ enum mips_code_readable_setting {\n   \"%{\" MIPS_ISA_LEVEL_OPTION_SPEC \":;: \\\n      %{march=mips1|march=r2000|march=r3000|march=r3900:-mips1} \\\n      %{march=mips2|march=r6000:-mips2} \\\n-     %{march=mips3|march=r4*|march=vr4*|march=orion:-mips3} \\\n+     %{march=mips3|march=r4*|march=vr4*|march=orion|march=loongson2*:-mips3} \\\n      %{march=mips4|march=r8000|march=vr5*|march=rm7000|march=rm9000:-mips4} \\\n      %{march=mips32|march=4kc|march=4km|march=4kp|march=4ksc:-mips32} \\\n      %{march=mips32r2|march=m4k|march=4ke*|march=4ksd|march=24k* \\"}, {"sha": "592ad528042fd2556d6f4ba3d610501f2e98247d", "filename": "gcc/config/mips/mips.md", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/33db2060b08b71034b5fb5eea16a87f473b32246/gcc%2Fconfig%2Fmips%2Fmips.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/33db2060b08b71034b5fb5eea16a87f473b32246/gcc%2Fconfig%2Fmips%2Fmips.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Fmips.md?ref=33db2060b08b71034b5fb5eea16a87f473b32246", "patch": "@@ -415,7 +415,7 @@\n ;; Attribute describing the processor.  This attribute must match exactly\n ;; with the processor_type enumeration in mips.h.\n (define_attr \"cpu\"\n-  \"r3000,4kc,4kp,5kc,5kf,20kc,24kc,24kf2_1,24kf1_1,74kc,74kf2_1,74kf1_1,74kf3_2,m4k,r3900,r6000,r4000,r4100,r4111,r4120,r4130,r4300,r4600,r4650,r5000,r5400,r5500,r7000,r8000,r9000,sb1,sb1a,sr71000\"\n+  \"r3000,4kc,4kp,5kc,5kf,20kc,24kc,24kf2_1,24kf1_1,74kc,74kf2_1,74kf1_1,74kf3_2,loongson2e,loongson2f,m4k,r3900,r6000,r4000,r4100,r4111,r4120,r4130,r4300,r4600,r4650,r5000,r5400,r5500,r7000,r8000,r9000,sb1,sb1a,sr71000\"\n   (const (symbol_ref \"mips_tune\")))\n \n ;; The type of hardware hazard associated with this instruction."}, {"sha": "6dbd19ea2f9ef79737e4a06ad9f1ebf394b11a51", "filename": "gcc/doc/invoke.texi", "status": "modified", "additions": 1, "deletions": 0, "changes": 1, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/33db2060b08b71034b5fb5eea16a87f473b32246/gcc%2Fdoc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/33db2060b08b71034b5fb5eea16a87f473b32246/gcc%2Fdoc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finvoke.texi?ref=33db2060b08b71034b5fb5eea16a87f473b32246", "patch": "@@ -11936,6 +11936,7 @@ The processor names are:\n @samp{24kec}, @samp{24kef2_1}, @samp{24kef1_1},\n @samp{34kc}, @samp{34kf2_1}, @samp{34kf1_1},\n @samp{74kc}, @samp{74kf2_1}, @samp{74kf1_1}, @samp{74kf3_2},\n+@samp{loongson2e}, @samp{loongson2f},\n @samp{m4k},\n @samp{orion},\n @samp{r2000}, @samp{r3000}, @samp{r3900}, @samp{r4000}, @samp{r4400},"}]}