Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id ED7AE2669B9
	for <lists+qemu-devel@lfdr.de>; Fri, 11 Sep 2020 22:45:58 +0200 (CEST)
Received: from localhost ([::1]:58714 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1kGpvh-0006Xp-JX
	for lists+qemu-devel@lfdr.de; Fri, 11 Sep 2020 16:45:57 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:33328)
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1kGpuL-0005gR-PB; Fri, 11 Sep 2020 16:44:35 -0400
Received: from mail-il1-x141.google.com ([2607:f8b0:4864:20::141]:34430)
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1kGpuI-0002TJ-P9; Fri, 11 Sep 2020 16:44:33 -0400
Received: by mail-il1-x141.google.com with SMTP id a8so10242319ilk.1;
 Fri, 11 Sep 2020 13:44:29 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;
 h=mime-version:references:in-reply-to:from:date:message-id:subject:to
 :cc:content-transfer-encoding;
 bh=dhjFaTfPFQdEGA1ATP1V1t0XWhagAtXsiHjtfnejfLc=;
 b=ODhbeB9CEqrEUmIbo9g0dTI1jc9Qq1SVF4TCRfXl3eUInqo9kN4d5oNuMeEZXs6mjh
 Bb4wRpZArKDC1zQCn4JvMQOCjPT3qH1pTyvROpyaXWCXs2NCbpEU2X7YDox3uZhCNgDp
 0/4Ouw56uTCB2Ea/2npCc7g/GUjyZ58g7nkIek675eblt9KG54Vlw0JaZPXmPp7/JqeK
 pmng7+GuqXcQIfwhzzP6CK+swY095jA+w1FGObadUwHn9K7B1Cng5BTK5Z/phI8vPv9O
 mXMgMcW6gmFcEqaLSnzCu1vEA2yQfUczp8ZuRIYKJZ17rW9yT/Gq/3Nun8pObTgclHCP
 vJ7w==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:mime-version:references:in-reply-to:from:date
 :message-id:subject:to:cc:content-transfer-encoding;
 bh=dhjFaTfPFQdEGA1ATP1V1t0XWhagAtXsiHjtfnejfLc=;
 b=nlk2+Lt/ul2YcMEUR2lTNzt97VJt+T8tUM7iXTzpWOk4rPa1l94TaLhaksHRzjzl/2
 iMiYswmwIVXMBHns5rAn2rQbT7hnqYb6vfMIsrMiwk3kPvG7E6lbcSkV8MMLiI8eKkaA
 XyFULbtjzlVvkdv9Wv7yTjF4SzQxsi5pbi/jqa8u/Gw1KOS0Xajo+GMzW/3zzLWDFrys
 gduN70PWmuBhPI6gQuvMFGQBvrIyfdGALvbwSMeEznaP+Jb8ZEAb5Y3sjm7uDA9aiS62
 VLGyusngVzc/GwDOOo2y5TI3ahqPLQBh3Vc8Do3KcFClg0RqPdTNlHqSfSPP9qihmOJb
 dyWg==
X-Gm-Message-State: AOAM533UQVHQ2knXyPgV3JthPBP7eumEgtrlyuOt6pvV+1QPKibfXUhJ
 wjXrWPmJbn+vu1f1KsdjPREnHQLS81JLxdSZ7mk=
X-Google-Smtp-Source: ABdhPJyZzjLf6RjgdYNe7aIlL1tbUe7GlrhjA+VL66WoBnelsaCmZ1L1qhxTORsEa8ssiXzrI+p5BsjMM8DNBAe1gg8=
X-Received: by 2002:a92:589a:: with SMTP id z26mr3393227ilf.267.1599857067995; 
 Fri, 11 Sep 2020 13:44:27 -0700 (PDT)
MIME-Version: 1.0
References: <20200911173447.165713-1-ehabkost@redhat.com>
 <20200911173447.165713-3-ehabkost@redhat.com>
In-Reply-To: <20200911173447.165713-3-ehabkost@redhat.com>
From: Alistair Francis <alistair23@gmail.com>
Date: Fri, 11 Sep 2020 13:33:24 -0700
Message-ID: <CAKmqyKOLK0xss-66Qs7t+CWUfo4Opei__R9jS0VAwFGsifwA7w@mail.gmail.com>
Subject: Re: [PATCH v4 2/2] sifive_u: Rename memmap enum constants
To: Eduardo Habkost <ehabkost@redhat.com>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
Received-SPF: pass client-ip=2607:f8b0:4864:20::141;
 envelope-from=alistair23@gmail.com; helo=mail-il1-x141.google.com
X-detected-operating-system: by eggs.gnu.org: No matching host in p0f cache.
 That's all we know.
X-Spam_score_int: -17
X-Spam_score: -1.8
X-Spam_bar: -
X-Spam_report: (-1.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 FREEMAIL_ENVFROM_END_DIGIT=0.25, FREEMAIL_FROM=0.001,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: "open list:RISC-V" <qemu-riscv@nongnu.org>,
 Sagar Karandikar <sagark@eecs.berkeley.edu>,
 Bastian Koppelmann <kbastian@mail.uni-paderborn.de>,
 "qemu-devel@nongnu.org Developers" <qemu-devel@nongnu.org>,
 Alistair Francis <Alistair.Francis@wdc.com>,
 "Daniel P. Berrange" <berrange@redhat.com>,
 Palmer Dabbelt <palmer@dabbelt.com>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

On Fri, Sep 11, 2020 at 10:35 AM Eduardo Habkost <ehabkost@redhat.com> wrot=
e:
>
> Some of the enum constant names conflict with the QOM type check
> macros (SIFIVE_U_OTP, SIFIVE_U_PRCI).  This needs to be addressed
> to allow us to transform the QOM type check macros into functions
> generated by OBJECT_DECLARE_TYPE().
>
> Rename all the constants to SIFIVE_U_DEV_*, to avoid conflicts.
>
> Signed-off-by: Eduardo Habkost <ehabkost@redhat.com>

Reviewed-by: Alistair Francis <alistair.francis@wdc.com>

Alistair

> ---
> Changes v3 -> v4:
> * Patch recreated, rebased to tags/pull-riscv-to-apply-20200910
>
> Link to v3:
> https://lore.kernel.org/qemu-devel/20200825192110.3528606-10-ehabkost@red=
hat.com/
>
> Changes v2 -> v3:
> * Solved conflicts on rebase to latest qemu.git
> * As this is a new patch, Reviewed-by lines from Alistair Francis
>   and Daniel P. Berrang=C3=A9 were dropped
>
> Changes v1 -> v2:
> * Added more details to commit message
> ---
> Cc: Palmer Dabbelt <palmer@dabbelt.com>
> Cc: Alistair Francis <Alistair.Francis@wdc.com>
> Cc: Sagar Karandikar <sagark@eecs.berkeley.edu>
> Cc: Bastian Koppelmann <kbastian@mail.uni-paderborn.de>
> Cc: qemu-riscv@nongnu.org
> Cc: qemu-devel@nongnu.org
> ---
>  include/hw/riscv/sifive_u.h |  34 ++++----
>  hw/riscv/sifive_u.c         | 156 ++++++++++++++++++------------------
>  2 files changed, 95 insertions(+), 95 deletions(-)
>
> diff --git a/include/hw/riscv/sifive_u.h b/include/hw/riscv/sifive_u.h
> index fe5c580845..22e7e6efa1 100644
> --- a/include/hw/riscv/sifive_u.h
> +++ b/include/hw/riscv/sifive_u.h
> @@ -70,23 +70,23 @@ typedef struct SiFiveUState {
>  } SiFiveUState;
>
>  enum {
> -    SIFIVE_U_DEBUG,
> -    SIFIVE_U_MROM,
> -    SIFIVE_U_CLINT,
> -    SIFIVE_U_L2CC,
> -    SIFIVE_U_PDMA,
> -    SIFIVE_U_L2LIM,
> -    SIFIVE_U_PLIC,
> -    SIFIVE_U_PRCI,
> -    SIFIVE_U_UART0,
> -    SIFIVE_U_UART1,
> -    SIFIVE_U_GPIO,
> -    SIFIVE_U_OTP,
> -    SIFIVE_U_DMC,
> -    SIFIVE_U_FLASH0,
> -    SIFIVE_U_DRAM,
> -    SIFIVE_U_GEM,
> -    SIFIVE_U_GEM_MGMT
> +    SIFIVE_U_DEV_DEBUG,
> +    SIFIVE_U_DEV_MROM,
> +    SIFIVE_U_DEV_CLINT,
> +    SIFIVE_U_DEV_L2CC,
> +    SIFIVE_U_DEV_PDMA,
> +    SIFIVE_U_DEV_L2LIM,
> +    SIFIVE_U_DEV_PLIC,
> +    SIFIVE_U_DEV_PRCI,
> +    SIFIVE_U_DEV_UART0,
> +    SIFIVE_U_DEV_UART1,
> +    SIFIVE_U_DEV_GPIO,
> +    SIFIVE_U_DEV_OTP,
> +    SIFIVE_U_DEV_DMC,
> +    SIFIVE_U_DEV_FLASH0,
> +    SIFIVE_U_DEV_DRAM,
> +    SIFIVE_U_DEV_GEM,
> +    SIFIVE_U_DEV_GEM_MGMT
>  };
>
>  enum {
> diff --git a/hw/riscv/sifive_u.c b/hw/riscv/sifive_u.c
> index 4f12a93188..a97637fb33 100644
> --- a/hw/riscv/sifive_u.c
> +++ b/hw/riscv/sifive_u.c
> @@ -70,23 +70,23 @@ static const struct MemmapEntry {
>      hwaddr base;
>      hwaddr size;
>  } sifive_u_memmap[] =3D {
> -    [SIFIVE_U_DEBUG] =3D    {        0x0,      0x100 },
> -    [SIFIVE_U_MROM] =3D     {     0x1000,     0xf000 },
> -    [SIFIVE_U_CLINT] =3D    {  0x2000000,    0x10000 },
> -    [SIFIVE_U_L2CC] =3D     {  0x2010000,     0x1000 },
> -    [SIFIVE_U_PDMA] =3D     {  0x3000000,   0x100000 },
> -    [SIFIVE_U_L2LIM] =3D    {  0x8000000,  0x2000000 },
> -    [SIFIVE_U_PLIC] =3D     {  0xc000000,  0x4000000 },
> -    [SIFIVE_U_PRCI] =3D     { 0x10000000,     0x1000 },
> -    [SIFIVE_U_UART0] =3D    { 0x10010000,     0x1000 },
> -    [SIFIVE_U_UART1] =3D    { 0x10011000,     0x1000 },
> -    [SIFIVE_U_GPIO] =3D     { 0x10060000,     0x1000 },
> -    [SIFIVE_U_OTP] =3D      { 0x10070000,     0x1000 },
> -    [SIFIVE_U_GEM] =3D      { 0x10090000,     0x2000 },
> -    [SIFIVE_U_GEM_MGMT] =3D { 0x100a0000,     0x1000 },
> -    [SIFIVE_U_DMC] =3D      { 0x100b0000,    0x10000 },
> -    [SIFIVE_U_FLASH0] =3D   { 0x20000000, 0x10000000 },
> -    [SIFIVE_U_DRAM] =3D     { 0x80000000,        0x0 },
> +    [SIFIVE_U_DEV_DEBUG] =3D    {        0x0,      0x100 },
> +    [SIFIVE_U_DEV_MROM] =3D     {     0x1000,     0xf000 },
> +    [SIFIVE_U_DEV_CLINT] =3D    {  0x2000000,    0x10000 },
> +    [SIFIVE_U_DEV_L2CC] =3D     {  0x2010000,     0x1000 },
> +    [SIFIVE_U_DEV_PDMA] =3D     {  0x3000000,   0x100000 },
> +    [SIFIVE_U_DEV_L2LIM] =3D    {  0x8000000,  0x2000000 },
> +    [SIFIVE_U_DEV_PLIC] =3D     {  0xc000000,  0x4000000 },
> +    [SIFIVE_U_DEV_PRCI] =3D     { 0x10000000,     0x1000 },
> +    [SIFIVE_U_DEV_UART0] =3D    { 0x10010000,     0x1000 },
> +    [SIFIVE_U_DEV_UART1] =3D    { 0x10011000,     0x1000 },
> +    [SIFIVE_U_DEV_GPIO] =3D     { 0x10060000,     0x1000 },
> +    [SIFIVE_U_DEV_OTP] =3D      { 0x10070000,     0x1000 },
> +    [SIFIVE_U_DEV_GEM] =3D      { 0x10090000,     0x2000 },
> +    [SIFIVE_U_DEV_GEM_MGMT] =3D { 0x100a0000,     0x1000 },
> +    [SIFIVE_U_DEV_DMC] =3D      { 0x100b0000,    0x10000 },
> +    [SIFIVE_U_DEV_FLASH0] =3D   { 0x20000000, 0x10000000 },
> +    [SIFIVE_U_DEV_DRAM] =3D     { 0x80000000,        0x0 },
>  };
>
>  #define OTP_SERIAL          1
> @@ -145,10 +145,10 @@ static void create_fdt(SiFiveUState *s, const struc=
t MemmapEntry *memmap,
>      g_free(nodename);
>
>      nodename =3D g_strdup_printf("/memory@%lx",
> -        (long)memmap[SIFIVE_U_DRAM].base);
> +        (long)memmap[SIFIVE_U_DEV_DRAM].base);
>      qemu_fdt_add_subnode(fdt, nodename);
>      qemu_fdt_setprop_cells(fdt, nodename, "reg",
> -        memmap[SIFIVE_U_DRAM].base >> 32, memmap[SIFIVE_U_DRAM].base,
> +        memmap[SIFIVE_U_DEV_DRAM].base >> 32, memmap[SIFIVE_U_DEV_DRAM].=
base,
>          mem_size >> 32, mem_size);
>      qemu_fdt_setprop_string(fdt, nodename, "device_type", "memory");
>      g_free(nodename);
> @@ -203,39 +203,39 @@ static void create_fdt(SiFiveUState *s, const struc=
t MemmapEntry *memmap,
>          g_free(nodename);
>      }
>      nodename =3D g_strdup_printf("/soc/clint@%lx",
> -        (long)memmap[SIFIVE_U_CLINT].base);
> +        (long)memmap[SIFIVE_U_DEV_CLINT].base);
>      qemu_fdt_add_subnode(fdt, nodename);
>      qemu_fdt_setprop_string(fdt, nodename, "compatible", "riscv,clint0")=
;
>      qemu_fdt_setprop_cells(fdt, nodename, "reg",
> -        0x0, memmap[SIFIVE_U_CLINT].base,
> -        0x0, memmap[SIFIVE_U_CLINT].size);
> +        0x0, memmap[SIFIVE_U_DEV_CLINT].base,
> +        0x0, memmap[SIFIVE_U_DEV_CLINT].size);
>      qemu_fdt_setprop(fdt, nodename, "interrupts-extended",
>          cells, ms->smp.cpus * sizeof(uint32_t) * 4);
>      g_free(cells);
>      g_free(nodename);
>
>      nodename =3D g_strdup_printf("/soc/otp@%lx",
> -        (long)memmap[SIFIVE_U_OTP].base);
> +        (long)memmap[SIFIVE_U_DEV_OTP].base);
>      qemu_fdt_add_subnode(fdt, nodename);
>      qemu_fdt_setprop_cell(fdt, nodename, "fuse-count", SIFIVE_U_OTP_REG_=
SIZE);
>      qemu_fdt_setprop_cells(fdt, nodename, "reg",
> -        0x0, memmap[SIFIVE_U_OTP].base,
> -        0x0, memmap[SIFIVE_U_OTP].size);
> +        0x0, memmap[SIFIVE_U_DEV_OTP].base,
> +        0x0, memmap[SIFIVE_U_DEV_OTP].size);
>      qemu_fdt_setprop_string(fdt, nodename, "compatible",
>          "sifive,fu540-c000-otp");
>      g_free(nodename);
>
>      prci_phandle =3D phandle++;
>      nodename =3D g_strdup_printf("/soc/clock-controller@%lx",
> -        (long)memmap[SIFIVE_U_PRCI].base);
> +        (long)memmap[SIFIVE_U_DEV_PRCI].base);
>      qemu_fdt_add_subnode(fdt, nodename);
>      qemu_fdt_setprop_cell(fdt, nodename, "phandle", prci_phandle);
>      qemu_fdt_setprop_cell(fdt, nodename, "#clock-cells", 0x1);
>      qemu_fdt_setprop_cells(fdt, nodename, "clocks",
>          hfclk_phandle, rtcclk_phandle);
>      qemu_fdt_setprop_cells(fdt, nodename, "reg",
> -        0x0, memmap[SIFIVE_U_PRCI].base,
> -        0x0, memmap[SIFIVE_U_PRCI].size);
> +        0x0, memmap[SIFIVE_U_DEV_PRCI].base,
> +        0x0, memmap[SIFIVE_U_DEV_PRCI].size);
>      qemu_fdt_setprop_string(fdt, nodename, "compatible",
>          "sifive,fu540-c000-prci");
>      g_free(nodename);
> @@ -259,7 +259,7 @@ static void create_fdt(SiFiveUState *s, const struct =
MemmapEntry *memmap,
>          g_free(nodename);
>      }
>      nodename =3D g_strdup_printf("/soc/interrupt-controller@%lx",
> -        (long)memmap[SIFIVE_U_PLIC].base);
> +        (long)memmap[SIFIVE_U_DEV_PLIC].base);
>      qemu_fdt_add_subnode(fdt, nodename);
>      qemu_fdt_setprop_cell(fdt, nodename, "#interrupt-cells", 1);
>      qemu_fdt_setprop_string(fdt, nodename, "compatible", "riscv,plic0");
> @@ -267,8 +267,8 @@ static void create_fdt(SiFiveUState *s, const struct =
MemmapEntry *memmap,
>      qemu_fdt_setprop(fdt, nodename, "interrupts-extended",
>          cells, (ms->smp.cpus * 4 - 2) * sizeof(uint32_t));
>      qemu_fdt_setprop_cells(fdt, nodename, "reg",
> -        0x0, memmap[SIFIVE_U_PLIC].base,
> -        0x0, memmap[SIFIVE_U_PLIC].size);
> +        0x0, memmap[SIFIVE_U_DEV_PLIC].base,
> +        0x0, memmap[SIFIVE_U_DEV_PLIC].size);
>      qemu_fdt_setprop_cell(fdt, nodename, "riscv,ndev", 0x35);
>      qemu_fdt_setprop_cell(fdt, nodename, "phandle", plic_phandle);
>      plic_phandle =3D qemu_fdt_get_phandle(fdt, nodename);
> @@ -277,7 +277,7 @@ static void create_fdt(SiFiveUState *s, const struct =
MemmapEntry *memmap,
>
>      gpio_phandle =3D phandle++;
>      nodename =3D g_strdup_printf("/soc/gpio@%lx",
> -        (long)memmap[SIFIVE_U_GPIO].base);
> +        (long)memmap[SIFIVE_U_DEV_GPIO].base);
>      qemu_fdt_add_subnode(fdt, nodename);
>      qemu_fdt_setprop_cell(fdt, nodename, "phandle", gpio_phandle);
>      qemu_fdt_setprop_cells(fdt, nodename, "clocks",
> @@ -287,8 +287,8 @@ static void create_fdt(SiFiveUState *s, const struct =
MemmapEntry *memmap,
>      qemu_fdt_setprop_cell(fdt, nodename, "#gpio-cells", 2);
>      qemu_fdt_setprop(fdt, nodename, "gpio-controller", NULL, 0);
>      qemu_fdt_setprop_cells(fdt, nodename, "reg",
> -        0x0, memmap[SIFIVE_U_GPIO].base,
> -        0x0, memmap[SIFIVE_U_GPIO].size);
> +        0x0, memmap[SIFIVE_U_DEV_GPIO].base,
> +        0x0, memmap[SIFIVE_U_DEV_GPIO].size);
>      qemu_fdt_setprop_cells(fdt, nodename, "interrupts", SIFIVE_U_GPIO_IR=
Q0,
>          SIFIVE_U_GPIO_IRQ1, SIFIVE_U_GPIO_IRQ2, SIFIVE_U_GPIO_IRQ3,
>          SIFIVE_U_GPIO_IRQ4, SIFIVE_U_GPIO_IRQ5, SIFIVE_U_GPIO_IRQ6,
> @@ -306,7 +306,7 @@ static void create_fdt(SiFiveUState *s, const struct =
MemmapEntry *memmap,
>      g_free(nodename);
>
>      nodename =3D g_strdup_printf("/soc/dma@%lx",
> -        (long)memmap[SIFIVE_U_PDMA].base);
> +        (long)memmap[SIFIVE_U_DEV_PDMA].base);
>      qemu_fdt_add_subnode(fdt, nodename);
>      qemu_fdt_setprop_cell(fdt, nodename, "#dma-cells", 1);
>      qemu_fdt_setprop_cells(fdt, nodename, "interrupts",
> @@ -315,18 +315,18 @@ static void create_fdt(SiFiveUState *s, const struc=
t MemmapEntry *memmap,
>          SIFIVE_U_PDMA_IRQ6, SIFIVE_U_PDMA_IRQ7);
>      qemu_fdt_setprop_cell(fdt, nodename, "interrupt-parent", plic_phandl=
e);
>      qemu_fdt_setprop_cells(fdt, nodename, "reg",
> -        0x0, memmap[SIFIVE_U_PDMA].base,
> -        0x0, memmap[SIFIVE_U_PDMA].size);
> +        0x0, memmap[SIFIVE_U_DEV_PDMA].base,
> +        0x0, memmap[SIFIVE_U_DEV_PDMA].size);
>      qemu_fdt_setprop_string(fdt, nodename, "compatible",
>                              "sifive,fu540-c000-pdma");
>      g_free(nodename);
>
>      nodename =3D g_strdup_printf("/soc/cache-controller@%lx",
> -        (long)memmap[SIFIVE_U_L2CC].base);
> +        (long)memmap[SIFIVE_U_DEV_L2CC].base);
>      qemu_fdt_add_subnode(fdt, nodename);
>      qemu_fdt_setprop_cells(fdt, nodename, "reg",
> -        0x0, memmap[SIFIVE_U_L2CC].base,
> -        0x0, memmap[SIFIVE_U_L2CC].size);
> +        0x0, memmap[SIFIVE_U_DEV_L2CC].base,
> +        0x0, memmap[SIFIVE_U_DEV_L2CC].size);
>      qemu_fdt_setprop_cells(fdt, nodename, "interrupts",
>          SIFIVE_U_L2CC_IRQ0, SIFIVE_U_L2CC_IRQ1, SIFIVE_U_L2CC_IRQ2);
>      qemu_fdt_setprop_cell(fdt, nodename, "interrupt-parent", plic_phandl=
e);
> @@ -341,15 +341,15 @@ static void create_fdt(SiFiveUState *s, const struc=
t MemmapEntry *memmap,
>
>      phy_phandle =3D phandle++;
>      nodename =3D g_strdup_printf("/soc/ethernet@%lx",
> -        (long)memmap[SIFIVE_U_GEM].base);
> +        (long)memmap[SIFIVE_U_DEV_GEM].base);
>      qemu_fdt_add_subnode(fdt, nodename);
>      qemu_fdt_setprop_string(fdt, nodename, "compatible",
>          "sifive,fu540-c000-gem");
>      qemu_fdt_setprop_cells(fdt, nodename, "reg",
> -        0x0, memmap[SIFIVE_U_GEM].base,
> -        0x0, memmap[SIFIVE_U_GEM].size,
> -        0x0, memmap[SIFIVE_U_GEM_MGMT].base,
> -        0x0, memmap[SIFIVE_U_GEM_MGMT].size);
> +        0x0, memmap[SIFIVE_U_DEV_GEM].base,
> +        0x0, memmap[SIFIVE_U_DEV_GEM].size,
> +        0x0, memmap[SIFIVE_U_DEV_GEM_MGMT].base,
> +        0x0, memmap[SIFIVE_U_DEV_GEM_MGMT].size);
>      qemu_fdt_setprop_string(fdt, nodename, "reg-names", "control");
>      qemu_fdt_setprop_string(fdt, nodename, "phy-mode", "gmii");
>      qemu_fdt_setprop_cell(fdt, nodename, "phy-handle", phy_phandle);
> @@ -370,19 +370,19 @@ static void create_fdt(SiFiveUState *s, const struc=
t MemmapEntry *memmap,
>      g_free(nodename);
>
>      nodename =3D g_strdup_printf("/soc/ethernet@%lx/ethernet-phy@0",
> -        (long)memmap[SIFIVE_U_GEM].base);
> +        (long)memmap[SIFIVE_U_DEV_GEM].base);
>      qemu_fdt_add_subnode(fdt, nodename);
>      qemu_fdt_setprop_cell(fdt, nodename, "phandle", phy_phandle);
>      qemu_fdt_setprop_cell(fdt, nodename, "reg", 0x0);
>      g_free(nodename);
>
>      nodename =3D g_strdup_printf("/soc/serial@%lx",
> -        (long)memmap[SIFIVE_U_UART0].base);
> +        (long)memmap[SIFIVE_U_DEV_UART0].base);
>      qemu_fdt_add_subnode(fdt, nodename);
>      qemu_fdt_setprop_string(fdt, nodename, "compatible", "sifive,uart0")=
;
>      qemu_fdt_setprop_cells(fdt, nodename, "reg",
> -        0x0, memmap[SIFIVE_U_UART0].base,
> -        0x0, memmap[SIFIVE_U_UART0].size);
> +        0x0, memmap[SIFIVE_U_DEV_UART0].base,
> +        0x0, memmap[SIFIVE_U_DEV_UART0].size);
>      qemu_fdt_setprop_cells(fdt, nodename, "clocks",
>          prci_phandle, PRCI_CLK_TLCLK);
>      qemu_fdt_setprop_cell(fdt, nodename, "interrupt-parent", plic_phandl=
e);
> @@ -414,7 +414,7 @@ static void sifive_u_machine_init(MachineState *machi=
ne)
>      MemoryRegion *system_memory =3D get_system_memory();
>      MemoryRegion *main_mem =3D g_new(MemoryRegion, 1);
>      MemoryRegion *flash0 =3D g_new(MemoryRegion, 1);
> -    target_ulong start_addr =3D memmap[SIFIVE_U_DRAM].base;
> +    target_ulong start_addr =3D memmap[SIFIVE_U_DEV_DRAM].base;
>      uint32_t start_addr_hi32 =3D 0x00000000;
>      int i;
>      uint32_t fdt_load_addr;
> @@ -429,13 +429,13 @@ static void sifive_u_machine_init(MachineState *mac=
hine)
>      /* register RAM */
>      memory_region_init_ram(main_mem, NULL, "riscv.sifive.u.ram",
>                             machine->ram_size, &error_fatal);
> -    memory_region_add_subregion(system_memory, memmap[SIFIVE_U_DRAM].bas=
e,
> +    memory_region_add_subregion(system_memory, memmap[SIFIVE_U_DEV_DRAM]=
.base,
>                                  main_mem);
>
>      /* register QSPI0 Flash */
>      memory_region_init_ram(flash0, NULL, "riscv.sifive.u.flash0",
> -                           memmap[SIFIVE_U_FLASH0].size, &error_fatal);
> -    memory_region_add_subregion(system_memory, memmap[SIFIVE_U_FLASH0].b=
ase,
> +                           memmap[SIFIVE_U_DEV_FLASH0].size, &error_fata=
l);
> +    memory_region_add_subregion(system_memory, memmap[SIFIVE_U_DEV_FLASH=
0].base,
>                                  flash0);
>
>      /* register gpio-restart */
> @@ -461,14 +461,14 @@ static void sifive_u_machine_init(MachineState *mac=
hine)
>
>      switch (s->msel) {
>      case MSEL_MEMMAP_QSPI0_FLASH:
> -        start_addr =3D memmap[SIFIVE_U_FLASH0].base;
> +        start_addr =3D memmap[SIFIVE_U_DEV_FLASH0].base;
>          break;
>      case MSEL_L2LIM_QSPI0_FLASH:
>      case MSEL_L2LIM_QSPI2_SD:
> -        start_addr =3D memmap[SIFIVE_U_L2LIM].base;
> +        start_addr =3D memmap[SIFIVE_U_DEV_L2LIM].base;
>          break;
>      default:
> -        start_addr =3D memmap[SIFIVE_U_DRAM].base;
> +        start_addr =3D memmap[SIFIVE_U_DEV_DRAM].base;
>          break;
>      }
>
> @@ -496,7 +496,7 @@ static void sifive_u_machine_init(MachineState *machi=
ne)
>      }
>
>      /* Compute the fdt load address in dram */
> -    fdt_load_addr =3D riscv_load_fdt(memmap[SIFIVE_U_DRAM].base,
> +    fdt_load_addr =3D riscv_load_fdt(memmap[SIFIVE_U_DEV_DRAM].base,
>                                     machine->ram_size, s->fdt);
>      #if defined(TARGET_RISCV64)
>      start_addr_hi32 =3D start_addr >> 32;
> @@ -528,10 +528,10 @@ static void sifive_u_machine_init(MachineState *mac=
hine)
>          reset_vec[i] =3D cpu_to_le32(reset_vec[i]);
>      }
>      rom_add_blob_fixed_as("mrom.reset", reset_vec, sizeof(reset_vec),
> -                          memmap[SIFIVE_U_MROM].base, &address_space_mem=
ory);
> +                          memmap[SIFIVE_U_DEV_MROM].base, &address_space=
_memory);
>
> -    riscv_rom_copy_firmware_info(memmap[SIFIVE_U_MROM].base,
> -                                 memmap[SIFIVE_U_MROM].size,
> +    riscv_rom_copy_firmware_info(memmap[SIFIVE_U_DEV_MROM].base,
> +                                 memmap[SIFIVE_U_DEV_MROM].size,
>                                   sizeof(reset_vec), kernel_entry);
>  }
>
> @@ -674,8 +674,8 @@ static void sifive_u_soc_realize(DeviceState *dev, Er=
ror **errp)
>
>      /* boot rom */
>      memory_region_init_rom(mask_rom, OBJECT(dev), "riscv.sifive.u.mrom",
> -                           memmap[SIFIVE_U_MROM].size, &error_fatal);
> -    memory_region_add_subregion(system_memory, memmap[SIFIVE_U_MROM].bas=
e,
> +                           memmap[SIFIVE_U_DEV_MROM].size, &error_fatal)=
;
> +    memory_region_add_subregion(system_memory, memmap[SIFIVE_U_DEV_MROM]=
.base,
>                                  mask_rom);
>
>      /*
> @@ -688,8 +688,8 @@ static void sifive_u_soc_realize(DeviceState *dev, Er=
ror **errp)
>       * too generous to misbehaving guests.
>       */
>      memory_region_init_ram(l2lim_mem, NULL, "riscv.sifive.u.l2lim",
> -                           memmap[SIFIVE_U_L2LIM].size, &error_fatal);
> -    memory_region_add_subregion(system_memory, memmap[SIFIVE_U_L2LIM].ba=
se,
> +                           memmap[SIFIVE_U_DEV_L2LIM].size, &error_fatal=
);
> +    memory_region_add_subregion(system_memory, memmap[SIFIVE_U_DEV_L2LIM=
].base,
>                                  l2lim_mem);
>
>      /* create PLIC hart topology configuration string */
> @@ -707,7 +707,7 @@ static void sifive_u_soc_realize(DeviceState *dev, Er=
ror **errp)
>      }
>
>      /* MMIO */
> -    s->plic =3D sifive_plic_create(memmap[SIFIVE_U_PLIC].base,
> +    s->plic =3D sifive_plic_create(memmap[SIFIVE_U_DEV_PLIC].base,
>          plic_hart_config, 0,
>          SIFIVE_U_PLIC_NUM_SOURCES,
>          SIFIVE_U_PLIC_NUM_PRIORITIES,
> @@ -717,27 +717,27 @@ static void sifive_u_soc_realize(DeviceState *dev, =
Error **errp)
>          SIFIVE_U_PLIC_ENABLE_STRIDE,
>          SIFIVE_U_PLIC_CONTEXT_BASE,
>          SIFIVE_U_PLIC_CONTEXT_STRIDE,
> -        memmap[SIFIVE_U_PLIC].size);
> +        memmap[SIFIVE_U_DEV_PLIC].size);
>      g_free(plic_hart_config);
> -    sifive_uart_create(system_memory, memmap[SIFIVE_U_UART0].base,
> +    sifive_uart_create(system_memory, memmap[SIFIVE_U_DEV_UART0].base,
>          serial_hd(0), qdev_get_gpio_in(DEVICE(s->plic), SIFIVE_U_UART0_I=
RQ));
> -    sifive_uart_create(system_memory, memmap[SIFIVE_U_UART1].base,
> +    sifive_uart_create(system_memory, memmap[SIFIVE_U_DEV_UART1].base,
>          serial_hd(1), qdev_get_gpio_in(DEVICE(s->plic), SIFIVE_U_UART1_I=
RQ));
> -    sifive_clint_create(memmap[SIFIVE_U_CLINT].base,
> -        memmap[SIFIVE_U_CLINT].size, 0, ms->smp.cpus,
> +    sifive_clint_create(memmap[SIFIVE_U_DEV_CLINT].base,
> +        memmap[SIFIVE_U_DEV_CLINT].size, 0, ms->smp.cpus,
>          SIFIVE_SIP_BASE, SIFIVE_TIMECMP_BASE, SIFIVE_TIME_BASE,
>          SIFIVE_CLINT_TIMEBASE_FREQ, false);
>
>      if (!sysbus_realize(SYS_BUS_DEVICE(&s->prci), errp)) {
>          return;
>      }
> -    sysbus_mmio_map(SYS_BUS_DEVICE(&s->prci), 0, memmap[SIFIVE_U_PRCI].b=
ase);
> +    sysbus_mmio_map(SYS_BUS_DEVICE(&s->prci), 0, memmap[SIFIVE_U_DEV_PRC=
I].base);
>
>      qdev_prop_set_uint32(DEVICE(&s->gpio), "ngpio", 16);
>      if (!sysbus_realize(SYS_BUS_DEVICE(&s->gpio), errp)) {
>          return;
>      }
> -    sysbus_mmio_map(SYS_BUS_DEVICE(&s->gpio), 0, memmap[SIFIVE_U_GPIO].b=
ase);
> +    sysbus_mmio_map(SYS_BUS_DEVICE(&s->gpio), 0, memmap[SIFIVE_U_DEV_GPI=
O].base);
>
>      /* Pass all GPIOs to the SOC layer so they are available to the boar=
d */
>      qdev_pass_gpios(DEVICE(&s->gpio), dev, NULL);
> @@ -751,7 +751,7 @@ static void sifive_u_soc_realize(DeviceState *dev, Er=
ror **errp)
>
>      /* PDMA */
>      sysbus_realize(SYS_BUS_DEVICE(&s->dma), errp);
> -    sysbus_mmio_map(SYS_BUS_DEVICE(&s->dma), 0, memmap[SIFIVE_U_PDMA].ba=
se);
> +    sysbus_mmio_map(SYS_BUS_DEVICE(&s->dma), 0, memmap[SIFIVE_U_DEV_PDMA=
].base);
>
>      /* Connect PDMA interrupts to the PLIC */
>      for (i =3D 0; i < SIFIVE_PDMA_IRQS; i++) {
> @@ -764,7 +764,7 @@ static void sifive_u_soc_realize(DeviceState *dev, Er=
ror **errp)
>      if (!sysbus_realize(SYS_BUS_DEVICE(&s->otp), errp)) {
>          return;
>      }
> -    sysbus_mmio_map(SYS_BUS_DEVICE(&s->otp), 0, memmap[SIFIVE_U_OTP].bas=
e);
> +    sysbus_mmio_map(SYS_BUS_DEVICE(&s->otp), 0, memmap[SIFIVE_U_DEV_OTP]=
.base);
>
>      /* FIXME use qdev NIC properties instead of nd_table[] */
>      if (nd->used) {
> @@ -776,18 +776,18 @@ static void sifive_u_soc_realize(DeviceState *dev, =
Error **errp)
>      if (!sysbus_realize(SYS_BUS_DEVICE(&s->gem), errp)) {
>          return;
>      }
> -    sysbus_mmio_map(SYS_BUS_DEVICE(&s->gem), 0, memmap[SIFIVE_U_GEM].bas=
e);
> +    sysbus_mmio_map(SYS_BUS_DEVICE(&s->gem), 0, memmap[SIFIVE_U_DEV_GEM]=
.base);
>      sysbus_connect_irq(SYS_BUS_DEVICE(&s->gem), 0,
>                         qdev_get_gpio_in(DEVICE(s->plic), SIFIVE_U_GEM_IR=
Q));
>
>      create_unimplemented_device("riscv.sifive.u.gem-mgmt",
> -        memmap[SIFIVE_U_GEM_MGMT].base, memmap[SIFIVE_U_GEM_MGMT].size);
> +        memmap[SIFIVE_U_DEV_GEM_MGMT].base, memmap[SIFIVE_U_DEV_GEM_MGMT=
].size);
>
>      create_unimplemented_device("riscv.sifive.u.dmc",
> -        memmap[SIFIVE_U_DMC].base, memmap[SIFIVE_U_DMC].size);
> +        memmap[SIFIVE_U_DEV_DMC].base, memmap[SIFIVE_U_DEV_DMC].size);
>
>      create_unimplemented_device("riscv.sifive.u.l2cc",
> -        memmap[SIFIVE_U_L2CC].base, memmap[SIFIVE_U_L2CC].size);
> +        memmap[SIFIVE_U_DEV_L2CC].base, memmap[SIFIVE_U_DEV_L2CC].size);
>  }
>
>  static Property sifive_u_soc_props[] =3D {
> --
> 2.26.2
>
>

