// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module accel_softmax_10u_128u_Pipeline_calc_sums_and_max (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        sum_9_reload,
        sum_8_reload,
        sum_7_reload,
        sum_6_reload,
        sum_5_reload,
        sum_4_reload,
        sum_3_reload,
        sum_2_reload,
        sum_1_reload,
        sum_reload,
        dense_feature_map_stream128_dout,
        dense_feature_map_stream128_num_data_valid,
        dense_feature_map_stream128_fifo_cap,
        dense_feature_map_stream128_empty_n,
        dense_feature_map_stream128_read,
        weights_0_address0,
        weights_0_ce0,
        weights_0_q0,
        weights_0_address1,
        weights_0_ce1,
        weights_0_q1,
        weights_1_address0,
        weights_1_ce0,
        weights_1_q0,
        weights_1_address1,
        weights_1_ce1,
        weights_1_q1,
        weights_2_address0,
        weights_2_ce0,
        weights_2_q0,
        weights_2_address1,
        weights_2_ce1,
        weights_2_q1,
        add18_945_out,
        add18_945_out_ap_vld,
        add18_843_out,
        add18_843_out_ap_vld,
        add18_741_out,
        add18_741_out_ap_vld,
        add18_639_out,
        add18_639_out_ap_vld,
        add18_537_out,
        add18_537_out_ap_vld,
        add18_435_out,
        add18_435_out_ap_vld,
        add18_333_out,
        add18_333_out_ap_vld,
        add18_231_out,
        add18_231_out_ap_vld,
        add18_129_out,
        add18_129_out_ap_vld,
        add1827_out,
        add1827_out_ap_vld,
        grp_fu_203_p_din0,
        grp_fu_203_p_din1,
        grp_fu_203_p_opcode,
        grp_fu_203_p_dout0,
        grp_fu_203_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 4'd1;
parameter    ap_ST_fsm_pp0_stage1 = 4'd2;
parameter    ap_ST_fsm_pp0_stage2 = 4'd4;
parameter    ap_ST_fsm_pp0_stage3 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] sum_9_reload;
input  [31:0] sum_8_reload;
input  [31:0] sum_7_reload;
input  [31:0] sum_6_reload;
input  [31:0] sum_5_reload;
input  [31:0] sum_4_reload;
input  [31:0] sum_3_reload;
input  [31:0] sum_2_reload;
input  [31:0] sum_1_reload;
input  [31:0] sum_reload;
input  [31:0] dense_feature_map_stream128_dout;
input  [2:0] dense_feature_map_stream128_num_data_valid;
input  [2:0] dense_feature_map_stream128_fifo_cap;
input   dense_feature_map_stream128_empty_n;
output   dense_feature_map_stream128_read;
output  [8:0] weights_0_address0;
output   weights_0_ce0;
input  [31:0] weights_0_q0;
output  [8:0] weights_0_address1;
output   weights_0_ce1;
input  [31:0] weights_0_q1;
output  [8:0] weights_1_address0;
output   weights_1_ce0;
input  [31:0] weights_1_q0;
output  [8:0] weights_1_address1;
output   weights_1_ce1;
input  [31:0] weights_1_q1;
output  [8:0] weights_2_address0;
output   weights_2_ce0;
input  [31:0] weights_2_q0;
output  [8:0] weights_2_address1;
output   weights_2_ce1;
input  [31:0] weights_2_q1;
output  [31:0] add18_945_out;
output   add18_945_out_ap_vld;
output  [31:0] add18_843_out;
output   add18_843_out_ap_vld;
output  [31:0] add18_741_out;
output   add18_741_out_ap_vld;
output  [31:0] add18_639_out;
output   add18_639_out_ap_vld;
output  [31:0] add18_537_out;
output   add18_537_out_ap_vld;
output  [31:0] add18_435_out;
output   add18_435_out_ap_vld;
output  [31:0] add18_333_out;
output   add18_333_out_ap_vld;
output  [31:0] add18_231_out;
output   add18_231_out_ap_vld;
output  [31:0] add18_129_out;
output   add18_129_out_ap_vld;
output  [31:0] add1827_out;
output   add1827_out_ap_vld;
output  [31:0] grp_fu_203_p_din0;
output  [31:0] grp_fu_203_p_din1;
output  [0:0] grp_fu_203_p_opcode;
input  [31:0] grp_fu_203_p_dout0;
output   grp_fu_203_p_ce;

reg ap_idle;
reg dense_feature_map_stream128_read;
reg[8:0] weights_0_address0;
reg weights_0_ce0;
reg[8:0] weights_0_address1;
reg weights_0_ce1;
reg[8:0] weights_1_address0;
reg weights_1_ce0;
reg[8:0] weights_1_address1;
reg weights_1_ce1;
reg[8:0] weights_2_address0;
reg weights_2_ce0;
reg[8:0] weights_2_address1;
reg weights_2_ce1;
reg add18_945_out_ap_vld;
reg add18_843_out_ap_vld;
reg add18_741_out_ap_vld;
reg add18_639_out_ap_vld;
reg add18_537_out_ap_vld;
reg add18_435_out_ap_vld;
reg add18_333_out_ap_vld;
reg add18_231_out_ap_vld;
reg add18_129_out_ap_vld;
reg add1827_out_ap_vld;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state8_pp0_stage3_iter1;
wire    ap_block_state12_pp0_stage3_iter2;
wire    ap_block_state16_pp0_stage3_iter3;
wire    ap_block_state20_pp0_stage3_iter4;
wire    ap_block_state24_pp0_stage3_iter5;
wire    ap_block_pp0_stage3_subdone;
reg   [0:0] icmp_ln468_reg_1272;
reg    ap_condition_exit_pp0_iter0_stage3;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    dense_feature_map_stream128_blk_n;
wire    ap_block_pp0_stage0;
reg   [31:0] reg_639;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state6_pp0_stage1_iter1;
wire    ap_block_state10_pp0_stage1_iter2;
wire    ap_block_state14_pp0_stage1_iter3;
wire    ap_block_state18_pp0_stage1_iter4;
wire    ap_block_state22_pp0_stage1_iter5;
wire    ap_block_state26_pp0_stage1_iter6;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state7_pp0_stage2_iter1;
wire    ap_block_state11_pp0_stage2_iter2;
wire    ap_block_state15_pp0_stage2_iter3;
wire    ap_block_state19_pp0_stage2_iter4;
wire    ap_block_state23_pp0_stage2_iter5;
wire    ap_block_pp0_stage2_11001;
wire    ap_block_pp0_stage3_11001;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_state9_pp0_stage0_iter2;
wire    ap_block_state13_pp0_stage0_iter3;
reg    ap_block_state17_pp0_stage0_iter4;
wire    ap_block_state21_pp0_stage0_iter5;
wire    ap_block_state25_pp0_stage0_iter6;
reg    ap_block_pp0_stage0_11001;
wire   [31:0] grp_fu_575_p2;
reg   [31:0] reg_643;
wire   [31:0] grp_fu_579_p2;
reg   [31:0] reg_647;
wire   [0:0] icmp_ln468_fu_709_p2;
reg   [0:0] icmp_ln468_reg_1272_pp0_iter1_reg;
reg   [0:0] icmp_ln468_reg_1272_pp0_iter2_reg;
reg   [0:0] icmp_ln468_reg_1272_pp0_iter3_reg;
reg   [0:0] icmp_ln468_reg_1272_pp0_iter4_reg;
reg   [0:0] icmp_ln468_reg_1272_pp0_iter5_reg;
wire   [10:0] empty_126_fu_747_p2;
reg   [10:0] empty_126_reg_1276;
reg   [10:0] empty_126_reg_1276_pp0_iter1_reg;
reg   [10:0] empty_126_reg_1276_pp0_iter2_reg;
wire   [10:0] grp_fu_753_p2;
reg   [10:0] urem_ln476_reg_1323;
wire   [8:0] trunc_ln_fu_837_p4;
reg   [8:0] trunc_ln_reg_1333;
reg   [9:0] tmp_15_reg_1429;
reg   [9:0] tmp_16_reg_1434;
reg   [31:0] dense_feature_map_stream128_read_reg_1439;
wire   [31:0] grp_fu_595_p5;
reg   [31:0] tmp_reg_1444;
wire   [31:0] grp_fu_606_p5;
reg   [31:0] tmp_6_reg_1449;
wire   [31:0] grp_fu_617_p5;
reg   [31:0] tmp_7_reg_1454;
wire   [31:0] grp_fu_628_p5;
reg   [31:0] tmp_8_reg_1459;
wire   [31:0] tmp_9_fu_941_p5;
reg   [31:0] tmp_9_reg_1464;
wire   [31:0] tmp_s_fu_952_p5;
reg   [31:0] tmp_s_reg_1469;
wire   [31:0] tmp_17_fu_999_p1;
reg   [31:0] tmp_17_reg_1534;
reg   [31:0] tmp_1_reg_1541;
reg   [31:0] tmp_2_reg_1546;
reg   [31:0] tmp_3_reg_1551;
reg   [31:0] tmp_4_reg_1556;
wire   [31:0] grp_fu_583_p2;
reg   [31:0] mul_reg_1561;
wire   [31:0] grp_fu_587_p2;
reg   [31:0] mul15_1_reg_1566;
wire   [31:0] grp_fu_591_p2;
reg   [31:0] mul15_2_reg_1571;
reg   [31:0] mul15_3_reg_1591;
reg   [31:0] mul15_4_reg_1596;
reg   [31:0] mul15_5_reg_1601;
reg   [31:0] mul15_6_reg_1621;
reg   [31:0] mul15_7_reg_1626;
reg   [31:0] mul15_8_reg_1631;
reg   [31:0] mul15_9_reg_1651;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage1_subdone;
wire   [63:0] zext_ln476_fu_830_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln476_1_fu_855_p1;
wire   [63:0] zext_ln476_2_fu_871_p1;
wire   [63:0] zext_ln476_3_fu_884_p1;
wire   [63:0] zext_ln476_4_fu_900_p1;
wire   [63:0] zext_ln476_5_fu_916_p1;
wire   [63:0] zext_ln476_6_fu_968_p1;
wire   [63:0] zext_ln476_7_fu_975_p1;
wire   [63:0] zext_ln476_8_fu_981_p1;
wire   [63:0] zext_ln476_9_fu_992_p1;
reg   [31:0] softmax_max_10_fu_124;
wire    ap_loop_init;
wire    ap_block_pp0_stage1;
reg   [31:0] softmax_max_11_fu_128;
reg   [31:0] softmax_max_12_fu_132;
reg   [31:0] softmax_max_13_fu_136;
reg   [31:0] softmax_max_14_fu_140;
reg   [31:0] softmax_max_15_fu_144;
reg   [31:0] softmax_max_16_fu_148;
reg   [31:0] softmax_max_17_fu_152;
reg   [31:0] softmax_max_18_fu_156;
reg   [31:0] softmax_max_19_fu_160;
wire    ap_block_pp0_stage2;
reg   [7:0] i_fu_164;
wire   [7:0] add_ln468_fu_715_p2;
reg   [7:0] ap_sig_allocacmp_i_11;
wire    ap_block_pp0_stage1_01001;
reg   [31:0] grp_fu_571_p0;
reg   [31:0] grp_fu_571_p1;
reg   [31:0] grp_fu_575_p0;
reg   [31:0] grp_fu_575_p1;
reg   [31:0] grp_fu_579_p0;
reg   [31:0] grp_fu_579_p1;
reg   [31:0] grp_fu_583_p0;
reg   [31:0] grp_fu_583_p1;
reg   [31:0] grp_fu_587_p0;
reg   [31:0] grp_fu_587_p1;
reg   [31:0] grp_fu_591_p0;
reg   [31:0] grp_fu_591_p1;
wire   [6:0] empty_124_fu_721_p1;
wire   [9:0] p_shl_fu_725_p3;
wire   [7:0] empty_125_fu_737_p2;
wire   [10:0] p_shl_cast_fu_733_p1;
wire   [10:0] p_shl13_cast_fu_743_p1;
wire   [10:0] grp_fu_753_p0;
wire   [2:0] grp_fu_753_p1;
wire   [10:0] or_ln476_fu_767_p2;
wire   [10:0] add_ln476_fu_776_p2;
wire   [10:0] add_ln476_2_fu_785_p2;
wire   [10:0] add_ln476_3_fu_794_p2;
wire   [10:0] add_ln476_5_fu_803_p2;
wire   [10:0] add_ln476_6_fu_812_p2;
wire   [22:0] tmp_10_fu_821_p1;
wire  signed [22:0] grp_fu_1135_p2;
wire   [9:0] tmp_10_fu_821_p4;
wire   [22:0] trunc_ln_fu_837_p1;
wire   [22:0] tmp_11_fu_846_p1;
wire  signed [22:0] grp_fu_1143_p2;
wire   [9:0] tmp_11_fu_846_p4;
wire   [22:0] tmp_12_fu_862_p1;
wire  signed [22:0] grp_fu_1150_p2;
wire   [9:0] tmp_12_fu_862_p4;
wire   [8:0] add_ln476_1_fu_878_p2;
wire   [22:0] tmp_13_fu_891_p1;
wire  signed [22:0] grp_fu_1157_p2;
wire   [9:0] tmp_13_fu_891_p4;
wire   [22:0] tmp_14_fu_907_p1;
wire  signed [22:0] grp_fu_1164_p2;
wire   [9:0] tmp_14_fu_907_p4;
wire   [22:0] tmp_15_fu_923_p1;
wire  signed [22:0] grp_fu_1171_p2;
wire   [22:0] tmp_16_fu_932_p1;
wire  signed [22:0] grp_fu_1178_p2;
wire   [8:0] add_ln476_4_fu_963_p2;
wire   [8:0] add_ln476_7_fu_987_p2;
wire   [10:0] grp_fu_1135_p0;
wire   [11:0] grp_fu_1135_p1;
wire   [10:0] grp_fu_1143_p0;
wire   [11:0] grp_fu_1143_p1;
wire   [10:0] grp_fu_1150_p0;
wire   [11:0] grp_fu_1150_p1;
wire   [10:0] grp_fu_1157_p0;
wire   [11:0] grp_fu_1157_p1;
wire   [10:0] grp_fu_1164_p0;
wire   [11:0] grp_fu_1164_p1;
wire   [10:0] grp_fu_1171_p0;
wire   [11:0] grp_fu_1171_p1;
wire   [10:0] grp_fu_1178_p0;
wire   [11:0] grp_fu_1178_p1;
wire    ap_block_pp0_stage3_00001;
reg    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage2_00001;
reg    grp_fu_571_ce;
reg    grp_fu_575_ce;
reg    grp_fu_579_ce;
reg    grp_fu_583_ce;
reg    grp_fu_587_ce;
reg    grp_fu_591_ce;
reg    grp_fu_753_ce;
reg    grp_fu_1135_ce;
reg    grp_fu_1143_ce;
reg    grp_fu_1150_ce;
reg    grp_fu_1157_ce;
reg    grp_fu_1164_ce;
reg    grp_fu_1171_ce;
reg    grp_fu_1178_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter5_stage1;
reg    ap_idle_pp0_0to4;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg   [3:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to6;
wire    ap_block_pp0_stage2_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [22:0] grp_fu_1135_p00;
wire   [22:0] grp_fu_1143_p00;
wire   [22:0] grp_fu_1150_p00;
wire   [22:0] grp_fu_1157_p00;
wire   [22:0] grp_fu_1164_p00;
wire   [22:0] grp_fu_1171_p00;
wire   [22:0] grp_fu_1178_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

accel_fadd_32ns_32ns_32_3_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_3_full_dsp_1_U20360(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_575_p0),
    .din1(grp_fu_575_p1),
    .ce(grp_fu_575_ce),
    .dout(grp_fu_575_p2)
);

accel_fadd_32ns_32ns_32_3_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_3_full_dsp_1_U20361(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_579_p0),
    .din1(grp_fu_579_p1),
    .ce(grp_fu_579_ce),
    .dout(grp_fu_579_p2)
);

accel_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U20362(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_583_p0),
    .din1(grp_fu_583_p1),
    .ce(grp_fu_583_ce),
    .dout(grp_fu_583_p2)
);

accel_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U20363(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_587_p0),
    .din1(grp_fu_587_p1),
    .ce(grp_fu_587_ce),
    .dout(grp_fu_587_p2)
);

accel_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U20364(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_591_p0),
    .din1(grp_fu_591_p1),
    .ce(grp_fu_591_ce),
    .dout(grp_fu_591_p2)
);

accel_mux_311_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 11 ),
    .dout_WIDTH( 32 ))
mux_311_32_1_1_U20365(
    .din0(weights_0_q0),
    .din1(weights_1_q0),
    .din2(weights_2_q0),
    .din3(urem_ln476_reg_1323),
    .dout(grp_fu_595_p5)
);

accel_mux_311_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 11 ),
    .dout_WIDTH( 32 ))
mux_311_32_1_1_U20366(
    .din0(weights_1_q0),
    .din1(weights_2_q0),
    .din2(weights_0_q0),
    .din3(urem_ln476_reg_1323),
    .dout(grp_fu_606_p5)
);

accel_mux_311_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 11 ),
    .dout_WIDTH( 32 ))
mux_311_32_1_1_U20367(
    .din0(weights_2_q0),
    .din1(weights_0_q0),
    .din2(weights_1_q0),
    .din3(urem_ln476_reg_1323),
    .dout(grp_fu_617_p5)
);

accel_mux_311_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 11 ),
    .dout_WIDTH( 32 ))
mux_311_32_1_1_U20368(
    .din0(weights_0_q1),
    .din1(weights_1_q1),
    .din2(weights_2_q1),
    .din3(urem_ln476_reg_1323),
    .dout(grp_fu_628_p5)
);

accel_urem_11ns_3ns_11_15_1 #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 11 ))
urem_11ns_3ns_11_15_1_U20369(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_753_p0),
    .din1(grp_fu_753_p1),
    .ce(grp_fu_753_ce),
    .dout(grp_fu_753_p2)
);

accel_mux_311_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 11 ),
    .dout_WIDTH( 32 ))
mux_311_32_1_1_U20370(
    .din0(weights_1_q1),
    .din1(weights_2_q1),
    .din2(weights_0_q1),
    .din3(urem_ln476_reg_1323),
    .dout(tmp_9_fu_941_p5)
);

accel_mux_311_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 11 ),
    .dout_WIDTH( 32 ))
mux_311_32_1_1_U20371(
    .din0(weights_2_q1),
    .din1(weights_0_q1),
    .din2(weights_1_q1),
    .din3(urem_ln476_reg_1323),
    .dout(tmp_s_fu_952_p5)
);

accel_mul_mul_11ns_12ns_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 23 ))
mul_mul_11ns_12ns_23_4_1_U20372(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1135_p0),
    .din1(grp_fu_1135_p1),
    .ce(grp_fu_1135_ce),
    .dout(grp_fu_1135_p2)
);

accel_mul_mul_11ns_12ns_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 23 ))
mul_mul_11ns_12ns_23_4_1_U20373(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1143_p0),
    .din1(grp_fu_1143_p1),
    .ce(grp_fu_1143_ce),
    .dout(grp_fu_1143_p2)
);

accel_mul_mul_11ns_12ns_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 23 ))
mul_mul_11ns_12ns_23_4_1_U20374(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1150_p0),
    .din1(grp_fu_1150_p1),
    .ce(grp_fu_1150_ce),
    .dout(grp_fu_1150_p2)
);

accel_mul_mul_11ns_12ns_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 23 ))
mul_mul_11ns_12ns_23_4_1_U20375(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1157_p0),
    .din1(grp_fu_1157_p1),
    .ce(grp_fu_1157_ce),
    .dout(grp_fu_1157_p2)
);

accel_mul_mul_11ns_12ns_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 23 ))
mul_mul_11ns_12ns_23_4_1_U20376(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1164_p0),
    .din1(grp_fu_1164_p1),
    .ce(grp_fu_1164_ce),
    .dout(grp_fu_1164_p2)
);

accel_mul_mul_11ns_12ns_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 23 ))
mul_mul_11ns_12ns_23_4_1_U20377(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1171_p0),
    .din1(grp_fu_1171_p1),
    .ce(grp_fu_1171_ce),
    .dout(grp_fu_1171_p2)
);

accel_mul_mul_11ns_12ns_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 23 ))
mul_mul_11ns_12ns_23_4_1_U20378(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1178_p0),
    .din1(grp_fu_1178_p1),
    .ce(grp_fu_1178_ce),
    .dout(grp_fu_1178_p2)
);

accel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage3),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage3)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter6 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to4 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter5_stage1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to4 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter5_stage1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to4 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter5_stage1))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to4 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter5_stage1))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to4 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter5_stage1))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln468_fu_709_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_164 <= add_ln468_fu_715_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_164 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        softmax_max_10_fu_124 <= sum_reload;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        softmax_max_10_fu_124 <= reg_639;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        softmax_max_11_fu_128 <= sum_1_reload;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        softmax_max_11_fu_128 <= reg_643;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        softmax_max_12_fu_132 <= sum_2_reload;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        softmax_max_12_fu_132 <= reg_647;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        softmax_max_13_fu_136 <= sum_3_reload;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        softmax_max_13_fu_136 <= reg_639;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        softmax_max_14_fu_140 <= sum_4_reload;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        softmax_max_14_fu_140 <= reg_643;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        softmax_max_15_fu_144 <= sum_5_reload;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        softmax_max_15_fu_144 <= reg_647;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            softmax_max_16_fu_148 <= sum_6_reload;
        end else if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
            softmax_max_16_fu_148 <= reg_639;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            softmax_max_17_fu_152 <= sum_7_reload;
        end else if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
            softmax_max_17_fu_152 <= reg_643;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            softmax_max_18_fu_156 <= sum_8_reload;
        end else if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
            softmax_max_18_fu_156 <= reg_647;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        softmax_max_19_fu_160 <= sum_9_reload;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        softmax_max_19_fu_160 <= reg_639;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dense_feature_map_stream128_read_reg_1439 <= dense_feature_map_stream128_dout;
        empty_126_reg_1276_pp0_iter1_reg[10 : 1] <= empty_126_reg_1276[10 : 1];
        empty_126_reg_1276_pp0_iter2_reg[10 : 1] <= empty_126_reg_1276_pp0_iter1_reg[10 : 1];
        icmp_ln468_reg_1272 <= icmp_ln468_fu_709_p2;
        icmp_ln468_reg_1272_pp0_iter1_reg <= icmp_ln468_reg_1272;
        icmp_ln468_reg_1272_pp0_iter2_reg <= icmp_ln468_reg_1272_pp0_iter1_reg;
        icmp_ln468_reg_1272_pp0_iter3_reg <= icmp_ln468_reg_1272_pp0_iter2_reg;
        icmp_ln468_reg_1272_pp0_iter4_reg <= icmp_ln468_reg_1272_pp0_iter3_reg;
        icmp_ln468_reg_1272_pp0_iter5_reg <= icmp_ln468_reg_1272_pp0_iter4_reg;
        tmp_9_reg_1464 <= tmp_9_fu_941_p5;
        tmp_s_reg_1469 <= tmp_s_fu_952_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln468_fu_709_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_126_reg_1276[10 : 1] <= empty_126_fu_747_p2[10 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul15_1_reg_1566 <= grp_fu_587_p2;
        mul15_2_reg_1571 <= grp_fu_591_p2;
        mul_reg_1561 <= grp_fu_583_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul15_3_reg_1591 <= grp_fu_583_p2;
        mul15_4_reg_1596 <= grp_fu_587_p2;
        mul15_5_reg_1601 <= grp_fu_591_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul15_6_reg_1621 <= grp_fu_583_p2;
        mul15_7_reg_1626 <= grp_fu_587_p2;
        mul15_8_reg_1631 <= grp_fu_591_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul15_9_reg_1651 <= grp_fu_583_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_639 <= grp_fu_203_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_643 <= grp_fu_575_p2;
        reg_647 <= grp_fu_579_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_15_reg_1429 <= {{tmp_15_fu_923_p1[22:13]}};
        tmp_16_reg_1434 <= {{tmp_16_fu_932_p1[22:13]}};
        trunc_ln_reg_1333 <= {{trunc_ln_fu_837_p1[21:13]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_17_reg_1534 <= tmp_17_fu_999_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_1_reg_1541 <= grp_fu_628_p5;
        tmp_2_reg_1546 <= grp_fu_606_p5;
        tmp_3_reg_1551 <= grp_fu_617_p5;
        tmp_4_reg_1556 <= grp_fu_595_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_6_reg_1449 <= grp_fu_606_p5;
        tmp_7_reg_1454 <= grp_fu_617_p5;
        tmp_8_reg_1459 <= grp_fu_628_p5;
        tmp_reg_1444 <= grp_fu_595_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        urem_ln476_reg_1323 <= grp_fu_753_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln468_reg_1272_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add1827_out_ap_vld = 1'b1;
    end else begin
        add1827_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln468_reg_1272_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add18_129_out_ap_vld = 1'b1;
    end else begin
        add18_129_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln468_reg_1272_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add18_231_out_ap_vld = 1'b1;
    end else begin
        add18_231_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln468_reg_1272_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add18_333_out_ap_vld = 1'b1;
    end else begin
        add18_333_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln468_reg_1272_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add18_435_out_ap_vld = 1'b1;
    end else begin
        add18_435_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln468_reg_1272_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add18_537_out_ap_vld = 1'b1;
    end else begin
        add18_537_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln468_reg_1272_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add18_639_out_ap_vld = 1'b1;
    end else begin
        add18_639_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln468_reg_1272_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add18_741_out_ap_vld = 1'b1;
    end else begin
        add18_741_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln468_reg_1272_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add18_843_out_ap_vld = 1'b1;
    end else begin
        add18_843_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln468_reg_1272_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add18_945_out_ap_vld = 1'b1;
    end else begin
        add18_945_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln468_reg_1272 == 1'd1) & (1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln468_reg_1272_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter5_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter5_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to4 = 1'b1;
    end else begin
        ap_idle_pp0_0to4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to6 = 1'b1;
    end else begin
        ap_idle_pp0_1to6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_11 = 8'd0;
    end else begin
        ap_sig_allocacmp_i_11 = i_fu_164;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dense_feature_map_stream128_blk_n = dense_feature_map_stream128_empty_n;
    end else begin
        dense_feature_map_stream128_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dense_feature_map_stream128_read = 1'b1;
    end else begin
        dense_feature_map_stream128_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1135_ce = 1'b1;
    end else begin
        grp_fu_1135_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1143_ce = 1'b1;
    end else begin
        grp_fu_1143_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1150_ce = 1'b1;
    end else begin
        grp_fu_1150_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1157_ce = 1'b1;
    end else begin
        grp_fu_1157_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1164_ce = 1'b1;
    end else begin
        grp_fu_1164_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1171_ce = 1'b1;
    end else begin
        grp_fu_1171_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1178_ce = 1'b1;
    end else begin
        grp_fu_1178_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_571_ce = 1'b1;
    end else begin
        grp_fu_571_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_571_p0 = mul15_9_reg_1651;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_571_p0 = mul15_6_reg_1621;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_571_p0 = mul15_3_reg_1591;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_571_p0 = mul_reg_1561;
    end else begin
        grp_fu_571_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_571_p1 = softmax_max_19_fu_160;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_571_p1 = softmax_max_16_fu_148;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_571_p1 = softmax_max_13_fu_136;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_571_p1 = softmax_max_10_fu_124;
    end else begin
        grp_fu_571_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_575_ce = 1'b1;
    end else begin
        grp_fu_575_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_575_p0 = mul15_7_reg_1626;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_575_p0 = mul15_4_reg_1596;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_575_p0 = mul15_1_reg_1566;
    end else begin
        grp_fu_575_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_575_p1 = softmax_max_17_fu_152;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_575_p1 = softmax_max_14_fu_140;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_575_p1 = softmax_max_11_fu_128;
    end else begin
        grp_fu_575_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_579_ce = 1'b1;
    end else begin
        grp_fu_579_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_579_p0 = mul15_8_reg_1631;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_579_p0 = mul15_5_reg_1601;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_579_p0 = mul15_2_reg_1571;
    end else begin
        grp_fu_579_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_579_p1 = softmax_max_18_fu_156;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_579_p1 = softmax_max_15_fu_144;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_579_p1 = softmax_max_12_fu_132;
    end else begin
        grp_fu_579_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_583_ce = 1'b1;
    end else begin
        grp_fu_583_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_583_p0 = tmp_17_reg_1534;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_583_p0 = tmp_17_fu_999_p1;
    end else begin
        grp_fu_583_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_583_p1 = tmp_4_reg_1556;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_583_p1 = tmp_1_reg_1541;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_583_p1 = tmp_8_reg_1459;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_583_p1 = tmp_reg_1444;
    end else begin
        grp_fu_583_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_587_ce = 1'b1;
    end else begin
        grp_fu_587_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_587_p0 = tmp_17_reg_1534;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_587_p0 = tmp_17_fu_999_p1;
    end else begin
        grp_fu_587_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_587_p1 = tmp_2_reg_1546;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_587_p1 = tmp_9_reg_1464;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_587_p1 = tmp_6_reg_1449;
        end else begin
            grp_fu_587_p1 = 'bx;
        end
    end else begin
        grp_fu_587_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_591_ce = 1'b1;
    end else begin
        grp_fu_591_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_591_p0 = tmp_17_reg_1534;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_591_p0 = tmp_17_fu_999_p1;
    end else begin
        grp_fu_591_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_591_p1 = tmp_3_reg_1551;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_591_p1 = tmp_s_reg_1469;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_591_p1 = tmp_7_reg_1454;
        end else begin
            grp_fu_591_p1 = 'bx;
        end
    end else begin
        grp_fu_591_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_753_ce = 1'b1;
    end else begin
        grp_fu_753_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (urem_ln476_reg_1323 == 11'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_0_address0 = zext_ln476_9_fu_992_p1;
    end else if ((~(urem_ln476_reg_1323 == 11'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (urem_ln476_reg_1323 == 11'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_0_address0 = zext_ln476_8_fu_981_p1;
    end else if ((~(urem_ln476_reg_1323 == 11'd1) & ~(urem_ln476_reg_1323 == 11'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (urem_ln476_reg_1323 == 11'd2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_0_address0 = zext_ln476_7_fu_975_p1;
    end else if ((~(urem_ln476_reg_1323 == 11'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (urem_ln476_reg_1323 == 11'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        weights_0_address0 = zext_ln476_2_fu_871_p1;
    end else if ((~(urem_ln476_reg_1323 == 11'd1) & ~(urem_ln476_reg_1323 == 11'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (urem_ln476_reg_1323 == 11'd2) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        weights_0_address0 = zext_ln476_1_fu_855_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (urem_ln476_reg_1323 == 11'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        weights_0_address0 = zext_ln476_fu_830_p1;
    end else begin
        weights_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_0_address1 = zext_ln476_6_fu_968_p1;
    end else if ((~(urem_ln476_reg_1323 == 11'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (urem_ln476_reg_1323 == 11'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        weights_0_address1 = zext_ln476_5_fu_916_p1;
    end else if ((~(urem_ln476_reg_1323 == 11'd1) & ~(urem_ln476_reg_1323 == 11'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (urem_ln476_reg_1323 == 11'd2) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        weights_0_address1 = zext_ln476_4_fu_900_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (urem_ln476_reg_1323 == 11'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        weights_0_address1 = zext_ln476_3_fu_884_p1;
    end else begin
        weights_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(urem_ln476_reg_1323 == 11'd1) & ~(urem_ln476_reg_1323 == 11'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (urem_ln476_reg_1323 == 11'd2) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~(urem_ln476_reg_1323 == 11'd1) & ~(urem_ln476_reg_1323 == 11'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (urem_ln476_reg_1323 == 11'd2) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(urem_ln476_reg_1323 == 11'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (urem_ln476_reg_1323 == 11'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~(urem_ln476_reg_1323 == 11'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (urem_ln476_reg_1323 == 11'd1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (urem_ln476_reg_1323 == 11'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (urem_ln476_reg_1323 == 11'd0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        weights_0_ce0 = 1'b1;
    end else begin
        weights_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(urem_ln476_reg_1323 == 11'd1) & ~(urem_ln476_reg_1323 == 11'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (urem_ln476_reg_1323 == 11'd2) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(urem_ln476_reg_1323 == 11'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (urem_ln476_reg_1323 == 11'd1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (urem_ln476_reg_1323 == 11'd0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        weights_0_ce1 = 1'b1;
    end else begin
        weights_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(urem_ln476_reg_1323 == 11'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (urem_ln476_reg_1323 == 11'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_1_address0 = zext_ln476_9_fu_992_p1;
    end else if ((~(urem_ln476_reg_1323 == 11'd1) & ~(urem_ln476_reg_1323 == 11'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (urem_ln476_reg_1323 == 11'd2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_1_address0 = zext_ln476_8_fu_981_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (urem_ln476_reg_1323 == 11'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_1_address0 = zext_ln476_7_fu_975_p1;
    end else if ((~(urem_ln476_reg_1323 == 11'd1) & ~(urem_ln476_reg_1323 == 11'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (urem_ln476_reg_1323 == 11'd2) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        weights_1_address0 = zext_ln476_2_fu_871_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (urem_ln476_reg_1323 == 11'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        weights_1_address0 = zext_ln476_1_fu_855_p1;
    end else if ((~(urem_ln476_reg_1323 == 11'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (urem_ln476_reg_1323 == 11'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        weights_1_address0 = zext_ln476_fu_830_p1;
    end else begin
        weights_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_1_address1 = zext_ln476_6_fu_968_p1;
    end else if ((~(urem_ln476_reg_1323 == 11'd1) & ~(urem_ln476_reg_1323 == 11'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (urem_ln476_reg_1323 == 11'd2) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        weights_1_address1 = zext_ln476_5_fu_916_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (urem_ln476_reg_1323 == 11'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        weights_1_address1 = zext_ln476_4_fu_900_p1;
    end else if ((~(urem_ln476_reg_1323 == 11'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (urem_ln476_reg_1323 == 11'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        weights_1_address1 = zext_ln476_3_fu_884_p1;
    end else begin
        weights_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(urem_ln476_reg_1323 == 11'd1) & ~(urem_ln476_reg_1323 == 11'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (urem_ln476_reg_1323 == 11'd2) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~(urem_ln476_reg_1323 == 11'd1) & ~(urem_ln476_reg_1323 == 11'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (urem_ln476_reg_1323 == 11'd2) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(urem_ln476_reg_1323 == 11'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (urem_ln476_reg_1323 == 11'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~(urem_ln476_reg_1323 == 11'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (urem_ln476_reg_1323 == 11'd1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (urem_ln476_reg_1323 == 11'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (urem_ln476_reg_1323 == 11'd0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        weights_1_ce0 = 1'b1;
    end else begin
        weights_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(urem_ln476_reg_1323 == 11'd1) & ~(urem_ln476_reg_1323 == 11'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (urem_ln476_reg_1323 == 11'd2) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(urem_ln476_reg_1323 == 11'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (urem_ln476_reg_1323 == 11'd1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (urem_ln476_reg_1323 == 11'd0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        weights_1_ce1 = 1'b1;
    end else begin
        weights_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(urem_ln476_reg_1323 == 11'd1) & ~(urem_ln476_reg_1323 == 11'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (urem_ln476_reg_1323 == 11'd2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_2_address0 = zext_ln476_9_fu_992_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (urem_ln476_reg_1323 == 11'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_2_address0 = zext_ln476_8_fu_981_p1;
    end else if ((~(urem_ln476_reg_1323 == 11'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (urem_ln476_reg_1323 == 11'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_2_address0 = zext_ln476_7_fu_975_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (urem_ln476_reg_1323 == 11'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        weights_2_address0 = zext_ln476_2_fu_871_p1;
    end else if ((~(urem_ln476_reg_1323 == 11'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (urem_ln476_reg_1323 == 11'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        weights_2_address0 = zext_ln476_1_fu_855_p1;
    end else if ((~(urem_ln476_reg_1323 == 11'd1) & ~(urem_ln476_reg_1323 == 11'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (urem_ln476_reg_1323 == 11'd2) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        weights_2_address0 = zext_ln476_fu_830_p1;
    end else begin
        weights_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_2_address1 = zext_ln476_6_fu_968_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (urem_ln476_reg_1323 == 11'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        weights_2_address1 = zext_ln476_5_fu_916_p1;
    end else if ((~(urem_ln476_reg_1323 == 11'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (urem_ln476_reg_1323 == 11'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        weights_2_address1 = zext_ln476_4_fu_900_p1;
    end else if ((~(urem_ln476_reg_1323 == 11'd1) & ~(urem_ln476_reg_1323 == 11'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (urem_ln476_reg_1323 == 11'd2) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        weights_2_address1 = zext_ln476_3_fu_884_p1;
    end else begin
        weights_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(urem_ln476_reg_1323 == 11'd1) & ~(urem_ln476_reg_1323 == 11'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (urem_ln476_reg_1323 == 11'd2) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~(urem_ln476_reg_1323 == 11'd1) & ~(urem_ln476_reg_1323 == 11'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (urem_ln476_reg_1323 == 11'd2) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(urem_ln476_reg_1323 == 11'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (urem_ln476_reg_1323 == 11'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~(urem_ln476_reg_1323 == 11'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (urem_ln476_reg_1323 == 11'd1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (urem_ln476_reg_1323 == 11'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (urem_ln476_reg_1323 == 11'd0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        weights_2_ce0 = 1'b1;
    end else begin
        weights_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(urem_ln476_reg_1323 == 11'd1) & ~(urem_ln476_reg_1323 == 11'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (urem_ln476_reg_1323 == 11'd2) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(urem_ln476_reg_1323 == 11'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (urem_ln476_reg_1323 == 11'd1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (urem_ln476_reg_1323 == 11'd0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        weights_2_ce1 = 1'b1;
    end else begin
        weights_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to6 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if (((ap_idle_pp0_0to4 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter5_stage1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add1827_out = softmax_max_10_fu_124;

assign add18_129_out = softmax_max_11_fu_128;

assign add18_231_out = softmax_max_12_fu_132;

assign add18_333_out = softmax_max_13_fu_136;

assign add18_435_out = softmax_max_14_fu_140;

assign add18_537_out = softmax_max_15_fu_144;

assign add18_639_out = softmax_max_16_fu_148;

assign add18_741_out = softmax_max_17_fu_152;

assign add18_843_out = softmax_max_18_fu_156;

assign add18_945_out = softmax_max_19_fu_160;

assign add_ln468_fu_715_p2 = (ap_sig_allocacmp_i_11 + 8'd1);

assign add_ln476_1_fu_878_p2 = (trunc_ln_fu_837_p4 + 9'd1);

assign add_ln476_2_fu_785_p2 = (empty_126_reg_1276_pp0_iter2_reg + 11'd4);

assign add_ln476_3_fu_794_p2 = (empty_126_reg_1276_pp0_iter2_reg + 11'd5);

assign add_ln476_4_fu_963_p2 = (trunc_ln_reg_1333 + 9'd2);

assign add_ln476_5_fu_803_p2 = (empty_126_reg_1276_pp0_iter2_reg + 11'd7);

assign add_ln476_6_fu_812_p2 = (empty_126_reg_1276_pp0_iter2_reg + 11'd8);

assign add_ln476_7_fu_987_p2 = (trunc_ln_reg_1333 + 9'd3);

assign add_ln476_fu_776_p2 = (empty_126_reg_1276_pp0_iter2_reg + 11'd2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_00001 = ((dense_feature_map_stream128_empty_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((dense_feature_map_stream128_empty_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((dense_feature_map_stream128_empty_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state17_pp0_stage0_iter4 = (dense_feature_map_stream128_empty_n == 1'b0);
end

assign ap_block_state18_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage3;

assign empty_124_fu_721_p1 = ap_sig_allocacmp_i_11[6:0];

assign empty_125_fu_737_p2 = ap_sig_allocacmp_i_11 << 8'd1;

assign empty_126_fu_747_p2 = (p_shl_cast_fu_733_p1 + p_shl13_cast_fu_743_p1);

assign grp_fu_1135_p0 = grp_fu_1135_p00;

assign grp_fu_1135_p00 = empty_126_reg_1276_pp0_iter2_reg;

assign grp_fu_1135_p1 = 23'd2731;

assign grp_fu_1143_p0 = grp_fu_1143_p00;

assign grp_fu_1143_p00 = or_ln476_fu_767_p2;

assign grp_fu_1143_p1 = 23'd2731;

assign grp_fu_1150_p0 = grp_fu_1150_p00;

assign grp_fu_1150_p00 = add_ln476_fu_776_p2;

assign grp_fu_1150_p1 = 23'd2731;

assign grp_fu_1157_p0 = grp_fu_1157_p00;

assign grp_fu_1157_p00 = add_ln476_2_fu_785_p2;

assign grp_fu_1157_p1 = 23'd2731;

assign grp_fu_1164_p0 = grp_fu_1164_p00;

assign grp_fu_1164_p00 = add_ln476_3_fu_794_p2;

assign grp_fu_1164_p1 = 23'd2731;

assign grp_fu_1171_p0 = grp_fu_1171_p00;

assign grp_fu_1171_p00 = add_ln476_5_fu_803_p2;

assign grp_fu_1171_p1 = 23'd2731;

assign grp_fu_1178_p0 = grp_fu_1178_p00;

assign grp_fu_1178_p00 = add_ln476_6_fu_812_p2;

assign grp_fu_1178_p1 = 23'd2731;

assign grp_fu_203_p_ce = grp_fu_571_ce;

assign grp_fu_203_p_din0 = grp_fu_571_p0;

assign grp_fu_203_p_din1 = grp_fu_571_p1;

assign grp_fu_203_p_opcode = 2'd0;

assign grp_fu_753_p0 = (p_shl_cast_fu_733_p1 + p_shl13_cast_fu_743_p1);

assign grp_fu_753_p1 = 11'd3;

assign icmp_ln468_fu_709_p2 = ((ap_sig_allocacmp_i_11 == 8'd128) ? 1'b1 : 1'b0);

assign or_ln476_fu_767_p2 = (empty_126_reg_1276_pp0_iter2_reg | 11'd1);

assign p_shl13_cast_fu_743_p1 = empty_125_fu_737_p2;

assign p_shl_cast_fu_733_p1 = p_shl_fu_725_p3;

assign p_shl_fu_725_p3 = {{empty_124_fu_721_p1}, {3'd0}};

assign tmp_10_fu_821_p1 = grp_fu_1135_p2;

assign tmp_10_fu_821_p4 = {{tmp_10_fu_821_p1[22:13]}};

assign tmp_11_fu_846_p1 = grp_fu_1143_p2;

assign tmp_11_fu_846_p4 = {{tmp_11_fu_846_p1[22:13]}};

assign tmp_12_fu_862_p1 = grp_fu_1150_p2;

assign tmp_12_fu_862_p4 = {{tmp_12_fu_862_p1[22:13]}};

assign tmp_13_fu_891_p1 = grp_fu_1157_p2;

assign tmp_13_fu_891_p4 = {{tmp_13_fu_891_p1[22:13]}};

assign tmp_14_fu_907_p1 = grp_fu_1164_p2;

assign tmp_14_fu_907_p4 = {{tmp_14_fu_907_p1[22:13]}};

assign tmp_15_fu_923_p1 = grp_fu_1171_p2;

assign tmp_16_fu_932_p1 = grp_fu_1178_p2;

assign tmp_17_fu_999_p1 = dense_feature_map_stream128_read_reg_1439;

assign trunc_ln_fu_837_p1 = grp_fu_1135_p2;

assign trunc_ln_fu_837_p4 = {{trunc_ln_fu_837_p1[21:13]}};

assign zext_ln476_1_fu_855_p1 = tmp_11_fu_846_p4;

assign zext_ln476_2_fu_871_p1 = tmp_12_fu_862_p4;

assign zext_ln476_3_fu_884_p1 = add_ln476_1_fu_878_p2;

assign zext_ln476_4_fu_900_p1 = tmp_13_fu_891_p4;

assign zext_ln476_5_fu_916_p1 = tmp_14_fu_907_p4;

assign zext_ln476_6_fu_968_p1 = add_ln476_4_fu_963_p2;

assign zext_ln476_7_fu_975_p1 = tmp_15_reg_1429;

assign zext_ln476_8_fu_981_p1 = tmp_16_reg_1434;

assign zext_ln476_9_fu_992_p1 = add_ln476_7_fu_987_p2;

assign zext_ln476_fu_830_p1 = tmp_10_fu_821_p4;

always @ (posedge ap_clk) begin
    empty_126_reg_1276[0] <= 1'b0;
    empty_126_reg_1276_pp0_iter1_reg[0] <= 1'b0;
    empty_126_reg_1276_pp0_iter2_reg[0] <= 1'b0;
end

endmodule //accel_softmax_10u_128u_Pipeline_calc_sums_and_max
