// Seed: 1327234779
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_5;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd25
) (
    output wor  id_0,
    input  wire id_1,
    input  tri0 _id_2,
    output tri  id_3
);
  logic [id_2 : id_2] id_5;
  ;
  xor primCall (id_3, id_5, id_1);
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_8,
      id_8
  );
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_10 = id_3;
  wire id_13;
endmodule
