{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1453849448800 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1453849448802 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 26 18:04:08 2016 " "Processing started: Tue Jan 26 18:04:08 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1453849448802 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1453849448802 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ChipInterface -c ChipInterface " "Command: quartus_map --read_settings_files=on --write_settings_files=off ChipInterface -c ChipInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1453849448802 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1453849449075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chipInterface.sv 1 1 " "Found 1 design units, including 1 entities, in source file chipInterface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ChipInterface " "Found entity 1: ChipInterface" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/chipInterface.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1453849449292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1453849449292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.sv 5 5 " "Found 5 design units, including 5 entities, in source file lab1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nor_5 " "Found entity 1: nor_5" {  } { { "lab1.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/lab1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1453849449295 ""} { "Info" "ISGN_ENTITY_NAME" "2 nor_6 " "Found entity 2: nor_6" {  } { { "lab1.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/lab1.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1453849449295 ""} { "Info" "ISGN_ENTITY_NAME" "3 nor_13 " "Found entity 3: nor_13" {  } { { "lab1.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/lab1.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1453849449295 ""} { "Info" "ISGN_ENTITY_NAME" "4 Design " "Found entity 4: Design" {  } { { "lab1.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/lab1.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1453849449295 ""} { "Info" "ISGN_ENTITY_NAME" "5 Tester " "Found entity 5: Tester" {  } { { "lab1.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/lab1.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1453849449295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1453849449295 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ChipInterface " "Elaborating entity \"ChipInterface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1453849449384 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..1\] chipInterface.sv(2) " "Output port \"LEDG\[7..1\]\" at chipInterface.sv(2) has no driver" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/chipInterface.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1453849449386 "|ChipInterface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Design Design:dut " "Elaborating entity \"Design\" for hierarchy \"Design:dut\"" {  } { { "chipInterface.sv" "dut" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/chipInterface.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1453849449431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_5 Design:dut\|nor_5:g16 " "Elaborating entity \"nor_5\" for hierarchy \"Design:dut\|nor_5:g16\"" {  } { { "lab1.sv" "g16" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/lab1.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1453849449441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_6 Design:dut\|nor_6:g19 " "Elaborating entity \"nor_6\" for hierarchy \"Design:dut\|nor_6:g19\"" {  } { { "lab1.sv" "g19" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/lab1.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1453849449450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_13 Design:dut\|nor_13:g20 " "Elaborating entity \"nor_13\" for hierarchy \"Design:dut\|nor_13:g20\"" {  } { { "lab1.sv" "g20" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/lab1.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1453849449458 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/chipInterface.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1453849449949 "|ChipInterface|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/chipInterface.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1453849449949 "|ChipInterface|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/chipInterface.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1453849449949 "|ChipInterface|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/chipInterface.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1453849449949 "|ChipInterface|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/chipInterface.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1453849449949 "|ChipInterface|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/chipInterface.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1453849449949 "|ChipInterface|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/chipInterface.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1453849449949 "|ChipInterface|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1453849449949 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1453849450042 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1453849450382 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1453849450382 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1453849450481 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1453849450481 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1453849450481 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1453849450481 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "648 " "Peak virtual memory: 648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1453849450504 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 26 18:04:10 2016 " "Processing ended: Tue Jan 26 18:04:10 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1453849450504 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1453849450504 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1453849450504 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1453849450504 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1453849452169 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1453849452171 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 26 18:04:11 2016 " "Processing started: Tue Jan 26 18:04:11 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1453849452171 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1453849452171 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ChipInterface -c ChipInterface " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ChipInterface -c ChipInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1453849452171 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1453849452278 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ChipInterface EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"ChipInterface\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1453849452380 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1453849452421 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1453849452449 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1453849452449 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1453849453476 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1453849454267 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1453849454267 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1453849454267 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1453849454267 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1453849454267 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1453849454267 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1453849454267 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1453849454267 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1453849454267 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1453849454267 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/" { { 0 { 0 ""} 0 53 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1453849454287 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/" { { 0 { 0 ""} 0 55 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1453849454287 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/" { { 0 { 0 ""} 0 57 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1453849454287 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/" { { 0 { 0 ""} 0 59 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1453849454287 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/" { { 0 { 0 ""} 0 61 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1453849454287 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1453849454287 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1453849454290 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "14 14 " "No exact pin location assignment(s) for 14 pins of 14 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[0\] " "Pin LEDG\[0\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { LEDG[0] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/chipInterface.sv" 2 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDG[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/" { { 0 { 0 ""} 0 11 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453849455768 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[1\] " "Pin LEDG\[1\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { LEDG[1] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/chipInterface.sv" 2 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDG[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/" { { 0 { 0 ""} 0 12 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453849455768 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[2\] " "Pin LEDG\[2\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { LEDG[2] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/chipInterface.sv" 2 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDG[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/" { { 0 { 0 ""} 0 13 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453849455768 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[3\] " "Pin LEDG\[3\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { LEDG[3] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/chipInterface.sv" 2 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDG[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/" { { 0 { 0 ""} 0 14 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453849455768 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[4\] " "Pin LEDG\[4\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { LEDG[4] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/chipInterface.sv" 2 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDG[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/" { { 0 { 0 ""} 0 15 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453849455768 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[5\] " "Pin LEDG\[5\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { LEDG[5] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/chipInterface.sv" 2 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDG[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/" { { 0 { 0 ""} 0 16 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453849455768 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[6\] " "Pin LEDG\[6\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { LEDG[6] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/chipInterface.sv" 2 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDG[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/" { { 0 { 0 ""} 0 17 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453849455768 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[7\] " "Pin LEDG\[7\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { LEDG[7] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/chipInterface.sv" 2 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDG[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/" { { 0 { 0 ""} 0 18 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453849455768 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[4\] " "Pin SW\[4\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { SW[4] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/chipInterface.sv" 3 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/" { { 0 { 0 ""} 0 23 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453849455768 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[1\] " "Pin SW\[1\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/chipInterface.sv" 3 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/" { { 0 { 0 ""} 0 20 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453849455768 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[3\] " "Pin SW\[3\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/chipInterface.sv" 3 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/" { { 0 { 0 ""} 0 22 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453849455768 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[0\] " "Pin SW\[0\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/chipInterface.sv" 3 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/" { { 0 { 0 ""} 0 19 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453849455768 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[2\] " "Pin SW\[2\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/chipInterface.sv" 3 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/" { { 0 { 0 ""} 0 21 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453849455768 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[5\] " "Pin SW\[5\] not assigned to an exact location on the device" {  } { { "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/12.1/quartus/linux64/pin_planner.ppl" { SW[5] } } } { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/chipInterface.sv" 3 0 0 } } { "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/afs/ece/support/altera/release/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/" { { 0 { 0 ""} 0 24 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1453849455768 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1453849455768 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ChipInterface.sdc " "Synopsys Design Constraints File file not found: 'ChipInterface.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1453849456637 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1453849456638 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1453849456639 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1453849456639 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1453849456640 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1453849456640 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1453849456641 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1453849456645 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1453849456645 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1453849456646 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1453849456647 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1453849456648 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1453849456648 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1453849456648 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1453849456648 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1453849456649 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1453849456649 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1453849456649 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "14 unused 2.5V 6 8 0 " "Number of I/O pins in group: 14 (unused VREF, 2.5V VCCIO, 6 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1453849456652 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1453849456652 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1453849456652 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1453849456655 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1453849456655 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1453849456655 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1453849456655 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1453849456655 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1453849456655 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1453849456655 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1453849456655 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1453849456655 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1453849456655 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1453849456673 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1453849459551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1453849459592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1453849459612 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1453849460252 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1453849460252 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1453849460986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1453849463749 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1453849463749 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1453849463931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1453849463933 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1453849463933 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1453849463933 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1453849464016 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1453849464443 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1453849464511 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1453849464903 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1453849465242 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/output_files/ChipInterface.fit.smsg " "Generated suppressed messages file /afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/output_files/ChipInterface.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1453849465893 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1106 " "Peak virtual memory: 1106 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1453849466213 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 26 18:04:26 2016 " "Processing ended: Tue Jan 26 18:04:26 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1453849466213 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1453849466213 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1453849466213 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1453849466213 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1453849467934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1453849467936 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 26 18:04:27 2016 " "Processing started: Tue Jan 26 18:04:27 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1453849467936 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1453849467936 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ChipInterface -c ChipInterface " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ChipInterface -c ChipInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1453849467936 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1453849473224 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1453849473406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "630 " "Peak virtual memory: 630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1453849475103 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 26 18:04:35 2016 " "Processing ended: Tue Jan 26 18:04:35 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1453849475103 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1453849475103 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1453849475103 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1453849475103 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1453849475285 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1453849476338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1453849476340 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 26 18:04:36 2016 " "Processing started: Tue Jan 26 18:04:36 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1453849476340 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1453849476340 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ChipInterface -c ChipInterface " "Command: quartus_sta ChipInterface -c ChipInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1453849476340 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1453849476420 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1453849476578 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1453849476579 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1453849476627 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1453849476628 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ChipInterface.sdc " "Synopsys Design Constraints File file not found: 'ChipInterface.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1453849476994 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1453849476994 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1453849476995 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1453849476996 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1453849476996 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1453849476996 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1453849476997 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "" 0 -1 1453849477006 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1453849477013 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1453849477015 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1453849477027 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1453849477034 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1453849477040 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1453849477047 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1453849477053 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1453849477082 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1453849477140 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1453849478578 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1453849478628 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1453849478628 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1453849478628 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1453849478629 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1453849478630 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1453849478643 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1453849478649 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1453849478656 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1453849478663 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1453849478669 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1453849478685 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1453849478866 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1453849478866 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1453849478866 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1453849478867 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1453849478874 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1453849478881 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1453849478887 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1453849478893 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1453849478899 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1453849479239 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1453849479239 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "703 " "Peak virtual memory: 703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1453849479311 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 26 18:04:39 2016 " "Processing ended: Tue Jan 26 18:04:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1453849479311 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1453849479311 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1453849479311 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1453849479311 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1453849481427 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1453849481428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 26 18:04:41 2016 " "Processing started: Tue Jan 26 18:04:41 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1453849481428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1453849481428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ChipInterface -c ChipInterface " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ChipInterface -c ChipInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1453849481429 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ChipInterface_7_1200mv_85c_slow.vho /afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/simulation/modelsim/ simulation " "Generated file ChipInterface_7_1200mv_85c_slow.vho in folder \"/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1453849481841 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ChipInterface_7_1200mv_0c_slow.vho /afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/simulation/modelsim/ simulation " "Generated file ChipInterface_7_1200mv_0c_slow.vho in folder \"/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1453849481862 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ChipInterface_min_1200mv_0c_fast.vho /afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/simulation/modelsim/ simulation " "Generated file ChipInterface_min_1200mv_0c_fast.vho in folder \"/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1453849481884 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ChipInterface.vho /afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/simulation/modelsim/ simulation " "Generated file ChipInterface.vho in folder \"/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1453849481904 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ChipInterface_7_1200mv_85c_vhd_slow.sdo /afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/simulation/modelsim/ simulation " "Generated file ChipInterface_7_1200mv_85c_vhd_slow.sdo in folder \"/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1453849481932 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ChipInterface_7_1200mv_0c_vhd_slow.sdo /afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/simulation/modelsim/ simulation " "Generated file ChipInterface_7_1200mv_0c_vhd_slow.sdo in folder \"/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1453849481952 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ChipInterface_min_1200mv_0c_vhd_fast.sdo /afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/simulation/modelsim/ simulation " "Generated file ChipInterface_min_1200mv_0c_vhd_fast.sdo in folder \"/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1453849481970 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ChipInterface_vhd.sdo /afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/simulation/modelsim/ simulation " "Generated file ChipInterface_vhd.sdo in folder \"/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1453849481988 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "876 " "Peak virtual memory: 876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1453849482048 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 26 18:04:42 2016 " "Processing ended: Tue Jan 26 18:04:42 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1453849482048 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1453849482048 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1453849482048 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1453849482048 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Quartus II Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1453849482137 ""}
