#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x584dcf30f530 .scope module, "testbench" "testbench" 2 5;
 .timescale -9 -12;
v0x584dcf3b10e0_0 .var "clk", 0 0;
v0x584dcf3b11a0_0 .net "dataaddr", 31 0, v0x584dcf3a7b90_0;  1 drivers
v0x584dcf3b1260_0 .net "memwrite", 0 0, L_0x584dcf3b1610;  1 drivers
v0x584dcf3b1300_0 .var "reset", 0 0;
v0x584dcf3b1430_0 .net "writedata", 31 0, L_0x584dcf3c3460;  1 drivers
E_0x584dcf33a4f0 .event negedge, v0x584dcf3a33e0_0;
S_0x584dcf310890 .scope module, "dut" "top" 2 14, 3 41 0, S_0x584dcf30f530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "writedata";
    .port_info 3 /OUTPUT 32 "dataaddr";
    .port_info 4 /OUTPUT 1 "memwrite";
v0x584dcf3b08f0_0 .net "clk", 0 0, v0x584dcf3b10e0_0;  1 drivers
v0x584dcf3b09b0_0 .net "dataaddr", 31 0, v0x584dcf3a7b90_0;  alias, 1 drivers
v0x584dcf3b0a70_0 .net "instr", 31 0, L_0x584dcf3c3f20;  1 drivers
v0x584dcf3b0ba0_0 .net "memwrite", 0 0, L_0x584dcf3b1610;  alias, 1 drivers
v0x584dcf3b0cd0_0 .net "pc", 31 0, v0x584dcf3aa1b0_0;  1 drivers
v0x584dcf3b0d90_0 .net "readdata", 31 0, L_0x584dcf3c4480;  1 drivers
v0x584dcf3b0ee0_0 .net "reset", 0 0, v0x584dcf3b1300_0;  1 drivers
v0x584dcf3b0f80_0 .net "writedata", 31 0, L_0x584dcf3c3460;  alias, 1 drivers
L_0x584dcf3c3fe0 .part v0x584dcf3aa1b0_0, 2, 6;
S_0x584dcf385de0 .scope module, "dmem" "dmem" 3 53, 3 8 0, S_0x584dcf310890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0x584dcf3c4480 .functor BUFZ 32, L_0x584dcf3c41e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x584dcf386600 .array "RAM", 0 63, 31 0;
v0x584dcf34b120_0 .net *"_ivl_0", 31 0, L_0x584dcf3c41e0;  1 drivers
v0x584dcf3a3240_0 .net *"_ivl_3", 29 0, L_0x584dcf3c4280;  1 drivers
v0x584dcf3a3300_0 .net "a", 31 0, v0x584dcf3a7b90_0;  alias, 1 drivers
v0x584dcf3a33e0_0 .net "clk", 0 0, v0x584dcf3b10e0_0;  alias, 1 drivers
v0x584dcf3a34f0_0 .net "rd", 31 0, L_0x584dcf3c4480;  alias, 1 drivers
v0x584dcf3a35d0_0 .net "wd", 31 0, L_0x584dcf3c3460;  alias, 1 drivers
v0x584dcf3a36b0_0 .net "we", 0 0, L_0x584dcf3b1610;  alias, 1 drivers
E_0x584dcf33a800 .event posedge, v0x584dcf3a33e0_0;
L_0x584dcf3c41e0 .array/port v0x584dcf386600, L_0x584dcf3c4280;
L_0x584dcf3c4280 .part v0x584dcf3a7b90_0, 2, 30;
S_0x584dcf3a3810 .scope module, "imem" "imem" 3 52, 3 27 0, S_0x584dcf310890;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0x584dcf3c3f20 .functor BUFZ 32, L_0x584dcf3c3d90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x584dcf3a3a10 .array "RAM", 0 63, 31 0;
v0x584dcf3a3af0_0 .net *"_ivl_0", 31 0, L_0x584dcf3c3d90;  1 drivers
v0x584dcf3a3bd0_0 .net *"_ivl_2", 7 0, L_0x584dcf3c3e30;  1 drivers
L_0x78986b1b7450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x584dcf3a3c90_0 .net *"_ivl_5", 1 0, L_0x78986b1b7450;  1 drivers
v0x584dcf3a3d70_0 .net "a", 5 0, L_0x584dcf3c3fe0;  1 drivers
v0x584dcf3a3ea0_0 .net "rd", 31 0, L_0x584dcf3c3f20;  alias, 1 drivers
L_0x584dcf3c3d90 .array/port v0x584dcf3a3a10, L_0x584dcf3c3e30;
L_0x584dcf3c3e30 .concat [ 6 2 0 0], L_0x584dcf3c3fe0, L_0x78986b1b7450;
S_0x584dcf3a3fe0 .scope module, "riscv" "riscv" 3 51, 4 5 0, S_0x584dcf310890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 32 "aluout";
    .port_info 6 /OUTPUT 32 "writedata";
    .port_info 7 /INPUT 32 "readdata";
v0x584dcf3a75b0_0 .net "alucontrol", 3 0, v0x584dcf3a5060_0;  1 drivers
v0x584dcf3af4e0_0 .net "aluout", 31 0, v0x584dcf3a7b90_0;  alias, 1 drivers
v0x584dcf3af630_0 .net "alusrc", 0 0, L_0x584dcf3b1570;  1 drivers
v0x584dcf3af760_0 .net "b_op", 0 0, L_0x584dcf3b1a90;  1 drivers
v0x584dcf3af890_0 .net "btaken", 0 0, v0x584dcf3a7c50_0;  1 drivers
v0x584dcf3af930_0 .net "clk", 0 0, v0x584dcf3b10e0_0;  alias, 1 drivers
v0x584dcf3afa60_0 .net "i_op", 0 0, L_0x584dcf3b1910;  1 drivers
v0x584dcf3afb90_0 .net "instr", 31 0, L_0x584dcf3c3f20;  alias, 1 drivers
v0x584dcf3afc30_0 .net "j_op", 0 0, L_0x584dcf3b1ce0;  1 drivers
v0x584dcf3afd60_0 .net "memtoreg", 0 0, L_0x584dcf3b16b0;  1 drivers
v0x584dcf3afe90_0 .net "memwrite", 0 0, L_0x584dcf3b1610;  alias, 1 drivers
v0x584dcf3aff30_0 .net "pc", 31 0, v0x584dcf3aa1b0_0;  alias, 1 drivers
v0x584dcf3b0080_0 .net "pcsrc", 0 0, L_0x584dcf3b21e0;  1 drivers
v0x584dcf3b0120_0 .net "r_op", 0 0, L_0x584dcf3b17e0;  1 drivers
v0x584dcf3b01c0_0 .net "readdata", 31 0, L_0x584dcf3c4480;  alias, 1 drivers
v0x584dcf3b0280_0 .net "regwrite", 0 0, L_0x584dcf3b14d0;  1 drivers
v0x584dcf3b03b0_0 .net "reset", 0 0, v0x584dcf3b1300_0;  alias, 1 drivers
v0x584dcf3b0560_0 .net "s_op", 0 0, L_0x584dcf3b19f0;  1 drivers
v0x584dcf3b0600_0 .net "u_op", 0 0, L_0x584dcf3b1c40;  1 drivers
v0x584dcf3b06a0_0 .net "writedata", 31 0, L_0x584dcf3c3460;  alias, 1 drivers
L_0x584dcf3b2250 .part L_0x584dcf3c3f20, 0, 7;
L_0x584dcf3b22f0 .part L_0x584dcf3c3f20, 12, 3;
L_0x584dcf3b2390 .part L_0x584dcf3c3f20, 25, 7;
S_0x584dcf3a42e0 .scope module, "ctl" "controller" 4 21, 5 66 0, S_0x584dcf3a3fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /INPUT 1 "btaken";
    .port_info 4 /OUTPUT 1 "memtoreg";
    .port_info 5 /OUTPUT 1 "memwrite";
    .port_info 6 /OUTPUT 1 "pcsrc";
    .port_info 7 /OUTPUT 1 "alusrc";
    .port_info 8 /OUTPUT 1 "regwrite";
    .port_info 9 /OUTPUT 1 "r_op";
    .port_info 10 /OUTPUT 1 "i_op";
    .port_info 11 /OUTPUT 1 "s_op";
    .port_info 12 /OUTPUT 1 "b_op";
    .port_info 13 /OUTPUT 1 "u_op";
    .port_info 14 /OUTPUT 1 "j_op";
    .port_info 15 /OUTPUT 4 "alucontrol";
L_0x584dcf3b21e0 .functor AND 1, L_0x584dcf3b1a90, v0x584dcf3a7c50_0, C4<1>, C4<1>;
v0x584dcf3a64d0_0 .net "alucontrol", 3 0, v0x584dcf3a5060_0;  alias, 1 drivers
v0x584dcf3a65e0_0 .net "aluop", 2 0, L_0x584dcf3b1de0;  1 drivers
v0x584dcf3a6680_0 .net "alusrc", 0 0, L_0x584dcf3b1570;  alias, 1 drivers
v0x584dcf3a6750_0 .net "b_op", 0 0, L_0x584dcf3b1a90;  alias, 1 drivers
v0x584dcf3a6820_0 .net "btaken", 0 0, v0x584dcf3a7c50_0;  alias, 1 drivers
v0x584dcf3a6910_0 .net "funct3", 2 0, L_0x584dcf3b22f0;  1 drivers
v0x584dcf3a69b0_0 .net "funct7", 6 0, L_0x584dcf3b2390;  1 drivers
v0x584dcf3a6a80_0 .net "i_op", 0 0, L_0x584dcf3b1910;  alias, 1 drivers
v0x584dcf3a6b50_0 .net "j_op", 0 0, L_0x584dcf3b1ce0;  alias, 1 drivers
v0x584dcf3a6cb0_0 .net "memtoreg", 0 0, L_0x584dcf3b16b0;  alias, 1 drivers
v0x584dcf3a6d80_0 .net "memwrite", 0 0, L_0x584dcf3b1610;  alias, 1 drivers
v0x584dcf3a6e20_0 .net "op", 6 0, L_0x584dcf3b2250;  1 drivers
v0x584dcf3a6ec0_0 .net "pcsrc", 0 0, L_0x584dcf3b21e0;  alias, 1 drivers
v0x584dcf3a6f60_0 .net "r_op", 0 0, L_0x584dcf3b17e0;  alias, 1 drivers
v0x584dcf3a7050_0 .net "regwrite", 0 0, L_0x584dcf3b14d0;  alias, 1 drivers
v0x584dcf3a70f0_0 .net "s_op", 0 0, L_0x584dcf3b19f0;  alias, 1 drivers
v0x584dcf3a71c0_0 .net "u_op", 0 0, L_0x584dcf3b1c40;  alias, 1 drivers
S_0x584dcf3a4650 .scope module, "ad" "aludec" 5 89, 5 40 0, S_0x584dcf3a42e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "funct3";
    .port_info 1 /INPUT 7 "funct7";
    .port_info 2 /INPUT 1 "r_op";
    .port_info 3 /INPUT 3 "aluop";
    .port_info 4 /OUTPUT 4 "alucontrol";
L_0x584dcf3b2170 .functor AND 1, L_0x584dcf3b17e0, L_0x584dcf3b20d0, C4<1>, C4<1>;
L_0x78986b1b7018 .functor BUFT 1, C4<0100000>, C4<0>, C4<0>, C4<0>;
v0x584dcf3a4870_0 .net/2u *"_ivl_0", 6 0, L_0x78986b1b7018;  1 drivers
L_0x78986b1b70f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x584dcf3a4970_0 .net/2u *"_ivl_10", 0 0, L_0x78986b1b70f0;  1 drivers
L_0x78986b1b7138 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x584dcf3a4a50_0 .net *"_ivl_12", 0 0, L_0x78986b1b7138;  1 drivers
v0x584dcf3a4b10_0 .net *"_ivl_14", 0 0, L_0x584dcf3b2030;  1 drivers
v0x584dcf3a4bf0_0 .net *"_ivl_16", 0 0, L_0x584dcf3b20d0;  1 drivers
v0x584dcf3a4d20_0 .net *"_ivl_2", 0 0, L_0x584dcf3b1ef0;  1 drivers
L_0x78986b1b7060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x584dcf3a4de0_0 .net/2u *"_ivl_4", 0 0, L_0x78986b1b7060;  1 drivers
L_0x78986b1b70a8 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x584dcf3a4ec0_0 .net/2u *"_ivl_6", 6 0, L_0x78986b1b70a8;  1 drivers
v0x584dcf3a4fa0_0 .net *"_ivl_8", 0 0, L_0x584dcf3b1f90;  1 drivers
v0x584dcf3a5060_0 .var "alucontrol", 3 0;
v0x584dcf3a5140_0 .net "aluop", 2 0, L_0x584dcf3b1de0;  alias, 1 drivers
v0x584dcf3a5220_0 .net "exf7", 0 0, L_0x584dcf3b2170;  1 drivers
v0x584dcf3a52e0_0 .net "funct3", 2 0, L_0x584dcf3b22f0;  alias, 1 drivers
v0x584dcf3a53c0_0 .net "funct7", 6 0, L_0x584dcf3b2390;  alias, 1 drivers
v0x584dcf3a54a0_0 .net "r_op", 0 0, L_0x584dcf3b17e0;  alias, 1 drivers
E_0x584dcf307330 .event anyedge, v0x584dcf3a5140_0, v0x584dcf3a5220_0, v0x584dcf3a52e0_0;
L_0x584dcf3b1ef0 .cmp/eq 7, L_0x584dcf3b2390, L_0x78986b1b7018;
L_0x584dcf3b1f90 .cmp/eq 7, L_0x584dcf3b2390, L_0x78986b1b70a8;
L_0x584dcf3b2030 .functor MUXZ 1, L_0x78986b1b7138, L_0x78986b1b70f0, L_0x584dcf3b1f90, C4<>;
L_0x584dcf3b20d0 .functor MUXZ 1, L_0x584dcf3b2030, L_0x78986b1b7060, L_0x584dcf3b1ef0, C4<>;
S_0x584dcf3a5600 .scope module, "md" "maindec" 5 87, 5 5 0, S_0x584dcf3a42e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 1 "memtoreg";
    .port_info 2 /OUTPUT 1 "memwrite";
    .port_info 3 /OUTPUT 1 "alusrc";
    .port_info 4 /OUTPUT 1 "regwrite";
    .port_info 5 /OUTPUT 1 "r_op";
    .port_info 6 /OUTPUT 1 "i_op";
    .port_info 7 /OUTPUT 1 "s_op";
    .port_info 8 /OUTPUT 1 "b_op";
    .port_info 9 /OUTPUT 1 "u_op";
    .port_info 10 /OUTPUT 1 "j_op";
    .port_info 11 /OUTPUT 3 "aluop";
v0x584dcf3a57d0_0 .net *"_ivl_13", 12 0, v0x584dcf3a5b00_0;  1 drivers
v0x584dcf3a58d0_0 .net "aluop", 2 0, L_0x584dcf3b1de0;  alias, 1 drivers
v0x584dcf3a5990_0 .net "alusrc", 0 0, L_0x584dcf3b1570;  alias, 1 drivers
v0x584dcf3a5a60_0 .net "b_op", 0 0, L_0x584dcf3b1a90;  alias, 1 drivers
v0x584dcf3a5b00_0 .var "controls", 12 0;
v0x584dcf3a5c30_0 .net "i_op", 0 0, L_0x584dcf3b1910;  alias, 1 drivers
v0x584dcf3a5cf0_0 .net "j_op", 0 0, L_0x584dcf3b1ce0;  alias, 1 drivers
v0x584dcf3a5db0_0 .net "memtoreg", 0 0, L_0x584dcf3b16b0;  alias, 1 drivers
v0x584dcf3a5e70_0 .net "memwrite", 0 0, L_0x584dcf3b1610;  alias, 1 drivers
v0x584dcf3a5fa0_0 .net "op", 6 0, L_0x584dcf3b2250;  alias, 1 drivers
v0x584dcf3a6060_0 .net "r_op", 0 0, L_0x584dcf3b17e0;  alias, 1 drivers
v0x584dcf3a6130_0 .net "regwrite", 0 0, L_0x584dcf3b14d0;  alias, 1 drivers
v0x584dcf3a61d0_0 .net "s_op", 0 0, L_0x584dcf3b19f0;  alias, 1 drivers
v0x584dcf3a6290_0 .net "u_op", 0 0, L_0x584dcf3b1c40;  alias, 1 drivers
E_0x584dcf38fe30 .event anyedge, v0x584dcf3a5fa0_0;
L_0x584dcf3b14d0 .part v0x584dcf3a5b00_0, 12, 1;
L_0x584dcf3b1570 .part v0x584dcf3a5b00_0, 11, 1;
L_0x584dcf3b1610 .part v0x584dcf3a5b00_0, 10, 1;
L_0x584dcf3b16b0 .part v0x584dcf3a5b00_0, 9, 1;
L_0x584dcf3b17e0 .part v0x584dcf3a5b00_0, 8, 1;
L_0x584dcf3b1910 .part v0x584dcf3a5b00_0, 7, 1;
L_0x584dcf3b19f0 .part v0x584dcf3a5b00_0, 6, 1;
L_0x584dcf3b1a90 .part v0x584dcf3a5b00_0, 5, 1;
L_0x584dcf3b1c40 .part v0x584dcf3a5b00_0, 4, 1;
L_0x584dcf3b1ce0 .part v0x584dcf3a5b00_0, 3, 1;
L_0x584dcf3b1de0 .part v0x584dcf3a5b00_0, 0, 3;
S_0x584dcf3a73b0 .scope module, "dp" "datapath" 4 24, 6 76 0, S_0x584dcf3a3fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "memtoreg";
    .port_info 3 /INPUT 1 "pcsrc";
    .port_info 4 /INPUT 1 "alusrc";
    .port_info 5 /INPUT 1 "regwrite";
    .port_info 6 /INPUT 1 "i_op";
    .port_info 7 /INPUT 1 "s_op";
    .port_info 8 /INPUT 1 "b_op";
    .port_info 9 /INPUT 1 "u_op";
    .port_info 10 /INPUT 1 "j_op";
    .port_info 11 /INPUT 4 "alucontrol";
    .port_info 12 /OUTPUT 1 "btaken";
    .port_info 13 /OUTPUT 32 "pc";
    .port_info 14 /INPUT 32 "instr";
    .port_info 15 /OUTPUT 32 "aluout";
    .port_info 16 /OUTPUT 32 "writedata";
    .port_info 17 /INPUT 32 "readdata";
L_0x584dcf3b2600 .functor OR 1, L_0x584dcf3b21e0, L_0x584dcf3b1ce0, C4<0>, C4<0>;
v0x584dcf3ada40_0 .net "alucontrol", 3 0, v0x584dcf3a5060_0;  alias, 1 drivers
v0x584dcf3adb20_0 .net "aluout", 31 0, v0x584dcf3a7b90_0;  alias, 1 drivers
v0x584dcf3adbe0_0 .net "alusrc", 0 0, L_0x584dcf3b1570;  alias, 1 drivers
v0x584dcf3adc80_0 .net "b_op", 0 0, L_0x584dcf3b1a90;  alias, 1 drivers
v0x584dcf3add20_0 .net "btaken", 0 0, v0x584dcf3a7c50_0;  alias, 1 drivers
v0x584dcf3ade60_0 .net "clk", 0 0, v0x584dcf3b10e0_0;  alias, 1 drivers
v0x584dcf3adf00_0 .net "i_op", 0 0, L_0x584dcf3b1910;  alias, 1 drivers
v0x584dcf3adfa0_0 .net "immextv", 31 0, v0x584dcf3a8990_0;  1 drivers
v0x584dcf3ae040_0 .net "instr", 31 0, L_0x584dcf3c3f20;  alias, 1 drivers
v0x584dcf3ae100_0 .net "j_op", 0 0, L_0x584dcf3b1ce0;  alias, 1 drivers
v0x584dcf3ae230_0 .net "memtoreg", 0 0, L_0x584dcf3b16b0;  alias, 1 drivers
v0x584dcf3ae2d0_0 .net "pc", 31 0, v0x584dcf3aa1b0_0;  alias, 1 drivers
v0x584dcf3ae390_0 .net "pcbranch", 31 0, L_0x584dcf3c2710;  1 drivers
v0x584dcf3ae450_0 .net "pcnext", 31 0, L_0x584dcf3c2840;  1 drivers
v0x584dcf3ae560_0 .net "pcplus4", 31 0, L_0x584dcf3b2560;  1 drivers
v0x584dcf3ae620_0 .net "pcsrc", 0 0, L_0x584dcf3b21e0;  alias, 1 drivers
v0x584dcf3ae6c0_0 .net "readdata", 31 0, L_0x584dcf3c4480;  alias, 1 drivers
v0x584dcf3ae8c0_0 .net "regwrite", 0 0, L_0x584dcf3b14d0;  alias, 1 drivers
v0x584dcf3ae960_0 .net "reset", 0 0, v0x584dcf3b1300_0;  alias, 1 drivers
v0x584dcf3aea00_0 .net "result", 31 0, L_0x584dcf3c3990;  1 drivers
v0x584dcf3aeaf0_0 .net "result0", 31 0, L_0x584dcf3c38f0;  1 drivers
v0x584dcf3aec00_0 .net "rsrca", 31 0, L_0x584dcf3c2e30;  1 drivers
v0x584dcf3aed10_0 .net "s_op", 0 0, L_0x584dcf3b19f0;  alias, 1 drivers
v0x584dcf3aedb0_0 .net "srca", 31 0, L_0x584dcf3c3a30;  1 drivers
v0x584dcf3aeec0_0 .net "srcb", 31 0, L_0x584dcf3c3be0;  1 drivers
v0x584dcf3aefd0_0 .net "u_op", 0 0, L_0x584dcf3b1c40;  alias, 1 drivers
v0x584dcf3af070_0 .net "writedata", 31 0, L_0x584dcf3c3460;  alias, 1 drivers
L_0x584dcf3c3600 .part L_0x584dcf3c3f20, 15, 5;
L_0x584dcf3c37b0 .part L_0x584dcf3c3f20, 20, 5;
L_0x584dcf3c3850 .part L_0x584dcf3c3f20, 7, 5;
S_0x584dcf3a7810 .scope module, "alu" "alu" 6 120, 7 5 0, S_0x584dcf3a73b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "srca";
    .port_info 1 /INPUT 32 "srcb";
    .port_info 2 /INPUT 4 "alucontrol";
    .port_info 3 /OUTPUT 32 "aluout";
    .port_info 4 /OUTPUT 1 "btaken";
v0x584dcf3a7a60_0 .net "alucontrol", 3 0, v0x584dcf3a5060_0;  alias, 1 drivers
v0x584dcf3a7b90_0 .var "aluout", 31 0;
v0x584dcf3a7c50_0 .var "btaken", 0 0;
v0x584dcf3a7d50_0 .net "srca", 31 0, L_0x584dcf3c3a30;  alias, 1 drivers
v0x584dcf3a7df0_0 .net "srcb", 31 0, L_0x584dcf3c3be0;  alias, 1 drivers
E_0x584dcf38fdf0 .event anyedge, v0x584dcf3a5060_0, v0x584dcf3a7d50_0, v0x584dcf3a7df0_0;
S_0x584dcf3a7fa0 .scope module, "ie" "immext" 6 103, 6 12 0, S_0x584dcf3a73b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_op";
    .port_info 1 /INPUT 1 "s_op";
    .port_info 2 /INPUT 1 "b_op";
    .port_info 3 /INPUT 1 "u_op";
    .port_info 4 /INPUT 1 "j_op";
    .port_info 5 /INPUT 32 "instr";
    .port_info 6 /OUTPUT 32 "y";
v0x584dcf3a82f0_0 .net "b_op", 0 0, L_0x584dcf3b1a90;  alias, 1 drivers
v0x584dcf3a8400_0 .net "i_op", 0 0, L_0x584dcf3b1910;  alias, 1 drivers
v0x584dcf3a8510_0 .net "immtype", 4 0, L_0x584dcf3b24c0;  1 drivers
v0x584dcf3a85b0_0 .net "instr", 31 0, L_0x584dcf3c3f20;  alias, 1 drivers
v0x584dcf3a8670_0 .net "j_op", 0 0, L_0x584dcf3b1ce0;  alias, 1 drivers
v0x584dcf3a87b0_0 .net "s_op", 0 0, L_0x584dcf3b19f0;  alias, 1 drivers
v0x584dcf3a88a0_0 .net "u_op", 0 0, L_0x584dcf3b1c40;  alias, 1 drivers
v0x584dcf3a8990_0 .var "y", 31 0;
E_0x584dcf3a8290 .event anyedge, v0x584dcf3a8510_0, v0x584dcf3a3ea0_0;
LS_0x584dcf3b24c0_0_0 .concat [ 1 1 1 1], L_0x584dcf3b1ce0, L_0x584dcf3b1c40, L_0x584dcf3b1a90, L_0x584dcf3b19f0;
LS_0x584dcf3b24c0_0_4 .concat [ 1 0 0 0], L_0x584dcf3b1910;
L_0x584dcf3b24c0 .concat [ 4 1 0 0], LS_0x584dcf3b24c0_0_0, LS_0x584dcf3b24c0_0_4;
S_0x584dcf3a8b70 .scope module, "pcadd1" "adder" 6 107, 6 5 0, S_0x584dcf3a73b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0x584dcf3a8da0_0 .net "a", 31 0, v0x584dcf3aa1b0_0;  alias, 1 drivers
L_0x78986b1b7180 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x584dcf3a8ea0_0 .net "b", 31 0, L_0x78986b1b7180;  1 drivers
v0x584dcf3a8f80_0 .net "y", 31 0, L_0x584dcf3b2560;  alias, 1 drivers
L_0x584dcf3b2560 .arith/sum 32, v0x584dcf3aa1b0_0, L_0x78986b1b7180;
S_0x584dcf3a90c0 .scope module, "pcadd2" "adder" 6 108, 6 5 0, S_0x584dcf3a73b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0x584dcf3a92f0_0 .net "a", 31 0, v0x584dcf3aa1b0_0;  alias, 1 drivers
v0x584dcf3a93d0_0 .net "b", 31 0, v0x584dcf3a8990_0;  alias, 1 drivers
v0x584dcf3a9470_0 .net "y", 31 0, L_0x584dcf3c2710;  alias, 1 drivers
L_0x584dcf3c2710 .arith/sum 32, v0x584dcf3aa1b0_0, v0x584dcf3a8990_0;
S_0x584dcf3a9590 .scope module, "pcmux" "mux2" 6 109, 6 47 0, S_0x584dcf3a73b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x584dcf3a97c0 .param/l "WIDTH" 0 6 47, +C4<00000000000000000000000000100000>;
v0x584dcf3a9890_0 .net "d0", 31 0, L_0x584dcf3b2560;  alias, 1 drivers
v0x584dcf3a9980_0 .net "d1", 31 0, L_0x584dcf3c2710;  alias, 1 drivers
v0x584dcf3a9a50_0 .net "s", 0 0, L_0x584dcf3b2600;  1 drivers
v0x584dcf3a9b20_0 .net "y", 31 0, L_0x584dcf3c2840;  alias, 1 drivers
L_0x584dcf3c2840 .functor MUXZ 32, L_0x584dcf3b2560, L_0x584dcf3c2710, L_0x584dcf3b2600, C4<>;
S_0x584dcf3a9c90 .scope module, "pcreg" "flopr" 6 106, 6 37 0, S_0x584dcf3a73b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x584dcf3a9e70 .param/l "WIDTH" 0 6 37, +C4<00000000000000000000000000100000>;
v0x584dcf3a9ff0_0 .net "clk", 0 0, v0x584dcf3b10e0_0;  alias, 1 drivers
v0x584dcf3aa0e0_0 .net "d", 31 0, L_0x584dcf3c2840;  alias, 1 drivers
v0x584dcf3aa1b0_0 .var "q", 31 0;
v0x584dcf3aa2d0_0 .net "reset", 0 0, v0x584dcf3b1300_0;  alias, 1 drivers
E_0x584dcf3a81a0 .event posedge, v0x584dcf3aa2d0_0, v0x584dcf3a33e0_0;
S_0x584dcf3aa3f0 .scope module, "resmux1" "mux2" 6 114, 6 47 0, S_0x584dcf3a73b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x584dcf3aa5d0 .param/l "WIDTH" 0 6 47, +C4<00000000000000000000000000100000>;
v0x584dcf3aa710_0 .net "d0", 31 0, v0x584dcf3a7b90_0;  alias, 1 drivers
v0x584dcf3aa840_0 .net "d1", 31 0, L_0x584dcf3c4480;  alias, 1 drivers
v0x584dcf3aa900_0 .net "s", 0 0, L_0x584dcf3b16b0;  alias, 1 drivers
v0x584dcf3aaa20_0 .net "y", 31 0, L_0x584dcf3c38f0;  alias, 1 drivers
L_0x584dcf3c38f0 .functor MUXZ 32, v0x584dcf3a7b90_0, L_0x584dcf3c4480, L_0x584dcf3b16b0, C4<>;
S_0x584dcf3aab40 .scope module, "resmux2" "mux2" 6 115, 6 47 0, S_0x584dcf3a73b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x584dcf3aad20 .param/l "WIDTH" 0 6 47, +C4<00000000000000000000000000100000>;
v0x584dcf3aae60_0 .net "d0", 31 0, L_0x584dcf3c38f0;  alias, 1 drivers
v0x584dcf3aaf70_0 .net "d1", 31 0, L_0x584dcf3b2560;  alias, 1 drivers
v0x584dcf3ab060_0 .net "s", 0 0, L_0x584dcf3b1ce0;  alias, 1 drivers
v0x584dcf3ab100_0 .net "y", 31 0, L_0x584dcf3c3990;  alias, 1 drivers
L_0x584dcf3c3990 .functor MUXZ 32, L_0x584dcf3c38f0, L_0x584dcf3b2560, L_0x584dcf3b1ce0, C4<>;
S_0x584dcf3ab270 .scope module, "rf" "regfile" 6 112, 6 55 0, S_0x584dcf3a73b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "ra1";
    .port_info 3 /INPUT 5 "ra2";
    .port_info 4 /INPUT 5 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v0x584dcf3ab520_0 .net *"_ivl_0", 31 0, L_0x584dcf3c2b10;  1 drivers
v0x584dcf3ab620_0 .net *"_ivl_10", 6 0, L_0x584dcf3c2cf0;  1 drivers
L_0x78986b1b7258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x584dcf3ab700_0 .net *"_ivl_13", 1 0, L_0x78986b1b7258;  1 drivers
L_0x78986b1b72a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x584dcf3ab7c0_0 .net/2u *"_ivl_14", 31 0, L_0x78986b1b72a0;  1 drivers
v0x584dcf3ab8a0_0 .net *"_ivl_18", 31 0, L_0x584dcf3c2f70;  1 drivers
L_0x78986b1b72e8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x584dcf3ab9d0_0 .net *"_ivl_21", 26 0, L_0x78986b1b72e8;  1 drivers
L_0x78986b1b7330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x584dcf3abab0_0 .net/2u *"_ivl_22", 31 0, L_0x78986b1b7330;  1 drivers
v0x584dcf3abb90_0 .net *"_ivl_24", 0 0, L_0x584dcf3c30a0;  1 drivers
v0x584dcf3abc50_0 .net *"_ivl_26", 31 0, L_0x584dcf3c31e0;  1 drivers
v0x584dcf3abdc0_0 .net *"_ivl_28", 6 0, L_0x584dcf3c32d0;  1 drivers
L_0x78986b1b71c8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x584dcf3abea0_0 .net *"_ivl_3", 26 0, L_0x78986b1b71c8;  1 drivers
L_0x78986b1b7378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x584dcf3abf80_0 .net *"_ivl_31", 1 0, L_0x78986b1b7378;  1 drivers
L_0x78986b1b73c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x584dcf3ac060_0 .net/2u *"_ivl_32", 31 0, L_0x78986b1b73c0;  1 drivers
L_0x78986b1b7210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x584dcf3ac140_0 .net/2u *"_ivl_4", 31 0, L_0x78986b1b7210;  1 drivers
v0x584dcf3ac220_0 .net *"_ivl_6", 0 0, L_0x584dcf3c2bb0;  1 drivers
v0x584dcf3ac2e0_0 .net *"_ivl_8", 31 0, L_0x584dcf3c2c50;  1 drivers
v0x584dcf3ac3c0_0 .net "clk", 0 0, v0x584dcf3b10e0_0;  alias, 1 drivers
v0x584dcf3ac460_0 .net "ra1", 4 0, L_0x584dcf3c3600;  1 drivers
v0x584dcf3ac540_0 .net "ra2", 4 0, L_0x584dcf3c37b0;  1 drivers
v0x584dcf3ac620_0 .net "rd1", 31 0, L_0x584dcf3c2e30;  alias, 1 drivers
v0x584dcf3ac700_0 .net "rd2", 31 0, L_0x584dcf3c3460;  alias, 1 drivers
v0x584dcf3ac7c0 .array "rf", 0 31, 31 0;
v0x584dcf3ac860_0 .net "wa3", 4 0, L_0x584dcf3c3850;  1 drivers
v0x584dcf3ac940_0 .net "wd3", 31 0, L_0x584dcf3c3990;  alias, 1 drivers
v0x584dcf3aca00_0 .net "we3", 0 0, L_0x584dcf3b14d0;  alias, 1 drivers
L_0x584dcf3c2b10 .concat [ 5 27 0 0], L_0x584dcf3c3600, L_0x78986b1b71c8;
L_0x584dcf3c2bb0 .cmp/ne 32, L_0x584dcf3c2b10, L_0x78986b1b7210;
L_0x584dcf3c2c50 .array/port v0x584dcf3ac7c0, L_0x584dcf3c2cf0;
L_0x584dcf3c2cf0 .concat [ 5 2 0 0], L_0x584dcf3c3600, L_0x78986b1b7258;
L_0x584dcf3c2e30 .functor MUXZ 32, L_0x78986b1b72a0, L_0x584dcf3c2c50, L_0x584dcf3c2bb0, C4<>;
L_0x584dcf3c2f70 .concat [ 5 27 0 0], L_0x584dcf3c37b0, L_0x78986b1b72e8;
L_0x584dcf3c30a0 .cmp/ne 32, L_0x584dcf3c2f70, L_0x78986b1b7330;
L_0x584dcf3c31e0 .array/port v0x584dcf3ac7c0, L_0x584dcf3c32d0;
L_0x584dcf3c32d0 .concat [ 5 2 0 0], L_0x584dcf3c37b0, L_0x78986b1b7378;
L_0x584dcf3c3460 .functor MUXZ 32, L_0x78986b1b73c0, L_0x584dcf3c31e0, L_0x584dcf3c30a0, C4<>;
S_0x584dcf3acc20 .scope module, "srcamux" "mux2" 6 118, 6 47 0, S_0x584dcf3a73b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x584dcf3acdb0 .param/l "WIDTH" 0 6 47, +C4<00000000000000000000000000100000>;
v0x584dcf3acef0_0 .net "d0", 31 0, L_0x584dcf3c2e30;  alias, 1 drivers
L_0x78986b1b7408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x584dcf3ad000_0 .net "d1", 31 0, L_0x78986b1b7408;  1 drivers
v0x584dcf3ad0c0_0 .net "s", 0 0, L_0x584dcf3b1c40;  alias, 1 drivers
v0x584dcf3ad190_0 .net "y", 31 0, L_0x584dcf3c3a30;  alias, 1 drivers
L_0x584dcf3c3a30 .functor MUXZ 32, L_0x584dcf3c2e30, L_0x78986b1b7408, L_0x584dcf3b1c40, C4<>;
S_0x584dcf3ad2f0 .scope module, "srcbmux" "mux2" 6 119, 6 47 0, S_0x584dcf3a73b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x584dcf3ad4d0 .param/l "WIDTH" 0 6 47, +C4<00000000000000000000000000100000>;
v0x584dcf3ad610_0 .net "d0", 31 0, L_0x584dcf3c3460;  alias, 1 drivers
v0x584dcf3ad740_0 .net "d1", 31 0, v0x584dcf3a8990_0;  alias, 1 drivers
v0x584dcf3ad850_0 .net "s", 0 0, L_0x584dcf3b1570;  alias, 1 drivers
v0x584dcf3ad940_0 .net "y", 31 0, L_0x584dcf3c3be0;  alias, 1 drivers
L_0x584dcf3c3be0 .functor MUXZ 32, L_0x584dcf3c3460, v0x584dcf3a8990_0, L_0x584dcf3b1570, C4<>;
    .scope S_0x584dcf3a5600;
T_0 ;
    %wait E_0x584dcf38fe30;
    %load/vec4 v0x584dcf3a5fa0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 8191, 8191, 13;
    %assign/vec4 v0x584dcf3a5b00_0, 0;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 4356, 0, 13;
    %assign/vec4 v0x584dcf3a5b00_0, 0;
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 6277, 0, 13;
    %assign/vec4 v0x584dcf3a5b00_0, 0;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 38, 0, 13;
    %assign/vec4 v0x584dcf3a5b00_0, 0;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 6791, 0, 13;
    %assign/vec4 v0x584dcf3a5b00_0, 0;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 3143, 0, 13;
    %assign/vec4 v0x584dcf3a5b00_0, 0;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 6163, 0, 13;
    %assign/vec4 v0x584dcf3a5b00_0, 0;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 4104, 0, 13;
    %assign/vec4 v0x584dcf3a5b00_0, 0;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x584dcf3a4650;
T_1 ;
    %wait E_0x584dcf307330;
    %load/vec4 v0x584dcf3a5140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x584dcf3a5060_0, 0;
    %jmp T_1.7;
T_1.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x584dcf3a5060_0, 0;
    %jmp T_1.7;
T_1.1 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x584dcf3a5060_0, 0;
    %jmp T_1.7;
T_1.2 ;
    %load/vec4 v0x584dcf3a5220_0;
    %load/vec4 v0x584dcf3a52e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x584dcf3a5060_0, 0;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x584dcf3a52e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x584dcf3a5060_0, 0;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x584dcf3a52e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x584dcf3a5060_0, 0;
    %jmp T_1.7;
T_1.5 ;
    %load/vec4 v0x584dcf3a52e0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x584dcf3a5060_0, 0;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x584dcf3a5060_0, 0;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x584dcf3a7fa0;
T_2 ;
    %wait E_0x584dcf3a8290;
    %load/vec4 v0x584dcf3a8510_0;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x584dcf3a8990_0, 0;
    %jmp T_2.6;
T_2.0 ;
    %load/vec4 v0x584dcf3a85b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x584dcf3a85b0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x584dcf3a8990_0, 0;
    %jmp T_2.6;
T_2.1 ;
    %load/vec4 v0x584dcf3a85b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x584dcf3a85b0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x584dcf3a85b0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x584dcf3a8990_0, 0;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0x584dcf3a85b0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x584dcf3a85b0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x584dcf3a85b0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x584dcf3a85b0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x584dcf3a85b0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x584dcf3a8990_0, 0;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0x584dcf3a85b0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %assign/vec4 v0x584dcf3a8990_0, 0;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0x584dcf3a85b0_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x584dcf3a85b0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x584dcf3a85b0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x584dcf3a85b0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x584dcf3a85b0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x584dcf3a8990_0, 0;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x584dcf3a9c90;
T_3 ;
    %wait E_0x584dcf3a81a0;
    %load/vec4 v0x584dcf3aa2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x584dcf3aa1b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x584dcf3aa0e0_0;
    %assign/vec4 v0x584dcf3aa1b0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x584dcf3ab270;
T_4 ;
    %wait E_0x584dcf33a800;
    %load/vec4 v0x584dcf3aca00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x584dcf3ac940_0;
    %load/vec4 v0x584dcf3ac860_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x584dcf3ac7c0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x584dcf3a7810;
T_5 ;
    %wait E_0x584dcf38fdf0;
    %load/vec4 v0x584dcf3a7a60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0x584dcf3a7d50_0;
    %load/vec4 v0x584dcf3a7df0_0;
    %add;
    %assign/vec4 v0x584dcf3a7b90_0, 0;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0x584dcf3a7d50_0;
    %load/vec4 v0x584dcf3a7df0_0;
    %sub;
    %assign/vec4 v0x584dcf3a7b90_0, 0;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x584dcf3a7d50_0;
    %load/vec4 v0x584dcf3a7df0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %assign/vec4 v0x584dcf3a7b90_0, 0;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0x584dcf3a7d50_0;
    %load/vec4 v0x584dcf3a7df0_0;
    %xor;
    %assign/vec4 v0x584dcf3a7b90_0, 0;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0x584dcf3a7d50_0;
    %load/vec4 v0x584dcf3a7df0_0;
    %or;
    %assign/vec4 v0x584dcf3a7b90_0, 0;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0x584dcf3a7d50_0;
    %load/vec4 v0x584dcf3a7df0_0;
    %and;
    %assign/vec4 v0x584dcf3a7b90_0, 0;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %load/vec4 v0x584dcf3a7a60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x584dcf3a7c50_0, 0;
    %jmp T_5.14;
T_5.7 ;
    %load/vec4 v0x584dcf3a7d50_0;
    %load/vec4 v0x584dcf3a7df0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_5.15, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.16, 8;
T_5.15 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.16, 8;
 ; End of false expr.
    %blend;
T_5.16;
    %pad/s 1;
    %assign/vec4 v0x584dcf3a7c50_0, 0;
    %jmp T_5.14;
T_5.8 ;
    %load/vec4 v0x584dcf3a7d50_0;
    %load/vec4 v0x584dcf3a7df0_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_5.17, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.18, 8;
T_5.17 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.18, 8;
 ; End of false expr.
    %blend;
T_5.18;
    %pad/s 1;
    %assign/vec4 v0x584dcf3a7c50_0, 0;
    %jmp T_5.14;
T_5.9 ;
    %load/vec4 v0x584dcf3a7d50_0;
    %load/vec4 v0x584dcf3a7df0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_5.19, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.20, 8;
T_5.19 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.20, 8;
 ; End of false expr.
    %blend;
T_5.20;
    %pad/s 1;
    %assign/vec4 v0x584dcf3a7c50_0, 0;
    %jmp T_5.14;
T_5.10 ;
    %load/vec4 v0x584dcf3a7df0_0;
    %load/vec4 v0x584dcf3a7d50_0;
    %cmp/s;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_5.21, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.22, 8;
T_5.21 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.22, 8;
 ; End of false expr.
    %blend;
T_5.22;
    %pad/s 1;
    %assign/vec4 v0x584dcf3a7c50_0, 0;
    %jmp T_5.14;
T_5.11 ;
    %load/vec4 v0x584dcf3a7d50_0;
    %load/vec4 v0x584dcf3a7df0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.23, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.24, 8;
T_5.23 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.24, 8;
 ; End of false expr.
    %blend;
T_5.24;
    %pad/s 1;
    %assign/vec4 v0x584dcf3a7c50_0, 0;
    %jmp T_5.14;
T_5.12 ;
    %load/vec4 v0x584dcf3a7df0_0;
    %load/vec4 v0x584dcf3a7d50_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_5.25, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.26, 8;
T_5.25 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.26, 8;
 ; End of false expr.
    %blend;
T_5.26;
    %pad/s 1;
    %assign/vec4 v0x584dcf3a7c50_0, 0;
    %jmp T_5.14;
T_5.14 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x584dcf3a3810;
T_6 ;
    %vpi_call 3 35 "$readmemh", "memfile.dat", v0x584dcf3a3a10 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x584dcf385de0;
T_7 ;
    %wait E_0x584dcf33a800;
    %load/vec4 v0x584dcf3a36b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x584dcf3a35d0_0;
    %load/vec4 v0x584dcf3a3300_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x584dcf386600, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x584dcf385de0;
T_8 ;
    %vpi_call 3 22 "$readmemh", "memfile.dat", v0x584dcf386600 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x584dcf30f530;
T_9 ;
    %vpi_call 2 18 "$dumpfile", "testb.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x584dcf30f530 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x584dcf3b1300_0, 0;
    %delay 22000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x584dcf3b1300_0, 0;
    %end;
    .thread T_9;
    .scope S_0x584dcf30f530;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x584dcf3b10e0_0, 0;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x584dcf3b10e0_0, 0;
    %delay 5000, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x584dcf30f530;
T_11 ;
    %wait E_0x584dcf33a4f0;
    %load/vec4 v0x584dcf3b1260_0;
    %load/vec4 v0x584dcf3b11a0_0;
    %pushi/vec4 84, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x584dcf3b1430_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_11.2, 6;
    %vpi_call 2 34 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 2 35 "$finish" {0 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call 2 37 "$display", "Simulation partially succeeded" {0 0 0};
    %vpi_call 2 38 "$finish" {0 0 0};
T_11.3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "testbench.v";
    "top.v";
    "riscv.v";
    "controller.v";
    "datapath.v";
    "alu.v";
