<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/controller_mm_interconnect_3_avalon_st_adapter_003_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/controller_mm_interconnect_2_avalon_st_adapter_005_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/controller_mm_interconnect_4_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/controller_mm_interconnect_4_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/controller_mm_interconnect_4_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/controller_mm_interconnect_4_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="simulation/submodules/controller_mm_interconnect_4_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/controller_mm_interconnect_3_avalon_st_adapter_003.v"
   type="VERILOG"
   library="avalon_st_adapter_003" />
 <file
   path="simulation/submodules/controller_mm_interconnect_3_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/controller_mm_interconnect_3_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/controller_mm_interconnect_3_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/controller_mm_interconnect_3_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG"
   library="motor_controller_5_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="motor_controller_5_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="motor_controller_5_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="motor_controller_5_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="motor_controller_5_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="motor_controller_5_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="motor_controller_5_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="motor_controller_5_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="motor_controller_5_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="motor_controller_5_slave_burst_adapter" />
 <file
   path="simulation/submodules/controller_mm_interconnect_3_router_004.sv"
   type="SYSTEM_VERILOG"
   library="router_004" />
 <file
   path="simulation/submodules/controller_mm_interconnect_3_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="simulation/submodules/controller_mm_interconnect_3_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/controller_mm_interconnect_2_avalon_st_adapter_005.v"
   type="VERILOG"
   library="avalon_st_adapter_005" />
 <file
   path="simulation/submodules/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG"
   library="msgdma_0_descriptor_slave_cmd_width_adapter" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="msgdma_0_descriptor_slave_cmd_width_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="msgdma_0_descriptor_slave_cmd_width_adapter" />
 <file
   path="simulation/submodules/controller_mm_interconnect_2_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/controller_mm_interconnect_2_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/controller_mm_interconnect_2_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/controller_mm_interconnect_2_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/controller_mm_interconnect_2_router_006.sv"
   type="SYSTEM_VERILOG"
   library="router_006" />
 <file
   path="simulation/submodules/controller_mm_interconnect_2_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="simulation/submodules/controller_mm_interconnect_2_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/controller_mm_interconnect_1_rsp_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="simulation/submodules/controller_mm_interconnect_1_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/controller_mm_interconnect_1_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/controller_mm_interconnect_1_cmd_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_001" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_001" />
 <file
   path="simulation/submodules/controller_mm_interconnect_1_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/controller_mm_interconnect_1_cmd_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_001" />
 <file
   path="simulation/submodules/controller_mm_interconnect_1_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/controller_mm_interconnect_1_router_007.sv"
   type="SYSTEM_VERILOG"
   library="router_007" />
 <file
   path="simulation/submodules/controller_mm_interconnect_1_router_004.sv"
   type="SYSTEM_VERILOG"
   library="router_004" />
 <file
   path="simulation/submodules/controller_mm_interconnect_1_router_003.sv"
   type="SYSTEM_VERILOG"
   library="router_003" />
 <file
   path="simulation/submodules/controller_mm_interconnect_1_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="simulation/submodules/controller_mm_interconnect_1_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="simulation/submodules/controller_mm_interconnect_1_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/controller_mm_interconnect_0_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/controller_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/controller_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/controller_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/controller_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="spi_slave_to_avalon_mm_master_bridge_0_avalon_master_limiter" />
 <file
   path="simulation/submodules/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="spi_slave_to_avalon_mm_master_bridge_0_avalon_master_limiter" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="SYSTEM_VERILOG"
   library="spi_slave_to_avalon_mm_master_bridge_0_avalon_master_limiter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="spi_slave_to_avalon_mm_master_bridge_0_avalon_master_limiter" />
 <file
   path="simulation/submodules/controller_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="simulation/submodules/controller_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="mm_bridge_2_s0_agent_rsp_fifo" />
 <file
   path="simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="mm_bridge_2_s0_agent" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="mm_bridge_2_s0_agent" />
 <file
   path="simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="spi_slave_to_avalon_mm_master_bridge_0_avalon_master_agent" />
 <file
   path="simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="mm_bridge_2_s0_translator" />
 <file
   path="simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator" />
 <file
   path="simulation/submodules/altera_vic_vector.sv"
   type="SYSTEM_VERILOG"
   library="vic_vector" />
 <file
   path="simulation/submodules/altera_vic_priority.sv"
   type="SYSTEM_VERILOG"
   library="vic_priority" />
 <file
   path="simulation/submodules/altera_vic_compare2.sv"
   type="SYSTEM_VERILOG"
   library="vic_priority" />
 <file
   path="simulation/submodules/altera_vic_compare4.sv"
   type="SYSTEM_VERILOG"
   library="vic_priority" />
 <file
   path="simulation/submodules/altera_vic_csr.sv"
   type="SYSTEM_VERILOG"
   library="vic_csr" />
 <file
   path="simulation/submodules/controller_nios_0_cpu.sdc"
   type="SDC"
   library="cpu" />
 <file
   path="simulation/submodules/controller_nios_0_cpu.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/controller_nios_0_cpu_debug_slave_sysclk.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/controller_nios_0_cpu_debug_slave_tck.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/controller_nios_0_cpu_debug_slave_wrapper.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/controller_nios_0_cpu_mult_cell.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/controller_nios_0_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="simulation/submodules/controller_nios_0_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/controller_nios_0_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/controller_nios_0_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/controller_nios_0_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/controller_nios_0_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/controller_nios_0_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/controller_nios_0_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/controller_nios_0_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/controller_nios_0_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/controller_nios_0_cpu_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/mentor/altera_nios2_gen2_rtl_module.sv"
   type="SYSTEM_VERILOG"
   library="cpu"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_nios2_gen2_rtl_module.sv"
   type="SYSTEM_VERILOG"
   library="cpu"
   simulator="riviera" />
 <file
   path="simulation/submodules/read_master.v"
   type="VERILOG"
   library="read_mstr_internal" />
 <file
   path="simulation/submodules/MM_to_ST_Adapter.v"
   type="VERILOG"
   library="read_mstr_internal" />
 <file
   path="simulation/submodules/read_burst_control.v"
   type="VERILOG"
   library="read_mstr_internal" />
 <file
   path="simulation/submodules/dispatcher.v"
   type="VERILOG"
   library="dispatcher_internal" />
 <file
   path="simulation/submodules/descriptor_buffers.v"
   type="VERILOG"
   library="dispatcher_internal" />
 <file
   path="simulation/submodules/csr_block.v"
   type="VERILOG"
   library="dispatcher_internal" />
 <file
   path="simulation/submodules/response_block.v"
   type="VERILOG"
   library="dispatcher_internal" />
 <file
   path="simulation/submodules/fifo_with_byteenables.v"
   type="VERILOG"
   library="dispatcher_internal" />
 <file
   path="simulation/submodules/read_signal_breakout.v"
   type="VERILOG"
   library="dispatcher_internal" />
 <file
   path="simulation/submodules/write_signal_breakout.v"
   type="VERILOG"
   library="dispatcher_internal" />
 <file
   path="simulation/submodules/fpoint2_multi.vhd"
   type="VHDL"
   library="fpci_multi" />
 <file
   path="simulation/submodules/fpoint2_multi_datapath.vhd"
   type="VHDL"
   library="fpci_multi" />
 <file
   path="simulation/submodules/fpoint2_multi_dspba_library_package.vhd"
   type="VHDL"
   library="fpci_multi" />
 <file
   path="simulation/submodules/fpoint2_multi_dspba_library.vhd"
   type="VHDL"
   library="fpci_multi" />
 <file
   path="simulation/submodules/FPAddSub/FPAddSub.vhd"
   type="VHDL"
   library="fpci_multi" />
 <file
   path="simulation/submodules/FPDiv/FPDiv.vhd"
   type="VHDL"
   library="fpci_multi" />
 <file
   path="simulation/submodules/FPMult/FPMult.vhd"
   type="VHDL"
   library="fpci_multi" />
 <file
   path="simulation/submodules/IntToFloat/IntToFloat.vhd"
   type="VHDL"
   library="fpci_multi" />
 <file
   path="simulation/submodules/FloatToInt/FloatToInt.vhd"
   type="VHDL"
   library="fpci_multi" />
 <file
   path="simulation/submodules/FPSqrt/FPSqrt_safe_path.vhd"
   type="VHDL"
   library="fpci_multi" />
 <file
   path="simulation/submodules/FPSqrt/FPSqrt.vhd"
   type="VHDL"
   library="fpci_multi" />
 <file
   path="simulation/submodules/FPSqrt/FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex"
   type="HEX"
   library="fpci_multi" />
 <file
   path="simulation/submodules/FPSqrt/FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex"
   type="HEX"
   library="fpci_multi" />
 <file
   path="simulation/submodules/FPSqrt/FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex"
   type="HEX"
   library="fpci_multi" />
 <file
   path="simulation/submodules/fpoint2_combi.vhd"
   type="VHDL"
   library="fpci_combi" />
 <file
   path="simulation/submodules/FPMinMaxFused/FPMinMaxFused.vhd"
   type="VHDL"
   library="fpci_combi" />
 <file
   path="simulation/submodules/FPCompareFused/FPCompareFused.vhd"
   type="VHDL"
   library="fpci_combi" />
 <file
   path="simulation/submodules/FPNeg_Abs/FPNeg.vhd"
   type="VHDL"
   library="fpci_combi" />
 <file
   path="simulation/submodules/FPNeg_Abs/FPAbs.vhd"
   type="VHDL"
   library="fpci_combi" />
 <file
   path="simulation/submodules/controller_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="simulation/submodules/controller_mm_interconnect_6.v"
   type="VERILOG"
   library="mm_interconnect_6" />
 <file
   path="simulation/submodules/controller_mm_interconnect_5.v"
   type="VERILOG"
   library="mm_interconnect_5" />
 <file
   path="simulation/submodules/controller_mm_interconnect_4.v"
   type="VERILOG"
   library="mm_interconnect_4" />
 <file
   path="simulation/submodules/controller_mm_interconnect_3.v"
   type="VERILOG"
   library="mm_interconnect_3" />
 <file
   path="simulation/submodules/controller_mm_interconnect_2.v"
   type="VERILOG"
   library="mm_interconnect_2" />
 <file
   path="simulation/submodules/controller_mm_interconnect_1.v"
   type="VERILOG"
   library="mm_interconnect_1" />
 <file
   path="simulation/submodules/controller_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/controller_nios_0_custom_instruction_master_multi_xconnect.sv"
   type="SYSTEM_VERILOG"
   library="nios_0_custom_instruction_master_multi_xconnect" />
 <file
   path="simulation/submodules/altera_customins_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="nios_0_custom_instruction_master_comb_slave_translator0" />
 <file
   path="simulation/submodules/controller_nios_0_custom_instruction_master_comb_xconnect.sv"
   type="SYSTEM_VERILOG"
   library="nios_0_custom_instruction_master_comb_xconnect" />
 <file
   path="simulation/submodules/altera_customins_master_translator.v"
   type="VERILOG"
   library="nios_0_custom_instruction_master_translator" />
 <file
   path="simulation/submodules/controller_vic_0.v"
   type="VERILOG"
   library="vic_0" />
 <file
   path="simulation/submodules/vector_controller_master.sv"
   type="VERILOG"
   library="vector_controller_master_0" />
 <file
   path="simulation/submodules/controller_timer_0.v"
   type="VERILOG"
   library="timer_0" />
 <file
   path="simulation/submodules/controller_sysid_qsys_0.v"
   type="VERILOG"
   library="sysid_qsys_0" />
 <file
   path="simulation/submodules/altera_avalon_st_packets_to_bytes.v"
   type="VERILOG"
   library="st_packets_to_bytes_0" />
 <file
   path="simulation/submodules/controller_spim_0.v"
   type="VERILOG"
   library="spim_0" />
 <file
   path="simulation/submodules/SPISlaveToAvalonMasterBridge.v"
   type="VERILOG"
   library="spi_slave_to_avalon_mm_master_bridge_0" />
 <file
   path="simulation/submodules/altera_avalon_packets_to_master_inst_for_spichain.v"
   type="VERILOG"
   library="spi_slave_to_avalon_mm_master_bridge_0" />
 <file
   path="simulation/submodules/altera_avalon_st_bytes_to_packets_inst_for_spichain.v"
   type="VERILOG"
   library="spi_slave_to_avalon_mm_master_bridge_0" />
 <file
   path="simulation/submodules/altera_avalon_st_packets_to_bytes_inst_for_spichain.v"
   type="VERILOG"
   library="spi_slave_to_avalon_mm_master_bridge_0" />
 <file
   path="simulation/submodules/channel_adapter_btop_for_spichain.v"
   type="VERILOG"
   library="spi_slave_to_avalon_mm_master_bridge_0" />
 <file
   path="simulation/submodules/channel_adapter_ptob_for_spichain.v"
   type="VERILOG"
   library="spi_slave_to_avalon_mm_master_bridge_0" />
 <file
   path="simulation/submodules/spislave_inst_for_spichain.v"
   type="VERILOG"
   library="spi_slave_to_avalon_mm_master_bridge_0" />
 <file
   path="simulation/submodules/altera_avalon_packets_to_master.v"
   type="VERILOG"
   library="spi_slave_to_avalon_mm_master_bridge_0" />
 <file
   path="simulation/submodules/altera_avalon_st_bytes_to_packets.v"
   type="VERILOG"
   library="spi_slave_to_avalon_mm_master_bridge_0" />
 <file
   path="simulation/submodules/altera_avalon_st_packets_to_bytes.v"
   type="VERILOG"
   library="spi_slave_to_avalon_mm_master_bridge_0" />
 <file
   path="simulation/submodules/spiphyslave.v"
   type="VERILOG"
   library="spi_slave_to_avalon_mm_master_bridge_0" />
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="reset_controller_0" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="reset_controller_0" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="reset_controller_0" />
 <file
   path="simulation/submodules/controller_pio_2.v"
   type="VERILOG"
   library="pio_2" />
 <file
   path="simulation/submodules/controller_pio_1.v"
   type="VERILOG"
   library="pio_1" />
 <file
   path="simulation/submodules/controller_pio_0.v"
   type="VERILOG"
   library="pio_0" />
 <file
   path="simulation/submodules/controller_performance_counter_0.v"
   type="VERILOG"
   library="performance_counter_0" />
 <file
   path="simulation/submodules/controller_nios_0.v"
   type="VERILOG"
   library="nios_0" />
 <file
   path="simulation/submodules/controller_msgdma_0.v"
   type="VERILOG"
   library="msgdma_0" />
 <file
   path="simulation/submodules/motor_controller.sv"
   type="SYSTEM_VERILOG"
   library="motor_controller_5" />
 <file
   path="simulation/submodules/altera_avalon_mm_bridge.v"
   type="VERILOG"
   library="mm_bridge_0" />
 <file
   path="simulation/submodules/controller_jtag_uart_0.v"
   type="VERILOG"
   library="jtag_uart_0" />
 <file
   path="simulation/submodules/controller_instruction_rom_0.hex"
   type="HEX"
   library="instruction_rom_0" />
 <file
   path="simulation/submodules/controller_instruction_rom_0.v"
   type="VERILOG"
   library="instruction_rom_0" />
 <file
   path="simulation/submodules/imu_spim.sv"
   type="SYSTEM_VERILOG"
   library="imu_spim" />
 <file
   path="simulation/submodules/i2c_master.sv"
   type="SYSTEM_VERILOG"
   library="i2c_master_0" />
 <file
   path="simulation/submodules/controller_fpu_0.v"
   type="VERILOG"
   library="fpu_0" />
 <file
   path="simulation/submodules/float32to16.sv"
   type="SYSTEM_VERILOG"
   library="float32to16_0" />
 <file
   path="simulation/submodules/altera_avalon_dc_fifo.v"
   type="VERILOG"
   library="dc_fifo_0" />
 <file
   path="simulation/submodules/altera_dcfifo_synchronizer_bundle.v"
   type="VERILOG"
   library="dc_fifo_0" />
 <file
   path="simulation/submodules/altera_std_synchronizer_nocut.v"
   type="VERILOG"
   library="dc_fifo_0" />
 <file
   path="simulation/submodules/controller_data_ram_1.hex"
   type="HEX"
   library="data_ram_1" />
 <file
   path="simulation/submodules/controller_data_ram_1.v"
   type="VERILOG"
   library="data_ram_1" />
 <file
   path="simulation/submodules/controller_data_ram_0.hex"
   type="HEX"
   library="data_ram_0" />
 <file
   path="simulation/submodules/controller_data_ram_0.v"
   type="VERILOG"
   library="data_ram_0" />
 <file
   path="simulation/submodules/avalon_st_uart_tx.sv"
   type="VERILOG"
   library="avalon_st_uart_tx_0" />
 <file path="simulation/controller.v" type="VERILOG" />
 <topLevel name="controller" />
 <deviceFamily name="cyclone10lp" />
 <modelMap
   controllerPath="controller.data_ram_0"
   modelPath="controller.data_ram_0" />
 <modelMap
   controllerPath="controller.data_ram_1"
   modelPath="controller.data_ram_1" />
 <modelMap
   controllerPath="controller.instruction_rom_0"
   modelPath="controller.instruction_rom_0" />
</simPackage>
