{"vcs1":{"timestamp_begin":1681615575.863163072, "rt":0.70, "ut":0.20, "st":0.12}}
{"vcselab":{"timestamp_begin":1681615576.596399481, "rt":1.01, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681615577.628510134, "rt":0.82, "ut":0.06, "st":0.33}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681615575.568589744}
{"VCS_COMP_START_TIME": 1681615575.568589744}
{"VCS_COMP_END_TIME": 1681615578.975876899}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338300}}
{"stitch_vcselab": {"peak_mem": 222604}}
