$date
	Sun Oct 23 01:58:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#798330
b1010 &
b1010 %
1$
b1010 !
1"
#798331
0"
#798334
b101 &
b101 %
#798338
b10000 &
b10000 %
#798342
b1000 &
b1000 %
#798346
b100 &
b100 %
#798350
b10 &
b10 %
#798354
b1 &
b1 %
1#
#798358
b0 &
0#
b0 %
0$
#1777285
b10000 !
1"
#1777286
b10000 &
b10000 %
1$
#1777287
0"
#1777290
b1000 &
b1000 %
#1777294
b100 &
b100 %
#1777298
b10 &
b10 %
#1777302
b1 &
1#
b1 %
#1777306
b0 &
b0 %
0#
0$
#2820295
b10011 !
1"
#2820298
b10011 &
b10011 %
1$
#2820299
0"
#2820302
b111010 &
b111010 %
#2820306
b11101 &
b11101 %
#2820310
b1011000 &
b1011000 %
#2820314
b101100 &
b101100 %
#2820318
b10110 &
b10110 %
#2820322
b1011 &
b1011 %
#2820326
b100010 &
b100010 %
#2820330
b10001 &
b10001 %
#2820334
b110100 &
b110100 %
#2820338
b11010 &
b11010 %
#2820342
b1101 &
b1101 %
#2820346
b101000 &
b101000 %
#2820350
b10100 &
b10100 %
#2820354
b1010 &
b1010 %
#2820358
b101 &
b101 %
#2820362
b10000 &
b10000 %
#2820366
b1000 &
b1000 %
#2820370
b100 &
b100 %
#2820374
b10 &
b10 %
#2820378
b1 &
b1 %
1#
#2820382
b0 &
0#
b0 %
0$
#4500012
