
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035985                       # Number of seconds simulated
sim_ticks                                 35984600919                       # Number of ticks simulated
final_tick                               563900857578                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 280582                       # Simulator instruction rate (inst/s)
host_op_rate                                   354378                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3064036                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907556                       # Number of bytes of host memory used
host_seconds                                 11744.18                       # Real time elapsed on the host
sim_insts                                  3295211220                       # Number of instructions simulated
sim_ops                                    4161885820                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1131136                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2129280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2179712                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5444736                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1717120                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1717120                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8837                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16635                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        17029                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 42537                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13415                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13415                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        46242                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     31433890                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        35571                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     59171978                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        46242                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     60573466                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               151307389                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        46242                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        35571                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        46242                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             128055                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          47718189                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               47718189                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          47718189                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        46242                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     31433890                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        35571                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     59171978                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        46242                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     60573466                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              199025578                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86294008                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31059944                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25262683                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2076152                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13192249                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12237221                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3190575                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91562                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     34351324                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             169647683                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31059944                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15427796                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             35632630                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10652184                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5739690                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         16784435                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       822332                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84264000                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.480272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.296691                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48631370     57.71%     57.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1913809      2.27%     59.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2484687      2.95%     62.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3782755      4.49%     67.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3665556      4.35%     71.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2793401      3.32%     75.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1653108      1.96%     77.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2496164      2.96%     80.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        16843150     19.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84264000                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.359932                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.965927                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        35493572                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5624174                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34337930                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       268202                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8540116                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5269957                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          266                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202933873                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1334                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8540116                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        37361592                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1014130                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1873913                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         32694394                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2779850                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197050774                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          756                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1199925                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       873757                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           41                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    274557378                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    917695006                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    917695006                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       103808331                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41843                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23610                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7865106                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18253334                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9688185                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       187464                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3101439                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183151864                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39736                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147568736                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       274226                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     59537698                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    180951506                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6400                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84264000                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.751267                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.897576                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29487587     34.99%     34.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18440046     21.88%     56.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11899329     14.12%     71.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8129705      9.65%     80.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7619792      9.04%     89.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4054281      4.81%     94.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2989332      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       897072      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       746856      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84264000                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         725599     69.14%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             2      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        149788     14.27%     83.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       174007     16.58%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    122797066     83.21%     83.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2084293      1.41%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14553393      9.86%     94.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8117315      5.50%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147568736                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.710069                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1049396                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007111                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    380725088                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    242730110                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143417211                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     148618132                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       499254                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      6985403                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2236                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          849                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2465739                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          550                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8540116                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         594106                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        97610                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183191600                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1193371                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18253334                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9688185                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23068                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         74187                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          849                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1269511                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1170903                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2440414                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    144725505                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13700133                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2843225                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21630765                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20268458                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7930632                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.677121                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143454951                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143417211                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92140872                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        258758989                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.661960                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356088                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     60287449                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2110460                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75723884                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.623060                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.151566                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29379684     38.80%     38.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21666329     28.61%     67.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7986316     10.55%     77.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4572287      6.04%     84.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3812398      5.03%     89.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1869608      2.47%     91.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1873184      2.47%     93.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       800759      1.06%     95.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3763319      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75723884                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3763319                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255152437                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          374928253                       # The number of ROB writes
system.switch_cpus0.timesIdled                  31984                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2030008                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.862940                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.862940                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.158829                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.158829                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       651265831                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      198082894                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      187461920                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86294008                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30664527                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25159705                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1995196                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13044971                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11979548                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3126150                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        86377                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31701806                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             168562853                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30664527                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15105698                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36231823                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10701746                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7313656                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15506771                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       793761                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83921317                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.467802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.327036                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47689494     56.83%     56.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3613996      4.31%     61.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3170492      3.78%     64.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3414416      4.07%     68.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2991732      3.56%     72.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1559301      1.86%     74.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1020153      1.22%     75.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2675228      3.19%     78.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17786505     21.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83921317                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.355349                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.953355                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33343702                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6902727                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34469496                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       537750                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8667640                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5019606                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6421                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     199872513                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        50571                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8667640                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34995757                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        3274346                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       957533                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33321180                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2704859                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     193114601                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        14246                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1685580                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       743951                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          138                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    268253440                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    900588747                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    900588747                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    166552397                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       101700987                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33590                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17720                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7197257                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     19018997                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9913903                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       238720                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3393294                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         182055147                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        33570                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146283073                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       279927                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     60367993                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    184593106                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1842                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83921317                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.743098                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.905434                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30203392     35.99%     35.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17635349     21.01%     57.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11986416     14.28%     71.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7568043      9.02%     80.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7409536      8.83%     89.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4399727      5.24%     94.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3341979      3.98%     98.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       732890      0.87%     99.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       643985      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83921317                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1074606     70.28%     70.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            43      0.00%     70.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        200196     13.09%     83.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       254243     16.63%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120370112     82.29%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2000081      1.37%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15865      0.01%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15580965     10.65%     94.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8316050      5.68%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146283073                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.695171                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1529088                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.010453                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    378296476                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    242457734                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    142198308                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147812161                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       262825                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6946904                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          586                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1051                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2262245                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          557                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8667640                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        2494775                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       159890                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    182088717                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       318326                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     19018997                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9913903                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17706                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        114734                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         6627                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1051                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1221191                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1114221                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2335412                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    143751272                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14643289                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2531799                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22730655                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20377554                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8087366                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.665831                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             142342523                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            142198308                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92800407                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        259160923                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.647835                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358080                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98965244                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121159902                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     60932173                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31728                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2020602                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75253677                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.610020                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.165868                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     30391692     40.39%     40.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20251388     26.91%     67.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8296618     11.02%     78.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4245593      5.64%     83.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3654317      4.86%     88.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1794223      2.38%     91.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1985241      2.64%     93.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       998170      1.33%     95.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3636435      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75253677                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98965244                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121159902                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19723747                       # Number of memory references committed
system.switch_cpus1.commit.loads             12072089                       # Number of loads committed
system.switch_cpus1.commit.membars              15864                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17394450                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109011283                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2389583                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3636435                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           253709317                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          372859960                       # The number of ROB writes
system.switch_cpus1.timesIdled                  42018                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2372691                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98965244                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121159902                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98965244                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.871963                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.871963                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.146838                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.146838                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       649049746                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195088806                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      187461822                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31728                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                86294008                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30352579                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24667128                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2071310                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12770162                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11847780                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3205572                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        87759                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30469751                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             168341059                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30352579                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15053352                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37030881                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11125250                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6928346                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14924908                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       892457                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83436455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.492720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.299681                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46405574     55.62%     55.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3258681      3.91%     59.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2627779      3.15%     62.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6393415      7.66%     70.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1723199      2.07%     72.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2232482      2.68%     75.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1613481      1.93%     77.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          901633      1.08%     78.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18280211     21.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83436455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.351734                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.950785                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        31877589                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6743346                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35608439                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       240758                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8966319                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5185365                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        41481                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     201263964                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        80747                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8966319                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34212046                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1418007                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1882319                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33459192                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3498568                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     194146217                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        31542                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1451558                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1086687                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1373                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    271835847                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    906345083                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    906345083                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    166632918                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       105202929                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40113                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22745                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9591486                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18101153                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9214098                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       145402                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2978096                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         183611262                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38674                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        145864251                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       285586                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63425899                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    193718679                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6394                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     83436455                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.748208                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.885389                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29360000     35.19%     35.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17853251     21.40%     56.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11677190     14.00%     70.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8643940     10.36%     80.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7432290      8.91%     89.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3848930      4.61%     94.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3298699      3.95%     98.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       618444      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       703711      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83436455                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         854040     71.17%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             8      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        173244     14.44%     85.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       172647     14.39%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121532148     83.32%     83.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2076211      1.42%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16141      0.01%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14481889      9.93%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7757862      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     145864251                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.690317                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1199939                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008226                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    376650482                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    247076455                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    142151185                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     147064190                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       547356                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7134375                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2823                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          622                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2355380                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8966319                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         584396                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        79498                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    183649938                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       401333                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18101153                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9214098                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22534                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         71206                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          622                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1241027                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1163001                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2404028                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    143547888                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13586808                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2316363                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21140787                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20247745                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7553979                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.663475                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             142245816                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            142151185                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         92632712                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        261538876                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.647289                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354183                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     97620311                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    119887256                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63763601                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32280                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2076244                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74470136                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.609870                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.135382                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29332712     39.39%     39.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20465398     27.48%     66.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8332136     11.19%     78.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4677576      6.28%     84.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3824473      5.14%     89.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1552277      2.08%     91.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1846594      2.48%     94.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       925743      1.24%     95.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3513227      4.72%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74470136                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     97620311                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     119887256                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17825496                       # Number of memory references committed
system.switch_cpus2.commit.loads             10966778                       # Number of loads committed
system.switch_cpus2.commit.membars              16140                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17225636                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108022680                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2440742                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3513227                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           254607766                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          376273768                       # The number of ROB writes
system.switch_cpus2.timesIdled                  43601                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2857553                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           97620311                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            119887256                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     97620311                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.883976                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.883976                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.131252                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.131252                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       645782166                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      196478454                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      185714908                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32280                       # number of misc regfile writes
system.l20.replacements                          8850                       # number of replacements
system.l20.tagsinuse                     10239.982449                       # Cycle average of tags in use
system.l20.total_refs                          554268                       # Total number of references to valid blocks.
system.l20.sampled_refs                         19090                       # Sample count of references to valid blocks.
system.l20.avg_refs                         29.034468                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          562.651025                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.844326                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3788.722760                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          5880.764339                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.054946                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000766                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.369992                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.574293                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        43414                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  43414                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           25375                       # number of Writeback hits
system.l20.Writeback_hits::total                25375                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        43414                       # number of demand (read+write) hits
system.l20.demand_hits::total                   43414                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        43414                       # number of overall hits
system.l20.overall_hits::total                  43414                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8834                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8847                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            3                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8837                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8850                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8837                       # number of overall misses
system.l20.overall_misses::total                 8850                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1126358                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1104319828                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1105446186                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data       133914                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total       133914                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1126358                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1104453742                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1105580100                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1126358                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1104453742                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1105580100                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        52248                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              52261                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        25375                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            25375                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        52251                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               52264                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        52251                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              52264                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.169078                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.169285                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.169126                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.169333                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.169126                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.169333                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 86642.923077                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 125007.904460                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 124951.530010                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data        44638                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total        44638                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 86642.923077                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 124980.620346                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 124924.305085                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 86642.923077                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 124980.620346                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 124924.305085                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5926                       # number of writebacks
system.l20.writebacks::total                     5926                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8834                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8847                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            3                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8837                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8850                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8837                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8850                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1003275                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1021030774                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1022034049                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       105924                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       105924                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1003275                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1021136698                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1022139973                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1003275                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1021136698                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1022139973                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.169078                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.169285                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.169126                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.169333                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.169126                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.169333                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        77175                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 115579.666516                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 115523.233752                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data        35308                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total        35308                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst        77175                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 115552.415752                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 115496.042147                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst        77175                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 115552.415752                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 115496.042147                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         16645                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          673606                       # Total number of references to valid blocks.
system.l21.sampled_refs                         26885                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.055086                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           14.215009                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.075746                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5786.126117                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4435.583128                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.001388                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000398                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.565051                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.433162                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        78325                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  78325                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           17612                       # number of Writeback hits
system.l21.Writeback_hits::total                17612                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        78325                       # number of demand (read+write) hits
system.l21.demand_hits::total                   78325                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        78325                       # number of overall hits
system.l21.overall_hits::total                  78325                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        16635                       # number of ReadReq misses
system.l21.ReadReq_misses::total                16645                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        16635                       # number of demand (read+write) misses
system.l21.demand_misses::total                 16645                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        16635                       # number of overall misses
system.l21.overall_misses::total                16645                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst       985224                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2143366596                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2144351820                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst       985224                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2143366596                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2144351820                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst       985224                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2143366596                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2144351820                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        94960                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              94970                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        17612                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            17612                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        94960                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               94970                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        94960                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              94970                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.175179                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.175266                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.175179                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.175266                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.175179                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.175266                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 98522.400000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 128846.804689                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 128828.586362                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 98522.400000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 128846.804689                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 128828.586362                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 98522.400000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 128846.804689                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 128828.586362                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4165                       # number of writebacks
system.l21.writebacks::total                     4165                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        16635                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           16645                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        16635                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            16645                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        16635                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           16645                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst       890899                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1986771635                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1987662534                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst       890899                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1986771635                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1987662534                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst       890899                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1986771635                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1987662534                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.175179                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.175266                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.175179                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.175266                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.175179                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.175266                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 89089.900000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 119433.221220                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 119414.991529                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 89089.900000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 119433.221220                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 119414.991529                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 89089.900000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 119433.221220                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 119414.991529                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         17042                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          762578                       # Total number of references to valid blocks.
system.l22.sampled_refs                         29330                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.999932                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          406.985229                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     9.520546                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3808.312973                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             0.248734                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          8062.932518                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.033121                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000775                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.309921                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000020                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.656163                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        53809                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  53809                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           20111                       # number of Writeback hits
system.l22.Writeback_hits::total                20111                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        53809                       # number of demand (read+write) hits
system.l22.demand_hits::total                   53809                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        53809                       # number of overall hits
system.l22.overall_hits::total                  53809                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        17029                       # number of ReadReq misses
system.l22.ReadReq_misses::total                17042                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        17029                       # number of demand (read+write) misses
system.l22.demand_misses::total                 17042                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        17029                       # number of overall misses
system.l22.overall_misses::total                17042                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2060936                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2247087273                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2249148209                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2060936                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2247087273                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2249148209                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2060936                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2247087273                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2249148209                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        70838                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              70851                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        20111                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            20111                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        70838                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               70851                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        70838                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              70851                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.240394                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.240533                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.240394                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.240533                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.240394                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.240533                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 158533.538462                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 131956.502026                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 131976.775555                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 158533.538462                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 131956.502026                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 131976.775555                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 158533.538462                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 131956.502026                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 131976.775555                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3324                       # number of writebacks
system.l22.writebacks::total                     3324                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        17029                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           17042                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        17029                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            17042                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        17029                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           17042                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1938461                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2086604361                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2088542822                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1938461                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2086604361                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2088542822                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1938461                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2086604361                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2088542822                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.240394                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.240533                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.240394                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.240533                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.240394                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.240533                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 149112.384615                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 122532.407129                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 122552.682901                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 149112.384615                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 122532.407129                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 122552.682901                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 149112.384615                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 122532.407129                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 122552.682901                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996540                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016792033                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2049983.937500                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16784416                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16784416                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16784416                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16784416                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16784416                       # number of overall hits
system.cpu0.icache.overall_hits::total       16784416                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1547029                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1547029                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1547029                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1547029                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1547029                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1547029                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16784435                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16784435                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16784435                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16784435                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16784435                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16784435                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 81422.578947                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 81422.578947                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 81422.578947                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 81422.578947                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 81422.578947                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 81422.578947                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1139358                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1139358                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1139358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1139358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1139358                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1139358                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 87642.923077                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 87642.923077                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 87642.923077                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 87642.923077                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 87642.923077                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 87642.923077                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52251                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               173613155                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52507                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3306.476375                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.265675                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.734325                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911194                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088806                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10422350                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10422350                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7183345                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7183345                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17622                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17622                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17605695                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17605695                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17605695                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17605695                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       131595                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       131595                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         4757                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         4757                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       136352                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        136352                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       136352                       # number of overall misses
system.cpu0.dcache.overall_misses::total       136352                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6463594012                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6463594012                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    486938924                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    486938924                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6950532936                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6950532936                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6950532936                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6950532936                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10553945                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10553945                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17622                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17622                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17742047                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17742047                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17742047                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17742047                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012469                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012469                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000662                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000662                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007685                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007685                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007685                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007685                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 49117.322178                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 49117.322178                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 102362.607526                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 102362.607526                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 50974.924724                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 50974.924724                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 50974.924724                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 50974.924724                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2496240                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             25                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 99849.600000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25375                       # number of writebacks
system.cpu0.dcache.writebacks::total            25375                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        79347                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        79347                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         4754                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         4754                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        84101                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        84101                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        84101                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        84101                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52248                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52248                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52251                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52251                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52251                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52251                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1468981453                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1468981453                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       136914                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       136914                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1469118367                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1469118367                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1469118367                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1469118367                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004951                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004951                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002945                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002945                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002945                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002945                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 28115.553763                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 28115.553763                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        45638                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        45638                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 28116.559817                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 28116.559817                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 28116.559817                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 28116.559817                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               549.996612                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1012285086                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1840518.338182                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.996612                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.016020                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.881405                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15506761                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15506761                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15506761                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15506761                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15506761                       # number of overall hits
system.cpu1.icache.overall_hits::total       15506761                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.cpu1.icache.overall_misses::total           10                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1031924                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1031924                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1031924                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1031924                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1031924                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1031924                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15506771                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15506771                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15506771                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15506771                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15506771                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15506771                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 103192.400000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 103192.400000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 103192.400000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 103192.400000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 103192.400000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 103192.400000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       995224                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       995224                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       995224                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       995224                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       995224                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       995224                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 99522.400000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 99522.400000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 99522.400000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 99522.400000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 99522.400000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 99522.400000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 94960                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               191166700                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 95216                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2007.716140                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.571057                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.428943                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.916293                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.083707                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     11507635                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11507635                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7619725                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7619725                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16954                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16954                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15864                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15864                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19127360                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19127360                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19127360                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19127360                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       353573                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       353573                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          105                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       353678                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        353678                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       353678                       # number of overall misses
system.cpu1.dcache.overall_misses::total       353678                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14370853973                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14370853973                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      9050541                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      9050541                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14379904514                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14379904514                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14379904514                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14379904514                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11861208                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11861208                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7619830                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7619830                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16954                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16954                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15864                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15864                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19481038                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19481038                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19481038                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19481038                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.029809                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029809                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000014                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.018155                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018155                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.018155                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018155                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 40644.658877                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 40644.658877                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 86195.628571                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 86195.628571                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 40658.182058                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 40658.182058                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 40658.182058                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 40658.182058                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        17612                       # number of writebacks
system.cpu1.dcache.writebacks::total            17612                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       258613                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       258613                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          105                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       258718                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       258718                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       258718                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       258718                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        94960                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        94960                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        94960                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        94960                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        94960                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        94960                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2803343928                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2803343928                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2803343928                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2803343928                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2803343928                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2803343928                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008006                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008006                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004874                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004874                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004874                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004874                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 29521.313479                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 29521.313479                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 29521.313479                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29521.313479                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 29521.313479                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29521.313479                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996496                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1016787507                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2049974.812500                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996496                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14924890                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14924890                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14924890                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14924890                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14924890                       # number of overall hits
system.cpu2.icache.overall_hits::total       14924890                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2603114                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2603114                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2603114                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2603114                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2603114                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2603114                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14924908                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14924908                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14924908                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14924908                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14924908                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14924908                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 144617.444444                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 144617.444444                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 144617.444444                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 144617.444444                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 144617.444444                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 144617.444444                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2089949                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2089949                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2089949                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2089949                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2089949                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2089949                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 160765.307692                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 160765.307692                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 160765.307692                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 160765.307692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 160765.307692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 160765.307692                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 70838                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180426065                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 71094                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2537.852210                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.468312                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.531688                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.900267                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.099733                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10318332                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10318332                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6826437                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6826437                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        22146                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        22146                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16140                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16140                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17144769                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17144769                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17144769                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17144769                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       153903                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       153903                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       153903                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        153903                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       153903                       # number of overall misses
system.cpu2.dcache.overall_misses::total       153903                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8285701432                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8285701432                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8285701432                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8285701432                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8285701432                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8285701432                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10472235                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10472235                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6826437                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6826437                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        22146                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        22146                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16140                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16140                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17298672                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17298672                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17298672                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17298672                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014696                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014696                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008897                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008897                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008897                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008897                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 53837.166475                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 53837.166475                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 53837.166475                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 53837.166475                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 53837.166475                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 53837.166475                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        20111                       # number of writebacks
system.cpu2.dcache.writebacks::total            20111                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        83065                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        83065                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        83065                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        83065                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        83065                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        83065                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        70838                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        70838                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        70838                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        70838                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        70838                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        70838                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2672900237                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2672900237                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2672900237                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2672900237                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2672900237                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2672900237                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006764                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006764                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004095                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004095                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004095                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004095                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 37732.576259                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 37732.576259                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 37732.576259                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 37732.576259                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 37732.576259                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 37732.576259                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
