Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "Z:/hw6/q1/test55_isim_beh.exe" -prj "Z:/hw6/q1/test55_beh.prj" "work.test55" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "Z:/hw6/q1/pipelined.v" into library work
Analyzing Verilog file "Z:/hw6/q1/test55.v" into library work
Analyzing Verilog file "E:/Programs/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module pipelined
Compiling module test55
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable Z:/hw6/q1/test55_isim_beh.exe
Fuse Memory Usage: 27352 KB
Fuse CPU Usage: 265 ms
