----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 29.03.2023 12:14:16
-- Design Name: 
-- Module Name: RAM_WF_ASYNC - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity RAM_WF_ASYNC is
    generic(    DATA_WIDTH: positive:= 4;
                ADDR_WIDTH: positive:= 10);
    Port ( CLK_i : in STD_LOGIC;
           ADDR_RAM_i : in STD_LOGIC_VECTOR (ADDR_WIDTH-1 downto 0);
           DATA_RAM_i : in STD_LOGIC_VECTOR (DATA_WIDTH-1 downto 0);
           DATA_RAM_o : out STD_LOGIC_VECTOR (DATA_WIDTH-1 downto 0);
           WE_i : in STD_LOGIC);
end RAM_WF_ASYNC;

architecture Behavioral of RAM_WF_ASYNC is

    type RAM_TYPE is array(2**ADDR_WIDTH-1 downto 0) of
                     std_logic_vector(DATA_WIDTH-1 downto 0);
    signal RAM :RAM_TYPE;
    
begin

RAM_MEM:process (CLK_i)
    begin
    
    if rising_edge(CLK_i) then
        -- LECTURA/ESCRITURA síncrona
        if WE_i = '1' then
            --ESCRITURA síncrona
            RAM(to_integer(unsigned(ADDR_RAM_i))) <= DATA_RAM_i;
            --El dato que se lee es el mismo que se escribe        
        end if;
    end if;
end process;

--LECTURA asíncrona
    DATA_RAM_o <= RAM(to_integer(unsigned(ADDR_RAM_i)));
end Behavioral;
