
SYNTH_STM32F429ZI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008ff0  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000468  080091a0  080091a0  0000a1a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009608  08009608  0000b060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009608  08009608  0000a608  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009610  08009610  0000b060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009610  08009610  0000a610  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009614  08009614  0000a614  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08009618  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b060  2**0
                  CONTENTS
 10 .bss          00009874  20000060  20000060  0000b060  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200098d4  200098d4  0000b060  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b060  2**0
                  CONTENTS, READONLY
 13 .debug_info   00021f0a  00000000  00000000  0000b090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000044bd  00000000  00000000  0002cf9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001bb0  00000000  00000000  00031458  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000158c  00000000  00000000  00033008  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027fb6  00000000  00000000  00034594  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001fe85  00000000  00000000  0005c54a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ef447  00000000  00000000  0007c3cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0016b816  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007ac0  00000000  00000000  0016b85c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005d  00000000  00000000  0017331c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000060 	.word	0x20000060
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08009188 	.word	0x08009188

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000064 	.word	0x20000064
 80001ec:	08009188 	.word	0x08009188

080001f0 <__aeabi_uldivmod>:
 80001f0:	b953      	cbnz	r3, 8000208 <__aeabi_uldivmod+0x18>
 80001f2:	b94a      	cbnz	r2, 8000208 <__aeabi_uldivmod+0x18>
 80001f4:	2900      	cmp	r1, #0
 80001f6:	bf08      	it	eq
 80001f8:	2800      	cmpeq	r0, #0
 80001fa:	bf1c      	itt	ne
 80001fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000200:	f04f 30ff 	movne.w	r0, #4294967295
 8000204:	f000 b988 	b.w	8000518 <__aeabi_idiv0>
 8000208:	f1ad 0c08 	sub.w	ip, sp, #8
 800020c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000210:	f000 f806 	bl	8000220 <__udivmoddi4>
 8000214:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000218:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800021c:	b004      	add	sp, #16
 800021e:	4770      	bx	lr

08000220 <__udivmoddi4>:
 8000220:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000224:	9d08      	ldr	r5, [sp, #32]
 8000226:	468e      	mov	lr, r1
 8000228:	4604      	mov	r4, r0
 800022a:	4688      	mov	r8, r1
 800022c:	2b00      	cmp	r3, #0
 800022e:	d14a      	bne.n	80002c6 <__udivmoddi4+0xa6>
 8000230:	428a      	cmp	r2, r1
 8000232:	4617      	mov	r7, r2
 8000234:	d962      	bls.n	80002fc <__udivmoddi4+0xdc>
 8000236:	fab2 f682 	clz	r6, r2
 800023a:	b14e      	cbz	r6, 8000250 <__udivmoddi4+0x30>
 800023c:	f1c6 0320 	rsb	r3, r6, #32
 8000240:	fa01 f806 	lsl.w	r8, r1, r6
 8000244:	fa20 f303 	lsr.w	r3, r0, r3
 8000248:	40b7      	lsls	r7, r6
 800024a:	ea43 0808 	orr.w	r8, r3, r8
 800024e:	40b4      	lsls	r4, r6
 8000250:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000254:	fa1f fc87 	uxth.w	ip, r7
 8000258:	fbb8 f1fe 	udiv	r1, r8, lr
 800025c:	0c23      	lsrs	r3, r4, #16
 800025e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000262:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000266:	fb01 f20c 	mul.w	r2, r1, ip
 800026a:	429a      	cmp	r2, r3
 800026c:	d909      	bls.n	8000282 <__udivmoddi4+0x62>
 800026e:	18fb      	adds	r3, r7, r3
 8000270:	f101 30ff 	add.w	r0, r1, #4294967295
 8000274:	f080 80ea 	bcs.w	800044c <__udivmoddi4+0x22c>
 8000278:	429a      	cmp	r2, r3
 800027a:	f240 80e7 	bls.w	800044c <__udivmoddi4+0x22c>
 800027e:	3902      	subs	r1, #2
 8000280:	443b      	add	r3, r7
 8000282:	1a9a      	subs	r2, r3, r2
 8000284:	b2a3      	uxth	r3, r4
 8000286:	fbb2 f0fe 	udiv	r0, r2, lr
 800028a:	fb0e 2210 	mls	r2, lr, r0, r2
 800028e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000292:	fb00 fc0c 	mul.w	ip, r0, ip
 8000296:	459c      	cmp	ip, r3
 8000298:	d909      	bls.n	80002ae <__udivmoddi4+0x8e>
 800029a:	18fb      	adds	r3, r7, r3
 800029c:	f100 32ff 	add.w	r2, r0, #4294967295
 80002a0:	f080 80d6 	bcs.w	8000450 <__udivmoddi4+0x230>
 80002a4:	459c      	cmp	ip, r3
 80002a6:	f240 80d3 	bls.w	8000450 <__udivmoddi4+0x230>
 80002aa:	443b      	add	r3, r7
 80002ac:	3802      	subs	r0, #2
 80002ae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002b2:	eba3 030c 	sub.w	r3, r3, ip
 80002b6:	2100      	movs	r1, #0
 80002b8:	b11d      	cbz	r5, 80002c2 <__udivmoddi4+0xa2>
 80002ba:	40f3      	lsrs	r3, r6
 80002bc:	2200      	movs	r2, #0
 80002be:	e9c5 3200 	strd	r3, r2, [r5]
 80002c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d905      	bls.n	80002d6 <__udivmoddi4+0xb6>
 80002ca:	b10d      	cbz	r5, 80002d0 <__udivmoddi4+0xb0>
 80002cc:	e9c5 0100 	strd	r0, r1, [r5]
 80002d0:	2100      	movs	r1, #0
 80002d2:	4608      	mov	r0, r1
 80002d4:	e7f5      	b.n	80002c2 <__udivmoddi4+0xa2>
 80002d6:	fab3 f183 	clz	r1, r3
 80002da:	2900      	cmp	r1, #0
 80002dc:	d146      	bne.n	800036c <__udivmoddi4+0x14c>
 80002de:	4573      	cmp	r3, lr
 80002e0:	d302      	bcc.n	80002e8 <__udivmoddi4+0xc8>
 80002e2:	4282      	cmp	r2, r0
 80002e4:	f200 8105 	bhi.w	80004f2 <__udivmoddi4+0x2d2>
 80002e8:	1a84      	subs	r4, r0, r2
 80002ea:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ee:	2001      	movs	r0, #1
 80002f0:	4690      	mov	r8, r2
 80002f2:	2d00      	cmp	r5, #0
 80002f4:	d0e5      	beq.n	80002c2 <__udivmoddi4+0xa2>
 80002f6:	e9c5 4800 	strd	r4, r8, [r5]
 80002fa:	e7e2      	b.n	80002c2 <__udivmoddi4+0xa2>
 80002fc:	2a00      	cmp	r2, #0
 80002fe:	f000 8090 	beq.w	8000422 <__udivmoddi4+0x202>
 8000302:	fab2 f682 	clz	r6, r2
 8000306:	2e00      	cmp	r6, #0
 8000308:	f040 80a4 	bne.w	8000454 <__udivmoddi4+0x234>
 800030c:	1a8a      	subs	r2, r1, r2
 800030e:	0c03      	lsrs	r3, r0, #16
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	b280      	uxth	r0, r0
 8000316:	b2bc      	uxth	r4, r7
 8000318:	2101      	movs	r1, #1
 800031a:	fbb2 fcfe 	udiv	ip, r2, lr
 800031e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000322:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000326:	fb04 f20c 	mul.w	r2, r4, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d907      	bls.n	800033e <__udivmoddi4+0x11e>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000334:	d202      	bcs.n	800033c <__udivmoddi4+0x11c>
 8000336:	429a      	cmp	r2, r3
 8000338:	f200 80e0 	bhi.w	80004fc <__udivmoddi4+0x2dc>
 800033c:	46c4      	mov	ip, r8
 800033e:	1a9b      	subs	r3, r3, r2
 8000340:	fbb3 f2fe 	udiv	r2, r3, lr
 8000344:	fb0e 3312 	mls	r3, lr, r2, r3
 8000348:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800034c:	fb02 f404 	mul.w	r4, r2, r4
 8000350:	429c      	cmp	r4, r3
 8000352:	d907      	bls.n	8000364 <__udivmoddi4+0x144>
 8000354:	18fb      	adds	r3, r7, r3
 8000356:	f102 30ff 	add.w	r0, r2, #4294967295
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x142>
 800035c:	429c      	cmp	r4, r3
 800035e:	f200 80ca 	bhi.w	80004f6 <__udivmoddi4+0x2d6>
 8000362:	4602      	mov	r2, r0
 8000364:	1b1b      	subs	r3, r3, r4
 8000366:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800036a:	e7a5      	b.n	80002b8 <__udivmoddi4+0x98>
 800036c:	f1c1 0620 	rsb	r6, r1, #32
 8000370:	408b      	lsls	r3, r1
 8000372:	fa22 f706 	lsr.w	r7, r2, r6
 8000376:	431f      	orrs	r7, r3
 8000378:	fa0e f401 	lsl.w	r4, lr, r1
 800037c:	fa20 f306 	lsr.w	r3, r0, r6
 8000380:	fa2e fe06 	lsr.w	lr, lr, r6
 8000384:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000388:	4323      	orrs	r3, r4
 800038a:	fa00 f801 	lsl.w	r8, r0, r1
 800038e:	fa1f fc87 	uxth.w	ip, r7
 8000392:	fbbe f0f9 	udiv	r0, lr, r9
 8000396:	0c1c      	lsrs	r4, r3, #16
 8000398:	fb09 ee10 	mls	lr, r9, r0, lr
 800039c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003a0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003a4:	45a6      	cmp	lr, r4
 80003a6:	fa02 f201 	lsl.w	r2, r2, r1
 80003aa:	d909      	bls.n	80003c0 <__udivmoddi4+0x1a0>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 3aff 	add.w	sl, r0, #4294967295
 80003b2:	f080 809c 	bcs.w	80004ee <__udivmoddi4+0x2ce>
 80003b6:	45a6      	cmp	lr, r4
 80003b8:	f240 8099 	bls.w	80004ee <__udivmoddi4+0x2ce>
 80003bc:	3802      	subs	r0, #2
 80003be:	443c      	add	r4, r7
 80003c0:	eba4 040e 	sub.w	r4, r4, lr
 80003c4:	fa1f fe83 	uxth.w	lr, r3
 80003c8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003cc:	fb09 4413 	mls	r4, r9, r3, r4
 80003d0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003d4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003d8:	45a4      	cmp	ip, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x1ce>
 80003dc:	193c      	adds	r4, r7, r4
 80003de:	f103 3eff 	add.w	lr, r3, #4294967295
 80003e2:	f080 8082 	bcs.w	80004ea <__udivmoddi4+0x2ca>
 80003e6:	45a4      	cmp	ip, r4
 80003e8:	d97f      	bls.n	80004ea <__udivmoddi4+0x2ca>
 80003ea:	3b02      	subs	r3, #2
 80003ec:	443c      	add	r4, r7
 80003ee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003f2:	eba4 040c 	sub.w	r4, r4, ip
 80003f6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003fa:	4564      	cmp	r4, ip
 80003fc:	4673      	mov	r3, lr
 80003fe:	46e1      	mov	r9, ip
 8000400:	d362      	bcc.n	80004c8 <__udivmoddi4+0x2a8>
 8000402:	d05f      	beq.n	80004c4 <__udivmoddi4+0x2a4>
 8000404:	b15d      	cbz	r5, 800041e <__udivmoddi4+0x1fe>
 8000406:	ebb8 0203 	subs.w	r2, r8, r3
 800040a:	eb64 0409 	sbc.w	r4, r4, r9
 800040e:	fa04 f606 	lsl.w	r6, r4, r6
 8000412:	fa22 f301 	lsr.w	r3, r2, r1
 8000416:	431e      	orrs	r6, r3
 8000418:	40cc      	lsrs	r4, r1
 800041a:	e9c5 6400 	strd	r6, r4, [r5]
 800041e:	2100      	movs	r1, #0
 8000420:	e74f      	b.n	80002c2 <__udivmoddi4+0xa2>
 8000422:	fbb1 fcf2 	udiv	ip, r1, r2
 8000426:	0c01      	lsrs	r1, r0, #16
 8000428:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800042c:	b280      	uxth	r0, r0
 800042e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000432:	463b      	mov	r3, r7
 8000434:	4638      	mov	r0, r7
 8000436:	463c      	mov	r4, r7
 8000438:	46b8      	mov	r8, r7
 800043a:	46be      	mov	lr, r7
 800043c:	2620      	movs	r6, #32
 800043e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000442:	eba2 0208 	sub.w	r2, r2, r8
 8000446:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800044a:	e766      	b.n	800031a <__udivmoddi4+0xfa>
 800044c:	4601      	mov	r1, r0
 800044e:	e718      	b.n	8000282 <__udivmoddi4+0x62>
 8000450:	4610      	mov	r0, r2
 8000452:	e72c      	b.n	80002ae <__udivmoddi4+0x8e>
 8000454:	f1c6 0220 	rsb	r2, r6, #32
 8000458:	fa2e f302 	lsr.w	r3, lr, r2
 800045c:	40b7      	lsls	r7, r6
 800045e:	40b1      	lsls	r1, r6
 8000460:	fa20 f202 	lsr.w	r2, r0, r2
 8000464:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000468:	430a      	orrs	r2, r1
 800046a:	fbb3 f8fe 	udiv	r8, r3, lr
 800046e:	b2bc      	uxth	r4, r7
 8000470:	fb0e 3318 	mls	r3, lr, r8, r3
 8000474:	0c11      	lsrs	r1, r2, #16
 8000476:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800047a:	fb08 f904 	mul.w	r9, r8, r4
 800047e:	40b0      	lsls	r0, r6
 8000480:	4589      	cmp	r9, r1
 8000482:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000486:	b280      	uxth	r0, r0
 8000488:	d93e      	bls.n	8000508 <__udivmoddi4+0x2e8>
 800048a:	1879      	adds	r1, r7, r1
 800048c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000490:	d201      	bcs.n	8000496 <__udivmoddi4+0x276>
 8000492:	4589      	cmp	r9, r1
 8000494:	d81f      	bhi.n	80004d6 <__udivmoddi4+0x2b6>
 8000496:	eba1 0109 	sub.w	r1, r1, r9
 800049a:	fbb1 f9fe 	udiv	r9, r1, lr
 800049e:	fb09 f804 	mul.w	r8, r9, r4
 80004a2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004a6:	b292      	uxth	r2, r2
 80004a8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004ac:	4542      	cmp	r2, r8
 80004ae:	d229      	bcs.n	8000504 <__udivmoddi4+0x2e4>
 80004b0:	18ba      	adds	r2, r7, r2
 80004b2:	f109 31ff 	add.w	r1, r9, #4294967295
 80004b6:	d2c4      	bcs.n	8000442 <__udivmoddi4+0x222>
 80004b8:	4542      	cmp	r2, r8
 80004ba:	d2c2      	bcs.n	8000442 <__udivmoddi4+0x222>
 80004bc:	f1a9 0102 	sub.w	r1, r9, #2
 80004c0:	443a      	add	r2, r7
 80004c2:	e7be      	b.n	8000442 <__udivmoddi4+0x222>
 80004c4:	45f0      	cmp	r8, lr
 80004c6:	d29d      	bcs.n	8000404 <__udivmoddi4+0x1e4>
 80004c8:	ebbe 0302 	subs.w	r3, lr, r2
 80004cc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004d0:	3801      	subs	r0, #1
 80004d2:	46e1      	mov	r9, ip
 80004d4:	e796      	b.n	8000404 <__udivmoddi4+0x1e4>
 80004d6:	eba7 0909 	sub.w	r9, r7, r9
 80004da:	4449      	add	r1, r9
 80004dc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004e0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004e4:	fb09 f804 	mul.w	r8, r9, r4
 80004e8:	e7db      	b.n	80004a2 <__udivmoddi4+0x282>
 80004ea:	4673      	mov	r3, lr
 80004ec:	e77f      	b.n	80003ee <__udivmoddi4+0x1ce>
 80004ee:	4650      	mov	r0, sl
 80004f0:	e766      	b.n	80003c0 <__udivmoddi4+0x1a0>
 80004f2:	4608      	mov	r0, r1
 80004f4:	e6fd      	b.n	80002f2 <__udivmoddi4+0xd2>
 80004f6:	443b      	add	r3, r7
 80004f8:	3a02      	subs	r2, #2
 80004fa:	e733      	b.n	8000364 <__udivmoddi4+0x144>
 80004fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000500:	443b      	add	r3, r7
 8000502:	e71c      	b.n	800033e <__udivmoddi4+0x11e>
 8000504:	4649      	mov	r1, r9
 8000506:	e79c      	b.n	8000442 <__udivmoddi4+0x222>
 8000508:	eba1 0109 	sub.w	r1, r1, r9
 800050c:	46c4      	mov	ip, r8
 800050e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000512:	fb09 f804 	mul.w	r8, r9, r4
 8000516:	e7c4      	b.n	80004a2 <__udivmoddi4+0x282>

08000518 <__aeabi_idiv0>:
 8000518:	4770      	bx	lr
 800051a:	bf00      	nop

0800051c <vApplicationStackOverflowHook>:
/* Hook prototypes */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);

/* USER CODE BEGIN 4 */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 800051c:	b480      	push	{r7}
 800051e:	b083      	sub	sp, #12
 8000520:	af00      	add	r7, sp, #0
 8000522:	6078      	str	r0, [r7, #4]
 8000524:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8000526:	bf00      	nop
 8000528:	370c      	adds	r7, #12
 800052a:	46bd      	mov	sp, r7
 800052c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000530:	4770      	bx	lr
	...

08000534 <HAL_GPIO_EXTI_Callback>:
void DebounceCallback(TimerHandle_t xTimer); // ★ 추가: 콜백 함수 선언
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000534:	b590      	push	{r4, r7, lr}
 8000536:	b087      	sub	sp, #28
 8000538:	af02      	add	r7, sp, #8
 800053a:	4603      	mov	r3, r0
 800053c:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_13) {
 800053e:	88fb      	ldrh	r3, [r7, #6]
 8000540:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000544:	d11d      	bne.n	8000582 <HAL_GPIO_EXTI_Callback+0x4e>
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000546:	2300      	movs	r3, #0
 8000548:	60fb      	str	r3, [r7, #12]

		// ★ 수정: 세마포어 대신 타이머를 시작(또는 리셋)시킴
		// xTimerStartFromISR은 타이머가 돌고 있으면 0초로 리셋하고,
		// 멈춰 있으면 시작시킵니다. (채터링 방지 핵심)
		if (xDebounceTimer != NULL) {
 800054a:	4b10      	ldr	r3, [pc, #64]	@ (800058c <HAL_GPIO_EXTI_Callback+0x58>)
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	2b00      	cmp	r3, #0
 8000550:	d00c      	beq.n	800056c <HAL_GPIO_EXTI_Callback+0x38>
			xTimerStartFromISR(xDebounceTimer, &xHigherPriorityTaskWoken);
 8000552:	4b0e      	ldr	r3, [pc, #56]	@ (800058c <HAL_GPIO_EXTI_Callback+0x58>)
 8000554:	681c      	ldr	r4, [r3, #0]
 8000556:	f006 fab1 	bl	8006abc <xTaskGetTickCountFromISR>
 800055a:	4602      	mov	r2, r0
 800055c:	f107 030c 	add.w	r3, r7, #12
 8000560:	2100      	movs	r1, #0
 8000562:	9100      	str	r1, [sp, #0]
 8000564:	2106      	movs	r1, #6
 8000566:	4620      	mov	r0, r4
 8000568:	f007 f8a0 	bl	80076ac <xTimerGenericCommand>
		}

		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 800056c:	68fb      	ldr	r3, [r7, #12]
 800056e:	2b00      	cmp	r3, #0
 8000570:	d007      	beq.n	8000582 <HAL_GPIO_EXTI_Callback+0x4e>
 8000572:	4b07      	ldr	r3, [pc, #28]	@ (8000590 <HAL_GPIO_EXTI_Callback+0x5c>)
 8000574:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000578:	601a      	str	r2, [r3, #0]
 800057a:	f3bf 8f4f 	dsb	sy
 800057e:	f3bf 8f6f 	isb	sy
	}
}
 8000582:	bf00      	nop
 8000584:	3714      	adds	r7, #20
 8000586:	46bd      	mov	sp, r7
 8000588:	bd90      	pop	{r4, r7, pc}
 800058a:	bf00      	nop
 800058c:	20000950 	.word	0x20000950
 8000590:	e000ed04 	.word	0xe000ed04

08000594 <DebounceCallback>:

void DebounceCallback(TimerHandle_t xTimer) {
 8000594:	b580      	push	{r7, lr}
 8000596:	b082      	sub	sp, #8
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]
	// (선택 사항) 정말로 눌려있는지 핀 상태를 한 번 더 확인하면 더 확실합니다.
	// Nucleo-144 F429ZI의 PC13 버튼은 누르면 High(1) 상태가 됩니다.
	if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_SET) {
 800059c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005a0:	4808      	ldr	r0, [pc, #32]	@ (80005c4 <DebounceCallback+0x30>)
 80005a2:	f002 f855 	bl	8002650 <HAL_GPIO_ReadPin>
 80005a6:	4603      	mov	r3, r0
 80005a8:	2b01      	cmp	r3, #1
 80005aa:	d106      	bne.n	80005ba <DebounceCallback+0x26>
		// 50ms 뒤에도 여전히 눌려있다면 진짜 누른 것임! -> 세마포어 발사
		xSemaphoreGive(xButtonSemaphore);
 80005ac:	4b06      	ldr	r3, [pc, #24]	@ (80005c8 <DebounceCallback+0x34>)
 80005ae:	6818      	ldr	r0, [r3, #0]
 80005b0:	2300      	movs	r3, #0
 80005b2:	2200      	movs	r2, #0
 80005b4:	2100      	movs	r1, #0
 80005b6:	f005 f9ff 	bl	80059b8 <xQueueGenericSend>
	}
}
 80005ba:	bf00      	nop
 80005bc:	3708      	adds	r7, #8
 80005be:	46bd      	mov	sp, r7
 80005c0:	bd80      	pop	{r7, pc}
 80005c2:	bf00      	nop
 80005c4:	40020800 	.word	0x40020800
 80005c8:	2000094c 	.word	0x2000094c

080005cc <MyButton_TaskFunc>:

// --- 버튼 Task 구현 ---
void MyButton_TaskFunc(void *argument) {
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b084      	sub	sp, #16
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
	LedMessage_t msg; // 보낼 메시지 변수

	for (;;) // 무한 루프 (Task는 절대 리턴하면 안 됨!)
			{
		// 세마포어 대기
		if (xSemaphoreTake(xButtonSemaphore, portMAX_DELAY) == pdTRUE) {
 80005d4:	4b0c      	ldr	r3, [pc, #48]	@ (8000608 <MyButton_TaskFunc+0x3c>)
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	f04f 31ff 	mov.w	r1, #4294967295
 80005dc:	4618      	mov	r0, r3
 80005de:	f005 fc6d 	bl	8005ebc <xQueueSemaphoreTake>
 80005e2:	4603      	mov	r3, r0
 80005e4:	2b01      	cmp	r3, #1
 80005e6:	d1f5      	bne.n	80005d4 <MyButton_TaskFunc+0x8>
			// 메시지 채우기
			msg.command = 3;
 80005e8:	2303      	movs	r3, #3
 80005ea:	723b      	strb	r3, [r7, #8]
			msg.timestamp = xTaskGetTickCount();
 80005ec:	f006 fa56 	bl	8006a9c <xTaskGetTickCount>
 80005f0:	4603      	mov	r3, r0
 80005f2:	60fb      	str	r3, [r7, #12]

			// 큐로 발송
			xQueueSend(xLedQueue, &msg, 10);
 80005f4:	4b05      	ldr	r3, [pc, #20]	@ (800060c <MyButton_TaskFunc+0x40>)
 80005f6:	6818      	ldr	r0, [r3, #0]
 80005f8:	f107 0108 	add.w	r1, r7, #8
 80005fc:	2300      	movs	r3, #0
 80005fe:	220a      	movs	r2, #10
 8000600:	f005 f9da 	bl	80059b8 <xQueueGenericSend>
		if (xSemaphoreTake(xButtonSemaphore, portMAX_DELAY) == pdTRUE) {
 8000604:	e7e6      	b.n	80005d4 <MyButton_TaskFunc+0x8>
 8000606:	bf00      	nop
 8000608:	2000094c 	.word	0x2000094c
 800060c:	20000948 	.word	0x20000948

08000610 <MyLed_TaskFunc>:
		}
	}
}

// --- LED Task 구현 ---
void MyLed_TaskFunc(void *argument) {
 8000610:	b580      	push	{r7, lr}
 8000612:	b084      	sub	sp, #16
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
	LedMessage_t rcvMsg; // 받을 메시지 변수

	for (;;) {
		// 큐 대기
		if (xQueueReceive(xLedQueue, &rcvMsg, portMAX_DELAY) == pdTRUE) {
 8000618:	4b09      	ldr	r3, [pc, #36]	@ (8000640 <MyLed_TaskFunc+0x30>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	f107 0108 	add.w	r1, r7, #8
 8000620:	f04f 32ff 	mov.w	r2, #4294967295
 8000624:	4618      	mov	r0, r3
 8000626:	f005 fb67 	bl	8005cf8 <xQueueReceive>
 800062a:	4603      	mov	r3, r0
 800062c:	2b01      	cmp	r3, #1
 800062e:	d1f3      	bne.n	8000618 <MyLed_TaskFunc+0x8>
			if (rcvMsg.command == 3) {
 8000630:	7a3b      	ldrb	r3, [r7, #8]
 8000632:	2b03      	cmp	r3, #3
 8000634:	d1f0      	bne.n	8000618 <MyLed_TaskFunc+0x8>
				// LED 토글 (보드에 맞는 핀 번호 확인하세요!)
				HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 8000636:	2180      	movs	r1, #128	@ 0x80
 8000638:	4802      	ldr	r0, [pc, #8]	@ (8000644 <MyLed_TaskFunc+0x34>)
 800063a:	f002 f83a 	bl	80026b2 <HAL_GPIO_TogglePin>
		if (xQueueReceive(xLedQueue, &rcvMsg, portMAX_DELAY) == pdTRUE) {
 800063e:	e7eb      	b.n	8000618 <MyLed_TaskFunc+0x8>
 8000640:	20000948 	.word	0x20000948
 8000644:	40020400 	.word	0x40020400

08000648 <vAudioTask>:
		}
	}
}
int16_t g_sin;

void vAudioTask(void *pvParameters) {
 8000648:	b580      	push	{r7, lr}
 800064a:	b088      	sub	sp, #32
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
    // 1. 사인파 데이터 생성 (1주기)
    // 버퍼 하나가 꽉 차면 사인파 한 번이 출력되도록 계산
    for (int i = 0; i < I2S_BUFFER_SIZE; i++) {
 8000650:	2300      	movs	r3, #0
 8000652:	61fb      	str	r3, [r7, #28]
 8000654:	e024      	b.n	80006a0 <vAudioTask+0x58>
        // 16비트 오디오 범위 (-32768 ~ 32767)에 맞춰 증폭 (약간 여유 둠)
        float angle = 2.0f * PI * i / (float)I2S_BUFFER_SIZE;
 8000656:	69fb      	ldr	r3, [r7, #28]
 8000658:	ee07 3a90 	vmov	s15, r3
 800065c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000660:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 80006ec <vAudioTask+0xa4>
 8000664:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000668:	eddf 6a21 	vldr	s13, [pc, #132]	@ 80006f0 <vAudioTask+0xa8>
 800066c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000670:	edc7 7a04 	vstr	s15, [r7, #16]
        sine_buffer[i] = (int16_t)(30000.0f * sinf(angle));
 8000674:	ed97 0a04 	vldr	s0, [r7, #16]
 8000678:	f008 f856 	bl	8008728 <sinf>
 800067c:	eef0 7a40 	vmov.f32	s15, s0
 8000680:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 80006f4 <vAudioTask+0xac>
 8000684:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000688:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800068c:	ee17 3a90 	vmov	r3, s15
 8000690:	b219      	sxth	r1, r3
 8000692:	4a19      	ldr	r2, [pc, #100]	@ (80006f8 <vAudioTask+0xb0>)
 8000694:	69fb      	ldr	r3, [r7, #28]
 8000696:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < I2S_BUFFER_SIZE; i++) {
 800069a:	69fb      	ldr	r3, [r7, #28]
 800069c:	3301      	adds	r3, #1
 800069e:	61fb      	str	r3, [r7, #28]
 80006a0:	69fb      	ldr	r3, [r7, #28]
 80006a2:	2b63      	cmp	r3, #99	@ 0x63
 80006a4:	ddd7      	ble.n	8000656 <vAudioTask+0xe>
    }

    // 2. I2S DMA 시작 (Circular Mode이므로 한 번만 호출하면 무한 반복)
    // &hi2s1은 main.c 상단에 정의된 핸들러 이름 확인 필요
    HAL_I2S_Transmit_DMA(&hi2s2, (uint16_t *)sine_buffer, I2S_BUFFER_SIZE);
 80006a6:	2264      	movs	r2, #100	@ 0x64
 80006a8:	4913      	ldr	r1, [pc, #76]	@ (80006f8 <vAudioTask+0xb0>)
 80006aa:	4814      	ldr	r0, [pc, #80]	@ (80006fc <vAudioTask+0xb4>)
 80006ac:	f002 f974 	bl	8002998 <HAL_I2S_Transmit_DMA>

    int debug_idx = 0;
 80006b0:	2300      	movs	r3, #0
 80006b2:	61bb      	str	r3, [r7, #24]
    TickType_t xLastWakeTime;
    const TickType_t xFrequency = pdMS_TO_TICKS(10); // 10ms 주기
 80006b4:	230a      	movs	r3, #10
 80006b6:	617b      	str	r3, [r7, #20]

    xLastWakeTime = xTaskGetTickCount();
 80006b8:	f006 f9f0 	bl	8006a9c <xTaskGetTickCount>
 80006bc:	4603      	mov	r3, r0
 80006be:	60fb      	str	r3, [r7, #12]

    for (;;) {
        // 3. SWV 시각화를 위한 데이터 전송
        // ITM Port 0번으로 현재 재생 중일 것으로 추정되는 데이터를 전송
        // (주의: DMA 속도가 빨라서 모든 샘플을 다 찍을 순 없고, 샘플링해서 찍음)
    	g_sin = sine_buffer[debug_idx];
 80006c0:	4a0d      	ldr	r2, [pc, #52]	@ (80006f8 <vAudioTask+0xb0>)
 80006c2:	69bb      	ldr	r3, [r7, #24]
 80006c4:	f932 2013 	ldrsh.w	r2, [r2, r3, lsl #1]
 80006c8:	4b0d      	ldr	r3, [pc, #52]	@ (8000700 <vAudioTask+0xb8>)
 80006ca:	801a      	strh	r2, [r3, #0]

        debug_idx++;
 80006cc:	69bb      	ldr	r3, [r7, #24]
 80006ce:	3301      	adds	r3, #1
 80006d0:	61bb      	str	r3, [r7, #24]
        if (debug_idx >= I2S_BUFFER_SIZE) debug_idx = 0;
 80006d2:	69bb      	ldr	r3, [r7, #24]
 80006d4:	2b63      	cmp	r3, #99	@ 0x63
 80006d6:	dd01      	ble.n	80006dc <vAudioTask+0x94>
 80006d8:	2300      	movs	r3, #0
 80006da:	61bb      	str	r3, [r7, #24]

        // Native API: 주기적인 딜레이 (vTaskDelayUntil)
        // 너무 빨리 데이터를 쏘면 SWV 버퍼가 넘치므로 적당히 조절
        vTaskDelayUntil(&xLastWakeTime, xFrequency);
 80006dc:	f107 030c 	add.w	r3, r7, #12
 80006e0:	6979      	ldr	r1, [r7, #20]
 80006e2:	4618      	mov	r0, r3
 80006e4:	f006 f83e 	bl	8006764 <vTaskDelayUntil>
    	g_sin = sine_buffer[debug_idx];
 80006e8:	e7ea      	b.n	80006c0 <vAudioTask+0x78>
 80006ea:	bf00      	nop
 80006ec:	40c90fdb 	.word	0x40c90fdb
 80006f0:	42c80000 	.word	0x42c80000
 80006f4:	46ea6000 	.word	0x46ea6000
 80006f8:	2000087c 	.word	0x2000087c
 80006fc:	200002a4 	.word	0x200002a4
 8000700:	20000954 	.word	0x20000954

08000704 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000704:	b580      	push	{r7, lr}
 8000706:	b082      	sub	sp, #8
 8000708:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800070a:	f000 fded 	bl	80012e8 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800070e:	f000 f875 	bl	80007fc <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000712:	f000 f9d1 	bl	8000ab8 <MX_GPIO_Init>
	MX_DMA_Init();
 8000716:	f000 f9af 	bl	8000a78 <MX_DMA_Init>
	MX_ETH_Init();
 800071a:	f000 f8d9 	bl	80008d0 <MX_ETH_Init>
	MX_USART3_UART_Init();
 800071e:	f000 f953 	bl	80009c8 <MX_USART3_UART_Init>
	MX_USB_OTG_FS_PCD_Init();
 8000722:	f000 f97b 	bl	8000a1c <MX_USB_OTG_FS_PCD_Init>
	MX_I2S2_Init();
 8000726:	f000 f921 	bl	800096c <MX_I2S2_Init>
	/* USER CODE BEGIN 2 */

	/* USER CODE END 2 */

	/* Init scheduler */
	osKernelInitialize();
 800072a:	f004 fe3b 	bl	80053a4 <osKernelInitialize>
	/* add mutexes, ... */
	/* USER CODE END RTOS_MUTEX */

	/* USER CODE BEGIN RTOS_SEMAPHORES */
	/* add semaphores, ... */
	xButtonSemaphore = xSemaphoreCreateBinary();
 800072e:	2203      	movs	r2, #3
 8000730:	2100      	movs	r1, #0
 8000732:	2001      	movs	r0, #1
 8000734:	f005 f8e1 	bl	80058fa <xQueueGenericCreate>
 8000738:	4603      	mov	r3, r0
 800073a:	4a21      	ldr	r2, [pc, #132]	@ (80007c0 <main+0xbc>)
 800073c:	6013      	str	r3, [r2, #0]
	/* USER CODE END RTOS_SEMAPHORES */

	/* USER CODE BEGIN RTOS_TIMERS */
	/* start timers, add new ones, ... */
	xDebounceTimer = xTimerCreate("DebounceTimer", pdMS_TO_TICKS(50), pdFALSE,
 800073e:	4b21      	ldr	r3, [pc, #132]	@ (80007c4 <main+0xc0>)
 8000740:	9300      	str	r3, [sp, #0]
 8000742:	2300      	movs	r3, #0
 8000744:	2200      	movs	r2, #0
 8000746:	2132      	movs	r1, #50	@ 0x32
 8000748:	481f      	ldr	r0, [pc, #124]	@ (80007c8 <main+0xc4>)
 800074a:	f006 ff51 	bl	80075f0 <xTimerCreate>
 800074e:	4603      	mov	r3, r0
 8000750:	4a1e      	ldr	r2, [pc, #120]	@ (80007cc <main+0xc8>)
 8000752:	6013      	str	r3, [r2, #0]
			0, DebounceCallback);
	/* USER CODE END RTOS_TIMERS */

	/* USER CODE BEGIN RTOS_QUEUES */
	/* add queues, ... */
	xLedQueue = xQueueCreate(10, sizeof(LedMessage_t));
 8000754:	2200      	movs	r2, #0
 8000756:	2108      	movs	r1, #8
 8000758:	200a      	movs	r0, #10
 800075a:	f005 f8ce 	bl	80058fa <xQueueGenericCreate>
 800075e:	4603      	mov	r3, r0
 8000760:	4a1b      	ldr	r2, [pc, #108]	@ (80007d0 <main+0xcc>)
 8000762:	6013      	str	r3, [r2, #0]
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* creation of defaultTask */
	defaultTaskHandle = osThreadNew(StartDefaultTask, NULL,
 8000764:	4a1b      	ldr	r2, [pc, #108]	@ (80007d4 <main+0xd0>)
 8000766:	2100      	movs	r1, #0
 8000768:	481b      	ldr	r0, [pc, #108]	@ (80007d8 <main+0xd4>)
 800076a:	f004 fe65 	bl	8005438 <osThreadNew>
 800076e:	4603      	mov	r3, r0
 8000770:	4a1a      	ldr	r2, [pc, #104]	@ (80007dc <main+0xd8>)
 8000772:	6013      	str	r3, [r2, #0]
			&defaultTask_attributes);

	/* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
	xTaskCreate(vAudioTask,
 8000774:	4b1a      	ldr	r3, [pc, #104]	@ (80007e0 <main+0xdc>)
 8000776:	9301      	str	r3, [sp, #4]
 8000778:	2301      	movs	r3, #1
 800077a:	9300      	str	r3, [sp, #0]
 800077c:	2300      	movs	r3, #0
 800077e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000782:	4918      	ldr	r1, [pc, #96]	@ (80007e4 <main+0xe0>)
 8000784:	4818      	ldr	r0, [pc, #96]	@ (80007e8 <main+0xe4>)
 8000786:	f005 fe8f 	bl	80064a8 <xTaskCreate>
			NULL,
			1,
			&xAudioTaskHandle
			);
	// 1. 버튼 Task 등록 (우선순위 높음: AboveNormal)
	xTaskCreate(MyButton_TaskFunc,       // 실행할 함수 이름 (위에서 선언한 것)
 800078a:	2300      	movs	r3, #0
 800078c:	9301      	str	r3, [sp, #4]
 800078e:	2320      	movs	r3, #32
 8000790:	9300      	str	r3, [sp, #0]
 8000792:	2300      	movs	r3, #0
 8000794:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000798:	4914      	ldr	r1, [pc, #80]	@ (80007ec <main+0xe8>)
 800079a:	4815      	ldr	r0, [pc, #84]	@ (80007f0 <main+0xec>)
 800079c:	f005 fe84 	bl	80064a8 <xTaskCreate>
			osPriorityAboveNormal,   // ★우선순위★
			NULL                     // 핸들 (지금은 필요 없음)
			);

	// 2. LED Task 등록 (우선순위 보통: Normal)
	xTaskCreate(MyLed_TaskFunc,          // 실행할 함수 이름
 80007a0:	2300      	movs	r3, #0
 80007a2:	9301      	str	r3, [sp, #4]
 80007a4:	2318      	movs	r3, #24
 80007a6:	9300      	str	r3, [sp, #0]
 80007a8:	2300      	movs	r3, #0
 80007aa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80007ae:	4911      	ldr	r1, [pc, #68]	@ (80007f4 <main+0xf0>)
 80007b0:	4811      	ldr	r0, [pc, #68]	@ (80007f8 <main+0xf4>)
 80007b2:	f005 fe79 	bl	80064a8 <xTaskCreate>
	/* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
	/* USER CODE END RTOS_EVENTS */

	/* Start scheduler */
	osKernelStart();
 80007b6:	f004 fe19 	bl	80053ec <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 80007ba:	bf00      	nop
 80007bc:	e7fd      	b.n	80007ba <main+0xb6>
 80007be:	bf00      	nop
 80007c0:	2000094c 	.word	0x2000094c
 80007c4:	08000595 	.word	0x08000595
 80007c8:	080091ac 	.word	0x080091ac
 80007cc:	20000950 	.word	0x20000950
 80007d0:	20000948 	.word	0x20000948
 80007d4:	080091f4 	.word	0x080091f4
 80007d8:	08000c25 	.word	0x08000c25
 80007dc:	20000878 	.word	0x20000878
 80007e0:	20000944 	.word	0x20000944
 80007e4:	080091bc 	.word	0x080091bc
 80007e8:	08000649 	.word	0x08000649
 80007ec:	080091c8 	.word	0x080091c8
 80007f0:	080005cd 	.word	0x080005cd
 80007f4:	080091d4 	.word	0x080091d4
 80007f8:	08000611 	.word	0x08000611

080007fc <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b094      	sub	sp, #80	@ 0x50
 8000800:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000802:	f107 0320 	add.w	r3, r7, #32
 8000806:	2230      	movs	r2, #48	@ 0x30
 8000808:	2100      	movs	r1, #0
 800080a:	4618      	mov	r0, r3
 800080c:	f007 fe9c 	bl	8008548 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000810:	f107 030c 	add.w	r3, r7, #12
 8000814:	2200      	movs	r2, #0
 8000816:	601a      	str	r2, [r3, #0]
 8000818:	605a      	str	r2, [r3, #4]
 800081a:	609a      	str	r2, [r3, #8]
 800081c:	60da      	str	r2, [r3, #12]
 800081e:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8000820:	2300      	movs	r3, #0
 8000822:	60bb      	str	r3, [r7, #8]
 8000824:	4b28      	ldr	r3, [pc, #160]	@ (80008c8 <SystemClock_Config+0xcc>)
 8000826:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000828:	4a27      	ldr	r2, [pc, #156]	@ (80008c8 <SystemClock_Config+0xcc>)
 800082a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800082e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000830:	4b25      	ldr	r3, [pc, #148]	@ (80008c8 <SystemClock_Config+0xcc>)
 8000832:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000834:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000838:	60bb      	str	r3, [r7, #8]
 800083a:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800083c:	2300      	movs	r3, #0
 800083e:	607b      	str	r3, [r7, #4]
 8000840:	4b22      	ldr	r3, [pc, #136]	@ (80008cc <SystemClock_Config+0xd0>)
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	4a21      	ldr	r2, [pc, #132]	@ (80008cc <SystemClock_Config+0xd0>)
 8000846:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800084a:	6013      	str	r3, [r2, #0]
 800084c:	4b1f      	ldr	r3, [pc, #124]	@ (80008cc <SystemClock_Config+0xd0>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000854:	607b      	str	r3, [r7, #4]
 8000856:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000858:	2301      	movs	r3, #1
 800085a:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800085c:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000860:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000862:	2302      	movs	r3, #2
 8000864:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000866:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800086a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 4;
 800086c:	2304      	movs	r3, #4
 800086e:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 8000870:	23a8      	movs	r3, #168	@ 0xa8
 8000872:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000874:	2302      	movs	r3, #2
 8000876:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8000878:	2307      	movs	r3, #7
 800087a:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800087c:	f107 0320 	add.w	r3, r7, #32
 8000880:	4618      	mov	r0, r3
 8000882:	f002 fdfb 	bl	800347c <HAL_RCC_OscConfig>
 8000886:	4603      	mov	r3, r0
 8000888:	2b00      	cmp	r3, #0
 800088a:	d001      	beq.n	8000890 <SystemClock_Config+0x94>
		Error_Handler();
 800088c:	f000 f9ee 	bl	8000c6c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000890:	230f      	movs	r3, #15
 8000892:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000894:	2302      	movs	r3, #2
 8000896:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000898:	2300      	movs	r3, #0
 800089a:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800089c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80008a0:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80008a2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008a6:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 80008a8:	f107 030c 	add.w	r3, r7, #12
 80008ac:	2105      	movs	r1, #5
 80008ae:	4618      	mov	r0, r3
 80008b0:	f003 f85c 	bl	800396c <HAL_RCC_ClockConfig>
 80008b4:	4603      	mov	r3, r0
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d001      	beq.n	80008be <SystemClock_Config+0xc2>
		Error_Handler();
 80008ba:	f000 f9d7 	bl	8000c6c <Error_Handler>
	}
}
 80008be:	bf00      	nop
 80008c0:	3750      	adds	r7, #80	@ 0x50
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	bf00      	nop
 80008c8:	40023800 	.word	0x40023800
 80008cc:	40007000 	.word	0x40007000

080008d0 <MX_ETH_Init>:
/**
 * @brief ETH Initialization Function
 * @param None
 * @retval None
 */
static void MX_ETH_Init(void) {
 80008d0:	b580      	push	{r7, lr}
 80008d2:	af00      	add	r7, sp, #0
	static uint8_t MACAddr[6];

	/* USER CODE BEGIN ETH_Init 1 */

	/* USER CODE END ETH_Init 1 */
	heth.Instance = ETH;
 80008d4:	4b1f      	ldr	r3, [pc, #124]	@ (8000954 <MX_ETH_Init+0x84>)
 80008d6:	4a20      	ldr	r2, [pc, #128]	@ (8000958 <MX_ETH_Init+0x88>)
 80008d8:	601a      	str	r2, [r3, #0]
	MACAddr[0] = 0x00;
 80008da:	4b20      	ldr	r3, [pc, #128]	@ (800095c <MX_ETH_Init+0x8c>)
 80008dc:	2200      	movs	r2, #0
 80008de:	701a      	strb	r2, [r3, #0]
	MACAddr[1] = 0x80;
 80008e0:	4b1e      	ldr	r3, [pc, #120]	@ (800095c <MX_ETH_Init+0x8c>)
 80008e2:	2280      	movs	r2, #128	@ 0x80
 80008e4:	705a      	strb	r2, [r3, #1]
	MACAddr[2] = 0xE1;
 80008e6:	4b1d      	ldr	r3, [pc, #116]	@ (800095c <MX_ETH_Init+0x8c>)
 80008e8:	22e1      	movs	r2, #225	@ 0xe1
 80008ea:	709a      	strb	r2, [r3, #2]
	MACAddr[3] = 0x00;
 80008ec:	4b1b      	ldr	r3, [pc, #108]	@ (800095c <MX_ETH_Init+0x8c>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	70da      	strb	r2, [r3, #3]
	MACAddr[4] = 0x00;
 80008f2:	4b1a      	ldr	r3, [pc, #104]	@ (800095c <MX_ETH_Init+0x8c>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	711a      	strb	r2, [r3, #4]
	MACAddr[5] = 0x00;
 80008f8:	4b18      	ldr	r3, [pc, #96]	@ (800095c <MX_ETH_Init+0x8c>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	715a      	strb	r2, [r3, #5]
	heth.Init.MACAddr = &MACAddr[0];
 80008fe:	4b15      	ldr	r3, [pc, #84]	@ (8000954 <MX_ETH_Init+0x84>)
 8000900:	4a16      	ldr	r2, [pc, #88]	@ (800095c <MX_ETH_Init+0x8c>)
 8000902:	605a      	str	r2, [r3, #4]
	heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000904:	4b13      	ldr	r3, [pc, #76]	@ (8000954 <MX_ETH_Init+0x84>)
 8000906:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800090a:	609a      	str	r2, [r3, #8]
	heth.Init.TxDesc = DMATxDscrTab;
 800090c:	4b11      	ldr	r3, [pc, #68]	@ (8000954 <MX_ETH_Init+0x84>)
 800090e:	4a14      	ldr	r2, [pc, #80]	@ (8000960 <MX_ETH_Init+0x90>)
 8000910:	60da      	str	r2, [r3, #12]
	heth.Init.RxDesc = DMARxDscrTab;
 8000912:	4b10      	ldr	r3, [pc, #64]	@ (8000954 <MX_ETH_Init+0x84>)
 8000914:	4a13      	ldr	r2, [pc, #76]	@ (8000964 <MX_ETH_Init+0x94>)
 8000916:	611a      	str	r2, [r3, #16]
	heth.Init.RxBuffLen = 1524;
 8000918:	4b0e      	ldr	r3, [pc, #56]	@ (8000954 <MX_ETH_Init+0x84>)
 800091a:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 800091e:	615a      	str	r2, [r3, #20]

	/* USER CODE BEGIN MACADDRESS */

	/* USER CODE END MACADDRESS */

	if (HAL_ETH_Init(&heth) != HAL_OK) {
 8000920:	480c      	ldr	r0, [pc, #48]	@ (8000954 <MX_ETH_Init+0x84>)
 8000922:	f001 f999 	bl	8001c58 <HAL_ETH_Init>
 8000926:	4603      	mov	r3, r0
 8000928:	2b00      	cmp	r3, #0
 800092a:	d001      	beq.n	8000930 <MX_ETH_Init+0x60>
		Error_Handler();
 800092c:	f000 f99e 	bl	8000c6c <Error_Handler>
	}

	memset(&TxConfig, 0, sizeof(ETH_TxPacketConfig));
 8000930:	2238      	movs	r2, #56	@ 0x38
 8000932:	2100      	movs	r1, #0
 8000934:	480c      	ldr	r0, [pc, #48]	@ (8000968 <MX_ETH_Init+0x98>)
 8000936:	f007 fe07 	bl	8008548 <memset>
	TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM
 800093a:	4b0b      	ldr	r3, [pc, #44]	@ (8000968 <MX_ETH_Init+0x98>)
 800093c:	2221      	movs	r2, #33	@ 0x21
 800093e:	601a      	str	r2, [r3, #0]
			| ETH_TX_PACKETS_FEATURES_CRCPAD;
	TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000940:	4b09      	ldr	r3, [pc, #36]	@ (8000968 <MX_ETH_Init+0x98>)
 8000942:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8000946:	615a      	str	r2, [r3, #20]
	TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000948:	4b07      	ldr	r3, [pc, #28]	@ (8000968 <MX_ETH_Init+0x98>)
 800094a:	2200      	movs	r2, #0
 800094c:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN ETH_Init 2 */

	/* USER CODE END ETH_Init 2 */

}
 800094e:	bf00      	nop
 8000950:	bd80      	pop	{r7, pc}
 8000952:	bf00      	nop
 8000954:	200001f4 	.word	0x200001f4
 8000958:	40028000 	.word	0x40028000
 800095c:	20000958 	.word	0x20000958
 8000960:	20000154 	.word	0x20000154
 8000964:	200000b4 	.word	0x200000b4
 8000968:	2000007c 	.word	0x2000007c

0800096c <MX_I2S2_Init>:
/**
 * @brief I2S2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2S2_Init(void) {
 800096c:	b580      	push	{r7, lr}
 800096e:	af00      	add	r7, sp, #0
	/* USER CODE END I2S2_Init 0 */

	/* USER CODE BEGIN I2S2_Init 1 */

	/* USER CODE END I2S2_Init 1 */
	hi2s2.Instance = SPI2;
 8000970:	4b13      	ldr	r3, [pc, #76]	@ (80009c0 <MX_I2S2_Init+0x54>)
 8000972:	4a14      	ldr	r2, [pc, #80]	@ (80009c4 <MX_I2S2_Init+0x58>)
 8000974:	601a      	str	r2, [r3, #0]
	hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 8000976:	4b12      	ldr	r3, [pc, #72]	@ (80009c0 <MX_I2S2_Init+0x54>)
 8000978:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800097c:	605a      	str	r2, [r3, #4]
	hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 800097e:	4b10      	ldr	r3, [pc, #64]	@ (80009c0 <MX_I2S2_Init+0x54>)
 8000980:	2200      	movs	r2, #0
 8000982:	609a      	str	r2, [r3, #8]
	hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000984:	4b0e      	ldr	r3, [pc, #56]	@ (80009c0 <MX_I2S2_Init+0x54>)
 8000986:	2200      	movs	r2, #0
 8000988:	60da      	str	r2, [r3, #12]
	hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 800098a:	4b0d      	ldr	r3, [pc, #52]	@ (80009c0 <MX_I2S2_Init+0x54>)
 800098c:	2200      	movs	r2, #0
 800098e:	611a      	str	r2, [r3, #16]
	hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8000990:	4b0b      	ldr	r3, [pc, #44]	@ (80009c0 <MX_I2S2_Init+0x54>)
 8000992:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8000996:	615a      	str	r2, [r3, #20]
	hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8000998:	4b09      	ldr	r3, [pc, #36]	@ (80009c0 <MX_I2S2_Init+0x54>)
 800099a:	2200      	movs	r2, #0
 800099c:	619a      	str	r2, [r3, #24]
	hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 800099e:	4b08      	ldr	r3, [pc, #32]	@ (80009c0 <MX_I2S2_Init+0x54>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	61da      	str	r2, [r3, #28]
	hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80009a4:	4b06      	ldr	r3, [pc, #24]	@ (80009c0 <MX_I2S2_Init+0x54>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	621a      	str	r2, [r3, #32]
	if (HAL_I2S_Init(&hi2s2) != HAL_OK) {
 80009aa:	4805      	ldr	r0, [pc, #20]	@ (80009c0 <MX_I2S2_Init+0x54>)
 80009ac:	f001 feb4 	bl	8002718 <HAL_I2S_Init>
 80009b0:	4603      	mov	r3, r0
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d001      	beq.n	80009ba <MX_I2S2_Init+0x4e>
		Error_Handler();
 80009b6:	f000 f959 	bl	8000c6c <Error_Handler>
	}
	/* USER CODE BEGIN I2S2_Init 2 */

	/* USER CODE END I2S2_Init 2 */

}
 80009ba:	bf00      	nop
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	200002a4 	.word	0x200002a4
 80009c4:	40003800 	.word	0x40003800

080009c8 <MX_USART3_UART_Init>:
/**
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void) {
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 80009cc:	4b11      	ldr	r3, [pc, #68]	@ (8000a14 <MX_USART3_UART_Init+0x4c>)
 80009ce:	4a12      	ldr	r2, [pc, #72]	@ (8000a18 <MX_USART3_UART_Init+0x50>)
 80009d0:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 80009d2:	4b10      	ldr	r3, [pc, #64]	@ (8000a14 <MX_USART3_UART_Init+0x4c>)
 80009d4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80009d8:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80009da:	4b0e      	ldr	r3, [pc, #56]	@ (8000a14 <MX_USART3_UART_Init+0x4c>)
 80009dc:	2200      	movs	r2, #0
 80009de:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 80009e0:	4b0c      	ldr	r3, [pc, #48]	@ (8000a14 <MX_USART3_UART_Init+0x4c>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 80009e6:	4b0b      	ldr	r3, [pc, #44]	@ (8000a14 <MX_USART3_UART_Init+0x4c>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 80009ec:	4b09      	ldr	r3, [pc, #36]	@ (8000a14 <MX_USART3_UART_Init+0x4c>)
 80009ee:	220c      	movs	r2, #12
 80009f0:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009f2:	4b08      	ldr	r3, [pc, #32]	@ (8000a14 <MX_USART3_UART_Init+0x4c>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80009f8:	4b06      	ldr	r3, [pc, #24]	@ (8000a14 <MX_USART3_UART_Init+0x4c>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 80009fe:	4805      	ldr	r0, [pc, #20]	@ (8000a14 <MX_USART3_UART_Init+0x4c>)
 8000a00:	f003 fec2 	bl	8004788 <HAL_UART_Init>
 8000a04:	4603      	mov	r3, r0
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d001      	beq.n	8000a0e <MX_USART3_UART_Init+0x46>
		Error_Handler();
 8000a0a:	f000 f92f 	bl	8000c6c <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 8000a0e:	bf00      	nop
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	bf00      	nop
 8000a14:	2000034c 	.word	0x2000034c
 8000a18:	40004800 	.word	0x40004800

08000a1c <MX_USB_OTG_FS_PCD_Init>:
/**
 * @brief USB_OTG_FS Initialization Function
 * @param None
 * @retval None
 */
static void MX_USB_OTG_FS_PCD_Init(void) {
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	af00      	add	r7, sp, #0
	/* USER CODE END USB_OTG_FS_Init 0 */

	/* USER CODE BEGIN USB_OTG_FS_Init 1 */

	/* USER CODE END USB_OTG_FS_Init 1 */
	hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000a20:	4b14      	ldr	r3, [pc, #80]	@ (8000a74 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a22:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000a26:	601a      	str	r2, [r3, #0]
	hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8000a28:	4b12      	ldr	r3, [pc, #72]	@ (8000a74 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a2a:	2204      	movs	r2, #4
 8000a2c:	711a      	strb	r2, [r3, #4]
	hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000a2e:	4b11      	ldr	r3, [pc, #68]	@ (8000a74 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a30:	2202      	movs	r2, #2
 8000a32:	71da      	strb	r2, [r3, #7]
	hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000a34:	4b0f      	ldr	r3, [pc, #60]	@ (8000a74 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	719a      	strb	r2, [r3, #6]
	hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000a3a:	4b0e      	ldr	r3, [pc, #56]	@ (8000a74 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a3c:	2202      	movs	r2, #2
 8000a3e:	725a      	strb	r2, [r3, #9]
	hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000a40:	4b0c      	ldr	r3, [pc, #48]	@ (8000a74 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a42:	2201      	movs	r2, #1
 8000a44:	729a      	strb	r2, [r3, #10]
	hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000a46:	4b0b      	ldr	r3, [pc, #44]	@ (8000a74 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	72da      	strb	r2, [r3, #11]
	hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000a4c:	4b09      	ldr	r3, [pc, #36]	@ (8000a74 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	731a      	strb	r2, [r3, #12]
	hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000a52:	4b08      	ldr	r3, [pc, #32]	@ (8000a74 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a54:	2201      	movs	r2, #1
 8000a56:	739a      	strb	r2, [r3, #14]
	hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000a58:	4b06      	ldr	r3, [pc, #24]	@ (8000a74 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	73da      	strb	r2, [r3, #15]
	if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK) {
 8000a5e:	4805      	ldr	r0, [pc, #20]	@ (8000a74 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a60:	f002 fbfc 	bl	800325c <HAL_PCD_Init>
 8000a64:	4603      	mov	r3, r0
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d001      	beq.n	8000a6e <MX_USB_OTG_FS_PCD_Init+0x52>
		Error_Handler();
 8000a6a:	f000 f8ff 	bl	8000c6c <Error_Handler>
	}
	/* USER CODE BEGIN USB_OTG_FS_Init 2 */

	/* USER CODE END USB_OTG_FS_Init 2 */

}
 8000a6e:	bf00      	nop
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	bf00      	nop
 8000a74:	20000394 	.word	0x20000394

08000a78 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b082      	sub	sp, #8
 8000a7c:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8000a7e:	2300      	movs	r3, #0
 8000a80:	607b      	str	r3, [r7, #4]
 8000a82:	4b0c      	ldr	r3, [pc, #48]	@ (8000ab4 <MX_DMA_Init+0x3c>)
 8000a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a86:	4a0b      	ldr	r2, [pc, #44]	@ (8000ab4 <MX_DMA_Init+0x3c>)
 8000a88:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000a8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a8e:	4b09      	ldr	r3, [pc, #36]	@ (8000ab4 <MX_DMA_Init+0x3c>)
 8000a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a92:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000a96:	607b      	str	r3, [r7, #4]
 8000a98:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Stream4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	2105      	movs	r1, #5
 8000a9e:	200f      	movs	r0, #15
 8000aa0:	f000 fd40 	bl	8001524 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8000aa4:	200f      	movs	r0, #15
 8000aa6:	f000 fd59 	bl	800155c <HAL_NVIC_EnableIRQ>

}
 8000aaa:	bf00      	nop
 8000aac:	3708      	adds	r7, #8
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	40023800 	.word	0x40023800

08000ab8 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b08c      	sub	sp, #48	@ 0x30
 8000abc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000abe:	f107 031c 	add.w	r3, r7, #28
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	601a      	str	r2, [r3, #0]
 8000ac6:	605a      	str	r2, [r3, #4]
 8000ac8:	609a      	str	r2, [r3, #8]
 8000aca:	60da      	str	r2, [r3, #12]
 8000acc:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000ace:	2300      	movs	r3, #0
 8000ad0:	61bb      	str	r3, [r7, #24]
 8000ad2:	4b50      	ldr	r3, [pc, #320]	@ (8000c14 <MX_GPIO_Init+0x15c>)
 8000ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ad6:	4a4f      	ldr	r2, [pc, #316]	@ (8000c14 <MX_GPIO_Init+0x15c>)
 8000ad8:	f043 0304 	orr.w	r3, r3, #4
 8000adc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ade:	4b4d      	ldr	r3, [pc, #308]	@ (8000c14 <MX_GPIO_Init+0x15c>)
 8000ae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ae2:	f003 0304 	and.w	r3, r3, #4
 8000ae6:	61bb      	str	r3, [r7, #24]
 8000ae8:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000aea:	2300      	movs	r3, #0
 8000aec:	617b      	str	r3, [r7, #20]
 8000aee:	4b49      	ldr	r3, [pc, #292]	@ (8000c14 <MX_GPIO_Init+0x15c>)
 8000af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000af2:	4a48      	ldr	r2, [pc, #288]	@ (8000c14 <MX_GPIO_Init+0x15c>)
 8000af4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000af8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000afa:	4b46      	ldr	r3, [pc, #280]	@ (8000c14 <MX_GPIO_Init+0x15c>)
 8000afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000afe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b02:	617b      	str	r3, [r7, #20]
 8000b04:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000b06:	2300      	movs	r3, #0
 8000b08:	613b      	str	r3, [r7, #16]
 8000b0a:	4b42      	ldr	r3, [pc, #264]	@ (8000c14 <MX_GPIO_Init+0x15c>)
 8000b0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b0e:	4a41      	ldr	r2, [pc, #260]	@ (8000c14 <MX_GPIO_Init+0x15c>)
 8000b10:	f043 0301 	orr.w	r3, r3, #1
 8000b14:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b16:	4b3f      	ldr	r3, [pc, #252]	@ (8000c14 <MX_GPIO_Init+0x15c>)
 8000b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b1a:	f003 0301 	and.w	r3, r3, #1
 8000b1e:	613b      	str	r3, [r7, #16]
 8000b20:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000b22:	2300      	movs	r3, #0
 8000b24:	60fb      	str	r3, [r7, #12]
 8000b26:	4b3b      	ldr	r3, [pc, #236]	@ (8000c14 <MX_GPIO_Init+0x15c>)
 8000b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b2a:	4a3a      	ldr	r2, [pc, #232]	@ (8000c14 <MX_GPIO_Init+0x15c>)
 8000b2c:	f043 0302 	orr.w	r3, r3, #2
 8000b30:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b32:	4b38      	ldr	r3, [pc, #224]	@ (8000c14 <MX_GPIO_Init+0x15c>)
 8000b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b36:	f003 0302 	and.w	r3, r3, #2
 8000b3a:	60fb      	str	r3, [r7, #12]
 8000b3c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000b3e:	2300      	movs	r3, #0
 8000b40:	60bb      	str	r3, [r7, #8]
 8000b42:	4b34      	ldr	r3, [pc, #208]	@ (8000c14 <MX_GPIO_Init+0x15c>)
 8000b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b46:	4a33      	ldr	r2, [pc, #204]	@ (8000c14 <MX_GPIO_Init+0x15c>)
 8000b48:	f043 0308 	orr.w	r3, r3, #8
 8000b4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b4e:	4b31      	ldr	r3, [pc, #196]	@ (8000c14 <MX_GPIO_Init+0x15c>)
 8000b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b52:	f003 0308 	and.w	r3, r3, #8
 8000b56:	60bb      	str	r3, [r7, #8]
 8000b58:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	607b      	str	r3, [r7, #4]
 8000b5e:	4b2d      	ldr	r3, [pc, #180]	@ (8000c14 <MX_GPIO_Init+0x15c>)
 8000b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b62:	4a2c      	ldr	r2, [pc, #176]	@ (8000c14 <MX_GPIO_Init+0x15c>)
 8000b64:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000b68:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b6a:	4b2a      	ldr	r3, [pc, #168]	@ (8000c14 <MX_GPIO_Init+0x15c>)
 8000b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000b72:	607b      	str	r3, [r7, #4]
 8000b74:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, LD1_Pin | LD3_Pin | LD2_Pin, GPIO_PIN_RESET);
 8000b76:	2200      	movs	r2, #0
 8000b78:	f244 0181 	movw	r1, #16513	@ 0x4081
 8000b7c:	4826      	ldr	r0, [pc, #152]	@ (8000c18 <MX_GPIO_Init+0x160>)
 8000b7e:	f001 fd7f 	bl	8002680 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin,
 8000b82:	2200      	movs	r2, #0
 8000b84:	2140      	movs	r1, #64	@ 0x40
 8000b86:	4825      	ldr	r0, [pc, #148]	@ (8000c1c <MX_GPIO_Init+0x164>)
 8000b88:	f001 fd7a 	bl	8002680 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin : USER_Btn_Pin */
	GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000b8c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b90:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b92:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000b96:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000b9c:	f107 031c 	add.w	r3, r7, #28
 8000ba0:	4619      	mov	r1, r3
 8000ba2:	481f      	ldr	r0, [pc, #124]	@ (8000c20 <MX_GPIO_Init+0x168>)
 8000ba4:	f001 fba8 	bl	80022f8 <HAL_GPIO_Init>

	/*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
	GPIO_InitStruct.Pin = LD1_Pin | LD3_Pin | LD2_Pin;
 8000ba8:	f244 0381 	movw	r3, #16513	@ 0x4081
 8000bac:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bae:	2301      	movs	r3, #1
 8000bb0:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	62bb      	str	r3, [r7, #40]	@ 0x28
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bba:	f107 031c 	add.w	r3, r7, #28
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	4815      	ldr	r0, [pc, #84]	@ (8000c18 <MX_GPIO_Init+0x160>)
 8000bc2:	f001 fb99 	bl	80022f8 <HAL_GPIO_Init>

	/*Configure GPIO pin : USB_PowerSwitchOn_Pin */
	GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000bc6:	2340      	movs	r3, #64	@ 0x40
 8000bc8:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bca:	2301      	movs	r3, #1
 8000bcc:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	62bb      	str	r3, [r7, #40]	@ 0x28
	HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000bd6:	f107 031c 	add.w	r3, r7, #28
 8000bda:	4619      	mov	r1, r3
 8000bdc:	480f      	ldr	r0, [pc, #60]	@ (8000c1c <MX_GPIO_Init+0x164>)
 8000bde:	f001 fb8b 	bl	80022f8 <HAL_GPIO_Init>

	/*Configure GPIO pin : USB_OverCurrent_Pin */
	GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000be2:	2380      	movs	r3, #128	@ 0x80
 8000be4:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000be6:	2300      	movs	r3, #0
 8000be8:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bea:	2300      	movs	r3, #0
 8000bec:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000bee:	f107 031c 	add.w	r3, r7, #28
 8000bf2:	4619      	mov	r1, r3
 8000bf4:	4809      	ldr	r0, [pc, #36]	@ (8000c1c <MX_GPIO_Init+0x164>)
 8000bf6:	f001 fb7f 	bl	80022f8 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	2105      	movs	r1, #5
 8000bfe:	2028      	movs	r0, #40	@ 0x28
 8000c00:	f000 fc90 	bl	8001524 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000c04:	2028      	movs	r0, #40	@ 0x28
 8000c06:	f000 fca9 	bl	800155c <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8000c0a:	bf00      	nop
 8000c0c:	3730      	adds	r7, #48	@ 0x30
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	40023800 	.word	0x40023800
 8000c18:	40020400 	.word	0x40020400
 8000c1c:	40021800 	.word	0x40021800
 8000c20:	40020800 	.word	0x40020800

08000c24 <StartDefaultTask>:
 * @brief  Function implementing the defaultTask thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument) {
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b084      	sub	sp, #16
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN 5 */
	TickType_t xLastWakeTime = xTaskGetTickCount();
 8000c2c:	f005 ff36 	bl	8006a9c <xTaskGetTickCount>
 8000c30:	4603      	mov	r3, r0
 8000c32:	60bb      	str	r3, [r7, #8]
	const TickType_t xFrequency = pdMS_TO_TICKS(1000); // 100ms 주기
 8000c34:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c38:	60fb      	str	r3, [r7, #12]
	/* Infinite loop */
	for (;;) {
		vTaskDelayUntil(&xLastWakeTime, xFrequency); // 정확한 100ms 주기 실행
 8000c3a:	f107 0308 	add.w	r3, r7, #8
 8000c3e:	68f9      	ldr	r1, [r7, #12]
 8000c40:	4618      	mov	r0, r3
 8000c42:	f005 fd8f 	bl	8006764 <vTaskDelayUntil>
 8000c46:	e7f8      	b.n	8000c3a <StartDefaultTask+0x16>

08000c48 <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b082      	sub	sp, #8
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM6) {
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	4a04      	ldr	r2, [pc, #16]	@ (8000c68 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000c56:	4293      	cmp	r3, r2
 8000c58:	d101      	bne.n	8000c5e <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8000c5a:	f000 fb67 	bl	800132c <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8000c5e:	bf00      	nop
 8000c60:	3708      	adds	r7, #8
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	bf00      	nop
 8000c68:	40001000 	.word	0x40001000

08000c6c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000c6c:	b480      	push	{r7}
 8000c6e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c70:	b672      	cpsid	i
}
 8000c72:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000c74:	bf00      	nop
 8000c76:	e7fd      	b.n	8000c74 <Error_Handler+0x8>

08000c78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b082      	sub	sp, #8
 8000c7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c7e:	2300      	movs	r3, #0
 8000c80:	607b      	str	r3, [r7, #4]
 8000c82:	4b12      	ldr	r3, [pc, #72]	@ (8000ccc <HAL_MspInit+0x54>)
 8000c84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c86:	4a11      	ldr	r2, [pc, #68]	@ (8000ccc <HAL_MspInit+0x54>)
 8000c88:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c8c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c8e:	4b0f      	ldr	r3, [pc, #60]	@ (8000ccc <HAL_MspInit+0x54>)
 8000c90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c96:	607b      	str	r3, [r7, #4]
 8000c98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	603b      	str	r3, [r7, #0]
 8000c9e:	4b0b      	ldr	r3, [pc, #44]	@ (8000ccc <HAL_MspInit+0x54>)
 8000ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ca2:	4a0a      	ldr	r2, [pc, #40]	@ (8000ccc <HAL_MspInit+0x54>)
 8000ca4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ca8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000caa:	4b08      	ldr	r3, [pc, #32]	@ (8000ccc <HAL_MspInit+0x54>)
 8000cac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000cb2:	603b      	str	r3, [r7, #0]
 8000cb4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	210f      	movs	r1, #15
 8000cba:	f06f 0001 	mvn.w	r0, #1
 8000cbe:	f000 fc31 	bl	8001524 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cc2:	bf00      	nop
 8000cc4:	3708      	adds	r7, #8
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	40023800 	.word	0x40023800

08000cd0 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b08e      	sub	sp, #56	@ 0x38
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cd8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cdc:	2200      	movs	r2, #0
 8000cde:	601a      	str	r2, [r3, #0]
 8000ce0:	605a      	str	r2, [r3, #4]
 8000ce2:	609a      	str	r2, [r3, #8]
 8000ce4:	60da      	str	r2, [r3, #12]
 8000ce6:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	4a55      	ldr	r2, [pc, #340]	@ (8000e44 <HAL_ETH_MspInit+0x174>)
 8000cee:	4293      	cmp	r3, r2
 8000cf0:	f040 80a4 	bne.w	8000e3c <HAL_ETH_MspInit+0x16c>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	623b      	str	r3, [r7, #32]
 8000cf8:	4b53      	ldr	r3, [pc, #332]	@ (8000e48 <HAL_ETH_MspInit+0x178>)
 8000cfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cfc:	4a52      	ldr	r2, [pc, #328]	@ (8000e48 <HAL_ETH_MspInit+0x178>)
 8000cfe:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000d02:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d04:	4b50      	ldr	r3, [pc, #320]	@ (8000e48 <HAL_ETH_MspInit+0x178>)
 8000d06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000d0c:	623b      	str	r3, [r7, #32]
 8000d0e:	6a3b      	ldr	r3, [r7, #32]
 8000d10:	2300      	movs	r3, #0
 8000d12:	61fb      	str	r3, [r7, #28]
 8000d14:	4b4c      	ldr	r3, [pc, #304]	@ (8000e48 <HAL_ETH_MspInit+0x178>)
 8000d16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d18:	4a4b      	ldr	r2, [pc, #300]	@ (8000e48 <HAL_ETH_MspInit+0x178>)
 8000d1a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000d1e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d20:	4b49      	ldr	r3, [pc, #292]	@ (8000e48 <HAL_ETH_MspInit+0x178>)
 8000d22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d24:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000d28:	61fb      	str	r3, [r7, #28]
 8000d2a:	69fb      	ldr	r3, [r7, #28]
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	61bb      	str	r3, [r7, #24]
 8000d30:	4b45      	ldr	r3, [pc, #276]	@ (8000e48 <HAL_ETH_MspInit+0x178>)
 8000d32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d34:	4a44      	ldr	r2, [pc, #272]	@ (8000e48 <HAL_ETH_MspInit+0x178>)
 8000d36:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000d3a:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d3c:	4b42      	ldr	r3, [pc, #264]	@ (8000e48 <HAL_ETH_MspInit+0x178>)
 8000d3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d40:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000d44:	61bb      	str	r3, [r7, #24]
 8000d46:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d48:	2300      	movs	r3, #0
 8000d4a:	617b      	str	r3, [r7, #20]
 8000d4c:	4b3e      	ldr	r3, [pc, #248]	@ (8000e48 <HAL_ETH_MspInit+0x178>)
 8000d4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d50:	4a3d      	ldr	r2, [pc, #244]	@ (8000e48 <HAL_ETH_MspInit+0x178>)
 8000d52:	f043 0304 	orr.w	r3, r3, #4
 8000d56:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d58:	4b3b      	ldr	r3, [pc, #236]	@ (8000e48 <HAL_ETH_MspInit+0x178>)
 8000d5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d5c:	f003 0304 	and.w	r3, r3, #4
 8000d60:	617b      	str	r3, [r7, #20]
 8000d62:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d64:	2300      	movs	r3, #0
 8000d66:	613b      	str	r3, [r7, #16]
 8000d68:	4b37      	ldr	r3, [pc, #220]	@ (8000e48 <HAL_ETH_MspInit+0x178>)
 8000d6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d6c:	4a36      	ldr	r2, [pc, #216]	@ (8000e48 <HAL_ETH_MspInit+0x178>)
 8000d6e:	f043 0301 	orr.w	r3, r3, #1
 8000d72:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d74:	4b34      	ldr	r3, [pc, #208]	@ (8000e48 <HAL_ETH_MspInit+0x178>)
 8000d76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d78:	f003 0301 	and.w	r3, r3, #1
 8000d7c:	613b      	str	r3, [r7, #16]
 8000d7e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d80:	2300      	movs	r3, #0
 8000d82:	60fb      	str	r3, [r7, #12]
 8000d84:	4b30      	ldr	r3, [pc, #192]	@ (8000e48 <HAL_ETH_MspInit+0x178>)
 8000d86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d88:	4a2f      	ldr	r2, [pc, #188]	@ (8000e48 <HAL_ETH_MspInit+0x178>)
 8000d8a:	f043 0302 	orr.w	r3, r3, #2
 8000d8e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d90:	4b2d      	ldr	r3, [pc, #180]	@ (8000e48 <HAL_ETH_MspInit+0x178>)
 8000d92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d94:	f003 0302 	and.w	r3, r3, #2
 8000d98:	60fb      	str	r3, [r7, #12]
 8000d9a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	60bb      	str	r3, [r7, #8]
 8000da0:	4b29      	ldr	r3, [pc, #164]	@ (8000e48 <HAL_ETH_MspInit+0x178>)
 8000da2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000da4:	4a28      	ldr	r2, [pc, #160]	@ (8000e48 <HAL_ETH_MspInit+0x178>)
 8000da6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000daa:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dac:	4b26      	ldr	r3, [pc, #152]	@ (8000e48 <HAL_ETH_MspInit+0x178>)
 8000dae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000db0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000db4:	60bb      	str	r3, [r7, #8]
 8000db6:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000db8:	2332      	movs	r3, #50	@ 0x32
 8000dba:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dbc:	2302      	movs	r3, #2
 8000dbe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dc4:	2303      	movs	r3, #3
 8000dc6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000dc8:	230b      	movs	r3, #11
 8000dca:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dcc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dd0:	4619      	mov	r1, r3
 8000dd2:	481e      	ldr	r0, [pc, #120]	@ (8000e4c <HAL_ETH_MspInit+0x17c>)
 8000dd4:	f001 fa90 	bl	80022f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000dd8:	2386      	movs	r3, #134	@ 0x86
 8000dda:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ddc:	2302      	movs	r3, #2
 8000dde:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de0:	2300      	movs	r3, #0
 8000de2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000de4:	2303      	movs	r3, #3
 8000de6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000de8:	230b      	movs	r3, #11
 8000dea:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000df0:	4619      	mov	r1, r3
 8000df2:	4817      	ldr	r0, [pc, #92]	@ (8000e50 <HAL_ETH_MspInit+0x180>)
 8000df4:	f001 fa80 	bl	80022f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000df8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000dfc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dfe:	2302      	movs	r3, #2
 8000e00:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e02:	2300      	movs	r3, #0
 8000e04:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e06:	2303      	movs	r3, #3
 8000e08:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e0a:	230b      	movs	r3, #11
 8000e0c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000e0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e12:	4619      	mov	r1, r3
 8000e14:	480f      	ldr	r0, [pc, #60]	@ (8000e54 <HAL_ETH_MspInit+0x184>)
 8000e16:	f001 fa6f 	bl	80022f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000e1a:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000e1e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e20:	2302      	movs	r3, #2
 8000e22:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e24:	2300      	movs	r3, #0
 8000e26:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e28:	2303      	movs	r3, #3
 8000e2a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e2c:	230b      	movs	r3, #11
 8000e2e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000e30:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e34:	4619      	mov	r1, r3
 8000e36:	4808      	ldr	r0, [pc, #32]	@ (8000e58 <HAL_ETH_MspInit+0x188>)
 8000e38:	f001 fa5e 	bl	80022f8 <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 8000e3c:	bf00      	nop
 8000e3e:	3738      	adds	r7, #56	@ 0x38
 8000e40:	46bd      	mov	sp, r7
 8000e42:	bd80      	pop	{r7, pc}
 8000e44:	40028000 	.word	0x40028000
 8000e48:	40023800 	.word	0x40023800
 8000e4c:	40020800 	.word	0x40020800
 8000e50:	40020000 	.word	0x40020000
 8000e54:	40020400 	.word	0x40020400
 8000e58:	40021800 	.word	0x40021800

08000e5c <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b096      	sub	sp, #88	@ 0x58
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e64:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000e68:	2200      	movs	r2, #0
 8000e6a:	601a      	str	r2, [r3, #0]
 8000e6c:	605a      	str	r2, [r3, #4]
 8000e6e:	609a      	str	r2, [r3, #8]
 8000e70:	60da      	str	r2, [r3, #12]
 8000e72:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e74:	f107 0314 	add.w	r3, r7, #20
 8000e78:	2230      	movs	r2, #48	@ 0x30
 8000e7a:	2100      	movs	r1, #0
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f007 fb63 	bl	8008548 <memset>
  if(hi2s->Instance==SPI2)
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	4a49      	ldr	r2, [pc, #292]	@ (8000fac <HAL_I2S_MspInit+0x150>)
 8000e88:	4293      	cmp	r3, r2
 8000e8a:	f040 808b 	bne.w	8000fa4 <HAL_I2S_MspInit+0x148>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000e8e:	2301      	movs	r3, #1
 8000e90:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000e92:	23c0      	movs	r3, #192	@ 0xc0
 8000e94:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000e96:	2302      	movs	r3, #2
 8000e98:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e9a:	f107 0314 	add.w	r3, r7, #20
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f002 ffb6 	bl	8003e10 <HAL_RCCEx_PeriphCLKConfig>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d001      	beq.n	8000eae <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 8000eaa:	f7ff fedf 	bl	8000c6c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000eae:	2300      	movs	r3, #0
 8000eb0:	613b      	str	r3, [r7, #16]
 8000eb2:	4b3f      	ldr	r3, [pc, #252]	@ (8000fb0 <HAL_I2S_MspInit+0x154>)
 8000eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eb6:	4a3e      	ldr	r2, [pc, #248]	@ (8000fb0 <HAL_I2S_MspInit+0x154>)
 8000eb8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ebc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ebe:	4b3c      	ldr	r3, [pc, #240]	@ (8000fb0 <HAL_I2S_MspInit+0x154>)
 8000ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ec2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ec6:	613b      	str	r3, [r7, #16]
 8000ec8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000eca:	2300      	movs	r3, #0
 8000ecc:	60fb      	str	r3, [r7, #12]
 8000ece:	4b38      	ldr	r3, [pc, #224]	@ (8000fb0 <HAL_I2S_MspInit+0x154>)
 8000ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ed2:	4a37      	ldr	r2, [pc, #220]	@ (8000fb0 <HAL_I2S_MspInit+0x154>)
 8000ed4:	f043 0304 	orr.w	r3, r3, #4
 8000ed8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eda:	4b35      	ldr	r3, [pc, #212]	@ (8000fb0 <HAL_I2S_MspInit+0x154>)
 8000edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ede:	f003 0304 	and.w	r3, r3, #4
 8000ee2:	60fb      	str	r3, [r7, #12]
 8000ee4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	60bb      	str	r3, [r7, #8]
 8000eea:	4b31      	ldr	r3, [pc, #196]	@ (8000fb0 <HAL_I2S_MspInit+0x154>)
 8000eec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eee:	4a30      	ldr	r2, [pc, #192]	@ (8000fb0 <HAL_I2S_MspInit+0x154>)
 8000ef0:	f043 0302 	orr.w	r3, r3, #2
 8000ef4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ef6:	4b2e      	ldr	r3, [pc, #184]	@ (8000fb0 <HAL_I2S_MspInit+0x154>)
 8000ef8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000efa:	f003 0302 	and.w	r3, r3, #2
 8000efe:	60bb      	str	r3, [r7, #8]
 8000f00:	68bb      	ldr	r3, [r7, #8]
    /**I2S2 GPIO Configuration
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000f02:	2308      	movs	r3, #8
 8000f04:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f06:	2302      	movs	r3, #2
 8000f08:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000f12:	2305      	movs	r3, #5
 8000f14:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f16:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000f1a:	4619      	mov	r1, r3
 8000f1c:	4825      	ldr	r0, [pc, #148]	@ (8000fb4 <HAL_I2S_MspInit+0x158>)
 8000f1e:	f001 f9eb 	bl	80022f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8000f22:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000f26:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f28:	2302      	movs	r3, #2
 8000f2a:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f30:	2300      	movs	r3, #0
 8000f32:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000f34:	2305      	movs	r3, #5
 8000f36:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f38:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	481e      	ldr	r0, [pc, #120]	@ (8000fb8 <HAL_I2S_MspInit+0x15c>)
 8000f40:	f001 f9da 	bl	80022f8 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8000f44:	4b1d      	ldr	r3, [pc, #116]	@ (8000fbc <HAL_I2S_MspInit+0x160>)
 8000f46:	4a1e      	ldr	r2, [pc, #120]	@ (8000fc0 <HAL_I2S_MspInit+0x164>)
 8000f48:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8000f4a:	4b1c      	ldr	r3, [pc, #112]	@ (8000fbc <HAL_I2S_MspInit+0x160>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000f50:	4b1a      	ldr	r3, [pc, #104]	@ (8000fbc <HAL_I2S_MspInit+0x160>)
 8000f52:	2240      	movs	r2, #64	@ 0x40
 8000f54:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f56:	4b19      	ldr	r3, [pc, #100]	@ (8000fbc <HAL_I2S_MspInit+0x160>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000f5c:	4b17      	ldr	r3, [pc, #92]	@ (8000fbc <HAL_I2S_MspInit+0x160>)
 8000f5e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f62:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000f64:	4b15      	ldr	r3, [pc, #84]	@ (8000fbc <HAL_I2S_MspInit+0x160>)
 8000f66:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000f6a:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000f6c:	4b13      	ldr	r3, [pc, #76]	@ (8000fbc <HAL_I2S_MspInit+0x160>)
 8000f6e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000f72:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_CIRCULAR;
 8000f74:	4b11      	ldr	r3, [pc, #68]	@ (8000fbc <HAL_I2S_MspInit+0x160>)
 8000f76:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000f7a:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000f7c:	4b0f      	ldr	r3, [pc, #60]	@ (8000fbc <HAL_I2S_MspInit+0x160>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000f82:	4b0e      	ldr	r3, [pc, #56]	@ (8000fbc <HAL_I2S_MspInit+0x160>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8000f88:	480c      	ldr	r0, [pc, #48]	@ (8000fbc <HAL_I2S_MspInit+0x160>)
 8000f8a:	f000 faf5 	bl	8001578 <HAL_DMA_Init>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d001      	beq.n	8000f98 <HAL_I2S_MspInit+0x13c>
    {
      Error_Handler();
 8000f94:	f7ff fe6a 	bl	8000c6c <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi2_tx);
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	4a08      	ldr	r2, [pc, #32]	@ (8000fbc <HAL_I2S_MspInit+0x160>)
 8000f9c:	639a      	str	r2, [r3, #56]	@ 0x38
 8000f9e:	4a07      	ldr	r2, [pc, #28]	@ (8000fbc <HAL_I2S_MspInit+0x160>)
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8000fa4:	bf00      	nop
 8000fa6:	3758      	adds	r7, #88	@ 0x58
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}
 8000fac:	40003800 	.word	0x40003800
 8000fb0:	40023800 	.word	0x40023800
 8000fb4:	40020800 	.word	0x40020800
 8000fb8:	40020400 	.word	0x40020400
 8000fbc:	200002ec 	.word	0x200002ec
 8000fc0:	40026070 	.word	0x40026070

08000fc4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b08a      	sub	sp, #40	@ 0x28
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fcc:	f107 0314 	add.w	r3, r7, #20
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	601a      	str	r2, [r3, #0]
 8000fd4:	605a      	str	r2, [r3, #4]
 8000fd6:	609a      	str	r2, [r3, #8]
 8000fd8:	60da      	str	r2, [r3, #12]
 8000fda:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	4a19      	ldr	r2, [pc, #100]	@ (8001048 <HAL_UART_MspInit+0x84>)
 8000fe2:	4293      	cmp	r3, r2
 8000fe4:	d12c      	bne.n	8001040 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	613b      	str	r3, [r7, #16]
 8000fea:	4b18      	ldr	r3, [pc, #96]	@ (800104c <HAL_UART_MspInit+0x88>)
 8000fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fee:	4a17      	ldr	r2, [pc, #92]	@ (800104c <HAL_UART_MspInit+0x88>)
 8000ff0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000ff4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ff6:	4b15      	ldr	r3, [pc, #84]	@ (800104c <HAL_UART_MspInit+0x88>)
 8000ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ffa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000ffe:	613b      	str	r3, [r7, #16]
 8001000:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001002:	2300      	movs	r3, #0
 8001004:	60fb      	str	r3, [r7, #12]
 8001006:	4b11      	ldr	r3, [pc, #68]	@ (800104c <HAL_UART_MspInit+0x88>)
 8001008:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800100a:	4a10      	ldr	r2, [pc, #64]	@ (800104c <HAL_UART_MspInit+0x88>)
 800100c:	f043 0308 	orr.w	r3, r3, #8
 8001010:	6313      	str	r3, [r2, #48]	@ 0x30
 8001012:	4b0e      	ldr	r3, [pc, #56]	@ (800104c <HAL_UART_MspInit+0x88>)
 8001014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001016:	f003 0308 	and.w	r3, r3, #8
 800101a:	60fb      	str	r3, [r7, #12]
 800101c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800101e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001022:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001024:	2302      	movs	r3, #2
 8001026:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001028:	2300      	movs	r3, #0
 800102a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800102c:	2303      	movs	r3, #3
 800102e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001030:	2307      	movs	r3, #7
 8001032:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001034:	f107 0314 	add.w	r3, r7, #20
 8001038:	4619      	mov	r1, r3
 800103a:	4805      	ldr	r0, [pc, #20]	@ (8001050 <HAL_UART_MspInit+0x8c>)
 800103c:	f001 f95c 	bl	80022f8 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8001040:	bf00      	nop
 8001042:	3728      	adds	r7, #40	@ 0x28
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}
 8001048:	40004800 	.word	0x40004800
 800104c:	40023800 	.word	0x40023800
 8001050:	40020c00 	.word	0x40020c00

08001054 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b08a      	sub	sp, #40	@ 0x28
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800105c:	f107 0314 	add.w	r3, r7, #20
 8001060:	2200      	movs	r2, #0
 8001062:	601a      	str	r2, [r3, #0]
 8001064:	605a      	str	r2, [r3, #4]
 8001066:	609a      	str	r2, [r3, #8]
 8001068:	60da      	str	r2, [r3, #12]
 800106a:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001074:	d13f      	bne.n	80010f6 <HAL_PCD_MspInit+0xa2>
  {
    /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

    /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001076:	2300      	movs	r3, #0
 8001078:	613b      	str	r3, [r7, #16]
 800107a:	4b21      	ldr	r3, [pc, #132]	@ (8001100 <HAL_PCD_MspInit+0xac>)
 800107c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800107e:	4a20      	ldr	r2, [pc, #128]	@ (8001100 <HAL_PCD_MspInit+0xac>)
 8001080:	f043 0301 	orr.w	r3, r3, #1
 8001084:	6313      	str	r3, [r2, #48]	@ 0x30
 8001086:	4b1e      	ldr	r3, [pc, #120]	@ (8001100 <HAL_PCD_MspInit+0xac>)
 8001088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800108a:	f003 0301 	and.w	r3, r3, #1
 800108e:	613b      	str	r3, [r7, #16]
 8001090:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001092:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001096:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001098:	2302      	movs	r3, #2
 800109a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800109c:	2300      	movs	r3, #0
 800109e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010a0:	2303      	movs	r3, #3
 80010a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80010a4:	230a      	movs	r3, #10
 80010a6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010a8:	f107 0314 	add.w	r3, r7, #20
 80010ac:	4619      	mov	r1, r3
 80010ae:	4815      	ldr	r0, [pc, #84]	@ (8001104 <HAL_PCD_MspInit+0xb0>)
 80010b0:	f001 f922 	bl	80022f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80010b4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80010b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010ba:	2300      	movs	r3, #0
 80010bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010be:	2300      	movs	r3, #0
 80010c0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80010c2:	f107 0314 	add.w	r3, r7, #20
 80010c6:	4619      	mov	r1, r3
 80010c8:	480e      	ldr	r0, [pc, #56]	@ (8001104 <HAL_PCD_MspInit+0xb0>)
 80010ca:	f001 f915 	bl	80022f8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80010ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001100 <HAL_PCD_MspInit+0xac>)
 80010d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80010d2:	4a0b      	ldr	r2, [pc, #44]	@ (8001100 <HAL_PCD_MspInit+0xac>)
 80010d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80010d8:	6353      	str	r3, [r2, #52]	@ 0x34
 80010da:	2300      	movs	r3, #0
 80010dc:	60fb      	str	r3, [r7, #12]
 80010de:	4b08      	ldr	r3, [pc, #32]	@ (8001100 <HAL_PCD_MspInit+0xac>)
 80010e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010e2:	4a07      	ldr	r2, [pc, #28]	@ (8001100 <HAL_PCD_MspInit+0xac>)
 80010e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80010ea:	4b05      	ldr	r3, [pc, #20]	@ (8001100 <HAL_PCD_MspInit+0xac>)
 80010ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010f2:	60fb      	str	r3, [r7, #12]
 80010f4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 80010f6:	bf00      	nop
 80010f8:	3728      	adds	r7, #40	@ 0x28
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	40023800 	.word	0x40023800
 8001104:	40020000 	.word	0x40020000

08001108 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b08e      	sub	sp, #56	@ 0x38
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001110:	2300      	movs	r3, #0
 8001112:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001114:	2300      	movs	r3, #0
 8001116:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001118:	2300      	movs	r3, #0
 800111a:	60fb      	str	r3, [r7, #12]
 800111c:	4b33      	ldr	r3, [pc, #204]	@ (80011ec <HAL_InitTick+0xe4>)
 800111e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001120:	4a32      	ldr	r2, [pc, #200]	@ (80011ec <HAL_InitTick+0xe4>)
 8001122:	f043 0310 	orr.w	r3, r3, #16
 8001126:	6413      	str	r3, [r2, #64]	@ 0x40
 8001128:	4b30      	ldr	r3, [pc, #192]	@ (80011ec <HAL_InitTick+0xe4>)
 800112a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800112c:	f003 0310 	and.w	r3, r3, #16
 8001130:	60fb      	str	r3, [r7, #12]
 8001132:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001134:	f107 0210 	add.w	r2, r7, #16
 8001138:	f107 0314 	add.w	r3, r7, #20
 800113c:	4611      	mov	r1, r2
 800113e:	4618      	mov	r0, r3
 8001140:	f002 fe34 	bl	8003dac <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001144:	6a3b      	ldr	r3, [r7, #32]
 8001146:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001148:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800114a:	2b00      	cmp	r3, #0
 800114c:	d103      	bne.n	8001156 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800114e:	f002 fe05 	bl	8003d5c <HAL_RCC_GetPCLK1Freq>
 8001152:	6378      	str	r0, [r7, #52]	@ 0x34
 8001154:	e004      	b.n	8001160 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001156:	f002 fe01 	bl	8003d5c <HAL_RCC_GetPCLK1Freq>
 800115a:	4603      	mov	r3, r0
 800115c:	005b      	lsls	r3, r3, #1
 800115e:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001160:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001162:	4a23      	ldr	r2, [pc, #140]	@ (80011f0 <HAL_InitTick+0xe8>)
 8001164:	fba2 2303 	umull	r2, r3, r2, r3
 8001168:	0c9b      	lsrs	r3, r3, #18
 800116a:	3b01      	subs	r3, #1
 800116c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800116e:	4b21      	ldr	r3, [pc, #132]	@ (80011f4 <HAL_InitTick+0xec>)
 8001170:	4a21      	ldr	r2, [pc, #132]	@ (80011f8 <HAL_InitTick+0xf0>)
 8001172:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001174:	4b1f      	ldr	r3, [pc, #124]	@ (80011f4 <HAL_InitTick+0xec>)
 8001176:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800117a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800117c:	4a1d      	ldr	r2, [pc, #116]	@ (80011f4 <HAL_InitTick+0xec>)
 800117e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001180:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001182:	4b1c      	ldr	r3, [pc, #112]	@ (80011f4 <HAL_InitTick+0xec>)
 8001184:	2200      	movs	r2, #0
 8001186:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001188:	4b1a      	ldr	r3, [pc, #104]	@ (80011f4 <HAL_InitTick+0xec>)
 800118a:	2200      	movs	r2, #0
 800118c:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800118e:	4b19      	ldr	r3, [pc, #100]	@ (80011f4 <HAL_InitTick+0xec>)
 8001190:	2200      	movs	r2, #0
 8001192:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001194:	4817      	ldr	r0, [pc, #92]	@ (80011f4 <HAL_InitTick+0xec>)
 8001196:	f003 f85b 	bl	8004250 <HAL_TIM_Base_Init>
 800119a:	4603      	mov	r3, r0
 800119c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80011a0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d11b      	bne.n	80011e0 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80011a8:	4812      	ldr	r0, [pc, #72]	@ (80011f4 <HAL_InitTick+0xec>)
 80011aa:	f003 f8ab 	bl	8004304 <HAL_TIM_Base_Start_IT>
 80011ae:	4603      	mov	r3, r0
 80011b0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80011b4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d111      	bne.n	80011e0 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80011bc:	2036      	movs	r0, #54	@ 0x36
 80011be:	f000 f9cd 	bl	800155c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	2b0f      	cmp	r3, #15
 80011c6:	d808      	bhi.n	80011da <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80011c8:	2200      	movs	r2, #0
 80011ca:	6879      	ldr	r1, [r7, #4]
 80011cc:	2036      	movs	r0, #54	@ 0x36
 80011ce:	f000 f9a9 	bl	8001524 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80011d2:	4a0a      	ldr	r2, [pc, #40]	@ (80011fc <HAL_InitTick+0xf4>)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	6013      	str	r3, [r2, #0]
 80011d8:	e002      	b.n	80011e0 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80011da:	2301      	movs	r3, #1
 80011dc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80011e0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80011e4:	4618      	mov	r0, r3
 80011e6:	3738      	adds	r7, #56	@ 0x38
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	40023800 	.word	0x40023800
 80011f0:	431bde83 	.word	0x431bde83
 80011f4:	20000960 	.word	0x20000960
 80011f8:	40001000 	.word	0x40001000
 80011fc:	20000004 	.word	0x20000004

08001200 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001200:	b480      	push	{r7}
 8001202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001204:	bf00      	nop
 8001206:	e7fd      	b.n	8001204 <NMI_Handler+0x4>

08001208 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800120c:	bf00      	nop
 800120e:	e7fd      	b.n	800120c <HardFault_Handler+0x4>

08001210 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001214:	bf00      	nop
 8001216:	e7fd      	b.n	8001214 <MemManage_Handler+0x4>

08001218 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001218:	b480      	push	{r7}
 800121a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800121c:	bf00      	nop
 800121e:	e7fd      	b.n	800121c <BusFault_Handler+0x4>

08001220 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001220:	b480      	push	{r7}
 8001222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001224:	bf00      	nop
 8001226:	e7fd      	b.n	8001224 <UsageFault_Handler+0x4>

08001228 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001228:	b480      	push	{r7}
 800122a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800122c:	bf00      	nop
 800122e:	46bd      	mov	sp, r7
 8001230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001234:	4770      	bx	lr
	...

08001238 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 800123c:	4802      	ldr	r0, [pc, #8]	@ (8001248 <DMA1_Stream4_IRQHandler+0x10>)
 800123e:	f000 faa1 	bl	8001784 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8001242:	bf00      	nop
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	200002ec 	.word	0x200002ec

0800124c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8001250:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001254:	f001 fa48 	bl	80026e8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001258:	bf00      	nop
 800125a:	bd80      	pop	{r7, pc}

0800125c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001260:	4802      	ldr	r0, [pc, #8]	@ (800126c <TIM6_DAC_IRQHandler+0x10>)
 8001262:	f003 f8bf 	bl	80043e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001266:	bf00      	nop
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	20000960 	.word	0x20000960

08001270 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001270:	b480      	push	{r7}
 8001272:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001274:	4b06      	ldr	r3, [pc, #24]	@ (8001290 <SystemInit+0x20>)
 8001276:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800127a:	4a05      	ldr	r2, [pc, #20]	@ (8001290 <SystemInit+0x20>)
 800127c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001280:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001284:	bf00      	nop
 8001286:	46bd      	mov	sp, r7
 8001288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128c:	4770      	bx	lr
 800128e:	bf00      	nop
 8001290:	e000ed00 	.word	0xe000ed00

08001294 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001294:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80012cc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001298:	f7ff ffea 	bl	8001270 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800129c:	480c      	ldr	r0, [pc, #48]	@ (80012d0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800129e:	490d      	ldr	r1, [pc, #52]	@ (80012d4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80012a0:	4a0d      	ldr	r2, [pc, #52]	@ (80012d8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80012a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012a4:	e002      	b.n	80012ac <LoopCopyDataInit>

080012a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012aa:	3304      	adds	r3, #4

080012ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012b0:	d3f9      	bcc.n	80012a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012b2:	4a0a      	ldr	r2, [pc, #40]	@ (80012dc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80012b4:	4c0a      	ldr	r4, [pc, #40]	@ (80012e0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80012b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012b8:	e001      	b.n	80012be <LoopFillZerobss>

080012ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012bc:	3204      	adds	r2, #4

080012be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012c0:	d3fb      	bcc.n	80012ba <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80012c2:	f007 f9a7 	bl	8008614 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80012c6:	f7ff fa1d 	bl	8000704 <main>
  bx  lr    
 80012ca:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80012cc:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80012d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012d4:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80012d8:	08009618 	.word	0x08009618
  ldr r2, =_sbss
 80012dc:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 80012e0:	200098d4 	.word	0x200098d4

080012e4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012e4:	e7fe      	b.n	80012e4 <ADC_IRQHandler>
	...

080012e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80012ec:	4b0e      	ldr	r3, [pc, #56]	@ (8001328 <HAL_Init+0x40>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4a0d      	ldr	r2, [pc, #52]	@ (8001328 <HAL_Init+0x40>)
 80012f2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80012f6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80012f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001328 <HAL_Init+0x40>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4a0a      	ldr	r2, [pc, #40]	@ (8001328 <HAL_Init+0x40>)
 80012fe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001302:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001304:	4b08      	ldr	r3, [pc, #32]	@ (8001328 <HAL_Init+0x40>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	4a07      	ldr	r2, [pc, #28]	@ (8001328 <HAL_Init+0x40>)
 800130a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800130e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001310:	2003      	movs	r0, #3
 8001312:	f000 f8fc 	bl	800150e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001316:	200f      	movs	r0, #15
 8001318:	f7ff fef6 	bl	8001108 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800131c:	f7ff fcac 	bl	8000c78 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001320:	2300      	movs	r3, #0
}
 8001322:	4618      	mov	r0, r3
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	40023c00 	.word	0x40023c00

0800132c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001330:	4b06      	ldr	r3, [pc, #24]	@ (800134c <HAL_IncTick+0x20>)
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	461a      	mov	r2, r3
 8001336:	4b06      	ldr	r3, [pc, #24]	@ (8001350 <HAL_IncTick+0x24>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	4413      	add	r3, r2
 800133c:	4a04      	ldr	r2, [pc, #16]	@ (8001350 <HAL_IncTick+0x24>)
 800133e:	6013      	str	r3, [r2, #0]
}
 8001340:	bf00      	nop
 8001342:	46bd      	mov	sp, r7
 8001344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001348:	4770      	bx	lr
 800134a:	bf00      	nop
 800134c:	20000008 	.word	0x20000008
 8001350:	200009a8 	.word	0x200009a8

08001354 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
  return uwTick;
 8001358:	4b03      	ldr	r3, [pc, #12]	@ (8001368 <HAL_GetTick+0x14>)
 800135a:	681b      	ldr	r3, [r3, #0]
}
 800135c:	4618      	mov	r0, r3
 800135e:	46bd      	mov	sp, r7
 8001360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001364:	4770      	bx	lr
 8001366:	bf00      	nop
 8001368:	200009a8 	.word	0x200009a8

0800136c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b084      	sub	sp, #16
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001374:	f7ff ffee 	bl	8001354 <HAL_GetTick>
 8001378:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001384:	d005      	beq.n	8001392 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001386:	4b0a      	ldr	r3, [pc, #40]	@ (80013b0 <HAL_Delay+0x44>)
 8001388:	781b      	ldrb	r3, [r3, #0]
 800138a:	461a      	mov	r2, r3
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	4413      	add	r3, r2
 8001390:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001392:	bf00      	nop
 8001394:	f7ff ffde 	bl	8001354 <HAL_GetTick>
 8001398:	4602      	mov	r2, r0
 800139a:	68bb      	ldr	r3, [r7, #8]
 800139c:	1ad3      	subs	r3, r2, r3
 800139e:	68fa      	ldr	r2, [r7, #12]
 80013a0:	429a      	cmp	r2, r3
 80013a2:	d8f7      	bhi.n	8001394 <HAL_Delay+0x28>
  {
  }
}
 80013a4:	bf00      	nop
 80013a6:	bf00      	nop
 80013a8:	3710      	adds	r7, #16
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	20000008 	.word	0x20000008

080013b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b085      	sub	sp, #20
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	f003 0307 	and.w	r3, r3, #7
 80013c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013c4:	4b0c      	ldr	r3, [pc, #48]	@ (80013f8 <__NVIC_SetPriorityGrouping+0x44>)
 80013c6:	68db      	ldr	r3, [r3, #12]
 80013c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013ca:	68ba      	ldr	r2, [r7, #8]
 80013cc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80013d0:	4013      	ands	r3, r2
 80013d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013d8:	68bb      	ldr	r3, [r7, #8]
 80013da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013dc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80013e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80013e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013e6:	4a04      	ldr	r2, [pc, #16]	@ (80013f8 <__NVIC_SetPriorityGrouping+0x44>)
 80013e8:	68bb      	ldr	r3, [r7, #8]
 80013ea:	60d3      	str	r3, [r2, #12]
}
 80013ec:	bf00      	nop
 80013ee:	3714      	adds	r7, #20
 80013f0:	46bd      	mov	sp, r7
 80013f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f6:	4770      	bx	lr
 80013f8:	e000ed00 	.word	0xe000ed00

080013fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013fc:	b480      	push	{r7}
 80013fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001400:	4b04      	ldr	r3, [pc, #16]	@ (8001414 <__NVIC_GetPriorityGrouping+0x18>)
 8001402:	68db      	ldr	r3, [r3, #12]
 8001404:	0a1b      	lsrs	r3, r3, #8
 8001406:	f003 0307 	and.w	r3, r3, #7
}
 800140a:	4618      	mov	r0, r3
 800140c:	46bd      	mov	sp, r7
 800140e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001412:	4770      	bx	lr
 8001414:	e000ed00 	.word	0xe000ed00

08001418 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001418:	b480      	push	{r7}
 800141a:	b083      	sub	sp, #12
 800141c:	af00      	add	r7, sp, #0
 800141e:	4603      	mov	r3, r0
 8001420:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001422:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001426:	2b00      	cmp	r3, #0
 8001428:	db0b      	blt.n	8001442 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800142a:	79fb      	ldrb	r3, [r7, #7]
 800142c:	f003 021f 	and.w	r2, r3, #31
 8001430:	4907      	ldr	r1, [pc, #28]	@ (8001450 <__NVIC_EnableIRQ+0x38>)
 8001432:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001436:	095b      	lsrs	r3, r3, #5
 8001438:	2001      	movs	r0, #1
 800143a:	fa00 f202 	lsl.w	r2, r0, r2
 800143e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001442:	bf00      	nop
 8001444:	370c      	adds	r7, #12
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr
 800144e:	bf00      	nop
 8001450:	e000e100 	.word	0xe000e100

08001454 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001454:	b480      	push	{r7}
 8001456:	b083      	sub	sp, #12
 8001458:	af00      	add	r7, sp, #0
 800145a:	4603      	mov	r3, r0
 800145c:	6039      	str	r1, [r7, #0]
 800145e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001460:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001464:	2b00      	cmp	r3, #0
 8001466:	db0a      	blt.n	800147e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	b2da      	uxtb	r2, r3
 800146c:	490c      	ldr	r1, [pc, #48]	@ (80014a0 <__NVIC_SetPriority+0x4c>)
 800146e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001472:	0112      	lsls	r2, r2, #4
 8001474:	b2d2      	uxtb	r2, r2
 8001476:	440b      	add	r3, r1
 8001478:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800147c:	e00a      	b.n	8001494 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	b2da      	uxtb	r2, r3
 8001482:	4908      	ldr	r1, [pc, #32]	@ (80014a4 <__NVIC_SetPriority+0x50>)
 8001484:	79fb      	ldrb	r3, [r7, #7]
 8001486:	f003 030f 	and.w	r3, r3, #15
 800148a:	3b04      	subs	r3, #4
 800148c:	0112      	lsls	r2, r2, #4
 800148e:	b2d2      	uxtb	r2, r2
 8001490:	440b      	add	r3, r1
 8001492:	761a      	strb	r2, [r3, #24]
}
 8001494:	bf00      	nop
 8001496:	370c      	adds	r7, #12
 8001498:	46bd      	mov	sp, r7
 800149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149e:	4770      	bx	lr
 80014a0:	e000e100 	.word	0xe000e100
 80014a4:	e000ed00 	.word	0xe000ed00

080014a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014a8:	b480      	push	{r7}
 80014aa:	b089      	sub	sp, #36	@ 0x24
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	60f8      	str	r0, [r7, #12]
 80014b0:	60b9      	str	r1, [r7, #8]
 80014b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	f003 0307 	and.w	r3, r3, #7
 80014ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014bc:	69fb      	ldr	r3, [r7, #28]
 80014be:	f1c3 0307 	rsb	r3, r3, #7
 80014c2:	2b04      	cmp	r3, #4
 80014c4:	bf28      	it	cs
 80014c6:	2304      	movcs	r3, #4
 80014c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014ca:	69fb      	ldr	r3, [r7, #28]
 80014cc:	3304      	adds	r3, #4
 80014ce:	2b06      	cmp	r3, #6
 80014d0:	d902      	bls.n	80014d8 <NVIC_EncodePriority+0x30>
 80014d2:	69fb      	ldr	r3, [r7, #28]
 80014d4:	3b03      	subs	r3, #3
 80014d6:	e000      	b.n	80014da <NVIC_EncodePriority+0x32>
 80014d8:	2300      	movs	r3, #0
 80014da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014dc:	f04f 32ff 	mov.w	r2, #4294967295
 80014e0:	69bb      	ldr	r3, [r7, #24]
 80014e2:	fa02 f303 	lsl.w	r3, r2, r3
 80014e6:	43da      	mvns	r2, r3
 80014e8:	68bb      	ldr	r3, [r7, #8]
 80014ea:	401a      	ands	r2, r3
 80014ec:	697b      	ldr	r3, [r7, #20]
 80014ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014f0:	f04f 31ff 	mov.w	r1, #4294967295
 80014f4:	697b      	ldr	r3, [r7, #20]
 80014f6:	fa01 f303 	lsl.w	r3, r1, r3
 80014fa:	43d9      	mvns	r1, r3
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001500:	4313      	orrs	r3, r2
         );
}
 8001502:	4618      	mov	r0, r3
 8001504:	3724      	adds	r7, #36	@ 0x24
 8001506:	46bd      	mov	sp, r7
 8001508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150c:	4770      	bx	lr

0800150e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800150e:	b580      	push	{r7, lr}
 8001510:	b082      	sub	sp, #8
 8001512:	af00      	add	r7, sp, #0
 8001514:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001516:	6878      	ldr	r0, [r7, #4]
 8001518:	f7ff ff4c 	bl	80013b4 <__NVIC_SetPriorityGrouping>
}
 800151c:	bf00      	nop
 800151e:	3708      	adds	r7, #8
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}

08001524 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001524:	b580      	push	{r7, lr}
 8001526:	b086      	sub	sp, #24
 8001528:	af00      	add	r7, sp, #0
 800152a:	4603      	mov	r3, r0
 800152c:	60b9      	str	r1, [r7, #8]
 800152e:	607a      	str	r2, [r7, #4]
 8001530:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001532:	2300      	movs	r3, #0
 8001534:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001536:	f7ff ff61 	bl	80013fc <__NVIC_GetPriorityGrouping>
 800153a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800153c:	687a      	ldr	r2, [r7, #4]
 800153e:	68b9      	ldr	r1, [r7, #8]
 8001540:	6978      	ldr	r0, [r7, #20]
 8001542:	f7ff ffb1 	bl	80014a8 <NVIC_EncodePriority>
 8001546:	4602      	mov	r2, r0
 8001548:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800154c:	4611      	mov	r1, r2
 800154e:	4618      	mov	r0, r3
 8001550:	f7ff ff80 	bl	8001454 <__NVIC_SetPriority>
}
 8001554:	bf00      	nop
 8001556:	3718      	adds	r7, #24
 8001558:	46bd      	mov	sp, r7
 800155a:	bd80      	pop	{r7, pc}

0800155c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af00      	add	r7, sp, #0
 8001562:	4603      	mov	r3, r0
 8001564:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001566:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800156a:	4618      	mov	r0, r3
 800156c:	f7ff ff54 	bl	8001418 <__NVIC_EnableIRQ>
}
 8001570:	bf00      	nop
 8001572:	3708      	adds	r7, #8
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}

08001578 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b086      	sub	sp, #24
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001580:	2300      	movs	r3, #0
 8001582:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001584:	f7ff fee6 	bl	8001354 <HAL_GetTick>
 8001588:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	2b00      	cmp	r3, #0
 800158e:	d101      	bne.n	8001594 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001590:	2301      	movs	r3, #1
 8001592:	e099      	b.n	80016c8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	2202      	movs	r2, #2
 8001598:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	2200      	movs	r2, #0
 80015a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	681a      	ldr	r2, [r3, #0]
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f022 0201 	bic.w	r2, r2, #1
 80015b2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80015b4:	e00f      	b.n	80015d6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80015b6:	f7ff fecd 	bl	8001354 <HAL_GetTick>
 80015ba:	4602      	mov	r2, r0
 80015bc:	693b      	ldr	r3, [r7, #16]
 80015be:	1ad3      	subs	r3, r2, r3
 80015c0:	2b05      	cmp	r3, #5
 80015c2:	d908      	bls.n	80015d6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	2220      	movs	r2, #32
 80015c8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	2203      	movs	r2, #3
 80015ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80015d2:	2303      	movs	r3, #3
 80015d4:	e078      	b.n	80016c8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f003 0301 	and.w	r3, r3, #1
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d1e8      	bne.n	80015b6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80015ec:	697a      	ldr	r2, [r7, #20]
 80015ee:	4b38      	ldr	r3, [pc, #224]	@ (80016d0 <HAL_DMA_Init+0x158>)
 80015f0:	4013      	ands	r3, r2
 80015f2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	685a      	ldr	r2, [r3, #4]
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	689b      	ldr	r3, [r3, #8]
 80015fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001602:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	691b      	ldr	r3, [r3, #16]
 8001608:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800160e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	699b      	ldr	r3, [r3, #24]
 8001614:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800161a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	6a1b      	ldr	r3, [r3, #32]
 8001620:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001622:	697a      	ldr	r2, [r7, #20]
 8001624:	4313      	orrs	r3, r2
 8001626:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800162c:	2b04      	cmp	r3, #4
 800162e:	d107      	bne.n	8001640 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001638:	4313      	orrs	r3, r2
 800163a:	697a      	ldr	r2, [r7, #20]
 800163c:	4313      	orrs	r3, r2
 800163e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	697a      	ldr	r2, [r7, #20]
 8001646:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	695b      	ldr	r3, [r3, #20]
 800164e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001650:	697b      	ldr	r3, [r7, #20]
 8001652:	f023 0307 	bic.w	r3, r3, #7
 8001656:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800165c:	697a      	ldr	r2, [r7, #20]
 800165e:	4313      	orrs	r3, r2
 8001660:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001666:	2b04      	cmp	r3, #4
 8001668:	d117      	bne.n	800169a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800166e:	697a      	ldr	r2, [r7, #20]
 8001670:	4313      	orrs	r3, r2
 8001672:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001678:	2b00      	cmp	r3, #0
 800167a:	d00e      	beq.n	800169a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800167c:	6878      	ldr	r0, [r7, #4]
 800167e:	f000 fa6f 	bl	8001b60 <DMA_CheckFifoParam>
 8001682:	4603      	mov	r3, r0
 8001684:	2b00      	cmp	r3, #0
 8001686:	d008      	beq.n	800169a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	2240      	movs	r2, #64	@ 0x40
 800168c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	2201      	movs	r2, #1
 8001692:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001696:	2301      	movs	r3, #1
 8001698:	e016      	b.n	80016c8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	697a      	ldr	r2, [r7, #20]
 80016a0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80016a2:	6878      	ldr	r0, [r7, #4]
 80016a4:	f000 fa26 	bl	8001af4 <DMA_CalcBaseAndBitshift>
 80016a8:	4603      	mov	r3, r0
 80016aa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016b0:	223f      	movs	r2, #63	@ 0x3f
 80016b2:	409a      	lsls	r2, r3
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	2200      	movs	r2, #0
 80016bc:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	2201      	movs	r2, #1
 80016c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80016c6:	2300      	movs	r3, #0
}
 80016c8:	4618      	mov	r0, r3
 80016ca:	3718      	adds	r7, #24
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	f010803f 	.word	0xf010803f

080016d4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b086      	sub	sp, #24
 80016d8:	af00      	add	r7, sp, #0
 80016da:	60f8      	str	r0, [r7, #12]
 80016dc:	60b9      	str	r1, [r7, #8]
 80016de:	607a      	str	r2, [r7, #4]
 80016e0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80016e2:	2300      	movs	r3, #0
 80016e4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016ea:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80016f2:	2b01      	cmp	r3, #1
 80016f4:	d101      	bne.n	80016fa <HAL_DMA_Start_IT+0x26>
 80016f6:	2302      	movs	r3, #2
 80016f8:	e040      	b.n	800177c <HAL_DMA_Start_IT+0xa8>
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	2201      	movs	r2, #1
 80016fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001708:	b2db      	uxtb	r3, r3
 800170a:	2b01      	cmp	r3, #1
 800170c:	d12f      	bne.n	800176e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	2202      	movs	r2, #2
 8001712:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	2200      	movs	r2, #0
 800171a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	687a      	ldr	r2, [r7, #4]
 8001720:	68b9      	ldr	r1, [r7, #8]
 8001722:	68f8      	ldr	r0, [r7, #12]
 8001724:	f000 f9b8 	bl	8001a98 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800172c:	223f      	movs	r2, #63	@ 0x3f
 800172e:	409a      	lsls	r2, r3
 8001730:	693b      	ldr	r3, [r7, #16]
 8001732:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	681a      	ldr	r2, [r3, #0]
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f042 0216 	orr.w	r2, r2, #22
 8001742:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001748:	2b00      	cmp	r3, #0
 800174a:	d007      	beq.n	800175c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	681a      	ldr	r2, [r3, #0]
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f042 0208 	orr.w	r2, r2, #8
 800175a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	681a      	ldr	r2, [r3, #0]
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f042 0201 	orr.w	r2, r2, #1
 800176a:	601a      	str	r2, [r3, #0]
 800176c:	e005      	b.n	800177a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	2200      	movs	r2, #0
 8001772:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001776:	2302      	movs	r3, #2
 8001778:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800177a:	7dfb      	ldrb	r3, [r7, #23]
}
 800177c:	4618      	mov	r0, r3
 800177e:	3718      	adds	r7, #24
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}

08001784 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b086      	sub	sp, #24
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800178c:	2300      	movs	r3, #0
 800178e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001790:	4b8e      	ldr	r3, [pc, #568]	@ (80019cc <HAL_DMA_IRQHandler+0x248>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4a8e      	ldr	r2, [pc, #568]	@ (80019d0 <HAL_DMA_IRQHandler+0x24c>)
 8001796:	fba2 2303 	umull	r2, r3, r2, r3
 800179a:	0a9b      	lsrs	r3, r3, #10
 800179c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017a2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80017a4:	693b      	ldr	r3, [r7, #16]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017ae:	2208      	movs	r2, #8
 80017b0:	409a      	lsls	r2, r3
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	4013      	ands	r3, r2
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d01a      	beq.n	80017f0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f003 0304 	and.w	r3, r3, #4
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d013      	beq.n	80017f0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	681a      	ldr	r2, [r3, #0]
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f022 0204 	bic.w	r2, r2, #4
 80017d6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017dc:	2208      	movs	r2, #8
 80017de:	409a      	lsls	r2, r3
 80017e0:	693b      	ldr	r3, [r7, #16]
 80017e2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017e8:	f043 0201 	orr.w	r2, r3, #1
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017f4:	2201      	movs	r2, #1
 80017f6:	409a      	lsls	r2, r3
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	4013      	ands	r3, r2
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d012      	beq.n	8001826 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	695b      	ldr	r3, [r3, #20]
 8001806:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800180a:	2b00      	cmp	r3, #0
 800180c:	d00b      	beq.n	8001826 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001812:	2201      	movs	r2, #1
 8001814:	409a      	lsls	r2, r3
 8001816:	693b      	ldr	r3, [r7, #16]
 8001818:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800181e:	f043 0202 	orr.w	r2, r3, #2
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800182a:	2204      	movs	r2, #4
 800182c:	409a      	lsls	r2, r3
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	4013      	ands	r3, r2
 8001832:	2b00      	cmp	r3, #0
 8001834:	d012      	beq.n	800185c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f003 0302 	and.w	r3, r3, #2
 8001840:	2b00      	cmp	r3, #0
 8001842:	d00b      	beq.n	800185c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001848:	2204      	movs	r2, #4
 800184a:	409a      	lsls	r2, r3
 800184c:	693b      	ldr	r3, [r7, #16]
 800184e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001854:	f043 0204 	orr.w	r2, r3, #4
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001860:	2210      	movs	r2, #16
 8001862:	409a      	lsls	r2, r3
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	4013      	ands	r3, r2
 8001868:	2b00      	cmp	r3, #0
 800186a:	d043      	beq.n	80018f4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f003 0308 	and.w	r3, r3, #8
 8001876:	2b00      	cmp	r3, #0
 8001878:	d03c      	beq.n	80018f4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800187e:	2210      	movs	r2, #16
 8001880:	409a      	lsls	r2, r3
 8001882:	693b      	ldr	r3, [r7, #16]
 8001884:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001890:	2b00      	cmp	r3, #0
 8001892:	d018      	beq.n	80018c6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d108      	bne.n	80018b4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d024      	beq.n	80018f4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ae:	6878      	ldr	r0, [r7, #4]
 80018b0:	4798      	blx	r3
 80018b2:	e01f      	b.n	80018f4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d01b      	beq.n	80018f4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80018c0:	6878      	ldr	r0, [r7, #4]
 80018c2:	4798      	blx	r3
 80018c4:	e016      	b.n	80018f4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d107      	bne.n	80018e4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	681a      	ldr	r2, [r3, #0]
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f022 0208 	bic.w	r2, r2, #8
 80018e2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d003      	beq.n	80018f4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018f0:	6878      	ldr	r0, [r7, #4]
 80018f2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018f8:	2220      	movs	r2, #32
 80018fa:	409a      	lsls	r2, r3
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	4013      	ands	r3, r2
 8001900:	2b00      	cmp	r3, #0
 8001902:	f000 808f 	beq.w	8001a24 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f003 0310 	and.w	r3, r3, #16
 8001910:	2b00      	cmp	r3, #0
 8001912:	f000 8087 	beq.w	8001a24 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800191a:	2220      	movs	r2, #32
 800191c:	409a      	lsls	r2, r3
 800191e:	693b      	ldr	r3, [r7, #16]
 8001920:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001928:	b2db      	uxtb	r3, r3
 800192a:	2b05      	cmp	r3, #5
 800192c:	d136      	bne.n	800199c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	681a      	ldr	r2, [r3, #0]
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f022 0216 	bic.w	r2, r2, #22
 800193c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	695a      	ldr	r2, [r3, #20]
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800194c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001952:	2b00      	cmp	r3, #0
 8001954:	d103      	bne.n	800195e <HAL_DMA_IRQHandler+0x1da>
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800195a:	2b00      	cmp	r3, #0
 800195c:	d007      	beq.n	800196e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	681a      	ldr	r2, [r3, #0]
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f022 0208 	bic.w	r2, r2, #8
 800196c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001972:	223f      	movs	r2, #63	@ 0x3f
 8001974:	409a      	lsls	r2, r3
 8001976:	693b      	ldr	r3, [r7, #16]
 8001978:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	2201      	movs	r2, #1
 800197e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	2200      	movs	r2, #0
 8001986:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800198e:	2b00      	cmp	r3, #0
 8001990:	d07e      	beq.n	8001a90 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001996:	6878      	ldr	r0, [r7, #4]
 8001998:	4798      	blx	r3
        }
        return;
 800199a:	e079      	b.n	8001a90 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d01d      	beq.n	80019e6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d10d      	bne.n	80019d4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d031      	beq.n	8001a24 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019c4:	6878      	ldr	r0, [r7, #4]
 80019c6:	4798      	blx	r3
 80019c8:	e02c      	b.n	8001a24 <HAL_DMA_IRQHandler+0x2a0>
 80019ca:	bf00      	nop
 80019cc:	20000000 	.word	0x20000000
 80019d0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d023      	beq.n	8001a24 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80019e0:	6878      	ldr	r0, [r7, #4]
 80019e2:	4798      	blx	r3
 80019e4:	e01e      	b.n	8001a24 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d10f      	bne.n	8001a14 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	681a      	ldr	r2, [r3, #0]
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f022 0210 	bic.w	r2, r2, #16
 8001a02:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	2201      	movs	r2, #1
 8001a08:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	2200      	movs	r2, #0
 8001a10:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d003      	beq.n	8001a24 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a20:	6878      	ldr	r0, [r7, #4]
 8001a22:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d032      	beq.n	8001a92 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a30:	f003 0301 	and.w	r3, r3, #1
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d022      	beq.n	8001a7e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	2205      	movs	r2, #5
 8001a3c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	681a      	ldr	r2, [r3, #0]
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f022 0201 	bic.w	r2, r2, #1
 8001a4e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001a50:	68bb      	ldr	r3, [r7, #8]
 8001a52:	3301      	adds	r3, #1
 8001a54:	60bb      	str	r3, [r7, #8]
 8001a56:	697a      	ldr	r2, [r7, #20]
 8001a58:	429a      	cmp	r2, r3
 8001a5a:	d307      	bcc.n	8001a6c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f003 0301 	and.w	r3, r3, #1
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d1f2      	bne.n	8001a50 <HAL_DMA_IRQHandler+0x2cc>
 8001a6a:	e000      	b.n	8001a6e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001a6c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	2201      	movs	r2, #1
 8001a72:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	2200      	movs	r2, #0
 8001a7a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d005      	beq.n	8001a92 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a8a:	6878      	ldr	r0, [r7, #4]
 8001a8c:	4798      	blx	r3
 8001a8e:	e000      	b.n	8001a92 <HAL_DMA_IRQHandler+0x30e>
        return;
 8001a90:	bf00      	nop
    }
  }
}
 8001a92:	3718      	adds	r7, #24
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}

08001a98 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	b085      	sub	sp, #20
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	60f8      	str	r0, [r7, #12]
 8001aa0:	60b9      	str	r1, [r7, #8]
 8001aa2:	607a      	str	r2, [r7, #4]
 8001aa4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	681a      	ldr	r2, [r3, #0]
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001ab4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	683a      	ldr	r2, [r7, #0]
 8001abc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	689b      	ldr	r3, [r3, #8]
 8001ac2:	2b40      	cmp	r3, #64	@ 0x40
 8001ac4:	d108      	bne.n	8001ad8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	687a      	ldr	r2, [r7, #4]
 8001acc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	68ba      	ldr	r2, [r7, #8]
 8001ad4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001ad6:	e007      	b.n	8001ae8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	68ba      	ldr	r2, [r7, #8]
 8001ade:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	687a      	ldr	r2, [r7, #4]
 8001ae6:	60da      	str	r2, [r3, #12]
}
 8001ae8:	bf00      	nop
 8001aea:	3714      	adds	r7, #20
 8001aec:	46bd      	mov	sp, r7
 8001aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af2:	4770      	bx	lr

08001af4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b085      	sub	sp, #20
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	b2db      	uxtb	r3, r3
 8001b02:	3b10      	subs	r3, #16
 8001b04:	4a14      	ldr	r2, [pc, #80]	@ (8001b58 <DMA_CalcBaseAndBitshift+0x64>)
 8001b06:	fba2 2303 	umull	r2, r3, r2, r3
 8001b0a:	091b      	lsrs	r3, r3, #4
 8001b0c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001b0e:	4a13      	ldr	r2, [pc, #76]	@ (8001b5c <DMA_CalcBaseAndBitshift+0x68>)
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	4413      	add	r3, r2
 8001b14:	781b      	ldrb	r3, [r3, #0]
 8001b16:	461a      	mov	r2, r3
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	2b03      	cmp	r3, #3
 8001b20:	d909      	bls.n	8001b36 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001b2a:	f023 0303 	bic.w	r3, r3, #3
 8001b2e:	1d1a      	adds	r2, r3, #4
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	659a      	str	r2, [r3, #88]	@ 0x58
 8001b34:	e007      	b.n	8001b46 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001b3e:	f023 0303 	bic.w	r3, r3, #3
 8001b42:	687a      	ldr	r2, [r7, #4]
 8001b44:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	3714      	adds	r7, #20
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b54:	4770      	bx	lr
 8001b56:	bf00      	nop
 8001b58:	aaaaaaab 	.word	0xaaaaaaab
 8001b5c:	08009230 	.word	0x08009230

08001b60 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b085      	sub	sp, #20
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b70:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	699b      	ldr	r3, [r3, #24]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d11f      	bne.n	8001bba <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001b7a:	68bb      	ldr	r3, [r7, #8]
 8001b7c:	2b03      	cmp	r3, #3
 8001b7e:	d856      	bhi.n	8001c2e <DMA_CheckFifoParam+0xce>
 8001b80:	a201      	add	r2, pc, #4	@ (adr r2, 8001b88 <DMA_CheckFifoParam+0x28>)
 8001b82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b86:	bf00      	nop
 8001b88:	08001b99 	.word	0x08001b99
 8001b8c:	08001bab 	.word	0x08001bab
 8001b90:	08001b99 	.word	0x08001b99
 8001b94:	08001c2f 	.word	0x08001c2f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b9c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d046      	beq.n	8001c32 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001ba8:	e043      	b.n	8001c32 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bae:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001bb2:	d140      	bne.n	8001c36 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001bb8:	e03d      	b.n	8001c36 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	699b      	ldr	r3, [r3, #24]
 8001bbe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001bc2:	d121      	bne.n	8001c08 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001bc4:	68bb      	ldr	r3, [r7, #8]
 8001bc6:	2b03      	cmp	r3, #3
 8001bc8:	d837      	bhi.n	8001c3a <DMA_CheckFifoParam+0xda>
 8001bca:	a201      	add	r2, pc, #4	@ (adr r2, 8001bd0 <DMA_CheckFifoParam+0x70>)
 8001bcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bd0:	08001be1 	.word	0x08001be1
 8001bd4:	08001be7 	.word	0x08001be7
 8001bd8:	08001be1 	.word	0x08001be1
 8001bdc:	08001bf9 	.word	0x08001bf9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001be0:	2301      	movs	r3, #1
 8001be2:	73fb      	strb	r3, [r7, #15]
      break;
 8001be4:	e030      	b.n	8001c48 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bea:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d025      	beq.n	8001c3e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001bf6:	e022      	b.n	8001c3e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bfc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001c00:	d11f      	bne.n	8001c42 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001c02:	2301      	movs	r3, #1
 8001c04:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001c06:	e01c      	b.n	8001c42 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001c08:	68bb      	ldr	r3, [r7, #8]
 8001c0a:	2b02      	cmp	r3, #2
 8001c0c:	d903      	bls.n	8001c16 <DMA_CheckFifoParam+0xb6>
 8001c0e:	68bb      	ldr	r3, [r7, #8]
 8001c10:	2b03      	cmp	r3, #3
 8001c12:	d003      	beq.n	8001c1c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001c14:	e018      	b.n	8001c48 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001c16:	2301      	movs	r3, #1
 8001c18:	73fb      	strb	r3, [r7, #15]
      break;
 8001c1a:	e015      	b.n	8001c48 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c20:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d00e      	beq.n	8001c46 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	73fb      	strb	r3, [r7, #15]
      break;
 8001c2c:	e00b      	b.n	8001c46 <DMA_CheckFifoParam+0xe6>
      break;
 8001c2e:	bf00      	nop
 8001c30:	e00a      	b.n	8001c48 <DMA_CheckFifoParam+0xe8>
      break;
 8001c32:	bf00      	nop
 8001c34:	e008      	b.n	8001c48 <DMA_CheckFifoParam+0xe8>
      break;
 8001c36:	bf00      	nop
 8001c38:	e006      	b.n	8001c48 <DMA_CheckFifoParam+0xe8>
      break;
 8001c3a:	bf00      	nop
 8001c3c:	e004      	b.n	8001c48 <DMA_CheckFifoParam+0xe8>
      break;
 8001c3e:	bf00      	nop
 8001c40:	e002      	b.n	8001c48 <DMA_CheckFifoParam+0xe8>
      break;   
 8001c42:	bf00      	nop
 8001c44:	e000      	b.n	8001c48 <DMA_CheckFifoParam+0xe8>
      break;
 8001c46:	bf00      	nop
    }
  } 
  
  return status; 
 8001c48:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	3714      	adds	r7, #20
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c54:	4770      	bx	lr
 8001c56:	bf00      	nop

08001c58 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b084      	sub	sp, #16
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d101      	bne.n	8001c6a <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8001c66:	2301      	movs	r3, #1
 8001c68:	e08a      	b.n	8001d80 <HAL_ETH_Init+0x128>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d106      	bne.n	8001c82 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	2220      	movs	r2, #32
 8001c78:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001c7c:	6878      	ldr	r0, [r7, #4]
 8001c7e:	f7ff f827 	bl	8000cd0 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c82:	2300      	movs	r3, #0
 8001c84:	60bb      	str	r3, [r7, #8]
 8001c86:	4b40      	ldr	r3, [pc, #256]	@ (8001d88 <HAL_ETH_Init+0x130>)
 8001c88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c8a:	4a3f      	ldr	r2, [pc, #252]	@ (8001d88 <HAL_ETH_Init+0x130>)
 8001c8c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c90:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c92:	4b3d      	ldr	r3, [pc, #244]	@ (8001d88 <HAL_ETH_Init+0x130>)
 8001c94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c96:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c9a:	60bb      	str	r3, [r7, #8]
 8001c9c:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8001c9e:	4b3b      	ldr	r3, [pc, #236]	@ (8001d8c <HAL_ETH_Init+0x134>)
 8001ca0:	685b      	ldr	r3, [r3, #4]
 8001ca2:	4a3a      	ldr	r2, [pc, #232]	@ (8001d8c <HAL_ETH_Init+0x134>)
 8001ca4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8001ca8:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8001caa:	4b38      	ldr	r3, [pc, #224]	@ (8001d8c <HAL_ETH_Init+0x134>)
 8001cac:	685a      	ldr	r2, [r3, #4]
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	689b      	ldr	r3, [r3, #8]
 8001cb2:	4936      	ldr	r1, [pc, #216]	@ (8001d8c <HAL_ETH_Init+0x134>)
 8001cb4:	4313      	orrs	r3, r2
 8001cb6:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8001cb8:	4b34      	ldr	r3, [pc, #208]	@ (8001d8c <HAL_ETH_Init+0x134>)
 8001cba:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	687a      	ldr	r2, [r7, #4]
 8001cc8:	6812      	ldr	r2, [r2, #0]
 8001cca:	f043 0301 	orr.w	r3, r3, #1
 8001cce:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001cd2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001cd4:	f7ff fb3e 	bl	8001354 <HAL_GetTick>
 8001cd8:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001cda:	e011      	b.n	8001d00 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001cdc:	f7ff fb3a 	bl	8001354 <HAL_GetTick>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	1ad3      	subs	r3, r2, r3
 8001ce6:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001cea:	d909      	bls.n	8001d00 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	2204      	movs	r2, #4
 8001cf0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	22e0      	movs	r2, #224	@ 0xe0
 8001cf8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	e03f      	b.n	8001d80 <HAL_ETH_Init+0x128>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f003 0301 	and.w	r3, r3, #1
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d1e4      	bne.n	8001cdc <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8001d12:	6878      	ldr	r0, [r7, #4]
 8001d14:	f000 f97a 	bl	800200c <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8001d18:	6878      	ldr	r0, [r7, #4]
 8001d1a:	f000 fa25 	bl	8002168 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001d1e:	6878      	ldr	r0, [r7, #4]
 8001d20:	f000 fa7b 	bl	800221a <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	461a      	mov	r2, r3
 8001d2a:	2100      	movs	r1, #0
 8001d2c:	6878      	ldr	r0, [r7, #4]
 8001d2e:	f000 f9e3 	bl	80020f8 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8001d40:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8001d4a:	687a      	ldr	r2, [r7, #4]
 8001d4c:	6812      	ldr	r2, [r2, #0]
 8001d4e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d52:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001d56:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8001d6a:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	2200      	movs	r2, #0
 8001d72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	2210      	movs	r2, #16
 8001d7a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8001d7e:	2300      	movs	r3, #0
}
 8001d80:	4618      	mov	r0, r3
 8001d82:	3710      	adds	r7, #16
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}
 8001d88:	40023800 	.word	0x40023800
 8001d8c:	40013800 	.word	0x40013800

08001d90 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b084      	sub	sp, #16
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
 8001d98:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8001da2:	68fa      	ldr	r2, [r7, #12]
 8001da4:	4b53      	ldr	r3, [pc, #332]	@ (8001ef4 <ETH_SetMACConfig+0x164>)
 8001da6:	4013      	ands	r3, r2
 8001da8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	7b9b      	ldrb	r3, [r3, #14]
 8001dae:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001db0:	683a      	ldr	r2, [r7, #0]
 8001db2:	7c12      	ldrb	r2, [r2, #16]
 8001db4:	2a00      	cmp	r2, #0
 8001db6:	d102      	bne.n	8001dbe <ETH_SetMACConfig+0x2e>
 8001db8:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001dbc:	e000      	b.n	8001dc0 <ETH_SetMACConfig+0x30>
 8001dbe:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8001dc0:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001dc2:	683a      	ldr	r2, [r7, #0]
 8001dc4:	7c52      	ldrb	r2, [r2, #17]
 8001dc6:	2a00      	cmp	r2, #0
 8001dc8:	d102      	bne.n	8001dd0 <ETH_SetMACConfig+0x40>
 8001dca:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001dce:	e000      	b.n	8001dd2 <ETH_SetMACConfig+0x42>
 8001dd0:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001dd2:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001dd8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	7fdb      	ldrb	r3, [r3, #31]
 8001dde:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8001de0:	431a      	orrs	r2, r3
                        macconf->Speed |
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001de6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001de8:	683a      	ldr	r2, [r7, #0]
 8001dea:	7f92      	ldrb	r2, [r2, #30]
 8001dec:	2a00      	cmp	r2, #0
 8001dee:	d102      	bne.n	8001df6 <ETH_SetMACConfig+0x66>
 8001df0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001df4:	e000      	b.n	8001df8 <ETH_SetMACConfig+0x68>
 8001df6:	2200      	movs	r2, #0
                        macconf->Speed |
 8001df8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	7f1b      	ldrb	r3, [r3, #28]
 8001dfe:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001e00:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001e06:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	791b      	ldrb	r3, [r3, #4]
 8001e0c:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8001e0e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001e10:	683a      	ldr	r2, [r7, #0]
 8001e12:	f892 2020 	ldrb.w	r2, [r2, #32]
 8001e16:	2a00      	cmp	r2, #0
 8001e18:	d102      	bne.n	8001e20 <ETH_SetMACConfig+0x90>
 8001e1a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001e1e:	e000      	b.n	8001e22 <ETH_SetMACConfig+0x92>
 8001e20:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001e22:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	7bdb      	ldrb	r3, [r3, #15]
 8001e28:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001e2a:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001e30:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001e38:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	68fa      	ldr	r2, [r7, #12]
 8001e3e:	4313      	orrs	r3, r2
 8001e40:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	68fa      	ldr	r2, [r7, #12]
 8001e48:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001e52:	2001      	movs	r0, #1
 8001e54:	f7ff fa8a 	bl	800136c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	68fa      	ldr	r2, [r7, #12]
 8001e5e:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	699b      	ldr	r3, [r3, #24]
 8001e66:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8001e68:	68fa      	ldr	r2, [r7, #12]
 8001e6a:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8001e6e:	4013      	ands	r3, r2
 8001e70:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e76:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001e78:	683a      	ldr	r2, [r7, #0]
 8001e7a:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8001e7e:	2a00      	cmp	r2, #0
 8001e80:	d101      	bne.n	8001e86 <ETH_SetMACConfig+0xf6>
 8001e82:	2280      	movs	r2, #128	@ 0x80
 8001e84:	e000      	b.n	8001e88 <ETH_SetMACConfig+0xf8>
 8001e86:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001e88:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001e8e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001e90:	683a      	ldr	r2, [r7, #0]
 8001e92:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8001e96:	2a01      	cmp	r2, #1
 8001e98:	d101      	bne.n	8001e9e <ETH_SetMACConfig+0x10e>
 8001e9a:	2208      	movs	r2, #8
 8001e9c:	e000      	b.n	8001ea0 <ETH_SetMACConfig+0x110>
 8001e9e:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8001ea0:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8001ea2:	683a      	ldr	r2, [r7, #0]
 8001ea4:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8001ea8:	2a01      	cmp	r2, #1
 8001eaa:	d101      	bne.n	8001eb0 <ETH_SetMACConfig+0x120>
 8001eac:	2204      	movs	r2, #4
 8001eae:	e000      	b.n	8001eb2 <ETH_SetMACConfig+0x122>
 8001eb0:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001eb2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8001eb4:	683a      	ldr	r2, [r7, #0]
 8001eb6:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8001eba:	2a01      	cmp	r2, #1
 8001ebc:	d101      	bne.n	8001ec2 <ETH_SetMACConfig+0x132>
 8001ebe:	2202      	movs	r2, #2
 8001ec0:	e000      	b.n	8001ec4 <ETH_SetMACConfig+0x134>
 8001ec2:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001ec4:	4313      	orrs	r3, r2
 8001ec6:	68fa      	ldr	r2, [r7, #12]
 8001ec8:	4313      	orrs	r3, r2
 8001eca:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	68fa      	ldr	r2, [r7, #12]
 8001ed2:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	699b      	ldr	r3, [r3, #24]
 8001eda:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001edc:	2001      	movs	r0, #1
 8001ede:	f7ff fa45 	bl	800136c <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	68fa      	ldr	r2, [r7, #12]
 8001ee8:	619a      	str	r2, [r3, #24]
}
 8001eea:	bf00      	nop
 8001eec:	3710      	adds	r7, #16
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	fd20810f 	.word	0xfd20810f

08001ef8 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b084      	sub	sp, #16
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
 8001f00:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001f0a:	699b      	ldr	r3, [r3, #24]
 8001f0c:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8001f0e:	68fa      	ldr	r2, [r7, #12]
 8001f10:	4b3d      	ldr	r3, [pc, #244]	@ (8002008 <ETH_SetDMAConfig+0x110>)
 8001f12:	4013      	ands	r3, r2
 8001f14:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	7b1b      	ldrb	r3, [r3, #12]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d102      	bne.n	8001f24 <ETH_SetDMAConfig+0x2c>
 8001f1e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001f22:	e000      	b.n	8001f26 <ETH_SetDMAConfig+0x2e>
 8001f24:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	7b5b      	ldrb	r3, [r3, #13]
 8001f2a:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001f2c:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001f2e:	683a      	ldr	r2, [r7, #0]
 8001f30:	7f52      	ldrb	r2, [r2, #29]
 8001f32:	2a00      	cmp	r2, #0
 8001f34:	d102      	bne.n	8001f3c <ETH_SetDMAConfig+0x44>
 8001f36:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001f3a:	e000      	b.n	8001f3e <ETH_SetDMAConfig+0x46>
 8001f3c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001f3e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	7b9b      	ldrb	r3, [r3, #14]
 8001f44:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001f46:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001f4c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	7f1b      	ldrb	r3, [r3, #28]
 8001f52:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8001f54:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	7f9b      	ldrb	r3, [r3, #30]
 8001f5a:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001f5c:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001f62:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001f6a:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001f6c:	4313      	orrs	r3, r2
 8001f6e:	68fa      	ldr	r2, [r7, #12]
 8001f70:	4313      	orrs	r3, r2
 8001f72:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001f7c:	461a      	mov	r2, r3
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001f8a:	699b      	ldr	r3, [r3, #24]
 8001f8c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001f8e:	2001      	movs	r0, #1
 8001f90:	f7ff f9ec 	bl	800136c <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001f9c:	461a      	mov	r2, r3
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	791b      	ldrb	r3, [r3, #4]
 8001fa6:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001fac:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8001fb2:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001fb8:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001fc0:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8001fc2:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fc8:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001fca:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001fd0:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001fd2:	687a      	ldr	r2, [r7, #4]
 8001fd4:	6812      	ldr	r2, [r2, #0]
 8001fd6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001fda:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001fde:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001fec:	2001      	movs	r0, #1
 8001fee:	f7ff f9bd 	bl	800136c <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001ffa:	461a      	mov	r2, r3
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	6013      	str	r3, [r2, #0]
}
 8002000:	bf00      	nop
 8002002:	3710      	adds	r7, #16
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}
 8002008:	f8de3f23 	.word	0xf8de3f23

0800200c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b0a6      	sub	sp, #152	@ 0x98
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8002014:	2301      	movs	r3, #1
 8002016:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 800201a:	2301      	movs	r3, #1
 800201c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8002020:	2300      	movs	r3, #0
 8002022:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8002024:	2300      	movs	r3, #0
 8002026:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 800202a:	2301      	movs	r3, #1
 800202c:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8002030:	2300      	movs	r3, #0
 8002032:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8002036:	2301      	movs	r3, #1
 8002038:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 800203c:	2301      	movs	r3, #1
 800203e:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8002042:	2300      	movs	r3, #0
 8002044:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8002048:	2300      	movs	r3, #0
 800204a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800204e:	2300      	movs	r3, #0
 8002050:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8002052:	2300      	movs	r3, #0
 8002054:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8002058:	2300      	movs	r3, #0
 800205a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 800205c:	2300      	movs	r3, #0
 800205e:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8002062:	2300      	movs	r3, #0
 8002064:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8002068:	2300      	movs	r3, #0
 800206a:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 800206e:	2300      	movs	r3, #0
 8002070:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8002074:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002078:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800207a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800207e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8002080:	2300      	movs	r3, #0
 8002082:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8002086:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800208a:	4619      	mov	r1, r3
 800208c:	6878      	ldr	r0, [r7, #4]
 800208e:	f7ff fe7f 	bl	8001d90 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8002092:	2301      	movs	r3, #1
 8002094:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8002096:	2301      	movs	r3, #1
 8002098:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 800209a:	2301      	movs	r3, #1
 800209c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80020a0:	2301      	movs	r3, #1
 80020a2:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80020a4:	2300      	movs	r3, #0
 80020a6:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 80020a8:	2300      	movs	r3, #0
 80020aa:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80020ae:	2300      	movs	r3, #0
 80020b0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80020b4:	2300      	movs	r3, #0
 80020b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80020b8:	2301      	movs	r3, #1
 80020ba:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80020be:	2301      	movs	r3, #1
 80020c0:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80020c2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80020c6:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80020c8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80020cc:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80020ce:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80020d2:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 80020d4:	2301      	movs	r3, #1
 80020d6:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 80020da:	2300      	movs	r3, #0
 80020dc:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80020de:	2300      	movs	r3, #0
 80020e0:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80020e2:	f107 0308 	add.w	r3, r7, #8
 80020e6:	4619      	mov	r1, r3
 80020e8:	6878      	ldr	r0, [r7, #4]
 80020ea:	f7ff ff05 	bl	8001ef8 <ETH_SetDMAConfig>
}
 80020ee:	bf00      	nop
 80020f0:	3798      	adds	r7, #152	@ 0x98
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}
	...

080020f8 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80020f8:	b480      	push	{r7}
 80020fa:	b087      	sub	sp, #28
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	60f8      	str	r0, [r7, #12]
 8002100:	60b9      	str	r1, [r7, #8]
 8002102:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	3305      	adds	r3, #5
 8002108:	781b      	ldrb	r3, [r3, #0]
 800210a:	021b      	lsls	r3, r3, #8
 800210c:	687a      	ldr	r2, [r7, #4]
 800210e:	3204      	adds	r2, #4
 8002110:	7812      	ldrb	r2, [r2, #0]
 8002112:	4313      	orrs	r3, r2
 8002114:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8002116:	68ba      	ldr	r2, [r7, #8]
 8002118:	4b11      	ldr	r3, [pc, #68]	@ (8002160 <ETH_MACAddressConfig+0x68>)
 800211a:	4413      	add	r3, r2
 800211c:	461a      	mov	r2, r3
 800211e:	697b      	ldr	r3, [r7, #20]
 8002120:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	3303      	adds	r3, #3
 8002126:	781b      	ldrb	r3, [r3, #0]
 8002128:	061a      	lsls	r2, r3, #24
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	3302      	adds	r3, #2
 800212e:	781b      	ldrb	r3, [r3, #0]
 8002130:	041b      	lsls	r3, r3, #16
 8002132:	431a      	orrs	r2, r3
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	3301      	adds	r3, #1
 8002138:	781b      	ldrb	r3, [r3, #0]
 800213a:	021b      	lsls	r3, r3, #8
 800213c:	4313      	orrs	r3, r2
 800213e:	687a      	ldr	r2, [r7, #4]
 8002140:	7812      	ldrb	r2, [r2, #0]
 8002142:	4313      	orrs	r3, r2
 8002144:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8002146:	68ba      	ldr	r2, [r7, #8]
 8002148:	4b06      	ldr	r3, [pc, #24]	@ (8002164 <ETH_MACAddressConfig+0x6c>)
 800214a:	4413      	add	r3, r2
 800214c:	461a      	mov	r2, r3
 800214e:	697b      	ldr	r3, [r7, #20]
 8002150:	6013      	str	r3, [r2, #0]
}
 8002152:	bf00      	nop
 8002154:	371c      	adds	r7, #28
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr
 800215e:	bf00      	nop
 8002160:	40028040 	.word	0x40028040
 8002164:	40028044 	.word	0x40028044

08002168 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8002168:	b480      	push	{r7}
 800216a:	b085      	sub	sp, #20
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002170:	2300      	movs	r3, #0
 8002172:	60fb      	str	r3, [r7, #12]
 8002174:	e03e      	b.n	80021f4 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	68d9      	ldr	r1, [r3, #12]
 800217a:	68fa      	ldr	r2, [r7, #12]
 800217c:	4613      	mov	r3, r2
 800217e:	009b      	lsls	r3, r3, #2
 8002180:	4413      	add	r3, r2
 8002182:	00db      	lsls	r3, r3, #3
 8002184:	440b      	add	r3, r1
 8002186:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8002188:	68bb      	ldr	r3, [r7, #8]
 800218a:	2200      	movs	r2, #0
 800218c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 800218e:	68bb      	ldr	r3, [r7, #8]
 8002190:	2200      	movs	r2, #0
 8002192:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8002194:	68bb      	ldr	r3, [r7, #8]
 8002196:	2200      	movs	r2, #0
 8002198:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 800219a:	68bb      	ldr	r3, [r7, #8]
 800219c:	2200      	movs	r2, #0
 800219e:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80021a0:	68b9      	ldr	r1, [r7, #8]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	68fa      	ldr	r2, [r7, #12]
 80021a6:	3206      	adds	r2, #6
 80021a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80021b4:	68bb      	ldr	r3, [r7, #8]
 80021b6:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	2b02      	cmp	r3, #2
 80021bc:	d80c      	bhi.n	80021d8 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	68d9      	ldr	r1, [r3, #12]
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	1c5a      	adds	r2, r3, #1
 80021c6:	4613      	mov	r3, r2
 80021c8:	009b      	lsls	r3, r3, #2
 80021ca:	4413      	add	r3, r2
 80021cc:	00db      	lsls	r3, r3, #3
 80021ce:	440b      	add	r3, r1
 80021d0:	461a      	mov	r2, r3
 80021d2:	68bb      	ldr	r3, [r7, #8]
 80021d4:	60da      	str	r2, [r3, #12]
 80021d6:	e004      	b.n	80021e2 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	68db      	ldr	r3, [r3, #12]
 80021dc:	461a      	mov	r2, r3
 80021de:	68bb      	ldr	r3, [r7, #8]
 80021e0:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 80021e2:	68bb      	ldr	r3, [r7, #8]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 80021ea:	68bb      	ldr	r3, [r7, #8]
 80021ec:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	3301      	adds	r3, #1
 80021f2:	60fb      	str	r3, [r7, #12]
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	2b03      	cmp	r3, #3
 80021f8:	d9bd      	bls.n	8002176 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2200      	movs	r2, #0
 80021fe:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	68da      	ldr	r2, [r3, #12]
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800220c:	611a      	str	r2, [r3, #16]
}
 800220e:	bf00      	nop
 8002210:	3714      	adds	r7, #20
 8002212:	46bd      	mov	sp, r7
 8002214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002218:	4770      	bx	lr

0800221a <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800221a:	b480      	push	{r7}
 800221c:	b085      	sub	sp, #20
 800221e:	af00      	add	r7, sp, #0
 8002220:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002222:	2300      	movs	r3, #0
 8002224:	60fb      	str	r3, [r7, #12]
 8002226:	e048      	b.n	80022ba <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6919      	ldr	r1, [r3, #16]
 800222c:	68fa      	ldr	r2, [r7, #12]
 800222e:	4613      	mov	r3, r2
 8002230:	009b      	lsls	r3, r3, #2
 8002232:	4413      	add	r3, r2
 8002234:	00db      	lsls	r3, r3, #3
 8002236:	440b      	add	r3, r1
 8002238:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 800223a:	68bb      	ldr	r3, [r7, #8]
 800223c:	2200      	movs	r2, #0
 800223e:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8002240:	68bb      	ldr	r3, [r7, #8]
 8002242:	2200      	movs	r2, #0
 8002244:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8002246:	68bb      	ldr	r3, [r7, #8]
 8002248:	2200      	movs	r2, #0
 800224a:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 800224c:	68bb      	ldr	r3, [r7, #8]
 800224e:	2200      	movs	r2, #0
 8002250:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8002252:	68bb      	ldr	r3, [r7, #8]
 8002254:	2200      	movs	r2, #0
 8002256:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8002258:	68bb      	ldr	r3, [r7, #8]
 800225a:	2200      	movs	r2, #0
 800225c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 800225e:	68bb      	ldr	r3, [r7, #8]
 8002260:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8002264:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	695b      	ldr	r3, [r3, #20]
 800226a:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800226e:	68bb      	ldr	r3, [r7, #8]
 8002270:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8002272:	68bb      	ldr	r3, [r7, #8]
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800227a:	68bb      	ldr	r3, [r7, #8]
 800227c:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800227e:	68b9      	ldr	r1, [r7, #8]
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	68fa      	ldr	r2, [r7, #12]
 8002284:	3212      	adds	r2, #18
 8002286:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	2b02      	cmp	r3, #2
 800228e:	d80c      	bhi.n	80022aa <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6919      	ldr	r1, [r3, #16]
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	1c5a      	adds	r2, r3, #1
 8002298:	4613      	mov	r3, r2
 800229a:	009b      	lsls	r3, r3, #2
 800229c:	4413      	add	r3, r2
 800229e:	00db      	lsls	r3, r3, #3
 80022a0:	440b      	add	r3, r1
 80022a2:	461a      	mov	r2, r3
 80022a4:	68bb      	ldr	r3, [r7, #8]
 80022a6:	60da      	str	r2, [r3, #12]
 80022a8:	e004      	b.n	80022b4 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	691b      	ldr	r3, [r3, #16]
 80022ae:	461a      	mov	r2, r3
 80022b0:	68bb      	ldr	r3, [r7, #8]
 80022b2:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	3301      	adds	r3, #1
 80022b8:	60fb      	str	r3, [r7, #12]
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	2b03      	cmp	r3, #3
 80022be:	d9b3      	bls.n	8002228 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2200      	movs	r2, #0
 80022c4:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2200      	movs	r2, #0
 80022ca:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2200      	movs	r2, #0
 80022d0:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2200      	movs	r2, #0
 80022d6:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2200      	movs	r2, #0
 80022dc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	691a      	ldr	r2, [r3, #16]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80022ea:	60da      	str	r2, [r3, #12]
}
 80022ec:	bf00      	nop
 80022ee:	3714      	adds	r7, #20
 80022f0:	46bd      	mov	sp, r7
 80022f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f6:	4770      	bx	lr

080022f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022f8:	b480      	push	{r7}
 80022fa:	b089      	sub	sp, #36	@ 0x24
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
 8002300:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002302:	2300      	movs	r3, #0
 8002304:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002306:	2300      	movs	r3, #0
 8002308:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800230a:	2300      	movs	r3, #0
 800230c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800230e:	2300      	movs	r3, #0
 8002310:	61fb      	str	r3, [r7, #28]
 8002312:	e177      	b.n	8002604 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002314:	2201      	movs	r2, #1
 8002316:	69fb      	ldr	r3, [r7, #28]
 8002318:	fa02 f303 	lsl.w	r3, r2, r3
 800231c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	697a      	ldr	r2, [r7, #20]
 8002324:	4013      	ands	r3, r2
 8002326:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002328:	693a      	ldr	r2, [r7, #16]
 800232a:	697b      	ldr	r3, [r7, #20]
 800232c:	429a      	cmp	r2, r3
 800232e:	f040 8166 	bne.w	80025fe <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	f003 0303 	and.w	r3, r3, #3
 800233a:	2b01      	cmp	r3, #1
 800233c:	d005      	beq.n	800234a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002346:	2b02      	cmp	r3, #2
 8002348:	d130      	bne.n	80023ac <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	689b      	ldr	r3, [r3, #8]
 800234e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002350:	69fb      	ldr	r3, [r7, #28]
 8002352:	005b      	lsls	r3, r3, #1
 8002354:	2203      	movs	r2, #3
 8002356:	fa02 f303 	lsl.w	r3, r2, r3
 800235a:	43db      	mvns	r3, r3
 800235c:	69ba      	ldr	r2, [r7, #24]
 800235e:	4013      	ands	r3, r2
 8002360:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	68da      	ldr	r2, [r3, #12]
 8002366:	69fb      	ldr	r3, [r7, #28]
 8002368:	005b      	lsls	r3, r3, #1
 800236a:	fa02 f303 	lsl.w	r3, r2, r3
 800236e:	69ba      	ldr	r2, [r7, #24]
 8002370:	4313      	orrs	r3, r2
 8002372:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	69ba      	ldr	r2, [r7, #24]
 8002378:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002380:	2201      	movs	r2, #1
 8002382:	69fb      	ldr	r3, [r7, #28]
 8002384:	fa02 f303 	lsl.w	r3, r2, r3
 8002388:	43db      	mvns	r3, r3
 800238a:	69ba      	ldr	r2, [r7, #24]
 800238c:	4013      	ands	r3, r2
 800238e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	091b      	lsrs	r3, r3, #4
 8002396:	f003 0201 	and.w	r2, r3, #1
 800239a:	69fb      	ldr	r3, [r7, #28]
 800239c:	fa02 f303 	lsl.w	r3, r2, r3
 80023a0:	69ba      	ldr	r2, [r7, #24]
 80023a2:	4313      	orrs	r3, r2
 80023a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	69ba      	ldr	r2, [r7, #24]
 80023aa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	f003 0303 	and.w	r3, r3, #3
 80023b4:	2b03      	cmp	r3, #3
 80023b6:	d017      	beq.n	80023e8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	68db      	ldr	r3, [r3, #12]
 80023bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80023be:	69fb      	ldr	r3, [r7, #28]
 80023c0:	005b      	lsls	r3, r3, #1
 80023c2:	2203      	movs	r2, #3
 80023c4:	fa02 f303 	lsl.w	r3, r2, r3
 80023c8:	43db      	mvns	r3, r3
 80023ca:	69ba      	ldr	r2, [r7, #24]
 80023cc:	4013      	ands	r3, r2
 80023ce:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	689a      	ldr	r2, [r3, #8]
 80023d4:	69fb      	ldr	r3, [r7, #28]
 80023d6:	005b      	lsls	r3, r3, #1
 80023d8:	fa02 f303 	lsl.w	r3, r2, r3
 80023dc:	69ba      	ldr	r2, [r7, #24]
 80023de:	4313      	orrs	r3, r2
 80023e0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	69ba      	ldr	r2, [r7, #24]
 80023e6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	f003 0303 	and.w	r3, r3, #3
 80023f0:	2b02      	cmp	r3, #2
 80023f2:	d123      	bne.n	800243c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80023f4:	69fb      	ldr	r3, [r7, #28]
 80023f6:	08da      	lsrs	r2, r3, #3
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	3208      	adds	r2, #8
 80023fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002400:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002402:	69fb      	ldr	r3, [r7, #28]
 8002404:	f003 0307 	and.w	r3, r3, #7
 8002408:	009b      	lsls	r3, r3, #2
 800240a:	220f      	movs	r2, #15
 800240c:	fa02 f303 	lsl.w	r3, r2, r3
 8002410:	43db      	mvns	r3, r3
 8002412:	69ba      	ldr	r2, [r7, #24]
 8002414:	4013      	ands	r3, r2
 8002416:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	691a      	ldr	r2, [r3, #16]
 800241c:	69fb      	ldr	r3, [r7, #28]
 800241e:	f003 0307 	and.w	r3, r3, #7
 8002422:	009b      	lsls	r3, r3, #2
 8002424:	fa02 f303 	lsl.w	r3, r2, r3
 8002428:	69ba      	ldr	r2, [r7, #24]
 800242a:	4313      	orrs	r3, r2
 800242c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800242e:	69fb      	ldr	r3, [r7, #28]
 8002430:	08da      	lsrs	r2, r3, #3
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	3208      	adds	r2, #8
 8002436:	69b9      	ldr	r1, [r7, #24]
 8002438:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002442:	69fb      	ldr	r3, [r7, #28]
 8002444:	005b      	lsls	r3, r3, #1
 8002446:	2203      	movs	r2, #3
 8002448:	fa02 f303 	lsl.w	r3, r2, r3
 800244c:	43db      	mvns	r3, r3
 800244e:	69ba      	ldr	r2, [r7, #24]
 8002450:	4013      	ands	r3, r2
 8002452:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	f003 0203 	and.w	r2, r3, #3
 800245c:	69fb      	ldr	r3, [r7, #28]
 800245e:	005b      	lsls	r3, r3, #1
 8002460:	fa02 f303 	lsl.w	r3, r2, r3
 8002464:	69ba      	ldr	r2, [r7, #24]
 8002466:	4313      	orrs	r3, r2
 8002468:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	69ba      	ldr	r2, [r7, #24]
 800246e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002478:	2b00      	cmp	r3, #0
 800247a:	f000 80c0 	beq.w	80025fe <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800247e:	2300      	movs	r3, #0
 8002480:	60fb      	str	r3, [r7, #12]
 8002482:	4b66      	ldr	r3, [pc, #408]	@ (800261c <HAL_GPIO_Init+0x324>)
 8002484:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002486:	4a65      	ldr	r2, [pc, #404]	@ (800261c <HAL_GPIO_Init+0x324>)
 8002488:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800248c:	6453      	str	r3, [r2, #68]	@ 0x44
 800248e:	4b63      	ldr	r3, [pc, #396]	@ (800261c <HAL_GPIO_Init+0x324>)
 8002490:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002492:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002496:	60fb      	str	r3, [r7, #12]
 8002498:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800249a:	4a61      	ldr	r2, [pc, #388]	@ (8002620 <HAL_GPIO_Init+0x328>)
 800249c:	69fb      	ldr	r3, [r7, #28]
 800249e:	089b      	lsrs	r3, r3, #2
 80024a0:	3302      	adds	r3, #2
 80024a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80024a8:	69fb      	ldr	r3, [r7, #28]
 80024aa:	f003 0303 	and.w	r3, r3, #3
 80024ae:	009b      	lsls	r3, r3, #2
 80024b0:	220f      	movs	r2, #15
 80024b2:	fa02 f303 	lsl.w	r3, r2, r3
 80024b6:	43db      	mvns	r3, r3
 80024b8:	69ba      	ldr	r2, [r7, #24]
 80024ba:	4013      	ands	r3, r2
 80024bc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	4a58      	ldr	r2, [pc, #352]	@ (8002624 <HAL_GPIO_Init+0x32c>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d037      	beq.n	8002536 <HAL_GPIO_Init+0x23e>
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	4a57      	ldr	r2, [pc, #348]	@ (8002628 <HAL_GPIO_Init+0x330>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d031      	beq.n	8002532 <HAL_GPIO_Init+0x23a>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	4a56      	ldr	r2, [pc, #344]	@ (800262c <HAL_GPIO_Init+0x334>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d02b      	beq.n	800252e <HAL_GPIO_Init+0x236>
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	4a55      	ldr	r2, [pc, #340]	@ (8002630 <HAL_GPIO_Init+0x338>)
 80024da:	4293      	cmp	r3, r2
 80024dc:	d025      	beq.n	800252a <HAL_GPIO_Init+0x232>
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	4a54      	ldr	r2, [pc, #336]	@ (8002634 <HAL_GPIO_Init+0x33c>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d01f      	beq.n	8002526 <HAL_GPIO_Init+0x22e>
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	4a53      	ldr	r2, [pc, #332]	@ (8002638 <HAL_GPIO_Init+0x340>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d019      	beq.n	8002522 <HAL_GPIO_Init+0x22a>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	4a52      	ldr	r2, [pc, #328]	@ (800263c <HAL_GPIO_Init+0x344>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d013      	beq.n	800251e <HAL_GPIO_Init+0x226>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	4a51      	ldr	r2, [pc, #324]	@ (8002640 <HAL_GPIO_Init+0x348>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d00d      	beq.n	800251a <HAL_GPIO_Init+0x222>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	4a50      	ldr	r2, [pc, #320]	@ (8002644 <HAL_GPIO_Init+0x34c>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d007      	beq.n	8002516 <HAL_GPIO_Init+0x21e>
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	4a4f      	ldr	r2, [pc, #316]	@ (8002648 <HAL_GPIO_Init+0x350>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d101      	bne.n	8002512 <HAL_GPIO_Init+0x21a>
 800250e:	2309      	movs	r3, #9
 8002510:	e012      	b.n	8002538 <HAL_GPIO_Init+0x240>
 8002512:	230a      	movs	r3, #10
 8002514:	e010      	b.n	8002538 <HAL_GPIO_Init+0x240>
 8002516:	2308      	movs	r3, #8
 8002518:	e00e      	b.n	8002538 <HAL_GPIO_Init+0x240>
 800251a:	2307      	movs	r3, #7
 800251c:	e00c      	b.n	8002538 <HAL_GPIO_Init+0x240>
 800251e:	2306      	movs	r3, #6
 8002520:	e00a      	b.n	8002538 <HAL_GPIO_Init+0x240>
 8002522:	2305      	movs	r3, #5
 8002524:	e008      	b.n	8002538 <HAL_GPIO_Init+0x240>
 8002526:	2304      	movs	r3, #4
 8002528:	e006      	b.n	8002538 <HAL_GPIO_Init+0x240>
 800252a:	2303      	movs	r3, #3
 800252c:	e004      	b.n	8002538 <HAL_GPIO_Init+0x240>
 800252e:	2302      	movs	r3, #2
 8002530:	e002      	b.n	8002538 <HAL_GPIO_Init+0x240>
 8002532:	2301      	movs	r3, #1
 8002534:	e000      	b.n	8002538 <HAL_GPIO_Init+0x240>
 8002536:	2300      	movs	r3, #0
 8002538:	69fa      	ldr	r2, [r7, #28]
 800253a:	f002 0203 	and.w	r2, r2, #3
 800253e:	0092      	lsls	r2, r2, #2
 8002540:	4093      	lsls	r3, r2
 8002542:	69ba      	ldr	r2, [r7, #24]
 8002544:	4313      	orrs	r3, r2
 8002546:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002548:	4935      	ldr	r1, [pc, #212]	@ (8002620 <HAL_GPIO_Init+0x328>)
 800254a:	69fb      	ldr	r3, [r7, #28]
 800254c:	089b      	lsrs	r3, r3, #2
 800254e:	3302      	adds	r3, #2
 8002550:	69ba      	ldr	r2, [r7, #24]
 8002552:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002556:	4b3d      	ldr	r3, [pc, #244]	@ (800264c <HAL_GPIO_Init+0x354>)
 8002558:	689b      	ldr	r3, [r3, #8]
 800255a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800255c:	693b      	ldr	r3, [r7, #16]
 800255e:	43db      	mvns	r3, r3
 8002560:	69ba      	ldr	r2, [r7, #24]
 8002562:	4013      	ands	r3, r2
 8002564:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800256e:	2b00      	cmp	r3, #0
 8002570:	d003      	beq.n	800257a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002572:	69ba      	ldr	r2, [r7, #24]
 8002574:	693b      	ldr	r3, [r7, #16]
 8002576:	4313      	orrs	r3, r2
 8002578:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800257a:	4a34      	ldr	r2, [pc, #208]	@ (800264c <HAL_GPIO_Init+0x354>)
 800257c:	69bb      	ldr	r3, [r7, #24]
 800257e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002580:	4b32      	ldr	r3, [pc, #200]	@ (800264c <HAL_GPIO_Init+0x354>)
 8002582:	68db      	ldr	r3, [r3, #12]
 8002584:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002586:	693b      	ldr	r3, [r7, #16]
 8002588:	43db      	mvns	r3, r3
 800258a:	69ba      	ldr	r2, [r7, #24]
 800258c:	4013      	ands	r3, r2
 800258e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002598:	2b00      	cmp	r3, #0
 800259a:	d003      	beq.n	80025a4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800259c:	69ba      	ldr	r2, [r7, #24]
 800259e:	693b      	ldr	r3, [r7, #16]
 80025a0:	4313      	orrs	r3, r2
 80025a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80025a4:	4a29      	ldr	r2, [pc, #164]	@ (800264c <HAL_GPIO_Init+0x354>)
 80025a6:	69bb      	ldr	r3, [r7, #24]
 80025a8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80025aa:	4b28      	ldr	r3, [pc, #160]	@ (800264c <HAL_GPIO_Init+0x354>)
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025b0:	693b      	ldr	r3, [r7, #16]
 80025b2:	43db      	mvns	r3, r3
 80025b4:	69ba      	ldr	r2, [r7, #24]
 80025b6:	4013      	ands	r3, r2
 80025b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d003      	beq.n	80025ce <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80025c6:	69ba      	ldr	r2, [r7, #24]
 80025c8:	693b      	ldr	r3, [r7, #16]
 80025ca:	4313      	orrs	r3, r2
 80025cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80025ce:	4a1f      	ldr	r2, [pc, #124]	@ (800264c <HAL_GPIO_Init+0x354>)
 80025d0:	69bb      	ldr	r3, [r7, #24]
 80025d2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80025d4:	4b1d      	ldr	r3, [pc, #116]	@ (800264c <HAL_GPIO_Init+0x354>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025da:	693b      	ldr	r3, [r7, #16]
 80025dc:	43db      	mvns	r3, r3
 80025de:	69ba      	ldr	r2, [r7, #24]
 80025e0:	4013      	ands	r3, r2
 80025e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d003      	beq.n	80025f8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80025f0:	69ba      	ldr	r2, [r7, #24]
 80025f2:	693b      	ldr	r3, [r7, #16]
 80025f4:	4313      	orrs	r3, r2
 80025f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80025f8:	4a14      	ldr	r2, [pc, #80]	@ (800264c <HAL_GPIO_Init+0x354>)
 80025fa:	69bb      	ldr	r3, [r7, #24]
 80025fc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80025fe:	69fb      	ldr	r3, [r7, #28]
 8002600:	3301      	adds	r3, #1
 8002602:	61fb      	str	r3, [r7, #28]
 8002604:	69fb      	ldr	r3, [r7, #28]
 8002606:	2b0f      	cmp	r3, #15
 8002608:	f67f ae84 	bls.w	8002314 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800260c:	bf00      	nop
 800260e:	bf00      	nop
 8002610:	3724      	adds	r7, #36	@ 0x24
 8002612:	46bd      	mov	sp, r7
 8002614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002618:	4770      	bx	lr
 800261a:	bf00      	nop
 800261c:	40023800 	.word	0x40023800
 8002620:	40013800 	.word	0x40013800
 8002624:	40020000 	.word	0x40020000
 8002628:	40020400 	.word	0x40020400
 800262c:	40020800 	.word	0x40020800
 8002630:	40020c00 	.word	0x40020c00
 8002634:	40021000 	.word	0x40021000
 8002638:	40021400 	.word	0x40021400
 800263c:	40021800 	.word	0x40021800
 8002640:	40021c00 	.word	0x40021c00
 8002644:	40022000 	.word	0x40022000
 8002648:	40022400 	.word	0x40022400
 800264c:	40013c00 	.word	0x40013c00

08002650 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002650:	b480      	push	{r7}
 8002652:	b085      	sub	sp, #20
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
 8002658:	460b      	mov	r3, r1
 800265a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	691a      	ldr	r2, [r3, #16]
 8002660:	887b      	ldrh	r3, [r7, #2]
 8002662:	4013      	ands	r3, r2
 8002664:	2b00      	cmp	r3, #0
 8002666:	d002      	beq.n	800266e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002668:	2301      	movs	r3, #1
 800266a:	73fb      	strb	r3, [r7, #15]
 800266c:	e001      	b.n	8002672 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800266e:	2300      	movs	r3, #0
 8002670:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002672:	7bfb      	ldrb	r3, [r7, #15]
}
 8002674:	4618      	mov	r0, r3
 8002676:	3714      	adds	r7, #20
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	4770      	bx	lr

08002680 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002680:	b480      	push	{r7}
 8002682:	b083      	sub	sp, #12
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
 8002688:	460b      	mov	r3, r1
 800268a:	807b      	strh	r3, [r7, #2]
 800268c:	4613      	mov	r3, r2
 800268e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002690:	787b      	ldrb	r3, [r7, #1]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d003      	beq.n	800269e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002696:	887a      	ldrh	r2, [r7, #2]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800269c:	e003      	b.n	80026a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800269e:	887b      	ldrh	r3, [r7, #2]
 80026a0:	041a      	lsls	r2, r3, #16
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	619a      	str	r2, [r3, #24]
}
 80026a6:	bf00      	nop
 80026a8:	370c      	adds	r7, #12
 80026aa:	46bd      	mov	sp, r7
 80026ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b0:	4770      	bx	lr

080026b2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80026b2:	b480      	push	{r7}
 80026b4:	b085      	sub	sp, #20
 80026b6:	af00      	add	r7, sp, #0
 80026b8:	6078      	str	r0, [r7, #4]
 80026ba:	460b      	mov	r3, r1
 80026bc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	695b      	ldr	r3, [r3, #20]
 80026c2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80026c4:	887a      	ldrh	r2, [r7, #2]
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	4013      	ands	r3, r2
 80026ca:	041a      	lsls	r2, r3, #16
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	43d9      	mvns	r1, r3
 80026d0:	887b      	ldrh	r3, [r7, #2]
 80026d2:	400b      	ands	r3, r1
 80026d4:	431a      	orrs	r2, r3
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	619a      	str	r2, [r3, #24]
}
 80026da:	bf00      	nop
 80026dc:	3714      	adds	r7, #20
 80026de:	46bd      	mov	sp, r7
 80026e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e4:	4770      	bx	lr
	...

080026e8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b082      	sub	sp, #8
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	4603      	mov	r3, r0
 80026f0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80026f2:	4b08      	ldr	r3, [pc, #32]	@ (8002714 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80026f4:	695a      	ldr	r2, [r3, #20]
 80026f6:	88fb      	ldrh	r3, [r7, #6]
 80026f8:	4013      	ands	r3, r2
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d006      	beq.n	800270c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80026fe:	4a05      	ldr	r2, [pc, #20]	@ (8002714 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002700:	88fb      	ldrh	r3, [r7, #6]
 8002702:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002704:	88fb      	ldrh	r3, [r7, #6]
 8002706:	4618      	mov	r0, r3
 8002708:	f7fd ff14 	bl	8000534 <HAL_GPIO_EXTI_Callback>
  }
}
 800270c:	bf00      	nop
 800270e:	3708      	adds	r7, #8
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}
 8002714:	40013c00 	.word	0x40013c00

08002718 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b088      	sub	sp, #32
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d101      	bne.n	800272a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8002726:	2301      	movs	r3, #1
 8002728:	e128      	b.n	800297c <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002730:	b2db      	uxtb	r3, r3
 8002732:	2b00      	cmp	r3, #0
 8002734:	d109      	bne.n	800274a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	2200      	movs	r2, #0
 800273a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	4a90      	ldr	r2, [pc, #576]	@ (8002984 <HAL_I2S_Init+0x26c>)
 8002742:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8002744:	6878      	ldr	r0, [r7, #4]
 8002746:	f7fe fb89 	bl	8000e5c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2202      	movs	r2, #2
 800274e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	69db      	ldr	r3, [r3, #28]
 8002758:	687a      	ldr	r2, [r7, #4]
 800275a:	6812      	ldr	r2, [r2, #0]
 800275c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002760:	f023 030f 	bic.w	r3, r3, #15
 8002764:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	2202      	movs	r2, #2
 800276c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	695b      	ldr	r3, [r3, #20]
 8002772:	2b02      	cmp	r3, #2
 8002774:	d060      	beq.n	8002838 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	68db      	ldr	r3, [r3, #12]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d102      	bne.n	8002784 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800277e:	2310      	movs	r3, #16
 8002780:	617b      	str	r3, [r7, #20]
 8002782:	e001      	b.n	8002788 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8002784:	2320      	movs	r3, #32
 8002786:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	689b      	ldr	r3, [r3, #8]
 800278c:	2b20      	cmp	r3, #32
 800278e:	d802      	bhi.n	8002796 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	005b      	lsls	r3, r3, #1
 8002794:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8002796:	2001      	movs	r0, #1
 8002798:	f001 fcfa 	bl	8004190 <HAL_RCCEx_GetPeriphCLKFreq>
 800279c:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	691b      	ldr	r3, [r3, #16]
 80027a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80027a6:	d125      	bne.n	80027f4 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	68db      	ldr	r3, [r3, #12]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d010      	beq.n	80027d2 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	009b      	lsls	r3, r3, #2
 80027b4:	68fa      	ldr	r2, [r7, #12]
 80027b6:	fbb2 f2f3 	udiv	r2, r2, r3
 80027ba:	4613      	mov	r3, r2
 80027bc:	009b      	lsls	r3, r3, #2
 80027be:	4413      	add	r3, r2
 80027c0:	005b      	lsls	r3, r3, #1
 80027c2:	461a      	mov	r2, r3
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	695b      	ldr	r3, [r3, #20]
 80027c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80027cc:	3305      	adds	r3, #5
 80027ce:	613b      	str	r3, [r7, #16]
 80027d0:	e01f      	b.n	8002812 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80027d2:	697b      	ldr	r3, [r7, #20]
 80027d4:	00db      	lsls	r3, r3, #3
 80027d6:	68fa      	ldr	r2, [r7, #12]
 80027d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80027dc:	4613      	mov	r3, r2
 80027de:	009b      	lsls	r3, r3, #2
 80027e0:	4413      	add	r3, r2
 80027e2:	005b      	lsls	r3, r3, #1
 80027e4:	461a      	mov	r2, r3
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	695b      	ldr	r3, [r3, #20]
 80027ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80027ee:	3305      	adds	r3, #5
 80027f0:	613b      	str	r3, [r7, #16]
 80027f2:	e00e      	b.n	8002812 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80027f4:	68fa      	ldr	r2, [r7, #12]
 80027f6:	697b      	ldr	r3, [r7, #20]
 80027f8:	fbb2 f2f3 	udiv	r2, r2, r3
 80027fc:	4613      	mov	r3, r2
 80027fe:	009b      	lsls	r3, r3, #2
 8002800:	4413      	add	r3, r2
 8002802:	005b      	lsls	r3, r3, #1
 8002804:	461a      	mov	r2, r3
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	695b      	ldr	r3, [r3, #20]
 800280a:	fbb2 f3f3 	udiv	r3, r2, r3
 800280e:	3305      	adds	r3, #5
 8002810:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8002812:	693b      	ldr	r3, [r7, #16]
 8002814:	4a5c      	ldr	r2, [pc, #368]	@ (8002988 <HAL_I2S_Init+0x270>)
 8002816:	fba2 2303 	umull	r2, r3, r2, r3
 800281a:	08db      	lsrs	r3, r3, #3
 800281c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800281e:	693b      	ldr	r3, [r7, #16]
 8002820:	f003 0301 	and.w	r3, r3, #1
 8002824:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8002826:	693a      	ldr	r2, [r7, #16]
 8002828:	69bb      	ldr	r3, [r7, #24]
 800282a:	1ad3      	subs	r3, r2, r3
 800282c:	085b      	lsrs	r3, r3, #1
 800282e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8002830:	69bb      	ldr	r3, [r7, #24]
 8002832:	021b      	lsls	r3, r3, #8
 8002834:	61bb      	str	r3, [r7, #24]
 8002836:	e003      	b.n	8002840 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8002838:	2302      	movs	r3, #2
 800283a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 800283c:	2300      	movs	r3, #0
 800283e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8002840:	69fb      	ldr	r3, [r7, #28]
 8002842:	2b01      	cmp	r3, #1
 8002844:	d902      	bls.n	800284c <HAL_I2S_Init+0x134>
 8002846:	69fb      	ldr	r3, [r7, #28]
 8002848:	2bff      	cmp	r3, #255	@ 0xff
 800284a:	d907      	bls.n	800285c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002850:	f043 0210 	orr.w	r2, r3, #16
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8002858:	2301      	movs	r3, #1
 800285a:	e08f      	b.n	800297c <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	691a      	ldr	r2, [r3, #16]
 8002860:	69bb      	ldr	r3, [r7, #24]
 8002862:	ea42 0103 	orr.w	r1, r2, r3
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	69fa      	ldr	r2, [r7, #28]
 800286c:	430a      	orrs	r2, r1
 800286e:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	69db      	ldr	r3, [r3, #28]
 8002876:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800287a:	f023 030f 	bic.w	r3, r3, #15
 800287e:	687a      	ldr	r2, [r7, #4]
 8002880:	6851      	ldr	r1, [r2, #4]
 8002882:	687a      	ldr	r2, [r7, #4]
 8002884:	6892      	ldr	r2, [r2, #8]
 8002886:	4311      	orrs	r1, r2
 8002888:	687a      	ldr	r2, [r7, #4]
 800288a:	68d2      	ldr	r2, [r2, #12]
 800288c:	4311      	orrs	r1, r2
 800288e:	687a      	ldr	r2, [r7, #4]
 8002890:	6992      	ldr	r2, [r2, #24]
 8002892:	430a      	orrs	r2, r1
 8002894:	431a      	orrs	r2, r3
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800289e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6a1b      	ldr	r3, [r3, #32]
 80028a4:	2b01      	cmp	r3, #1
 80028a6:	d161      	bne.n	800296c <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	4a38      	ldr	r2, [pc, #224]	@ (800298c <HAL_I2S_Init+0x274>)
 80028ac:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4a37      	ldr	r2, [pc, #220]	@ (8002990 <HAL_I2S_Init+0x278>)
 80028b4:	4293      	cmp	r3, r2
 80028b6:	d101      	bne.n	80028bc <HAL_I2S_Init+0x1a4>
 80028b8:	4b36      	ldr	r3, [pc, #216]	@ (8002994 <HAL_I2S_Init+0x27c>)
 80028ba:	e001      	b.n	80028c0 <HAL_I2S_Init+0x1a8>
 80028bc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80028c0:	69db      	ldr	r3, [r3, #28]
 80028c2:	687a      	ldr	r2, [r7, #4]
 80028c4:	6812      	ldr	r2, [r2, #0]
 80028c6:	4932      	ldr	r1, [pc, #200]	@ (8002990 <HAL_I2S_Init+0x278>)
 80028c8:	428a      	cmp	r2, r1
 80028ca:	d101      	bne.n	80028d0 <HAL_I2S_Init+0x1b8>
 80028cc:	4a31      	ldr	r2, [pc, #196]	@ (8002994 <HAL_I2S_Init+0x27c>)
 80028ce:	e001      	b.n	80028d4 <HAL_I2S_Init+0x1bc>
 80028d0:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80028d4:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80028d8:	f023 030f 	bic.w	r3, r3, #15
 80028dc:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	4a2b      	ldr	r2, [pc, #172]	@ (8002990 <HAL_I2S_Init+0x278>)
 80028e4:	4293      	cmp	r3, r2
 80028e6:	d101      	bne.n	80028ec <HAL_I2S_Init+0x1d4>
 80028e8:	4b2a      	ldr	r3, [pc, #168]	@ (8002994 <HAL_I2S_Init+0x27c>)
 80028ea:	e001      	b.n	80028f0 <HAL_I2S_Init+0x1d8>
 80028ec:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80028f0:	2202      	movs	r2, #2
 80028f2:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a25      	ldr	r2, [pc, #148]	@ (8002990 <HAL_I2S_Init+0x278>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d101      	bne.n	8002902 <HAL_I2S_Init+0x1ea>
 80028fe:	4b25      	ldr	r3, [pc, #148]	@ (8002994 <HAL_I2S_Init+0x27c>)
 8002900:	e001      	b.n	8002906 <HAL_I2S_Init+0x1ee>
 8002902:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002906:	69db      	ldr	r3, [r3, #28]
 8002908:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002912:	d003      	beq.n	800291c <HAL_I2S_Init+0x204>
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d103      	bne.n	8002924 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 800291c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002920:	613b      	str	r3, [r7, #16]
 8002922:	e001      	b.n	8002928 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8002924:	2300      	movs	r3, #0
 8002926:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8002928:	693b      	ldr	r3, [r7, #16]
 800292a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	689b      	ldr	r3, [r3, #8]
 8002930:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002932:	4313      	orrs	r3, r2
 8002934:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	68db      	ldr	r3, [r3, #12]
 800293a:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800293c:	4313      	orrs	r3, r2
 800293e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	699b      	ldr	r3, [r3, #24]
 8002944:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002946:	4313      	orrs	r3, r2
 8002948:	b29a      	uxth	r2, r3
 800294a:	897b      	ldrh	r3, [r7, #10]
 800294c:	4313      	orrs	r3, r2
 800294e:	b29b      	uxth	r3, r3
 8002950:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002954:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4a0d      	ldr	r2, [pc, #52]	@ (8002990 <HAL_I2S_Init+0x278>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d101      	bne.n	8002964 <HAL_I2S_Init+0x24c>
 8002960:	4b0c      	ldr	r3, [pc, #48]	@ (8002994 <HAL_I2S_Init+0x27c>)
 8002962:	e001      	b.n	8002968 <HAL_I2S_Init+0x250>
 8002964:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002968:	897a      	ldrh	r2, [r7, #10]
 800296a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2200      	movs	r2, #0
 8002970:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2201      	movs	r2, #1
 8002976:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 800297a:	2300      	movs	r3, #0
}
 800297c:	4618      	mov	r0, r3
 800297e:	3720      	adds	r7, #32
 8002980:	46bd      	mov	sp, r7
 8002982:	bd80      	pop	{r7, pc}
 8002984:	08002c95 	.word	0x08002c95
 8002988:	cccccccd 	.word	0xcccccccd
 800298c:	08002da9 	.word	0x08002da9
 8002990:	40003800 	.word	0x40003800
 8002994:	40003400 	.word	0x40003400

08002998 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b086      	sub	sp, #24
 800299c:	af00      	add	r7, sp, #0
 800299e:	60f8      	str	r0, [r7, #12]
 80029a0:	60b9      	str	r1, [r7, #8]
 80029a2:	4613      	mov	r3, r2
 80029a4:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 80029a6:	68bb      	ldr	r3, [r7, #8]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d002      	beq.n	80029b2 <HAL_I2S_Transmit_DMA+0x1a>
 80029ac:	88fb      	ldrh	r3, [r7, #6]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d101      	bne.n	80029b6 <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 80029b2:	2301      	movs	r3, #1
 80029b4:	e08a      	b.n	8002acc <HAL_I2S_Transmit_DMA+0x134>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80029bc:	b2db      	uxtb	r3, r3
 80029be:	2b01      	cmp	r3, #1
 80029c0:	d001      	beq.n	80029c6 <HAL_I2S_Transmit_DMA+0x2e>
  {
    return HAL_BUSY;
 80029c2:	2302      	movs	r3, #2
 80029c4:	e082      	b.n	8002acc <HAL_I2S_Transmit_DMA+0x134>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80029cc:	b2db      	uxtb	r3, r3
 80029ce:	2b01      	cmp	r3, #1
 80029d0:	d101      	bne.n	80029d6 <HAL_I2S_Transmit_DMA+0x3e>
 80029d2:	2302      	movs	r3, #2
 80029d4:	e07a      	b.n	8002acc <HAL_I2S_Transmit_DMA+0x134>
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	2201      	movs	r2, #1
 80029da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	2203      	movs	r2, #3
 80029e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	2200      	movs	r2, #0
 80029ea:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pTxBuffPtr = pData;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	68ba      	ldr	r2, [r7, #8]
 80029f0:	625a      	str	r2, [r3, #36]	@ 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	69db      	ldr	r3, [r3, #28]
 80029f8:	f003 0307 	and.w	r3, r3, #7
 80029fc:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 80029fe:	697b      	ldr	r3, [r7, #20]
 8002a00:	2b03      	cmp	r3, #3
 8002a02:	d002      	beq.n	8002a0a <HAL_I2S_Transmit_DMA+0x72>
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	2b05      	cmp	r3, #5
 8002a08:	d10a      	bne.n	8002a20 <HAL_I2S_Transmit_DMA+0x88>
  {
    hi2s->TxXferSize = (Size << 1U);
 8002a0a:	88fb      	ldrh	r3, [r7, #6]
 8002a0c:	005b      	lsls	r3, r3, #1
 8002a0e:	b29a      	uxth	r2, r3
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 8002a14:	88fb      	ldrh	r3, [r7, #6]
 8002a16:	005b      	lsls	r3, r3, #1
 8002a18:	b29a      	uxth	r2, r3
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002a1e:	e005      	b.n	8002a2c <HAL_I2S_Transmit_DMA+0x94>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	88fa      	ldrh	r2, [r7, #6]
 8002a24:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	88fa      	ldrh	r2, [r7, #6]
 8002a2a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a30:	4a28      	ldr	r2, [pc, #160]	@ (8002ad4 <HAL_I2S_Transmit_DMA+0x13c>)
 8002a32:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a38:	4a27      	ldr	r2, [pc, #156]	@ (8002ad8 <HAL_I2S_Transmit_DMA+0x140>)
 8002a3a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a40:	4a26      	ldr	r2, [pc, #152]	@ (8002adc <HAL_I2S_Transmit_DMA+0x144>)
 8002a42:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	6b98      	ldr	r0, [r3, #56]	@ 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8002a4c:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8002a54:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a5a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8002a5c:	f7fe fe3a 	bl	80016d4 <HAL_DMA_Start_IT>
 8002a60:	4603      	mov	r3, r0
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d00f      	beq.n	8002a86 <HAL_I2S_Transmit_DMA+0xee>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a6a:	f043 0208 	orr.w	r2, r3, #8
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	2201      	movs	r2, #1
 8002a76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 8002a82:	2301      	movs	r3, #1
 8002a84:	e022      	b.n	8002acc <HAL_I2S_Transmit_DMA+0x134>
  }

  __HAL_UNLOCK(hi2s);
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	f003 0302 	and.w	r3, r3, #2
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d107      	bne.n	8002aac <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	685a      	ldr	r2, [r3, #4]
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f042 0202 	orr.w	r2, r2, #2
 8002aaa:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	69db      	ldr	r3, [r3, #28]
 8002ab2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d107      	bne.n	8002aca <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	69da      	ldr	r2, [r3, #28]
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002ac8:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 8002aca:	2300      	movs	r3, #0
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	3718      	adds	r7, #24
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bd80      	pop	{r7, pc}
 8002ad4:	08002b73 	.word	0x08002b73
 8002ad8:	08002b31 	.word	0x08002b31
 8002adc:	08002b8f 	.word	0x08002b8f

08002ae0 <HAL_I2S_TxHalfCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	b083      	sub	sp, #12
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxHalfCpltCallback could be implemented in the user file
   */
}
 8002ae8:	bf00      	nop
 8002aea:	370c      	adds	r7, #12
 8002aec:	46bd      	mov	sp, r7
 8002aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af2:	4770      	bx	lr

08002af4 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002af4:	b480      	push	{r7}
 8002af6:	b083      	sub	sp, #12
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8002afc:	bf00      	nop
 8002afe:	370c      	adds	r7, #12
 8002b00:	46bd      	mov	sp, r7
 8002b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b06:	4770      	bx	lr

08002b08 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b083      	sub	sp, #12
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8002b10:	bf00      	nop
 8002b12:	370c      	adds	r7, #12
 8002b14:	46bd      	mov	sp, r7
 8002b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1a:	4770      	bx	lr

08002b1c <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b083      	sub	sp, #12
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8002b24:	bf00      	nop
 8002b26:	370c      	adds	r7, #12
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2e:	4770      	bx	lr

08002b30 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b084      	sub	sp, #16
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b3c:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	69db      	ldr	r3, [r3, #28]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d10e      	bne.n	8002b64 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	685a      	ldr	r2, [r3, #4]
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f022 0202 	bic.w	r2, r2, #2
 8002b54:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	2200      	movs	r2, #0
 8002b5a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	2201      	movs	r2, #1
 8002b60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8002b64:	68f8      	ldr	r0, [r7, #12]
 8002b66:	f7ff ffc5 	bl	8002af4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002b6a:	bf00      	nop
 8002b6c:	3710      	adds	r7, #16
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}

08002b72 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002b72:	b580      	push	{r7, lr}
 8002b74:	b084      	sub	sp, #16
 8002b76:	af00      	add	r7, sp, #0
 8002b78:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b7e:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8002b80:	68f8      	ldr	r0, [r7, #12]
 8002b82:	f7ff ffad 	bl	8002ae0 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002b86:	bf00      	nop
 8002b88:	3710      	adds	r7, #16
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bd80      	pop	{r7, pc}

08002b8e <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8002b8e:	b580      	push	{r7, lr}
 8002b90:	b084      	sub	sp, #16
 8002b92:	af00      	add	r7, sp, #0
 8002b94:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b9a:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	685a      	ldr	r2, [r3, #4]
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f022 0203 	bic.w	r2, r2, #3
 8002baa:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	2200      	movs	r2, #0
 8002bb0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	2201      	movs	r2, #1
 8002bbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bc4:	f043 0208 	orr.w	r2, r3, #8
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8002bcc:	68f8      	ldr	r0, [r7, #12]
 8002bce:	f7ff ffa5 	bl	8002b1c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002bd2:	bf00      	nop
 8002bd4:	3710      	adds	r7, #16
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}

08002bda <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8002bda:	b580      	push	{r7, lr}
 8002bdc:	b082      	sub	sp, #8
 8002bde:	af00      	add	r7, sp, #0
 8002be0:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002be6:	881a      	ldrh	r2, [r3, #0]
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bf2:	1c9a      	adds	r2, r3, #2
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bfc:	b29b      	uxth	r3, r3
 8002bfe:	3b01      	subs	r3, #1
 8002c00:	b29a      	uxth	r2, r3
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c0a:	b29b      	uxth	r3, r3
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d10e      	bne.n	8002c2e <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	685a      	ldr	r2, [r3, #4]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002c1e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2201      	movs	r2, #1
 8002c24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8002c28:	6878      	ldr	r0, [r7, #4]
 8002c2a:	f7ff ff63 	bl	8002af4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002c2e:	bf00      	nop
 8002c30:	3708      	adds	r7, #8
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bd80      	pop	{r7, pc}

08002c36 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8002c36:	b580      	push	{r7, lr}
 8002c38:	b082      	sub	sp, #8
 8002c3a:	af00      	add	r7, sp, #0
 8002c3c:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	68da      	ldr	r2, [r3, #12]
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c48:	b292      	uxth	r2, r2
 8002c4a:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c50:	1c9a      	adds	r2, r3, #2
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002c5a:	b29b      	uxth	r3, r3
 8002c5c:	3b01      	subs	r3, #1
 8002c5e:	b29a      	uxth	r2, r3
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002c68:	b29b      	uxth	r3, r3
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d10e      	bne.n	8002c8c <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	685a      	ldr	r2, [r3, #4]
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002c7c:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2201      	movs	r2, #1
 8002c82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8002c86:	6878      	ldr	r0, [r7, #4]
 8002c88:	f7ff ff3e 	bl	8002b08 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002c8c:	bf00      	nop
 8002c8e:	3708      	adds	r7, #8
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bd80      	pop	{r7, pc}

08002c94 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b086      	sub	sp, #24
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	689b      	ldr	r3, [r3, #8]
 8002ca2:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002caa:	b2db      	uxtb	r3, r3
 8002cac:	2b04      	cmp	r3, #4
 8002cae:	d13a      	bne.n	8002d26 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8002cb0:	697b      	ldr	r3, [r7, #20]
 8002cb2:	f003 0301 	and.w	r3, r3, #1
 8002cb6:	2b01      	cmp	r3, #1
 8002cb8:	d109      	bne.n	8002cce <I2S_IRQHandler+0x3a>
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cc4:	2b40      	cmp	r3, #64	@ 0x40
 8002cc6:	d102      	bne.n	8002cce <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8002cc8:	6878      	ldr	r0, [r7, #4]
 8002cca:	f7ff ffb4 	bl	8002c36 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002cce:	697b      	ldr	r3, [r7, #20]
 8002cd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cd4:	2b40      	cmp	r3, #64	@ 0x40
 8002cd6:	d126      	bne.n	8002d26 <I2S_IRQHandler+0x92>
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	f003 0320 	and.w	r3, r3, #32
 8002ce2:	2b20      	cmp	r3, #32
 8002ce4:	d11f      	bne.n	8002d26 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	685a      	ldr	r2, [r3, #4]
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002cf4:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	613b      	str	r3, [r7, #16]
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	68db      	ldr	r3, [r3, #12]
 8002d00:	613b      	str	r3, [r7, #16]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	689b      	ldr	r3, [r3, #8]
 8002d08:	613b      	str	r3, [r7, #16]
 8002d0a:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2201      	movs	r2, #1
 8002d10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d18:	f043 0202 	orr.w	r2, r3, #2
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002d20:	6878      	ldr	r0, [r7, #4]
 8002d22:	f7ff fefb 	bl	8002b1c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d2c:	b2db      	uxtb	r3, r3
 8002d2e:	2b03      	cmp	r3, #3
 8002d30:	d136      	bne.n	8002da0 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8002d32:	697b      	ldr	r3, [r7, #20]
 8002d34:	f003 0302 	and.w	r3, r3, #2
 8002d38:	2b02      	cmp	r3, #2
 8002d3a:	d109      	bne.n	8002d50 <I2S_IRQHandler+0xbc>
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d46:	2b80      	cmp	r3, #128	@ 0x80
 8002d48:	d102      	bne.n	8002d50 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8002d4a:	6878      	ldr	r0, [r7, #4]
 8002d4c:	f7ff ff45 	bl	8002bda <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002d50:	697b      	ldr	r3, [r7, #20]
 8002d52:	f003 0308 	and.w	r3, r3, #8
 8002d56:	2b08      	cmp	r3, #8
 8002d58:	d122      	bne.n	8002da0 <I2S_IRQHandler+0x10c>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	f003 0320 	and.w	r3, r3, #32
 8002d64:	2b20      	cmp	r3, #32
 8002d66:	d11b      	bne.n	8002da0 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	685a      	ldr	r2, [r3, #4]
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002d76:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002d78:	2300      	movs	r3, #0
 8002d7a:	60fb      	str	r3, [r7, #12]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	689b      	ldr	r3, [r3, #8]
 8002d82:	60fb      	str	r3, [r7, #12]
 8002d84:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2201      	movs	r2, #1
 8002d8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d92:	f043 0204 	orr.w	r2, r3, #4
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002d9a:	6878      	ldr	r0, [r7, #4]
 8002d9c:	f7ff febe 	bl	8002b1c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002da0:	bf00      	nop
 8002da2:	3718      	adds	r7, #24
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}

08002da8 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b088      	sub	sp, #32
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	689b      	ldr	r3, [r3, #8]
 8002db6:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4a92      	ldr	r2, [pc, #584]	@ (8003008 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d101      	bne.n	8002dc6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8002dc2:	4b92      	ldr	r3, [pc, #584]	@ (800300c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002dc4:	e001      	b.n	8002dca <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8002dc6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	685b      	ldr	r3, [r3, #4]
 8002dd4:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4a8b      	ldr	r2, [pc, #556]	@ (8003008 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	d101      	bne.n	8002de4 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8002de0:	4b8a      	ldr	r3, [pc, #552]	@ (800300c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002de2:	e001      	b.n	8002de8 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8002de4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002df4:	d004      	beq.n	8002e00 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	f040 8099 	bne.w	8002f32 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8002e00:	69fb      	ldr	r3, [r7, #28]
 8002e02:	f003 0302 	and.w	r3, r3, #2
 8002e06:	2b02      	cmp	r3, #2
 8002e08:	d107      	bne.n	8002e1a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8002e0a:	697b      	ldr	r3, [r7, #20]
 8002e0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d002      	beq.n	8002e1a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8002e14:	6878      	ldr	r0, [r7, #4]
 8002e16:	f000 f925 	bl	8003064 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8002e1a:	69bb      	ldr	r3, [r7, #24]
 8002e1c:	f003 0301 	and.w	r3, r3, #1
 8002e20:	2b01      	cmp	r3, #1
 8002e22:	d107      	bne.n	8002e34 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8002e24:	693b      	ldr	r3, [r7, #16]
 8002e26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d002      	beq.n	8002e34 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8002e2e:	6878      	ldr	r0, [r7, #4]
 8002e30:	f000 f9c8 	bl	80031c4 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002e34:	69bb      	ldr	r3, [r7, #24]
 8002e36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e3a:	2b40      	cmp	r3, #64	@ 0x40
 8002e3c:	d13a      	bne.n	8002eb4 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8002e3e:	693b      	ldr	r3, [r7, #16]
 8002e40:	f003 0320 	and.w	r3, r3, #32
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d035      	beq.n	8002eb4 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a6e      	ldr	r2, [pc, #440]	@ (8003008 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d101      	bne.n	8002e56 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8002e52:	4b6e      	ldr	r3, [pc, #440]	@ (800300c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002e54:	e001      	b.n	8002e5a <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8002e56:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002e5a:	685a      	ldr	r2, [r3, #4]
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4969      	ldr	r1, [pc, #420]	@ (8003008 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002e62:	428b      	cmp	r3, r1
 8002e64:	d101      	bne.n	8002e6a <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8002e66:	4b69      	ldr	r3, [pc, #420]	@ (800300c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002e68:	e001      	b.n	8002e6e <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8002e6a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002e6e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002e72:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	685a      	ldr	r2, [r3, #4]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002e82:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002e84:	2300      	movs	r3, #0
 8002e86:	60fb      	str	r3, [r7, #12]
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	68db      	ldr	r3, [r3, #12]
 8002e8e:	60fb      	str	r3, [r7, #12]
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	689b      	ldr	r3, [r3, #8]
 8002e96:	60fb      	str	r3, [r7, #12]
 8002e98:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2201      	movs	r2, #1
 8002e9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ea6:	f043 0202 	orr.w	r2, r3, #2
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002eae:	6878      	ldr	r0, [r7, #4]
 8002eb0:	f7ff fe34 	bl	8002b1c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002eb4:	69fb      	ldr	r3, [r7, #28]
 8002eb6:	f003 0308 	and.w	r3, r3, #8
 8002eba:	2b08      	cmp	r3, #8
 8002ebc:	f040 80c3 	bne.w	8003046 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8002ec0:	697b      	ldr	r3, [r7, #20]
 8002ec2:	f003 0320 	and.w	r3, r3, #32
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	f000 80bd 	beq.w	8003046 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	685a      	ldr	r2, [r3, #4]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002eda:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a49      	ldr	r2, [pc, #292]	@ (8003008 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d101      	bne.n	8002eea <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8002ee6:	4b49      	ldr	r3, [pc, #292]	@ (800300c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002ee8:	e001      	b.n	8002eee <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8002eea:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002eee:	685a      	ldr	r2, [r3, #4]
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4944      	ldr	r1, [pc, #272]	@ (8003008 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002ef6:	428b      	cmp	r3, r1
 8002ef8:	d101      	bne.n	8002efe <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8002efa:	4b44      	ldr	r3, [pc, #272]	@ (800300c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002efc:	e001      	b.n	8002f02 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8002efe:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002f02:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002f06:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002f08:	2300      	movs	r3, #0
 8002f0a:	60bb      	str	r3, [r7, #8]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	60bb      	str	r3, [r7, #8]
 8002f14:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2201      	movs	r2, #1
 8002f1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f22:	f043 0204 	orr.w	r2, r3, #4
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002f2a:	6878      	ldr	r0, [r7, #4]
 8002f2c:	f7ff fdf6 	bl	8002b1c <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002f30:	e089      	b.n	8003046 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8002f32:	69bb      	ldr	r3, [r7, #24]
 8002f34:	f003 0302 	and.w	r3, r3, #2
 8002f38:	2b02      	cmp	r3, #2
 8002f3a:	d107      	bne.n	8002f4c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8002f3c:	693b      	ldr	r3, [r7, #16]
 8002f3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d002      	beq.n	8002f4c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8002f46:	6878      	ldr	r0, [r7, #4]
 8002f48:	f000 f8be 	bl	80030c8 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8002f4c:	69fb      	ldr	r3, [r7, #28]
 8002f4e:	f003 0301 	and.w	r3, r3, #1
 8002f52:	2b01      	cmp	r3, #1
 8002f54:	d107      	bne.n	8002f66 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d002      	beq.n	8002f66 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8002f60:	6878      	ldr	r0, [r7, #4]
 8002f62:	f000 f8fd 	bl	8003160 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002f66:	69fb      	ldr	r3, [r7, #28]
 8002f68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f6c:	2b40      	cmp	r3, #64	@ 0x40
 8002f6e:	d12f      	bne.n	8002fd0 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8002f70:	697b      	ldr	r3, [r7, #20]
 8002f72:	f003 0320 	and.w	r3, r3, #32
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d02a      	beq.n	8002fd0 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	685a      	ldr	r2, [r3, #4]
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002f88:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4a1e      	ldr	r2, [pc, #120]	@ (8003008 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002f90:	4293      	cmp	r3, r2
 8002f92:	d101      	bne.n	8002f98 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8002f94:	4b1d      	ldr	r3, [pc, #116]	@ (800300c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002f96:	e001      	b.n	8002f9c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8002f98:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002f9c:	685a      	ldr	r2, [r3, #4]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4919      	ldr	r1, [pc, #100]	@ (8003008 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002fa4:	428b      	cmp	r3, r1
 8002fa6:	d101      	bne.n	8002fac <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8002fa8:	4b18      	ldr	r3, [pc, #96]	@ (800300c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002faa:	e001      	b.n	8002fb0 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8002fac:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002fb0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002fb4:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2201      	movs	r2, #1
 8002fba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fc2:	f043 0202 	orr.w	r2, r3, #2
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002fca:	6878      	ldr	r0, [r7, #4]
 8002fcc:	f7ff fda6 	bl	8002b1c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002fd0:	69bb      	ldr	r3, [r7, #24]
 8002fd2:	f003 0308 	and.w	r3, r3, #8
 8002fd6:	2b08      	cmp	r3, #8
 8002fd8:	d136      	bne.n	8003048 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8002fda:	693b      	ldr	r3, [r7, #16]
 8002fdc:	f003 0320 	and.w	r3, r3, #32
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d031      	beq.n	8003048 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a07      	ldr	r2, [pc, #28]	@ (8003008 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d101      	bne.n	8002ff2 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8002fee:	4b07      	ldr	r3, [pc, #28]	@ (800300c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002ff0:	e001      	b.n	8002ff6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8002ff2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002ff6:	685a      	ldr	r2, [r3, #4]
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4902      	ldr	r1, [pc, #8]	@ (8003008 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002ffe:	428b      	cmp	r3, r1
 8003000:	d106      	bne.n	8003010 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8003002:	4b02      	ldr	r3, [pc, #8]	@ (800300c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003004:	e006      	b.n	8003014 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8003006:	bf00      	nop
 8003008:	40003800 	.word	0x40003800
 800300c:	40003400 	.word	0x40003400
 8003010:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003014:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003018:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	685a      	ldr	r2, [r3, #4]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003028:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2201      	movs	r2, #1
 800302e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003036:	f043 0204 	orr.w	r2, r3, #4
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800303e:	6878      	ldr	r0, [r7, #4]
 8003040:	f7ff fd6c 	bl	8002b1c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003044:	e000      	b.n	8003048 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003046:	bf00      	nop
}
 8003048:	bf00      	nop
 800304a:	3720      	adds	r7, #32
 800304c:	46bd      	mov	sp, r7
 800304e:	bd80      	pop	{r7, pc}

08003050 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003050:	b480      	push	{r7}
 8003052:	b083      	sub	sp, #12
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8003058:	bf00      	nop
 800305a:	370c      	adds	r7, #12
 800305c:	46bd      	mov	sp, r7
 800305e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003062:	4770      	bx	lr

08003064 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b082      	sub	sp, #8
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003070:	1c99      	adds	r1, r3, #2
 8003072:	687a      	ldr	r2, [r7, #4]
 8003074:	6251      	str	r1, [r2, #36]	@ 0x24
 8003076:	881a      	ldrh	r2, [r3, #0]
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003082:	b29b      	uxth	r3, r3
 8003084:	3b01      	subs	r3, #1
 8003086:	b29a      	uxth	r2, r3
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003090:	b29b      	uxth	r3, r3
 8003092:	2b00      	cmp	r3, #0
 8003094:	d113      	bne.n	80030be <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	685a      	ldr	r2, [r3, #4]
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80030a4:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80030aa:	b29b      	uxth	r3, r3
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d106      	bne.n	80030be <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2201      	movs	r2, #1
 80030b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80030b8:	6878      	ldr	r0, [r7, #4]
 80030ba:	f7ff ffc9 	bl	8003050 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80030be:	bf00      	nop
 80030c0:	3708      	adds	r7, #8
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}
	...

080030c8 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b082      	sub	sp, #8
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030d4:	1c99      	adds	r1, r3, #2
 80030d6:	687a      	ldr	r2, [r7, #4]
 80030d8:	6251      	str	r1, [r2, #36]	@ 0x24
 80030da:	8819      	ldrh	r1, [r3, #0]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a1d      	ldr	r2, [pc, #116]	@ (8003158 <I2SEx_TxISR_I2SExt+0x90>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d101      	bne.n	80030ea <I2SEx_TxISR_I2SExt+0x22>
 80030e6:	4b1d      	ldr	r3, [pc, #116]	@ (800315c <I2SEx_TxISR_I2SExt+0x94>)
 80030e8:	e001      	b.n	80030ee <I2SEx_TxISR_I2SExt+0x26>
 80030ea:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80030ee:	460a      	mov	r2, r1
 80030f0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030f6:	b29b      	uxth	r3, r3
 80030f8:	3b01      	subs	r3, #1
 80030fa:	b29a      	uxth	r2, r3
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003104:	b29b      	uxth	r3, r3
 8003106:	2b00      	cmp	r3, #0
 8003108:	d121      	bne.n	800314e <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a12      	ldr	r2, [pc, #72]	@ (8003158 <I2SEx_TxISR_I2SExt+0x90>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d101      	bne.n	8003118 <I2SEx_TxISR_I2SExt+0x50>
 8003114:	4b11      	ldr	r3, [pc, #68]	@ (800315c <I2SEx_TxISR_I2SExt+0x94>)
 8003116:	e001      	b.n	800311c <I2SEx_TxISR_I2SExt+0x54>
 8003118:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800311c:	685a      	ldr	r2, [r3, #4]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	490d      	ldr	r1, [pc, #52]	@ (8003158 <I2SEx_TxISR_I2SExt+0x90>)
 8003124:	428b      	cmp	r3, r1
 8003126:	d101      	bne.n	800312c <I2SEx_TxISR_I2SExt+0x64>
 8003128:	4b0c      	ldr	r3, [pc, #48]	@ (800315c <I2SEx_TxISR_I2SExt+0x94>)
 800312a:	e001      	b.n	8003130 <I2SEx_TxISR_I2SExt+0x68>
 800312c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003130:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003134:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800313a:	b29b      	uxth	r3, r3
 800313c:	2b00      	cmp	r3, #0
 800313e:	d106      	bne.n	800314e <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2201      	movs	r2, #1
 8003144:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003148:	6878      	ldr	r0, [r7, #4]
 800314a:	f7ff ff81 	bl	8003050 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800314e:	bf00      	nop
 8003150:	3708      	adds	r7, #8
 8003152:	46bd      	mov	sp, r7
 8003154:	bd80      	pop	{r7, pc}
 8003156:	bf00      	nop
 8003158:	40003800 	.word	0x40003800
 800315c:	40003400 	.word	0x40003400

08003160 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b082      	sub	sp, #8
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	68d8      	ldr	r0, [r3, #12]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003172:	1c99      	adds	r1, r3, #2
 8003174:	687a      	ldr	r2, [r7, #4]
 8003176:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8003178:	b282      	uxth	r2, r0
 800317a:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003180:	b29b      	uxth	r3, r3
 8003182:	3b01      	subs	r3, #1
 8003184:	b29a      	uxth	r2, r3
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800318e:	b29b      	uxth	r3, r3
 8003190:	2b00      	cmp	r3, #0
 8003192:	d113      	bne.n	80031bc <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	685a      	ldr	r2, [r3, #4]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80031a2:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031a8:	b29b      	uxth	r3, r3
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d106      	bne.n	80031bc <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2201      	movs	r2, #1
 80031b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80031b6:	6878      	ldr	r0, [r7, #4]
 80031b8:	f7ff ff4a 	bl	8003050 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80031bc:	bf00      	nop
 80031be:	3708      	adds	r7, #8
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bd80      	pop	{r7, pc}

080031c4 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b082      	sub	sp, #8
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a20      	ldr	r2, [pc, #128]	@ (8003254 <I2SEx_RxISR_I2SExt+0x90>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d101      	bne.n	80031da <I2SEx_RxISR_I2SExt+0x16>
 80031d6:	4b20      	ldr	r3, [pc, #128]	@ (8003258 <I2SEx_RxISR_I2SExt+0x94>)
 80031d8:	e001      	b.n	80031de <I2SEx_RxISR_I2SExt+0x1a>
 80031da:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80031de:	68d8      	ldr	r0, [r3, #12]
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031e4:	1c99      	adds	r1, r3, #2
 80031e6:	687a      	ldr	r2, [r7, #4]
 80031e8:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80031ea:	b282      	uxth	r2, r0
 80031ec:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80031f2:	b29b      	uxth	r3, r3
 80031f4:	3b01      	subs	r3, #1
 80031f6:	b29a      	uxth	r2, r3
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003200:	b29b      	uxth	r3, r3
 8003202:	2b00      	cmp	r3, #0
 8003204:	d121      	bne.n	800324a <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4a12      	ldr	r2, [pc, #72]	@ (8003254 <I2SEx_RxISR_I2SExt+0x90>)
 800320c:	4293      	cmp	r3, r2
 800320e:	d101      	bne.n	8003214 <I2SEx_RxISR_I2SExt+0x50>
 8003210:	4b11      	ldr	r3, [pc, #68]	@ (8003258 <I2SEx_RxISR_I2SExt+0x94>)
 8003212:	e001      	b.n	8003218 <I2SEx_RxISR_I2SExt+0x54>
 8003214:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003218:	685a      	ldr	r2, [r3, #4]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	490d      	ldr	r1, [pc, #52]	@ (8003254 <I2SEx_RxISR_I2SExt+0x90>)
 8003220:	428b      	cmp	r3, r1
 8003222:	d101      	bne.n	8003228 <I2SEx_RxISR_I2SExt+0x64>
 8003224:	4b0c      	ldr	r3, [pc, #48]	@ (8003258 <I2SEx_RxISR_I2SExt+0x94>)
 8003226:	e001      	b.n	800322c <I2SEx_RxISR_I2SExt+0x68>
 8003228:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800322c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003230:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003236:	b29b      	uxth	r3, r3
 8003238:	2b00      	cmp	r3, #0
 800323a:	d106      	bne.n	800324a <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2201      	movs	r2, #1
 8003240:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003244:	6878      	ldr	r0, [r7, #4]
 8003246:	f7ff ff03 	bl	8003050 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800324a:	bf00      	nop
 800324c:	3708      	adds	r7, #8
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}
 8003252:	bf00      	nop
 8003254:	40003800 	.word	0x40003800
 8003258:	40003400 	.word	0x40003400

0800325c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b086      	sub	sp, #24
 8003260:	af02      	add	r7, sp, #8
 8003262:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d101      	bne.n	800326e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800326a:	2301      	movs	r3, #1
 800326c:	e101      	b.n	8003472 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800327a:	b2db      	uxtb	r3, r3
 800327c:	2b00      	cmp	r3, #0
 800327e:	d106      	bne.n	800328e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2200      	movs	r2, #0
 8003284:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003288:	6878      	ldr	r0, [r7, #4]
 800328a:	f7fd fee3 	bl	8001054 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2203      	movs	r2, #3
 8003292:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003296:	68bb      	ldr	r3, [r7, #8]
 8003298:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800329c:	d102      	bne.n	80032a4 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2200      	movs	r2, #0
 80032a2:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4618      	mov	r0, r3
 80032aa:	f001 fd95 	bl	8004dd8 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6818      	ldr	r0, [r3, #0]
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	7c1a      	ldrb	r2, [r3, #16]
 80032b6:	f88d 2000 	strb.w	r2, [sp]
 80032ba:	3304      	adds	r3, #4
 80032bc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80032be:	f001 fd27 	bl	8004d10 <USB_CoreInit>
 80032c2:	4603      	mov	r3, r0
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d005      	beq.n	80032d4 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2202      	movs	r2, #2
 80032cc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80032d0:	2301      	movs	r3, #1
 80032d2:	e0ce      	b.n	8003472 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	2100      	movs	r1, #0
 80032da:	4618      	mov	r0, r3
 80032dc:	f001 fd8d 	bl	8004dfa <USB_SetCurrentMode>
 80032e0:	4603      	mov	r3, r0
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d005      	beq.n	80032f2 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2202      	movs	r2, #2
 80032ea:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80032ee:	2301      	movs	r3, #1
 80032f0:	e0bf      	b.n	8003472 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80032f2:	2300      	movs	r3, #0
 80032f4:	73fb      	strb	r3, [r7, #15]
 80032f6:	e04a      	b.n	800338e <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80032f8:	7bfa      	ldrb	r2, [r7, #15]
 80032fa:	6879      	ldr	r1, [r7, #4]
 80032fc:	4613      	mov	r3, r2
 80032fe:	00db      	lsls	r3, r3, #3
 8003300:	4413      	add	r3, r2
 8003302:	009b      	lsls	r3, r3, #2
 8003304:	440b      	add	r3, r1
 8003306:	3315      	adds	r3, #21
 8003308:	2201      	movs	r2, #1
 800330a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800330c:	7bfa      	ldrb	r2, [r7, #15]
 800330e:	6879      	ldr	r1, [r7, #4]
 8003310:	4613      	mov	r3, r2
 8003312:	00db      	lsls	r3, r3, #3
 8003314:	4413      	add	r3, r2
 8003316:	009b      	lsls	r3, r3, #2
 8003318:	440b      	add	r3, r1
 800331a:	3314      	adds	r3, #20
 800331c:	7bfa      	ldrb	r2, [r7, #15]
 800331e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003320:	7bfa      	ldrb	r2, [r7, #15]
 8003322:	7bfb      	ldrb	r3, [r7, #15]
 8003324:	b298      	uxth	r0, r3
 8003326:	6879      	ldr	r1, [r7, #4]
 8003328:	4613      	mov	r3, r2
 800332a:	00db      	lsls	r3, r3, #3
 800332c:	4413      	add	r3, r2
 800332e:	009b      	lsls	r3, r3, #2
 8003330:	440b      	add	r3, r1
 8003332:	332e      	adds	r3, #46	@ 0x2e
 8003334:	4602      	mov	r2, r0
 8003336:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003338:	7bfa      	ldrb	r2, [r7, #15]
 800333a:	6879      	ldr	r1, [r7, #4]
 800333c:	4613      	mov	r3, r2
 800333e:	00db      	lsls	r3, r3, #3
 8003340:	4413      	add	r3, r2
 8003342:	009b      	lsls	r3, r3, #2
 8003344:	440b      	add	r3, r1
 8003346:	3318      	adds	r3, #24
 8003348:	2200      	movs	r2, #0
 800334a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800334c:	7bfa      	ldrb	r2, [r7, #15]
 800334e:	6879      	ldr	r1, [r7, #4]
 8003350:	4613      	mov	r3, r2
 8003352:	00db      	lsls	r3, r3, #3
 8003354:	4413      	add	r3, r2
 8003356:	009b      	lsls	r3, r3, #2
 8003358:	440b      	add	r3, r1
 800335a:	331c      	adds	r3, #28
 800335c:	2200      	movs	r2, #0
 800335e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003360:	7bfa      	ldrb	r2, [r7, #15]
 8003362:	6879      	ldr	r1, [r7, #4]
 8003364:	4613      	mov	r3, r2
 8003366:	00db      	lsls	r3, r3, #3
 8003368:	4413      	add	r3, r2
 800336a:	009b      	lsls	r3, r3, #2
 800336c:	440b      	add	r3, r1
 800336e:	3320      	adds	r3, #32
 8003370:	2200      	movs	r2, #0
 8003372:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003374:	7bfa      	ldrb	r2, [r7, #15]
 8003376:	6879      	ldr	r1, [r7, #4]
 8003378:	4613      	mov	r3, r2
 800337a:	00db      	lsls	r3, r3, #3
 800337c:	4413      	add	r3, r2
 800337e:	009b      	lsls	r3, r3, #2
 8003380:	440b      	add	r3, r1
 8003382:	3324      	adds	r3, #36	@ 0x24
 8003384:	2200      	movs	r2, #0
 8003386:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003388:	7bfb      	ldrb	r3, [r7, #15]
 800338a:	3301      	adds	r3, #1
 800338c:	73fb      	strb	r3, [r7, #15]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	791b      	ldrb	r3, [r3, #4]
 8003392:	7bfa      	ldrb	r2, [r7, #15]
 8003394:	429a      	cmp	r2, r3
 8003396:	d3af      	bcc.n	80032f8 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003398:	2300      	movs	r3, #0
 800339a:	73fb      	strb	r3, [r7, #15]
 800339c:	e044      	b.n	8003428 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800339e:	7bfa      	ldrb	r2, [r7, #15]
 80033a0:	6879      	ldr	r1, [r7, #4]
 80033a2:	4613      	mov	r3, r2
 80033a4:	00db      	lsls	r3, r3, #3
 80033a6:	4413      	add	r3, r2
 80033a8:	009b      	lsls	r3, r3, #2
 80033aa:	440b      	add	r3, r1
 80033ac:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80033b0:	2200      	movs	r2, #0
 80033b2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80033b4:	7bfa      	ldrb	r2, [r7, #15]
 80033b6:	6879      	ldr	r1, [r7, #4]
 80033b8:	4613      	mov	r3, r2
 80033ba:	00db      	lsls	r3, r3, #3
 80033bc:	4413      	add	r3, r2
 80033be:	009b      	lsls	r3, r3, #2
 80033c0:	440b      	add	r3, r1
 80033c2:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80033c6:	7bfa      	ldrb	r2, [r7, #15]
 80033c8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80033ca:	7bfa      	ldrb	r2, [r7, #15]
 80033cc:	6879      	ldr	r1, [r7, #4]
 80033ce:	4613      	mov	r3, r2
 80033d0:	00db      	lsls	r3, r3, #3
 80033d2:	4413      	add	r3, r2
 80033d4:	009b      	lsls	r3, r3, #2
 80033d6:	440b      	add	r3, r1
 80033d8:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80033dc:	2200      	movs	r2, #0
 80033de:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80033e0:	7bfa      	ldrb	r2, [r7, #15]
 80033e2:	6879      	ldr	r1, [r7, #4]
 80033e4:	4613      	mov	r3, r2
 80033e6:	00db      	lsls	r3, r3, #3
 80033e8:	4413      	add	r3, r2
 80033ea:	009b      	lsls	r3, r3, #2
 80033ec:	440b      	add	r3, r1
 80033ee:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80033f2:	2200      	movs	r2, #0
 80033f4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80033f6:	7bfa      	ldrb	r2, [r7, #15]
 80033f8:	6879      	ldr	r1, [r7, #4]
 80033fa:	4613      	mov	r3, r2
 80033fc:	00db      	lsls	r3, r3, #3
 80033fe:	4413      	add	r3, r2
 8003400:	009b      	lsls	r3, r3, #2
 8003402:	440b      	add	r3, r1
 8003404:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003408:	2200      	movs	r2, #0
 800340a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800340c:	7bfa      	ldrb	r2, [r7, #15]
 800340e:	6879      	ldr	r1, [r7, #4]
 8003410:	4613      	mov	r3, r2
 8003412:	00db      	lsls	r3, r3, #3
 8003414:	4413      	add	r3, r2
 8003416:	009b      	lsls	r3, r3, #2
 8003418:	440b      	add	r3, r1
 800341a:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800341e:	2200      	movs	r2, #0
 8003420:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003422:	7bfb      	ldrb	r3, [r7, #15]
 8003424:	3301      	adds	r3, #1
 8003426:	73fb      	strb	r3, [r7, #15]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	791b      	ldrb	r3, [r3, #4]
 800342c:	7bfa      	ldrb	r2, [r7, #15]
 800342e:	429a      	cmp	r2, r3
 8003430:	d3b5      	bcc.n	800339e <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6818      	ldr	r0, [r3, #0]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	7c1a      	ldrb	r2, [r3, #16]
 800343a:	f88d 2000 	strb.w	r2, [sp]
 800343e:	3304      	adds	r3, #4
 8003440:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003442:	f001 fd27 	bl	8004e94 <USB_DevInit>
 8003446:	4603      	mov	r3, r0
 8003448:	2b00      	cmp	r3, #0
 800344a:	d005      	beq.n	8003458 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2202      	movs	r2, #2
 8003450:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003454:	2301      	movs	r3, #1
 8003456:	e00c      	b.n	8003472 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2200      	movs	r2, #0
 800345c:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2201      	movs	r2, #1
 8003462:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4618      	mov	r0, r3
 800346c:	f001 feef 	bl	800524e <USB_DevDisconnect>

  return HAL_OK;
 8003470:	2300      	movs	r3, #0
}
 8003472:	4618      	mov	r0, r3
 8003474:	3710      	adds	r7, #16
 8003476:	46bd      	mov	sp, r7
 8003478:	bd80      	pop	{r7, pc}
	...

0800347c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b086      	sub	sp, #24
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d101      	bne.n	800348e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800348a:	2301      	movs	r3, #1
 800348c:	e267      	b.n	800395e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f003 0301 	and.w	r3, r3, #1
 8003496:	2b00      	cmp	r3, #0
 8003498:	d075      	beq.n	8003586 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800349a:	4b88      	ldr	r3, [pc, #544]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 800349c:	689b      	ldr	r3, [r3, #8]
 800349e:	f003 030c 	and.w	r3, r3, #12
 80034a2:	2b04      	cmp	r3, #4
 80034a4:	d00c      	beq.n	80034c0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80034a6:	4b85      	ldr	r3, [pc, #532]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 80034a8:	689b      	ldr	r3, [r3, #8]
 80034aa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80034ae:	2b08      	cmp	r3, #8
 80034b0:	d112      	bne.n	80034d8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80034b2:	4b82      	ldr	r3, [pc, #520]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80034ba:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80034be:	d10b      	bne.n	80034d8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034c0:	4b7e      	ldr	r3, [pc, #504]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d05b      	beq.n	8003584 <HAL_RCC_OscConfig+0x108>
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d157      	bne.n	8003584 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80034d4:	2301      	movs	r3, #1
 80034d6:	e242      	b.n	800395e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	685b      	ldr	r3, [r3, #4]
 80034dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034e0:	d106      	bne.n	80034f0 <HAL_RCC_OscConfig+0x74>
 80034e2:	4b76      	ldr	r3, [pc, #472]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4a75      	ldr	r2, [pc, #468]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 80034e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034ec:	6013      	str	r3, [r2, #0]
 80034ee:	e01d      	b.n	800352c <HAL_RCC_OscConfig+0xb0>
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80034f8:	d10c      	bne.n	8003514 <HAL_RCC_OscConfig+0x98>
 80034fa:	4b70      	ldr	r3, [pc, #448]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4a6f      	ldr	r2, [pc, #444]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 8003500:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003504:	6013      	str	r3, [r2, #0]
 8003506:	4b6d      	ldr	r3, [pc, #436]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a6c      	ldr	r2, [pc, #432]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 800350c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003510:	6013      	str	r3, [r2, #0]
 8003512:	e00b      	b.n	800352c <HAL_RCC_OscConfig+0xb0>
 8003514:	4b69      	ldr	r3, [pc, #420]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a68      	ldr	r2, [pc, #416]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 800351a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800351e:	6013      	str	r3, [r2, #0]
 8003520:	4b66      	ldr	r3, [pc, #408]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a65      	ldr	r2, [pc, #404]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 8003526:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800352a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	2b00      	cmp	r3, #0
 8003532:	d013      	beq.n	800355c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003534:	f7fd ff0e 	bl	8001354 <HAL_GetTick>
 8003538:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800353a:	e008      	b.n	800354e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800353c:	f7fd ff0a 	bl	8001354 <HAL_GetTick>
 8003540:	4602      	mov	r2, r0
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	1ad3      	subs	r3, r2, r3
 8003546:	2b64      	cmp	r3, #100	@ 0x64
 8003548:	d901      	bls.n	800354e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800354a:	2303      	movs	r3, #3
 800354c:	e207      	b.n	800395e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800354e:	4b5b      	ldr	r3, [pc, #364]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003556:	2b00      	cmp	r3, #0
 8003558:	d0f0      	beq.n	800353c <HAL_RCC_OscConfig+0xc0>
 800355a:	e014      	b.n	8003586 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800355c:	f7fd fefa 	bl	8001354 <HAL_GetTick>
 8003560:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003562:	e008      	b.n	8003576 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003564:	f7fd fef6 	bl	8001354 <HAL_GetTick>
 8003568:	4602      	mov	r2, r0
 800356a:	693b      	ldr	r3, [r7, #16]
 800356c:	1ad3      	subs	r3, r2, r3
 800356e:	2b64      	cmp	r3, #100	@ 0x64
 8003570:	d901      	bls.n	8003576 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003572:	2303      	movs	r3, #3
 8003574:	e1f3      	b.n	800395e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003576:	4b51      	ldr	r3, [pc, #324]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800357e:	2b00      	cmp	r3, #0
 8003580:	d1f0      	bne.n	8003564 <HAL_RCC_OscConfig+0xe8>
 8003582:	e000      	b.n	8003586 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003584:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f003 0302 	and.w	r3, r3, #2
 800358e:	2b00      	cmp	r3, #0
 8003590:	d063      	beq.n	800365a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003592:	4b4a      	ldr	r3, [pc, #296]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 8003594:	689b      	ldr	r3, [r3, #8]
 8003596:	f003 030c 	and.w	r3, r3, #12
 800359a:	2b00      	cmp	r3, #0
 800359c:	d00b      	beq.n	80035b6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800359e:	4b47      	ldr	r3, [pc, #284]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 80035a0:	689b      	ldr	r3, [r3, #8]
 80035a2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80035a6:	2b08      	cmp	r3, #8
 80035a8:	d11c      	bne.n	80035e4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80035aa:	4b44      	ldr	r3, [pc, #272]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d116      	bne.n	80035e4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035b6:	4b41      	ldr	r3, [pc, #260]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f003 0302 	and.w	r3, r3, #2
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d005      	beq.n	80035ce <HAL_RCC_OscConfig+0x152>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	68db      	ldr	r3, [r3, #12]
 80035c6:	2b01      	cmp	r3, #1
 80035c8:	d001      	beq.n	80035ce <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80035ca:	2301      	movs	r3, #1
 80035cc:	e1c7      	b.n	800395e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035ce:	4b3b      	ldr	r3, [pc, #236]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	691b      	ldr	r3, [r3, #16]
 80035da:	00db      	lsls	r3, r3, #3
 80035dc:	4937      	ldr	r1, [pc, #220]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 80035de:	4313      	orrs	r3, r2
 80035e0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035e2:	e03a      	b.n	800365a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	68db      	ldr	r3, [r3, #12]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d020      	beq.n	800362e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80035ec:	4b34      	ldr	r3, [pc, #208]	@ (80036c0 <HAL_RCC_OscConfig+0x244>)
 80035ee:	2201      	movs	r2, #1
 80035f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035f2:	f7fd feaf 	bl	8001354 <HAL_GetTick>
 80035f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035f8:	e008      	b.n	800360c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035fa:	f7fd feab 	bl	8001354 <HAL_GetTick>
 80035fe:	4602      	mov	r2, r0
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	1ad3      	subs	r3, r2, r3
 8003604:	2b02      	cmp	r3, #2
 8003606:	d901      	bls.n	800360c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003608:	2303      	movs	r3, #3
 800360a:	e1a8      	b.n	800395e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800360c:	4b2b      	ldr	r3, [pc, #172]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f003 0302 	and.w	r3, r3, #2
 8003614:	2b00      	cmp	r3, #0
 8003616:	d0f0      	beq.n	80035fa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003618:	4b28      	ldr	r3, [pc, #160]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	691b      	ldr	r3, [r3, #16]
 8003624:	00db      	lsls	r3, r3, #3
 8003626:	4925      	ldr	r1, [pc, #148]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 8003628:	4313      	orrs	r3, r2
 800362a:	600b      	str	r3, [r1, #0]
 800362c:	e015      	b.n	800365a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800362e:	4b24      	ldr	r3, [pc, #144]	@ (80036c0 <HAL_RCC_OscConfig+0x244>)
 8003630:	2200      	movs	r2, #0
 8003632:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003634:	f7fd fe8e 	bl	8001354 <HAL_GetTick>
 8003638:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800363a:	e008      	b.n	800364e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800363c:	f7fd fe8a 	bl	8001354 <HAL_GetTick>
 8003640:	4602      	mov	r2, r0
 8003642:	693b      	ldr	r3, [r7, #16]
 8003644:	1ad3      	subs	r3, r2, r3
 8003646:	2b02      	cmp	r3, #2
 8003648:	d901      	bls.n	800364e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800364a:	2303      	movs	r3, #3
 800364c:	e187      	b.n	800395e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800364e:	4b1b      	ldr	r3, [pc, #108]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f003 0302 	and.w	r3, r3, #2
 8003656:	2b00      	cmp	r3, #0
 8003658:	d1f0      	bne.n	800363c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f003 0308 	and.w	r3, r3, #8
 8003662:	2b00      	cmp	r3, #0
 8003664:	d036      	beq.n	80036d4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	695b      	ldr	r3, [r3, #20]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d016      	beq.n	800369c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800366e:	4b15      	ldr	r3, [pc, #84]	@ (80036c4 <HAL_RCC_OscConfig+0x248>)
 8003670:	2201      	movs	r2, #1
 8003672:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003674:	f7fd fe6e 	bl	8001354 <HAL_GetTick>
 8003678:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800367a:	e008      	b.n	800368e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800367c:	f7fd fe6a 	bl	8001354 <HAL_GetTick>
 8003680:	4602      	mov	r2, r0
 8003682:	693b      	ldr	r3, [r7, #16]
 8003684:	1ad3      	subs	r3, r2, r3
 8003686:	2b02      	cmp	r3, #2
 8003688:	d901      	bls.n	800368e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800368a:	2303      	movs	r3, #3
 800368c:	e167      	b.n	800395e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800368e:	4b0b      	ldr	r3, [pc, #44]	@ (80036bc <HAL_RCC_OscConfig+0x240>)
 8003690:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003692:	f003 0302 	and.w	r3, r3, #2
 8003696:	2b00      	cmp	r3, #0
 8003698:	d0f0      	beq.n	800367c <HAL_RCC_OscConfig+0x200>
 800369a:	e01b      	b.n	80036d4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800369c:	4b09      	ldr	r3, [pc, #36]	@ (80036c4 <HAL_RCC_OscConfig+0x248>)
 800369e:	2200      	movs	r2, #0
 80036a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036a2:	f7fd fe57 	bl	8001354 <HAL_GetTick>
 80036a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80036a8:	e00e      	b.n	80036c8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036aa:	f7fd fe53 	bl	8001354 <HAL_GetTick>
 80036ae:	4602      	mov	r2, r0
 80036b0:	693b      	ldr	r3, [r7, #16]
 80036b2:	1ad3      	subs	r3, r2, r3
 80036b4:	2b02      	cmp	r3, #2
 80036b6:	d907      	bls.n	80036c8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80036b8:	2303      	movs	r3, #3
 80036ba:	e150      	b.n	800395e <HAL_RCC_OscConfig+0x4e2>
 80036bc:	40023800 	.word	0x40023800
 80036c0:	42470000 	.word	0x42470000
 80036c4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80036c8:	4b88      	ldr	r3, [pc, #544]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 80036ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036cc:	f003 0302 	and.w	r3, r3, #2
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d1ea      	bne.n	80036aa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f003 0304 	and.w	r3, r3, #4
 80036dc:	2b00      	cmp	r3, #0
 80036de:	f000 8097 	beq.w	8003810 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036e2:	2300      	movs	r3, #0
 80036e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80036e6:	4b81      	ldr	r3, [pc, #516]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 80036e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d10f      	bne.n	8003712 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036f2:	2300      	movs	r3, #0
 80036f4:	60bb      	str	r3, [r7, #8]
 80036f6:	4b7d      	ldr	r3, [pc, #500]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 80036f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036fa:	4a7c      	ldr	r2, [pc, #496]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 80036fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003700:	6413      	str	r3, [r2, #64]	@ 0x40
 8003702:	4b7a      	ldr	r3, [pc, #488]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 8003704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003706:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800370a:	60bb      	str	r3, [r7, #8]
 800370c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800370e:	2301      	movs	r3, #1
 8003710:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003712:	4b77      	ldr	r3, [pc, #476]	@ (80038f0 <HAL_RCC_OscConfig+0x474>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800371a:	2b00      	cmp	r3, #0
 800371c:	d118      	bne.n	8003750 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800371e:	4b74      	ldr	r3, [pc, #464]	@ (80038f0 <HAL_RCC_OscConfig+0x474>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	4a73      	ldr	r2, [pc, #460]	@ (80038f0 <HAL_RCC_OscConfig+0x474>)
 8003724:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003728:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800372a:	f7fd fe13 	bl	8001354 <HAL_GetTick>
 800372e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003730:	e008      	b.n	8003744 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003732:	f7fd fe0f 	bl	8001354 <HAL_GetTick>
 8003736:	4602      	mov	r2, r0
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	1ad3      	subs	r3, r2, r3
 800373c:	2b02      	cmp	r3, #2
 800373e:	d901      	bls.n	8003744 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003740:	2303      	movs	r3, #3
 8003742:	e10c      	b.n	800395e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003744:	4b6a      	ldr	r3, [pc, #424]	@ (80038f0 <HAL_RCC_OscConfig+0x474>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800374c:	2b00      	cmp	r3, #0
 800374e:	d0f0      	beq.n	8003732 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	689b      	ldr	r3, [r3, #8]
 8003754:	2b01      	cmp	r3, #1
 8003756:	d106      	bne.n	8003766 <HAL_RCC_OscConfig+0x2ea>
 8003758:	4b64      	ldr	r3, [pc, #400]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 800375a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800375c:	4a63      	ldr	r2, [pc, #396]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 800375e:	f043 0301 	orr.w	r3, r3, #1
 8003762:	6713      	str	r3, [r2, #112]	@ 0x70
 8003764:	e01c      	b.n	80037a0 <HAL_RCC_OscConfig+0x324>
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	689b      	ldr	r3, [r3, #8]
 800376a:	2b05      	cmp	r3, #5
 800376c:	d10c      	bne.n	8003788 <HAL_RCC_OscConfig+0x30c>
 800376e:	4b5f      	ldr	r3, [pc, #380]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 8003770:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003772:	4a5e      	ldr	r2, [pc, #376]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 8003774:	f043 0304 	orr.w	r3, r3, #4
 8003778:	6713      	str	r3, [r2, #112]	@ 0x70
 800377a:	4b5c      	ldr	r3, [pc, #368]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 800377c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800377e:	4a5b      	ldr	r2, [pc, #364]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 8003780:	f043 0301 	orr.w	r3, r3, #1
 8003784:	6713      	str	r3, [r2, #112]	@ 0x70
 8003786:	e00b      	b.n	80037a0 <HAL_RCC_OscConfig+0x324>
 8003788:	4b58      	ldr	r3, [pc, #352]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 800378a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800378c:	4a57      	ldr	r2, [pc, #348]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 800378e:	f023 0301 	bic.w	r3, r3, #1
 8003792:	6713      	str	r3, [r2, #112]	@ 0x70
 8003794:	4b55      	ldr	r3, [pc, #340]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 8003796:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003798:	4a54      	ldr	r2, [pc, #336]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 800379a:	f023 0304 	bic.w	r3, r3, #4
 800379e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	689b      	ldr	r3, [r3, #8]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d015      	beq.n	80037d4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037a8:	f7fd fdd4 	bl	8001354 <HAL_GetTick>
 80037ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037ae:	e00a      	b.n	80037c6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037b0:	f7fd fdd0 	bl	8001354 <HAL_GetTick>
 80037b4:	4602      	mov	r2, r0
 80037b6:	693b      	ldr	r3, [r7, #16]
 80037b8:	1ad3      	subs	r3, r2, r3
 80037ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037be:	4293      	cmp	r3, r2
 80037c0:	d901      	bls.n	80037c6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80037c2:	2303      	movs	r3, #3
 80037c4:	e0cb      	b.n	800395e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037c6:	4b49      	ldr	r3, [pc, #292]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 80037c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037ca:	f003 0302 	and.w	r3, r3, #2
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d0ee      	beq.n	80037b0 <HAL_RCC_OscConfig+0x334>
 80037d2:	e014      	b.n	80037fe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037d4:	f7fd fdbe 	bl	8001354 <HAL_GetTick>
 80037d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037da:	e00a      	b.n	80037f2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037dc:	f7fd fdba 	bl	8001354 <HAL_GetTick>
 80037e0:	4602      	mov	r2, r0
 80037e2:	693b      	ldr	r3, [r7, #16]
 80037e4:	1ad3      	subs	r3, r2, r3
 80037e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d901      	bls.n	80037f2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80037ee:	2303      	movs	r3, #3
 80037f0:	e0b5      	b.n	800395e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037f2:	4b3e      	ldr	r3, [pc, #248]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 80037f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037f6:	f003 0302 	and.w	r3, r3, #2
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d1ee      	bne.n	80037dc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80037fe:	7dfb      	ldrb	r3, [r7, #23]
 8003800:	2b01      	cmp	r3, #1
 8003802:	d105      	bne.n	8003810 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003804:	4b39      	ldr	r3, [pc, #228]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 8003806:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003808:	4a38      	ldr	r2, [pc, #224]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 800380a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800380e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	699b      	ldr	r3, [r3, #24]
 8003814:	2b00      	cmp	r3, #0
 8003816:	f000 80a1 	beq.w	800395c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800381a:	4b34      	ldr	r3, [pc, #208]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 800381c:	689b      	ldr	r3, [r3, #8]
 800381e:	f003 030c 	and.w	r3, r3, #12
 8003822:	2b08      	cmp	r3, #8
 8003824:	d05c      	beq.n	80038e0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	699b      	ldr	r3, [r3, #24]
 800382a:	2b02      	cmp	r3, #2
 800382c:	d141      	bne.n	80038b2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800382e:	4b31      	ldr	r3, [pc, #196]	@ (80038f4 <HAL_RCC_OscConfig+0x478>)
 8003830:	2200      	movs	r2, #0
 8003832:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003834:	f7fd fd8e 	bl	8001354 <HAL_GetTick>
 8003838:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800383a:	e008      	b.n	800384e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800383c:	f7fd fd8a 	bl	8001354 <HAL_GetTick>
 8003840:	4602      	mov	r2, r0
 8003842:	693b      	ldr	r3, [r7, #16]
 8003844:	1ad3      	subs	r3, r2, r3
 8003846:	2b02      	cmp	r3, #2
 8003848:	d901      	bls.n	800384e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800384a:	2303      	movs	r3, #3
 800384c:	e087      	b.n	800395e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800384e:	4b27      	ldr	r3, [pc, #156]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003856:	2b00      	cmp	r3, #0
 8003858:	d1f0      	bne.n	800383c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	69da      	ldr	r2, [r3, #28]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6a1b      	ldr	r3, [r3, #32]
 8003862:	431a      	orrs	r2, r3
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003868:	019b      	lsls	r3, r3, #6
 800386a:	431a      	orrs	r2, r3
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003870:	085b      	lsrs	r3, r3, #1
 8003872:	3b01      	subs	r3, #1
 8003874:	041b      	lsls	r3, r3, #16
 8003876:	431a      	orrs	r2, r3
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800387c:	061b      	lsls	r3, r3, #24
 800387e:	491b      	ldr	r1, [pc, #108]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 8003880:	4313      	orrs	r3, r2
 8003882:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003884:	4b1b      	ldr	r3, [pc, #108]	@ (80038f4 <HAL_RCC_OscConfig+0x478>)
 8003886:	2201      	movs	r2, #1
 8003888:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800388a:	f7fd fd63 	bl	8001354 <HAL_GetTick>
 800388e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003890:	e008      	b.n	80038a4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003892:	f7fd fd5f 	bl	8001354 <HAL_GetTick>
 8003896:	4602      	mov	r2, r0
 8003898:	693b      	ldr	r3, [r7, #16]
 800389a:	1ad3      	subs	r3, r2, r3
 800389c:	2b02      	cmp	r3, #2
 800389e:	d901      	bls.n	80038a4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80038a0:	2303      	movs	r3, #3
 80038a2:	e05c      	b.n	800395e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038a4:	4b11      	ldr	r3, [pc, #68]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d0f0      	beq.n	8003892 <HAL_RCC_OscConfig+0x416>
 80038b0:	e054      	b.n	800395c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038b2:	4b10      	ldr	r3, [pc, #64]	@ (80038f4 <HAL_RCC_OscConfig+0x478>)
 80038b4:	2200      	movs	r2, #0
 80038b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038b8:	f7fd fd4c 	bl	8001354 <HAL_GetTick>
 80038bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038be:	e008      	b.n	80038d2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038c0:	f7fd fd48 	bl	8001354 <HAL_GetTick>
 80038c4:	4602      	mov	r2, r0
 80038c6:	693b      	ldr	r3, [r7, #16]
 80038c8:	1ad3      	subs	r3, r2, r3
 80038ca:	2b02      	cmp	r3, #2
 80038cc:	d901      	bls.n	80038d2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80038ce:	2303      	movs	r3, #3
 80038d0:	e045      	b.n	800395e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038d2:	4b06      	ldr	r3, [pc, #24]	@ (80038ec <HAL_RCC_OscConfig+0x470>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d1f0      	bne.n	80038c0 <HAL_RCC_OscConfig+0x444>
 80038de:	e03d      	b.n	800395c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	699b      	ldr	r3, [r3, #24]
 80038e4:	2b01      	cmp	r3, #1
 80038e6:	d107      	bne.n	80038f8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80038e8:	2301      	movs	r3, #1
 80038ea:	e038      	b.n	800395e <HAL_RCC_OscConfig+0x4e2>
 80038ec:	40023800 	.word	0x40023800
 80038f0:	40007000 	.word	0x40007000
 80038f4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80038f8:	4b1b      	ldr	r3, [pc, #108]	@ (8003968 <HAL_RCC_OscConfig+0x4ec>)
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	699b      	ldr	r3, [r3, #24]
 8003902:	2b01      	cmp	r3, #1
 8003904:	d028      	beq.n	8003958 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003910:	429a      	cmp	r2, r3
 8003912:	d121      	bne.n	8003958 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800391e:	429a      	cmp	r2, r3
 8003920:	d11a      	bne.n	8003958 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003922:	68fa      	ldr	r2, [r7, #12]
 8003924:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003928:	4013      	ands	r3, r2
 800392a:	687a      	ldr	r2, [r7, #4]
 800392c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800392e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003930:	4293      	cmp	r3, r2
 8003932:	d111      	bne.n	8003958 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800393e:	085b      	lsrs	r3, r3, #1
 8003940:	3b01      	subs	r3, #1
 8003942:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003944:	429a      	cmp	r2, r3
 8003946:	d107      	bne.n	8003958 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003952:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003954:	429a      	cmp	r2, r3
 8003956:	d001      	beq.n	800395c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	e000      	b.n	800395e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800395c:	2300      	movs	r3, #0
}
 800395e:	4618      	mov	r0, r3
 8003960:	3718      	adds	r7, #24
 8003962:	46bd      	mov	sp, r7
 8003964:	bd80      	pop	{r7, pc}
 8003966:	bf00      	nop
 8003968:	40023800 	.word	0x40023800

0800396c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b084      	sub	sp, #16
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
 8003974:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d101      	bne.n	8003980 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	e0cc      	b.n	8003b1a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003980:	4b68      	ldr	r3, [pc, #416]	@ (8003b24 <HAL_RCC_ClockConfig+0x1b8>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f003 030f 	and.w	r3, r3, #15
 8003988:	683a      	ldr	r2, [r7, #0]
 800398a:	429a      	cmp	r2, r3
 800398c:	d90c      	bls.n	80039a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800398e:	4b65      	ldr	r3, [pc, #404]	@ (8003b24 <HAL_RCC_ClockConfig+0x1b8>)
 8003990:	683a      	ldr	r2, [r7, #0]
 8003992:	b2d2      	uxtb	r2, r2
 8003994:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003996:	4b63      	ldr	r3, [pc, #396]	@ (8003b24 <HAL_RCC_ClockConfig+0x1b8>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f003 030f 	and.w	r3, r3, #15
 800399e:	683a      	ldr	r2, [r7, #0]
 80039a0:	429a      	cmp	r2, r3
 80039a2:	d001      	beq.n	80039a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80039a4:	2301      	movs	r3, #1
 80039a6:	e0b8      	b.n	8003b1a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f003 0302 	and.w	r3, r3, #2
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d020      	beq.n	80039f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f003 0304 	and.w	r3, r3, #4
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d005      	beq.n	80039cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80039c0:	4b59      	ldr	r3, [pc, #356]	@ (8003b28 <HAL_RCC_ClockConfig+0x1bc>)
 80039c2:	689b      	ldr	r3, [r3, #8]
 80039c4:	4a58      	ldr	r2, [pc, #352]	@ (8003b28 <HAL_RCC_ClockConfig+0x1bc>)
 80039c6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80039ca:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f003 0308 	and.w	r3, r3, #8
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d005      	beq.n	80039e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80039d8:	4b53      	ldr	r3, [pc, #332]	@ (8003b28 <HAL_RCC_ClockConfig+0x1bc>)
 80039da:	689b      	ldr	r3, [r3, #8]
 80039dc:	4a52      	ldr	r2, [pc, #328]	@ (8003b28 <HAL_RCC_ClockConfig+0x1bc>)
 80039de:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80039e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039e4:	4b50      	ldr	r3, [pc, #320]	@ (8003b28 <HAL_RCC_ClockConfig+0x1bc>)
 80039e6:	689b      	ldr	r3, [r3, #8]
 80039e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	689b      	ldr	r3, [r3, #8]
 80039f0:	494d      	ldr	r1, [pc, #308]	@ (8003b28 <HAL_RCC_ClockConfig+0x1bc>)
 80039f2:	4313      	orrs	r3, r2
 80039f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f003 0301 	and.w	r3, r3, #1
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d044      	beq.n	8003a8c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	2b01      	cmp	r3, #1
 8003a08:	d107      	bne.n	8003a1a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a0a:	4b47      	ldr	r3, [pc, #284]	@ (8003b28 <HAL_RCC_ClockConfig+0x1bc>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d119      	bne.n	8003a4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a16:	2301      	movs	r3, #1
 8003a18:	e07f      	b.n	8003b1a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	685b      	ldr	r3, [r3, #4]
 8003a1e:	2b02      	cmp	r3, #2
 8003a20:	d003      	beq.n	8003a2a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a26:	2b03      	cmp	r3, #3
 8003a28:	d107      	bne.n	8003a3a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a2a:	4b3f      	ldr	r3, [pc, #252]	@ (8003b28 <HAL_RCC_ClockConfig+0x1bc>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d109      	bne.n	8003a4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	e06f      	b.n	8003b1a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a3a:	4b3b      	ldr	r3, [pc, #236]	@ (8003b28 <HAL_RCC_ClockConfig+0x1bc>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f003 0302 	and.w	r3, r3, #2
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d101      	bne.n	8003a4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a46:	2301      	movs	r3, #1
 8003a48:	e067      	b.n	8003b1a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a4a:	4b37      	ldr	r3, [pc, #220]	@ (8003b28 <HAL_RCC_ClockConfig+0x1bc>)
 8003a4c:	689b      	ldr	r3, [r3, #8]
 8003a4e:	f023 0203 	bic.w	r2, r3, #3
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	4934      	ldr	r1, [pc, #208]	@ (8003b28 <HAL_RCC_ClockConfig+0x1bc>)
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a5c:	f7fd fc7a 	bl	8001354 <HAL_GetTick>
 8003a60:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a62:	e00a      	b.n	8003a7a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a64:	f7fd fc76 	bl	8001354 <HAL_GetTick>
 8003a68:	4602      	mov	r2, r0
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	1ad3      	subs	r3, r2, r3
 8003a6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d901      	bls.n	8003a7a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003a76:	2303      	movs	r3, #3
 8003a78:	e04f      	b.n	8003b1a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a7a:	4b2b      	ldr	r3, [pc, #172]	@ (8003b28 <HAL_RCC_ClockConfig+0x1bc>)
 8003a7c:	689b      	ldr	r3, [r3, #8]
 8003a7e:	f003 020c 	and.w	r2, r3, #12
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	009b      	lsls	r3, r3, #2
 8003a88:	429a      	cmp	r2, r3
 8003a8a:	d1eb      	bne.n	8003a64 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003a8c:	4b25      	ldr	r3, [pc, #148]	@ (8003b24 <HAL_RCC_ClockConfig+0x1b8>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f003 030f 	and.w	r3, r3, #15
 8003a94:	683a      	ldr	r2, [r7, #0]
 8003a96:	429a      	cmp	r2, r3
 8003a98:	d20c      	bcs.n	8003ab4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a9a:	4b22      	ldr	r3, [pc, #136]	@ (8003b24 <HAL_RCC_ClockConfig+0x1b8>)
 8003a9c:	683a      	ldr	r2, [r7, #0]
 8003a9e:	b2d2      	uxtb	r2, r2
 8003aa0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003aa2:	4b20      	ldr	r3, [pc, #128]	@ (8003b24 <HAL_RCC_ClockConfig+0x1b8>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f003 030f 	and.w	r3, r3, #15
 8003aaa:	683a      	ldr	r2, [r7, #0]
 8003aac:	429a      	cmp	r2, r3
 8003aae:	d001      	beq.n	8003ab4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e032      	b.n	8003b1a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f003 0304 	and.w	r3, r3, #4
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d008      	beq.n	8003ad2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ac0:	4b19      	ldr	r3, [pc, #100]	@ (8003b28 <HAL_RCC_ClockConfig+0x1bc>)
 8003ac2:	689b      	ldr	r3, [r3, #8]
 8003ac4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	68db      	ldr	r3, [r3, #12]
 8003acc:	4916      	ldr	r1, [pc, #88]	@ (8003b28 <HAL_RCC_ClockConfig+0x1bc>)
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f003 0308 	and.w	r3, r3, #8
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d009      	beq.n	8003af2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ade:	4b12      	ldr	r3, [pc, #72]	@ (8003b28 <HAL_RCC_ClockConfig+0x1bc>)
 8003ae0:	689b      	ldr	r3, [r3, #8]
 8003ae2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	691b      	ldr	r3, [r3, #16]
 8003aea:	00db      	lsls	r3, r3, #3
 8003aec:	490e      	ldr	r1, [pc, #56]	@ (8003b28 <HAL_RCC_ClockConfig+0x1bc>)
 8003aee:	4313      	orrs	r3, r2
 8003af0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003af2:	f000 f821 	bl	8003b38 <HAL_RCC_GetSysClockFreq>
 8003af6:	4602      	mov	r2, r0
 8003af8:	4b0b      	ldr	r3, [pc, #44]	@ (8003b28 <HAL_RCC_ClockConfig+0x1bc>)
 8003afa:	689b      	ldr	r3, [r3, #8]
 8003afc:	091b      	lsrs	r3, r3, #4
 8003afe:	f003 030f 	and.w	r3, r3, #15
 8003b02:	490a      	ldr	r1, [pc, #40]	@ (8003b2c <HAL_RCC_ClockConfig+0x1c0>)
 8003b04:	5ccb      	ldrb	r3, [r1, r3]
 8003b06:	fa22 f303 	lsr.w	r3, r2, r3
 8003b0a:	4a09      	ldr	r2, [pc, #36]	@ (8003b30 <HAL_RCC_ClockConfig+0x1c4>)
 8003b0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003b0e:	4b09      	ldr	r3, [pc, #36]	@ (8003b34 <HAL_RCC_ClockConfig+0x1c8>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4618      	mov	r0, r3
 8003b14:	f7fd faf8 	bl	8001108 <HAL_InitTick>

  return HAL_OK;
 8003b18:	2300      	movs	r3, #0
}
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	3710      	adds	r7, #16
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	bd80      	pop	{r7, pc}
 8003b22:	bf00      	nop
 8003b24:	40023c00 	.word	0x40023c00
 8003b28:	40023800 	.word	0x40023800
 8003b2c:	08009218 	.word	0x08009218
 8003b30:	20000000 	.word	0x20000000
 8003b34:	20000004 	.word	0x20000004

08003b38 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b3c:	b094      	sub	sp, #80	@ 0x50
 8003b3e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003b40:	2300      	movs	r3, #0
 8003b42:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003b44:	2300      	movs	r3, #0
 8003b46:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003b48:	2300      	movs	r3, #0
 8003b4a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003b50:	4b79      	ldr	r3, [pc, #484]	@ (8003d38 <HAL_RCC_GetSysClockFreq+0x200>)
 8003b52:	689b      	ldr	r3, [r3, #8]
 8003b54:	f003 030c 	and.w	r3, r3, #12
 8003b58:	2b08      	cmp	r3, #8
 8003b5a:	d00d      	beq.n	8003b78 <HAL_RCC_GetSysClockFreq+0x40>
 8003b5c:	2b08      	cmp	r3, #8
 8003b5e:	f200 80e1 	bhi.w	8003d24 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d002      	beq.n	8003b6c <HAL_RCC_GetSysClockFreq+0x34>
 8003b66:	2b04      	cmp	r3, #4
 8003b68:	d003      	beq.n	8003b72 <HAL_RCC_GetSysClockFreq+0x3a>
 8003b6a:	e0db      	b.n	8003d24 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003b6c:	4b73      	ldr	r3, [pc, #460]	@ (8003d3c <HAL_RCC_GetSysClockFreq+0x204>)
 8003b6e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003b70:	e0db      	b.n	8003d2a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003b72:	4b73      	ldr	r3, [pc, #460]	@ (8003d40 <HAL_RCC_GetSysClockFreq+0x208>)
 8003b74:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003b76:	e0d8      	b.n	8003d2a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003b78:	4b6f      	ldr	r3, [pc, #444]	@ (8003d38 <HAL_RCC_GetSysClockFreq+0x200>)
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003b80:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003b82:	4b6d      	ldr	r3, [pc, #436]	@ (8003d38 <HAL_RCC_GetSysClockFreq+0x200>)
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d063      	beq.n	8003c56 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b8e:	4b6a      	ldr	r3, [pc, #424]	@ (8003d38 <HAL_RCC_GetSysClockFreq+0x200>)
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	099b      	lsrs	r3, r3, #6
 8003b94:	2200      	movs	r2, #0
 8003b96:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003b98:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003b9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ba0:	633b      	str	r3, [r7, #48]	@ 0x30
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ba6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003baa:	4622      	mov	r2, r4
 8003bac:	462b      	mov	r3, r5
 8003bae:	f04f 0000 	mov.w	r0, #0
 8003bb2:	f04f 0100 	mov.w	r1, #0
 8003bb6:	0159      	lsls	r1, r3, #5
 8003bb8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003bbc:	0150      	lsls	r0, r2, #5
 8003bbe:	4602      	mov	r2, r0
 8003bc0:	460b      	mov	r3, r1
 8003bc2:	4621      	mov	r1, r4
 8003bc4:	1a51      	subs	r1, r2, r1
 8003bc6:	6139      	str	r1, [r7, #16]
 8003bc8:	4629      	mov	r1, r5
 8003bca:	eb63 0301 	sbc.w	r3, r3, r1
 8003bce:	617b      	str	r3, [r7, #20]
 8003bd0:	f04f 0200 	mov.w	r2, #0
 8003bd4:	f04f 0300 	mov.w	r3, #0
 8003bd8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003bdc:	4659      	mov	r1, fp
 8003bde:	018b      	lsls	r3, r1, #6
 8003be0:	4651      	mov	r1, sl
 8003be2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003be6:	4651      	mov	r1, sl
 8003be8:	018a      	lsls	r2, r1, #6
 8003bea:	4651      	mov	r1, sl
 8003bec:	ebb2 0801 	subs.w	r8, r2, r1
 8003bf0:	4659      	mov	r1, fp
 8003bf2:	eb63 0901 	sbc.w	r9, r3, r1
 8003bf6:	f04f 0200 	mov.w	r2, #0
 8003bfa:	f04f 0300 	mov.w	r3, #0
 8003bfe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003c02:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003c06:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003c0a:	4690      	mov	r8, r2
 8003c0c:	4699      	mov	r9, r3
 8003c0e:	4623      	mov	r3, r4
 8003c10:	eb18 0303 	adds.w	r3, r8, r3
 8003c14:	60bb      	str	r3, [r7, #8]
 8003c16:	462b      	mov	r3, r5
 8003c18:	eb49 0303 	adc.w	r3, r9, r3
 8003c1c:	60fb      	str	r3, [r7, #12]
 8003c1e:	f04f 0200 	mov.w	r2, #0
 8003c22:	f04f 0300 	mov.w	r3, #0
 8003c26:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003c2a:	4629      	mov	r1, r5
 8003c2c:	024b      	lsls	r3, r1, #9
 8003c2e:	4621      	mov	r1, r4
 8003c30:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003c34:	4621      	mov	r1, r4
 8003c36:	024a      	lsls	r2, r1, #9
 8003c38:	4610      	mov	r0, r2
 8003c3a:	4619      	mov	r1, r3
 8003c3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c3e:	2200      	movs	r2, #0
 8003c40:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003c42:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003c44:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003c48:	f7fc fad2 	bl	80001f0 <__aeabi_uldivmod>
 8003c4c:	4602      	mov	r2, r0
 8003c4e:	460b      	mov	r3, r1
 8003c50:	4613      	mov	r3, r2
 8003c52:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c54:	e058      	b.n	8003d08 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c56:	4b38      	ldr	r3, [pc, #224]	@ (8003d38 <HAL_RCC_GetSysClockFreq+0x200>)
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	099b      	lsrs	r3, r3, #6
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	4618      	mov	r0, r3
 8003c60:	4611      	mov	r1, r2
 8003c62:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003c66:	623b      	str	r3, [r7, #32]
 8003c68:	2300      	movs	r3, #0
 8003c6a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c6c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003c70:	4642      	mov	r2, r8
 8003c72:	464b      	mov	r3, r9
 8003c74:	f04f 0000 	mov.w	r0, #0
 8003c78:	f04f 0100 	mov.w	r1, #0
 8003c7c:	0159      	lsls	r1, r3, #5
 8003c7e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003c82:	0150      	lsls	r0, r2, #5
 8003c84:	4602      	mov	r2, r0
 8003c86:	460b      	mov	r3, r1
 8003c88:	4641      	mov	r1, r8
 8003c8a:	ebb2 0a01 	subs.w	sl, r2, r1
 8003c8e:	4649      	mov	r1, r9
 8003c90:	eb63 0b01 	sbc.w	fp, r3, r1
 8003c94:	f04f 0200 	mov.w	r2, #0
 8003c98:	f04f 0300 	mov.w	r3, #0
 8003c9c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003ca0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003ca4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003ca8:	ebb2 040a 	subs.w	r4, r2, sl
 8003cac:	eb63 050b 	sbc.w	r5, r3, fp
 8003cb0:	f04f 0200 	mov.w	r2, #0
 8003cb4:	f04f 0300 	mov.w	r3, #0
 8003cb8:	00eb      	lsls	r3, r5, #3
 8003cba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003cbe:	00e2      	lsls	r2, r4, #3
 8003cc0:	4614      	mov	r4, r2
 8003cc2:	461d      	mov	r5, r3
 8003cc4:	4643      	mov	r3, r8
 8003cc6:	18e3      	adds	r3, r4, r3
 8003cc8:	603b      	str	r3, [r7, #0]
 8003cca:	464b      	mov	r3, r9
 8003ccc:	eb45 0303 	adc.w	r3, r5, r3
 8003cd0:	607b      	str	r3, [r7, #4]
 8003cd2:	f04f 0200 	mov.w	r2, #0
 8003cd6:	f04f 0300 	mov.w	r3, #0
 8003cda:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003cde:	4629      	mov	r1, r5
 8003ce0:	028b      	lsls	r3, r1, #10
 8003ce2:	4621      	mov	r1, r4
 8003ce4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003ce8:	4621      	mov	r1, r4
 8003cea:	028a      	lsls	r2, r1, #10
 8003cec:	4610      	mov	r0, r2
 8003cee:	4619      	mov	r1, r3
 8003cf0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	61bb      	str	r3, [r7, #24]
 8003cf6:	61fa      	str	r2, [r7, #28]
 8003cf8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003cfc:	f7fc fa78 	bl	80001f0 <__aeabi_uldivmod>
 8003d00:	4602      	mov	r2, r0
 8003d02:	460b      	mov	r3, r1
 8003d04:	4613      	mov	r3, r2
 8003d06:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003d08:	4b0b      	ldr	r3, [pc, #44]	@ (8003d38 <HAL_RCC_GetSysClockFreq+0x200>)
 8003d0a:	685b      	ldr	r3, [r3, #4]
 8003d0c:	0c1b      	lsrs	r3, r3, #16
 8003d0e:	f003 0303 	and.w	r3, r3, #3
 8003d12:	3301      	adds	r3, #1
 8003d14:	005b      	lsls	r3, r3, #1
 8003d16:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003d18:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003d1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d20:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003d22:	e002      	b.n	8003d2a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003d24:	4b05      	ldr	r3, [pc, #20]	@ (8003d3c <HAL_RCC_GetSysClockFreq+0x204>)
 8003d26:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003d28:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003d2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	3750      	adds	r7, #80	@ 0x50
 8003d30:	46bd      	mov	sp, r7
 8003d32:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d36:	bf00      	nop
 8003d38:	40023800 	.word	0x40023800
 8003d3c:	00f42400 	.word	0x00f42400
 8003d40:	007a1200 	.word	0x007a1200

08003d44 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d44:	b480      	push	{r7}
 8003d46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d48:	4b03      	ldr	r3, [pc, #12]	@ (8003d58 <HAL_RCC_GetHCLKFreq+0x14>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
}
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d54:	4770      	bx	lr
 8003d56:	bf00      	nop
 8003d58:	20000000 	.word	0x20000000

08003d5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003d60:	f7ff fff0 	bl	8003d44 <HAL_RCC_GetHCLKFreq>
 8003d64:	4602      	mov	r2, r0
 8003d66:	4b05      	ldr	r3, [pc, #20]	@ (8003d7c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003d68:	689b      	ldr	r3, [r3, #8]
 8003d6a:	0a9b      	lsrs	r3, r3, #10
 8003d6c:	f003 0307 	and.w	r3, r3, #7
 8003d70:	4903      	ldr	r1, [pc, #12]	@ (8003d80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d72:	5ccb      	ldrb	r3, [r1, r3]
 8003d74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d78:	4618      	mov	r0, r3
 8003d7a:	bd80      	pop	{r7, pc}
 8003d7c:	40023800 	.word	0x40023800
 8003d80:	08009228 	.word	0x08009228

08003d84 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003d88:	f7ff ffdc 	bl	8003d44 <HAL_RCC_GetHCLKFreq>
 8003d8c:	4602      	mov	r2, r0
 8003d8e:	4b05      	ldr	r3, [pc, #20]	@ (8003da4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003d90:	689b      	ldr	r3, [r3, #8]
 8003d92:	0b5b      	lsrs	r3, r3, #13
 8003d94:	f003 0307 	and.w	r3, r3, #7
 8003d98:	4903      	ldr	r1, [pc, #12]	@ (8003da8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003d9a:	5ccb      	ldrb	r3, [r1, r3]
 8003d9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003da0:	4618      	mov	r0, r3
 8003da2:	bd80      	pop	{r7, pc}
 8003da4:	40023800 	.word	0x40023800
 8003da8:	08009228 	.word	0x08009228

08003dac <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003dac:	b480      	push	{r7}
 8003dae:	b083      	sub	sp, #12
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
 8003db4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	220f      	movs	r2, #15
 8003dba:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003dbc:	4b12      	ldr	r3, [pc, #72]	@ (8003e08 <HAL_RCC_GetClockConfig+0x5c>)
 8003dbe:	689b      	ldr	r3, [r3, #8]
 8003dc0:	f003 0203 	and.w	r2, r3, #3
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003dc8:	4b0f      	ldr	r3, [pc, #60]	@ (8003e08 <HAL_RCC_GetClockConfig+0x5c>)
 8003dca:	689b      	ldr	r3, [r3, #8]
 8003dcc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003dd4:	4b0c      	ldr	r3, [pc, #48]	@ (8003e08 <HAL_RCC_GetClockConfig+0x5c>)
 8003dd6:	689b      	ldr	r3, [r3, #8]
 8003dd8:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003de0:	4b09      	ldr	r3, [pc, #36]	@ (8003e08 <HAL_RCC_GetClockConfig+0x5c>)
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	08db      	lsrs	r3, r3, #3
 8003de6:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003dee:	4b07      	ldr	r3, [pc, #28]	@ (8003e0c <HAL_RCC_GetClockConfig+0x60>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f003 020f 	and.w	r2, r3, #15
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	601a      	str	r2, [r3, #0]
}
 8003dfa:	bf00      	nop
 8003dfc:	370c      	adds	r7, #12
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e04:	4770      	bx	lr
 8003e06:	bf00      	nop
 8003e08:	40023800 	.word	0x40023800
 8003e0c:	40023c00 	.word	0x40023c00

08003e10 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b086      	sub	sp, #24
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003e18:	2300      	movs	r3, #0
 8003e1a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f003 0301 	and.w	r3, r3, #1
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d10b      	bne.n	8003e44 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d105      	bne.n	8003e44 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d075      	beq.n	8003f30 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003e44:	4b91      	ldr	r3, [pc, #580]	@ (800408c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8003e46:	2200      	movs	r2, #0
 8003e48:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003e4a:	f7fd fa83 	bl	8001354 <HAL_GetTick>
 8003e4e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003e50:	e008      	b.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003e52:	f7fd fa7f 	bl	8001354 <HAL_GetTick>
 8003e56:	4602      	mov	r2, r0
 8003e58:	697b      	ldr	r3, [r7, #20]
 8003e5a:	1ad3      	subs	r3, r2, r3
 8003e5c:	2b02      	cmp	r3, #2
 8003e5e:	d901      	bls.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003e60:	2303      	movs	r3, #3
 8003e62:	e189      	b.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003e64:	4b8a      	ldr	r3, [pc, #552]	@ (8004090 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d1f0      	bne.n	8003e52 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f003 0301 	and.w	r3, r3, #1
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d009      	beq.n	8003e90 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	685b      	ldr	r3, [r3, #4]
 8003e80:	019a      	lsls	r2, r3, #6
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	689b      	ldr	r3, [r3, #8]
 8003e86:	071b      	lsls	r3, r3, #28
 8003e88:	4981      	ldr	r1, [pc, #516]	@ (8004090 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003e8a:	4313      	orrs	r3, r2
 8003e8c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f003 0302 	and.w	r3, r3, #2
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d01f      	beq.n	8003edc <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003e9c:	4b7c      	ldr	r3, [pc, #496]	@ (8004090 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003e9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003ea2:	0f1b      	lsrs	r3, r3, #28
 8003ea4:	f003 0307 	and.w	r3, r3, #7
 8003ea8:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	019a      	lsls	r2, r3, #6
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	68db      	ldr	r3, [r3, #12]
 8003eb4:	061b      	lsls	r3, r3, #24
 8003eb6:	431a      	orrs	r2, r3
 8003eb8:	693b      	ldr	r3, [r7, #16]
 8003eba:	071b      	lsls	r3, r3, #28
 8003ebc:	4974      	ldr	r1, [pc, #464]	@ (8004090 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003ebe:	4313      	orrs	r3, r2
 8003ec0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003ec4:	4b72      	ldr	r3, [pc, #456]	@ (8004090 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003ec6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003eca:	f023 021f 	bic.w	r2, r3, #31
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	69db      	ldr	r3, [r3, #28]
 8003ed2:	3b01      	subs	r3, #1
 8003ed4:	496e      	ldr	r1, [pc, #440]	@ (8004090 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003ed6:	4313      	orrs	r3, r2
 8003ed8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d00d      	beq.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	019a      	lsls	r2, r3, #6
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	68db      	ldr	r3, [r3, #12]
 8003ef2:	061b      	lsls	r3, r3, #24
 8003ef4:	431a      	orrs	r2, r3
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	689b      	ldr	r3, [r3, #8]
 8003efa:	071b      	lsls	r3, r3, #28
 8003efc:	4964      	ldr	r1, [pc, #400]	@ (8004090 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003efe:	4313      	orrs	r3, r2
 8003f00:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003f04:	4b61      	ldr	r3, [pc, #388]	@ (800408c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8003f06:	2201      	movs	r2, #1
 8003f08:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003f0a:	f7fd fa23 	bl	8001354 <HAL_GetTick>
 8003f0e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003f10:	e008      	b.n	8003f24 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003f12:	f7fd fa1f 	bl	8001354 <HAL_GetTick>
 8003f16:	4602      	mov	r2, r0
 8003f18:	697b      	ldr	r3, [r7, #20]
 8003f1a:	1ad3      	subs	r3, r2, r3
 8003f1c:	2b02      	cmp	r3, #2
 8003f1e:	d901      	bls.n	8003f24 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003f20:	2303      	movs	r3, #3
 8003f22:	e129      	b.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003f24:	4b5a      	ldr	r3, [pc, #360]	@ (8004090 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d0f0      	beq.n	8003f12 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f003 0304 	and.w	r3, r3, #4
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d105      	bne.n	8003f48 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d079      	beq.n	800403c <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003f48:	4b52      	ldr	r3, [pc, #328]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003f4e:	f7fd fa01 	bl	8001354 <HAL_GetTick>
 8003f52:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003f54:	e008      	b.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003f56:	f7fd f9fd 	bl	8001354 <HAL_GetTick>
 8003f5a:	4602      	mov	r2, r0
 8003f5c:	697b      	ldr	r3, [r7, #20]
 8003f5e:	1ad3      	subs	r3, r2, r3
 8003f60:	2b02      	cmp	r3, #2
 8003f62:	d901      	bls.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003f64:	2303      	movs	r3, #3
 8003f66:	e107      	b.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003f68:	4b49      	ldr	r3, [pc, #292]	@ (8004090 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003f70:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003f74:	d0ef      	beq.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f003 0304 	and.w	r3, r3, #4
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d020      	beq.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003f82:	4b43      	ldr	r3, [pc, #268]	@ (8004090 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003f84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f88:	0f1b      	lsrs	r3, r3, #28
 8003f8a:	f003 0307 	and.w	r3, r3, #7
 8003f8e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	691b      	ldr	r3, [r3, #16]
 8003f94:	019a      	lsls	r2, r3, #6
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	695b      	ldr	r3, [r3, #20]
 8003f9a:	061b      	lsls	r3, r3, #24
 8003f9c:	431a      	orrs	r2, r3
 8003f9e:	693b      	ldr	r3, [r7, #16]
 8003fa0:	071b      	lsls	r3, r3, #28
 8003fa2:	493b      	ldr	r1, [pc, #236]	@ (8004090 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003fa4:	4313      	orrs	r3, r2
 8003fa6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003faa:	4b39      	ldr	r3, [pc, #228]	@ (8004090 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003fac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003fb0:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6a1b      	ldr	r3, [r3, #32]
 8003fb8:	3b01      	subs	r3, #1
 8003fba:	021b      	lsls	r3, r3, #8
 8003fbc:	4934      	ldr	r1, [pc, #208]	@ (8004090 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f003 0308 	and.w	r3, r3, #8
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d01e      	beq.n	800400e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003fd0:	4b2f      	ldr	r3, [pc, #188]	@ (8004090 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003fd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fd6:	0e1b      	lsrs	r3, r3, #24
 8003fd8:	f003 030f 	and.w	r3, r3, #15
 8003fdc:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	691b      	ldr	r3, [r3, #16]
 8003fe2:	019a      	lsls	r2, r3, #6
 8003fe4:	693b      	ldr	r3, [r7, #16]
 8003fe6:	061b      	lsls	r3, r3, #24
 8003fe8:	431a      	orrs	r2, r3
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	699b      	ldr	r3, [r3, #24]
 8003fee:	071b      	lsls	r3, r3, #28
 8003ff0:	4927      	ldr	r1, [pc, #156]	@ (8004090 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003ff8:	4b25      	ldr	r3, [pc, #148]	@ (8004090 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003ffa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003ffe:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004006:	4922      	ldr	r1, [pc, #136]	@ (8004090 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004008:	4313      	orrs	r3, r2
 800400a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800400e:	4b21      	ldr	r3, [pc, #132]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8004010:	2201      	movs	r2, #1
 8004012:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004014:	f7fd f99e 	bl	8001354 <HAL_GetTick>
 8004018:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800401a:	e008      	b.n	800402e <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800401c:	f7fd f99a 	bl	8001354 <HAL_GetTick>
 8004020:	4602      	mov	r2, r0
 8004022:	697b      	ldr	r3, [r7, #20]
 8004024:	1ad3      	subs	r3, r2, r3
 8004026:	2b02      	cmp	r3, #2
 8004028:	d901      	bls.n	800402e <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800402a:	2303      	movs	r3, #3
 800402c:	e0a4      	b.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800402e:	4b18      	ldr	r3, [pc, #96]	@ (8004090 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004036:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800403a:	d1ef      	bne.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f003 0320 	and.w	r3, r3, #32
 8004044:	2b00      	cmp	r3, #0
 8004046:	f000 808b 	beq.w	8004160 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800404a:	2300      	movs	r3, #0
 800404c:	60fb      	str	r3, [r7, #12]
 800404e:	4b10      	ldr	r3, [pc, #64]	@ (8004090 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004050:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004052:	4a0f      	ldr	r2, [pc, #60]	@ (8004090 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004054:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004058:	6413      	str	r3, [r2, #64]	@ 0x40
 800405a:	4b0d      	ldr	r3, [pc, #52]	@ (8004090 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800405c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800405e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004062:	60fb      	str	r3, [r7, #12]
 8004064:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004066:	4b0c      	ldr	r3, [pc, #48]	@ (8004098 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4a0b      	ldr	r2, [pc, #44]	@ (8004098 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 800406c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004070:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004072:	f7fd f96f 	bl	8001354 <HAL_GetTick>
 8004076:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004078:	e010      	b.n	800409c <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800407a:	f7fd f96b 	bl	8001354 <HAL_GetTick>
 800407e:	4602      	mov	r2, r0
 8004080:	697b      	ldr	r3, [r7, #20]
 8004082:	1ad3      	subs	r3, r2, r3
 8004084:	2b02      	cmp	r3, #2
 8004086:	d909      	bls.n	800409c <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8004088:	2303      	movs	r3, #3
 800408a:	e075      	b.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x368>
 800408c:	42470068 	.word	0x42470068
 8004090:	40023800 	.word	0x40023800
 8004094:	42470070 	.word	0x42470070
 8004098:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800409c:	4b38      	ldr	r3, [pc, #224]	@ (8004180 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d0e8      	beq.n	800407a <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80040a8:	4b36      	ldr	r3, [pc, #216]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80040aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040ac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040b0:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80040b2:	693b      	ldr	r3, [r7, #16]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d02f      	beq.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0x308>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040bc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040c0:	693a      	ldr	r2, [r7, #16]
 80040c2:	429a      	cmp	r2, r3
 80040c4:	d028      	beq.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80040c6:	4b2f      	ldr	r3, [pc, #188]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80040c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040ca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80040ce:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80040d0:	4b2d      	ldr	r3, [pc, #180]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80040d2:	2201      	movs	r2, #1
 80040d4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80040d6:	4b2c      	ldr	r3, [pc, #176]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80040d8:	2200      	movs	r2, #0
 80040da:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80040dc:	4a29      	ldr	r2, [pc, #164]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80040de:	693b      	ldr	r3, [r7, #16]
 80040e0:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80040e2:	4b28      	ldr	r3, [pc, #160]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80040e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040e6:	f003 0301 	and.w	r3, r3, #1
 80040ea:	2b01      	cmp	r3, #1
 80040ec:	d114      	bne.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80040ee:	f7fd f931 	bl	8001354 <HAL_GetTick>
 80040f2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040f4:	e00a      	b.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040f6:	f7fd f92d 	bl	8001354 <HAL_GetTick>
 80040fa:	4602      	mov	r2, r0
 80040fc:	697b      	ldr	r3, [r7, #20]
 80040fe:	1ad3      	subs	r3, r2, r3
 8004100:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004104:	4293      	cmp	r3, r2
 8004106:	d901      	bls.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8004108:	2303      	movs	r3, #3
 800410a:	e035      	b.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800410c:	4b1d      	ldr	r3, [pc, #116]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800410e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004110:	f003 0302 	and.w	r3, r3, #2
 8004114:	2b00      	cmp	r3, #0
 8004116:	d0ee      	beq.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800411c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004120:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004124:	d10d      	bne.n	8004142 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8004126:	4b17      	ldr	r3, [pc, #92]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004128:	689b      	ldr	r3, [r3, #8]
 800412a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004132:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004136:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800413a:	4912      	ldr	r1, [pc, #72]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800413c:	4313      	orrs	r3, r2
 800413e:	608b      	str	r3, [r1, #8]
 8004140:	e005      	b.n	800414e <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8004142:	4b10      	ldr	r3, [pc, #64]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004144:	689b      	ldr	r3, [r3, #8]
 8004146:	4a0f      	ldr	r2, [pc, #60]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004148:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800414c:	6093      	str	r3, [r2, #8]
 800414e:	4b0d      	ldr	r3, [pc, #52]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004150:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004156:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800415a:	490a      	ldr	r1, [pc, #40]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800415c:	4313      	orrs	r3, r2
 800415e:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f003 0310 	and.w	r3, r3, #16
 8004168:	2b00      	cmp	r3, #0
 800416a:	d004      	beq.n	8004176 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8004172:	4b06      	ldr	r3, [pc, #24]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8004174:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8004176:	2300      	movs	r3, #0
}
 8004178:	4618      	mov	r0, r3
 800417a:	3718      	adds	r7, #24
 800417c:	46bd      	mov	sp, r7
 800417e:	bd80      	pop	{r7, pc}
 8004180:	40007000 	.word	0x40007000
 8004184:	40023800 	.word	0x40023800
 8004188:	42470e40 	.word	0x42470e40
 800418c:	424711e0 	.word	0x424711e0

08004190 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004190:	b480      	push	{r7}
 8004192:	b087      	sub	sp, #28
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004198:	2300      	movs	r3, #0
 800419a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 800419c:	2300      	movs	r3, #0
 800419e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80041a0:	2300      	movs	r3, #0
 80041a2:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80041a4:	2300      	movs	r3, #0
 80041a6:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2b01      	cmp	r3, #1
 80041ac:	d13f      	bne.n	800422e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80041ae:	4b24      	ldr	r3, [pc, #144]	@ (8004240 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80041b0:	689b      	ldr	r3, [r3, #8]
 80041b2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80041b6:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d006      	beq.n	80041cc <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80041c4:	d12f      	bne.n	8004226 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80041c6:	4b1f      	ldr	r3, [pc, #124]	@ (8004244 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80041c8:	617b      	str	r3, [r7, #20]
          break;
 80041ca:	e02f      	b.n	800422c <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
        case RCC_I2SCLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80041cc:	4b1c      	ldr	r3, [pc, #112]	@ (8004240 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80041ce:	685b      	ldr	r3, [r3, #4]
 80041d0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80041d4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80041d8:	d108      	bne.n	80041ec <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80041da:	4b19      	ldr	r3, [pc, #100]	@ (8004240 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80041dc:	685b      	ldr	r3, [r3, #4]
 80041de:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80041e2:	4a19      	ldr	r2, [pc, #100]	@ (8004248 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 80041e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80041e8:	613b      	str	r3, [r7, #16]
 80041ea:	e007      	b.n	80041fc <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80041ec:	4b14      	ldr	r3, [pc, #80]	@ (8004240 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80041ee:	685b      	ldr	r3, [r3, #4]
 80041f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80041f4:	4a15      	ldr	r2, [pc, #84]	@ (800424c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 80041f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80041fa:	613b      	str	r3, [r7, #16]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80041fc:	4b10      	ldr	r3, [pc, #64]	@ (8004240 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80041fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004202:	099b      	lsrs	r3, r3, #6
 8004204:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004208:	693b      	ldr	r3, [r7, #16]
 800420a:	fb02 f303 	mul.w	r3, r2, r3
 800420e:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004210:	4b0b      	ldr	r3, [pc, #44]	@ (8004240 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004212:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004216:	0f1b      	lsrs	r3, r3, #28
 8004218:	f003 0307 	and.w	r3, r3, #7
 800421c:	68ba      	ldr	r2, [r7, #8]
 800421e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004222:	617b      	str	r3, [r7, #20]
          break;
 8004224:	e002      	b.n	800422c <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8004226:	2300      	movs	r3, #0
 8004228:	617b      	str	r3, [r7, #20]
          break;
 800422a:	bf00      	nop
        }
      }
      break;
 800422c:	e000      	b.n	8004230 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 800422e:	bf00      	nop
    }
  }
  return frequency;
 8004230:	697b      	ldr	r3, [r7, #20]
}
 8004232:	4618      	mov	r0, r3
 8004234:	371c      	adds	r7, #28
 8004236:	46bd      	mov	sp, r7
 8004238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423c:	4770      	bx	lr
 800423e:	bf00      	nop
 8004240:	40023800 	.word	0x40023800
 8004244:	00bb8000 	.word	0x00bb8000
 8004248:	007a1200 	.word	0x007a1200
 800424c:	00f42400 	.word	0x00f42400

08004250 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b082      	sub	sp, #8
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d101      	bne.n	8004262 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800425e:	2301      	movs	r3, #1
 8004260:	e041      	b.n	80042e6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004268:	b2db      	uxtb	r3, r3
 800426a:	2b00      	cmp	r3, #0
 800426c:	d106      	bne.n	800427c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	2200      	movs	r2, #0
 8004272:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004276:	6878      	ldr	r0, [r7, #4]
 8004278:	f000 f839 	bl	80042ee <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2202      	movs	r2, #2
 8004280:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681a      	ldr	r2, [r3, #0]
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	3304      	adds	r3, #4
 800428c:	4619      	mov	r1, r3
 800428e:	4610      	mov	r0, r2
 8004290:	f000 f9c0 	bl	8004614 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2201      	movs	r2, #1
 8004298:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2201      	movs	r2, #1
 80042a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2201      	movs	r2, #1
 80042a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2201      	movs	r2, #1
 80042b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2201      	movs	r2, #1
 80042b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2201      	movs	r2, #1
 80042c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2201      	movs	r2, #1
 80042c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2201      	movs	r2, #1
 80042d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2201      	movs	r2, #1
 80042d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2201      	movs	r2, #1
 80042e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80042e4:	2300      	movs	r3, #0
}
 80042e6:	4618      	mov	r0, r3
 80042e8:	3708      	adds	r7, #8
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bd80      	pop	{r7, pc}

080042ee <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80042ee:	b480      	push	{r7}
 80042f0:	b083      	sub	sp, #12
 80042f2:	af00      	add	r7, sp, #0
 80042f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80042f6:	bf00      	nop
 80042f8:	370c      	adds	r7, #12
 80042fa:	46bd      	mov	sp, r7
 80042fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004300:	4770      	bx	lr
	...

08004304 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004304:	b480      	push	{r7}
 8004306:	b085      	sub	sp, #20
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004312:	b2db      	uxtb	r3, r3
 8004314:	2b01      	cmp	r3, #1
 8004316:	d001      	beq.n	800431c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004318:	2301      	movs	r3, #1
 800431a:	e04e      	b.n	80043ba <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2202      	movs	r2, #2
 8004320:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	68da      	ldr	r2, [r3, #12]
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f042 0201 	orr.w	r2, r2, #1
 8004332:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4a23      	ldr	r2, [pc, #140]	@ (80043c8 <HAL_TIM_Base_Start_IT+0xc4>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d022      	beq.n	8004384 <HAL_TIM_Base_Start_IT+0x80>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004346:	d01d      	beq.n	8004384 <HAL_TIM_Base_Start_IT+0x80>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a1f      	ldr	r2, [pc, #124]	@ (80043cc <HAL_TIM_Base_Start_IT+0xc8>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d018      	beq.n	8004384 <HAL_TIM_Base_Start_IT+0x80>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4a1e      	ldr	r2, [pc, #120]	@ (80043d0 <HAL_TIM_Base_Start_IT+0xcc>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d013      	beq.n	8004384 <HAL_TIM_Base_Start_IT+0x80>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4a1c      	ldr	r2, [pc, #112]	@ (80043d4 <HAL_TIM_Base_Start_IT+0xd0>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d00e      	beq.n	8004384 <HAL_TIM_Base_Start_IT+0x80>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4a1b      	ldr	r2, [pc, #108]	@ (80043d8 <HAL_TIM_Base_Start_IT+0xd4>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d009      	beq.n	8004384 <HAL_TIM_Base_Start_IT+0x80>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4a19      	ldr	r2, [pc, #100]	@ (80043dc <HAL_TIM_Base_Start_IT+0xd8>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d004      	beq.n	8004384 <HAL_TIM_Base_Start_IT+0x80>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4a18      	ldr	r2, [pc, #96]	@ (80043e0 <HAL_TIM_Base_Start_IT+0xdc>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d111      	bne.n	80043a8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	689b      	ldr	r3, [r3, #8]
 800438a:	f003 0307 	and.w	r3, r3, #7
 800438e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	2b06      	cmp	r3, #6
 8004394:	d010      	beq.n	80043b8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	681a      	ldr	r2, [r3, #0]
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f042 0201 	orr.w	r2, r2, #1
 80043a4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043a6:	e007      	b.n	80043b8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	681a      	ldr	r2, [r3, #0]
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f042 0201 	orr.w	r2, r2, #1
 80043b6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80043b8:	2300      	movs	r3, #0
}
 80043ba:	4618      	mov	r0, r3
 80043bc:	3714      	adds	r7, #20
 80043be:	46bd      	mov	sp, r7
 80043c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c4:	4770      	bx	lr
 80043c6:	bf00      	nop
 80043c8:	40010000 	.word	0x40010000
 80043cc:	40000400 	.word	0x40000400
 80043d0:	40000800 	.word	0x40000800
 80043d4:	40000c00 	.word	0x40000c00
 80043d8:	40010400 	.word	0x40010400
 80043dc:	40014000 	.word	0x40014000
 80043e0:	40001800 	.word	0x40001800

080043e4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b084      	sub	sp, #16
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	68db      	ldr	r3, [r3, #12]
 80043f2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	691b      	ldr	r3, [r3, #16]
 80043fa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	f003 0302 	and.w	r3, r3, #2
 8004402:	2b00      	cmp	r3, #0
 8004404:	d020      	beq.n	8004448 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	f003 0302 	and.w	r3, r3, #2
 800440c:	2b00      	cmp	r3, #0
 800440e:	d01b      	beq.n	8004448 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f06f 0202 	mvn.w	r2, #2
 8004418:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2201      	movs	r2, #1
 800441e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	699b      	ldr	r3, [r3, #24]
 8004426:	f003 0303 	and.w	r3, r3, #3
 800442a:	2b00      	cmp	r3, #0
 800442c:	d003      	beq.n	8004436 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800442e:	6878      	ldr	r0, [r7, #4]
 8004430:	f000 f8d2 	bl	80045d8 <HAL_TIM_IC_CaptureCallback>
 8004434:	e005      	b.n	8004442 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004436:	6878      	ldr	r0, [r7, #4]
 8004438:	f000 f8c4 	bl	80045c4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800443c:	6878      	ldr	r0, [r7, #4]
 800443e:	f000 f8d5 	bl	80045ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2200      	movs	r2, #0
 8004446:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004448:	68bb      	ldr	r3, [r7, #8]
 800444a:	f003 0304 	and.w	r3, r3, #4
 800444e:	2b00      	cmp	r3, #0
 8004450:	d020      	beq.n	8004494 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	f003 0304 	and.w	r3, r3, #4
 8004458:	2b00      	cmp	r3, #0
 800445a:	d01b      	beq.n	8004494 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f06f 0204 	mvn.w	r2, #4
 8004464:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2202      	movs	r2, #2
 800446a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	699b      	ldr	r3, [r3, #24]
 8004472:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004476:	2b00      	cmp	r3, #0
 8004478:	d003      	beq.n	8004482 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800447a:	6878      	ldr	r0, [r7, #4]
 800447c:	f000 f8ac 	bl	80045d8 <HAL_TIM_IC_CaptureCallback>
 8004480:	e005      	b.n	800448e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004482:	6878      	ldr	r0, [r7, #4]
 8004484:	f000 f89e 	bl	80045c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004488:	6878      	ldr	r0, [r7, #4]
 800448a:	f000 f8af 	bl	80045ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2200      	movs	r2, #0
 8004492:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004494:	68bb      	ldr	r3, [r7, #8]
 8004496:	f003 0308 	and.w	r3, r3, #8
 800449a:	2b00      	cmp	r3, #0
 800449c:	d020      	beq.n	80044e0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	f003 0308 	and.w	r3, r3, #8
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d01b      	beq.n	80044e0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f06f 0208 	mvn.w	r2, #8
 80044b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2204      	movs	r2, #4
 80044b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	69db      	ldr	r3, [r3, #28]
 80044be:	f003 0303 	and.w	r3, r3, #3
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d003      	beq.n	80044ce <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044c6:	6878      	ldr	r0, [r7, #4]
 80044c8:	f000 f886 	bl	80045d8 <HAL_TIM_IC_CaptureCallback>
 80044cc:	e005      	b.n	80044da <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044ce:	6878      	ldr	r0, [r7, #4]
 80044d0:	f000 f878 	bl	80045c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044d4:	6878      	ldr	r0, [r7, #4]
 80044d6:	f000 f889 	bl	80045ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2200      	movs	r2, #0
 80044de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80044e0:	68bb      	ldr	r3, [r7, #8]
 80044e2:	f003 0310 	and.w	r3, r3, #16
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d020      	beq.n	800452c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	f003 0310 	and.w	r3, r3, #16
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d01b      	beq.n	800452c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f06f 0210 	mvn.w	r2, #16
 80044fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2208      	movs	r2, #8
 8004502:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	69db      	ldr	r3, [r3, #28]
 800450a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800450e:	2b00      	cmp	r3, #0
 8004510:	d003      	beq.n	800451a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004512:	6878      	ldr	r0, [r7, #4]
 8004514:	f000 f860 	bl	80045d8 <HAL_TIM_IC_CaptureCallback>
 8004518:	e005      	b.n	8004526 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800451a:	6878      	ldr	r0, [r7, #4]
 800451c:	f000 f852 	bl	80045c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004520:	6878      	ldr	r0, [r7, #4]
 8004522:	f000 f863 	bl	80045ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	2200      	movs	r2, #0
 800452a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	f003 0301 	and.w	r3, r3, #1
 8004532:	2b00      	cmp	r3, #0
 8004534:	d00c      	beq.n	8004550 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	f003 0301 	and.w	r3, r3, #1
 800453c:	2b00      	cmp	r3, #0
 800453e:	d007      	beq.n	8004550 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f06f 0201 	mvn.w	r2, #1
 8004548:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800454a:	6878      	ldr	r0, [r7, #4]
 800454c:	f7fc fb7c 	bl	8000c48 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004550:	68bb      	ldr	r3, [r7, #8]
 8004552:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004556:	2b00      	cmp	r3, #0
 8004558:	d00c      	beq.n	8004574 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004560:	2b00      	cmp	r3, #0
 8004562:	d007      	beq.n	8004574 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800456c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800456e:	6878      	ldr	r0, [r7, #4]
 8004570:	f000 f900 	bl	8004774 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004574:	68bb      	ldr	r3, [r7, #8]
 8004576:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800457a:	2b00      	cmp	r3, #0
 800457c:	d00c      	beq.n	8004598 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004584:	2b00      	cmp	r3, #0
 8004586:	d007      	beq.n	8004598 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004590:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	f000 f834 	bl	8004600 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004598:	68bb      	ldr	r3, [r7, #8]
 800459a:	f003 0320 	and.w	r3, r3, #32
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d00c      	beq.n	80045bc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	f003 0320 	and.w	r3, r3, #32
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d007      	beq.n	80045bc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f06f 0220 	mvn.w	r2, #32
 80045b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80045b6:	6878      	ldr	r0, [r7, #4]
 80045b8:	f000 f8d2 	bl	8004760 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80045bc:	bf00      	nop
 80045be:	3710      	adds	r7, #16
 80045c0:	46bd      	mov	sp, r7
 80045c2:	bd80      	pop	{r7, pc}

080045c4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80045c4:	b480      	push	{r7}
 80045c6:	b083      	sub	sp, #12
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80045cc:	bf00      	nop
 80045ce:	370c      	adds	r7, #12
 80045d0:	46bd      	mov	sp, r7
 80045d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d6:	4770      	bx	lr

080045d8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80045d8:	b480      	push	{r7}
 80045da:	b083      	sub	sp, #12
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80045e0:	bf00      	nop
 80045e2:	370c      	adds	r7, #12
 80045e4:	46bd      	mov	sp, r7
 80045e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ea:	4770      	bx	lr

080045ec <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80045ec:	b480      	push	{r7}
 80045ee:	b083      	sub	sp, #12
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80045f4:	bf00      	nop
 80045f6:	370c      	adds	r7, #12
 80045f8:	46bd      	mov	sp, r7
 80045fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fe:	4770      	bx	lr

08004600 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004600:	b480      	push	{r7}
 8004602:	b083      	sub	sp, #12
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004608:	bf00      	nop
 800460a:	370c      	adds	r7, #12
 800460c:	46bd      	mov	sp, r7
 800460e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004612:	4770      	bx	lr

08004614 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004614:	b480      	push	{r7}
 8004616:	b085      	sub	sp, #20
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
 800461c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	4a43      	ldr	r2, [pc, #268]	@ (8004734 <TIM_Base_SetConfig+0x120>)
 8004628:	4293      	cmp	r3, r2
 800462a:	d013      	beq.n	8004654 <TIM_Base_SetConfig+0x40>
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004632:	d00f      	beq.n	8004654 <TIM_Base_SetConfig+0x40>
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	4a40      	ldr	r2, [pc, #256]	@ (8004738 <TIM_Base_SetConfig+0x124>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d00b      	beq.n	8004654 <TIM_Base_SetConfig+0x40>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	4a3f      	ldr	r2, [pc, #252]	@ (800473c <TIM_Base_SetConfig+0x128>)
 8004640:	4293      	cmp	r3, r2
 8004642:	d007      	beq.n	8004654 <TIM_Base_SetConfig+0x40>
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	4a3e      	ldr	r2, [pc, #248]	@ (8004740 <TIM_Base_SetConfig+0x12c>)
 8004648:	4293      	cmp	r3, r2
 800464a:	d003      	beq.n	8004654 <TIM_Base_SetConfig+0x40>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	4a3d      	ldr	r2, [pc, #244]	@ (8004744 <TIM_Base_SetConfig+0x130>)
 8004650:	4293      	cmp	r3, r2
 8004652:	d108      	bne.n	8004666 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800465a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	685b      	ldr	r3, [r3, #4]
 8004660:	68fa      	ldr	r2, [r7, #12]
 8004662:	4313      	orrs	r3, r2
 8004664:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	4a32      	ldr	r2, [pc, #200]	@ (8004734 <TIM_Base_SetConfig+0x120>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d02b      	beq.n	80046c6 <TIM_Base_SetConfig+0xb2>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004674:	d027      	beq.n	80046c6 <TIM_Base_SetConfig+0xb2>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	4a2f      	ldr	r2, [pc, #188]	@ (8004738 <TIM_Base_SetConfig+0x124>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d023      	beq.n	80046c6 <TIM_Base_SetConfig+0xb2>
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	4a2e      	ldr	r2, [pc, #184]	@ (800473c <TIM_Base_SetConfig+0x128>)
 8004682:	4293      	cmp	r3, r2
 8004684:	d01f      	beq.n	80046c6 <TIM_Base_SetConfig+0xb2>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	4a2d      	ldr	r2, [pc, #180]	@ (8004740 <TIM_Base_SetConfig+0x12c>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d01b      	beq.n	80046c6 <TIM_Base_SetConfig+0xb2>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	4a2c      	ldr	r2, [pc, #176]	@ (8004744 <TIM_Base_SetConfig+0x130>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d017      	beq.n	80046c6 <TIM_Base_SetConfig+0xb2>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	4a2b      	ldr	r2, [pc, #172]	@ (8004748 <TIM_Base_SetConfig+0x134>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d013      	beq.n	80046c6 <TIM_Base_SetConfig+0xb2>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	4a2a      	ldr	r2, [pc, #168]	@ (800474c <TIM_Base_SetConfig+0x138>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d00f      	beq.n	80046c6 <TIM_Base_SetConfig+0xb2>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	4a29      	ldr	r2, [pc, #164]	@ (8004750 <TIM_Base_SetConfig+0x13c>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d00b      	beq.n	80046c6 <TIM_Base_SetConfig+0xb2>
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	4a28      	ldr	r2, [pc, #160]	@ (8004754 <TIM_Base_SetConfig+0x140>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d007      	beq.n	80046c6 <TIM_Base_SetConfig+0xb2>
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	4a27      	ldr	r2, [pc, #156]	@ (8004758 <TIM_Base_SetConfig+0x144>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d003      	beq.n	80046c6 <TIM_Base_SetConfig+0xb2>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	4a26      	ldr	r2, [pc, #152]	@ (800475c <TIM_Base_SetConfig+0x148>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d108      	bne.n	80046d8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	68db      	ldr	r3, [r3, #12]
 80046d2:	68fa      	ldr	r2, [r7, #12]
 80046d4:	4313      	orrs	r3, r2
 80046d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	695b      	ldr	r3, [r3, #20]
 80046e2:	4313      	orrs	r3, r2
 80046e4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	689a      	ldr	r2, [r3, #8]
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	681a      	ldr	r2, [r3, #0]
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	4a0e      	ldr	r2, [pc, #56]	@ (8004734 <TIM_Base_SetConfig+0x120>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d003      	beq.n	8004706 <TIM_Base_SetConfig+0xf2>
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	4a10      	ldr	r2, [pc, #64]	@ (8004744 <TIM_Base_SetConfig+0x130>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d103      	bne.n	800470e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	691a      	ldr	r2, [r3, #16]
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f043 0204 	orr.w	r2, r3, #4
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2201      	movs	r2, #1
 800471e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	68fa      	ldr	r2, [r7, #12]
 8004724:	601a      	str	r2, [r3, #0]
}
 8004726:	bf00      	nop
 8004728:	3714      	adds	r7, #20
 800472a:	46bd      	mov	sp, r7
 800472c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004730:	4770      	bx	lr
 8004732:	bf00      	nop
 8004734:	40010000 	.word	0x40010000
 8004738:	40000400 	.word	0x40000400
 800473c:	40000800 	.word	0x40000800
 8004740:	40000c00 	.word	0x40000c00
 8004744:	40010400 	.word	0x40010400
 8004748:	40014000 	.word	0x40014000
 800474c:	40014400 	.word	0x40014400
 8004750:	40014800 	.word	0x40014800
 8004754:	40001800 	.word	0x40001800
 8004758:	40001c00 	.word	0x40001c00
 800475c:	40002000 	.word	0x40002000

08004760 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004760:	b480      	push	{r7}
 8004762:	b083      	sub	sp, #12
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004768:	bf00      	nop
 800476a:	370c      	adds	r7, #12
 800476c:	46bd      	mov	sp, r7
 800476e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004772:	4770      	bx	lr

08004774 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004774:	b480      	push	{r7}
 8004776:	b083      	sub	sp, #12
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800477c:	bf00      	nop
 800477e:	370c      	adds	r7, #12
 8004780:	46bd      	mov	sp, r7
 8004782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004786:	4770      	bx	lr

08004788 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b082      	sub	sp, #8
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d101      	bne.n	800479a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004796:	2301      	movs	r3, #1
 8004798:	e042      	b.n	8004820 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80047a0:	b2db      	uxtb	r3, r3
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d106      	bne.n	80047b4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2200      	movs	r2, #0
 80047aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80047ae:	6878      	ldr	r0, [r7, #4]
 80047b0:	f7fc fc08 	bl	8000fc4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2224      	movs	r2, #36	@ 0x24
 80047b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	68da      	ldr	r2, [r3, #12]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80047ca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80047cc:	6878      	ldr	r0, [r7, #4]
 80047ce:	f000 f82b 	bl	8004828 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	691a      	ldr	r2, [r3, #16]
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80047e0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	695a      	ldr	r2, [r3, #20]
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80047f0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	68da      	ldr	r2, [r3, #12]
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004800:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2200      	movs	r2, #0
 8004806:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2220      	movs	r2, #32
 800480c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2220      	movs	r2, #32
 8004814:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2200      	movs	r2, #0
 800481c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800481e:	2300      	movs	r3, #0
}
 8004820:	4618      	mov	r0, r3
 8004822:	3708      	adds	r7, #8
 8004824:	46bd      	mov	sp, r7
 8004826:	bd80      	pop	{r7, pc}

08004828 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004828:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800482c:	b0c0      	sub	sp, #256	@ 0x100
 800482e:	af00      	add	r7, sp, #0
 8004830:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004834:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	691b      	ldr	r3, [r3, #16]
 800483c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004840:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004844:	68d9      	ldr	r1, [r3, #12]
 8004846:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800484a:	681a      	ldr	r2, [r3, #0]
 800484c:	ea40 0301 	orr.w	r3, r0, r1
 8004850:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004852:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004856:	689a      	ldr	r2, [r3, #8]
 8004858:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800485c:	691b      	ldr	r3, [r3, #16]
 800485e:	431a      	orrs	r2, r3
 8004860:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004864:	695b      	ldr	r3, [r3, #20]
 8004866:	431a      	orrs	r2, r3
 8004868:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800486c:	69db      	ldr	r3, [r3, #28]
 800486e:	4313      	orrs	r3, r2
 8004870:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004874:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	68db      	ldr	r3, [r3, #12]
 800487c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004880:	f021 010c 	bic.w	r1, r1, #12
 8004884:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004888:	681a      	ldr	r2, [r3, #0]
 800488a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800488e:	430b      	orrs	r3, r1
 8004890:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004892:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	695b      	ldr	r3, [r3, #20]
 800489a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800489e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048a2:	6999      	ldr	r1, [r3, #24]
 80048a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048a8:	681a      	ldr	r2, [r3, #0]
 80048aa:	ea40 0301 	orr.w	r3, r0, r1
 80048ae:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80048b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048b4:	681a      	ldr	r2, [r3, #0]
 80048b6:	4b8f      	ldr	r3, [pc, #572]	@ (8004af4 <UART_SetConfig+0x2cc>)
 80048b8:	429a      	cmp	r2, r3
 80048ba:	d005      	beq.n	80048c8 <UART_SetConfig+0xa0>
 80048bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048c0:	681a      	ldr	r2, [r3, #0]
 80048c2:	4b8d      	ldr	r3, [pc, #564]	@ (8004af8 <UART_SetConfig+0x2d0>)
 80048c4:	429a      	cmp	r2, r3
 80048c6:	d104      	bne.n	80048d2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80048c8:	f7ff fa5c 	bl	8003d84 <HAL_RCC_GetPCLK2Freq>
 80048cc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80048d0:	e003      	b.n	80048da <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80048d2:	f7ff fa43 	bl	8003d5c <HAL_RCC_GetPCLK1Freq>
 80048d6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80048da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048de:	69db      	ldr	r3, [r3, #28]
 80048e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80048e4:	f040 810c 	bne.w	8004b00 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80048e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80048ec:	2200      	movs	r2, #0
 80048ee:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80048f2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80048f6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80048fa:	4622      	mov	r2, r4
 80048fc:	462b      	mov	r3, r5
 80048fe:	1891      	adds	r1, r2, r2
 8004900:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004902:	415b      	adcs	r3, r3
 8004904:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004906:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800490a:	4621      	mov	r1, r4
 800490c:	eb12 0801 	adds.w	r8, r2, r1
 8004910:	4629      	mov	r1, r5
 8004912:	eb43 0901 	adc.w	r9, r3, r1
 8004916:	f04f 0200 	mov.w	r2, #0
 800491a:	f04f 0300 	mov.w	r3, #0
 800491e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004922:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004926:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800492a:	4690      	mov	r8, r2
 800492c:	4699      	mov	r9, r3
 800492e:	4623      	mov	r3, r4
 8004930:	eb18 0303 	adds.w	r3, r8, r3
 8004934:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004938:	462b      	mov	r3, r5
 800493a:	eb49 0303 	adc.w	r3, r9, r3
 800493e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004942:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004946:	685b      	ldr	r3, [r3, #4]
 8004948:	2200      	movs	r2, #0
 800494a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800494e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004952:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004956:	460b      	mov	r3, r1
 8004958:	18db      	adds	r3, r3, r3
 800495a:	653b      	str	r3, [r7, #80]	@ 0x50
 800495c:	4613      	mov	r3, r2
 800495e:	eb42 0303 	adc.w	r3, r2, r3
 8004962:	657b      	str	r3, [r7, #84]	@ 0x54
 8004964:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004968:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800496c:	f7fb fc40 	bl	80001f0 <__aeabi_uldivmod>
 8004970:	4602      	mov	r2, r0
 8004972:	460b      	mov	r3, r1
 8004974:	4b61      	ldr	r3, [pc, #388]	@ (8004afc <UART_SetConfig+0x2d4>)
 8004976:	fba3 2302 	umull	r2, r3, r3, r2
 800497a:	095b      	lsrs	r3, r3, #5
 800497c:	011c      	lsls	r4, r3, #4
 800497e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004982:	2200      	movs	r2, #0
 8004984:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004988:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800498c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004990:	4642      	mov	r2, r8
 8004992:	464b      	mov	r3, r9
 8004994:	1891      	adds	r1, r2, r2
 8004996:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004998:	415b      	adcs	r3, r3
 800499a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800499c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80049a0:	4641      	mov	r1, r8
 80049a2:	eb12 0a01 	adds.w	sl, r2, r1
 80049a6:	4649      	mov	r1, r9
 80049a8:	eb43 0b01 	adc.w	fp, r3, r1
 80049ac:	f04f 0200 	mov.w	r2, #0
 80049b0:	f04f 0300 	mov.w	r3, #0
 80049b4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80049b8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80049bc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80049c0:	4692      	mov	sl, r2
 80049c2:	469b      	mov	fp, r3
 80049c4:	4643      	mov	r3, r8
 80049c6:	eb1a 0303 	adds.w	r3, sl, r3
 80049ca:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80049ce:	464b      	mov	r3, r9
 80049d0:	eb4b 0303 	adc.w	r3, fp, r3
 80049d4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80049d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049dc:	685b      	ldr	r3, [r3, #4]
 80049de:	2200      	movs	r2, #0
 80049e0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80049e4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80049e8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80049ec:	460b      	mov	r3, r1
 80049ee:	18db      	adds	r3, r3, r3
 80049f0:	643b      	str	r3, [r7, #64]	@ 0x40
 80049f2:	4613      	mov	r3, r2
 80049f4:	eb42 0303 	adc.w	r3, r2, r3
 80049f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80049fa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80049fe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004a02:	f7fb fbf5 	bl	80001f0 <__aeabi_uldivmod>
 8004a06:	4602      	mov	r2, r0
 8004a08:	460b      	mov	r3, r1
 8004a0a:	4611      	mov	r1, r2
 8004a0c:	4b3b      	ldr	r3, [pc, #236]	@ (8004afc <UART_SetConfig+0x2d4>)
 8004a0e:	fba3 2301 	umull	r2, r3, r3, r1
 8004a12:	095b      	lsrs	r3, r3, #5
 8004a14:	2264      	movs	r2, #100	@ 0x64
 8004a16:	fb02 f303 	mul.w	r3, r2, r3
 8004a1a:	1acb      	subs	r3, r1, r3
 8004a1c:	00db      	lsls	r3, r3, #3
 8004a1e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004a22:	4b36      	ldr	r3, [pc, #216]	@ (8004afc <UART_SetConfig+0x2d4>)
 8004a24:	fba3 2302 	umull	r2, r3, r3, r2
 8004a28:	095b      	lsrs	r3, r3, #5
 8004a2a:	005b      	lsls	r3, r3, #1
 8004a2c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004a30:	441c      	add	r4, r3
 8004a32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004a36:	2200      	movs	r2, #0
 8004a38:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004a3c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004a40:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004a44:	4642      	mov	r2, r8
 8004a46:	464b      	mov	r3, r9
 8004a48:	1891      	adds	r1, r2, r2
 8004a4a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004a4c:	415b      	adcs	r3, r3
 8004a4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a50:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004a54:	4641      	mov	r1, r8
 8004a56:	1851      	adds	r1, r2, r1
 8004a58:	6339      	str	r1, [r7, #48]	@ 0x30
 8004a5a:	4649      	mov	r1, r9
 8004a5c:	414b      	adcs	r3, r1
 8004a5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a60:	f04f 0200 	mov.w	r2, #0
 8004a64:	f04f 0300 	mov.w	r3, #0
 8004a68:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004a6c:	4659      	mov	r1, fp
 8004a6e:	00cb      	lsls	r3, r1, #3
 8004a70:	4651      	mov	r1, sl
 8004a72:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004a76:	4651      	mov	r1, sl
 8004a78:	00ca      	lsls	r2, r1, #3
 8004a7a:	4610      	mov	r0, r2
 8004a7c:	4619      	mov	r1, r3
 8004a7e:	4603      	mov	r3, r0
 8004a80:	4642      	mov	r2, r8
 8004a82:	189b      	adds	r3, r3, r2
 8004a84:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004a88:	464b      	mov	r3, r9
 8004a8a:	460a      	mov	r2, r1
 8004a8c:	eb42 0303 	adc.w	r3, r2, r3
 8004a90:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004a94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004aa0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004aa4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004aa8:	460b      	mov	r3, r1
 8004aaa:	18db      	adds	r3, r3, r3
 8004aac:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004aae:	4613      	mov	r3, r2
 8004ab0:	eb42 0303 	adc.w	r3, r2, r3
 8004ab4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004ab6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004aba:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004abe:	f7fb fb97 	bl	80001f0 <__aeabi_uldivmod>
 8004ac2:	4602      	mov	r2, r0
 8004ac4:	460b      	mov	r3, r1
 8004ac6:	4b0d      	ldr	r3, [pc, #52]	@ (8004afc <UART_SetConfig+0x2d4>)
 8004ac8:	fba3 1302 	umull	r1, r3, r3, r2
 8004acc:	095b      	lsrs	r3, r3, #5
 8004ace:	2164      	movs	r1, #100	@ 0x64
 8004ad0:	fb01 f303 	mul.w	r3, r1, r3
 8004ad4:	1ad3      	subs	r3, r2, r3
 8004ad6:	00db      	lsls	r3, r3, #3
 8004ad8:	3332      	adds	r3, #50	@ 0x32
 8004ada:	4a08      	ldr	r2, [pc, #32]	@ (8004afc <UART_SetConfig+0x2d4>)
 8004adc:	fba2 2303 	umull	r2, r3, r2, r3
 8004ae0:	095b      	lsrs	r3, r3, #5
 8004ae2:	f003 0207 	and.w	r2, r3, #7
 8004ae6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	4422      	add	r2, r4
 8004aee:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004af0:	e106      	b.n	8004d00 <UART_SetConfig+0x4d8>
 8004af2:	bf00      	nop
 8004af4:	40011000 	.word	0x40011000
 8004af8:	40011400 	.word	0x40011400
 8004afc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004b00:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004b04:	2200      	movs	r2, #0
 8004b06:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004b0a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004b0e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004b12:	4642      	mov	r2, r8
 8004b14:	464b      	mov	r3, r9
 8004b16:	1891      	adds	r1, r2, r2
 8004b18:	6239      	str	r1, [r7, #32]
 8004b1a:	415b      	adcs	r3, r3
 8004b1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b1e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004b22:	4641      	mov	r1, r8
 8004b24:	1854      	adds	r4, r2, r1
 8004b26:	4649      	mov	r1, r9
 8004b28:	eb43 0501 	adc.w	r5, r3, r1
 8004b2c:	f04f 0200 	mov.w	r2, #0
 8004b30:	f04f 0300 	mov.w	r3, #0
 8004b34:	00eb      	lsls	r3, r5, #3
 8004b36:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004b3a:	00e2      	lsls	r2, r4, #3
 8004b3c:	4614      	mov	r4, r2
 8004b3e:	461d      	mov	r5, r3
 8004b40:	4643      	mov	r3, r8
 8004b42:	18e3      	adds	r3, r4, r3
 8004b44:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004b48:	464b      	mov	r3, r9
 8004b4a:	eb45 0303 	adc.w	r3, r5, r3
 8004b4e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004b52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b56:	685b      	ldr	r3, [r3, #4]
 8004b58:	2200      	movs	r2, #0
 8004b5a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004b5e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004b62:	f04f 0200 	mov.w	r2, #0
 8004b66:	f04f 0300 	mov.w	r3, #0
 8004b6a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004b6e:	4629      	mov	r1, r5
 8004b70:	008b      	lsls	r3, r1, #2
 8004b72:	4621      	mov	r1, r4
 8004b74:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004b78:	4621      	mov	r1, r4
 8004b7a:	008a      	lsls	r2, r1, #2
 8004b7c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004b80:	f7fb fb36 	bl	80001f0 <__aeabi_uldivmod>
 8004b84:	4602      	mov	r2, r0
 8004b86:	460b      	mov	r3, r1
 8004b88:	4b60      	ldr	r3, [pc, #384]	@ (8004d0c <UART_SetConfig+0x4e4>)
 8004b8a:	fba3 2302 	umull	r2, r3, r3, r2
 8004b8e:	095b      	lsrs	r3, r3, #5
 8004b90:	011c      	lsls	r4, r3, #4
 8004b92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004b96:	2200      	movs	r2, #0
 8004b98:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004b9c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004ba0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004ba4:	4642      	mov	r2, r8
 8004ba6:	464b      	mov	r3, r9
 8004ba8:	1891      	adds	r1, r2, r2
 8004baa:	61b9      	str	r1, [r7, #24]
 8004bac:	415b      	adcs	r3, r3
 8004bae:	61fb      	str	r3, [r7, #28]
 8004bb0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004bb4:	4641      	mov	r1, r8
 8004bb6:	1851      	adds	r1, r2, r1
 8004bb8:	6139      	str	r1, [r7, #16]
 8004bba:	4649      	mov	r1, r9
 8004bbc:	414b      	adcs	r3, r1
 8004bbe:	617b      	str	r3, [r7, #20]
 8004bc0:	f04f 0200 	mov.w	r2, #0
 8004bc4:	f04f 0300 	mov.w	r3, #0
 8004bc8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004bcc:	4659      	mov	r1, fp
 8004bce:	00cb      	lsls	r3, r1, #3
 8004bd0:	4651      	mov	r1, sl
 8004bd2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004bd6:	4651      	mov	r1, sl
 8004bd8:	00ca      	lsls	r2, r1, #3
 8004bda:	4610      	mov	r0, r2
 8004bdc:	4619      	mov	r1, r3
 8004bde:	4603      	mov	r3, r0
 8004be0:	4642      	mov	r2, r8
 8004be2:	189b      	adds	r3, r3, r2
 8004be4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004be8:	464b      	mov	r3, r9
 8004bea:	460a      	mov	r2, r1
 8004bec:	eb42 0303 	adc.w	r3, r2, r3
 8004bf0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004bf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004bfe:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004c00:	f04f 0200 	mov.w	r2, #0
 8004c04:	f04f 0300 	mov.w	r3, #0
 8004c08:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004c0c:	4649      	mov	r1, r9
 8004c0e:	008b      	lsls	r3, r1, #2
 8004c10:	4641      	mov	r1, r8
 8004c12:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004c16:	4641      	mov	r1, r8
 8004c18:	008a      	lsls	r2, r1, #2
 8004c1a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004c1e:	f7fb fae7 	bl	80001f0 <__aeabi_uldivmod>
 8004c22:	4602      	mov	r2, r0
 8004c24:	460b      	mov	r3, r1
 8004c26:	4611      	mov	r1, r2
 8004c28:	4b38      	ldr	r3, [pc, #224]	@ (8004d0c <UART_SetConfig+0x4e4>)
 8004c2a:	fba3 2301 	umull	r2, r3, r3, r1
 8004c2e:	095b      	lsrs	r3, r3, #5
 8004c30:	2264      	movs	r2, #100	@ 0x64
 8004c32:	fb02 f303 	mul.w	r3, r2, r3
 8004c36:	1acb      	subs	r3, r1, r3
 8004c38:	011b      	lsls	r3, r3, #4
 8004c3a:	3332      	adds	r3, #50	@ 0x32
 8004c3c:	4a33      	ldr	r2, [pc, #204]	@ (8004d0c <UART_SetConfig+0x4e4>)
 8004c3e:	fba2 2303 	umull	r2, r3, r2, r3
 8004c42:	095b      	lsrs	r3, r3, #5
 8004c44:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c48:	441c      	add	r4, r3
 8004c4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004c4e:	2200      	movs	r2, #0
 8004c50:	673b      	str	r3, [r7, #112]	@ 0x70
 8004c52:	677a      	str	r2, [r7, #116]	@ 0x74
 8004c54:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004c58:	4642      	mov	r2, r8
 8004c5a:	464b      	mov	r3, r9
 8004c5c:	1891      	adds	r1, r2, r2
 8004c5e:	60b9      	str	r1, [r7, #8]
 8004c60:	415b      	adcs	r3, r3
 8004c62:	60fb      	str	r3, [r7, #12]
 8004c64:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004c68:	4641      	mov	r1, r8
 8004c6a:	1851      	adds	r1, r2, r1
 8004c6c:	6039      	str	r1, [r7, #0]
 8004c6e:	4649      	mov	r1, r9
 8004c70:	414b      	adcs	r3, r1
 8004c72:	607b      	str	r3, [r7, #4]
 8004c74:	f04f 0200 	mov.w	r2, #0
 8004c78:	f04f 0300 	mov.w	r3, #0
 8004c7c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004c80:	4659      	mov	r1, fp
 8004c82:	00cb      	lsls	r3, r1, #3
 8004c84:	4651      	mov	r1, sl
 8004c86:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004c8a:	4651      	mov	r1, sl
 8004c8c:	00ca      	lsls	r2, r1, #3
 8004c8e:	4610      	mov	r0, r2
 8004c90:	4619      	mov	r1, r3
 8004c92:	4603      	mov	r3, r0
 8004c94:	4642      	mov	r2, r8
 8004c96:	189b      	adds	r3, r3, r2
 8004c98:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004c9a:	464b      	mov	r3, r9
 8004c9c:	460a      	mov	r2, r1
 8004c9e:	eb42 0303 	adc.w	r3, r2, r3
 8004ca2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004ca4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ca8:	685b      	ldr	r3, [r3, #4]
 8004caa:	2200      	movs	r2, #0
 8004cac:	663b      	str	r3, [r7, #96]	@ 0x60
 8004cae:	667a      	str	r2, [r7, #100]	@ 0x64
 8004cb0:	f04f 0200 	mov.w	r2, #0
 8004cb4:	f04f 0300 	mov.w	r3, #0
 8004cb8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004cbc:	4649      	mov	r1, r9
 8004cbe:	008b      	lsls	r3, r1, #2
 8004cc0:	4641      	mov	r1, r8
 8004cc2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004cc6:	4641      	mov	r1, r8
 8004cc8:	008a      	lsls	r2, r1, #2
 8004cca:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004cce:	f7fb fa8f 	bl	80001f0 <__aeabi_uldivmod>
 8004cd2:	4602      	mov	r2, r0
 8004cd4:	460b      	mov	r3, r1
 8004cd6:	4b0d      	ldr	r3, [pc, #52]	@ (8004d0c <UART_SetConfig+0x4e4>)
 8004cd8:	fba3 1302 	umull	r1, r3, r3, r2
 8004cdc:	095b      	lsrs	r3, r3, #5
 8004cde:	2164      	movs	r1, #100	@ 0x64
 8004ce0:	fb01 f303 	mul.w	r3, r1, r3
 8004ce4:	1ad3      	subs	r3, r2, r3
 8004ce6:	011b      	lsls	r3, r3, #4
 8004ce8:	3332      	adds	r3, #50	@ 0x32
 8004cea:	4a08      	ldr	r2, [pc, #32]	@ (8004d0c <UART_SetConfig+0x4e4>)
 8004cec:	fba2 2303 	umull	r2, r3, r2, r3
 8004cf0:	095b      	lsrs	r3, r3, #5
 8004cf2:	f003 020f 	and.w	r2, r3, #15
 8004cf6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	4422      	add	r2, r4
 8004cfe:	609a      	str	r2, [r3, #8]
}
 8004d00:	bf00      	nop
 8004d02:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004d06:	46bd      	mov	sp, r7
 8004d08:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d0c:	51eb851f 	.word	0x51eb851f

08004d10 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004d10:	b084      	sub	sp, #16
 8004d12:	b580      	push	{r7, lr}
 8004d14:	b084      	sub	sp, #16
 8004d16:	af00      	add	r7, sp, #0
 8004d18:	6078      	str	r0, [r7, #4]
 8004d1a:	f107 001c 	add.w	r0, r7, #28
 8004d1e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004d22:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004d26:	2b01      	cmp	r3, #1
 8004d28:	d123      	bne.n	8004d72 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d2e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	68db      	ldr	r3, [r3, #12]
 8004d3a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8004d3e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004d42:	687a      	ldr	r2, [r7, #4]
 8004d44:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	68db      	ldr	r3, [r3, #12]
 8004d4a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004d52:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004d56:	2b01      	cmp	r3, #1
 8004d58:	d105      	bne.n	8004d66 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	68db      	ldr	r3, [r3, #12]
 8004d5e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004d66:	6878      	ldr	r0, [r7, #4]
 8004d68:	f000 faa0 	bl	80052ac <USB_CoreReset>
 8004d6c:	4603      	mov	r3, r0
 8004d6e:	73fb      	strb	r3, [r7, #15]
 8004d70:	e01b      	b.n	8004daa <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	68db      	ldr	r3, [r3, #12]
 8004d76:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004d7e:	6878      	ldr	r0, [r7, #4]
 8004d80:	f000 fa94 	bl	80052ac <USB_CoreReset>
 8004d84:	4603      	mov	r3, r0
 8004d86:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004d88:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d106      	bne.n	8004d9e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d94:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	639a      	str	r2, [r3, #56]	@ 0x38
 8004d9c:	e005      	b.n	8004daa <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004da2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004daa:	7fbb      	ldrb	r3, [r7, #30]
 8004dac:	2b01      	cmp	r3, #1
 8004dae:	d10b      	bne.n	8004dc8 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	689b      	ldr	r3, [r3, #8]
 8004db4:	f043 0206 	orr.w	r2, r3, #6
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	689b      	ldr	r3, [r3, #8]
 8004dc0:	f043 0220 	orr.w	r2, r3, #32
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004dc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dca:	4618      	mov	r0, r3
 8004dcc:	3710      	adds	r7, #16
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004dd4:	b004      	add	sp, #16
 8004dd6:	4770      	bx	lr

08004dd8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004dd8:	b480      	push	{r7}
 8004dda:	b083      	sub	sp, #12
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	689b      	ldr	r3, [r3, #8]
 8004de4:	f023 0201 	bic.w	r2, r3, #1
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004dec:	2300      	movs	r3, #0
}
 8004dee:	4618      	mov	r0, r3
 8004df0:	370c      	adds	r7, #12
 8004df2:	46bd      	mov	sp, r7
 8004df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df8:	4770      	bx	lr

08004dfa <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004dfa:	b580      	push	{r7, lr}
 8004dfc:	b084      	sub	sp, #16
 8004dfe:	af00      	add	r7, sp, #0
 8004e00:	6078      	str	r0, [r7, #4]
 8004e02:	460b      	mov	r3, r1
 8004e04:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004e06:	2300      	movs	r3, #0
 8004e08:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	68db      	ldr	r3, [r3, #12]
 8004e0e:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004e16:	78fb      	ldrb	r3, [r7, #3]
 8004e18:	2b01      	cmp	r3, #1
 8004e1a:	d115      	bne.n	8004e48 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	68db      	ldr	r3, [r3, #12]
 8004e20:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004e28:	200a      	movs	r0, #10
 8004e2a:	f7fc fa9f 	bl	800136c <HAL_Delay>
      ms += 10U;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	330a      	adds	r3, #10
 8004e32:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004e34:	6878      	ldr	r0, [r7, #4]
 8004e36:	f000 fa2b 	bl	8005290 <USB_GetMode>
 8004e3a:	4603      	mov	r3, r0
 8004e3c:	2b01      	cmp	r3, #1
 8004e3e:	d01e      	beq.n	8004e7e <USB_SetCurrentMode+0x84>
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	2bc7      	cmp	r3, #199	@ 0xc7
 8004e44:	d9f0      	bls.n	8004e28 <USB_SetCurrentMode+0x2e>
 8004e46:	e01a      	b.n	8004e7e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004e48:	78fb      	ldrb	r3, [r7, #3]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d115      	bne.n	8004e7a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	68db      	ldr	r3, [r3, #12]
 8004e52:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004e5a:	200a      	movs	r0, #10
 8004e5c:	f7fc fa86 	bl	800136c <HAL_Delay>
      ms += 10U;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	330a      	adds	r3, #10
 8004e64:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004e66:	6878      	ldr	r0, [r7, #4]
 8004e68:	f000 fa12 	bl	8005290 <USB_GetMode>
 8004e6c:	4603      	mov	r3, r0
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d005      	beq.n	8004e7e <USB_SetCurrentMode+0x84>
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	2bc7      	cmp	r3, #199	@ 0xc7
 8004e76:	d9f0      	bls.n	8004e5a <USB_SetCurrentMode+0x60>
 8004e78:	e001      	b.n	8004e7e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004e7a:	2301      	movs	r3, #1
 8004e7c:	e005      	b.n	8004e8a <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	2bc8      	cmp	r3, #200	@ 0xc8
 8004e82:	d101      	bne.n	8004e88 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004e84:	2301      	movs	r3, #1
 8004e86:	e000      	b.n	8004e8a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004e88:	2300      	movs	r3, #0
}
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	3710      	adds	r7, #16
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	bd80      	pop	{r7, pc}
	...

08004e94 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004e94:	b084      	sub	sp, #16
 8004e96:	b580      	push	{r7, lr}
 8004e98:	b086      	sub	sp, #24
 8004e9a:	af00      	add	r7, sp, #0
 8004e9c:	6078      	str	r0, [r7, #4]
 8004e9e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8004ea2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004eae:	2300      	movs	r3, #0
 8004eb0:	613b      	str	r3, [r7, #16]
 8004eb2:	e009      	b.n	8004ec8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004eb4:	687a      	ldr	r2, [r7, #4]
 8004eb6:	693b      	ldr	r3, [r7, #16]
 8004eb8:	3340      	adds	r3, #64	@ 0x40
 8004eba:	009b      	lsls	r3, r3, #2
 8004ebc:	4413      	add	r3, r2
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004ec2:	693b      	ldr	r3, [r7, #16]
 8004ec4:	3301      	adds	r3, #1
 8004ec6:	613b      	str	r3, [r7, #16]
 8004ec8:	693b      	ldr	r3, [r7, #16]
 8004eca:	2b0e      	cmp	r3, #14
 8004ecc:	d9f2      	bls.n	8004eb4 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8004ece:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d11c      	bne.n	8004f10 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004edc:	685b      	ldr	r3, [r3, #4]
 8004ede:	68fa      	ldr	r2, [r7, #12]
 8004ee0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004ee4:	f043 0302 	orr.w	r3, r3, #2
 8004ee8:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eee:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004efa:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f06:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	639a      	str	r2, [r3, #56]	@ 0x38
 8004f0e:	e00b      	b.n	8004f28 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f14:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f20:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004f2e:	461a      	mov	r2, r3
 8004f30:	2300      	movs	r3, #0
 8004f32:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004f34:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8004f38:	2b01      	cmp	r3, #1
 8004f3a:	d10d      	bne.n	8004f58 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004f3c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d104      	bne.n	8004f4e <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004f44:	2100      	movs	r1, #0
 8004f46:	6878      	ldr	r0, [r7, #4]
 8004f48:	f000 f968 	bl	800521c <USB_SetDevSpeed>
 8004f4c:	e008      	b.n	8004f60 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004f4e:	2101      	movs	r1, #1
 8004f50:	6878      	ldr	r0, [r7, #4]
 8004f52:	f000 f963 	bl	800521c <USB_SetDevSpeed>
 8004f56:	e003      	b.n	8004f60 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004f58:	2103      	movs	r1, #3
 8004f5a:	6878      	ldr	r0, [r7, #4]
 8004f5c:	f000 f95e 	bl	800521c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004f60:	2110      	movs	r1, #16
 8004f62:	6878      	ldr	r0, [r7, #4]
 8004f64:	f000 f8fa 	bl	800515c <USB_FlushTxFifo>
 8004f68:	4603      	mov	r3, r0
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d001      	beq.n	8004f72 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8004f6e:	2301      	movs	r3, #1
 8004f70:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004f72:	6878      	ldr	r0, [r7, #4]
 8004f74:	f000 f924 	bl	80051c0 <USB_FlushRxFifo>
 8004f78:	4603      	mov	r3, r0
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d001      	beq.n	8004f82 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8004f7e:	2301      	movs	r3, #1
 8004f80:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f88:	461a      	mov	r2, r3
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f94:	461a      	mov	r2, r3
 8004f96:	2300      	movs	r3, #0
 8004f98:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004fa0:	461a      	mov	r2, r3
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	613b      	str	r3, [r7, #16]
 8004faa:	e043      	b.n	8005034 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004fac:	693b      	ldr	r3, [r7, #16]
 8004fae:	015a      	lsls	r2, r3, #5
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	4413      	add	r3, r2
 8004fb4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004fbe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004fc2:	d118      	bne.n	8004ff6 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8004fc4:	693b      	ldr	r3, [r7, #16]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d10a      	bne.n	8004fe0 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004fca:	693b      	ldr	r3, [r7, #16]
 8004fcc:	015a      	lsls	r2, r3, #5
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	4413      	add	r3, r2
 8004fd2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004fd6:	461a      	mov	r2, r3
 8004fd8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004fdc:	6013      	str	r3, [r2, #0]
 8004fde:	e013      	b.n	8005008 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004fe0:	693b      	ldr	r3, [r7, #16]
 8004fe2:	015a      	lsls	r2, r3, #5
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	4413      	add	r3, r2
 8004fe8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004fec:	461a      	mov	r2, r3
 8004fee:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004ff2:	6013      	str	r3, [r2, #0]
 8004ff4:	e008      	b.n	8005008 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004ff6:	693b      	ldr	r3, [r7, #16]
 8004ff8:	015a      	lsls	r2, r3, #5
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	4413      	add	r3, r2
 8004ffe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005002:	461a      	mov	r2, r3
 8005004:	2300      	movs	r3, #0
 8005006:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005008:	693b      	ldr	r3, [r7, #16]
 800500a:	015a      	lsls	r2, r3, #5
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	4413      	add	r3, r2
 8005010:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005014:	461a      	mov	r2, r3
 8005016:	2300      	movs	r3, #0
 8005018:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800501a:	693b      	ldr	r3, [r7, #16]
 800501c:	015a      	lsls	r2, r3, #5
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	4413      	add	r3, r2
 8005022:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005026:	461a      	mov	r2, r3
 8005028:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800502c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800502e:	693b      	ldr	r3, [r7, #16]
 8005030:	3301      	adds	r3, #1
 8005032:	613b      	str	r3, [r7, #16]
 8005034:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005038:	461a      	mov	r2, r3
 800503a:	693b      	ldr	r3, [r7, #16]
 800503c:	4293      	cmp	r3, r2
 800503e:	d3b5      	bcc.n	8004fac <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005040:	2300      	movs	r3, #0
 8005042:	613b      	str	r3, [r7, #16]
 8005044:	e043      	b.n	80050ce <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005046:	693b      	ldr	r3, [r7, #16]
 8005048:	015a      	lsls	r2, r3, #5
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	4413      	add	r3, r2
 800504e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005058:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800505c:	d118      	bne.n	8005090 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800505e:	693b      	ldr	r3, [r7, #16]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d10a      	bne.n	800507a <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005064:	693b      	ldr	r3, [r7, #16]
 8005066:	015a      	lsls	r2, r3, #5
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	4413      	add	r3, r2
 800506c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005070:	461a      	mov	r2, r3
 8005072:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005076:	6013      	str	r3, [r2, #0]
 8005078:	e013      	b.n	80050a2 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800507a:	693b      	ldr	r3, [r7, #16]
 800507c:	015a      	lsls	r2, r3, #5
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	4413      	add	r3, r2
 8005082:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005086:	461a      	mov	r2, r3
 8005088:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800508c:	6013      	str	r3, [r2, #0]
 800508e:	e008      	b.n	80050a2 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005090:	693b      	ldr	r3, [r7, #16]
 8005092:	015a      	lsls	r2, r3, #5
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	4413      	add	r3, r2
 8005098:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800509c:	461a      	mov	r2, r3
 800509e:	2300      	movs	r3, #0
 80050a0:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80050a2:	693b      	ldr	r3, [r7, #16]
 80050a4:	015a      	lsls	r2, r3, #5
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	4413      	add	r3, r2
 80050aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80050ae:	461a      	mov	r2, r3
 80050b0:	2300      	movs	r3, #0
 80050b2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80050b4:	693b      	ldr	r3, [r7, #16]
 80050b6:	015a      	lsls	r2, r3, #5
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	4413      	add	r3, r2
 80050bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80050c0:	461a      	mov	r2, r3
 80050c2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80050c6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80050c8:	693b      	ldr	r3, [r7, #16]
 80050ca:	3301      	adds	r3, #1
 80050cc:	613b      	str	r3, [r7, #16]
 80050ce:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80050d2:	461a      	mov	r2, r3
 80050d4:	693b      	ldr	r3, [r7, #16]
 80050d6:	4293      	cmp	r3, r2
 80050d8:	d3b5      	bcc.n	8005046 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80050e0:	691b      	ldr	r3, [r3, #16]
 80050e2:	68fa      	ldr	r2, [r7, #12]
 80050e4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80050e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80050ec:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	2200      	movs	r2, #0
 80050f2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80050fa:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80050fc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005100:	2b00      	cmp	r3, #0
 8005102:	d105      	bne.n	8005110 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	699b      	ldr	r3, [r3, #24]
 8005108:	f043 0210 	orr.w	r2, r3, #16
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	699a      	ldr	r2, [r3, #24]
 8005114:	4b10      	ldr	r3, [pc, #64]	@ (8005158 <USB_DevInit+0x2c4>)
 8005116:	4313      	orrs	r3, r2
 8005118:	687a      	ldr	r2, [r7, #4]
 800511a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800511c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005120:	2b00      	cmp	r3, #0
 8005122:	d005      	beq.n	8005130 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	699b      	ldr	r3, [r3, #24]
 8005128:	f043 0208 	orr.w	r2, r3, #8
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005130:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005134:	2b01      	cmp	r3, #1
 8005136:	d107      	bne.n	8005148 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	699b      	ldr	r3, [r3, #24]
 800513c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005140:	f043 0304 	orr.w	r3, r3, #4
 8005144:	687a      	ldr	r2, [r7, #4]
 8005146:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005148:	7dfb      	ldrb	r3, [r7, #23]
}
 800514a:	4618      	mov	r0, r3
 800514c:	3718      	adds	r7, #24
 800514e:	46bd      	mov	sp, r7
 8005150:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005154:	b004      	add	sp, #16
 8005156:	4770      	bx	lr
 8005158:	803c3800 	.word	0x803c3800

0800515c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800515c:	b480      	push	{r7}
 800515e:	b085      	sub	sp, #20
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
 8005164:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005166:	2300      	movs	r3, #0
 8005168:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	3301      	adds	r3, #1
 800516e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005176:	d901      	bls.n	800517c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005178:	2303      	movs	r3, #3
 800517a:	e01b      	b.n	80051b4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	691b      	ldr	r3, [r3, #16]
 8005180:	2b00      	cmp	r3, #0
 8005182:	daf2      	bge.n	800516a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005184:	2300      	movs	r3, #0
 8005186:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	019b      	lsls	r3, r3, #6
 800518c:	f043 0220 	orr.w	r2, r3, #32
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	3301      	adds	r3, #1
 8005198:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80051a0:	d901      	bls.n	80051a6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80051a2:	2303      	movs	r3, #3
 80051a4:	e006      	b.n	80051b4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	691b      	ldr	r3, [r3, #16]
 80051aa:	f003 0320 	and.w	r3, r3, #32
 80051ae:	2b20      	cmp	r3, #32
 80051b0:	d0f0      	beq.n	8005194 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80051b2:	2300      	movs	r3, #0
}
 80051b4:	4618      	mov	r0, r3
 80051b6:	3714      	adds	r7, #20
 80051b8:	46bd      	mov	sp, r7
 80051ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051be:	4770      	bx	lr

080051c0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80051c0:	b480      	push	{r7}
 80051c2:	b085      	sub	sp, #20
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80051c8:	2300      	movs	r3, #0
 80051ca:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	3301      	adds	r3, #1
 80051d0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80051d8:	d901      	bls.n	80051de <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80051da:	2303      	movs	r3, #3
 80051dc:	e018      	b.n	8005210 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	691b      	ldr	r3, [r3, #16]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	daf2      	bge.n	80051cc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80051e6:	2300      	movs	r3, #0
 80051e8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	2210      	movs	r2, #16
 80051ee:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	3301      	adds	r3, #1
 80051f4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80051fc:	d901      	bls.n	8005202 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80051fe:	2303      	movs	r3, #3
 8005200:	e006      	b.n	8005210 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	691b      	ldr	r3, [r3, #16]
 8005206:	f003 0310 	and.w	r3, r3, #16
 800520a:	2b10      	cmp	r3, #16
 800520c:	d0f0      	beq.n	80051f0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800520e:	2300      	movs	r3, #0
}
 8005210:	4618      	mov	r0, r3
 8005212:	3714      	adds	r7, #20
 8005214:	46bd      	mov	sp, r7
 8005216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521a:	4770      	bx	lr

0800521c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800521c:	b480      	push	{r7}
 800521e:	b085      	sub	sp, #20
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
 8005224:	460b      	mov	r3, r1
 8005226:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005232:	681a      	ldr	r2, [r3, #0]
 8005234:	78fb      	ldrb	r3, [r7, #3]
 8005236:	68f9      	ldr	r1, [r7, #12]
 8005238:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800523c:	4313      	orrs	r3, r2
 800523e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005240:	2300      	movs	r3, #0
}
 8005242:	4618      	mov	r0, r3
 8005244:	3714      	adds	r7, #20
 8005246:	46bd      	mov	sp, r7
 8005248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524c:	4770      	bx	lr

0800524e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800524e:	b480      	push	{r7}
 8005250:	b085      	sub	sp, #20
 8005252:	af00      	add	r7, sp, #0
 8005254:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	68fa      	ldr	r2, [r7, #12]
 8005264:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005268:	f023 0303 	bic.w	r3, r3, #3
 800526c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005274:	685b      	ldr	r3, [r3, #4]
 8005276:	68fa      	ldr	r2, [r7, #12]
 8005278:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800527c:	f043 0302 	orr.w	r3, r3, #2
 8005280:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005282:	2300      	movs	r3, #0
}
 8005284:	4618      	mov	r0, r3
 8005286:	3714      	adds	r7, #20
 8005288:	46bd      	mov	sp, r7
 800528a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528e:	4770      	bx	lr

08005290 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005290:	b480      	push	{r7}
 8005292:	b083      	sub	sp, #12
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	695b      	ldr	r3, [r3, #20]
 800529c:	f003 0301 	and.w	r3, r3, #1
}
 80052a0:	4618      	mov	r0, r3
 80052a2:	370c      	adds	r7, #12
 80052a4:	46bd      	mov	sp, r7
 80052a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052aa:	4770      	bx	lr

080052ac <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80052ac:	b480      	push	{r7}
 80052ae:	b085      	sub	sp, #20
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80052b4:	2300      	movs	r3, #0
 80052b6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	3301      	adds	r3, #1
 80052bc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80052c4:	d901      	bls.n	80052ca <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80052c6:	2303      	movs	r3, #3
 80052c8:	e022      	b.n	8005310 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	691b      	ldr	r3, [r3, #16]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	daf2      	bge.n	80052b8 <USB_CoreReset+0xc>

  count = 10U;
 80052d2:	230a      	movs	r3, #10
 80052d4:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80052d6:	e002      	b.n	80052de <USB_CoreReset+0x32>
  {
    count--;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	3b01      	subs	r3, #1
 80052dc:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d1f9      	bne.n	80052d8 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	691b      	ldr	r3, [r3, #16]
 80052e8:	f043 0201 	orr.w	r2, r3, #1
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	3301      	adds	r3, #1
 80052f4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80052fc:	d901      	bls.n	8005302 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80052fe:	2303      	movs	r3, #3
 8005300:	e006      	b.n	8005310 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	691b      	ldr	r3, [r3, #16]
 8005306:	f003 0301 	and.w	r3, r3, #1
 800530a:	2b01      	cmp	r3, #1
 800530c:	d0f0      	beq.n	80052f0 <USB_CoreReset+0x44>

  return HAL_OK;
 800530e:	2300      	movs	r3, #0
}
 8005310:	4618      	mov	r0, r3
 8005312:	3714      	adds	r7, #20
 8005314:	46bd      	mov	sp, r7
 8005316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531a:	4770      	bx	lr

0800531c <__NVIC_SetPriority>:
{
 800531c:	b480      	push	{r7}
 800531e:	b083      	sub	sp, #12
 8005320:	af00      	add	r7, sp, #0
 8005322:	4603      	mov	r3, r0
 8005324:	6039      	str	r1, [r7, #0]
 8005326:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005328:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800532c:	2b00      	cmp	r3, #0
 800532e:	db0a      	blt.n	8005346 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	b2da      	uxtb	r2, r3
 8005334:	490c      	ldr	r1, [pc, #48]	@ (8005368 <__NVIC_SetPriority+0x4c>)
 8005336:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800533a:	0112      	lsls	r2, r2, #4
 800533c:	b2d2      	uxtb	r2, r2
 800533e:	440b      	add	r3, r1
 8005340:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005344:	e00a      	b.n	800535c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	b2da      	uxtb	r2, r3
 800534a:	4908      	ldr	r1, [pc, #32]	@ (800536c <__NVIC_SetPriority+0x50>)
 800534c:	79fb      	ldrb	r3, [r7, #7]
 800534e:	f003 030f 	and.w	r3, r3, #15
 8005352:	3b04      	subs	r3, #4
 8005354:	0112      	lsls	r2, r2, #4
 8005356:	b2d2      	uxtb	r2, r2
 8005358:	440b      	add	r3, r1
 800535a:	761a      	strb	r2, [r3, #24]
}
 800535c:	bf00      	nop
 800535e:	370c      	adds	r7, #12
 8005360:	46bd      	mov	sp, r7
 8005362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005366:	4770      	bx	lr
 8005368:	e000e100 	.word	0xe000e100
 800536c:	e000ed00 	.word	0xe000ed00

08005370 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8005370:	b580      	push	{r7, lr}
 8005372:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8005374:	4b05      	ldr	r3, [pc, #20]	@ (800538c <SysTick_Handler+0x1c>)
 8005376:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8005378:	f001 ff0e 	bl	8007198 <xTaskGetSchedulerState>
 800537c:	4603      	mov	r3, r0
 800537e:	2b01      	cmp	r3, #1
 8005380:	d001      	beq.n	8005386 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8005382:	f002 fe61 	bl	8008048 <xPortSysTickHandler>
  }
}
 8005386:	bf00      	nop
 8005388:	bd80      	pop	{r7, pc}
 800538a:	bf00      	nop
 800538c:	e000e010 	.word	0xe000e010

08005390 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005390:	b580      	push	{r7, lr}
 8005392:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005394:	2100      	movs	r1, #0
 8005396:	f06f 0004 	mvn.w	r0, #4
 800539a:	f7ff ffbf 	bl	800531c <__NVIC_SetPriority>
#endif
}
 800539e:	bf00      	nop
 80053a0:	bd80      	pop	{r7, pc}
	...

080053a4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80053a4:	b480      	push	{r7}
 80053a6:	b083      	sub	sp, #12
 80053a8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80053aa:	f3ef 8305 	mrs	r3, IPSR
 80053ae:	603b      	str	r3, [r7, #0]
  return(result);
 80053b0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d003      	beq.n	80053be <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80053b6:	f06f 0305 	mvn.w	r3, #5
 80053ba:	607b      	str	r3, [r7, #4]
 80053bc:	e00c      	b.n	80053d8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80053be:	4b0a      	ldr	r3, [pc, #40]	@ (80053e8 <osKernelInitialize+0x44>)
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d105      	bne.n	80053d2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80053c6:	4b08      	ldr	r3, [pc, #32]	@ (80053e8 <osKernelInitialize+0x44>)
 80053c8:	2201      	movs	r2, #1
 80053ca:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80053cc:	2300      	movs	r3, #0
 80053ce:	607b      	str	r3, [r7, #4]
 80053d0:	e002      	b.n	80053d8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80053d2:	f04f 33ff 	mov.w	r3, #4294967295
 80053d6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80053d8:	687b      	ldr	r3, [r7, #4]
}
 80053da:	4618      	mov	r0, r3
 80053dc:	370c      	adds	r7, #12
 80053de:	46bd      	mov	sp, r7
 80053e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e4:	4770      	bx	lr
 80053e6:	bf00      	nop
 80053e8:	200009ac 	.word	0x200009ac

080053ec <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b082      	sub	sp, #8
 80053f0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80053f2:	f3ef 8305 	mrs	r3, IPSR
 80053f6:	603b      	str	r3, [r7, #0]
  return(result);
 80053f8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d003      	beq.n	8005406 <osKernelStart+0x1a>
    stat = osErrorISR;
 80053fe:	f06f 0305 	mvn.w	r3, #5
 8005402:	607b      	str	r3, [r7, #4]
 8005404:	e010      	b.n	8005428 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005406:	4b0b      	ldr	r3, [pc, #44]	@ (8005434 <osKernelStart+0x48>)
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	2b01      	cmp	r3, #1
 800540c:	d109      	bne.n	8005422 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800540e:	f7ff ffbf 	bl	8005390 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005412:	4b08      	ldr	r3, [pc, #32]	@ (8005434 <osKernelStart+0x48>)
 8005414:	2202      	movs	r2, #2
 8005416:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005418:	f001 fa24 	bl	8006864 <vTaskStartScheduler>
      stat = osOK;
 800541c:	2300      	movs	r3, #0
 800541e:	607b      	str	r3, [r7, #4]
 8005420:	e002      	b.n	8005428 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005422:	f04f 33ff 	mov.w	r3, #4294967295
 8005426:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005428:	687b      	ldr	r3, [r7, #4]
}
 800542a:	4618      	mov	r0, r3
 800542c:	3708      	adds	r7, #8
 800542e:	46bd      	mov	sp, r7
 8005430:	bd80      	pop	{r7, pc}
 8005432:	bf00      	nop
 8005434:	200009ac 	.word	0x200009ac

08005438 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005438:	b580      	push	{r7, lr}
 800543a:	b08e      	sub	sp, #56	@ 0x38
 800543c:	af04      	add	r7, sp, #16
 800543e:	60f8      	str	r0, [r7, #12]
 8005440:	60b9      	str	r1, [r7, #8]
 8005442:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005444:	2300      	movs	r3, #0
 8005446:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005448:	f3ef 8305 	mrs	r3, IPSR
 800544c:	617b      	str	r3, [r7, #20]
  return(result);
 800544e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005450:	2b00      	cmp	r3, #0
 8005452:	d17e      	bne.n	8005552 <osThreadNew+0x11a>
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d07b      	beq.n	8005552 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800545a:	2380      	movs	r3, #128	@ 0x80
 800545c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800545e:	2318      	movs	r3, #24
 8005460:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005462:	2300      	movs	r3, #0
 8005464:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8005466:	f04f 33ff 	mov.w	r3, #4294967295
 800546a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d045      	beq.n	80054fe <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	2b00      	cmp	r3, #0
 8005478:	d002      	beq.n	8005480 <osThreadNew+0x48>
        name = attr->name;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	699b      	ldr	r3, [r3, #24]
 8005484:	2b00      	cmp	r3, #0
 8005486:	d002      	beq.n	800548e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	699b      	ldr	r3, [r3, #24]
 800548c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800548e:	69fb      	ldr	r3, [r7, #28]
 8005490:	2b00      	cmp	r3, #0
 8005492:	d008      	beq.n	80054a6 <osThreadNew+0x6e>
 8005494:	69fb      	ldr	r3, [r7, #28]
 8005496:	2b38      	cmp	r3, #56	@ 0x38
 8005498:	d805      	bhi.n	80054a6 <osThreadNew+0x6e>
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	685b      	ldr	r3, [r3, #4]
 800549e:	f003 0301 	and.w	r3, r3, #1
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d001      	beq.n	80054aa <osThreadNew+0x72>
        return (NULL);
 80054a6:	2300      	movs	r3, #0
 80054a8:	e054      	b.n	8005554 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	695b      	ldr	r3, [r3, #20]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d003      	beq.n	80054ba <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	695b      	ldr	r3, [r3, #20]
 80054b6:	089b      	lsrs	r3, r3, #2
 80054b8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	689b      	ldr	r3, [r3, #8]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d00e      	beq.n	80054e0 <osThreadNew+0xa8>
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	68db      	ldr	r3, [r3, #12]
 80054c6:	2ba7      	cmp	r3, #167	@ 0xa7
 80054c8:	d90a      	bls.n	80054e0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d006      	beq.n	80054e0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	695b      	ldr	r3, [r3, #20]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d002      	beq.n	80054e0 <osThreadNew+0xa8>
        mem = 1;
 80054da:	2301      	movs	r3, #1
 80054dc:	61bb      	str	r3, [r7, #24]
 80054de:	e010      	b.n	8005502 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	689b      	ldr	r3, [r3, #8]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d10c      	bne.n	8005502 <osThreadNew+0xca>
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	68db      	ldr	r3, [r3, #12]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d108      	bne.n	8005502 <osThreadNew+0xca>
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	691b      	ldr	r3, [r3, #16]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d104      	bne.n	8005502 <osThreadNew+0xca>
          mem = 0;
 80054f8:	2300      	movs	r3, #0
 80054fa:	61bb      	str	r3, [r7, #24]
 80054fc:	e001      	b.n	8005502 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80054fe:	2300      	movs	r3, #0
 8005500:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005502:	69bb      	ldr	r3, [r7, #24]
 8005504:	2b01      	cmp	r3, #1
 8005506:	d110      	bne.n	800552a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800550c:	687a      	ldr	r2, [r7, #4]
 800550e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005510:	9202      	str	r2, [sp, #8]
 8005512:	9301      	str	r3, [sp, #4]
 8005514:	69fb      	ldr	r3, [r7, #28]
 8005516:	9300      	str	r3, [sp, #0]
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	6a3a      	ldr	r2, [r7, #32]
 800551c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800551e:	68f8      	ldr	r0, [r7, #12]
 8005520:	f000 ff62 	bl	80063e8 <xTaskCreateStatic>
 8005524:	4603      	mov	r3, r0
 8005526:	613b      	str	r3, [r7, #16]
 8005528:	e013      	b.n	8005552 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800552a:	69bb      	ldr	r3, [r7, #24]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d110      	bne.n	8005552 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005530:	6a3b      	ldr	r3, [r7, #32]
 8005532:	b29a      	uxth	r2, r3
 8005534:	f107 0310 	add.w	r3, r7, #16
 8005538:	9301      	str	r3, [sp, #4]
 800553a:	69fb      	ldr	r3, [r7, #28]
 800553c:	9300      	str	r3, [sp, #0]
 800553e:	68bb      	ldr	r3, [r7, #8]
 8005540:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005542:	68f8      	ldr	r0, [r7, #12]
 8005544:	f000 ffb0 	bl	80064a8 <xTaskCreate>
 8005548:	4603      	mov	r3, r0
 800554a:	2b01      	cmp	r3, #1
 800554c:	d001      	beq.n	8005552 <osThreadNew+0x11a>
            hTask = NULL;
 800554e:	2300      	movs	r3, #0
 8005550:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005552:	693b      	ldr	r3, [r7, #16]
}
 8005554:	4618      	mov	r0, r3
 8005556:	3728      	adds	r7, #40	@ 0x28
 8005558:	46bd      	mov	sp, r7
 800555a:	bd80      	pop	{r7, pc}

0800555c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800555c:	b480      	push	{r7}
 800555e:	b085      	sub	sp, #20
 8005560:	af00      	add	r7, sp, #0
 8005562:	60f8      	str	r0, [r7, #12]
 8005564:	60b9      	str	r1, [r7, #8]
 8005566:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	4a07      	ldr	r2, [pc, #28]	@ (8005588 <vApplicationGetIdleTaskMemory+0x2c>)
 800556c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800556e:	68bb      	ldr	r3, [r7, #8]
 8005570:	4a06      	ldr	r2, [pc, #24]	@ (800558c <vApplicationGetIdleTaskMemory+0x30>)
 8005572:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2280      	movs	r2, #128	@ 0x80
 8005578:	601a      	str	r2, [r3, #0]
}
 800557a:	bf00      	nop
 800557c:	3714      	adds	r7, #20
 800557e:	46bd      	mov	sp, r7
 8005580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005584:	4770      	bx	lr
 8005586:	bf00      	nop
 8005588:	200009b0 	.word	0x200009b0
 800558c:	20000a58 	.word	0x20000a58

08005590 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005590:	b480      	push	{r7}
 8005592:	b085      	sub	sp, #20
 8005594:	af00      	add	r7, sp, #0
 8005596:	60f8      	str	r0, [r7, #12]
 8005598:	60b9      	str	r1, [r7, #8]
 800559a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	4a07      	ldr	r2, [pc, #28]	@ (80055bc <vApplicationGetTimerTaskMemory+0x2c>)
 80055a0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80055a2:	68bb      	ldr	r3, [r7, #8]
 80055a4:	4a06      	ldr	r2, [pc, #24]	@ (80055c0 <vApplicationGetTimerTaskMemory+0x30>)
 80055a6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80055ae:	601a      	str	r2, [r3, #0]
}
 80055b0:	bf00      	nop
 80055b2:	3714      	adds	r7, #20
 80055b4:	46bd      	mov	sp, r7
 80055b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ba:	4770      	bx	lr
 80055bc:	20000c58 	.word	0x20000c58
 80055c0:	20000d00 	.word	0x20000d00

080055c4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80055c4:	b480      	push	{r7}
 80055c6:	b083      	sub	sp, #12
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	f103 0208 	add.w	r2, r3, #8
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	f04f 32ff 	mov.w	r2, #4294967295
 80055dc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	f103 0208 	add.w	r2, r3, #8
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	f103 0208 	add.w	r2, r3, #8
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2200      	movs	r2, #0
 80055f6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80055f8:	bf00      	nop
 80055fa:	370c      	adds	r7, #12
 80055fc:	46bd      	mov	sp, r7
 80055fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005602:	4770      	bx	lr

08005604 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005604:	b480      	push	{r7}
 8005606:	b083      	sub	sp, #12
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2200      	movs	r2, #0
 8005610:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005612:	bf00      	nop
 8005614:	370c      	adds	r7, #12
 8005616:	46bd      	mov	sp, r7
 8005618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561c:	4770      	bx	lr

0800561e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800561e:	b480      	push	{r7}
 8005620:	b085      	sub	sp, #20
 8005622:	af00      	add	r7, sp, #0
 8005624:	6078      	str	r0, [r7, #4]
 8005626:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	685b      	ldr	r3, [r3, #4]
 800562c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	68fa      	ldr	r2, [r7, #12]
 8005632:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	689a      	ldr	r2, [r3, #8]
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	689b      	ldr	r3, [r3, #8]
 8005640:	683a      	ldr	r2, [r7, #0]
 8005642:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	683a      	ldr	r2, [r7, #0]
 8005648:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800564a:	683b      	ldr	r3, [r7, #0]
 800564c:	687a      	ldr	r2, [r7, #4]
 800564e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	1c5a      	adds	r2, r3, #1
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	601a      	str	r2, [r3, #0]
}
 800565a:	bf00      	nop
 800565c:	3714      	adds	r7, #20
 800565e:	46bd      	mov	sp, r7
 8005660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005664:	4770      	bx	lr

08005666 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005666:	b480      	push	{r7}
 8005668:	b085      	sub	sp, #20
 800566a:	af00      	add	r7, sp, #0
 800566c:	6078      	str	r0, [r7, #4]
 800566e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005676:	68bb      	ldr	r3, [r7, #8]
 8005678:	f1b3 3fff 	cmp.w	r3, #4294967295
 800567c:	d103      	bne.n	8005686 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	691b      	ldr	r3, [r3, #16]
 8005682:	60fb      	str	r3, [r7, #12]
 8005684:	e00c      	b.n	80056a0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	3308      	adds	r3, #8
 800568a:	60fb      	str	r3, [r7, #12]
 800568c:	e002      	b.n	8005694 <vListInsert+0x2e>
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	60fb      	str	r3, [r7, #12]
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	685b      	ldr	r3, [r3, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	68ba      	ldr	r2, [r7, #8]
 800569c:	429a      	cmp	r2, r3
 800569e:	d2f6      	bcs.n	800568e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	685a      	ldr	r2, [r3, #4]
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	685b      	ldr	r3, [r3, #4]
 80056ac:	683a      	ldr	r2, [r7, #0]
 80056ae:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	68fa      	ldr	r2, [r7, #12]
 80056b4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	683a      	ldr	r2, [r7, #0]
 80056ba:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80056bc:	683b      	ldr	r3, [r7, #0]
 80056be:	687a      	ldr	r2, [r7, #4]
 80056c0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	1c5a      	adds	r2, r3, #1
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	601a      	str	r2, [r3, #0]
}
 80056cc:	bf00      	nop
 80056ce:	3714      	adds	r7, #20
 80056d0:	46bd      	mov	sp, r7
 80056d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d6:	4770      	bx	lr

080056d8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80056d8:	b480      	push	{r7}
 80056da:	b085      	sub	sp, #20
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	691b      	ldr	r3, [r3, #16]
 80056e4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	685b      	ldr	r3, [r3, #4]
 80056ea:	687a      	ldr	r2, [r7, #4]
 80056ec:	6892      	ldr	r2, [r2, #8]
 80056ee:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	689b      	ldr	r3, [r3, #8]
 80056f4:	687a      	ldr	r2, [r7, #4]
 80056f6:	6852      	ldr	r2, [r2, #4]
 80056f8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	685b      	ldr	r3, [r3, #4]
 80056fe:	687a      	ldr	r2, [r7, #4]
 8005700:	429a      	cmp	r2, r3
 8005702:	d103      	bne.n	800570c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	689a      	ldr	r2, [r3, #8]
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2200      	movs	r2, #0
 8005710:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	1e5a      	subs	r2, r3, #1
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	681b      	ldr	r3, [r3, #0]
}
 8005720:	4618      	mov	r0, r3
 8005722:	3714      	adds	r7, #20
 8005724:	46bd      	mov	sp, r7
 8005726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572a:	4770      	bx	lr

0800572c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b084      	sub	sp, #16
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
 8005734:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d10b      	bne.n	8005758 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005740:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005744:	f383 8811 	msr	BASEPRI, r3
 8005748:	f3bf 8f6f 	isb	sy
 800574c:	f3bf 8f4f 	dsb	sy
 8005750:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005752:	bf00      	nop
 8005754:	bf00      	nop
 8005756:	e7fd      	b.n	8005754 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005758:	f002 fbe6 	bl	8007f28 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681a      	ldr	r2, [r3, #0]
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005764:	68f9      	ldr	r1, [r7, #12]
 8005766:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005768:	fb01 f303 	mul.w	r3, r1, r3
 800576c:	441a      	add	r2, r3
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	2200      	movs	r2, #0
 8005776:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681a      	ldr	r2, [r3, #0]
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681a      	ldr	r2, [r3, #0]
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005788:	3b01      	subs	r3, #1
 800578a:	68f9      	ldr	r1, [r7, #12]
 800578c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800578e:	fb01 f303 	mul.w	r3, r1, r3
 8005792:	441a      	add	r2, r3
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	22ff      	movs	r2, #255	@ 0xff
 800579c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	22ff      	movs	r2, #255	@ 0xff
 80057a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d114      	bne.n	80057d8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	691b      	ldr	r3, [r3, #16]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d01a      	beq.n	80057ec <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	3310      	adds	r3, #16
 80057ba:	4618      	mov	r0, r3
 80057bc:	f001 fb26 	bl	8006e0c <xTaskRemoveFromEventList>
 80057c0:	4603      	mov	r3, r0
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d012      	beq.n	80057ec <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80057c6:	4b0d      	ldr	r3, [pc, #52]	@ (80057fc <xQueueGenericReset+0xd0>)
 80057c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80057cc:	601a      	str	r2, [r3, #0]
 80057ce:	f3bf 8f4f 	dsb	sy
 80057d2:	f3bf 8f6f 	isb	sy
 80057d6:	e009      	b.n	80057ec <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	3310      	adds	r3, #16
 80057dc:	4618      	mov	r0, r3
 80057de:	f7ff fef1 	bl	80055c4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	3324      	adds	r3, #36	@ 0x24
 80057e6:	4618      	mov	r0, r3
 80057e8:	f7ff feec 	bl	80055c4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80057ec:	f002 fbce 	bl	8007f8c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80057f0:	2301      	movs	r3, #1
}
 80057f2:	4618      	mov	r0, r3
 80057f4:	3710      	adds	r7, #16
 80057f6:	46bd      	mov	sp, r7
 80057f8:	bd80      	pop	{r7, pc}
 80057fa:	bf00      	nop
 80057fc:	e000ed04 	.word	0xe000ed04

08005800 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005800:	b580      	push	{r7, lr}
 8005802:	b08e      	sub	sp, #56	@ 0x38
 8005804:	af02      	add	r7, sp, #8
 8005806:	60f8      	str	r0, [r7, #12]
 8005808:	60b9      	str	r1, [r7, #8]
 800580a:	607a      	str	r2, [r7, #4]
 800580c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	2b00      	cmp	r3, #0
 8005812:	d10b      	bne.n	800582c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005814:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005818:	f383 8811 	msr	BASEPRI, r3
 800581c:	f3bf 8f6f 	isb	sy
 8005820:	f3bf 8f4f 	dsb	sy
 8005824:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005826:	bf00      	nop
 8005828:	bf00      	nop
 800582a:	e7fd      	b.n	8005828 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d10b      	bne.n	800584a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8005832:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005836:	f383 8811 	msr	BASEPRI, r3
 800583a:	f3bf 8f6f 	isb	sy
 800583e:	f3bf 8f4f 	dsb	sy
 8005842:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005844:	bf00      	nop
 8005846:	bf00      	nop
 8005848:	e7fd      	b.n	8005846 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2b00      	cmp	r3, #0
 800584e:	d002      	beq.n	8005856 <xQueueGenericCreateStatic+0x56>
 8005850:	68bb      	ldr	r3, [r7, #8]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d001      	beq.n	800585a <xQueueGenericCreateStatic+0x5a>
 8005856:	2301      	movs	r3, #1
 8005858:	e000      	b.n	800585c <xQueueGenericCreateStatic+0x5c>
 800585a:	2300      	movs	r3, #0
 800585c:	2b00      	cmp	r3, #0
 800585e:	d10b      	bne.n	8005878 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005860:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005864:	f383 8811 	msr	BASEPRI, r3
 8005868:	f3bf 8f6f 	isb	sy
 800586c:	f3bf 8f4f 	dsb	sy
 8005870:	623b      	str	r3, [r7, #32]
}
 8005872:	bf00      	nop
 8005874:	bf00      	nop
 8005876:	e7fd      	b.n	8005874 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d102      	bne.n	8005884 <xQueueGenericCreateStatic+0x84>
 800587e:	68bb      	ldr	r3, [r7, #8]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d101      	bne.n	8005888 <xQueueGenericCreateStatic+0x88>
 8005884:	2301      	movs	r3, #1
 8005886:	e000      	b.n	800588a <xQueueGenericCreateStatic+0x8a>
 8005888:	2300      	movs	r3, #0
 800588a:	2b00      	cmp	r3, #0
 800588c:	d10b      	bne.n	80058a6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800588e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005892:	f383 8811 	msr	BASEPRI, r3
 8005896:	f3bf 8f6f 	isb	sy
 800589a:	f3bf 8f4f 	dsb	sy
 800589e:	61fb      	str	r3, [r7, #28]
}
 80058a0:	bf00      	nop
 80058a2:	bf00      	nop
 80058a4:	e7fd      	b.n	80058a2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80058a6:	2350      	movs	r3, #80	@ 0x50
 80058a8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80058aa:	697b      	ldr	r3, [r7, #20]
 80058ac:	2b50      	cmp	r3, #80	@ 0x50
 80058ae:	d00b      	beq.n	80058c8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80058b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058b4:	f383 8811 	msr	BASEPRI, r3
 80058b8:	f3bf 8f6f 	isb	sy
 80058bc:	f3bf 8f4f 	dsb	sy
 80058c0:	61bb      	str	r3, [r7, #24]
}
 80058c2:	bf00      	nop
 80058c4:	bf00      	nop
 80058c6:	e7fd      	b.n	80058c4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80058c8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80058ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d00d      	beq.n	80058f0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80058d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058d6:	2201      	movs	r2, #1
 80058d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80058dc:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80058e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058e2:	9300      	str	r3, [sp, #0]
 80058e4:	4613      	mov	r3, r2
 80058e6:	687a      	ldr	r2, [r7, #4]
 80058e8:	68b9      	ldr	r1, [r7, #8]
 80058ea:	68f8      	ldr	r0, [r7, #12]
 80058ec:	f000 f840 	bl	8005970 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80058f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80058f2:	4618      	mov	r0, r3
 80058f4:	3730      	adds	r7, #48	@ 0x30
 80058f6:	46bd      	mov	sp, r7
 80058f8:	bd80      	pop	{r7, pc}

080058fa <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80058fa:	b580      	push	{r7, lr}
 80058fc:	b08a      	sub	sp, #40	@ 0x28
 80058fe:	af02      	add	r7, sp, #8
 8005900:	60f8      	str	r0, [r7, #12]
 8005902:	60b9      	str	r1, [r7, #8]
 8005904:	4613      	mov	r3, r2
 8005906:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	2b00      	cmp	r3, #0
 800590c:	d10b      	bne.n	8005926 <xQueueGenericCreate+0x2c>
	__asm volatile
 800590e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005912:	f383 8811 	msr	BASEPRI, r3
 8005916:	f3bf 8f6f 	isb	sy
 800591a:	f3bf 8f4f 	dsb	sy
 800591e:	613b      	str	r3, [r7, #16]
}
 8005920:	bf00      	nop
 8005922:	bf00      	nop
 8005924:	e7fd      	b.n	8005922 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	68ba      	ldr	r2, [r7, #8]
 800592a:	fb02 f303 	mul.w	r3, r2, r3
 800592e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005930:	69fb      	ldr	r3, [r7, #28]
 8005932:	3350      	adds	r3, #80	@ 0x50
 8005934:	4618      	mov	r0, r3
 8005936:	f002 fc19 	bl	800816c <pvPortMalloc>
 800593a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800593c:	69bb      	ldr	r3, [r7, #24]
 800593e:	2b00      	cmp	r3, #0
 8005940:	d011      	beq.n	8005966 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005942:	69bb      	ldr	r3, [r7, #24]
 8005944:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005946:	697b      	ldr	r3, [r7, #20]
 8005948:	3350      	adds	r3, #80	@ 0x50
 800594a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800594c:	69bb      	ldr	r3, [r7, #24]
 800594e:	2200      	movs	r2, #0
 8005950:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005954:	79fa      	ldrb	r2, [r7, #7]
 8005956:	69bb      	ldr	r3, [r7, #24]
 8005958:	9300      	str	r3, [sp, #0]
 800595a:	4613      	mov	r3, r2
 800595c:	697a      	ldr	r2, [r7, #20]
 800595e:	68b9      	ldr	r1, [r7, #8]
 8005960:	68f8      	ldr	r0, [r7, #12]
 8005962:	f000 f805 	bl	8005970 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005966:	69bb      	ldr	r3, [r7, #24]
	}
 8005968:	4618      	mov	r0, r3
 800596a:	3720      	adds	r7, #32
 800596c:	46bd      	mov	sp, r7
 800596e:	bd80      	pop	{r7, pc}

08005970 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005970:	b580      	push	{r7, lr}
 8005972:	b084      	sub	sp, #16
 8005974:	af00      	add	r7, sp, #0
 8005976:	60f8      	str	r0, [r7, #12]
 8005978:	60b9      	str	r1, [r7, #8]
 800597a:	607a      	str	r2, [r7, #4]
 800597c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800597e:	68bb      	ldr	r3, [r7, #8]
 8005980:	2b00      	cmp	r3, #0
 8005982:	d103      	bne.n	800598c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005984:	69bb      	ldr	r3, [r7, #24]
 8005986:	69ba      	ldr	r2, [r7, #24]
 8005988:	601a      	str	r2, [r3, #0]
 800598a:	e002      	b.n	8005992 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800598c:	69bb      	ldr	r3, [r7, #24]
 800598e:	687a      	ldr	r2, [r7, #4]
 8005990:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005992:	69bb      	ldr	r3, [r7, #24]
 8005994:	68fa      	ldr	r2, [r7, #12]
 8005996:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005998:	69bb      	ldr	r3, [r7, #24]
 800599a:	68ba      	ldr	r2, [r7, #8]
 800599c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800599e:	2101      	movs	r1, #1
 80059a0:	69b8      	ldr	r0, [r7, #24]
 80059a2:	f7ff fec3 	bl	800572c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80059a6:	69bb      	ldr	r3, [r7, #24]
 80059a8:	78fa      	ldrb	r2, [r7, #3]
 80059aa:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80059ae:	bf00      	nop
 80059b0:	3710      	adds	r7, #16
 80059b2:	46bd      	mov	sp, r7
 80059b4:	bd80      	pop	{r7, pc}
	...

080059b8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80059b8:	b580      	push	{r7, lr}
 80059ba:	b08e      	sub	sp, #56	@ 0x38
 80059bc:	af00      	add	r7, sp, #0
 80059be:	60f8      	str	r0, [r7, #12]
 80059c0:	60b9      	str	r1, [r7, #8]
 80059c2:	607a      	str	r2, [r7, #4]
 80059c4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80059c6:	2300      	movs	r3, #0
 80059c8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80059ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d10b      	bne.n	80059ec <xQueueGenericSend+0x34>
	__asm volatile
 80059d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059d8:	f383 8811 	msr	BASEPRI, r3
 80059dc:	f3bf 8f6f 	isb	sy
 80059e0:	f3bf 8f4f 	dsb	sy
 80059e4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80059e6:	bf00      	nop
 80059e8:	bf00      	nop
 80059ea:	e7fd      	b.n	80059e8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80059ec:	68bb      	ldr	r3, [r7, #8]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d103      	bne.n	80059fa <xQueueGenericSend+0x42>
 80059f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d101      	bne.n	80059fe <xQueueGenericSend+0x46>
 80059fa:	2301      	movs	r3, #1
 80059fc:	e000      	b.n	8005a00 <xQueueGenericSend+0x48>
 80059fe:	2300      	movs	r3, #0
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d10b      	bne.n	8005a1c <xQueueGenericSend+0x64>
	__asm volatile
 8005a04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a08:	f383 8811 	msr	BASEPRI, r3
 8005a0c:	f3bf 8f6f 	isb	sy
 8005a10:	f3bf 8f4f 	dsb	sy
 8005a14:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005a16:	bf00      	nop
 8005a18:	bf00      	nop
 8005a1a:	e7fd      	b.n	8005a18 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005a1c:	683b      	ldr	r3, [r7, #0]
 8005a1e:	2b02      	cmp	r3, #2
 8005a20:	d103      	bne.n	8005a2a <xQueueGenericSend+0x72>
 8005a22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a26:	2b01      	cmp	r3, #1
 8005a28:	d101      	bne.n	8005a2e <xQueueGenericSend+0x76>
 8005a2a:	2301      	movs	r3, #1
 8005a2c:	e000      	b.n	8005a30 <xQueueGenericSend+0x78>
 8005a2e:	2300      	movs	r3, #0
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d10b      	bne.n	8005a4c <xQueueGenericSend+0x94>
	__asm volatile
 8005a34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a38:	f383 8811 	msr	BASEPRI, r3
 8005a3c:	f3bf 8f6f 	isb	sy
 8005a40:	f3bf 8f4f 	dsb	sy
 8005a44:	623b      	str	r3, [r7, #32]
}
 8005a46:	bf00      	nop
 8005a48:	bf00      	nop
 8005a4a:	e7fd      	b.n	8005a48 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005a4c:	f001 fba4 	bl	8007198 <xTaskGetSchedulerState>
 8005a50:	4603      	mov	r3, r0
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d102      	bne.n	8005a5c <xQueueGenericSend+0xa4>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d101      	bne.n	8005a60 <xQueueGenericSend+0xa8>
 8005a5c:	2301      	movs	r3, #1
 8005a5e:	e000      	b.n	8005a62 <xQueueGenericSend+0xaa>
 8005a60:	2300      	movs	r3, #0
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d10b      	bne.n	8005a7e <xQueueGenericSend+0xc6>
	__asm volatile
 8005a66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a6a:	f383 8811 	msr	BASEPRI, r3
 8005a6e:	f3bf 8f6f 	isb	sy
 8005a72:	f3bf 8f4f 	dsb	sy
 8005a76:	61fb      	str	r3, [r7, #28]
}
 8005a78:	bf00      	nop
 8005a7a:	bf00      	nop
 8005a7c:	e7fd      	b.n	8005a7a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005a7e:	f002 fa53 	bl	8007f28 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005a82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a84:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005a86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a8a:	429a      	cmp	r2, r3
 8005a8c:	d302      	bcc.n	8005a94 <xQueueGenericSend+0xdc>
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	2b02      	cmp	r3, #2
 8005a92:	d129      	bne.n	8005ae8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005a94:	683a      	ldr	r2, [r7, #0]
 8005a96:	68b9      	ldr	r1, [r7, #8]
 8005a98:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005a9a:	f000 fb37 	bl	800610c <prvCopyDataToQueue>
 8005a9e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005aa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d010      	beq.n	8005aca <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005aa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aaa:	3324      	adds	r3, #36	@ 0x24
 8005aac:	4618      	mov	r0, r3
 8005aae:	f001 f9ad 	bl	8006e0c <xTaskRemoveFromEventList>
 8005ab2:	4603      	mov	r3, r0
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d013      	beq.n	8005ae0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005ab8:	4b3f      	ldr	r3, [pc, #252]	@ (8005bb8 <xQueueGenericSend+0x200>)
 8005aba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005abe:	601a      	str	r2, [r3, #0]
 8005ac0:	f3bf 8f4f 	dsb	sy
 8005ac4:	f3bf 8f6f 	isb	sy
 8005ac8:	e00a      	b.n	8005ae0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005aca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d007      	beq.n	8005ae0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005ad0:	4b39      	ldr	r3, [pc, #228]	@ (8005bb8 <xQueueGenericSend+0x200>)
 8005ad2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ad6:	601a      	str	r2, [r3, #0]
 8005ad8:	f3bf 8f4f 	dsb	sy
 8005adc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005ae0:	f002 fa54 	bl	8007f8c <vPortExitCritical>
				return pdPASS;
 8005ae4:	2301      	movs	r3, #1
 8005ae6:	e063      	b.n	8005bb0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d103      	bne.n	8005af6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005aee:	f002 fa4d 	bl	8007f8c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005af2:	2300      	movs	r3, #0
 8005af4:	e05c      	b.n	8005bb0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005af6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d106      	bne.n	8005b0a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005afc:	f107 0314 	add.w	r3, r7, #20
 8005b00:	4618      	mov	r0, r3
 8005b02:	f001 f9e7 	bl	8006ed4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005b06:	2301      	movs	r3, #1
 8005b08:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005b0a:	f002 fa3f 	bl	8007f8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005b0e:	f000 ff19 	bl	8006944 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005b12:	f002 fa09 	bl	8007f28 <vPortEnterCritical>
 8005b16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b18:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005b1c:	b25b      	sxtb	r3, r3
 8005b1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b22:	d103      	bne.n	8005b2c <xQueueGenericSend+0x174>
 8005b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b26:	2200      	movs	r2, #0
 8005b28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b2e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005b32:	b25b      	sxtb	r3, r3
 8005b34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b38:	d103      	bne.n	8005b42 <xQueueGenericSend+0x18a>
 8005b3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005b42:	f002 fa23 	bl	8007f8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005b46:	1d3a      	adds	r2, r7, #4
 8005b48:	f107 0314 	add.w	r3, r7, #20
 8005b4c:	4611      	mov	r1, r2
 8005b4e:	4618      	mov	r0, r3
 8005b50:	f001 f9d6 	bl	8006f00 <xTaskCheckForTimeOut>
 8005b54:	4603      	mov	r3, r0
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d124      	bne.n	8005ba4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005b5a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005b5c:	f000 fbce 	bl	80062fc <prvIsQueueFull>
 8005b60:	4603      	mov	r3, r0
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d018      	beq.n	8005b98 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005b66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b68:	3310      	adds	r3, #16
 8005b6a:	687a      	ldr	r2, [r7, #4]
 8005b6c:	4611      	mov	r1, r2
 8005b6e:	4618      	mov	r0, r3
 8005b70:	f001 f8fa 	bl	8006d68 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005b74:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005b76:	f000 fb59 	bl	800622c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005b7a:	f000 fef1 	bl	8006960 <xTaskResumeAll>
 8005b7e:	4603      	mov	r3, r0
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	f47f af7c 	bne.w	8005a7e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005b86:	4b0c      	ldr	r3, [pc, #48]	@ (8005bb8 <xQueueGenericSend+0x200>)
 8005b88:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b8c:	601a      	str	r2, [r3, #0]
 8005b8e:	f3bf 8f4f 	dsb	sy
 8005b92:	f3bf 8f6f 	isb	sy
 8005b96:	e772      	b.n	8005a7e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005b98:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005b9a:	f000 fb47 	bl	800622c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005b9e:	f000 fedf 	bl	8006960 <xTaskResumeAll>
 8005ba2:	e76c      	b.n	8005a7e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005ba4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005ba6:	f000 fb41 	bl	800622c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005baa:	f000 fed9 	bl	8006960 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005bae:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	3738      	adds	r7, #56	@ 0x38
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	bd80      	pop	{r7, pc}
 8005bb8:	e000ed04 	.word	0xe000ed04

08005bbc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	b090      	sub	sp, #64	@ 0x40
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	60f8      	str	r0, [r7, #12]
 8005bc4:	60b9      	str	r1, [r7, #8]
 8005bc6:	607a      	str	r2, [r7, #4]
 8005bc8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8005bce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d10b      	bne.n	8005bec <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005bd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bd8:	f383 8811 	msr	BASEPRI, r3
 8005bdc:	f3bf 8f6f 	isb	sy
 8005be0:	f3bf 8f4f 	dsb	sy
 8005be4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005be6:	bf00      	nop
 8005be8:	bf00      	nop
 8005bea:	e7fd      	b.n	8005be8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005bec:	68bb      	ldr	r3, [r7, #8]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d103      	bne.n	8005bfa <xQueueGenericSendFromISR+0x3e>
 8005bf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d101      	bne.n	8005bfe <xQueueGenericSendFromISR+0x42>
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	e000      	b.n	8005c00 <xQueueGenericSendFromISR+0x44>
 8005bfe:	2300      	movs	r3, #0
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d10b      	bne.n	8005c1c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005c04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c08:	f383 8811 	msr	BASEPRI, r3
 8005c0c:	f3bf 8f6f 	isb	sy
 8005c10:	f3bf 8f4f 	dsb	sy
 8005c14:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005c16:	bf00      	nop
 8005c18:	bf00      	nop
 8005c1a:	e7fd      	b.n	8005c18 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	2b02      	cmp	r3, #2
 8005c20:	d103      	bne.n	8005c2a <xQueueGenericSendFromISR+0x6e>
 8005c22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c26:	2b01      	cmp	r3, #1
 8005c28:	d101      	bne.n	8005c2e <xQueueGenericSendFromISR+0x72>
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	e000      	b.n	8005c30 <xQueueGenericSendFromISR+0x74>
 8005c2e:	2300      	movs	r3, #0
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d10b      	bne.n	8005c4c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005c34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c38:	f383 8811 	msr	BASEPRI, r3
 8005c3c:	f3bf 8f6f 	isb	sy
 8005c40:	f3bf 8f4f 	dsb	sy
 8005c44:	623b      	str	r3, [r7, #32]
}
 8005c46:	bf00      	nop
 8005c48:	bf00      	nop
 8005c4a:	e7fd      	b.n	8005c48 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005c4c:	f002 fa4c 	bl	80080e8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005c50:	f3ef 8211 	mrs	r2, BASEPRI
 8005c54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c58:	f383 8811 	msr	BASEPRI, r3
 8005c5c:	f3bf 8f6f 	isb	sy
 8005c60:	f3bf 8f4f 	dsb	sy
 8005c64:	61fa      	str	r2, [r7, #28]
 8005c66:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005c68:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005c6a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005c6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c6e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005c70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c74:	429a      	cmp	r2, r3
 8005c76:	d302      	bcc.n	8005c7e <xQueueGenericSendFromISR+0xc2>
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	2b02      	cmp	r3, #2
 8005c7c:	d12f      	bne.n	8005cde <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005c7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c80:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005c84:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005c88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005c8e:	683a      	ldr	r2, [r7, #0]
 8005c90:	68b9      	ldr	r1, [r7, #8]
 8005c92:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005c94:	f000 fa3a 	bl	800610c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005c98:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005c9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ca0:	d112      	bne.n	8005cc8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005ca2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ca4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d016      	beq.n	8005cd8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005caa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cac:	3324      	adds	r3, #36	@ 0x24
 8005cae:	4618      	mov	r0, r3
 8005cb0:	f001 f8ac 	bl	8006e0c <xTaskRemoveFromEventList>
 8005cb4:	4603      	mov	r3, r0
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d00e      	beq.n	8005cd8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d00b      	beq.n	8005cd8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2201      	movs	r2, #1
 8005cc4:	601a      	str	r2, [r3, #0]
 8005cc6:	e007      	b.n	8005cd8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005cc8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005ccc:	3301      	adds	r3, #1
 8005cce:	b2db      	uxtb	r3, r3
 8005cd0:	b25a      	sxtb	r2, r3
 8005cd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cd4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005cd8:	2301      	movs	r3, #1
 8005cda:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005cdc:	e001      	b.n	8005ce2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005cde:	2300      	movs	r3, #0
 8005ce0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005ce2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ce4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005ce6:	697b      	ldr	r3, [r7, #20]
 8005ce8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005cec:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005cee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	3740      	adds	r7, #64	@ 0x40
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	bd80      	pop	{r7, pc}

08005cf8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b08c      	sub	sp, #48	@ 0x30
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	60f8      	str	r0, [r7, #12]
 8005d00:	60b9      	str	r1, [r7, #8]
 8005d02:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005d04:	2300      	movs	r3, #0
 8005d06:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005d0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d10b      	bne.n	8005d2a <xQueueReceive+0x32>
	__asm volatile
 8005d12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d16:	f383 8811 	msr	BASEPRI, r3
 8005d1a:	f3bf 8f6f 	isb	sy
 8005d1e:	f3bf 8f4f 	dsb	sy
 8005d22:	623b      	str	r3, [r7, #32]
}
 8005d24:	bf00      	nop
 8005d26:	bf00      	nop
 8005d28:	e7fd      	b.n	8005d26 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005d2a:	68bb      	ldr	r3, [r7, #8]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d103      	bne.n	8005d38 <xQueueReceive+0x40>
 8005d30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d101      	bne.n	8005d3c <xQueueReceive+0x44>
 8005d38:	2301      	movs	r3, #1
 8005d3a:	e000      	b.n	8005d3e <xQueueReceive+0x46>
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d10b      	bne.n	8005d5a <xQueueReceive+0x62>
	__asm volatile
 8005d42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d46:	f383 8811 	msr	BASEPRI, r3
 8005d4a:	f3bf 8f6f 	isb	sy
 8005d4e:	f3bf 8f4f 	dsb	sy
 8005d52:	61fb      	str	r3, [r7, #28]
}
 8005d54:	bf00      	nop
 8005d56:	bf00      	nop
 8005d58:	e7fd      	b.n	8005d56 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005d5a:	f001 fa1d 	bl	8007198 <xTaskGetSchedulerState>
 8005d5e:	4603      	mov	r3, r0
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d102      	bne.n	8005d6a <xQueueReceive+0x72>
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d101      	bne.n	8005d6e <xQueueReceive+0x76>
 8005d6a:	2301      	movs	r3, #1
 8005d6c:	e000      	b.n	8005d70 <xQueueReceive+0x78>
 8005d6e:	2300      	movs	r3, #0
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d10b      	bne.n	8005d8c <xQueueReceive+0x94>
	__asm volatile
 8005d74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d78:	f383 8811 	msr	BASEPRI, r3
 8005d7c:	f3bf 8f6f 	isb	sy
 8005d80:	f3bf 8f4f 	dsb	sy
 8005d84:	61bb      	str	r3, [r7, #24]
}
 8005d86:	bf00      	nop
 8005d88:	bf00      	nop
 8005d8a:	e7fd      	b.n	8005d88 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005d8c:	f002 f8cc 	bl	8007f28 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005d90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d94:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d01f      	beq.n	8005ddc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005d9c:	68b9      	ldr	r1, [r7, #8]
 8005d9e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005da0:	f000 fa1e 	bl	80061e0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005da4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005da6:	1e5a      	subs	r2, r3, #1
 8005da8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005daa:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005dac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dae:	691b      	ldr	r3, [r3, #16]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d00f      	beq.n	8005dd4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005db4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005db6:	3310      	adds	r3, #16
 8005db8:	4618      	mov	r0, r3
 8005dba:	f001 f827 	bl	8006e0c <xTaskRemoveFromEventList>
 8005dbe:	4603      	mov	r3, r0
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d007      	beq.n	8005dd4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005dc4:	4b3c      	ldr	r3, [pc, #240]	@ (8005eb8 <xQueueReceive+0x1c0>)
 8005dc6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005dca:	601a      	str	r2, [r3, #0]
 8005dcc:	f3bf 8f4f 	dsb	sy
 8005dd0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005dd4:	f002 f8da 	bl	8007f8c <vPortExitCritical>
				return pdPASS;
 8005dd8:	2301      	movs	r3, #1
 8005dda:	e069      	b.n	8005eb0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d103      	bne.n	8005dea <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005de2:	f002 f8d3 	bl	8007f8c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005de6:	2300      	movs	r3, #0
 8005de8:	e062      	b.n	8005eb0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005dea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d106      	bne.n	8005dfe <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005df0:	f107 0310 	add.w	r3, r7, #16
 8005df4:	4618      	mov	r0, r3
 8005df6:	f001 f86d 	bl	8006ed4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005dfe:	f002 f8c5 	bl	8007f8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005e02:	f000 fd9f 	bl	8006944 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005e06:	f002 f88f 	bl	8007f28 <vPortEnterCritical>
 8005e0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e0c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005e10:	b25b      	sxtb	r3, r3
 8005e12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e16:	d103      	bne.n	8005e20 <xQueueReceive+0x128>
 8005e18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005e20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e22:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005e26:	b25b      	sxtb	r3, r3
 8005e28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e2c:	d103      	bne.n	8005e36 <xQueueReceive+0x13e>
 8005e2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e30:	2200      	movs	r2, #0
 8005e32:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005e36:	f002 f8a9 	bl	8007f8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005e3a:	1d3a      	adds	r2, r7, #4
 8005e3c:	f107 0310 	add.w	r3, r7, #16
 8005e40:	4611      	mov	r1, r2
 8005e42:	4618      	mov	r0, r3
 8005e44:	f001 f85c 	bl	8006f00 <xTaskCheckForTimeOut>
 8005e48:	4603      	mov	r3, r0
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d123      	bne.n	8005e96 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005e4e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005e50:	f000 fa3e 	bl	80062d0 <prvIsQueueEmpty>
 8005e54:	4603      	mov	r3, r0
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d017      	beq.n	8005e8a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005e5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e5c:	3324      	adds	r3, #36	@ 0x24
 8005e5e:	687a      	ldr	r2, [r7, #4]
 8005e60:	4611      	mov	r1, r2
 8005e62:	4618      	mov	r0, r3
 8005e64:	f000 ff80 	bl	8006d68 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005e68:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005e6a:	f000 f9df 	bl	800622c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005e6e:	f000 fd77 	bl	8006960 <xTaskResumeAll>
 8005e72:	4603      	mov	r3, r0
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d189      	bne.n	8005d8c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005e78:	4b0f      	ldr	r3, [pc, #60]	@ (8005eb8 <xQueueReceive+0x1c0>)
 8005e7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e7e:	601a      	str	r2, [r3, #0]
 8005e80:	f3bf 8f4f 	dsb	sy
 8005e84:	f3bf 8f6f 	isb	sy
 8005e88:	e780      	b.n	8005d8c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005e8a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005e8c:	f000 f9ce 	bl	800622c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005e90:	f000 fd66 	bl	8006960 <xTaskResumeAll>
 8005e94:	e77a      	b.n	8005d8c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005e96:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005e98:	f000 f9c8 	bl	800622c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005e9c:	f000 fd60 	bl	8006960 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005ea0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005ea2:	f000 fa15 	bl	80062d0 <prvIsQueueEmpty>
 8005ea6:	4603      	mov	r3, r0
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	f43f af6f 	beq.w	8005d8c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005eae:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	3730      	adds	r7, #48	@ 0x30
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	bd80      	pop	{r7, pc}
 8005eb8:	e000ed04 	.word	0xe000ed04

08005ebc <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8005ebc:	b580      	push	{r7, lr}
 8005ebe:	b08e      	sub	sp, #56	@ 0x38
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
 8005ec4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8005ece:	2300      	movs	r3, #0
 8005ed0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005ed2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d10b      	bne.n	8005ef0 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8005ed8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005edc:	f383 8811 	msr	BASEPRI, r3
 8005ee0:	f3bf 8f6f 	isb	sy
 8005ee4:	f3bf 8f4f 	dsb	sy
 8005ee8:	623b      	str	r3, [r7, #32]
}
 8005eea:	bf00      	nop
 8005eec:	bf00      	nop
 8005eee:	e7fd      	b.n	8005eec <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005ef0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ef2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d00b      	beq.n	8005f10 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8005ef8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005efc:	f383 8811 	msr	BASEPRI, r3
 8005f00:	f3bf 8f6f 	isb	sy
 8005f04:	f3bf 8f4f 	dsb	sy
 8005f08:	61fb      	str	r3, [r7, #28]
}
 8005f0a:	bf00      	nop
 8005f0c:	bf00      	nop
 8005f0e:	e7fd      	b.n	8005f0c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005f10:	f001 f942 	bl	8007198 <xTaskGetSchedulerState>
 8005f14:	4603      	mov	r3, r0
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d102      	bne.n	8005f20 <xQueueSemaphoreTake+0x64>
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d101      	bne.n	8005f24 <xQueueSemaphoreTake+0x68>
 8005f20:	2301      	movs	r3, #1
 8005f22:	e000      	b.n	8005f26 <xQueueSemaphoreTake+0x6a>
 8005f24:	2300      	movs	r3, #0
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d10b      	bne.n	8005f42 <xQueueSemaphoreTake+0x86>
	__asm volatile
 8005f2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f2e:	f383 8811 	msr	BASEPRI, r3
 8005f32:	f3bf 8f6f 	isb	sy
 8005f36:	f3bf 8f4f 	dsb	sy
 8005f3a:	61bb      	str	r3, [r7, #24]
}
 8005f3c:	bf00      	nop
 8005f3e:	bf00      	nop
 8005f40:	e7fd      	b.n	8005f3e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005f42:	f001 fff1 	bl	8007f28 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005f46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f4a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005f4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d024      	beq.n	8005f9c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8005f52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f54:	1e5a      	subs	r2, r3, #1
 8005f56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f58:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005f5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d104      	bne.n	8005f6c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8005f62:	f001 fa93 	bl	800748c <pvTaskIncrementMutexHeldCount>
 8005f66:	4602      	mov	r2, r0
 8005f68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f6a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005f6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f6e:	691b      	ldr	r3, [r3, #16]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d00f      	beq.n	8005f94 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005f74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f76:	3310      	adds	r3, #16
 8005f78:	4618      	mov	r0, r3
 8005f7a:	f000 ff47 	bl	8006e0c <xTaskRemoveFromEventList>
 8005f7e:	4603      	mov	r3, r0
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d007      	beq.n	8005f94 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005f84:	4b54      	ldr	r3, [pc, #336]	@ (80060d8 <xQueueSemaphoreTake+0x21c>)
 8005f86:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f8a:	601a      	str	r2, [r3, #0]
 8005f8c:	f3bf 8f4f 	dsb	sy
 8005f90:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005f94:	f001 fffa 	bl	8007f8c <vPortExitCritical>
				return pdPASS;
 8005f98:	2301      	movs	r3, #1
 8005f9a:	e098      	b.n	80060ce <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005f9c:	683b      	ldr	r3, [r7, #0]
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d112      	bne.n	8005fc8 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8005fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d00b      	beq.n	8005fc0 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8005fa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fac:	f383 8811 	msr	BASEPRI, r3
 8005fb0:	f3bf 8f6f 	isb	sy
 8005fb4:	f3bf 8f4f 	dsb	sy
 8005fb8:	617b      	str	r3, [r7, #20]
}
 8005fba:	bf00      	nop
 8005fbc:	bf00      	nop
 8005fbe:	e7fd      	b.n	8005fbc <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8005fc0:	f001 ffe4 	bl	8007f8c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	e082      	b.n	80060ce <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005fc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d106      	bne.n	8005fdc <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005fce:	f107 030c 	add.w	r3, r7, #12
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	f000 ff7e 	bl	8006ed4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005fd8:	2301      	movs	r3, #1
 8005fda:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005fdc:	f001 ffd6 	bl	8007f8c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005fe0:	f000 fcb0 	bl	8006944 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005fe4:	f001 ffa0 	bl	8007f28 <vPortEnterCritical>
 8005fe8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fea:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005fee:	b25b      	sxtb	r3, r3
 8005ff0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ff4:	d103      	bne.n	8005ffe <xQueueSemaphoreTake+0x142>
 8005ff6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005ffe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006000:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006004:	b25b      	sxtb	r3, r3
 8006006:	f1b3 3fff 	cmp.w	r3, #4294967295
 800600a:	d103      	bne.n	8006014 <xQueueSemaphoreTake+0x158>
 800600c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800600e:	2200      	movs	r2, #0
 8006010:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006014:	f001 ffba 	bl	8007f8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006018:	463a      	mov	r2, r7
 800601a:	f107 030c 	add.w	r3, r7, #12
 800601e:	4611      	mov	r1, r2
 8006020:	4618      	mov	r0, r3
 8006022:	f000 ff6d 	bl	8006f00 <xTaskCheckForTimeOut>
 8006026:	4603      	mov	r3, r0
 8006028:	2b00      	cmp	r3, #0
 800602a:	d132      	bne.n	8006092 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800602c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800602e:	f000 f94f 	bl	80062d0 <prvIsQueueEmpty>
 8006032:	4603      	mov	r3, r0
 8006034:	2b00      	cmp	r3, #0
 8006036:	d026      	beq.n	8006086 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006038:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	2b00      	cmp	r3, #0
 800603e:	d109      	bne.n	8006054 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8006040:	f001 ff72 	bl	8007f28 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006044:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006046:	689b      	ldr	r3, [r3, #8]
 8006048:	4618      	mov	r0, r3
 800604a:	f001 f8c3 	bl	80071d4 <xTaskPriorityInherit>
 800604e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8006050:	f001 ff9c 	bl	8007f8c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006054:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006056:	3324      	adds	r3, #36	@ 0x24
 8006058:	683a      	ldr	r2, [r7, #0]
 800605a:	4611      	mov	r1, r2
 800605c:	4618      	mov	r0, r3
 800605e:	f000 fe83 	bl	8006d68 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006062:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006064:	f000 f8e2 	bl	800622c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006068:	f000 fc7a 	bl	8006960 <xTaskResumeAll>
 800606c:	4603      	mov	r3, r0
 800606e:	2b00      	cmp	r3, #0
 8006070:	f47f af67 	bne.w	8005f42 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8006074:	4b18      	ldr	r3, [pc, #96]	@ (80060d8 <xQueueSemaphoreTake+0x21c>)
 8006076:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800607a:	601a      	str	r2, [r3, #0]
 800607c:	f3bf 8f4f 	dsb	sy
 8006080:	f3bf 8f6f 	isb	sy
 8006084:	e75d      	b.n	8005f42 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8006086:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006088:	f000 f8d0 	bl	800622c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800608c:	f000 fc68 	bl	8006960 <xTaskResumeAll>
 8006090:	e757      	b.n	8005f42 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8006092:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006094:	f000 f8ca 	bl	800622c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006098:	f000 fc62 	bl	8006960 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800609c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800609e:	f000 f917 	bl	80062d0 <prvIsQueueEmpty>
 80060a2:	4603      	mov	r3, r0
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	f43f af4c 	beq.w	8005f42 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80060aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d00d      	beq.n	80060cc <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80060b0:	f001 ff3a 	bl	8007f28 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80060b4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80060b6:	f000 f811 	bl	80060dc <prvGetDisinheritPriorityAfterTimeout>
 80060ba:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80060bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060be:	689b      	ldr	r3, [r3, #8]
 80060c0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80060c2:	4618      	mov	r0, r3
 80060c4:	f001 f95e 	bl	8007384 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80060c8:	f001 ff60 	bl	8007f8c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80060cc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80060ce:	4618      	mov	r0, r3
 80060d0:	3738      	adds	r7, #56	@ 0x38
 80060d2:	46bd      	mov	sp, r7
 80060d4:	bd80      	pop	{r7, pc}
 80060d6:	bf00      	nop
 80060d8:	e000ed04 	.word	0xe000ed04

080060dc <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80060dc:	b480      	push	{r7}
 80060de:	b085      	sub	sp, #20
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d006      	beq.n	80060fa <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80060f6:	60fb      	str	r3, [r7, #12]
 80060f8:	e001      	b.n	80060fe <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80060fa:	2300      	movs	r3, #0
 80060fc:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80060fe:	68fb      	ldr	r3, [r7, #12]
	}
 8006100:	4618      	mov	r0, r3
 8006102:	3714      	adds	r7, #20
 8006104:	46bd      	mov	sp, r7
 8006106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800610a:	4770      	bx	lr

0800610c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b086      	sub	sp, #24
 8006110:	af00      	add	r7, sp, #0
 8006112:	60f8      	str	r0, [r7, #12]
 8006114:	60b9      	str	r1, [r7, #8]
 8006116:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006118:	2300      	movs	r3, #0
 800611a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006120:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006126:	2b00      	cmp	r3, #0
 8006128:	d10d      	bne.n	8006146 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	2b00      	cmp	r3, #0
 8006130:	d14d      	bne.n	80061ce <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	689b      	ldr	r3, [r3, #8]
 8006136:	4618      	mov	r0, r3
 8006138:	f001 f8b4 	bl	80072a4 <xTaskPriorityDisinherit>
 800613c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	2200      	movs	r2, #0
 8006142:	609a      	str	r2, [r3, #8]
 8006144:	e043      	b.n	80061ce <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d119      	bne.n	8006180 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	6858      	ldr	r0, [r3, #4]
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006154:	461a      	mov	r2, r3
 8006156:	68b9      	ldr	r1, [r7, #8]
 8006158:	f002 fa82 	bl	8008660 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	685a      	ldr	r2, [r3, #4]
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006164:	441a      	add	r2, r3
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	685a      	ldr	r2, [r3, #4]
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	689b      	ldr	r3, [r3, #8]
 8006172:	429a      	cmp	r2, r3
 8006174:	d32b      	bcc.n	80061ce <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	681a      	ldr	r2, [r3, #0]
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	605a      	str	r2, [r3, #4]
 800617e:	e026      	b.n	80061ce <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	68d8      	ldr	r0, [r3, #12]
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006188:	461a      	mov	r2, r3
 800618a:	68b9      	ldr	r1, [r7, #8]
 800618c:	f002 fa68 	bl	8008660 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	68da      	ldr	r2, [r3, #12]
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006198:	425b      	negs	r3, r3
 800619a:	441a      	add	r2, r3
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	68da      	ldr	r2, [r3, #12]
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	429a      	cmp	r2, r3
 80061aa:	d207      	bcs.n	80061bc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	689a      	ldr	r2, [r3, #8]
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061b4:	425b      	negs	r3, r3
 80061b6:	441a      	add	r2, r3
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2b02      	cmp	r3, #2
 80061c0:	d105      	bne.n	80061ce <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80061c2:	693b      	ldr	r3, [r7, #16]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d002      	beq.n	80061ce <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80061c8:	693b      	ldr	r3, [r7, #16]
 80061ca:	3b01      	subs	r3, #1
 80061cc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80061ce:	693b      	ldr	r3, [r7, #16]
 80061d0:	1c5a      	adds	r2, r3, #1
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80061d6:	697b      	ldr	r3, [r7, #20]
}
 80061d8:	4618      	mov	r0, r3
 80061da:	3718      	adds	r7, #24
 80061dc:	46bd      	mov	sp, r7
 80061de:	bd80      	pop	{r7, pc}

080061e0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b082      	sub	sp, #8
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
 80061e8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d018      	beq.n	8006224 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	68da      	ldr	r2, [r3, #12]
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061fa:	441a      	add	r2, r3
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	68da      	ldr	r2, [r3, #12]
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	689b      	ldr	r3, [r3, #8]
 8006208:	429a      	cmp	r2, r3
 800620a:	d303      	bcc.n	8006214 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681a      	ldr	r2, [r3, #0]
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	68d9      	ldr	r1, [r3, #12]
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800621c:	461a      	mov	r2, r3
 800621e:	6838      	ldr	r0, [r7, #0]
 8006220:	f002 fa1e 	bl	8008660 <memcpy>
	}
}
 8006224:	bf00      	nop
 8006226:	3708      	adds	r7, #8
 8006228:	46bd      	mov	sp, r7
 800622a:	bd80      	pop	{r7, pc}

0800622c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800622c:	b580      	push	{r7, lr}
 800622e:	b084      	sub	sp, #16
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006234:	f001 fe78 	bl	8007f28 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800623e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006240:	e011      	b.n	8006266 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006246:	2b00      	cmp	r3, #0
 8006248:	d012      	beq.n	8006270 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	3324      	adds	r3, #36	@ 0x24
 800624e:	4618      	mov	r0, r3
 8006250:	f000 fddc 	bl	8006e0c <xTaskRemoveFromEventList>
 8006254:	4603      	mov	r3, r0
 8006256:	2b00      	cmp	r3, #0
 8006258:	d001      	beq.n	800625e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800625a:	f000 feb5 	bl	8006fc8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800625e:	7bfb      	ldrb	r3, [r7, #15]
 8006260:	3b01      	subs	r3, #1
 8006262:	b2db      	uxtb	r3, r3
 8006264:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006266:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800626a:	2b00      	cmp	r3, #0
 800626c:	dce9      	bgt.n	8006242 <prvUnlockQueue+0x16>
 800626e:	e000      	b.n	8006272 <prvUnlockQueue+0x46>
					break;
 8006270:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	22ff      	movs	r2, #255	@ 0xff
 8006276:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800627a:	f001 fe87 	bl	8007f8c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800627e:	f001 fe53 	bl	8007f28 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006288:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800628a:	e011      	b.n	80062b0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	691b      	ldr	r3, [r3, #16]
 8006290:	2b00      	cmp	r3, #0
 8006292:	d012      	beq.n	80062ba <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	3310      	adds	r3, #16
 8006298:	4618      	mov	r0, r3
 800629a:	f000 fdb7 	bl	8006e0c <xTaskRemoveFromEventList>
 800629e:	4603      	mov	r3, r0
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d001      	beq.n	80062a8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80062a4:	f000 fe90 	bl	8006fc8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80062a8:	7bbb      	ldrb	r3, [r7, #14]
 80062aa:	3b01      	subs	r3, #1
 80062ac:	b2db      	uxtb	r3, r3
 80062ae:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80062b0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	dce9      	bgt.n	800628c <prvUnlockQueue+0x60>
 80062b8:	e000      	b.n	80062bc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80062ba:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	22ff      	movs	r2, #255	@ 0xff
 80062c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80062c4:	f001 fe62 	bl	8007f8c <vPortExitCritical>
}
 80062c8:	bf00      	nop
 80062ca:	3710      	adds	r7, #16
 80062cc:	46bd      	mov	sp, r7
 80062ce:	bd80      	pop	{r7, pc}

080062d0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b084      	sub	sp, #16
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80062d8:	f001 fe26 	bl	8007f28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d102      	bne.n	80062ea <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80062e4:	2301      	movs	r3, #1
 80062e6:	60fb      	str	r3, [r7, #12]
 80062e8:	e001      	b.n	80062ee <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80062ea:	2300      	movs	r3, #0
 80062ec:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80062ee:	f001 fe4d 	bl	8007f8c <vPortExitCritical>

	return xReturn;
 80062f2:	68fb      	ldr	r3, [r7, #12]
}
 80062f4:	4618      	mov	r0, r3
 80062f6:	3710      	adds	r7, #16
 80062f8:	46bd      	mov	sp, r7
 80062fa:	bd80      	pop	{r7, pc}

080062fc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80062fc:	b580      	push	{r7, lr}
 80062fe:	b084      	sub	sp, #16
 8006300:	af00      	add	r7, sp, #0
 8006302:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006304:	f001 fe10 	bl	8007f28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006310:	429a      	cmp	r2, r3
 8006312:	d102      	bne.n	800631a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006314:	2301      	movs	r3, #1
 8006316:	60fb      	str	r3, [r7, #12]
 8006318:	e001      	b.n	800631e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800631a:	2300      	movs	r3, #0
 800631c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800631e:	f001 fe35 	bl	8007f8c <vPortExitCritical>

	return xReturn;
 8006322:	68fb      	ldr	r3, [r7, #12]
}
 8006324:	4618      	mov	r0, r3
 8006326:	3710      	adds	r7, #16
 8006328:	46bd      	mov	sp, r7
 800632a:	bd80      	pop	{r7, pc}

0800632c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800632c:	b480      	push	{r7}
 800632e:	b085      	sub	sp, #20
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
 8006334:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006336:	2300      	movs	r3, #0
 8006338:	60fb      	str	r3, [r7, #12]
 800633a:	e014      	b.n	8006366 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800633c:	4a0f      	ldr	r2, [pc, #60]	@ (800637c <vQueueAddToRegistry+0x50>)
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006344:	2b00      	cmp	r3, #0
 8006346:	d10b      	bne.n	8006360 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006348:	490c      	ldr	r1, [pc, #48]	@ (800637c <vQueueAddToRegistry+0x50>)
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	683a      	ldr	r2, [r7, #0]
 800634e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006352:	4a0a      	ldr	r2, [pc, #40]	@ (800637c <vQueueAddToRegistry+0x50>)
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	00db      	lsls	r3, r3, #3
 8006358:	4413      	add	r3, r2
 800635a:	687a      	ldr	r2, [r7, #4]
 800635c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800635e:	e006      	b.n	800636e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	3301      	adds	r3, #1
 8006364:	60fb      	str	r3, [r7, #12]
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	2b07      	cmp	r3, #7
 800636a:	d9e7      	bls.n	800633c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800636c:	bf00      	nop
 800636e:	bf00      	nop
 8006370:	3714      	adds	r7, #20
 8006372:	46bd      	mov	sp, r7
 8006374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006378:	4770      	bx	lr
 800637a:	bf00      	nop
 800637c:	20001100 	.word	0x20001100

08006380 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006380:	b580      	push	{r7, lr}
 8006382:	b086      	sub	sp, #24
 8006384:	af00      	add	r7, sp, #0
 8006386:	60f8      	str	r0, [r7, #12]
 8006388:	60b9      	str	r1, [r7, #8]
 800638a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006390:	f001 fdca 	bl	8007f28 <vPortEnterCritical>
 8006394:	697b      	ldr	r3, [r7, #20]
 8006396:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800639a:	b25b      	sxtb	r3, r3
 800639c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063a0:	d103      	bne.n	80063aa <vQueueWaitForMessageRestricted+0x2a>
 80063a2:	697b      	ldr	r3, [r7, #20]
 80063a4:	2200      	movs	r2, #0
 80063a6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80063aa:	697b      	ldr	r3, [r7, #20]
 80063ac:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80063b0:	b25b      	sxtb	r3, r3
 80063b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063b6:	d103      	bne.n	80063c0 <vQueueWaitForMessageRestricted+0x40>
 80063b8:	697b      	ldr	r3, [r7, #20]
 80063ba:	2200      	movs	r2, #0
 80063bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80063c0:	f001 fde4 	bl	8007f8c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80063c4:	697b      	ldr	r3, [r7, #20]
 80063c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d106      	bne.n	80063da <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80063cc:	697b      	ldr	r3, [r7, #20]
 80063ce:	3324      	adds	r3, #36	@ 0x24
 80063d0:	687a      	ldr	r2, [r7, #4]
 80063d2:	68b9      	ldr	r1, [r7, #8]
 80063d4:	4618      	mov	r0, r3
 80063d6:	f000 fced 	bl	8006db4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80063da:	6978      	ldr	r0, [r7, #20]
 80063dc:	f7ff ff26 	bl	800622c <prvUnlockQueue>
	}
 80063e0:	bf00      	nop
 80063e2:	3718      	adds	r7, #24
 80063e4:	46bd      	mov	sp, r7
 80063e6:	bd80      	pop	{r7, pc}

080063e8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80063e8:	b580      	push	{r7, lr}
 80063ea:	b08e      	sub	sp, #56	@ 0x38
 80063ec:	af04      	add	r7, sp, #16
 80063ee:	60f8      	str	r0, [r7, #12]
 80063f0:	60b9      	str	r1, [r7, #8]
 80063f2:	607a      	str	r2, [r7, #4]
 80063f4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80063f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d10b      	bne.n	8006414 <xTaskCreateStatic+0x2c>
	__asm volatile
 80063fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006400:	f383 8811 	msr	BASEPRI, r3
 8006404:	f3bf 8f6f 	isb	sy
 8006408:	f3bf 8f4f 	dsb	sy
 800640c:	623b      	str	r3, [r7, #32]
}
 800640e:	bf00      	nop
 8006410:	bf00      	nop
 8006412:	e7fd      	b.n	8006410 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006414:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006416:	2b00      	cmp	r3, #0
 8006418:	d10b      	bne.n	8006432 <xTaskCreateStatic+0x4a>
	__asm volatile
 800641a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800641e:	f383 8811 	msr	BASEPRI, r3
 8006422:	f3bf 8f6f 	isb	sy
 8006426:	f3bf 8f4f 	dsb	sy
 800642a:	61fb      	str	r3, [r7, #28]
}
 800642c:	bf00      	nop
 800642e:	bf00      	nop
 8006430:	e7fd      	b.n	800642e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006432:	23a8      	movs	r3, #168	@ 0xa8
 8006434:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006436:	693b      	ldr	r3, [r7, #16]
 8006438:	2ba8      	cmp	r3, #168	@ 0xa8
 800643a:	d00b      	beq.n	8006454 <xTaskCreateStatic+0x6c>
	__asm volatile
 800643c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006440:	f383 8811 	msr	BASEPRI, r3
 8006444:	f3bf 8f6f 	isb	sy
 8006448:	f3bf 8f4f 	dsb	sy
 800644c:	61bb      	str	r3, [r7, #24]
}
 800644e:	bf00      	nop
 8006450:	bf00      	nop
 8006452:	e7fd      	b.n	8006450 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006454:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006456:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006458:	2b00      	cmp	r3, #0
 800645a:	d01e      	beq.n	800649a <xTaskCreateStatic+0xb2>
 800645c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800645e:	2b00      	cmp	r3, #0
 8006460:	d01b      	beq.n	800649a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006462:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006464:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006468:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800646a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800646c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800646e:	2202      	movs	r2, #2
 8006470:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006474:	2300      	movs	r3, #0
 8006476:	9303      	str	r3, [sp, #12]
 8006478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800647a:	9302      	str	r3, [sp, #8]
 800647c:	f107 0314 	add.w	r3, r7, #20
 8006480:	9301      	str	r3, [sp, #4]
 8006482:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006484:	9300      	str	r3, [sp, #0]
 8006486:	683b      	ldr	r3, [r7, #0]
 8006488:	687a      	ldr	r2, [r7, #4]
 800648a:	68b9      	ldr	r1, [r7, #8]
 800648c:	68f8      	ldr	r0, [r7, #12]
 800648e:	f000 f851 	bl	8006534 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006492:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006494:	f000 f8f6 	bl	8006684 <prvAddNewTaskToReadyList>
 8006498:	e001      	b.n	800649e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800649a:	2300      	movs	r3, #0
 800649c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800649e:	697b      	ldr	r3, [r7, #20]
	}
 80064a0:	4618      	mov	r0, r3
 80064a2:	3728      	adds	r7, #40	@ 0x28
 80064a4:	46bd      	mov	sp, r7
 80064a6:	bd80      	pop	{r7, pc}

080064a8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b08c      	sub	sp, #48	@ 0x30
 80064ac:	af04      	add	r7, sp, #16
 80064ae:	60f8      	str	r0, [r7, #12]
 80064b0:	60b9      	str	r1, [r7, #8]
 80064b2:	603b      	str	r3, [r7, #0]
 80064b4:	4613      	mov	r3, r2
 80064b6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80064b8:	88fb      	ldrh	r3, [r7, #6]
 80064ba:	009b      	lsls	r3, r3, #2
 80064bc:	4618      	mov	r0, r3
 80064be:	f001 fe55 	bl	800816c <pvPortMalloc>
 80064c2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80064c4:	697b      	ldr	r3, [r7, #20]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d00e      	beq.n	80064e8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80064ca:	20a8      	movs	r0, #168	@ 0xa8
 80064cc:	f001 fe4e 	bl	800816c <pvPortMalloc>
 80064d0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80064d2:	69fb      	ldr	r3, [r7, #28]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d003      	beq.n	80064e0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80064d8:	69fb      	ldr	r3, [r7, #28]
 80064da:	697a      	ldr	r2, [r7, #20]
 80064dc:	631a      	str	r2, [r3, #48]	@ 0x30
 80064de:	e005      	b.n	80064ec <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80064e0:	6978      	ldr	r0, [r7, #20]
 80064e2:	f001 ff11 	bl	8008308 <vPortFree>
 80064e6:	e001      	b.n	80064ec <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80064e8:	2300      	movs	r3, #0
 80064ea:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80064ec:	69fb      	ldr	r3, [r7, #28]
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d017      	beq.n	8006522 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80064f2:	69fb      	ldr	r3, [r7, #28]
 80064f4:	2200      	movs	r2, #0
 80064f6:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80064fa:	88fa      	ldrh	r2, [r7, #6]
 80064fc:	2300      	movs	r3, #0
 80064fe:	9303      	str	r3, [sp, #12]
 8006500:	69fb      	ldr	r3, [r7, #28]
 8006502:	9302      	str	r3, [sp, #8]
 8006504:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006506:	9301      	str	r3, [sp, #4]
 8006508:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800650a:	9300      	str	r3, [sp, #0]
 800650c:	683b      	ldr	r3, [r7, #0]
 800650e:	68b9      	ldr	r1, [r7, #8]
 8006510:	68f8      	ldr	r0, [r7, #12]
 8006512:	f000 f80f 	bl	8006534 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006516:	69f8      	ldr	r0, [r7, #28]
 8006518:	f000 f8b4 	bl	8006684 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800651c:	2301      	movs	r3, #1
 800651e:	61bb      	str	r3, [r7, #24]
 8006520:	e002      	b.n	8006528 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006522:	f04f 33ff 	mov.w	r3, #4294967295
 8006526:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006528:	69bb      	ldr	r3, [r7, #24]
	}
 800652a:	4618      	mov	r0, r3
 800652c:	3720      	adds	r7, #32
 800652e:	46bd      	mov	sp, r7
 8006530:	bd80      	pop	{r7, pc}
	...

08006534 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b088      	sub	sp, #32
 8006538:	af00      	add	r7, sp, #0
 800653a:	60f8      	str	r0, [r7, #12]
 800653c:	60b9      	str	r1, [r7, #8]
 800653e:	607a      	str	r2, [r7, #4]
 8006540:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006542:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006544:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	009b      	lsls	r3, r3, #2
 800654a:	461a      	mov	r2, r3
 800654c:	21a5      	movs	r1, #165	@ 0xa5
 800654e:	f001 fffb 	bl	8008548 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006552:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006554:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800655c:	3b01      	subs	r3, #1
 800655e:	009b      	lsls	r3, r3, #2
 8006560:	4413      	add	r3, r2
 8006562:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006564:	69bb      	ldr	r3, [r7, #24]
 8006566:	f023 0307 	bic.w	r3, r3, #7
 800656a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800656c:	69bb      	ldr	r3, [r7, #24]
 800656e:	f003 0307 	and.w	r3, r3, #7
 8006572:	2b00      	cmp	r3, #0
 8006574:	d00b      	beq.n	800658e <prvInitialiseNewTask+0x5a>
	__asm volatile
 8006576:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800657a:	f383 8811 	msr	BASEPRI, r3
 800657e:	f3bf 8f6f 	isb	sy
 8006582:	f3bf 8f4f 	dsb	sy
 8006586:	617b      	str	r3, [r7, #20]
}
 8006588:	bf00      	nop
 800658a:	bf00      	nop
 800658c:	e7fd      	b.n	800658a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800658e:	68bb      	ldr	r3, [r7, #8]
 8006590:	2b00      	cmp	r3, #0
 8006592:	d01f      	beq.n	80065d4 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006594:	2300      	movs	r3, #0
 8006596:	61fb      	str	r3, [r7, #28]
 8006598:	e012      	b.n	80065c0 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800659a:	68ba      	ldr	r2, [r7, #8]
 800659c:	69fb      	ldr	r3, [r7, #28]
 800659e:	4413      	add	r3, r2
 80065a0:	7819      	ldrb	r1, [r3, #0]
 80065a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80065a4:	69fb      	ldr	r3, [r7, #28]
 80065a6:	4413      	add	r3, r2
 80065a8:	3334      	adds	r3, #52	@ 0x34
 80065aa:	460a      	mov	r2, r1
 80065ac:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80065ae:	68ba      	ldr	r2, [r7, #8]
 80065b0:	69fb      	ldr	r3, [r7, #28]
 80065b2:	4413      	add	r3, r2
 80065b4:	781b      	ldrb	r3, [r3, #0]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d006      	beq.n	80065c8 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80065ba:	69fb      	ldr	r3, [r7, #28]
 80065bc:	3301      	adds	r3, #1
 80065be:	61fb      	str	r3, [r7, #28]
 80065c0:	69fb      	ldr	r3, [r7, #28]
 80065c2:	2b0f      	cmp	r3, #15
 80065c4:	d9e9      	bls.n	800659a <prvInitialiseNewTask+0x66>
 80065c6:	e000      	b.n	80065ca <prvInitialiseNewTask+0x96>
			{
				break;
 80065c8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80065ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065cc:	2200      	movs	r2, #0
 80065ce:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80065d2:	e003      	b.n	80065dc <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80065d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065d6:	2200      	movs	r2, #0
 80065d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80065dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065de:	2b37      	cmp	r3, #55	@ 0x37
 80065e0:	d901      	bls.n	80065e6 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80065e2:	2337      	movs	r3, #55	@ 0x37
 80065e4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80065e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065e8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80065ea:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80065ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80065f0:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80065f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065f4:	2200      	movs	r2, #0
 80065f6:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80065f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065fa:	3304      	adds	r3, #4
 80065fc:	4618      	mov	r0, r3
 80065fe:	f7ff f801 	bl	8005604 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006602:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006604:	3318      	adds	r3, #24
 8006606:	4618      	mov	r0, r3
 8006608:	f7fe fffc 	bl	8005604 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800660c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800660e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006610:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006612:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006614:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006618:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800661a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800661c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800661e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006620:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006622:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006624:	2200      	movs	r2, #0
 8006626:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800662a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800662c:	2200      	movs	r2, #0
 800662e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006632:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006634:	3354      	adds	r3, #84	@ 0x54
 8006636:	224c      	movs	r2, #76	@ 0x4c
 8006638:	2100      	movs	r1, #0
 800663a:	4618      	mov	r0, r3
 800663c:	f001 ff84 	bl	8008548 <memset>
 8006640:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006642:	4a0d      	ldr	r2, [pc, #52]	@ (8006678 <prvInitialiseNewTask+0x144>)
 8006644:	659a      	str	r2, [r3, #88]	@ 0x58
 8006646:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006648:	4a0c      	ldr	r2, [pc, #48]	@ (800667c <prvInitialiseNewTask+0x148>)
 800664a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800664c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800664e:	4a0c      	ldr	r2, [pc, #48]	@ (8006680 <prvInitialiseNewTask+0x14c>)
 8006650:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006652:	683a      	ldr	r2, [r7, #0]
 8006654:	68f9      	ldr	r1, [r7, #12]
 8006656:	69b8      	ldr	r0, [r7, #24]
 8006658:	f001 fb38 	bl	8007ccc <pxPortInitialiseStack>
 800665c:	4602      	mov	r2, r0
 800665e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006660:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006662:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006664:	2b00      	cmp	r3, #0
 8006666:	d002      	beq.n	800666e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006668:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800666a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800666c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800666e:	bf00      	nop
 8006670:	3720      	adds	r7, #32
 8006672:	46bd      	mov	sp, r7
 8006674:	bd80      	pop	{r7, pc}
 8006676:	bf00      	nop
 8006678:	20009794 	.word	0x20009794
 800667c:	200097fc 	.word	0x200097fc
 8006680:	20009864 	.word	0x20009864

08006684 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006684:	b580      	push	{r7, lr}
 8006686:	b082      	sub	sp, #8
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800668c:	f001 fc4c 	bl	8007f28 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006690:	4b2d      	ldr	r3, [pc, #180]	@ (8006748 <prvAddNewTaskToReadyList+0xc4>)
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	3301      	adds	r3, #1
 8006696:	4a2c      	ldr	r2, [pc, #176]	@ (8006748 <prvAddNewTaskToReadyList+0xc4>)
 8006698:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800669a:	4b2c      	ldr	r3, [pc, #176]	@ (800674c <prvAddNewTaskToReadyList+0xc8>)
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d109      	bne.n	80066b6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80066a2:	4a2a      	ldr	r2, [pc, #168]	@ (800674c <prvAddNewTaskToReadyList+0xc8>)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80066a8:	4b27      	ldr	r3, [pc, #156]	@ (8006748 <prvAddNewTaskToReadyList+0xc4>)
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	2b01      	cmp	r3, #1
 80066ae:	d110      	bne.n	80066d2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80066b0:	f000 fcae 	bl	8007010 <prvInitialiseTaskLists>
 80066b4:	e00d      	b.n	80066d2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80066b6:	4b26      	ldr	r3, [pc, #152]	@ (8006750 <prvAddNewTaskToReadyList+0xcc>)
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d109      	bne.n	80066d2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80066be:	4b23      	ldr	r3, [pc, #140]	@ (800674c <prvAddNewTaskToReadyList+0xc8>)
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066c8:	429a      	cmp	r2, r3
 80066ca:	d802      	bhi.n	80066d2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80066cc:	4a1f      	ldr	r2, [pc, #124]	@ (800674c <prvAddNewTaskToReadyList+0xc8>)
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80066d2:	4b20      	ldr	r3, [pc, #128]	@ (8006754 <prvAddNewTaskToReadyList+0xd0>)
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	3301      	adds	r3, #1
 80066d8:	4a1e      	ldr	r2, [pc, #120]	@ (8006754 <prvAddNewTaskToReadyList+0xd0>)
 80066da:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80066dc:	4b1d      	ldr	r3, [pc, #116]	@ (8006754 <prvAddNewTaskToReadyList+0xd0>)
 80066de:	681a      	ldr	r2, [r3, #0]
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066e8:	4b1b      	ldr	r3, [pc, #108]	@ (8006758 <prvAddNewTaskToReadyList+0xd4>)
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	429a      	cmp	r2, r3
 80066ee:	d903      	bls.n	80066f8 <prvAddNewTaskToReadyList+0x74>
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066f4:	4a18      	ldr	r2, [pc, #96]	@ (8006758 <prvAddNewTaskToReadyList+0xd4>)
 80066f6:	6013      	str	r3, [r2, #0]
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066fc:	4613      	mov	r3, r2
 80066fe:	009b      	lsls	r3, r3, #2
 8006700:	4413      	add	r3, r2
 8006702:	009b      	lsls	r3, r3, #2
 8006704:	4a15      	ldr	r2, [pc, #84]	@ (800675c <prvAddNewTaskToReadyList+0xd8>)
 8006706:	441a      	add	r2, r3
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	3304      	adds	r3, #4
 800670c:	4619      	mov	r1, r3
 800670e:	4610      	mov	r0, r2
 8006710:	f7fe ff85 	bl	800561e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006714:	f001 fc3a 	bl	8007f8c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006718:	4b0d      	ldr	r3, [pc, #52]	@ (8006750 <prvAddNewTaskToReadyList+0xcc>)
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	2b00      	cmp	r3, #0
 800671e:	d00e      	beq.n	800673e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006720:	4b0a      	ldr	r3, [pc, #40]	@ (800674c <prvAddNewTaskToReadyList+0xc8>)
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800672a:	429a      	cmp	r2, r3
 800672c:	d207      	bcs.n	800673e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800672e:	4b0c      	ldr	r3, [pc, #48]	@ (8006760 <prvAddNewTaskToReadyList+0xdc>)
 8006730:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006734:	601a      	str	r2, [r3, #0]
 8006736:	f3bf 8f4f 	dsb	sy
 800673a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800673e:	bf00      	nop
 8006740:	3708      	adds	r7, #8
 8006742:	46bd      	mov	sp, r7
 8006744:	bd80      	pop	{r7, pc}
 8006746:	bf00      	nop
 8006748:	20001614 	.word	0x20001614
 800674c:	20001140 	.word	0x20001140
 8006750:	20001620 	.word	0x20001620
 8006754:	20001630 	.word	0x20001630
 8006758:	2000161c 	.word	0x2000161c
 800675c:	20001144 	.word	0x20001144
 8006760:	e000ed04 	.word	0xe000ed04

08006764 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8006764:	b580      	push	{r7, lr}
 8006766:	b08a      	sub	sp, #40	@ 0x28
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
 800676c:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800676e:	2300      	movs	r3, #0
 8006770:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d10b      	bne.n	8006790 <vTaskDelayUntil+0x2c>
	__asm volatile
 8006778:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800677c:	f383 8811 	msr	BASEPRI, r3
 8006780:	f3bf 8f6f 	isb	sy
 8006784:	f3bf 8f4f 	dsb	sy
 8006788:	617b      	str	r3, [r7, #20]
}
 800678a:	bf00      	nop
 800678c:	bf00      	nop
 800678e:	e7fd      	b.n	800678c <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8006790:	683b      	ldr	r3, [r7, #0]
 8006792:	2b00      	cmp	r3, #0
 8006794:	d10b      	bne.n	80067ae <vTaskDelayUntil+0x4a>
	__asm volatile
 8006796:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800679a:	f383 8811 	msr	BASEPRI, r3
 800679e:	f3bf 8f6f 	isb	sy
 80067a2:	f3bf 8f4f 	dsb	sy
 80067a6:	613b      	str	r3, [r7, #16]
}
 80067a8:	bf00      	nop
 80067aa:	bf00      	nop
 80067ac:	e7fd      	b.n	80067aa <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 80067ae:	4b2a      	ldr	r3, [pc, #168]	@ (8006858 <vTaskDelayUntil+0xf4>)
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d00b      	beq.n	80067ce <vTaskDelayUntil+0x6a>
	__asm volatile
 80067b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067ba:	f383 8811 	msr	BASEPRI, r3
 80067be:	f3bf 8f6f 	isb	sy
 80067c2:	f3bf 8f4f 	dsb	sy
 80067c6:	60fb      	str	r3, [r7, #12]
}
 80067c8:	bf00      	nop
 80067ca:	bf00      	nop
 80067cc:	e7fd      	b.n	80067ca <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 80067ce:	f000 f8b9 	bl	8006944 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 80067d2:	4b22      	ldr	r3, [pc, #136]	@ (800685c <vTaskDelayUntil+0xf8>)
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	683a      	ldr	r2, [r7, #0]
 80067de:	4413      	add	r3, r2
 80067e0:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	6a3a      	ldr	r2, [r7, #32]
 80067e8:	429a      	cmp	r2, r3
 80067ea:	d20b      	bcs.n	8006804 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	69fa      	ldr	r2, [r7, #28]
 80067f2:	429a      	cmp	r2, r3
 80067f4:	d211      	bcs.n	800681a <vTaskDelayUntil+0xb6>
 80067f6:	69fa      	ldr	r2, [r7, #28]
 80067f8:	6a3b      	ldr	r3, [r7, #32]
 80067fa:	429a      	cmp	r2, r3
 80067fc:	d90d      	bls.n	800681a <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 80067fe:	2301      	movs	r3, #1
 8006800:	627b      	str	r3, [r7, #36]	@ 0x24
 8006802:	e00a      	b.n	800681a <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	69fa      	ldr	r2, [r7, #28]
 800680a:	429a      	cmp	r2, r3
 800680c:	d303      	bcc.n	8006816 <vTaskDelayUntil+0xb2>
 800680e:	69fa      	ldr	r2, [r7, #28]
 8006810:	6a3b      	ldr	r3, [r7, #32]
 8006812:	429a      	cmp	r2, r3
 8006814:	d901      	bls.n	800681a <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8006816:	2301      	movs	r3, #1
 8006818:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	69fa      	ldr	r2, [r7, #28]
 800681e:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8006820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006822:	2b00      	cmp	r3, #0
 8006824:	d006      	beq.n	8006834 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8006826:	69fa      	ldr	r2, [r7, #28]
 8006828:	6a3b      	ldr	r3, [r7, #32]
 800682a:	1ad3      	subs	r3, r2, r3
 800682c:	2100      	movs	r1, #0
 800682e:	4618      	mov	r0, r3
 8006830:	f000 fe40 	bl	80074b4 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8006834:	f000 f894 	bl	8006960 <xTaskResumeAll>
 8006838:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800683a:	69bb      	ldr	r3, [r7, #24]
 800683c:	2b00      	cmp	r3, #0
 800683e:	d107      	bne.n	8006850 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8006840:	4b07      	ldr	r3, [pc, #28]	@ (8006860 <vTaskDelayUntil+0xfc>)
 8006842:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006846:	601a      	str	r2, [r3, #0]
 8006848:	f3bf 8f4f 	dsb	sy
 800684c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006850:	bf00      	nop
 8006852:	3728      	adds	r7, #40	@ 0x28
 8006854:	46bd      	mov	sp, r7
 8006856:	bd80      	pop	{r7, pc}
 8006858:	2000163c 	.word	0x2000163c
 800685c:	20001618 	.word	0x20001618
 8006860:	e000ed04 	.word	0xe000ed04

08006864 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006864:	b580      	push	{r7, lr}
 8006866:	b08a      	sub	sp, #40	@ 0x28
 8006868:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800686a:	2300      	movs	r3, #0
 800686c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800686e:	2300      	movs	r3, #0
 8006870:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006872:	463a      	mov	r2, r7
 8006874:	1d39      	adds	r1, r7, #4
 8006876:	f107 0308 	add.w	r3, r7, #8
 800687a:	4618      	mov	r0, r3
 800687c:	f7fe fe6e 	bl	800555c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006880:	6839      	ldr	r1, [r7, #0]
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	68ba      	ldr	r2, [r7, #8]
 8006886:	9202      	str	r2, [sp, #8]
 8006888:	9301      	str	r3, [sp, #4]
 800688a:	2300      	movs	r3, #0
 800688c:	9300      	str	r3, [sp, #0]
 800688e:	2300      	movs	r3, #0
 8006890:	460a      	mov	r2, r1
 8006892:	4924      	ldr	r1, [pc, #144]	@ (8006924 <vTaskStartScheduler+0xc0>)
 8006894:	4824      	ldr	r0, [pc, #144]	@ (8006928 <vTaskStartScheduler+0xc4>)
 8006896:	f7ff fda7 	bl	80063e8 <xTaskCreateStatic>
 800689a:	4603      	mov	r3, r0
 800689c:	4a23      	ldr	r2, [pc, #140]	@ (800692c <vTaskStartScheduler+0xc8>)
 800689e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80068a0:	4b22      	ldr	r3, [pc, #136]	@ (800692c <vTaskStartScheduler+0xc8>)
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d002      	beq.n	80068ae <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80068a8:	2301      	movs	r3, #1
 80068aa:	617b      	str	r3, [r7, #20]
 80068ac:	e001      	b.n	80068b2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80068ae:	2300      	movs	r3, #0
 80068b0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80068b2:	697b      	ldr	r3, [r7, #20]
 80068b4:	2b01      	cmp	r3, #1
 80068b6:	d102      	bne.n	80068be <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80068b8:	f000 fe50 	bl	800755c <xTimerCreateTimerTask>
 80068bc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80068be:	697b      	ldr	r3, [r7, #20]
 80068c0:	2b01      	cmp	r3, #1
 80068c2:	d11b      	bne.n	80068fc <vTaskStartScheduler+0x98>
	__asm volatile
 80068c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068c8:	f383 8811 	msr	BASEPRI, r3
 80068cc:	f3bf 8f6f 	isb	sy
 80068d0:	f3bf 8f4f 	dsb	sy
 80068d4:	613b      	str	r3, [r7, #16]
}
 80068d6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80068d8:	4b15      	ldr	r3, [pc, #84]	@ (8006930 <vTaskStartScheduler+0xcc>)
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	3354      	adds	r3, #84	@ 0x54
 80068de:	4a15      	ldr	r2, [pc, #84]	@ (8006934 <vTaskStartScheduler+0xd0>)
 80068e0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80068e2:	4b15      	ldr	r3, [pc, #84]	@ (8006938 <vTaskStartScheduler+0xd4>)
 80068e4:	f04f 32ff 	mov.w	r2, #4294967295
 80068e8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80068ea:	4b14      	ldr	r3, [pc, #80]	@ (800693c <vTaskStartScheduler+0xd8>)
 80068ec:	2201      	movs	r2, #1
 80068ee:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80068f0:	4b13      	ldr	r3, [pc, #76]	@ (8006940 <vTaskStartScheduler+0xdc>)
 80068f2:	2200      	movs	r2, #0
 80068f4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80068f6:	f001 fa73 	bl	8007de0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80068fa:	e00f      	b.n	800691c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80068fc:	697b      	ldr	r3, [r7, #20]
 80068fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006902:	d10b      	bne.n	800691c <vTaskStartScheduler+0xb8>
	__asm volatile
 8006904:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006908:	f383 8811 	msr	BASEPRI, r3
 800690c:	f3bf 8f6f 	isb	sy
 8006910:	f3bf 8f4f 	dsb	sy
 8006914:	60fb      	str	r3, [r7, #12]
}
 8006916:	bf00      	nop
 8006918:	bf00      	nop
 800691a:	e7fd      	b.n	8006918 <vTaskStartScheduler+0xb4>
}
 800691c:	bf00      	nop
 800691e:	3718      	adds	r7, #24
 8006920:	46bd      	mov	sp, r7
 8006922:	bd80      	pop	{r7, pc}
 8006924:	080091dc 	.word	0x080091dc
 8006928:	08006fe1 	.word	0x08006fe1
 800692c:	20001638 	.word	0x20001638
 8006930:	20001140 	.word	0x20001140
 8006934:	20000010 	.word	0x20000010
 8006938:	20001634 	.word	0x20001634
 800693c:	20001620 	.word	0x20001620
 8006940:	20001618 	.word	0x20001618

08006944 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006944:	b480      	push	{r7}
 8006946:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006948:	4b04      	ldr	r3, [pc, #16]	@ (800695c <vTaskSuspendAll+0x18>)
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	3301      	adds	r3, #1
 800694e:	4a03      	ldr	r2, [pc, #12]	@ (800695c <vTaskSuspendAll+0x18>)
 8006950:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006952:	bf00      	nop
 8006954:	46bd      	mov	sp, r7
 8006956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695a:	4770      	bx	lr
 800695c:	2000163c 	.word	0x2000163c

08006960 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006960:	b580      	push	{r7, lr}
 8006962:	b084      	sub	sp, #16
 8006964:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006966:	2300      	movs	r3, #0
 8006968:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800696a:	2300      	movs	r3, #0
 800696c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800696e:	4b42      	ldr	r3, [pc, #264]	@ (8006a78 <xTaskResumeAll+0x118>)
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	2b00      	cmp	r3, #0
 8006974:	d10b      	bne.n	800698e <xTaskResumeAll+0x2e>
	__asm volatile
 8006976:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800697a:	f383 8811 	msr	BASEPRI, r3
 800697e:	f3bf 8f6f 	isb	sy
 8006982:	f3bf 8f4f 	dsb	sy
 8006986:	603b      	str	r3, [r7, #0]
}
 8006988:	bf00      	nop
 800698a:	bf00      	nop
 800698c:	e7fd      	b.n	800698a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800698e:	f001 facb 	bl	8007f28 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006992:	4b39      	ldr	r3, [pc, #228]	@ (8006a78 <xTaskResumeAll+0x118>)
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	3b01      	subs	r3, #1
 8006998:	4a37      	ldr	r2, [pc, #220]	@ (8006a78 <xTaskResumeAll+0x118>)
 800699a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800699c:	4b36      	ldr	r3, [pc, #216]	@ (8006a78 <xTaskResumeAll+0x118>)
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d162      	bne.n	8006a6a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80069a4:	4b35      	ldr	r3, [pc, #212]	@ (8006a7c <xTaskResumeAll+0x11c>)
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d05e      	beq.n	8006a6a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80069ac:	e02f      	b.n	8006a0e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80069ae:	4b34      	ldr	r3, [pc, #208]	@ (8006a80 <xTaskResumeAll+0x120>)
 80069b0:	68db      	ldr	r3, [r3, #12]
 80069b2:	68db      	ldr	r3, [r3, #12]
 80069b4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	3318      	adds	r3, #24
 80069ba:	4618      	mov	r0, r3
 80069bc:	f7fe fe8c 	bl	80056d8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	3304      	adds	r3, #4
 80069c4:	4618      	mov	r0, r3
 80069c6:	f7fe fe87 	bl	80056d8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069ce:	4b2d      	ldr	r3, [pc, #180]	@ (8006a84 <xTaskResumeAll+0x124>)
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	429a      	cmp	r2, r3
 80069d4:	d903      	bls.n	80069de <xTaskResumeAll+0x7e>
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069da:	4a2a      	ldr	r2, [pc, #168]	@ (8006a84 <xTaskResumeAll+0x124>)
 80069dc:	6013      	str	r3, [r2, #0]
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069e2:	4613      	mov	r3, r2
 80069e4:	009b      	lsls	r3, r3, #2
 80069e6:	4413      	add	r3, r2
 80069e8:	009b      	lsls	r3, r3, #2
 80069ea:	4a27      	ldr	r2, [pc, #156]	@ (8006a88 <xTaskResumeAll+0x128>)
 80069ec:	441a      	add	r2, r3
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	3304      	adds	r3, #4
 80069f2:	4619      	mov	r1, r3
 80069f4:	4610      	mov	r0, r2
 80069f6:	f7fe fe12 	bl	800561e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069fe:	4b23      	ldr	r3, [pc, #140]	@ (8006a8c <xTaskResumeAll+0x12c>)
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a04:	429a      	cmp	r2, r3
 8006a06:	d302      	bcc.n	8006a0e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8006a08:	4b21      	ldr	r3, [pc, #132]	@ (8006a90 <xTaskResumeAll+0x130>)
 8006a0a:	2201      	movs	r2, #1
 8006a0c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006a0e:	4b1c      	ldr	r3, [pc, #112]	@ (8006a80 <xTaskResumeAll+0x120>)
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d1cb      	bne.n	80069ae <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d001      	beq.n	8006a20 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006a1c:	f000 fb9c 	bl	8007158 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006a20:	4b1c      	ldr	r3, [pc, #112]	@ (8006a94 <xTaskResumeAll+0x134>)
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d010      	beq.n	8006a4e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006a2c:	f000 f858 	bl	8006ae0 <xTaskIncrementTick>
 8006a30:	4603      	mov	r3, r0
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d002      	beq.n	8006a3c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8006a36:	4b16      	ldr	r3, [pc, #88]	@ (8006a90 <xTaskResumeAll+0x130>)
 8006a38:	2201      	movs	r2, #1
 8006a3a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	3b01      	subs	r3, #1
 8006a40:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d1f1      	bne.n	8006a2c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8006a48:	4b12      	ldr	r3, [pc, #72]	@ (8006a94 <xTaskResumeAll+0x134>)
 8006a4a:	2200      	movs	r2, #0
 8006a4c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006a4e:	4b10      	ldr	r3, [pc, #64]	@ (8006a90 <xTaskResumeAll+0x130>)
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d009      	beq.n	8006a6a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006a56:	2301      	movs	r3, #1
 8006a58:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006a5a:	4b0f      	ldr	r3, [pc, #60]	@ (8006a98 <xTaskResumeAll+0x138>)
 8006a5c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a60:	601a      	str	r2, [r3, #0]
 8006a62:	f3bf 8f4f 	dsb	sy
 8006a66:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006a6a:	f001 fa8f 	bl	8007f8c <vPortExitCritical>

	return xAlreadyYielded;
 8006a6e:	68bb      	ldr	r3, [r7, #8]
}
 8006a70:	4618      	mov	r0, r3
 8006a72:	3710      	adds	r7, #16
 8006a74:	46bd      	mov	sp, r7
 8006a76:	bd80      	pop	{r7, pc}
 8006a78:	2000163c 	.word	0x2000163c
 8006a7c:	20001614 	.word	0x20001614
 8006a80:	200015d4 	.word	0x200015d4
 8006a84:	2000161c 	.word	0x2000161c
 8006a88:	20001144 	.word	0x20001144
 8006a8c:	20001140 	.word	0x20001140
 8006a90:	20001628 	.word	0x20001628
 8006a94:	20001624 	.word	0x20001624
 8006a98:	e000ed04 	.word	0xe000ed04

08006a9c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006a9c:	b480      	push	{r7}
 8006a9e:	b083      	sub	sp, #12
 8006aa0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006aa2:	4b05      	ldr	r3, [pc, #20]	@ (8006ab8 <xTaskGetTickCount+0x1c>)
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006aa8:	687b      	ldr	r3, [r7, #4]
}
 8006aaa:	4618      	mov	r0, r3
 8006aac:	370c      	adds	r7, #12
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab4:	4770      	bx	lr
 8006ab6:	bf00      	nop
 8006ab8:	20001618 	.word	0x20001618

08006abc <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8006abc:	b580      	push	{r7, lr}
 8006abe:	b082      	sub	sp, #8
 8006ac0:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006ac2:	f001 fb11 	bl	80080e8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8006ac6:	2300      	movs	r3, #0
 8006ac8:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8006aca:	4b04      	ldr	r3, [pc, #16]	@ (8006adc <xTaskGetTickCountFromISR+0x20>)
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006ad0:	683b      	ldr	r3, [r7, #0]
}
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	3708      	adds	r7, #8
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	bd80      	pop	{r7, pc}
 8006ada:	bf00      	nop
 8006adc:	20001618 	.word	0x20001618

08006ae0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	b086      	sub	sp, #24
 8006ae4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006aea:	4b4f      	ldr	r3, [pc, #316]	@ (8006c28 <xTaskIncrementTick+0x148>)
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	f040 8090 	bne.w	8006c14 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006af4:	4b4d      	ldr	r3, [pc, #308]	@ (8006c2c <xTaskIncrementTick+0x14c>)
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	3301      	adds	r3, #1
 8006afa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006afc:	4a4b      	ldr	r2, [pc, #300]	@ (8006c2c <xTaskIncrementTick+0x14c>)
 8006afe:	693b      	ldr	r3, [r7, #16]
 8006b00:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006b02:	693b      	ldr	r3, [r7, #16]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d121      	bne.n	8006b4c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006b08:	4b49      	ldr	r3, [pc, #292]	@ (8006c30 <xTaskIncrementTick+0x150>)
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d00b      	beq.n	8006b2a <xTaskIncrementTick+0x4a>
	__asm volatile
 8006b12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b16:	f383 8811 	msr	BASEPRI, r3
 8006b1a:	f3bf 8f6f 	isb	sy
 8006b1e:	f3bf 8f4f 	dsb	sy
 8006b22:	603b      	str	r3, [r7, #0]
}
 8006b24:	bf00      	nop
 8006b26:	bf00      	nop
 8006b28:	e7fd      	b.n	8006b26 <xTaskIncrementTick+0x46>
 8006b2a:	4b41      	ldr	r3, [pc, #260]	@ (8006c30 <xTaskIncrementTick+0x150>)
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	60fb      	str	r3, [r7, #12]
 8006b30:	4b40      	ldr	r3, [pc, #256]	@ (8006c34 <xTaskIncrementTick+0x154>)
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	4a3e      	ldr	r2, [pc, #248]	@ (8006c30 <xTaskIncrementTick+0x150>)
 8006b36:	6013      	str	r3, [r2, #0]
 8006b38:	4a3e      	ldr	r2, [pc, #248]	@ (8006c34 <xTaskIncrementTick+0x154>)
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	6013      	str	r3, [r2, #0]
 8006b3e:	4b3e      	ldr	r3, [pc, #248]	@ (8006c38 <xTaskIncrementTick+0x158>)
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	3301      	adds	r3, #1
 8006b44:	4a3c      	ldr	r2, [pc, #240]	@ (8006c38 <xTaskIncrementTick+0x158>)
 8006b46:	6013      	str	r3, [r2, #0]
 8006b48:	f000 fb06 	bl	8007158 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006b4c:	4b3b      	ldr	r3, [pc, #236]	@ (8006c3c <xTaskIncrementTick+0x15c>)
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	693a      	ldr	r2, [r7, #16]
 8006b52:	429a      	cmp	r2, r3
 8006b54:	d349      	bcc.n	8006bea <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006b56:	4b36      	ldr	r3, [pc, #216]	@ (8006c30 <xTaskIncrementTick+0x150>)
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d104      	bne.n	8006b6a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006b60:	4b36      	ldr	r3, [pc, #216]	@ (8006c3c <xTaskIncrementTick+0x15c>)
 8006b62:	f04f 32ff 	mov.w	r2, #4294967295
 8006b66:	601a      	str	r2, [r3, #0]
					break;
 8006b68:	e03f      	b.n	8006bea <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b6a:	4b31      	ldr	r3, [pc, #196]	@ (8006c30 <xTaskIncrementTick+0x150>)
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	68db      	ldr	r3, [r3, #12]
 8006b70:	68db      	ldr	r3, [r3, #12]
 8006b72:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006b74:	68bb      	ldr	r3, [r7, #8]
 8006b76:	685b      	ldr	r3, [r3, #4]
 8006b78:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006b7a:	693a      	ldr	r2, [r7, #16]
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	429a      	cmp	r2, r3
 8006b80:	d203      	bcs.n	8006b8a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006b82:	4a2e      	ldr	r2, [pc, #184]	@ (8006c3c <xTaskIncrementTick+0x15c>)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006b88:	e02f      	b.n	8006bea <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006b8a:	68bb      	ldr	r3, [r7, #8]
 8006b8c:	3304      	adds	r3, #4
 8006b8e:	4618      	mov	r0, r3
 8006b90:	f7fe fda2 	bl	80056d8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006b94:	68bb      	ldr	r3, [r7, #8]
 8006b96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d004      	beq.n	8006ba6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006b9c:	68bb      	ldr	r3, [r7, #8]
 8006b9e:	3318      	adds	r3, #24
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	f7fe fd99 	bl	80056d8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006ba6:	68bb      	ldr	r3, [r7, #8]
 8006ba8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006baa:	4b25      	ldr	r3, [pc, #148]	@ (8006c40 <xTaskIncrementTick+0x160>)
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	429a      	cmp	r2, r3
 8006bb0:	d903      	bls.n	8006bba <xTaskIncrementTick+0xda>
 8006bb2:	68bb      	ldr	r3, [r7, #8]
 8006bb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bb6:	4a22      	ldr	r2, [pc, #136]	@ (8006c40 <xTaskIncrementTick+0x160>)
 8006bb8:	6013      	str	r3, [r2, #0]
 8006bba:	68bb      	ldr	r3, [r7, #8]
 8006bbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006bbe:	4613      	mov	r3, r2
 8006bc0:	009b      	lsls	r3, r3, #2
 8006bc2:	4413      	add	r3, r2
 8006bc4:	009b      	lsls	r3, r3, #2
 8006bc6:	4a1f      	ldr	r2, [pc, #124]	@ (8006c44 <xTaskIncrementTick+0x164>)
 8006bc8:	441a      	add	r2, r3
 8006bca:	68bb      	ldr	r3, [r7, #8]
 8006bcc:	3304      	adds	r3, #4
 8006bce:	4619      	mov	r1, r3
 8006bd0:	4610      	mov	r0, r2
 8006bd2:	f7fe fd24 	bl	800561e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006bd6:	68bb      	ldr	r3, [r7, #8]
 8006bd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006bda:	4b1b      	ldr	r3, [pc, #108]	@ (8006c48 <xTaskIncrementTick+0x168>)
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006be0:	429a      	cmp	r2, r3
 8006be2:	d3b8      	bcc.n	8006b56 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006be4:	2301      	movs	r3, #1
 8006be6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006be8:	e7b5      	b.n	8006b56 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006bea:	4b17      	ldr	r3, [pc, #92]	@ (8006c48 <xTaskIncrementTick+0x168>)
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006bf0:	4914      	ldr	r1, [pc, #80]	@ (8006c44 <xTaskIncrementTick+0x164>)
 8006bf2:	4613      	mov	r3, r2
 8006bf4:	009b      	lsls	r3, r3, #2
 8006bf6:	4413      	add	r3, r2
 8006bf8:	009b      	lsls	r3, r3, #2
 8006bfa:	440b      	add	r3, r1
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	2b01      	cmp	r3, #1
 8006c00:	d901      	bls.n	8006c06 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8006c02:	2301      	movs	r3, #1
 8006c04:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006c06:	4b11      	ldr	r3, [pc, #68]	@ (8006c4c <xTaskIncrementTick+0x16c>)
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d007      	beq.n	8006c1e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8006c0e:	2301      	movs	r3, #1
 8006c10:	617b      	str	r3, [r7, #20]
 8006c12:	e004      	b.n	8006c1e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006c14:	4b0e      	ldr	r3, [pc, #56]	@ (8006c50 <xTaskIncrementTick+0x170>)
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	3301      	adds	r3, #1
 8006c1a:	4a0d      	ldr	r2, [pc, #52]	@ (8006c50 <xTaskIncrementTick+0x170>)
 8006c1c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006c1e:	697b      	ldr	r3, [r7, #20]
}
 8006c20:	4618      	mov	r0, r3
 8006c22:	3718      	adds	r7, #24
 8006c24:	46bd      	mov	sp, r7
 8006c26:	bd80      	pop	{r7, pc}
 8006c28:	2000163c 	.word	0x2000163c
 8006c2c:	20001618 	.word	0x20001618
 8006c30:	200015cc 	.word	0x200015cc
 8006c34:	200015d0 	.word	0x200015d0
 8006c38:	2000162c 	.word	0x2000162c
 8006c3c:	20001634 	.word	0x20001634
 8006c40:	2000161c 	.word	0x2000161c
 8006c44:	20001144 	.word	0x20001144
 8006c48:	20001140 	.word	0x20001140
 8006c4c:	20001628 	.word	0x20001628
 8006c50:	20001624 	.word	0x20001624

08006c54 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006c54:	b580      	push	{r7, lr}
 8006c56:	b086      	sub	sp, #24
 8006c58:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006c5a:	4b3d      	ldr	r3, [pc, #244]	@ (8006d50 <vTaskSwitchContext+0xfc>)
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d003      	beq.n	8006c6a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006c62:	4b3c      	ldr	r3, [pc, #240]	@ (8006d54 <vTaskSwitchContext+0x100>)
 8006c64:	2201      	movs	r2, #1
 8006c66:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006c68:	e06e      	b.n	8006d48 <vTaskSwitchContext+0xf4>
		xYieldPending = pdFALSE;
 8006c6a:	4b3a      	ldr	r3, [pc, #232]	@ (8006d54 <vTaskSwitchContext+0x100>)
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8006c70:	4b39      	ldr	r3, [pc, #228]	@ (8006d58 <vTaskSwitchContext+0x104>)
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c76:	613b      	str	r3, [r7, #16]
 8006c78:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8006c7c:	60fb      	str	r3, [r7, #12]
 8006c7e:	693b      	ldr	r3, [r7, #16]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	68fa      	ldr	r2, [r7, #12]
 8006c84:	429a      	cmp	r2, r3
 8006c86:	d111      	bne.n	8006cac <vTaskSwitchContext+0x58>
 8006c88:	693b      	ldr	r3, [r7, #16]
 8006c8a:	3304      	adds	r3, #4
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	68fa      	ldr	r2, [r7, #12]
 8006c90:	429a      	cmp	r2, r3
 8006c92:	d10b      	bne.n	8006cac <vTaskSwitchContext+0x58>
 8006c94:	693b      	ldr	r3, [r7, #16]
 8006c96:	3308      	adds	r3, #8
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	68fa      	ldr	r2, [r7, #12]
 8006c9c:	429a      	cmp	r2, r3
 8006c9e:	d105      	bne.n	8006cac <vTaskSwitchContext+0x58>
 8006ca0:	693b      	ldr	r3, [r7, #16]
 8006ca2:	330c      	adds	r3, #12
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	68fa      	ldr	r2, [r7, #12]
 8006ca8:	429a      	cmp	r2, r3
 8006caa:	d008      	beq.n	8006cbe <vTaskSwitchContext+0x6a>
 8006cac:	4b2a      	ldr	r3, [pc, #168]	@ (8006d58 <vTaskSwitchContext+0x104>)
 8006cae:	681a      	ldr	r2, [r3, #0]
 8006cb0:	4b29      	ldr	r3, [pc, #164]	@ (8006d58 <vTaskSwitchContext+0x104>)
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	3334      	adds	r3, #52	@ 0x34
 8006cb6:	4619      	mov	r1, r3
 8006cb8:	4610      	mov	r0, r2
 8006cba:	f7f9 fc2f 	bl	800051c <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006cbe:	4b27      	ldr	r3, [pc, #156]	@ (8006d5c <vTaskSwitchContext+0x108>)
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	617b      	str	r3, [r7, #20]
 8006cc4:	e011      	b.n	8006cea <vTaskSwitchContext+0x96>
 8006cc6:	697b      	ldr	r3, [r7, #20]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d10b      	bne.n	8006ce4 <vTaskSwitchContext+0x90>
	__asm volatile
 8006ccc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cd0:	f383 8811 	msr	BASEPRI, r3
 8006cd4:	f3bf 8f6f 	isb	sy
 8006cd8:	f3bf 8f4f 	dsb	sy
 8006cdc:	607b      	str	r3, [r7, #4]
}
 8006cde:	bf00      	nop
 8006ce0:	bf00      	nop
 8006ce2:	e7fd      	b.n	8006ce0 <vTaskSwitchContext+0x8c>
 8006ce4:	697b      	ldr	r3, [r7, #20]
 8006ce6:	3b01      	subs	r3, #1
 8006ce8:	617b      	str	r3, [r7, #20]
 8006cea:	491d      	ldr	r1, [pc, #116]	@ (8006d60 <vTaskSwitchContext+0x10c>)
 8006cec:	697a      	ldr	r2, [r7, #20]
 8006cee:	4613      	mov	r3, r2
 8006cf0:	009b      	lsls	r3, r3, #2
 8006cf2:	4413      	add	r3, r2
 8006cf4:	009b      	lsls	r3, r3, #2
 8006cf6:	440b      	add	r3, r1
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d0e3      	beq.n	8006cc6 <vTaskSwitchContext+0x72>
 8006cfe:	697a      	ldr	r2, [r7, #20]
 8006d00:	4613      	mov	r3, r2
 8006d02:	009b      	lsls	r3, r3, #2
 8006d04:	4413      	add	r3, r2
 8006d06:	009b      	lsls	r3, r3, #2
 8006d08:	4a15      	ldr	r2, [pc, #84]	@ (8006d60 <vTaskSwitchContext+0x10c>)
 8006d0a:	4413      	add	r3, r2
 8006d0c:	60bb      	str	r3, [r7, #8]
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	685b      	ldr	r3, [r3, #4]
 8006d12:	685a      	ldr	r2, [r3, #4]
 8006d14:	68bb      	ldr	r3, [r7, #8]
 8006d16:	605a      	str	r2, [r3, #4]
 8006d18:	68bb      	ldr	r3, [r7, #8]
 8006d1a:	685a      	ldr	r2, [r3, #4]
 8006d1c:	68bb      	ldr	r3, [r7, #8]
 8006d1e:	3308      	adds	r3, #8
 8006d20:	429a      	cmp	r2, r3
 8006d22:	d104      	bne.n	8006d2e <vTaskSwitchContext+0xda>
 8006d24:	68bb      	ldr	r3, [r7, #8]
 8006d26:	685b      	ldr	r3, [r3, #4]
 8006d28:	685a      	ldr	r2, [r3, #4]
 8006d2a:	68bb      	ldr	r3, [r7, #8]
 8006d2c:	605a      	str	r2, [r3, #4]
 8006d2e:	68bb      	ldr	r3, [r7, #8]
 8006d30:	685b      	ldr	r3, [r3, #4]
 8006d32:	68db      	ldr	r3, [r3, #12]
 8006d34:	4a08      	ldr	r2, [pc, #32]	@ (8006d58 <vTaskSwitchContext+0x104>)
 8006d36:	6013      	str	r3, [r2, #0]
 8006d38:	4a08      	ldr	r2, [pc, #32]	@ (8006d5c <vTaskSwitchContext+0x108>)
 8006d3a:	697b      	ldr	r3, [r7, #20]
 8006d3c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006d3e:	4b06      	ldr	r3, [pc, #24]	@ (8006d58 <vTaskSwitchContext+0x104>)
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	3354      	adds	r3, #84	@ 0x54
 8006d44:	4a07      	ldr	r2, [pc, #28]	@ (8006d64 <vTaskSwitchContext+0x110>)
 8006d46:	6013      	str	r3, [r2, #0]
}
 8006d48:	bf00      	nop
 8006d4a:	3718      	adds	r7, #24
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	bd80      	pop	{r7, pc}
 8006d50:	2000163c 	.word	0x2000163c
 8006d54:	20001628 	.word	0x20001628
 8006d58:	20001140 	.word	0x20001140
 8006d5c:	2000161c 	.word	0x2000161c
 8006d60:	20001144 	.word	0x20001144
 8006d64:	20000010 	.word	0x20000010

08006d68 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006d68:	b580      	push	{r7, lr}
 8006d6a:	b084      	sub	sp, #16
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	6078      	str	r0, [r7, #4]
 8006d70:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d10b      	bne.n	8006d90 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006d78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d7c:	f383 8811 	msr	BASEPRI, r3
 8006d80:	f3bf 8f6f 	isb	sy
 8006d84:	f3bf 8f4f 	dsb	sy
 8006d88:	60fb      	str	r3, [r7, #12]
}
 8006d8a:	bf00      	nop
 8006d8c:	bf00      	nop
 8006d8e:	e7fd      	b.n	8006d8c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006d90:	4b07      	ldr	r3, [pc, #28]	@ (8006db0 <vTaskPlaceOnEventList+0x48>)
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	3318      	adds	r3, #24
 8006d96:	4619      	mov	r1, r3
 8006d98:	6878      	ldr	r0, [r7, #4]
 8006d9a:	f7fe fc64 	bl	8005666 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006d9e:	2101      	movs	r1, #1
 8006da0:	6838      	ldr	r0, [r7, #0]
 8006da2:	f000 fb87 	bl	80074b4 <prvAddCurrentTaskToDelayedList>
}
 8006da6:	bf00      	nop
 8006da8:	3710      	adds	r7, #16
 8006daa:	46bd      	mov	sp, r7
 8006dac:	bd80      	pop	{r7, pc}
 8006dae:	bf00      	nop
 8006db0:	20001140 	.word	0x20001140

08006db4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	b086      	sub	sp, #24
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	60f8      	str	r0, [r7, #12]
 8006dbc:	60b9      	str	r1, [r7, #8]
 8006dbe:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d10b      	bne.n	8006dde <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8006dc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dca:	f383 8811 	msr	BASEPRI, r3
 8006dce:	f3bf 8f6f 	isb	sy
 8006dd2:	f3bf 8f4f 	dsb	sy
 8006dd6:	617b      	str	r3, [r7, #20]
}
 8006dd8:	bf00      	nop
 8006dda:	bf00      	nop
 8006ddc:	e7fd      	b.n	8006dda <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006dde:	4b0a      	ldr	r3, [pc, #40]	@ (8006e08 <vTaskPlaceOnEventListRestricted+0x54>)
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	3318      	adds	r3, #24
 8006de4:	4619      	mov	r1, r3
 8006de6:	68f8      	ldr	r0, [r7, #12]
 8006de8:	f7fe fc19 	bl	800561e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d002      	beq.n	8006df8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8006df2:	f04f 33ff 	mov.w	r3, #4294967295
 8006df6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006df8:	6879      	ldr	r1, [r7, #4]
 8006dfa:	68b8      	ldr	r0, [r7, #8]
 8006dfc:	f000 fb5a 	bl	80074b4 <prvAddCurrentTaskToDelayedList>
	}
 8006e00:	bf00      	nop
 8006e02:	3718      	adds	r7, #24
 8006e04:	46bd      	mov	sp, r7
 8006e06:	bd80      	pop	{r7, pc}
 8006e08:	20001140 	.word	0x20001140

08006e0c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b086      	sub	sp, #24
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	68db      	ldr	r3, [r3, #12]
 8006e18:	68db      	ldr	r3, [r3, #12]
 8006e1a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006e1c:	693b      	ldr	r3, [r7, #16]
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d10b      	bne.n	8006e3a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006e22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e26:	f383 8811 	msr	BASEPRI, r3
 8006e2a:	f3bf 8f6f 	isb	sy
 8006e2e:	f3bf 8f4f 	dsb	sy
 8006e32:	60fb      	str	r3, [r7, #12]
}
 8006e34:	bf00      	nop
 8006e36:	bf00      	nop
 8006e38:	e7fd      	b.n	8006e36 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006e3a:	693b      	ldr	r3, [r7, #16]
 8006e3c:	3318      	adds	r3, #24
 8006e3e:	4618      	mov	r0, r3
 8006e40:	f7fe fc4a 	bl	80056d8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006e44:	4b1d      	ldr	r3, [pc, #116]	@ (8006ebc <xTaskRemoveFromEventList+0xb0>)
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d11d      	bne.n	8006e88 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006e4c:	693b      	ldr	r3, [r7, #16]
 8006e4e:	3304      	adds	r3, #4
 8006e50:	4618      	mov	r0, r3
 8006e52:	f7fe fc41 	bl	80056d8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006e56:	693b      	ldr	r3, [r7, #16]
 8006e58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e5a:	4b19      	ldr	r3, [pc, #100]	@ (8006ec0 <xTaskRemoveFromEventList+0xb4>)
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	429a      	cmp	r2, r3
 8006e60:	d903      	bls.n	8006e6a <xTaskRemoveFromEventList+0x5e>
 8006e62:	693b      	ldr	r3, [r7, #16]
 8006e64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e66:	4a16      	ldr	r2, [pc, #88]	@ (8006ec0 <xTaskRemoveFromEventList+0xb4>)
 8006e68:	6013      	str	r3, [r2, #0]
 8006e6a:	693b      	ldr	r3, [r7, #16]
 8006e6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e6e:	4613      	mov	r3, r2
 8006e70:	009b      	lsls	r3, r3, #2
 8006e72:	4413      	add	r3, r2
 8006e74:	009b      	lsls	r3, r3, #2
 8006e76:	4a13      	ldr	r2, [pc, #76]	@ (8006ec4 <xTaskRemoveFromEventList+0xb8>)
 8006e78:	441a      	add	r2, r3
 8006e7a:	693b      	ldr	r3, [r7, #16]
 8006e7c:	3304      	adds	r3, #4
 8006e7e:	4619      	mov	r1, r3
 8006e80:	4610      	mov	r0, r2
 8006e82:	f7fe fbcc 	bl	800561e <vListInsertEnd>
 8006e86:	e005      	b.n	8006e94 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006e88:	693b      	ldr	r3, [r7, #16]
 8006e8a:	3318      	adds	r3, #24
 8006e8c:	4619      	mov	r1, r3
 8006e8e:	480e      	ldr	r0, [pc, #56]	@ (8006ec8 <xTaskRemoveFromEventList+0xbc>)
 8006e90:	f7fe fbc5 	bl	800561e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006e94:	693b      	ldr	r3, [r7, #16]
 8006e96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e98:	4b0c      	ldr	r3, [pc, #48]	@ (8006ecc <xTaskRemoveFromEventList+0xc0>)
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e9e:	429a      	cmp	r2, r3
 8006ea0:	d905      	bls.n	8006eae <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006ea2:	2301      	movs	r3, #1
 8006ea4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006ea6:	4b0a      	ldr	r3, [pc, #40]	@ (8006ed0 <xTaskRemoveFromEventList+0xc4>)
 8006ea8:	2201      	movs	r2, #1
 8006eaa:	601a      	str	r2, [r3, #0]
 8006eac:	e001      	b.n	8006eb2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8006eae:	2300      	movs	r3, #0
 8006eb0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006eb2:	697b      	ldr	r3, [r7, #20]
}
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	3718      	adds	r7, #24
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	bd80      	pop	{r7, pc}
 8006ebc:	2000163c 	.word	0x2000163c
 8006ec0:	2000161c 	.word	0x2000161c
 8006ec4:	20001144 	.word	0x20001144
 8006ec8:	200015d4 	.word	0x200015d4
 8006ecc:	20001140 	.word	0x20001140
 8006ed0:	20001628 	.word	0x20001628

08006ed4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006ed4:	b480      	push	{r7}
 8006ed6:	b083      	sub	sp, #12
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006edc:	4b06      	ldr	r3, [pc, #24]	@ (8006ef8 <vTaskInternalSetTimeOutState+0x24>)
 8006ede:	681a      	ldr	r2, [r3, #0]
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006ee4:	4b05      	ldr	r3, [pc, #20]	@ (8006efc <vTaskInternalSetTimeOutState+0x28>)
 8006ee6:	681a      	ldr	r2, [r3, #0]
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	605a      	str	r2, [r3, #4]
}
 8006eec:	bf00      	nop
 8006eee:	370c      	adds	r7, #12
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef6:	4770      	bx	lr
 8006ef8:	2000162c 	.word	0x2000162c
 8006efc:	20001618 	.word	0x20001618

08006f00 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006f00:	b580      	push	{r7, lr}
 8006f02:	b088      	sub	sp, #32
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	6078      	str	r0, [r7, #4]
 8006f08:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d10b      	bne.n	8006f28 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006f10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f14:	f383 8811 	msr	BASEPRI, r3
 8006f18:	f3bf 8f6f 	isb	sy
 8006f1c:	f3bf 8f4f 	dsb	sy
 8006f20:	613b      	str	r3, [r7, #16]
}
 8006f22:	bf00      	nop
 8006f24:	bf00      	nop
 8006f26:	e7fd      	b.n	8006f24 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006f28:	683b      	ldr	r3, [r7, #0]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d10b      	bne.n	8006f46 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006f2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f32:	f383 8811 	msr	BASEPRI, r3
 8006f36:	f3bf 8f6f 	isb	sy
 8006f3a:	f3bf 8f4f 	dsb	sy
 8006f3e:	60fb      	str	r3, [r7, #12]
}
 8006f40:	bf00      	nop
 8006f42:	bf00      	nop
 8006f44:	e7fd      	b.n	8006f42 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006f46:	f000 ffef 	bl	8007f28 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006f4a:	4b1d      	ldr	r3, [pc, #116]	@ (8006fc0 <xTaskCheckForTimeOut+0xc0>)
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	685b      	ldr	r3, [r3, #4]
 8006f54:	69ba      	ldr	r2, [r7, #24]
 8006f56:	1ad3      	subs	r3, r2, r3
 8006f58:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006f5a:	683b      	ldr	r3, [r7, #0]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f62:	d102      	bne.n	8006f6a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006f64:	2300      	movs	r3, #0
 8006f66:	61fb      	str	r3, [r7, #28]
 8006f68:	e023      	b.n	8006fb2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681a      	ldr	r2, [r3, #0]
 8006f6e:	4b15      	ldr	r3, [pc, #84]	@ (8006fc4 <xTaskCheckForTimeOut+0xc4>)
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	429a      	cmp	r2, r3
 8006f74:	d007      	beq.n	8006f86 <xTaskCheckForTimeOut+0x86>
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	685b      	ldr	r3, [r3, #4]
 8006f7a:	69ba      	ldr	r2, [r7, #24]
 8006f7c:	429a      	cmp	r2, r3
 8006f7e:	d302      	bcc.n	8006f86 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006f80:	2301      	movs	r3, #1
 8006f82:	61fb      	str	r3, [r7, #28]
 8006f84:	e015      	b.n	8006fb2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	697a      	ldr	r2, [r7, #20]
 8006f8c:	429a      	cmp	r2, r3
 8006f8e:	d20b      	bcs.n	8006fa8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006f90:	683b      	ldr	r3, [r7, #0]
 8006f92:	681a      	ldr	r2, [r3, #0]
 8006f94:	697b      	ldr	r3, [r7, #20]
 8006f96:	1ad2      	subs	r2, r2, r3
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006f9c:	6878      	ldr	r0, [r7, #4]
 8006f9e:	f7ff ff99 	bl	8006ed4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006fa2:	2300      	movs	r3, #0
 8006fa4:	61fb      	str	r3, [r7, #28]
 8006fa6:	e004      	b.n	8006fb2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006fa8:	683b      	ldr	r3, [r7, #0]
 8006faa:	2200      	movs	r2, #0
 8006fac:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006fae:	2301      	movs	r3, #1
 8006fb0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006fb2:	f000 ffeb 	bl	8007f8c <vPortExitCritical>

	return xReturn;
 8006fb6:	69fb      	ldr	r3, [r7, #28]
}
 8006fb8:	4618      	mov	r0, r3
 8006fba:	3720      	adds	r7, #32
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	bd80      	pop	{r7, pc}
 8006fc0:	20001618 	.word	0x20001618
 8006fc4:	2000162c 	.word	0x2000162c

08006fc8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006fc8:	b480      	push	{r7}
 8006fca:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006fcc:	4b03      	ldr	r3, [pc, #12]	@ (8006fdc <vTaskMissedYield+0x14>)
 8006fce:	2201      	movs	r2, #1
 8006fd0:	601a      	str	r2, [r3, #0]
}
 8006fd2:	bf00      	nop
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fda:	4770      	bx	lr
 8006fdc:	20001628 	.word	0x20001628

08006fe0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006fe0:	b580      	push	{r7, lr}
 8006fe2:	b082      	sub	sp, #8
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006fe8:	f000 f852 	bl	8007090 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006fec:	4b06      	ldr	r3, [pc, #24]	@ (8007008 <prvIdleTask+0x28>)
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	2b01      	cmp	r3, #1
 8006ff2:	d9f9      	bls.n	8006fe8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006ff4:	4b05      	ldr	r3, [pc, #20]	@ (800700c <prvIdleTask+0x2c>)
 8006ff6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006ffa:	601a      	str	r2, [r3, #0]
 8006ffc:	f3bf 8f4f 	dsb	sy
 8007000:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007004:	e7f0      	b.n	8006fe8 <prvIdleTask+0x8>
 8007006:	bf00      	nop
 8007008:	20001144 	.word	0x20001144
 800700c:	e000ed04 	.word	0xe000ed04

08007010 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007010:	b580      	push	{r7, lr}
 8007012:	b082      	sub	sp, #8
 8007014:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007016:	2300      	movs	r3, #0
 8007018:	607b      	str	r3, [r7, #4]
 800701a:	e00c      	b.n	8007036 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800701c:	687a      	ldr	r2, [r7, #4]
 800701e:	4613      	mov	r3, r2
 8007020:	009b      	lsls	r3, r3, #2
 8007022:	4413      	add	r3, r2
 8007024:	009b      	lsls	r3, r3, #2
 8007026:	4a12      	ldr	r2, [pc, #72]	@ (8007070 <prvInitialiseTaskLists+0x60>)
 8007028:	4413      	add	r3, r2
 800702a:	4618      	mov	r0, r3
 800702c:	f7fe faca 	bl	80055c4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	3301      	adds	r3, #1
 8007034:	607b      	str	r3, [r7, #4]
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	2b37      	cmp	r3, #55	@ 0x37
 800703a:	d9ef      	bls.n	800701c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800703c:	480d      	ldr	r0, [pc, #52]	@ (8007074 <prvInitialiseTaskLists+0x64>)
 800703e:	f7fe fac1 	bl	80055c4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007042:	480d      	ldr	r0, [pc, #52]	@ (8007078 <prvInitialiseTaskLists+0x68>)
 8007044:	f7fe fabe 	bl	80055c4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007048:	480c      	ldr	r0, [pc, #48]	@ (800707c <prvInitialiseTaskLists+0x6c>)
 800704a:	f7fe fabb 	bl	80055c4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800704e:	480c      	ldr	r0, [pc, #48]	@ (8007080 <prvInitialiseTaskLists+0x70>)
 8007050:	f7fe fab8 	bl	80055c4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007054:	480b      	ldr	r0, [pc, #44]	@ (8007084 <prvInitialiseTaskLists+0x74>)
 8007056:	f7fe fab5 	bl	80055c4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800705a:	4b0b      	ldr	r3, [pc, #44]	@ (8007088 <prvInitialiseTaskLists+0x78>)
 800705c:	4a05      	ldr	r2, [pc, #20]	@ (8007074 <prvInitialiseTaskLists+0x64>)
 800705e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007060:	4b0a      	ldr	r3, [pc, #40]	@ (800708c <prvInitialiseTaskLists+0x7c>)
 8007062:	4a05      	ldr	r2, [pc, #20]	@ (8007078 <prvInitialiseTaskLists+0x68>)
 8007064:	601a      	str	r2, [r3, #0]
}
 8007066:	bf00      	nop
 8007068:	3708      	adds	r7, #8
 800706a:	46bd      	mov	sp, r7
 800706c:	bd80      	pop	{r7, pc}
 800706e:	bf00      	nop
 8007070:	20001144 	.word	0x20001144
 8007074:	200015a4 	.word	0x200015a4
 8007078:	200015b8 	.word	0x200015b8
 800707c:	200015d4 	.word	0x200015d4
 8007080:	200015e8 	.word	0x200015e8
 8007084:	20001600 	.word	0x20001600
 8007088:	200015cc 	.word	0x200015cc
 800708c:	200015d0 	.word	0x200015d0

08007090 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007090:	b580      	push	{r7, lr}
 8007092:	b082      	sub	sp, #8
 8007094:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007096:	e019      	b.n	80070cc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007098:	f000 ff46 	bl	8007f28 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800709c:	4b10      	ldr	r3, [pc, #64]	@ (80070e0 <prvCheckTasksWaitingTermination+0x50>)
 800709e:	68db      	ldr	r3, [r3, #12]
 80070a0:	68db      	ldr	r3, [r3, #12]
 80070a2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	3304      	adds	r3, #4
 80070a8:	4618      	mov	r0, r3
 80070aa:	f7fe fb15 	bl	80056d8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80070ae:	4b0d      	ldr	r3, [pc, #52]	@ (80070e4 <prvCheckTasksWaitingTermination+0x54>)
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	3b01      	subs	r3, #1
 80070b4:	4a0b      	ldr	r2, [pc, #44]	@ (80070e4 <prvCheckTasksWaitingTermination+0x54>)
 80070b6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80070b8:	4b0b      	ldr	r3, [pc, #44]	@ (80070e8 <prvCheckTasksWaitingTermination+0x58>)
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	3b01      	subs	r3, #1
 80070be:	4a0a      	ldr	r2, [pc, #40]	@ (80070e8 <prvCheckTasksWaitingTermination+0x58>)
 80070c0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80070c2:	f000 ff63 	bl	8007f8c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80070c6:	6878      	ldr	r0, [r7, #4]
 80070c8:	f000 f810 	bl	80070ec <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80070cc:	4b06      	ldr	r3, [pc, #24]	@ (80070e8 <prvCheckTasksWaitingTermination+0x58>)
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d1e1      	bne.n	8007098 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80070d4:	bf00      	nop
 80070d6:	bf00      	nop
 80070d8:	3708      	adds	r7, #8
 80070da:	46bd      	mov	sp, r7
 80070dc:	bd80      	pop	{r7, pc}
 80070de:	bf00      	nop
 80070e0:	200015e8 	.word	0x200015e8
 80070e4:	20001614 	.word	0x20001614
 80070e8:	200015fc 	.word	0x200015fc

080070ec <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80070ec:	b580      	push	{r7, lr}
 80070ee:	b084      	sub	sp, #16
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	3354      	adds	r3, #84	@ 0x54
 80070f8:	4618      	mov	r0, r3
 80070fa:	f001 fa2d 	bl	8008558 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007104:	2b00      	cmp	r3, #0
 8007106:	d108      	bne.n	800711a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800710c:	4618      	mov	r0, r3
 800710e:	f001 f8fb 	bl	8008308 <vPortFree>
				vPortFree( pxTCB );
 8007112:	6878      	ldr	r0, [r7, #4]
 8007114:	f001 f8f8 	bl	8008308 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007118:	e019      	b.n	800714e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007120:	2b01      	cmp	r3, #1
 8007122:	d103      	bne.n	800712c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007124:	6878      	ldr	r0, [r7, #4]
 8007126:	f001 f8ef 	bl	8008308 <vPortFree>
	}
 800712a:	e010      	b.n	800714e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007132:	2b02      	cmp	r3, #2
 8007134:	d00b      	beq.n	800714e <prvDeleteTCB+0x62>
	__asm volatile
 8007136:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800713a:	f383 8811 	msr	BASEPRI, r3
 800713e:	f3bf 8f6f 	isb	sy
 8007142:	f3bf 8f4f 	dsb	sy
 8007146:	60fb      	str	r3, [r7, #12]
}
 8007148:	bf00      	nop
 800714a:	bf00      	nop
 800714c:	e7fd      	b.n	800714a <prvDeleteTCB+0x5e>
	}
 800714e:	bf00      	nop
 8007150:	3710      	adds	r7, #16
 8007152:	46bd      	mov	sp, r7
 8007154:	bd80      	pop	{r7, pc}
	...

08007158 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007158:	b480      	push	{r7}
 800715a:	b083      	sub	sp, #12
 800715c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800715e:	4b0c      	ldr	r3, [pc, #48]	@ (8007190 <prvResetNextTaskUnblockTime+0x38>)
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	2b00      	cmp	r3, #0
 8007166:	d104      	bne.n	8007172 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007168:	4b0a      	ldr	r3, [pc, #40]	@ (8007194 <prvResetNextTaskUnblockTime+0x3c>)
 800716a:	f04f 32ff 	mov.w	r2, #4294967295
 800716e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007170:	e008      	b.n	8007184 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007172:	4b07      	ldr	r3, [pc, #28]	@ (8007190 <prvResetNextTaskUnblockTime+0x38>)
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	68db      	ldr	r3, [r3, #12]
 8007178:	68db      	ldr	r3, [r3, #12]
 800717a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	685b      	ldr	r3, [r3, #4]
 8007180:	4a04      	ldr	r2, [pc, #16]	@ (8007194 <prvResetNextTaskUnblockTime+0x3c>)
 8007182:	6013      	str	r3, [r2, #0]
}
 8007184:	bf00      	nop
 8007186:	370c      	adds	r7, #12
 8007188:	46bd      	mov	sp, r7
 800718a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800718e:	4770      	bx	lr
 8007190:	200015cc 	.word	0x200015cc
 8007194:	20001634 	.word	0x20001634

08007198 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007198:	b480      	push	{r7}
 800719a:	b083      	sub	sp, #12
 800719c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800719e:	4b0b      	ldr	r3, [pc, #44]	@ (80071cc <xTaskGetSchedulerState+0x34>)
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d102      	bne.n	80071ac <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80071a6:	2301      	movs	r3, #1
 80071a8:	607b      	str	r3, [r7, #4]
 80071aa:	e008      	b.n	80071be <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80071ac:	4b08      	ldr	r3, [pc, #32]	@ (80071d0 <xTaskGetSchedulerState+0x38>)
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d102      	bne.n	80071ba <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80071b4:	2302      	movs	r3, #2
 80071b6:	607b      	str	r3, [r7, #4]
 80071b8:	e001      	b.n	80071be <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80071ba:	2300      	movs	r3, #0
 80071bc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80071be:	687b      	ldr	r3, [r7, #4]
	}
 80071c0:	4618      	mov	r0, r3
 80071c2:	370c      	adds	r7, #12
 80071c4:	46bd      	mov	sp, r7
 80071c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ca:	4770      	bx	lr
 80071cc:	20001620 	.word	0x20001620
 80071d0:	2000163c 	.word	0x2000163c

080071d4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80071d4:	b580      	push	{r7, lr}
 80071d6:	b084      	sub	sp, #16
 80071d8:	af00      	add	r7, sp, #0
 80071da:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80071e0:	2300      	movs	r3, #0
 80071e2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d051      	beq.n	800728e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80071ea:	68bb      	ldr	r3, [r7, #8]
 80071ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071ee:	4b2a      	ldr	r3, [pc, #168]	@ (8007298 <xTaskPriorityInherit+0xc4>)
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071f4:	429a      	cmp	r2, r3
 80071f6:	d241      	bcs.n	800727c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80071f8:	68bb      	ldr	r3, [r7, #8]
 80071fa:	699b      	ldr	r3, [r3, #24]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	db06      	blt.n	800720e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007200:	4b25      	ldr	r3, [pc, #148]	@ (8007298 <xTaskPriorityInherit+0xc4>)
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007206:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800720a:	68bb      	ldr	r3, [r7, #8]
 800720c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800720e:	68bb      	ldr	r3, [r7, #8]
 8007210:	6959      	ldr	r1, [r3, #20]
 8007212:	68bb      	ldr	r3, [r7, #8]
 8007214:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007216:	4613      	mov	r3, r2
 8007218:	009b      	lsls	r3, r3, #2
 800721a:	4413      	add	r3, r2
 800721c:	009b      	lsls	r3, r3, #2
 800721e:	4a1f      	ldr	r2, [pc, #124]	@ (800729c <xTaskPriorityInherit+0xc8>)
 8007220:	4413      	add	r3, r2
 8007222:	4299      	cmp	r1, r3
 8007224:	d122      	bne.n	800726c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007226:	68bb      	ldr	r3, [r7, #8]
 8007228:	3304      	adds	r3, #4
 800722a:	4618      	mov	r0, r3
 800722c:	f7fe fa54 	bl	80056d8 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007230:	4b19      	ldr	r3, [pc, #100]	@ (8007298 <xTaskPriorityInherit+0xc4>)
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007236:	68bb      	ldr	r3, [r7, #8]
 8007238:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800723a:	68bb      	ldr	r3, [r7, #8]
 800723c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800723e:	4b18      	ldr	r3, [pc, #96]	@ (80072a0 <xTaskPriorityInherit+0xcc>)
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	429a      	cmp	r2, r3
 8007244:	d903      	bls.n	800724e <xTaskPriorityInherit+0x7a>
 8007246:	68bb      	ldr	r3, [r7, #8]
 8007248:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800724a:	4a15      	ldr	r2, [pc, #84]	@ (80072a0 <xTaskPriorityInherit+0xcc>)
 800724c:	6013      	str	r3, [r2, #0]
 800724e:	68bb      	ldr	r3, [r7, #8]
 8007250:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007252:	4613      	mov	r3, r2
 8007254:	009b      	lsls	r3, r3, #2
 8007256:	4413      	add	r3, r2
 8007258:	009b      	lsls	r3, r3, #2
 800725a:	4a10      	ldr	r2, [pc, #64]	@ (800729c <xTaskPriorityInherit+0xc8>)
 800725c:	441a      	add	r2, r3
 800725e:	68bb      	ldr	r3, [r7, #8]
 8007260:	3304      	adds	r3, #4
 8007262:	4619      	mov	r1, r3
 8007264:	4610      	mov	r0, r2
 8007266:	f7fe f9da 	bl	800561e <vListInsertEnd>
 800726a:	e004      	b.n	8007276 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800726c:	4b0a      	ldr	r3, [pc, #40]	@ (8007298 <xTaskPriorityInherit+0xc4>)
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007272:	68bb      	ldr	r3, [r7, #8]
 8007274:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8007276:	2301      	movs	r3, #1
 8007278:	60fb      	str	r3, [r7, #12]
 800727a:	e008      	b.n	800728e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800727c:	68bb      	ldr	r3, [r7, #8]
 800727e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007280:	4b05      	ldr	r3, [pc, #20]	@ (8007298 <xTaskPriorityInherit+0xc4>)
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007286:	429a      	cmp	r2, r3
 8007288:	d201      	bcs.n	800728e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800728a:	2301      	movs	r3, #1
 800728c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800728e:	68fb      	ldr	r3, [r7, #12]
	}
 8007290:	4618      	mov	r0, r3
 8007292:	3710      	adds	r7, #16
 8007294:	46bd      	mov	sp, r7
 8007296:	bd80      	pop	{r7, pc}
 8007298:	20001140 	.word	0x20001140
 800729c:	20001144 	.word	0x20001144
 80072a0:	2000161c 	.word	0x2000161c

080072a4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80072a4:	b580      	push	{r7, lr}
 80072a6:	b086      	sub	sp, #24
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80072b0:	2300      	movs	r3, #0
 80072b2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d058      	beq.n	800736c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80072ba:	4b2f      	ldr	r3, [pc, #188]	@ (8007378 <xTaskPriorityDisinherit+0xd4>)
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	693a      	ldr	r2, [r7, #16]
 80072c0:	429a      	cmp	r2, r3
 80072c2:	d00b      	beq.n	80072dc <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80072c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072c8:	f383 8811 	msr	BASEPRI, r3
 80072cc:	f3bf 8f6f 	isb	sy
 80072d0:	f3bf 8f4f 	dsb	sy
 80072d4:	60fb      	str	r3, [r7, #12]
}
 80072d6:	bf00      	nop
 80072d8:	bf00      	nop
 80072da:	e7fd      	b.n	80072d8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80072dc:	693b      	ldr	r3, [r7, #16]
 80072de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d10b      	bne.n	80072fc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80072e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072e8:	f383 8811 	msr	BASEPRI, r3
 80072ec:	f3bf 8f6f 	isb	sy
 80072f0:	f3bf 8f4f 	dsb	sy
 80072f4:	60bb      	str	r3, [r7, #8]
}
 80072f6:	bf00      	nop
 80072f8:	bf00      	nop
 80072fa:	e7fd      	b.n	80072f8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80072fc:	693b      	ldr	r3, [r7, #16]
 80072fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007300:	1e5a      	subs	r2, r3, #1
 8007302:	693b      	ldr	r3, [r7, #16]
 8007304:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007306:	693b      	ldr	r3, [r7, #16]
 8007308:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800730a:	693b      	ldr	r3, [r7, #16]
 800730c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800730e:	429a      	cmp	r2, r3
 8007310:	d02c      	beq.n	800736c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007312:	693b      	ldr	r3, [r7, #16]
 8007314:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007316:	2b00      	cmp	r3, #0
 8007318:	d128      	bne.n	800736c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800731a:	693b      	ldr	r3, [r7, #16]
 800731c:	3304      	adds	r3, #4
 800731e:	4618      	mov	r0, r3
 8007320:	f7fe f9da 	bl	80056d8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007324:	693b      	ldr	r3, [r7, #16]
 8007326:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007328:	693b      	ldr	r3, [r7, #16]
 800732a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800732c:	693b      	ldr	r3, [r7, #16]
 800732e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007330:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007334:	693b      	ldr	r3, [r7, #16]
 8007336:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007338:	693b      	ldr	r3, [r7, #16]
 800733a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800733c:	4b0f      	ldr	r3, [pc, #60]	@ (800737c <xTaskPriorityDisinherit+0xd8>)
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	429a      	cmp	r2, r3
 8007342:	d903      	bls.n	800734c <xTaskPriorityDisinherit+0xa8>
 8007344:	693b      	ldr	r3, [r7, #16]
 8007346:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007348:	4a0c      	ldr	r2, [pc, #48]	@ (800737c <xTaskPriorityDisinherit+0xd8>)
 800734a:	6013      	str	r3, [r2, #0]
 800734c:	693b      	ldr	r3, [r7, #16]
 800734e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007350:	4613      	mov	r3, r2
 8007352:	009b      	lsls	r3, r3, #2
 8007354:	4413      	add	r3, r2
 8007356:	009b      	lsls	r3, r3, #2
 8007358:	4a09      	ldr	r2, [pc, #36]	@ (8007380 <xTaskPriorityDisinherit+0xdc>)
 800735a:	441a      	add	r2, r3
 800735c:	693b      	ldr	r3, [r7, #16]
 800735e:	3304      	adds	r3, #4
 8007360:	4619      	mov	r1, r3
 8007362:	4610      	mov	r0, r2
 8007364:	f7fe f95b 	bl	800561e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007368:	2301      	movs	r3, #1
 800736a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800736c:	697b      	ldr	r3, [r7, #20]
	}
 800736e:	4618      	mov	r0, r3
 8007370:	3718      	adds	r7, #24
 8007372:	46bd      	mov	sp, r7
 8007374:	bd80      	pop	{r7, pc}
 8007376:	bf00      	nop
 8007378:	20001140 	.word	0x20001140
 800737c:	2000161c 	.word	0x2000161c
 8007380:	20001144 	.word	0x20001144

08007384 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007384:	b580      	push	{r7, lr}
 8007386:	b088      	sub	sp, #32
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
 800738c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007392:	2301      	movs	r3, #1
 8007394:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	2b00      	cmp	r3, #0
 800739a:	d06c      	beq.n	8007476 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800739c:	69bb      	ldr	r3, [r7, #24]
 800739e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d10b      	bne.n	80073bc <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80073a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073a8:	f383 8811 	msr	BASEPRI, r3
 80073ac:	f3bf 8f6f 	isb	sy
 80073b0:	f3bf 8f4f 	dsb	sy
 80073b4:	60fb      	str	r3, [r7, #12]
}
 80073b6:	bf00      	nop
 80073b8:	bf00      	nop
 80073ba:	e7fd      	b.n	80073b8 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80073bc:	69bb      	ldr	r3, [r7, #24]
 80073be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80073c0:	683a      	ldr	r2, [r7, #0]
 80073c2:	429a      	cmp	r2, r3
 80073c4:	d902      	bls.n	80073cc <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80073c6:	683b      	ldr	r3, [r7, #0]
 80073c8:	61fb      	str	r3, [r7, #28]
 80073ca:	e002      	b.n	80073d2 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80073cc:	69bb      	ldr	r3, [r7, #24]
 80073ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80073d0:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80073d2:	69bb      	ldr	r3, [r7, #24]
 80073d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073d6:	69fa      	ldr	r2, [r7, #28]
 80073d8:	429a      	cmp	r2, r3
 80073da:	d04c      	beq.n	8007476 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80073dc:	69bb      	ldr	r3, [r7, #24]
 80073de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073e0:	697a      	ldr	r2, [r7, #20]
 80073e2:	429a      	cmp	r2, r3
 80073e4:	d147      	bne.n	8007476 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80073e6:	4b26      	ldr	r3, [pc, #152]	@ (8007480 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	69ba      	ldr	r2, [r7, #24]
 80073ec:	429a      	cmp	r2, r3
 80073ee:	d10b      	bne.n	8007408 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80073f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073f4:	f383 8811 	msr	BASEPRI, r3
 80073f8:	f3bf 8f6f 	isb	sy
 80073fc:	f3bf 8f4f 	dsb	sy
 8007400:	60bb      	str	r3, [r7, #8]
}
 8007402:	bf00      	nop
 8007404:	bf00      	nop
 8007406:	e7fd      	b.n	8007404 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007408:	69bb      	ldr	r3, [r7, #24]
 800740a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800740c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800740e:	69bb      	ldr	r3, [r7, #24]
 8007410:	69fa      	ldr	r2, [r7, #28]
 8007412:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007414:	69bb      	ldr	r3, [r7, #24]
 8007416:	699b      	ldr	r3, [r3, #24]
 8007418:	2b00      	cmp	r3, #0
 800741a:	db04      	blt.n	8007426 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800741c:	69fb      	ldr	r3, [r7, #28]
 800741e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007422:	69bb      	ldr	r3, [r7, #24]
 8007424:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007426:	69bb      	ldr	r3, [r7, #24]
 8007428:	6959      	ldr	r1, [r3, #20]
 800742a:	693a      	ldr	r2, [r7, #16]
 800742c:	4613      	mov	r3, r2
 800742e:	009b      	lsls	r3, r3, #2
 8007430:	4413      	add	r3, r2
 8007432:	009b      	lsls	r3, r3, #2
 8007434:	4a13      	ldr	r2, [pc, #76]	@ (8007484 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007436:	4413      	add	r3, r2
 8007438:	4299      	cmp	r1, r3
 800743a:	d11c      	bne.n	8007476 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800743c:	69bb      	ldr	r3, [r7, #24]
 800743e:	3304      	adds	r3, #4
 8007440:	4618      	mov	r0, r3
 8007442:	f7fe f949 	bl	80056d8 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8007446:	69bb      	ldr	r3, [r7, #24]
 8007448:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800744a:	4b0f      	ldr	r3, [pc, #60]	@ (8007488 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	429a      	cmp	r2, r3
 8007450:	d903      	bls.n	800745a <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8007452:	69bb      	ldr	r3, [r7, #24]
 8007454:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007456:	4a0c      	ldr	r2, [pc, #48]	@ (8007488 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8007458:	6013      	str	r3, [r2, #0]
 800745a:	69bb      	ldr	r3, [r7, #24]
 800745c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800745e:	4613      	mov	r3, r2
 8007460:	009b      	lsls	r3, r3, #2
 8007462:	4413      	add	r3, r2
 8007464:	009b      	lsls	r3, r3, #2
 8007466:	4a07      	ldr	r2, [pc, #28]	@ (8007484 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007468:	441a      	add	r2, r3
 800746a:	69bb      	ldr	r3, [r7, #24]
 800746c:	3304      	adds	r3, #4
 800746e:	4619      	mov	r1, r3
 8007470:	4610      	mov	r0, r2
 8007472:	f7fe f8d4 	bl	800561e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007476:	bf00      	nop
 8007478:	3720      	adds	r7, #32
 800747a:	46bd      	mov	sp, r7
 800747c:	bd80      	pop	{r7, pc}
 800747e:	bf00      	nop
 8007480:	20001140 	.word	0x20001140
 8007484:	20001144 	.word	0x20001144
 8007488:	2000161c 	.word	0x2000161c

0800748c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800748c:	b480      	push	{r7}
 800748e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007490:	4b07      	ldr	r3, [pc, #28]	@ (80074b0 <pvTaskIncrementMutexHeldCount+0x24>)
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	2b00      	cmp	r3, #0
 8007496:	d004      	beq.n	80074a2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007498:	4b05      	ldr	r3, [pc, #20]	@ (80074b0 <pvTaskIncrementMutexHeldCount+0x24>)
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800749e:	3201      	adds	r2, #1
 80074a0:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 80074a2:	4b03      	ldr	r3, [pc, #12]	@ (80074b0 <pvTaskIncrementMutexHeldCount+0x24>)
 80074a4:	681b      	ldr	r3, [r3, #0]
	}
 80074a6:	4618      	mov	r0, r3
 80074a8:	46bd      	mov	sp, r7
 80074aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ae:	4770      	bx	lr
 80074b0:	20001140 	.word	0x20001140

080074b4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80074b4:	b580      	push	{r7, lr}
 80074b6:	b084      	sub	sp, #16
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	6078      	str	r0, [r7, #4]
 80074bc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80074be:	4b21      	ldr	r3, [pc, #132]	@ (8007544 <prvAddCurrentTaskToDelayedList+0x90>)
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80074c4:	4b20      	ldr	r3, [pc, #128]	@ (8007548 <prvAddCurrentTaskToDelayedList+0x94>)
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	3304      	adds	r3, #4
 80074ca:	4618      	mov	r0, r3
 80074cc:	f7fe f904 	bl	80056d8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074d6:	d10a      	bne.n	80074ee <prvAddCurrentTaskToDelayedList+0x3a>
 80074d8:	683b      	ldr	r3, [r7, #0]
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d007      	beq.n	80074ee <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80074de:	4b1a      	ldr	r3, [pc, #104]	@ (8007548 <prvAddCurrentTaskToDelayedList+0x94>)
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	3304      	adds	r3, #4
 80074e4:	4619      	mov	r1, r3
 80074e6:	4819      	ldr	r0, [pc, #100]	@ (800754c <prvAddCurrentTaskToDelayedList+0x98>)
 80074e8:	f7fe f899 	bl	800561e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80074ec:	e026      	b.n	800753c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80074ee:	68fa      	ldr	r2, [r7, #12]
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	4413      	add	r3, r2
 80074f4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80074f6:	4b14      	ldr	r3, [pc, #80]	@ (8007548 <prvAddCurrentTaskToDelayedList+0x94>)
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	68ba      	ldr	r2, [r7, #8]
 80074fc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80074fe:	68ba      	ldr	r2, [r7, #8]
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	429a      	cmp	r2, r3
 8007504:	d209      	bcs.n	800751a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007506:	4b12      	ldr	r3, [pc, #72]	@ (8007550 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007508:	681a      	ldr	r2, [r3, #0]
 800750a:	4b0f      	ldr	r3, [pc, #60]	@ (8007548 <prvAddCurrentTaskToDelayedList+0x94>)
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	3304      	adds	r3, #4
 8007510:	4619      	mov	r1, r3
 8007512:	4610      	mov	r0, r2
 8007514:	f7fe f8a7 	bl	8005666 <vListInsert>
}
 8007518:	e010      	b.n	800753c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800751a:	4b0e      	ldr	r3, [pc, #56]	@ (8007554 <prvAddCurrentTaskToDelayedList+0xa0>)
 800751c:	681a      	ldr	r2, [r3, #0]
 800751e:	4b0a      	ldr	r3, [pc, #40]	@ (8007548 <prvAddCurrentTaskToDelayedList+0x94>)
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	3304      	adds	r3, #4
 8007524:	4619      	mov	r1, r3
 8007526:	4610      	mov	r0, r2
 8007528:	f7fe f89d 	bl	8005666 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800752c:	4b0a      	ldr	r3, [pc, #40]	@ (8007558 <prvAddCurrentTaskToDelayedList+0xa4>)
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	68ba      	ldr	r2, [r7, #8]
 8007532:	429a      	cmp	r2, r3
 8007534:	d202      	bcs.n	800753c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007536:	4a08      	ldr	r2, [pc, #32]	@ (8007558 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007538:	68bb      	ldr	r3, [r7, #8]
 800753a:	6013      	str	r3, [r2, #0]
}
 800753c:	bf00      	nop
 800753e:	3710      	adds	r7, #16
 8007540:	46bd      	mov	sp, r7
 8007542:	bd80      	pop	{r7, pc}
 8007544:	20001618 	.word	0x20001618
 8007548:	20001140 	.word	0x20001140
 800754c:	20001600 	.word	0x20001600
 8007550:	200015d0 	.word	0x200015d0
 8007554:	200015cc 	.word	0x200015cc
 8007558:	20001634 	.word	0x20001634

0800755c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800755c:	b580      	push	{r7, lr}
 800755e:	b08a      	sub	sp, #40	@ 0x28
 8007560:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007562:	2300      	movs	r3, #0
 8007564:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007566:	f000 fb71 	bl	8007c4c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800756a:	4b1d      	ldr	r3, [pc, #116]	@ (80075e0 <xTimerCreateTimerTask+0x84>)
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d021      	beq.n	80075b6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007572:	2300      	movs	r3, #0
 8007574:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007576:	2300      	movs	r3, #0
 8007578:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800757a:	1d3a      	adds	r2, r7, #4
 800757c:	f107 0108 	add.w	r1, r7, #8
 8007580:	f107 030c 	add.w	r3, r7, #12
 8007584:	4618      	mov	r0, r3
 8007586:	f7fe f803 	bl	8005590 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800758a:	6879      	ldr	r1, [r7, #4]
 800758c:	68bb      	ldr	r3, [r7, #8]
 800758e:	68fa      	ldr	r2, [r7, #12]
 8007590:	9202      	str	r2, [sp, #8]
 8007592:	9301      	str	r3, [sp, #4]
 8007594:	2302      	movs	r3, #2
 8007596:	9300      	str	r3, [sp, #0]
 8007598:	2300      	movs	r3, #0
 800759a:	460a      	mov	r2, r1
 800759c:	4911      	ldr	r1, [pc, #68]	@ (80075e4 <xTimerCreateTimerTask+0x88>)
 800759e:	4812      	ldr	r0, [pc, #72]	@ (80075e8 <xTimerCreateTimerTask+0x8c>)
 80075a0:	f7fe ff22 	bl	80063e8 <xTaskCreateStatic>
 80075a4:	4603      	mov	r3, r0
 80075a6:	4a11      	ldr	r2, [pc, #68]	@ (80075ec <xTimerCreateTimerTask+0x90>)
 80075a8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80075aa:	4b10      	ldr	r3, [pc, #64]	@ (80075ec <xTimerCreateTimerTask+0x90>)
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d001      	beq.n	80075b6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80075b2:	2301      	movs	r3, #1
 80075b4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80075b6:	697b      	ldr	r3, [r7, #20]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d10b      	bne.n	80075d4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80075bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075c0:	f383 8811 	msr	BASEPRI, r3
 80075c4:	f3bf 8f6f 	isb	sy
 80075c8:	f3bf 8f4f 	dsb	sy
 80075cc:	613b      	str	r3, [r7, #16]
}
 80075ce:	bf00      	nop
 80075d0:	bf00      	nop
 80075d2:	e7fd      	b.n	80075d0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80075d4:	697b      	ldr	r3, [r7, #20]
}
 80075d6:	4618      	mov	r0, r3
 80075d8:	3718      	adds	r7, #24
 80075da:	46bd      	mov	sp, r7
 80075dc:	bd80      	pop	{r7, pc}
 80075de:	bf00      	nop
 80075e0:	20001670 	.word	0x20001670
 80075e4:	080091e4 	.word	0x080091e4
 80075e8:	080077e5 	.word	0x080077e5
 80075ec:	20001674 	.word	0x20001674

080075f0 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 80075f0:	b580      	push	{r7, lr}
 80075f2:	b088      	sub	sp, #32
 80075f4:	af02      	add	r7, sp, #8
 80075f6:	60f8      	str	r0, [r7, #12]
 80075f8:	60b9      	str	r1, [r7, #8]
 80075fa:	607a      	str	r2, [r7, #4]
 80075fc:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 80075fe:	202c      	movs	r0, #44	@ 0x2c
 8007600:	f000 fdb4 	bl	800816c <pvPortMalloc>
 8007604:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8007606:	697b      	ldr	r3, [r7, #20]
 8007608:	2b00      	cmp	r3, #0
 800760a:	d00d      	beq.n	8007628 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 800760c:	697b      	ldr	r3, [r7, #20]
 800760e:	2200      	movs	r2, #0
 8007610:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8007614:	697b      	ldr	r3, [r7, #20]
 8007616:	9301      	str	r3, [sp, #4]
 8007618:	6a3b      	ldr	r3, [r7, #32]
 800761a:	9300      	str	r3, [sp, #0]
 800761c:	683b      	ldr	r3, [r7, #0]
 800761e:	687a      	ldr	r2, [r7, #4]
 8007620:	68b9      	ldr	r1, [r7, #8]
 8007622:	68f8      	ldr	r0, [r7, #12]
 8007624:	f000 f805 	bl	8007632 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8007628:	697b      	ldr	r3, [r7, #20]
	}
 800762a:	4618      	mov	r0, r3
 800762c:	3718      	adds	r7, #24
 800762e:	46bd      	mov	sp, r7
 8007630:	bd80      	pop	{r7, pc}

08007632 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8007632:	b580      	push	{r7, lr}
 8007634:	b086      	sub	sp, #24
 8007636:	af00      	add	r7, sp, #0
 8007638:	60f8      	str	r0, [r7, #12]
 800763a:	60b9      	str	r1, [r7, #8]
 800763c:	607a      	str	r2, [r7, #4]
 800763e:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8007640:	68bb      	ldr	r3, [r7, #8]
 8007642:	2b00      	cmp	r3, #0
 8007644:	d10b      	bne.n	800765e <prvInitialiseNewTimer+0x2c>
	__asm volatile
 8007646:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800764a:	f383 8811 	msr	BASEPRI, r3
 800764e:	f3bf 8f6f 	isb	sy
 8007652:	f3bf 8f4f 	dsb	sy
 8007656:	617b      	str	r3, [r7, #20]
}
 8007658:	bf00      	nop
 800765a:	bf00      	nop
 800765c:	e7fd      	b.n	800765a <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 800765e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007660:	2b00      	cmp	r3, #0
 8007662:	d01e      	beq.n	80076a2 <prvInitialiseNewTimer+0x70>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8007664:	f000 faf2 	bl	8007c4c <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8007668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800766a:	68fa      	ldr	r2, [r7, #12]
 800766c:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800766e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007670:	68ba      	ldr	r2, [r7, #8]
 8007672:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8007674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007676:	683a      	ldr	r2, [r7, #0]
 8007678:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800767a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800767c:	6a3a      	ldr	r2, [r7, #32]
 800767e:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8007680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007682:	3304      	adds	r3, #4
 8007684:	4618      	mov	r0, r3
 8007686:	f7fd ffbd 	bl	8005604 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	2b00      	cmp	r3, #0
 800768e:	d008      	beq.n	80076a2 <prvInitialiseNewTimer+0x70>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8007690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007692:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007696:	f043 0304 	orr.w	r3, r3, #4
 800769a:	b2da      	uxtb	r2, r3
 800769c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800769e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 80076a2:	bf00      	nop
 80076a4:	3718      	adds	r7, #24
 80076a6:	46bd      	mov	sp, r7
 80076a8:	bd80      	pop	{r7, pc}
	...

080076ac <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80076ac:	b580      	push	{r7, lr}
 80076ae:	b08a      	sub	sp, #40	@ 0x28
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	60f8      	str	r0, [r7, #12]
 80076b4:	60b9      	str	r1, [r7, #8]
 80076b6:	607a      	str	r2, [r7, #4]
 80076b8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80076ba:	2300      	movs	r3, #0
 80076bc:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d10b      	bne.n	80076dc <xTimerGenericCommand+0x30>
	__asm volatile
 80076c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076c8:	f383 8811 	msr	BASEPRI, r3
 80076cc:	f3bf 8f6f 	isb	sy
 80076d0:	f3bf 8f4f 	dsb	sy
 80076d4:	623b      	str	r3, [r7, #32]
}
 80076d6:	bf00      	nop
 80076d8:	bf00      	nop
 80076da:	e7fd      	b.n	80076d8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80076dc:	4b19      	ldr	r3, [pc, #100]	@ (8007744 <xTimerGenericCommand+0x98>)
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d02a      	beq.n	800773a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80076e4:	68bb      	ldr	r3, [r7, #8]
 80076e6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80076f0:	68bb      	ldr	r3, [r7, #8]
 80076f2:	2b05      	cmp	r3, #5
 80076f4:	dc18      	bgt.n	8007728 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80076f6:	f7ff fd4f 	bl	8007198 <xTaskGetSchedulerState>
 80076fa:	4603      	mov	r3, r0
 80076fc:	2b02      	cmp	r3, #2
 80076fe:	d109      	bne.n	8007714 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007700:	4b10      	ldr	r3, [pc, #64]	@ (8007744 <xTimerGenericCommand+0x98>)
 8007702:	6818      	ldr	r0, [r3, #0]
 8007704:	f107 0110 	add.w	r1, r7, #16
 8007708:	2300      	movs	r3, #0
 800770a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800770c:	f7fe f954 	bl	80059b8 <xQueueGenericSend>
 8007710:	6278      	str	r0, [r7, #36]	@ 0x24
 8007712:	e012      	b.n	800773a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007714:	4b0b      	ldr	r3, [pc, #44]	@ (8007744 <xTimerGenericCommand+0x98>)
 8007716:	6818      	ldr	r0, [r3, #0]
 8007718:	f107 0110 	add.w	r1, r7, #16
 800771c:	2300      	movs	r3, #0
 800771e:	2200      	movs	r2, #0
 8007720:	f7fe f94a 	bl	80059b8 <xQueueGenericSend>
 8007724:	6278      	str	r0, [r7, #36]	@ 0x24
 8007726:	e008      	b.n	800773a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007728:	4b06      	ldr	r3, [pc, #24]	@ (8007744 <xTimerGenericCommand+0x98>)
 800772a:	6818      	ldr	r0, [r3, #0]
 800772c:	f107 0110 	add.w	r1, r7, #16
 8007730:	2300      	movs	r3, #0
 8007732:	683a      	ldr	r2, [r7, #0]
 8007734:	f7fe fa42 	bl	8005bbc <xQueueGenericSendFromISR>
 8007738:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800773a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800773c:	4618      	mov	r0, r3
 800773e:	3728      	adds	r7, #40	@ 0x28
 8007740:	46bd      	mov	sp, r7
 8007742:	bd80      	pop	{r7, pc}
 8007744:	20001670 	.word	0x20001670

08007748 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007748:	b580      	push	{r7, lr}
 800774a:	b088      	sub	sp, #32
 800774c:	af02      	add	r7, sp, #8
 800774e:	6078      	str	r0, [r7, #4]
 8007750:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007752:	4b23      	ldr	r3, [pc, #140]	@ (80077e0 <prvProcessExpiredTimer+0x98>)
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	68db      	ldr	r3, [r3, #12]
 8007758:	68db      	ldr	r3, [r3, #12]
 800775a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800775c:	697b      	ldr	r3, [r7, #20]
 800775e:	3304      	adds	r3, #4
 8007760:	4618      	mov	r0, r3
 8007762:	f7fd ffb9 	bl	80056d8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007766:	697b      	ldr	r3, [r7, #20]
 8007768:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800776c:	f003 0304 	and.w	r3, r3, #4
 8007770:	2b00      	cmp	r3, #0
 8007772:	d023      	beq.n	80077bc <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007774:	697b      	ldr	r3, [r7, #20]
 8007776:	699a      	ldr	r2, [r3, #24]
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	18d1      	adds	r1, r2, r3
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	683a      	ldr	r2, [r7, #0]
 8007780:	6978      	ldr	r0, [r7, #20]
 8007782:	f000 f8d5 	bl	8007930 <prvInsertTimerInActiveList>
 8007786:	4603      	mov	r3, r0
 8007788:	2b00      	cmp	r3, #0
 800778a:	d020      	beq.n	80077ce <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800778c:	2300      	movs	r3, #0
 800778e:	9300      	str	r3, [sp, #0]
 8007790:	2300      	movs	r3, #0
 8007792:	687a      	ldr	r2, [r7, #4]
 8007794:	2100      	movs	r1, #0
 8007796:	6978      	ldr	r0, [r7, #20]
 8007798:	f7ff ff88 	bl	80076ac <xTimerGenericCommand>
 800779c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800779e:	693b      	ldr	r3, [r7, #16]
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d114      	bne.n	80077ce <prvProcessExpiredTimer+0x86>
	__asm volatile
 80077a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077a8:	f383 8811 	msr	BASEPRI, r3
 80077ac:	f3bf 8f6f 	isb	sy
 80077b0:	f3bf 8f4f 	dsb	sy
 80077b4:	60fb      	str	r3, [r7, #12]
}
 80077b6:	bf00      	nop
 80077b8:	bf00      	nop
 80077ba:	e7fd      	b.n	80077b8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80077bc:	697b      	ldr	r3, [r7, #20]
 80077be:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80077c2:	f023 0301 	bic.w	r3, r3, #1
 80077c6:	b2da      	uxtb	r2, r3
 80077c8:	697b      	ldr	r3, [r7, #20]
 80077ca:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80077ce:	697b      	ldr	r3, [r7, #20]
 80077d0:	6a1b      	ldr	r3, [r3, #32]
 80077d2:	6978      	ldr	r0, [r7, #20]
 80077d4:	4798      	blx	r3
}
 80077d6:	bf00      	nop
 80077d8:	3718      	adds	r7, #24
 80077da:	46bd      	mov	sp, r7
 80077dc:	bd80      	pop	{r7, pc}
 80077de:	bf00      	nop
 80077e0:	20001668 	.word	0x20001668

080077e4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80077e4:	b580      	push	{r7, lr}
 80077e6:	b084      	sub	sp, #16
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80077ec:	f107 0308 	add.w	r3, r7, #8
 80077f0:	4618      	mov	r0, r3
 80077f2:	f000 f859 	bl	80078a8 <prvGetNextExpireTime>
 80077f6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80077f8:	68bb      	ldr	r3, [r7, #8]
 80077fa:	4619      	mov	r1, r3
 80077fc:	68f8      	ldr	r0, [r7, #12]
 80077fe:	f000 f805 	bl	800780c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007802:	f000 f8d7 	bl	80079b4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007806:	bf00      	nop
 8007808:	e7f0      	b.n	80077ec <prvTimerTask+0x8>
	...

0800780c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800780c:	b580      	push	{r7, lr}
 800780e:	b084      	sub	sp, #16
 8007810:	af00      	add	r7, sp, #0
 8007812:	6078      	str	r0, [r7, #4]
 8007814:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007816:	f7ff f895 	bl	8006944 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800781a:	f107 0308 	add.w	r3, r7, #8
 800781e:	4618      	mov	r0, r3
 8007820:	f000 f866 	bl	80078f0 <prvSampleTimeNow>
 8007824:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007826:	68bb      	ldr	r3, [r7, #8]
 8007828:	2b00      	cmp	r3, #0
 800782a:	d130      	bne.n	800788e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800782c:	683b      	ldr	r3, [r7, #0]
 800782e:	2b00      	cmp	r3, #0
 8007830:	d10a      	bne.n	8007848 <prvProcessTimerOrBlockTask+0x3c>
 8007832:	687a      	ldr	r2, [r7, #4]
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	429a      	cmp	r2, r3
 8007838:	d806      	bhi.n	8007848 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800783a:	f7ff f891 	bl	8006960 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800783e:	68f9      	ldr	r1, [r7, #12]
 8007840:	6878      	ldr	r0, [r7, #4]
 8007842:	f7ff ff81 	bl	8007748 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007846:	e024      	b.n	8007892 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007848:	683b      	ldr	r3, [r7, #0]
 800784a:	2b00      	cmp	r3, #0
 800784c:	d008      	beq.n	8007860 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800784e:	4b13      	ldr	r3, [pc, #76]	@ (800789c <prvProcessTimerOrBlockTask+0x90>)
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	2b00      	cmp	r3, #0
 8007856:	d101      	bne.n	800785c <prvProcessTimerOrBlockTask+0x50>
 8007858:	2301      	movs	r3, #1
 800785a:	e000      	b.n	800785e <prvProcessTimerOrBlockTask+0x52>
 800785c:	2300      	movs	r3, #0
 800785e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007860:	4b0f      	ldr	r3, [pc, #60]	@ (80078a0 <prvProcessTimerOrBlockTask+0x94>)
 8007862:	6818      	ldr	r0, [r3, #0]
 8007864:	687a      	ldr	r2, [r7, #4]
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	1ad3      	subs	r3, r2, r3
 800786a:	683a      	ldr	r2, [r7, #0]
 800786c:	4619      	mov	r1, r3
 800786e:	f7fe fd87 	bl	8006380 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007872:	f7ff f875 	bl	8006960 <xTaskResumeAll>
 8007876:	4603      	mov	r3, r0
 8007878:	2b00      	cmp	r3, #0
 800787a:	d10a      	bne.n	8007892 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800787c:	4b09      	ldr	r3, [pc, #36]	@ (80078a4 <prvProcessTimerOrBlockTask+0x98>)
 800787e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007882:	601a      	str	r2, [r3, #0]
 8007884:	f3bf 8f4f 	dsb	sy
 8007888:	f3bf 8f6f 	isb	sy
}
 800788c:	e001      	b.n	8007892 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800788e:	f7ff f867 	bl	8006960 <xTaskResumeAll>
}
 8007892:	bf00      	nop
 8007894:	3710      	adds	r7, #16
 8007896:	46bd      	mov	sp, r7
 8007898:	bd80      	pop	{r7, pc}
 800789a:	bf00      	nop
 800789c:	2000166c 	.word	0x2000166c
 80078a0:	20001670 	.word	0x20001670
 80078a4:	e000ed04 	.word	0xe000ed04

080078a8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80078a8:	b480      	push	{r7}
 80078aa:	b085      	sub	sp, #20
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80078b0:	4b0e      	ldr	r3, [pc, #56]	@ (80078ec <prvGetNextExpireTime+0x44>)
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d101      	bne.n	80078be <prvGetNextExpireTime+0x16>
 80078ba:	2201      	movs	r2, #1
 80078bc:	e000      	b.n	80078c0 <prvGetNextExpireTime+0x18>
 80078be:	2200      	movs	r2, #0
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d105      	bne.n	80078d8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80078cc:	4b07      	ldr	r3, [pc, #28]	@ (80078ec <prvGetNextExpireTime+0x44>)
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	68db      	ldr	r3, [r3, #12]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	60fb      	str	r3, [r7, #12]
 80078d6:	e001      	b.n	80078dc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80078d8:	2300      	movs	r3, #0
 80078da:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80078dc:	68fb      	ldr	r3, [r7, #12]
}
 80078de:	4618      	mov	r0, r3
 80078e0:	3714      	adds	r7, #20
 80078e2:	46bd      	mov	sp, r7
 80078e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e8:	4770      	bx	lr
 80078ea:	bf00      	nop
 80078ec:	20001668 	.word	0x20001668

080078f0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80078f0:	b580      	push	{r7, lr}
 80078f2:	b084      	sub	sp, #16
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80078f8:	f7ff f8d0 	bl	8006a9c <xTaskGetTickCount>
 80078fc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80078fe:	4b0b      	ldr	r3, [pc, #44]	@ (800792c <prvSampleTimeNow+0x3c>)
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	68fa      	ldr	r2, [r7, #12]
 8007904:	429a      	cmp	r2, r3
 8007906:	d205      	bcs.n	8007914 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007908:	f000 f93a 	bl	8007b80 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2201      	movs	r2, #1
 8007910:	601a      	str	r2, [r3, #0]
 8007912:	e002      	b.n	800791a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	2200      	movs	r2, #0
 8007918:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800791a:	4a04      	ldr	r2, [pc, #16]	@ (800792c <prvSampleTimeNow+0x3c>)
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007920:	68fb      	ldr	r3, [r7, #12]
}
 8007922:	4618      	mov	r0, r3
 8007924:	3710      	adds	r7, #16
 8007926:	46bd      	mov	sp, r7
 8007928:	bd80      	pop	{r7, pc}
 800792a:	bf00      	nop
 800792c:	20001678 	.word	0x20001678

08007930 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007930:	b580      	push	{r7, lr}
 8007932:	b086      	sub	sp, #24
 8007934:	af00      	add	r7, sp, #0
 8007936:	60f8      	str	r0, [r7, #12]
 8007938:	60b9      	str	r1, [r7, #8]
 800793a:	607a      	str	r2, [r7, #4]
 800793c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800793e:	2300      	movs	r3, #0
 8007940:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	68ba      	ldr	r2, [r7, #8]
 8007946:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	68fa      	ldr	r2, [r7, #12]
 800794c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800794e:	68ba      	ldr	r2, [r7, #8]
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	429a      	cmp	r2, r3
 8007954:	d812      	bhi.n	800797c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007956:	687a      	ldr	r2, [r7, #4]
 8007958:	683b      	ldr	r3, [r7, #0]
 800795a:	1ad2      	subs	r2, r2, r3
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	699b      	ldr	r3, [r3, #24]
 8007960:	429a      	cmp	r2, r3
 8007962:	d302      	bcc.n	800796a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007964:	2301      	movs	r3, #1
 8007966:	617b      	str	r3, [r7, #20]
 8007968:	e01b      	b.n	80079a2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800796a:	4b10      	ldr	r3, [pc, #64]	@ (80079ac <prvInsertTimerInActiveList+0x7c>)
 800796c:	681a      	ldr	r2, [r3, #0]
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	3304      	adds	r3, #4
 8007972:	4619      	mov	r1, r3
 8007974:	4610      	mov	r0, r2
 8007976:	f7fd fe76 	bl	8005666 <vListInsert>
 800797a:	e012      	b.n	80079a2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800797c:	687a      	ldr	r2, [r7, #4]
 800797e:	683b      	ldr	r3, [r7, #0]
 8007980:	429a      	cmp	r2, r3
 8007982:	d206      	bcs.n	8007992 <prvInsertTimerInActiveList+0x62>
 8007984:	68ba      	ldr	r2, [r7, #8]
 8007986:	683b      	ldr	r3, [r7, #0]
 8007988:	429a      	cmp	r2, r3
 800798a:	d302      	bcc.n	8007992 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800798c:	2301      	movs	r3, #1
 800798e:	617b      	str	r3, [r7, #20]
 8007990:	e007      	b.n	80079a2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007992:	4b07      	ldr	r3, [pc, #28]	@ (80079b0 <prvInsertTimerInActiveList+0x80>)
 8007994:	681a      	ldr	r2, [r3, #0]
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	3304      	adds	r3, #4
 800799a:	4619      	mov	r1, r3
 800799c:	4610      	mov	r0, r2
 800799e:	f7fd fe62 	bl	8005666 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80079a2:	697b      	ldr	r3, [r7, #20]
}
 80079a4:	4618      	mov	r0, r3
 80079a6:	3718      	adds	r7, #24
 80079a8:	46bd      	mov	sp, r7
 80079aa:	bd80      	pop	{r7, pc}
 80079ac:	2000166c 	.word	0x2000166c
 80079b0:	20001668 	.word	0x20001668

080079b4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80079b4:	b580      	push	{r7, lr}
 80079b6:	b08e      	sub	sp, #56	@ 0x38
 80079b8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80079ba:	e0ce      	b.n	8007b5a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	2b00      	cmp	r3, #0
 80079c0:	da19      	bge.n	80079f6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80079c2:	1d3b      	adds	r3, r7, #4
 80079c4:	3304      	adds	r3, #4
 80079c6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80079c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d10b      	bne.n	80079e6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80079ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079d2:	f383 8811 	msr	BASEPRI, r3
 80079d6:	f3bf 8f6f 	isb	sy
 80079da:	f3bf 8f4f 	dsb	sy
 80079de:	61fb      	str	r3, [r7, #28]
}
 80079e0:	bf00      	nop
 80079e2:	bf00      	nop
 80079e4:	e7fd      	b.n	80079e2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80079e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80079ec:	6850      	ldr	r0, [r2, #4]
 80079ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80079f0:	6892      	ldr	r2, [r2, #8]
 80079f2:	4611      	mov	r1, r2
 80079f4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	f2c0 80ae 	blt.w	8007b5a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007a02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a04:	695b      	ldr	r3, [r3, #20]
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d004      	beq.n	8007a14 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007a0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a0c:	3304      	adds	r3, #4
 8007a0e:	4618      	mov	r0, r3
 8007a10:	f7fd fe62 	bl	80056d8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007a14:	463b      	mov	r3, r7
 8007a16:	4618      	mov	r0, r3
 8007a18:	f7ff ff6a 	bl	80078f0 <prvSampleTimeNow>
 8007a1c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	2b09      	cmp	r3, #9
 8007a22:	f200 8097 	bhi.w	8007b54 <prvProcessReceivedCommands+0x1a0>
 8007a26:	a201      	add	r2, pc, #4	@ (adr r2, 8007a2c <prvProcessReceivedCommands+0x78>)
 8007a28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a2c:	08007a55 	.word	0x08007a55
 8007a30:	08007a55 	.word	0x08007a55
 8007a34:	08007a55 	.word	0x08007a55
 8007a38:	08007acb 	.word	0x08007acb
 8007a3c:	08007adf 	.word	0x08007adf
 8007a40:	08007b2b 	.word	0x08007b2b
 8007a44:	08007a55 	.word	0x08007a55
 8007a48:	08007a55 	.word	0x08007a55
 8007a4c:	08007acb 	.word	0x08007acb
 8007a50:	08007adf 	.word	0x08007adf
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007a54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a56:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007a5a:	f043 0301 	orr.w	r3, r3, #1
 8007a5e:	b2da      	uxtb	r2, r3
 8007a60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a62:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007a66:	68ba      	ldr	r2, [r7, #8]
 8007a68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a6a:	699b      	ldr	r3, [r3, #24]
 8007a6c:	18d1      	adds	r1, r2, r3
 8007a6e:	68bb      	ldr	r3, [r7, #8]
 8007a70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a72:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007a74:	f7ff ff5c 	bl	8007930 <prvInsertTimerInActiveList>
 8007a78:	4603      	mov	r3, r0
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d06c      	beq.n	8007b58 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007a7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a80:	6a1b      	ldr	r3, [r3, #32]
 8007a82:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007a84:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007a86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a88:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007a8c:	f003 0304 	and.w	r3, r3, #4
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d061      	beq.n	8007b58 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007a94:	68ba      	ldr	r2, [r7, #8]
 8007a96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a98:	699b      	ldr	r3, [r3, #24]
 8007a9a:	441a      	add	r2, r3
 8007a9c:	2300      	movs	r3, #0
 8007a9e:	9300      	str	r3, [sp, #0]
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	2100      	movs	r1, #0
 8007aa4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007aa6:	f7ff fe01 	bl	80076ac <xTimerGenericCommand>
 8007aaa:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007aac:	6a3b      	ldr	r3, [r7, #32]
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d152      	bne.n	8007b58 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8007ab2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ab6:	f383 8811 	msr	BASEPRI, r3
 8007aba:	f3bf 8f6f 	isb	sy
 8007abe:	f3bf 8f4f 	dsb	sy
 8007ac2:	61bb      	str	r3, [r7, #24]
}
 8007ac4:	bf00      	nop
 8007ac6:	bf00      	nop
 8007ac8:	e7fd      	b.n	8007ac6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007aca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007acc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007ad0:	f023 0301 	bic.w	r3, r3, #1
 8007ad4:	b2da      	uxtb	r2, r3
 8007ad6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ad8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007adc:	e03d      	b.n	8007b5a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007ade:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ae0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007ae4:	f043 0301 	orr.w	r3, r3, #1
 8007ae8:	b2da      	uxtb	r2, r3
 8007aea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007aec:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007af0:	68ba      	ldr	r2, [r7, #8]
 8007af2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007af4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007af6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007af8:	699b      	ldr	r3, [r3, #24]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d10b      	bne.n	8007b16 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8007afe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b02:	f383 8811 	msr	BASEPRI, r3
 8007b06:	f3bf 8f6f 	isb	sy
 8007b0a:	f3bf 8f4f 	dsb	sy
 8007b0e:	617b      	str	r3, [r7, #20]
}
 8007b10:	bf00      	nop
 8007b12:	bf00      	nop
 8007b14:	e7fd      	b.n	8007b12 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007b16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b18:	699a      	ldr	r2, [r3, #24]
 8007b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b1c:	18d1      	adds	r1, r2, r3
 8007b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b22:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007b24:	f7ff ff04 	bl	8007930 <prvInsertTimerInActiveList>
					break;
 8007b28:	e017      	b.n	8007b5a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007b2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b2c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007b30:	f003 0302 	and.w	r3, r3, #2
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d103      	bne.n	8007b40 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8007b38:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007b3a:	f000 fbe5 	bl	8008308 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007b3e:	e00c      	b.n	8007b5a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007b40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b42:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007b46:	f023 0301 	bic.w	r3, r3, #1
 8007b4a:	b2da      	uxtb	r2, r3
 8007b4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b4e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007b52:	e002      	b.n	8007b5a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8007b54:	bf00      	nop
 8007b56:	e000      	b.n	8007b5a <prvProcessReceivedCommands+0x1a6>
					break;
 8007b58:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007b5a:	4b08      	ldr	r3, [pc, #32]	@ (8007b7c <prvProcessReceivedCommands+0x1c8>)
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	1d39      	adds	r1, r7, #4
 8007b60:	2200      	movs	r2, #0
 8007b62:	4618      	mov	r0, r3
 8007b64:	f7fe f8c8 	bl	8005cf8 <xQueueReceive>
 8007b68:	4603      	mov	r3, r0
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	f47f af26 	bne.w	80079bc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007b70:	bf00      	nop
 8007b72:	bf00      	nop
 8007b74:	3730      	adds	r7, #48	@ 0x30
 8007b76:	46bd      	mov	sp, r7
 8007b78:	bd80      	pop	{r7, pc}
 8007b7a:	bf00      	nop
 8007b7c:	20001670 	.word	0x20001670

08007b80 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007b80:	b580      	push	{r7, lr}
 8007b82:	b088      	sub	sp, #32
 8007b84:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007b86:	e049      	b.n	8007c1c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007b88:	4b2e      	ldr	r3, [pc, #184]	@ (8007c44 <prvSwitchTimerLists+0xc4>)
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	68db      	ldr	r3, [r3, #12]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b92:	4b2c      	ldr	r3, [pc, #176]	@ (8007c44 <prvSwitchTimerLists+0xc4>)
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	68db      	ldr	r3, [r3, #12]
 8007b98:	68db      	ldr	r3, [r3, #12]
 8007b9a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	3304      	adds	r3, #4
 8007ba0:	4618      	mov	r0, r3
 8007ba2:	f7fd fd99 	bl	80056d8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	6a1b      	ldr	r3, [r3, #32]
 8007baa:	68f8      	ldr	r0, [r7, #12]
 8007bac:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007bb4:	f003 0304 	and.w	r3, r3, #4
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d02f      	beq.n	8007c1c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	699b      	ldr	r3, [r3, #24]
 8007bc0:	693a      	ldr	r2, [r7, #16]
 8007bc2:	4413      	add	r3, r2
 8007bc4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007bc6:	68ba      	ldr	r2, [r7, #8]
 8007bc8:	693b      	ldr	r3, [r7, #16]
 8007bca:	429a      	cmp	r2, r3
 8007bcc:	d90e      	bls.n	8007bec <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	68ba      	ldr	r2, [r7, #8]
 8007bd2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	68fa      	ldr	r2, [r7, #12]
 8007bd8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007bda:	4b1a      	ldr	r3, [pc, #104]	@ (8007c44 <prvSwitchTimerLists+0xc4>)
 8007bdc:	681a      	ldr	r2, [r3, #0]
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	3304      	adds	r3, #4
 8007be2:	4619      	mov	r1, r3
 8007be4:	4610      	mov	r0, r2
 8007be6:	f7fd fd3e 	bl	8005666 <vListInsert>
 8007bea:	e017      	b.n	8007c1c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007bec:	2300      	movs	r3, #0
 8007bee:	9300      	str	r3, [sp, #0]
 8007bf0:	2300      	movs	r3, #0
 8007bf2:	693a      	ldr	r2, [r7, #16]
 8007bf4:	2100      	movs	r1, #0
 8007bf6:	68f8      	ldr	r0, [r7, #12]
 8007bf8:	f7ff fd58 	bl	80076ac <xTimerGenericCommand>
 8007bfc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d10b      	bne.n	8007c1c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8007c04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c08:	f383 8811 	msr	BASEPRI, r3
 8007c0c:	f3bf 8f6f 	isb	sy
 8007c10:	f3bf 8f4f 	dsb	sy
 8007c14:	603b      	str	r3, [r7, #0]
}
 8007c16:	bf00      	nop
 8007c18:	bf00      	nop
 8007c1a:	e7fd      	b.n	8007c18 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007c1c:	4b09      	ldr	r3, [pc, #36]	@ (8007c44 <prvSwitchTimerLists+0xc4>)
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d1b0      	bne.n	8007b88 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007c26:	4b07      	ldr	r3, [pc, #28]	@ (8007c44 <prvSwitchTimerLists+0xc4>)
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007c2c:	4b06      	ldr	r3, [pc, #24]	@ (8007c48 <prvSwitchTimerLists+0xc8>)
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	4a04      	ldr	r2, [pc, #16]	@ (8007c44 <prvSwitchTimerLists+0xc4>)
 8007c32:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007c34:	4a04      	ldr	r2, [pc, #16]	@ (8007c48 <prvSwitchTimerLists+0xc8>)
 8007c36:	697b      	ldr	r3, [r7, #20]
 8007c38:	6013      	str	r3, [r2, #0]
}
 8007c3a:	bf00      	nop
 8007c3c:	3718      	adds	r7, #24
 8007c3e:	46bd      	mov	sp, r7
 8007c40:	bd80      	pop	{r7, pc}
 8007c42:	bf00      	nop
 8007c44:	20001668 	.word	0x20001668
 8007c48:	2000166c 	.word	0x2000166c

08007c4c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007c4c:	b580      	push	{r7, lr}
 8007c4e:	b082      	sub	sp, #8
 8007c50:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007c52:	f000 f969 	bl	8007f28 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007c56:	4b15      	ldr	r3, [pc, #84]	@ (8007cac <prvCheckForValidListAndQueue+0x60>)
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d120      	bne.n	8007ca0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007c5e:	4814      	ldr	r0, [pc, #80]	@ (8007cb0 <prvCheckForValidListAndQueue+0x64>)
 8007c60:	f7fd fcb0 	bl	80055c4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007c64:	4813      	ldr	r0, [pc, #76]	@ (8007cb4 <prvCheckForValidListAndQueue+0x68>)
 8007c66:	f7fd fcad 	bl	80055c4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007c6a:	4b13      	ldr	r3, [pc, #76]	@ (8007cb8 <prvCheckForValidListAndQueue+0x6c>)
 8007c6c:	4a10      	ldr	r2, [pc, #64]	@ (8007cb0 <prvCheckForValidListAndQueue+0x64>)
 8007c6e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007c70:	4b12      	ldr	r3, [pc, #72]	@ (8007cbc <prvCheckForValidListAndQueue+0x70>)
 8007c72:	4a10      	ldr	r2, [pc, #64]	@ (8007cb4 <prvCheckForValidListAndQueue+0x68>)
 8007c74:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007c76:	2300      	movs	r3, #0
 8007c78:	9300      	str	r3, [sp, #0]
 8007c7a:	4b11      	ldr	r3, [pc, #68]	@ (8007cc0 <prvCheckForValidListAndQueue+0x74>)
 8007c7c:	4a11      	ldr	r2, [pc, #68]	@ (8007cc4 <prvCheckForValidListAndQueue+0x78>)
 8007c7e:	2110      	movs	r1, #16
 8007c80:	200a      	movs	r0, #10
 8007c82:	f7fd fdbd 	bl	8005800 <xQueueGenericCreateStatic>
 8007c86:	4603      	mov	r3, r0
 8007c88:	4a08      	ldr	r2, [pc, #32]	@ (8007cac <prvCheckForValidListAndQueue+0x60>)
 8007c8a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007c8c:	4b07      	ldr	r3, [pc, #28]	@ (8007cac <prvCheckForValidListAndQueue+0x60>)
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d005      	beq.n	8007ca0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007c94:	4b05      	ldr	r3, [pc, #20]	@ (8007cac <prvCheckForValidListAndQueue+0x60>)
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	490b      	ldr	r1, [pc, #44]	@ (8007cc8 <prvCheckForValidListAndQueue+0x7c>)
 8007c9a:	4618      	mov	r0, r3
 8007c9c:	f7fe fb46 	bl	800632c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007ca0:	f000 f974 	bl	8007f8c <vPortExitCritical>
}
 8007ca4:	bf00      	nop
 8007ca6:	46bd      	mov	sp, r7
 8007ca8:	bd80      	pop	{r7, pc}
 8007caa:	bf00      	nop
 8007cac:	20001670 	.word	0x20001670
 8007cb0:	20001640 	.word	0x20001640
 8007cb4:	20001654 	.word	0x20001654
 8007cb8:	20001668 	.word	0x20001668
 8007cbc:	2000166c 	.word	0x2000166c
 8007cc0:	2000171c 	.word	0x2000171c
 8007cc4:	2000167c 	.word	0x2000167c
 8007cc8:	080091ec 	.word	0x080091ec

08007ccc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007ccc:	b480      	push	{r7}
 8007cce:	b085      	sub	sp, #20
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	60f8      	str	r0, [r7, #12]
 8007cd4:	60b9      	str	r1, [r7, #8]
 8007cd6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	3b04      	subs	r3, #4
 8007cdc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007ce4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	3b04      	subs	r3, #4
 8007cea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007cec:	68bb      	ldr	r3, [r7, #8]
 8007cee:	f023 0201 	bic.w	r2, r3, #1
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	3b04      	subs	r3, #4
 8007cfa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007cfc:	4a0c      	ldr	r2, [pc, #48]	@ (8007d30 <pxPortInitialiseStack+0x64>)
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	3b14      	subs	r3, #20
 8007d06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007d08:	687a      	ldr	r2, [r7, #4]
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	3b04      	subs	r3, #4
 8007d12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	f06f 0202 	mvn.w	r2, #2
 8007d1a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	3b20      	subs	r3, #32
 8007d20:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007d22:	68fb      	ldr	r3, [r7, #12]
}
 8007d24:	4618      	mov	r0, r3
 8007d26:	3714      	adds	r7, #20
 8007d28:	46bd      	mov	sp, r7
 8007d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d2e:	4770      	bx	lr
 8007d30:	08007d35 	.word	0x08007d35

08007d34 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007d34:	b480      	push	{r7}
 8007d36:	b085      	sub	sp, #20
 8007d38:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007d3a:	2300      	movs	r3, #0
 8007d3c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007d3e:	4b13      	ldr	r3, [pc, #76]	@ (8007d8c <prvTaskExitError+0x58>)
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d46:	d00b      	beq.n	8007d60 <prvTaskExitError+0x2c>
	__asm volatile
 8007d48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d4c:	f383 8811 	msr	BASEPRI, r3
 8007d50:	f3bf 8f6f 	isb	sy
 8007d54:	f3bf 8f4f 	dsb	sy
 8007d58:	60fb      	str	r3, [r7, #12]
}
 8007d5a:	bf00      	nop
 8007d5c:	bf00      	nop
 8007d5e:	e7fd      	b.n	8007d5c <prvTaskExitError+0x28>
	__asm volatile
 8007d60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d64:	f383 8811 	msr	BASEPRI, r3
 8007d68:	f3bf 8f6f 	isb	sy
 8007d6c:	f3bf 8f4f 	dsb	sy
 8007d70:	60bb      	str	r3, [r7, #8]
}
 8007d72:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007d74:	bf00      	nop
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d0fc      	beq.n	8007d76 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007d7c:	bf00      	nop
 8007d7e:	bf00      	nop
 8007d80:	3714      	adds	r7, #20
 8007d82:	46bd      	mov	sp, r7
 8007d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d88:	4770      	bx	lr
 8007d8a:	bf00      	nop
 8007d8c:	2000000c 	.word	0x2000000c

08007d90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007d90:	4b07      	ldr	r3, [pc, #28]	@ (8007db0 <pxCurrentTCBConst2>)
 8007d92:	6819      	ldr	r1, [r3, #0]
 8007d94:	6808      	ldr	r0, [r1, #0]
 8007d96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d9a:	f380 8809 	msr	PSP, r0
 8007d9e:	f3bf 8f6f 	isb	sy
 8007da2:	f04f 0000 	mov.w	r0, #0
 8007da6:	f380 8811 	msr	BASEPRI, r0
 8007daa:	4770      	bx	lr
 8007dac:	f3af 8000 	nop.w

08007db0 <pxCurrentTCBConst2>:
 8007db0:	20001140 	.word	0x20001140
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007db4:	bf00      	nop
 8007db6:	bf00      	nop

08007db8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007db8:	4808      	ldr	r0, [pc, #32]	@ (8007ddc <prvPortStartFirstTask+0x24>)
 8007dba:	6800      	ldr	r0, [r0, #0]
 8007dbc:	6800      	ldr	r0, [r0, #0]
 8007dbe:	f380 8808 	msr	MSP, r0
 8007dc2:	f04f 0000 	mov.w	r0, #0
 8007dc6:	f380 8814 	msr	CONTROL, r0
 8007dca:	b662      	cpsie	i
 8007dcc:	b661      	cpsie	f
 8007dce:	f3bf 8f4f 	dsb	sy
 8007dd2:	f3bf 8f6f 	isb	sy
 8007dd6:	df00      	svc	0
 8007dd8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007dda:	bf00      	nop
 8007ddc:	e000ed08 	.word	0xe000ed08

08007de0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007de0:	b580      	push	{r7, lr}
 8007de2:	b086      	sub	sp, #24
 8007de4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007de6:	4b47      	ldr	r3, [pc, #284]	@ (8007f04 <xPortStartScheduler+0x124>)
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	4a47      	ldr	r2, [pc, #284]	@ (8007f08 <xPortStartScheduler+0x128>)
 8007dec:	4293      	cmp	r3, r2
 8007dee:	d10b      	bne.n	8007e08 <xPortStartScheduler+0x28>
	__asm volatile
 8007df0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007df4:	f383 8811 	msr	BASEPRI, r3
 8007df8:	f3bf 8f6f 	isb	sy
 8007dfc:	f3bf 8f4f 	dsb	sy
 8007e00:	60fb      	str	r3, [r7, #12]
}
 8007e02:	bf00      	nop
 8007e04:	bf00      	nop
 8007e06:	e7fd      	b.n	8007e04 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007e08:	4b3e      	ldr	r3, [pc, #248]	@ (8007f04 <xPortStartScheduler+0x124>)
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	4a3f      	ldr	r2, [pc, #252]	@ (8007f0c <xPortStartScheduler+0x12c>)
 8007e0e:	4293      	cmp	r3, r2
 8007e10:	d10b      	bne.n	8007e2a <xPortStartScheduler+0x4a>
	__asm volatile
 8007e12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e16:	f383 8811 	msr	BASEPRI, r3
 8007e1a:	f3bf 8f6f 	isb	sy
 8007e1e:	f3bf 8f4f 	dsb	sy
 8007e22:	613b      	str	r3, [r7, #16]
}
 8007e24:	bf00      	nop
 8007e26:	bf00      	nop
 8007e28:	e7fd      	b.n	8007e26 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007e2a:	4b39      	ldr	r3, [pc, #228]	@ (8007f10 <xPortStartScheduler+0x130>)
 8007e2c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007e2e:	697b      	ldr	r3, [r7, #20]
 8007e30:	781b      	ldrb	r3, [r3, #0]
 8007e32:	b2db      	uxtb	r3, r3
 8007e34:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007e36:	697b      	ldr	r3, [r7, #20]
 8007e38:	22ff      	movs	r2, #255	@ 0xff
 8007e3a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007e3c:	697b      	ldr	r3, [r7, #20]
 8007e3e:	781b      	ldrb	r3, [r3, #0]
 8007e40:	b2db      	uxtb	r3, r3
 8007e42:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007e44:	78fb      	ldrb	r3, [r7, #3]
 8007e46:	b2db      	uxtb	r3, r3
 8007e48:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007e4c:	b2da      	uxtb	r2, r3
 8007e4e:	4b31      	ldr	r3, [pc, #196]	@ (8007f14 <xPortStartScheduler+0x134>)
 8007e50:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007e52:	4b31      	ldr	r3, [pc, #196]	@ (8007f18 <xPortStartScheduler+0x138>)
 8007e54:	2207      	movs	r2, #7
 8007e56:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007e58:	e009      	b.n	8007e6e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8007e5a:	4b2f      	ldr	r3, [pc, #188]	@ (8007f18 <xPortStartScheduler+0x138>)
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	3b01      	subs	r3, #1
 8007e60:	4a2d      	ldr	r2, [pc, #180]	@ (8007f18 <xPortStartScheduler+0x138>)
 8007e62:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007e64:	78fb      	ldrb	r3, [r7, #3]
 8007e66:	b2db      	uxtb	r3, r3
 8007e68:	005b      	lsls	r3, r3, #1
 8007e6a:	b2db      	uxtb	r3, r3
 8007e6c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007e6e:	78fb      	ldrb	r3, [r7, #3]
 8007e70:	b2db      	uxtb	r3, r3
 8007e72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e76:	2b80      	cmp	r3, #128	@ 0x80
 8007e78:	d0ef      	beq.n	8007e5a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007e7a:	4b27      	ldr	r3, [pc, #156]	@ (8007f18 <xPortStartScheduler+0x138>)
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	f1c3 0307 	rsb	r3, r3, #7
 8007e82:	2b04      	cmp	r3, #4
 8007e84:	d00b      	beq.n	8007e9e <xPortStartScheduler+0xbe>
	__asm volatile
 8007e86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e8a:	f383 8811 	msr	BASEPRI, r3
 8007e8e:	f3bf 8f6f 	isb	sy
 8007e92:	f3bf 8f4f 	dsb	sy
 8007e96:	60bb      	str	r3, [r7, #8]
}
 8007e98:	bf00      	nop
 8007e9a:	bf00      	nop
 8007e9c:	e7fd      	b.n	8007e9a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007e9e:	4b1e      	ldr	r3, [pc, #120]	@ (8007f18 <xPortStartScheduler+0x138>)
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	021b      	lsls	r3, r3, #8
 8007ea4:	4a1c      	ldr	r2, [pc, #112]	@ (8007f18 <xPortStartScheduler+0x138>)
 8007ea6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007ea8:	4b1b      	ldr	r3, [pc, #108]	@ (8007f18 <xPortStartScheduler+0x138>)
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007eb0:	4a19      	ldr	r2, [pc, #100]	@ (8007f18 <xPortStartScheduler+0x138>)
 8007eb2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	b2da      	uxtb	r2, r3
 8007eb8:	697b      	ldr	r3, [r7, #20]
 8007eba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007ebc:	4b17      	ldr	r3, [pc, #92]	@ (8007f1c <xPortStartScheduler+0x13c>)
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	4a16      	ldr	r2, [pc, #88]	@ (8007f1c <xPortStartScheduler+0x13c>)
 8007ec2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007ec6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007ec8:	4b14      	ldr	r3, [pc, #80]	@ (8007f1c <xPortStartScheduler+0x13c>)
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	4a13      	ldr	r2, [pc, #76]	@ (8007f1c <xPortStartScheduler+0x13c>)
 8007ece:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007ed2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007ed4:	f000 f8da 	bl	800808c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007ed8:	4b11      	ldr	r3, [pc, #68]	@ (8007f20 <xPortStartScheduler+0x140>)
 8007eda:	2200      	movs	r2, #0
 8007edc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007ede:	f000 f8f9 	bl	80080d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007ee2:	4b10      	ldr	r3, [pc, #64]	@ (8007f24 <xPortStartScheduler+0x144>)
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	4a0f      	ldr	r2, [pc, #60]	@ (8007f24 <xPortStartScheduler+0x144>)
 8007ee8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8007eec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007eee:	f7ff ff63 	bl	8007db8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007ef2:	f7fe feaf 	bl	8006c54 <vTaskSwitchContext>
	prvTaskExitError();
 8007ef6:	f7ff ff1d 	bl	8007d34 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007efa:	2300      	movs	r3, #0
}
 8007efc:	4618      	mov	r0, r3
 8007efe:	3718      	adds	r7, #24
 8007f00:	46bd      	mov	sp, r7
 8007f02:	bd80      	pop	{r7, pc}
 8007f04:	e000ed00 	.word	0xe000ed00
 8007f08:	410fc271 	.word	0x410fc271
 8007f0c:	410fc270 	.word	0x410fc270
 8007f10:	e000e400 	.word	0xe000e400
 8007f14:	2000176c 	.word	0x2000176c
 8007f18:	20001770 	.word	0x20001770
 8007f1c:	e000ed20 	.word	0xe000ed20
 8007f20:	2000000c 	.word	0x2000000c
 8007f24:	e000ef34 	.word	0xe000ef34

08007f28 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007f28:	b480      	push	{r7}
 8007f2a:	b083      	sub	sp, #12
 8007f2c:	af00      	add	r7, sp, #0
	__asm volatile
 8007f2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f32:	f383 8811 	msr	BASEPRI, r3
 8007f36:	f3bf 8f6f 	isb	sy
 8007f3a:	f3bf 8f4f 	dsb	sy
 8007f3e:	607b      	str	r3, [r7, #4]
}
 8007f40:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007f42:	4b10      	ldr	r3, [pc, #64]	@ (8007f84 <vPortEnterCritical+0x5c>)
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	3301      	adds	r3, #1
 8007f48:	4a0e      	ldr	r2, [pc, #56]	@ (8007f84 <vPortEnterCritical+0x5c>)
 8007f4a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007f4c:	4b0d      	ldr	r3, [pc, #52]	@ (8007f84 <vPortEnterCritical+0x5c>)
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	2b01      	cmp	r3, #1
 8007f52:	d110      	bne.n	8007f76 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007f54:	4b0c      	ldr	r3, [pc, #48]	@ (8007f88 <vPortEnterCritical+0x60>)
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	b2db      	uxtb	r3, r3
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d00b      	beq.n	8007f76 <vPortEnterCritical+0x4e>
	__asm volatile
 8007f5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f62:	f383 8811 	msr	BASEPRI, r3
 8007f66:	f3bf 8f6f 	isb	sy
 8007f6a:	f3bf 8f4f 	dsb	sy
 8007f6e:	603b      	str	r3, [r7, #0]
}
 8007f70:	bf00      	nop
 8007f72:	bf00      	nop
 8007f74:	e7fd      	b.n	8007f72 <vPortEnterCritical+0x4a>
	}
}
 8007f76:	bf00      	nop
 8007f78:	370c      	adds	r7, #12
 8007f7a:	46bd      	mov	sp, r7
 8007f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f80:	4770      	bx	lr
 8007f82:	bf00      	nop
 8007f84:	2000000c 	.word	0x2000000c
 8007f88:	e000ed04 	.word	0xe000ed04

08007f8c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007f8c:	b480      	push	{r7}
 8007f8e:	b083      	sub	sp, #12
 8007f90:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007f92:	4b12      	ldr	r3, [pc, #72]	@ (8007fdc <vPortExitCritical+0x50>)
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d10b      	bne.n	8007fb2 <vPortExitCritical+0x26>
	__asm volatile
 8007f9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f9e:	f383 8811 	msr	BASEPRI, r3
 8007fa2:	f3bf 8f6f 	isb	sy
 8007fa6:	f3bf 8f4f 	dsb	sy
 8007faa:	607b      	str	r3, [r7, #4]
}
 8007fac:	bf00      	nop
 8007fae:	bf00      	nop
 8007fb0:	e7fd      	b.n	8007fae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007fb2:	4b0a      	ldr	r3, [pc, #40]	@ (8007fdc <vPortExitCritical+0x50>)
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	3b01      	subs	r3, #1
 8007fb8:	4a08      	ldr	r2, [pc, #32]	@ (8007fdc <vPortExitCritical+0x50>)
 8007fba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007fbc:	4b07      	ldr	r3, [pc, #28]	@ (8007fdc <vPortExitCritical+0x50>)
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d105      	bne.n	8007fd0 <vPortExitCritical+0x44>
 8007fc4:	2300      	movs	r3, #0
 8007fc6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007fc8:	683b      	ldr	r3, [r7, #0]
 8007fca:	f383 8811 	msr	BASEPRI, r3
}
 8007fce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007fd0:	bf00      	nop
 8007fd2:	370c      	adds	r7, #12
 8007fd4:	46bd      	mov	sp, r7
 8007fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fda:	4770      	bx	lr
 8007fdc:	2000000c 	.word	0x2000000c

08007fe0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007fe0:	f3ef 8009 	mrs	r0, PSP
 8007fe4:	f3bf 8f6f 	isb	sy
 8007fe8:	4b15      	ldr	r3, [pc, #84]	@ (8008040 <pxCurrentTCBConst>)
 8007fea:	681a      	ldr	r2, [r3, #0]
 8007fec:	f01e 0f10 	tst.w	lr, #16
 8007ff0:	bf08      	it	eq
 8007ff2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007ff6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ffa:	6010      	str	r0, [r2, #0]
 8007ffc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008000:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008004:	f380 8811 	msr	BASEPRI, r0
 8008008:	f3bf 8f4f 	dsb	sy
 800800c:	f3bf 8f6f 	isb	sy
 8008010:	f7fe fe20 	bl	8006c54 <vTaskSwitchContext>
 8008014:	f04f 0000 	mov.w	r0, #0
 8008018:	f380 8811 	msr	BASEPRI, r0
 800801c:	bc09      	pop	{r0, r3}
 800801e:	6819      	ldr	r1, [r3, #0]
 8008020:	6808      	ldr	r0, [r1, #0]
 8008022:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008026:	f01e 0f10 	tst.w	lr, #16
 800802a:	bf08      	it	eq
 800802c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008030:	f380 8809 	msr	PSP, r0
 8008034:	f3bf 8f6f 	isb	sy
 8008038:	4770      	bx	lr
 800803a:	bf00      	nop
 800803c:	f3af 8000 	nop.w

08008040 <pxCurrentTCBConst>:
 8008040:	20001140 	.word	0x20001140
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008044:	bf00      	nop
 8008046:	bf00      	nop

08008048 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008048:	b580      	push	{r7, lr}
 800804a:	b082      	sub	sp, #8
 800804c:	af00      	add	r7, sp, #0
	__asm volatile
 800804e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008052:	f383 8811 	msr	BASEPRI, r3
 8008056:	f3bf 8f6f 	isb	sy
 800805a:	f3bf 8f4f 	dsb	sy
 800805e:	607b      	str	r3, [r7, #4]
}
 8008060:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008062:	f7fe fd3d 	bl	8006ae0 <xTaskIncrementTick>
 8008066:	4603      	mov	r3, r0
 8008068:	2b00      	cmp	r3, #0
 800806a:	d003      	beq.n	8008074 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800806c:	4b06      	ldr	r3, [pc, #24]	@ (8008088 <xPortSysTickHandler+0x40>)
 800806e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008072:	601a      	str	r2, [r3, #0]
 8008074:	2300      	movs	r3, #0
 8008076:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008078:	683b      	ldr	r3, [r7, #0]
 800807a:	f383 8811 	msr	BASEPRI, r3
}
 800807e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008080:	bf00      	nop
 8008082:	3708      	adds	r7, #8
 8008084:	46bd      	mov	sp, r7
 8008086:	bd80      	pop	{r7, pc}
 8008088:	e000ed04 	.word	0xe000ed04

0800808c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800808c:	b480      	push	{r7}
 800808e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008090:	4b0b      	ldr	r3, [pc, #44]	@ (80080c0 <vPortSetupTimerInterrupt+0x34>)
 8008092:	2200      	movs	r2, #0
 8008094:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008096:	4b0b      	ldr	r3, [pc, #44]	@ (80080c4 <vPortSetupTimerInterrupt+0x38>)
 8008098:	2200      	movs	r2, #0
 800809a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800809c:	4b0a      	ldr	r3, [pc, #40]	@ (80080c8 <vPortSetupTimerInterrupt+0x3c>)
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	4a0a      	ldr	r2, [pc, #40]	@ (80080cc <vPortSetupTimerInterrupt+0x40>)
 80080a2:	fba2 2303 	umull	r2, r3, r2, r3
 80080a6:	099b      	lsrs	r3, r3, #6
 80080a8:	4a09      	ldr	r2, [pc, #36]	@ (80080d0 <vPortSetupTimerInterrupt+0x44>)
 80080aa:	3b01      	subs	r3, #1
 80080ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80080ae:	4b04      	ldr	r3, [pc, #16]	@ (80080c0 <vPortSetupTimerInterrupt+0x34>)
 80080b0:	2207      	movs	r2, #7
 80080b2:	601a      	str	r2, [r3, #0]
}
 80080b4:	bf00      	nop
 80080b6:	46bd      	mov	sp, r7
 80080b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080bc:	4770      	bx	lr
 80080be:	bf00      	nop
 80080c0:	e000e010 	.word	0xe000e010
 80080c4:	e000e018 	.word	0xe000e018
 80080c8:	20000000 	.word	0x20000000
 80080cc:	10624dd3 	.word	0x10624dd3
 80080d0:	e000e014 	.word	0xe000e014

080080d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80080d4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80080e4 <vPortEnableVFP+0x10>
 80080d8:	6801      	ldr	r1, [r0, #0]
 80080da:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80080de:	6001      	str	r1, [r0, #0]
 80080e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80080e2:	bf00      	nop
 80080e4:	e000ed88 	.word	0xe000ed88

080080e8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80080e8:	b480      	push	{r7}
 80080ea:	b085      	sub	sp, #20
 80080ec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80080ee:	f3ef 8305 	mrs	r3, IPSR
 80080f2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	2b0f      	cmp	r3, #15
 80080f8:	d915      	bls.n	8008126 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80080fa:	4a18      	ldr	r2, [pc, #96]	@ (800815c <vPortValidateInterruptPriority+0x74>)
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	4413      	add	r3, r2
 8008100:	781b      	ldrb	r3, [r3, #0]
 8008102:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008104:	4b16      	ldr	r3, [pc, #88]	@ (8008160 <vPortValidateInterruptPriority+0x78>)
 8008106:	781b      	ldrb	r3, [r3, #0]
 8008108:	7afa      	ldrb	r2, [r7, #11]
 800810a:	429a      	cmp	r2, r3
 800810c:	d20b      	bcs.n	8008126 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800810e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008112:	f383 8811 	msr	BASEPRI, r3
 8008116:	f3bf 8f6f 	isb	sy
 800811a:	f3bf 8f4f 	dsb	sy
 800811e:	607b      	str	r3, [r7, #4]
}
 8008120:	bf00      	nop
 8008122:	bf00      	nop
 8008124:	e7fd      	b.n	8008122 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008126:	4b0f      	ldr	r3, [pc, #60]	@ (8008164 <vPortValidateInterruptPriority+0x7c>)
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800812e:	4b0e      	ldr	r3, [pc, #56]	@ (8008168 <vPortValidateInterruptPriority+0x80>)
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	429a      	cmp	r2, r3
 8008134:	d90b      	bls.n	800814e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008136:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800813a:	f383 8811 	msr	BASEPRI, r3
 800813e:	f3bf 8f6f 	isb	sy
 8008142:	f3bf 8f4f 	dsb	sy
 8008146:	603b      	str	r3, [r7, #0]
}
 8008148:	bf00      	nop
 800814a:	bf00      	nop
 800814c:	e7fd      	b.n	800814a <vPortValidateInterruptPriority+0x62>
	}
 800814e:	bf00      	nop
 8008150:	3714      	adds	r7, #20
 8008152:	46bd      	mov	sp, r7
 8008154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008158:	4770      	bx	lr
 800815a:	bf00      	nop
 800815c:	e000e3f0 	.word	0xe000e3f0
 8008160:	2000176c 	.word	0x2000176c
 8008164:	e000ed0c 	.word	0xe000ed0c
 8008168:	20001770 	.word	0x20001770

0800816c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800816c:	b580      	push	{r7, lr}
 800816e:	b08a      	sub	sp, #40	@ 0x28
 8008170:	af00      	add	r7, sp, #0
 8008172:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008174:	2300      	movs	r3, #0
 8008176:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008178:	f7fe fbe4 	bl	8006944 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800817c:	4b5c      	ldr	r3, [pc, #368]	@ (80082f0 <pvPortMalloc+0x184>)
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	2b00      	cmp	r3, #0
 8008182:	d101      	bne.n	8008188 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008184:	f000 f924 	bl	80083d0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008188:	4b5a      	ldr	r3, [pc, #360]	@ (80082f4 <pvPortMalloc+0x188>)
 800818a:	681a      	ldr	r2, [r3, #0]
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	4013      	ands	r3, r2
 8008190:	2b00      	cmp	r3, #0
 8008192:	f040 8095 	bne.w	80082c0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	2b00      	cmp	r3, #0
 800819a:	d01e      	beq.n	80081da <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800819c:	2208      	movs	r2, #8
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	4413      	add	r3, r2
 80081a2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	f003 0307 	and.w	r3, r3, #7
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d015      	beq.n	80081da <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	f023 0307 	bic.w	r3, r3, #7
 80081b4:	3308      	adds	r3, #8
 80081b6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	f003 0307 	and.w	r3, r3, #7
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d00b      	beq.n	80081da <pvPortMalloc+0x6e>
	__asm volatile
 80081c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081c6:	f383 8811 	msr	BASEPRI, r3
 80081ca:	f3bf 8f6f 	isb	sy
 80081ce:	f3bf 8f4f 	dsb	sy
 80081d2:	617b      	str	r3, [r7, #20]
}
 80081d4:	bf00      	nop
 80081d6:	bf00      	nop
 80081d8:	e7fd      	b.n	80081d6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d06f      	beq.n	80082c0 <pvPortMalloc+0x154>
 80081e0:	4b45      	ldr	r3, [pc, #276]	@ (80082f8 <pvPortMalloc+0x18c>)
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	687a      	ldr	r2, [r7, #4]
 80081e6:	429a      	cmp	r2, r3
 80081e8:	d86a      	bhi.n	80082c0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80081ea:	4b44      	ldr	r3, [pc, #272]	@ (80082fc <pvPortMalloc+0x190>)
 80081ec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80081ee:	4b43      	ldr	r3, [pc, #268]	@ (80082fc <pvPortMalloc+0x190>)
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80081f4:	e004      	b.n	8008200 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80081f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081f8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80081fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008202:	685b      	ldr	r3, [r3, #4]
 8008204:	687a      	ldr	r2, [r7, #4]
 8008206:	429a      	cmp	r2, r3
 8008208:	d903      	bls.n	8008212 <pvPortMalloc+0xa6>
 800820a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d1f1      	bne.n	80081f6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008212:	4b37      	ldr	r3, [pc, #220]	@ (80082f0 <pvPortMalloc+0x184>)
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008218:	429a      	cmp	r2, r3
 800821a:	d051      	beq.n	80082c0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800821c:	6a3b      	ldr	r3, [r7, #32]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	2208      	movs	r2, #8
 8008222:	4413      	add	r3, r2
 8008224:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008228:	681a      	ldr	r2, [r3, #0]
 800822a:	6a3b      	ldr	r3, [r7, #32]
 800822c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800822e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008230:	685a      	ldr	r2, [r3, #4]
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	1ad2      	subs	r2, r2, r3
 8008236:	2308      	movs	r3, #8
 8008238:	005b      	lsls	r3, r3, #1
 800823a:	429a      	cmp	r2, r3
 800823c:	d920      	bls.n	8008280 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800823e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	4413      	add	r3, r2
 8008244:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008246:	69bb      	ldr	r3, [r7, #24]
 8008248:	f003 0307 	and.w	r3, r3, #7
 800824c:	2b00      	cmp	r3, #0
 800824e:	d00b      	beq.n	8008268 <pvPortMalloc+0xfc>
	__asm volatile
 8008250:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008254:	f383 8811 	msr	BASEPRI, r3
 8008258:	f3bf 8f6f 	isb	sy
 800825c:	f3bf 8f4f 	dsb	sy
 8008260:	613b      	str	r3, [r7, #16]
}
 8008262:	bf00      	nop
 8008264:	bf00      	nop
 8008266:	e7fd      	b.n	8008264 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800826a:	685a      	ldr	r2, [r3, #4]
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	1ad2      	subs	r2, r2, r3
 8008270:	69bb      	ldr	r3, [r7, #24]
 8008272:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008276:	687a      	ldr	r2, [r7, #4]
 8008278:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800827a:	69b8      	ldr	r0, [r7, #24]
 800827c:	f000 f90a 	bl	8008494 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008280:	4b1d      	ldr	r3, [pc, #116]	@ (80082f8 <pvPortMalloc+0x18c>)
 8008282:	681a      	ldr	r2, [r3, #0]
 8008284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008286:	685b      	ldr	r3, [r3, #4]
 8008288:	1ad3      	subs	r3, r2, r3
 800828a:	4a1b      	ldr	r2, [pc, #108]	@ (80082f8 <pvPortMalloc+0x18c>)
 800828c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800828e:	4b1a      	ldr	r3, [pc, #104]	@ (80082f8 <pvPortMalloc+0x18c>)
 8008290:	681a      	ldr	r2, [r3, #0]
 8008292:	4b1b      	ldr	r3, [pc, #108]	@ (8008300 <pvPortMalloc+0x194>)
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	429a      	cmp	r2, r3
 8008298:	d203      	bcs.n	80082a2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800829a:	4b17      	ldr	r3, [pc, #92]	@ (80082f8 <pvPortMalloc+0x18c>)
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	4a18      	ldr	r2, [pc, #96]	@ (8008300 <pvPortMalloc+0x194>)
 80082a0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80082a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082a4:	685a      	ldr	r2, [r3, #4]
 80082a6:	4b13      	ldr	r3, [pc, #76]	@ (80082f4 <pvPortMalloc+0x188>)
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	431a      	orrs	r2, r3
 80082ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082ae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80082b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082b2:	2200      	movs	r2, #0
 80082b4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80082b6:	4b13      	ldr	r3, [pc, #76]	@ (8008304 <pvPortMalloc+0x198>)
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	3301      	adds	r3, #1
 80082bc:	4a11      	ldr	r2, [pc, #68]	@ (8008304 <pvPortMalloc+0x198>)
 80082be:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80082c0:	f7fe fb4e 	bl	8006960 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80082c4:	69fb      	ldr	r3, [r7, #28]
 80082c6:	f003 0307 	and.w	r3, r3, #7
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d00b      	beq.n	80082e6 <pvPortMalloc+0x17a>
	__asm volatile
 80082ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082d2:	f383 8811 	msr	BASEPRI, r3
 80082d6:	f3bf 8f6f 	isb	sy
 80082da:	f3bf 8f4f 	dsb	sy
 80082de:	60fb      	str	r3, [r7, #12]
}
 80082e0:	bf00      	nop
 80082e2:	bf00      	nop
 80082e4:	e7fd      	b.n	80082e2 <pvPortMalloc+0x176>
	return pvReturn;
 80082e6:	69fb      	ldr	r3, [r7, #28]
}
 80082e8:	4618      	mov	r0, r3
 80082ea:	3728      	adds	r7, #40	@ 0x28
 80082ec:	46bd      	mov	sp, r7
 80082ee:	bd80      	pop	{r7, pc}
 80082f0:	2000977c 	.word	0x2000977c
 80082f4:	20009790 	.word	0x20009790
 80082f8:	20009780 	.word	0x20009780
 80082fc:	20009774 	.word	0x20009774
 8008300:	20009784 	.word	0x20009784
 8008304:	20009788 	.word	0x20009788

08008308 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008308:	b580      	push	{r7, lr}
 800830a:	b086      	sub	sp, #24
 800830c:	af00      	add	r7, sp, #0
 800830e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	2b00      	cmp	r3, #0
 8008318:	d04f      	beq.n	80083ba <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800831a:	2308      	movs	r3, #8
 800831c:	425b      	negs	r3, r3
 800831e:	697a      	ldr	r2, [r7, #20]
 8008320:	4413      	add	r3, r2
 8008322:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008324:	697b      	ldr	r3, [r7, #20]
 8008326:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008328:	693b      	ldr	r3, [r7, #16]
 800832a:	685a      	ldr	r2, [r3, #4]
 800832c:	4b25      	ldr	r3, [pc, #148]	@ (80083c4 <vPortFree+0xbc>)
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	4013      	ands	r3, r2
 8008332:	2b00      	cmp	r3, #0
 8008334:	d10b      	bne.n	800834e <vPortFree+0x46>
	__asm volatile
 8008336:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800833a:	f383 8811 	msr	BASEPRI, r3
 800833e:	f3bf 8f6f 	isb	sy
 8008342:	f3bf 8f4f 	dsb	sy
 8008346:	60fb      	str	r3, [r7, #12]
}
 8008348:	bf00      	nop
 800834a:	bf00      	nop
 800834c:	e7fd      	b.n	800834a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800834e:	693b      	ldr	r3, [r7, #16]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	2b00      	cmp	r3, #0
 8008354:	d00b      	beq.n	800836e <vPortFree+0x66>
	__asm volatile
 8008356:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800835a:	f383 8811 	msr	BASEPRI, r3
 800835e:	f3bf 8f6f 	isb	sy
 8008362:	f3bf 8f4f 	dsb	sy
 8008366:	60bb      	str	r3, [r7, #8]
}
 8008368:	bf00      	nop
 800836a:	bf00      	nop
 800836c:	e7fd      	b.n	800836a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800836e:	693b      	ldr	r3, [r7, #16]
 8008370:	685a      	ldr	r2, [r3, #4]
 8008372:	4b14      	ldr	r3, [pc, #80]	@ (80083c4 <vPortFree+0xbc>)
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	4013      	ands	r3, r2
 8008378:	2b00      	cmp	r3, #0
 800837a:	d01e      	beq.n	80083ba <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800837c:	693b      	ldr	r3, [r7, #16]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	2b00      	cmp	r3, #0
 8008382:	d11a      	bne.n	80083ba <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008384:	693b      	ldr	r3, [r7, #16]
 8008386:	685a      	ldr	r2, [r3, #4]
 8008388:	4b0e      	ldr	r3, [pc, #56]	@ (80083c4 <vPortFree+0xbc>)
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	43db      	mvns	r3, r3
 800838e:	401a      	ands	r2, r3
 8008390:	693b      	ldr	r3, [r7, #16]
 8008392:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008394:	f7fe fad6 	bl	8006944 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008398:	693b      	ldr	r3, [r7, #16]
 800839a:	685a      	ldr	r2, [r3, #4]
 800839c:	4b0a      	ldr	r3, [pc, #40]	@ (80083c8 <vPortFree+0xc0>)
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	4413      	add	r3, r2
 80083a2:	4a09      	ldr	r2, [pc, #36]	@ (80083c8 <vPortFree+0xc0>)
 80083a4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80083a6:	6938      	ldr	r0, [r7, #16]
 80083a8:	f000 f874 	bl	8008494 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80083ac:	4b07      	ldr	r3, [pc, #28]	@ (80083cc <vPortFree+0xc4>)
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	3301      	adds	r3, #1
 80083b2:	4a06      	ldr	r2, [pc, #24]	@ (80083cc <vPortFree+0xc4>)
 80083b4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80083b6:	f7fe fad3 	bl	8006960 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80083ba:	bf00      	nop
 80083bc:	3718      	adds	r7, #24
 80083be:	46bd      	mov	sp, r7
 80083c0:	bd80      	pop	{r7, pc}
 80083c2:	bf00      	nop
 80083c4:	20009790 	.word	0x20009790
 80083c8:	20009780 	.word	0x20009780
 80083cc:	2000978c 	.word	0x2000978c

080083d0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80083d0:	b480      	push	{r7}
 80083d2:	b085      	sub	sp, #20
 80083d4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80083d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80083da:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80083dc:	4b27      	ldr	r3, [pc, #156]	@ (800847c <prvHeapInit+0xac>)
 80083de:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	f003 0307 	and.w	r3, r3, #7
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d00c      	beq.n	8008404 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	3307      	adds	r3, #7
 80083ee:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	f023 0307 	bic.w	r3, r3, #7
 80083f6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80083f8:	68ba      	ldr	r2, [r7, #8]
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	1ad3      	subs	r3, r2, r3
 80083fe:	4a1f      	ldr	r2, [pc, #124]	@ (800847c <prvHeapInit+0xac>)
 8008400:	4413      	add	r3, r2
 8008402:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008408:	4a1d      	ldr	r2, [pc, #116]	@ (8008480 <prvHeapInit+0xb0>)
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800840e:	4b1c      	ldr	r3, [pc, #112]	@ (8008480 <prvHeapInit+0xb0>)
 8008410:	2200      	movs	r2, #0
 8008412:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	68ba      	ldr	r2, [r7, #8]
 8008418:	4413      	add	r3, r2
 800841a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800841c:	2208      	movs	r2, #8
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	1a9b      	subs	r3, r3, r2
 8008422:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	f023 0307 	bic.w	r3, r3, #7
 800842a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	4a15      	ldr	r2, [pc, #84]	@ (8008484 <prvHeapInit+0xb4>)
 8008430:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008432:	4b14      	ldr	r3, [pc, #80]	@ (8008484 <prvHeapInit+0xb4>)
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	2200      	movs	r2, #0
 8008438:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800843a:	4b12      	ldr	r3, [pc, #72]	@ (8008484 <prvHeapInit+0xb4>)
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	2200      	movs	r2, #0
 8008440:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008446:	683b      	ldr	r3, [r7, #0]
 8008448:	68fa      	ldr	r2, [r7, #12]
 800844a:	1ad2      	subs	r2, r2, r3
 800844c:	683b      	ldr	r3, [r7, #0]
 800844e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008450:	4b0c      	ldr	r3, [pc, #48]	@ (8008484 <prvHeapInit+0xb4>)
 8008452:	681a      	ldr	r2, [r3, #0]
 8008454:	683b      	ldr	r3, [r7, #0]
 8008456:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008458:	683b      	ldr	r3, [r7, #0]
 800845a:	685b      	ldr	r3, [r3, #4]
 800845c:	4a0a      	ldr	r2, [pc, #40]	@ (8008488 <prvHeapInit+0xb8>)
 800845e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008460:	683b      	ldr	r3, [r7, #0]
 8008462:	685b      	ldr	r3, [r3, #4]
 8008464:	4a09      	ldr	r2, [pc, #36]	@ (800848c <prvHeapInit+0xbc>)
 8008466:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008468:	4b09      	ldr	r3, [pc, #36]	@ (8008490 <prvHeapInit+0xc0>)
 800846a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800846e:	601a      	str	r2, [r3, #0]
}
 8008470:	bf00      	nop
 8008472:	3714      	adds	r7, #20
 8008474:	46bd      	mov	sp, r7
 8008476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800847a:	4770      	bx	lr
 800847c:	20001774 	.word	0x20001774
 8008480:	20009774 	.word	0x20009774
 8008484:	2000977c 	.word	0x2000977c
 8008488:	20009784 	.word	0x20009784
 800848c:	20009780 	.word	0x20009780
 8008490:	20009790 	.word	0x20009790

08008494 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008494:	b480      	push	{r7}
 8008496:	b085      	sub	sp, #20
 8008498:	af00      	add	r7, sp, #0
 800849a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800849c:	4b28      	ldr	r3, [pc, #160]	@ (8008540 <prvInsertBlockIntoFreeList+0xac>)
 800849e:	60fb      	str	r3, [r7, #12]
 80084a0:	e002      	b.n	80084a8 <prvInsertBlockIntoFreeList+0x14>
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	60fb      	str	r3, [r7, #12]
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	687a      	ldr	r2, [r7, #4]
 80084ae:	429a      	cmp	r2, r3
 80084b0:	d8f7      	bhi.n	80084a2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	685b      	ldr	r3, [r3, #4]
 80084ba:	68ba      	ldr	r2, [r7, #8]
 80084bc:	4413      	add	r3, r2
 80084be:	687a      	ldr	r2, [r7, #4]
 80084c0:	429a      	cmp	r2, r3
 80084c2:	d108      	bne.n	80084d6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	685a      	ldr	r2, [r3, #4]
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	685b      	ldr	r3, [r3, #4]
 80084cc:	441a      	add	r2, r3
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	685b      	ldr	r3, [r3, #4]
 80084de:	68ba      	ldr	r2, [r7, #8]
 80084e0:	441a      	add	r2, r3
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	429a      	cmp	r2, r3
 80084e8:	d118      	bne.n	800851c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	681a      	ldr	r2, [r3, #0]
 80084ee:	4b15      	ldr	r3, [pc, #84]	@ (8008544 <prvInsertBlockIntoFreeList+0xb0>)
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	429a      	cmp	r2, r3
 80084f4:	d00d      	beq.n	8008512 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	685a      	ldr	r2, [r3, #4]
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	685b      	ldr	r3, [r3, #4]
 8008500:	441a      	add	r2, r3
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	681a      	ldr	r2, [r3, #0]
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	601a      	str	r2, [r3, #0]
 8008510:	e008      	b.n	8008524 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008512:	4b0c      	ldr	r3, [pc, #48]	@ (8008544 <prvInsertBlockIntoFreeList+0xb0>)
 8008514:	681a      	ldr	r2, [r3, #0]
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	601a      	str	r2, [r3, #0]
 800851a:	e003      	b.n	8008524 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	681a      	ldr	r2, [r3, #0]
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008524:	68fa      	ldr	r2, [r7, #12]
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	429a      	cmp	r2, r3
 800852a:	d002      	beq.n	8008532 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	687a      	ldr	r2, [r7, #4]
 8008530:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008532:	bf00      	nop
 8008534:	3714      	adds	r7, #20
 8008536:	46bd      	mov	sp, r7
 8008538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853c:	4770      	bx	lr
 800853e:	bf00      	nop
 8008540:	20009774 	.word	0x20009774
 8008544:	2000977c 	.word	0x2000977c

08008548 <memset>:
 8008548:	4402      	add	r2, r0
 800854a:	4603      	mov	r3, r0
 800854c:	4293      	cmp	r3, r2
 800854e:	d100      	bne.n	8008552 <memset+0xa>
 8008550:	4770      	bx	lr
 8008552:	f803 1b01 	strb.w	r1, [r3], #1
 8008556:	e7f9      	b.n	800854c <memset+0x4>

08008558 <_reclaim_reent>:
 8008558:	4b2d      	ldr	r3, [pc, #180]	@ (8008610 <_reclaim_reent+0xb8>)
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	4283      	cmp	r3, r0
 800855e:	b570      	push	{r4, r5, r6, lr}
 8008560:	4604      	mov	r4, r0
 8008562:	d053      	beq.n	800860c <_reclaim_reent+0xb4>
 8008564:	69c3      	ldr	r3, [r0, #28]
 8008566:	b31b      	cbz	r3, 80085b0 <_reclaim_reent+0x58>
 8008568:	68db      	ldr	r3, [r3, #12]
 800856a:	b163      	cbz	r3, 8008586 <_reclaim_reent+0x2e>
 800856c:	2500      	movs	r5, #0
 800856e:	69e3      	ldr	r3, [r4, #28]
 8008570:	68db      	ldr	r3, [r3, #12]
 8008572:	5959      	ldr	r1, [r3, r5]
 8008574:	b9b1      	cbnz	r1, 80085a4 <_reclaim_reent+0x4c>
 8008576:	3504      	adds	r5, #4
 8008578:	2d80      	cmp	r5, #128	@ 0x80
 800857a:	d1f8      	bne.n	800856e <_reclaim_reent+0x16>
 800857c:	69e3      	ldr	r3, [r4, #28]
 800857e:	4620      	mov	r0, r4
 8008580:	68d9      	ldr	r1, [r3, #12]
 8008582:	f000 f87b 	bl	800867c <_free_r>
 8008586:	69e3      	ldr	r3, [r4, #28]
 8008588:	6819      	ldr	r1, [r3, #0]
 800858a:	b111      	cbz	r1, 8008592 <_reclaim_reent+0x3a>
 800858c:	4620      	mov	r0, r4
 800858e:	f000 f875 	bl	800867c <_free_r>
 8008592:	69e3      	ldr	r3, [r4, #28]
 8008594:	689d      	ldr	r5, [r3, #8]
 8008596:	b15d      	cbz	r5, 80085b0 <_reclaim_reent+0x58>
 8008598:	4629      	mov	r1, r5
 800859a:	4620      	mov	r0, r4
 800859c:	682d      	ldr	r5, [r5, #0]
 800859e:	f000 f86d 	bl	800867c <_free_r>
 80085a2:	e7f8      	b.n	8008596 <_reclaim_reent+0x3e>
 80085a4:	680e      	ldr	r6, [r1, #0]
 80085a6:	4620      	mov	r0, r4
 80085a8:	f000 f868 	bl	800867c <_free_r>
 80085ac:	4631      	mov	r1, r6
 80085ae:	e7e1      	b.n	8008574 <_reclaim_reent+0x1c>
 80085b0:	6961      	ldr	r1, [r4, #20]
 80085b2:	b111      	cbz	r1, 80085ba <_reclaim_reent+0x62>
 80085b4:	4620      	mov	r0, r4
 80085b6:	f000 f861 	bl	800867c <_free_r>
 80085ba:	69e1      	ldr	r1, [r4, #28]
 80085bc:	b111      	cbz	r1, 80085c4 <_reclaim_reent+0x6c>
 80085be:	4620      	mov	r0, r4
 80085c0:	f000 f85c 	bl	800867c <_free_r>
 80085c4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80085c6:	b111      	cbz	r1, 80085ce <_reclaim_reent+0x76>
 80085c8:	4620      	mov	r0, r4
 80085ca:	f000 f857 	bl	800867c <_free_r>
 80085ce:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80085d0:	b111      	cbz	r1, 80085d8 <_reclaim_reent+0x80>
 80085d2:	4620      	mov	r0, r4
 80085d4:	f000 f852 	bl	800867c <_free_r>
 80085d8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80085da:	b111      	cbz	r1, 80085e2 <_reclaim_reent+0x8a>
 80085dc:	4620      	mov	r0, r4
 80085de:	f000 f84d 	bl	800867c <_free_r>
 80085e2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80085e4:	b111      	cbz	r1, 80085ec <_reclaim_reent+0x94>
 80085e6:	4620      	mov	r0, r4
 80085e8:	f000 f848 	bl	800867c <_free_r>
 80085ec:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80085ee:	b111      	cbz	r1, 80085f6 <_reclaim_reent+0x9e>
 80085f0:	4620      	mov	r0, r4
 80085f2:	f000 f843 	bl	800867c <_free_r>
 80085f6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80085f8:	b111      	cbz	r1, 8008600 <_reclaim_reent+0xa8>
 80085fa:	4620      	mov	r0, r4
 80085fc:	f000 f83e 	bl	800867c <_free_r>
 8008600:	6a23      	ldr	r3, [r4, #32]
 8008602:	b11b      	cbz	r3, 800860c <_reclaim_reent+0xb4>
 8008604:	4620      	mov	r0, r4
 8008606:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800860a:	4718      	bx	r3
 800860c:	bd70      	pop	{r4, r5, r6, pc}
 800860e:	bf00      	nop
 8008610:	20000010 	.word	0x20000010

08008614 <__libc_init_array>:
 8008614:	b570      	push	{r4, r5, r6, lr}
 8008616:	4d0d      	ldr	r5, [pc, #52]	@ (800864c <__libc_init_array+0x38>)
 8008618:	4c0d      	ldr	r4, [pc, #52]	@ (8008650 <__libc_init_array+0x3c>)
 800861a:	1b64      	subs	r4, r4, r5
 800861c:	10a4      	asrs	r4, r4, #2
 800861e:	2600      	movs	r6, #0
 8008620:	42a6      	cmp	r6, r4
 8008622:	d109      	bne.n	8008638 <__libc_init_array+0x24>
 8008624:	4d0b      	ldr	r5, [pc, #44]	@ (8008654 <__libc_init_array+0x40>)
 8008626:	4c0c      	ldr	r4, [pc, #48]	@ (8008658 <__libc_init_array+0x44>)
 8008628:	f000 fdae 	bl	8009188 <_init>
 800862c:	1b64      	subs	r4, r4, r5
 800862e:	10a4      	asrs	r4, r4, #2
 8008630:	2600      	movs	r6, #0
 8008632:	42a6      	cmp	r6, r4
 8008634:	d105      	bne.n	8008642 <__libc_init_array+0x2e>
 8008636:	bd70      	pop	{r4, r5, r6, pc}
 8008638:	f855 3b04 	ldr.w	r3, [r5], #4
 800863c:	4798      	blx	r3
 800863e:	3601      	adds	r6, #1
 8008640:	e7ee      	b.n	8008620 <__libc_init_array+0xc>
 8008642:	f855 3b04 	ldr.w	r3, [r5], #4
 8008646:	4798      	blx	r3
 8008648:	3601      	adds	r6, #1
 800864a:	e7f2      	b.n	8008632 <__libc_init_array+0x1e>
 800864c:	08009610 	.word	0x08009610
 8008650:	08009610 	.word	0x08009610
 8008654:	08009610 	.word	0x08009610
 8008658:	08009614 	.word	0x08009614

0800865c <__retarget_lock_acquire_recursive>:
 800865c:	4770      	bx	lr

0800865e <__retarget_lock_release_recursive>:
 800865e:	4770      	bx	lr

08008660 <memcpy>:
 8008660:	440a      	add	r2, r1
 8008662:	4291      	cmp	r1, r2
 8008664:	f100 33ff 	add.w	r3, r0, #4294967295
 8008668:	d100      	bne.n	800866c <memcpy+0xc>
 800866a:	4770      	bx	lr
 800866c:	b510      	push	{r4, lr}
 800866e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008672:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008676:	4291      	cmp	r1, r2
 8008678:	d1f9      	bne.n	800866e <memcpy+0xe>
 800867a:	bd10      	pop	{r4, pc}

0800867c <_free_r>:
 800867c:	b538      	push	{r3, r4, r5, lr}
 800867e:	4605      	mov	r5, r0
 8008680:	2900      	cmp	r1, #0
 8008682:	d041      	beq.n	8008708 <_free_r+0x8c>
 8008684:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008688:	1f0c      	subs	r4, r1, #4
 800868a:	2b00      	cmp	r3, #0
 800868c:	bfb8      	it	lt
 800868e:	18e4      	addlt	r4, r4, r3
 8008690:	f000 f83e 	bl	8008710 <__malloc_lock>
 8008694:	4a1d      	ldr	r2, [pc, #116]	@ (800870c <_free_r+0x90>)
 8008696:	6813      	ldr	r3, [r2, #0]
 8008698:	b933      	cbnz	r3, 80086a8 <_free_r+0x2c>
 800869a:	6063      	str	r3, [r4, #4]
 800869c:	6014      	str	r4, [r2, #0]
 800869e:	4628      	mov	r0, r5
 80086a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80086a4:	f000 b83a 	b.w	800871c <__malloc_unlock>
 80086a8:	42a3      	cmp	r3, r4
 80086aa:	d908      	bls.n	80086be <_free_r+0x42>
 80086ac:	6820      	ldr	r0, [r4, #0]
 80086ae:	1821      	adds	r1, r4, r0
 80086b0:	428b      	cmp	r3, r1
 80086b2:	bf01      	itttt	eq
 80086b4:	6819      	ldreq	r1, [r3, #0]
 80086b6:	685b      	ldreq	r3, [r3, #4]
 80086b8:	1809      	addeq	r1, r1, r0
 80086ba:	6021      	streq	r1, [r4, #0]
 80086bc:	e7ed      	b.n	800869a <_free_r+0x1e>
 80086be:	461a      	mov	r2, r3
 80086c0:	685b      	ldr	r3, [r3, #4]
 80086c2:	b10b      	cbz	r3, 80086c8 <_free_r+0x4c>
 80086c4:	42a3      	cmp	r3, r4
 80086c6:	d9fa      	bls.n	80086be <_free_r+0x42>
 80086c8:	6811      	ldr	r1, [r2, #0]
 80086ca:	1850      	adds	r0, r2, r1
 80086cc:	42a0      	cmp	r0, r4
 80086ce:	d10b      	bne.n	80086e8 <_free_r+0x6c>
 80086d0:	6820      	ldr	r0, [r4, #0]
 80086d2:	4401      	add	r1, r0
 80086d4:	1850      	adds	r0, r2, r1
 80086d6:	4283      	cmp	r3, r0
 80086d8:	6011      	str	r1, [r2, #0]
 80086da:	d1e0      	bne.n	800869e <_free_r+0x22>
 80086dc:	6818      	ldr	r0, [r3, #0]
 80086de:	685b      	ldr	r3, [r3, #4]
 80086e0:	6053      	str	r3, [r2, #4]
 80086e2:	4408      	add	r0, r1
 80086e4:	6010      	str	r0, [r2, #0]
 80086e6:	e7da      	b.n	800869e <_free_r+0x22>
 80086e8:	d902      	bls.n	80086f0 <_free_r+0x74>
 80086ea:	230c      	movs	r3, #12
 80086ec:	602b      	str	r3, [r5, #0]
 80086ee:	e7d6      	b.n	800869e <_free_r+0x22>
 80086f0:	6820      	ldr	r0, [r4, #0]
 80086f2:	1821      	adds	r1, r4, r0
 80086f4:	428b      	cmp	r3, r1
 80086f6:	bf04      	itt	eq
 80086f8:	6819      	ldreq	r1, [r3, #0]
 80086fa:	685b      	ldreq	r3, [r3, #4]
 80086fc:	6063      	str	r3, [r4, #4]
 80086fe:	bf04      	itt	eq
 8008700:	1809      	addeq	r1, r1, r0
 8008702:	6021      	streq	r1, [r4, #0]
 8008704:	6054      	str	r4, [r2, #4]
 8008706:	e7ca      	b.n	800869e <_free_r+0x22>
 8008708:	bd38      	pop	{r3, r4, r5, pc}
 800870a:	bf00      	nop
 800870c:	200098d0 	.word	0x200098d0

08008710 <__malloc_lock>:
 8008710:	4801      	ldr	r0, [pc, #4]	@ (8008718 <__malloc_lock+0x8>)
 8008712:	f7ff bfa3 	b.w	800865c <__retarget_lock_acquire_recursive>
 8008716:	bf00      	nop
 8008718:	200098cc 	.word	0x200098cc

0800871c <__malloc_unlock>:
 800871c:	4801      	ldr	r0, [pc, #4]	@ (8008724 <__malloc_unlock+0x8>)
 800871e:	f7ff bf9e 	b.w	800865e <__retarget_lock_release_recursive>
 8008722:	bf00      	nop
 8008724:	200098cc 	.word	0x200098cc

08008728 <sinf>:
 8008728:	ee10 3a10 	vmov	r3, s0
 800872c:	b507      	push	{r0, r1, r2, lr}
 800872e:	4a1f      	ldr	r2, [pc, #124]	@ (80087ac <sinf+0x84>)
 8008730:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008734:	4293      	cmp	r3, r2
 8008736:	d807      	bhi.n	8008748 <sinf+0x20>
 8008738:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 80087b0 <sinf+0x88>
 800873c:	2000      	movs	r0, #0
 800873e:	b003      	add	sp, #12
 8008740:	f85d eb04 	ldr.w	lr, [sp], #4
 8008744:	f000 b88e 	b.w	8008864 <__kernel_sinf>
 8008748:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800874c:	d304      	bcc.n	8008758 <sinf+0x30>
 800874e:	ee30 0a40 	vsub.f32	s0, s0, s0
 8008752:	b003      	add	sp, #12
 8008754:	f85d fb04 	ldr.w	pc, [sp], #4
 8008758:	4668      	mov	r0, sp
 800875a:	f000 f8cb 	bl	80088f4 <__ieee754_rem_pio2f>
 800875e:	f000 0003 	and.w	r0, r0, #3
 8008762:	2801      	cmp	r0, #1
 8008764:	d00a      	beq.n	800877c <sinf+0x54>
 8008766:	2802      	cmp	r0, #2
 8008768:	d00f      	beq.n	800878a <sinf+0x62>
 800876a:	b9c0      	cbnz	r0, 800879e <sinf+0x76>
 800876c:	eddd 0a01 	vldr	s1, [sp, #4]
 8008770:	ed9d 0a00 	vldr	s0, [sp]
 8008774:	2001      	movs	r0, #1
 8008776:	f000 f875 	bl	8008864 <__kernel_sinf>
 800877a:	e7ea      	b.n	8008752 <sinf+0x2a>
 800877c:	eddd 0a01 	vldr	s1, [sp, #4]
 8008780:	ed9d 0a00 	vldr	s0, [sp]
 8008784:	f000 f816 	bl	80087b4 <__kernel_cosf>
 8008788:	e7e3      	b.n	8008752 <sinf+0x2a>
 800878a:	eddd 0a01 	vldr	s1, [sp, #4]
 800878e:	ed9d 0a00 	vldr	s0, [sp]
 8008792:	2001      	movs	r0, #1
 8008794:	f000 f866 	bl	8008864 <__kernel_sinf>
 8008798:	eeb1 0a40 	vneg.f32	s0, s0
 800879c:	e7d9      	b.n	8008752 <sinf+0x2a>
 800879e:	eddd 0a01 	vldr	s1, [sp, #4]
 80087a2:	ed9d 0a00 	vldr	s0, [sp]
 80087a6:	f000 f805 	bl	80087b4 <__kernel_cosf>
 80087aa:	e7f5      	b.n	8008798 <sinf+0x70>
 80087ac:	3f490fd8 	.word	0x3f490fd8
 80087b0:	00000000 	.word	0x00000000

080087b4 <__kernel_cosf>:
 80087b4:	ee10 3a10 	vmov	r3, s0
 80087b8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80087bc:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 80087c0:	eef0 6a40 	vmov.f32	s13, s0
 80087c4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80087c8:	d204      	bcs.n	80087d4 <__kernel_cosf+0x20>
 80087ca:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 80087ce:	ee17 2a90 	vmov	r2, s15
 80087d2:	b342      	cbz	r2, 8008826 <__kernel_cosf+0x72>
 80087d4:	ee26 7aa6 	vmul.f32	s14, s13, s13
 80087d8:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8008844 <__kernel_cosf+0x90>
 80087dc:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8008848 <__kernel_cosf+0x94>
 80087e0:	4a1a      	ldr	r2, [pc, #104]	@ (800884c <__kernel_cosf+0x98>)
 80087e2:	eea7 6a27 	vfma.f32	s12, s14, s15
 80087e6:	4293      	cmp	r3, r2
 80087e8:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8008850 <__kernel_cosf+0x9c>
 80087ec:	eee6 7a07 	vfma.f32	s15, s12, s14
 80087f0:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8008854 <__kernel_cosf+0xa0>
 80087f4:	eea7 6a87 	vfma.f32	s12, s15, s14
 80087f8:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8008858 <__kernel_cosf+0xa4>
 80087fc:	eee6 7a07 	vfma.f32	s15, s12, s14
 8008800:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800885c <__kernel_cosf+0xa8>
 8008804:	eea7 6a87 	vfma.f32	s12, s15, s14
 8008808:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800880c:	ee26 6a07 	vmul.f32	s12, s12, s14
 8008810:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8008814:	eee7 0a06 	vfma.f32	s1, s14, s12
 8008818:	ee67 7a27 	vmul.f32	s15, s14, s15
 800881c:	d804      	bhi.n	8008828 <__kernel_cosf+0x74>
 800881e:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8008822:	ee30 0a67 	vsub.f32	s0, s0, s15
 8008826:	4770      	bx	lr
 8008828:	4a0d      	ldr	r2, [pc, #52]	@ (8008860 <__kernel_cosf+0xac>)
 800882a:	4293      	cmp	r3, r2
 800882c:	bf9a      	itte	ls
 800882e:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8008832:	ee07 3a10 	vmovls	s14, r3
 8008836:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800883a:	ee30 0a47 	vsub.f32	s0, s0, s14
 800883e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008842:	e7ec      	b.n	800881e <__kernel_cosf+0x6a>
 8008844:	ad47d74e 	.word	0xad47d74e
 8008848:	310f74f6 	.word	0x310f74f6
 800884c:	3e999999 	.word	0x3e999999
 8008850:	b493f27c 	.word	0xb493f27c
 8008854:	37d00d01 	.word	0x37d00d01
 8008858:	bab60b61 	.word	0xbab60b61
 800885c:	3d2aaaab 	.word	0x3d2aaaab
 8008860:	3f480000 	.word	0x3f480000

08008864 <__kernel_sinf>:
 8008864:	ee10 3a10 	vmov	r3, s0
 8008868:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800886c:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8008870:	d204      	bcs.n	800887c <__kernel_sinf+0x18>
 8008872:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8008876:	ee17 3a90 	vmov	r3, s15
 800887a:	b35b      	cbz	r3, 80088d4 <__kernel_sinf+0x70>
 800887c:	ee20 7a00 	vmul.f32	s14, s0, s0
 8008880:	eddf 7a15 	vldr	s15, [pc, #84]	@ 80088d8 <__kernel_sinf+0x74>
 8008884:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 80088dc <__kernel_sinf+0x78>
 8008888:	eea7 6a27 	vfma.f32	s12, s14, s15
 800888c:	eddf 7a14 	vldr	s15, [pc, #80]	@ 80088e0 <__kernel_sinf+0x7c>
 8008890:	eee6 7a07 	vfma.f32	s15, s12, s14
 8008894:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 80088e4 <__kernel_sinf+0x80>
 8008898:	eea7 6a87 	vfma.f32	s12, s15, s14
 800889c:	eddf 7a12 	vldr	s15, [pc, #72]	@ 80088e8 <__kernel_sinf+0x84>
 80088a0:	ee60 6a07 	vmul.f32	s13, s0, s14
 80088a4:	eee6 7a07 	vfma.f32	s15, s12, s14
 80088a8:	b930      	cbnz	r0, 80088b8 <__kernel_sinf+0x54>
 80088aa:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 80088ec <__kernel_sinf+0x88>
 80088ae:	eea7 6a27 	vfma.f32	s12, s14, s15
 80088b2:	eea6 0a26 	vfma.f32	s0, s12, s13
 80088b6:	4770      	bx	lr
 80088b8:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80088bc:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 80088c0:	eee0 7a86 	vfma.f32	s15, s1, s12
 80088c4:	eed7 0a87 	vfnms.f32	s1, s15, s14
 80088c8:	eddf 7a09 	vldr	s15, [pc, #36]	@ 80088f0 <__kernel_sinf+0x8c>
 80088cc:	eee6 0aa7 	vfma.f32	s1, s13, s15
 80088d0:	ee30 0a60 	vsub.f32	s0, s0, s1
 80088d4:	4770      	bx	lr
 80088d6:	bf00      	nop
 80088d8:	2f2ec9d3 	.word	0x2f2ec9d3
 80088dc:	b2d72f34 	.word	0xb2d72f34
 80088e0:	3638ef1b 	.word	0x3638ef1b
 80088e4:	b9500d01 	.word	0xb9500d01
 80088e8:	3c088889 	.word	0x3c088889
 80088ec:	be2aaaab 	.word	0xbe2aaaab
 80088f0:	3e2aaaab 	.word	0x3e2aaaab

080088f4 <__ieee754_rem_pio2f>:
 80088f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80088f6:	ee10 6a10 	vmov	r6, s0
 80088fa:	4b88      	ldr	r3, [pc, #544]	@ (8008b1c <__ieee754_rem_pio2f+0x228>)
 80088fc:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8008900:	429d      	cmp	r5, r3
 8008902:	b087      	sub	sp, #28
 8008904:	4604      	mov	r4, r0
 8008906:	d805      	bhi.n	8008914 <__ieee754_rem_pio2f+0x20>
 8008908:	2300      	movs	r3, #0
 800890a:	ed80 0a00 	vstr	s0, [r0]
 800890e:	6043      	str	r3, [r0, #4]
 8008910:	2000      	movs	r0, #0
 8008912:	e022      	b.n	800895a <__ieee754_rem_pio2f+0x66>
 8008914:	4b82      	ldr	r3, [pc, #520]	@ (8008b20 <__ieee754_rem_pio2f+0x22c>)
 8008916:	429d      	cmp	r5, r3
 8008918:	d83a      	bhi.n	8008990 <__ieee754_rem_pio2f+0x9c>
 800891a:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800891e:	2e00      	cmp	r6, #0
 8008920:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8008b24 <__ieee754_rem_pio2f+0x230>
 8008924:	4a80      	ldr	r2, [pc, #512]	@ (8008b28 <__ieee754_rem_pio2f+0x234>)
 8008926:	f023 030f 	bic.w	r3, r3, #15
 800892a:	dd18      	ble.n	800895e <__ieee754_rem_pio2f+0x6a>
 800892c:	4293      	cmp	r3, r2
 800892e:	ee70 7a47 	vsub.f32	s15, s0, s14
 8008932:	bf09      	itett	eq
 8008934:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8008b2c <__ieee754_rem_pio2f+0x238>
 8008938:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8008b30 <__ieee754_rem_pio2f+0x23c>
 800893c:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8008b34 <__ieee754_rem_pio2f+0x240>
 8008940:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8008944:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8008948:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800894c:	ed80 7a00 	vstr	s14, [r0]
 8008950:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8008954:	edc0 7a01 	vstr	s15, [r0, #4]
 8008958:	2001      	movs	r0, #1
 800895a:	b007      	add	sp, #28
 800895c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800895e:	4293      	cmp	r3, r2
 8008960:	ee70 7a07 	vadd.f32	s15, s0, s14
 8008964:	bf09      	itett	eq
 8008966:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8008b2c <__ieee754_rem_pio2f+0x238>
 800896a:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8008b30 <__ieee754_rem_pio2f+0x23c>
 800896e:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8008b34 <__ieee754_rem_pio2f+0x240>
 8008972:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8008976:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800897a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800897e:	ed80 7a00 	vstr	s14, [r0]
 8008982:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008986:	edc0 7a01 	vstr	s15, [r0, #4]
 800898a:	f04f 30ff 	mov.w	r0, #4294967295
 800898e:	e7e4      	b.n	800895a <__ieee754_rem_pio2f+0x66>
 8008990:	4b69      	ldr	r3, [pc, #420]	@ (8008b38 <__ieee754_rem_pio2f+0x244>)
 8008992:	429d      	cmp	r5, r3
 8008994:	d873      	bhi.n	8008a7e <__ieee754_rem_pio2f+0x18a>
 8008996:	f000 f8dd 	bl	8008b54 <fabsf>
 800899a:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8008b3c <__ieee754_rem_pio2f+0x248>
 800899e:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80089a2:	eee0 7a07 	vfma.f32	s15, s0, s14
 80089a6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80089aa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80089ae:	ee17 0a90 	vmov	r0, s15
 80089b2:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8008b24 <__ieee754_rem_pio2f+0x230>
 80089b6:	eea7 0a67 	vfms.f32	s0, s14, s15
 80089ba:	281f      	cmp	r0, #31
 80089bc:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8008b30 <__ieee754_rem_pio2f+0x23c>
 80089c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80089c4:	eeb1 6a47 	vneg.f32	s12, s14
 80089c8:	ee70 6a67 	vsub.f32	s13, s0, s15
 80089cc:	ee16 1a90 	vmov	r1, s13
 80089d0:	dc09      	bgt.n	80089e6 <__ieee754_rem_pio2f+0xf2>
 80089d2:	4a5b      	ldr	r2, [pc, #364]	@ (8008b40 <__ieee754_rem_pio2f+0x24c>)
 80089d4:	1e47      	subs	r7, r0, #1
 80089d6:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80089da:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 80089de:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80089e2:	4293      	cmp	r3, r2
 80089e4:	d107      	bne.n	80089f6 <__ieee754_rem_pio2f+0x102>
 80089e6:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 80089ea:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 80089ee:	2a08      	cmp	r2, #8
 80089f0:	ea4f 53e5 	mov.w	r3, r5, asr #23
 80089f4:	dc14      	bgt.n	8008a20 <__ieee754_rem_pio2f+0x12c>
 80089f6:	6021      	str	r1, [r4, #0]
 80089f8:	ed94 7a00 	vldr	s14, [r4]
 80089fc:	ee30 0a47 	vsub.f32	s0, s0, s14
 8008a00:	2e00      	cmp	r6, #0
 8008a02:	ee30 0a67 	vsub.f32	s0, s0, s15
 8008a06:	ed84 0a01 	vstr	s0, [r4, #4]
 8008a0a:	daa6      	bge.n	800895a <__ieee754_rem_pio2f+0x66>
 8008a0c:	eeb1 7a47 	vneg.f32	s14, s14
 8008a10:	eeb1 0a40 	vneg.f32	s0, s0
 8008a14:	ed84 7a00 	vstr	s14, [r4]
 8008a18:	ed84 0a01 	vstr	s0, [r4, #4]
 8008a1c:	4240      	negs	r0, r0
 8008a1e:	e79c      	b.n	800895a <__ieee754_rem_pio2f+0x66>
 8008a20:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8008b2c <__ieee754_rem_pio2f+0x238>
 8008a24:	eef0 6a40 	vmov.f32	s13, s0
 8008a28:	eee6 6a25 	vfma.f32	s13, s12, s11
 8008a2c:	ee70 7a66 	vsub.f32	s15, s0, s13
 8008a30:	eee6 7a25 	vfma.f32	s15, s12, s11
 8008a34:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8008b34 <__ieee754_rem_pio2f+0x240>
 8008a38:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8008a3c:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8008a40:	ee15 2a90 	vmov	r2, s11
 8008a44:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8008a48:	1a5b      	subs	r3, r3, r1
 8008a4a:	2b19      	cmp	r3, #25
 8008a4c:	dc04      	bgt.n	8008a58 <__ieee754_rem_pio2f+0x164>
 8008a4e:	edc4 5a00 	vstr	s11, [r4]
 8008a52:	eeb0 0a66 	vmov.f32	s0, s13
 8008a56:	e7cf      	b.n	80089f8 <__ieee754_rem_pio2f+0x104>
 8008a58:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8008b44 <__ieee754_rem_pio2f+0x250>
 8008a5c:	eeb0 0a66 	vmov.f32	s0, s13
 8008a60:	eea6 0a25 	vfma.f32	s0, s12, s11
 8008a64:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8008a68:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8008b48 <__ieee754_rem_pio2f+0x254>
 8008a6c:	eee6 7a25 	vfma.f32	s15, s12, s11
 8008a70:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8008a74:	ee30 7a67 	vsub.f32	s14, s0, s15
 8008a78:	ed84 7a00 	vstr	s14, [r4]
 8008a7c:	e7bc      	b.n	80089f8 <__ieee754_rem_pio2f+0x104>
 8008a7e:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8008a82:	d306      	bcc.n	8008a92 <__ieee754_rem_pio2f+0x19e>
 8008a84:	ee70 7a40 	vsub.f32	s15, s0, s0
 8008a88:	edc0 7a01 	vstr	s15, [r0, #4]
 8008a8c:	edc0 7a00 	vstr	s15, [r0]
 8008a90:	e73e      	b.n	8008910 <__ieee754_rem_pio2f+0x1c>
 8008a92:	15ea      	asrs	r2, r5, #23
 8008a94:	3a86      	subs	r2, #134	@ 0x86
 8008a96:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8008a9a:	ee07 3a90 	vmov	s15, r3
 8008a9e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8008aa2:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8008b4c <__ieee754_rem_pio2f+0x258>
 8008aa6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8008aaa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008aae:	ed8d 7a03 	vstr	s14, [sp, #12]
 8008ab2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8008ab6:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8008aba:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8008abe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008ac2:	ed8d 7a04 	vstr	s14, [sp, #16]
 8008ac6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8008aca:	eef5 7a40 	vcmp.f32	s15, #0.0
 8008ace:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ad2:	edcd 7a05 	vstr	s15, [sp, #20]
 8008ad6:	d11e      	bne.n	8008b16 <__ieee754_rem_pio2f+0x222>
 8008ad8:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8008adc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ae0:	bf0c      	ite	eq
 8008ae2:	2301      	moveq	r3, #1
 8008ae4:	2302      	movne	r3, #2
 8008ae6:	491a      	ldr	r1, [pc, #104]	@ (8008b50 <__ieee754_rem_pio2f+0x25c>)
 8008ae8:	9101      	str	r1, [sp, #4]
 8008aea:	2102      	movs	r1, #2
 8008aec:	9100      	str	r1, [sp, #0]
 8008aee:	a803      	add	r0, sp, #12
 8008af0:	4621      	mov	r1, r4
 8008af2:	f000 f837 	bl	8008b64 <__kernel_rem_pio2f>
 8008af6:	2e00      	cmp	r6, #0
 8008af8:	f6bf af2f 	bge.w	800895a <__ieee754_rem_pio2f+0x66>
 8008afc:	edd4 7a00 	vldr	s15, [r4]
 8008b00:	eef1 7a67 	vneg.f32	s15, s15
 8008b04:	edc4 7a00 	vstr	s15, [r4]
 8008b08:	edd4 7a01 	vldr	s15, [r4, #4]
 8008b0c:	eef1 7a67 	vneg.f32	s15, s15
 8008b10:	edc4 7a01 	vstr	s15, [r4, #4]
 8008b14:	e782      	b.n	8008a1c <__ieee754_rem_pio2f+0x128>
 8008b16:	2303      	movs	r3, #3
 8008b18:	e7e5      	b.n	8008ae6 <__ieee754_rem_pio2f+0x1f2>
 8008b1a:	bf00      	nop
 8008b1c:	3f490fd8 	.word	0x3f490fd8
 8008b20:	4016cbe3 	.word	0x4016cbe3
 8008b24:	3fc90f80 	.word	0x3fc90f80
 8008b28:	3fc90fd0 	.word	0x3fc90fd0
 8008b2c:	37354400 	.word	0x37354400
 8008b30:	37354443 	.word	0x37354443
 8008b34:	2e85a308 	.word	0x2e85a308
 8008b38:	43490f80 	.word	0x43490f80
 8008b3c:	3f22f984 	.word	0x3f22f984
 8008b40:	08009238 	.word	0x08009238
 8008b44:	2e85a300 	.word	0x2e85a300
 8008b48:	248d3132 	.word	0x248d3132
 8008b4c:	43800000 	.word	0x43800000
 8008b50:	080092b8 	.word	0x080092b8

08008b54 <fabsf>:
 8008b54:	ee10 3a10 	vmov	r3, s0
 8008b58:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008b5c:	ee00 3a10 	vmov	s0, r3
 8008b60:	4770      	bx	lr
	...

08008b64 <__kernel_rem_pio2f>:
 8008b64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b68:	ed2d 8b04 	vpush	{d8-d9}
 8008b6c:	b0d9      	sub	sp, #356	@ 0x164
 8008b6e:	4690      	mov	r8, r2
 8008b70:	9001      	str	r0, [sp, #4]
 8008b72:	4ab6      	ldr	r2, [pc, #728]	@ (8008e4c <__kernel_rem_pio2f+0x2e8>)
 8008b74:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8008b76:	f118 0f04 	cmn.w	r8, #4
 8008b7a:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8008b7e:	460f      	mov	r7, r1
 8008b80:	f103 3bff 	add.w	fp, r3, #4294967295
 8008b84:	db26      	blt.n	8008bd4 <__kernel_rem_pio2f+0x70>
 8008b86:	f1b8 0203 	subs.w	r2, r8, #3
 8008b8a:	bf48      	it	mi
 8008b8c:	f108 0204 	addmi.w	r2, r8, #4
 8008b90:	10d2      	asrs	r2, r2, #3
 8008b92:	1c55      	adds	r5, r2, #1
 8008b94:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8008b96:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8008e5c <__kernel_rem_pio2f+0x2f8>
 8008b9a:	00e8      	lsls	r0, r5, #3
 8008b9c:	eba2 060b 	sub.w	r6, r2, fp
 8008ba0:	9002      	str	r0, [sp, #8]
 8008ba2:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8008ba6:	eb0a 0c0b 	add.w	ip, sl, fp
 8008baa:	ac1c      	add	r4, sp, #112	@ 0x70
 8008bac:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8008bb0:	2000      	movs	r0, #0
 8008bb2:	4560      	cmp	r0, ip
 8008bb4:	dd10      	ble.n	8008bd8 <__kernel_rem_pio2f+0x74>
 8008bb6:	a91c      	add	r1, sp, #112	@ 0x70
 8008bb8:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8008bbc:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8008bc0:	2600      	movs	r6, #0
 8008bc2:	4556      	cmp	r6, sl
 8008bc4:	dc24      	bgt.n	8008c10 <__kernel_rem_pio2f+0xac>
 8008bc6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008bca:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8008e5c <__kernel_rem_pio2f+0x2f8>
 8008bce:	4684      	mov	ip, r0
 8008bd0:	2400      	movs	r4, #0
 8008bd2:	e016      	b.n	8008c02 <__kernel_rem_pio2f+0x9e>
 8008bd4:	2200      	movs	r2, #0
 8008bd6:	e7dc      	b.n	8008b92 <__kernel_rem_pio2f+0x2e>
 8008bd8:	42c6      	cmn	r6, r0
 8008bda:	bf5d      	ittte	pl
 8008bdc:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8008be0:	ee07 1a90 	vmovpl	s15, r1
 8008be4:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8008be8:	eef0 7a47 	vmovmi.f32	s15, s14
 8008bec:	ece4 7a01 	vstmia	r4!, {s15}
 8008bf0:	3001      	adds	r0, #1
 8008bf2:	e7de      	b.n	8008bb2 <__kernel_rem_pio2f+0x4e>
 8008bf4:	ecfe 6a01 	vldmia	lr!, {s13}
 8008bf8:	ed3c 7a01 	vldmdb	ip!, {s14}
 8008bfc:	eee6 7a87 	vfma.f32	s15, s13, s14
 8008c00:	3401      	adds	r4, #1
 8008c02:	455c      	cmp	r4, fp
 8008c04:	ddf6      	ble.n	8008bf4 <__kernel_rem_pio2f+0x90>
 8008c06:	ece9 7a01 	vstmia	r9!, {s15}
 8008c0a:	3601      	adds	r6, #1
 8008c0c:	3004      	adds	r0, #4
 8008c0e:	e7d8      	b.n	8008bc2 <__kernel_rem_pio2f+0x5e>
 8008c10:	a908      	add	r1, sp, #32
 8008c12:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008c16:	9104      	str	r1, [sp, #16]
 8008c18:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8008c1a:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8008e58 <__kernel_rem_pio2f+0x2f4>
 8008c1e:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8008e54 <__kernel_rem_pio2f+0x2f0>
 8008c22:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8008c26:	9203      	str	r2, [sp, #12]
 8008c28:	4654      	mov	r4, sl
 8008c2a:	00a2      	lsls	r2, r4, #2
 8008c2c:	9205      	str	r2, [sp, #20]
 8008c2e:	aa58      	add	r2, sp, #352	@ 0x160
 8008c30:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8008c34:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8008c38:	a944      	add	r1, sp, #272	@ 0x110
 8008c3a:	aa08      	add	r2, sp, #32
 8008c3c:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8008c40:	4694      	mov	ip, r2
 8008c42:	4626      	mov	r6, r4
 8008c44:	2e00      	cmp	r6, #0
 8008c46:	dc4c      	bgt.n	8008ce2 <__kernel_rem_pio2f+0x17e>
 8008c48:	4628      	mov	r0, r5
 8008c4a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008c4e:	f000 f9f1 	bl	8009034 <scalbnf>
 8008c52:	eeb0 8a40 	vmov.f32	s16, s0
 8008c56:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8008c5a:	ee28 0a00 	vmul.f32	s0, s16, s0
 8008c5e:	f000 fa4f 	bl	8009100 <floorf>
 8008c62:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8008c66:	eea0 8a67 	vfms.f32	s16, s0, s15
 8008c6a:	2d00      	cmp	r5, #0
 8008c6c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008c70:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8008c74:	ee17 9a90 	vmov	r9, s15
 8008c78:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008c7c:	ee38 8a67 	vsub.f32	s16, s16, s15
 8008c80:	dd41      	ble.n	8008d06 <__kernel_rem_pio2f+0x1a2>
 8008c82:	f104 3cff 	add.w	ip, r4, #4294967295
 8008c86:	a908      	add	r1, sp, #32
 8008c88:	f1c5 0e08 	rsb	lr, r5, #8
 8008c8c:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8008c90:	fa46 f00e 	asr.w	r0, r6, lr
 8008c94:	4481      	add	r9, r0
 8008c96:	fa00 f00e 	lsl.w	r0, r0, lr
 8008c9a:	1a36      	subs	r6, r6, r0
 8008c9c:	f1c5 0007 	rsb	r0, r5, #7
 8008ca0:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8008ca4:	4106      	asrs	r6, r0
 8008ca6:	2e00      	cmp	r6, #0
 8008ca8:	dd3c      	ble.n	8008d24 <__kernel_rem_pio2f+0x1c0>
 8008caa:	f04f 0e00 	mov.w	lr, #0
 8008cae:	f109 0901 	add.w	r9, r9, #1
 8008cb2:	4670      	mov	r0, lr
 8008cb4:	4574      	cmp	r4, lr
 8008cb6:	dc68      	bgt.n	8008d8a <__kernel_rem_pio2f+0x226>
 8008cb8:	2d00      	cmp	r5, #0
 8008cba:	dd03      	ble.n	8008cc4 <__kernel_rem_pio2f+0x160>
 8008cbc:	2d01      	cmp	r5, #1
 8008cbe:	d074      	beq.n	8008daa <__kernel_rem_pio2f+0x246>
 8008cc0:	2d02      	cmp	r5, #2
 8008cc2:	d07d      	beq.n	8008dc0 <__kernel_rem_pio2f+0x25c>
 8008cc4:	2e02      	cmp	r6, #2
 8008cc6:	d12d      	bne.n	8008d24 <__kernel_rem_pio2f+0x1c0>
 8008cc8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8008ccc:	ee30 8a48 	vsub.f32	s16, s0, s16
 8008cd0:	b340      	cbz	r0, 8008d24 <__kernel_rem_pio2f+0x1c0>
 8008cd2:	4628      	mov	r0, r5
 8008cd4:	9306      	str	r3, [sp, #24]
 8008cd6:	f000 f9ad 	bl	8009034 <scalbnf>
 8008cda:	9b06      	ldr	r3, [sp, #24]
 8008cdc:	ee38 8a40 	vsub.f32	s16, s16, s0
 8008ce0:	e020      	b.n	8008d24 <__kernel_rem_pio2f+0x1c0>
 8008ce2:	ee60 7a28 	vmul.f32	s15, s0, s17
 8008ce6:	3e01      	subs	r6, #1
 8008ce8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008cec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008cf0:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8008cf4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8008cf8:	ecac 0a01 	vstmia	ip!, {s0}
 8008cfc:	ed30 0a01 	vldmdb	r0!, {s0}
 8008d00:	ee37 0a80 	vadd.f32	s0, s15, s0
 8008d04:	e79e      	b.n	8008c44 <__kernel_rem_pio2f+0xe0>
 8008d06:	d105      	bne.n	8008d14 <__kernel_rem_pio2f+0x1b0>
 8008d08:	1e60      	subs	r0, r4, #1
 8008d0a:	a908      	add	r1, sp, #32
 8008d0c:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8008d10:	11f6      	asrs	r6, r6, #7
 8008d12:	e7c8      	b.n	8008ca6 <__kernel_rem_pio2f+0x142>
 8008d14:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8008d18:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8008d1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d20:	da31      	bge.n	8008d86 <__kernel_rem_pio2f+0x222>
 8008d22:	2600      	movs	r6, #0
 8008d24:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8008d28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d2c:	f040 8098 	bne.w	8008e60 <__kernel_rem_pio2f+0x2fc>
 8008d30:	1e60      	subs	r0, r4, #1
 8008d32:	2200      	movs	r2, #0
 8008d34:	4550      	cmp	r0, sl
 8008d36:	da4b      	bge.n	8008dd0 <__kernel_rem_pio2f+0x26c>
 8008d38:	2a00      	cmp	r2, #0
 8008d3a:	d065      	beq.n	8008e08 <__kernel_rem_pio2f+0x2a4>
 8008d3c:	3c01      	subs	r4, #1
 8008d3e:	ab08      	add	r3, sp, #32
 8008d40:	3d08      	subs	r5, #8
 8008d42:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d0f8      	beq.n	8008d3c <__kernel_rem_pio2f+0x1d8>
 8008d4a:	4628      	mov	r0, r5
 8008d4c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8008d50:	f000 f970 	bl	8009034 <scalbnf>
 8008d54:	1c63      	adds	r3, r4, #1
 8008d56:	aa44      	add	r2, sp, #272	@ 0x110
 8008d58:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8008e58 <__kernel_rem_pio2f+0x2f4>
 8008d5c:	0099      	lsls	r1, r3, #2
 8008d5e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8008d62:	4623      	mov	r3, r4
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	f280 80a9 	bge.w	8008ebc <__kernel_rem_pio2f+0x358>
 8008d6a:	4623      	mov	r3, r4
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	f2c0 80c7 	blt.w	8008f00 <__kernel_rem_pio2f+0x39c>
 8008d72:	aa44      	add	r2, sp, #272	@ 0x110
 8008d74:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8008d78:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8008e50 <__kernel_rem_pio2f+0x2ec>
 8008d7c:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8008e5c <__kernel_rem_pio2f+0x2f8>
 8008d80:	2000      	movs	r0, #0
 8008d82:	1ae2      	subs	r2, r4, r3
 8008d84:	e0b1      	b.n	8008eea <__kernel_rem_pio2f+0x386>
 8008d86:	2602      	movs	r6, #2
 8008d88:	e78f      	b.n	8008caa <__kernel_rem_pio2f+0x146>
 8008d8a:	f852 1b04 	ldr.w	r1, [r2], #4
 8008d8e:	b948      	cbnz	r0, 8008da4 <__kernel_rem_pio2f+0x240>
 8008d90:	b121      	cbz	r1, 8008d9c <__kernel_rem_pio2f+0x238>
 8008d92:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8008d96:	f842 1c04 	str.w	r1, [r2, #-4]
 8008d9a:	2101      	movs	r1, #1
 8008d9c:	f10e 0e01 	add.w	lr, lr, #1
 8008da0:	4608      	mov	r0, r1
 8008da2:	e787      	b.n	8008cb4 <__kernel_rem_pio2f+0x150>
 8008da4:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8008da8:	e7f5      	b.n	8008d96 <__kernel_rem_pio2f+0x232>
 8008daa:	f104 3cff 	add.w	ip, r4, #4294967295
 8008dae:	aa08      	add	r2, sp, #32
 8008db0:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8008db4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008db8:	a908      	add	r1, sp, #32
 8008dba:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8008dbe:	e781      	b.n	8008cc4 <__kernel_rem_pio2f+0x160>
 8008dc0:	f104 3cff 	add.w	ip, r4, #4294967295
 8008dc4:	aa08      	add	r2, sp, #32
 8008dc6:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8008dca:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8008dce:	e7f3      	b.n	8008db8 <__kernel_rem_pio2f+0x254>
 8008dd0:	a908      	add	r1, sp, #32
 8008dd2:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8008dd6:	3801      	subs	r0, #1
 8008dd8:	430a      	orrs	r2, r1
 8008dda:	e7ab      	b.n	8008d34 <__kernel_rem_pio2f+0x1d0>
 8008ddc:	3201      	adds	r2, #1
 8008dde:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8008de2:	2e00      	cmp	r6, #0
 8008de4:	d0fa      	beq.n	8008ddc <__kernel_rem_pio2f+0x278>
 8008de6:	9905      	ldr	r1, [sp, #20]
 8008de8:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8008dec:	eb0d 0001 	add.w	r0, sp, r1
 8008df0:	18e6      	adds	r6, r4, r3
 8008df2:	a91c      	add	r1, sp, #112	@ 0x70
 8008df4:	f104 0c01 	add.w	ip, r4, #1
 8008df8:	384c      	subs	r0, #76	@ 0x4c
 8008dfa:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8008dfe:	4422      	add	r2, r4
 8008e00:	4562      	cmp	r2, ip
 8008e02:	da04      	bge.n	8008e0e <__kernel_rem_pio2f+0x2aa>
 8008e04:	4614      	mov	r4, r2
 8008e06:	e710      	b.n	8008c2a <__kernel_rem_pio2f+0xc6>
 8008e08:	9804      	ldr	r0, [sp, #16]
 8008e0a:	2201      	movs	r2, #1
 8008e0c:	e7e7      	b.n	8008dde <__kernel_rem_pio2f+0x27a>
 8008e0e:	9903      	ldr	r1, [sp, #12]
 8008e10:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008e14:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8008e18:	9105      	str	r1, [sp, #20]
 8008e1a:	ee07 1a90 	vmov	s15, r1
 8008e1e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008e22:	2400      	movs	r4, #0
 8008e24:	ece6 7a01 	vstmia	r6!, {s15}
 8008e28:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8008e5c <__kernel_rem_pio2f+0x2f8>
 8008e2c:	46b1      	mov	r9, r6
 8008e2e:	455c      	cmp	r4, fp
 8008e30:	dd04      	ble.n	8008e3c <__kernel_rem_pio2f+0x2d8>
 8008e32:	ece0 7a01 	vstmia	r0!, {s15}
 8008e36:	f10c 0c01 	add.w	ip, ip, #1
 8008e3a:	e7e1      	b.n	8008e00 <__kernel_rem_pio2f+0x29c>
 8008e3c:	ecfe 6a01 	vldmia	lr!, {s13}
 8008e40:	ed39 7a01 	vldmdb	r9!, {s14}
 8008e44:	3401      	adds	r4, #1
 8008e46:	eee6 7a87 	vfma.f32	s15, s13, s14
 8008e4a:	e7f0      	b.n	8008e2e <__kernel_rem_pio2f+0x2ca>
 8008e4c:	080095fc 	.word	0x080095fc
 8008e50:	080095d0 	.word	0x080095d0
 8008e54:	43800000 	.word	0x43800000
 8008e58:	3b800000 	.word	0x3b800000
 8008e5c:	00000000 	.word	0x00000000
 8008e60:	9b02      	ldr	r3, [sp, #8]
 8008e62:	eeb0 0a48 	vmov.f32	s0, s16
 8008e66:	eba3 0008 	sub.w	r0, r3, r8
 8008e6a:	f000 f8e3 	bl	8009034 <scalbnf>
 8008e6e:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8008e54 <__kernel_rem_pio2f+0x2f0>
 8008e72:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8008e76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e7a:	db19      	blt.n	8008eb0 <__kernel_rem_pio2f+0x34c>
 8008e7c:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8008e58 <__kernel_rem_pio2f+0x2f4>
 8008e80:	ee60 7a27 	vmul.f32	s15, s0, s15
 8008e84:	aa08      	add	r2, sp, #32
 8008e86:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008e8a:	3508      	adds	r5, #8
 8008e8c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008e90:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8008e94:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008e98:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8008e9c:	ee10 3a10 	vmov	r3, s0
 8008ea0:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8008ea4:	ee17 3a90 	vmov	r3, s15
 8008ea8:	3401      	adds	r4, #1
 8008eaa:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8008eae:	e74c      	b.n	8008d4a <__kernel_rem_pio2f+0x1e6>
 8008eb0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8008eb4:	aa08      	add	r2, sp, #32
 8008eb6:	ee10 3a10 	vmov	r3, s0
 8008eba:	e7f6      	b.n	8008eaa <__kernel_rem_pio2f+0x346>
 8008ebc:	a808      	add	r0, sp, #32
 8008ebe:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8008ec2:	9001      	str	r0, [sp, #4]
 8008ec4:	ee07 0a90 	vmov	s15, r0
 8008ec8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008ecc:	3b01      	subs	r3, #1
 8008ece:	ee67 7a80 	vmul.f32	s15, s15, s0
 8008ed2:	ee20 0a07 	vmul.f32	s0, s0, s14
 8008ed6:	ed62 7a01 	vstmdb	r2!, {s15}
 8008eda:	e743      	b.n	8008d64 <__kernel_rem_pio2f+0x200>
 8008edc:	ecfc 6a01 	vldmia	ip!, {s13}
 8008ee0:	ecb5 7a01 	vldmia	r5!, {s14}
 8008ee4:	eee6 7a87 	vfma.f32	s15, s13, s14
 8008ee8:	3001      	adds	r0, #1
 8008eea:	4550      	cmp	r0, sl
 8008eec:	dc01      	bgt.n	8008ef2 <__kernel_rem_pio2f+0x38e>
 8008eee:	4290      	cmp	r0, r2
 8008ef0:	ddf4      	ble.n	8008edc <__kernel_rem_pio2f+0x378>
 8008ef2:	a858      	add	r0, sp, #352	@ 0x160
 8008ef4:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8008ef8:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8008efc:	3b01      	subs	r3, #1
 8008efe:	e735      	b.n	8008d6c <__kernel_rem_pio2f+0x208>
 8008f00:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8008f02:	2b02      	cmp	r3, #2
 8008f04:	dc09      	bgt.n	8008f1a <__kernel_rem_pio2f+0x3b6>
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	dc27      	bgt.n	8008f5a <__kernel_rem_pio2f+0x3f6>
 8008f0a:	d040      	beq.n	8008f8e <__kernel_rem_pio2f+0x42a>
 8008f0c:	f009 0007 	and.w	r0, r9, #7
 8008f10:	b059      	add	sp, #356	@ 0x164
 8008f12:	ecbd 8b04 	vpop	{d8-d9}
 8008f16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f1a:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8008f1c:	2b03      	cmp	r3, #3
 8008f1e:	d1f5      	bne.n	8008f0c <__kernel_rem_pio2f+0x3a8>
 8008f20:	aa30      	add	r2, sp, #192	@ 0xc0
 8008f22:	1f0b      	subs	r3, r1, #4
 8008f24:	4413      	add	r3, r2
 8008f26:	461a      	mov	r2, r3
 8008f28:	4620      	mov	r0, r4
 8008f2a:	2800      	cmp	r0, #0
 8008f2c:	dc50      	bgt.n	8008fd0 <__kernel_rem_pio2f+0x46c>
 8008f2e:	4622      	mov	r2, r4
 8008f30:	2a01      	cmp	r2, #1
 8008f32:	dc5d      	bgt.n	8008ff0 <__kernel_rem_pio2f+0x48c>
 8008f34:	ab30      	add	r3, sp, #192	@ 0xc0
 8008f36:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8008e5c <__kernel_rem_pio2f+0x2f8>
 8008f3a:	440b      	add	r3, r1
 8008f3c:	2c01      	cmp	r4, #1
 8008f3e:	dc67      	bgt.n	8009010 <__kernel_rem_pio2f+0x4ac>
 8008f40:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8008f44:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8008f48:	2e00      	cmp	r6, #0
 8008f4a:	d167      	bne.n	800901c <__kernel_rem_pio2f+0x4b8>
 8008f4c:	edc7 6a00 	vstr	s13, [r7]
 8008f50:	ed87 7a01 	vstr	s14, [r7, #4]
 8008f54:	edc7 7a02 	vstr	s15, [r7, #8]
 8008f58:	e7d8      	b.n	8008f0c <__kernel_rem_pio2f+0x3a8>
 8008f5a:	ab30      	add	r3, sp, #192	@ 0xc0
 8008f5c:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8008e5c <__kernel_rem_pio2f+0x2f8>
 8008f60:	440b      	add	r3, r1
 8008f62:	4622      	mov	r2, r4
 8008f64:	2a00      	cmp	r2, #0
 8008f66:	da24      	bge.n	8008fb2 <__kernel_rem_pio2f+0x44e>
 8008f68:	b34e      	cbz	r6, 8008fbe <__kernel_rem_pio2f+0x45a>
 8008f6a:	eef1 7a47 	vneg.f32	s15, s14
 8008f6e:	edc7 7a00 	vstr	s15, [r7]
 8008f72:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8008f76:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008f7a:	aa31      	add	r2, sp, #196	@ 0xc4
 8008f7c:	2301      	movs	r3, #1
 8008f7e:	429c      	cmp	r4, r3
 8008f80:	da20      	bge.n	8008fc4 <__kernel_rem_pio2f+0x460>
 8008f82:	b10e      	cbz	r6, 8008f88 <__kernel_rem_pio2f+0x424>
 8008f84:	eef1 7a67 	vneg.f32	s15, s15
 8008f88:	edc7 7a01 	vstr	s15, [r7, #4]
 8008f8c:	e7be      	b.n	8008f0c <__kernel_rem_pio2f+0x3a8>
 8008f8e:	ab30      	add	r3, sp, #192	@ 0xc0
 8008f90:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8008e5c <__kernel_rem_pio2f+0x2f8>
 8008f94:	440b      	add	r3, r1
 8008f96:	2c00      	cmp	r4, #0
 8008f98:	da05      	bge.n	8008fa6 <__kernel_rem_pio2f+0x442>
 8008f9a:	b10e      	cbz	r6, 8008fa0 <__kernel_rem_pio2f+0x43c>
 8008f9c:	eef1 7a67 	vneg.f32	s15, s15
 8008fa0:	edc7 7a00 	vstr	s15, [r7]
 8008fa4:	e7b2      	b.n	8008f0c <__kernel_rem_pio2f+0x3a8>
 8008fa6:	ed33 7a01 	vldmdb	r3!, {s14}
 8008faa:	3c01      	subs	r4, #1
 8008fac:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008fb0:	e7f1      	b.n	8008f96 <__kernel_rem_pio2f+0x432>
 8008fb2:	ed73 7a01 	vldmdb	r3!, {s15}
 8008fb6:	3a01      	subs	r2, #1
 8008fb8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008fbc:	e7d2      	b.n	8008f64 <__kernel_rem_pio2f+0x400>
 8008fbe:	eef0 7a47 	vmov.f32	s15, s14
 8008fc2:	e7d4      	b.n	8008f6e <__kernel_rem_pio2f+0x40a>
 8008fc4:	ecb2 7a01 	vldmia	r2!, {s14}
 8008fc8:	3301      	adds	r3, #1
 8008fca:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008fce:	e7d6      	b.n	8008f7e <__kernel_rem_pio2f+0x41a>
 8008fd0:	ed72 7a01 	vldmdb	r2!, {s15}
 8008fd4:	edd2 6a01 	vldr	s13, [r2, #4]
 8008fd8:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8008fdc:	3801      	subs	r0, #1
 8008fde:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008fe2:	ed82 7a00 	vstr	s14, [r2]
 8008fe6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008fea:	edc2 7a01 	vstr	s15, [r2, #4]
 8008fee:	e79c      	b.n	8008f2a <__kernel_rem_pio2f+0x3c6>
 8008ff0:	ed73 7a01 	vldmdb	r3!, {s15}
 8008ff4:	edd3 6a01 	vldr	s13, [r3, #4]
 8008ff8:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8008ffc:	3a01      	subs	r2, #1
 8008ffe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009002:	ed83 7a00 	vstr	s14, [r3]
 8009006:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800900a:	edc3 7a01 	vstr	s15, [r3, #4]
 800900e:	e78f      	b.n	8008f30 <__kernel_rem_pio2f+0x3cc>
 8009010:	ed33 7a01 	vldmdb	r3!, {s14}
 8009014:	3c01      	subs	r4, #1
 8009016:	ee77 7a87 	vadd.f32	s15, s15, s14
 800901a:	e78f      	b.n	8008f3c <__kernel_rem_pio2f+0x3d8>
 800901c:	eef1 6a66 	vneg.f32	s13, s13
 8009020:	eeb1 7a47 	vneg.f32	s14, s14
 8009024:	edc7 6a00 	vstr	s13, [r7]
 8009028:	ed87 7a01 	vstr	s14, [r7, #4]
 800902c:	eef1 7a67 	vneg.f32	s15, s15
 8009030:	e790      	b.n	8008f54 <__kernel_rem_pio2f+0x3f0>
 8009032:	bf00      	nop

08009034 <scalbnf>:
 8009034:	ee10 3a10 	vmov	r3, s0
 8009038:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800903c:	d02b      	beq.n	8009096 <scalbnf+0x62>
 800903e:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8009042:	d302      	bcc.n	800904a <scalbnf+0x16>
 8009044:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009048:	4770      	bx	lr
 800904a:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800904e:	d123      	bne.n	8009098 <scalbnf+0x64>
 8009050:	4b24      	ldr	r3, [pc, #144]	@ (80090e4 <scalbnf+0xb0>)
 8009052:	eddf 7a25 	vldr	s15, [pc, #148]	@ 80090e8 <scalbnf+0xb4>
 8009056:	4298      	cmp	r0, r3
 8009058:	ee20 0a27 	vmul.f32	s0, s0, s15
 800905c:	db17      	blt.n	800908e <scalbnf+0x5a>
 800905e:	ee10 3a10 	vmov	r3, s0
 8009062:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8009066:	3a19      	subs	r2, #25
 8009068:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800906c:	4288      	cmp	r0, r1
 800906e:	dd15      	ble.n	800909c <scalbnf+0x68>
 8009070:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 80090ec <scalbnf+0xb8>
 8009074:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 80090f0 <scalbnf+0xbc>
 8009078:	ee10 3a10 	vmov	r3, s0
 800907c:	eeb0 7a67 	vmov.f32	s14, s15
 8009080:	2b00      	cmp	r3, #0
 8009082:	bfb8      	it	lt
 8009084:	eef0 7a66 	vmovlt.f32	s15, s13
 8009088:	ee27 0a87 	vmul.f32	s0, s15, s14
 800908c:	4770      	bx	lr
 800908e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80090f4 <scalbnf+0xc0>
 8009092:	ee27 0a80 	vmul.f32	s0, s15, s0
 8009096:	4770      	bx	lr
 8009098:	0dd2      	lsrs	r2, r2, #23
 800909a:	e7e5      	b.n	8009068 <scalbnf+0x34>
 800909c:	4410      	add	r0, r2
 800909e:	28fe      	cmp	r0, #254	@ 0xfe
 80090a0:	dce6      	bgt.n	8009070 <scalbnf+0x3c>
 80090a2:	2800      	cmp	r0, #0
 80090a4:	dd06      	ble.n	80090b4 <scalbnf+0x80>
 80090a6:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80090aa:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80090ae:	ee00 3a10 	vmov	s0, r3
 80090b2:	4770      	bx	lr
 80090b4:	f110 0f16 	cmn.w	r0, #22
 80090b8:	da09      	bge.n	80090ce <scalbnf+0x9a>
 80090ba:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 80090f4 <scalbnf+0xc0>
 80090be:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 80090f8 <scalbnf+0xc4>
 80090c2:	ee10 3a10 	vmov	r3, s0
 80090c6:	eeb0 7a67 	vmov.f32	s14, s15
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	e7d9      	b.n	8009082 <scalbnf+0x4e>
 80090ce:	3019      	adds	r0, #25
 80090d0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80090d4:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80090d8:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 80090fc <scalbnf+0xc8>
 80090dc:	ee07 3a90 	vmov	s15, r3
 80090e0:	e7d7      	b.n	8009092 <scalbnf+0x5e>
 80090e2:	bf00      	nop
 80090e4:	ffff3cb0 	.word	0xffff3cb0
 80090e8:	4c000000 	.word	0x4c000000
 80090ec:	7149f2ca 	.word	0x7149f2ca
 80090f0:	f149f2ca 	.word	0xf149f2ca
 80090f4:	0da24260 	.word	0x0da24260
 80090f8:	8da24260 	.word	0x8da24260
 80090fc:	33000000 	.word	0x33000000

08009100 <floorf>:
 8009100:	ee10 3a10 	vmov	r3, s0
 8009104:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8009108:	3a7f      	subs	r2, #127	@ 0x7f
 800910a:	2a16      	cmp	r2, #22
 800910c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8009110:	dc2b      	bgt.n	800916a <floorf+0x6a>
 8009112:	2a00      	cmp	r2, #0
 8009114:	da12      	bge.n	800913c <floorf+0x3c>
 8009116:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800917c <floorf+0x7c>
 800911a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800911e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8009122:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009126:	dd06      	ble.n	8009136 <floorf+0x36>
 8009128:	2b00      	cmp	r3, #0
 800912a:	da24      	bge.n	8009176 <floorf+0x76>
 800912c:	2900      	cmp	r1, #0
 800912e:	4b14      	ldr	r3, [pc, #80]	@ (8009180 <floorf+0x80>)
 8009130:	bf08      	it	eq
 8009132:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8009136:	ee00 3a10 	vmov	s0, r3
 800913a:	4770      	bx	lr
 800913c:	4911      	ldr	r1, [pc, #68]	@ (8009184 <floorf+0x84>)
 800913e:	4111      	asrs	r1, r2
 8009140:	420b      	tst	r3, r1
 8009142:	d0fa      	beq.n	800913a <floorf+0x3a>
 8009144:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800917c <floorf+0x7c>
 8009148:	ee30 0a27 	vadd.f32	s0, s0, s15
 800914c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8009150:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009154:	ddef      	ble.n	8009136 <floorf+0x36>
 8009156:	2b00      	cmp	r3, #0
 8009158:	bfbe      	ittt	lt
 800915a:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800915e:	fa40 f202 	asrlt.w	r2, r0, r2
 8009162:	189b      	addlt	r3, r3, r2
 8009164:	ea23 0301 	bic.w	r3, r3, r1
 8009168:	e7e5      	b.n	8009136 <floorf+0x36>
 800916a:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800916e:	d3e4      	bcc.n	800913a <floorf+0x3a>
 8009170:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009174:	4770      	bx	lr
 8009176:	2300      	movs	r3, #0
 8009178:	e7dd      	b.n	8009136 <floorf+0x36>
 800917a:	bf00      	nop
 800917c:	7149f2ca 	.word	0x7149f2ca
 8009180:	bf800000 	.word	0xbf800000
 8009184:	007fffff 	.word	0x007fffff

08009188 <_init>:
 8009188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800918a:	bf00      	nop
 800918c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800918e:	bc08      	pop	{r3}
 8009190:	469e      	mov	lr, r3
 8009192:	4770      	bx	lr

08009194 <_fini>:
 8009194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009196:	bf00      	nop
 8009198:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800919a:	bc08      	pop	{r3}
 800919c:	469e      	mov	lr, r3
 800919e:	4770      	bx	lr
