<def f='llvm/llvm/include/llvm/Support/X86DisassemblerDecoderCommon.h' l='285' ll='294'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoder.h' l='582'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='123' c='_ZL6decodeN4llvm15X86Disassembler10OpcodeTypeENS0_18InstructionContextEhh'/>
<doc f='llvm/llvm/include/llvm/Support/X86DisassemblerDecoderCommon.h' l='283'>// Opcode types, which determine which decode table to use, both in the Intel
// manual and also for the decoder.</doc>
<use f='llvm/llvm/utils/TableGen/X86DisassemblerTables.h' l='251' c='_ZN4llvm15X86Disassembler18DisassemblerTables14setTableFieldsENS0_10OpcodeTypeENS0_18InstructionContextEhRKNS0_11ModRMFilterEtbbbbj'/>
<use f='llvm/llvm/utils/TableGen/X86DisassemblerTables.cpp' l='1068' c='_ZN4llvm15X86Disassembler18DisassemblerTables14setTableFieldsENS0_10OpcodeTypeENS0_18InstructionContextEhRKNS0_11ModRMFilterEtbbbbj'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='745' c='_ZNK4llvm15X86Disassembler17RecognizableInstr14emitDecodePathERNS0_18DisassemblerTablesE'/>
