ENTITY Test IS PORT(
	a, b, c: IN STD_LOGIC;
	q: OUT STD_LOGIC
);
END Test;

architecture arch OF Test IS
	signal pomocni1, pomocni2: STD_LOGIC;
BEGIN
mapiranje: ENTITY work.sklopI port map (a, b, pomocni1);
mapiranje2: ENTITY work.sklopNOR port map (a => a, b => b, f => pomocni2);
mapiranje3: ENTITY work.sklopOR port map (pomocni1, pomocni2, q);
END arch;
	