// Seed: 3091547226
module module_0 (
    input uwire id_0,
    output supply1 id_1,
    input tri id_2,
    input tri0 id_3,
    input wand id_4,
    input tri0 id_5,
    output wire id_6,
    output uwire id_7,
    output wor id_8,
    output supply1 id_9,
    output tri0 id_10,
    output tri id_11,
    input tri id_12,
    output supply0 id_13,
    output uwire id_14
    , id_23,
    output tri id_15,
    output tri1 id_16,
    output tri0 id_17,
    output wand id_18,
    output uwire id_19,
    input supply1 id_20,
    input tri1 id_21
);
  assign id_23[-1'd0] = (1);
  wire id_24;
  wire id_25;
  wire id_26;
endmodule
module module_1 (
    output supply0 id_0,
    output wor id_1,
    input wor id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply0 id_5,
    input wor id_6,
    input wand id_7,
    input uwire id_8,
    input wor id_9,
    input tri1 id_10,
    input wand id_11,
    output supply0 id_12,
    output wor id_13,
    output wire id_14,
    output wand id_15,
    input wand id_16,
    output tri0 id_17
);
  wire id_19;
  module_0 modCall_1 (
      id_4,
      id_13,
      id_6,
      id_5,
      id_3,
      id_3,
      id_17,
      id_14,
      id_15,
      id_0,
      id_14,
      id_17,
      id_10,
      id_13,
      id_0,
      id_1,
      id_14,
      id_12,
      id_17,
      id_14,
      id_9,
      id_16
  );
  assign modCall_1.id_3 = 0;
  logic id_20;
  logic [1 : 1 'b0] id_21;
endmodule
