{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555024934061 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555024934069 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 11 17:22:13 2019 " "Processing started: Thu Apr 11 17:22:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555024934069 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555024934069 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARMV4 -c ARMV4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ARMV4 -c ARMV4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555024934070 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555024935281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/xor_a.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/xor_a.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_A " "Found entity 1: xor_A" {  } { { "ALU/xor_A.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/xor_A.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555024951698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555024951698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/tb_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/tb_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ALU " "Found entity 1: tb_ALU" {  } { { "ALU/tb_ALU.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/tb_ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555024951704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555024951704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "ALU/sumador.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555024951712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555024951712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/simpleadder.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/simpleadder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simpleAdder " "Found entity 1: simpleAdder" {  } { { "ALU/simpleAdder.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/simpleAdder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555024951718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555024951718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/right_shift_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/right_shift_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 right_shift_logic " "Found entity 1: right_shift_logic" {  } { { "ALU/right_shift_logic.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/right_shift_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555024951722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555024951722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/right_shift_arithmetic.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/right_shift_arithmetic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 right_shift_arithmetic " "Found entity 1: right_shift_arithmetic" {  } { { "ALU/right_shift_arithmetic.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/right_shift_arithmetic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555024951732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555024951732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/or_a.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/or_a.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_A " "Found entity 1: or_A" {  } { { "ALU/or_A.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/or_A.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555024951737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555024951737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/not_a.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/not_a.sv" { { "Info" "ISGN_ENTITY_NAME" "1 not_A " "Found entity 1: not_A" {  } { { "ALU/not_A.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/not_A.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555024951746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555024951746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/mux_sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/mux_sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_Sumador " "Found entity 1: mux_Sumador" {  } { { "ALU/mux_Sumador.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/mux_Sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555024951751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555024951751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/mux_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/mux_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ALU " "Found entity 1: mux_ALU" {  } { { "ALU/mux_ALU.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/mux_ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555024951756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555024951756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/left_shift_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/left_shift_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 left_shift_logic " "Found entity 1: left_shift_logic" {  } { { "ALU/left_shift_logic.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/left_shift_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555024951766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555024951766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/left_shift_arithmetic.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/left_shift_arithmetic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 left_shift_arithmetic " "Found entity 1: left_shift_arithmetic" {  } { { "ALU/left_shift_arithmetic.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/left_shift_arithmetic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555024951772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555024951772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flags.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flags.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flags " "Found entity 1: flags" {  } { { "ALU/flags.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/flags.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555024951783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555024951783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/and_a.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/and_a.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_A " "Found entity 1: and_A" {  } { { "ALU/and_A.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/and_A.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555024951788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555024951788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu_n_bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu_n_bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_N_bits " "Found entity 1: ALU_N_bits" {  } { { "ALU/ALU_N_bits.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/ALU_N_bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555024951797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555024951797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_register_file " "Found entity 1: tb_register_file" {  } { { "tb_register_file.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/tb_register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555024951803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555024951803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_instruction_memory " "Found entity 1: tb_instruction_memory" {  } { { "tb_instruction_memory.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/tb_instruction_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555024951810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555024951810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxarm.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxarm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxARM " "Found entity 1: muxARM" {  } { { "muxARM.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/muxARM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555024951818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555024951818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_muxarm.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_muxarm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_muxARM " "Found entity 1: tb_muxARM" {  } { { "tb_muxARM.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/tb_muxARM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555024951823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555024951823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adderarm.sv 1 1 " "Found 1 design units, including 1 entities, in source file adderarm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adderARM " "Found entity 1: adderARM" {  } { { "adderARM.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/adderARM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555024951831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555024951831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_adderarm.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_adderarm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_adderARM " "Found entity 1: tb_adderARM" {  } { { "tb_adderARM.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/tb_adderARM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555024951836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555024951836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_REG " "Found entity 1: PC_REG" {  } { { "PC_REG.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/PC_REG.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555024951841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555024951841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pc_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_pc_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_PC_REG " "Found entity 1: tb_PC_REG" {  } { { "tb_PC_REG.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/tb_PC_REG.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555024951849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555024951849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/instruction_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555024951854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555024951854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/data_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555024951863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555024951863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_data_memory " "Found entity 1: tb_data_memory" {  } { { "tb_data_memory.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/tb_data_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555024951870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555024951870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555024951882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555024951882 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(14) " "Verilog HDL warning at extend.sv(14): extended using \"x\" or \"z\"" {  } { { "extend.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/extend.sv" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1555024951888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555024951889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555024951889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_extend " "Found entity 1: tb_extend" {  } { { "tb_extend.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/tb_extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555024951901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555024951901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_path.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/data_path.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555024951907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555024951907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_data_path.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_data_path.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_data_path " "Found entity 1: tb_data_path" {  } { { "tb_data_path.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/tb_data_path.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555024951918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555024951918 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(102) " "Verilog HDL warning at decoder.sv(102): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/decoder.sv" 102 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1555024951923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555024951924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555024951924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_decoder " "Found entity 1: tb_decoder" {  } { { "tb_decoder.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/tb_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555024951934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555024951934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditions.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditions.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conditions " "Found entity 1: conditions" {  } { { "conditions.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/conditions.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555024951940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555024951940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_en.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_en.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REG_EN " "Found entity 1: REG_EN" {  } { { "REG_EN.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/REG_EN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555024951951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555024951951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_reg_en.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_reg_en.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_REG_EN " "Found entity 1: tb_REG_EN" {  } { { "tb_REG_EN.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/tb_REG_EN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555024951957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555024951957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditional_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditional_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conditional_logic " "Found entity 1: conditional_logic" {  } { { "conditional_logic.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/conditional_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555024951968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555024951968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "armv4.sv 1 1 " "Found 1 design units, including 1 entities, in source file armv4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ARMV4 " "Found entity 1: ARMV4" {  } { { "ARMV4.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ARMV4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555024951973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555024951973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555024951985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555024951985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_armv4.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_armv4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ARMV4 " "Found entity 1: tb_ARMV4" {  } { { "tb_ARMV4.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/tb_ARMV4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555024951993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555024951993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_PROCESSOR " "Found entity 1: tb_PROCESSOR" {  } { { "tb_PROCESSOR.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/tb_PROCESSOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555024952005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555024952005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PROCESSOR " "Found entity 1: PROCESSOR" {  } { { "PROCESSOR.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/PROCESSOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555024952015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555024952015 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PROCESSOR " "Elaborating entity \"PROCESSOR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1555024952098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:instruction_memory_unit " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:instruction_memory_unit\"" {  } { { "PROCESSOR.sv" "instruction_memory_unit" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/PROCESSOR.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555024952102 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 instruction_memory.sv(5) " "Net \"memory.data_a\" at instruction_memory.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/instruction_memory.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555024952114 "|PROCESSOR|instruction_memory:instruction_memory_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 instruction_memory.sv(5) " "Net \"memory.waddr_a\" at instruction_memory.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/instruction_memory.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555024952115 "|PROCESSOR|instruction_memory:instruction_memory_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 instruction_memory.sv(5) " "Net \"memory.we_a\" at instruction_memory.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/instruction_memory.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555024952115 "|PROCESSOR|instruction_memory:instruction_memory_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ARMV4 ARMV4:ARMV4_unit " "Elaborating entity \"ARMV4\" for hierarchy \"ARMV4:ARMV4_unit\"" {  } { { "PROCESSOR.sv" "ARMV4_unit" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/PROCESSOR.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555024952134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit ARMV4:ARMV4_unit\|control_unit:control_unit_unit " "Elaborating entity \"control_unit\" for hierarchy \"ARMV4:ARMV4_unit\|control_unit:control_unit_unit\"" {  } { { "ARMV4.sv" "control_unit_unit" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ARMV4.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555024952156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder ARMV4:ARMV4_unit\|control_unit:control_unit_unit\|decoder:decoder_unit " "Elaborating entity \"decoder\" for hierarchy \"ARMV4:ARMV4_unit\|control_unit:control_unit_unit\|decoder:decoder_unit\"" {  } { { "control_unit.sv" "decoder_unit" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/control_unit.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555024952170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conditional_logic ARMV4:ARMV4_unit\|control_unit:control_unit_unit\|conditional_logic:conditional_logic_unit " "Elaborating entity \"conditional_logic\" for hierarchy \"ARMV4:ARMV4_unit\|control_unit:control_unit_unit\|conditional_logic:conditional_logic_unit\"" {  } { { "control_unit.sv" "conditional_logic_unit" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/control_unit.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555024952189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_EN ARMV4:ARMV4_unit\|control_unit:control_unit_unit\|conditional_logic:conditional_logic_unit\|REG_EN:reg_1 " "Elaborating entity \"REG_EN\" for hierarchy \"ARMV4:ARMV4_unit\|control_unit:control_unit_unit\|conditional_logic:conditional_logic_unit\|REG_EN:reg_1\"" {  } { { "conditional_logic.sv" "reg_1" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/conditional_logic.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555024952206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conditions ARMV4:ARMV4_unit\|control_unit:control_unit_unit\|conditional_logic:conditional_logic_unit\|conditions:conditions_unit " "Elaborating entity \"conditions\" for hierarchy \"ARMV4:ARMV4_unit\|control_unit:control_unit_unit\|conditional_logic:conditional_logic_unit\|conditions:conditions_unit\"" {  } { { "conditional_logic.sv" "conditions_unit" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/conditional_logic.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555024952223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path ARMV4:ARMV4_unit\|data_path:datapath_unit " "Elaborating entity \"data_path\" for hierarchy \"ARMV4:ARMV4_unit\|data_path:datapath_unit\"" {  } { { "ARMV4.sv" "datapath_unit" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ARMV4.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555024952238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxARM ARMV4:ARMV4_unit\|data_path:datapath_unit\|muxARM:muxPC " "Elaborating entity \"muxARM\" for hierarchy \"ARMV4:ARMV4_unit\|data_path:datapath_unit\|muxARM:muxPC\"" {  } { { "data_path.sv" "muxPC" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/data_path.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555024952267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_REG ARMV4:ARMV4_unit\|data_path:datapath_unit\|PC_REG:PC_REG_unit " "Elaborating entity \"PC_REG\" for hierarchy \"ARMV4:ARMV4_unit\|data_path:datapath_unit\|PC_REG:PC_REG_unit\"" {  } { { "data_path.sv" "PC_REG_unit" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/data_path.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555024952284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adderARM ARMV4:ARMV4_unit\|data_path:datapath_unit\|adderARM:adderPCPLUS4 " "Elaborating entity \"adderARM\" for hierarchy \"ARMV4:ARMV4_unit\|data_path:datapath_unit\|adderARM:adderPCPLUS4\"" {  } { { "data_path.sv" "adderPCPLUS4" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/data_path.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555024952298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxARM ARMV4:ARMV4_unit\|data_path:datapath_unit\|muxARM:muxRA1 " "Elaborating entity \"muxARM\" for hierarchy \"ARMV4:ARMV4_unit\|data_path:datapath_unit\|muxARM:muxRA1\"" {  } { { "data_path.sv" "muxRA1" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/data_path.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555024952309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file ARMV4:ARMV4_unit\|data_path:datapath_unit\|register_file:register_file_unit " "Elaborating entity \"register_file\" for hierarchy \"ARMV4:ARMV4_unit\|data_path:datapath_unit\|register_file:register_file_unit\"" {  } { { "data_path.sv" "register_file_unit" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/data_path.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555024952319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend ARMV4:ARMV4_unit\|data_path:datapath_unit\|extend:extend_unit " "Elaborating entity \"extend\" for hierarchy \"ARMV4:ARMV4_unit\|data_path:datapath_unit\|extend:extend_unit\"" {  } { { "data_path.sv" "extend_unit" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/data_path.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555024952341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_N_bits ARMV4:ARMV4_unit\|data_path:datapath_unit\|ALU_N_bits:ALU " "Elaborating entity \"ALU_N_bits\" for hierarchy \"ARMV4:ARMV4_unit\|data_path:datapath_unit\|ALU_N_bits:ALU\"" {  } { { "data_path.sv" "ALU" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/data_path.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555024952357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_Sumador ARMV4:ARMV4_unit\|data_path:datapath_unit\|ALU_N_bits:ALU\|mux_Sumador:mux_S " "Elaborating entity \"mux_Sumador\" for hierarchy \"ARMV4:ARMV4_unit\|data_path:datapath_unit\|ALU_N_bits:ALU\|mux_Sumador:mux_S\"" {  } { { "ALU/ALU_N_bits.sv" "mux_S" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/ALU_N_bits.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555024952388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador ARMV4:ARMV4_unit\|data_path:datapath_unit\|ALU_N_bits:ALU\|sumador:suma_F " "Elaborating entity \"sumador\" for hierarchy \"ARMV4:ARMV4_unit\|data_path:datapath_unit\|ALU_N_bits:ALU\|sumador:suma_F\"" {  } { { "ALU/ALU_N_bits.sv" "suma_F" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/ALU_N_bits.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555024952401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_A ARMV4:ARMV4_unit\|data_path:datapath_unit\|ALU_N_bits:ALU\|and_A:and_F " "Elaborating entity \"and_A\" for hierarchy \"ARMV4:ARMV4_unit\|data_path:datapath_unit\|ALU_N_bits:ALU\|and_A:and_F\"" {  } { { "ALU/ALU_N_bits.sv" "and_F" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/ALU_N_bits.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555024952413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_A ARMV4:ARMV4_unit\|data_path:datapath_unit\|ALU_N_bits:ALU\|or_A:or_F " "Elaborating entity \"or_A\" for hierarchy \"ARMV4:ARMV4_unit\|data_path:datapath_unit\|ALU_N_bits:ALU\|or_A:or_F\"" {  } { { "ALU/ALU_N_bits.sv" "or_F" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/ALU_N_bits.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555024952423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_A ARMV4:ARMV4_unit\|data_path:datapath_unit\|ALU_N_bits:ALU\|xor_A:xor_F " "Elaborating entity \"xor_A\" for hierarchy \"ARMV4:ARMV4_unit\|data_path:datapath_unit\|ALU_N_bits:ALU\|xor_A:xor_F\"" {  } { { "ALU/ALU_N_bits.sv" "xor_F" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/ALU_N_bits.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555024952437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_A ARMV4:ARMV4_unit\|data_path:datapath_unit\|ALU_N_bits:ALU\|not_A:not_F " "Elaborating entity \"not_A\" for hierarchy \"ARMV4:ARMV4_unit\|data_path:datapath_unit\|ALU_N_bits:ALU\|not_A:not_F\"" {  } { { "ALU/ALU_N_bits.sv" "not_F" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/ALU_N_bits.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555024952450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shift_arithmetic ARMV4:ARMV4_unit\|data_path:datapath_unit\|ALU_N_bits:ALU\|left_shift_arithmetic:lsa " "Elaborating entity \"left_shift_arithmetic\" for hierarchy \"ARMV4:ARMV4_unit\|data_path:datapath_unit\|ALU_N_bits:ALU\|left_shift_arithmetic:lsa\"" {  } { { "ALU/ALU_N_bits.sv" "lsa" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/ALU_N_bits.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555024952462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_shift_arithmetic ARMV4:ARMV4_unit\|data_path:datapath_unit\|ALU_N_bits:ALU\|right_shift_arithmetic:rsa " "Elaborating entity \"right_shift_arithmetic\" for hierarchy \"ARMV4:ARMV4_unit\|data_path:datapath_unit\|ALU_N_bits:ALU\|right_shift_arithmetic:rsa\"" {  } { { "ALU/ALU_N_bits.sv" "rsa" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/ALU_N_bits.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555024952479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shift_logic ARMV4:ARMV4_unit\|data_path:datapath_unit\|ALU_N_bits:ALU\|left_shift_logic:lsl " "Elaborating entity \"left_shift_logic\" for hierarchy \"ARMV4:ARMV4_unit\|data_path:datapath_unit\|ALU_N_bits:ALU\|left_shift_logic:lsl\"" {  } { { "ALU/ALU_N_bits.sv" "lsl" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/ALU_N_bits.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555024952494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_shift_logic ARMV4:ARMV4_unit\|data_path:datapath_unit\|ALU_N_bits:ALU\|right_shift_logic:rsl " "Elaborating entity \"right_shift_logic\" for hierarchy \"ARMV4:ARMV4_unit\|data_path:datapath_unit\|ALU_N_bits:ALU\|right_shift_logic:rsl\"" {  } { { "ALU/ALU_N_bits.sv" "rsl" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/ALU_N_bits.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555024952511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ALU ARMV4:ARMV4_unit\|data_path:datapath_unit\|ALU_N_bits:ALU\|mux_ALU:mux_F " "Elaborating entity \"mux_ALU\" for hierarchy \"ARMV4:ARMV4_unit\|data_path:datapath_unit\|ALU_N_bits:ALU\|mux_ALU:mux_F\"" {  } { { "ALU/ALU_N_bits.sv" "mux_F" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/ALU_N_bits.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555024952525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flags ARMV4:ARMV4_unit\|data_path:datapath_unit\|ALU_N_bits:ALU\|flags:flags_F " "Elaborating entity \"flags\" for hierarchy \"ARMV4:ARMV4_unit\|data_path:datapath_unit\|ALU_N_bits:ALU\|flags:flags_F\"" {  } { { "ALU/ALU_N_bits.sv" "flags_F" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/ALU_N_bits.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555024952565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data_memory_unit " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:data_memory_unit\"" {  } { { "PROCESSOR.sv" "data_memory_unit" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/PROCESSOR.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555024952586 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ARMV4:ARMV4_unit\|data_path:datapath_unit\|register_file:register_file_unit\|register_memory " "RAM logic \"ARMV4:ARMV4_unit\|data_path:datapath_unit\|register_file:register_file_unit\|register_memory\" is uninferred due to asynchronous read logic" {  } { { "register_file.sv" "register_memory" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/register_file.sv" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1555024953430 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_memory:data_memory_unit\|memory " "RAM logic \"data_memory:data_memory_unit\|memory\" is uninferred due to asynchronous read logic" {  } { { "data_memory.sv" "memory" { Text "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/data_memory.sv" 4 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1555024953430 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1555024953430 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 15 B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/db/ARMV4.ram0_register_file_87c776fc.hdl.mif " "Memory depth (16) in the design file differs from memory depth (15) in the Memory Initialization File \"B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/db/ARMV4.ram0_register_file_87c776fc.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1555024953555 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1555024956082 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555024957907 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/output_files/ARMV4.map.smsg " "Generated suppressed messages file B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/output_files/ARMV4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555024958071 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1555024958487 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555024958487 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2230 " "Implemented 2230 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1555024959046 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1555024959046 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2163 " "Implemented 2163 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1555024959046 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1555024959046 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4896 " "Peak virtual memory: 4896 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555024959081 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 11 17:22:39 2019 " "Processing ended: Thu Apr 11 17:22:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555024959081 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555024959081 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555024959081 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555024959081 ""}
