// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.2
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xneedlemanwunsch.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XNeedlemanwunsch_CfgInitialize(XNeedlemanwunsch *InstancePtr, XNeedlemanwunsch_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Axilites_BaseAddress = ConfigPtr->Axilites_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XNeedlemanwunsch_Start(XNeedlemanwunsch *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XNeedlemanwunsch_ReadReg(InstancePtr->Axilites_BaseAddress, XNEEDLEMANWUNSCH_AXILITES_ADDR_AP_CTRL) & 0x80;
    XNeedlemanwunsch_WriteReg(InstancePtr->Axilites_BaseAddress, XNEEDLEMANWUNSCH_AXILITES_ADDR_AP_CTRL, Data | 0x01);
}

u32 XNeedlemanwunsch_IsDone(XNeedlemanwunsch *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XNeedlemanwunsch_ReadReg(InstancePtr->Axilites_BaseAddress, XNEEDLEMANWUNSCH_AXILITES_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XNeedlemanwunsch_IsIdle(XNeedlemanwunsch *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XNeedlemanwunsch_ReadReg(InstancePtr->Axilites_BaseAddress, XNEEDLEMANWUNSCH_AXILITES_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XNeedlemanwunsch_IsReady(XNeedlemanwunsch *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XNeedlemanwunsch_ReadReg(InstancePtr->Axilites_BaseAddress, XNEEDLEMANWUNSCH_AXILITES_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XNeedlemanwunsch_EnableAutoRestart(XNeedlemanwunsch *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XNeedlemanwunsch_WriteReg(InstancePtr->Axilites_BaseAddress, XNEEDLEMANWUNSCH_AXILITES_ADDR_AP_CTRL, 0x80);
}

void XNeedlemanwunsch_DisableAutoRestart(XNeedlemanwunsch *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XNeedlemanwunsch_WriteReg(InstancePtr->Axilites_BaseAddress, XNEEDLEMANWUNSCH_AXILITES_ADDR_AP_CTRL, 0);
}

void XNeedlemanwunsch_InterruptGlobalEnable(XNeedlemanwunsch *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XNeedlemanwunsch_WriteReg(InstancePtr->Axilites_BaseAddress, XNEEDLEMANWUNSCH_AXILITES_ADDR_GIE, 1);
}

void XNeedlemanwunsch_InterruptGlobalDisable(XNeedlemanwunsch *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XNeedlemanwunsch_WriteReg(InstancePtr->Axilites_BaseAddress, XNEEDLEMANWUNSCH_AXILITES_ADDR_GIE, 0);
}

void XNeedlemanwunsch_InterruptEnable(XNeedlemanwunsch *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XNeedlemanwunsch_ReadReg(InstancePtr->Axilites_BaseAddress, XNEEDLEMANWUNSCH_AXILITES_ADDR_IER);
    XNeedlemanwunsch_WriteReg(InstancePtr->Axilites_BaseAddress, XNEEDLEMANWUNSCH_AXILITES_ADDR_IER, Register | Mask);
}

void XNeedlemanwunsch_InterruptDisable(XNeedlemanwunsch *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XNeedlemanwunsch_ReadReg(InstancePtr->Axilites_BaseAddress, XNEEDLEMANWUNSCH_AXILITES_ADDR_IER);
    XNeedlemanwunsch_WriteReg(InstancePtr->Axilites_BaseAddress, XNEEDLEMANWUNSCH_AXILITES_ADDR_IER, Register & (~Mask));
}

void XNeedlemanwunsch_InterruptClear(XNeedlemanwunsch *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XNeedlemanwunsch_WriteReg(InstancePtr->Axilites_BaseAddress, XNEEDLEMANWUNSCH_AXILITES_ADDR_ISR, Mask);
}

u32 XNeedlemanwunsch_InterruptGetEnabled(XNeedlemanwunsch *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XNeedlemanwunsch_ReadReg(InstancePtr->Axilites_BaseAddress, XNEEDLEMANWUNSCH_AXILITES_ADDR_IER);
}

u32 XNeedlemanwunsch_InterruptGetStatus(XNeedlemanwunsch *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XNeedlemanwunsch_ReadReg(InstancePtr->Axilites_BaseAddress, XNEEDLEMANWUNSCH_AXILITES_ADDR_ISR);
}

