{"vcs1":{"timestamp_begin":1684265112.042798359, "rt":1.29, "ut":0.36, "st":0.22}}
{"vcselab":{"timestamp_begin":1684265113.420731249, "rt":1.20, "ut":0.44, "st":0.15}}
{"link":{"timestamp_begin":1684265114.692437235, "rt":0.42, "ut":0.22, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684265111.398665719}
{"VCS_COMP_START_TIME": 1684265111.398665719}
{"VCS_COMP_END_TIME": 1684265116.695652776}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330320}}
{"stitch_vcselab": {"peak_mem": 211884}}
