namespace Spice86.Core.Emulator.CPU.CfgCpu.Parser;

using Spice86.Core.Emulator.CPU.CfgCpu.ParsedInstruction;
using Spice86.Core.Emulator.CPU.CfgCpu.ParsedInstruction.Instructions;
using Spice86.Core.Emulator.CPU.CfgCpu.ParsedInstruction.Prefix;
using Spice86.Core.Emulator.Memory.Indexable;
using Spice86.Shared.Emulator.Memory;

using System.Linq;

public class InstructionParser {
    private const int RegIndexMask = 0b111;
    private const int WordMask = 0b1000;


    private readonly InstructionReader _instructionReader;
    private readonly InstructionPrefixParser _instructionPrefixParser;
    private readonly State _state;

    public InstructionParser(IIndexable memory, State state) {
        _instructionReader = new(memory);
        _instructionPrefixParser = new(_instructionReader);
        _state = state;
    }

    public CfgInstruction ParseInstructionAt(SegmentedAddress address) {
        _instructionReader.InstructionReaderAddressSource.InstructionAddress = address;
        uint physicalAddress = address.ToPhysical();
        IList<InstructionPrefix> prefixes = ParsePrefixes();
        InstructionField<byte> opcodeField = _instructionReader.UInt8.NextField();
        CfgInstruction res = ParseCfgInstruction(physicalAddress, opcodeField, prefixes);
        res.PostInit();
        return res;
    }

    private bool HasOperandSize32(IList<InstructionPrefix> prefixes) {
        return prefixes.Where(p => p is OperandSize32Prefix).Any();
    }

    private bool HasAddressSize32(IList<InstructionPrefix> prefixes) {
        return prefixes.Where(p => p is AddressSize32Prefix).Any();
    }

    private CfgInstruction ParseCfgInstruction(uint physicalAddress, InstructionField<byte> opcodeField,
        IList<InstructionPrefix> prefixes) {
        switch (opcodeField.Value) {
            case 0xB0:
            case 0xB1:
            case 0xB2:
            case 0xB3:
            case 0xB4:
            case 0xB5:
            case 0xB6:
            case 0xB7:
            case 0xB8:
            case 0xB9:
            case 0xBA:
            case 0xBB:
            case 0xBC:
            case 0xBD:
            case 0xBE:
            case 0xBF:
                return MovRegImm(physicalAddress, opcodeField, prefixes);
            case 0xEB: return new JmpNearImm8(physicalAddress, opcodeField, _instructionReader.Int8.NextField());
            case 0xF4: return new HltInstruction(physicalAddress, opcodeField);
        }

        return HandleInvalidOpcode(opcodeField.Value);
    }

    private CfgInstruction MovRegImm(uint physicalAddress, InstructionField<byte> opcodeField,
        IList<InstructionPrefix> prefixes) {
        int regIndex = opcodeField.Value & RegIndexMask;
        if ((opcodeField.Value & WordMask) == 0) {
            return new MovRegImm8(physicalAddress, opcodeField, prefixes, _instructionReader.UInt8.NextField(),
                regIndex);
        }

        if (HasOperandSize32(prefixes)) {
            return new MovRegImm32(physicalAddress, opcodeField, prefixes, _instructionReader.UInt32.NextField(),
                regIndex);
        }

        return new MovRegImm16(physicalAddress, opcodeField, prefixes, _instructionReader.UInt16.NextField(), regIndex);
    }

    private IList<InstructionPrefix> ParsePrefixes() {
        List<InstructionPrefix> res = new();
        InstructionPrefix? nextPrefix = _instructionPrefixParser.ParseNextPrefix();
        while (nextPrefix != null) {
            res.Add(nextPrefix);
            nextPrefix = _instructionPrefixParser.ParseNextPrefix();
        }

        return res;
    }

    private CfgInstruction HandleInvalidOpcode(ushort opcode) =>
        throw new InvalidOpCodeException(_state, opcode, false);
}