#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Apr 25 18:24:11 2022
# Process ID: 19952
# Current directory: D:/desktop/COD_Labs/Lab5/Lab5_q1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18684 D:\desktop\COD_Labs\Lab5\Lab5_q1\Lab5_q1.xpr
# Log file: D:/desktop/COD_Labs/Lab5/Lab5_q1/vivado.log
# Journal file: D:/desktop/COD_Labs/Lab5/Lab5_q1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 1017.477 ; gain = 0.000
update_compile_order -fileset sources_1
generate_target all [get_files  D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/sources_1/ip/instruction/instruction.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'instruction'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'instruction'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'instruction'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'instruction'...
catch { config_ip_cache -export [get_ips -all instruction] }
export_ip_user_files -of_objects [get_files D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/sources_1/ip/instruction/instruction.xci] -no_script -sync -force -quiet
reset_run instruction_synth_1
launch_runs instruction_synth_1 -jobs 4
[Mon Apr 25 18:31:34 2022] Launched instruction_synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/instruction_synth_1/runme.log
export_simulation -of_objects [get_files D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/sources_1/ip/instruction/instruction.xci] -directory D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.ip_user_files -ipstatic_source_dir D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.cache/compile_simlib/modelsim} {questa=D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.cache/compile_simlib/questa} {riviera=D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.cache/compile_simlib/riviera} {activehdl=D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1017.477 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF75DA
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/impl_1/pdu.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/impl_1/pdu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Apr 25 18:32:54 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/synth_1/runme.log
[Mon Apr 25 18:32:54 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/impl_1/pdu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/impl_1/pdu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/impl_1/pdu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/impl_1/pdu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Apr 25 18:44:41 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/synth_1/runme.log
[Mon Apr 25 18:44:41 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/impl_1/pdu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/impl_1/pdu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/impl_1/pdu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/impl_1/pdu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/impl_1/pdu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Apr 25 19:03:38 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/synth_1/runme.log
[Mon Apr 25 19:03:39 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Apr 25 19:21:21 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

set_property -dict [list CONFIG.coefficient_file {D:/desktop/COD_Labs/Lab5/sort.coe}] [get_ips instruction]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/desktop/COD_Labs/Lab5/sort.coe' provided. It will be converted relative to IP Instance files '../../../../../sort.coe'
generate_target all [get_files  D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/sources_1/ip/instruction/instruction.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'instruction'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'instruction'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'instruction'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'instruction'...
catch { config_ip_cache -export [get_ips -all instruction] }
export_ip_user_files -of_objects [get_files D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/sources_1/ip/instruction/instruction.xci] -no_script -sync -force -quiet
reset_run instruction_synth_1
launch_runs instruction_synth_1 -jobs 4
[Mon Apr 25 19:22:16 2022] Launched instruction_synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/instruction_synth_1/runme.log
export_simulation -of_objects [get_files D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/sources_1/ip/instruction/instruction.xci] -directory D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.ip_user_files -ipstatic_source_dir D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.cache/compile_simlib/modelsim} {questa=D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.cache/compile_simlib/questa} {riviera=D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.cache/compile_simlib/riviera} {activehdl=D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Apr 25 19:33:05 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/synth_1/runme.log
[Mon Apr 25 19:33:06 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/impl_1/runme.log
reset_run impl_1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'reset_runs' was cancelled
set_property -dict [list CONFIG.coefficient_file {D:/desktop/COD_Labs/Lab5/sort.coe}] [get_ips instruction]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/desktop/COD_Labs/Lab5/sort.coe' provided. It will be converted relative to IP Instance files '../../../../../sort.coe'
generate_target all [get_files  D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/sources_1/ip/instruction/instruction.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'instruction'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'instruction'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'instruction'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'instruction'...
catch { config_ip_cache -export [get_ips -all instruction] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP instruction, cache-ID = 8f77105f921d1fde; cache size = 1.201 MB.
catch { [ delete_ip_run [get_ips -all instruction] ] }
INFO: [Project 1-386] Moving file 'D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/sources_1/ip/instruction/instruction.xci' from fileset 'instruction' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/sources_1/ip/instruction/instruction.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/sources_1/ip/instruction/instruction.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/sources_1/ip/instruction/instruction.xci'
export_simulation -of_objects [get_files D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/sources_1/ip/instruction/instruction.xci] -directory D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.ip_user_files -ipstatic_source_dir D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.cache/compile_simlib/modelsim} {questa=D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.cache/compile_simlib/questa} {riviera=D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.cache/compile_simlib/riviera} {activehdl=D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/sources_1/ip/instruction/instruction.xci' is already up-to-date
[Mon Apr 25 19:37:16 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/synth_1/runme.log
[Mon Apr 25 19:37:17 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/sources_1/ip/instruction/instruction.xci' is already up-to-date
[Mon Apr 25 19:42:16 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/synth_1/runme.log
[Mon Apr 25 19:42:16 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/impl_1/pdu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/sources_1/ip/instruction/instruction.xci' is already up-to-date
[Mon Apr 25 19:49:36 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/sources_1/ip/instruction/instruction.xci' is already up-to-date
[Mon Apr 25 19:51:14 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/impl_1/pdu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property -dict [list CONFIG.coefficient_file {D:/desktop/COD_Labs/Lab5/sort.coe}] [get_ips instruction]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/desktop/COD_Labs/Lab5/sort.coe' provided. It will be converted relative to IP Instance files '../../../../../sort.coe'
generate_target all [get_files  D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/sources_1/ip/instruction/instruction.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'instruction'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'instruction'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'instruction'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'instruction'...
catch { config_ip_cache -export [get_ips -all instruction] }
export_ip_user_files -of_objects [get_files D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/sources_1/ip/instruction/instruction.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/sources_1/ip/instruction/instruction.xci]
launch_runs instruction_synth_1 -jobs 4
[Mon Apr 25 20:02:48 2022] Launched instruction_synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/instruction_synth_1/runme.log
export_simulation -of_objects [get_files D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/sources_1/ip/instruction/instruction.xci] -directory D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.ip_user_files -ipstatic_source_dir D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.cache/compile_simlib/modelsim} {questa=D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.cache/compile_simlib/questa} {riviera=D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.cache/compile_simlib/riviera} {activehdl=D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Apr 25 20:02:58 2022] Launched instruction_synth_1, synth_1...
Run output will be captured here:
instruction_synth_1: D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/instruction_synth_1/runme.log
synth_1: D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/synth_1/runme.log
[Mon Apr 25 20:02:58 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/impl_1/pdu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/impl_1/pdu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Apr 25 20:16:31 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/synth_1/runme.log
[Mon Apr 25 20:16:31 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292ABF75DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF75DA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/impl_1/pdu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Apr 25 20:44:08 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/synth_1/runme.log
[Mon Apr 25 20:44:08 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Apr 25 20:45:20 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/synth_1/runme.log
[Mon Apr 25 20:45:20 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/impl_1/pdu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/impl_1/pdu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Apr 25 20:56:23 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/synth_1/runme.log
[Mon Apr 25 20:56:23 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/impl_1/pdu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/impl_1/pdu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property -dict [list CONFIG.coefficient_file {D:/desktop/COD_Labs/Lab5/sort.coe}] [get_ips instruction]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/desktop/COD_Labs/Lab5/sort.coe' provided. It will be converted relative to IP Instance files '../../../../../sort.coe'
generate_target all [get_files  D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/sources_1/ip/instruction/instruction.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'instruction'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'instruction'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'instruction'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'instruction'...
catch { config_ip_cache -export [get_ips -all instruction] }
export_ip_user_files -of_objects [get_files D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/sources_1/ip/instruction/instruction.xci] -no_script -sync -force -quiet
reset_run instruction_synth_1
launch_runs instruction_synth_1 -jobs 4
[Mon Apr 25 21:12:18 2022] Launched instruction_synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/instruction_synth_1/runme.log
export_simulation -of_objects [get_files D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.srcs/sources_1/ip/instruction/instruction.xci] -directory D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.ip_user_files -ipstatic_source_dir D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.cache/compile_simlib/modelsim} {questa=D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.cache/compile_simlib/questa} {riviera=D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.cache/compile_simlib/riviera} {activehdl=D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Apr 25 21:13:01 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/synth_1/runme.log
[Mon Apr 25 21:13:01 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/impl_1/pdu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab5/Lab5_q1/Lab5_q1.runs/impl_1/pdu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 25 21:17:37 2022...
