/* @cond DONT_DOXYGEN */
/**********************************************************************\

UCC register definitions

This is an automatically generated file: DO NOT EDIT

------------------------------------------------------------------------

Copyright (c) Imagination Technologies Limited
All rights reserved
Strictly confidential

\**********************************************************************/

#ifndef _UCCP330_3_REGISTERS_H_
#define _UCCP330_3_REGISTERS_H_

/*--------------------------------------------------------------------*/

/* Register CR_MTX_UCCP_SFT_WADDR_WRITE (REGMTXUCCP) */
#define SYS_MTX_UCCP_SFT_WADDR_WRITE        0x0000
#define ABS_SYS_MTX_UCCP_SFT_WADDR_WRITE    0x02000300UL

#define SYS_MTX_UCCP_SFT_WADDR_WRITE_MASK   0x000FFFFFUL
#define SYS_MTX_UCCP_SFT_WADDR_WRITE_SHIFT  0
#define SYS_MTX_UCCP_SFT_WADDR_WRITE_SIGNED 0

/* Register CR_MTX_UCCP_SFT_RADDR_WRITE (REGMTXUCCP) */
#define SYS_MTX_UCCP_SFT_RADDR_WRITE        0x0004
#define ABS_SYS_MTX_UCCP_SFT_RADDR_WRITE    0x02000304UL

#define SYS_MTX_UCCP_SFT_RADDR_WRITE_MASK   0x000FFFFFUL
#define SYS_MTX_UCCP_SFT_RADDR_WRITE_SHIFT  0
#define SYS_MTX_UCCP_SFT_RADDR_WRITE_SIGNED 0

/* Register CR_MTX_UCCP_SFT_WADDR_READ (REGMTXUCCP) */
#define SYS_MTX_UCCP_SFT_WADDR_READ        0x0008
#define ABS_SYS_MTX_UCCP_SFT_WADDR_READ    0x02000308UL

#define SYS_MTX_UCCP_SFT_WADDR_READ_MASK   0x000FFFFFUL
#define SYS_MTX_UCCP_SFT_WADDR_READ_SHIFT  0
#define SYS_MTX_UCCP_SFT_WADDR_READ_SIGNED 0

/* Register CR_MTX_UCCP_SFT_RADDR_READ (REGMTXUCCP) */
#define SYS_MTX_UCCP_SFT_RADDR_READ        0x000C
#define ABS_SYS_MTX_UCCP_SFT_RADDR_READ    0x0200030CUL

#define SYS_MTX_UCCP_SFT_RADDR_READ_MASK   0x000FFFFFUL
#define SYS_MTX_UCCP_SFT_RADDR_READ_SHIFT  0
#define SYS_MTX_UCCP_SFT_RADDR_READ_SIGNED 0

/* Register CR_MTX_UCCP_SFT_CNT_READ (REGMTXUCCP) */
#define SYS_MTX_UCCP_SFT_CNT_READ        0x0010
#define ABS_SYS_MTX_UCCP_SFT_CNT_READ    0x02000310UL

#define SYS_MTX_UCCP_SFT_CNT_READ_MASK   0x000FFFFFUL
#define SYS_MTX_UCCP_SFT_CNT_READ_SHIFT  0
#define SYS_MTX_UCCP_SFT_CNT_READ_SIGNED 0

/* Register CR_MTX_UCCP_SFT_DQM_WRITE (REGMTXUCCP) */
#define SYS_MTX_UCCP_SFT_DQM_WRITE        0x001C
#define ABS_SYS_MTX_UCCP_SFT_DQM_WRITE    0x0200031CUL

#define SYS_MTX_UCCP_SFT_DQM_WRITE_MASK   0x000000FFUL
#define SYS_MTX_UCCP_SFT_DQM_WRITE_SHIFT  0
#define SYS_MTX_UCCP_SFT_DQM_WRITE_SIGNED 0

/* Register CR_MTX_UCCP_HWSTATEXT (REGMTXUCCP) */
#define SYS_MTX_UCCP_HWSTATEXT                 0x0020
#define ABS_SYS_MTX_UCCP_HWSTATEXT             0x02000320UL

#define SYS_MTX_UCCP_SCP5_HWSTAT_MASK          0x00000001UL
#define SYS_MTX_UCCP_SCP5_HWSTAT_SHIFT         0
#define SYS_MTX_UCCP_SCP5_HWSTAT_SIGNED        0

#define SYS_MTX_UCCP_SCP6_HWSTAT_MASK          0x00000002UL
#define SYS_MTX_UCCP_SCP6_HWSTAT_SHIFT         1
#define SYS_MTX_UCCP_SCP6_HWSTAT_SIGNED        0

#define SYS_MTX_UCCP_MCP5_HWSTAT_MASK          0x00000004UL
#define SYS_MTX_UCCP_MCP5_HWSTAT_SHIFT         2
#define SYS_MTX_UCCP_MCP5_HWSTAT_SIGNED        0

#define SYS_MTX_UCCP_MCP6_HWSTAT_MASK          0x00000008UL
#define SYS_MTX_UCCP_MCP6_HWSTAT_SHIFT         3
#define SYS_MTX_UCCP_MCP6_HWSTAT_SIGNED        0

#define SYS_MTX_UCCP_STC_HWSTAT_MASK           0x00000010UL
#define SYS_MTX_UCCP_STC_HWSTAT_SHIFT          4
#define SYS_MTX_UCCP_STC_HWSTAT_SIGNED         0

#define SYS_MTX_UCCP_TSD_MPE_HWSTAT_MASK       0x00000020UL
#define SYS_MTX_UCCP_TSD_MPE_HWSTAT_SHIFT      5
#define SYS_MTX_UCCP_TSD_MPE_HWSTAT_SIGNED     0

#define SYS_MTX_UCCP_RS_HWSTAT_MASK            0x00000040UL
#define SYS_MTX_UCCP_RS_HWSTAT_SHIFT           6
#define SYS_MTX_UCCP_RS_HWSTAT_SIGNED          0

#define SYS_MTX_UCCP_MCP_HWSTAT_MASK           0x00000100UL
#define SYS_MTX_UCCP_MCP_HWSTAT_SHIFT          8
#define SYS_MTX_UCCP_MCP_HWSTAT_SIGNED         0

#define SYS_MTX_UCCP_SCP_HWSTAT_MASK           0x00000200UL
#define SYS_MTX_UCCP_SCP_HWSTAT_SHIFT          9
#define SYS_MTX_UCCP_SCP_HWSTAT_SIGNED         0

#define SYS_MTX_UCCP_HOST_INT_HWSTAT_MASK      0x00000400UL
#define SYS_MTX_UCCP_HOST_INT_HWSTAT_SHIFT     10
#define SYS_MTX_UCCP_HOST_INT_HWSTAT_SIGNED    0

#define SYS_MTX_UCCP_MTX_INT_HWSTAT_MASK       0x00000800UL
#define SYS_MTX_UCCP_MTX_INT_HWSTAT_SHIFT      11
#define SYS_MTX_UCCP_MTX_INT_HWSTAT_SIGNED     0

#define SYS_MTX_UCCP_TSD_SEC_HWSTAT_MASK       0x00001000UL
#define SYS_MTX_UCCP_TSD_SEC_HWSTAT_SHIFT      12
#define SYS_MTX_UCCP_TSD_SEC_HWSTAT_SIGNED     0

#define SYS_MTX_UCCP_EXT0_HWSTAT_MASK          0x00002000UL
#define SYS_MTX_UCCP_EXT0_HWSTAT_SHIFT         13
#define SYS_MTX_UCCP_EXT0_HWSTAT_SIGNED        0

#define SYS_MTX_UCCP_EXT1_HWSTAT_MASK          0x00004000UL
#define SYS_MTX_UCCP_EXT1_HWSTAT_SHIFT         14
#define SYS_MTX_UCCP_EXT1_HWSTAT_SIGNED        0

#define SYS_MTX_UCCP_SCP7_HWSTAT_MASK          0x00008000UL
#define SYS_MTX_UCCP_SCP7_HWSTAT_SHIFT         15
#define SYS_MTX_UCCP_SCP7_HWSTAT_SIGNED        0

#define SYS_MTX_UCCP_SCP8_HWSTAT_MASK          0x00010000UL
#define SYS_MTX_UCCP_SCP8_HWSTAT_SHIFT         16
#define SYS_MTX_UCCP_SCP8_HWSTAT_SIGNED        0

#define SYS_MTX_UCCP_SCP9_HWSTAT_MASK          0x00020000UL
#define SYS_MTX_UCCP_SCP9_HWSTAT_SHIFT         17
#define SYS_MTX_UCCP_SCP9_HWSTAT_SIGNED        0

#define SYS_MTX_UCCP_SCP10_HWSTAT_MASK         0x00040000UL
#define SYS_MTX_UCCP_SCP10_HWSTAT_SHIFT        18
#define SYS_MTX_UCCP_SCP10_HWSTAT_SIGNED       0

#define SYS_MTX_UCCP_PHYWAY0_HWSTAT_MASK       0x00080000UL
#define SYS_MTX_UCCP_PHYWAY0_HWSTAT_SHIFT      19
#define SYS_MTX_UCCP_PHYWAY0_HWSTAT_SIGNED     0

#define SYS_MTX_UCCP_PHYWAY1_HWSTAT_MASK       0x00100000UL
#define SYS_MTX_UCCP_PHYWAY1_HWSTAT_SHIFT      20
#define SYS_MTX_UCCP_PHYWAY1_HWSTAT_SIGNED     0

#define SYS_MTX_UCCP_PHYWAY2_HWSTAT_MASK       0x00200000UL
#define SYS_MTX_UCCP_PHYWAY2_HWSTAT_SHIFT      21
#define SYS_MTX_UCCP_PHYWAY2_HWSTAT_SIGNED     0

#define SYS_MTX_UCCP_PHYWAY3_HWSTAT_MASK       0x00400000UL
#define SYS_MTX_UCCP_PHYWAY3_HWSTAT_SHIFT      22
#define SYS_MTX_UCCP_PHYWAY3_HWSTAT_SIGNED     0

#define SYS_MTX_UCCP_PHYWAY_HWSTAT_MASK        0x00800000UL
#define SYS_MTX_UCCP_PHYWAY_HWSTAT_SHIFT       23
#define SYS_MTX_UCCP_PHYWAY_HWSTAT_SIGNED      0

#define SYS_MTX_UCCP_SCP2_HWSTAT_MASK          0x01000000UL
#define SYS_MTX_UCCP_SCP2_HWSTAT_SHIFT         24
#define SYS_MTX_UCCP_SCP2_HWSTAT_SIGNED        0

#define SYS_MTX_UCCP_SCP3_HWSTAT_MASK          0x02000000UL
#define SYS_MTX_UCCP_SCP3_HWSTAT_SHIFT         25
#define SYS_MTX_UCCP_SCP3_HWSTAT_SIGNED        0

#define SYS_MTX_UCCP_SCP4_HWSTAT_MASK          0x04000000UL
#define SYS_MTX_UCCP_SCP4_HWSTAT_SHIFT         26
#define SYS_MTX_UCCP_SCP4_HWSTAT_SIGNED        0

#define SYS_MTX_UCCP_TURBO_DEC_HWSTAT_MASK     0x08000000UL
#define SYS_MTX_UCCP_TURBO_DEC_HWSTAT_SHIFT    27
#define SYS_MTX_UCCP_TURBO_DEC_HWSTAT_SIGNED   0

#define SYS_MTX_UCCP_BT_BASEBAND_HWSTAT_MASK   0x10000000UL
#define SYS_MTX_UCCP_BT_BASEBAND_HWSTAT_SHIFT  28
#define SYS_MTX_UCCP_BT_BASEBAND_HWSTAT_SIGNED 0

#define SYS_MTX_UCCP_WLAN_TIMERS_HWSTAT_MASK   0x20000000UL
#define SYS_MTX_UCCP_WLAN_TIMERS_HWSTAT_SHIFT  29
#define SYS_MTX_UCCP_WLAN_TIMERS_HWSTAT_SIGNED 0

#define SYS_MTX_UCCP_TSO_HWSTAT_MASK           0x40000000UL
#define SYS_MTX_UCCP_TSO_HWSTAT_SHIFT          30
#define SYS_MTX_UCCP_TSO_HWSTAT_SIGNED         0

#define SYS_MTX_UCCP_WLAN_CRYPTO_HWSTAT_MASK   0x80000000UL
#define SYS_MTX_UCCP_WLAN_CRYPTO_HWSTAT_SHIFT  31
#define SYS_MTX_UCCP_WLAN_CRYPTO_HWSTAT_SIGNED 0

/* Register CR_MTX_UCCP_HWLEVELEXT (REGMTXUCCP) */
#define SYS_MTX_UCCP_HWLEVELEXT                 0x0024
#define ABS_SYS_MTX_UCCP_HWLEVELEXT             0x02000324UL

#define SYS_MTX_UCCP_SCP5_HWLEVEL_MASK          0x00000001UL
#define SYS_MTX_UCCP_SCP5_HWLEVEL_SHIFT         0
#define SYS_MTX_UCCP_SCP5_HWLEVEL_SIGNED        0

#define SYS_MTX_UCCP_SCP6_HWLEVEL_MASK          0x00000002UL
#define SYS_MTX_UCCP_SCP6_HWLEVEL_SHIFT         1
#define SYS_MTX_UCCP_SCP6_HWLEVEL_SIGNED        0

#define SYS_MTX_UCCP_MCP5_HWLEVEL_MASK          0x00000004UL
#define SYS_MTX_UCCP_MCP5_HWLEVEL_SHIFT         2
#define SYS_MTX_UCCP_MCP5_HWLEVEL_SIGNED        0

#define SYS_MTX_UCCP_MCP6_HWLEVEL_MASK          0x00000008UL
#define SYS_MTX_UCCP_MCP6_HWLEVEL_SHIFT         3
#define SYS_MTX_UCCP_MCP6_HWLEVEL_SIGNED        0

#define SYS_MTX_UCCP_STC_HWLEVEL_MASK           0x00000010UL
#define SYS_MTX_UCCP_STC_HWLEVEL_SHIFT          4
#define SYS_MTX_UCCP_STC_HWLEVEL_SIGNED         0

#define SYS_MTX_UCCP_TSD_MPE_HWLEVEL_MASK       0x00000020UL
#define SYS_MTX_UCCP_TSD_MPE_HWLEVEL_SHIFT      5
#define SYS_MTX_UCCP_TSD_MPE_HWLEVEL_SIGNED     0

#define SYS_MTX_UCCP_RS_HWLEVEL_MASK            0x00000040UL
#define SYS_MTX_UCCP_RS_HWLEVEL_SHIFT           6
#define SYS_MTX_UCCP_RS_HWLEVEL_SIGNED          0

#define SYS_MTX_UCCP_MCP_HWLEVEL_MASK           0x00000100UL
#define SYS_MTX_UCCP_MCP_HWLEVEL_SHIFT          8
#define SYS_MTX_UCCP_MCP_HWLEVEL_SIGNED         0

#define SYS_MTX_UCCP_SCP_HWLEVEL_MASK           0x00000200UL
#define SYS_MTX_UCCP_SCP_HWLEVEL_SHIFT          9
#define SYS_MTX_UCCP_SCP_HWLEVEL_SIGNED         0

#define SYS_MTX_UCCP_HOST_INT_HWLEVEL_MASK      0x00000400UL
#define SYS_MTX_UCCP_HOST_INT_HWLEVEL_SHIFT     10
#define SYS_MTX_UCCP_HOST_INT_HWLEVEL_SIGNED    0

#define SYS_MTX_UCCP_MTX_INT_HWLEVEL_MASK       0x00000800UL
#define SYS_MTX_UCCP_MTX_INT_HWLEVEL_SHIFT      11
#define SYS_MTX_UCCP_MTX_INT_HWLEVEL_SIGNED     0

#define SYS_MTX_UCCP_TSD_SEC_HWLEVEL_MASK       0x00001000UL
#define SYS_MTX_UCCP_TSD_SEC_HWLEVEL_SHIFT      12
#define SYS_MTX_UCCP_TSD_SEC_HWLEVEL_SIGNED     0

#define SYS_MTX_UCCP_EXT0_HWLEVEL_MASK          0x00002000UL
#define SYS_MTX_UCCP_EXT0_HWLEVEL_SHIFT         13
#define SYS_MTX_UCCP_EXT0_HWLEVEL_SIGNED        0

#define SYS_MTX_UCCP_EXT1_HWLEVEL_MASK          0x00004000UL
#define SYS_MTX_UCCP_EXT1_HWLEVEL_SHIFT         14
#define SYS_MTX_UCCP_EXT1_HWLEVEL_SIGNED        0

#define SYS_MTX_UCCP_SCP7_HWLEVEL_MASK          0x00008000UL
#define SYS_MTX_UCCP_SCP7_HWLEVEL_SHIFT         15
#define SYS_MTX_UCCP_SCP7_HWLEVEL_SIGNED        0

#define SYS_MTX_UCCP_SCP8_HWLEVEL_MASK          0x00010000UL
#define SYS_MTX_UCCP_SCP8_HWLEVEL_SHIFT         16
#define SYS_MTX_UCCP_SCP8_HWLEVEL_SIGNED        0

#define SYS_MTX_UCCP_SCP9_HWLEVEL_MASK          0x00020000UL
#define SYS_MTX_UCCP_SCP9_HWLEVEL_SHIFT         17
#define SYS_MTX_UCCP_SCP9_HWLEVEL_SIGNED        0

#define SYS_MTX_UCCP_SCP10_HWLEVEL_MASK         0x00040000UL
#define SYS_MTX_UCCP_SCP10_HWLEVEL_SHIFT        18
#define SYS_MTX_UCCP_SCP10_HWLEVEL_SIGNED       0

#define SYS_MTX_UCCP_PHYWAY0_HWLEVEL_MASK       0x00080000UL
#define SYS_MTX_UCCP_PHYWAY0_HWLEVEL_SHIFT      19
#define SYS_MTX_UCCP_PHYWAY0_HWLEVEL_SIGNED     0

#define SYS_MTX_UCCP_PHYWAY1_HWLEVEL_MASK       0x00100000UL
#define SYS_MTX_UCCP_PHYWAY1_HWLEVEL_SHIFT      20
#define SYS_MTX_UCCP_PHYWAY1_HWLEVEL_SIGNED     0

#define SYS_MTX_UCCP_PHYWAY2_HWLEVEL_MASK       0x00200000UL
#define SYS_MTX_UCCP_PHYWAY2_HWLEVEL_SHIFT      21
#define SYS_MTX_UCCP_PHYWAY2_HWLEVEL_SIGNED     0

#define SYS_MTX_UCCP_PHYWAY3_HWLEVEL_MASK       0x00400000UL
#define SYS_MTX_UCCP_PHYWAY3_HWLEVEL_SHIFT      22
#define SYS_MTX_UCCP_PHYWAY3_HWLEVEL_SIGNED     0

#define SYS_MTX_UCCP_PHYWAY_HWLEVEL_MASK        0x00800000UL
#define SYS_MTX_UCCP_PHYWAY_HWLEVEL_SHIFT       23
#define SYS_MTX_UCCP_PHYWAY_HWLEVEL_SIGNED      0

#define SYS_MTX_UCCP_SCP2_HWLEVEL_MASK          0x01000000UL
#define SYS_MTX_UCCP_SCP2_HWLEVEL_SHIFT         24
#define SYS_MTX_UCCP_SCP2_HWLEVEL_SIGNED        0

#define SYS_MTX_UCCP_SCP3_HWLEVEL_MASK          0x02000000UL
#define SYS_MTX_UCCP_SCP3_HWLEVEL_SHIFT         25
#define SYS_MTX_UCCP_SCP3_HWLEVEL_SIGNED        0

#define SYS_MTX_UCCP_SCP4_HWLEVEL_MASK          0x04000000UL
#define SYS_MTX_UCCP_SCP4_HWLEVEL_SHIFT         26
#define SYS_MTX_UCCP_SCP4_HWLEVEL_SIGNED        0

#define SYS_MTX_UCCP_TURBO_DEC_HWLEVEL_MASK     0x08000000UL
#define SYS_MTX_UCCP_TURBO_DEC_HWLEVEL_SHIFT    27
#define SYS_MTX_UCCP_TURBO_DEC_HWLEVEL_SIGNED   0

#define SYS_MTX_UCCP_BT_BASEBAND_HWLEVEL_MASK   0x10000000UL
#define SYS_MTX_UCCP_BT_BASEBAND_HWLEVEL_SHIFT  28
#define SYS_MTX_UCCP_BT_BASEBAND_HWLEVEL_SIGNED 0

#define SYS_MTX_UCCP_WLAN_TIMERS_HWLEVEL_MASK   0x20000000UL
#define SYS_MTX_UCCP_WLAN_TIMERS_HWLEVEL_SHIFT  29
#define SYS_MTX_UCCP_WLAN_TIMERS_HWLEVEL_SIGNED 0

#define SYS_MTX_UCCP_TSO_HWLEVEL_MASK           0x40000000UL
#define SYS_MTX_UCCP_TSO_HWLEVEL_SHIFT          30
#define SYS_MTX_UCCP_TSO_HWLEVEL_SIGNED         0

#define SYS_MTX_UCCP_WLAN_CRYPTO_HWLEVEL_MASK   0x80000000UL
#define SYS_MTX_UCCP_WLAN_CRYPTO_HWLEVEL_SHIFT  31
#define SYS_MTX_UCCP_WLAN_CRYPTO_HWLEVEL_SIGNED 0

/* Register CR_MTX_UCCP_HWVEC0EXT (REGMTXUCCP) */
#define SYS_MTX_UCCP_HWVEC0EXT            0x0028
#define ABS_SYS_MTX_UCCP_HWVEC0EXT        0x02000328UL

#define SYS_MTX_UCCP_SCP5_HWVEC_MASK      0x0000000FUL
#define SYS_MTX_UCCP_SCP5_HWVEC_SHIFT     0
#define SYS_MTX_UCCP_SCP5_HWVEC_SIGNED    0

#define SYS_MTX_UCCP_SCP6_HWVEC_MASK      0x000000F0UL
#define SYS_MTX_UCCP_SCP6_HWVEC_SHIFT     4
#define SYS_MTX_UCCP_SCP6_HWVEC_SIGNED    0

#define SYS_MTX_UCCP_MCP5_HWVEC_MASK      0x00000F00UL
#define SYS_MTX_UCCP_MCP5_HWVEC_SHIFT     8
#define SYS_MTX_UCCP_MCP5_HWVEC_SIGNED    0

#define SYS_MTX_UCCP_MCP6_HWVEC_MASK      0x0000F000UL
#define SYS_MTX_UCCP_MCP6_HWVEC_SHIFT     12
#define SYS_MTX_UCCP_MCP6_HWVEC_SIGNED    0

#define SYS_MTX_UCCP_STC_HWVEC_MASK       0x000F0000UL
#define SYS_MTX_UCCP_STC_HWVEC_SHIFT      16
#define SYS_MTX_UCCP_STC_HWVEC_SIGNED     0

#define SYS_MTX_UCCP_TSD_MPE_HWVEC_MASK   0x00F00000UL
#define SYS_MTX_UCCP_TSD_MPE_HWVEC_SHIFT  20
#define SYS_MTX_UCCP_TSD_MPE_HWVEC_SIGNED 0

#define SYS_MTX_UCCP_RS_HWVEC_MASK        0x0F000000UL
#define SYS_MTX_UCCP_RS_HWVEC_SHIFT       24
#define SYS_MTX_UCCP_RS_HWVEC_SIGNED      0

/* Register CR_MTX_UCCP_HWVEC1EXT (REGMTXUCCP) */
#define SYS_MTX_UCCP_HWVEC1EXT             0x002C
#define ABS_SYS_MTX_UCCP_HWVEC1EXT         0x0200032CUL

#define SYS_MTX_UCCP_MCP_HWVEC_MASK        0x0000000FUL
#define SYS_MTX_UCCP_MCP_HWVEC_SHIFT       0
#define SYS_MTX_UCCP_MCP_HWVEC_SIGNED      0

#define SYS_MTX_UCCP_SCP_HWVEC_MASK        0x000000F0UL
#define SYS_MTX_UCCP_SCP_HWVEC_SHIFT       4
#define SYS_MTX_UCCP_SCP_HWVEC_SIGNED      0

#define SYS_MTX_UCCP_HOST_INT_HWVEC_MASK   0x00000F00UL
#define SYS_MTX_UCCP_HOST_INT_HWVEC_SHIFT  8
#define SYS_MTX_UCCP_HOST_INT_HWVEC_SIGNED 0

#define SYS_MTX_UCCP_MTX_INT_HWVEC_MASK    0x0000F000UL
#define SYS_MTX_UCCP_MTX_INT_HWVEC_SHIFT   12
#define SYS_MTX_UCCP_MTX_INT_HWVEC_SIGNED  0

#define SYS_MTX_UCCP_TSD_SEC_HWVEC_MASK    0x000F0000UL
#define SYS_MTX_UCCP_TSD_SEC_HWVEC_SHIFT   16
#define SYS_MTX_UCCP_TSD_SEC_HWVEC_SIGNED  0

#define SYS_MTX_UCCP_EXT0_HWVEC_MASK       0x00F00000UL
#define SYS_MTX_UCCP_EXT0_HWVEC_SHIFT      20
#define SYS_MTX_UCCP_EXT0_HWVEC_SIGNED     0

#define SYS_MTX_UCCP_EXT1_HWVEC_MASK       0x0F000000UL
#define SYS_MTX_UCCP_EXT1_HWVEC_SHIFT      24
#define SYS_MTX_UCCP_EXT1_HWVEC_SIGNED     0

#define SYS_MTX_UCCP_SCP7_HWVEC_MASK       0xF0000000UL
#define SYS_MTX_UCCP_SCP7_HWVEC_SHIFT      28
#define SYS_MTX_UCCP_SCP7_HWVEC_SIGNED     0

/* Register CR_MTX_UCCP_HWVEC2EXT (REGMTXUCCP) */
#define SYS_MTX_UCCP_HWVEC2EXT            0x0030
#define ABS_SYS_MTX_UCCP_HWVEC2EXT        0x02000330UL

#define SYS_MTX_UCCP_SCP8_HWVEC_MASK      0x0000000FUL
#define SYS_MTX_UCCP_SCP8_HWVEC_SHIFT     0
#define SYS_MTX_UCCP_SCP8_HWVEC_SIGNED    0

#define SYS_MTX_UCCP_SCP9_HWVEC_MASK      0x000000F0UL
#define SYS_MTX_UCCP_SCP9_HWVEC_SHIFT     4
#define SYS_MTX_UCCP_SCP9_HWVEC_SIGNED    0

#define SYS_MTX_UCCP_SCP10_HWVEC_MASK     0x00000F00UL
#define SYS_MTX_UCCP_SCP10_HWVEC_SHIFT    8
#define SYS_MTX_UCCP_SCP10_HWVEC_SIGNED   0

#define SYS_MTX_UCCP_PHYWAY0_HWVEC_MASK   0x0000F000UL
#define SYS_MTX_UCCP_PHYWAY0_HWVEC_SHIFT  12
#define SYS_MTX_UCCP_PHYWAY0_HWVEC_SIGNED 0

#define SYS_MTX_UCCP_PHYWAY1_HWVEC_MASK   0x000F0000UL
#define SYS_MTX_UCCP_PHYWAY1_HWVEC_SHIFT  16
#define SYS_MTX_UCCP_PHYWAY1_HWVEC_SIGNED 0

#define SYS_MTX_UCCP_PHYWAY2_HWVEC_MASK   0x00F00000UL
#define SYS_MTX_UCCP_PHYWAY2_HWVEC_SHIFT  20
#define SYS_MTX_UCCP_PHYWAY2_HWVEC_SIGNED 0

#define SYS_MTX_UCCP_PHYWAY3_HWVEC_MASK   0x0F000000UL
#define SYS_MTX_UCCP_PHYWAY3_HWVEC_SHIFT  24
#define SYS_MTX_UCCP_PHYWAY3_HWVEC_SIGNED 0

#define SYS_MTX_UCCP_PHYWAY_HWVEC_MASK    0xF0000000UL
#define SYS_MTX_UCCP_PHYWAY_HWVEC_SHIFT   28
#define SYS_MTX_UCCP_PHYWAY_HWVEC_SIGNED  0

/* Register CR_MTX_UCCP_HWVEC3EXT (REGMTXUCCP) */
#define SYS_MTX_UCCP_HWVEC3EXT                0x0034
#define ABS_SYS_MTX_UCCP_HWVEC3EXT            0x02000334UL

#define SYS_MTX_UCCP_SCP2_HWVEC_MASK          0x0000000FUL
#define SYS_MTX_UCCP_SCP2_HWVEC_SHIFT         0
#define SYS_MTX_UCCP_SCP2_HWVEC_SIGNED        0

#define SYS_MTX_UCCP_SCP3_HWVEC_MASK          0x000000F0UL
#define SYS_MTX_UCCP_SCP3_HWVEC_SHIFT         4
#define SYS_MTX_UCCP_SCP3_HWVEC_SIGNED        0

#define SYS_MTX_UCCP_SCP4_HWVEC_MASK          0x00000F00UL
#define SYS_MTX_UCCP_SCP4_HWVEC_SHIFT         8
#define SYS_MTX_UCCP_SCP4_HWVEC_SIGNED        0

#define SYS_MTX_UCCP_TURBO_HWVEC_MASK         0x0000F000UL
#define SYS_MTX_UCCP_TURBO_HWVEC_SHIFT        12
#define SYS_MTX_UCCP_TURBO_HWVEC_SIGNED       0

#define SYS_MTX_UCCP_BT_BASEBAND_HWVEC_MASK   0x000F0000UL
#define SYS_MTX_UCCP_BT_BASEBAND_HWVEC_SHIFT  16
#define SYS_MTX_UCCP_BT_BASEBAND_HWVEC_SIGNED 0

#define SYS_MTX_UCCP_WLAN_TIMERS_HWVEC_MASK   0x00F00000UL
#define SYS_MTX_UCCP_WLAN_TIMERS_HWVEC_SHIFT  20
#define SYS_MTX_UCCP_WLAN_TIMERS_HWVEC_SIGNED 0

#define SYS_MTX_UCCP_TSO_HWVEC_MASK           0x0F000000UL
#define SYS_MTX_UCCP_TSO_HWVEC_SHIFT          24
#define SYS_MTX_UCCP_TSO_HWVEC_SIGNED         0

#define SYS_MTX_UCCP_WLAN_CRYPTO_HWVEC_MASK   0xF0000000UL
#define SYS_MTX_UCCP_WLAN_CRYPTO_HWVEC_SHIFT  28
#define SYS_MTX_UCCP_WLAN_CRYPTO_HWVEC_SIGNED 0

/* Register CR_MTX_UCCP_HWSTAT2EXT (REGMTXUCCP) */
#define SYS_MTX_UCCP_HWSTAT2EXT            0x0038
#define ABS_SYS_MTX_UCCP_HWSTAT2EXT        0x02000338UL

#define SYS_MTX_UCCP_MCP2_HWSTAT_MASK      0x00000001UL
#define SYS_MTX_UCCP_MCP2_HWSTAT_SHIFT     0
#define SYS_MTX_UCCP_MCP2_HWSTAT_SIGNED    0

#define SYS_MTX_UCCP_MCP3_HWSTAT_MASK      0x00000002UL
#define SYS_MTX_UCCP_MCP3_HWSTAT_SHIFT     1
#define SYS_MTX_UCCP_MCP3_HWSTAT_SIGNED    0

#define SYS_MTX_UCCP_MCP4_HWSTAT_MASK      0x00000004UL
#define SYS_MTX_UCCP_MCP4_HWSTAT_SHIFT     2
#define SYS_MTX_UCCP_MCP4_HWSTAT_SIGNED    0

#define SYS_MTX_UCCP_SOC_FAB_HWSTAT_MASK   0x00000008UL
#define SYS_MTX_UCCP_SOC_FAB_HWSTAT_SHIFT  3
#define SYS_MTX_UCCP_SOC_FAB_HWSTAT_SIGNED 0

#define SYS_MTX_UCCP_EFS_HWSTAT_MASK       0x00000010UL
#define SYS_MTX_UCCP_EFS_HWSTAT_SHIFT      4
#define SYS_MTX_UCCP_EFS_HWSTAT_SIGNED     0

#define SYS_MTX_UCCP_EDC_HWSTAT_MASK       0x00000020UL
#define SYS_MTX_UCCP_EDC_HWSTAT_SHIFT      5
#define SYS_MTX_UCCP_EDC_HWSTAT_SIGNED     0

#define SYS_MTX_UCCP_SCP11_HWSTAT_MASK     0x00000040UL
#define SYS_MTX_UCCP_SCP11_HWSTAT_SHIFT    6
#define SYS_MTX_UCCP_SCP11_HWSTAT_SIGNED   0

#define SYS_MTX_UCCP_SCP12_HWSTAT_MASK     0x00000080UL
#define SYS_MTX_UCCP_SCP12_HWSTAT_SHIFT    7
#define SYS_MTX_UCCP_SCP12_HWSTAT_SIGNED   0

/* Register CR_MTX_UCCP_HWLEVEL2EXT (REGMTXUCCP) */
#define SYS_MTX_UCCP_HWLEVEL2EXT            0x003C
#define ABS_SYS_MTX_UCCP_HWLEVEL2EXT        0x0200033CUL

#define SYS_MTX_UCCP_MCP2_HWLEVEL_MASK      0x00000001UL
#define SYS_MTX_UCCP_MCP2_HWLEVEL_SHIFT     0
#define SYS_MTX_UCCP_MCP2_HWLEVEL_SIGNED    0

#define SYS_MTX_UCCP_MCP3_HWLEVEL_MASK      0x00000002UL
#define SYS_MTX_UCCP_MCP3_HWLEVEL_SHIFT     1
#define SYS_MTX_UCCP_MCP3_HWLEVEL_SIGNED    0

#define SYS_MTX_UCCP_MCP4_HWLEVEL_MASK      0x00000004UL
#define SYS_MTX_UCCP_MCP4_HWLEVEL_SHIFT     2
#define SYS_MTX_UCCP_MCP4_HWLEVEL_SIGNED    0

#define SYS_MTX_UCCP_SOC_FAB_HWLEVEL_MASK   0x00000008UL
#define SYS_MTX_UCCP_SOC_FAB_HWLEVEL_SHIFT  3
#define SYS_MTX_UCCP_SOC_FAB_HWLEVEL_SIGNED 0

#define SYS_MTX_UCCP_EFS_HWLEVEL_MASK       0x00000010UL
#define SYS_MTX_UCCP_EFS_HWLEVEL_SHIFT      4
#define SYS_MTX_UCCP_EFS_HWLEVEL_SIGNED     0

#define SYS_MTX_UCCP_EDC_HWLEVEL_MASK       0x00000020UL
#define SYS_MTX_UCCP_EDC_HWLEVEL_SHIFT      5
#define SYS_MTX_UCCP_EDC_HWLEVEL_SIGNED     0

#define SYS_MTX_UCCP_SCP11_HWLEVEL_MASK     0x00000040UL
#define SYS_MTX_UCCP_SCP11_HWLEVEL_SHIFT    6
#define SYS_MTX_UCCP_SCP11_HWLEVEL_SIGNED   0

#define SYS_MTX_UCCP_SCP12_HWLEVEL_MASK     0x00000080UL
#define SYS_MTX_UCCP_SCP12_HWLEVEL_SHIFT    7
#define SYS_MTX_UCCP_SCP12_HWLEVEL_SIGNED   0

/* Register CR_MTX_UCCP_HWVEC4EXT (REGMTXUCCP) */
#define SYS_MTX_UCCP_HWVEC4EXT            0x0040
#define ABS_SYS_MTX_UCCP_HWVEC4EXT        0x02000340UL

#define SYS_MTX_UCCP_MCP2_HWVEC_MASK      0x0000000FUL
#define SYS_MTX_UCCP_MCP2_HWVEC_SHIFT     0
#define SYS_MTX_UCCP_MCP2_HWVEC_SIGNED    0

#define SYS_MTX_UCCP_MCP3_HWVEC_MASK      0x000000F0UL
#define SYS_MTX_UCCP_MCP3_HWVEC_SHIFT     4
#define SYS_MTX_UCCP_MCP3_HWVEC_SIGNED    0

#define SYS_MTX_UCCP_MCP4_HWVEC_MASK      0x00000F00UL
#define SYS_MTX_UCCP_MCP4_HWVEC_SHIFT     8
#define SYS_MTX_UCCP_MCP4_HWVEC_SIGNED    0

#define SYS_MTX_UCCP_SOC_FAB_HWVEC_MASK   0x0000F000UL
#define SYS_MTX_UCCP_SOC_FAB_HWVEC_SHIFT  12
#define SYS_MTX_UCCP_SOC_FAB_HWVEC_SIGNED 0

#define SYS_MTX_UCCP_EFS_HWVEC_MASK       0x000F0000UL
#define SYS_MTX_UCCP_EFS_HWVEC_SHIFT      16
#define SYS_MTX_UCCP_EFS_HWVEC_SIGNED     0

#define SYS_MTX_UCCP_EDC_HWVEC_MASK       0x00F00000UL
#define SYS_MTX_UCCP_EDC_HWVEC_SHIFT      20
#define SYS_MTX_UCCP_EDC_HWVEC_SIGNED     0

#define SYS_MTX_UCCP_SCP11_HWVEC_MASK     0x0F000000UL
#define SYS_MTX_UCCP_SCP11_HWVEC_SHIFT    24
#define SYS_MTX_UCCP_SCP11_HWVEC_SIGNED   0

#define SYS_MTX_UCCP_SCP12_HWVEC_MASK     0xF0000000UL
#define SYS_MTX_UCCP_SCP12_HWVEC_SHIFT    28
#define SYS_MTX_UCCP_SCP12_HWVEC_SIGNED   0

/* Register UCCP_CORE_INT_ENAB (REGSYSREG) */
#define SYS_UCCP_CORE_INT_ENAB                 0x0000
#define ABS_SYS_UCCP_CORE_INT_ENAB             0x02000400UL

#define SYS_UCCP_CORE_MCP5_IRQ_ENAB_MASK       0x00000010UL
#define SYS_UCCP_CORE_MCP5_IRQ_ENAB_SHIFT      4
#define SYS_UCCP_CORE_MCP5_IRQ_ENAB_SIGNED     0

#define SYS_UCCP_CORE_MCP6_IRQ_ENAB_MASK       0x00000020UL
#define SYS_UCCP_CORE_MCP6_IRQ_ENAB_SHIFT      5
#define SYS_UCCP_CORE_MCP6_IRQ_ENAB_SIGNED     0

#define SYS_UCCP_CORE_STC_IRQ_ENAB_MASK        0x00000100UL
#define SYS_UCCP_CORE_STC_IRQ_ENAB_SHIFT       8
#define SYS_UCCP_CORE_STC_IRQ_ENAB_SIGNED      0

#define SYS_UCCP_CORE_TSD_MPE_IRQ_ENAB_MASK    0x00000200UL
#define SYS_UCCP_CORE_TSD_MPE_IRQ_ENAB_SHIFT   9
#define SYS_UCCP_CORE_TSD_MPE_IRQ_ENAB_SIGNED  0

#define SYS_UCCP_CORE_RS_IRQ_ENAB_MASK         0x00000400UL
#define SYS_UCCP_CORE_RS_IRQ_ENAB_SHIFT        10
#define SYS_UCCP_CORE_RS_IRQ_ENAB_SIGNED       0

#define SYS_UCCP_CORE_SOCIF_IRQ_ENAB_MASK      0x00000800UL
#define SYS_UCCP_CORE_SOCIF_IRQ_ENAB_SHIFT     11
#define SYS_UCCP_CORE_SOCIF_IRQ_ENAB_SIGNED    0

#define SYS_UCCP_CORE_MCP_IRQ_ENAB_MASK        0x00001000UL
#define SYS_UCCP_CORE_MCP_IRQ_ENAB_SHIFT       12
#define SYS_UCCP_CORE_MCP_IRQ_ENAB_SIGNED      0

#define SYS_UCCP_CORE_SCP_IRQ_ENAB_MASK        0x00002000UL
#define SYS_UCCP_CORE_SCP_IRQ_ENAB_SHIFT       13
#define SYS_UCCP_CORE_SCP_IRQ_ENAB_SIGNED      0

#define SYS_UCCP_CORE_HOST_INT_IRQ_ENAB_MASK   0x00004000UL
#define SYS_UCCP_CORE_HOST_INT_IRQ_ENAB_SHIFT  14
#define SYS_UCCP_CORE_HOST_INT_IRQ_ENAB_SIGNED 0

#define SYS_UCCP_CORE_MTX_INT_IRQ_ENAB_MASK    0x00008000UL
#define SYS_UCCP_CORE_MTX_INT_IRQ_ENAB_SHIFT   15
#define SYS_UCCP_CORE_MTX_INT_IRQ_ENAB_SIGNED  0

#define SYS_UCCP_CORE_TSD_SEC_IRQ_ENAB_MASK    0x00010000UL
#define SYS_UCCP_CORE_TSD_SEC_IRQ_ENAB_SHIFT   16
#define SYS_UCCP_CORE_TSD_SEC_IRQ_ENAB_SIGNED  0

#define SYS_UCCP_CORE_MTX_IRQ_ENAB_MASK        0x00080000UL
#define SYS_UCCP_CORE_MTX_IRQ_ENAB_SHIFT       19
#define SYS_UCCP_CORE_MTX_IRQ_ENAB_SIGNED      0

#define SYS_UCCP_CORE_PHYWAY0_IRQ_ENAB_MASK    0x01000000UL
#define SYS_UCCP_CORE_PHYWAY0_IRQ_ENAB_SHIFT   24
#define SYS_UCCP_CORE_PHYWAY0_IRQ_ENAB_SIGNED  0

#define SYS_UCCP_CORE_PHYWAY1_IRQ_ENAB_MASK    0x02000000UL
#define SYS_UCCP_CORE_PHYWAY1_IRQ_ENAB_SHIFT   25
#define SYS_UCCP_CORE_PHYWAY1_IRQ_ENAB_SIGNED  0

#define SYS_UCCP_CORE_PHYWAY2_IRQ_ENAB_MASK    0x04000000UL
#define SYS_UCCP_CORE_PHYWAY2_IRQ_ENAB_SHIFT   26
#define SYS_UCCP_CORE_PHYWAY2_IRQ_ENAB_SIGNED  0

#define SYS_UCCP_CORE_PHYWAY3_IRQ_ENAB_MASK    0x08000000UL
#define SYS_UCCP_CORE_PHYWAY3_IRQ_ENAB_SHIFT   27
#define SYS_UCCP_CORE_PHYWAY3_IRQ_ENAB_SIGNED  0

#define SYS_UCCP_CORE_PHYWAY_IRQ_ENAB_MASK     0x10000000UL
#define SYS_UCCP_CORE_PHYWAY_IRQ_ENAB_SHIFT    28
#define SYS_UCCP_CORE_PHYWAY_IRQ_ENAB_SIGNED   0

#define SYS_UCCP_CORE_SCP2_IRQ_ENAB_MASK       0x20000000UL
#define SYS_UCCP_CORE_SCP2_IRQ_ENAB_SHIFT      29
#define SYS_UCCP_CORE_SCP2_IRQ_ENAB_SIGNED     0

#define SYS_UCCP_CORE_SCP3_IRQ_ENAB_MASK       0x40000000UL
#define SYS_UCCP_CORE_SCP3_IRQ_ENAB_SHIFT      30
#define SYS_UCCP_CORE_SCP3_IRQ_ENAB_SIGNED     0

#define SYS_UCCP_CORE_SCP4_IRQ_ENAB_MASK       0x80000000UL
#define SYS_UCCP_CORE_SCP4_IRQ_ENAB_SHIFT      31
#define SYS_UCCP_CORE_SCP4_IRQ_ENAB_SIGNED     0

/* Register UCCP_CORE_INT_DIAG (REGSYSREG) */
#define SYS_UCCP_CORE_INT_DIAG                 0x0004
#define ABS_SYS_UCCP_CORE_INT_DIAG             0x02000404UL

#define SYS_UCCP_CORE_MCP5_IRQ_DIAG_MASK       0x00000010UL
#define SYS_UCCP_CORE_MCP5_IRQ_DIAG_SHIFT      4
#define SYS_UCCP_CORE_MCP5_IRQ_DIAG_SIGNED     0

#define SYS_UCCP_CORE_MCP6_IRQ_DIAG_MASK       0x00000020UL
#define SYS_UCCP_CORE_MCP6_IRQ_DIAG_SHIFT      5
#define SYS_UCCP_CORE_MCP6_IRQ_DIAG_SIGNED     0

#define SYS_UCCP_CORE_STC_IRQ_DIAG_MASK        0x00000100UL
#define SYS_UCCP_CORE_STC_IRQ_DIAG_SHIFT       8
#define SYS_UCCP_CORE_STC_IRQ_DIAG_SIGNED      0

#define SYS_UCCP_CORE_TSD_MPE_IRQ_DIAG_MASK    0x00000200UL
#define SYS_UCCP_CORE_TSD_MPE_IRQ_DIAG_SHIFT   9
#define SYS_UCCP_CORE_TSD_MPE_IRQ_DIAG_SIGNED  0

#define SYS_UCCP_CORE_RS_IRQ_DIAG_MASK         0x00000400UL
#define SYS_UCCP_CORE_RS_IRQ_DIAG_SHIFT        10
#define SYS_UCCP_CORE_RS_IRQ_DIAG_SIGNED       0

#define SYS_UCCP_CORE_SOCIF_IRQ_DIAG_MASK      0x00000800UL
#define SYS_UCCP_CORE_SOCIF_IRQ_DIAG_SHIFT     11
#define SYS_UCCP_CORE_SOCIF_IRQ_DIAG_SIGNED    0

#define SYS_UCCP_CORE_MCP_IRQ_DIAG_MASK        0x00001000UL
#define SYS_UCCP_CORE_MCP_IRQ_DIAG_SHIFT       12
#define SYS_UCCP_CORE_MCP_IRQ_DIAG_SIGNED      0

#define SYS_UCCP_CORE_SCP_IRQ_DIAG_MASK        0x00002000UL
#define SYS_UCCP_CORE_SCP_IRQ_DIAG_SHIFT       13
#define SYS_UCCP_CORE_SCP_IRQ_DIAG_SIGNED      0

#define SYS_UCCP_CORE_HOST_INT_IRQ_DIAG_MASK   0x00004000UL
#define SYS_UCCP_CORE_HOST_INT_IRQ_DIAG_SHIFT  14
#define SYS_UCCP_CORE_HOST_INT_IRQ_DIAG_SIGNED 0

#define SYS_UCCP_CORE_MTX_INT_IRQ_DIAG_MASK    0x00008000UL
#define SYS_UCCP_CORE_MTX_INT_IRQ_DIAG_SHIFT   15
#define SYS_UCCP_CORE_MTX_INT_IRQ_DIAG_SIGNED  0

#define SYS_UCCP_CORE_TSD_SEC_IRQ_DIAG_MASK    0x00010000UL
#define SYS_UCCP_CORE_TSD_SEC_IRQ_DIAG_SHIFT   16
#define SYS_UCCP_CORE_TSD_SEC_IRQ_DIAG_SIGNED  0

#define SYS_UCCP_CORE_MTX_IRQ_DIAG_MASK        0x00080000UL
#define SYS_UCCP_CORE_MTX_IRQ_DIAG_SHIFT       19
#define SYS_UCCP_CORE_MTX_IRQ_DIAG_SIGNED      0

#define SYS_UCCP_CORE_PHYWAY0_IRQ_DIAG_MASK    0x01000000UL
#define SYS_UCCP_CORE_PHYWAY0_IRQ_DIAG_SHIFT   24
#define SYS_UCCP_CORE_PHYWAY0_IRQ_DIAG_SIGNED  0

#define SYS_UCCP_CORE_PHYWAY1_IRQ_DIAG_MASK    0x02000000UL
#define SYS_UCCP_CORE_PHYWAY1_IRQ_DIAG_SHIFT   25
#define SYS_UCCP_CORE_PHYWAY1_IRQ_DIAG_SIGNED  0

#define SYS_UCCP_CORE_PHYWAY2_IRQ_DIAG_MASK    0x04000000UL
#define SYS_UCCP_CORE_PHYWAY2_IRQ_DIAG_SHIFT   26
#define SYS_UCCP_CORE_PHYWAY2_IRQ_DIAG_SIGNED  0

#define SYS_UCCP_CORE_PHYWAY3_IRQ_DIAG_MASK    0x08000000UL
#define SYS_UCCP_CORE_PHYWAY3_IRQ_DIAG_SHIFT   27
#define SYS_UCCP_CORE_PHYWAY3_IRQ_DIAG_SIGNED  0

#define SYS_UCCP_CORE_PHYWAY_IRQ_DIAG_MASK     0x10000000UL
#define SYS_UCCP_CORE_PHYWAY_IRQ_DIAG_SHIFT    28
#define SYS_UCCP_CORE_PHYWAY_IRQ_DIAG_SIGNED   0

#define SYS_UCCP_CORE_SCP2_IRQ_DIAG_MASK       0x20000000UL
#define SYS_UCCP_CORE_SCP2_IRQ_DIAG_SHIFT      29
#define SYS_UCCP_CORE_SCP2_IRQ_DIAG_SIGNED     0

#define SYS_UCCP_CORE_SCP3_IRQ_DIAG_MASK       0x40000000UL
#define SYS_UCCP_CORE_SCP3_IRQ_DIAG_SHIFT      30
#define SYS_UCCP_CORE_SCP3_IRQ_DIAG_SIGNED     0

#define SYS_UCCP_CORE_SCP4_IRQ_DIAG_MASK       0x80000000UL
#define SYS_UCCP_CORE_SCP4_IRQ_DIAG_SHIFT      31
#define SYS_UCCP_CORE_SCP4_IRQ_DIAG_SIGNED     0

/* Register UCCP_CORE_INT_TEST (REGSYSREG) */
#define SYS_UCCP_CORE_INT_TEST                 0x0008
#define ABS_SYS_UCCP_CORE_INT_TEST             0x02000408UL

#define SYS_UCCP_CORE_IRQ_TEST_MODE_MASK       0x00000008UL
#define SYS_UCCP_CORE_IRQ_TEST_MODE_SHIFT      3
#define SYS_UCCP_CORE_IRQ_TEST_MODE_SIGNED     0

#define SYS_UCCP_CORE_MCP5_IRQ_TEST_MASK       0x00000010UL
#define SYS_UCCP_CORE_MCP5_IRQ_TEST_SHIFT      4
#define SYS_UCCP_CORE_MCP5_IRQ_TEST_SIGNED     0

#define SYS_UCCP_CORE_MCP6_IRQ_TEST_MASK       0x00000020UL
#define SYS_UCCP_CORE_MCP6_IRQ_TEST_SHIFT      5
#define SYS_UCCP_CORE_MCP6_IRQ_TEST_SIGNED     0

#define SYS_UCCP_CORE_STC_IRQ_TEST_MASK        0x00000100UL
#define SYS_UCCP_CORE_STC_IRQ_TEST_SHIFT       8
#define SYS_UCCP_CORE_STC_IRQ_TEST_SIGNED      0

#define SYS_UCCP_CORE_TSD_MPE_IRQ_TEST_MASK    0x00000200UL
#define SYS_UCCP_CORE_TSD_MPE_IRQ_TEST_SHIFT   9
#define SYS_UCCP_CORE_TSD_MPE_IRQ_TEST_SIGNED  0

#define SYS_UCCP_CORE_RS_IRQ_TEST_MASK         0x00000400UL
#define SYS_UCCP_CORE_RS_IRQ_TEST_SHIFT        10
#define SYS_UCCP_CORE_RS_IRQ_TEST_SIGNED       0

#define SYS_UCCP_CORE_SOCIF_IRQ_TEST_MASK      0x00000800UL
#define SYS_UCCP_CORE_SOCIF_IRQ_TEST_SHIFT     11
#define SYS_UCCP_CORE_SOCIF_IRQ_TEST_SIGNED    0

#define SYS_UCCP_CORE_MCP_IRQ_TEST_MASK        0x00001000UL
#define SYS_UCCP_CORE_MCP_IRQ_TEST_SHIFT       12
#define SYS_UCCP_CORE_MCP_IRQ_TEST_SIGNED      0

#define SYS_UCCP_CORE_SCP_IRQ_TEST_MASK        0x00002000UL
#define SYS_UCCP_CORE_SCP_IRQ_TEST_SHIFT       13
#define SYS_UCCP_CORE_SCP_IRQ_TEST_SIGNED      0

#define SYS_UCCP_CORE_HOST_INT_IRQ_TEST_MASK   0x00004000UL
#define SYS_UCCP_CORE_HOST_INT_IRQ_TEST_SHIFT  14
#define SYS_UCCP_CORE_HOST_INT_IRQ_TEST_SIGNED 0

#define SYS_UCCP_CORE_MTX_INT_IRQ_TEST_MASK    0x00008000UL
#define SYS_UCCP_CORE_MTX_INT_IRQ_TEST_SHIFT   15
#define SYS_UCCP_CORE_MTX_INT_IRQ_TEST_SIGNED  0

#define SYS_UCCP_CORE_TSD_SEC_IRQ_TEST_MASK    0x00010000UL
#define SYS_UCCP_CORE_TSD_SEC_IRQ_TEST_SHIFT   16
#define SYS_UCCP_CORE_TSD_SEC_IRQ_TEST_SIGNED  0

#define SYS_UCCP_CORE_MTX_IRQ_TEST_MASK        0x00080000UL
#define SYS_UCCP_CORE_MTX_IRQ_TEST_SHIFT       19
#define SYS_UCCP_CORE_MTX_IRQ_TEST_SIGNED      0

#define SYS_UCCP_CORE_PHYWAY0_IRQ_TEST_MASK    0x01000000UL
#define SYS_UCCP_CORE_PHYWAY0_IRQ_TEST_SHIFT   24
#define SYS_UCCP_CORE_PHYWAY0_IRQ_TEST_SIGNED  0

#define SYS_UCCP_CORE_PHYWAY1_IRQ_TEST_MASK    0x02000000UL
#define SYS_UCCP_CORE_PHYWAY1_IRQ_TEST_SHIFT   25
#define SYS_UCCP_CORE_PHYWAY1_IRQ_TEST_SIGNED  0

#define SYS_UCCP_CORE_PHYWAY2_IRQ_TEST_MASK    0x04000000UL
#define SYS_UCCP_CORE_PHYWAY2_IRQ_TEST_SHIFT   26
#define SYS_UCCP_CORE_PHYWAY2_IRQ_TEST_SIGNED  0

#define SYS_UCCP_CORE_PHYWAY3_IRQ_TEST_MASK    0x08000000UL
#define SYS_UCCP_CORE_PHYWAY3_IRQ_TEST_SHIFT   27
#define SYS_UCCP_CORE_PHYWAY3_IRQ_TEST_SIGNED  0

#define SYS_UCCP_CORE_PHYWAY_IRQ_TEST_MASK     0x10000000UL
#define SYS_UCCP_CORE_PHYWAY_IRQ_TEST_SHIFT    28
#define SYS_UCCP_CORE_PHYWAY_IRQ_TEST_SIGNED   0

#define SYS_UCCP_CORE_SCP2_IRQ_TEST_MASK       0x20000000UL
#define SYS_UCCP_CORE_SCP2_IRQ_TEST_SHIFT      29
#define SYS_UCCP_CORE_SCP2_IRQ_TEST_SIGNED     0

#define SYS_UCCP_CORE_SCP3_IRQ_TEST_MASK       0x40000000UL
#define SYS_UCCP_CORE_SCP3_IRQ_TEST_SHIFT      30
#define SYS_UCCP_CORE_SCP3_IRQ_TEST_SIGNED     0

#define SYS_UCCP_CORE_SCP4_IRQ_TEST_MASK       0x80000000UL
#define SYS_UCCP_CORE_SCP4_IRQ_TEST_SHIFT      31
#define SYS_UCCP_CORE_SCP4_IRQ_TEST_SIGNED     0

/* Register UCCP_CORE_CLK_CTRL_2 (REGSYSREG) */
#define SYS_UCCP_CORE_CLK_CTRL_2          0x000C
#define ABS_SYS_UCCP_CORE_CLK_CTRL_2      0x0200040CUL

#define SYS_UCCP_CORE_CRYPTO_CLKG_MASK    0x00000003UL
#define SYS_UCCP_CORE_CRYPTO_CLKG_SHIFT   0
#define SYS_UCCP_CORE_CRYPTO_CLKG_SIGNED  0

#define SYS_UCCP_CORE_VIT_CLKG_MASK       0x0000000CUL
#define SYS_UCCP_CORE_VIT_CLKG_SHIFT      2
#define SYS_UCCP_CORE_VIT_CLKG_SIGNED     0

#define SYS_UCCP_CORE_DFE_CLKG_MASK       0x00000030UL
#define SYS_UCCP_CORE_DFE_CLKG_SHIFT      4
#define SYS_UCCP_CORE_DFE_CLKG_SIGNED     0

#define SYS_UCCP_CORE_TXC_CLKG_MASK       0x000000C0UL
#define SYS_UCCP_CORE_TXC_CLKG_SHIFT      6
#define SYS_UCCP_CORE_TXC_CLKG_SIGNED     0

#define SYS_UCCP_CORE_TIMERS_CLKG_MASK    0x00000300UL
#define SYS_UCCP_CORE_TIMERS_CLKG_SHIFT   8
#define SYS_UCCP_CORE_TIMERS_CLKG_SIGNED  0

#define SYS_UCCP_CORE_TXP_CLKG_MASK       0x00000C00UL
#define SYS_UCCP_CORE_TXP_CLKG_SHIFT      10
#define SYS_UCCP_CORE_TXP_CLKG_SIGNED     0

#define SYS_UCCP_CORE_EDAGC_CLKG_MASK     0x00003000UL
#define SYS_UCCP_CORE_EDAGC_CLKG_SHIFT    12
#define SYS_UCCP_CORE_EDAGC_CLKG_SIGNED   0

#define SYS_UCCP_CORE_MCP2_CLKG_MASK      0x0000C000UL
#define SYS_UCCP_CORE_MCP2_CLKG_SHIFT     14
#define SYS_UCCP_CORE_MCP2_CLKG_SIGNED    0

#define SYS_UCCP_CORE_MCP3_CLKG_MASK      0x00030000UL
#define SYS_UCCP_CORE_MCP3_CLKG_SHIFT     16
#define SYS_UCCP_CORE_MCP3_CLKG_SIGNED    0

#define SYS_UCCP_CORE_MCP4_CLKG_MASK      0x000C0000UL
#define SYS_UCCP_CORE_MCP4_CLKG_SHIFT     18
#define SYS_UCCP_CORE_MCP4_CLKG_SIGNED    0

#define SYS_UCCP_CORE_OD_CLKG_MASK        0x00300000UL
#define SYS_UCCP_CORE_OD_CLKG_SHIFT       20
#define SYS_UCCP_CORE_OD_CLKG_SIGNED      0

#define SYS_UCCP_CORE_LDPC_CLKG_MASK      0x00C00000UL
#define SYS_UCCP_CORE_LDPC_CLKG_SHIFT     22
#define SYS_UCCP_CORE_LDPC_CLKG_SIGNED    0

#define SYS_UCCP_CORE_LDPC_2X_CLKG_MASK   0x03000000UL
#define SYS_UCCP_CORE_LDPC_2X_CLKG_SHIFT  24
#define SYS_UCCP_CORE_LDPC_2X_CLKG_SIGNED 0

#define SYS_UCCP_CORE_RESAMP_CLKG_MASK    0x0C000000UL
#define SYS_UCCP_CORE_RESAMP_CLKG_SHIFT   26
#define SYS_UCCP_CORE_RESAMP_CLKG_SIGNED  0

#define SYS_UCCP_CORE_TS_SYNC_CLKG_MASK   0x30000000UL
#define SYS_UCCP_CORE_TS_SYNC_CLKG_SHIFT  28
#define SYS_UCCP_CORE_TS_SYNC_CLKG_SIGNED 0

/* Register UCCP_CORE_CLK_CTRL (REGSYSREG) */
#define SYS_UCCP_CORE_CLK_CTRL           0x0010
#define ABS_SYS_UCCP_CORE_CLK_CTRL       0x02000410UL

#define SYS_UCCP_CORE_BUS_CLKG_MASK      0x00000003UL
#define SYS_UCCP_CORE_BUS_CLKG_SHIFT     0
#define SYS_UCCP_CORE_BUS_CLKG_SIGNED    0

#define SYS_UCCP_CORE_MTX_CLKG_MASK      0x0000000CUL
#define SYS_UCCP_CORE_MTX_CLKG_SHIFT     2
#define SYS_UCCP_CORE_MTX_CLKG_SIGNED    0

#define SYS_UCCP_CORE_RSD_CLKG_MASK      0x00000030UL
#define SYS_UCCP_CORE_RSD_CLKG_SHIFT     4
#define SYS_UCCP_CORE_RSD_CLKG_SIGNED    0

#define SYS_UCCP_CORE_TSDMUX_CLKG_MASK   0x000000C0UL
#define SYS_UCCP_CORE_TSDMUX_CLKG_SHIFT  6
#define SYS_UCCP_CORE_TSDMUX_CLKG_SIGNED 0

#define SYS_UCCP_CORE_SCP_CLKG_MASK      0x00000300UL
#define SYS_UCCP_CORE_SCP_CLKG_SHIFT     8
#define SYS_UCCP_CORE_SCP_CLKG_SIGNED    0

#define SYS_UCCP_CORE_MCP_CLKG_MASK      0x00000C00UL
#define SYS_UCCP_CORE_MCP_CLKG_SHIFT     10
#define SYS_UCCP_CORE_MCP_CLKG_SIGNED    0

#define SYS_UCCP_CORE_UCC_CLKG_MASK      0x0000C000UL
#define SYS_UCCP_CORE_UCC_CLKG_SHIFT     14
#define SYS_UCCP_CORE_UCC_CLKG_SIGNED    0

#define SYS_UCCP_CORE_STC_CLKG_MASK      0x000C0000UL
#define SYS_UCCP_CORE_STC_CLKG_SHIFT     18
#define SYS_UCCP_CORE_STC_CLKG_SIGNED    0

#define SYS_UCCP_CORE_SCP2_CLKG_MASK     0x00300000UL
#define SYS_UCCP_CORE_SCP2_CLKG_SHIFT    20
#define SYS_UCCP_CORE_SCP2_CLKG_SIGNED   0

#define SYS_UCCP_CORE_SCP3_CLKG_MASK     0x00C00000UL
#define SYS_UCCP_CORE_SCP3_CLKG_SHIFT    22
#define SYS_UCCP_CORE_SCP3_CLKG_SIGNED   0

#define SYS_UCCP_CORE_SCP4_CLKG_MASK     0x03000000UL
#define SYS_UCCP_CORE_SCP4_CLKG_SHIFT    24
#define SYS_UCCP_CORE_SCP4_CLKG_SIGNED   0

#define SYS_UCCP_CORE_TURBO_CLKG_MASK    0x0C000000UL
#define SYS_UCCP_CORE_TURBO_CLKG_SHIFT   26
#define SYS_UCCP_CORE_TURBO_CLKG_SIGNED  0

#define SYS_UCCP_CORE_OD2_CLKG_MASK      0x30000000UL
#define SYS_UCCP_CORE_OD2_CLKG_SHIFT     28
#define SYS_UCCP_CORE_OD2_CLKG_SIGNED    0

/* Register UCCP_CORE_CLK_EVENTS (REGSYSREG) */
#define SYS_UCCP_CORE_CLK_EVENTS              0x0014
#define ABS_SYS_UCCP_CORE_CLK_EVENTS          0x02000414UL

#define SYS_UCCP_CORE_MCP5_CLKEVEN_MASK       0x00000040UL
#define SYS_UCCP_CORE_MCP5_CLKEVEN_SHIFT      6
#define SYS_UCCP_CORE_MCP5_CLKEVEN_SIGNED     0

#define SYS_UCCP_CORE_MCP6_CLKEVEN_MASK       0x00000080UL
#define SYS_UCCP_CORE_MCP6_CLKEVEN_SHIFT      7
#define SYS_UCCP_CORE_MCP6_CLKEVEN_SIGNED     0

#define SYS_UCCP_CORE_STC_CLKEVEN_MASK        0x00000100UL
#define SYS_UCCP_CORE_STC_CLKEVEN_SHIFT       8
#define SYS_UCCP_CORE_STC_CLKEVEN_SIGNED      0

#define SYS_UCCP_CORE_TSD_MPE_CLKEVEN_MASK    0x00000200UL
#define SYS_UCCP_CORE_TSD_MPE_CLKEVEN_SHIFT   9
#define SYS_UCCP_CORE_TSD_MPE_CLKEVEN_SIGNED  0

#define SYS_UCCP_CORE_RS_CLKEVEN_MASK         0x00000400UL
#define SYS_UCCP_CORE_RS_CLKEVEN_SHIFT        10
#define SYS_UCCP_CORE_RS_CLKEVEN_SIGNED       0

#define SYS_UCCP_CORE_SOCIF_CLKEVEN_MASK      0x00000800UL
#define SYS_UCCP_CORE_SOCIF_CLKEVEN_SHIFT     11
#define SYS_UCCP_CORE_SOCIF_CLKEVEN_SIGNED    0

#define SYS_UCCP_CORE_MCP_CLKEVEN_MASK        0x00001000UL
#define SYS_UCCP_CORE_MCP_CLKEVEN_SHIFT       12
#define SYS_UCCP_CORE_MCP_CLKEVEN_SIGNED      0

#define SYS_UCCP_CORE_SCP_CLKEVEN_MASK        0x00002000UL
#define SYS_UCCP_CORE_SCP_CLKEVEN_SHIFT       13
#define SYS_UCCP_CORE_SCP_CLKEVEN_SIGNED      0

#define SYS_UCCP_CORE_HOST_INT_CLKEVEN_MASK   0x00004000UL
#define SYS_UCCP_CORE_HOST_INT_CLKEVEN_SHIFT  14
#define SYS_UCCP_CORE_HOST_INT_CLKEVEN_SIGNED 0

#define SYS_UCCP_CORE_MTX_INT_CLKEVEN_MASK    0x00008000UL
#define SYS_UCCP_CORE_MTX_INT_CLKEVEN_SHIFT   15
#define SYS_UCCP_CORE_MTX_INT_CLKEVEN_SIGNED  0

#define SYS_UCCP_CORE_TSD_SEC_CLKEVEN_MASK    0x00010000UL
#define SYS_UCCP_CORE_TSD_SEC_CLKEVEN_SHIFT   16
#define SYS_UCCP_CORE_TSD_SEC_CLKEVEN_SIGNED  0

#define SYS_UCCP_CORE_PHYWAY0_CLKEVEN_MASK    0x00800000UL
#define SYS_UCCP_CORE_PHYWAY0_CLKEVEN_SHIFT   23
#define SYS_UCCP_CORE_PHYWAY0_CLKEVEN_SIGNED  0

#define SYS_UCCP_CORE_PHYWAY1_CLKEVEN_MASK    0x01000000UL
#define SYS_UCCP_CORE_PHYWAY1_CLKEVEN_SHIFT   24
#define SYS_UCCP_CORE_PHYWAY1_CLKEVEN_SIGNED  0

#define SYS_UCCP_CORE_PHYWAY2_CLKEVEN_MASK    0x02000000UL
#define SYS_UCCP_CORE_PHYWAY2_CLKEVEN_SHIFT   25
#define SYS_UCCP_CORE_PHYWAY2_CLKEVEN_SIGNED  0

#define SYS_UCCP_CORE_PHYWAY3_CLKEVEN_MASK    0x04000000UL
#define SYS_UCCP_CORE_PHYWAY3_CLKEVEN_SHIFT   26
#define SYS_UCCP_CORE_PHYWAY3_CLKEVEN_SIGNED  0

#define SYS_UCCP_CORE_PHYWAY_CLKEVEN_MASK     0x08000000UL
#define SYS_UCCP_CORE_PHYWAY_CLKEVEN_SHIFT    27
#define SYS_UCCP_CORE_PHYWAY_CLKEVEN_SIGNED   0

#define SYS_UCCP_CORE_SCP2_CLKEVEN_MASK       0x10000000UL
#define SYS_UCCP_CORE_SCP2_CLKEVEN_SHIFT      28
#define SYS_UCCP_CORE_SCP2_CLKEVEN_SIGNED     0

#define SYS_UCCP_CORE_SCP3_CLKEVEN_MASK       0x20000000UL
#define SYS_UCCP_CORE_SCP3_CLKEVEN_SHIFT      29
#define SYS_UCCP_CORE_SCP3_CLKEVEN_SIGNED     0

#define SYS_UCCP_CORE_SCP4_CLKEVEN_MASK       0x40000000UL
#define SYS_UCCP_CORE_SCP4_CLKEVEN_SHIFT      30
#define SYS_UCCP_CORE_SCP4_CLKEVEN_SIGNED     0

/* Register UCCP_CORE_CLK_STATUS (REGSYSREG) */
#define SYS_UCCP_CORE_CLK_STATUS               0x0018
#define ABS_SYS_UCCP_CORE_CLK_STATUS           0x02000418UL

#define SYS_UCCP_CORE_BUS_CLKS_MASK            0x00000003UL
#define SYS_UCCP_CORE_BUS_CLKS_SHIFT           0
#define SYS_UCCP_CORE_BUS_CLKS_SIGNED          0

#define SYS_UCCP_CORE_MTX_CLKS_MASK            0x0000000CUL
#define SYS_UCCP_CORE_MTX_CLKS_SHIFT           2
#define SYS_UCCP_CORE_MTX_CLKS_SIGNED          0

#define SYS_UCCP_CORE_RSD_CLKS_MASK            0x00000030UL
#define SYS_UCCP_CORE_RSD_CLKS_SHIFT           4
#define SYS_UCCP_CORE_RSD_CLKS_SIGNED          0

#define SYS_UCCP_CORE_TSDMUX_CLKS_MASK         0x000000C0UL
#define SYS_UCCP_CORE_TSDMUX_CLKS_SHIFT        6
#define SYS_UCCP_CORE_TSDMUX_CLKS_SIGNED       0

#define SYS_UCCP_CORE_SCP_CLKS_MASK            0x00000300UL
#define SYS_UCCP_CORE_SCP_CLKS_SHIFT           8
#define SYS_UCCP_CORE_SCP_CLKS_SIGNED          0

#define SYS_UCCP_CORE_MCP_CLKS_MASK            0x00000C00UL
#define SYS_UCCP_CORE_MCP_CLKS_SHIFT           10
#define SYS_UCCP_CORE_MCP_CLKS_SIGNED          0

#define SYS_UCCP_CORE_UCC_CLKS_MASK            0x0000C000UL
#define SYS_UCCP_CORE_UCC_CLKS_SHIFT           14
#define SYS_UCCP_CORE_UCC_CLKS_SIGNED          0

#define SYS_UCCP_CORE_STC_CLKS_MASK            0x000C0000UL
#define SYS_UCCP_CORE_STC_CLKS_SHIFT           18
#define SYS_UCCP_CORE_STC_CLKS_SIGNED          0

#define SYS_UCCP_CORE_SCP2_CLKS_MASK           0x00300000UL
#define SYS_UCCP_CORE_SCP2_CLKS_SHIFT          20
#define SYS_UCCP_CORE_SCP2_CLKS_SIGNED         0

#define SYS_UCCP_CORE_SCP3_CLKS_MASK           0x00C00000UL
#define SYS_UCCP_CORE_SCP3_CLKS_SHIFT          22
#define SYS_UCCP_CORE_SCP3_CLKS_SIGNED         0

#define SYS_UCCP_CORE_SCP4_CLKS_MASK           0x03000000UL
#define SYS_UCCP_CORE_SCP4_CLKS_SHIFT          24
#define SYS_UCCP_CORE_SCP4_CLKS_SIGNED         0

#define SYS_UCCP_CORE_TURBO_CLKS_MASK          0x0C000000UL
#define SYS_UCCP_CORE_TURBO_CLKS_SHIFT         26
#define SYS_UCCP_CORE_TURBO_CLKS_SIGNED        0

#define SYS_UCCP_CORE_OD2_CLKS_MASK            0x30000000UL
#define SYS_UCCP_CORE_OD2_CLKS_SHIFT           28
#define SYS_UCCP_CORE_OD2_CLKS_SIGNED          0

#define SYS_UCCP_CORE_IDLE_NOT_BUSY_MCP_MASK   0x40000000UL
#define SYS_UCCP_CORE_IDLE_NOT_BUSY_MCP_SHIFT  30
#define SYS_UCCP_CORE_IDLE_NOT_BUSY_MCP_SIGNED 0

#define SYS_UCCP_CORE_IDLE_NOT_BUSY_BUS_MASK   0x80000000UL
#define SYS_UCCP_CORE_IDLE_NOT_BUSY_BUS_SHIFT  31
#define SYS_UCCP_CORE_IDLE_NOT_BUSY_BUS_SIGNED 0

/* Register UCCP_CORE_CLK_CTRL1 (REGSYSREG) */
#define SYS_UCCP_CORE_CLK_CTRL1        0x001C
#define ABS_SYS_UCCP_CORE_CLK_CTRL1    0x0200041CUL

#define SYS_UCCP_CORE_MCP_COUNT_MASK   0xFFFF0000UL
#define SYS_UCCP_CORE_MCP_COUNT_SHIFT  16
#define SYS_UCCP_CORE_MCP_COUNT_SIGNED 0

/* Register UCCP_CORE_CLK_CTRL2 (REGSYSREG) */
#define SYS_UCCP_CORE_CLK_CTRL2        0x0020
#define ABS_SYS_UCCP_CORE_CLK_CTRL2    0x02000420UL

#define SYS_UCCP_CORE_BUS_COUNT_MASK   0x0000FFFFUL
#define SYS_UCCP_CORE_BUS_COUNT_SHIFT  0
#define SYS_UCCP_CORE_BUS_COUNT_SIGNED 0

#define SYS_UCCP_CORE_MTX_COUNT_MASK   0xFFFF0000UL
#define SYS_UCCP_CORE_MTX_COUNT_SHIFT  16
#define SYS_UCCP_CORE_MTX_COUNT_SIGNED 0

/* Register UCCP_CORE_CLK_EVENTS2 (REGSYSREG) */
#define SYS_UCCP_CORE_CLK_EVENTS2                0x0024
#define ABS_SYS_UCCP_CORE_CLK_EVENTS2            0x02000424UL

#define SYS_UCCP_CORE_TURBO_DEC_CLKEVEN_MASK     0x00000001UL
#define SYS_UCCP_CORE_TURBO_DEC_CLKEVEN_SHIFT    0
#define SYS_UCCP_CORE_TURBO_DEC_CLKEVEN_SIGNED   0

#define SYS_UCCP_CORE_BT_BASEBAND_CLKEVEN_MASK   0x00000002UL
#define SYS_UCCP_CORE_BT_BASEBAND_CLKEVEN_SHIFT  1
#define SYS_UCCP_CORE_BT_BASEBAND_CLKEVEN_SIGNED 0

#define SYS_UCCP_CORE_WLAN_TIMERS_CLKEVEN_MASK   0x00000004UL
#define SYS_UCCP_CORE_WLAN_TIMERS_CLKEVEN_SHIFT  2
#define SYS_UCCP_CORE_WLAN_TIMERS_CLKEVEN_SIGNED 0

#define SYS_UCCP_CORE_TSO_CLKEVEN_MASK           0x00000008UL
#define SYS_UCCP_CORE_TSO_CLKEVEN_SHIFT          3
#define SYS_UCCP_CORE_TSO_CLKEVEN_SIGNED         0

#define SYS_UCCP_CORE_WLAN_CRYPTO_CLKEVEN_MASK   0x00000010UL
#define SYS_UCCP_CORE_WLAN_CRYPTO_CLKEVEN_SHIFT  4
#define SYS_UCCP_CORE_WLAN_CRYPTO_CLKEVEN_SIGNED 0

#define SYS_UCCP_CORE_MCP2_CLKEVEN_MASK          0x00000020UL
#define SYS_UCCP_CORE_MCP2_CLKEVEN_SHIFT         5
#define SYS_UCCP_CORE_MCP2_CLKEVEN_SIGNED        0

#define SYS_UCCP_CORE_MCP3_CLKEVEN_MASK          0x00000040UL
#define SYS_UCCP_CORE_MCP3_CLKEVEN_SHIFT         6
#define SYS_UCCP_CORE_MCP3_CLKEVEN_SIGNED        0

#define SYS_UCCP_CORE_MCP4_CLKEVEN_MASK          0x00000080UL
#define SYS_UCCP_CORE_MCP4_CLKEVEN_SHIFT         7
#define SYS_UCCP_CORE_MCP4_CLKEVEN_SIGNED        0

#define SYS_UCCP_CORE_SOC_FAB_CLKEVEN_MASK       0x00000100UL
#define SYS_UCCP_CORE_SOC_FAB_CLKEVEN_SHIFT      8
#define SYS_UCCP_CORE_SOC_FAB_CLKEVEN_SIGNED     0

#define SYS_UCCP_CORE_EFS_CLKEVEN_MASK           0x00000200UL
#define SYS_UCCP_CORE_EFS_CLKEVEN_SHIFT          9
#define SYS_UCCP_CORE_EFS_CLKEVEN_SIGNED         0

#define SYS_UCCP_CORE_EDC_CLKEVEN_MASK           0x00000400UL
#define SYS_UCCP_CORE_EDC_CLKEVEN_SHIFT          10
#define SYS_UCCP_CORE_EDC_CLKEVEN_SIGNED         0

#define SYS_UCCP_CORE_SCP5_CLKEVEN_MASK          0x00000800UL
#define SYS_UCCP_CORE_SCP5_CLKEVEN_SHIFT         11
#define SYS_UCCP_CORE_SCP5_CLKEVEN_SIGNED        0

#define SYS_UCCP_CORE_SCP6_CLKEVEN_MASK          0x00001000UL
#define SYS_UCCP_CORE_SCP6_CLKEVEN_SHIFT         12
#define SYS_UCCP_CORE_SCP6_CLKEVEN_SIGNED        0

#define SYS_UCCP_CORE_SCP7_CLKEVEN_MASK          0x00002000UL
#define SYS_UCCP_CORE_SCP7_CLKEVEN_SHIFT         13
#define SYS_UCCP_CORE_SCP7_CLKEVEN_SIGNED        0

#define SYS_UCCP_CORE_SCP8_CLKEVEN_MASK          0x00004000UL
#define SYS_UCCP_CORE_SCP8_CLKEVEN_SHIFT         14
#define SYS_UCCP_CORE_SCP8_CLKEVEN_SIGNED        0

#define SYS_UCCP_CORE_SCP9_CLKEVEN_MASK          0x00008000UL
#define SYS_UCCP_CORE_SCP9_CLKEVEN_SHIFT         15
#define SYS_UCCP_CORE_SCP9_CLKEVEN_SIGNED        0

#define SYS_UCCP_CORE_SCP10_CLKEVEN_MASK         0x00010000UL
#define SYS_UCCP_CORE_SCP10_CLKEVEN_SHIFT        16
#define SYS_UCCP_CORE_SCP10_CLKEVEN_SIGNED       0

#define SYS_UCCP_CORE_SCP11_CLKEVEN_MASK         0x00020000UL
#define SYS_UCCP_CORE_SCP11_CLKEVEN_SHIFT        17
#define SYS_UCCP_CORE_SCP11_CLKEVEN_SIGNED       0

#define SYS_UCCP_CORE_SCP12_CLKEVEN_MASK         0x00040000UL
#define SYS_UCCP_CORE_SCP12_CLKEVEN_SHIFT        18
#define SYS_UCCP_CORE_SCP12_CLKEVEN_SIGNED       0

/* Register UCCP_CORE_RESET_CTRL (REGSYSREG) */
#define SYS_UCCP_CORE_RESET_CTRL         0x0028
#define ABS_SYS_UCCP_CORE_RESET_CTRL     0x02000428UL

#define SYS_UCCP_CORE_BUS_RST_MASK       0x00000001UL
#define SYS_UCCP_CORE_BUS_RST_SHIFT      0
#define SYS_UCCP_CORE_BUS_RST_SIGNED     0

#define SYS_UCCP_CORE_MTX_RST_MASK       0x00000002UL
#define SYS_UCCP_CORE_MTX_RST_SHIFT      1
#define SYS_UCCP_CORE_MTX_RST_SIGNED     0

#define SYS_UCCP_CORE_RSD_RST_MASK       0x00000004UL
#define SYS_UCCP_CORE_RSD_RST_SHIFT      2
#define SYS_UCCP_CORE_RSD_RST_SIGNED     0

#define SYS_UCCP_CORE_TSDMUX_RST_MASK    0x00000008UL
#define SYS_UCCP_CORE_TSDMUX_RST_SHIFT   3
#define SYS_UCCP_CORE_TSDMUX_RST_SIGNED  0

#define SYS_UCCP_CORE_SCP_RST_MASK       0x00000010UL
#define SYS_UCCP_CORE_SCP_RST_SHIFT      4
#define SYS_UCCP_CORE_SCP_RST_SIGNED     0

#define SYS_UCCP_CORE_MCP_RST_MASK       0x00000020UL
#define SYS_UCCP_CORE_MCP_RST_SHIFT      5
#define SYS_UCCP_CORE_MCP_RST_SIGNED     0

#define SYS_UCCP_CORE_UCC_RST_MASK       0x00000080UL
#define SYS_UCCP_CORE_UCC_RST_SHIFT      7
#define SYS_UCCP_CORE_UCC_RST_SIGNED     0

#define SYS_UCCP_CORE_STC_RST_MASK       0x00000200UL
#define SYS_UCCP_CORE_STC_RST_SHIFT      9
#define SYS_UCCP_CORE_STC_RST_SIGNED     0

#define SYS_UCCP_CORE_SCP2_RST_MASK      0x00000400UL
#define SYS_UCCP_CORE_SCP2_RST_SHIFT     10
#define SYS_UCCP_CORE_SCP2_RST_SIGNED    0

#define SYS_UCCP_CORE_SCP3_RST_MASK      0x00000800UL
#define SYS_UCCP_CORE_SCP3_RST_SHIFT     11
#define SYS_UCCP_CORE_SCP3_RST_SIGNED    0

#define SYS_UCCP_CORE_SCP4_RST_MASK      0x00001000UL
#define SYS_UCCP_CORE_SCP4_RST_SHIFT     12
#define SYS_UCCP_CORE_SCP4_RST_SIGNED    0

#define SYS_UCCP_CORE_TURBO_RST_MASK     0x00002000UL
#define SYS_UCCP_CORE_TURBO_RST_SHIFT    13
#define SYS_UCCP_CORE_TURBO_RST_SIGNED   0

#define SYS_UCCP_CORE_CRYPTO_RST_MASK    0x00004000UL
#define SYS_UCCP_CORE_CRYPTO_RST_SHIFT   14
#define SYS_UCCP_CORE_CRYPTO_RST_SIGNED  0

#define SYS_UCCP_CORE_VIT_RST_MASK       0x00008000UL
#define SYS_UCCP_CORE_VIT_RST_SHIFT      15
#define SYS_UCCP_CORE_VIT_RST_SIGNED     0

#define SYS_UCCP_CORE_MCP2_RST_MASK      0x00010000UL
#define SYS_UCCP_CORE_MCP2_RST_SHIFT     16
#define SYS_UCCP_CORE_MCP2_RST_SIGNED    0

#define SYS_UCCP_CORE_MCP3_RST_MASK      0x00020000UL
#define SYS_UCCP_CORE_MCP3_RST_SHIFT     17
#define SYS_UCCP_CORE_MCP3_RST_SIGNED    0

#define SYS_UCCP_CORE_MCP4_RST_MASK      0x00040000UL
#define SYS_UCCP_CORE_MCP4_RST_SHIFT     18
#define SYS_UCCP_CORE_MCP4_RST_SIGNED    0

#define SYS_UCCP_CORE_OD_RST_MASK        0x00080000UL
#define SYS_UCCP_CORE_OD_RST_SHIFT       19
#define SYS_UCCP_CORE_OD_RST_SIGNED      0

#define SYS_UCCP_CORE_OD2_RST_MASK       0x00100000UL
#define SYS_UCCP_CORE_OD2_RST_SHIFT      20
#define SYS_UCCP_CORE_OD2_RST_SIGNED     0

#define SYS_UCCP_CORE_TXP_RST_MASK       0x00200000UL
#define SYS_UCCP_CORE_TXP_RST_SHIFT      21
#define SYS_UCCP_CORE_TXP_RST_SIGNED     0

#define SYS_UCCP_CORE_TIMERS_RST_MASK    0x00400000UL
#define SYS_UCCP_CORE_TIMERS_RST_SHIFT   22
#define SYS_UCCP_CORE_TIMERS_RST_SIGNED  0

#define SYS_UCCP_CORE_DFE_RST_MASK       0x00800000UL
#define SYS_UCCP_CORE_DFE_RST_SHIFT      23
#define SYS_UCCP_CORE_DFE_RST_SIGNED     0

#define SYS_UCCP_CORE_QM_RST_MASK        0x01000000UL
#define SYS_UCCP_CORE_QM_RST_SHIFT       24
#define SYS_UCCP_CORE_QM_RST_SIGNED      0

#define SYS_UCCP_CORE_EFS_RST_MASK       0x02000000UL
#define SYS_UCCP_CORE_EFS_RST_SHIFT      25
#define SYS_UCCP_CORE_EFS_RST_SIGNED     0

#define SYS_UCCP_CORE_EDC_RST_MASK       0x04000000UL
#define SYS_UCCP_CORE_EDC_RST_SHIFT      26
#define SYS_UCCP_CORE_EDC_RST_SIGNED     0

#define SYS_UCCP_CORE_LDPC_RST_MASK      0x08000000UL
#define SYS_UCCP_CORE_LDPC_RST_SHIFT     27
#define SYS_UCCP_CORE_LDPC_RST_SIGNED    0

#define SYS_UCCP_CORE_RESAMP_RST_MASK    0x10000000UL
#define SYS_UCCP_CORE_RESAMP_RST_SHIFT   28
#define SYS_UCCP_CORE_RESAMP_RST_SIGNED  0

#define SYS_UCCP_CORE_TS_SYNC_RST_MASK   0x20000000UL
#define SYS_UCCP_CORE_TS_SYNC_RST_SHIFT  29
#define SYS_UCCP_CORE_TS_SYNC_RST_SIGNED 0

#define SYS_UCCP_CORE_HSBDI_RST_MASK     0x40000000UL
#define SYS_UCCP_CORE_HSBDI_RST_SHIFT    30
#define SYS_UCCP_CORE_HSBDI_RST_SIGNED   0

#define SYS_UCCP_CORE_PACKER_RST_MASK    0x80000000UL
#define SYS_UCCP_CORE_PACKER_RST_SHIFT   31
#define SYS_UCCP_CORE_PACKER_RST_SIGNED  0

/* Register UCCP_CORE_CLK_STATUS_2 (REGSYSREG) */
#define SYS_UCCP_CORE_CLK_STATUS_2        0x002C
#define ABS_SYS_UCCP_CORE_CLK_STATUS_2    0x0200042CUL

#define SYS_UCCP_CORE_CRYPTO_CLKS_MASK    0x00000003UL
#define SYS_UCCP_CORE_CRYPTO_CLKS_SHIFT   0
#define SYS_UCCP_CORE_CRYPTO_CLKS_SIGNED  0

#define SYS_UCCP_CORE_VIT_CLKS_MASK       0x0000000CUL
#define SYS_UCCP_CORE_VIT_CLKS_SHIFT      2
#define SYS_UCCP_CORE_VIT_CLKS_SIGNED     0

#define SYS_UCCP_CORE_DFE_CLKS_MASK       0x00000030UL
#define SYS_UCCP_CORE_DFE_CLKS_SHIFT      4
#define SYS_UCCP_CORE_DFE_CLKS_SIGNED     0

#define SYS_UCCP_CORE_TXC_CLKS_MASK       0x000000C0UL
#define SYS_UCCP_CORE_TXC_CLKS_SHIFT      6
#define SYS_UCCP_CORE_TXC_CLKS_SIGNED     0

#define SYS_UCCP_CORE_TIMERS_CLKS_MASK    0x00000300UL
#define SYS_UCCP_CORE_TIMERS_CLKS_SHIFT   8
#define SYS_UCCP_CORE_TIMERS_CLKS_SIGNED  0

#define SYS_UCCP_CORE_TXP_CLKS_MASK       0x00000C00UL
#define SYS_UCCP_CORE_TXP_CLKS_SHIFT      10
#define SYS_UCCP_CORE_TXP_CLKS_SIGNED     0

#define SYS_UCCP_CORE_EDAGC_CLKS_MASK     0x00003000UL
#define SYS_UCCP_CORE_EDAGC_CLKS_SHIFT    12
#define SYS_UCCP_CORE_EDAGC_CLKS_SIGNED   0

#define SYS_UCCP_CORE_MCP2_CLKS_MASK      0x0000C000UL
#define SYS_UCCP_CORE_MCP2_CLKS_SHIFT     14
#define SYS_UCCP_CORE_MCP2_CLKS_SIGNED    0

#define SYS_UCCP_CORE_MCP3_CLKS_MASK      0x00030000UL
#define SYS_UCCP_CORE_MCP3_CLKS_SHIFT     16
#define SYS_UCCP_CORE_MCP3_CLKS_SIGNED    0

#define SYS_UCCP_CORE_MCP4_CLKS_MASK      0x000C0000UL
#define SYS_UCCP_CORE_MCP4_CLKS_SHIFT     18
#define SYS_UCCP_CORE_MCP4_CLKS_SIGNED    0

#define SYS_UCCP_CORE_OD_CLKS_MASK        0x00300000UL
#define SYS_UCCP_CORE_OD_CLKS_SHIFT       20
#define SYS_UCCP_CORE_OD_CLKS_SIGNED      0

#define SYS_UCCP_CORE_LDPC_CLKS_MASK      0x00C00000UL
#define SYS_UCCP_CORE_LDPC_CLKS_SHIFT     22
#define SYS_UCCP_CORE_LDPC_CLKS_SIGNED    0

#define SYS_UCCP_CORE_LDPC_2X_CLKS_MASK   0x03000000UL
#define SYS_UCCP_CORE_LDPC_2X_CLKS_SHIFT  24
#define SYS_UCCP_CORE_LDPC_2X_CLKS_SIGNED 0

#define SYS_UCCP_CORE_RESAMP_CLKS_MASK    0x0C000000UL
#define SYS_UCCP_CORE_RESAMP_CLKS_SHIFT   26
#define SYS_UCCP_CORE_RESAMP_CLKS_SIGNED  0

#define SYS_UCCP_CORE_TS_SYNC_CLKS_MASK   0x30000000UL
#define SYS_UCCP_CORE_TS_SYNC_CLKS_SHIFT  28
#define SYS_UCCP_CORE_TS_SYNC_CLKS_SIGNED 0

/* Register UCCP_CORE_HOST_TO_MTX_CMD (REGSYSREG) */
#define SYS_UCCP_CORE_HOST_TO_MTX_CMD     0x0030
#define ABS_SYS_UCCP_CORE_HOST_TO_MTX_CMD 0x02000430UL

#define SYS_UCCP_CORE_HOST_DATA_MASK      0x7FFFFFFFUL
#define SYS_UCCP_CORE_HOST_DATA_SHIFT     0
#define SYS_UCCP_CORE_HOST_DATA_SIGNED    0

#define SYS_UCCP_CORE_HOST_INT_MASK       0x80000000UL
#define SYS_UCCP_CORE_HOST_INT_SHIFT      31
#define SYS_UCCP_CORE_HOST_INT_SIGNED     0

/* Register UCCP_CORE_MTX_TO_HOST_CMD (REGSYSREG) */
#define SYS_UCCP_CORE_MTX_TO_HOST_CMD     0x0034
#define ABS_SYS_UCCP_CORE_MTX_TO_HOST_CMD 0x02000434UL

#define SYS_UCCP_CORE_MTX_DATA_MASK       0x7FFFFFFFUL
#define SYS_UCCP_CORE_MTX_DATA_SHIFT      0
#define SYS_UCCP_CORE_MTX_DATA_SIGNED     0

#define SYS_UCCP_CORE_MTX_INT_MASK        0x80000000UL
#define SYS_UCCP_CORE_MTX_INT_SHIFT       31
#define SYS_UCCP_CORE_MTX_INT_SIGNED      0

/* Register UCCP_CORE_HOST_TO_MTX_ACK (REGSYSREG) */
#define SYS_UCCP_CORE_HOST_TO_MTX_ACK     0x0038
#define ABS_SYS_UCCP_CORE_HOST_TO_MTX_ACK 0x02000438UL

#define SYS_UCCP_CORE_MTX_INT_CLR_MASK    0x80000000UL
#define SYS_UCCP_CORE_MTX_INT_CLR_SHIFT   31
#define SYS_UCCP_CORE_MTX_INT_CLR_SIGNED  0

/* Register UCCP_CORE_MTX_TO_HOST_ACK (REGSYSREG) */
#define SYS_UCCP_CORE_MTX_TO_HOST_ACK     0x003C
#define ABS_SYS_UCCP_CORE_MTX_TO_HOST_ACK 0x0200043CUL

#define SYS_UCCP_CORE_HOST_INT_CLR_MASK   0x80000000UL
#define SYS_UCCP_CORE_HOST_INT_CLR_SHIFT  31
#define SYS_UCCP_CORE_HOST_INT_CLR_SIGNED 0

/* Register UCCP_CORE_HOST_INT_ENABLE (REGSYSREG) */
#define SYS_UCCP_CORE_HOST_INT_ENABLE     0x0040
#define ABS_SYS_UCCP_CORE_HOST_INT_ENABLE 0x02000440UL

#define SYS_UCCP_CORE_HOST_INT_EN_MASK    0x80000000UL
#define SYS_UCCP_CORE_HOST_INT_EN_SHIFT   31
#define SYS_UCCP_CORE_HOST_INT_EN_SIGNED  0

/* Register UCCP_CORE_MTX_INT_ENABLE (REGSYSREG) */
#define SYS_UCCP_CORE_MTX_INT_ENABLE     0x0044
#define ABS_SYS_UCCP_CORE_MTX_INT_ENABLE 0x02000444UL

#define SYS_UCCP_CORE_MTX_INT_EN_MASK    0x80000000UL
#define SYS_UCCP_CORE_MTX_INT_EN_SHIFT   31
#define SYS_UCCP_CORE_MTX_INT_EN_SIGNED  0

/* Register UCCP_CORE_DBG_MTX_GPIO_IN (REGSYSREG) */
#define SYS_UCCP_CORE_DBG_MTX_GPIO_IN        0x0048
#define ABS_SYS_UCCP_CORE_DBG_MTX_GPIO_IN    0x02000448UL

#define SYS_UCCP_CORE_DBG_MTX_GPIO_IN_MASK   0x00000003UL
#define SYS_UCCP_CORE_DBG_MTX_GPIO_IN_SHIFT  0
#define SYS_UCCP_CORE_DBG_MTX_GPIO_IN_SIGNED 0

/* Register UCCP_CORE_DBG_MTX_GPIO_OUT (REGSYSREG) */
#define SYS_UCCP_CORE_DBG_MTX_GPIO_OUT        0x004C
#define ABS_SYS_UCCP_CORE_DBG_MTX_GPIO_OUT    0x0200044CUL

#define SYS_UCCP_CORE_DBG_MTX_GPIO_OUT_MASK   0x00000003UL
#define SYS_UCCP_CORE_DBG_MTX_GPIO_OUT_SHIFT  0
#define SYS_UCCP_CORE_DBG_MTX_GPIO_OUT_SIGNED 0

/* Register UCCP_CORE_TS_INPUT_SEL (REGSYSREG) */
#define SYS_UCCP_CORE_TS_INPUT_SEL        0x0054
#define ABS_SYS_UCCP_CORE_TS_INPUT_SEL    0x02000454UL

#define SYS_UCCP_CORE_TS_INPUT_SEL_MASK   0x80000000UL
#define SYS_UCCP_CORE_TS_INPUT_SEL_SHIFT  31
#define SYS_UCCP_CORE_TS_INPUT_SEL_SIGNED 0

/* Register UCCP_CORE_DBG_UCC_GPIO_IN (REGSYSREG) */
#define SYS_UCCP_CORE_DBG_UCC_GPIO_IN         0x0058
#define ABS_SYS_UCCP_CORE_DBG_UCC_GPIO_IN     0x02000458UL

#define SYS_UCCP_CORE_DBG_UCC_GPIO_IN_MASK    0x00000003UL
#define SYS_UCCP_CORE_DBG_UCC_GPIO_IN_SHIFT   0
#define SYS_UCCP_CORE_DBG_UCC_GPIO_IN_SIGNED  0

#define SYS_UCCP_CORE_DBG_UCC2_GPIO_IN_MASK   0x0000000CUL
#define SYS_UCCP_CORE_DBG_UCC2_GPIO_IN_SHIFT  2
#define SYS_UCCP_CORE_DBG_UCC2_GPIO_IN_SIGNED 0

#define SYS_UCCP_CORE_DBG_UCC3_GPIO_IN_MASK   0x00000030UL
#define SYS_UCCP_CORE_DBG_UCC3_GPIO_IN_SHIFT  4
#define SYS_UCCP_CORE_DBG_UCC3_GPIO_IN_SIGNED 0

#define SYS_UCCP_CORE_DBG_UCC4_GPIO_IN_MASK   0x000000C0UL
#define SYS_UCCP_CORE_DBG_UCC4_GPIO_IN_SHIFT  6
#define SYS_UCCP_CORE_DBG_UCC4_GPIO_IN_SIGNED 0

#define SYS_UCCP_CORE_DBG_UCC5_GPIO_IN_MASK   0x00000300UL
#define SYS_UCCP_CORE_DBG_UCC5_GPIO_IN_SHIFT  8
#define SYS_UCCP_CORE_DBG_UCC5_GPIO_IN_SIGNED 0

#define SYS_UCCP_CORE_DBG_UCC6_GPIO_IN_MASK   0x00000C00UL
#define SYS_UCCP_CORE_DBG_UCC6_GPIO_IN_SHIFT  10
#define SYS_UCCP_CORE_DBG_UCC6_GPIO_IN_SIGNED 0

/* Register UCCP_CORE_DBG_UCC_GPIO_OUT (REGSYSREG) */
#define SYS_UCCP_CORE_DBG_UCC_GPIO_OUT         0x005C
#define ABS_SYS_UCCP_CORE_DBG_UCC_GPIO_OUT     0x0200045CUL

#define SYS_UCCP_CORE_DBG_UCC_GPIO_OUT_MASK    0x00000003UL
#define SYS_UCCP_CORE_DBG_UCC_GPIO_OUT_SHIFT   0
#define SYS_UCCP_CORE_DBG_UCC_GPIO_OUT_SIGNED  0

#define SYS_UCCP_CORE_DBG_UCC2_GPIO_OUT_MASK   0x0000000CUL
#define SYS_UCCP_CORE_DBG_UCC2_GPIO_OUT_SHIFT  2
#define SYS_UCCP_CORE_DBG_UCC2_GPIO_OUT_SIGNED 0

#define SYS_UCCP_CORE_DBG_UCC3_GPIO_OUT_MASK   0x00000030UL
#define SYS_UCCP_CORE_DBG_UCC3_GPIO_OUT_SHIFT  4
#define SYS_UCCP_CORE_DBG_UCC3_GPIO_OUT_SIGNED 0

#define SYS_UCCP_CORE_DBG_UCC4_GPIO_OUT_MASK   0x000000C0UL
#define SYS_UCCP_CORE_DBG_UCC4_GPIO_OUT_SHIFT  6
#define SYS_UCCP_CORE_DBG_UCC4_GPIO_OUT_SIGNED 0

#define SYS_UCCP_CORE_DBG_UCC5_GPIO_OUT_MASK   0x00000300UL
#define SYS_UCCP_CORE_DBG_UCC5_GPIO_OUT_SHIFT  8
#define SYS_UCCP_CORE_DBG_UCC5_GPIO_OUT_SIGNED 0

#define SYS_UCCP_CORE_DBG_UCC6_GPIO_OUT_MASK   0x00000C00UL
#define SYS_UCCP_CORE_DBG_UCC6_GPIO_OUT_SHIFT  10
#define SYS_UCCP_CORE_DBG_UCC6_GPIO_OUT_SIGNED 0

/* Register UCCP_CORE_TOUT_CTRL (REGSYSREG) */
#define SYS_UCCP_CORE_TOUT_CTRL               0x0060
#define ABS_SYS_UCCP_CORE_TOUT_CTRL           0x02000460UL

#define SYS_UCCP_CORE_SYS_RD_TIMEOUT_MASK     0x00000FFFUL
#define SYS_UCCP_CORE_SYS_RD_TIMEOUT_SHIFT    0
#define SYS_UCCP_CORE_SYS_RD_TIMEOUT_SIGNED   0

#define SYS_UCCP_CORE_PERIP_RD_TIMEOUT_MASK   0x00FFF000UL
#define SYS_UCCP_CORE_PERIP_RD_TIMEOUT_SHIFT  12
#define SYS_UCCP_CORE_PERIP_RD_TIMEOUT_SIGNED 0

#define SYS_UCCP_CORE_SYS_RD_TOUT_EN_MASK     0x20000000UL
#define SYS_UCCP_CORE_SYS_RD_TOUT_EN_SHIFT    29
#define SYS_UCCP_CORE_SYS_RD_TOUT_EN_SIGNED   0

#define SYS_UCCP_CORE_PERIP_RD_TOUT_EN_MASK   0x40000000UL
#define SYS_UCCP_CORE_PERIP_RD_TOUT_EN_SHIFT  30
#define SYS_UCCP_CORE_PERIP_RD_TOUT_EN_SIGNED 0

/* Register UCCP_CORE_INT_ENAB2 (REGSYSREG) */
#define SYS_UCCP_CORE_INT_ENAB2                   0x0064
#define ABS_SYS_UCCP_CORE_INT_ENAB2               0x02000464UL

#define SYS_UCCP_CORE_TURBO_DEC_IRQ_ENAB_MASK     0x00000001UL
#define SYS_UCCP_CORE_TURBO_DEC_IRQ_ENAB_SHIFT    0
#define SYS_UCCP_CORE_TURBO_DEC_IRQ_ENAB_SIGNED   0

#define SYS_UCCP_CORE_BT_BASEBAND_IRQ_ENAB_MASK   0x00000002UL
#define SYS_UCCP_CORE_BT_BASEBAND_IRQ_ENAB_SHIFT  1
#define SYS_UCCP_CORE_BT_BASEBAND_IRQ_ENAB_SIGNED 0

#define SYS_UCCP_CORE_WLAN_TIMERS_IRQ_ENAB_MASK   0x00000004UL
#define SYS_UCCP_CORE_WLAN_TIMERS_IRQ_ENAB_SHIFT  2
#define SYS_UCCP_CORE_WLAN_TIMERS_IRQ_ENAB_SIGNED 0

#define SYS_UCCP_CORE_TSO_IRQ_ENAB_MASK           0x00000008UL
#define SYS_UCCP_CORE_TSO_IRQ_ENAB_SHIFT          3
#define SYS_UCCP_CORE_TSO_IRQ_ENAB_SIGNED         0

#define SYS_UCCP_CORE_WLAN_CRYPTO_IRQ_ENAB_MASK   0x00000010UL
#define SYS_UCCP_CORE_WLAN_CRYPTO_IRQ_ENAB_SHIFT  4
#define SYS_UCCP_CORE_WLAN_CRYPTO_IRQ_ENAB_SIGNED 0

#define SYS_UCCP_CORE_MCP2_IRQ_ENAB_MASK          0x00000020UL
#define SYS_UCCP_CORE_MCP2_IRQ_ENAB_SHIFT         5
#define SYS_UCCP_CORE_MCP2_IRQ_ENAB_SIGNED        0

#define SYS_UCCP_CORE_MCP3_IRQ_ENAB_MASK          0x00000040UL
#define SYS_UCCP_CORE_MCP3_IRQ_ENAB_SHIFT         6
#define SYS_UCCP_CORE_MCP3_IRQ_ENAB_SIGNED        0

#define SYS_UCCP_CORE_MCP4_IRQ_ENAB_MASK          0x00000080UL
#define SYS_UCCP_CORE_MCP4_IRQ_ENAB_SHIFT         7
#define SYS_UCCP_CORE_MCP4_IRQ_ENAB_SIGNED        0

#define SYS_UCCP_CORE_SOC_FAB_IRQ_ENAB_MASK       0x00000100UL
#define SYS_UCCP_CORE_SOC_FAB_IRQ_ENAB_SHIFT      8
#define SYS_UCCP_CORE_SOC_FAB_IRQ_ENAB_SIGNED     0

#define SYS_UCCP_CORE_EFS_IRQ_ENAB_MASK           0x00000200UL
#define SYS_UCCP_CORE_EFS_IRQ_ENAB_SHIFT          9
#define SYS_UCCP_CORE_EFS_IRQ_ENAB_SIGNED         0

#define SYS_UCCP_CORE_EDC_IRQ_ENAB_MASK           0x00000400UL
#define SYS_UCCP_CORE_EDC_IRQ_ENAB_SHIFT          10
#define SYS_UCCP_CORE_EDC_IRQ_ENAB_SIGNED         0

#define SYS_UCCP_CORE_SCP5_IRQ_ENAB_MASK          0x00000800UL
#define SYS_UCCP_CORE_SCP5_IRQ_ENAB_SHIFT         11
#define SYS_UCCP_CORE_SCP5_IRQ_ENAB_SIGNED        0

#define SYS_UCCP_CORE_SCP6_IRQ_ENAB_MASK          0x00001000UL
#define SYS_UCCP_CORE_SCP6_IRQ_ENAB_SHIFT         12
#define SYS_UCCP_CORE_SCP6_IRQ_ENAB_SIGNED        0

#define SYS_UCCP_CORE_SCP7_IRQ_ENAB_MASK          0x00002000UL
#define SYS_UCCP_CORE_SCP7_IRQ_ENAB_SHIFT         13
#define SYS_UCCP_CORE_SCP7_IRQ_ENAB_SIGNED        0

#define SYS_UCCP_CORE_SCP8_IRQ_ENAB_MASK          0x00004000UL
#define SYS_UCCP_CORE_SCP8_IRQ_ENAB_SHIFT         14
#define SYS_UCCP_CORE_SCP8_IRQ_ENAB_SIGNED        0

#define SYS_UCCP_CORE_SCP9_IRQ_ENAB_MASK          0x00008000UL
#define SYS_UCCP_CORE_SCP9_IRQ_ENAB_SHIFT         15
#define SYS_UCCP_CORE_SCP9_IRQ_ENAB_SIGNED        0

#define SYS_UCCP_CORE_SCP10_IRQ_ENAB_MASK         0x00010000UL
#define SYS_UCCP_CORE_SCP10_IRQ_ENAB_SHIFT        16
#define SYS_UCCP_CORE_SCP10_IRQ_ENAB_SIGNED       0

#define SYS_UCCP_CORE_SCP11_IRQ_ENAB_MASK         0x00020000UL
#define SYS_UCCP_CORE_SCP11_IRQ_ENAB_SHIFT        17
#define SYS_UCCP_CORE_SCP11_IRQ_ENAB_SIGNED       0

#define SYS_UCCP_CORE_SCP12_IRQ_ENAB_MASK         0x00040000UL
#define SYS_UCCP_CORE_SCP12_IRQ_ENAB_SHIFT        18
#define SYS_UCCP_CORE_SCP12_IRQ_ENAB_SIGNED       0

/* Register UCCP_CORE_INT_DIAG2 (REGSYSREG) */
#define SYS_UCCP_CORE_INT_DIAG2                   0x0068
#define ABS_SYS_UCCP_CORE_INT_DIAG2               0x02000468UL

#define SYS_UCCP_CORE_TURBO_DEC_IRQ_DIAG_MASK     0x00000001UL
#define SYS_UCCP_CORE_TURBO_DEC_IRQ_DIAG_SHIFT    0
#define SYS_UCCP_CORE_TURBO_DEC_IRQ_DIAG_SIGNED   0

#define SYS_UCCP_CORE_BT_BASEBAND_IRQ_DIAG_MASK   0x00000002UL
#define SYS_UCCP_CORE_BT_BASEBAND_IRQ_DIAG_SHIFT  1
#define SYS_UCCP_CORE_BT_BASEBAND_IRQ_DIAG_SIGNED 0

#define SYS_UCCP_CORE_WLAN_TIMERS_IRQ_DIAG_MASK   0x00000004UL
#define SYS_UCCP_CORE_WLAN_TIMERS_IRQ_DIAG_SHIFT  2
#define SYS_UCCP_CORE_WLAN_TIMERS_IRQ_DIAG_SIGNED 0

#define SYS_UCCP_CORE_TSO_IRQ_DIAG_MASK           0x00000008UL
#define SYS_UCCP_CORE_TSO_IRQ_DIAG_SHIFT          3
#define SYS_UCCP_CORE_TSO_IRQ_DIAG_SIGNED         0

#define SYS_UCCP_CORE_WLAN_CRYPTO_IRQ_DIAG_MASK   0x00000010UL
#define SYS_UCCP_CORE_WLAN_CRYPTO_IRQ_DIAG_SHIFT  4
#define SYS_UCCP_CORE_WLAN_CRYPTO_IRQ_DIAG_SIGNED 0

#define SYS_UCCP_CORE_MCP2_IRQ_DIAG_MASK          0x00000020UL
#define SYS_UCCP_CORE_MCP2_IRQ_DIAG_SHIFT         5
#define SYS_UCCP_CORE_MCP2_IRQ_DIAG_SIGNED        0

#define SYS_UCCP_CORE_MCP3_IRQ_DIAG_MASK          0x00000040UL
#define SYS_UCCP_CORE_MCP3_IRQ_DIAG_SHIFT         6
#define SYS_UCCP_CORE_MCP3_IRQ_DIAG_SIGNED        0

#define SYS_UCCP_CORE_MCP4_IRQ_DIAG_MASK          0x00000080UL
#define SYS_UCCP_CORE_MCP4_IRQ_DIAG_SHIFT         7
#define SYS_UCCP_CORE_MCP4_IRQ_DIAG_SIGNED        0

#define SYS_UCCP_CORE_SOC_FAB_IRQ_DIAG_MASK       0x00000100UL
#define SYS_UCCP_CORE_SOC_FAB_IRQ_DIAG_SHIFT      8
#define SYS_UCCP_CORE_SOC_FAB_IRQ_DIAG_SIGNED     0

#define SYS_UCCP_CORE_EFS_IRQ_DIAG_MASK           0x00000200UL
#define SYS_UCCP_CORE_EFS_IRQ_DIAG_SHIFT          9
#define SYS_UCCP_CORE_EFS_IRQ_DIAG_SIGNED         0

#define SYS_UCCP_CORE_EDC_IRQ_DIAG_MASK           0x00000400UL
#define SYS_UCCP_CORE_EDC_IRQ_DIAG_SHIFT          10
#define SYS_UCCP_CORE_EDC_IRQ_DIAG_SIGNED         0

#define SYS_UCCP_CORE_SCP5_IRQ_DIAG_MASK          0x00000800UL
#define SYS_UCCP_CORE_SCP5_IRQ_DIAG_SHIFT         11
#define SYS_UCCP_CORE_SCP5_IRQ_DIAG_SIGNED        0

#define SYS_UCCP_CORE_SCP6_IRQ_DIAG_MASK          0x00001000UL
#define SYS_UCCP_CORE_SCP6_IRQ_DIAG_SHIFT         12
#define SYS_UCCP_CORE_SCP6_IRQ_DIAG_SIGNED        0

#define SYS_UCCP_CORE_SCP7_IRQ_DIAG_MASK          0x00002000UL
#define SYS_UCCP_CORE_SCP7_IRQ_DIAG_SHIFT         13
#define SYS_UCCP_CORE_SCP7_IRQ_DIAG_SIGNED        0

#define SYS_UCCP_CORE_SCP8_IRQ_DIAG_MASK          0x00004000UL
#define SYS_UCCP_CORE_SCP8_IRQ_DIAG_SHIFT         14
#define SYS_UCCP_CORE_SCP8_IRQ_DIAG_SIGNED        0

#define SYS_UCCP_CORE_SCP9_IRQ_DIAG_MASK          0x00008000UL
#define SYS_UCCP_CORE_SCP9_IRQ_DIAG_SHIFT         15
#define SYS_UCCP_CORE_SCP9_IRQ_DIAG_SIGNED        0

#define SYS_UCCP_CORE_SCP10_IRQ_DIAG_MASK         0x00010000UL
#define SYS_UCCP_CORE_SCP10_IRQ_DIAG_SHIFT        16
#define SYS_UCCP_CORE_SCP10_IRQ_DIAG_SIGNED       0

#define SYS_UCCP_CORE_SCP11_IRQ_DIAG_MASK         0x00020000UL
#define SYS_UCCP_CORE_SCP11_IRQ_DIAG_SHIFT        17
#define SYS_UCCP_CORE_SCP11_IRQ_DIAG_SIGNED       0

#define SYS_UCCP_CORE_SCP12_IRQ_DIAG_MASK         0x00040000UL
#define SYS_UCCP_CORE_SCP12_IRQ_DIAG_SHIFT        18
#define SYS_UCCP_CORE_SCP12_IRQ_DIAG_SIGNED       0

/* Register UCCP_CORE_INT_TEST2 (REGSYSREG) */
#define SYS_UCCP_CORE_INT_TEST2                   0x006C
#define ABS_SYS_UCCP_CORE_INT_TEST2               0x0200046CUL

#define SYS_UCCP_CORE_TURBO_DEC_IRQ_TEST_MASK     0x00000001UL
#define SYS_UCCP_CORE_TURBO_DEC_IRQ_TEST_SHIFT    0
#define SYS_UCCP_CORE_TURBO_DEC_IRQ_TEST_SIGNED   0

#define SYS_UCCP_CORE_BT_BASEBAND_IRQ_TEST_MASK   0x00000002UL
#define SYS_UCCP_CORE_BT_BASEBAND_IRQ_TEST_SHIFT  1
#define SYS_UCCP_CORE_BT_BASEBAND_IRQ_TEST_SIGNED 0

#define SYS_UCCP_CORE_WLAN_TIMERS_IRQ_TEST_MASK   0x00000004UL
#define SYS_UCCP_CORE_WLAN_TIMERS_IRQ_TEST_SHIFT  2
#define SYS_UCCP_CORE_WLAN_TIMERS_IRQ_TEST_SIGNED 0

#define SYS_UCCP_CORE_TSO_IRQ_TEST_MASK           0x00000008UL
#define SYS_UCCP_CORE_TSO_IRQ_TEST_SHIFT          3
#define SYS_UCCP_CORE_TSO_IRQ_TEST_SIGNED         0

#define SYS_UCCP_CORE_WLAN_CRYPTO_IRQ_TEST_MASK   0x00000010UL
#define SYS_UCCP_CORE_WLAN_CRYPTO_IRQ_TEST_SHIFT  4
#define SYS_UCCP_CORE_WLAN_CRYPTO_IRQ_TEST_SIGNED 0

#define SYS_UCCP_CORE_MCP2_IRQ_TEST_MASK          0x00000020UL
#define SYS_UCCP_CORE_MCP2_IRQ_TEST_SHIFT         5
#define SYS_UCCP_CORE_MCP2_IRQ_TEST_SIGNED        0

#define SYS_UCCP_CORE_MCP3_IRQ_TEST_MASK          0x00000040UL
#define SYS_UCCP_CORE_MCP3_IRQ_TEST_SHIFT         6
#define SYS_UCCP_CORE_MCP3_IRQ_TEST_SIGNED        0

#define SYS_UCCP_CORE_MCP4_IRQ_TEST_MASK          0x00000080UL
#define SYS_UCCP_CORE_MCP4_IRQ_TEST_SHIFT         7
#define SYS_UCCP_CORE_MCP4_IRQ_TEST_SIGNED        0

#define SYS_UCCP_CORE_SOC_FAB_IRQ_TEST_MASK       0x00000100UL
#define SYS_UCCP_CORE_SOC_FAB_IRQ_TEST_SHIFT      8
#define SYS_UCCP_CORE_SOC_FAB_IRQ_TEST_SIGNED     0

#define SYS_UCCP_CORE_EFS_IRQ_TEST_MASK           0x00000200UL
#define SYS_UCCP_CORE_EFS_IRQ_TEST_SHIFT          9
#define SYS_UCCP_CORE_EFS_IRQ_TEST_SIGNED         0

#define SYS_UCCP_CORE_EDC_IRQ_TEST_MASK           0x00000400UL
#define SYS_UCCP_CORE_EDC_IRQ_TEST_SHIFT          10
#define SYS_UCCP_CORE_EDC_IRQ_TEST_SIGNED         0

#define SYS_UCCP_CORE_SCP5_IRQ_TEST_MASK          0x00000800UL
#define SYS_UCCP_CORE_SCP5_IRQ_TEST_SHIFT         11
#define SYS_UCCP_CORE_SCP5_IRQ_TEST_SIGNED        0

#define SYS_UCCP_CORE_SCP6_IRQ_TEST_MASK          0x00001000UL
#define SYS_UCCP_CORE_SCP6_IRQ_TEST_SHIFT         12
#define SYS_UCCP_CORE_SCP6_IRQ_TEST_SIGNED        0

#define SYS_UCCP_CORE_SCP7_IRQ_TEST_MASK          0x00002000UL
#define SYS_UCCP_CORE_SCP7_IRQ_TEST_SHIFT         13
#define SYS_UCCP_CORE_SCP7_IRQ_TEST_SIGNED        0

#define SYS_UCCP_CORE_SCP8_IRQ_TEST_MASK          0x00004000UL
#define SYS_UCCP_CORE_SCP8_IRQ_TEST_SHIFT         14
#define SYS_UCCP_CORE_SCP8_IRQ_TEST_SIGNED        0

#define SYS_UCCP_CORE_SCP9_IRQ_TEST_MASK          0x00008000UL
#define SYS_UCCP_CORE_SCP9_IRQ_TEST_SHIFT         15
#define SYS_UCCP_CORE_SCP9_IRQ_TEST_SIGNED        0

#define SYS_UCCP_CORE_SCP10_IRQ_TEST_MASK         0x00010000UL
#define SYS_UCCP_CORE_SCP10_IRQ_TEST_SHIFT        16
#define SYS_UCCP_CORE_SCP10_IRQ_TEST_SIGNED       0

#define SYS_UCCP_CORE_SCP11_IRQ_TEST_MASK         0x00020000UL
#define SYS_UCCP_CORE_SCP11_IRQ_TEST_SHIFT        17
#define SYS_UCCP_CORE_SCP11_IRQ_TEST_SIGNED       0

#define SYS_UCCP_CORE_SCP12_IRQ_TEST_MASK         0x00040000UL
#define SYS_UCCP_CORE_SCP12_IRQ_TEST_SHIFT        18
#define SYS_UCCP_CORE_SCP12_IRQ_TEST_SIGNED       0

/* Register UCCP_CORE_CORE_ID (REGSYSREG) */
#define SYS_UCCP_CORE_CORE_ID                 0x0070
#define ABS_SYS_UCCP_CORE_CORE_ID             0x02000470UL

#define SYS_UCCP_CORE_CONFIGURATION_ID_MASK   0x0000FFFFUL
#define SYS_UCCP_CORE_CONFIGURATION_ID_SHIFT  0
#define SYS_UCCP_CORE_CONFIGURATION_ID_SIGNED 0

#define SYS_UCCP_CORE_CORE_ID_MASK            0x00FF0000UL
#define SYS_UCCP_CORE_CORE_ID_SHIFT           16
#define SYS_UCCP_CORE_CORE_ID_SIGNED          0

#define SYS_UCCP_CORE_GROUP_ID_MASK           0xFF000000UL
#define SYS_UCCP_CORE_GROUP_ID_SHIFT          24
#define SYS_UCCP_CORE_GROUP_ID_SIGNED         0

/* Register UCCP_CORE_CORE_REV (REGSYSREG) */
#define SYS_UCCP_CORE_CORE_REV               0x0078
#define ABS_SYS_UCCP_CORE_CORE_REV           0x02000478UL

#define SYS_UCCP_CORE_MAINTENANCE_REV_MASK   0x000000FFUL
#define SYS_UCCP_CORE_MAINTENANCE_REV_SHIFT  0
#define SYS_UCCP_CORE_MAINTENANCE_REV_SIGNED 0

#define SYS_UCCP_CORE_MINOR_REV_MASK         0x0000FF00UL
#define SYS_UCCP_CORE_MINOR_REV_SHIFT        8
#define SYS_UCCP_CORE_MINOR_REV_SIGNED       0

#define SYS_UCCP_CORE_MAJOR_REV_MASK         0x00FF0000UL
#define SYS_UCCP_CORE_MAJOR_REV_SHIFT        16
#define SYS_UCCP_CORE_MAJOR_REV_SIGNED       0

#define SYS_UCCP_CORE_DESIGNER_REV_MASK      0xFF000000UL
#define SYS_UCCP_CORE_DESIGNER_REV_SHIFT     24
#define SYS_UCCP_CORE_DESIGNER_REV_SIGNED    0

/* Register UCCP_CORE_CLK_STATUS_3 (REGSYSREG) */
#define SYS_UCCP_CORE_CLK_STATUS_3         0x0080
#define ABS_SYS_UCCP_CORE_CLK_STATUS_3     0x02000480UL

#define SYS_UCCP_CORE_HSBDI_CLKS_MASK      0x00000003UL
#define SYS_UCCP_CORE_HSBDI_CLKS_SHIFT     0
#define SYS_UCCP_CORE_HSBDI_CLKS_SIGNED    0

#define SYS_UCCP_CORE_PACKER_CLKS_MASK     0x0000000CUL
#define SYS_UCCP_CORE_PACKER_CLKS_SHIFT    2
#define SYS_UCCP_CORE_PACKER_CLKS_SIGNED   0

#define SYS_UCCP_CORE_OUTPROC_CLKS_MASK    0x00000030UL
#define SYS_UCCP_CORE_OUTPROC_CLKS_SHIFT   4
#define SYS_UCCP_CORE_OUTPROC_CLKS_SIGNED  0

#define SYS_UCCP_CORE_DEMAPPER_CLKS_MASK   0x000000C0UL
#define SYS_UCCP_CORE_DEMAPPER_CLKS_SHIFT  6
#define SYS_UCCP_CORE_DEMAPPER_CLKS_SIGNED 0

#define SYS_UCCP_CORE_DERAND_CLKS_MASK     0x00000300UL
#define SYS_UCCP_CORE_DERAND_CLKS_SHIFT    8
#define SYS_UCCP_CORE_DERAND_CLKS_SIGNED   0

#define SYS_UCCP_CORE_TSO_CLKS_MASK        0x00000C00UL
#define SYS_UCCP_CORE_TSO_CLKS_SHIFT       10
#define SYS_UCCP_CORE_TSO_CLKS_SIGNED      0

#define SYS_UCCP_CORE_METX2_CLKS_MASK      0x00003000UL
#define SYS_UCCP_CORE_METX2_CLKS_SHIFT     12
#define SYS_UCCP_CORE_METX2_CLKS_SIGNED    0

#define SYS_UCCP_CORE_METX3_CLKS_MASK      0x0000C000UL
#define SYS_UCCP_CORE_METX3_CLKS_SHIFT     14
#define SYS_UCCP_CORE_METX3_CLKS_SIGNED    0

#define SYS_UCCP_CORE_METX4_CLKS_MASK      0x00030000UL
#define SYS_UCCP_CORE_METX4_CLKS_SHIFT     16
#define SYS_UCCP_CORE_METX4_CLKS_SIGNED    0

#define SYS_UCCP_CORE_DEAGG_CLKS_MASK      0x000C0000UL
#define SYS_UCCP_CORE_DEAGG_CLKS_SHIFT     18
#define SYS_UCCP_CORE_DEAGG_CLKS_SIGNED    0

#define SYS_UCCP_CORE_MCP5_CLKS_MASK       0x00300000UL
#define SYS_UCCP_CORE_MCP5_CLKS_SHIFT      20
#define SYS_UCCP_CORE_MCP5_CLKS_SIGNED     0

#define SYS_UCCP_CORE_MCP6_CLKS_MASK       0x00C00000UL
#define SYS_UCCP_CORE_MCP6_CLKS_SHIFT      22
#define SYS_UCCP_CORE_MCP6_CLKS_SIGNED     0

/* Register UCCP_CORE_CLK_CTRL_3 (REGSYSREG) */
#define SYS_UCCP_CORE_CLK_CTRL_3           0x0084
#define ABS_SYS_UCCP_CORE_CLK_CTRL_3       0x02000484UL

#define SYS_UCCP_CORE_HSBDI_CLKG_MASK      0x00000003UL
#define SYS_UCCP_CORE_HSBDI_CLKG_SHIFT     0
#define SYS_UCCP_CORE_HSBDI_CLKG_SIGNED    0

#define SYS_UCCP_CORE_PACKER_CLKG_MASK     0x0000000CUL
#define SYS_UCCP_CORE_PACKER_CLKG_SHIFT    2
#define SYS_UCCP_CORE_PACKER_CLKG_SIGNED   0

#define SYS_UCCP_CORE_OUTPROC_CLKG_MASK    0x00000030UL
#define SYS_UCCP_CORE_OUTPROC_CLKG_SHIFT   4
#define SYS_UCCP_CORE_OUTPROC_CLKG_SIGNED  0

#define SYS_UCCP_CORE_DEMAPPER_CLKG_MASK   0x000000C0UL
#define SYS_UCCP_CORE_DEMAPPER_CLKG_SHIFT  6
#define SYS_UCCP_CORE_DEMAPPER_CLKG_SIGNED 0

#define SYS_UCCP_CORE_DERAND_CLKG_MASK     0x00000300UL
#define SYS_UCCP_CORE_DERAND_CLKG_SHIFT    8
#define SYS_UCCP_CORE_DERAND_CLKG_SIGNED   0

#define SYS_UCCP_CORE_TSO_CLKG_MASK        0x00000C00UL
#define SYS_UCCP_CORE_TSO_CLKG_SHIFT       10
#define SYS_UCCP_CORE_TSO_CLKG_SIGNED      0

#define SYS_UCCP_CORE_METX2_CLKG_MASK      0x00003000UL
#define SYS_UCCP_CORE_METX2_CLKG_SHIFT     12
#define SYS_UCCP_CORE_METX2_CLKG_SIGNED    0

#define SYS_UCCP_CORE_METX3_CLKG_MASK      0x0000C000UL
#define SYS_UCCP_CORE_METX3_CLKG_SHIFT     14
#define SYS_UCCP_CORE_METX3_CLKG_SIGNED    0

#define SYS_UCCP_CORE_METX4_CLKG_MASK      0x00030000UL
#define SYS_UCCP_CORE_METX4_CLKG_SHIFT     16
#define SYS_UCCP_CORE_METX4_CLKG_SIGNED    0

#define SYS_UCCP_CORE_DEAGG_CLKG_MASK      0x000C0000UL
#define SYS_UCCP_CORE_DEAGG_CLKG_SHIFT     18
#define SYS_UCCP_CORE_DEAGG_CLKG_SIGNED    0

#define SYS_UCCP_CORE_MCP5_CLKG_MASK       0x00300000UL
#define SYS_UCCP_CORE_MCP5_CLKG_SHIFT      20
#define SYS_UCCP_CORE_MCP5_CLKG_SIGNED     0

#define SYS_UCCP_CORE_MCP6_CLKG_MASK       0x00C00000UL
#define SYS_UCCP_CORE_MCP6_CLKG_SHIFT      22
#define SYS_UCCP_CORE_MCP6_CLKG_SIGNED     0

/* Register UCCP_CORE_RESET_CTRL_2 (REGSYSREG) */
#define SYS_UCCP_CORE_RESET_CTRL_2        0x0088
#define ABS_SYS_UCCP_CORE_RESET_CTRL_2    0x02000488UL

#define SYS_UCCP_CORE_OUTPROC_RST_MASK    0x00000001UL
#define SYS_UCCP_CORE_OUTPROC_RST_SHIFT   0
#define SYS_UCCP_CORE_OUTPROC_RST_SIGNED  0

#define SYS_UCCP_CORE_DEMAPPER_RST_MASK   0x00000002UL
#define SYS_UCCP_CORE_DEMAPPER_RST_SHIFT  1
#define SYS_UCCP_CORE_DEMAPPER_RST_SIGNED 0

#define SYS_UCCP_CORE_DERAND_RST_MASK     0x00000004UL
#define SYS_UCCP_CORE_DERAND_RST_SHIFT    2
#define SYS_UCCP_CORE_DERAND_RST_SIGNED   0

#define SYS_UCCP_CORE_TSO_RST_MASK        0x00000008UL
#define SYS_UCCP_CORE_TSO_RST_SHIFT       3
#define SYS_UCCP_CORE_TSO_RST_SIGNED      0

#define SYS_UCCP_CORE_DEAGG_RST_MASK      0x00000010UL
#define SYS_UCCP_CORE_DEAGG_RST_SHIFT     4
#define SYS_UCCP_CORE_DEAGG_RST_SIGNED    0

#define SYS_UCCP_CORE_MCP5_RST_MASK       0x00000020UL
#define SYS_UCCP_CORE_MCP5_RST_SHIFT      5
#define SYS_UCCP_CORE_MCP5_RST_SIGNED     0

#define SYS_UCCP_CORE_MCP6_RST_MASK       0x00000040UL
#define SYS_UCCP_CORE_MCP6_RST_SHIFT      6
#define SYS_UCCP_CORE_MCP6_RST_SIGNED     0

#define SYS_UCCP_CORE_TS_SYNC2_RST_MASK   0x00000080UL
#define SYS_UCCP_CORE_TS_SYNC2_RST_SHIFT  7
#define SYS_UCCP_CORE_TS_SYNC2_RST_SIGNED 0

#define SYS_UCCP_CORE_OUTPROC2_RST_MASK   0x00000100UL
#define SYS_UCCP_CORE_OUTPROC2_RST_SHIFT  8
#define SYS_UCCP_CORE_OUTPROC2_RST_SIGNED 0

#define SYS_UCCP_CORE_TSO2_RST_MASK       0x00000200UL
#define SYS_UCCP_CORE_TSO2_RST_SHIFT      9
#define SYS_UCCP_CORE_TSO2_RST_SIGNED     0

#define SYS_UCCP_CORE_VIT2_RST_MASK       0x00000400UL
#define SYS_UCCP_CORE_VIT2_RST_SHIFT      10
#define SYS_UCCP_CORE_VIT2_RST_SIGNED     0

#define SYS_UCCP_CORE_DFE2_RST_MASK       0x00000800UL
#define SYS_UCCP_CORE_DFE2_RST_SHIFT      11
#define SYS_UCCP_CORE_DFE2_RST_SIGNED     0

#define SYS_UCCP_CORE_LDPC2_RST_MASK      0x00001000UL
#define SYS_UCCP_CORE_LDPC2_RST_SHIFT     12
#define SYS_UCCP_CORE_LDPC2_RST_SIGNED    0

#define SYS_UCCP_CORE_RESAMP2_RST_MASK    0x00002000UL
#define SYS_UCCP_CORE_RESAMP2_RST_SHIFT   13
#define SYS_UCCP_CORE_RESAMP2_RST_SIGNED  0

#define SYS_UCCP_CORE_RESAMP3_RST_MASK    0x00004000UL
#define SYS_UCCP_CORE_RESAMP3_RST_SHIFT   14
#define SYS_UCCP_CORE_RESAMP3_RST_SIGNED  0

#define SYS_UCCP_CORE_RESAMP4_RST_MASK    0x00008000UL
#define SYS_UCCP_CORE_RESAMP4_RST_SHIFT   15
#define SYS_UCCP_CORE_RESAMP4_RST_SIGNED  0

#define SYS_UCCP_CORE_RESAMP5_RST_MASK    0x00010000UL
#define SYS_UCCP_CORE_RESAMP5_RST_SHIFT   16
#define SYS_UCCP_CORE_RESAMP5_RST_SIGNED  0

#define SYS_UCCP_CORE_SCP5_RST_MASK       0x00020000UL
#define SYS_UCCP_CORE_SCP5_RST_SHIFT      17
#define SYS_UCCP_CORE_SCP5_RST_SIGNED     0

#define SYS_UCCP_CORE_SCP6_RST_MASK       0x00040000UL
#define SYS_UCCP_CORE_SCP6_RST_SHIFT      18
#define SYS_UCCP_CORE_SCP6_RST_SIGNED     0

#define SYS_UCCP_CORE_SCP7_RST_MASK       0x00080000UL
#define SYS_UCCP_CORE_SCP7_RST_SHIFT      19
#define SYS_UCCP_CORE_SCP7_RST_SIGNED     0

#define SYS_UCCP_CORE_SCP8_RST_MASK       0x00100000UL
#define SYS_UCCP_CORE_SCP8_RST_SHIFT      20
#define SYS_UCCP_CORE_SCP8_RST_SIGNED     0

#define SYS_UCCP_CORE_SCP9_RST_MASK       0x00200000UL
#define SYS_UCCP_CORE_SCP9_RST_SHIFT      21
#define SYS_UCCP_CORE_SCP9_RST_SIGNED     0

#define SYS_UCCP_CORE_SCP10_RST_MASK      0x00400000UL
#define SYS_UCCP_CORE_SCP10_RST_SHIFT     22
#define SYS_UCCP_CORE_SCP10_RST_SIGNED    0

#define SYS_UCCP_CORE_SCP11_RST_MASK      0x00800000UL
#define SYS_UCCP_CORE_SCP11_RST_SHIFT     23
#define SYS_UCCP_CORE_SCP11_RST_SIGNED    0

#define SYS_UCCP_CORE_SCP12_RST_MASK      0x01000000UL
#define SYS_UCCP_CORE_SCP12_RST_SHIFT     24
#define SYS_UCCP_CORE_SCP12_RST_SIGNED    0

#define SYS_UCCP_CORE_PACKER2_RST_MASK    0x02000000UL
#define SYS_UCCP_CORE_PACKER2_RST_SHIFT   25
#define SYS_UCCP_CORE_PACKER2_RST_SIGNED  0

#define SYS_UCCP_CORE_BT_RST_MASK         0x04000000UL
#define SYS_UCCP_CORE_BT_RST_SHIFT        26
#define SYS_UCCP_CORE_BT_RST_SIGNED       0

/* Register UCCP_CORE_CLK_STATUS_4 (REGSYSREG) */
#define SYS_UCCP_CORE_CLK_STATUS_4         0x008C
#define ABS_SYS_UCCP_CORE_CLK_STATUS_4     0x0200048CUL

#define SYS_UCCP_CORE_TSO2_CLKS_MASK       0x00000003UL
#define SYS_UCCP_CORE_TSO2_CLKS_SHIFT      0
#define SYS_UCCP_CORE_TSO2_CLKS_SIGNED     0

#define SYS_UCCP_CORE_VIT2_CLKS_MASK       0x0000000CUL
#define SYS_UCCP_CORE_VIT2_CLKS_SHIFT      2
#define SYS_UCCP_CORE_VIT2_CLKS_SIGNED     0

#define SYS_UCCP_CORE_DFE2_CLKS_MASK       0x00000030UL
#define SYS_UCCP_CORE_DFE2_CLKS_SHIFT      4
#define SYS_UCCP_CORE_DFE2_CLKS_SIGNED     0

#define SYS_UCCP_CORE_EDAGC2_CLKS_MASK     0x000000C0UL
#define SYS_UCCP_CORE_EDAGC2_CLKS_SHIFT    6
#define SYS_UCCP_CORE_EDAGC2_CLKS_SIGNED   0

#define SYS_UCCP_CORE_LDPC2_CLKS_MASK      0x00000300UL
#define SYS_UCCP_CORE_LDPC2_CLKS_SHIFT     8
#define SYS_UCCP_CORE_LDPC2_CLKS_SIGNED    0

#define SYS_UCCP_CORE_LDPC2_2X_CLKS_MASK   0x00000C00UL
#define SYS_UCCP_CORE_LDPC2_2X_CLKS_SHIFT  10
#define SYS_UCCP_CORE_LDPC2_2X_CLKS_SIGNED 0

#define SYS_UCCP_CORE_RESAMP2_CLKS_MASK    0x00003000UL
#define SYS_UCCP_CORE_RESAMP2_CLKS_SHIFT   12
#define SYS_UCCP_CORE_RESAMP2_CLKS_SIGNED  0

#define SYS_UCCP_CORE_RESAMP3_CLKS_MASK    0x0000C000UL
#define SYS_UCCP_CORE_RESAMP3_CLKS_SHIFT   14
#define SYS_UCCP_CORE_RESAMP3_CLKS_SIGNED  0

#define SYS_UCCP_CORE_RESAMP4_CLKS_MASK    0x00030000UL
#define SYS_UCCP_CORE_RESAMP4_CLKS_SHIFT   16
#define SYS_UCCP_CORE_RESAMP4_CLKS_SIGNED  0

#define SYS_UCCP_CORE_RESAMP5_CLKS_MASK    0x000C0000UL
#define SYS_UCCP_CORE_RESAMP5_CLKS_SHIFT   18
#define SYS_UCCP_CORE_RESAMP5_CLKS_SIGNED  0

#define SYS_UCCP_CORE_TS_SYNC2_CLKS_MASK   0x00300000UL
#define SYS_UCCP_CORE_TS_SYNC2_CLKS_SHIFT  20
#define SYS_UCCP_CORE_TS_SYNC2_CLKS_SIGNED 0

#define SYS_UCCP_CORE_OUTPROC2_CLKS_MASK   0x00C00000UL
#define SYS_UCCP_CORE_OUTPROC2_CLKS_SHIFT  22
#define SYS_UCCP_CORE_OUTPROC2_CLKS_SIGNED 0

#define SYS_UCCP_CORE_SCP5_CLKS_MASK       0x03000000UL
#define SYS_UCCP_CORE_SCP5_CLKS_SHIFT      24
#define SYS_UCCP_CORE_SCP5_CLKS_SIGNED     0

#define SYS_UCCP_CORE_SCP6_CLKS_MASK       0x0C000000UL
#define SYS_UCCP_CORE_SCP6_CLKS_SHIFT      26
#define SYS_UCCP_CORE_SCP6_CLKS_SIGNED     0

#define SYS_UCCP_CORE_SCP7_CLKS_MASK       0x30000000UL
#define SYS_UCCP_CORE_SCP7_CLKS_SHIFT      28
#define SYS_UCCP_CORE_SCP7_CLKS_SIGNED     0

#define SYS_UCCP_CORE_SCP8_CLKS_MASK       0xC0000000UL
#define SYS_UCCP_CORE_SCP8_CLKS_SHIFT      30
#define SYS_UCCP_CORE_SCP8_CLKS_SIGNED     0

/* Register UCCP_CORE_CLK_CTRL_4 (REGSYSREG) */
#define SYS_UCCP_CORE_CLK_CTRL_4           0x0090
#define ABS_SYS_UCCP_CORE_CLK_CTRL_4       0x02000490UL

#define SYS_UCCP_CORE_TSO2_CLKG_MASK       0x00000003UL
#define SYS_UCCP_CORE_TSO2_CLKG_SHIFT      0
#define SYS_UCCP_CORE_TSO2_CLKG_SIGNED     0

#define SYS_UCCP_CORE_VIT2_CLKG_MASK       0x0000000CUL
#define SYS_UCCP_CORE_VIT2_CLKG_SHIFT      2
#define SYS_UCCP_CORE_VIT2_CLKG_SIGNED     0

#define SYS_UCCP_CORE_DFE2_CLKG_MASK       0x00000030UL
#define SYS_UCCP_CORE_DFE2_CLKG_SHIFT      4
#define SYS_UCCP_CORE_DFE2_CLKG_SIGNED     0

#define SYS_UCCP_CORE_EDAGC2_CLKG_MASK     0x000000C0UL
#define SYS_UCCP_CORE_EDAGC2_CLKG_SHIFT    6
#define SYS_UCCP_CORE_EDAGC2_CLKG_SIGNED   0

#define SYS_UCCP_CORE_LDPC2_CLKG_MASK      0x00000300UL
#define SYS_UCCP_CORE_LDPC2_CLKG_SHIFT     8
#define SYS_UCCP_CORE_LDPC2_CLKG_SIGNED    0

#define SYS_UCCP_CORE_LDPC2_2X_CLKG_MASK   0x00000C00UL
#define SYS_UCCP_CORE_LDPC2_2X_CLKG_SHIFT  10
#define SYS_UCCP_CORE_LDPC2_2X_CLKG_SIGNED 0

#define SYS_UCCP_CORE_RESAMP2_CLKG_MASK    0x00003000UL
#define SYS_UCCP_CORE_RESAMP2_CLKG_SHIFT   12
#define SYS_UCCP_CORE_RESAMP2_CLKG_SIGNED  0

#define SYS_UCCP_CORE_RESAMP3_CLKG_MASK    0x0000C000UL
#define SYS_UCCP_CORE_RESAMP3_CLKG_SHIFT   14
#define SYS_UCCP_CORE_RESAMP3_CLKG_SIGNED  0

#define SYS_UCCP_CORE_RESAMP4_CLKG_MASK    0x00030000UL
#define SYS_UCCP_CORE_RESAMP4_CLKG_SHIFT   16
#define SYS_UCCP_CORE_RESAMP4_CLKG_SIGNED  0

#define SYS_UCCP_CORE_RESAMP5_CLKG_MASK    0x000C0000UL
#define SYS_UCCP_CORE_RESAMP5_CLKG_SHIFT   18
#define SYS_UCCP_CORE_RESAMP5_CLKG_SIGNED  0

#define SYS_UCCP_CORE_TS_SYNC2_CLKG_MASK   0x00300000UL
#define SYS_UCCP_CORE_TS_SYNC2_CLKG_SHIFT  20
#define SYS_UCCP_CORE_TS_SYNC2_CLKG_SIGNED 0

#define SYS_UCCP_CORE_OUTPROC2_CLKG_MASK   0x00C00000UL
#define SYS_UCCP_CORE_OUTPROC2_CLKG_SHIFT  22
#define SYS_UCCP_CORE_OUTPROC2_CLKG_SIGNED 0

#define SYS_UCCP_CORE_SCP5_CLKG_MASK       0x03000000UL
#define SYS_UCCP_CORE_SCP5_CLKG_SHIFT      24
#define SYS_UCCP_CORE_SCP5_CLKG_SIGNED     0

#define SYS_UCCP_CORE_SCP6_CLKG_MASK       0x0C000000UL
#define SYS_UCCP_CORE_SCP6_CLKG_SHIFT      26
#define SYS_UCCP_CORE_SCP6_CLKG_SIGNED     0

#define SYS_UCCP_CORE_SCP7_CLKG_MASK       0x30000000UL
#define SYS_UCCP_CORE_SCP7_CLKG_SHIFT      28
#define SYS_UCCP_CORE_SCP7_CLKG_SIGNED     0

#define SYS_UCCP_CORE_SCP8_CLKG_MASK       0xC0000000UL
#define SYS_UCCP_CORE_SCP8_CLKG_SHIFT      30
#define SYS_UCCP_CORE_SCP8_CLKG_SIGNED     0

/* Register UCCP_CORE_CLK_STATUS_5 (REGSYSREG) */
#define SYS_UCCP_CORE_CLK_STATUS_5        0x0094
#define ABS_SYS_UCCP_CORE_CLK_STATUS_5    0x02000494UL

#define SYS_UCCP_CORE_SCP9_CLKS_MASK      0x00000003UL
#define SYS_UCCP_CORE_SCP9_CLKS_SHIFT     0
#define SYS_UCCP_CORE_SCP9_CLKS_SIGNED    0

#define SYS_UCCP_CORE_SCP10_CLKS_MASK     0x0000000CUL
#define SYS_UCCP_CORE_SCP10_CLKS_SHIFT    2
#define SYS_UCCP_CORE_SCP10_CLKS_SIGNED   0

#define SYS_UCCP_CORE_SCP11_CLKS_MASK     0x00000030UL
#define SYS_UCCP_CORE_SCP11_CLKS_SHIFT    4
#define SYS_UCCP_CORE_SCP11_CLKS_SIGNED   0

#define SYS_UCCP_CORE_SCP12_CLKS_MASK     0x000000C0UL
#define SYS_UCCP_CORE_SCP12_CLKS_SHIFT    6
#define SYS_UCCP_CORE_SCP12_CLKS_SIGNED   0

#define SYS_UCCP_CORE_PACKER2_CLKS_MASK   0x00000300UL
#define SYS_UCCP_CORE_PACKER2_CLKS_SHIFT  8
#define SYS_UCCP_CORE_PACKER2_CLKS_SIGNED 0

#define SYS_UCCP_CORE_BT_CLKS_MASK        0x00000C00UL
#define SYS_UCCP_CORE_BT_CLKS_SHIFT       10
#define SYS_UCCP_CORE_BT_CLKS_SIGNED      0

/* Register UCCP_CORE_CLK_CTRL_5 (REGSYSREG) */
#define SYS_UCCP_CORE_CLK_CTRL_5          0x0098
#define ABS_SYS_UCCP_CORE_CLK_CTRL_5      0x02000498UL

#define SYS_UCCP_CORE_SCP9_CLKG_MASK      0x00000003UL
#define SYS_UCCP_CORE_SCP9_CLKG_SHIFT     0
#define SYS_UCCP_CORE_SCP9_CLKG_SIGNED    0

#define SYS_UCCP_CORE_SCP10_CLKG_MASK     0x0000000CUL
#define SYS_UCCP_CORE_SCP10_CLKG_SHIFT    2
#define SYS_UCCP_CORE_SCP10_CLKG_SIGNED   0

#define SYS_UCCP_CORE_SCP11_CLKG_MASK     0x00000030UL
#define SYS_UCCP_CORE_SCP11_CLKG_SHIFT    4
#define SYS_UCCP_CORE_SCP11_CLKG_SIGNED   0

#define SYS_UCCP_CORE_SCP12_CLKG_MASK     0x000000C0UL
#define SYS_UCCP_CORE_SCP12_CLKG_SHIFT    6
#define SYS_UCCP_CORE_SCP12_CLKG_SIGNED   0

#define SYS_UCCP_CORE_PACKER2_CLKG_MASK   0x00000300UL
#define SYS_UCCP_CORE_PACKER2_CLKG_SHIFT  8
#define SYS_UCCP_CORE_PACKER2_CLKG_SIGNED 0

#define SYS_UCCP_CORE_BT_CLKG_MASK        0x00000C00UL
#define SYS_UCCP_CORE_BT_CLKG_SHIFT       10
#define SYS_UCCP_CORE_BT_CLKG_SIGNED      0

/* Register UCCP_CORE_SOCIF_STAT (REGSYSREG) */
#define SYS_UCCP_CORE_SOCIF_STAT                      0x00C0
#define ABS_SYS_UCCP_CORE_SOCIF_STAT                  0x020004C0UL

#define SYS_UCCP_CORE_SYS_RD_TOUT_SLV_STATUS_MASK     0x00000001UL
#define SYS_UCCP_CORE_SYS_RD_TOUT_SLV_STATUS_SHIFT    0
#define SYS_UCCP_CORE_SYS_RD_TOUT_SLV_STATUS_SIGNED   0

#define SYS_UCCP_CORE_SYS_RD_TOUT_MST_STATUS_MASK     0x00000030UL
#define SYS_UCCP_CORE_SYS_RD_TOUT_MST_STATUS_SHIFT    4
#define SYS_UCCP_CORE_SYS_RD_TOUT_MST_STATUS_SIGNED   0

#define SYS_UCCP_CORE_PERIP_RD_TOUT_SLV_STATUS_MASK   0x00010000UL
#define SYS_UCCP_CORE_PERIP_RD_TOUT_SLV_STATUS_SHIFT  16
#define SYS_UCCP_CORE_PERIP_RD_TOUT_SLV_STATUS_SIGNED 0

#define SYS_UCCP_CORE_PERIP_RD_TOUT_MST_STATUS_MASK   0x0FF00000UL
#define SYS_UCCP_CORE_PERIP_RD_TOUT_MST_STATUS_SHIFT  20
#define SYS_UCCP_CORE_PERIP_RD_TOUT_MST_STATUS_SIGNED 0

/* Register UCCP_CORE_SOCIF_ENAB (REGSYSREG) */
#define SYS_UCCP_CORE_SOCIF_ENAB                      0x00C4
#define ABS_SYS_UCCP_CORE_SOCIF_ENAB                  0x020004C4UL

#define SYS_UCCP_CORE_SYS_RD_TOUT_SLV_ENABLE_MASK     0x00000001UL
#define SYS_UCCP_CORE_SYS_RD_TOUT_SLV_ENABLE_SHIFT    0
#define SYS_UCCP_CORE_SYS_RD_TOUT_SLV_ENABLE_SIGNED   0

#define SYS_UCCP_CORE_SYS_RD_TOUT_MST_ENABLE_MASK     0x00000030UL
#define SYS_UCCP_CORE_SYS_RD_TOUT_MST_ENABLE_SHIFT    4
#define SYS_UCCP_CORE_SYS_RD_TOUT_MST_ENABLE_SIGNED   0

#define SYS_UCCP_CORE_PERIP_RD_TOUT_SLV_ENABLE_MASK   0x00010000UL
#define SYS_UCCP_CORE_PERIP_RD_TOUT_SLV_ENABLE_SHIFT  16
#define SYS_UCCP_CORE_PERIP_RD_TOUT_SLV_ENABLE_SIGNED 0

#define SYS_UCCP_CORE_PERIP_RD_TOUT_MST_ENABLE_MASK   0x0FF00000UL
#define SYS_UCCP_CORE_PERIP_RD_TOUT_MST_ENABLE_SHIFT  20
#define SYS_UCCP_CORE_PERIP_RD_TOUT_MST_ENABLE_SIGNED 0

/* Register UCCP_CORE_SOCIF_CLR (REGSYSREG) */
#define SYS_UCCP_CORE_SOCIF_CLR                      0x00C8
#define ABS_SYS_UCCP_CORE_SOCIF_CLR                  0x020004C8UL

#define SYS_UCCP_CORE_SYS_RD_TOUT_SLV_CLEAR_MASK     0x00000001UL
#define SYS_UCCP_CORE_SYS_RD_TOUT_SLV_CLEAR_SHIFT    0
#define SYS_UCCP_CORE_SYS_RD_TOUT_SLV_CLEAR_SIGNED   0

#define SYS_UCCP_CORE_SYS_RD_TOUT_MST_CLEAR_MASK     0x00000030UL
#define SYS_UCCP_CORE_SYS_RD_TOUT_MST_CLEAR_SHIFT    4
#define SYS_UCCP_CORE_SYS_RD_TOUT_MST_CLEAR_SIGNED   0

#define SYS_UCCP_CORE_PERIP_RD_TOUT_SLV_CLEAR_MASK   0x00010000UL
#define SYS_UCCP_CORE_PERIP_RD_TOUT_SLV_CLEAR_SHIFT  16
#define SYS_UCCP_CORE_PERIP_RD_TOUT_SLV_CLEAR_SIGNED 0

#define SYS_UCCP_CORE_PERIP_RD_TOUT_MST_CLEAR_MASK   0x0FF00000UL
#define SYS_UCCP_CORE_PERIP_RD_TOUT_MST_CLEAR_SHIFT  20
#define SYS_UCCP_CORE_PERIP_RD_TOUT_MST_CLEAR_SIGNED 0

/* Register UCCP_SOC_FAB_TSD_REQ_CONFIG (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_TSD_REQ_CONFIG             0x005C
#define ABS_SYS_UCCP_SOC_FAB_TSD_REQ_CONFIG         0x0200065CUL

#define SYS_UCCP_SOC_FAB_TSD_CIRC_BUF_ENABLE_MASK   0x00000001UL
#define SYS_UCCP_SOC_FAB_TSD_CIRC_BUF_ENABLE_SHIFT  0
#define SYS_UCCP_SOC_FAB_TSD_CIRC_BUF_ENABLE_SIGNED 0

/* Register UCCP_SOC_FAB_DVBH_ECP_RS_REQ_CONFIG (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_DVBH_ECP_RS_REQ_CONFIG             0x006C
#define ABS_SYS_UCCP_SOC_FAB_DVBH_ECP_RS_REQ_CONFIG         0x0200066CUL

#define SYS_UCCP_SOC_FAB_DVBH_ECP_RS_CIRC_BUF_ENABLE_MASK   0x00000001UL
#define SYS_UCCP_SOC_FAB_DVBH_ECP_RS_CIRC_BUF_ENABLE_SHIFT  0
#define SYS_UCCP_SOC_FAB_DVBH_ECP_RS_CIRC_BUF_ENABLE_SIGNED 0

/* Register UCCP_SOC_FAB_UCC_JTAG_REQ_CONFIG (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_UCC_JTAG_REQ_CONFIG             0x008C
#define ABS_SYS_UCCP_SOC_FAB_UCC_JTAG_REQ_CONFIG         0x0200068CUL

#define SYS_UCCP_SOC_FAB_UCC_JTAG_CIRC_BUF_ENABLE_MASK   0x00000001UL
#define SYS_UCCP_SOC_FAB_UCC_JTAG_CIRC_BUF_ENABLE_SHIFT  0
#define SYS_UCCP_SOC_FAB_UCC_JTAG_CIRC_BUF_ENABLE_SIGNED 0

/* Register UCCP_SOC_FAB_REQ8_CONFIG (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_REQ8_CONFIG                   0x009C
#define ABS_SYS_UCCP_SOC_FAB_REQ8_CONFIG               0x0200069CUL

#define SYS_UCCP_SOC_FAB_CRYPTO_CIRC_BUF_ENABLE_MASK   0x00000001UL
#define SYS_UCCP_SOC_FAB_CRYPTO_CIRC_BUF_ENABLE_SHIFT  0
#define SYS_UCCP_SOC_FAB_CRYPTO_CIRC_BUF_ENABLE_SIGNED 0

/* Register UCCP_SOC_FAB_METX_REQ_CONFIG (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_METX_REQ_CONFIG             0x00AC
#define ABS_SYS_UCCP_SOC_FAB_METX_REQ_CONFIG         0x020006ACUL

#define SYS_UCCP_SOC_FAB_METX_CIRC_BUF_ENABLE_MASK   0x00000001UL
#define SYS_UCCP_SOC_FAB_METX_CIRC_BUF_ENABLE_SHIFT  0
#define SYS_UCCP_SOC_FAB_METX_CIRC_BUF_ENABLE_SIGNED 0

/* Register UCCP_SOC_FAB_MTX_COPRO_REQ_CONFIG (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MTX_COPRO_REQ_CONFIG             0x00BC
#define ABS_SYS_UCCP_SOC_FAB_MTX_COPRO_REQ_CONFIG         0x020006BCUL

#define SYS_UCCP_SOC_FAB_MTX_COPRO_CIRC_BUF_ENABLE_MASK   0x00000001UL
#define SYS_UCCP_SOC_FAB_MTX_COPRO_CIRC_BUF_ENABLE_SHIFT  0
#define SYS_UCCP_SOC_FAB_MTX_COPRO_CIRC_BUF_ENABLE_SIGNED 0

/* Register UCCP_SOC_FAB_PHYWAY_REQ_CONFIG (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_PHYWAY_REQ_CONFIG             0x00CC
#define ABS_SYS_UCCP_SOC_FAB_PHYWAY_REQ_CONFIG         0x020006CCUL

#define SYS_UCCP_SOC_FAB_PHYWAY_CIRC_BUF_ENABLE_MASK   0x00000001UL
#define SYS_UCCP_SOC_FAB_PHYWAY_CIRC_BUF_ENABLE_SHIFT  0
#define SYS_UCCP_SOC_FAB_PHYWAY_CIRC_BUF_ENABLE_SIGNED 0

/* Register UCCP_SOC_FAB_HOST_REQ_CONFIG (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_HOST_REQ_CONFIG             0x00DC
#define ABS_SYS_UCCP_SOC_FAB_HOST_REQ_CONFIG         0x020006DCUL

#define SYS_UCCP_SOC_FAB_HOST_CIRC_BUF_ENABLE_MASK   0x00000001UL
#define SYS_UCCP_SOC_FAB_HOST_CIRC_BUF_ENABLE_SHIFT  0
#define SYS_UCCP_SOC_FAB_HOST_CIRC_BUF_ENABLE_SIGNED 0

/* Register UCCP_SOC_FAB_EDC_REQ_CONFIG (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_EDC_REQ_CONFIG             0x00EC
#define ABS_SYS_UCCP_SOC_FAB_EDC_REQ_CONFIG         0x020006ECUL

#define SYS_UCCP_SOC_FAB_EDC_CIRC_BUF_ENABLE_MASK   0x00000001UL
#define SYS_UCCP_SOC_FAB_EDC_CIRC_BUF_ENABLE_SHIFT  0
#define SYS_UCCP_SOC_FAB_EDC_CIRC_BUF_ENABLE_SIGNED 0

/* Register UCCP_SOC_FAB_DEBUG_IRQ_STATUS (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_DEBUG_IRQ_STATUS     0x0100
#define ABS_SYS_UCCP_SOC_FAB_DEBUG_IRQ_STATUS 0x02000700UL

#define SYS_UCCP_SOC_FAB_IRQ_STATUS_MASK      0xFFFFFFFFUL
#define SYS_UCCP_SOC_FAB_IRQ_STATUS_SHIFT     0
#define SYS_UCCP_SOC_FAB_IRQ_STATUS_SIGNED    0

/* Register UCCP_SOC_FAB_DEBUG_IRQ_CLEAR (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_DEBUG_IRQ_CLEAR     0x0104
#define ABS_SYS_UCCP_SOC_FAB_DEBUG_IRQ_CLEAR 0x02000704UL

#define SYS_UCCP_SOC_FAB_IRQ_CLEAR_MASK      0xFFFFFFFFUL
#define SYS_UCCP_SOC_FAB_IRQ_CLEAR_SHIFT     0
#define SYS_UCCP_SOC_FAB_IRQ_CLEAR_SIGNED    0

/* Register UCCP_SOC_FAB_DEBUG_IRQ_ENABLE (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_DEBUG_IRQ_ENABLE     0x0108
#define ABS_SYS_UCCP_SOC_FAB_DEBUG_IRQ_ENABLE 0x02000708UL

#define SYS_UCCP_SOC_FAB_IRQ_ENABLE_MASK      0xFFFFFFFFUL
#define SYS_UCCP_SOC_FAB_IRQ_ENABLE_SHIFT     0
#define SYS_UCCP_SOC_FAB_IRQ_ENABLE_SIGNED    0

/* Register UCCP_SOC_FAB_DEBUG_TAG0 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_DEBUG_TAG0     0x010C
#define ABS_SYS_UCCP_SOC_FAB_DEBUG_TAG0 0x0200070CUL

#define SYS_UCCP_SOC_FAB_TAG0_MASK      0x00FFFFFFUL
#define SYS_UCCP_SOC_FAB_TAG0_SHIFT     0
#define SYS_UCCP_SOC_FAB_TAG0_SIGNED    0

#define SYS_UCCP_SOC_FAB_ID0_MASK       0xFF000000UL
#define SYS_UCCP_SOC_FAB_ID0_SHIFT      24
#define SYS_UCCP_SOC_FAB_ID0_SIGNED     0

/* Register UCCP_SOC_FAB_DEBUG_MONITOR_MIN (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_DEBUG_MONITOR_MIN     0x0110
#define ABS_SYS_UCCP_SOC_FAB_DEBUG_MONITOR_MIN 0x02000710UL

#define SYS_UCCP_SOC_FAB_MONITOR_MIN_MASK      0x3FFFFFFFUL
#define SYS_UCCP_SOC_FAB_MONITOR_MIN_SHIFT     0
#define SYS_UCCP_SOC_FAB_MONITOR_MIN_SIGNED    0

/* Register UCCP_SOC_FAB_DEBUG_MONITOR_MAX (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_DEBUG_MONITOR_MAX     0x0114
#define ABS_SYS_UCCP_SOC_FAB_DEBUG_MONITOR_MAX 0x02000714UL

#define SYS_UCCP_SOC_FAB_MONITOR_MAX_MASK      0x3FFFFFFFUL
#define SYS_UCCP_SOC_FAB_MONITOR_MAX_SHIFT     0
#define SYS_UCCP_SOC_FAB_MONITOR_MAX_SIGNED    0

/* Register UCCP_SOC_FAB_DEBUG_MONITOR_EN (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_DEBUG_MONITOR_EN     0x0118
#define ABS_SYS_UCCP_SOC_FAB_DEBUG_MONITOR_EN 0x02000718UL

#define SYS_UCCP_SOC_FAB_MONITOR_EN_MASK      0x00000001UL
#define SYS_UCCP_SOC_FAB_MONITOR_EN_SHIFT     0
#define SYS_UCCP_SOC_FAB_MONITOR_EN_SIGNED    0

/* Register UCCP_SOC_FAB_DEBUG_SELECT (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_DEBUG_SELECT      0x011C
#define ABS_SYS_UCCP_SOC_FAB_DEBUG_SELECT  0x0200071CUL

#define SYS_UCCP_SOC_FAB_DBG_SELECT_MASK   0x00000003UL
#define SYS_UCCP_SOC_FAB_DBG_SELECT_SHIFT  0
#define SYS_UCCP_SOC_FAB_DBG_SELECT_SIGNED 0

/* Register UCCP_SOC_FAB_MEMOPT0 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MEMOPT0                           0x0120
#define ABS_SYS_UCCP_SOC_FAB_MEMOPT0                       0x02000720UL

#define SYS_UCCP_SOC_FAB_CR_MEMOPT_RAM_SIZE0_MASK          0x0000FFFFUL
#define SYS_UCCP_SOC_FAB_CR_MEMOPT_RAM_SIZE0_SHIFT         0
#define SYS_UCCP_SOC_FAB_CR_MEMOPT_RAM_SIZE0_SIGNED        0

#define SYS_UCCP_SOC_FAB_CR_MEMOPT_READY_THRESHOLD0_MASK   0xFFFF0000UL
#define SYS_UCCP_SOC_FAB_CR_MEMOPT_READY_THRESHOLD0_SHIFT  16
#define SYS_UCCP_SOC_FAB_CR_MEMOPT_READY_THRESHOLD0_SIGNED 0

/* Register UCCP_SOC_FAB_MEMOPT1 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MEMOPT1                           0x0124
#define ABS_SYS_UCCP_SOC_FAB_MEMOPT1                       0x02000724UL

#define SYS_UCCP_SOC_FAB_CR_MEMOPT_RAM_SIZE1_MASK          0x0000FFFFUL
#define SYS_UCCP_SOC_FAB_CR_MEMOPT_RAM_SIZE1_SHIFT         0
#define SYS_UCCP_SOC_FAB_CR_MEMOPT_RAM_SIZE1_SIGNED        0

#define SYS_UCCP_SOC_FAB_CR_MEMOPT_READY_THRESHOLD1_MASK   0xFFFF0000UL
#define SYS_UCCP_SOC_FAB_CR_MEMOPT_READY_THRESHOLD1_SHIFT  16
#define SYS_UCCP_SOC_FAB_CR_MEMOPT_READY_THRESHOLD1_SIGNED 0

/* Register UCCP_SOC_FAB_MEMOPT2 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MEMOPT2                           0x0128
#define ABS_SYS_UCCP_SOC_FAB_MEMOPT2                       0x02000728UL

#define SYS_UCCP_SOC_FAB_CR_MEMOPT_RAM_SIZE2_MASK          0x0000FFFFUL
#define SYS_UCCP_SOC_FAB_CR_MEMOPT_RAM_SIZE2_SHIFT         0
#define SYS_UCCP_SOC_FAB_CR_MEMOPT_RAM_SIZE2_SIGNED        0

#define SYS_UCCP_SOC_FAB_CR_MEMOPT_READY_THRESHOLD2_MASK   0xFFFF0000UL
#define SYS_UCCP_SOC_FAB_CR_MEMOPT_READY_THRESHOLD2_SHIFT  16
#define SYS_UCCP_SOC_FAB_CR_MEMOPT_READY_THRESHOLD2_SIGNED 0

/* Register UCCP_SOC_FAB_MEMOPT3 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MEMOPT3                           0x012C
#define ABS_SYS_UCCP_SOC_FAB_MEMOPT3                       0x0200072CUL

#define SYS_UCCP_SOC_FAB_CR_MEMOPT_RAM_SIZE3_MASK          0x0000FFFFUL
#define SYS_UCCP_SOC_FAB_CR_MEMOPT_RAM_SIZE3_SHIFT         0
#define SYS_UCCP_SOC_FAB_CR_MEMOPT_RAM_SIZE3_SIGNED        0

#define SYS_UCCP_SOC_FAB_CR_MEMOPT_READY_THRESHOLD3_MASK   0xFFFF0000UL
#define SYS_UCCP_SOC_FAB_CR_MEMOPT_READY_THRESHOLD3_SHIFT  16
#define SYS_UCCP_SOC_FAB_CR_MEMOPT_READY_THRESHOLD3_SIGNED 0

/* Register UCCP_SOC_FAB_MEMOPT4 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MEMOPT4                           0x0130
#define ABS_SYS_UCCP_SOC_FAB_MEMOPT4                       0x02000730UL

#define SYS_UCCP_SOC_FAB_CR_MEMOPT_RAM_SIZE4_MASK          0x0000FFFFUL
#define SYS_UCCP_SOC_FAB_CR_MEMOPT_RAM_SIZE4_SHIFT         0
#define SYS_UCCP_SOC_FAB_CR_MEMOPT_RAM_SIZE4_SIGNED        0

#define SYS_UCCP_SOC_FAB_CR_MEMOPT_READY_THRESHOLD4_MASK   0xFFFF0000UL
#define SYS_UCCP_SOC_FAB_CR_MEMOPT_READY_THRESHOLD4_SHIFT  16
#define SYS_UCCP_SOC_FAB_CR_MEMOPT_READY_THRESHOLD4_SIGNED 0

/* Register UCCP_SOC_FAB_MEMOPT5 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MEMOPT5                           0x0134
#define ABS_SYS_UCCP_SOC_FAB_MEMOPT5                       0x02000734UL

#define SYS_UCCP_SOC_FAB_CR_MEMOPT_RAM_SIZE5_MASK          0x0000FFFFUL
#define SYS_UCCP_SOC_FAB_CR_MEMOPT_RAM_SIZE5_SHIFT         0
#define SYS_UCCP_SOC_FAB_CR_MEMOPT_RAM_SIZE5_SIGNED        0

#define SYS_UCCP_SOC_FAB_CR_MEMOPT_READY_THRESHOLD5_MASK   0xFFFF0000UL
#define SYS_UCCP_SOC_FAB_CR_MEMOPT_READY_THRESHOLD5_SHIFT  16
#define SYS_UCCP_SOC_FAB_CR_MEMOPT_READY_THRESHOLD5_SIGNED 0

/* Register UCCP_SOC_FAB_MEMOPT6 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_MEMOPT6                           0x0138
#define ABS_SYS_UCCP_SOC_FAB_MEMOPT6                       0x02000738UL

#define SYS_UCCP_SOC_FAB_CR_MEMOPT_RAM_SIZE6_MASK          0x0000FFFFUL
#define SYS_UCCP_SOC_FAB_CR_MEMOPT_RAM_SIZE6_SHIFT         0
#define SYS_UCCP_SOC_FAB_CR_MEMOPT_RAM_SIZE6_SIGNED        0

#define SYS_UCCP_SOC_FAB_CR_MEMOPT_READY_THRESHOLD6_MASK   0xFFFF0000UL
#define SYS_UCCP_SOC_FAB_CR_MEMOPT_READY_THRESHOLD6_SHIFT  16
#define SYS_UCCP_SOC_FAB_CR_MEMOPT_READY_THRESHOLD6_SIGNED 0

/* Register UCCP_SOC_FAB_BULK_GRAM_REMAP0 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_BULK_GRAM_REMAP0         0x0140
#define ABS_SYS_UCCP_SOC_FAB_BULK_GRAM_REMAP0     0x02000740UL

#define SYS_UCCP_SOC_FAB_BULK_REMAP_ENABLE_MASK   0x00000001UL
#define SYS_UCCP_SOC_FAB_BULK_REMAP_ENABLE_SHIFT  0
#define SYS_UCCP_SOC_FAB_BULK_REMAP_ENABLE_SIGNED 0

/* Register UCCP_SOC_FAB_BULK_GRAM_REMAP1 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_BULK_GRAM_REMAP1              0x0144
#define ABS_SYS_UCCP_SOC_FAB_BULK_GRAM_REMAP1          0x02000744UL

#define SYS_UCCP_SOC_FAB_BULK_GRAM_REMAP_OFFSET_MASK   0x000FFF00UL
#define SYS_UCCP_SOC_FAB_BULK_GRAM_REMAP_OFFSET_SHIFT  8
#define SYS_UCCP_SOC_FAB_BULK_GRAM_REMAP_OFFSET_SIGNED 0

/* Register UCCP_SOC_FAB_BULK_GRAM_REMAP2 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_BULK_GRAM_REMAP2             0x0148
#define ABS_SYS_UCCP_SOC_FAB_BULK_GRAM_REMAP2         0x02000748UL

#define SYS_UCCP_SOC_FAB_BULK_EXT_REMAP_OFFSET_MASK   0x003FFF00UL
#define SYS_UCCP_SOC_FAB_BULK_EXT_REMAP_OFFSET_SHIFT  8
#define SYS_UCCP_SOC_FAB_BULK_EXT_REMAP_OFFSET_SIGNED 0

/* Register UCCP_SOC_FAB_SYSOPT0 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_SYSOPT0                           0x0150
#define ABS_SYS_UCCP_SOC_FAB_SYSOPT0                       0x02000750UL

#define SYS_UCCP_SOC_FAB_CR_SYSOPT_RAM_SIZE0_MASK          0x0000FFFFUL
#define SYS_UCCP_SOC_FAB_CR_SYSOPT_RAM_SIZE0_SHIFT         0
#define SYS_UCCP_SOC_FAB_CR_SYSOPT_RAM_SIZE0_SIGNED        0

#define SYS_UCCP_SOC_FAB_CR_SYSOPT_READY_THRESHOLD0_MASK   0xFFFF0000UL
#define SYS_UCCP_SOC_FAB_CR_SYSOPT_READY_THRESHOLD0_SHIFT  16
#define SYS_UCCP_SOC_FAB_CR_SYSOPT_READY_THRESHOLD0_SIGNED 0

/* Register UCCP_SOC_FAB_SYSOPT1 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_SYSOPT1                           0x0154
#define ABS_SYS_UCCP_SOC_FAB_SYSOPT1                       0x02000754UL

#define SYS_UCCP_SOC_FAB_CR_SYSOPT_RAM_SIZE1_MASK          0x0000FFFFUL
#define SYS_UCCP_SOC_FAB_CR_SYSOPT_RAM_SIZE1_SHIFT         0
#define SYS_UCCP_SOC_FAB_CR_SYSOPT_RAM_SIZE1_SIGNED        0

#define SYS_UCCP_SOC_FAB_CR_SYSOPT_READY_THRESHOLD1_MASK   0xFFFF0000UL
#define SYS_UCCP_SOC_FAB_CR_SYSOPT_READY_THRESHOLD1_SHIFT  16
#define SYS_UCCP_SOC_FAB_CR_SYSOPT_READY_THRESHOLD1_SIGNED 0

/* Register UCCP_SOC_FAB_SYSOPT2 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_SYSOPT2                           0x0158
#define ABS_SYS_UCCP_SOC_FAB_SYSOPT2                       0x02000758UL

#define SYS_UCCP_SOC_FAB_CR_SYSOPT_RAM_SIZE2_MASK          0x0000FFFFUL
#define SYS_UCCP_SOC_FAB_CR_SYSOPT_RAM_SIZE2_SHIFT         0
#define SYS_UCCP_SOC_FAB_CR_SYSOPT_RAM_SIZE2_SIGNED        0

#define SYS_UCCP_SOC_FAB_CR_SYSOPT_READY_THRESHOLD2_MASK   0xFFFF0000UL
#define SYS_UCCP_SOC_FAB_CR_SYSOPT_READY_THRESHOLD2_SHIFT  16
#define SYS_UCCP_SOC_FAB_CR_SYSOPT_READY_THRESHOLD2_SIGNED 0

/* Register UCCP_SOC_FAB_SYSOPT3 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_SYSOPT3                           0x015C
#define ABS_SYS_UCCP_SOC_FAB_SYSOPT3                       0x0200075CUL

#define SYS_UCCP_SOC_FAB_CR_SYSOPT_RAM_SIZE3_MASK          0x0000FFFFUL
#define SYS_UCCP_SOC_FAB_CR_SYSOPT_RAM_SIZE3_SHIFT         0
#define SYS_UCCP_SOC_FAB_CR_SYSOPT_RAM_SIZE3_SIGNED        0

#define SYS_UCCP_SOC_FAB_CR_SYSOPT_READY_THRESHOLD3_MASK   0xFFFF0000UL
#define SYS_UCCP_SOC_FAB_CR_SYSOPT_READY_THRESHOLD3_SHIFT  16
#define SYS_UCCP_SOC_FAB_CR_SYSOPT_READY_THRESHOLD3_SIGNED 0

/* Register UCCP_SOC_FAB_SYSOPT4 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_SYSOPT4                           0x0160
#define ABS_SYS_UCCP_SOC_FAB_SYSOPT4                       0x02000760UL

#define SYS_UCCP_SOC_FAB_CR_SYSOPT_RAM_SIZE4_MASK          0x0000FFFFUL
#define SYS_UCCP_SOC_FAB_CR_SYSOPT_RAM_SIZE4_SHIFT         0
#define SYS_UCCP_SOC_FAB_CR_SYSOPT_RAM_SIZE4_SIGNED        0

#define SYS_UCCP_SOC_FAB_CR_SYSOPT_READY_THRESHOLD4_MASK   0xFFFF0000UL
#define SYS_UCCP_SOC_FAB_CR_SYSOPT_READY_THRESHOLD4_SHIFT  16
#define SYS_UCCP_SOC_FAB_CR_SYSOPT_READY_THRESHOLD4_SIGNED 0

/* Register UCCP_SOC_FAB_SYSOPT5 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_SYSOPT5                           0x0164
#define ABS_SYS_UCCP_SOC_FAB_SYSOPT5                       0x02000764UL

#define SYS_UCCP_SOC_FAB_CR_SYSOPT_RAM_SIZE5_MASK          0x0000FFFFUL
#define SYS_UCCP_SOC_FAB_CR_SYSOPT_RAM_SIZE5_SHIFT         0
#define SYS_UCCP_SOC_FAB_CR_SYSOPT_RAM_SIZE5_SIGNED        0

#define SYS_UCCP_SOC_FAB_CR_SYSOPT_READY_THRESHOLD5_MASK   0xFFFF0000UL
#define SYS_UCCP_SOC_FAB_CR_SYSOPT_READY_THRESHOLD5_SHIFT  16
#define SYS_UCCP_SOC_FAB_CR_SYSOPT_READY_THRESHOLD5_SIGNED 0

/* Register UCCP_SOC_FAB_SYSOPT6 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_SYSOPT6                           0x0168
#define ABS_SYS_UCCP_SOC_FAB_SYSOPT6                       0x02000768UL

#define SYS_UCCP_SOC_FAB_CR_SYSOPT_RAM_SIZE6_MASK          0x0000FFFFUL
#define SYS_UCCP_SOC_FAB_CR_SYSOPT_RAM_SIZE6_SHIFT         0
#define SYS_UCCP_SOC_FAB_CR_SYSOPT_RAM_SIZE6_SIGNED        0

#define SYS_UCCP_SOC_FAB_CR_SYSOPT_READY_THRESHOLD6_MASK   0xFFFF0000UL
#define SYS_UCCP_SOC_FAB_CR_SYSOPT_READY_THRESHOLD6_SHIFT  16
#define SYS_UCCP_SOC_FAB_CR_SYSOPT_READY_THRESHOLD6_SIGNED 0

/* Register UCCP_SOC_FAB_META0 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_META0                            0x0170
#define ABS_SYS_UCCP_SOC_FAB_META0                        0x02000770UL

#define SYS_UCCP_SOC_FAB_CR_META_BASE_LARGE_EXTRAM_MASK   0x00FFFFFFUL
#define SYS_UCCP_SOC_FAB_CR_META_BASE_LARGE_EXTRAM_SHIFT  0
#define SYS_UCCP_SOC_FAB_CR_META_BASE_LARGE_EXTRAM_SIGNED 0

/* Register UCCP_SOC_FAB_META1 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_META1                             0x0174
#define ABS_SYS_UCCP_SOC_FAB_META1                         0x02000774UL

#define SYS_UCCP_SOC_FAB_CR_META_LIMIT_LARGE_EXTRAM_MASK   0x003FFFFFUL
#define SYS_UCCP_SOC_FAB_CR_META_LIMIT_LARGE_EXTRAM_SHIFT  0
#define SYS_UCCP_SOC_FAB_CR_META_LIMIT_LARGE_EXTRAM_SIGNED 0

/* Register UCCP_SOC_FAB_META2 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_META2                            0x0178
#define ABS_SYS_UCCP_SOC_FAB_META2                        0x02000778UL

#define SYS_UCCP_SOC_FAB_CR_META_BASE_SMALL_EXTRAM_MASK   0x00FFFFFFUL
#define SYS_UCCP_SOC_FAB_CR_META_BASE_SMALL_EXTRAM_SHIFT  0
#define SYS_UCCP_SOC_FAB_CR_META_BASE_SMALL_EXTRAM_SIGNED 0

/* Register UCCP_SOC_FAB_META3 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_META3                             0x017C
#define ABS_SYS_UCCP_SOC_FAB_META3                         0x0200077CUL

#define SYS_UCCP_SOC_FAB_CR_META_LIMIT_SMALL_EXTRAM_MASK   0x003FFFFFUL
#define SYS_UCCP_SOC_FAB_CR_META_LIMIT_SMALL_EXTRAM_SHIFT  0
#define SYS_UCCP_SOC_FAB_CR_META_LIMIT_SMALL_EXTRAM_SIGNED 0

/* Register UCCP_SOC_FAB_META4 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_META4                          0x0180
#define ABS_SYS_UCCP_SOC_FAB_META4                      0x02000780UL

#define SYS_UCCP_SOC_FAB_CR_META_BASE_SMALL_GRAM_MASK   0x000FFFFFUL
#define SYS_UCCP_SOC_FAB_CR_META_BASE_SMALL_GRAM_SHIFT  0
#define SYS_UCCP_SOC_FAB_CR_META_BASE_SMALL_GRAM_SIGNED 0

/* Register UCCP_SOC_FAB_META5 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_META5                           0x0184
#define ABS_SYS_UCCP_SOC_FAB_META5                       0x02000784UL

#define SYS_UCCP_SOC_FAB_CR_META_LIMIT_SMALL_GRAM_MASK   0x000FFFFFUL
#define SYS_UCCP_SOC_FAB_CR_META_LIMIT_SMALL_GRAM_SHIFT  0
#define SYS_UCCP_SOC_FAB_CR_META_LIMIT_SMALL_GRAM_SIGNED 0

/* Register UCCP_SOC_FAB_STATUS (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_STATUS                    0x018C
#define ABS_SYS_UCCP_SOC_FAB_STATUS                0x0200078CUL

#define SYS_UCCP_SOC_FAB_CR_ARBITER_IDLE_MASK      0x00000001UL
#define SYS_UCCP_SOC_FAB_CR_ARBITER_IDLE_SHIFT     0
#define SYS_UCCP_SOC_FAB_CR_ARBITER_IDLE_SIGNED    0

#define SYS_UCCP_SOC_FAB_CR_ALLOCATOR_IDLE_MASK    0x00000002UL
#define SYS_UCCP_SOC_FAB_CR_ALLOCATOR_IDLE_SHIFT   1
#define SYS_UCCP_SOC_FAB_CR_ALLOCATOR_IDLE_SIGNED  0

#define SYS_UCCP_SOC_FAB_CR_MEMOPT_IDLE_MASK       0x00000004UL
#define SYS_UCCP_SOC_FAB_CR_MEMOPT_IDLE_SHIFT      2
#define SYS_UCCP_SOC_FAB_CR_MEMOPT_IDLE_SIGNED     0

#define SYS_UCCP_SOC_FAB_CR_SYSOPT_IDLE_MASK       0x00000008UL
#define SYS_UCCP_SOC_FAB_CR_SYSOPT_IDLE_SHIFT      3
#define SYS_UCCP_SOC_FAB_CR_SYSOPT_IDLE_SIGNED     0

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_REQ_IDLE_MASK   0x00000010UL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_REQ_IDLE_SHIFT  4
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_REQ_IDLE_SIGNED 0

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_MEM_IDLE_MASK   0x00000020UL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_MEM_IDLE_SHIFT  5
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_MEM_IDLE_SIGNED 0

/* Register UCCP_SOC_FAB_EXTOPT_CTRL_GRP0 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_EXTOPT_CTRL_GRP0                  0x0190
#define ABS_SYS_UCCP_SOC_FAB_EXTOPT_CTRL_GRP0              0x02000790UL

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_RAM_SIZE0_MASK          0x0000FFFFUL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_RAM_SIZE0_SHIFT         0
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_RAM_SIZE0_SIGNED        0

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_READY_THRESHOLD0_MASK   0xFFFF0000UL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_READY_THRESHOLD0_SHIFT  16
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_READY_THRESHOLD0_SIGNED 0

/* Register UCCP_SOC_FAB_EXTOPT_CTRL_GRP1 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_EXTOPT_CTRL_GRP1                  0x0194
#define ABS_SYS_UCCP_SOC_FAB_EXTOPT_CTRL_GRP1              0x02000794UL

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_RAM_SIZE1_MASK          0x0000FFFFUL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_RAM_SIZE1_SHIFT         0
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_RAM_SIZE1_SIGNED        0

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_READY_THRESHOLD1_MASK   0xFFFF0000UL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_READY_THRESHOLD1_SHIFT  16
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_READY_THRESHOLD1_SIGNED 0

/* Register UCCP_SOC_FAB_EXTOPT_CTRL_GRP2 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_EXTOPT_CTRL_GRP2                  0x0198
#define ABS_SYS_UCCP_SOC_FAB_EXTOPT_CTRL_GRP2              0x02000798UL

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_RAM_SIZE2_MASK          0x0000FFFFUL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_RAM_SIZE2_SHIFT         0
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_RAM_SIZE2_SIGNED        0

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_READY_THRESHOLD2_MASK   0xFFFF0000UL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_READY_THRESHOLD2_SHIFT  16
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_READY_THRESHOLD2_SIGNED 0

/* Register UCCP_SOC_FAB_EXTOPT_CTRL_GRP3 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_EXTOPT_CTRL_GRP3                  0x019C
#define ABS_SYS_UCCP_SOC_FAB_EXTOPT_CTRL_GRP3              0x0200079CUL

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_RAM_SIZE3_MASK          0x0000FFFFUL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_RAM_SIZE3_SHIFT         0
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_RAM_SIZE3_SIGNED        0

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_READY_THRESHOLD3_MASK   0xFFFF0000UL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_READY_THRESHOLD3_SHIFT  16
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_READY_THRESHOLD3_SIGNED 0

/* Register UCCP_SOC_FAB_EXTOPT_CTRL_GRP4 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_EXTOPT_CTRL_GRP4                  0x01A0
#define ABS_SYS_UCCP_SOC_FAB_EXTOPT_CTRL_GRP4              0x020007A0UL

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_RAM_SIZE4_MASK          0x0000FFFFUL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_RAM_SIZE4_SHIFT         0
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_RAM_SIZE4_SIGNED        0

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_READY_THRESHOLD4_MASK   0xFFFF0000UL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_READY_THRESHOLD4_SHIFT  16
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_READY_THRESHOLD4_SIGNED 0

/* Register UCCP_SOC_FAB_EXTOPT_CTRL_GRP5 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_EXTOPT_CTRL_GRP5                  0x01A4
#define ABS_SYS_UCCP_SOC_FAB_EXTOPT_CTRL_GRP5              0x020007A4UL

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_RAM_SIZE5_MASK          0x0000FFFFUL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_RAM_SIZE5_SHIFT         0
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_RAM_SIZE5_SIGNED        0

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_READY_THRESHOLD5_MASK   0xFFFF0000UL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_READY_THRESHOLD5_SHIFT  16
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_READY_THRESHOLD5_SIGNED 0

/* Register UCCP_SOC_FAB_EXTOPT_CTRL_GRP6 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_EXTOPT_CTRL_GRP6                  0x01A8
#define ABS_SYS_UCCP_SOC_FAB_EXTOPT_CTRL_GRP6              0x020007A8UL

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_RAM_SIZE6_MASK          0x0000FFFFUL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_RAM_SIZE6_SHIFT         0
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_RAM_SIZE6_SIGNED        0

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_READY_THRESHOLD6_MASK   0xFFFF0000UL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_READY_THRESHOLD6_SHIFT  16
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_READY_THRESHOLD6_SIGNED 0

/* Register UCCP_SOC_FAB_EXTOPT_CTRL2_GRP0 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_EXTOPT_CTRL2_GRP0                      0x01B0
#define ABS_SYS_UCCP_SOC_FAB_EXTOPT_CTRL2_GRP0                  0x020007B0UL

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BURST_TIMEOUT0_MASK          0x000000FFUL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BURST_TIMEOUT0_SHIFT         0
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BURST_TIMEOUT0_SIGNED        0

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BURST_LENGTH_MAX_M1_0_MASK   0x001F0000UL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BURST_LENGTH_MAX_M1_0_SHIFT  16
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BURST_LENGTH_MAX_M1_0_SIGNED 0

/* Register UCCP_SOC_FAB_EXTOPT_CTRL2_GRP1 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_EXTOPT_CTRL2_GRP1                      0x01B4
#define ABS_SYS_UCCP_SOC_FAB_EXTOPT_CTRL2_GRP1                  0x020007B4UL

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BURST_TIMEOUT1_MASK          0x000000FFUL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BURST_TIMEOUT1_SHIFT         0
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BURST_TIMEOUT1_SIGNED        0

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BURST_LENGTH_MAX_M1_1_MASK   0x001F0000UL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BURST_LENGTH_MAX_M1_1_SHIFT  16
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BURST_LENGTH_MAX_M1_1_SIGNED 0

/* Register UCCP_SOC_FAB_EXTOPT_CTRL2_GRP2 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_EXTOPT_CTRL2_GRP2                      0x01B8
#define ABS_SYS_UCCP_SOC_FAB_EXTOPT_CTRL2_GRP2                  0x020007B8UL

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BURST_TIMEOUT2_MASK          0x000000FFUL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BURST_TIMEOUT2_SHIFT         0
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BURST_TIMEOUT2_SIGNED        0

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BURST_LENGTH_MAX_M1_2_MASK   0x001F0000UL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BURST_LENGTH_MAX_M1_2_SHIFT  16
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BURST_LENGTH_MAX_M1_2_SIGNED 0

/* Register UCCP_SOC_FAB_EXTOPT_CTRL2_GRP3 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_EXTOPT_CTRL2_GRP3                      0x01BC
#define ABS_SYS_UCCP_SOC_FAB_EXTOPT_CTRL2_GRP3                  0x020007BCUL

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BURST_TIMEOUT3_MASK          0x000000FFUL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BURST_TIMEOUT3_SHIFT         0
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BURST_TIMEOUT3_SIGNED        0

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BURST_LENGTH_MAX_M1_3_MASK   0x001F0000UL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BURST_LENGTH_MAX_M1_3_SHIFT  16
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BURST_LENGTH_MAX_M1_3_SIGNED 0

/* Register UCCP_SOC_FAB_EXTOPT_CTRL2_GRP4 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_EXTOPT_CTRL2_GRP4                      0x01C0
#define ABS_SYS_UCCP_SOC_FAB_EXTOPT_CTRL2_GRP4                  0x020007C0UL

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BURST_TIMEOUT4_MASK          0x000000FFUL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BURST_TIMEOUT4_SHIFT         0
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BURST_TIMEOUT4_SIGNED        0

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BURST_LENGTH_MAX_M1_4_MASK   0x001F0000UL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BURST_LENGTH_MAX_M1_4_SHIFT  16
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BURST_LENGTH_MAX_M1_4_SIGNED 0

/* Register UCCP_SOC_FAB_EXTOPT_CTRL2_GRP5 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_EXTOPT_CTRL2_GRP5                      0x01C4
#define ABS_SYS_UCCP_SOC_FAB_EXTOPT_CTRL2_GRP5                  0x020007C4UL

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BURST_TIMEOUT5_MASK          0x000000FFUL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BURST_TIMEOUT5_SHIFT         0
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BURST_TIMEOUT5_SIGNED        0

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BURST_LENGTH_MAX_M1_5_MASK   0x001F0000UL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BURST_LENGTH_MAX_M1_5_SHIFT  16
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BURST_LENGTH_MAX_M1_5_SIGNED 0

/* Register UCCP_SOC_FAB_EXTOPT_CTRL2_GRP6 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_EXTOPT_CTRL2_GRP6                      0x01C8
#define ABS_SYS_UCCP_SOC_FAB_EXTOPT_CTRL2_GRP6                  0x020007C8UL

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BURST_TIMEOUT6_MASK          0x000000FFUL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BURST_TIMEOUT6_SHIFT         0
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BURST_TIMEOUT6_SIGNED        0

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BURST_LENGTH_MAX_M1_6_MASK   0x001F0000UL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BURST_LENGTH_MAX_M1_6_SHIFT  16
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BURST_LENGTH_MAX_M1_6_SIGNED 0

/* Register UCCP_SOC_FAB_EXTOPT_CTRL3 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_EXTOPT_CTRL3                    0x01D0
#define ABS_SYS_UCCP_SOC_FAB_EXTOPT_CTRL3                0x020007D0UL

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BUS_WIDTH_MODE_MASK   0x00000001UL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BUS_WIDTH_MODE_SHIFT  0
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BUS_WIDTH_MODE_SIGNED 0

/* Register UCCP_SOC_FAB_EXTOPT_CTRL4 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_EXTOPT_CTRL4                    0x01E0
#define ABS_SYS_UCCP_SOC_FAB_EXTOPT_CTRL4                0x020007E0UL

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BANK_ADDRMAP_2_MASK   0x0000000FUL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BANK_ADDRMAP_2_SHIFT  0
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BANK_ADDRMAP_2_SIGNED 0

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BANK_ADDRMAP_1_MASK   0x000000F0UL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BANK_ADDRMAP_1_SHIFT  4
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BANK_ADDRMAP_1_SIGNED 0

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BANK_ADDRMAP_0_MASK   0x00000F00UL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BANK_ADDRMAP_0_SHIFT  8
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_BANK_ADDRMAP_0_SIGNED 0

/* Register UCCP_SOC_FAB_EXTOPT_CTRL5 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_EXTOPT_CTRL5                      0x01E4
#define ABS_SYS_UCCP_SOC_FAB_EXTOPT_CTRL5                  0x020007E4UL

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_COL_ADDRMAP_B11_MASK    0x0000000FUL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_COL_ADDRMAP_B11_SHIFT   0
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_COL_ADDRMAP_B11_SIGNED  0

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_COL_ADDRMAP_B10_MASK    0x000000F0UL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_COL_ADDRMAP_B10_SHIFT   4
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_COL_ADDRMAP_B10_SIGNED  0

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_COL_ADDRMAP_B9_MASK     0x00000F00UL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_COL_ADDRMAP_B9_SHIFT    8
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_COL_ADDRMAP_B9_SIGNED   0

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_COL_ADDRMAP_B8_MASK     0x0000F000UL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_COL_ADDRMAP_B8_SHIFT    12
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_COL_ADDRMAP_B8_SIGNED   0

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_COL_ADDRMAP_B7_MASK     0x000F0000UL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_COL_ADDRMAP_B7_SHIFT    16
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_COL_ADDRMAP_B7_SIGNED   0

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_COL_ADDRMAP_B4_6_MASK   0x00F00000UL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_COL_ADDRMAP_B4_6_SHIFT  20
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_COL_ADDRMAP_B4_6_SIGNED 0

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_COL_ADDRMAP_B3_MASK     0x0F000000UL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_COL_ADDRMAP_B3_SHIFT    24
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_COL_ADDRMAP_B3_SIGNED   0

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_COL_ADDRMAP_B2_MASK     0xF0000000UL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_COL_ADDRMAP_B2_SHIFT    28
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_COL_ADDRMAP_B2_SIGNED   0

/* Register UCCP_SOC_FAB_EXTOPT_CTRL6 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_EXTOPT_CTRL6                       0x01E8
#define ABS_SYS_UCCP_SOC_FAB_EXTOPT_CTRL6                   0x020007E8UL

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_ROW_ADDRMAP_B15_MASK     0x0000000FUL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_ROW_ADDRMAP_B15_SHIFT    0
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_ROW_ADDRMAP_B15_SIGNED   0

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_ROW_ADDRMAP_B14_MASK     0x000000F0UL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_ROW_ADDRMAP_B14_SHIFT    4
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_ROW_ADDRMAP_B14_SIGNED   0

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_ROW_ADDRMAP_B13_MASK     0x00000F00UL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_ROW_ADDRMAP_B13_SHIFT    8
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_ROW_ADDRMAP_B13_SIGNED   0

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_ROW_ADDRMAP_B12_MASK     0x0000F000UL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_ROW_ADDRMAP_B12_SHIFT    12
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_ROW_ADDRMAP_B12_SIGNED   0

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_ROW_ADDRMAP_B2_11_MASK   0x000F0000UL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_ROW_ADDRMAP_B2_11_SHIFT  16
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_ROW_ADDRMAP_B2_11_SIGNED 0

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_ROW_ADDRMAP_B1_MASK      0x00F00000UL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_ROW_ADDRMAP_B1_SHIFT     20
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_ROW_ADDRMAP_B1_SIGNED    0

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_ROW_ADDRMAP_B0_MASK      0x0F000000UL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_ROW_ADDRMAP_B0_SHIFT     24
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_ROW_ADDRMAP_B0_SIGNED    0

/* Register UCCP_SOC_FAB_EXTOPT_CTRL7 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_EXTOPT_CTRL7                      0x01F0
#define ABS_SYS_UCCP_SOC_FAB_EXTOPT_CTRL7                  0x020007F0UL

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_REQ_GRP_CRITICAL_MASK   0x0000007FUL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_REQ_GRP_CRITICAL_SHIFT  0
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_REQ_GRP_CRITICAL_SIGNED 0

/* Register UCCP_SOC_FAB_EXTOPT_CTRL9 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_EXTOPT_CTRL9              0x01F4
#define ABS_SYS_UCCP_SOC_FAB_EXTOPT_CTRL9          0x020007F4UL

#define SYS_UCCP_SOC_FAB_CR_BOUNDARY_SELECT_MASK   0x00000003UL
#define SYS_UCCP_SOC_FAB_CR_BOUNDARY_SELECT_SHIFT  0
#define SYS_UCCP_SOC_FAB_CR_BOUNDARY_SELECT_SIGNED 0

/* Register UCCP_SOC_FAB_EXTOPT_CTRL8 (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_EXTOPT_CTRL8            0x01F8
#define ABS_SYS_UCCP_SOC_FAB_EXTOPT_CTRL8        0x020007F8UL

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_UPDATE_MASK   0x00000001UL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_UPDATE_SHIFT  0
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_UPDATE_SIGNED 0

/* Register UCCP_SOC_FAB_EXTOPT_STAT (REGSOCFAB) */
#define SYS_UCCP_SOC_FAB_EXTOPT_STAT                      0x01FC
#define ABS_SYS_UCCP_SOC_FAB_EXTOPT_STAT                  0x020007FCUL

#define SYS_UCCP_SOC_FAB_CR_EXTOPT_UPDATE_COMPLETE_MASK   0x00000001UL
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_UPDATE_COMPLETE_SHIFT  0
#define SYS_UCCP_SOC_FAB_CR_EXTOPT_UPDATE_COMPLETE_SIGNED 0

/* Register DVBH_TSD_CONTROL (REGTSDMUX) */
#define SYS_DVBH_TSD_CONTROL                0x0000
#define ABS_SYS_DVBH_TSD_CONTROL            0x02000800UL

#define SYS_DVBH_TSD_TSDMEN_MASK            0x00000001UL
#define SYS_DVBH_TSD_TSDMEN_SHIFT           0
#define SYS_DVBH_TSD_TSDMEN_SIGNED          0

#define SYS_DVBH_TSD_CC_ENABLE_MASK         0x00000010UL
#define SYS_DVBH_TSD_CC_ENABLE_SHIFT        4
#define SYS_DVBH_TSD_CC_ENABLE_SIGNED       0

#define SYS_DVBH_TSD_MPE_TABSZ0_MASK        0x00000300UL
#define SYS_DVBH_TSD_MPE_TABSZ0_SHIFT       8
#define SYS_DVBH_TSD_MPE_TABSZ0_SIGNED      0

#define SYS_DVBH_TSD_MPE_TABSZ1_MASK        0x00003000UL
#define SYS_DVBH_TSD_MPE_TABSZ1_SHIFT       12
#define SYS_DVBH_TSD_MPE_TABSZ1_SIGNED      0

#define SYS_DVBH_TSD_MPE_TABSZ2_MASK        0x00030000UL
#define SYS_DVBH_TSD_MPE_TABSZ2_SHIFT       16
#define SYS_DVBH_TSD_MPE_TABSZ2_SIGNED      0

#define SYS_DVBH_TSD_MPE_TABSZ3_MASK        0x00300000UL
#define SYS_DVBH_TSD_MPE_TABSZ3_SHIFT       20
#define SYS_DVBH_TSD_MPE_TABSZ3_SIGNED      0

#define SYS_DVBH_TSD_MPE_SHADOWCIREN_MASK   0x02000000UL
#define SYS_DVBH_TSD_MPE_SHADOWCIREN_SHIFT  25
#define SYS_DVBH_TSD_MPE_SHADOWCIREN_SIGNED 0

#define SYS_DVBH_TSD_MPE_RSVD_CHECK_MASK    0x04000000UL
#define SYS_DVBH_TSD_MPE_RSVD_CHECK_SHIFT   26
#define SYS_DVBH_TSD_MPE_RSVD_CHECK_SIGNED  0

#define SYS_DVBH_TSD_MPE_WR_INHIBIT_MASK    0xF0000000UL
#define SYS_DVBH_TSD_MPE_WR_INHIBIT_SHIFT   28
#define SYS_DVBH_TSD_MPE_WR_INHIBIT_SIGNED  0

/* Register DVBH_TSD_SOFTRES (REGTSDMUX) */
#define SYS_DVBH_TSD_SOFTRES        0x0004
#define ABS_SYS_DVBH_TSD_SOFTRES    0x02000804UL

#define SYS_DVBH_TSD_SOFTRES_MASK   0x00000001UL
#define SYS_DVBH_TSD_SOFTRES_SHIFT  0
#define SYS_DVBH_TSD_SOFTRES_SIGNED 0

/* Register DVBH_TSD_MPE_STATUS (REGTSDMUX) */
#define SYS_DVBH_TSD_MPE_STATUS        0x0008
#define ABS_SYS_DVBH_TSD_MPE_STATUS    0x02000808UL

#define SYS_DVBH_TSD_MPE_BUFRDY_MASK   0x0000000FUL
#define SYS_DVBH_TSD_MPE_BUFRDY_SHIFT  0
#define SYS_DVBH_TSD_MPE_BUFRDY_SIGNED 0

#define SYS_DVBH_TSD_MPE_BUFNRS_MASK   0x000000F0UL
#define SYS_DVBH_TSD_MPE_BUFNRS_SHIFT  4
#define SYS_DVBH_TSD_MPE_BUFNRS_SIGNED 0

#define SYS_DVBH_TSD_MPE_BUFO_MASK     0x00000F00UL
#define SYS_DVBH_TSD_MPE_BUFO_SHIFT    8
#define SYS_DVBH_TSD_MPE_BUFO_SIGNED   0

#define SYS_DVBH_TSD_TAB_ABORT_MASK    0x0000F000UL
#define SYS_DVBH_TSD_TAB_ABORT_SHIFT   12
#define SYS_DVBH_TSD_TAB_ABORT_SIGNED  0

#define SYS_DVBH_TSD_LLC_SNAP_MASK     0x000F0000UL
#define SYS_DVBH_TSD_LLC_SNAP_SHIFT    16
#define SYS_DVBH_TSD_LLC_SNAP_SIGNED   0

#define SYS_DVBH_TSD_DET_TABVAL_MASK   0x00F00000UL
#define SYS_DVBH_TSD_DET_TABVAL_SHIFT  20
#define SYS_DVBH_TSD_DET_TABVAL_SIGNED 0

#define SYS_DVBH_TSD_DET_TABSZ0_MASK   0x03000000UL
#define SYS_DVBH_TSD_DET_TABSZ0_SHIFT  24
#define SYS_DVBH_TSD_DET_TABSZ0_SIGNED 0

#define SYS_DVBH_TSD_DET_TABSZ1_MASK   0x0C000000UL
#define SYS_DVBH_TSD_DET_TABSZ1_SHIFT  26
#define SYS_DVBH_TSD_DET_TABSZ1_SIGNED 0

#define SYS_DVBH_TSD_DET_TABSZ2_MASK   0x30000000UL
#define SYS_DVBH_TSD_DET_TABSZ2_SHIFT  28
#define SYS_DVBH_TSD_DET_TABSZ2_SIGNED 0

#define SYS_DVBH_TSD_DET_TABSZ3_MASK   0xC0000000UL
#define SYS_DVBH_TSD_DET_TABSZ3_SHIFT  30
#define SYS_DVBH_TSD_DET_TABSZ3_SIGNED 0

/* Register DVBH_TSD_SEC_STATUS (REGTSDMUX) */
#define SYS_DVBH_TSD_SEC_STATUS        0x000C
#define ABS_SYS_DVBH_TSD_SEC_STATUS    0x0200080CUL

#define SYS_DVBH_TSD_SEC_BUFRDY_MASK   0x000000FFUL
#define SYS_DVBH_TSD_SEC_BUFRDY_SHIFT  0
#define SYS_DVBH_TSD_SEC_BUFRDY_SIGNED 0

#define SYS_DVBH_TSD_SEC_BUFO_MASK     0x0000FF00UL
#define SYS_DVBH_TSD_SEC_BUFO_SHIFT    8
#define SYS_DVBH_TSD_SEC_BUFO_SIGNED   0

/* Register DVBH_TSD_STR_STATUS (REGTSDMUX) */
#define SYS_DVBH_TSD_STR_STATUS          0x0010
#define ABS_SYS_DVBH_TSD_STR_STATUS      0x02000810UL

#define SYS_DVBH_TSD_STR_BUFRDY_MASK     0x00000001UL
#define SYS_DVBH_TSD_STR_BUFRDY_SHIFT    0
#define SYS_DVBH_TSD_STR_BUFRDY_SIGNED   0

#define SYS_DVBH_TSD_STR_BUFO_MASK       0x00000002UL
#define SYS_DVBH_TSD_STR_BUFO_SHIFT      1
#define SYS_DVBH_TSD_STR_BUFO_SIGNED     0

#define SYS_DVBH_TSD_STR_NOTEMPTY_MASK   0x00000004UL
#define SYS_DVBH_TSD_STR_NOTEMPTY_SHIFT  2
#define SYS_DVBH_TSD_STR_NOTEMPTY_SIGNED 0

/* Register DVBH_TSD_EXT_INTEN (REGTSDMUX) */
#define SYS_DVBH_TSD_EXT_INTEN       0x0014
#define ABS_SYS_DVBH_TSD_EXT_INTEN   0x02000814UL

#define SYS_DVBH_TSD_EXTINTEN_MASK   0x00000001UL
#define SYS_DVBH_TSD_EXTINTEN_SHIFT  0
#define SYS_DVBH_TSD_EXTINTEN_SIGNED 0

/* Register DVBH_TSD_MPE_INTEN (REGTSDMUX) */
#define SYS_DVBH_TSD_MPE_INTEN        0x0018
#define ABS_SYS_DVBH_TSD_MPE_INTEN    0x02000818UL

#define SYS_DVBH_TSD_MPE_RDYIE_MASK   0x0000000FUL
#define SYS_DVBH_TSD_MPE_RDYIE_SHIFT  0
#define SYS_DVBH_TSD_MPE_RDYIE_SIGNED 0

#define SYS_DVBH_TSD_MPE_NRSIE_MASK   0x000000F0UL
#define SYS_DVBH_TSD_MPE_NRSIE_SHIFT  4
#define SYS_DVBH_TSD_MPE_NRSIE_SIGNED 0

#define SYS_DVBH_TSD_MPE_OFIE_MASK    0x00000F00UL
#define SYS_DVBH_TSD_MPE_OFIE_SHIFT   8
#define SYS_DVBH_TSD_MPE_OFIE_SIGNED  0

#define SYS_DVBH_TSD_TAB_ABTIE_MASK   0x0000F000UL
#define SYS_DVBH_TSD_TAB_ABTIE_SHIFT  12
#define SYS_DVBH_TSD_TAB_ABTIE_SIGNED 0

/* Register DVBH_TSD_SEC_INTEN (REGTSDMUX) */
#define SYS_DVBH_TSD_SEC_INTEN        0x001C
#define ABS_SYS_DVBH_TSD_SEC_INTEN    0x0200081CUL

#define SYS_DVBH_TSD_SEC_RDYIE_MASK   0x000000FFUL
#define SYS_DVBH_TSD_SEC_RDYIE_SHIFT  0
#define SYS_DVBH_TSD_SEC_RDYIE_SIGNED 0

#define SYS_DVBH_TSD_SEC_OFIE_MASK    0x0000FF00UL
#define SYS_DVBH_TSD_SEC_OFIE_SHIFT   8
#define SYS_DVBH_TSD_SEC_OFIE_SIGNED  0

/* Register DVBH_TSD_STR_INTEN (REGTSDMUX) */
#define SYS_DVBH_TSD_STR_INTEN        0x0020
#define ABS_SYS_DVBH_TSD_STR_INTEN    0x02000820UL

#define SYS_DVBH_TSD_STR_RDYIE_MASK   0x00000001UL
#define SYS_DVBH_TSD_STR_RDYIE_SHIFT  0
#define SYS_DVBH_TSD_STR_RDYIE_SIGNED 0

#define SYS_DVBH_TSD_STR_OFIE_MASK    0x00000002UL
#define SYS_DVBH_TSD_STR_OFIE_SHIFT   1
#define SYS_DVBH_TSD_STR_OFIE_SIGNED  0

/* Register DVBH_TSD_MPE_CLEAR (REGTSDMUX) */
#define SYS_DVBH_TSD_MPE_CLEAR        0x0024
#define ABS_SYS_DVBH_TSD_MPE_CLEAR    0x02000824UL

#define SYS_DVBH_TSD_MPE_RDYCL_MASK   0x0000000FUL
#define SYS_DVBH_TSD_MPE_RDYCL_SHIFT  0
#define SYS_DVBH_TSD_MPE_RDYCL_SIGNED 0

#define SYS_DVBH_TSD_MPE_NRSCL_MASK   0x000000F0UL
#define SYS_DVBH_TSD_MPE_NRSCL_SHIFT  4
#define SYS_DVBH_TSD_MPE_NRSCL_SIGNED 0

#define SYS_DVBH_TSD_MPE_OFCL_MASK    0x00000F00UL
#define SYS_DVBH_TSD_MPE_OFCL_SHIFT   8
#define SYS_DVBH_TSD_MPE_OFCL_SIGNED  0

#define SYS_DVBH_TSD_TAB_ABTCL_MASK   0x0000F000UL
#define SYS_DVBH_TSD_TAB_ABTCL_SHIFT  12
#define SYS_DVBH_TSD_TAB_ABTCL_SIGNED 0

#define SYS_DVBH_TSD_DET_TABCL_MASK   0x00F00000UL
#define SYS_DVBH_TSD_DET_TABCL_SHIFT  20
#define SYS_DVBH_TSD_DET_TABCL_SIGNED 0

/* Register DVBH_TSD_SEC_CLEAR (REGTSDMUX) */
#define SYS_DVBH_TSD_SEC_CLEAR        0x0028
#define ABS_SYS_DVBH_TSD_SEC_CLEAR    0x02000828UL

#define SYS_DVBH_TSD_SEC_RDYCL_MASK   0x000000FFUL
#define SYS_DVBH_TSD_SEC_RDYCL_SHIFT  0
#define SYS_DVBH_TSD_SEC_RDYCL_SIGNED 0

#define SYS_DVBH_TSD_SEC_OFCL_MASK    0x0000FF00UL
#define SYS_DVBH_TSD_SEC_OFCL_SHIFT   8
#define SYS_DVBH_TSD_SEC_OFCL_SIGNED  0

/* Register DVBH_TSD_STR_CLEAR (REGTSDMUX) */
#define SYS_DVBH_TSD_STR_CLEAR        0x002C
#define ABS_SYS_DVBH_TSD_STR_CLEAR    0x0200082CUL

#define SYS_DVBH_TSD_STR_RDYCL_MASK   0x00000001UL
#define SYS_DVBH_TSD_STR_RDYCL_SHIFT  0
#define SYS_DVBH_TSD_STR_RDYCL_SIGNED 0

#define SYS_DVBH_TSD_STR_OFCL_MASK    0x00000002UL
#define SYS_DVBH_TSD_STR_OFCL_SHIFT   1
#define SYS_DVBH_TSD_STR_OFCL_SIGNED  0

/* Register DVBH_TSD_MPE_BASE_ADDR0 (REGTSDMUX) */
#define SYS_DVBH_TSD_MPE_BASE_ADDR0     0x0030
#define ABS_SYS_DVBH_TSD_MPE_BASE_ADDR0 0x02000830UL

#define SYS_DVBH_TSD_MPE_BUF_A0_MASK    0x003FFFFCUL
#define SYS_DVBH_TSD_MPE_BUF_A0_SHIFT   2
#define SYS_DVBH_TSD_MPE_BUF_A0_SIGNED  0

/* Register DVBH_TSD_MPE_BASE_ADDR1 (REGTSDMUX) */
#define SYS_DVBH_TSD_MPE_BASE_ADDR1     0x0034
#define ABS_SYS_DVBH_TSD_MPE_BASE_ADDR1 0x02000834UL

#define SYS_DVBH_TSD_MPE_BUF_A1_MASK    0x003FFFFCUL
#define SYS_DVBH_TSD_MPE_BUF_A1_SHIFT   2
#define SYS_DVBH_TSD_MPE_BUF_A1_SIGNED  0

/* Register DVBH_TSD_MPE_BASE_ADDR2 (REGTSDMUX) */
#define SYS_DVBH_TSD_MPE_BASE_ADDR2     0x0038
#define ABS_SYS_DVBH_TSD_MPE_BASE_ADDR2 0x02000838UL

#define SYS_DVBH_TSD_MPE_BUF_A2_MASK    0x003FFFFCUL
#define SYS_DVBH_TSD_MPE_BUF_A2_SHIFT   2
#define SYS_DVBH_TSD_MPE_BUF_A2_SIGNED  0

/* Register DVBH_TSD_MPE_BASE_ADDR3 (REGTSDMUX) */
#define SYS_DVBH_TSD_MPE_BASE_ADDR3     0x003C
#define ABS_SYS_DVBH_TSD_MPE_BASE_ADDR3 0x0200083CUL

#define SYS_DVBH_TSD_MPE_BUF_A3_MASK    0x003FFFFCUL
#define SYS_DVBH_TSD_MPE_BUF_A3_SHIFT   2
#define SYS_DVBH_TSD_MPE_BUF_A3_SIGNED  0

/* Register DVBH_TSD_RLE_BASE_ADDR0 (REGTSDMUX) */
#define SYS_DVBH_TSD_RLE_BASE_ADDR0       0x0040
#define ABS_SYS_DVBH_TSD_RLE_BASE_ADDR0   0x02000840UL

#define SYS_DVBH_TSD_RLE_BUF_A0_MASK      0x003FFFFCUL
#define SYS_DVBH_TSD_RLE_BUF_A0_SHIFT     2
#define SYS_DVBH_TSD_RLE_BUF_A0_SIGNED    0

#define SYS_DVBH_TSD_RLE_BUF_SIZE0_MASK   0xFF000000UL
#define SYS_DVBH_TSD_RLE_BUF_SIZE0_SHIFT  24
#define SYS_DVBH_TSD_RLE_BUF_SIZE0_SIGNED 0

/* Register DVBH_TSD_RLE_BASE_ADDR1 (REGTSDMUX) */
#define SYS_DVBH_TSD_RLE_BASE_ADDR1       0x0044
#define ABS_SYS_DVBH_TSD_RLE_BASE_ADDR1   0x02000844UL

#define SYS_DVBH_TSD_RLE_BUF_A1_MASK      0x003FFFFCUL
#define SYS_DVBH_TSD_RLE_BUF_A1_SHIFT     2
#define SYS_DVBH_TSD_RLE_BUF_A1_SIGNED    0

#define SYS_DVBH_TSD_RLE_BUF_SIZE1_MASK   0xFF000000UL
#define SYS_DVBH_TSD_RLE_BUF_SIZE1_SHIFT  24
#define SYS_DVBH_TSD_RLE_BUF_SIZE1_SIGNED 0

/* Register DVBH_TSD_RLE_BASE_ADDR2 (REGTSDMUX) */
#define SYS_DVBH_TSD_RLE_BASE_ADDR2       0x0048
#define ABS_SYS_DVBH_TSD_RLE_BASE_ADDR2   0x02000848UL

#define SYS_DVBH_TSD_RLE_BUF_A2_MASK      0x003FFFFCUL
#define SYS_DVBH_TSD_RLE_BUF_A2_SHIFT     2
#define SYS_DVBH_TSD_RLE_BUF_A2_SIGNED    0

#define SYS_DVBH_TSD_RLE_BUF_SIZE2_MASK   0xFF000000UL
#define SYS_DVBH_TSD_RLE_BUF_SIZE2_SHIFT  24
#define SYS_DVBH_TSD_RLE_BUF_SIZE2_SIGNED 0

/* Register DVBH_TSD_RLE_BASE_ADDR3 (REGTSDMUX) */
#define SYS_DVBH_TSD_RLE_BASE_ADDR3       0x004C
#define ABS_SYS_DVBH_TSD_RLE_BASE_ADDR3   0x0200084CUL

#define SYS_DVBH_TSD_RLE_BUF_A3_MASK      0x003FFFFCUL
#define SYS_DVBH_TSD_RLE_BUF_A3_SHIFT     2
#define SYS_DVBH_TSD_RLE_BUF_A3_SIGNED    0

#define SYS_DVBH_TSD_RLE_BUF_SIZE3_MASK   0xFF000000UL
#define SYS_DVBH_TSD_RLE_BUF_SIZE3_SHIFT  24
#define SYS_DVBH_TSD_RLE_BUF_SIZE3_SIGNED 0

/* Register DVBH_TSD_SEC_BASE_ADDR0 (REGTSDMUX) */
#define SYS_DVBH_TSD_SEC_BASE_ADDR0       0x0070
#define ABS_SYS_DVBH_TSD_SEC_BASE_ADDR0   0x02000870UL

#define SYS_DVBH_TSD_SEC_BUF_A0_MASK      0x003FFFFCUL
#define SYS_DVBH_TSD_SEC_BUF_A0_SHIFT     2
#define SYS_DVBH_TSD_SEC_BUF_A0_SIGNED    0

#define SYS_DVBH_TSD_SEC_BUF_SIZE0_MASK   0x3F000000UL
#define SYS_DVBH_TSD_SEC_BUF_SIZE0_SHIFT  24
#define SYS_DVBH_TSD_SEC_BUF_SIZE0_SIGNED 0

/* Register DVBH_TSD_SEC_BASE_ADDR1 (REGTSDMUX) */
#define SYS_DVBH_TSD_SEC_BASE_ADDR1       0x0074
#define ABS_SYS_DVBH_TSD_SEC_BASE_ADDR1   0x02000874UL

#define SYS_DVBH_TSD_SEC_BUF_A1_MASK      0x003FFFFCUL
#define SYS_DVBH_TSD_SEC_BUF_A1_SHIFT     2
#define SYS_DVBH_TSD_SEC_BUF_A1_SIGNED    0

#define SYS_DVBH_TSD_SEC_BUF_SIZE1_MASK   0x3F000000UL
#define SYS_DVBH_TSD_SEC_BUF_SIZE1_SHIFT  24
#define SYS_DVBH_TSD_SEC_BUF_SIZE1_SIGNED 0

/* Register DVBH_TSD_SEC_BASE_ADDR2 (REGTSDMUX) */
#define SYS_DVBH_TSD_SEC_BASE_ADDR2       0x0078
#define ABS_SYS_DVBH_TSD_SEC_BASE_ADDR2   0x02000878UL

#define SYS_DVBH_TSD_SEC_BUF_A2_MASK      0x003FFFFCUL
#define SYS_DVBH_TSD_SEC_BUF_A2_SHIFT     2
#define SYS_DVBH_TSD_SEC_BUF_A2_SIGNED    0

#define SYS_DVBH_TSD_SEC_BUF_SIZE2_MASK   0x3F000000UL
#define SYS_DVBH_TSD_SEC_BUF_SIZE2_SHIFT  24
#define SYS_DVBH_TSD_SEC_BUF_SIZE2_SIGNED 0

/* Register DVBH_TSD_SEC_BASE_ADDR3 (REGTSDMUX) */
#define SYS_DVBH_TSD_SEC_BASE_ADDR3       0x007C
#define ABS_SYS_DVBH_TSD_SEC_BASE_ADDR3   0x0200087CUL

#define SYS_DVBH_TSD_SEC_BUF_A3_MASK      0x003FFFFCUL
#define SYS_DVBH_TSD_SEC_BUF_A3_SHIFT     2
#define SYS_DVBH_TSD_SEC_BUF_A3_SIGNED    0

#define SYS_DVBH_TSD_SEC_BUF_SIZE3_MASK   0x3F000000UL
#define SYS_DVBH_TSD_SEC_BUF_SIZE3_SHIFT  24
#define SYS_DVBH_TSD_SEC_BUF_SIZE3_SIGNED 0

/* Register DVBH_TSD_SEC_BASE_ADDR4 (REGTSDMUX) */
#define SYS_DVBH_TSD_SEC_BASE_ADDR4       0x0080
#define ABS_SYS_DVBH_TSD_SEC_BASE_ADDR4   0x02000880UL

#define SYS_DVBH_TSD_SEC_BUF_A4_MASK      0x003FFFFCUL
#define SYS_DVBH_TSD_SEC_BUF_A4_SHIFT     2
#define SYS_DVBH_TSD_SEC_BUF_A4_SIGNED    0

#define SYS_DVBH_TSD_SEC_BUF_SIZE4_MASK   0x3F000000UL
#define SYS_DVBH_TSD_SEC_BUF_SIZE4_SHIFT  24
#define SYS_DVBH_TSD_SEC_BUF_SIZE4_SIGNED 0

/* Register DVBH_TSD_SEC_BASE_ADDR5 (REGTSDMUX) */
#define SYS_DVBH_TSD_SEC_BASE_ADDR5       0x0084
#define ABS_SYS_DVBH_TSD_SEC_BASE_ADDR5   0x02000884UL

#define SYS_DVBH_TSD_SEC_BUF_A5_MASK      0x003FFFFCUL
#define SYS_DVBH_TSD_SEC_BUF_A5_SHIFT     2
#define SYS_DVBH_TSD_SEC_BUF_A5_SIGNED    0

#define SYS_DVBH_TSD_SEC_BUF_SIZE5_MASK   0x3F000000UL
#define SYS_DVBH_TSD_SEC_BUF_SIZE5_SHIFT  24
#define SYS_DVBH_TSD_SEC_BUF_SIZE5_SIGNED 0

/* Register DVBH_TSD_SEC_BASE_ADDR6 (REGTSDMUX) */
#define SYS_DVBH_TSD_SEC_BASE_ADDR6       0x0088
#define ABS_SYS_DVBH_TSD_SEC_BASE_ADDR6   0x02000888UL

#define SYS_DVBH_TSD_SEC_BUF_A6_MASK      0x003FFFFCUL
#define SYS_DVBH_TSD_SEC_BUF_A6_SHIFT     2
#define SYS_DVBH_TSD_SEC_BUF_A6_SIGNED    0

#define SYS_DVBH_TSD_SEC_BUF_SIZE6_MASK   0x3F000000UL
#define SYS_DVBH_TSD_SEC_BUF_SIZE6_SHIFT  24
#define SYS_DVBH_TSD_SEC_BUF_SIZE6_SIGNED 0

/* Register DVBH_TSD_SEC_BASE_ADDR7 (REGTSDMUX) */
#define SYS_DVBH_TSD_SEC_BASE_ADDR7       0x008C
#define ABS_SYS_DVBH_TSD_SEC_BASE_ADDR7   0x0200088CUL

#define SYS_DVBH_TSD_SEC_BUF_A7_MASK      0x003FFFFCUL
#define SYS_DVBH_TSD_SEC_BUF_A7_SHIFT     2
#define SYS_DVBH_TSD_SEC_BUF_A7_SIGNED    0

#define SYS_DVBH_TSD_SEC_BUF_SIZE7_MASK   0x3F000000UL
#define SYS_DVBH_TSD_SEC_BUF_SIZE7_SHIFT  24
#define SYS_DVBH_TSD_SEC_BUF_SIZE7_SIGNED 0

/* Register DVBH_TSD_SEC_BUF_COUNT0 (REGTSDMUX) */
#define SYS_DVBH_TSD_SEC_BUF_COUNT0        0x0090
#define ABS_SYS_DVBH_TSD_SEC_BUF_COUNT0    0x02000890UL

#define SYS_DVBH_TSD_SEC_BUF_COUNT0_MASK   0x00003FFFUL
#define SYS_DVBH_TSD_SEC_BUF_COUNT0_SHIFT  0
#define SYS_DVBH_TSD_SEC_BUF_COUNT0_SIGNED 0

#define SYS_DVBH_TSD_SEC_BUF_CLEAR0_MASK   0x80000000UL
#define SYS_DVBH_TSD_SEC_BUF_CLEAR0_SHIFT  31
#define SYS_DVBH_TSD_SEC_BUF_CLEAR0_SIGNED 0

/* Register DVBH_TSD_SEC_BUF_COUNT1 (REGTSDMUX) */
#define SYS_DVBH_TSD_SEC_BUF_COUNT1        0x0094
#define ABS_SYS_DVBH_TSD_SEC_BUF_COUNT1    0x02000894UL

#define SYS_DVBH_TSD_SEC_BUF_COUNT1_MASK   0x00003FFFUL
#define SYS_DVBH_TSD_SEC_BUF_COUNT1_SHIFT  0
#define SYS_DVBH_TSD_SEC_BUF_COUNT1_SIGNED 0

#define SYS_DVBH_TSD_SEC_BUF_CLEAR1_MASK   0x80000000UL
#define SYS_DVBH_TSD_SEC_BUF_CLEAR1_SHIFT  31
#define SYS_DVBH_TSD_SEC_BUF_CLEAR1_SIGNED 0

/* Register DVBH_TSD_SEC_BUF_COUNT2 (REGTSDMUX) */
#define SYS_DVBH_TSD_SEC_BUF_COUNT2        0x0098
#define ABS_SYS_DVBH_TSD_SEC_BUF_COUNT2    0x02000898UL

#define SYS_DVBH_TSD_SEC_BUF_COUNT2_MASK   0x00003FFFUL
#define SYS_DVBH_TSD_SEC_BUF_COUNT2_SHIFT  0
#define SYS_DVBH_TSD_SEC_BUF_COUNT2_SIGNED 0

#define SYS_DVBH_TSD_SEC_BUF_CLEAR2_MASK   0x80000000UL
#define SYS_DVBH_TSD_SEC_BUF_CLEAR2_SHIFT  31
#define SYS_DVBH_TSD_SEC_BUF_CLEAR2_SIGNED 0

/* Register DVBH_TSD_SEC_BUF_COUNT3 (REGTSDMUX) */
#define SYS_DVBH_TSD_SEC_BUF_COUNT3        0x009C
#define ABS_SYS_DVBH_TSD_SEC_BUF_COUNT3    0x0200089CUL

#define SYS_DVBH_TSD_SEC_BUF_COUNT3_MASK   0x00003FFFUL
#define SYS_DVBH_TSD_SEC_BUF_COUNT3_SHIFT  0
#define SYS_DVBH_TSD_SEC_BUF_COUNT3_SIGNED 0

#define SYS_DVBH_TSD_SEC_BUF_CLEAR3_MASK   0x80000000UL
#define SYS_DVBH_TSD_SEC_BUF_CLEAR3_SHIFT  31
#define SYS_DVBH_TSD_SEC_BUF_CLEAR3_SIGNED 0

/* Register DVBH_TSD_SEC_BUF_COUNT4 (REGTSDMUX) */
#define SYS_DVBH_TSD_SEC_BUF_COUNT4        0x00A0
#define ABS_SYS_DVBH_TSD_SEC_BUF_COUNT4    0x020008A0UL

#define SYS_DVBH_TSD_SEC_BUF_COUNT4_MASK   0x00003FFFUL
#define SYS_DVBH_TSD_SEC_BUF_COUNT4_SHIFT  0
#define SYS_DVBH_TSD_SEC_BUF_COUNT4_SIGNED 0

#define SYS_DVBH_TSD_SEC_BUF_CLEAR4_MASK   0x80000000UL
#define SYS_DVBH_TSD_SEC_BUF_CLEAR4_SHIFT  31
#define SYS_DVBH_TSD_SEC_BUF_CLEAR4_SIGNED 0

/* Register DVBH_TSD_SEC_BUF_COUNT5 (REGTSDMUX) */
#define SYS_DVBH_TSD_SEC_BUF_COUNT5        0x00A4
#define ABS_SYS_DVBH_TSD_SEC_BUF_COUNT5    0x020008A4UL

#define SYS_DVBH_TSD_SEC_BUF_COUNT5_MASK   0x00003FFFUL
#define SYS_DVBH_TSD_SEC_BUF_COUNT5_SHIFT  0
#define SYS_DVBH_TSD_SEC_BUF_COUNT5_SIGNED 0

#define SYS_DVBH_TSD_SEC_BUF_CLEAR5_MASK   0x80000000UL
#define SYS_DVBH_TSD_SEC_BUF_CLEAR5_SHIFT  31
#define SYS_DVBH_TSD_SEC_BUF_CLEAR5_SIGNED 0

/* Register DVBH_TSD_SEC_BUF_COUNT6 (REGTSDMUX) */
#define SYS_DVBH_TSD_SEC_BUF_COUNT6        0x00A8
#define ABS_SYS_DVBH_TSD_SEC_BUF_COUNT6    0x020008A8UL

#define SYS_DVBH_TSD_SEC_BUF_COUNT6_MASK   0x00003FFFUL
#define SYS_DVBH_TSD_SEC_BUF_COUNT6_SHIFT  0
#define SYS_DVBH_TSD_SEC_BUF_COUNT6_SIGNED 0

#define SYS_DVBH_TSD_SEC_BUF_CLEAR6_MASK   0x80000000UL
#define SYS_DVBH_TSD_SEC_BUF_CLEAR6_SHIFT  31
#define SYS_DVBH_TSD_SEC_BUF_CLEAR6_SIGNED 0

/* Register DVBH_TSD_SEC_BUF_COUNT7 (REGTSDMUX) */
#define SYS_DVBH_TSD_SEC_BUF_COUNT7        0x00AC
#define ABS_SYS_DVBH_TSD_SEC_BUF_COUNT7    0x020008ACUL

#define SYS_DVBH_TSD_SEC_BUF_COUNT7_MASK   0x00003FFFUL
#define SYS_DVBH_TSD_SEC_BUF_COUNT7_SHIFT  0
#define SYS_DVBH_TSD_SEC_BUF_COUNT7_SIGNED 0

#define SYS_DVBH_TSD_SEC_BUF_CLEAR7_MASK   0x80000000UL
#define SYS_DVBH_TSD_SEC_BUF_CLEAR7_SHIFT  31
#define SYS_DVBH_TSD_SEC_BUF_CLEAR7_SIGNED 0

/* Register DVBH_TSD_STR_BASE_ADDR (REGTSDMUX) */
#define SYS_DVBH_TSD_STR_BASE_ADDR     0x00B0
#define ABS_SYS_DVBH_TSD_STR_BASE_ADDR 0x020008B0UL

#define SYS_DVBH_TSD_STR_BUF_A_MASK    0x003FFFFCUL
#define SYS_DVBH_TSD_STR_BUF_A_SHIFT   2
#define SYS_DVBH_TSD_STR_BUF_A_SIGNED  0

/* Register DVBH_TSD_STR_BUF_THESH (REGTSDMUX) */
#define SYS_DVBH_TSD_STR_BUF_THESH         0x00B4
#define ABS_SYS_DVBH_TSD_STR_BUF_THESH     0x020008B4UL

#define SYS_DVBH_TSD_STR_BUF_THRESH_MASK   0x000FFFFFUL
#define SYS_DVBH_TSD_STR_BUF_THRESH_SHIFT  0
#define SYS_DVBH_TSD_STR_BUF_THRESH_SIGNED 0

#define SYS_DVBH_TSD_STR_CIR_EN_MASK       0x01000000UL
#define SYS_DVBH_TSD_STR_CIR_EN_SHIFT      24
#define SYS_DVBH_TSD_STR_CIR_EN_SIGNED     0

/* Register DVBH_TSD_DBGIP (REGTSDMUX) */
#define SYS_DVBH_TSD_DBGIP        0x00B8
#define ABS_SYS_DVBH_TSD_DBGIP    0x020008B8UL

#define SYS_DVBH_TSD_DBGIP_MASK   0xFFFFFFFFUL
#define SYS_DVBH_TSD_DBGIP_SHIFT  0
#define SYS_DVBH_TSD_DBGIP_SIGNED 0

/* Register DVBH_TSD_DBGSYNC (REGTSDMUX) */
#define SYS_DVBH_TSD_DBGSYNC        0x00BC
#define ABS_SYS_DVBH_TSD_DBGSYNC    0x020008BCUL

#define SYS_DVBH_TSD_DBGSYNC_MASK   0x0000000FUL
#define SYS_DVBH_TSD_DBGSYNC_SHIFT  0
#define SYS_DVBH_TSD_DBGSYNC_SIGNED 0

/* Register DVBH_TSD_MPE_PID_FILT_SETUP0 (REGTSDMUX) */
#define SYS_DVBH_TSD_MPE_PID_FILT_SETUP0     0x00C0
#define ABS_SYS_DVBH_TSD_MPE_PID_FILT_SETUP0 0x020008C0UL

#define SYS_DVBH_TSD_MPEPID0_MASK            0x00001FFFUL
#define SYS_DVBH_TSD_MPEPID0_SHIFT           0
#define SYS_DVBH_TSD_MPEPID0_SIGNED          0

#define SYS_DVBH_TSD_MPEPVAL0_MASK           0x00002000UL
#define SYS_DVBH_TSD_MPEPVAL0_SHIFT          13
#define SYS_DVBH_TSD_MPEPVAL0_SIGNED         0

#define SYS_DVBH_TSD_MPEPFEC0_MASK           0x00004000UL
#define SYS_DVBH_TSD_MPEPFEC0_SHIFT          14
#define SYS_DVBH_TSD_MPEPFEC0_SIGNED         0

#define SYS_DVBH_TSD_MPEPID1_MASK            0x1FFF0000UL
#define SYS_DVBH_TSD_MPEPID1_SHIFT           16
#define SYS_DVBH_TSD_MPEPID1_SIGNED          0

#define SYS_DVBH_TSD_MPEPVAL1_MASK           0x20000000UL
#define SYS_DVBH_TSD_MPEPVAL1_SHIFT          29
#define SYS_DVBH_TSD_MPEPVAL1_SIGNED         0

#define SYS_DVBH_TSD_MPEPFEC1_MASK           0x40000000UL
#define SYS_DVBH_TSD_MPEPFEC1_SHIFT          30
#define SYS_DVBH_TSD_MPEPFEC1_SIGNED         0

/* Register DVBH_TSD_MPE_PID_FILT_SETUP1 (REGTSDMUX) */
#define SYS_DVBH_TSD_MPE_PID_FILT_SETUP1     0x00C4
#define ABS_SYS_DVBH_TSD_MPE_PID_FILT_SETUP1 0x020008C4UL

#define SYS_DVBH_TSD_MPEPID2_MASK            0x00001FFFUL
#define SYS_DVBH_TSD_MPEPID2_SHIFT           0
#define SYS_DVBH_TSD_MPEPID2_SIGNED          0

#define SYS_DVBH_TSD_MPEPVAL2_MASK           0x00002000UL
#define SYS_DVBH_TSD_MPEPVAL2_SHIFT          13
#define SYS_DVBH_TSD_MPEPVAL2_SIGNED         0

#define SYS_DVBH_TSD_MPEPFEC2_MASK           0x00004000UL
#define SYS_DVBH_TSD_MPEPFEC2_SHIFT          14
#define SYS_DVBH_TSD_MPEPFEC2_SIGNED         0

#define SYS_DVBH_TSD_MPEPID3_MASK            0x1FFF0000UL
#define SYS_DVBH_TSD_MPEPID3_SHIFT           16
#define SYS_DVBH_TSD_MPEPID3_SIGNED          0

#define SYS_DVBH_TSD_MPEPVAL3_MASK           0x20000000UL
#define SYS_DVBH_TSD_MPEPVAL3_SHIFT          29
#define SYS_DVBH_TSD_MPEPVAL3_SIGNED         0

#define SYS_DVBH_TSD_MPEPFEC3_MASK           0x40000000UL
#define SYS_DVBH_TSD_MPEPFEC3_SHIFT          30
#define SYS_DVBH_TSD_MPEPFEC3_SIGNED         0

/* Register DVBH_TSD_MPE_PID_FILT_CONFIG (REGTSDMUX) */
#define SYS_DVBH_TSD_MPE_PID_FILT_CONFIG     0x00C8
#define ABS_SYS_DVBH_TSD_MPE_PID_FILT_CONFIG 0x020008C8UL

#define SYS_DVBH_TSD_MPETID0_MASK            0x000000FFUL
#define SYS_DVBH_TSD_MPETID0_SHIFT           0
#define SYS_DVBH_TSD_MPETID0_SIGNED          0

#define SYS_DVBH_TSD_MPETID1_MASK            0x0000FF00UL
#define SYS_DVBH_TSD_MPETID1_SHIFT           8
#define SYS_DVBH_TSD_MPETID1_SIGNED          0

#define SYS_DVBH_TSD_MPE_SDSS_MASK           0x000F0000UL
#define SYS_DVBH_TSD_MPE_SDSS_SHIFT          16
#define SYS_DVBH_TSD_MPE_SDSS_SIGNED         0

#define SYS_DVBH_TSD_MPE_DBGCF_MASK          0x30000000UL
#define SYS_DVBH_TSD_MPE_DBGCF_SHIFT         28
#define SYS_DVBH_TSD_MPE_DBGCF_SIGNED        0

/* Register DVBH_TSD_ERRASURE_H0 (REGTSDMUX) */
#define SYS_DVBH_TSD_ERRASURE_H0       0x00D0
#define ABS_SYS_DVBH_TSD_ERRASURE_H0   0x020008D0UL

#define SYS_DVBH_TSD_ERASURE_H0_MASK   0xFFFFFFFFUL
#define SYS_DVBH_TSD_ERASURE_H0_SHIFT  0
#define SYS_DVBH_TSD_ERASURE_H0_SIGNED 0

/* Register DVBH_TSD_ERRASURE_H1 (REGTSDMUX) */
#define SYS_DVBH_TSD_ERRASURE_H1       0x00D4
#define ABS_SYS_DVBH_TSD_ERRASURE_H1   0x020008D4UL

#define SYS_DVBH_TSD_ERASURE_H1_MASK   0xFFFFFFFFUL
#define SYS_DVBH_TSD_ERASURE_H1_SHIFT  0
#define SYS_DVBH_TSD_ERASURE_H1_SIGNED 0

/* Register DVBH_TSD_ERRASURE_H2 (REGTSDMUX) */
#define SYS_DVBH_TSD_ERRASURE_H2       0x00D8
#define ABS_SYS_DVBH_TSD_ERRASURE_H2   0x020008D8UL

#define SYS_DVBH_TSD_ERASURE_H2_MASK   0xFFFFFFFFUL
#define SYS_DVBH_TSD_ERASURE_H2_SHIFT  0
#define SYS_DVBH_TSD_ERASURE_H2_SIGNED 0

/* Register DVBH_TSD_ERRASURE_H3 (REGTSDMUX) */
#define SYS_DVBH_TSD_ERRASURE_H3       0x00DC
#define ABS_SYS_DVBH_TSD_ERRASURE_H3   0x020008DCUL

#define SYS_DVBH_TSD_ERASURE_H3_MASK   0xFFFFFFFFUL
#define SYS_DVBH_TSD_ERASURE_H3_SHIFT  0
#define SYS_DVBH_TSD_ERASURE_H3_SIGNED 0

/* Register DVBH_TSD_ERRASURE_L0 (REGTSDMUX) */
#define SYS_DVBH_TSD_ERRASURE_L0       0x00E0
#define ABS_SYS_DVBH_TSD_ERRASURE_L0   0x020008E0UL

#define SYS_DVBH_TSD_ERASURE_L0_MASK   0xFFFFFFFFUL
#define SYS_DVBH_TSD_ERASURE_L0_SHIFT  0
#define SYS_DVBH_TSD_ERASURE_L0_SIGNED 0

/* Register DVBH_TSD_ERRASURE_L1 (REGTSDMUX) */
#define SYS_DVBH_TSD_ERRASURE_L1       0x00E4
#define ABS_SYS_DVBH_TSD_ERRASURE_L1   0x020008E4UL

#define SYS_DVBH_TSD_ERASURE_L1_MASK   0xFFFFFFFFUL
#define SYS_DVBH_TSD_ERASURE_L1_SHIFT  0
#define SYS_DVBH_TSD_ERASURE_L1_SIGNED 0

/* Register DVBH_TSD_ERRASURE_L2 (REGTSDMUX) */
#define SYS_DVBH_TSD_ERRASURE_L2       0x00E8
#define ABS_SYS_DVBH_TSD_ERRASURE_L2   0x020008E8UL

#define SYS_DVBH_TSD_ERASURE_L2_MASK   0xFFFFFFFFUL
#define SYS_DVBH_TSD_ERASURE_L2_SHIFT  0
#define SYS_DVBH_TSD_ERASURE_L2_SIGNED 0

/* Register DVBH_TSD_ERRASURE_L3 (REGTSDMUX) */
#define SYS_DVBH_TSD_ERRASURE_L3       0x00EC
#define ABS_SYS_DVBH_TSD_ERRASURE_L3   0x020008ECUL

#define SYS_DVBH_TSD_ERASURE_L3_MASK   0xFFFFFFFFUL
#define SYS_DVBH_TSD_ERASURE_L3_SHIFT  0
#define SYS_DVBH_TSD_ERASURE_L3_SIGNED 0

/* Register DVBH_TSD_PADDING0 (REGTSDMUX) */
#define SYS_DVBH_TSD_PADDING0            0x00F0
#define ABS_SYS_DVBH_TSD_PADDING0        0x020008F0UL

#define SYS_DVBH_TSD_MPEPADDING0_MASK    0x000000FFUL
#define SYS_DVBH_TSD_MPEPADDING0_SHIFT   0
#define SYS_DVBH_TSD_MPEPADDING0_SIGNED  0

#define SYS_DVBH_TSD_MPE_TABOUD0_MASK    0x00000100UL
#define SYS_DVBH_TSD_MPE_TABOUD0_SHIFT   8
#define SYS_DVBH_TSD_MPE_TABOUD0_SIGNED  0

#define SYS_DVBH_TSD_MPE_RLEOVFL0_MASK   0x00000200UL
#define SYS_DVBH_TSD_MPE_RLEOVFL0_SHIFT  9
#define SYS_DVBH_TSD_MPE_RLEOVFL0_SIGNED 0

#define SYS_DVBH_TSD_MPE_FRBOUND0_MASK   0x00000400UL
#define SYS_DVBH_TSD_MPE_FRBOUND0_SHIFT  10
#define SYS_DVBH_TSD_MPE_FRBOUND0_SIGNED 0

#define SYS_DVBH_TSD_MPE_RLECNT0_MASK    0x003FF000UL
#define SYS_DVBH_TSD_MPE_RLECNT0_SHIFT   12
#define SYS_DVBH_TSD_MPE_RLECNT0_SIGNED  0

#define SYS_DVBH_TSD_MPE_PUNC0_MASK      0x3F000000UL
#define SYS_DVBH_TSD_MPE_PUNC0_SHIFT     24
#define SYS_DVBH_TSD_MPE_PUNC0_SIGNED    0

/* Register DVBH_TSD_PADDING1 (REGTSDMUX) */
#define SYS_DVBH_TSD_PADDING1            0x00F4
#define ABS_SYS_DVBH_TSD_PADDING1        0x020008F4UL

#define SYS_DVBH_TSD_MPEPADDING1_MASK    0x000000FFUL
#define SYS_DVBH_TSD_MPEPADDING1_SHIFT   0
#define SYS_DVBH_TSD_MPEPADDING1_SIGNED  0

#define SYS_DVBH_TSD_MPE_TABOUD1_MASK    0x00000100UL
#define SYS_DVBH_TSD_MPE_TABOUD1_SHIFT   8
#define SYS_DVBH_TSD_MPE_TABOUD1_SIGNED  0

#define SYS_DVBH_TSD_MPE_RLEOVFL1_MASK   0x00000200UL
#define SYS_DVBH_TSD_MPE_RLEOVFL1_SHIFT  9
#define SYS_DVBH_TSD_MPE_RLEOVFL1_SIGNED 0

#define SYS_DVBH_TSD_MPE_FRBOUND1_MASK   0x00000400UL
#define SYS_DVBH_TSD_MPE_FRBOUND1_SHIFT  10
#define SYS_DVBH_TSD_MPE_FRBOUND1_SIGNED 0

#define SYS_DVBH_TSD_MPE_RLECNT1_MASK    0x003FF000UL
#define SYS_DVBH_TSD_MPE_RLECNT1_SHIFT   12
#define SYS_DVBH_TSD_MPE_RLECNT1_SIGNED  0

#define SYS_DVBH_TSD_MPE_PUNC1_MASK      0x3F000000UL
#define SYS_DVBH_TSD_MPE_PUNC1_SHIFT     24
#define SYS_DVBH_TSD_MPE_PUNC1_SIGNED    0

/* Register DVBH_TSD_PADDING2 (REGTSDMUX) */
#define SYS_DVBH_TSD_PADDING2            0x00F8
#define ABS_SYS_DVBH_TSD_PADDING2        0x020008F8UL

#define SYS_DVBH_TSD_MPEPADDING2_MASK    0x000000FFUL
#define SYS_DVBH_TSD_MPEPADDING2_SHIFT   0
#define SYS_DVBH_TSD_MPEPADDING2_SIGNED  0

#define SYS_DVBH_TSD_MPE_TABOUD2_MASK    0x00000100UL
#define SYS_DVBH_TSD_MPE_TABOUD2_SHIFT   8
#define SYS_DVBH_TSD_MPE_TABOUD2_SIGNED  0

#define SYS_DVBH_TSD_MPE_RLEOVFL2_MASK   0x00000200UL
#define SYS_DVBH_TSD_MPE_RLEOVFL2_SHIFT  9
#define SYS_DVBH_TSD_MPE_RLEOVFL2_SIGNED 0

#define SYS_DVBH_TSD_MPE_FRBOUND2_MASK   0x00000400UL
#define SYS_DVBH_TSD_MPE_FRBOUND2_SHIFT  10
#define SYS_DVBH_TSD_MPE_FRBOUND2_SIGNED 0

#define SYS_DVBH_TSD_MPE_RLECNT2_MASK    0x003FF000UL
#define SYS_DVBH_TSD_MPE_RLECNT2_SHIFT   12
#define SYS_DVBH_TSD_MPE_RLECNT2_SIGNED  0

#define SYS_DVBH_TSD_MPE_PUNC2_MASK      0x3F000000UL
#define SYS_DVBH_TSD_MPE_PUNC2_SHIFT     24
#define SYS_DVBH_TSD_MPE_PUNC2_SIGNED    0

/* Register DVBH_TSD_PADDING3 (REGTSDMUX) */
#define SYS_DVBH_TSD_PADDING3            0x00FC
#define ABS_SYS_DVBH_TSD_PADDING3        0x020008FCUL

#define SYS_DVBH_TSD_MPEPADDING3_MASK    0x000000FFUL
#define SYS_DVBH_TSD_MPEPADDING3_SHIFT   0
#define SYS_DVBH_TSD_MPEPADDING3_SIGNED  0

#define SYS_DVBH_TSD_MPE_TABOUD3_MASK    0x00000100UL
#define SYS_DVBH_TSD_MPE_TABOUD3_SHIFT   8
#define SYS_DVBH_TSD_MPE_TABOUD3_SIGNED  0

#define SYS_DVBH_TSD_MPE_RLEOVFL3_MASK   0x00000200UL
#define SYS_DVBH_TSD_MPE_RLEOVFL3_SHIFT  9
#define SYS_DVBH_TSD_MPE_RLEOVFL3_SIGNED 0

#define SYS_DVBH_TSD_MPE_FRBOUND3_MASK   0x00000400UL
#define SYS_DVBH_TSD_MPE_FRBOUND3_SHIFT  10
#define SYS_DVBH_TSD_MPE_FRBOUND3_SIGNED 0

#define SYS_DVBH_TSD_MPE_RLECNT3_MASK    0x003FF000UL
#define SYS_DVBH_TSD_MPE_RLECNT3_SHIFT   12
#define SYS_DVBH_TSD_MPE_RLECNT3_SIGNED  0

#define SYS_DVBH_TSD_MPE_PUNC3_MASK      0x3F000000UL
#define SYS_DVBH_TSD_MPE_PUNC3_SHIFT     24
#define SYS_DVBH_TSD_MPE_PUNC3_SIGNED    0

/* Register DVBH_TSD_MPE_STATS0 (REGTSDMUX) */
#define SYS_DVBH_TSD_MPE_STATS0      0x0100
#define ABS_SYS_DVBH_TSD_MPE_STATS0  0x02000900UL

#define SYS_DVBH_TSD_MPEGCNT0_MASK   0x00000FFFUL
#define SYS_DVBH_TSD_MPEGCNT0_SHIFT  0
#define SYS_DVBH_TSD_MPEGCNT0_SIGNED 0

#define SYS_DVBH_TSD_MPEBCNT0_MASK   0x0FFF0000UL
#define SYS_DVBH_TSD_MPEBCNT0_SHIFT  16
#define SYS_DVBH_TSD_MPEBCNT0_SIGNED 0

/* Register DVBH_TSD_MPE_STATS1 (REGTSDMUX) */
#define SYS_DVBH_TSD_MPE_STATS1      0x0104
#define ABS_SYS_DVBH_TSD_MPE_STATS1  0x02000904UL

#define SYS_DVBH_TSD_MPEGCNT1_MASK   0x00000FFFUL
#define SYS_DVBH_TSD_MPEGCNT1_SHIFT  0
#define SYS_DVBH_TSD_MPEGCNT1_SIGNED 0

#define SYS_DVBH_TSD_MPEBCNT1_MASK   0x0FFF0000UL
#define SYS_DVBH_TSD_MPEBCNT1_SHIFT  16
#define SYS_DVBH_TSD_MPEBCNT1_SIGNED 0

/* Register DVBH_TSD_MPE_STATS2 (REGTSDMUX) */
#define SYS_DVBH_TSD_MPE_STATS2      0x0108
#define ABS_SYS_DVBH_TSD_MPE_STATS2  0x02000908UL

#define SYS_DVBH_TSD_MPEGCNT2_MASK   0x00000FFFUL
#define SYS_DVBH_TSD_MPEGCNT2_SHIFT  0
#define SYS_DVBH_TSD_MPEGCNT2_SIGNED 0

#define SYS_DVBH_TSD_MPEBCNT2_MASK   0x0FFF0000UL
#define SYS_DVBH_TSD_MPEBCNT2_SHIFT  16
#define SYS_DVBH_TSD_MPEBCNT2_SIGNED 0

/* Register DVBH_TSD_MPE_STATS3 (REGTSDMUX) */
#define SYS_DVBH_TSD_MPE_STATS3      0x010C
#define ABS_SYS_DVBH_TSD_MPE_STATS3  0x0200090CUL

#define SYS_DVBH_TSD_MPEGCNT3_MASK   0x00000FFFUL
#define SYS_DVBH_TSD_MPEGCNT3_SHIFT  0
#define SYS_DVBH_TSD_MPEGCNT3_SIGNED 0

#define SYS_DVBH_TSD_MPEBCNT3_MASK   0x0FFF0000UL
#define SYS_DVBH_TSD_MPEBCNT3_SHIFT  16
#define SYS_DVBH_TSD_MPEBCNT3_SIGNED 0

/* Register DVBH_TSD_SEC_PID_FILT_SETUP0 (REGTSDMUX) */
#define SYS_DVBH_TSD_SEC_PID_FILT_SETUP0     0x0110
#define ABS_SYS_DVBH_TSD_SEC_PID_FILT_SETUP0 0x02000910UL

#define SYS_DVBH_TSD_SECPID0_MASK            0x00001FFFUL
#define SYS_DVBH_TSD_SECPID0_SHIFT           0
#define SYS_DVBH_TSD_SECPID0_SIGNED          0

#define SYS_DVBH_TSD_SECPVAL0_MASK           0x00002000UL
#define SYS_DVBH_TSD_SECPVAL0_SHIFT          13
#define SYS_DVBH_TSD_SECPVAL0_SIGNED         0

#define SYS_DVBH_TSD_SECPID1_MASK            0x1FFF0000UL
#define SYS_DVBH_TSD_SECPID1_SHIFT           16
#define SYS_DVBH_TSD_SECPID1_SIGNED          0

#define SYS_DVBH_TSD_SECPVAL1_MASK           0x20000000UL
#define SYS_DVBH_TSD_SECPVAL1_SHIFT          29
#define SYS_DVBH_TSD_SECPVAL1_SIGNED         0

/* Register DVBH_TSD_SEC_PID_FILT_SETUP1 (REGTSDMUX) */
#define SYS_DVBH_TSD_SEC_PID_FILT_SETUP1     0x0114
#define ABS_SYS_DVBH_TSD_SEC_PID_FILT_SETUP1 0x02000914UL

#define SYS_DVBH_TSD_SECPID2_MASK            0x00001FFFUL
#define SYS_DVBH_TSD_SECPID2_SHIFT           0
#define SYS_DVBH_TSD_SECPID2_SIGNED          0

#define SYS_DVBH_TSD_SECPVAL2_MASK           0x00002000UL
#define SYS_DVBH_TSD_SECPVAL2_SHIFT          13
#define SYS_DVBH_TSD_SECPVAL2_SIGNED         0

#define SYS_DVBH_TSD_SECPID3_MASK            0x1FFF0000UL
#define SYS_DVBH_TSD_SECPID3_SHIFT           16
#define SYS_DVBH_TSD_SECPID3_SIGNED          0

#define SYS_DVBH_TSD_SECPVAL3_MASK           0x20000000UL
#define SYS_DVBH_TSD_SECPVAL3_SHIFT          29
#define SYS_DVBH_TSD_SECPVAL3_SIGNED         0

/* Register DVBH_TSD_SEC_PID_FILT_SETUP2 (REGTSDMUX) */
#define SYS_DVBH_TSD_SEC_PID_FILT_SETUP2     0x0118
#define ABS_SYS_DVBH_TSD_SEC_PID_FILT_SETUP2 0x02000918UL

#define SYS_DVBH_TSD_SECPID4_MASK            0x00001FFFUL
#define SYS_DVBH_TSD_SECPID4_SHIFT           0
#define SYS_DVBH_TSD_SECPID4_SIGNED          0

#define SYS_DVBH_TSD_SECPVAL4_MASK           0x00002000UL
#define SYS_DVBH_TSD_SECPVAL4_SHIFT          13
#define SYS_DVBH_TSD_SECPVAL4_SIGNED         0

#define SYS_DVBH_TSD_SECPID5_MASK            0x1FFF0000UL
#define SYS_DVBH_TSD_SECPID5_SHIFT           16
#define SYS_DVBH_TSD_SECPID5_SIGNED          0

#define SYS_DVBH_TSD_SECPVAL5_MASK           0x20000000UL
#define SYS_DVBH_TSD_SECPVAL5_SHIFT          29
#define SYS_DVBH_TSD_SECPVAL5_SIGNED         0

/* Register DVBH_TSD_SEC_PID_FILT_SETUP3 (REGTSDMUX) */
#define SYS_DVBH_TSD_SEC_PID_FILT_SETUP3     0x011C
#define ABS_SYS_DVBH_TSD_SEC_PID_FILT_SETUP3 0x0200091CUL

#define SYS_DVBH_TSD_SECPID6_MASK            0x00001FFFUL
#define SYS_DVBH_TSD_SECPID6_SHIFT           0
#define SYS_DVBH_TSD_SECPID6_SIGNED          0

#define SYS_DVBH_TSD_SECPVAL6_MASK           0x00002000UL
#define SYS_DVBH_TSD_SECPVAL6_SHIFT          13
#define SYS_DVBH_TSD_SECPVAL6_SIGNED         0

#define SYS_DVBH_TSD_SECPID7_MASK            0x1FFF0000UL
#define SYS_DVBH_TSD_SECPID7_SHIFT           16
#define SYS_DVBH_TSD_SECPID7_SIGNED          0

#define SYS_DVBH_TSD_SECPVAL7_MASK           0x20000000UL
#define SYS_DVBH_TSD_SECPVAL7_SHIFT          29
#define SYS_DVBH_TSD_SECPVAL7_SIGNED         0

/* Register DVBH_TSD_SEC_PID_FILT_SETUP4 (REGTSDMUX) */
#define SYS_DVBH_TSD_SEC_PID_FILT_SETUP4     0x0120
#define ABS_SYS_DVBH_TSD_SEC_PID_FILT_SETUP4 0x02000920UL

#define SYS_DVBH_TSD_SECPID8_MASK            0x00001FFFUL
#define SYS_DVBH_TSD_SECPID8_SHIFT           0
#define SYS_DVBH_TSD_SECPID8_SIGNED          0

#define SYS_DVBH_TSD_SECPVAL8_MASK           0x00002000UL
#define SYS_DVBH_TSD_SECPVAL8_SHIFT          13
#define SYS_DVBH_TSD_SECPVAL8_SIGNED         0

#define SYS_DVBH_TSD_SECPID9_MASK            0x1FFF0000UL
#define SYS_DVBH_TSD_SECPID9_SHIFT           16
#define SYS_DVBH_TSD_SECPID9_SIGNED          0

#define SYS_DVBH_TSD_SECPVAL9_MASK           0x20000000UL
#define SYS_DVBH_TSD_SECPVAL9_SHIFT          29
#define SYS_DVBH_TSD_SECPVAL9_SIGNED         0

/* Register DVBH_TSD_SEC_PID_FILT_SETUP5 (REGTSDMUX) */
#define SYS_DVBH_TSD_SEC_PID_FILT_SETUP5     0x0124
#define ABS_SYS_DVBH_TSD_SEC_PID_FILT_SETUP5 0x02000924UL

#define SYS_DVBH_TSD_SECPID10_MASK           0x00001FFFUL
#define SYS_DVBH_TSD_SECPID10_SHIFT          0
#define SYS_DVBH_TSD_SECPID10_SIGNED         0

#define SYS_DVBH_TSD_SECPVAL10_MASK          0x00002000UL
#define SYS_DVBH_TSD_SECPVAL10_SHIFT         13
#define SYS_DVBH_TSD_SECPVAL10_SIGNED        0

#define SYS_DVBH_TSD_SECPID11_MASK           0x1FFF0000UL
#define SYS_DVBH_TSD_SECPID11_SHIFT          16
#define SYS_DVBH_TSD_SECPID11_SIGNED         0

#define SYS_DVBH_TSD_SECPVAL11_MASK          0x20000000UL
#define SYS_DVBH_TSD_SECPVAL11_SHIFT         29
#define SYS_DVBH_TSD_SECPVAL11_SIGNED        0

/* Register DVBH_TSD_SEC_FILT_SRC (REGTSDMUX) */
#define SYS_DVBH_TSD_SEC_FILT_SRC     0x0128
#define ABS_SYS_DVBH_TSD_SEC_FILT_SRC 0x02000928UL

#define SYS_DVBH_TSD_SF0_SRC_MASK     0x0000000FUL
#define SYS_DVBH_TSD_SF0_SRC_SHIFT    0
#define SYS_DVBH_TSD_SF0_SRC_SIGNED   0

#define SYS_DVBH_TSD_SF1_SRC_MASK     0x000000F0UL
#define SYS_DVBH_TSD_SF1_SRC_SHIFT    4
#define SYS_DVBH_TSD_SF1_SRC_SIGNED   0

#define SYS_DVBH_TSD_SF2_SRC_MASK     0x00000F00UL
#define SYS_DVBH_TSD_SF2_SRC_SHIFT    8
#define SYS_DVBH_TSD_SF2_SRC_SIGNED   0

#define SYS_DVBH_TSD_SF3_SRC_MASK     0x0000F000UL
#define SYS_DVBH_TSD_SF3_SRC_SHIFT    12
#define SYS_DVBH_TSD_SF3_SRC_SIGNED   0

#define SYS_DVBH_TSD_SF4_SRC_MASK     0x000F0000UL
#define SYS_DVBH_TSD_SF4_SRC_SHIFT    16
#define SYS_DVBH_TSD_SF4_SRC_SIGNED   0

#define SYS_DVBH_TSD_SF5_SRC_MASK     0x00F00000UL
#define SYS_DVBH_TSD_SF5_SRC_SHIFT    20
#define SYS_DVBH_TSD_SF5_SRC_SIGNED   0

#define SYS_DVBH_TSD_SF6_SRC_MASK     0x0F000000UL
#define SYS_DVBH_TSD_SF6_SRC_SHIFT    24
#define SYS_DVBH_TSD_SF6_SRC_SIGNED   0

#define SYS_DVBH_TSD_SF7_SRC_MASK     0xF0000000UL
#define SYS_DVBH_TSD_SF7_SRC_SHIFT    28
#define SYS_DVBH_TSD_SF7_SRC_SIGNED   0

/* Register DVBH_TSD_SEC_FILT_COMP0 (REGTSDMUX) */
#define SYS_DVBH_TSD_SEC_FILT_COMP0     0x0130
#define ABS_SYS_DVBH_TSD_SEC_FILT_COMP0 0x02000930UL

#define SYS_DVBH_TSD_SEC_COMP1_0_MASK   0x000000FFUL
#define SYS_DVBH_TSD_SEC_COMP1_0_SHIFT  0
#define SYS_DVBH_TSD_SEC_COMP1_0_SIGNED 0

#define SYS_DVBH_TSD_SEC_COMP4_0_MASK   0x0000FF00UL
#define SYS_DVBH_TSD_SEC_COMP4_0_SHIFT  8
#define SYS_DVBH_TSD_SEC_COMP4_0_SIGNED 0

#define SYS_DVBH_TSD_SEC_COMP5_0_MASK   0x00FF0000UL
#define SYS_DVBH_TSD_SEC_COMP5_0_SHIFT  16
#define SYS_DVBH_TSD_SEC_COMP5_0_SIGNED 0

#define SYS_DVBH_TSD_SEC_COMP6_0_MASK   0xFF000000UL
#define SYS_DVBH_TSD_SEC_COMP6_0_SHIFT  24
#define SYS_DVBH_TSD_SEC_COMP6_0_SIGNED 0

/* Register DVBH_TSD_SEC_FILT_COMP1 (REGTSDMUX) */
#define SYS_DVBH_TSD_SEC_FILT_COMP1     0x0134
#define ABS_SYS_DVBH_TSD_SEC_FILT_COMP1 0x02000934UL

#define SYS_DVBH_TSD_SEC_COMP1_1_MASK   0x000000FFUL
#define SYS_DVBH_TSD_SEC_COMP1_1_SHIFT  0
#define SYS_DVBH_TSD_SEC_COMP1_1_SIGNED 0

#define SYS_DVBH_TSD_SEC_COMP4_1_MASK   0x0000FF00UL
#define SYS_DVBH_TSD_SEC_COMP4_1_SHIFT  8
#define SYS_DVBH_TSD_SEC_COMP4_1_SIGNED 0

#define SYS_DVBH_TSD_SEC_COMP5_1_MASK   0x00FF0000UL
#define SYS_DVBH_TSD_SEC_COMP5_1_SHIFT  16
#define SYS_DVBH_TSD_SEC_COMP5_1_SIGNED 0

#define SYS_DVBH_TSD_SEC_COMP6_1_MASK   0xFF000000UL
#define SYS_DVBH_TSD_SEC_COMP6_1_SHIFT  24
#define SYS_DVBH_TSD_SEC_COMP6_1_SIGNED 0

/* Register DVBH_TSD_SEC_FILT_COMP2 (REGTSDMUX) */
#define SYS_DVBH_TSD_SEC_FILT_COMP2     0x0138
#define ABS_SYS_DVBH_TSD_SEC_FILT_COMP2 0x02000938UL

#define SYS_DVBH_TSD_SEC_COMP1_2_MASK   0x000000FFUL
#define SYS_DVBH_TSD_SEC_COMP1_2_SHIFT  0
#define SYS_DVBH_TSD_SEC_COMP1_2_SIGNED 0

#define SYS_DVBH_TSD_SEC_COMP4_2_MASK   0x0000FF00UL
#define SYS_DVBH_TSD_SEC_COMP4_2_SHIFT  8
#define SYS_DVBH_TSD_SEC_COMP4_2_SIGNED 0

#define SYS_DVBH_TSD_SEC_COMP5_2_MASK   0x00FF0000UL
#define SYS_DVBH_TSD_SEC_COMP5_2_SHIFT  16
#define SYS_DVBH_TSD_SEC_COMP5_2_SIGNED 0

#define SYS_DVBH_TSD_SEC_COMP6_2_MASK   0xFF000000UL
#define SYS_DVBH_TSD_SEC_COMP6_2_SHIFT  24
#define SYS_DVBH_TSD_SEC_COMP6_2_SIGNED 0

/* Register DVBH_TSD_SEC_FILT_COMP3 (REGTSDMUX) */
#define SYS_DVBH_TSD_SEC_FILT_COMP3     0x013C
#define ABS_SYS_DVBH_TSD_SEC_FILT_COMP3 0x0200093CUL

#define SYS_DVBH_TSD_SEC_COMP1_3_MASK   0x000000FFUL
#define SYS_DVBH_TSD_SEC_COMP1_3_SHIFT  0
#define SYS_DVBH_TSD_SEC_COMP1_3_SIGNED 0

#define SYS_DVBH_TSD_SEC_COMP4_3_MASK   0x0000FF00UL
#define SYS_DVBH_TSD_SEC_COMP4_3_SHIFT  8
#define SYS_DVBH_TSD_SEC_COMP4_3_SIGNED 0

#define SYS_DVBH_TSD_SEC_COMP5_3_MASK   0x00FF0000UL
#define SYS_DVBH_TSD_SEC_COMP5_3_SHIFT  16
#define SYS_DVBH_TSD_SEC_COMP5_3_SIGNED 0

#define SYS_DVBH_TSD_SEC_COMP6_3_MASK   0xFF000000UL
#define SYS_DVBH_TSD_SEC_COMP6_3_SHIFT  24
#define SYS_DVBH_TSD_SEC_COMP6_3_SIGNED 0

/* Register DVBH_TSD_SEC_FILT_COMP4 (REGTSDMUX) */
#define SYS_DVBH_TSD_SEC_FILT_COMP4     0x0140
#define ABS_SYS_DVBH_TSD_SEC_FILT_COMP4 0x02000940UL

#define SYS_DVBH_TSD_SEC_COMP1_4_MASK   0x000000FFUL
#define SYS_DVBH_TSD_SEC_COMP1_4_SHIFT  0
#define SYS_DVBH_TSD_SEC_COMP1_4_SIGNED 0

#define SYS_DVBH_TSD_SEC_COMP4_4_MASK   0x0000FF00UL
#define SYS_DVBH_TSD_SEC_COMP4_4_SHIFT  8
#define SYS_DVBH_TSD_SEC_COMP4_4_SIGNED 0

#define SYS_DVBH_TSD_SEC_COMP5_4_MASK   0x00FF0000UL
#define SYS_DVBH_TSD_SEC_COMP5_4_SHIFT  16
#define SYS_DVBH_TSD_SEC_COMP5_4_SIGNED 0

#define SYS_DVBH_TSD_SEC_COMP6_4_MASK   0xFF000000UL
#define SYS_DVBH_TSD_SEC_COMP6_4_SHIFT  24
#define SYS_DVBH_TSD_SEC_COMP6_4_SIGNED 0

/* Register DVBH_TSD_SEC_FILT_COMP5 (REGTSDMUX) */
#define SYS_DVBH_TSD_SEC_FILT_COMP5     0x0144
#define ABS_SYS_DVBH_TSD_SEC_FILT_COMP5 0x02000944UL

#define SYS_DVBH_TSD_SEC_COMP1_5_MASK   0x000000FFUL
#define SYS_DVBH_TSD_SEC_COMP1_5_SHIFT  0
#define SYS_DVBH_TSD_SEC_COMP1_5_SIGNED 0

#define SYS_DVBH_TSD_SEC_COMP4_5_MASK   0x0000FF00UL
#define SYS_DVBH_TSD_SEC_COMP4_5_SHIFT  8
#define SYS_DVBH_TSD_SEC_COMP4_5_SIGNED 0

#define SYS_DVBH_TSD_SEC_COMP5_5_MASK   0x00FF0000UL
#define SYS_DVBH_TSD_SEC_COMP5_5_SHIFT  16
#define SYS_DVBH_TSD_SEC_COMP5_5_SIGNED 0

#define SYS_DVBH_TSD_SEC_COMP6_5_MASK   0xFF000000UL
#define SYS_DVBH_TSD_SEC_COMP6_5_SHIFT  24
#define SYS_DVBH_TSD_SEC_COMP6_5_SIGNED 0

/* Register DVBH_TSD_SEC_FILT_COMP6 (REGTSDMUX) */
#define SYS_DVBH_TSD_SEC_FILT_COMP6     0x0148
#define ABS_SYS_DVBH_TSD_SEC_FILT_COMP6 0x02000948UL

#define SYS_DVBH_TSD_SEC_COMP1_6_MASK   0x000000FFUL
#define SYS_DVBH_TSD_SEC_COMP1_6_SHIFT  0
#define SYS_DVBH_TSD_SEC_COMP1_6_SIGNED 0

#define SYS_DVBH_TSD_SEC_COMP4_6_MASK   0x0000FF00UL
#define SYS_DVBH_TSD_SEC_COMP4_6_SHIFT  8
#define SYS_DVBH_TSD_SEC_COMP4_6_SIGNED 0

#define SYS_DVBH_TSD_SEC_COMP5_6_MASK   0x00FF0000UL
#define SYS_DVBH_TSD_SEC_COMP5_6_SHIFT  16
#define SYS_DVBH_TSD_SEC_COMP5_6_SIGNED 0

#define SYS_DVBH_TSD_SEC_COMP6_6_MASK   0xFF000000UL
#define SYS_DVBH_TSD_SEC_COMP6_6_SHIFT  24
#define SYS_DVBH_TSD_SEC_COMP6_6_SIGNED 0

/* Register DVBH_TSD_SEC_FILT_COMP7 (REGTSDMUX) */
#define SYS_DVBH_TSD_SEC_FILT_COMP7     0x014C
#define ABS_SYS_DVBH_TSD_SEC_FILT_COMP7 0x0200094CUL

#define SYS_DVBH_TSD_SEC_COMP1_7_MASK   0x000000FFUL
#define SYS_DVBH_TSD_SEC_COMP1_7_SHIFT  0
#define SYS_DVBH_TSD_SEC_COMP1_7_SIGNED 0

#define SYS_DVBH_TSD_SEC_COMP4_7_MASK   0x0000FF00UL
#define SYS_DVBH_TSD_SEC_COMP4_7_SHIFT  8
#define SYS_DVBH_TSD_SEC_COMP4_7_SIGNED 0

#define SYS_DVBH_TSD_SEC_COMP5_7_MASK   0x00FF0000UL
#define SYS_DVBH_TSD_SEC_COMP5_7_SHIFT  16
#define SYS_DVBH_TSD_SEC_COMP5_7_SIGNED 0

#define SYS_DVBH_TSD_SEC_COMP6_7_MASK   0xFF000000UL
#define SYS_DVBH_TSD_SEC_COMP6_7_SHIFT  24
#define SYS_DVBH_TSD_SEC_COMP6_7_SIGNED 0

/* Register DVBH_TSD_SEC_FILT_MASK0 (REGTSDMUX) */
#define SYS_DVBH_TSD_SEC_FILT_MASK0     0x0150
#define ABS_SYS_DVBH_TSD_SEC_FILT_MASK0 0x02000950UL

#define SYS_DVBH_TSD_SEC_MASK1_0_MASK   0x000000FFUL
#define SYS_DVBH_TSD_SEC_MASK1_0_SHIFT  0
#define SYS_DVBH_TSD_SEC_MASK1_0_SIGNED 0

#define SYS_DVBH_TSD_SEC_MASK4_0_MASK   0x0000FF00UL
#define SYS_DVBH_TSD_SEC_MASK4_0_SHIFT  8
#define SYS_DVBH_TSD_SEC_MASK4_0_SIGNED 0

#define SYS_DVBH_TSD_SEC_MASK5_0_MASK   0x00FF0000UL
#define SYS_DVBH_TSD_SEC_MASK5_0_SHIFT  16
#define SYS_DVBH_TSD_SEC_MASK5_0_SIGNED 0

#define SYS_DVBH_TSD_SEC_MASK6_0_MASK   0xFF000000UL
#define SYS_DVBH_TSD_SEC_MASK6_0_SHIFT  24
#define SYS_DVBH_TSD_SEC_MASK6_0_SIGNED 0

/* Register DVBH_TSD_SEC_FILT_MASK1 (REGTSDMUX) */
#define SYS_DVBH_TSD_SEC_FILT_MASK1     0x0154
#define ABS_SYS_DVBH_TSD_SEC_FILT_MASK1 0x02000954UL

#define SYS_DVBH_TSD_SEC_MASK1_1_MASK   0x000000FFUL
#define SYS_DVBH_TSD_SEC_MASK1_1_SHIFT  0
#define SYS_DVBH_TSD_SEC_MASK1_1_SIGNED 0

#define SYS_DVBH_TSD_SEC_MASK4_1_MASK   0x0000FF00UL
#define SYS_DVBH_TSD_SEC_MASK4_1_SHIFT  8
#define SYS_DVBH_TSD_SEC_MASK4_1_SIGNED 0

#define SYS_DVBH_TSD_SEC_MASK5_1_MASK   0x00FF0000UL
#define SYS_DVBH_TSD_SEC_MASK5_1_SHIFT  16
#define SYS_DVBH_TSD_SEC_MASK5_1_SIGNED 0

#define SYS_DVBH_TSD_SEC_MASK6_1_MASK   0xFF000000UL
#define SYS_DVBH_TSD_SEC_MASK6_1_SHIFT  24
#define SYS_DVBH_TSD_SEC_MASK6_1_SIGNED 0

/* Register DVBH_TSD_SEC_FILT_MASK2 (REGTSDMUX) */
#define SYS_DVBH_TSD_SEC_FILT_MASK2     0x0158
#define ABS_SYS_DVBH_TSD_SEC_FILT_MASK2 0x02000958UL

#define SYS_DVBH_TSD_SEC_MASK1_2_MASK   0x000000FFUL
#define SYS_DVBH_TSD_SEC_MASK1_2_SHIFT  0
#define SYS_DVBH_TSD_SEC_MASK1_2_SIGNED 0

#define SYS_DVBH_TSD_SEC_MASK4_2_MASK   0x0000FF00UL
#define SYS_DVBH_TSD_SEC_MASK4_2_SHIFT  8
#define SYS_DVBH_TSD_SEC_MASK4_2_SIGNED 0

#define SYS_DVBH_TSD_SEC_MASK5_2_MASK   0x00FF0000UL
#define SYS_DVBH_TSD_SEC_MASK5_2_SHIFT  16
#define SYS_DVBH_TSD_SEC_MASK5_2_SIGNED 0

#define SYS_DVBH_TSD_SEC_MASK6_2_MASK   0xFF000000UL
#define SYS_DVBH_TSD_SEC_MASK6_2_SHIFT  24
#define SYS_DVBH_TSD_SEC_MASK6_2_SIGNED 0

/* Register DVBH_TSD_SEC_FILT_MASK3 (REGTSDMUX) */
#define SYS_DVBH_TSD_SEC_FILT_MASK3     0x015C
#define ABS_SYS_DVBH_TSD_SEC_FILT_MASK3 0x0200095CUL

#define SYS_DVBH_TSD_SEC_MASK1_3_MASK   0x000000FFUL
#define SYS_DVBH_TSD_SEC_MASK1_3_SHIFT  0
#define SYS_DVBH_TSD_SEC_MASK1_3_SIGNED 0

#define SYS_DVBH_TSD_SEC_MASK4_3_MASK   0x0000FF00UL
#define SYS_DVBH_TSD_SEC_MASK4_3_SHIFT  8
#define SYS_DVBH_TSD_SEC_MASK4_3_SIGNED 0

#define SYS_DVBH_TSD_SEC_MASK5_3_MASK   0x00FF0000UL
#define SYS_DVBH_TSD_SEC_MASK5_3_SHIFT  16
#define SYS_DVBH_TSD_SEC_MASK5_3_SIGNED 0

#define SYS_DVBH_TSD_SEC_MASK6_3_MASK   0xFF000000UL
#define SYS_DVBH_TSD_SEC_MASK6_3_SHIFT  24
#define SYS_DVBH_TSD_SEC_MASK6_3_SIGNED 0

/* Register DVBH_TSD_SEC_FILT_MASK4 (REGTSDMUX) */
#define SYS_DVBH_TSD_SEC_FILT_MASK4     0x0160
#define ABS_SYS_DVBH_TSD_SEC_FILT_MASK4 0x02000960UL

#define SYS_DVBH_TSD_SEC_MASK1_4_MASK   0x000000FFUL
#define SYS_DVBH_TSD_SEC_MASK1_4_SHIFT  0
#define SYS_DVBH_TSD_SEC_MASK1_4_SIGNED 0

#define SYS_DVBH_TSD_SEC_MASK4_4_MASK   0x0000FF00UL
#define SYS_DVBH_TSD_SEC_MASK4_4_SHIFT  8
#define SYS_DVBH_TSD_SEC_MASK4_4_SIGNED 0

#define SYS_DVBH_TSD_SEC_MASK5_4_MASK   0x00FF0000UL
#define SYS_DVBH_TSD_SEC_MASK5_4_SHIFT  16
#define SYS_DVBH_TSD_SEC_MASK5_4_SIGNED 0

#define SYS_DVBH_TSD_SEC_MASK6_4_MASK   0xFF000000UL
#define SYS_DVBH_TSD_SEC_MASK6_4_SHIFT  24
#define SYS_DVBH_TSD_SEC_MASK6_4_SIGNED 0

/* Register DVBH_TSD_SEC_FILT_MASK5 (REGTSDMUX) */
#define SYS_DVBH_TSD_SEC_FILT_MASK5     0x0164
#define ABS_SYS_DVBH_TSD_SEC_FILT_MASK5 0x02000964UL

#define SYS_DVBH_TSD_SEC_MASK1_5_MASK   0x000000FFUL
#define SYS_DVBH_TSD_SEC_MASK1_5_SHIFT  0
#define SYS_DVBH_TSD_SEC_MASK1_5_SIGNED 0

#define SYS_DVBH_TSD_SEC_MASK4_5_MASK   0x0000FF00UL
#define SYS_DVBH_TSD_SEC_MASK4_5_SHIFT  8
#define SYS_DVBH_TSD_SEC_MASK4_5_SIGNED 0

#define SYS_DVBH_TSD_SEC_MASK5_5_MASK   0x00FF0000UL
#define SYS_DVBH_TSD_SEC_MASK5_5_SHIFT  16
#define SYS_DVBH_TSD_SEC_MASK5_5_SIGNED 0

#define SYS_DVBH_TSD_SEC_MASK6_5_MASK   0xFF000000UL
#define SYS_DVBH_TSD_SEC_MASK6_5_SHIFT  24
#define SYS_DVBH_TSD_SEC_MASK6_5_SIGNED 0

/* Register DVBH_TSD_SEC_FILT_MASK6 (REGTSDMUX) */
#define SYS_DVBH_TSD_SEC_FILT_MASK6     0x0168
#define ABS_SYS_DVBH_TSD_SEC_FILT_MASK6 0x02000968UL

#define SYS_DVBH_TSD_SEC_MASK1_6_MASK   0x000000FFUL
#define SYS_DVBH_TSD_SEC_MASK1_6_SHIFT  0
#define SYS_DVBH_TSD_SEC_MASK1_6_SIGNED 0

#define SYS_DVBH_TSD_SEC_MASK4_6_MASK   0x0000FF00UL
#define SYS_DVBH_TSD_SEC_MASK4_6_SHIFT  8
#define SYS_DVBH_TSD_SEC_MASK4_6_SIGNED 0

#define SYS_DVBH_TSD_SEC_MASK5_6_MASK   0x00FF0000UL
#define SYS_DVBH_TSD_SEC_MASK5_6_SHIFT  16
#define SYS_DVBH_TSD_SEC_MASK5_6_SIGNED 0

#define SYS_DVBH_TSD_SEC_MASK6_6_MASK   0xFF000000UL
#define SYS_DVBH_TSD_SEC_MASK6_6_SHIFT  24
#define SYS_DVBH_TSD_SEC_MASK6_6_SIGNED 0

/* Register DVBH_TSD_SEC_FILT_MASK7 (REGTSDMUX) */
#define SYS_DVBH_TSD_SEC_FILT_MASK7     0x016C
#define ABS_SYS_DVBH_TSD_SEC_FILT_MASK7 0x0200096CUL

#define SYS_DVBH_TSD_SEC_MASK1_7_MASK   0x000000FFUL
#define SYS_DVBH_TSD_SEC_MASK1_7_SHIFT  0
#define SYS_DVBH_TSD_SEC_MASK1_7_SIGNED 0

#define SYS_DVBH_TSD_SEC_MASK4_7_MASK   0x0000FF00UL
#define SYS_DVBH_TSD_SEC_MASK4_7_SHIFT  8
#define SYS_DVBH_TSD_SEC_MASK4_7_SIGNED 0

#define SYS_DVBH_TSD_SEC_MASK5_7_MASK   0x00FF0000UL
#define SYS_DVBH_TSD_SEC_MASK5_7_SHIFT  16
#define SYS_DVBH_TSD_SEC_MASK5_7_SIGNED 0

#define SYS_DVBH_TSD_SEC_MASK6_7_MASK   0xFF000000UL
#define SYS_DVBH_TSD_SEC_MASK6_7_SHIFT  24
#define SYS_DVBH_TSD_SEC_MASK6_7_SIGNED 0

/* Register DVBH_TSD_STR_PID_FILT_SETUP0 (REGTSDMUX) */
#define SYS_DVBH_TSD_STR_PID_FILT_SETUP0     0x0170
#define ABS_SYS_DVBH_TSD_STR_PID_FILT_SETUP0 0x02000970UL

#define SYS_DVBH_TSD_STR_PID0_MASK           0x00001FFFUL
#define SYS_DVBH_TSD_STR_PID0_SHIFT          0
#define SYS_DVBH_TSD_STR_PID0_SIGNED         0

#define SYS_DVBH_TSD_STR_PVAL0_MASK          0x00002000UL
#define SYS_DVBH_TSD_STR_PVAL0_SHIFT         13
#define SYS_DVBH_TSD_STR_PVAL0_SIGNED        0

#define SYS_DVBH_TSD_STRTEI_MASK             0x00004000UL
#define SYS_DVBH_TSD_STRTEI_SHIFT            14
#define SYS_DVBH_TSD_STRTEI_SIGNED           0

#define SYS_DVBH_TSD_STRSCR_MASK             0x00008000UL
#define SYS_DVBH_TSD_STRSCR_SHIFT            15
#define SYS_DVBH_TSD_STRSCR_SIGNED           0

#define SYS_DVBH_TSD_STR_PID1_MASK           0x1FFF0000UL
#define SYS_DVBH_TSD_STR_PID1_SHIFT          16
#define SYS_DVBH_TSD_STR_PID1_SIGNED         0

#define SYS_DVBH_TSD_STR_PVAL1_MASK          0x20000000UL
#define SYS_DVBH_TSD_STR_PVAL1_SHIFT         29
#define SYS_DVBH_TSD_STR_PVAL1_SIGNED        0

#define SYS_DVBH_TSD_STRALL_MASK             0x80000000UL
#define SYS_DVBH_TSD_STRALL_SHIFT            31
#define SYS_DVBH_TSD_STRALL_SIGNED           0

/* Register DVBH_TSD_STR_PID_FILT_SETUP1 (REGTSDMUX) */
#define SYS_DVBH_TSD_STR_PID_FILT_SETUP1     0x0174
#define ABS_SYS_DVBH_TSD_STR_PID_FILT_SETUP1 0x02000974UL

#define SYS_DVBH_TSD_STR_PID2_MASK           0x00001FFFUL
#define SYS_DVBH_TSD_STR_PID2_SHIFT          0
#define SYS_DVBH_TSD_STR_PID2_SIGNED         0

#define SYS_DVBH_TSD_STR_PVAL2_MASK          0x00002000UL
#define SYS_DVBH_TSD_STR_PVAL2_SHIFT         13
#define SYS_DVBH_TSD_STR_PVAL2_SIGNED        0

#define SYS_DVBH_TSD_STR_PID3_MASK           0x1FFF0000UL
#define SYS_DVBH_TSD_STR_PID3_SHIFT          16
#define SYS_DVBH_TSD_STR_PID3_SIGNED         0

#define SYS_DVBH_TSD_STR_PVAL3_MASK          0x20000000UL
#define SYS_DVBH_TSD_STR_PVAL3_SHIFT         29
#define SYS_DVBH_TSD_STR_PVAL3_SIGNED        0

/* Register DVBH_TSD_STR_PID_FILT_SETUP2 (REGTSDMUX) */
#define SYS_DVBH_TSD_STR_PID_FILT_SETUP2     0x0178
#define ABS_SYS_DVBH_TSD_STR_PID_FILT_SETUP2 0x02000978UL

#define SYS_DVBH_TSD_STR_PID4_MASK           0x00001FFFUL
#define SYS_DVBH_TSD_STR_PID4_SHIFT          0
#define SYS_DVBH_TSD_STR_PID4_SIGNED         0

#define SYS_DVBH_TSD_STR_PVAL4_MASK          0x00002000UL
#define SYS_DVBH_TSD_STR_PVAL4_SHIFT         13
#define SYS_DVBH_TSD_STR_PVAL4_SIGNED        0

#define SYS_DVBH_TSD_STR_PID5_MASK           0x1FFF0000UL
#define SYS_DVBH_TSD_STR_PID5_SHIFT          16
#define SYS_DVBH_TSD_STR_PID5_SIGNED         0

#define SYS_DVBH_TSD_STR_PVAL5_MASK          0x20000000UL
#define SYS_DVBH_TSD_STR_PVAL5_SHIFT         29
#define SYS_DVBH_TSD_STR_PVAL5_SIGNED        0

/* Register DVBH_TSD_STR_PID_FILT_SETUP3 (REGTSDMUX) */
#define SYS_DVBH_TSD_STR_PID_FILT_SETUP3     0x017C
#define ABS_SYS_DVBH_TSD_STR_PID_FILT_SETUP3 0x0200097CUL

#define SYS_DVBH_TSD_STR_PID6_MASK           0x00001FFFUL
#define SYS_DVBH_TSD_STR_PID6_SHIFT          0
#define SYS_DVBH_TSD_STR_PID6_SIGNED         0

#define SYS_DVBH_TSD_STR_PVAL6_MASK          0x00002000UL
#define SYS_DVBH_TSD_STR_PVAL6_SHIFT         13
#define SYS_DVBH_TSD_STR_PVAL6_SIGNED        0

#define SYS_DVBH_TSD_STR_PID7_MASK           0x1FFF0000UL
#define SYS_DVBH_TSD_STR_PID7_SHIFT          16
#define SYS_DVBH_TSD_STR_PID7_SIGNED         0

#define SYS_DVBH_TSD_STR_PVAL7_MASK          0x20000000UL
#define SYS_DVBH_TSD_STR_PVAL7_SHIFT         29
#define SYS_DVBH_TSD_STR_PVAL7_SIGNED        0

/* Register DVBH_TSD_STR_PID_FILT_SETUP4 (REGTSDMUX) */
#define SYS_DVBH_TSD_STR_PID_FILT_SETUP4     0x0180
#define ABS_SYS_DVBH_TSD_STR_PID_FILT_SETUP4 0x02000980UL

#define SYS_DVBH_TSD_STR_PID8_MASK           0x00001FFFUL
#define SYS_DVBH_TSD_STR_PID8_SHIFT          0
#define SYS_DVBH_TSD_STR_PID8_SIGNED         0

#define SYS_DVBH_TSD_STR_PVAL8_MASK          0x00002000UL
#define SYS_DVBH_TSD_STR_PVAL8_SHIFT         13
#define SYS_DVBH_TSD_STR_PVAL8_SIGNED        0

#define SYS_DVBH_TSD_STR_PID9_MASK           0x1FFF0000UL
#define SYS_DVBH_TSD_STR_PID9_SHIFT          16
#define SYS_DVBH_TSD_STR_PID9_SIGNED         0

#define SYS_DVBH_TSD_STR_PVAL9_MASK          0x20000000UL
#define SYS_DVBH_TSD_STR_PVAL9_SHIFT         29
#define SYS_DVBH_TSD_STR_PVAL9_SIGNED        0

/* Register DVBH_TSD_STR_PID_FILT_SETUP5 (REGTSDMUX) */
#define SYS_DVBH_TSD_STR_PID_FILT_SETUP5     0x0184
#define ABS_SYS_DVBH_TSD_STR_PID_FILT_SETUP5 0x02000984UL

#define SYS_DVBH_TSD_STR_PID10_MASK          0x00001FFFUL
#define SYS_DVBH_TSD_STR_PID10_SHIFT         0
#define SYS_DVBH_TSD_STR_PID10_SIGNED        0

#define SYS_DVBH_TSD_STR_PVAL10_MASK         0x00002000UL
#define SYS_DVBH_TSD_STR_PVAL10_SHIFT        13
#define SYS_DVBH_TSD_STR_PVAL10_SIGNED       0

#define SYS_DVBH_TSD_STR_PID11_MASK          0x1FFF0000UL
#define SYS_DVBH_TSD_STR_PID11_SHIFT         16
#define SYS_DVBH_TSD_STR_PID11_SIGNED        0

#define SYS_DVBH_TSD_STR_PVAL11_MASK         0x20000000UL
#define SYS_DVBH_TSD_STR_PVAL11_SHIFT        29
#define SYS_DVBH_TSD_STR_PVAL11_SIGNED       0

/* Register DVBH_TSD_STR_PID_FILT_SETUP6 (REGTSDMUX) */
#define SYS_DVBH_TSD_STR_PID_FILT_SETUP6     0x0188
#define ABS_SYS_DVBH_TSD_STR_PID_FILT_SETUP6 0x02000988UL

#define SYS_DVBH_TSD_STR_PID12_MASK          0x00001FFFUL
#define SYS_DVBH_TSD_STR_PID12_SHIFT         0
#define SYS_DVBH_TSD_STR_PID12_SIGNED        0

#define SYS_DVBH_TSD_STR_PVAL12_MASK         0x00002000UL
#define SYS_DVBH_TSD_STR_PVAL12_SHIFT        13
#define SYS_DVBH_TSD_STR_PVAL12_SIGNED       0

#define SYS_DVBH_TSD_STR_PID13_MASK          0x1FFF0000UL
#define SYS_DVBH_TSD_STR_PID13_SHIFT         16
#define SYS_DVBH_TSD_STR_PID13_SIGNED        0

#define SYS_DVBH_TSD_STR_PVAL13_MASK         0x20000000UL
#define SYS_DVBH_TSD_STR_PVAL13_SHIFT        29
#define SYS_DVBH_TSD_STR_PVAL13_SIGNED       0

/* Register DVBH_TSD_STR_PID_FILT_SETUP7 (REGTSDMUX) */
#define SYS_DVBH_TSD_STR_PID_FILT_SETUP7     0x018C
#define ABS_SYS_DVBH_TSD_STR_PID_FILT_SETUP7 0x0200098CUL

#define SYS_DVBH_TSD_STR_PID14_MASK          0x00001FFFUL
#define SYS_DVBH_TSD_STR_PID14_SHIFT         0
#define SYS_DVBH_TSD_STR_PID14_SIGNED        0

#define SYS_DVBH_TSD_STR_PVAL14_MASK         0x00002000UL
#define SYS_DVBH_TSD_STR_PVAL14_SHIFT        13
#define SYS_DVBH_TSD_STR_PVAL14_SIGNED       0

#define SYS_DVBH_TSD_STR_PID15_MASK          0x1FFF0000UL
#define SYS_DVBH_TSD_STR_PID15_SHIFT         16
#define SYS_DVBH_TSD_STR_PID15_SIGNED        0

#define SYS_DVBH_TSD_STR_PVAL15_MASK         0x20000000UL
#define SYS_DVBH_TSD_STR_PVAL15_SHIFT        29
#define SYS_DVBH_TSD_STR_PVAL15_SIGNED       0

/* Register DVBH_TSD_STR_PID_FILT_SETUP8 (REGTSDMUX) */
#define SYS_DVBH_TSD_STR_PID_FILT_SETUP8     0x0190
#define ABS_SYS_DVBH_TSD_STR_PID_FILT_SETUP8 0x02000990UL

#define SYS_DVBH_TSD_STR_PID16_MASK          0x00001FFFUL
#define SYS_DVBH_TSD_STR_PID16_SHIFT         0
#define SYS_DVBH_TSD_STR_PID16_SIGNED        0

#define SYS_DVBH_TSD_STR_PVAL16_MASK         0x00002000UL
#define SYS_DVBH_TSD_STR_PVAL16_SHIFT        13
#define SYS_DVBH_TSD_STR_PVAL16_SIGNED       0

#define SYS_DVBH_TSD_STR_PID17_MASK          0x1FFF0000UL
#define SYS_DVBH_TSD_STR_PID17_SHIFT         16
#define SYS_DVBH_TSD_STR_PID17_SIGNED        0

#define SYS_DVBH_TSD_STR_PVAL17_MASK         0x20000000UL
#define SYS_DVBH_TSD_STR_PVAL17_SHIFT        29
#define SYS_DVBH_TSD_STR_PVAL17_SIGNED       0

/* Register DVBH_TSD_STR_PID_FILT_SETUP9 (REGTSDMUX) */
#define SYS_DVBH_TSD_STR_PID_FILT_SETUP9     0x0194
#define ABS_SYS_DVBH_TSD_STR_PID_FILT_SETUP9 0x02000994UL

#define SYS_DVBH_TSD_STR_PID18_MASK          0x00001FFFUL
#define SYS_DVBH_TSD_STR_PID18_SHIFT         0
#define SYS_DVBH_TSD_STR_PID18_SIGNED        0

#define SYS_DVBH_TSD_STR_PVAL18_MASK         0x00002000UL
#define SYS_DVBH_TSD_STR_PVAL18_SHIFT        13
#define SYS_DVBH_TSD_STR_PVAL18_SIGNED       0

#define SYS_DVBH_TSD_STR_PID19_MASK          0x1FFF0000UL
#define SYS_DVBH_TSD_STR_PID19_SHIFT         16
#define SYS_DVBH_TSD_STR_PID19_SIGNED        0

#define SYS_DVBH_TSD_STR_PVAL19_MASK         0x20000000UL
#define SYS_DVBH_TSD_STR_PVAL19_SHIFT        29
#define SYS_DVBH_TSD_STR_PVAL19_SIGNED       0

/* Register DVBH_TSD_STR_PID_FILT_SETUP10 (REGTSDMUX) */
#define SYS_DVBH_TSD_STR_PID_FILT_SETUP10     0x0198
#define ABS_SYS_DVBH_TSD_STR_PID_FILT_SETUP10 0x02000998UL

#define SYS_DVBH_TSD_STR_PID20_MASK           0x00001FFFUL
#define SYS_DVBH_TSD_STR_PID20_SHIFT          0
#define SYS_DVBH_TSD_STR_PID20_SIGNED         0

#define SYS_DVBH_TSD_STR_PVAL20_MASK          0x00002000UL
#define SYS_DVBH_TSD_STR_PVAL20_SHIFT         13
#define SYS_DVBH_TSD_STR_PVAL20_SIGNED        0

#define SYS_DVBH_TSD_STR_PID21_MASK           0x1FFF0000UL
#define SYS_DVBH_TSD_STR_PID21_SHIFT          16
#define SYS_DVBH_TSD_STR_PID21_SIGNED         0

#define SYS_DVBH_TSD_STR_PVAL21_MASK          0x20000000UL
#define SYS_DVBH_TSD_STR_PVAL21_SHIFT         29
#define SYS_DVBH_TSD_STR_PVAL21_SIGNED        0

/* Register DVBH_TSD_STR_PID_FILT_SETUP11 (REGTSDMUX) */
#define SYS_DVBH_TSD_STR_PID_FILT_SETUP11     0x019C
#define ABS_SYS_DVBH_TSD_STR_PID_FILT_SETUP11 0x0200099CUL

#define SYS_DVBH_TSD_STR_PID22_MASK           0x00001FFFUL
#define SYS_DVBH_TSD_STR_PID22_SHIFT          0
#define SYS_DVBH_TSD_STR_PID22_SIGNED         0

#define SYS_DVBH_TSD_STR_PVAL22_MASK          0x00002000UL
#define SYS_DVBH_TSD_STR_PVAL22_SHIFT         13
#define SYS_DVBH_TSD_STR_PVAL22_SIGNED        0

#define SYS_DVBH_TSD_STR_PID23_MASK           0x1FFF0000UL
#define SYS_DVBH_TSD_STR_PID23_SHIFT          16
#define SYS_DVBH_TSD_STR_PID23_SIGNED         0

#define SYS_DVBH_TSD_STR_PVAL23_MASK          0x20000000UL
#define SYS_DVBH_TSD_STR_PVAL23_SHIFT         29
#define SYS_DVBH_TSD_STR_PVAL23_SIGNED        0

/* Register DVBH_TSD_STR_PID_FILT_SETUP12 (REGTSDMUX) */
#define SYS_DVBH_TSD_STR_PID_FILT_SETUP12     0x01A0
#define ABS_SYS_DVBH_TSD_STR_PID_FILT_SETUP12 0x020009A0UL

#define SYS_DVBH_TSD_STR_PID24_MASK           0x00001FFFUL
#define SYS_DVBH_TSD_STR_PID24_SHIFT          0
#define SYS_DVBH_TSD_STR_PID24_SIGNED         0

#define SYS_DVBH_TSD_STR_PVAL24_MASK          0x00002000UL
#define SYS_DVBH_TSD_STR_PVAL24_SHIFT         13
#define SYS_DVBH_TSD_STR_PVAL24_SIGNED        0

#define SYS_DVBH_TSD_STR_PID25_MASK           0x1FFF0000UL
#define SYS_DVBH_TSD_STR_PID25_SHIFT          16
#define SYS_DVBH_TSD_STR_PID25_SIGNED         0

#define SYS_DVBH_TSD_STR_PVAL25_MASK          0x20000000UL
#define SYS_DVBH_TSD_STR_PVAL25_SHIFT         29
#define SYS_DVBH_TSD_STR_PVAL25_SIGNED        0

/* Register DVBH_TSD_STR_PID_FILT_SETUP13 (REGTSDMUX) */
#define SYS_DVBH_TSD_STR_PID_FILT_SETUP13     0x01A4
#define ABS_SYS_DVBH_TSD_STR_PID_FILT_SETUP13 0x020009A4UL

#define SYS_DVBH_TSD_STR_PID26_MASK           0x00001FFFUL
#define SYS_DVBH_TSD_STR_PID26_SHIFT          0
#define SYS_DVBH_TSD_STR_PID26_SIGNED         0

#define SYS_DVBH_TSD_STR_PVAL26_MASK          0x00002000UL
#define SYS_DVBH_TSD_STR_PVAL26_SHIFT         13
#define SYS_DVBH_TSD_STR_PVAL26_SIGNED        0

#define SYS_DVBH_TSD_STR_PID27_MASK           0x1FFF0000UL
#define SYS_DVBH_TSD_STR_PID27_SHIFT          16
#define SYS_DVBH_TSD_STR_PID27_SIGNED         0

#define SYS_DVBH_TSD_STR_PVAL27_MASK          0x20000000UL
#define SYS_DVBH_TSD_STR_PVAL27_SHIFT         29
#define SYS_DVBH_TSD_STR_PVAL27_SIGNED        0

/* Register DVBH_TSD_STR_PID_FILT_SETUP14 (REGTSDMUX) */
#define SYS_DVBH_TSD_STR_PID_FILT_SETUP14     0x01A8
#define ABS_SYS_DVBH_TSD_STR_PID_FILT_SETUP14 0x020009A8UL

#define SYS_DVBH_TSD_STR_PID28_MASK           0x00001FFFUL
#define SYS_DVBH_TSD_STR_PID28_SHIFT          0
#define SYS_DVBH_TSD_STR_PID28_SIGNED         0

#define SYS_DVBH_TSD_STR_PVAL28_MASK          0x00002000UL
#define SYS_DVBH_TSD_STR_PVAL28_SHIFT         13
#define SYS_DVBH_TSD_STR_PVAL28_SIGNED        0

#define SYS_DVBH_TSD_STR_PID29_MASK           0x1FFF0000UL
#define SYS_DVBH_TSD_STR_PID29_SHIFT          16
#define SYS_DVBH_TSD_STR_PID29_SIGNED         0

#define SYS_DVBH_TSD_STR_PVAL29_MASK          0x20000000UL
#define SYS_DVBH_TSD_STR_PVAL29_SHIFT         29
#define SYS_DVBH_TSD_STR_PVAL29_SIGNED        0

/* Register DVBH_TSD_STR_PID_FILT_SETUP15 (REGTSDMUX) */
#define SYS_DVBH_TSD_STR_PID_FILT_SETUP15     0x01AC
#define ABS_SYS_DVBH_TSD_STR_PID_FILT_SETUP15 0x020009ACUL

#define SYS_DVBH_TSD_STR_PID30_MASK           0x00001FFFUL
#define SYS_DVBH_TSD_STR_PID30_SHIFT          0
#define SYS_DVBH_TSD_STR_PID30_SIGNED         0

#define SYS_DVBH_TSD_STR_PVAL30_MASK          0x00002000UL
#define SYS_DVBH_TSD_STR_PVAL30_SHIFT         13
#define SYS_DVBH_TSD_STR_PVAL30_SIGNED        0

#define SYS_DVBH_TSD_STR_PID31_MASK           0x1FFF0000UL
#define SYS_DVBH_TSD_STR_PID31_SHIFT          16
#define SYS_DVBH_TSD_STR_PID31_SIGNED         0

#define SYS_DVBH_TSD_STR_PVAL31_MASK          0x20000000UL
#define SYS_DVBH_TSD_STR_PVAL31_SHIFT         29
#define SYS_DVBH_TSD_STR_PVAL31_SIGNED        0

/* Register DVBH_TSD_MPEDEBUG0 (REGTSDMUX) */
#define SYS_DVBH_TSD_MPEDEBUG0      0x01B0
#define ABS_SYS_DVBH_TSD_MPEDEBUG0  0x020009B0UL

#define SYS_DVBH_TSD_MPEDBG0_MASK   0xFFFFFFFFUL
#define SYS_DVBH_TSD_MPEDBG0_SHIFT  0
#define SYS_DVBH_TSD_MPEDBG0_SIGNED 0

/* Register DVBH_TSD_MPEDEBUG1 (REGTSDMUX) */
#define SYS_DVBH_TSD_MPEDEBUG1      0x01B4
#define ABS_SYS_DVBH_TSD_MPEDEBUG1  0x020009B4UL

#define SYS_DVBH_TSD_MPEDBG1_MASK   0xFFFFFFFFUL
#define SYS_DVBH_TSD_MPEDBG1_SHIFT  0
#define SYS_DVBH_TSD_MPEDBG1_SIGNED 0

/* Register DVBH_TSD_MPEDEBUG2 (REGTSDMUX) */
#define SYS_DVBH_TSD_MPEDEBUG2      0x01B8
#define ABS_SYS_DVBH_TSD_MPEDEBUG2  0x020009B8UL

#define SYS_DVBH_TSD_MPEDBG2_MASK   0xFFFFFFFFUL
#define SYS_DVBH_TSD_MPEDBG2_SHIFT  0
#define SYS_DVBH_TSD_MPEDBG2_SIGNED 0

/* Register DVBH_TSD_MPEDEBUG3 (REGTSDMUX) */
#define SYS_DVBH_TSD_MPEDEBUG3           0x01BC
#define ABS_SYS_DVBH_TSD_MPEDEBUG3       0x020009BCUL

#define SYS_DVBH_TSD_MPE_STALL_TS_MASK   0x00000001UL
#define SYS_DVBH_TSD_MPE_STALL_TS_SHIFT  0
#define SYS_DVBH_TSD_MPE_STALL_TS_SIGNED 0

/* Register DVBH_TSD_SEC_FILT_VAL (REGTSDMUX) */
#define SYS_DVBH_TSD_SEC_FILT_VAL      0x01C0
#define ABS_SYS_DVBH_TSD_SEC_FILT_VAL  0x020009C0UL

#define SYS_DVBH_TSD_SEC_FVAL_MASK     0x000000FFUL
#define SYS_DVBH_TSD_SEC_FVAL_SHIFT    0
#define SYS_DVBH_TSD_SEC_FVAL_SIGNED   0

#define SYS_DVBH_TSD_SEC_NOCRC_MASK    0x0000FF00UL
#define SYS_DVBH_TSD_SEC_NOCRC_SHIFT   8
#define SYS_DVBH_TSD_SEC_NOCRC_SIGNED  0

#define SYS_DVBH_TSD_SEC_FORMAT_MASK   0x00010000UL
#define SYS_DVBH_TSD_SEC_FORMAT_SHIFT  16
#define SYS_DVBH_TSD_SEC_FORMAT_SIGNED 0

/* Register DVBH_TSD_STR_BUF_SIZE (REGTSDMUX) */
#define SYS_DVBH_TSD_STR_BUF_SIZE        0x01FC
#define ABS_SYS_DVBH_TSD_STR_BUF_SIZE    0x020009FCUL

#define SYS_DVBH_TSD_STR_BUF_SIZE_MASK   0x00000FFFUL
#define SYS_DVBH_TSD_STR_BUF_SIZE_SHIFT  0
#define SYS_DVBH_TSD_STR_BUF_SIZE_SIGNED 0

/* Register DVBH_TSD_STR_BUF_COUNT (REGTSDMUX) */
#define SYS_DVBH_TSD_STR_BUF_COUNT        0x0200
#define ABS_SYS_DVBH_TSD_STR_BUF_COUNT    0x02000A00UL

#define SYS_DVBH_TSD_STR_BUF_COUNT_MASK   0x000FFFFFUL
#define SYS_DVBH_TSD_STR_BUF_COUNT_SHIFT  0
#define SYS_DVBH_TSD_STR_BUF_COUNT_SIGNED 0

#define SYS_DVBH_TSD_STR_BUF_CLEAR_MASK   0x80000000UL
#define SYS_DVBH_TSD_STR_BUF_CLEAR_SHIFT  31
#define SYS_DVBH_TSD_STR_BUF_CLEAR_SIGNED 0

/* Register DVBH_TSD_MPE_RTP_ADDR0 (REGTSDMUX) */
#define SYS_DVBH_TSD_MPE_RTP_ADDR0     0x0204
#define ABS_SYS_DVBH_TSD_MPE_RTP_ADDR0 0x02000A04UL

#define SYS_DVBH_TSD_MPE_RTP_A0_MASK   0x0003FFFFUL
#define SYS_DVBH_TSD_MPE_RTP_A0_SHIFT  0
#define SYS_DVBH_TSD_MPE_RTP_A0_SIGNED 0

/* Register DVBH_TSD_MPE_RTP_ADDR1 (REGTSDMUX) */
#define SYS_DVBH_TSD_MPE_RTP_ADDR1     0x0208
#define ABS_SYS_DVBH_TSD_MPE_RTP_ADDR1 0x02000A08UL

#define SYS_DVBH_TSD_MPE_RTP_A1_MASK   0x0003FFFFUL
#define SYS_DVBH_TSD_MPE_RTP_A1_SHIFT  0
#define SYS_DVBH_TSD_MPE_RTP_A1_SIGNED 0

/* Register DVBH_TSD_MPE_RTP_ADDR2 (REGTSDMUX) */
#define SYS_DVBH_TSD_MPE_RTP_ADDR2     0x020C
#define ABS_SYS_DVBH_TSD_MPE_RTP_ADDR2 0x02000A0CUL

#define SYS_DVBH_TSD_MPE_RTP_A2_MASK   0x0003FFFFUL
#define SYS_DVBH_TSD_MPE_RTP_A2_SHIFT  0
#define SYS_DVBH_TSD_MPE_RTP_A2_SIGNED 0

/* Register DVBH_TSD_MPE_RTP_ADDR3 (REGTSDMUX) */
#define SYS_DVBH_TSD_MPE_RTP_ADDR3     0x0210
#define ABS_SYS_DVBH_TSD_MPE_RTP_ADDR3 0x02000A10UL

#define SYS_DVBH_TSD_MPE_RTP_A3_MASK   0x0003FFFFUL
#define SYS_DVBH_TSD_MPE_RTP_A3_SHIFT  0
#define SYS_DVBH_TSD_MPE_RTP_A3_SIGNED 0

/* Register DVBH_TSD_MPE_SECNUM0 (REGTSDMUX) */
#define SYS_DVBH_TSD_MPE_SECNUM0        0x0214
#define ABS_SYS_DVBH_TSD_MPE_SECNUM0    0x02000A14UL

#define SYS_DVBH_TSD_MPE_SECNUM0_MASK   0x000000FFUL
#define SYS_DVBH_TSD_MPE_SECNUM0_SHIFT  0
#define SYS_DVBH_TSD_MPE_SECNUM0_SIGNED 0

#define SYS_DVBH_TSD_MPE_LSEC0_MASK     0x0000FF00UL
#define SYS_DVBH_TSD_MPE_LSEC0_SHIFT    8
#define SYS_DVBH_TSD_MPE_LSEC0_SIGNED   0

/* Register DVBH_TSD_MPE_SECNUM1 (REGTSDMUX) */
#define SYS_DVBH_TSD_MPE_SECNUM1        0x0218
#define ABS_SYS_DVBH_TSD_MPE_SECNUM1    0x02000A18UL

#define SYS_DVBH_TSD_MPE_SECNUM1_MASK   0x000000FFUL
#define SYS_DVBH_TSD_MPE_SECNUM1_SHIFT  0
#define SYS_DVBH_TSD_MPE_SECNUM1_SIGNED 0

#define SYS_DVBH_TSD_MPE_LSEC1_MASK     0x0000FF00UL
#define SYS_DVBH_TSD_MPE_LSEC1_SHIFT    8
#define SYS_DVBH_TSD_MPE_LSEC1_SIGNED   0

/* Register DVBH_TSD_MPE_SECNUM2 (REGTSDMUX) */
#define SYS_DVBH_TSD_MPE_SECNUM2        0x021C
#define ABS_SYS_DVBH_TSD_MPE_SECNUM2    0x02000A1CUL

#define SYS_DVBH_TSD_MPE_SECNUM2_MASK   0x000000FFUL
#define SYS_DVBH_TSD_MPE_SECNUM2_SHIFT  0
#define SYS_DVBH_TSD_MPE_SECNUM2_SIGNED 0

#define SYS_DVBH_TSD_MPE_LSEC2_MASK     0x0000FF00UL
#define SYS_DVBH_TSD_MPE_LSEC2_SHIFT    8
#define SYS_DVBH_TSD_MPE_LSEC2_SIGNED   0

/* Register DVBH_TSD_MPE_SECNUM3 (REGTSDMUX) */
#define SYS_DVBH_TSD_MPE_SECNUM3        0x0220
#define ABS_SYS_DVBH_TSD_MPE_SECNUM3    0x02000A20UL

#define SYS_DVBH_TSD_MPE_SECNUM3_MASK   0x000000FFUL
#define SYS_DVBH_TSD_MPE_SECNUM3_SHIFT  0
#define SYS_DVBH_TSD_MPE_SECNUM3_SIGNED 0

#define SYS_DVBH_TSD_MPE_LSEC3_MASK     0x0000FF00UL
#define SYS_DVBH_TSD_MPE_LSEC3_SHIFT    8
#define SYS_DVBH_TSD_MPE_LSEC3_SIGNED   0

/* Register DVBH_TSD_APPTABCNT0 (REGTSDMUX) */
#define SYS_DVBH_TSD_APPTABCNT0            0x0224
#define ABS_SYS_DVBH_TSD_APPTABCNT0        0x02000A24UL

#define SYS_DVBH_TSD_MPE_APPTABCNT0_MASK   0x0003FFFFUL
#define SYS_DVBH_TSD_MPE_APPTABCNT0_SHIFT  0
#define SYS_DVBH_TSD_MPE_APPTABCNT0_SIGNED 0

/* Register DVBH_TSD_APPTABCNT1 (REGTSDMUX) */
#define SYS_DVBH_TSD_APPTABCNT1            0x0228
#define ABS_SYS_DVBH_TSD_APPTABCNT1        0x02000A28UL

#define SYS_DVBH_TSD_MPE_APPTABCNT1_MASK   0x0003FFFFUL
#define SYS_DVBH_TSD_MPE_APPTABCNT1_SHIFT  0
#define SYS_DVBH_TSD_MPE_APPTABCNT1_SIGNED 0

/* Register DVBH_TSD_APPTABCNT2 (REGTSDMUX) */
#define SYS_DVBH_TSD_APPTABCNT2            0x022C
#define ABS_SYS_DVBH_TSD_APPTABCNT2        0x02000A2CUL

#define SYS_DVBH_TSD_MPE_APPTABCNT2_MASK   0x0003FFFFUL
#define SYS_DVBH_TSD_MPE_APPTABCNT2_SHIFT  0
#define SYS_DVBH_TSD_MPE_APPTABCNT2_SIGNED 0

/* Register DVBH_TSD_APPTABCNT3 (REGTSDMUX) */
#define SYS_DVBH_TSD_APPTABCNT3            0x0230
#define ABS_SYS_DVBH_TSD_APPTABCNT3        0x02000A30UL

#define SYS_DVBH_TSD_MPE_APPTABCNT3_MASK   0x0003FFFFUL
#define SYS_DVBH_TSD_MPE_APPTABCNT3_SHIFT  0
#define SYS_DVBH_TSD_MPE_APPTABCNT3_SIGNED 0

/* Register DVBH_TSD_EXT_SECINTEN (REGTSDMUX) */
#define SYS_DVBH_TSD_EXT_SECINTEN       0x0234
#define ABS_SYS_DVBH_TSD_EXT_SECINTEN   0x02000A34UL

#define SYS_DVBH_TSD_EXTSECINTEN_MASK   0x00000001UL
#define SYS_DVBH_TSD_EXTSECINTEN_SHIFT  0
#define SYS_DVBH_TSD_EXTSECINTEN_SIGNED 0

/* Register DVBH_TSD_CIRC_BUF_SIZE (REGTSDMUX) */
#define SYS_DVBH_TSD_CIRC_BUF_SIZE            0x0240
#define ABS_SYS_DVBH_TSD_CIRC_BUF_SIZE        0x02000A40UL

#define SYS_DVBH_TSD_TSD_CIRC_BUF_SIZE_MASK   0x001FFFFCUL
#define SYS_DVBH_TSD_TSD_CIRC_BUF_SIZE_SHIFT  2
#define SYS_DVBH_TSD_TSD_CIRC_BUF_SIZE_SIGNED 0

/* Register DVBH_TSD_CIRC_BUF_START (REGTSDMUX) */
#define SYS_DVBH_TSD_CIRC_BUF_START            0x0244
#define ABS_SYS_DVBH_TSD_CIRC_BUF_START        0x02000A44UL

#define SYS_DVBH_TSD_TSD_CIRC_BUF_START_MASK   0x003FFFFCUL
#define SYS_DVBH_TSD_TSD_CIRC_BUF_START_SHIFT  2
#define SYS_DVBH_TSD_TSD_CIRC_BUF_START_SIGNED 0

/* Register DVBH_TSD_MPE_BUF_MAX_WR_ADDR (REGTSDMUX) */
#define SYS_DVBH_TSD_MPE_BUF_MAX_WR_ADDR        0x024C
#define ABS_SYS_DVBH_TSD_MPE_BUF_MAX_WR_ADDR    0x02000A4CUL

#define SYS_DVBH_TSD_MPE_BUF_MAX_WR_ADDR_MASK   0x003FFFFCUL
#define SYS_DVBH_TSD_MPE_BUF_MAX_WR_ADDR_SHIFT  2
#define SYS_DVBH_TSD_MPE_BUF_MAX_WR_ADDR_SIGNED 0

/* Register DVBH_TSD_MPE_FEC_BASE_COL0 (REGTSDMUX) */
#define SYS_DVBH_TSD_MPE_FEC_BASE_COL0        0x0250
#define ABS_SYS_DVBH_TSD_MPE_FEC_BASE_COL0    0x02000A50UL

#define SYS_DVBH_TSD_MPE_FEC_BASE_COL0_MASK   0x000000FFUL
#define SYS_DVBH_TSD_MPE_FEC_BASE_COL0_SHIFT  0
#define SYS_DVBH_TSD_MPE_FEC_BASE_COL0_SIGNED 0

/* Register DVBH_TSD_MPE_FEC_BASE_COL1 (REGTSDMUX) */
#define SYS_DVBH_TSD_MPE_FEC_BASE_COL1        0x0254
#define ABS_SYS_DVBH_TSD_MPE_FEC_BASE_COL1    0x02000A54UL

#define SYS_DVBH_TSD_MPE_FEC_BASE_COL1_MASK   0x000000FFUL
#define SYS_DVBH_TSD_MPE_FEC_BASE_COL1_SHIFT  0
#define SYS_DVBH_TSD_MPE_FEC_BASE_COL1_SIGNED 0

/* Register DVBH_TSD_MPE_FEC_BASE_COL2 (REGTSDMUX) */
#define SYS_DVBH_TSD_MPE_FEC_BASE_COL2        0x0258
#define ABS_SYS_DVBH_TSD_MPE_FEC_BASE_COL2    0x02000A58UL

#define SYS_DVBH_TSD_MPE_FEC_BASE_COL2_MASK   0x000000FFUL
#define SYS_DVBH_TSD_MPE_FEC_BASE_COL2_SHIFT  0
#define SYS_DVBH_TSD_MPE_FEC_BASE_COL2_SIGNED 0

/* Register DVBH_TSD_MPE_FEC_BASE_COL3 (REGTSDMUX) */
#define SYS_DVBH_TSD_MPE_FEC_BASE_COL3        0x025C
#define ABS_SYS_DVBH_TSD_MPE_FEC_BASE_COL3    0x02000A5CUL

#define SYS_DVBH_TSD_MPE_FEC_BASE_COL3_MASK   0x000000FFUL
#define SYS_DVBH_TSD_MPE_FEC_BASE_COL3_SHIFT  0
#define SYS_DVBH_TSD_MPE_FEC_BASE_COL3_SIGNED 0

/* Register DVBH_TSD_MPE_FRAME_LAST_A0 (REGTSDMUX) */
#define SYS_DVBH_TSD_MPE_FRAME_LAST_A0        0x0260
#define ABS_SYS_DVBH_TSD_MPE_FRAME_LAST_A0    0x02000A60UL

#define SYS_DVBH_TSD_MPE_FRAME_LAST_A0_MASK   0x003FFFFFUL
#define SYS_DVBH_TSD_MPE_FRAME_LAST_A0_SHIFT  0
#define SYS_DVBH_TSD_MPE_FRAME_LAST_A0_SIGNED 0

/* Register DVBH_TSD_MPE_FRAME_LAST_A1 (REGTSDMUX) */
#define SYS_DVBH_TSD_MPE_FRAME_LAST_A1        0x0264
#define ABS_SYS_DVBH_TSD_MPE_FRAME_LAST_A1    0x02000A64UL

#define SYS_DVBH_TSD_MPE_FRAME_LAST_A1_MASK   0x003FFFFFUL
#define SYS_DVBH_TSD_MPE_FRAME_LAST_A1_SHIFT  0
#define SYS_DVBH_TSD_MPE_FRAME_LAST_A1_SIGNED 0

/* Register DVBH_TSD_MPE_FRAME_LAST_A2 (REGTSDMUX) */
#define SYS_DVBH_TSD_MPE_FRAME_LAST_A2        0x0268
#define ABS_SYS_DVBH_TSD_MPE_FRAME_LAST_A2    0x02000A68UL

#define SYS_DVBH_TSD_MPE_FRAME_LAST_A2_MASK   0x003FFFFFUL
#define SYS_DVBH_TSD_MPE_FRAME_LAST_A2_SHIFT  0
#define SYS_DVBH_TSD_MPE_FRAME_LAST_A2_SIGNED 0

/* Register DVBH_TSD_MPE_FRAME_LAST_A3 (REGTSDMUX) */
#define SYS_DVBH_TSD_MPE_FRAME_LAST_A3        0x026C
#define ABS_SYS_DVBH_TSD_MPE_FRAME_LAST_A3    0x02000A6CUL

#define SYS_DVBH_TSD_MPE_FRAME_LAST_A3_MASK   0x003FFFFFUL
#define SYS_DVBH_TSD_MPE_FRAME_LAST_A3_SHIFT  0
#define SYS_DVBH_TSD_MPE_FRAME_LAST_A3_SIGNED 0

/* Register DVBH_TSD_FILT_STATUS (REGTSDMUX) */
#define SYS_DVBH_TSD_FILT_STATUS              0x0270
#define ABS_SYS_DVBH_TSD_FILT_STATUS          0x02000A70UL

#define SYS_DVBH_TSD_MPE_SEC_CRC_MASK         0x00000F00UL
#define SYS_DVBH_TSD_MPE_SEC_CRC_SHIFT        8
#define SYS_DVBH_TSD_MPE_SEC_CRC_SIGNED       0

#define SYS_DVBH_TSD_MPE_SEC_HDR_MASK         0x0000F000UL
#define SYS_DVBH_TSD_MPE_SEC_HDR_SHIFT        12
#define SYS_DVBH_TSD_MPE_SEC_HDR_SIGNED       0

#define SYS_DVBH_TSD_MPE_START_PID_MASK       0x000F0000UL
#define SYS_DVBH_TSD_MPE_START_PID_SHIFT      16
#define SYS_DVBH_TSD_MPE_START_PID_SIGNED     0

#define SYS_DVBH_TSD_MPE_START_CRC_MASK       0x00F00000UL
#define SYS_DVBH_TSD_MPE_START_CRC_SHIFT      20
#define SYS_DVBH_TSD_MPE_START_CRC_SIGNED     0

#define SYS_DVBH_TSD_MPE_START_CRCRTP_MASK    0x0F000000UL
#define SYS_DVBH_TSD_MPE_START_CRCRTP_SHIFT   24
#define SYS_DVBH_TSD_MPE_START_CRCRTP_SIGNED  0

#define SYS_DVBH_TSD_MPE_CIRC_MAX_VIOL_MASK   0x10000000UL
#define SYS_DVBH_TSD_MPE_CIRC_MAX_VIOL_SHIFT  28
#define SYS_DVBH_TSD_MPE_CIRC_MAX_VIOL_SIGNED 0

/* Register DVBH_TSD_FILT_INTEN (REGTSDMUX) */
#define SYS_DVBH_TSD_FILT_INTEN                 0x0274
#define ABS_SYS_DVBH_TSD_FILT_INTEN             0x02000A74UL

#define SYS_DVBH_TSD_MPE_SEC_CRCIE_MASK         0x00000F00UL
#define SYS_DVBH_TSD_MPE_SEC_CRCIE_SHIFT        8
#define SYS_DVBH_TSD_MPE_SEC_CRCIE_SIGNED       0

#define SYS_DVBH_TSD_MPE_SEC_HDRIE_MASK         0x0000F000UL
#define SYS_DVBH_TSD_MPE_SEC_HDRIE_SHIFT        12
#define SYS_DVBH_TSD_MPE_SEC_HDRIE_SIGNED       0

#define SYS_DVBH_TSD_MPE_START_PIDIE_MASK       0x000F0000UL
#define SYS_DVBH_TSD_MPE_START_PIDIE_SHIFT      16
#define SYS_DVBH_TSD_MPE_START_PIDIE_SIGNED     0

#define SYS_DVBH_TSD_MPE_START_CRCIE_MASK       0x00F00000UL
#define SYS_DVBH_TSD_MPE_START_CRCIE_SHIFT      20
#define SYS_DVBH_TSD_MPE_START_CRCIE_SIGNED     0

#define SYS_DVBH_TSD_MPE_START_CRCRTPIE_MASK    0x0F000000UL
#define SYS_DVBH_TSD_MPE_START_CRCRTPIE_SHIFT   24
#define SYS_DVBH_TSD_MPE_START_CRCRTPIE_SIGNED  0

#define SYS_DVBH_TSD_MPE_CIRC_MAX_VIOLIE_MASK   0x10000000UL
#define SYS_DVBH_TSD_MPE_CIRC_MAX_VIOLIE_SHIFT  28
#define SYS_DVBH_TSD_MPE_CIRC_MAX_VIOLIE_SIGNED 0

/* Register DVBH_TSD_FILT_CLEAR (REGTSDMUX) */
#define SYS_DVBH_TSD_FILT_CLEAR                 0x0278
#define ABS_SYS_DVBH_TSD_FILT_CLEAR             0x02000A78UL

#define SYS_DVBH_TSD_MPE_SEC_CRCCL_MASK         0x00000F00UL
#define SYS_DVBH_TSD_MPE_SEC_CRCCL_SHIFT        8
#define SYS_DVBH_TSD_MPE_SEC_CRCCL_SIGNED       0

#define SYS_DVBH_TSD_MPE_SEC_HDRCL_MASK         0x0000F000UL
#define SYS_DVBH_TSD_MPE_SEC_HDRCL_SHIFT        12
#define SYS_DVBH_TSD_MPE_SEC_HDRCL_SIGNED       0

#define SYS_DVBH_TSD_MPE_START_PIDCL_MASK       0x000F0000UL
#define SYS_DVBH_TSD_MPE_START_PIDCL_SHIFT      16
#define SYS_DVBH_TSD_MPE_START_PIDCL_SIGNED     0

#define SYS_DVBH_TSD_MPE_START_CRCCL_MASK       0x00F00000UL
#define SYS_DVBH_TSD_MPE_START_CRCCL_SHIFT      20
#define SYS_DVBH_TSD_MPE_START_CRCCL_SIGNED     0

#define SYS_DVBH_TSD_MPE_START_CRCRTPCL_MASK    0x0F000000UL
#define SYS_DVBH_TSD_MPE_START_CRCRTPCL_SHIFT   24
#define SYS_DVBH_TSD_MPE_START_CRCRTPCL_SIGNED  0

#define SYS_DVBH_TSD_MPE_CIRC_MAX_VIOLCL_MASK   0x10000000UL
#define SYS_DVBH_TSD_MPE_CIRC_MAX_VIOLCL_SHIFT  28
#define SYS_DVBH_TSD_MPE_CIRC_MAX_VIOLCL_SIGNED 0

/* Register DVBH_TSD_MPE_MIN_SPACE (REGTSDMUX) */
#define SYS_DVBH_TSD_MPE_MIN_SPACE            0x027C
#define ABS_SYS_DVBH_TSD_MPE_MIN_SPACE        0x02000A7CUL

#define SYS_DVBH_TSD_MPE_BUF_MIN_SPACE_MASK   0x003FFFFCUL
#define SYS_DVBH_TSD_MPE_BUF_MIN_SPACE_SHIFT  2
#define SYS_DVBH_TSD_MPE_BUF_MIN_SPACE_SIGNED 0

/* Register MCP_SYS_CTRLSTAT (REGMCPREG) */
#define SYS_MCP_CTRLSTAT         0x0004
#define ABS_SYS_MCP_CTRLSTAT     0x02001004UL

#define SYS_MCP_HOST_SIG_MASK    0x04000000UL
#define SYS_MCP_HOST_SIG_SHIFT   26
#define SYS_MCP_HOST_SIG_SIGNED  0

#define SYS_MCP_WAITING_MASK     0x08000000UL
#define SYS_MCP_WAITING_SHIFT    27
#define SYS_MCP_WAITING_SIGNED   0

#define SYS_MCP_LAST_HALT_MASK   0x30000000UL
#define SYS_MCP_LAST_HALT_SHIFT  28
#define SYS_MCP_LAST_HALT_SIGNED 0

#define SYS_MCP_RUN_MASK         0x40000000UL
#define SYS_MCP_RUN_SHIFT        30
#define SYS_MCP_RUN_SIGNED       0

#define SYS_MCP_SRST_MASK        0x80000000UL
#define SYS_MCP_SRST_SHIFT       31
#define SYS_MCP_SRST_SIGNED      0

/* Register MCP_SYS_IRQENAB (REGMCPREG) */
#define SYS_MCP_IRQENAB               0x0010
#define ABS_SYS_MCP_IRQENAB           0x02001010UL

#define SYS_MCP_AFIFOUFLOW_IEN_MASK   0x00800000UL
#define SYS_MCP_AFIFOUFLOW_IEN_SHIFT  23
#define SYS_MCP_AFIFOUFLOW_IEN_SIGNED 0

#define SYS_MCP_AFIFOOFLOW_IEN_MASK   0x01000000UL
#define SYS_MCP_AFIFOOFLOW_IEN_SHIFT  24
#define SYS_MCP_AFIFOOFLOW_IEN_SIGNED 0

#define SYS_MCP_STACKUFLOW_IEN_MASK   0x02000000UL
#define SYS_MCP_STACKUFLOW_IEN_SHIFT  25
#define SYS_MCP_STACKUFLOW_IEN_SIGNED 0

#define SYS_MCP_STACKOFLOW_IEN_MASK   0x04000000UL
#define SYS_MCP_STACKOFLOW_IEN_SHIFT  26
#define SYS_MCP_STACKOFLOW_IEN_SIGNED 0

#define SYS_MCP_EVENT_IEN_MASK        0x10000000UL
#define SYS_MCP_EVENT_IEN_SHIFT       28
#define SYS_MCP_EVENT_IEN_SIGNED      0

#define SYS_MCP_SIGNAL_IEN_MASK       0x20000000UL
#define SYS_MCP_SIGNAL_IEN_SHIFT      29
#define SYS_MCP_SIGNAL_IEN_SIGNED     0

#define SYS_MCP_WAIT_IEN_MASK         0x40000000UL
#define SYS_MCP_WAIT_IEN_SHIFT        30
#define SYS_MCP_WAIT_IEN_SIGNED       0

#define SYS_MCP_HALT_IEN_MASK         0x80000000UL
#define SYS_MCP_HALT_IEN_SHIFT        31
#define SYS_MCP_HALT_IEN_SIGNED       0

/* Register MCP_SYS_IRQSTAT (REGMCPREG) */
#define SYS_MCP_IRQSTAT               0x0014
#define ABS_SYS_MCP_IRQSTAT           0x02001014UL

#define SYS_MCP_IRQ_AFIFOUFLOW_MASK   0x00800000UL
#define SYS_MCP_IRQ_AFIFOUFLOW_SHIFT  23
#define SYS_MCP_IRQ_AFIFOUFLOW_SIGNED 0

#define SYS_MCP_IRQ_AFIFOOFLOW_MASK   0x01000000UL
#define SYS_MCP_IRQ_AFIFOOFLOW_SHIFT  24
#define SYS_MCP_IRQ_AFIFOOFLOW_SIGNED 0

#define SYS_MCP_IRQ_STACKUFLOW_MASK   0x02000000UL
#define SYS_MCP_IRQ_STACKUFLOW_SHIFT  25
#define SYS_MCP_IRQ_STACKUFLOW_SIGNED 0

#define SYS_MCP_IRQ_STACKOFLOW_MASK   0x04000000UL
#define SYS_MCP_IRQ_STACKOFLOW_SHIFT  26
#define SYS_MCP_IRQ_STACKOFLOW_SIGNED 0

#define SYS_MCP_IRQ_EVENT_MASK        0x10000000UL
#define SYS_MCP_IRQ_EVENT_SHIFT       28
#define SYS_MCP_IRQ_EVENT_SIGNED      0

#define SYS_MCP_IRQ_SIGNAL_MASK       0x20000000UL
#define SYS_MCP_IRQ_SIGNAL_SHIFT      29
#define SYS_MCP_IRQ_SIGNAL_SIGNED     0

#define SYS_MCP_IRQ_WAIT_MASK         0x40000000UL
#define SYS_MCP_IRQ_WAIT_SHIFT        30
#define SYS_MCP_IRQ_WAIT_SIGNED       0

#define SYS_MCP_IRQ_HALT_MASK         0x80000000UL
#define SYS_MCP_IRQ_HALT_SHIFT        31
#define SYS_MCP_IRQ_HALT_SIGNED       0

/* Register MCP_SYS_IRQCLEAR (REGMCPREG) */
#define SYS_MCP_IRQCLEAR              0x0018
#define ABS_SYS_MCP_IRQCLEAR          0x02001018UL

#define SYS_MCP_RST_AFIFOUFLOW_MASK   0x00800000UL
#define SYS_MCP_RST_AFIFOUFLOW_SHIFT  23
#define SYS_MCP_RST_AFIFOUFLOW_SIGNED 0

#define SYS_MCP_RST_AFIFOOFLOW_MASK   0x01000000UL
#define SYS_MCP_RST_AFIFOOFLOW_SHIFT  24
#define SYS_MCP_RST_AFIFOOFLOW_SIGNED 0

#define SYS_MCP_RST_STACKUFLOW_MASK   0x02000000UL
#define SYS_MCP_RST_STACKUFLOW_SHIFT  25
#define SYS_MCP_RST_STACKUFLOW_SIGNED 0

#define SYS_MCP_RST_STACKOFLOW_MASK   0x04000000UL
#define SYS_MCP_RST_STACKOFLOW_SHIFT  26
#define SYS_MCP_RST_STACKOFLOW_SIGNED 0

#define SYS_MCP_RST_EVENT_MASK        0x10000000UL
#define SYS_MCP_RST_EVENT_SHIFT       28
#define SYS_MCP_RST_EVENT_SIGNED      0

#define SYS_MCP_RST_SIGNAL_MASK       0x20000000UL
#define SYS_MCP_RST_SIGNAL_SHIFT      29
#define SYS_MCP_RST_SIGNAL_SIGNED     0

#define SYS_MCP_RST_WAIT_MASK         0x40000000UL
#define SYS_MCP_RST_WAIT_SHIFT        30
#define SYS_MCP_RST_WAIT_SIGNED       0

#define SYS_MCP_RST_HALT_MASK         0x80000000UL
#define SYS_MCP_RST_HALT_SHIFT        31
#define SYS_MCP_RST_HALT_SIGNED       0

/* Register MCP_SYS_DBG_ENAB (REGMCPREG) */
#define SYS_MCP_DBG_ENAB     0x0090
#define ABS_SYS_MCP_DBG_ENAB 0x02001090UL

#define SYS_MCP_DBGEN_MASK   0x00000001UL
#define SYS_MCP_DBGEN_SHIFT  0
#define SYS_MCP_DBGEN_SIGNED 0

/* Register MCP_SYS_SING_STEP (REGMCPREG) */
#define SYS_MCP_SING_STEP     0x0094
#define ABS_SYS_MCP_SING_STEP 0x02001094UL

#define SYS_MCP_STEP_MASK     0xFFFFFFFFUL
#define SYS_MCP_STEP_SHIFT    0
#define SYS_MCP_STEP_SIGNED   0

/* Register MCP_SYS_CYCLE_CNT (REGMCPREG) */
#define SYS_MCP_CYCLE_CNT     0x0098
#define ABS_SYS_MCP_CYCLE_CNT 0x02001098UL

#define SYS_MCP_COUNT_MASK    0x000FFFFFUL
#define SYS_MCP_COUNT_SHIFT   0
#define SYS_MCP_COUNT_SIGNED  0

/* Register MCP_SYS_ISSUE_CNT (REGMCPREG) */
#define SYS_MCP_ISSUE_CNT     0x009C
#define ABS_SYS_MCP_ISSUE_CNT 0x0200109CUL

#define SYS_MCP_ISSUE_MASK    0x000FFFFFUL
#define SYS_MCP_ISSUE_SHIFT   0
#define SYS_MCP_ISSUE_SIGNED  0

/* Register MCP_SYS_REG_RDEN (REGMCPREG) */
#define SYS_MCP_REG_RDEN       0x0100
#define ABS_SYS_MCP_REG_RDEN   0x02001100UL

#define SYS_MCP_REGRDEN_MASK   0x00000001UL
#define SYS_MCP_REGRDEN_SHIFT  0
#define SYS_MCP_REGRDEN_SIGNED 0

/* Register MCP_SYS_REG_WREN (REGMCPREG) */
#define SYS_MCP_REG_WREN       0x0104
#define ABS_SYS_MCP_REG_WREN   0x02001104UL

#define SYS_MCP_REGWREN_MASK   0x00000001UL
#define SYS_MCP_REGWREN_SHIFT  0
#define SYS_MCP_REGWREN_SIGNED 0

/* Register MCP_SYS_REG_A_ADDR (REGMCPREG) */
#define SYS_MCP_REG_A_ADDR      0x0108
#define ABS_SYS_MCP_REG_A_ADDR  0x02001108UL

#define SYS_MCP_REGAADDR_MASK   0x0000003FUL
#define SYS_MCP_REGAADDR_SHIFT  0
#define SYS_MCP_REGAADDR_SIGNED 0

/* Register MCP_SYS_REG_D_ADDR (REGMCPREG) */
#define SYS_MCP_REG_D_ADDR      0x010C
#define ABS_SYS_MCP_REG_D_ADDR  0x0200110CUL

#define SYS_MCP_REGDADDR_MASK   0x0000003FUL
#define SYS_MCP_REGDADDR_SHIFT  0
#define SYS_MCP_REGDADDR_SIGNED 0

/* Register MCP_SYS_REG_DP_ADDR (REGMCPREG) */
#define SYS_MCP_REG_DP_ADDR      0x0110
#define ABS_SYS_MCP_REG_DP_ADDR  0x02001110UL

#define SYS_MCP_REGDPADDR_MASK   0x0000007FUL
#define SYS_MCP_REGDPADDR_SHIFT  0
#define SYS_MCP_REGDPADDR_SIGNED 0

/* Register MCP_SYS_REG_A_DATA (REGMCPREG) */
#define SYS_MCP_REG_A_DATA      0x0114
#define ABS_SYS_MCP_REG_A_DATA  0x02001114UL

#define SYS_MCP_REGADATA_MASK   0x00FFFFFFUL
#define SYS_MCP_REGADATA_SHIFT  0
#define SYS_MCP_REGADATA_SIGNED 0

/* Register MCP_SYS_REG_D_DATA (REGMCPREG) */
#define SYS_MCP_REG_D_DATA      0x0118
#define ABS_SYS_MCP_REG_D_DATA  0x02001118UL

#define SYS_MCP_REGDDATA_MASK   0xFFFFFFF0UL
#define SYS_MCP_REGDDATA_SHIFT  4
#define SYS_MCP_REGDDATA_SIGNED 0

/* Register MCP_SYS_REG_DP_DATA (REGMCPREG) */
#define SYS_MCP_REG_DP_DATA      0x011C
#define ABS_SYS_MCP_REG_DP_DATA  0x0200111CUL

#define SYS_MCP_REGDPDATA_MASK   0xFFFFFFF0UL
#define SYS_MCP_REGDPDATA_SHIFT  4
#define SYS_MCP_REGDPDATA_SIGNED 0

/* Register MCP_SYS_REG_STACK_ADDR (REGMCPREG) */
#define SYS_MCP_REG_STACK_ADDR      0x0120
#define ABS_SYS_MCP_REG_STACK_ADDR  0x02001120UL

#define SYS_MCP_REGSTACKADDR_MASK   0x00000007UL
#define SYS_MCP_REGSTACKADDR_SHIFT  0
#define SYS_MCP_REGSTACKADDR_SIGNED 0

/* Register MCP_SYS_REG_STACK_PC_DATA (REGMCPREG) */
#define SYS_MCP_REG_STACK_PC_DATA     0x0124
#define ABS_SYS_MCP_REG_STACK_PC_DATA 0x02001124UL

#define SYS_MCP_REGSTACKPCDATA_MASK   0x00000FFFUL
#define SYS_MCP_REGSTACKPCDATA_SHIFT  0
#define SYS_MCP_REGSTACKPCDATA_SIGNED 0

/* Register MCP_SYS_REG_STACK_ARG_DATA (REGMCPREG) */
#define SYS_MCP_REG_STACK_ARG_DATA     0x0128
#define ABS_SYS_MCP_REG_STACK_ARG_DATA 0x02001128UL

#define SYS_MCP_REGSTACKARGDATA_MASK   0x00FFFFFFUL
#define SYS_MCP_REGSTACKARGDATA_SHIFT  0
#define SYS_MCP_REGSTACKARGDATA_SIGNED 0

/* Register MCP_SYS_REG_STACK_STATUS (REGMCPREG) */
#define SYS_MCP_REG_STACK_STATUS     0x012C
#define ABS_SYS_MCP_REG_STACK_STATUS 0x0200112CUL

#define SYS_MCP_TOP_OF_STACK_MASK    0x00000007UL
#define SYS_MCP_TOP_OF_STACK_SHIFT   0
#define SYS_MCP_TOP_OF_STACK_SIGNED  0

#define SYS_MCP_STACK_USED_MASK      0x000F0000UL
#define SYS_MCP_STACK_USED_SHIFT     16
#define SYS_MCP_STACK_USED_SIGNED    0

/* Register MCP_SYS_REG_STACK_INTSTAT (REGMCPREG) */
#define SYS_MCP_REG_STACK_INTSTAT     0x0130
#define ABS_SYS_MCP_REG_STACK_INTSTAT 0x02001130UL

#define SYS_MCP_REGSTACKINT_EN_MASK   0x00000001UL
#define SYS_MCP_REGSTACKINT_EN_SHIFT  0
#define SYS_MCP_REGSTACKINT_EN_SIGNED 0

#define SYS_MCP_REGSTACKILEVEL_MASK   0x0000000EUL
#define SYS_MCP_REGSTACKILEVEL_SHIFT  1
#define SYS_MCP_REGSTACKILEVEL_SIGNED 0

#define SYS_MCP_REGSTACKISTAT_MASK    0x00000010UL
#define SYS_MCP_REGSTACKISTAT_SHIFT   4
#define SYS_MCP_REGSTACKISTAT_SIGNED  0

#define SYS_MCP_REGSTACKWAIT_MASK     0x00000020UL
#define SYS_MCP_REGSTACKWAIT_SHIFT    5
#define SYS_MCP_REGSTACKWAIT_SIGNED   0

/* Register MCP_SYS_AFIFO_DEBUG (REGMCPREG) */
#define SYS_MCP_AFIFO_DEBUG        0x0138
#define ABS_SYS_MCP_AFIFO_DEBUG    0x02001138UL

#define SYS_MCP_AFIFO_COUNT_MASK   0x00000007UL
#define SYS_MCP_AFIFO_COUNT_SHIFT  0
#define SYS_MCP_AFIFO_COUNT_SIGNED 0

/* Register MCP_SYS_WAIT_CNT (REGMCPREG) */
#define SYS_MCP_WAIT_CNT     0x013C
#define ABS_SYS_MCP_WAIT_CNT 0x0200113CUL

#define SYS_MCP_WAITS_MASK   0x000FFFFFUL
#define SYS_MCP_WAITS_SHIFT  0
#define SYS_MCP_WAITS_SIGNED 0

/* Register MCP_SYS_INT_DEBUG (REGMCPREG) */
#define SYS_MCP_INT_DEBUG          0x0140
#define ABS_SYS_MCP_INT_DEBUG      0x02001140UL

#define SYS_MCP_INT_HOLDOFF_MASK   0x0000000FUL
#define SYS_MCP_INT_HOLDOFF_SHIFT  0
#define SYS_MCP_INT_HOLDOFF_SIGNED 0

/* Register MCP_SYS_BREAK_POINT (REGMCPREG) */
#define SYS_MCP_BREAK_POINT       0x0180
#define ABS_SYS_MCP_BREAK_POINT   0x02001180UL

#define SYS_MCP_BREAKPOINT_MASK   0x00000FFFUL
#define SYS_MCP_BREAKPOINT_SHIFT  0
#define SYS_MCP_BREAKPOINT_SIGNED 0

#define SYS_MCP_BREAKSET_MASK     0x80000000UL
#define SYS_MCP_BREAKSET_SHIFT    31
#define SYS_MCP_BREAKSET_SIGNED   0

/* Register MCP_SYS_BREAK2_POINT (REGMCPREG) */
#define SYS_MCP_BREAK2_POINT       0x0184
#define ABS_SYS_MCP_BREAK2_POINT   0x02001184UL

#define SYS_MCP_BREAK2POINT_MASK   0x00000FFFUL
#define SYS_MCP_BREAK2POINT_SHIFT  0
#define SYS_MCP_BREAK2POINT_SIGNED 0

#define SYS_MCP_BREAK2SET_MASK     0x80000000UL
#define SYS_MCP_BREAK2SET_SHIFT    31
#define SYS_MCP_BREAK2SET_SIGNED   0

/* Register MCP_SYS_BREAK3_POINT (REGMCPREG) */
#define SYS_MCP_BREAK3_POINT       0x0188
#define ABS_SYS_MCP_BREAK3_POINT   0x02001188UL

#define SYS_MCP_BREAK3POINT_MASK   0x00000FFFUL
#define SYS_MCP_BREAK3POINT_SHIFT  0
#define SYS_MCP_BREAK3POINT_SIGNED 0

#define SYS_MCP_BREAK3SET_MASK     0x80000000UL
#define SYS_MCP_BREAK3SET_SHIFT    31
#define SYS_MCP_BREAK3SET_SIGNED   0

/* Register MCP_SYS_BREAK4_POINT (REGMCPREG) */
#define SYS_MCP_BREAK4_POINT       0x018C
#define ABS_SYS_MCP_BREAK4_POINT   0x0200118CUL

#define SYS_MCP_BREAK4POINT_MASK   0x00000FFFUL
#define SYS_MCP_BREAK4POINT_SHIFT  0
#define SYS_MCP_BREAK4POINT_SIGNED 0

#define SYS_MCP_BREAK4SET_MASK     0x80000000UL
#define SYS_MCP_BREAK4SET_SHIFT    31
#define SYS_MCP_BREAK4SET_SIGNED   0

/* Register MCP_SYS_CSTRCTRL (REGMCPREG) */
#define SYS_MCP_CSTRCTRL          0x0200
#define ABS_SYS_MCP_CSTRCTRL      0x02001200UL

#define SYS_MCP_CSTR_ADDR_MASK    0x00000FFFUL
#define SYS_MCP_CSTR_ADDR_SHIFT   0
#define SYS_MCP_CSTR_ADDR_SIGNED  0

#define SYS_MCP_CSTR_READY_MASK   0x80000000UL
#define SYS_MCP_CSTR_READY_SHIFT  31
#define SYS_MCP_CSTR_READY_SIGNED 0

/* Register MCP_SYS_CSTRPRT0 (REGMCPREG) */
#define SYS_MCP_CSTRPRT0         0x0204
#define ABS_SYS_MCP_CSTRPRT0     0x02001204UL

#define SYS_MCP_CSTR_DAT0_MASK   0xFFFFFFFFUL
#define SYS_MCP_CSTR_DAT0_SHIFT  0
#define SYS_MCP_CSTR_DAT0_SIGNED 0

/* Register MCP_SYS_CSTRPRT1 (REGMCPREG) */
#define SYS_MCP_CSTRPRT1         0x0208
#define ABS_SYS_MCP_CSTRPRT1     0x02001208UL

#define SYS_MCP_CSTR_DAT1_MASK   0xFFFFFFFFUL
#define SYS_MCP_CSTR_DAT1_SHIFT  0
#define SYS_MCP_CSTR_DAT1_SIGNED 0

/* Register MCP_SYS_CSTRPRT2 (REGMCPREG) */
#define SYS_MCP_CSTRPRT2         0x020C
#define ABS_SYS_MCP_CSTRPRT2     0x0200120CUL

#define SYS_MCP_CSTR_DAT2_MASK   0xFFFFFFFFUL
#define SYS_MCP_CSTR_DAT2_SHIFT  0
#define SYS_MCP_CSTR_DAT2_SIGNED 0

/* Register MCP_SYS_CSTRDAT32 (REGMCPREG) */
#define SYS_MCP_CSTRDAT32            0x0218
#define ABS_SYS_MCP_CSTRDAT32        0x02001218UL

#define SYS_MCP_CSTR_DMADAT32_MASK   0xFFFFFFFFUL
#define SYS_MCP_CSTR_DMADAT32_SHIFT  0
#define SYS_MCP_CSTR_DMADAT32_SIGNED 0

/* Register MCP_SYS_CSTR_PC (REGMCPREG) */
#define SYS_MCP_CSTR_PC        0x0220
#define ABS_SYS_MCP_CSTR_PC    0x02001220UL

#define SYS_MCP_CSTR_PC_MASK   0x00000FFFUL
#define SYS_MCP_CSTR_PC_SHIFT  0
#define SYS_MCP_CSTR_PC_SIGNED 0

/* Register MCP_SYS_RTT_FLOW_TRACE_CAPTURE_CTRL (REGMCPREG) */
#define SYS_MCP_RTT_FLOW_TRACE_CAPTURE_CTRL                 0x0E30
#define ABS_SYS_MCP_RTT_FLOW_TRACE_CAPTURE_CTRL             0x02001E30UL

#define SYS_MCP_HOST_RTT_FLOW_CAP_CTRL0_MASK                0x00000003UL
#define SYS_MCP_HOST_RTT_FLOW_CAP_CTRL0_SHIFT               0
#define SYS_MCP_HOST_RTT_FLOW_CAP_CTRL0_SIGNED              0

#define SYS_MCP_HOST_RTT_FLOW_CAP_CTRL1_MASK                0x0000000CUL
#define SYS_MCP_HOST_RTT_FLOW_CAP_CTRL1_SHIFT               2
#define SYS_MCP_HOST_RTT_FLOW_CAP_CTRL1_SIGNED              0

#define SYS_MCP_HOST_RTT_FLOW_CAP_CTRL2_MASK                0x00000030UL
#define SYS_MCP_HOST_RTT_FLOW_CAP_CTRL2_SHIFT               4
#define SYS_MCP_HOST_RTT_FLOW_CAP_CTRL2_SIGNED              0

#define SYS_MCP_HOST_RTT_FLOW_CAP_CTRL3_MASK                0x000000C0UL
#define SYS_MCP_HOST_RTT_FLOW_CAP_CTRL3_SHIFT               6
#define SYS_MCP_HOST_RTT_FLOW_CAP_CTRL3_SIGNED              0

#define SYS_MCP_HOST_RTT_FLOW_CAP_CTRL4_MASK                0x00000300UL
#define SYS_MCP_HOST_RTT_FLOW_CAP_CTRL4_SHIFT               8
#define SYS_MCP_HOST_RTT_FLOW_CAP_CTRL4_SIGNED              0

#define SYS_MCP_HOST_RTT_FLOW_CAP_CTRL5_MASK                0x00000C00UL
#define SYS_MCP_HOST_RTT_FLOW_CAP_CTRL5_SHIFT               10
#define SYS_MCP_HOST_RTT_FLOW_CAP_CTRL5_SIGNED              0

#define SYS_MCP_HOST_RTT_FLOW_A_TRACE_CAP_FREE_MASK         0x00001000UL
#define SYS_MCP_HOST_RTT_FLOW_A_TRACE_CAP_FREE_SHIFT        12
#define SYS_MCP_HOST_RTT_FLOW_A_TRACE_CAP_FREE_SIGNED       0

#define SYS_MCP_HOST_RTT_FLOW_B_TRACE_CAP_FREE_MASK         0x00002000UL
#define SYS_MCP_HOST_RTT_FLOW_B_TRACE_CAP_FREE_SHIFT        13
#define SYS_MCP_HOST_RTT_FLOW_B_TRACE_CAP_FREE_SIGNED       0

#define SYS_MCP_HOST_RTT_FLOW_A_TRACE_CAP_CNT1_FULL_MASK    0x00004000UL
#define SYS_MCP_HOST_RTT_FLOW_A_TRACE_CAP_CNT1_FULL_SHIFT   14
#define SYS_MCP_HOST_RTT_FLOW_A_TRACE_CAP_CNT1_FULL_SIGNED  0

#define SYS_MCP_HOST_RTT_FLOW_B_TRACE_CAP_CNT23_FULL_MASK   0x00008000UL
#define SYS_MCP_HOST_RTT_FLOW_B_TRACE_CAP_CNT23_FULL_SHIFT  15
#define SYS_MCP_HOST_RTT_FLOW_B_TRACE_CAP_CNT23_FULL_SIGNED 0

/* Register MCP_SYS_RTT_TRIG_EVENT_WAIT_CYCLES (REGMCPREG) */
#define SYS_MCP_RTT_TRIG_EVENT_WAIT_CYCLES         0x0E34
#define ABS_SYS_MCP_RTT_TRIG_EVENT_WAIT_CYCLES     0x02001E34UL

#define SYS_MCP_HOST_RTT_TRIG_EVNT_WAIT_CYC_MASK   0xFFFFFFFFUL
#define SYS_MCP_HOST_RTT_TRIG_EVNT_WAIT_CYC_SHIFT  0
#define SYS_MCP_HOST_RTT_TRIG_EVNT_WAIT_CYC_SIGNED 0

/* Register MCP_SYS_RTT_PC_SYNC (REGMCPREG) */
#define SYS_MCP_RTT_PC_SYNC             0x0E3C
#define ABS_SYS_MCP_RTT_PC_SYNC         0x02001E3CUL

#define SYS_MCP_PC_SYNC_DATA_SEL_MASK   0x0000001FUL
#define SYS_MCP_PC_SYNC_DATA_SEL_SHIFT  0
#define SYS_MCP_PC_SYNC_DATA_SEL_SIGNED 0

#define SYS_MCP_PC_SYNC_ADDR_SEL_MASK   0x000001E0UL
#define SYS_MCP_PC_SYNC_ADDR_SEL_SHIFT  5
#define SYS_MCP_PC_SYNC_ADDR_SEL_SIGNED 0

/* Register MCP_SYS_RTT_SYS_COMP0 (REGMCPREG) */
#define SYS_MCP_RTT_SYS_COMP0            0x0E40
#define ABS_SYS_MCP_RTT_SYS_COMP0        0x02001E40UL

#define SYS_MCP_SYSBUS_COMP_MASK0_MASK   0xFFFFFFFFUL
#define SYS_MCP_SYSBUS_COMP_MASK0_SHIFT  0
#define SYS_MCP_SYSBUS_COMP_MASK0_SIGNED 0

/* Register MCP_SYS_RTT_SYS_COMP1 (REGMCPREG) */
#define SYS_MCP_RTT_SYS_COMP1            0x0E44
#define ABS_SYS_MCP_RTT_SYS_COMP1        0x02001E44UL

#define SYS_MCP_SYSBUS_COMP_DATA0_MASK   0xFFFFFFFFUL
#define SYS_MCP_SYSBUS_COMP_DATA0_SHIFT  0
#define SYS_MCP_SYSBUS_COMP_DATA0_SIGNED 0

/* Register MCP_SYS_RTT_SYS_COMP2 (REGMCPREG) */
#define SYS_MCP_RTT_SYS_COMP2            0x0E48
#define ABS_SYS_MCP_RTT_SYS_COMP2        0x02001E48UL

#define SYS_MCP_SYSBUS_COMP_ADDR0_MASK   0x000003FFUL
#define SYS_MCP_SYSBUS_COMP_ADDR0_SHIFT  0
#define SYS_MCP_SYSBUS_COMP_ADDR0_SIGNED 0

#define SYS_MCP_SYSBUS_COMP_RNW0_MASK    0x80000000UL
#define SYS_MCP_SYSBUS_COMP_RNW0_SHIFT   31
#define SYS_MCP_SYSBUS_COMP_RNW0_SIGNED  0

/* Register MCP_SYS_RTT_SYS_COMP3 (REGMCPREG) */
#define SYS_MCP_RTT_SYS_COMP3            0x0E4C
#define ABS_SYS_MCP_RTT_SYS_COMP3        0x02001E4CUL

#define SYS_MCP_SYSBUS_COMP_MASK1_MASK   0xFFFFFFFFUL
#define SYS_MCP_SYSBUS_COMP_MASK1_SHIFT  0
#define SYS_MCP_SYSBUS_COMP_MASK1_SIGNED 0

/* Register MCP_SYS_RTT_SYS_COMP4 (REGMCPREG) */
#define SYS_MCP_RTT_SYS_COMP4            0x0E50
#define ABS_SYS_MCP_RTT_SYS_COMP4        0x02001E50UL

#define SYS_MCP_SYSBUS_COMP_DATA1_MASK   0xFFFFFFFFUL
#define SYS_MCP_SYSBUS_COMP_DATA1_SHIFT  0
#define SYS_MCP_SYSBUS_COMP_DATA1_SIGNED 0

/* Register MCP_SYS_RTT_SYS_COMP5 (REGMCPREG) */
#define SYS_MCP_RTT_SYS_COMP5            0x0E54
#define ABS_SYS_MCP_RTT_SYS_COMP5        0x02001E54UL

#define SYS_MCP_SYSBUS_COMP_ADDR1_MASK   0x000003FFUL
#define SYS_MCP_SYSBUS_COMP_ADDR1_SHIFT  0
#define SYS_MCP_SYSBUS_COMP_ADDR1_SIGNED 0

#define SYS_MCP_SYSBUS_COMP_RNW1_MASK    0x80000000UL
#define SYS_MCP_SYSBUS_COMP_RNW1_SHIFT   31
#define SYS_MCP_SYSBUS_COMP_RNW1_SIGNED  0

/* Register MCP_SYS_RTT_SYS_TRACE_CTRL (REGMCPREG) */
#define SYS_MCP_RTT_SYS_TRACE_CTRL                       0x0E58
#define ABS_SYS_MCP_RTT_SYS_TRACE_CTRL                   0x02001E58UL

#define SYS_MCP_HOST_SYS_RTT_TRACE_BUF_CTRL_MASK         0x00000003UL
#define SYS_MCP_HOST_SYS_RTT_TRACE_BUF_CTRL_SHIFT        0
#define SYS_MCP_HOST_SYS_RTT_TRACE_BUF_CTRL_SIGNED       0

#define SYS_MCP_HOST_SYS_RTT_GLOBAL_EN_MASK              0x00000004UL
#define SYS_MCP_HOST_SYS_RTT_GLOBAL_EN_SHIFT             2
#define SYS_MCP_HOST_SYS_RTT_GLOBAL_EN_SIGNED            0

#define SYS_MCP_HOST_SYS_RTT_TRACE_RAM_INTERLEAVE_MASK   0x00000008UL
#define SYS_MCP_HOST_SYS_RTT_TRACE_RAM_INTERLEAVE_SHIFT  3
#define SYS_MCP_HOST_SYS_RTT_TRACE_RAM_INTERLEAVE_SIGNED 0

/* Register MCP_SYS_RTT_SYS_TRACE_BUF_STATE1 (REGMCPREG) */
#define SYS_MCP_RTT_SYS_TRACE_BUF_STATE1                 0x0E5C
#define ABS_SYS_MCP_RTT_SYS_TRACE_BUF_STATE1             0x02001E5CUL

#define SYS_MCP_HOST_ACC_RTT_TRACE_BUF_COUNT_MASK        0x000000FFUL
#define SYS_MCP_HOST_ACC_RTT_TRACE_BUF_COUNT_SHIFT       0
#define SYS_MCP_HOST_ACC_RTT_TRACE_BUF_COUNT_SIGNED      0

#define SYS_MCP_HOST_ACC_RTT_TRACE_BUF_FIFO_COUNT_MASK   0x001F0000UL
#define SYS_MCP_HOST_ACC_RTT_TRACE_BUF_FIFO_COUNT_SHIFT  16
#define SYS_MCP_HOST_ACC_RTT_TRACE_BUF_FIFO_COUNT_SIGNED 0

/* Register MCP_SYS_RTT_SYS_TRACE_BUF_STATE2 (REGMCPREG) */
#define SYS_MCP_RTT_SYS_TRACE_BUF_STATE2        0x0E60
#define ABS_SYS_MCP_RTT_SYS_TRACE_BUF_STATE2    0x02001E60UL

#define SYS_MCP_SYSBUS_TRACE_BUF_RD_PNTR_MASK   0x000000FFUL
#define SYS_MCP_SYSBUS_TRACE_BUF_RD_PNTR_SHIFT  0
#define SYS_MCP_SYSBUS_TRACE_BUF_RD_PNTR_SIGNED 0

#define SYS_MCP_SYSBUS_TRACE_BUF_WR_PNTR_MASK   0x00FF0000UL
#define SYS_MCP_SYSBUS_TRACE_BUF_WR_PNTR_SHIFT  16
#define SYS_MCP_SYSBUS_TRACE_BUF_WR_PNTR_SIGNED 0

/* Register MCP_SYS_RTT_SYS_TRACE_BUF_DATA (REGMCPREG) */
#define SYS_MCP_RTT_SYS_TRACE_BUF_DATA       0x0E64
#define ABS_SYS_MCP_RTT_SYS_TRACE_BUF_DATA   0x02001E64UL

#define SYS_MCP_SYSBUS_TRACE_BUF_DATA_MASK   0xFFFFFFFFUL
#define SYS_MCP_SYSBUS_TRACE_BUF_DATA_SHIFT  0
#define SYS_MCP_SYSBUS_TRACE_BUF_DATA_SIGNED 0

/* Register MCP_SYS_RTT_COUNT0_CTRL (REGMCPREG) */
#define SYS_MCP_RTT_COUNT0_CTRL                   0x0E68
#define ABS_SYS_MCP_RTT_COUNT0_CTRL               0x02001E68UL

#define SYS_MCP_HOST_RTT_COUNT0_EVNT0_CTRL_MASK   0x0000000FUL
#define SYS_MCP_HOST_RTT_COUNT0_EVNT0_CTRL_SHIFT  0
#define SYS_MCP_HOST_RTT_COUNT0_EVNT0_CTRL_SIGNED 0

#define SYS_MCP_HOST_RTT_COUNT0_EVNT1_CTRL_MASK   0x00000030UL
#define SYS_MCP_HOST_RTT_COUNT0_EVNT1_CTRL_SHIFT  4
#define SYS_MCP_HOST_RTT_COUNT0_EVNT1_CTRL_SIGNED 0

/* Register MCP_SYS_RTT_COUNT1_CTRL (REGMCPREG) */
#define SYS_MCP_RTT_COUNT1_CTRL                   0x0E6C
#define ABS_SYS_MCP_RTT_COUNT1_CTRL               0x02001E6CUL

#define SYS_MCP_HOST_RTT_COUNT1_EVNT0_CTRL_MASK   0x0000000FUL
#define SYS_MCP_HOST_RTT_COUNT1_EVNT0_CTRL_SHIFT  0
#define SYS_MCP_HOST_RTT_COUNT1_EVNT0_CTRL_SIGNED 0

#define SYS_MCP_HOST_RTT_COUNT1_EVNT1_CTRL_MASK   0x00000030UL
#define SYS_MCP_HOST_RTT_COUNT1_EVNT1_CTRL_SHIFT  4
#define SYS_MCP_HOST_RTT_COUNT1_EVNT1_CTRL_SIGNED 0

/* Register MCP_SYS_RTT_COUNT2_CTRL (REGMCPREG) */
#define SYS_MCP_RTT_COUNT2_CTRL                   0x0E70
#define ABS_SYS_MCP_RTT_COUNT2_CTRL               0x02001E70UL

#define SYS_MCP_HOST_RTT_COUNT2_EVNT0_CTRL_MASK   0x0000000FUL
#define SYS_MCP_HOST_RTT_COUNT2_EVNT0_CTRL_SHIFT  0
#define SYS_MCP_HOST_RTT_COUNT2_EVNT0_CTRL_SIGNED 0

#define SYS_MCP_HOST_RTT_COUNT2_EVNT1_CTRL_MASK   0x00000030UL
#define SYS_MCP_HOST_RTT_COUNT2_EVNT1_CTRL_SHIFT  4
#define SYS_MCP_HOST_RTT_COUNT2_EVNT1_CTRL_SIGNED 0

/* Register MCP_SYS_RTT_FSM_STRT_EVNT (REGMCPREG) */
#define SYS_MCP_RTT_FSM_STRT_EVNT             0x0E74
#define ABS_SYS_MCP_RTT_FSM_STRT_EVNT         0x02001E74UL

#define SYS_MCP_HOST_RTT_FSM_STRT_EVNT_MASK   0x0000000FUL
#define SYS_MCP_HOST_RTT_FSM_STRT_EVNT_SHIFT  0
#define SYS_MCP_HOST_RTT_FSM_STRT_EVNT_SIGNED 0

/* Register MCP_SYS_RTT_FSM_SYNC_EVNT (REGMCPREG) */
#define SYS_MCP_RTT_FSM_SYNC_EVNT             0x0E78
#define ABS_SYS_MCP_RTT_FSM_SYNC_EVNT         0x02001E78UL

#define SYS_MCP_HOST_RTT_FSM_SYNC_EVNT_MASK   0x0000000FUL
#define SYS_MCP_HOST_RTT_FSM_SYNC_EVNT_SHIFT  0
#define SYS_MCP_HOST_RTT_FSM_SYNC_EVNT_SIGNED 0

/* Register MCP_SYS_RTT_FSM_TRIG_EVNT (REGMCPREG) */
#define SYS_MCP_RTT_FSM_TRIG_EVNT                     0x0E7C
#define ABS_SYS_MCP_RTT_FSM_TRIG_EVNT                 0x02001E7CUL

#define SYS_MCP_HOST_RTT_FSM_TRIG_EVNT_MASK           0x0000001FUL
#define SYS_MCP_HOST_RTT_FSM_TRIG_EVNT_SHIFT          0
#define SYS_MCP_HOST_RTT_FSM_TRIG_EVNT_SIGNED         0

#define SYS_MCP_HOST_RTT_TRIG_SYNC_EVNT_PASSED_MASK   0x01FFFFE0UL
#define SYS_MCP_HOST_RTT_TRIG_SYNC_EVNT_PASSED_SHIFT  5
#define SYS_MCP_HOST_RTT_TRIG_SYNC_EVNT_PASSED_SIGNED 0

/* Register MCP_SYS_RTT_FSM_CAP_ENABLE (REGMCPREG) */
#define SYS_MCP_RTT_FSM_CAP_ENABLE          0x0E80
#define ABS_SYS_MCP_RTT_FSM_CAP_ENABLE      0x02001E80UL

#define SYS_MCP_HOST_RTT_FSM_CAP_EN0_MASK   0x00000001UL
#define SYS_MCP_HOST_RTT_FSM_CAP_EN0_SHIFT  0
#define SYS_MCP_HOST_RTT_FSM_CAP_EN0_SIGNED 0

#define SYS_MCP_HOST_RTT_FSM_CAP_EN1_MASK   0x00000006UL
#define SYS_MCP_HOST_RTT_FSM_CAP_EN1_SHIFT  1
#define SYS_MCP_HOST_RTT_FSM_CAP_EN1_SIGNED 0

/* Register MCP_SYS_RTT_FSM_CNT_ENABLE (REGMCPREG) */
#define SYS_MCP_RTT_FSM_CNT_ENABLE             0x0E88
#define ABS_SYS_MCP_RTT_FSM_CNT_ENABLE         0x02001E88UL

#define SYS_MCP_HOST_RTT_FSM_CNT_ENABLE_MASK   0x0000000FUL
#define SYS_MCP_HOST_RTT_FSM_CNT_ENABLE_SHIFT  0
#define SYS_MCP_HOST_RTT_FSM_CNT_ENABLE_SIGNED 0

/* Register MCP_SYS_RTT_FSM_CNT_DISABLE (REGMCPREG) */
#define SYS_MCP_RTT_FSM_CNT_DISABLE             0x0E8C
#define ABS_SYS_MCP_RTT_FSM_CNT_DISABLE         0x02001E8CUL

#define SYS_MCP_HOST_RTT_FSM_CNT_DISABLE_MASK   0x0000000FUL
#define SYS_MCP_HOST_RTT_FSM_CNT_DISABLE_SHIFT  0
#define SYS_MCP_HOST_RTT_FSM_CNT_DISABLE_SIGNED 0

/* Register MCP_SYS_RTT_FSM_CAP_COUNT (REGMCPREG) */
#define SYS_MCP_RTT_FSM_CAP_COUNT             0x0E90
#define ABS_SYS_MCP_RTT_FSM_CAP_COUNT         0x02001E90UL

#define SYS_MCP_HOST_RTT_FSM_CAP_COUNT_MASK   0x000FFFFFUL
#define SYS_MCP_HOST_RTT_FSM_CAP_COUNT_SHIFT  0
#define SYS_MCP_HOST_RTT_FSM_CAP_COUNT_SIGNED 0

/* Register MCP_SYS_RTT_FSM_CTRL (REGMCPREG) */
#define SYS_MCP_RTT_FSM_CTRL                          0x0E94
#define ABS_SYS_MCP_RTT_FSM_CTRL                      0x02001E94UL

#define SYS_MCP_HOST_SYS_RTT_FSM_ACTIVATE_MASK        0x00000001UL
#define SYS_MCP_HOST_SYS_RTT_FSM_ACTIVATE_SHIFT       0
#define SYS_MCP_HOST_SYS_RTT_FSM_ACTIVATE_SIGNED      0

#define SYS_MCP_HOST_SYS_RTT_FSM_STOP_MASK            0x00000002UL
#define SYS_MCP_HOST_SYS_RTT_FSM_STOP_SHIFT           1
#define SYS_MCP_HOST_SYS_RTT_FSM_STOP_SIGNED          0

#define SYS_MCP_HOST_SYS_RTT_FSM_FIN_ON_TRIG_MASK     0x00000004UL
#define SYS_MCP_HOST_SYS_RTT_FSM_FIN_ON_TRIG_SHIFT    2
#define SYS_MCP_HOST_SYS_RTT_FSM_FIN_ON_TRIG_SIGNED   0

#define SYS_MCP_HOST_SYS_RTT_FSM_FIN_ON_SYNC_MASK     0x00000008UL
#define SYS_MCP_HOST_SYS_RTT_FSM_FIN_ON_SYNC_SHIFT    3
#define SYS_MCP_HOST_SYS_RTT_FSM_FIN_ON_SYNC_SIGNED   0

#define SYS_MCP_HOST_SYS_RTT_FSM_WAIT_FOR_SYNC_MASK   0x00000010UL
#define SYS_MCP_HOST_SYS_RTT_FSM_WAIT_FOR_SYNC_SHIFT  4
#define SYS_MCP_HOST_SYS_RTT_FSM_WAIT_FOR_SYNC_SIGNED 0

#define SYS_MCP_HOST_SYS_RTT_FSM_SW_RESET_MASK        0x00000020UL
#define SYS_MCP_HOST_SYS_RTT_FSM_SW_RESET_SHIFT       5
#define SYS_MCP_HOST_SYS_RTT_FSM_SW_RESET_SIGNED      0

/* Register MCP_SYS_RTT_PC_COMP_MATCH0 (REGMCPREG) */
#define SYS_MCP_RTT_PC_COMP_MATCH0                   0x0E98
#define ABS_SYS_MCP_RTT_PC_COMP_MATCH0               0x02001E98UL

#define SYS_MCP_HOST_RTT_VALUE_PC_COMP_MATCH0_MASK   0x00000FFFUL
#define SYS_MCP_HOST_RTT_VALUE_PC_COMP_MATCH0_SHIFT  0
#define SYS_MCP_HOST_RTT_VALUE_PC_COMP_MATCH0_SIGNED 0

/* Register MCP_SYS_RTT_PC_COMP_MATCH1 (REGMCPREG) */
#define SYS_MCP_RTT_PC_COMP_MATCH1                   0x0E9C
#define ABS_SYS_MCP_RTT_PC_COMP_MATCH1               0x02001E9CUL

#define SYS_MCP_HOST_RTT_VALUE_PC_COMP_MATCH1_MASK   0x00000FFFUL
#define SYS_MCP_HOST_RTT_VALUE_PC_COMP_MATCH1_SHIFT  0
#define SYS_MCP_HOST_RTT_VALUE_PC_COMP_MATCH1_SIGNED 0

/* Register MCP_SYS_RTT_LOW_ADDR_COMP_MATCH0 (REGMCPREG) */
#define SYS_MCP_RTT_LOW_ADDR_COMP_MATCH0             0x0EA0
#define ABS_SYS_MCP_RTT_LOW_ADDR_COMP_MATCH0         0x02001EA0UL

#define SYS_MCP_HOST_RTT_LOW_ADDR_COMP_MATCH0_MASK   0x01FFFFFFUL
#define SYS_MCP_HOST_RTT_LOW_ADDR_COMP_MATCH0_SHIFT  0
#define SYS_MCP_HOST_RTT_LOW_ADDR_COMP_MATCH0_SIGNED 0

/* Register MCP_SYS_RTT_HIGH_ADDR_COMP_MATCH0 (REGMCPREG) */
#define SYS_MCP_RTT_HIGH_ADDR_COMP_MATCH0             0x0EA4
#define ABS_SYS_MCP_RTT_HIGH_ADDR_COMP_MATCH0         0x02001EA4UL

#define SYS_MCP_HOST_RTT_HIGH_ADDR_COMP_MATCH0_MASK   0x01FFFFFFUL
#define SYS_MCP_HOST_RTT_HIGH_ADDR_COMP_MATCH0_SHIFT  0
#define SYS_MCP_HOST_RTT_HIGH_ADDR_COMP_MATCH0_SIGNED 0

/* Register MCP_SYS_RTT_ADDR_COMP_CTRL (REGMCPREG) */
#define SYS_MCP_RTT_ADDR_COMP_CTRL               0x0EA8
#define ABS_SYS_MCP_RTT_ADDR_COMP_CTRL           0x02001EA8UL

#define SYS_MCP_HOST_RTT_ADDR_COMP_SEL_MASK      0x0000000FUL
#define SYS_MCP_HOST_RTT_ADDR_COMP_SEL_SHIFT     0
#define SYS_MCP_HOST_RTT_ADDR_COMP_SEL_SIGNED    0

#define SYS_MCP_HOST_RTT_ADDR_COMP_RW0_MASK      0x00000010UL
#define SYS_MCP_HOST_RTT_ADDR_COMP_RW0_SHIFT     4
#define SYS_MCP_HOST_RTT_ADDR_COMP_RW0_SIGNED    0

#define SYS_MCP_HOST_RTT_ADDR_COMP_PERIP0_MASK   0x00000020UL
#define SYS_MCP_HOST_RTT_ADDR_COMP_PERIP0_SHIFT  5
#define SYS_MCP_HOST_RTT_ADDR_COMP_PERIP0_SIGNED 0

#define SYS_MCP_HOST_RTT_ADDR_COMP_RW1_MASK      0x00000040UL
#define SYS_MCP_HOST_RTT_ADDR_COMP_RW1_SHIFT     6
#define SYS_MCP_HOST_RTT_ADDR_COMP_RW1_SIGNED    0

#define SYS_MCP_HOST_RTT_ADDR_COMP_PERIP1_MASK   0x00000080UL
#define SYS_MCP_HOST_RTT_ADDR_COMP_PERIP1_SHIFT  7
#define SYS_MCP_HOST_RTT_ADDR_COMP_PERIP1_SIGNED 0

/* Register MCP_SYS_RTT_LOW_ADDR_COMP_MATCH1 (REGMCPREG) */
#define SYS_MCP_RTT_LOW_ADDR_COMP_MATCH1             0x0EAC
#define ABS_SYS_MCP_RTT_LOW_ADDR_COMP_MATCH1         0x02001EACUL

#define SYS_MCP_HOST_RTT_LOW_ADDR_COMP_MATCH1_MASK   0x01FFFFFFUL
#define SYS_MCP_HOST_RTT_LOW_ADDR_COMP_MATCH1_SHIFT  0
#define SYS_MCP_HOST_RTT_LOW_ADDR_COMP_MATCH1_SIGNED 0

/* Register MCP_SYS_RTT_HIGH_ADDR_COMP_MATCH1 (REGMCPREG) */
#define SYS_MCP_RTT_HIGH_ADDR_COMP_MATCH1             0x0EB0
#define ABS_SYS_MCP_RTT_HIGH_ADDR_COMP_MATCH1         0x02001EB0UL

#define SYS_MCP_HOST_RTT_HIGH_ADDR_COMP_MATCH1_MASK   0x01FFFFFFUL
#define SYS_MCP_HOST_RTT_HIGH_ADDR_COMP_MATCH1_SHIFT  0
#define SYS_MCP_HOST_RTT_HIGH_ADDR_COMP_MATCH1_SIGNED 0

/* Register MCP_SYS_RTT_DATAR_COMP_DATA0 (REGMCPREG) */
#define SYS_MCP_RTT_DATAR_COMP_DATA0             0x0EB4
#define ABS_SYS_MCP_RTT_DATAR_COMP_DATA0         0x02001EB4UL

#define SYS_MCP_HOST_RTT_DATAR_COMP_DATA0_MASK   0x00FFFFFFUL
#define SYS_MCP_HOST_RTT_DATAR_COMP_DATA0_SHIFT  0
#define SYS_MCP_HOST_RTT_DATAR_COMP_DATA0_SIGNED 0

/* Register MCP_SYS_RTT_DATAR_COMP_MASK0 (REGMCPREG) */
#define SYS_MCP_RTT_DATAR_COMP_MASK0             0x0EB8
#define ABS_SYS_MCP_RTT_DATAR_COMP_MASK0         0x02001EB8UL

#define SYS_MCP_HOST_RTT_DATAR_COMP_MASK0_MASK   0x00FFFFFFUL
#define SYS_MCP_HOST_RTT_DATAR_COMP_MASK0_SHIFT  0
#define SYS_MCP_HOST_RTT_DATAR_COMP_MASK0_SIGNED 0

/* Register MCP_SYS_RTT_DATAR_COMP_DATA1 (REGMCPREG) */
#define SYS_MCP_RTT_DATAR_COMP_DATA1             0x0EBC
#define ABS_SYS_MCP_RTT_DATAR_COMP_DATA1         0x02001EBCUL

#define SYS_MCP_HOST_RTT_DATAR_COMP_DATA1_MASK   0x00FFFFFFUL
#define SYS_MCP_HOST_RTT_DATAR_COMP_DATA1_SHIFT  0
#define SYS_MCP_HOST_RTT_DATAR_COMP_DATA1_SIGNED 0

/* Register MCP_SYS_RTT_DATAR_COMP_MASK1 (REGMCPREG) */
#define SYS_MCP_RTT_DATAR_COMP_MASK1             0x0EC0
#define ABS_SYS_MCP_RTT_DATAR_COMP_MASK1         0x02001EC0UL

#define SYS_MCP_HOST_RTT_DATAR_COMP_MASK1_MASK   0x00FFFFFFUL
#define SYS_MCP_HOST_RTT_DATAR_COMP_MASK1_SHIFT  0
#define SYS_MCP_HOST_RTT_DATAR_COMP_MASK1_SIGNED 0

/* Register MCP_SYS_RTT_DATAR_COMP_CTRL (REGMCPREG) */
#define SYS_MCP_RTT_DATAR_COMP_CTRL              0x0EC4
#define ABS_SYS_MCP_RTT_DATAR_COMP_CTRL          0x02001EC4UL

#define SYS_MCP_HOST_RTT_DATAR_COMP_SEL_MASK     0x0000000FUL
#define SYS_MCP_HOST_RTT_DATAR_COMP_SEL_SHIFT    0
#define SYS_MCP_HOST_RTT_DATAR_COMP_SEL_SIGNED   0

#define SYS_MCP_HOST_RTT_DATAR_COMP_QUAL0_MASK   0x00000030UL
#define SYS_MCP_HOST_RTT_DATAR_COMP_QUAL0_SHIFT  4
#define SYS_MCP_HOST_RTT_DATAR_COMP_QUAL0_SIGNED 0

#define SYS_MCP_HOST_RTT_DATAR_COMP_QUAL1_MASK   0x000000C0UL
#define SYS_MCP_HOST_RTT_DATAR_COMP_QUAL1_SHIFT  6
#define SYS_MCP_HOST_RTT_DATAR_COMP_QUAL1_SIGNED 0

/* Register MCP_SYS_RTT_DATAW_COMP_DATA0 (REGMCPREG) */
#define SYS_MCP_RTT_DATAW_COMP_DATA0             0x0EC8
#define ABS_SYS_MCP_RTT_DATAW_COMP_DATA0         0x02001EC8UL

#define SYS_MCP_HOST_RTT_DATAW_COMP_DATA0_MASK   0x00FFFFFFUL
#define SYS_MCP_HOST_RTT_DATAW_COMP_DATA0_SHIFT  0
#define SYS_MCP_HOST_RTT_DATAW_COMP_DATA0_SIGNED 0

/* Register MCP_SYS_RTT_DATAW_COMP_MASK0 (REGMCPREG) */
#define SYS_MCP_RTT_DATAW_COMP_MASK0             0x0ECC
#define ABS_SYS_MCP_RTT_DATAW_COMP_MASK0         0x02001ECCUL

#define SYS_MCP_HOST_RTT_DATAW_COMP_MASK0_MASK   0x00FFFFFFUL
#define SYS_MCP_HOST_RTT_DATAW_COMP_MASK0_SHIFT  0
#define SYS_MCP_HOST_RTT_DATAW_COMP_MASK0_SIGNED 0

/* Register MCP_SYS_RTT_DATAW_COMP_DATA1 (REGMCPREG) */
#define SYS_MCP_RTT_DATAW_COMP_DATA1             0x0ED0
#define ABS_SYS_MCP_RTT_DATAW_COMP_DATA1         0x02001ED0UL

#define SYS_MCP_HOST_RTT_DATAW_COMP_DATA1_MASK   0x00FFFFFFUL
#define SYS_MCP_HOST_RTT_DATAW_COMP_DATA1_SHIFT  0
#define SYS_MCP_HOST_RTT_DATAW_COMP_DATA1_SIGNED 0

/* Register MCP_SYS_RTT_DATAW_COMP_MASK1 (REGMCPREG) */
#define SYS_MCP_RTT_DATAW_COMP_MASK1             0x0ED4
#define ABS_SYS_MCP_RTT_DATAW_COMP_MASK1         0x02001ED4UL

#define SYS_MCP_HOST_RTT_DATAW_COMP_MASK1_MASK   0x00FFFFFFUL
#define SYS_MCP_HOST_RTT_DATAW_COMP_MASK1_SHIFT  0
#define SYS_MCP_HOST_RTT_DATAW_COMP_MASK1_SIGNED 0

/* Register MCP_SYS_RTT_DATAW_COMP_CTRL (REGMCPREG) */
#define SYS_MCP_RTT_DATAW_COMP_CTRL              0x0ED8
#define ABS_SYS_MCP_RTT_DATAW_COMP_CTRL          0x02001ED8UL

#define SYS_MCP_HOST_RTT_DATAW_COMP_SEL_MASK     0x0000000FUL
#define SYS_MCP_HOST_RTT_DATAW_COMP_SEL_SHIFT    0
#define SYS_MCP_HOST_RTT_DATAW_COMP_SEL_SIGNED   0

#define SYS_MCP_HOST_RTT_DATAW_COMP_QUAL0_MASK   0x00000030UL
#define SYS_MCP_HOST_RTT_DATAW_COMP_QUAL0_SHIFT  4
#define SYS_MCP_HOST_RTT_DATAW_COMP_QUAL0_SIGNED 0

#define SYS_MCP_HOST_RTT_DATAW_COMP_QUAL1_MASK   0x000000C0UL
#define SYS_MCP_HOST_RTT_DATAW_COMP_QUAL1_SHIFT  6
#define SYS_MCP_HOST_RTT_DATAW_COMP_QUAL1_SIGNED 0

/* Register MCP_SYS_RTT_ASYNC_FLAGS0_SEL (REGMCPREG) */
#define SYS_MCP_RTT_ASYNC_FLAGS0_SEL                     0x0EDC
#define ABS_SYS_MCP_RTT_ASYNC_FLAGS0_SEL                 0x02001EDCUL

#define SYS_MCP_HOST_RTT_ASYNC_FLAGS0_SEL_MASK           0x00000003UL
#define SYS_MCP_HOST_RTT_ASYNC_FLAGS0_SEL_SHIFT          0
#define SYS_MCP_HOST_RTT_ASYNC_FLAGS0_SEL_SIGNED         0

#define SYS_MCP_HOST_RTT_ASYNC_A_TRACE_CAP_ENABLE_MASK   0x00000004UL
#define SYS_MCP_HOST_RTT_ASYNC_A_TRACE_CAP_ENABLE_SHIFT  2
#define SYS_MCP_HOST_RTT_ASYNC_A_TRACE_CAP_ENABLE_SIGNED 0

/* Register MCP_SYS_RTT_ASYNC_FLAGS1_SEL (REGMCPREG) */
#define SYS_MCP_RTT_ASYNC_FLAGS1_SEL                     0x0EE0
#define ABS_SYS_MCP_RTT_ASYNC_FLAGS1_SEL                 0x02001EE0UL

#define SYS_MCP_HOST_RTT_ASYNC_FLAGS1_SEL_MASK           0x00000003UL
#define SYS_MCP_HOST_RTT_ASYNC_FLAGS1_SEL_SHIFT          0
#define SYS_MCP_HOST_RTT_ASYNC_FLAGS1_SEL_SIGNED         0

#define SYS_MCP_HOST_RTT_ASYNC_B_TRACE_CAP_ENABLE_MASK   0x00000004UL
#define SYS_MCP_HOST_RTT_ASYNC_B_TRACE_CAP_ENABLE_SHIFT  2
#define SYS_MCP_HOST_RTT_ASYNC_B_TRACE_CAP_ENABLE_SIGNED 0

/* Register MCP_SYS_RTT_ASYNC_FLAGS0_MASK (REGMCPREG) */
#define SYS_MCP_RTT_ASYNC_FLAGS0_MASK             0x0EE4
#define ABS_SYS_MCP_RTT_ASYNC_FLAGS0_MASK         0x02001EE4UL

#define SYS_MCP_HOST_RTT_ASYNC_FLAGS0_MASK_MASK   0x0000FFFFUL
#define SYS_MCP_HOST_RTT_ASYNC_FLAGS0_MASK_SHIFT  0
#define SYS_MCP_HOST_RTT_ASYNC_FLAGS0_MASK_SIGNED 0

/* Register MCP_SYS_RTT_ASYNC_FLAGS1_MASK (REGMCPREG) */
#define SYS_MCP_RTT_ASYNC_FLAGS1_MASK             0x0EE8
#define ABS_SYS_MCP_RTT_ASYNC_FLAGS1_MASK         0x02001EE8UL

#define SYS_MCP_HOST_RTT_ASYNC_FLAGS1_MASK_MASK   0x0000FFFFUL
#define SYS_MCP_HOST_RTT_ASYNC_FLAGS1_MASK_SHIFT  0
#define SYS_MCP_HOST_RTT_ASYNC_FLAGS1_MASK_SIGNED 0

/* Register MCP_SYS_RTT_FLOW_TRACE_INSTR_CTRL (REGMCPREG) */
#define SYS_MCP_RTT_FLOW_TRACE_INSTR_CTRL          0x0EEC
#define ABS_SYS_MCP_RTT_FLOW_TRACE_INSTR_CTRL      0x02001EECUL

#define SYS_MCP_HOST_RTT_FLOW_CAP_NO_INSTRS_MASK   0x000FFFFFUL
#define SYS_MCP_HOST_RTT_FLOW_CAP_NO_INSTRS_SHIFT  0
#define SYS_MCP_HOST_RTT_FLOW_CAP_NO_INSTRS_SIGNED 0

/* Register MCP_SYS_RTT_LOOPA_TRACE_EVENT (REGMCPREG) */
#define SYS_MCP_RTT_LOOPA_TRACE_EVENT            0x0EF0
#define ABS_SYS_MCP_RTT_LOOPA_TRACE_EVENT        0x02001EF0UL

#define SYS_MCP_HOST_RTT_LOOPA_EVENT_MASK        0x0000001FUL
#define SYS_MCP_HOST_RTT_LOOPA_EVENT_SHIFT       0
#define SYS_MCP_HOST_RTT_LOOPA_EVENT_SIGNED      0

#define SYS_MCP_HOST_RTT_LOOPA_CAP_ENABLE_MASK   0x00000020UL
#define SYS_MCP_HOST_RTT_LOOPA_CAP_ENABLE_SHIFT  5
#define SYS_MCP_HOST_RTT_LOOPA_CAP_ENABLE_SIGNED 0

/* Register MCP_SYS_RTT_MCP_ADDR_TRACE_CTRL (REGMCPREG) */
#define SYS_MCP_RTT_MCP_ADDR_TRACE_CTRL             0x0EF4
#define ABS_SYS_MCP_RTT_MCP_ADDR_TRACE_CTRL         0x02001EF4UL

#define SYS_MCP_HOST_RTT_MCP_ADDR_TRACE_CTRL_MASK   0x00000003UL
#define SYS_MCP_HOST_RTT_MCP_ADDR_TRACE_CTRL_SHIFT  0
#define SYS_MCP_HOST_RTT_MCP_ADDR_TRACE_CTRL_SIGNED 0

/* Register MCP_SYS_RTT_MCP_DATA_TRACE_CTRL (REGMCPREG) */
#define SYS_MCP_RTT_MCP_DATA_TRACE_CTRL             0x0EF8
#define ABS_SYS_MCP_RTT_MCP_DATA_TRACE_CTRL         0x02001EF8UL

#define SYS_MCP_HOST_RTT_MCP_DATA_TRACE_CTRL_MASK   0x00000003UL
#define SYS_MCP_HOST_RTT_MCP_DATA_TRACE_CTRL_SHIFT  0
#define SYS_MCP_HOST_RTT_MCP_DATA_TRACE_CTRL_SIGNED 0

/* Register MCP_SYS_RTT_FSM_STATUS (REGMCPREG) */
#define SYS_MCP_RTT_FSM_STATUS             0x0EFC
#define ABS_SYS_MCP_RTT_FSM_STATUS         0x02001EFCUL

#define SYS_MCP_HOST_RTT_FSM_STATUS_MASK   0x0000000FUL
#define SYS_MCP_HOST_RTT_FSM_STATUS_SHIFT  0
#define SYS_MCP_HOST_RTT_FSM_STATUS_SIGNED 0

/* Register MCP_SYS_RAMW_START (REGMCPREG) */
#define SYS_MCP_RAMW_START            0x0F00
#define ABS_SYS_MCP_RAMW_START        0x02001F00UL

#define SYS_MCP_MCP_RAMW_START_MASK   0xFFFFFFFFUL
#define SYS_MCP_MCP_RAMW_START_SHIFT  0
#define SYS_MCP_MCP_RAMW_START_SIGNED 0

/* Register MCP_SYS_RAMW_LEN (REGMCPREG) */
#define SYS_MCP_RAMW_LEN            0x0F04
#define ABS_SYS_MCP_RAMW_LEN        0x02001F04UL

#define SYS_MCP_MCP_RAMW_LEN_MASK   0xFFFFFFFFUL
#define SYS_MCP_MCP_RAMW_LEN_SHIFT  0
#define SYS_MCP_MCP_RAMW_LEN_SIGNED 0

/* Register MCP_SYS_RAMN_START (REGMCPREG) */
#define SYS_MCP_RAMN_START            0x0F08
#define ABS_SYS_MCP_RAMN_START        0x02001F08UL

#define SYS_MCP_MCP_RAMN_START_MASK   0xFFFFFFFFUL
#define SYS_MCP_MCP_RAMN_START_SHIFT  0
#define SYS_MCP_MCP_RAMN_START_SIGNED 0

/* Register MCP_SYS_RAMN_LEN (REGMCPREG) */
#define SYS_MCP_RAMN_LEN            0x0F0C
#define ABS_SYS_MCP_RAMN_LEN        0x02001F0CUL

#define SYS_MCP_MCP_RAMN_LEN_MASK   0xFFFFFFFFUL
#define SYS_MCP_MCP_RAMN_LEN_SHIFT  0
#define SYS_MCP_MCP_RAMN_LEN_SIGNED 0

/* Register MCP_SYS_MMR_START (REGMCPREG) */
#define SYS_MCP_MMR_START            0x0F10
#define ABS_SYS_MCP_MMR_START        0x02001F10UL

#define SYS_MCP_MCP_MMR_START_MASK   0xFFFFFFFFUL
#define SYS_MCP_MCP_MMR_START_SHIFT  0
#define SYS_MCP_MCP_MMR_START_SIGNED 0

/* Register MCP_SYS_MMR_LEN (REGMCPREG) */
#define SYS_MCP_MMR_LEN            0x0F14
#define ABS_SYS_MCP_MMR_LEN        0x02001F14UL

#define SYS_MCP_MCP_MMR_LEN_MASK   0xFFFFFFFFUL
#define SYS_MCP_MCP_MMR_LEN_SHIFT  0
#define SYS_MCP_MCP_MMR_LEN_SIGNED 0

/* Register MCP_SYS_PERIP_START (REGMCPREG) */
#define SYS_MCP_PERIP_START            0x0F18
#define ABS_SYS_MCP_PERIP_START        0x02001F18UL

#define SYS_MCP_MCP_PERIP_START_MASK   0xFFFFFFFFUL
#define SYS_MCP_MCP_PERIP_START_SHIFT  0
#define SYS_MCP_MCP_PERIP_START_SIGNED 0

/* Register MCP_SYS_PERIP_LEN (REGMCPREG) */
#define SYS_MCP_PERIP_LEN            0x0F1C
#define ABS_SYS_MCP_PERIP_LEN        0x02001F1CUL

#define SYS_MCP_MCP_PERIP_LEN_MASK   0xFFFFFFFFUL
#define SYS_MCP_MCP_PERIP_LEN_SHIFT  0
#define SYS_MCP_MCP_PERIP_LEN_SIGNED 0

/* Register MCP_SYS_CODE_START (REGMCPREG) */
#define SYS_MCP_CODE_START            0x0F20
#define ABS_SYS_MCP_CODE_START        0x02001F20UL

#define SYS_MCP_MCP_CODE_START_MASK   0xFFFFFFFFUL
#define SYS_MCP_MCP_CODE_START_SHIFT  0
#define SYS_MCP_MCP_CODE_START_SIGNED 0

/* Register MCP_SYS_CODE_LEN (REGMCPREG) */
#define SYS_MCP_CODE_LEN            0x0F24
#define ABS_SYS_MCP_CODE_LEN        0x02001F24UL

#define SYS_MCP_MCP_CODE_LEN_MASK   0xFFFFFFFFUL
#define SYS_MCP_MCP_CODE_LEN_SHIFT  0
#define SYS_MCP_MCP_CODE_LEN_SIGNED 0

/* Register MCP_SYS_CORE_ID (REGMCPREG) */
#define SYS_MCP_CORE_ID            0x0FE0
#define ABS_SYS_MCP_CORE_ID        0x02001FE0UL

#define SYS_MCP_MCP_CORE_ID_MASK   0xFFFFFFFFUL
#define SYS_MCP_MCP_CORE_ID_SHIFT  0
#define SYS_MCP_MCP_CORE_ID_SIGNED 0

/* Register MCP_SYS_REV_ID (REGMCPREG) */
#define SYS_MCP_REV_ID            0x0FF0
#define ABS_SYS_MCP_REV_ID        0x02001FF0UL

#define SYS_MCP_MCP_REV_ID_MASK   0xFFFFFFFFUL
#define SYS_MCP_MCP_REV_ID_SHIFT  0
#define SYS_MCP_MCP_REV_ID_SIGNED 0

/* Register WLAN_TIMERS_INT_STATUS (REGWLANTMR) */
#define SYS_WLAN_TIMERS_INT_STATUS        0x0000
#define ABS_SYS_WLAN_TIMERS_INT_STATUS    0x02002200UL

#define SYS_WLAN_TIMERS_INT_STATUS_MASK   0x1FFFFFFFUL
#define SYS_WLAN_TIMERS_INT_STATUS_SHIFT  0
#define SYS_WLAN_TIMERS_INT_STATUS_SIGNED 0

/* Register WLAN_TIMERS_INT_EN (REGWLANTMR) */
#define SYS_WLAN_TIMERS_INT_EN        0x0004
#define ABS_SYS_WLAN_TIMERS_INT_EN    0x02002204UL

#define SYS_WLAN_TIMERS_INT_EN_MASK   0x1FFFFFFFUL
#define SYS_WLAN_TIMERS_INT_EN_SHIFT  0
#define SYS_WLAN_TIMERS_INT_EN_SIGNED 0

/* Register WLAN_TIMERS_INT_CLEAR (REGWLANTMR) */
#define SYS_WLAN_TIMERS_INT_CLEAR        0x0008
#define ABS_SYS_WLAN_TIMERS_INT_CLEAR    0x02002208UL

#define SYS_WLAN_TIMERS_INT_CLEAR_MASK   0x1FFFFFFFUL
#define SYS_WLAN_TIMERS_INT_CLEAR_SHIFT  0
#define SYS_WLAN_TIMERS_INT_CLEAR_SIGNED 0

/* Register WLAN_TIMERS_CTRL (REGWLANTMR) */
#define SYS_WLAN_TIMERS_CTRL                 0x000C
#define ABS_SYS_WLAN_TIMERS_CTRL             0x0200220CUL

#define SYS_WLAN_TIMERS_SOFT_RESET_MASK      0x00000001UL
#define SYS_WLAN_TIMERS_SOFT_RESET_SHIFT     0
#define SYS_WLAN_TIMERS_SOFT_RESET_SIGNED    0

#define SYS_WLAN_TIMERS_TIMERS_ENABLE_MASK   0x00000002UL
#define SYS_WLAN_TIMERS_TIMERS_ENABLE_SHIFT  1
#define SYS_WLAN_TIMERS_TIMERS_ENABLE_SIGNED 0

/* Register WLAN_TIMERS_DIVIDER (REGWLANTMR) */
#define SYS_WLAN_TIMERS_DIVIDER        0x0010
#define ABS_SYS_WLAN_TIMERS_DIVIDER    0x02002210UL

#define SYS_WLAN_TIMERS_DIVIDER_MASK   0x03FFFFFFUL
#define SYS_WLAN_TIMERS_DIVIDER_SHIFT  0
#define SYS_WLAN_TIMERS_DIVIDER_SIGNED 0

/* Register WLAN_TIMERS_TIM0 (REGWLANTMR) */
#define SYS_WLAN_TIMERS_TIM0               0x0020
#define ABS_SYS_WLAN_TIMERS_TIM0           0x02002220UL

#define SYS_WLAN_TIMERS_INIT_TIMER0_MASK   0xFFFFFFFFUL
#define SYS_WLAN_TIMERS_INIT_TIMER0_SHIFT  0
#define SYS_WLAN_TIMERS_INIT_TIMER0_SIGNED 0

/* Register WLAN_TIMERS_CUR_TIM0 (REGWLANTMR) */
#define SYS_WLAN_TIMERS_CUR_TIM0          0x0024
#define ABS_SYS_WLAN_TIMERS_CUR_TIM0      0x02002224UL

#define SYS_WLAN_TIMERS_CUR_TIMER0_MASK   0xFFFFFFFFUL
#define SYS_WLAN_TIMERS_CUR_TIMER0_SHIFT  0
#define SYS_WLAN_TIMERS_CUR_TIMER0_SIGNED 0

/* Register WLAN_TIMERS_CTRL0 (REGWLANTMR) */
#define SYS_WLAN_TIMERS_CTRL0              0x0028
#define ABS_SYS_WLAN_TIMERS_CTRL0          0x02002228UL

#define SYS_WLAN_TIMERS_ENABLE0_MASK       0x00000001UL
#define SYS_WLAN_TIMERS_ENABLE0_SHIFT      0
#define SYS_WLAN_TIMERS_ENABLE0_SIGNED     0

#define SYS_WLAN_TIMERS_TIMER_MODE0_MASK   0x00000002UL
#define SYS_WLAN_TIMERS_TIMER_MODE0_SHIFT  1
#define SYS_WLAN_TIMERS_TIMER_MODE0_SIGNED 0

#define SYS_WLAN_TIMERS_ONE_SHOT0_MASK     0x00000004UL
#define SYS_WLAN_TIMERS_ONE_SHOT0_SHIFT    2
#define SYS_WLAN_TIMERS_ONE_SHOT0_SIGNED   0

#define SYS_WLAN_TIMERS_INT_MASK0_MASK     0x00000008UL
#define SYS_WLAN_TIMERS_INT_MASK0_SHIFT    3
#define SYS_WLAN_TIMERS_INT_MASK0_SIGNED   0

#define SYS_WLAN_TIMERS_RES0_MASK          0x00000010UL
#define SYS_WLAN_TIMERS_RES0_SHIFT         4
#define SYS_WLAN_TIMERS_RES0_SIGNED        0

/* Register WLAN_TIMERS_TIM1 (REGWLANTMR) */
#define SYS_WLAN_TIMERS_TIM1               0x0030
#define ABS_SYS_WLAN_TIMERS_TIM1           0x02002230UL

#define SYS_WLAN_TIMERS_INIT_TIMER1_MASK   0xFFFFFFFFUL
#define SYS_WLAN_TIMERS_INIT_TIMER1_SHIFT  0
#define SYS_WLAN_TIMERS_INIT_TIMER1_SIGNED 0

/* Register WLAN_TIMERS_CUR_TIM1 (REGWLANTMR) */
#define SYS_WLAN_TIMERS_CUR_TIM1          0x0034
#define ABS_SYS_WLAN_TIMERS_CUR_TIM1      0x02002234UL

#define SYS_WLAN_TIMERS_CUR_TIMER1_MASK   0xFFFFFFFFUL
#define SYS_WLAN_TIMERS_CUR_TIMER1_SHIFT  0
#define SYS_WLAN_TIMERS_CUR_TIMER1_SIGNED 0

/* Register WLAN_TIMERS_CTRL1 (REGWLANTMR) */
#define SYS_WLAN_TIMERS_CTRL1              0x0038
#define ABS_SYS_WLAN_TIMERS_CTRL1          0x02002238UL

#define SYS_WLAN_TIMERS_ENABLE1_MASK       0x00000001UL
#define SYS_WLAN_TIMERS_ENABLE1_SHIFT      0
#define SYS_WLAN_TIMERS_ENABLE1_SIGNED     0

#define SYS_WLAN_TIMERS_TIMER_MODE1_MASK   0x00000002UL
#define SYS_WLAN_TIMERS_TIMER_MODE1_SHIFT  1
#define SYS_WLAN_TIMERS_TIMER_MODE1_SIGNED 0

#define SYS_WLAN_TIMERS_ONE_SHOT1_MASK     0x00000004UL
#define SYS_WLAN_TIMERS_ONE_SHOT1_SHIFT    2
#define SYS_WLAN_TIMERS_ONE_SHOT1_SIGNED   0

#define SYS_WLAN_TIMERS_INT_MASK1_MASK     0x00000008UL
#define SYS_WLAN_TIMERS_INT_MASK1_SHIFT    3
#define SYS_WLAN_TIMERS_INT_MASK1_SIGNED   0

#define SYS_WLAN_TIMERS_RES1_MASK          0x00000010UL
#define SYS_WLAN_TIMERS_RES1_SHIFT         4
#define SYS_WLAN_TIMERS_RES1_SIGNED        0

/* Register WLAN_TIMERS_TIM2 (REGWLANTMR) */
#define SYS_WLAN_TIMERS_TIM2               0x0040
#define ABS_SYS_WLAN_TIMERS_TIM2           0x02002240UL

#define SYS_WLAN_TIMERS_INIT_TIMER2_MASK   0xFFFFFFFFUL
#define SYS_WLAN_TIMERS_INIT_TIMER2_SHIFT  0
#define SYS_WLAN_TIMERS_INIT_TIMER2_SIGNED 0

/* Register WLAN_TIMERS_CUR_TIM2 (REGWLANTMR) */
#define SYS_WLAN_TIMERS_CUR_TIM2          0x0044
#define ABS_SYS_WLAN_TIMERS_CUR_TIM2      0x02002244UL

#define SYS_WLAN_TIMERS_CUR_TIMER2_MASK   0xFFFFFFFFUL
#define SYS_WLAN_TIMERS_CUR_TIMER2_SHIFT  0
#define SYS_WLAN_TIMERS_CUR_TIMER2_SIGNED 0

/* Register WLAN_TIMERS_CTRL2 (REGWLANTMR) */
#define SYS_WLAN_TIMERS_CTRL2              0x0048
#define ABS_SYS_WLAN_TIMERS_CTRL2          0x02002248UL

#define SYS_WLAN_TIMERS_ENABLE2_MASK       0x00000001UL
#define SYS_WLAN_TIMERS_ENABLE2_SHIFT      0
#define SYS_WLAN_TIMERS_ENABLE2_SIGNED     0

#define SYS_WLAN_TIMERS_TIMER_MODE2_MASK   0x00000002UL
#define SYS_WLAN_TIMERS_TIMER_MODE2_SHIFT  1
#define SYS_WLAN_TIMERS_TIMER_MODE2_SIGNED 0

#define SYS_WLAN_TIMERS_ONE_SHOT2_MASK     0x00000004UL
#define SYS_WLAN_TIMERS_ONE_SHOT2_SHIFT    2
#define SYS_WLAN_TIMERS_ONE_SHOT2_SIGNED   0

#define SYS_WLAN_TIMERS_INT_MASK2_MASK     0x00000008UL
#define SYS_WLAN_TIMERS_INT_MASK2_SHIFT    3
#define SYS_WLAN_TIMERS_INT_MASK2_SIGNED   0

#define SYS_WLAN_TIMERS_RES2_MASK          0x00000010UL
#define SYS_WLAN_TIMERS_RES2_SHIFT         4
#define SYS_WLAN_TIMERS_RES2_SIGNED        0

/* Register WLAN_TIMERS_TIM3 (REGWLANTMR) */
#define SYS_WLAN_TIMERS_TIM3               0x0050
#define ABS_SYS_WLAN_TIMERS_TIM3           0x02002250UL

#define SYS_WLAN_TIMERS_INIT_TIMER3_MASK   0xFFFFFFFFUL
#define SYS_WLAN_TIMERS_INIT_TIMER3_SHIFT  0
#define SYS_WLAN_TIMERS_INIT_TIMER3_SIGNED 0

/* Register WLAN_TIMERS_CUR_TIM3 (REGWLANTMR) */
#define SYS_WLAN_TIMERS_CUR_TIM3          0x0054
#define ABS_SYS_WLAN_TIMERS_CUR_TIM3      0x02002254UL

#define SYS_WLAN_TIMERS_CUR_TIMER3_MASK   0xFFFFFFFFUL
#define SYS_WLAN_TIMERS_CUR_TIMER3_SHIFT  0
#define SYS_WLAN_TIMERS_CUR_TIMER3_SIGNED 0

/* Register WLAN_TIMERS_CTRL3 (REGWLANTMR) */
#define SYS_WLAN_TIMERS_CTRL3              0x0058
#define ABS_SYS_WLAN_TIMERS_CTRL3          0x02002258UL

#define SYS_WLAN_TIMERS_ENABLE3_MASK       0x00000001UL
#define SYS_WLAN_TIMERS_ENABLE3_SHIFT      0
#define SYS_WLAN_TIMERS_ENABLE3_SIGNED     0

#define SYS_WLAN_TIMERS_TIMER_MODE3_MASK   0x00000002UL
#define SYS_WLAN_TIMERS_TIMER_MODE3_SHIFT  1
#define SYS_WLAN_TIMERS_TIMER_MODE3_SIGNED 0

#define SYS_WLAN_TIMERS_ONE_SHOT3_MASK     0x00000004UL
#define SYS_WLAN_TIMERS_ONE_SHOT3_SHIFT    2
#define SYS_WLAN_TIMERS_ONE_SHOT3_SIGNED   0

#define SYS_WLAN_TIMERS_INT_MASK3_MASK     0x00000008UL
#define SYS_WLAN_TIMERS_INT_MASK3_SHIFT    3
#define SYS_WLAN_TIMERS_INT_MASK3_SIGNED   0

#define SYS_WLAN_TIMERS_RES3_MASK          0x00000010UL
#define SYS_WLAN_TIMERS_RES3_SHIFT         4
#define SYS_WLAN_TIMERS_RES3_SIGNED        0

/* Register WLAN_TIMERS_TIM4 (REGWLANTMR) */
#define SYS_WLAN_TIMERS_TIM4               0x0060
#define ABS_SYS_WLAN_TIMERS_TIM4           0x02002260UL

#define SYS_WLAN_TIMERS_INIT_TIMER4_MASK   0xFFFFFFFFUL
#define SYS_WLAN_TIMERS_INIT_TIMER4_SHIFT  0
#define SYS_WLAN_TIMERS_INIT_TIMER4_SIGNED 0

/* Register WLAN_TIMERS_CUR_TIM4 (REGWLANTMR) */
#define SYS_WLAN_TIMERS_CUR_TIM4          0x0064
#define ABS_SYS_WLAN_TIMERS_CUR_TIM4      0x02002264UL

#define SYS_WLAN_TIMERS_CUR_TIMER4_MASK   0xFFFFFFFFUL
#define SYS_WLAN_TIMERS_CUR_TIMER4_SHIFT  0
#define SYS_WLAN_TIMERS_CUR_TIMER4_SIGNED 0

/* Register WLAN_TIMERS_CTRL4 (REGWLANTMR) */
#define SYS_WLAN_TIMERS_CTRL4              0x0068
#define ABS_SYS_WLAN_TIMERS_CTRL4          0x02002268UL

#define SYS_WLAN_TIMERS_ENABLE4_MASK       0x00000001UL
#define SYS_WLAN_TIMERS_ENABLE4_SHIFT      0
#define SYS_WLAN_TIMERS_ENABLE4_SIGNED     0

#define SYS_WLAN_TIMERS_TIMER_MODE4_MASK   0x00000002UL
#define SYS_WLAN_TIMERS_TIMER_MODE4_SHIFT  1
#define SYS_WLAN_TIMERS_TIMER_MODE4_SIGNED 0

#define SYS_WLAN_TIMERS_ONE_SHOT4_MASK     0x00000004UL
#define SYS_WLAN_TIMERS_ONE_SHOT4_SHIFT    2
#define SYS_WLAN_TIMERS_ONE_SHOT4_SIGNED   0

#define SYS_WLAN_TIMERS_INT_MASK4_MASK     0x00000008UL
#define SYS_WLAN_TIMERS_INT_MASK4_SHIFT    3
#define SYS_WLAN_TIMERS_INT_MASK4_SIGNED   0

#define SYS_WLAN_TIMERS_RES4_MASK          0x00000010UL
#define SYS_WLAN_TIMERS_RES4_SHIFT         4
#define SYS_WLAN_TIMERS_RES4_SIGNED        0

/* Register WLAN_TIMERS_TIM5 (REGWLANTMR) */
#define SYS_WLAN_TIMERS_TIM5               0x0070
#define ABS_SYS_WLAN_TIMERS_TIM5           0x02002270UL

#define SYS_WLAN_TIMERS_INIT_TIMER5_MASK   0xFFFFFFFFUL
#define SYS_WLAN_TIMERS_INIT_TIMER5_SHIFT  0
#define SYS_WLAN_TIMERS_INIT_TIMER5_SIGNED 0

/* Register WLAN_TIMERS_CUR_TIM5 (REGWLANTMR) */
#define SYS_WLAN_TIMERS_CUR_TIM5          0x0074
#define ABS_SYS_WLAN_TIMERS_CUR_TIM5      0x02002274UL

#define SYS_WLAN_TIMERS_CUR_TIMER5_MASK   0xFFFFFFFFUL
#define SYS_WLAN_TIMERS_CUR_TIMER5_SHIFT  0
#define SYS_WLAN_TIMERS_CUR_TIMER5_SIGNED 0

/* Register WLAN_TIMERS_CTRL5 (REGWLANTMR) */
#define SYS_WLAN_TIMERS_CTRL5              0x0078
#define ABS_SYS_WLAN_TIMERS_CTRL5          0x02002278UL

#define SYS_WLAN_TIMERS_ENABLE5_MASK       0x00000001UL
#define SYS_WLAN_TIMERS_ENABLE5_SHIFT      0
#define SYS_WLAN_TIMERS_ENABLE5_SIGNED     0

#define SYS_WLAN_TIMERS_TIMER_MODE5_MASK   0x00000002UL
#define SYS_WLAN_TIMERS_TIMER_MODE5_SHIFT  1
#define SYS_WLAN_TIMERS_TIMER_MODE5_SIGNED 0

#define SYS_WLAN_TIMERS_ONE_SHOT5_MASK     0x00000004UL
#define SYS_WLAN_TIMERS_ONE_SHOT5_SHIFT    2
#define SYS_WLAN_TIMERS_ONE_SHOT5_SIGNED   0

#define SYS_WLAN_TIMERS_INT_MASK5_MASK     0x00000008UL
#define SYS_WLAN_TIMERS_INT_MASK5_SHIFT    3
#define SYS_WLAN_TIMERS_INT_MASK5_SIGNED   0

#define SYS_WLAN_TIMERS_RES5_MASK          0x00000010UL
#define SYS_WLAN_TIMERS_RES5_SHIFT         4
#define SYS_WLAN_TIMERS_RES5_SIGNED        0

/* Register WLAN_TIMERS_TIM64_LSB (REGWLANTMR) */
#define SYS_WLAN_TIMERS_TIM64_LSB        0x0080
#define ABS_SYS_WLAN_TIMERS_TIM64_LSB    0x02002280UL

#define SYS_WLAN_TIMERS_TIMER_LSB_MASK   0xFFFFFFFFUL
#define SYS_WLAN_TIMERS_TIMER_LSB_SHIFT  0
#define SYS_WLAN_TIMERS_TIMER_LSB_SIGNED 0

/* Register WLAN_TIMERS_TIM64_MSB (REGWLANTMR) */
#define SYS_WLAN_TIMERS_TIM64_MSB        0x0084
#define ABS_SYS_WLAN_TIMERS_TIM64_MSB    0x02002284UL

#define SYS_WLAN_TIMERS_TIMER_MSB_MASK   0xFFFFFFFFUL
#define SYS_WLAN_TIMERS_TIMER_MSB_SHIFT  0
#define SYS_WLAN_TIMERS_TIMER_MSB_SIGNED 0

/* Register WLAN_TIMERS_TIM64_CTRL (REGWLANTMR) */
#define SYS_WLAN_TIMERS_TIM64_CTRL          0x0088
#define ABS_SYS_WLAN_TIMERS_TIM64_CTRL      0x02002288UL

#define SYS_WLAN_TIMERS_ENABLE_MASK         0x00000001UL
#define SYS_WLAN_TIMERS_ENABLE_SHIFT        0
#define SYS_WLAN_TIMERS_ENABLE_SIGNED       0

#define SYS_WLAN_TIMERS_LOAD_TIMER_MASK     0x00000002UL
#define SYS_WLAN_TIMERS_LOAD_TIMER_SHIFT    1
#define SYS_WLAN_TIMERS_LOAD_TIMER_SIGNED   0

#define SYS_WLAN_TIMERS_READ_CURRENT_MASK   0x00000004UL
#define SYS_WLAN_TIMERS_READ_CURRENT_SHIFT  2
#define SYS_WLAN_TIMERS_READ_CURRENT_SIGNED 0

/* Register WLAN_TIMERS_EDCA_CTRL (REGWLANTMR) */
#define SYS_WLAN_TIMERS_EDCA_CTRL        0x00A0
#define ABS_SYS_WLAN_TIMERS_EDCA_CTRL    0x020022A0UL

#define SYS_WLAN_TIMERS_EDCA_CTRL_MASK   0x000001FFUL
#define SYS_WLAN_TIMERS_EDCA_CTRL_SHIFT  0
#define SYS_WLAN_TIMERS_EDCA_CTRL_SIGNED 0

/* Register WLAN_TIMERS_NAV (REGWLANTMR) */
#define SYS_WLAN_TIMERS_NAV                 0x00A4
#define ABS_SYS_WLAN_TIMERS_NAV             0x020022A4UL

#define SYS_WLAN_TIMERS_EXTERNAL_NAV_MASK   0x0000FFFFUL
#define SYS_WLAN_TIMERS_EXTERNAL_NAV_SHIFT  0
#define SYS_WLAN_TIMERS_EXTERNAL_NAV_SIGNED 0

#define SYS_WLAN_TIMERS_INTERNAL_NAV_MASK   0xFFFF0000UL
#define SYS_WLAN_TIMERS_INTERNAL_NAV_SHIFT  16
#define SYS_WLAN_TIMERS_INTERNAL_NAV_SIGNED 0

/* Register WLAN_TIMERS_SLOT (REGWLANTMR) */
#define SYS_WLAN_TIMERS_SLOT             0x00A8
#define ABS_SYS_WLAN_TIMERS_SLOT         0x020022A8UL

#define SYS_WLAN_TIMERS_SLOT_TIME_MASK   0x0000003FUL
#define SYS_WLAN_TIMERS_SLOT_TIME_SHIFT  0
#define SYS_WLAN_TIMERS_SLOT_TIME_SIGNED 0

/* Register WLAN_TIMERS_EIFS (REGWLANTMR) */
#define SYS_WLAN_TIMERS_EIFS        0x00AC
#define ABS_SYS_WLAN_TIMERS_EIFS    0x020022ACUL

#define SYS_WLAN_TIMERS_EIFS_MASK   0x000003FFUL
#define SYS_WLAN_TIMERS_EIFS_SHIFT  0
#define SYS_WLAN_TIMERS_EIFS_SIGNED 0

/* Register WLAN_TIMERS_DIFS0 (REGWLANTMR) */
#define SYS_WLAN_TIMERS_DIFS0        0x00B0
#define ABS_SYS_WLAN_TIMERS_DIFS0    0x020022B0UL

#define SYS_WLAN_TIMERS_DIFS0_MASK   0x000003FFUL
#define SYS_WLAN_TIMERS_DIFS0_SHIFT  0
#define SYS_WLAN_TIMERS_DIFS0_SIGNED 0

/* Register WLAN_TIMERS_DIFS1 (REGWLANTMR) */
#define SYS_WLAN_TIMERS_DIFS1        0x00B4
#define ABS_SYS_WLAN_TIMERS_DIFS1    0x020022B4UL

#define SYS_WLAN_TIMERS_DIFS1_MASK   0x000003FFUL
#define SYS_WLAN_TIMERS_DIFS1_SHIFT  0
#define SYS_WLAN_TIMERS_DIFS1_SIGNED 0

/* Register WLAN_TIMERS_DIFS2 (REGWLANTMR) */
#define SYS_WLAN_TIMERS_DIFS2        0x00B8
#define ABS_SYS_WLAN_TIMERS_DIFS2    0x020022B8UL

#define SYS_WLAN_TIMERS_DIFS2_MASK   0x000003FFUL
#define SYS_WLAN_TIMERS_DIFS2_SHIFT  0
#define SYS_WLAN_TIMERS_DIFS2_SIGNED 0

/* Register WLAN_TIMERS_DIFS3 (REGWLANTMR) */
#define SYS_WLAN_TIMERS_DIFS3        0x00BC
#define ABS_SYS_WLAN_TIMERS_DIFS3    0x020022BCUL

#define SYS_WLAN_TIMERS_DIFS3_MASK   0x000003FFUL
#define SYS_WLAN_TIMERS_DIFS3_SHIFT  0
#define SYS_WLAN_TIMERS_DIFS3_SIGNED 0

/* Register WLAN_TIMERS_BACKOFF0 (REGWLANTMR) */
#define SYS_WLAN_TIMERS_BACKOFF0        0x00C0
#define ABS_SYS_WLAN_TIMERS_BACKOFF0    0x020022C0UL

#define SYS_WLAN_TIMERS_BACKOFF0_MASK   0x000003FFUL
#define SYS_WLAN_TIMERS_BACKOFF0_SHIFT  0
#define SYS_WLAN_TIMERS_BACKOFF0_SIGNED 0

/* Register WLAN_TIMERS_BACKOFF1 (REGWLANTMR) */
#define SYS_WLAN_TIMERS_BACKOFF1        0x00C4
#define ABS_SYS_WLAN_TIMERS_BACKOFF1    0x020022C4UL

#define SYS_WLAN_TIMERS_BACKOFF1_MASK   0x000003FFUL
#define SYS_WLAN_TIMERS_BACKOFF1_SHIFT  0
#define SYS_WLAN_TIMERS_BACKOFF1_SIGNED 0

/* Register WLAN_TIMERS_BACKOFF2 (REGWLANTMR) */
#define SYS_WLAN_TIMERS_BACKOFF2        0x00C8
#define ABS_SYS_WLAN_TIMERS_BACKOFF2    0x020022C8UL

#define SYS_WLAN_TIMERS_BACKOFF2_MASK   0x000003FFUL
#define SYS_WLAN_TIMERS_BACKOFF2_SHIFT  0
#define SYS_WLAN_TIMERS_BACKOFF2_SIGNED 0

/* Register WLAN_TIMERS_BACKOFF3 (REGWLANTMR) */
#define SYS_WLAN_TIMERS_BACKOFF3        0x00CC
#define ABS_SYS_WLAN_TIMERS_BACKOFF3    0x020022CCUL

#define SYS_WLAN_TIMERS_BACKOFF3_MASK   0x000003FFUL
#define SYS_WLAN_TIMERS_BACKOFF3_SHIFT  0
#define SYS_WLAN_TIMERS_BACKOFF3_SIGNED 0

/* Register WLAN_TIMERS_BEACON_DIFS (REGWLANTMR) */
#define SYS_WLAN_TIMERS_BEACON_DIFS        0x00D0
#define ABS_SYS_WLAN_TIMERS_BEACON_DIFS    0x020022D0UL

#define SYS_WLAN_TIMERS_BEACON_DIFS_MASK   0x000003FFUL
#define SYS_WLAN_TIMERS_BEACON_DIFS_SHIFT  0
#define SYS_WLAN_TIMERS_BEACON_DIFS_SIGNED 0

/* Register WLAN_TIMERS_BEACON_BACKOFF (REGWLANTMR) */
#define SYS_WLAN_TIMERS_BEACON_BACKOFF        0x00D4
#define ABS_SYS_WLAN_TIMERS_BEACON_BACKOFF    0x020022D4UL

#define SYS_WLAN_TIMERS_BEACON_BACKOFF_MASK   0x000003FFUL
#define SYS_WLAN_TIMERS_BEACON_BACKOFF_SHIFT  0
#define SYS_WLAN_TIMERS_BEACON_BACKOFF_SIGNED 0

/* Register WLAN_TIMERS_COMP (REGWLANTMR) */
#define SYS_WLAN_TIMERS_COMP        0x00D8
#define ABS_SYS_WLAN_TIMERS_COMP    0x020022D8UL

#define SYS_WLAN_TIMERS_COMP_MASK   0x0000003FUL
#define SYS_WLAN_TIMERS_COMP_SHIFT  0
#define SYS_WLAN_TIMERS_COMP_SIGNED 0

/* Register WLAN_TIMERS_SIFS_NAV_EXPIRY (REGWLANTMR) */
#define SYS_WLAN_TIMERS_SIFS_NAV_EXPIRY        0x00DC
#define ABS_SYS_WLAN_TIMERS_SIFS_NAV_EXPIRY    0x020022DCUL

#define SYS_WLAN_TIMERS_SIFS_NAV_EXPIRY_MASK   0x00000FFFUL
#define SYS_WLAN_TIMERS_SIFS_NAV_EXPIRY_SHIFT  0
#define SYS_WLAN_TIMERS_SIFS_NAV_EXPIRY_SIGNED 0

/* Register WLAN_TIMERS_SIFS_HDR_SUCCESS (REGWLANTMR) */
#define SYS_WLAN_TIMERS_SIFS_HDR_SUCCESS        0x00E0
#define ABS_SYS_WLAN_TIMERS_SIFS_HDR_SUCCESS    0x020022E0UL

#define SYS_WLAN_TIMERS_SIFS_HDR_SUCCESS_MASK   0x00000FFFUL
#define SYS_WLAN_TIMERS_SIFS_HDR_SUCCESS_SHIFT  0
#define SYS_WLAN_TIMERS_SIFS_HDR_SUCCESS_SIGNED 0

/* Register WLAN_TIMERS_SIFS_HDR_FAIL (REGWLANTMR) */
#define SYS_WLAN_TIMERS_SIFS_HDR_FAIL        0x00E4
#define ABS_SYS_WLAN_TIMERS_SIFS_HDR_FAIL    0x020022E4UL

#define SYS_WLAN_TIMERS_SIFS_HDR_FAIL_MASK   0x00000FFFUL
#define SYS_WLAN_TIMERS_SIFS_HDR_FAIL_SHIFT  0
#define SYS_WLAN_TIMERS_SIFS_HDR_FAIL_SIGNED 0

/* Register WLAN_TIMERS_CHANNEL_MONITOR (REGWLANTMR) */
#define SYS_WLAN_TIMERS_CHANNEL_MONITOR        0x00E8
#define ABS_SYS_WLAN_TIMERS_CHANNEL_MONITOR    0x020022E8UL

#define SYS_WLAN_TIMERS_CHANNEL_MONITOR_MASK   0x000FFFFFUL
#define SYS_WLAN_TIMERS_CHANNEL_MONITOR_SHIFT  0
#define SYS_WLAN_TIMERS_CHANNEL_MONITOR_SIGNED 0

/* Register WLAN_TIMERS_CLK_DIV (REGWLANTMR) */
#define SYS_WLAN_TIMERS_CLK_DIV          0x00FC
#define ABS_SYS_WLAN_TIMERS_CLK_DIV      0x020022FCUL

#define SYS_WLAN_TIMERS_CLK_DIV_M_MASK   0x0000FF00UL
#define SYS_WLAN_TIMERS_CLK_DIV_M_SHIFT  8
#define SYS_WLAN_TIMERS_CLK_DIV_M_SIGNED 0

#define SYS_WLAN_TIMERS_CLK_DIV_N_MASK   0x00FF0000UL
#define SYS_WLAN_TIMERS_CLK_DIV_N_SHIFT  16
#define SYS_WLAN_TIMERS_CLK_DIV_N_SIGNED 0

/* Register WLAN_TIMERS_TIM6 (REGWLANTMR) */
#define SYS_WLAN_TIMERS_TIM6               0x0100
#define ABS_SYS_WLAN_TIMERS_TIM6           0x02002300UL

#define SYS_WLAN_TIMERS_INIT_TIMER6_MASK   0xFFFFFFFFUL
#define SYS_WLAN_TIMERS_INIT_TIMER6_SHIFT  0
#define SYS_WLAN_TIMERS_INIT_TIMER6_SIGNED 0

/* Register WLAN_TIMERS_CUR_TIM6 (REGWLANTMR) */
#define SYS_WLAN_TIMERS_CUR_TIM6          0x0104
#define ABS_SYS_WLAN_TIMERS_CUR_TIM6      0x02002304UL

#define SYS_WLAN_TIMERS_CUR_TIMER6_MASK   0xFFFFFFFFUL
#define SYS_WLAN_TIMERS_CUR_TIMER6_SHIFT  0
#define SYS_WLAN_TIMERS_CUR_TIMER6_SIGNED 0

/* Register WLAN_TIMERS_CTRL6 (REGWLANTMR) */
#define SYS_WLAN_TIMERS_CTRL6              0x0108
#define ABS_SYS_WLAN_TIMERS_CTRL6          0x02002308UL

#define SYS_WLAN_TIMERS_ENABLE6_MASK       0x00000001UL
#define SYS_WLAN_TIMERS_ENABLE6_SHIFT      0
#define SYS_WLAN_TIMERS_ENABLE6_SIGNED     0

#define SYS_WLAN_TIMERS_TIMER_MODE6_MASK   0x00000002UL
#define SYS_WLAN_TIMERS_TIMER_MODE6_SHIFT  1
#define SYS_WLAN_TIMERS_TIMER_MODE6_SIGNED 0

#define SYS_WLAN_TIMERS_ONE_SHOT6_MASK     0x00000004UL
#define SYS_WLAN_TIMERS_ONE_SHOT6_SHIFT    2
#define SYS_WLAN_TIMERS_ONE_SHOT6_SIGNED   0

#define SYS_WLAN_TIMERS_INT_MASK6_MASK     0x00000008UL
#define SYS_WLAN_TIMERS_INT_MASK6_SHIFT    3
#define SYS_WLAN_TIMERS_INT_MASK6_SIGNED   0

#define SYS_WLAN_TIMERS_RES6_MASK          0x00000010UL
#define SYS_WLAN_TIMERS_RES6_SHIFT         4
#define SYS_WLAN_TIMERS_RES6_SIGNED        0

/* Register WLAN_TIMERS_TIM7 (REGWLANTMR) */
#define SYS_WLAN_TIMERS_TIM7               0x0110
#define ABS_SYS_WLAN_TIMERS_TIM7           0x02002310UL

#define SYS_WLAN_TIMERS_INIT_TIMER7_MASK   0xFFFFFFFFUL
#define SYS_WLAN_TIMERS_INIT_TIMER7_SHIFT  0
#define SYS_WLAN_TIMERS_INIT_TIMER7_SIGNED 0

/* Register WLAN_TIMERS_CUR_TIM7 (REGWLANTMR) */
#define SYS_WLAN_TIMERS_CUR_TIM7          0x0114
#define ABS_SYS_WLAN_TIMERS_CUR_TIM7      0x02002314UL

#define SYS_WLAN_TIMERS_CUR_TIMER7_MASK   0xFFFFFFFFUL
#define SYS_WLAN_TIMERS_CUR_TIMER7_SHIFT  0
#define SYS_WLAN_TIMERS_CUR_TIMER7_SIGNED 0

/* Register WLAN_TIMERS_CTRL7 (REGWLANTMR) */
#define SYS_WLAN_TIMERS_CTRL7              0x0118
#define ABS_SYS_WLAN_TIMERS_CTRL7          0x02002318UL

#define SYS_WLAN_TIMERS_ENABLE7_MASK       0x00000001UL
#define SYS_WLAN_TIMERS_ENABLE7_SHIFT      0
#define SYS_WLAN_TIMERS_ENABLE7_SIGNED     0

#define SYS_WLAN_TIMERS_TIMER_MODE7_MASK   0x00000002UL
#define SYS_WLAN_TIMERS_TIMER_MODE7_SHIFT  1
#define SYS_WLAN_TIMERS_TIMER_MODE7_SIGNED 0

#define SYS_WLAN_TIMERS_ONE_SHOT7_MASK     0x00000004UL
#define SYS_WLAN_TIMERS_ONE_SHOT7_SHIFT    2
#define SYS_WLAN_TIMERS_ONE_SHOT7_SIGNED   0

#define SYS_WLAN_TIMERS_INT_MASK7_MASK     0x00000008UL
#define SYS_WLAN_TIMERS_INT_MASK7_SHIFT    3
#define SYS_WLAN_TIMERS_INT_MASK7_SIGNED   0

#define SYS_WLAN_TIMERS_RES7_MASK          0x00000010UL
#define SYS_WLAN_TIMERS_RES7_SHIFT         4
#define SYS_WLAN_TIMERS_RES7_SIGNED        0

/* Register WLAN_TIMERS_TIM8 (REGWLANTMR) */
#define SYS_WLAN_TIMERS_TIM8               0x0120
#define ABS_SYS_WLAN_TIMERS_TIM8           0x02002320UL

#define SYS_WLAN_TIMERS_INIT_TIMER8_MASK   0xFFFFFFFFUL
#define SYS_WLAN_TIMERS_INIT_TIMER8_SHIFT  0
#define SYS_WLAN_TIMERS_INIT_TIMER8_SIGNED 0

/* Register WLAN_TIMERS_CUR_TIM8 (REGWLANTMR) */
#define SYS_WLAN_TIMERS_CUR_TIM8          0x0124
#define ABS_SYS_WLAN_TIMERS_CUR_TIM8      0x02002324UL

#define SYS_WLAN_TIMERS_CUR_TIMER8_MASK   0xFFFFFFFFUL
#define SYS_WLAN_TIMERS_CUR_TIMER8_SHIFT  0
#define SYS_WLAN_TIMERS_CUR_TIMER8_SIGNED 0

/* Register WLAN_TIMERS_CTRL8 (REGWLANTMR) */
#define SYS_WLAN_TIMERS_CTRL8              0x0128
#define ABS_SYS_WLAN_TIMERS_CTRL8          0x02002328UL

#define SYS_WLAN_TIMERS_ENABLE8_MASK       0x00000001UL
#define SYS_WLAN_TIMERS_ENABLE8_SHIFT      0
#define SYS_WLAN_TIMERS_ENABLE8_SIGNED     0

#define SYS_WLAN_TIMERS_TIMER_MODE8_MASK   0x00000002UL
#define SYS_WLAN_TIMERS_TIMER_MODE8_SHIFT  1
#define SYS_WLAN_TIMERS_TIMER_MODE8_SIGNED 0

#define SYS_WLAN_TIMERS_ONE_SHOT8_MASK     0x00000004UL
#define SYS_WLAN_TIMERS_ONE_SHOT8_SHIFT    2
#define SYS_WLAN_TIMERS_ONE_SHOT8_SIGNED   0

#define SYS_WLAN_TIMERS_INT_MASK8_MASK     0x00000008UL
#define SYS_WLAN_TIMERS_INT_MASK8_SHIFT    3
#define SYS_WLAN_TIMERS_INT_MASK8_SIGNED   0

#define SYS_WLAN_TIMERS_RES8_MASK          0x00000010UL
#define SYS_WLAN_TIMERS_RES8_SHIFT         4
#define SYS_WLAN_TIMERS_RES8_SIGNED        0

/* Register WLAN_TIMERS_TIM9 (REGWLANTMR) */
#define SYS_WLAN_TIMERS_TIM9               0x0130
#define ABS_SYS_WLAN_TIMERS_TIM9           0x02002330UL

#define SYS_WLAN_TIMERS_INIT_TIMER9_MASK   0xFFFFFFFFUL
#define SYS_WLAN_TIMERS_INIT_TIMER9_SHIFT  0
#define SYS_WLAN_TIMERS_INIT_TIMER9_SIGNED 0

/* Register WLAN_TIMERS_CUR_TIM9 (REGWLANTMR) */
#define SYS_WLAN_TIMERS_CUR_TIM9          0x0134
#define ABS_SYS_WLAN_TIMERS_CUR_TIM9      0x02002334UL

#define SYS_WLAN_TIMERS_CUR_TIMER9_MASK   0xFFFFFFFFUL
#define SYS_WLAN_TIMERS_CUR_TIMER9_SHIFT  0
#define SYS_WLAN_TIMERS_CUR_TIMER9_SIGNED 0

/* Register WLAN_TIMERS_CTRL9 (REGWLANTMR) */
#define SYS_WLAN_TIMERS_CTRL9              0x0138
#define ABS_SYS_WLAN_TIMERS_CTRL9          0x02002338UL

#define SYS_WLAN_TIMERS_ENABLE9_MASK       0x00000001UL
#define SYS_WLAN_TIMERS_ENABLE9_SHIFT      0
#define SYS_WLAN_TIMERS_ENABLE9_SIGNED     0

#define SYS_WLAN_TIMERS_TIMER_MODE9_MASK   0x00000002UL
#define SYS_WLAN_TIMERS_TIMER_MODE9_SHIFT  1
#define SYS_WLAN_TIMERS_TIMER_MODE9_SIGNED 0

#define SYS_WLAN_TIMERS_ONE_SHOT9_MASK     0x00000004UL
#define SYS_WLAN_TIMERS_ONE_SHOT9_SHIFT    2
#define SYS_WLAN_TIMERS_ONE_SHOT9_SIGNED   0

#define SYS_WLAN_TIMERS_INT_MASK9_MASK     0x00000008UL
#define SYS_WLAN_TIMERS_INT_MASK9_SHIFT    3
#define SYS_WLAN_TIMERS_INT_MASK9_SIGNED   0

#define SYS_WLAN_TIMERS_RES9_MASK          0x00000010UL
#define SYS_WLAN_TIMERS_RES9_SHIFT         4
#define SYS_WLAN_TIMERS_RES9_SIGNED        0

/* Register WLAN_PSMP_TIMER_TIM (REGWLANTMR) */
#define SYS_WLAN_TIMERS_WLAN_PSMP_TIMER_TIM     0x0140
#define ABS_SYS_WLAN_TIMERS_WLAN_PSMP_TIMER_TIM 0x02002340UL

#define SYS_WLAN_TIMERS_TARGET_PSMP_TIME_MASK   0xFFFFFFFFUL
#define SYS_WLAN_TIMERS_TARGET_PSMP_TIME_SHIFT  0
#define SYS_WLAN_TIMERS_TARGET_PSMP_TIME_SIGNED 0

/* Register WLAN_PSMP_TIMER_CUR (REGWLANTMR) */
#define SYS_WLAN_TIMERS_WLAN_PSMP_TIMER_CUR     0x0144
#define ABS_SYS_WLAN_TIMERS_WLAN_PSMP_TIMER_CUR 0x02002344UL

#define SYS_WLAN_TIMERS_PSMP_CUR_TIME_MASK      0xFFFFFFFFUL
#define SYS_WLAN_TIMERS_PSMP_CUR_TIME_SHIFT     0
#define SYS_WLAN_TIMERS_PSMP_CUR_TIME_SIGNED    0

/* Register WLAN_PSMP_TIMER_CTRL (REGWLANTMR) */
#define SYS_WLAN_TIMERS_WLAN_PSMP_TIMER_CTRL     0x0148
#define ABS_SYS_WLAN_TIMERS_WLAN_PSMP_TIMER_CTRL 0x02002348UL

#define SYS_WLAN_TIMERS_ENABLEPSMP_MASK          0x00000001UL
#define SYS_WLAN_TIMERS_ENABLEPSMP_SHIFT         0
#define SYS_WLAN_TIMERS_ENABLEPSMP_SIGNED        0

#define SYS_WLAN_TIMERS_INT_MASK_PSMP_MASK       0x00000002UL
#define SYS_WLAN_TIMERS_INT_MASK_PSMP_SHIFT      1
#define SYS_WLAN_TIMERS_INT_MASK_PSMP_SIGNED     0

#define SYS_WLAN_TIMERS_RESPSMP_MASK             0x00000004UL
#define SYS_WLAN_TIMERS_RESPSMP_SHIFT            2
#define SYS_WLAN_TIMERS_RESPSMP_SIGNED           0

#define SYS_WLAN_TIMERS_RESET_PSMP_TIMER_MASK    0x00000008UL
#define SYS_WLAN_TIMERS_RESET_PSMP_TIMER_SHIFT   3
#define SYS_WLAN_TIMERS_RESET_PSMP_TIMER_SIGNED  0

/* Register WLAN_TIMERS_EDCA_CTRL_AC0 (REGWLANTMR) */
#define SYS_WLAN_TIMERS_EDCA_CTRL_AC0               0x0150
#define ABS_SYS_WLAN_TIMERS_EDCA_CTRL_AC0           0x02002350UL

#define SYS_WLAN_TIMERS_ENABLEAC0_11N_MASK          0x00000001UL
#define SYS_WLAN_TIMERS_ENABLEAC0_11N_SHIFT         0
#define SYS_WLAN_TIMERS_ENABLEAC0_11N_SIGNED        0

#define SYS_WLAN_TIMERS_ENABLE_40MHZ_AC0_MASK       0x00000002UL
#define SYS_WLAN_TIMERS_ENABLE_40MHZ_AC0_SHIFT      1
#define SYS_WLAN_TIMERS_ENABLE_40MHZ_AC0_SIGNED     0

#define SYS_WLAN_TIMERS_ONLY_40MHZ_AC0_MASK         0x00000004UL
#define SYS_WLAN_TIMERS_ONLY_40MHZ_AC0_SHIFT        2
#define SYS_WLAN_TIMERS_ONLY_40MHZ_AC0_SIGNED       0

#define SYS_WLAN_TIMERS_CONTENTION_START_AC0_MASK   0x00000008UL
#define SYS_WLAN_TIMERS_CONTENTION_START_AC0_SHIFT  3
#define SYS_WLAN_TIMERS_CONTENTION_START_AC0_SIGNED 0

/* Register WLAN_TIMERS_SECDIFS_AC0 (REGWLANTMR) */
#define SYS_WLAN_TIMERS_SECDIFS_AC0     0x0154
#define ABS_SYS_WLAN_TIMERS_SECDIFS_AC0 0x02002354UL

#define SYS_WLAN_TIMERS_DIFSAC0_MASK    0x000003FFUL
#define SYS_WLAN_TIMERS_DIFSAC0_SHIFT   0
#define SYS_WLAN_TIMERS_DIFSAC0_SIGNED  0

/* Register WLAN_TIMERS_EDCA_CTRL_AC1 (REGWLANTMR) */
#define SYS_WLAN_TIMERS_EDCA_CTRL_AC1               0x0158
#define ABS_SYS_WLAN_TIMERS_EDCA_CTRL_AC1           0x02002358UL

#define SYS_WLAN_TIMERS_ENABLEAC1_11N_MASK          0x00000001UL
#define SYS_WLAN_TIMERS_ENABLEAC1_11N_SHIFT         0
#define SYS_WLAN_TIMERS_ENABLEAC1_11N_SIGNED        0

#define SYS_WLAN_TIMERS_ENABLE_40MHZ_AC1_MASK       0x00000002UL
#define SYS_WLAN_TIMERS_ENABLE_40MHZ_AC1_SHIFT      1
#define SYS_WLAN_TIMERS_ENABLE_40MHZ_AC1_SIGNED     0

#define SYS_WLAN_TIMERS_ONLY_40MHZ_AC1_MASK         0x00000004UL
#define SYS_WLAN_TIMERS_ONLY_40MHZ_AC1_SHIFT        2
#define SYS_WLAN_TIMERS_ONLY_40MHZ_AC1_SIGNED       0

#define SYS_WLAN_TIMERS_CONTENTION_START_AC1_MASK   0x00000008UL
#define SYS_WLAN_TIMERS_CONTENTION_START_AC1_SHIFT  3
#define SYS_WLAN_TIMERS_CONTENTION_START_AC1_SIGNED 0

/* Register WLAN_TIMERS_SECDIFS_AC1 (REGWLANTMR) */
#define SYS_WLAN_TIMERS_SECDIFS_AC1     0x015C
#define ABS_SYS_WLAN_TIMERS_SECDIFS_AC1 0x0200235CUL

#define SYS_WLAN_TIMERS_DIFSAC1_MASK    0x000003FFUL
#define SYS_WLAN_TIMERS_DIFSAC1_SHIFT   0
#define SYS_WLAN_TIMERS_DIFSAC1_SIGNED  0

/* Register WLAN_TIMERS_EDCA_CTRL_AC2 (REGWLANTMR) */
#define SYS_WLAN_TIMERS_EDCA_CTRL_AC2               0x0160
#define ABS_SYS_WLAN_TIMERS_EDCA_CTRL_AC2           0x02002360UL

#define SYS_WLAN_TIMERS_ENABLEAC2_11N_MASK          0x00000001UL
#define SYS_WLAN_TIMERS_ENABLEAC2_11N_SHIFT         0
#define SYS_WLAN_TIMERS_ENABLEAC2_11N_SIGNED        0

#define SYS_WLAN_TIMERS_ENABLE_40MHZ_AC2_MASK       0x00000002UL
#define SYS_WLAN_TIMERS_ENABLE_40MHZ_AC2_SHIFT      1
#define SYS_WLAN_TIMERS_ENABLE_40MHZ_AC2_SIGNED     0

#define SYS_WLAN_TIMERS_ONLY_40MHZ_AC2_MASK         0x00000004UL
#define SYS_WLAN_TIMERS_ONLY_40MHZ_AC2_SHIFT        2
#define SYS_WLAN_TIMERS_ONLY_40MHZ_AC2_SIGNED       0

#define SYS_WLAN_TIMERS_CONTENTION_START_AC2_MASK   0x00000008UL
#define SYS_WLAN_TIMERS_CONTENTION_START_AC2_SHIFT  3
#define SYS_WLAN_TIMERS_CONTENTION_START_AC2_SIGNED 0

/* Register WLAN_TIMERS_SECDIFS_AC2 (REGWLANTMR) */
#define SYS_WLAN_TIMERS_SECDIFS_AC2     0x0164
#define ABS_SYS_WLAN_TIMERS_SECDIFS_AC2 0x02002364UL

#define SYS_WLAN_TIMERS_DIFSAC2_MASK    0x000003FFUL
#define SYS_WLAN_TIMERS_DIFSAC2_SHIFT   0
#define SYS_WLAN_TIMERS_DIFSAC2_SIGNED  0

/* Register WLAN_TIMERS_EDCA_CTRL_AC3 (REGWLANTMR) */
#define SYS_WLAN_TIMERS_EDCA_CTRL_AC3               0x0168
#define ABS_SYS_WLAN_TIMERS_EDCA_CTRL_AC3           0x02002368UL

#define SYS_WLAN_TIMERS_ENABLEAC3_11N_MASK          0x00000001UL
#define SYS_WLAN_TIMERS_ENABLEAC3_11N_SHIFT         0
#define SYS_WLAN_TIMERS_ENABLEAC3_11N_SIGNED        0

#define SYS_WLAN_TIMERS_ENABLE_40MHZ_AC3_MASK       0x00000002UL
#define SYS_WLAN_TIMERS_ENABLE_40MHZ_AC3_SHIFT      1
#define SYS_WLAN_TIMERS_ENABLE_40MHZ_AC3_SIGNED     0

#define SYS_WLAN_TIMERS_ONLY_40MHZ_AC3_MASK         0x00000004UL
#define SYS_WLAN_TIMERS_ONLY_40MHZ_AC3_SHIFT        2
#define SYS_WLAN_TIMERS_ONLY_40MHZ_AC3_SIGNED       0

#define SYS_WLAN_TIMERS_CONTENTION_START_AC3_MASK   0x00000008UL
#define SYS_WLAN_TIMERS_CONTENTION_START_AC3_SHIFT  3
#define SYS_WLAN_TIMERS_CONTENTION_START_AC3_SIGNED 0

/* Register WLAN_TIMERS_SECDIFS_AC3 (REGWLANTMR) */
#define SYS_WLAN_TIMERS_SECDIFS_AC3     0x016C
#define ABS_SYS_WLAN_TIMERS_SECDIFS_AC3 0x0200236CUL

#define SYS_WLAN_TIMERS_DIFSAC3_MASK    0x000003FFUL
#define SYS_WLAN_TIMERS_DIFSAC3_SHIFT   0
#define SYS_WLAN_TIMERS_DIFSAC3_SIGNED  0

/* Register WLAN_TIMERS_EDCA_CTRL_BCN (REGWLANTMR) */
#define SYS_WLAN_TIMERS_EDCA_CTRL_BCN               0x0170
#define ABS_SYS_WLAN_TIMERS_EDCA_CTRL_BCN           0x02002370UL

#define SYS_WLAN_TIMERS_ENABLEBCN_11N_MASK          0x00000001UL
#define SYS_WLAN_TIMERS_ENABLEBCN_11N_SHIFT         0
#define SYS_WLAN_TIMERS_ENABLEBCN_11N_SIGNED        0

#define SYS_WLAN_TIMERS_ENABLE_40MHZ_BCN_MASK       0x00000002UL
#define SYS_WLAN_TIMERS_ENABLE_40MHZ_BCN_SHIFT      1
#define SYS_WLAN_TIMERS_ENABLE_40MHZ_BCN_SIGNED     0

#define SYS_WLAN_TIMERS_ONLY_40MHZ_BCN_MASK         0x00000004UL
#define SYS_WLAN_TIMERS_ONLY_40MHZ_BCN_SHIFT        2
#define SYS_WLAN_TIMERS_ONLY_40MHZ_BCN_SIGNED       0

#define SYS_WLAN_TIMERS_CONTENTION_START_BCN_MASK   0x00000008UL
#define SYS_WLAN_TIMERS_CONTENTION_START_BCN_SHIFT  3
#define SYS_WLAN_TIMERS_CONTENTION_START_BCN_SIGNED 0

/* Register WLAN_TIMERS_SECDIFS_BCN (REGWLANTMR) */
#define SYS_WLAN_TIMERS_SECDIFS_BCN     0x0174
#define ABS_SYS_WLAN_TIMERS_SECDIFS_BCN 0x02002374UL

#define SYS_WLAN_TIMERS_DIFSBCN_MASK    0x000003FFUL
#define SYS_WLAN_TIMERS_DIFSBCN_SHIFT   0
#define SYS_WLAN_TIMERS_DIFSBCN_SIGNED  0

/* Register WLAN_TIMERS_EDCA_CH_WIN_STATUS (REGWLANTMR) */
#define SYS_WLAN_TIMERS_EDCA_CH_WIN_STATUS     0x0178
#define ABS_SYS_WLAN_TIMERS_EDCA_CH_WIN_STATUS 0x02002378UL

#define SYS_WLAN_TIMERS_CHANNEL_WON_AC0_MASK   0x00000001UL
#define SYS_WLAN_TIMERS_CHANNEL_WON_AC0_SHIFT  0
#define SYS_WLAN_TIMERS_CHANNEL_WON_AC0_SIGNED 0

#define SYS_WLAN_TIMERS_CHANNEL_WON_AC1_MASK   0x00000002UL
#define SYS_WLAN_TIMERS_CHANNEL_WON_AC1_SHIFT  1
#define SYS_WLAN_TIMERS_CHANNEL_WON_AC1_SIGNED 0

#define SYS_WLAN_TIMERS_CHANNEL_WON_AC2_MASK   0x00000004UL
#define SYS_WLAN_TIMERS_CHANNEL_WON_AC2_SHIFT  2
#define SYS_WLAN_TIMERS_CHANNEL_WON_AC2_SIGNED 0

#define SYS_WLAN_TIMERS_CHANNEL_WON_AC3_MASK   0x00000008UL
#define SYS_WLAN_TIMERS_CHANNEL_WON_AC3_SHIFT  3
#define SYS_WLAN_TIMERS_CHANNEL_WON_AC3_SIGNED 0

#define SYS_WLAN_TIMERS_CHANNEL_WON_BCN_MASK   0x00000010UL
#define SYS_WLAN_TIMERS_CHANNEL_WON_BCN_SHIFT  4
#define SYS_WLAN_TIMERS_CHANNEL_WON_BCN_SIGNED 0

/* Register DVBH_RS_CONTROL (REGREDSOL) */
#define SYS_RS_CONTROL            0x0000
#define ABS_SYS_RS_CONTROL        0x02002400UL

#define SYS_RS_RSDEN_MASK         0x00000001UL
#define SYS_RS_RSDEN_SHIFT        0
#define SYS_RS_RSDEN_SIGNED       0

#define SYS_RS_TABSZ0_MASK        0x00000300UL
#define SYS_RS_TABSZ0_SHIFT       8
#define SYS_RS_TABSZ0_SIGNED      0

#define SYS_RS_TABSZ1_MASK        0x00003000UL
#define SYS_RS_TABSZ1_SHIFT       12
#define SYS_RS_TABSZ1_SIGNED      0

#define SYS_RS_TABSZ2_MASK        0x00030000UL
#define SYS_RS_TABSZ2_SHIFT       16
#define SYS_RS_TABSZ2_SIGNED      0

#define SYS_RS_TABSZ3_MASK        0x00300000UL
#define SYS_RS_TABSZ3_SHIFT       20
#define SYS_RS_TABSZ3_SIGNED      0

#define SYS_RS_SHADOWCIREN_MASK   0x02000000UL
#define SYS_RS_SHADOWCIREN_SHIFT  25
#define SYS_RS_SHADOWCIREN_SIGNED 0

/* Register DVBH_RS_CONTROL2 (REGREDSOL) */
#define SYS_RS_CONTROL2        0x0004
#define ABS_SYS_RS_CONTROL2    0x02002404UL

#define SYS_RS_SOFTRES_MASK    0x00000001UL
#define SYS_RS_SOFTRES_SHIFT   0
#define SYS_RS_SOFTRES_SIGNED  0

#define SYS_RS_RS0START_MASK   0x00000010UL
#define SYS_RS_RS0START_SHIFT  4
#define SYS_RS_RS0START_SIGNED 0

#define SYS_RS_RS1START_MASK   0x00000020UL
#define SYS_RS_RS1START_SHIFT  5
#define SYS_RS_RS1START_SIGNED 0

#define SYS_RS_RS2START_MASK   0x00000040UL
#define SYS_RS_RS2START_SHIFT  6
#define SYS_RS_RS2START_SIGNED 0

#define SYS_RS_RS3START_MASK   0x00000080UL
#define SYS_RS_RS3START_SHIFT  7
#define SYS_RS_RS3START_SIGNED 0

/* Register DVBH_RS_STATUS (REGREDSOL) */
#define SYS_RS_STATUS            0x0008
#define ABS_SYS_RS_STATUS        0x02002408UL

#define SYS_RS_RS_TABRDY_MASK    0x0000000FUL
#define SYS_RS_RS_TABRDY_SHIFT   0
#define SYS_RS_RS_TABRDY_SIGNED  0

#define SYS_RS_RS_ACTIVE_MASK    0x000000F0UL
#define SYS_RS_RS_ACTIVE_SHIFT   4
#define SYS_RS_RS_ACTIVE_SIGNED  0

#define SYS_RS_RS_ERROR_MASK     0x00000F00UL
#define SYS_RS_RS_ERROR_SHIFT    8
#define SYS_RS_RS_ERROR_SIGNED   0

#define SYS_RS_RS_CORRUPT_MASK   0x0000F000UL
#define SYS_RS_RS_CORRUPT_SHIFT  12
#define SYS_RS_RS_CORRUPT_SIGNED 0

#define SYS_RS_RS_ERROW_MASK     0x07FF0000UL
#define SYS_RS_RS_ERROW_SHIFT    16
#define SYS_RS_RS_ERROW_SIGNED   0

/* Register DVBH_RS_INTEN (REGREDSOL) */
#define SYS_RS_INTEN               0x000C
#define ABS_SYS_RS_INTEN           0x0200240CUL

#define SYS_RS_RS_RDYIE_MASK       0x0000000FUL
#define SYS_RS_RS_RDYIE_SHIFT      0
#define SYS_RS_RS_RDYIE_SIGNED     0

#define SYS_RS_RS_ERRIE_MASK       0x00000F00UL
#define SYS_RS_RS_ERRIE_SHIFT      8
#define SYS_RS_RS_ERRIE_SIGNED     0

#define SYS_RS_RS_CORRUPTIE_MASK   0x0000F000UL
#define SYS_RS_RS_CORRUPTIE_SHIFT  12
#define SYS_RS_RS_CORRUPTIE_SIGNED 0

#define SYS_RS_EXTINTEN_MASK       0x80000000UL
#define SYS_RS_EXTINTEN_SHIFT      31
#define SYS_RS_EXTINTEN_SIGNED     0

/* Register DVBH_RS_INTCLR (REGREDSOL) */
#define SYS_RS_INTCLR              0x0010
#define ABS_SYS_RS_INTCLR          0x02002410UL

#define SYS_RS_RS_TABCL_MASK       0x0000000FUL
#define SYS_RS_RS_TABCL_SHIFT      0
#define SYS_RS_RS_TABCL_SIGNED     0

#define SYS_RS_RS_ACTCL_MASK       0x000000F0UL
#define SYS_RS_RS_ACTCL_SHIFT      4
#define SYS_RS_RS_ACTCL_SIGNED     0

#define SYS_RS_RS_ERRCL_MASK       0x00000F00UL
#define SYS_RS_RS_ERRCL_SHIFT      8
#define SYS_RS_RS_ERRCL_SIGNED     0

#define SYS_RS_RS_CORRUPTCL_MASK   0x0000F000UL
#define SYS_RS_RS_CORRUPTCL_SHIFT  12
#define SYS_RS_RS_CORRUPTCL_SIGNED 0

/* Register DVBH_RS_BUFBASEADDR0 (REGREDSOL) */
#define SYS_RS_BUFBASEADDR0     0x0014
#define ABS_SYS_RS_BUFBASEADDR0 0x02002414UL

#define SYS_RS_RS_BUF_A0_MASK   0x003FFFFCUL
#define SYS_RS_RS_BUF_A0_SHIFT  2
#define SYS_RS_RS_BUF_A0_SIGNED 0

/* Register DVBH_RS_BUFBASEADDR1 (REGREDSOL) */
#define SYS_RS_BUFBASEADDR1     0x0018
#define ABS_SYS_RS_BUFBASEADDR1 0x02002418UL

#define SYS_RS_RS_BUF_A1_MASK   0x003FFFFCUL
#define SYS_RS_RS_BUF_A1_SHIFT  2
#define SYS_RS_RS_BUF_A1_SIGNED 0

/* Register DVBH_RS_BUFBASEADDR2 (REGREDSOL) */
#define SYS_RS_BUFBASEADDR2     0x001C
#define ABS_SYS_RS_BUFBASEADDR2 0x0200241CUL

#define SYS_RS_RS_BUF_A2_MASK   0x003FFFFCUL
#define SYS_RS_RS_BUF_A2_SHIFT  2
#define SYS_RS_RS_BUF_A2_SIGNED 0

/* Register DVBH_RS_BUFBASEADDR3 (REGREDSOL) */
#define SYS_RS_BUFBASEADDR3     0x0020
#define ABS_SYS_RS_BUFBASEADDR3 0x02002420UL

#define SYS_RS_RS_BUF_A3_MASK   0x003FFFFCUL
#define SYS_RS_RS_BUF_A3_SHIFT  2
#define SYS_RS_RS_BUF_A3_SIGNED 0

/* Register DVBH_RS_RLEBASEADDR0 (REGREDSOL) */
#define SYS_RS_RLEBASEADDR0         0x0024
#define ABS_SYS_RS_RLEBASEADDR0     0x02002424UL

#define SYS_RS_RS_RLE_BUF_A0_MASK   0x001FFFFCUL
#define SYS_RS_RS_RLE_BUF_A0_SHIFT  2
#define SYS_RS_RS_RLE_BUF_A0_SIGNED 0

/* Register DVBH_RS_RLEBASEADDR1 (REGREDSOL) */
#define SYS_RS_RLEBASEADDR1         0x0028
#define ABS_SYS_RS_RLEBASEADDR1     0x02002428UL

#define SYS_RS_RS_RLE_BUF_A1_MASK   0x001FFFFCUL
#define SYS_RS_RS_RLE_BUF_A1_SHIFT  2
#define SYS_RS_RS_RLE_BUF_A1_SIGNED 0

/* Register DVBH_RS_RLEBASEADDR2 (REGREDSOL) */
#define SYS_RS_RLEBASEADDR2         0x002C
#define ABS_SYS_RS_RLEBASEADDR2     0x0200242CUL

#define SYS_RS_RS_RLE_BUF_A2_MASK   0x001FFFFCUL
#define SYS_RS_RS_RLE_BUF_A2_SHIFT  2
#define SYS_RS_RS_RLE_BUF_A2_SIGNED 0

/* Register DVBH_RS_RLEBASEADDR3 (REGREDSOL) */
#define SYS_RS_RLEBASEADDR3         0x0030
#define ABS_SYS_RS_RLEBASEADDR3     0x02002430UL

#define SYS_RS_RS_RLE_BUF_A3_MASK   0x001FFFFCUL
#define SYS_RS_RS_RLE_BUF_A3_SHIFT  2
#define SYS_RS_RS_RLE_BUF_A3_SIGNED 0

/* Register DVBH_RS_ERASUREH0 (REGREDSOL) */
#define SYS_RS_ERASUREH0         0x0034
#define ABS_SYS_RS_ERASUREH0     0x02002434UL

#define SYS_RS_ERASURE_H0_MASK   0xFFFFFFFFUL
#define SYS_RS_ERASURE_H0_SHIFT  0
#define SYS_RS_ERASURE_H0_SIGNED 0

/* Register DVBH_RS_ERASUREH1 (REGREDSOL) */
#define SYS_RS_ERASUREH1         0x0038
#define ABS_SYS_RS_ERASUREH1     0x02002438UL

#define SYS_RS_ERASURE_H1_MASK   0xFFFFFFFFUL
#define SYS_RS_ERASURE_H1_SHIFT  0
#define SYS_RS_ERASURE_H1_SIGNED 0

/* Register DVBH_RS_ERASUREH2 (REGREDSOL) */
#define SYS_RS_ERASUREH2         0x003C
#define ABS_SYS_RS_ERASUREH2     0x0200243CUL

#define SYS_RS_ERASURE_H2_MASK   0xFFFFFFFFUL
#define SYS_RS_ERASURE_H2_SHIFT  0
#define SYS_RS_ERASURE_H2_SIGNED 0

/* Register DVBH_RS_ERASUREH3 (REGREDSOL) */
#define SYS_RS_ERASUREH3         0x0040
#define ABS_SYS_RS_ERASUREH3     0x02002440UL

#define SYS_RS_ERASURE_H3_MASK   0xFFFFFFFFUL
#define SYS_RS_ERASURE_H3_SHIFT  0
#define SYS_RS_ERASURE_H3_SIGNED 0

/* Register DVBH_RS_ERASUREL0 (REGREDSOL) */
#define SYS_RS_ERASUREL0         0x0044
#define ABS_SYS_RS_ERASUREL0     0x02002444UL

#define SYS_RS_ERASURE_L0_MASK   0xFFFFFFFFUL
#define SYS_RS_ERASURE_L0_SHIFT  0
#define SYS_RS_ERASURE_L0_SIGNED 0

/* Register DVBH_RS_ERASUREL1 (REGREDSOL) */
#define SYS_RS_ERASUREL1         0x0048
#define ABS_SYS_RS_ERASUREL1     0x02002448UL

#define SYS_RS_ERASURE_L1_MASK   0xFFFFFFFFUL
#define SYS_RS_ERASURE_L1_SHIFT  0
#define SYS_RS_ERASURE_L1_SIGNED 0

/* Register DVBH_RS_ERASUREL2 (REGREDSOL) */
#define SYS_RS_ERASUREL2         0x004C
#define ABS_SYS_RS_ERASUREL2     0x0200244CUL

#define SYS_RS_ERASURE_L2_MASK   0xFFFFFFFFUL
#define SYS_RS_ERASURE_L2_SHIFT  0
#define SYS_RS_ERASURE_L2_SIGNED 0

/* Register DVBH_RS_ERASUREL3 (REGREDSOL) */
#define SYS_RS_ERASUREL3         0x0050
#define ABS_SYS_RS_ERASUREL3     0x02002450UL

#define SYS_RS_ERASURE_L3_MASK   0xFFFFFFFFUL
#define SYS_RS_ERASURE_L3_SHIFT  0
#define SYS_RS_ERASURE_L3_SIGNED 0

/* Register DVBH_RS_PADDING0 (REGREDSOL) */
#define SYS_RS_PADDING0           0x0054
#define ABS_SYS_RS_PADDING0       0x02002454UL

#define SYS_RS_RS_PADDING0_MASK   0x000000FFUL
#define SYS_RS_RS_PADDING0_SHIFT  0
#define SYS_RS_RS_PADDING0_SIGNED 0

#define SYS_RS_RS_TABBOUD0_MASK   0x00000100UL
#define SYS_RS_RS_TABBOUD0_SHIFT  8
#define SYS_RS_RS_TABBOUD0_SIGNED 0

#define SYS_RS_RS_RLEOVFL0_MASK   0x00000200UL
#define SYS_RS_RS_RLEOVFL0_SHIFT  9
#define SYS_RS_RS_RLEOVFL0_SIGNED 0

#define SYS_RS_RS_RLECNT0_MASK    0x003FF000UL
#define SYS_RS_RS_RLECNT0_SHIFT   12
#define SYS_RS_RS_RLECNT0_SIGNED  0

/* Register DVBH_RS_PADDING1 (REGREDSOL) */
#define SYS_RS_PADDING1           0x0058
#define ABS_SYS_RS_PADDING1       0x02002458UL

#define SYS_RS_RS_PADDING1_MASK   0x000000FFUL
#define SYS_RS_RS_PADDING1_SHIFT  0
#define SYS_RS_RS_PADDING1_SIGNED 0

#define SYS_RS_RS_TABBOUD1_MASK   0x00000100UL
#define SYS_RS_RS_TABBOUD1_SHIFT  8
#define SYS_RS_RS_TABBOUD1_SIGNED 0

#define SYS_RS_RS_RLEOVFL1_MASK   0x00000200UL
#define SYS_RS_RS_RLEOVFL1_SHIFT  9
#define SYS_RS_RS_RLEOVFL1_SIGNED 0

#define SYS_RS_RS_RLECNT1_MASK    0x003FF000UL
#define SYS_RS_RS_RLECNT1_SHIFT   12
#define SYS_RS_RS_RLECNT1_SIGNED  0

/* Register DVBH_RS_PADDING2 (REGREDSOL) */
#define SYS_RS_PADDING2           0x005C
#define ABS_SYS_RS_PADDING2       0x0200245CUL

#define SYS_RS_RS_PADDING2_MASK   0x000000FFUL
#define SYS_RS_RS_PADDING2_SHIFT  0
#define SYS_RS_RS_PADDING2_SIGNED 0

#define SYS_RS_RS_TABBOUD2_MASK   0x00000100UL
#define SYS_RS_RS_TABBOUD2_SHIFT  8
#define SYS_RS_RS_TABBOUD2_SIGNED 0

#define SYS_RS_RS_RLEOVFL2_MASK   0x00000200UL
#define SYS_RS_RS_RLEOVFL2_SHIFT  9
#define SYS_RS_RS_RLEOVFL2_SIGNED 0

#define SYS_RS_RS_RLECNT2_MASK    0x003FF000UL
#define SYS_RS_RS_RLECNT2_SHIFT   12
#define SYS_RS_RS_RLECNT2_SIGNED  0

/* Register DVBH_RS_PADDING3 (REGREDSOL) */
#define SYS_RS_PADDING3           0x0060
#define ABS_SYS_RS_PADDING3       0x02002460UL

#define SYS_RS_RS_PADDING3_MASK   0x000000FFUL
#define SYS_RS_RS_PADDING3_SHIFT  0
#define SYS_RS_RS_PADDING3_SIGNED 0

#define SYS_RS_RS_TABBOUD3_MASK   0x00000100UL
#define SYS_RS_RS_TABBOUD3_SHIFT  8
#define SYS_RS_RS_TABBOUD3_SIGNED 0

#define SYS_RS_RS_RLEOVFL3_MASK   0x00000200UL
#define SYS_RS_RS_RLEOVFL3_SHIFT  9
#define SYS_RS_RS_RLEOVFL3_SIGNED 0

#define SYS_RS_RS_RLECNT3_MASK    0x003FF000UL
#define SYS_RS_RS_RLECNT3_SHIFT   12
#define SYS_RS_RS_RLECNT3_SIGNED  0

/* Register DVBH_RS_STATS0 (REGREDSOL) */
#define SYS_RS_STATS0          0x0064
#define ABS_SYS_RS_STATS0      0x02002464UL

#define SYS_RS_DEC_ERR0_MASK   0x0000FFFFUL
#define SYS_RS_DEC_ERR0_SHIFT  0
#define SYS_RS_DEC_ERR0_SIGNED 0

#define SYS_RS_COR_ERR0_MASK   0xFFFF0000UL
#define SYS_RS_COR_ERR0_SHIFT  16
#define SYS_RS_COR_ERR0_SIGNED 0

/* Register DVBH_RS_STATS1 (REGREDSOL) */
#define SYS_RS_STATS1          0x0068
#define ABS_SYS_RS_STATS1      0x02002468UL

#define SYS_RS_DEC_ERR1_MASK   0x0000FFFFUL
#define SYS_RS_DEC_ERR1_SHIFT  0
#define SYS_RS_DEC_ERR1_SIGNED 0

#define SYS_RS_COR_ERR1_MASK   0xFFFF0000UL
#define SYS_RS_COR_ERR1_SHIFT  16
#define SYS_RS_COR_ERR1_SIGNED 0

/* Register DVBH_RS_STATS2 (REGREDSOL) */
#define SYS_RS_STATS2          0x006C
#define ABS_SYS_RS_STATS2      0x0200246CUL

#define SYS_RS_DEC_ERR2_MASK   0x0000FFFFUL
#define SYS_RS_DEC_ERR2_SHIFT  0
#define SYS_RS_DEC_ERR2_SIGNED 0

#define SYS_RS_COR_ERR2_MASK   0xFFFF0000UL
#define SYS_RS_COR_ERR2_SHIFT  16
#define SYS_RS_COR_ERR2_SIGNED 0

/* Register DVBH_RS_STATS3 (REGREDSOL) */
#define SYS_RS_STATS3          0x0070
#define ABS_SYS_RS_STATS3      0x02002470UL

#define SYS_RS_DEC_ERR3_MASK   0x0000FFFFUL
#define SYS_RS_DEC_ERR3_SHIFT  0
#define SYS_RS_DEC_ERR3_SIGNED 0

#define SYS_RS_COR_ERR3_MASK   0xFFFF0000UL
#define SYS_RS_COR_ERR3_SHIFT  16
#define SYS_RS_COR_ERR3_SIGNED 0

/* Register DVBH_TSD_RS_FEC_BASE_COL0 (REGREDSOL) */
#define SYS_RS_DVBH_TSD_RS_FEC_BASE_COL0     0x0090
#define ABS_SYS_RS_DVBH_TSD_RS_FEC_BASE_COL0 0x02002490UL

#define SYS_RS_RS_FEC_BASE_COL0_MASK         0x000000FFUL
#define SYS_RS_RS_FEC_BASE_COL0_SHIFT        0
#define SYS_RS_RS_FEC_BASE_COL0_SIGNED       0

/* Register DVBH_TSD_RS_FEC_BASE_COL1 (REGREDSOL) */
#define SYS_RS_DVBH_TSD_RS_FEC_BASE_COL1     0x0094
#define ABS_SYS_RS_DVBH_TSD_RS_FEC_BASE_COL1 0x02002494UL

#define SYS_RS_RS_FEC_BASE_COL1_MASK         0x000000FFUL
#define SYS_RS_RS_FEC_BASE_COL1_SHIFT        0
#define SYS_RS_RS_FEC_BASE_COL1_SIGNED       0

/* Register DVBH_TSD_RS_FEC_BASE_COL2 (REGREDSOL) */
#define SYS_RS_DVBH_TSD_RS_FEC_BASE_COL2     0x0098
#define ABS_SYS_RS_DVBH_TSD_RS_FEC_BASE_COL2 0x02002498UL

#define SYS_RS_RS_FEC_BASE_COL2_MASK         0x000000FFUL
#define SYS_RS_RS_FEC_BASE_COL2_SHIFT        0
#define SYS_RS_RS_FEC_BASE_COL2_SIGNED       0

/* Register DVBH_TSD_RS_FEC_BASE_COL3 (REGREDSOL) */
#define SYS_RS_DVBH_TSD_RS_FEC_BASE_COL3     0x009C
#define ABS_SYS_RS_DVBH_TSD_RS_FEC_BASE_COL3 0x0200249CUL

#define SYS_RS_RS_FEC_BASE_COL3_MASK         0x000000FFUL
#define SYS_RS_RS_FEC_BASE_COL3_SHIFT        0
#define SYS_RS_RS_FEC_BASE_COL3_SIGNED       0

/* Register DVBH_STC_CONTROL (REGSTCONT) */
#define SYS_STC_CONTROL              0x0000
#define ABS_SYS_STC_CONTROL          0x02002C00UL

#define SYS_STC_STCEN_MASK           0x00000001UL
#define SYS_STC_STCEN_SHIFT          0
#define SYS_STC_STCEN_SIGNED         0

#define SYS_STC_FINE_COUNT_EN_MASK   0x00000002UL
#define SYS_STC_FINE_COUNT_EN_SHIFT  1
#define SYS_STC_FINE_COUNT_EN_SIGNED 0

#define SYS_STC_TSEN0_MASK           0x00000010UL
#define SYS_STC_TSEN0_SHIFT          4
#define SYS_STC_TSEN0_SIGNED         0

#define SYS_STC_TSEN1_MASK           0x00000020UL
#define SYS_STC_TSEN1_SHIFT          5
#define SYS_STC_TSEN1_SIGNED         0

#define SYS_STC_TSEN2_MASK           0x00000040UL
#define SYS_STC_TSEN2_SHIFT          6
#define SYS_STC_TSEN2_SIGNED         0

#define SYS_STC_TSEN3_MASK           0x00000080UL
#define SYS_STC_TSEN3_SHIFT          7
#define SYS_STC_TSEN3_SIGNED         0

/* Register DVBH_STC_SOFTRES (REGSTCONT) */
#define SYS_STC_SOFTRES        0x0004
#define ABS_SYS_STC_SOFTRES    0x02002C04UL

#define SYS_STC_SOFTRES_MASK   0x00000001UL
#define SYS_STC_SOFTRES_SHIFT  0
#define SYS_STC_SOFTRES_SIGNED 0

/* Register DVBH_STC_STATUS (REGSTCONT) */
#define SYS_STC_STATUS            0x0008
#define ABS_SYS_STC_STATUS        0x02002C08UL

#define SYS_STC_STC_STRATV_MASK   0x0000000FUL
#define SYS_STC_STC_STRATV_SHIFT  0
#define SYS_STC_STC_STRATV_SIGNED 0

#define SYS_STC_STC_START_MASK    0x000000F0UL
#define SYS_STC_STC_START_SHIFT   4
#define SYS_STC_STC_START_SIGNED  0

#define SYS_STC_STC_TIMEO_MASK    0x00000F00UL
#define SYS_STC_STC_TIMEO_SHIFT   8
#define SYS_STC_STC_TIMEO_SIGNED  0

#define SYS_STC_STC_GEN0_MASK     0x00001000UL
#define SYS_STC_STC_GEN0_SHIFT    12
#define SYS_STC_STC_GEN0_SIGNED   0

#define SYS_STC_STC_GEN1_MASK     0x00002000UL
#define SYS_STC_STC_GEN1_SHIFT    13
#define SYS_STC_STC_GEN1_SIGNED   0

/* Register DVBH_STC_INTEN (REGSTCONT) */
#define SYS_STC_INTEN               0x000C
#define ABS_SYS_STC_INTEN           0x02002C0CUL

#define SYS_STC_STC_START_IE_MASK   0x000000F0UL
#define SYS_STC_STC_START_IE_SHIFT  4
#define SYS_STC_STC_START_IE_SIGNED 0

#define SYS_STC_STC_TIMEO_IE_MASK   0x00000F00UL
#define SYS_STC_STC_TIMEO_IE_SHIFT  8
#define SYS_STC_STC_TIMEO_IE_SIGNED 0

#define SYS_STC_STC_GEN0_IE_MASK    0x00001000UL
#define SYS_STC_STC_GEN0_IE_SHIFT   12
#define SYS_STC_STC_GEN0_IE_SIGNED  0

#define SYS_STC_STC_GEN1_IE_MASK    0x00002000UL
#define SYS_STC_STC_GEN1_IE_SHIFT   13
#define SYS_STC_STC_GEN1_IE_SIGNED  0

#define SYS_STC_EXTINTEN_MASK       0x80000000UL
#define SYS_STC_EXTINTEN_SHIFT      31
#define SYS_STC_EXTINTEN_SIGNED     0

/* Register DVBH_STC_INTCLR (REGSTCONT) */
#define SYS_STC_INTCLR              0x0010
#define ABS_SYS_STC_INTCLR          0x02002C10UL

#define SYS_STC_STC_START_CL_MASK   0x000000F0UL
#define SYS_STC_STC_START_CL_SHIFT  4
#define SYS_STC_STC_START_CL_SIGNED 0

#define SYS_STC_STC_TIMEO_CL_MASK   0x00000F00UL
#define SYS_STC_STC_TIMEO_CL_SHIFT  8
#define SYS_STC_STC_TIMEO_CL_SIGNED 0

#define SYS_STC_STC_GEN0_CL_MASK    0x00001000UL
#define SYS_STC_STC_GEN0_CL_SHIFT   12
#define SYS_STC_STC_GEN0_CL_SIGNED  0

#define SYS_STC_STC_GEN1_CL_MASK    0x00002000UL
#define SYS_STC_STC_GEN1_CL_SHIFT   13
#define SYS_STC_STC_GEN1_CL_SIGNED  0

/* Register DVBH_STC_SYS_COUNT (REGSTCONT) */
#define SYS_STC_SYS_COUNT             0x0014
#define ABS_SYS_STC_SYS_COUNT         0x02002C14UL

#define SYS_STC_SYS_COUNT_MASK        0x0000FFFFUL
#define SYS_STC_SYS_COUNT_SHIFT       0
#define SYS_STC_SYS_COUNT_SIGNED      0

#define SYS_STC_FINE_SYS_COUNT_MASK   0x3FFF0000UL
#define SYS_STC_FINE_SYS_COUNT_SHIFT  16
#define SYS_STC_FINE_SYS_COUNT_SIGNED 0

/* Register DVBH_STC_SYS_COUNT_DIV (REGSTCONT) */
#define SYS_STC_SYS_COUNT_DIV        0x0018
#define ABS_SYS_STC_SYS_COUNT_DIV    0x02002C18UL

#define SYS_STC_SYS_COUNT_DIV_MASK   0x003FFFFFUL
#define SYS_STC_SYS_COUNT_DIV_SHIFT  0
#define SYS_STC_SYS_COUNT_DIV_SIGNED 0

/* Register DVBH_STC_DELTA_TIME0 (REGSTCONT) */
#define SYS_STC_DELTA_TIME0       0x0020
#define ABS_SYS_STC_DELTA_TIME0   0x02002C20UL

#define SYS_STC_RTP_DELTA0_MASK   0x00000FFFUL
#define SYS_STC_RTP_DELTA0_SHIFT  0
#define SYS_STC_RTP_DELTA0_SIGNED 0

/* Register DVBH_STC_DELTA_TIME1 (REGSTCONT) */
#define SYS_STC_DELTA_TIME1       0x0024
#define ABS_SYS_STC_DELTA_TIME1   0x02002C24UL

#define SYS_STC_RTP_DELTA1_MASK   0x00000FFFUL
#define SYS_STC_RTP_DELTA1_SHIFT  0
#define SYS_STC_RTP_DELTA1_SIGNED 0

/* Register DVBH_STC_DELTA_TIME2 (REGSTCONT) */
#define SYS_STC_DELTA_TIME2       0x0028
#define ABS_SYS_STC_DELTA_TIME2   0x02002C28UL

#define SYS_STC_RTP_DELTA2_MASK   0x00000FFFUL
#define SYS_STC_RTP_DELTA2_SHIFT  0
#define SYS_STC_RTP_DELTA2_SIGNED 0

/* Register DVBH_STC_DELTA_TIME3 (REGSTCONT) */
#define SYS_STC_DELTA_TIME3       0x002C
#define ABS_SYS_STC_DELTA_TIME3   0x02002C2CUL

#define SYS_STC_RTP_DELTA3_MASK   0x00000FFFUL
#define SYS_STC_RTP_DELTA3_SHIFT  0
#define SYS_STC_RTP_DELTA3_SIGNED 0

/* Register DVBH_STC_CURRENT_TIME0 (REGSTCONT) */
#define SYS_STC_CURRENT_TIME0       0x0030
#define ABS_SYS_STC_CURRENT_TIME0   0x02002C30UL

#define SYS_STC_RTP_CURRENT0_MASK   0x0000FFFFUL
#define SYS_STC_RTP_CURRENT0_SHIFT  0
#define SYS_STC_RTP_CURRENT0_SIGNED 0

/* Register DVBH_STC_CURRENT_TIME1 (REGSTCONT) */
#define SYS_STC_CURRENT_TIME1       0x0034
#define ABS_SYS_STC_CURRENT_TIME1   0x02002C34UL

#define SYS_STC_RTP_CURRENT1_MASK   0x0000FFFFUL
#define SYS_STC_RTP_CURRENT1_SHIFT  0
#define SYS_STC_RTP_CURRENT1_SIGNED 0

/* Register DVBH_STC_CURRENT_TIME2 (REGSTCONT) */
#define SYS_STC_CURRENT_TIME2       0x0038
#define ABS_SYS_STC_CURRENT_TIME2   0x02002C38UL

#define SYS_STC_RTP_CURRENT2_MASK   0x0000FFFFUL
#define SYS_STC_RTP_CURRENT2_SHIFT  0
#define SYS_STC_RTP_CURRENT2_SIGNED 0

/* Register DVBH_STC_CURRENT_TIME3 (REGSTCONT) */
#define SYS_STC_CURRENT_TIME3       0x003C
#define ABS_SYS_STC_CURRENT_TIME3   0x02002C3CUL

#define SYS_STC_RTP_CURRENT3_MASK   0x0000FFFFUL
#define SYS_STC_RTP_CURRENT3_SHIFT  0
#define SYS_STC_RTP_CURRENT3_SIGNED 0

/* Register DVBH_STC_EVENT_TIMING0 (REGSTCONT) */
#define SYS_STC_EVENT_TIMING0     0x0040
#define ABS_SYS_STC_EVENT_TIMING0 0x02002C40UL

#define SYS_STC_MPE_TIMEO0_MASK   0x0000FFFFUL
#define SYS_STC_MPE_TIMEO0_SHIFT  0
#define SYS_STC_MPE_TIMEO0_SIGNED 0

#define SYS_STC_MPE_START0_MASK   0xFFFF0000UL
#define SYS_STC_MPE_START0_SHIFT  16
#define SYS_STC_MPE_START0_SIGNED 0

/* Register DVBH_STC_EVENT_TIMING1 (REGSTCONT) */
#define SYS_STC_EVENT_TIMING1     0x0044
#define ABS_SYS_STC_EVENT_TIMING1 0x02002C44UL

#define SYS_STC_MPE_TIMEO1_MASK   0x0000FFFFUL
#define SYS_STC_MPE_TIMEO1_SHIFT  0
#define SYS_STC_MPE_TIMEO1_SIGNED 0

#define SYS_STC_MPE_START1_MASK   0xFFFF0000UL
#define SYS_STC_MPE_START1_SHIFT  16
#define SYS_STC_MPE_START1_SIGNED 0

/* Register DVBH_STC_EVENT_TIMING2 (REGSTCONT) */
#define SYS_STC_EVENT_TIMING2     0x0048
#define ABS_SYS_STC_EVENT_TIMING2 0x02002C48UL

#define SYS_STC_MPE_TIMEO2_MASK   0x0000FFFFUL
#define SYS_STC_MPE_TIMEO2_SHIFT  0
#define SYS_STC_MPE_TIMEO2_SIGNED 0

#define SYS_STC_MPE_START2_MASK   0xFFFF0000UL
#define SYS_STC_MPE_START2_SHIFT  16
#define SYS_STC_MPE_START2_SIGNED 0

/* Register DVBH_STC_EVENT_TIMING3 (REGSTCONT) */
#define SYS_STC_EVENT_TIMING3     0x004C
#define ABS_SYS_STC_EVENT_TIMING3 0x02002C4CUL

#define SYS_STC_MPE_TIMEO3_MASK   0x0000FFFFUL
#define SYS_STC_MPE_TIMEO3_SHIFT  0
#define SYS_STC_MPE_TIMEO3_SIGNED 0

#define SYS_STC_MPE_START3_MASK   0xFFFF0000UL
#define SYS_STC_MPE_START3_SHIFT  16
#define SYS_STC_MPE_START3_SIGNED 0

/* Register DVBH_STC_GEN_TIMING0 (REGSTCONT) */
#define SYS_STC_GEN_TIMING0      0x0050
#define ABS_SYS_STC_GEN_TIMING0  0x02002C50UL

#define SYS_STC_GEN_TIME0_MASK   0x0000FFFFUL
#define SYS_STC_GEN_TIME0_SHIFT  0
#define SYS_STC_GEN_TIME0_SIGNED 0

/* Register DVBH_STC_GEN_TIMING1 (REGSTCONT) */
#define SYS_STC_GEN_TIMING1      0x0054
#define ABS_SYS_STC_GEN_TIMING1  0x02002C54UL

#define SYS_STC_GEN_TIME1_MASK   0x0000FFFFUL
#define SYS_STC_GEN_TIME1_SHIFT  0
#define SYS_STC_GEN_TIME1_SIGNED 0

/* Register SCP_START_EVENT (REGSTCONT) */
#define SYS_STC_SCP_START_EVENT       0x0058
#define ABS_SYS_STC_SCP_START_EVENT   0x02002C58UL

#define SYS_STC_SCP_START_TIME_MASK   0x3FFFFFFFUL
#define SYS_STC_SCP_START_TIME_SHIFT  0
#define SYS_STC_SCP_START_TIME_SIGNED 0

/* Register COFDM_SYMBOL_START_TIME (REGSTCONT) */
#define SYS_STC_COFDM_SYMBOL_START_TIME     0x0060
#define ABS_SYS_STC_COFDM_SYMBOL_START_TIME 0x02002C60UL

#define SYS_STC_CS_START_TIME_MASK          0x3FFFFFFFUL
#define SYS_STC_CS_START_TIME_SHIFT         0
#define SYS_STC_CS_START_TIME_SIGNED        0

/* Register COFDM_SYMBOL_COUNT (REGSTCONT) */
#define SYS_STC_COFDM_SYMBOL_COUNT     0x0064
#define ABS_SYS_STC_COFDM_SYMBOL_COUNT 0x02002C64UL

#define SYS_STC_SYM_COUNT_L_MASK       0x000000FFUL
#define SYS_STC_SYM_COUNT_L_SHIFT      0
#define SYS_STC_SYM_COUNT_L_SIGNED     0

#define SYS_STC_SYM_COUNT_MASK         0x00FF0000UL
#define SYS_STC_SYM_COUNT_SHIFT        16
#define SYS_STC_SYM_COUNT_SIGNED       0

/* Register CRYPTO_CONTROL (REGCRYPTO) */
#define SYS_CRYPTO_CONTROL      0x0000
#define ABS_SYS_CRYPTO_CONTROL  0x02002D00UL

#define SYS_CRYPTO_RESET_MASK   0x00000001UL
#define SYS_CRYPTO_RESET_SHIFT  0
#define SYS_CRYPTO_RESET_SIGNED 0

/* Register CRYPTO_DESC0_CMD (REGCRYPTO) */
#define SYS_CRYPTO_DESC0_CMD               0x0004
#define ABS_SYS_CRYPTO_DESC0_CMD           0x02002D04UL

#define SYS_CRYPTO_DESC0_FIRST_CMD_MASK    0x00001FFFUL
#define SYS_CRYPTO_DESC0_FIRST_CMD_SHIFT   0
#define SYS_CRYPTO_DESC0_FIRST_CMD_SIGNED  0

#define SYS_CRYPTO_DESC0_SECOND_CMD_MASK   0x1FFF0000UL
#define SYS_CRYPTO_DESC0_SECOND_CMD_SHIFT  16
#define SYS_CRYPTO_DESC0_SECOND_CMD_SIGNED 0

/* Register CRYPTO_DESC1_CMD (REGCRYPTO) */
#define SYS_CRYPTO_DESC1_CMD               0x0008
#define ABS_SYS_CRYPTO_DESC1_CMD           0x02002D08UL

#define SYS_CRYPTO_DESC1_FIRST_CMD_MASK    0x00001FFFUL
#define SYS_CRYPTO_DESC1_FIRST_CMD_SHIFT   0
#define SYS_CRYPTO_DESC1_FIRST_CMD_SIGNED  0

#define SYS_CRYPTO_DESC1_SECOND_CMD_MASK   0x1FFF0000UL
#define SYS_CRYPTO_DESC1_SECOND_CMD_SHIFT  16
#define SYS_CRYPTO_DESC1_SECOND_CMD_SIGNED 0

/* Register CRYPTO_DESC0_STATUS (REGCRYPTO) */
#define SYS_CRYPTO_DESC0_STATUS        0x000C
#define ABS_SYS_CRYPTO_DESC0_STATUS    0x02002D0CUL

#define SYS_CRYPTO_DESC0_STATUS_MASK   0x000000FFUL
#define SYS_CRYPTO_DESC0_STATUS_SHIFT  0
#define SYS_CRYPTO_DESC0_STATUS_SIGNED 0

/* Register CRYPTO_DESC1_STATUS (REGCRYPTO) */
#define SYS_CRYPTO_DESC1_STATUS        0x0010
#define ABS_SYS_CRYPTO_DESC1_STATUS    0x02002D10UL

#define SYS_CRYPTO_DESC1_STATUS_MASK   0x000000FFUL
#define SYS_CRYPTO_DESC1_STATUS_SHIFT  0
#define SYS_CRYPTO_DESC1_STATUS_SIGNED 0

/* Register CRYPTO_DESC0_MIC_0 (REGCRYPTO) */
#define SYS_CRYPTO_DESC0_MIC_0             0x0014
#define ABS_SYS_CRYPTO_DESC0_MIC_0         0x02002D14UL

#define SYS_CRYPTO_DESC0_MIC_BYTE_0_MASK   0x000000FFUL
#define SYS_CRYPTO_DESC0_MIC_BYTE_0_SHIFT  0
#define SYS_CRYPTO_DESC0_MIC_BYTE_0_SIGNED 0

#define SYS_CRYPTO_DESC0_MIC_BYTE_1_MASK   0x0000FF00UL
#define SYS_CRYPTO_DESC0_MIC_BYTE_1_SHIFT  8
#define SYS_CRYPTO_DESC0_MIC_BYTE_1_SIGNED 0

#define SYS_CRYPTO_DESC0_MIC_BYTE_2_MASK   0x00FF0000UL
#define SYS_CRYPTO_DESC0_MIC_BYTE_2_SHIFT  16
#define SYS_CRYPTO_DESC0_MIC_BYTE_2_SIGNED 0

#define SYS_CRYPTO_DESC0_MIC_BYTE_3_MASK   0xFF000000UL
#define SYS_CRYPTO_DESC0_MIC_BYTE_3_SHIFT  24
#define SYS_CRYPTO_DESC0_MIC_BYTE_3_SIGNED 0

/* Register CRYPTO_DESC0_MIC_1 (REGCRYPTO) */
#define SYS_CRYPTO_DESC0_MIC_1             0x0018
#define ABS_SYS_CRYPTO_DESC0_MIC_1         0x02002D18UL

#define SYS_CRYPTO_DESC0_MIC_BYTE_4_MASK   0x000000FFUL
#define SYS_CRYPTO_DESC0_MIC_BYTE_4_SHIFT  0
#define SYS_CRYPTO_DESC0_MIC_BYTE_4_SIGNED 0

#define SYS_CRYPTO_DESC0_MIC_BYTE_5_MASK   0x0000FF00UL
#define SYS_CRYPTO_DESC0_MIC_BYTE_5_SHIFT  8
#define SYS_CRYPTO_DESC0_MIC_BYTE_5_SIGNED 0

#define SYS_CRYPTO_DESC0_MIC_BYTE_6_MASK   0x00FF0000UL
#define SYS_CRYPTO_DESC0_MIC_BYTE_6_SHIFT  16
#define SYS_CRYPTO_DESC0_MIC_BYTE_6_SIGNED 0

#define SYS_CRYPTO_DESC0_MIC_BYTE_7_MASK   0xFF000000UL
#define SYS_CRYPTO_DESC0_MIC_BYTE_7_SHIFT  24
#define SYS_CRYPTO_DESC0_MIC_BYTE_7_SIGNED 0

/* Register CRYPTO_DESC1_MIC_0 (REGCRYPTO) */
#define SYS_CRYPTO_DESC1_MIC_0             0x001C
#define ABS_SYS_CRYPTO_DESC1_MIC_0         0x02002D1CUL

#define SYS_CRYPTO_DESC1_MIC_BYTE_0_MASK   0x000000FFUL
#define SYS_CRYPTO_DESC1_MIC_BYTE_0_SHIFT  0
#define SYS_CRYPTO_DESC1_MIC_BYTE_0_SIGNED 0

#define SYS_CRYPTO_DESC1_MIC_BYTE_1_MASK   0x0000FF00UL
#define SYS_CRYPTO_DESC1_MIC_BYTE_1_SHIFT  8
#define SYS_CRYPTO_DESC1_MIC_BYTE_1_SIGNED 0

#define SYS_CRYPTO_DESC1_MIC_BYTE_2_MASK   0x00FF0000UL
#define SYS_CRYPTO_DESC1_MIC_BYTE_2_SHIFT  16
#define SYS_CRYPTO_DESC1_MIC_BYTE_2_SIGNED 0

#define SYS_CRYPTO_DESC1_MIC_BYTE_3_MASK   0xFF000000UL
#define SYS_CRYPTO_DESC1_MIC_BYTE_3_SHIFT  24
#define SYS_CRYPTO_DESC1_MIC_BYTE_3_SIGNED 0

/* Register CRYPTO_DESC1_MIC_1 (REGCRYPTO) */
#define SYS_CRYPTO_DESC1_MIC_1             0x0020
#define ABS_SYS_CRYPTO_DESC1_MIC_1         0x02002D20UL

#define SYS_CRYPTO_DESC1_MIC_BYTE_4_MASK   0x000000FFUL
#define SYS_CRYPTO_DESC1_MIC_BYTE_4_SHIFT  0
#define SYS_CRYPTO_DESC1_MIC_BYTE_4_SIGNED 0

#define SYS_CRYPTO_DESC1_MIC_BYTE_5_MASK   0x0000FF00UL
#define SYS_CRYPTO_DESC1_MIC_BYTE_5_SHIFT  8
#define SYS_CRYPTO_DESC1_MIC_BYTE_5_SIGNED 0

#define SYS_CRYPTO_DESC1_MIC_BYTE_6_MASK   0x00FF0000UL
#define SYS_CRYPTO_DESC1_MIC_BYTE_6_SHIFT  16
#define SYS_CRYPTO_DESC1_MIC_BYTE_6_SIGNED 0

#define SYS_CRYPTO_DESC1_MIC_BYTE_7_MASK   0xFF000000UL
#define SYS_CRYPTO_DESC1_MIC_BYTE_7_SHIFT  24
#define SYS_CRYPTO_DESC1_MIC_BYTE_7_SIGNED 0

/* Register CRYPTO_IRQ_ENABLE (REGCRYPTO) */
#define SYS_CRYPTO_IRQ_ENABLE              0x0024
#define ABS_SYS_CRYPTO_IRQ_ENABLE          0x02002D24UL

#define SYS_CRYPTO_DESC0_IRQ_ENABLE_MASK   0x00000001UL
#define SYS_CRYPTO_DESC0_IRQ_ENABLE_SHIFT  0
#define SYS_CRYPTO_DESC0_IRQ_ENABLE_SIGNED 0

#define SYS_CRYPTO_DESC1_IRQ_ENABLE_MASK   0x00000002UL
#define SYS_CRYPTO_DESC1_IRQ_ENABLE_SHIFT  1
#define SYS_CRYPTO_DESC1_IRQ_ENABLE_SIGNED 0

/* Register CRYPTO_IRQ_PENDING (REGCRYPTO) */
#define SYS_CRYPTO_IRQ_PENDING              0x0028
#define ABS_SYS_CRYPTO_IRQ_PENDING          0x02002D28UL

#define SYS_CRYPTO_DESC0_IRQ_PENDING_MASK   0x00000001UL
#define SYS_CRYPTO_DESC0_IRQ_PENDING_SHIFT  0
#define SYS_CRYPTO_DESC0_IRQ_PENDING_SIGNED 0

#define SYS_CRYPTO_DESC1_IRQ_PENDING_MASK   0x00000002UL
#define SYS_CRYPTO_DESC1_IRQ_PENDING_SHIFT  1
#define SYS_CRYPTO_DESC1_IRQ_PENDING_SIGNED 0

/* Register CRYPTO_IRQ_CLEAR (REGCRYPTO) */
#define SYS_CRYPTO_IRQ_CLEAR              0x002C
#define ABS_SYS_CRYPTO_IRQ_CLEAR          0x02002D2CUL

#define SYS_CRYPTO_DESC0_IRQ_CLEAR_MASK   0x00000001UL
#define SYS_CRYPTO_DESC0_IRQ_CLEAR_SHIFT  0
#define SYS_CRYPTO_DESC0_IRQ_CLEAR_SIGNED 0

#define SYS_CRYPTO_DESC1_IRQ_CLEAR_MASK   0x00000002UL
#define SYS_CRYPTO_DESC1_IRQ_CLEAR_SHIFT  1
#define SYS_CRYPTO_DESC1_IRQ_CLEAR_SIGNED 0

/* Register CRYPTO_DESC_ADDR (REGCRYPTO) */
#define SYS_CRYPTO_DESC_ADDR              0x0030
#define ABS_SYS_CRYPTO_DESC_ADDR          0x02002D30UL

#define SYS_CRYPTO_DESC_ADDR_START_MASK   0x0000003FUL
#define SYS_CRYPTO_DESC_ADDR_START_SHIFT  0
#define SYS_CRYPTO_DESC_ADDR_START_SIGNED 0

/* Register CRYPTO_DESC_DATA (REGCRYPTO) */
#define SYS_CRYPTO_DESC_DATA        0x0034
#define ABS_SYS_CRYPTO_DESC_DATA    0x02002D34UL

#define SYS_CRYPTO_DESC_DATA_MASK   0xFFFFFFFFUL
#define SYS_CRYPTO_DESC_DATA_SHIFT  0
#define SYS_CRYPTO_DESC_DATA_SIGNED 0

/* Register CRYPTO_CRC_0_STATUS (REGCRYPTO) */
#define SYS_CRYPTO_CRC_0_STATUS       0x0038
#define ABS_SYS_CRYPTO_CRC_0_STATUS   0x02002D38UL

#define SYS_CRYPTO_CRC_0_VALUE_MASK   0xFFFFFFFFUL
#define SYS_CRYPTO_CRC_0_VALUE_SHIFT  0
#define SYS_CRYPTO_CRC_0_VALUE_SIGNED 0

/* Register CRYPTO_CRC_1_STATUS (REGCRYPTO) */
#define SYS_CRYPTO_CRC_1_STATUS       0x003C
#define ABS_SYS_CRYPTO_CRC_1_STATUS   0x02002D3CUL

#define SYS_CRYPTO_CRC_1_VALUE_MASK   0xFFFFFFFFUL
#define SYS_CRYPTO_CRC_1_VALUE_SHIFT  0
#define SYS_CRYPTO_CRC_1_VALUE_SIGNED 0

/* Register ARBITRATION_HOLD_OFF_1 (REGPHYWAY) */
#define SYS_PHYWAY_ARBITRATION_HOLD_OFF_1     0x0000
#define ABS_SYS_PHYWAY_ARBITRATION_HOLD_OFF_1 0x02002E00UL

#define SYS_PHYWAY_BULK_HOLDOFF_MASK          0x0000000FUL
#define SYS_PHYWAY_BULK_HOLDOFF_SHIFT         0
#define SYS_PHYWAY_BULK_HOLDOFF_SIGNED        0

#define SYS_PHYWAY_SYSBUS_HOLDOFF_MASK        0x000000F0UL
#define SYS_PHYWAY_SYSBUS_HOLDOFF_SHIFT       4
#define SYS_PHYWAY_SYSBUS_HOLDOFF_SIGNED      0

#define SYS_PHYWAY_MASTER_MCP_HOLDOFF_MASK    0x00000F00UL
#define SYS_PHYWAY_MASTER_MCP_HOLDOFF_SHIFT   8
#define SYS_PHYWAY_MASTER_MCP_HOLDOFF_SIGNED  0

#define SYS_PHYWAY_UCCDMA3_HOLDOFF_MASK       0x0000F000UL
#define SYS_PHYWAY_UCCDMA3_HOLDOFF_SHIFT      12
#define SYS_PHYWAY_UCCDMA3_HOLDOFF_SIGNED     0

#define SYS_PHYWAY_UCCDMA2_HOLDOFF_MASK       0x000F0000UL
#define SYS_PHYWAY_UCCDMA2_HOLDOFF_SHIFT      16
#define SYS_PHYWAY_UCCDMA2_HOLDOFF_SIGNED     0

#define SYS_PHYWAY_UCCDMA1_HOLDOFF_MASK       0x00F00000UL
#define SYS_PHYWAY_UCCDMA1_HOLDOFF_SHIFT      20
#define SYS_PHYWAY_UCCDMA1_HOLDOFF_SIGNED     0

#define SYS_PHYWAY_UCCDMA0_HOLDOFF_MASK       0x0F000000UL
#define SYS_PHYWAY_UCCDMA0_HOLDOFF_SHIFT      24
#define SYS_PHYWAY_UCCDMA0_HOLDOFF_SIGNED     0

#define SYS_PHYWAY_SLAVE_MCP_HOLDOFF_MASK     0xF0000000UL
#define SYS_PHYWAY_SLAVE_MCP_HOLDOFF_SHIFT    28
#define SYS_PHYWAY_SLAVE_MCP_HOLDOFF_SIGNED   0

/* Register ARBITRATION_PRIORITY_1 (REGPHYWAY) */
#define SYS_PHYWAY_ARBITRATION_PRIORITY_1     0x0004
#define ABS_SYS_PHYWAY_ARBITRATION_PRIORITY_1 0x02002E04UL

#define SYS_PHYWAY_BULK_PRIORITY_MASK         0x0000000FUL
#define SYS_PHYWAY_BULK_PRIORITY_SHIFT        0
#define SYS_PHYWAY_BULK_PRIORITY_SIGNED       0

#define SYS_PHYWAY_SYSBUS_PRIORITY_MASK       0x000000F0UL
#define SYS_PHYWAY_SYSBUS_PRIORITY_SHIFT      4
#define SYS_PHYWAY_SYSBUS_PRIORITY_SIGNED     0

#define SYS_PHYWAY_MASTER_MCP_PRIORITY_MASK   0x00000F00UL
#define SYS_PHYWAY_MASTER_MCP_PRIORITY_SHIFT  8
#define SYS_PHYWAY_MASTER_MCP_PRIORITY_SIGNED 0

#define SYS_PHYWAY_UCCDMA3_PRIORITY_MASK      0x0000F000UL
#define SYS_PHYWAY_UCCDMA3_PRIORITY_SHIFT     12
#define SYS_PHYWAY_UCCDMA3_PRIORITY_SIGNED    0

#define SYS_PHYWAY_UCCDMA2_PRIORITY_MASK      0x000F0000UL
#define SYS_PHYWAY_UCCDMA2_PRIORITY_SHIFT     16
#define SYS_PHYWAY_UCCDMA2_PRIORITY_SIGNED    0

#define SYS_PHYWAY_UCCDMA1_PRIORITY_MASK      0x00F00000UL
#define SYS_PHYWAY_UCCDMA1_PRIORITY_SHIFT     20
#define SYS_PHYWAY_UCCDMA1_PRIORITY_SIGNED    0

#define SYS_PHYWAY_UCCDMA0_PRIORITY_MASK      0x0F000000UL
#define SYS_PHYWAY_UCCDMA0_PRIORITY_SHIFT     24
#define SYS_PHYWAY_UCCDMA0_PRIORITY_SIGNED    0

#define SYS_PHYWAY_SLAVE_MCP_PRIORITY_MASK    0xF0000000UL
#define SYS_PHYWAY_SLAVE_MCP_PRIORITY_SHIFT   28
#define SYS_PHYWAY_SLAVE_MCP_PRIORITY_SIGNED  0

/* Register DLL_CONTROL (REGPHYWAY) */
#define SYS_PHYWAY_DLL_CONTROL          0x0008
#define ABS_SYS_PHYWAY_DLL_CONTROL      0x02002E08UL

#define SYS_PHYWAY_TIMEOUT_COUNT_MASK   0x000003FFUL
#define SYS_PHYWAY_TIMEOUT_COUNT_SHIFT  0
#define SYS_PHYWAY_TIMEOUT_COUNT_SIGNED 0

/* Register PHYWAY_CONTROL (REGPHYWAY) */
#define SYS_PHYWAY_PHYWAY_CONTROL           0x000C
#define ABS_SYS_PHYWAY_PHYWAY_CONTROL       0x02002E0CUL

#define SYS_PHYWAY_DLL_PULSED_RESET_MASK    0x01000000UL
#define SYS_PHYWAY_DLL_PULSED_RESET_SHIFT   24
#define SYS_PHYWAY_DLL_PULSED_RESET_SIGNED  0

#define SYS_PHYWAY_DLL_LATCHED_RESET_MASK   0x02000000UL
#define SYS_PHYWAY_DLL_LATCHED_RESET_SHIFT  25
#define SYS_PHYWAY_DLL_LATCHED_RESET_SIGNED 0

#define SYS_PHYWAY_TL_PULSED_RESET_MASK     0x04000000UL
#define SYS_PHYWAY_TL_PULSED_RESET_SHIFT    26
#define SYS_PHYWAY_TL_PULSED_RESET_SIGNED   0

#define SYS_PHYWAY_TL_LATCHED_RESET_MASK    0x08000000UL
#define SYS_PHYWAY_TL_LATCHED_RESET_SHIFT   27
#define SYS_PHYWAY_TL_LATCHED_RESET_SIGNED  0

#define SYS_PHYWAY_PHYWAY_ENABLE_MASK       0x80000000UL
#define SYS_PHYWAY_PHYWAY_ENABLE_SHIFT      31
#define SYS_PHYWAY_PHYWAY_ENABLE_SIGNED     0

/* Register SYSTEM_BUS_COMMAND (REGPHYWAY) */
#define SYS_PHYWAY_SYSTEM_BUS_COMMAND      0x0010
#define ABS_SYS_PHYWAY_SYSTEM_BUS_COMMAND  0x02002E10UL

#define SYS_PHYWAY_SYSBUS_ACC_ADDR_MASK    0x0000FFFFUL
#define SYS_PHYWAY_SYSBUS_ACC_ADDR_SHIFT   0
#define SYS_PHYWAY_SYSBUS_ACC_ADDR_SIGNED  0

#define SYS_PHYWAY_SYSBUS_REQ_RDNWR_MASK   0x40000000UL
#define SYS_PHYWAY_SYSBUS_REQ_RDNWR_SHIFT  30
#define SYS_PHYWAY_SYSBUS_REQ_RDNWR_SIGNED 0

#define SYS_PHYWAY_SYSBUS_REQ_VAL_MASK     0x80000000UL
#define SYS_PHYWAY_SYSBUS_REQ_VAL_SHIFT    31
#define SYS_PHYWAY_SYSBUS_REQ_VAL_SIGNED   0

/* Register SYSTEM_BUS_WRITE_DATA (REGPHYWAY) */
#define SYS_PHYWAY_SYSTEM_BUS_WRITE_DATA     0x0014
#define ABS_SYS_PHYWAY_SYSTEM_BUS_WRITE_DATA 0x02002E14UL

#define SYS_PHYWAY_SYSBUS_REQ_WDATA_MASK     0xFFFFFFFFUL
#define SYS_PHYWAY_SYSBUS_REQ_WDATA_SHIFT    0
#define SYS_PHYWAY_SYSBUS_REQ_WDATA_SIGNED   0

/* Register SYSTEM_BUS_READ_DATA (REGPHYWAY) */
#define SYS_PHYWAY_SYSTEM_BUS_READ_DATA     0x001C
#define ABS_SYS_PHYWAY_SYSTEM_BUS_READ_DATA 0x02002E1CUL

#define SYS_PHYWAY_SYSBUS_REQ_RDATA_MASK    0xFFFFFFFFUL
#define SYS_PHYWAY_SYSBUS_REQ_RDATA_SHIFT   0
#define SYS_PHYWAY_SYSBUS_REQ_RDATA_SIGNED  0

/* Register INTERRUPT_STATUS (REGPHYWAY) */
#define SYS_PHYWAY_INTERRUPT_STATUS               0x0020
#define ABS_SYS_PHYWAY_INTERRUPT_STATUS           0x02002E20UL

#define SYS_PHYWAY_SYSBUS_REQEN_IRQ_STATUS_MASK   0x00000001UL
#define SYS_PHYWAY_SYSBUS_REQEN_IRQ_STATUS_SHIFT  0
#define SYS_PHYWAY_SYSBUS_REQEN_IRQ_STATUS_SIGNED 0

#define SYS_PHYWAY_SYSBUS_RDVAL_IRQ_STATUS_MASK   0x00000002UL
#define SYS_PHYWAY_SYSBUS_RDVAL_IRQ_STATUS_SHIFT  1
#define SYS_PHYWAY_SYSBUS_RDVAL_IRQ_STATUS_SIGNED 0

#define SYS_PHYWAY_TRIGGER_0_STATUS_MASK          0x00000004UL
#define SYS_PHYWAY_TRIGGER_0_STATUS_SHIFT         2
#define SYS_PHYWAY_TRIGGER_0_STATUS_SIGNED        0

#define SYS_PHYWAY_TRIGGER_1_STATUS_MASK          0x00000008UL
#define SYS_PHYWAY_TRIGGER_1_STATUS_SHIFT         3
#define SYS_PHYWAY_TRIGGER_1_STATUS_SIGNED        0

#define SYS_PHYWAY_TRIGGER_2_STATUS_MASK          0x00000010UL
#define SYS_PHYWAY_TRIGGER_2_STATUS_SHIFT         4
#define SYS_PHYWAY_TRIGGER_2_STATUS_SIGNED        0

#define SYS_PHYWAY_TRIGGER_3_STATUS_MASK          0x00000020UL
#define SYS_PHYWAY_TRIGGER_3_STATUS_SHIFT         5
#define SYS_PHYWAY_TRIGGER_3_STATUS_SIGNED        0

/* Register INTERRUPT_ENABLE (REGPHYWAY) */
#define SYS_PHYWAY_INTERRUPT_ENABLE               0x0024
#define ABS_SYS_PHYWAY_INTERRUPT_ENABLE           0x02002E24UL

#define SYS_PHYWAY_SYSBUS_REQEN_IRQ_ENABLE_MASK   0x00000001UL
#define SYS_PHYWAY_SYSBUS_REQEN_IRQ_ENABLE_SHIFT  0
#define SYS_PHYWAY_SYSBUS_REQEN_IRQ_ENABLE_SIGNED 0

#define SYS_PHYWAY_SYSBUS_RDVAL_IRQ_ENABLE_MASK   0x00000002UL
#define SYS_PHYWAY_SYSBUS_RDVAL_IRQ_ENABLE_SHIFT  1
#define SYS_PHYWAY_SYSBUS_RDVAL_IRQ_ENABLE_SIGNED 0

#define SYS_PHYWAY_TRIGGER_0_ENABLE_MASK          0x00000004UL
#define SYS_PHYWAY_TRIGGER_0_ENABLE_SHIFT         2
#define SYS_PHYWAY_TRIGGER_0_ENABLE_SIGNED        0

#define SYS_PHYWAY_TRIGGER_1_ENABLE_MASK          0x00000008UL
#define SYS_PHYWAY_TRIGGER_1_ENABLE_SHIFT         3
#define SYS_PHYWAY_TRIGGER_1_ENABLE_SIGNED        0

#define SYS_PHYWAY_TRIGGER_2_ENABLE_MASK          0x00000010UL
#define SYS_PHYWAY_TRIGGER_2_ENABLE_SHIFT         4
#define SYS_PHYWAY_TRIGGER_2_ENABLE_SIGNED        0

#define SYS_PHYWAY_TRIGGER_3_ENABLE_MASK          0x00000020UL
#define SYS_PHYWAY_TRIGGER_3_ENABLE_SHIFT         5
#define SYS_PHYWAY_TRIGGER_3_ENABLE_SIGNED        0

/* Register INTERRUPT_CLEAR (REGPHYWAY) */
#define SYS_PHYWAY_INTERRUPT_CLEAR               0x0028
#define ABS_SYS_PHYWAY_INTERRUPT_CLEAR           0x02002E28UL

#define SYS_PHYWAY_SYSBUS_REQEN_IRQ_CLEAR_MASK   0x00000001UL
#define SYS_PHYWAY_SYSBUS_REQEN_IRQ_CLEAR_SHIFT  0
#define SYS_PHYWAY_SYSBUS_REQEN_IRQ_CLEAR_SIGNED 0

#define SYS_PHYWAY_SYSBUS_RDVAL_IRQ_CLEAR_MASK   0x00000002UL
#define SYS_PHYWAY_SYSBUS_RDVAL_IRQ_CLEAR_SHIFT  1
#define SYS_PHYWAY_SYSBUS_RDVAL_IRQ_CLEAR_SIGNED 0

#define SYS_PHYWAY_TRIGGER_0_CLEAR_MASK          0x00000004UL
#define SYS_PHYWAY_TRIGGER_0_CLEAR_SHIFT         2
#define SYS_PHYWAY_TRIGGER_0_CLEAR_SIGNED        0

#define SYS_PHYWAY_TRIGGER_1_CLEAR_MASK          0x00000008UL
#define SYS_PHYWAY_TRIGGER_1_CLEAR_SHIFT         3
#define SYS_PHYWAY_TRIGGER_1_CLEAR_SIGNED        0

#define SYS_PHYWAY_TRIGGER_2_CLEAR_MASK          0x00000010UL
#define SYS_PHYWAY_TRIGGER_2_CLEAR_SHIFT         4
#define SYS_PHYWAY_TRIGGER_2_CLEAR_SIGNED        0

#define SYS_PHYWAY_TRIGGER_3_CLEAR_MASK          0x00000020UL
#define SYS_PHYWAY_TRIGGER_3_CLEAR_SHIFT         5
#define SYS_PHYWAY_TRIGGER_3_CLEAR_SIGNED        0

/* Register DIAGNOSTIC_CLK_GATING (REGPHYWAY) */
#define SYS_PHYWAY_DIAGNOSTIC_CLK_GATING     0x002C
#define ABS_SYS_PHYWAY_DIAGNOSTIC_CLK_GATING 0x02002E2CUL

#define SYS_PHYWAY_DIAG_CLK_GATING_MASK      0x00000001UL
#define SYS_PHYWAY_DIAG_CLK_GATING_SHIFT     0
#define SYS_PHYWAY_DIAG_CLK_GATING_SIGNED    0

/* Register SYSBUS_DIAGNOSTIC_STATUS_1 (REGPHYWAY) */
#define SYS_PHYWAY_SYSBUS_DIAGNOSTIC_STATUS_1     0x0030
#define ABS_SYS_PHYWAY_SYSBUS_DIAGNOSTIC_STATUS_1 0x02002E30UL

#define SYS_PHYWAY_SYSBUS_TOTAL_OCC_MASK          0x0000FFFFUL
#define SYS_PHYWAY_SYSBUS_TOTAL_OCC_SHIFT         0
#define SYS_PHYWAY_SYSBUS_TOTAL_OCC_SIGNED        0

#define SYS_PHYWAY_SYSBUS_NUM_TRANS_MASK          0xFFFF0000UL
#define SYS_PHYWAY_SYSBUS_NUM_TRANS_SHIFT         16
#define SYS_PHYWAY_SYSBUS_NUM_TRANS_SIGNED        0

/* Register SYSBUS_DIAGNOSTIC_STATUS_2 (REGPHYWAY) */
#define SYS_PHYWAY_SYSBUS_DIAGNOSTIC_STATUS_2     0x0034
#define ABS_SYS_PHYWAY_SYSBUS_DIAGNOSTIC_STATUS_2 0x02002E34UL

#define SYS_PHYWAY_SYSBUS_MAX_TRANS_MASK          0x000000FFUL
#define SYS_PHYWAY_SYSBUS_MAX_TRANS_SHIFT         0
#define SYS_PHYWAY_SYSBUS_MAX_TRANS_SIGNED        0

#define SYS_PHYWAY_SYSBUS_TOTAL_TRANS_MASK        0xFFFFFF00UL
#define SYS_PHYWAY_SYSBUS_TOTAL_TRANS_SHIFT       8
#define SYS_PHYWAY_SYSBUS_TOTAL_TRANS_SIGNED      0

/* Register SLAVE_MCP_DIAGNOSTIC_STATUS_1 (REGPHYWAY) */
#define SYS_PHYWAY_SLAVE_MCP_DIAGNOSTIC_STATUS_1     0x0038
#define ABS_SYS_PHYWAY_SLAVE_MCP_DIAGNOSTIC_STATUS_1 0x02002E38UL

#define SYS_PHYWAY_SLAVE_MCP_TOTAL_OCC_MASK          0x0000FFFFUL
#define SYS_PHYWAY_SLAVE_MCP_TOTAL_OCC_SHIFT         0
#define SYS_PHYWAY_SLAVE_MCP_TOTAL_OCC_SIGNED        0

#define SYS_PHYWAY_SLAVE_MCP_NUM_TRANS_MASK          0xFFFF0000UL
#define SYS_PHYWAY_SLAVE_MCP_NUM_TRANS_SHIFT         16
#define SYS_PHYWAY_SLAVE_MCP_NUM_TRANS_SIGNED        0

/* Register SLAVE_MCP_DIAGNOSTIC_STATUS_2 (REGPHYWAY) */
#define SYS_PHYWAY_SLAVE_MCP_DIAGNOSTIC_STATUS_2     0x003C
#define ABS_SYS_PHYWAY_SLAVE_MCP_DIAGNOSTIC_STATUS_2 0x02002E3CUL

#define SYS_PHYWAY_SLAVE_MCP_MAX_TRANS_MASK          0x000000FFUL
#define SYS_PHYWAY_SLAVE_MCP_MAX_TRANS_SHIFT         0
#define SYS_PHYWAY_SLAVE_MCP_MAX_TRANS_SIGNED        0

#define SYS_PHYWAY_SLAVE_MCP_TOTAL_TRANS_MASK        0xFFFFFF00UL
#define SYS_PHYWAY_SLAVE_MCP_TOTAL_TRANS_SHIFT       8
#define SYS_PHYWAY_SLAVE_MCP_TOTAL_TRANS_SIGNED      0

/* Register UCCDMA0_DIAGNOSTIC_STATUS_1 (REGPHYWAY) */
#define SYS_PHYWAY_UCCDMA0_DIAGNOSTIC_STATUS_1     0x0040
#define ABS_SYS_PHYWAY_UCCDMA0_DIAGNOSTIC_STATUS_1 0x02002E40UL

#define SYS_PHYWAY_UCCDMA0_TOTAL_OCC_MASK          0x0000FFFFUL
#define SYS_PHYWAY_UCCDMA0_TOTAL_OCC_SHIFT         0
#define SYS_PHYWAY_UCCDMA0_TOTAL_OCC_SIGNED        0

#define SYS_PHYWAY_UCCDMA0_NUM_TRANS_MASK          0xFFFF0000UL
#define SYS_PHYWAY_UCCDMA0_NUM_TRANS_SHIFT         16
#define SYS_PHYWAY_UCCDMA0_NUM_TRANS_SIGNED        0

/* Register UCCDMA0_DIAGNOSTIC_STATUS_2 (REGPHYWAY) */
#define SYS_PHYWAY_UCCDMA0_DIAGNOSTIC_STATUS_2     0x0044
#define ABS_SYS_PHYWAY_UCCDMA0_DIAGNOSTIC_STATUS_2 0x02002E44UL

#define SYS_PHYWAY_UCCDMA0_MAX_TRANS_MASK          0x000000FFUL
#define SYS_PHYWAY_UCCDMA0_MAX_TRANS_SHIFT         0
#define SYS_PHYWAY_UCCDMA0_MAX_TRANS_SIGNED        0

#define SYS_PHYWAY_UCCDMA0_TOTAL_TRANS_MASK        0xFFFFFF00UL
#define SYS_PHYWAY_UCCDMA0_TOTAL_TRANS_SHIFT       8
#define SYS_PHYWAY_UCCDMA0_TOTAL_TRANS_SIGNED      0

/* Register UCCDMA1_DIAGNOSTIC_STATUS_1 (REGPHYWAY) */
#define SYS_PHYWAY_UCCDMA1_DIAGNOSTIC_STATUS_1     0x0048
#define ABS_SYS_PHYWAY_UCCDMA1_DIAGNOSTIC_STATUS_1 0x02002E48UL

#define SYS_PHYWAY_UCCDMA1_TOTAL_OCC_MASK          0x0000FFFFUL
#define SYS_PHYWAY_UCCDMA1_TOTAL_OCC_SHIFT         0
#define SYS_PHYWAY_UCCDMA1_TOTAL_OCC_SIGNED        0

#define SYS_PHYWAY_UCCDMA1_NUM_TRANS_MASK          0xFFFF0000UL
#define SYS_PHYWAY_UCCDMA1_NUM_TRANS_SHIFT         16
#define SYS_PHYWAY_UCCDMA1_NUM_TRANS_SIGNED        0

/* Register UCCDMA1_DIAGNOSTIC_STATUS_2 (REGPHYWAY) */
#define SYS_PHYWAY_UCCDMA1_DIAGNOSTIC_STATUS_2     0x004C
#define ABS_SYS_PHYWAY_UCCDMA1_DIAGNOSTIC_STATUS_2 0x02002E4CUL

#define SYS_PHYWAY_UCCDMA1_MAX_TRANS_MASK          0x000000FFUL
#define SYS_PHYWAY_UCCDMA1_MAX_TRANS_SHIFT         0
#define SYS_PHYWAY_UCCDMA1_MAX_TRANS_SIGNED        0

#define SYS_PHYWAY_UCCDMA1_TOTAL_TRANS_MASK        0xFFFFFF00UL
#define SYS_PHYWAY_UCCDMA1_TOTAL_TRANS_SHIFT       8
#define SYS_PHYWAY_UCCDMA1_TOTAL_TRANS_SIGNED      0

/* Register UCCDMA2_DIAGNOSTIC_STATUS_1 (REGPHYWAY) */
#define SYS_PHYWAY_UCCDMA2_DIAGNOSTIC_STATUS_1     0x0050
#define ABS_SYS_PHYWAY_UCCDMA2_DIAGNOSTIC_STATUS_1 0x02002E50UL

#define SYS_PHYWAY_UCCDMA2_TOTAL_OCC_MASK          0x0000FFFFUL
#define SYS_PHYWAY_UCCDMA2_TOTAL_OCC_SHIFT         0
#define SYS_PHYWAY_UCCDMA2_TOTAL_OCC_SIGNED        0

#define SYS_PHYWAY_UCCDMA2_NUM_TRANS_MASK          0xFFFF0000UL
#define SYS_PHYWAY_UCCDMA2_NUM_TRANS_SHIFT         16
#define SYS_PHYWAY_UCCDMA2_NUM_TRANS_SIGNED        0

/* Register UCCDMA2_DIAGNOSTIC_STATUS_2 (REGPHYWAY) */
#define SYS_PHYWAY_UCCDMA2_DIAGNOSTIC_STATUS_2     0x0054
#define ABS_SYS_PHYWAY_UCCDMA2_DIAGNOSTIC_STATUS_2 0x02002E54UL

#define SYS_PHYWAY_UCCDMA2_MAX_TRANS_MASK          0x000000FFUL
#define SYS_PHYWAY_UCCDMA2_MAX_TRANS_SHIFT         0
#define SYS_PHYWAY_UCCDMA2_MAX_TRANS_SIGNED        0

#define SYS_PHYWAY_UCCDMA2_TOTAL_TRANS_MASK        0xFFFFFF00UL
#define SYS_PHYWAY_UCCDMA2_TOTAL_TRANS_SHIFT       8
#define SYS_PHYWAY_UCCDMA2_TOTAL_TRANS_SIGNED      0

/* Register UCCDMA3_DIAGNOSTIC_STATUS_1 (REGPHYWAY) */
#define SYS_PHYWAY_UCCDMA3_DIAGNOSTIC_STATUS_1     0x0058
#define ABS_SYS_PHYWAY_UCCDMA3_DIAGNOSTIC_STATUS_1 0x02002E58UL

#define SYS_PHYWAY_UCCDMA3_TOTAL_OCC_MASK          0x0000FFFFUL
#define SYS_PHYWAY_UCCDMA3_TOTAL_OCC_SHIFT         0
#define SYS_PHYWAY_UCCDMA3_TOTAL_OCC_SIGNED        0

#define SYS_PHYWAY_UCCDMA3_NUM_TRANS_MASK          0xFFFF0000UL
#define SYS_PHYWAY_UCCDMA3_NUM_TRANS_SHIFT         16
#define SYS_PHYWAY_UCCDMA3_NUM_TRANS_SIGNED        0

/* Register UCCDMA3_DIAGNOSTIC_STATUS_2 (REGPHYWAY) */
#define SYS_PHYWAY_UCCDMA3_DIAGNOSTIC_STATUS_2     0x005C
#define ABS_SYS_PHYWAY_UCCDMA3_DIAGNOSTIC_STATUS_2 0x02002E5CUL

#define SYS_PHYWAY_UCCDMA3_MAX_TRANS_MASK          0x000000FFUL
#define SYS_PHYWAY_UCCDMA3_MAX_TRANS_SHIFT         0
#define SYS_PHYWAY_UCCDMA3_MAX_TRANS_SIGNED        0

#define SYS_PHYWAY_UCCDMA3_TOTAL_TRANS_MASK        0xFFFFFF00UL
#define SYS_PHYWAY_UCCDMA3_TOTAL_TRANS_SHIFT       8
#define SYS_PHYWAY_UCCDMA3_TOTAL_TRANS_SIGNED      0

/* Register TEST_CONTROL_1 (REGPHYWAY) */
#define SYS_PHYWAY_TEST_CONTROL_1          0x0060
#define ABS_SYS_PHYWAY_TEST_CONTROL_1      0x02002E60UL

#define SYS_PHYWAY_TEST_SIGNAL_FREQ_MASK   0x0000FFFFUL
#define SYS_PHYWAY_TEST_SIGNAL_FREQ_SHIFT  0
#define SYS_PHYWAY_TEST_SIGNAL_FREQ_SIGNED 0

#define SYS_PHYWAY_TEST_PATTERN_MASK       0x30000000UL
#define SYS_PHYWAY_TEST_PATTERN_SHIFT      28
#define SYS_PHYWAY_TEST_PATTERN_SIGNED     0

#define SYS_PHYWAY_TEST_MODE_MASK          0xC0000000UL
#define SYS_PHYWAY_TEST_MODE_SHIFT         30
#define SYS_PHYWAY_TEST_MODE_SIGNED        0

/* Register RECEPTOR_CRC_ERROR_COUNT (REGPHYWAY) */
#define SYS_PHYWAY_RECEPTOR_CRC_ERROR_COUNT     0x0064
#define ABS_SYS_PHYWAY_RECEPTOR_CRC_ERROR_COUNT 0x02002E64UL

#define SYS_PHYWAY_CRC_ERROR_COUNT_MASK         0x0000FFFFUL
#define SYS_PHYWAY_CRC_ERROR_COUNT_SHIFT        0
#define SYS_PHYWAY_CRC_ERROR_COUNT_SIGNED       0

/* Register TIMEOUT_ERROR_COUNT (REGPHYWAY) */
#define SYS_PHYWAY_TIMEOUT_ERROR_COUNT        0x0068
#define ABS_SYS_PHYWAY_TIMEOUT_ERROR_COUNT    0x02002E68UL

#define SYS_PHYWAY_TIMEOUT_ERROR_COUNT_MASK   0x0000FFFFUL
#define SYS_PHYWAY_TIMEOUT_ERROR_COUNT_SHIFT  0
#define SYS_PHYWAY_TIMEOUT_ERROR_COUNT_SIGNED 0

/* Register TEST_ERROR_COUNT (REGPHYWAY) */
#define SYS_PHYWAY_TEST_ERROR_COUNT        0x006C
#define ABS_SYS_PHYWAY_TEST_ERROR_COUNT    0x02002E6CUL

#define SYS_PHYWAY_TEST_ERROR_COUNT_MASK   0x0000FFFFUL
#define SYS_PHYWAY_TEST_ERROR_COUNT_SHIFT  0
#define SYS_PHYWAY_TEST_ERROR_COUNT_SIGNED 0

/* Register ARBITRATION_HOLD_OFF_2 (REGPHYWAY) */
#define SYS_PHYWAY_ARBITRATION_HOLD_OFF_2     0x0070
#define ABS_SYS_PHYWAY_ARBITRATION_HOLD_OFF_2 0x02002E70UL

#define SYS_PHYWAY_TEST_HOLDOFF_MASK          0x0000000FUL
#define SYS_PHYWAY_TEST_HOLDOFF_SHIFT         0
#define SYS_PHYWAY_TEST_HOLDOFF_SIGNED        0

/* Register ARBITRATION_PRIORITY_2 (REGPHYWAY) */
#define SYS_PHYWAY_ARBITRATION_PRIORITY_2     0x0074
#define ABS_SYS_PHYWAY_ARBITRATION_PRIORITY_2 0x02002E74UL

#define SYS_PHYWAY_TEST_PRIORITY_MASK         0x0000000FUL
#define SYS_PHYWAY_TEST_PRIORITY_SHIFT        0
#define SYS_PHYWAY_TEST_PRIORITY_SIGNED       0

/* Register MCP_SYS_CTRLSTAT (REGMCP2REG) */
#define SYS_MCP2_CTRLSTAT         0x0004
#define ABS_SYS_MCP2_CTRLSTAT     0x02003004UL

#define SYS_MCP2_HOST_SIG_MASK    0x04000000UL
#define SYS_MCP2_HOST_SIG_SHIFT   26
#define SYS_MCP2_HOST_SIG_SIGNED  0

#define SYS_MCP2_WAITING_MASK     0x08000000UL
#define SYS_MCP2_WAITING_SHIFT    27
#define SYS_MCP2_WAITING_SIGNED   0

#define SYS_MCP2_LAST_HALT_MASK   0x30000000UL
#define SYS_MCP2_LAST_HALT_SHIFT  28
#define SYS_MCP2_LAST_HALT_SIGNED 0

#define SYS_MCP2_RUN_MASK         0x40000000UL
#define SYS_MCP2_RUN_SHIFT        30
#define SYS_MCP2_RUN_SIGNED       0

#define SYS_MCP2_SRST_MASK        0x80000000UL
#define SYS_MCP2_SRST_SHIFT       31
#define SYS_MCP2_SRST_SIGNED      0

/* Register MCP_SYS_IRQENAB (REGMCP2REG) */
#define SYS_MCP2_IRQENAB               0x0010
#define ABS_SYS_MCP2_IRQENAB           0x02003010UL

#define SYS_MCP2_AFIFOUFLOW_IEN_MASK   0x00800000UL
#define SYS_MCP2_AFIFOUFLOW_IEN_SHIFT  23
#define SYS_MCP2_AFIFOUFLOW_IEN_SIGNED 0

#define SYS_MCP2_AFIFOOFLOW_IEN_MASK   0x01000000UL
#define SYS_MCP2_AFIFOOFLOW_IEN_SHIFT  24
#define SYS_MCP2_AFIFOOFLOW_IEN_SIGNED 0

#define SYS_MCP2_STACKUFLOW_IEN_MASK   0x02000000UL
#define SYS_MCP2_STACKUFLOW_IEN_SHIFT  25
#define SYS_MCP2_STACKUFLOW_IEN_SIGNED 0

#define SYS_MCP2_STACKOFLOW_IEN_MASK   0x04000000UL
#define SYS_MCP2_STACKOFLOW_IEN_SHIFT  26
#define SYS_MCP2_STACKOFLOW_IEN_SIGNED 0

#define SYS_MCP2_EVENT_IEN_MASK        0x10000000UL
#define SYS_MCP2_EVENT_IEN_SHIFT       28
#define SYS_MCP2_EVENT_IEN_SIGNED      0

#define SYS_MCP2_SIGNAL_IEN_MASK       0x20000000UL
#define SYS_MCP2_SIGNAL_IEN_SHIFT      29
#define SYS_MCP2_SIGNAL_IEN_SIGNED     0

#define SYS_MCP2_WAIT_IEN_MASK         0x40000000UL
#define SYS_MCP2_WAIT_IEN_SHIFT        30
#define SYS_MCP2_WAIT_IEN_SIGNED       0

#define SYS_MCP2_HALT_IEN_MASK         0x80000000UL
#define SYS_MCP2_HALT_IEN_SHIFT        31
#define SYS_MCP2_HALT_IEN_SIGNED       0

/* Register MCP_SYS_IRQSTAT (REGMCP2REG) */
#define SYS_MCP2_IRQSTAT               0x0014
#define ABS_SYS_MCP2_IRQSTAT           0x02003014UL

#define SYS_MCP2_IRQ_AFIFOUFLOW_MASK   0x00800000UL
#define SYS_MCP2_IRQ_AFIFOUFLOW_SHIFT  23
#define SYS_MCP2_IRQ_AFIFOUFLOW_SIGNED 0

#define SYS_MCP2_IRQ_AFIFOOFLOW_MASK   0x01000000UL
#define SYS_MCP2_IRQ_AFIFOOFLOW_SHIFT  24
#define SYS_MCP2_IRQ_AFIFOOFLOW_SIGNED 0

#define SYS_MCP2_IRQ_STACKUFLOW_MASK   0x02000000UL
#define SYS_MCP2_IRQ_STACKUFLOW_SHIFT  25
#define SYS_MCP2_IRQ_STACKUFLOW_SIGNED 0

#define SYS_MCP2_IRQ_STACKOFLOW_MASK   0x04000000UL
#define SYS_MCP2_IRQ_STACKOFLOW_SHIFT  26
#define SYS_MCP2_IRQ_STACKOFLOW_SIGNED 0

#define SYS_MCP2_IRQ_EVENT_MASK        0x10000000UL
#define SYS_MCP2_IRQ_EVENT_SHIFT       28
#define SYS_MCP2_IRQ_EVENT_SIGNED      0

#define SYS_MCP2_IRQ_SIGNAL_MASK       0x20000000UL
#define SYS_MCP2_IRQ_SIGNAL_SHIFT      29
#define SYS_MCP2_IRQ_SIGNAL_SIGNED     0

#define SYS_MCP2_IRQ_WAIT_MASK         0x40000000UL
#define SYS_MCP2_IRQ_WAIT_SHIFT        30
#define SYS_MCP2_IRQ_WAIT_SIGNED       0

#define SYS_MCP2_IRQ_HALT_MASK         0x80000000UL
#define SYS_MCP2_IRQ_HALT_SHIFT        31
#define SYS_MCP2_IRQ_HALT_SIGNED       0

/* Register MCP_SYS_IRQCLEAR (REGMCP2REG) */
#define SYS_MCP2_IRQCLEAR              0x0018
#define ABS_SYS_MCP2_IRQCLEAR          0x02003018UL

#define SYS_MCP2_RST_AFIFOUFLOW_MASK   0x00800000UL
#define SYS_MCP2_RST_AFIFOUFLOW_SHIFT  23
#define SYS_MCP2_RST_AFIFOUFLOW_SIGNED 0

#define SYS_MCP2_RST_AFIFOOFLOW_MASK   0x01000000UL
#define SYS_MCP2_RST_AFIFOOFLOW_SHIFT  24
#define SYS_MCP2_RST_AFIFOOFLOW_SIGNED 0

#define SYS_MCP2_RST_STACKUFLOW_MASK   0x02000000UL
#define SYS_MCP2_RST_STACKUFLOW_SHIFT  25
#define SYS_MCP2_RST_STACKUFLOW_SIGNED 0

#define SYS_MCP2_RST_STACKOFLOW_MASK   0x04000000UL
#define SYS_MCP2_RST_STACKOFLOW_SHIFT  26
#define SYS_MCP2_RST_STACKOFLOW_SIGNED 0

#define SYS_MCP2_RST_EVENT_MASK        0x10000000UL
#define SYS_MCP2_RST_EVENT_SHIFT       28
#define SYS_MCP2_RST_EVENT_SIGNED      0

#define SYS_MCP2_RST_SIGNAL_MASK       0x20000000UL
#define SYS_MCP2_RST_SIGNAL_SHIFT      29
#define SYS_MCP2_RST_SIGNAL_SIGNED     0

#define SYS_MCP2_RST_WAIT_MASK         0x40000000UL
#define SYS_MCP2_RST_WAIT_SHIFT        30
#define SYS_MCP2_RST_WAIT_SIGNED       0

#define SYS_MCP2_RST_HALT_MASK         0x80000000UL
#define SYS_MCP2_RST_HALT_SHIFT        31
#define SYS_MCP2_RST_HALT_SIGNED       0

/* Register MCP_SYS_DBG_ENAB (REGMCP2REG) */
#define SYS_MCP2_DBG_ENAB     0x0090
#define ABS_SYS_MCP2_DBG_ENAB 0x02003090UL

#define SYS_MCP2_DBGEN_MASK   0x00000001UL
#define SYS_MCP2_DBGEN_SHIFT  0
#define SYS_MCP2_DBGEN_SIGNED 0

/* Register MCP_SYS_SING_STEP (REGMCP2REG) */
#define SYS_MCP2_SING_STEP     0x0094
#define ABS_SYS_MCP2_SING_STEP 0x02003094UL

#define SYS_MCP2_STEP_MASK     0xFFFFFFFFUL
#define SYS_MCP2_STEP_SHIFT    0
#define SYS_MCP2_STEP_SIGNED   0

/* Register MCP_SYS_CYCLE_CNT (REGMCP2REG) */
#define SYS_MCP2_CYCLE_CNT     0x0098
#define ABS_SYS_MCP2_CYCLE_CNT 0x02003098UL

#define SYS_MCP2_COUNT_MASK    0x000FFFFFUL
#define SYS_MCP2_COUNT_SHIFT   0
#define SYS_MCP2_COUNT_SIGNED  0

/* Register MCP_SYS_ISSUE_CNT (REGMCP2REG) */
#define SYS_MCP2_ISSUE_CNT     0x009C
#define ABS_SYS_MCP2_ISSUE_CNT 0x0200309CUL

#define SYS_MCP2_ISSUE_MASK    0x000FFFFFUL
#define SYS_MCP2_ISSUE_SHIFT   0
#define SYS_MCP2_ISSUE_SIGNED  0

/* Register MCP_SYS_REG_RDEN (REGMCP2REG) */
#define SYS_MCP2_REG_RDEN       0x0100
#define ABS_SYS_MCP2_REG_RDEN   0x02003100UL

#define SYS_MCP2_REGRDEN_MASK   0x00000001UL
#define SYS_MCP2_REGRDEN_SHIFT  0
#define SYS_MCP2_REGRDEN_SIGNED 0

/* Register MCP_SYS_REG_WREN (REGMCP2REG) */
#define SYS_MCP2_REG_WREN       0x0104
#define ABS_SYS_MCP2_REG_WREN   0x02003104UL

#define SYS_MCP2_REGWREN_MASK   0x00000001UL
#define SYS_MCP2_REGWREN_SHIFT  0
#define SYS_MCP2_REGWREN_SIGNED 0

/* Register MCP_SYS_REG_A_ADDR (REGMCP2REG) */
#define SYS_MCP2_REG_A_ADDR      0x0108
#define ABS_SYS_MCP2_REG_A_ADDR  0x02003108UL

#define SYS_MCP2_REGAADDR_MASK   0x0000003FUL
#define SYS_MCP2_REGAADDR_SHIFT  0
#define SYS_MCP2_REGAADDR_SIGNED 0

/* Register MCP_SYS_REG_D_ADDR (REGMCP2REG) */
#define SYS_MCP2_REG_D_ADDR      0x010C
#define ABS_SYS_MCP2_REG_D_ADDR  0x0200310CUL

#define SYS_MCP2_REGDADDR_MASK   0x0000003FUL
#define SYS_MCP2_REGDADDR_SHIFT  0
#define SYS_MCP2_REGDADDR_SIGNED 0

/* Register MCP_SYS_REG_DP_ADDR (REGMCP2REG) */
#define SYS_MCP2_REG_DP_ADDR      0x0110
#define ABS_SYS_MCP2_REG_DP_ADDR  0x02003110UL

#define SYS_MCP2_REGDPADDR_MASK   0x0000007FUL
#define SYS_MCP2_REGDPADDR_SHIFT  0
#define SYS_MCP2_REGDPADDR_SIGNED 0

/* Register MCP_SYS_REG_A_DATA (REGMCP2REG) */
#define SYS_MCP2_REG_A_DATA      0x0114
#define ABS_SYS_MCP2_REG_A_DATA  0x02003114UL

#define SYS_MCP2_REGADATA_MASK   0x00FFFFFFUL
#define SYS_MCP2_REGADATA_SHIFT  0
#define SYS_MCP2_REGADATA_SIGNED 0

/* Register MCP_SYS_REG_D_DATA (REGMCP2REG) */
#define SYS_MCP2_REG_D_DATA      0x0118
#define ABS_SYS_MCP2_REG_D_DATA  0x02003118UL

#define SYS_MCP2_REGDDATA_MASK   0xFFFFFFF0UL
#define SYS_MCP2_REGDDATA_SHIFT  4
#define SYS_MCP2_REGDDATA_SIGNED 0

/* Register MCP_SYS_REG_DP_DATA (REGMCP2REG) */
#define SYS_MCP2_REG_DP_DATA      0x011C
#define ABS_SYS_MCP2_REG_DP_DATA  0x0200311CUL

#define SYS_MCP2_REGDPDATA_MASK   0xFFFFFFF0UL
#define SYS_MCP2_REGDPDATA_SHIFT  4
#define SYS_MCP2_REGDPDATA_SIGNED 0

/* Register MCP_SYS_REG_STACK_ADDR (REGMCP2REG) */
#define SYS_MCP2_REG_STACK_ADDR      0x0120
#define ABS_SYS_MCP2_REG_STACK_ADDR  0x02003120UL

#define SYS_MCP2_REGSTACKADDR_MASK   0x00000007UL
#define SYS_MCP2_REGSTACKADDR_SHIFT  0
#define SYS_MCP2_REGSTACKADDR_SIGNED 0

/* Register MCP_SYS_REG_STACK_PC_DATA (REGMCP2REG) */
#define SYS_MCP2_REG_STACK_PC_DATA     0x0124
#define ABS_SYS_MCP2_REG_STACK_PC_DATA 0x02003124UL

#define SYS_MCP2_REGSTACKPCDATA_MASK   0x00000FFFUL
#define SYS_MCP2_REGSTACKPCDATA_SHIFT  0
#define SYS_MCP2_REGSTACKPCDATA_SIGNED 0

/* Register MCP_SYS_REG_STACK_ARG_DATA (REGMCP2REG) */
#define SYS_MCP2_REG_STACK_ARG_DATA     0x0128
#define ABS_SYS_MCP2_REG_STACK_ARG_DATA 0x02003128UL

#define SYS_MCP2_REGSTACKARGDATA_MASK   0x00FFFFFFUL
#define SYS_MCP2_REGSTACKARGDATA_SHIFT  0
#define SYS_MCP2_REGSTACKARGDATA_SIGNED 0

/* Register MCP_SYS_REG_STACK_STATUS (REGMCP2REG) */
#define SYS_MCP2_REG_STACK_STATUS     0x012C
#define ABS_SYS_MCP2_REG_STACK_STATUS 0x0200312CUL

#define SYS_MCP2_TOP_OF_STACK_MASK    0x00000007UL
#define SYS_MCP2_TOP_OF_STACK_SHIFT   0
#define SYS_MCP2_TOP_OF_STACK_SIGNED  0

#define SYS_MCP2_STACK_USED_MASK      0x000F0000UL
#define SYS_MCP2_STACK_USED_SHIFT     16
#define SYS_MCP2_STACK_USED_SIGNED    0

/* Register MCP_SYS_REG_STACK_INTSTAT (REGMCP2REG) */
#define SYS_MCP2_REG_STACK_INTSTAT     0x0130
#define ABS_SYS_MCP2_REG_STACK_INTSTAT 0x02003130UL

#define SYS_MCP2_REGSTACKINT_EN_MASK   0x00000001UL
#define SYS_MCP2_REGSTACKINT_EN_SHIFT  0
#define SYS_MCP2_REGSTACKINT_EN_SIGNED 0

#define SYS_MCP2_REGSTACKILEVEL_MASK   0x0000000EUL
#define SYS_MCP2_REGSTACKILEVEL_SHIFT  1
#define SYS_MCP2_REGSTACKILEVEL_SIGNED 0

#define SYS_MCP2_REGSTACKISTAT_MASK    0x00000010UL
#define SYS_MCP2_REGSTACKISTAT_SHIFT   4
#define SYS_MCP2_REGSTACKISTAT_SIGNED  0

#define SYS_MCP2_REGSTACKWAIT_MASK     0x00000020UL
#define SYS_MCP2_REGSTACKWAIT_SHIFT    5
#define SYS_MCP2_REGSTACKWAIT_SIGNED   0

/* Register MCP_SYS_AFIFO_DEBUG (REGMCP2REG) */
#define SYS_MCP2_AFIFO_DEBUG        0x0138
#define ABS_SYS_MCP2_AFIFO_DEBUG    0x02003138UL

#define SYS_MCP2_AFIFO_COUNT_MASK   0x00000007UL
#define SYS_MCP2_AFIFO_COUNT_SHIFT  0
#define SYS_MCP2_AFIFO_COUNT_SIGNED 0

/* Register MCP_SYS_WAIT_CNT (REGMCP2REG) */
#define SYS_MCP2_WAIT_CNT     0x013C
#define ABS_SYS_MCP2_WAIT_CNT 0x0200313CUL

#define SYS_MCP2_WAITS_MASK   0x000FFFFFUL
#define SYS_MCP2_WAITS_SHIFT  0
#define SYS_MCP2_WAITS_SIGNED 0

/* Register MCP_SYS_INT_DEBUG (REGMCP2REG) */
#define SYS_MCP2_INT_DEBUG          0x0140
#define ABS_SYS_MCP2_INT_DEBUG      0x02003140UL

#define SYS_MCP2_INT_HOLDOFF_MASK   0x0000000FUL
#define SYS_MCP2_INT_HOLDOFF_SHIFT  0
#define SYS_MCP2_INT_HOLDOFF_SIGNED 0

/* Register MCP_SYS_BREAK_POINT (REGMCP2REG) */
#define SYS_MCP2_BREAK_POINT       0x0180
#define ABS_SYS_MCP2_BREAK_POINT   0x02003180UL

#define SYS_MCP2_BREAKPOINT_MASK   0x00000FFFUL
#define SYS_MCP2_BREAKPOINT_SHIFT  0
#define SYS_MCP2_BREAKPOINT_SIGNED 0

#define SYS_MCP2_BREAKSET_MASK     0x80000000UL
#define SYS_MCP2_BREAKSET_SHIFT    31
#define SYS_MCP2_BREAKSET_SIGNED   0

/* Register MCP_SYS_BREAK2_POINT (REGMCP2REG) */
#define SYS_MCP2_BREAK2_POINT       0x0184
#define ABS_SYS_MCP2_BREAK2_POINT   0x02003184UL

#define SYS_MCP2_BREAK2POINT_MASK   0x00000FFFUL
#define SYS_MCP2_BREAK2POINT_SHIFT  0
#define SYS_MCP2_BREAK2POINT_SIGNED 0

#define SYS_MCP2_BREAK2SET_MASK     0x80000000UL
#define SYS_MCP2_BREAK2SET_SHIFT    31
#define SYS_MCP2_BREAK2SET_SIGNED   0

/* Register MCP_SYS_BREAK3_POINT (REGMCP2REG) */
#define SYS_MCP2_BREAK3_POINT       0x0188
#define ABS_SYS_MCP2_BREAK3_POINT   0x02003188UL

#define SYS_MCP2_BREAK3POINT_MASK   0x00000FFFUL
#define SYS_MCP2_BREAK3POINT_SHIFT  0
#define SYS_MCP2_BREAK3POINT_SIGNED 0

#define SYS_MCP2_BREAK3SET_MASK     0x80000000UL
#define SYS_MCP2_BREAK3SET_SHIFT    31
#define SYS_MCP2_BREAK3SET_SIGNED   0

/* Register MCP_SYS_BREAK4_POINT (REGMCP2REG) */
#define SYS_MCP2_BREAK4_POINT       0x018C
#define ABS_SYS_MCP2_BREAK4_POINT   0x0200318CUL

#define SYS_MCP2_BREAK4POINT_MASK   0x00000FFFUL
#define SYS_MCP2_BREAK4POINT_SHIFT  0
#define SYS_MCP2_BREAK4POINT_SIGNED 0

#define SYS_MCP2_BREAK4SET_MASK     0x80000000UL
#define SYS_MCP2_BREAK4SET_SHIFT    31
#define SYS_MCP2_BREAK4SET_SIGNED   0

/* Register MCP_SYS_CSTRCTRL (REGMCP2REG) */
#define SYS_MCP2_CSTRCTRL          0x0200
#define ABS_SYS_MCP2_CSTRCTRL      0x02003200UL

#define SYS_MCP2_CSTR_ADDR_MASK    0x00000FFFUL
#define SYS_MCP2_CSTR_ADDR_SHIFT   0
#define SYS_MCP2_CSTR_ADDR_SIGNED  0

#define SYS_MCP2_CSTR_READY_MASK   0x80000000UL
#define SYS_MCP2_CSTR_READY_SHIFT  31
#define SYS_MCP2_CSTR_READY_SIGNED 0

/* Register MCP_SYS_CSTRPRT0 (REGMCP2REG) */
#define SYS_MCP2_CSTRPRT0         0x0204
#define ABS_SYS_MCP2_CSTRPRT0     0x02003204UL

#define SYS_MCP2_CSTR_DAT0_MASK   0xFFFFFFFFUL
#define SYS_MCP2_CSTR_DAT0_SHIFT  0
#define SYS_MCP2_CSTR_DAT0_SIGNED 0

/* Register MCP_SYS_CSTRPRT1 (REGMCP2REG) */
#define SYS_MCP2_CSTRPRT1         0x0208
#define ABS_SYS_MCP2_CSTRPRT1     0x02003208UL

#define SYS_MCP2_CSTR_DAT1_MASK   0xFFFFFFFFUL
#define SYS_MCP2_CSTR_DAT1_SHIFT  0
#define SYS_MCP2_CSTR_DAT1_SIGNED 0

/* Register MCP_SYS_CSTRPRT2 (REGMCP2REG) */
#define SYS_MCP2_CSTRPRT2         0x020C
#define ABS_SYS_MCP2_CSTRPRT2     0x0200320CUL

#define SYS_MCP2_CSTR_DAT2_MASK   0xFFFFFFFFUL
#define SYS_MCP2_CSTR_DAT2_SHIFT  0
#define SYS_MCP2_CSTR_DAT2_SIGNED 0

/* Register MCP_SYS_CSTRDAT32 (REGMCP2REG) */
#define SYS_MCP2_CSTRDAT32            0x0218
#define ABS_SYS_MCP2_CSTRDAT32        0x02003218UL

#define SYS_MCP2_CSTR_DMADAT32_MASK   0xFFFFFFFFUL
#define SYS_MCP2_CSTR_DMADAT32_SHIFT  0
#define SYS_MCP2_CSTR_DMADAT32_SIGNED 0

/* Register MCP_SYS_CSTR_PC (REGMCP2REG) */
#define SYS_MCP2_CSTR_PC        0x0220
#define ABS_SYS_MCP2_CSTR_PC    0x02003220UL

#define SYS_MCP2_CSTR_PC_MASK   0x00000FFFUL
#define SYS_MCP2_CSTR_PC_SHIFT  0
#define SYS_MCP2_CSTR_PC_SIGNED 0

/* Register MCP_SYS_RTT_FLOW_TRACE_CAPTURE_CTRL (REGMCP2REG) */
#define SYS_MCP2_RTT_FLOW_TRACE_CAPTURE_CTRL                 0x0E30
#define ABS_SYS_MCP2_RTT_FLOW_TRACE_CAPTURE_CTRL             0x02003E30UL

#define SYS_MCP2_HOST_RTT_FLOW_CAP_CTRL0_MASK                0x00000003UL
#define SYS_MCP2_HOST_RTT_FLOW_CAP_CTRL0_SHIFT               0
#define SYS_MCP2_HOST_RTT_FLOW_CAP_CTRL0_SIGNED              0

#define SYS_MCP2_HOST_RTT_FLOW_CAP_CTRL1_MASK                0x0000000CUL
#define SYS_MCP2_HOST_RTT_FLOW_CAP_CTRL1_SHIFT               2
#define SYS_MCP2_HOST_RTT_FLOW_CAP_CTRL1_SIGNED              0

#define SYS_MCP2_HOST_RTT_FLOW_CAP_CTRL2_MASK                0x00000030UL
#define SYS_MCP2_HOST_RTT_FLOW_CAP_CTRL2_SHIFT               4
#define SYS_MCP2_HOST_RTT_FLOW_CAP_CTRL2_SIGNED              0

#define SYS_MCP2_HOST_RTT_FLOW_CAP_CTRL3_MASK                0x000000C0UL
#define SYS_MCP2_HOST_RTT_FLOW_CAP_CTRL3_SHIFT               6
#define SYS_MCP2_HOST_RTT_FLOW_CAP_CTRL3_SIGNED              0

#define SYS_MCP2_HOST_RTT_FLOW_CAP_CTRL4_MASK                0x00000300UL
#define SYS_MCP2_HOST_RTT_FLOW_CAP_CTRL4_SHIFT               8
#define SYS_MCP2_HOST_RTT_FLOW_CAP_CTRL4_SIGNED              0

#define SYS_MCP2_HOST_RTT_FLOW_CAP_CTRL5_MASK                0x00000C00UL
#define SYS_MCP2_HOST_RTT_FLOW_CAP_CTRL5_SHIFT               10
#define SYS_MCP2_HOST_RTT_FLOW_CAP_CTRL5_SIGNED              0

#define SYS_MCP2_HOST_RTT_FLOW_A_TRACE_CAP_FREE_MASK         0x00001000UL
#define SYS_MCP2_HOST_RTT_FLOW_A_TRACE_CAP_FREE_SHIFT        12
#define SYS_MCP2_HOST_RTT_FLOW_A_TRACE_CAP_FREE_SIGNED       0

#define SYS_MCP2_HOST_RTT_FLOW_B_TRACE_CAP_FREE_MASK         0x00002000UL
#define SYS_MCP2_HOST_RTT_FLOW_B_TRACE_CAP_FREE_SHIFT        13
#define SYS_MCP2_HOST_RTT_FLOW_B_TRACE_CAP_FREE_SIGNED       0

#define SYS_MCP2_HOST_RTT_FLOW_A_TRACE_CAP_CNT1_FULL_MASK    0x00004000UL
#define SYS_MCP2_HOST_RTT_FLOW_A_TRACE_CAP_CNT1_FULL_SHIFT   14
#define SYS_MCP2_HOST_RTT_FLOW_A_TRACE_CAP_CNT1_FULL_SIGNED  0

#define SYS_MCP2_HOST_RTT_FLOW_B_TRACE_CAP_CNT23_FULL_MASK   0x00008000UL
#define SYS_MCP2_HOST_RTT_FLOW_B_TRACE_CAP_CNT23_FULL_SHIFT  15
#define SYS_MCP2_HOST_RTT_FLOW_B_TRACE_CAP_CNT23_FULL_SIGNED 0

/* Register MCP_SYS_RTT_TRIG_EVENT_WAIT_CYCLES (REGMCP2REG) */
#define SYS_MCP2_RTT_TRIG_EVENT_WAIT_CYCLES         0x0E34
#define ABS_SYS_MCP2_RTT_TRIG_EVENT_WAIT_CYCLES     0x02003E34UL

#define SYS_MCP2_HOST_RTT_TRIG_EVNT_WAIT_CYC_MASK   0xFFFFFFFFUL
#define SYS_MCP2_HOST_RTT_TRIG_EVNT_WAIT_CYC_SHIFT  0
#define SYS_MCP2_HOST_RTT_TRIG_EVNT_WAIT_CYC_SIGNED 0

/* Register MCP_SYS_RTT_PC_SYNC (REGMCP2REG) */
#define SYS_MCP2_RTT_PC_SYNC             0x0E3C
#define ABS_SYS_MCP2_RTT_PC_SYNC         0x02003E3CUL

#define SYS_MCP2_PC_SYNC_DATA_SEL_MASK   0x0000001FUL
#define SYS_MCP2_PC_SYNC_DATA_SEL_SHIFT  0
#define SYS_MCP2_PC_SYNC_DATA_SEL_SIGNED 0

#define SYS_MCP2_PC_SYNC_ADDR_SEL_MASK   0x000001E0UL
#define SYS_MCP2_PC_SYNC_ADDR_SEL_SHIFT  5
#define SYS_MCP2_PC_SYNC_ADDR_SEL_SIGNED 0

/* Register MCP_SYS_RTT_SYS_COMP0 (REGMCP2REG) */
#define SYS_MCP2_RTT_SYS_COMP0            0x0E40
#define ABS_SYS_MCP2_RTT_SYS_COMP0        0x02003E40UL

#define SYS_MCP2_SYSBUS_COMP_MASK0_MASK   0xFFFFFFFFUL
#define SYS_MCP2_SYSBUS_COMP_MASK0_SHIFT  0
#define SYS_MCP2_SYSBUS_COMP_MASK0_SIGNED 0

/* Register MCP_SYS_RTT_SYS_COMP1 (REGMCP2REG) */
#define SYS_MCP2_RTT_SYS_COMP1            0x0E44
#define ABS_SYS_MCP2_RTT_SYS_COMP1        0x02003E44UL

#define SYS_MCP2_SYSBUS_COMP_DATA0_MASK   0xFFFFFFFFUL
#define SYS_MCP2_SYSBUS_COMP_DATA0_SHIFT  0
#define SYS_MCP2_SYSBUS_COMP_DATA0_SIGNED 0

/* Register MCP_SYS_RTT_SYS_COMP2 (REGMCP2REG) */
#define SYS_MCP2_RTT_SYS_COMP2            0x0E48
#define ABS_SYS_MCP2_RTT_SYS_COMP2        0x02003E48UL

#define SYS_MCP2_SYSBUS_COMP_ADDR0_MASK   0x000003FFUL
#define SYS_MCP2_SYSBUS_COMP_ADDR0_SHIFT  0
#define SYS_MCP2_SYSBUS_COMP_ADDR0_SIGNED 0

#define SYS_MCP2_SYSBUS_COMP_RNW0_MASK    0x80000000UL
#define SYS_MCP2_SYSBUS_COMP_RNW0_SHIFT   31
#define SYS_MCP2_SYSBUS_COMP_RNW0_SIGNED  0

/* Register MCP_SYS_RTT_SYS_COMP3 (REGMCP2REG) */
#define SYS_MCP2_RTT_SYS_COMP3            0x0E4C
#define ABS_SYS_MCP2_RTT_SYS_COMP3        0x02003E4CUL

#define SYS_MCP2_SYSBUS_COMP_MASK1_MASK   0xFFFFFFFFUL
#define SYS_MCP2_SYSBUS_COMP_MASK1_SHIFT  0
#define SYS_MCP2_SYSBUS_COMP_MASK1_SIGNED 0

/* Register MCP_SYS_RTT_SYS_COMP4 (REGMCP2REG) */
#define SYS_MCP2_RTT_SYS_COMP4            0x0E50
#define ABS_SYS_MCP2_RTT_SYS_COMP4        0x02003E50UL

#define SYS_MCP2_SYSBUS_COMP_DATA1_MASK   0xFFFFFFFFUL
#define SYS_MCP2_SYSBUS_COMP_DATA1_SHIFT  0
#define SYS_MCP2_SYSBUS_COMP_DATA1_SIGNED 0

/* Register MCP_SYS_RTT_SYS_COMP5 (REGMCP2REG) */
#define SYS_MCP2_RTT_SYS_COMP5            0x0E54
#define ABS_SYS_MCP2_RTT_SYS_COMP5        0x02003E54UL

#define SYS_MCP2_SYSBUS_COMP_ADDR1_MASK   0x000003FFUL
#define SYS_MCP2_SYSBUS_COMP_ADDR1_SHIFT  0
#define SYS_MCP2_SYSBUS_COMP_ADDR1_SIGNED 0

#define SYS_MCP2_SYSBUS_COMP_RNW1_MASK    0x80000000UL
#define SYS_MCP2_SYSBUS_COMP_RNW1_SHIFT   31
#define SYS_MCP2_SYSBUS_COMP_RNW1_SIGNED  0

/* Register MCP_SYS_RTT_SYS_TRACE_CTRL (REGMCP2REG) */
#define SYS_MCP2_RTT_SYS_TRACE_CTRL                       0x0E58
#define ABS_SYS_MCP2_RTT_SYS_TRACE_CTRL                   0x02003E58UL

#define SYS_MCP2_HOST_SYS_RTT_TRACE_BUF_CTRL_MASK         0x00000003UL
#define SYS_MCP2_HOST_SYS_RTT_TRACE_BUF_CTRL_SHIFT        0
#define SYS_MCP2_HOST_SYS_RTT_TRACE_BUF_CTRL_SIGNED       0

#define SYS_MCP2_HOST_SYS_RTT_GLOBAL_EN_MASK              0x00000004UL
#define SYS_MCP2_HOST_SYS_RTT_GLOBAL_EN_SHIFT             2
#define SYS_MCP2_HOST_SYS_RTT_GLOBAL_EN_SIGNED            0

#define SYS_MCP2_HOST_SYS_RTT_TRACE_RAM_INTERLEAVE_MASK   0x00000008UL
#define SYS_MCP2_HOST_SYS_RTT_TRACE_RAM_INTERLEAVE_SHIFT  3
#define SYS_MCP2_HOST_SYS_RTT_TRACE_RAM_INTERLEAVE_SIGNED 0

/* Register MCP_SYS_RTT_SYS_TRACE_BUF_STATE1 (REGMCP2REG) */
#define SYS_MCP2_RTT_SYS_TRACE_BUF_STATE1                 0x0E5C
#define ABS_SYS_MCP2_RTT_SYS_TRACE_BUF_STATE1             0x02003E5CUL

#define SYS_MCP2_HOST_ACC_RTT_TRACE_BUF_COUNT_MASK        0x000000FFUL
#define SYS_MCP2_HOST_ACC_RTT_TRACE_BUF_COUNT_SHIFT       0
#define SYS_MCP2_HOST_ACC_RTT_TRACE_BUF_COUNT_SIGNED      0

#define SYS_MCP2_HOST_ACC_RTT_TRACE_BUF_FIFO_COUNT_MASK   0x001F0000UL
#define SYS_MCP2_HOST_ACC_RTT_TRACE_BUF_FIFO_COUNT_SHIFT  16
#define SYS_MCP2_HOST_ACC_RTT_TRACE_BUF_FIFO_COUNT_SIGNED 0

/* Register MCP_SYS_RTT_SYS_TRACE_BUF_STATE2 (REGMCP2REG) */
#define SYS_MCP2_RTT_SYS_TRACE_BUF_STATE2        0x0E60
#define ABS_SYS_MCP2_RTT_SYS_TRACE_BUF_STATE2    0x02003E60UL

#define SYS_MCP2_SYSBUS_TRACE_BUF_RD_PNTR_MASK   0x000000FFUL
#define SYS_MCP2_SYSBUS_TRACE_BUF_RD_PNTR_SHIFT  0
#define SYS_MCP2_SYSBUS_TRACE_BUF_RD_PNTR_SIGNED 0

#define SYS_MCP2_SYSBUS_TRACE_BUF_WR_PNTR_MASK   0x00FF0000UL
#define SYS_MCP2_SYSBUS_TRACE_BUF_WR_PNTR_SHIFT  16
#define SYS_MCP2_SYSBUS_TRACE_BUF_WR_PNTR_SIGNED 0

/* Register MCP_SYS_RTT_SYS_TRACE_BUF_DATA (REGMCP2REG) */
#define SYS_MCP2_RTT_SYS_TRACE_BUF_DATA       0x0E64
#define ABS_SYS_MCP2_RTT_SYS_TRACE_BUF_DATA   0x02003E64UL

#define SYS_MCP2_SYSBUS_TRACE_BUF_DATA_MASK   0xFFFFFFFFUL
#define SYS_MCP2_SYSBUS_TRACE_BUF_DATA_SHIFT  0
#define SYS_MCP2_SYSBUS_TRACE_BUF_DATA_SIGNED 0

/* Register MCP_SYS_RTT_COUNT0_CTRL (REGMCP2REG) */
#define SYS_MCP2_RTT_COUNT0_CTRL                   0x0E68
#define ABS_SYS_MCP2_RTT_COUNT0_CTRL               0x02003E68UL

#define SYS_MCP2_HOST_RTT_COUNT0_EVNT0_CTRL_MASK   0x0000000FUL
#define SYS_MCP2_HOST_RTT_COUNT0_EVNT0_CTRL_SHIFT  0
#define SYS_MCP2_HOST_RTT_COUNT0_EVNT0_CTRL_SIGNED 0

#define SYS_MCP2_HOST_RTT_COUNT0_EVNT1_CTRL_MASK   0x00000030UL
#define SYS_MCP2_HOST_RTT_COUNT0_EVNT1_CTRL_SHIFT  4
#define SYS_MCP2_HOST_RTT_COUNT0_EVNT1_CTRL_SIGNED 0

/* Register MCP_SYS_RTT_COUNT1_CTRL (REGMCP2REG) */
#define SYS_MCP2_RTT_COUNT1_CTRL                   0x0E6C
#define ABS_SYS_MCP2_RTT_COUNT1_CTRL               0x02003E6CUL

#define SYS_MCP2_HOST_RTT_COUNT1_EVNT0_CTRL_MASK   0x0000000FUL
#define SYS_MCP2_HOST_RTT_COUNT1_EVNT0_CTRL_SHIFT  0
#define SYS_MCP2_HOST_RTT_COUNT1_EVNT0_CTRL_SIGNED 0

#define SYS_MCP2_HOST_RTT_COUNT1_EVNT1_CTRL_MASK   0x00000030UL
#define SYS_MCP2_HOST_RTT_COUNT1_EVNT1_CTRL_SHIFT  4
#define SYS_MCP2_HOST_RTT_COUNT1_EVNT1_CTRL_SIGNED 0

/* Register MCP_SYS_RTT_COUNT2_CTRL (REGMCP2REG) */
#define SYS_MCP2_RTT_COUNT2_CTRL                   0x0E70
#define ABS_SYS_MCP2_RTT_COUNT2_CTRL               0x02003E70UL

#define SYS_MCP2_HOST_RTT_COUNT2_EVNT0_CTRL_MASK   0x0000000FUL
#define SYS_MCP2_HOST_RTT_COUNT2_EVNT0_CTRL_SHIFT  0
#define SYS_MCP2_HOST_RTT_COUNT2_EVNT0_CTRL_SIGNED 0

#define SYS_MCP2_HOST_RTT_COUNT2_EVNT1_CTRL_MASK   0x00000030UL
#define SYS_MCP2_HOST_RTT_COUNT2_EVNT1_CTRL_SHIFT  4
#define SYS_MCP2_HOST_RTT_COUNT2_EVNT1_CTRL_SIGNED 0

/* Register MCP_SYS_RTT_FSM_STRT_EVNT (REGMCP2REG) */
#define SYS_MCP2_RTT_FSM_STRT_EVNT             0x0E74
#define ABS_SYS_MCP2_RTT_FSM_STRT_EVNT         0x02003E74UL

#define SYS_MCP2_HOST_RTT_FSM_STRT_EVNT_MASK   0x0000000FUL
#define SYS_MCP2_HOST_RTT_FSM_STRT_EVNT_SHIFT  0
#define SYS_MCP2_HOST_RTT_FSM_STRT_EVNT_SIGNED 0

/* Register MCP_SYS_RTT_FSM_SYNC_EVNT (REGMCP2REG) */
#define SYS_MCP2_RTT_FSM_SYNC_EVNT             0x0E78
#define ABS_SYS_MCP2_RTT_FSM_SYNC_EVNT         0x02003E78UL

#define SYS_MCP2_HOST_RTT_FSM_SYNC_EVNT_MASK   0x0000000FUL
#define SYS_MCP2_HOST_RTT_FSM_SYNC_EVNT_SHIFT  0
#define SYS_MCP2_HOST_RTT_FSM_SYNC_EVNT_SIGNED 0

/* Register MCP_SYS_RTT_FSM_TRIG_EVNT (REGMCP2REG) */
#define SYS_MCP2_RTT_FSM_TRIG_EVNT                     0x0E7C
#define ABS_SYS_MCP2_RTT_FSM_TRIG_EVNT                 0x02003E7CUL

#define SYS_MCP2_HOST_RTT_FSM_TRIG_EVNT_MASK           0x0000001FUL
#define SYS_MCP2_HOST_RTT_FSM_TRIG_EVNT_SHIFT          0
#define SYS_MCP2_HOST_RTT_FSM_TRIG_EVNT_SIGNED         0

#define SYS_MCP2_HOST_RTT_TRIG_SYNC_EVNT_PASSED_MASK   0x01FFFFE0UL
#define SYS_MCP2_HOST_RTT_TRIG_SYNC_EVNT_PASSED_SHIFT  5
#define SYS_MCP2_HOST_RTT_TRIG_SYNC_EVNT_PASSED_SIGNED 0

/* Register MCP_SYS_RTT_FSM_CAP_ENABLE (REGMCP2REG) */
#define SYS_MCP2_RTT_FSM_CAP_ENABLE          0x0E80
#define ABS_SYS_MCP2_RTT_FSM_CAP_ENABLE      0x02003E80UL

#define SYS_MCP2_HOST_RTT_FSM_CAP_EN0_MASK   0x00000001UL
#define SYS_MCP2_HOST_RTT_FSM_CAP_EN0_SHIFT  0
#define SYS_MCP2_HOST_RTT_FSM_CAP_EN0_SIGNED 0

#define SYS_MCP2_HOST_RTT_FSM_CAP_EN1_MASK   0x00000006UL
#define SYS_MCP2_HOST_RTT_FSM_CAP_EN1_SHIFT  1
#define SYS_MCP2_HOST_RTT_FSM_CAP_EN1_SIGNED 0

/* Register MCP_SYS_RTT_FSM_CNT_ENABLE (REGMCP2REG) */
#define SYS_MCP2_RTT_FSM_CNT_ENABLE             0x0E88
#define ABS_SYS_MCP2_RTT_FSM_CNT_ENABLE         0x02003E88UL

#define SYS_MCP2_HOST_RTT_FSM_CNT_ENABLE_MASK   0x0000000FUL
#define SYS_MCP2_HOST_RTT_FSM_CNT_ENABLE_SHIFT  0
#define SYS_MCP2_HOST_RTT_FSM_CNT_ENABLE_SIGNED 0

/* Register MCP_SYS_RTT_FSM_CNT_DISABLE (REGMCP2REG) */
#define SYS_MCP2_RTT_FSM_CNT_DISABLE             0x0E8C
#define ABS_SYS_MCP2_RTT_FSM_CNT_DISABLE         0x02003E8CUL

#define SYS_MCP2_HOST_RTT_FSM_CNT_DISABLE_MASK   0x0000000FUL
#define SYS_MCP2_HOST_RTT_FSM_CNT_DISABLE_SHIFT  0
#define SYS_MCP2_HOST_RTT_FSM_CNT_DISABLE_SIGNED 0

/* Register MCP_SYS_RTT_FSM_CAP_COUNT (REGMCP2REG) */
#define SYS_MCP2_RTT_FSM_CAP_COUNT             0x0E90
#define ABS_SYS_MCP2_RTT_FSM_CAP_COUNT         0x02003E90UL

#define SYS_MCP2_HOST_RTT_FSM_CAP_COUNT_MASK   0x000FFFFFUL
#define SYS_MCP2_HOST_RTT_FSM_CAP_COUNT_SHIFT  0
#define SYS_MCP2_HOST_RTT_FSM_CAP_COUNT_SIGNED 0

/* Register MCP_SYS_RTT_FSM_CTRL (REGMCP2REG) */
#define SYS_MCP2_RTT_FSM_CTRL                          0x0E94
#define ABS_SYS_MCP2_RTT_FSM_CTRL                      0x02003E94UL

#define SYS_MCP2_HOST_SYS_RTT_FSM_ACTIVATE_MASK        0x00000001UL
#define SYS_MCP2_HOST_SYS_RTT_FSM_ACTIVATE_SHIFT       0
#define SYS_MCP2_HOST_SYS_RTT_FSM_ACTIVATE_SIGNED      0

#define SYS_MCP2_HOST_SYS_RTT_FSM_STOP_MASK            0x00000002UL
#define SYS_MCP2_HOST_SYS_RTT_FSM_STOP_SHIFT           1
#define SYS_MCP2_HOST_SYS_RTT_FSM_STOP_SIGNED          0

#define SYS_MCP2_HOST_SYS_RTT_FSM_FIN_ON_TRIG_MASK     0x00000004UL
#define SYS_MCP2_HOST_SYS_RTT_FSM_FIN_ON_TRIG_SHIFT    2
#define SYS_MCP2_HOST_SYS_RTT_FSM_FIN_ON_TRIG_SIGNED   0

#define SYS_MCP2_HOST_SYS_RTT_FSM_FIN_ON_SYNC_MASK     0x00000008UL
#define SYS_MCP2_HOST_SYS_RTT_FSM_FIN_ON_SYNC_SHIFT    3
#define SYS_MCP2_HOST_SYS_RTT_FSM_FIN_ON_SYNC_SIGNED   0

#define SYS_MCP2_HOST_SYS_RTT_FSM_WAIT_FOR_SYNC_MASK   0x00000010UL
#define SYS_MCP2_HOST_SYS_RTT_FSM_WAIT_FOR_SYNC_SHIFT  4
#define SYS_MCP2_HOST_SYS_RTT_FSM_WAIT_FOR_SYNC_SIGNED 0

#define SYS_MCP2_HOST_SYS_RTT_FSM_SW_RESET_MASK        0x00000020UL
#define SYS_MCP2_HOST_SYS_RTT_FSM_SW_RESET_SHIFT       5
#define SYS_MCP2_HOST_SYS_RTT_FSM_SW_RESET_SIGNED      0

/* Register MCP_SYS_RTT_PC_COMP_MATCH0 (REGMCP2REG) */
#define SYS_MCP2_RTT_PC_COMP_MATCH0                   0x0E98
#define ABS_SYS_MCP2_RTT_PC_COMP_MATCH0               0x02003E98UL

#define SYS_MCP2_HOST_RTT_VALUE_PC_COMP_MATCH0_MASK   0x00000FFFUL
#define SYS_MCP2_HOST_RTT_VALUE_PC_COMP_MATCH0_SHIFT  0
#define SYS_MCP2_HOST_RTT_VALUE_PC_COMP_MATCH0_SIGNED 0

/* Register MCP_SYS_RTT_PC_COMP_MATCH1 (REGMCP2REG) */
#define SYS_MCP2_RTT_PC_COMP_MATCH1                   0x0E9C
#define ABS_SYS_MCP2_RTT_PC_COMP_MATCH1               0x02003E9CUL

#define SYS_MCP2_HOST_RTT_VALUE_PC_COMP_MATCH1_MASK   0x00000FFFUL
#define SYS_MCP2_HOST_RTT_VALUE_PC_COMP_MATCH1_SHIFT  0
#define SYS_MCP2_HOST_RTT_VALUE_PC_COMP_MATCH1_SIGNED 0

/* Register MCP_SYS_RTT_LOW_ADDR_COMP_MATCH0 (REGMCP2REG) */
#define SYS_MCP2_RTT_LOW_ADDR_COMP_MATCH0             0x0EA0
#define ABS_SYS_MCP2_RTT_LOW_ADDR_COMP_MATCH0         0x02003EA0UL

#define SYS_MCP2_HOST_RTT_LOW_ADDR_COMP_MATCH0_MASK   0x01FFFFFFUL
#define SYS_MCP2_HOST_RTT_LOW_ADDR_COMP_MATCH0_SHIFT  0
#define SYS_MCP2_HOST_RTT_LOW_ADDR_COMP_MATCH0_SIGNED 0

/* Register MCP_SYS_RTT_HIGH_ADDR_COMP_MATCH0 (REGMCP2REG) */
#define SYS_MCP2_RTT_HIGH_ADDR_COMP_MATCH0             0x0EA4
#define ABS_SYS_MCP2_RTT_HIGH_ADDR_COMP_MATCH0         0x02003EA4UL

#define SYS_MCP2_HOST_RTT_HIGH_ADDR_COMP_MATCH0_MASK   0x01FFFFFFUL
#define SYS_MCP2_HOST_RTT_HIGH_ADDR_COMP_MATCH0_SHIFT  0
#define SYS_MCP2_HOST_RTT_HIGH_ADDR_COMP_MATCH0_SIGNED 0

/* Register MCP_SYS_RTT_ADDR_COMP_CTRL (REGMCP2REG) */
#define SYS_MCP2_RTT_ADDR_COMP_CTRL               0x0EA8
#define ABS_SYS_MCP2_RTT_ADDR_COMP_CTRL           0x02003EA8UL

#define SYS_MCP2_HOST_RTT_ADDR_COMP_SEL_MASK      0x0000000FUL
#define SYS_MCP2_HOST_RTT_ADDR_COMP_SEL_SHIFT     0
#define SYS_MCP2_HOST_RTT_ADDR_COMP_SEL_SIGNED    0

#define SYS_MCP2_HOST_RTT_ADDR_COMP_RW0_MASK      0x00000010UL
#define SYS_MCP2_HOST_RTT_ADDR_COMP_RW0_SHIFT     4
#define SYS_MCP2_HOST_RTT_ADDR_COMP_RW0_SIGNED    0

#define SYS_MCP2_HOST_RTT_ADDR_COMP_PERIP0_MASK   0x00000020UL
#define SYS_MCP2_HOST_RTT_ADDR_COMP_PERIP0_SHIFT  5
#define SYS_MCP2_HOST_RTT_ADDR_COMP_PERIP0_SIGNED 0

#define SYS_MCP2_HOST_RTT_ADDR_COMP_RW1_MASK      0x00000040UL
#define SYS_MCP2_HOST_RTT_ADDR_COMP_RW1_SHIFT     6
#define SYS_MCP2_HOST_RTT_ADDR_COMP_RW1_SIGNED    0

#define SYS_MCP2_HOST_RTT_ADDR_COMP_PERIP1_MASK   0x00000080UL
#define SYS_MCP2_HOST_RTT_ADDR_COMP_PERIP1_SHIFT  7
#define SYS_MCP2_HOST_RTT_ADDR_COMP_PERIP1_SIGNED 0

/* Register MCP_SYS_RTT_LOW_ADDR_COMP_MATCH1 (REGMCP2REG) */
#define SYS_MCP2_RTT_LOW_ADDR_COMP_MATCH1             0x0EAC
#define ABS_SYS_MCP2_RTT_LOW_ADDR_COMP_MATCH1         0x02003EACUL

#define SYS_MCP2_HOST_RTT_LOW_ADDR_COMP_MATCH1_MASK   0x01FFFFFFUL
#define SYS_MCP2_HOST_RTT_LOW_ADDR_COMP_MATCH1_SHIFT  0
#define SYS_MCP2_HOST_RTT_LOW_ADDR_COMP_MATCH1_SIGNED 0

/* Register MCP_SYS_RTT_HIGH_ADDR_COMP_MATCH1 (REGMCP2REG) */
#define SYS_MCP2_RTT_HIGH_ADDR_COMP_MATCH1             0x0EB0
#define ABS_SYS_MCP2_RTT_HIGH_ADDR_COMP_MATCH1         0x02003EB0UL

#define SYS_MCP2_HOST_RTT_HIGH_ADDR_COMP_MATCH1_MASK   0x01FFFFFFUL
#define SYS_MCP2_HOST_RTT_HIGH_ADDR_COMP_MATCH1_SHIFT  0
#define SYS_MCP2_HOST_RTT_HIGH_ADDR_COMP_MATCH1_SIGNED 0

/* Register MCP_SYS_RTT_DATAR_COMP_DATA0 (REGMCP2REG) */
#define SYS_MCP2_RTT_DATAR_COMP_DATA0             0x0EB4
#define ABS_SYS_MCP2_RTT_DATAR_COMP_DATA0         0x02003EB4UL

#define SYS_MCP2_HOST_RTT_DATAR_COMP_DATA0_MASK   0x00FFFFFFUL
#define SYS_MCP2_HOST_RTT_DATAR_COMP_DATA0_SHIFT  0
#define SYS_MCP2_HOST_RTT_DATAR_COMP_DATA0_SIGNED 0

/* Register MCP_SYS_RTT_DATAR_COMP_MASK0 (REGMCP2REG) */
#define SYS_MCP2_RTT_DATAR_COMP_MASK0             0x0EB8
#define ABS_SYS_MCP2_RTT_DATAR_COMP_MASK0         0x02003EB8UL

#define SYS_MCP2_HOST_RTT_DATAR_COMP_MASK0_MASK   0x00FFFFFFUL
#define SYS_MCP2_HOST_RTT_DATAR_COMP_MASK0_SHIFT  0
#define SYS_MCP2_HOST_RTT_DATAR_COMP_MASK0_SIGNED 0

/* Register MCP_SYS_RTT_DATAR_COMP_DATA1 (REGMCP2REG) */
#define SYS_MCP2_RTT_DATAR_COMP_DATA1             0x0EBC
#define ABS_SYS_MCP2_RTT_DATAR_COMP_DATA1         0x02003EBCUL

#define SYS_MCP2_HOST_RTT_DATAR_COMP_DATA1_MASK   0x00FFFFFFUL
#define SYS_MCP2_HOST_RTT_DATAR_COMP_DATA1_SHIFT  0
#define SYS_MCP2_HOST_RTT_DATAR_COMP_DATA1_SIGNED 0

/* Register MCP_SYS_RTT_DATAR_COMP_MASK1 (REGMCP2REG) */
#define SYS_MCP2_RTT_DATAR_COMP_MASK1             0x0EC0
#define ABS_SYS_MCP2_RTT_DATAR_COMP_MASK1         0x02003EC0UL

#define SYS_MCP2_HOST_RTT_DATAR_COMP_MASK1_MASK   0x00FFFFFFUL
#define SYS_MCP2_HOST_RTT_DATAR_COMP_MASK1_SHIFT  0
#define SYS_MCP2_HOST_RTT_DATAR_COMP_MASK1_SIGNED 0

/* Register MCP_SYS_RTT_DATAR_COMP_CTRL (REGMCP2REG) */
#define SYS_MCP2_RTT_DATAR_COMP_CTRL              0x0EC4
#define ABS_SYS_MCP2_RTT_DATAR_COMP_CTRL          0x02003EC4UL

#define SYS_MCP2_HOST_RTT_DATAR_COMP_SEL_MASK     0x0000000FUL
#define SYS_MCP2_HOST_RTT_DATAR_COMP_SEL_SHIFT    0
#define SYS_MCP2_HOST_RTT_DATAR_COMP_SEL_SIGNED   0

#define SYS_MCP2_HOST_RTT_DATAR_COMP_QUAL0_MASK   0x00000030UL
#define SYS_MCP2_HOST_RTT_DATAR_COMP_QUAL0_SHIFT  4
#define SYS_MCP2_HOST_RTT_DATAR_COMP_QUAL0_SIGNED 0

#define SYS_MCP2_HOST_RTT_DATAR_COMP_QUAL1_MASK   0x000000C0UL
#define SYS_MCP2_HOST_RTT_DATAR_COMP_QUAL1_SHIFT  6
#define SYS_MCP2_HOST_RTT_DATAR_COMP_QUAL1_SIGNED 0

/* Register MCP_SYS_RTT_DATAW_COMP_DATA0 (REGMCP2REG) */
#define SYS_MCP2_RTT_DATAW_COMP_DATA0             0x0EC8
#define ABS_SYS_MCP2_RTT_DATAW_COMP_DATA0         0x02003EC8UL

#define SYS_MCP2_HOST_RTT_DATAW_COMP_DATA0_MASK   0x00FFFFFFUL
#define SYS_MCP2_HOST_RTT_DATAW_COMP_DATA0_SHIFT  0
#define SYS_MCP2_HOST_RTT_DATAW_COMP_DATA0_SIGNED 0

/* Register MCP_SYS_RTT_DATAW_COMP_MASK0 (REGMCP2REG) */
#define SYS_MCP2_RTT_DATAW_COMP_MASK0             0x0ECC
#define ABS_SYS_MCP2_RTT_DATAW_COMP_MASK0         0x02003ECCUL

#define SYS_MCP2_HOST_RTT_DATAW_COMP_MASK0_MASK   0x00FFFFFFUL
#define SYS_MCP2_HOST_RTT_DATAW_COMP_MASK0_SHIFT  0
#define SYS_MCP2_HOST_RTT_DATAW_COMP_MASK0_SIGNED 0

/* Register MCP_SYS_RTT_DATAW_COMP_DATA1 (REGMCP2REG) */
#define SYS_MCP2_RTT_DATAW_COMP_DATA1             0x0ED0
#define ABS_SYS_MCP2_RTT_DATAW_COMP_DATA1         0x02003ED0UL

#define SYS_MCP2_HOST_RTT_DATAW_COMP_DATA1_MASK   0x00FFFFFFUL
#define SYS_MCP2_HOST_RTT_DATAW_COMP_DATA1_SHIFT  0
#define SYS_MCP2_HOST_RTT_DATAW_COMP_DATA1_SIGNED 0

/* Register MCP_SYS_RTT_DATAW_COMP_MASK1 (REGMCP2REG) */
#define SYS_MCP2_RTT_DATAW_COMP_MASK1             0x0ED4
#define ABS_SYS_MCP2_RTT_DATAW_COMP_MASK1         0x02003ED4UL

#define SYS_MCP2_HOST_RTT_DATAW_COMP_MASK1_MASK   0x00FFFFFFUL
#define SYS_MCP2_HOST_RTT_DATAW_COMP_MASK1_SHIFT  0
#define SYS_MCP2_HOST_RTT_DATAW_COMP_MASK1_SIGNED 0

/* Register MCP_SYS_RTT_DATAW_COMP_CTRL (REGMCP2REG) */
#define SYS_MCP2_RTT_DATAW_COMP_CTRL              0x0ED8
#define ABS_SYS_MCP2_RTT_DATAW_COMP_CTRL          0x02003ED8UL

#define SYS_MCP2_HOST_RTT_DATAW_COMP_SEL_MASK     0x0000000FUL
#define SYS_MCP2_HOST_RTT_DATAW_COMP_SEL_SHIFT    0
#define SYS_MCP2_HOST_RTT_DATAW_COMP_SEL_SIGNED   0

#define SYS_MCP2_HOST_RTT_DATAW_COMP_QUAL0_MASK   0x00000030UL
#define SYS_MCP2_HOST_RTT_DATAW_COMP_QUAL0_SHIFT  4
#define SYS_MCP2_HOST_RTT_DATAW_COMP_QUAL0_SIGNED 0

#define SYS_MCP2_HOST_RTT_DATAW_COMP_QUAL1_MASK   0x000000C0UL
#define SYS_MCP2_HOST_RTT_DATAW_COMP_QUAL1_SHIFT  6
#define SYS_MCP2_HOST_RTT_DATAW_COMP_QUAL1_SIGNED 0

/* Register MCP_SYS_RTT_ASYNC_FLAGS0_SEL (REGMCP2REG) */
#define SYS_MCP2_RTT_ASYNC_FLAGS0_SEL                     0x0EDC
#define ABS_SYS_MCP2_RTT_ASYNC_FLAGS0_SEL                 0x02003EDCUL

#define SYS_MCP2_HOST_RTT_ASYNC_FLAGS0_SEL_MASK           0x00000003UL
#define SYS_MCP2_HOST_RTT_ASYNC_FLAGS0_SEL_SHIFT          0
#define SYS_MCP2_HOST_RTT_ASYNC_FLAGS0_SEL_SIGNED         0

#define SYS_MCP2_HOST_RTT_ASYNC_A_TRACE_CAP_ENABLE_MASK   0x00000004UL
#define SYS_MCP2_HOST_RTT_ASYNC_A_TRACE_CAP_ENABLE_SHIFT  2
#define SYS_MCP2_HOST_RTT_ASYNC_A_TRACE_CAP_ENABLE_SIGNED 0

/* Register MCP_SYS_RTT_ASYNC_FLAGS1_SEL (REGMCP2REG) */
#define SYS_MCP2_RTT_ASYNC_FLAGS1_SEL                     0x0EE0
#define ABS_SYS_MCP2_RTT_ASYNC_FLAGS1_SEL                 0x02003EE0UL

#define SYS_MCP2_HOST_RTT_ASYNC_FLAGS1_SEL_MASK           0x00000003UL
#define SYS_MCP2_HOST_RTT_ASYNC_FLAGS1_SEL_SHIFT          0
#define SYS_MCP2_HOST_RTT_ASYNC_FLAGS1_SEL_SIGNED         0

#define SYS_MCP2_HOST_RTT_ASYNC_B_TRACE_CAP_ENABLE_MASK   0x00000004UL
#define SYS_MCP2_HOST_RTT_ASYNC_B_TRACE_CAP_ENABLE_SHIFT  2
#define SYS_MCP2_HOST_RTT_ASYNC_B_TRACE_CAP_ENABLE_SIGNED 0

/* Register MCP_SYS_RTT_ASYNC_FLAGS0_MASK (REGMCP2REG) */
#define SYS_MCP2_RTT_ASYNC_FLAGS0_MASK             0x0EE4
#define ABS_SYS_MCP2_RTT_ASYNC_FLAGS0_MASK         0x02003EE4UL

#define SYS_MCP2_HOST_RTT_ASYNC_FLAGS0_MASK_MASK   0x0000FFFFUL
#define SYS_MCP2_HOST_RTT_ASYNC_FLAGS0_MASK_SHIFT  0
#define SYS_MCP2_HOST_RTT_ASYNC_FLAGS0_MASK_SIGNED 0

/* Register MCP_SYS_RTT_ASYNC_FLAGS1_MASK (REGMCP2REG) */
#define SYS_MCP2_RTT_ASYNC_FLAGS1_MASK             0x0EE8
#define ABS_SYS_MCP2_RTT_ASYNC_FLAGS1_MASK         0x02003EE8UL

#define SYS_MCP2_HOST_RTT_ASYNC_FLAGS1_MASK_MASK   0x0000FFFFUL
#define SYS_MCP2_HOST_RTT_ASYNC_FLAGS1_MASK_SHIFT  0
#define SYS_MCP2_HOST_RTT_ASYNC_FLAGS1_MASK_SIGNED 0

/* Register MCP_SYS_RTT_FLOW_TRACE_INSTR_CTRL (REGMCP2REG) */
#define SYS_MCP2_RTT_FLOW_TRACE_INSTR_CTRL          0x0EEC
#define ABS_SYS_MCP2_RTT_FLOW_TRACE_INSTR_CTRL      0x02003EECUL

#define SYS_MCP2_HOST_RTT_FLOW_CAP_NO_INSTRS_MASK   0x000FFFFFUL
#define SYS_MCP2_HOST_RTT_FLOW_CAP_NO_INSTRS_SHIFT  0
#define SYS_MCP2_HOST_RTT_FLOW_CAP_NO_INSTRS_SIGNED 0

/* Register MCP_SYS_RTT_LOOPA_TRACE_EVENT (REGMCP2REG) */
#define SYS_MCP2_RTT_LOOPA_TRACE_EVENT            0x0EF0
#define ABS_SYS_MCP2_RTT_LOOPA_TRACE_EVENT        0x02003EF0UL

#define SYS_MCP2_HOST_RTT_LOOPA_EVENT_MASK        0x0000001FUL
#define SYS_MCP2_HOST_RTT_LOOPA_EVENT_SHIFT       0
#define SYS_MCP2_HOST_RTT_LOOPA_EVENT_SIGNED      0

#define SYS_MCP2_HOST_RTT_LOOPA_CAP_ENABLE_MASK   0x00000020UL
#define SYS_MCP2_HOST_RTT_LOOPA_CAP_ENABLE_SHIFT  5
#define SYS_MCP2_HOST_RTT_LOOPA_CAP_ENABLE_SIGNED 0

/* Register MCP_SYS_RTT_MCP_ADDR_TRACE_CTRL (REGMCP2REG) */
#define SYS_MCP2_RTT_MCP_ADDR_TRACE_CTRL             0x0EF4
#define ABS_SYS_MCP2_RTT_MCP_ADDR_TRACE_CTRL         0x02003EF4UL

#define SYS_MCP2_HOST_RTT_MCP_ADDR_TRACE_CTRL_MASK   0x00000003UL
#define SYS_MCP2_HOST_RTT_MCP_ADDR_TRACE_CTRL_SHIFT  0
#define SYS_MCP2_HOST_RTT_MCP_ADDR_TRACE_CTRL_SIGNED 0

/* Register MCP_SYS_RTT_MCP_DATA_TRACE_CTRL (REGMCP2REG) */
#define SYS_MCP2_RTT_MCP_DATA_TRACE_CTRL             0x0EF8
#define ABS_SYS_MCP2_RTT_MCP_DATA_TRACE_CTRL         0x02003EF8UL

#define SYS_MCP2_HOST_RTT_MCP_DATA_TRACE_CTRL_MASK   0x00000003UL
#define SYS_MCP2_HOST_RTT_MCP_DATA_TRACE_CTRL_SHIFT  0
#define SYS_MCP2_HOST_RTT_MCP_DATA_TRACE_CTRL_SIGNED 0

/* Register MCP_SYS_RTT_FSM_STATUS (REGMCP2REG) */
#define SYS_MCP2_RTT_FSM_STATUS             0x0EFC
#define ABS_SYS_MCP2_RTT_FSM_STATUS         0x02003EFCUL

#define SYS_MCP2_HOST_RTT_FSM_STATUS_MASK   0x0000000FUL
#define SYS_MCP2_HOST_RTT_FSM_STATUS_SHIFT  0
#define SYS_MCP2_HOST_RTT_FSM_STATUS_SIGNED 0

/* Register MCP_SYS_RAMW_START (REGMCP2REG) */
#define SYS_MCP2_RAMW_START            0x0F00
#define ABS_SYS_MCP2_RAMW_START        0x02003F00UL

#define SYS_MCP2_MCP_RAMW_START_MASK   0xFFFFFFFFUL
#define SYS_MCP2_MCP_RAMW_START_SHIFT  0
#define SYS_MCP2_MCP_RAMW_START_SIGNED 0

/* Register MCP_SYS_RAMW_LEN (REGMCP2REG) */
#define SYS_MCP2_RAMW_LEN            0x0F04
#define ABS_SYS_MCP2_RAMW_LEN        0x02003F04UL

#define SYS_MCP2_MCP_RAMW_LEN_MASK   0xFFFFFFFFUL
#define SYS_MCP2_MCP_RAMW_LEN_SHIFT  0
#define SYS_MCP2_MCP_RAMW_LEN_SIGNED 0

/* Register MCP_SYS_RAMN_START (REGMCP2REG) */
#define SYS_MCP2_RAMN_START            0x0F08
#define ABS_SYS_MCP2_RAMN_START        0x02003F08UL

#define SYS_MCP2_MCP_RAMN_START_MASK   0xFFFFFFFFUL
#define SYS_MCP2_MCP_RAMN_START_SHIFT  0
#define SYS_MCP2_MCP_RAMN_START_SIGNED 0

/* Register MCP_SYS_RAMN_LEN (REGMCP2REG) */
#define SYS_MCP2_RAMN_LEN            0x0F0C
#define ABS_SYS_MCP2_RAMN_LEN        0x02003F0CUL

#define SYS_MCP2_MCP_RAMN_LEN_MASK   0xFFFFFFFFUL
#define SYS_MCP2_MCP_RAMN_LEN_SHIFT  0
#define SYS_MCP2_MCP_RAMN_LEN_SIGNED 0

/* Register MCP_SYS_MMR_START (REGMCP2REG) */
#define SYS_MCP2_MMR_START            0x0F10
#define ABS_SYS_MCP2_MMR_START        0x02003F10UL

#define SYS_MCP2_MCP_MMR_START_MASK   0xFFFFFFFFUL
#define SYS_MCP2_MCP_MMR_START_SHIFT  0
#define SYS_MCP2_MCP_MMR_START_SIGNED 0

/* Register MCP_SYS_MMR_LEN (REGMCP2REG) */
#define SYS_MCP2_MMR_LEN            0x0F14
#define ABS_SYS_MCP2_MMR_LEN        0x02003F14UL

#define SYS_MCP2_MCP_MMR_LEN_MASK   0xFFFFFFFFUL
#define SYS_MCP2_MCP_MMR_LEN_SHIFT  0
#define SYS_MCP2_MCP_MMR_LEN_SIGNED 0

/* Register MCP_SYS_PERIP_START (REGMCP2REG) */
#define SYS_MCP2_PERIP_START            0x0F18
#define ABS_SYS_MCP2_PERIP_START        0x02003F18UL

#define SYS_MCP2_MCP_PERIP_START_MASK   0xFFFFFFFFUL
#define SYS_MCP2_MCP_PERIP_START_SHIFT  0
#define SYS_MCP2_MCP_PERIP_START_SIGNED 0

/* Register MCP_SYS_PERIP_LEN (REGMCP2REG) */
#define SYS_MCP2_PERIP_LEN            0x0F1C
#define ABS_SYS_MCP2_PERIP_LEN        0x02003F1CUL

#define SYS_MCP2_MCP_PERIP_LEN_MASK   0xFFFFFFFFUL
#define SYS_MCP2_MCP_PERIP_LEN_SHIFT  0
#define SYS_MCP2_MCP_PERIP_LEN_SIGNED 0

/* Register MCP_SYS_CODE_START (REGMCP2REG) */
#define SYS_MCP2_CODE_START            0x0F20
#define ABS_SYS_MCP2_CODE_START        0x02003F20UL

#define SYS_MCP2_MCP_CODE_START_MASK   0xFFFFFFFFUL
#define SYS_MCP2_MCP_CODE_START_SHIFT  0
#define SYS_MCP2_MCP_CODE_START_SIGNED 0

/* Register MCP_SYS_CODE_LEN (REGMCP2REG) */
#define SYS_MCP2_CODE_LEN            0x0F24
#define ABS_SYS_MCP2_CODE_LEN        0x02003F24UL

#define SYS_MCP2_MCP_CODE_LEN_MASK   0xFFFFFFFFUL
#define SYS_MCP2_MCP_CODE_LEN_SHIFT  0
#define SYS_MCP2_MCP_CODE_LEN_SIGNED 0

/* Register MCP_SYS_CORE_ID (REGMCP2REG) */
#define SYS_MCP2_CORE_ID            0x0FE0
#define ABS_SYS_MCP2_CORE_ID        0x02003FE0UL

#define SYS_MCP2_MCP_CORE_ID_MASK   0xFFFFFFFFUL
#define SYS_MCP2_MCP_CORE_ID_SHIFT  0
#define SYS_MCP2_MCP_CORE_ID_SIGNED 0

/* Register MCP_SYS_REV_ID (REGMCP2REG) */
#define SYS_MCP2_REV_ID            0x0FF0
#define ABS_SYS_MCP2_REV_ID        0x02003FF0UL

#define SYS_MCP2_MCP_REV_ID_MASK   0xFFFFFFFFUL
#define SYS_MCP2_MCP_REV_ID_SHIFT  0
#define SYS_MCP2_MCP_REV_ID_SIGNED 0

/* Register MCP_SYS_CTRLSTAT (REGMCP3REG) */
#define SYS_MCP3_CTRLSTAT         0x0004
#define ABS_SYS_MCP3_CTRLSTAT     0x02004004UL

#define SYS_MCP3_HOST_SIG_MASK    0x04000000UL
#define SYS_MCP3_HOST_SIG_SHIFT   26
#define SYS_MCP3_HOST_SIG_SIGNED  0

#define SYS_MCP3_WAITING_MASK     0x08000000UL
#define SYS_MCP3_WAITING_SHIFT    27
#define SYS_MCP3_WAITING_SIGNED   0

#define SYS_MCP3_LAST_HALT_MASK   0x30000000UL
#define SYS_MCP3_LAST_HALT_SHIFT  28
#define SYS_MCP3_LAST_HALT_SIGNED 0

#define SYS_MCP3_RUN_MASK         0x40000000UL
#define SYS_MCP3_RUN_SHIFT        30
#define SYS_MCP3_RUN_SIGNED       0

#define SYS_MCP3_SRST_MASK        0x80000000UL
#define SYS_MCP3_SRST_SHIFT       31
#define SYS_MCP3_SRST_SIGNED      0

/* Register MCP_SYS_IRQENAB (REGMCP3REG) */
#define SYS_MCP3_IRQENAB               0x0010
#define ABS_SYS_MCP3_IRQENAB           0x02004010UL

#define SYS_MCP3_AFIFOUFLOW_IEN_MASK   0x00800000UL
#define SYS_MCP3_AFIFOUFLOW_IEN_SHIFT  23
#define SYS_MCP3_AFIFOUFLOW_IEN_SIGNED 0

#define SYS_MCP3_AFIFOOFLOW_IEN_MASK   0x01000000UL
#define SYS_MCP3_AFIFOOFLOW_IEN_SHIFT  24
#define SYS_MCP3_AFIFOOFLOW_IEN_SIGNED 0

#define SYS_MCP3_STACKUFLOW_IEN_MASK   0x02000000UL
#define SYS_MCP3_STACKUFLOW_IEN_SHIFT  25
#define SYS_MCP3_STACKUFLOW_IEN_SIGNED 0

#define SYS_MCP3_STACKOFLOW_IEN_MASK   0x04000000UL
#define SYS_MCP3_STACKOFLOW_IEN_SHIFT  26
#define SYS_MCP3_STACKOFLOW_IEN_SIGNED 0

#define SYS_MCP3_EVENT_IEN_MASK        0x10000000UL
#define SYS_MCP3_EVENT_IEN_SHIFT       28
#define SYS_MCP3_EVENT_IEN_SIGNED      0

#define SYS_MCP3_SIGNAL_IEN_MASK       0x20000000UL
#define SYS_MCP3_SIGNAL_IEN_SHIFT      29
#define SYS_MCP3_SIGNAL_IEN_SIGNED     0

#define SYS_MCP3_WAIT_IEN_MASK         0x40000000UL
#define SYS_MCP3_WAIT_IEN_SHIFT        30
#define SYS_MCP3_WAIT_IEN_SIGNED       0

#define SYS_MCP3_HALT_IEN_MASK         0x80000000UL
#define SYS_MCP3_HALT_IEN_SHIFT        31
#define SYS_MCP3_HALT_IEN_SIGNED       0

/* Register MCP_SYS_IRQSTAT (REGMCP3REG) */
#define SYS_MCP3_IRQSTAT               0x0014
#define ABS_SYS_MCP3_IRQSTAT           0x02004014UL

#define SYS_MCP3_IRQ_AFIFOUFLOW_MASK   0x00800000UL
#define SYS_MCP3_IRQ_AFIFOUFLOW_SHIFT  23
#define SYS_MCP3_IRQ_AFIFOUFLOW_SIGNED 0

#define SYS_MCP3_IRQ_AFIFOOFLOW_MASK   0x01000000UL
#define SYS_MCP3_IRQ_AFIFOOFLOW_SHIFT  24
#define SYS_MCP3_IRQ_AFIFOOFLOW_SIGNED 0

#define SYS_MCP3_IRQ_STACKUFLOW_MASK   0x02000000UL
#define SYS_MCP3_IRQ_STACKUFLOW_SHIFT  25
#define SYS_MCP3_IRQ_STACKUFLOW_SIGNED 0

#define SYS_MCP3_IRQ_STACKOFLOW_MASK   0x04000000UL
#define SYS_MCP3_IRQ_STACKOFLOW_SHIFT  26
#define SYS_MCP3_IRQ_STACKOFLOW_SIGNED 0

#define SYS_MCP3_IRQ_EVENT_MASK        0x10000000UL
#define SYS_MCP3_IRQ_EVENT_SHIFT       28
#define SYS_MCP3_IRQ_EVENT_SIGNED      0

#define SYS_MCP3_IRQ_SIGNAL_MASK       0x20000000UL
#define SYS_MCP3_IRQ_SIGNAL_SHIFT      29
#define SYS_MCP3_IRQ_SIGNAL_SIGNED     0

#define SYS_MCP3_IRQ_WAIT_MASK         0x40000000UL
#define SYS_MCP3_IRQ_WAIT_SHIFT        30
#define SYS_MCP3_IRQ_WAIT_SIGNED       0

#define SYS_MCP3_IRQ_HALT_MASK         0x80000000UL
#define SYS_MCP3_IRQ_HALT_SHIFT        31
#define SYS_MCP3_IRQ_HALT_SIGNED       0

/* Register MCP_SYS_IRQCLEAR (REGMCP3REG) */
#define SYS_MCP3_IRQCLEAR              0x0018
#define ABS_SYS_MCP3_IRQCLEAR          0x02004018UL

#define SYS_MCP3_RST_AFIFOUFLOW_MASK   0x00800000UL
#define SYS_MCP3_RST_AFIFOUFLOW_SHIFT  23
#define SYS_MCP3_RST_AFIFOUFLOW_SIGNED 0

#define SYS_MCP3_RST_AFIFOOFLOW_MASK   0x01000000UL
#define SYS_MCP3_RST_AFIFOOFLOW_SHIFT  24
#define SYS_MCP3_RST_AFIFOOFLOW_SIGNED 0

#define SYS_MCP3_RST_STACKUFLOW_MASK   0x02000000UL
#define SYS_MCP3_RST_STACKUFLOW_SHIFT  25
#define SYS_MCP3_RST_STACKUFLOW_SIGNED 0

#define SYS_MCP3_RST_STACKOFLOW_MASK   0x04000000UL
#define SYS_MCP3_RST_STACKOFLOW_SHIFT  26
#define SYS_MCP3_RST_STACKOFLOW_SIGNED 0

#define SYS_MCP3_RST_EVENT_MASK        0x10000000UL
#define SYS_MCP3_RST_EVENT_SHIFT       28
#define SYS_MCP3_RST_EVENT_SIGNED      0

#define SYS_MCP3_RST_SIGNAL_MASK       0x20000000UL
#define SYS_MCP3_RST_SIGNAL_SHIFT      29
#define SYS_MCP3_RST_SIGNAL_SIGNED     0

#define SYS_MCP3_RST_WAIT_MASK         0x40000000UL
#define SYS_MCP3_RST_WAIT_SHIFT        30
#define SYS_MCP3_RST_WAIT_SIGNED       0

#define SYS_MCP3_RST_HALT_MASK         0x80000000UL
#define SYS_MCP3_RST_HALT_SHIFT        31
#define SYS_MCP3_RST_HALT_SIGNED       0

/* Register MCP_SYS_DBG_ENAB (REGMCP3REG) */
#define SYS_MCP3_DBG_ENAB     0x0090
#define ABS_SYS_MCP3_DBG_ENAB 0x02004090UL

#define SYS_MCP3_DBGEN_MASK   0x00000001UL
#define SYS_MCP3_DBGEN_SHIFT  0
#define SYS_MCP3_DBGEN_SIGNED 0

/* Register MCP_SYS_SING_STEP (REGMCP3REG) */
#define SYS_MCP3_SING_STEP     0x0094
#define ABS_SYS_MCP3_SING_STEP 0x02004094UL

#define SYS_MCP3_STEP_MASK     0xFFFFFFFFUL
#define SYS_MCP3_STEP_SHIFT    0
#define SYS_MCP3_STEP_SIGNED   0

/* Register MCP_SYS_CYCLE_CNT (REGMCP3REG) */
#define SYS_MCP3_CYCLE_CNT     0x0098
#define ABS_SYS_MCP3_CYCLE_CNT 0x02004098UL

#define SYS_MCP3_COUNT_MASK    0x000FFFFFUL
#define SYS_MCP3_COUNT_SHIFT   0
#define SYS_MCP3_COUNT_SIGNED  0

/* Register MCP_SYS_ISSUE_CNT (REGMCP3REG) */
#define SYS_MCP3_ISSUE_CNT     0x009C
#define ABS_SYS_MCP3_ISSUE_CNT 0x0200409CUL

#define SYS_MCP3_ISSUE_MASK    0x000FFFFFUL
#define SYS_MCP3_ISSUE_SHIFT   0
#define SYS_MCP3_ISSUE_SIGNED  0

/* Register MCP_SYS_REG_RDEN (REGMCP3REG) */
#define SYS_MCP3_REG_RDEN       0x0100
#define ABS_SYS_MCP3_REG_RDEN   0x02004100UL

#define SYS_MCP3_REGRDEN_MASK   0x00000001UL
#define SYS_MCP3_REGRDEN_SHIFT  0
#define SYS_MCP3_REGRDEN_SIGNED 0

/* Register MCP_SYS_REG_WREN (REGMCP3REG) */
#define SYS_MCP3_REG_WREN       0x0104
#define ABS_SYS_MCP3_REG_WREN   0x02004104UL

#define SYS_MCP3_REGWREN_MASK   0x00000001UL
#define SYS_MCP3_REGWREN_SHIFT  0
#define SYS_MCP3_REGWREN_SIGNED 0

/* Register MCP_SYS_REG_A_ADDR (REGMCP3REG) */
#define SYS_MCP3_REG_A_ADDR      0x0108
#define ABS_SYS_MCP3_REG_A_ADDR  0x02004108UL

#define SYS_MCP3_REGAADDR_MASK   0x0000003FUL
#define SYS_MCP3_REGAADDR_SHIFT  0
#define SYS_MCP3_REGAADDR_SIGNED 0

/* Register MCP_SYS_REG_D_ADDR (REGMCP3REG) */
#define SYS_MCP3_REG_D_ADDR      0x010C
#define ABS_SYS_MCP3_REG_D_ADDR  0x0200410CUL

#define SYS_MCP3_REGDADDR_MASK   0x0000003FUL
#define SYS_MCP3_REGDADDR_SHIFT  0
#define SYS_MCP3_REGDADDR_SIGNED 0

/* Register MCP_SYS_REG_DP_ADDR (REGMCP3REG) */
#define SYS_MCP3_REG_DP_ADDR      0x0110
#define ABS_SYS_MCP3_REG_DP_ADDR  0x02004110UL

#define SYS_MCP3_REGDPADDR_MASK   0x0000007FUL
#define SYS_MCP3_REGDPADDR_SHIFT  0
#define SYS_MCP3_REGDPADDR_SIGNED 0

/* Register MCP_SYS_REG_A_DATA (REGMCP3REG) */
#define SYS_MCP3_REG_A_DATA      0x0114
#define ABS_SYS_MCP3_REG_A_DATA  0x02004114UL

#define SYS_MCP3_REGADATA_MASK   0x00FFFFFFUL
#define SYS_MCP3_REGADATA_SHIFT  0
#define SYS_MCP3_REGADATA_SIGNED 0

/* Register MCP_SYS_REG_D_DATA (REGMCP3REG) */
#define SYS_MCP3_REG_D_DATA      0x0118
#define ABS_SYS_MCP3_REG_D_DATA  0x02004118UL

#define SYS_MCP3_REGDDATA_MASK   0xFFFFFFF0UL
#define SYS_MCP3_REGDDATA_SHIFT  4
#define SYS_MCP3_REGDDATA_SIGNED 0

/* Register MCP_SYS_REG_DP_DATA (REGMCP3REG) */
#define SYS_MCP3_REG_DP_DATA      0x011C
#define ABS_SYS_MCP3_REG_DP_DATA  0x0200411CUL

#define SYS_MCP3_REGDPDATA_MASK   0xFFFFFFF0UL
#define SYS_MCP3_REGDPDATA_SHIFT  4
#define SYS_MCP3_REGDPDATA_SIGNED 0

/* Register MCP_SYS_REG_STACK_ADDR (REGMCP3REG) */
#define SYS_MCP3_REG_STACK_ADDR      0x0120
#define ABS_SYS_MCP3_REG_STACK_ADDR  0x02004120UL

#define SYS_MCP3_REGSTACKADDR_MASK   0x00000007UL
#define SYS_MCP3_REGSTACKADDR_SHIFT  0
#define SYS_MCP3_REGSTACKADDR_SIGNED 0

/* Register MCP_SYS_REG_STACK_PC_DATA (REGMCP3REG) */
#define SYS_MCP3_REG_STACK_PC_DATA     0x0124
#define ABS_SYS_MCP3_REG_STACK_PC_DATA 0x02004124UL

#define SYS_MCP3_REGSTACKPCDATA_MASK   0x00000FFFUL
#define SYS_MCP3_REGSTACKPCDATA_SHIFT  0
#define SYS_MCP3_REGSTACKPCDATA_SIGNED 0

/* Register MCP_SYS_REG_STACK_ARG_DATA (REGMCP3REG) */
#define SYS_MCP3_REG_STACK_ARG_DATA     0x0128
#define ABS_SYS_MCP3_REG_STACK_ARG_DATA 0x02004128UL

#define SYS_MCP3_REGSTACKARGDATA_MASK   0x00FFFFFFUL
#define SYS_MCP3_REGSTACKARGDATA_SHIFT  0
#define SYS_MCP3_REGSTACKARGDATA_SIGNED 0

/* Register MCP_SYS_REG_STACK_STATUS (REGMCP3REG) */
#define SYS_MCP3_REG_STACK_STATUS     0x012C
#define ABS_SYS_MCP3_REG_STACK_STATUS 0x0200412CUL

#define SYS_MCP3_TOP_OF_STACK_MASK    0x00000007UL
#define SYS_MCP3_TOP_OF_STACK_SHIFT   0
#define SYS_MCP3_TOP_OF_STACK_SIGNED  0

#define SYS_MCP3_STACK_USED_MASK      0x000F0000UL
#define SYS_MCP3_STACK_USED_SHIFT     16
#define SYS_MCP3_STACK_USED_SIGNED    0

/* Register MCP_SYS_REG_STACK_INTSTAT (REGMCP3REG) */
#define SYS_MCP3_REG_STACK_INTSTAT     0x0130
#define ABS_SYS_MCP3_REG_STACK_INTSTAT 0x02004130UL

#define SYS_MCP3_REGSTACKINT_EN_MASK   0x00000001UL
#define SYS_MCP3_REGSTACKINT_EN_SHIFT  0
#define SYS_MCP3_REGSTACKINT_EN_SIGNED 0

#define SYS_MCP3_REGSTACKILEVEL_MASK   0x0000000EUL
#define SYS_MCP3_REGSTACKILEVEL_SHIFT  1
#define SYS_MCP3_REGSTACKILEVEL_SIGNED 0

#define SYS_MCP3_REGSTACKISTAT_MASK    0x00000010UL
#define SYS_MCP3_REGSTACKISTAT_SHIFT   4
#define SYS_MCP3_REGSTACKISTAT_SIGNED  0

#define SYS_MCP3_REGSTACKWAIT_MASK     0x00000020UL
#define SYS_MCP3_REGSTACKWAIT_SHIFT    5
#define SYS_MCP3_REGSTACKWAIT_SIGNED   0

/* Register MCP_SYS_AFIFO_DEBUG (REGMCP3REG) */
#define SYS_MCP3_AFIFO_DEBUG        0x0138
#define ABS_SYS_MCP3_AFIFO_DEBUG    0x02004138UL

#define SYS_MCP3_AFIFO_COUNT_MASK   0x00000007UL
#define SYS_MCP3_AFIFO_COUNT_SHIFT  0
#define SYS_MCP3_AFIFO_COUNT_SIGNED 0

/* Register MCP_SYS_WAIT_CNT (REGMCP3REG) */
#define SYS_MCP3_WAIT_CNT     0x013C
#define ABS_SYS_MCP3_WAIT_CNT 0x0200413CUL

#define SYS_MCP3_WAITS_MASK   0x000FFFFFUL
#define SYS_MCP3_WAITS_SHIFT  0
#define SYS_MCP3_WAITS_SIGNED 0

/* Register MCP_SYS_INT_DEBUG (REGMCP3REG) */
#define SYS_MCP3_INT_DEBUG          0x0140
#define ABS_SYS_MCP3_INT_DEBUG      0x02004140UL

#define SYS_MCP3_INT_HOLDOFF_MASK   0x0000000FUL
#define SYS_MCP3_INT_HOLDOFF_SHIFT  0
#define SYS_MCP3_INT_HOLDOFF_SIGNED 0

/* Register MCP_SYS_BREAK_POINT (REGMCP3REG) */
#define SYS_MCP3_BREAK_POINT       0x0180
#define ABS_SYS_MCP3_BREAK_POINT   0x02004180UL

#define SYS_MCP3_BREAKPOINT_MASK   0x00000FFFUL
#define SYS_MCP3_BREAKPOINT_SHIFT  0
#define SYS_MCP3_BREAKPOINT_SIGNED 0

#define SYS_MCP3_BREAKSET_MASK     0x80000000UL
#define SYS_MCP3_BREAKSET_SHIFT    31
#define SYS_MCP3_BREAKSET_SIGNED   0

/* Register MCP_SYS_BREAK2_POINT (REGMCP3REG) */
#define SYS_MCP3_BREAK2_POINT       0x0184
#define ABS_SYS_MCP3_BREAK2_POINT   0x02004184UL

#define SYS_MCP3_BREAK2POINT_MASK   0x00000FFFUL
#define SYS_MCP3_BREAK2POINT_SHIFT  0
#define SYS_MCP3_BREAK2POINT_SIGNED 0

#define SYS_MCP3_BREAK2SET_MASK     0x80000000UL
#define SYS_MCP3_BREAK2SET_SHIFT    31
#define SYS_MCP3_BREAK2SET_SIGNED   0

/* Register MCP_SYS_BREAK3_POINT (REGMCP3REG) */
#define SYS_MCP3_BREAK3_POINT       0x0188
#define ABS_SYS_MCP3_BREAK3_POINT   0x02004188UL

#define SYS_MCP3_BREAK3POINT_MASK   0x00000FFFUL
#define SYS_MCP3_BREAK3POINT_SHIFT  0
#define SYS_MCP3_BREAK3POINT_SIGNED 0

#define SYS_MCP3_BREAK3SET_MASK     0x80000000UL
#define SYS_MCP3_BREAK3SET_SHIFT    31
#define SYS_MCP3_BREAK3SET_SIGNED   0

/* Register MCP_SYS_BREAK4_POINT (REGMCP3REG) */
#define SYS_MCP3_BREAK4_POINT       0x018C
#define ABS_SYS_MCP3_BREAK4_POINT   0x0200418CUL

#define SYS_MCP3_BREAK4POINT_MASK   0x00000FFFUL
#define SYS_MCP3_BREAK4POINT_SHIFT  0
#define SYS_MCP3_BREAK4POINT_SIGNED 0

#define SYS_MCP3_BREAK4SET_MASK     0x80000000UL
#define SYS_MCP3_BREAK4SET_SHIFT    31
#define SYS_MCP3_BREAK4SET_SIGNED   0

/* Register MCP_SYS_CSTRCTRL (REGMCP3REG) */
#define SYS_MCP3_CSTRCTRL          0x0200
#define ABS_SYS_MCP3_CSTRCTRL      0x02004200UL

#define SYS_MCP3_CSTR_ADDR_MASK    0x00000FFFUL
#define SYS_MCP3_CSTR_ADDR_SHIFT   0
#define SYS_MCP3_CSTR_ADDR_SIGNED  0

#define SYS_MCP3_CSTR_READY_MASK   0x80000000UL
#define SYS_MCP3_CSTR_READY_SHIFT  31
#define SYS_MCP3_CSTR_READY_SIGNED 0

/* Register MCP_SYS_CSTRPRT0 (REGMCP3REG) */
#define SYS_MCP3_CSTRPRT0         0x0204
#define ABS_SYS_MCP3_CSTRPRT0     0x02004204UL

#define SYS_MCP3_CSTR_DAT0_MASK   0xFFFFFFFFUL
#define SYS_MCP3_CSTR_DAT0_SHIFT  0
#define SYS_MCP3_CSTR_DAT0_SIGNED 0

/* Register MCP_SYS_CSTRPRT1 (REGMCP3REG) */
#define SYS_MCP3_CSTRPRT1         0x0208
#define ABS_SYS_MCP3_CSTRPRT1     0x02004208UL

#define SYS_MCP3_CSTR_DAT1_MASK   0xFFFFFFFFUL
#define SYS_MCP3_CSTR_DAT1_SHIFT  0
#define SYS_MCP3_CSTR_DAT1_SIGNED 0

/* Register MCP_SYS_CSTRPRT2 (REGMCP3REG) */
#define SYS_MCP3_CSTRPRT2         0x020C
#define ABS_SYS_MCP3_CSTRPRT2     0x0200420CUL

#define SYS_MCP3_CSTR_DAT2_MASK   0xFFFFFFFFUL
#define SYS_MCP3_CSTR_DAT2_SHIFT  0
#define SYS_MCP3_CSTR_DAT2_SIGNED 0

/* Register MCP_SYS_CSTRDAT32 (REGMCP3REG) */
#define SYS_MCP3_CSTRDAT32            0x0218
#define ABS_SYS_MCP3_CSTRDAT32        0x02004218UL

#define SYS_MCP3_CSTR_DMADAT32_MASK   0xFFFFFFFFUL
#define SYS_MCP3_CSTR_DMADAT32_SHIFT  0
#define SYS_MCP3_CSTR_DMADAT32_SIGNED 0

/* Register MCP_SYS_CSTR_PC (REGMCP3REG) */
#define SYS_MCP3_CSTR_PC        0x0220
#define ABS_SYS_MCP3_CSTR_PC    0x02004220UL

#define SYS_MCP3_CSTR_PC_MASK   0x00000FFFUL
#define SYS_MCP3_CSTR_PC_SHIFT  0
#define SYS_MCP3_CSTR_PC_SIGNED 0

/* Register MCP_SYS_RTT_FLOW_TRACE_CAPTURE_CTRL (REGMCP3REG) */
#define SYS_MCP3_RTT_FLOW_TRACE_CAPTURE_CTRL                 0x0E30
#define ABS_SYS_MCP3_RTT_FLOW_TRACE_CAPTURE_CTRL             0x02004E30UL

#define SYS_MCP3_HOST_RTT_FLOW_CAP_CTRL0_MASK                0x00000003UL
#define SYS_MCP3_HOST_RTT_FLOW_CAP_CTRL0_SHIFT               0
#define SYS_MCP3_HOST_RTT_FLOW_CAP_CTRL0_SIGNED              0

#define SYS_MCP3_HOST_RTT_FLOW_CAP_CTRL1_MASK                0x0000000CUL
#define SYS_MCP3_HOST_RTT_FLOW_CAP_CTRL1_SHIFT               2
#define SYS_MCP3_HOST_RTT_FLOW_CAP_CTRL1_SIGNED              0

#define SYS_MCP3_HOST_RTT_FLOW_CAP_CTRL2_MASK                0x00000030UL
#define SYS_MCP3_HOST_RTT_FLOW_CAP_CTRL2_SHIFT               4
#define SYS_MCP3_HOST_RTT_FLOW_CAP_CTRL2_SIGNED              0

#define SYS_MCP3_HOST_RTT_FLOW_CAP_CTRL3_MASK                0x000000C0UL
#define SYS_MCP3_HOST_RTT_FLOW_CAP_CTRL3_SHIFT               6
#define SYS_MCP3_HOST_RTT_FLOW_CAP_CTRL3_SIGNED              0

#define SYS_MCP3_HOST_RTT_FLOW_CAP_CTRL4_MASK                0x00000300UL
#define SYS_MCP3_HOST_RTT_FLOW_CAP_CTRL4_SHIFT               8
#define SYS_MCP3_HOST_RTT_FLOW_CAP_CTRL4_SIGNED              0

#define SYS_MCP3_HOST_RTT_FLOW_CAP_CTRL5_MASK                0x00000C00UL
#define SYS_MCP3_HOST_RTT_FLOW_CAP_CTRL5_SHIFT               10
#define SYS_MCP3_HOST_RTT_FLOW_CAP_CTRL5_SIGNED              0

#define SYS_MCP3_HOST_RTT_FLOW_A_TRACE_CAP_FREE_MASK         0x00001000UL
#define SYS_MCP3_HOST_RTT_FLOW_A_TRACE_CAP_FREE_SHIFT        12
#define SYS_MCP3_HOST_RTT_FLOW_A_TRACE_CAP_FREE_SIGNED       0

#define SYS_MCP3_HOST_RTT_FLOW_B_TRACE_CAP_FREE_MASK         0x00002000UL
#define SYS_MCP3_HOST_RTT_FLOW_B_TRACE_CAP_FREE_SHIFT        13
#define SYS_MCP3_HOST_RTT_FLOW_B_TRACE_CAP_FREE_SIGNED       0

#define SYS_MCP3_HOST_RTT_FLOW_A_TRACE_CAP_CNT1_FULL_MASK    0x00004000UL
#define SYS_MCP3_HOST_RTT_FLOW_A_TRACE_CAP_CNT1_FULL_SHIFT   14
#define SYS_MCP3_HOST_RTT_FLOW_A_TRACE_CAP_CNT1_FULL_SIGNED  0

#define SYS_MCP3_HOST_RTT_FLOW_B_TRACE_CAP_CNT23_FULL_MASK   0x00008000UL
#define SYS_MCP3_HOST_RTT_FLOW_B_TRACE_CAP_CNT23_FULL_SHIFT  15
#define SYS_MCP3_HOST_RTT_FLOW_B_TRACE_CAP_CNT23_FULL_SIGNED 0

/* Register MCP_SYS_RTT_TRIG_EVENT_WAIT_CYCLES (REGMCP3REG) */
#define SYS_MCP3_RTT_TRIG_EVENT_WAIT_CYCLES         0x0E34
#define ABS_SYS_MCP3_RTT_TRIG_EVENT_WAIT_CYCLES     0x02004E34UL

#define SYS_MCP3_HOST_RTT_TRIG_EVNT_WAIT_CYC_MASK   0xFFFFFFFFUL
#define SYS_MCP3_HOST_RTT_TRIG_EVNT_WAIT_CYC_SHIFT  0
#define SYS_MCP3_HOST_RTT_TRIG_EVNT_WAIT_CYC_SIGNED 0

/* Register MCP_SYS_RTT_PC_SYNC (REGMCP3REG) */
#define SYS_MCP3_RTT_PC_SYNC             0x0E3C
#define ABS_SYS_MCP3_RTT_PC_SYNC         0x02004E3CUL

#define SYS_MCP3_PC_SYNC_DATA_SEL_MASK   0x0000001FUL
#define SYS_MCP3_PC_SYNC_DATA_SEL_SHIFT  0
#define SYS_MCP3_PC_SYNC_DATA_SEL_SIGNED 0

#define SYS_MCP3_PC_SYNC_ADDR_SEL_MASK   0x000001E0UL
#define SYS_MCP3_PC_SYNC_ADDR_SEL_SHIFT  5
#define SYS_MCP3_PC_SYNC_ADDR_SEL_SIGNED 0

/* Register MCP_SYS_RTT_SYS_COMP0 (REGMCP3REG) */
#define SYS_MCP3_RTT_SYS_COMP0            0x0E40
#define ABS_SYS_MCP3_RTT_SYS_COMP0        0x02004E40UL

#define SYS_MCP3_SYSBUS_COMP_MASK0_MASK   0xFFFFFFFFUL
#define SYS_MCP3_SYSBUS_COMP_MASK0_SHIFT  0
#define SYS_MCP3_SYSBUS_COMP_MASK0_SIGNED 0

/* Register MCP_SYS_RTT_SYS_COMP1 (REGMCP3REG) */
#define SYS_MCP3_RTT_SYS_COMP1            0x0E44
#define ABS_SYS_MCP3_RTT_SYS_COMP1        0x02004E44UL

#define SYS_MCP3_SYSBUS_COMP_DATA0_MASK   0xFFFFFFFFUL
#define SYS_MCP3_SYSBUS_COMP_DATA0_SHIFT  0
#define SYS_MCP3_SYSBUS_COMP_DATA0_SIGNED 0

/* Register MCP_SYS_RTT_SYS_COMP2 (REGMCP3REG) */
#define SYS_MCP3_RTT_SYS_COMP2            0x0E48
#define ABS_SYS_MCP3_RTT_SYS_COMP2        0x02004E48UL

#define SYS_MCP3_SYSBUS_COMP_ADDR0_MASK   0x000003FFUL
#define SYS_MCP3_SYSBUS_COMP_ADDR0_SHIFT  0
#define SYS_MCP3_SYSBUS_COMP_ADDR0_SIGNED 0

#define SYS_MCP3_SYSBUS_COMP_RNW0_MASK    0x80000000UL
#define SYS_MCP3_SYSBUS_COMP_RNW0_SHIFT   31
#define SYS_MCP3_SYSBUS_COMP_RNW0_SIGNED  0

/* Register MCP_SYS_RTT_SYS_COMP3 (REGMCP3REG) */
#define SYS_MCP3_RTT_SYS_COMP3            0x0E4C
#define ABS_SYS_MCP3_RTT_SYS_COMP3        0x02004E4CUL

#define SYS_MCP3_SYSBUS_COMP_MASK1_MASK   0xFFFFFFFFUL
#define SYS_MCP3_SYSBUS_COMP_MASK1_SHIFT  0
#define SYS_MCP3_SYSBUS_COMP_MASK1_SIGNED 0

/* Register MCP_SYS_RTT_SYS_COMP4 (REGMCP3REG) */
#define SYS_MCP3_RTT_SYS_COMP4            0x0E50
#define ABS_SYS_MCP3_RTT_SYS_COMP4        0x02004E50UL

#define SYS_MCP3_SYSBUS_COMP_DATA1_MASK   0xFFFFFFFFUL
#define SYS_MCP3_SYSBUS_COMP_DATA1_SHIFT  0
#define SYS_MCP3_SYSBUS_COMP_DATA1_SIGNED 0

/* Register MCP_SYS_RTT_SYS_COMP5 (REGMCP3REG) */
#define SYS_MCP3_RTT_SYS_COMP5            0x0E54
#define ABS_SYS_MCP3_RTT_SYS_COMP5        0x02004E54UL

#define SYS_MCP3_SYSBUS_COMP_ADDR1_MASK   0x000003FFUL
#define SYS_MCP3_SYSBUS_COMP_ADDR1_SHIFT  0
#define SYS_MCP3_SYSBUS_COMP_ADDR1_SIGNED 0

#define SYS_MCP3_SYSBUS_COMP_RNW1_MASK    0x80000000UL
#define SYS_MCP3_SYSBUS_COMP_RNW1_SHIFT   31
#define SYS_MCP3_SYSBUS_COMP_RNW1_SIGNED  0

/* Register MCP_SYS_RTT_SYS_TRACE_CTRL (REGMCP3REG) */
#define SYS_MCP3_RTT_SYS_TRACE_CTRL                       0x0E58
#define ABS_SYS_MCP3_RTT_SYS_TRACE_CTRL                   0x02004E58UL

#define SYS_MCP3_HOST_SYS_RTT_TRACE_BUF_CTRL_MASK         0x00000003UL
#define SYS_MCP3_HOST_SYS_RTT_TRACE_BUF_CTRL_SHIFT        0
#define SYS_MCP3_HOST_SYS_RTT_TRACE_BUF_CTRL_SIGNED       0

#define SYS_MCP3_HOST_SYS_RTT_GLOBAL_EN_MASK              0x00000004UL
#define SYS_MCP3_HOST_SYS_RTT_GLOBAL_EN_SHIFT             2
#define SYS_MCP3_HOST_SYS_RTT_GLOBAL_EN_SIGNED            0

#define SYS_MCP3_HOST_SYS_RTT_TRACE_RAM_INTERLEAVE_MASK   0x00000008UL
#define SYS_MCP3_HOST_SYS_RTT_TRACE_RAM_INTERLEAVE_SHIFT  3
#define SYS_MCP3_HOST_SYS_RTT_TRACE_RAM_INTERLEAVE_SIGNED 0

/* Register MCP_SYS_RTT_SYS_TRACE_BUF_STATE1 (REGMCP3REG) */
#define SYS_MCP3_RTT_SYS_TRACE_BUF_STATE1                 0x0E5C
#define ABS_SYS_MCP3_RTT_SYS_TRACE_BUF_STATE1             0x02004E5CUL

#define SYS_MCP3_HOST_ACC_RTT_TRACE_BUF_COUNT_MASK        0x000000FFUL
#define SYS_MCP3_HOST_ACC_RTT_TRACE_BUF_COUNT_SHIFT       0
#define SYS_MCP3_HOST_ACC_RTT_TRACE_BUF_COUNT_SIGNED      0

#define SYS_MCP3_HOST_ACC_RTT_TRACE_BUF_FIFO_COUNT_MASK   0x001F0000UL
#define SYS_MCP3_HOST_ACC_RTT_TRACE_BUF_FIFO_COUNT_SHIFT  16
#define SYS_MCP3_HOST_ACC_RTT_TRACE_BUF_FIFO_COUNT_SIGNED 0

/* Register MCP_SYS_RTT_SYS_TRACE_BUF_STATE2 (REGMCP3REG) */
#define SYS_MCP3_RTT_SYS_TRACE_BUF_STATE2        0x0E60
#define ABS_SYS_MCP3_RTT_SYS_TRACE_BUF_STATE2    0x02004E60UL

#define SYS_MCP3_SYSBUS_TRACE_BUF_RD_PNTR_MASK   0x000000FFUL
#define SYS_MCP3_SYSBUS_TRACE_BUF_RD_PNTR_SHIFT  0
#define SYS_MCP3_SYSBUS_TRACE_BUF_RD_PNTR_SIGNED 0

#define SYS_MCP3_SYSBUS_TRACE_BUF_WR_PNTR_MASK   0x00FF0000UL
#define SYS_MCP3_SYSBUS_TRACE_BUF_WR_PNTR_SHIFT  16
#define SYS_MCP3_SYSBUS_TRACE_BUF_WR_PNTR_SIGNED 0

/* Register MCP_SYS_RTT_SYS_TRACE_BUF_DATA (REGMCP3REG) */
#define SYS_MCP3_RTT_SYS_TRACE_BUF_DATA       0x0E64
#define ABS_SYS_MCP3_RTT_SYS_TRACE_BUF_DATA   0x02004E64UL

#define SYS_MCP3_SYSBUS_TRACE_BUF_DATA_MASK   0xFFFFFFFFUL
#define SYS_MCP3_SYSBUS_TRACE_BUF_DATA_SHIFT  0
#define SYS_MCP3_SYSBUS_TRACE_BUF_DATA_SIGNED 0

/* Register MCP_SYS_RTT_COUNT0_CTRL (REGMCP3REG) */
#define SYS_MCP3_RTT_COUNT0_CTRL                   0x0E68
#define ABS_SYS_MCP3_RTT_COUNT0_CTRL               0x02004E68UL

#define SYS_MCP3_HOST_RTT_COUNT0_EVNT0_CTRL_MASK   0x0000000FUL
#define SYS_MCP3_HOST_RTT_COUNT0_EVNT0_CTRL_SHIFT  0
#define SYS_MCP3_HOST_RTT_COUNT0_EVNT0_CTRL_SIGNED 0

#define SYS_MCP3_HOST_RTT_COUNT0_EVNT1_CTRL_MASK   0x00000030UL
#define SYS_MCP3_HOST_RTT_COUNT0_EVNT1_CTRL_SHIFT  4
#define SYS_MCP3_HOST_RTT_COUNT0_EVNT1_CTRL_SIGNED 0

/* Register MCP_SYS_RTT_COUNT1_CTRL (REGMCP3REG) */
#define SYS_MCP3_RTT_COUNT1_CTRL                   0x0E6C
#define ABS_SYS_MCP3_RTT_COUNT1_CTRL               0x02004E6CUL

#define SYS_MCP3_HOST_RTT_COUNT1_EVNT0_CTRL_MASK   0x0000000FUL
#define SYS_MCP3_HOST_RTT_COUNT1_EVNT0_CTRL_SHIFT  0
#define SYS_MCP3_HOST_RTT_COUNT1_EVNT0_CTRL_SIGNED 0

#define SYS_MCP3_HOST_RTT_COUNT1_EVNT1_CTRL_MASK   0x00000030UL
#define SYS_MCP3_HOST_RTT_COUNT1_EVNT1_CTRL_SHIFT  4
#define SYS_MCP3_HOST_RTT_COUNT1_EVNT1_CTRL_SIGNED 0

/* Register MCP_SYS_RTT_COUNT2_CTRL (REGMCP3REG) */
#define SYS_MCP3_RTT_COUNT2_CTRL                   0x0E70
#define ABS_SYS_MCP3_RTT_COUNT2_CTRL               0x02004E70UL

#define SYS_MCP3_HOST_RTT_COUNT2_EVNT0_CTRL_MASK   0x0000000FUL
#define SYS_MCP3_HOST_RTT_COUNT2_EVNT0_CTRL_SHIFT  0
#define SYS_MCP3_HOST_RTT_COUNT2_EVNT0_CTRL_SIGNED 0

#define SYS_MCP3_HOST_RTT_COUNT2_EVNT1_CTRL_MASK   0x00000030UL
#define SYS_MCP3_HOST_RTT_COUNT2_EVNT1_CTRL_SHIFT  4
#define SYS_MCP3_HOST_RTT_COUNT2_EVNT1_CTRL_SIGNED 0

/* Register MCP_SYS_RTT_FSM_STRT_EVNT (REGMCP3REG) */
#define SYS_MCP3_RTT_FSM_STRT_EVNT             0x0E74
#define ABS_SYS_MCP3_RTT_FSM_STRT_EVNT         0x02004E74UL

#define SYS_MCP3_HOST_RTT_FSM_STRT_EVNT_MASK   0x0000000FUL
#define SYS_MCP3_HOST_RTT_FSM_STRT_EVNT_SHIFT  0
#define SYS_MCP3_HOST_RTT_FSM_STRT_EVNT_SIGNED 0

/* Register MCP_SYS_RTT_FSM_SYNC_EVNT (REGMCP3REG) */
#define SYS_MCP3_RTT_FSM_SYNC_EVNT             0x0E78
#define ABS_SYS_MCP3_RTT_FSM_SYNC_EVNT         0x02004E78UL

#define SYS_MCP3_HOST_RTT_FSM_SYNC_EVNT_MASK   0x0000000FUL
#define SYS_MCP3_HOST_RTT_FSM_SYNC_EVNT_SHIFT  0
#define SYS_MCP3_HOST_RTT_FSM_SYNC_EVNT_SIGNED 0

/* Register MCP_SYS_RTT_FSM_TRIG_EVNT (REGMCP3REG) */
#define SYS_MCP3_RTT_FSM_TRIG_EVNT                     0x0E7C
#define ABS_SYS_MCP3_RTT_FSM_TRIG_EVNT                 0x02004E7CUL

#define SYS_MCP3_HOST_RTT_FSM_TRIG_EVNT_MASK           0x0000001FUL
#define SYS_MCP3_HOST_RTT_FSM_TRIG_EVNT_SHIFT          0
#define SYS_MCP3_HOST_RTT_FSM_TRIG_EVNT_SIGNED         0

#define SYS_MCP3_HOST_RTT_TRIG_SYNC_EVNT_PASSED_MASK   0x01FFFFE0UL
#define SYS_MCP3_HOST_RTT_TRIG_SYNC_EVNT_PASSED_SHIFT  5
#define SYS_MCP3_HOST_RTT_TRIG_SYNC_EVNT_PASSED_SIGNED 0

/* Register MCP_SYS_RTT_FSM_CAP_ENABLE (REGMCP3REG) */
#define SYS_MCP3_RTT_FSM_CAP_ENABLE          0x0E80
#define ABS_SYS_MCP3_RTT_FSM_CAP_ENABLE      0x02004E80UL

#define SYS_MCP3_HOST_RTT_FSM_CAP_EN0_MASK   0x00000001UL
#define SYS_MCP3_HOST_RTT_FSM_CAP_EN0_SHIFT  0
#define SYS_MCP3_HOST_RTT_FSM_CAP_EN0_SIGNED 0

#define SYS_MCP3_HOST_RTT_FSM_CAP_EN1_MASK   0x00000006UL
#define SYS_MCP3_HOST_RTT_FSM_CAP_EN1_SHIFT  1
#define SYS_MCP3_HOST_RTT_FSM_CAP_EN1_SIGNED 0

/* Register MCP_SYS_RTT_FSM_CNT_ENABLE (REGMCP3REG) */
#define SYS_MCP3_RTT_FSM_CNT_ENABLE             0x0E88
#define ABS_SYS_MCP3_RTT_FSM_CNT_ENABLE         0x02004E88UL

#define SYS_MCP3_HOST_RTT_FSM_CNT_ENABLE_MASK   0x0000000FUL
#define SYS_MCP3_HOST_RTT_FSM_CNT_ENABLE_SHIFT  0
#define SYS_MCP3_HOST_RTT_FSM_CNT_ENABLE_SIGNED 0

/* Register MCP_SYS_RTT_FSM_CNT_DISABLE (REGMCP3REG) */
#define SYS_MCP3_RTT_FSM_CNT_DISABLE             0x0E8C
#define ABS_SYS_MCP3_RTT_FSM_CNT_DISABLE         0x02004E8CUL

#define SYS_MCP3_HOST_RTT_FSM_CNT_DISABLE_MASK   0x0000000FUL
#define SYS_MCP3_HOST_RTT_FSM_CNT_DISABLE_SHIFT  0
#define SYS_MCP3_HOST_RTT_FSM_CNT_DISABLE_SIGNED 0

/* Register MCP_SYS_RTT_FSM_CAP_COUNT (REGMCP3REG) */
#define SYS_MCP3_RTT_FSM_CAP_COUNT             0x0E90
#define ABS_SYS_MCP3_RTT_FSM_CAP_COUNT         0x02004E90UL

#define SYS_MCP3_HOST_RTT_FSM_CAP_COUNT_MASK   0x000FFFFFUL
#define SYS_MCP3_HOST_RTT_FSM_CAP_COUNT_SHIFT  0
#define SYS_MCP3_HOST_RTT_FSM_CAP_COUNT_SIGNED 0

/* Register MCP_SYS_RTT_FSM_CTRL (REGMCP3REG) */
#define SYS_MCP3_RTT_FSM_CTRL                          0x0E94
#define ABS_SYS_MCP3_RTT_FSM_CTRL                      0x02004E94UL

#define SYS_MCP3_HOST_SYS_RTT_FSM_ACTIVATE_MASK        0x00000001UL
#define SYS_MCP3_HOST_SYS_RTT_FSM_ACTIVATE_SHIFT       0
#define SYS_MCP3_HOST_SYS_RTT_FSM_ACTIVATE_SIGNED      0

#define SYS_MCP3_HOST_SYS_RTT_FSM_STOP_MASK            0x00000002UL
#define SYS_MCP3_HOST_SYS_RTT_FSM_STOP_SHIFT           1
#define SYS_MCP3_HOST_SYS_RTT_FSM_STOP_SIGNED          0

#define SYS_MCP3_HOST_SYS_RTT_FSM_FIN_ON_TRIG_MASK     0x00000004UL
#define SYS_MCP3_HOST_SYS_RTT_FSM_FIN_ON_TRIG_SHIFT    2
#define SYS_MCP3_HOST_SYS_RTT_FSM_FIN_ON_TRIG_SIGNED   0

#define SYS_MCP3_HOST_SYS_RTT_FSM_FIN_ON_SYNC_MASK     0x00000008UL
#define SYS_MCP3_HOST_SYS_RTT_FSM_FIN_ON_SYNC_SHIFT    3
#define SYS_MCP3_HOST_SYS_RTT_FSM_FIN_ON_SYNC_SIGNED   0

#define SYS_MCP3_HOST_SYS_RTT_FSM_WAIT_FOR_SYNC_MASK   0x00000010UL
#define SYS_MCP3_HOST_SYS_RTT_FSM_WAIT_FOR_SYNC_SHIFT  4
#define SYS_MCP3_HOST_SYS_RTT_FSM_WAIT_FOR_SYNC_SIGNED 0

#define SYS_MCP3_HOST_SYS_RTT_FSM_SW_RESET_MASK        0x00000020UL
#define SYS_MCP3_HOST_SYS_RTT_FSM_SW_RESET_SHIFT       5
#define SYS_MCP3_HOST_SYS_RTT_FSM_SW_RESET_SIGNED      0

/* Register MCP_SYS_RTT_PC_COMP_MATCH0 (REGMCP3REG) */
#define SYS_MCP3_RTT_PC_COMP_MATCH0                   0x0E98
#define ABS_SYS_MCP3_RTT_PC_COMP_MATCH0               0x02004E98UL

#define SYS_MCP3_HOST_RTT_VALUE_PC_COMP_MATCH0_MASK   0x00000FFFUL
#define SYS_MCP3_HOST_RTT_VALUE_PC_COMP_MATCH0_SHIFT  0
#define SYS_MCP3_HOST_RTT_VALUE_PC_COMP_MATCH0_SIGNED 0

/* Register MCP_SYS_RTT_PC_COMP_MATCH1 (REGMCP3REG) */
#define SYS_MCP3_RTT_PC_COMP_MATCH1                   0x0E9C
#define ABS_SYS_MCP3_RTT_PC_COMP_MATCH1               0x02004E9CUL

#define SYS_MCP3_HOST_RTT_VALUE_PC_COMP_MATCH1_MASK   0x00000FFFUL
#define SYS_MCP3_HOST_RTT_VALUE_PC_COMP_MATCH1_SHIFT  0
#define SYS_MCP3_HOST_RTT_VALUE_PC_COMP_MATCH1_SIGNED 0

/* Register MCP_SYS_RTT_LOW_ADDR_COMP_MATCH0 (REGMCP3REG) */
#define SYS_MCP3_RTT_LOW_ADDR_COMP_MATCH0             0x0EA0
#define ABS_SYS_MCP3_RTT_LOW_ADDR_COMP_MATCH0         0x02004EA0UL

#define SYS_MCP3_HOST_RTT_LOW_ADDR_COMP_MATCH0_MASK   0x01FFFFFFUL
#define SYS_MCP3_HOST_RTT_LOW_ADDR_COMP_MATCH0_SHIFT  0
#define SYS_MCP3_HOST_RTT_LOW_ADDR_COMP_MATCH0_SIGNED 0

/* Register MCP_SYS_RTT_HIGH_ADDR_COMP_MATCH0 (REGMCP3REG) */
#define SYS_MCP3_RTT_HIGH_ADDR_COMP_MATCH0             0x0EA4
#define ABS_SYS_MCP3_RTT_HIGH_ADDR_COMP_MATCH0         0x02004EA4UL

#define SYS_MCP3_HOST_RTT_HIGH_ADDR_COMP_MATCH0_MASK   0x01FFFFFFUL
#define SYS_MCP3_HOST_RTT_HIGH_ADDR_COMP_MATCH0_SHIFT  0
#define SYS_MCP3_HOST_RTT_HIGH_ADDR_COMP_MATCH0_SIGNED 0

/* Register MCP_SYS_RTT_ADDR_COMP_CTRL (REGMCP3REG) */
#define SYS_MCP3_RTT_ADDR_COMP_CTRL               0x0EA8
#define ABS_SYS_MCP3_RTT_ADDR_COMP_CTRL           0x02004EA8UL

#define SYS_MCP3_HOST_RTT_ADDR_COMP_SEL_MASK      0x0000000FUL
#define SYS_MCP3_HOST_RTT_ADDR_COMP_SEL_SHIFT     0
#define SYS_MCP3_HOST_RTT_ADDR_COMP_SEL_SIGNED    0

#define SYS_MCP3_HOST_RTT_ADDR_COMP_RW0_MASK      0x00000010UL
#define SYS_MCP3_HOST_RTT_ADDR_COMP_RW0_SHIFT     4
#define SYS_MCP3_HOST_RTT_ADDR_COMP_RW0_SIGNED    0

#define SYS_MCP3_HOST_RTT_ADDR_COMP_PERIP0_MASK   0x00000020UL
#define SYS_MCP3_HOST_RTT_ADDR_COMP_PERIP0_SHIFT  5
#define SYS_MCP3_HOST_RTT_ADDR_COMP_PERIP0_SIGNED 0

#define SYS_MCP3_HOST_RTT_ADDR_COMP_RW1_MASK      0x00000040UL
#define SYS_MCP3_HOST_RTT_ADDR_COMP_RW1_SHIFT     6
#define SYS_MCP3_HOST_RTT_ADDR_COMP_RW1_SIGNED    0

#define SYS_MCP3_HOST_RTT_ADDR_COMP_PERIP1_MASK   0x00000080UL
#define SYS_MCP3_HOST_RTT_ADDR_COMP_PERIP1_SHIFT  7
#define SYS_MCP3_HOST_RTT_ADDR_COMP_PERIP1_SIGNED 0

/* Register MCP_SYS_RTT_LOW_ADDR_COMP_MATCH1 (REGMCP3REG) */
#define SYS_MCP3_RTT_LOW_ADDR_COMP_MATCH1             0x0EAC
#define ABS_SYS_MCP3_RTT_LOW_ADDR_COMP_MATCH1         0x02004EACUL

#define SYS_MCP3_HOST_RTT_LOW_ADDR_COMP_MATCH1_MASK   0x01FFFFFFUL
#define SYS_MCP3_HOST_RTT_LOW_ADDR_COMP_MATCH1_SHIFT  0
#define SYS_MCP3_HOST_RTT_LOW_ADDR_COMP_MATCH1_SIGNED 0

/* Register MCP_SYS_RTT_HIGH_ADDR_COMP_MATCH1 (REGMCP3REG) */
#define SYS_MCP3_RTT_HIGH_ADDR_COMP_MATCH1             0x0EB0
#define ABS_SYS_MCP3_RTT_HIGH_ADDR_COMP_MATCH1         0x02004EB0UL

#define SYS_MCP3_HOST_RTT_HIGH_ADDR_COMP_MATCH1_MASK   0x01FFFFFFUL
#define SYS_MCP3_HOST_RTT_HIGH_ADDR_COMP_MATCH1_SHIFT  0
#define SYS_MCP3_HOST_RTT_HIGH_ADDR_COMP_MATCH1_SIGNED 0

/* Register MCP_SYS_RTT_DATAR_COMP_DATA0 (REGMCP3REG) */
#define SYS_MCP3_RTT_DATAR_COMP_DATA0             0x0EB4
#define ABS_SYS_MCP3_RTT_DATAR_COMP_DATA0         0x02004EB4UL

#define SYS_MCP3_HOST_RTT_DATAR_COMP_DATA0_MASK   0x00FFFFFFUL
#define SYS_MCP3_HOST_RTT_DATAR_COMP_DATA0_SHIFT  0
#define SYS_MCP3_HOST_RTT_DATAR_COMP_DATA0_SIGNED 0

/* Register MCP_SYS_RTT_DATAR_COMP_MASK0 (REGMCP3REG) */
#define SYS_MCP3_RTT_DATAR_COMP_MASK0             0x0EB8
#define ABS_SYS_MCP3_RTT_DATAR_COMP_MASK0         0x02004EB8UL

#define SYS_MCP3_HOST_RTT_DATAR_COMP_MASK0_MASK   0x00FFFFFFUL
#define SYS_MCP3_HOST_RTT_DATAR_COMP_MASK0_SHIFT  0
#define SYS_MCP3_HOST_RTT_DATAR_COMP_MASK0_SIGNED 0

/* Register MCP_SYS_RTT_DATAR_COMP_DATA1 (REGMCP3REG) */
#define SYS_MCP3_RTT_DATAR_COMP_DATA1             0x0EBC
#define ABS_SYS_MCP3_RTT_DATAR_COMP_DATA1         0x02004EBCUL

#define SYS_MCP3_HOST_RTT_DATAR_COMP_DATA1_MASK   0x00FFFFFFUL
#define SYS_MCP3_HOST_RTT_DATAR_COMP_DATA1_SHIFT  0
#define SYS_MCP3_HOST_RTT_DATAR_COMP_DATA1_SIGNED 0

/* Register MCP_SYS_RTT_DATAR_COMP_MASK1 (REGMCP3REG) */
#define SYS_MCP3_RTT_DATAR_COMP_MASK1             0x0EC0
#define ABS_SYS_MCP3_RTT_DATAR_COMP_MASK1         0x02004EC0UL

#define SYS_MCP3_HOST_RTT_DATAR_COMP_MASK1_MASK   0x00FFFFFFUL
#define SYS_MCP3_HOST_RTT_DATAR_COMP_MASK1_SHIFT  0
#define SYS_MCP3_HOST_RTT_DATAR_COMP_MASK1_SIGNED 0

/* Register MCP_SYS_RTT_DATAR_COMP_CTRL (REGMCP3REG) */
#define SYS_MCP3_RTT_DATAR_COMP_CTRL              0x0EC4
#define ABS_SYS_MCP3_RTT_DATAR_COMP_CTRL          0x02004EC4UL

#define SYS_MCP3_HOST_RTT_DATAR_COMP_SEL_MASK     0x0000000FUL
#define SYS_MCP3_HOST_RTT_DATAR_COMP_SEL_SHIFT    0
#define SYS_MCP3_HOST_RTT_DATAR_COMP_SEL_SIGNED   0

#define SYS_MCP3_HOST_RTT_DATAR_COMP_QUAL0_MASK   0x00000030UL
#define SYS_MCP3_HOST_RTT_DATAR_COMP_QUAL0_SHIFT  4
#define SYS_MCP3_HOST_RTT_DATAR_COMP_QUAL0_SIGNED 0

#define SYS_MCP3_HOST_RTT_DATAR_COMP_QUAL1_MASK   0x000000C0UL
#define SYS_MCP3_HOST_RTT_DATAR_COMP_QUAL1_SHIFT  6
#define SYS_MCP3_HOST_RTT_DATAR_COMP_QUAL1_SIGNED 0

/* Register MCP_SYS_RTT_DATAW_COMP_DATA0 (REGMCP3REG) */
#define SYS_MCP3_RTT_DATAW_COMP_DATA0             0x0EC8
#define ABS_SYS_MCP3_RTT_DATAW_COMP_DATA0         0x02004EC8UL

#define SYS_MCP3_HOST_RTT_DATAW_COMP_DATA0_MASK   0x00FFFFFFUL
#define SYS_MCP3_HOST_RTT_DATAW_COMP_DATA0_SHIFT  0
#define SYS_MCP3_HOST_RTT_DATAW_COMP_DATA0_SIGNED 0

/* Register MCP_SYS_RTT_DATAW_COMP_MASK0 (REGMCP3REG) */
#define SYS_MCP3_RTT_DATAW_COMP_MASK0             0x0ECC
#define ABS_SYS_MCP3_RTT_DATAW_COMP_MASK0         0x02004ECCUL

#define SYS_MCP3_HOST_RTT_DATAW_COMP_MASK0_MASK   0x00FFFFFFUL
#define SYS_MCP3_HOST_RTT_DATAW_COMP_MASK0_SHIFT  0
#define SYS_MCP3_HOST_RTT_DATAW_COMP_MASK0_SIGNED 0

/* Register MCP_SYS_RTT_DATAW_COMP_DATA1 (REGMCP3REG) */
#define SYS_MCP3_RTT_DATAW_COMP_DATA1             0x0ED0
#define ABS_SYS_MCP3_RTT_DATAW_COMP_DATA1         0x02004ED0UL

#define SYS_MCP3_HOST_RTT_DATAW_COMP_DATA1_MASK   0x00FFFFFFUL
#define SYS_MCP3_HOST_RTT_DATAW_COMP_DATA1_SHIFT  0
#define SYS_MCP3_HOST_RTT_DATAW_COMP_DATA1_SIGNED 0

/* Register MCP_SYS_RTT_DATAW_COMP_MASK1 (REGMCP3REG) */
#define SYS_MCP3_RTT_DATAW_COMP_MASK1             0x0ED4
#define ABS_SYS_MCP3_RTT_DATAW_COMP_MASK1         0x02004ED4UL

#define SYS_MCP3_HOST_RTT_DATAW_COMP_MASK1_MASK   0x00FFFFFFUL
#define SYS_MCP3_HOST_RTT_DATAW_COMP_MASK1_SHIFT  0
#define SYS_MCP3_HOST_RTT_DATAW_COMP_MASK1_SIGNED 0

/* Register MCP_SYS_RTT_DATAW_COMP_CTRL (REGMCP3REG) */
#define SYS_MCP3_RTT_DATAW_COMP_CTRL              0x0ED8
#define ABS_SYS_MCP3_RTT_DATAW_COMP_CTRL          0x02004ED8UL

#define SYS_MCP3_HOST_RTT_DATAW_COMP_SEL_MASK     0x0000000FUL
#define SYS_MCP3_HOST_RTT_DATAW_COMP_SEL_SHIFT    0
#define SYS_MCP3_HOST_RTT_DATAW_COMP_SEL_SIGNED   0

#define SYS_MCP3_HOST_RTT_DATAW_COMP_QUAL0_MASK   0x00000030UL
#define SYS_MCP3_HOST_RTT_DATAW_COMP_QUAL0_SHIFT  4
#define SYS_MCP3_HOST_RTT_DATAW_COMP_QUAL0_SIGNED 0

#define SYS_MCP3_HOST_RTT_DATAW_COMP_QUAL1_MASK   0x000000C0UL
#define SYS_MCP3_HOST_RTT_DATAW_COMP_QUAL1_SHIFT  6
#define SYS_MCP3_HOST_RTT_DATAW_COMP_QUAL1_SIGNED 0

/* Register MCP_SYS_RTT_ASYNC_FLAGS0_SEL (REGMCP3REG) */
#define SYS_MCP3_RTT_ASYNC_FLAGS0_SEL                     0x0EDC
#define ABS_SYS_MCP3_RTT_ASYNC_FLAGS0_SEL                 0x02004EDCUL

#define SYS_MCP3_HOST_RTT_ASYNC_FLAGS0_SEL_MASK           0x00000003UL
#define SYS_MCP3_HOST_RTT_ASYNC_FLAGS0_SEL_SHIFT          0
#define SYS_MCP3_HOST_RTT_ASYNC_FLAGS0_SEL_SIGNED         0

#define SYS_MCP3_HOST_RTT_ASYNC_A_TRACE_CAP_ENABLE_MASK   0x00000004UL
#define SYS_MCP3_HOST_RTT_ASYNC_A_TRACE_CAP_ENABLE_SHIFT  2
#define SYS_MCP3_HOST_RTT_ASYNC_A_TRACE_CAP_ENABLE_SIGNED 0

/* Register MCP_SYS_RTT_ASYNC_FLAGS1_SEL (REGMCP3REG) */
#define SYS_MCP3_RTT_ASYNC_FLAGS1_SEL                     0x0EE0
#define ABS_SYS_MCP3_RTT_ASYNC_FLAGS1_SEL                 0x02004EE0UL

#define SYS_MCP3_HOST_RTT_ASYNC_FLAGS1_SEL_MASK           0x00000003UL
#define SYS_MCP3_HOST_RTT_ASYNC_FLAGS1_SEL_SHIFT          0
#define SYS_MCP3_HOST_RTT_ASYNC_FLAGS1_SEL_SIGNED         0

#define SYS_MCP3_HOST_RTT_ASYNC_B_TRACE_CAP_ENABLE_MASK   0x00000004UL
#define SYS_MCP3_HOST_RTT_ASYNC_B_TRACE_CAP_ENABLE_SHIFT  2
#define SYS_MCP3_HOST_RTT_ASYNC_B_TRACE_CAP_ENABLE_SIGNED 0

/* Register MCP_SYS_RTT_ASYNC_FLAGS0_MASK (REGMCP3REG) */
#define SYS_MCP3_RTT_ASYNC_FLAGS0_MASK             0x0EE4
#define ABS_SYS_MCP3_RTT_ASYNC_FLAGS0_MASK         0x02004EE4UL

#define SYS_MCP3_HOST_RTT_ASYNC_FLAGS0_MASK_MASK   0x0000FFFFUL
#define SYS_MCP3_HOST_RTT_ASYNC_FLAGS0_MASK_SHIFT  0
#define SYS_MCP3_HOST_RTT_ASYNC_FLAGS0_MASK_SIGNED 0

/* Register MCP_SYS_RTT_ASYNC_FLAGS1_MASK (REGMCP3REG) */
#define SYS_MCP3_RTT_ASYNC_FLAGS1_MASK             0x0EE8
#define ABS_SYS_MCP3_RTT_ASYNC_FLAGS1_MASK         0x02004EE8UL

#define SYS_MCP3_HOST_RTT_ASYNC_FLAGS1_MASK_MASK   0x0000FFFFUL
#define SYS_MCP3_HOST_RTT_ASYNC_FLAGS1_MASK_SHIFT  0
#define SYS_MCP3_HOST_RTT_ASYNC_FLAGS1_MASK_SIGNED 0

/* Register MCP_SYS_RTT_FLOW_TRACE_INSTR_CTRL (REGMCP3REG) */
#define SYS_MCP3_RTT_FLOW_TRACE_INSTR_CTRL          0x0EEC
#define ABS_SYS_MCP3_RTT_FLOW_TRACE_INSTR_CTRL      0x02004EECUL

#define SYS_MCP3_HOST_RTT_FLOW_CAP_NO_INSTRS_MASK   0x000FFFFFUL
#define SYS_MCP3_HOST_RTT_FLOW_CAP_NO_INSTRS_SHIFT  0
#define SYS_MCP3_HOST_RTT_FLOW_CAP_NO_INSTRS_SIGNED 0

/* Register MCP_SYS_RTT_LOOPA_TRACE_EVENT (REGMCP3REG) */
#define SYS_MCP3_RTT_LOOPA_TRACE_EVENT            0x0EF0
#define ABS_SYS_MCP3_RTT_LOOPA_TRACE_EVENT        0x02004EF0UL

#define SYS_MCP3_HOST_RTT_LOOPA_EVENT_MASK        0x0000001FUL
#define SYS_MCP3_HOST_RTT_LOOPA_EVENT_SHIFT       0
#define SYS_MCP3_HOST_RTT_LOOPA_EVENT_SIGNED      0

#define SYS_MCP3_HOST_RTT_LOOPA_CAP_ENABLE_MASK   0x00000020UL
#define SYS_MCP3_HOST_RTT_LOOPA_CAP_ENABLE_SHIFT  5
#define SYS_MCP3_HOST_RTT_LOOPA_CAP_ENABLE_SIGNED 0

/* Register MCP_SYS_RTT_MCP_ADDR_TRACE_CTRL (REGMCP3REG) */
#define SYS_MCP3_RTT_MCP_ADDR_TRACE_CTRL             0x0EF4
#define ABS_SYS_MCP3_RTT_MCP_ADDR_TRACE_CTRL         0x02004EF4UL

#define SYS_MCP3_HOST_RTT_MCP_ADDR_TRACE_CTRL_MASK   0x00000003UL
#define SYS_MCP3_HOST_RTT_MCP_ADDR_TRACE_CTRL_SHIFT  0
#define SYS_MCP3_HOST_RTT_MCP_ADDR_TRACE_CTRL_SIGNED 0

/* Register MCP_SYS_RTT_MCP_DATA_TRACE_CTRL (REGMCP3REG) */
#define SYS_MCP3_RTT_MCP_DATA_TRACE_CTRL             0x0EF8
#define ABS_SYS_MCP3_RTT_MCP_DATA_TRACE_CTRL         0x02004EF8UL

#define SYS_MCP3_HOST_RTT_MCP_DATA_TRACE_CTRL_MASK   0x00000003UL
#define SYS_MCP3_HOST_RTT_MCP_DATA_TRACE_CTRL_SHIFT  0
#define SYS_MCP3_HOST_RTT_MCP_DATA_TRACE_CTRL_SIGNED 0

/* Register MCP_SYS_RTT_FSM_STATUS (REGMCP3REG) */
#define SYS_MCP3_RTT_FSM_STATUS             0x0EFC
#define ABS_SYS_MCP3_RTT_FSM_STATUS         0x02004EFCUL

#define SYS_MCP3_HOST_RTT_FSM_STATUS_MASK   0x0000000FUL
#define SYS_MCP3_HOST_RTT_FSM_STATUS_SHIFT  0
#define SYS_MCP3_HOST_RTT_FSM_STATUS_SIGNED 0

/* Register MCP_SYS_RAMW_START (REGMCP3REG) */
#define SYS_MCP3_RAMW_START            0x0F00
#define ABS_SYS_MCP3_RAMW_START        0x02004F00UL

#define SYS_MCP3_MCP_RAMW_START_MASK   0xFFFFFFFFUL
#define SYS_MCP3_MCP_RAMW_START_SHIFT  0
#define SYS_MCP3_MCP_RAMW_START_SIGNED 0

/* Register MCP_SYS_RAMW_LEN (REGMCP3REG) */
#define SYS_MCP3_RAMW_LEN            0x0F04
#define ABS_SYS_MCP3_RAMW_LEN        0x02004F04UL

#define SYS_MCP3_MCP_RAMW_LEN_MASK   0xFFFFFFFFUL
#define SYS_MCP3_MCP_RAMW_LEN_SHIFT  0
#define SYS_MCP3_MCP_RAMW_LEN_SIGNED 0

/* Register MCP_SYS_RAMN_START (REGMCP3REG) */
#define SYS_MCP3_RAMN_START            0x0F08
#define ABS_SYS_MCP3_RAMN_START        0x02004F08UL

#define SYS_MCP3_MCP_RAMN_START_MASK   0xFFFFFFFFUL
#define SYS_MCP3_MCP_RAMN_START_SHIFT  0
#define SYS_MCP3_MCP_RAMN_START_SIGNED 0

/* Register MCP_SYS_RAMN_LEN (REGMCP3REG) */
#define SYS_MCP3_RAMN_LEN            0x0F0C
#define ABS_SYS_MCP3_RAMN_LEN        0x02004F0CUL

#define SYS_MCP3_MCP_RAMN_LEN_MASK   0xFFFFFFFFUL
#define SYS_MCP3_MCP_RAMN_LEN_SHIFT  0
#define SYS_MCP3_MCP_RAMN_LEN_SIGNED 0

/* Register MCP_SYS_MMR_START (REGMCP3REG) */
#define SYS_MCP3_MMR_START            0x0F10
#define ABS_SYS_MCP3_MMR_START        0x02004F10UL

#define SYS_MCP3_MCP_MMR_START_MASK   0xFFFFFFFFUL
#define SYS_MCP3_MCP_MMR_START_SHIFT  0
#define SYS_MCP3_MCP_MMR_START_SIGNED 0

/* Register MCP_SYS_MMR_LEN (REGMCP3REG) */
#define SYS_MCP3_MMR_LEN            0x0F14
#define ABS_SYS_MCP3_MMR_LEN        0x02004F14UL

#define SYS_MCP3_MCP_MMR_LEN_MASK   0xFFFFFFFFUL
#define SYS_MCP3_MCP_MMR_LEN_SHIFT  0
#define SYS_MCP3_MCP_MMR_LEN_SIGNED 0

/* Register MCP_SYS_PERIP_START (REGMCP3REG) */
#define SYS_MCP3_PERIP_START            0x0F18
#define ABS_SYS_MCP3_PERIP_START        0x02004F18UL

#define SYS_MCP3_MCP_PERIP_START_MASK   0xFFFFFFFFUL
#define SYS_MCP3_MCP_PERIP_START_SHIFT  0
#define SYS_MCP3_MCP_PERIP_START_SIGNED 0

/* Register MCP_SYS_PERIP_LEN (REGMCP3REG) */
#define SYS_MCP3_PERIP_LEN            0x0F1C
#define ABS_SYS_MCP3_PERIP_LEN        0x02004F1CUL

#define SYS_MCP3_MCP_PERIP_LEN_MASK   0xFFFFFFFFUL
#define SYS_MCP3_MCP_PERIP_LEN_SHIFT  0
#define SYS_MCP3_MCP_PERIP_LEN_SIGNED 0

/* Register MCP_SYS_CODE_START (REGMCP3REG) */
#define SYS_MCP3_CODE_START            0x0F20
#define ABS_SYS_MCP3_CODE_START        0x02004F20UL

#define SYS_MCP3_MCP_CODE_START_MASK   0xFFFFFFFFUL
#define SYS_MCP3_MCP_CODE_START_SHIFT  0
#define SYS_MCP3_MCP_CODE_START_SIGNED 0

/* Register MCP_SYS_CODE_LEN (REGMCP3REG) */
#define SYS_MCP3_CODE_LEN            0x0F24
#define ABS_SYS_MCP3_CODE_LEN        0x02004F24UL

#define SYS_MCP3_MCP_CODE_LEN_MASK   0xFFFFFFFFUL
#define SYS_MCP3_MCP_CODE_LEN_SHIFT  0
#define SYS_MCP3_MCP_CODE_LEN_SIGNED 0

/* Register MCP_SYS_CORE_ID (REGMCP3REG) */
#define SYS_MCP3_CORE_ID            0x0FE0
#define ABS_SYS_MCP3_CORE_ID        0x02004FE0UL

#define SYS_MCP3_MCP_CORE_ID_MASK   0xFFFFFFFFUL
#define SYS_MCP3_MCP_CORE_ID_SHIFT  0
#define SYS_MCP3_MCP_CORE_ID_SIGNED 0

/* Register MCP_SYS_REV_ID (REGMCP3REG) */
#define SYS_MCP3_REV_ID            0x0FF0
#define ABS_SYS_MCP3_REV_ID        0x02004FF0UL

#define SYS_MCP3_MCP_REV_ID_MASK   0xFFFFFFFFUL
#define SYS_MCP3_MCP_REV_ID_SHIFT  0
#define SYS_MCP3_MCP_REV_ID_SIGNED 0

/* Register MCP_SYS_CTRLSTAT (REGMCP4REG) */
#define SYS_MCP4_CTRLSTAT         0x0004
#define ABS_SYS_MCP4_CTRLSTAT     0x02005004UL

#define SYS_MCP4_HOST_SIG_MASK    0x04000000UL
#define SYS_MCP4_HOST_SIG_SHIFT   26
#define SYS_MCP4_HOST_SIG_SIGNED  0

#define SYS_MCP4_WAITING_MASK     0x08000000UL
#define SYS_MCP4_WAITING_SHIFT    27
#define SYS_MCP4_WAITING_SIGNED   0

#define SYS_MCP4_LAST_HALT_MASK   0x30000000UL
#define SYS_MCP4_LAST_HALT_SHIFT  28
#define SYS_MCP4_LAST_HALT_SIGNED 0

#define SYS_MCP4_RUN_MASK         0x40000000UL
#define SYS_MCP4_RUN_SHIFT        30
#define SYS_MCP4_RUN_SIGNED       0

#define SYS_MCP4_SRST_MASK        0x80000000UL
#define SYS_MCP4_SRST_SHIFT       31
#define SYS_MCP4_SRST_SIGNED      0

/* Register MCP_SYS_IRQENAB (REGMCP4REG) */
#define SYS_MCP4_IRQENAB               0x0010
#define ABS_SYS_MCP4_IRQENAB           0x02005010UL

#define SYS_MCP4_AFIFOUFLOW_IEN_MASK   0x00800000UL
#define SYS_MCP4_AFIFOUFLOW_IEN_SHIFT  23
#define SYS_MCP4_AFIFOUFLOW_IEN_SIGNED 0

#define SYS_MCP4_AFIFOOFLOW_IEN_MASK   0x01000000UL
#define SYS_MCP4_AFIFOOFLOW_IEN_SHIFT  24
#define SYS_MCP4_AFIFOOFLOW_IEN_SIGNED 0

#define SYS_MCP4_STACKUFLOW_IEN_MASK   0x02000000UL
#define SYS_MCP4_STACKUFLOW_IEN_SHIFT  25
#define SYS_MCP4_STACKUFLOW_IEN_SIGNED 0

#define SYS_MCP4_STACKOFLOW_IEN_MASK   0x04000000UL
#define SYS_MCP4_STACKOFLOW_IEN_SHIFT  26
#define SYS_MCP4_STACKOFLOW_IEN_SIGNED 0

#define SYS_MCP4_EVENT_IEN_MASK        0x10000000UL
#define SYS_MCP4_EVENT_IEN_SHIFT       28
#define SYS_MCP4_EVENT_IEN_SIGNED      0

#define SYS_MCP4_SIGNAL_IEN_MASK       0x20000000UL
#define SYS_MCP4_SIGNAL_IEN_SHIFT      29
#define SYS_MCP4_SIGNAL_IEN_SIGNED     0

#define SYS_MCP4_WAIT_IEN_MASK         0x40000000UL
#define SYS_MCP4_WAIT_IEN_SHIFT        30
#define SYS_MCP4_WAIT_IEN_SIGNED       0

#define SYS_MCP4_HALT_IEN_MASK         0x80000000UL
#define SYS_MCP4_HALT_IEN_SHIFT        31
#define SYS_MCP4_HALT_IEN_SIGNED       0

/* Register MCP_SYS_IRQSTAT (REGMCP4REG) */
#define SYS_MCP4_IRQSTAT               0x0014
#define ABS_SYS_MCP4_IRQSTAT           0x02005014UL

#define SYS_MCP4_IRQ_AFIFOUFLOW_MASK   0x00800000UL
#define SYS_MCP4_IRQ_AFIFOUFLOW_SHIFT  23
#define SYS_MCP4_IRQ_AFIFOUFLOW_SIGNED 0

#define SYS_MCP4_IRQ_AFIFOOFLOW_MASK   0x01000000UL
#define SYS_MCP4_IRQ_AFIFOOFLOW_SHIFT  24
#define SYS_MCP4_IRQ_AFIFOOFLOW_SIGNED 0

#define SYS_MCP4_IRQ_STACKUFLOW_MASK   0x02000000UL
#define SYS_MCP4_IRQ_STACKUFLOW_SHIFT  25
#define SYS_MCP4_IRQ_STACKUFLOW_SIGNED 0

#define SYS_MCP4_IRQ_STACKOFLOW_MASK   0x04000000UL
#define SYS_MCP4_IRQ_STACKOFLOW_SHIFT  26
#define SYS_MCP4_IRQ_STACKOFLOW_SIGNED 0

#define SYS_MCP4_IRQ_EVENT_MASK        0x10000000UL
#define SYS_MCP4_IRQ_EVENT_SHIFT       28
#define SYS_MCP4_IRQ_EVENT_SIGNED      0

#define SYS_MCP4_IRQ_SIGNAL_MASK       0x20000000UL
#define SYS_MCP4_IRQ_SIGNAL_SHIFT      29
#define SYS_MCP4_IRQ_SIGNAL_SIGNED     0

#define SYS_MCP4_IRQ_WAIT_MASK         0x40000000UL
#define SYS_MCP4_IRQ_WAIT_SHIFT        30
#define SYS_MCP4_IRQ_WAIT_SIGNED       0

#define SYS_MCP4_IRQ_HALT_MASK         0x80000000UL
#define SYS_MCP4_IRQ_HALT_SHIFT        31
#define SYS_MCP4_IRQ_HALT_SIGNED       0

/* Register MCP_SYS_IRQCLEAR (REGMCP4REG) */
#define SYS_MCP4_IRQCLEAR              0x0018
#define ABS_SYS_MCP4_IRQCLEAR          0x02005018UL

#define SYS_MCP4_RST_AFIFOUFLOW_MASK   0x00800000UL
#define SYS_MCP4_RST_AFIFOUFLOW_SHIFT  23
#define SYS_MCP4_RST_AFIFOUFLOW_SIGNED 0

#define SYS_MCP4_RST_AFIFOOFLOW_MASK   0x01000000UL
#define SYS_MCP4_RST_AFIFOOFLOW_SHIFT  24
#define SYS_MCP4_RST_AFIFOOFLOW_SIGNED 0

#define SYS_MCP4_RST_STACKUFLOW_MASK   0x02000000UL
#define SYS_MCP4_RST_STACKUFLOW_SHIFT  25
#define SYS_MCP4_RST_STACKUFLOW_SIGNED 0

#define SYS_MCP4_RST_STACKOFLOW_MASK   0x04000000UL
#define SYS_MCP4_RST_STACKOFLOW_SHIFT  26
#define SYS_MCP4_RST_STACKOFLOW_SIGNED 0

#define SYS_MCP4_RST_EVENT_MASK        0x10000000UL
#define SYS_MCP4_RST_EVENT_SHIFT       28
#define SYS_MCP4_RST_EVENT_SIGNED      0

#define SYS_MCP4_RST_SIGNAL_MASK       0x20000000UL
#define SYS_MCP4_RST_SIGNAL_SHIFT      29
#define SYS_MCP4_RST_SIGNAL_SIGNED     0

#define SYS_MCP4_RST_WAIT_MASK         0x40000000UL
#define SYS_MCP4_RST_WAIT_SHIFT        30
#define SYS_MCP4_RST_WAIT_SIGNED       0

#define SYS_MCP4_RST_HALT_MASK         0x80000000UL
#define SYS_MCP4_RST_HALT_SHIFT        31
#define SYS_MCP4_RST_HALT_SIGNED       0

/* Register MCP_SYS_DBG_ENAB (REGMCP4REG) */
#define SYS_MCP4_DBG_ENAB     0x0090
#define ABS_SYS_MCP4_DBG_ENAB 0x02005090UL

#define SYS_MCP4_DBGEN_MASK   0x00000001UL
#define SYS_MCP4_DBGEN_SHIFT  0
#define SYS_MCP4_DBGEN_SIGNED 0

/* Register MCP_SYS_SING_STEP (REGMCP4REG) */
#define SYS_MCP4_SING_STEP     0x0094
#define ABS_SYS_MCP4_SING_STEP 0x02005094UL

#define SYS_MCP4_STEP_MASK     0xFFFFFFFFUL
#define SYS_MCP4_STEP_SHIFT    0
#define SYS_MCP4_STEP_SIGNED   0

/* Register MCP_SYS_CYCLE_CNT (REGMCP4REG) */
#define SYS_MCP4_CYCLE_CNT     0x0098
#define ABS_SYS_MCP4_CYCLE_CNT 0x02005098UL

#define SYS_MCP4_COUNT_MASK    0x000FFFFFUL
#define SYS_MCP4_COUNT_SHIFT   0
#define SYS_MCP4_COUNT_SIGNED  0

/* Register MCP_SYS_ISSUE_CNT (REGMCP4REG) */
#define SYS_MCP4_ISSUE_CNT     0x009C
#define ABS_SYS_MCP4_ISSUE_CNT 0x0200509CUL

#define SYS_MCP4_ISSUE_MASK    0x000FFFFFUL
#define SYS_MCP4_ISSUE_SHIFT   0
#define SYS_MCP4_ISSUE_SIGNED  0

/* Register MCP_SYS_REG_RDEN (REGMCP4REG) */
#define SYS_MCP4_REG_RDEN       0x0100
#define ABS_SYS_MCP4_REG_RDEN   0x02005100UL

#define SYS_MCP4_REGRDEN_MASK   0x00000001UL
#define SYS_MCP4_REGRDEN_SHIFT  0
#define SYS_MCP4_REGRDEN_SIGNED 0

/* Register MCP_SYS_REG_WREN (REGMCP4REG) */
#define SYS_MCP4_REG_WREN       0x0104
#define ABS_SYS_MCP4_REG_WREN   0x02005104UL

#define SYS_MCP4_REGWREN_MASK   0x00000001UL
#define SYS_MCP4_REGWREN_SHIFT  0
#define SYS_MCP4_REGWREN_SIGNED 0

/* Register MCP_SYS_REG_A_ADDR (REGMCP4REG) */
#define SYS_MCP4_REG_A_ADDR      0x0108
#define ABS_SYS_MCP4_REG_A_ADDR  0x02005108UL

#define SYS_MCP4_REGAADDR_MASK   0x0000003FUL
#define SYS_MCP4_REGAADDR_SHIFT  0
#define SYS_MCP4_REGAADDR_SIGNED 0

/* Register MCP_SYS_REG_D_ADDR (REGMCP4REG) */
#define SYS_MCP4_REG_D_ADDR      0x010C
#define ABS_SYS_MCP4_REG_D_ADDR  0x0200510CUL

#define SYS_MCP4_REGDADDR_MASK   0x0000003FUL
#define SYS_MCP4_REGDADDR_SHIFT  0
#define SYS_MCP4_REGDADDR_SIGNED 0

/* Register MCP_SYS_REG_DP_ADDR (REGMCP4REG) */
#define SYS_MCP4_REG_DP_ADDR      0x0110
#define ABS_SYS_MCP4_REG_DP_ADDR  0x02005110UL

#define SYS_MCP4_REGDPADDR_MASK   0x0000007FUL
#define SYS_MCP4_REGDPADDR_SHIFT  0
#define SYS_MCP4_REGDPADDR_SIGNED 0

/* Register MCP_SYS_REG_A_DATA (REGMCP4REG) */
#define SYS_MCP4_REG_A_DATA      0x0114
#define ABS_SYS_MCP4_REG_A_DATA  0x02005114UL

#define SYS_MCP4_REGADATA_MASK   0x00FFFFFFUL
#define SYS_MCP4_REGADATA_SHIFT  0
#define SYS_MCP4_REGADATA_SIGNED 0

/* Register MCP_SYS_REG_D_DATA (REGMCP4REG) */
#define SYS_MCP4_REG_D_DATA      0x0118
#define ABS_SYS_MCP4_REG_D_DATA  0x02005118UL

#define SYS_MCP4_REGDDATA_MASK   0xFFFFFFF0UL
#define SYS_MCP4_REGDDATA_SHIFT  4
#define SYS_MCP4_REGDDATA_SIGNED 0

/* Register MCP_SYS_REG_DP_DATA (REGMCP4REG) */
#define SYS_MCP4_REG_DP_DATA      0x011C
#define ABS_SYS_MCP4_REG_DP_DATA  0x0200511CUL

#define SYS_MCP4_REGDPDATA_MASK   0xFFFFFFF0UL
#define SYS_MCP4_REGDPDATA_SHIFT  4
#define SYS_MCP4_REGDPDATA_SIGNED 0

/* Register MCP_SYS_REG_STACK_ADDR (REGMCP4REG) */
#define SYS_MCP4_REG_STACK_ADDR      0x0120
#define ABS_SYS_MCP4_REG_STACK_ADDR  0x02005120UL

#define SYS_MCP4_REGSTACKADDR_MASK   0x00000007UL
#define SYS_MCP4_REGSTACKADDR_SHIFT  0
#define SYS_MCP4_REGSTACKADDR_SIGNED 0

/* Register MCP_SYS_REG_STACK_PC_DATA (REGMCP4REG) */
#define SYS_MCP4_REG_STACK_PC_DATA     0x0124
#define ABS_SYS_MCP4_REG_STACK_PC_DATA 0x02005124UL

#define SYS_MCP4_REGSTACKPCDATA_MASK   0x00000FFFUL
#define SYS_MCP4_REGSTACKPCDATA_SHIFT  0
#define SYS_MCP4_REGSTACKPCDATA_SIGNED 0

/* Register MCP_SYS_REG_STACK_ARG_DATA (REGMCP4REG) */
#define SYS_MCP4_REG_STACK_ARG_DATA     0x0128
#define ABS_SYS_MCP4_REG_STACK_ARG_DATA 0x02005128UL

#define SYS_MCP4_REGSTACKARGDATA_MASK   0x00FFFFFFUL
#define SYS_MCP4_REGSTACKARGDATA_SHIFT  0
#define SYS_MCP4_REGSTACKARGDATA_SIGNED 0

/* Register MCP_SYS_REG_STACK_STATUS (REGMCP4REG) */
#define SYS_MCP4_REG_STACK_STATUS     0x012C
#define ABS_SYS_MCP4_REG_STACK_STATUS 0x0200512CUL

#define SYS_MCP4_TOP_OF_STACK_MASK    0x00000007UL
#define SYS_MCP4_TOP_OF_STACK_SHIFT   0
#define SYS_MCP4_TOP_OF_STACK_SIGNED  0

#define SYS_MCP4_STACK_USED_MASK      0x000F0000UL
#define SYS_MCP4_STACK_USED_SHIFT     16
#define SYS_MCP4_STACK_USED_SIGNED    0

/* Register MCP_SYS_REG_STACK_INTSTAT (REGMCP4REG) */
#define SYS_MCP4_REG_STACK_INTSTAT     0x0130
#define ABS_SYS_MCP4_REG_STACK_INTSTAT 0x02005130UL

#define SYS_MCP4_REGSTACKINT_EN_MASK   0x00000001UL
#define SYS_MCP4_REGSTACKINT_EN_SHIFT  0
#define SYS_MCP4_REGSTACKINT_EN_SIGNED 0

#define SYS_MCP4_REGSTACKILEVEL_MASK   0x0000000EUL
#define SYS_MCP4_REGSTACKILEVEL_SHIFT  1
#define SYS_MCP4_REGSTACKILEVEL_SIGNED 0

#define SYS_MCP4_REGSTACKISTAT_MASK    0x00000010UL
#define SYS_MCP4_REGSTACKISTAT_SHIFT   4
#define SYS_MCP4_REGSTACKISTAT_SIGNED  0

#define SYS_MCP4_REGSTACKWAIT_MASK     0x00000020UL
#define SYS_MCP4_REGSTACKWAIT_SHIFT    5
#define SYS_MCP4_REGSTACKWAIT_SIGNED   0

/* Register MCP_SYS_AFIFO_DEBUG (REGMCP4REG) */
#define SYS_MCP4_AFIFO_DEBUG        0x0138
#define ABS_SYS_MCP4_AFIFO_DEBUG    0x02005138UL

#define SYS_MCP4_AFIFO_COUNT_MASK   0x00000007UL
#define SYS_MCP4_AFIFO_COUNT_SHIFT  0
#define SYS_MCP4_AFIFO_COUNT_SIGNED 0

/* Register MCP_SYS_WAIT_CNT (REGMCP4REG) */
#define SYS_MCP4_WAIT_CNT     0x013C
#define ABS_SYS_MCP4_WAIT_CNT 0x0200513CUL

#define SYS_MCP4_WAITS_MASK   0x000FFFFFUL
#define SYS_MCP4_WAITS_SHIFT  0
#define SYS_MCP4_WAITS_SIGNED 0

/* Register MCP_SYS_INT_DEBUG (REGMCP4REG) */
#define SYS_MCP4_INT_DEBUG          0x0140
#define ABS_SYS_MCP4_INT_DEBUG      0x02005140UL

#define SYS_MCP4_INT_HOLDOFF_MASK   0x0000000FUL
#define SYS_MCP4_INT_HOLDOFF_SHIFT  0
#define SYS_MCP4_INT_HOLDOFF_SIGNED 0

/* Register MCP_SYS_BREAK_POINT (REGMCP4REG) */
#define SYS_MCP4_BREAK_POINT       0x0180
#define ABS_SYS_MCP4_BREAK_POINT   0x02005180UL

#define SYS_MCP4_BREAKPOINT_MASK   0x00000FFFUL
#define SYS_MCP4_BREAKPOINT_SHIFT  0
#define SYS_MCP4_BREAKPOINT_SIGNED 0

#define SYS_MCP4_BREAKSET_MASK     0x80000000UL
#define SYS_MCP4_BREAKSET_SHIFT    31
#define SYS_MCP4_BREAKSET_SIGNED   0

/* Register MCP_SYS_BREAK2_POINT (REGMCP4REG) */
#define SYS_MCP4_BREAK2_POINT       0x0184
#define ABS_SYS_MCP4_BREAK2_POINT   0x02005184UL

#define SYS_MCP4_BREAK2POINT_MASK   0x00000FFFUL
#define SYS_MCP4_BREAK2POINT_SHIFT  0
#define SYS_MCP4_BREAK2POINT_SIGNED 0

#define SYS_MCP4_BREAK2SET_MASK     0x80000000UL
#define SYS_MCP4_BREAK2SET_SHIFT    31
#define SYS_MCP4_BREAK2SET_SIGNED   0

/* Register MCP_SYS_BREAK3_POINT (REGMCP4REG) */
#define SYS_MCP4_BREAK3_POINT       0x0188
#define ABS_SYS_MCP4_BREAK3_POINT   0x02005188UL

#define SYS_MCP4_BREAK3POINT_MASK   0x00000FFFUL
#define SYS_MCP4_BREAK3POINT_SHIFT  0
#define SYS_MCP4_BREAK3POINT_SIGNED 0

#define SYS_MCP4_BREAK3SET_MASK     0x80000000UL
#define SYS_MCP4_BREAK3SET_SHIFT    31
#define SYS_MCP4_BREAK3SET_SIGNED   0

/* Register MCP_SYS_BREAK4_POINT (REGMCP4REG) */
#define SYS_MCP4_BREAK4_POINT       0x018C
#define ABS_SYS_MCP4_BREAK4_POINT   0x0200518CUL

#define SYS_MCP4_BREAK4POINT_MASK   0x00000FFFUL
#define SYS_MCP4_BREAK4POINT_SHIFT  0
#define SYS_MCP4_BREAK4POINT_SIGNED 0

#define SYS_MCP4_BREAK4SET_MASK     0x80000000UL
#define SYS_MCP4_BREAK4SET_SHIFT    31
#define SYS_MCP4_BREAK4SET_SIGNED   0

/* Register MCP_SYS_CSTRCTRL (REGMCP4REG) */
#define SYS_MCP4_CSTRCTRL          0x0200
#define ABS_SYS_MCP4_CSTRCTRL      0x02005200UL

#define SYS_MCP4_CSTR_ADDR_MASK    0x00000FFFUL
#define SYS_MCP4_CSTR_ADDR_SHIFT   0
#define SYS_MCP4_CSTR_ADDR_SIGNED  0

#define SYS_MCP4_CSTR_READY_MASK   0x80000000UL
#define SYS_MCP4_CSTR_READY_SHIFT  31
#define SYS_MCP4_CSTR_READY_SIGNED 0

/* Register MCP_SYS_CSTRPRT0 (REGMCP4REG) */
#define SYS_MCP4_CSTRPRT0         0x0204
#define ABS_SYS_MCP4_CSTRPRT0     0x02005204UL

#define SYS_MCP4_CSTR_DAT0_MASK   0xFFFFFFFFUL
#define SYS_MCP4_CSTR_DAT0_SHIFT  0
#define SYS_MCP4_CSTR_DAT0_SIGNED 0

/* Register MCP_SYS_CSTRPRT1 (REGMCP4REG) */
#define SYS_MCP4_CSTRPRT1         0x0208
#define ABS_SYS_MCP4_CSTRPRT1     0x02005208UL

#define SYS_MCP4_CSTR_DAT1_MASK   0xFFFFFFFFUL
#define SYS_MCP4_CSTR_DAT1_SHIFT  0
#define SYS_MCP4_CSTR_DAT1_SIGNED 0

/* Register MCP_SYS_CSTRPRT2 (REGMCP4REG) */
#define SYS_MCP4_CSTRPRT2         0x020C
#define ABS_SYS_MCP4_CSTRPRT2     0x0200520CUL

#define SYS_MCP4_CSTR_DAT2_MASK   0xFFFFFFFFUL
#define SYS_MCP4_CSTR_DAT2_SHIFT  0
#define SYS_MCP4_CSTR_DAT2_SIGNED 0

/* Register MCP_SYS_CSTRDAT32 (REGMCP4REG) */
#define SYS_MCP4_CSTRDAT32            0x0218
#define ABS_SYS_MCP4_CSTRDAT32        0x02005218UL

#define SYS_MCP4_CSTR_DMADAT32_MASK   0xFFFFFFFFUL
#define SYS_MCP4_CSTR_DMADAT32_SHIFT  0
#define SYS_MCP4_CSTR_DMADAT32_SIGNED 0

/* Register MCP_SYS_CSTR_PC (REGMCP4REG) */
#define SYS_MCP4_CSTR_PC        0x0220
#define ABS_SYS_MCP4_CSTR_PC    0x02005220UL

#define SYS_MCP4_CSTR_PC_MASK   0x00000FFFUL
#define SYS_MCP4_CSTR_PC_SHIFT  0
#define SYS_MCP4_CSTR_PC_SIGNED 0

/* Register MCP_SYS_RTT_FLOW_TRACE_CAPTURE_CTRL (REGMCP4REG) */
#define SYS_MCP4_RTT_FLOW_TRACE_CAPTURE_CTRL                 0x0E30
#define ABS_SYS_MCP4_RTT_FLOW_TRACE_CAPTURE_CTRL             0x02005E30UL

#define SYS_MCP4_HOST_RTT_FLOW_CAP_CTRL0_MASK                0x00000003UL
#define SYS_MCP4_HOST_RTT_FLOW_CAP_CTRL0_SHIFT               0
#define SYS_MCP4_HOST_RTT_FLOW_CAP_CTRL0_SIGNED              0

#define SYS_MCP4_HOST_RTT_FLOW_CAP_CTRL1_MASK                0x0000000CUL
#define SYS_MCP4_HOST_RTT_FLOW_CAP_CTRL1_SHIFT               2
#define SYS_MCP4_HOST_RTT_FLOW_CAP_CTRL1_SIGNED              0

#define SYS_MCP4_HOST_RTT_FLOW_CAP_CTRL2_MASK                0x00000030UL
#define SYS_MCP4_HOST_RTT_FLOW_CAP_CTRL2_SHIFT               4
#define SYS_MCP4_HOST_RTT_FLOW_CAP_CTRL2_SIGNED              0

#define SYS_MCP4_HOST_RTT_FLOW_CAP_CTRL3_MASK                0x000000C0UL
#define SYS_MCP4_HOST_RTT_FLOW_CAP_CTRL3_SHIFT               6
#define SYS_MCP4_HOST_RTT_FLOW_CAP_CTRL3_SIGNED              0

#define SYS_MCP4_HOST_RTT_FLOW_CAP_CTRL4_MASK                0x00000300UL
#define SYS_MCP4_HOST_RTT_FLOW_CAP_CTRL4_SHIFT               8
#define SYS_MCP4_HOST_RTT_FLOW_CAP_CTRL4_SIGNED              0

#define SYS_MCP4_HOST_RTT_FLOW_CAP_CTRL5_MASK                0x00000C00UL
#define SYS_MCP4_HOST_RTT_FLOW_CAP_CTRL5_SHIFT               10
#define SYS_MCP4_HOST_RTT_FLOW_CAP_CTRL5_SIGNED              0

#define SYS_MCP4_HOST_RTT_FLOW_A_TRACE_CAP_FREE_MASK         0x00001000UL
#define SYS_MCP4_HOST_RTT_FLOW_A_TRACE_CAP_FREE_SHIFT        12
#define SYS_MCP4_HOST_RTT_FLOW_A_TRACE_CAP_FREE_SIGNED       0

#define SYS_MCP4_HOST_RTT_FLOW_B_TRACE_CAP_FREE_MASK         0x00002000UL
#define SYS_MCP4_HOST_RTT_FLOW_B_TRACE_CAP_FREE_SHIFT        13
#define SYS_MCP4_HOST_RTT_FLOW_B_TRACE_CAP_FREE_SIGNED       0

#define SYS_MCP4_HOST_RTT_FLOW_A_TRACE_CAP_CNT1_FULL_MASK    0x00004000UL
#define SYS_MCP4_HOST_RTT_FLOW_A_TRACE_CAP_CNT1_FULL_SHIFT   14
#define SYS_MCP4_HOST_RTT_FLOW_A_TRACE_CAP_CNT1_FULL_SIGNED  0

#define SYS_MCP4_HOST_RTT_FLOW_B_TRACE_CAP_CNT23_FULL_MASK   0x00008000UL
#define SYS_MCP4_HOST_RTT_FLOW_B_TRACE_CAP_CNT23_FULL_SHIFT  15
#define SYS_MCP4_HOST_RTT_FLOW_B_TRACE_CAP_CNT23_FULL_SIGNED 0

/* Register MCP_SYS_RTT_TRIG_EVENT_WAIT_CYCLES (REGMCP4REG) */
#define SYS_MCP4_RTT_TRIG_EVENT_WAIT_CYCLES         0x0E34
#define ABS_SYS_MCP4_RTT_TRIG_EVENT_WAIT_CYCLES     0x02005E34UL

#define SYS_MCP4_HOST_RTT_TRIG_EVNT_WAIT_CYC_MASK   0xFFFFFFFFUL
#define SYS_MCP4_HOST_RTT_TRIG_EVNT_WAIT_CYC_SHIFT  0
#define SYS_MCP4_HOST_RTT_TRIG_EVNT_WAIT_CYC_SIGNED 0

/* Register MCP_SYS_RTT_PC_SYNC (REGMCP4REG) */
#define SYS_MCP4_RTT_PC_SYNC             0x0E3C
#define ABS_SYS_MCP4_RTT_PC_SYNC         0x02005E3CUL

#define SYS_MCP4_PC_SYNC_DATA_SEL_MASK   0x0000001FUL
#define SYS_MCP4_PC_SYNC_DATA_SEL_SHIFT  0
#define SYS_MCP4_PC_SYNC_DATA_SEL_SIGNED 0

#define SYS_MCP4_PC_SYNC_ADDR_SEL_MASK   0x000001E0UL
#define SYS_MCP4_PC_SYNC_ADDR_SEL_SHIFT  5
#define SYS_MCP4_PC_SYNC_ADDR_SEL_SIGNED 0

/* Register MCP_SYS_RTT_SYS_COMP0 (REGMCP4REG) */
#define SYS_MCP4_RTT_SYS_COMP0            0x0E40
#define ABS_SYS_MCP4_RTT_SYS_COMP0        0x02005E40UL

#define SYS_MCP4_SYSBUS_COMP_MASK0_MASK   0xFFFFFFFFUL
#define SYS_MCP4_SYSBUS_COMP_MASK0_SHIFT  0
#define SYS_MCP4_SYSBUS_COMP_MASK0_SIGNED 0

/* Register MCP_SYS_RTT_SYS_COMP1 (REGMCP4REG) */
#define SYS_MCP4_RTT_SYS_COMP1            0x0E44
#define ABS_SYS_MCP4_RTT_SYS_COMP1        0x02005E44UL

#define SYS_MCP4_SYSBUS_COMP_DATA0_MASK   0xFFFFFFFFUL
#define SYS_MCP4_SYSBUS_COMP_DATA0_SHIFT  0
#define SYS_MCP4_SYSBUS_COMP_DATA0_SIGNED 0

/* Register MCP_SYS_RTT_SYS_COMP2 (REGMCP4REG) */
#define SYS_MCP4_RTT_SYS_COMP2            0x0E48
#define ABS_SYS_MCP4_RTT_SYS_COMP2        0x02005E48UL

#define SYS_MCP4_SYSBUS_COMP_ADDR0_MASK   0x000003FFUL
#define SYS_MCP4_SYSBUS_COMP_ADDR0_SHIFT  0
#define SYS_MCP4_SYSBUS_COMP_ADDR0_SIGNED 0

#define SYS_MCP4_SYSBUS_COMP_RNW0_MASK    0x80000000UL
#define SYS_MCP4_SYSBUS_COMP_RNW0_SHIFT   31
#define SYS_MCP4_SYSBUS_COMP_RNW0_SIGNED  0

/* Register MCP_SYS_RTT_SYS_COMP3 (REGMCP4REG) */
#define SYS_MCP4_RTT_SYS_COMP3            0x0E4C
#define ABS_SYS_MCP4_RTT_SYS_COMP3        0x02005E4CUL

#define SYS_MCP4_SYSBUS_COMP_MASK1_MASK   0xFFFFFFFFUL
#define SYS_MCP4_SYSBUS_COMP_MASK1_SHIFT  0
#define SYS_MCP4_SYSBUS_COMP_MASK1_SIGNED 0

/* Register MCP_SYS_RTT_SYS_COMP4 (REGMCP4REG) */
#define SYS_MCP4_RTT_SYS_COMP4            0x0E50
#define ABS_SYS_MCP4_RTT_SYS_COMP4        0x02005E50UL

#define SYS_MCP4_SYSBUS_COMP_DATA1_MASK   0xFFFFFFFFUL
#define SYS_MCP4_SYSBUS_COMP_DATA1_SHIFT  0
#define SYS_MCP4_SYSBUS_COMP_DATA1_SIGNED 0

/* Register MCP_SYS_RTT_SYS_COMP5 (REGMCP4REG) */
#define SYS_MCP4_RTT_SYS_COMP5            0x0E54
#define ABS_SYS_MCP4_RTT_SYS_COMP5        0x02005E54UL

#define SYS_MCP4_SYSBUS_COMP_ADDR1_MASK   0x000003FFUL
#define SYS_MCP4_SYSBUS_COMP_ADDR1_SHIFT  0
#define SYS_MCP4_SYSBUS_COMP_ADDR1_SIGNED 0

#define SYS_MCP4_SYSBUS_COMP_RNW1_MASK    0x80000000UL
#define SYS_MCP4_SYSBUS_COMP_RNW1_SHIFT   31
#define SYS_MCP4_SYSBUS_COMP_RNW1_SIGNED  0

/* Register MCP_SYS_RTT_SYS_TRACE_CTRL (REGMCP4REG) */
#define SYS_MCP4_RTT_SYS_TRACE_CTRL                       0x0E58
#define ABS_SYS_MCP4_RTT_SYS_TRACE_CTRL                   0x02005E58UL

#define SYS_MCP4_HOST_SYS_RTT_TRACE_BUF_CTRL_MASK         0x00000003UL
#define SYS_MCP4_HOST_SYS_RTT_TRACE_BUF_CTRL_SHIFT        0
#define SYS_MCP4_HOST_SYS_RTT_TRACE_BUF_CTRL_SIGNED       0

#define SYS_MCP4_HOST_SYS_RTT_GLOBAL_EN_MASK              0x00000004UL
#define SYS_MCP4_HOST_SYS_RTT_GLOBAL_EN_SHIFT             2
#define SYS_MCP4_HOST_SYS_RTT_GLOBAL_EN_SIGNED            0

#define SYS_MCP4_HOST_SYS_RTT_TRACE_RAM_INTERLEAVE_MASK   0x00000008UL
#define SYS_MCP4_HOST_SYS_RTT_TRACE_RAM_INTERLEAVE_SHIFT  3
#define SYS_MCP4_HOST_SYS_RTT_TRACE_RAM_INTERLEAVE_SIGNED 0

/* Register MCP_SYS_RTT_SYS_TRACE_BUF_STATE1 (REGMCP4REG) */
#define SYS_MCP4_RTT_SYS_TRACE_BUF_STATE1                 0x0E5C
#define ABS_SYS_MCP4_RTT_SYS_TRACE_BUF_STATE1             0x02005E5CUL

#define SYS_MCP4_HOST_ACC_RTT_TRACE_BUF_COUNT_MASK        0x000000FFUL
#define SYS_MCP4_HOST_ACC_RTT_TRACE_BUF_COUNT_SHIFT       0
#define SYS_MCP4_HOST_ACC_RTT_TRACE_BUF_COUNT_SIGNED      0

#define SYS_MCP4_HOST_ACC_RTT_TRACE_BUF_FIFO_COUNT_MASK   0x001F0000UL
#define SYS_MCP4_HOST_ACC_RTT_TRACE_BUF_FIFO_COUNT_SHIFT  16
#define SYS_MCP4_HOST_ACC_RTT_TRACE_BUF_FIFO_COUNT_SIGNED 0

/* Register MCP_SYS_RTT_SYS_TRACE_BUF_STATE2 (REGMCP4REG) */
#define SYS_MCP4_RTT_SYS_TRACE_BUF_STATE2        0x0E60
#define ABS_SYS_MCP4_RTT_SYS_TRACE_BUF_STATE2    0x02005E60UL

#define SYS_MCP4_SYSBUS_TRACE_BUF_RD_PNTR_MASK   0x000000FFUL
#define SYS_MCP4_SYSBUS_TRACE_BUF_RD_PNTR_SHIFT  0
#define SYS_MCP4_SYSBUS_TRACE_BUF_RD_PNTR_SIGNED 0

#define SYS_MCP4_SYSBUS_TRACE_BUF_WR_PNTR_MASK   0x00FF0000UL
#define SYS_MCP4_SYSBUS_TRACE_BUF_WR_PNTR_SHIFT  16
#define SYS_MCP4_SYSBUS_TRACE_BUF_WR_PNTR_SIGNED 0

/* Register MCP_SYS_RTT_SYS_TRACE_BUF_DATA (REGMCP4REG) */
#define SYS_MCP4_RTT_SYS_TRACE_BUF_DATA       0x0E64
#define ABS_SYS_MCP4_RTT_SYS_TRACE_BUF_DATA   0x02005E64UL

#define SYS_MCP4_SYSBUS_TRACE_BUF_DATA_MASK   0xFFFFFFFFUL
#define SYS_MCP4_SYSBUS_TRACE_BUF_DATA_SHIFT  0
#define SYS_MCP4_SYSBUS_TRACE_BUF_DATA_SIGNED 0

/* Register MCP_SYS_RTT_COUNT0_CTRL (REGMCP4REG) */
#define SYS_MCP4_RTT_COUNT0_CTRL                   0x0E68
#define ABS_SYS_MCP4_RTT_COUNT0_CTRL               0x02005E68UL

#define SYS_MCP4_HOST_RTT_COUNT0_EVNT0_CTRL_MASK   0x0000000FUL
#define SYS_MCP4_HOST_RTT_COUNT0_EVNT0_CTRL_SHIFT  0
#define SYS_MCP4_HOST_RTT_COUNT0_EVNT0_CTRL_SIGNED 0

#define SYS_MCP4_HOST_RTT_COUNT0_EVNT1_CTRL_MASK   0x00000030UL
#define SYS_MCP4_HOST_RTT_COUNT0_EVNT1_CTRL_SHIFT  4
#define SYS_MCP4_HOST_RTT_COUNT0_EVNT1_CTRL_SIGNED 0

/* Register MCP_SYS_RTT_COUNT1_CTRL (REGMCP4REG) */
#define SYS_MCP4_RTT_COUNT1_CTRL                   0x0E6C
#define ABS_SYS_MCP4_RTT_COUNT1_CTRL               0x02005E6CUL

#define SYS_MCP4_HOST_RTT_COUNT1_EVNT0_CTRL_MASK   0x0000000FUL
#define SYS_MCP4_HOST_RTT_COUNT1_EVNT0_CTRL_SHIFT  0
#define SYS_MCP4_HOST_RTT_COUNT1_EVNT0_CTRL_SIGNED 0

#define SYS_MCP4_HOST_RTT_COUNT1_EVNT1_CTRL_MASK   0x00000030UL
#define SYS_MCP4_HOST_RTT_COUNT1_EVNT1_CTRL_SHIFT  4
#define SYS_MCP4_HOST_RTT_COUNT1_EVNT1_CTRL_SIGNED 0

/* Register MCP_SYS_RTT_COUNT2_CTRL (REGMCP4REG) */
#define SYS_MCP4_RTT_COUNT2_CTRL                   0x0E70
#define ABS_SYS_MCP4_RTT_COUNT2_CTRL               0x02005E70UL

#define SYS_MCP4_HOST_RTT_COUNT2_EVNT0_CTRL_MASK   0x0000000FUL
#define SYS_MCP4_HOST_RTT_COUNT2_EVNT0_CTRL_SHIFT  0
#define SYS_MCP4_HOST_RTT_COUNT2_EVNT0_CTRL_SIGNED 0

#define SYS_MCP4_HOST_RTT_COUNT2_EVNT1_CTRL_MASK   0x00000030UL
#define SYS_MCP4_HOST_RTT_COUNT2_EVNT1_CTRL_SHIFT  4
#define SYS_MCP4_HOST_RTT_COUNT2_EVNT1_CTRL_SIGNED 0

/* Register MCP_SYS_RTT_FSM_STRT_EVNT (REGMCP4REG) */
#define SYS_MCP4_RTT_FSM_STRT_EVNT             0x0E74
#define ABS_SYS_MCP4_RTT_FSM_STRT_EVNT         0x02005E74UL

#define SYS_MCP4_HOST_RTT_FSM_STRT_EVNT_MASK   0x0000000FUL
#define SYS_MCP4_HOST_RTT_FSM_STRT_EVNT_SHIFT  0
#define SYS_MCP4_HOST_RTT_FSM_STRT_EVNT_SIGNED 0

/* Register MCP_SYS_RTT_FSM_SYNC_EVNT (REGMCP4REG) */
#define SYS_MCP4_RTT_FSM_SYNC_EVNT             0x0E78
#define ABS_SYS_MCP4_RTT_FSM_SYNC_EVNT         0x02005E78UL

#define SYS_MCP4_HOST_RTT_FSM_SYNC_EVNT_MASK   0x0000000FUL
#define SYS_MCP4_HOST_RTT_FSM_SYNC_EVNT_SHIFT  0
#define SYS_MCP4_HOST_RTT_FSM_SYNC_EVNT_SIGNED 0

/* Register MCP_SYS_RTT_FSM_TRIG_EVNT (REGMCP4REG) */
#define SYS_MCP4_RTT_FSM_TRIG_EVNT                     0x0E7C
#define ABS_SYS_MCP4_RTT_FSM_TRIG_EVNT                 0x02005E7CUL

#define SYS_MCP4_HOST_RTT_FSM_TRIG_EVNT_MASK           0x0000001FUL
#define SYS_MCP4_HOST_RTT_FSM_TRIG_EVNT_SHIFT          0
#define SYS_MCP4_HOST_RTT_FSM_TRIG_EVNT_SIGNED         0

#define SYS_MCP4_HOST_RTT_TRIG_SYNC_EVNT_PASSED_MASK   0x01FFFFE0UL
#define SYS_MCP4_HOST_RTT_TRIG_SYNC_EVNT_PASSED_SHIFT  5
#define SYS_MCP4_HOST_RTT_TRIG_SYNC_EVNT_PASSED_SIGNED 0

/* Register MCP_SYS_RTT_FSM_CAP_ENABLE (REGMCP4REG) */
#define SYS_MCP4_RTT_FSM_CAP_ENABLE          0x0E80
#define ABS_SYS_MCP4_RTT_FSM_CAP_ENABLE      0x02005E80UL

#define SYS_MCP4_HOST_RTT_FSM_CAP_EN0_MASK   0x00000001UL
#define SYS_MCP4_HOST_RTT_FSM_CAP_EN0_SHIFT  0
#define SYS_MCP4_HOST_RTT_FSM_CAP_EN0_SIGNED 0

#define SYS_MCP4_HOST_RTT_FSM_CAP_EN1_MASK   0x00000006UL
#define SYS_MCP4_HOST_RTT_FSM_CAP_EN1_SHIFT  1
#define SYS_MCP4_HOST_RTT_FSM_CAP_EN1_SIGNED 0

/* Register MCP_SYS_RTT_FSM_CNT_ENABLE (REGMCP4REG) */
#define SYS_MCP4_RTT_FSM_CNT_ENABLE             0x0E88
#define ABS_SYS_MCP4_RTT_FSM_CNT_ENABLE         0x02005E88UL

#define SYS_MCP4_HOST_RTT_FSM_CNT_ENABLE_MASK   0x0000000FUL
#define SYS_MCP4_HOST_RTT_FSM_CNT_ENABLE_SHIFT  0
#define SYS_MCP4_HOST_RTT_FSM_CNT_ENABLE_SIGNED 0

/* Register MCP_SYS_RTT_FSM_CNT_DISABLE (REGMCP4REG) */
#define SYS_MCP4_RTT_FSM_CNT_DISABLE             0x0E8C
#define ABS_SYS_MCP4_RTT_FSM_CNT_DISABLE         0x02005E8CUL

#define SYS_MCP4_HOST_RTT_FSM_CNT_DISABLE_MASK   0x0000000FUL
#define SYS_MCP4_HOST_RTT_FSM_CNT_DISABLE_SHIFT  0
#define SYS_MCP4_HOST_RTT_FSM_CNT_DISABLE_SIGNED 0

/* Register MCP_SYS_RTT_FSM_CAP_COUNT (REGMCP4REG) */
#define SYS_MCP4_RTT_FSM_CAP_COUNT             0x0E90
#define ABS_SYS_MCP4_RTT_FSM_CAP_COUNT         0x02005E90UL

#define SYS_MCP4_HOST_RTT_FSM_CAP_COUNT_MASK   0x000FFFFFUL
#define SYS_MCP4_HOST_RTT_FSM_CAP_COUNT_SHIFT  0
#define SYS_MCP4_HOST_RTT_FSM_CAP_COUNT_SIGNED 0

/* Register MCP_SYS_RTT_FSM_CTRL (REGMCP4REG) */
#define SYS_MCP4_RTT_FSM_CTRL                          0x0E94
#define ABS_SYS_MCP4_RTT_FSM_CTRL                      0x02005E94UL

#define SYS_MCP4_HOST_SYS_RTT_FSM_ACTIVATE_MASK        0x00000001UL
#define SYS_MCP4_HOST_SYS_RTT_FSM_ACTIVATE_SHIFT       0
#define SYS_MCP4_HOST_SYS_RTT_FSM_ACTIVATE_SIGNED      0

#define SYS_MCP4_HOST_SYS_RTT_FSM_STOP_MASK            0x00000002UL
#define SYS_MCP4_HOST_SYS_RTT_FSM_STOP_SHIFT           1
#define SYS_MCP4_HOST_SYS_RTT_FSM_STOP_SIGNED          0

#define SYS_MCP4_HOST_SYS_RTT_FSM_FIN_ON_TRIG_MASK     0x00000004UL
#define SYS_MCP4_HOST_SYS_RTT_FSM_FIN_ON_TRIG_SHIFT    2
#define SYS_MCP4_HOST_SYS_RTT_FSM_FIN_ON_TRIG_SIGNED   0

#define SYS_MCP4_HOST_SYS_RTT_FSM_FIN_ON_SYNC_MASK     0x00000008UL
#define SYS_MCP4_HOST_SYS_RTT_FSM_FIN_ON_SYNC_SHIFT    3
#define SYS_MCP4_HOST_SYS_RTT_FSM_FIN_ON_SYNC_SIGNED   0

#define SYS_MCP4_HOST_SYS_RTT_FSM_WAIT_FOR_SYNC_MASK   0x00000010UL
#define SYS_MCP4_HOST_SYS_RTT_FSM_WAIT_FOR_SYNC_SHIFT  4
#define SYS_MCP4_HOST_SYS_RTT_FSM_WAIT_FOR_SYNC_SIGNED 0

#define SYS_MCP4_HOST_SYS_RTT_FSM_SW_RESET_MASK        0x00000020UL
#define SYS_MCP4_HOST_SYS_RTT_FSM_SW_RESET_SHIFT       5
#define SYS_MCP4_HOST_SYS_RTT_FSM_SW_RESET_SIGNED      0

/* Register MCP_SYS_RTT_PC_COMP_MATCH0 (REGMCP4REG) */
#define SYS_MCP4_RTT_PC_COMP_MATCH0                   0x0E98
#define ABS_SYS_MCP4_RTT_PC_COMP_MATCH0               0x02005E98UL

#define SYS_MCP4_HOST_RTT_VALUE_PC_COMP_MATCH0_MASK   0x00000FFFUL
#define SYS_MCP4_HOST_RTT_VALUE_PC_COMP_MATCH0_SHIFT  0
#define SYS_MCP4_HOST_RTT_VALUE_PC_COMP_MATCH0_SIGNED 0

/* Register MCP_SYS_RTT_PC_COMP_MATCH1 (REGMCP4REG) */
#define SYS_MCP4_RTT_PC_COMP_MATCH1                   0x0E9C
#define ABS_SYS_MCP4_RTT_PC_COMP_MATCH1               0x02005E9CUL

#define SYS_MCP4_HOST_RTT_VALUE_PC_COMP_MATCH1_MASK   0x00000FFFUL
#define SYS_MCP4_HOST_RTT_VALUE_PC_COMP_MATCH1_SHIFT  0
#define SYS_MCP4_HOST_RTT_VALUE_PC_COMP_MATCH1_SIGNED 0

/* Register MCP_SYS_RTT_LOW_ADDR_COMP_MATCH0 (REGMCP4REG) */
#define SYS_MCP4_RTT_LOW_ADDR_COMP_MATCH0             0x0EA0
#define ABS_SYS_MCP4_RTT_LOW_ADDR_COMP_MATCH0         0x02005EA0UL

#define SYS_MCP4_HOST_RTT_LOW_ADDR_COMP_MATCH0_MASK   0x01FFFFFFUL
#define SYS_MCP4_HOST_RTT_LOW_ADDR_COMP_MATCH0_SHIFT  0
#define SYS_MCP4_HOST_RTT_LOW_ADDR_COMP_MATCH0_SIGNED 0

/* Register MCP_SYS_RTT_HIGH_ADDR_COMP_MATCH0 (REGMCP4REG) */
#define SYS_MCP4_RTT_HIGH_ADDR_COMP_MATCH0             0x0EA4
#define ABS_SYS_MCP4_RTT_HIGH_ADDR_COMP_MATCH0         0x02005EA4UL

#define SYS_MCP4_HOST_RTT_HIGH_ADDR_COMP_MATCH0_MASK   0x01FFFFFFUL
#define SYS_MCP4_HOST_RTT_HIGH_ADDR_COMP_MATCH0_SHIFT  0
#define SYS_MCP4_HOST_RTT_HIGH_ADDR_COMP_MATCH0_SIGNED 0

/* Register MCP_SYS_RTT_ADDR_COMP_CTRL (REGMCP4REG) */
#define SYS_MCP4_RTT_ADDR_COMP_CTRL               0x0EA8
#define ABS_SYS_MCP4_RTT_ADDR_COMP_CTRL           0x02005EA8UL

#define SYS_MCP4_HOST_RTT_ADDR_COMP_SEL_MASK      0x0000000FUL
#define SYS_MCP4_HOST_RTT_ADDR_COMP_SEL_SHIFT     0
#define SYS_MCP4_HOST_RTT_ADDR_COMP_SEL_SIGNED    0

#define SYS_MCP4_HOST_RTT_ADDR_COMP_RW0_MASK      0x00000010UL
#define SYS_MCP4_HOST_RTT_ADDR_COMP_RW0_SHIFT     4
#define SYS_MCP4_HOST_RTT_ADDR_COMP_RW0_SIGNED    0

#define SYS_MCP4_HOST_RTT_ADDR_COMP_PERIP0_MASK   0x00000020UL
#define SYS_MCP4_HOST_RTT_ADDR_COMP_PERIP0_SHIFT  5
#define SYS_MCP4_HOST_RTT_ADDR_COMP_PERIP0_SIGNED 0

#define SYS_MCP4_HOST_RTT_ADDR_COMP_RW1_MASK      0x00000040UL
#define SYS_MCP4_HOST_RTT_ADDR_COMP_RW1_SHIFT     6
#define SYS_MCP4_HOST_RTT_ADDR_COMP_RW1_SIGNED    0

#define SYS_MCP4_HOST_RTT_ADDR_COMP_PERIP1_MASK   0x00000080UL
#define SYS_MCP4_HOST_RTT_ADDR_COMP_PERIP1_SHIFT  7
#define SYS_MCP4_HOST_RTT_ADDR_COMP_PERIP1_SIGNED 0

/* Register MCP_SYS_RTT_LOW_ADDR_COMP_MATCH1 (REGMCP4REG) */
#define SYS_MCP4_RTT_LOW_ADDR_COMP_MATCH1             0x0EAC
#define ABS_SYS_MCP4_RTT_LOW_ADDR_COMP_MATCH1         0x02005EACUL

#define SYS_MCP4_HOST_RTT_LOW_ADDR_COMP_MATCH1_MASK   0x01FFFFFFUL
#define SYS_MCP4_HOST_RTT_LOW_ADDR_COMP_MATCH1_SHIFT  0
#define SYS_MCP4_HOST_RTT_LOW_ADDR_COMP_MATCH1_SIGNED 0

/* Register MCP_SYS_RTT_HIGH_ADDR_COMP_MATCH1 (REGMCP4REG) */
#define SYS_MCP4_RTT_HIGH_ADDR_COMP_MATCH1             0x0EB0
#define ABS_SYS_MCP4_RTT_HIGH_ADDR_COMP_MATCH1         0x02005EB0UL

#define SYS_MCP4_HOST_RTT_HIGH_ADDR_COMP_MATCH1_MASK   0x01FFFFFFUL
#define SYS_MCP4_HOST_RTT_HIGH_ADDR_COMP_MATCH1_SHIFT  0
#define SYS_MCP4_HOST_RTT_HIGH_ADDR_COMP_MATCH1_SIGNED 0

/* Register MCP_SYS_RTT_DATAR_COMP_DATA0 (REGMCP4REG) */
#define SYS_MCP4_RTT_DATAR_COMP_DATA0             0x0EB4
#define ABS_SYS_MCP4_RTT_DATAR_COMP_DATA0         0x02005EB4UL

#define SYS_MCP4_HOST_RTT_DATAR_COMP_DATA0_MASK   0x00FFFFFFUL
#define SYS_MCP4_HOST_RTT_DATAR_COMP_DATA0_SHIFT  0
#define SYS_MCP4_HOST_RTT_DATAR_COMP_DATA0_SIGNED 0

/* Register MCP_SYS_RTT_DATAR_COMP_MASK0 (REGMCP4REG) */
#define SYS_MCP4_RTT_DATAR_COMP_MASK0             0x0EB8
#define ABS_SYS_MCP4_RTT_DATAR_COMP_MASK0         0x02005EB8UL

#define SYS_MCP4_HOST_RTT_DATAR_COMP_MASK0_MASK   0x00FFFFFFUL
#define SYS_MCP4_HOST_RTT_DATAR_COMP_MASK0_SHIFT  0
#define SYS_MCP4_HOST_RTT_DATAR_COMP_MASK0_SIGNED 0

/* Register MCP_SYS_RTT_DATAR_COMP_DATA1 (REGMCP4REG) */
#define SYS_MCP4_RTT_DATAR_COMP_DATA1             0x0EBC
#define ABS_SYS_MCP4_RTT_DATAR_COMP_DATA1         0x02005EBCUL

#define SYS_MCP4_HOST_RTT_DATAR_COMP_DATA1_MASK   0x00FFFFFFUL
#define SYS_MCP4_HOST_RTT_DATAR_COMP_DATA1_SHIFT  0
#define SYS_MCP4_HOST_RTT_DATAR_COMP_DATA1_SIGNED 0

/* Register MCP_SYS_RTT_DATAR_COMP_MASK1 (REGMCP4REG) */
#define SYS_MCP4_RTT_DATAR_COMP_MASK1             0x0EC0
#define ABS_SYS_MCP4_RTT_DATAR_COMP_MASK1         0x02005EC0UL

#define SYS_MCP4_HOST_RTT_DATAR_COMP_MASK1_MASK   0x00FFFFFFUL
#define SYS_MCP4_HOST_RTT_DATAR_COMP_MASK1_SHIFT  0
#define SYS_MCP4_HOST_RTT_DATAR_COMP_MASK1_SIGNED 0

/* Register MCP_SYS_RTT_DATAR_COMP_CTRL (REGMCP4REG) */
#define SYS_MCP4_RTT_DATAR_COMP_CTRL              0x0EC4
#define ABS_SYS_MCP4_RTT_DATAR_COMP_CTRL          0x02005EC4UL

#define SYS_MCP4_HOST_RTT_DATAR_COMP_SEL_MASK     0x0000000FUL
#define SYS_MCP4_HOST_RTT_DATAR_COMP_SEL_SHIFT    0
#define SYS_MCP4_HOST_RTT_DATAR_COMP_SEL_SIGNED   0

#define SYS_MCP4_HOST_RTT_DATAR_COMP_QUAL0_MASK   0x00000030UL
#define SYS_MCP4_HOST_RTT_DATAR_COMP_QUAL0_SHIFT  4
#define SYS_MCP4_HOST_RTT_DATAR_COMP_QUAL0_SIGNED 0

#define SYS_MCP4_HOST_RTT_DATAR_COMP_QUAL1_MASK   0x000000C0UL
#define SYS_MCP4_HOST_RTT_DATAR_COMP_QUAL1_SHIFT  6
#define SYS_MCP4_HOST_RTT_DATAR_COMP_QUAL1_SIGNED 0

/* Register MCP_SYS_RTT_DATAW_COMP_DATA0 (REGMCP4REG) */
#define SYS_MCP4_RTT_DATAW_COMP_DATA0             0x0EC8
#define ABS_SYS_MCP4_RTT_DATAW_COMP_DATA0         0x02005EC8UL

#define SYS_MCP4_HOST_RTT_DATAW_COMP_DATA0_MASK   0x00FFFFFFUL
#define SYS_MCP4_HOST_RTT_DATAW_COMP_DATA0_SHIFT  0
#define SYS_MCP4_HOST_RTT_DATAW_COMP_DATA0_SIGNED 0

/* Register MCP_SYS_RTT_DATAW_COMP_MASK0 (REGMCP4REG) */
#define SYS_MCP4_RTT_DATAW_COMP_MASK0             0x0ECC
#define ABS_SYS_MCP4_RTT_DATAW_COMP_MASK0         0x02005ECCUL

#define SYS_MCP4_HOST_RTT_DATAW_COMP_MASK0_MASK   0x00FFFFFFUL
#define SYS_MCP4_HOST_RTT_DATAW_COMP_MASK0_SHIFT  0
#define SYS_MCP4_HOST_RTT_DATAW_COMP_MASK0_SIGNED 0

/* Register MCP_SYS_RTT_DATAW_COMP_DATA1 (REGMCP4REG) */
#define SYS_MCP4_RTT_DATAW_COMP_DATA1             0x0ED0
#define ABS_SYS_MCP4_RTT_DATAW_COMP_DATA1         0x02005ED0UL

#define SYS_MCP4_HOST_RTT_DATAW_COMP_DATA1_MASK   0x00FFFFFFUL
#define SYS_MCP4_HOST_RTT_DATAW_COMP_DATA1_SHIFT  0
#define SYS_MCP4_HOST_RTT_DATAW_COMP_DATA1_SIGNED 0

/* Register MCP_SYS_RTT_DATAW_COMP_MASK1 (REGMCP4REG) */
#define SYS_MCP4_RTT_DATAW_COMP_MASK1             0x0ED4
#define ABS_SYS_MCP4_RTT_DATAW_COMP_MASK1         0x02005ED4UL

#define SYS_MCP4_HOST_RTT_DATAW_COMP_MASK1_MASK   0x00FFFFFFUL
#define SYS_MCP4_HOST_RTT_DATAW_COMP_MASK1_SHIFT  0
#define SYS_MCP4_HOST_RTT_DATAW_COMP_MASK1_SIGNED 0

/* Register MCP_SYS_RTT_DATAW_COMP_CTRL (REGMCP4REG) */
#define SYS_MCP4_RTT_DATAW_COMP_CTRL              0x0ED8
#define ABS_SYS_MCP4_RTT_DATAW_COMP_CTRL          0x02005ED8UL

#define SYS_MCP4_HOST_RTT_DATAW_COMP_SEL_MASK     0x0000000FUL
#define SYS_MCP4_HOST_RTT_DATAW_COMP_SEL_SHIFT    0
#define SYS_MCP4_HOST_RTT_DATAW_COMP_SEL_SIGNED   0

#define SYS_MCP4_HOST_RTT_DATAW_COMP_QUAL0_MASK   0x00000030UL
#define SYS_MCP4_HOST_RTT_DATAW_COMP_QUAL0_SHIFT  4
#define SYS_MCP4_HOST_RTT_DATAW_COMP_QUAL0_SIGNED 0

#define SYS_MCP4_HOST_RTT_DATAW_COMP_QUAL1_MASK   0x000000C0UL
#define SYS_MCP4_HOST_RTT_DATAW_COMP_QUAL1_SHIFT  6
#define SYS_MCP4_HOST_RTT_DATAW_COMP_QUAL1_SIGNED 0

/* Register MCP_SYS_RTT_ASYNC_FLAGS0_SEL (REGMCP4REG) */
#define SYS_MCP4_RTT_ASYNC_FLAGS0_SEL                     0x0EDC
#define ABS_SYS_MCP4_RTT_ASYNC_FLAGS0_SEL                 0x02005EDCUL

#define SYS_MCP4_HOST_RTT_ASYNC_FLAGS0_SEL_MASK           0x00000003UL
#define SYS_MCP4_HOST_RTT_ASYNC_FLAGS0_SEL_SHIFT          0
#define SYS_MCP4_HOST_RTT_ASYNC_FLAGS0_SEL_SIGNED         0

#define SYS_MCP4_HOST_RTT_ASYNC_A_TRACE_CAP_ENABLE_MASK   0x00000004UL
#define SYS_MCP4_HOST_RTT_ASYNC_A_TRACE_CAP_ENABLE_SHIFT  2
#define SYS_MCP4_HOST_RTT_ASYNC_A_TRACE_CAP_ENABLE_SIGNED 0

/* Register MCP_SYS_RTT_ASYNC_FLAGS1_SEL (REGMCP4REG) */
#define SYS_MCP4_RTT_ASYNC_FLAGS1_SEL                     0x0EE0
#define ABS_SYS_MCP4_RTT_ASYNC_FLAGS1_SEL                 0x02005EE0UL

#define SYS_MCP4_HOST_RTT_ASYNC_FLAGS1_SEL_MASK           0x00000003UL
#define SYS_MCP4_HOST_RTT_ASYNC_FLAGS1_SEL_SHIFT          0
#define SYS_MCP4_HOST_RTT_ASYNC_FLAGS1_SEL_SIGNED         0

#define SYS_MCP4_HOST_RTT_ASYNC_B_TRACE_CAP_ENABLE_MASK   0x00000004UL
#define SYS_MCP4_HOST_RTT_ASYNC_B_TRACE_CAP_ENABLE_SHIFT  2
#define SYS_MCP4_HOST_RTT_ASYNC_B_TRACE_CAP_ENABLE_SIGNED 0

/* Register MCP_SYS_RTT_ASYNC_FLAGS0_MASK (REGMCP4REG) */
#define SYS_MCP4_RTT_ASYNC_FLAGS0_MASK             0x0EE4
#define ABS_SYS_MCP4_RTT_ASYNC_FLAGS0_MASK         0x02005EE4UL

#define SYS_MCP4_HOST_RTT_ASYNC_FLAGS0_MASK_MASK   0x0000FFFFUL
#define SYS_MCP4_HOST_RTT_ASYNC_FLAGS0_MASK_SHIFT  0
#define SYS_MCP4_HOST_RTT_ASYNC_FLAGS0_MASK_SIGNED 0

/* Register MCP_SYS_RTT_ASYNC_FLAGS1_MASK (REGMCP4REG) */
#define SYS_MCP4_RTT_ASYNC_FLAGS1_MASK             0x0EE8
#define ABS_SYS_MCP4_RTT_ASYNC_FLAGS1_MASK         0x02005EE8UL

#define SYS_MCP4_HOST_RTT_ASYNC_FLAGS1_MASK_MASK   0x0000FFFFUL
#define SYS_MCP4_HOST_RTT_ASYNC_FLAGS1_MASK_SHIFT  0
#define SYS_MCP4_HOST_RTT_ASYNC_FLAGS1_MASK_SIGNED 0

/* Register MCP_SYS_RTT_FLOW_TRACE_INSTR_CTRL (REGMCP4REG) */
#define SYS_MCP4_RTT_FLOW_TRACE_INSTR_CTRL          0x0EEC
#define ABS_SYS_MCP4_RTT_FLOW_TRACE_INSTR_CTRL      0x02005EECUL

#define SYS_MCP4_HOST_RTT_FLOW_CAP_NO_INSTRS_MASK   0x000FFFFFUL
#define SYS_MCP4_HOST_RTT_FLOW_CAP_NO_INSTRS_SHIFT  0
#define SYS_MCP4_HOST_RTT_FLOW_CAP_NO_INSTRS_SIGNED 0

/* Register MCP_SYS_RTT_LOOPA_TRACE_EVENT (REGMCP4REG) */
#define SYS_MCP4_RTT_LOOPA_TRACE_EVENT            0x0EF0
#define ABS_SYS_MCP4_RTT_LOOPA_TRACE_EVENT        0x02005EF0UL

#define SYS_MCP4_HOST_RTT_LOOPA_EVENT_MASK        0x0000001FUL
#define SYS_MCP4_HOST_RTT_LOOPA_EVENT_SHIFT       0
#define SYS_MCP4_HOST_RTT_LOOPA_EVENT_SIGNED      0

#define SYS_MCP4_HOST_RTT_LOOPA_CAP_ENABLE_MASK   0x00000020UL
#define SYS_MCP4_HOST_RTT_LOOPA_CAP_ENABLE_SHIFT  5
#define SYS_MCP4_HOST_RTT_LOOPA_CAP_ENABLE_SIGNED 0

/* Register MCP_SYS_RTT_MCP_ADDR_TRACE_CTRL (REGMCP4REG) */
#define SYS_MCP4_RTT_MCP_ADDR_TRACE_CTRL             0x0EF4
#define ABS_SYS_MCP4_RTT_MCP_ADDR_TRACE_CTRL         0x02005EF4UL

#define SYS_MCP4_HOST_RTT_MCP_ADDR_TRACE_CTRL_MASK   0x00000003UL
#define SYS_MCP4_HOST_RTT_MCP_ADDR_TRACE_CTRL_SHIFT  0
#define SYS_MCP4_HOST_RTT_MCP_ADDR_TRACE_CTRL_SIGNED 0

/* Register MCP_SYS_RTT_MCP_DATA_TRACE_CTRL (REGMCP4REG) */
#define SYS_MCP4_RTT_MCP_DATA_TRACE_CTRL             0x0EF8
#define ABS_SYS_MCP4_RTT_MCP_DATA_TRACE_CTRL         0x02005EF8UL

#define SYS_MCP4_HOST_RTT_MCP_DATA_TRACE_CTRL_MASK   0x00000003UL
#define SYS_MCP4_HOST_RTT_MCP_DATA_TRACE_CTRL_SHIFT  0
#define SYS_MCP4_HOST_RTT_MCP_DATA_TRACE_CTRL_SIGNED 0

/* Register MCP_SYS_RTT_FSM_STATUS (REGMCP4REG) */
#define SYS_MCP4_RTT_FSM_STATUS             0x0EFC
#define ABS_SYS_MCP4_RTT_FSM_STATUS         0x02005EFCUL

#define SYS_MCP4_HOST_RTT_FSM_STATUS_MASK   0x0000000FUL
#define SYS_MCP4_HOST_RTT_FSM_STATUS_SHIFT  0
#define SYS_MCP4_HOST_RTT_FSM_STATUS_SIGNED 0

/* Register MCP_SYS_RAMW_START (REGMCP4REG) */
#define SYS_MCP4_RAMW_START            0x0F00
#define ABS_SYS_MCP4_RAMW_START        0x02005F00UL

#define SYS_MCP4_MCP_RAMW_START_MASK   0xFFFFFFFFUL
#define SYS_MCP4_MCP_RAMW_START_SHIFT  0
#define SYS_MCP4_MCP_RAMW_START_SIGNED 0

/* Register MCP_SYS_RAMW_LEN (REGMCP4REG) */
#define SYS_MCP4_RAMW_LEN            0x0F04
#define ABS_SYS_MCP4_RAMW_LEN        0x02005F04UL

#define SYS_MCP4_MCP_RAMW_LEN_MASK   0xFFFFFFFFUL
#define SYS_MCP4_MCP_RAMW_LEN_SHIFT  0
#define SYS_MCP4_MCP_RAMW_LEN_SIGNED 0

/* Register MCP_SYS_RAMN_START (REGMCP4REG) */
#define SYS_MCP4_RAMN_START            0x0F08
#define ABS_SYS_MCP4_RAMN_START        0x02005F08UL

#define SYS_MCP4_MCP_RAMN_START_MASK   0xFFFFFFFFUL
#define SYS_MCP4_MCP_RAMN_START_SHIFT  0
#define SYS_MCP4_MCP_RAMN_START_SIGNED 0

/* Register MCP_SYS_RAMN_LEN (REGMCP4REG) */
#define SYS_MCP4_RAMN_LEN            0x0F0C
#define ABS_SYS_MCP4_RAMN_LEN        0x02005F0CUL

#define SYS_MCP4_MCP_RAMN_LEN_MASK   0xFFFFFFFFUL
#define SYS_MCP4_MCP_RAMN_LEN_SHIFT  0
#define SYS_MCP4_MCP_RAMN_LEN_SIGNED 0

/* Register MCP_SYS_MMR_START (REGMCP4REG) */
#define SYS_MCP4_MMR_START            0x0F10
#define ABS_SYS_MCP4_MMR_START        0x02005F10UL

#define SYS_MCP4_MCP_MMR_START_MASK   0xFFFFFFFFUL
#define SYS_MCP4_MCP_MMR_START_SHIFT  0
#define SYS_MCP4_MCP_MMR_START_SIGNED 0

/* Register MCP_SYS_MMR_LEN (REGMCP4REG) */
#define SYS_MCP4_MMR_LEN            0x0F14
#define ABS_SYS_MCP4_MMR_LEN        0x02005F14UL

#define SYS_MCP4_MCP_MMR_LEN_MASK   0xFFFFFFFFUL
#define SYS_MCP4_MCP_MMR_LEN_SHIFT  0
#define SYS_MCP4_MCP_MMR_LEN_SIGNED 0

/* Register MCP_SYS_PERIP_START (REGMCP4REG) */
#define SYS_MCP4_PERIP_START            0x0F18
#define ABS_SYS_MCP4_PERIP_START        0x02005F18UL

#define SYS_MCP4_MCP_PERIP_START_MASK   0xFFFFFFFFUL
#define SYS_MCP4_MCP_PERIP_START_SHIFT  0
#define SYS_MCP4_MCP_PERIP_START_SIGNED 0

/* Register MCP_SYS_PERIP_LEN (REGMCP4REG) */
#define SYS_MCP4_PERIP_LEN            0x0F1C
#define ABS_SYS_MCP4_PERIP_LEN        0x02005F1CUL

#define SYS_MCP4_MCP_PERIP_LEN_MASK   0xFFFFFFFFUL
#define SYS_MCP4_MCP_PERIP_LEN_SHIFT  0
#define SYS_MCP4_MCP_PERIP_LEN_SIGNED 0

/* Register MCP_SYS_CODE_START (REGMCP4REG) */
#define SYS_MCP4_CODE_START            0x0F20
#define ABS_SYS_MCP4_CODE_START        0x02005F20UL

#define SYS_MCP4_MCP_CODE_START_MASK   0xFFFFFFFFUL
#define SYS_MCP4_MCP_CODE_START_SHIFT  0
#define SYS_MCP4_MCP_CODE_START_SIGNED 0

/* Register MCP_SYS_CODE_LEN (REGMCP4REG) */
#define SYS_MCP4_CODE_LEN            0x0F24
#define ABS_SYS_MCP4_CODE_LEN        0x02005F24UL

#define SYS_MCP4_MCP_CODE_LEN_MASK   0xFFFFFFFFUL
#define SYS_MCP4_MCP_CODE_LEN_SHIFT  0
#define SYS_MCP4_MCP_CODE_LEN_SIGNED 0

/* Register MCP_SYS_CORE_ID (REGMCP4REG) */
#define SYS_MCP4_CORE_ID            0x0FE0
#define ABS_SYS_MCP4_CORE_ID        0x02005FE0UL

#define SYS_MCP4_MCP_CORE_ID_MASK   0xFFFFFFFFUL
#define SYS_MCP4_MCP_CORE_ID_SHIFT  0
#define SYS_MCP4_MCP_CORE_ID_SIGNED 0

/* Register MCP_SYS_REV_ID (REGMCP4REG) */
#define SYS_MCP4_REV_ID            0x0FF0
#define ABS_SYS_MCP4_REV_ID        0x02005FF0UL

#define SYS_MCP4_MCP_REV_ID_MASK   0xFFFFFFFFUL
#define SYS_MCP4_MCP_REV_ID_SHIFT  0
#define SYS_MCP4_MCP_REV_ID_SIGNED 0

/* Register EDC_SYS_DBG_TRACE_STAT (REGEDCREG) */
#define SYS_EDC_DBG_TRACE_STAT          0x0000
#define ABS_SYS_EDC_DBG_TRACE_STAT      0x02006000UL

#define SYS_EDC_TRACE_IRQ_STATUS_MASK   0x00000001UL
#define SYS_EDC_TRACE_IRQ_STATUS_SHIFT  0
#define SYS_EDC_TRACE_IRQ_STATUS_SIGNED 0

/* Register EDC_SYS_DBG_TRACE_ENAB (REGEDCREG) */
#define SYS_EDC_DBG_TRACE_ENAB          0x0004
#define ABS_SYS_EDC_DBG_TRACE_ENAB      0x02006004UL

#define SYS_EDC_TRACE_IRQ_ENABLE_MASK   0x00000001UL
#define SYS_EDC_TRACE_IRQ_ENABLE_SHIFT  0
#define SYS_EDC_TRACE_IRQ_ENABLE_SIGNED 0

/* Register EDC_SYS_DBG_TRACE_CLR (REGEDCREG) */
#define SYS_EDC_DBG_TRACE_CLR          0x0008
#define ABS_SYS_EDC_DBG_TRACE_CLR      0x02006008UL

#define SYS_EDC_TRACE_IRQ_CLEAR_MASK   0x00000001UL
#define SYS_EDC_TRACE_IRQ_CLEAR_SHIFT  0
#define SYS_EDC_TRACE_IRQ_CLEAR_SIGNED 0

/* Register EDC_SYS_DBG_TRACE_ADD (REGEDCREG) */
#define SYS_EDC_DBG_TRACE_ADD             0x000C
#define ABS_SYS_EDC_DBG_TRACE_ADD         0x0200600CUL

#define SYS_EDC_TRACE_BASE_ADDRESS_MASK   0x000FFFFEUL
#define SYS_EDC_TRACE_BASE_ADDRESS_SHIFT  1
#define SYS_EDC_TRACE_BASE_ADDRESS_SIGNED 0

/* Register EDC_SYS_DBG_TRACE_LEN (REGEDCREG) */
#define SYS_EDC_DBG_TRACE_LEN       0x0010
#define ABS_SYS_EDC_DBG_TRACE_LEN   0x02006010UL

#define SYS_EDC_TRACE_LENGTH_MASK   0x000FFFFEUL
#define SYS_EDC_TRACE_LENGTH_SHIFT  1
#define SYS_EDC_TRACE_LENGTH_SIGNED 0

/* Register EDC_SYS_DBG_TRACE_PTR (REGEDCREG) */
#define SYS_EDC_DBG_TRACE_PTR        0x0014
#define ABS_SYS_EDC_DBG_TRACE_PTR    0x02006014UL

#define SYS_EDC_TRACE_POINTER_MASK   0x000FFFFEUL
#define SYS_EDC_TRACE_POINTER_SHIFT  1
#define SYS_EDC_TRACE_POINTER_SIGNED 0

/* Register EDC_SYS_DBG_TRACE_TIMER (REGEDCREG) */
#define SYS_EDC_DBG_TRACE_TIMER                0x0018
#define ABS_SYS_EDC_DBG_TRACE_TIMER            0x02006018UL

#define SYS_EDC_TRACE_TIMESTAMP_DIVIDER_MASK   0x000000FFUL
#define SYS_EDC_TRACE_TIMESTAMP_DIVIDER_SHIFT  0
#define SYS_EDC_TRACE_TIMESTAMP_DIVIDER_SIGNED 0

#define SYS_EDC_TRACE_TIMESTAMP_ENABLE_MASK    0x00800000UL
#define SYS_EDC_TRACE_TIMESTAMP_ENABLE_SHIFT   23
#define SYS_EDC_TRACE_TIMESTAMP_ENABLE_SIGNED  0

/* Register EDC_SYS_DBG_ERR_MONITOR (REGEDCREG) */
#define SYS_EDC_DBG_ERR_MONITOR                        0x001C
#define ABS_SYS_EDC_DBG_ERR_MONITOR                    0x0200601CUL

#define SYS_EDC_DBG_ERR_MONITOR_CHANNEL_MASK           0x0000003FUL
#define SYS_EDC_DBG_ERR_MONITOR_CHANNEL_SHIFT          0
#define SYS_EDC_DBG_ERR_MONITOR_CHANNEL_SIGNED         0

#define SYS_EDC_DBG_ERR_MONITOR_SELECT_MASK            0x00000040UL
#define SYS_EDC_DBG_ERR_MONITOR_SELECT_SHIFT           6
#define SYS_EDC_DBG_ERR_MONITOR_SELECT_SIGNED          0

#define SYS_EDC_DBG_ECN_TO_EXT_RAM_MASK_ERR_MASK       0x00000080UL
#define SYS_EDC_DBG_ECN_TO_EXT_RAM_MASK_ERR_SHIFT      7
#define SYS_EDC_DBG_ECN_TO_EXT_RAM_MASK_ERR_SIGNED     0

#define SYS_EDC_DBG_ECN_TO_GRAM_MASK_ERR_MASK          0x00000100UL
#define SYS_EDC_DBG_ECN_TO_GRAM_MASK_ERR_SHIFT         8
#define SYS_EDC_DBG_ECN_TO_GRAM_MASK_ERR_SIGNED        0

#define SYS_EDC_DBG_TBUS_TO_PBUS_MASK_ERR_MASK         0x00000200UL
#define SYS_EDC_DBG_TBUS_TO_PBUS_MASK_ERR_SHIFT        9
#define SYS_EDC_DBG_TBUS_TO_PBUS_MASK_ERR_SIGNED       0

#define SYS_EDC_DBG_TBUS_TO_TBUS_MASK_ERR_MASK         0x00000400UL
#define SYS_EDC_DBG_TBUS_TO_TBUS_MASK_ERR_SHIFT        10
#define SYS_EDC_DBG_TBUS_TO_TBUS_MASK_ERR_SIGNED       0

#define SYS_EDC_DBG_TBUS_TO_EXT_RAM_MASK_ERR_MASK      0x00000800UL
#define SYS_EDC_DBG_TBUS_TO_EXT_RAM_MASK_ERR_SHIFT     11
#define SYS_EDC_DBG_TBUS_TO_EXT_RAM_MASK_ERR_SIGNED    0

#define SYS_EDC_DBG_TBUS_TO_GRAM_MASK_ERR_MASK         0x00001000UL
#define SYS_EDC_DBG_TBUS_TO_GRAM_MASK_ERR_SHIFT        12
#define SYS_EDC_DBG_TBUS_TO_GRAM_MASK_ERR_SIGNED       0

#define SYS_EDC_DBG_MMR_TO_TBUS_MASK_ERR_MASK          0x00002000UL
#define SYS_EDC_DBG_MMR_TO_TBUS_MASK_ERR_SHIFT         13
#define SYS_EDC_DBG_MMR_TO_TBUS_MASK_ERR_SIGNED        0

#define SYS_EDC_DBG_PBUS_TO_PBUS_MASK_ERR_MASK         0x00004000UL
#define SYS_EDC_DBG_PBUS_TO_PBUS_MASK_ERR_SHIFT        14
#define SYS_EDC_DBG_PBUS_TO_PBUS_MASK_ERR_SIGNED       0

#define SYS_EDC_DBG_PBUS_TO_TBUS_MASK_ERR_MASK         0x00008000UL
#define SYS_EDC_DBG_PBUS_TO_TBUS_MASK_ERR_SHIFT        15
#define SYS_EDC_DBG_PBUS_TO_TBUS_MASK_ERR_SIGNED       0

#define SYS_EDC_DBG_PBUS_TO_EXT_RAM_MASK_ERR_MASK      0x00010000UL
#define SYS_EDC_DBG_PBUS_TO_EXT_RAM_MASK_ERR_SHIFT     16
#define SYS_EDC_DBG_PBUS_TO_EXT_RAM_MASK_ERR_SIGNED    0

#define SYS_EDC_DBG_PBUS_TO_GRAM_MASK_ERR_MASK         0x00020000UL
#define SYS_EDC_DBG_PBUS_TO_GRAM_MASK_ERR_SHIFT        17
#define SYS_EDC_DBG_PBUS_TO_GRAM_MASK_ERR_SIGNED       0

#define SYS_EDC_DBG_EXT_RAM_TO_PBUS_MASK_ERR_MASK      0x00040000UL
#define SYS_EDC_DBG_EXT_RAM_TO_PBUS_MASK_ERR_SHIFT     18
#define SYS_EDC_DBG_EXT_RAM_TO_PBUS_MASK_ERR_SIGNED    0

#define SYS_EDC_DBG_EXT_RAM_TO_TBUS_MASK_ERR_MASK      0x00080000UL
#define SYS_EDC_DBG_EXT_RAM_TO_TBUS_MASK_ERR_SHIFT     19
#define SYS_EDC_DBG_EXT_RAM_TO_TBUS_MASK_ERR_SIGNED    0

#define SYS_EDC_DBG_EXT_RAM_TO_EXT_RAM_MASK_ERR_MASK   0x00100000UL
#define SYS_EDC_DBG_EXT_RAM_TO_EXT_RAM_MASK_ERR_SHIFT  20
#define SYS_EDC_DBG_EXT_RAM_TO_EXT_RAM_MASK_ERR_SIGNED 0

#define SYS_EDC_DBG_EXT_RAM_TO_GRAM_MASK_ERR_MASK      0x00200000UL
#define SYS_EDC_DBG_EXT_RAM_TO_GRAM_MASK_ERR_SHIFT     21
#define SYS_EDC_DBG_EXT_RAM_TO_GRAM_MASK_ERR_SIGNED    0

#define SYS_EDC_DBG_GRAM_TO_PBUS_MASK_ERR_MASK         0x00400000UL
#define SYS_EDC_DBG_GRAM_TO_PBUS_MASK_ERR_SHIFT        22
#define SYS_EDC_DBG_GRAM_TO_PBUS_MASK_ERR_SIGNED       0

#define SYS_EDC_DBG_GRAM_TO_TBUS_MASK_ERR_MASK         0x00800000UL
#define SYS_EDC_DBG_GRAM_TO_TBUS_MASK_ERR_SHIFT        23
#define SYS_EDC_DBG_GRAM_TO_TBUS_MASK_ERR_SIGNED       0

#define SYS_EDC_DBG_GRAM_TO_EXT_RAM_MASK_ERR_MASK      0x01000000UL
#define SYS_EDC_DBG_GRAM_TO_EXT_RAM_MASK_ERR_SHIFT     24
#define SYS_EDC_DBG_GRAM_TO_EXT_RAM_MASK_ERR_SIGNED    0

#define SYS_EDC_DBG_GRAM_TO_GRAM_MASK_ERR_MASK         0x02000000UL
#define SYS_EDC_DBG_GRAM_TO_GRAM_MASK_ERR_SHIFT        25
#define SYS_EDC_DBG_GRAM_TO_GRAM_MASK_ERR_SIGNED       0

/* Register EDC_SYS_CONTROL_0 (REGEDCREG) */
#define SYS_EDC_CONTROL_0                  0x0020
#define ABS_SYS_EDC_CONTROL_0              0x02006020UL

#define SYS_EDC_STATE_0_MASK               0x00000003UL
#define SYS_EDC_STATE_0_SHIFT              0
#define SYS_EDC_STATE_0_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_0_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_0_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_0_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_0_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_0_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_0_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_0_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_0_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_0_SIGNED  0

#define SYS_EDC_RUN_0_MASK                 0x20000000UL
#define SYS_EDC_RUN_0_SHIFT                29
#define SYS_EDC_RUN_0_SIGNED               0

#define SYS_EDC_STEP_0_MASK                0x40000000UL
#define SYS_EDC_STEP_0_SHIFT               30
#define SYS_EDC_STEP_0_SIGNED              0

#define SYS_EDC_HALT_0_MASK                0x80000000UL
#define SYS_EDC_HALT_0_SHIFT               31
#define SYS_EDC_HALT_0_SIGNED              0

/* Register EDC_SYS_PC_0 (REGEDCREG) */
#define SYS_EDC_PC_0        0x0024
#define ABS_SYS_EDC_PC_0    0x02006024UL

#define SYS_EDC_PC_0_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_0_SHIFT  0
#define SYS_EDC_PC_0_SIGNED 0

/* Register EDC_SYS_CONTROL_1 (REGEDCREG) */
#define SYS_EDC_CONTROL_1                  0x0028
#define ABS_SYS_EDC_CONTROL_1              0x02006028UL

#define SYS_EDC_STATE_1_MASK               0x00000003UL
#define SYS_EDC_STATE_1_SHIFT              0
#define SYS_EDC_STATE_1_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_1_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_1_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_1_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_1_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_1_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_1_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_1_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_1_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_1_SIGNED  0

#define SYS_EDC_RUN_1_MASK                 0x20000000UL
#define SYS_EDC_RUN_1_SHIFT                29
#define SYS_EDC_RUN_1_SIGNED               0

#define SYS_EDC_STEP_1_MASK                0x40000000UL
#define SYS_EDC_STEP_1_SHIFT               30
#define SYS_EDC_STEP_1_SIGNED              0

#define SYS_EDC_HALT_1_MASK                0x80000000UL
#define SYS_EDC_HALT_1_SHIFT               31
#define SYS_EDC_HALT_1_SIGNED              0

/* Register EDC_SYS_PC_1 (REGEDCREG) */
#define SYS_EDC_PC_1        0x002C
#define ABS_SYS_EDC_PC_1    0x0200602CUL

#define SYS_EDC_PC_1_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_1_SHIFT  0
#define SYS_EDC_PC_1_SIGNED 0

/* Register EDC_SYS_CONTROL_2 (REGEDCREG) */
#define SYS_EDC_CONTROL_2                  0x0030
#define ABS_SYS_EDC_CONTROL_2              0x02006030UL

#define SYS_EDC_STATE_2_MASK               0x00000003UL
#define SYS_EDC_STATE_2_SHIFT              0
#define SYS_EDC_STATE_2_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_2_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_2_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_2_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_2_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_2_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_2_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_2_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_2_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_2_SIGNED  0

#define SYS_EDC_RUN_2_MASK                 0x20000000UL
#define SYS_EDC_RUN_2_SHIFT                29
#define SYS_EDC_RUN_2_SIGNED               0

#define SYS_EDC_STEP_2_MASK                0x40000000UL
#define SYS_EDC_STEP_2_SHIFT               30
#define SYS_EDC_STEP_2_SIGNED              0

#define SYS_EDC_HALT_2_MASK                0x80000000UL
#define SYS_EDC_HALT_2_SHIFT               31
#define SYS_EDC_HALT_2_SIGNED              0

/* Register EDC_SYS_PC_2 (REGEDCREG) */
#define SYS_EDC_PC_2        0x0034
#define ABS_SYS_EDC_PC_2    0x02006034UL

#define SYS_EDC_PC_2_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_2_SHIFT  0
#define SYS_EDC_PC_2_SIGNED 0

/* Register EDC_SYS_CONTROL_3 (REGEDCREG) */
#define SYS_EDC_CONTROL_3                  0x0038
#define ABS_SYS_EDC_CONTROL_3              0x02006038UL

#define SYS_EDC_STATE_3_MASK               0x00000003UL
#define SYS_EDC_STATE_3_SHIFT              0
#define SYS_EDC_STATE_3_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_3_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_3_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_3_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_3_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_3_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_3_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_3_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_3_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_3_SIGNED  0

#define SYS_EDC_RUN_3_MASK                 0x20000000UL
#define SYS_EDC_RUN_3_SHIFT                29
#define SYS_EDC_RUN_3_SIGNED               0

#define SYS_EDC_STEP_3_MASK                0x40000000UL
#define SYS_EDC_STEP_3_SHIFT               30
#define SYS_EDC_STEP_3_SIGNED              0

#define SYS_EDC_HALT_3_MASK                0x80000000UL
#define SYS_EDC_HALT_3_SHIFT               31
#define SYS_EDC_HALT_3_SIGNED              0

/* Register EDC_SYS_PC_3 (REGEDCREG) */
#define SYS_EDC_PC_3        0x003C
#define ABS_SYS_EDC_PC_3    0x0200603CUL

#define SYS_EDC_PC_3_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_3_SHIFT  0
#define SYS_EDC_PC_3_SIGNED 0

/* Register EDC_SYS_CONTROL_4 (REGEDCREG) */
#define SYS_EDC_CONTROL_4                  0x0040
#define ABS_SYS_EDC_CONTROL_4              0x02006040UL

#define SYS_EDC_STATE_4_MASK               0x00000003UL
#define SYS_EDC_STATE_4_SHIFT              0
#define SYS_EDC_STATE_4_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_4_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_4_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_4_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_4_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_4_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_4_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_4_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_4_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_4_SIGNED  0

#define SYS_EDC_RUN_4_MASK                 0x20000000UL
#define SYS_EDC_RUN_4_SHIFT                29
#define SYS_EDC_RUN_4_SIGNED               0

#define SYS_EDC_STEP_4_MASK                0x40000000UL
#define SYS_EDC_STEP_4_SHIFT               30
#define SYS_EDC_STEP_4_SIGNED              0

#define SYS_EDC_HALT_4_MASK                0x80000000UL
#define SYS_EDC_HALT_4_SHIFT               31
#define SYS_EDC_HALT_4_SIGNED              0

/* Register EDC_SYS_PC_4 (REGEDCREG) */
#define SYS_EDC_PC_4        0x0044
#define ABS_SYS_EDC_PC_4    0x02006044UL

#define SYS_EDC_PC_4_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_4_SHIFT  0
#define SYS_EDC_PC_4_SIGNED 0

/* Register EDC_SYS_CONTROL_5 (REGEDCREG) */
#define SYS_EDC_CONTROL_5                  0x0048
#define ABS_SYS_EDC_CONTROL_5              0x02006048UL

#define SYS_EDC_STATE_5_MASK               0x00000003UL
#define SYS_EDC_STATE_5_SHIFT              0
#define SYS_EDC_STATE_5_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_5_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_5_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_5_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_5_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_5_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_5_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_5_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_5_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_5_SIGNED  0

#define SYS_EDC_RUN_5_MASK                 0x20000000UL
#define SYS_EDC_RUN_5_SHIFT                29
#define SYS_EDC_RUN_5_SIGNED               0

#define SYS_EDC_STEP_5_MASK                0x40000000UL
#define SYS_EDC_STEP_5_SHIFT               30
#define SYS_EDC_STEP_5_SIGNED              0

#define SYS_EDC_HALT_5_MASK                0x80000000UL
#define SYS_EDC_HALT_5_SHIFT               31
#define SYS_EDC_HALT_5_SIGNED              0

/* Register EDC_SYS_PC_5 (REGEDCREG) */
#define SYS_EDC_PC_5        0x004C
#define ABS_SYS_EDC_PC_5    0x0200604CUL

#define SYS_EDC_PC_5_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_5_SHIFT  0
#define SYS_EDC_PC_5_SIGNED 0

/* Register EDC_SYS_CONTROL_6 (REGEDCREG) */
#define SYS_EDC_CONTROL_6                  0x0050
#define ABS_SYS_EDC_CONTROL_6              0x02006050UL

#define SYS_EDC_STATE_6_MASK               0x00000003UL
#define SYS_EDC_STATE_6_SHIFT              0
#define SYS_EDC_STATE_6_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_6_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_6_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_6_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_6_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_6_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_6_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_6_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_6_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_6_SIGNED  0

#define SYS_EDC_RUN_6_MASK                 0x20000000UL
#define SYS_EDC_RUN_6_SHIFT                29
#define SYS_EDC_RUN_6_SIGNED               0

#define SYS_EDC_STEP_6_MASK                0x40000000UL
#define SYS_EDC_STEP_6_SHIFT               30
#define SYS_EDC_STEP_6_SIGNED              0

#define SYS_EDC_HALT_6_MASK                0x80000000UL
#define SYS_EDC_HALT_6_SHIFT               31
#define SYS_EDC_HALT_6_SIGNED              0

/* Register EDC_SYS_PC_6 (REGEDCREG) */
#define SYS_EDC_PC_6        0x0054
#define ABS_SYS_EDC_PC_6    0x02006054UL

#define SYS_EDC_PC_6_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_6_SHIFT  0
#define SYS_EDC_PC_6_SIGNED 0

/* Register EDC_SYS_CONTROL_7 (REGEDCREG) */
#define SYS_EDC_CONTROL_7                  0x0058
#define ABS_SYS_EDC_CONTROL_7              0x02006058UL

#define SYS_EDC_STATE_7_MASK               0x00000003UL
#define SYS_EDC_STATE_7_SHIFT              0
#define SYS_EDC_STATE_7_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_7_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_7_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_7_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_7_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_7_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_7_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_7_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_7_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_7_SIGNED  0

#define SYS_EDC_RUN_7_MASK                 0x20000000UL
#define SYS_EDC_RUN_7_SHIFT                29
#define SYS_EDC_RUN_7_SIGNED               0

#define SYS_EDC_STEP_7_MASK                0x40000000UL
#define SYS_EDC_STEP_7_SHIFT               30
#define SYS_EDC_STEP_7_SIGNED              0

#define SYS_EDC_HALT_7_MASK                0x80000000UL
#define SYS_EDC_HALT_7_SHIFT               31
#define SYS_EDC_HALT_7_SIGNED              0

/* Register EDC_SYS_PC_7 (REGEDCREG) */
#define SYS_EDC_PC_7        0x005C
#define ABS_SYS_EDC_PC_7    0x0200605CUL

#define SYS_EDC_PC_7_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_7_SHIFT  0
#define SYS_EDC_PC_7_SIGNED 0

/* Register EDC_SYS_CONTROL_8 (REGEDCREG) */
#define SYS_EDC_CONTROL_8                  0x0060
#define ABS_SYS_EDC_CONTROL_8              0x02006060UL

#define SYS_EDC_STATE_8_MASK               0x00000003UL
#define SYS_EDC_STATE_8_SHIFT              0
#define SYS_EDC_STATE_8_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_8_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_8_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_8_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_8_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_8_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_8_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_8_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_8_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_8_SIGNED  0

#define SYS_EDC_RUN_8_MASK                 0x20000000UL
#define SYS_EDC_RUN_8_SHIFT                29
#define SYS_EDC_RUN_8_SIGNED               0

#define SYS_EDC_STEP_8_MASK                0x40000000UL
#define SYS_EDC_STEP_8_SHIFT               30
#define SYS_EDC_STEP_8_SIGNED              0

#define SYS_EDC_HALT_8_MASK                0x80000000UL
#define SYS_EDC_HALT_8_SHIFT               31
#define SYS_EDC_HALT_8_SIGNED              0

/* Register EDC_SYS_PC_8 (REGEDCREG) */
#define SYS_EDC_PC_8        0x0064
#define ABS_SYS_EDC_PC_8    0x02006064UL

#define SYS_EDC_PC_8_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_8_SHIFT  0
#define SYS_EDC_PC_8_SIGNED 0

/* Register EDC_SYS_CONTROL_9 (REGEDCREG) */
#define SYS_EDC_CONTROL_9                  0x0068
#define ABS_SYS_EDC_CONTROL_9              0x02006068UL

#define SYS_EDC_STATE_9_MASK               0x00000003UL
#define SYS_EDC_STATE_9_SHIFT              0
#define SYS_EDC_STATE_9_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_9_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_9_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_9_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_9_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_9_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_9_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_9_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_9_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_9_SIGNED  0

#define SYS_EDC_RUN_9_MASK                 0x20000000UL
#define SYS_EDC_RUN_9_SHIFT                29
#define SYS_EDC_RUN_9_SIGNED               0

#define SYS_EDC_STEP_9_MASK                0x40000000UL
#define SYS_EDC_STEP_9_SHIFT               30
#define SYS_EDC_STEP_9_SIGNED              0

#define SYS_EDC_HALT_9_MASK                0x80000000UL
#define SYS_EDC_HALT_9_SHIFT               31
#define SYS_EDC_HALT_9_SIGNED              0

/* Register EDC_SYS_PC_9 (REGEDCREG) */
#define SYS_EDC_PC_9        0x006C
#define ABS_SYS_EDC_PC_9    0x0200606CUL

#define SYS_EDC_PC_9_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_9_SHIFT  0
#define SYS_EDC_PC_9_SIGNED 0

/* Register EDC_SYS_CONTROL_10 (REGEDCREG) */
#define SYS_EDC_CONTROL_10                  0x0070
#define ABS_SYS_EDC_CONTROL_10              0x02006070UL

#define SYS_EDC_STATE_10_MASK               0x00000003UL
#define SYS_EDC_STATE_10_SHIFT              0
#define SYS_EDC_STATE_10_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_10_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_10_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_10_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_10_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_10_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_10_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_10_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_10_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_10_SIGNED  0

#define SYS_EDC_RUN_10_MASK                 0x20000000UL
#define SYS_EDC_RUN_10_SHIFT                29
#define SYS_EDC_RUN_10_SIGNED               0

#define SYS_EDC_STEP_10_MASK                0x40000000UL
#define SYS_EDC_STEP_10_SHIFT               30
#define SYS_EDC_STEP_10_SIGNED              0

#define SYS_EDC_HALT_10_MASK                0x80000000UL
#define SYS_EDC_HALT_10_SHIFT               31
#define SYS_EDC_HALT_10_SIGNED              0

/* Register EDC_SYS_PC_10 (REGEDCREG) */
#define SYS_EDC_PC_10        0x0074
#define ABS_SYS_EDC_PC_10    0x02006074UL

#define SYS_EDC_PC_10_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_10_SHIFT  0
#define SYS_EDC_PC_10_SIGNED 0

/* Register EDC_SYS_CONTROL_11 (REGEDCREG) */
#define SYS_EDC_CONTROL_11                  0x0078
#define ABS_SYS_EDC_CONTROL_11              0x02006078UL

#define SYS_EDC_STATE_11_MASK               0x00000003UL
#define SYS_EDC_STATE_11_SHIFT              0
#define SYS_EDC_STATE_11_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_11_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_11_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_11_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_11_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_11_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_11_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_11_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_11_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_11_SIGNED  0

#define SYS_EDC_RUN_11_MASK                 0x20000000UL
#define SYS_EDC_RUN_11_SHIFT                29
#define SYS_EDC_RUN_11_SIGNED               0

#define SYS_EDC_STEP_11_MASK                0x40000000UL
#define SYS_EDC_STEP_11_SHIFT               30
#define SYS_EDC_STEP_11_SIGNED              0

#define SYS_EDC_HALT_11_MASK                0x80000000UL
#define SYS_EDC_HALT_11_SHIFT               31
#define SYS_EDC_HALT_11_SIGNED              0

/* Register EDC_SYS_PC_11 (REGEDCREG) */
#define SYS_EDC_PC_11        0x007C
#define ABS_SYS_EDC_PC_11    0x0200607CUL

#define SYS_EDC_PC_11_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_11_SHIFT  0
#define SYS_EDC_PC_11_SIGNED 0

/* Register EDC_SYS_CONTROL_12 (REGEDCREG) */
#define SYS_EDC_CONTROL_12                  0x0080
#define ABS_SYS_EDC_CONTROL_12              0x02006080UL

#define SYS_EDC_STATE_12_MASK               0x00000003UL
#define SYS_EDC_STATE_12_SHIFT              0
#define SYS_EDC_STATE_12_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_12_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_12_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_12_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_12_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_12_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_12_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_12_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_12_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_12_SIGNED  0

#define SYS_EDC_RUN_12_MASK                 0x20000000UL
#define SYS_EDC_RUN_12_SHIFT                29
#define SYS_EDC_RUN_12_SIGNED               0

#define SYS_EDC_STEP_12_MASK                0x40000000UL
#define SYS_EDC_STEP_12_SHIFT               30
#define SYS_EDC_STEP_12_SIGNED              0

#define SYS_EDC_HALT_12_MASK                0x80000000UL
#define SYS_EDC_HALT_12_SHIFT               31
#define SYS_EDC_HALT_12_SIGNED              0

/* Register EDC_SYS_PC_12 (REGEDCREG) */
#define SYS_EDC_PC_12        0x0084
#define ABS_SYS_EDC_PC_12    0x02006084UL

#define SYS_EDC_PC_12_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_12_SHIFT  0
#define SYS_EDC_PC_12_SIGNED 0

/* Register EDC_SYS_CONTROL_13 (REGEDCREG) */
#define SYS_EDC_CONTROL_13                  0x0088
#define ABS_SYS_EDC_CONTROL_13              0x02006088UL

#define SYS_EDC_STATE_13_MASK               0x00000003UL
#define SYS_EDC_STATE_13_SHIFT              0
#define SYS_EDC_STATE_13_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_13_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_13_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_13_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_13_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_13_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_13_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_13_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_13_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_13_SIGNED  0

#define SYS_EDC_RUN_13_MASK                 0x20000000UL
#define SYS_EDC_RUN_13_SHIFT                29
#define SYS_EDC_RUN_13_SIGNED               0

#define SYS_EDC_STEP_13_MASK                0x40000000UL
#define SYS_EDC_STEP_13_SHIFT               30
#define SYS_EDC_STEP_13_SIGNED              0

#define SYS_EDC_HALT_13_MASK                0x80000000UL
#define SYS_EDC_HALT_13_SHIFT               31
#define SYS_EDC_HALT_13_SIGNED              0

/* Register EDC_SYS_PC_13 (REGEDCREG) */
#define SYS_EDC_PC_13        0x008C
#define ABS_SYS_EDC_PC_13    0x0200608CUL

#define SYS_EDC_PC_13_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_13_SHIFT  0
#define SYS_EDC_PC_13_SIGNED 0

/* Register EDC_SYS_CONTROL_14 (REGEDCREG) */
#define SYS_EDC_CONTROL_14                  0x0090
#define ABS_SYS_EDC_CONTROL_14              0x02006090UL

#define SYS_EDC_STATE_14_MASK               0x00000003UL
#define SYS_EDC_STATE_14_SHIFT              0
#define SYS_EDC_STATE_14_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_14_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_14_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_14_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_14_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_14_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_14_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_14_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_14_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_14_SIGNED  0

#define SYS_EDC_RUN_14_MASK                 0x20000000UL
#define SYS_EDC_RUN_14_SHIFT                29
#define SYS_EDC_RUN_14_SIGNED               0

#define SYS_EDC_STEP_14_MASK                0x40000000UL
#define SYS_EDC_STEP_14_SHIFT               30
#define SYS_EDC_STEP_14_SIGNED              0

#define SYS_EDC_HALT_14_MASK                0x80000000UL
#define SYS_EDC_HALT_14_SHIFT               31
#define SYS_EDC_HALT_14_SIGNED              0

/* Register EDC_SYS_PC_14 (REGEDCREG) */
#define SYS_EDC_PC_14        0x0094
#define ABS_SYS_EDC_PC_14    0x02006094UL

#define SYS_EDC_PC_14_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_14_SHIFT  0
#define SYS_EDC_PC_14_SIGNED 0

/* Register EDC_SYS_CONTROL_15 (REGEDCREG) */
#define SYS_EDC_CONTROL_15                  0x0098
#define ABS_SYS_EDC_CONTROL_15              0x02006098UL

#define SYS_EDC_STATE_15_MASK               0x00000003UL
#define SYS_EDC_STATE_15_SHIFT              0
#define SYS_EDC_STATE_15_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_15_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_15_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_15_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_15_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_15_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_15_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_15_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_15_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_15_SIGNED  0

#define SYS_EDC_RUN_15_MASK                 0x20000000UL
#define SYS_EDC_RUN_15_SHIFT                29
#define SYS_EDC_RUN_15_SIGNED               0

#define SYS_EDC_STEP_15_MASK                0x40000000UL
#define SYS_EDC_STEP_15_SHIFT               30
#define SYS_EDC_STEP_15_SIGNED              0

#define SYS_EDC_HALT_15_MASK                0x80000000UL
#define SYS_EDC_HALT_15_SHIFT               31
#define SYS_EDC_HALT_15_SIGNED              0

/* Register EDC_SYS_PC_15 (REGEDCREG) */
#define SYS_EDC_PC_15        0x009C
#define ABS_SYS_EDC_PC_15    0x0200609CUL

#define SYS_EDC_PC_15_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_15_SHIFT  0
#define SYS_EDC_PC_15_SIGNED 0

/* Register EDC_SYS_CONTROL_16 (REGEDCREG) */
#define SYS_EDC_CONTROL_16                  0x00A0
#define ABS_SYS_EDC_CONTROL_16              0x020060A0UL

#define SYS_EDC_STATE_16_MASK               0x00000003UL
#define SYS_EDC_STATE_16_SHIFT              0
#define SYS_EDC_STATE_16_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_16_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_16_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_16_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_16_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_16_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_16_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_16_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_16_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_16_SIGNED  0

#define SYS_EDC_RUN_16_MASK                 0x20000000UL
#define SYS_EDC_RUN_16_SHIFT                29
#define SYS_EDC_RUN_16_SIGNED               0

#define SYS_EDC_STEP_16_MASK                0x40000000UL
#define SYS_EDC_STEP_16_SHIFT               30
#define SYS_EDC_STEP_16_SIGNED              0

#define SYS_EDC_HALT_16_MASK                0x80000000UL
#define SYS_EDC_HALT_16_SHIFT               31
#define SYS_EDC_HALT_16_SIGNED              0

/* Register EDC_SYS_PC_16 (REGEDCREG) */
#define SYS_EDC_PC_16        0x00A4
#define ABS_SYS_EDC_PC_16    0x020060A4UL

#define SYS_EDC_PC_16_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_16_SHIFT  0
#define SYS_EDC_PC_16_SIGNED 0

/* Register EDC_SYS_CONTROL_17 (REGEDCREG) */
#define SYS_EDC_CONTROL_17                  0x00A8
#define ABS_SYS_EDC_CONTROL_17              0x020060A8UL

#define SYS_EDC_STATE_17_MASK               0x00000003UL
#define SYS_EDC_STATE_17_SHIFT              0
#define SYS_EDC_STATE_17_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_17_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_17_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_17_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_17_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_17_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_17_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_17_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_17_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_17_SIGNED  0

#define SYS_EDC_RUN_17_MASK                 0x20000000UL
#define SYS_EDC_RUN_17_SHIFT                29
#define SYS_EDC_RUN_17_SIGNED               0

#define SYS_EDC_STEP_17_MASK                0x40000000UL
#define SYS_EDC_STEP_17_SHIFT               30
#define SYS_EDC_STEP_17_SIGNED              0

#define SYS_EDC_HALT_17_MASK                0x80000000UL
#define SYS_EDC_HALT_17_SHIFT               31
#define SYS_EDC_HALT_17_SIGNED              0

/* Register EDC_SYS_PC_17 (REGEDCREG) */
#define SYS_EDC_PC_17        0x00AC
#define ABS_SYS_EDC_PC_17    0x020060ACUL

#define SYS_EDC_PC_17_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_17_SHIFT  0
#define SYS_EDC_PC_17_SIGNED 0

/* Register EDC_SYS_CONTROL_18 (REGEDCREG) */
#define SYS_EDC_CONTROL_18                  0x00B0
#define ABS_SYS_EDC_CONTROL_18              0x020060B0UL

#define SYS_EDC_STATE_18_MASK               0x00000003UL
#define SYS_EDC_STATE_18_SHIFT              0
#define SYS_EDC_STATE_18_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_18_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_18_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_18_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_18_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_18_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_18_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_18_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_18_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_18_SIGNED  0

#define SYS_EDC_RUN_18_MASK                 0x20000000UL
#define SYS_EDC_RUN_18_SHIFT                29
#define SYS_EDC_RUN_18_SIGNED               0

#define SYS_EDC_STEP_18_MASK                0x40000000UL
#define SYS_EDC_STEP_18_SHIFT               30
#define SYS_EDC_STEP_18_SIGNED              0

#define SYS_EDC_HALT_18_MASK                0x80000000UL
#define SYS_EDC_HALT_18_SHIFT               31
#define SYS_EDC_HALT_18_SIGNED              0

/* Register EDC_SYS_PC_18 (REGEDCREG) */
#define SYS_EDC_PC_18        0x00B4
#define ABS_SYS_EDC_PC_18    0x020060B4UL

#define SYS_EDC_PC_18_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_18_SHIFT  0
#define SYS_EDC_PC_18_SIGNED 0

/* Register EDC_SYS_CONTROL_19 (REGEDCREG) */
#define SYS_EDC_CONTROL_19                  0x00B8
#define ABS_SYS_EDC_CONTROL_19              0x020060B8UL

#define SYS_EDC_STATE_19_MASK               0x00000003UL
#define SYS_EDC_STATE_19_SHIFT              0
#define SYS_EDC_STATE_19_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_19_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_19_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_19_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_19_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_19_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_19_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_19_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_19_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_19_SIGNED  0

#define SYS_EDC_RUN_19_MASK                 0x20000000UL
#define SYS_EDC_RUN_19_SHIFT                29
#define SYS_EDC_RUN_19_SIGNED               0

#define SYS_EDC_STEP_19_MASK                0x40000000UL
#define SYS_EDC_STEP_19_SHIFT               30
#define SYS_EDC_STEP_19_SIGNED              0

#define SYS_EDC_HALT_19_MASK                0x80000000UL
#define SYS_EDC_HALT_19_SHIFT               31
#define SYS_EDC_HALT_19_SIGNED              0

/* Register EDC_SYS_PC_19 (REGEDCREG) */
#define SYS_EDC_PC_19        0x00BC
#define ABS_SYS_EDC_PC_19    0x020060BCUL

#define SYS_EDC_PC_19_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_19_SHIFT  0
#define SYS_EDC_PC_19_SIGNED 0

/* Register EDC_SYS_CONTROL_20 (REGEDCREG) */
#define SYS_EDC_CONTROL_20                  0x00C0
#define ABS_SYS_EDC_CONTROL_20              0x020060C0UL

#define SYS_EDC_STATE_20_MASK               0x00000003UL
#define SYS_EDC_STATE_20_SHIFT              0
#define SYS_EDC_STATE_20_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_20_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_20_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_20_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_20_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_20_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_20_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_20_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_20_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_20_SIGNED  0

#define SYS_EDC_RUN_20_MASK                 0x20000000UL
#define SYS_EDC_RUN_20_SHIFT                29
#define SYS_EDC_RUN_20_SIGNED               0

#define SYS_EDC_STEP_20_MASK                0x40000000UL
#define SYS_EDC_STEP_20_SHIFT               30
#define SYS_EDC_STEP_20_SIGNED              0

#define SYS_EDC_HALT_20_MASK                0x80000000UL
#define SYS_EDC_HALT_20_SHIFT               31
#define SYS_EDC_HALT_20_SIGNED              0

/* Register EDC_SYS_PC_20 (REGEDCREG) */
#define SYS_EDC_PC_20        0x00C4
#define ABS_SYS_EDC_PC_20    0x020060C4UL

#define SYS_EDC_PC_20_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_20_SHIFT  0
#define SYS_EDC_PC_20_SIGNED 0

/* Register EDC_SYS_CONTROL_21 (REGEDCREG) */
#define SYS_EDC_CONTROL_21                  0x00C8
#define ABS_SYS_EDC_CONTROL_21              0x020060C8UL

#define SYS_EDC_STATE_21_MASK               0x00000003UL
#define SYS_EDC_STATE_21_SHIFT              0
#define SYS_EDC_STATE_21_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_21_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_21_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_21_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_21_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_21_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_21_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_21_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_21_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_21_SIGNED  0

#define SYS_EDC_RUN_21_MASK                 0x20000000UL
#define SYS_EDC_RUN_21_SHIFT                29
#define SYS_EDC_RUN_21_SIGNED               0

#define SYS_EDC_STEP_21_MASK                0x40000000UL
#define SYS_EDC_STEP_21_SHIFT               30
#define SYS_EDC_STEP_21_SIGNED              0

#define SYS_EDC_HALT_21_MASK                0x80000000UL
#define SYS_EDC_HALT_21_SHIFT               31
#define SYS_EDC_HALT_21_SIGNED              0

/* Register EDC_SYS_PC_21 (REGEDCREG) */
#define SYS_EDC_PC_21        0x00CC
#define ABS_SYS_EDC_PC_21    0x020060CCUL

#define SYS_EDC_PC_21_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_21_SHIFT  0
#define SYS_EDC_PC_21_SIGNED 0

/* Register EDC_SYS_CONTROL_22 (REGEDCREG) */
#define SYS_EDC_CONTROL_22                  0x00D0
#define ABS_SYS_EDC_CONTROL_22              0x020060D0UL

#define SYS_EDC_STATE_22_MASK               0x00000003UL
#define SYS_EDC_STATE_22_SHIFT              0
#define SYS_EDC_STATE_22_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_22_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_22_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_22_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_22_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_22_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_22_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_22_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_22_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_22_SIGNED  0

#define SYS_EDC_RUN_22_MASK                 0x20000000UL
#define SYS_EDC_RUN_22_SHIFT                29
#define SYS_EDC_RUN_22_SIGNED               0

#define SYS_EDC_STEP_22_MASK                0x40000000UL
#define SYS_EDC_STEP_22_SHIFT               30
#define SYS_EDC_STEP_22_SIGNED              0

#define SYS_EDC_HALT_22_MASK                0x80000000UL
#define SYS_EDC_HALT_22_SHIFT               31
#define SYS_EDC_HALT_22_SIGNED              0

/* Register EDC_SYS_PC_22 (REGEDCREG) */
#define SYS_EDC_PC_22        0x00D4
#define ABS_SYS_EDC_PC_22    0x020060D4UL

#define SYS_EDC_PC_22_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_22_SHIFT  0
#define SYS_EDC_PC_22_SIGNED 0

/* Register EDC_SYS_CONTROL_23 (REGEDCREG) */
#define SYS_EDC_CONTROL_23                  0x00D8
#define ABS_SYS_EDC_CONTROL_23              0x020060D8UL

#define SYS_EDC_STATE_23_MASK               0x00000003UL
#define SYS_EDC_STATE_23_SHIFT              0
#define SYS_EDC_STATE_23_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_23_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_23_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_23_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_23_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_23_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_23_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_23_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_23_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_23_SIGNED  0

#define SYS_EDC_RUN_23_MASK                 0x20000000UL
#define SYS_EDC_RUN_23_SHIFT                29
#define SYS_EDC_RUN_23_SIGNED               0

#define SYS_EDC_STEP_23_MASK                0x40000000UL
#define SYS_EDC_STEP_23_SHIFT               30
#define SYS_EDC_STEP_23_SIGNED              0

#define SYS_EDC_HALT_23_MASK                0x80000000UL
#define SYS_EDC_HALT_23_SHIFT               31
#define SYS_EDC_HALT_23_SIGNED              0

/* Register EDC_SYS_PC_23 (REGEDCREG) */
#define SYS_EDC_PC_23        0x00DC
#define ABS_SYS_EDC_PC_23    0x020060DCUL

#define SYS_EDC_PC_23_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_23_SHIFT  0
#define SYS_EDC_PC_23_SIGNED 0

/* Register EDC_SYS_CONTROL_24 (REGEDCREG) */
#define SYS_EDC_CONTROL_24                  0x00E0
#define ABS_SYS_EDC_CONTROL_24              0x020060E0UL

#define SYS_EDC_STATE_24_MASK               0x00000003UL
#define SYS_EDC_STATE_24_SHIFT              0
#define SYS_EDC_STATE_24_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_24_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_24_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_24_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_24_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_24_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_24_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_24_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_24_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_24_SIGNED  0

#define SYS_EDC_RUN_24_MASK                 0x20000000UL
#define SYS_EDC_RUN_24_SHIFT                29
#define SYS_EDC_RUN_24_SIGNED               0

#define SYS_EDC_STEP_24_MASK                0x40000000UL
#define SYS_EDC_STEP_24_SHIFT               30
#define SYS_EDC_STEP_24_SIGNED              0

#define SYS_EDC_HALT_24_MASK                0x80000000UL
#define SYS_EDC_HALT_24_SHIFT               31
#define SYS_EDC_HALT_24_SIGNED              0

/* Register EDC_SYS_PC_24 (REGEDCREG) */
#define SYS_EDC_PC_24        0x00E4
#define ABS_SYS_EDC_PC_24    0x020060E4UL

#define SYS_EDC_PC_24_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_24_SHIFT  0
#define SYS_EDC_PC_24_SIGNED 0

/* Register EDC_SYS_CONTROL_25 (REGEDCREG) */
#define SYS_EDC_CONTROL_25                  0x00E8
#define ABS_SYS_EDC_CONTROL_25              0x020060E8UL

#define SYS_EDC_STATE_25_MASK               0x00000003UL
#define SYS_EDC_STATE_25_SHIFT              0
#define SYS_EDC_STATE_25_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_25_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_25_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_25_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_25_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_25_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_25_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_25_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_25_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_25_SIGNED  0

#define SYS_EDC_RUN_25_MASK                 0x20000000UL
#define SYS_EDC_RUN_25_SHIFT                29
#define SYS_EDC_RUN_25_SIGNED               0

#define SYS_EDC_STEP_25_MASK                0x40000000UL
#define SYS_EDC_STEP_25_SHIFT               30
#define SYS_EDC_STEP_25_SIGNED              0

#define SYS_EDC_HALT_25_MASK                0x80000000UL
#define SYS_EDC_HALT_25_SHIFT               31
#define SYS_EDC_HALT_25_SIGNED              0

/* Register EDC_SYS_PC_25 (REGEDCREG) */
#define SYS_EDC_PC_25        0x00EC
#define ABS_SYS_EDC_PC_25    0x020060ECUL

#define SYS_EDC_PC_25_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_25_SHIFT  0
#define SYS_EDC_PC_25_SIGNED 0

/* Register EDC_SYS_CONTROL_26 (REGEDCREG) */
#define SYS_EDC_CONTROL_26                  0x00F0
#define ABS_SYS_EDC_CONTROL_26              0x020060F0UL

#define SYS_EDC_STATE_26_MASK               0x00000003UL
#define SYS_EDC_STATE_26_SHIFT              0
#define SYS_EDC_STATE_26_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_26_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_26_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_26_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_26_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_26_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_26_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_26_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_26_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_26_SIGNED  0

#define SYS_EDC_RUN_26_MASK                 0x20000000UL
#define SYS_EDC_RUN_26_SHIFT                29
#define SYS_EDC_RUN_26_SIGNED               0

#define SYS_EDC_STEP_26_MASK                0x40000000UL
#define SYS_EDC_STEP_26_SHIFT               30
#define SYS_EDC_STEP_26_SIGNED              0

#define SYS_EDC_HALT_26_MASK                0x80000000UL
#define SYS_EDC_HALT_26_SHIFT               31
#define SYS_EDC_HALT_26_SIGNED              0

/* Register EDC_SYS_PC_26 (REGEDCREG) */
#define SYS_EDC_PC_26        0x00F4
#define ABS_SYS_EDC_PC_26    0x020060F4UL

#define SYS_EDC_PC_26_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_26_SHIFT  0
#define SYS_EDC_PC_26_SIGNED 0

/* Register EDC_SYS_CONTROL_27 (REGEDCREG) */
#define SYS_EDC_CONTROL_27                  0x00F8
#define ABS_SYS_EDC_CONTROL_27              0x020060F8UL

#define SYS_EDC_STATE_27_MASK               0x00000003UL
#define SYS_EDC_STATE_27_SHIFT              0
#define SYS_EDC_STATE_27_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_27_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_27_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_27_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_27_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_27_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_27_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_27_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_27_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_27_SIGNED  0

#define SYS_EDC_RUN_27_MASK                 0x20000000UL
#define SYS_EDC_RUN_27_SHIFT                29
#define SYS_EDC_RUN_27_SIGNED               0

#define SYS_EDC_STEP_27_MASK                0x40000000UL
#define SYS_EDC_STEP_27_SHIFT               30
#define SYS_EDC_STEP_27_SIGNED              0

#define SYS_EDC_HALT_27_MASK                0x80000000UL
#define SYS_EDC_HALT_27_SHIFT               31
#define SYS_EDC_HALT_27_SIGNED              0

/* Register EDC_SYS_PC_27 (REGEDCREG) */
#define SYS_EDC_PC_27        0x00FC
#define ABS_SYS_EDC_PC_27    0x020060FCUL

#define SYS_EDC_PC_27_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_27_SHIFT  0
#define SYS_EDC_PC_27_SIGNED 0

/* Register EDC_SYS_CONTROL_28 (REGEDCREG) */
#define SYS_EDC_CONTROL_28                  0x0100
#define ABS_SYS_EDC_CONTROL_28              0x02006100UL

#define SYS_EDC_STATE_28_MASK               0x00000003UL
#define SYS_EDC_STATE_28_SHIFT              0
#define SYS_EDC_STATE_28_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_28_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_28_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_28_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_28_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_28_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_28_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_28_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_28_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_28_SIGNED  0

#define SYS_EDC_RUN_28_MASK                 0x20000000UL
#define SYS_EDC_RUN_28_SHIFT                29
#define SYS_EDC_RUN_28_SIGNED               0

#define SYS_EDC_STEP_28_MASK                0x40000000UL
#define SYS_EDC_STEP_28_SHIFT               30
#define SYS_EDC_STEP_28_SIGNED              0

#define SYS_EDC_HALT_28_MASK                0x80000000UL
#define SYS_EDC_HALT_28_SHIFT               31
#define SYS_EDC_HALT_28_SIGNED              0

/* Register EDC_SYS_PC_28 (REGEDCREG) */
#define SYS_EDC_PC_28        0x0104
#define ABS_SYS_EDC_PC_28    0x02006104UL

#define SYS_EDC_PC_28_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_28_SHIFT  0
#define SYS_EDC_PC_28_SIGNED 0

/* Register EDC_SYS_CONTROL_29 (REGEDCREG) */
#define SYS_EDC_CONTROL_29                  0x0108
#define ABS_SYS_EDC_CONTROL_29              0x02006108UL

#define SYS_EDC_STATE_29_MASK               0x00000003UL
#define SYS_EDC_STATE_29_SHIFT              0
#define SYS_EDC_STATE_29_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_29_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_29_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_29_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_29_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_29_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_29_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_29_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_29_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_29_SIGNED  0

#define SYS_EDC_RUN_29_MASK                 0x20000000UL
#define SYS_EDC_RUN_29_SHIFT                29
#define SYS_EDC_RUN_29_SIGNED               0

#define SYS_EDC_STEP_29_MASK                0x40000000UL
#define SYS_EDC_STEP_29_SHIFT               30
#define SYS_EDC_STEP_29_SIGNED              0

#define SYS_EDC_HALT_29_MASK                0x80000000UL
#define SYS_EDC_HALT_29_SHIFT               31
#define SYS_EDC_HALT_29_SIGNED              0

/* Register EDC_SYS_PC_29 (REGEDCREG) */
#define SYS_EDC_PC_29        0x010C
#define ABS_SYS_EDC_PC_29    0x0200610CUL

#define SYS_EDC_PC_29_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_29_SHIFT  0
#define SYS_EDC_PC_29_SIGNED 0

/* Register EDC_SYS_CONTROL_30 (REGEDCREG) */
#define SYS_EDC_CONTROL_30                  0x0110
#define ABS_SYS_EDC_CONTROL_30              0x02006110UL

#define SYS_EDC_STATE_30_MASK               0x00000003UL
#define SYS_EDC_STATE_30_SHIFT              0
#define SYS_EDC_STATE_30_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_30_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_30_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_30_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_30_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_30_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_30_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_30_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_30_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_30_SIGNED  0

#define SYS_EDC_RUN_30_MASK                 0x20000000UL
#define SYS_EDC_RUN_30_SHIFT                29
#define SYS_EDC_RUN_30_SIGNED               0

#define SYS_EDC_STEP_30_MASK                0x40000000UL
#define SYS_EDC_STEP_30_SHIFT               30
#define SYS_EDC_STEP_30_SIGNED              0

#define SYS_EDC_HALT_30_MASK                0x80000000UL
#define SYS_EDC_HALT_30_SHIFT               31
#define SYS_EDC_HALT_30_SIGNED              0

/* Register EDC_SYS_PC_30 (REGEDCREG) */
#define SYS_EDC_PC_30        0x0114
#define ABS_SYS_EDC_PC_30    0x02006114UL

#define SYS_EDC_PC_30_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_30_SHIFT  0
#define SYS_EDC_PC_30_SIGNED 0

/* Register EDC_SYS_CONTROL_31 (REGEDCREG) */
#define SYS_EDC_CONTROL_31                  0x0118
#define ABS_SYS_EDC_CONTROL_31              0x02006118UL

#define SYS_EDC_STATE_31_MASK               0x00000003UL
#define SYS_EDC_STATE_31_SHIFT              0
#define SYS_EDC_STATE_31_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_31_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_31_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_31_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_31_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_31_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_31_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_31_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_31_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_31_SIGNED  0

#define SYS_EDC_RUN_31_MASK                 0x20000000UL
#define SYS_EDC_RUN_31_SHIFT                29
#define SYS_EDC_RUN_31_SIGNED               0

#define SYS_EDC_STEP_31_MASK                0x40000000UL
#define SYS_EDC_STEP_31_SHIFT               30
#define SYS_EDC_STEP_31_SIGNED              0

#define SYS_EDC_HALT_31_MASK                0x80000000UL
#define SYS_EDC_HALT_31_SHIFT               31
#define SYS_EDC_HALT_31_SIGNED              0

/* Register EDC_SYS_PC_31 (REGEDCREG) */
#define SYS_EDC_PC_31        0x011C
#define ABS_SYS_EDC_PC_31    0x0200611CUL

#define SYS_EDC_PC_31_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_31_SHIFT  0
#define SYS_EDC_PC_31_SIGNED 0

/* Register EDC_SYS_CONTROL_32 (REGEDCREG) */
#define SYS_EDC_CONTROL_32                  0x0120
#define ABS_SYS_EDC_CONTROL_32              0x02006120UL

#define SYS_EDC_STATE_32_MASK               0x00000003UL
#define SYS_EDC_STATE_32_SHIFT              0
#define SYS_EDC_STATE_32_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_32_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_32_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_32_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_32_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_32_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_32_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_32_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_32_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_32_SIGNED  0

#define SYS_EDC_RUN_32_MASK                 0x20000000UL
#define SYS_EDC_RUN_32_SHIFT                29
#define SYS_EDC_RUN_32_SIGNED               0

#define SYS_EDC_STEP_32_MASK                0x40000000UL
#define SYS_EDC_STEP_32_SHIFT               30
#define SYS_EDC_STEP_32_SIGNED              0

#define SYS_EDC_HALT_32_MASK                0x80000000UL
#define SYS_EDC_HALT_32_SHIFT               31
#define SYS_EDC_HALT_32_SIGNED              0

/* Register EDC_SYS_PC_32 (REGEDCREG) */
#define SYS_EDC_PC_32        0x0124
#define ABS_SYS_EDC_PC_32    0x02006124UL

#define SYS_EDC_PC_32_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_32_SHIFT  0
#define SYS_EDC_PC_32_SIGNED 0

/* Register EDC_SYS_CONTROL_33 (REGEDCREG) */
#define SYS_EDC_CONTROL_33                  0x0128
#define ABS_SYS_EDC_CONTROL_33              0x02006128UL

#define SYS_EDC_STATE_33_MASK               0x00000003UL
#define SYS_EDC_STATE_33_SHIFT              0
#define SYS_EDC_STATE_33_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_33_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_33_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_33_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_33_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_33_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_33_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_33_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_33_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_33_SIGNED  0

#define SYS_EDC_RUN_33_MASK                 0x20000000UL
#define SYS_EDC_RUN_33_SHIFT                29
#define SYS_EDC_RUN_33_SIGNED               0

#define SYS_EDC_STEP_33_MASK                0x40000000UL
#define SYS_EDC_STEP_33_SHIFT               30
#define SYS_EDC_STEP_33_SIGNED              0

#define SYS_EDC_HALT_33_MASK                0x80000000UL
#define SYS_EDC_HALT_33_SHIFT               31
#define SYS_EDC_HALT_33_SIGNED              0

/* Register EDC_SYS_PC_33 (REGEDCREG) */
#define SYS_EDC_PC_33        0x012C
#define ABS_SYS_EDC_PC_33    0x0200612CUL

#define SYS_EDC_PC_33_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_33_SHIFT  0
#define SYS_EDC_PC_33_SIGNED 0

/* Register EDC_SYS_CONTROL_34 (REGEDCREG) */
#define SYS_EDC_CONTROL_34                  0x0130
#define ABS_SYS_EDC_CONTROL_34              0x02006130UL

#define SYS_EDC_STATE_34_MASK               0x00000003UL
#define SYS_EDC_STATE_34_SHIFT              0
#define SYS_EDC_STATE_34_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_34_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_34_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_34_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_34_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_34_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_34_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_34_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_34_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_34_SIGNED  0

#define SYS_EDC_RUN_34_MASK                 0x20000000UL
#define SYS_EDC_RUN_34_SHIFT                29
#define SYS_EDC_RUN_34_SIGNED               0

#define SYS_EDC_STEP_34_MASK                0x40000000UL
#define SYS_EDC_STEP_34_SHIFT               30
#define SYS_EDC_STEP_34_SIGNED              0

#define SYS_EDC_HALT_34_MASK                0x80000000UL
#define SYS_EDC_HALT_34_SHIFT               31
#define SYS_EDC_HALT_34_SIGNED              0

/* Register EDC_SYS_PC_34 (REGEDCREG) */
#define SYS_EDC_PC_34        0x0134
#define ABS_SYS_EDC_PC_34    0x02006134UL

#define SYS_EDC_PC_34_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_34_SHIFT  0
#define SYS_EDC_PC_34_SIGNED 0

/* Register EDC_SYS_CONTROL_35 (REGEDCREG) */
#define SYS_EDC_CONTROL_35                  0x0138
#define ABS_SYS_EDC_CONTROL_35              0x02006138UL

#define SYS_EDC_STATE_35_MASK               0x00000003UL
#define SYS_EDC_STATE_35_SHIFT              0
#define SYS_EDC_STATE_35_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_35_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_35_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_35_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_35_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_35_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_35_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_35_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_35_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_35_SIGNED  0

#define SYS_EDC_RUN_35_MASK                 0x20000000UL
#define SYS_EDC_RUN_35_SHIFT                29
#define SYS_EDC_RUN_35_SIGNED               0

#define SYS_EDC_STEP_35_MASK                0x40000000UL
#define SYS_EDC_STEP_35_SHIFT               30
#define SYS_EDC_STEP_35_SIGNED              0

#define SYS_EDC_HALT_35_MASK                0x80000000UL
#define SYS_EDC_HALT_35_SHIFT               31
#define SYS_EDC_HALT_35_SIGNED              0

/* Register EDC_SYS_PC_35 (REGEDCREG) */
#define SYS_EDC_PC_35        0x013C
#define ABS_SYS_EDC_PC_35    0x0200613CUL

#define SYS_EDC_PC_35_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_35_SHIFT  0
#define SYS_EDC_PC_35_SIGNED 0

/* Register EDC_SYS_CONTROL_36 (REGEDCREG) */
#define SYS_EDC_CONTROL_36                  0x0140
#define ABS_SYS_EDC_CONTROL_36              0x02006140UL

#define SYS_EDC_STATE_36_MASK               0x00000003UL
#define SYS_EDC_STATE_36_SHIFT              0
#define SYS_EDC_STATE_36_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_36_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_36_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_36_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_36_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_36_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_36_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_36_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_36_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_36_SIGNED  0

#define SYS_EDC_RUN_36_MASK                 0x20000000UL
#define SYS_EDC_RUN_36_SHIFT                29
#define SYS_EDC_RUN_36_SIGNED               0

#define SYS_EDC_STEP_36_MASK                0x40000000UL
#define SYS_EDC_STEP_36_SHIFT               30
#define SYS_EDC_STEP_36_SIGNED              0

#define SYS_EDC_HALT_36_MASK                0x80000000UL
#define SYS_EDC_HALT_36_SHIFT               31
#define SYS_EDC_HALT_36_SIGNED              0

/* Register EDC_SYS_PC_36 (REGEDCREG) */
#define SYS_EDC_PC_36        0x0144
#define ABS_SYS_EDC_PC_36    0x02006144UL

#define SYS_EDC_PC_36_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_36_SHIFT  0
#define SYS_EDC_PC_36_SIGNED 0

/* Register EDC_SYS_CONTROL_37 (REGEDCREG) */
#define SYS_EDC_CONTROL_37                  0x0148
#define ABS_SYS_EDC_CONTROL_37              0x02006148UL

#define SYS_EDC_STATE_37_MASK               0x00000003UL
#define SYS_EDC_STATE_37_SHIFT              0
#define SYS_EDC_STATE_37_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_37_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_37_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_37_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_37_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_37_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_37_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_37_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_37_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_37_SIGNED  0

#define SYS_EDC_RUN_37_MASK                 0x20000000UL
#define SYS_EDC_RUN_37_SHIFT                29
#define SYS_EDC_RUN_37_SIGNED               0

#define SYS_EDC_STEP_37_MASK                0x40000000UL
#define SYS_EDC_STEP_37_SHIFT               30
#define SYS_EDC_STEP_37_SIGNED              0

#define SYS_EDC_HALT_37_MASK                0x80000000UL
#define SYS_EDC_HALT_37_SHIFT               31
#define SYS_EDC_HALT_37_SIGNED              0

/* Register EDC_SYS_PC_37 (REGEDCREG) */
#define SYS_EDC_PC_37        0x014C
#define ABS_SYS_EDC_PC_37    0x0200614CUL

#define SYS_EDC_PC_37_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_37_SHIFT  0
#define SYS_EDC_PC_37_SIGNED 0

/* Register EDC_SYS_CONTROL_38 (REGEDCREG) */
#define SYS_EDC_CONTROL_38                  0x0150
#define ABS_SYS_EDC_CONTROL_38              0x02006150UL

#define SYS_EDC_STATE_38_MASK               0x00000003UL
#define SYS_EDC_STATE_38_SHIFT              0
#define SYS_EDC_STATE_38_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_38_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_38_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_38_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_38_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_38_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_38_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_38_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_38_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_38_SIGNED  0

#define SYS_EDC_RUN_38_MASK                 0x20000000UL
#define SYS_EDC_RUN_38_SHIFT                29
#define SYS_EDC_RUN_38_SIGNED               0

#define SYS_EDC_STEP_38_MASK                0x40000000UL
#define SYS_EDC_STEP_38_SHIFT               30
#define SYS_EDC_STEP_38_SIGNED              0

#define SYS_EDC_HALT_38_MASK                0x80000000UL
#define SYS_EDC_HALT_38_SHIFT               31
#define SYS_EDC_HALT_38_SIGNED              0

/* Register EDC_SYS_PC_38 (REGEDCREG) */
#define SYS_EDC_PC_38        0x0154
#define ABS_SYS_EDC_PC_38    0x02006154UL

#define SYS_EDC_PC_38_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_38_SHIFT  0
#define SYS_EDC_PC_38_SIGNED 0

/* Register EDC_SYS_CONTROL_39 (REGEDCREG) */
#define SYS_EDC_CONTROL_39                  0x0158
#define ABS_SYS_EDC_CONTROL_39              0x02006158UL

#define SYS_EDC_STATE_39_MASK               0x00000003UL
#define SYS_EDC_STATE_39_SHIFT              0
#define SYS_EDC_STATE_39_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_39_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_39_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_39_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_39_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_39_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_39_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_39_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_39_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_39_SIGNED  0

#define SYS_EDC_RUN_39_MASK                 0x20000000UL
#define SYS_EDC_RUN_39_SHIFT                29
#define SYS_EDC_RUN_39_SIGNED               0

#define SYS_EDC_STEP_39_MASK                0x40000000UL
#define SYS_EDC_STEP_39_SHIFT               30
#define SYS_EDC_STEP_39_SIGNED              0

#define SYS_EDC_HALT_39_MASK                0x80000000UL
#define SYS_EDC_HALT_39_SHIFT               31
#define SYS_EDC_HALT_39_SIGNED              0

/* Register EDC_SYS_PC_39 (REGEDCREG) */
#define SYS_EDC_PC_39        0x015C
#define ABS_SYS_EDC_PC_39    0x0200615CUL

#define SYS_EDC_PC_39_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_39_SHIFT  0
#define SYS_EDC_PC_39_SIGNED 0

/* Register EDC_SYS_CONTROL_40 (REGEDCREG) */
#define SYS_EDC_CONTROL_40                  0x0160
#define ABS_SYS_EDC_CONTROL_40              0x02006160UL

#define SYS_EDC_STATE_40_MASK               0x00000003UL
#define SYS_EDC_STATE_40_SHIFT              0
#define SYS_EDC_STATE_40_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_40_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_40_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_40_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_40_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_40_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_40_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_40_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_40_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_40_SIGNED  0

#define SYS_EDC_RUN_40_MASK                 0x20000000UL
#define SYS_EDC_RUN_40_SHIFT                29
#define SYS_EDC_RUN_40_SIGNED               0

#define SYS_EDC_STEP_40_MASK                0x40000000UL
#define SYS_EDC_STEP_40_SHIFT               30
#define SYS_EDC_STEP_40_SIGNED              0

#define SYS_EDC_HALT_40_MASK                0x80000000UL
#define SYS_EDC_HALT_40_SHIFT               31
#define SYS_EDC_HALT_40_SIGNED              0

/* Register EDC_SYS_PC_40 (REGEDCREG) */
#define SYS_EDC_PC_40        0x0164
#define ABS_SYS_EDC_PC_40    0x02006164UL

#define SYS_EDC_PC_40_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_40_SHIFT  0
#define SYS_EDC_PC_40_SIGNED 0

/* Register EDC_SYS_CONTROL_41 (REGEDCREG) */
#define SYS_EDC_CONTROL_41                  0x0168
#define ABS_SYS_EDC_CONTROL_41              0x02006168UL

#define SYS_EDC_STATE_41_MASK               0x00000003UL
#define SYS_EDC_STATE_41_SHIFT              0
#define SYS_EDC_STATE_41_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_41_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_41_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_41_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_41_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_41_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_41_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_41_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_41_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_41_SIGNED  0

#define SYS_EDC_RUN_41_MASK                 0x20000000UL
#define SYS_EDC_RUN_41_SHIFT                29
#define SYS_EDC_RUN_41_SIGNED               0

#define SYS_EDC_STEP_41_MASK                0x40000000UL
#define SYS_EDC_STEP_41_SHIFT               30
#define SYS_EDC_STEP_41_SIGNED              0

#define SYS_EDC_HALT_41_MASK                0x80000000UL
#define SYS_EDC_HALT_41_SHIFT               31
#define SYS_EDC_HALT_41_SIGNED              0

/* Register EDC_SYS_PC_41 (REGEDCREG) */
#define SYS_EDC_PC_41        0x016C
#define ABS_SYS_EDC_PC_41    0x0200616CUL

#define SYS_EDC_PC_41_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_41_SHIFT  0
#define SYS_EDC_PC_41_SIGNED 0

/* Register EDC_SYS_CONTROL_42 (REGEDCREG) */
#define SYS_EDC_CONTROL_42                  0x0170
#define ABS_SYS_EDC_CONTROL_42              0x02006170UL

#define SYS_EDC_STATE_42_MASK               0x00000003UL
#define SYS_EDC_STATE_42_SHIFT              0
#define SYS_EDC_STATE_42_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_42_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_42_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_42_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_42_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_42_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_42_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_42_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_42_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_42_SIGNED  0

#define SYS_EDC_RUN_42_MASK                 0x20000000UL
#define SYS_EDC_RUN_42_SHIFT                29
#define SYS_EDC_RUN_42_SIGNED               0

#define SYS_EDC_STEP_42_MASK                0x40000000UL
#define SYS_EDC_STEP_42_SHIFT               30
#define SYS_EDC_STEP_42_SIGNED              0

#define SYS_EDC_HALT_42_MASK                0x80000000UL
#define SYS_EDC_HALT_42_SHIFT               31
#define SYS_EDC_HALT_42_SIGNED              0

/* Register EDC_SYS_PC_42 (REGEDCREG) */
#define SYS_EDC_PC_42        0x0174
#define ABS_SYS_EDC_PC_42    0x02006174UL

#define SYS_EDC_PC_42_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_42_SHIFT  0
#define SYS_EDC_PC_42_SIGNED 0

/* Register EDC_SYS_CONTROL_43 (REGEDCREG) */
#define SYS_EDC_CONTROL_43                  0x0178
#define ABS_SYS_EDC_CONTROL_43              0x02006178UL

#define SYS_EDC_STATE_43_MASK               0x00000003UL
#define SYS_EDC_STATE_43_SHIFT              0
#define SYS_EDC_STATE_43_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_43_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_43_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_43_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_43_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_43_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_43_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_43_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_43_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_43_SIGNED  0

#define SYS_EDC_RUN_43_MASK                 0x20000000UL
#define SYS_EDC_RUN_43_SHIFT                29
#define SYS_EDC_RUN_43_SIGNED               0

#define SYS_EDC_STEP_43_MASK                0x40000000UL
#define SYS_EDC_STEP_43_SHIFT               30
#define SYS_EDC_STEP_43_SIGNED              0

#define SYS_EDC_HALT_43_MASK                0x80000000UL
#define SYS_EDC_HALT_43_SHIFT               31
#define SYS_EDC_HALT_43_SIGNED              0

/* Register EDC_SYS_PC_43 (REGEDCREG) */
#define SYS_EDC_PC_43        0x017C
#define ABS_SYS_EDC_PC_43    0x0200617CUL

#define SYS_EDC_PC_43_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_43_SHIFT  0
#define SYS_EDC_PC_43_SIGNED 0

/* Register EDC_SYS_CONTROL_44 (REGEDCREG) */
#define SYS_EDC_CONTROL_44                  0x0180
#define ABS_SYS_EDC_CONTROL_44              0x02006180UL

#define SYS_EDC_STATE_44_MASK               0x00000003UL
#define SYS_EDC_STATE_44_SHIFT              0
#define SYS_EDC_STATE_44_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_44_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_44_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_44_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_44_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_44_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_44_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_44_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_44_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_44_SIGNED  0

#define SYS_EDC_RUN_44_MASK                 0x20000000UL
#define SYS_EDC_RUN_44_SHIFT                29
#define SYS_EDC_RUN_44_SIGNED               0

#define SYS_EDC_STEP_44_MASK                0x40000000UL
#define SYS_EDC_STEP_44_SHIFT               30
#define SYS_EDC_STEP_44_SIGNED              0

#define SYS_EDC_HALT_44_MASK                0x80000000UL
#define SYS_EDC_HALT_44_SHIFT               31
#define SYS_EDC_HALT_44_SIGNED              0

/* Register EDC_SYS_PC_44 (REGEDCREG) */
#define SYS_EDC_PC_44        0x0184
#define ABS_SYS_EDC_PC_44    0x02006184UL

#define SYS_EDC_PC_44_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_44_SHIFT  0
#define SYS_EDC_PC_44_SIGNED 0

/* Register EDC_SYS_CONTROL_45 (REGEDCREG) */
#define SYS_EDC_CONTROL_45                  0x0188
#define ABS_SYS_EDC_CONTROL_45              0x02006188UL

#define SYS_EDC_STATE_45_MASK               0x00000003UL
#define SYS_EDC_STATE_45_SHIFT              0
#define SYS_EDC_STATE_45_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_45_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_45_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_45_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_45_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_45_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_45_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_45_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_45_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_45_SIGNED  0

#define SYS_EDC_RUN_45_MASK                 0x20000000UL
#define SYS_EDC_RUN_45_SHIFT                29
#define SYS_EDC_RUN_45_SIGNED               0

#define SYS_EDC_STEP_45_MASK                0x40000000UL
#define SYS_EDC_STEP_45_SHIFT               30
#define SYS_EDC_STEP_45_SIGNED              0

#define SYS_EDC_HALT_45_MASK                0x80000000UL
#define SYS_EDC_HALT_45_SHIFT               31
#define SYS_EDC_HALT_45_SIGNED              0

/* Register EDC_SYS_PC_45 (REGEDCREG) */
#define SYS_EDC_PC_45        0x018C
#define ABS_SYS_EDC_PC_45    0x0200618CUL

#define SYS_EDC_PC_45_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_45_SHIFT  0
#define SYS_EDC_PC_45_SIGNED 0

/* Register EDC_SYS_CONTROL_46 (REGEDCREG) */
#define SYS_EDC_CONTROL_46                  0x0190
#define ABS_SYS_EDC_CONTROL_46              0x02006190UL

#define SYS_EDC_STATE_46_MASK               0x00000003UL
#define SYS_EDC_STATE_46_SHIFT              0
#define SYS_EDC_STATE_46_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_46_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_46_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_46_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_46_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_46_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_46_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_46_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_46_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_46_SIGNED  0

#define SYS_EDC_RUN_46_MASK                 0x20000000UL
#define SYS_EDC_RUN_46_SHIFT                29
#define SYS_EDC_RUN_46_SIGNED               0

#define SYS_EDC_STEP_46_MASK                0x40000000UL
#define SYS_EDC_STEP_46_SHIFT               30
#define SYS_EDC_STEP_46_SIGNED              0

#define SYS_EDC_HALT_46_MASK                0x80000000UL
#define SYS_EDC_HALT_46_SHIFT               31
#define SYS_EDC_HALT_46_SIGNED              0

/* Register EDC_SYS_PC_46 (REGEDCREG) */
#define SYS_EDC_PC_46        0x0194
#define ABS_SYS_EDC_PC_46    0x02006194UL

#define SYS_EDC_PC_46_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_46_SHIFT  0
#define SYS_EDC_PC_46_SIGNED 0

/* Register EDC_SYS_CONTROL_47 (REGEDCREG) */
#define SYS_EDC_CONTROL_47                  0x0198
#define ABS_SYS_EDC_CONTROL_47              0x02006198UL

#define SYS_EDC_STATE_47_MASK               0x00000003UL
#define SYS_EDC_STATE_47_SHIFT              0
#define SYS_EDC_STATE_47_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_47_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_47_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_47_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_47_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_47_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_47_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_47_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_47_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_47_SIGNED  0

#define SYS_EDC_RUN_47_MASK                 0x20000000UL
#define SYS_EDC_RUN_47_SHIFT                29
#define SYS_EDC_RUN_47_SIGNED               0

#define SYS_EDC_STEP_47_MASK                0x40000000UL
#define SYS_EDC_STEP_47_SHIFT               30
#define SYS_EDC_STEP_47_SIGNED              0

#define SYS_EDC_HALT_47_MASK                0x80000000UL
#define SYS_EDC_HALT_47_SHIFT               31
#define SYS_EDC_HALT_47_SIGNED              0

/* Register EDC_SYS_PC_47 (REGEDCREG) */
#define SYS_EDC_PC_47        0x019C
#define ABS_SYS_EDC_PC_47    0x0200619CUL

#define SYS_EDC_PC_47_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_47_SHIFT  0
#define SYS_EDC_PC_47_SIGNED 0

/* Register EDC_SYS_CONTROL_48 (REGEDCREG) */
#define SYS_EDC_CONTROL_48                  0x01A0
#define ABS_SYS_EDC_CONTROL_48              0x020061A0UL

#define SYS_EDC_STATE_48_MASK               0x00000003UL
#define SYS_EDC_STATE_48_SHIFT              0
#define SYS_EDC_STATE_48_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_48_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_48_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_48_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_48_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_48_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_48_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_48_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_48_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_48_SIGNED  0

#define SYS_EDC_RUN_48_MASK                 0x20000000UL
#define SYS_EDC_RUN_48_SHIFT                29
#define SYS_EDC_RUN_48_SIGNED               0

#define SYS_EDC_STEP_48_MASK                0x40000000UL
#define SYS_EDC_STEP_48_SHIFT               30
#define SYS_EDC_STEP_48_SIGNED              0

#define SYS_EDC_HALT_48_MASK                0x80000000UL
#define SYS_EDC_HALT_48_SHIFT               31
#define SYS_EDC_HALT_48_SIGNED              0

/* Register EDC_SYS_PC_48 (REGEDCREG) */
#define SYS_EDC_PC_48        0x01A4
#define ABS_SYS_EDC_PC_48    0x020061A4UL

#define SYS_EDC_PC_48_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_48_SHIFT  0
#define SYS_EDC_PC_48_SIGNED 0

/* Register EDC_SYS_CONTROL_49 (REGEDCREG) */
#define SYS_EDC_CONTROL_49                  0x01A8
#define ABS_SYS_EDC_CONTROL_49              0x020061A8UL

#define SYS_EDC_STATE_49_MASK               0x00000003UL
#define SYS_EDC_STATE_49_SHIFT              0
#define SYS_EDC_STATE_49_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_49_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_49_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_49_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_49_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_49_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_49_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_49_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_49_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_49_SIGNED  0

#define SYS_EDC_RUN_49_MASK                 0x20000000UL
#define SYS_EDC_RUN_49_SHIFT                29
#define SYS_EDC_RUN_49_SIGNED               0

#define SYS_EDC_STEP_49_MASK                0x40000000UL
#define SYS_EDC_STEP_49_SHIFT               30
#define SYS_EDC_STEP_49_SIGNED              0

#define SYS_EDC_HALT_49_MASK                0x80000000UL
#define SYS_EDC_HALT_49_SHIFT               31
#define SYS_EDC_HALT_49_SIGNED              0

/* Register EDC_SYS_PC_49 (REGEDCREG) */
#define SYS_EDC_PC_49        0x01AC
#define ABS_SYS_EDC_PC_49    0x020061ACUL

#define SYS_EDC_PC_49_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_49_SHIFT  0
#define SYS_EDC_PC_49_SIGNED 0

/* Register EDC_SYS_CONTROL_50 (REGEDCREG) */
#define SYS_EDC_CONTROL_50                  0x01B0
#define ABS_SYS_EDC_CONTROL_50              0x020061B0UL

#define SYS_EDC_STATE_50_MASK               0x00000003UL
#define SYS_EDC_STATE_50_SHIFT              0
#define SYS_EDC_STATE_50_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_50_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_50_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_50_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_50_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_50_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_50_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_50_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_50_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_50_SIGNED  0

#define SYS_EDC_RUN_50_MASK                 0x20000000UL
#define SYS_EDC_RUN_50_SHIFT                29
#define SYS_EDC_RUN_50_SIGNED               0

#define SYS_EDC_STEP_50_MASK                0x40000000UL
#define SYS_EDC_STEP_50_SHIFT               30
#define SYS_EDC_STEP_50_SIGNED              0

#define SYS_EDC_HALT_50_MASK                0x80000000UL
#define SYS_EDC_HALT_50_SHIFT               31
#define SYS_EDC_HALT_50_SIGNED              0

/* Register EDC_SYS_PC_50 (REGEDCREG) */
#define SYS_EDC_PC_50        0x01B4
#define ABS_SYS_EDC_PC_50    0x020061B4UL

#define SYS_EDC_PC_50_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_50_SHIFT  0
#define SYS_EDC_PC_50_SIGNED 0

/* Register EDC_SYS_CONTROL_51 (REGEDCREG) */
#define SYS_EDC_CONTROL_51                  0x01B8
#define ABS_SYS_EDC_CONTROL_51              0x020061B8UL

#define SYS_EDC_STATE_51_MASK               0x00000003UL
#define SYS_EDC_STATE_51_SHIFT              0
#define SYS_EDC_STATE_51_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_51_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_51_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_51_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_51_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_51_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_51_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_51_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_51_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_51_SIGNED  0

#define SYS_EDC_RUN_51_MASK                 0x20000000UL
#define SYS_EDC_RUN_51_SHIFT                29
#define SYS_EDC_RUN_51_SIGNED               0

#define SYS_EDC_STEP_51_MASK                0x40000000UL
#define SYS_EDC_STEP_51_SHIFT               30
#define SYS_EDC_STEP_51_SIGNED              0

#define SYS_EDC_HALT_51_MASK                0x80000000UL
#define SYS_EDC_HALT_51_SHIFT               31
#define SYS_EDC_HALT_51_SIGNED              0

/* Register EDC_SYS_PC_51 (REGEDCREG) */
#define SYS_EDC_PC_51        0x01BC
#define ABS_SYS_EDC_PC_51    0x020061BCUL

#define SYS_EDC_PC_51_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_51_SHIFT  0
#define SYS_EDC_PC_51_SIGNED 0

/* Register EDC_SYS_CONTROL_52 (REGEDCREG) */
#define SYS_EDC_CONTROL_52                  0x01C0
#define ABS_SYS_EDC_CONTROL_52              0x020061C0UL

#define SYS_EDC_STATE_52_MASK               0x00000003UL
#define SYS_EDC_STATE_52_SHIFT              0
#define SYS_EDC_STATE_52_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_52_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_52_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_52_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_52_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_52_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_52_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_52_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_52_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_52_SIGNED  0

#define SYS_EDC_RUN_52_MASK                 0x20000000UL
#define SYS_EDC_RUN_52_SHIFT                29
#define SYS_EDC_RUN_52_SIGNED               0

#define SYS_EDC_STEP_52_MASK                0x40000000UL
#define SYS_EDC_STEP_52_SHIFT               30
#define SYS_EDC_STEP_52_SIGNED              0

#define SYS_EDC_HALT_52_MASK                0x80000000UL
#define SYS_EDC_HALT_52_SHIFT               31
#define SYS_EDC_HALT_52_SIGNED              0

/* Register EDC_SYS_PC_52 (REGEDCREG) */
#define SYS_EDC_PC_52        0x01C4
#define ABS_SYS_EDC_PC_52    0x020061C4UL

#define SYS_EDC_PC_52_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_52_SHIFT  0
#define SYS_EDC_PC_52_SIGNED 0

/* Register EDC_SYS_CONTROL_53 (REGEDCREG) */
#define SYS_EDC_CONTROL_53                  0x01C8
#define ABS_SYS_EDC_CONTROL_53              0x020061C8UL

#define SYS_EDC_STATE_53_MASK               0x00000003UL
#define SYS_EDC_STATE_53_SHIFT              0
#define SYS_EDC_STATE_53_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_53_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_53_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_53_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_53_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_53_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_53_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_53_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_53_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_53_SIGNED  0

#define SYS_EDC_RUN_53_MASK                 0x20000000UL
#define SYS_EDC_RUN_53_SHIFT                29
#define SYS_EDC_RUN_53_SIGNED               0

#define SYS_EDC_STEP_53_MASK                0x40000000UL
#define SYS_EDC_STEP_53_SHIFT               30
#define SYS_EDC_STEP_53_SIGNED              0

#define SYS_EDC_HALT_53_MASK                0x80000000UL
#define SYS_EDC_HALT_53_SHIFT               31
#define SYS_EDC_HALT_53_SIGNED              0

/* Register EDC_SYS_PC_53 (REGEDCREG) */
#define SYS_EDC_PC_53        0x01CC
#define ABS_SYS_EDC_PC_53    0x020061CCUL

#define SYS_EDC_PC_53_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_53_SHIFT  0
#define SYS_EDC_PC_53_SIGNED 0

/* Register EDC_SYS_CONTROL_54 (REGEDCREG) */
#define SYS_EDC_CONTROL_54                  0x01D0
#define ABS_SYS_EDC_CONTROL_54              0x020061D0UL

#define SYS_EDC_STATE_54_MASK               0x00000003UL
#define SYS_EDC_STATE_54_SHIFT              0
#define SYS_EDC_STATE_54_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_54_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_54_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_54_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_54_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_54_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_54_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_54_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_54_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_54_SIGNED  0

#define SYS_EDC_RUN_54_MASK                 0x20000000UL
#define SYS_EDC_RUN_54_SHIFT                29
#define SYS_EDC_RUN_54_SIGNED               0

#define SYS_EDC_STEP_54_MASK                0x40000000UL
#define SYS_EDC_STEP_54_SHIFT               30
#define SYS_EDC_STEP_54_SIGNED              0

#define SYS_EDC_HALT_54_MASK                0x80000000UL
#define SYS_EDC_HALT_54_SHIFT               31
#define SYS_EDC_HALT_54_SIGNED              0

/* Register EDC_SYS_PC_54 (REGEDCREG) */
#define SYS_EDC_PC_54        0x01D4
#define ABS_SYS_EDC_PC_54    0x020061D4UL

#define SYS_EDC_PC_54_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_54_SHIFT  0
#define SYS_EDC_PC_54_SIGNED 0

/* Register EDC_SYS_CONTROL_55 (REGEDCREG) */
#define SYS_EDC_CONTROL_55                  0x01D8
#define ABS_SYS_EDC_CONTROL_55              0x020061D8UL

#define SYS_EDC_STATE_55_MASK               0x00000003UL
#define SYS_EDC_STATE_55_SHIFT              0
#define SYS_EDC_STATE_55_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_55_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_55_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_55_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_55_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_55_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_55_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_55_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_55_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_55_SIGNED  0

#define SYS_EDC_RUN_55_MASK                 0x20000000UL
#define SYS_EDC_RUN_55_SHIFT                29
#define SYS_EDC_RUN_55_SIGNED               0

#define SYS_EDC_STEP_55_MASK                0x40000000UL
#define SYS_EDC_STEP_55_SHIFT               30
#define SYS_EDC_STEP_55_SIGNED              0

#define SYS_EDC_HALT_55_MASK                0x80000000UL
#define SYS_EDC_HALT_55_SHIFT               31
#define SYS_EDC_HALT_55_SIGNED              0

/* Register EDC_SYS_PC_55 (REGEDCREG) */
#define SYS_EDC_PC_55        0x01DC
#define ABS_SYS_EDC_PC_55    0x020061DCUL

#define SYS_EDC_PC_55_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_55_SHIFT  0
#define SYS_EDC_PC_55_SIGNED 0

/* Register EDC_SYS_CONTROL_56 (REGEDCREG) */
#define SYS_EDC_CONTROL_56                  0x01E0
#define ABS_SYS_EDC_CONTROL_56              0x020061E0UL

#define SYS_EDC_STATE_56_MASK               0x00000003UL
#define SYS_EDC_STATE_56_SHIFT              0
#define SYS_EDC_STATE_56_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_56_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_56_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_56_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_56_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_56_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_56_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_56_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_56_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_56_SIGNED  0

#define SYS_EDC_RUN_56_MASK                 0x20000000UL
#define SYS_EDC_RUN_56_SHIFT                29
#define SYS_EDC_RUN_56_SIGNED               0

#define SYS_EDC_STEP_56_MASK                0x40000000UL
#define SYS_EDC_STEP_56_SHIFT               30
#define SYS_EDC_STEP_56_SIGNED              0

#define SYS_EDC_HALT_56_MASK                0x80000000UL
#define SYS_EDC_HALT_56_SHIFT               31
#define SYS_EDC_HALT_56_SIGNED              0

/* Register EDC_SYS_PC_56 (REGEDCREG) */
#define SYS_EDC_PC_56        0x01E4
#define ABS_SYS_EDC_PC_56    0x020061E4UL

#define SYS_EDC_PC_56_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_56_SHIFT  0
#define SYS_EDC_PC_56_SIGNED 0

/* Register EDC_SYS_CONTROL_57 (REGEDCREG) */
#define SYS_EDC_CONTROL_57                  0x01E8
#define ABS_SYS_EDC_CONTROL_57              0x020061E8UL

#define SYS_EDC_STATE_57_MASK               0x00000003UL
#define SYS_EDC_STATE_57_SHIFT              0
#define SYS_EDC_STATE_57_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_57_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_57_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_57_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_57_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_57_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_57_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_57_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_57_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_57_SIGNED  0

#define SYS_EDC_RUN_57_MASK                 0x20000000UL
#define SYS_EDC_RUN_57_SHIFT                29
#define SYS_EDC_RUN_57_SIGNED               0

#define SYS_EDC_STEP_57_MASK                0x40000000UL
#define SYS_EDC_STEP_57_SHIFT               30
#define SYS_EDC_STEP_57_SIGNED              0

#define SYS_EDC_HALT_57_MASK                0x80000000UL
#define SYS_EDC_HALT_57_SHIFT               31
#define SYS_EDC_HALT_57_SIGNED              0

/* Register EDC_SYS_PC_57 (REGEDCREG) */
#define SYS_EDC_PC_57        0x01EC
#define ABS_SYS_EDC_PC_57    0x020061ECUL

#define SYS_EDC_PC_57_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_57_SHIFT  0
#define SYS_EDC_PC_57_SIGNED 0

/* Register EDC_SYS_CONTROL_58 (REGEDCREG) */
#define SYS_EDC_CONTROL_58                  0x01F0
#define ABS_SYS_EDC_CONTROL_58              0x020061F0UL

#define SYS_EDC_STATE_58_MASK               0x00000003UL
#define SYS_EDC_STATE_58_SHIFT              0
#define SYS_EDC_STATE_58_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_58_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_58_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_58_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_58_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_58_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_58_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_58_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_58_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_58_SIGNED  0

#define SYS_EDC_RUN_58_MASK                 0x20000000UL
#define SYS_EDC_RUN_58_SHIFT                29
#define SYS_EDC_RUN_58_SIGNED               0

#define SYS_EDC_STEP_58_MASK                0x40000000UL
#define SYS_EDC_STEP_58_SHIFT               30
#define SYS_EDC_STEP_58_SIGNED              0

#define SYS_EDC_HALT_58_MASK                0x80000000UL
#define SYS_EDC_HALT_58_SHIFT               31
#define SYS_EDC_HALT_58_SIGNED              0

/* Register EDC_SYS_PC_58 (REGEDCREG) */
#define SYS_EDC_PC_58        0x01F4
#define ABS_SYS_EDC_PC_58    0x020061F4UL

#define SYS_EDC_PC_58_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_58_SHIFT  0
#define SYS_EDC_PC_58_SIGNED 0

/* Register EDC_SYS_CONTROL_59 (REGEDCREG) */
#define SYS_EDC_CONTROL_59                  0x01F8
#define ABS_SYS_EDC_CONTROL_59              0x020061F8UL

#define SYS_EDC_STATE_59_MASK               0x00000003UL
#define SYS_EDC_STATE_59_SHIFT              0
#define SYS_EDC_STATE_59_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_59_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_59_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_59_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_59_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_59_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_59_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_59_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_59_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_59_SIGNED  0

#define SYS_EDC_RUN_59_MASK                 0x20000000UL
#define SYS_EDC_RUN_59_SHIFT                29
#define SYS_EDC_RUN_59_SIGNED               0

#define SYS_EDC_STEP_59_MASK                0x40000000UL
#define SYS_EDC_STEP_59_SHIFT               30
#define SYS_EDC_STEP_59_SIGNED              0

#define SYS_EDC_HALT_59_MASK                0x80000000UL
#define SYS_EDC_HALT_59_SHIFT               31
#define SYS_EDC_HALT_59_SIGNED              0

/* Register EDC_SYS_PC_59 (REGEDCREG) */
#define SYS_EDC_PC_59        0x01FC
#define ABS_SYS_EDC_PC_59    0x020061FCUL

#define SYS_EDC_PC_59_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_59_SHIFT  0
#define SYS_EDC_PC_59_SIGNED 0

/* Register EDC_SYS_CONTROL_60 (REGEDCREG) */
#define SYS_EDC_CONTROL_60                  0x0200
#define ABS_SYS_EDC_CONTROL_60              0x02006200UL

#define SYS_EDC_STATE_60_MASK               0x00000003UL
#define SYS_EDC_STATE_60_SHIFT              0
#define SYS_EDC_STATE_60_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_60_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_60_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_60_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_60_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_60_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_60_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_60_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_60_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_60_SIGNED  0

#define SYS_EDC_RUN_60_MASK                 0x20000000UL
#define SYS_EDC_RUN_60_SHIFT                29
#define SYS_EDC_RUN_60_SIGNED               0

#define SYS_EDC_STEP_60_MASK                0x40000000UL
#define SYS_EDC_STEP_60_SHIFT               30
#define SYS_EDC_STEP_60_SIGNED              0

#define SYS_EDC_HALT_60_MASK                0x80000000UL
#define SYS_EDC_HALT_60_SHIFT               31
#define SYS_EDC_HALT_60_SIGNED              0

/* Register EDC_SYS_PC_60 (REGEDCREG) */
#define SYS_EDC_PC_60        0x0204
#define ABS_SYS_EDC_PC_60    0x02006204UL

#define SYS_EDC_PC_60_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_60_SHIFT  0
#define SYS_EDC_PC_60_SIGNED 0

/* Register EDC_SYS_CONTROL_61 (REGEDCREG) */
#define SYS_EDC_CONTROL_61                  0x0208
#define ABS_SYS_EDC_CONTROL_61              0x02006208UL

#define SYS_EDC_STATE_61_MASK               0x00000003UL
#define SYS_EDC_STATE_61_SHIFT              0
#define SYS_EDC_STATE_61_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_61_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_61_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_61_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_61_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_61_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_61_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_61_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_61_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_61_SIGNED  0

#define SYS_EDC_RUN_61_MASK                 0x20000000UL
#define SYS_EDC_RUN_61_SHIFT                29
#define SYS_EDC_RUN_61_SIGNED               0

#define SYS_EDC_STEP_61_MASK                0x40000000UL
#define SYS_EDC_STEP_61_SHIFT               30
#define SYS_EDC_STEP_61_SIGNED              0

#define SYS_EDC_HALT_61_MASK                0x80000000UL
#define SYS_EDC_HALT_61_SHIFT               31
#define SYS_EDC_HALT_61_SIGNED              0

/* Register EDC_SYS_PC_61 (REGEDCREG) */
#define SYS_EDC_PC_61        0x020C
#define ABS_SYS_EDC_PC_61    0x0200620CUL

#define SYS_EDC_PC_61_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_61_SHIFT  0
#define SYS_EDC_PC_61_SIGNED 0

/* Register EDC_SYS_CONTROL_62 (REGEDCREG) */
#define SYS_EDC_CONTROL_62                  0x0210
#define ABS_SYS_EDC_CONTROL_62              0x02006210UL

#define SYS_EDC_STATE_62_MASK               0x00000003UL
#define SYS_EDC_STATE_62_SHIFT              0
#define SYS_EDC_STATE_62_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_62_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_62_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_62_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_62_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_62_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_62_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_62_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_62_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_62_SIGNED  0

#define SYS_EDC_RUN_62_MASK                 0x20000000UL
#define SYS_EDC_RUN_62_SHIFT                29
#define SYS_EDC_RUN_62_SIGNED               0

#define SYS_EDC_STEP_62_MASK                0x40000000UL
#define SYS_EDC_STEP_62_SHIFT               30
#define SYS_EDC_STEP_62_SIGNED              0

#define SYS_EDC_HALT_62_MASK                0x80000000UL
#define SYS_EDC_HALT_62_SHIFT               31
#define SYS_EDC_HALT_62_SIGNED              0

/* Register EDC_SYS_PC_62 (REGEDCREG) */
#define SYS_EDC_PC_62        0x0214
#define ABS_SYS_EDC_PC_62    0x02006214UL

#define SYS_EDC_PC_62_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_62_SHIFT  0
#define SYS_EDC_PC_62_SIGNED 0

/* Register EDC_SYS_CONTROL_63 (REGEDCREG) */
#define SYS_EDC_CONTROL_63                  0x0218
#define ABS_SYS_EDC_CONTROL_63              0x02006218UL

#define SYS_EDC_STATE_63_MASK               0x00000003UL
#define SYS_EDC_STATE_63_SHIFT              0
#define SYS_EDC_STATE_63_SIGNED             0

#define SYS_EDC_DMA_ACTIVE_63_MASK          0x00000004UL
#define SYS_EDC_DMA_ACTIVE_63_SHIFT         2
#define SYS_EDC_DMA_ACTIVE_63_SIGNED        0

#define SYS_EDC_LATCHED_DCP_RESET_63_MASK   0x08000000UL
#define SYS_EDC_LATCHED_DCP_RESET_63_SHIFT  27
#define SYS_EDC_LATCHED_DCP_RESET_63_SIGNED 0

#define SYS_EDC_PULSED_DCP_RESET_63_MASK    0x10000000UL
#define SYS_EDC_PULSED_DCP_RESET_63_SHIFT   28
#define SYS_EDC_PULSED_DCP_RESET_63_SIGNED  0

#define SYS_EDC_RUN_63_MASK                 0x20000000UL
#define SYS_EDC_RUN_63_SHIFT                29
#define SYS_EDC_RUN_63_SIGNED               0

#define SYS_EDC_STEP_63_MASK                0x40000000UL
#define SYS_EDC_STEP_63_SHIFT               30
#define SYS_EDC_STEP_63_SIGNED              0

#define SYS_EDC_HALT_63_MASK                0x80000000UL
#define SYS_EDC_HALT_63_SHIFT               31
#define SYS_EDC_HALT_63_SIGNED              0

/* Register EDC_SYS_PC_63 (REGEDCREG) */
#define SYS_EDC_PC_63        0x021C
#define ABS_SYS_EDC_PC_63    0x0200621CUL

#define SYS_EDC_PC_63_MASK   0x00FFFFFFUL
#define SYS_EDC_PC_63_SHIFT  0
#define SYS_EDC_PC_63_SIGNED 0

/* Register EDC_SYS_DEBUG_STAT_0 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_0            0x0220
#define ABS_SYS_EDC_DEBUG_STAT_0        0x02006220UL

#define SYS_EDC_ITEMS_LEFT_0_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_0_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_0_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_0_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_0_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_0_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_0 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_0            0x0224
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_0        0x02006224UL

#define SYS_EDC_AGEN_ITEMS_LEFT_0_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_0_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_0_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_0_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_0_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_0_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_0_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_0_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_0_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_1 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_1            0x0228
#define ABS_SYS_EDC_DEBUG_STAT_1        0x02006228UL

#define SYS_EDC_ITEMS_LEFT_1_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_1_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_1_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_1_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_1_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_1_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_1 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_1            0x022C
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_1        0x0200622CUL

#define SYS_EDC_AGEN_ITEMS_LEFT_1_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_1_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_1_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_1_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_1_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_1_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_1_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_1_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_1_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_2 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_2            0x0230
#define ABS_SYS_EDC_DEBUG_STAT_2        0x02006230UL

#define SYS_EDC_ITEMS_LEFT_2_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_2_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_2_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_2_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_2_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_2_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_2 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_2            0x0234
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_2        0x02006234UL

#define SYS_EDC_AGEN_ITEMS_LEFT_2_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_2_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_2_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_2_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_2_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_2_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_2_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_2_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_2_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_3 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_3            0x0238
#define ABS_SYS_EDC_DEBUG_STAT_3        0x02006238UL

#define SYS_EDC_ITEMS_LEFT_3_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_3_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_3_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_3_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_3_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_3_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_3 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_3            0x023C
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_3        0x0200623CUL

#define SYS_EDC_AGEN_ITEMS_LEFT_3_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_3_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_3_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_3_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_3_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_3_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_3_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_3_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_3_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_4 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_4            0x0240
#define ABS_SYS_EDC_DEBUG_STAT_4        0x02006240UL

#define SYS_EDC_ITEMS_LEFT_4_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_4_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_4_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_4_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_4_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_4_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_4 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_4            0x0244
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_4        0x02006244UL

#define SYS_EDC_AGEN_ITEMS_LEFT_4_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_4_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_4_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_4_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_4_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_4_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_4_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_4_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_4_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_5 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_5            0x0248
#define ABS_SYS_EDC_DEBUG_STAT_5        0x02006248UL

#define SYS_EDC_ITEMS_LEFT_5_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_5_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_5_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_5_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_5_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_5_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_5 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_5            0x024C
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_5        0x0200624CUL

#define SYS_EDC_AGEN_ITEMS_LEFT_5_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_5_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_5_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_5_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_5_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_5_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_5_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_5_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_5_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_6 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_6            0x0250
#define ABS_SYS_EDC_DEBUG_STAT_6        0x02006250UL

#define SYS_EDC_ITEMS_LEFT_6_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_6_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_6_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_6_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_6_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_6_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_6 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_6            0x0254
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_6        0x02006254UL

#define SYS_EDC_AGEN_ITEMS_LEFT_6_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_6_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_6_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_6_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_6_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_6_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_6_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_6_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_6_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_7 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_7            0x0258
#define ABS_SYS_EDC_DEBUG_STAT_7        0x02006258UL

#define SYS_EDC_ITEMS_LEFT_7_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_7_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_7_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_7_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_7_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_7_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_7 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_7            0x025C
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_7        0x0200625CUL

#define SYS_EDC_AGEN_ITEMS_LEFT_7_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_7_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_7_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_7_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_7_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_7_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_7_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_7_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_7_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_8 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_8            0x0260
#define ABS_SYS_EDC_DEBUG_STAT_8        0x02006260UL

#define SYS_EDC_ITEMS_LEFT_8_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_8_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_8_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_8_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_8_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_8_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_8 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_8            0x0264
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_8        0x02006264UL

#define SYS_EDC_AGEN_ITEMS_LEFT_8_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_8_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_8_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_8_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_8_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_8_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_8_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_8_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_8_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_9 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_9            0x0268
#define ABS_SYS_EDC_DEBUG_STAT_9        0x02006268UL

#define SYS_EDC_ITEMS_LEFT_9_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_9_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_9_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_9_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_9_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_9_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_9 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_9            0x026C
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_9        0x0200626CUL

#define SYS_EDC_AGEN_ITEMS_LEFT_9_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_9_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_9_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_9_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_9_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_9_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_9_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_9_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_9_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_10 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_10            0x0270
#define ABS_SYS_EDC_DEBUG_STAT_10        0x02006270UL

#define SYS_EDC_ITEMS_LEFT_10_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_10_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_10_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_10_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_10_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_10_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_10 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_10            0x0274
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_10        0x02006274UL

#define SYS_EDC_AGEN_ITEMS_LEFT_10_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_10_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_10_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_10_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_10_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_10_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_10_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_10_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_10_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_11 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_11            0x0278
#define ABS_SYS_EDC_DEBUG_STAT_11        0x02006278UL

#define SYS_EDC_ITEMS_LEFT_11_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_11_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_11_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_11_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_11_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_11_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_11 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_11            0x027C
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_11        0x0200627CUL

#define SYS_EDC_AGEN_ITEMS_LEFT_11_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_11_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_11_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_11_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_11_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_11_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_11_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_11_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_11_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_12 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_12            0x0280
#define ABS_SYS_EDC_DEBUG_STAT_12        0x02006280UL

#define SYS_EDC_ITEMS_LEFT_12_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_12_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_12_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_12_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_12_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_12_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_12 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_12            0x0284
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_12        0x02006284UL

#define SYS_EDC_AGEN_ITEMS_LEFT_12_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_12_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_12_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_12_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_12_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_12_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_12_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_12_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_12_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_13 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_13            0x0288
#define ABS_SYS_EDC_DEBUG_STAT_13        0x02006288UL

#define SYS_EDC_ITEMS_LEFT_13_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_13_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_13_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_13_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_13_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_13_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_13 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_13            0x028C
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_13        0x0200628CUL

#define SYS_EDC_AGEN_ITEMS_LEFT_13_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_13_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_13_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_13_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_13_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_13_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_13_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_13_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_13_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_14 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_14            0x0290
#define ABS_SYS_EDC_DEBUG_STAT_14        0x02006290UL

#define SYS_EDC_ITEMS_LEFT_14_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_14_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_14_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_14_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_14_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_14_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_14 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_14            0x0294
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_14        0x02006294UL

#define SYS_EDC_AGEN_ITEMS_LEFT_14_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_14_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_14_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_14_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_14_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_14_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_14_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_14_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_14_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_15 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_15            0x0298
#define ABS_SYS_EDC_DEBUG_STAT_15        0x02006298UL

#define SYS_EDC_ITEMS_LEFT_15_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_15_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_15_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_15_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_15_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_15_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_15 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_15            0x029C
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_15        0x0200629CUL

#define SYS_EDC_AGEN_ITEMS_LEFT_15_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_15_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_15_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_15_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_15_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_15_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_15_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_15_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_15_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_16 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_16            0x02A0
#define ABS_SYS_EDC_DEBUG_STAT_16        0x020062A0UL

#define SYS_EDC_ITEMS_LEFT_16_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_16_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_16_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_16_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_16_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_16_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_16 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_16            0x02A4
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_16        0x020062A4UL

#define SYS_EDC_AGEN_ITEMS_LEFT_16_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_16_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_16_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_16_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_16_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_16_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_16_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_16_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_16_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_17 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_17            0x02A8
#define ABS_SYS_EDC_DEBUG_STAT_17        0x020062A8UL

#define SYS_EDC_ITEMS_LEFT_17_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_17_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_17_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_17_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_17_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_17_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_17 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_17            0x02AC
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_17        0x020062ACUL

#define SYS_EDC_AGEN_ITEMS_LEFT_17_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_17_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_17_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_17_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_17_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_17_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_17_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_17_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_17_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_18 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_18            0x02B0
#define ABS_SYS_EDC_DEBUG_STAT_18        0x020062B0UL

#define SYS_EDC_ITEMS_LEFT_18_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_18_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_18_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_18_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_18_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_18_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_18 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_18            0x02B4
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_18        0x020062B4UL

#define SYS_EDC_AGEN_ITEMS_LEFT_18_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_18_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_18_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_18_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_18_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_18_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_18_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_18_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_18_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_19 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_19            0x02B8
#define ABS_SYS_EDC_DEBUG_STAT_19        0x020062B8UL

#define SYS_EDC_ITEMS_LEFT_19_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_19_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_19_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_19_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_19_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_19_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_19 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_19            0x02BC
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_19        0x020062BCUL

#define SYS_EDC_AGEN_ITEMS_LEFT_19_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_19_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_19_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_19_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_19_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_19_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_19_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_19_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_19_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_20 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_20            0x02C0
#define ABS_SYS_EDC_DEBUG_STAT_20        0x020062C0UL

#define SYS_EDC_ITEMS_LEFT_20_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_20_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_20_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_20_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_20_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_20_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_20 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_20            0x02C4
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_20        0x020062C4UL

#define SYS_EDC_AGEN_ITEMS_LEFT_20_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_20_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_20_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_20_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_20_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_20_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_20_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_20_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_20_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_21 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_21            0x02C8
#define ABS_SYS_EDC_DEBUG_STAT_21        0x020062C8UL

#define SYS_EDC_ITEMS_LEFT_21_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_21_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_21_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_21_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_21_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_21_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_21 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_21            0x02CC
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_21        0x020062CCUL

#define SYS_EDC_AGEN_ITEMS_LEFT_21_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_21_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_21_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_21_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_21_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_21_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_21_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_21_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_21_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_22 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_22            0x02D0
#define ABS_SYS_EDC_DEBUG_STAT_22        0x020062D0UL

#define SYS_EDC_ITEMS_LEFT_22_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_22_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_22_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_22_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_22_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_22_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_22 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_22            0x02D4
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_22        0x020062D4UL

#define SYS_EDC_AGEN_ITEMS_LEFT_22_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_22_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_22_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_22_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_22_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_22_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_22_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_22_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_22_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_23 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_23            0x02D8
#define ABS_SYS_EDC_DEBUG_STAT_23        0x020062D8UL

#define SYS_EDC_ITEMS_LEFT_23_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_23_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_23_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_23_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_23_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_23_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_23 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_23            0x02DC
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_23        0x020062DCUL

#define SYS_EDC_AGEN_ITEMS_LEFT_23_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_23_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_23_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_23_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_23_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_23_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_23_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_23_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_23_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_24 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_24            0x02E0
#define ABS_SYS_EDC_DEBUG_STAT_24        0x020062E0UL

#define SYS_EDC_ITEMS_LEFT_24_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_24_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_24_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_24_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_24_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_24_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_24 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_24            0x02E4
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_24        0x020062E4UL

#define SYS_EDC_AGEN_ITEMS_LEFT_24_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_24_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_24_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_24_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_24_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_24_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_24_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_24_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_24_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_25 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_25            0x02E8
#define ABS_SYS_EDC_DEBUG_STAT_25        0x020062E8UL

#define SYS_EDC_ITEMS_LEFT_25_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_25_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_25_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_25_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_25_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_25_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_25 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_25            0x02EC
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_25        0x020062ECUL

#define SYS_EDC_AGEN_ITEMS_LEFT_25_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_25_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_25_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_25_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_25_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_25_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_25_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_25_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_25_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_26 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_26            0x02F0
#define ABS_SYS_EDC_DEBUG_STAT_26        0x020062F0UL

#define SYS_EDC_ITEMS_LEFT_26_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_26_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_26_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_26_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_26_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_26_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_26 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_26            0x02F4
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_26        0x020062F4UL

#define SYS_EDC_AGEN_ITEMS_LEFT_26_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_26_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_26_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_26_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_26_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_26_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_26_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_26_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_26_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_27 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_27            0x02F8
#define ABS_SYS_EDC_DEBUG_STAT_27        0x020062F8UL

#define SYS_EDC_ITEMS_LEFT_27_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_27_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_27_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_27_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_27_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_27_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_27 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_27            0x02FC
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_27        0x020062FCUL

#define SYS_EDC_AGEN_ITEMS_LEFT_27_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_27_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_27_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_27_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_27_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_27_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_27_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_27_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_27_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_28 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_28            0x0300
#define ABS_SYS_EDC_DEBUG_STAT_28        0x02006300UL

#define SYS_EDC_ITEMS_LEFT_28_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_28_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_28_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_28_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_28_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_28_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_28 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_28            0x0304
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_28        0x02006304UL

#define SYS_EDC_AGEN_ITEMS_LEFT_28_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_28_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_28_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_28_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_28_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_28_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_28_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_28_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_28_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_29 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_29            0x0308
#define ABS_SYS_EDC_DEBUG_STAT_29        0x02006308UL

#define SYS_EDC_ITEMS_LEFT_29_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_29_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_29_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_29_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_29_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_29_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_29 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_29            0x030C
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_29        0x0200630CUL

#define SYS_EDC_AGEN_ITEMS_LEFT_29_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_29_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_29_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_29_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_29_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_29_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_29_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_29_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_29_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_30 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_30            0x0310
#define ABS_SYS_EDC_DEBUG_STAT_30        0x02006310UL

#define SYS_EDC_ITEMS_LEFT_30_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_30_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_30_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_30_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_30_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_30_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_30 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_30            0x0314
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_30        0x02006314UL

#define SYS_EDC_AGEN_ITEMS_LEFT_30_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_30_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_30_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_30_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_30_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_30_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_30_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_30_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_30_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_31 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_31            0x0318
#define ABS_SYS_EDC_DEBUG_STAT_31        0x02006318UL

#define SYS_EDC_ITEMS_LEFT_31_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_31_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_31_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_31_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_31_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_31_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_31 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_31            0x031C
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_31        0x0200631CUL

#define SYS_EDC_AGEN_ITEMS_LEFT_31_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_31_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_31_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_31_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_31_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_31_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_31_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_31_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_31_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_32 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_32            0x0320
#define ABS_SYS_EDC_DEBUG_STAT_32        0x02006320UL

#define SYS_EDC_ITEMS_LEFT_32_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_32_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_32_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_32_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_32_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_32_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_32 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_32            0x0324
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_32        0x02006324UL

#define SYS_EDC_AGEN_ITEMS_LEFT_32_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_32_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_32_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_32_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_32_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_32_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_32_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_32_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_32_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_33 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_33            0x0328
#define ABS_SYS_EDC_DEBUG_STAT_33        0x02006328UL

#define SYS_EDC_ITEMS_LEFT_33_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_33_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_33_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_33_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_33_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_33_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_33 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_33            0x032C
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_33        0x0200632CUL

#define SYS_EDC_AGEN_ITEMS_LEFT_33_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_33_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_33_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_33_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_33_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_33_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_33_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_33_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_33_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_34 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_34            0x0330
#define ABS_SYS_EDC_DEBUG_STAT_34        0x02006330UL

#define SYS_EDC_ITEMS_LEFT_34_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_34_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_34_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_34_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_34_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_34_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_34 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_34            0x0334
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_34        0x02006334UL

#define SYS_EDC_AGEN_ITEMS_LEFT_34_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_34_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_34_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_34_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_34_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_34_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_34_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_34_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_34_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_35 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_35            0x0338
#define ABS_SYS_EDC_DEBUG_STAT_35        0x02006338UL

#define SYS_EDC_ITEMS_LEFT_35_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_35_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_35_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_35_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_35_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_35_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_35 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_35            0x033C
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_35        0x0200633CUL

#define SYS_EDC_AGEN_ITEMS_LEFT_35_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_35_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_35_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_35_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_35_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_35_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_35_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_35_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_35_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_36 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_36            0x0340
#define ABS_SYS_EDC_DEBUG_STAT_36        0x02006340UL

#define SYS_EDC_ITEMS_LEFT_36_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_36_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_36_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_36_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_36_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_36_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_36 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_36            0x0344
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_36        0x02006344UL

#define SYS_EDC_AGEN_ITEMS_LEFT_36_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_36_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_36_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_36_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_36_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_36_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_36_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_36_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_36_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_37 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_37            0x0348
#define ABS_SYS_EDC_DEBUG_STAT_37        0x02006348UL

#define SYS_EDC_ITEMS_LEFT_37_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_37_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_37_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_37_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_37_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_37_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_37 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_37            0x034C
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_37        0x0200634CUL

#define SYS_EDC_AGEN_ITEMS_LEFT_37_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_37_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_37_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_37_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_37_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_37_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_37_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_37_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_37_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_38 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_38            0x0350
#define ABS_SYS_EDC_DEBUG_STAT_38        0x02006350UL

#define SYS_EDC_ITEMS_LEFT_38_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_38_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_38_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_38_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_38_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_38_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_38 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_38            0x0354
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_38        0x02006354UL

#define SYS_EDC_AGEN_ITEMS_LEFT_38_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_38_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_38_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_38_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_38_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_38_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_38_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_38_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_38_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_39 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_39            0x0358
#define ABS_SYS_EDC_DEBUG_STAT_39        0x02006358UL

#define SYS_EDC_ITEMS_LEFT_39_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_39_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_39_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_39_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_39_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_39_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_39 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_39            0x035C
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_39        0x0200635CUL

#define SYS_EDC_AGEN_ITEMS_LEFT_39_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_39_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_39_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_39_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_39_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_39_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_39_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_39_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_39_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_40 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_40            0x0360
#define ABS_SYS_EDC_DEBUG_STAT_40        0x02006360UL

#define SYS_EDC_ITEMS_LEFT_40_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_40_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_40_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_40_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_40_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_40_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_40 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_40            0x0364
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_40        0x02006364UL

#define SYS_EDC_AGEN_ITEMS_LEFT_40_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_40_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_40_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_40_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_40_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_40_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_40_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_40_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_40_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_41 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_41            0x0368
#define ABS_SYS_EDC_DEBUG_STAT_41        0x02006368UL

#define SYS_EDC_ITEMS_LEFT_41_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_41_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_41_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_41_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_41_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_41_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_41 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_41            0x036C
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_41        0x0200636CUL

#define SYS_EDC_AGEN_ITEMS_LEFT_41_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_41_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_41_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_41_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_41_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_41_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_41_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_41_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_41_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_42 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_42            0x0370
#define ABS_SYS_EDC_DEBUG_STAT_42        0x02006370UL

#define SYS_EDC_ITEMS_LEFT_42_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_42_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_42_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_42_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_42_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_42_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_42 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_42            0x0374
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_42        0x02006374UL

#define SYS_EDC_AGEN_ITEMS_LEFT_42_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_42_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_42_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_42_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_42_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_42_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_42_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_42_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_42_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_43 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_43            0x0378
#define ABS_SYS_EDC_DEBUG_STAT_43        0x02006378UL

#define SYS_EDC_ITEMS_LEFT_43_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_43_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_43_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_43_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_43_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_43_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_43 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_43            0x037C
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_43        0x0200637CUL

#define SYS_EDC_AGEN_ITEMS_LEFT_43_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_43_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_43_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_43_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_43_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_43_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_43_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_43_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_43_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_44 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_44            0x0380
#define ABS_SYS_EDC_DEBUG_STAT_44        0x02006380UL

#define SYS_EDC_ITEMS_LEFT_44_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_44_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_44_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_44_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_44_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_44_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_44 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_44            0x0384
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_44        0x02006384UL

#define SYS_EDC_AGEN_ITEMS_LEFT_44_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_44_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_44_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_44_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_44_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_44_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_44_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_44_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_44_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_45 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_45            0x0388
#define ABS_SYS_EDC_DEBUG_STAT_45        0x02006388UL

#define SYS_EDC_ITEMS_LEFT_45_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_45_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_45_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_45_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_45_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_45_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_45 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_45            0x038C
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_45        0x0200638CUL

#define SYS_EDC_AGEN_ITEMS_LEFT_45_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_45_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_45_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_45_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_45_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_45_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_45_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_45_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_45_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_46 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_46            0x0390
#define ABS_SYS_EDC_DEBUG_STAT_46        0x02006390UL

#define SYS_EDC_ITEMS_LEFT_46_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_46_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_46_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_46_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_46_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_46_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_46 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_46            0x0394
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_46        0x02006394UL

#define SYS_EDC_AGEN_ITEMS_LEFT_46_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_46_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_46_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_46_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_46_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_46_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_46_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_46_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_46_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_47 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_47            0x0398
#define ABS_SYS_EDC_DEBUG_STAT_47        0x02006398UL

#define SYS_EDC_ITEMS_LEFT_47_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_47_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_47_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_47_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_47_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_47_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_47 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_47            0x039C
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_47        0x0200639CUL

#define SYS_EDC_AGEN_ITEMS_LEFT_47_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_47_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_47_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_47_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_47_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_47_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_47_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_47_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_47_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_48 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_48            0x03A0
#define ABS_SYS_EDC_DEBUG_STAT_48        0x020063A0UL

#define SYS_EDC_ITEMS_LEFT_48_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_48_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_48_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_48_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_48_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_48_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_48 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_48            0x03A4
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_48        0x020063A4UL

#define SYS_EDC_AGEN_ITEMS_LEFT_48_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_48_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_48_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_48_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_48_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_48_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_48_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_48_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_48_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_49 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_49            0x03A8
#define ABS_SYS_EDC_DEBUG_STAT_49        0x020063A8UL

#define SYS_EDC_ITEMS_LEFT_49_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_49_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_49_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_49_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_49_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_49_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_49 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_49            0x03AC
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_49        0x020063ACUL

#define SYS_EDC_AGEN_ITEMS_LEFT_49_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_49_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_49_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_49_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_49_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_49_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_49_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_49_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_49_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_50 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_50            0x03B0
#define ABS_SYS_EDC_DEBUG_STAT_50        0x020063B0UL

#define SYS_EDC_ITEMS_LEFT_50_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_50_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_50_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_50_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_50_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_50_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_50 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_50            0x03B4
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_50        0x020063B4UL

#define SYS_EDC_AGEN_ITEMS_LEFT_50_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_50_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_50_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_50_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_50_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_50_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_50_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_50_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_50_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_51 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_51            0x03B8
#define ABS_SYS_EDC_DEBUG_STAT_51        0x020063B8UL

#define SYS_EDC_ITEMS_LEFT_51_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_51_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_51_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_51_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_51_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_51_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_51 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_51            0x03BC
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_51        0x020063BCUL

#define SYS_EDC_AGEN_ITEMS_LEFT_51_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_51_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_51_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_51_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_51_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_51_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_51_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_51_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_51_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_52 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_52            0x03C0
#define ABS_SYS_EDC_DEBUG_STAT_52        0x020063C0UL

#define SYS_EDC_ITEMS_LEFT_52_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_52_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_52_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_52_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_52_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_52_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_52 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_52            0x03C4
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_52        0x020063C4UL

#define SYS_EDC_AGEN_ITEMS_LEFT_52_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_52_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_52_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_52_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_52_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_52_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_52_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_52_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_52_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_53 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_53            0x03C8
#define ABS_SYS_EDC_DEBUG_STAT_53        0x020063C8UL

#define SYS_EDC_ITEMS_LEFT_53_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_53_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_53_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_53_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_53_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_53_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_53 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_53            0x03CC
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_53        0x020063CCUL

#define SYS_EDC_AGEN_ITEMS_LEFT_53_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_53_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_53_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_53_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_53_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_53_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_53_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_53_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_53_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_54 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_54            0x03D0
#define ABS_SYS_EDC_DEBUG_STAT_54        0x020063D0UL

#define SYS_EDC_ITEMS_LEFT_54_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_54_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_54_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_54_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_54_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_54_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_54 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_54            0x03D4
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_54        0x020063D4UL

#define SYS_EDC_AGEN_ITEMS_LEFT_54_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_54_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_54_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_54_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_54_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_54_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_54_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_54_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_54_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_55 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_55            0x03D8
#define ABS_SYS_EDC_DEBUG_STAT_55        0x020063D8UL

#define SYS_EDC_ITEMS_LEFT_55_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_55_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_55_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_55_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_55_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_55_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_55 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_55            0x03DC
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_55        0x020063DCUL

#define SYS_EDC_AGEN_ITEMS_LEFT_55_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_55_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_55_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_55_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_55_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_55_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_55_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_55_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_55_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_56 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_56            0x03E0
#define ABS_SYS_EDC_DEBUG_STAT_56        0x020063E0UL

#define SYS_EDC_ITEMS_LEFT_56_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_56_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_56_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_56_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_56_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_56_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_56 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_56            0x03E4
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_56        0x020063E4UL

#define SYS_EDC_AGEN_ITEMS_LEFT_56_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_56_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_56_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_56_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_56_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_56_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_56_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_56_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_56_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_57 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_57            0x03E8
#define ABS_SYS_EDC_DEBUG_STAT_57        0x020063E8UL

#define SYS_EDC_ITEMS_LEFT_57_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_57_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_57_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_57_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_57_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_57_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_57 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_57            0x03EC
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_57        0x020063ECUL

#define SYS_EDC_AGEN_ITEMS_LEFT_57_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_57_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_57_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_57_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_57_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_57_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_57_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_57_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_57_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_58 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_58            0x03F0
#define ABS_SYS_EDC_DEBUG_STAT_58        0x020063F0UL

#define SYS_EDC_ITEMS_LEFT_58_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_58_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_58_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_58_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_58_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_58_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_58 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_58            0x03F4
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_58        0x020063F4UL

#define SYS_EDC_AGEN_ITEMS_LEFT_58_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_58_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_58_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_58_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_58_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_58_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_58_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_58_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_58_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_59 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_59            0x03F8
#define ABS_SYS_EDC_DEBUG_STAT_59        0x020063F8UL

#define SYS_EDC_ITEMS_LEFT_59_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_59_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_59_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_59_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_59_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_59_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_59 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_59            0x03FC
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_59        0x020063FCUL

#define SYS_EDC_AGEN_ITEMS_LEFT_59_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_59_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_59_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_59_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_59_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_59_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_59_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_59_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_59_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_60 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_60            0x0400
#define ABS_SYS_EDC_DEBUG_STAT_60        0x02006400UL

#define SYS_EDC_ITEMS_LEFT_60_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_60_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_60_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_60_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_60_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_60_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_60 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_60            0x0404
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_60        0x02006404UL

#define SYS_EDC_AGEN_ITEMS_LEFT_60_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_60_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_60_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_60_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_60_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_60_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_60_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_60_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_60_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_61 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_61            0x0408
#define ABS_SYS_EDC_DEBUG_STAT_61        0x02006408UL

#define SYS_EDC_ITEMS_LEFT_61_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_61_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_61_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_61_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_61_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_61_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_61 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_61            0x040C
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_61        0x0200640CUL

#define SYS_EDC_AGEN_ITEMS_LEFT_61_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_61_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_61_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_61_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_61_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_61_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_61_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_61_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_61_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_62 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_62            0x0410
#define ABS_SYS_EDC_DEBUG_STAT_62        0x02006410UL

#define SYS_EDC_ITEMS_LEFT_62_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_62_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_62_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_62_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_62_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_62_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_62 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_62            0x0414
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_62        0x02006414UL

#define SYS_EDC_AGEN_ITEMS_LEFT_62_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_62_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_62_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_62_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_62_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_62_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_62_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_62_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_62_SIGNED     0

/* Register EDC_SYS_DEBUG_STAT_63 (REGEDCREG) */
#define SYS_EDC_DEBUG_STAT_63            0x0418
#define ABS_SYS_EDC_DEBUG_STAT_63        0x02006418UL

#define SYS_EDC_ITEMS_LEFT_63_MASK       0x0000FFFFUL
#define SYS_EDC_ITEMS_LEFT_63_SHIFT      0
#define SYS_EDC_ITEMS_LEFT_63_SIGNED     0

#define SYS_EDC_TRANSFERS_LEFT_63_MASK   0x00FF0000UL
#define SYS_EDC_TRANSFERS_LEFT_63_SHIFT  16
#define SYS_EDC_TRANSFERS_LEFT_63_SIGNED 0

/* Register EDC_SYS_AGEN_DEBUG_STAT_63 (REGEDCREG) */
#define SYS_EDC_AGEN_DEBUG_STAT_63            0x041C
#define ABS_SYS_EDC_AGEN_DEBUG_STAT_63        0x0200641CUL

#define SYS_EDC_AGEN_ITEMS_LEFT_63_MASK       0x0000FFFFUL
#define SYS_EDC_AGEN_ITEMS_LEFT_63_SHIFT      0
#define SYS_EDC_AGEN_ITEMS_LEFT_63_SIGNED     0

#define SYS_EDC_AGEN_TRANSFERS_LEFT_63_MASK   0x00FF0000UL
#define SYS_EDC_AGEN_TRANSFERS_LEFT_63_SHIFT  16
#define SYS_EDC_AGEN_TRANSFERS_LEFT_63_SIGNED 0

#define SYS_EDC_AGEN_BURST_LEFT_63_MASK       0xF0000000UL
#define SYS_EDC_AGEN_BURST_LEFT_63_SHIFT      28
#define SYS_EDC_AGEN_BURST_LEFT_63_SIGNED     0

/* Register MCP_SYS_CTRLSTAT (REGMCP5REG) */
#define SYS_MCP5_CTRLSTAT         0x0004
#define ABS_SYS_MCP5_CTRLSTAT     0x02007004UL

#define SYS_MCP5_HOST_SIG_MASK    0x04000000UL
#define SYS_MCP5_HOST_SIG_SHIFT   26
#define SYS_MCP5_HOST_SIG_SIGNED  0

#define SYS_MCP5_WAITING_MASK     0x08000000UL
#define SYS_MCP5_WAITING_SHIFT    27
#define SYS_MCP5_WAITING_SIGNED   0

#define SYS_MCP5_LAST_HALT_MASK   0x30000000UL
#define SYS_MCP5_LAST_HALT_SHIFT  28
#define SYS_MCP5_LAST_HALT_SIGNED 0

#define SYS_MCP5_RUN_MASK         0x40000000UL
#define SYS_MCP5_RUN_SHIFT        30
#define SYS_MCP5_RUN_SIGNED       0

#define SYS_MCP5_SRST_MASK        0x80000000UL
#define SYS_MCP5_SRST_SHIFT       31
#define SYS_MCP5_SRST_SIGNED      0

/* Register MCP_SYS_IRQENAB (REGMCP5REG) */
#define SYS_MCP5_IRQENAB               0x0010
#define ABS_SYS_MCP5_IRQENAB           0x02007010UL

#define SYS_MCP5_AFIFOUFLOW_IEN_MASK   0x00800000UL
#define SYS_MCP5_AFIFOUFLOW_IEN_SHIFT  23
#define SYS_MCP5_AFIFOUFLOW_IEN_SIGNED 0

#define SYS_MCP5_AFIFOOFLOW_IEN_MASK   0x01000000UL
#define SYS_MCP5_AFIFOOFLOW_IEN_SHIFT  24
#define SYS_MCP5_AFIFOOFLOW_IEN_SIGNED 0

#define SYS_MCP5_STACKUFLOW_IEN_MASK   0x02000000UL
#define SYS_MCP5_STACKUFLOW_IEN_SHIFT  25
#define SYS_MCP5_STACKUFLOW_IEN_SIGNED 0

#define SYS_MCP5_STACKOFLOW_IEN_MASK   0x04000000UL
#define SYS_MCP5_STACKOFLOW_IEN_SHIFT  26
#define SYS_MCP5_STACKOFLOW_IEN_SIGNED 0

#define SYS_MCP5_EVENT_IEN_MASK        0x10000000UL
#define SYS_MCP5_EVENT_IEN_SHIFT       28
#define SYS_MCP5_EVENT_IEN_SIGNED      0

#define SYS_MCP5_SIGNAL_IEN_MASK       0x20000000UL
#define SYS_MCP5_SIGNAL_IEN_SHIFT      29
#define SYS_MCP5_SIGNAL_IEN_SIGNED     0

#define SYS_MCP5_WAIT_IEN_MASK         0x40000000UL
#define SYS_MCP5_WAIT_IEN_SHIFT        30
#define SYS_MCP5_WAIT_IEN_SIGNED       0

#define SYS_MCP5_HALT_IEN_MASK         0x80000000UL
#define SYS_MCP5_HALT_IEN_SHIFT        31
#define SYS_MCP5_HALT_IEN_SIGNED       0

/* Register MCP_SYS_IRQSTAT (REGMCP5REG) */
#define SYS_MCP5_IRQSTAT               0x0014
#define ABS_SYS_MCP5_IRQSTAT           0x02007014UL

#define SYS_MCP5_IRQ_AFIFOUFLOW_MASK   0x00800000UL
#define SYS_MCP5_IRQ_AFIFOUFLOW_SHIFT  23
#define SYS_MCP5_IRQ_AFIFOUFLOW_SIGNED 0

#define SYS_MCP5_IRQ_AFIFOOFLOW_MASK   0x01000000UL
#define SYS_MCP5_IRQ_AFIFOOFLOW_SHIFT  24
#define SYS_MCP5_IRQ_AFIFOOFLOW_SIGNED 0

#define SYS_MCP5_IRQ_STACKUFLOW_MASK   0x02000000UL
#define SYS_MCP5_IRQ_STACKUFLOW_SHIFT  25
#define SYS_MCP5_IRQ_STACKUFLOW_SIGNED 0

#define SYS_MCP5_IRQ_STACKOFLOW_MASK   0x04000000UL
#define SYS_MCP5_IRQ_STACKOFLOW_SHIFT  26
#define SYS_MCP5_IRQ_STACKOFLOW_SIGNED 0

#define SYS_MCP5_IRQ_EVENT_MASK        0x10000000UL
#define SYS_MCP5_IRQ_EVENT_SHIFT       28
#define SYS_MCP5_IRQ_EVENT_SIGNED      0

#define SYS_MCP5_IRQ_SIGNAL_MASK       0x20000000UL
#define SYS_MCP5_IRQ_SIGNAL_SHIFT      29
#define SYS_MCP5_IRQ_SIGNAL_SIGNED     0

#define SYS_MCP5_IRQ_WAIT_MASK         0x40000000UL
#define SYS_MCP5_IRQ_WAIT_SHIFT        30
#define SYS_MCP5_IRQ_WAIT_SIGNED       0

#define SYS_MCP5_IRQ_HALT_MASK         0x80000000UL
#define SYS_MCP5_IRQ_HALT_SHIFT        31
#define SYS_MCP5_IRQ_HALT_SIGNED       0

/* Register MCP_SYS_IRQCLEAR (REGMCP5REG) */
#define SYS_MCP5_IRQCLEAR              0x0018
#define ABS_SYS_MCP5_IRQCLEAR          0x02007018UL

#define SYS_MCP5_RST_AFIFOUFLOW_MASK   0x00800000UL
#define SYS_MCP5_RST_AFIFOUFLOW_SHIFT  23
#define SYS_MCP5_RST_AFIFOUFLOW_SIGNED 0

#define SYS_MCP5_RST_AFIFOOFLOW_MASK   0x01000000UL
#define SYS_MCP5_RST_AFIFOOFLOW_SHIFT  24
#define SYS_MCP5_RST_AFIFOOFLOW_SIGNED 0

#define SYS_MCP5_RST_STACKUFLOW_MASK   0x02000000UL
#define SYS_MCP5_RST_STACKUFLOW_SHIFT  25
#define SYS_MCP5_RST_STACKUFLOW_SIGNED 0

#define SYS_MCP5_RST_STACKOFLOW_MASK   0x04000000UL
#define SYS_MCP5_RST_STACKOFLOW_SHIFT  26
#define SYS_MCP5_RST_STACKOFLOW_SIGNED 0

#define SYS_MCP5_RST_EVENT_MASK        0x10000000UL
#define SYS_MCP5_RST_EVENT_SHIFT       28
#define SYS_MCP5_RST_EVENT_SIGNED      0

#define SYS_MCP5_RST_SIGNAL_MASK       0x20000000UL
#define SYS_MCP5_RST_SIGNAL_SHIFT      29
#define SYS_MCP5_RST_SIGNAL_SIGNED     0

#define SYS_MCP5_RST_WAIT_MASK         0x40000000UL
#define SYS_MCP5_RST_WAIT_SHIFT        30
#define SYS_MCP5_RST_WAIT_SIGNED       0

#define SYS_MCP5_RST_HALT_MASK         0x80000000UL
#define SYS_MCP5_RST_HALT_SHIFT        31
#define SYS_MCP5_RST_HALT_SIGNED       0

/* Register MCP_SYS_DBG_ENAB (REGMCP5REG) */
#define SYS_MCP5_DBG_ENAB     0x0090
#define ABS_SYS_MCP5_DBG_ENAB 0x02007090UL

#define SYS_MCP5_DBGEN_MASK   0x00000001UL
#define SYS_MCP5_DBGEN_SHIFT  0
#define SYS_MCP5_DBGEN_SIGNED 0

/* Register MCP_SYS_SING_STEP (REGMCP5REG) */
#define SYS_MCP5_SING_STEP     0x0094
#define ABS_SYS_MCP5_SING_STEP 0x02007094UL

#define SYS_MCP5_STEP_MASK     0xFFFFFFFFUL
#define SYS_MCP5_STEP_SHIFT    0
#define SYS_MCP5_STEP_SIGNED   0

/* Register MCP_SYS_CYCLE_CNT (REGMCP5REG) */
#define SYS_MCP5_CYCLE_CNT     0x0098
#define ABS_SYS_MCP5_CYCLE_CNT 0x02007098UL

#define SYS_MCP5_COUNT_MASK    0x000FFFFFUL
#define SYS_MCP5_COUNT_SHIFT   0
#define SYS_MCP5_COUNT_SIGNED  0

/* Register MCP_SYS_ISSUE_CNT (REGMCP5REG) */
#define SYS_MCP5_ISSUE_CNT     0x009C
#define ABS_SYS_MCP5_ISSUE_CNT 0x0200709CUL

#define SYS_MCP5_ISSUE_MASK    0x000FFFFFUL
#define SYS_MCP5_ISSUE_SHIFT   0
#define SYS_MCP5_ISSUE_SIGNED  0

/* Register MCP_SYS_REG_RDEN (REGMCP5REG) */
#define SYS_MCP5_REG_RDEN       0x0100
#define ABS_SYS_MCP5_REG_RDEN   0x02007100UL

#define SYS_MCP5_REGRDEN_MASK   0x00000001UL
#define SYS_MCP5_REGRDEN_SHIFT  0
#define SYS_MCP5_REGRDEN_SIGNED 0

/* Register MCP_SYS_REG_WREN (REGMCP5REG) */
#define SYS_MCP5_REG_WREN       0x0104
#define ABS_SYS_MCP5_REG_WREN   0x02007104UL

#define SYS_MCP5_REGWREN_MASK   0x00000001UL
#define SYS_MCP5_REGWREN_SHIFT  0
#define SYS_MCP5_REGWREN_SIGNED 0

/* Register MCP_SYS_REG_A_ADDR (REGMCP5REG) */
#define SYS_MCP5_REG_A_ADDR      0x0108
#define ABS_SYS_MCP5_REG_A_ADDR  0x02007108UL

#define SYS_MCP5_REGAADDR_MASK   0x0000003FUL
#define SYS_MCP5_REGAADDR_SHIFT  0
#define SYS_MCP5_REGAADDR_SIGNED 0

/* Register MCP_SYS_REG_D_ADDR (REGMCP5REG) */
#define SYS_MCP5_REG_D_ADDR      0x010C
#define ABS_SYS_MCP5_REG_D_ADDR  0x0200710CUL

#define SYS_MCP5_REGDADDR_MASK   0x0000003FUL
#define SYS_MCP5_REGDADDR_SHIFT  0
#define SYS_MCP5_REGDADDR_SIGNED 0

/* Register MCP_SYS_REG_DP_ADDR (REGMCP5REG) */
#define SYS_MCP5_REG_DP_ADDR      0x0110
#define ABS_SYS_MCP5_REG_DP_ADDR  0x02007110UL

#define SYS_MCP5_REGDPADDR_MASK   0x0000007FUL
#define SYS_MCP5_REGDPADDR_SHIFT  0
#define SYS_MCP5_REGDPADDR_SIGNED 0

/* Register MCP_SYS_REG_A_DATA (REGMCP5REG) */
#define SYS_MCP5_REG_A_DATA      0x0114
#define ABS_SYS_MCP5_REG_A_DATA  0x02007114UL

#define SYS_MCP5_REGADATA_MASK   0x00FFFFFFUL
#define SYS_MCP5_REGADATA_SHIFT  0
#define SYS_MCP5_REGADATA_SIGNED 0

/* Register MCP_SYS_REG_D_DATA (REGMCP5REG) */
#define SYS_MCP5_REG_D_DATA      0x0118
#define ABS_SYS_MCP5_REG_D_DATA  0x02007118UL

#define SYS_MCP5_REGDDATA_MASK   0xFFFFFFF0UL
#define SYS_MCP5_REGDDATA_SHIFT  4
#define SYS_MCP5_REGDDATA_SIGNED 0

/* Register MCP_SYS_REG_DP_DATA (REGMCP5REG) */
#define SYS_MCP5_REG_DP_DATA      0x011C
#define ABS_SYS_MCP5_REG_DP_DATA  0x0200711CUL

#define SYS_MCP5_REGDPDATA_MASK   0xFFFFFFF0UL
#define SYS_MCP5_REGDPDATA_SHIFT  4
#define SYS_MCP5_REGDPDATA_SIGNED 0

/* Register MCP_SYS_REG_STACK_ADDR (REGMCP5REG) */
#define SYS_MCP5_REG_STACK_ADDR      0x0120
#define ABS_SYS_MCP5_REG_STACK_ADDR  0x02007120UL

#define SYS_MCP5_REGSTACKADDR_MASK   0x00000007UL
#define SYS_MCP5_REGSTACKADDR_SHIFT  0
#define SYS_MCP5_REGSTACKADDR_SIGNED 0

/* Register MCP_SYS_REG_STACK_PC_DATA (REGMCP5REG) */
#define SYS_MCP5_REG_STACK_PC_DATA     0x0124
#define ABS_SYS_MCP5_REG_STACK_PC_DATA 0x02007124UL

#define SYS_MCP5_REGSTACKPCDATA_MASK   0x00000FFFUL
#define SYS_MCP5_REGSTACKPCDATA_SHIFT  0
#define SYS_MCP5_REGSTACKPCDATA_SIGNED 0

/* Register MCP_SYS_REG_STACK_ARG_DATA (REGMCP5REG) */
#define SYS_MCP5_REG_STACK_ARG_DATA     0x0128
#define ABS_SYS_MCP5_REG_STACK_ARG_DATA 0x02007128UL

#define SYS_MCP5_REGSTACKARGDATA_MASK   0x00FFFFFFUL
#define SYS_MCP5_REGSTACKARGDATA_SHIFT  0
#define SYS_MCP5_REGSTACKARGDATA_SIGNED 0

/* Register MCP_SYS_REG_STACK_STATUS (REGMCP5REG) */
#define SYS_MCP5_REG_STACK_STATUS     0x012C
#define ABS_SYS_MCP5_REG_STACK_STATUS 0x0200712CUL

#define SYS_MCP5_TOP_OF_STACK_MASK    0x00000007UL
#define SYS_MCP5_TOP_OF_STACK_SHIFT   0
#define SYS_MCP5_TOP_OF_STACK_SIGNED  0

#define SYS_MCP5_STACK_USED_MASK      0x000F0000UL
#define SYS_MCP5_STACK_USED_SHIFT     16
#define SYS_MCP5_STACK_USED_SIGNED    0

/* Register MCP_SYS_REG_STACK_INTSTAT (REGMCP5REG) */
#define SYS_MCP5_REG_STACK_INTSTAT     0x0130
#define ABS_SYS_MCP5_REG_STACK_INTSTAT 0x02007130UL

#define SYS_MCP5_REGSTACKINT_EN_MASK   0x00000001UL
#define SYS_MCP5_REGSTACKINT_EN_SHIFT  0
#define SYS_MCP5_REGSTACKINT_EN_SIGNED 0

#define SYS_MCP5_REGSTACKILEVEL_MASK   0x0000000EUL
#define SYS_MCP5_REGSTACKILEVEL_SHIFT  1
#define SYS_MCP5_REGSTACKILEVEL_SIGNED 0

#define SYS_MCP5_REGSTACKISTAT_MASK    0x00000010UL
#define SYS_MCP5_REGSTACKISTAT_SHIFT   4
#define SYS_MCP5_REGSTACKISTAT_SIGNED  0

#define SYS_MCP5_REGSTACKWAIT_MASK     0x00000020UL
#define SYS_MCP5_REGSTACKWAIT_SHIFT    5
#define SYS_MCP5_REGSTACKWAIT_SIGNED   0

/* Register MCP_SYS_AFIFO_DEBUG (REGMCP5REG) */
#define SYS_MCP5_AFIFO_DEBUG        0x0138
#define ABS_SYS_MCP5_AFIFO_DEBUG    0x02007138UL

#define SYS_MCP5_AFIFO_COUNT_MASK   0x00000007UL
#define SYS_MCP5_AFIFO_COUNT_SHIFT  0
#define SYS_MCP5_AFIFO_COUNT_SIGNED 0

/* Register MCP_SYS_WAIT_CNT (REGMCP5REG) */
#define SYS_MCP5_WAIT_CNT     0x013C
#define ABS_SYS_MCP5_WAIT_CNT 0x0200713CUL

#define SYS_MCP5_WAITS_MASK   0x000FFFFFUL
#define SYS_MCP5_WAITS_SHIFT  0
#define SYS_MCP5_WAITS_SIGNED 0

/* Register MCP_SYS_INT_DEBUG (REGMCP5REG) */
#define SYS_MCP5_INT_DEBUG          0x0140
#define ABS_SYS_MCP5_INT_DEBUG      0x02007140UL

#define SYS_MCP5_INT_HOLDOFF_MASK   0x0000000FUL
#define SYS_MCP5_INT_HOLDOFF_SHIFT  0
#define SYS_MCP5_INT_HOLDOFF_SIGNED 0

/* Register MCP_SYS_BREAK_POINT (REGMCP5REG) */
#define SYS_MCP5_BREAK_POINT       0x0180
#define ABS_SYS_MCP5_BREAK_POINT   0x02007180UL

#define SYS_MCP5_BREAKPOINT_MASK   0x00000FFFUL
#define SYS_MCP5_BREAKPOINT_SHIFT  0
#define SYS_MCP5_BREAKPOINT_SIGNED 0

#define SYS_MCP5_BREAKSET_MASK     0x80000000UL
#define SYS_MCP5_BREAKSET_SHIFT    31
#define SYS_MCP5_BREAKSET_SIGNED   0

/* Register MCP_SYS_BREAK2_POINT (REGMCP5REG) */
#define SYS_MCP5_BREAK2_POINT       0x0184
#define ABS_SYS_MCP5_BREAK2_POINT   0x02007184UL

#define SYS_MCP5_BREAK2POINT_MASK   0x00000FFFUL
#define SYS_MCP5_BREAK2POINT_SHIFT  0
#define SYS_MCP5_BREAK2POINT_SIGNED 0

#define SYS_MCP5_BREAK2SET_MASK     0x80000000UL
#define SYS_MCP5_BREAK2SET_SHIFT    31
#define SYS_MCP5_BREAK2SET_SIGNED   0

/* Register MCP_SYS_BREAK3_POINT (REGMCP5REG) */
#define SYS_MCP5_BREAK3_POINT       0x0188
#define ABS_SYS_MCP5_BREAK3_POINT   0x02007188UL

#define SYS_MCP5_BREAK3POINT_MASK   0x00000FFFUL
#define SYS_MCP5_BREAK3POINT_SHIFT  0
#define SYS_MCP5_BREAK3POINT_SIGNED 0

#define SYS_MCP5_BREAK3SET_MASK     0x80000000UL
#define SYS_MCP5_BREAK3SET_SHIFT    31
#define SYS_MCP5_BREAK3SET_SIGNED   0

/* Register MCP_SYS_BREAK4_POINT (REGMCP5REG) */
#define SYS_MCP5_BREAK4_POINT       0x018C
#define ABS_SYS_MCP5_BREAK4_POINT   0x0200718CUL

#define SYS_MCP5_BREAK4POINT_MASK   0x00000FFFUL
#define SYS_MCP5_BREAK4POINT_SHIFT  0
#define SYS_MCP5_BREAK4POINT_SIGNED 0

#define SYS_MCP5_BREAK4SET_MASK     0x80000000UL
#define SYS_MCP5_BREAK4SET_SHIFT    31
#define SYS_MCP5_BREAK4SET_SIGNED   0

/* Register MCP_SYS_CSTRCTRL (REGMCP5REG) */
#define SYS_MCP5_CSTRCTRL          0x0200
#define ABS_SYS_MCP5_CSTRCTRL      0x02007200UL

#define SYS_MCP5_CSTR_ADDR_MASK    0x00000FFFUL
#define SYS_MCP5_CSTR_ADDR_SHIFT   0
#define SYS_MCP5_CSTR_ADDR_SIGNED  0

#define SYS_MCP5_CSTR_READY_MASK   0x80000000UL
#define SYS_MCP5_CSTR_READY_SHIFT  31
#define SYS_MCP5_CSTR_READY_SIGNED 0

/* Register MCP_SYS_CSTRPRT0 (REGMCP5REG) */
#define SYS_MCP5_CSTRPRT0         0x0204
#define ABS_SYS_MCP5_CSTRPRT0     0x02007204UL

#define SYS_MCP5_CSTR_DAT0_MASK   0xFFFFFFFFUL
#define SYS_MCP5_CSTR_DAT0_SHIFT  0
#define SYS_MCP5_CSTR_DAT0_SIGNED 0

/* Register MCP_SYS_CSTRPRT1 (REGMCP5REG) */
#define SYS_MCP5_CSTRPRT1         0x0208
#define ABS_SYS_MCP5_CSTRPRT1     0x02007208UL

#define SYS_MCP5_CSTR_DAT1_MASK   0xFFFFFFFFUL
#define SYS_MCP5_CSTR_DAT1_SHIFT  0
#define SYS_MCP5_CSTR_DAT1_SIGNED 0

/* Register MCP_SYS_CSTRPRT2 (REGMCP5REG) */
#define SYS_MCP5_CSTRPRT2         0x020C
#define ABS_SYS_MCP5_CSTRPRT2     0x0200720CUL

#define SYS_MCP5_CSTR_DAT2_MASK   0xFFFFFFFFUL
#define SYS_MCP5_CSTR_DAT2_SHIFT  0
#define SYS_MCP5_CSTR_DAT2_SIGNED 0

/* Register MCP_SYS_CSTRDAT32 (REGMCP5REG) */
#define SYS_MCP5_CSTRDAT32            0x0218
#define ABS_SYS_MCP5_CSTRDAT32        0x02007218UL

#define SYS_MCP5_CSTR_DMADAT32_MASK   0xFFFFFFFFUL
#define SYS_MCP5_CSTR_DMADAT32_SHIFT  0
#define SYS_MCP5_CSTR_DMADAT32_SIGNED 0

/* Register MCP_SYS_CSTR_PC (REGMCP5REG) */
#define SYS_MCP5_CSTR_PC        0x0220
#define ABS_SYS_MCP5_CSTR_PC    0x02007220UL

#define SYS_MCP5_CSTR_PC_MASK   0x00000FFFUL
#define SYS_MCP5_CSTR_PC_SHIFT  0
#define SYS_MCP5_CSTR_PC_SIGNED 0

/* Register MCP_SYS_RTT_FLOW_TRACE_CAPTURE_CTRL (REGMCP5REG) */
#define SYS_MCP5_RTT_FLOW_TRACE_CAPTURE_CTRL                 0x0E30
#define ABS_SYS_MCP5_RTT_FLOW_TRACE_CAPTURE_CTRL             0x02007E30UL

#define SYS_MCP5_HOST_RTT_FLOW_CAP_CTRL0_MASK                0x00000003UL
#define SYS_MCP5_HOST_RTT_FLOW_CAP_CTRL0_SHIFT               0
#define SYS_MCP5_HOST_RTT_FLOW_CAP_CTRL0_SIGNED              0

#define SYS_MCP5_HOST_RTT_FLOW_CAP_CTRL1_MASK                0x0000000CUL
#define SYS_MCP5_HOST_RTT_FLOW_CAP_CTRL1_SHIFT               2
#define SYS_MCP5_HOST_RTT_FLOW_CAP_CTRL1_SIGNED              0

#define SYS_MCP5_HOST_RTT_FLOW_CAP_CTRL2_MASK                0x00000030UL
#define SYS_MCP5_HOST_RTT_FLOW_CAP_CTRL2_SHIFT               4
#define SYS_MCP5_HOST_RTT_FLOW_CAP_CTRL2_SIGNED              0

#define SYS_MCP5_HOST_RTT_FLOW_CAP_CTRL3_MASK                0x000000C0UL
#define SYS_MCP5_HOST_RTT_FLOW_CAP_CTRL3_SHIFT               6
#define SYS_MCP5_HOST_RTT_FLOW_CAP_CTRL3_SIGNED              0

#define SYS_MCP5_HOST_RTT_FLOW_CAP_CTRL4_MASK                0x00000300UL
#define SYS_MCP5_HOST_RTT_FLOW_CAP_CTRL4_SHIFT               8
#define SYS_MCP5_HOST_RTT_FLOW_CAP_CTRL4_SIGNED              0

#define SYS_MCP5_HOST_RTT_FLOW_CAP_CTRL5_MASK                0x00000C00UL
#define SYS_MCP5_HOST_RTT_FLOW_CAP_CTRL5_SHIFT               10
#define SYS_MCP5_HOST_RTT_FLOW_CAP_CTRL5_SIGNED              0

#define SYS_MCP5_HOST_RTT_FLOW_A_TRACE_CAP_FREE_MASK         0x00001000UL
#define SYS_MCP5_HOST_RTT_FLOW_A_TRACE_CAP_FREE_SHIFT        12
#define SYS_MCP5_HOST_RTT_FLOW_A_TRACE_CAP_FREE_SIGNED       0

#define SYS_MCP5_HOST_RTT_FLOW_B_TRACE_CAP_FREE_MASK         0x00002000UL
#define SYS_MCP5_HOST_RTT_FLOW_B_TRACE_CAP_FREE_SHIFT        13
#define SYS_MCP5_HOST_RTT_FLOW_B_TRACE_CAP_FREE_SIGNED       0

#define SYS_MCP5_HOST_RTT_FLOW_A_TRACE_CAP_CNT1_FULL_MASK    0x00004000UL
#define SYS_MCP5_HOST_RTT_FLOW_A_TRACE_CAP_CNT1_FULL_SHIFT   14
#define SYS_MCP5_HOST_RTT_FLOW_A_TRACE_CAP_CNT1_FULL_SIGNED  0

#define SYS_MCP5_HOST_RTT_FLOW_B_TRACE_CAP_CNT23_FULL_MASK   0x00008000UL
#define SYS_MCP5_HOST_RTT_FLOW_B_TRACE_CAP_CNT23_FULL_SHIFT  15
#define SYS_MCP5_HOST_RTT_FLOW_B_TRACE_CAP_CNT23_FULL_SIGNED 0

/* Register MCP_SYS_RTT_TRIG_EVENT_WAIT_CYCLES (REGMCP5REG) */
#define SYS_MCP5_RTT_TRIG_EVENT_WAIT_CYCLES         0x0E34
#define ABS_SYS_MCP5_RTT_TRIG_EVENT_WAIT_CYCLES     0x02007E34UL

#define SYS_MCP5_HOST_RTT_TRIG_EVNT_WAIT_CYC_MASK   0xFFFFFFFFUL
#define SYS_MCP5_HOST_RTT_TRIG_EVNT_WAIT_CYC_SHIFT  0
#define SYS_MCP5_HOST_RTT_TRIG_EVNT_WAIT_CYC_SIGNED 0

/* Register MCP_SYS_RTT_PC_SYNC (REGMCP5REG) */
#define SYS_MCP5_RTT_PC_SYNC             0x0E3C
#define ABS_SYS_MCP5_RTT_PC_SYNC         0x02007E3CUL

#define SYS_MCP5_PC_SYNC_DATA_SEL_MASK   0x0000001FUL
#define SYS_MCP5_PC_SYNC_DATA_SEL_SHIFT  0
#define SYS_MCP5_PC_SYNC_DATA_SEL_SIGNED 0

#define SYS_MCP5_PC_SYNC_ADDR_SEL_MASK   0x000001E0UL
#define SYS_MCP5_PC_SYNC_ADDR_SEL_SHIFT  5
#define SYS_MCP5_PC_SYNC_ADDR_SEL_SIGNED 0

/* Register MCP_SYS_RTT_SYS_COMP0 (REGMCP5REG) */
#define SYS_MCP5_RTT_SYS_COMP0            0x0E40
#define ABS_SYS_MCP5_RTT_SYS_COMP0        0x02007E40UL

#define SYS_MCP5_SYSBUS_COMP_MASK0_MASK   0xFFFFFFFFUL
#define SYS_MCP5_SYSBUS_COMP_MASK0_SHIFT  0
#define SYS_MCP5_SYSBUS_COMP_MASK0_SIGNED 0

/* Register MCP_SYS_RTT_SYS_COMP1 (REGMCP5REG) */
#define SYS_MCP5_RTT_SYS_COMP1            0x0E44
#define ABS_SYS_MCP5_RTT_SYS_COMP1        0x02007E44UL

#define SYS_MCP5_SYSBUS_COMP_DATA0_MASK   0xFFFFFFFFUL
#define SYS_MCP5_SYSBUS_COMP_DATA0_SHIFT  0
#define SYS_MCP5_SYSBUS_COMP_DATA0_SIGNED 0

/* Register MCP_SYS_RTT_SYS_COMP2 (REGMCP5REG) */
#define SYS_MCP5_RTT_SYS_COMP2            0x0E48
#define ABS_SYS_MCP5_RTT_SYS_COMP2        0x02007E48UL

#define SYS_MCP5_SYSBUS_COMP_ADDR0_MASK   0x000003FFUL
#define SYS_MCP5_SYSBUS_COMP_ADDR0_SHIFT  0
#define SYS_MCP5_SYSBUS_COMP_ADDR0_SIGNED 0

#define SYS_MCP5_SYSBUS_COMP_RNW0_MASK    0x80000000UL
#define SYS_MCP5_SYSBUS_COMP_RNW0_SHIFT   31
#define SYS_MCP5_SYSBUS_COMP_RNW0_SIGNED  0

/* Register MCP_SYS_RTT_SYS_COMP3 (REGMCP5REG) */
#define SYS_MCP5_RTT_SYS_COMP3            0x0E4C
#define ABS_SYS_MCP5_RTT_SYS_COMP3        0x02007E4CUL

#define SYS_MCP5_SYSBUS_COMP_MASK1_MASK   0xFFFFFFFFUL
#define SYS_MCP5_SYSBUS_COMP_MASK1_SHIFT  0
#define SYS_MCP5_SYSBUS_COMP_MASK1_SIGNED 0

/* Register MCP_SYS_RTT_SYS_COMP4 (REGMCP5REG) */
#define SYS_MCP5_RTT_SYS_COMP4            0x0E50
#define ABS_SYS_MCP5_RTT_SYS_COMP4        0x02007E50UL

#define SYS_MCP5_SYSBUS_COMP_DATA1_MASK   0xFFFFFFFFUL
#define SYS_MCP5_SYSBUS_COMP_DATA1_SHIFT  0
#define SYS_MCP5_SYSBUS_COMP_DATA1_SIGNED 0

/* Register MCP_SYS_RTT_SYS_COMP5 (REGMCP5REG) */
#define SYS_MCP5_RTT_SYS_COMP5            0x0E54
#define ABS_SYS_MCP5_RTT_SYS_COMP5        0x02007E54UL

#define SYS_MCP5_SYSBUS_COMP_ADDR1_MASK   0x000003FFUL
#define SYS_MCP5_SYSBUS_COMP_ADDR1_SHIFT  0
#define SYS_MCP5_SYSBUS_COMP_ADDR1_SIGNED 0

#define SYS_MCP5_SYSBUS_COMP_RNW1_MASK    0x80000000UL
#define SYS_MCP5_SYSBUS_COMP_RNW1_SHIFT   31
#define SYS_MCP5_SYSBUS_COMP_RNW1_SIGNED  0

/* Register MCP_SYS_RTT_SYS_TRACE_CTRL (REGMCP5REG) */
#define SYS_MCP5_RTT_SYS_TRACE_CTRL                       0x0E58
#define ABS_SYS_MCP5_RTT_SYS_TRACE_CTRL                   0x02007E58UL

#define SYS_MCP5_HOST_SYS_RTT_TRACE_BUF_CTRL_MASK         0x00000003UL
#define SYS_MCP5_HOST_SYS_RTT_TRACE_BUF_CTRL_SHIFT        0
#define SYS_MCP5_HOST_SYS_RTT_TRACE_BUF_CTRL_SIGNED       0

#define SYS_MCP5_HOST_SYS_RTT_GLOBAL_EN_MASK              0x00000004UL
#define SYS_MCP5_HOST_SYS_RTT_GLOBAL_EN_SHIFT             2
#define SYS_MCP5_HOST_SYS_RTT_GLOBAL_EN_SIGNED            0

#define SYS_MCP5_HOST_SYS_RTT_TRACE_RAM_INTERLEAVE_MASK   0x00000008UL
#define SYS_MCP5_HOST_SYS_RTT_TRACE_RAM_INTERLEAVE_SHIFT  3
#define SYS_MCP5_HOST_SYS_RTT_TRACE_RAM_INTERLEAVE_SIGNED 0

/* Register MCP_SYS_RTT_SYS_TRACE_BUF_STATE1 (REGMCP5REG) */
#define SYS_MCP5_RTT_SYS_TRACE_BUF_STATE1                 0x0E5C
#define ABS_SYS_MCP5_RTT_SYS_TRACE_BUF_STATE1             0x02007E5CUL

#define SYS_MCP5_HOST_ACC_RTT_TRACE_BUF_COUNT_MASK        0x000000FFUL
#define SYS_MCP5_HOST_ACC_RTT_TRACE_BUF_COUNT_SHIFT       0
#define SYS_MCP5_HOST_ACC_RTT_TRACE_BUF_COUNT_SIGNED      0

#define SYS_MCP5_HOST_ACC_RTT_TRACE_BUF_FIFO_COUNT_MASK   0x001F0000UL
#define SYS_MCP5_HOST_ACC_RTT_TRACE_BUF_FIFO_COUNT_SHIFT  16
#define SYS_MCP5_HOST_ACC_RTT_TRACE_BUF_FIFO_COUNT_SIGNED 0

/* Register MCP_SYS_RTT_SYS_TRACE_BUF_STATE2 (REGMCP5REG) */
#define SYS_MCP5_RTT_SYS_TRACE_BUF_STATE2        0x0E60
#define ABS_SYS_MCP5_RTT_SYS_TRACE_BUF_STATE2    0x02007E60UL

#define SYS_MCP5_SYSBUS_TRACE_BUF_RD_PNTR_MASK   0x000000FFUL
#define SYS_MCP5_SYSBUS_TRACE_BUF_RD_PNTR_SHIFT  0
#define SYS_MCP5_SYSBUS_TRACE_BUF_RD_PNTR_SIGNED 0

#define SYS_MCP5_SYSBUS_TRACE_BUF_WR_PNTR_MASK   0x00FF0000UL
#define SYS_MCP5_SYSBUS_TRACE_BUF_WR_PNTR_SHIFT  16
#define SYS_MCP5_SYSBUS_TRACE_BUF_WR_PNTR_SIGNED 0

/* Register MCP_SYS_RTT_SYS_TRACE_BUF_DATA (REGMCP5REG) */
#define SYS_MCP5_RTT_SYS_TRACE_BUF_DATA       0x0E64
#define ABS_SYS_MCP5_RTT_SYS_TRACE_BUF_DATA   0x02007E64UL

#define SYS_MCP5_SYSBUS_TRACE_BUF_DATA_MASK   0xFFFFFFFFUL
#define SYS_MCP5_SYSBUS_TRACE_BUF_DATA_SHIFT  0
#define SYS_MCP5_SYSBUS_TRACE_BUF_DATA_SIGNED 0

/* Register MCP_SYS_RTT_COUNT0_CTRL (REGMCP5REG) */
#define SYS_MCP5_RTT_COUNT0_CTRL                   0x0E68
#define ABS_SYS_MCP5_RTT_COUNT0_CTRL               0x02007E68UL

#define SYS_MCP5_HOST_RTT_COUNT0_EVNT0_CTRL_MASK   0x0000000FUL
#define SYS_MCP5_HOST_RTT_COUNT0_EVNT0_CTRL_SHIFT  0
#define SYS_MCP5_HOST_RTT_COUNT0_EVNT0_CTRL_SIGNED 0

#define SYS_MCP5_HOST_RTT_COUNT0_EVNT1_CTRL_MASK   0x00000030UL
#define SYS_MCP5_HOST_RTT_COUNT0_EVNT1_CTRL_SHIFT  4
#define SYS_MCP5_HOST_RTT_COUNT0_EVNT1_CTRL_SIGNED 0

/* Register MCP_SYS_RTT_COUNT1_CTRL (REGMCP5REG) */
#define SYS_MCP5_RTT_COUNT1_CTRL                   0x0E6C
#define ABS_SYS_MCP5_RTT_COUNT1_CTRL               0x02007E6CUL

#define SYS_MCP5_HOST_RTT_COUNT1_EVNT0_CTRL_MASK   0x0000000FUL
#define SYS_MCP5_HOST_RTT_COUNT1_EVNT0_CTRL_SHIFT  0
#define SYS_MCP5_HOST_RTT_COUNT1_EVNT0_CTRL_SIGNED 0

#define SYS_MCP5_HOST_RTT_COUNT1_EVNT1_CTRL_MASK   0x00000030UL
#define SYS_MCP5_HOST_RTT_COUNT1_EVNT1_CTRL_SHIFT  4
#define SYS_MCP5_HOST_RTT_COUNT1_EVNT1_CTRL_SIGNED 0

/* Register MCP_SYS_RTT_COUNT2_CTRL (REGMCP5REG) */
#define SYS_MCP5_RTT_COUNT2_CTRL                   0x0E70
#define ABS_SYS_MCP5_RTT_COUNT2_CTRL               0x02007E70UL

#define SYS_MCP5_HOST_RTT_COUNT2_EVNT0_CTRL_MASK   0x0000000FUL
#define SYS_MCP5_HOST_RTT_COUNT2_EVNT0_CTRL_SHIFT  0
#define SYS_MCP5_HOST_RTT_COUNT2_EVNT0_CTRL_SIGNED 0

#define SYS_MCP5_HOST_RTT_COUNT2_EVNT1_CTRL_MASK   0x00000030UL
#define SYS_MCP5_HOST_RTT_COUNT2_EVNT1_CTRL_SHIFT  4
#define SYS_MCP5_HOST_RTT_COUNT2_EVNT1_CTRL_SIGNED 0

/* Register MCP_SYS_RTT_FSM_STRT_EVNT (REGMCP5REG) */
#define SYS_MCP5_RTT_FSM_STRT_EVNT             0x0E74
#define ABS_SYS_MCP5_RTT_FSM_STRT_EVNT         0x02007E74UL

#define SYS_MCP5_HOST_RTT_FSM_STRT_EVNT_MASK   0x0000000FUL
#define SYS_MCP5_HOST_RTT_FSM_STRT_EVNT_SHIFT  0
#define SYS_MCP5_HOST_RTT_FSM_STRT_EVNT_SIGNED 0

/* Register MCP_SYS_RTT_FSM_SYNC_EVNT (REGMCP5REG) */
#define SYS_MCP5_RTT_FSM_SYNC_EVNT             0x0E78
#define ABS_SYS_MCP5_RTT_FSM_SYNC_EVNT         0x02007E78UL

#define SYS_MCP5_HOST_RTT_FSM_SYNC_EVNT_MASK   0x0000000FUL
#define SYS_MCP5_HOST_RTT_FSM_SYNC_EVNT_SHIFT  0
#define SYS_MCP5_HOST_RTT_FSM_SYNC_EVNT_SIGNED 0

/* Register MCP_SYS_RTT_FSM_TRIG_EVNT (REGMCP5REG) */
#define SYS_MCP5_RTT_FSM_TRIG_EVNT                     0x0E7C
#define ABS_SYS_MCP5_RTT_FSM_TRIG_EVNT                 0x02007E7CUL

#define SYS_MCP5_HOST_RTT_FSM_TRIG_EVNT_MASK           0x0000001FUL
#define SYS_MCP5_HOST_RTT_FSM_TRIG_EVNT_SHIFT          0
#define SYS_MCP5_HOST_RTT_FSM_TRIG_EVNT_SIGNED         0

#define SYS_MCP5_HOST_RTT_TRIG_SYNC_EVNT_PASSED_MASK   0x01FFFFE0UL
#define SYS_MCP5_HOST_RTT_TRIG_SYNC_EVNT_PASSED_SHIFT  5
#define SYS_MCP5_HOST_RTT_TRIG_SYNC_EVNT_PASSED_SIGNED 0

/* Register MCP_SYS_RTT_FSM_CAP_ENABLE (REGMCP5REG) */
#define SYS_MCP5_RTT_FSM_CAP_ENABLE          0x0E80
#define ABS_SYS_MCP5_RTT_FSM_CAP_ENABLE      0x02007E80UL

#define SYS_MCP5_HOST_RTT_FSM_CAP_EN0_MASK   0x00000001UL
#define SYS_MCP5_HOST_RTT_FSM_CAP_EN0_SHIFT  0
#define SYS_MCP5_HOST_RTT_FSM_CAP_EN0_SIGNED 0

#define SYS_MCP5_HOST_RTT_FSM_CAP_EN1_MASK   0x00000006UL
#define SYS_MCP5_HOST_RTT_FSM_CAP_EN1_SHIFT  1
#define SYS_MCP5_HOST_RTT_FSM_CAP_EN1_SIGNED 0

/* Register MCP_SYS_RTT_FSM_CNT_ENABLE (REGMCP5REG) */
#define SYS_MCP5_RTT_FSM_CNT_ENABLE             0x0E88
#define ABS_SYS_MCP5_RTT_FSM_CNT_ENABLE         0x02007E88UL

#define SYS_MCP5_HOST_RTT_FSM_CNT_ENABLE_MASK   0x0000000FUL
#define SYS_MCP5_HOST_RTT_FSM_CNT_ENABLE_SHIFT  0
#define SYS_MCP5_HOST_RTT_FSM_CNT_ENABLE_SIGNED 0

/* Register MCP_SYS_RTT_FSM_CNT_DISABLE (REGMCP5REG) */
#define SYS_MCP5_RTT_FSM_CNT_DISABLE             0x0E8C
#define ABS_SYS_MCP5_RTT_FSM_CNT_DISABLE         0x02007E8CUL

#define SYS_MCP5_HOST_RTT_FSM_CNT_DISABLE_MASK   0x0000000FUL
#define SYS_MCP5_HOST_RTT_FSM_CNT_DISABLE_SHIFT  0
#define SYS_MCP5_HOST_RTT_FSM_CNT_DISABLE_SIGNED 0

/* Register MCP_SYS_RTT_FSM_CAP_COUNT (REGMCP5REG) */
#define SYS_MCP5_RTT_FSM_CAP_COUNT             0x0E90
#define ABS_SYS_MCP5_RTT_FSM_CAP_COUNT         0x02007E90UL

#define SYS_MCP5_HOST_RTT_FSM_CAP_COUNT_MASK   0x000FFFFFUL
#define SYS_MCP5_HOST_RTT_FSM_CAP_COUNT_SHIFT  0
#define SYS_MCP5_HOST_RTT_FSM_CAP_COUNT_SIGNED 0

/* Register MCP_SYS_RTT_FSM_CTRL (REGMCP5REG) */
#define SYS_MCP5_RTT_FSM_CTRL                          0x0E94
#define ABS_SYS_MCP5_RTT_FSM_CTRL                      0x02007E94UL

#define SYS_MCP5_HOST_SYS_RTT_FSM_ACTIVATE_MASK        0x00000001UL
#define SYS_MCP5_HOST_SYS_RTT_FSM_ACTIVATE_SHIFT       0
#define SYS_MCP5_HOST_SYS_RTT_FSM_ACTIVATE_SIGNED      0

#define SYS_MCP5_HOST_SYS_RTT_FSM_STOP_MASK            0x00000002UL
#define SYS_MCP5_HOST_SYS_RTT_FSM_STOP_SHIFT           1
#define SYS_MCP5_HOST_SYS_RTT_FSM_STOP_SIGNED          0

#define SYS_MCP5_HOST_SYS_RTT_FSM_FIN_ON_TRIG_MASK     0x00000004UL
#define SYS_MCP5_HOST_SYS_RTT_FSM_FIN_ON_TRIG_SHIFT    2
#define SYS_MCP5_HOST_SYS_RTT_FSM_FIN_ON_TRIG_SIGNED   0

#define SYS_MCP5_HOST_SYS_RTT_FSM_FIN_ON_SYNC_MASK     0x00000008UL
#define SYS_MCP5_HOST_SYS_RTT_FSM_FIN_ON_SYNC_SHIFT    3
#define SYS_MCP5_HOST_SYS_RTT_FSM_FIN_ON_SYNC_SIGNED   0

#define SYS_MCP5_HOST_SYS_RTT_FSM_WAIT_FOR_SYNC_MASK   0x00000010UL
#define SYS_MCP5_HOST_SYS_RTT_FSM_WAIT_FOR_SYNC_SHIFT  4
#define SYS_MCP5_HOST_SYS_RTT_FSM_WAIT_FOR_SYNC_SIGNED 0

#define SYS_MCP5_HOST_SYS_RTT_FSM_SW_RESET_MASK        0x00000020UL
#define SYS_MCP5_HOST_SYS_RTT_FSM_SW_RESET_SHIFT       5
#define SYS_MCP5_HOST_SYS_RTT_FSM_SW_RESET_SIGNED      0

/* Register MCP_SYS_RTT_PC_COMP_MATCH0 (REGMCP5REG) */
#define SYS_MCP5_RTT_PC_COMP_MATCH0                   0x0E98
#define ABS_SYS_MCP5_RTT_PC_COMP_MATCH0               0x02007E98UL

#define SYS_MCP5_HOST_RTT_VALUE_PC_COMP_MATCH0_MASK   0x00000FFFUL
#define SYS_MCP5_HOST_RTT_VALUE_PC_COMP_MATCH0_SHIFT  0
#define SYS_MCP5_HOST_RTT_VALUE_PC_COMP_MATCH0_SIGNED 0

/* Register MCP_SYS_RTT_PC_COMP_MATCH1 (REGMCP5REG) */
#define SYS_MCP5_RTT_PC_COMP_MATCH1                   0x0E9C
#define ABS_SYS_MCP5_RTT_PC_COMP_MATCH1               0x02007E9CUL

#define SYS_MCP5_HOST_RTT_VALUE_PC_COMP_MATCH1_MASK   0x00000FFFUL
#define SYS_MCP5_HOST_RTT_VALUE_PC_COMP_MATCH1_SHIFT  0
#define SYS_MCP5_HOST_RTT_VALUE_PC_COMP_MATCH1_SIGNED 0

/* Register MCP_SYS_RTT_LOW_ADDR_COMP_MATCH0 (REGMCP5REG) */
#define SYS_MCP5_RTT_LOW_ADDR_COMP_MATCH0             0x0EA0
#define ABS_SYS_MCP5_RTT_LOW_ADDR_COMP_MATCH0         0x02007EA0UL

#define SYS_MCP5_HOST_RTT_LOW_ADDR_COMP_MATCH0_MASK   0x01FFFFFFUL
#define SYS_MCP5_HOST_RTT_LOW_ADDR_COMP_MATCH0_SHIFT  0
#define SYS_MCP5_HOST_RTT_LOW_ADDR_COMP_MATCH0_SIGNED 0

/* Register MCP_SYS_RTT_HIGH_ADDR_COMP_MATCH0 (REGMCP5REG) */
#define SYS_MCP5_RTT_HIGH_ADDR_COMP_MATCH0             0x0EA4
#define ABS_SYS_MCP5_RTT_HIGH_ADDR_COMP_MATCH0         0x02007EA4UL

#define SYS_MCP5_HOST_RTT_HIGH_ADDR_COMP_MATCH0_MASK   0x01FFFFFFUL
#define SYS_MCP5_HOST_RTT_HIGH_ADDR_COMP_MATCH0_SHIFT  0
#define SYS_MCP5_HOST_RTT_HIGH_ADDR_COMP_MATCH0_SIGNED 0

/* Register MCP_SYS_RTT_ADDR_COMP_CTRL (REGMCP5REG) */
#define SYS_MCP5_RTT_ADDR_COMP_CTRL               0x0EA8
#define ABS_SYS_MCP5_RTT_ADDR_COMP_CTRL           0x02007EA8UL

#define SYS_MCP5_HOST_RTT_ADDR_COMP_SEL_MASK      0x0000000FUL
#define SYS_MCP5_HOST_RTT_ADDR_COMP_SEL_SHIFT     0
#define SYS_MCP5_HOST_RTT_ADDR_COMP_SEL_SIGNED    0

#define SYS_MCP5_HOST_RTT_ADDR_COMP_RW0_MASK      0x00000010UL
#define SYS_MCP5_HOST_RTT_ADDR_COMP_RW0_SHIFT     4
#define SYS_MCP5_HOST_RTT_ADDR_COMP_RW0_SIGNED    0

#define SYS_MCP5_HOST_RTT_ADDR_COMP_PERIP0_MASK   0x00000020UL
#define SYS_MCP5_HOST_RTT_ADDR_COMP_PERIP0_SHIFT  5
#define SYS_MCP5_HOST_RTT_ADDR_COMP_PERIP0_SIGNED 0

#define SYS_MCP5_HOST_RTT_ADDR_COMP_RW1_MASK      0x00000040UL
#define SYS_MCP5_HOST_RTT_ADDR_COMP_RW1_SHIFT     6
#define SYS_MCP5_HOST_RTT_ADDR_COMP_RW1_SIGNED    0

#define SYS_MCP5_HOST_RTT_ADDR_COMP_PERIP1_MASK   0x00000080UL
#define SYS_MCP5_HOST_RTT_ADDR_COMP_PERIP1_SHIFT  7
#define SYS_MCP5_HOST_RTT_ADDR_COMP_PERIP1_SIGNED 0

/* Register MCP_SYS_RTT_LOW_ADDR_COMP_MATCH1 (REGMCP5REG) */
#define SYS_MCP5_RTT_LOW_ADDR_COMP_MATCH1             0x0EAC
#define ABS_SYS_MCP5_RTT_LOW_ADDR_COMP_MATCH1         0x02007EACUL

#define SYS_MCP5_HOST_RTT_LOW_ADDR_COMP_MATCH1_MASK   0x01FFFFFFUL
#define SYS_MCP5_HOST_RTT_LOW_ADDR_COMP_MATCH1_SHIFT  0
#define SYS_MCP5_HOST_RTT_LOW_ADDR_COMP_MATCH1_SIGNED 0

/* Register MCP_SYS_RTT_HIGH_ADDR_COMP_MATCH1 (REGMCP5REG) */
#define SYS_MCP5_RTT_HIGH_ADDR_COMP_MATCH1             0x0EB0
#define ABS_SYS_MCP5_RTT_HIGH_ADDR_COMP_MATCH1         0x02007EB0UL

#define SYS_MCP5_HOST_RTT_HIGH_ADDR_COMP_MATCH1_MASK   0x01FFFFFFUL
#define SYS_MCP5_HOST_RTT_HIGH_ADDR_COMP_MATCH1_SHIFT  0
#define SYS_MCP5_HOST_RTT_HIGH_ADDR_COMP_MATCH1_SIGNED 0

/* Register MCP_SYS_RTT_DATAR_COMP_DATA0 (REGMCP5REG) */
#define SYS_MCP5_RTT_DATAR_COMP_DATA0             0x0EB4
#define ABS_SYS_MCP5_RTT_DATAR_COMP_DATA0         0x02007EB4UL

#define SYS_MCP5_HOST_RTT_DATAR_COMP_DATA0_MASK   0x00FFFFFFUL
#define SYS_MCP5_HOST_RTT_DATAR_COMP_DATA0_SHIFT  0
#define SYS_MCP5_HOST_RTT_DATAR_COMP_DATA0_SIGNED 0

/* Register MCP_SYS_RTT_DATAR_COMP_MASK0 (REGMCP5REG) */
#define SYS_MCP5_RTT_DATAR_COMP_MASK0             0x0EB8
#define ABS_SYS_MCP5_RTT_DATAR_COMP_MASK0         0x02007EB8UL

#define SYS_MCP5_HOST_RTT_DATAR_COMP_MASK0_MASK   0x00FFFFFFUL
#define SYS_MCP5_HOST_RTT_DATAR_COMP_MASK0_SHIFT  0
#define SYS_MCP5_HOST_RTT_DATAR_COMP_MASK0_SIGNED 0

/* Register MCP_SYS_RTT_DATAR_COMP_DATA1 (REGMCP5REG) */
#define SYS_MCP5_RTT_DATAR_COMP_DATA1             0x0EBC
#define ABS_SYS_MCP5_RTT_DATAR_COMP_DATA1         0x02007EBCUL

#define SYS_MCP5_HOST_RTT_DATAR_COMP_DATA1_MASK   0x00FFFFFFUL
#define SYS_MCP5_HOST_RTT_DATAR_COMP_DATA1_SHIFT  0
#define SYS_MCP5_HOST_RTT_DATAR_COMP_DATA1_SIGNED 0

/* Register MCP_SYS_RTT_DATAR_COMP_MASK1 (REGMCP5REG) */
#define SYS_MCP5_RTT_DATAR_COMP_MASK1             0x0EC0
#define ABS_SYS_MCP5_RTT_DATAR_COMP_MASK1         0x02007EC0UL

#define SYS_MCP5_HOST_RTT_DATAR_COMP_MASK1_MASK   0x00FFFFFFUL
#define SYS_MCP5_HOST_RTT_DATAR_COMP_MASK1_SHIFT  0
#define SYS_MCP5_HOST_RTT_DATAR_COMP_MASK1_SIGNED 0

/* Register MCP_SYS_RTT_DATAR_COMP_CTRL (REGMCP5REG) */
#define SYS_MCP5_RTT_DATAR_COMP_CTRL              0x0EC4
#define ABS_SYS_MCP5_RTT_DATAR_COMP_CTRL          0x02007EC4UL

#define SYS_MCP5_HOST_RTT_DATAR_COMP_SEL_MASK     0x0000000FUL
#define SYS_MCP5_HOST_RTT_DATAR_COMP_SEL_SHIFT    0
#define SYS_MCP5_HOST_RTT_DATAR_COMP_SEL_SIGNED   0

#define SYS_MCP5_HOST_RTT_DATAR_COMP_QUAL0_MASK   0x00000030UL
#define SYS_MCP5_HOST_RTT_DATAR_COMP_QUAL0_SHIFT  4
#define SYS_MCP5_HOST_RTT_DATAR_COMP_QUAL0_SIGNED 0

#define SYS_MCP5_HOST_RTT_DATAR_COMP_QUAL1_MASK   0x000000C0UL
#define SYS_MCP5_HOST_RTT_DATAR_COMP_QUAL1_SHIFT  6
#define SYS_MCP5_HOST_RTT_DATAR_COMP_QUAL1_SIGNED 0

/* Register MCP_SYS_RTT_DATAW_COMP_DATA0 (REGMCP5REG) */
#define SYS_MCP5_RTT_DATAW_COMP_DATA0             0x0EC8
#define ABS_SYS_MCP5_RTT_DATAW_COMP_DATA0         0x02007EC8UL

#define SYS_MCP5_HOST_RTT_DATAW_COMP_DATA0_MASK   0x00FFFFFFUL
#define SYS_MCP5_HOST_RTT_DATAW_COMP_DATA0_SHIFT  0
#define SYS_MCP5_HOST_RTT_DATAW_COMP_DATA0_SIGNED 0

/* Register MCP_SYS_RTT_DATAW_COMP_MASK0 (REGMCP5REG) */
#define SYS_MCP5_RTT_DATAW_COMP_MASK0             0x0ECC
#define ABS_SYS_MCP5_RTT_DATAW_COMP_MASK0         0x02007ECCUL

#define SYS_MCP5_HOST_RTT_DATAW_COMP_MASK0_MASK   0x00FFFFFFUL
#define SYS_MCP5_HOST_RTT_DATAW_COMP_MASK0_SHIFT  0
#define SYS_MCP5_HOST_RTT_DATAW_COMP_MASK0_SIGNED 0

/* Register MCP_SYS_RTT_DATAW_COMP_DATA1 (REGMCP5REG) */
#define SYS_MCP5_RTT_DATAW_COMP_DATA1             0x0ED0
#define ABS_SYS_MCP5_RTT_DATAW_COMP_DATA1         0x02007ED0UL

#define SYS_MCP5_HOST_RTT_DATAW_COMP_DATA1_MASK   0x00FFFFFFUL
#define SYS_MCP5_HOST_RTT_DATAW_COMP_DATA1_SHIFT  0
#define SYS_MCP5_HOST_RTT_DATAW_COMP_DATA1_SIGNED 0

/* Register MCP_SYS_RTT_DATAW_COMP_MASK1 (REGMCP5REG) */
#define SYS_MCP5_RTT_DATAW_COMP_MASK1             0x0ED4
#define ABS_SYS_MCP5_RTT_DATAW_COMP_MASK1         0x02007ED4UL

#define SYS_MCP5_HOST_RTT_DATAW_COMP_MASK1_MASK   0x00FFFFFFUL
#define SYS_MCP5_HOST_RTT_DATAW_COMP_MASK1_SHIFT  0
#define SYS_MCP5_HOST_RTT_DATAW_COMP_MASK1_SIGNED 0

/* Register MCP_SYS_RTT_DATAW_COMP_CTRL (REGMCP5REG) */
#define SYS_MCP5_RTT_DATAW_COMP_CTRL              0x0ED8
#define ABS_SYS_MCP5_RTT_DATAW_COMP_CTRL          0x02007ED8UL

#define SYS_MCP5_HOST_RTT_DATAW_COMP_SEL_MASK     0x0000000FUL
#define SYS_MCP5_HOST_RTT_DATAW_COMP_SEL_SHIFT    0
#define SYS_MCP5_HOST_RTT_DATAW_COMP_SEL_SIGNED   0

#define SYS_MCP5_HOST_RTT_DATAW_COMP_QUAL0_MASK   0x00000030UL
#define SYS_MCP5_HOST_RTT_DATAW_COMP_QUAL0_SHIFT  4
#define SYS_MCP5_HOST_RTT_DATAW_COMP_QUAL0_SIGNED 0

#define SYS_MCP5_HOST_RTT_DATAW_COMP_QUAL1_MASK   0x000000C0UL
#define SYS_MCP5_HOST_RTT_DATAW_COMP_QUAL1_SHIFT  6
#define SYS_MCP5_HOST_RTT_DATAW_COMP_QUAL1_SIGNED 0

/* Register MCP_SYS_RTT_ASYNC_FLAGS0_SEL (REGMCP5REG) */
#define SYS_MCP5_RTT_ASYNC_FLAGS0_SEL                     0x0EDC
#define ABS_SYS_MCP5_RTT_ASYNC_FLAGS0_SEL                 0x02007EDCUL

#define SYS_MCP5_HOST_RTT_ASYNC_FLAGS0_SEL_MASK           0x00000003UL
#define SYS_MCP5_HOST_RTT_ASYNC_FLAGS0_SEL_SHIFT          0
#define SYS_MCP5_HOST_RTT_ASYNC_FLAGS0_SEL_SIGNED         0

#define SYS_MCP5_HOST_RTT_ASYNC_A_TRACE_CAP_ENABLE_MASK   0x00000004UL
#define SYS_MCP5_HOST_RTT_ASYNC_A_TRACE_CAP_ENABLE_SHIFT  2
#define SYS_MCP5_HOST_RTT_ASYNC_A_TRACE_CAP_ENABLE_SIGNED 0

/* Register MCP_SYS_RTT_ASYNC_FLAGS1_SEL (REGMCP5REG) */
#define SYS_MCP5_RTT_ASYNC_FLAGS1_SEL                     0x0EE0
#define ABS_SYS_MCP5_RTT_ASYNC_FLAGS1_SEL                 0x02007EE0UL

#define SYS_MCP5_HOST_RTT_ASYNC_FLAGS1_SEL_MASK           0x00000003UL
#define SYS_MCP5_HOST_RTT_ASYNC_FLAGS1_SEL_SHIFT          0
#define SYS_MCP5_HOST_RTT_ASYNC_FLAGS1_SEL_SIGNED         0

#define SYS_MCP5_HOST_RTT_ASYNC_B_TRACE_CAP_ENABLE_MASK   0x00000004UL
#define SYS_MCP5_HOST_RTT_ASYNC_B_TRACE_CAP_ENABLE_SHIFT  2
#define SYS_MCP5_HOST_RTT_ASYNC_B_TRACE_CAP_ENABLE_SIGNED 0

/* Register MCP_SYS_RTT_ASYNC_FLAGS0_MASK (REGMCP5REG) */
#define SYS_MCP5_RTT_ASYNC_FLAGS0_MASK             0x0EE4
#define ABS_SYS_MCP5_RTT_ASYNC_FLAGS0_MASK         0x02007EE4UL

#define SYS_MCP5_HOST_RTT_ASYNC_FLAGS0_MASK_MASK   0x0000FFFFUL
#define SYS_MCP5_HOST_RTT_ASYNC_FLAGS0_MASK_SHIFT  0
#define SYS_MCP5_HOST_RTT_ASYNC_FLAGS0_MASK_SIGNED 0

/* Register MCP_SYS_RTT_ASYNC_FLAGS1_MASK (REGMCP5REG) */
#define SYS_MCP5_RTT_ASYNC_FLAGS1_MASK             0x0EE8
#define ABS_SYS_MCP5_RTT_ASYNC_FLAGS1_MASK         0x02007EE8UL

#define SYS_MCP5_HOST_RTT_ASYNC_FLAGS1_MASK_MASK   0x0000FFFFUL
#define SYS_MCP5_HOST_RTT_ASYNC_FLAGS1_MASK_SHIFT  0
#define SYS_MCP5_HOST_RTT_ASYNC_FLAGS1_MASK_SIGNED 0

/* Register MCP_SYS_RTT_FLOW_TRACE_INSTR_CTRL (REGMCP5REG) */
#define SYS_MCP5_RTT_FLOW_TRACE_INSTR_CTRL          0x0EEC
#define ABS_SYS_MCP5_RTT_FLOW_TRACE_INSTR_CTRL      0x02007EECUL

#define SYS_MCP5_HOST_RTT_FLOW_CAP_NO_INSTRS_MASK   0x000FFFFFUL
#define SYS_MCP5_HOST_RTT_FLOW_CAP_NO_INSTRS_SHIFT  0
#define SYS_MCP5_HOST_RTT_FLOW_CAP_NO_INSTRS_SIGNED 0

/* Register MCP_SYS_RTT_LOOPA_TRACE_EVENT (REGMCP5REG) */
#define SYS_MCP5_RTT_LOOPA_TRACE_EVENT            0x0EF0
#define ABS_SYS_MCP5_RTT_LOOPA_TRACE_EVENT        0x02007EF0UL

#define SYS_MCP5_HOST_RTT_LOOPA_EVENT_MASK        0x0000001FUL
#define SYS_MCP5_HOST_RTT_LOOPA_EVENT_SHIFT       0
#define SYS_MCP5_HOST_RTT_LOOPA_EVENT_SIGNED      0

#define SYS_MCP5_HOST_RTT_LOOPA_CAP_ENABLE_MASK   0x00000020UL
#define SYS_MCP5_HOST_RTT_LOOPA_CAP_ENABLE_SHIFT  5
#define SYS_MCP5_HOST_RTT_LOOPA_CAP_ENABLE_SIGNED 0

/* Register MCP_SYS_RTT_MCP_ADDR_TRACE_CTRL (REGMCP5REG) */
#define SYS_MCP5_RTT_MCP_ADDR_TRACE_CTRL             0x0EF4
#define ABS_SYS_MCP5_RTT_MCP_ADDR_TRACE_CTRL         0x02007EF4UL

#define SYS_MCP5_HOST_RTT_MCP_ADDR_TRACE_CTRL_MASK   0x00000003UL
#define SYS_MCP5_HOST_RTT_MCP_ADDR_TRACE_CTRL_SHIFT  0
#define SYS_MCP5_HOST_RTT_MCP_ADDR_TRACE_CTRL_SIGNED 0

/* Register MCP_SYS_RTT_MCP_DATA_TRACE_CTRL (REGMCP5REG) */
#define SYS_MCP5_RTT_MCP_DATA_TRACE_CTRL             0x0EF8
#define ABS_SYS_MCP5_RTT_MCP_DATA_TRACE_CTRL         0x02007EF8UL

#define SYS_MCP5_HOST_RTT_MCP_DATA_TRACE_CTRL_MASK   0x00000003UL
#define SYS_MCP5_HOST_RTT_MCP_DATA_TRACE_CTRL_SHIFT  0
#define SYS_MCP5_HOST_RTT_MCP_DATA_TRACE_CTRL_SIGNED 0

/* Register MCP_SYS_RTT_FSM_STATUS (REGMCP5REG) */
#define SYS_MCP5_RTT_FSM_STATUS             0x0EFC
#define ABS_SYS_MCP5_RTT_FSM_STATUS         0x02007EFCUL

#define SYS_MCP5_HOST_RTT_FSM_STATUS_MASK   0x0000000FUL
#define SYS_MCP5_HOST_RTT_FSM_STATUS_SHIFT  0
#define SYS_MCP5_HOST_RTT_FSM_STATUS_SIGNED 0

/* Register MCP_SYS_RAMW_START (REGMCP5REG) */
#define SYS_MCP5_RAMW_START            0x0F00
#define ABS_SYS_MCP5_RAMW_START        0x02007F00UL

#define SYS_MCP5_MCP_RAMW_START_MASK   0xFFFFFFFFUL
#define SYS_MCP5_MCP_RAMW_START_SHIFT  0
#define SYS_MCP5_MCP_RAMW_START_SIGNED 0

/* Register MCP_SYS_RAMW_LEN (REGMCP5REG) */
#define SYS_MCP5_RAMW_LEN            0x0F04
#define ABS_SYS_MCP5_RAMW_LEN        0x02007F04UL

#define SYS_MCP5_MCP_RAMW_LEN_MASK   0xFFFFFFFFUL
#define SYS_MCP5_MCP_RAMW_LEN_SHIFT  0
#define SYS_MCP5_MCP_RAMW_LEN_SIGNED 0

/* Register MCP_SYS_RAMN_START (REGMCP5REG) */
#define SYS_MCP5_RAMN_START            0x0F08
#define ABS_SYS_MCP5_RAMN_START        0x02007F08UL

#define SYS_MCP5_MCP_RAMN_START_MASK   0xFFFFFFFFUL
#define SYS_MCP5_MCP_RAMN_START_SHIFT  0
#define SYS_MCP5_MCP_RAMN_START_SIGNED 0

/* Register MCP_SYS_RAMN_LEN (REGMCP5REG) */
#define SYS_MCP5_RAMN_LEN            0x0F0C
#define ABS_SYS_MCP5_RAMN_LEN        0x02007F0CUL

#define SYS_MCP5_MCP_RAMN_LEN_MASK   0xFFFFFFFFUL
#define SYS_MCP5_MCP_RAMN_LEN_SHIFT  0
#define SYS_MCP5_MCP_RAMN_LEN_SIGNED 0

/* Register MCP_SYS_MMR_START (REGMCP5REG) */
#define SYS_MCP5_MMR_START            0x0F10
#define ABS_SYS_MCP5_MMR_START        0x02007F10UL

#define SYS_MCP5_MCP_MMR_START_MASK   0xFFFFFFFFUL
#define SYS_MCP5_MCP_MMR_START_SHIFT  0
#define SYS_MCP5_MCP_MMR_START_SIGNED 0

/* Register MCP_SYS_MMR_LEN (REGMCP5REG) */
#define SYS_MCP5_MMR_LEN            0x0F14
#define ABS_SYS_MCP5_MMR_LEN        0x02007F14UL

#define SYS_MCP5_MCP_MMR_LEN_MASK   0xFFFFFFFFUL
#define SYS_MCP5_MCP_MMR_LEN_SHIFT  0
#define SYS_MCP5_MCP_MMR_LEN_SIGNED 0

/* Register MCP_SYS_PERIP_START (REGMCP5REG) */
#define SYS_MCP5_PERIP_START            0x0F18
#define ABS_SYS_MCP5_PERIP_START        0x02007F18UL

#define SYS_MCP5_MCP_PERIP_START_MASK   0xFFFFFFFFUL
#define SYS_MCP5_MCP_PERIP_START_SHIFT  0
#define SYS_MCP5_MCP_PERIP_START_SIGNED 0

/* Register MCP_SYS_PERIP_LEN (REGMCP5REG) */
#define SYS_MCP5_PERIP_LEN            0x0F1C
#define ABS_SYS_MCP5_PERIP_LEN        0x02007F1CUL

#define SYS_MCP5_MCP_PERIP_LEN_MASK   0xFFFFFFFFUL
#define SYS_MCP5_MCP_PERIP_LEN_SHIFT  0
#define SYS_MCP5_MCP_PERIP_LEN_SIGNED 0

/* Register MCP_SYS_CODE_START (REGMCP5REG) */
#define SYS_MCP5_CODE_START            0x0F20
#define ABS_SYS_MCP5_CODE_START        0x02007F20UL

#define SYS_MCP5_MCP_CODE_START_MASK   0xFFFFFFFFUL
#define SYS_MCP5_MCP_CODE_START_SHIFT  0
#define SYS_MCP5_MCP_CODE_START_SIGNED 0

/* Register MCP_SYS_CODE_LEN (REGMCP5REG) */
#define SYS_MCP5_CODE_LEN            0x0F24
#define ABS_SYS_MCP5_CODE_LEN        0x02007F24UL

#define SYS_MCP5_MCP_CODE_LEN_MASK   0xFFFFFFFFUL
#define SYS_MCP5_MCP_CODE_LEN_SHIFT  0
#define SYS_MCP5_MCP_CODE_LEN_SIGNED 0

/* Register MCP_SYS_CORE_ID (REGMCP5REG) */
#define SYS_MCP5_CORE_ID            0x0FE0
#define ABS_SYS_MCP5_CORE_ID        0x02007FE0UL

#define SYS_MCP5_MCP_CORE_ID_MASK   0xFFFFFFFFUL
#define SYS_MCP5_MCP_CORE_ID_SHIFT  0
#define SYS_MCP5_MCP_CORE_ID_SIGNED 0

/* Register MCP_SYS_REV_ID (REGMCP5REG) */
#define SYS_MCP5_REV_ID            0x0FF0
#define ABS_SYS_MCP5_REV_ID        0x02007FF0UL

#define SYS_MCP5_MCP_REV_ID_MASK   0xFFFFFFFFUL
#define SYS_MCP5_MCP_REV_ID_SHIFT  0
#define SYS_MCP5_MCP_REV_ID_SIGNED 0

/* Register MCP_SYS_CTRLSTAT (REGMCP6REG) */
#define SYS_MCP6_CTRLSTAT         0x0004
#define ABS_SYS_MCP6_CTRLSTAT     0x02008004UL

#define SYS_MCP6_HOST_SIG_MASK    0x04000000UL
#define SYS_MCP6_HOST_SIG_SHIFT   26
#define SYS_MCP6_HOST_SIG_SIGNED  0

#define SYS_MCP6_WAITING_MASK     0x08000000UL
#define SYS_MCP6_WAITING_SHIFT    27
#define SYS_MCP6_WAITING_SIGNED   0

#define SYS_MCP6_LAST_HALT_MASK   0x30000000UL
#define SYS_MCP6_LAST_HALT_SHIFT  28
#define SYS_MCP6_LAST_HALT_SIGNED 0

#define SYS_MCP6_RUN_MASK         0x40000000UL
#define SYS_MCP6_RUN_SHIFT        30
#define SYS_MCP6_RUN_SIGNED       0

#define SYS_MCP6_SRST_MASK        0x80000000UL
#define SYS_MCP6_SRST_SHIFT       31
#define SYS_MCP6_SRST_SIGNED      0

/* Register MCP_SYS_IRQENAB (REGMCP6REG) */
#define SYS_MCP6_IRQENAB               0x0010
#define ABS_SYS_MCP6_IRQENAB           0x02008010UL

#define SYS_MCP6_AFIFOUFLOW_IEN_MASK   0x00800000UL
#define SYS_MCP6_AFIFOUFLOW_IEN_SHIFT  23
#define SYS_MCP6_AFIFOUFLOW_IEN_SIGNED 0

#define SYS_MCP6_AFIFOOFLOW_IEN_MASK   0x01000000UL
#define SYS_MCP6_AFIFOOFLOW_IEN_SHIFT  24
#define SYS_MCP6_AFIFOOFLOW_IEN_SIGNED 0

#define SYS_MCP6_STACKUFLOW_IEN_MASK   0x02000000UL
#define SYS_MCP6_STACKUFLOW_IEN_SHIFT  25
#define SYS_MCP6_STACKUFLOW_IEN_SIGNED 0

#define SYS_MCP6_STACKOFLOW_IEN_MASK   0x04000000UL
#define SYS_MCP6_STACKOFLOW_IEN_SHIFT  26
#define SYS_MCP6_STACKOFLOW_IEN_SIGNED 0

#define SYS_MCP6_EVENT_IEN_MASK        0x10000000UL
#define SYS_MCP6_EVENT_IEN_SHIFT       28
#define SYS_MCP6_EVENT_IEN_SIGNED      0

#define SYS_MCP6_SIGNAL_IEN_MASK       0x20000000UL
#define SYS_MCP6_SIGNAL_IEN_SHIFT      29
#define SYS_MCP6_SIGNAL_IEN_SIGNED     0

#define SYS_MCP6_WAIT_IEN_MASK         0x40000000UL
#define SYS_MCP6_WAIT_IEN_SHIFT        30
#define SYS_MCP6_WAIT_IEN_SIGNED       0

#define SYS_MCP6_HALT_IEN_MASK         0x80000000UL
#define SYS_MCP6_HALT_IEN_SHIFT        31
#define SYS_MCP6_HALT_IEN_SIGNED       0

/* Register MCP_SYS_IRQSTAT (REGMCP6REG) */
#define SYS_MCP6_IRQSTAT               0x0014
#define ABS_SYS_MCP6_IRQSTAT           0x02008014UL

#define SYS_MCP6_IRQ_AFIFOUFLOW_MASK   0x00800000UL
#define SYS_MCP6_IRQ_AFIFOUFLOW_SHIFT  23
#define SYS_MCP6_IRQ_AFIFOUFLOW_SIGNED 0

#define SYS_MCP6_IRQ_AFIFOOFLOW_MASK   0x01000000UL
#define SYS_MCP6_IRQ_AFIFOOFLOW_SHIFT  24
#define SYS_MCP6_IRQ_AFIFOOFLOW_SIGNED 0

#define SYS_MCP6_IRQ_STACKUFLOW_MASK   0x02000000UL
#define SYS_MCP6_IRQ_STACKUFLOW_SHIFT  25
#define SYS_MCP6_IRQ_STACKUFLOW_SIGNED 0

#define SYS_MCP6_IRQ_STACKOFLOW_MASK   0x04000000UL
#define SYS_MCP6_IRQ_STACKOFLOW_SHIFT  26
#define SYS_MCP6_IRQ_STACKOFLOW_SIGNED 0

#define SYS_MCP6_IRQ_EVENT_MASK        0x10000000UL
#define SYS_MCP6_IRQ_EVENT_SHIFT       28
#define SYS_MCP6_IRQ_EVENT_SIGNED      0

#define SYS_MCP6_IRQ_SIGNAL_MASK       0x20000000UL
#define SYS_MCP6_IRQ_SIGNAL_SHIFT      29
#define SYS_MCP6_IRQ_SIGNAL_SIGNED     0

#define SYS_MCP6_IRQ_WAIT_MASK         0x40000000UL
#define SYS_MCP6_IRQ_WAIT_SHIFT        30
#define SYS_MCP6_IRQ_WAIT_SIGNED       0

#define SYS_MCP6_IRQ_HALT_MASK         0x80000000UL
#define SYS_MCP6_IRQ_HALT_SHIFT        31
#define SYS_MCP6_IRQ_HALT_SIGNED       0

/* Register MCP_SYS_IRQCLEAR (REGMCP6REG) */
#define SYS_MCP6_IRQCLEAR              0x0018
#define ABS_SYS_MCP6_IRQCLEAR          0x02008018UL

#define SYS_MCP6_RST_AFIFOUFLOW_MASK   0x00800000UL
#define SYS_MCP6_RST_AFIFOUFLOW_SHIFT  23
#define SYS_MCP6_RST_AFIFOUFLOW_SIGNED 0

#define SYS_MCP6_RST_AFIFOOFLOW_MASK   0x01000000UL
#define SYS_MCP6_RST_AFIFOOFLOW_SHIFT  24
#define SYS_MCP6_RST_AFIFOOFLOW_SIGNED 0

#define SYS_MCP6_RST_STACKUFLOW_MASK   0x02000000UL
#define SYS_MCP6_RST_STACKUFLOW_SHIFT  25
#define SYS_MCP6_RST_STACKUFLOW_SIGNED 0

#define SYS_MCP6_RST_STACKOFLOW_MASK   0x04000000UL
#define SYS_MCP6_RST_STACKOFLOW_SHIFT  26
#define SYS_MCP6_RST_STACKOFLOW_SIGNED 0

#define SYS_MCP6_RST_EVENT_MASK        0x10000000UL
#define SYS_MCP6_RST_EVENT_SHIFT       28
#define SYS_MCP6_RST_EVENT_SIGNED      0

#define SYS_MCP6_RST_SIGNAL_MASK       0x20000000UL
#define SYS_MCP6_RST_SIGNAL_SHIFT      29
#define SYS_MCP6_RST_SIGNAL_SIGNED     0

#define SYS_MCP6_RST_WAIT_MASK         0x40000000UL
#define SYS_MCP6_RST_WAIT_SHIFT        30
#define SYS_MCP6_RST_WAIT_SIGNED       0

#define SYS_MCP6_RST_HALT_MASK         0x80000000UL
#define SYS_MCP6_RST_HALT_SHIFT        31
#define SYS_MCP6_RST_HALT_SIGNED       0

/* Register MCP_SYS_DBG_ENAB (REGMCP6REG) */
#define SYS_MCP6_DBG_ENAB     0x0090
#define ABS_SYS_MCP6_DBG_ENAB 0x02008090UL

#define SYS_MCP6_DBGEN_MASK   0x00000001UL
#define SYS_MCP6_DBGEN_SHIFT  0
#define SYS_MCP6_DBGEN_SIGNED 0

/* Register MCP_SYS_SING_STEP (REGMCP6REG) */
#define SYS_MCP6_SING_STEP     0x0094
#define ABS_SYS_MCP6_SING_STEP 0x02008094UL

#define SYS_MCP6_STEP_MASK     0xFFFFFFFFUL
#define SYS_MCP6_STEP_SHIFT    0
#define SYS_MCP6_STEP_SIGNED   0

/* Register MCP_SYS_CYCLE_CNT (REGMCP6REG) */
#define SYS_MCP6_CYCLE_CNT     0x0098
#define ABS_SYS_MCP6_CYCLE_CNT 0x02008098UL

#define SYS_MCP6_COUNT_MASK    0x000FFFFFUL
#define SYS_MCP6_COUNT_SHIFT   0
#define SYS_MCP6_COUNT_SIGNED  0

/* Register MCP_SYS_ISSUE_CNT (REGMCP6REG) */
#define SYS_MCP6_ISSUE_CNT     0x009C
#define ABS_SYS_MCP6_ISSUE_CNT 0x0200809CUL

#define SYS_MCP6_ISSUE_MASK    0x000FFFFFUL
#define SYS_MCP6_ISSUE_SHIFT   0
#define SYS_MCP6_ISSUE_SIGNED  0

/* Register MCP_SYS_REG_RDEN (REGMCP6REG) */
#define SYS_MCP6_REG_RDEN       0x0100
#define ABS_SYS_MCP6_REG_RDEN   0x02008100UL

#define SYS_MCP6_REGRDEN_MASK   0x00000001UL
#define SYS_MCP6_REGRDEN_SHIFT  0
#define SYS_MCP6_REGRDEN_SIGNED 0

/* Register MCP_SYS_REG_WREN (REGMCP6REG) */
#define SYS_MCP6_REG_WREN       0x0104
#define ABS_SYS_MCP6_REG_WREN   0x02008104UL

#define SYS_MCP6_REGWREN_MASK   0x00000001UL
#define SYS_MCP6_REGWREN_SHIFT  0
#define SYS_MCP6_REGWREN_SIGNED 0

/* Register MCP_SYS_REG_A_ADDR (REGMCP6REG) */
#define SYS_MCP6_REG_A_ADDR      0x0108
#define ABS_SYS_MCP6_REG_A_ADDR  0x02008108UL

#define SYS_MCP6_REGAADDR_MASK   0x0000003FUL
#define SYS_MCP6_REGAADDR_SHIFT  0
#define SYS_MCP6_REGAADDR_SIGNED 0

/* Register MCP_SYS_REG_D_ADDR (REGMCP6REG) */
#define SYS_MCP6_REG_D_ADDR      0x010C
#define ABS_SYS_MCP6_REG_D_ADDR  0x0200810CUL

#define SYS_MCP6_REGDADDR_MASK   0x0000003FUL
#define SYS_MCP6_REGDADDR_SHIFT  0
#define SYS_MCP6_REGDADDR_SIGNED 0

/* Register MCP_SYS_REG_DP_ADDR (REGMCP6REG) */
#define SYS_MCP6_REG_DP_ADDR      0x0110
#define ABS_SYS_MCP6_REG_DP_ADDR  0x02008110UL

#define SYS_MCP6_REGDPADDR_MASK   0x0000007FUL
#define SYS_MCP6_REGDPADDR_SHIFT  0
#define SYS_MCP6_REGDPADDR_SIGNED 0

/* Register MCP_SYS_REG_A_DATA (REGMCP6REG) */
#define SYS_MCP6_REG_A_DATA      0x0114
#define ABS_SYS_MCP6_REG_A_DATA  0x02008114UL

#define SYS_MCP6_REGADATA_MASK   0x00FFFFFFUL
#define SYS_MCP6_REGADATA_SHIFT  0
#define SYS_MCP6_REGADATA_SIGNED 0

/* Register MCP_SYS_REG_D_DATA (REGMCP6REG) */
#define SYS_MCP6_REG_D_DATA      0x0118
#define ABS_SYS_MCP6_REG_D_DATA  0x02008118UL

#define SYS_MCP6_REGDDATA_MASK   0xFFFFFFF0UL
#define SYS_MCP6_REGDDATA_SHIFT  4
#define SYS_MCP6_REGDDATA_SIGNED 0

/* Register MCP_SYS_REG_DP_DATA (REGMCP6REG) */
#define SYS_MCP6_REG_DP_DATA      0x011C
#define ABS_SYS_MCP6_REG_DP_DATA  0x0200811CUL

#define SYS_MCP6_REGDPDATA_MASK   0xFFFFFFF0UL
#define SYS_MCP6_REGDPDATA_SHIFT  4
#define SYS_MCP6_REGDPDATA_SIGNED 0

/* Register MCP_SYS_REG_STACK_ADDR (REGMCP6REG) */
#define SYS_MCP6_REG_STACK_ADDR      0x0120
#define ABS_SYS_MCP6_REG_STACK_ADDR  0x02008120UL

#define SYS_MCP6_REGSTACKADDR_MASK   0x00000007UL
#define SYS_MCP6_REGSTACKADDR_SHIFT  0
#define SYS_MCP6_REGSTACKADDR_SIGNED 0

/* Register MCP_SYS_REG_STACK_PC_DATA (REGMCP6REG) */
#define SYS_MCP6_REG_STACK_PC_DATA     0x0124
#define ABS_SYS_MCP6_REG_STACK_PC_DATA 0x02008124UL

#define SYS_MCP6_REGSTACKPCDATA_MASK   0x00000FFFUL
#define SYS_MCP6_REGSTACKPCDATA_SHIFT  0
#define SYS_MCP6_REGSTACKPCDATA_SIGNED 0

/* Register MCP_SYS_REG_STACK_ARG_DATA (REGMCP6REG) */
#define SYS_MCP6_REG_STACK_ARG_DATA     0x0128
#define ABS_SYS_MCP6_REG_STACK_ARG_DATA 0x02008128UL

#define SYS_MCP6_REGSTACKARGDATA_MASK   0x00FFFFFFUL
#define SYS_MCP6_REGSTACKARGDATA_SHIFT  0
#define SYS_MCP6_REGSTACKARGDATA_SIGNED 0

/* Register MCP_SYS_REG_STACK_STATUS (REGMCP6REG) */
#define SYS_MCP6_REG_STACK_STATUS     0x012C
#define ABS_SYS_MCP6_REG_STACK_STATUS 0x0200812CUL

#define SYS_MCP6_TOP_OF_STACK_MASK    0x00000007UL
#define SYS_MCP6_TOP_OF_STACK_SHIFT   0
#define SYS_MCP6_TOP_OF_STACK_SIGNED  0

#define SYS_MCP6_STACK_USED_MASK      0x000F0000UL
#define SYS_MCP6_STACK_USED_SHIFT     16
#define SYS_MCP6_STACK_USED_SIGNED    0

/* Register MCP_SYS_REG_STACK_INTSTAT (REGMCP6REG) */
#define SYS_MCP6_REG_STACK_INTSTAT     0x0130
#define ABS_SYS_MCP6_REG_STACK_INTSTAT 0x02008130UL

#define SYS_MCP6_REGSTACKINT_EN_MASK   0x00000001UL
#define SYS_MCP6_REGSTACKINT_EN_SHIFT  0
#define SYS_MCP6_REGSTACKINT_EN_SIGNED 0

#define SYS_MCP6_REGSTACKILEVEL_MASK   0x0000000EUL
#define SYS_MCP6_REGSTACKILEVEL_SHIFT  1
#define SYS_MCP6_REGSTACKILEVEL_SIGNED 0

#define SYS_MCP6_REGSTACKISTAT_MASK    0x00000010UL
#define SYS_MCP6_REGSTACKISTAT_SHIFT   4
#define SYS_MCP6_REGSTACKISTAT_SIGNED  0

#define SYS_MCP6_REGSTACKWAIT_MASK     0x00000020UL
#define SYS_MCP6_REGSTACKWAIT_SHIFT    5
#define SYS_MCP6_REGSTACKWAIT_SIGNED   0

/* Register MCP_SYS_AFIFO_DEBUG (REGMCP6REG) */
#define SYS_MCP6_AFIFO_DEBUG        0x0138
#define ABS_SYS_MCP6_AFIFO_DEBUG    0x02008138UL

#define SYS_MCP6_AFIFO_COUNT_MASK   0x00000007UL
#define SYS_MCP6_AFIFO_COUNT_SHIFT  0
#define SYS_MCP6_AFIFO_COUNT_SIGNED 0

/* Register MCP_SYS_WAIT_CNT (REGMCP6REG) */
#define SYS_MCP6_WAIT_CNT     0x013C
#define ABS_SYS_MCP6_WAIT_CNT 0x0200813CUL

#define SYS_MCP6_WAITS_MASK   0x000FFFFFUL
#define SYS_MCP6_WAITS_SHIFT  0
#define SYS_MCP6_WAITS_SIGNED 0

/* Register MCP_SYS_INT_DEBUG (REGMCP6REG) */
#define SYS_MCP6_INT_DEBUG          0x0140
#define ABS_SYS_MCP6_INT_DEBUG      0x02008140UL

#define SYS_MCP6_INT_HOLDOFF_MASK   0x0000000FUL
#define SYS_MCP6_INT_HOLDOFF_SHIFT  0
#define SYS_MCP6_INT_HOLDOFF_SIGNED 0

/* Register MCP_SYS_BREAK_POINT (REGMCP6REG) */
#define SYS_MCP6_BREAK_POINT       0x0180
#define ABS_SYS_MCP6_BREAK_POINT   0x02008180UL

#define SYS_MCP6_BREAKPOINT_MASK   0x00000FFFUL
#define SYS_MCP6_BREAKPOINT_SHIFT  0
#define SYS_MCP6_BREAKPOINT_SIGNED 0

#define SYS_MCP6_BREAKSET_MASK     0x80000000UL
#define SYS_MCP6_BREAKSET_SHIFT    31
#define SYS_MCP6_BREAKSET_SIGNED   0

/* Register MCP_SYS_BREAK2_POINT (REGMCP6REG) */
#define SYS_MCP6_BREAK2_POINT       0x0184
#define ABS_SYS_MCP6_BREAK2_POINT   0x02008184UL

#define SYS_MCP6_BREAK2POINT_MASK   0x00000FFFUL
#define SYS_MCP6_BREAK2POINT_SHIFT  0
#define SYS_MCP6_BREAK2POINT_SIGNED 0

#define SYS_MCP6_BREAK2SET_MASK     0x80000000UL
#define SYS_MCP6_BREAK2SET_SHIFT    31
#define SYS_MCP6_BREAK2SET_SIGNED   0

/* Register MCP_SYS_BREAK3_POINT (REGMCP6REG) */
#define SYS_MCP6_BREAK3_POINT       0x0188
#define ABS_SYS_MCP6_BREAK3_POINT   0x02008188UL

#define SYS_MCP6_BREAK3POINT_MASK   0x00000FFFUL
#define SYS_MCP6_BREAK3POINT_SHIFT  0
#define SYS_MCP6_BREAK3POINT_SIGNED 0

#define SYS_MCP6_BREAK3SET_MASK     0x80000000UL
#define SYS_MCP6_BREAK3SET_SHIFT    31
#define SYS_MCP6_BREAK3SET_SIGNED   0

/* Register MCP_SYS_BREAK4_POINT (REGMCP6REG) */
#define SYS_MCP6_BREAK4_POINT       0x018C
#define ABS_SYS_MCP6_BREAK4_POINT   0x0200818CUL

#define SYS_MCP6_BREAK4POINT_MASK   0x00000FFFUL
#define SYS_MCP6_BREAK4POINT_SHIFT  0
#define SYS_MCP6_BREAK4POINT_SIGNED 0

#define SYS_MCP6_BREAK4SET_MASK     0x80000000UL
#define SYS_MCP6_BREAK4SET_SHIFT    31
#define SYS_MCP6_BREAK4SET_SIGNED   0

/* Register MCP_SYS_CSTRCTRL (REGMCP6REG) */
#define SYS_MCP6_CSTRCTRL          0x0200
#define ABS_SYS_MCP6_CSTRCTRL      0x02008200UL

#define SYS_MCP6_CSTR_ADDR_MASK    0x00000FFFUL
#define SYS_MCP6_CSTR_ADDR_SHIFT   0
#define SYS_MCP6_CSTR_ADDR_SIGNED  0

#define SYS_MCP6_CSTR_READY_MASK   0x80000000UL
#define SYS_MCP6_CSTR_READY_SHIFT  31
#define SYS_MCP6_CSTR_READY_SIGNED 0

/* Register MCP_SYS_CSTRPRT0 (REGMCP6REG) */
#define SYS_MCP6_CSTRPRT0         0x0204
#define ABS_SYS_MCP6_CSTRPRT0     0x02008204UL

#define SYS_MCP6_CSTR_DAT0_MASK   0xFFFFFFFFUL
#define SYS_MCP6_CSTR_DAT0_SHIFT  0
#define SYS_MCP6_CSTR_DAT0_SIGNED 0

/* Register MCP_SYS_CSTRPRT1 (REGMCP6REG) */
#define SYS_MCP6_CSTRPRT1         0x0208
#define ABS_SYS_MCP6_CSTRPRT1     0x02008208UL

#define SYS_MCP6_CSTR_DAT1_MASK   0xFFFFFFFFUL
#define SYS_MCP6_CSTR_DAT1_SHIFT  0
#define SYS_MCP6_CSTR_DAT1_SIGNED 0

/* Register MCP_SYS_CSTRPRT2 (REGMCP6REG) */
#define SYS_MCP6_CSTRPRT2         0x020C
#define ABS_SYS_MCP6_CSTRPRT2     0x0200820CUL

#define SYS_MCP6_CSTR_DAT2_MASK   0xFFFFFFFFUL
#define SYS_MCP6_CSTR_DAT2_SHIFT  0
#define SYS_MCP6_CSTR_DAT2_SIGNED 0

/* Register MCP_SYS_CSTRDAT32 (REGMCP6REG) */
#define SYS_MCP6_CSTRDAT32            0x0218
#define ABS_SYS_MCP6_CSTRDAT32        0x02008218UL

#define SYS_MCP6_CSTR_DMADAT32_MASK   0xFFFFFFFFUL
#define SYS_MCP6_CSTR_DMADAT32_SHIFT  0
#define SYS_MCP6_CSTR_DMADAT32_SIGNED 0

/* Register MCP_SYS_CSTR_PC (REGMCP6REG) */
#define SYS_MCP6_CSTR_PC        0x0220
#define ABS_SYS_MCP6_CSTR_PC    0x02008220UL

#define SYS_MCP6_CSTR_PC_MASK   0x00000FFFUL
#define SYS_MCP6_CSTR_PC_SHIFT  0
#define SYS_MCP6_CSTR_PC_SIGNED 0

/* Register MCP_SYS_RTT_FLOW_TRACE_CAPTURE_CTRL (REGMCP6REG) */
#define SYS_MCP6_RTT_FLOW_TRACE_CAPTURE_CTRL                 0x0E30
#define ABS_SYS_MCP6_RTT_FLOW_TRACE_CAPTURE_CTRL             0x02008E30UL

#define SYS_MCP6_HOST_RTT_FLOW_CAP_CTRL0_MASK                0x00000003UL
#define SYS_MCP6_HOST_RTT_FLOW_CAP_CTRL0_SHIFT               0
#define SYS_MCP6_HOST_RTT_FLOW_CAP_CTRL0_SIGNED              0

#define SYS_MCP6_HOST_RTT_FLOW_CAP_CTRL1_MASK                0x0000000CUL
#define SYS_MCP6_HOST_RTT_FLOW_CAP_CTRL1_SHIFT               2
#define SYS_MCP6_HOST_RTT_FLOW_CAP_CTRL1_SIGNED              0

#define SYS_MCP6_HOST_RTT_FLOW_CAP_CTRL2_MASK                0x00000030UL
#define SYS_MCP6_HOST_RTT_FLOW_CAP_CTRL2_SHIFT               4
#define SYS_MCP6_HOST_RTT_FLOW_CAP_CTRL2_SIGNED              0

#define SYS_MCP6_HOST_RTT_FLOW_CAP_CTRL3_MASK                0x000000C0UL
#define SYS_MCP6_HOST_RTT_FLOW_CAP_CTRL3_SHIFT               6
#define SYS_MCP6_HOST_RTT_FLOW_CAP_CTRL3_SIGNED              0

#define SYS_MCP6_HOST_RTT_FLOW_CAP_CTRL4_MASK                0x00000300UL
#define SYS_MCP6_HOST_RTT_FLOW_CAP_CTRL4_SHIFT               8
#define SYS_MCP6_HOST_RTT_FLOW_CAP_CTRL4_SIGNED              0

#define SYS_MCP6_HOST_RTT_FLOW_CAP_CTRL5_MASK                0x00000C00UL
#define SYS_MCP6_HOST_RTT_FLOW_CAP_CTRL5_SHIFT               10
#define SYS_MCP6_HOST_RTT_FLOW_CAP_CTRL5_SIGNED              0

#define SYS_MCP6_HOST_RTT_FLOW_A_TRACE_CAP_FREE_MASK         0x00001000UL
#define SYS_MCP6_HOST_RTT_FLOW_A_TRACE_CAP_FREE_SHIFT        12
#define SYS_MCP6_HOST_RTT_FLOW_A_TRACE_CAP_FREE_SIGNED       0

#define SYS_MCP6_HOST_RTT_FLOW_B_TRACE_CAP_FREE_MASK         0x00002000UL
#define SYS_MCP6_HOST_RTT_FLOW_B_TRACE_CAP_FREE_SHIFT        13
#define SYS_MCP6_HOST_RTT_FLOW_B_TRACE_CAP_FREE_SIGNED       0

#define SYS_MCP6_HOST_RTT_FLOW_A_TRACE_CAP_CNT1_FULL_MASK    0x00004000UL
#define SYS_MCP6_HOST_RTT_FLOW_A_TRACE_CAP_CNT1_FULL_SHIFT   14
#define SYS_MCP6_HOST_RTT_FLOW_A_TRACE_CAP_CNT1_FULL_SIGNED  0

#define SYS_MCP6_HOST_RTT_FLOW_B_TRACE_CAP_CNT23_FULL_MASK   0x00008000UL
#define SYS_MCP6_HOST_RTT_FLOW_B_TRACE_CAP_CNT23_FULL_SHIFT  15
#define SYS_MCP6_HOST_RTT_FLOW_B_TRACE_CAP_CNT23_FULL_SIGNED 0

/* Register MCP_SYS_RTT_TRIG_EVENT_WAIT_CYCLES (REGMCP6REG) */
#define SYS_MCP6_RTT_TRIG_EVENT_WAIT_CYCLES         0x0E34
#define ABS_SYS_MCP6_RTT_TRIG_EVENT_WAIT_CYCLES     0x02008E34UL

#define SYS_MCP6_HOST_RTT_TRIG_EVNT_WAIT_CYC_MASK   0xFFFFFFFFUL
#define SYS_MCP6_HOST_RTT_TRIG_EVNT_WAIT_CYC_SHIFT  0
#define SYS_MCP6_HOST_RTT_TRIG_EVNT_WAIT_CYC_SIGNED 0

/* Register MCP_SYS_RTT_PC_SYNC (REGMCP6REG) */
#define SYS_MCP6_RTT_PC_SYNC             0x0E3C
#define ABS_SYS_MCP6_RTT_PC_SYNC         0x02008E3CUL

#define SYS_MCP6_PC_SYNC_DATA_SEL_MASK   0x0000001FUL
#define SYS_MCP6_PC_SYNC_DATA_SEL_SHIFT  0
#define SYS_MCP6_PC_SYNC_DATA_SEL_SIGNED 0

#define SYS_MCP6_PC_SYNC_ADDR_SEL_MASK   0x000001E0UL
#define SYS_MCP6_PC_SYNC_ADDR_SEL_SHIFT  5
#define SYS_MCP6_PC_SYNC_ADDR_SEL_SIGNED 0

/* Register MCP_SYS_RTT_SYS_COMP0 (REGMCP6REG) */
#define SYS_MCP6_RTT_SYS_COMP0            0x0E40
#define ABS_SYS_MCP6_RTT_SYS_COMP0        0x02008E40UL

#define SYS_MCP6_SYSBUS_COMP_MASK0_MASK   0xFFFFFFFFUL
#define SYS_MCP6_SYSBUS_COMP_MASK0_SHIFT  0
#define SYS_MCP6_SYSBUS_COMP_MASK0_SIGNED 0

/* Register MCP_SYS_RTT_SYS_COMP1 (REGMCP6REG) */
#define SYS_MCP6_RTT_SYS_COMP1            0x0E44
#define ABS_SYS_MCP6_RTT_SYS_COMP1        0x02008E44UL

#define SYS_MCP6_SYSBUS_COMP_DATA0_MASK   0xFFFFFFFFUL
#define SYS_MCP6_SYSBUS_COMP_DATA0_SHIFT  0
#define SYS_MCP6_SYSBUS_COMP_DATA0_SIGNED 0

/* Register MCP_SYS_RTT_SYS_COMP2 (REGMCP6REG) */
#define SYS_MCP6_RTT_SYS_COMP2            0x0E48
#define ABS_SYS_MCP6_RTT_SYS_COMP2        0x02008E48UL

#define SYS_MCP6_SYSBUS_COMP_ADDR0_MASK   0x000003FFUL
#define SYS_MCP6_SYSBUS_COMP_ADDR0_SHIFT  0
#define SYS_MCP6_SYSBUS_COMP_ADDR0_SIGNED 0

#define SYS_MCP6_SYSBUS_COMP_RNW0_MASK    0x80000000UL
#define SYS_MCP6_SYSBUS_COMP_RNW0_SHIFT   31
#define SYS_MCP6_SYSBUS_COMP_RNW0_SIGNED  0

/* Register MCP_SYS_RTT_SYS_COMP3 (REGMCP6REG) */
#define SYS_MCP6_RTT_SYS_COMP3            0x0E4C
#define ABS_SYS_MCP6_RTT_SYS_COMP3        0x02008E4CUL

#define SYS_MCP6_SYSBUS_COMP_MASK1_MASK   0xFFFFFFFFUL
#define SYS_MCP6_SYSBUS_COMP_MASK1_SHIFT  0
#define SYS_MCP6_SYSBUS_COMP_MASK1_SIGNED 0

/* Register MCP_SYS_RTT_SYS_COMP4 (REGMCP6REG) */
#define SYS_MCP6_RTT_SYS_COMP4            0x0E50
#define ABS_SYS_MCP6_RTT_SYS_COMP4        0x02008E50UL

#define SYS_MCP6_SYSBUS_COMP_DATA1_MASK   0xFFFFFFFFUL
#define SYS_MCP6_SYSBUS_COMP_DATA1_SHIFT  0
#define SYS_MCP6_SYSBUS_COMP_DATA1_SIGNED 0

/* Register MCP_SYS_RTT_SYS_COMP5 (REGMCP6REG) */
#define SYS_MCP6_RTT_SYS_COMP5            0x0E54
#define ABS_SYS_MCP6_RTT_SYS_COMP5        0x02008E54UL

#define SYS_MCP6_SYSBUS_COMP_ADDR1_MASK   0x000003FFUL
#define SYS_MCP6_SYSBUS_COMP_ADDR1_SHIFT  0
#define SYS_MCP6_SYSBUS_COMP_ADDR1_SIGNED 0

#define SYS_MCP6_SYSBUS_COMP_RNW1_MASK    0x80000000UL
#define SYS_MCP6_SYSBUS_COMP_RNW1_SHIFT   31
#define SYS_MCP6_SYSBUS_COMP_RNW1_SIGNED  0

/* Register MCP_SYS_RTT_SYS_TRACE_CTRL (REGMCP6REG) */
#define SYS_MCP6_RTT_SYS_TRACE_CTRL                       0x0E58
#define ABS_SYS_MCP6_RTT_SYS_TRACE_CTRL                   0x02008E58UL

#define SYS_MCP6_HOST_SYS_RTT_TRACE_BUF_CTRL_MASK         0x00000003UL
#define SYS_MCP6_HOST_SYS_RTT_TRACE_BUF_CTRL_SHIFT        0
#define SYS_MCP6_HOST_SYS_RTT_TRACE_BUF_CTRL_SIGNED       0

#define SYS_MCP6_HOST_SYS_RTT_GLOBAL_EN_MASK              0x00000004UL
#define SYS_MCP6_HOST_SYS_RTT_GLOBAL_EN_SHIFT             2
#define SYS_MCP6_HOST_SYS_RTT_GLOBAL_EN_SIGNED            0

#define SYS_MCP6_HOST_SYS_RTT_TRACE_RAM_INTERLEAVE_MASK   0x00000008UL
#define SYS_MCP6_HOST_SYS_RTT_TRACE_RAM_INTERLEAVE_SHIFT  3
#define SYS_MCP6_HOST_SYS_RTT_TRACE_RAM_INTERLEAVE_SIGNED 0

/* Register MCP_SYS_RTT_SYS_TRACE_BUF_STATE1 (REGMCP6REG) */
#define SYS_MCP6_RTT_SYS_TRACE_BUF_STATE1                 0x0E5C
#define ABS_SYS_MCP6_RTT_SYS_TRACE_BUF_STATE1             0x02008E5CUL

#define SYS_MCP6_HOST_ACC_RTT_TRACE_BUF_COUNT_MASK        0x000000FFUL
#define SYS_MCP6_HOST_ACC_RTT_TRACE_BUF_COUNT_SHIFT       0
#define SYS_MCP6_HOST_ACC_RTT_TRACE_BUF_COUNT_SIGNED      0

#define SYS_MCP6_HOST_ACC_RTT_TRACE_BUF_FIFO_COUNT_MASK   0x001F0000UL
#define SYS_MCP6_HOST_ACC_RTT_TRACE_BUF_FIFO_COUNT_SHIFT  16
#define SYS_MCP6_HOST_ACC_RTT_TRACE_BUF_FIFO_COUNT_SIGNED 0

/* Register MCP_SYS_RTT_SYS_TRACE_BUF_STATE2 (REGMCP6REG) */
#define SYS_MCP6_RTT_SYS_TRACE_BUF_STATE2        0x0E60
#define ABS_SYS_MCP6_RTT_SYS_TRACE_BUF_STATE2    0x02008E60UL

#define SYS_MCP6_SYSBUS_TRACE_BUF_RD_PNTR_MASK   0x000000FFUL
#define SYS_MCP6_SYSBUS_TRACE_BUF_RD_PNTR_SHIFT  0
#define SYS_MCP6_SYSBUS_TRACE_BUF_RD_PNTR_SIGNED 0

#define SYS_MCP6_SYSBUS_TRACE_BUF_WR_PNTR_MASK   0x00FF0000UL
#define SYS_MCP6_SYSBUS_TRACE_BUF_WR_PNTR_SHIFT  16
#define SYS_MCP6_SYSBUS_TRACE_BUF_WR_PNTR_SIGNED 0

/* Register MCP_SYS_RTT_SYS_TRACE_BUF_DATA (REGMCP6REG) */
#define SYS_MCP6_RTT_SYS_TRACE_BUF_DATA       0x0E64
#define ABS_SYS_MCP6_RTT_SYS_TRACE_BUF_DATA   0x02008E64UL

#define SYS_MCP6_SYSBUS_TRACE_BUF_DATA_MASK   0xFFFFFFFFUL
#define SYS_MCP6_SYSBUS_TRACE_BUF_DATA_SHIFT  0
#define SYS_MCP6_SYSBUS_TRACE_BUF_DATA_SIGNED 0

/* Register MCP_SYS_RTT_COUNT0_CTRL (REGMCP6REG) */
#define SYS_MCP6_RTT_COUNT0_CTRL                   0x0E68
#define ABS_SYS_MCP6_RTT_COUNT0_CTRL               0x02008E68UL

#define SYS_MCP6_HOST_RTT_COUNT0_EVNT0_CTRL_MASK   0x0000000FUL
#define SYS_MCP6_HOST_RTT_COUNT0_EVNT0_CTRL_SHIFT  0
#define SYS_MCP6_HOST_RTT_COUNT0_EVNT0_CTRL_SIGNED 0

#define SYS_MCP6_HOST_RTT_COUNT0_EVNT1_CTRL_MASK   0x00000030UL
#define SYS_MCP6_HOST_RTT_COUNT0_EVNT1_CTRL_SHIFT  4
#define SYS_MCP6_HOST_RTT_COUNT0_EVNT1_CTRL_SIGNED 0

/* Register MCP_SYS_RTT_COUNT1_CTRL (REGMCP6REG) */
#define SYS_MCP6_RTT_COUNT1_CTRL                   0x0E6C
#define ABS_SYS_MCP6_RTT_COUNT1_CTRL               0x02008E6CUL

#define SYS_MCP6_HOST_RTT_COUNT1_EVNT0_CTRL_MASK   0x0000000FUL
#define SYS_MCP6_HOST_RTT_COUNT1_EVNT0_CTRL_SHIFT  0
#define SYS_MCP6_HOST_RTT_COUNT1_EVNT0_CTRL_SIGNED 0

#define SYS_MCP6_HOST_RTT_COUNT1_EVNT1_CTRL_MASK   0x00000030UL
#define SYS_MCP6_HOST_RTT_COUNT1_EVNT1_CTRL_SHIFT  4
#define SYS_MCP6_HOST_RTT_COUNT1_EVNT1_CTRL_SIGNED 0

/* Register MCP_SYS_RTT_COUNT2_CTRL (REGMCP6REG) */
#define SYS_MCP6_RTT_COUNT2_CTRL                   0x0E70
#define ABS_SYS_MCP6_RTT_COUNT2_CTRL               0x02008E70UL

#define SYS_MCP6_HOST_RTT_COUNT2_EVNT0_CTRL_MASK   0x0000000FUL
#define SYS_MCP6_HOST_RTT_COUNT2_EVNT0_CTRL_SHIFT  0
#define SYS_MCP6_HOST_RTT_COUNT2_EVNT0_CTRL_SIGNED 0

#define SYS_MCP6_HOST_RTT_COUNT2_EVNT1_CTRL_MASK   0x00000030UL
#define SYS_MCP6_HOST_RTT_COUNT2_EVNT1_CTRL_SHIFT  4
#define SYS_MCP6_HOST_RTT_COUNT2_EVNT1_CTRL_SIGNED 0

/* Register MCP_SYS_RTT_FSM_STRT_EVNT (REGMCP6REG) */
#define SYS_MCP6_RTT_FSM_STRT_EVNT             0x0E74
#define ABS_SYS_MCP6_RTT_FSM_STRT_EVNT         0x02008E74UL

#define SYS_MCP6_HOST_RTT_FSM_STRT_EVNT_MASK   0x0000000FUL
#define SYS_MCP6_HOST_RTT_FSM_STRT_EVNT_SHIFT  0
#define SYS_MCP6_HOST_RTT_FSM_STRT_EVNT_SIGNED 0

/* Register MCP_SYS_RTT_FSM_SYNC_EVNT (REGMCP6REG) */
#define SYS_MCP6_RTT_FSM_SYNC_EVNT             0x0E78
#define ABS_SYS_MCP6_RTT_FSM_SYNC_EVNT         0x02008E78UL

#define SYS_MCP6_HOST_RTT_FSM_SYNC_EVNT_MASK   0x0000000FUL
#define SYS_MCP6_HOST_RTT_FSM_SYNC_EVNT_SHIFT  0
#define SYS_MCP6_HOST_RTT_FSM_SYNC_EVNT_SIGNED 0

/* Register MCP_SYS_RTT_FSM_TRIG_EVNT (REGMCP6REG) */
#define SYS_MCP6_RTT_FSM_TRIG_EVNT                     0x0E7C
#define ABS_SYS_MCP6_RTT_FSM_TRIG_EVNT                 0x02008E7CUL

#define SYS_MCP6_HOST_RTT_FSM_TRIG_EVNT_MASK           0x0000001FUL
#define SYS_MCP6_HOST_RTT_FSM_TRIG_EVNT_SHIFT          0
#define SYS_MCP6_HOST_RTT_FSM_TRIG_EVNT_SIGNED         0

#define SYS_MCP6_HOST_RTT_TRIG_SYNC_EVNT_PASSED_MASK   0x01FFFFE0UL
#define SYS_MCP6_HOST_RTT_TRIG_SYNC_EVNT_PASSED_SHIFT  5
#define SYS_MCP6_HOST_RTT_TRIG_SYNC_EVNT_PASSED_SIGNED 0

/* Register MCP_SYS_RTT_FSM_CAP_ENABLE (REGMCP6REG) */
#define SYS_MCP6_RTT_FSM_CAP_ENABLE          0x0E80
#define ABS_SYS_MCP6_RTT_FSM_CAP_ENABLE      0x02008E80UL

#define SYS_MCP6_HOST_RTT_FSM_CAP_EN0_MASK   0x00000001UL
#define SYS_MCP6_HOST_RTT_FSM_CAP_EN0_SHIFT  0
#define SYS_MCP6_HOST_RTT_FSM_CAP_EN0_SIGNED 0

#define SYS_MCP6_HOST_RTT_FSM_CAP_EN1_MASK   0x00000006UL
#define SYS_MCP6_HOST_RTT_FSM_CAP_EN1_SHIFT  1
#define SYS_MCP6_HOST_RTT_FSM_CAP_EN1_SIGNED 0

/* Register MCP_SYS_RTT_FSM_CNT_ENABLE (REGMCP6REG) */
#define SYS_MCP6_RTT_FSM_CNT_ENABLE             0x0E88
#define ABS_SYS_MCP6_RTT_FSM_CNT_ENABLE         0x02008E88UL

#define SYS_MCP6_HOST_RTT_FSM_CNT_ENABLE_MASK   0x0000000FUL
#define SYS_MCP6_HOST_RTT_FSM_CNT_ENABLE_SHIFT  0
#define SYS_MCP6_HOST_RTT_FSM_CNT_ENABLE_SIGNED 0

/* Register MCP_SYS_RTT_FSM_CNT_DISABLE (REGMCP6REG) */
#define SYS_MCP6_RTT_FSM_CNT_DISABLE             0x0E8C
#define ABS_SYS_MCP6_RTT_FSM_CNT_DISABLE         0x02008E8CUL

#define SYS_MCP6_HOST_RTT_FSM_CNT_DISABLE_MASK   0x0000000FUL
#define SYS_MCP6_HOST_RTT_FSM_CNT_DISABLE_SHIFT  0
#define SYS_MCP6_HOST_RTT_FSM_CNT_DISABLE_SIGNED 0

/* Register MCP_SYS_RTT_FSM_CAP_COUNT (REGMCP6REG) */
#define SYS_MCP6_RTT_FSM_CAP_COUNT             0x0E90
#define ABS_SYS_MCP6_RTT_FSM_CAP_COUNT         0x02008E90UL

#define SYS_MCP6_HOST_RTT_FSM_CAP_COUNT_MASK   0x000FFFFFUL
#define SYS_MCP6_HOST_RTT_FSM_CAP_COUNT_SHIFT  0
#define SYS_MCP6_HOST_RTT_FSM_CAP_COUNT_SIGNED 0

/* Register MCP_SYS_RTT_FSM_CTRL (REGMCP6REG) */
#define SYS_MCP6_RTT_FSM_CTRL                          0x0E94
#define ABS_SYS_MCP6_RTT_FSM_CTRL                      0x02008E94UL

#define SYS_MCP6_HOST_SYS_RTT_FSM_ACTIVATE_MASK        0x00000001UL
#define SYS_MCP6_HOST_SYS_RTT_FSM_ACTIVATE_SHIFT       0
#define SYS_MCP6_HOST_SYS_RTT_FSM_ACTIVATE_SIGNED      0

#define SYS_MCP6_HOST_SYS_RTT_FSM_STOP_MASK            0x00000002UL
#define SYS_MCP6_HOST_SYS_RTT_FSM_STOP_SHIFT           1
#define SYS_MCP6_HOST_SYS_RTT_FSM_STOP_SIGNED          0

#define SYS_MCP6_HOST_SYS_RTT_FSM_FIN_ON_TRIG_MASK     0x00000004UL
#define SYS_MCP6_HOST_SYS_RTT_FSM_FIN_ON_TRIG_SHIFT    2
#define SYS_MCP6_HOST_SYS_RTT_FSM_FIN_ON_TRIG_SIGNED   0

#define SYS_MCP6_HOST_SYS_RTT_FSM_FIN_ON_SYNC_MASK     0x00000008UL
#define SYS_MCP6_HOST_SYS_RTT_FSM_FIN_ON_SYNC_SHIFT    3
#define SYS_MCP6_HOST_SYS_RTT_FSM_FIN_ON_SYNC_SIGNED   0

#define SYS_MCP6_HOST_SYS_RTT_FSM_WAIT_FOR_SYNC_MASK   0x00000010UL
#define SYS_MCP6_HOST_SYS_RTT_FSM_WAIT_FOR_SYNC_SHIFT  4
#define SYS_MCP6_HOST_SYS_RTT_FSM_WAIT_FOR_SYNC_SIGNED 0

#define SYS_MCP6_HOST_SYS_RTT_FSM_SW_RESET_MASK        0x00000020UL
#define SYS_MCP6_HOST_SYS_RTT_FSM_SW_RESET_SHIFT       5
#define SYS_MCP6_HOST_SYS_RTT_FSM_SW_RESET_SIGNED      0

/* Register MCP_SYS_RTT_PC_COMP_MATCH0 (REGMCP6REG) */
#define SYS_MCP6_RTT_PC_COMP_MATCH0                   0x0E98
#define ABS_SYS_MCP6_RTT_PC_COMP_MATCH0               0x02008E98UL

#define SYS_MCP6_HOST_RTT_VALUE_PC_COMP_MATCH0_MASK   0x00000FFFUL
#define SYS_MCP6_HOST_RTT_VALUE_PC_COMP_MATCH0_SHIFT  0
#define SYS_MCP6_HOST_RTT_VALUE_PC_COMP_MATCH0_SIGNED 0

/* Register MCP_SYS_RTT_PC_COMP_MATCH1 (REGMCP6REG) */
#define SYS_MCP6_RTT_PC_COMP_MATCH1                   0x0E9C
#define ABS_SYS_MCP6_RTT_PC_COMP_MATCH1               0x02008E9CUL

#define SYS_MCP6_HOST_RTT_VALUE_PC_COMP_MATCH1_MASK   0x00000FFFUL
#define SYS_MCP6_HOST_RTT_VALUE_PC_COMP_MATCH1_SHIFT  0
#define SYS_MCP6_HOST_RTT_VALUE_PC_COMP_MATCH1_SIGNED 0

/* Register MCP_SYS_RTT_LOW_ADDR_COMP_MATCH0 (REGMCP6REG) */
#define SYS_MCP6_RTT_LOW_ADDR_COMP_MATCH0             0x0EA0
#define ABS_SYS_MCP6_RTT_LOW_ADDR_COMP_MATCH0         0x02008EA0UL

#define SYS_MCP6_HOST_RTT_LOW_ADDR_COMP_MATCH0_MASK   0x01FFFFFFUL
#define SYS_MCP6_HOST_RTT_LOW_ADDR_COMP_MATCH0_SHIFT  0
#define SYS_MCP6_HOST_RTT_LOW_ADDR_COMP_MATCH0_SIGNED 0

/* Register MCP_SYS_RTT_HIGH_ADDR_COMP_MATCH0 (REGMCP6REG) */
#define SYS_MCP6_RTT_HIGH_ADDR_COMP_MATCH0             0x0EA4
#define ABS_SYS_MCP6_RTT_HIGH_ADDR_COMP_MATCH0         0x02008EA4UL

#define SYS_MCP6_HOST_RTT_HIGH_ADDR_COMP_MATCH0_MASK   0x01FFFFFFUL
#define SYS_MCP6_HOST_RTT_HIGH_ADDR_COMP_MATCH0_SHIFT  0
#define SYS_MCP6_HOST_RTT_HIGH_ADDR_COMP_MATCH0_SIGNED 0

/* Register MCP_SYS_RTT_ADDR_COMP_CTRL (REGMCP6REG) */
#define SYS_MCP6_RTT_ADDR_COMP_CTRL               0x0EA8
#define ABS_SYS_MCP6_RTT_ADDR_COMP_CTRL           0x02008EA8UL

#define SYS_MCP6_HOST_RTT_ADDR_COMP_SEL_MASK      0x0000000FUL
#define SYS_MCP6_HOST_RTT_ADDR_COMP_SEL_SHIFT     0
#define SYS_MCP6_HOST_RTT_ADDR_COMP_SEL_SIGNED    0

#define SYS_MCP6_HOST_RTT_ADDR_COMP_RW0_MASK      0x00000010UL
#define SYS_MCP6_HOST_RTT_ADDR_COMP_RW0_SHIFT     4
#define SYS_MCP6_HOST_RTT_ADDR_COMP_RW0_SIGNED    0

#define SYS_MCP6_HOST_RTT_ADDR_COMP_PERIP0_MASK   0x00000020UL
#define SYS_MCP6_HOST_RTT_ADDR_COMP_PERIP0_SHIFT  5
#define SYS_MCP6_HOST_RTT_ADDR_COMP_PERIP0_SIGNED 0

#define SYS_MCP6_HOST_RTT_ADDR_COMP_RW1_MASK      0x00000040UL
#define SYS_MCP6_HOST_RTT_ADDR_COMP_RW1_SHIFT     6
#define SYS_MCP6_HOST_RTT_ADDR_COMP_RW1_SIGNED    0

#define SYS_MCP6_HOST_RTT_ADDR_COMP_PERIP1_MASK   0x00000080UL
#define SYS_MCP6_HOST_RTT_ADDR_COMP_PERIP1_SHIFT  7
#define SYS_MCP6_HOST_RTT_ADDR_COMP_PERIP1_SIGNED 0

/* Register MCP_SYS_RTT_LOW_ADDR_COMP_MATCH1 (REGMCP6REG) */
#define SYS_MCP6_RTT_LOW_ADDR_COMP_MATCH1             0x0EAC
#define ABS_SYS_MCP6_RTT_LOW_ADDR_COMP_MATCH1         0x02008EACUL

#define SYS_MCP6_HOST_RTT_LOW_ADDR_COMP_MATCH1_MASK   0x01FFFFFFUL
#define SYS_MCP6_HOST_RTT_LOW_ADDR_COMP_MATCH1_SHIFT  0
#define SYS_MCP6_HOST_RTT_LOW_ADDR_COMP_MATCH1_SIGNED 0

/* Register MCP_SYS_RTT_HIGH_ADDR_COMP_MATCH1 (REGMCP6REG) */
#define SYS_MCP6_RTT_HIGH_ADDR_COMP_MATCH1             0x0EB0
#define ABS_SYS_MCP6_RTT_HIGH_ADDR_COMP_MATCH1         0x02008EB0UL

#define SYS_MCP6_HOST_RTT_HIGH_ADDR_COMP_MATCH1_MASK   0x01FFFFFFUL
#define SYS_MCP6_HOST_RTT_HIGH_ADDR_COMP_MATCH1_SHIFT  0
#define SYS_MCP6_HOST_RTT_HIGH_ADDR_COMP_MATCH1_SIGNED 0

/* Register MCP_SYS_RTT_DATAR_COMP_DATA0 (REGMCP6REG) */
#define SYS_MCP6_RTT_DATAR_COMP_DATA0             0x0EB4
#define ABS_SYS_MCP6_RTT_DATAR_COMP_DATA0         0x02008EB4UL

#define SYS_MCP6_HOST_RTT_DATAR_COMP_DATA0_MASK   0x00FFFFFFUL
#define SYS_MCP6_HOST_RTT_DATAR_COMP_DATA0_SHIFT  0
#define SYS_MCP6_HOST_RTT_DATAR_COMP_DATA0_SIGNED 0

/* Register MCP_SYS_RTT_DATAR_COMP_MASK0 (REGMCP6REG) */
#define SYS_MCP6_RTT_DATAR_COMP_MASK0             0x0EB8
#define ABS_SYS_MCP6_RTT_DATAR_COMP_MASK0         0x02008EB8UL

#define SYS_MCP6_HOST_RTT_DATAR_COMP_MASK0_MASK   0x00FFFFFFUL
#define SYS_MCP6_HOST_RTT_DATAR_COMP_MASK0_SHIFT  0
#define SYS_MCP6_HOST_RTT_DATAR_COMP_MASK0_SIGNED 0

/* Register MCP_SYS_RTT_DATAR_COMP_DATA1 (REGMCP6REG) */
#define SYS_MCP6_RTT_DATAR_COMP_DATA1             0x0EBC
#define ABS_SYS_MCP6_RTT_DATAR_COMP_DATA1         0x02008EBCUL

#define SYS_MCP6_HOST_RTT_DATAR_COMP_DATA1_MASK   0x00FFFFFFUL
#define SYS_MCP6_HOST_RTT_DATAR_COMP_DATA1_SHIFT  0
#define SYS_MCP6_HOST_RTT_DATAR_COMP_DATA1_SIGNED 0

/* Register MCP_SYS_RTT_DATAR_COMP_MASK1 (REGMCP6REG) */
#define SYS_MCP6_RTT_DATAR_COMP_MASK1             0x0EC0
#define ABS_SYS_MCP6_RTT_DATAR_COMP_MASK1         0x02008EC0UL

#define SYS_MCP6_HOST_RTT_DATAR_COMP_MASK1_MASK   0x00FFFFFFUL
#define SYS_MCP6_HOST_RTT_DATAR_COMP_MASK1_SHIFT  0
#define SYS_MCP6_HOST_RTT_DATAR_COMP_MASK1_SIGNED 0

/* Register MCP_SYS_RTT_DATAR_COMP_CTRL (REGMCP6REG) */
#define SYS_MCP6_RTT_DATAR_COMP_CTRL              0x0EC4
#define ABS_SYS_MCP6_RTT_DATAR_COMP_CTRL          0x02008EC4UL

#define SYS_MCP6_HOST_RTT_DATAR_COMP_SEL_MASK     0x0000000FUL
#define SYS_MCP6_HOST_RTT_DATAR_COMP_SEL_SHIFT    0
#define SYS_MCP6_HOST_RTT_DATAR_COMP_SEL_SIGNED   0

#define SYS_MCP6_HOST_RTT_DATAR_COMP_QUAL0_MASK   0x00000030UL
#define SYS_MCP6_HOST_RTT_DATAR_COMP_QUAL0_SHIFT  4
#define SYS_MCP6_HOST_RTT_DATAR_COMP_QUAL0_SIGNED 0

#define SYS_MCP6_HOST_RTT_DATAR_COMP_QUAL1_MASK   0x000000C0UL
#define SYS_MCP6_HOST_RTT_DATAR_COMP_QUAL1_SHIFT  6
#define SYS_MCP6_HOST_RTT_DATAR_COMP_QUAL1_SIGNED 0

/* Register MCP_SYS_RTT_DATAW_COMP_DATA0 (REGMCP6REG) */
#define SYS_MCP6_RTT_DATAW_COMP_DATA0             0x0EC8
#define ABS_SYS_MCP6_RTT_DATAW_COMP_DATA0         0x02008EC8UL

#define SYS_MCP6_HOST_RTT_DATAW_COMP_DATA0_MASK   0x00FFFFFFUL
#define SYS_MCP6_HOST_RTT_DATAW_COMP_DATA0_SHIFT  0
#define SYS_MCP6_HOST_RTT_DATAW_COMP_DATA0_SIGNED 0

/* Register MCP_SYS_RTT_DATAW_COMP_MASK0 (REGMCP6REG) */
#define SYS_MCP6_RTT_DATAW_COMP_MASK0             0x0ECC
#define ABS_SYS_MCP6_RTT_DATAW_COMP_MASK0         0x02008ECCUL

#define SYS_MCP6_HOST_RTT_DATAW_COMP_MASK0_MASK   0x00FFFFFFUL
#define SYS_MCP6_HOST_RTT_DATAW_COMP_MASK0_SHIFT  0
#define SYS_MCP6_HOST_RTT_DATAW_COMP_MASK0_SIGNED 0

/* Register MCP_SYS_RTT_DATAW_COMP_DATA1 (REGMCP6REG) */
#define SYS_MCP6_RTT_DATAW_COMP_DATA1             0x0ED0
#define ABS_SYS_MCP6_RTT_DATAW_COMP_DATA1         0x02008ED0UL

#define SYS_MCP6_HOST_RTT_DATAW_COMP_DATA1_MASK   0x00FFFFFFUL
#define SYS_MCP6_HOST_RTT_DATAW_COMP_DATA1_SHIFT  0
#define SYS_MCP6_HOST_RTT_DATAW_COMP_DATA1_SIGNED 0

/* Register MCP_SYS_RTT_DATAW_COMP_MASK1 (REGMCP6REG) */
#define SYS_MCP6_RTT_DATAW_COMP_MASK1             0x0ED4
#define ABS_SYS_MCP6_RTT_DATAW_COMP_MASK1         0x02008ED4UL

#define SYS_MCP6_HOST_RTT_DATAW_COMP_MASK1_MASK   0x00FFFFFFUL
#define SYS_MCP6_HOST_RTT_DATAW_COMP_MASK1_SHIFT  0
#define SYS_MCP6_HOST_RTT_DATAW_COMP_MASK1_SIGNED 0

/* Register MCP_SYS_RTT_DATAW_COMP_CTRL (REGMCP6REG) */
#define SYS_MCP6_RTT_DATAW_COMP_CTRL              0x0ED8
#define ABS_SYS_MCP6_RTT_DATAW_COMP_CTRL          0x02008ED8UL

#define SYS_MCP6_HOST_RTT_DATAW_COMP_SEL_MASK     0x0000000FUL
#define SYS_MCP6_HOST_RTT_DATAW_COMP_SEL_SHIFT    0
#define SYS_MCP6_HOST_RTT_DATAW_COMP_SEL_SIGNED   0

#define SYS_MCP6_HOST_RTT_DATAW_COMP_QUAL0_MASK   0x00000030UL
#define SYS_MCP6_HOST_RTT_DATAW_COMP_QUAL0_SHIFT  4
#define SYS_MCP6_HOST_RTT_DATAW_COMP_QUAL0_SIGNED 0

#define SYS_MCP6_HOST_RTT_DATAW_COMP_QUAL1_MASK   0x000000C0UL
#define SYS_MCP6_HOST_RTT_DATAW_COMP_QUAL1_SHIFT  6
#define SYS_MCP6_HOST_RTT_DATAW_COMP_QUAL1_SIGNED 0

/* Register MCP_SYS_RTT_ASYNC_FLAGS0_SEL (REGMCP6REG) */
#define SYS_MCP6_RTT_ASYNC_FLAGS0_SEL                     0x0EDC
#define ABS_SYS_MCP6_RTT_ASYNC_FLAGS0_SEL                 0x02008EDCUL

#define SYS_MCP6_HOST_RTT_ASYNC_FLAGS0_SEL_MASK           0x00000003UL
#define SYS_MCP6_HOST_RTT_ASYNC_FLAGS0_SEL_SHIFT          0
#define SYS_MCP6_HOST_RTT_ASYNC_FLAGS0_SEL_SIGNED         0

#define SYS_MCP6_HOST_RTT_ASYNC_A_TRACE_CAP_ENABLE_MASK   0x00000004UL
#define SYS_MCP6_HOST_RTT_ASYNC_A_TRACE_CAP_ENABLE_SHIFT  2
#define SYS_MCP6_HOST_RTT_ASYNC_A_TRACE_CAP_ENABLE_SIGNED 0

/* Register MCP_SYS_RTT_ASYNC_FLAGS1_SEL (REGMCP6REG) */
#define SYS_MCP6_RTT_ASYNC_FLAGS1_SEL                     0x0EE0
#define ABS_SYS_MCP6_RTT_ASYNC_FLAGS1_SEL                 0x02008EE0UL

#define SYS_MCP6_HOST_RTT_ASYNC_FLAGS1_SEL_MASK           0x00000003UL
#define SYS_MCP6_HOST_RTT_ASYNC_FLAGS1_SEL_SHIFT          0
#define SYS_MCP6_HOST_RTT_ASYNC_FLAGS1_SEL_SIGNED         0

#define SYS_MCP6_HOST_RTT_ASYNC_B_TRACE_CAP_ENABLE_MASK   0x00000004UL
#define SYS_MCP6_HOST_RTT_ASYNC_B_TRACE_CAP_ENABLE_SHIFT  2
#define SYS_MCP6_HOST_RTT_ASYNC_B_TRACE_CAP_ENABLE_SIGNED 0

/* Register MCP_SYS_RTT_ASYNC_FLAGS0_MASK (REGMCP6REG) */
#define SYS_MCP6_RTT_ASYNC_FLAGS0_MASK             0x0EE4
#define ABS_SYS_MCP6_RTT_ASYNC_FLAGS0_MASK         0x02008EE4UL

#define SYS_MCP6_HOST_RTT_ASYNC_FLAGS0_MASK_MASK   0x0000FFFFUL
#define SYS_MCP6_HOST_RTT_ASYNC_FLAGS0_MASK_SHIFT  0
#define SYS_MCP6_HOST_RTT_ASYNC_FLAGS0_MASK_SIGNED 0

/* Register MCP_SYS_RTT_ASYNC_FLAGS1_MASK (REGMCP6REG) */
#define SYS_MCP6_RTT_ASYNC_FLAGS1_MASK             0x0EE8
#define ABS_SYS_MCP6_RTT_ASYNC_FLAGS1_MASK         0x02008EE8UL

#define SYS_MCP6_HOST_RTT_ASYNC_FLAGS1_MASK_MASK   0x0000FFFFUL
#define SYS_MCP6_HOST_RTT_ASYNC_FLAGS1_MASK_SHIFT  0
#define SYS_MCP6_HOST_RTT_ASYNC_FLAGS1_MASK_SIGNED 0

/* Register MCP_SYS_RTT_FLOW_TRACE_INSTR_CTRL (REGMCP6REG) */
#define SYS_MCP6_RTT_FLOW_TRACE_INSTR_CTRL          0x0EEC
#define ABS_SYS_MCP6_RTT_FLOW_TRACE_INSTR_CTRL      0x02008EECUL

#define SYS_MCP6_HOST_RTT_FLOW_CAP_NO_INSTRS_MASK   0x000FFFFFUL
#define SYS_MCP6_HOST_RTT_FLOW_CAP_NO_INSTRS_SHIFT  0
#define SYS_MCP6_HOST_RTT_FLOW_CAP_NO_INSTRS_SIGNED 0

/* Register MCP_SYS_RTT_LOOPA_TRACE_EVENT (REGMCP6REG) */
#define SYS_MCP6_RTT_LOOPA_TRACE_EVENT            0x0EF0
#define ABS_SYS_MCP6_RTT_LOOPA_TRACE_EVENT        0x02008EF0UL

#define SYS_MCP6_HOST_RTT_LOOPA_EVENT_MASK        0x0000001FUL
#define SYS_MCP6_HOST_RTT_LOOPA_EVENT_SHIFT       0
#define SYS_MCP6_HOST_RTT_LOOPA_EVENT_SIGNED      0

#define SYS_MCP6_HOST_RTT_LOOPA_CAP_ENABLE_MASK   0x00000020UL
#define SYS_MCP6_HOST_RTT_LOOPA_CAP_ENABLE_SHIFT  5
#define SYS_MCP6_HOST_RTT_LOOPA_CAP_ENABLE_SIGNED 0

/* Register MCP_SYS_RTT_MCP_ADDR_TRACE_CTRL (REGMCP6REG) */
#define SYS_MCP6_RTT_MCP_ADDR_TRACE_CTRL             0x0EF4
#define ABS_SYS_MCP6_RTT_MCP_ADDR_TRACE_CTRL         0x02008EF4UL

#define SYS_MCP6_HOST_RTT_MCP_ADDR_TRACE_CTRL_MASK   0x00000003UL
#define SYS_MCP6_HOST_RTT_MCP_ADDR_TRACE_CTRL_SHIFT  0
#define SYS_MCP6_HOST_RTT_MCP_ADDR_TRACE_CTRL_SIGNED 0

/* Register MCP_SYS_RTT_MCP_DATA_TRACE_CTRL (REGMCP6REG) */
#define SYS_MCP6_RTT_MCP_DATA_TRACE_CTRL             0x0EF8
#define ABS_SYS_MCP6_RTT_MCP_DATA_TRACE_CTRL         0x02008EF8UL

#define SYS_MCP6_HOST_RTT_MCP_DATA_TRACE_CTRL_MASK   0x00000003UL
#define SYS_MCP6_HOST_RTT_MCP_DATA_TRACE_CTRL_SHIFT  0
#define SYS_MCP6_HOST_RTT_MCP_DATA_TRACE_CTRL_SIGNED 0

/* Register MCP_SYS_RTT_FSM_STATUS (REGMCP6REG) */
#define SYS_MCP6_RTT_FSM_STATUS             0x0EFC
#define ABS_SYS_MCP6_RTT_FSM_STATUS         0x02008EFCUL

#define SYS_MCP6_HOST_RTT_FSM_STATUS_MASK   0x0000000FUL
#define SYS_MCP6_HOST_RTT_FSM_STATUS_SHIFT  0
#define SYS_MCP6_HOST_RTT_FSM_STATUS_SIGNED 0

/* Register MCP_SYS_RAMW_START (REGMCP6REG) */
#define SYS_MCP6_RAMW_START            0x0F00
#define ABS_SYS_MCP6_RAMW_START        0x02008F00UL

#define SYS_MCP6_MCP_RAMW_START_MASK   0xFFFFFFFFUL
#define SYS_MCP6_MCP_RAMW_START_SHIFT  0
#define SYS_MCP6_MCP_RAMW_START_SIGNED 0

/* Register MCP_SYS_RAMW_LEN (REGMCP6REG) */
#define SYS_MCP6_RAMW_LEN            0x0F04
#define ABS_SYS_MCP6_RAMW_LEN        0x02008F04UL

#define SYS_MCP6_MCP_RAMW_LEN_MASK   0xFFFFFFFFUL
#define SYS_MCP6_MCP_RAMW_LEN_SHIFT  0
#define SYS_MCP6_MCP_RAMW_LEN_SIGNED 0

/* Register MCP_SYS_RAMN_START (REGMCP6REG) */
#define SYS_MCP6_RAMN_START            0x0F08
#define ABS_SYS_MCP6_RAMN_START        0x02008F08UL

#define SYS_MCP6_MCP_RAMN_START_MASK   0xFFFFFFFFUL
#define SYS_MCP6_MCP_RAMN_START_SHIFT  0
#define SYS_MCP6_MCP_RAMN_START_SIGNED 0

/* Register MCP_SYS_RAMN_LEN (REGMCP6REG) */
#define SYS_MCP6_RAMN_LEN            0x0F0C
#define ABS_SYS_MCP6_RAMN_LEN        0x02008F0CUL

#define SYS_MCP6_MCP_RAMN_LEN_MASK   0xFFFFFFFFUL
#define SYS_MCP6_MCP_RAMN_LEN_SHIFT  0
#define SYS_MCP6_MCP_RAMN_LEN_SIGNED 0

/* Register MCP_SYS_MMR_START (REGMCP6REG) */
#define SYS_MCP6_MMR_START            0x0F10
#define ABS_SYS_MCP6_MMR_START        0x02008F10UL

#define SYS_MCP6_MCP_MMR_START_MASK   0xFFFFFFFFUL
#define SYS_MCP6_MCP_MMR_START_SHIFT  0
#define SYS_MCP6_MCP_MMR_START_SIGNED 0

/* Register MCP_SYS_MMR_LEN (REGMCP6REG) */
#define SYS_MCP6_MMR_LEN            0x0F14
#define ABS_SYS_MCP6_MMR_LEN        0x02008F14UL

#define SYS_MCP6_MCP_MMR_LEN_MASK   0xFFFFFFFFUL
#define SYS_MCP6_MCP_MMR_LEN_SHIFT  0
#define SYS_MCP6_MCP_MMR_LEN_SIGNED 0

/* Register MCP_SYS_PERIP_START (REGMCP6REG) */
#define SYS_MCP6_PERIP_START            0x0F18
#define ABS_SYS_MCP6_PERIP_START        0x02008F18UL

#define SYS_MCP6_MCP_PERIP_START_MASK   0xFFFFFFFFUL
#define SYS_MCP6_MCP_PERIP_START_SHIFT  0
#define SYS_MCP6_MCP_PERIP_START_SIGNED 0

/* Register MCP_SYS_PERIP_LEN (REGMCP6REG) */
#define SYS_MCP6_PERIP_LEN            0x0F1C
#define ABS_SYS_MCP6_PERIP_LEN        0x02008F1CUL

#define SYS_MCP6_MCP_PERIP_LEN_MASK   0xFFFFFFFFUL
#define SYS_MCP6_MCP_PERIP_LEN_SHIFT  0
#define SYS_MCP6_MCP_PERIP_LEN_SIGNED 0

/* Register MCP_SYS_CODE_START (REGMCP6REG) */
#define SYS_MCP6_CODE_START            0x0F20
#define ABS_SYS_MCP6_CODE_START        0x02008F20UL

#define SYS_MCP6_MCP_CODE_START_MASK   0xFFFFFFFFUL
#define SYS_MCP6_MCP_CODE_START_SHIFT  0
#define SYS_MCP6_MCP_CODE_START_SIGNED 0

/* Register MCP_SYS_CODE_LEN (REGMCP6REG) */
#define SYS_MCP6_CODE_LEN            0x0F24
#define ABS_SYS_MCP6_CODE_LEN        0x02008F24UL

#define SYS_MCP6_MCP_CODE_LEN_MASK   0xFFFFFFFFUL
#define SYS_MCP6_MCP_CODE_LEN_SHIFT  0
#define SYS_MCP6_MCP_CODE_LEN_SIGNED 0

/* Register MCP_SYS_CORE_ID (REGMCP6REG) */
#define SYS_MCP6_CORE_ID            0x0FE0
#define ABS_SYS_MCP6_CORE_ID        0x02008FE0UL

#define SYS_MCP6_MCP_CORE_ID_MASK   0xFFFFFFFFUL
#define SYS_MCP6_MCP_CORE_ID_SHIFT  0
#define SYS_MCP6_MCP_CORE_ID_SIGNED 0

/* Register MCP_SYS_REV_ID (REGMCP6REG) */
#define SYS_MCP6_REV_ID            0x0FF0
#define ABS_SYS_MCP6_REV_ID        0x02008FF0UL

#define SYS_MCP6_MCP_REV_ID_MASK   0xFFFFFFFFUL
#define SYS_MCP6_MCP_REV_ID_SHIFT  0
#define SYS_MCP6_MCP_REV_ID_SIGNED 0

/* Register MCP_PERIP_APC (PMR_MCP) */
#define PMB_MCP_PERIP_APC      0x0000
#define ABS_PMB_MCP_PERIP_APC  0x02040000UL

#define PMB_MCP_INT_APC_MASK   0x00FFFFFFUL
#define PMB_MCP_INT_APC_SHIFT  0
#define PMB_MCP_INT_APC_SIGNED 0

/* Register MCP_PERIP_CLK_ENABLE (PMR_MCP) */
#define PMB_MCP_PERIP_CLK_ENABLE              0x0010
#define ABS_PMB_MCP_PERIP_CLK_ENABLE          0x02040010UL

#define PMB_MCP_MM_TSO_CLK_ENABLE_MASK        0x00000002UL
#define PMB_MCP_MM_TSO_CLK_ENABLE_SHIFT       1
#define PMB_MCP_MM_TSO_CLK_ENABLE_SIGNED      0

#define PMB_MCP_MM_DERAND_CLK_ENABLE_MASK     0x00000004UL
#define PMB_MCP_MM_DERAND_CLK_ENABLE_SHIFT    2
#define PMB_MCP_MM_DERAND_CLK_ENABLE_SIGNED   0

#define PMB_MCP_MM_DEMAPPER_CLK_ENABLE_MASK   0x00000008UL
#define PMB_MCP_MM_DEMAPPER_CLK_ENABLE_SHIFT  3
#define PMB_MCP_MM_DEMAPPER_CLK_ENABLE_SIGNED 0

#define PMB_MCP_MM_OUTPROC_CLK_ENABLE_MASK    0x00000010UL
#define PMB_MCP_MM_OUTPROC_CLK_ENABLE_SHIFT   4
#define PMB_MCP_MM_OUTPROC_CLK_ENABLE_SIGNED  0

#define PMB_MCP_MM_PACKER_CLK_ENABLE_MASK     0x00000020UL
#define PMB_MCP_MM_PACKER_CLK_ENABLE_SHIFT    5
#define PMB_MCP_MM_PACKER_CLK_ENABLE_SIGNED   0

#define PMB_MCP_MM_HSBDI_CLK_ENABLE_MASK      0x00000040UL
#define PMB_MCP_MM_HSBDI_CLK_ENABLE_SHIFT     6
#define PMB_MCP_MM_HSBDI_CLK_ENABLE_SIGNED    0

#define PMB_MCP_MM_RESAMP_CLK_ENABLE_MASK     0x00000080UL
#define PMB_MCP_MM_RESAMP_CLK_ENABLE_SHIFT    7
#define PMB_MCP_MM_RESAMP_CLK_ENABLE_SIGNED   0

#define PMB_MCP_MM_TS_SYNC_CLK_ENABLE_MASK    0x00000100UL
#define PMB_MCP_MM_TS_SYNC_CLK_ENABLE_SHIFT   8
#define PMB_MCP_MM_TS_SYNC_CLK_ENABLE_SIGNED  0

#define PMB_MCP_MM_LDPC_2X_CLK_ENABLE_MASK    0x00000200UL
#define PMB_MCP_MM_LDPC_2X_CLK_ENABLE_SHIFT   9
#define PMB_MCP_MM_LDPC_2X_CLK_ENABLE_SIGNED  0

#define PMB_MCP_MM_LDPC_CLK_ENABLE_MASK       0x00000400UL
#define PMB_MCP_MM_LDPC_CLK_ENABLE_SHIFT      10
#define PMB_MCP_MM_LDPC_CLK_ENABLE_SIGNED     0

#define PMB_MCP_MM_OD_CLK_ENABLE_MASK         0x00000800UL
#define PMB_MCP_MM_OD_CLK_ENABLE_SHIFT        11
#define PMB_MCP_MM_OD_CLK_ENABLE_SIGNED       0

#define PMB_MCP_MM_TURBO_CLK_ENABLE_MASK      0x00001000UL
#define PMB_MCP_MM_TURBO_CLK_ENABLE_SHIFT     12
#define PMB_MCP_MM_TURBO_CLK_ENABLE_SIGNED    0

#define PMB_MCP_MM_DFE_CLK_ENABLE_MASK        0x00002000UL
#define PMB_MCP_MM_DFE_CLK_ENABLE_SHIFT       13
#define PMB_MCP_MM_DFE_CLK_ENABLE_SIGNED      0

#define PMB_MCP_MM_TXC_CLK_ENABLE_MASK        0x00004000UL
#define PMB_MCP_MM_TXC_CLK_ENABLE_SHIFT       14
#define PMB_MCP_MM_TXC_CLK_ENABLE_SIGNED      0

#define PMB_MCP_MM_TXP_CLK_ENABLE_MASK        0x00008000UL
#define PMB_MCP_MM_TXP_CLK_ENABLE_SHIFT       15
#define PMB_MCP_MM_TXP_CLK_ENABLE_SIGNED      0

#define PMB_MCP_MM_EDAGC_CLK_ENABLE_MASK      0x00010000UL
#define PMB_MCP_MM_EDAGC_CLK_ENABLE_SHIFT     16
#define PMB_MCP_MM_EDAGC_CLK_ENABLE_SIGNED    0

#define PMB_MCP_MM_SCP4_CLK_ENABLE_MASK       0x00020000UL
#define PMB_MCP_MM_SCP4_CLK_ENABLE_SHIFT      17
#define PMB_MCP_MM_SCP4_CLK_ENABLE_SIGNED     0

#define PMB_MCP_MM_SCP3_CLK_ENABLE_MASK       0x00040000UL
#define PMB_MCP_MM_SCP3_CLK_ENABLE_SHIFT      18
#define PMB_MCP_MM_SCP3_CLK_ENABLE_SIGNED     0

#define PMB_MCP_MM_SCP2_CLK_ENABLE_MASK       0x00080000UL
#define PMB_MCP_MM_SCP2_CLK_ENABLE_SHIFT      19
#define PMB_MCP_MM_SCP2_CLK_ENABLE_SIGNED     0

#define PMB_MCP_MM_SCP_CLK_ENABLE_MASK        0x00100000UL
#define PMB_MCP_MM_SCP_CLK_ENABLE_SHIFT       20
#define PMB_MCP_MM_SCP_CLK_ENABLE_SIGNED      0

#define PMB_MCP_MM_MCP_CLK_ENABLE_MASK        0x00200000UL
#define PMB_MCP_MM_MCP_CLK_ENABLE_SHIFT       21
#define PMB_MCP_MM_MCP_CLK_ENABLE_SIGNED      0

#define PMB_MCP_MM_VIT_CLK_ENABLE_MASK        0x00400000UL
#define PMB_MCP_MM_VIT_CLK_ENABLE_SHIFT       22
#define PMB_MCP_MM_VIT_CLK_ENABLE_SIGNED      0

#define PMB_MCP_MM_VIT2_CLK_ENABLE_MASK       0x00800000UL
#define PMB_MCP_MM_VIT2_CLK_ENABLE_SHIFT      23
#define PMB_MCP_MM_VIT2_CLK_ENABLE_SIGNED     0

/* Register MCP_PERIP_CLK_ENABLE2 (PMR_MCP) */
#define PMB_MCP_PERIP_CLK_ENABLE2             0x0014
#define ABS_PMB_MCP_PERIP_CLK_ENABLE2         0x02040014UL

#define PMB_MCP_MM_OD2_CLK_ENABLE_MASK        0x00000002UL
#define PMB_MCP_MM_OD2_CLK_ENABLE_SHIFT       1
#define PMB_MCP_MM_OD2_CLK_ENABLE_SIGNED      0

#define PMB_MCP_MM_BT_CLK_ENABLE_MASK         0x00000004UL
#define PMB_MCP_MM_BT_CLK_ENABLE_SHIFT        2
#define PMB_MCP_MM_BT_CLK_ENABLE_SIGNED       0

#define PMB_MCP_MM_PACKER2_CLK_ENABLE_MASK    0x00000008UL
#define PMB_MCP_MM_PACKER2_CLK_ENABLE_SHIFT   3
#define PMB_MCP_MM_PACKER2_CLK_ENABLE_SIGNED  0

#define PMB_MCP_MM_SCP12_CLK_ENABLE_MASK      0x00000010UL
#define PMB_MCP_MM_SCP12_CLK_ENABLE_SHIFT     4
#define PMB_MCP_MM_SCP12_CLK_ENABLE_SIGNED    0

#define PMB_MCP_MM_SCP11_CLK_ENABLE_MASK      0x00000020UL
#define PMB_MCP_MM_SCP11_CLK_ENABLE_SHIFT     5
#define PMB_MCP_MM_SCP11_CLK_ENABLE_SIGNED    0

#define PMB_MCP_MM_SCP10_CLK_ENABLE_MASK      0x00000040UL
#define PMB_MCP_MM_SCP10_CLK_ENABLE_SHIFT     6
#define PMB_MCP_MM_SCP10_CLK_ENABLE_SIGNED    0

#define PMB_MCP_MM_SCP9_CLK_ENABLE_MASK       0x00000080UL
#define PMB_MCP_MM_SCP9_CLK_ENABLE_SHIFT      7
#define PMB_MCP_MM_SCP9_CLK_ENABLE_SIGNED     0

#define PMB_MCP_MM_SCP8_CLK_ENABLE_MASK       0x00000100UL
#define PMB_MCP_MM_SCP8_CLK_ENABLE_SHIFT      8
#define PMB_MCP_MM_SCP8_CLK_ENABLE_SIGNED     0

#define PMB_MCP_MM_SCP7_CLK_ENABLE_MASK       0x00000200UL
#define PMB_MCP_MM_SCP7_CLK_ENABLE_SHIFT      9
#define PMB_MCP_MM_SCP7_CLK_ENABLE_SIGNED     0

#define PMB_MCP_MM_SCP6_CLK_ENABLE_MASK       0x00000400UL
#define PMB_MCP_MM_SCP6_CLK_ENABLE_SHIFT      10
#define PMB_MCP_MM_SCP6_CLK_ENABLE_SIGNED     0

#define PMB_MCP_MM_SCP5_CLK_ENABLE_MASK       0x00000800UL
#define PMB_MCP_MM_SCP5_CLK_ENABLE_SHIFT      11
#define PMB_MCP_MM_SCP5_CLK_ENABLE_SIGNED     0

#define PMB_MCP_MM_OUTPROC2_CLK_ENABLE_MASK   0x00001000UL
#define PMB_MCP_MM_OUTPROC2_CLK_ENABLE_SHIFT  12
#define PMB_MCP_MM_OUTPROC2_CLK_ENABLE_SIGNED 0

#define PMB_MCP_MM_LDPC2_2X_CLK_ENABLE_MASK   0x00002000UL
#define PMB_MCP_MM_LDPC2_2X_CLK_ENABLE_SHIFT  13
#define PMB_MCP_MM_LDPC2_2X_CLK_ENABLE_SIGNED 0

#define PMB_MCP_MM_LDPC2_CLK_ENABLE_MASK      0x00004000UL
#define PMB_MCP_MM_LDPC2_CLK_ENABLE_SHIFT     14
#define PMB_MCP_MM_LDPC2_CLK_ENABLE_SIGNED    0

#define PMB_MCP_MM_TSO2_CLK_ENABLE_MASK       0x00008000UL
#define PMB_MCP_MM_TSO2_CLK_ENABLE_SHIFT      15
#define PMB_MCP_MM_TSO2_CLK_ENABLE_SIGNED     0

#define PMB_MCP_MM_TS_SYNC2_CLK_ENABLE_MASK   0x00010000UL
#define PMB_MCP_MM_TS_SYNC2_CLK_ENABLE_SHIFT  16
#define PMB_MCP_MM_TS_SYNC2_CLK_ENABLE_SIGNED 0

#define PMB_MCP_MM_RESAMP5_CLK_ENABLE_MASK    0x00020000UL
#define PMB_MCP_MM_RESAMP5_CLK_ENABLE_SHIFT   17
#define PMB_MCP_MM_RESAMP5_CLK_ENABLE_SIGNED  0

#define PMB_MCP_MM_RESAMP4_CLK_ENABLE_MASK    0x00040000UL
#define PMB_MCP_MM_RESAMP4_CLK_ENABLE_SHIFT   18
#define PMB_MCP_MM_RESAMP4_CLK_ENABLE_SIGNED  0

#define PMB_MCP_MM_RESAMP3_CLK_ENABLE_MASK    0x00080000UL
#define PMB_MCP_MM_RESAMP3_CLK_ENABLE_SHIFT   19
#define PMB_MCP_MM_RESAMP3_CLK_ENABLE_SIGNED  0

#define PMB_MCP_MM_RESAMP2_CLK_ENABLE_MASK    0x00100000UL
#define PMB_MCP_MM_RESAMP2_CLK_ENABLE_SHIFT   20
#define PMB_MCP_MM_RESAMP2_CLK_ENABLE_SIGNED  0

#define PMB_MCP_MM_EDAGC2_CLK_ENABLE_MASK     0x00200000UL
#define PMB_MCP_MM_EDAGC2_CLK_ENABLE_SHIFT    21
#define PMB_MCP_MM_EDAGC2_CLK_ENABLE_SIGNED   0

#define PMB_MCP_MM_DFE2_CLK_ENABLE_MASK       0x00400000UL
#define PMB_MCP_MM_DFE2_CLK_ENABLE_SHIFT      22
#define PMB_MCP_MM_DFE2_CLK_ENABLE_SIGNED     0

#define PMB_MCP_MM_DEAGG_CLK_ENABLE_MASK      0x00800000UL
#define PMB_MCP_MM_DEAGG_CLK_ENABLE_SHIFT     23
#define PMB_MCP_MM_DEAGG_CLK_ENABLE_SIGNED    0

/* Register MCP_MEM_REMAP_B_CTRL (PMR_MCP) */
#define PMB_MCP_MEM_REMAP_B_CTRL        0x0024
#define ABS_PMB_MCP_MEM_REMAP_B_CTRL    0x02040024UL

#define PMB_MCP_REGION_B_NRW_MASK       0x00000001UL
#define PMB_MCP_REGION_B_NRW_SHIFT      0
#define PMB_MCP_REGION_B_NRW_SIGNED     0

#define PMB_MCP_LEGACY_ADDR_MODE_MASK   0x00000002UL
#define PMB_MCP_LEGACY_ADDR_MODE_SHIFT  1
#define PMB_MCP_LEGACY_ADDR_MODE_SIGNED 0

/* Register MCP_PERIP_EFCN_INT (PMR_MCP) */
#define PMB_MCP_PERIP_EFCN_INT         0x05C4
#define ABS_PMB_MCP_PERIP_EFCN_INT     0x020405C4UL

#define PMB_MCP_EFCN_INT_ENABLE_MASK   0x0000FE00UL
#define PMB_MCP_EFCN_INT_ENABLE_SHIFT  9
#define PMB_MCP_EFCN_INT_ENABLE_SIGNED 0

/* Register MCP_PERIP_EFC1_CTRL3 (PMR_MCP) */
#define PMB_MCP_PERIP_EFC1_CTRL3     0x0660
#define ABS_PMB_MCP_PERIP_EFC1_CTRL3 0x02040660UL

#define PMB_MCP_EFC1_NEW_PC_MASK     0x00000FFFUL
#define PMB_MCP_EFC1_NEW_PC_SHIFT    0
#define PMB_MCP_EFC1_NEW_PC_SIGNED   0

/* Register MCP_PERIP_EFC1_CTRL4 (PMR_MCP) */
#define PMB_MCP_PERIP_EFC1_CTRL4     0x0664
#define ABS_PMB_MCP_PERIP_EFC1_CTRL4 0x02040664UL

#define PMB_MCP_EFC1_NEW_AP7_MASK    0x00FFFFFFUL
#define PMB_MCP_EFC1_NEW_AP7_SHIFT   0
#define PMB_MCP_EFC1_NEW_AP7_SIGNED  0

/* Register MCP_PERIP_EFC2_CTRL3 (PMR_MCP) */
#define PMB_MCP_PERIP_EFC2_CTRL3     0x06A0
#define ABS_PMB_MCP_PERIP_EFC2_CTRL3 0x020406A0UL

#define PMB_MCP_EFC2_NEW_PC_MASK     0x00000FFFUL
#define PMB_MCP_EFC2_NEW_PC_SHIFT    0
#define PMB_MCP_EFC2_NEW_PC_SIGNED   0

/* Register MCP_PERIP_EFC2_CTRL4 (PMR_MCP) */
#define PMB_MCP_PERIP_EFC2_CTRL4     0x06A4
#define ABS_PMB_MCP_PERIP_EFC2_CTRL4 0x020406A4UL

#define PMB_MCP_EFC2_NEW_AP7_MASK    0x00FFFFFFUL
#define PMB_MCP_EFC2_NEW_AP7_SHIFT   0
#define PMB_MCP_EFC2_NEW_AP7_SIGNED  0

/* Register MCP_PERIP_EFC3_CTRL3 (PMR_MCP) */
#define PMB_MCP_PERIP_EFC3_CTRL3     0x06E0
#define ABS_PMB_MCP_PERIP_EFC3_CTRL3 0x020406E0UL

#define PMB_MCP_EFC3_NEW_PC_MASK     0x00000FFFUL
#define PMB_MCP_EFC3_NEW_PC_SHIFT    0
#define PMB_MCP_EFC3_NEW_PC_SIGNED   0

/* Register MCP_PERIP_EFC3_CTRL4 (PMR_MCP) */
#define PMB_MCP_PERIP_EFC3_CTRL4     0x06E4
#define ABS_PMB_MCP_PERIP_EFC3_CTRL4 0x020406E4UL

#define PMB_MCP_EFC3_NEW_AP7_MASK    0x00FFFFFFUL
#define PMB_MCP_EFC3_NEW_AP7_SHIFT   0
#define PMB_MCP_EFC3_NEW_AP7_SIGNED  0

/* Register MCP_PERIP_EFC4_CTRL3 (PMR_MCP) */
#define PMB_MCP_PERIP_EFC4_CTRL3     0x0720
#define ABS_PMB_MCP_PERIP_EFC4_CTRL3 0x02040720UL

#define PMB_MCP_EFC4_NEW_PC_MASK     0x00000FFFUL
#define PMB_MCP_EFC4_NEW_PC_SHIFT    0
#define PMB_MCP_EFC4_NEW_PC_SIGNED   0

/* Register MCP_PERIP_EFC4_CTRL4 (PMR_MCP) */
#define PMB_MCP_PERIP_EFC4_CTRL4     0x0724
#define ABS_PMB_MCP_PERIP_EFC4_CTRL4 0x02040724UL

#define PMB_MCP_EFC4_NEW_AP7_MASK    0x00FFFFFFUL
#define PMB_MCP_EFC4_NEW_AP7_SHIFT   0
#define PMB_MCP_EFC4_NEW_AP7_SIGNED  0

/* Register MCP_PERIP_EFC5_CTRL3 (PMR_MCP) */
#define PMB_MCP_PERIP_EFC5_CTRL3     0x0760
#define ABS_PMB_MCP_PERIP_EFC5_CTRL3 0x02040760UL

#define PMB_MCP_EFC5_NEW_PC_MASK     0x00000FFFUL
#define PMB_MCP_EFC5_NEW_PC_SHIFT    0
#define PMB_MCP_EFC5_NEW_PC_SIGNED   0

/* Register MCP_PERIP_EFC5_CTRL4 (PMR_MCP) */
#define PMB_MCP_PERIP_EFC5_CTRL4     0x0764
#define ABS_PMB_MCP_PERIP_EFC5_CTRL4 0x02040764UL

#define PMB_MCP_EFC5_NEW_AP7_MASK    0x00FFFFFFUL
#define PMB_MCP_EFC5_NEW_AP7_SHIFT   0
#define PMB_MCP_EFC5_NEW_AP7_SIGNED  0

/* Register MCP_PERIP_EFC6_CTRL3 (PMR_MCP) */
#define PMB_MCP_PERIP_EFC6_CTRL3     0x07A0
#define ABS_PMB_MCP_PERIP_EFC6_CTRL3 0x020407A0UL

#define PMB_MCP_EFC6_NEW_PC_MASK     0x00000FFFUL
#define PMB_MCP_EFC6_NEW_PC_SHIFT    0
#define PMB_MCP_EFC6_NEW_PC_SIGNED   0

/* Register MCP_PERIP_EFC6_CTRL4 (PMR_MCP) */
#define PMB_MCP_PERIP_EFC6_CTRL4     0x07A4
#define ABS_PMB_MCP_PERIP_EFC6_CTRL4 0x020407A4UL

#define PMB_MCP_EFC6_NEW_AP7_MASK    0x00FFFFFFUL
#define PMB_MCP_EFC6_NEW_AP7_SHIFT   0
#define PMB_MCP_EFC6_NEW_AP7_SIGNED  0

/* Register MCP_PERIP_EFC7_CTRL3 (PMR_MCP) */
#define PMB_MCP_PERIP_EFC7_CTRL3     0x07E0
#define ABS_PMB_MCP_PERIP_EFC7_CTRL3 0x020407E0UL

#define PMB_MCP_EFC7_NEW_PC_MASK     0x00000FFFUL
#define PMB_MCP_EFC7_NEW_PC_SHIFT    0
#define PMB_MCP_EFC7_NEW_PC_SIGNED   0

/* Register MCP_PERIP_EFC7_CTRL4 (PMR_MCP) */
#define PMB_MCP_PERIP_EFC7_CTRL4     0x07E4
#define ABS_PMB_MCP_PERIP_EFC7_CTRL4 0x020407E4UL

#define PMB_MCP_EFC7_NEW_AP7_MASK    0x00FFFFFFUL
#define PMB_MCP_EFC7_NEW_AP7_SHIFT   0
#define PMB_MCP_EFC7_NEW_AP7_SIGNED  0

/* Register MCP_PERIP_PRBS_CTRL (PMR_MCP) */
#define PMB_MCP_PERIP_PRBS_CTRL     0x0800
#define ABS_PMB_MCP_PERIP_PRBS_CTRL 0x02040800UL

#define PMB_MCP_NUM_SEGS_A_MASK     0x00000F00UL
#define PMB_MCP_NUM_SEGS_A_SHIFT    8
#define PMB_MCP_NUM_SEGS_A_SIGNED   0

#define PMB_MCP_START_SEG_MASK      0x0000F000UL
#define PMB_MCP_START_SEG_SHIFT     12
#define PMB_MCP_START_SEG_SIGNED    0

#define PMB_MCP_PILOT_PHASE_MASK    0x00030000UL
#define PMB_MCP_PILOT_PHASE_SHIFT   16
#define PMB_MCP_PILOT_PHASE_SIGNED  0

#define PMB_MCP_DIFF_DQPSK_MASK     0x00040000UL
#define PMB_MCP_DIFF_DQPSK_SHIFT    18
#define PMB_MCP_DIFF_DQPSK_SIGNED   0

#define PMB_MCP_DVB_CTRL_SEL_MASK   0x00080000UL
#define PMB_MCP_DVB_CTRL_SEL_SHIFT  19
#define PMB_MCP_DVB_CTRL_SEL_SIGNED 0

#define PMB_MCP_EXT_MODE_SEL_MASK   0x00100000UL
#define PMB_MCP_EXT_MODE_SEL_SHIFT  20
#define PMB_MCP_EXT_MODE_SEL_SIGNED 0

#define PMB_MCP_PRBS_GEN_SEL_MASK   0x00E00000UL
#define PMB_MCP_PRBS_GEN_SEL_SHIFT  21
#define PMB_MCP_PRBS_GEN_SEL_SIGNED 0

/* Register MCP_PERIP_PRBS_CTRL2 (PMR_MCP) */
#define PMB_MCP_PERIP_PRBS_CTRL2     0x0804
#define ABS_PMB_MCP_PERIP_PRBS_CTRL2 0x02040804UL

#define PMB_MCP_NUM_SEGS_B_MASK      0x00000F00UL
#define PMB_MCP_NUM_SEGS_B_SHIFT     8
#define PMB_MCP_NUM_SEGS_B_SIGNED    0

#define PMB_MCP_NUM_SEGS_C_MASK      0x0000F000UL
#define PMB_MCP_NUM_SEGS_C_SHIFT     12
#define PMB_MCP_NUM_SEGS_C_SIGNED    0

#define PMB_MCP_LAYER_ILEAVE_MASK    0x00030000UL
#define PMB_MCP_LAYER_ILEAVE_SHIFT   16
#define PMB_MCP_LAYER_ILEAVE_SIGNED  0

/* Register MCP_PERIP_LFSR_CTRL (PMR_MCP) */
#define PMB_MCP_PERIP_LFSR_CTRL     0x0808
#define ABS_PMB_MCP_PERIP_LFSR_CTRL 0x02040808UL

#define PMB_MCP_LFSR_HOLDOFF_MASK   0x00001F00UL
#define PMB_MCP_LFSR_HOLDOFF_SHIFT  8
#define PMB_MCP_LFSR_HOLDOFF_SIGNED 0

#define PMB_MCP_LFSR_MAPPING_MASK   0x00006000UL
#define PMB_MCP_LFSR_MAPPING_SHIFT  13
#define PMB_MCP_LFSR_MAPPING_SIGNED 0

#define PMB_MCP_LFSR_PACKING_MASK   0x000E0000UL
#define PMB_MCP_LFSR_PACKING_SHIFT  17
#define PMB_MCP_LFSR_PACKING_SIGNED 0

/* Register MCP_PERIP_LFSR_MASK (PMR_MCP) */
#define PMB_MCP_PERIP_LFSR_MASK     0x080C
#define ABS_PMB_MCP_PERIP_LFSR_MASK 0x0204080CUL

#define PMB_MCP_LFSR_MASK_MASK      0x00FFFFFFUL
#define PMB_MCP_LFSR_MASK_SHIFT     0
#define PMB_MCP_LFSR_MASK_SIGNED    0

/* Register MCP_PERIP_LFSR_STATE (PMR_MCP) */
#define PMB_MCP_PERIP_LFSR_STATE     0x0810
#define ABS_PMB_MCP_PERIP_LFSR_STATE 0x02040810UL

#define PMB_MCP_LFSR_STATE_MASK      0x00FFFFFFUL
#define PMB_MCP_LFSR_STATE_SHIFT     0
#define PMB_MCP_LFSR_STATE_SIGNED    0

/* Register MCP_PERIP_LFSR_FEEDBACK (PMR_MCP) */
#define PMB_MCP_PERIP_LFSR_FEEDBACK     0x0814
#define ABS_PMB_MCP_PERIP_LFSR_FEEDBACK 0x02040814UL

#define PMB_MCP_LFSR_FEEDBACK_MASK      0x00FFFFFFUL
#define PMB_MCP_LFSR_FEEDBACK_SHIFT     0
#define PMB_MCP_LFSR_FEEDBACK_SIGNED    0

/* Register MCP_PERIP_HOST_SIG (PMR_MCP) */
#define PMB_MCP_PERIP_HOST_SIG      0x0820
#define ABS_PMB_MCP_PERIP_HOST_SIG  0x02040820UL

#define PMB_MCP_HOST_SIG_ACK_MASK   0x00000100UL
#define PMB_MCP_HOST_SIG_ACK_SHIFT  8
#define PMB_MCP_HOST_SIG_ACK_SIGNED 0

/* Register MCP_PERIP_FIXED28_TO_FLOAT8 (PMR_MCP) */
#define PMB_MCP_PERIP_FIXED28_TO_FLOAT8       0x0828
#define ABS_PMB_MCP_PERIP_FIXED28_TO_FLOAT8   0x02040828UL

#define PMB_MCP_FP_TO_FL_CLAMP_MASK           0x000000FFUL
#define PMB_MCP_FP_TO_FL_CLAMP_SHIFT          0
#define PMB_MCP_FP_TO_FL_CLAMP_SIGNED         0

#define PMB_MCP_FP_TO_FL_MANT_WIDTH_MASK      0x00000700UL
#define PMB_MCP_FP_TO_FL_MANT_WIDTH_SHIFT     8
#define PMB_MCP_FP_TO_FL_MANT_WIDTH_SIGNED    0

#define PMB_MCP_FP_TO_FL_EXP_BIAS_MASK        0x0003F000UL
#define PMB_MCP_FP_TO_FL_EXP_BIAS_SHIFT       12
#define PMB_MCP_FP_TO_FL_EXP_BIAS_SIGNED      0

#define PMB_MCP_FP_TO_FL_ROUNDING_MODE_MASK   0x00300000UL
#define PMB_MCP_FP_TO_FL_ROUNDING_MODE_SHIFT  20
#define PMB_MCP_FP_TO_FL_ROUNDING_MODE_SIGNED 0

#define PMB_MCP_FP_TO_FL_IS_SIGNED_MASK       0x00800000UL
#define PMB_MCP_FP_TO_FL_IS_SIGNED_SHIFT      23
#define PMB_MCP_FP_TO_FL_IS_SIGNED_SIGNED     0

/* Register MCP_PERIP_FLOAT8_TO_FIXED28 (PMR_MCP) */
#define PMB_MCP_PERIP_FLOAT8_TO_FIXED28       0x082C
#define ABS_PMB_MCP_PERIP_FLOAT8_TO_FIXED28   0x0204082CUL

#define PMB_MCP_FL_TO_FP_MANT_WIDTH_MASK      0x00000700UL
#define PMB_MCP_FL_TO_FP_MANT_WIDTH_SHIFT     8
#define PMB_MCP_FL_TO_FP_MANT_WIDTH_SIGNED    0

#define PMB_MCP_FL_TO_FP_EXP_BIAS_MASK        0x0003F000UL
#define PMB_MCP_FL_TO_FP_EXP_BIAS_SHIFT       12
#define PMB_MCP_FL_TO_FP_EXP_BIAS_SIGNED      0

#define PMB_MCP_FL_TO_FP_ROUNDING_MODE_MASK   0x00300000UL
#define PMB_MCP_FL_TO_FP_ROUNDING_MODE_SHIFT  20
#define PMB_MCP_FL_TO_FP_ROUNDING_MODE_SIGNED 0

#define PMB_MCP_FL_TO_FP_IS_SIGNED_MASK       0x00800000UL
#define PMB_MCP_FL_TO_FP_IS_SIGNED_SHIFT      23
#define PMB_MCP_FL_TO_FP_IS_SIGNED_SIGNED     0

/* Register MCP_PERIP_CYCLE_CNT (PMR_MCP) */
#define PMB_MCP_PERIP_CYCLE_CNT     0x0830
#define ABS_PMB_MCP_PERIP_CYCLE_CNT 0x02040830UL

#define PMB_MCP_COUNT_MASK          0x000FFFFFUL
#define PMB_MCP_COUNT_SHIFT         0
#define PMB_MCP_COUNT_SIGNED        0

/* Register MCP_PERIP_ISSUE_CNT (PMR_MCP) */
#define PMB_MCP_PERIP_ISSUE_CNT     0x0834
#define ABS_PMB_MCP_PERIP_ISSUE_CNT 0x02040834UL

#define PMB_MCP_ISSUE_MASK          0x000FFFFFUL
#define PMB_MCP_ISSUE_SHIFT         0
#define PMB_MCP_ISSUE_SIGNED        0

/* Register MCP_PERIP_WAIT_CNT (PMR_MCP) */
#define PMB_MCP_PERIP_WAIT_CNT     0x0838
#define ABS_PMB_MCP_PERIP_WAIT_CNT 0x02040838UL

#define PMB_MCP_WAITS_MASK         0x000FFFFFUL
#define PMB_MCP_WAITS_SHIFT        0
#define PMB_MCP_WAITS_SIGNED       0

/* Register MCP_PERIP_MINMAX_CTRL (PMR_MCP) */
#define PMB_MCP_PERIP_MINMAX_CTRL        0x0840
#define ABS_PMB_MCP_PERIP_MINMAX_CTRL    0x02040840UL

#define PMB_MCP_MINMAX_HOLDOFF_MASK      0x00001F00UL
#define PMB_MCP_MINMAX_HOLDOFF_SHIFT     8
#define PMB_MCP_MINMAX_HOLDOFF_SIGNED    0

#define PMB_MCP_MINMAX_INIT_ON_RD_MASK   0x00010000UL
#define PMB_MCP_MINMAX_INIT_ON_RD_SHIFT  16
#define PMB_MCP_MINMAX_INIT_ON_RD_SIGNED 0

#define PMB_MCP_MINMAX_EDGE_MASK         0x00060000UL
#define PMB_MCP_MINMAX_EDGE_SHIFT        17
#define PMB_MCP_MINMAX_EDGE_SIGNED       0

#define PMB_MCP_MINMAX_MODE_MASK         0x00180000UL
#define PMB_MCP_MINMAX_MODE_SHIFT        19
#define PMB_MCP_MINMAX_MODE_SIGNED       0

#define PMB_MCP_MINMAX_ABS_MASK          0x00200000UL
#define PMB_MCP_MINMAX_ABS_SHIFT         21
#define PMB_MCP_MINMAX_ABS_SIGNED        0

#define PMB_MCP_MINMAX_DBL_MASK          0x00400000UL
#define PMB_MCP_MINMAX_DBL_SHIFT         22
#define PMB_MCP_MINMAX_DBL_SIGNED        0

#define PMB_MCP_MINMAX_INIT_MASK         0x00800000UL
#define PMB_MCP_MINMAX_INIT_SHIFT        23
#define PMB_MCP_MINMAX_INIT_SIGNED       0

/* Register MCP_PERIP_MINMAX_VAL (PMR_MCP) */
#define PMB_MCP_PERIP_MINMAX_VAL     0x0844
#define ABS_PMB_MCP_PERIP_MINMAX_VAL 0x02040844UL

#define PMB_MCP_MINMAX_VAL_MASK      0x00FFFF00UL
#define PMB_MCP_MINMAX_VAL_SHIFT     8
#define PMB_MCP_MINMAX_VAL_SIGNED    0

/* Register MCP_PERIP_MINMAX_POS (PMR_MCP) */
#define PMB_MCP_PERIP_MINMAX_POS     0x0848
#define ABS_PMB_MCP_PERIP_MINMAX_POS 0x02040848UL

#define PMB_MCP_MINMAX_POS_MASK      0x00FFFFFFUL
#define PMB_MCP_MINMAX_POS_SHIFT     0
#define PMB_MCP_MINMAX_POS_SIGNED    0

/* Register MCP_PERIP_PRBS_PERM0 (PMR_MCP) */
#define PMB_MCP_PERIP_PRBS_PERM0     0x084C
#define ABS_PMB_MCP_PERIP_PRBS_PERM0 0x0204084CUL

#define PMB_MCP_PRBS_PERM0_MASK      0x0000000FUL
#define PMB_MCP_PRBS_PERM0_SHIFT     0
#define PMB_MCP_PRBS_PERM0_SIGNED    0

#define PMB_MCP_PRBS_PERM1_MASK      0x000000F0UL
#define PMB_MCP_PRBS_PERM1_SHIFT     4
#define PMB_MCP_PRBS_PERM1_SIGNED    0

#define PMB_MCP_PRBS_PERM2_MASK      0x00000F00UL
#define PMB_MCP_PRBS_PERM2_SHIFT     8
#define PMB_MCP_PRBS_PERM2_SIGNED    0

#define PMB_MCP_PRBS_PERM3_MASK      0x0000F000UL
#define PMB_MCP_PRBS_PERM3_SHIFT     12
#define PMB_MCP_PRBS_PERM3_SIGNED    0

#define PMB_MCP_PRBS_PERM4_MASK      0x000F0000UL
#define PMB_MCP_PRBS_PERM4_SHIFT     16
#define PMB_MCP_PRBS_PERM4_SIGNED    0

#define PMB_MCP_PRBS_PERM5_MASK      0x00F00000UL
#define PMB_MCP_PRBS_PERM5_SHIFT     20
#define PMB_MCP_PRBS_PERM5_SIGNED    0

/* Register MCP_PERIP_PRBS_PERM1 (PMR_MCP) */
#define PMB_MCP_PERIP_PRBS_PERM1     0x0850
#define ABS_PMB_MCP_PERIP_PRBS_PERM1 0x02040850UL

#define PMB_MCP_PRBS_PERM6_MASK      0x0000000FUL
#define PMB_MCP_PRBS_PERM6_SHIFT     0
#define PMB_MCP_PRBS_PERM6_SIGNED    0

#define PMB_MCP_PRBS_PERM7_MASK      0x000000F0UL
#define PMB_MCP_PRBS_PERM7_SHIFT     4
#define PMB_MCP_PRBS_PERM7_SIGNED    0

#define PMB_MCP_PRBS_PERM8_MASK      0x00000F00UL
#define PMB_MCP_PRBS_PERM8_SHIFT     8
#define PMB_MCP_PRBS_PERM8_SIGNED    0

#define PMB_MCP_PRBS_PERM9_MASK      0x0000F000UL
#define PMB_MCP_PRBS_PERM9_SHIFT     12
#define PMB_MCP_PRBS_PERM9_SIGNED    0

#define PMB_MCP_PRBS_PERM10_MASK     0x000F0000UL
#define PMB_MCP_PRBS_PERM10_SHIFT    16
#define PMB_MCP_PRBS_PERM10_SIGNED   0

#define PMB_MCP_PRBS_PERM11_MASK     0x00F00000UL
#define PMB_MCP_PRBS_PERM11_SHIFT    20
#define PMB_MCP_PRBS_PERM11_SIGNED   0

/* Register MCP_PERIP_PRBS_PERM2 (PMR_MCP) */
#define PMB_MCP_PERIP_PRBS_PERM2     0x0854
#define ABS_PMB_MCP_PERIP_PRBS_PERM2 0x02040854UL

#define PMB_MCP_PRBS_PERM12_MASK     0x0000000FUL
#define PMB_MCP_PRBS_PERM12_SHIFT    0
#define PMB_MCP_PRBS_PERM12_SIGNED   0

#define PMB_MCP_PRBS_PERM13_MASK     0x000000F0UL
#define PMB_MCP_PRBS_PERM13_SHIFT    4
#define PMB_MCP_PRBS_PERM13_SIGNED   0

/* Register MCP_PERIP_PRBS_DVB_CFG (PMR_MCP) */
#define PMB_MCP_PERIP_PRBS_DVB_CFG     0x0858
#define ABS_PMB_MCP_PERIP_PRBS_DVB_CFG 0x02040858UL

#define PMB_MCP_PRBS_NMAX_MASK         0x0000FFFFUL
#define PMB_MCP_PRBS_NMAX_SHIFT        0
#define PMB_MCP_PRBS_NMAX_SIGNED       0

#define PMB_MCP_PRBS_WIDTH_MASK        0x000F0000UL
#define PMB_MCP_PRBS_WIDTH_SHIFT       16
#define PMB_MCP_PRBS_WIDTH_SIGNED      0

#define PMB_MCP_PRBS_TAPS_MASK         0x00700000UL
#define PMB_MCP_PRBS_TAPS_SHIFT        20
#define PMB_MCP_PRBS_TAPS_SIGNED       0

/* Register MCP_PERIP_CDSG_CFG0 (PMR_MCP) */
#define PMB_MCP_PERIP_CDSG_CFG0     0x08E0
#define ABS_PMB_MCP_PERIP_CDSG_CFG0 0x020408E0UL

#define PMB_MCP_CDSG_P_R_MASK       0x00FFFF00UL
#define PMB_MCP_CDSG_P_R_SHIFT      8
#define PMB_MCP_CDSG_P_R_SIGNED     0

/* Register MCP_PERIP_CDSG_CFG1 (PMR_MCP) */
#define PMB_MCP_PERIP_CDSG_CFG1         0x08E4
#define ABS_PMB_MCP_PERIP_CDSG_CFG1     0x020408E4UL

#define PMB_MCP_CDSG_NUM_FB_TAPS_MASK   0x00000007UL
#define PMB_MCP_CDSG_NUM_FB_TAPS_SHIFT  0
#define PMB_MCP_CDSG_NUM_FB_TAPS_SIGNED 0

#define PMB_MCP_CDSG_N_CELLS_MASK       0x000FFFF0UL
#define PMB_MCP_CDSG_N_CELLS_SHIFT      4
#define PMB_MCP_CDSG_N_CELLS_SIGNED     0

#define PMB_MCP_CDSG_N_D_MASK           0x00F00000UL
#define PMB_MCP_CDSG_N_D_SHIFT          20
#define PMB_MCP_CDSG_N_D_SIGNED         0

/* Register MCP_PERIP_CDSG_CFG2 (PMR_MCP) */
#define PMB_MCP_PERIP_CDSG_CFG2     0x08E8
#define ABS_PMB_MCP_PERIP_CDSG_CFG2 0x020408E8UL

#define PMB_MCP_CDSG_FB_TAP0_MASK   0x0000000FUL
#define PMB_MCP_CDSG_FB_TAP0_SHIFT  0
#define PMB_MCP_CDSG_FB_TAP0_SIGNED 0

#define PMB_MCP_CDSG_FB_TAP1_MASK   0x000000F0UL
#define PMB_MCP_CDSG_FB_TAP1_SHIFT  4
#define PMB_MCP_CDSG_FB_TAP1_SIGNED 0

#define PMB_MCP_CDSG_FB_TAP2_MASK   0x00000F00UL
#define PMB_MCP_CDSG_FB_TAP2_SHIFT  8
#define PMB_MCP_CDSG_FB_TAP2_SIGNED 0

#define PMB_MCP_CDSG_FB_TAP3_MASK   0x0000F000UL
#define PMB_MCP_CDSG_FB_TAP3_SHIFT  12
#define PMB_MCP_CDSG_FB_TAP3_SIGNED 0

#define PMB_MCP_CDSG_FB_TAP4_MASK   0x000F0000UL
#define PMB_MCP_CDSG_FB_TAP4_SHIFT  16
#define PMB_MCP_CDSG_FB_TAP4_SIGNED 0

#define PMB_MCP_CDSG_FB_TAP5_MASK   0x00F00000UL
#define PMB_MCP_CDSG_FB_TAP5_SHIFT  20
#define PMB_MCP_CDSG_FB_TAP5_SIGNED 0

/* Register MCP_DVBS2_DESCRAMBLER_XLFSR_STATE0 (PMR_MCP) */
#define PMB_MCP_DVBS2_DESCRAMBLER_XLFSR_STATE0     0x08EC
#define ABS_PMB_MCP_DVBS2_DESCRAMBLER_XLFSR_STATE0 0x020408ECUL

#define PMB_MCP_DVBS2_DESCRAMBLER_STATE0_MASK      0x0003FFFFUL
#define PMB_MCP_DVBS2_DESCRAMBLER_STATE0_SHIFT     0
#define PMB_MCP_DVBS2_DESCRAMBLER_STATE0_SIGNED    0

/* Register MCP_DVBS2_DESCRAMBLER_XLFSR_STATE1 (PMR_MCP) */
#define PMB_MCP_DVBS2_DESCRAMBLER_XLFSR_STATE1     0x08F0
#define ABS_PMB_MCP_DVBS2_DESCRAMBLER_XLFSR_STATE1 0x020408F0UL

#define PMB_MCP_DVBS2_DESCRAMBLER_STATE1_MASK      0x0003FFFFUL
#define PMB_MCP_DVBS2_DESCRAMBLER_STATE1_SHIFT     0
#define PMB_MCP_DVBS2_DESCRAMBLER_STATE1_SIGNED    0

/* Register MCP_DVBS2_DESCRAMBLER_XLFSR_STATE2 (PMR_MCP) */
#define PMB_MCP_DVBS2_DESCRAMBLER_XLFSR_STATE2     0x08F4
#define ABS_PMB_MCP_DVBS2_DESCRAMBLER_XLFSR_STATE2 0x020408F4UL

#define PMB_MCP_DVBS2_DESCRAMBLER_STATE2_MASK      0x0003FFFFUL
#define PMB_MCP_DVBS2_DESCRAMBLER_STATE2_SHIFT     0
#define PMB_MCP_DVBS2_DESCRAMBLER_STATE2_SIGNED    0

/* Register MCP_DVBS2_DESCRAMBLER_XLFSR_STATE3 (PMR_MCP) */
#define PMB_MCP_DVBS2_DESCRAMBLER_XLFSR_STATE3     0x08F8
#define ABS_PMB_MCP_DVBS2_DESCRAMBLER_XLFSR_STATE3 0x020408F8UL

#define PMB_MCP_DVBS2_DESCRAMBLER_STATE3_MASK      0x0003FFFFUL
#define PMB_MCP_DVBS2_DESCRAMBLER_STATE3_SHIFT     0
#define PMB_MCP_DVBS2_DESCRAMBLER_STATE3_SIGNED    0

/* Register SCP_CONTROL (PMR_SCP) */
#define PMB_SCP_CONTROL                    0x0000
#define ABS_PMB_SCP_CONTROL                0x02041000UL

#define PMB_SCP_N_SEL_MASK                 0x0000000FUL
#define PMB_SCP_N_SEL_SHIFT                0
#define PMB_SCP_N_SEL_SIGNED               0

#define PMB_SCP_P_SEL_MASK                 0x00000030UL
#define PMB_SCP_P_SEL_SHIFT                4
#define PMB_SCP_P_SEL_SIGNED               0

#define PMB_SCP_FORMAT_MASK                0x00000040UL
#define PMB_SCP_FORMAT_SHIFT               6
#define PMB_SCP_FORMAT_SIGNED              0

#define PMB_SCP_SOURCE_MASK                0x00000180UL
#define PMB_SCP_SOURCE_SHIFT               7
#define PMB_SCP_SOURCE_SIGNED              0

#define PMB_SCP_INPUT_MODE_MASK            0x00000200UL
#define PMB_SCP_INPUT_MODE_SHIFT           9
#define PMB_SCP_INPUT_MODE_SIGNED          0

#define PMB_SCP_INVERT_SPECTRUM_MASK       0x00000400UL
#define PMB_SCP_INVERT_SPECTRUM_SHIFT      10
#define PMB_SCP_INVERT_SPECTRUM_SIGNED     0

#define PMB_SCP_SYNCHRONIZE_UPDATES_MASK   0x00000800UL
#define PMB_SCP_SYNCHRONIZE_UPDATES_SHIFT  11
#define PMB_SCP_SYNCHRONIZE_UPDATES_SIGNED 0

#define PMB_SCP_RESET_MASK                 0x00001000UL
#define PMB_SCP_RESET_SHIFT                12
#define PMB_SCP_RESET_SIGNED               0

#define PMB_SCP_CLEAR_PHASE_MASK           0x00002000UL
#define PMB_SCP_CLEAR_PHASE_SHIFT          13
#define PMB_SCP_CLEAR_PHASE_SIGNED         0

#define PMB_SCP_SET_SCP_POWER_MASK         0x0000C000UL
#define PMB_SCP_SET_SCP_POWER_SHIFT        14
#define PMB_SCP_SET_SCP_POWER_SIGNED       0

#define PMB_SCP_SET_ADC_POWER_MASK         0x00030000UL
#define PMB_SCP_SET_ADC_POWER_SHIFT        16
#define PMB_SCP_SET_ADC_POWER_SIGNED       0

#define PMB_SCP_SET_ACTIVE_FRAME_MASK      0x000C0000UL
#define PMB_SCP_SET_ACTIVE_FRAME_SHIFT     18
#define PMB_SCP_SET_ACTIVE_FRAME_SIGNED    0

#define PMB_SCP_STC_FRAME_START_MASK       0x00100000UL
#define PMB_SCP_STC_FRAME_START_SHIFT      20
#define PMB_SCP_STC_FRAME_START_SIGNED     0

#define PMB_SCP_MODE_MASK                  0x00E00000UL
#define PMB_SCP_MODE_SHIFT                 21
#define PMB_SCP_MODE_SIGNED                0

/* Register SCP_STATUS (PMR_SCP) */
#define PMB_SCP_STATUS              0x0004
#define ABS_PMB_SCP_STATUS          0x02041004UL

#define PMB_SCP_POWER_MASK          0x0000C000UL
#define PMB_SCP_POWER_SHIFT         14
#define PMB_SCP_POWER_SIGNED        0

#define PMB_SCP_ADC_POWER_MASK      0x00030000UL
#define PMB_SCP_ADC_POWER_SHIFT     16
#define PMB_SCP_ADC_POWER_SIGNED    0

#define PMB_SCP_ACTIVE_FRAME_MASK   0x00040000UL
#define PMB_SCP_ACTIVE_FRAME_SHIFT  18
#define PMB_SCP_ACTIVE_FRAME_SIGNED 0

#define PMB_SCP_IRQ_DMA_OP_MASK     0x00400000UL
#define PMB_SCP_IRQ_DMA_OP_SHIFT    22
#define PMB_SCP_IRQ_DMA_OP_SIGNED   0

#define PMB_SCP_IRQ_SCP_MASK        0x00800000UL
#define PMB_SCP_IRQ_SCP_SHIFT       23
#define PMB_SCP_IRQ_SCP_SIGNED      0

/* Register SCP_INTERRUPT_STATUS (PMR_SCP) */
#define PMB_SCP_INTERRUPT_STATUS           0x0008
#define ABS_PMB_SCP_INTERRUPT_STATUS       0x02041008UL

#define PMB_SCP_TBUS_OVERFLOW_EVENT_MASK   0x00100000UL
#define PMB_SCP_TBUS_OVERFLOW_EVENT_SHIFT  20
#define PMB_SCP_TBUS_OVERFLOW_EVENT_SIGNED 0

#define PMB_SCP_OVERFLOW_EVENT_MASK        0x00200000UL
#define PMB_SCP_OVERFLOW_EVENT_SHIFT       21
#define PMB_SCP_OVERFLOW_EVENT_SIGNED      0

#define PMB_SCP_COMPARE_EVENT_MASK         0x00400000UL
#define PMB_SCP_COMPARE_EVENT_SHIFT        22
#define PMB_SCP_COMPARE_EVENT_SIGNED       0

#define PMB_SCP_AGC_COUNTS_EVENT_MASK      0x00800000UL
#define PMB_SCP_AGC_COUNTS_EVENT_SHIFT     23
#define PMB_SCP_AGC_COUNTS_EVENT_SIGNED    0

/* Register SCP_INTERRUPT_ENABLE (PMR_SCP) */
#define PMB_SCP_INTERRUPT_ENABLE            0x000C
#define ABS_PMB_SCP_INTERRUPT_ENABLE        0x0204100CUL

#define PMB_SCP_TBUS_OVERFLOW_ENABLE_MASK   0x00100000UL
#define PMB_SCP_TBUS_OVERFLOW_ENABLE_SHIFT  20
#define PMB_SCP_TBUS_OVERFLOW_ENABLE_SIGNED 0

#define PMB_SCP_OVERFLOW_ENABLE_MASK        0x00200000UL
#define PMB_SCP_OVERFLOW_ENABLE_SHIFT       21
#define PMB_SCP_OVERFLOW_ENABLE_SIGNED      0

#define PMB_SCP_COMPARE_ENABLE_MASK         0x00400000UL
#define PMB_SCP_COMPARE_ENABLE_SHIFT        22
#define PMB_SCP_COMPARE_ENABLE_SIGNED       0

#define PMB_SCP_AGC_COUNTS_ENABLE_MASK      0x00800000UL
#define PMB_SCP_AGC_COUNTS_ENABLE_SHIFT     23
#define PMB_SCP_AGC_COUNTS_ENABLE_SIGNED    0

/* Register SCP_INTERRUPT_CLEAR (PMR_SCP) */
#define PMB_SCP_INTERRUPT_CLEAR            0x0010
#define ABS_PMB_SCP_INTERRUPT_CLEAR        0x02041010UL

#define PMB_SCP_TBUS_OVERFLOW_CLEAR_MASK   0x00100000UL
#define PMB_SCP_TBUS_OVERFLOW_CLEAR_SHIFT  20
#define PMB_SCP_TBUS_OVERFLOW_CLEAR_SIGNED 0

#define PMB_SCP_OVERFLOW_CLEAR_MASK        0x00200000UL
#define PMB_SCP_OVERFLOW_CLEAR_SHIFT       21
#define PMB_SCP_OVERFLOW_CLEAR_SIGNED      0

#define PMB_SCP_COMPARE_CLEAR_MASK         0x00400000UL
#define PMB_SCP_COMPARE_CLEAR_SHIFT        22
#define PMB_SCP_COMPARE_CLEAR_SIGNED       0

#define PMB_SCP_AGC_COUNTS_CLEAR_MASK      0x00800000UL
#define PMB_SCP_AGC_COUNTS_CLEAR_SHIFT     23
#define PMB_SCP_AGC_COUNTS_CLEAR_SIGNED    0

/* Register SCP_INPUT_SAMPLE (PMR_SCP) */
#define PMB_SCP_INPUT_SAMPLE     0x0014
#define ABS_PMB_SCP_INPUT_SAMPLE 0x02041014UL

#define PMB_SCP_INPUT_Q_MASK     0x00000FFFUL
#define PMB_SCP_INPUT_Q_SHIFT    0
#define PMB_SCP_INPUT_Q_SIGNED   0

#define PMB_SCP_INPUT_I_MASK     0x00FFF000UL
#define PMB_SCP_INPUT_I_SHIFT    12
#define PMB_SCP_INPUT_I_SIGNED   0

/* Register SCP_REFERENCE_CLOCK_CONTROL_N (PMR_SCP) */
#define PMB_SCP_REFERENCE_CLOCK_CONTROL_N     0x0018
#define ABS_PMB_SCP_REFERENCE_CLOCK_CONTROL_N 0x02041018UL

#define PMB_SCP_N_MASK                        0x00FFFF00UL
#define PMB_SCP_N_SHIFT                       8
#define PMB_SCP_N_SIGNED                      0

/* Register SCP_REFERENCE_CLOCK_CONTROL_M (PMR_SCP) */
#define PMB_SCP_REFERENCE_CLOCK_CONTROL_M     0x001C
#define ABS_PMB_SCP_REFERENCE_CLOCK_CONTROL_M 0x0204101CUL

#define PMB_SCP_M_MASK                        0x00FFFF00UL
#define PMB_SCP_M_SHIFT                       8
#define PMB_SCP_M_SIGNED                      0

/* Register SCP_CIC_BYPASS (PMR_SCP) */
#define PMB_SCP_CIC_BYPASS        0x0020
#define ABS_PMB_SCP_CIC_BYPASS    0x02041020UL

#define PMB_SCP_CIC_BYPASS_MASK   0x00800000UL
#define PMB_SCP_CIC_BYPASS_SHIFT  23
#define PMB_SCP_CIC_BYPASS_SIGNED 0

/* Register SCP_RSSI_INPUT (PMR_SCP) */
#define PMB_SCP_RSSI_INPUT        0x0024
#define ABS_PMB_SCP_RSSI_INPUT    0x02041024UL

#define PMB_SCP_RSSI_INPUT_MASK   0x000FFF00UL
#define PMB_SCP_RSSI_INPUT_SHIFT  8
#define PMB_SCP_RSSI_INPUT_SIGNED 0

/* Register SCP_CONTROL2 (PMR_SCP) */
#define PMB_SCP_CONTROL2                0x0028
#define ABS_PMB_SCP_CONTROL2            0x02041028UL

#define PMB_SCP_WLAN_EDAGC_START_MASK   0x00800000UL
#define PMB_SCP_WLAN_EDAGC_START_SHIFT  23
#define PMB_SCP_WLAN_EDAGC_START_SIGNED 0

/* Register SCP_DMA_OUTPUT_CONTROL (PMR_SCP) */
#define PMB_SCP_DMA_OUTPUT_CONTROL     0x0040
#define ABS_PMB_SCP_DMA_OUTPUT_CONTROL 0x02041040UL

#define PMB_SCP_DMA_SYNC_DEBUG_MASK    0x00100000UL
#define PMB_SCP_DMA_SYNC_DEBUG_SHIFT   20
#define PMB_SCP_DMA_SYNC_DEBUG_SIGNED  0

#define PMB_SCP_DMA_SYNC_BYPASS_MASK   0x00200000UL
#define PMB_SCP_DMA_SYNC_BYPASS_SHIFT  21
#define PMB_SCP_DMA_SYNC_BYPASS_SIGNED 0

#define PMB_SCP_DMA_SYNC_ENABLE_MASK   0x00400000UL
#define PMB_SCP_DMA_SYNC_ENABLE_SHIFT  22
#define PMB_SCP_DMA_SYNC_ENABLE_SIGNED 0

#define PMB_SCP_BYPASS_MASK            0x00800000UL
#define PMB_SCP_BYPASS_SHIFT           23
#define PMB_SCP_BYPASS_SIGNED          0

/* Register SCP_DMA_OUTPUT_STATUS (PMR_SCP) */
#define PMB_SCP_DMA_OUTPUT_STATUS        0x0044
#define ABS_PMB_SCP_DMA_OUTPUT_STATUS    0x02041044UL

#define PMB_SCP_DMA_SYNC_STATE_MASK      0x00180000UL
#define PMB_SCP_DMA_SYNC_STATE_SHIFT     19
#define PMB_SCP_DMA_SYNC_STATE_SIGNED    0

#define PMB_SCP_OP_FIFO_NOT_EMPTY_MASK   0x00200000UL
#define PMB_SCP_OP_FIFO_NOT_EMPTY_SHIFT  21
#define PMB_SCP_OP_FIFO_NOT_EMPTY_SIGNED 0

#define PMB_SCP_OP_FIFO_FULL_MASK        0x00400000UL
#define PMB_SCP_OP_FIFO_FULL_SHIFT       22
#define PMB_SCP_OP_FIFO_FULL_SIGNED      0

#define PMB_SCP_OP_FIFO_HALF_FULL_MASK   0x00800000UL
#define PMB_SCP_OP_FIFO_HALF_FULL_SHIFT  23
#define PMB_SCP_OP_FIFO_HALF_FULL_SIGNED 0

/* Register SCP_DMA_OUTPUT_INTERRUPT_STATUS (PMR_SCP) */
#define PMB_SCP_DMA_OUTPUT_INTERRUPT_STATUS     0x0048
#define ABS_PMB_SCP_DMA_OUTPUT_INTERRUPT_STATUS 0x02041048UL

#define PMB_SCP_OP_FIFO_NOT_EMPTY_EVENT_MASK    0x00200000UL
#define PMB_SCP_OP_FIFO_NOT_EMPTY_EVENT_SHIFT   21
#define PMB_SCP_OP_FIFO_NOT_EMPTY_EVENT_SIGNED  0

#define PMB_SCP_OP_FIFO_FULL_EVENT_MASK         0x00400000UL
#define PMB_SCP_OP_FIFO_FULL_EVENT_SHIFT        22
#define PMB_SCP_OP_FIFO_FULL_EVENT_SIGNED       0

#define PMB_SCP_OP_FIFO_HALF_FULL_EVENT_MASK    0x00800000UL
#define PMB_SCP_OP_FIFO_HALF_FULL_EVENT_SHIFT   23
#define PMB_SCP_OP_FIFO_HALF_FULL_EVENT_SIGNED  0

/* Register SCP_DMA_OUTPUT_INTERRUPT_ENABLE (PMR_SCP) */
#define PMB_SCP_DMA_OUTPUT_INTERRUPT_ENABLE     0x004C
#define ABS_PMB_SCP_DMA_OUTPUT_INTERRUPT_ENABLE 0x0204104CUL

#define PMB_SCP_OP_FIFO_NOT_EMPTY_ENABLE_MASK   0x00200000UL
#define PMB_SCP_OP_FIFO_NOT_EMPTY_ENABLE_SHIFT  21
#define PMB_SCP_OP_FIFO_NOT_EMPTY_ENABLE_SIGNED 0

#define PMB_SCP_OP_FIFO_FULL_ENABLE_MASK        0x00400000UL
#define PMB_SCP_OP_FIFO_FULL_ENABLE_SHIFT       22
#define PMB_SCP_OP_FIFO_FULL_ENABLE_SIGNED      0

#define PMB_SCP_OP_FIFO_HALF_FULL_ENABLE_MASK   0x00800000UL
#define PMB_SCP_OP_FIFO_HALF_FULL_ENABLE_SHIFT  23
#define PMB_SCP_OP_FIFO_HALF_FULL_ENABLE_SIGNED 0

/* Register SCP_DMA_OUTPUT_INTERRUPT_CLEAR (PMR_SCP) */
#define PMB_SCP_DMA_OUTPUT_INTERRUPT_CLEAR     0x0050
#define ABS_PMB_SCP_DMA_OUTPUT_INTERRUPT_CLEAR 0x02041050UL

#define PMB_SCP_OP_FIFO_NOT_EMPTY_CLEAR_MASK   0x00200000UL
#define PMB_SCP_OP_FIFO_NOT_EMPTY_CLEAR_SHIFT  21
#define PMB_SCP_OP_FIFO_NOT_EMPTY_CLEAR_SIGNED 0

#define PMB_SCP_OP_FIFO_FULL_CLEAR_MASK        0x00400000UL
#define PMB_SCP_OP_FIFO_FULL_CLEAR_SHIFT       22
#define PMB_SCP_OP_FIFO_FULL_CLEAR_SIGNED      0

#define PMB_SCP_OP_FIFO_HALF_FULL_CLEAR_MASK   0x00800000UL
#define PMB_SCP_OP_FIFO_HALF_FULL_CLEAR_SHIFT  23
#define PMB_SCP_OP_FIFO_HALF_FULL_CLEAR_SIGNED 0

/* Register SCP_DMA_OUTPUT_SAMPLE (PMR_SCP) */
#define PMB_SCP_DMA_OUTPUT_SAMPLE     0x0054
#define ABS_PMB_SCP_DMA_OUTPUT_SAMPLE 0x02041054UL

#define PMB_SCP_START_TRANSFER_MASK   0x00000001UL
#define PMB_SCP_START_TRANSFER_SHIFT  0
#define PMB_SCP_START_TRANSFER_SIGNED 0

#define PMB_SCP_OUTPUT_Q_MASK         0x0000FFF0UL
#define PMB_SCP_OUTPUT_Q_SHIFT        4
#define PMB_SCP_OUTPUT_Q_SIGNED       0

#define PMB_SCP_OUTPUT_I_MASK         0xFFF00000UL
#define PMB_SCP_OUTPUT_I_SHIFT        20
#define PMB_SCP_OUTPUT_I_SIGNED       0

/* Register SCP_EARLY_COARSE_GAIN (PMR_SCP) */
#define PMB_SCP_EARLY_COARSE_GAIN        0x0060
#define ABS_PMB_SCP_EARLY_COARSE_GAIN    0x02041060UL

#define PMB_SCP_EARLY_COARSE_GAIN_MASK   0x00800000UL
#define PMB_SCP_EARLY_COARSE_GAIN_SHIFT  23
#define PMB_SCP_EARLY_COARSE_GAIN_SIGNED 0

/* Register SCP_EARLY_FINE_GAIN_I (PMR_SCP) */
#define PMB_SCP_EARLY_FINE_GAIN_I     0x0064
#define ABS_PMB_SCP_EARLY_FINE_GAIN_I 0x02041064UL

#define PMB_SCP_EARLY_I_GAIN_MASK     0x00FFE000UL
#define PMB_SCP_EARLY_I_GAIN_SHIFT    13
#define PMB_SCP_EARLY_I_GAIN_SIGNED   0

/* Register SCP_EARLY_FINE_GAIN_Q (PMR_SCP) */
#define PMB_SCP_EARLY_FINE_GAIN_Q     0x0068
#define ABS_PMB_SCP_EARLY_FINE_GAIN_Q 0x02041068UL

#define PMB_SCP_EARLY_Q_GAIN_MASK     0x00FFE000UL
#define PMB_SCP_EARLY_Q_GAIN_SHIFT    13
#define PMB_SCP_EARLY_Q_GAIN_SIGNED   0

/* Register SCP_EARLY_ANGLE_IQ (PMR_SCP) */
#define PMB_SCP_EARLY_ANGLE_IQ           0x006C
#define ABS_PMB_SCP_EARLY_ANGLE_IQ       0x0204106CUL

#define PMB_SCP_EARLY_I_TO_Q_GAIN_MASK   0x00FFE000UL
#define PMB_SCP_EARLY_I_TO_Q_GAIN_SHIFT  13
#define PMB_SCP_EARLY_I_TO_Q_GAIN_SIGNED 0

/* Register SCP_LATE_COARSE_GAIN (PMR_SCP) */
#define PMB_SCP_LATE_COARSE_GAIN        0x0074
#define ABS_PMB_SCP_LATE_COARSE_GAIN    0x02041074UL

#define PMB_SCP_LATE_COARSE_GAIN_MASK   0x00800000UL
#define PMB_SCP_LATE_COARSE_GAIN_SHIFT  23
#define PMB_SCP_LATE_COARSE_GAIN_SIGNED 0

/* Register SCP_LATE_FINE_GAIN_I (PMR_SCP) */
#define PMB_SCP_LATE_FINE_GAIN_I     0x0078
#define ABS_PMB_SCP_LATE_FINE_GAIN_I 0x02041078UL

#define PMB_SCP_LATE_I_GAIN_MASK     0x00FFE000UL
#define PMB_SCP_LATE_I_GAIN_SHIFT    13
#define PMB_SCP_LATE_I_GAIN_SIGNED   0

/* Register SCP_LATE_FINE_GAIN_Q (PMR_SCP) */
#define PMB_SCP_LATE_FINE_GAIN_Q     0x007C
#define ABS_PMB_SCP_LATE_FINE_GAIN_Q 0x0204107CUL

#define PMB_SCP_LATE_Q_GAIN_MASK     0x00FFE000UL
#define PMB_SCP_LATE_Q_GAIN_SHIFT    13
#define PMB_SCP_LATE_Q_GAIN_SIGNED   0

/* Register SCP_DC_OFFSET_I (PMR_SCP) */
#define PMB_SCP_DC_OFFSET_I             0x0088
#define ABS_PMB_SCP_DC_OFFSET_I         0x02041088UL

#define PMB_SCP_DC_OFFSET_FRAC_I_MASK   0x00000FFFUL
#define PMB_SCP_DC_OFFSET_FRAC_I_SHIFT  0
#define PMB_SCP_DC_OFFSET_FRAC_I_SIGNED 0

#define PMB_SCP_DC_OFFSET_I_MASK        0x00FFF000UL
#define PMB_SCP_DC_OFFSET_I_SHIFT       12
#define PMB_SCP_DC_OFFSET_I_SIGNED      0

/* Register SCP_DC_OFFSET_Q (PMR_SCP) */
#define PMB_SCP_DC_OFFSET_Q             0x008C
#define ABS_PMB_SCP_DC_OFFSET_Q         0x0204108CUL

#define PMB_SCP_DC_OFFSET_FRAC_Q_MASK   0x00000FFFUL
#define PMB_SCP_DC_OFFSET_FRAC_Q_SHIFT  0
#define PMB_SCP_DC_OFFSET_FRAC_Q_SIGNED 0

#define PMB_SCP_DC_OFFSET_Q_MASK        0x00FFF000UL
#define PMB_SCP_DC_OFFSET_Q_SHIFT       12
#define PMB_SCP_DC_OFFSET_Q_SIGNED      0

/* Register SCP_EXT_GAIN_CONTROL_1 (PMR_SCP) */
#define PMB_SCP_EXT_GAIN_CONTROL_1     0x0090
#define ABS_PMB_SCP_EXT_GAIN_CONTROL_1 0x02041090UL

#define PMB_SCP_GAIN_CONTROL_1_MASK    0x00FFF000UL
#define PMB_SCP_GAIN_CONTROL_1_SHIFT   12
#define PMB_SCP_GAIN_CONTROL_1_SIGNED  0

/* Register SCP_EXT_GAIN_CONTROL_2 (PMR_SCP) */
#define PMB_SCP_EXT_GAIN_CONTROL_2     0x0094
#define ABS_PMB_SCP_EXT_GAIN_CONTROL_2 0x02041094UL

#define PMB_SCP_GAIN_CONTROL_2_MASK    0x00FFF000UL
#define PMB_SCP_GAIN_CONTROL_2_SHIFT   12
#define PMB_SCP_GAIN_CONTROL_2_SIGNED  0

/* Register SCP_EXT_OFFSET_CONTROL_1 (PMR_SCP) */
#define PMB_SCP_EXT_OFFSET_CONTROL_1     0x0098
#define ABS_PMB_SCP_EXT_OFFSET_CONTROL_1 0x02041098UL

#define PMB_SCP_OFFSET_CONTROL_1_MASK    0x00FFF000UL
#define PMB_SCP_OFFSET_CONTROL_1_SHIFT   12
#define PMB_SCP_OFFSET_CONTROL_1_SIGNED  0

/* Register SCP_EXT_OFFSET_CONTROL_2 (PMR_SCP) */
#define PMB_SCP_EXT_OFFSET_CONTROL_2     0x009C
#define ABS_PMB_SCP_EXT_OFFSET_CONTROL_2 0x0204109CUL

#define PMB_SCP_OFFSET_CONTROL_2_MASK    0x00FFF000UL
#define PMB_SCP_OFFSET_CONTROL_2_SHIFT   12
#define PMB_SCP_OFFSET_CONTROL_2_SIGNED  0

/* Register SCP_EARLY_GAIN_BYPASS (PMR_SCP) */
#define PMB_SCP_EARLY_GAIN_BYPASS     0x00A0
#define ABS_PMB_SCP_EARLY_GAIN_BYPASS 0x020410A0UL

#define PMB_SCP_EARLY_BYPASS_MASK     0x00800000UL
#define PMB_SCP_EARLY_BYPASS_SHIFT    23
#define PMB_SCP_EARLY_BYPASS_SIGNED   0

/* Register SCP_LATE_GAIN_BYPASS (PMR_SCP) */
#define PMB_SCP_LATE_GAIN_BYPASS     0x00A4
#define ABS_PMB_SCP_LATE_GAIN_BYPASS 0x020410A4UL

#define PMB_SCP_LATE_BYPASS_MASK     0x00800000UL
#define PMB_SCP_LATE_BYPASS_SHIFT    23
#define PMB_SCP_LATE_BYPASS_SIGNED   0

/* Register SCP_IQCORR_CONTROL (PMR_SCP) */
#define PMB_SCP_IQCORR_CONTROL       0x00B0
#define ABS_PMB_SCP_IQCORR_CONTROL   0x020410B0UL

#define PMB_SCP_IQCORR_ENABLE_MASK   0x00800000UL
#define PMB_SCP_IQCORR_ENABLE_SHIFT  23
#define PMB_SCP_IQCORR_ENABLE_SIGNED 0

/* Register SCP_IQCORR_STATUS (PMR_SCP) */
#define PMB_SCP_IQCORR_STATUS     0x00B4
#define ABS_PMB_SCP_IQCORR_STATUS 0x020410B4UL

#define PMB_SCP_IQCORR_OUT_MASK   0x001FFFFFUL
#define PMB_SCP_IQCORR_OUT_SHIFT  0
#define PMB_SCP_IQCORR_OUT_SIGNED 0

/* Register SCP_AGC_CLIP_CONTROL (PMR_SCP) */
#define PMB_SCP_AGC_CLIP_CONTROL     0x00C0
#define ABS_PMB_SCP_AGC_CLIP_CONTROL 0x020410C0UL

#define PMB_SCP_AGC_CLIP_MASK        0x0007FF00UL
#define PMB_SCP_AGC_CLIP_SHIFT       8
#define PMB_SCP_AGC_CLIP_SIGNED      0

/* Register SCP_AGC_THRESH_CONTROL (PMR_SCP) */
#define PMB_SCP_AGC_THRESH_CONTROL     0x00C4
#define ABS_PMB_SCP_AGC_THRESH_CONTROL 0x020410C4UL

#define PMB_SCP_AGC_THRESH_MASK        0x0007FF00UL
#define PMB_SCP_AGC_THRESH_SHIFT       8
#define PMB_SCP_AGC_THRESH_SIGNED      0

/* Register SCP_AGC_PERIOD (PMR_SCP) */
#define PMB_SCP_AGC_PERIOD        0x00C8
#define ABS_PMB_SCP_AGC_PERIOD    0x020410C8UL

#define PMB_SCP_AGC_PERIOD_MASK   0x00FFFFC0UL
#define PMB_SCP_AGC_PERIOD_SHIFT  6
#define PMB_SCP_AGC_PERIOD_SIGNED 0

/* Register SCP_AGC_SAMPLE_COUNTER (PMR_SCP) */
#define PMB_SCP_AGC_SAMPLE_COUNTER     0x00CC
#define ABS_PMB_SCP_AGC_SAMPLE_COUNTER 0x020410CCUL

#define PMB_SCP_AGC_COUNT_MASK         0x00FFFFC0UL
#define PMB_SCP_AGC_COUNT_SHIFT        6
#define PMB_SCP_AGC_COUNT_SIGNED       0

/* Register SCP_AGC_CLIP_COUNT_I (PMR_SCP) */
#define PMB_SCP_AGC_CLIP_COUNT_I     0x00D0
#define ABS_PMB_SCP_AGC_CLIP_COUNT_I 0x020410D0UL

#define PMB_SCP_CLIP_COUNT_I_MASK    0x00FFFFC0UL
#define PMB_SCP_CLIP_COUNT_I_SHIFT   6
#define PMB_SCP_CLIP_COUNT_I_SIGNED  0

/* Register SCP_AGC_THRESH_COUNT_I (PMR_SCP) */
#define PMB_SCP_AGC_THRESH_COUNT_I     0x00D4
#define ABS_PMB_SCP_AGC_THRESH_COUNT_I 0x020410D4UL

#define PMB_SCP_THRESH_COUNT_I_MASK    0x00FFFFC0UL
#define PMB_SCP_THRESH_COUNT_I_SHIFT   6
#define PMB_SCP_THRESH_COUNT_I_SIGNED  0

/* Register SCP_AGC_CLIP_COUNT_Q (PMR_SCP) */
#define PMB_SCP_AGC_CLIP_COUNT_Q     0x00D8
#define ABS_PMB_SCP_AGC_CLIP_COUNT_Q 0x020410D8UL

#define PMB_SCP_CLIP_COUNT_Q_MASK    0x00FFFFC0UL
#define PMB_SCP_CLIP_COUNT_Q_SHIFT   6
#define PMB_SCP_CLIP_COUNT_Q_SIGNED  0

/* Register SCP_AGC_THRESH_COUNT_Q (PMR_SCP) */
#define PMB_SCP_AGC_THRESH_COUNT_Q     0x00DC
#define ABS_PMB_SCP_AGC_THRESH_COUNT_Q 0x020410DCUL

#define PMB_SCP_THRESH_COUNT_Q_MASK    0x00FFFFC0UL
#define PMB_SCP_THRESH_COUNT_Q_SHIFT   6
#define PMB_SCP_THRESH_COUNT_Q_SIGNED  0

/* Register SCP_DC_MONITOR_I (PMR_SCP) */
#define PMB_SCP_DC_MONITOR_I        0x00E0
#define ABS_PMB_SCP_DC_MONITOR_I    0x020410E0UL

#define PMB_SCP_DC_MONITOR_I_MASK   0x00FFFFFFUL
#define PMB_SCP_DC_MONITOR_I_SHIFT  0
#define PMB_SCP_DC_MONITOR_I_SIGNED 0

/* Register SCP_DC_MONITOR_Q (PMR_SCP) */
#define PMB_SCP_DC_MONITOR_Q        0x00E4
#define ABS_PMB_SCP_DC_MONITOR_Q    0x020410E4UL

#define PMB_SCP_DC_MONITOR_Q_MASK   0x00FFFFFFUL
#define PMB_SCP_DC_MONITOR_Q_SHIFT  0
#define PMB_SCP_DC_MONITOR_Q_SIGNED 0

/* Register SCP_DC_BYPASS (PMR_SCP) */
#define PMB_SCP_DC_BYPASS        0x00E8
#define ABS_PMB_SCP_DC_BYPASS    0x020410E8UL

#define PMB_SCP_DC_BYPASS_MASK   0x00800000UL
#define PMB_SCP_DC_BYPASS_SHIFT  23
#define PMB_SCP_DC_BYPASS_SIGNED 0

/* Register SCP_DC_CONTROL (PMR_SCP) */
#define PMB_SCP_DC_CONTROL               0x00EC
#define ABS_PMB_SCP_DC_CONTROL           0x020410ECUL

#define PMB_SCP_DC_MONITOR_SOURCE_MASK   0x00000001UL
#define PMB_SCP_DC_MONITOR_SOURCE_SHIFT  0
#define PMB_SCP_DC_MONITOR_SOURCE_SIGNED 0

/* Register SCP_LO_BASE (PMR_SCP) */
#define PMB_SCP_LO_BASE        0x0100
#define ABS_PMB_SCP_LO_BASE    0x02041100UL

#define PMB_SCP_LO_BASE_MASK   0x00E00000UL
#define PMB_SCP_LO_BASE_SHIFT  21
#define PMB_SCP_LO_BASE_SIGNED 0

/* Register SCP_LO_CONTROL (PMR_SCP) */
#define PMB_SCP_LO_CONTROL        0x0104
#define ABS_PMB_SCP_LO_CONTROL    0x02041104UL

#define PMB_SCP_LO_CONTROL_MASK   0x00FFFFFFUL
#define PMB_SCP_LO_CONTROL_SHIFT  0
#define PMB_SCP_LO_CONTROL_SIGNED 0

/* Register SCP_MIXER_BYPASS (PMR_SCP) */
#define PMB_SCP_MIXER_BYPASS        0x010C
#define ABS_PMB_SCP_MIXER_BYPASS    0x0204110CUL

#define PMB_SCP_MIXER_BYPASS_MASK   0x00800000UL
#define PMB_SCP_MIXER_BYPASS_SHIFT  23
#define PMB_SCP_MIXER_BYPASS_SIGNED 0

/* Register SCP_MIXER_CONTROL (PMR_SCP) */
#define PMB_SCP_MIXER_CONTROL         0x0110
#define ABS_PMB_SCP_MIXER_CONTROL     0x02041110UL

#define PMB_SCP_MIXER_OUT_GAIN_MASK   0x00000001UL
#define PMB_SCP_MIXER_OUT_GAIN_SHIFT  0
#define PMB_SCP_MIXER_OUT_GAIN_SIGNED 0

/* Register SCP_RESAMPLING_FACTOR_BASE (PMR_SCP) */
#define PMB_SCP_RESAMPLING_FACTOR_BASE     0x0120
#define ABS_PMB_SCP_RESAMPLING_FACTOR_BASE 0x02041120UL

#define PMB_SCP_RESAMP_BASE_MASK           0x00E00000UL
#define PMB_SCP_RESAMP_BASE_SHIFT          21
#define PMB_SCP_RESAMP_BASE_SIGNED         0

/* Register SCP_RESAMPLING_FACTOR_CONTROL (PMR_SCP) */
#define PMB_SCP_RESAMPLING_FACTOR_CONTROL     0x0124
#define ABS_PMB_SCP_RESAMPLING_FACTOR_CONTROL 0x02041124UL

#define PMB_SCP_RESAMP_CONTROL_MASK           0x00FFFFFFUL
#define PMB_SCP_RESAMP_CONTROL_SHIFT          0
#define PMB_SCP_RESAMP_CONTROL_SIGNED         0

/* Register SCP_RESAMPLERCOEFF_0 (PMR_SCP) */
#define PMB_SCP_RESAMPLERCOEFF_0     0x0128
#define ABS_PMB_SCP_RESAMPLERCOEFF_0 0x02041128UL

#define PMB_SCP_R1_R23_MASK          0x00000FFCUL
#define PMB_SCP_R1_R23_SHIFT         2
#define PMB_SCP_R1_R23_SIGNED        0

#define PMB_SCP_R0_R24_MASK          0x00FFC000UL
#define PMB_SCP_R0_R24_SHIFT         14
#define PMB_SCP_R0_R24_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_1 (PMR_SCP) */
#define PMB_SCP_RESAMPLERCOEFF_1     0x012C
#define ABS_PMB_SCP_RESAMPLERCOEFF_1 0x0204112CUL

#define PMB_SCP_R3_R21_MASK          0x00000FFCUL
#define PMB_SCP_R3_R21_SHIFT         2
#define PMB_SCP_R3_R21_SIGNED        0

#define PMB_SCP_R2_R22_MASK          0x00FFC000UL
#define PMB_SCP_R2_R22_SHIFT         14
#define PMB_SCP_R2_R22_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_2 (PMR_SCP) */
#define PMB_SCP_RESAMPLERCOEFF_2     0x0130
#define ABS_PMB_SCP_RESAMPLERCOEFF_2 0x02041130UL

#define PMB_SCP_R5_R19_MASK          0x00000FFCUL
#define PMB_SCP_R5_R19_SHIFT         2
#define PMB_SCP_R5_R19_SIGNED        0

#define PMB_SCP_R4_R20_MASK          0x00FFC000UL
#define PMB_SCP_R4_R20_SHIFT         14
#define PMB_SCP_R4_R20_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_3 (PMR_SCP) */
#define PMB_SCP_RESAMPLERCOEFF_3     0x0134
#define ABS_PMB_SCP_RESAMPLERCOEFF_3 0x02041134UL

#define PMB_SCP_R7_R17_MASK          0x00000FFCUL
#define PMB_SCP_R7_R17_SHIFT         2
#define PMB_SCP_R7_R17_SIGNED        0

#define PMB_SCP_R6_R18_MASK          0x00FFC000UL
#define PMB_SCP_R6_R18_SHIFT         14
#define PMB_SCP_R6_R18_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_4 (PMR_SCP) */
#define PMB_SCP_RESAMPLERCOEFF_4     0x0138
#define ABS_PMB_SCP_RESAMPLERCOEFF_4 0x02041138UL

#define PMB_SCP_R9_R15_MASK          0x00000FFCUL
#define PMB_SCP_R9_R15_SHIFT         2
#define PMB_SCP_R9_R15_SIGNED        0

#define PMB_SCP_R8_R16_MASK          0x00FFC000UL
#define PMB_SCP_R8_R16_SHIFT         14
#define PMB_SCP_R8_R16_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_5 (PMR_SCP) */
#define PMB_SCP_RESAMPLERCOEFF_5     0x013C
#define ABS_PMB_SCP_RESAMPLERCOEFF_5 0x0204113CUL

#define PMB_SCP_R11_R13_MASK         0x00000FFCUL
#define PMB_SCP_R11_R13_SHIFT        2
#define PMB_SCP_R11_R13_SIGNED       0

#define PMB_SCP_R10_R14_MASK         0x00FFC000UL
#define PMB_SCP_R10_R14_SHIFT        14
#define PMB_SCP_R10_R14_SIGNED       0

/* Register SCP_RESAMPLERCOEFF_6 (PMR_SCP) */
#define PMB_SCP_RESAMPLERCOEFF_6     0x0140
#define ABS_PMB_SCP_RESAMPLERCOEFF_6 0x02041140UL

#define PMB_SCP_R12_MASK             0x00FFC000UL
#define PMB_SCP_R12_SHIFT            14
#define PMB_SCP_R12_SIGNED           0

/* Register SCP_RESAMPLER_BYPASS (PMR_SCP) */
#define PMB_SCP_RESAMPLER_BYPASS     0x0144
#define ABS_PMB_SCP_RESAMPLER_BYPASS 0x02041144UL

#define PMB_SCP_RESAMP_BYPASS_MASK   0x00800000UL
#define PMB_SCP_RESAMP_BYPASS_SHIFT  23
#define PMB_SCP_RESAMP_BYPASS_SIGNED 0

/* Register SCP_RESAMPLER_CONTROL (PMR_SCP) */
#define PMB_SCP_RESAMPLER_CONTROL      0x0148
#define ABS_PMB_SCP_RESAMPLER_CONTROL  0x02041148UL

#define PMB_SCP_RESAMP_OUT_GAIN_MASK   0x00000003UL
#define PMB_SCP_RESAMP_OUT_GAIN_SHIFT  0
#define PMB_SCP_RESAMP_OUT_GAIN_SIGNED 0

/* Register SCP_SAMPLE_NUMBER (PMR_SCP) */
#define PMB_SCP_SAMPLE_NUMBER     0x0160
#define ABS_PMB_SCP_SAMPLE_NUMBER 0x02041160UL

#define PMB_SCP_SAMPLE_NUM_MASK   0x0000FFFFUL
#define PMB_SCP_SAMPLE_NUM_SHIFT  0
#define PMB_SCP_SAMPLE_NUM_SIGNED 0

/* Register SCP_SYMBOL_NUMBER (PMR_SCP) */
#define PMB_SCP_SYMBOL_NUMBER     0x0164
#define ABS_PMB_SCP_SYMBOL_NUMBER 0x02041164UL

#define PMB_SCP_SYMBOL_NUM_MASK   0x0000FFFFUL
#define PMB_SCP_SYMBOL_NUM_SHIFT  0
#define PMB_SCP_SYMBOL_NUM_SIGNED 0

/* Register SCP_SAMPLE_NUMBER_A (PMR_SCP) */
#define PMB_SCP_SAMPLE_NUMBER_A        0x0168
#define ABS_PMB_SCP_SAMPLE_NUMBER_A    0x02041168UL

#define PMB_SCP_SAMPLE_NUMBER_A_MASK   0x0000FFFFUL
#define PMB_SCP_SAMPLE_NUMBER_A_SHIFT  0
#define PMB_SCP_SAMPLE_NUMBER_A_SIGNED 0

/* Register SCP_SYMBOL_NUMBER_A (PMR_SCP) */
#define PMB_SCP_SYMBOL_NUMBER_A        0x016C
#define ABS_PMB_SCP_SYMBOL_NUMBER_A    0x0204116CUL

#define PMB_SCP_SYMBOL_NUMBER_A_MASK   0x0000FFFFUL
#define PMB_SCP_SYMBOL_NUMBER_A_SHIFT  0
#define PMB_SCP_SYMBOL_NUMBER_A_SIGNED 0

/* Register SCP_SAMPLE_NUMBER_B (PMR_SCP) */
#define PMB_SCP_SAMPLE_NUMBER_B        0x0170
#define ABS_PMB_SCP_SAMPLE_NUMBER_B    0x02041170UL

#define PMB_SCP_SAMPLE_NUMBER_B_MASK   0x0000FFFFUL
#define PMB_SCP_SAMPLE_NUMBER_B_SHIFT  0
#define PMB_SCP_SAMPLE_NUMBER_B_SIGNED 0

/* Register SCP_SYMBOL_NUMBER_B (PMR_SCP) */
#define PMB_SCP_SYMBOL_NUMBER_B        0x0174
#define ABS_PMB_SCP_SYMBOL_NUMBER_B    0x02041174UL

#define PMB_SCP_SYMBOL_NUMBER_B_MASK   0x0000FFFFUL
#define PMB_SCP_SYMBOL_NUMBER_B_SHIFT  0
#define PMB_SCP_SYMBOL_NUMBER_B_SIGNED 0

/* Register SCP_FRAME_COMPARE_CONTROL (PMR_SCP) */
#define PMB_SCP_FRAME_COMPARE_CONTROL     0x0178
#define ABS_PMB_SCP_FRAME_COMPARE_CONTROL 0x02041178UL

#define PMB_SCP_NEW_SCP_POWER_MASK        0x0000C000UL
#define PMB_SCP_NEW_SCP_POWER_SHIFT       14
#define PMB_SCP_NEW_SCP_POWER_SIGNED      0

#define PMB_SCP_NEW_ADC_POWER_MASK        0x00030000UL
#define PMB_SCP_NEW_ADC_POWER_SHIFT       16
#define PMB_SCP_NEW_ADC_POWER_SIGNED      0

#define PMB_SCP_NEW_ACTIVE_FRAME_MASK     0x000C0000UL
#define PMB_SCP_NEW_ACTIVE_FRAME_SHIFT    18
#define PMB_SCP_NEW_ACTIVE_FRAME_SIGNED   0

/* Register SCP_FRAME_COMPARE_SYMBOL (PMR_SCP) */
#define PMB_SCP_FRAME_COMPARE_SYMBOL     0x017C
#define ABS_PMB_SCP_FRAME_COMPARE_SYMBOL 0x0204117CUL

#define PMB_SCP_COMPARE_SYMBOL_A_MASK    0x00FFFF00UL
#define PMB_SCP_COMPARE_SYMBOL_A_SHIFT   8
#define PMB_SCP_COMPARE_SYMBOL_A_SIGNED  0

/* Register SCP_FRAME_COMPARE_SAMPLE (PMR_SCP) */
#define PMB_SCP_FRAME_COMPARE_SAMPLE     0x0180
#define ABS_PMB_SCP_FRAME_COMPARE_SAMPLE 0x02041180UL

#define PMB_SCP_COMPARE_SAMPLE_A_MASK    0x00FFFF00UL
#define PMB_SCP_COMPARE_SAMPLE_A_SHIFT   8
#define PMB_SCP_COMPARE_SAMPLE_A_SIGNED  0

/* Register SCP_SYM_SAMPLE (PMR_SCP) */
#define PMB_SCP_SYM_SAMPLE        0x0184
#define ABS_PMB_SCP_SYM_SAMPLE    0x02041184UL

#define PMB_SCP_SYM_SAMPLE_MASK   0x0000FFFFUL
#define PMB_SCP_SYM_SAMPLE_SHIFT  0
#define PMB_SCP_SYM_SAMPLE_SIGNED 0

/* Register SCP_SYM_FIFO_OUT (PMR_SCP) */
#define PMB_SCP_SYM_FIFO_OUT        0x0188
#define ABS_PMB_SCP_SYM_FIFO_OUT    0x02041188UL

#define PMB_SCP_SYM_FIFO_OUT_MASK   0x0000FFFFUL
#define PMB_SCP_SYM_FIFO_OUT_SHIFT  0
#define PMB_SCP_SYM_FIFO_OUT_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_A (PMR_SCP) */
#define PMB_SCP_SYMBOL_PERIOD_A        0x01A0
#define ABS_PMB_SCP_SYMBOL_PERIOD_A    0x020411A0UL

#define PMB_SCP_SYMBOL_PERIOD_A_MASK   0x00FFFF00UL
#define PMB_SCP_SYMBOL_PERIOD_A_SHIFT  8
#define PMB_SCP_SYMBOL_PERIOD_A_SIGNED 0

/* Register SCP_FRAME_SYMS_A (PMR_SCP) */
#define PMB_SCP_FRAME_SYMS_A        0x01A4
#define ABS_PMB_SCP_FRAME_SYMS_A    0x020411A4UL

#define PMB_SCP_FRAME_SYMS_A_MASK   0x00FFFF00UL
#define PMB_SCP_FRAME_SYMS_A_SHIFT  8
#define PMB_SCP_FRAME_SYMS_A_SIGNED 0

/* Register SCP_FINAL_PERIOD_A (PMR_SCP) */
#define PMB_SCP_FINAL_PERIOD_A        0x01A8
#define ABS_PMB_SCP_FINAL_PERIOD_A    0x020411A8UL

#define PMB_SCP_FINAL_PERIOD_A_MASK   0x00FFFF00UL
#define PMB_SCP_FINAL_PERIOD_A_SHIFT  8
#define PMB_SCP_FINAL_PERIOD_A_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_ADJUST_A (PMR_SCP) */
#define PMB_SCP_SYMBOL_PERIOD_ADJUST_A        0x01AC
#define ABS_PMB_SCP_SYMBOL_PERIOD_ADJUST_A    0x020411ACUL

#define PMB_SCP_SYMBOL_PERIOD_ADJUST_A_MASK   0x00FFFF00UL
#define PMB_SCP_SYMBOL_PERIOD_ADJUST_A_SHIFT  8
#define PMB_SCP_SYMBOL_PERIOD_ADJUST_A_SIGNED 0

/* Register SCP_FRAME_SYMS_ADJUST_A (PMR_SCP) */
#define PMB_SCP_FRAME_SYMS_ADJUST_A        0x01B0
#define ABS_PMB_SCP_FRAME_SYMS_ADJUST_A    0x020411B0UL

#define PMB_SCP_FRAME_SYMS_ADJUST_A_MASK   0x00FFFF00UL
#define PMB_SCP_FRAME_SYMS_ADJUST_A_SHIFT  8
#define PMB_SCP_FRAME_SYMS_ADJUST_A_SIGNED 0

/* Register SCP_FINAL_PERIOD_ADJUST_A (PMR_SCP) */
#define PMB_SCP_FINAL_PERIOD_ADJUST_A        0x01B4
#define ABS_PMB_SCP_FINAL_PERIOD_ADJUST_A    0x020411B4UL

#define PMB_SCP_FINAL_PERIOD_ADJUST_A_MASK   0x00FFFF00UL
#define PMB_SCP_FINAL_PERIOD_ADJUST_A_SHIFT  8
#define PMB_SCP_FINAL_PERIOD_ADJUST_A_SIGNED 0

/* Register SCP_APPLY_PARAMETERS_A (PMR_SCP) */
#define PMB_SCP_APPLY_PARAMETERS_A        0x01B8
#define ABS_PMB_SCP_APPLY_PARAMETERS_A    0x020411B8UL

#define PMB_SCP_APPLY_PARAMETERS_A_MASK   0x00FFFF00UL
#define PMB_SCP_APPLY_PARAMETERS_A_SHIFT  8
#define PMB_SCP_APPLY_PARAMETERS_A_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_B (PMR_SCP) */
#define PMB_SCP_SYMBOL_PERIOD_B        0x01E0
#define ABS_PMB_SCP_SYMBOL_PERIOD_B    0x020411E0UL

#define PMB_SCP_SYMBOL_PERIOD_B_MASK   0x00FFFF00UL
#define PMB_SCP_SYMBOL_PERIOD_B_SHIFT  8
#define PMB_SCP_SYMBOL_PERIOD_B_SIGNED 0

/* Register SCP_FRAME_SYMS_B (PMR_SCP) */
#define PMB_SCP_FRAME_SYMS_B        0x01E4
#define ABS_PMB_SCP_FRAME_SYMS_B    0x020411E4UL

#define PMB_SCP_FRAME_SYMS_B_MASK   0x00FFFF00UL
#define PMB_SCP_FRAME_SYMS_B_SHIFT  8
#define PMB_SCP_FRAME_SYMS_B_SIGNED 0

/* Register SCP_FINAL_PERIOD_B (PMR_SCP) */
#define PMB_SCP_FINAL_PERIOD_B        0x01E8
#define ABS_PMB_SCP_FINAL_PERIOD_B    0x020411E8UL

#define PMB_SCP_FINAL_PERIOD_B_MASK   0x00FFFF00UL
#define PMB_SCP_FINAL_PERIOD_B_SHIFT  8
#define PMB_SCP_FINAL_PERIOD_B_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_ADJUST_B (PMR_SCP) */
#define PMB_SCP_SYMBOL_PERIOD_ADJUST_B        0x01EC
#define ABS_PMB_SCP_SYMBOL_PERIOD_ADJUST_B    0x020411ECUL

#define PMB_SCP_SYMBOL_PERIOD_ADJUST_B_MASK   0x00FFFF00UL
#define PMB_SCP_SYMBOL_PERIOD_ADJUST_B_SHIFT  8
#define PMB_SCP_SYMBOL_PERIOD_ADJUST_B_SIGNED 0

/* Register SCP_FRAME_SYMS_ADJUST_B (PMR_SCP) */
#define PMB_SCP_FRAME_SYMS_ADJUST_B        0x01F0
#define ABS_PMB_SCP_FRAME_SYMS_ADJUST_B    0x020411F0UL

#define PMB_SCP_FRAME_SYMS_ADJUST_B_MASK   0x00FFFF00UL
#define PMB_SCP_FRAME_SYMS_ADJUST_B_SHIFT  8
#define PMB_SCP_FRAME_SYMS_ADJUST_B_SIGNED 0

/* Register SCP_FINAL_PERIOD_ADJUST_B (PMR_SCP) */
#define PMB_SCP_FINAL_PERIOD_ADJUST_B        0x01F4
#define ABS_PMB_SCP_FINAL_PERIOD_ADJUST_B    0x020411F4UL

#define PMB_SCP_FINAL_PERIOD_ADJUST_B_MASK   0x00FFFF00UL
#define PMB_SCP_FINAL_PERIOD_ADJUST_B_SHIFT  8
#define PMB_SCP_FINAL_PERIOD_ADJUST_B_SIGNED 0

/* Register SCP_APPLY_PARAMETERS_B (PMR_SCP) */
#define PMB_SCP_APPLY_PARAMETERS_B        0x01F8
#define ABS_PMB_SCP_APPLY_PARAMETERS_B    0x020411F8UL

#define PMB_SCP_APPLY_PARAMETERS_B_MASK   0x00FFFF00UL
#define PMB_SCP_APPLY_PARAMETERS_B_SHIFT  8
#define PMB_SCP_APPLY_PARAMETERS_B_SIGNED 0

/* Register SCP_COEFF_0 (PMR_SCP) */
#define PMB_SCP_COEFF_0     0x0220
#define ABS_PMB_SCP_COEFF_0 0x02041220UL

#define PMB_SCP_A1_MASK     0x00000FFCUL
#define PMB_SCP_A1_SHIFT    2
#define PMB_SCP_A1_SIGNED   0

#define PMB_SCP_A0_MASK     0x00FFC000UL
#define PMB_SCP_A0_SHIFT    14
#define PMB_SCP_A0_SIGNED   0

/* Register SCP_COEFF_1 (PMR_SCP) */
#define PMB_SCP_COEFF_1     0x0224
#define ABS_PMB_SCP_COEFF_1 0x02041224UL

#define PMB_SCP_A3_MASK     0x00000FFCUL
#define PMB_SCP_A3_SHIFT    2
#define PMB_SCP_A3_SIGNED   0

#define PMB_SCP_A2_MASK     0x00FFC000UL
#define PMB_SCP_A2_SHIFT    14
#define PMB_SCP_A2_SIGNED   0

/* Register SCP_COEFF_2 (PMR_SCP) */
#define PMB_SCP_COEFF_2     0x0228
#define ABS_PMB_SCP_COEFF_2 0x02041228UL

#define PMB_SCP_A5_MASK     0x00000FFCUL
#define PMB_SCP_A5_SHIFT    2
#define PMB_SCP_A5_SIGNED   0

#define PMB_SCP_A4_MASK     0x00FFC000UL
#define PMB_SCP_A4_SHIFT    14
#define PMB_SCP_A4_SIGNED   0

/* Register SCP_COEFF_3 (PMR_SCP) */
#define PMB_SCP_COEFF_3     0x022C
#define ABS_PMB_SCP_COEFF_3 0x0204122CUL

#define PMB_SCP_A7_MASK     0x00000FFCUL
#define PMB_SCP_A7_SHIFT    2
#define PMB_SCP_A7_SIGNED   0

#define PMB_SCP_A6_MASK     0x00FFC000UL
#define PMB_SCP_A6_SHIFT    14
#define PMB_SCP_A6_SIGNED   0

/* Register SCP_COEFF_4 (PMR_SCP) */
#define PMB_SCP_COEFF_4     0x0230
#define ABS_PMB_SCP_COEFF_4 0x02041230UL

#define PMB_SCP_A9_MASK     0x00000FFCUL
#define PMB_SCP_A9_SHIFT    2
#define PMB_SCP_A9_SIGNED   0

#define PMB_SCP_A8_MASK     0x00FFC000UL
#define PMB_SCP_A8_SHIFT    14
#define PMB_SCP_A8_SIGNED   0

/* Register SCP_COEFF_5 (PMR_SCP) */
#define PMB_SCP_COEFF_5     0x0234
#define ABS_PMB_SCP_COEFF_5 0x02041234UL

#define PMB_SCP_A11_MASK    0x00000FFCUL
#define PMB_SCP_A11_SHIFT   2
#define PMB_SCP_A11_SIGNED  0

#define PMB_SCP_A10_MASK    0x00FFC000UL
#define PMB_SCP_A10_SHIFT   14
#define PMB_SCP_A10_SIGNED  0

/* Register SCP_FIR_BYPASS (PMR_SCP) */
#define PMB_SCP_FIR_BYPASS        0x0238
#define ABS_PMB_SCP_FIR_BYPASS    0x02041238UL

#define PMB_SCP_FIR_BYPASS_MASK   0x00800000UL
#define PMB_SCP_FIR_BYPASS_SHIFT  23
#define PMB_SCP_FIR_BYPASS_SIGNED 0

/* Register SCP_FIR_CONTROL (PMR_SCP) */
#define PMB_SCP_FIR_CONTROL         0x023C
#define ABS_PMB_SCP_FIR_CONTROL     0x0204123CUL

#define PMB_SCP_FIR_OUT_GAIN_MASK   0x00000007UL
#define PMB_SCP_FIR_OUT_GAIN_SHIFT  0
#define PMB_SCP_FIR_OUT_GAIN_SIGNED 0

/* Register SCP_NOTCH_0 (PMR_SCP) */
#define PMB_SCP_NOTCH_0              0x0240
#define ABS_PMB_SCP_NOTCH_0          0x02041240UL

#define PMB_SCP_NOTCH0_ENABLE_MASK   0x00000001UL
#define PMB_SCP_NOTCH0_ENABLE_SHIFT  0
#define PMB_SCP_NOTCH0_ENABLE_SIGNED 0

#define PMB_SCP_NOTCH0_L_MASK        0x0000000EUL
#define PMB_SCP_NOTCH0_L_SHIFT       1
#define PMB_SCP_NOTCH0_L_SIGNED      0

#define PMB_SCP_NOTCH0_S_MASK        0x000000F0UL
#define PMB_SCP_NOTCH0_S_SHIFT       4
#define PMB_SCP_NOTCH0_S_SIGNED      0

#define PMB_SCP_NOTCH0_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP_NOTCH0_FREQ_SHIFT    8
#define PMB_SCP_NOTCH0_FREQ_SIGNED   0

/* Register SCP_NOTCH_1 (PMR_SCP) */
#define PMB_SCP_NOTCH_1              0x0244
#define ABS_PMB_SCP_NOTCH_1          0x02041244UL

#define PMB_SCP_NOTCH1_ENABLE_MASK   0x00000001UL
#define PMB_SCP_NOTCH1_ENABLE_SHIFT  0
#define PMB_SCP_NOTCH1_ENABLE_SIGNED 0

#define PMB_SCP_NOTCH1_L_MASK        0x0000000EUL
#define PMB_SCP_NOTCH1_L_SHIFT       1
#define PMB_SCP_NOTCH1_L_SIGNED      0

#define PMB_SCP_NOTCH1_S_MASK        0x000000F0UL
#define PMB_SCP_NOTCH1_S_SHIFT       4
#define PMB_SCP_NOTCH1_S_SIGNED      0

#define PMB_SCP_NOTCH1_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP_NOTCH1_FREQ_SHIFT    8
#define PMB_SCP_NOTCH1_FREQ_SIGNED   0

/* Register SCP_NOTCH_2 (PMR_SCP) */
#define PMB_SCP_NOTCH_2              0x0248
#define ABS_PMB_SCP_NOTCH_2          0x02041248UL

#define PMB_SCP_NOTCH2_ENABLE_MASK   0x00000001UL
#define PMB_SCP_NOTCH2_ENABLE_SHIFT  0
#define PMB_SCP_NOTCH2_ENABLE_SIGNED 0

#define PMB_SCP_NOTCH2_L_MASK        0x0000000EUL
#define PMB_SCP_NOTCH2_L_SHIFT       1
#define PMB_SCP_NOTCH2_L_SIGNED      0

#define PMB_SCP_NOTCH2_S_MASK        0x000000F0UL
#define PMB_SCP_NOTCH2_S_SHIFT       4
#define PMB_SCP_NOTCH2_S_SIGNED      0

#define PMB_SCP_NOTCH2_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP_NOTCH2_FREQ_SHIFT    8
#define PMB_SCP_NOTCH2_FREQ_SIGNED   0

/* Register SCP_NOTCH_3 (PMR_SCP) */
#define PMB_SCP_NOTCH_3              0x024C
#define ABS_PMB_SCP_NOTCH_3          0x0204124CUL

#define PMB_SCP_NOTCH3_ENABLE_MASK   0x00000001UL
#define PMB_SCP_NOTCH3_ENABLE_SHIFT  0
#define PMB_SCP_NOTCH3_ENABLE_SIGNED 0

#define PMB_SCP_NOTCH3_L_MASK        0x0000000EUL
#define PMB_SCP_NOTCH3_L_SHIFT       1
#define PMB_SCP_NOTCH3_L_SIGNED      0

#define PMB_SCP_NOTCH3_S_MASK        0x000000F0UL
#define PMB_SCP_NOTCH3_S_SHIFT       4
#define PMB_SCP_NOTCH3_S_SIGNED      0

#define PMB_SCP_NOTCH3_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP_NOTCH3_FREQ_SHIFT    8
#define PMB_SCP_NOTCH3_FREQ_SIGNED   0

/* Register SCP_NOTCH_4 (PMR_SCP) */
#define PMB_SCP_NOTCH_4              0x0250
#define ABS_PMB_SCP_NOTCH_4          0x02041250UL

#define PMB_SCP_NOTCH4_ENABLE_MASK   0x00000001UL
#define PMB_SCP_NOTCH4_ENABLE_SHIFT  0
#define PMB_SCP_NOTCH4_ENABLE_SIGNED 0

#define PMB_SCP_NOTCH4_L_MASK        0x0000000EUL
#define PMB_SCP_NOTCH4_L_SHIFT       1
#define PMB_SCP_NOTCH4_L_SIGNED      0

#define PMB_SCP_NOTCH4_S_MASK        0x000000F0UL
#define PMB_SCP_NOTCH4_S_SHIFT       4
#define PMB_SCP_NOTCH4_S_SIGNED      0

#define PMB_SCP_NOTCH4_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP_NOTCH4_FREQ_SHIFT    8
#define PMB_SCP_NOTCH4_FREQ_SIGNED   0

/* Register SCP_NOTCHENERGY_0_I (PMR_SCP) */
#define PMB_SCP_NOTCHENERGY_0_I     0x0254
#define ABS_PMB_SCP_NOTCHENERGY_0_I 0x02041254UL

#define PMB_SCP_I_ENERGY_0_MASK     0x00FFFF00UL
#define PMB_SCP_I_ENERGY_0_SHIFT    8
#define PMB_SCP_I_ENERGY_0_SIGNED   0

/* Register SCP_NOTCHENERGY_0_Q (PMR_SCP) */
#define PMB_SCP_NOTCHENERGY_0_Q     0x0258
#define ABS_PMB_SCP_NOTCHENERGY_0_Q 0x02041258UL

#define PMB_SCP_Q_ENERGY_0_MASK     0x00FFFF00UL
#define PMB_SCP_Q_ENERGY_0_SHIFT    8
#define PMB_SCP_Q_ENERGY_0_SIGNED   0

/* Register SCP_NOTCHENERGY_1_I (PMR_SCP) */
#define PMB_SCP_NOTCHENERGY_1_I     0x025C
#define ABS_PMB_SCP_NOTCHENERGY_1_I 0x0204125CUL

#define PMB_SCP_I_ENERGY_1_MASK     0x00FFFF00UL
#define PMB_SCP_I_ENERGY_1_SHIFT    8
#define PMB_SCP_I_ENERGY_1_SIGNED   0

/* Register SCP_NOTCHENERGY_1_Q (PMR_SCP) */
#define PMB_SCP_NOTCHENERGY_1_Q     0x0260
#define ABS_PMB_SCP_NOTCHENERGY_1_Q 0x02041260UL

#define PMB_SCP_Q_ENERGY_1_MASK     0x00FFFF00UL
#define PMB_SCP_Q_ENERGY_1_SHIFT    8
#define PMB_SCP_Q_ENERGY_1_SIGNED   0

/* Register SCP_NOTCHENERGY_2_I (PMR_SCP) */
#define PMB_SCP_NOTCHENERGY_2_I     0x0264
#define ABS_PMB_SCP_NOTCHENERGY_2_I 0x02041264UL

#define PMB_SCP_I_ENERGY_2_MASK     0x00FFFF00UL
#define PMB_SCP_I_ENERGY_2_SHIFT    8
#define PMB_SCP_I_ENERGY_2_SIGNED   0

/* Register SCP_NOTCHENERGY_2_Q (PMR_SCP) */
#define PMB_SCP_NOTCHENERGY_2_Q     0x0268
#define ABS_PMB_SCP_NOTCHENERGY_2_Q 0x02041268UL

#define PMB_SCP_Q_ENERGY_2_MASK     0x00FFFF00UL
#define PMB_SCP_Q_ENERGY_2_SHIFT    8
#define PMB_SCP_Q_ENERGY_2_SIGNED   0

/* Register SCP_NOTCHENERGY_3_I (PMR_SCP) */
#define PMB_SCP_NOTCHENERGY_3_I     0x026C
#define ABS_PMB_SCP_NOTCHENERGY_3_I 0x0204126CUL

#define PMB_SCP_I_ENERGY_3_MASK     0x00FFFF00UL
#define PMB_SCP_I_ENERGY_3_SHIFT    8
#define PMB_SCP_I_ENERGY_3_SIGNED   0

/* Register SCP_NOTCHENERGY_3_Q (PMR_SCP) */
#define PMB_SCP_NOTCHENERGY_3_Q     0x0270
#define ABS_PMB_SCP_NOTCHENERGY_3_Q 0x02041270UL

#define PMB_SCP_Q_ENERGY_3_MASK     0x00FFFF00UL
#define PMB_SCP_Q_ENERGY_3_SHIFT    8
#define PMB_SCP_Q_ENERGY_3_SIGNED   0

/* Register SCP_NOTCHENERGY_4_I (PMR_SCP) */
#define PMB_SCP_NOTCHENERGY_4_I     0x0274
#define ABS_PMB_SCP_NOTCHENERGY_4_I 0x02041274UL

#define PMB_SCP_I_ENERGY_4_MASK     0x00FFFF00UL
#define PMB_SCP_I_ENERGY_4_SHIFT    8
#define PMB_SCP_I_ENERGY_4_SIGNED   0

/* Register SCP_NOTCHENERGY_4_Q (PMR_SCP) */
#define PMB_SCP_NOTCHENERGY_4_Q     0x0278
#define ABS_PMB_SCP_NOTCHENERGY_4_Q 0x02041278UL

#define PMB_SCP_Q_ENERGY_4_MASK     0x00FFFF00UL
#define PMB_SCP_Q_ENERGY_4_SHIFT    8
#define PMB_SCP_Q_ENERGY_4_SIGNED   0

/* Register SCP_NOTCH_BYPASS (PMR_SCP) */
#define PMB_SCP_NOTCH_BYPASS        0x027C
#define ABS_PMB_SCP_NOTCH_BYPASS    0x0204127CUL

#define PMB_SCP_NOTCH_ACCUM_MASK    0x00400000UL
#define PMB_SCP_NOTCH_ACCUM_SHIFT   22
#define PMB_SCP_NOTCH_ACCUM_SIGNED  0

#define PMB_SCP_NOTCH_BYPASS_MASK   0x00800000UL
#define PMB_SCP_NOTCH_BYPASS_SHIFT  23
#define PMB_SCP_NOTCH_BYPASS_SIGNED 0

/* Register SCP_IMPULSE_NOISE_CONTROL (PMR_SCP) */
#define PMB_SCP_IMPULSE_NOISE_CONTROL      0x0280
#define ABS_PMB_SCP_IMPULSE_NOISE_CONTROL  0x02041280UL

#define PMB_SCP_NOISE_FILTER_ENABLE_MASK   0x00800000UL
#define PMB_SCP_NOISE_FILTER_ENABLE_SHIFT  23
#define PMB_SCP_NOISE_FILTER_ENABLE_SIGNED 0

/* Register SCP_IMPULSE_NOISE_BURST_COUNT (PMR_SCP) */
#define PMB_SCP_IMPULSE_NOISE_BURST_COUNT     0x0284
#define ABS_PMB_SCP_IMPULSE_NOISE_BURST_COUNT 0x02041284UL

#define PMB_SCP_NOISE_BURST_COUNT_MASK        0x0000FF00UL
#define PMB_SCP_NOISE_BURST_COUNT_SHIFT       8
#define PMB_SCP_NOISE_BURST_COUNT_SIGNED      0

/* Register SCP_IMPULSE_NOISE_SAMPLE_COUNT (PMR_SCP) */
#define PMB_SCP_IMPULSE_NOISE_SAMPLE_COUNT     0x0288
#define ABS_PMB_SCP_IMPULSE_NOISE_SAMPLE_COUNT 0x02041288UL

#define PMB_SCP_NOISE_SAMPLE_COUNT_MASK        0x0000FF00UL
#define PMB_SCP_NOISE_SAMPLE_COUNT_SHIFT       8
#define PMB_SCP_NOISE_SAMPLE_COUNT_SIGNED      0

/* Register SCP_IMPULSE_NOISE_ENERGY (PMR_SCP) */
#define PMB_SCP_IMPULSE_NOISE_ENERGY     0x028C
#define ABS_PMB_SCP_IMPULSE_NOISE_ENERGY 0x0204128CUL

#define PMB_SCP_NOISE_ENERGY_MASK        0x00FFFF00UL
#define PMB_SCP_NOISE_ENERGY_SHIFT       8
#define PMB_SCP_NOISE_ENERGY_SIGNED      0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_1 (PMR_SCP) */
#define PMB_SCP_IMPULSE_NOISE_THRESHOLD_1     0x0290
#define ABS_PMB_SCP_IMPULSE_NOISE_THRESHOLD_1 0x02041290UL

#define PMB_SCP_T1_MASK                       0x000000FFUL
#define PMB_SCP_T1_SHIFT                      0
#define PMB_SCP_T1_SIGNED                     0

#define PMB_SCP_T2_MASK                       0x0000FF00UL
#define PMB_SCP_T2_SHIFT                      8
#define PMB_SCP_T2_SIGNED                     0

#define PMB_SCP_T3_MASK                       0x00FF0000UL
#define PMB_SCP_T3_SHIFT                      16
#define PMB_SCP_T3_SIGNED                     0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_2 (PMR_SCP) */
#define PMB_SCP_IMPULSE_NOISE_THRESHOLD_2     0x0294
#define ABS_PMB_SCP_IMPULSE_NOISE_THRESHOLD_2 0x02041294UL

#define PMB_SCP_T4_MASK                       0x000000FFUL
#define PMB_SCP_T4_SHIFT                      0
#define PMB_SCP_T4_SIGNED                     0

#define PMB_SCP_T5_MASK                       0x0000FF00UL
#define PMB_SCP_T5_SHIFT                      8
#define PMB_SCP_T5_SIGNED                     0

#define PMB_SCP_T6_MASK                       0x00FF0000UL
#define PMB_SCP_T6_SHIFT                      16
#define PMB_SCP_T6_SIGNED                     0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_3 (PMR_SCP) */
#define PMB_SCP_IMPULSE_NOISE_THRESHOLD_3     0x0298
#define ABS_PMB_SCP_IMPULSE_NOISE_THRESHOLD_3 0x02041298UL

#define PMB_SCP_T7_MASK                       0x000000FFUL
#define PMB_SCP_T7_SHIFT                      0
#define PMB_SCP_T7_SIGNED                     0

#define PMB_SCP_T8_MASK                       0x0000FF00UL
#define PMB_SCP_T8_SHIFT                      8
#define PMB_SCP_T8_SIGNED                     0

#define PMB_SCP_T9_MASK                       0x00FF0000UL
#define PMB_SCP_T9_SHIFT                      16
#define PMB_SCP_T9_SIGNED                     0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_4 (PMR_SCP) */
#define PMB_SCP_IMPULSE_NOISE_THRESHOLD_4     0x029C
#define ABS_PMB_SCP_IMPULSE_NOISE_THRESHOLD_4 0x0204129CUL

#define PMB_SCP_T10_MASK                      0x000000FFUL
#define PMB_SCP_T10_SHIFT                     0
#define PMB_SCP_T10_SIGNED                    0

#define PMB_SCP_T11_MASK                      0x0000FF00UL
#define PMB_SCP_T11_SHIFT                     8
#define PMB_SCP_T11_SIGNED                    0

#define PMB_SCP_T12_MASK                      0x00FF0000UL
#define PMB_SCP_T12_SHIFT                     16
#define PMB_SCP_T12_SIGNED                    0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_5 (PMR_SCP) */
#define PMB_SCP_IMPULSE_NOISE_THRESHOLD_5     0x02A0
#define ABS_PMB_SCP_IMPULSE_NOISE_THRESHOLD_5 0x020412A0UL

#define PMB_SCP_T13_MASK                      0x000000FFUL
#define PMB_SCP_T13_SHIFT                     0
#define PMB_SCP_T13_SIGNED                    0

#define PMB_SCP_T14_MASK                      0x0000FF00UL
#define PMB_SCP_T14_SHIFT                     8
#define PMB_SCP_T14_SIGNED                    0

#define PMB_SCP_T15_MASK                      0x00FF0000UL
#define PMB_SCP_T15_SHIFT                     16
#define PMB_SCP_T15_SIGNED                    0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_6 (PMR_SCP) */
#define PMB_SCP_IMPULSE_NOISE_THRESHOLD_6     0x02A4
#define ABS_PMB_SCP_IMPULSE_NOISE_THRESHOLD_6 0x020412A4UL

#define PMB_SCP_T16_MASK                      0x00FF0000UL
#define PMB_SCP_T16_SHIFT                     16
#define PMB_SCP_T16_SIGNED                    0

/* Register SCP_IMPULSE_FILTER_BYPASS (PMR_SCP) */
#define PMB_SCP_IMPULSE_FILTER_BYPASS     0x02A8
#define ABS_PMB_SCP_IMPULSE_FILTER_BYPASS 0x020412A8UL

#define PMB_SCP_IMP_BYPASS_MASK           0x00800000UL
#define PMB_SCP_IMP_BYPASS_SHIFT          23
#define PMB_SCP_IMP_BYPASS_SIGNED         0

/* Register SCP_HSYNC_OUT_START (PMR_SCP) */
#define PMB_SCP_HSYNC_OUT_START        0x02C0
#define ABS_PMB_SCP_HSYNC_OUT_START    0x020412C0UL

#define PMB_SCP_HSYNC_OUT_START_MASK   0x00FFFF00UL
#define PMB_SCP_HSYNC_OUT_START_SHIFT  8
#define PMB_SCP_HSYNC_OUT_START_SIGNED 0

/* Register SCP_HSYNC_OUT_END (PMR_SCP) */
#define PMB_SCP_HSYNC_OUT_END        0x02C4
#define ABS_PMB_SCP_HSYNC_OUT_END    0x020412C4UL

#define PMB_SCP_HSYNC_OUT_END_MASK   0x00FFFF00UL
#define PMB_SCP_HSYNC_OUT_END_SHIFT  8
#define PMB_SCP_HSYNC_OUT_END_SIGNED 0

/* Register SCP_HSYNC_OUT_POLARITY (PMR_SCP) */
#define PMB_SCP_HSYNC_OUT_POLARITY        0x02C8
#define ABS_PMB_SCP_HSYNC_OUT_POLARITY    0x020412C8UL

#define PMB_SCP_HSYNC_OUT_POLARITY_MASK   0x00800000UL
#define PMB_SCP_HSYNC_OUT_POLARITY_SHIFT  23
#define PMB_SCP_HSYNC_OUT_POLARITY_SIGNED 0

/* Register SCP_VSYNC_OUT_SYMBOL_START (PMR_SCP) */
#define PMB_SCP_VSYNC_OUT_SYMBOL_START        0x02CC
#define ABS_PMB_SCP_VSYNC_OUT_SYMBOL_START    0x020412CCUL

#define PMB_SCP_VSYNC_OUT_SYMBOL_START_MASK   0x00FFFF00UL
#define PMB_SCP_VSYNC_OUT_SYMBOL_START_SHIFT  8
#define PMB_SCP_VSYNC_OUT_SYMBOL_START_SIGNED 0

/* Register SCP_VSYNC_OUT_SAMPLE_START (PMR_SCP) */
#define PMB_SCP_VSYNC_OUT_SAMPLE_START        0x02D0
#define ABS_PMB_SCP_VSYNC_OUT_SAMPLE_START    0x020412D0UL

#define PMB_SCP_VSYNC_OUT_SAMPLE_START_MASK   0x00FFFF00UL
#define PMB_SCP_VSYNC_OUT_SAMPLE_START_SHIFT  8
#define PMB_SCP_VSYNC_OUT_SAMPLE_START_SIGNED 0

/* Register SCP_VSYNC_OUT_SYMBOL_END (PMR_SCP) */
#define PMB_SCP_VSYNC_OUT_SYMBOL_END        0x02D4
#define ABS_PMB_SCP_VSYNC_OUT_SYMBOL_END    0x020412D4UL

#define PMB_SCP_VSYNC_OUT_SYMBOL_END_MASK   0x00FFFF00UL
#define PMB_SCP_VSYNC_OUT_SYMBOL_END_SHIFT  8
#define PMB_SCP_VSYNC_OUT_SYMBOL_END_SIGNED 0

/* Register SCP_VSYNC_OUT_SAMPLE_END (PMR_SCP) */
#define PMB_SCP_VSYNC_OUT_SAMPLE_END        0x02D8
#define ABS_PMB_SCP_VSYNC_OUT_SAMPLE_END    0x020412D8UL

#define PMB_SCP_VSYNC_OUT_SAMPLE_END_MASK   0x00FFFF00UL
#define PMB_SCP_VSYNC_OUT_SAMPLE_END_SHIFT  8
#define PMB_SCP_VSYNC_OUT_SAMPLE_END_SIGNED 0

/* Register SCP_VSYNC_OUT_POLARITY (PMR_SCP) */
#define PMB_SCP_VSYNC_OUT_POLARITY        0x02DC
#define ABS_PMB_SCP_VSYNC_OUT_POLARITY    0x020412DCUL

#define PMB_SCP_VSYNC_OUT_POLARITY_MASK   0x00800000UL
#define PMB_SCP_VSYNC_OUT_POLARITY_SHIFT  23
#define PMB_SCP_VSYNC_OUT_POLARITY_SIGNED 0

/* Register SCP_HSYNC_IN_START_SAMPLE (PMR_SCP) */
#define PMB_SCP_HSYNC_IN_START_SAMPLE        0x02E0
#define ABS_PMB_SCP_HSYNC_IN_START_SAMPLE    0x020412E0UL

#define PMB_SCP_HSYNC_IN_START_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP_HSYNC_IN_START_SAMPLE_SHIFT  8
#define PMB_SCP_HSYNC_IN_START_SAMPLE_SIGNED 0

/* Register SCP_HSYNC_IN_START_OFFSET (PMR_SCP) */
#define PMB_SCP_HSYNC_IN_START_OFFSET        0x02E4
#define ABS_PMB_SCP_HSYNC_IN_START_OFFSET    0x020412E4UL

#define PMB_SCP_HSYNC_IN_START_OFFSET_MASK   0x00000F00UL
#define PMB_SCP_HSYNC_IN_START_OFFSET_SHIFT  8
#define PMB_SCP_HSYNC_IN_START_OFFSET_SIGNED 0

/* Register SCP_HSYNC_IN_END_SAMPLE (PMR_SCP) */
#define PMB_SCP_HSYNC_IN_END_SAMPLE        0x02E8
#define ABS_PMB_SCP_HSYNC_IN_END_SAMPLE    0x020412E8UL

#define PMB_SCP_HSYNC_IN_END_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP_HSYNC_IN_END_SAMPLE_SHIFT  8
#define PMB_SCP_HSYNC_IN_END_SAMPLE_SIGNED 0

/* Register SCP_HSYNC_IN_END_OFFSET (PMR_SCP) */
#define PMB_SCP_HSYNC_IN_END_OFFSET        0x02EC
#define ABS_PMB_SCP_HSYNC_IN_END_OFFSET    0x020412ECUL

#define PMB_SCP_HSYNC_IN_END_OFFSET_MASK   0x00000F00UL
#define PMB_SCP_HSYNC_IN_END_OFFSET_SHIFT  8
#define PMB_SCP_HSYNC_IN_END_OFFSET_SIGNED 0

/* Register SCP_HSYNC_IN_POLARITY (PMR_SCP) */
#define PMB_SCP_HSYNC_IN_POLARITY        0x02F0
#define ABS_PMB_SCP_HSYNC_IN_POLARITY    0x020412F0UL

#define PMB_SCP_HSYNC_IN_POLARITY_MASK   0x00800000UL
#define PMB_SCP_HSYNC_IN_POLARITY_SHIFT  23
#define PMB_SCP_HSYNC_IN_POLARITY_SIGNED 0

/* Register SCP_VSYNC_IN_START_SYMBOL (PMR_SCP) */
#define PMB_SCP_VSYNC_IN_START_SYMBOL        0x02F4
#define ABS_PMB_SCP_VSYNC_IN_START_SYMBOL    0x020412F4UL

#define PMB_SCP_VSYNC_IN_START_SYMBOL_MASK   0x00FFFF00UL
#define PMB_SCP_VSYNC_IN_START_SYMBOL_SHIFT  8
#define PMB_SCP_VSYNC_IN_START_SYMBOL_SIGNED 0

/* Register SCP_VSYNC_IN_START_SAMPLE (PMR_SCP) */
#define PMB_SCP_VSYNC_IN_START_SAMPLE        0x02F8
#define ABS_PMB_SCP_VSYNC_IN_START_SAMPLE    0x020412F8UL

#define PMB_SCP_VSYNC_IN_START_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP_VSYNC_IN_START_SAMPLE_SHIFT  8
#define PMB_SCP_VSYNC_IN_START_SAMPLE_SIGNED 0

/* Register SCP_VSYNC_IN_END_SYMBOL (PMR_SCP) */
#define PMB_SCP_VSYNC_IN_END_SYMBOL        0x02FC
#define ABS_PMB_SCP_VSYNC_IN_END_SYMBOL    0x020412FCUL

#define PMB_SCP_VSYNC_IN_END_SYMBOL_MASK   0x00FFFF00UL
#define PMB_SCP_VSYNC_IN_END_SYMBOL_SHIFT  8
#define PMB_SCP_VSYNC_IN_END_SYMBOL_SIGNED 0

/* Register SCP_VSYNC_IN_END_SAMPLE (PMR_SCP) */
#define PMB_SCP_VSYNC_IN_END_SAMPLE        0x0300
#define ABS_PMB_SCP_VSYNC_IN_END_SAMPLE    0x02041300UL

#define PMB_SCP_VSYNC_IN_END_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP_VSYNC_IN_END_SAMPLE_SHIFT  8
#define PMB_SCP_VSYNC_IN_END_SAMPLE_SIGNED 0

/* Register SCP_VSYNC_IN_POLARITY (PMR_SCP) */
#define PMB_SCP_VSYNC_IN_POLARITY        0x0304
#define ABS_PMB_SCP_VSYNC_IN_POLARITY    0x02041304UL

#define PMB_SCP_VSYNC_IN_POLARITY_MASK   0x00800000UL
#define PMB_SCP_VSYNC_IN_POLARITY_SHIFT  23
#define PMB_SCP_VSYNC_IN_POLARITY_SIGNED 0

/* Register SCP_DRM_DECIMATOR_CTRL (PMR_SCP) */
#define PMB_SCP_DRM_DECIMATOR_CTRL     0x0330
#define ABS_PMB_SCP_DRM_DECIMATOR_CTRL 0x02041330UL

#define PMB_SCP_DRM_DEC_RATIO_MASK     0x00000F00UL
#define PMB_SCP_DRM_DEC_RATIO_SHIFT    8
#define PMB_SCP_DRM_DEC_RATIO_SIGNED   0

#define PMB_SCP_DRM_DEC_EN_MASK        0x00001000UL
#define PMB_SCP_DRM_DEC_EN_SHIFT       12
#define PMB_SCP_DRM_DEC_EN_SIGNED      0

/* Register SCP_CORE_ID (PMR_SCP) */
#define PMB_SCP_CORE_ID            0x0340
#define ABS_PMB_SCP_CORE_ID        0x02041340UL

#define PMB_SCP_CORE_CONFIG_MASK   0x000000FFUL
#define PMB_SCP_CORE_CONFIG_SHIFT  0
#define PMB_SCP_CORE_CONFIG_SIGNED 0

#define PMB_SCP_CORE_ID_MASK       0x0000FF00UL
#define PMB_SCP_CORE_ID_SHIFT      8
#define PMB_SCP_CORE_ID_SIGNED     0

#define PMB_SCP_GROUP_ID_MASK      0x00FF0000UL
#define PMB_SCP_GROUP_ID_SHIFT     16
#define PMB_SCP_GROUP_ID_SIGNED    0

/* Register SCP_CORE_REVISION (PMR_SCP) */
#define PMB_SCP_CORE_REVISION          0x0350
#define ABS_PMB_SCP_CORE_REVISION      0x02041350UL

#define PMB_SCP_MAINTENANCE_REV_MASK   0x000000FFUL
#define PMB_SCP_MAINTENANCE_REV_SHIFT  0
#define PMB_SCP_MAINTENANCE_REV_SIGNED 0

#define PMB_SCP_MINOR_REV_MASK         0x0000FF00UL
#define PMB_SCP_MINOR_REV_SHIFT        8
#define PMB_SCP_MINOR_REV_SIGNED       0

#define PMB_SCP_MAJOR_REV_MASK         0x00FF0000UL
#define PMB_SCP_MAJOR_REV_SHIFT        16
#define PMB_SCP_MAJOR_REV_SIGNED       0

/* Register SCP_TBUS_CONTROL (PMR_SCP) */
#define PMB_SCP_TBUS_CONTROL              0x0380
#define ABS_PMB_SCP_TBUS_CONTROL          0x02041380UL

#define PMB_SCP_TBUS_OUTPUT_STALL_MASK    0x00100000UL
#define PMB_SCP_TBUS_OUTPUT_STALL_SHIFT   20
#define PMB_SCP_TBUS_OUTPUT_STALL_SIGNED  0

#define PMB_SCP_TBUS_OUTPUT_ENABLE_MASK   0x00200000UL
#define PMB_SCP_TBUS_OUTPUT_ENABLE_SHIFT  21
#define PMB_SCP_TBUS_OUTPUT_ENABLE_SIGNED 0

#define PMB_SCP_TBUS_DEBUG_MODE_MASK      0x00400000UL
#define PMB_SCP_TBUS_DEBUG_MODE_SHIFT     22
#define PMB_SCP_TBUS_DEBUG_MODE_SIGNED    0

#define PMB_SCP_TBUS_OUTPUT_MODE_MASK     0x00800000UL
#define PMB_SCP_TBUS_OUTPUT_MODE_SHIFT    23
#define PMB_SCP_TBUS_OUTPUT_MODE_SIGNED   0

/* Register SCP_TBUS_DEBUG_DATA (PMR_SCP) */
#define PMB_SCP_TBUS_DEBUG_DATA             0x0384
#define ABS_PMB_SCP_TBUS_DEBUG_DATA         0x02041384UL

#define PMB_SCP_TBUS_DEBUG_DATAOUT_Q_MASK   0x00000FFFUL
#define PMB_SCP_TBUS_DEBUG_DATAOUT_Q_SHIFT  0
#define PMB_SCP_TBUS_DEBUG_DATAOUT_Q_SIGNED 0

#define PMB_SCP_TBUS_DEBUG_DATAOUT_I_MASK   0x00FFF000UL
#define PMB_SCP_TBUS_DEBUG_DATAOUT_I_SHIFT  12
#define PMB_SCP_TBUS_DEBUG_DATAOUT_I_SIGNED 0

/* Register SCP_TBUS_DEBUG_EOP (PMR_SCP) */
#define PMB_SCP_TBUS_DEBUG_EOP        0x0388
#define ABS_PMB_SCP_TBUS_DEBUG_EOP    0x02041388UL

#define PMB_SCP_TBUS_DEBUG_EOP_MASK   0x00800000UL
#define PMB_SCP_TBUS_DEBUG_EOP_SHIFT  23
#define PMB_SCP_TBUS_DEBUG_EOP_SIGNED 0

/* Register SCP_TBUS_DEBUG_VALID (PMR_SCP) */
#define PMB_SCP_TBUS_DEBUG_VALID           0x038C
#define ABS_PMB_SCP_TBUS_DEBUG_VALID       0x0204138CUL

#define PMB_SCP_TBUS_DEBUG_VALIDOUT_MASK   0x00800000UL
#define PMB_SCP_TBUS_DEBUG_VALIDOUT_SHIFT  23
#define PMB_SCP_TBUS_DEBUG_VALIDOUT_SIGNED 0

/* Register SCP_ISCR_CONTROL (PMR_SCP) */
#define PMB_SCP_ISCR_CONTROL       0x0390
#define ABS_PMB_SCP_ISCR_CONTROL   0x02041390UL

#define PMB_SCP_ISCR_ENABLE_MASK   0x00000100UL
#define PMB_SCP_ISCR_ENABLE_SHIFT  8
#define PMB_SCP_ISCR_ENABLE_SIGNED 0

/* Register SCP_ISCR_COUNTER0 (PMR_SCP) */
#define PMB_SCP_ISCR_COUNTER0           0x0394
#define ABS_PMB_SCP_ISCR_COUNTER0       0x02041394UL

#define PMB_SCP_ISCR_COUNTER_LOW_MASK   0x00FFFFFFUL
#define PMB_SCP_ISCR_COUNTER_LOW_SHIFT  0
#define PMB_SCP_ISCR_COUNTER_LOW_SIGNED 0

/* Register SCP_ISCR_COUNTER1 (PMR_SCP) */
#define PMB_SCP_ISCR_COUNTER1            0x0398
#define ABS_PMB_SCP_ISCR_COUNTER1        0x02041398UL

#define PMB_SCP_ISCR_COUNTER_HIGH_MASK   0x00FFFFFFUL
#define PMB_SCP_ISCR_COUNTER_HIGH_SHIFT  0
#define PMB_SCP_ISCR_COUNTER_HIGH_SIGNED 0

/* Register SCP_ISCR_STATUS0 (PMR_SCP) */
#define PMB_SCP_ISCR_STATUS0              0x039C
#define ABS_PMB_SCP_ISCR_STATUS0          0x0204139CUL

#define PMB_SCP_ISCR_SYM_START_LOW_MASK   0x00FFFFFFUL
#define PMB_SCP_ISCR_SYM_START_LOW_SHIFT  0
#define PMB_SCP_ISCR_SYM_START_LOW_SIGNED 0

/* Register SCP_ISCR_STATUS1 (PMR_SCP) */
#define PMB_SCP_ISCR_STATUS1               0x03A0
#define ABS_PMB_SCP_ISCR_STATUS1           0x020413A0UL

#define PMB_SCP_ISCR_SYM_START_HIGH_MASK   0x00FFFFFFUL
#define PMB_SCP_ISCR_SYM_START_HIGH_SHIFT  0
#define PMB_SCP_ISCR_SYM_START_HIGH_SIGNED 0

/* Register SCP_CONFIGURATION (PMR_SCP) */
#define PMB_SCP_CONFIGURATION                   0x03A4
#define ABS_PMB_SCP_CONFIGURATION               0x020413A4UL

#define PMB_SCP_CONFIGURATION_DRM_DECIM_MASK    0x00000002UL
#define PMB_SCP_CONFIGURATION_DRM_DECIM_SHIFT   1
#define PMB_SCP_CONFIGURATION_DRM_DECIM_SIGNED  0

#define PMB_SCP_CONFIGURATION_EARLY_GAIN_MASK   0x00000010UL
#define PMB_SCP_CONFIGURATION_EARLY_GAIN_SHIFT  4
#define PMB_SCP_CONFIGURATION_EARLY_GAIN_SIGNED 0

#define PMB_SCP_CONFIGURATION_MIXER_MASK        0x00000080UL
#define PMB_SCP_CONFIGURATION_MIXER_SHIFT       7
#define PMB_SCP_CONFIGURATION_MIXER_SIGNED      0

#define PMB_SCP_CONFIGURATION_CIC_MASK          0x00000400UL
#define PMB_SCP_CONFIGURATION_CIC_SHIFT         10
#define PMB_SCP_CONFIGURATION_CIC_SIGNED        0

#define PMB_SCP_CONFIGURATION_NOTCH_MASK        0x00001800UL
#define PMB_SCP_CONFIGURATION_NOTCH_SHIFT       11
#define PMB_SCP_CONFIGURATION_NOTCH_SIGNED      0

#define PMB_SCP_CONFIGURATION_LATE_GAIN_MASK    0x00002000UL
#define PMB_SCP_CONFIGURATION_LATE_GAIN_SHIFT   13
#define PMB_SCP_CONFIGURATION_LATE_GAIN_SIGNED  0

#define PMB_SCP_CONFIGURATION_IMPULSE_MASK      0x00004000UL
#define PMB_SCP_CONFIGURATION_IMPULSE_SHIFT     14
#define PMB_SCP_CONFIGURATION_IMPULSE_SIGNED    0

#define PMB_SCP_CONFIGURATION_VID_SYNC_MASK     0x00010000UL
#define PMB_SCP_CONFIGURATION_VID_SYNC_SHIFT    16
#define PMB_SCP_CONFIGURATION_VID_SYNC_SIGNED   0

#define PMB_SCP_CONFIGURATION_DMAOP_MASK        0x00020000UL
#define PMB_SCP_CONFIGURATION_DMAOP_SHIFT       17
#define PMB_SCP_CONFIGURATION_DMAOP_SIGNED      0

/* Register SCP_CONTROL (PMR_SCP5) */
#define PMB_SCP5_CONTROL                    0x0000
#define ABS_PMB_SCP5_CONTROL                0x02041800UL

#define PMB_SCP5_N_SEL_MASK                 0x0000000FUL
#define PMB_SCP5_N_SEL_SHIFT                0
#define PMB_SCP5_N_SEL_SIGNED               0

#define PMB_SCP5_P_SEL_MASK                 0x00000030UL
#define PMB_SCP5_P_SEL_SHIFT                4
#define PMB_SCP5_P_SEL_SIGNED               0

#define PMB_SCP5_FORMAT_MASK                0x00000040UL
#define PMB_SCP5_FORMAT_SHIFT               6
#define PMB_SCP5_FORMAT_SIGNED              0

#define PMB_SCP5_SOURCE_MASK                0x00000180UL
#define PMB_SCP5_SOURCE_SHIFT               7
#define PMB_SCP5_SOURCE_SIGNED              0

#define PMB_SCP5_INPUT_MODE_MASK            0x00000200UL
#define PMB_SCP5_INPUT_MODE_SHIFT           9
#define PMB_SCP5_INPUT_MODE_SIGNED          0

#define PMB_SCP5_INVERT_SPECTRUM_MASK       0x00000400UL
#define PMB_SCP5_INVERT_SPECTRUM_SHIFT      10
#define PMB_SCP5_INVERT_SPECTRUM_SIGNED     0

#define PMB_SCP5_SYNCHRONIZE_UPDATES_MASK   0x00000800UL
#define PMB_SCP5_SYNCHRONIZE_UPDATES_SHIFT  11
#define PMB_SCP5_SYNCHRONIZE_UPDATES_SIGNED 0

#define PMB_SCP5_RESET_MASK                 0x00001000UL
#define PMB_SCP5_RESET_SHIFT                12
#define PMB_SCP5_RESET_SIGNED               0

#define PMB_SCP5_CLEAR_PHASE_MASK           0x00002000UL
#define PMB_SCP5_CLEAR_PHASE_SHIFT          13
#define PMB_SCP5_CLEAR_PHASE_SIGNED         0

#define PMB_SCP5_SET_SCP_POWER_MASK         0x0000C000UL
#define PMB_SCP5_SET_SCP_POWER_SHIFT        14
#define PMB_SCP5_SET_SCP_POWER_SIGNED       0

#define PMB_SCP5_SET_ADC_POWER_MASK         0x00030000UL
#define PMB_SCP5_SET_ADC_POWER_SHIFT        16
#define PMB_SCP5_SET_ADC_POWER_SIGNED       0

#define PMB_SCP5_SET_ACTIVE_FRAME_MASK      0x000C0000UL
#define PMB_SCP5_SET_ACTIVE_FRAME_SHIFT     18
#define PMB_SCP5_SET_ACTIVE_FRAME_SIGNED    0

#define PMB_SCP5_STC_FRAME_START_MASK       0x00100000UL
#define PMB_SCP5_STC_FRAME_START_SHIFT      20
#define PMB_SCP5_STC_FRAME_START_SIGNED     0

#define PMB_SCP5_MODE_MASK                  0x00E00000UL
#define PMB_SCP5_MODE_SHIFT                 21
#define PMB_SCP5_MODE_SIGNED                0

/* Register SCP_STATUS (PMR_SCP5) */
#define PMB_SCP5_STATUS              0x0004
#define ABS_PMB_SCP5_STATUS          0x02041804UL

#define PMB_SCP5_POWER_MASK          0x0000C000UL
#define PMB_SCP5_POWER_SHIFT         14
#define PMB_SCP5_POWER_SIGNED        0

#define PMB_SCP5_ADC_POWER_MASK      0x00030000UL
#define PMB_SCP5_ADC_POWER_SHIFT     16
#define PMB_SCP5_ADC_POWER_SIGNED    0

#define PMB_SCP5_ACTIVE_FRAME_MASK   0x00040000UL
#define PMB_SCP5_ACTIVE_FRAME_SHIFT  18
#define PMB_SCP5_ACTIVE_FRAME_SIGNED 0

#define PMB_SCP5_IRQ_DMA_OP_MASK     0x00400000UL
#define PMB_SCP5_IRQ_DMA_OP_SHIFT    22
#define PMB_SCP5_IRQ_DMA_OP_SIGNED   0

#define PMB_SCP5_IRQ_SCP_MASK        0x00800000UL
#define PMB_SCP5_IRQ_SCP_SHIFT       23
#define PMB_SCP5_IRQ_SCP_SIGNED      0

/* Register SCP_INTERRUPT_STATUS (PMR_SCP5) */
#define PMB_SCP5_INTERRUPT_STATUS           0x0008
#define ABS_PMB_SCP5_INTERRUPT_STATUS       0x02041808UL

#define PMB_SCP5_TBUS_OVERFLOW_EVENT_MASK   0x00100000UL
#define PMB_SCP5_TBUS_OVERFLOW_EVENT_SHIFT  20
#define PMB_SCP5_TBUS_OVERFLOW_EVENT_SIGNED 0

#define PMB_SCP5_OVERFLOW_EVENT_MASK        0x00200000UL
#define PMB_SCP5_OVERFLOW_EVENT_SHIFT       21
#define PMB_SCP5_OVERFLOW_EVENT_SIGNED      0

#define PMB_SCP5_COMPARE_EVENT_MASK         0x00400000UL
#define PMB_SCP5_COMPARE_EVENT_SHIFT        22
#define PMB_SCP5_COMPARE_EVENT_SIGNED       0

#define PMB_SCP5_AGC_COUNTS_EVENT_MASK      0x00800000UL
#define PMB_SCP5_AGC_COUNTS_EVENT_SHIFT     23
#define PMB_SCP5_AGC_COUNTS_EVENT_SIGNED    0

/* Register SCP_INTERRUPT_ENABLE (PMR_SCP5) */
#define PMB_SCP5_INTERRUPT_ENABLE            0x000C
#define ABS_PMB_SCP5_INTERRUPT_ENABLE        0x0204180CUL

#define PMB_SCP5_TBUS_OVERFLOW_ENABLE_MASK   0x00100000UL
#define PMB_SCP5_TBUS_OVERFLOW_ENABLE_SHIFT  20
#define PMB_SCP5_TBUS_OVERFLOW_ENABLE_SIGNED 0

#define PMB_SCP5_OVERFLOW_ENABLE_MASK        0x00200000UL
#define PMB_SCP5_OVERFLOW_ENABLE_SHIFT       21
#define PMB_SCP5_OVERFLOW_ENABLE_SIGNED      0

#define PMB_SCP5_COMPARE_ENABLE_MASK         0x00400000UL
#define PMB_SCP5_COMPARE_ENABLE_SHIFT        22
#define PMB_SCP5_COMPARE_ENABLE_SIGNED       0

#define PMB_SCP5_AGC_COUNTS_ENABLE_MASK      0x00800000UL
#define PMB_SCP5_AGC_COUNTS_ENABLE_SHIFT     23
#define PMB_SCP5_AGC_COUNTS_ENABLE_SIGNED    0

/* Register SCP_INTERRUPT_CLEAR (PMR_SCP5) */
#define PMB_SCP5_INTERRUPT_CLEAR            0x0010
#define ABS_PMB_SCP5_INTERRUPT_CLEAR        0x02041810UL

#define PMB_SCP5_TBUS_OVERFLOW_CLEAR_MASK   0x00100000UL
#define PMB_SCP5_TBUS_OVERFLOW_CLEAR_SHIFT  20
#define PMB_SCP5_TBUS_OVERFLOW_CLEAR_SIGNED 0

#define PMB_SCP5_OVERFLOW_CLEAR_MASK        0x00200000UL
#define PMB_SCP5_OVERFLOW_CLEAR_SHIFT       21
#define PMB_SCP5_OVERFLOW_CLEAR_SIGNED      0

#define PMB_SCP5_COMPARE_CLEAR_MASK         0x00400000UL
#define PMB_SCP5_COMPARE_CLEAR_SHIFT        22
#define PMB_SCP5_COMPARE_CLEAR_SIGNED       0

#define PMB_SCP5_AGC_COUNTS_CLEAR_MASK      0x00800000UL
#define PMB_SCP5_AGC_COUNTS_CLEAR_SHIFT     23
#define PMB_SCP5_AGC_COUNTS_CLEAR_SIGNED    0

/* Register SCP_INPUT_SAMPLE (PMR_SCP5) */
#define PMB_SCP5_INPUT_SAMPLE     0x0014
#define ABS_PMB_SCP5_INPUT_SAMPLE 0x02041814UL

#define PMB_SCP5_INPUT_Q_MASK     0x00000FFFUL
#define PMB_SCP5_INPUT_Q_SHIFT    0
#define PMB_SCP5_INPUT_Q_SIGNED   0

#define PMB_SCP5_INPUT_I_MASK     0x00FFF000UL
#define PMB_SCP5_INPUT_I_SHIFT    12
#define PMB_SCP5_INPUT_I_SIGNED   0

/* Register SCP_REFERENCE_CLOCK_CONTROL_N (PMR_SCP5) */
#define PMB_SCP5_REFERENCE_CLOCK_CONTROL_N     0x0018
#define ABS_PMB_SCP5_REFERENCE_CLOCK_CONTROL_N 0x02041818UL

#define PMB_SCP5_N_MASK                        0x00FFFF00UL
#define PMB_SCP5_N_SHIFT                       8
#define PMB_SCP5_N_SIGNED                      0

/* Register SCP_REFERENCE_CLOCK_CONTROL_M (PMR_SCP5) */
#define PMB_SCP5_REFERENCE_CLOCK_CONTROL_M     0x001C
#define ABS_PMB_SCP5_REFERENCE_CLOCK_CONTROL_M 0x0204181CUL

#define PMB_SCP5_M_MASK                        0x00FFFF00UL
#define PMB_SCP5_M_SHIFT                       8
#define PMB_SCP5_M_SIGNED                      0

/* Register SCP_CIC_BYPASS (PMR_SCP5) */
#define PMB_SCP5_CIC_BYPASS        0x0020
#define ABS_PMB_SCP5_CIC_BYPASS    0x02041820UL

#define PMB_SCP5_CIC_BYPASS_MASK   0x00800000UL
#define PMB_SCP5_CIC_BYPASS_SHIFT  23
#define PMB_SCP5_CIC_BYPASS_SIGNED 0

/* Register SCP_RSSI_INPUT (PMR_SCP5) */
#define PMB_SCP5_RSSI_INPUT        0x0024
#define ABS_PMB_SCP5_RSSI_INPUT    0x02041824UL

#define PMB_SCP5_RSSI_INPUT_MASK   0x000FFF00UL
#define PMB_SCP5_RSSI_INPUT_SHIFT  8
#define PMB_SCP5_RSSI_INPUT_SIGNED 0

/* Register SCP_CONTROL2 (PMR_SCP5) */
#define PMB_SCP5_CONTROL2                0x0028
#define ABS_PMB_SCP5_CONTROL2            0x02041828UL

#define PMB_SCP5_WLAN_EDAGC_START_MASK   0x00800000UL
#define PMB_SCP5_WLAN_EDAGC_START_SHIFT  23
#define PMB_SCP5_WLAN_EDAGC_START_SIGNED 0

/* Register SCP_DMA_OUTPUT_CONTROL (PMR_SCP5) */
#define PMB_SCP5_DMA_OUTPUT_CONTROL     0x0040
#define ABS_PMB_SCP5_DMA_OUTPUT_CONTROL 0x02041840UL

#define PMB_SCP5_DMA_SYNC_DEBUG_MASK    0x00100000UL
#define PMB_SCP5_DMA_SYNC_DEBUG_SHIFT   20
#define PMB_SCP5_DMA_SYNC_DEBUG_SIGNED  0

#define PMB_SCP5_DMA_SYNC_BYPASS_MASK   0x00200000UL
#define PMB_SCP5_DMA_SYNC_BYPASS_SHIFT  21
#define PMB_SCP5_DMA_SYNC_BYPASS_SIGNED 0

#define PMB_SCP5_DMA_SYNC_ENABLE_MASK   0x00400000UL
#define PMB_SCP5_DMA_SYNC_ENABLE_SHIFT  22
#define PMB_SCP5_DMA_SYNC_ENABLE_SIGNED 0

#define PMB_SCP5_BYPASS_MASK            0x00800000UL
#define PMB_SCP5_BYPASS_SHIFT           23
#define PMB_SCP5_BYPASS_SIGNED          0

/* Register SCP_DMA_OUTPUT_STATUS (PMR_SCP5) */
#define PMB_SCP5_DMA_OUTPUT_STATUS        0x0044
#define ABS_PMB_SCP5_DMA_OUTPUT_STATUS    0x02041844UL

#define PMB_SCP5_DMA_SYNC_STATE_MASK      0x00180000UL
#define PMB_SCP5_DMA_SYNC_STATE_SHIFT     19
#define PMB_SCP5_DMA_SYNC_STATE_SIGNED    0

#define PMB_SCP5_OP_FIFO_NOT_EMPTY_MASK   0x00200000UL
#define PMB_SCP5_OP_FIFO_NOT_EMPTY_SHIFT  21
#define PMB_SCP5_OP_FIFO_NOT_EMPTY_SIGNED 0

#define PMB_SCP5_OP_FIFO_FULL_MASK        0x00400000UL
#define PMB_SCP5_OP_FIFO_FULL_SHIFT       22
#define PMB_SCP5_OP_FIFO_FULL_SIGNED      0

#define PMB_SCP5_OP_FIFO_HALF_FULL_MASK   0x00800000UL
#define PMB_SCP5_OP_FIFO_HALF_FULL_SHIFT  23
#define PMB_SCP5_OP_FIFO_HALF_FULL_SIGNED 0

/* Register SCP_DMA_OUTPUT_INTERRUPT_STATUS (PMR_SCP5) */
#define PMB_SCP5_DMA_OUTPUT_INTERRUPT_STATUS     0x0048
#define ABS_PMB_SCP5_DMA_OUTPUT_INTERRUPT_STATUS 0x02041848UL

#define PMB_SCP5_OP_FIFO_NOT_EMPTY_EVENT_MASK    0x00200000UL
#define PMB_SCP5_OP_FIFO_NOT_EMPTY_EVENT_SHIFT   21
#define PMB_SCP5_OP_FIFO_NOT_EMPTY_EVENT_SIGNED  0

#define PMB_SCP5_OP_FIFO_FULL_EVENT_MASK         0x00400000UL
#define PMB_SCP5_OP_FIFO_FULL_EVENT_SHIFT        22
#define PMB_SCP5_OP_FIFO_FULL_EVENT_SIGNED       0

#define PMB_SCP5_OP_FIFO_HALF_FULL_EVENT_MASK    0x00800000UL
#define PMB_SCP5_OP_FIFO_HALF_FULL_EVENT_SHIFT   23
#define PMB_SCP5_OP_FIFO_HALF_FULL_EVENT_SIGNED  0

/* Register SCP_DMA_OUTPUT_INTERRUPT_ENABLE (PMR_SCP5) */
#define PMB_SCP5_DMA_OUTPUT_INTERRUPT_ENABLE     0x004C
#define ABS_PMB_SCP5_DMA_OUTPUT_INTERRUPT_ENABLE 0x0204184CUL

#define PMB_SCP5_OP_FIFO_NOT_EMPTY_ENABLE_MASK   0x00200000UL
#define PMB_SCP5_OP_FIFO_NOT_EMPTY_ENABLE_SHIFT  21
#define PMB_SCP5_OP_FIFO_NOT_EMPTY_ENABLE_SIGNED 0

#define PMB_SCP5_OP_FIFO_FULL_ENABLE_MASK        0x00400000UL
#define PMB_SCP5_OP_FIFO_FULL_ENABLE_SHIFT       22
#define PMB_SCP5_OP_FIFO_FULL_ENABLE_SIGNED      0

#define PMB_SCP5_OP_FIFO_HALF_FULL_ENABLE_MASK   0x00800000UL
#define PMB_SCP5_OP_FIFO_HALF_FULL_ENABLE_SHIFT  23
#define PMB_SCP5_OP_FIFO_HALF_FULL_ENABLE_SIGNED 0

/* Register SCP_DMA_OUTPUT_INTERRUPT_CLEAR (PMR_SCP5) */
#define PMB_SCP5_DMA_OUTPUT_INTERRUPT_CLEAR     0x0050
#define ABS_PMB_SCP5_DMA_OUTPUT_INTERRUPT_CLEAR 0x02041850UL

#define PMB_SCP5_OP_FIFO_NOT_EMPTY_CLEAR_MASK   0x00200000UL
#define PMB_SCP5_OP_FIFO_NOT_EMPTY_CLEAR_SHIFT  21
#define PMB_SCP5_OP_FIFO_NOT_EMPTY_CLEAR_SIGNED 0

#define PMB_SCP5_OP_FIFO_FULL_CLEAR_MASK        0x00400000UL
#define PMB_SCP5_OP_FIFO_FULL_CLEAR_SHIFT       22
#define PMB_SCP5_OP_FIFO_FULL_CLEAR_SIGNED      0

#define PMB_SCP5_OP_FIFO_HALF_FULL_CLEAR_MASK   0x00800000UL
#define PMB_SCP5_OP_FIFO_HALF_FULL_CLEAR_SHIFT  23
#define PMB_SCP5_OP_FIFO_HALF_FULL_CLEAR_SIGNED 0

/* Register SCP_DMA_OUTPUT_SAMPLE (PMR_SCP5) */
#define PMB_SCP5_DMA_OUTPUT_SAMPLE     0x0054
#define ABS_PMB_SCP5_DMA_OUTPUT_SAMPLE 0x02041854UL

#define PMB_SCP5_START_TRANSFER_MASK   0x00000001UL
#define PMB_SCP5_START_TRANSFER_SHIFT  0
#define PMB_SCP5_START_TRANSFER_SIGNED 0

#define PMB_SCP5_OUTPUT_Q_MASK         0x0000FFF0UL
#define PMB_SCP5_OUTPUT_Q_SHIFT        4
#define PMB_SCP5_OUTPUT_Q_SIGNED       0

#define PMB_SCP5_OUTPUT_I_MASK         0xFFF00000UL
#define PMB_SCP5_OUTPUT_I_SHIFT        20
#define PMB_SCP5_OUTPUT_I_SIGNED       0

/* Register SCP_EARLY_COARSE_GAIN (PMR_SCP5) */
#define PMB_SCP5_EARLY_COARSE_GAIN        0x0060
#define ABS_PMB_SCP5_EARLY_COARSE_GAIN    0x02041860UL

#define PMB_SCP5_EARLY_COARSE_GAIN_MASK   0x00800000UL
#define PMB_SCP5_EARLY_COARSE_GAIN_SHIFT  23
#define PMB_SCP5_EARLY_COARSE_GAIN_SIGNED 0

/* Register SCP_EARLY_FINE_GAIN_I (PMR_SCP5) */
#define PMB_SCP5_EARLY_FINE_GAIN_I     0x0064
#define ABS_PMB_SCP5_EARLY_FINE_GAIN_I 0x02041864UL

#define PMB_SCP5_EARLY_I_GAIN_MASK     0x00FFE000UL
#define PMB_SCP5_EARLY_I_GAIN_SHIFT    13
#define PMB_SCP5_EARLY_I_GAIN_SIGNED   0

/* Register SCP_EARLY_FINE_GAIN_Q (PMR_SCP5) */
#define PMB_SCP5_EARLY_FINE_GAIN_Q     0x0068
#define ABS_PMB_SCP5_EARLY_FINE_GAIN_Q 0x02041868UL

#define PMB_SCP5_EARLY_Q_GAIN_MASK     0x00FFE000UL
#define PMB_SCP5_EARLY_Q_GAIN_SHIFT    13
#define PMB_SCP5_EARLY_Q_GAIN_SIGNED   0

/* Register SCP_EARLY_ANGLE_IQ (PMR_SCP5) */
#define PMB_SCP5_EARLY_ANGLE_IQ           0x006C
#define ABS_PMB_SCP5_EARLY_ANGLE_IQ       0x0204186CUL

#define PMB_SCP5_EARLY_I_TO_Q_GAIN_MASK   0x00FFE000UL
#define PMB_SCP5_EARLY_I_TO_Q_GAIN_SHIFT  13
#define PMB_SCP5_EARLY_I_TO_Q_GAIN_SIGNED 0

/* Register SCP_LATE_COARSE_GAIN (PMR_SCP5) */
#define PMB_SCP5_LATE_COARSE_GAIN        0x0074
#define ABS_PMB_SCP5_LATE_COARSE_GAIN    0x02041874UL

#define PMB_SCP5_LATE_COARSE_GAIN_MASK   0x00800000UL
#define PMB_SCP5_LATE_COARSE_GAIN_SHIFT  23
#define PMB_SCP5_LATE_COARSE_GAIN_SIGNED 0

/* Register SCP_LATE_FINE_GAIN_I (PMR_SCP5) */
#define PMB_SCP5_LATE_FINE_GAIN_I     0x0078
#define ABS_PMB_SCP5_LATE_FINE_GAIN_I 0x02041878UL

#define PMB_SCP5_LATE_I_GAIN_MASK     0x00FFE000UL
#define PMB_SCP5_LATE_I_GAIN_SHIFT    13
#define PMB_SCP5_LATE_I_GAIN_SIGNED   0

/* Register SCP_LATE_FINE_GAIN_Q (PMR_SCP5) */
#define PMB_SCP5_LATE_FINE_GAIN_Q     0x007C
#define ABS_PMB_SCP5_LATE_FINE_GAIN_Q 0x0204187CUL

#define PMB_SCP5_LATE_Q_GAIN_MASK     0x00FFE000UL
#define PMB_SCP5_LATE_Q_GAIN_SHIFT    13
#define PMB_SCP5_LATE_Q_GAIN_SIGNED   0

/* Register SCP_DC_OFFSET_I (PMR_SCP5) */
#define PMB_SCP5_DC_OFFSET_I             0x0088
#define ABS_PMB_SCP5_DC_OFFSET_I         0x02041888UL

#define PMB_SCP5_DC_OFFSET_FRAC_I_MASK   0x00000FFFUL
#define PMB_SCP5_DC_OFFSET_FRAC_I_SHIFT  0
#define PMB_SCP5_DC_OFFSET_FRAC_I_SIGNED 0

#define PMB_SCP5_DC_OFFSET_I_MASK        0x00FFF000UL
#define PMB_SCP5_DC_OFFSET_I_SHIFT       12
#define PMB_SCP5_DC_OFFSET_I_SIGNED      0

/* Register SCP_DC_OFFSET_Q (PMR_SCP5) */
#define PMB_SCP5_DC_OFFSET_Q             0x008C
#define ABS_PMB_SCP5_DC_OFFSET_Q         0x0204188CUL

#define PMB_SCP5_DC_OFFSET_FRAC_Q_MASK   0x00000FFFUL
#define PMB_SCP5_DC_OFFSET_FRAC_Q_SHIFT  0
#define PMB_SCP5_DC_OFFSET_FRAC_Q_SIGNED 0

#define PMB_SCP5_DC_OFFSET_Q_MASK        0x00FFF000UL
#define PMB_SCP5_DC_OFFSET_Q_SHIFT       12
#define PMB_SCP5_DC_OFFSET_Q_SIGNED      0

/* Register SCP_EXT_GAIN_CONTROL_1 (PMR_SCP5) */
#define PMB_SCP5_EXT_GAIN_CONTROL_1     0x0090
#define ABS_PMB_SCP5_EXT_GAIN_CONTROL_1 0x02041890UL

#define PMB_SCP5_GAIN_CONTROL_1_MASK    0x00FFF000UL
#define PMB_SCP5_GAIN_CONTROL_1_SHIFT   12
#define PMB_SCP5_GAIN_CONTROL_1_SIGNED  0

/* Register SCP_EXT_GAIN_CONTROL_2 (PMR_SCP5) */
#define PMB_SCP5_EXT_GAIN_CONTROL_2     0x0094
#define ABS_PMB_SCP5_EXT_GAIN_CONTROL_2 0x02041894UL

#define PMB_SCP5_GAIN_CONTROL_2_MASK    0x00FFF000UL
#define PMB_SCP5_GAIN_CONTROL_2_SHIFT   12
#define PMB_SCP5_GAIN_CONTROL_2_SIGNED  0

/* Register SCP_EXT_OFFSET_CONTROL_1 (PMR_SCP5) */
#define PMB_SCP5_EXT_OFFSET_CONTROL_1     0x0098
#define ABS_PMB_SCP5_EXT_OFFSET_CONTROL_1 0x02041898UL

#define PMB_SCP5_OFFSET_CONTROL_1_MASK    0x00FFF000UL
#define PMB_SCP5_OFFSET_CONTROL_1_SHIFT   12
#define PMB_SCP5_OFFSET_CONTROL_1_SIGNED  0

/* Register SCP_EXT_OFFSET_CONTROL_2 (PMR_SCP5) */
#define PMB_SCP5_EXT_OFFSET_CONTROL_2     0x009C
#define ABS_PMB_SCP5_EXT_OFFSET_CONTROL_2 0x0204189CUL

#define PMB_SCP5_OFFSET_CONTROL_2_MASK    0x00FFF000UL
#define PMB_SCP5_OFFSET_CONTROL_2_SHIFT   12
#define PMB_SCP5_OFFSET_CONTROL_2_SIGNED  0

/* Register SCP_EARLY_GAIN_BYPASS (PMR_SCP5) */
#define PMB_SCP5_EARLY_GAIN_BYPASS     0x00A0
#define ABS_PMB_SCP5_EARLY_GAIN_BYPASS 0x020418A0UL

#define PMB_SCP5_EARLY_BYPASS_MASK     0x00800000UL
#define PMB_SCP5_EARLY_BYPASS_SHIFT    23
#define PMB_SCP5_EARLY_BYPASS_SIGNED   0

/* Register SCP_LATE_GAIN_BYPASS (PMR_SCP5) */
#define PMB_SCP5_LATE_GAIN_BYPASS     0x00A4
#define ABS_PMB_SCP5_LATE_GAIN_BYPASS 0x020418A4UL

#define PMB_SCP5_LATE_BYPASS_MASK     0x00800000UL
#define PMB_SCP5_LATE_BYPASS_SHIFT    23
#define PMB_SCP5_LATE_BYPASS_SIGNED   0

/* Register SCP_IQCORR_CONTROL (PMR_SCP5) */
#define PMB_SCP5_IQCORR_CONTROL       0x00B0
#define ABS_PMB_SCP5_IQCORR_CONTROL   0x020418B0UL

#define PMB_SCP5_IQCORR_ENABLE_MASK   0x00800000UL
#define PMB_SCP5_IQCORR_ENABLE_SHIFT  23
#define PMB_SCP5_IQCORR_ENABLE_SIGNED 0

/* Register SCP_IQCORR_STATUS (PMR_SCP5) */
#define PMB_SCP5_IQCORR_STATUS     0x00B4
#define ABS_PMB_SCP5_IQCORR_STATUS 0x020418B4UL

#define PMB_SCP5_IQCORR_OUT_MASK   0x001FFFFFUL
#define PMB_SCP5_IQCORR_OUT_SHIFT  0
#define PMB_SCP5_IQCORR_OUT_SIGNED 0

/* Register SCP_AGC_CLIP_CONTROL (PMR_SCP5) */
#define PMB_SCP5_AGC_CLIP_CONTROL     0x00C0
#define ABS_PMB_SCP5_AGC_CLIP_CONTROL 0x020418C0UL

#define PMB_SCP5_AGC_CLIP_MASK        0x0007FF00UL
#define PMB_SCP5_AGC_CLIP_SHIFT       8
#define PMB_SCP5_AGC_CLIP_SIGNED      0

/* Register SCP_AGC_THRESH_CONTROL (PMR_SCP5) */
#define PMB_SCP5_AGC_THRESH_CONTROL     0x00C4
#define ABS_PMB_SCP5_AGC_THRESH_CONTROL 0x020418C4UL

#define PMB_SCP5_AGC_THRESH_MASK        0x0007FF00UL
#define PMB_SCP5_AGC_THRESH_SHIFT       8
#define PMB_SCP5_AGC_THRESH_SIGNED      0

/* Register SCP_AGC_PERIOD (PMR_SCP5) */
#define PMB_SCP5_AGC_PERIOD        0x00C8
#define ABS_PMB_SCP5_AGC_PERIOD    0x020418C8UL

#define PMB_SCP5_AGC_PERIOD_MASK   0x00FFFFC0UL
#define PMB_SCP5_AGC_PERIOD_SHIFT  6
#define PMB_SCP5_AGC_PERIOD_SIGNED 0

/* Register SCP_AGC_SAMPLE_COUNTER (PMR_SCP5) */
#define PMB_SCP5_AGC_SAMPLE_COUNTER     0x00CC
#define ABS_PMB_SCP5_AGC_SAMPLE_COUNTER 0x020418CCUL

#define PMB_SCP5_AGC_COUNT_MASK         0x00FFFFC0UL
#define PMB_SCP5_AGC_COUNT_SHIFT        6
#define PMB_SCP5_AGC_COUNT_SIGNED       0

/* Register SCP_AGC_CLIP_COUNT_I (PMR_SCP5) */
#define PMB_SCP5_AGC_CLIP_COUNT_I     0x00D0
#define ABS_PMB_SCP5_AGC_CLIP_COUNT_I 0x020418D0UL

#define PMB_SCP5_CLIP_COUNT_I_MASK    0x00FFFFC0UL
#define PMB_SCP5_CLIP_COUNT_I_SHIFT   6
#define PMB_SCP5_CLIP_COUNT_I_SIGNED  0

/* Register SCP_AGC_THRESH_COUNT_I (PMR_SCP5) */
#define PMB_SCP5_AGC_THRESH_COUNT_I     0x00D4
#define ABS_PMB_SCP5_AGC_THRESH_COUNT_I 0x020418D4UL

#define PMB_SCP5_THRESH_COUNT_I_MASK    0x00FFFFC0UL
#define PMB_SCP5_THRESH_COUNT_I_SHIFT   6
#define PMB_SCP5_THRESH_COUNT_I_SIGNED  0

/* Register SCP_AGC_CLIP_COUNT_Q (PMR_SCP5) */
#define PMB_SCP5_AGC_CLIP_COUNT_Q     0x00D8
#define ABS_PMB_SCP5_AGC_CLIP_COUNT_Q 0x020418D8UL

#define PMB_SCP5_CLIP_COUNT_Q_MASK    0x00FFFFC0UL
#define PMB_SCP5_CLIP_COUNT_Q_SHIFT   6
#define PMB_SCP5_CLIP_COUNT_Q_SIGNED  0

/* Register SCP_AGC_THRESH_COUNT_Q (PMR_SCP5) */
#define PMB_SCP5_AGC_THRESH_COUNT_Q     0x00DC
#define ABS_PMB_SCP5_AGC_THRESH_COUNT_Q 0x020418DCUL

#define PMB_SCP5_THRESH_COUNT_Q_MASK    0x00FFFFC0UL
#define PMB_SCP5_THRESH_COUNT_Q_SHIFT   6
#define PMB_SCP5_THRESH_COUNT_Q_SIGNED  0

/* Register SCP_DC_MONITOR_I (PMR_SCP5) */
#define PMB_SCP5_DC_MONITOR_I        0x00E0
#define ABS_PMB_SCP5_DC_MONITOR_I    0x020418E0UL

#define PMB_SCP5_DC_MONITOR_I_MASK   0x00FFFFFFUL
#define PMB_SCP5_DC_MONITOR_I_SHIFT  0
#define PMB_SCP5_DC_MONITOR_I_SIGNED 0

/* Register SCP_DC_MONITOR_Q (PMR_SCP5) */
#define PMB_SCP5_DC_MONITOR_Q        0x00E4
#define ABS_PMB_SCP5_DC_MONITOR_Q    0x020418E4UL

#define PMB_SCP5_DC_MONITOR_Q_MASK   0x00FFFFFFUL
#define PMB_SCP5_DC_MONITOR_Q_SHIFT  0
#define PMB_SCP5_DC_MONITOR_Q_SIGNED 0

/* Register SCP_DC_BYPASS (PMR_SCP5) */
#define PMB_SCP5_DC_BYPASS        0x00E8
#define ABS_PMB_SCP5_DC_BYPASS    0x020418E8UL

#define PMB_SCP5_DC_BYPASS_MASK   0x00800000UL
#define PMB_SCP5_DC_BYPASS_SHIFT  23
#define PMB_SCP5_DC_BYPASS_SIGNED 0

/* Register SCP_DC_CONTROL (PMR_SCP5) */
#define PMB_SCP5_DC_CONTROL               0x00EC
#define ABS_PMB_SCP5_DC_CONTROL           0x020418ECUL

#define PMB_SCP5_DC_MONITOR_SOURCE_MASK   0x00000001UL
#define PMB_SCP5_DC_MONITOR_SOURCE_SHIFT  0
#define PMB_SCP5_DC_MONITOR_SOURCE_SIGNED 0

/* Register SCP_LO_BASE (PMR_SCP5) */
#define PMB_SCP5_LO_BASE        0x0100
#define ABS_PMB_SCP5_LO_BASE    0x02041900UL

#define PMB_SCP5_LO_BASE_MASK   0x00E00000UL
#define PMB_SCP5_LO_BASE_SHIFT  21
#define PMB_SCP5_LO_BASE_SIGNED 0

/* Register SCP_LO_CONTROL (PMR_SCP5) */
#define PMB_SCP5_LO_CONTROL        0x0104
#define ABS_PMB_SCP5_LO_CONTROL    0x02041904UL

#define PMB_SCP5_LO_CONTROL_MASK   0x00FFFFFFUL
#define PMB_SCP5_LO_CONTROL_SHIFT  0
#define PMB_SCP5_LO_CONTROL_SIGNED 0

/* Register SCP_MIXER_BYPASS (PMR_SCP5) */
#define PMB_SCP5_MIXER_BYPASS        0x010C
#define ABS_PMB_SCP5_MIXER_BYPASS    0x0204190CUL

#define PMB_SCP5_MIXER_BYPASS_MASK   0x00800000UL
#define PMB_SCP5_MIXER_BYPASS_SHIFT  23
#define PMB_SCP5_MIXER_BYPASS_SIGNED 0

/* Register SCP_MIXER_CONTROL (PMR_SCP5) */
#define PMB_SCP5_MIXER_CONTROL         0x0110
#define ABS_PMB_SCP5_MIXER_CONTROL     0x02041910UL

#define PMB_SCP5_MIXER_OUT_GAIN_MASK   0x00000001UL
#define PMB_SCP5_MIXER_OUT_GAIN_SHIFT  0
#define PMB_SCP5_MIXER_OUT_GAIN_SIGNED 0

/* Register SCP_RESAMPLING_FACTOR_BASE (PMR_SCP5) */
#define PMB_SCP5_RESAMPLING_FACTOR_BASE     0x0120
#define ABS_PMB_SCP5_RESAMPLING_FACTOR_BASE 0x02041920UL

#define PMB_SCP5_RESAMP_BASE_MASK           0x00E00000UL
#define PMB_SCP5_RESAMP_BASE_SHIFT          21
#define PMB_SCP5_RESAMP_BASE_SIGNED         0

/* Register SCP_RESAMPLING_FACTOR_CONTROL (PMR_SCP5) */
#define PMB_SCP5_RESAMPLING_FACTOR_CONTROL     0x0124
#define ABS_PMB_SCP5_RESAMPLING_FACTOR_CONTROL 0x02041924UL

#define PMB_SCP5_RESAMP_CONTROL_MASK           0x00FFFFFFUL
#define PMB_SCP5_RESAMP_CONTROL_SHIFT          0
#define PMB_SCP5_RESAMP_CONTROL_SIGNED         0

/* Register SCP_RESAMPLERCOEFF_0 (PMR_SCP5) */
#define PMB_SCP5_RESAMPLERCOEFF_0     0x0128
#define ABS_PMB_SCP5_RESAMPLERCOEFF_0 0x02041928UL

#define PMB_SCP5_R1_R23_MASK          0x00000FFCUL
#define PMB_SCP5_R1_R23_SHIFT         2
#define PMB_SCP5_R1_R23_SIGNED        0

#define PMB_SCP5_R0_R24_MASK          0x00FFC000UL
#define PMB_SCP5_R0_R24_SHIFT         14
#define PMB_SCP5_R0_R24_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_1 (PMR_SCP5) */
#define PMB_SCP5_RESAMPLERCOEFF_1     0x012C
#define ABS_PMB_SCP5_RESAMPLERCOEFF_1 0x0204192CUL

#define PMB_SCP5_R3_R21_MASK          0x00000FFCUL
#define PMB_SCP5_R3_R21_SHIFT         2
#define PMB_SCP5_R3_R21_SIGNED        0

#define PMB_SCP5_R2_R22_MASK          0x00FFC000UL
#define PMB_SCP5_R2_R22_SHIFT         14
#define PMB_SCP5_R2_R22_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_2 (PMR_SCP5) */
#define PMB_SCP5_RESAMPLERCOEFF_2     0x0130
#define ABS_PMB_SCP5_RESAMPLERCOEFF_2 0x02041930UL

#define PMB_SCP5_R5_R19_MASK          0x00000FFCUL
#define PMB_SCP5_R5_R19_SHIFT         2
#define PMB_SCP5_R5_R19_SIGNED        0

#define PMB_SCP5_R4_R20_MASK          0x00FFC000UL
#define PMB_SCP5_R4_R20_SHIFT         14
#define PMB_SCP5_R4_R20_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_3 (PMR_SCP5) */
#define PMB_SCP5_RESAMPLERCOEFF_3     0x0134
#define ABS_PMB_SCP5_RESAMPLERCOEFF_3 0x02041934UL

#define PMB_SCP5_R7_R17_MASK          0x00000FFCUL
#define PMB_SCP5_R7_R17_SHIFT         2
#define PMB_SCP5_R7_R17_SIGNED        0

#define PMB_SCP5_R6_R18_MASK          0x00FFC000UL
#define PMB_SCP5_R6_R18_SHIFT         14
#define PMB_SCP5_R6_R18_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_4 (PMR_SCP5) */
#define PMB_SCP5_RESAMPLERCOEFF_4     0x0138
#define ABS_PMB_SCP5_RESAMPLERCOEFF_4 0x02041938UL

#define PMB_SCP5_R9_R15_MASK          0x00000FFCUL
#define PMB_SCP5_R9_R15_SHIFT         2
#define PMB_SCP5_R9_R15_SIGNED        0

#define PMB_SCP5_R8_R16_MASK          0x00FFC000UL
#define PMB_SCP5_R8_R16_SHIFT         14
#define PMB_SCP5_R8_R16_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_5 (PMR_SCP5) */
#define PMB_SCP5_RESAMPLERCOEFF_5     0x013C
#define ABS_PMB_SCP5_RESAMPLERCOEFF_5 0x0204193CUL

#define PMB_SCP5_R11_R13_MASK         0x00000FFCUL
#define PMB_SCP5_R11_R13_SHIFT        2
#define PMB_SCP5_R11_R13_SIGNED       0

#define PMB_SCP5_R10_R14_MASK         0x00FFC000UL
#define PMB_SCP5_R10_R14_SHIFT        14
#define PMB_SCP5_R10_R14_SIGNED       0

/* Register SCP_RESAMPLERCOEFF_6 (PMR_SCP5) */
#define PMB_SCP5_RESAMPLERCOEFF_6     0x0140
#define ABS_PMB_SCP5_RESAMPLERCOEFF_6 0x02041940UL

#define PMB_SCP5_R12_MASK             0x00FFC000UL
#define PMB_SCP5_R12_SHIFT            14
#define PMB_SCP5_R12_SIGNED           0

/* Register SCP_RESAMPLER_BYPASS (PMR_SCP5) */
#define PMB_SCP5_RESAMPLER_BYPASS     0x0144
#define ABS_PMB_SCP5_RESAMPLER_BYPASS 0x02041944UL

#define PMB_SCP5_RESAMP_BYPASS_MASK   0x00800000UL
#define PMB_SCP5_RESAMP_BYPASS_SHIFT  23
#define PMB_SCP5_RESAMP_BYPASS_SIGNED 0

/* Register SCP_RESAMPLER_CONTROL (PMR_SCP5) */
#define PMB_SCP5_RESAMPLER_CONTROL      0x0148
#define ABS_PMB_SCP5_RESAMPLER_CONTROL  0x02041948UL

#define PMB_SCP5_RESAMP_OUT_GAIN_MASK   0x00000003UL
#define PMB_SCP5_RESAMP_OUT_GAIN_SHIFT  0
#define PMB_SCP5_RESAMP_OUT_GAIN_SIGNED 0

/* Register SCP_SAMPLE_NUMBER (PMR_SCP5) */
#define PMB_SCP5_SAMPLE_NUMBER     0x0160
#define ABS_PMB_SCP5_SAMPLE_NUMBER 0x02041960UL

#define PMB_SCP5_SAMPLE_NUM_MASK   0x0000FFFFUL
#define PMB_SCP5_SAMPLE_NUM_SHIFT  0
#define PMB_SCP5_SAMPLE_NUM_SIGNED 0

/* Register SCP_SYMBOL_NUMBER (PMR_SCP5) */
#define PMB_SCP5_SYMBOL_NUMBER     0x0164
#define ABS_PMB_SCP5_SYMBOL_NUMBER 0x02041964UL

#define PMB_SCP5_SYMBOL_NUM_MASK   0x0000FFFFUL
#define PMB_SCP5_SYMBOL_NUM_SHIFT  0
#define PMB_SCP5_SYMBOL_NUM_SIGNED 0

/* Register SCP_SAMPLE_NUMBER_A (PMR_SCP5) */
#define PMB_SCP5_SAMPLE_NUMBER_A        0x0168
#define ABS_PMB_SCP5_SAMPLE_NUMBER_A    0x02041968UL

#define PMB_SCP5_SAMPLE_NUMBER_A_MASK   0x0000FFFFUL
#define PMB_SCP5_SAMPLE_NUMBER_A_SHIFT  0
#define PMB_SCP5_SAMPLE_NUMBER_A_SIGNED 0

/* Register SCP_SYMBOL_NUMBER_A (PMR_SCP5) */
#define PMB_SCP5_SYMBOL_NUMBER_A        0x016C
#define ABS_PMB_SCP5_SYMBOL_NUMBER_A    0x0204196CUL

#define PMB_SCP5_SYMBOL_NUMBER_A_MASK   0x0000FFFFUL
#define PMB_SCP5_SYMBOL_NUMBER_A_SHIFT  0
#define PMB_SCP5_SYMBOL_NUMBER_A_SIGNED 0

/* Register SCP_SAMPLE_NUMBER_B (PMR_SCP5) */
#define PMB_SCP5_SAMPLE_NUMBER_B        0x0170
#define ABS_PMB_SCP5_SAMPLE_NUMBER_B    0x02041970UL

#define PMB_SCP5_SAMPLE_NUMBER_B_MASK   0x0000FFFFUL
#define PMB_SCP5_SAMPLE_NUMBER_B_SHIFT  0
#define PMB_SCP5_SAMPLE_NUMBER_B_SIGNED 0

/* Register SCP_SYMBOL_NUMBER_B (PMR_SCP5) */
#define PMB_SCP5_SYMBOL_NUMBER_B        0x0174
#define ABS_PMB_SCP5_SYMBOL_NUMBER_B    0x02041974UL

#define PMB_SCP5_SYMBOL_NUMBER_B_MASK   0x0000FFFFUL
#define PMB_SCP5_SYMBOL_NUMBER_B_SHIFT  0
#define PMB_SCP5_SYMBOL_NUMBER_B_SIGNED 0

/* Register SCP_FRAME_COMPARE_CONTROL (PMR_SCP5) */
#define PMB_SCP5_FRAME_COMPARE_CONTROL     0x0178
#define ABS_PMB_SCP5_FRAME_COMPARE_CONTROL 0x02041978UL

#define PMB_SCP5_NEW_SCP_POWER_MASK        0x0000C000UL
#define PMB_SCP5_NEW_SCP_POWER_SHIFT       14
#define PMB_SCP5_NEW_SCP_POWER_SIGNED      0

#define PMB_SCP5_NEW_ADC_POWER_MASK        0x00030000UL
#define PMB_SCP5_NEW_ADC_POWER_SHIFT       16
#define PMB_SCP5_NEW_ADC_POWER_SIGNED      0

#define PMB_SCP5_NEW_ACTIVE_FRAME_MASK     0x000C0000UL
#define PMB_SCP5_NEW_ACTIVE_FRAME_SHIFT    18
#define PMB_SCP5_NEW_ACTIVE_FRAME_SIGNED   0

/* Register SCP_FRAME_COMPARE_SYMBOL (PMR_SCP5) */
#define PMB_SCP5_FRAME_COMPARE_SYMBOL     0x017C
#define ABS_PMB_SCP5_FRAME_COMPARE_SYMBOL 0x0204197CUL

#define PMB_SCP5_COMPARE_SYMBOL_A_MASK    0x00FFFF00UL
#define PMB_SCP5_COMPARE_SYMBOL_A_SHIFT   8
#define PMB_SCP5_COMPARE_SYMBOL_A_SIGNED  0

/* Register SCP_FRAME_COMPARE_SAMPLE (PMR_SCP5) */
#define PMB_SCP5_FRAME_COMPARE_SAMPLE     0x0180
#define ABS_PMB_SCP5_FRAME_COMPARE_SAMPLE 0x02041980UL

#define PMB_SCP5_COMPARE_SAMPLE_A_MASK    0x00FFFF00UL
#define PMB_SCP5_COMPARE_SAMPLE_A_SHIFT   8
#define PMB_SCP5_COMPARE_SAMPLE_A_SIGNED  0

/* Register SCP_SYM_SAMPLE (PMR_SCP5) */
#define PMB_SCP5_SYM_SAMPLE        0x0184
#define ABS_PMB_SCP5_SYM_SAMPLE    0x02041984UL

#define PMB_SCP5_SYM_SAMPLE_MASK   0x0000FFFFUL
#define PMB_SCP5_SYM_SAMPLE_SHIFT  0
#define PMB_SCP5_SYM_SAMPLE_SIGNED 0

/* Register SCP_SYM_FIFO_OUT (PMR_SCP5) */
#define PMB_SCP5_SYM_FIFO_OUT        0x0188
#define ABS_PMB_SCP5_SYM_FIFO_OUT    0x02041988UL

#define PMB_SCP5_SYM_FIFO_OUT_MASK   0x0000FFFFUL
#define PMB_SCP5_SYM_FIFO_OUT_SHIFT  0
#define PMB_SCP5_SYM_FIFO_OUT_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_A (PMR_SCP5) */
#define PMB_SCP5_SYMBOL_PERIOD_A        0x01A0
#define ABS_PMB_SCP5_SYMBOL_PERIOD_A    0x020419A0UL

#define PMB_SCP5_SYMBOL_PERIOD_A_MASK   0x00FFFF00UL
#define PMB_SCP5_SYMBOL_PERIOD_A_SHIFT  8
#define PMB_SCP5_SYMBOL_PERIOD_A_SIGNED 0

/* Register SCP_FRAME_SYMS_A (PMR_SCP5) */
#define PMB_SCP5_FRAME_SYMS_A        0x01A4
#define ABS_PMB_SCP5_FRAME_SYMS_A    0x020419A4UL

#define PMB_SCP5_FRAME_SYMS_A_MASK   0x00FFFF00UL
#define PMB_SCP5_FRAME_SYMS_A_SHIFT  8
#define PMB_SCP5_FRAME_SYMS_A_SIGNED 0

/* Register SCP_FINAL_PERIOD_A (PMR_SCP5) */
#define PMB_SCP5_FINAL_PERIOD_A        0x01A8
#define ABS_PMB_SCP5_FINAL_PERIOD_A    0x020419A8UL

#define PMB_SCP5_FINAL_PERIOD_A_MASK   0x00FFFF00UL
#define PMB_SCP5_FINAL_PERIOD_A_SHIFT  8
#define PMB_SCP5_FINAL_PERIOD_A_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_ADJUST_A (PMR_SCP5) */
#define PMB_SCP5_SYMBOL_PERIOD_ADJUST_A        0x01AC
#define ABS_PMB_SCP5_SYMBOL_PERIOD_ADJUST_A    0x020419ACUL

#define PMB_SCP5_SYMBOL_PERIOD_ADJUST_A_MASK   0x00FFFF00UL
#define PMB_SCP5_SYMBOL_PERIOD_ADJUST_A_SHIFT  8
#define PMB_SCP5_SYMBOL_PERIOD_ADJUST_A_SIGNED 0

/* Register SCP_FRAME_SYMS_ADJUST_A (PMR_SCP5) */
#define PMB_SCP5_FRAME_SYMS_ADJUST_A        0x01B0
#define ABS_PMB_SCP5_FRAME_SYMS_ADJUST_A    0x020419B0UL

#define PMB_SCP5_FRAME_SYMS_ADJUST_A_MASK   0x00FFFF00UL
#define PMB_SCP5_FRAME_SYMS_ADJUST_A_SHIFT  8
#define PMB_SCP5_FRAME_SYMS_ADJUST_A_SIGNED 0

/* Register SCP_FINAL_PERIOD_ADJUST_A (PMR_SCP5) */
#define PMB_SCP5_FINAL_PERIOD_ADJUST_A        0x01B4
#define ABS_PMB_SCP5_FINAL_PERIOD_ADJUST_A    0x020419B4UL

#define PMB_SCP5_FINAL_PERIOD_ADJUST_A_MASK   0x00FFFF00UL
#define PMB_SCP5_FINAL_PERIOD_ADJUST_A_SHIFT  8
#define PMB_SCP5_FINAL_PERIOD_ADJUST_A_SIGNED 0

/* Register SCP_APPLY_PARAMETERS_A (PMR_SCP5) */
#define PMB_SCP5_APPLY_PARAMETERS_A        0x01B8
#define ABS_PMB_SCP5_APPLY_PARAMETERS_A    0x020419B8UL

#define PMB_SCP5_APPLY_PARAMETERS_A_MASK   0x00FFFF00UL
#define PMB_SCP5_APPLY_PARAMETERS_A_SHIFT  8
#define PMB_SCP5_APPLY_PARAMETERS_A_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_B (PMR_SCP5) */
#define PMB_SCP5_SYMBOL_PERIOD_B        0x01E0
#define ABS_PMB_SCP5_SYMBOL_PERIOD_B    0x020419E0UL

#define PMB_SCP5_SYMBOL_PERIOD_B_MASK   0x00FFFF00UL
#define PMB_SCP5_SYMBOL_PERIOD_B_SHIFT  8
#define PMB_SCP5_SYMBOL_PERIOD_B_SIGNED 0

/* Register SCP_FRAME_SYMS_B (PMR_SCP5) */
#define PMB_SCP5_FRAME_SYMS_B        0x01E4
#define ABS_PMB_SCP5_FRAME_SYMS_B    0x020419E4UL

#define PMB_SCP5_FRAME_SYMS_B_MASK   0x00FFFF00UL
#define PMB_SCP5_FRAME_SYMS_B_SHIFT  8
#define PMB_SCP5_FRAME_SYMS_B_SIGNED 0

/* Register SCP_FINAL_PERIOD_B (PMR_SCP5) */
#define PMB_SCP5_FINAL_PERIOD_B        0x01E8
#define ABS_PMB_SCP5_FINAL_PERIOD_B    0x020419E8UL

#define PMB_SCP5_FINAL_PERIOD_B_MASK   0x00FFFF00UL
#define PMB_SCP5_FINAL_PERIOD_B_SHIFT  8
#define PMB_SCP5_FINAL_PERIOD_B_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_ADJUST_B (PMR_SCP5) */
#define PMB_SCP5_SYMBOL_PERIOD_ADJUST_B        0x01EC
#define ABS_PMB_SCP5_SYMBOL_PERIOD_ADJUST_B    0x020419ECUL

#define PMB_SCP5_SYMBOL_PERIOD_ADJUST_B_MASK   0x00FFFF00UL
#define PMB_SCP5_SYMBOL_PERIOD_ADJUST_B_SHIFT  8
#define PMB_SCP5_SYMBOL_PERIOD_ADJUST_B_SIGNED 0

/* Register SCP_FRAME_SYMS_ADJUST_B (PMR_SCP5) */
#define PMB_SCP5_FRAME_SYMS_ADJUST_B        0x01F0
#define ABS_PMB_SCP5_FRAME_SYMS_ADJUST_B    0x020419F0UL

#define PMB_SCP5_FRAME_SYMS_ADJUST_B_MASK   0x00FFFF00UL
#define PMB_SCP5_FRAME_SYMS_ADJUST_B_SHIFT  8
#define PMB_SCP5_FRAME_SYMS_ADJUST_B_SIGNED 0

/* Register SCP_FINAL_PERIOD_ADJUST_B (PMR_SCP5) */
#define PMB_SCP5_FINAL_PERIOD_ADJUST_B        0x01F4
#define ABS_PMB_SCP5_FINAL_PERIOD_ADJUST_B    0x020419F4UL

#define PMB_SCP5_FINAL_PERIOD_ADJUST_B_MASK   0x00FFFF00UL
#define PMB_SCP5_FINAL_PERIOD_ADJUST_B_SHIFT  8
#define PMB_SCP5_FINAL_PERIOD_ADJUST_B_SIGNED 0

/* Register SCP_APPLY_PARAMETERS_B (PMR_SCP5) */
#define PMB_SCP5_APPLY_PARAMETERS_B        0x01F8
#define ABS_PMB_SCP5_APPLY_PARAMETERS_B    0x020419F8UL

#define PMB_SCP5_APPLY_PARAMETERS_B_MASK   0x00FFFF00UL
#define PMB_SCP5_APPLY_PARAMETERS_B_SHIFT  8
#define PMB_SCP5_APPLY_PARAMETERS_B_SIGNED 0

/* Register SCP_COEFF_0 (PMR_SCP5) */
#define PMB_SCP5_COEFF_0     0x0220
#define ABS_PMB_SCP5_COEFF_0 0x02041A20UL

#define PMB_SCP5_A1_MASK     0x00000FFCUL
#define PMB_SCP5_A1_SHIFT    2
#define PMB_SCP5_A1_SIGNED   0

#define PMB_SCP5_A0_MASK     0x00FFC000UL
#define PMB_SCP5_A0_SHIFT    14
#define PMB_SCP5_A0_SIGNED   0

/* Register SCP_COEFF_1 (PMR_SCP5) */
#define PMB_SCP5_COEFF_1     0x0224
#define ABS_PMB_SCP5_COEFF_1 0x02041A24UL

#define PMB_SCP5_A3_MASK     0x00000FFCUL
#define PMB_SCP5_A3_SHIFT    2
#define PMB_SCP5_A3_SIGNED   0

#define PMB_SCP5_A2_MASK     0x00FFC000UL
#define PMB_SCP5_A2_SHIFT    14
#define PMB_SCP5_A2_SIGNED   0

/* Register SCP_COEFF_2 (PMR_SCP5) */
#define PMB_SCP5_COEFF_2     0x0228
#define ABS_PMB_SCP5_COEFF_2 0x02041A28UL

#define PMB_SCP5_A5_MASK     0x00000FFCUL
#define PMB_SCP5_A5_SHIFT    2
#define PMB_SCP5_A5_SIGNED   0

#define PMB_SCP5_A4_MASK     0x00FFC000UL
#define PMB_SCP5_A4_SHIFT    14
#define PMB_SCP5_A4_SIGNED   0

/* Register SCP_COEFF_3 (PMR_SCP5) */
#define PMB_SCP5_COEFF_3     0x022C
#define ABS_PMB_SCP5_COEFF_3 0x02041A2CUL

#define PMB_SCP5_A7_MASK     0x00000FFCUL
#define PMB_SCP5_A7_SHIFT    2
#define PMB_SCP5_A7_SIGNED   0

#define PMB_SCP5_A6_MASK     0x00FFC000UL
#define PMB_SCP5_A6_SHIFT    14
#define PMB_SCP5_A6_SIGNED   0

/* Register SCP_COEFF_4 (PMR_SCP5) */
#define PMB_SCP5_COEFF_4     0x0230
#define ABS_PMB_SCP5_COEFF_4 0x02041A30UL

#define PMB_SCP5_A9_MASK     0x00000FFCUL
#define PMB_SCP5_A9_SHIFT    2
#define PMB_SCP5_A9_SIGNED   0

#define PMB_SCP5_A8_MASK     0x00FFC000UL
#define PMB_SCP5_A8_SHIFT    14
#define PMB_SCP5_A8_SIGNED   0

/* Register SCP_COEFF_5 (PMR_SCP5) */
#define PMB_SCP5_COEFF_5     0x0234
#define ABS_PMB_SCP5_COEFF_5 0x02041A34UL

#define PMB_SCP5_A11_MASK    0x00000FFCUL
#define PMB_SCP5_A11_SHIFT   2
#define PMB_SCP5_A11_SIGNED  0

#define PMB_SCP5_A10_MASK    0x00FFC000UL
#define PMB_SCP5_A10_SHIFT   14
#define PMB_SCP5_A10_SIGNED  0

/* Register SCP_FIR_BYPASS (PMR_SCP5) */
#define PMB_SCP5_FIR_BYPASS        0x0238
#define ABS_PMB_SCP5_FIR_BYPASS    0x02041A38UL

#define PMB_SCP5_FIR_BYPASS_MASK   0x00800000UL
#define PMB_SCP5_FIR_BYPASS_SHIFT  23
#define PMB_SCP5_FIR_BYPASS_SIGNED 0

/* Register SCP_FIR_CONTROL (PMR_SCP5) */
#define PMB_SCP5_FIR_CONTROL         0x023C
#define ABS_PMB_SCP5_FIR_CONTROL     0x02041A3CUL

#define PMB_SCP5_FIR_OUT_GAIN_MASK   0x00000007UL
#define PMB_SCP5_FIR_OUT_GAIN_SHIFT  0
#define PMB_SCP5_FIR_OUT_GAIN_SIGNED 0

/* Register SCP_NOTCH_0 (PMR_SCP5) */
#define PMB_SCP5_NOTCH_0              0x0240
#define ABS_PMB_SCP5_NOTCH_0          0x02041A40UL

#define PMB_SCP5_NOTCH0_ENABLE_MASK   0x00000001UL
#define PMB_SCP5_NOTCH0_ENABLE_SHIFT  0
#define PMB_SCP5_NOTCH0_ENABLE_SIGNED 0

#define PMB_SCP5_NOTCH0_L_MASK        0x0000000EUL
#define PMB_SCP5_NOTCH0_L_SHIFT       1
#define PMB_SCP5_NOTCH0_L_SIGNED      0

#define PMB_SCP5_NOTCH0_S_MASK        0x000000F0UL
#define PMB_SCP5_NOTCH0_S_SHIFT       4
#define PMB_SCP5_NOTCH0_S_SIGNED      0

#define PMB_SCP5_NOTCH0_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP5_NOTCH0_FREQ_SHIFT    8
#define PMB_SCP5_NOTCH0_FREQ_SIGNED   0

/* Register SCP_NOTCH_1 (PMR_SCP5) */
#define PMB_SCP5_NOTCH_1              0x0244
#define ABS_PMB_SCP5_NOTCH_1          0x02041A44UL

#define PMB_SCP5_NOTCH1_ENABLE_MASK   0x00000001UL
#define PMB_SCP5_NOTCH1_ENABLE_SHIFT  0
#define PMB_SCP5_NOTCH1_ENABLE_SIGNED 0

#define PMB_SCP5_NOTCH1_L_MASK        0x0000000EUL
#define PMB_SCP5_NOTCH1_L_SHIFT       1
#define PMB_SCP5_NOTCH1_L_SIGNED      0

#define PMB_SCP5_NOTCH1_S_MASK        0x000000F0UL
#define PMB_SCP5_NOTCH1_S_SHIFT       4
#define PMB_SCP5_NOTCH1_S_SIGNED      0

#define PMB_SCP5_NOTCH1_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP5_NOTCH1_FREQ_SHIFT    8
#define PMB_SCP5_NOTCH1_FREQ_SIGNED   0

/* Register SCP_NOTCH_2 (PMR_SCP5) */
#define PMB_SCP5_NOTCH_2              0x0248
#define ABS_PMB_SCP5_NOTCH_2          0x02041A48UL

#define PMB_SCP5_NOTCH2_ENABLE_MASK   0x00000001UL
#define PMB_SCP5_NOTCH2_ENABLE_SHIFT  0
#define PMB_SCP5_NOTCH2_ENABLE_SIGNED 0

#define PMB_SCP5_NOTCH2_L_MASK        0x0000000EUL
#define PMB_SCP5_NOTCH2_L_SHIFT       1
#define PMB_SCP5_NOTCH2_L_SIGNED      0

#define PMB_SCP5_NOTCH2_S_MASK        0x000000F0UL
#define PMB_SCP5_NOTCH2_S_SHIFT       4
#define PMB_SCP5_NOTCH2_S_SIGNED      0

#define PMB_SCP5_NOTCH2_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP5_NOTCH2_FREQ_SHIFT    8
#define PMB_SCP5_NOTCH2_FREQ_SIGNED   0

/* Register SCP_NOTCH_3 (PMR_SCP5) */
#define PMB_SCP5_NOTCH_3              0x024C
#define ABS_PMB_SCP5_NOTCH_3          0x02041A4CUL

#define PMB_SCP5_NOTCH3_ENABLE_MASK   0x00000001UL
#define PMB_SCP5_NOTCH3_ENABLE_SHIFT  0
#define PMB_SCP5_NOTCH3_ENABLE_SIGNED 0

#define PMB_SCP5_NOTCH3_L_MASK        0x0000000EUL
#define PMB_SCP5_NOTCH3_L_SHIFT       1
#define PMB_SCP5_NOTCH3_L_SIGNED      0

#define PMB_SCP5_NOTCH3_S_MASK        0x000000F0UL
#define PMB_SCP5_NOTCH3_S_SHIFT       4
#define PMB_SCP5_NOTCH3_S_SIGNED      0

#define PMB_SCP5_NOTCH3_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP5_NOTCH3_FREQ_SHIFT    8
#define PMB_SCP5_NOTCH3_FREQ_SIGNED   0

/* Register SCP_NOTCH_4 (PMR_SCP5) */
#define PMB_SCP5_NOTCH_4              0x0250
#define ABS_PMB_SCP5_NOTCH_4          0x02041A50UL

#define PMB_SCP5_NOTCH4_ENABLE_MASK   0x00000001UL
#define PMB_SCP5_NOTCH4_ENABLE_SHIFT  0
#define PMB_SCP5_NOTCH4_ENABLE_SIGNED 0

#define PMB_SCP5_NOTCH4_L_MASK        0x0000000EUL
#define PMB_SCP5_NOTCH4_L_SHIFT       1
#define PMB_SCP5_NOTCH4_L_SIGNED      0

#define PMB_SCP5_NOTCH4_S_MASK        0x000000F0UL
#define PMB_SCP5_NOTCH4_S_SHIFT       4
#define PMB_SCP5_NOTCH4_S_SIGNED      0

#define PMB_SCP5_NOTCH4_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP5_NOTCH4_FREQ_SHIFT    8
#define PMB_SCP5_NOTCH4_FREQ_SIGNED   0

/* Register SCP_NOTCHENERGY_0_I (PMR_SCP5) */
#define PMB_SCP5_NOTCHENERGY_0_I     0x0254
#define ABS_PMB_SCP5_NOTCHENERGY_0_I 0x02041A54UL

#define PMB_SCP5_I_ENERGY_0_MASK     0x00FFFF00UL
#define PMB_SCP5_I_ENERGY_0_SHIFT    8
#define PMB_SCP5_I_ENERGY_0_SIGNED   0

/* Register SCP_NOTCHENERGY_0_Q (PMR_SCP5) */
#define PMB_SCP5_NOTCHENERGY_0_Q     0x0258
#define ABS_PMB_SCP5_NOTCHENERGY_0_Q 0x02041A58UL

#define PMB_SCP5_Q_ENERGY_0_MASK     0x00FFFF00UL
#define PMB_SCP5_Q_ENERGY_0_SHIFT    8
#define PMB_SCP5_Q_ENERGY_0_SIGNED   0

/* Register SCP_NOTCHENERGY_1_I (PMR_SCP5) */
#define PMB_SCP5_NOTCHENERGY_1_I     0x025C
#define ABS_PMB_SCP5_NOTCHENERGY_1_I 0x02041A5CUL

#define PMB_SCP5_I_ENERGY_1_MASK     0x00FFFF00UL
#define PMB_SCP5_I_ENERGY_1_SHIFT    8
#define PMB_SCP5_I_ENERGY_1_SIGNED   0

/* Register SCP_NOTCHENERGY_1_Q (PMR_SCP5) */
#define PMB_SCP5_NOTCHENERGY_1_Q     0x0260
#define ABS_PMB_SCP5_NOTCHENERGY_1_Q 0x02041A60UL

#define PMB_SCP5_Q_ENERGY_1_MASK     0x00FFFF00UL
#define PMB_SCP5_Q_ENERGY_1_SHIFT    8
#define PMB_SCP5_Q_ENERGY_1_SIGNED   0

/* Register SCP_NOTCHENERGY_2_I (PMR_SCP5) */
#define PMB_SCP5_NOTCHENERGY_2_I     0x0264
#define ABS_PMB_SCP5_NOTCHENERGY_2_I 0x02041A64UL

#define PMB_SCP5_I_ENERGY_2_MASK     0x00FFFF00UL
#define PMB_SCP5_I_ENERGY_2_SHIFT    8
#define PMB_SCP5_I_ENERGY_2_SIGNED   0

/* Register SCP_NOTCHENERGY_2_Q (PMR_SCP5) */
#define PMB_SCP5_NOTCHENERGY_2_Q     0x0268
#define ABS_PMB_SCP5_NOTCHENERGY_2_Q 0x02041A68UL

#define PMB_SCP5_Q_ENERGY_2_MASK     0x00FFFF00UL
#define PMB_SCP5_Q_ENERGY_2_SHIFT    8
#define PMB_SCP5_Q_ENERGY_2_SIGNED   0

/* Register SCP_NOTCHENERGY_3_I (PMR_SCP5) */
#define PMB_SCP5_NOTCHENERGY_3_I     0x026C
#define ABS_PMB_SCP5_NOTCHENERGY_3_I 0x02041A6CUL

#define PMB_SCP5_I_ENERGY_3_MASK     0x00FFFF00UL
#define PMB_SCP5_I_ENERGY_3_SHIFT    8
#define PMB_SCP5_I_ENERGY_3_SIGNED   0

/* Register SCP_NOTCHENERGY_3_Q (PMR_SCP5) */
#define PMB_SCP5_NOTCHENERGY_3_Q     0x0270
#define ABS_PMB_SCP5_NOTCHENERGY_3_Q 0x02041A70UL

#define PMB_SCP5_Q_ENERGY_3_MASK     0x00FFFF00UL
#define PMB_SCP5_Q_ENERGY_3_SHIFT    8
#define PMB_SCP5_Q_ENERGY_3_SIGNED   0

/* Register SCP_NOTCHENERGY_4_I (PMR_SCP5) */
#define PMB_SCP5_NOTCHENERGY_4_I     0x0274
#define ABS_PMB_SCP5_NOTCHENERGY_4_I 0x02041A74UL

#define PMB_SCP5_I_ENERGY_4_MASK     0x00FFFF00UL
#define PMB_SCP5_I_ENERGY_4_SHIFT    8
#define PMB_SCP5_I_ENERGY_4_SIGNED   0

/* Register SCP_NOTCHENERGY_4_Q (PMR_SCP5) */
#define PMB_SCP5_NOTCHENERGY_4_Q     0x0278
#define ABS_PMB_SCP5_NOTCHENERGY_4_Q 0x02041A78UL

#define PMB_SCP5_Q_ENERGY_4_MASK     0x00FFFF00UL
#define PMB_SCP5_Q_ENERGY_4_SHIFT    8
#define PMB_SCP5_Q_ENERGY_4_SIGNED   0

/* Register SCP_NOTCH_BYPASS (PMR_SCP5) */
#define PMB_SCP5_NOTCH_BYPASS        0x027C
#define ABS_PMB_SCP5_NOTCH_BYPASS    0x02041A7CUL

#define PMB_SCP5_NOTCH_ACCUM_MASK    0x00400000UL
#define PMB_SCP5_NOTCH_ACCUM_SHIFT   22
#define PMB_SCP5_NOTCH_ACCUM_SIGNED  0

#define PMB_SCP5_NOTCH_BYPASS_MASK   0x00800000UL
#define PMB_SCP5_NOTCH_BYPASS_SHIFT  23
#define PMB_SCP5_NOTCH_BYPASS_SIGNED 0

/* Register SCP_IMPULSE_NOISE_CONTROL (PMR_SCP5) */
#define PMB_SCP5_IMPULSE_NOISE_CONTROL      0x0280
#define ABS_PMB_SCP5_IMPULSE_NOISE_CONTROL  0x02041A80UL

#define PMB_SCP5_NOISE_FILTER_ENABLE_MASK   0x00800000UL
#define PMB_SCP5_NOISE_FILTER_ENABLE_SHIFT  23
#define PMB_SCP5_NOISE_FILTER_ENABLE_SIGNED 0

/* Register SCP_IMPULSE_NOISE_BURST_COUNT (PMR_SCP5) */
#define PMB_SCP5_IMPULSE_NOISE_BURST_COUNT     0x0284
#define ABS_PMB_SCP5_IMPULSE_NOISE_BURST_COUNT 0x02041A84UL

#define PMB_SCP5_NOISE_BURST_COUNT_MASK        0x0000FF00UL
#define PMB_SCP5_NOISE_BURST_COUNT_SHIFT       8
#define PMB_SCP5_NOISE_BURST_COUNT_SIGNED      0

/* Register SCP_IMPULSE_NOISE_SAMPLE_COUNT (PMR_SCP5) */
#define PMB_SCP5_IMPULSE_NOISE_SAMPLE_COUNT     0x0288
#define ABS_PMB_SCP5_IMPULSE_NOISE_SAMPLE_COUNT 0x02041A88UL

#define PMB_SCP5_NOISE_SAMPLE_COUNT_MASK        0x0000FF00UL
#define PMB_SCP5_NOISE_SAMPLE_COUNT_SHIFT       8
#define PMB_SCP5_NOISE_SAMPLE_COUNT_SIGNED      0

/* Register SCP_IMPULSE_NOISE_ENERGY (PMR_SCP5) */
#define PMB_SCP5_IMPULSE_NOISE_ENERGY     0x028C
#define ABS_PMB_SCP5_IMPULSE_NOISE_ENERGY 0x02041A8CUL

#define PMB_SCP5_NOISE_ENERGY_MASK        0x00FFFF00UL
#define PMB_SCP5_NOISE_ENERGY_SHIFT       8
#define PMB_SCP5_NOISE_ENERGY_SIGNED      0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_1 (PMR_SCP5) */
#define PMB_SCP5_IMPULSE_NOISE_THRESHOLD_1     0x0290
#define ABS_PMB_SCP5_IMPULSE_NOISE_THRESHOLD_1 0x02041A90UL

#define PMB_SCP5_T1_MASK                       0x000000FFUL
#define PMB_SCP5_T1_SHIFT                      0
#define PMB_SCP5_T1_SIGNED                     0

#define PMB_SCP5_T2_MASK                       0x0000FF00UL
#define PMB_SCP5_T2_SHIFT                      8
#define PMB_SCP5_T2_SIGNED                     0

#define PMB_SCP5_T3_MASK                       0x00FF0000UL
#define PMB_SCP5_T3_SHIFT                      16
#define PMB_SCP5_T3_SIGNED                     0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_2 (PMR_SCP5) */
#define PMB_SCP5_IMPULSE_NOISE_THRESHOLD_2     0x0294
#define ABS_PMB_SCP5_IMPULSE_NOISE_THRESHOLD_2 0x02041A94UL

#define PMB_SCP5_T4_MASK                       0x000000FFUL
#define PMB_SCP5_T4_SHIFT                      0
#define PMB_SCP5_T4_SIGNED                     0

#define PMB_SCP5_T5_MASK                       0x0000FF00UL
#define PMB_SCP5_T5_SHIFT                      8
#define PMB_SCP5_T5_SIGNED                     0

#define PMB_SCP5_T6_MASK                       0x00FF0000UL
#define PMB_SCP5_T6_SHIFT                      16
#define PMB_SCP5_T6_SIGNED                     0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_3 (PMR_SCP5) */
#define PMB_SCP5_IMPULSE_NOISE_THRESHOLD_3     0x0298
#define ABS_PMB_SCP5_IMPULSE_NOISE_THRESHOLD_3 0x02041A98UL

#define PMB_SCP5_T7_MASK                       0x000000FFUL
#define PMB_SCP5_T7_SHIFT                      0
#define PMB_SCP5_T7_SIGNED                     0

#define PMB_SCP5_T8_MASK                       0x0000FF00UL
#define PMB_SCP5_T8_SHIFT                      8
#define PMB_SCP5_T8_SIGNED                     0

#define PMB_SCP5_T9_MASK                       0x00FF0000UL
#define PMB_SCP5_T9_SHIFT                      16
#define PMB_SCP5_T9_SIGNED                     0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_4 (PMR_SCP5) */
#define PMB_SCP5_IMPULSE_NOISE_THRESHOLD_4     0x029C
#define ABS_PMB_SCP5_IMPULSE_NOISE_THRESHOLD_4 0x02041A9CUL

#define PMB_SCP5_T10_MASK                      0x000000FFUL
#define PMB_SCP5_T10_SHIFT                     0
#define PMB_SCP5_T10_SIGNED                    0

#define PMB_SCP5_T11_MASK                      0x0000FF00UL
#define PMB_SCP5_T11_SHIFT                     8
#define PMB_SCP5_T11_SIGNED                    0

#define PMB_SCP5_T12_MASK                      0x00FF0000UL
#define PMB_SCP5_T12_SHIFT                     16
#define PMB_SCP5_T12_SIGNED                    0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_5 (PMR_SCP5) */
#define PMB_SCP5_IMPULSE_NOISE_THRESHOLD_5     0x02A0
#define ABS_PMB_SCP5_IMPULSE_NOISE_THRESHOLD_5 0x02041AA0UL

#define PMB_SCP5_T13_MASK                      0x000000FFUL
#define PMB_SCP5_T13_SHIFT                     0
#define PMB_SCP5_T13_SIGNED                    0

#define PMB_SCP5_T14_MASK                      0x0000FF00UL
#define PMB_SCP5_T14_SHIFT                     8
#define PMB_SCP5_T14_SIGNED                    0

#define PMB_SCP5_T15_MASK                      0x00FF0000UL
#define PMB_SCP5_T15_SHIFT                     16
#define PMB_SCP5_T15_SIGNED                    0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_6 (PMR_SCP5) */
#define PMB_SCP5_IMPULSE_NOISE_THRESHOLD_6     0x02A4
#define ABS_PMB_SCP5_IMPULSE_NOISE_THRESHOLD_6 0x02041AA4UL

#define PMB_SCP5_T16_MASK                      0x00FF0000UL
#define PMB_SCP5_T16_SHIFT                     16
#define PMB_SCP5_T16_SIGNED                    0

/* Register SCP_IMPULSE_FILTER_BYPASS (PMR_SCP5) */
#define PMB_SCP5_IMPULSE_FILTER_BYPASS     0x02A8
#define ABS_PMB_SCP5_IMPULSE_FILTER_BYPASS 0x02041AA8UL

#define PMB_SCP5_IMP_BYPASS_MASK           0x00800000UL
#define PMB_SCP5_IMP_BYPASS_SHIFT          23
#define PMB_SCP5_IMP_BYPASS_SIGNED         0

/* Register SCP_HSYNC_OUT_START (PMR_SCP5) */
#define PMB_SCP5_HSYNC_OUT_START        0x02C0
#define ABS_PMB_SCP5_HSYNC_OUT_START    0x02041AC0UL

#define PMB_SCP5_HSYNC_OUT_START_MASK   0x00FFFF00UL
#define PMB_SCP5_HSYNC_OUT_START_SHIFT  8
#define PMB_SCP5_HSYNC_OUT_START_SIGNED 0

/* Register SCP_HSYNC_OUT_END (PMR_SCP5) */
#define PMB_SCP5_HSYNC_OUT_END        0x02C4
#define ABS_PMB_SCP5_HSYNC_OUT_END    0x02041AC4UL

#define PMB_SCP5_HSYNC_OUT_END_MASK   0x00FFFF00UL
#define PMB_SCP5_HSYNC_OUT_END_SHIFT  8
#define PMB_SCP5_HSYNC_OUT_END_SIGNED 0

/* Register SCP_HSYNC_OUT_POLARITY (PMR_SCP5) */
#define PMB_SCP5_HSYNC_OUT_POLARITY        0x02C8
#define ABS_PMB_SCP5_HSYNC_OUT_POLARITY    0x02041AC8UL

#define PMB_SCP5_HSYNC_OUT_POLARITY_MASK   0x00800000UL
#define PMB_SCP5_HSYNC_OUT_POLARITY_SHIFT  23
#define PMB_SCP5_HSYNC_OUT_POLARITY_SIGNED 0

/* Register SCP_VSYNC_OUT_SYMBOL_START (PMR_SCP5) */
#define PMB_SCP5_VSYNC_OUT_SYMBOL_START        0x02CC
#define ABS_PMB_SCP5_VSYNC_OUT_SYMBOL_START    0x02041ACCUL

#define PMB_SCP5_VSYNC_OUT_SYMBOL_START_MASK   0x00FFFF00UL
#define PMB_SCP5_VSYNC_OUT_SYMBOL_START_SHIFT  8
#define PMB_SCP5_VSYNC_OUT_SYMBOL_START_SIGNED 0

/* Register SCP_VSYNC_OUT_SAMPLE_START (PMR_SCP5) */
#define PMB_SCP5_VSYNC_OUT_SAMPLE_START        0x02D0
#define ABS_PMB_SCP5_VSYNC_OUT_SAMPLE_START    0x02041AD0UL

#define PMB_SCP5_VSYNC_OUT_SAMPLE_START_MASK   0x00FFFF00UL
#define PMB_SCP5_VSYNC_OUT_SAMPLE_START_SHIFT  8
#define PMB_SCP5_VSYNC_OUT_SAMPLE_START_SIGNED 0

/* Register SCP_VSYNC_OUT_SYMBOL_END (PMR_SCP5) */
#define PMB_SCP5_VSYNC_OUT_SYMBOL_END        0x02D4
#define ABS_PMB_SCP5_VSYNC_OUT_SYMBOL_END    0x02041AD4UL

#define PMB_SCP5_VSYNC_OUT_SYMBOL_END_MASK   0x00FFFF00UL
#define PMB_SCP5_VSYNC_OUT_SYMBOL_END_SHIFT  8
#define PMB_SCP5_VSYNC_OUT_SYMBOL_END_SIGNED 0

/* Register SCP_VSYNC_OUT_SAMPLE_END (PMR_SCP5) */
#define PMB_SCP5_VSYNC_OUT_SAMPLE_END        0x02D8
#define ABS_PMB_SCP5_VSYNC_OUT_SAMPLE_END    0x02041AD8UL

#define PMB_SCP5_VSYNC_OUT_SAMPLE_END_MASK   0x00FFFF00UL
#define PMB_SCP5_VSYNC_OUT_SAMPLE_END_SHIFT  8
#define PMB_SCP5_VSYNC_OUT_SAMPLE_END_SIGNED 0

/* Register SCP_VSYNC_OUT_POLARITY (PMR_SCP5) */
#define PMB_SCP5_VSYNC_OUT_POLARITY        0x02DC
#define ABS_PMB_SCP5_VSYNC_OUT_POLARITY    0x02041ADCUL

#define PMB_SCP5_VSYNC_OUT_POLARITY_MASK   0x00800000UL
#define PMB_SCP5_VSYNC_OUT_POLARITY_SHIFT  23
#define PMB_SCP5_VSYNC_OUT_POLARITY_SIGNED 0

/* Register SCP_HSYNC_IN_START_SAMPLE (PMR_SCP5) */
#define PMB_SCP5_HSYNC_IN_START_SAMPLE        0x02E0
#define ABS_PMB_SCP5_HSYNC_IN_START_SAMPLE    0x02041AE0UL

#define PMB_SCP5_HSYNC_IN_START_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP5_HSYNC_IN_START_SAMPLE_SHIFT  8
#define PMB_SCP5_HSYNC_IN_START_SAMPLE_SIGNED 0

/* Register SCP_HSYNC_IN_START_OFFSET (PMR_SCP5) */
#define PMB_SCP5_HSYNC_IN_START_OFFSET        0x02E4
#define ABS_PMB_SCP5_HSYNC_IN_START_OFFSET    0x02041AE4UL

#define PMB_SCP5_HSYNC_IN_START_OFFSET_MASK   0x00000F00UL
#define PMB_SCP5_HSYNC_IN_START_OFFSET_SHIFT  8
#define PMB_SCP5_HSYNC_IN_START_OFFSET_SIGNED 0

/* Register SCP_HSYNC_IN_END_SAMPLE (PMR_SCP5) */
#define PMB_SCP5_HSYNC_IN_END_SAMPLE        0x02E8
#define ABS_PMB_SCP5_HSYNC_IN_END_SAMPLE    0x02041AE8UL

#define PMB_SCP5_HSYNC_IN_END_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP5_HSYNC_IN_END_SAMPLE_SHIFT  8
#define PMB_SCP5_HSYNC_IN_END_SAMPLE_SIGNED 0

/* Register SCP_HSYNC_IN_END_OFFSET (PMR_SCP5) */
#define PMB_SCP5_HSYNC_IN_END_OFFSET        0x02EC
#define ABS_PMB_SCP5_HSYNC_IN_END_OFFSET    0x02041AECUL

#define PMB_SCP5_HSYNC_IN_END_OFFSET_MASK   0x00000F00UL
#define PMB_SCP5_HSYNC_IN_END_OFFSET_SHIFT  8
#define PMB_SCP5_HSYNC_IN_END_OFFSET_SIGNED 0

/* Register SCP_HSYNC_IN_POLARITY (PMR_SCP5) */
#define PMB_SCP5_HSYNC_IN_POLARITY        0x02F0
#define ABS_PMB_SCP5_HSYNC_IN_POLARITY    0x02041AF0UL

#define PMB_SCP5_HSYNC_IN_POLARITY_MASK   0x00800000UL
#define PMB_SCP5_HSYNC_IN_POLARITY_SHIFT  23
#define PMB_SCP5_HSYNC_IN_POLARITY_SIGNED 0

/* Register SCP_VSYNC_IN_START_SYMBOL (PMR_SCP5) */
#define PMB_SCP5_VSYNC_IN_START_SYMBOL        0x02F4
#define ABS_PMB_SCP5_VSYNC_IN_START_SYMBOL    0x02041AF4UL

#define PMB_SCP5_VSYNC_IN_START_SYMBOL_MASK   0x00FFFF00UL
#define PMB_SCP5_VSYNC_IN_START_SYMBOL_SHIFT  8
#define PMB_SCP5_VSYNC_IN_START_SYMBOL_SIGNED 0

/* Register SCP_VSYNC_IN_START_SAMPLE (PMR_SCP5) */
#define PMB_SCP5_VSYNC_IN_START_SAMPLE        0x02F8
#define ABS_PMB_SCP5_VSYNC_IN_START_SAMPLE    0x02041AF8UL

#define PMB_SCP5_VSYNC_IN_START_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP5_VSYNC_IN_START_SAMPLE_SHIFT  8
#define PMB_SCP5_VSYNC_IN_START_SAMPLE_SIGNED 0

/* Register SCP_VSYNC_IN_END_SYMBOL (PMR_SCP5) */
#define PMB_SCP5_VSYNC_IN_END_SYMBOL        0x02FC
#define ABS_PMB_SCP5_VSYNC_IN_END_SYMBOL    0x02041AFCUL

#define PMB_SCP5_VSYNC_IN_END_SYMBOL_MASK   0x00FFFF00UL
#define PMB_SCP5_VSYNC_IN_END_SYMBOL_SHIFT  8
#define PMB_SCP5_VSYNC_IN_END_SYMBOL_SIGNED 0

/* Register SCP_VSYNC_IN_END_SAMPLE (PMR_SCP5) */
#define PMB_SCP5_VSYNC_IN_END_SAMPLE        0x0300
#define ABS_PMB_SCP5_VSYNC_IN_END_SAMPLE    0x02041B00UL

#define PMB_SCP5_VSYNC_IN_END_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP5_VSYNC_IN_END_SAMPLE_SHIFT  8
#define PMB_SCP5_VSYNC_IN_END_SAMPLE_SIGNED 0

/* Register SCP_VSYNC_IN_POLARITY (PMR_SCP5) */
#define PMB_SCP5_VSYNC_IN_POLARITY        0x0304
#define ABS_PMB_SCP5_VSYNC_IN_POLARITY    0x02041B04UL

#define PMB_SCP5_VSYNC_IN_POLARITY_MASK   0x00800000UL
#define PMB_SCP5_VSYNC_IN_POLARITY_SHIFT  23
#define PMB_SCP5_VSYNC_IN_POLARITY_SIGNED 0

/* Register SCP_DRM_DECIMATOR_CTRL (PMR_SCP5) */
#define PMB_SCP5_DRM_DECIMATOR_CTRL     0x0330
#define ABS_PMB_SCP5_DRM_DECIMATOR_CTRL 0x02041B30UL

#define PMB_SCP5_DRM_DEC_RATIO_MASK     0x00000F00UL
#define PMB_SCP5_DRM_DEC_RATIO_SHIFT    8
#define PMB_SCP5_DRM_DEC_RATIO_SIGNED   0

#define PMB_SCP5_DRM_DEC_EN_MASK        0x00001000UL
#define PMB_SCP5_DRM_DEC_EN_SHIFT       12
#define PMB_SCP5_DRM_DEC_EN_SIGNED      0

/* Register SCP_CORE_ID (PMR_SCP5) */
#define PMB_SCP5_CORE_ID            0x0340
#define ABS_PMB_SCP5_CORE_ID        0x02041B40UL

#define PMB_SCP5_CORE_CONFIG_MASK   0x000000FFUL
#define PMB_SCP5_CORE_CONFIG_SHIFT  0
#define PMB_SCP5_CORE_CONFIG_SIGNED 0

#define PMB_SCP5_CORE_ID_MASK       0x0000FF00UL
#define PMB_SCP5_CORE_ID_SHIFT      8
#define PMB_SCP5_CORE_ID_SIGNED     0

#define PMB_SCP5_GROUP_ID_MASK      0x00FF0000UL
#define PMB_SCP5_GROUP_ID_SHIFT     16
#define PMB_SCP5_GROUP_ID_SIGNED    0

/* Register SCP_CORE_REVISION (PMR_SCP5) */
#define PMB_SCP5_CORE_REVISION          0x0350
#define ABS_PMB_SCP5_CORE_REVISION      0x02041B50UL

#define PMB_SCP5_MAINTENANCE_REV_MASK   0x000000FFUL
#define PMB_SCP5_MAINTENANCE_REV_SHIFT  0
#define PMB_SCP5_MAINTENANCE_REV_SIGNED 0

#define PMB_SCP5_MINOR_REV_MASK         0x0000FF00UL
#define PMB_SCP5_MINOR_REV_SHIFT        8
#define PMB_SCP5_MINOR_REV_SIGNED       0

#define PMB_SCP5_MAJOR_REV_MASK         0x00FF0000UL
#define PMB_SCP5_MAJOR_REV_SHIFT        16
#define PMB_SCP5_MAJOR_REV_SIGNED       0

/* Register SCP_TBUS_CONTROL (PMR_SCP5) */
#define PMB_SCP5_TBUS_CONTROL              0x0380
#define ABS_PMB_SCP5_TBUS_CONTROL          0x02041B80UL

#define PMB_SCP5_TBUS_OUTPUT_STALL_MASK    0x00100000UL
#define PMB_SCP5_TBUS_OUTPUT_STALL_SHIFT   20
#define PMB_SCP5_TBUS_OUTPUT_STALL_SIGNED  0

#define PMB_SCP5_TBUS_OUTPUT_ENABLE_MASK   0x00200000UL
#define PMB_SCP5_TBUS_OUTPUT_ENABLE_SHIFT  21
#define PMB_SCP5_TBUS_OUTPUT_ENABLE_SIGNED 0

#define PMB_SCP5_TBUS_DEBUG_MODE_MASK      0x00400000UL
#define PMB_SCP5_TBUS_DEBUG_MODE_SHIFT     22
#define PMB_SCP5_TBUS_DEBUG_MODE_SIGNED    0

#define PMB_SCP5_TBUS_OUTPUT_MODE_MASK     0x00800000UL
#define PMB_SCP5_TBUS_OUTPUT_MODE_SHIFT    23
#define PMB_SCP5_TBUS_OUTPUT_MODE_SIGNED   0

/* Register SCP_TBUS_DEBUG_DATA (PMR_SCP5) */
#define PMB_SCP5_TBUS_DEBUG_DATA             0x0384
#define ABS_PMB_SCP5_TBUS_DEBUG_DATA         0x02041B84UL

#define PMB_SCP5_TBUS_DEBUG_DATAOUT_Q_MASK   0x00000FFFUL
#define PMB_SCP5_TBUS_DEBUG_DATAOUT_Q_SHIFT  0
#define PMB_SCP5_TBUS_DEBUG_DATAOUT_Q_SIGNED 0

#define PMB_SCP5_TBUS_DEBUG_DATAOUT_I_MASK   0x00FFF000UL
#define PMB_SCP5_TBUS_DEBUG_DATAOUT_I_SHIFT  12
#define PMB_SCP5_TBUS_DEBUG_DATAOUT_I_SIGNED 0

/* Register SCP_TBUS_DEBUG_EOP (PMR_SCP5) */
#define PMB_SCP5_TBUS_DEBUG_EOP        0x0388
#define ABS_PMB_SCP5_TBUS_DEBUG_EOP    0x02041B88UL

#define PMB_SCP5_TBUS_DEBUG_EOP_MASK   0x00800000UL
#define PMB_SCP5_TBUS_DEBUG_EOP_SHIFT  23
#define PMB_SCP5_TBUS_DEBUG_EOP_SIGNED 0

/* Register SCP_TBUS_DEBUG_VALID (PMR_SCP5) */
#define PMB_SCP5_TBUS_DEBUG_VALID           0x038C
#define ABS_PMB_SCP5_TBUS_DEBUG_VALID       0x02041B8CUL

#define PMB_SCP5_TBUS_DEBUG_VALIDOUT_MASK   0x00800000UL
#define PMB_SCP5_TBUS_DEBUG_VALIDOUT_SHIFT  23
#define PMB_SCP5_TBUS_DEBUG_VALIDOUT_SIGNED 0

/* Register SCP_ISCR_CONTROL (PMR_SCP5) */
#define PMB_SCP5_ISCR_CONTROL       0x0390
#define ABS_PMB_SCP5_ISCR_CONTROL   0x02041B90UL

#define PMB_SCP5_ISCR_ENABLE_MASK   0x00000100UL
#define PMB_SCP5_ISCR_ENABLE_SHIFT  8
#define PMB_SCP5_ISCR_ENABLE_SIGNED 0

/* Register SCP_ISCR_COUNTER0 (PMR_SCP5) */
#define PMB_SCP5_ISCR_COUNTER0           0x0394
#define ABS_PMB_SCP5_ISCR_COUNTER0       0x02041B94UL

#define PMB_SCP5_ISCR_COUNTER_LOW_MASK   0x00FFFFFFUL
#define PMB_SCP5_ISCR_COUNTER_LOW_SHIFT  0
#define PMB_SCP5_ISCR_COUNTER_LOW_SIGNED 0

/* Register SCP_ISCR_COUNTER1 (PMR_SCP5) */
#define PMB_SCP5_ISCR_COUNTER1            0x0398
#define ABS_PMB_SCP5_ISCR_COUNTER1        0x02041B98UL

#define PMB_SCP5_ISCR_COUNTER_HIGH_MASK   0x00FFFFFFUL
#define PMB_SCP5_ISCR_COUNTER_HIGH_SHIFT  0
#define PMB_SCP5_ISCR_COUNTER_HIGH_SIGNED 0

/* Register SCP_ISCR_STATUS0 (PMR_SCP5) */
#define PMB_SCP5_ISCR_STATUS0              0x039C
#define ABS_PMB_SCP5_ISCR_STATUS0          0x02041B9CUL

#define PMB_SCP5_ISCR_SYM_START_LOW_MASK   0x00FFFFFFUL
#define PMB_SCP5_ISCR_SYM_START_LOW_SHIFT  0
#define PMB_SCP5_ISCR_SYM_START_LOW_SIGNED 0

/* Register SCP_ISCR_STATUS1 (PMR_SCP5) */
#define PMB_SCP5_ISCR_STATUS1               0x03A0
#define ABS_PMB_SCP5_ISCR_STATUS1           0x02041BA0UL

#define PMB_SCP5_ISCR_SYM_START_HIGH_MASK   0x00FFFFFFUL
#define PMB_SCP5_ISCR_SYM_START_HIGH_SHIFT  0
#define PMB_SCP5_ISCR_SYM_START_HIGH_SIGNED 0

/* Register SCP_CONFIGURATION (PMR_SCP5) */
#define PMB_SCP5_CONFIGURATION                   0x03A4
#define ABS_PMB_SCP5_CONFIGURATION               0x02041BA4UL

#define PMB_SCP5_CONFIGURATION_DRM_DECIM_MASK    0x00000002UL
#define PMB_SCP5_CONFIGURATION_DRM_DECIM_SHIFT   1
#define PMB_SCP5_CONFIGURATION_DRM_DECIM_SIGNED  0

#define PMB_SCP5_CONFIGURATION_EARLY_GAIN_MASK   0x00000010UL
#define PMB_SCP5_CONFIGURATION_EARLY_GAIN_SHIFT  4
#define PMB_SCP5_CONFIGURATION_EARLY_GAIN_SIGNED 0

#define PMB_SCP5_CONFIGURATION_MIXER_MASK        0x00000080UL
#define PMB_SCP5_CONFIGURATION_MIXER_SHIFT       7
#define PMB_SCP5_CONFIGURATION_MIXER_SIGNED      0

#define PMB_SCP5_CONFIGURATION_CIC_MASK          0x00000400UL
#define PMB_SCP5_CONFIGURATION_CIC_SHIFT         10
#define PMB_SCP5_CONFIGURATION_CIC_SIGNED        0

#define PMB_SCP5_CONFIGURATION_NOTCH_MASK        0x00001800UL
#define PMB_SCP5_CONFIGURATION_NOTCH_SHIFT       11
#define PMB_SCP5_CONFIGURATION_NOTCH_SIGNED      0

#define PMB_SCP5_CONFIGURATION_LATE_GAIN_MASK    0x00002000UL
#define PMB_SCP5_CONFIGURATION_LATE_GAIN_SHIFT   13
#define PMB_SCP5_CONFIGURATION_LATE_GAIN_SIGNED  0

#define PMB_SCP5_CONFIGURATION_IMPULSE_MASK      0x00004000UL
#define PMB_SCP5_CONFIGURATION_IMPULSE_SHIFT     14
#define PMB_SCP5_CONFIGURATION_IMPULSE_SIGNED    0

#define PMB_SCP5_CONFIGURATION_VID_SYNC_MASK     0x00010000UL
#define PMB_SCP5_CONFIGURATION_VID_SYNC_SHIFT    16
#define PMB_SCP5_CONFIGURATION_VID_SYNC_SIGNED   0

#define PMB_SCP5_CONFIGURATION_DMAOP_MASK        0x00020000UL
#define PMB_SCP5_CONFIGURATION_DMAOP_SHIFT       17
#define PMB_SCP5_CONFIGURATION_DMAOP_SIGNED      0

/* Register SCP_CONTROL (PMR_SCP6) */
#define PMB_SCP6_CONTROL                    0x0000
#define ABS_PMB_SCP6_CONTROL                0x02042000UL

#define PMB_SCP6_N_SEL_MASK                 0x0000000FUL
#define PMB_SCP6_N_SEL_SHIFT                0
#define PMB_SCP6_N_SEL_SIGNED               0

#define PMB_SCP6_P_SEL_MASK                 0x00000030UL
#define PMB_SCP6_P_SEL_SHIFT                4
#define PMB_SCP6_P_SEL_SIGNED               0

#define PMB_SCP6_FORMAT_MASK                0x00000040UL
#define PMB_SCP6_FORMAT_SHIFT               6
#define PMB_SCP6_FORMAT_SIGNED              0

#define PMB_SCP6_SOURCE_MASK                0x00000180UL
#define PMB_SCP6_SOURCE_SHIFT               7
#define PMB_SCP6_SOURCE_SIGNED              0

#define PMB_SCP6_INPUT_MODE_MASK            0x00000200UL
#define PMB_SCP6_INPUT_MODE_SHIFT           9
#define PMB_SCP6_INPUT_MODE_SIGNED          0

#define PMB_SCP6_INVERT_SPECTRUM_MASK       0x00000400UL
#define PMB_SCP6_INVERT_SPECTRUM_SHIFT      10
#define PMB_SCP6_INVERT_SPECTRUM_SIGNED     0

#define PMB_SCP6_SYNCHRONIZE_UPDATES_MASK   0x00000800UL
#define PMB_SCP6_SYNCHRONIZE_UPDATES_SHIFT  11
#define PMB_SCP6_SYNCHRONIZE_UPDATES_SIGNED 0

#define PMB_SCP6_RESET_MASK                 0x00001000UL
#define PMB_SCP6_RESET_SHIFT                12
#define PMB_SCP6_RESET_SIGNED               0

#define PMB_SCP6_CLEAR_PHASE_MASK           0x00002000UL
#define PMB_SCP6_CLEAR_PHASE_SHIFT          13
#define PMB_SCP6_CLEAR_PHASE_SIGNED         0

#define PMB_SCP6_SET_SCP_POWER_MASK         0x0000C000UL
#define PMB_SCP6_SET_SCP_POWER_SHIFT        14
#define PMB_SCP6_SET_SCP_POWER_SIGNED       0

#define PMB_SCP6_SET_ADC_POWER_MASK         0x00030000UL
#define PMB_SCP6_SET_ADC_POWER_SHIFT        16
#define PMB_SCP6_SET_ADC_POWER_SIGNED       0

#define PMB_SCP6_SET_ACTIVE_FRAME_MASK      0x000C0000UL
#define PMB_SCP6_SET_ACTIVE_FRAME_SHIFT     18
#define PMB_SCP6_SET_ACTIVE_FRAME_SIGNED    0

#define PMB_SCP6_STC_FRAME_START_MASK       0x00100000UL
#define PMB_SCP6_STC_FRAME_START_SHIFT      20
#define PMB_SCP6_STC_FRAME_START_SIGNED     0

#define PMB_SCP6_MODE_MASK                  0x00E00000UL
#define PMB_SCP6_MODE_SHIFT                 21
#define PMB_SCP6_MODE_SIGNED                0

/* Register SCP_STATUS (PMR_SCP6) */
#define PMB_SCP6_STATUS              0x0004
#define ABS_PMB_SCP6_STATUS          0x02042004UL

#define PMB_SCP6_POWER_MASK          0x0000C000UL
#define PMB_SCP6_POWER_SHIFT         14
#define PMB_SCP6_POWER_SIGNED        0

#define PMB_SCP6_ADC_POWER_MASK      0x00030000UL
#define PMB_SCP6_ADC_POWER_SHIFT     16
#define PMB_SCP6_ADC_POWER_SIGNED    0

#define PMB_SCP6_ACTIVE_FRAME_MASK   0x00040000UL
#define PMB_SCP6_ACTIVE_FRAME_SHIFT  18
#define PMB_SCP6_ACTIVE_FRAME_SIGNED 0

#define PMB_SCP6_IRQ_DMA_OP_MASK     0x00400000UL
#define PMB_SCP6_IRQ_DMA_OP_SHIFT    22
#define PMB_SCP6_IRQ_DMA_OP_SIGNED   0

#define PMB_SCP6_IRQ_SCP_MASK        0x00800000UL
#define PMB_SCP6_IRQ_SCP_SHIFT       23
#define PMB_SCP6_IRQ_SCP_SIGNED      0

/* Register SCP_INTERRUPT_STATUS (PMR_SCP6) */
#define PMB_SCP6_INTERRUPT_STATUS           0x0008
#define ABS_PMB_SCP6_INTERRUPT_STATUS       0x02042008UL

#define PMB_SCP6_TBUS_OVERFLOW_EVENT_MASK   0x00100000UL
#define PMB_SCP6_TBUS_OVERFLOW_EVENT_SHIFT  20
#define PMB_SCP6_TBUS_OVERFLOW_EVENT_SIGNED 0

#define PMB_SCP6_OVERFLOW_EVENT_MASK        0x00200000UL
#define PMB_SCP6_OVERFLOW_EVENT_SHIFT       21
#define PMB_SCP6_OVERFLOW_EVENT_SIGNED      0

#define PMB_SCP6_COMPARE_EVENT_MASK         0x00400000UL
#define PMB_SCP6_COMPARE_EVENT_SHIFT        22
#define PMB_SCP6_COMPARE_EVENT_SIGNED       0

#define PMB_SCP6_AGC_COUNTS_EVENT_MASK      0x00800000UL
#define PMB_SCP6_AGC_COUNTS_EVENT_SHIFT     23
#define PMB_SCP6_AGC_COUNTS_EVENT_SIGNED    0

/* Register SCP_INTERRUPT_ENABLE (PMR_SCP6) */
#define PMB_SCP6_INTERRUPT_ENABLE            0x000C
#define ABS_PMB_SCP6_INTERRUPT_ENABLE        0x0204200CUL

#define PMB_SCP6_TBUS_OVERFLOW_ENABLE_MASK   0x00100000UL
#define PMB_SCP6_TBUS_OVERFLOW_ENABLE_SHIFT  20
#define PMB_SCP6_TBUS_OVERFLOW_ENABLE_SIGNED 0

#define PMB_SCP6_OVERFLOW_ENABLE_MASK        0x00200000UL
#define PMB_SCP6_OVERFLOW_ENABLE_SHIFT       21
#define PMB_SCP6_OVERFLOW_ENABLE_SIGNED      0

#define PMB_SCP6_COMPARE_ENABLE_MASK         0x00400000UL
#define PMB_SCP6_COMPARE_ENABLE_SHIFT        22
#define PMB_SCP6_COMPARE_ENABLE_SIGNED       0

#define PMB_SCP6_AGC_COUNTS_ENABLE_MASK      0x00800000UL
#define PMB_SCP6_AGC_COUNTS_ENABLE_SHIFT     23
#define PMB_SCP6_AGC_COUNTS_ENABLE_SIGNED    0

/* Register SCP_INTERRUPT_CLEAR (PMR_SCP6) */
#define PMB_SCP6_INTERRUPT_CLEAR            0x0010
#define ABS_PMB_SCP6_INTERRUPT_CLEAR        0x02042010UL

#define PMB_SCP6_TBUS_OVERFLOW_CLEAR_MASK   0x00100000UL
#define PMB_SCP6_TBUS_OVERFLOW_CLEAR_SHIFT  20
#define PMB_SCP6_TBUS_OVERFLOW_CLEAR_SIGNED 0

#define PMB_SCP6_OVERFLOW_CLEAR_MASK        0x00200000UL
#define PMB_SCP6_OVERFLOW_CLEAR_SHIFT       21
#define PMB_SCP6_OVERFLOW_CLEAR_SIGNED      0

#define PMB_SCP6_COMPARE_CLEAR_MASK         0x00400000UL
#define PMB_SCP6_COMPARE_CLEAR_SHIFT        22
#define PMB_SCP6_COMPARE_CLEAR_SIGNED       0

#define PMB_SCP6_AGC_COUNTS_CLEAR_MASK      0x00800000UL
#define PMB_SCP6_AGC_COUNTS_CLEAR_SHIFT     23
#define PMB_SCP6_AGC_COUNTS_CLEAR_SIGNED    0

/* Register SCP_INPUT_SAMPLE (PMR_SCP6) */
#define PMB_SCP6_INPUT_SAMPLE     0x0014
#define ABS_PMB_SCP6_INPUT_SAMPLE 0x02042014UL

#define PMB_SCP6_INPUT_Q_MASK     0x00000FFFUL
#define PMB_SCP6_INPUT_Q_SHIFT    0
#define PMB_SCP6_INPUT_Q_SIGNED   0

#define PMB_SCP6_INPUT_I_MASK     0x00FFF000UL
#define PMB_SCP6_INPUT_I_SHIFT    12
#define PMB_SCP6_INPUT_I_SIGNED   0

/* Register SCP_REFERENCE_CLOCK_CONTROL_N (PMR_SCP6) */
#define PMB_SCP6_REFERENCE_CLOCK_CONTROL_N     0x0018
#define ABS_PMB_SCP6_REFERENCE_CLOCK_CONTROL_N 0x02042018UL

#define PMB_SCP6_N_MASK                        0x00FFFF00UL
#define PMB_SCP6_N_SHIFT                       8
#define PMB_SCP6_N_SIGNED                      0

/* Register SCP_REFERENCE_CLOCK_CONTROL_M (PMR_SCP6) */
#define PMB_SCP6_REFERENCE_CLOCK_CONTROL_M     0x001C
#define ABS_PMB_SCP6_REFERENCE_CLOCK_CONTROL_M 0x0204201CUL

#define PMB_SCP6_M_MASK                        0x00FFFF00UL
#define PMB_SCP6_M_SHIFT                       8
#define PMB_SCP6_M_SIGNED                      0

/* Register SCP_CIC_BYPASS (PMR_SCP6) */
#define PMB_SCP6_CIC_BYPASS        0x0020
#define ABS_PMB_SCP6_CIC_BYPASS    0x02042020UL

#define PMB_SCP6_CIC_BYPASS_MASK   0x00800000UL
#define PMB_SCP6_CIC_BYPASS_SHIFT  23
#define PMB_SCP6_CIC_BYPASS_SIGNED 0

/* Register SCP_RSSI_INPUT (PMR_SCP6) */
#define PMB_SCP6_RSSI_INPUT        0x0024
#define ABS_PMB_SCP6_RSSI_INPUT    0x02042024UL

#define PMB_SCP6_RSSI_INPUT_MASK   0x000FFF00UL
#define PMB_SCP6_RSSI_INPUT_SHIFT  8
#define PMB_SCP6_RSSI_INPUT_SIGNED 0

/* Register SCP_CONTROL2 (PMR_SCP6) */
#define PMB_SCP6_CONTROL2                0x0028
#define ABS_PMB_SCP6_CONTROL2            0x02042028UL

#define PMB_SCP6_WLAN_EDAGC_START_MASK   0x00800000UL
#define PMB_SCP6_WLAN_EDAGC_START_SHIFT  23
#define PMB_SCP6_WLAN_EDAGC_START_SIGNED 0

/* Register SCP_DMA_OUTPUT_CONTROL (PMR_SCP6) */
#define PMB_SCP6_DMA_OUTPUT_CONTROL     0x0040
#define ABS_PMB_SCP6_DMA_OUTPUT_CONTROL 0x02042040UL

#define PMB_SCP6_DMA_SYNC_DEBUG_MASK    0x00100000UL
#define PMB_SCP6_DMA_SYNC_DEBUG_SHIFT   20
#define PMB_SCP6_DMA_SYNC_DEBUG_SIGNED  0

#define PMB_SCP6_DMA_SYNC_BYPASS_MASK   0x00200000UL
#define PMB_SCP6_DMA_SYNC_BYPASS_SHIFT  21
#define PMB_SCP6_DMA_SYNC_BYPASS_SIGNED 0

#define PMB_SCP6_DMA_SYNC_ENABLE_MASK   0x00400000UL
#define PMB_SCP6_DMA_SYNC_ENABLE_SHIFT  22
#define PMB_SCP6_DMA_SYNC_ENABLE_SIGNED 0

#define PMB_SCP6_BYPASS_MASK            0x00800000UL
#define PMB_SCP6_BYPASS_SHIFT           23
#define PMB_SCP6_BYPASS_SIGNED          0

/* Register SCP_DMA_OUTPUT_STATUS (PMR_SCP6) */
#define PMB_SCP6_DMA_OUTPUT_STATUS        0x0044
#define ABS_PMB_SCP6_DMA_OUTPUT_STATUS    0x02042044UL

#define PMB_SCP6_DMA_SYNC_STATE_MASK      0x00180000UL
#define PMB_SCP6_DMA_SYNC_STATE_SHIFT     19
#define PMB_SCP6_DMA_SYNC_STATE_SIGNED    0

#define PMB_SCP6_OP_FIFO_NOT_EMPTY_MASK   0x00200000UL
#define PMB_SCP6_OP_FIFO_NOT_EMPTY_SHIFT  21
#define PMB_SCP6_OP_FIFO_NOT_EMPTY_SIGNED 0

#define PMB_SCP6_OP_FIFO_FULL_MASK        0x00400000UL
#define PMB_SCP6_OP_FIFO_FULL_SHIFT       22
#define PMB_SCP6_OP_FIFO_FULL_SIGNED      0

#define PMB_SCP6_OP_FIFO_HALF_FULL_MASK   0x00800000UL
#define PMB_SCP6_OP_FIFO_HALF_FULL_SHIFT  23
#define PMB_SCP6_OP_FIFO_HALF_FULL_SIGNED 0

/* Register SCP_DMA_OUTPUT_INTERRUPT_STATUS (PMR_SCP6) */
#define PMB_SCP6_DMA_OUTPUT_INTERRUPT_STATUS     0x0048
#define ABS_PMB_SCP6_DMA_OUTPUT_INTERRUPT_STATUS 0x02042048UL

#define PMB_SCP6_OP_FIFO_NOT_EMPTY_EVENT_MASK    0x00200000UL
#define PMB_SCP6_OP_FIFO_NOT_EMPTY_EVENT_SHIFT   21
#define PMB_SCP6_OP_FIFO_NOT_EMPTY_EVENT_SIGNED  0

#define PMB_SCP6_OP_FIFO_FULL_EVENT_MASK         0x00400000UL
#define PMB_SCP6_OP_FIFO_FULL_EVENT_SHIFT        22
#define PMB_SCP6_OP_FIFO_FULL_EVENT_SIGNED       0

#define PMB_SCP6_OP_FIFO_HALF_FULL_EVENT_MASK    0x00800000UL
#define PMB_SCP6_OP_FIFO_HALF_FULL_EVENT_SHIFT   23
#define PMB_SCP6_OP_FIFO_HALF_FULL_EVENT_SIGNED  0

/* Register SCP_DMA_OUTPUT_INTERRUPT_ENABLE (PMR_SCP6) */
#define PMB_SCP6_DMA_OUTPUT_INTERRUPT_ENABLE     0x004C
#define ABS_PMB_SCP6_DMA_OUTPUT_INTERRUPT_ENABLE 0x0204204CUL

#define PMB_SCP6_OP_FIFO_NOT_EMPTY_ENABLE_MASK   0x00200000UL
#define PMB_SCP6_OP_FIFO_NOT_EMPTY_ENABLE_SHIFT  21
#define PMB_SCP6_OP_FIFO_NOT_EMPTY_ENABLE_SIGNED 0

#define PMB_SCP6_OP_FIFO_FULL_ENABLE_MASK        0x00400000UL
#define PMB_SCP6_OP_FIFO_FULL_ENABLE_SHIFT       22
#define PMB_SCP6_OP_FIFO_FULL_ENABLE_SIGNED      0

#define PMB_SCP6_OP_FIFO_HALF_FULL_ENABLE_MASK   0x00800000UL
#define PMB_SCP6_OP_FIFO_HALF_FULL_ENABLE_SHIFT  23
#define PMB_SCP6_OP_FIFO_HALF_FULL_ENABLE_SIGNED 0

/* Register SCP_DMA_OUTPUT_INTERRUPT_CLEAR (PMR_SCP6) */
#define PMB_SCP6_DMA_OUTPUT_INTERRUPT_CLEAR     0x0050
#define ABS_PMB_SCP6_DMA_OUTPUT_INTERRUPT_CLEAR 0x02042050UL

#define PMB_SCP6_OP_FIFO_NOT_EMPTY_CLEAR_MASK   0x00200000UL
#define PMB_SCP6_OP_FIFO_NOT_EMPTY_CLEAR_SHIFT  21
#define PMB_SCP6_OP_FIFO_NOT_EMPTY_CLEAR_SIGNED 0

#define PMB_SCP6_OP_FIFO_FULL_CLEAR_MASK        0x00400000UL
#define PMB_SCP6_OP_FIFO_FULL_CLEAR_SHIFT       22
#define PMB_SCP6_OP_FIFO_FULL_CLEAR_SIGNED      0

#define PMB_SCP6_OP_FIFO_HALF_FULL_CLEAR_MASK   0x00800000UL
#define PMB_SCP6_OP_FIFO_HALF_FULL_CLEAR_SHIFT  23
#define PMB_SCP6_OP_FIFO_HALF_FULL_CLEAR_SIGNED 0

/* Register SCP_DMA_OUTPUT_SAMPLE (PMR_SCP6) */
#define PMB_SCP6_DMA_OUTPUT_SAMPLE     0x0054
#define ABS_PMB_SCP6_DMA_OUTPUT_SAMPLE 0x02042054UL

#define PMB_SCP6_START_TRANSFER_MASK   0x00000001UL
#define PMB_SCP6_START_TRANSFER_SHIFT  0
#define PMB_SCP6_START_TRANSFER_SIGNED 0

#define PMB_SCP6_OUTPUT_Q_MASK         0x0000FFF0UL
#define PMB_SCP6_OUTPUT_Q_SHIFT        4
#define PMB_SCP6_OUTPUT_Q_SIGNED       0

#define PMB_SCP6_OUTPUT_I_MASK         0xFFF00000UL
#define PMB_SCP6_OUTPUT_I_SHIFT        20
#define PMB_SCP6_OUTPUT_I_SIGNED       0

/* Register SCP_EARLY_COARSE_GAIN (PMR_SCP6) */
#define PMB_SCP6_EARLY_COARSE_GAIN        0x0060
#define ABS_PMB_SCP6_EARLY_COARSE_GAIN    0x02042060UL

#define PMB_SCP6_EARLY_COARSE_GAIN_MASK   0x00800000UL
#define PMB_SCP6_EARLY_COARSE_GAIN_SHIFT  23
#define PMB_SCP6_EARLY_COARSE_GAIN_SIGNED 0

/* Register SCP_EARLY_FINE_GAIN_I (PMR_SCP6) */
#define PMB_SCP6_EARLY_FINE_GAIN_I     0x0064
#define ABS_PMB_SCP6_EARLY_FINE_GAIN_I 0x02042064UL

#define PMB_SCP6_EARLY_I_GAIN_MASK     0x00FFE000UL
#define PMB_SCP6_EARLY_I_GAIN_SHIFT    13
#define PMB_SCP6_EARLY_I_GAIN_SIGNED   0

/* Register SCP_EARLY_FINE_GAIN_Q (PMR_SCP6) */
#define PMB_SCP6_EARLY_FINE_GAIN_Q     0x0068
#define ABS_PMB_SCP6_EARLY_FINE_GAIN_Q 0x02042068UL

#define PMB_SCP6_EARLY_Q_GAIN_MASK     0x00FFE000UL
#define PMB_SCP6_EARLY_Q_GAIN_SHIFT    13
#define PMB_SCP6_EARLY_Q_GAIN_SIGNED   0

/* Register SCP_EARLY_ANGLE_IQ (PMR_SCP6) */
#define PMB_SCP6_EARLY_ANGLE_IQ           0x006C
#define ABS_PMB_SCP6_EARLY_ANGLE_IQ       0x0204206CUL

#define PMB_SCP6_EARLY_I_TO_Q_GAIN_MASK   0x00FFE000UL
#define PMB_SCP6_EARLY_I_TO_Q_GAIN_SHIFT  13
#define PMB_SCP6_EARLY_I_TO_Q_GAIN_SIGNED 0

/* Register SCP_LATE_COARSE_GAIN (PMR_SCP6) */
#define PMB_SCP6_LATE_COARSE_GAIN        0x0074
#define ABS_PMB_SCP6_LATE_COARSE_GAIN    0x02042074UL

#define PMB_SCP6_LATE_COARSE_GAIN_MASK   0x00800000UL
#define PMB_SCP6_LATE_COARSE_GAIN_SHIFT  23
#define PMB_SCP6_LATE_COARSE_GAIN_SIGNED 0

/* Register SCP_LATE_FINE_GAIN_I (PMR_SCP6) */
#define PMB_SCP6_LATE_FINE_GAIN_I     0x0078
#define ABS_PMB_SCP6_LATE_FINE_GAIN_I 0x02042078UL

#define PMB_SCP6_LATE_I_GAIN_MASK     0x00FFE000UL
#define PMB_SCP6_LATE_I_GAIN_SHIFT    13
#define PMB_SCP6_LATE_I_GAIN_SIGNED   0

/* Register SCP_LATE_FINE_GAIN_Q (PMR_SCP6) */
#define PMB_SCP6_LATE_FINE_GAIN_Q     0x007C
#define ABS_PMB_SCP6_LATE_FINE_GAIN_Q 0x0204207CUL

#define PMB_SCP6_LATE_Q_GAIN_MASK     0x00FFE000UL
#define PMB_SCP6_LATE_Q_GAIN_SHIFT    13
#define PMB_SCP6_LATE_Q_GAIN_SIGNED   0

/* Register SCP_DC_OFFSET_I (PMR_SCP6) */
#define PMB_SCP6_DC_OFFSET_I             0x0088
#define ABS_PMB_SCP6_DC_OFFSET_I         0x02042088UL

#define PMB_SCP6_DC_OFFSET_FRAC_I_MASK   0x00000FFFUL
#define PMB_SCP6_DC_OFFSET_FRAC_I_SHIFT  0
#define PMB_SCP6_DC_OFFSET_FRAC_I_SIGNED 0

#define PMB_SCP6_DC_OFFSET_I_MASK        0x00FFF000UL
#define PMB_SCP6_DC_OFFSET_I_SHIFT       12
#define PMB_SCP6_DC_OFFSET_I_SIGNED      0

/* Register SCP_DC_OFFSET_Q (PMR_SCP6) */
#define PMB_SCP6_DC_OFFSET_Q             0x008C
#define ABS_PMB_SCP6_DC_OFFSET_Q         0x0204208CUL

#define PMB_SCP6_DC_OFFSET_FRAC_Q_MASK   0x00000FFFUL
#define PMB_SCP6_DC_OFFSET_FRAC_Q_SHIFT  0
#define PMB_SCP6_DC_OFFSET_FRAC_Q_SIGNED 0

#define PMB_SCP6_DC_OFFSET_Q_MASK        0x00FFF000UL
#define PMB_SCP6_DC_OFFSET_Q_SHIFT       12
#define PMB_SCP6_DC_OFFSET_Q_SIGNED      0

/* Register SCP_EXT_GAIN_CONTROL_1 (PMR_SCP6) */
#define PMB_SCP6_EXT_GAIN_CONTROL_1     0x0090
#define ABS_PMB_SCP6_EXT_GAIN_CONTROL_1 0x02042090UL

#define PMB_SCP6_GAIN_CONTROL_1_MASK    0x00FFF000UL
#define PMB_SCP6_GAIN_CONTROL_1_SHIFT   12
#define PMB_SCP6_GAIN_CONTROL_1_SIGNED  0

/* Register SCP_EXT_GAIN_CONTROL_2 (PMR_SCP6) */
#define PMB_SCP6_EXT_GAIN_CONTROL_2     0x0094
#define ABS_PMB_SCP6_EXT_GAIN_CONTROL_2 0x02042094UL

#define PMB_SCP6_GAIN_CONTROL_2_MASK    0x00FFF000UL
#define PMB_SCP6_GAIN_CONTROL_2_SHIFT   12
#define PMB_SCP6_GAIN_CONTROL_2_SIGNED  0

/* Register SCP_EXT_OFFSET_CONTROL_1 (PMR_SCP6) */
#define PMB_SCP6_EXT_OFFSET_CONTROL_1     0x0098
#define ABS_PMB_SCP6_EXT_OFFSET_CONTROL_1 0x02042098UL

#define PMB_SCP6_OFFSET_CONTROL_1_MASK    0x00FFF000UL
#define PMB_SCP6_OFFSET_CONTROL_1_SHIFT   12
#define PMB_SCP6_OFFSET_CONTROL_1_SIGNED  0

/* Register SCP_EXT_OFFSET_CONTROL_2 (PMR_SCP6) */
#define PMB_SCP6_EXT_OFFSET_CONTROL_2     0x009C
#define ABS_PMB_SCP6_EXT_OFFSET_CONTROL_2 0x0204209CUL

#define PMB_SCP6_OFFSET_CONTROL_2_MASK    0x00FFF000UL
#define PMB_SCP6_OFFSET_CONTROL_2_SHIFT   12
#define PMB_SCP6_OFFSET_CONTROL_2_SIGNED  0

/* Register SCP_EARLY_GAIN_BYPASS (PMR_SCP6) */
#define PMB_SCP6_EARLY_GAIN_BYPASS     0x00A0
#define ABS_PMB_SCP6_EARLY_GAIN_BYPASS 0x020420A0UL

#define PMB_SCP6_EARLY_BYPASS_MASK     0x00800000UL
#define PMB_SCP6_EARLY_BYPASS_SHIFT    23
#define PMB_SCP6_EARLY_BYPASS_SIGNED   0

/* Register SCP_LATE_GAIN_BYPASS (PMR_SCP6) */
#define PMB_SCP6_LATE_GAIN_BYPASS     0x00A4
#define ABS_PMB_SCP6_LATE_GAIN_BYPASS 0x020420A4UL

#define PMB_SCP6_LATE_BYPASS_MASK     0x00800000UL
#define PMB_SCP6_LATE_BYPASS_SHIFT    23
#define PMB_SCP6_LATE_BYPASS_SIGNED   0

/* Register SCP_IQCORR_CONTROL (PMR_SCP6) */
#define PMB_SCP6_IQCORR_CONTROL       0x00B0
#define ABS_PMB_SCP6_IQCORR_CONTROL   0x020420B0UL

#define PMB_SCP6_IQCORR_ENABLE_MASK   0x00800000UL
#define PMB_SCP6_IQCORR_ENABLE_SHIFT  23
#define PMB_SCP6_IQCORR_ENABLE_SIGNED 0

/* Register SCP_IQCORR_STATUS (PMR_SCP6) */
#define PMB_SCP6_IQCORR_STATUS     0x00B4
#define ABS_PMB_SCP6_IQCORR_STATUS 0x020420B4UL

#define PMB_SCP6_IQCORR_OUT_MASK   0x001FFFFFUL
#define PMB_SCP6_IQCORR_OUT_SHIFT  0
#define PMB_SCP6_IQCORR_OUT_SIGNED 0

/* Register SCP_AGC_CLIP_CONTROL (PMR_SCP6) */
#define PMB_SCP6_AGC_CLIP_CONTROL     0x00C0
#define ABS_PMB_SCP6_AGC_CLIP_CONTROL 0x020420C0UL

#define PMB_SCP6_AGC_CLIP_MASK        0x0007FF00UL
#define PMB_SCP6_AGC_CLIP_SHIFT       8
#define PMB_SCP6_AGC_CLIP_SIGNED      0

/* Register SCP_AGC_THRESH_CONTROL (PMR_SCP6) */
#define PMB_SCP6_AGC_THRESH_CONTROL     0x00C4
#define ABS_PMB_SCP6_AGC_THRESH_CONTROL 0x020420C4UL

#define PMB_SCP6_AGC_THRESH_MASK        0x0007FF00UL
#define PMB_SCP6_AGC_THRESH_SHIFT       8
#define PMB_SCP6_AGC_THRESH_SIGNED      0

/* Register SCP_AGC_PERIOD (PMR_SCP6) */
#define PMB_SCP6_AGC_PERIOD        0x00C8
#define ABS_PMB_SCP6_AGC_PERIOD    0x020420C8UL

#define PMB_SCP6_AGC_PERIOD_MASK   0x00FFFFC0UL
#define PMB_SCP6_AGC_PERIOD_SHIFT  6
#define PMB_SCP6_AGC_PERIOD_SIGNED 0

/* Register SCP_AGC_SAMPLE_COUNTER (PMR_SCP6) */
#define PMB_SCP6_AGC_SAMPLE_COUNTER     0x00CC
#define ABS_PMB_SCP6_AGC_SAMPLE_COUNTER 0x020420CCUL

#define PMB_SCP6_AGC_COUNT_MASK         0x00FFFFC0UL
#define PMB_SCP6_AGC_COUNT_SHIFT        6
#define PMB_SCP6_AGC_COUNT_SIGNED       0

/* Register SCP_AGC_CLIP_COUNT_I (PMR_SCP6) */
#define PMB_SCP6_AGC_CLIP_COUNT_I     0x00D0
#define ABS_PMB_SCP6_AGC_CLIP_COUNT_I 0x020420D0UL

#define PMB_SCP6_CLIP_COUNT_I_MASK    0x00FFFFC0UL
#define PMB_SCP6_CLIP_COUNT_I_SHIFT   6
#define PMB_SCP6_CLIP_COUNT_I_SIGNED  0

/* Register SCP_AGC_THRESH_COUNT_I (PMR_SCP6) */
#define PMB_SCP6_AGC_THRESH_COUNT_I     0x00D4
#define ABS_PMB_SCP6_AGC_THRESH_COUNT_I 0x020420D4UL

#define PMB_SCP6_THRESH_COUNT_I_MASK    0x00FFFFC0UL
#define PMB_SCP6_THRESH_COUNT_I_SHIFT   6
#define PMB_SCP6_THRESH_COUNT_I_SIGNED  0

/* Register SCP_AGC_CLIP_COUNT_Q (PMR_SCP6) */
#define PMB_SCP6_AGC_CLIP_COUNT_Q     0x00D8
#define ABS_PMB_SCP6_AGC_CLIP_COUNT_Q 0x020420D8UL

#define PMB_SCP6_CLIP_COUNT_Q_MASK    0x00FFFFC0UL
#define PMB_SCP6_CLIP_COUNT_Q_SHIFT   6
#define PMB_SCP6_CLIP_COUNT_Q_SIGNED  0

/* Register SCP_AGC_THRESH_COUNT_Q (PMR_SCP6) */
#define PMB_SCP6_AGC_THRESH_COUNT_Q     0x00DC
#define ABS_PMB_SCP6_AGC_THRESH_COUNT_Q 0x020420DCUL

#define PMB_SCP6_THRESH_COUNT_Q_MASK    0x00FFFFC0UL
#define PMB_SCP6_THRESH_COUNT_Q_SHIFT   6
#define PMB_SCP6_THRESH_COUNT_Q_SIGNED  0

/* Register SCP_DC_MONITOR_I (PMR_SCP6) */
#define PMB_SCP6_DC_MONITOR_I        0x00E0
#define ABS_PMB_SCP6_DC_MONITOR_I    0x020420E0UL

#define PMB_SCP6_DC_MONITOR_I_MASK   0x00FFFFFFUL
#define PMB_SCP6_DC_MONITOR_I_SHIFT  0
#define PMB_SCP6_DC_MONITOR_I_SIGNED 0

/* Register SCP_DC_MONITOR_Q (PMR_SCP6) */
#define PMB_SCP6_DC_MONITOR_Q        0x00E4
#define ABS_PMB_SCP6_DC_MONITOR_Q    0x020420E4UL

#define PMB_SCP6_DC_MONITOR_Q_MASK   0x00FFFFFFUL
#define PMB_SCP6_DC_MONITOR_Q_SHIFT  0
#define PMB_SCP6_DC_MONITOR_Q_SIGNED 0

/* Register SCP_DC_BYPASS (PMR_SCP6) */
#define PMB_SCP6_DC_BYPASS        0x00E8
#define ABS_PMB_SCP6_DC_BYPASS    0x020420E8UL

#define PMB_SCP6_DC_BYPASS_MASK   0x00800000UL
#define PMB_SCP6_DC_BYPASS_SHIFT  23
#define PMB_SCP6_DC_BYPASS_SIGNED 0

/* Register SCP_DC_CONTROL (PMR_SCP6) */
#define PMB_SCP6_DC_CONTROL               0x00EC
#define ABS_PMB_SCP6_DC_CONTROL           0x020420ECUL

#define PMB_SCP6_DC_MONITOR_SOURCE_MASK   0x00000001UL
#define PMB_SCP6_DC_MONITOR_SOURCE_SHIFT  0
#define PMB_SCP6_DC_MONITOR_SOURCE_SIGNED 0

/* Register SCP_LO_BASE (PMR_SCP6) */
#define PMB_SCP6_LO_BASE        0x0100
#define ABS_PMB_SCP6_LO_BASE    0x02042100UL

#define PMB_SCP6_LO_BASE_MASK   0x00E00000UL
#define PMB_SCP6_LO_BASE_SHIFT  21
#define PMB_SCP6_LO_BASE_SIGNED 0

/* Register SCP_LO_CONTROL (PMR_SCP6) */
#define PMB_SCP6_LO_CONTROL        0x0104
#define ABS_PMB_SCP6_LO_CONTROL    0x02042104UL

#define PMB_SCP6_LO_CONTROL_MASK   0x00FFFFFFUL
#define PMB_SCP6_LO_CONTROL_SHIFT  0
#define PMB_SCP6_LO_CONTROL_SIGNED 0

/* Register SCP_MIXER_BYPASS (PMR_SCP6) */
#define PMB_SCP6_MIXER_BYPASS        0x010C
#define ABS_PMB_SCP6_MIXER_BYPASS    0x0204210CUL

#define PMB_SCP6_MIXER_BYPASS_MASK   0x00800000UL
#define PMB_SCP6_MIXER_BYPASS_SHIFT  23
#define PMB_SCP6_MIXER_BYPASS_SIGNED 0

/* Register SCP_MIXER_CONTROL (PMR_SCP6) */
#define PMB_SCP6_MIXER_CONTROL         0x0110
#define ABS_PMB_SCP6_MIXER_CONTROL     0x02042110UL

#define PMB_SCP6_MIXER_OUT_GAIN_MASK   0x00000001UL
#define PMB_SCP6_MIXER_OUT_GAIN_SHIFT  0
#define PMB_SCP6_MIXER_OUT_GAIN_SIGNED 0

/* Register SCP_RESAMPLING_FACTOR_BASE (PMR_SCP6) */
#define PMB_SCP6_RESAMPLING_FACTOR_BASE     0x0120
#define ABS_PMB_SCP6_RESAMPLING_FACTOR_BASE 0x02042120UL

#define PMB_SCP6_RESAMP_BASE_MASK           0x00E00000UL
#define PMB_SCP6_RESAMP_BASE_SHIFT          21
#define PMB_SCP6_RESAMP_BASE_SIGNED         0

/* Register SCP_RESAMPLING_FACTOR_CONTROL (PMR_SCP6) */
#define PMB_SCP6_RESAMPLING_FACTOR_CONTROL     0x0124
#define ABS_PMB_SCP6_RESAMPLING_FACTOR_CONTROL 0x02042124UL

#define PMB_SCP6_RESAMP_CONTROL_MASK           0x00FFFFFFUL
#define PMB_SCP6_RESAMP_CONTROL_SHIFT          0
#define PMB_SCP6_RESAMP_CONTROL_SIGNED         0

/* Register SCP_RESAMPLERCOEFF_0 (PMR_SCP6) */
#define PMB_SCP6_RESAMPLERCOEFF_0     0x0128
#define ABS_PMB_SCP6_RESAMPLERCOEFF_0 0x02042128UL

#define PMB_SCP6_R1_R23_MASK          0x00000FFCUL
#define PMB_SCP6_R1_R23_SHIFT         2
#define PMB_SCP6_R1_R23_SIGNED        0

#define PMB_SCP6_R0_R24_MASK          0x00FFC000UL
#define PMB_SCP6_R0_R24_SHIFT         14
#define PMB_SCP6_R0_R24_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_1 (PMR_SCP6) */
#define PMB_SCP6_RESAMPLERCOEFF_1     0x012C
#define ABS_PMB_SCP6_RESAMPLERCOEFF_1 0x0204212CUL

#define PMB_SCP6_R3_R21_MASK          0x00000FFCUL
#define PMB_SCP6_R3_R21_SHIFT         2
#define PMB_SCP6_R3_R21_SIGNED        0

#define PMB_SCP6_R2_R22_MASK          0x00FFC000UL
#define PMB_SCP6_R2_R22_SHIFT         14
#define PMB_SCP6_R2_R22_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_2 (PMR_SCP6) */
#define PMB_SCP6_RESAMPLERCOEFF_2     0x0130
#define ABS_PMB_SCP6_RESAMPLERCOEFF_2 0x02042130UL

#define PMB_SCP6_R5_R19_MASK          0x00000FFCUL
#define PMB_SCP6_R5_R19_SHIFT         2
#define PMB_SCP6_R5_R19_SIGNED        0

#define PMB_SCP6_R4_R20_MASK          0x00FFC000UL
#define PMB_SCP6_R4_R20_SHIFT         14
#define PMB_SCP6_R4_R20_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_3 (PMR_SCP6) */
#define PMB_SCP6_RESAMPLERCOEFF_3     0x0134
#define ABS_PMB_SCP6_RESAMPLERCOEFF_3 0x02042134UL

#define PMB_SCP6_R7_R17_MASK          0x00000FFCUL
#define PMB_SCP6_R7_R17_SHIFT         2
#define PMB_SCP6_R7_R17_SIGNED        0

#define PMB_SCP6_R6_R18_MASK          0x00FFC000UL
#define PMB_SCP6_R6_R18_SHIFT         14
#define PMB_SCP6_R6_R18_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_4 (PMR_SCP6) */
#define PMB_SCP6_RESAMPLERCOEFF_4     0x0138
#define ABS_PMB_SCP6_RESAMPLERCOEFF_4 0x02042138UL

#define PMB_SCP6_R9_R15_MASK          0x00000FFCUL
#define PMB_SCP6_R9_R15_SHIFT         2
#define PMB_SCP6_R9_R15_SIGNED        0

#define PMB_SCP6_R8_R16_MASK          0x00FFC000UL
#define PMB_SCP6_R8_R16_SHIFT         14
#define PMB_SCP6_R8_R16_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_5 (PMR_SCP6) */
#define PMB_SCP6_RESAMPLERCOEFF_5     0x013C
#define ABS_PMB_SCP6_RESAMPLERCOEFF_5 0x0204213CUL

#define PMB_SCP6_R11_R13_MASK         0x00000FFCUL
#define PMB_SCP6_R11_R13_SHIFT        2
#define PMB_SCP6_R11_R13_SIGNED       0

#define PMB_SCP6_R10_R14_MASK         0x00FFC000UL
#define PMB_SCP6_R10_R14_SHIFT        14
#define PMB_SCP6_R10_R14_SIGNED       0

/* Register SCP_RESAMPLERCOEFF_6 (PMR_SCP6) */
#define PMB_SCP6_RESAMPLERCOEFF_6     0x0140
#define ABS_PMB_SCP6_RESAMPLERCOEFF_6 0x02042140UL

#define PMB_SCP6_R12_MASK             0x00FFC000UL
#define PMB_SCP6_R12_SHIFT            14
#define PMB_SCP6_R12_SIGNED           0

/* Register SCP_RESAMPLER_BYPASS (PMR_SCP6) */
#define PMB_SCP6_RESAMPLER_BYPASS     0x0144
#define ABS_PMB_SCP6_RESAMPLER_BYPASS 0x02042144UL

#define PMB_SCP6_RESAMP_BYPASS_MASK   0x00800000UL
#define PMB_SCP6_RESAMP_BYPASS_SHIFT  23
#define PMB_SCP6_RESAMP_BYPASS_SIGNED 0

/* Register SCP_RESAMPLER_CONTROL (PMR_SCP6) */
#define PMB_SCP6_RESAMPLER_CONTROL      0x0148
#define ABS_PMB_SCP6_RESAMPLER_CONTROL  0x02042148UL

#define PMB_SCP6_RESAMP_OUT_GAIN_MASK   0x00000003UL
#define PMB_SCP6_RESAMP_OUT_GAIN_SHIFT  0
#define PMB_SCP6_RESAMP_OUT_GAIN_SIGNED 0

/* Register SCP_SAMPLE_NUMBER (PMR_SCP6) */
#define PMB_SCP6_SAMPLE_NUMBER     0x0160
#define ABS_PMB_SCP6_SAMPLE_NUMBER 0x02042160UL

#define PMB_SCP6_SAMPLE_NUM_MASK   0x0000FFFFUL
#define PMB_SCP6_SAMPLE_NUM_SHIFT  0
#define PMB_SCP6_SAMPLE_NUM_SIGNED 0

/* Register SCP_SYMBOL_NUMBER (PMR_SCP6) */
#define PMB_SCP6_SYMBOL_NUMBER     0x0164
#define ABS_PMB_SCP6_SYMBOL_NUMBER 0x02042164UL

#define PMB_SCP6_SYMBOL_NUM_MASK   0x0000FFFFUL
#define PMB_SCP6_SYMBOL_NUM_SHIFT  0
#define PMB_SCP6_SYMBOL_NUM_SIGNED 0

/* Register SCP_SAMPLE_NUMBER_A (PMR_SCP6) */
#define PMB_SCP6_SAMPLE_NUMBER_A        0x0168
#define ABS_PMB_SCP6_SAMPLE_NUMBER_A    0x02042168UL

#define PMB_SCP6_SAMPLE_NUMBER_A_MASK   0x0000FFFFUL
#define PMB_SCP6_SAMPLE_NUMBER_A_SHIFT  0
#define PMB_SCP6_SAMPLE_NUMBER_A_SIGNED 0

/* Register SCP_SYMBOL_NUMBER_A (PMR_SCP6) */
#define PMB_SCP6_SYMBOL_NUMBER_A        0x016C
#define ABS_PMB_SCP6_SYMBOL_NUMBER_A    0x0204216CUL

#define PMB_SCP6_SYMBOL_NUMBER_A_MASK   0x0000FFFFUL
#define PMB_SCP6_SYMBOL_NUMBER_A_SHIFT  0
#define PMB_SCP6_SYMBOL_NUMBER_A_SIGNED 0

/* Register SCP_SAMPLE_NUMBER_B (PMR_SCP6) */
#define PMB_SCP6_SAMPLE_NUMBER_B        0x0170
#define ABS_PMB_SCP6_SAMPLE_NUMBER_B    0x02042170UL

#define PMB_SCP6_SAMPLE_NUMBER_B_MASK   0x0000FFFFUL
#define PMB_SCP6_SAMPLE_NUMBER_B_SHIFT  0
#define PMB_SCP6_SAMPLE_NUMBER_B_SIGNED 0

/* Register SCP_SYMBOL_NUMBER_B (PMR_SCP6) */
#define PMB_SCP6_SYMBOL_NUMBER_B        0x0174
#define ABS_PMB_SCP6_SYMBOL_NUMBER_B    0x02042174UL

#define PMB_SCP6_SYMBOL_NUMBER_B_MASK   0x0000FFFFUL
#define PMB_SCP6_SYMBOL_NUMBER_B_SHIFT  0
#define PMB_SCP6_SYMBOL_NUMBER_B_SIGNED 0

/* Register SCP_FRAME_COMPARE_CONTROL (PMR_SCP6) */
#define PMB_SCP6_FRAME_COMPARE_CONTROL     0x0178
#define ABS_PMB_SCP6_FRAME_COMPARE_CONTROL 0x02042178UL

#define PMB_SCP6_NEW_SCP_POWER_MASK        0x0000C000UL
#define PMB_SCP6_NEW_SCP_POWER_SHIFT       14
#define PMB_SCP6_NEW_SCP_POWER_SIGNED      0

#define PMB_SCP6_NEW_ADC_POWER_MASK        0x00030000UL
#define PMB_SCP6_NEW_ADC_POWER_SHIFT       16
#define PMB_SCP6_NEW_ADC_POWER_SIGNED      0

#define PMB_SCP6_NEW_ACTIVE_FRAME_MASK     0x000C0000UL
#define PMB_SCP6_NEW_ACTIVE_FRAME_SHIFT    18
#define PMB_SCP6_NEW_ACTIVE_FRAME_SIGNED   0

/* Register SCP_FRAME_COMPARE_SYMBOL (PMR_SCP6) */
#define PMB_SCP6_FRAME_COMPARE_SYMBOL     0x017C
#define ABS_PMB_SCP6_FRAME_COMPARE_SYMBOL 0x0204217CUL

#define PMB_SCP6_COMPARE_SYMBOL_A_MASK    0x00FFFF00UL
#define PMB_SCP6_COMPARE_SYMBOL_A_SHIFT   8
#define PMB_SCP6_COMPARE_SYMBOL_A_SIGNED  0

/* Register SCP_FRAME_COMPARE_SAMPLE (PMR_SCP6) */
#define PMB_SCP6_FRAME_COMPARE_SAMPLE     0x0180
#define ABS_PMB_SCP6_FRAME_COMPARE_SAMPLE 0x02042180UL

#define PMB_SCP6_COMPARE_SAMPLE_A_MASK    0x00FFFF00UL
#define PMB_SCP6_COMPARE_SAMPLE_A_SHIFT   8
#define PMB_SCP6_COMPARE_SAMPLE_A_SIGNED  0

/* Register SCP_SYM_SAMPLE (PMR_SCP6) */
#define PMB_SCP6_SYM_SAMPLE        0x0184
#define ABS_PMB_SCP6_SYM_SAMPLE    0x02042184UL

#define PMB_SCP6_SYM_SAMPLE_MASK   0x0000FFFFUL
#define PMB_SCP6_SYM_SAMPLE_SHIFT  0
#define PMB_SCP6_SYM_SAMPLE_SIGNED 0

/* Register SCP_SYM_FIFO_OUT (PMR_SCP6) */
#define PMB_SCP6_SYM_FIFO_OUT        0x0188
#define ABS_PMB_SCP6_SYM_FIFO_OUT    0x02042188UL

#define PMB_SCP6_SYM_FIFO_OUT_MASK   0x0000FFFFUL
#define PMB_SCP6_SYM_FIFO_OUT_SHIFT  0
#define PMB_SCP6_SYM_FIFO_OUT_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_A (PMR_SCP6) */
#define PMB_SCP6_SYMBOL_PERIOD_A        0x01A0
#define ABS_PMB_SCP6_SYMBOL_PERIOD_A    0x020421A0UL

#define PMB_SCP6_SYMBOL_PERIOD_A_MASK   0x00FFFF00UL
#define PMB_SCP6_SYMBOL_PERIOD_A_SHIFT  8
#define PMB_SCP6_SYMBOL_PERIOD_A_SIGNED 0

/* Register SCP_FRAME_SYMS_A (PMR_SCP6) */
#define PMB_SCP6_FRAME_SYMS_A        0x01A4
#define ABS_PMB_SCP6_FRAME_SYMS_A    0x020421A4UL

#define PMB_SCP6_FRAME_SYMS_A_MASK   0x00FFFF00UL
#define PMB_SCP6_FRAME_SYMS_A_SHIFT  8
#define PMB_SCP6_FRAME_SYMS_A_SIGNED 0

/* Register SCP_FINAL_PERIOD_A (PMR_SCP6) */
#define PMB_SCP6_FINAL_PERIOD_A        0x01A8
#define ABS_PMB_SCP6_FINAL_PERIOD_A    0x020421A8UL

#define PMB_SCP6_FINAL_PERIOD_A_MASK   0x00FFFF00UL
#define PMB_SCP6_FINAL_PERIOD_A_SHIFT  8
#define PMB_SCP6_FINAL_PERIOD_A_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_ADJUST_A (PMR_SCP6) */
#define PMB_SCP6_SYMBOL_PERIOD_ADJUST_A        0x01AC
#define ABS_PMB_SCP6_SYMBOL_PERIOD_ADJUST_A    0x020421ACUL

#define PMB_SCP6_SYMBOL_PERIOD_ADJUST_A_MASK   0x00FFFF00UL
#define PMB_SCP6_SYMBOL_PERIOD_ADJUST_A_SHIFT  8
#define PMB_SCP6_SYMBOL_PERIOD_ADJUST_A_SIGNED 0

/* Register SCP_FRAME_SYMS_ADJUST_A (PMR_SCP6) */
#define PMB_SCP6_FRAME_SYMS_ADJUST_A        0x01B0
#define ABS_PMB_SCP6_FRAME_SYMS_ADJUST_A    0x020421B0UL

#define PMB_SCP6_FRAME_SYMS_ADJUST_A_MASK   0x00FFFF00UL
#define PMB_SCP6_FRAME_SYMS_ADJUST_A_SHIFT  8
#define PMB_SCP6_FRAME_SYMS_ADJUST_A_SIGNED 0

/* Register SCP_FINAL_PERIOD_ADJUST_A (PMR_SCP6) */
#define PMB_SCP6_FINAL_PERIOD_ADJUST_A        0x01B4
#define ABS_PMB_SCP6_FINAL_PERIOD_ADJUST_A    0x020421B4UL

#define PMB_SCP6_FINAL_PERIOD_ADJUST_A_MASK   0x00FFFF00UL
#define PMB_SCP6_FINAL_PERIOD_ADJUST_A_SHIFT  8
#define PMB_SCP6_FINAL_PERIOD_ADJUST_A_SIGNED 0

/* Register SCP_APPLY_PARAMETERS_A (PMR_SCP6) */
#define PMB_SCP6_APPLY_PARAMETERS_A        0x01B8
#define ABS_PMB_SCP6_APPLY_PARAMETERS_A    0x020421B8UL

#define PMB_SCP6_APPLY_PARAMETERS_A_MASK   0x00FFFF00UL
#define PMB_SCP6_APPLY_PARAMETERS_A_SHIFT  8
#define PMB_SCP6_APPLY_PARAMETERS_A_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_B (PMR_SCP6) */
#define PMB_SCP6_SYMBOL_PERIOD_B        0x01E0
#define ABS_PMB_SCP6_SYMBOL_PERIOD_B    0x020421E0UL

#define PMB_SCP6_SYMBOL_PERIOD_B_MASK   0x00FFFF00UL
#define PMB_SCP6_SYMBOL_PERIOD_B_SHIFT  8
#define PMB_SCP6_SYMBOL_PERIOD_B_SIGNED 0

/* Register SCP_FRAME_SYMS_B (PMR_SCP6) */
#define PMB_SCP6_FRAME_SYMS_B        0x01E4
#define ABS_PMB_SCP6_FRAME_SYMS_B    0x020421E4UL

#define PMB_SCP6_FRAME_SYMS_B_MASK   0x00FFFF00UL
#define PMB_SCP6_FRAME_SYMS_B_SHIFT  8
#define PMB_SCP6_FRAME_SYMS_B_SIGNED 0

/* Register SCP_FINAL_PERIOD_B (PMR_SCP6) */
#define PMB_SCP6_FINAL_PERIOD_B        0x01E8
#define ABS_PMB_SCP6_FINAL_PERIOD_B    0x020421E8UL

#define PMB_SCP6_FINAL_PERIOD_B_MASK   0x00FFFF00UL
#define PMB_SCP6_FINAL_PERIOD_B_SHIFT  8
#define PMB_SCP6_FINAL_PERIOD_B_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_ADJUST_B (PMR_SCP6) */
#define PMB_SCP6_SYMBOL_PERIOD_ADJUST_B        0x01EC
#define ABS_PMB_SCP6_SYMBOL_PERIOD_ADJUST_B    0x020421ECUL

#define PMB_SCP6_SYMBOL_PERIOD_ADJUST_B_MASK   0x00FFFF00UL
#define PMB_SCP6_SYMBOL_PERIOD_ADJUST_B_SHIFT  8
#define PMB_SCP6_SYMBOL_PERIOD_ADJUST_B_SIGNED 0

/* Register SCP_FRAME_SYMS_ADJUST_B (PMR_SCP6) */
#define PMB_SCP6_FRAME_SYMS_ADJUST_B        0x01F0
#define ABS_PMB_SCP6_FRAME_SYMS_ADJUST_B    0x020421F0UL

#define PMB_SCP6_FRAME_SYMS_ADJUST_B_MASK   0x00FFFF00UL
#define PMB_SCP6_FRAME_SYMS_ADJUST_B_SHIFT  8
#define PMB_SCP6_FRAME_SYMS_ADJUST_B_SIGNED 0

/* Register SCP_FINAL_PERIOD_ADJUST_B (PMR_SCP6) */
#define PMB_SCP6_FINAL_PERIOD_ADJUST_B        0x01F4
#define ABS_PMB_SCP6_FINAL_PERIOD_ADJUST_B    0x020421F4UL

#define PMB_SCP6_FINAL_PERIOD_ADJUST_B_MASK   0x00FFFF00UL
#define PMB_SCP6_FINAL_PERIOD_ADJUST_B_SHIFT  8
#define PMB_SCP6_FINAL_PERIOD_ADJUST_B_SIGNED 0

/* Register SCP_APPLY_PARAMETERS_B (PMR_SCP6) */
#define PMB_SCP6_APPLY_PARAMETERS_B        0x01F8
#define ABS_PMB_SCP6_APPLY_PARAMETERS_B    0x020421F8UL

#define PMB_SCP6_APPLY_PARAMETERS_B_MASK   0x00FFFF00UL
#define PMB_SCP6_APPLY_PARAMETERS_B_SHIFT  8
#define PMB_SCP6_APPLY_PARAMETERS_B_SIGNED 0

/* Register SCP_COEFF_0 (PMR_SCP6) */
#define PMB_SCP6_COEFF_0     0x0220
#define ABS_PMB_SCP6_COEFF_0 0x02042220UL

#define PMB_SCP6_A1_MASK     0x00000FFCUL
#define PMB_SCP6_A1_SHIFT    2
#define PMB_SCP6_A1_SIGNED   0

#define PMB_SCP6_A0_MASK     0x00FFC000UL
#define PMB_SCP6_A0_SHIFT    14
#define PMB_SCP6_A0_SIGNED   0

/* Register SCP_COEFF_1 (PMR_SCP6) */
#define PMB_SCP6_COEFF_1     0x0224
#define ABS_PMB_SCP6_COEFF_1 0x02042224UL

#define PMB_SCP6_A3_MASK     0x00000FFCUL
#define PMB_SCP6_A3_SHIFT    2
#define PMB_SCP6_A3_SIGNED   0

#define PMB_SCP6_A2_MASK     0x00FFC000UL
#define PMB_SCP6_A2_SHIFT    14
#define PMB_SCP6_A2_SIGNED   0

/* Register SCP_COEFF_2 (PMR_SCP6) */
#define PMB_SCP6_COEFF_2     0x0228
#define ABS_PMB_SCP6_COEFF_2 0x02042228UL

#define PMB_SCP6_A5_MASK     0x00000FFCUL
#define PMB_SCP6_A5_SHIFT    2
#define PMB_SCP6_A5_SIGNED   0

#define PMB_SCP6_A4_MASK     0x00FFC000UL
#define PMB_SCP6_A4_SHIFT    14
#define PMB_SCP6_A4_SIGNED   0

/* Register SCP_COEFF_3 (PMR_SCP6) */
#define PMB_SCP6_COEFF_3     0x022C
#define ABS_PMB_SCP6_COEFF_3 0x0204222CUL

#define PMB_SCP6_A7_MASK     0x00000FFCUL
#define PMB_SCP6_A7_SHIFT    2
#define PMB_SCP6_A7_SIGNED   0

#define PMB_SCP6_A6_MASK     0x00FFC000UL
#define PMB_SCP6_A6_SHIFT    14
#define PMB_SCP6_A6_SIGNED   0

/* Register SCP_COEFF_4 (PMR_SCP6) */
#define PMB_SCP6_COEFF_4     0x0230
#define ABS_PMB_SCP6_COEFF_4 0x02042230UL

#define PMB_SCP6_A9_MASK     0x00000FFCUL
#define PMB_SCP6_A9_SHIFT    2
#define PMB_SCP6_A9_SIGNED   0

#define PMB_SCP6_A8_MASK     0x00FFC000UL
#define PMB_SCP6_A8_SHIFT    14
#define PMB_SCP6_A8_SIGNED   0

/* Register SCP_COEFF_5 (PMR_SCP6) */
#define PMB_SCP6_COEFF_5     0x0234
#define ABS_PMB_SCP6_COEFF_5 0x02042234UL

#define PMB_SCP6_A11_MASK    0x00000FFCUL
#define PMB_SCP6_A11_SHIFT   2
#define PMB_SCP6_A11_SIGNED  0

#define PMB_SCP6_A10_MASK    0x00FFC000UL
#define PMB_SCP6_A10_SHIFT   14
#define PMB_SCP6_A10_SIGNED  0

/* Register SCP_FIR_BYPASS (PMR_SCP6) */
#define PMB_SCP6_FIR_BYPASS        0x0238
#define ABS_PMB_SCP6_FIR_BYPASS    0x02042238UL

#define PMB_SCP6_FIR_BYPASS_MASK   0x00800000UL
#define PMB_SCP6_FIR_BYPASS_SHIFT  23
#define PMB_SCP6_FIR_BYPASS_SIGNED 0

/* Register SCP_FIR_CONTROL (PMR_SCP6) */
#define PMB_SCP6_FIR_CONTROL         0x023C
#define ABS_PMB_SCP6_FIR_CONTROL     0x0204223CUL

#define PMB_SCP6_FIR_OUT_GAIN_MASK   0x00000007UL
#define PMB_SCP6_FIR_OUT_GAIN_SHIFT  0
#define PMB_SCP6_FIR_OUT_GAIN_SIGNED 0

/* Register SCP_NOTCH_0 (PMR_SCP6) */
#define PMB_SCP6_NOTCH_0              0x0240
#define ABS_PMB_SCP6_NOTCH_0          0x02042240UL

#define PMB_SCP6_NOTCH0_ENABLE_MASK   0x00000001UL
#define PMB_SCP6_NOTCH0_ENABLE_SHIFT  0
#define PMB_SCP6_NOTCH0_ENABLE_SIGNED 0

#define PMB_SCP6_NOTCH0_L_MASK        0x0000000EUL
#define PMB_SCP6_NOTCH0_L_SHIFT       1
#define PMB_SCP6_NOTCH0_L_SIGNED      0

#define PMB_SCP6_NOTCH0_S_MASK        0x000000F0UL
#define PMB_SCP6_NOTCH0_S_SHIFT       4
#define PMB_SCP6_NOTCH0_S_SIGNED      0

#define PMB_SCP6_NOTCH0_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP6_NOTCH0_FREQ_SHIFT    8
#define PMB_SCP6_NOTCH0_FREQ_SIGNED   0

/* Register SCP_NOTCH_1 (PMR_SCP6) */
#define PMB_SCP6_NOTCH_1              0x0244
#define ABS_PMB_SCP6_NOTCH_1          0x02042244UL

#define PMB_SCP6_NOTCH1_ENABLE_MASK   0x00000001UL
#define PMB_SCP6_NOTCH1_ENABLE_SHIFT  0
#define PMB_SCP6_NOTCH1_ENABLE_SIGNED 0

#define PMB_SCP6_NOTCH1_L_MASK        0x0000000EUL
#define PMB_SCP6_NOTCH1_L_SHIFT       1
#define PMB_SCP6_NOTCH1_L_SIGNED      0

#define PMB_SCP6_NOTCH1_S_MASK        0x000000F0UL
#define PMB_SCP6_NOTCH1_S_SHIFT       4
#define PMB_SCP6_NOTCH1_S_SIGNED      0

#define PMB_SCP6_NOTCH1_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP6_NOTCH1_FREQ_SHIFT    8
#define PMB_SCP6_NOTCH1_FREQ_SIGNED   0

/* Register SCP_NOTCH_2 (PMR_SCP6) */
#define PMB_SCP6_NOTCH_2              0x0248
#define ABS_PMB_SCP6_NOTCH_2          0x02042248UL

#define PMB_SCP6_NOTCH2_ENABLE_MASK   0x00000001UL
#define PMB_SCP6_NOTCH2_ENABLE_SHIFT  0
#define PMB_SCP6_NOTCH2_ENABLE_SIGNED 0

#define PMB_SCP6_NOTCH2_L_MASK        0x0000000EUL
#define PMB_SCP6_NOTCH2_L_SHIFT       1
#define PMB_SCP6_NOTCH2_L_SIGNED      0

#define PMB_SCP6_NOTCH2_S_MASK        0x000000F0UL
#define PMB_SCP6_NOTCH2_S_SHIFT       4
#define PMB_SCP6_NOTCH2_S_SIGNED      0

#define PMB_SCP6_NOTCH2_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP6_NOTCH2_FREQ_SHIFT    8
#define PMB_SCP6_NOTCH2_FREQ_SIGNED   0

/* Register SCP_NOTCH_3 (PMR_SCP6) */
#define PMB_SCP6_NOTCH_3              0x024C
#define ABS_PMB_SCP6_NOTCH_3          0x0204224CUL

#define PMB_SCP6_NOTCH3_ENABLE_MASK   0x00000001UL
#define PMB_SCP6_NOTCH3_ENABLE_SHIFT  0
#define PMB_SCP6_NOTCH3_ENABLE_SIGNED 0

#define PMB_SCP6_NOTCH3_L_MASK        0x0000000EUL
#define PMB_SCP6_NOTCH3_L_SHIFT       1
#define PMB_SCP6_NOTCH3_L_SIGNED      0

#define PMB_SCP6_NOTCH3_S_MASK        0x000000F0UL
#define PMB_SCP6_NOTCH3_S_SHIFT       4
#define PMB_SCP6_NOTCH3_S_SIGNED      0

#define PMB_SCP6_NOTCH3_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP6_NOTCH3_FREQ_SHIFT    8
#define PMB_SCP6_NOTCH3_FREQ_SIGNED   0

/* Register SCP_NOTCH_4 (PMR_SCP6) */
#define PMB_SCP6_NOTCH_4              0x0250
#define ABS_PMB_SCP6_NOTCH_4          0x02042250UL

#define PMB_SCP6_NOTCH4_ENABLE_MASK   0x00000001UL
#define PMB_SCP6_NOTCH4_ENABLE_SHIFT  0
#define PMB_SCP6_NOTCH4_ENABLE_SIGNED 0

#define PMB_SCP6_NOTCH4_L_MASK        0x0000000EUL
#define PMB_SCP6_NOTCH4_L_SHIFT       1
#define PMB_SCP6_NOTCH4_L_SIGNED      0

#define PMB_SCP6_NOTCH4_S_MASK        0x000000F0UL
#define PMB_SCP6_NOTCH4_S_SHIFT       4
#define PMB_SCP6_NOTCH4_S_SIGNED      0

#define PMB_SCP6_NOTCH4_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP6_NOTCH4_FREQ_SHIFT    8
#define PMB_SCP6_NOTCH4_FREQ_SIGNED   0

/* Register SCP_NOTCHENERGY_0_I (PMR_SCP6) */
#define PMB_SCP6_NOTCHENERGY_0_I     0x0254
#define ABS_PMB_SCP6_NOTCHENERGY_0_I 0x02042254UL

#define PMB_SCP6_I_ENERGY_0_MASK     0x00FFFF00UL
#define PMB_SCP6_I_ENERGY_0_SHIFT    8
#define PMB_SCP6_I_ENERGY_0_SIGNED   0

/* Register SCP_NOTCHENERGY_0_Q (PMR_SCP6) */
#define PMB_SCP6_NOTCHENERGY_0_Q     0x0258
#define ABS_PMB_SCP6_NOTCHENERGY_0_Q 0x02042258UL

#define PMB_SCP6_Q_ENERGY_0_MASK     0x00FFFF00UL
#define PMB_SCP6_Q_ENERGY_0_SHIFT    8
#define PMB_SCP6_Q_ENERGY_0_SIGNED   0

/* Register SCP_NOTCHENERGY_1_I (PMR_SCP6) */
#define PMB_SCP6_NOTCHENERGY_1_I     0x025C
#define ABS_PMB_SCP6_NOTCHENERGY_1_I 0x0204225CUL

#define PMB_SCP6_I_ENERGY_1_MASK     0x00FFFF00UL
#define PMB_SCP6_I_ENERGY_1_SHIFT    8
#define PMB_SCP6_I_ENERGY_1_SIGNED   0

/* Register SCP_NOTCHENERGY_1_Q (PMR_SCP6) */
#define PMB_SCP6_NOTCHENERGY_1_Q     0x0260
#define ABS_PMB_SCP6_NOTCHENERGY_1_Q 0x02042260UL

#define PMB_SCP6_Q_ENERGY_1_MASK     0x00FFFF00UL
#define PMB_SCP6_Q_ENERGY_1_SHIFT    8
#define PMB_SCP6_Q_ENERGY_1_SIGNED   0

/* Register SCP_NOTCHENERGY_2_I (PMR_SCP6) */
#define PMB_SCP6_NOTCHENERGY_2_I     0x0264
#define ABS_PMB_SCP6_NOTCHENERGY_2_I 0x02042264UL

#define PMB_SCP6_I_ENERGY_2_MASK     0x00FFFF00UL
#define PMB_SCP6_I_ENERGY_2_SHIFT    8
#define PMB_SCP6_I_ENERGY_2_SIGNED   0

/* Register SCP_NOTCHENERGY_2_Q (PMR_SCP6) */
#define PMB_SCP6_NOTCHENERGY_2_Q     0x0268
#define ABS_PMB_SCP6_NOTCHENERGY_2_Q 0x02042268UL

#define PMB_SCP6_Q_ENERGY_2_MASK     0x00FFFF00UL
#define PMB_SCP6_Q_ENERGY_2_SHIFT    8
#define PMB_SCP6_Q_ENERGY_2_SIGNED   0

/* Register SCP_NOTCHENERGY_3_I (PMR_SCP6) */
#define PMB_SCP6_NOTCHENERGY_3_I     0x026C
#define ABS_PMB_SCP6_NOTCHENERGY_3_I 0x0204226CUL

#define PMB_SCP6_I_ENERGY_3_MASK     0x00FFFF00UL
#define PMB_SCP6_I_ENERGY_3_SHIFT    8
#define PMB_SCP6_I_ENERGY_3_SIGNED   0

/* Register SCP_NOTCHENERGY_3_Q (PMR_SCP6) */
#define PMB_SCP6_NOTCHENERGY_3_Q     0x0270
#define ABS_PMB_SCP6_NOTCHENERGY_3_Q 0x02042270UL

#define PMB_SCP6_Q_ENERGY_3_MASK     0x00FFFF00UL
#define PMB_SCP6_Q_ENERGY_3_SHIFT    8
#define PMB_SCP6_Q_ENERGY_3_SIGNED   0

/* Register SCP_NOTCHENERGY_4_I (PMR_SCP6) */
#define PMB_SCP6_NOTCHENERGY_4_I     0x0274
#define ABS_PMB_SCP6_NOTCHENERGY_4_I 0x02042274UL

#define PMB_SCP6_I_ENERGY_4_MASK     0x00FFFF00UL
#define PMB_SCP6_I_ENERGY_4_SHIFT    8
#define PMB_SCP6_I_ENERGY_4_SIGNED   0

/* Register SCP_NOTCHENERGY_4_Q (PMR_SCP6) */
#define PMB_SCP6_NOTCHENERGY_4_Q     0x0278
#define ABS_PMB_SCP6_NOTCHENERGY_4_Q 0x02042278UL

#define PMB_SCP6_Q_ENERGY_4_MASK     0x00FFFF00UL
#define PMB_SCP6_Q_ENERGY_4_SHIFT    8
#define PMB_SCP6_Q_ENERGY_4_SIGNED   0

/* Register SCP_NOTCH_BYPASS (PMR_SCP6) */
#define PMB_SCP6_NOTCH_BYPASS        0x027C
#define ABS_PMB_SCP6_NOTCH_BYPASS    0x0204227CUL

#define PMB_SCP6_NOTCH_ACCUM_MASK    0x00400000UL
#define PMB_SCP6_NOTCH_ACCUM_SHIFT   22
#define PMB_SCP6_NOTCH_ACCUM_SIGNED  0

#define PMB_SCP6_NOTCH_BYPASS_MASK   0x00800000UL
#define PMB_SCP6_NOTCH_BYPASS_SHIFT  23
#define PMB_SCP6_NOTCH_BYPASS_SIGNED 0

/* Register SCP_IMPULSE_NOISE_CONTROL (PMR_SCP6) */
#define PMB_SCP6_IMPULSE_NOISE_CONTROL      0x0280
#define ABS_PMB_SCP6_IMPULSE_NOISE_CONTROL  0x02042280UL

#define PMB_SCP6_NOISE_FILTER_ENABLE_MASK   0x00800000UL
#define PMB_SCP6_NOISE_FILTER_ENABLE_SHIFT  23
#define PMB_SCP6_NOISE_FILTER_ENABLE_SIGNED 0

/* Register SCP_IMPULSE_NOISE_BURST_COUNT (PMR_SCP6) */
#define PMB_SCP6_IMPULSE_NOISE_BURST_COUNT     0x0284
#define ABS_PMB_SCP6_IMPULSE_NOISE_BURST_COUNT 0x02042284UL

#define PMB_SCP6_NOISE_BURST_COUNT_MASK        0x0000FF00UL
#define PMB_SCP6_NOISE_BURST_COUNT_SHIFT       8
#define PMB_SCP6_NOISE_BURST_COUNT_SIGNED      0

/* Register SCP_IMPULSE_NOISE_SAMPLE_COUNT (PMR_SCP6) */
#define PMB_SCP6_IMPULSE_NOISE_SAMPLE_COUNT     0x0288
#define ABS_PMB_SCP6_IMPULSE_NOISE_SAMPLE_COUNT 0x02042288UL

#define PMB_SCP6_NOISE_SAMPLE_COUNT_MASK        0x0000FF00UL
#define PMB_SCP6_NOISE_SAMPLE_COUNT_SHIFT       8
#define PMB_SCP6_NOISE_SAMPLE_COUNT_SIGNED      0

/* Register SCP_IMPULSE_NOISE_ENERGY (PMR_SCP6) */
#define PMB_SCP6_IMPULSE_NOISE_ENERGY     0x028C
#define ABS_PMB_SCP6_IMPULSE_NOISE_ENERGY 0x0204228CUL

#define PMB_SCP6_NOISE_ENERGY_MASK        0x00FFFF00UL
#define PMB_SCP6_NOISE_ENERGY_SHIFT       8
#define PMB_SCP6_NOISE_ENERGY_SIGNED      0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_1 (PMR_SCP6) */
#define PMB_SCP6_IMPULSE_NOISE_THRESHOLD_1     0x0290
#define ABS_PMB_SCP6_IMPULSE_NOISE_THRESHOLD_1 0x02042290UL

#define PMB_SCP6_T1_MASK                       0x000000FFUL
#define PMB_SCP6_T1_SHIFT                      0
#define PMB_SCP6_T1_SIGNED                     0

#define PMB_SCP6_T2_MASK                       0x0000FF00UL
#define PMB_SCP6_T2_SHIFT                      8
#define PMB_SCP6_T2_SIGNED                     0

#define PMB_SCP6_T3_MASK                       0x00FF0000UL
#define PMB_SCP6_T3_SHIFT                      16
#define PMB_SCP6_T3_SIGNED                     0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_2 (PMR_SCP6) */
#define PMB_SCP6_IMPULSE_NOISE_THRESHOLD_2     0x0294
#define ABS_PMB_SCP6_IMPULSE_NOISE_THRESHOLD_2 0x02042294UL

#define PMB_SCP6_T4_MASK                       0x000000FFUL
#define PMB_SCP6_T4_SHIFT                      0
#define PMB_SCP6_T4_SIGNED                     0

#define PMB_SCP6_T5_MASK                       0x0000FF00UL
#define PMB_SCP6_T5_SHIFT                      8
#define PMB_SCP6_T5_SIGNED                     0

#define PMB_SCP6_T6_MASK                       0x00FF0000UL
#define PMB_SCP6_T6_SHIFT                      16
#define PMB_SCP6_T6_SIGNED                     0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_3 (PMR_SCP6) */
#define PMB_SCP6_IMPULSE_NOISE_THRESHOLD_3     0x0298
#define ABS_PMB_SCP6_IMPULSE_NOISE_THRESHOLD_3 0x02042298UL

#define PMB_SCP6_T7_MASK                       0x000000FFUL
#define PMB_SCP6_T7_SHIFT                      0
#define PMB_SCP6_T7_SIGNED                     0

#define PMB_SCP6_T8_MASK                       0x0000FF00UL
#define PMB_SCP6_T8_SHIFT                      8
#define PMB_SCP6_T8_SIGNED                     0

#define PMB_SCP6_T9_MASK                       0x00FF0000UL
#define PMB_SCP6_T9_SHIFT                      16
#define PMB_SCP6_T9_SIGNED                     0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_4 (PMR_SCP6) */
#define PMB_SCP6_IMPULSE_NOISE_THRESHOLD_4     0x029C
#define ABS_PMB_SCP6_IMPULSE_NOISE_THRESHOLD_4 0x0204229CUL

#define PMB_SCP6_T10_MASK                      0x000000FFUL
#define PMB_SCP6_T10_SHIFT                     0
#define PMB_SCP6_T10_SIGNED                    0

#define PMB_SCP6_T11_MASK                      0x0000FF00UL
#define PMB_SCP6_T11_SHIFT                     8
#define PMB_SCP6_T11_SIGNED                    0

#define PMB_SCP6_T12_MASK                      0x00FF0000UL
#define PMB_SCP6_T12_SHIFT                     16
#define PMB_SCP6_T12_SIGNED                    0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_5 (PMR_SCP6) */
#define PMB_SCP6_IMPULSE_NOISE_THRESHOLD_5     0x02A0
#define ABS_PMB_SCP6_IMPULSE_NOISE_THRESHOLD_5 0x020422A0UL

#define PMB_SCP6_T13_MASK                      0x000000FFUL
#define PMB_SCP6_T13_SHIFT                     0
#define PMB_SCP6_T13_SIGNED                    0

#define PMB_SCP6_T14_MASK                      0x0000FF00UL
#define PMB_SCP6_T14_SHIFT                     8
#define PMB_SCP6_T14_SIGNED                    0

#define PMB_SCP6_T15_MASK                      0x00FF0000UL
#define PMB_SCP6_T15_SHIFT                     16
#define PMB_SCP6_T15_SIGNED                    0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_6 (PMR_SCP6) */
#define PMB_SCP6_IMPULSE_NOISE_THRESHOLD_6     0x02A4
#define ABS_PMB_SCP6_IMPULSE_NOISE_THRESHOLD_6 0x020422A4UL

#define PMB_SCP6_T16_MASK                      0x00FF0000UL
#define PMB_SCP6_T16_SHIFT                     16
#define PMB_SCP6_T16_SIGNED                    0

/* Register SCP_IMPULSE_FILTER_BYPASS (PMR_SCP6) */
#define PMB_SCP6_IMPULSE_FILTER_BYPASS     0x02A8
#define ABS_PMB_SCP6_IMPULSE_FILTER_BYPASS 0x020422A8UL

#define PMB_SCP6_IMP_BYPASS_MASK           0x00800000UL
#define PMB_SCP6_IMP_BYPASS_SHIFT          23
#define PMB_SCP6_IMP_BYPASS_SIGNED         0

/* Register SCP_HSYNC_OUT_START (PMR_SCP6) */
#define PMB_SCP6_HSYNC_OUT_START        0x02C0
#define ABS_PMB_SCP6_HSYNC_OUT_START    0x020422C0UL

#define PMB_SCP6_HSYNC_OUT_START_MASK   0x00FFFF00UL
#define PMB_SCP6_HSYNC_OUT_START_SHIFT  8
#define PMB_SCP6_HSYNC_OUT_START_SIGNED 0

/* Register SCP_HSYNC_OUT_END (PMR_SCP6) */
#define PMB_SCP6_HSYNC_OUT_END        0x02C4
#define ABS_PMB_SCP6_HSYNC_OUT_END    0x020422C4UL

#define PMB_SCP6_HSYNC_OUT_END_MASK   0x00FFFF00UL
#define PMB_SCP6_HSYNC_OUT_END_SHIFT  8
#define PMB_SCP6_HSYNC_OUT_END_SIGNED 0

/* Register SCP_HSYNC_OUT_POLARITY (PMR_SCP6) */
#define PMB_SCP6_HSYNC_OUT_POLARITY        0x02C8
#define ABS_PMB_SCP6_HSYNC_OUT_POLARITY    0x020422C8UL

#define PMB_SCP6_HSYNC_OUT_POLARITY_MASK   0x00800000UL
#define PMB_SCP6_HSYNC_OUT_POLARITY_SHIFT  23
#define PMB_SCP6_HSYNC_OUT_POLARITY_SIGNED 0

/* Register SCP_VSYNC_OUT_SYMBOL_START (PMR_SCP6) */
#define PMB_SCP6_VSYNC_OUT_SYMBOL_START        0x02CC
#define ABS_PMB_SCP6_VSYNC_OUT_SYMBOL_START    0x020422CCUL

#define PMB_SCP6_VSYNC_OUT_SYMBOL_START_MASK   0x00FFFF00UL
#define PMB_SCP6_VSYNC_OUT_SYMBOL_START_SHIFT  8
#define PMB_SCP6_VSYNC_OUT_SYMBOL_START_SIGNED 0

/* Register SCP_VSYNC_OUT_SAMPLE_START (PMR_SCP6) */
#define PMB_SCP6_VSYNC_OUT_SAMPLE_START        0x02D0
#define ABS_PMB_SCP6_VSYNC_OUT_SAMPLE_START    0x020422D0UL

#define PMB_SCP6_VSYNC_OUT_SAMPLE_START_MASK   0x00FFFF00UL
#define PMB_SCP6_VSYNC_OUT_SAMPLE_START_SHIFT  8
#define PMB_SCP6_VSYNC_OUT_SAMPLE_START_SIGNED 0

/* Register SCP_VSYNC_OUT_SYMBOL_END (PMR_SCP6) */
#define PMB_SCP6_VSYNC_OUT_SYMBOL_END        0x02D4
#define ABS_PMB_SCP6_VSYNC_OUT_SYMBOL_END    0x020422D4UL

#define PMB_SCP6_VSYNC_OUT_SYMBOL_END_MASK   0x00FFFF00UL
#define PMB_SCP6_VSYNC_OUT_SYMBOL_END_SHIFT  8
#define PMB_SCP6_VSYNC_OUT_SYMBOL_END_SIGNED 0

/* Register SCP_VSYNC_OUT_SAMPLE_END (PMR_SCP6) */
#define PMB_SCP6_VSYNC_OUT_SAMPLE_END        0x02D8
#define ABS_PMB_SCP6_VSYNC_OUT_SAMPLE_END    0x020422D8UL

#define PMB_SCP6_VSYNC_OUT_SAMPLE_END_MASK   0x00FFFF00UL
#define PMB_SCP6_VSYNC_OUT_SAMPLE_END_SHIFT  8
#define PMB_SCP6_VSYNC_OUT_SAMPLE_END_SIGNED 0

/* Register SCP_VSYNC_OUT_POLARITY (PMR_SCP6) */
#define PMB_SCP6_VSYNC_OUT_POLARITY        0x02DC
#define ABS_PMB_SCP6_VSYNC_OUT_POLARITY    0x020422DCUL

#define PMB_SCP6_VSYNC_OUT_POLARITY_MASK   0x00800000UL
#define PMB_SCP6_VSYNC_OUT_POLARITY_SHIFT  23
#define PMB_SCP6_VSYNC_OUT_POLARITY_SIGNED 0

/* Register SCP_HSYNC_IN_START_SAMPLE (PMR_SCP6) */
#define PMB_SCP6_HSYNC_IN_START_SAMPLE        0x02E0
#define ABS_PMB_SCP6_HSYNC_IN_START_SAMPLE    0x020422E0UL

#define PMB_SCP6_HSYNC_IN_START_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP6_HSYNC_IN_START_SAMPLE_SHIFT  8
#define PMB_SCP6_HSYNC_IN_START_SAMPLE_SIGNED 0

/* Register SCP_HSYNC_IN_START_OFFSET (PMR_SCP6) */
#define PMB_SCP6_HSYNC_IN_START_OFFSET        0x02E4
#define ABS_PMB_SCP6_HSYNC_IN_START_OFFSET    0x020422E4UL

#define PMB_SCP6_HSYNC_IN_START_OFFSET_MASK   0x00000F00UL
#define PMB_SCP6_HSYNC_IN_START_OFFSET_SHIFT  8
#define PMB_SCP6_HSYNC_IN_START_OFFSET_SIGNED 0

/* Register SCP_HSYNC_IN_END_SAMPLE (PMR_SCP6) */
#define PMB_SCP6_HSYNC_IN_END_SAMPLE        0x02E8
#define ABS_PMB_SCP6_HSYNC_IN_END_SAMPLE    0x020422E8UL

#define PMB_SCP6_HSYNC_IN_END_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP6_HSYNC_IN_END_SAMPLE_SHIFT  8
#define PMB_SCP6_HSYNC_IN_END_SAMPLE_SIGNED 0

/* Register SCP_HSYNC_IN_END_OFFSET (PMR_SCP6) */
#define PMB_SCP6_HSYNC_IN_END_OFFSET        0x02EC
#define ABS_PMB_SCP6_HSYNC_IN_END_OFFSET    0x020422ECUL

#define PMB_SCP6_HSYNC_IN_END_OFFSET_MASK   0x00000F00UL
#define PMB_SCP6_HSYNC_IN_END_OFFSET_SHIFT  8
#define PMB_SCP6_HSYNC_IN_END_OFFSET_SIGNED 0

/* Register SCP_HSYNC_IN_POLARITY (PMR_SCP6) */
#define PMB_SCP6_HSYNC_IN_POLARITY        0x02F0
#define ABS_PMB_SCP6_HSYNC_IN_POLARITY    0x020422F0UL

#define PMB_SCP6_HSYNC_IN_POLARITY_MASK   0x00800000UL
#define PMB_SCP6_HSYNC_IN_POLARITY_SHIFT  23
#define PMB_SCP6_HSYNC_IN_POLARITY_SIGNED 0

/* Register SCP_VSYNC_IN_START_SYMBOL (PMR_SCP6) */
#define PMB_SCP6_VSYNC_IN_START_SYMBOL        0x02F4
#define ABS_PMB_SCP6_VSYNC_IN_START_SYMBOL    0x020422F4UL

#define PMB_SCP6_VSYNC_IN_START_SYMBOL_MASK   0x00FFFF00UL
#define PMB_SCP6_VSYNC_IN_START_SYMBOL_SHIFT  8
#define PMB_SCP6_VSYNC_IN_START_SYMBOL_SIGNED 0

/* Register SCP_VSYNC_IN_START_SAMPLE (PMR_SCP6) */
#define PMB_SCP6_VSYNC_IN_START_SAMPLE        0x02F8
#define ABS_PMB_SCP6_VSYNC_IN_START_SAMPLE    0x020422F8UL

#define PMB_SCP6_VSYNC_IN_START_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP6_VSYNC_IN_START_SAMPLE_SHIFT  8
#define PMB_SCP6_VSYNC_IN_START_SAMPLE_SIGNED 0

/* Register SCP_VSYNC_IN_END_SYMBOL (PMR_SCP6) */
#define PMB_SCP6_VSYNC_IN_END_SYMBOL        0x02FC
#define ABS_PMB_SCP6_VSYNC_IN_END_SYMBOL    0x020422FCUL

#define PMB_SCP6_VSYNC_IN_END_SYMBOL_MASK   0x00FFFF00UL
#define PMB_SCP6_VSYNC_IN_END_SYMBOL_SHIFT  8
#define PMB_SCP6_VSYNC_IN_END_SYMBOL_SIGNED 0

/* Register SCP_VSYNC_IN_END_SAMPLE (PMR_SCP6) */
#define PMB_SCP6_VSYNC_IN_END_SAMPLE        0x0300
#define ABS_PMB_SCP6_VSYNC_IN_END_SAMPLE    0x02042300UL

#define PMB_SCP6_VSYNC_IN_END_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP6_VSYNC_IN_END_SAMPLE_SHIFT  8
#define PMB_SCP6_VSYNC_IN_END_SAMPLE_SIGNED 0

/* Register SCP_VSYNC_IN_POLARITY (PMR_SCP6) */
#define PMB_SCP6_VSYNC_IN_POLARITY        0x0304
#define ABS_PMB_SCP6_VSYNC_IN_POLARITY    0x02042304UL

#define PMB_SCP6_VSYNC_IN_POLARITY_MASK   0x00800000UL
#define PMB_SCP6_VSYNC_IN_POLARITY_SHIFT  23
#define PMB_SCP6_VSYNC_IN_POLARITY_SIGNED 0

/* Register SCP_DRM_DECIMATOR_CTRL (PMR_SCP6) */
#define PMB_SCP6_DRM_DECIMATOR_CTRL     0x0330
#define ABS_PMB_SCP6_DRM_DECIMATOR_CTRL 0x02042330UL

#define PMB_SCP6_DRM_DEC_RATIO_MASK     0x00000F00UL
#define PMB_SCP6_DRM_DEC_RATIO_SHIFT    8
#define PMB_SCP6_DRM_DEC_RATIO_SIGNED   0

#define PMB_SCP6_DRM_DEC_EN_MASK        0x00001000UL
#define PMB_SCP6_DRM_DEC_EN_SHIFT       12
#define PMB_SCP6_DRM_DEC_EN_SIGNED      0

/* Register SCP_CORE_ID (PMR_SCP6) */
#define PMB_SCP6_CORE_ID            0x0340
#define ABS_PMB_SCP6_CORE_ID        0x02042340UL

#define PMB_SCP6_CORE_CONFIG_MASK   0x000000FFUL
#define PMB_SCP6_CORE_CONFIG_SHIFT  0
#define PMB_SCP6_CORE_CONFIG_SIGNED 0

#define PMB_SCP6_CORE_ID_MASK       0x0000FF00UL
#define PMB_SCP6_CORE_ID_SHIFT      8
#define PMB_SCP6_CORE_ID_SIGNED     0

#define PMB_SCP6_GROUP_ID_MASK      0x00FF0000UL
#define PMB_SCP6_GROUP_ID_SHIFT     16
#define PMB_SCP6_GROUP_ID_SIGNED    0

/* Register SCP_CORE_REVISION (PMR_SCP6) */
#define PMB_SCP6_CORE_REVISION          0x0350
#define ABS_PMB_SCP6_CORE_REVISION      0x02042350UL

#define PMB_SCP6_MAINTENANCE_REV_MASK   0x000000FFUL
#define PMB_SCP6_MAINTENANCE_REV_SHIFT  0
#define PMB_SCP6_MAINTENANCE_REV_SIGNED 0

#define PMB_SCP6_MINOR_REV_MASK         0x0000FF00UL
#define PMB_SCP6_MINOR_REV_SHIFT        8
#define PMB_SCP6_MINOR_REV_SIGNED       0

#define PMB_SCP6_MAJOR_REV_MASK         0x00FF0000UL
#define PMB_SCP6_MAJOR_REV_SHIFT        16
#define PMB_SCP6_MAJOR_REV_SIGNED       0

/* Register SCP_TBUS_CONTROL (PMR_SCP6) */
#define PMB_SCP6_TBUS_CONTROL              0x0380
#define ABS_PMB_SCP6_TBUS_CONTROL          0x02042380UL

#define PMB_SCP6_TBUS_OUTPUT_STALL_MASK    0x00100000UL
#define PMB_SCP6_TBUS_OUTPUT_STALL_SHIFT   20
#define PMB_SCP6_TBUS_OUTPUT_STALL_SIGNED  0

#define PMB_SCP6_TBUS_OUTPUT_ENABLE_MASK   0x00200000UL
#define PMB_SCP6_TBUS_OUTPUT_ENABLE_SHIFT  21
#define PMB_SCP6_TBUS_OUTPUT_ENABLE_SIGNED 0

#define PMB_SCP6_TBUS_DEBUG_MODE_MASK      0x00400000UL
#define PMB_SCP6_TBUS_DEBUG_MODE_SHIFT     22
#define PMB_SCP6_TBUS_DEBUG_MODE_SIGNED    0

#define PMB_SCP6_TBUS_OUTPUT_MODE_MASK     0x00800000UL
#define PMB_SCP6_TBUS_OUTPUT_MODE_SHIFT    23
#define PMB_SCP6_TBUS_OUTPUT_MODE_SIGNED   0

/* Register SCP_TBUS_DEBUG_DATA (PMR_SCP6) */
#define PMB_SCP6_TBUS_DEBUG_DATA             0x0384
#define ABS_PMB_SCP6_TBUS_DEBUG_DATA         0x02042384UL

#define PMB_SCP6_TBUS_DEBUG_DATAOUT_Q_MASK   0x00000FFFUL
#define PMB_SCP6_TBUS_DEBUG_DATAOUT_Q_SHIFT  0
#define PMB_SCP6_TBUS_DEBUG_DATAOUT_Q_SIGNED 0

#define PMB_SCP6_TBUS_DEBUG_DATAOUT_I_MASK   0x00FFF000UL
#define PMB_SCP6_TBUS_DEBUG_DATAOUT_I_SHIFT  12
#define PMB_SCP6_TBUS_DEBUG_DATAOUT_I_SIGNED 0

/* Register SCP_TBUS_DEBUG_EOP (PMR_SCP6) */
#define PMB_SCP6_TBUS_DEBUG_EOP        0x0388
#define ABS_PMB_SCP6_TBUS_DEBUG_EOP    0x02042388UL

#define PMB_SCP6_TBUS_DEBUG_EOP_MASK   0x00800000UL
#define PMB_SCP6_TBUS_DEBUG_EOP_SHIFT  23
#define PMB_SCP6_TBUS_DEBUG_EOP_SIGNED 0

/* Register SCP_TBUS_DEBUG_VALID (PMR_SCP6) */
#define PMB_SCP6_TBUS_DEBUG_VALID           0x038C
#define ABS_PMB_SCP6_TBUS_DEBUG_VALID       0x0204238CUL

#define PMB_SCP6_TBUS_DEBUG_VALIDOUT_MASK   0x00800000UL
#define PMB_SCP6_TBUS_DEBUG_VALIDOUT_SHIFT  23
#define PMB_SCP6_TBUS_DEBUG_VALIDOUT_SIGNED 0

/* Register SCP_ISCR_CONTROL (PMR_SCP6) */
#define PMB_SCP6_ISCR_CONTROL       0x0390
#define ABS_PMB_SCP6_ISCR_CONTROL   0x02042390UL

#define PMB_SCP6_ISCR_ENABLE_MASK   0x00000100UL
#define PMB_SCP6_ISCR_ENABLE_SHIFT  8
#define PMB_SCP6_ISCR_ENABLE_SIGNED 0

/* Register SCP_ISCR_COUNTER0 (PMR_SCP6) */
#define PMB_SCP6_ISCR_COUNTER0           0x0394
#define ABS_PMB_SCP6_ISCR_COUNTER0       0x02042394UL

#define PMB_SCP6_ISCR_COUNTER_LOW_MASK   0x00FFFFFFUL
#define PMB_SCP6_ISCR_COUNTER_LOW_SHIFT  0
#define PMB_SCP6_ISCR_COUNTER_LOW_SIGNED 0

/* Register SCP_ISCR_COUNTER1 (PMR_SCP6) */
#define PMB_SCP6_ISCR_COUNTER1            0x0398
#define ABS_PMB_SCP6_ISCR_COUNTER1        0x02042398UL

#define PMB_SCP6_ISCR_COUNTER_HIGH_MASK   0x00FFFFFFUL
#define PMB_SCP6_ISCR_COUNTER_HIGH_SHIFT  0
#define PMB_SCP6_ISCR_COUNTER_HIGH_SIGNED 0

/* Register SCP_ISCR_STATUS0 (PMR_SCP6) */
#define PMB_SCP6_ISCR_STATUS0              0x039C
#define ABS_PMB_SCP6_ISCR_STATUS0          0x0204239CUL

#define PMB_SCP6_ISCR_SYM_START_LOW_MASK   0x00FFFFFFUL
#define PMB_SCP6_ISCR_SYM_START_LOW_SHIFT  0
#define PMB_SCP6_ISCR_SYM_START_LOW_SIGNED 0

/* Register SCP_ISCR_STATUS1 (PMR_SCP6) */
#define PMB_SCP6_ISCR_STATUS1               0x03A0
#define ABS_PMB_SCP6_ISCR_STATUS1           0x020423A0UL

#define PMB_SCP6_ISCR_SYM_START_HIGH_MASK   0x00FFFFFFUL
#define PMB_SCP6_ISCR_SYM_START_HIGH_SHIFT  0
#define PMB_SCP6_ISCR_SYM_START_HIGH_SIGNED 0

/* Register SCP_CONFIGURATION (PMR_SCP6) */
#define PMB_SCP6_CONFIGURATION                   0x03A4
#define ABS_PMB_SCP6_CONFIGURATION               0x020423A4UL

#define PMB_SCP6_CONFIGURATION_DRM_DECIM_MASK    0x00000002UL
#define PMB_SCP6_CONFIGURATION_DRM_DECIM_SHIFT   1
#define PMB_SCP6_CONFIGURATION_DRM_DECIM_SIGNED  0

#define PMB_SCP6_CONFIGURATION_EARLY_GAIN_MASK   0x00000010UL
#define PMB_SCP6_CONFIGURATION_EARLY_GAIN_SHIFT  4
#define PMB_SCP6_CONFIGURATION_EARLY_GAIN_SIGNED 0

#define PMB_SCP6_CONFIGURATION_MIXER_MASK        0x00000080UL
#define PMB_SCP6_CONFIGURATION_MIXER_SHIFT       7
#define PMB_SCP6_CONFIGURATION_MIXER_SIGNED      0

#define PMB_SCP6_CONFIGURATION_CIC_MASK          0x00000400UL
#define PMB_SCP6_CONFIGURATION_CIC_SHIFT         10
#define PMB_SCP6_CONFIGURATION_CIC_SIGNED        0

#define PMB_SCP6_CONFIGURATION_NOTCH_MASK        0x00001800UL
#define PMB_SCP6_CONFIGURATION_NOTCH_SHIFT       11
#define PMB_SCP6_CONFIGURATION_NOTCH_SIGNED      0

#define PMB_SCP6_CONFIGURATION_LATE_GAIN_MASK    0x00002000UL
#define PMB_SCP6_CONFIGURATION_LATE_GAIN_SHIFT   13
#define PMB_SCP6_CONFIGURATION_LATE_GAIN_SIGNED  0

#define PMB_SCP6_CONFIGURATION_IMPULSE_MASK      0x00004000UL
#define PMB_SCP6_CONFIGURATION_IMPULSE_SHIFT     14
#define PMB_SCP6_CONFIGURATION_IMPULSE_SIGNED    0

#define PMB_SCP6_CONFIGURATION_VID_SYNC_MASK     0x00010000UL
#define PMB_SCP6_CONFIGURATION_VID_SYNC_SHIFT    16
#define PMB_SCP6_CONFIGURATION_VID_SYNC_SIGNED   0

#define PMB_SCP6_CONFIGURATION_DMAOP_MASK        0x00020000UL
#define PMB_SCP6_CONFIGURATION_DMAOP_SHIFT       17
#define PMB_SCP6_CONFIGURATION_DMAOP_SIGNED      0

/* Register LDPC_CORE_ID (PMR_LDPC2) */
#define PMB_LDPC2_CORE_ID            0x0000
#define ABS_PMB_LDPC2_CORE_ID        0x02042800UL

#define PMB_LDPC2_CORE_CONFIG_MASK   0x000000FFUL
#define PMB_LDPC2_CORE_CONFIG_SHIFT  0
#define PMB_LDPC2_CORE_CONFIG_SIGNED 0

#define PMB_LDPC2_CORE_ID_MASK       0x0000FF00UL
#define PMB_LDPC2_CORE_ID_SHIFT      8
#define PMB_LDPC2_CORE_ID_SIGNED     0

#define PMB_LDPC2_GROUP_ID_MASK      0x00FF0000UL
#define PMB_LDPC2_GROUP_ID_SHIFT     16
#define PMB_LDPC2_GROUP_ID_SIGNED    0

/* Register LDPC_CORE_REVISION (PMR_LDPC2) */
#define PMB_LDPC2_CORE_REVISION          0x0004
#define ABS_PMB_LDPC2_CORE_REVISION      0x02042804UL

#define PMB_LDPC2_MAINTENANCE_REV_MASK   0x000000FFUL
#define PMB_LDPC2_MAINTENANCE_REV_SHIFT  0
#define PMB_LDPC2_MAINTENANCE_REV_SIGNED 0

#define PMB_LDPC2_MINOR_REV_MASK         0x0000FF00UL
#define PMB_LDPC2_MINOR_REV_SHIFT        8
#define PMB_LDPC2_MINOR_REV_SIGNED       0

#define PMB_LDPC2_MAJOR_REV_MASK         0x00FF0000UL
#define PMB_LDPC2_MAJOR_REV_SHIFT        16
#define PMB_LDPC2_MAJOR_REV_SIGNED       0

/* Register LDPC_SOFTWARE_RESET (PMR_LDPC2) */
#define PMB_LDPC2_SOFTWARE_RESET        0x0008
#define ABS_PMB_LDPC2_SOFTWARE_RESET    0x02042808UL

#define PMB_LDPC2_SOFTWARE_RESET_MASK   0x00000001UL
#define PMB_LDPC2_SOFTWARE_RESET_SHIFT  0
#define PMB_LDPC2_SOFTWARE_RESET_SIGNED 0

/* Register LDPC_HMATRIX_NNSM_ADDRESS (PMR_LDPC2) */
#define PMB_LDPC2_HMATRIX_NNSM_ADDRESS        0x000C
#define ABS_PMB_LDPC2_HMATRIX_NNSM_ADDRESS    0x0204280CUL

#define PMB_LDPC2_HMATRIX_NNSM_ADDRESS_MASK   0x000003FFUL
#define PMB_LDPC2_HMATRIX_NNSM_ADDRESS_SHIFT  0
#define PMB_LDPC2_HMATRIX_NNSM_ADDRESS_SIGNED 0

/* Register LDPC_HMATRIX_NUM_NNSMS_PER_ROW_ADDRESS (PMR_LDPC2) */
#define PMB_LDPC2_HMATRIX_NUM_NNSMS_PER_ROW_ADDRESS        0x0010
#define ABS_PMB_LDPC2_HMATRIX_NUM_NNSMS_PER_ROW_ADDRESS    0x02042810UL

#define PMB_LDPC2_HMATRIX_NUM_NNSMS_PER_ROW_ADDRESS_MASK   0x0000003FUL
#define PMB_LDPC2_HMATRIX_NUM_NNSMS_PER_ROW_ADDRESS_SHIFT  0
#define PMB_LDPC2_HMATRIX_NUM_NNSMS_PER_ROW_ADDRESS_SIGNED 0

/* Register LDPC_HMATRIX_ROW_STRIDE_NNSMS (PMR_LDPC2) */
#define PMB_LDPC2_HMATRIX_ROW_STRIDE_NNSMS        0x0014
#define ABS_PMB_LDPC2_HMATRIX_ROW_STRIDE_NNSMS    0x02042814UL

#define PMB_LDPC2_HMATRIX_ROW_STRIDE_NNSMS_MASK   0x0000001FUL
#define PMB_LDPC2_HMATRIX_ROW_STRIDE_NNSMS_SHIFT  0
#define PMB_LDPC2_HMATRIX_ROW_STRIDE_NNSMS_SIGNED 0

/* Register LDPC_HMATRIX_ROW_STRIDE_DIAGS (PMR_LDPC2) */
#define PMB_LDPC2_HMATRIX_ROW_STRIDE_DIAGS        0x0018
#define ABS_PMB_LDPC2_HMATRIX_ROW_STRIDE_DIAGS    0x02042818UL

#define PMB_LDPC2_HMATRIX_ROW_STRIDE_DIAGS_MASK   0x0000001FUL
#define PMB_LDPC2_HMATRIX_ROW_STRIDE_DIAGS_SHIFT  0
#define PMB_LDPC2_HMATRIX_ROW_STRIDE_DIAGS_SIGNED 0

/* Register LDPC_NUM_HMATRIX_ROWS (PMR_LDPC2) */
#define PMB_LDPC2_NUM_HMATRIX_ROWS        0x001C
#define ABS_PMB_LDPC2_NUM_HMATRIX_ROWS    0x0204281CUL

#define PMB_LDPC2_NUM_HMATRIX_ROWS_MASK   0x000000FFUL
#define PMB_LDPC2_NUM_HMATRIX_ROWS_SHIFT  0
#define PMB_LDPC2_NUM_HMATRIX_ROWS_SIGNED 0

/* Register LDPC_CNBS_PER_SM (PMR_LDPC2) */
#define PMB_LDPC2_CNBS_PER_SM        0x0020
#define ABS_PMB_LDPC2_CNBS_PER_SM    0x02042820UL

#define PMB_LDPC2_CNBS_PER_SM_MASK   0x0000000FUL
#define PMB_LDPC2_CNBS_PER_SM_SHIFT  0
#define PMB_LDPC2_CNBS_PER_SM_SIGNED 0

/* Register LDPC_MEM_LOCS_PER_SM (PMR_LDPC2) */
#define PMB_LDPC2_MEM_LOCS_PER_SM        0x0024
#define ABS_PMB_LDPC2_MEM_LOCS_PER_SM    0x02042824UL

#define PMB_LDPC2_MEM_LOCS_PER_SM_MASK   0x0000001FUL
#define PMB_LDPC2_MEM_LOCS_PER_SM_SHIFT  0
#define PMB_LDPC2_MEM_LOCS_PER_SM_SIGNED 0

/* Register LDPC_MEM_ROWS_PER_SM (PMR_LDPC2) */
#define PMB_LDPC2_MEM_ROWS_PER_SM        0x0028
#define ABS_PMB_LDPC2_MEM_ROWS_PER_SM    0x02042828UL

#define PMB_LDPC2_MEM_ROWS_PER_SM_MASK   0x0000000FUL
#define PMB_LDPC2_MEM_ROWS_PER_SM_SHIFT  0
#define PMB_LDPC2_MEM_ROWS_PER_SM_SIGNED 0

/* Register LDPC_SM_SIZE (PMR_LDPC2) */
#define PMB_LDPC2_SM_SIZE        0x002C
#define ABS_PMB_LDPC2_SM_SIZE    0x0204282CUL

#define PMB_LDPC2_SM_SIZE_MASK   0x000001FFUL
#define PMB_LDPC2_SM_SIZE_SHIFT  0
#define PMB_LDPC2_SM_SIZE_SIGNED 0

/* Register LDPC_SMALL_SM_SIZE (PMR_LDPC2) */
#define PMB_LDPC2_SMALL_SM_SIZE                  0x0030
#define ABS_PMB_LDPC2_SMALL_SM_SIZE              0x02042830UL

#define PMB_LDPC2_SMALL_SM_SIZE_LLRS_MASK        0x00000001UL
#define PMB_LDPC2_SMALL_SM_SIZE_LLRS_SHIFT       0
#define PMB_LDPC2_SMALL_SM_SIZE_LLRS_SIGNED      0

#define PMB_LDPC2_SMALL_SM_SIZE_DECISIONS_MASK   0x00000002UL
#define PMB_LDPC2_SMALL_SM_SIZE_DECISIONS_SHIFT  1
#define PMB_LDPC2_SMALL_SM_SIZE_DECISIONS_SIGNED 0

#define PMB_LDPC2_OPERATION_MODE_MASK            0x00000004UL
#define PMB_LDPC2_OPERATION_MODE_SHIFT           2
#define PMB_LDPC2_OPERATION_MODE_SIGNED          0

/* Register LDPC_VNS_PER_MEM_LOC_APPROX (PMR_LDPC2) */
#define PMB_LDPC2_VNS_PER_MEM_LOC_APPROX        0x0034
#define ABS_PMB_LDPC2_VNS_PER_MEM_LOC_APPROX    0x02042834UL

#define PMB_LDPC2_VNS_PER_MEM_LOC_APPROX_MASK   0x0000003FUL
#define PMB_LDPC2_VNS_PER_MEM_LOC_APPROX_SHIFT  0
#define PMB_LDPC2_VNS_PER_MEM_LOC_APPROX_SIGNED 0

/* Register LDPC_VNS_PER_MEM_LOC_ADJ_ADDRESS (PMR_LDPC2) */
#define PMB_LDPC2_VNS_PER_MEM_LOC_ADJ_ADDRESS        0x0038
#define ABS_PMB_LDPC2_VNS_PER_MEM_LOC_ADJ_ADDRESS    0x02042838UL

#define PMB_LDPC2_VNS_PER_MEM_LOC_ADJ_ADDRESS_MASK   0x0000001FUL
#define PMB_LDPC2_VNS_PER_MEM_LOC_ADJ_ADDRESS_SHIFT  0
#define PMB_LDPC2_VNS_PER_MEM_LOC_ADJ_ADDRESS_SIGNED 0

/* Register LDPC_MEM_LOCS_PER_VN (PMR_LDPC2) */
#define PMB_LDPC2_MEM_LOCS_PER_VN        0x003C
#define ABS_PMB_LDPC2_MEM_LOCS_PER_VN    0x0204283CUL

#define PMB_LDPC2_MEM_LOCS_PER_VN_MASK   0x000003FFUL
#define PMB_LDPC2_MEM_LOCS_PER_VN_SHIFT  0
#define PMB_LDPC2_MEM_LOCS_PER_VN_SIGNED 0

/* Register LDPC_MEM_LOCS_PER_VN_SHIFT_FACTOR (PMR_LDPC2) */
#define PMB_LDPC2_MEM_LOCS_PER_VN_SHIFT_FACTOR        0x0040
#define ABS_PMB_LDPC2_MEM_LOCS_PER_VN_SHIFT_FACTOR    0x02042840UL

#define PMB_LDPC2_MEM_LOCS_PER_VN_SHIFT_FACTOR_MASK   0x0000000FUL
#define PMB_LDPC2_MEM_LOCS_PER_VN_SHIFT_FACTOR_SHIFT  0
#define PMB_LDPC2_MEM_LOCS_PER_VN_SHIFT_FACTOR_SIGNED 0

/* Register LDPC_VNS_PER_CNB (PMR_LDPC2) */
#define PMB_LDPC2_VNS_PER_CNB        0x0044
#define ABS_PMB_LDPC2_VNS_PER_CNB    0x02042844UL

#define PMB_LDPC2_VNS_PER_CNB_MASK   0x0000007FUL
#define PMB_LDPC2_VNS_PER_CNB_SHIFT  0
#define PMB_LDPC2_VNS_PER_CNB_SIGNED 0

/* Register LDPC_FINAL_CNB_SIZE (PMR_LDPC2) */
#define PMB_LDPC2_FINAL_CNB_SIZE        0x0048
#define ABS_PMB_LDPC2_FINAL_CNB_SIZE    0x02042848UL

#define PMB_LDPC2_FINAL_CNB_SIZE_MASK   0x0000007FUL
#define PMB_LDPC2_FINAL_CNB_SIZE_SHIFT  0
#define PMB_LDPC2_FINAL_CNB_SIZE_SIGNED 0

/* Register LDPC_FRAME_LENGTH (PMR_LDPC2) */
#define PMB_LDPC2_FRAME_LENGTH        0x004C
#define ABS_PMB_LDPC2_FRAME_LENGTH    0x0204284CUL

#define PMB_LDPC2_FRAME_LENGTH_MASK   0x0001FFFFUL
#define PMB_LDPC2_FRAME_LENGTH_SHIFT  0
#define PMB_LDPC2_FRAME_LENGTH_SIGNED 0

/* Register LDPC_MESSAGE_LENGTH (PMR_LDPC2) */
#define PMB_LDPC2_MESSAGE_LENGTH        0x0050
#define ABS_PMB_LDPC2_MESSAGE_LENGTH    0x02042850UL

#define PMB_LDPC2_MESSAGE_LENGTH_MASK   0x0001FFFFUL
#define PMB_LDPC2_MESSAGE_LENGTH_SHIFT  0
#define PMB_LDPC2_MESSAGE_LENGTH_SIGNED 0

/* Register LDPC_NUM_PARITIES (PMR_LDPC2) */
#define PMB_LDPC2_NUM_PARITIES        0x0054
#define ABS_PMB_LDPC2_NUM_PARITIES    0x02042854UL

#define PMB_LDPC2_NUM_PARITIES_MASK   0x0001FFFFUL
#define PMB_LDPC2_NUM_PARITIES_SHIFT  0
#define PMB_LDPC2_NUM_PARITIES_SIGNED 0

/* Register LDPC_PARITIES_AT_START (PMR_LDPC2) */
#define PMB_LDPC2_PARITIES_AT_START        0x0058
#define ABS_PMB_LDPC2_PARITIES_AT_START    0x02042858UL

#define PMB_LDPC2_PARITIES_AT_START_MASK   0x00000001UL
#define PMB_LDPC2_PARITIES_AT_START_SHIFT  0
#define PMB_LDPC2_PARITIES_AT_START_SIGNED 0

/* Register LDPC_T2_DISCREPANCY (PMR_LDPC2) */
#define PMB_LDPC2_T2_DISCREPANCY        0x005C
#define ABS_PMB_LDPC2_T2_DISCREPANCY    0x0204285CUL

#define PMB_LDPC2_T2_DISCREPANCY_MASK   0x00000001UL
#define PMB_LDPC2_T2_DISCREPANCY_SHIFT  0
#define PMB_LDPC2_T2_DISCREPANCY_SIGNED 0

/* Register LDPC_SMS_PER_VN (PMR_LDPC2) */
#define PMB_LDPC2_SMS_PER_VN        0x0060
#define ABS_PMB_LDPC2_SMS_PER_VN    0x02042860UL

#define PMB_LDPC2_SMS_PER_VN_MASK   0x00001FFFUL
#define PMB_LDPC2_SMS_PER_VN_SHIFT  0
#define PMB_LDPC2_SMS_PER_VN_SIGNED 0

/* Register LDPC_CNB_PROCESSING_LIST_ADDRESS (PMR_LDPC2) */
#define PMB_LDPC2_CNB_PROCESSING_LIST_ADDRESS        0x0064
#define ABS_PMB_LDPC2_CNB_PROCESSING_LIST_ADDRESS    0x02042864UL

#define PMB_LDPC2_CNB_PROCESSING_LIST_ADDRESS_MASK   0x000007FFUL
#define PMB_LDPC2_CNB_PROCESSING_LIST_ADDRESS_SHIFT  0
#define PMB_LDPC2_CNB_PROCESSING_LIST_ADDRESS_SIGNED 0

/* Register LDPC_CNB_PROCESSING_LIST_LENGTH (PMR_LDPC2) */
#define PMB_LDPC2_CNB_PROCESSING_LIST_LENGTH        0x0068
#define ABS_PMB_LDPC2_CNB_PROCESSING_LIST_LENGTH    0x02042868UL

#define PMB_LDPC2_CNB_PROCESSING_LIST_LENGTH_MASK   0x00000FFFUL
#define PMB_LDPC2_CNB_PROCESSING_LIST_LENGTH_SHIFT  0
#define PMB_LDPC2_CNB_PROCESSING_LIST_LENGTH_SIGNED 0

/* Register LDPC_COMPRESSED_MESSAGE_WIDTH_PADDING (PMR_LDPC2) */
#define PMB_LDPC2_COMPRESSED_MESSAGE_WIDTH_PADDING        0x006C
#define ABS_PMB_LDPC2_COMPRESSED_MESSAGE_WIDTH_PADDING    0x0204286CUL

#define PMB_LDPC2_COMPRESSED_MESSAGE_WIDTH_PADDING_MASK   0x00000007UL
#define PMB_LDPC2_COMPRESSED_MESSAGE_WIDTH_PADDING_SHIFT  0
#define PMB_LDPC2_COMPRESSED_MESSAGE_WIDTH_PADDING_SIGNED 0

/* Register LDPC_HMATRIX_NNSM_DATA (PMR_LDPC2) */
#define PMB_LDPC2_HMATRIX_NNSM_DATA                        0x0070
#define ABS_PMB_LDPC2_HMATRIX_NNSM_DATA                    0x02042870UL

#define PMB_LDPC2_HMATRIX_NNSM_NUM_DIAGONALS_MASK          0x00000003UL
#define PMB_LDPC2_HMATRIX_NNSM_NUM_DIAGONALS_SHIFT         0
#define PMB_LDPC2_HMATRIX_NNSM_NUM_DIAGONALS_SIGNED        0

#define PMB_LDPC2_HMATRIX_NNSM_INDEX_MASK                  0x000007F8UL
#define PMB_LDPC2_HMATRIX_NNSM_INDEX_SHIFT                 3
#define PMB_LDPC2_HMATRIX_NNSM_INDEX_SIGNED                0

#define PMB_LDPC2_HMATRIX_NNSM_DIAGONAL_SHIFT_VALUE_MASK   0x003FE000UL
#define PMB_LDPC2_HMATRIX_NNSM_DIAGONAL_SHIFT_VALUE_SHIFT  13
#define PMB_LDPC2_HMATRIX_NNSM_DIAGONAL_SHIFT_VALUE_SIGNED 0

/* Register LDPC_HMATRIX_NUM_NNSMS_PER_ROW_DATA (PMR_LDPC2) */
#define PMB_LDPC2_HMATRIX_NUM_NNSMS_PER_ROW_DATA          0x0074
#define ABS_PMB_LDPC2_HMATRIX_NUM_NNSMS_PER_ROW_DATA      0x02042874UL

#define PMB_LDPC2_HMATRIX_NUM_NNSMS_PER_ROW_DATA_0_MASK   0x0000001FUL
#define PMB_LDPC2_HMATRIX_NUM_NNSMS_PER_ROW_DATA_0_SHIFT  0
#define PMB_LDPC2_HMATRIX_NUM_NNSMS_PER_ROW_DATA_0_SIGNED 0

#define PMB_LDPC2_HMATRIX_NUM_NNSMS_PER_ROW_DATA_1_MASK   0x00001F00UL
#define PMB_LDPC2_HMATRIX_NUM_NNSMS_PER_ROW_DATA_1_SHIFT  8
#define PMB_LDPC2_HMATRIX_NUM_NNSMS_PER_ROW_DATA_1_SIGNED 0

#define PMB_LDPC2_HMATRIX_NUM_NNSMS_PER_ROW_DATA_2_MASK   0x001F0000UL
#define PMB_LDPC2_HMATRIX_NUM_NNSMS_PER_ROW_DATA_2_SHIFT  16
#define PMB_LDPC2_HMATRIX_NUM_NNSMS_PER_ROW_DATA_2_SIGNED 0

/* Register LDPC_VNS_PER_MEM_LOC_ADJ_DATA (PMR_LDPC2) */
#define PMB_LDPC2_VNS_PER_MEM_LOC_ADJ_DATA        0x0078
#define ABS_PMB_LDPC2_VNS_PER_MEM_LOC_ADJ_DATA    0x02042878UL

#define PMB_LDPC2_VNS_PER_MEM_LOC_ADJ_DATA_MASK   0x0000001FUL
#define PMB_LDPC2_VNS_PER_MEM_LOC_ADJ_DATA_SHIFT  0
#define PMB_LDPC2_VNS_PER_MEM_LOC_ADJ_DATA_SIGNED 0

/* Register LDPC_CNB_PROCESSING_LIST_DATA (PMR_LDPC2) */
#define PMB_LDPC2_CNB_PROCESSING_LIST_DATA          0x007C
#define ABS_PMB_LDPC2_CNB_PROCESSING_LIST_DATA      0x0204287CUL

#define PMB_LDPC2_CNB_PROCESSING_LIST_DATA_0_MASK   0x00000FFFUL
#define PMB_LDPC2_CNB_PROCESSING_LIST_DATA_0_SHIFT  0
#define PMB_LDPC2_CNB_PROCESSING_LIST_DATA_0_SIGNED 0

#define PMB_LDPC2_CNB_PROCESSING_LIST_DATA_1_MASK   0x00FFF000UL
#define PMB_LDPC2_CNB_PROCESSING_LIST_DATA_1_SHIFT  12
#define PMB_LDPC2_CNB_PROCESSING_LIST_DATA_1_SIGNED 0

/* Register LDPC_DMA_MODE (PMR_LDPC2) */
#define PMB_LDPC2_DMA_MODE        0x0080
#define ABS_PMB_LDPC2_DMA_MODE    0x02042880UL

#define PMB_LDPC2_DMA_MODE_MASK   0x00000001UL
#define PMB_LDPC2_DMA_MODE_SHIFT  0
#define PMB_LDPC2_DMA_MODE_SIGNED 0

/* Register LDPC_SOFT_OUTPUT_DMA_TRANSFER_LENGTH (PMR_LDPC2) */
#define PMB_LDPC2_SOFT_OUTPUT_DMA_TRANSFER_LENGTH        0x0084
#define ABS_PMB_LDPC2_SOFT_OUTPUT_DMA_TRANSFER_LENGTH    0x02042884UL

#define PMB_LDPC2_SOFT_OUTPUT_DMA_TRANSFER_LENGTH_MASK   0x00003FFFUL
#define PMB_LDPC2_SOFT_OUTPUT_DMA_TRANSFER_LENGTH_SHIFT  0
#define PMB_LDPC2_SOFT_OUTPUT_DMA_TRANSFER_LENGTH_SIGNED 0

/* Register LDPC_HARD_OUTPUT_DMA_TRANSFER_LENGTH (PMR_LDPC2) */
#define PMB_LDPC2_HARD_OUTPUT_DMA_TRANSFER_LENGTH        0x0088
#define ABS_PMB_LDPC2_HARD_OUTPUT_DMA_TRANSFER_LENGTH    0x02042888UL

#define PMB_LDPC2_HARD_OUTPUT_DMA_TRANSFER_LENGTH_MASK   0x00003FFFUL
#define PMB_LDPC2_HARD_OUTPUT_DMA_TRANSFER_LENGTH_SHIFT  0
#define PMB_LDPC2_HARD_OUTPUT_DMA_TRANSFER_LENGTH_SIGNED 0

/* Register LDPC_CLEAR_EVENTS (PMR_LDPC2) */
#define PMB_LDPC2_CLEAR_EVENTS        0x008C
#define ABS_PMB_LDPC2_CLEAR_EVENTS    0x0204288CUL

#define PMB_LDPC2_CLEAR_EVENTS_MASK   0x00000001UL
#define PMB_LDPC2_CLEAR_EVENTS_SHIFT  0
#define PMB_LDPC2_CLEAR_EVENTS_SIGNED 0

/* Register LDPC_TOTAL_ITERATIONS_REMAINING (PMR_LDPC2) */
#define PMB_LDPC2_TOTAL_ITERATIONS_REMAINING        0x0090
#define ABS_PMB_LDPC2_TOTAL_ITERATIONS_REMAINING    0x02042890UL

#define PMB_LDPC2_TOTAL_ITERATIONS_REMAINING_MASK   0x0000007FUL
#define PMB_LDPC2_TOTAL_ITERATIONS_REMAINING_SHIFT  0
#define PMB_LDPC2_TOTAL_ITERATIONS_REMAINING_SIGNED 0

/* Register LDPC_CURRENT_ITERATIONS_REMAINING (PMR_LDPC2) */
#define PMB_LDPC2_CURRENT_ITERATIONS_REMAINING        0x0094
#define ABS_PMB_LDPC2_CURRENT_ITERATIONS_REMAINING    0x02042894UL

#define PMB_LDPC2_CURRENT_ITERATIONS_REMAINING_MASK   0x0000007FUL
#define PMB_LDPC2_CURRENT_ITERATIONS_REMAINING_SHIFT  0
#define PMB_LDPC2_CURRENT_ITERATIONS_REMAINING_SIGNED 0

/* Register LDPC_MAG_ADJUST_DIFF_SCALING_0 (PMR_LDPC2) */
#define PMB_LDPC2_MAG_ADJUST_DIFF_SCALING_0        0x0098
#define ABS_PMB_LDPC2_MAG_ADJUST_DIFF_SCALING_0    0x02042898UL

#define PMB_LDPC2_MAG_ADJUST_DIFF_SCALING_0_MASK   0x0000003FUL
#define PMB_LDPC2_MAG_ADJUST_DIFF_SCALING_0_SHIFT  0
#define PMB_LDPC2_MAG_ADJUST_DIFF_SCALING_0_SIGNED 0

/* Register LDPC_MAG_ADJUST_DIFF_SCALING_1 (PMR_LDPC2) */
#define PMB_LDPC2_MAG_ADJUST_DIFF_SCALING_1        0x009C
#define ABS_PMB_LDPC2_MAG_ADJUST_DIFF_SCALING_1    0x0204289CUL

#define PMB_LDPC2_MAG_ADJUST_DIFF_SCALING_1_MASK   0x0000003FUL
#define PMB_LDPC2_MAG_ADJUST_DIFF_SCALING_1_SHIFT  0
#define PMB_LDPC2_MAG_ADJUST_DIFF_SCALING_1_SIGNED 0

/* Register LDPC_MAG_ADJUST_MAX_OFFSET_0 (PMR_LDPC2) */
#define PMB_LDPC2_MAG_ADJUST_MAX_OFFSET_0        0x00A0
#define ABS_PMB_LDPC2_MAG_ADJUST_MAX_OFFSET_0    0x020428A0UL

#define PMB_LDPC2_MAG_ADJUST_MAX_OFFSET_0_MASK   0x000003FFUL
#define PMB_LDPC2_MAG_ADJUST_MAX_OFFSET_0_SHIFT  0
#define PMB_LDPC2_MAG_ADJUST_MAX_OFFSET_0_SIGNED 0

/* Register LDPC_MAG_ADJUST_MAX_OFFSET_1 (PMR_LDPC2) */
#define PMB_LDPC2_MAG_ADJUST_MAX_OFFSET_1        0x00A4
#define ABS_PMB_LDPC2_MAG_ADJUST_MAX_OFFSET_1    0x020428A4UL

#define PMB_LDPC2_MAG_ADJUST_MAX_OFFSET_1_MASK   0x000003FFUL
#define PMB_LDPC2_MAG_ADJUST_MAX_OFFSET_1_SHIFT  0
#define PMB_LDPC2_MAG_ADJUST_MAX_OFFSET_1_SIGNED 0

/* Register LDPC_MIN_MAGNITUDE (PMR_LDPC2) */
#define PMB_LDPC2_MIN_MAGNITUDE        0x00A8
#define ABS_PMB_LDPC2_MIN_MAGNITUDE    0x020428A8UL

#define PMB_LDPC2_MIN_MAGNITUDE_MASK   0x000003FFUL
#define PMB_LDPC2_MIN_MAGNITUDE_SHIFT  0
#define PMB_LDPC2_MIN_MAGNITUDE_SIGNED 0

/* Register LDPC_STUCK_WARNING_THRESH (PMR_LDPC2) */
#define PMB_LDPC2_STUCK_WARNING_THRESH        0x00AC
#define ABS_PMB_LDPC2_STUCK_WARNING_THRESH    0x020428ACUL

#define PMB_LDPC2_STUCK_WARNING_THRESH_MASK   0x0000FFFFUL
#define PMB_LDPC2_STUCK_WARNING_THRESH_SHIFT  0
#define PMB_LDPC2_STUCK_WARNING_THRESH_SIGNED 0

/* Register LDPC_STUCK_WARNING_MEASURE_INTERVAL (PMR_LDPC2) */
#define PMB_LDPC2_STUCK_WARNING_MEASURE_INTERVAL        0x00B0
#define ABS_PMB_LDPC2_STUCK_WARNING_MEASURE_INTERVAL    0x020428B0UL

#define PMB_LDPC2_STUCK_WARNING_MEASURE_INTERVAL_MASK   0x0000000FUL
#define PMB_LDPC2_STUCK_WARNING_MEASURE_INTERVAL_SHIFT  0
#define PMB_LDPC2_STUCK_WARNING_MEASURE_INTERVAL_SIGNED 0

/* Register LDPC_UNSTABLE_WARNING_THRESH (PMR_LDPC2) */
#define PMB_LDPC2_UNSTABLE_WARNING_THRESH        0x00B4
#define ABS_PMB_LDPC2_UNSTABLE_WARNING_THRESH    0x020428B4UL

#define PMB_LDPC2_UNSTABLE_WARNING_THRESH_MASK   0x0000FFFFUL
#define PMB_LDPC2_UNSTABLE_WARNING_THRESH_SHIFT  0
#define PMB_LDPC2_UNSTABLE_WARNING_THRESH_SIGNED 0

/* Register LDPC_UNSTABLE_WARNING_MEASURE_INTERVAL (PMR_LDPC2) */
#define PMB_LDPC2_UNSTABLE_WARNING_MEASURE_INTERVAL        0x00B8
#define ABS_PMB_LDPC2_UNSTABLE_WARNING_MEASURE_INTERVAL    0x020428B8UL

#define PMB_LDPC2_UNSTABLE_WARNING_MEASURE_INTERVAL_MASK   0x0000000FUL
#define PMB_LDPC2_UNSTABLE_WARNING_MEASURE_INTERVAL_SHIFT  0
#define PMB_LDPC2_UNSTABLE_WARNING_MEASURE_INTERVAL_SIGNED 0

/* Register LDPC_CONTINUE_WITH_SAME_DATA (PMR_LDPC2) */
#define PMB_LDPC2_CONTINUE_WITH_SAME_DATA        0x00BC
#define ABS_PMB_LDPC2_CONTINUE_WITH_SAME_DATA    0x020428BCUL

#define PMB_LDPC2_CONTINUE_WITH_SAME_DATA_MASK   0x00000001UL
#define PMB_LDPC2_CONTINUE_WITH_SAME_DATA_SHIFT  0
#define PMB_LDPC2_CONTINUE_WITH_SAME_DATA_SIGNED 0

/* Register LDPC_START (PMR_LDPC2) */
#define PMB_LDPC2_START        0x00C0
#define ABS_PMB_LDPC2_START    0x020428C0UL

#define PMB_LDPC2_START_MASK   0x00000001UL
#define PMB_LDPC2_START_SHIFT  0
#define PMB_LDPC2_START_SIGNED 0

/* Register LDPC_EVENTS (PMR_LDPC2) */
#define PMB_LDPC2_EVENTS                               0x00C4
#define ABS_PMB_LDPC2_EVENTS                           0x020428C4UL

#define PMB_LDPC2_EVENT_FINISHED_MASK                  0x00000001UL
#define PMB_LDPC2_EVENT_FINISHED_SHIFT                 0
#define PMB_LDPC2_EVENT_FINISHED_SIGNED                0

#define PMB_LDPC2_EVENT_PARITY_CHECKS_MET_MASK         0x00000002UL
#define PMB_LDPC2_EVENT_PARITY_CHECKS_MET_SHIFT        1
#define PMB_LDPC2_EVENT_PARITY_CHECKS_MET_SIGNED       0

#define PMB_LDPC2_EVENT_STUCK_WARNING_MASK             0x00000004UL
#define PMB_LDPC2_EVENT_STUCK_WARNING_SHIFT            2
#define PMB_LDPC2_EVENT_STUCK_WARNING_SIGNED           0

#define PMB_LDPC2_EVENT_UNSTABLE_WARNING_MASK          0x00000008UL
#define PMB_LDPC2_EVENT_UNSTABLE_WARNING_SHIFT         3
#define PMB_LDPC2_EVENT_UNSTABLE_WARNING_SIGNED        0

#define PMB_LDPC2_EVENT_TOTAL_ITERATION_LIMIT_MASK     0x00000010UL
#define PMB_LDPC2_EVENT_TOTAL_ITERATION_LIMIT_SHIFT    4
#define PMB_LDPC2_EVENT_TOTAL_ITERATION_LIMIT_SIGNED   0

#define PMB_LDPC2_EVENT_CURRENT_ITERATION_LIMIT_MASK   0x00000020UL
#define PMB_LDPC2_EVENT_CURRENT_ITERATION_LIMIT_SHIFT  5
#define PMB_LDPC2_EVENT_CURRENT_ITERATION_LIMIT_SIGNED 0

/* Register LDPC_FAILING_PARITY_CHECKS (PMR_LDPC2) */
#define PMB_LDPC2_FAILING_PARITY_CHECKS        0x00C8
#define ABS_PMB_LDPC2_FAILING_PARITY_CHECKS    0x020428C8UL

#define PMB_LDPC2_FAILING_PARITY_CHECKS_MASK   0x0000FFFFUL
#define PMB_LDPC2_FAILING_PARITY_CHECKS_SHIFT  0
#define PMB_LDPC2_FAILING_PARITY_CHECKS_SIGNED 0

/* Register LDPC_UNEXPECTED_ERROR (PMR_LDPC2) */
#define PMB_LDPC2_UNEXPECTED_ERROR                           0x00CC
#define ABS_PMB_LDPC2_UNEXPECTED_ERROR                       0x020428CCUL

#define PMB_LDPC2_Q_JI_FIFO_UNDERFLOW_MASK                   0x00000001UL
#define PMB_LDPC2_Q_JI_FIFO_UNDERFLOW_SHIFT                  0
#define PMB_LDPC2_Q_JI_FIFO_UNDERFLOW_SIGNED                 0

#define PMB_LDPC2_Q_JI_FIFO_OVERFLOW_MASK                    0x00000002UL
#define PMB_LDPC2_Q_JI_FIFO_OVERFLOW_SHIFT                   1
#define PMB_LDPC2_Q_JI_FIFO_OVERFLOW_SIGNED                  0

#define PMB_LDPC2_R_IJ_FIFO_UNDERFLOW_MASK                   0x00000004UL
#define PMB_LDPC2_R_IJ_FIFO_UNDERFLOW_SHIFT                  2
#define PMB_LDPC2_R_IJ_FIFO_UNDERFLOW_SIGNED                 0

#define PMB_LDPC2_R_IJ_FIFO_OVERFLOW_MASK                    0x00000008UL
#define PMB_LDPC2_R_IJ_FIFO_OVERFLOW_SHIFT                   3
#define PMB_LDPC2_R_IJ_FIFO_OVERFLOW_SIGNED                  0

#define PMB_LDPC2_MESSAGE_RAM_READ_FAILED_MASK               0x00000010UL
#define PMB_LDPC2_MESSAGE_RAM_READ_FAILED_SHIFT              4
#define PMB_LDPC2_MESSAGE_RAM_READ_FAILED_SIGNED             0

#define PMB_LDPC2_MESSAGE_RAM_WRITE_FAILED_MASK              0x00000020UL
#define PMB_LDPC2_MESSAGE_RAM_WRITE_FAILED_SHIFT             5
#define PMB_LDPC2_MESSAGE_RAM_WRITE_FAILED_SIGNED            0

#define PMB_LDPC2_CLOCK_DOMAIN_SYNCHRONISATION_FAILED_MASK   0x000000C0UL
#define PMB_LDPC2_CLOCK_DOMAIN_SYNCHRONISATION_FAILED_SHIFT  6
#define PMB_LDPC2_CLOCK_DOMAIN_SYNCHRONISATION_FAILED_SIGNED 0

/* Register LDPC_TBUS_WR_MODE (PMR_LDPC2) */
#define PMB_LDPC2_TBUS_WR_MODE        0x00D0
#define ABS_PMB_LDPC2_TBUS_WR_MODE    0x020428D0UL

#define PMB_LDPC2_TBUS_WR_MODE_MASK   0x00000001UL
#define PMB_LDPC2_TBUS_WR_MODE_SHIFT  0
#define PMB_LDPC2_TBUS_WR_MODE_SIGNED 0

/* Register LDPC_TBUS_WR_DATA_0 (PMR_LDPC2) */
#define PMB_LDPC2_TBUS_WR_DATA_0        0x00D4
#define ABS_PMB_LDPC2_TBUS_WR_DATA_0    0x020428D4UL

#define PMB_LDPC2_TBUS_WR_DATA_0_MASK   0x0000FFFFUL
#define PMB_LDPC2_TBUS_WR_DATA_0_SHIFT  0
#define PMB_LDPC2_TBUS_WR_DATA_0_SIGNED 0

/* Register LDPC_TBUS_WR_DATA_1 (PMR_LDPC2) */
#define PMB_LDPC2_TBUS_WR_DATA_1        0x00D8
#define ABS_PMB_LDPC2_TBUS_WR_DATA_1    0x020428D8UL

#define PMB_LDPC2_TBUS_WR_DATA_1_MASK   0x0000FFFFUL
#define PMB_LDPC2_TBUS_WR_DATA_1_SHIFT  0
#define PMB_LDPC2_TBUS_WR_DATA_1_SIGNED 0

/* Register LDPC_TBUS_WR_DATA_2 (PMR_LDPC2) */
#define PMB_LDPC2_TBUS_WR_DATA_2        0x00DC
#define ABS_PMB_LDPC2_TBUS_WR_DATA_2    0x020428DCUL

#define PMB_LDPC2_TBUS_WR_DATA_2_MASK   0x0000FFFFUL
#define PMB_LDPC2_TBUS_WR_DATA_2_SHIFT  0
#define PMB_LDPC2_TBUS_WR_DATA_2_SIGNED 0

/* Register LDPC_TBUS_WR_DATA_3 (PMR_LDPC2) */
#define PMB_LDPC2_TBUS_WR_DATA_3        0x00E0
#define ABS_PMB_LDPC2_TBUS_WR_DATA_3    0x020428E0UL

#define PMB_LDPC2_TBUS_WR_DATA_3_MASK   0x0000FFFFUL
#define PMB_LDPC2_TBUS_WR_DATA_3_SHIFT  0
#define PMB_LDPC2_TBUS_WR_DATA_3_SIGNED 0

/* Register LDPC_TBUS_WR_MASK (PMR_LDPC2) */
#define PMB_LDPC2_TBUS_WR_MASK        0x00E4
#define ABS_PMB_LDPC2_TBUS_WR_MASK    0x020428E4UL

#define PMB_LDPC2_TBUS_WR_MASK_MASK   0x000000FFUL
#define PMB_LDPC2_TBUS_WR_MASK_SHIFT  0
#define PMB_LDPC2_TBUS_WR_MASK_SIGNED 0

/* Register LDPC_TBUS_WR_ENABLE (PMR_LDPC2) */
#define PMB_LDPC2_TBUS_WR_ENABLE        0x00E8
#define ABS_PMB_LDPC2_TBUS_WR_ENABLE    0x020428E8UL

#define PMB_LDPC2_TBUS_WR_ENABLE_MASK   0x00000001UL
#define PMB_LDPC2_TBUS_WR_ENABLE_SHIFT  0
#define PMB_LDPC2_TBUS_WR_ENABLE_SIGNED 0

/* Register LDPC_TBUS_RD_SOFT_MODE (PMR_LDPC2) */
#define PMB_LDPC2_TBUS_RD_SOFT_MODE        0x00EC
#define ABS_PMB_LDPC2_TBUS_RD_SOFT_MODE    0x020428ECUL

#define PMB_LDPC2_TBUS_RD_SOFT_MODE_MASK   0x00000001UL
#define PMB_LDPC2_TBUS_RD_SOFT_MODE_SHIFT  0
#define PMB_LDPC2_TBUS_RD_SOFT_MODE_SIGNED 0

/* Register LDPC_TBUS_RD_SOFT_DATA_0 (PMR_LDPC2) */
#define PMB_LDPC2_TBUS_RD_SOFT_DATA_0        0x00F0
#define ABS_PMB_LDPC2_TBUS_RD_SOFT_DATA_0    0x020428F0UL

#define PMB_LDPC2_TBUS_RD_SOFT_DATA_0_MASK   0x0000FFFFUL
#define PMB_LDPC2_TBUS_RD_SOFT_DATA_0_SHIFT  0
#define PMB_LDPC2_TBUS_RD_SOFT_DATA_0_SIGNED 0

/* Register LDPC_TBUS_RD_SOFT_DATA_1 (PMR_LDPC2) */
#define PMB_LDPC2_TBUS_RD_SOFT_DATA_1        0x00F4
#define ABS_PMB_LDPC2_TBUS_RD_SOFT_DATA_1    0x020428F4UL

#define PMB_LDPC2_TBUS_RD_SOFT_DATA_1_MASK   0x0000FFFFUL
#define PMB_LDPC2_TBUS_RD_SOFT_DATA_1_SHIFT  0
#define PMB_LDPC2_TBUS_RD_SOFT_DATA_1_SIGNED 0

/* Register LDPC_TBUS_RD_SOFT_DATA_2 (PMR_LDPC2) */
#define PMB_LDPC2_TBUS_RD_SOFT_DATA_2        0x00F8
#define ABS_PMB_LDPC2_TBUS_RD_SOFT_DATA_2    0x020428F8UL

#define PMB_LDPC2_TBUS_RD_SOFT_DATA_2_MASK   0x0000FFFFUL
#define PMB_LDPC2_TBUS_RD_SOFT_DATA_2_SHIFT  0
#define PMB_LDPC2_TBUS_RD_SOFT_DATA_2_SIGNED 0

/* Register LDPC_TBUS_RD_SOFT_DATA_3 (PMR_LDPC2) */
#define PMB_LDPC2_TBUS_RD_SOFT_DATA_3        0x00FC
#define ABS_PMB_LDPC2_TBUS_RD_SOFT_DATA_3    0x020428FCUL

#define PMB_LDPC2_TBUS_RD_SOFT_DATA_3_MASK   0x0000FFFFUL
#define PMB_LDPC2_TBUS_RD_SOFT_DATA_3_SHIFT  0
#define PMB_LDPC2_TBUS_RD_SOFT_DATA_3_SIGNED 0

/* Register LDPC_TBUS_RD_SOFT_MASK (PMR_LDPC2) */
#define PMB_LDPC2_TBUS_RD_SOFT_MASK        0x0100
#define ABS_PMB_LDPC2_TBUS_RD_SOFT_MASK    0x02042900UL

#define PMB_LDPC2_TBUS_RD_SOFT_MASK_MASK   0x000000FFUL
#define PMB_LDPC2_TBUS_RD_SOFT_MASK_SHIFT  0
#define PMB_LDPC2_TBUS_RD_SOFT_MASK_SIGNED 0

/* Register LDPC_TBUS_RD_SOFT_VALID (PMR_LDPC2) */
#define PMB_LDPC2_TBUS_RD_SOFT_VALID        0x0104
#define ABS_PMB_LDPC2_TBUS_RD_SOFT_VALID    0x02042904UL

#define PMB_LDPC2_TBUS_RD_SOFT_VALID_MASK   0x00000001UL
#define PMB_LDPC2_TBUS_RD_SOFT_VALID_SHIFT  0
#define PMB_LDPC2_TBUS_RD_SOFT_VALID_SIGNED 0

/* Register LDPC_TBUS_RD_HARD_MODE (PMR_LDPC2) */
#define PMB_LDPC2_TBUS_RD_HARD_MODE        0x0108
#define ABS_PMB_LDPC2_TBUS_RD_HARD_MODE    0x02042908UL

#define PMB_LDPC2_TBUS_RD_HARD_MODE_MASK   0x00000001UL
#define PMB_LDPC2_TBUS_RD_HARD_MODE_SHIFT  0
#define PMB_LDPC2_TBUS_RD_HARD_MODE_SIGNED 0

/* Register LDPC_TBUS_RD_HARD_DATA (PMR_LDPC2) */
#define PMB_LDPC2_TBUS_RD_HARD_DATA        0x010C
#define ABS_PMB_LDPC2_TBUS_RD_HARD_DATA    0x0204290CUL

#define PMB_LDPC2_TBUS_RD_HARD_DATA_MASK   0x00FFFFFFUL
#define PMB_LDPC2_TBUS_RD_HARD_DATA_SHIFT  0
#define PMB_LDPC2_TBUS_RD_HARD_DATA_SIGNED 0

/* Register LDPC_TBUS_RD_HARD_MASK (PMR_LDPC2) */
#define PMB_LDPC2_TBUS_RD_HARD_MASK        0x0110
#define ABS_PMB_LDPC2_TBUS_RD_HARD_MASK    0x02042910UL

#define PMB_LDPC2_TBUS_RD_HARD_MASK_MASK   0x00000007UL
#define PMB_LDPC2_TBUS_RD_HARD_MASK_SHIFT  0
#define PMB_LDPC2_TBUS_RD_HARD_MASK_SIGNED 0

/* Register LDPC_TBUS_RD_HARD_VALID (PMR_LDPC2) */
#define PMB_LDPC2_TBUS_RD_HARD_VALID        0x0114
#define ABS_PMB_LDPC2_TBUS_RD_HARD_VALID    0x02042914UL

#define PMB_LDPC2_TBUS_RD_HARD_VALID_MASK   0x00000001UL
#define PMB_LDPC2_TBUS_RD_HARD_VALID_SHIFT  0
#define PMB_LDPC2_TBUS_RD_HARD_VALID_SIGNED 0

/* Register TURBO_DEC_IRQ_ENABLE (PMR_TURBO_DEC) */
#define PMB_TURBO_DEC_IRQ_ENABLE           0x0000
#define ABS_PMB_TURBO_DEC_IRQ_ENABLE       0x02043000UL

#define PMB_TURBO_DEC_CR_IRQ_ENABLE_MASK   0x00000100UL
#define PMB_TURBO_DEC_CR_IRQ_ENABLE_SHIFT  8
#define PMB_TURBO_DEC_CR_IRQ_ENABLE_SIGNED 0

/* Register TURBO_DEC_PENDING (PMR_TURBO_DEC) */
#define PMB_TURBO_DEC_PENDING               0x0004
#define ABS_PMB_TURBO_DEC_PENDING           0x02043004UL

#define PMB_TURBO_DEC_CR_IRQ_PENDING_MASK   0x00000100UL
#define PMB_TURBO_DEC_CR_IRQ_PENDING_SHIFT  8
#define PMB_TURBO_DEC_CR_IRQ_PENDING_SIGNED 0

/* Register TURBO_DEC_IRQ_CLEAR (PMR_TURBO_DEC) */
#define PMB_TURBO_DEC_IRQ_CLEAR           0x0008
#define ABS_PMB_TURBO_DEC_IRQ_CLEAR       0x02043008UL

#define PMB_TURBO_DEC_CR_IRQ_CLEAR_MASK   0x00000100UL
#define PMB_TURBO_DEC_CR_IRQ_CLEAR_SHIFT  8
#define PMB_TURBO_DEC_CR_IRQ_CLEAR_SIGNED 0

/* Register TURBO_DEC_IP_CODE_RATE (PMR_TURBO_DEC) */
#define PMB_TURBO_DEC_IP_CODE_RATE           0x0020
#define ABS_PMB_TURBO_DEC_IP_CODE_RATE       0x02043020UL

#define PMB_TURBO_DEC_CR_IP_CODE_RATE_MASK   0x00000300UL
#define PMB_TURBO_DEC_CR_IP_CODE_RATE_SHIFT  8
#define PMB_TURBO_DEC_CR_IP_CODE_RATE_SIGNED 0

/* Register TURBO_DEC_IP_JOB_ID (PMR_TURBO_DEC) */
#define PMB_TURBO_DEC_IP_JOB_ID           0x0024
#define ABS_PMB_TURBO_DEC_IP_JOB_ID       0x02043024UL

#define PMB_TURBO_DEC_CR_IP_JOB_ID_MASK   0x0000FF00UL
#define PMB_TURBO_DEC_CR_IP_JOB_ID_SHIFT  8
#define PMB_TURBO_DEC_CR_IP_JOB_ID_SIGNED 0

/* Register TURBO_DEC_IP_OUT_ADDR (PMR_TURBO_DEC) */
#define PMB_TURBO_DEC_IP_OUT_ADDR           0x0028
#define ABS_PMB_TURBO_DEC_IP_OUT_ADDR       0x02043028UL

#define PMB_TURBO_DEC_CR_IP_OUT_ADDR_MASK   0x001FFFFEUL
#define PMB_TURBO_DEC_CR_IP_OUT_ADDR_SHIFT  1
#define PMB_TURBO_DEC_CR_IP_OUT_ADDR_SIGNED 0

/* Register TURBO_DEC_IP_MAX_ITER (PMR_TURBO_DEC) */
#define PMB_TURBO_DEC_IP_MAX_ITER           0x002C
#define ABS_PMB_TURBO_DEC_IP_MAX_ITER       0x0204302CUL

#define PMB_TURBO_DEC_CR_IP_MAX_ITER_MASK   0x00003F00UL
#define PMB_TURBO_DEC_CR_IP_MAX_ITER_SHIFT  8
#define PMB_TURBO_DEC_CR_IP_MAX_ITER_SIGNED 0

/* Register TURBO_DEC_IP_IN_ADDR (PMR_TURBO_DEC) */
#define PMB_TURBO_DEC_IP_IN_ADDR           0x0030
#define ABS_PMB_TURBO_DEC_IP_IN_ADDR       0x02043030UL

#define PMB_TURBO_DEC_CR_IP_IN_ADDR_MASK   0x001FFFFEUL
#define PMB_TURBO_DEC_CR_IP_IN_ADDR_SHIFT  1
#define PMB_TURBO_DEC_CR_IP_IN_ADDR_SIGNED 0

/* Register TURBO_DEC_IP_ENABLE (PMR_TURBO_DEC) */
#define PMB_TURBO_DEC_IP_ENABLE           0x0040
#define ABS_PMB_TURBO_DEC_IP_ENABLE       0x02043040UL

#define PMB_TURBO_DEC_CR_IP_ENABLE_MASK   0x00000100UL
#define PMB_TURBO_DEC_CR_IP_ENABLE_SHIFT  8
#define PMB_TURBO_DEC_CR_IP_ENABLE_SIGNED 0

/* Register TURBO_DEC_IP_CNT_DONE (PMR_TURBO_DEC) */
#define PMB_TURBO_DEC_IP_CNT_DONE           0x0044
#define ABS_PMB_TURBO_DEC_IP_CNT_DONE       0x02043044UL

#define PMB_TURBO_DEC_CR_IP_CNT_DONE_MASK   0x0003FF00UL
#define PMB_TURBO_DEC_CR_IP_CNT_DONE_SHIFT  8
#define PMB_TURBO_DEC_CR_IP_CNT_DONE_SIGNED 0

/* Register TURBO_DEC_IP_NUM (PMR_TURBO_DEC) */
#define PMB_TURBO_DEC_IP_NUM           0x0048
#define ABS_PMB_TURBO_DEC_IP_NUM       0x02043048UL

#define PMB_TURBO_DEC_CR_IP_NUM_MASK   0x00000700UL
#define PMB_TURBO_DEC_CR_IP_NUM_SHIFT  8
#define PMB_TURBO_DEC_CR_IP_NUM_SIGNED 0

/* Register TURBO_DEC_OP_CRC_RESULT (PMR_TURBO_DEC) */
#define PMB_TURBO_DEC_OP_CRC_RESULT           0x0080
#define ABS_PMB_TURBO_DEC_OP_CRC_RESULT       0x02043080UL

#define PMB_TURBO_DEC_CR_OP_CRC_RESULT_MASK   0x00000100UL
#define PMB_TURBO_DEC_CR_OP_CRC_RESULT_SHIFT  8
#define PMB_TURBO_DEC_CR_OP_CRC_RESULT_SIGNED 0

/* Register TURBO_DEC_OP_JOB_ID (PMR_TURBO_DEC) */
#define PMB_TURBO_DEC_OP_JOB_ID           0x0084
#define ABS_PMB_TURBO_DEC_OP_JOB_ID       0x02043084UL

#define PMB_TURBO_DEC_CR_OP_JOB_ID_MASK   0x0000FF00UL
#define PMB_TURBO_DEC_CR_OP_JOB_ID_SHIFT  8
#define PMB_TURBO_DEC_CR_OP_JOB_ID_SIGNED 0

/* Register TURBO_DEC_OP_TURBO_ITER (PMR_TURBO_DEC) */
#define PMB_TURBO_DEC_OP_TURBO_ITER           0x0088
#define ABS_PMB_TURBO_DEC_OP_TURBO_ITER       0x02043088UL

#define PMB_TURBO_DEC_CR_OP_TURBO_ITER_MASK   0x00003F00UL
#define PMB_TURBO_DEC_CR_OP_TURBO_ITER_SHIFT  8
#define PMB_TURBO_DEC_CR_OP_TURBO_ITER_SIGNED 0

/* Register TURBO_DEC_OP_OUT_ADDR (PMR_TURBO_DEC) */
#define PMB_TURBO_DEC_OP_OUT_ADDR           0x008C
#define ABS_PMB_TURBO_DEC_OP_OUT_ADDR       0x0204308CUL

#define PMB_TURBO_DEC_CR_OP_OUT_ADDR_MASK   0x001FFFFEUL
#define PMB_TURBO_DEC_CR_OP_OUT_ADDR_SHIFT  1
#define PMB_TURBO_DEC_CR_OP_OUT_ADDR_SIGNED 0

/* Register TURBO_DEC_OP_CTRL (PMR_TURBO_DEC) */
#define PMB_TURBO_DEC_OP_CTRL                 0x00A0
#define ABS_PMB_TURBO_DEC_OP_CTRL             0x020430A0UL

#define PMB_TURBO_DEC_CR_OP_FIFO_DEPTH_MASK   0x00000700UL
#define PMB_TURBO_DEC_CR_OP_FIFO_DEPTH_SHIFT  8
#define PMB_TURBO_DEC_CR_OP_FIFO_DEPTH_SIGNED 0

/* Register TURBO_DEC_OP_CNT_DONE (PMR_TURBO_DEC) */
#define PMB_TURBO_DEC_OP_CNT_DONE           0x00A4
#define ABS_PMB_TURBO_DEC_OP_CNT_DONE       0x020430A4UL

#define PMB_TURBO_DEC_CR_OP_CNT_DONE_MASK   0x00001F00UL
#define PMB_TURBO_DEC_CR_OP_CNT_DONE_SHIFT  8
#define PMB_TURBO_DEC_CR_OP_CNT_DONE_SIGNED 0

/* Register TURBO_DEC_OP_NUM (PMR_TURBO_DEC) */
#define PMB_TURBO_DEC_OP_NUM           0x00A8
#define ABS_PMB_TURBO_DEC_OP_NUM       0x020430A8UL

#define PMB_TURBO_DEC_CR_OP_NUM_MASK   0x00000700UL
#define PMB_TURBO_DEC_CR_OP_NUM_SHIFT  8
#define PMB_TURBO_DEC_CR_OP_NUM_SIGNED 0

/* Register TURBO_DEC_LE_SCALE (PMR_TURBO_DEC) */
#define PMB_TURBO_DEC_LE_SCALE           0x00C0
#define ABS_PMB_TURBO_DEC_LE_SCALE       0x020430C0UL

#define PMB_TURBO_DEC_CR_LE_SCALE_MASK   0x00001F00UL
#define PMB_TURBO_DEC_CR_LE_SCALE_SHIFT  8
#define PMB_TURBO_DEC_CR_LE_SCALE_SIGNED 0

/* Register TURBO_DEC_CONTROL (PMR_TURBO_DEC) */
#define PMB_TURBO_DEC_CONTROL                0x00C4
#define ABS_PMB_TURBO_DEC_CONTROL            0x020430C4UL

#define PMB_TURBO_DEC_CR_LOG_DEC_TYPE_MASK   0x00000100UL
#define PMB_TURBO_DEC_CR_LOG_DEC_TYPE_SHIFT  8
#define PMB_TURBO_DEC_CR_LOG_DEC_TYPE_SIGNED 0

#define PMB_TURBO_DEC_CR_SD_MID_STEP_MASK    0x00000200UL
#define PMB_TURBO_DEC_CR_SD_MID_STEP_SHIFT   9
#define PMB_TURBO_DEC_CR_SD_MID_STEP_SIGNED  0

/* Register TURBO_DEC_STOP_CONTROL (PMR_TURBO_DEC) */
#define PMB_TURBO_DEC_STOP_CONTROL             0x00C8
#define ABS_PMB_TURBO_DEC_STOP_CONTROL         0x020430C8UL

#define PMB_TURBO_DEC_CR_EARLY_CRC_STOP_MASK   0x00000100UL
#define PMB_TURBO_DEC_CR_EARLY_CRC_STOP_SHIFT  8
#define PMB_TURBO_DEC_CR_EARLY_CRC_STOP_SIGNED 0

/* Register TURBO_DEC_STATUS (PMR_TURBO_DEC) */
#define PMB_TURBO_DEC_STATUS                 0x00CC
#define ABS_PMB_TURBO_DEC_STATUS             0x020430CCUL

#define PMB_TURBO_DEC_CR_TD_SM_STATUS_MASK   0x00000100UL
#define PMB_TURBO_DEC_CR_TD_SM_STATUS_SHIFT  8
#define PMB_TURBO_DEC_CR_TD_SM_STATUS_SIGNED 0

/* Register TURBO_DEC_SW_RESET (PMR_TURBO_DEC) */
#define PMB_TURBO_DEC_SW_RESET        0x00D0
#define ABS_PMB_TURBO_DEC_SW_RESET    0x020430D0UL

#define PMB_TURBO_DEC_SW_RESET_MASK   0x00800000UL
#define PMB_TURBO_DEC_SW_RESET_SHIFT  23
#define PMB_TURBO_DEC_SW_RESET_SIGNED 0

/* Register WLAN_ED_CONTROL_REGISTER (PMR_WLAN_ED) */
#define PMB_WLAN_ED_CONTROL_REGISTER                   0x0000
#define ABS_PMB_WLAN_ED_CONTROL_REGISTER               0x02043800UL

#define PMB_WLAN_ED_RESET_MASK                         0x00000001UL
#define PMB_WLAN_ED_RESET_SHIFT                        0
#define PMB_WLAN_ED_RESET_SIGNED                       0

#define PMB_WLAN_ED_ENABLE_MASK                        0x00000002UL
#define PMB_WLAN_ED_ENABLE_SHIFT                       1
#define PMB_WLAN_ED_ENABLE_SIGNED                      0

#define PMB_WLAN_ED_TOTAL_SECONDARY_SEL_MASK           0x00000004UL
#define PMB_WLAN_ED_TOTAL_SECONDARY_SEL_SHIFT          2
#define PMB_WLAN_ED_TOTAL_SECONDARY_SEL_SIGNED         0

#define PMB_WLAN_ED_DECIMATION_ENABLE_PRIMARY_MASK     0x00000008UL
#define PMB_WLAN_ED_DECIMATION_ENABLE_PRIMARY_SHIFT    3
#define PMB_WLAN_ED_DECIMATION_ENABLE_PRIMARY_SIGNED   0

#define PMB_WLAN_ED_DECIMATION_ENABLE_SECONDARY_MASK   0x00000010UL
#define PMB_WLAN_ED_DECIMATION_ENABLE_SECONDARY_SHIFT  4
#define PMB_WLAN_ED_DECIMATION_ENABLE_SECONDARY_SIGNED 0

/* Register WLAN_ED_WAIT_COUNTER (PMR_WLAN_ED) */
#define PMB_WLAN_ED_WAIT_COUNTER      0x0004
#define ABS_PMB_WLAN_ED_WAIT_COUNTER  0x02043804UL

#define PMB_WLAN_ED_WAIT_COUNT_MASK   0x000000FFUL
#define PMB_WLAN_ED_WAIT_COUNT_SHIFT  0
#define PMB_WLAN_ED_WAIT_COUNT_SIGNED 0

/* Register WLAN_ED_THRESH_SETTINGS (PMR_WLAN_ED) */
#define PMB_WLAN_ED_THRESH_SETTINGS     0x0008
#define ABS_PMB_WLAN_ED_THRESH_SETTINGS 0x02043808UL

#define PMB_WLAN_ED_ED_THRESHOLD_MASK   0x000000FFUL
#define PMB_WLAN_ED_ED_THRESHOLD_SHIFT  0
#define PMB_WLAN_ED_ED_THRESHOLD_SIGNED 0

/* Register WLAN_ED_ESTIMATION_LENGTH (PMR_WLAN_ED) */
#define PMB_WLAN_ED_ESTIMATION_LENGTH          0x000C
#define ABS_PMB_WLAN_ED_ESTIMATION_LENGTH      0x0204380CUL

#define PMB_WLAN_ED_ESTIMATION_LENGTH_1_MASK   0x00000003UL
#define PMB_WLAN_ED_ESTIMATION_LENGTH_1_SHIFT  0
#define PMB_WLAN_ED_ESTIMATION_LENGTH_1_SIGNED 0

#define PMB_WLAN_ED_ESTIMATION_LENGTH_2_MASK   0x0000000CUL
#define PMB_WLAN_ED_ESTIMATION_LENGTH_2_SHIFT  2
#define PMB_WLAN_ED_ESTIMATION_LENGTH_2_SIGNED 0

/* Register WLAN_ED_CLIP_SETTINGS (PMR_WLAN_ED) */
#define PMB_WLAN_ED_CLIP_SETTINGS            0x0010
#define ABS_PMB_WLAN_ED_CLIP_SETTINGS        0x02043810UL

#define PMB_WLAN_ED_EN_CLIP_BASED_DET_MASK   0x00000001UL
#define PMB_WLAN_ED_EN_CLIP_BASED_DET_SHIFT  0
#define PMB_WLAN_ED_EN_CLIP_BASED_DET_SIGNED 0

#define PMB_WLAN_ED_N_CLIPS_TO_ED_MASK       0x000000FEUL
#define PMB_WLAN_ED_N_CLIPS_TO_ED_SHIFT      1
#define PMB_WLAN_ED_N_CLIPS_TO_ED_SIGNED     0

#define PMB_WLAN_ED_CLIP_LEVEL_MASK          0x0003FF00UL
#define PMB_WLAN_ED_CLIP_LEVEL_SHIFT         8
#define PMB_WLAN_ED_CLIP_LEVEL_SIGNED        0

/* Register WLAN_ED_BARKER_CORRELATION_SETTINGS (PMR_WLAN_ED) */
#define PMB_WLAN_ED_BARKER_CORRELATION_SETTINGS              0x0014
#define ABS_PMB_WLAN_ED_BARKER_CORRELATION_SETTINGS          0x02043814UL

#define PMB_WLAN_ED_BARKER_CORR_ENABLE_MASK                  0x00000001UL
#define PMB_WLAN_ED_BARKER_CORR_ENABLE_SHIFT                 0
#define PMB_WLAN_ED_BARKER_CORR_ENABLE_SIGNED                0

#define PMB_WLAN_ED_N_SYMB_CHK_CORR_SUCCESS_PRE_AGC_MASK     0x0000001EUL
#define PMB_WLAN_ED_N_SYMB_CHK_CORR_SUCCESS_PRE_AGC_SHIFT    1
#define PMB_WLAN_ED_N_SYMB_CHK_CORR_SUCCESS_PRE_AGC_SIGNED   0

#define PMB_WLAN_ED_MIN_CORR_SUCC_TO_ED_PRE_AGC_MASK         0x000000E0UL
#define PMB_WLAN_ED_MIN_CORR_SUCC_TO_ED_PRE_AGC_SHIFT        5
#define PMB_WLAN_ED_MIN_CORR_SUCC_TO_ED_PRE_AGC_SIGNED       0

#define PMB_WLAN_ED_DSSS_CORR_THRES_MASK                     0x0000FF00UL
#define PMB_WLAN_ED_DSSS_CORR_THRES_SHIFT                    8
#define PMB_WLAN_ED_DSSS_CORR_THRES_SIGNED                   0

#define PMB_WLAN_ED_CORRELATION_BIT_SELECTION_PRE_AGC_MASK   0x00070000UL
#define PMB_WLAN_ED_CORRELATION_BIT_SELECTION_PRE_AGC_SHIFT  16
#define PMB_WLAN_ED_CORRELATION_BIT_SELECTION_PRE_AGC_SIGNED 0

/* Register WLAN_ED_CCA_THRESHOLD_SETTINGS_PRIMARY (PMR_WLAN_ED) */
#define PMB_WLAN_ED_CCA_THRESHOLD_SETTINGS_PRIMARY     0x0018
#define ABS_PMB_WLAN_ED_CCA_THRESHOLD_SETTINGS_PRIMARY 0x02043818UL

#define PMB_WLAN_ED_CCA_BUSY_THRESH_PRIMARY_MASK       0x000000FFUL
#define PMB_WLAN_ED_CCA_BUSY_THRESH_PRIMARY_SHIFT      0
#define PMB_WLAN_ED_CCA_BUSY_THRESH_PRIMARY_SIGNED     0

/* Register WLAN_ED_CCA_THRESHOLD_SETTINGS_SECONDARY (PMR_WLAN_ED) */
#define PMB_WLAN_ED_CCA_THRESHOLD_SETTINGS_SECONDARY     0x001C
#define ABS_PMB_WLAN_ED_CCA_THRESHOLD_SETTINGS_SECONDARY 0x0204381CUL

#define PMB_WLAN_ED_CCA_BUSY_THRESH_SECONDARY_MASK       0x000000FFUL
#define PMB_WLAN_ED_CCA_BUSY_THRESH_SECONDARY_SHIFT      0
#define PMB_WLAN_ED_CCA_BUSY_THRESH_SECONDARY_SIGNED     0

/* Register WLAN_ED_DYNAMIC_ED_SETTINGS (PMR_WLAN_ED) */
#define PMB_WLAN_ED_DYNAMIC_ED_SETTINGS        0x0020
#define ABS_PMB_WLAN_ED_DYNAMIC_ED_SETTINGS    0x02043820UL

#define PMB_WLAN_ED_DYNAMIC_ED_ENABLE_MASK     0x00000001UL
#define PMB_WLAN_ED_DYNAMIC_ED_ENABLE_SHIFT    0
#define PMB_WLAN_ED_DYNAMIC_ED_ENABLE_SIGNED   0

#define PMB_WLAN_ED_MARGIN_TO_TRIG_INTR_MASK   0x0000001EUL
#define PMB_WLAN_ED_MARGIN_TO_TRIG_INTR_SHIFT  1
#define PMB_WLAN_ED_MARGIN_TO_TRIG_INTR_SIGNED 0

#define PMB_WLAN_ED_NUM_SYMB_DYNAMIC_ED_MASK   0x000000E0UL
#define PMB_WLAN_ED_NUM_SYMB_DYNAMIC_ED_SHIFT  5
#define PMB_WLAN_ED_NUM_SYMB_DYNAMIC_ED_SIGNED 0

/* Register WLAN_ED_EVENT_STATUS (PMR_WLAN_ED) */
#define PMB_WLAN_ED_EVENT_STATUS                0x0024
#define ABS_PMB_WLAN_ED_EVENT_STATUS            0x02043824UL

#define PMB_WLAN_ED_LOW_ENERGY_EVENT_MASK       0x00000001UL
#define PMB_WLAN_ED_LOW_ENERGY_EVENT_SHIFT      0
#define PMB_WLAN_ED_LOW_ENERGY_EVENT_SIGNED     0

#define PMB_WLAN_ED_DSSS_CORR_OVER_EVENT_MASK   0x00000002UL
#define PMB_WLAN_ED_DSSS_CORR_OVER_EVENT_SHIFT  1
#define PMB_WLAN_ED_DSSS_CORR_OVER_EVENT_SIGNED 0

/* Register WLAN_ED_EVENT_CLR (PMR_WLAN_ED) */
#define PMB_WLAN_ED_EVENT_CLR                       0x0028
#define ABS_PMB_WLAN_ED_EVENT_CLR                   0x02043828UL

#define PMB_WLAN_ED_LOW_ENERGY_EVENT_CLR_MASK       0x00000001UL
#define PMB_WLAN_ED_LOW_ENERGY_EVENT_CLR_SHIFT      0
#define PMB_WLAN_ED_LOW_ENERGY_EVENT_CLR_SIGNED     0

#define PMB_WLAN_ED_DSSS_CORR_OVER_EVENT_CLR_MASK   0x00000002UL
#define PMB_WLAN_ED_DSSS_CORR_OVER_EVENT_CLR_SHIFT  1
#define PMB_WLAN_ED_DSSS_CORR_OVER_EVENT_CLR_SIGNED 0

/* Register WLAN_ED_POST_AGC_ESTIMATION_PARAMS (PMR_WLAN_ED) */
#define PMB_WLAN_ED_POST_AGC_ESTIMATION_PARAMS                0x002C
#define ABS_PMB_WLAN_ED_POST_AGC_ESTIMATION_PARAMS            0x0204382CUL

#define PMB_WLAN_ED_VAR_DC_ESTIMATION_LENGTH_1_MASK           0x00000003UL
#define PMB_WLAN_ED_VAR_DC_ESTIMATION_LENGTH_1_SHIFT          0
#define PMB_WLAN_ED_VAR_DC_ESTIMATION_LENGTH_1_SIGNED         0

#define PMB_WLAN_ED_VAR_DC_ESTIMATION_LENGTH_2_MASK           0x0000000CUL
#define PMB_WLAN_ED_VAR_DC_ESTIMATION_LENGTH_2_SHIFT          2
#define PMB_WLAN_ED_VAR_DC_ESTIMATION_LENGTH_2_SIGNED         0

#define PMB_WLAN_ED_DSSS_CORR_THRESH_POST_AGC_MASK            0x00000FF0UL
#define PMB_WLAN_ED_DSSS_CORR_THRESH_POST_AGC_SHIFT           4
#define PMB_WLAN_ED_DSSS_CORR_THRESH_POST_AGC_SIGNED          0

#define PMB_WLAN_ED_N_SYMB_CHK_CORR_SUCCESS_POST_AGC_MASK     0x0000F000UL
#define PMB_WLAN_ED_N_SYMB_CHK_CORR_SUCCESS_POST_AGC_SHIFT    12
#define PMB_WLAN_ED_N_SYMB_CHK_CORR_SUCCESS_POST_AGC_SIGNED   0

#define PMB_WLAN_ED_MIN_CORR_SUCC_TO_ED_POST_AGC_MASK         0x00070000UL
#define PMB_WLAN_ED_MIN_CORR_SUCC_TO_ED_POST_AGC_SHIFT        16
#define PMB_WLAN_ED_MIN_CORR_SUCC_TO_ED_POST_AGC_SIGNED       0

#define PMB_WLAN_ED_CORRELATION_BIT_SELECTION_POST_AGC_MASK   0x00380000UL
#define PMB_WLAN_ED_CORRELATION_BIT_SELECTION_POST_AGC_SHIFT  19
#define PMB_WLAN_ED_CORRELATION_BIT_SELECTION_POST_AGC_SIGNED 0

/* Register WLAN_ED_POSTAGC_VARIANCE_EST_1 (PMR_WLAN_ED) */
#define PMB_WLAN_ED_POSTAGC_VARIANCE_EST_1     0x0030
#define ABS_PMB_WLAN_ED_POSTAGC_VARIANCE_EST_1 0x02043830UL

#define PMB_WLAN_ED_VAR_1_MASK                 0x000FFFFFUL
#define PMB_WLAN_ED_VAR_1_SHIFT                0
#define PMB_WLAN_ED_VAR_1_SIGNED               0

/* Register WLAN_ED_POSTAGC_VARIANCE_EST_2 (PMR_WLAN_ED) */
#define PMB_WLAN_ED_POSTAGC_VARIANCE_EST_2     0x0034
#define ABS_PMB_WLAN_ED_POSTAGC_VARIANCE_EST_2 0x02043834UL

#define PMB_WLAN_ED_VAR_2_MASK                 0x000FFFFFUL
#define PMB_WLAN_ED_VAR_2_SHIFT                0
#define PMB_WLAN_ED_VAR_2_SIGNED               0

/* Register WLAN_ED_POSTAGC_DCEST_1 (PMR_WLAN_ED) */
#define PMB_WLAN_ED_POSTAGC_DCEST_1     0x0038
#define ABS_PMB_WLAN_ED_POSTAGC_DCEST_1 0x02043838UL

#define PMB_WLAN_ED_DC_1_Q_MASK         0x000003FFUL
#define PMB_WLAN_ED_DC_1_Q_SHIFT        0
#define PMB_WLAN_ED_DC_1_Q_SIGNED       0

#define PMB_WLAN_ED_DC_1_I_MASK         0x000FFC00UL
#define PMB_WLAN_ED_DC_1_I_SHIFT        10
#define PMB_WLAN_ED_DC_1_I_SIGNED       0

/* Register WLAN_ED_POSTAGC_DCEST_2 (PMR_WLAN_ED) */
#define PMB_WLAN_ED_POSTAGC_DCEST_2     0x003C
#define ABS_PMB_WLAN_ED_POSTAGC_DCEST_2 0x0204383CUL

#define PMB_WLAN_ED_DC_2_Q_MASK         0x000003FFUL
#define PMB_WLAN_ED_DC_2_Q_SHIFT        0
#define PMB_WLAN_ED_DC_2_Q_SIGNED       0

#define PMB_WLAN_ED_DC_2_I_MASK         0x000FFC00UL
#define PMB_WLAN_ED_DC_2_I_SHIFT        10
#define PMB_WLAN_ED_DC_2_I_SIGNED       0

/* Register WLAN_ED_CHANNEL_LOAD (PMR_WLAN_ED) */
#define PMB_WLAN_ED_CHANNEL_LOAD                      0x0040
#define ABS_PMB_WLAN_ED_CHANNEL_LOAD                  0x02043840UL

#define PMB_WLAN_ED_CHL_LOAD_THRESH_MASK              0x000000FFUL
#define PMB_WLAN_ED_CHL_LOAD_THRESH_SHIFT             0
#define PMB_WLAN_ED_CHL_LOAD_THRESH_SIGNED            0

#define PMB_WLAN_ED_CHL_LOAD_SEL_MASK                 0x00000300UL
#define PMB_WLAN_ED_CHL_LOAD_SEL_SHIFT                8
#define PMB_WLAN_ED_CHL_LOAD_SEL_SIGNED               0

#define PMB_WLAN_ED_PRIMARY_CORR_IND_INCLUDE_MASK     0x00000400UL
#define PMB_WLAN_ED_PRIMARY_CORR_IND_INCLUDE_SHIFT    10
#define PMB_WLAN_ED_PRIMARY_CORR_IND_INCLUDE_SIGNED   0

#define PMB_WLAN_ED_SECONDARY_CORR_IND_INCLUDE_MASK   0x00000800UL
#define PMB_WLAN_ED_SECONDARY_CORR_IND_INCLUDE_SHIFT  11
#define PMB_WLAN_ED_SECONDARY_CORR_IND_INCLUDE_SIGNED 0

/* Register WLAN_ED_CORRELATION_RESULT (PMR_WLAN_ED) */
#define PMB_WLAN_ED_CORRELATION_RESULT                      0x0044
#define ABS_PMB_WLAN_ED_CORRELATION_RESULT                  0x02043844UL

#define PMB_WLAN_ED_PRIMARY_CORRELATION_INDICATION_MASK     0x00000001UL
#define PMB_WLAN_ED_PRIMARY_CORRELATION_INDICATION_SHIFT    0
#define PMB_WLAN_ED_PRIMARY_CORRELATION_INDICATION_SIGNED   0

#define PMB_WLAN_ED_SECONDARY_CORRELATION_INDICATION_MASK   0x00000002UL
#define PMB_WLAN_ED_SECONDARY_CORRELATION_INDICATION_SHIFT  1
#define PMB_WLAN_ED_SECONDARY_CORRELATION_INDICATION_SIGNED 0

/* Register WLAN_ED_FILT_GAIN_COMP_FACTORS (PMR_WLAN_ED) */
#define PMB_WLAN_ED_FILT_GAIN_COMP_FACTORS     0x0048
#define ABS_PMB_WLAN_ED_FILT_GAIN_COMP_FACTORS 0x02043848UL

#define PMB_WLAN_ED_COMP_FAC_FILT1_GAIN_MASK   0x000000FFUL
#define PMB_WLAN_ED_COMP_FAC_FILT1_GAIN_SHIFT  0
#define PMB_WLAN_ED_COMP_FAC_FILT1_GAIN_SIGNED 0

#define PMB_WLAN_ED_COMP_FAC_FILT2_GAIN_MASK   0x0000FF00UL
#define PMB_WLAN_ED_COMP_FAC_FILT2_GAIN_SHIFT  8
#define PMB_WLAN_ED_COMP_FAC_FILT2_GAIN_SIGNED 0

#define PMB_WLAN_ED_COMP_FAC_DELTA_MASK        0x00FF0000UL
#define PMB_WLAN_ED_COMP_FAC_DELTA_SHIFT       16
#define PMB_WLAN_ED_COMP_FAC_DELTA_SIGNED      0

/* Register WLAN_ED_DC_COMPENSATION_SETTINGS (PMR_WLAN_ED) */
#define PMB_WLAN_ED_DC_COMPENSATION_SETTINGS     0x004C
#define ABS_PMB_WLAN_ED_DC_COMPENSATION_SETTINGS 0x0204384CUL

#define PMB_WLAN_ED_DC_COMP_ENABLE_MASK          0x00000001UL
#define PMB_WLAN_ED_DC_COMP_ENABLE_SHIFT         0
#define PMB_WLAN_ED_DC_COMP_ENABLE_SIGNED        0

/* Register WLAN_ED_STATUS_REGISTER (PMR_WLAN_ED) */
#define PMB_WLAN_ED_STATUS_REGISTER                   0x0050
#define ABS_PMB_WLAN_ED_STATUS_REGISTER               0x02043850UL

#define PMB_WLAN_ED_ED_STATUS_MASK                    0x00000001UL
#define PMB_WLAN_ED_ED_STATUS_SHIFT                   0
#define PMB_WLAN_ED_ED_STATUS_SIGNED                  0

#define PMB_WLAN_ED_POST_AGC_EST_VALID_PRIMARY_MASK   0x00000002UL
#define PMB_WLAN_ED_POST_AGC_EST_VALID_PRIMARY_SHIFT  1
#define PMB_WLAN_ED_POST_AGC_EST_VALID_PRIMARY_SIGNED 0

#define PMB_WLAN_ED_POST_AGC_EST_VALID_CSIG_MASK      0x00000004UL
#define PMB_WLAN_ED_POST_AGC_EST_VALID_CSIG_SHIFT     2
#define PMB_WLAN_ED_POST_AGC_EST_VALID_CSIG_SIGNED    0

#define PMB_WLAN_ED_PRIMARY_CCA_BUSY_MASK             0x00000008UL
#define PMB_WLAN_ED_PRIMARY_CCA_BUSY_SHIFT            3
#define PMB_WLAN_ED_PRIMARY_CCA_BUSY_SIGNED           0

#define PMB_WLAN_ED_SECONDARY_CCA_BUSY_MASK           0x00000010UL
#define PMB_WLAN_ED_SECONDARY_CCA_BUSY_SHIFT          4
#define PMB_WLAN_ED_SECONDARY_CCA_BUSY_SIGNED         0

#define PMB_WLAN_ED_DSSS_CORR_SUCCESS_MASK            0x00000020UL
#define PMB_WLAN_ED_DSSS_CORR_SUCCESS_SHIFT           5
#define PMB_WLAN_ED_DSSS_CORR_SUCCESS_SIGNED          0

#define PMB_WLAN_ED_DED_AVG_ENERGY_MASK               0x00001FC0UL
#define PMB_WLAN_ED_DED_AVG_ENERGY_SHIFT              6
#define PMB_WLAN_ED_DED_AVG_ENERGY_SIGNED             0

/* Register WLAN_AGC_CONTROL_REGISTER (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_CONTROL_REGISTER              0x0000
#define ABS_PMB_WLAN_AGC_CONTROL_REGISTER          0x02043C00UL

#define PMB_WLAN_AGC_AGC_MOD_RST_MASK              0x00000001UL
#define PMB_WLAN_AGC_AGC_MOD_RST_SHIFT             0
#define PMB_WLAN_AGC_AGC_MOD_RST_SIGNED            0

#define PMB_WLAN_AGC_MODULE_EN_MASK                0x00000002UL
#define PMB_WLAN_AGC_MODULE_EN_SHIFT               1
#define PMB_WLAN_AGC_MODULE_EN_SIGNED              0

#define PMB_WLAN_AGC_INIT_GAIN_SEL_ENABLE_MASK     0x00000004UL
#define PMB_WLAN_AGC_INIT_GAIN_SEL_ENABLE_SHIFT    2
#define PMB_WLAN_AGC_INIT_GAIN_SEL_ENABLE_SIGNED   0

#define PMB_WLAN_AGC_GAIN_SEL_TOGGLE_ENABLE_MASK   0x00000008UL
#define PMB_WLAN_AGC_GAIN_SEL_TOGGLE_ENABLE_SHIFT  3
#define PMB_WLAN_AGC_GAIN_SEL_TOGGLE_ENABLE_SIGNED 0

/* Register WLAN_AGC_WAIT_TIME (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_WAIT_TIME        0x0004
#define ABS_PMB_WLAN_AGC_WAIT_TIME    0x02043C04UL

#define PMB_WLAN_AGC_WAIT_TIME_MASK   0x000003FFUL
#define PMB_WLAN_AGC_WAIT_TIME_SHIFT  0
#define PMB_WLAN_AGC_WAIT_TIME_SIGNED 0

/* Register WLAN_AGC_EST_PARAMETERS (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_EST_PARAMETERS                     0x0008
#define ABS_PMB_WLAN_AGC_EST_PARAMETERS                 0x02043C08UL

#define PMB_WLAN_AGC_ESTIMATION_METHOD_MASK             0x00000001UL
#define PMB_WLAN_AGC_ESTIMATION_METHOD_SHIFT            0
#define PMB_WLAN_AGC_ESTIMATION_METHOD_SIGNED           0

#define PMB_WLAN_AGC_ESTIMATION_LENGTH_SELECTION_MASK   0x0000000EUL
#define PMB_WLAN_AGC_ESTIMATION_LENGTH_SELECTION_SHIFT  1
#define PMB_WLAN_AGC_ESTIMATION_LENGTH_SELECTION_SIGNED 0

/* Register WLAN_AGC_SET_INIT_AGC_GAIN (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_SET_INIT_AGC_GAIN     0x000C
#define ABS_PMB_WLAN_AGC_SET_INIT_AGC_GAIN 0x02043C0CUL

#define PMB_WLAN_AGC_INIT_AGC_GAIN0_MASK   0x000000FFUL
#define PMB_WLAN_AGC_INIT_AGC_GAIN0_SHIFT  0
#define PMB_WLAN_AGC_INIT_AGC_GAIN0_SIGNED 0

#define PMB_WLAN_AGC_INIT_AGC_GAIN1_MASK   0x0000FF00UL
#define PMB_WLAN_AGC_INIT_AGC_GAIN1_SHIFT  8
#define PMB_WLAN_AGC_INIT_AGC_GAIN1_SIGNED 0

/* Register WLAN_AGC_TARGET_LEVEL (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_TARGET_LEVEL            0x0010
#define ABS_PMB_WLAN_AGC_TARGET_LEVEL        0x02043C10UL

#define PMB_WLAN_AGC_TARGET_SIG_LEVEL_MASK   0x000000FFUL
#define PMB_WLAN_AGC_TARGET_SIG_LEVEL_SHIFT  0
#define PMB_WLAN_AGC_TARGET_SIG_LEVEL_SIGNED 0

/* Register WLAN_AGC_CLIP_LEVEL (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_CLIP_LEVEL        0x0014
#define ABS_PMB_WLAN_AGC_CLIP_LEVEL    0x02043C14UL

#define PMB_WLAN_AGC_CLIP_LEVEL_MASK   0x000003FFUL
#define PMB_WLAN_AGC_CLIP_LEVEL_SHIFT  0
#define PMB_WLAN_AGC_CLIP_LEVEL_SIGNED 0

/* Register WLAN_AGC_FIRSTAGC_TRANS_SETTINGS_FIRST_ITERATION (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_FIRSTAGC_TRANS_SETTINGS_FIRST_ITERATION            0x0018
#define ABS_PMB_WLAN_AGC_FIRSTAGC_TRANS_SETTINGS_FIRST_ITERATION        0x02043C18UL

#define PMB_WLAN_AGC_AGC_TRANS_LEN_DEEP_CLIP_FIRST_ITER_MASK            0x0000007FUL
#define PMB_WLAN_AGC_AGC_TRANS_LEN_DEEP_CLIP_FIRST_ITER_SHIFT           0
#define PMB_WLAN_AGC_AGC_TRANS_LEN_DEEP_CLIP_FIRST_ITER_SIGNED          0

#define PMB_WLAN_AGC_AGC_TRANS_LEN_MODERATE_CLIP_FIRST_ITER_MASK        0x00003F80UL
#define PMB_WLAN_AGC_AGC_TRANS_LEN_MODERATE_CLIP_FIRST_ITER_SHIFT       7
#define PMB_WLAN_AGC_AGC_TRANS_LEN_MODERATE_CLIP_FIRST_ITER_SIGNED      0

#define PMB_WLAN_AGC_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_FIRST_ITER_MASK   0x001FC000UL
#define PMB_WLAN_AGC_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_FIRST_ITER_SHIFT  14
#define PMB_WLAN_AGC_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_FIRST_ITER_SIGNED 0

/* Register WLAN_AGC_FIRSTAGC_CLIP_SETTINGS_FIRST_ITERATION (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_FIRSTAGC_CLIP_SETTINGS_FIRST_ITERATION     0x001C
#define ABS_PMB_WLAN_AGC_FIRSTAGC_CLIP_SETTINGS_FIRST_ITERATION 0x02043C1CUL

#define PMB_WLAN_AGC_N_CLIP_DEEP_FIRST_ITER_MASK                0x000001FFUL
#define PMB_WLAN_AGC_N_CLIP_DEEP_FIRST_ITER_SHIFT               0
#define PMB_WLAN_AGC_N_CLIP_DEEP_FIRST_ITER_SIGNED              0

#define PMB_WLAN_AGC_N_CLIP_MODERATE_FIRST_ITER_MASK            0x0003FE00UL
#define PMB_WLAN_AGC_N_CLIP_MODERATE_FIRST_ITER_SHIFT           9
#define PMB_WLAN_AGC_N_CLIP_MODERATE_FIRST_ITER_SIGNED          0

/* Register WLAN_AGC_FIRSTAGC_CUTBACK_SETTINGS_FIRST_ITERATION (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_FIRSTAGC_CUTBACK_SETTINGS_FIRST_ITERATION     0x0020
#define ABS_PMB_WLAN_AGC_FIRSTAGC_CUTBACK_SETTINGS_FIRST_ITERATION 0x02043C20UL

#define PMB_WLAN_AGC_CUTBACK_DEEP_CLIP_FIRST_ITER_MASK             0x0000003FUL
#define PMB_WLAN_AGC_CUTBACK_DEEP_CLIP_FIRST_ITER_SHIFT            0
#define PMB_WLAN_AGC_CUTBACK_DEEP_CLIP_FIRST_ITER_SIGNED           0

#define PMB_WLAN_AGC_CUTBACK_MODERATE_CLIP_FIRST_ITER_MASK         0x00000FC0UL
#define PMB_WLAN_AGC_CUTBACK_MODERATE_CLIP_FIRST_ITER_SHIFT        6
#define PMB_WLAN_AGC_CUTBACK_MODERATE_CLIP_FIRST_ITER_SIGNED       0

#define PMB_WLAN_AGC_CUTBACK_NONZERO_CLIPS_CASE_FIRST_ITER_MASK    0x0003F000UL
#define PMB_WLAN_AGC_CUTBACK_NONZERO_CLIPS_CASE_FIRST_ITER_SHIFT   12
#define PMB_WLAN_AGC_CUTBACK_NONZERO_CLIPS_CASE_FIRST_ITER_SIGNED  0

/* Register WLAN_AGC_FIRSTAGC_TRANS_SETTINGS_SECOND_ITERATION (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_FIRSTAGC_TRANS_SETTINGS_SECOND_ITERATION            0x0024
#define ABS_PMB_WLAN_AGC_FIRSTAGC_TRANS_SETTINGS_SECOND_ITERATION        0x02043C24UL

#define PMB_WLAN_AGC_AGC_TRANS_LEN_DEEP_CLIP_SECOND_ITER_MASK            0x0000007FUL
#define PMB_WLAN_AGC_AGC_TRANS_LEN_DEEP_CLIP_SECOND_ITER_SHIFT           0
#define PMB_WLAN_AGC_AGC_TRANS_LEN_DEEP_CLIP_SECOND_ITER_SIGNED          0

#define PMB_WLAN_AGC_AGC_TRANS_LEN_MODERATE_CLIP_SECOND_ITER_MASK        0x00003F80UL
#define PMB_WLAN_AGC_AGC_TRANS_LEN_MODERATE_CLIP_SECOND_ITER_SHIFT       7
#define PMB_WLAN_AGC_AGC_TRANS_LEN_MODERATE_CLIP_SECOND_ITER_SIGNED      0

#define PMB_WLAN_AGC_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_SECOND_ITER_MASK   0x001FC000UL
#define PMB_WLAN_AGC_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_SECOND_ITER_SHIFT  14
#define PMB_WLAN_AGC_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_SECOND_ITER_SIGNED 0

/* Register WLAN_AGC_FIRSTAGC_CLIP_SETTINGS_SECOND_ITERATION (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_FIRSTAGC_CLIP_SETTINGS_SECOND_ITERATION     0x0028
#define ABS_PMB_WLAN_AGC_FIRSTAGC_CLIP_SETTINGS_SECOND_ITERATION 0x02043C28UL

#define PMB_WLAN_AGC_N_CLIP_DEEP_SECOND_ITER_MASK                0x000001FFUL
#define PMB_WLAN_AGC_N_CLIP_DEEP_SECOND_ITER_SHIFT               0
#define PMB_WLAN_AGC_N_CLIP_DEEP_SECOND_ITER_SIGNED              0

#define PMB_WLAN_AGC_N_CLIP_MODERATE_SECOND_ITER_MASK            0x0003FE00UL
#define PMB_WLAN_AGC_N_CLIP_MODERATE_SECOND_ITER_SHIFT           9
#define PMB_WLAN_AGC_N_CLIP_MODERATE_SECOND_ITER_SIGNED          0

/* Register WLAN_AGC_FIRSTAGC_CUTBACK_SETTINGS_SECOND_ITERATION (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_FIRSTAGC_CUTBACK_SETTINGS_SECOND_ITERATION     0x002C
#define ABS_PMB_WLAN_AGC_FIRSTAGC_CUTBACK_SETTINGS_SECOND_ITERATION 0x02043C2CUL

#define PMB_WLAN_AGC_CUTBACK_DEEP_CLIP_SECOND_ITER_MASK             0x0000003FUL
#define PMB_WLAN_AGC_CUTBACK_DEEP_CLIP_SECOND_ITER_SHIFT            0
#define PMB_WLAN_AGC_CUTBACK_DEEP_CLIP_SECOND_ITER_SIGNED           0

#define PMB_WLAN_AGC_CUTBACK_MODERATE_CLIP_SECOND_ITER_MASK         0x00000FC0UL
#define PMB_WLAN_AGC_CUTBACK_MODERATE_CLIP_SECOND_ITER_SHIFT        6
#define PMB_WLAN_AGC_CUTBACK_MODERATE_CLIP_SECOND_ITER_SIGNED       0

#define PMB_WLAN_AGC_CUTBACK_NONZERO_CLIPS_CASE_SECOND_ITER_MASK    0x0003F000UL
#define PMB_WLAN_AGC_CUTBACK_NONZERO_CLIPS_CASE_SECOND_ITER_SHIFT   12
#define PMB_WLAN_AGC_CUTBACK_NONZERO_CLIPS_CASE_SECOND_ITER_SIGNED  0

/* Register WLAN_AGC_FIRSTAGC_FINAL_TRANSIENT_LEN (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_FIRSTAGC_FINAL_TRANSIENT_LEN                 0x0030
#define ABS_PMB_WLAN_AGC_FIRSTAGC_FINAL_TRANSIENT_LEN             0x02043C30UL

#define PMB_WLAN_AGC_AGC_TRANSIENT_LEN_FINAL_FIRST_AGC_EST_MASK   0x0000007FUL
#define PMB_WLAN_AGC_AGC_TRANSIENT_LEN_FINAL_FIRST_AGC_EST_SHIFT  0
#define PMB_WLAN_AGC_AGC_TRANSIENT_LEN_FINAL_FIRST_AGC_EST_SIGNED 0

/* Register WLAN_AGC_SECONDAGC_SETTINGS (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_SECONDAGC_SETTINGS                   0x0034
#define ABS_PMB_WLAN_AGC_SECONDAGC_SETTINGS               0x02043C34UL

#define PMB_WLAN_AGC_SECOND_AGC_EN_MASK                   0x00000001UL
#define PMB_WLAN_AGC_SECOND_AGC_EN_SHIFT                  0
#define PMB_WLAN_AGC_SECOND_AGC_EN_SIGNED                 0

#define PMB_WLAN_AGC_SECOND_AGC_EST_WAIT_CNTR_MASK        0x000001FEUL
#define PMB_WLAN_AGC_SECOND_AGC_EST_WAIT_CNTR_SHIFT       1
#define PMB_WLAN_AGC_SECOND_AGC_EST_WAIT_CNTR_SIGNED      0

#define PMB_WLAN_AGC_SECOND_AGC_DMA_TRIGGER_BYPASS_MASK   0x00000200UL
#define PMB_WLAN_AGC_SECOND_AGC_DMA_TRIGGER_BYPASS_SHIFT  9
#define PMB_WLAN_AGC_SECOND_AGC_DMA_TRIGGER_BYPASS_SIGNED 0

/* Register WLAN_AGC_SECONDAGC_CLIP_SETTINGS (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_SECONDAGC_CLIP_SETTINGS           0x0038
#define ABS_PMB_WLAN_AGC_SECONDAGC_CLIP_SETTINGS       0x02043C38UL

#define PMB_WLAN_AGC_N_CLIP_DEEP_SECOND_AGC_MASK       0x000001FFUL
#define PMB_WLAN_AGC_N_CLIP_DEEP_SECOND_AGC_SHIFT      0
#define PMB_WLAN_AGC_N_CLIP_DEEP_SECOND_AGC_SIGNED     0

#define PMB_WLAN_AGC_N_CLIP_MODERATE_SECOND_AGC_MASK   0x0003FE00UL
#define PMB_WLAN_AGC_N_CLIP_MODERATE_SECOND_AGC_SHIFT  9
#define PMB_WLAN_AGC_N_CLIP_MODERATE_SECOND_AGC_SIGNED 0

/* Register WLAN_AGC_SECONDAGC_TRANS_LEN_SETTINGS (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_SECONDAGC_TRANS_LEN_SETTINGS                       0x003C
#define ABS_PMB_WLAN_AGC_SECONDAGC_TRANS_LEN_SETTINGS                   0x02043C3CUL

#define PMB_WLAN_AGC_AGC_TRANS_LEN_DEEP_CLIP_SECOND_AGC_MASK            0x0000007FUL
#define PMB_WLAN_AGC_AGC_TRANS_LEN_DEEP_CLIP_SECOND_AGC_SHIFT           0
#define PMB_WLAN_AGC_AGC_TRANS_LEN_DEEP_CLIP_SECOND_AGC_SIGNED          0

#define PMB_WLAN_AGC_AGC_TRANS_LEN_MODERATE_CLIP_SECOND_AGC_MASK        0x00003F80UL
#define PMB_WLAN_AGC_AGC_TRANS_LEN_MODERATE_CLIP_SECOND_AGC_SHIFT       7
#define PMB_WLAN_AGC_AGC_TRANS_LEN_MODERATE_CLIP_SECOND_AGC_SIGNED      0

#define PMB_WLAN_AGC_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_SECOND_AGC_MASK   0x001FC000UL
#define PMB_WLAN_AGC_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_SECOND_AGC_SHIFT  14
#define PMB_WLAN_AGC_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_SECOND_AGC_SIGNED 0

/* Register WLAN_AGC_SECONDAGC_CUTBACK_SETTINGS (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_SECONDAGC_CUTBACK_SETTINGS              0x0040
#define ABS_PMB_WLAN_AGC_SECONDAGC_CUTBACK_SETTINGS          0x02043C40UL

#define PMB_WLAN_AGC_CUTBACK_SECOND_AGC_DEEP_CLIP_MASK       0x0000003FUL
#define PMB_WLAN_AGC_CUTBACK_SECOND_AGC_DEEP_CLIP_SHIFT      0
#define PMB_WLAN_AGC_CUTBACK_SECOND_AGC_DEEP_CLIP_SIGNED     0

#define PMB_WLAN_AGC_CUTBACK_SECOND_AGC_MODERATE_CLIP_MASK   0x00000FC0UL
#define PMB_WLAN_AGC_CUTBACK_SECOND_AGC_MODERATE_CLIP_SHIFT  6
#define PMB_WLAN_AGC_CUTBACK_SECOND_AGC_MODERATE_CLIP_SIGNED 0

#define PMB_WLAN_AGC_CUTBACK_SECOND_AGC_NONZERO_CLIP_MASK    0x0003F000UL
#define PMB_WLAN_AGC_CUTBACK_SECOND_AGC_NONZERO_CLIP_SHIFT   12
#define PMB_WLAN_AGC_CUTBACK_SECOND_AGC_NONZERO_CLIP_SIGNED  0

/* Register WLAN_AGC_SECONDAGC_FINAL_TRANSIENT_LEN (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_SECONDAGC_FINAL_TRANSIENT_LEN                 0x0044
#define ABS_PMB_WLAN_AGC_SECONDAGC_FINAL_TRANSIENT_LEN             0x02043C44UL

#define PMB_WLAN_AGC_AGC_TRANSIENT_LEN_FINAL_SECOND_AGC_EST_MASK   0x0000007FUL
#define PMB_WLAN_AGC_AGC_TRANSIENT_LEN_FINAL_SECOND_AGC_EST_SHIFT  0
#define PMB_WLAN_AGC_AGC_TRANSIENT_LEN_FINAL_SECOND_AGC_EST_SIGNED 0

/* Register WLAN_AGC_DC_HEAD_ROOM (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_DC_HEAD_ROOM           0x0048
#define ABS_PMB_WLAN_AGC_DC_HEAD_ROOM       0x02043C48UL

#define PMB_WLAN_AGC_DC_COMPENSATION_MASK   0x00000007UL
#define PMB_WLAN_AGC_DC_COMPENSATION_SHIFT  0
#define PMB_WLAN_AGC_DC_COMPENSATION_SIGNED 0

/* Register WLAN_AGC_RXHP_SETTINGS (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_RXHP_SETTINGS                        0x004C
#define ABS_PMB_WLAN_AGC_RXHP_SETTINGS                    0x02043C4CUL

#define PMB_WLAN_AGC_RXHP_LEV_PRE_FIRST_AGC_EST_MASK      0x00000001UL
#define PMB_WLAN_AGC_RXHP_LEV_PRE_FIRST_AGC_EST_SHIFT     0
#define PMB_WLAN_AGC_RXHP_LEV_PRE_FIRST_AGC_EST_SIGNED    0

#define PMB_WLAN_AGC_RXHP_LEV_POST_FIRST_AGC_EST_MASK     0x00000002UL
#define PMB_WLAN_AGC_RXHP_LEV_POST_FIRST_AGC_EST_SHIFT    1
#define PMB_WLAN_AGC_RXHP_LEV_POST_FIRST_AGC_EST_SIGNED   0

#define PMB_WLAN_AGC_RXHP_LEV_START_SECOND_AGC_EST_MASK   0x00000004UL
#define PMB_WLAN_AGC_RXHP_LEV_START_SECOND_AGC_EST_SHIFT  2
#define PMB_WLAN_AGC_RXHP_LEV_START_SECOND_AGC_EST_SIGNED 0

#define PMB_WLAN_AGC_RXHP_LEV_POST_SECOND_AGC_EST_MASK    0x00000008UL
#define PMB_WLAN_AGC_RXHP_LEV_POST_SECOND_AGC_EST_SHIFT   3
#define PMB_WLAN_AGC_RXHP_LEV_POST_SECOND_AGC_EST_SIGNED  0

#define PMB_WLAN_AGC_RXHP_LEV_IN_DISABLE_STATE_MASK       0x00000010UL
#define PMB_WLAN_AGC_RXHP_LEV_IN_DISABLE_STATE_SHIFT      4
#define PMB_WLAN_AGC_RXHP_LEV_IN_DISABLE_STATE_SIGNED     0

#define PMB_WLAN_AGC_RXHP_POST_AGC_TRANSIENT_MASK         0x00001FE0UL
#define PMB_WLAN_AGC_RXHP_POST_AGC_TRANSIENT_SHIFT        5
#define PMB_WLAN_AGC_RXHP_POST_AGC_TRANSIENT_SIGNED       0

#define PMB_WLAN_AGC_RXHP_PRE_AGC_TRANSIENT_MASK          0x001FE000UL
#define PMB_WLAN_AGC_RXHP_PRE_AGC_TRANSIENT_SHIFT         13
#define PMB_WLAN_AGC_RXHP_PRE_AGC_TRANSIENT_SIGNED        0

/* Register WLAN_AGC_MAPPING_PARAMETERS_MODE_GAINS (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_MAPPING_PARAMETERS_MODE_GAINS     0x0050
#define ABS_PMB_WLAN_AGC_MAPPING_PARAMETERS_MODE_GAINS 0x02043C50UL

#define PMB_WLAN_AGC_MODE1_GAIN_MASK                   0x000000FFUL
#define PMB_WLAN_AGC_MODE1_GAIN_SHIFT                  0
#define PMB_WLAN_AGC_MODE1_GAIN_SIGNED                 0

#define PMB_WLAN_AGC_MODE2_GAIN_MASK                   0x0000FF00UL
#define PMB_WLAN_AGC_MODE2_GAIN_SHIFT                  8
#define PMB_WLAN_AGC_MODE2_GAIN_SIGNED                 0

#define PMB_WLAN_AGC_MODE3_GAIN_MASK                   0x00FF0000UL
#define PMB_WLAN_AGC_MODE3_GAIN_SHIFT                  16
#define PMB_WLAN_AGC_MODE3_GAIN_SIGNED                 0

/* Register WLAN_AGC_MAPPING_PARAMETERS_MAX_MIN_GAIN (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_MAPPING_PARAMETERS_MAX_MIN_GAIN     0x0054
#define ABS_PMB_WLAN_AGC_MAPPING_PARAMETERS_MAX_MIN_GAIN 0x02043C54UL

#define PMB_WLAN_AGC_MIN_GAIN_MASK                       0x000000FFUL
#define PMB_WLAN_AGC_MIN_GAIN_SHIFT                      0
#define PMB_WLAN_AGC_MIN_GAIN_SIGNED                     0

#define PMB_WLAN_AGC_MAX_GAIN_MASK                       0x0000FF00UL
#define PMB_WLAN_AGC_MAX_GAIN_SHIFT                      8
#define PMB_WLAN_AGC_MAX_GAIN_SIGNED                     0

/* Register WLAN_AGC_MAPPING_PARAMETERS_BOUNDARY (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_MAPPING_PARAMETERS_BOUNDARY     0x0058
#define ABS_PMB_WLAN_AGC_MAPPING_PARAMETERS_BOUNDARY 0x02043C58UL

#define PMB_WLAN_AGC_GAIN_MODE1_BNDRY_MASK           0x000000FFUL
#define PMB_WLAN_AGC_GAIN_MODE1_BNDRY_SHIFT          0
#define PMB_WLAN_AGC_GAIN_MODE1_BNDRY_SIGNED         0

#define PMB_WLAN_AGC_GAIN_MODE2_BNDRY_MASK           0x0000FF00UL
#define PMB_WLAN_AGC_GAIN_MODE2_BNDRY_SHIFT          8
#define PMB_WLAN_AGC_GAIN_MODE2_BNDRY_SIGNED         0

#define PMB_WLAN_AGC_GAIN_MODE3_BNDRY_MASK           0x00FF0000UL
#define PMB_WLAN_AGC_GAIN_MODE3_BNDRY_SHIFT          16
#define PMB_WLAN_AGC_GAIN_MODE3_BNDRY_SIGNED         0

/* Register WLAN_AGC_MAPPING_PATTERN (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_MAPPING_PATTERN           0x005C
#define ABS_PMB_WLAN_AGC_MAPPING_PATTERN       0x02043C5CUL

#define PMB_WLAN_AGC_MIN_GAIN_PATTERN_MASK     0x00000007UL
#define PMB_WLAN_AGC_MIN_GAIN_PATTERN_SHIFT    0
#define PMB_WLAN_AGC_MIN_GAIN_PATTERN_SIGNED   0

#define PMB_WLAN_AGC_GAIN_MODE1_PATTERN_MASK   0x00000038UL
#define PMB_WLAN_AGC_GAIN_MODE1_PATTERN_SHIFT  3
#define PMB_WLAN_AGC_GAIN_MODE1_PATTERN_SIGNED 0

#define PMB_WLAN_AGC_GAIN_MODE2_PATTERN_MASK   0x000001C0UL
#define PMB_WLAN_AGC_GAIN_MODE2_PATTERN_SHIFT  6
#define PMB_WLAN_AGC_GAIN_MODE2_PATTERN_SIGNED 0

#define PMB_WLAN_AGC_GAIN_MODE3_PATTERN_MASK   0x00000E00UL
#define PMB_WLAN_AGC_GAIN_MODE3_PATTERN_SHIFT  9
#define PMB_WLAN_AGC_GAIN_MODE3_PATTERN_SIGNED 0

/* Register WLAN_AGC_FIN_VAL_MAPPED (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_FIN_VAL_MAPPED          0x0060
#define ABS_PMB_WLAN_AGC_FIN_VAL_MAPPED      0x02043C60UL

#define PMB_WLAN_AGC_MAPPED_AGC_VALUE_MASK   0x000003FFUL
#define PMB_WLAN_AGC_MAPPED_AGC_VALUE_SHIFT  0
#define PMB_WLAN_AGC_MAPPED_AGC_VALUE_SIGNED 0

/* Register WLAN_AGC_FIN_VAL (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_FIN_VAL                0x0064
#define ABS_PMB_WLAN_AGC_FIN_VAL            0x02043C64UL

#define PMB_WLAN_AGC_AGC_FINAL_VALUE_MASK   0x000000FFUL
#define PMB_WLAN_AGC_AGC_FINAL_VALUE_SHIFT  0
#define PMB_WLAN_AGC_AGC_FINAL_VALUE_SIGNED 0

/* Register WLAN_AGC_STATUS (PMR_WLAN_AGC) */
#define PMB_WLAN_AGC_STATUS                 0x0068
#define ABS_PMB_WLAN_AGC_STATUS             0x02043C68UL

#define PMB_WLAN_AGC_FIRST_AGC_DONE_MASK    0x00000001UL
#define PMB_WLAN_AGC_FIRST_AGC_DONE_SHIFT   0
#define PMB_WLAN_AGC_FIRST_AGC_DONE_SIGNED  0

#define PMB_WLAN_AGC_SECOND_AGC_DONE_MASK   0x00000002UL
#define PMB_WLAN_AGC_SECOND_AGC_DONE_SHIFT  1
#define PMB_WLAN_AGC_SECOND_AGC_DONE_SIGNED 0

/* Register WLAN_ED_CONTROL_REGISTER (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_CONTROL_REGISTER                   0x0000
#define ABS_PMB_WLAN_ED2_CONTROL_REGISTER               0x02044000UL

#define PMB_WLAN_ED2_RESET_MASK                         0x00000001UL
#define PMB_WLAN_ED2_RESET_SHIFT                        0
#define PMB_WLAN_ED2_RESET_SIGNED                       0

#define PMB_WLAN_ED2_ENABLE_MASK                        0x00000002UL
#define PMB_WLAN_ED2_ENABLE_SHIFT                       1
#define PMB_WLAN_ED2_ENABLE_SIGNED                      0

#define PMB_WLAN_ED2_TOTAL_SECONDARY_SEL_MASK           0x00000004UL
#define PMB_WLAN_ED2_TOTAL_SECONDARY_SEL_SHIFT          2
#define PMB_WLAN_ED2_TOTAL_SECONDARY_SEL_SIGNED         0

#define PMB_WLAN_ED2_DECIMATION_ENABLE_PRIMARY_MASK     0x00000008UL
#define PMB_WLAN_ED2_DECIMATION_ENABLE_PRIMARY_SHIFT    3
#define PMB_WLAN_ED2_DECIMATION_ENABLE_PRIMARY_SIGNED   0

#define PMB_WLAN_ED2_DECIMATION_ENABLE_SECONDARY_MASK   0x00000010UL
#define PMB_WLAN_ED2_DECIMATION_ENABLE_SECONDARY_SHIFT  4
#define PMB_WLAN_ED2_DECIMATION_ENABLE_SECONDARY_SIGNED 0

/* Register WLAN_ED_WAIT_COUNTER (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_WAIT_COUNTER      0x0004
#define ABS_PMB_WLAN_ED2_WAIT_COUNTER  0x02044004UL

#define PMB_WLAN_ED2_WAIT_COUNT_MASK   0x000000FFUL
#define PMB_WLAN_ED2_WAIT_COUNT_SHIFT  0
#define PMB_WLAN_ED2_WAIT_COUNT_SIGNED 0

/* Register WLAN_ED_THRESH_SETTINGS (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_THRESH_SETTINGS     0x0008
#define ABS_PMB_WLAN_ED2_THRESH_SETTINGS 0x02044008UL

#define PMB_WLAN_ED2_ED_THRESHOLD_MASK   0x000000FFUL
#define PMB_WLAN_ED2_ED_THRESHOLD_SHIFT  0
#define PMB_WLAN_ED2_ED_THRESHOLD_SIGNED 0

/* Register WLAN_ED_ESTIMATION_LENGTH (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_ESTIMATION_LENGTH          0x000C
#define ABS_PMB_WLAN_ED2_ESTIMATION_LENGTH      0x0204400CUL

#define PMB_WLAN_ED2_ESTIMATION_LENGTH_1_MASK   0x00000003UL
#define PMB_WLAN_ED2_ESTIMATION_LENGTH_1_SHIFT  0
#define PMB_WLAN_ED2_ESTIMATION_LENGTH_1_SIGNED 0

#define PMB_WLAN_ED2_ESTIMATION_LENGTH_2_MASK   0x0000000CUL
#define PMB_WLAN_ED2_ESTIMATION_LENGTH_2_SHIFT  2
#define PMB_WLAN_ED2_ESTIMATION_LENGTH_2_SIGNED 0

/* Register WLAN_ED_CLIP_SETTINGS (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_CLIP_SETTINGS            0x0010
#define ABS_PMB_WLAN_ED2_CLIP_SETTINGS        0x02044010UL

#define PMB_WLAN_ED2_EN_CLIP_BASED_DET_MASK   0x00000001UL
#define PMB_WLAN_ED2_EN_CLIP_BASED_DET_SHIFT  0
#define PMB_WLAN_ED2_EN_CLIP_BASED_DET_SIGNED 0

#define PMB_WLAN_ED2_N_CLIPS_TO_ED_MASK       0x000000FEUL
#define PMB_WLAN_ED2_N_CLIPS_TO_ED_SHIFT      1
#define PMB_WLAN_ED2_N_CLIPS_TO_ED_SIGNED     0

#define PMB_WLAN_ED2_CLIP_LEVEL_MASK          0x0003FF00UL
#define PMB_WLAN_ED2_CLIP_LEVEL_SHIFT         8
#define PMB_WLAN_ED2_CLIP_LEVEL_SIGNED        0

/* Register WLAN_ED_BARKER_CORRELATION_SETTINGS (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_BARKER_CORRELATION_SETTINGS              0x0014
#define ABS_PMB_WLAN_ED2_BARKER_CORRELATION_SETTINGS          0x02044014UL

#define PMB_WLAN_ED2_BARKER_CORR_ENABLE_MASK                  0x00000001UL
#define PMB_WLAN_ED2_BARKER_CORR_ENABLE_SHIFT                 0
#define PMB_WLAN_ED2_BARKER_CORR_ENABLE_SIGNED                0

#define PMB_WLAN_ED2_N_SYMB_CHK_CORR_SUCCESS_PRE_AGC_MASK     0x0000001EUL
#define PMB_WLAN_ED2_N_SYMB_CHK_CORR_SUCCESS_PRE_AGC_SHIFT    1
#define PMB_WLAN_ED2_N_SYMB_CHK_CORR_SUCCESS_PRE_AGC_SIGNED   0

#define PMB_WLAN_ED2_MIN_CORR_SUCC_TO_ED_PRE_AGC_MASK         0x000000E0UL
#define PMB_WLAN_ED2_MIN_CORR_SUCC_TO_ED_PRE_AGC_SHIFT        5
#define PMB_WLAN_ED2_MIN_CORR_SUCC_TO_ED_PRE_AGC_SIGNED       0

#define PMB_WLAN_ED2_DSSS_CORR_THRES_MASK                     0x0000FF00UL
#define PMB_WLAN_ED2_DSSS_CORR_THRES_SHIFT                    8
#define PMB_WLAN_ED2_DSSS_CORR_THRES_SIGNED                   0

#define PMB_WLAN_ED2_CORRELATION_BIT_SELECTION_PRE_AGC_MASK   0x00070000UL
#define PMB_WLAN_ED2_CORRELATION_BIT_SELECTION_PRE_AGC_SHIFT  16
#define PMB_WLAN_ED2_CORRELATION_BIT_SELECTION_PRE_AGC_SIGNED 0

/* Register WLAN_ED_CCA_THRESHOLD_SETTINGS_PRIMARY (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_CCA_THRESHOLD_SETTINGS_PRIMARY     0x0018
#define ABS_PMB_WLAN_ED2_CCA_THRESHOLD_SETTINGS_PRIMARY 0x02044018UL

#define PMB_WLAN_ED2_CCA_BUSY_THRESH_PRIMARY_MASK       0x000000FFUL
#define PMB_WLAN_ED2_CCA_BUSY_THRESH_PRIMARY_SHIFT      0
#define PMB_WLAN_ED2_CCA_BUSY_THRESH_PRIMARY_SIGNED     0

/* Register WLAN_ED_CCA_THRESHOLD_SETTINGS_SECONDARY (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_CCA_THRESHOLD_SETTINGS_SECONDARY     0x001C
#define ABS_PMB_WLAN_ED2_CCA_THRESHOLD_SETTINGS_SECONDARY 0x0204401CUL

#define PMB_WLAN_ED2_CCA_BUSY_THRESH_SECONDARY_MASK       0x000000FFUL
#define PMB_WLAN_ED2_CCA_BUSY_THRESH_SECONDARY_SHIFT      0
#define PMB_WLAN_ED2_CCA_BUSY_THRESH_SECONDARY_SIGNED     0

/* Register WLAN_ED_DYNAMIC_ED_SETTINGS (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_DYNAMIC_ED_SETTINGS        0x0020
#define ABS_PMB_WLAN_ED2_DYNAMIC_ED_SETTINGS    0x02044020UL

#define PMB_WLAN_ED2_DYNAMIC_ED_ENABLE_MASK     0x00000001UL
#define PMB_WLAN_ED2_DYNAMIC_ED_ENABLE_SHIFT    0
#define PMB_WLAN_ED2_DYNAMIC_ED_ENABLE_SIGNED   0

#define PMB_WLAN_ED2_MARGIN_TO_TRIG_INTR_MASK   0x0000001EUL
#define PMB_WLAN_ED2_MARGIN_TO_TRIG_INTR_SHIFT  1
#define PMB_WLAN_ED2_MARGIN_TO_TRIG_INTR_SIGNED 0

#define PMB_WLAN_ED2_NUM_SYMB_DYNAMIC_ED_MASK   0x000000E0UL
#define PMB_WLAN_ED2_NUM_SYMB_DYNAMIC_ED_SHIFT  5
#define PMB_WLAN_ED2_NUM_SYMB_DYNAMIC_ED_SIGNED 0

/* Register WLAN_ED_EVENT_STATUS (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_EVENT_STATUS                0x0024
#define ABS_PMB_WLAN_ED2_EVENT_STATUS            0x02044024UL

#define PMB_WLAN_ED2_LOW_ENERGY_EVENT_MASK       0x00000001UL
#define PMB_WLAN_ED2_LOW_ENERGY_EVENT_SHIFT      0
#define PMB_WLAN_ED2_LOW_ENERGY_EVENT_SIGNED     0

#define PMB_WLAN_ED2_DSSS_CORR_OVER_EVENT_MASK   0x00000002UL
#define PMB_WLAN_ED2_DSSS_CORR_OVER_EVENT_SHIFT  1
#define PMB_WLAN_ED2_DSSS_CORR_OVER_EVENT_SIGNED 0

/* Register WLAN_ED_EVENT_CLR (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_EVENT_CLR                       0x0028
#define ABS_PMB_WLAN_ED2_EVENT_CLR                   0x02044028UL

#define PMB_WLAN_ED2_LOW_ENERGY_EVENT_CLR_MASK       0x00000001UL
#define PMB_WLAN_ED2_LOW_ENERGY_EVENT_CLR_SHIFT      0
#define PMB_WLAN_ED2_LOW_ENERGY_EVENT_CLR_SIGNED     0

#define PMB_WLAN_ED2_DSSS_CORR_OVER_EVENT_CLR_MASK   0x00000002UL
#define PMB_WLAN_ED2_DSSS_CORR_OVER_EVENT_CLR_SHIFT  1
#define PMB_WLAN_ED2_DSSS_CORR_OVER_EVENT_CLR_SIGNED 0

/* Register WLAN_ED_POST_AGC_ESTIMATION_PARAMS (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_POST_AGC_ESTIMATION_PARAMS                0x002C
#define ABS_PMB_WLAN_ED2_POST_AGC_ESTIMATION_PARAMS            0x0204402CUL

#define PMB_WLAN_ED2_VAR_DC_ESTIMATION_LENGTH_1_MASK           0x00000003UL
#define PMB_WLAN_ED2_VAR_DC_ESTIMATION_LENGTH_1_SHIFT          0
#define PMB_WLAN_ED2_VAR_DC_ESTIMATION_LENGTH_1_SIGNED         0

#define PMB_WLAN_ED2_VAR_DC_ESTIMATION_LENGTH_2_MASK           0x0000000CUL
#define PMB_WLAN_ED2_VAR_DC_ESTIMATION_LENGTH_2_SHIFT          2
#define PMB_WLAN_ED2_VAR_DC_ESTIMATION_LENGTH_2_SIGNED         0

#define PMB_WLAN_ED2_DSSS_CORR_THRESH_POST_AGC_MASK            0x00000FF0UL
#define PMB_WLAN_ED2_DSSS_CORR_THRESH_POST_AGC_SHIFT           4
#define PMB_WLAN_ED2_DSSS_CORR_THRESH_POST_AGC_SIGNED          0

#define PMB_WLAN_ED2_N_SYMB_CHK_CORR_SUCCESS_POST_AGC_MASK     0x0000F000UL
#define PMB_WLAN_ED2_N_SYMB_CHK_CORR_SUCCESS_POST_AGC_SHIFT    12
#define PMB_WLAN_ED2_N_SYMB_CHK_CORR_SUCCESS_POST_AGC_SIGNED   0

#define PMB_WLAN_ED2_MIN_CORR_SUCC_TO_ED_POST_AGC_MASK         0x00070000UL
#define PMB_WLAN_ED2_MIN_CORR_SUCC_TO_ED_POST_AGC_SHIFT        16
#define PMB_WLAN_ED2_MIN_CORR_SUCC_TO_ED_POST_AGC_SIGNED       0

#define PMB_WLAN_ED2_CORRELATION_BIT_SELECTION_POST_AGC_MASK   0x00380000UL
#define PMB_WLAN_ED2_CORRELATION_BIT_SELECTION_POST_AGC_SHIFT  19
#define PMB_WLAN_ED2_CORRELATION_BIT_SELECTION_POST_AGC_SIGNED 0

/* Register WLAN_ED_POSTAGC_VARIANCE_EST_1 (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_POSTAGC_VARIANCE_EST_1     0x0030
#define ABS_PMB_WLAN_ED2_POSTAGC_VARIANCE_EST_1 0x02044030UL

#define PMB_WLAN_ED2_VAR_1_MASK                 0x000FFFFFUL
#define PMB_WLAN_ED2_VAR_1_SHIFT                0
#define PMB_WLAN_ED2_VAR_1_SIGNED               0

/* Register WLAN_ED_POSTAGC_VARIANCE_EST_2 (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_POSTAGC_VARIANCE_EST_2     0x0034
#define ABS_PMB_WLAN_ED2_POSTAGC_VARIANCE_EST_2 0x02044034UL

#define PMB_WLAN_ED2_VAR_2_MASK                 0x000FFFFFUL
#define PMB_WLAN_ED2_VAR_2_SHIFT                0
#define PMB_WLAN_ED2_VAR_2_SIGNED               0

/* Register WLAN_ED_POSTAGC_DCEST_1 (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_POSTAGC_DCEST_1     0x0038
#define ABS_PMB_WLAN_ED2_POSTAGC_DCEST_1 0x02044038UL

#define PMB_WLAN_ED2_DC_1_Q_MASK         0x000003FFUL
#define PMB_WLAN_ED2_DC_1_Q_SHIFT        0
#define PMB_WLAN_ED2_DC_1_Q_SIGNED       0

#define PMB_WLAN_ED2_DC_1_I_MASK         0x000FFC00UL
#define PMB_WLAN_ED2_DC_1_I_SHIFT        10
#define PMB_WLAN_ED2_DC_1_I_SIGNED       0

/* Register WLAN_ED_POSTAGC_DCEST_2 (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_POSTAGC_DCEST_2     0x003C
#define ABS_PMB_WLAN_ED2_POSTAGC_DCEST_2 0x0204403CUL

#define PMB_WLAN_ED2_DC_2_Q_MASK         0x000003FFUL
#define PMB_WLAN_ED2_DC_2_Q_SHIFT        0
#define PMB_WLAN_ED2_DC_2_Q_SIGNED       0

#define PMB_WLAN_ED2_DC_2_I_MASK         0x000FFC00UL
#define PMB_WLAN_ED2_DC_2_I_SHIFT        10
#define PMB_WLAN_ED2_DC_2_I_SIGNED       0

/* Register WLAN_ED_CHANNEL_LOAD (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_CHANNEL_LOAD                      0x0040
#define ABS_PMB_WLAN_ED2_CHANNEL_LOAD                  0x02044040UL

#define PMB_WLAN_ED2_CHL_LOAD_THRESH_MASK              0x000000FFUL
#define PMB_WLAN_ED2_CHL_LOAD_THRESH_SHIFT             0
#define PMB_WLAN_ED2_CHL_LOAD_THRESH_SIGNED            0

#define PMB_WLAN_ED2_CHL_LOAD_SEL_MASK                 0x00000300UL
#define PMB_WLAN_ED2_CHL_LOAD_SEL_SHIFT                8
#define PMB_WLAN_ED2_CHL_LOAD_SEL_SIGNED               0

#define PMB_WLAN_ED2_PRIMARY_CORR_IND_INCLUDE_MASK     0x00000400UL
#define PMB_WLAN_ED2_PRIMARY_CORR_IND_INCLUDE_SHIFT    10
#define PMB_WLAN_ED2_PRIMARY_CORR_IND_INCLUDE_SIGNED   0

#define PMB_WLAN_ED2_SECONDARY_CORR_IND_INCLUDE_MASK   0x00000800UL
#define PMB_WLAN_ED2_SECONDARY_CORR_IND_INCLUDE_SHIFT  11
#define PMB_WLAN_ED2_SECONDARY_CORR_IND_INCLUDE_SIGNED 0

/* Register WLAN_ED_CORRELATION_RESULT (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_CORRELATION_RESULT                      0x0044
#define ABS_PMB_WLAN_ED2_CORRELATION_RESULT                  0x02044044UL

#define PMB_WLAN_ED2_PRIMARY_CORRELATION_INDICATION_MASK     0x00000001UL
#define PMB_WLAN_ED2_PRIMARY_CORRELATION_INDICATION_SHIFT    0
#define PMB_WLAN_ED2_PRIMARY_CORRELATION_INDICATION_SIGNED   0

#define PMB_WLAN_ED2_SECONDARY_CORRELATION_INDICATION_MASK   0x00000002UL
#define PMB_WLAN_ED2_SECONDARY_CORRELATION_INDICATION_SHIFT  1
#define PMB_WLAN_ED2_SECONDARY_CORRELATION_INDICATION_SIGNED 0

/* Register WLAN_ED_FILT_GAIN_COMP_FACTORS (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_FILT_GAIN_COMP_FACTORS     0x0048
#define ABS_PMB_WLAN_ED2_FILT_GAIN_COMP_FACTORS 0x02044048UL

#define PMB_WLAN_ED2_COMP_FAC_FILT1_GAIN_MASK   0x000000FFUL
#define PMB_WLAN_ED2_COMP_FAC_FILT1_GAIN_SHIFT  0
#define PMB_WLAN_ED2_COMP_FAC_FILT1_GAIN_SIGNED 0

#define PMB_WLAN_ED2_COMP_FAC_FILT2_GAIN_MASK   0x0000FF00UL
#define PMB_WLAN_ED2_COMP_FAC_FILT2_GAIN_SHIFT  8
#define PMB_WLAN_ED2_COMP_FAC_FILT2_GAIN_SIGNED 0

#define PMB_WLAN_ED2_COMP_FAC_DELTA_MASK        0x00FF0000UL
#define PMB_WLAN_ED2_COMP_FAC_DELTA_SHIFT       16
#define PMB_WLAN_ED2_COMP_FAC_DELTA_SIGNED      0

/* Register WLAN_ED_DC_COMPENSATION_SETTINGS (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_DC_COMPENSATION_SETTINGS     0x004C
#define ABS_PMB_WLAN_ED2_DC_COMPENSATION_SETTINGS 0x0204404CUL

#define PMB_WLAN_ED2_DC_COMP_ENABLE_MASK          0x00000001UL
#define PMB_WLAN_ED2_DC_COMP_ENABLE_SHIFT         0
#define PMB_WLAN_ED2_DC_COMP_ENABLE_SIGNED        0

/* Register WLAN_ED_STATUS_REGISTER (PMR_WLAN_ED2) */
#define PMB_WLAN_ED2_STATUS_REGISTER                   0x0050
#define ABS_PMB_WLAN_ED2_STATUS_REGISTER               0x02044050UL

#define PMB_WLAN_ED2_ED_STATUS_MASK                    0x00000001UL
#define PMB_WLAN_ED2_ED_STATUS_SHIFT                   0
#define PMB_WLAN_ED2_ED_STATUS_SIGNED                  0

#define PMB_WLAN_ED2_POST_AGC_EST_VALID_PRIMARY_MASK   0x00000002UL
#define PMB_WLAN_ED2_POST_AGC_EST_VALID_PRIMARY_SHIFT  1
#define PMB_WLAN_ED2_POST_AGC_EST_VALID_PRIMARY_SIGNED 0

#define PMB_WLAN_ED2_POST_AGC_EST_VALID_CSIG_MASK      0x00000004UL
#define PMB_WLAN_ED2_POST_AGC_EST_VALID_CSIG_SHIFT     2
#define PMB_WLAN_ED2_POST_AGC_EST_VALID_CSIG_SIGNED    0

#define PMB_WLAN_ED2_PRIMARY_CCA_BUSY_MASK             0x00000008UL
#define PMB_WLAN_ED2_PRIMARY_CCA_BUSY_SHIFT            3
#define PMB_WLAN_ED2_PRIMARY_CCA_BUSY_SIGNED           0

#define PMB_WLAN_ED2_SECONDARY_CCA_BUSY_MASK           0x00000010UL
#define PMB_WLAN_ED2_SECONDARY_CCA_BUSY_SHIFT          4
#define PMB_WLAN_ED2_SECONDARY_CCA_BUSY_SIGNED         0

#define PMB_WLAN_ED2_DSSS_CORR_SUCCESS_MASK            0x00000020UL
#define PMB_WLAN_ED2_DSSS_CORR_SUCCESS_SHIFT           5
#define PMB_WLAN_ED2_DSSS_CORR_SUCCESS_SIGNED          0

#define PMB_WLAN_ED2_DED_AVG_ENERGY_MASK               0x00001FC0UL
#define PMB_WLAN_ED2_DED_AVG_ENERGY_SHIFT              6
#define PMB_WLAN_ED2_DED_AVG_ENERGY_SIGNED             0

/* Register WLAN_AGC_CONTROL_REGISTER (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_CONTROL_REGISTER              0x0000
#define ABS_PMB_WLAN_AGC2_CONTROL_REGISTER          0x02044400UL

#define PMB_WLAN_AGC2_AGC_MOD_RST_MASK              0x00000001UL
#define PMB_WLAN_AGC2_AGC_MOD_RST_SHIFT             0
#define PMB_WLAN_AGC2_AGC_MOD_RST_SIGNED            0

#define PMB_WLAN_AGC2_MODULE_EN_MASK                0x00000002UL
#define PMB_WLAN_AGC2_MODULE_EN_SHIFT               1
#define PMB_WLAN_AGC2_MODULE_EN_SIGNED              0

#define PMB_WLAN_AGC2_INIT_GAIN_SEL_ENABLE_MASK     0x00000004UL
#define PMB_WLAN_AGC2_INIT_GAIN_SEL_ENABLE_SHIFT    2
#define PMB_WLAN_AGC2_INIT_GAIN_SEL_ENABLE_SIGNED   0

#define PMB_WLAN_AGC2_GAIN_SEL_TOGGLE_ENABLE_MASK   0x00000008UL
#define PMB_WLAN_AGC2_GAIN_SEL_TOGGLE_ENABLE_SHIFT  3
#define PMB_WLAN_AGC2_GAIN_SEL_TOGGLE_ENABLE_SIGNED 0

/* Register WLAN_AGC_WAIT_TIME (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_WAIT_TIME        0x0004
#define ABS_PMB_WLAN_AGC2_WAIT_TIME    0x02044404UL

#define PMB_WLAN_AGC2_WAIT_TIME_MASK   0x000003FFUL
#define PMB_WLAN_AGC2_WAIT_TIME_SHIFT  0
#define PMB_WLAN_AGC2_WAIT_TIME_SIGNED 0

/* Register WLAN_AGC_EST_PARAMETERS (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_EST_PARAMETERS                     0x0008
#define ABS_PMB_WLAN_AGC2_EST_PARAMETERS                 0x02044408UL

#define PMB_WLAN_AGC2_ESTIMATION_METHOD_MASK             0x00000001UL
#define PMB_WLAN_AGC2_ESTIMATION_METHOD_SHIFT            0
#define PMB_WLAN_AGC2_ESTIMATION_METHOD_SIGNED           0

#define PMB_WLAN_AGC2_ESTIMATION_LENGTH_SELECTION_MASK   0x0000000EUL
#define PMB_WLAN_AGC2_ESTIMATION_LENGTH_SELECTION_SHIFT  1
#define PMB_WLAN_AGC2_ESTIMATION_LENGTH_SELECTION_SIGNED 0

/* Register WLAN_AGC_SET_INIT_AGC_GAIN (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_SET_INIT_AGC_GAIN     0x000C
#define ABS_PMB_WLAN_AGC2_SET_INIT_AGC_GAIN 0x0204440CUL

#define PMB_WLAN_AGC2_INIT_AGC_GAIN0_MASK   0x000000FFUL
#define PMB_WLAN_AGC2_INIT_AGC_GAIN0_SHIFT  0
#define PMB_WLAN_AGC2_INIT_AGC_GAIN0_SIGNED 0

#define PMB_WLAN_AGC2_INIT_AGC_GAIN1_MASK   0x0000FF00UL
#define PMB_WLAN_AGC2_INIT_AGC_GAIN1_SHIFT  8
#define PMB_WLAN_AGC2_INIT_AGC_GAIN1_SIGNED 0

/* Register WLAN_AGC_TARGET_LEVEL (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_TARGET_LEVEL            0x0010
#define ABS_PMB_WLAN_AGC2_TARGET_LEVEL        0x02044410UL

#define PMB_WLAN_AGC2_TARGET_SIG_LEVEL_MASK   0x000000FFUL
#define PMB_WLAN_AGC2_TARGET_SIG_LEVEL_SHIFT  0
#define PMB_WLAN_AGC2_TARGET_SIG_LEVEL_SIGNED 0

/* Register WLAN_AGC_CLIP_LEVEL (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_CLIP_LEVEL        0x0014
#define ABS_PMB_WLAN_AGC2_CLIP_LEVEL    0x02044414UL

#define PMB_WLAN_AGC2_CLIP_LEVEL_MASK   0x000003FFUL
#define PMB_WLAN_AGC2_CLIP_LEVEL_SHIFT  0
#define PMB_WLAN_AGC2_CLIP_LEVEL_SIGNED 0

/* Register WLAN_AGC_FIRSTAGC_TRANS_SETTINGS_FIRST_ITERATION (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_FIRSTAGC_TRANS_SETTINGS_FIRST_ITERATION            0x0018
#define ABS_PMB_WLAN_AGC2_FIRSTAGC_TRANS_SETTINGS_FIRST_ITERATION        0x02044418UL

#define PMB_WLAN_AGC2_AGC_TRANS_LEN_DEEP_CLIP_FIRST_ITER_MASK            0x0000007FUL
#define PMB_WLAN_AGC2_AGC_TRANS_LEN_DEEP_CLIP_FIRST_ITER_SHIFT           0
#define PMB_WLAN_AGC2_AGC_TRANS_LEN_DEEP_CLIP_FIRST_ITER_SIGNED          0

#define PMB_WLAN_AGC2_AGC_TRANS_LEN_MODERATE_CLIP_FIRST_ITER_MASK        0x00003F80UL
#define PMB_WLAN_AGC2_AGC_TRANS_LEN_MODERATE_CLIP_FIRST_ITER_SHIFT       7
#define PMB_WLAN_AGC2_AGC_TRANS_LEN_MODERATE_CLIP_FIRST_ITER_SIGNED      0

#define PMB_WLAN_AGC2_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_FIRST_ITER_MASK   0x001FC000UL
#define PMB_WLAN_AGC2_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_FIRST_ITER_SHIFT  14
#define PMB_WLAN_AGC2_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_FIRST_ITER_SIGNED 0

/* Register WLAN_AGC_FIRSTAGC_CLIP_SETTINGS_FIRST_ITERATION (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_FIRSTAGC_CLIP_SETTINGS_FIRST_ITERATION     0x001C
#define ABS_PMB_WLAN_AGC2_FIRSTAGC_CLIP_SETTINGS_FIRST_ITERATION 0x0204441CUL

#define PMB_WLAN_AGC2_N_CLIP_DEEP_FIRST_ITER_MASK                0x000001FFUL
#define PMB_WLAN_AGC2_N_CLIP_DEEP_FIRST_ITER_SHIFT               0
#define PMB_WLAN_AGC2_N_CLIP_DEEP_FIRST_ITER_SIGNED              0

#define PMB_WLAN_AGC2_N_CLIP_MODERATE_FIRST_ITER_MASK            0x0003FE00UL
#define PMB_WLAN_AGC2_N_CLIP_MODERATE_FIRST_ITER_SHIFT           9
#define PMB_WLAN_AGC2_N_CLIP_MODERATE_FIRST_ITER_SIGNED          0

/* Register WLAN_AGC_FIRSTAGC_CUTBACK_SETTINGS_FIRST_ITERATION (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_FIRSTAGC_CUTBACK_SETTINGS_FIRST_ITERATION     0x0020
#define ABS_PMB_WLAN_AGC2_FIRSTAGC_CUTBACK_SETTINGS_FIRST_ITERATION 0x02044420UL

#define PMB_WLAN_AGC2_CUTBACK_DEEP_CLIP_FIRST_ITER_MASK             0x0000003FUL
#define PMB_WLAN_AGC2_CUTBACK_DEEP_CLIP_FIRST_ITER_SHIFT            0
#define PMB_WLAN_AGC2_CUTBACK_DEEP_CLIP_FIRST_ITER_SIGNED           0

#define PMB_WLAN_AGC2_CUTBACK_MODERATE_CLIP_FIRST_ITER_MASK         0x00000FC0UL
#define PMB_WLAN_AGC2_CUTBACK_MODERATE_CLIP_FIRST_ITER_SHIFT        6
#define PMB_WLAN_AGC2_CUTBACK_MODERATE_CLIP_FIRST_ITER_SIGNED       0

#define PMB_WLAN_AGC2_CUTBACK_NONZERO_CLIPS_CASE_FIRST_ITER_MASK    0x0003F000UL
#define PMB_WLAN_AGC2_CUTBACK_NONZERO_CLIPS_CASE_FIRST_ITER_SHIFT   12
#define PMB_WLAN_AGC2_CUTBACK_NONZERO_CLIPS_CASE_FIRST_ITER_SIGNED  0

/* Register WLAN_AGC_FIRSTAGC_TRANS_SETTINGS_SECOND_ITERATION (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_FIRSTAGC_TRANS_SETTINGS_SECOND_ITERATION            0x0024
#define ABS_PMB_WLAN_AGC2_FIRSTAGC_TRANS_SETTINGS_SECOND_ITERATION        0x02044424UL

#define PMB_WLAN_AGC2_AGC_TRANS_LEN_DEEP_CLIP_SECOND_ITER_MASK            0x0000007FUL
#define PMB_WLAN_AGC2_AGC_TRANS_LEN_DEEP_CLIP_SECOND_ITER_SHIFT           0
#define PMB_WLAN_AGC2_AGC_TRANS_LEN_DEEP_CLIP_SECOND_ITER_SIGNED          0

#define PMB_WLAN_AGC2_AGC_TRANS_LEN_MODERATE_CLIP_SECOND_ITER_MASK        0x00003F80UL
#define PMB_WLAN_AGC2_AGC_TRANS_LEN_MODERATE_CLIP_SECOND_ITER_SHIFT       7
#define PMB_WLAN_AGC2_AGC_TRANS_LEN_MODERATE_CLIP_SECOND_ITER_SIGNED      0

#define PMB_WLAN_AGC2_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_SECOND_ITER_MASK   0x001FC000UL
#define PMB_WLAN_AGC2_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_SECOND_ITER_SHIFT  14
#define PMB_WLAN_AGC2_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_SECOND_ITER_SIGNED 0

/* Register WLAN_AGC_FIRSTAGC_CLIP_SETTINGS_SECOND_ITERATION (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_FIRSTAGC_CLIP_SETTINGS_SECOND_ITERATION     0x0028
#define ABS_PMB_WLAN_AGC2_FIRSTAGC_CLIP_SETTINGS_SECOND_ITERATION 0x02044428UL

#define PMB_WLAN_AGC2_N_CLIP_DEEP_SECOND_ITER_MASK                0x000001FFUL
#define PMB_WLAN_AGC2_N_CLIP_DEEP_SECOND_ITER_SHIFT               0
#define PMB_WLAN_AGC2_N_CLIP_DEEP_SECOND_ITER_SIGNED              0

#define PMB_WLAN_AGC2_N_CLIP_MODERATE_SECOND_ITER_MASK            0x0003FE00UL
#define PMB_WLAN_AGC2_N_CLIP_MODERATE_SECOND_ITER_SHIFT           9
#define PMB_WLAN_AGC2_N_CLIP_MODERATE_SECOND_ITER_SIGNED          0

/* Register WLAN_AGC_FIRSTAGC_CUTBACK_SETTINGS_SECOND_ITERATION (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_FIRSTAGC_CUTBACK_SETTINGS_SECOND_ITERATION     0x002C
#define ABS_PMB_WLAN_AGC2_FIRSTAGC_CUTBACK_SETTINGS_SECOND_ITERATION 0x0204442CUL

#define PMB_WLAN_AGC2_CUTBACK_DEEP_CLIP_SECOND_ITER_MASK             0x0000003FUL
#define PMB_WLAN_AGC2_CUTBACK_DEEP_CLIP_SECOND_ITER_SHIFT            0
#define PMB_WLAN_AGC2_CUTBACK_DEEP_CLIP_SECOND_ITER_SIGNED           0

#define PMB_WLAN_AGC2_CUTBACK_MODERATE_CLIP_SECOND_ITER_MASK         0x00000FC0UL
#define PMB_WLAN_AGC2_CUTBACK_MODERATE_CLIP_SECOND_ITER_SHIFT        6
#define PMB_WLAN_AGC2_CUTBACK_MODERATE_CLIP_SECOND_ITER_SIGNED       0

#define PMB_WLAN_AGC2_CUTBACK_NONZERO_CLIPS_CASE_SECOND_ITER_MASK    0x0003F000UL
#define PMB_WLAN_AGC2_CUTBACK_NONZERO_CLIPS_CASE_SECOND_ITER_SHIFT   12
#define PMB_WLAN_AGC2_CUTBACK_NONZERO_CLIPS_CASE_SECOND_ITER_SIGNED  0

/* Register WLAN_AGC_FIRSTAGC_FINAL_TRANSIENT_LEN (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_FIRSTAGC_FINAL_TRANSIENT_LEN                 0x0030
#define ABS_PMB_WLAN_AGC2_FIRSTAGC_FINAL_TRANSIENT_LEN             0x02044430UL

#define PMB_WLAN_AGC2_AGC_TRANSIENT_LEN_FINAL_FIRST_AGC_EST_MASK   0x0000007FUL
#define PMB_WLAN_AGC2_AGC_TRANSIENT_LEN_FINAL_FIRST_AGC_EST_SHIFT  0
#define PMB_WLAN_AGC2_AGC_TRANSIENT_LEN_FINAL_FIRST_AGC_EST_SIGNED 0

/* Register WLAN_AGC_SECONDAGC_SETTINGS (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_SECONDAGC_SETTINGS                   0x0034
#define ABS_PMB_WLAN_AGC2_SECONDAGC_SETTINGS               0x02044434UL

#define PMB_WLAN_AGC2_SECOND_AGC_EN_MASK                   0x00000001UL
#define PMB_WLAN_AGC2_SECOND_AGC_EN_SHIFT                  0
#define PMB_WLAN_AGC2_SECOND_AGC_EN_SIGNED                 0

#define PMB_WLAN_AGC2_SECOND_AGC_EST_WAIT_CNTR_MASK        0x000001FEUL
#define PMB_WLAN_AGC2_SECOND_AGC_EST_WAIT_CNTR_SHIFT       1
#define PMB_WLAN_AGC2_SECOND_AGC_EST_WAIT_CNTR_SIGNED      0

#define PMB_WLAN_AGC2_SECOND_AGC_DMA_TRIGGER_BYPASS_MASK   0x00000200UL
#define PMB_WLAN_AGC2_SECOND_AGC_DMA_TRIGGER_BYPASS_SHIFT  9
#define PMB_WLAN_AGC2_SECOND_AGC_DMA_TRIGGER_BYPASS_SIGNED 0

/* Register WLAN_AGC_SECONDAGC_CLIP_SETTINGS (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_SECONDAGC_CLIP_SETTINGS           0x0038
#define ABS_PMB_WLAN_AGC2_SECONDAGC_CLIP_SETTINGS       0x02044438UL

#define PMB_WLAN_AGC2_N_CLIP_DEEP_SECOND_AGC_MASK       0x000001FFUL
#define PMB_WLAN_AGC2_N_CLIP_DEEP_SECOND_AGC_SHIFT      0
#define PMB_WLAN_AGC2_N_CLIP_DEEP_SECOND_AGC_SIGNED     0

#define PMB_WLAN_AGC2_N_CLIP_MODERATE_SECOND_AGC_MASK   0x0003FE00UL
#define PMB_WLAN_AGC2_N_CLIP_MODERATE_SECOND_AGC_SHIFT  9
#define PMB_WLAN_AGC2_N_CLIP_MODERATE_SECOND_AGC_SIGNED 0

/* Register WLAN_AGC_SECONDAGC_TRANS_LEN_SETTINGS (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_SECONDAGC_TRANS_LEN_SETTINGS                       0x003C
#define ABS_PMB_WLAN_AGC2_SECONDAGC_TRANS_LEN_SETTINGS                   0x0204443CUL

#define PMB_WLAN_AGC2_AGC_TRANS_LEN_DEEP_CLIP_SECOND_AGC_MASK            0x0000007FUL
#define PMB_WLAN_AGC2_AGC_TRANS_LEN_DEEP_CLIP_SECOND_AGC_SHIFT           0
#define PMB_WLAN_AGC2_AGC_TRANS_LEN_DEEP_CLIP_SECOND_AGC_SIGNED          0

#define PMB_WLAN_AGC2_AGC_TRANS_LEN_MODERATE_CLIP_SECOND_AGC_MASK        0x00003F80UL
#define PMB_WLAN_AGC2_AGC_TRANS_LEN_MODERATE_CLIP_SECOND_AGC_SHIFT       7
#define PMB_WLAN_AGC2_AGC_TRANS_LEN_MODERATE_CLIP_SECOND_AGC_SIGNED      0

#define PMB_WLAN_AGC2_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_SECOND_AGC_MASK   0x001FC000UL
#define PMB_WLAN_AGC2_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_SECOND_AGC_SHIFT  14
#define PMB_WLAN_AGC2_AGC_TRANS_LEN_NONZERO_CLIPS_CASE_SECOND_AGC_SIGNED 0

/* Register WLAN_AGC_SECONDAGC_CUTBACK_SETTINGS (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_SECONDAGC_CUTBACK_SETTINGS              0x0040
#define ABS_PMB_WLAN_AGC2_SECONDAGC_CUTBACK_SETTINGS          0x02044440UL

#define PMB_WLAN_AGC2_CUTBACK_SECOND_AGC_DEEP_CLIP_MASK       0x0000003FUL
#define PMB_WLAN_AGC2_CUTBACK_SECOND_AGC_DEEP_CLIP_SHIFT      0
#define PMB_WLAN_AGC2_CUTBACK_SECOND_AGC_DEEP_CLIP_SIGNED     0

#define PMB_WLAN_AGC2_CUTBACK_SECOND_AGC_MODERATE_CLIP_MASK   0x00000FC0UL
#define PMB_WLAN_AGC2_CUTBACK_SECOND_AGC_MODERATE_CLIP_SHIFT  6
#define PMB_WLAN_AGC2_CUTBACK_SECOND_AGC_MODERATE_CLIP_SIGNED 0

#define PMB_WLAN_AGC2_CUTBACK_SECOND_AGC_NONZERO_CLIP_MASK    0x0003F000UL
#define PMB_WLAN_AGC2_CUTBACK_SECOND_AGC_NONZERO_CLIP_SHIFT   12
#define PMB_WLAN_AGC2_CUTBACK_SECOND_AGC_NONZERO_CLIP_SIGNED  0

/* Register WLAN_AGC_SECONDAGC_FINAL_TRANSIENT_LEN (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_SECONDAGC_FINAL_TRANSIENT_LEN                 0x0044
#define ABS_PMB_WLAN_AGC2_SECONDAGC_FINAL_TRANSIENT_LEN             0x02044444UL

#define PMB_WLAN_AGC2_AGC_TRANSIENT_LEN_FINAL_SECOND_AGC_EST_MASK   0x0000007FUL
#define PMB_WLAN_AGC2_AGC_TRANSIENT_LEN_FINAL_SECOND_AGC_EST_SHIFT  0
#define PMB_WLAN_AGC2_AGC_TRANSIENT_LEN_FINAL_SECOND_AGC_EST_SIGNED 0

/* Register WLAN_AGC_DC_HEAD_ROOM (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_DC_HEAD_ROOM           0x0048
#define ABS_PMB_WLAN_AGC2_DC_HEAD_ROOM       0x02044448UL

#define PMB_WLAN_AGC2_DC_COMPENSATION_MASK   0x00000007UL
#define PMB_WLAN_AGC2_DC_COMPENSATION_SHIFT  0
#define PMB_WLAN_AGC2_DC_COMPENSATION_SIGNED 0

/* Register WLAN_AGC_RXHP_SETTINGS (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_RXHP_SETTINGS                        0x004C
#define ABS_PMB_WLAN_AGC2_RXHP_SETTINGS                    0x0204444CUL

#define PMB_WLAN_AGC2_RXHP_LEV_PRE_FIRST_AGC_EST_MASK      0x00000001UL
#define PMB_WLAN_AGC2_RXHP_LEV_PRE_FIRST_AGC_EST_SHIFT     0
#define PMB_WLAN_AGC2_RXHP_LEV_PRE_FIRST_AGC_EST_SIGNED    0

#define PMB_WLAN_AGC2_RXHP_LEV_POST_FIRST_AGC_EST_MASK     0x00000002UL
#define PMB_WLAN_AGC2_RXHP_LEV_POST_FIRST_AGC_EST_SHIFT    1
#define PMB_WLAN_AGC2_RXHP_LEV_POST_FIRST_AGC_EST_SIGNED   0

#define PMB_WLAN_AGC2_RXHP_LEV_START_SECOND_AGC_EST_MASK   0x00000004UL
#define PMB_WLAN_AGC2_RXHP_LEV_START_SECOND_AGC_EST_SHIFT  2
#define PMB_WLAN_AGC2_RXHP_LEV_START_SECOND_AGC_EST_SIGNED 0

#define PMB_WLAN_AGC2_RXHP_LEV_POST_SECOND_AGC_EST_MASK    0x00000008UL
#define PMB_WLAN_AGC2_RXHP_LEV_POST_SECOND_AGC_EST_SHIFT   3
#define PMB_WLAN_AGC2_RXHP_LEV_POST_SECOND_AGC_EST_SIGNED  0

#define PMB_WLAN_AGC2_RXHP_LEV_IN_DISABLE_STATE_MASK       0x00000010UL
#define PMB_WLAN_AGC2_RXHP_LEV_IN_DISABLE_STATE_SHIFT      4
#define PMB_WLAN_AGC2_RXHP_LEV_IN_DISABLE_STATE_SIGNED     0

#define PMB_WLAN_AGC2_RXHP_POST_AGC_TRANSIENT_MASK         0x00001FE0UL
#define PMB_WLAN_AGC2_RXHP_POST_AGC_TRANSIENT_SHIFT        5
#define PMB_WLAN_AGC2_RXHP_POST_AGC_TRANSIENT_SIGNED       0

#define PMB_WLAN_AGC2_RXHP_PRE_AGC_TRANSIENT_MASK          0x001FE000UL
#define PMB_WLAN_AGC2_RXHP_PRE_AGC_TRANSIENT_SHIFT         13
#define PMB_WLAN_AGC2_RXHP_PRE_AGC_TRANSIENT_SIGNED        0

/* Register WLAN_AGC_MAPPING_PARAMETERS_MODE_GAINS (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_MAPPING_PARAMETERS_MODE_GAINS     0x0050
#define ABS_PMB_WLAN_AGC2_MAPPING_PARAMETERS_MODE_GAINS 0x02044450UL

#define PMB_WLAN_AGC2_MODE1_GAIN_MASK                   0x000000FFUL
#define PMB_WLAN_AGC2_MODE1_GAIN_SHIFT                  0
#define PMB_WLAN_AGC2_MODE1_GAIN_SIGNED                 0

#define PMB_WLAN_AGC2_MODE2_GAIN_MASK                   0x0000FF00UL
#define PMB_WLAN_AGC2_MODE2_GAIN_SHIFT                  8
#define PMB_WLAN_AGC2_MODE2_GAIN_SIGNED                 0

#define PMB_WLAN_AGC2_MODE3_GAIN_MASK                   0x00FF0000UL
#define PMB_WLAN_AGC2_MODE3_GAIN_SHIFT                  16
#define PMB_WLAN_AGC2_MODE3_GAIN_SIGNED                 0

/* Register WLAN_AGC_MAPPING_PARAMETERS_MAX_MIN_GAIN (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_MAPPING_PARAMETERS_MAX_MIN_GAIN     0x0054
#define ABS_PMB_WLAN_AGC2_MAPPING_PARAMETERS_MAX_MIN_GAIN 0x02044454UL

#define PMB_WLAN_AGC2_MIN_GAIN_MASK                       0x000000FFUL
#define PMB_WLAN_AGC2_MIN_GAIN_SHIFT                      0
#define PMB_WLAN_AGC2_MIN_GAIN_SIGNED                     0

#define PMB_WLAN_AGC2_MAX_GAIN_MASK                       0x0000FF00UL
#define PMB_WLAN_AGC2_MAX_GAIN_SHIFT                      8
#define PMB_WLAN_AGC2_MAX_GAIN_SIGNED                     0

/* Register WLAN_AGC_MAPPING_PARAMETERS_BOUNDARY (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_MAPPING_PARAMETERS_BOUNDARY     0x0058
#define ABS_PMB_WLAN_AGC2_MAPPING_PARAMETERS_BOUNDARY 0x02044458UL

#define PMB_WLAN_AGC2_GAIN_MODE1_BNDRY_MASK           0x000000FFUL
#define PMB_WLAN_AGC2_GAIN_MODE1_BNDRY_SHIFT          0
#define PMB_WLAN_AGC2_GAIN_MODE1_BNDRY_SIGNED         0

#define PMB_WLAN_AGC2_GAIN_MODE2_BNDRY_MASK           0x0000FF00UL
#define PMB_WLAN_AGC2_GAIN_MODE2_BNDRY_SHIFT          8
#define PMB_WLAN_AGC2_GAIN_MODE2_BNDRY_SIGNED         0

#define PMB_WLAN_AGC2_GAIN_MODE3_BNDRY_MASK           0x00FF0000UL
#define PMB_WLAN_AGC2_GAIN_MODE3_BNDRY_SHIFT          16
#define PMB_WLAN_AGC2_GAIN_MODE3_BNDRY_SIGNED         0

/* Register WLAN_AGC_MAPPING_PATTERN (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_MAPPING_PATTERN           0x005C
#define ABS_PMB_WLAN_AGC2_MAPPING_PATTERN       0x0204445CUL

#define PMB_WLAN_AGC2_MIN_GAIN_PATTERN_MASK     0x00000007UL
#define PMB_WLAN_AGC2_MIN_GAIN_PATTERN_SHIFT    0
#define PMB_WLAN_AGC2_MIN_GAIN_PATTERN_SIGNED   0

#define PMB_WLAN_AGC2_GAIN_MODE1_PATTERN_MASK   0x00000038UL
#define PMB_WLAN_AGC2_GAIN_MODE1_PATTERN_SHIFT  3
#define PMB_WLAN_AGC2_GAIN_MODE1_PATTERN_SIGNED 0

#define PMB_WLAN_AGC2_GAIN_MODE2_PATTERN_MASK   0x000001C0UL
#define PMB_WLAN_AGC2_GAIN_MODE2_PATTERN_SHIFT  6
#define PMB_WLAN_AGC2_GAIN_MODE2_PATTERN_SIGNED 0

#define PMB_WLAN_AGC2_GAIN_MODE3_PATTERN_MASK   0x00000E00UL
#define PMB_WLAN_AGC2_GAIN_MODE3_PATTERN_SHIFT  9
#define PMB_WLAN_AGC2_GAIN_MODE3_PATTERN_SIGNED 0

/* Register WLAN_AGC_FIN_VAL_MAPPED (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_FIN_VAL_MAPPED          0x0060
#define ABS_PMB_WLAN_AGC2_FIN_VAL_MAPPED      0x02044460UL

#define PMB_WLAN_AGC2_MAPPED_AGC_VALUE_MASK   0x000003FFUL
#define PMB_WLAN_AGC2_MAPPED_AGC_VALUE_SHIFT  0
#define PMB_WLAN_AGC2_MAPPED_AGC_VALUE_SIGNED 0

/* Register WLAN_AGC_FIN_VAL (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_FIN_VAL                0x0064
#define ABS_PMB_WLAN_AGC2_FIN_VAL            0x02044464UL

#define PMB_WLAN_AGC2_AGC_FINAL_VALUE_MASK   0x000000FFUL
#define PMB_WLAN_AGC2_AGC_FINAL_VALUE_SHIFT  0
#define PMB_WLAN_AGC2_AGC_FINAL_VALUE_SIGNED 0

/* Register WLAN_AGC_STATUS (PMR_WLAN_AGC2) */
#define PMB_WLAN_AGC2_STATUS                 0x0068
#define ABS_PMB_WLAN_AGC2_STATUS             0x02044468UL

#define PMB_WLAN_AGC2_FIRST_AGC_DONE_MASK    0x00000001UL
#define PMB_WLAN_AGC2_FIRST_AGC_DONE_SHIFT   0
#define PMB_WLAN_AGC2_FIRST_AGC_DONE_SIGNED  0

#define PMB_WLAN_AGC2_SECOND_AGC_DONE_MASK   0x00000002UL
#define PMB_WLAN_AGC2_SECOND_AGC_DONE_SHIFT  1
#define PMB_WLAN_AGC2_SECOND_AGC_DONE_SIGNED 0

/* Register UCC_VITERBI_RESET (PMR_UCC_VITERBI2) */
#define PMB_UCC_VITERBI2_RESET                 0x0000
#define ABS_PMB_UCC_VITERBI2_RESET             0x02044800UL

#define PMB_UCC_VITERBI2_PUNC_SEQ_CLEAR_MASK   0x00000001UL
#define PMB_UCC_VITERBI2_PUNC_SEQ_CLEAR_SHIFT  0
#define PMB_UCC_VITERBI2_PUNC_SEQ_CLEAR_SIGNED 0

#define PMB_UCC_VITERBI2_VIT_DONE_CLEAR_MASK   0x00000002UL
#define PMB_UCC_VITERBI2_VIT_DONE_CLEAR_SHIFT  1
#define PMB_UCC_VITERBI2_VIT_DONE_CLEAR_SIGNED 0

#define PMB_UCC_VITERBI2_VIT_RESET_MASK        0x00000100UL
#define PMB_UCC_VITERBI2_VIT_RESET_SHIFT       8
#define PMB_UCC_VITERBI2_VIT_RESET_SIGNED      0

#define PMB_UCC_VITERBI2_FE_RESET_MASK         0x00000200UL
#define PMB_UCC_VITERBI2_FE_RESET_SHIFT        9
#define PMB_UCC_VITERBI2_FE_RESET_SIGNED       0

#define PMB_UCC_VITERBI2_BE_RESET_MASK         0x00000400UL
#define PMB_UCC_VITERBI2_BE_RESET_SHIFT        10
#define PMB_UCC_VITERBI2_BE_RESET_SIGNED       0

#define PMB_UCC_VITERBI2_FB_RESET_MASK         0x00000800UL
#define PMB_UCC_VITERBI2_FB_RESET_SHIFT        11
#define PMB_UCC_VITERBI2_FB_RESET_SIGNED       0

#define PMB_UCC_VITERBI2_ERRCOUNT_RESET_MASK   0x00001000UL
#define PMB_UCC_VITERBI2_ERRCOUNT_RESET_SHIFT  12
#define PMB_UCC_VITERBI2_ERRCOUNT_RESET_SIGNED 0

#define PMB_UCC_VITERBI2_TEST_PUNC_END_MASK    0x00002000UL
#define PMB_UCC_VITERBI2_TEST_PUNC_END_SHIFT   13
#define PMB_UCC_VITERBI2_TEST_PUNC_END_SIGNED  0

/* Register UCC_VITERBI_CONFIG1 (PMR_UCC_VITERBI2) */
#define PMB_UCC_VITERBI2_CONFIG1                    0x0004
#define ABS_PMB_UCC_VITERBI2_CONFIG1                0x02044804UL

#define PMB_UCC_VITERBI2_SD_BITS_MASK               0x00000001UL
#define PMB_UCC_VITERBI2_SD_BITS_SHIFT              0
#define PMB_UCC_VITERBI2_SD_BITS_SIGNED             0

#define PMB_UCC_VITERBI2_SD_MID_STEP_MASK           0x00000002UL
#define PMB_UCC_VITERBI2_SD_MID_STEP_SHIFT          1
#define PMB_UCC_VITERBI2_SD_MID_STEP_SIGNED         0

#define PMB_UCC_VITERBI2_SD_ODD_START_MASK          0x00000004UL
#define PMB_UCC_VITERBI2_SD_ODD_START_SHIFT         2
#define PMB_UCC_VITERBI2_SD_ODD_START_SIGNED        0

#define PMB_UCC_VITERBI2_PUNC_MODE_MASK             0x00000008UL
#define PMB_UCC_VITERBI2_PUNC_MODE_SHIFT            3
#define PMB_UCC_VITERBI2_PUNC_MODE_SIGNED           0

#define PMB_UCC_VITERBI2_END_JOB_FE_RESET_MASK      0x00000010UL
#define PMB_UCC_VITERBI2_END_JOB_FE_RESET_SHIFT     4
#define PMB_UCC_VITERBI2_END_JOB_FE_RESET_SIGNED    0

#define PMB_UCC_VITERBI2_END_JOB_COUNT_RESET_MASK   0x00000020UL
#define PMB_UCC_VITERBI2_END_JOB_COUNT_RESET_SHIFT  5
#define PMB_UCC_VITERBI2_END_JOB_COUNT_RESET_SIGNED 0

#define PMB_UCC_VITERBI2_PACKET_LENGTH_MASK         0x0000FF00UL
#define PMB_UCC_VITERBI2_PACKET_LENGTH_SHIFT        8
#define PMB_UCC_VITERBI2_PACKET_LENGTH_SIGNED       0

/* Register UCC_VITERBI_CONFIG2 (PMR_UCC_VITERBI2) */
#define PMB_UCC_VITERBI2_CONFIG2               0x0008
#define ABS_PMB_UCC_VITERBI2_CONFIG2           0x02044808UL

#define PMB_UCC_VITERBI2_START_PHASE_MASK      0x0000000FUL
#define PMB_UCC_VITERBI2_START_PHASE_SHIFT     0
#define PMB_UCC_VITERBI2_START_PHASE_SIGNED    0

#define PMB_UCC_VITERBI2_RESET_PHASE_MASK      0x00000010UL
#define PMB_UCC_VITERBI2_RESET_PHASE_SHIFT     4
#define PMB_UCC_VITERBI2_RESET_PHASE_SIGNED    0

#define PMB_UCC_VITERBI2_START_STATE_MASK      0x00003F00UL
#define PMB_UCC_VITERBI2_START_STATE_SHIFT     8
#define PMB_UCC_VITERBI2_START_STATE_SIGNED    0

#define PMB_UCC_VITERBI2_RESET_STATE_MASK      0x00004000UL
#define PMB_UCC_VITERBI2_RESET_STATE_SHIFT     14
#define PMB_UCC_VITERBI2_RESET_STATE_SIGNED    0

#define PMB_UCC_VITERBI2_USE_BEST_STATE_MASK   0x00008000UL
#define PMB_UCC_VITERBI2_USE_BEST_STATE_SHIFT  15
#define PMB_UCC_VITERBI2_USE_BEST_STATE_SIGNED 0

#define PMB_UCC_VITERBI2_END_STATE_MASK        0x003F0000UL
#define PMB_UCC_VITERBI2_END_STATE_SHIFT       16
#define PMB_UCC_VITERBI2_END_STATE_SIGNED      0

#define PMB_UCC_VITERBI2_STATE_TERM_MASK       0x00400000UL
#define PMB_UCC_VITERBI2_STATE_TERM_SHIFT      22
#define PMB_UCC_VITERBI2_STATE_TERM_SIGNED     0

/* Register UCC_VITERBI_PUNCTURE_PATTERN_0 (PMR_UCC_VITERBI2) */
#define PMB_UCC_VITERBI2_PUNCTURE_PATTERN_0     0x000C
#define ABS_PMB_UCC_VITERBI2_PUNCTURE_PATTERN_0 0x0204480CUL

#define PMB_UCC_VITERBI2_PP5_MASK               0x0000000FUL
#define PMB_UCC_VITERBI2_PP5_SHIFT              0
#define PMB_UCC_VITERBI2_PP5_SIGNED             0

#define PMB_UCC_VITERBI2_PP4_MASK               0x000000F0UL
#define PMB_UCC_VITERBI2_PP4_SHIFT              4
#define PMB_UCC_VITERBI2_PP4_SIGNED             0

#define PMB_UCC_VITERBI2_PP3_MASK               0x00000F00UL
#define PMB_UCC_VITERBI2_PP3_SHIFT              8
#define PMB_UCC_VITERBI2_PP3_SIGNED             0

#define PMB_UCC_VITERBI2_PP2_MASK               0x0000F000UL
#define PMB_UCC_VITERBI2_PP2_SHIFT              12
#define PMB_UCC_VITERBI2_PP2_SIGNED             0

#define PMB_UCC_VITERBI2_PP1_MASK               0x000F0000UL
#define PMB_UCC_VITERBI2_PP1_SHIFT              16
#define PMB_UCC_VITERBI2_PP1_SIGNED             0

#define PMB_UCC_VITERBI2_PP0_MASK               0x00F00000UL
#define PMB_UCC_VITERBI2_PP0_SHIFT              20
#define PMB_UCC_VITERBI2_PP0_SIGNED             0

/* Register UCC_VITERBI_PUNCTURE_PATTERN_1 (PMR_UCC_VITERBI2) */
#define PMB_UCC_VITERBI2_PUNCTURE_PATTERN_1     0x0010
#define ABS_PMB_UCC_VITERBI2_PUNCTURE_PATTERN_1 0x02044810UL

#define PMB_UCC_VITERBI2_PP11_MASK              0x0000000FUL
#define PMB_UCC_VITERBI2_PP11_SHIFT             0
#define PMB_UCC_VITERBI2_PP11_SIGNED            0

#define PMB_UCC_VITERBI2_PP10_MASK              0x000000F0UL
#define PMB_UCC_VITERBI2_PP10_SHIFT             4
#define PMB_UCC_VITERBI2_PP10_SIGNED            0

#define PMB_UCC_VITERBI2_PP9_MASK               0x00000F00UL
#define PMB_UCC_VITERBI2_PP9_SHIFT              8
#define PMB_UCC_VITERBI2_PP9_SIGNED             0

#define PMB_UCC_VITERBI2_PP8_MASK               0x0000F000UL
#define PMB_UCC_VITERBI2_PP8_SHIFT              12
#define PMB_UCC_VITERBI2_PP8_SIGNED             0

#define PMB_UCC_VITERBI2_PP7_MASK               0x000F0000UL
#define PMB_UCC_VITERBI2_PP7_SHIFT              16
#define PMB_UCC_VITERBI2_PP7_SIGNED             0

#define PMB_UCC_VITERBI2_PP6_MASK               0x00F00000UL
#define PMB_UCC_VITERBI2_PP6_SHIFT              20
#define PMB_UCC_VITERBI2_PP6_SIGNED             0

/* Register UCC_VITERBI_PUNCTURE_PATTERN_2 (PMR_UCC_VITERBI2) */
#define PMB_UCC_VITERBI2_PUNCTURE_PATTERN_2     0x0014
#define ABS_PMB_UCC_VITERBI2_PUNCTURE_PATTERN_2 0x02044814UL

#define PMB_UCC_VITERBI2_PP15_MASK              0x00000F00UL
#define PMB_UCC_VITERBI2_PP15_SHIFT             8
#define PMB_UCC_VITERBI2_PP15_SIGNED            0

#define PMB_UCC_VITERBI2_PP14_MASK              0x0000F000UL
#define PMB_UCC_VITERBI2_PP14_SHIFT             12
#define PMB_UCC_VITERBI2_PP14_SIGNED            0

#define PMB_UCC_VITERBI2_PP13_MASK              0x000F0000UL
#define PMB_UCC_VITERBI2_PP13_SHIFT             16
#define PMB_UCC_VITERBI2_PP13_SIGNED            0

#define PMB_UCC_VITERBI2_PP12_MASK              0x00F00000UL
#define PMB_UCC_VITERBI2_PP12_SHIFT             20
#define PMB_UCC_VITERBI2_PP12_SIGNED            0

/* Register UCC_VITERBI_PUNCTURE_CONTROL_0 (PMR_UCC_VITERBI2) */
#define PMB_UCC_VITERBI2_PUNCTURE_CONTROL_0     0x0018
#define ABS_PMB_UCC_VITERBI2_PUNCTURE_CONTROL_0 0x02044818UL

#define PMB_UCC_VITERBI2_END_JOB_MASK           0x00000100UL
#define PMB_UCC_VITERBI2_END_JOB_SHIFT          8
#define PMB_UCC_VITERBI2_END_JOB_SIGNED         0

#define PMB_UCC_VITERBI2_SEND_INTERRUPT_MASK    0x00000200UL
#define PMB_UCC_VITERBI2_SEND_INTERRUPT_SHIFT   9
#define PMB_UCC_VITERBI2_SEND_INTERRUPT_SIGNED  0

#define PMB_UCC_VITERBI2_PUNC_DEBUG_MASK        0x00001C00UL
#define PMB_UCC_VITERBI2_PUNC_DEBUG_SHIFT       10
#define PMB_UCC_VITERBI2_PUNC_DEBUG_SIGNED      0

#define PMB_UCC_VITERBI2_SLOTS_TAKEN_MASK       0x00E00000UL
#define PMB_UCC_VITERBI2_SLOTS_TAKEN_SHIFT      21
#define PMB_UCC_VITERBI2_SLOTS_TAKEN_SIGNED     0

/* Register UCC_VITERBI_PUNCTURE_CONTROL_1 (PMR_UCC_VITERBI2) */
#define PMB_UCC_VITERBI2_PUNCTURE_CONTROL_1     0x001C
#define ABS_PMB_UCC_VITERBI2_PUNCTURE_CONTROL_1 0x0204481CUL

#define PMB_UCC_VITERBI2_NP_MASK                0x0000000FUL
#define PMB_UCC_VITERBI2_NP_SHIFT               0
#define PMB_UCC_VITERBI2_NP_SIGNED              0

#define PMB_UCC_VITERBI2_NL_MASK                0x000FFFF0UL
#define PMB_UCC_VITERBI2_NL_SHIFT               4
#define PMB_UCC_VITERBI2_NL_SIGNED              0

/* Register UCC_VITERBI_POLYNOMIALS_0 (PMR_UCC_VITERBI2) */
#define PMB_UCC_VITERBI2_POLYNOMIALS_0     0x0020
#define ABS_PMB_UCC_VITERBI2_POLYNOMIALS_0 0x02044820UL

#define PMB_UCC_VITERBI2_P1_MASK           0x00007F00UL
#define PMB_UCC_VITERBI2_P1_SHIFT          8
#define PMB_UCC_VITERBI2_P1_SIGNED         0

#define PMB_UCC_VITERBI2_P0_MASK           0x007F0000UL
#define PMB_UCC_VITERBI2_P0_SHIFT          16
#define PMB_UCC_VITERBI2_P0_SIGNED         0

/* Register UCC_VITERBI_POLYNOMIALS_1 (PMR_UCC_VITERBI2) */
#define PMB_UCC_VITERBI2_POLYNOMIALS_1     0x0024
#define ABS_PMB_UCC_VITERBI2_POLYNOMIALS_1 0x02044824UL

#define PMB_UCC_VITERBI2_P3_MASK           0x00007F00UL
#define PMB_UCC_VITERBI2_P3_SHIFT          8
#define PMB_UCC_VITERBI2_P3_SIGNED         0

#define PMB_UCC_VITERBI2_P2_MASK           0x007F0000UL
#define PMB_UCC_VITERBI2_P2_SHIFT          16
#define PMB_UCC_VITERBI2_P2_SIGNED         0

/* Register UCC_VITERBI_DESCRAMBLER_0 (PMR_UCC_VITERBI2) */
#define PMB_UCC_VITERBI2_DESCRAMBLER_0     0x0028
#define ABS_PMB_UCC_VITERBI2_DESCRAMBLER_0 0x02044828UL

#define PMB_UCC_VITERBI2_DMODE_MASK        0x00000003UL
#define PMB_UCC_VITERBI2_DMODE_SHIFT       0
#define PMB_UCC_VITERBI2_DMODE_SIGNED      0

#define PMB_UCC_VITERBI2_DP_MASK           0x00FFFF00UL
#define PMB_UCC_VITERBI2_DP_SHIFT          8
#define PMB_UCC_VITERBI2_DP_SIGNED         0

/* Register UCC_VITERBI_DESCRAMBLER_1 (PMR_UCC_VITERBI2) */
#define PMB_UCC_VITERBI2_DESCRAMBLER_1     0x002C
#define ABS_PMB_UCC_VITERBI2_DESCRAMBLER_1 0x0204482CUL

#define PMB_UCC_VITERBI2_DI_MASK           0x00FFFF00UL
#define PMB_UCC_VITERBI2_DI_SHIFT          8
#define PMB_UCC_VITERBI2_DI_SIGNED         0

/* Register UCC_VITERBI_END_PHASE (PMR_UCC_VITERBI2) */
#define PMB_UCC_VITERBI2_END_PHASE        0x0040
#define ABS_PMB_UCC_VITERBI2_END_PHASE    0x02044840UL

#define PMB_UCC_VITERBI2_END_PHASE_MASK   0x0000000FUL
#define PMB_UCC_VITERBI2_END_PHASE_SHIFT  0
#define PMB_UCC_VITERBI2_END_PHASE_SIGNED 0

/* Register UCC_VITERBI_ERRS_0 (PMR_UCC_VITERBI2) */
#define PMB_UCC_VITERBI2_ERRS_0                  0x0044
#define ABS_PMB_UCC_VITERBI2_ERRS_0              0x02044844UL

#define PMB_UCC_VITERBI2_ERRS_COUNT_START_MASK   0x00FFFF00UL
#define PMB_UCC_VITERBI2_ERRS_COUNT_START_SHIFT  8
#define PMB_UCC_VITERBI2_ERRS_COUNT_START_SIGNED 0

/* Register UCC_VITERBI_ERRS_1 (PMR_UCC_VITERBI2) */
#define PMB_UCC_VITERBI2_ERRS_1                    0x0048
#define ABS_PMB_UCC_VITERBI2_ERRS_1                0x02044848UL

#define PMB_UCC_VITERBI2_ERRS_COUNT_STOPPED_MASK   0x00000001UL
#define PMB_UCC_VITERBI2_ERRS_COUNT_STOPPED_SHIFT  0
#define PMB_UCC_VITERBI2_ERRS_COUNT_STOPPED_SIGNED 0

#define PMB_UCC_VITERBI2_ERRS_COUNT_STOP_MASK      0x00FFFF00UL
#define PMB_UCC_VITERBI2_ERRS_COUNT_STOP_SHIFT     8
#define PMB_UCC_VITERBI2_ERRS_COUNT_STOP_SIGNED    0

/* Register UCC_VITERBI_ONES (PMR_UCC_VITERBI2) */
#define PMB_UCC_VITERBI2_ONES        0x004C
#define ABS_PMB_UCC_VITERBI2_ONES    0x0204484CUL

#define PMB_UCC_VITERBI2_ONES_MASK   0x0000FFFFUL
#define PMB_UCC_VITERBI2_ONES_SHIFT  0
#define PMB_UCC_VITERBI2_ONES_SIGNED 0

/* Register UCC_VITERBI_INT_STATUS (PMR_UCC_VITERBI2) */
#define PMB_UCC_VITERBI2_INT_STATUS           0x0050
#define ABS_PMB_UCC_VITERBI2_INT_STATUS       0x02044850UL

#define PMB_UCC_VITERBI2_PUNC_SEQ_STAT_MASK   0x00200000UL
#define PMB_UCC_VITERBI2_PUNC_SEQ_STAT_SHIFT  21
#define PMB_UCC_VITERBI2_PUNC_SEQ_STAT_SIGNED 0

#define PMB_UCC_VITERBI2_VIT_DONE_STAT_MASK   0x00800000UL
#define PMB_UCC_VITERBI2_VIT_DONE_STAT_SHIFT  23
#define PMB_UCC_VITERBI2_VIT_DONE_STAT_SIGNED 0

/* Register UCC_VITERBI_IDLE_STATUS (PMR_UCC_VITERBI2) */
#define PMB_UCC_VITERBI2_IDLE_STATUS              0x0054
#define ABS_PMB_UCC_VITERBI2_IDLE_STATUS          0x02044854UL

#define PMB_UCC_VITERBI2_IDLE_NOT_BUSY_TRB_MASK   0x00000001UL
#define PMB_UCC_VITERBI2_IDLE_NOT_BUSY_TRB_SHIFT  0
#define PMB_UCC_VITERBI2_IDLE_NOT_BUSY_TRB_SIGNED 0

#define PMB_UCC_VITERBI2_IDLE_NOT_BUSY_SMT_MASK   0x00000002UL
#define PMB_UCC_VITERBI2_IDLE_NOT_BUSY_SMT_SHIFT  1
#define PMB_UCC_VITERBI2_IDLE_NOT_BUSY_SMT_SIGNED 0

#define PMB_UCC_VITERBI2_IDLE_NOT_BUSY_SCR_MASK   0x00000004UL
#define PMB_UCC_VITERBI2_IDLE_NOT_BUSY_SCR_SHIFT  2
#define PMB_UCC_VITERBI2_IDLE_NOT_BUSY_SCR_SIGNED 0

#define PMB_UCC_VITERBI2_IDLE_NOT_BUSY_FKF_MASK   0x00000008UL
#define PMB_UCC_VITERBI2_IDLE_NOT_BUSY_FKF_SHIFT  3
#define PMB_UCC_VITERBI2_IDLE_NOT_BUSY_FKF_SIGNED 0

#define PMB_UCC_VITERBI2_IDLE_NOT_BUSY_FKB_MASK   0x00000010UL
#define PMB_UCC_VITERBI2_IDLE_NOT_BUSY_FKB_SHIFT  4
#define PMB_UCC_VITERBI2_IDLE_NOT_BUSY_FKB_SIGNED 0

#define PMB_UCC_VITERBI2_IDLE_NOT_BUSY_ERC_MASK   0x00000020UL
#define PMB_UCC_VITERBI2_IDLE_NOT_BUSY_ERC_SHIFT  5
#define PMB_UCC_VITERBI2_IDLE_NOT_BUSY_ERC_SIGNED 0

#define PMB_UCC_VITERBI2_IDLE_NOT_BUSY_ENC_MASK   0x00000040UL
#define PMB_UCC_VITERBI2_IDLE_NOT_BUSY_ENC_SHIFT  6
#define PMB_UCC_VITERBI2_IDLE_NOT_BUSY_ENC_SIGNED 0

#define PMB_UCC_VITERBI2_IDLE_NOT_BUSY_DMA_MASK   0x00000080UL
#define PMB_UCC_VITERBI2_IDLE_NOT_BUSY_DMA_SHIFT  7
#define PMB_UCC_VITERBI2_IDLE_NOT_BUSY_DMA_SIGNED 0

#define PMB_UCC_VITERBI2_IDLE_NOT_BUSY_DPR_MASK   0x00000100UL
#define PMB_UCC_VITERBI2_IDLE_NOT_BUSY_DPR_SHIFT  8
#define PMB_UCC_VITERBI2_IDLE_NOT_BUSY_DPR_SIGNED 0

#define PMB_UCC_VITERBI2_IDLE_NOT_BUSY_ACS_MASK   0x00000200UL
#define PMB_UCC_VITERBI2_IDLE_NOT_BUSY_ACS_SHIFT  9
#define PMB_UCC_VITERBI2_IDLE_NOT_BUSY_ACS_SIGNED 0

/* Register UCC_VITERBI_IPDMA_TBUS_CONTROL (PMR_UCC_VITERBI2) */
#define PMB_UCC_VITERBI2_IPDMA_TBUS_CONTROL           0x0060
#define ABS_PMB_UCC_VITERBI2_IPDMA_TBUS_CONTROL       0x02044860UL

#define PMB_UCC_VITERBI2_IPDMA_TBUS_SYNC_FLUSH_MASK   0x00200000UL
#define PMB_UCC_VITERBI2_IPDMA_TBUS_SYNC_FLUSH_SHIFT  21
#define PMB_UCC_VITERBI2_IPDMA_TBUS_SYNC_FLUSH_SIGNED 0

#define PMB_UCC_VITERBI2_IPDMA_TBUS_DEBUG_MODE_MASK   0x00400000UL
#define PMB_UCC_VITERBI2_IPDMA_TBUS_DEBUG_MODE_SHIFT  22
#define PMB_UCC_VITERBI2_IPDMA_TBUS_DEBUG_MODE_SIGNED 0

/* Register UCC_VITERBI_IPDMA_TBUS_DEBUG_DATA (PMR_UCC_VITERBI2) */
#define PMB_UCC_VITERBI2_IPDMA_TBUS_DEBUG_DATA          0x0064
#define ABS_PMB_UCC_VITERBI2_IPDMA_TBUS_DEBUG_DATA      0x02044864UL

#define PMB_UCC_VITERBI2_IPDMA_TBUS_DEBUG_DATAIN_MASK   0x0000FF00UL
#define PMB_UCC_VITERBI2_IPDMA_TBUS_DEBUG_DATAIN_SHIFT  8
#define PMB_UCC_VITERBI2_IPDMA_TBUS_DEBUG_DATAIN_SIGNED 0

/* Register UCC_VITERBI_IPDMA_TBUS_DEBUG_SYNC (PMR_UCC_VITERBI2) */
#define PMB_UCC_VITERBI2_IPDMA_TBUS_DEBUG_SYNC          0x0068
#define ABS_PMB_UCC_VITERBI2_IPDMA_TBUS_DEBUG_SYNC      0x02044868UL

#define PMB_UCC_VITERBI2_IPDMA_TBUS_DEBUG_SYNCIN_MASK   0x00800000UL
#define PMB_UCC_VITERBI2_IPDMA_TBUS_DEBUG_SYNCIN_SHIFT  23
#define PMB_UCC_VITERBI2_IPDMA_TBUS_DEBUG_SYNCIN_SIGNED 0

/* Register UCC_VITERBI_IPDMA_TBUS_DEBUG_VALID (PMR_UCC_VITERBI2) */
#define PMB_UCC_VITERBI2_IPDMA_TBUS_DEBUG_VALID           0x006C
#define ABS_PMB_UCC_VITERBI2_IPDMA_TBUS_DEBUG_VALID       0x0204486CUL

#define PMB_UCC_VITERBI2_IPDMA_TBUS_DEBUG_ENABLEIN_MASK   0x00800000UL
#define PMB_UCC_VITERBI2_IPDMA_TBUS_DEBUG_ENABLEIN_SHIFT  23
#define PMB_UCC_VITERBI2_IPDMA_TBUS_DEBUG_ENABLEIN_SIGNED 0

/* Register UCC_VITERBI_OPDMA_TBUS_CONTROL (PMR_UCC_VITERBI2) */
#define PMB_UCC_VITERBI2_OPDMA_TBUS_CONTROL           0x0070
#define ABS_PMB_UCC_VITERBI2_OPDMA_TBUS_CONTROL       0x02044870UL

#define PMB_UCC_VITERBI2_OPDMA_TBUS_DEBUG_MODE_MASK   0x00400000UL
#define PMB_UCC_VITERBI2_OPDMA_TBUS_DEBUG_MODE_SHIFT  22
#define PMB_UCC_VITERBI2_OPDMA_TBUS_DEBUG_MODE_SIGNED 0

/* Register UCC_VITERBI_OPDMA_TBUS_DEBUG_DATA (PMR_UCC_VITERBI2) */
#define PMB_UCC_VITERBI2_OPDMA_TBUS_DEBUG_DATA           0x0074
#define ABS_PMB_UCC_VITERBI2_OPDMA_TBUS_DEBUG_DATA       0x02044874UL

#define PMB_UCC_VITERBI2_OPDMA_TBUS_DEBUG_DATAOUT_MASK   0x0000FF00UL
#define PMB_UCC_VITERBI2_OPDMA_TBUS_DEBUG_DATAOUT_SHIFT  8
#define PMB_UCC_VITERBI2_OPDMA_TBUS_DEBUG_DATAOUT_SIGNED 0

/* Register UCC_VITERBI_OPDMA_TBUS_DEBUG_VALID (PMR_UCC_VITERBI2) */
#define PMB_UCC_VITERBI2_OPDMA_TBUS_DEBUG_VALID           0x0078
#define ABS_PMB_UCC_VITERBI2_OPDMA_TBUS_DEBUG_VALID       0x02044878UL

#define PMB_UCC_VITERBI2_OPDMA_TBUS_DEBUG_VALIDOUT_MASK   0x00800000UL
#define PMB_UCC_VITERBI2_OPDMA_TBUS_DEBUG_VALIDOUT_SHIFT  23
#define PMB_UCC_VITERBI2_OPDMA_TBUS_DEBUG_VALIDOUT_SIGNED 0

/* Register UCC_TSO_CONTROL0 (PMR_UCC_TSO2) */
#define PMB_UCC_TSO2_CONTROL0                           0x0000
#define ABS_PMB_UCC_TSO2_CONTROL0                       0x02045000UL

#define PMB_UCC_TSO2_TSO_SELECTED_LAYER_TS_PKT_MASK     0x00000007UL
#define PMB_UCC_TSO2_TSO_SELECTED_LAYER_TS_PKT_SHIFT    0
#define PMB_UCC_TSO2_TSO_SELECTED_LAYER_TS_PKT_SIGNED   0

#define PMB_UCC_TSO2_TSO_SELECTED_LAYER_NULL_PKT_MASK   0x00000070UL
#define PMB_UCC_TSO2_TSO_SELECTED_LAYER_NULL_PKT_SHIFT  4
#define PMB_UCC_TSO2_TSO_SELECTED_LAYER_NULL_PKT_SIGNED 0

#define PMB_UCC_TSO2_TSO_ENABLE_MASK                    0x00400000UL
#define PMB_UCC_TSO2_TSO_ENABLE_SHIFT                   22
#define PMB_UCC_TSO2_TSO_ENABLE_SIGNED                  0

#define PMB_UCC_TSO2_TSD_ENABLE_MASK                    0x00800000UL
#define PMB_UCC_TSO2_TSD_ENABLE_SHIFT                   23
#define PMB_UCC_TSO2_TSD_ENABLE_SIGNED                  0

/* Register UCC_TSO_CONTROL1 (PMR_UCC_TSO2) */
#define PMB_UCC_TSO2_CONTROL1                 0x0004
#define ABS_PMB_UCC_TSO2_CONTROL1             0x02045004UL

#define PMB_UCC_TSO2_TSO_BIT_SYNC_MODE_MASK   0x00000100UL
#define PMB_UCC_TSO2_TSO_BIT_SYNC_MODE_SHIFT  8
#define PMB_UCC_TSO2_TSO_BIT_SYNC_MODE_SIGNED 0

#define PMB_UCC_TSO2_TSO_STREAM_SELECT_MASK   0x00000200UL
#define PMB_UCC_TSO2_TSO_STREAM_SELECT_SHIFT  9
#define PMB_UCC_TSO2_TSO_STREAM_SELECT_SIGNED 0

#define PMB_UCC_TSO2_TSO_ERROR_INVERT_MASK    0x00000400UL
#define PMB_UCC_TSO2_TSO_ERROR_INVERT_SHIFT   10
#define PMB_UCC_TSO2_TSO_ERROR_INVERT_SIGNED  0

#define PMB_UCC_TSO2_TSO_VALID_INVERT_MASK    0x00000800UL
#define PMB_UCC_TSO2_TSO_VALID_INVERT_SHIFT   11
#define PMB_UCC_TSO2_TSO_VALID_INVERT_SIGNED  0

#define PMB_UCC_TSO2_TSO_CLOCK_INVERT_MASK    0x00001000UL
#define PMB_UCC_TSO2_TSO_CLOCK_INVERT_SHIFT   12
#define PMB_UCC_TSO2_TSO_CLOCK_INVERT_SIGNED  0

#define PMB_UCC_TSO2_TSO_CLOCK_GATE_MASK      0x00002000UL
#define PMB_UCC_TSO2_TSO_CLOCK_GATE_SHIFT     13
#define PMB_UCC_TSO2_TSO_CLOCK_GATE_SIGNED    0

#define PMB_UCC_TSO2_TSO_DATA_ORDER_MASK      0x00004000UL
#define PMB_UCC_TSO2_TSO_DATA_ORDER_SHIFT     14
#define PMB_UCC_TSO2_TSO_DATA_ORDER_SIGNED    0

#define PMB_UCC_TSO2_TSO_BITCLK_PAD_MASK      0x00008000UL
#define PMB_UCC_TSO2_TSO_BITCLK_PAD_SHIFT     15
#define PMB_UCC_TSO2_TSO_BITCLK_PAD_SIGNED    0

#define PMB_UCC_TSO2_TSO_BITCLK_NULL_MASK     0x00010000UL
#define PMB_UCC_TSO2_TSO_BITCLK_NULL_SHIFT    16
#define PMB_UCC_TSO2_TSO_BITCLK_NULL_SIGNED   0

#define PMB_UCC_TSO2_TSO_BYTECLK_PAD_MASK     0x00020000UL
#define PMB_UCC_TSO2_TSO_BYTECLK_PAD_SHIFT    17
#define PMB_UCC_TSO2_TSO_BYTECLK_PAD_SIGNED   0

#define PMB_UCC_TSO2_TSO_BYTECLK_NULL_MASK    0x00040000UL
#define PMB_UCC_TSO2_TSO_BYTECLK_NULL_SHIFT   18
#define PMB_UCC_TSO2_TSO_BYTECLK_NULL_SIGNED  0

#define PMB_UCC_TSO2_TSO_PAD_204_MASK         0x00080000UL
#define PMB_UCC_TSO2_TSO_PAD_204_SHIFT        19
#define PMB_UCC_TSO2_TSO_PAD_204_SIGNED       0

#define PMB_UCC_TSO2_TSO_NULL_PKT_PAD_MASK    0x00100000UL
#define PMB_UCC_TSO2_TSO_NULL_PKT_PAD_SHIFT   20
#define PMB_UCC_TSO2_TSO_NULL_PKT_PAD_SIGNED  0

/* Register UCC_TSO_CONTROL2 (PMR_UCC_TSO2) */
#define PMB_UCC_TSO2_CONTROL2            0x0008
#define ABS_PMB_UCC_TSO2_CONTROL2        0x02045008UL

#define PMB_UCC_TSO2_TSO_PAD_BYTE_MASK   0x0000FF00UL
#define PMB_UCC_TSO2_TSO_PAD_BYTE_SHIFT  8
#define PMB_UCC_TSO2_TSO_PAD_BYTE_SIGNED 0

/* Register UCC_TSO_CONTROL3 (PMR_UCC_TSO2) */
#define PMB_UCC_TSO2_CONTROL3                0x000C
#define ABS_PMB_UCC_TSO2_CONTROL3            0x0204500CUL

#define PMB_UCC_TSO2_TSO_BYTE_CLK_SEL_MASK   0x00000F00UL
#define PMB_UCC_TSO2_TSO_BYTE_CLK_SEL_SHIFT  8
#define PMB_UCC_TSO2_TSO_BYTE_CLK_SEL_SIGNED 0

#define PMB_UCC_TSO2_TSO_BIT_CLK_DIV_MASK    0x00FF0000UL
#define PMB_UCC_TSO2_TSO_BIT_CLK_DIV_SHIFT   16
#define PMB_UCC_TSO2_TSO_BIT_CLK_DIV_SIGNED  0

/* Register UCC_TSO_CONTROL4 (PMR_UCC_TSO2) */
#define PMB_UCC_TSO2_CONTROL4                   0x0010
#define ABS_PMB_UCC_TSO2_CONTROL4               0x02045010UL

#define PMB_UCC_TSO2_TSO_EXTRA_PAD_BYTES_MASK   0x00FFE000UL
#define PMB_UCC_TSO2_TSO_EXTRA_PAD_BYTES_SHIFT  13
#define PMB_UCC_TSO2_TSO_EXTRA_PAD_BYTES_SIGNED 0

/* Register UCC_TSO_CONTROL5 (PMR_UCC_TSO2) */
#define PMB_UCC_TSO2_CONTROL5                0x0014
#define ABS_PMB_UCC_TSO2_CONTROL5            0x02045014UL

#define PMB_UCC_TSO2_TSO_GEN_NULL_PKT_MASK   0x00800000UL
#define PMB_UCC_TSO2_TSO_GEN_NULL_PKT_SHIFT  23
#define PMB_UCC_TSO2_TSO_GEN_NULL_PKT_SIGNED 0

/* Register UCC_TSO_TSD_ORUN_IRQ_ENABLE (PMR_UCC_TSO2) */
#define PMB_UCC_TSO2_TSD_ORUN_IRQ_ENABLE        0x0020
#define ABS_PMB_UCC_TSO2_TSD_ORUN_IRQ_ENABLE    0x02045020UL

#define PMB_UCC_TSO2_TSD_ORUN_IRQ_ENABLE_MASK   0x00800000UL
#define PMB_UCC_TSO2_TSD_ORUN_IRQ_ENABLE_SHIFT  23
#define PMB_UCC_TSO2_TSD_ORUN_IRQ_ENABLE_SIGNED 0

/* Register UCC_TSO_TSD_ORUN_IRQ_STATUS (PMR_UCC_TSO2) */
#define PMB_UCC_TSO2_TSD_ORUN_IRQ_STATUS        0x0024
#define ABS_PMB_UCC_TSO2_TSD_ORUN_IRQ_STATUS    0x02045024UL

#define PMB_UCC_TSO2_TSD_ORUN_IRQ_STATUS_MASK   0x00800000UL
#define PMB_UCC_TSO2_TSD_ORUN_IRQ_STATUS_SHIFT  23
#define PMB_UCC_TSO2_TSD_ORUN_IRQ_STATUS_SIGNED 0

/* Register UCC_TSO_TSD_ORUN_IRQ_CLEAR (PMR_UCC_TSO2) */
#define PMB_UCC_TSO2_TSD_ORUN_IRQ_CLEAR        0x0028
#define ABS_PMB_UCC_TSO2_TSD_ORUN_IRQ_CLEAR    0x02045028UL

#define PMB_UCC_TSO2_TSD_ORUN_IRQ_CLEAR_MASK   0x00800000UL
#define PMB_UCC_TSO2_TSD_ORUN_IRQ_CLEAR_SHIFT  23
#define PMB_UCC_TSO2_TSD_ORUN_IRQ_CLEAR_SIGNED 0

/* Register UCC_TSO_IDLE_NOT_BUSY (PMR_UCC_TSO2) */
#define PMB_UCC_TSO2_IDLE_NOT_BUSY     0x0030
#define ABS_PMB_UCC_TSO2_IDLE_NOT_BUSY 0x02045030UL

#define PMB_UCC_TSO2_TSO_INB_MASK      0x00800000UL
#define PMB_UCC_TSO2_TSO_INB_SHIFT     23
#define PMB_UCC_TSO2_TSO_INB_SIGNED    0

/* Register UCC_TSO_PKT_BYTE_POS (PMR_UCC_TSO2) */
#define PMB_UCC_TSO2_PKT_BYTE_POS               0x0034
#define ABS_PMB_UCC_TSO2_PKT_BYTE_POS           0x02045034UL

#define PMB_UCC_TSO2_TSO_PACKET_BYTE_POS_MASK   0x00FF0000UL
#define PMB_UCC_TSO2_TSO_PACKET_BYTE_POS_SHIFT  16
#define PMB_UCC_TSO2_TSO_PACKET_BYTE_POS_SIGNED 0

/* Register UCC_TSO_BLOCK_RESET (PMR_UCC_TSO2) */
#define PMB_UCC_TSO2_BLOCK_RESET           0x0040
#define ABS_PMB_UCC_TSO2_BLOCK_RESET       0x02045040UL

#define PMB_UCC_TSO2_RESET_PROG_TSO_MASK   0x00800000UL
#define PMB_UCC_TSO2_RESET_PROG_TSO_SHIFT  23
#define PMB_UCC_TSO2_RESET_PROG_TSO_SIGNED 0

/* Register UCC_TSO_TSO_TBUS_CONTROL (PMR_UCC_TSO2) */
#define PMB_UCC_TSO2_TSO_TBUS_CONTROL           0x0050
#define ABS_PMB_UCC_TSO2_TSO_TBUS_CONTROL       0x02045050UL

#define PMB_UCC_TSO2_TSO_TBUS_DEBUG_MODE_MASK   0x00800000UL
#define PMB_UCC_TSO2_TSO_TBUS_DEBUG_MODE_SHIFT  23
#define PMB_UCC_TSO2_TSO_TBUS_DEBUG_MODE_SIGNED 0

/* Register UCC_TSO_TBUS_DEBUG_DATA (PMR_UCC_TSO2) */
#define PMB_UCC_TSO2_TBUS_DEBUG_DATA              0x0054
#define ABS_PMB_UCC_TSO2_TBUS_DEBUG_DATA          0x02045054UL

#define PMB_UCC_TSO2_TSO_TBUS_DEBUG_DATAIN_MASK   0x000000FFUL
#define PMB_UCC_TSO2_TSO_TBUS_DEBUG_DATAIN_SHIFT  0
#define PMB_UCC_TSO2_TSO_TBUS_DEBUG_DATAIN_SIGNED 0

/* Register UCC_TSO_TBUS_DEBUG_SYNC (PMR_UCC_TSO2) */
#define PMB_UCC_TSO2_TBUS_DEBUG_SYNC              0x0058
#define ABS_PMB_UCC_TSO2_TBUS_DEBUG_SYNC          0x02045058UL

#define PMB_UCC_TSO2_TSO_TBUS_DEBUG_SYNCIN_MASK   0x00800000UL
#define PMB_UCC_TSO2_TSO_TBUS_DEBUG_SYNCIN_SHIFT  23
#define PMB_UCC_TSO2_TSO_TBUS_DEBUG_SYNCIN_SIGNED 0

/* Register UCC_TSO_TBUS_DEBUG_ENABLE (PMR_UCC_TSO2) */
#define PMB_UCC_TSO2_TBUS_DEBUG_ENABLE              0x005C
#define ABS_PMB_UCC_TSO2_TBUS_DEBUG_ENABLE          0x0204505CUL

#define PMB_UCC_TSO2_TSO_TBUS_DEBUG_ENABLEIN_MASK   0x00800000UL
#define PMB_UCC_TSO2_TSO_TBUS_DEBUG_ENABLEIN_SHIFT  23
#define PMB_UCC_TSO2_TSO_TBUS_DEBUG_ENABLEIN_SIGNED 0

/* Register TS_SYNC_CONTROL (PMR_TS_SYNC2) */
#define PMB_TS_SYNC2_CONTROL                       0x0000
#define ABS_PMB_TS_SYNC2_CONTROL                   0x02045800UL

#define PMB_TS_SYNC2_LATCHED_SOFTWARE_RESET_MASK   0x00000001UL
#define PMB_TS_SYNC2_LATCHED_SOFTWARE_RESET_SHIFT  0
#define PMB_TS_SYNC2_LATCHED_SOFTWARE_RESET_SIGNED 0

#define PMB_TS_SYNC2_PULSED_SOFTWARE_RESET_MASK    0x00000002UL
#define PMB_TS_SYNC2_PULSED_SOFTWARE_RESET_SHIFT   1
#define PMB_TS_SYNC2_PULSED_SOFTWARE_RESET_SIGNED  0

#define PMB_TS_SYNC2_RPT_DISABLE_SM_MASK           0x00000040UL
#define PMB_TS_SYNC2_RPT_DISABLE_SM_SHIFT          6
#define PMB_TS_SYNC2_RPT_DISABLE_SM_SIGNED         0

#define PMB_TS_SYNC2_EOP_DISABLE_MASK              0x00000080UL
#define PMB_TS_SYNC2_EOP_DISABLE_SHIFT             7
#define PMB_TS_SYNC2_EOP_DISABLE_SIGNED            0

#define PMB_TS_SYNC2_OUT_SYNCS_MASK                0x00000300UL
#define PMB_TS_SYNC2_OUT_SYNCS_SHIFT               8
#define PMB_TS_SYNC2_OUT_SYNCS_SIGNED              0

#define PMB_TS_SYNC2_LOST_LOCK_MASK                0x0000FC00UL
#define PMB_TS_SYNC2_LOST_LOCK_SHIFT               10
#define PMB_TS_SYNC2_LOST_LOCK_SIGNED              0

#define PMB_TS_SYNC2_SYNC_OVR_MASK                 0x00010000UL
#define PMB_TS_SYNC2_SYNC_OVR_SHIFT                16
#define PMB_TS_SYNC2_SYNC_OVR_SIGNED               0

#define PMB_TS_SYNC2_SYNC_MODE_MASK                0x00020000UL
#define PMB_TS_SYNC2_SYNC_MODE_SHIFT               17
#define PMB_TS_SYNC2_SYNC_MODE_SIGNED              0

#define PMB_TS_SYNC2_TEI_ENABLE_MASK               0x00040000UL
#define PMB_TS_SYNC2_TEI_ENABLE_SHIFT              18
#define PMB_TS_SYNC2_TEI_ENABLE_SIGNED             0

#define PMB_TS_SYNC2_POS_MASK                      0x00080000UL
#define PMB_TS_SYNC2_POS_SHIFT                     19
#define PMB_TS_SYNC2_POS_SIGNED                    0

#define PMB_TS_SYNC2_SYND_ENABLE_MASK              0x00100000UL
#define PMB_TS_SYNC2_SYND_ENABLE_SHIFT             20
#define PMB_TS_SYNC2_SYND_ENABLE_SIGNED            0

#define PMB_TS_SYNC2_SYNC_OUT_DIS_MASK             0x00200000UL
#define PMB_TS_SYNC2_SYNC_OUT_DIS_SHIFT            21
#define PMB_TS_SYNC2_SYNC_OUT_DIS_SIGNED           0

#define PMB_TS_SYNC2_SYNC_SM_ENABLE_MASK           0x00400000UL
#define PMB_TS_SYNC2_SYNC_SM_ENABLE_SHIFT          22
#define PMB_TS_SYNC2_SYNC_SM_ENABLE_SIGNED         0

#define PMB_TS_SYNC2_ENABLE_MASK                   0x00800000UL
#define PMB_TS_SYNC2_ENABLE_SHIFT                  23
#define PMB_TS_SYNC2_ENABLE_SIGNED                 0

/* Register TS_SYNC_CONTEXT_0 (PMR_TS_SYNC2) */
#define PMB_TS_SYNC2_CONTEXT_0                 0x0004
#define ABS_PMB_TS_SYNC2_CONTEXT_0             0x02045804UL

#define PMB_TS_SYNC2_PKT_STATUS_MASK           0x00000080UL
#define PMB_TS_SYNC2_PKT_STATUS_SHIFT          7
#define PMB_TS_SYNC2_PKT_STATUS_SIGNED         0

#define PMB_TS_SYNC2_SYNC_BYTE_BUFFER_MASK     0x0000FF00UL
#define PMB_TS_SYNC2_SYNC_BYTE_BUFFER_SHIFT    8
#define PMB_TS_SYNC2_SYNC_BYTE_BUFFER_SIGNED   0

#define PMB_TS_SYNC2_OUTBYTE_FILL_STATE_MASK   0x00070000UL
#define PMB_TS_SYNC2_OUTBYTE_FILL_STATE_SHIFT  16
#define PMB_TS_SYNC2_OUTBYTE_FILL_STATE_SIGNED 0

#define PMB_TS_SYNC2_SYNC_PHASE_MASK           0x00380000UL
#define PMB_TS_SYNC2_SYNC_PHASE_SHIFT          19
#define PMB_TS_SYNC2_SYNC_PHASE_SIGNED         0

#define PMB_TS_SYNC2_SYNC_STATE_MASK           0x00C00000UL
#define PMB_TS_SYNC2_SYNC_STATE_SHIFT          22
#define PMB_TS_SYNC2_SYNC_STATE_SIGNED         0

/* Register TS_SYNC_CONTEXT_1 (PMR_TS_SYNC2) */
#define PMB_TS_SYNC2_CONTEXT_1             0x0008
#define ABS_PMB_TS_SYNC2_CONTEXT_1         0x02045808UL

#define PMB_TS_SYNC2_SYNC_BIT_COUNT_MASK   0x00000FFEUL
#define PMB_TS_SYNC2_SYNC_BIT_COUNT_SHIFT  1
#define PMB_TS_SYNC2_SYNC_BIT_COUNT_SIGNED 0

#define PMB_TS_SYNC2_SYNC_TRACKING_MASK    0x00001000UL
#define PMB_TS_SYNC2_SYNC_TRACKING_SHIFT   12
#define PMB_TS_SYNC2_SYNC_TRACKING_SIGNED  0

#define PMB_TS_SYNC2_SYNC_OUT_GATE_MASK    0x00002000UL
#define PMB_TS_SYNC2_SYNC_OUT_GATE_SHIFT   13
#define PMB_TS_SYNC2_SYNC_OUT_GATE_SIGNED  0

#define PMB_TS_SYNC2_MISSED_SYNCS_MASK     0x000FC000UL
#define PMB_TS_SYNC2_MISSED_SYNCS_SHIFT    14
#define PMB_TS_SYNC2_MISSED_SYNCS_SIGNED   0

#define PMB_TS_SYNC2_N_SYNCS_MASK          0x00F00000UL
#define PMB_TS_SYNC2_N_SYNCS_SHIFT         20
#define PMB_TS_SYNC2_N_SYNCS_SIGNED        0

/* Register TS_SYNC_CONTEXT_2 (PMR_TS_SYNC2) */
#define PMB_TS_SYNC2_CONTEXT_2                0x000C
#define ABS_PMB_TS_SYNC2_CONTEXT_2            0x0204580CUL

#define PMB_TS_SYNC2_RPT_BIT_RUN_COUNT_MASK   0x007FF000UL
#define PMB_TS_SYNC2_RPT_BIT_RUN_COUNT_SHIFT  12
#define PMB_TS_SYNC2_RPT_BIT_RUN_COUNT_SIGNED 0

#define PMB_TS_SYNC2_RPT_SM_ENABLE_MASK       0x00800000UL
#define PMB_TS_SYNC2_RPT_SM_ENABLE_SHIFT      23
#define PMB_TS_SYNC2_RPT_SM_ENABLE_SIGNED     0

/* Register TS_SYNC_TBUS_WR_MODE (PMR_TS_SYNC2) */
#define PMB_TS_SYNC2_TBUS_WR_MODE        0x0020
#define ABS_PMB_TS_SYNC2_TBUS_WR_MODE    0x02045820UL

#define PMB_TS_SYNC2_TBUS_WR_MODE_MASK   0x00000001UL
#define PMB_TS_SYNC2_TBUS_WR_MODE_SHIFT  0
#define PMB_TS_SYNC2_TBUS_WR_MODE_SIGNED 0

/* Register TS_SYNC_TBUS_WR_DATA (PMR_TS_SYNC2) */
#define PMB_TS_SYNC2_TBUS_WR_DATA        0x0024
#define ABS_PMB_TS_SYNC2_TBUS_WR_DATA    0x02045824UL

#define PMB_TS_SYNC2_TBUS_WR_DATA_MASK   0x000000FFUL
#define PMB_TS_SYNC2_TBUS_WR_DATA_SHIFT  0
#define PMB_TS_SYNC2_TBUS_WR_DATA_SIGNED 0

#define PMB_TS_SYNC2_TBUS_WR_SYNC_MASK   0x00000100UL
#define PMB_TS_SYNC2_TBUS_WR_SYNC_SHIFT  8
#define PMB_TS_SYNC2_TBUS_WR_SYNC_SIGNED 0

/* Register TS_SYNC_TBUS_WR_ENABLE (PMR_TS_SYNC2) */
#define PMB_TS_SYNC2_TBUS_WR_ENABLE        0x0028
#define ABS_PMB_TS_SYNC2_TBUS_WR_ENABLE    0x02045828UL

#define PMB_TS_SYNC2_TBUS_WR_ENABLE_MASK   0x00000001UL
#define PMB_TS_SYNC2_TBUS_WR_ENABLE_SHIFT  0
#define PMB_TS_SYNC2_TBUS_WR_ENABLE_SIGNED 0

/* Register TS_SYNC_TBUS_RD_MODE (PMR_TS_SYNC2) */
#define PMB_TS_SYNC2_TBUS_RD_MODE        0x002C
#define ABS_PMB_TS_SYNC2_TBUS_RD_MODE    0x0204582CUL

#define PMB_TS_SYNC2_TBUS_RD_MODE_MASK   0x00000001UL
#define PMB_TS_SYNC2_TBUS_RD_MODE_SHIFT  0
#define PMB_TS_SYNC2_TBUS_RD_MODE_SIGNED 0

/* Register TS_SYNC_TBUS_RD_DATA (PMR_TS_SYNC2) */
#define PMB_TS_SYNC2_TBUS_RD_DATA        0x0030
#define ABS_PMB_TS_SYNC2_TBUS_RD_DATA    0x02045830UL

#define PMB_TS_SYNC2_TBUS_RD_DATA_MASK   0x000000FFUL
#define PMB_TS_SYNC2_TBUS_RD_DATA_SHIFT  0
#define PMB_TS_SYNC2_TBUS_RD_DATA_SIGNED 0

#define PMB_TS_SYNC2_TBUS_RD_MASK_MASK   0x00000100UL
#define PMB_TS_SYNC2_TBUS_RD_MASK_SHIFT  8
#define PMB_TS_SYNC2_TBUS_RD_MASK_SIGNED 0

#define PMB_TS_SYNC2_TBUS_RD_EOP_MASK    0x00000200UL
#define PMB_TS_SYNC2_TBUS_RD_EOP_SHIFT   9
#define PMB_TS_SYNC2_TBUS_RD_EOP_SIGNED  0

/* Register TS_SYNC_TBUS_RD_VALID (PMR_TS_SYNC2) */
#define PMB_TS_SYNC2_TBUS_RD_VALID        0x0034
#define ABS_PMB_TS_SYNC2_TBUS_RD_VALID    0x02045834UL

#define PMB_TS_SYNC2_TBUS_RD_VALID_MASK   0x00000001UL
#define PMB_TS_SYNC2_TBUS_RD_VALID_SHIFT  0
#define PMB_TS_SYNC2_TBUS_RD_VALID_SIGNED 0

/* Register SCP_CONTROL (PMR_SCP2) */
#define PMB_SCP2_CONTROL                    0x0000
#define ABS_PMB_SCP2_CONTROL                0x02046000UL

#define PMB_SCP2_N_SEL_MASK                 0x0000000FUL
#define PMB_SCP2_N_SEL_SHIFT                0
#define PMB_SCP2_N_SEL_SIGNED               0

#define PMB_SCP2_P_SEL_MASK                 0x00000030UL
#define PMB_SCP2_P_SEL_SHIFT                4
#define PMB_SCP2_P_SEL_SIGNED               0

#define PMB_SCP2_FORMAT_MASK                0x00000040UL
#define PMB_SCP2_FORMAT_SHIFT               6
#define PMB_SCP2_FORMAT_SIGNED              0

#define PMB_SCP2_SOURCE_MASK                0x00000180UL
#define PMB_SCP2_SOURCE_SHIFT               7
#define PMB_SCP2_SOURCE_SIGNED              0

#define PMB_SCP2_INPUT_MODE_MASK            0x00000200UL
#define PMB_SCP2_INPUT_MODE_SHIFT           9
#define PMB_SCP2_INPUT_MODE_SIGNED          0

#define PMB_SCP2_INVERT_SPECTRUM_MASK       0x00000400UL
#define PMB_SCP2_INVERT_SPECTRUM_SHIFT      10
#define PMB_SCP2_INVERT_SPECTRUM_SIGNED     0

#define PMB_SCP2_SYNCHRONIZE_UPDATES_MASK   0x00000800UL
#define PMB_SCP2_SYNCHRONIZE_UPDATES_SHIFT  11
#define PMB_SCP2_SYNCHRONIZE_UPDATES_SIGNED 0

#define PMB_SCP2_RESET_MASK                 0x00001000UL
#define PMB_SCP2_RESET_SHIFT                12
#define PMB_SCP2_RESET_SIGNED               0

#define PMB_SCP2_CLEAR_PHASE_MASK           0x00002000UL
#define PMB_SCP2_CLEAR_PHASE_SHIFT          13
#define PMB_SCP2_CLEAR_PHASE_SIGNED         0

#define PMB_SCP2_SET_SCP_POWER_MASK         0x0000C000UL
#define PMB_SCP2_SET_SCP_POWER_SHIFT        14
#define PMB_SCP2_SET_SCP_POWER_SIGNED       0

#define PMB_SCP2_SET_ADC_POWER_MASK         0x00030000UL
#define PMB_SCP2_SET_ADC_POWER_SHIFT        16
#define PMB_SCP2_SET_ADC_POWER_SIGNED       0

#define PMB_SCP2_SET_ACTIVE_FRAME_MASK      0x000C0000UL
#define PMB_SCP2_SET_ACTIVE_FRAME_SHIFT     18
#define PMB_SCP2_SET_ACTIVE_FRAME_SIGNED    0

#define PMB_SCP2_STC_FRAME_START_MASK       0x00100000UL
#define PMB_SCP2_STC_FRAME_START_SHIFT      20
#define PMB_SCP2_STC_FRAME_START_SIGNED     0

#define PMB_SCP2_MODE_MASK                  0x00E00000UL
#define PMB_SCP2_MODE_SHIFT                 21
#define PMB_SCP2_MODE_SIGNED                0

/* Register SCP_STATUS (PMR_SCP2) */
#define PMB_SCP2_STATUS              0x0004
#define ABS_PMB_SCP2_STATUS          0x02046004UL

#define PMB_SCP2_POWER_MASK          0x0000C000UL
#define PMB_SCP2_POWER_SHIFT         14
#define PMB_SCP2_POWER_SIGNED        0

#define PMB_SCP2_ADC_POWER_MASK      0x00030000UL
#define PMB_SCP2_ADC_POWER_SHIFT     16
#define PMB_SCP2_ADC_POWER_SIGNED    0

#define PMB_SCP2_ACTIVE_FRAME_MASK   0x00040000UL
#define PMB_SCP2_ACTIVE_FRAME_SHIFT  18
#define PMB_SCP2_ACTIVE_FRAME_SIGNED 0

#define PMB_SCP2_IRQ_DMA_OP_MASK     0x00400000UL
#define PMB_SCP2_IRQ_DMA_OP_SHIFT    22
#define PMB_SCP2_IRQ_DMA_OP_SIGNED   0

#define PMB_SCP2_IRQ_SCP_MASK        0x00800000UL
#define PMB_SCP2_IRQ_SCP_SHIFT       23
#define PMB_SCP2_IRQ_SCP_SIGNED      0

/* Register SCP_INTERRUPT_STATUS (PMR_SCP2) */
#define PMB_SCP2_INTERRUPT_STATUS           0x0008
#define ABS_PMB_SCP2_INTERRUPT_STATUS       0x02046008UL

#define PMB_SCP2_TBUS_OVERFLOW_EVENT_MASK   0x00100000UL
#define PMB_SCP2_TBUS_OVERFLOW_EVENT_SHIFT  20
#define PMB_SCP2_TBUS_OVERFLOW_EVENT_SIGNED 0

#define PMB_SCP2_OVERFLOW_EVENT_MASK        0x00200000UL
#define PMB_SCP2_OVERFLOW_EVENT_SHIFT       21
#define PMB_SCP2_OVERFLOW_EVENT_SIGNED      0

#define PMB_SCP2_COMPARE_EVENT_MASK         0x00400000UL
#define PMB_SCP2_COMPARE_EVENT_SHIFT        22
#define PMB_SCP2_COMPARE_EVENT_SIGNED       0

#define PMB_SCP2_AGC_COUNTS_EVENT_MASK      0x00800000UL
#define PMB_SCP2_AGC_COUNTS_EVENT_SHIFT     23
#define PMB_SCP2_AGC_COUNTS_EVENT_SIGNED    0

/* Register SCP_INTERRUPT_ENABLE (PMR_SCP2) */
#define PMB_SCP2_INTERRUPT_ENABLE            0x000C
#define ABS_PMB_SCP2_INTERRUPT_ENABLE        0x0204600CUL

#define PMB_SCP2_TBUS_OVERFLOW_ENABLE_MASK   0x00100000UL
#define PMB_SCP2_TBUS_OVERFLOW_ENABLE_SHIFT  20
#define PMB_SCP2_TBUS_OVERFLOW_ENABLE_SIGNED 0

#define PMB_SCP2_OVERFLOW_ENABLE_MASK        0x00200000UL
#define PMB_SCP2_OVERFLOW_ENABLE_SHIFT       21
#define PMB_SCP2_OVERFLOW_ENABLE_SIGNED      0

#define PMB_SCP2_COMPARE_ENABLE_MASK         0x00400000UL
#define PMB_SCP2_COMPARE_ENABLE_SHIFT        22
#define PMB_SCP2_COMPARE_ENABLE_SIGNED       0

#define PMB_SCP2_AGC_COUNTS_ENABLE_MASK      0x00800000UL
#define PMB_SCP2_AGC_COUNTS_ENABLE_SHIFT     23
#define PMB_SCP2_AGC_COUNTS_ENABLE_SIGNED    0

/* Register SCP_INTERRUPT_CLEAR (PMR_SCP2) */
#define PMB_SCP2_INTERRUPT_CLEAR            0x0010
#define ABS_PMB_SCP2_INTERRUPT_CLEAR        0x02046010UL

#define PMB_SCP2_TBUS_OVERFLOW_CLEAR_MASK   0x00100000UL
#define PMB_SCP2_TBUS_OVERFLOW_CLEAR_SHIFT  20
#define PMB_SCP2_TBUS_OVERFLOW_CLEAR_SIGNED 0

#define PMB_SCP2_OVERFLOW_CLEAR_MASK        0x00200000UL
#define PMB_SCP2_OVERFLOW_CLEAR_SHIFT       21
#define PMB_SCP2_OVERFLOW_CLEAR_SIGNED      0

#define PMB_SCP2_COMPARE_CLEAR_MASK         0x00400000UL
#define PMB_SCP2_COMPARE_CLEAR_SHIFT        22
#define PMB_SCP2_COMPARE_CLEAR_SIGNED       0

#define PMB_SCP2_AGC_COUNTS_CLEAR_MASK      0x00800000UL
#define PMB_SCP2_AGC_COUNTS_CLEAR_SHIFT     23
#define PMB_SCP2_AGC_COUNTS_CLEAR_SIGNED    0

/* Register SCP_INPUT_SAMPLE (PMR_SCP2) */
#define PMB_SCP2_INPUT_SAMPLE     0x0014
#define ABS_PMB_SCP2_INPUT_SAMPLE 0x02046014UL

#define PMB_SCP2_INPUT_Q_MASK     0x00000FFFUL
#define PMB_SCP2_INPUT_Q_SHIFT    0
#define PMB_SCP2_INPUT_Q_SIGNED   0

#define PMB_SCP2_INPUT_I_MASK     0x00FFF000UL
#define PMB_SCP2_INPUT_I_SHIFT    12
#define PMB_SCP2_INPUT_I_SIGNED   0

/* Register SCP_REFERENCE_CLOCK_CONTROL_N (PMR_SCP2) */
#define PMB_SCP2_REFERENCE_CLOCK_CONTROL_N     0x0018
#define ABS_PMB_SCP2_REFERENCE_CLOCK_CONTROL_N 0x02046018UL

#define PMB_SCP2_N_MASK                        0x00FFFF00UL
#define PMB_SCP2_N_SHIFT                       8
#define PMB_SCP2_N_SIGNED                      0

/* Register SCP_REFERENCE_CLOCK_CONTROL_M (PMR_SCP2) */
#define PMB_SCP2_REFERENCE_CLOCK_CONTROL_M     0x001C
#define ABS_PMB_SCP2_REFERENCE_CLOCK_CONTROL_M 0x0204601CUL

#define PMB_SCP2_M_MASK                        0x00FFFF00UL
#define PMB_SCP2_M_SHIFT                       8
#define PMB_SCP2_M_SIGNED                      0

/* Register SCP_CIC_BYPASS (PMR_SCP2) */
#define PMB_SCP2_CIC_BYPASS        0x0020
#define ABS_PMB_SCP2_CIC_BYPASS    0x02046020UL

#define PMB_SCP2_CIC_BYPASS_MASK   0x00800000UL
#define PMB_SCP2_CIC_BYPASS_SHIFT  23
#define PMB_SCP2_CIC_BYPASS_SIGNED 0

/* Register SCP_RSSI_INPUT (PMR_SCP2) */
#define PMB_SCP2_RSSI_INPUT        0x0024
#define ABS_PMB_SCP2_RSSI_INPUT    0x02046024UL

#define PMB_SCP2_RSSI_INPUT_MASK   0x000FFF00UL
#define PMB_SCP2_RSSI_INPUT_SHIFT  8
#define PMB_SCP2_RSSI_INPUT_SIGNED 0

/* Register SCP_CONTROL2 (PMR_SCP2) */
#define PMB_SCP2_CONTROL2                0x0028
#define ABS_PMB_SCP2_CONTROL2            0x02046028UL

#define PMB_SCP2_WLAN_EDAGC_START_MASK   0x00800000UL
#define PMB_SCP2_WLAN_EDAGC_START_SHIFT  23
#define PMB_SCP2_WLAN_EDAGC_START_SIGNED 0

/* Register SCP_DMA_OUTPUT_CONTROL (PMR_SCP2) */
#define PMB_SCP2_DMA_OUTPUT_CONTROL     0x0040
#define ABS_PMB_SCP2_DMA_OUTPUT_CONTROL 0x02046040UL

#define PMB_SCP2_DMA_SYNC_DEBUG_MASK    0x00100000UL
#define PMB_SCP2_DMA_SYNC_DEBUG_SHIFT   20
#define PMB_SCP2_DMA_SYNC_DEBUG_SIGNED  0

#define PMB_SCP2_DMA_SYNC_BYPASS_MASK   0x00200000UL
#define PMB_SCP2_DMA_SYNC_BYPASS_SHIFT  21
#define PMB_SCP2_DMA_SYNC_BYPASS_SIGNED 0

#define PMB_SCP2_DMA_SYNC_ENABLE_MASK   0x00400000UL
#define PMB_SCP2_DMA_SYNC_ENABLE_SHIFT  22
#define PMB_SCP2_DMA_SYNC_ENABLE_SIGNED 0

#define PMB_SCP2_BYPASS_MASK            0x00800000UL
#define PMB_SCP2_BYPASS_SHIFT           23
#define PMB_SCP2_BYPASS_SIGNED          0

/* Register SCP_DMA_OUTPUT_STATUS (PMR_SCP2) */
#define PMB_SCP2_DMA_OUTPUT_STATUS        0x0044
#define ABS_PMB_SCP2_DMA_OUTPUT_STATUS    0x02046044UL

#define PMB_SCP2_DMA_SYNC_STATE_MASK      0x00180000UL
#define PMB_SCP2_DMA_SYNC_STATE_SHIFT     19
#define PMB_SCP2_DMA_SYNC_STATE_SIGNED    0

#define PMB_SCP2_OP_FIFO_NOT_EMPTY_MASK   0x00200000UL
#define PMB_SCP2_OP_FIFO_NOT_EMPTY_SHIFT  21
#define PMB_SCP2_OP_FIFO_NOT_EMPTY_SIGNED 0

#define PMB_SCP2_OP_FIFO_FULL_MASK        0x00400000UL
#define PMB_SCP2_OP_FIFO_FULL_SHIFT       22
#define PMB_SCP2_OP_FIFO_FULL_SIGNED      0

#define PMB_SCP2_OP_FIFO_HALF_FULL_MASK   0x00800000UL
#define PMB_SCP2_OP_FIFO_HALF_FULL_SHIFT  23
#define PMB_SCP2_OP_FIFO_HALF_FULL_SIGNED 0

/* Register SCP_DMA_OUTPUT_INTERRUPT_STATUS (PMR_SCP2) */
#define PMB_SCP2_DMA_OUTPUT_INTERRUPT_STATUS     0x0048
#define ABS_PMB_SCP2_DMA_OUTPUT_INTERRUPT_STATUS 0x02046048UL

#define PMB_SCP2_OP_FIFO_NOT_EMPTY_EVENT_MASK    0x00200000UL
#define PMB_SCP2_OP_FIFO_NOT_EMPTY_EVENT_SHIFT   21
#define PMB_SCP2_OP_FIFO_NOT_EMPTY_EVENT_SIGNED  0

#define PMB_SCP2_OP_FIFO_FULL_EVENT_MASK         0x00400000UL
#define PMB_SCP2_OP_FIFO_FULL_EVENT_SHIFT        22
#define PMB_SCP2_OP_FIFO_FULL_EVENT_SIGNED       0

#define PMB_SCP2_OP_FIFO_HALF_FULL_EVENT_MASK    0x00800000UL
#define PMB_SCP2_OP_FIFO_HALF_FULL_EVENT_SHIFT   23
#define PMB_SCP2_OP_FIFO_HALF_FULL_EVENT_SIGNED  0

/* Register SCP_DMA_OUTPUT_INTERRUPT_ENABLE (PMR_SCP2) */
#define PMB_SCP2_DMA_OUTPUT_INTERRUPT_ENABLE     0x004C
#define ABS_PMB_SCP2_DMA_OUTPUT_INTERRUPT_ENABLE 0x0204604CUL

#define PMB_SCP2_OP_FIFO_NOT_EMPTY_ENABLE_MASK   0x00200000UL
#define PMB_SCP2_OP_FIFO_NOT_EMPTY_ENABLE_SHIFT  21
#define PMB_SCP2_OP_FIFO_NOT_EMPTY_ENABLE_SIGNED 0

#define PMB_SCP2_OP_FIFO_FULL_ENABLE_MASK        0x00400000UL
#define PMB_SCP2_OP_FIFO_FULL_ENABLE_SHIFT       22
#define PMB_SCP2_OP_FIFO_FULL_ENABLE_SIGNED      0

#define PMB_SCP2_OP_FIFO_HALF_FULL_ENABLE_MASK   0x00800000UL
#define PMB_SCP2_OP_FIFO_HALF_FULL_ENABLE_SHIFT  23
#define PMB_SCP2_OP_FIFO_HALF_FULL_ENABLE_SIGNED 0

/* Register SCP_DMA_OUTPUT_INTERRUPT_CLEAR (PMR_SCP2) */
#define PMB_SCP2_DMA_OUTPUT_INTERRUPT_CLEAR     0x0050
#define ABS_PMB_SCP2_DMA_OUTPUT_INTERRUPT_CLEAR 0x02046050UL

#define PMB_SCP2_OP_FIFO_NOT_EMPTY_CLEAR_MASK   0x00200000UL
#define PMB_SCP2_OP_FIFO_NOT_EMPTY_CLEAR_SHIFT  21
#define PMB_SCP2_OP_FIFO_NOT_EMPTY_CLEAR_SIGNED 0

#define PMB_SCP2_OP_FIFO_FULL_CLEAR_MASK        0x00400000UL
#define PMB_SCP2_OP_FIFO_FULL_CLEAR_SHIFT       22
#define PMB_SCP2_OP_FIFO_FULL_CLEAR_SIGNED      0

#define PMB_SCP2_OP_FIFO_HALF_FULL_CLEAR_MASK   0x00800000UL
#define PMB_SCP2_OP_FIFO_HALF_FULL_CLEAR_SHIFT  23
#define PMB_SCP2_OP_FIFO_HALF_FULL_CLEAR_SIGNED 0

/* Register SCP_DMA_OUTPUT_SAMPLE (PMR_SCP2) */
#define PMB_SCP2_DMA_OUTPUT_SAMPLE     0x0054
#define ABS_PMB_SCP2_DMA_OUTPUT_SAMPLE 0x02046054UL

#define PMB_SCP2_START_TRANSFER_MASK   0x00000001UL
#define PMB_SCP2_START_TRANSFER_SHIFT  0
#define PMB_SCP2_START_TRANSFER_SIGNED 0

#define PMB_SCP2_OUTPUT_Q_MASK         0x0000FFF0UL
#define PMB_SCP2_OUTPUT_Q_SHIFT        4
#define PMB_SCP2_OUTPUT_Q_SIGNED       0

#define PMB_SCP2_OUTPUT_I_MASK         0xFFF00000UL
#define PMB_SCP2_OUTPUT_I_SHIFT        20
#define PMB_SCP2_OUTPUT_I_SIGNED       0

/* Register SCP_EARLY_COARSE_GAIN (PMR_SCP2) */
#define PMB_SCP2_EARLY_COARSE_GAIN        0x0060
#define ABS_PMB_SCP2_EARLY_COARSE_GAIN    0x02046060UL

#define PMB_SCP2_EARLY_COARSE_GAIN_MASK   0x00800000UL
#define PMB_SCP2_EARLY_COARSE_GAIN_SHIFT  23
#define PMB_SCP2_EARLY_COARSE_GAIN_SIGNED 0

/* Register SCP_EARLY_FINE_GAIN_I (PMR_SCP2) */
#define PMB_SCP2_EARLY_FINE_GAIN_I     0x0064
#define ABS_PMB_SCP2_EARLY_FINE_GAIN_I 0x02046064UL

#define PMB_SCP2_EARLY_I_GAIN_MASK     0x00FFE000UL
#define PMB_SCP2_EARLY_I_GAIN_SHIFT    13
#define PMB_SCP2_EARLY_I_GAIN_SIGNED   0

/* Register SCP_EARLY_FINE_GAIN_Q (PMR_SCP2) */
#define PMB_SCP2_EARLY_FINE_GAIN_Q     0x0068
#define ABS_PMB_SCP2_EARLY_FINE_GAIN_Q 0x02046068UL

#define PMB_SCP2_EARLY_Q_GAIN_MASK     0x00FFE000UL
#define PMB_SCP2_EARLY_Q_GAIN_SHIFT    13
#define PMB_SCP2_EARLY_Q_GAIN_SIGNED   0

/* Register SCP_EARLY_ANGLE_IQ (PMR_SCP2) */
#define PMB_SCP2_EARLY_ANGLE_IQ           0x006C
#define ABS_PMB_SCP2_EARLY_ANGLE_IQ       0x0204606CUL

#define PMB_SCP2_EARLY_I_TO_Q_GAIN_MASK   0x00FFE000UL
#define PMB_SCP2_EARLY_I_TO_Q_GAIN_SHIFT  13
#define PMB_SCP2_EARLY_I_TO_Q_GAIN_SIGNED 0

/* Register SCP_LATE_COARSE_GAIN (PMR_SCP2) */
#define PMB_SCP2_LATE_COARSE_GAIN        0x0074
#define ABS_PMB_SCP2_LATE_COARSE_GAIN    0x02046074UL

#define PMB_SCP2_LATE_COARSE_GAIN_MASK   0x00800000UL
#define PMB_SCP2_LATE_COARSE_GAIN_SHIFT  23
#define PMB_SCP2_LATE_COARSE_GAIN_SIGNED 0

/* Register SCP_LATE_FINE_GAIN_I (PMR_SCP2) */
#define PMB_SCP2_LATE_FINE_GAIN_I     0x0078
#define ABS_PMB_SCP2_LATE_FINE_GAIN_I 0x02046078UL

#define PMB_SCP2_LATE_I_GAIN_MASK     0x00FFE000UL
#define PMB_SCP2_LATE_I_GAIN_SHIFT    13
#define PMB_SCP2_LATE_I_GAIN_SIGNED   0

/* Register SCP_LATE_FINE_GAIN_Q (PMR_SCP2) */
#define PMB_SCP2_LATE_FINE_GAIN_Q     0x007C
#define ABS_PMB_SCP2_LATE_FINE_GAIN_Q 0x0204607CUL

#define PMB_SCP2_LATE_Q_GAIN_MASK     0x00FFE000UL
#define PMB_SCP2_LATE_Q_GAIN_SHIFT    13
#define PMB_SCP2_LATE_Q_GAIN_SIGNED   0

/* Register SCP_DC_OFFSET_I (PMR_SCP2) */
#define PMB_SCP2_DC_OFFSET_I             0x0088
#define ABS_PMB_SCP2_DC_OFFSET_I         0x02046088UL

#define PMB_SCP2_DC_OFFSET_FRAC_I_MASK   0x00000FFFUL
#define PMB_SCP2_DC_OFFSET_FRAC_I_SHIFT  0
#define PMB_SCP2_DC_OFFSET_FRAC_I_SIGNED 0

#define PMB_SCP2_DC_OFFSET_I_MASK        0x00FFF000UL
#define PMB_SCP2_DC_OFFSET_I_SHIFT       12
#define PMB_SCP2_DC_OFFSET_I_SIGNED      0

/* Register SCP_DC_OFFSET_Q (PMR_SCP2) */
#define PMB_SCP2_DC_OFFSET_Q             0x008C
#define ABS_PMB_SCP2_DC_OFFSET_Q         0x0204608CUL

#define PMB_SCP2_DC_OFFSET_FRAC_Q_MASK   0x00000FFFUL
#define PMB_SCP2_DC_OFFSET_FRAC_Q_SHIFT  0
#define PMB_SCP2_DC_OFFSET_FRAC_Q_SIGNED 0

#define PMB_SCP2_DC_OFFSET_Q_MASK        0x00FFF000UL
#define PMB_SCP2_DC_OFFSET_Q_SHIFT       12
#define PMB_SCP2_DC_OFFSET_Q_SIGNED      0

/* Register SCP_EXT_GAIN_CONTROL_1 (PMR_SCP2) */
#define PMB_SCP2_EXT_GAIN_CONTROL_1     0x0090
#define ABS_PMB_SCP2_EXT_GAIN_CONTROL_1 0x02046090UL

#define PMB_SCP2_GAIN_CONTROL_1_MASK    0x00FFF000UL
#define PMB_SCP2_GAIN_CONTROL_1_SHIFT   12
#define PMB_SCP2_GAIN_CONTROL_1_SIGNED  0

/* Register SCP_EXT_GAIN_CONTROL_2 (PMR_SCP2) */
#define PMB_SCP2_EXT_GAIN_CONTROL_2     0x0094
#define ABS_PMB_SCP2_EXT_GAIN_CONTROL_2 0x02046094UL

#define PMB_SCP2_GAIN_CONTROL_2_MASK    0x00FFF000UL
#define PMB_SCP2_GAIN_CONTROL_2_SHIFT   12
#define PMB_SCP2_GAIN_CONTROL_2_SIGNED  0

/* Register SCP_EXT_OFFSET_CONTROL_1 (PMR_SCP2) */
#define PMB_SCP2_EXT_OFFSET_CONTROL_1     0x0098
#define ABS_PMB_SCP2_EXT_OFFSET_CONTROL_1 0x02046098UL

#define PMB_SCP2_OFFSET_CONTROL_1_MASK    0x00FFF000UL
#define PMB_SCP2_OFFSET_CONTROL_1_SHIFT   12
#define PMB_SCP2_OFFSET_CONTROL_1_SIGNED  0

/* Register SCP_EXT_OFFSET_CONTROL_2 (PMR_SCP2) */
#define PMB_SCP2_EXT_OFFSET_CONTROL_2     0x009C
#define ABS_PMB_SCP2_EXT_OFFSET_CONTROL_2 0x0204609CUL

#define PMB_SCP2_OFFSET_CONTROL_2_MASK    0x00FFF000UL
#define PMB_SCP2_OFFSET_CONTROL_2_SHIFT   12
#define PMB_SCP2_OFFSET_CONTROL_2_SIGNED  0

/* Register SCP_EARLY_GAIN_BYPASS (PMR_SCP2) */
#define PMB_SCP2_EARLY_GAIN_BYPASS     0x00A0
#define ABS_PMB_SCP2_EARLY_GAIN_BYPASS 0x020460A0UL

#define PMB_SCP2_EARLY_BYPASS_MASK     0x00800000UL
#define PMB_SCP2_EARLY_BYPASS_SHIFT    23
#define PMB_SCP2_EARLY_BYPASS_SIGNED   0

/* Register SCP_LATE_GAIN_BYPASS (PMR_SCP2) */
#define PMB_SCP2_LATE_GAIN_BYPASS     0x00A4
#define ABS_PMB_SCP2_LATE_GAIN_BYPASS 0x020460A4UL

#define PMB_SCP2_LATE_BYPASS_MASK     0x00800000UL
#define PMB_SCP2_LATE_BYPASS_SHIFT    23
#define PMB_SCP2_LATE_BYPASS_SIGNED   0

/* Register SCP_IQCORR_CONTROL (PMR_SCP2) */
#define PMB_SCP2_IQCORR_CONTROL       0x00B0
#define ABS_PMB_SCP2_IQCORR_CONTROL   0x020460B0UL

#define PMB_SCP2_IQCORR_ENABLE_MASK   0x00800000UL
#define PMB_SCP2_IQCORR_ENABLE_SHIFT  23
#define PMB_SCP2_IQCORR_ENABLE_SIGNED 0

/* Register SCP_IQCORR_STATUS (PMR_SCP2) */
#define PMB_SCP2_IQCORR_STATUS     0x00B4
#define ABS_PMB_SCP2_IQCORR_STATUS 0x020460B4UL

#define PMB_SCP2_IQCORR_OUT_MASK   0x001FFFFFUL
#define PMB_SCP2_IQCORR_OUT_SHIFT  0
#define PMB_SCP2_IQCORR_OUT_SIGNED 0

/* Register SCP_AGC_CLIP_CONTROL (PMR_SCP2) */
#define PMB_SCP2_AGC_CLIP_CONTROL     0x00C0
#define ABS_PMB_SCP2_AGC_CLIP_CONTROL 0x020460C0UL

#define PMB_SCP2_AGC_CLIP_MASK        0x0007FF00UL
#define PMB_SCP2_AGC_CLIP_SHIFT       8
#define PMB_SCP2_AGC_CLIP_SIGNED      0

/* Register SCP_AGC_THRESH_CONTROL (PMR_SCP2) */
#define PMB_SCP2_AGC_THRESH_CONTROL     0x00C4
#define ABS_PMB_SCP2_AGC_THRESH_CONTROL 0x020460C4UL

#define PMB_SCP2_AGC_THRESH_MASK        0x0007FF00UL
#define PMB_SCP2_AGC_THRESH_SHIFT       8
#define PMB_SCP2_AGC_THRESH_SIGNED      0

/* Register SCP_AGC_PERIOD (PMR_SCP2) */
#define PMB_SCP2_AGC_PERIOD        0x00C8
#define ABS_PMB_SCP2_AGC_PERIOD    0x020460C8UL

#define PMB_SCP2_AGC_PERIOD_MASK   0x00FFFFC0UL
#define PMB_SCP2_AGC_PERIOD_SHIFT  6
#define PMB_SCP2_AGC_PERIOD_SIGNED 0

/* Register SCP_AGC_SAMPLE_COUNTER (PMR_SCP2) */
#define PMB_SCP2_AGC_SAMPLE_COUNTER     0x00CC
#define ABS_PMB_SCP2_AGC_SAMPLE_COUNTER 0x020460CCUL

#define PMB_SCP2_AGC_COUNT_MASK         0x00FFFFC0UL
#define PMB_SCP2_AGC_COUNT_SHIFT        6
#define PMB_SCP2_AGC_COUNT_SIGNED       0

/* Register SCP_AGC_CLIP_COUNT_I (PMR_SCP2) */
#define PMB_SCP2_AGC_CLIP_COUNT_I     0x00D0
#define ABS_PMB_SCP2_AGC_CLIP_COUNT_I 0x020460D0UL

#define PMB_SCP2_CLIP_COUNT_I_MASK    0x00FFFFC0UL
#define PMB_SCP2_CLIP_COUNT_I_SHIFT   6
#define PMB_SCP2_CLIP_COUNT_I_SIGNED  0

/* Register SCP_AGC_THRESH_COUNT_I (PMR_SCP2) */
#define PMB_SCP2_AGC_THRESH_COUNT_I     0x00D4
#define ABS_PMB_SCP2_AGC_THRESH_COUNT_I 0x020460D4UL

#define PMB_SCP2_THRESH_COUNT_I_MASK    0x00FFFFC0UL
#define PMB_SCP2_THRESH_COUNT_I_SHIFT   6
#define PMB_SCP2_THRESH_COUNT_I_SIGNED  0

/* Register SCP_AGC_CLIP_COUNT_Q (PMR_SCP2) */
#define PMB_SCP2_AGC_CLIP_COUNT_Q     0x00D8
#define ABS_PMB_SCP2_AGC_CLIP_COUNT_Q 0x020460D8UL

#define PMB_SCP2_CLIP_COUNT_Q_MASK    0x00FFFFC0UL
#define PMB_SCP2_CLIP_COUNT_Q_SHIFT   6
#define PMB_SCP2_CLIP_COUNT_Q_SIGNED  0

/* Register SCP_AGC_THRESH_COUNT_Q (PMR_SCP2) */
#define PMB_SCP2_AGC_THRESH_COUNT_Q     0x00DC
#define ABS_PMB_SCP2_AGC_THRESH_COUNT_Q 0x020460DCUL

#define PMB_SCP2_THRESH_COUNT_Q_MASK    0x00FFFFC0UL
#define PMB_SCP2_THRESH_COUNT_Q_SHIFT   6
#define PMB_SCP2_THRESH_COUNT_Q_SIGNED  0

/* Register SCP_DC_MONITOR_I (PMR_SCP2) */
#define PMB_SCP2_DC_MONITOR_I        0x00E0
#define ABS_PMB_SCP2_DC_MONITOR_I    0x020460E0UL

#define PMB_SCP2_DC_MONITOR_I_MASK   0x00FFFFFFUL
#define PMB_SCP2_DC_MONITOR_I_SHIFT  0
#define PMB_SCP2_DC_MONITOR_I_SIGNED 0

/* Register SCP_DC_MONITOR_Q (PMR_SCP2) */
#define PMB_SCP2_DC_MONITOR_Q        0x00E4
#define ABS_PMB_SCP2_DC_MONITOR_Q    0x020460E4UL

#define PMB_SCP2_DC_MONITOR_Q_MASK   0x00FFFFFFUL
#define PMB_SCP2_DC_MONITOR_Q_SHIFT  0
#define PMB_SCP2_DC_MONITOR_Q_SIGNED 0

/* Register SCP_DC_BYPASS (PMR_SCP2) */
#define PMB_SCP2_DC_BYPASS        0x00E8
#define ABS_PMB_SCP2_DC_BYPASS    0x020460E8UL

#define PMB_SCP2_DC_BYPASS_MASK   0x00800000UL
#define PMB_SCP2_DC_BYPASS_SHIFT  23
#define PMB_SCP2_DC_BYPASS_SIGNED 0

/* Register SCP_DC_CONTROL (PMR_SCP2) */
#define PMB_SCP2_DC_CONTROL               0x00EC
#define ABS_PMB_SCP2_DC_CONTROL           0x020460ECUL

#define PMB_SCP2_DC_MONITOR_SOURCE_MASK   0x00000001UL
#define PMB_SCP2_DC_MONITOR_SOURCE_SHIFT  0
#define PMB_SCP2_DC_MONITOR_SOURCE_SIGNED 0

/* Register SCP_LO_BASE (PMR_SCP2) */
#define PMB_SCP2_LO_BASE        0x0100
#define ABS_PMB_SCP2_LO_BASE    0x02046100UL

#define PMB_SCP2_LO_BASE_MASK   0x00E00000UL
#define PMB_SCP2_LO_BASE_SHIFT  21
#define PMB_SCP2_LO_BASE_SIGNED 0

/* Register SCP_LO_CONTROL (PMR_SCP2) */
#define PMB_SCP2_LO_CONTROL        0x0104
#define ABS_PMB_SCP2_LO_CONTROL    0x02046104UL

#define PMB_SCP2_LO_CONTROL_MASK   0x00FFFFFFUL
#define PMB_SCP2_LO_CONTROL_SHIFT  0
#define PMB_SCP2_LO_CONTROL_SIGNED 0

/* Register SCP_MIXER_BYPASS (PMR_SCP2) */
#define PMB_SCP2_MIXER_BYPASS        0x010C
#define ABS_PMB_SCP2_MIXER_BYPASS    0x0204610CUL

#define PMB_SCP2_MIXER_BYPASS_MASK   0x00800000UL
#define PMB_SCP2_MIXER_BYPASS_SHIFT  23
#define PMB_SCP2_MIXER_BYPASS_SIGNED 0

/* Register SCP_MIXER_CONTROL (PMR_SCP2) */
#define PMB_SCP2_MIXER_CONTROL         0x0110
#define ABS_PMB_SCP2_MIXER_CONTROL     0x02046110UL

#define PMB_SCP2_MIXER_OUT_GAIN_MASK   0x00000001UL
#define PMB_SCP2_MIXER_OUT_GAIN_SHIFT  0
#define PMB_SCP2_MIXER_OUT_GAIN_SIGNED 0

/* Register SCP_RESAMPLING_FACTOR_BASE (PMR_SCP2) */
#define PMB_SCP2_RESAMPLING_FACTOR_BASE     0x0120
#define ABS_PMB_SCP2_RESAMPLING_FACTOR_BASE 0x02046120UL

#define PMB_SCP2_RESAMP_BASE_MASK           0x00E00000UL
#define PMB_SCP2_RESAMP_BASE_SHIFT          21
#define PMB_SCP2_RESAMP_BASE_SIGNED         0

/* Register SCP_RESAMPLING_FACTOR_CONTROL (PMR_SCP2) */
#define PMB_SCP2_RESAMPLING_FACTOR_CONTROL     0x0124
#define ABS_PMB_SCP2_RESAMPLING_FACTOR_CONTROL 0x02046124UL

#define PMB_SCP2_RESAMP_CONTROL_MASK           0x00FFFFFFUL
#define PMB_SCP2_RESAMP_CONTROL_SHIFT          0
#define PMB_SCP2_RESAMP_CONTROL_SIGNED         0

/* Register SCP_RESAMPLERCOEFF_0 (PMR_SCP2) */
#define PMB_SCP2_RESAMPLERCOEFF_0     0x0128
#define ABS_PMB_SCP2_RESAMPLERCOEFF_0 0x02046128UL

#define PMB_SCP2_R1_R23_MASK          0x00000FFCUL
#define PMB_SCP2_R1_R23_SHIFT         2
#define PMB_SCP2_R1_R23_SIGNED        0

#define PMB_SCP2_R0_R24_MASK          0x00FFC000UL
#define PMB_SCP2_R0_R24_SHIFT         14
#define PMB_SCP2_R0_R24_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_1 (PMR_SCP2) */
#define PMB_SCP2_RESAMPLERCOEFF_1     0x012C
#define ABS_PMB_SCP2_RESAMPLERCOEFF_1 0x0204612CUL

#define PMB_SCP2_R3_R21_MASK          0x00000FFCUL
#define PMB_SCP2_R3_R21_SHIFT         2
#define PMB_SCP2_R3_R21_SIGNED        0

#define PMB_SCP2_R2_R22_MASK          0x00FFC000UL
#define PMB_SCP2_R2_R22_SHIFT         14
#define PMB_SCP2_R2_R22_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_2 (PMR_SCP2) */
#define PMB_SCP2_RESAMPLERCOEFF_2     0x0130
#define ABS_PMB_SCP2_RESAMPLERCOEFF_2 0x02046130UL

#define PMB_SCP2_R5_R19_MASK          0x00000FFCUL
#define PMB_SCP2_R5_R19_SHIFT         2
#define PMB_SCP2_R5_R19_SIGNED        0

#define PMB_SCP2_R4_R20_MASK          0x00FFC000UL
#define PMB_SCP2_R4_R20_SHIFT         14
#define PMB_SCP2_R4_R20_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_3 (PMR_SCP2) */
#define PMB_SCP2_RESAMPLERCOEFF_3     0x0134
#define ABS_PMB_SCP2_RESAMPLERCOEFF_3 0x02046134UL

#define PMB_SCP2_R7_R17_MASK          0x00000FFCUL
#define PMB_SCP2_R7_R17_SHIFT         2
#define PMB_SCP2_R7_R17_SIGNED        0

#define PMB_SCP2_R6_R18_MASK          0x00FFC000UL
#define PMB_SCP2_R6_R18_SHIFT         14
#define PMB_SCP2_R6_R18_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_4 (PMR_SCP2) */
#define PMB_SCP2_RESAMPLERCOEFF_4     0x0138
#define ABS_PMB_SCP2_RESAMPLERCOEFF_4 0x02046138UL

#define PMB_SCP2_R9_R15_MASK          0x00000FFCUL
#define PMB_SCP2_R9_R15_SHIFT         2
#define PMB_SCP2_R9_R15_SIGNED        0

#define PMB_SCP2_R8_R16_MASK          0x00FFC000UL
#define PMB_SCP2_R8_R16_SHIFT         14
#define PMB_SCP2_R8_R16_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_5 (PMR_SCP2) */
#define PMB_SCP2_RESAMPLERCOEFF_5     0x013C
#define ABS_PMB_SCP2_RESAMPLERCOEFF_5 0x0204613CUL

#define PMB_SCP2_R11_R13_MASK         0x00000FFCUL
#define PMB_SCP2_R11_R13_SHIFT        2
#define PMB_SCP2_R11_R13_SIGNED       0

#define PMB_SCP2_R10_R14_MASK         0x00FFC000UL
#define PMB_SCP2_R10_R14_SHIFT        14
#define PMB_SCP2_R10_R14_SIGNED       0

/* Register SCP_RESAMPLERCOEFF_6 (PMR_SCP2) */
#define PMB_SCP2_RESAMPLERCOEFF_6     0x0140
#define ABS_PMB_SCP2_RESAMPLERCOEFF_6 0x02046140UL

#define PMB_SCP2_R12_MASK             0x00FFC000UL
#define PMB_SCP2_R12_SHIFT            14
#define PMB_SCP2_R12_SIGNED           0

/* Register SCP_RESAMPLER_BYPASS (PMR_SCP2) */
#define PMB_SCP2_RESAMPLER_BYPASS     0x0144
#define ABS_PMB_SCP2_RESAMPLER_BYPASS 0x02046144UL

#define PMB_SCP2_RESAMP_BYPASS_MASK   0x00800000UL
#define PMB_SCP2_RESAMP_BYPASS_SHIFT  23
#define PMB_SCP2_RESAMP_BYPASS_SIGNED 0

/* Register SCP_RESAMPLER_CONTROL (PMR_SCP2) */
#define PMB_SCP2_RESAMPLER_CONTROL      0x0148
#define ABS_PMB_SCP2_RESAMPLER_CONTROL  0x02046148UL

#define PMB_SCP2_RESAMP_OUT_GAIN_MASK   0x00000003UL
#define PMB_SCP2_RESAMP_OUT_GAIN_SHIFT  0
#define PMB_SCP2_RESAMP_OUT_GAIN_SIGNED 0

/* Register SCP_SAMPLE_NUMBER (PMR_SCP2) */
#define PMB_SCP2_SAMPLE_NUMBER     0x0160
#define ABS_PMB_SCP2_SAMPLE_NUMBER 0x02046160UL

#define PMB_SCP2_SAMPLE_NUM_MASK   0x0000FFFFUL
#define PMB_SCP2_SAMPLE_NUM_SHIFT  0
#define PMB_SCP2_SAMPLE_NUM_SIGNED 0

/* Register SCP_SYMBOL_NUMBER (PMR_SCP2) */
#define PMB_SCP2_SYMBOL_NUMBER     0x0164
#define ABS_PMB_SCP2_SYMBOL_NUMBER 0x02046164UL

#define PMB_SCP2_SYMBOL_NUM_MASK   0x0000FFFFUL
#define PMB_SCP2_SYMBOL_NUM_SHIFT  0
#define PMB_SCP2_SYMBOL_NUM_SIGNED 0

/* Register SCP_SAMPLE_NUMBER_A (PMR_SCP2) */
#define PMB_SCP2_SAMPLE_NUMBER_A        0x0168
#define ABS_PMB_SCP2_SAMPLE_NUMBER_A    0x02046168UL

#define PMB_SCP2_SAMPLE_NUMBER_A_MASK   0x0000FFFFUL
#define PMB_SCP2_SAMPLE_NUMBER_A_SHIFT  0
#define PMB_SCP2_SAMPLE_NUMBER_A_SIGNED 0

/* Register SCP_SYMBOL_NUMBER_A (PMR_SCP2) */
#define PMB_SCP2_SYMBOL_NUMBER_A        0x016C
#define ABS_PMB_SCP2_SYMBOL_NUMBER_A    0x0204616CUL

#define PMB_SCP2_SYMBOL_NUMBER_A_MASK   0x0000FFFFUL
#define PMB_SCP2_SYMBOL_NUMBER_A_SHIFT  0
#define PMB_SCP2_SYMBOL_NUMBER_A_SIGNED 0

/* Register SCP_SAMPLE_NUMBER_B (PMR_SCP2) */
#define PMB_SCP2_SAMPLE_NUMBER_B        0x0170
#define ABS_PMB_SCP2_SAMPLE_NUMBER_B    0x02046170UL

#define PMB_SCP2_SAMPLE_NUMBER_B_MASK   0x0000FFFFUL
#define PMB_SCP2_SAMPLE_NUMBER_B_SHIFT  0
#define PMB_SCP2_SAMPLE_NUMBER_B_SIGNED 0

/* Register SCP_SYMBOL_NUMBER_B (PMR_SCP2) */
#define PMB_SCP2_SYMBOL_NUMBER_B        0x0174
#define ABS_PMB_SCP2_SYMBOL_NUMBER_B    0x02046174UL

#define PMB_SCP2_SYMBOL_NUMBER_B_MASK   0x0000FFFFUL
#define PMB_SCP2_SYMBOL_NUMBER_B_SHIFT  0
#define PMB_SCP2_SYMBOL_NUMBER_B_SIGNED 0

/* Register SCP_FRAME_COMPARE_CONTROL (PMR_SCP2) */
#define PMB_SCP2_FRAME_COMPARE_CONTROL     0x0178
#define ABS_PMB_SCP2_FRAME_COMPARE_CONTROL 0x02046178UL

#define PMB_SCP2_NEW_SCP_POWER_MASK        0x0000C000UL
#define PMB_SCP2_NEW_SCP_POWER_SHIFT       14
#define PMB_SCP2_NEW_SCP_POWER_SIGNED      0

#define PMB_SCP2_NEW_ADC_POWER_MASK        0x00030000UL
#define PMB_SCP2_NEW_ADC_POWER_SHIFT       16
#define PMB_SCP2_NEW_ADC_POWER_SIGNED      0

#define PMB_SCP2_NEW_ACTIVE_FRAME_MASK     0x000C0000UL
#define PMB_SCP2_NEW_ACTIVE_FRAME_SHIFT    18
#define PMB_SCP2_NEW_ACTIVE_FRAME_SIGNED   0

/* Register SCP_FRAME_COMPARE_SYMBOL (PMR_SCP2) */
#define PMB_SCP2_FRAME_COMPARE_SYMBOL     0x017C
#define ABS_PMB_SCP2_FRAME_COMPARE_SYMBOL 0x0204617CUL

#define PMB_SCP2_COMPARE_SYMBOL_A_MASK    0x00FFFF00UL
#define PMB_SCP2_COMPARE_SYMBOL_A_SHIFT   8
#define PMB_SCP2_COMPARE_SYMBOL_A_SIGNED  0

/* Register SCP_FRAME_COMPARE_SAMPLE (PMR_SCP2) */
#define PMB_SCP2_FRAME_COMPARE_SAMPLE     0x0180
#define ABS_PMB_SCP2_FRAME_COMPARE_SAMPLE 0x02046180UL

#define PMB_SCP2_COMPARE_SAMPLE_A_MASK    0x00FFFF00UL
#define PMB_SCP2_COMPARE_SAMPLE_A_SHIFT   8
#define PMB_SCP2_COMPARE_SAMPLE_A_SIGNED  0

/* Register SCP_SYM_SAMPLE (PMR_SCP2) */
#define PMB_SCP2_SYM_SAMPLE        0x0184
#define ABS_PMB_SCP2_SYM_SAMPLE    0x02046184UL

#define PMB_SCP2_SYM_SAMPLE_MASK   0x0000FFFFUL
#define PMB_SCP2_SYM_SAMPLE_SHIFT  0
#define PMB_SCP2_SYM_SAMPLE_SIGNED 0

/* Register SCP_SYM_FIFO_OUT (PMR_SCP2) */
#define PMB_SCP2_SYM_FIFO_OUT        0x0188
#define ABS_PMB_SCP2_SYM_FIFO_OUT    0x02046188UL

#define PMB_SCP2_SYM_FIFO_OUT_MASK   0x0000FFFFUL
#define PMB_SCP2_SYM_FIFO_OUT_SHIFT  0
#define PMB_SCP2_SYM_FIFO_OUT_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_A (PMR_SCP2) */
#define PMB_SCP2_SYMBOL_PERIOD_A        0x01A0
#define ABS_PMB_SCP2_SYMBOL_PERIOD_A    0x020461A0UL

#define PMB_SCP2_SYMBOL_PERIOD_A_MASK   0x00FFFF00UL
#define PMB_SCP2_SYMBOL_PERIOD_A_SHIFT  8
#define PMB_SCP2_SYMBOL_PERIOD_A_SIGNED 0

/* Register SCP_FRAME_SYMS_A (PMR_SCP2) */
#define PMB_SCP2_FRAME_SYMS_A        0x01A4
#define ABS_PMB_SCP2_FRAME_SYMS_A    0x020461A4UL

#define PMB_SCP2_FRAME_SYMS_A_MASK   0x00FFFF00UL
#define PMB_SCP2_FRAME_SYMS_A_SHIFT  8
#define PMB_SCP2_FRAME_SYMS_A_SIGNED 0

/* Register SCP_FINAL_PERIOD_A (PMR_SCP2) */
#define PMB_SCP2_FINAL_PERIOD_A        0x01A8
#define ABS_PMB_SCP2_FINAL_PERIOD_A    0x020461A8UL

#define PMB_SCP2_FINAL_PERIOD_A_MASK   0x00FFFF00UL
#define PMB_SCP2_FINAL_PERIOD_A_SHIFT  8
#define PMB_SCP2_FINAL_PERIOD_A_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_ADJUST_A (PMR_SCP2) */
#define PMB_SCP2_SYMBOL_PERIOD_ADJUST_A        0x01AC
#define ABS_PMB_SCP2_SYMBOL_PERIOD_ADJUST_A    0x020461ACUL

#define PMB_SCP2_SYMBOL_PERIOD_ADJUST_A_MASK   0x00FFFF00UL
#define PMB_SCP2_SYMBOL_PERIOD_ADJUST_A_SHIFT  8
#define PMB_SCP2_SYMBOL_PERIOD_ADJUST_A_SIGNED 0

/* Register SCP_FRAME_SYMS_ADJUST_A (PMR_SCP2) */
#define PMB_SCP2_FRAME_SYMS_ADJUST_A        0x01B0
#define ABS_PMB_SCP2_FRAME_SYMS_ADJUST_A    0x020461B0UL

#define PMB_SCP2_FRAME_SYMS_ADJUST_A_MASK   0x00FFFF00UL
#define PMB_SCP2_FRAME_SYMS_ADJUST_A_SHIFT  8
#define PMB_SCP2_FRAME_SYMS_ADJUST_A_SIGNED 0

/* Register SCP_FINAL_PERIOD_ADJUST_A (PMR_SCP2) */
#define PMB_SCP2_FINAL_PERIOD_ADJUST_A        0x01B4
#define ABS_PMB_SCP2_FINAL_PERIOD_ADJUST_A    0x020461B4UL

#define PMB_SCP2_FINAL_PERIOD_ADJUST_A_MASK   0x00FFFF00UL
#define PMB_SCP2_FINAL_PERIOD_ADJUST_A_SHIFT  8
#define PMB_SCP2_FINAL_PERIOD_ADJUST_A_SIGNED 0

/* Register SCP_APPLY_PARAMETERS_A (PMR_SCP2) */
#define PMB_SCP2_APPLY_PARAMETERS_A        0x01B8
#define ABS_PMB_SCP2_APPLY_PARAMETERS_A    0x020461B8UL

#define PMB_SCP2_APPLY_PARAMETERS_A_MASK   0x00FFFF00UL
#define PMB_SCP2_APPLY_PARAMETERS_A_SHIFT  8
#define PMB_SCP2_APPLY_PARAMETERS_A_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_B (PMR_SCP2) */
#define PMB_SCP2_SYMBOL_PERIOD_B        0x01E0
#define ABS_PMB_SCP2_SYMBOL_PERIOD_B    0x020461E0UL

#define PMB_SCP2_SYMBOL_PERIOD_B_MASK   0x00FFFF00UL
#define PMB_SCP2_SYMBOL_PERIOD_B_SHIFT  8
#define PMB_SCP2_SYMBOL_PERIOD_B_SIGNED 0

/* Register SCP_FRAME_SYMS_B (PMR_SCP2) */
#define PMB_SCP2_FRAME_SYMS_B        0x01E4
#define ABS_PMB_SCP2_FRAME_SYMS_B    0x020461E4UL

#define PMB_SCP2_FRAME_SYMS_B_MASK   0x00FFFF00UL
#define PMB_SCP2_FRAME_SYMS_B_SHIFT  8
#define PMB_SCP2_FRAME_SYMS_B_SIGNED 0

/* Register SCP_FINAL_PERIOD_B (PMR_SCP2) */
#define PMB_SCP2_FINAL_PERIOD_B        0x01E8
#define ABS_PMB_SCP2_FINAL_PERIOD_B    0x020461E8UL

#define PMB_SCP2_FINAL_PERIOD_B_MASK   0x00FFFF00UL
#define PMB_SCP2_FINAL_PERIOD_B_SHIFT  8
#define PMB_SCP2_FINAL_PERIOD_B_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_ADJUST_B (PMR_SCP2) */
#define PMB_SCP2_SYMBOL_PERIOD_ADJUST_B        0x01EC
#define ABS_PMB_SCP2_SYMBOL_PERIOD_ADJUST_B    0x020461ECUL

#define PMB_SCP2_SYMBOL_PERIOD_ADJUST_B_MASK   0x00FFFF00UL
#define PMB_SCP2_SYMBOL_PERIOD_ADJUST_B_SHIFT  8
#define PMB_SCP2_SYMBOL_PERIOD_ADJUST_B_SIGNED 0

/* Register SCP_FRAME_SYMS_ADJUST_B (PMR_SCP2) */
#define PMB_SCP2_FRAME_SYMS_ADJUST_B        0x01F0
#define ABS_PMB_SCP2_FRAME_SYMS_ADJUST_B    0x020461F0UL

#define PMB_SCP2_FRAME_SYMS_ADJUST_B_MASK   0x00FFFF00UL
#define PMB_SCP2_FRAME_SYMS_ADJUST_B_SHIFT  8
#define PMB_SCP2_FRAME_SYMS_ADJUST_B_SIGNED 0

/* Register SCP_FINAL_PERIOD_ADJUST_B (PMR_SCP2) */
#define PMB_SCP2_FINAL_PERIOD_ADJUST_B        0x01F4
#define ABS_PMB_SCP2_FINAL_PERIOD_ADJUST_B    0x020461F4UL

#define PMB_SCP2_FINAL_PERIOD_ADJUST_B_MASK   0x00FFFF00UL
#define PMB_SCP2_FINAL_PERIOD_ADJUST_B_SHIFT  8
#define PMB_SCP2_FINAL_PERIOD_ADJUST_B_SIGNED 0

/* Register SCP_APPLY_PARAMETERS_B (PMR_SCP2) */
#define PMB_SCP2_APPLY_PARAMETERS_B        0x01F8
#define ABS_PMB_SCP2_APPLY_PARAMETERS_B    0x020461F8UL

#define PMB_SCP2_APPLY_PARAMETERS_B_MASK   0x00FFFF00UL
#define PMB_SCP2_APPLY_PARAMETERS_B_SHIFT  8
#define PMB_SCP2_APPLY_PARAMETERS_B_SIGNED 0

/* Register SCP_COEFF_0 (PMR_SCP2) */
#define PMB_SCP2_COEFF_0     0x0220
#define ABS_PMB_SCP2_COEFF_0 0x02046220UL

#define PMB_SCP2_A1_MASK     0x00000FFCUL
#define PMB_SCP2_A1_SHIFT    2
#define PMB_SCP2_A1_SIGNED   0

#define PMB_SCP2_A0_MASK     0x00FFC000UL
#define PMB_SCP2_A0_SHIFT    14
#define PMB_SCP2_A0_SIGNED   0

/* Register SCP_COEFF_1 (PMR_SCP2) */
#define PMB_SCP2_COEFF_1     0x0224
#define ABS_PMB_SCP2_COEFF_1 0x02046224UL

#define PMB_SCP2_A3_MASK     0x00000FFCUL
#define PMB_SCP2_A3_SHIFT    2
#define PMB_SCP2_A3_SIGNED   0

#define PMB_SCP2_A2_MASK     0x00FFC000UL
#define PMB_SCP2_A2_SHIFT    14
#define PMB_SCP2_A2_SIGNED   0

/* Register SCP_COEFF_2 (PMR_SCP2) */
#define PMB_SCP2_COEFF_2     0x0228
#define ABS_PMB_SCP2_COEFF_2 0x02046228UL

#define PMB_SCP2_A5_MASK     0x00000FFCUL
#define PMB_SCP2_A5_SHIFT    2
#define PMB_SCP2_A5_SIGNED   0

#define PMB_SCP2_A4_MASK     0x00FFC000UL
#define PMB_SCP2_A4_SHIFT    14
#define PMB_SCP2_A4_SIGNED   0

/* Register SCP_COEFF_3 (PMR_SCP2) */
#define PMB_SCP2_COEFF_3     0x022C
#define ABS_PMB_SCP2_COEFF_3 0x0204622CUL

#define PMB_SCP2_A7_MASK     0x00000FFCUL
#define PMB_SCP2_A7_SHIFT    2
#define PMB_SCP2_A7_SIGNED   0

#define PMB_SCP2_A6_MASK     0x00FFC000UL
#define PMB_SCP2_A6_SHIFT    14
#define PMB_SCP2_A6_SIGNED   0

/* Register SCP_COEFF_4 (PMR_SCP2) */
#define PMB_SCP2_COEFF_4     0x0230
#define ABS_PMB_SCP2_COEFF_4 0x02046230UL

#define PMB_SCP2_A9_MASK     0x00000FFCUL
#define PMB_SCP2_A9_SHIFT    2
#define PMB_SCP2_A9_SIGNED   0

#define PMB_SCP2_A8_MASK     0x00FFC000UL
#define PMB_SCP2_A8_SHIFT    14
#define PMB_SCP2_A8_SIGNED   0

/* Register SCP_COEFF_5 (PMR_SCP2) */
#define PMB_SCP2_COEFF_5     0x0234
#define ABS_PMB_SCP2_COEFF_5 0x02046234UL

#define PMB_SCP2_A11_MASK    0x00000FFCUL
#define PMB_SCP2_A11_SHIFT   2
#define PMB_SCP2_A11_SIGNED  0

#define PMB_SCP2_A10_MASK    0x00FFC000UL
#define PMB_SCP2_A10_SHIFT   14
#define PMB_SCP2_A10_SIGNED  0

/* Register SCP_FIR_BYPASS (PMR_SCP2) */
#define PMB_SCP2_FIR_BYPASS        0x0238
#define ABS_PMB_SCP2_FIR_BYPASS    0x02046238UL

#define PMB_SCP2_FIR_BYPASS_MASK   0x00800000UL
#define PMB_SCP2_FIR_BYPASS_SHIFT  23
#define PMB_SCP2_FIR_BYPASS_SIGNED 0

/* Register SCP_FIR_CONTROL (PMR_SCP2) */
#define PMB_SCP2_FIR_CONTROL         0x023C
#define ABS_PMB_SCP2_FIR_CONTROL     0x0204623CUL

#define PMB_SCP2_FIR_OUT_GAIN_MASK   0x00000007UL
#define PMB_SCP2_FIR_OUT_GAIN_SHIFT  0
#define PMB_SCP2_FIR_OUT_GAIN_SIGNED 0

/* Register SCP_NOTCH_0 (PMR_SCP2) */
#define PMB_SCP2_NOTCH_0              0x0240
#define ABS_PMB_SCP2_NOTCH_0          0x02046240UL

#define PMB_SCP2_NOTCH0_ENABLE_MASK   0x00000001UL
#define PMB_SCP2_NOTCH0_ENABLE_SHIFT  0
#define PMB_SCP2_NOTCH0_ENABLE_SIGNED 0

#define PMB_SCP2_NOTCH0_L_MASK        0x0000000EUL
#define PMB_SCP2_NOTCH0_L_SHIFT       1
#define PMB_SCP2_NOTCH0_L_SIGNED      0

#define PMB_SCP2_NOTCH0_S_MASK        0x000000F0UL
#define PMB_SCP2_NOTCH0_S_SHIFT       4
#define PMB_SCP2_NOTCH0_S_SIGNED      0

#define PMB_SCP2_NOTCH0_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP2_NOTCH0_FREQ_SHIFT    8
#define PMB_SCP2_NOTCH0_FREQ_SIGNED   0

/* Register SCP_NOTCH_1 (PMR_SCP2) */
#define PMB_SCP2_NOTCH_1              0x0244
#define ABS_PMB_SCP2_NOTCH_1          0x02046244UL

#define PMB_SCP2_NOTCH1_ENABLE_MASK   0x00000001UL
#define PMB_SCP2_NOTCH1_ENABLE_SHIFT  0
#define PMB_SCP2_NOTCH1_ENABLE_SIGNED 0

#define PMB_SCP2_NOTCH1_L_MASK        0x0000000EUL
#define PMB_SCP2_NOTCH1_L_SHIFT       1
#define PMB_SCP2_NOTCH1_L_SIGNED      0

#define PMB_SCP2_NOTCH1_S_MASK        0x000000F0UL
#define PMB_SCP2_NOTCH1_S_SHIFT       4
#define PMB_SCP2_NOTCH1_S_SIGNED      0

#define PMB_SCP2_NOTCH1_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP2_NOTCH1_FREQ_SHIFT    8
#define PMB_SCP2_NOTCH1_FREQ_SIGNED   0

/* Register SCP_NOTCH_2 (PMR_SCP2) */
#define PMB_SCP2_NOTCH_2              0x0248
#define ABS_PMB_SCP2_NOTCH_2          0x02046248UL

#define PMB_SCP2_NOTCH2_ENABLE_MASK   0x00000001UL
#define PMB_SCP2_NOTCH2_ENABLE_SHIFT  0
#define PMB_SCP2_NOTCH2_ENABLE_SIGNED 0

#define PMB_SCP2_NOTCH2_L_MASK        0x0000000EUL
#define PMB_SCP2_NOTCH2_L_SHIFT       1
#define PMB_SCP2_NOTCH2_L_SIGNED      0

#define PMB_SCP2_NOTCH2_S_MASK        0x000000F0UL
#define PMB_SCP2_NOTCH2_S_SHIFT       4
#define PMB_SCP2_NOTCH2_S_SIGNED      0

#define PMB_SCP2_NOTCH2_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP2_NOTCH2_FREQ_SHIFT    8
#define PMB_SCP2_NOTCH2_FREQ_SIGNED   0

/* Register SCP_NOTCH_3 (PMR_SCP2) */
#define PMB_SCP2_NOTCH_3              0x024C
#define ABS_PMB_SCP2_NOTCH_3          0x0204624CUL

#define PMB_SCP2_NOTCH3_ENABLE_MASK   0x00000001UL
#define PMB_SCP2_NOTCH3_ENABLE_SHIFT  0
#define PMB_SCP2_NOTCH3_ENABLE_SIGNED 0

#define PMB_SCP2_NOTCH3_L_MASK        0x0000000EUL
#define PMB_SCP2_NOTCH3_L_SHIFT       1
#define PMB_SCP2_NOTCH3_L_SIGNED      0

#define PMB_SCP2_NOTCH3_S_MASK        0x000000F0UL
#define PMB_SCP2_NOTCH3_S_SHIFT       4
#define PMB_SCP2_NOTCH3_S_SIGNED      0

#define PMB_SCP2_NOTCH3_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP2_NOTCH3_FREQ_SHIFT    8
#define PMB_SCP2_NOTCH3_FREQ_SIGNED   0

/* Register SCP_NOTCH_4 (PMR_SCP2) */
#define PMB_SCP2_NOTCH_4              0x0250
#define ABS_PMB_SCP2_NOTCH_4          0x02046250UL

#define PMB_SCP2_NOTCH4_ENABLE_MASK   0x00000001UL
#define PMB_SCP2_NOTCH4_ENABLE_SHIFT  0
#define PMB_SCP2_NOTCH4_ENABLE_SIGNED 0

#define PMB_SCP2_NOTCH4_L_MASK        0x0000000EUL
#define PMB_SCP2_NOTCH4_L_SHIFT       1
#define PMB_SCP2_NOTCH4_L_SIGNED      0

#define PMB_SCP2_NOTCH4_S_MASK        0x000000F0UL
#define PMB_SCP2_NOTCH4_S_SHIFT       4
#define PMB_SCP2_NOTCH4_S_SIGNED      0

#define PMB_SCP2_NOTCH4_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP2_NOTCH4_FREQ_SHIFT    8
#define PMB_SCP2_NOTCH4_FREQ_SIGNED   0

/* Register SCP_NOTCHENERGY_0_I (PMR_SCP2) */
#define PMB_SCP2_NOTCHENERGY_0_I     0x0254
#define ABS_PMB_SCP2_NOTCHENERGY_0_I 0x02046254UL

#define PMB_SCP2_I_ENERGY_0_MASK     0x00FFFF00UL
#define PMB_SCP2_I_ENERGY_0_SHIFT    8
#define PMB_SCP2_I_ENERGY_0_SIGNED   0

/* Register SCP_NOTCHENERGY_0_Q (PMR_SCP2) */
#define PMB_SCP2_NOTCHENERGY_0_Q     0x0258
#define ABS_PMB_SCP2_NOTCHENERGY_0_Q 0x02046258UL

#define PMB_SCP2_Q_ENERGY_0_MASK     0x00FFFF00UL
#define PMB_SCP2_Q_ENERGY_0_SHIFT    8
#define PMB_SCP2_Q_ENERGY_0_SIGNED   0

/* Register SCP_NOTCHENERGY_1_I (PMR_SCP2) */
#define PMB_SCP2_NOTCHENERGY_1_I     0x025C
#define ABS_PMB_SCP2_NOTCHENERGY_1_I 0x0204625CUL

#define PMB_SCP2_I_ENERGY_1_MASK     0x00FFFF00UL
#define PMB_SCP2_I_ENERGY_1_SHIFT    8
#define PMB_SCP2_I_ENERGY_1_SIGNED   0

/* Register SCP_NOTCHENERGY_1_Q (PMR_SCP2) */
#define PMB_SCP2_NOTCHENERGY_1_Q     0x0260
#define ABS_PMB_SCP2_NOTCHENERGY_1_Q 0x02046260UL

#define PMB_SCP2_Q_ENERGY_1_MASK     0x00FFFF00UL
#define PMB_SCP2_Q_ENERGY_1_SHIFT    8
#define PMB_SCP2_Q_ENERGY_1_SIGNED   0

/* Register SCP_NOTCHENERGY_2_I (PMR_SCP2) */
#define PMB_SCP2_NOTCHENERGY_2_I     0x0264
#define ABS_PMB_SCP2_NOTCHENERGY_2_I 0x02046264UL

#define PMB_SCP2_I_ENERGY_2_MASK     0x00FFFF00UL
#define PMB_SCP2_I_ENERGY_2_SHIFT    8
#define PMB_SCP2_I_ENERGY_2_SIGNED   0

/* Register SCP_NOTCHENERGY_2_Q (PMR_SCP2) */
#define PMB_SCP2_NOTCHENERGY_2_Q     0x0268
#define ABS_PMB_SCP2_NOTCHENERGY_2_Q 0x02046268UL

#define PMB_SCP2_Q_ENERGY_2_MASK     0x00FFFF00UL
#define PMB_SCP2_Q_ENERGY_2_SHIFT    8
#define PMB_SCP2_Q_ENERGY_2_SIGNED   0

/* Register SCP_NOTCHENERGY_3_I (PMR_SCP2) */
#define PMB_SCP2_NOTCHENERGY_3_I     0x026C
#define ABS_PMB_SCP2_NOTCHENERGY_3_I 0x0204626CUL

#define PMB_SCP2_I_ENERGY_3_MASK     0x00FFFF00UL
#define PMB_SCP2_I_ENERGY_3_SHIFT    8
#define PMB_SCP2_I_ENERGY_3_SIGNED   0

/* Register SCP_NOTCHENERGY_3_Q (PMR_SCP2) */
#define PMB_SCP2_NOTCHENERGY_3_Q     0x0270
#define ABS_PMB_SCP2_NOTCHENERGY_3_Q 0x02046270UL

#define PMB_SCP2_Q_ENERGY_3_MASK     0x00FFFF00UL
#define PMB_SCP2_Q_ENERGY_3_SHIFT    8
#define PMB_SCP2_Q_ENERGY_3_SIGNED   0

/* Register SCP_NOTCHENERGY_4_I (PMR_SCP2) */
#define PMB_SCP2_NOTCHENERGY_4_I     0x0274
#define ABS_PMB_SCP2_NOTCHENERGY_4_I 0x02046274UL

#define PMB_SCP2_I_ENERGY_4_MASK     0x00FFFF00UL
#define PMB_SCP2_I_ENERGY_4_SHIFT    8
#define PMB_SCP2_I_ENERGY_4_SIGNED   0

/* Register SCP_NOTCHENERGY_4_Q (PMR_SCP2) */
#define PMB_SCP2_NOTCHENERGY_4_Q     0x0278
#define ABS_PMB_SCP2_NOTCHENERGY_4_Q 0x02046278UL

#define PMB_SCP2_Q_ENERGY_4_MASK     0x00FFFF00UL
#define PMB_SCP2_Q_ENERGY_4_SHIFT    8
#define PMB_SCP2_Q_ENERGY_4_SIGNED   0

/* Register SCP_NOTCH_BYPASS (PMR_SCP2) */
#define PMB_SCP2_NOTCH_BYPASS        0x027C
#define ABS_PMB_SCP2_NOTCH_BYPASS    0x0204627CUL

#define PMB_SCP2_NOTCH_ACCUM_MASK    0x00400000UL
#define PMB_SCP2_NOTCH_ACCUM_SHIFT   22
#define PMB_SCP2_NOTCH_ACCUM_SIGNED  0

#define PMB_SCP2_NOTCH_BYPASS_MASK   0x00800000UL
#define PMB_SCP2_NOTCH_BYPASS_SHIFT  23
#define PMB_SCP2_NOTCH_BYPASS_SIGNED 0

/* Register SCP_IMPULSE_NOISE_CONTROL (PMR_SCP2) */
#define PMB_SCP2_IMPULSE_NOISE_CONTROL      0x0280
#define ABS_PMB_SCP2_IMPULSE_NOISE_CONTROL  0x02046280UL

#define PMB_SCP2_NOISE_FILTER_ENABLE_MASK   0x00800000UL
#define PMB_SCP2_NOISE_FILTER_ENABLE_SHIFT  23
#define PMB_SCP2_NOISE_FILTER_ENABLE_SIGNED 0

/* Register SCP_IMPULSE_NOISE_BURST_COUNT (PMR_SCP2) */
#define PMB_SCP2_IMPULSE_NOISE_BURST_COUNT     0x0284
#define ABS_PMB_SCP2_IMPULSE_NOISE_BURST_COUNT 0x02046284UL

#define PMB_SCP2_NOISE_BURST_COUNT_MASK        0x0000FF00UL
#define PMB_SCP2_NOISE_BURST_COUNT_SHIFT       8
#define PMB_SCP2_NOISE_BURST_COUNT_SIGNED      0

/* Register SCP_IMPULSE_NOISE_SAMPLE_COUNT (PMR_SCP2) */
#define PMB_SCP2_IMPULSE_NOISE_SAMPLE_COUNT     0x0288
#define ABS_PMB_SCP2_IMPULSE_NOISE_SAMPLE_COUNT 0x02046288UL

#define PMB_SCP2_NOISE_SAMPLE_COUNT_MASK        0x0000FF00UL
#define PMB_SCP2_NOISE_SAMPLE_COUNT_SHIFT       8
#define PMB_SCP2_NOISE_SAMPLE_COUNT_SIGNED      0

/* Register SCP_IMPULSE_NOISE_ENERGY (PMR_SCP2) */
#define PMB_SCP2_IMPULSE_NOISE_ENERGY     0x028C
#define ABS_PMB_SCP2_IMPULSE_NOISE_ENERGY 0x0204628CUL

#define PMB_SCP2_NOISE_ENERGY_MASK        0x00FFFF00UL
#define PMB_SCP2_NOISE_ENERGY_SHIFT       8
#define PMB_SCP2_NOISE_ENERGY_SIGNED      0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_1 (PMR_SCP2) */
#define PMB_SCP2_IMPULSE_NOISE_THRESHOLD_1     0x0290
#define ABS_PMB_SCP2_IMPULSE_NOISE_THRESHOLD_1 0x02046290UL

#define PMB_SCP2_T1_MASK                       0x000000FFUL
#define PMB_SCP2_T1_SHIFT                      0
#define PMB_SCP2_T1_SIGNED                     0

#define PMB_SCP2_T2_MASK                       0x0000FF00UL
#define PMB_SCP2_T2_SHIFT                      8
#define PMB_SCP2_T2_SIGNED                     0

#define PMB_SCP2_T3_MASK                       0x00FF0000UL
#define PMB_SCP2_T3_SHIFT                      16
#define PMB_SCP2_T3_SIGNED                     0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_2 (PMR_SCP2) */
#define PMB_SCP2_IMPULSE_NOISE_THRESHOLD_2     0x0294
#define ABS_PMB_SCP2_IMPULSE_NOISE_THRESHOLD_2 0x02046294UL

#define PMB_SCP2_T4_MASK                       0x000000FFUL
#define PMB_SCP2_T4_SHIFT                      0
#define PMB_SCP2_T4_SIGNED                     0

#define PMB_SCP2_T5_MASK                       0x0000FF00UL
#define PMB_SCP2_T5_SHIFT                      8
#define PMB_SCP2_T5_SIGNED                     0

#define PMB_SCP2_T6_MASK                       0x00FF0000UL
#define PMB_SCP2_T6_SHIFT                      16
#define PMB_SCP2_T6_SIGNED                     0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_3 (PMR_SCP2) */
#define PMB_SCP2_IMPULSE_NOISE_THRESHOLD_3     0x0298
#define ABS_PMB_SCP2_IMPULSE_NOISE_THRESHOLD_3 0x02046298UL

#define PMB_SCP2_T7_MASK                       0x000000FFUL
#define PMB_SCP2_T7_SHIFT                      0
#define PMB_SCP2_T7_SIGNED                     0

#define PMB_SCP2_T8_MASK                       0x0000FF00UL
#define PMB_SCP2_T8_SHIFT                      8
#define PMB_SCP2_T8_SIGNED                     0

#define PMB_SCP2_T9_MASK                       0x00FF0000UL
#define PMB_SCP2_T9_SHIFT                      16
#define PMB_SCP2_T9_SIGNED                     0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_4 (PMR_SCP2) */
#define PMB_SCP2_IMPULSE_NOISE_THRESHOLD_4     0x029C
#define ABS_PMB_SCP2_IMPULSE_NOISE_THRESHOLD_4 0x0204629CUL

#define PMB_SCP2_T10_MASK                      0x000000FFUL
#define PMB_SCP2_T10_SHIFT                     0
#define PMB_SCP2_T10_SIGNED                    0

#define PMB_SCP2_T11_MASK                      0x0000FF00UL
#define PMB_SCP2_T11_SHIFT                     8
#define PMB_SCP2_T11_SIGNED                    0

#define PMB_SCP2_T12_MASK                      0x00FF0000UL
#define PMB_SCP2_T12_SHIFT                     16
#define PMB_SCP2_T12_SIGNED                    0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_5 (PMR_SCP2) */
#define PMB_SCP2_IMPULSE_NOISE_THRESHOLD_5     0x02A0
#define ABS_PMB_SCP2_IMPULSE_NOISE_THRESHOLD_5 0x020462A0UL

#define PMB_SCP2_T13_MASK                      0x000000FFUL
#define PMB_SCP2_T13_SHIFT                     0
#define PMB_SCP2_T13_SIGNED                    0

#define PMB_SCP2_T14_MASK                      0x0000FF00UL
#define PMB_SCP2_T14_SHIFT                     8
#define PMB_SCP2_T14_SIGNED                    0

#define PMB_SCP2_T15_MASK                      0x00FF0000UL
#define PMB_SCP2_T15_SHIFT                     16
#define PMB_SCP2_T15_SIGNED                    0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_6 (PMR_SCP2) */
#define PMB_SCP2_IMPULSE_NOISE_THRESHOLD_6     0x02A4
#define ABS_PMB_SCP2_IMPULSE_NOISE_THRESHOLD_6 0x020462A4UL

#define PMB_SCP2_T16_MASK                      0x00FF0000UL
#define PMB_SCP2_T16_SHIFT                     16
#define PMB_SCP2_T16_SIGNED                    0

/* Register SCP_IMPULSE_FILTER_BYPASS (PMR_SCP2) */
#define PMB_SCP2_IMPULSE_FILTER_BYPASS     0x02A8
#define ABS_PMB_SCP2_IMPULSE_FILTER_BYPASS 0x020462A8UL

#define PMB_SCP2_IMP_BYPASS_MASK           0x00800000UL
#define PMB_SCP2_IMP_BYPASS_SHIFT          23
#define PMB_SCP2_IMP_BYPASS_SIGNED         0

/* Register SCP_HSYNC_OUT_START (PMR_SCP2) */
#define PMB_SCP2_HSYNC_OUT_START        0x02C0
#define ABS_PMB_SCP2_HSYNC_OUT_START    0x020462C0UL

#define PMB_SCP2_HSYNC_OUT_START_MASK   0x00FFFF00UL
#define PMB_SCP2_HSYNC_OUT_START_SHIFT  8
#define PMB_SCP2_HSYNC_OUT_START_SIGNED 0

/* Register SCP_HSYNC_OUT_END (PMR_SCP2) */
#define PMB_SCP2_HSYNC_OUT_END        0x02C4
#define ABS_PMB_SCP2_HSYNC_OUT_END    0x020462C4UL

#define PMB_SCP2_HSYNC_OUT_END_MASK   0x00FFFF00UL
#define PMB_SCP2_HSYNC_OUT_END_SHIFT  8
#define PMB_SCP2_HSYNC_OUT_END_SIGNED 0

/* Register SCP_HSYNC_OUT_POLARITY (PMR_SCP2) */
#define PMB_SCP2_HSYNC_OUT_POLARITY        0x02C8
#define ABS_PMB_SCP2_HSYNC_OUT_POLARITY    0x020462C8UL

#define PMB_SCP2_HSYNC_OUT_POLARITY_MASK   0x00800000UL
#define PMB_SCP2_HSYNC_OUT_POLARITY_SHIFT  23
#define PMB_SCP2_HSYNC_OUT_POLARITY_SIGNED 0

/* Register SCP_VSYNC_OUT_SYMBOL_START (PMR_SCP2) */
#define PMB_SCP2_VSYNC_OUT_SYMBOL_START        0x02CC
#define ABS_PMB_SCP2_VSYNC_OUT_SYMBOL_START    0x020462CCUL

#define PMB_SCP2_VSYNC_OUT_SYMBOL_START_MASK   0x00FFFF00UL
#define PMB_SCP2_VSYNC_OUT_SYMBOL_START_SHIFT  8
#define PMB_SCP2_VSYNC_OUT_SYMBOL_START_SIGNED 0

/* Register SCP_VSYNC_OUT_SAMPLE_START (PMR_SCP2) */
#define PMB_SCP2_VSYNC_OUT_SAMPLE_START        0x02D0
#define ABS_PMB_SCP2_VSYNC_OUT_SAMPLE_START    0x020462D0UL

#define PMB_SCP2_VSYNC_OUT_SAMPLE_START_MASK   0x00FFFF00UL
#define PMB_SCP2_VSYNC_OUT_SAMPLE_START_SHIFT  8
#define PMB_SCP2_VSYNC_OUT_SAMPLE_START_SIGNED 0

/* Register SCP_VSYNC_OUT_SYMBOL_END (PMR_SCP2) */
#define PMB_SCP2_VSYNC_OUT_SYMBOL_END        0x02D4
#define ABS_PMB_SCP2_VSYNC_OUT_SYMBOL_END    0x020462D4UL

#define PMB_SCP2_VSYNC_OUT_SYMBOL_END_MASK   0x00FFFF00UL
#define PMB_SCP2_VSYNC_OUT_SYMBOL_END_SHIFT  8
#define PMB_SCP2_VSYNC_OUT_SYMBOL_END_SIGNED 0

/* Register SCP_VSYNC_OUT_SAMPLE_END (PMR_SCP2) */
#define PMB_SCP2_VSYNC_OUT_SAMPLE_END        0x02D8
#define ABS_PMB_SCP2_VSYNC_OUT_SAMPLE_END    0x020462D8UL

#define PMB_SCP2_VSYNC_OUT_SAMPLE_END_MASK   0x00FFFF00UL
#define PMB_SCP2_VSYNC_OUT_SAMPLE_END_SHIFT  8
#define PMB_SCP2_VSYNC_OUT_SAMPLE_END_SIGNED 0

/* Register SCP_VSYNC_OUT_POLARITY (PMR_SCP2) */
#define PMB_SCP2_VSYNC_OUT_POLARITY        0x02DC
#define ABS_PMB_SCP2_VSYNC_OUT_POLARITY    0x020462DCUL

#define PMB_SCP2_VSYNC_OUT_POLARITY_MASK   0x00800000UL
#define PMB_SCP2_VSYNC_OUT_POLARITY_SHIFT  23
#define PMB_SCP2_VSYNC_OUT_POLARITY_SIGNED 0

/* Register SCP_HSYNC_IN_START_SAMPLE (PMR_SCP2) */
#define PMB_SCP2_HSYNC_IN_START_SAMPLE        0x02E0
#define ABS_PMB_SCP2_HSYNC_IN_START_SAMPLE    0x020462E0UL

#define PMB_SCP2_HSYNC_IN_START_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP2_HSYNC_IN_START_SAMPLE_SHIFT  8
#define PMB_SCP2_HSYNC_IN_START_SAMPLE_SIGNED 0

/* Register SCP_HSYNC_IN_START_OFFSET (PMR_SCP2) */
#define PMB_SCP2_HSYNC_IN_START_OFFSET        0x02E4
#define ABS_PMB_SCP2_HSYNC_IN_START_OFFSET    0x020462E4UL

#define PMB_SCP2_HSYNC_IN_START_OFFSET_MASK   0x00000F00UL
#define PMB_SCP2_HSYNC_IN_START_OFFSET_SHIFT  8
#define PMB_SCP2_HSYNC_IN_START_OFFSET_SIGNED 0

/* Register SCP_HSYNC_IN_END_SAMPLE (PMR_SCP2) */
#define PMB_SCP2_HSYNC_IN_END_SAMPLE        0x02E8
#define ABS_PMB_SCP2_HSYNC_IN_END_SAMPLE    0x020462E8UL

#define PMB_SCP2_HSYNC_IN_END_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP2_HSYNC_IN_END_SAMPLE_SHIFT  8
#define PMB_SCP2_HSYNC_IN_END_SAMPLE_SIGNED 0

/* Register SCP_HSYNC_IN_END_OFFSET (PMR_SCP2) */
#define PMB_SCP2_HSYNC_IN_END_OFFSET        0x02EC
#define ABS_PMB_SCP2_HSYNC_IN_END_OFFSET    0x020462ECUL

#define PMB_SCP2_HSYNC_IN_END_OFFSET_MASK   0x00000F00UL
#define PMB_SCP2_HSYNC_IN_END_OFFSET_SHIFT  8
#define PMB_SCP2_HSYNC_IN_END_OFFSET_SIGNED 0

/* Register SCP_HSYNC_IN_POLARITY (PMR_SCP2) */
#define PMB_SCP2_HSYNC_IN_POLARITY        0x02F0
#define ABS_PMB_SCP2_HSYNC_IN_POLARITY    0x020462F0UL

#define PMB_SCP2_HSYNC_IN_POLARITY_MASK   0x00800000UL
#define PMB_SCP2_HSYNC_IN_POLARITY_SHIFT  23
#define PMB_SCP2_HSYNC_IN_POLARITY_SIGNED 0

/* Register SCP_VSYNC_IN_START_SYMBOL (PMR_SCP2) */
#define PMB_SCP2_VSYNC_IN_START_SYMBOL        0x02F4
#define ABS_PMB_SCP2_VSYNC_IN_START_SYMBOL    0x020462F4UL

#define PMB_SCP2_VSYNC_IN_START_SYMBOL_MASK   0x00FFFF00UL
#define PMB_SCP2_VSYNC_IN_START_SYMBOL_SHIFT  8
#define PMB_SCP2_VSYNC_IN_START_SYMBOL_SIGNED 0

/* Register SCP_VSYNC_IN_START_SAMPLE (PMR_SCP2) */
#define PMB_SCP2_VSYNC_IN_START_SAMPLE        0x02F8
#define ABS_PMB_SCP2_VSYNC_IN_START_SAMPLE    0x020462F8UL

#define PMB_SCP2_VSYNC_IN_START_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP2_VSYNC_IN_START_SAMPLE_SHIFT  8
#define PMB_SCP2_VSYNC_IN_START_SAMPLE_SIGNED 0

/* Register SCP_VSYNC_IN_END_SYMBOL (PMR_SCP2) */
#define PMB_SCP2_VSYNC_IN_END_SYMBOL        0x02FC
#define ABS_PMB_SCP2_VSYNC_IN_END_SYMBOL    0x020462FCUL

#define PMB_SCP2_VSYNC_IN_END_SYMBOL_MASK   0x00FFFF00UL
#define PMB_SCP2_VSYNC_IN_END_SYMBOL_SHIFT  8
#define PMB_SCP2_VSYNC_IN_END_SYMBOL_SIGNED 0

/* Register SCP_VSYNC_IN_END_SAMPLE (PMR_SCP2) */
#define PMB_SCP2_VSYNC_IN_END_SAMPLE        0x0300
#define ABS_PMB_SCP2_VSYNC_IN_END_SAMPLE    0x02046300UL

#define PMB_SCP2_VSYNC_IN_END_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP2_VSYNC_IN_END_SAMPLE_SHIFT  8
#define PMB_SCP2_VSYNC_IN_END_SAMPLE_SIGNED 0

/* Register SCP_VSYNC_IN_POLARITY (PMR_SCP2) */
#define PMB_SCP2_VSYNC_IN_POLARITY        0x0304
#define ABS_PMB_SCP2_VSYNC_IN_POLARITY    0x02046304UL

#define PMB_SCP2_VSYNC_IN_POLARITY_MASK   0x00800000UL
#define PMB_SCP2_VSYNC_IN_POLARITY_SHIFT  23
#define PMB_SCP2_VSYNC_IN_POLARITY_SIGNED 0

/* Register SCP_DRM_DECIMATOR_CTRL (PMR_SCP2) */
#define PMB_SCP2_DRM_DECIMATOR_CTRL     0x0330
#define ABS_PMB_SCP2_DRM_DECIMATOR_CTRL 0x02046330UL

#define PMB_SCP2_DRM_DEC_RATIO_MASK     0x00000F00UL
#define PMB_SCP2_DRM_DEC_RATIO_SHIFT    8
#define PMB_SCP2_DRM_DEC_RATIO_SIGNED   0

#define PMB_SCP2_DRM_DEC_EN_MASK        0x00001000UL
#define PMB_SCP2_DRM_DEC_EN_SHIFT       12
#define PMB_SCP2_DRM_DEC_EN_SIGNED      0

/* Register SCP_CORE_ID (PMR_SCP2) */
#define PMB_SCP2_CORE_ID            0x0340
#define ABS_PMB_SCP2_CORE_ID        0x02046340UL

#define PMB_SCP2_CORE_CONFIG_MASK   0x000000FFUL
#define PMB_SCP2_CORE_CONFIG_SHIFT  0
#define PMB_SCP2_CORE_CONFIG_SIGNED 0

#define PMB_SCP2_CORE_ID_MASK       0x0000FF00UL
#define PMB_SCP2_CORE_ID_SHIFT      8
#define PMB_SCP2_CORE_ID_SIGNED     0

#define PMB_SCP2_GROUP_ID_MASK      0x00FF0000UL
#define PMB_SCP2_GROUP_ID_SHIFT     16
#define PMB_SCP2_GROUP_ID_SIGNED    0

/* Register SCP_CORE_REVISION (PMR_SCP2) */
#define PMB_SCP2_CORE_REVISION          0x0350
#define ABS_PMB_SCP2_CORE_REVISION      0x02046350UL

#define PMB_SCP2_MAINTENANCE_REV_MASK   0x000000FFUL
#define PMB_SCP2_MAINTENANCE_REV_SHIFT  0
#define PMB_SCP2_MAINTENANCE_REV_SIGNED 0

#define PMB_SCP2_MINOR_REV_MASK         0x0000FF00UL
#define PMB_SCP2_MINOR_REV_SHIFT        8
#define PMB_SCP2_MINOR_REV_SIGNED       0

#define PMB_SCP2_MAJOR_REV_MASK         0x00FF0000UL
#define PMB_SCP2_MAJOR_REV_SHIFT        16
#define PMB_SCP2_MAJOR_REV_SIGNED       0

/* Register SCP_TBUS_CONTROL (PMR_SCP2) */
#define PMB_SCP2_TBUS_CONTROL              0x0380
#define ABS_PMB_SCP2_TBUS_CONTROL          0x02046380UL

#define PMB_SCP2_TBUS_OUTPUT_STALL_MASK    0x00100000UL
#define PMB_SCP2_TBUS_OUTPUT_STALL_SHIFT   20
#define PMB_SCP2_TBUS_OUTPUT_STALL_SIGNED  0

#define PMB_SCP2_TBUS_OUTPUT_ENABLE_MASK   0x00200000UL
#define PMB_SCP2_TBUS_OUTPUT_ENABLE_SHIFT  21
#define PMB_SCP2_TBUS_OUTPUT_ENABLE_SIGNED 0

#define PMB_SCP2_TBUS_DEBUG_MODE_MASK      0x00400000UL
#define PMB_SCP2_TBUS_DEBUG_MODE_SHIFT     22
#define PMB_SCP2_TBUS_DEBUG_MODE_SIGNED    0

#define PMB_SCP2_TBUS_OUTPUT_MODE_MASK     0x00800000UL
#define PMB_SCP2_TBUS_OUTPUT_MODE_SHIFT    23
#define PMB_SCP2_TBUS_OUTPUT_MODE_SIGNED   0

/* Register SCP_TBUS_DEBUG_DATA (PMR_SCP2) */
#define PMB_SCP2_TBUS_DEBUG_DATA             0x0384
#define ABS_PMB_SCP2_TBUS_DEBUG_DATA         0x02046384UL

#define PMB_SCP2_TBUS_DEBUG_DATAOUT_Q_MASK   0x00000FFFUL
#define PMB_SCP2_TBUS_DEBUG_DATAOUT_Q_SHIFT  0
#define PMB_SCP2_TBUS_DEBUG_DATAOUT_Q_SIGNED 0

#define PMB_SCP2_TBUS_DEBUG_DATAOUT_I_MASK   0x00FFF000UL
#define PMB_SCP2_TBUS_DEBUG_DATAOUT_I_SHIFT  12
#define PMB_SCP2_TBUS_DEBUG_DATAOUT_I_SIGNED 0

/* Register SCP_TBUS_DEBUG_EOP (PMR_SCP2) */
#define PMB_SCP2_TBUS_DEBUG_EOP        0x0388
#define ABS_PMB_SCP2_TBUS_DEBUG_EOP    0x02046388UL

#define PMB_SCP2_TBUS_DEBUG_EOP_MASK   0x00800000UL
#define PMB_SCP2_TBUS_DEBUG_EOP_SHIFT  23
#define PMB_SCP2_TBUS_DEBUG_EOP_SIGNED 0

/* Register SCP_TBUS_DEBUG_VALID (PMR_SCP2) */
#define PMB_SCP2_TBUS_DEBUG_VALID           0x038C
#define ABS_PMB_SCP2_TBUS_DEBUG_VALID       0x0204638CUL

#define PMB_SCP2_TBUS_DEBUG_VALIDOUT_MASK   0x00800000UL
#define PMB_SCP2_TBUS_DEBUG_VALIDOUT_SHIFT  23
#define PMB_SCP2_TBUS_DEBUG_VALIDOUT_SIGNED 0

/* Register SCP_ISCR_CONTROL (PMR_SCP2) */
#define PMB_SCP2_ISCR_CONTROL       0x0390
#define ABS_PMB_SCP2_ISCR_CONTROL   0x02046390UL

#define PMB_SCP2_ISCR_ENABLE_MASK   0x00000100UL
#define PMB_SCP2_ISCR_ENABLE_SHIFT  8
#define PMB_SCP2_ISCR_ENABLE_SIGNED 0

/* Register SCP_ISCR_COUNTER0 (PMR_SCP2) */
#define PMB_SCP2_ISCR_COUNTER0           0x0394
#define ABS_PMB_SCP2_ISCR_COUNTER0       0x02046394UL

#define PMB_SCP2_ISCR_COUNTER_LOW_MASK   0x00FFFFFFUL
#define PMB_SCP2_ISCR_COUNTER_LOW_SHIFT  0
#define PMB_SCP2_ISCR_COUNTER_LOW_SIGNED 0

/* Register SCP_ISCR_COUNTER1 (PMR_SCP2) */
#define PMB_SCP2_ISCR_COUNTER1            0x0398
#define ABS_PMB_SCP2_ISCR_COUNTER1        0x02046398UL

#define PMB_SCP2_ISCR_COUNTER_HIGH_MASK   0x00FFFFFFUL
#define PMB_SCP2_ISCR_COUNTER_HIGH_SHIFT  0
#define PMB_SCP2_ISCR_COUNTER_HIGH_SIGNED 0

/* Register SCP_ISCR_STATUS0 (PMR_SCP2) */
#define PMB_SCP2_ISCR_STATUS0              0x039C
#define ABS_PMB_SCP2_ISCR_STATUS0          0x0204639CUL

#define PMB_SCP2_ISCR_SYM_START_LOW_MASK   0x00FFFFFFUL
#define PMB_SCP2_ISCR_SYM_START_LOW_SHIFT  0
#define PMB_SCP2_ISCR_SYM_START_LOW_SIGNED 0

/* Register SCP_ISCR_STATUS1 (PMR_SCP2) */
#define PMB_SCP2_ISCR_STATUS1               0x03A0
#define ABS_PMB_SCP2_ISCR_STATUS1           0x020463A0UL

#define PMB_SCP2_ISCR_SYM_START_HIGH_MASK   0x00FFFFFFUL
#define PMB_SCP2_ISCR_SYM_START_HIGH_SHIFT  0
#define PMB_SCP2_ISCR_SYM_START_HIGH_SIGNED 0

/* Register SCP_CONFIGURATION (PMR_SCP2) */
#define PMB_SCP2_CONFIGURATION                   0x03A4
#define ABS_PMB_SCP2_CONFIGURATION               0x020463A4UL

#define PMB_SCP2_CONFIGURATION_DRM_DECIM_MASK    0x00000002UL
#define PMB_SCP2_CONFIGURATION_DRM_DECIM_SHIFT   1
#define PMB_SCP2_CONFIGURATION_DRM_DECIM_SIGNED  0

#define PMB_SCP2_CONFIGURATION_EARLY_GAIN_MASK   0x00000010UL
#define PMB_SCP2_CONFIGURATION_EARLY_GAIN_SHIFT  4
#define PMB_SCP2_CONFIGURATION_EARLY_GAIN_SIGNED 0

#define PMB_SCP2_CONFIGURATION_MIXER_MASK        0x00000080UL
#define PMB_SCP2_CONFIGURATION_MIXER_SHIFT       7
#define PMB_SCP2_CONFIGURATION_MIXER_SIGNED      0

#define PMB_SCP2_CONFIGURATION_CIC_MASK          0x00000400UL
#define PMB_SCP2_CONFIGURATION_CIC_SHIFT         10
#define PMB_SCP2_CONFIGURATION_CIC_SIGNED        0

#define PMB_SCP2_CONFIGURATION_NOTCH_MASK        0x00001800UL
#define PMB_SCP2_CONFIGURATION_NOTCH_SHIFT       11
#define PMB_SCP2_CONFIGURATION_NOTCH_SIGNED      0

#define PMB_SCP2_CONFIGURATION_LATE_GAIN_MASK    0x00002000UL
#define PMB_SCP2_CONFIGURATION_LATE_GAIN_SHIFT   13
#define PMB_SCP2_CONFIGURATION_LATE_GAIN_SIGNED  0

#define PMB_SCP2_CONFIGURATION_IMPULSE_MASK      0x00004000UL
#define PMB_SCP2_CONFIGURATION_IMPULSE_SHIFT     14
#define PMB_SCP2_CONFIGURATION_IMPULSE_SIGNED    0

#define PMB_SCP2_CONFIGURATION_VID_SYNC_MASK     0x00010000UL
#define PMB_SCP2_CONFIGURATION_VID_SYNC_SHIFT    16
#define PMB_SCP2_CONFIGURATION_VID_SYNC_SIGNED   0

#define PMB_SCP2_CONFIGURATION_DMAOP_MASK        0x00020000UL
#define PMB_SCP2_CONFIGURATION_DMAOP_SHIFT       17
#define PMB_SCP2_CONFIGURATION_DMAOP_SIGNED      0

/* Register SCP_CONTROL (PMR_SCP3) */
#define PMB_SCP3_CONTROL                    0x0000
#define ABS_PMB_SCP3_CONTROL                0x02046800UL

#define PMB_SCP3_N_SEL_MASK                 0x0000000FUL
#define PMB_SCP3_N_SEL_SHIFT                0
#define PMB_SCP3_N_SEL_SIGNED               0

#define PMB_SCP3_P_SEL_MASK                 0x00000030UL
#define PMB_SCP3_P_SEL_SHIFT                4
#define PMB_SCP3_P_SEL_SIGNED               0

#define PMB_SCP3_FORMAT_MASK                0x00000040UL
#define PMB_SCP3_FORMAT_SHIFT               6
#define PMB_SCP3_FORMAT_SIGNED              0

#define PMB_SCP3_SOURCE_MASK                0x00000180UL
#define PMB_SCP3_SOURCE_SHIFT               7
#define PMB_SCP3_SOURCE_SIGNED              0

#define PMB_SCP3_INPUT_MODE_MASK            0x00000200UL
#define PMB_SCP3_INPUT_MODE_SHIFT           9
#define PMB_SCP3_INPUT_MODE_SIGNED          0

#define PMB_SCP3_INVERT_SPECTRUM_MASK       0x00000400UL
#define PMB_SCP3_INVERT_SPECTRUM_SHIFT      10
#define PMB_SCP3_INVERT_SPECTRUM_SIGNED     0

#define PMB_SCP3_SYNCHRONIZE_UPDATES_MASK   0x00000800UL
#define PMB_SCP3_SYNCHRONIZE_UPDATES_SHIFT  11
#define PMB_SCP3_SYNCHRONIZE_UPDATES_SIGNED 0

#define PMB_SCP3_RESET_MASK                 0x00001000UL
#define PMB_SCP3_RESET_SHIFT                12
#define PMB_SCP3_RESET_SIGNED               0

#define PMB_SCP3_CLEAR_PHASE_MASK           0x00002000UL
#define PMB_SCP3_CLEAR_PHASE_SHIFT          13
#define PMB_SCP3_CLEAR_PHASE_SIGNED         0

#define PMB_SCP3_SET_SCP_POWER_MASK         0x0000C000UL
#define PMB_SCP3_SET_SCP_POWER_SHIFT        14
#define PMB_SCP3_SET_SCP_POWER_SIGNED       0

#define PMB_SCP3_SET_ADC_POWER_MASK         0x00030000UL
#define PMB_SCP3_SET_ADC_POWER_SHIFT        16
#define PMB_SCP3_SET_ADC_POWER_SIGNED       0

#define PMB_SCP3_SET_ACTIVE_FRAME_MASK      0x000C0000UL
#define PMB_SCP3_SET_ACTIVE_FRAME_SHIFT     18
#define PMB_SCP3_SET_ACTIVE_FRAME_SIGNED    0

#define PMB_SCP3_STC_FRAME_START_MASK       0x00100000UL
#define PMB_SCP3_STC_FRAME_START_SHIFT      20
#define PMB_SCP3_STC_FRAME_START_SIGNED     0

#define PMB_SCP3_MODE_MASK                  0x00E00000UL
#define PMB_SCP3_MODE_SHIFT                 21
#define PMB_SCP3_MODE_SIGNED                0

/* Register SCP_STATUS (PMR_SCP3) */
#define PMB_SCP3_STATUS              0x0004
#define ABS_PMB_SCP3_STATUS          0x02046804UL

#define PMB_SCP3_POWER_MASK          0x0000C000UL
#define PMB_SCP3_POWER_SHIFT         14
#define PMB_SCP3_POWER_SIGNED        0

#define PMB_SCP3_ADC_POWER_MASK      0x00030000UL
#define PMB_SCP3_ADC_POWER_SHIFT     16
#define PMB_SCP3_ADC_POWER_SIGNED    0

#define PMB_SCP3_ACTIVE_FRAME_MASK   0x00040000UL
#define PMB_SCP3_ACTIVE_FRAME_SHIFT  18
#define PMB_SCP3_ACTIVE_FRAME_SIGNED 0

#define PMB_SCP3_IRQ_DMA_OP_MASK     0x00400000UL
#define PMB_SCP3_IRQ_DMA_OP_SHIFT    22
#define PMB_SCP3_IRQ_DMA_OP_SIGNED   0

#define PMB_SCP3_IRQ_SCP_MASK        0x00800000UL
#define PMB_SCP3_IRQ_SCP_SHIFT       23
#define PMB_SCP3_IRQ_SCP_SIGNED      0

/* Register SCP_INTERRUPT_STATUS (PMR_SCP3) */
#define PMB_SCP3_INTERRUPT_STATUS           0x0008
#define ABS_PMB_SCP3_INTERRUPT_STATUS       0x02046808UL

#define PMB_SCP3_TBUS_OVERFLOW_EVENT_MASK   0x00100000UL
#define PMB_SCP3_TBUS_OVERFLOW_EVENT_SHIFT  20
#define PMB_SCP3_TBUS_OVERFLOW_EVENT_SIGNED 0

#define PMB_SCP3_OVERFLOW_EVENT_MASK        0x00200000UL
#define PMB_SCP3_OVERFLOW_EVENT_SHIFT       21
#define PMB_SCP3_OVERFLOW_EVENT_SIGNED      0

#define PMB_SCP3_COMPARE_EVENT_MASK         0x00400000UL
#define PMB_SCP3_COMPARE_EVENT_SHIFT        22
#define PMB_SCP3_COMPARE_EVENT_SIGNED       0

#define PMB_SCP3_AGC_COUNTS_EVENT_MASK      0x00800000UL
#define PMB_SCP3_AGC_COUNTS_EVENT_SHIFT     23
#define PMB_SCP3_AGC_COUNTS_EVENT_SIGNED    0

/* Register SCP_INTERRUPT_ENABLE (PMR_SCP3) */
#define PMB_SCP3_INTERRUPT_ENABLE            0x000C
#define ABS_PMB_SCP3_INTERRUPT_ENABLE        0x0204680CUL

#define PMB_SCP3_TBUS_OVERFLOW_ENABLE_MASK   0x00100000UL
#define PMB_SCP3_TBUS_OVERFLOW_ENABLE_SHIFT  20
#define PMB_SCP3_TBUS_OVERFLOW_ENABLE_SIGNED 0

#define PMB_SCP3_OVERFLOW_ENABLE_MASK        0x00200000UL
#define PMB_SCP3_OVERFLOW_ENABLE_SHIFT       21
#define PMB_SCP3_OVERFLOW_ENABLE_SIGNED      0

#define PMB_SCP3_COMPARE_ENABLE_MASK         0x00400000UL
#define PMB_SCP3_COMPARE_ENABLE_SHIFT        22
#define PMB_SCP3_COMPARE_ENABLE_SIGNED       0

#define PMB_SCP3_AGC_COUNTS_ENABLE_MASK      0x00800000UL
#define PMB_SCP3_AGC_COUNTS_ENABLE_SHIFT     23
#define PMB_SCP3_AGC_COUNTS_ENABLE_SIGNED    0

/* Register SCP_INTERRUPT_CLEAR (PMR_SCP3) */
#define PMB_SCP3_INTERRUPT_CLEAR            0x0010
#define ABS_PMB_SCP3_INTERRUPT_CLEAR        0x02046810UL

#define PMB_SCP3_TBUS_OVERFLOW_CLEAR_MASK   0x00100000UL
#define PMB_SCP3_TBUS_OVERFLOW_CLEAR_SHIFT  20
#define PMB_SCP3_TBUS_OVERFLOW_CLEAR_SIGNED 0

#define PMB_SCP3_OVERFLOW_CLEAR_MASK        0x00200000UL
#define PMB_SCP3_OVERFLOW_CLEAR_SHIFT       21
#define PMB_SCP3_OVERFLOW_CLEAR_SIGNED      0

#define PMB_SCP3_COMPARE_CLEAR_MASK         0x00400000UL
#define PMB_SCP3_COMPARE_CLEAR_SHIFT        22
#define PMB_SCP3_COMPARE_CLEAR_SIGNED       0

#define PMB_SCP3_AGC_COUNTS_CLEAR_MASK      0x00800000UL
#define PMB_SCP3_AGC_COUNTS_CLEAR_SHIFT     23
#define PMB_SCP3_AGC_COUNTS_CLEAR_SIGNED    0

/* Register SCP_INPUT_SAMPLE (PMR_SCP3) */
#define PMB_SCP3_INPUT_SAMPLE     0x0014
#define ABS_PMB_SCP3_INPUT_SAMPLE 0x02046814UL

#define PMB_SCP3_INPUT_Q_MASK     0x00000FFFUL
#define PMB_SCP3_INPUT_Q_SHIFT    0
#define PMB_SCP3_INPUT_Q_SIGNED   0

#define PMB_SCP3_INPUT_I_MASK     0x00FFF000UL
#define PMB_SCP3_INPUT_I_SHIFT    12
#define PMB_SCP3_INPUT_I_SIGNED   0

/* Register SCP_REFERENCE_CLOCK_CONTROL_N (PMR_SCP3) */
#define PMB_SCP3_REFERENCE_CLOCK_CONTROL_N     0x0018
#define ABS_PMB_SCP3_REFERENCE_CLOCK_CONTROL_N 0x02046818UL

#define PMB_SCP3_N_MASK                        0x00FFFF00UL
#define PMB_SCP3_N_SHIFT                       8
#define PMB_SCP3_N_SIGNED                      0

/* Register SCP_REFERENCE_CLOCK_CONTROL_M (PMR_SCP3) */
#define PMB_SCP3_REFERENCE_CLOCK_CONTROL_M     0x001C
#define ABS_PMB_SCP3_REFERENCE_CLOCK_CONTROL_M 0x0204681CUL

#define PMB_SCP3_M_MASK                        0x00FFFF00UL
#define PMB_SCP3_M_SHIFT                       8
#define PMB_SCP3_M_SIGNED                      0

/* Register SCP_CIC_BYPASS (PMR_SCP3) */
#define PMB_SCP3_CIC_BYPASS        0x0020
#define ABS_PMB_SCP3_CIC_BYPASS    0x02046820UL

#define PMB_SCP3_CIC_BYPASS_MASK   0x00800000UL
#define PMB_SCP3_CIC_BYPASS_SHIFT  23
#define PMB_SCP3_CIC_BYPASS_SIGNED 0

/* Register SCP_RSSI_INPUT (PMR_SCP3) */
#define PMB_SCP3_RSSI_INPUT        0x0024
#define ABS_PMB_SCP3_RSSI_INPUT    0x02046824UL

#define PMB_SCP3_RSSI_INPUT_MASK   0x000FFF00UL
#define PMB_SCP3_RSSI_INPUT_SHIFT  8
#define PMB_SCP3_RSSI_INPUT_SIGNED 0

/* Register SCP_CONTROL2 (PMR_SCP3) */
#define PMB_SCP3_CONTROL2                0x0028
#define ABS_PMB_SCP3_CONTROL2            0x02046828UL

#define PMB_SCP3_WLAN_EDAGC_START_MASK   0x00800000UL
#define PMB_SCP3_WLAN_EDAGC_START_SHIFT  23
#define PMB_SCP3_WLAN_EDAGC_START_SIGNED 0

/* Register SCP_DMA_OUTPUT_CONTROL (PMR_SCP3) */
#define PMB_SCP3_DMA_OUTPUT_CONTROL     0x0040
#define ABS_PMB_SCP3_DMA_OUTPUT_CONTROL 0x02046840UL

#define PMB_SCP3_DMA_SYNC_DEBUG_MASK    0x00100000UL
#define PMB_SCP3_DMA_SYNC_DEBUG_SHIFT   20
#define PMB_SCP3_DMA_SYNC_DEBUG_SIGNED  0

#define PMB_SCP3_DMA_SYNC_BYPASS_MASK   0x00200000UL
#define PMB_SCP3_DMA_SYNC_BYPASS_SHIFT  21
#define PMB_SCP3_DMA_SYNC_BYPASS_SIGNED 0

#define PMB_SCP3_DMA_SYNC_ENABLE_MASK   0x00400000UL
#define PMB_SCP3_DMA_SYNC_ENABLE_SHIFT  22
#define PMB_SCP3_DMA_SYNC_ENABLE_SIGNED 0

#define PMB_SCP3_BYPASS_MASK            0x00800000UL
#define PMB_SCP3_BYPASS_SHIFT           23
#define PMB_SCP3_BYPASS_SIGNED          0

/* Register SCP_DMA_OUTPUT_STATUS (PMR_SCP3) */
#define PMB_SCP3_DMA_OUTPUT_STATUS        0x0044
#define ABS_PMB_SCP3_DMA_OUTPUT_STATUS    0x02046844UL

#define PMB_SCP3_DMA_SYNC_STATE_MASK      0x00180000UL
#define PMB_SCP3_DMA_SYNC_STATE_SHIFT     19
#define PMB_SCP3_DMA_SYNC_STATE_SIGNED    0

#define PMB_SCP3_OP_FIFO_NOT_EMPTY_MASK   0x00200000UL
#define PMB_SCP3_OP_FIFO_NOT_EMPTY_SHIFT  21
#define PMB_SCP3_OP_FIFO_NOT_EMPTY_SIGNED 0

#define PMB_SCP3_OP_FIFO_FULL_MASK        0x00400000UL
#define PMB_SCP3_OP_FIFO_FULL_SHIFT       22
#define PMB_SCP3_OP_FIFO_FULL_SIGNED      0

#define PMB_SCP3_OP_FIFO_HALF_FULL_MASK   0x00800000UL
#define PMB_SCP3_OP_FIFO_HALF_FULL_SHIFT  23
#define PMB_SCP3_OP_FIFO_HALF_FULL_SIGNED 0

/* Register SCP_DMA_OUTPUT_INTERRUPT_STATUS (PMR_SCP3) */
#define PMB_SCP3_DMA_OUTPUT_INTERRUPT_STATUS     0x0048
#define ABS_PMB_SCP3_DMA_OUTPUT_INTERRUPT_STATUS 0x02046848UL

#define PMB_SCP3_OP_FIFO_NOT_EMPTY_EVENT_MASK    0x00200000UL
#define PMB_SCP3_OP_FIFO_NOT_EMPTY_EVENT_SHIFT   21
#define PMB_SCP3_OP_FIFO_NOT_EMPTY_EVENT_SIGNED  0

#define PMB_SCP3_OP_FIFO_FULL_EVENT_MASK         0x00400000UL
#define PMB_SCP3_OP_FIFO_FULL_EVENT_SHIFT        22
#define PMB_SCP3_OP_FIFO_FULL_EVENT_SIGNED       0

#define PMB_SCP3_OP_FIFO_HALF_FULL_EVENT_MASK    0x00800000UL
#define PMB_SCP3_OP_FIFO_HALF_FULL_EVENT_SHIFT   23
#define PMB_SCP3_OP_FIFO_HALF_FULL_EVENT_SIGNED  0

/* Register SCP_DMA_OUTPUT_INTERRUPT_ENABLE (PMR_SCP3) */
#define PMB_SCP3_DMA_OUTPUT_INTERRUPT_ENABLE     0x004C
#define ABS_PMB_SCP3_DMA_OUTPUT_INTERRUPT_ENABLE 0x0204684CUL

#define PMB_SCP3_OP_FIFO_NOT_EMPTY_ENABLE_MASK   0x00200000UL
#define PMB_SCP3_OP_FIFO_NOT_EMPTY_ENABLE_SHIFT  21
#define PMB_SCP3_OP_FIFO_NOT_EMPTY_ENABLE_SIGNED 0

#define PMB_SCP3_OP_FIFO_FULL_ENABLE_MASK        0x00400000UL
#define PMB_SCP3_OP_FIFO_FULL_ENABLE_SHIFT       22
#define PMB_SCP3_OP_FIFO_FULL_ENABLE_SIGNED      0

#define PMB_SCP3_OP_FIFO_HALF_FULL_ENABLE_MASK   0x00800000UL
#define PMB_SCP3_OP_FIFO_HALF_FULL_ENABLE_SHIFT  23
#define PMB_SCP3_OP_FIFO_HALF_FULL_ENABLE_SIGNED 0

/* Register SCP_DMA_OUTPUT_INTERRUPT_CLEAR (PMR_SCP3) */
#define PMB_SCP3_DMA_OUTPUT_INTERRUPT_CLEAR     0x0050
#define ABS_PMB_SCP3_DMA_OUTPUT_INTERRUPT_CLEAR 0x02046850UL

#define PMB_SCP3_OP_FIFO_NOT_EMPTY_CLEAR_MASK   0x00200000UL
#define PMB_SCP3_OP_FIFO_NOT_EMPTY_CLEAR_SHIFT  21
#define PMB_SCP3_OP_FIFO_NOT_EMPTY_CLEAR_SIGNED 0

#define PMB_SCP3_OP_FIFO_FULL_CLEAR_MASK        0x00400000UL
#define PMB_SCP3_OP_FIFO_FULL_CLEAR_SHIFT       22
#define PMB_SCP3_OP_FIFO_FULL_CLEAR_SIGNED      0

#define PMB_SCP3_OP_FIFO_HALF_FULL_CLEAR_MASK   0x00800000UL
#define PMB_SCP3_OP_FIFO_HALF_FULL_CLEAR_SHIFT  23
#define PMB_SCP3_OP_FIFO_HALF_FULL_CLEAR_SIGNED 0

/* Register SCP_DMA_OUTPUT_SAMPLE (PMR_SCP3) */
#define PMB_SCP3_DMA_OUTPUT_SAMPLE     0x0054
#define ABS_PMB_SCP3_DMA_OUTPUT_SAMPLE 0x02046854UL

#define PMB_SCP3_START_TRANSFER_MASK   0x00000001UL
#define PMB_SCP3_START_TRANSFER_SHIFT  0
#define PMB_SCP3_START_TRANSFER_SIGNED 0

#define PMB_SCP3_OUTPUT_Q_MASK         0x0000FFF0UL
#define PMB_SCP3_OUTPUT_Q_SHIFT        4
#define PMB_SCP3_OUTPUT_Q_SIGNED       0

#define PMB_SCP3_OUTPUT_I_MASK         0xFFF00000UL
#define PMB_SCP3_OUTPUT_I_SHIFT        20
#define PMB_SCP3_OUTPUT_I_SIGNED       0

/* Register SCP_EARLY_COARSE_GAIN (PMR_SCP3) */
#define PMB_SCP3_EARLY_COARSE_GAIN        0x0060
#define ABS_PMB_SCP3_EARLY_COARSE_GAIN    0x02046860UL

#define PMB_SCP3_EARLY_COARSE_GAIN_MASK   0x00800000UL
#define PMB_SCP3_EARLY_COARSE_GAIN_SHIFT  23
#define PMB_SCP3_EARLY_COARSE_GAIN_SIGNED 0

/* Register SCP_EARLY_FINE_GAIN_I (PMR_SCP3) */
#define PMB_SCP3_EARLY_FINE_GAIN_I     0x0064
#define ABS_PMB_SCP3_EARLY_FINE_GAIN_I 0x02046864UL

#define PMB_SCP3_EARLY_I_GAIN_MASK     0x00FFE000UL
#define PMB_SCP3_EARLY_I_GAIN_SHIFT    13
#define PMB_SCP3_EARLY_I_GAIN_SIGNED   0

/* Register SCP_EARLY_FINE_GAIN_Q (PMR_SCP3) */
#define PMB_SCP3_EARLY_FINE_GAIN_Q     0x0068
#define ABS_PMB_SCP3_EARLY_FINE_GAIN_Q 0x02046868UL

#define PMB_SCP3_EARLY_Q_GAIN_MASK     0x00FFE000UL
#define PMB_SCP3_EARLY_Q_GAIN_SHIFT    13
#define PMB_SCP3_EARLY_Q_GAIN_SIGNED   0

/* Register SCP_EARLY_ANGLE_IQ (PMR_SCP3) */
#define PMB_SCP3_EARLY_ANGLE_IQ           0x006C
#define ABS_PMB_SCP3_EARLY_ANGLE_IQ       0x0204686CUL

#define PMB_SCP3_EARLY_I_TO_Q_GAIN_MASK   0x00FFE000UL
#define PMB_SCP3_EARLY_I_TO_Q_GAIN_SHIFT  13
#define PMB_SCP3_EARLY_I_TO_Q_GAIN_SIGNED 0

/* Register SCP_LATE_COARSE_GAIN (PMR_SCP3) */
#define PMB_SCP3_LATE_COARSE_GAIN        0x0074
#define ABS_PMB_SCP3_LATE_COARSE_GAIN    0x02046874UL

#define PMB_SCP3_LATE_COARSE_GAIN_MASK   0x00800000UL
#define PMB_SCP3_LATE_COARSE_GAIN_SHIFT  23
#define PMB_SCP3_LATE_COARSE_GAIN_SIGNED 0

/* Register SCP_LATE_FINE_GAIN_I (PMR_SCP3) */
#define PMB_SCP3_LATE_FINE_GAIN_I     0x0078
#define ABS_PMB_SCP3_LATE_FINE_GAIN_I 0x02046878UL

#define PMB_SCP3_LATE_I_GAIN_MASK     0x00FFE000UL
#define PMB_SCP3_LATE_I_GAIN_SHIFT    13
#define PMB_SCP3_LATE_I_GAIN_SIGNED   0

/* Register SCP_LATE_FINE_GAIN_Q (PMR_SCP3) */
#define PMB_SCP3_LATE_FINE_GAIN_Q     0x007C
#define ABS_PMB_SCP3_LATE_FINE_GAIN_Q 0x0204687CUL

#define PMB_SCP3_LATE_Q_GAIN_MASK     0x00FFE000UL
#define PMB_SCP3_LATE_Q_GAIN_SHIFT    13
#define PMB_SCP3_LATE_Q_GAIN_SIGNED   0

/* Register SCP_DC_OFFSET_I (PMR_SCP3) */
#define PMB_SCP3_DC_OFFSET_I             0x0088
#define ABS_PMB_SCP3_DC_OFFSET_I         0x02046888UL

#define PMB_SCP3_DC_OFFSET_FRAC_I_MASK   0x00000FFFUL
#define PMB_SCP3_DC_OFFSET_FRAC_I_SHIFT  0
#define PMB_SCP3_DC_OFFSET_FRAC_I_SIGNED 0

#define PMB_SCP3_DC_OFFSET_I_MASK        0x00FFF000UL
#define PMB_SCP3_DC_OFFSET_I_SHIFT       12
#define PMB_SCP3_DC_OFFSET_I_SIGNED      0

/* Register SCP_DC_OFFSET_Q (PMR_SCP3) */
#define PMB_SCP3_DC_OFFSET_Q             0x008C
#define ABS_PMB_SCP3_DC_OFFSET_Q         0x0204688CUL

#define PMB_SCP3_DC_OFFSET_FRAC_Q_MASK   0x00000FFFUL
#define PMB_SCP3_DC_OFFSET_FRAC_Q_SHIFT  0
#define PMB_SCP3_DC_OFFSET_FRAC_Q_SIGNED 0

#define PMB_SCP3_DC_OFFSET_Q_MASK        0x00FFF000UL
#define PMB_SCP3_DC_OFFSET_Q_SHIFT       12
#define PMB_SCP3_DC_OFFSET_Q_SIGNED      0

/* Register SCP_EXT_GAIN_CONTROL_1 (PMR_SCP3) */
#define PMB_SCP3_EXT_GAIN_CONTROL_1     0x0090
#define ABS_PMB_SCP3_EXT_GAIN_CONTROL_1 0x02046890UL

#define PMB_SCP3_GAIN_CONTROL_1_MASK    0x00FFF000UL
#define PMB_SCP3_GAIN_CONTROL_1_SHIFT   12
#define PMB_SCP3_GAIN_CONTROL_1_SIGNED  0

/* Register SCP_EXT_GAIN_CONTROL_2 (PMR_SCP3) */
#define PMB_SCP3_EXT_GAIN_CONTROL_2     0x0094
#define ABS_PMB_SCP3_EXT_GAIN_CONTROL_2 0x02046894UL

#define PMB_SCP3_GAIN_CONTROL_2_MASK    0x00FFF000UL
#define PMB_SCP3_GAIN_CONTROL_2_SHIFT   12
#define PMB_SCP3_GAIN_CONTROL_2_SIGNED  0

/* Register SCP_EXT_OFFSET_CONTROL_1 (PMR_SCP3) */
#define PMB_SCP3_EXT_OFFSET_CONTROL_1     0x0098
#define ABS_PMB_SCP3_EXT_OFFSET_CONTROL_1 0x02046898UL

#define PMB_SCP3_OFFSET_CONTROL_1_MASK    0x00FFF000UL
#define PMB_SCP3_OFFSET_CONTROL_1_SHIFT   12
#define PMB_SCP3_OFFSET_CONTROL_1_SIGNED  0

/* Register SCP_EXT_OFFSET_CONTROL_2 (PMR_SCP3) */
#define PMB_SCP3_EXT_OFFSET_CONTROL_2     0x009C
#define ABS_PMB_SCP3_EXT_OFFSET_CONTROL_2 0x0204689CUL

#define PMB_SCP3_OFFSET_CONTROL_2_MASK    0x00FFF000UL
#define PMB_SCP3_OFFSET_CONTROL_2_SHIFT   12
#define PMB_SCP3_OFFSET_CONTROL_2_SIGNED  0

/* Register SCP_EARLY_GAIN_BYPASS (PMR_SCP3) */
#define PMB_SCP3_EARLY_GAIN_BYPASS     0x00A0
#define ABS_PMB_SCP3_EARLY_GAIN_BYPASS 0x020468A0UL

#define PMB_SCP3_EARLY_BYPASS_MASK     0x00800000UL
#define PMB_SCP3_EARLY_BYPASS_SHIFT    23
#define PMB_SCP3_EARLY_BYPASS_SIGNED   0

/* Register SCP_LATE_GAIN_BYPASS (PMR_SCP3) */
#define PMB_SCP3_LATE_GAIN_BYPASS     0x00A4
#define ABS_PMB_SCP3_LATE_GAIN_BYPASS 0x020468A4UL

#define PMB_SCP3_LATE_BYPASS_MASK     0x00800000UL
#define PMB_SCP3_LATE_BYPASS_SHIFT    23
#define PMB_SCP3_LATE_BYPASS_SIGNED   0

/* Register SCP_IQCORR_CONTROL (PMR_SCP3) */
#define PMB_SCP3_IQCORR_CONTROL       0x00B0
#define ABS_PMB_SCP3_IQCORR_CONTROL   0x020468B0UL

#define PMB_SCP3_IQCORR_ENABLE_MASK   0x00800000UL
#define PMB_SCP3_IQCORR_ENABLE_SHIFT  23
#define PMB_SCP3_IQCORR_ENABLE_SIGNED 0

/* Register SCP_IQCORR_STATUS (PMR_SCP3) */
#define PMB_SCP3_IQCORR_STATUS     0x00B4
#define ABS_PMB_SCP3_IQCORR_STATUS 0x020468B4UL

#define PMB_SCP3_IQCORR_OUT_MASK   0x001FFFFFUL
#define PMB_SCP3_IQCORR_OUT_SHIFT  0
#define PMB_SCP3_IQCORR_OUT_SIGNED 0

/* Register SCP_AGC_CLIP_CONTROL (PMR_SCP3) */
#define PMB_SCP3_AGC_CLIP_CONTROL     0x00C0
#define ABS_PMB_SCP3_AGC_CLIP_CONTROL 0x020468C0UL

#define PMB_SCP3_AGC_CLIP_MASK        0x0007FF00UL
#define PMB_SCP3_AGC_CLIP_SHIFT       8
#define PMB_SCP3_AGC_CLIP_SIGNED      0

/* Register SCP_AGC_THRESH_CONTROL (PMR_SCP3) */
#define PMB_SCP3_AGC_THRESH_CONTROL     0x00C4
#define ABS_PMB_SCP3_AGC_THRESH_CONTROL 0x020468C4UL

#define PMB_SCP3_AGC_THRESH_MASK        0x0007FF00UL
#define PMB_SCP3_AGC_THRESH_SHIFT       8
#define PMB_SCP3_AGC_THRESH_SIGNED      0

/* Register SCP_AGC_PERIOD (PMR_SCP3) */
#define PMB_SCP3_AGC_PERIOD        0x00C8
#define ABS_PMB_SCP3_AGC_PERIOD    0x020468C8UL

#define PMB_SCP3_AGC_PERIOD_MASK   0x00FFFFC0UL
#define PMB_SCP3_AGC_PERIOD_SHIFT  6
#define PMB_SCP3_AGC_PERIOD_SIGNED 0

/* Register SCP_AGC_SAMPLE_COUNTER (PMR_SCP3) */
#define PMB_SCP3_AGC_SAMPLE_COUNTER     0x00CC
#define ABS_PMB_SCP3_AGC_SAMPLE_COUNTER 0x020468CCUL

#define PMB_SCP3_AGC_COUNT_MASK         0x00FFFFC0UL
#define PMB_SCP3_AGC_COUNT_SHIFT        6
#define PMB_SCP3_AGC_COUNT_SIGNED       0

/* Register SCP_AGC_CLIP_COUNT_I (PMR_SCP3) */
#define PMB_SCP3_AGC_CLIP_COUNT_I     0x00D0
#define ABS_PMB_SCP3_AGC_CLIP_COUNT_I 0x020468D0UL

#define PMB_SCP3_CLIP_COUNT_I_MASK    0x00FFFFC0UL
#define PMB_SCP3_CLIP_COUNT_I_SHIFT   6
#define PMB_SCP3_CLIP_COUNT_I_SIGNED  0

/* Register SCP_AGC_THRESH_COUNT_I (PMR_SCP3) */
#define PMB_SCP3_AGC_THRESH_COUNT_I     0x00D4
#define ABS_PMB_SCP3_AGC_THRESH_COUNT_I 0x020468D4UL

#define PMB_SCP3_THRESH_COUNT_I_MASK    0x00FFFFC0UL
#define PMB_SCP3_THRESH_COUNT_I_SHIFT   6
#define PMB_SCP3_THRESH_COUNT_I_SIGNED  0

/* Register SCP_AGC_CLIP_COUNT_Q (PMR_SCP3) */
#define PMB_SCP3_AGC_CLIP_COUNT_Q     0x00D8
#define ABS_PMB_SCP3_AGC_CLIP_COUNT_Q 0x020468D8UL

#define PMB_SCP3_CLIP_COUNT_Q_MASK    0x00FFFFC0UL
#define PMB_SCP3_CLIP_COUNT_Q_SHIFT   6
#define PMB_SCP3_CLIP_COUNT_Q_SIGNED  0

/* Register SCP_AGC_THRESH_COUNT_Q (PMR_SCP3) */
#define PMB_SCP3_AGC_THRESH_COUNT_Q     0x00DC
#define ABS_PMB_SCP3_AGC_THRESH_COUNT_Q 0x020468DCUL

#define PMB_SCP3_THRESH_COUNT_Q_MASK    0x00FFFFC0UL
#define PMB_SCP3_THRESH_COUNT_Q_SHIFT   6
#define PMB_SCP3_THRESH_COUNT_Q_SIGNED  0

/* Register SCP_DC_MONITOR_I (PMR_SCP3) */
#define PMB_SCP3_DC_MONITOR_I        0x00E0
#define ABS_PMB_SCP3_DC_MONITOR_I    0x020468E0UL

#define PMB_SCP3_DC_MONITOR_I_MASK   0x00FFFFFFUL
#define PMB_SCP3_DC_MONITOR_I_SHIFT  0
#define PMB_SCP3_DC_MONITOR_I_SIGNED 0

/* Register SCP_DC_MONITOR_Q (PMR_SCP3) */
#define PMB_SCP3_DC_MONITOR_Q        0x00E4
#define ABS_PMB_SCP3_DC_MONITOR_Q    0x020468E4UL

#define PMB_SCP3_DC_MONITOR_Q_MASK   0x00FFFFFFUL
#define PMB_SCP3_DC_MONITOR_Q_SHIFT  0
#define PMB_SCP3_DC_MONITOR_Q_SIGNED 0

/* Register SCP_DC_BYPASS (PMR_SCP3) */
#define PMB_SCP3_DC_BYPASS        0x00E8
#define ABS_PMB_SCP3_DC_BYPASS    0x020468E8UL

#define PMB_SCP3_DC_BYPASS_MASK   0x00800000UL
#define PMB_SCP3_DC_BYPASS_SHIFT  23
#define PMB_SCP3_DC_BYPASS_SIGNED 0

/* Register SCP_DC_CONTROL (PMR_SCP3) */
#define PMB_SCP3_DC_CONTROL               0x00EC
#define ABS_PMB_SCP3_DC_CONTROL           0x020468ECUL

#define PMB_SCP3_DC_MONITOR_SOURCE_MASK   0x00000001UL
#define PMB_SCP3_DC_MONITOR_SOURCE_SHIFT  0
#define PMB_SCP3_DC_MONITOR_SOURCE_SIGNED 0

/* Register SCP_LO_BASE (PMR_SCP3) */
#define PMB_SCP3_LO_BASE        0x0100
#define ABS_PMB_SCP3_LO_BASE    0x02046900UL

#define PMB_SCP3_LO_BASE_MASK   0x00E00000UL
#define PMB_SCP3_LO_BASE_SHIFT  21
#define PMB_SCP3_LO_BASE_SIGNED 0

/* Register SCP_LO_CONTROL (PMR_SCP3) */
#define PMB_SCP3_LO_CONTROL        0x0104
#define ABS_PMB_SCP3_LO_CONTROL    0x02046904UL

#define PMB_SCP3_LO_CONTROL_MASK   0x00FFFFFFUL
#define PMB_SCP3_LO_CONTROL_SHIFT  0
#define PMB_SCP3_LO_CONTROL_SIGNED 0

/* Register SCP_MIXER_BYPASS (PMR_SCP3) */
#define PMB_SCP3_MIXER_BYPASS        0x010C
#define ABS_PMB_SCP3_MIXER_BYPASS    0x0204690CUL

#define PMB_SCP3_MIXER_BYPASS_MASK   0x00800000UL
#define PMB_SCP3_MIXER_BYPASS_SHIFT  23
#define PMB_SCP3_MIXER_BYPASS_SIGNED 0

/* Register SCP_MIXER_CONTROL (PMR_SCP3) */
#define PMB_SCP3_MIXER_CONTROL         0x0110
#define ABS_PMB_SCP3_MIXER_CONTROL     0x02046910UL

#define PMB_SCP3_MIXER_OUT_GAIN_MASK   0x00000001UL
#define PMB_SCP3_MIXER_OUT_GAIN_SHIFT  0
#define PMB_SCP3_MIXER_OUT_GAIN_SIGNED 0

/* Register SCP_RESAMPLING_FACTOR_BASE (PMR_SCP3) */
#define PMB_SCP3_RESAMPLING_FACTOR_BASE     0x0120
#define ABS_PMB_SCP3_RESAMPLING_FACTOR_BASE 0x02046920UL

#define PMB_SCP3_RESAMP_BASE_MASK           0x00E00000UL
#define PMB_SCP3_RESAMP_BASE_SHIFT          21
#define PMB_SCP3_RESAMP_BASE_SIGNED         0

/* Register SCP_RESAMPLING_FACTOR_CONTROL (PMR_SCP3) */
#define PMB_SCP3_RESAMPLING_FACTOR_CONTROL     0x0124
#define ABS_PMB_SCP3_RESAMPLING_FACTOR_CONTROL 0x02046924UL

#define PMB_SCP3_RESAMP_CONTROL_MASK           0x00FFFFFFUL
#define PMB_SCP3_RESAMP_CONTROL_SHIFT          0
#define PMB_SCP3_RESAMP_CONTROL_SIGNED         0

/* Register SCP_RESAMPLERCOEFF_0 (PMR_SCP3) */
#define PMB_SCP3_RESAMPLERCOEFF_0     0x0128
#define ABS_PMB_SCP3_RESAMPLERCOEFF_0 0x02046928UL

#define PMB_SCP3_R1_R23_MASK          0x00000FFCUL
#define PMB_SCP3_R1_R23_SHIFT         2
#define PMB_SCP3_R1_R23_SIGNED        0

#define PMB_SCP3_R0_R24_MASK          0x00FFC000UL
#define PMB_SCP3_R0_R24_SHIFT         14
#define PMB_SCP3_R0_R24_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_1 (PMR_SCP3) */
#define PMB_SCP3_RESAMPLERCOEFF_1     0x012C
#define ABS_PMB_SCP3_RESAMPLERCOEFF_1 0x0204692CUL

#define PMB_SCP3_R3_R21_MASK          0x00000FFCUL
#define PMB_SCP3_R3_R21_SHIFT         2
#define PMB_SCP3_R3_R21_SIGNED        0

#define PMB_SCP3_R2_R22_MASK          0x00FFC000UL
#define PMB_SCP3_R2_R22_SHIFT         14
#define PMB_SCP3_R2_R22_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_2 (PMR_SCP3) */
#define PMB_SCP3_RESAMPLERCOEFF_2     0x0130
#define ABS_PMB_SCP3_RESAMPLERCOEFF_2 0x02046930UL

#define PMB_SCP3_R5_R19_MASK          0x00000FFCUL
#define PMB_SCP3_R5_R19_SHIFT         2
#define PMB_SCP3_R5_R19_SIGNED        0

#define PMB_SCP3_R4_R20_MASK          0x00FFC000UL
#define PMB_SCP3_R4_R20_SHIFT         14
#define PMB_SCP3_R4_R20_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_3 (PMR_SCP3) */
#define PMB_SCP3_RESAMPLERCOEFF_3     0x0134
#define ABS_PMB_SCP3_RESAMPLERCOEFF_3 0x02046934UL

#define PMB_SCP3_R7_R17_MASK          0x00000FFCUL
#define PMB_SCP3_R7_R17_SHIFT         2
#define PMB_SCP3_R7_R17_SIGNED        0

#define PMB_SCP3_R6_R18_MASK          0x00FFC000UL
#define PMB_SCP3_R6_R18_SHIFT         14
#define PMB_SCP3_R6_R18_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_4 (PMR_SCP3) */
#define PMB_SCP3_RESAMPLERCOEFF_4     0x0138
#define ABS_PMB_SCP3_RESAMPLERCOEFF_4 0x02046938UL

#define PMB_SCP3_R9_R15_MASK          0x00000FFCUL
#define PMB_SCP3_R9_R15_SHIFT         2
#define PMB_SCP3_R9_R15_SIGNED        0

#define PMB_SCP3_R8_R16_MASK          0x00FFC000UL
#define PMB_SCP3_R8_R16_SHIFT         14
#define PMB_SCP3_R8_R16_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_5 (PMR_SCP3) */
#define PMB_SCP3_RESAMPLERCOEFF_5     0x013C
#define ABS_PMB_SCP3_RESAMPLERCOEFF_5 0x0204693CUL

#define PMB_SCP3_R11_R13_MASK         0x00000FFCUL
#define PMB_SCP3_R11_R13_SHIFT        2
#define PMB_SCP3_R11_R13_SIGNED       0

#define PMB_SCP3_R10_R14_MASK         0x00FFC000UL
#define PMB_SCP3_R10_R14_SHIFT        14
#define PMB_SCP3_R10_R14_SIGNED       0

/* Register SCP_RESAMPLERCOEFF_6 (PMR_SCP3) */
#define PMB_SCP3_RESAMPLERCOEFF_6     0x0140
#define ABS_PMB_SCP3_RESAMPLERCOEFF_6 0x02046940UL

#define PMB_SCP3_R12_MASK             0x00FFC000UL
#define PMB_SCP3_R12_SHIFT            14
#define PMB_SCP3_R12_SIGNED           0

/* Register SCP_RESAMPLER_BYPASS (PMR_SCP3) */
#define PMB_SCP3_RESAMPLER_BYPASS     0x0144
#define ABS_PMB_SCP3_RESAMPLER_BYPASS 0x02046944UL

#define PMB_SCP3_RESAMP_BYPASS_MASK   0x00800000UL
#define PMB_SCP3_RESAMP_BYPASS_SHIFT  23
#define PMB_SCP3_RESAMP_BYPASS_SIGNED 0

/* Register SCP_RESAMPLER_CONTROL (PMR_SCP3) */
#define PMB_SCP3_RESAMPLER_CONTROL      0x0148
#define ABS_PMB_SCP3_RESAMPLER_CONTROL  0x02046948UL

#define PMB_SCP3_RESAMP_OUT_GAIN_MASK   0x00000003UL
#define PMB_SCP3_RESAMP_OUT_GAIN_SHIFT  0
#define PMB_SCP3_RESAMP_OUT_GAIN_SIGNED 0

/* Register SCP_SAMPLE_NUMBER (PMR_SCP3) */
#define PMB_SCP3_SAMPLE_NUMBER     0x0160
#define ABS_PMB_SCP3_SAMPLE_NUMBER 0x02046960UL

#define PMB_SCP3_SAMPLE_NUM_MASK   0x0000FFFFUL
#define PMB_SCP3_SAMPLE_NUM_SHIFT  0
#define PMB_SCP3_SAMPLE_NUM_SIGNED 0

/* Register SCP_SYMBOL_NUMBER (PMR_SCP3) */
#define PMB_SCP3_SYMBOL_NUMBER     0x0164
#define ABS_PMB_SCP3_SYMBOL_NUMBER 0x02046964UL

#define PMB_SCP3_SYMBOL_NUM_MASK   0x0000FFFFUL
#define PMB_SCP3_SYMBOL_NUM_SHIFT  0
#define PMB_SCP3_SYMBOL_NUM_SIGNED 0

/* Register SCP_SAMPLE_NUMBER_A (PMR_SCP3) */
#define PMB_SCP3_SAMPLE_NUMBER_A        0x0168
#define ABS_PMB_SCP3_SAMPLE_NUMBER_A    0x02046968UL

#define PMB_SCP3_SAMPLE_NUMBER_A_MASK   0x0000FFFFUL
#define PMB_SCP3_SAMPLE_NUMBER_A_SHIFT  0
#define PMB_SCP3_SAMPLE_NUMBER_A_SIGNED 0

/* Register SCP_SYMBOL_NUMBER_A (PMR_SCP3) */
#define PMB_SCP3_SYMBOL_NUMBER_A        0x016C
#define ABS_PMB_SCP3_SYMBOL_NUMBER_A    0x0204696CUL

#define PMB_SCP3_SYMBOL_NUMBER_A_MASK   0x0000FFFFUL
#define PMB_SCP3_SYMBOL_NUMBER_A_SHIFT  0
#define PMB_SCP3_SYMBOL_NUMBER_A_SIGNED 0

/* Register SCP_SAMPLE_NUMBER_B (PMR_SCP3) */
#define PMB_SCP3_SAMPLE_NUMBER_B        0x0170
#define ABS_PMB_SCP3_SAMPLE_NUMBER_B    0x02046970UL

#define PMB_SCP3_SAMPLE_NUMBER_B_MASK   0x0000FFFFUL
#define PMB_SCP3_SAMPLE_NUMBER_B_SHIFT  0
#define PMB_SCP3_SAMPLE_NUMBER_B_SIGNED 0

/* Register SCP_SYMBOL_NUMBER_B (PMR_SCP3) */
#define PMB_SCP3_SYMBOL_NUMBER_B        0x0174
#define ABS_PMB_SCP3_SYMBOL_NUMBER_B    0x02046974UL

#define PMB_SCP3_SYMBOL_NUMBER_B_MASK   0x0000FFFFUL
#define PMB_SCP3_SYMBOL_NUMBER_B_SHIFT  0
#define PMB_SCP3_SYMBOL_NUMBER_B_SIGNED 0

/* Register SCP_FRAME_COMPARE_CONTROL (PMR_SCP3) */
#define PMB_SCP3_FRAME_COMPARE_CONTROL     0x0178
#define ABS_PMB_SCP3_FRAME_COMPARE_CONTROL 0x02046978UL

#define PMB_SCP3_NEW_SCP_POWER_MASK        0x0000C000UL
#define PMB_SCP3_NEW_SCP_POWER_SHIFT       14
#define PMB_SCP3_NEW_SCP_POWER_SIGNED      0

#define PMB_SCP3_NEW_ADC_POWER_MASK        0x00030000UL
#define PMB_SCP3_NEW_ADC_POWER_SHIFT       16
#define PMB_SCP3_NEW_ADC_POWER_SIGNED      0

#define PMB_SCP3_NEW_ACTIVE_FRAME_MASK     0x000C0000UL
#define PMB_SCP3_NEW_ACTIVE_FRAME_SHIFT    18
#define PMB_SCP3_NEW_ACTIVE_FRAME_SIGNED   0

/* Register SCP_FRAME_COMPARE_SYMBOL (PMR_SCP3) */
#define PMB_SCP3_FRAME_COMPARE_SYMBOL     0x017C
#define ABS_PMB_SCP3_FRAME_COMPARE_SYMBOL 0x0204697CUL

#define PMB_SCP3_COMPARE_SYMBOL_A_MASK    0x00FFFF00UL
#define PMB_SCP3_COMPARE_SYMBOL_A_SHIFT   8
#define PMB_SCP3_COMPARE_SYMBOL_A_SIGNED  0

/* Register SCP_FRAME_COMPARE_SAMPLE (PMR_SCP3) */
#define PMB_SCP3_FRAME_COMPARE_SAMPLE     0x0180
#define ABS_PMB_SCP3_FRAME_COMPARE_SAMPLE 0x02046980UL

#define PMB_SCP3_COMPARE_SAMPLE_A_MASK    0x00FFFF00UL
#define PMB_SCP3_COMPARE_SAMPLE_A_SHIFT   8
#define PMB_SCP3_COMPARE_SAMPLE_A_SIGNED  0

/* Register SCP_SYM_SAMPLE (PMR_SCP3) */
#define PMB_SCP3_SYM_SAMPLE        0x0184
#define ABS_PMB_SCP3_SYM_SAMPLE    0x02046984UL

#define PMB_SCP3_SYM_SAMPLE_MASK   0x0000FFFFUL
#define PMB_SCP3_SYM_SAMPLE_SHIFT  0
#define PMB_SCP3_SYM_SAMPLE_SIGNED 0

/* Register SCP_SYM_FIFO_OUT (PMR_SCP3) */
#define PMB_SCP3_SYM_FIFO_OUT        0x0188
#define ABS_PMB_SCP3_SYM_FIFO_OUT    0x02046988UL

#define PMB_SCP3_SYM_FIFO_OUT_MASK   0x0000FFFFUL
#define PMB_SCP3_SYM_FIFO_OUT_SHIFT  0
#define PMB_SCP3_SYM_FIFO_OUT_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_A (PMR_SCP3) */
#define PMB_SCP3_SYMBOL_PERIOD_A        0x01A0
#define ABS_PMB_SCP3_SYMBOL_PERIOD_A    0x020469A0UL

#define PMB_SCP3_SYMBOL_PERIOD_A_MASK   0x00FFFF00UL
#define PMB_SCP3_SYMBOL_PERIOD_A_SHIFT  8
#define PMB_SCP3_SYMBOL_PERIOD_A_SIGNED 0

/* Register SCP_FRAME_SYMS_A (PMR_SCP3) */
#define PMB_SCP3_FRAME_SYMS_A        0x01A4
#define ABS_PMB_SCP3_FRAME_SYMS_A    0x020469A4UL

#define PMB_SCP3_FRAME_SYMS_A_MASK   0x00FFFF00UL
#define PMB_SCP3_FRAME_SYMS_A_SHIFT  8
#define PMB_SCP3_FRAME_SYMS_A_SIGNED 0

/* Register SCP_FINAL_PERIOD_A (PMR_SCP3) */
#define PMB_SCP3_FINAL_PERIOD_A        0x01A8
#define ABS_PMB_SCP3_FINAL_PERIOD_A    0x020469A8UL

#define PMB_SCP3_FINAL_PERIOD_A_MASK   0x00FFFF00UL
#define PMB_SCP3_FINAL_PERIOD_A_SHIFT  8
#define PMB_SCP3_FINAL_PERIOD_A_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_ADJUST_A (PMR_SCP3) */
#define PMB_SCP3_SYMBOL_PERIOD_ADJUST_A        0x01AC
#define ABS_PMB_SCP3_SYMBOL_PERIOD_ADJUST_A    0x020469ACUL

#define PMB_SCP3_SYMBOL_PERIOD_ADJUST_A_MASK   0x00FFFF00UL
#define PMB_SCP3_SYMBOL_PERIOD_ADJUST_A_SHIFT  8
#define PMB_SCP3_SYMBOL_PERIOD_ADJUST_A_SIGNED 0

/* Register SCP_FRAME_SYMS_ADJUST_A (PMR_SCP3) */
#define PMB_SCP3_FRAME_SYMS_ADJUST_A        0x01B0
#define ABS_PMB_SCP3_FRAME_SYMS_ADJUST_A    0x020469B0UL

#define PMB_SCP3_FRAME_SYMS_ADJUST_A_MASK   0x00FFFF00UL
#define PMB_SCP3_FRAME_SYMS_ADJUST_A_SHIFT  8
#define PMB_SCP3_FRAME_SYMS_ADJUST_A_SIGNED 0

/* Register SCP_FINAL_PERIOD_ADJUST_A (PMR_SCP3) */
#define PMB_SCP3_FINAL_PERIOD_ADJUST_A        0x01B4
#define ABS_PMB_SCP3_FINAL_PERIOD_ADJUST_A    0x020469B4UL

#define PMB_SCP3_FINAL_PERIOD_ADJUST_A_MASK   0x00FFFF00UL
#define PMB_SCP3_FINAL_PERIOD_ADJUST_A_SHIFT  8
#define PMB_SCP3_FINAL_PERIOD_ADJUST_A_SIGNED 0

/* Register SCP_APPLY_PARAMETERS_A (PMR_SCP3) */
#define PMB_SCP3_APPLY_PARAMETERS_A        0x01B8
#define ABS_PMB_SCP3_APPLY_PARAMETERS_A    0x020469B8UL

#define PMB_SCP3_APPLY_PARAMETERS_A_MASK   0x00FFFF00UL
#define PMB_SCP3_APPLY_PARAMETERS_A_SHIFT  8
#define PMB_SCP3_APPLY_PARAMETERS_A_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_B (PMR_SCP3) */
#define PMB_SCP3_SYMBOL_PERIOD_B        0x01E0
#define ABS_PMB_SCP3_SYMBOL_PERIOD_B    0x020469E0UL

#define PMB_SCP3_SYMBOL_PERIOD_B_MASK   0x00FFFF00UL
#define PMB_SCP3_SYMBOL_PERIOD_B_SHIFT  8
#define PMB_SCP3_SYMBOL_PERIOD_B_SIGNED 0

/* Register SCP_FRAME_SYMS_B (PMR_SCP3) */
#define PMB_SCP3_FRAME_SYMS_B        0x01E4
#define ABS_PMB_SCP3_FRAME_SYMS_B    0x020469E4UL

#define PMB_SCP3_FRAME_SYMS_B_MASK   0x00FFFF00UL
#define PMB_SCP3_FRAME_SYMS_B_SHIFT  8
#define PMB_SCP3_FRAME_SYMS_B_SIGNED 0

/* Register SCP_FINAL_PERIOD_B (PMR_SCP3) */
#define PMB_SCP3_FINAL_PERIOD_B        0x01E8
#define ABS_PMB_SCP3_FINAL_PERIOD_B    0x020469E8UL

#define PMB_SCP3_FINAL_PERIOD_B_MASK   0x00FFFF00UL
#define PMB_SCP3_FINAL_PERIOD_B_SHIFT  8
#define PMB_SCP3_FINAL_PERIOD_B_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_ADJUST_B (PMR_SCP3) */
#define PMB_SCP3_SYMBOL_PERIOD_ADJUST_B        0x01EC
#define ABS_PMB_SCP3_SYMBOL_PERIOD_ADJUST_B    0x020469ECUL

#define PMB_SCP3_SYMBOL_PERIOD_ADJUST_B_MASK   0x00FFFF00UL
#define PMB_SCP3_SYMBOL_PERIOD_ADJUST_B_SHIFT  8
#define PMB_SCP3_SYMBOL_PERIOD_ADJUST_B_SIGNED 0

/* Register SCP_FRAME_SYMS_ADJUST_B (PMR_SCP3) */
#define PMB_SCP3_FRAME_SYMS_ADJUST_B        0x01F0
#define ABS_PMB_SCP3_FRAME_SYMS_ADJUST_B    0x020469F0UL

#define PMB_SCP3_FRAME_SYMS_ADJUST_B_MASK   0x00FFFF00UL
#define PMB_SCP3_FRAME_SYMS_ADJUST_B_SHIFT  8
#define PMB_SCP3_FRAME_SYMS_ADJUST_B_SIGNED 0

/* Register SCP_FINAL_PERIOD_ADJUST_B (PMR_SCP3) */
#define PMB_SCP3_FINAL_PERIOD_ADJUST_B        0x01F4
#define ABS_PMB_SCP3_FINAL_PERIOD_ADJUST_B    0x020469F4UL

#define PMB_SCP3_FINAL_PERIOD_ADJUST_B_MASK   0x00FFFF00UL
#define PMB_SCP3_FINAL_PERIOD_ADJUST_B_SHIFT  8
#define PMB_SCP3_FINAL_PERIOD_ADJUST_B_SIGNED 0

/* Register SCP_APPLY_PARAMETERS_B (PMR_SCP3) */
#define PMB_SCP3_APPLY_PARAMETERS_B        0x01F8
#define ABS_PMB_SCP3_APPLY_PARAMETERS_B    0x020469F8UL

#define PMB_SCP3_APPLY_PARAMETERS_B_MASK   0x00FFFF00UL
#define PMB_SCP3_APPLY_PARAMETERS_B_SHIFT  8
#define PMB_SCP3_APPLY_PARAMETERS_B_SIGNED 0

/* Register SCP_COEFF_0 (PMR_SCP3) */
#define PMB_SCP3_COEFF_0     0x0220
#define ABS_PMB_SCP3_COEFF_0 0x02046A20UL

#define PMB_SCP3_A1_MASK     0x00000FFCUL
#define PMB_SCP3_A1_SHIFT    2
#define PMB_SCP3_A1_SIGNED   0

#define PMB_SCP3_A0_MASK     0x00FFC000UL
#define PMB_SCP3_A0_SHIFT    14
#define PMB_SCP3_A0_SIGNED   0

/* Register SCP_COEFF_1 (PMR_SCP3) */
#define PMB_SCP3_COEFF_1     0x0224
#define ABS_PMB_SCP3_COEFF_1 0x02046A24UL

#define PMB_SCP3_A3_MASK     0x00000FFCUL
#define PMB_SCP3_A3_SHIFT    2
#define PMB_SCP3_A3_SIGNED   0

#define PMB_SCP3_A2_MASK     0x00FFC000UL
#define PMB_SCP3_A2_SHIFT    14
#define PMB_SCP3_A2_SIGNED   0

/* Register SCP_COEFF_2 (PMR_SCP3) */
#define PMB_SCP3_COEFF_2     0x0228
#define ABS_PMB_SCP3_COEFF_2 0x02046A28UL

#define PMB_SCP3_A5_MASK     0x00000FFCUL
#define PMB_SCP3_A5_SHIFT    2
#define PMB_SCP3_A5_SIGNED   0

#define PMB_SCP3_A4_MASK     0x00FFC000UL
#define PMB_SCP3_A4_SHIFT    14
#define PMB_SCP3_A4_SIGNED   0

/* Register SCP_COEFF_3 (PMR_SCP3) */
#define PMB_SCP3_COEFF_3     0x022C
#define ABS_PMB_SCP3_COEFF_3 0x02046A2CUL

#define PMB_SCP3_A7_MASK     0x00000FFCUL
#define PMB_SCP3_A7_SHIFT    2
#define PMB_SCP3_A7_SIGNED   0

#define PMB_SCP3_A6_MASK     0x00FFC000UL
#define PMB_SCP3_A6_SHIFT    14
#define PMB_SCP3_A6_SIGNED   0

/* Register SCP_COEFF_4 (PMR_SCP3) */
#define PMB_SCP3_COEFF_4     0x0230
#define ABS_PMB_SCP3_COEFF_4 0x02046A30UL

#define PMB_SCP3_A9_MASK     0x00000FFCUL
#define PMB_SCP3_A9_SHIFT    2
#define PMB_SCP3_A9_SIGNED   0

#define PMB_SCP3_A8_MASK     0x00FFC000UL
#define PMB_SCP3_A8_SHIFT    14
#define PMB_SCP3_A8_SIGNED   0

/* Register SCP_COEFF_5 (PMR_SCP3) */
#define PMB_SCP3_COEFF_5     0x0234
#define ABS_PMB_SCP3_COEFF_5 0x02046A34UL

#define PMB_SCP3_A11_MASK    0x00000FFCUL
#define PMB_SCP3_A11_SHIFT   2
#define PMB_SCP3_A11_SIGNED  0

#define PMB_SCP3_A10_MASK    0x00FFC000UL
#define PMB_SCP3_A10_SHIFT   14
#define PMB_SCP3_A10_SIGNED  0

/* Register SCP_FIR_BYPASS (PMR_SCP3) */
#define PMB_SCP3_FIR_BYPASS        0x0238
#define ABS_PMB_SCP3_FIR_BYPASS    0x02046A38UL

#define PMB_SCP3_FIR_BYPASS_MASK   0x00800000UL
#define PMB_SCP3_FIR_BYPASS_SHIFT  23
#define PMB_SCP3_FIR_BYPASS_SIGNED 0

/* Register SCP_FIR_CONTROL (PMR_SCP3) */
#define PMB_SCP3_FIR_CONTROL         0x023C
#define ABS_PMB_SCP3_FIR_CONTROL     0x02046A3CUL

#define PMB_SCP3_FIR_OUT_GAIN_MASK   0x00000007UL
#define PMB_SCP3_FIR_OUT_GAIN_SHIFT  0
#define PMB_SCP3_FIR_OUT_GAIN_SIGNED 0

/* Register SCP_NOTCH_0 (PMR_SCP3) */
#define PMB_SCP3_NOTCH_0              0x0240
#define ABS_PMB_SCP3_NOTCH_0          0x02046A40UL

#define PMB_SCP3_NOTCH0_ENABLE_MASK   0x00000001UL
#define PMB_SCP3_NOTCH0_ENABLE_SHIFT  0
#define PMB_SCP3_NOTCH0_ENABLE_SIGNED 0

#define PMB_SCP3_NOTCH0_L_MASK        0x0000000EUL
#define PMB_SCP3_NOTCH0_L_SHIFT       1
#define PMB_SCP3_NOTCH0_L_SIGNED      0

#define PMB_SCP3_NOTCH0_S_MASK        0x000000F0UL
#define PMB_SCP3_NOTCH0_S_SHIFT       4
#define PMB_SCP3_NOTCH0_S_SIGNED      0

#define PMB_SCP3_NOTCH0_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP3_NOTCH0_FREQ_SHIFT    8
#define PMB_SCP3_NOTCH0_FREQ_SIGNED   0

/* Register SCP_NOTCH_1 (PMR_SCP3) */
#define PMB_SCP3_NOTCH_1              0x0244
#define ABS_PMB_SCP3_NOTCH_1          0x02046A44UL

#define PMB_SCP3_NOTCH1_ENABLE_MASK   0x00000001UL
#define PMB_SCP3_NOTCH1_ENABLE_SHIFT  0
#define PMB_SCP3_NOTCH1_ENABLE_SIGNED 0

#define PMB_SCP3_NOTCH1_L_MASK        0x0000000EUL
#define PMB_SCP3_NOTCH1_L_SHIFT       1
#define PMB_SCP3_NOTCH1_L_SIGNED      0

#define PMB_SCP3_NOTCH1_S_MASK        0x000000F0UL
#define PMB_SCP3_NOTCH1_S_SHIFT       4
#define PMB_SCP3_NOTCH1_S_SIGNED      0

#define PMB_SCP3_NOTCH1_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP3_NOTCH1_FREQ_SHIFT    8
#define PMB_SCP3_NOTCH1_FREQ_SIGNED   0

/* Register SCP_NOTCH_2 (PMR_SCP3) */
#define PMB_SCP3_NOTCH_2              0x0248
#define ABS_PMB_SCP3_NOTCH_2          0x02046A48UL

#define PMB_SCP3_NOTCH2_ENABLE_MASK   0x00000001UL
#define PMB_SCP3_NOTCH2_ENABLE_SHIFT  0
#define PMB_SCP3_NOTCH2_ENABLE_SIGNED 0

#define PMB_SCP3_NOTCH2_L_MASK        0x0000000EUL
#define PMB_SCP3_NOTCH2_L_SHIFT       1
#define PMB_SCP3_NOTCH2_L_SIGNED      0

#define PMB_SCP3_NOTCH2_S_MASK        0x000000F0UL
#define PMB_SCP3_NOTCH2_S_SHIFT       4
#define PMB_SCP3_NOTCH2_S_SIGNED      0

#define PMB_SCP3_NOTCH2_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP3_NOTCH2_FREQ_SHIFT    8
#define PMB_SCP3_NOTCH2_FREQ_SIGNED   0

/* Register SCP_NOTCH_3 (PMR_SCP3) */
#define PMB_SCP3_NOTCH_3              0x024C
#define ABS_PMB_SCP3_NOTCH_3          0x02046A4CUL

#define PMB_SCP3_NOTCH3_ENABLE_MASK   0x00000001UL
#define PMB_SCP3_NOTCH3_ENABLE_SHIFT  0
#define PMB_SCP3_NOTCH3_ENABLE_SIGNED 0

#define PMB_SCP3_NOTCH3_L_MASK        0x0000000EUL
#define PMB_SCP3_NOTCH3_L_SHIFT       1
#define PMB_SCP3_NOTCH3_L_SIGNED      0

#define PMB_SCP3_NOTCH3_S_MASK        0x000000F0UL
#define PMB_SCP3_NOTCH3_S_SHIFT       4
#define PMB_SCP3_NOTCH3_S_SIGNED      0

#define PMB_SCP3_NOTCH3_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP3_NOTCH3_FREQ_SHIFT    8
#define PMB_SCP3_NOTCH3_FREQ_SIGNED   0

/* Register SCP_NOTCH_4 (PMR_SCP3) */
#define PMB_SCP3_NOTCH_4              0x0250
#define ABS_PMB_SCP3_NOTCH_4          0x02046A50UL

#define PMB_SCP3_NOTCH4_ENABLE_MASK   0x00000001UL
#define PMB_SCP3_NOTCH4_ENABLE_SHIFT  0
#define PMB_SCP3_NOTCH4_ENABLE_SIGNED 0

#define PMB_SCP3_NOTCH4_L_MASK        0x0000000EUL
#define PMB_SCP3_NOTCH4_L_SHIFT       1
#define PMB_SCP3_NOTCH4_L_SIGNED      0

#define PMB_SCP3_NOTCH4_S_MASK        0x000000F0UL
#define PMB_SCP3_NOTCH4_S_SHIFT       4
#define PMB_SCP3_NOTCH4_S_SIGNED      0

#define PMB_SCP3_NOTCH4_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP3_NOTCH4_FREQ_SHIFT    8
#define PMB_SCP3_NOTCH4_FREQ_SIGNED   0

/* Register SCP_NOTCHENERGY_0_I (PMR_SCP3) */
#define PMB_SCP3_NOTCHENERGY_0_I     0x0254
#define ABS_PMB_SCP3_NOTCHENERGY_0_I 0x02046A54UL

#define PMB_SCP3_I_ENERGY_0_MASK     0x00FFFF00UL
#define PMB_SCP3_I_ENERGY_0_SHIFT    8
#define PMB_SCP3_I_ENERGY_0_SIGNED   0

/* Register SCP_NOTCHENERGY_0_Q (PMR_SCP3) */
#define PMB_SCP3_NOTCHENERGY_0_Q     0x0258
#define ABS_PMB_SCP3_NOTCHENERGY_0_Q 0x02046A58UL

#define PMB_SCP3_Q_ENERGY_0_MASK     0x00FFFF00UL
#define PMB_SCP3_Q_ENERGY_0_SHIFT    8
#define PMB_SCP3_Q_ENERGY_0_SIGNED   0

/* Register SCP_NOTCHENERGY_1_I (PMR_SCP3) */
#define PMB_SCP3_NOTCHENERGY_1_I     0x025C
#define ABS_PMB_SCP3_NOTCHENERGY_1_I 0x02046A5CUL

#define PMB_SCP3_I_ENERGY_1_MASK     0x00FFFF00UL
#define PMB_SCP3_I_ENERGY_1_SHIFT    8
#define PMB_SCP3_I_ENERGY_1_SIGNED   0

/* Register SCP_NOTCHENERGY_1_Q (PMR_SCP3) */
#define PMB_SCP3_NOTCHENERGY_1_Q     0x0260
#define ABS_PMB_SCP3_NOTCHENERGY_1_Q 0x02046A60UL

#define PMB_SCP3_Q_ENERGY_1_MASK     0x00FFFF00UL
#define PMB_SCP3_Q_ENERGY_1_SHIFT    8
#define PMB_SCP3_Q_ENERGY_1_SIGNED   0

/* Register SCP_NOTCHENERGY_2_I (PMR_SCP3) */
#define PMB_SCP3_NOTCHENERGY_2_I     0x0264
#define ABS_PMB_SCP3_NOTCHENERGY_2_I 0x02046A64UL

#define PMB_SCP3_I_ENERGY_2_MASK     0x00FFFF00UL
#define PMB_SCP3_I_ENERGY_2_SHIFT    8
#define PMB_SCP3_I_ENERGY_2_SIGNED   0

/* Register SCP_NOTCHENERGY_2_Q (PMR_SCP3) */
#define PMB_SCP3_NOTCHENERGY_2_Q     0x0268
#define ABS_PMB_SCP3_NOTCHENERGY_2_Q 0x02046A68UL

#define PMB_SCP3_Q_ENERGY_2_MASK     0x00FFFF00UL
#define PMB_SCP3_Q_ENERGY_2_SHIFT    8
#define PMB_SCP3_Q_ENERGY_2_SIGNED   0

/* Register SCP_NOTCHENERGY_3_I (PMR_SCP3) */
#define PMB_SCP3_NOTCHENERGY_3_I     0x026C
#define ABS_PMB_SCP3_NOTCHENERGY_3_I 0x02046A6CUL

#define PMB_SCP3_I_ENERGY_3_MASK     0x00FFFF00UL
#define PMB_SCP3_I_ENERGY_3_SHIFT    8
#define PMB_SCP3_I_ENERGY_3_SIGNED   0

/* Register SCP_NOTCHENERGY_3_Q (PMR_SCP3) */
#define PMB_SCP3_NOTCHENERGY_3_Q     0x0270
#define ABS_PMB_SCP3_NOTCHENERGY_3_Q 0x02046A70UL

#define PMB_SCP3_Q_ENERGY_3_MASK     0x00FFFF00UL
#define PMB_SCP3_Q_ENERGY_3_SHIFT    8
#define PMB_SCP3_Q_ENERGY_3_SIGNED   0

/* Register SCP_NOTCHENERGY_4_I (PMR_SCP3) */
#define PMB_SCP3_NOTCHENERGY_4_I     0x0274
#define ABS_PMB_SCP3_NOTCHENERGY_4_I 0x02046A74UL

#define PMB_SCP3_I_ENERGY_4_MASK     0x00FFFF00UL
#define PMB_SCP3_I_ENERGY_4_SHIFT    8
#define PMB_SCP3_I_ENERGY_4_SIGNED   0

/* Register SCP_NOTCHENERGY_4_Q (PMR_SCP3) */
#define PMB_SCP3_NOTCHENERGY_4_Q     0x0278
#define ABS_PMB_SCP3_NOTCHENERGY_4_Q 0x02046A78UL

#define PMB_SCP3_Q_ENERGY_4_MASK     0x00FFFF00UL
#define PMB_SCP3_Q_ENERGY_4_SHIFT    8
#define PMB_SCP3_Q_ENERGY_4_SIGNED   0

/* Register SCP_NOTCH_BYPASS (PMR_SCP3) */
#define PMB_SCP3_NOTCH_BYPASS        0x027C
#define ABS_PMB_SCP3_NOTCH_BYPASS    0x02046A7CUL

#define PMB_SCP3_NOTCH_ACCUM_MASK    0x00400000UL
#define PMB_SCP3_NOTCH_ACCUM_SHIFT   22
#define PMB_SCP3_NOTCH_ACCUM_SIGNED  0

#define PMB_SCP3_NOTCH_BYPASS_MASK   0x00800000UL
#define PMB_SCP3_NOTCH_BYPASS_SHIFT  23
#define PMB_SCP3_NOTCH_BYPASS_SIGNED 0

/* Register SCP_IMPULSE_NOISE_CONTROL (PMR_SCP3) */
#define PMB_SCP3_IMPULSE_NOISE_CONTROL      0x0280
#define ABS_PMB_SCP3_IMPULSE_NOISE_CONTROL  0x02046A80UL

#define PMB_SCP3_NOISE_FILTER_ENABLE_MASK   0x00800000UL
#define PMB_SCP3_NOISE_FILTER_ENABLE_SHIFT  23
#define PMB_SCP3_NOISE_FILTER_ENABLE_SIGNED 0

/* Register SCP_IMPULSE_NOISE_BURST_COUNT (PMR_SCP3) */
#define PMB_SCP3_IMPULSE_NOISE_BURST_COUNT     0x0284
#define ABS_PMB_SCP3_IMPULSE_NOISE_BURST_COUNT 0x02046A84UL

#define PMB_SCP3_NOISE_BURST_COUNT_MASK        0x0000FF00UL
#define PMB_SCP3_NOISE_BURST_COUNT_SHIFT       8
#define PMB_SCP3_NOISE_BURST_COUNT_SIGNED      0

/* Register SCP_IMPULSE_NOISE_SAMPLE_COUNT (PMR_SCP3) */
#define PMB_SCP3_IMPULSE_NOISE_SAMPLE_COUNT     0x0288
#define ABS_PMB_SCP3_IMPULSE_NOISE_SAMPLE_COUNT 0x02046A88UL

#define PMB_SCP3_NOISE_SAMPLE_COUNT_MASK        0x0000FF00UL
#define PMB_SCP3_NOISE_SAMPLE_COUNT_SHIFT       8
#define PMB_SCP3_NOISE_SAMPLE_COUNT_SIGNED      0

/* Register SCP_IMPULSE_NOISE_ENERGY (PMR_SCP3) */
#define PMB_SCP3_IMPULSE_NOISE_ENERGY     0x028C
#define ABS_PMB_SCP3_IMPULSE_NOISE_ENERGY 0x02046A8CUL

#define PMB_SCP3_NOISE_ENERGY_MASK        0x00FFFF00UL
#define PMB_SCP3_NOISE_ENERGY_SHIFT       8
#define PMB_SCP3_NOISE_ENERGY_SIGNED      0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_1 (PMR_SCP3) */
#define PMB_SCP3_IMPULSE_NOISE_THRESHOLD_1     0x0290
#define ABS_PMB_SCP3_IMPULSE_NOISE_THRESHOLD_1 0x02046A90UL

#define PMB_SCP3_T1_MASK                       0x000000FFUL
#define PMB_SCP3_T1_SHIFT                      0
#define PMB_SCP3_T1_SIGNED                     0

#define PMB_SCP3_T2_MASK                       0x0000FF00UL
#define PMB_SCP3_T2_SHIFT                      8
#define PMB_SCP3_T2_SIGNED                     0

#define PMB_SCP3_T3_MASK                       0x00FF0000UL
#define PMB_SCP3_T3_SHIFT                      16
#define PMB_SCP3_T3_SIGNED                     0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_2 (PMR_SCP3) */
#define PMB_SCP3_IMPULSE_NOISE_THRESHOLD_2     0x0294
#define ABS_PMB_SCP3_IMPULSE_NOISE_THRESHOLD_2 0x02046A94UL

#define PMB_SCP3_T4_MASK                       0x000000FFUL
#define PMB_SCP3_T4_SHIFT                      0
#define PMB_SCP3_T4_SIGNED                     0

#define PMB_SCP3_T5_MASK                       0x0000FF00UL
#define PMB_SCP3_T5_SHIFT                      8
#define PMB_SCP3_T5_SIGNED                     0

#define PMB_SCP3_T6_MASK                       0x00FF0000UL
#define PMB_SCP3_T6_SHIFT                      16
#define PMB_SCP3_T6_SIGNED                     0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_3 (PMR_SCP3) */
#define PMB_SCP3_IMPULSE_NOISE_THRESHOLD_3     0x0298
#define ABS_PMB_SCP3_IMPULSE_NOISE_THRESHOLD_3 0x02046A98UL

#define PMB_SCP3_T7_MASK                       0x000000FFUL
#define PMB_SCP3_T7_SHIFT                      0
#define PMB_SCP3_T7_SIGNED                     0

#define PMB_SCP3_T8_MASK                       0x0000FF00UL
#define PMB_SCP3_T8_SHIFT                      8
#define PMB_SCP3_T8_SIGNED                     0

#define PMB_SCP3_T9_MASK                       0x00FF0000UL
#define PMB_SCP3_T9_SHIFT                      16
#define PMB_SCP3_T9_SIGNED                     0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_4 (PMR_SCP3) */
#define PMB_SCP3_IMPULSE_NOISE_THRESHOLD_4     0x029C
#define ABS_PMB_SCP3_IMPULSE_NOISE_THRESHOLD_4 0x02046A9CUL

#define PMB_SCP3_T10_MASK                      0x000000FFUL
#define PMB_SCP3_T10_SHIFT                     0
#define PMB_SCP3_T10_SIGNED                    0

#define PMB_SCP3_T11_MASK                      0x0000FF00UL
#define PMB_SCP3_T11_SHIFT                     8
#define PMB_SCP3_T11_SIGNED                    0

#define PMB_SCP3_T12_MASK                      0x00FF0000UL
#define PMB_SCP3_T12_SHIFT                     16
#define PMB_SCP3_T12_SIGNED                    0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_5 (PMR_SCP3) */
#define PMB_SCP3_IMPULSE_NOISE_THRESHOLD_5     0x02A0
#define ABS_PMB_SCP3_IMPULSE_NOISE_THRESHOLD_5 0x02046AA0UL

#define PMB_SCP3_T13_MASK                      0x000000FFUL
#define PMB_SCP3_T13_SHIFT                     0
#define PMB_SCP3_T13_SIGNED                    0

#define PMB_SCP3_T14_MASK                      0x0000FF00UL
#define PMB_SCP3_T14_SHIFT                     8
#define PMB_SCP3_T14_SIGNED                    0

#define PMB_SCP3_T15_MASK                      0x00FF0000UL
#define PMB_SCP3_T15_SHIFT                     16
#define PMB_SCP3_T15_SIGNED                    0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_6 (PMR_SCP3) */
#define PMB_SCP3_IMPULSE_NOISE_THRESHOLD_6     0x02A4
#define ABS_PMB_SCP3_IMPULSE_NOISE_THRESHOLD_6 0x02046AA4UL

#define PMB_SCP3_T16_MASK                      0x00FF0000UL
#define PMB_SCP3_T16_SHIFT                     16
#define PMB_SCP3_T16_SIGNED                    0

/* Register SCP_IMPULSE_FILTER_BYPASS (PMR_SCP3) */
#define PMB_SCP3_IMPULSE_FILTER_BYPASS     0x02A8
#define ABS_PMB_SCP3_IMPULSE_FILTER_BYPASS 0x02046AA8UL

#define PMB_SCP3_IMP_BYPASS_MASK           0x00800000UL
#define PMB_SCP3_IMP_BYPASS_SHIFT          23
#define PMB_SCP3_IMP_BYPASS_SIGNED         0

/* Register SCP_HSYNC_OUT_START (PMR_SCP3) */
#define PMB_SCP3_HSYNC_OUT_START        0x02C0
#define ABS_PMB_SCP3_HSYNC_OUT_START    0x02046AC0UL

#define PMB_SCP3_HSYNC_OUT_START_MASK   0x00FFFF00UL
#define PMB_SCP3_HSYNC_OUT_START_SHIFT  8
#define PMB_SCP3_HSYNC_OUT_START_SIGNED 0

/* Register SCP_HSYNC_OUT_END (PMR_SCP3) */
#define PMB_SCP3_HSYNC_OUT_END        0x02C4
#define ABS_PMB_SCP3_HSYNC_OUT_END    0x02046AC4UL

#define PMB_SCP3_HSYNC_OUT_END_MASK   0x00FFFF00UL
#define PMB_SCP3_HSYNC_OUT_END_SHIFT  8
#define PMB_SCP3_HSYNC_OUT_END_SIGNED 0

/* Register SCP_HSYNC_OUT_POLARITY (PMR_SCP3) */
#define PMB_SCP3_HSYNC_OUT_POLARITY        0x02C8
#define ABS_PMB_SCP3_HSYNC_OUT_POLARITY    0x02046AC8UL

#define PMB_SCP3_HSYNC_OUT_POLARITY_MASK   0x00800000UL
#define PMB_SCP3_HSYNC_OUT_POLARITY_SHIFT  23
#define PMB_SCP3_HSYNC_OUT_POLARITY_SIGNED 0

/* Register SCP_VSYNC_OUT_SYMBOL_START (PMR_SCP3) */
#define PMB_SCP3_VSYNC_OUT_SYMBOL_START        0x02CC
#define ABS_PMB_SCP3_VSYNC_OUT_SYMBOL_START    0x02046ACCUL

#define PMB_SCP3_VSYNC_OUT_SYMBOL_START_MASK   0x00FFFF00UL
#define PMB_SCP3_VSYNC_OUT_SYMBOL_START_SHIFT  8
#define PMB_SCP3_VSYNC_OUT_SYMBOL_START_SIGNED 0

/* Register SCP_VSYNC_OUT_SAMPLE_START (PMR_SCP3) */
#define PMB_SCP3_VSYNC_OUT_SAMPLE_START        0x02D0
#define ABS_PMB_SCP3_VSYNC_OUT_SAMPLE_START    0x02046AD0UL

#define PMB_SCP3_VSYNC_OUT_SAMPLE_START_MASK   0x00FFFF00UL
#define PMB_SCP3_VSYNC_OUT_SAMPLE_START_SHIFT  8
#define PMB_SCP3_VSYNC_OUT_SAMPLE_START_SIGNED 0

/* Register SCP_VSYNC_OUT_SYMBOL_END (PMR_SCP3) */
#define PMB_SCP3_VSYNC_OUT_SYMBOL_END        0x02D4
#define ABS_PMB_SCP3_VSYNC_OUT_SYMBOL_END    0x02046AD4UL

#define PMB_SCP3_VSYNC_OUT_SYMBOL_END_MASK   0x00FFFF00UL
#define PMB_SCP3_VSYNC_OUT_SYMBOL_END_SHIFT  8
#define PMB_SCP3_VSYNC_OUT_SYMBOL_END_SIGNED 0

/* Register SCP_VSYNC_OUT_SAMPLE_END (PMR_SCP3) */
#define PMB_SCP3_VSYNC_OUT_SAMPLE_END        0x02D8
#define ABS_PMB_SCP3_VSYNC_OUT_SAMPLE_END    0x02046AD8UL

#define PMB_SCP3_VSYNC_OUT_SAMPLE_END_MASK   0x00FFFF00UL
#define PMB_SCP3_VSYNC_OUT_SAMPLE_END_SHIFT  8
#define PMB_SCP3_VSYNC_OUT_SAMPLE_END_SIGNED 0

/* Register SCP_VSYNC_OUT_POLARITY (PMR_SCP3) */
#define PMB_SCP3_VSYNC_OUT_POLARITY        0x02DC
#define ABS_PMB_SCP3_VSYNC_OUT_POLARITY    0x02046ADCUL

#define PMB_SCP3_VSYNC_OUT_POLARITY_MASK   0x00800000UL
#define PMB_SCP3_VSYNC_OUT_POLARITY_SHIFT  23
#define PMB_SCP3_VSYNC_OUT_POLARITY_SIGNED 0

/* Register SCP_HSYNC_IN_START_SAMPLE (PMR_SCP3) */
#define PMB_SCP3_HSYNC_IN_START_SAMPLE        0x02E0
#define ABS_PMB_SCP3_HSYNC_IN_START_SAMPLE    0x02046AE0UL

#define PMB_SCP3_HSYNC_IN_START_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP3_HSYNC_IN_START_SAMPLE_SHIFT  8
#define PMB_SCP3_HSYNC_IN_START_SAMPLE_SIGNED 0

/* Register SCP_HSYNC_IN_START_OFFSET (PMR_SCP3) */
#define PMB_SCP3_HSYNC_IN_START_OFFSET        0x02E4
#define ABS_PMB_SCP3_HSYNC_IN_START_OFFSET    0x02046AE4UL

#define PMB_SCP3_HSYNC_IN_START_OFFSET_MASK   0x00000F00UL
#define PMB_SCP3_HSYNC_IN_START_OFFSET_SHIFT  8
#define PMB_SCP3_HSYNC_IN_START_OFFSET_SIGNED 0

/* Register SCP_HSYNC_IN_END_SAMPLE (PMR_SCP3) */
#define PMB_SCP3_HSYNC_IN_END_SAMPLE        0x02E8
#define ABS_PMB_SCP3_HSYNC_IN_END_SAMPLE    0x02046AE8UL

#define PMB_SCP3_HSYNC_IN_END_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP3_HSYNC_IN_END_SAMPLE_SHIFT  8
#define PMB_SCP3_HSYNC_IN_END_SAMPLE_SIGNED 0

/* Register SCP_HSYNC_IN_END_OFFSET (PMR_SCP3) */
#define PMB_SCP3_HSYNC_IN_END_OFFSET        0x02EC
#define ABS_PMB_SCP3_HSYNC_IN_END_OFFSET    0x02046AECUL

#define PMB_SCP3_HSYNC_IN_END_OFFSET_MASK   0x00000F00UL
#define PMB_SCP3_HSYNC_IN_END_OFFSET_SHIFT  8
#define PMB_SCP3_HSYNC_IN_END_OFFSET_SIGNED 0

/* Register SCP_HSYNC_IN_POLARITY (PMR_SCP3) */
#define PMB_SCP3_HSYNC_IN_POLARITY        0x02F0
#define ABS_PMB_SCP3_HSYNC_IN_POLARITY    0x02046AF0UL

#define PMB_SCP3_HSYNC_IN_POLARITY_MASK   0x00800000UL
#define PMB_SCP3_HSYNC_IN_POLARITY_SHIFT  23
#define PMB_SCP3_HSYNC_IN_POLARITY_SIGNED 0

/* Register SCP_VSYNC_IN_START_SYMBOL (PMR_SCP3) */
#define PMB_SCP3_VSYNC_IN_START_SYMBOL        0x02F4
#define ABS_PMB_SCP3_VSYNC_IN_START_SYMBOL    0x02046AF4UL

#define PMB_SCP3_VSYNC_IN_START_SYMBOL_MASK   0x00FFFF00UL
#define PMB_SCP3_VSYNC_IN_START_SYMBOL_SHIFT  8
#define PMB_SCP3_VSYNC_IN_START_SYMBOL_SIGNED 0

/* Register SCP_VSYNC_IN_START_SAMPLE (PMR_SCP3) */
#define PMB_SCP3_VSYNC_IN_START_SAMPLE        0x02F8
#define ABS_PMB_SCP3_VSYNC_IN_START_SAMPLE    0x02046AF8UL

#define PMB_SCP3_VSYNC_IN_START_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP3_VSYNC_IN_START_SAMPLE_SHIFT  8
#define PMB_SCP3_VSYNC_IN_START_SAMPLE_SIGNED 0

/* Register SCP_VSYNC_IN_END_SYMBOL (PMR_SCP3) */
#define PMB_SCP3_VSYNC_IN_END_SYMBOL        0x02FC
#define ABS_PMB_SCP3_VSYNC_IN_END_SYMBOL    0x02046AFCUL

#define PMB_SCP3_VSYNC_IN_END_SYMBOL_MASK   0x00FFFF00UL
#define PMB_SCP3_VSYNC_IN_END_SYMBOL_SHIFT  8
#define PMB_SCP3_VSYNC_IN_END_SYMBOL_SIGNED 0

/* Register SCP_VSYNC_IN_END_SAMPLE (PMR_SCP3) */
#define PMB_SCP3_VSYNC_IN_END_SAMPLE        0x0300
#define ABS_PMB_SCP3_VSYNC_IN_END_SAMPLE    0x02046B00UL

#define PMB_SCP3_VSYNC_IN_END_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP3_VSYNC_IN_END_SAMPLE_SHIFT  8
#define PMB_SCP3_VSYNC_IN_END_SAMPLE_SIGNED 0

/* Register SCP_VSYNC_IN_POLARITY (PMR_SCP3) */
#define PMB_SCP3_VSYNC_IN_POLARITY        0x0304
#define ABS_PMB_SCP3_VSYNC_IN_POLARITY    0x02046B04UL

#define PMB_SCP3_VSYNC_IN_POLARITY_MASK   0x00800000UL
#define PMB_SCP3_VSYNC_IN_POLARITY_SHIFT  23
#define PMB_SCP3_VSYNC_IN_POLARITY_SIGNED 0

/* Register SCP_DRM_DECIMATOR_CTRL (PMR_SCP3) */
#define PMB_SCP3_DRM_DECIMATOR_CTRL     0x0330
#define ABS_PMB_SCP3_DRM_DECIMATOR_CTRL 0x02046B30UL

#define PMB_SCP3_DRM_DEC_RATIO_MASK     0x00000F00UL
#define PMB_SCP3_DRM_DEC_RATIO_SHIFT    8
#define PMB_SCP3_DRM_DEC_RATIO_SIGNED   0

#define PMB_SCP3_DRM_DEC_EN_MASK        0x00001000UL
#define PMB_SCP3_DRM_DEC_EN_SHIFT       12
#define PMB_SCP3_DRM_DEC_EN_SIGNED      0

/* Register SCP_CORE_ID (PMR_SCP3) */
#define PMB_SCP3_CORE_ID            0x0340
#define ABS_PMB_SCP3_CORE_ID        0x02046B40UL

#define PMB_SCP3_CORE_CONFIG_MASK   0x000000FFUL
#define PMB_SCP3_CORE_CONFIG_SHIFT  0
#define PMB_SCP3_CORE_CONFIG_SIGNED 0

#define PMB_SCP3_CORE_ID_MASK       0x0000FF00UL
#define PMB_SCP3_CORE_ID_SHIFT      8
#define PMB_SCP3_CORE_ID_SIGNED     0

#define PMB_SCP3_GROUP_ID_MASK      0x00FF0000UL
#define PMB_SCP3_GROUP_ID_SHIFT     16
#define PMB_SCP3_GROUP_ID_SIGNED    0

/* Register SCP_CORE_REVISION (PMR_SCP3) */
#define PMB_SCP3_CORE_REVISION          0x0350
#define ABS_PMB_SCP3_CORE_REVISION      0x02046B50UL

#define PMB_SCP3_MAINTENANCE_REV_MASK   0x000000FFUL
#define PMB_SCP3_MAINTENANCE_REV_SHIFT  0
#define PMB_SCP3_MAINTENANCE_REV_SIGNED 0

#define PMB_SCP3_MINOR_REV_MASK         0x0000FF00UL
#define PMB_SCP3_MINOR_REV_SHIFT        8
#define PMB_SCP3_MINOR_REV_SIGNED       0

#define PMB_SCP3_MAJOR_REV_MASK         0x00FF0000UL
#define PMB_SCP3_MAJOR_REV_SHIFT        16
#define PMB_SCP3_MAJOR_REV_SIGNED       0

/* Register SCP_TBUS_CONTROL (PMR_SCP3) */
#define PMB_SCP3_TBUS_CONTROL              0x0380
#define ABS_PMB_SCP3_TBUS_CONTROL          0x02046B80UL

#define PMB_SCP3_TBUS_OUTPUT_STALL_MASK    0x00100000UL
#define PMB_SCP3_TBUS_OUTPUT_STALL_SHIFT   20
#define PMB_SCP3_TBUS_OUTPUT_STALL_SIGNED  0

#define PMB_SCP3_TBUS_OUTPUT_ENABLE_MASK   0x00200000UL
#define PMB_SCP3_TBUS_OUTPUT_ENABLE_SHIFT  21
#define PMB_SCP3_TBUS_OUTPUT_ENABLE_SIGNED 0

#define PMB_SCP3_TBUS_DEBUG_MODE_MASK      0x00400000UL
#define PMB_SCP3_TBUS_DEBUG_MODE_SHIFT     22
#define PMB_SCP3_TBUS_DEBUG_MODE_SIGNED    0

#define PMB_SCP3_TBUS_OUTPUT_MODE_MASK     0x00800000UL
#define PMB_SCP3_TBUS_OUTPUT_MODE_SHIFT    23
#define PMB_SCP3_TBUS_OUTPUT_MODE_SIGNED   0

/* Register SCP_TBUS_DEBUG_DATA (PMR_SCP3) */
#define PMB_SCP3_TBUS_DEBUG_DATA             0x0384
#define ABS_PMB_SCP3_TBUS_DEBUG_DATA         0x02046B84UL

#define PMB_SCP3_TBUS_DEBUG_DATAOUT_Q_MASK   0x00000FFFUL
#define PMB_SCP3_TBUS_DEBUG_DATAOUT_Q_SHIFT  0
#define PMB_SCP3_TBUS_DEBUG_DATAOUT_Q_SIGNED 0

#define PMB_SCP3_TBUS_DEBUG_DATAOUT_I_MASK   0x00FFF000UL
#define PMB_SCP3_TBUS_DEBUG_DATAOUT_I_SHIFT  12
#define PMB_SCP3_TBUS_DEBUG_DATAOUT_I_SIGNED 0

/* Register SCP_TBUS_DEBUG_EOP (PMR_SCP3) */
#define PMB_SCP3_TBUS_DEBUG_EOP        0x0388
#define ABS_PMB_SCP3_TBUS_DEBUG_EOP    0x02046B88UL

#define PMB_SCP3_TBUS_DEBUG_EOP_MASK   0x00800000UL
#define PMB_SCP3_TBUS_DEBUG_EOP_SHIFT  23
#define PMB_SCP3_TBUS_DEBUG_EOP_SIGNED 0

/* Register SCP_TBUS_DEBUG_VALID (PMR_SCP3) */
#define PMB_SCP3_TBUS_DEBUG_VALID           0x038C
#define ABS_PMB_SCP3_TBUS_DEBUG_VALID       0x02046B8CUL

#define PMB_SCP3_TBUS_DEBUG_VALIDOUT_MASK   0x00800000UL
#define PMB_SCP3_TBUS_DEBUG_VALIDOUT_SHIFT  23
#define PMB_SCP3_TBUS_DEBUG_VALIDOUT_SIGNED 0

/* Register SCP_ISCR_CONTROL (PMR_SCP3) */
#define PMB_SCP3_ISCR_CONTROL       0x0390
#define ABS_PMB_SCP3_ISCR_CONTROL   0x02046B90UL

#define PMB_SCP3_ISCR_ENABLE_MASK   0x00000100UL
#define PMB_SCP3_ISCR_ENABLE_SHIFT  8
#define PMB_SCP3_ISCR_ENABLE_SIGNED 0

/* Register SCP_ISCR_COUNTER0 (PMR_SCP3) */
#define PMB_SCP3_ISCR_COUNTER0           0x0394
#define ABS_PMB_SCP3_ISCR_COUNTER0       0x02046B94UL

#define PMB_SCP3_ISCR_COUNTER_LOW_MASK   0x00FFFFFFUL
#define PMB_SCP3_ISCR_COUNTER_LOW_SHIFT  0
#define PMB_SCP3_ISCR_COUNTER_LOW_SIGNED 0

/* Register SCP_ISCR_COUNTER1 (PMR_SCP3) */
#define PMB_SCP3_ISCR_COUNTER1            0x0398
#define ABS_PMB_SCP3_ISCR_COUNTER1        0x02046B98UL

#define PMB_SCP3_ISCR_COUNTER_HIGH_MASK   0x00FFFFFFUL
#define PMB_SCP3_ISCR_COUNTER_HIGH_SHIFT  0
#define PMB_SCP3_ISCR_COUNTER_HIGH_SIGNED 0

/* Register SCP_ISCR_STATUS0 (PMR_SCP3) */
#define PMB_SCP3_ISCR_STATUS0              0x039C
#define ABS_PMB_SCP3_ISCR_STATUS0          0x02046B9CUL

#define PMB_SCP3_ISCR_SYM_START_LOW_MASK   0x00FFFFFFUL
#define PMB_SCP3_ISCR_SYM_START_LOW_SHIFT  0
#define PMB_SCP3_ISCR_SYM_START_LOW_SIGNED 0

/* Register SCP_ISCR_STATUS1 (PMR_SCP3) */
#define PMB_SCP3_ISCR_STATUS1               0x03A0
#define ABS_PMB_SCP3_ISCR_STATUS1           0x02046BA0UL

#define PMB_SCP3_ISCR_SYM_START_HIGH_MASK   0x00FFFFFFUL
#define PMB_SCP3_ISCR_SYM_START_HIGH_SHIFT  0
#define PMB_SCP3_ISCR_SYM_START_HIGH_SIGNED 0

/* Register SCP_CONFIGURATION (PMR_SCP3) */
#define PMB_SCP3_CONFIGURATION                   0x03A4
#define ABS_PMB_SCP3_CONFIGURATION               0x02046BA4UL

#define PMB_SCP3_CONFIGURATION_DRM_DECIM_MASK    0x00000002UL
#define PMB_SCP3_CONFIGURATION_DRM_DECIM_SHIFT   1
#define PMB_SCP3_CONFIGURATION_DRM_DECIM_SIGNED  0

#define PMB_SCP3_CONFIGURATION_EARLY_GAIN_MASK   0x00000010UL
#define PMB_SCP3_CONFIGURATION_EARLY_GAIN_SHIFT  4
#define PMB_SCP3_CONFIGURATION_EARLY_GAIN_SIGNED 0

#define PMB_SCP3_CONFIGURATION_MIXER_MASK        0x00000080UL
#define PMB_SCP3_CONFIGURATION_MIXER_SHIFT       7
#define PMB_SCP3_CONFIGURATION_MIXER_SIGNED      0

#define PMB_SCP3_CONFIGURATION_CIC_MASK          0x00000400UL
#define PMB_SCP3_CONFIGURATION_CIC_SHIFT         10
#define PMB_SCP3_CONFIGURATION_CIC_SIGNED        0

#define PMB_SCP3_CONFIGURATION_NOTCH_MASK        0x00001800UL
#define PMB_SCP3_CONFIGURATION_NOTCH_SHIFT       11
#define PMB_SCP3_CONFIGURATION_NOTCH_SIGNED      0

#define PMB_SCP3_CONFIGURATION_LATE_GAIN_MASK    0x00002000UL
#define PMB_SCP3_CONFIGURATION_LATE_GAIN_SHIFT   13
#define PMB_SCP3_CONFIGURATION_LATE_GAIN_SIGNED  0

#define PMB_SCP3_CONFIGURATION_IMPULSE_MASK      0x00004000UL
#define PMB_SCP3_CONFIGURATION_IMPULSE_SHIFT     14
#define PMB_SCP3_CONFIGURATION_IMPULSE_SIGNED    0

#define PMB_SCP3_CONFIGURATION_VID_SYNC_MASK     0x00010000UL
#define PMB_SCP3_CONFIGURATION_VID_SYNC_SHIFT    16
#define PMB_SCP3_CONFIGURATION_VID_SYNC_SIGNED   0

#define PMB_SCP3_CONFIGURATION_DMAOP_MASK        0x00020000UL
#define PMB_SCP3_CONFIGURATION_DMAOP_SHIFT       17
#define PMB_SCP3_CONFIGURATION_DMAOP_SIGNED      0

/* Register SCP_CONTROL (PMR_SCP4) */
#define PMB_SCP4_CONTROL                    0x0000
#define ABS_PMB_SCP4_CONTROL                0x02047000UL

#define PMB_SCP4_N_SEL_MASK                 0x0000000FUL
#define PMB_SCP4_N_SEL_SHIFT                0
#define PMB_SCP4_N_SEL_SIGNED               0

#define PMB_SCP4_P_SEL_MASK                 0x00000030UL
#define PMB_SCP4_P_SEL_SHIFT                4
#define PMB_SCP4_P_SEL_SIGNED               0

#define PMB_SCP4_FORMAT_MASK                0x00000040UL
#define PMB_SCP4_FORMAT_SHIFT               6
#define PMB_SCP4_FORMAT_SIGNED              0

#define PMB_SCP4_SOURCE_MASK                0x00000180UL
#define PMB_SCP4_SOURCE_SHIFT               7
#define PMB_SCP4_SOURCE_SIGNED              0

#define PMB_SCP4_INPUT_MODE_MASK            0x00000200UL
#define PMB_SCP4_INPUT_MODE_SHIFT           9
#define PMB_SCP4_INPUT_MODE_SIGNED          0

#define PMB_SCP4_INVERT_SPECTRUM_MASK       0x00000400UL
#define PMB_SCP4_INVERT_SPECTRUM_SHIFT      10
#define PMB_SCP4_INVERT_SPECTRUM_SIGNED     0

#define PMB_SCP4_SYNCHRONIZE_UPDATES_MASK   0x00000800UL
#define PMB_SCP4_SYNCHRONIZE_UPDATES_SHIFT  11
#define PMB_SCP4_SYNCHRONIZE_UPDATES_SIGNED 0

#define PMB_SCP4_RESET_MASK                 0x00001000UL
#define PMB_SCP4_RESET_SHIFT                12
#define PMB_SCP4_RESET_SIGNED               0

#define PMB_SCP4_CLEAR_PHASE_MASK           0x00002000UL
#define PMB_SCP4_CLEAR_PHASE_SHIFT          13
#define PMB_SCP4_CLEAR_PHASE_SIGNED         0

#define PMB_SCP4_SET_SCP_POWER_MASK         0x0000C000UL
#define PMB_SCP4_SET_SCP_POWER_SHIFT        14
#define PMB_SCP4_SET_SCP_POWER_SIGNED       0

#define PMB_SCP4_SET_ADC_POWER_MASK         0x00030000UL
#define PMB_SCP4_SET_ADC_POWER_SHIFT        16
#define PMB_SCP4_SET_ADC_POWER_SIGNED       0

#define PMB_SCP4_SET_ACTIVE_FRAME_MASK      0x000C0000UL
#define PMB_SCP4_SET_ACTIVE_FRAME_SHIFT     18
#define PMB_SCP4_SET_ACTIVE_FRAME_SIGNED    0

#define PMB_SCP4_STC_FRAME_START_MASK       0x00100000UL
#define PMB_SCP4_STC_FRAME_START_SHIFT      20
#define PMB_SCP4_STC_FRAME_START_SIGNED     0

#define PMB_SCP4_MODE_MASK                  0x00E00000UL
#define PMB_SCP4_MODE_SHIFT                 21
#define PMB_SCP4_MODE_SIGNED                0

/* Register SCP_STATUS (PMR_SCP4) */
#define PMB_SCP4_STATUS              0x0004
#define ABS_PMB_SCP4_STATUS          0x02047004UL

#define PMB_SCP4_POWER_MASK          0x0000C000UL
#define PMB_SCP4_POWER_SHIFT         14
#define PMB_SCP4_POWER_SIGNED        0

#define PMB_SCP4_ADC_POWER_MASK      0x00030000UL
#define PMB_SCP4_ADC_POWER_SHIFT     16
#define PMB_SCP4_ADC_POWER_SIGNED    0

#define PMB_SCP4_ACTIVE_FRAME_MASK   0x00040000UL
#define PMB_SCP4_ACTIVE_FRAME_SHIFT  18
#define PMB_SCP4_ACTIVE_FRAME_SIGNED 0

#define PMB_SCP4_IRQ_DMA_OP_MASK     0x00400000UL
#define PMB_SCP4_IRQ_DMA_OP_SHIFT    22
#define PMB_SCP4_IRQ_DMA_OP_SIGNED   0

#define PMB_SCP4_IRQ_SCP_MASK        0x00800000UL
#define PMB_SCP4_IRQ_SCP_SHIFT       23
#define PMB_SCP4_IRQ_SCP_SIGNED      0

/* Register SCP_INTERRUPT_STATUS (PMR_SCP4) */
#define PMB_SCP4_INTERRUPT_STATUS           0x0008
#define ABS_PMB_SCP4_INTERRUPT_STATUS       0x02047008UL

#define PMB_SCP4_TBUS_OVERFLOW_EVENT_MASK   0x00100000UL
#define PMB_SCP4_TBUS_OVERFLOW_EVENT_SHIFT  20
#define PMB_SCP4_TBUS_OVERFLOW_EVENT_SIGNED 0

#define PMB_SCP4_OVERFLOW_EVENT_MASK        0x00200000UL
#define PMB_SCP4_OVERFLOW_EVENT_SHIFT       21
#define PMB_SCP4_OVERFLOW_EVENT_SIGNED      0

#define PMB_SCP4_COMPARE_EVENT_MASK         0x00400000UL
#define PMB_SCP4_COMPARE_EVENT_SHIFT        22
#define PMB_SCP4_COMPARE_EVENT_SIGNED       0

#define PMB_SCP4_AGC_COUNTS_EVENT_MASK      0x00800000UL
#define PMB_SCP4_AGC_COUNTS_EVENT_SHIFT     23
#define PMB_SCP4_AGC_COUNTS_EVENT_SIGNED    0

/* Register SCP_INTERRUPT_ENABLE (PMR_SCP4) */
#define PMB_SCP4_INTERRUPT_ENABLE            0x000C
#define ABS_PMB_SCP4_INTERRUPT_ENABLE        0x0204700CUL

#define PMB_SCP4_TBUS_OVERFLOW_ENABLE_MASK   0x00100000UL
#define PMB_SCP4_TBUS_OVERFLOW_ENABLE_SHIFT  20
#define PMB_SCP4_TBUS_OVERFLOW_ENABLE_SIGNED 0

#define PMB_SCP4_OVERFLOW_ENABLE_MASK        0x00200000UL
#define PMB_SCP4_OVERFLOW_ENABLE_SHIFT       21
#define PMB_SCP4_OVERFLOW_ENABLE_SIGNED      0

#define PMB_SCP4_COMPARE_ENABLE_MASK         0x00400000UL
#define PMB_SCP4_COMPARE_ENABLE_SHIFT        22
#define PMB_SCP4_COMPARE_ENABLE_SIGNED       0

#define PMB_SCP4_AGC_COUNTS_ENABLE_MASK      0x00800000UL
#define PMB_SCP4_AGC_COUNTS_ENABLE_SHIFT     23
#define PMB_SCP4_AGC_COUNTS_ENABLE_SIGNED    0

/* Register SCP_INTERRUPT_CLEAR (PMR_SCP4) */
#define PMB_SCP4_INTERRUPT_CLEAR            0x0010
#define ABS_PMB_SCP4_INTERRUPT_CLEAR        0x02047010UL

#define PMB_SCP4_TBUS_OVERFLOW_CLEAR_MASK   0x00100000UL
#define PMB_SCP4_TBUS_OVERFLOW_CLEAR_SHIFT  20
#define PMB_SCP4_TBUS_OVERFLOW_CLEAR_SIGNED 0

#define PMB_SCP4_OVERFLOW_CLEAR_MASK        0x00200000UL
#define PMB_SCP4_OVERFLOW_CLEAR_SHIFT       21
#define PMB_SCP4_OVERFLOW_CLEAR_SIGNED      0

#define PMB_SCP4_COMPARE_CLEAR_MASK         0x00400000UL
#define PMB_SCP4_COMPARE_CLEAR_SHIFT        22
#define PMB_SCP4_COMPARE_CLEAR_SIGNED       0

#define PMB_SCP4_AGC_COUNTS_CLEAR_MASK      0x00800000UL
#define PMB_SCP4_AGC_COUNTS_CLEAR_SHIFT     23
#define PMB_SCP4_AGC_COUNTS_CLEAR_SIGNED    0

/* Register SCP_INPUT_SAMPLE (PMR_SCP4) */
#define PMB_SCP4_INPUT_SAMPLE     0x0014
#define ABS_PMB_SCP4_INPUT_SAMPLE 0x02047014UL

#define PMB_SCP4_INPUT_Q_MASK     0x00000FFFUL
#define PMB_SCP4_INPUT_Q_SHIFT    0
#define PMB_SCP4_INPUT_Q_SIGNED   0

#define PMB_SCP4_INPUT_I_MASK     0x00FFF000UL
#define PMB_SCP4_INPUT_I_SHIFT    12
#define PMB_SCP4_INPUT_I_SIGNED   0

/* Register SCP_REFERENCE_CLOCK_CONTROL_N (PMR_SCP4) */
#define PMB_SCP4_REFERENCE_CLOCK_CONTROL_N     0x0018
#define ABS_PMB_SCP4_REFERENCE_CLOCK_CONTROL_N 0x02047018UL

#define PMB_SCP4_N_MASK                        0x00FFFF00UL
#define PMB_SCP4_N_SHIFT                       8
#define PMB_SCP4_N_SIGNED                      0

/* Register SCP_REFERENCE_CLOCK_CONTROL_M (PMR_SCP4) */
#define PMB_SCP4_REFERENCE_CLOCK_CONTROL_M     0x001C
#define ABS_PMB_SCP4_REFERENCE_CLOCK_CONTROL_M 0x0204701CUL

#define PMB_SCP4_M_MASK                        0x00FFFF00UL
#define PMB_SCP4_M_SHIFT                       8
#define PMB_SCP4_M_SIGNED                      0

/* Register SCP_CIC_BYPASS (PMR_SCP4) */
#define PMB_SCP4_CIC_BYPASS        0x0020
#define ABS_PMB_SCP4_CIC_BYPASS    0x02047020UL

#define PMB_SCP4_CIC_BYPASS_MASK   0x00800000UL
#define PMB_SCP4_CIC_BYPASS_SHIFT  23
#define PMB_SCP4_CIC_BYPASS_SIGNED 0

/* Register SCP_RSSI_INPUT (PMR_SCP4) */
#define PMB_SCP4_RSSI_INPUT        0x0024
#define ABS_PMB_SCP4_RSSI_INPUT    0x02047024UL

#define PMB_SCP4_RSSI_INPUT_MASK   0x000FFF00UL
#define PMB_SCP4_RSSI_INPUT_SHIFT  8
#define PMB_SCP4_RSSI_INPUT_SIGNED 0

/* Register SCP_CONTROL2 (PMR_SCP4) */
#define PMB_SCP4_CONTROL2                0x0028
#define ABS_PMB_SCP4_CONTROL2            0x02047028UL

#define PMB_SCP4_WLAN_EDAGC_START_MASK   0x00800000UL
#define PMB_SCP4_WLAN_EDAGC_START_SHIFT  23
#define PMB_SCP4_WLAN_EDAGC_START_SIGNED 0

/* Register SCP_DMA_OUTPUT_CONTROL (PMR_SCP4) */
#define PMB_SCP4_DMA_OUTPUT_CONTROL     0x0040
#define ABS_PMB_SCP4_DMA_OUTPUT_CONTROL 0x02047040UL

#define PMB_SCP4_DMA_SYNC_DEBUG_MASK    0x00100000UL
#define PMB_SCP4_DMA_SYNC_DEBUG_SHIFT   20
#define PMB_SCP4_DMA_SYNC_DEBUG_SIGNED  0

#define PMB_SCP4_DMA_SYNC_BYPASS_MASK   0x00200000UL
#define PMB_SCP4_DMA_SYNC_BYPASS_SHIFT  21
#define PMB_SCP4_DMA_SYNC_BYPASS_SIGNED 0

#define PMB_SCP4_DMA_SYNC_ENABLE_MASK   0x00400000UL
#define PMB_SCP4_DMA_SYNC_ENABLE_SHIFT  22
#define PMB_SCP4_DMA_SYNC_ENABLE_SIGNED 0

#define PMB_SCP4_BYPASS_MASK            0x00800000UL
#define PMB_SCP4_BYPASS_SHIFT           23
#define PMB_SCP4_BYPASS_SIGNED          0

/* Register SCP_DMA_OUTPUT_STATUS (PMR_SCP4) */
#define PMB_SCP4_DMA_OUTPUT_STATUS        0x0044
#define ABS_PMB_SCP4_DMA_OUTPUT_STATUS    0x02047044UL

#define PMB_SCP4_DMA_SYNC_STATE_MASK      0x00180000UL
#define PMB_SCP4_DMA_SYNC_STATE_SHIFT     19
#define PMB_SCP4_DMA_SYNC_STATE_SIGNED    0

#define PMB_SCP4_OP_FIFO_NOT_EMPTY_MASK   0x00200000UL
#define PMB_SCP4_OP_FIFO_NOT_EMPTY_SHIFT  21
#define PMB_SCP4_OP_FIFO_NOT_EMPTY_SIGNED 0

#define PMB_SCP4_OP_FIFO_FULL_MASK        0x00400000UL
#define PMB_SCP4_OP_FIFO_FULL_SHIFT       22
#define PMB_SCP4_OP_FIFO_FULL_SIGNED      0

#define PMB_SCP4_OP_FIFO_HALF_FULL_MASK   0x00800000UL
#define PMB_SCP4_OP_FIFO_HALF_FULL_SHIFT  23
#define PMB_SCP4_OP_FIFO_HALF_FULL_SIGNED 0

/* Register SCP_DMA_OUTPUT_INTERRUPT_STATUS (PMR_SCP4) */
#define PMB_SCP4_DMA_OUTPUT_INTERRUPT_STATUS     0x0048
#define ABS_PMB_SCP4_DMA_OUTPUT_INTERRUPT_STATUS 0x02047048UL

#define PMB_SCP4_OP_FIFO_NOT_EMPTY_EVENT_MASK    0x00200000UL
#define PMB_SCP4_OP_FIFO_NOT_EMPTY_EVENT_SHIFT   21
#define PMB_SCP4_OP_FIFO_NOT_EMPTY_EVENT_SIGNED  0

#define PMB_SCP4_OP_FIFO_FULL_EVENT_MASK         0x00400000UL
#define PMB_SCP4_OP_FIFO_FULL_EVENT_SHIFT        22
#define PMB_SCP4_OP_FIFO_FULL_EVENT_SIGNED       0

#define PMB_SCP4_OP_FIFO_HALF_FULL_EVENT_MASK    0x00800000UL
#define PMB_SCP4_OP_FIFO_HALF_FULL_EVENT_SHIFT   23
#define PMB_SCP4_OP_FIFO_HALF_FULL_EVENT_SIGNED  0

/* Register SCP_DMA_OUTPUT_INTERRUPT_ENABLE (PMR_SCP4) */
#define PMB_SCP4_DMA_OUTPUT_INTERRUPT_ENABLE     0x004C
#define ABS_PMB_SCP4_DMA_OUTPUT_INTERRUPT_ENABLE 0x0204704CUL

#define PMB_SCP4_OP_FIFO_NOT_EMPTY_ENABLE_MASK   0x00200000UL
#define PMB_SCP4_OP_FIFO_NOT_EMPTY_ENABLE_SHIFT  21
#define PMB_SCP4_OP_FIFO_NOT_EMPTY_ENABLE_SIGNED 0

#define PMB_SCP4_OP_FIFO_FULL_ENABLE_MASK        0x00400000UL
#define PMB_SCP4_OP_FIFO_FULL_ENABLE_SHIFT       22
#define PMB_SCP4_OP_FIFO_FULL_ENABLE_SIGNED      0

#define PMB_SCP4_OP_FIFO_HALF_FULL_ENABLE_MASK   0x00800000UL
#define PMB_SCP4_OP_FIFO_HALF_FULL_ENABLE_SHIFT  23
#define PMB_SCP4_OP_FIFO_HALF_FULL_ENABLE_SIGNED 0

/* Register SCP_DMA_OUTPUT_INTERRUPT_CLEAR (PMR_SCP4) */
#define PMB_SCP4_DMA_OUTPUT_INTERRUPT_CLEAR     0x0050
#define ABS_PMB_SCP4_DMA_OUTPUT_INTERRUPT_CLEAR 0x02047050UL

#define PMB_SCP4_OP_FIFO_NOT_EMPTY_CLEAR_MASK   0x00200000UL
#define PMB_SCP4_OP_FIFO_NOT_EMPTY_CLEAR_SHIFT  21
#define PMB_SCP4_OP_FIFO_NOT_EMPTY_CLEAR_SIGNED 0

#define PMB_SCP4_OP_FIFO_FULL_CLEAR_MASK        0x00400000UL
#define PMB_SCP4_OP_FIFO_FULL_CLEAR_SHIFT       22
#define PMB_SCP4_OP_FIFO_FULL_CLEAR_SIGNED      0

#define PMB_SCP4_OP_FIFO_HALF_FULL_CLEAR_MASK   0x00800000UL
#define PMB_SCP4_OP_FIFO_HALF_FULL_CLEAR_SHIFT  23
#define PMB_SCP4_OP_FIFO_HALF_FULL_CLEAR_SIGNED 0

/* Register SCP_DMA_OUTPUT_SAMPLE (PMR_SCP4) */
#define PMB_SCP4_DMA_OUTPUT_SAMPLE     0x0054
#define ABS_PMB_SCP4_DMA_OUTPUT_SAMPLE 0x02047054UL

#define PMB_SCP4_START_TRANSFER_MASK   0x00000001UL
#define PMB_SCP4_START_TRANSFER_SHIFT  0
#define PMB_SCP4_START_TRANSFER_SIGNED 0

#define PMB_SCP4_OUTPUT_Q_MASK         0x0000FFF0UL
#define PMB_SCP4_OUTPUT_Q_SHIFT        4
#define PMB_SCP4_OUTPUT_Q_SIGNED       0

#define PMB_SCP4_OUTPUT_I_MASK         0xFFF00000UL
#define PMB_SCP4_OUTPUT_I_SHIFT        20
#define PMB_SCP4_OUTPUT_I_SIGNED       0

/* Register SCP_EARLY_COARSE_GAIN (PMR_SCP4) */
#define PMB_SCP4_EARLY_COARSE_GAIN        0x0060
#define ABS_PMB_SCP4_EARLY_COARSE_GAIN    0x02047060UL

#define PMB_SCP4_EARLY_COARSE_GAIN_MASK   0x00800000UL
#define PMB_SCP4_EARLY_COARSE_GAIN_SHIFT  23
#define PMB_SCP4_EARLY_COARSE_GAIN_SIGNED 0

/* Register SCP_EARLY_FINE_GAIN_I (PMR_SCP4) */
#define PMB_SCP4_EARLY_FINE_GAIN_I     0x0064
#define ABS_PMB_SCP4_EARLY_FINE_GAIN_I 0x02047064UL

#define PMB_SCP4_EARLY_I_GAIN_MASK     0x00FFE000UL
#define PMB_SCP4_EARLY_I_GAIN_SHIFT    13
#define PMB_SCP4_EARLY_I_GAIN_SIGNED   0

/* Register SCP_EARLY_FINE_GAIN_Q (PMR_SCP4) */
#define PMB_SCP4_EARLY_FINE_GAIN_Q     0x0068
#define ABS_PMB_SCP4_EARLY_FINE_GAIN_Q 0x02047068UL

#define PMB_SCP4_EARLY_Q_GAIN_MASK     0x00FFE000UL
#define PMB_SCP4_EARLY_Q_GAIN_SHIFT    13
#define PMB_SCP4_EARLY_Q_GAIN_SIGNED   0

/* Register SCP_EARLY_ANGLE_IQ (PMR_SCP4) */
#define PMB_SCP4_EARLY_ANGLE_IQ           0x006C
#define ABS_PMB_SCP4_EARLY_ANGLE_IQ       0x0204706CUL

#define PMB_SCP4_EARLY_I_TO_Q_GAIN_MASK   0x00FFE000UL
#define PMB_SCP4_EARLY_I_TO_Q_GAIN_SHIFT  13
#define PMB_SCP4_EARLY_I_TO_Q_GAIN_SIGNED 0

/* Register SCP_LATE_COARSE_GAIN (PMR_SCP4) */
#define PMB_SCP4_LATE_COARSE_GAIN        0x0074
#define ABS_PMB_SCP4_LATE_COARSE_GAIN    0x02047074UL

#define PMB_SCP4_LATE_COARSE_GAIN_MASK   0x00800000UL
#define PMB_SCP4_LATE_COARSE_GAIN_SHIFT  23
#define PMB_SCP4_LATE_COARSE_GAIN_SIGNED 0

/* Register SCP_LATE_FINE_GAIN_I (PMR_SCP4) */
#define PMB_SCP4_LATE_FINE_GAIN_I     0x0078
#define ABS_PMB_SCP4_LATE_FINE_GAIN_I 0x02047078UL

#define PMB_SCP4_LATE_I_GAIN_MASK     0x00FFE000UL
#define PMB_SCP4_LATE_I_GAIN_SHIFT    13
#define PMB_SCP4_LATE_I_GAIN_SIGNED   0

/* Register SCP_LATE_FINE_GAIN_Q (PMR_SCP4) */
#define PMB_SCP4_LATE_FINE_GAIN_Q     0x007C
#define ABS_PMB_SCP4_LATE_FINE_GAIN_Q 0x0204707CUL

#define PMB_SCP4_LATE_Q_GAIN_MASK     0x00FFE000UL
#define PMB_SCP4_LATE_Q_GAIN_SHIFT    13
#define PMB_SCP4_LATE_Q_GAIN_SIGNED   0

/* Register SCP_DC_OFFSET_I (PMR_SCP4) */
#define PMB_SCP4_DC_OFFSET_I             0x0088
#define ABS_PMB_SCP4_DC_OFFSET_I         0x02047088UL

#define PMB_SCP4_DC_OFFSET_FRAC_I_MASK   0x00000FFFUL
#define PMB_SCP4_DC_OFFSET_FRAC_I_SHIFT  0
#define PMB_SCP4_DC_OFFSET_FRAC_I_SIGNED 0

#define PMB_SCP4_DC_OFFSET_I_MASK        0x00FFF000UL
#define PMB_SCP4_DC_OFFSET_I_SHIFT       12
#define PMB_SCP4_DC_OFFSET_I_SIGNED      0

/* Register SCP_DC_OFFSET_Q (PMR_SCP4) */
#define PMB_SCP4_DC_OFFSET_Q             0x008C
#define ABS_PMB_SCP4_DC_OFFSET_Q         0x0204708CUL

#define PMB_SCP4_DC_OFFSET_FRAC_Q_MASK   0x00000FFFUL
#define PMB_SCP4_DC_OFFSET_FRAC_Q_SHIFT  0
#define PMB_SCP4_DC_OFFSET_FRAC_Q_SIGNED 0

#define PMB_SCP4_DC_OFFSET_Q_MASK        0x00FFF000UL
#define PMB_SCP4_DC_OFFSET_Q_SHIFT       12
#define PMB_SCP4_DC_OFFSET_Q_SIGNED      0

/* Register SCP_EXT_GAIN_CONTROL_1 (PMR_SCP4) */
#define PMB_SCP4_EXT_GAIN_CONTROL_1     0x0090
#define ABS_PMB_SCP4_EXT_GAIN_CONTROL_1 0x02047090UL

#define PMB_SCP4_GAIN_CONTROL_1_MASK    0x00FFF000UL
#define PMB_SCP4_GAIN_CONTROL_1_SHIFT   12
#define PMB_SCP4_GAIN_CONTROL_1_SIGNED  0

/* Register SCP_EXT_GAIN_CONTROL_2 (PMR_SCP4) */
#define PMB_SCP4_EXT_GAIN_CONTROL_2     0x0094
#define ABS_PMB_SCP4_EXT_GAIN_CONTROL_2 0x02047094UL

#define PMB_SCP4_GAIN_CONTROL_2_MASK    0x00FFF000UL
#define PMB_SCP4_GAIN_CONTROL_2_SHIFT   12
#define PMB_SCP4_GAIN_CONTROL_2_SIGNED  0

/* Register SCP_EXT_OFFSET_CONTROL_1 (PMR_SCP4) */
#define PMB_SCP4_EXT_OFFSET_CONTROL_1     0x0098
#define ABS_PMB_SCP4_EXT_OFFSET_CONTROL_1 0x02047098UL

#define PMB_SCP4_OFFSET_CONTROL_1_MASK    0x00FFF000UL
#define PMB_SCP4_OFFSET_CONTROL_1_SHIFT   12
#define PMB_SCP4_OFFSET_CONTROL_1_SIGNED  0

/* Register SCP_EXT_OFFSET_CONTROL_2 (PMR_SCP4) */
#define PMB_SCP4_EXT_OFFSET_CONTROL_2     0x009C
#define ABS_PMB_SCP4_EXT_OFFSET_CONTROL_2 0x0204709CUL

#define PMB_SCP4_OFFSET_CONTROL_2_MASK    0x00FFF000UL
#define PMB_SCP4_OFFSET_CONTROL_2_SHIFT   12
#define PMB_SCP4_OFFSET_CONTROL_2_SIGNED  0

/* Register SCP_EARLY_GAIN_BYPASS (PMR_SCP4) */
#define PMB_SCP4_EARLY_GAIN_BYPASS     0x00A0
#define ABS_PMB_SCP4_EARLY_GAIN_BYPASS 0x020470A0UL

#define PMB_SCP4_EARLY_BYPASS_MASK     0x00800000UL
#define PMB_SCP4_EARLY_BYPASS_SHIFT    23
#define PMB_SCP4_EARLY_BYPASS_SIGNED   0

/* Register SCP_LATE_GAIN_BYPASS (PMR_SCP4) */
#define PMB_SCP4_LATE_GAIN_BYPASS     0x00A4
#define ABS_PMB_SCP4_LATE_GAIN_BYPASS 0x020470A4UL

#define PMB_SCP4_LATE_BYPASS_MASK     0x00800000UL
#define PMB_SCP4_LATE_BYPASS_SHIFT    23
#define PMB_SCP4_LATE_BYPASS_SIGNED   0

/* Register SCP_IQCORR_CONTROL (PMR_SCP4) */
#define PMB_SCP4_IQCORR_CONTROL       0x00B0
#define ABS_PMB_SCP4_IQCORR_CONTROL   0x020470B0UL

#define PMB_SCP4_IQCORR_ENABLE_MASK   0x00800000UL
#define PMB_SCP4_IQCORR_ENABLE_SHIFT  23
#define PMB_SCP4_IQCORR_ENABLE_SIGNED 0

/* Register SCP_IQCORR_STATUS (PMR_SCP4) */
#define PMB_SCP4_IQCORR_STATUS     0x00B4
#define ABS_PMB_SCP4_IQCORR_STATUS 0x020470B4UL

#define PMB_SCP4_IQCORR_OUT_MASK   0x001FFFFFUL
#define PMB_SCP4_IQCORR_OUT_SHIFT  0
#define PMB_SCP4_IQCORR_OUT_SIGNED 0

/* Register SCP_AGC_CLIP_CONTROL (PMR_SCP4) */
#define PMB_SCP4_AGC_CLIP_CONTROL     0x00C0
#define ABS_PMB_SCP4_AGC_CLIP_CONTROL 0x020470C0UL

#define PMB_SCP4_AGC_CLIP_MASK        0x0007FF00UL
#define PMB_SCP4_AGC_CLIP_SHIFT       8
#define PMB_SCP4_AGC_CLIP_SIGNED      0

/* Register SCP_AGC_THRESH_CONTROL (PMR_SCP4) */
#define PMB_SCP4_AGC_THRESH_CONTROL     0x00C4
#define ABS_PMB_SCP4_AGC_THRESH_CONTROL 0x020470C4UL

#define PMB_SCP4_AGC_THRESH_MASK        0x0007FF00UL
#define PMB_SCP4_AGC_THRESH_SHIFT       8
#define PMB_SCP4_AGC_THRESH_SIGNED      0

/* Register SCP_AGC_PERIOD (PMR_SCP4) */
#define PMB_SCP4_AGC_PERIOD        0x00C8
#define ABS_PMB_SCP4_AGC_PERIOD    0x020470C8UL

#define PMB_SCP4_AGC_PERIOD_MASK   0x00FFFFC0UL
#define PMB_SCP4_AGC_PERIOD_SHIFT  6
#define PMB_SCP4_AGC_PERIOD_SIGNED 0

/* Register SCP_AGC_SAMPLE_COUNTER (PMR_SCP4) */
#define PMB_SCP4_AGC_SAMPLE_COUNTER     0x00CC
#define ABS_PMB_SCP4_AGC_SAMPLE_COUNTER 0x020470CCUL

#define PMB_SCP4_AGC_COUNT_MASK         0x00FFFFC0UL
#define PMB_SCP4_AGC_COUNT_SHIFT        6
#define PMB_SCP4_AGC_COUNT_SIGNED       0

/* Register SCP_AGC_CLIP_COUNT_I (PMR_SCP4) */
#define PMB_SCP4_AGC_CLIP_COUNT_I     0x00D0
#define ABS_PMB_SCP4_AGC_CLIP_COUNT_I 0x020470D0UL

#define PMB_SCP4_CLIP_COUNT_I_MASK    0x00FFFFC0UL
#define PMB_SCP4_CLIP_COUNT_I_SHIFT   6
#define PMB_SCP4_CLIP_COUNT_I_SIGNED  0

/* Register SCP_AGC_THRESH_COUNT_I (PMR_SCP4) */
#define PMB_SCP4_AGC_THRESH_COUNT_I     0x00D4
#define ABS_PMB_SCP4_AGC_THRESH_COUNT_I 0x020470D4UL

#define PMB_SCP4_THRESH_COUNT_I_MASK    0x00FFFFC0UL
#define PMB_SCP4_THRESH_COUNT_I_SHIFT   6
#define PMB_SCP4_THRESH_COUNT_I_SIGNED  0

/* Register SCP_AGC_CLIP_COUNT_Q (PMR_SCP4) */
#define PMB_SCP4_AGC_CLIP_COUNT_Q     0x00D8
#define ABS_PMB_SCP4_AGC_CLIP_COUNT_Q 0x020470D8UL

#define PMB_SCP4_CLIP_COUNT_Q_MASK    0x00FFFFC0UL
#define PMB_SCP4_CLIP_COUNT_Q_SHIFT   6
#define PMB_SCP4_CLIP_COUNT_Q_SIGNED  0

/* Register SCP_AGC_THRESH_COUNT_Q (PMR_SCP4) */
#define PMB_SCP4_AGC_THRESH_COUNT_Q     0x00DC
#define ABS_PMB_SCP4_AGC_THRESH_COUNT_Q 0x020470DCUL

#define PMB_SCP4_THRESH_COUNT_Q_MASK    0x00FFFFC0UL
#define PMB_SCP4_THRESH_COUNT_Q_SHIFT   6
#define PMB_SCP4_THRESH_COUNT_Q_SIGNED  0

/* Register SCP_DC_MONITOR_I (PMR_SCP4) */
#define PMB_SCP4_DC_MONITOR_I        0x00E0
#define ABS_PMB_SCP4_DC_MONITOR_I    0x020470E0UL

#define PMB_SCP4_DC_MONITOR_I_MASK   0x00FFFFFFUL
#define PMB_SCP4_DC_MONITOR_I_SHIFT  0
#define PMB_SCP4_DC_MONITOR_I_SIGNED 0

/* Register SCP_DC_MONITOR_Q (PMR_SCP4) */
#define PMB_SCP4_DC_MONITOR_Q        0x00E4
#define ABS_PMB_SCP4_DC_MONITOR_Q    0x020470E4UL

#define PMB_SCP4_DC_MONITOR_Q_MASK   0x00FFFFFFUL
#define PMB_SCP4_DC_MONITOR_Q_SHIFT  0
#define PMB_SCP4_DC_MONITOR_Q_SIGNED 0

/* Register SCP_DC_BYPASS (PMR_SCP4) */
#define PMB_SCP4_DC_BYPASS        0x00E8
#define ABS_PMB_SCP4_DC_BYPASS    0x020470E8UL

#define PMB_SCP4_DC_BYPASS_MASK   0x00800000UL
#define PMB_SCP4_DC_BYPASS_SHIFT  23
#define PMB_SCP4_DC_BYPASS_SIGNED 0

/* Register SCP_DC_CONTROL (PMR_SCP4) */
#define PMB_SCP4_DC_CONTROL               0x00EC
#define ABS_PMB_SCP4_DC_CONTROL           0x020470ECUL

#define PMB_SCP4_DC_MONITOR_SOURCE_MASK   0x00000001UL
#define PMB_SCP4_DC_MONITOR_SOURCE_SHIFT  0
#define PMB_SCP4_DC_MONITOR_SOURCE_SIGNED 0

/* Register SCP_LO_BASE (PMR_SCP4) */
#define PMB_SCP4_LO_BASE        0x0100
#define ABS_PMB_SCP4_LO_BASE    0x02047100UL

#define PMB_SCP4_LO_BASE_MASK   0x00E00000UL
#define PMB_SCP4_LO_BASE_SHIFT  21
#define PMB_SCP4_LO_BASE_SIGNED 0

/* Register SCP_LO_CONTROL (PMR_SCP4) */
#define PMB_SCP4_LO_CONTROL        0x0104
#define ABS_PMB_SCP4_LO_CONTROL    0x02047104UL

#define PMB_SCP4_LO_CONTROL_MASK   0x00FFFFFFUL
#define PMB_SCP4_LO_CONTROL_SHIFT  0
#define PMB_SCP4_LO_CONTROL_SIGNED 0

/* Register SCP_MIXER_BYPASS (PMR_SCP4) */
#define PMB_SCP4_MIXER_BYPASS        0x010C
#define ABS_PMB_SCP4_MIXER_BYPASS    0x0204710CUL

#define PMB_SCP4_MIXER_BYPASS_MASK   0x00800000UL
#define PMB_SCP4_MIXER_BYPASS_SHIFT  23
#define PMB_SCP4_MIXER_BYPASS_SIGNED 0

/* Register SCP_MIXER_CONTROL (PMR_SCP4) */
#define PMB_SCP4_MIXER_CONTROL         0x0110
#define ABS_PMB_SCP4_MIXER_CONTROL     0x02047110UL

#define PMB_SCP4_MIXER_OUT_GAIN_MASK   0x00000001UL
#define PMB_SCP4_MIXER_OUT_GAIN_SHIFT  0
#define PMB_SCP4_MIXER_OUT_GAIN_SIGNED 0

/* Register SCP_RESAMPLING_FACTOR_BASE (PMR_SCP4) */
#define PMB_SCP4_RESAMPLING_FACTOR_BASE     0x0120
#define ABS_PMB_SCP4_RESAMPLING_FACTOR_BASE 0x02047120UL

#define PMB_SCP4_RESAMP_BASE_MASK           0x00E00000UL
#define PMB_SCP4_RESAMP_BASE_SHIFT          21
#define PMB_SCP4_RESAMP_BASE_SIGNED         0

/* Register SCP_RESAMPLING_FACTOR_CONTROL (PMR_SCP4) */
#define PMB_SCP4_RESAMPLING_FACTOR_CONTROL     0x0124
#define ABS_PMB_SCP4_RESAMPLING_FACTOR_CONTROL 0x02047124UL

#define PMB_SCP4_RESAMP_CONTROL_MASK           0x00FFFFFFUL
#define PMB_SCP4_RESAMP_CONTROL_SHIFT          0
#define PMB_SCP4_RESAMP_CONTROL_SIGNED         0

/* Register SCP_RESAMPLERCOEFF_0 (PMR_SCP4) */
#define PMB_SCP4_RESAMPLERCOEFF_0     0x0128
#define ABS_PMB_SCP4_RESAMPLERCOEFF_0 0x02047128UL

#define PMB_SCP4_R1_R23_MASK          0x00000FFCUL
#define PMB_SCP4_R1_R23_SHIFT         2
#define PMB_SCP4_R1_R23_SIGNED        0

#define PMB_SCP4_R0_R24_MASK          0x00FFC000UL
#define PMB_SCP4_R0_R24_SHIFT         14
#define PMB_SCP4_R0_R24_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_1 (PMR_SCP4) */
#define PMB_SCP4_RESAMPLERCOEFF_1     0x012C
#define ABS_PMB_SCP4_RESAMPLERCOEFF_1 0x0204712CUL

#define PMB_SCP4_R3_R21_MASK          0x00000FFCUL
#define PMB_SCP4_R3_R21_SHIFT         2
#define PMB_SCP4_R3_R21_SIGNED        0

#define PMB_SCP4_R2_R22_MASK          0x00FFC000UL
#define PMB_SCP4_R2_R22_SHIFT         14
#define PMB_SCP4_R2_R22_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_2 (PMR_SCP4) */
#define PMB_SCP4_RESAMPLERCOEFF_2     0x0130
#define ABS_PMB_SCP4_RESAMPLERCOEFF_2 0x02047130UL

#define PMB_SCP4_R5_R19_MASK          0x00000FFCUL
#define PMB_SCP4_R5_R19_SHIFT         2
#define PMB_SCP4_R5_R19_SIGNED        0

#define PMB_SCP4_R4_R20_MASK          0x00FFC000UL
#define PMB_SCP4_R4_R20_SHIFT         14
#define PMB_SCP4_R4_R20_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_3 (PMR_SCP4) */
#define PMB_SCP4_RESAMPLERCOEFF_3     0x0134
#define ABS_PMB_SCP4_RESAMPLERCOEFF_3 0x02047134UL

#define PMB_SCP4_R7_R17_MASK          0x00000FFCUL
#define PMB_SCP4_R7_R17_SHIFT         2
#define PMB_SCP4_R7_R17_SIGNED        0

#define PMB_SCP4_R6_R18_MASK          0x00FFC000UL
#define PMB_SCP4_R6_R18_SHIFT         14
#define PMB_SCP4_R6_R18_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_4 (PMR_SCP4) */
#define PMB_SCP4_RESAMPLERCOEFF_4     0x0138
#define ABS_PMB_SCP4_RESAMPLERCOEFF_4 0x02047138UL

#define PMB_SCP4_R9_R15_MASK          0x00000FFCUL
#define PMB_SCP4_R9_R15_SHIFT         2
#define PMB_SCP4_R9_R15_SIGNED        0

#define PMB_SCP4_R8_R16_MASK          0x00FFC000UL
#define PMB_SCP4_R8_R16_SHIFT         14
#define PMB_SCP4_R8_R16_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_5 (PMR_SCP4) */
#define PMB_SCP4_RESAMPLERCOEFF_5     0x013C
#define ABS_PMB_SCP4_RESAMPLERCOEFF_5 0x0204713CUL

#define PMB_SCP4_R11_R13_MASK         0x00000FFCUL
#define PMB_SCP4_R11_R13_SHIFT        2
#define PMB_SCP4_R11_R13_SIGNED       0

#define PMB_SCP4_R10_R14_MASK         0x00FFC000UL
#define PMB_SCP4_R10_R14_SHIFT        14
#define PMB_SCP4_R10_R14_SIGNED       0

/* Register SCP_RESAMPLERCOEFF_6 (PMR_SCP4) */
#define PMB_SCP4_RESAMPLERCOEFF_6     0x0140
#define ABS_PMB_SCP4_RESAMPLERCOEFF_6 0x02047140UL

#define PMB_SCP4_R12_MASK             0x00FFC000UL
#define PMB_SCP4_R12_SHIFT            14
#define PMB_SCP4_R12_SIGNED           0

/* Register SCP_RESAMPLER_BYPASS (PMR_SCP4) */
#define PMB_SCP4_RESAMPLER_BYPASS     0x0144
#define ABS_PMB_SCP4_RESAMPLER_BYPASS 0x02047144UL

#define PMB_SCP4_RESAMP_BYPASS_MASK   0x00800000UL
#define PMB_SCP4_RESAMP_BYPASS_SHIFT  23
#define PMB_SCP4_RESAMP_BYPASS_SIGNED 0

/* Register SCP_RESAMPLER_CONTROL (PMR_SCP4) */
#define PMB_SCP4_RESAMPLER_CONTROL      0x0148
#define ABS_PMB_SCP4_RESAMPLER_CONTROL  0x02047148UL

#define PMB_SCP4_RESAMP_OUT_GAIN_MASK   0x00000003UL
#define PMB_SCP4_RESAMP_OUT_GAIN_SHIFT  0
#define PMB_SCP4_RESAMP_OUT_GAIN_SIGNED 0

/* Register SCP_SAMPLE_NUMBER (PMR_SCP4) */
#define PMB_SCP4_SAMPLE_NUMBER     0x0160
#define ABS_PMB_SCP4_SAMPLE_NUMBER 0x02047160UL

#define PMB_SCP4_SAMPLE_NUM_MASK   0x0000FFFFUL
#define PMB_SCP4_SAMPLE_NUM_SHIFT  0
#define PMB_SCP4_SAMPLE_NUM_SIGNED 0

/* Register SCP_SYMBOL_NUMBER (PMR_SCP4) */
#define PMB_SCP4_SYMBOL_NUMBER     0x0164
#define ABS_PMB_SCP4_SYMBOL_NUMBER 0x02047164UL

#define PMB_SCP4_SYMBOL_NUM_MASK   0x0000FFFFUL
#define PMB_SCP4_SYMBOL_NUM_SHIFT  0
#define PMB_SCP4_SYMBOL_NUM_SIGNED 0

/* Register SCP_SAMPLE_NUMBER_A (PMR_SCP4) */
#define PMB_SCP4_SAMPLE_NUMBER_A        0x0168
#define ABS_PMB_SCP4_SAMPLE_NUMBER_A    0x02047168UL

#define PMB_SCP4_SAMPLE_NUMBER_A_MASK   0x0000FFFFUL
#define PMB_SCP4_SAMPLE_NUMBER_A_SHIFT  0
#define PMB_SCP4_SAMPLE_NUMBER_A_SIGNED 0

/* Register SCP_SYMBOL_NUMBER_A (PMR_SCP4) */
#define PMB_SCP4_SYMBOL_NUMBER_A        0x016C
#define ABS_PMB_SCP4_SYMBOL_NUMBER_A    0x0204716CUL

#define PMB_SCP4_SYMBOL_NUMBER_A_MASK   0x0000FFFFUL
#define PMB_SCP4_SYMBOL_NUMBER_A_SHIFT  0
#define PMB_SCP4_SYMBOL_NUMBER_A_SIGNED 0

/* Register SCP_SAMPLE_NUMBER_B (PMR_SCP4) */
#define PMB_SCP4_SAMPLE_NUMBER_B        0x0170
#define ABS_PMB_SCP4_SAMPLE_NUMBER_B    0x02047170UL

#define PMB_SCP4_SAMPLE_NUMBER_B_MASK   0x0000FFFFUL
#define PMB_SCP4_SAMPLE_NUMBER_B_SHIFT  0
#define PMB_SCP4_SAMPLE_NUMBER_B_SIGNED 0

/* Register SCP_SYMBOL_NUMBER_B (PMR_SCP4) */
#define PMB_SCP4_SYMBOL_NUMBER_B        0x0174
#define ABS_PMB_SCP4_SYMBOL_NUMBER_B    0x02047174UL

#define PMB_SCP4_SYMBOL_NUMBER_B_MASK   0x0000FFFFUL
#define PMB_SCP4_SYMBOL_NUMBER_B_SHIFT  0
#define PMB_SCP4_SYMBOL_NUMBER_B_SIGNED 0

/* Register SCP_FRAME_COMPARE_CONTROL (PMR_SCP4) */
#define PMB_SCP4_FRAME_COMPARE_CONTROL     0x0178
#define ABS_PMB_SCP4_FRAME_COMPARE_CONTROL 0x02047178UL

#define PMB_SCP4_NEW_SCP_POWER_MASK        0x0000C000UL
#define PMB_SCP4_NEW_SCP_POWER_SHIFT       14
#define PMB_SCP4_NEW_SCP_POWER_SIGNED      0

#define PMB_SCP4_NEW_ADC_POWER_MASK        0x00030000UL
#define PMB_SCP4_NEW_ADC_POWER_SHIFT       16
#define PMB_SCP4_NEW_ADC_POWER_SIGNED      0

#define PMB_SCP4_NEW_ACTIVE_FRAME_MASK     0x000C0000UL
#define PMB_SCP4_NEW_ACTIVE_FRAME_SHIFT    18
#define PMB_SCP4_NEW_ACTIVE_FRAME_SIGNED   0

/* Register SCP_FRAME_COMPARE_SYMBOL (PMR_SCP4) */
#define PMB_SCP4_FRAME_COMPARE_SYMBOL     0x017C
#define ABS_PMB_SCP4_FRAME_COMPARE_SYMBOL 0x0204717CUL

#define PMB_SCP4_COMPARE_SYMBOL_A_MASK    0x00FFFF00UL
#define PMB_SCP4_COMPARE_SYMBOL_A_SHIFT   8
#define PMB_SCP4_COMPARE_SYMBOL_A_SIGNED  0

/* Register SCP_FRAME_COMPARE_SAMPLE (PMR_SCP4) */
#define PMB_SCP4_FRAME_COMPARE_SAMPLE     0x0180
#define ABS_PMB_SCP4_FRAME_COMPARE_SAMPLE 0x02047180UL

#define PMB_SCP4_COMPARE_SAMPLE_A_MASK    0x00FFFF00UL
#define PMB_SCP4_COMPARE_SAMPLE_A_SHIFT   8
#define PMB_SCP4_COMPARE_SAMPLE_A_SIGNED  0

/* Register SCP_SYM_SAMPLE (PMR_SCP4) */
#define PMB_SCP4_SYM_SAMPLE        0x0184
#define ABS_PMB_SCP4_SYM_SAMPLE    0x02047184UL

#define PMB_SCP4_SYM_SAMPLE_MASK   0x0000FFFFUL
#define PMB_SCP4_SYM_SAMPLE_SHIFT  0
#define PMB_SCP4_SYM_SAMPLE_SIGNED 0

/* Register SCP_SYM_FIFO_OUT (PMR_SCP4) */
#define PMB_SCP4_SYM_FIFO_OUT        0x0188
#define ABS_PMB_SCP4_SYM_FIFO_OUT    0x02047188UL

#define PMB_SCP4_SYM_FIFO_OUT_MASK   0x0000FFFFUL
#define PMB_SCP4_SYM_FIFO_OUT_SHIFT  0
#define PMB_SCP4_SYM_FIFO_OUT_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_A (PMR_SCP4) */
#define PMB_SCP4_SYMBOL_PERIOD_A        0x01A0
#define ABS_PMB_SCP4_SYMBOL_PERIOD_A    0x020471A0UL

#define PMB_SCP4_SYMBOL_PERIOD_A_MASK   0x00FFFF00UL
#define PMB_SCP4_SYMBOL_PERIOD_A_SHIFT  8
#define PMB_SCP4_SYMBOL_PERIOD_A_SIGNED 0

/* Register SCP_FRAME_SYMS_A (PMR_SCP4) */
#define PMB_SCP4_FRAME_SYMS_A        0x01A4
#define ABS_PMB_SCP4_FRAME_SYMS_A    0x020471A4UL

#define PMB_SCP4_FRAME_SYMS_A_MASK   0x00FFFF00UL
#define PMB_SCP4_FRAME_SYMS_A_SHIFT  8
#define PMB_SCP4_FRAME_SYMS_A_SIGNED 0

/* Register SCP_FINAL_PERIOD_A (PMR_SCP4) */
#define PMB_SCP4_FINAL_PERIOD_A        0x01A8
#define ABS_PMB_SCP4_FINAL_PERIOD_A    0x020471A8UL

#define PMB_SCP4_FINAL_PERIOD_A_MASK   0x00FFFF00UL
#define PMB_SCP4_FINAL_PERIOD_A_SHIFT  8
#define PMB_SCP4_FINAL_PERIOD_A_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_ADJUST_A (PMR_SCP4) */
#define PMB_SCP4_SYMBOL_PERIOD_ADJUST_A        0x01AC
#define ABS_PMB_SCP4_SYMBOL_PERIOD_ADJUST_A    0x020471ACUL

#define PMB_SCP4_SYMBOL_PERIOD_ADJUST_A_MASK   0x00FFFF00UL
#define PMB_SCP4_SYMBOL_PERIOD_ADJUST_A_SHIFT  8
#define PMB_SCP4_SYMBOL_PERIOD_ADJUST_A_SIGNED 0

/* Register SCP_FRAME_SYMS_ADJUST_A (PMR_SCP4) */
#define PMB_SCP4_FRAME_SYMS_ADJUST_A        0x01B0
#define ABS_PMB_SCP4_FRAME_SYMS_ADJUST_A    0x020471B0UL

#define PMB_SCP4_FRAME_SYMS_ADJUST_A_MASK   0x00FFFF00UL
#define PMB_SCP4_FRAME_SYMS_ADJUST_A_SHIFT  8
#define PMB_SCP4_FRAME_SYMS_ADJUST_A_SIGNED 0

/* Register SCP_FINAL_PERIOD_ADJUST_A (PMR_SCP4) */
#define PMB_SCP4_FINAL_PERIOD_ADJUST_A        0x01B4
#define ABS_PMB_SCP4_FINAL_PERIOD_ADJUST_A    0x020471B4UL

#define PMB_SCP4_FINAL_PERIOD_ADJUST_A_MASK   0x00FFFF00UL
#define PMB_SCP4_FINAL_PERIOD_ADJUST_A_SHIFT  8
#define PMB_SCP4_FINAL_PERIOD_ADJUST_A_SIGNED 0

/* Register SCP_APPLY_PARAMETERS_A (PMR_SCP4) */
#define PMB_SCP4_APPLY_PARAMETERS_A        0x01B8
#define ABS_PMB_SCP4_APPLY_PARAMETERS_A    0x020471B8UL

#define PMB_SCP4_APPLY_PARAMETERS_A_MASK   0x00FFFF00UL
#define PMB_SCP4_APPLY_PARAMETERS_A_SHIFT  8
#define PMB_SCP4_APPLY_PARAMETERS_A_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_B (PMR_SCP4) */
#define PMB_SCP4_SYMBOL_PERIOD_B        0x01E0
#define ABS_PMB_SCP4_SYMBOL_PERIOD_B    0x020471E0UL

#define PMB_SCP4_SYMBOL_PERIOD_B_MASK   0x00FFFF00UL
#define PMB_SCP4_SYMBOL_PERIOD_B_SHIFT  8
#define PMB_SCP4_SYMBOL_PERIOD_B_SIGNED 0

/* Register SCP_FRAME_SYMS_B (PMR_SCP4) */
#define PMB_SCP4_FRAME_SYMS_B        0x01E4
#define ABS_PMB_SCP4_FRAME_SYMS_B    0x020471E4UL

#define PMB_SCP4_FRAME_SYMS_B_MASK   0x00FFFF00UL
#define PMB_SCP4_FRAME_SYMS_B_SHIFT  8
#define PMB_SCP4_FRAME_SYMS_B_SIGNED 0

/* Register SCP_FINAL_PERIOD_B (PMR_SCP4) */
#define PMB_SCP4_FINAL_PERIOD_B        0x01E8
#define ABS_PMB_SCP4_FINAL_PERIOD_B    0x020471E8UL

#define PMB_SCP4_FINAL_PERIOD_B_MASK   0x00FFFF00UL
#define PMB_SCP4_FINAL_PERIOD_B_SHIFT  8
#define PMB_SCP4_FINAL_PERIOD_B_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_ADJUST_B (PMR_SCP4) */
#define PMB_SCP4_SYMBOL_PERIOD_ADJUST_B        0x01EC
#define ABS_PMB_SCP4_SYMBOL_PERIOD_ADJUST_B    0x020471ECUL

#define PMB_SCP4_SYMBOL_PERIOD_ADJUST_B_MASK   0x00FFFF00UL
#define PMB_SCP4_SYMBOL_PERIOD_ADJUST_B_SHIFT  8
#define PMB_SCP4_SYMBOL_PERIOD_ADJUST_B_SIGNED 0

/* Register SCP_FRAME_SYMS_ADJUST_B (PMR_SCP4) */
#define PMB_SCP4_FRAME_SYMS_ADJUST_B        0x01F0
#define ABS_PMB_SCP4_FRAME_SYMS_ADJUST_B    0x020471F0UL

#define PMB_SCP4_FRAME_SYMS_ADJUST_B_MASK   0x00FFFF00UL
#define PMB_SCP4_FRAME_SYMS_ADJUST_B_SHIFT  8
#define PMB_SCP4_FRAME_SYMS_ADJUST_B_SIGNED 0

/* Register SCP_FINAL_PERIOD_ADJUST_B (PMR_SCP4) */
#define PMB_SCP4_FINAL_PERIOD_ADJUST_B        0x01F4
#define ABS_PMB_SCP4_FINAL_PERIOD_ADJUST_B    0x020471F4UL

#define PMB_SCP4_FINAL_PERIOD_ADJUST_B_MASK   0x00FFFF00UL
#define PMB_SCP4_FINAL_PERIOD_ADJUST_B_SHIFT  8
#define PMB_SCP4_FINAL_PERIOD_ADJUST_B_SIGNED 0

/* Register SCP_APPLY_PARAMETERS_B (PMR_SCP4) */
#define PMB_SCP4_APPLY_PARAMETERS_B        0x01F8
#define ABS_PMB_SCP4_APPLY_PARAMETERS_B    0x020471F8UL

#define PMB_SCP4_APPLY_PARAMETERS_B_MASK   0x00FFFF00UL
#define PMB_SCP4_APPLY_PARAMETERS_B_SHIFT  8
#define PMB_SCP4_APPLY_PARAMETERS_B_SIGNED 0

/* Register SCP_COEFF_0 (PMR_SCP4) */
#define PMB_SCP4_COEFF_0     0x0220
#define ABS_PMB_SCP4_COEFF_0 0x02047220UL

#define PMB_SCP4_A1_MASK     0x00000FFCUL
#define PMB_SCP4_A1_SHIFT    2
#define PMB_SCP4_A1_SIGNED   0

#define PMB_SCP4_A0_MASK     0x00FFC000UL
#define PMB_SCP4_A0_SHIFT    14
#define PMB_SCP4_A0_SIGNED   0

/* Register SCP_COEFF_1 (PMR_SCP4) */
#define PMB_SCP4_COEFF_1     0x0224
#define ABS_PMB_SCP4_COEFF_1 0x02047224UL

#define PMB_SCP4_A3_MASK     0x00000FFCUL
#define PMB_SCP4_A3_SHIFT    2
#define PMB_SCP4_A3_SIGNED   0

#define PMB_SCP4_A2_MASK     0x00FFC000UL
#define PMB_SCP4_A2_SHIFT    14
#define PMB_SCP4_A2_SIGNED   0

/* Register SCP_COEFF_2 (PMR_SCP4) */
#define PMB_SCP4_COEFF_2     0x0228
#define ABS_PMB_SCP4_COEFF_2 0x02047228UL

#define PMB_SCP4_A5_MASK     0x00000FFCUL
#define PMB_SCP4_A5_SHIFT    2
#define PMB_SCP4_A5_SIGNED   0

#define PMB_SCP4_A4_MASK     0x00FFC000UL
#define PMB_SCP4_A4_SHIFT    14
#define PMB_SCP4_A4_SIGNED   0

/* Register SCP_COEFF_3 (PMR_SCP4) */
#define PMB_SCP4_COEFF_3     0x022C
#define ABS_PMB_SCP4_COEFF_3 0x0204722CUL

#define PMB_SCP4_A7_MASK     0x00000FFCUL
#define PMB_SCP4_A7_SHIFT    2
#define PMB_SCP4_A7_SIGNED   0

#define PMB_SCP4_A6_MASK     0x00FFC000UL
#define PMB_SCP4_A6_SHIFT    14
#define PMB_SCP4_A6_SIGNED   0

/* Register SCP_COEFF_4 (PMR_SCP4) */
#define PMB_SCP4_COEFF_4     0x0230
#define ABS_PMB_SCP4_COEFF_4 0x02047230UL

#define PMB_SCP4_A9_MASK     0x00000FFCUL
#define PMB_SCP4_A9_SHIFT    2
#define PMB_SCP4_A9_SIGNED   0

#define PMB_SCP4_A8_MASK     0x00FFC000UL
#define PMB_SCP4_A8_SHIFT    14
#define PMB_SCP4_A8_SIGNED   0

/* Register SCP_COEFF_5 (PMR_SCP4) */
#define PMB_SCP4_COEFF_5     0x0234
#define ABS_PMB_SCP4_COEFF_5 0x02047234UL

#define PMB_SCP4_A11_MASK    0x00000FFCUL
#define PMB_SCP4_A11_SHIFT   2
#define PMB_SCP4_A11_SIGNED  0

#define PMB_SCP4_A10_MASK    0x00FFC000UL
#define PMB_SCP4_A10_SHIFT   14
#define PMB_SCP4_A10_SIGNED  0

/* Register SCP_FIR_BYPASS (PMR_SCP4) */
#define PMB_SCP4_FIR_BYPASS        0x0238
#define ABS_PMB_SCP4_FIR_BYPASS    0x02047238UL

#define PMB_SCP4_FIR_BYPASS_MASK   0x00800000UL
#define PMB_SCP4_FIR_BYPASS_SHIFT  23
#define PMB_SCP4_FIR_BYPASS_SIGNED 0

/* Register SCP_FIR_CONTROL (PMR_SCP4) */
#define PMB_SCP4_FIR_CONTROL         0x023C
#define ABS_PMB_SCP4_FIR_CONTROL     0x0204723CUL

#define PMB_SCP4_FIR_OUT_GAIN_MASK   0x00000007UL
#define PMB_SCP4_FIR_OUT_GAIN_SHIFT  0
#define PMB_SCP4_FIR_OUT_GAIN_SIGNED 0

/* Register SCP_NOTCH_0 (PMR_SCP4) */
#define PMB_SCP4_NOTCH_0              0x0240
#define ABS_PMB_SCP4_NOTCH_0          0x02047240UL

#define PMB_SCP4_NOTCH0_ENABLE_MASK   0x00000001UL
#define PMB_SCP4_NOTCH0_ENABLE_SHIFT  0
#define PMB_SCP4_NOTCH0_ENABLE_SIGNED 0

#define PMB_SCP4_NOTCH0_L_MASK        0x0000000EUL
#define PMB_SCP4_NOTCH0_L_SHIFT       1
#define PMB_SCP4_NOTCH0_L_SIGNED      0

#define PMB_SCP4_NOTCH0_S_MASK        0x000000F0UL
#define PMB_SCP4_NOTCH0_S_SHIFT       4
#define PMB_SCP4_NOTCH0_S_SIGNED      0

#define PMB_SCP4_NOTCH0_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP4_NOTCH0_FREQ_SHIFT    8
#define PMB_SCP4_NOTCH0_FREQ_SIGNED   0

/* Register SCP_NOTCH_1 (PMR_SCP4) */
#define PMB_SCP4_NOTCH_1              0x0244
#define ABS_PMB_SCP4_NOTCH_1          0x02047244UL

#define PMB_SCP4_NOTCH1_ENABLE_MASK   0x00000001UL
#define PMB_SCP4_NOTCH1_ENABLE_SHIFT  0
#define PMB_SCP4_NOTCH1_ENABLE_SIGNED 0

#define PMB_SCP4_NOTCH1_L_MASK        0x0000000EUL
#define PMB_SCP4_NOTCH1_L_SHIFT       1
#define PMB_SCP4_NOTCH1_L_SIGNED      0

#define PMB_SCP4_NOTCH1_S_MASK        0x000000F0UL
#define PMB_SCP4_NOTCH1_S_SHIFT       4
#define PMB_SCP4_NOTCH1_S_SIGNED      0

#define PMB_SCP4_NOTCH1_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP4_NOTCH1_FREQ_SHIFT    8
#define PMB_SCP4_NOTCH1_FREQ_SIGNED   0

/* Register SCP_NOTCH_2 (PMR_SCP4) */
#define PMB_SCP4_NOTCH_2              0x0248
#define ABS_PMB_SCP4_NOTCH_2          0x02047248UL

#define PMB_SCP4_NOTCH2_ENABLE_MASK   0x00000001UL
#define PMB_SCP4_NOTCH2_ENABLE_SHIFT  0
#define PMB_SCP4_NOTCH2_ENABLE_SIGNED 0

#define PMB_SCP4_NOTCH2_L_MASK        0x0000000EUL
#define PMB_SCP4_NOTCH2_L_SHIFT       1
#define PMB_SCP4_NOTCH2_L_SIGNED      0

#define PMB_SCP4_NOTCH2_S_MASK        0x000000F0UL
#define PMB_SCP4_NOTCH2_S_SHIFT       4
#define PMB_SCP4_NOTCH2_S_SIGNED      0

#define PMB_SCP4_NOTCH2_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP4_NOTCH2_FREQ_SHIFT    8
#define PMB_SCP4_NOTCH2_FREQ_SIGNED   0

/* Register SCP_NOTCH_3 (PMR_SCP4) */
#define PMB_SCP4_NOTCH_3              0x024C
#define ABS_PMB_SCP4_NOTCH_3          0x0204724CUL

#define PMB_SCP4_NOTCH3_ENABLE_MASK   0x00000001UL
#define PMB_SCP4_NOTCH3_ENABLE_SHIFT  0
#define PMB_SCP4_NOTCH3_ENABLE_SIGNED 0

#define PMB_SCP4_NOTCH3_L_MASK        0x0000000EUL
#define PMB_SCP4_NOTCH3_L_SHIFT       1
#define PMB_SCP4_NOTCH3_L_SIGNED      0

#define PMB_SCP4_NOTCH3_S_MASK        0x000000F0UL
#define PMB_SCP4_NOTCH3_S_SHIFT       4
#define PMB_SCP4_NOTCH3_S_SIGNED      0

#define PMB_SCP4_NOTCH3_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP4_NOTCH3_FREQ_SHIFT    8
#define PMB_SCP4_NOTCH3_FREQ_SIGNED   0

/* Register SCP_NOTCH_4 (PMR_SCP4) */
#define PMB_SCP4_NOTCH_4              0x0250
#define ABS_PMB_SCP4_NOTCH_4          0x02047250UL

#define PMB_SCP4_NOTCH4_ENABLE_MASK   0x00000001UL
#define PMB_SCP4_NOTCH4_ENABLE_SHIFT  0
#define PMB_SCP4_NOTCH4_ENABLE_SIGNED 0

#define PMB_SCP4_NOTCH4_L_MASK        0x0000000EUL
#define PMB_SCP4_NOTCH4_L_SHIFT       1
#define PMB_SCP4_NOTCH4_L_SIGNED      0

#define PMB_SCP4_NOTCH4_S_MASK        0x000000F0UL
#define PMB_SCP4_NOTCH4_S_SHIFT       4
#define PMB_SCP4_NOTCH4_S_SIGNED      0

#define PMB_SCP4_NOTCH4_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP4_NOTCH4_FREQ_SHIFT    8
#define PMB_SCP4_NOTCH4_FREQ_SIGNED   0

/* Register SCP_NOTCHENERGY_0_I (PMR_SCP4) */
#define PMB_SCP4_NOTCHENERGY_0_I     0x0254
#define ABS_PMB_SCP4_NOTCHENERGY_0_I 0x02047254UL

#define PMB_SCP4_I_ENERGY_0_MASK     0x00FFFF00UL
#define PMB_SCP4_I_ENERGY_0_SHIFT    8
#define PMB_SCP4_I_ENERGY_0_SIGNED   0

/* Register SCP_NOTCHENERGY_0_Q (PMR_SCP4) */
#define PMB_SCP4_NOTCHENERGY_0_Q     0x0258
#define ABS_PMB_SCP4_NOTCHENERGY_0_Q 0x02047258UL

#define PMB_SCP4_Q_ENERGY_0_MASK     0x00FFFF00UL
#define PMB_SCP4_Q_ENERGY_0_SHIFT    8
#define PMB_SCP4_Q_ENERGY_0_SIGNED   0

/* Register SCP_NOTCHENERGY_1_I (PMR_SCP4) */
#define PMB_SCP4_NOTCHENERGY_1_I     0x025C
#define ABS_PMB_SCP4_NOTCHENERGY_1_I 0x0204725CUL

#define PMB_SCP4_I_ENERGY_1_MASK     0x00FFFF00UL
#define PMB_SCP4_I_ENERGY_1_SHIFT    8
#define PMB_SCP4_I_ENERGY_1_SIGNED   0

/* Register SCP_NOTCHENERGY_1_Q (PMR_SCP4) */
#define PMB_SCP4_NOTCHENERGY_1_Q     0x0260
#define ABS_PMB_SCP4_NOTCHENERGY_1_Q 0x02047260UL

#define PMB_SCP4_Q_ENERGY_1_MASK     0x00FFFF00UL
#define PMB_SCP4_Q_ENERGY_1_SHIFT    8
#define PMB_SCP4_Q_ENERGY_1_SIGNED   0

/* Register SCP_NOTCHENERGY_2_I (PMR_SCP4) */
#define PMB_SCP4_NOTCHENERGY_2_I     0x0264
#define ABS_PMB_SCP4_NOTCHENERGY_2_I 0x02047264UL

#define PMB_SCP4_I_ENERGY_2_MASK     0x00FFFF00UL
#define PMB_SCP4_I_ENERGY_2_SHIFT    8
#define PMB_SCP4_I_ENERGY_2_SIGNED   0

/* Register SCP_NOTCHENERGY_2_Q (PMR_SCP4) */
#define PMB_SCP4_NOTCHENERGY_2_Q     0x0268
#define ABS_PMB_SCP4_NOTCHENERGY_2_Q 0x02047268UL

#define PMB_SCP4_Q_ENERGY_2_MASK     0x00FFFF00UL
#define PMB_SCP4_Q_ENERGY_2_SHIFT    8
#define PMB_SCP4_Q_ENERGY_2_SIGNED   0

/* Register SCP_NOTCHENERGY_3_I (PMR_SCP4) */
#define PMB_SCP4_NOTCHENERGY_3_I     0x026C
#define ABS_PMB_SCP4_NOTCHENERGY_3_I 0x0204726CUL

#define PMB_SCP4_I_ENERGY_3_MASK     0x00FFFF00UL
#define PMB_SCP4_I_ENERGY_3_SHIFT    8
#define PMB_SCP4_I_ENERGY_3_SIGNED   0

/* Register SCP_NOTCHENERGY_3_Q (PMR_SCP4) */
#define PMB_SCP4_NOTCHENERGY_3_Q     0x0270
#define ABS_PMB_SCP4_NOTCHENERGY_3_Q 0x02047270UL

#define PMB_SCP4_Q_ENERGY_3_MASK     0x00FFFF00UL
#define PMB_SCP4_Q_ENERGY_3_SHIFT    8
#define PMB_SCP4_Q_ENERGY_3_SIGNED   0

/* Register SCP_NOTCHENERGY_4_I (PMR_SCP4) */
#define PMB_SCP4_NOTCHENERGY_4_I     0x0274
#define ABS_PMB_SCP4_NOTCHENERGY_4_I 0x02047274UL

#define PMB_SCP4_I_ENERGY_4_MASK     0x00FFFF00UL
#define PMB_SCP4_I_ENERGY_4_SHIFT    8
#define PMB_SCP4_I_ENERGY_4_SIGNED   0

/* Register SCP_NOTCHENERGY_4_Q (PMR_SCP4) */
#define PMB_SCP4_NOTCHENERGY_4_Q     0x0278
#define ABS_PMB_SCP4_NOTCHENERGY_4_Q 0x02047278UL

#define PMB_SCP4_Q_ENERGY_4_MASK     0x00FFFF00UL
#define PMB_SCP4_Q_ENERGY_4_SHIFT    8
#define PMB_SCP4_Q_ENERGY_4_SIGNED   0

/* Register SCP_NOTCH_BYPASS (PMR_SCP4) */
#define PMB_SCP4_NOTCH_BYPASS        0x027C
#define ABS_PMB_SCP4_NOTCH_BYPASS    0x0204727CUL

#define PMB_SCP4_NOTCH_ACCUM_MASK    0x00400000UL
#define PMB_SCP4_NOTCH_ACCUM_SHIFT   22
#define PMB_SCP4_NOTCH_ACCUM_SIGNED  0

#define PMB_SCP4_NOTCH_BYPASS_MASK   0x00800000UL
#define PMB_SCP4_NOTCH_BYPASS_SHIFT  23
#define PMB_SCP4_NOTCH_BYPASS_SIGNED 0

/* Register SCP_IMPULSE_NOISE_CONTROL (PMR_SCP4) */
#define PMB_SCP4_IMPULSE_NOISE_CONTROL      0x0280
#define ABS_PMB_SCP4_IMPULSE_NOISE_CONTROL  0x02047280UL

#define PMB_SCP4_NOISE_FILTER_ENABLE_MASK   0x00800000UL
#define PMB_SCP4_NOISE_FILTER_ENABLE_SHIFT  23
#define PMB_SCP4_NOISE_FILTER_ENABLE_SIGNED 0

/* Register SCP_IMPULSE_NOISE_BURST_COUNT (PMR_SCP4) */
#define PMB_SCP4_IMPULSE_NOISE_BURST_COUNT     0x0284
#define ABS_PMB_SCP4_IMPULSE_NOISE_BURST_COUNT 0x02047284UL

#define PMB_SCP4_NOISE_BURST_COUNT_MASK        0x0000FF00UL
#define PMB_SCP4_NOISE_BURST_COUNT_SHIFT       8
#define PMB_SCP4_NOISE_BURST_COUNT_SIGNED      0

/* Register SCP_IMPULSE_NOISE_SAMPLE_COUNT (PMR_SCP4) */
#define PMB_SCP4_IMPULSE_NOISE_SAMPLE_COUNT     0x0288
#define ABS_PMB_SCP4_IMPULSE_NOISE_SAMPLE_COUNT 0x02047288UL

#define PMB_SCP4_NOISE_SAMPLE_COUNT_MASK        0x0000FF00UL
#define PMB_SCP4_NOISE_SAMPLE_COUNT_SHIFT       8
#define PMB_SCP4_NOISE_SAMPLE_COUNT_SIGNED      0

/* Register SCP_IMPULSE_NOISE_ENERGY (PMR_SCP4) */
#define PMB_SCP4_IMPULSE_NOISE_ENERGY     0x028C
#define ABS_PMB_SCP4_IMPULSE_NOISE_ENERGY 0x0204728CUL

#define PMB_SCP4_NOISE_ENERGY_MASK        0x00FFFF00UL
#define PMB_SCP4_NOISE_ENERGY_SHIFT       8
#define PMB_SCP4_NOISE_ENERGY_SIGNED      0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_1 (PMR_SCP4) */
#define PMB_SCP4_IMPULSE_NOISE_THRESHOLD_1     0x0290
#define ABS_PMB_SCP4_IMPULSE_NOISE_THRESHOLD_1 0x02047290UL

#define PMB_SCP4_T1_MASK                       0x000000FFUL
#define PMB_SCP4_T1_SHIFT                      0
#define PMB_SCP4_T1_SIGNED                     0

#define PMB_SCP4_T2_MASK                       0x0000FF00UL
#define PMB_SCP4_T2_SHIFT                      8
#define PMB_SCP4_T2_SIGNED                     0

#define PMB_SCP4_T3_MASK                       0x00FF0000UL
#define PMB_SCP4_T3_SHIFT                      16
#define PMB_SCP4_T3_SIGNED                     0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_2 (PMR_SCP4) */
#define PMB_SCP4_IMPULSE_NOISE_THRESHOLD_2     0x0294
#define ABS_PMB_SCP4_IMPULSE_NOISE_THRESHOLD_2 0x02047294UL

#define PMB_SCP4_T4_MASK                       0x000000FFUL
#define PMB_SCP4_T4_SHIFT                      0
#define PMB_SCP4_T4_SIGNED                     0

#define PMB_SCP4_T5_MASK                       0x0000FF00UL
#define PMB_SCP4_T5_SHIFT                      8
#define PMB_SCP4_T5_SIGNED                     0

#define PMB_SCP4_T6_MASK                       0x00FF0000UL
#define PMB_SCP4_T6_SHIFT                      16
#define PMB_SCP4_T6_SIGNED                     0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_3 (PMR_SCP4) */
#define PMB_SCP4_IMPULSE_NOISE_THRESHOLD_3     0x0298
#define ABS_PMB_SCP4_IMPULSE_NOISE_THRESHOLD_3 0x02047298UL

#define PMB_SCP4_T7_MASK                       0x000000FFUL
#define PMB_SCP4_T7_SHIFT                      0
#define PMB_SCP4_T7_SIGNED                     0

#define PMB_SCP4_T8_MASK                       0x0000FF00UL
#define PMB_SCP4_T8_SHIFT                      8
#define PMB_SCP4_T8_SIGNED                     0

#define PMB_SCP4_T9_MASK                       0x00FF0000UL
#define PMB_SCP4_T9_SHIFT                      16
#define PMB_SCP4_T9_SIGNED                     0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_4 (PMR_SCP4) */
#define PMB_SCP4_IMPULSE_NOISE_THRESHOLD_4     0x029C
#define ABS_PMB_SCP4_IMPULSE_NOISE_THRESHOLD_4 0x0204729CUL

#define PMB_SCP4_T10_MASK                      0x000000FFUL
#define PMB_SCP4_T10_SHIFT                     0
#define PMB_SCP4_T10_SIGNED                    0

#define PMB_SCP4_T11_MASK                      0x0000FF00UL
#define PMB_SCP4_T11_SHIFT                     8
#define PMB_SCP4_T11_SIGNED                    0

#define PMB_SCP4_T12_MASK                      0x00FF0000UL
#define PMB_SCP4_T12_SHIFT                     16
#define PMB_SCP4_T12_SIGNED                    0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_5 (PMR_SCP4) */
#define PMB_SCP4_IMPULSE_NOISE_THRESHOLD_5     0x02A0
#define ABS_PMB_SCP4_IMPULSE_NOISE_THRESHOLD_5 0x020472A0UL

#define PMB_SCP4_T13_MASK                      0x000000FFUL
#define PMB_SCP4_T13_SHIFT                     0
#define PMB_SCP4_T13_SIGNED                    0

#define PMB_SCP4_T14_MASK                      0x0000FF00UL
#define PMB_SCP4_T14_SHIFT                     8
#define PMB_SCP4_T14_SIGNED                    0

#define PMB_SCP4_T15_MASK                      0x00FF0000UL
#define PMB_SCP4_T15_SHIFT                     16
#define PMB_SCP4_T15_SIGNED                    0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_6 (PMR_SCP4) */
#define PMB_SCP4_IMPULSE_NOISE_THRESHOLD_6     0x02A4
#define ABS_PMB_SCP4_IMPULSE_NOISE_THRESHOLD_6 0x020472A4UL

#define PMB_SCP4_T16_MASK                      0x00FF0000UL
#define PMB_SCP4_T16_SHIFT                     16
#define PMB_SCP4_T16_SIGNED                    0

/* Register SCP_IMPULSE_FILTER_BYPASS (PMR_SCP4) */
#define PMB_SCP4_IMPULSE_FILTER_BYPASS     0x02A8
#define ABS_PMB_SCP4_IMPULSE_FILTER_BYPASS 0x020472A8UL

#define PMB_SCP4_IMP_BYPASS_MASK           0x00800000UL
#define PMB_SCP4_IMP_BYPASS_SHIFT          23
#define PMB_SCP4_IMP_BYPASS_SIGNED         0

/* Register SCP_HSYNC_OUT_START (PMR_SCP4) */
#define PMB_SCP4_HSYNC_OUT_START        0x02C0
#define ABS_PMB_SCP4_HSYNC_OUT_START    0x020472C0UL

#define PMB_SCP4_HSYNC_OUT_START_MASK   0x00FFFF00UL
#define PMB_SCP4_HSYNC_OUT_START_SHIFT  8
#define PMB_SCP4_HSYNC_OUT_START_SIGNED 0

/* Register SCP_HSYNC_OUT_END (PMR_SCP4) */
#define PMB_SCP4_HSYNC_OUT_END        0x02C4
#define ABS_PMB_SCP4_HSYNC_OUT_END    0x020472C4UL

#define PMB_SCP4_HSYNC_OUT_END_MASK   0x00FFFF00UL
#define PMB_SCP4_HSYNC_OUT_END_SHIFT  8
#define PMB_SCP4_HSYNC_OUT_END_SIGNED 0

/* Register SCP_HSYNC_OUT_POLARITY (PMR_SCP4) */
#define PMB_SCP4_HSYNC_OUT_POLARITY        0x02C8
#define ABS_PMB_SCP4_HSYNC_OUT_POLARITY    0x020472C8UL

#define PMB_SCP4_HSYNC_OUT_POLARITY_MASK   0x00800000UL
#define PMB_SCP4_HSYNC_OUT_POLARITY_SHIFT  23
#define PMB_SCP4_HSYNC_OUT_POLARITY_SIGNED 0

/* Register SCP_VSYNC_OUT_SYMBOL_START (PMR_SCP4) */
#define PMB_SCP4_VSYNC_OUT_SYMBOL_START        0x02CC
#define ABS_PMB_SCP4_VSYNC_OUT_SYMBOL_START    0x020472CCUL

#define PMB_SCP4_VSYNC_OUT_SYMBOL_START_MASK   0x00FFFF00UL
#define PMB_SCP4_VSYNC_OUT_SYMBOL_START_SHIFT  8
#define PMB_SCP4_VSYNC_OUT_SYMBOL_START_SIGNED 0

/* Register SCP_VSYNC_OUT_SAMPLE_START (PMR_SCP4) */
#define PMB_SCP4_VSYNC_OUT_SAMPLE_START        0x02D0
#define ABS_PMB_SCP4_VSYNC_OUT_SAMPLE_START    0x020472D0UL

#define PMB_SCP4_VSYNC_OUT_SAMPLE_START_MASK   0x00FFFF00UL
#define PMB_SCP4_VSYNC_OUT_SAMPLE_START_SHIFT  8
#define PMB_SCP4_VSYNC_OUT_SAMPLE_START_SIGNED 0

/* Register SCP_VSYNC_OUT_SYMBOL_END (PMR_SCP4) */
#define PMB_SCP4_VSYNC_OUT_SYMBOL_END        0x02D4
#define ABS_PMB_SCP4_VSYNC_OUT_SYMBOL_END    0x020472D4UL

#define PMB_SCP4_VSYNC_OUT_SYMBOL_END_MASK   0x00FFFF00UL
#define PMB_SCP4_VSYNC_OUT_SYMBOL_END_SHIFT  8
#define PMB_SCP4_VSYNC_OUT_SYMBOL_END_SIGNED 0

/* Register SCP_VSYNC_OUT_SAMPLE_END (PMR_SCP4) */
#define PMB_SCP4_VSYNC_OUT_SAMPLE_END        0x02D8
#define ABS_PMB_SCP4_VSYNC_OUT_SAMPLE_END    0x020472D8UL

#define PMB_SCP4_VSYNC_OUT_SAMPLE_END_MASK   0x00FFFF00UL
#define PMB_SCP4_VSYNC_OUT_SAMPLE_END_SHIFT  8
#define PMB_SCP4_VSYNC_OUT_SAMPLE_END_SIGNED 0

/* Register SCP_VSYNC_OUT_POLARITY (PMR_SCP4) */
#define PMB_SCP4_VSYNC_OUT_POLARITY        0x02DC
#define ABS_PMB_SCP4_VSYNC_OUT_POLARITY    0x020472DCUL

#define PMB_SCP4_VSYNC_OUT_POLARITY_MASK   0x00800000UL
#define PMB_SCP4_VSYNC_OUT_POLARITY_SHIFT  23
#define PMB_SCP4_VSYNC_OUT_POLARITY_SIGNED 0

/* Register SCP_HSYNC_IN_START_SAMPLE (PMR_SCP4) */
#define PMB_SCP4_HSYNC_IN_START_SAMPLE        0x02E0
#define ABS_PMB_SCP4_HSYNC_IN_START_SAMPLE    0x020472E0UL

#define PMB_SCP4_HSYNC_IN_START_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP4_HSYNC_IN_START_SAMPLE_SHIFT  8
#define PMB_SCP4_HSYNC_IN_START_SAMPLE_SIGNED 0

/* Register SCP_HSYNC_IN_START_OFFSET (PMR_SCP4) */
#define PMB_SCP4_HSYNC_IN_START_OFFSET        0x02E4
#define ABS_PMB_SCP4_HSYNC_IN_START_OFFSET    0x020472E4UL

#define PMB_SCP4_HSYNC_IN_START_OFFSET_MASK   0x00000F00UL
#define PMB_SCP4_HSYNC_IN_START_OFFSET_SHIFT  8
#define PMB_SCP4_HSYNC_IN_START_OFFSET_SIGNED 0

/* Register SCP_HSYNC_IN_END_SAMPLE (PMR_SCP4) */
#define PMB_SCP4_HSYNC_IN_END_SAMPLE        0x02E8
#define ABS_PMB_SCP4_HSYNC_IN_END_SAMPLE    0x020472E8UL

#define PMB_SCP4_HSYNC_IN_END_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP4_HSYNC_IN_END_SAMPLE_SHIFT  8
#define PMB_SCP4_HSYNC_IN_END_SAMPLE_SIGNED 0

/* Register SCP_HSYNC_IN_END_OFFSET (PMR_SCP4) */
#define PMB_SCP4_HSYNC_IN_END_OFFSET        0x02EC
#define ABS_PMB_SCP4_HSYNC_IN_END_OFFSET    0x020472ECUL

#define PMB_SCP4_HSYNC_IN_END_OFFSET_MASK   0x00000F00UL
#define PMB_SCP4_HSYNC_IN_END_OFFSET_SHIFT  8
#define PMB_SCP4_HSYNC_IN_END_OFFSET_SIGNED 0

/* Register SCP_HSYNC_IN_POLARITY (PMR_SCP4) */
#define PMB_SCP4_HSYNC_IN_POLARITY        0x02F0
#define ABS_PMB_SCP4_HSYNC_IN_POLARITY    0x020472F0UL

#define PMB_SCP4_HSYNC_IN_POLARITY_MASK   0x00800000UL
#define PMB_SCP4_HSYNC_IN_POLARITY_SHIFT  23
#define PMB_SCP4_HSYNC_IN_POLARITY_SIGNED 0

/* Register SCP_VSYNC_IN_START_SYMBOL (PMR_SCP4) */
#define PMB_SCP4_VSYNC_IN_START_SYMBOL        0x02F4
#define ABS_PMB_SCP4_VSYNC_IN_START_SYMBOL    0x020472F4UL

#define PMB_SCP4_VSYNC_IN_START_SYMBOL_MASK   0x00FFFF00UL
#define PMB_SCP4_VSYNC_IN_START_SYMBOL_SHIFT  8
#define PMB_SCP4_VSYNC_IN_START_SYMBOL_SIGNED 0

/* Register SCP_VSYNC_IN_START_SAMPLE (PMR_SCP4) */
#define PMB_SCP4_VSYNC_IN_START_SAMPLE        0x02F8
#define ABS_PMB_SCP4_VSYNC_IN_START_SAMPLE    0x020472F8UL

#define PMB_SCP4_VSYNC_IN_START_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP4_VSYNC_IN_START_SAMPLE_SHIFT  8
#define PMB_SCP4_VSYNC_IN_START_SAMPLE_SIGNED 0

/* Register SCP_VSYNC_IN_END_SYMBOL (PMR_SCP4) */
#define PMB_SCP4_VSYNC_IN_END_SYMBOL        0x02FC
#define ABS_PMB_SCP4_VSYNC_IN_END_SYMBOL    0x020472FCUL

#define PMB_SCP4_VSYNC_IN_END_SYMBOL_MASK   0x00FFFF00UL
#define PMB_SCP4_VSYNC_IN_END_SYMBOL_SHIFT  8
#define PMB_SCP4_VSYNC_IN_END_SYMBOL_SIGNED 0

/* Register SCP_VSYNC_IN_END_SAMPLE (PMR_SCP4) */
#define PMB_SCP4_VSYNC_IN_END_SAMPLE        0x0300
#define ABS_PMB_SCP4_VSYNC_IN_END_SAMPLE    0x02047300UL

#define PMB_SCP4_VSYNC_IN_END_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP4_VSYNC_IN_END_SAMPLE_SHIFT  8
#define PMB_SCP4_VSYNC_IN_END_SAMPLE_SIGNED 0

/* Register SCP_VSYNC_IN_POLARITY (PMR_SCP4) */
#define PMB_SCP4_VSYNC_IN_POLARITY        0x0304
#define ABS_PMB_SCP4_VSYNC_IN_POLARITY    0x02047304UL

#define PMB_SCP4_VSYNC_IN_POLARITY_MASK   0x00800000UL
#define PMB_SCP4_VSYNC_IN_POLARITY_SHIFT  23
#define PMB_SCP4_VSYNC_IN_POLARITY_SIGNED 0

/* Register SCP_DRM_DECIMATOR_CTRL (PMR_SCP4) */
#define PMB_SCP4_DRM_DECIMATOR_CTRL     0x0330
#define ABS_PMB_SCP4_DRM_DECIMATOR_CTRL 0x02047330UL

#define PMB_SCP4_DRM_DEC_RATIO_MASK     0x00000F00UL
#define PMB_SCP4_DRM_DEC_RATIO_SHIFT    8
#define PMB_SCP4_DRM_DEC_RATIO_SIGNED   0

#define PMB_SCP4_DRM_DEC_EN_MASK        0x00001000UL
#define PMB_SCP4_DRM_DEC_EN_SHIFT       12
#define PMB_SCP4_DRM_DEC_EN_SIGNED      0

/* Register SCP_CORE_ID (PMR_SCP4) */
#define PMB_SCP4_CORE_ID            0x0340
#define ABS_PMB_SCP4_CORE_ID        0x02047340UL

#define PMB_SCP4_CORE_CONFIG_MASK   0x000000FFUL
#define PMB_SCP4_CORE_CONFIG_SHIFT  0
#define PMB_SCP4_CORE_CONFIG_SIGNED 0

#define PMB_SCP4_CORE_ID_MASK       0x0000FF00UL
#define PMB_SCP4_CORE_ID_SHIFT      8
#define PMB_SCP4_CORE_ID_SIGNED     0

#define PMB_SCP4_GROUP_ID_MASK      0x00FF0000UL
#define PMB_SCP4_GROUP_ID_SHIFT     16
#define PMB_SCP4_GROUP_ID_SIGNED    0

/* Register SCP_CORE_REVISION (PMR_SCP4) */
#define PMB_SCP4_CORE_REVISION          0x0350
#define ABS_PMB_SCP4_CORE_REVISION      0x02047350UL

#define PMB_SCP4_MAINTENANCE_REV_MASK   0x000000FFUL
#define PMB_SCP4_MAINTENANCE_REV_SHIFT  0
#define PMB_SCP4_MAINTENANCE_REV_SIGNED 0

#define PMB_SCP4_MINOR_REV_MASK         0x0000FF00UL
#define PMB_SCP4_MINOR_REV_SHIFT        8
#define PMB_SCP4_MINOR_REV_SIGNED       0

#define PMB_SCP4_MAJOR_REV_MASK         0x00FF0000UL
#define PMB_SCP4_MAJOR_REV_SHIFT        16
#define PMB_SCP4_MAJOR_REV_SIGNED       0

/* Register SCP_TBUS_CONTROL (PMR_SCP4) */
#define PMB_SCP4_TBUS_CONTROL              0x0380
#define ABS_PMB_SCP4_TBUS_CONTROL          0x02047380UL

#define PMB_SCP4_TBUS_OUTPUT_STALL_MASK    0x00100000UL
#define PMB_SCP4_TBUS_OUTPUT_STALL_SHIFT   20
#define PMB_SCP4_TBUS_OUTPUT_STALL_SIGNED  0

#define PMB_SCP4_TBUS_OUTPUT_ENABLE_MASK   0x00200000UL
#define PMB_SCP4_TBUS_OUTPUT_ENABLE_SHIFT  21
#define PMB_SCP4_TBUS_OUTPUT_ENABLE_SIGNED 0

#define PMB_SCP4_TBUS_DEBUG_MODE_MASK      0x00400000UL
#define PMB_SCP4_TBUS_DEBUG_MODE_SHIFT     22
#define PMB_SCP4_TBUS_DEBUG_MODE_SIGNED    0

#define PMB_SCP4_TBUS_OUTPUT_MODE_MASK     0x00800000UL
#define PMB_SCP4_TBUS_OUTPUT_MODE_SHIFT    23
#define PMB_SCP4_TBUS_OUTPUT_MODE_SIGNED   0

/* Register SCP_TBUS_DEBUG_DATA (PMR_SCP4) */
#define PMB_SCP4_TBUS_DEBUG_DATA             0x0384
#define ABS_PMB_SCP4_TBUS_DEBUG_DATA         0x02047384UL

#define PMB_SCP4_TBUS_DEBUG_DATAOUT_Q_MASK   0x00000FFFUL
#define PMB_SCP4_TBUS_DEBUG_DATAOUT_Q_SHIFT  0
#define PMB_SCP4_TBUS_DEBUG_DATAOUT_Q_SIGNED 0

#define PMB_SCP4_TBUS_DEBUG_DATAOUT_I_MASK   0x00FFF000UL
#define PMB_SCP4_TBUS_DEBUG_DATAOUT_I_SHIFT  12
#define PMB_SCP4_TBUS_DEBUG_DATAOUT_I_SIGNED 0

/* Register SCP_TBUS_DEBUG_EOP (PMR_SCP4) */
#define PMB_SCP4_TBUS_DEBUG_EOP        0x0388
#define ABS_PMB_SCP4_TBUS_DEBUG_EOP    0x02047388UL

#define PMB_SCP4_TBUS_DEBUG_EOP_MASK   0x00800000UL
#define PMB_SCP4_TBUS_DEBUG_EOP_SHIFT  23
#define PMB_SCP4_TBUS_DEBUG_EOP_SIGNED 0

/* Register SCP_TBUS_DEBUG_VALID (PMR_SCP4) */
#define PMB_SCP4_TBUS_DEBUG_VALID           0x038C
#define ABS_PMB_SCP4_TBUS_DEBUG_VALID       0x0204738CUL

#define PMB_SCP4_TBUS_DEBUG_VALIDOUT_MASK   0x00800000UL
#define PMB_SCP4_TBUS_DEBUG_VALIDOUT_SHIFT  23
#define PMB_SCP4_TBUS_DEBUG_VALIDOUT_SIGNED 0

/* Register SCP_ISCR_CONTROL (PMR_SCP4) */
#define PMB_SCP4_ISCR_CONTROL       0x0390
#define ABS_PMB_SCP4_ISCR_CONTROL   0x02047390UL

#define PMB_SCP4_ISCR_ENABLE_MASK   0x00000100UL
#define PMB_SCP4_ISCR_ENABLE_SHIFT  8
#define PMB_SCP4_ISCR_ENABLE_SIGNED 0

/* Register SCP_ISCR_COUNTER0 (PMR_SCP4) */
#define PMB_SCP4_ISCR_COUNTER0           0x0394
#define ABS_PMB_SCP4_ISCR_COUNTER0       0x02047394UL

#define PMB_SCP4_ISCR_COUNTER_LOW_MASK   0x00FFFFFFUL
#define PMB_SCP4_ISCR_COUNTER_LOW_SHIFT  0
#define PMB_SCP4_ISCR_COUNTER_LOW_SIGNED 0

/* Register SCP_ISCR_COUNTER1 (PMR_SCP4) */
#define PMB_SCP4_ISCR_COUNTER1            0x0398
#define ABS_PMB_SCP4_ISCR_COUNTER1        0x02047398UL

#define PMB_SCP4_ISCR_COUNTER_HIGH_MASK   0x00FFFFFFUL
#define PMB_SCP4_ISCR_COUNTER_HIGH_SHIFT  0
#define PMB_SCP4_ISCR_COUNTER_HIGH_SIGNED 0

/* Register SCP_ISCR_STATUS0 (PMR_SCP4) */
#define PMB_SCP4_ISCR_STATUS0              0x039C
#define ABS_PMB_SCP4_ISCR_STATUS0          0x0204739CUL

#define PMB_SCP4_ISCR_SYM_START_LOW_MASK   0x00FFFFFFUL
#define PMB_SCP4_ISCR_SYM_START_LOW_SHIFT  0
#define PMB_SCP4_ISCR_SYM_START_LOW_SIGNED 0

/* Register SCP_ISCR_STATUS1 (PMR_SCP4) */
#define PMB_SCP4_ISCR_STATUS1               0x03A0
#define ABS_PMB_SCP4_ISCR_STATUS1           0x020473A0UL

#define PMB_SCP4_ISCR_SYM_START_HIGH_MASK   0x00FFFFFFUL
#define PMB_SCP4_ISCR_SYM_START_HIGH_SHIFT  0
#define PMB_SCP4_ISCR_SYM_START_HIGH_SIGNED 0

/* Register SCP_CONFIGURATION (PMR_SCP4) */
#define PMB_SCP4_CONFIGURATION                   0x03A4
#define ABS_PMB_SCP4_CONFIGURATION               0x020473A4UL

#define PMB_SCP4_CONFIGURATION_DRM_DECIM_MASK    0x00000002UL
#define PMB_SCP4_CONFIGURATION_DRM_DECIM_SHIFT   1
#define PMB_SCP4_CONFIGURATION_DRM_DECIM_SIGNED  0

#define PMB_SCP4_CONFIGURATION_EARLY_GAIN_MASK   0x00000010UL
#define PMB_SCP4_CONFIGURATION_EARLY_GAIN_SHIFT  4
#define PMB_SCP4_CONFIGURATION_EARLY_GAIN_SIGNED 0

#define PMB_SCP4_CONFIGURATION_MIXER_MASK        0x00000080UL
#define PMB_SCP4_CONFIGURATION_MIXER_SHIFT       7
#define PMB_SCP4_CONFIGURATION_MIXER_SIGNED      0

#define PMB_SCP4_CONFIGURATION_CIC_MASK          0x00000400UL
#define PMB_SCP4_CONFIGURATION_CIC_SHIFT         10
#define PMB_SCP4_CONFIGURATION_CIC_SIGNED        0

#define PMB_SCP4_CONFIGURATION_NOTCH_MASK        0x00001800UL
#define PMB_SCP4_CONFIGURATION_NOTCH_SHIFT       11
#define PMB_SCP4_CONFIGURATION_NOTCH_SIGNED      0

#define PMB_SCP4_CONFIGURATION_LATE_GAIN_MASK    0x00002000UL
#define PMB_SCP4_CONFIGURATION_LATE_GAIN_SHIFT   13
#define PMB_SCP4_CONFIGURATION_LATE_GAIN_SIGNED  0

#define PMB_SCP4_CONFIGURATION_IMPULSE_MASK      0x00004000UL
#define PMB_SCP4_CONFIGURATION_IMPULSE_SHIFT     14
#define PMB_SCP4_CONFIGURATION_IMPULSE_SIGNED    0

#define PMB_SCP4_CONFIGURATION_VID_SYNC_MASK     0x00010000UL
#define PMB_SCP4_CONFIGURATION_VID_SYNC_SHIFT    16
#define PMB_SCP4_CONFIGURATION_VID_SYNC_SIGNED   0

#define PMB_SCP4_CONFIGURATION_DMAOP_MASK        0x00020000UL
#define PMB_SCP4_CONFIGURATION_DMAOP_SHIFT       17
#define PMB_SCP4_CONFIGURATION_DMAOP_SIGNED      0

/* Register SCP_CONTROL (PMR_SCP_WO) */
#define PMB_SCP_WO_CONTROL                    0x0000
#define ABS_PMB_SCP_WO_CONTROL                0x02047800UL

#define PMB_SCP_WO_N_SEL_MASK                 0x0000000FUL
#define PMB_SCP_WO_N_SEL_SHIFT                0
#define PMB_SCP_WO_N_SEL_SIGNED               0

#define PMB_SCP_WO_P_SEL_MASK                 0x00000030UL
#define PMB_SCP_WO_P_SEL_SHIFT                4
#define PMB_SCP_WO_P_SEL_SIGNED               0

#define PMB_SCP_WO_FORMAT_MASK                0x00000040UL
#define PMB_SCP_WO_FORMAT_SHIFT               6
#define PMB_SCP_WO_FORMAT_SIGNED              0

#define PMB_SCP_WO_SOURCE_MASK                0x00000180UL
#define PMB_SCP_WO_SOURCE_SHIFT               7
#define PMB_SCP_WO_SOURCE_SIGNED              0

#define PMB_SCP_WO_INPUT_MODE_MASK            0x00000200UL
#define PMB_SCP_WO_INPUT_MODE_SHIFT           9
#define PMB_SCP_WO_INPUT_MODE_SIGNED          0

#define PMB_SCP_WO_INVERT_SPECTRUM_MASK       0x00000400UL
#define PMB_SCP_WO_INVERT_SPECTRUM_SHIFT      10
#define PMB_SCP_WO_INVERT_SPECTRUM_SIGNED     0

#define PMB_SCP_WO_SYNCHRONIZE_UPDATES_MASK   0x00000800UL
#define PMB_SCP_WO_SYNCHRONIZE_UPDATES_SHIFT  11
#define PMB_SCP_WO_SYNCHRONIZE_UPDATES_SIGNED 0

#define PMB_SCP_WO_RESET_MASK                 0x00001000UL
#define PMB_SCP_WO_RESET_SHIFT                12
#define PMB_SCP_WO_RESET_SIGNED               0

#define PMB_SCP_WO_CLEAR_PHASE_MASK           0x00002000UL
#define PMB_SCP_WO_CLEAR_PHASE_SHIFT          13
#define PMB_SCP_WO_CLEAR_PHASE_SIGNED         0

#define PMB_SCP_WO_SET_SCP_POWER_MASK         0x0000C000UL
#define PMB_SCP_WO_SET_SCP_POWER_SHIFT        14
#define PMB_SCP_WO_SET_SCP_POWER_SIGNED       0

#define PMB_SCP_WO_SET_ADC_POWER_MASK         0x00030000UL
#define PMB_SCP_WO_SET_ADC_POWER_SHIFT        16
#define PMB_SCP_WO_SET_ADC_POWER_SIGNED       0

#define PMB_SCP_WO_SET_ACTIVE_FRAME_MASK      0x000C0000UL
#define PMB_SCP_WO_SET_ACTIVE_FRAME_SHIFT     18
#define PMB_SCP_WO_SET_ACTIVE_FRAME_SIGNED    0

#define PMB_SCP_WO_STC_FRAME_START_MASK       0x00100000UL
#define PMB_SCP_WO_STC_FRAME_START_SHIFT      20
#define PMB_SCP_WO_STC_FRAME_START_SIGNED     0

#define PMB_SCP_WO_MODE_MASK                  0x00E00000UL
#define PMB_SCP_WO_MODE_SHIFT                 21
#define PMB_SCP_WO_MODE_SIGNED                0

/* Register SCP_STATUS (PMR_SCP_WO) */
#define PMB_SCP_WO_STATUS              0x0004
#define ABS_PMB_SCP_WO_STATUS          0x02047804UL

#define PMB_SCP_WO_POWER_MASK          0x0000C000UL
#define PMB_SCP_WO_POWER_SHIFT         14
#define PMB_SCP_WO_POWER_SIGNED        0

#define PMB_SCP_WO_ADC_POWER_MASK      0x00030000UL
#define PMB_SCP_WO_ADC_POWER_SHIFT     16
#define PMB_SCP_WO_ADC_POWER_SIGNED    0

#define PMB_SCP_WO_ACTIVE_FRAME_MASK   0x00040000UL
#define PMB_SCP_WO_ACTIVE_FRAME_SHIFT  18
#define PMB_SCP_WO_ACTIVE_FRAME_SIGNED 0

#define PMB_SCP_WO_IRQ_DMA_OP_MASK     0x00400000UL
#define PMB_SCP_WO_IRQ_DMA_OP_SHIFT    22
#define PMB_SCP_WO_IRQ_DMA_OP_SIGNED   0

#define PMB_SCP_WO_IRQ_SCP_MASK        0x00800000UL
#define PMB_SCP_WO_IRQ_SCP_SHIFT       23
#define PMB_SCP_WO_IRQ_SCP_SIGNED      0

/* Register SCP_INTERRUPT_STATUS (PMR_SCP_WO) */
#define PMB_SCP_WO_INTERRUPT_STATUS           0x0008
#define ABS_PMB_SCP_WO_INTERRUPT_STATUS       0x02047808UL

#define PMB_SCP_WO_TBUS_OVERFLOW_EVENT_MASK   0x00100000UL
#define PMB_SCP_WO_TBUS_OVERFLOW_EVENT_SHIFT  20
#define PMB_SCP_WO_TBUS_OVERFLOW_EVENT_SIGNED 0

#define PMB_SCP_WO_OVERFLOW_EVENT_MASK        0x00200000UL
#define PMB_SCP_WO_OVERFLOW_EVENT_SHIFT       21
#define PMB_SCP_WO_OVERFLOW_EVENT_SIGNED      0

#define PMB_SCP_WO_COMPARE_EVENT_MASK         0x00400000UL
#define PMB_SCP_WO_COMPARE_EVENT_SHIFT        22
#define PMB_SCP_WO_COMPARE_EVENT_SIGNED       0

#define PMB_SCP_WO_AGC_COUNTS_EVENT_MASK      0x00800000UL
#define PMB_SCP_WO_AGC_COUNTS_EVENT_SHIFT     23
#define PMB_SCP_WO_AGC_COUNTS_EVENT_SIGNED    0

/* Register SCP_INTERRUPT_ENABLE (PMR_SCP_WO) */
#define PMB_SCP_WO_INTERRUPT_ENABLE            0x000C
#define ABS_PMB_SCP_WO_INTERRUPT_ENABLE        0x0204780CUL

#define PMB_SCP_WO_TBUS_OVERFLOW_ENABLE_MASK   0x00100000UL
#define PMB_SCP_WO_TBUS_OVERFLOW_ENABLE_SHIFT  20
#define PMB_SCP_WO_TBUS_OVERFLOW_ENABLE_SIGNED 0

#define PMB_SCP_WO_OVERFLOW_ENABLE_MASK        0x00200000UL
#define PMB_SCP_WO_OVERFLOW_ENABLE_SHIFT       21
#define PMB_SCP_WO_OVERFLOW_ENABLE_SIGNED      0

#define PMB_SCP_WO_COMPARE_ENABLE_MASK         0x00400000UL
#define PMB_SCP_WO_COMPARE_ENABLE_SHIFT        22
#define PMB_SCP_WO_COMPARE_ENABLE_SIGNED       0

#define PMB_SCP_WO_AGC_COUNTS_ENABLE_MASK      0x00800000UL
#define PMB_SCP_WO_AGC_COUNTS_ENABLE_SHIFT     23
#define PMB_SCP_WO_AGC_COUNTS_ENABLE_SIGNED    0

/* Register SCP_INTERRUPT_CLEAR (PMR_SCP_WO) */
#define PMB_SCP_WO_INTERRUPT_CLEAR            0x0010
#define ABS_PMB_SCP_WO_INTERRUPT_CLEAR        0x02047810UL

#define PMB_SCP_WO_TBUS_OVERFLOW_CLEAR_MASK   0x00100000UL
#define PMB_SCP_WO_TBUS_OVERFLOW_CLEAR_SHIFT  20
#define PMB_SCP_WO_TBUS_OVERFLOW_CLEAR_SIGNED 0

#define PMB_SCP_WO_OVERFLOW_CLEAR_MASK        0x00200000UL
#define PMB_SCP_WO_OVERFLOW_CLEAR_SHIFT       21
#define PMB_SCP_WO_OVERFLOW_CLEAR_SIGNED      0

#define PMB_SCP_WO_COMPARE_CLEAR_MASK         0x00400000UL
#define PMB_SCP_WO_COMPARE_CLEAR_SHIFT        22
#define PMB_SCP_WO_COMPARE_CLEAR_SIGNED       0

#define PMB_SCP_WO_AGC_COUNTS_CLEAR_MASK      0x00800000UL
#define PMB_SCP_WO_AGC_COUNTS_CLEAR_SHIFT     23
#define PMB_SCP_WO_AGC_COUNTS_CLEAR_SIGNED    0

/* Register SCP_INPUT_SAMPLE (PMR_SCP_WO) */
#define PMB_SCP_WO_INPUT_SAMPLE     0x0014
#define ABS_PMB_SCP_WO_INPUT_SAMPLE 0x02047814UL

#define PMB_SCP_WO_INPUT_Q_MASK     0x00000FFFUL
#define PMB_SCP_WO_INPUT_Q_SHIFT    0
#define PMB_SCP_WO_INPUT_Q_SIGNED   0

#define PMB_SCP_WO_INPUT_I_MASK     0x00FFF000UL
#define PMB_SCP_WO_INPUT_I_SHIFT    12
#define PMB_SCP_WO_INPUT_I_SIGNED   0

/* Register SCP_REFERENCE_CLOCK_CONTROL_N (PMR_SCP_WO) */
#define PMB_SCP_WO_REFERENCE_CLOCK_CONTROL_N     0x0018
#define ABS_PMB_SCP_WO_REFERENCE_CLOCK_CONTROL_N 0x02047818UL

#define PMB_SCP_WO_N_MASK                        0x00FFFF00UL
#define PMB_SCP_WO_N_SHIFT                       8
#define PMB_SCP_WO_N_SIGNED                      0

/* Register SCP_REFERENCE_CLOCK_CONTROL_M (PMR_SCP_WO) */
#define PMB_SCP_WO_REFERENCE_CLOCK_CONTROL_M     0x001C
#define ABS_PMB_SCP_WO_REFERENCE_CLOCK_CONTROL_M 0x0204781CUL

#define PMB_SCP_WO_M_MASK                        0x00FFFF00UL
#define PMB_SCP_WO_M_SHIFT                       8
#define PMB_SCP_WO_M_SIGNED                      0

/* Register SCP_CIC_BYPASS (PMR_SCP_WO) */
#define PMB_SCP_WO_CIC_BYPASS        0x0020
#define ABS_PMB_SCP_WO_CIC_BYPASS    0x02047820UL

#define PMB_SCP_WO_CIC_BYPASS_MASK   0x00800000UL
#define PMB_SCP_WO_CIC_BYPASS_SHIFT  23
#define PMB_SCP_WO_CIC_BYPASS_SIGNED 0

/* Register SCP_RSSI_INPUT (PMR_SCP_WO) */
#define PMB_SCP_WO_RSSI_INPUT        0x0024
#define ABS_PMB_SCP_WO_RSSI_INPUT    0x02047824UL

#define PMB_SCP_WO_RSSI_INPUT_MASK   0x000FFF00UL
#define PMB_SCP_WO_RSSI_INPUT_SHIFT  8
#define PMB_SCP_WO_RSSI_INPUT_SIGNED 0

/* Register SCP_CONTROL2 (PMR_SCP_WO) */
#define PMB_SCP_WO_CONTROL2                0x0028
#define ABS_PMB_SCP_WO_CONTROL2            0x02047828UL

#define PMB_SCP_WO_WLAN_EDAGC_START_MASK   0x00800000UL
#define PMB_SCP_WO_WLAN_EDAGC_START_SHIFT  23
#define PMB_SCP_WO_WLAN_EDAGC_START_SIGNED 0

/* Register SCP_DMA_OUTPUT_CONTROL (PMR_SCP_WO) */
#define PMB_SCP_WO_DMA_OUTPUT_CONTROL     0x0040
#define ABS_PMB_SCP_WO_DMA_OUTPUT_CONTROL 0x02047840UL

#define PMB_SCP_WO_DMA_SYNC_DEBUG_MASK    0x00100000UL
#define PMB_SCP_WO_DMA_SYNC_DEBUG_SHIFT   20
#define PMB_SCP_WO_DMA_SYNC_DEBUG_SIGNED  0

#define PMB_SCP_WO_DMA_SYNC_BYPASS_MASK   0x00200000UL
#define PMB_SCP_WO_DMA_SYNC_BYPASS_SHIFT  21
#define PMB_SCP_WO_DMA_SYNC_BYPASS_SIGNED 0

#define PMB_SCP_WO_DMA_SYNC_ENABLE_MASK   0x00400000UL
#define PMB_SCP_WO_DMA_SYNC_ENABLE_SHIFT  22
#define PMB_SCP_WO_DMA_SYNC_ENABLE_SIGNED 0

#define PMB_SCP_WO_BYPASS_MASK            0x00800000UL
#define PMB_SCP_WO_BYPASS_SHIFT           23
#define PMB_SCP_WO_BYPASS_SIGNED          0

/* Register SCP_DMA_OUTPUT_STATUS (PMR_SCP_WO) */
#define PMB_SCP_WO_DMA_OUTPUT_STATUS        0x0044
#define ABS_PMB_SCP_WO_DMA_OUTPUT_STATUS    0x02047844UL

#define PMB_SCP_WO_DMA_SYNC_STATE_MASK      0x00180000UL
#define PMB_SCP_WO_DMA_SYNC_STATE_SHIFT     19
#define PMB_SCP_WO_DMA_SYNC_STATE_SIGNED    0

#define PMB_SCP_WO_OP_FIFO_NOT_EMPTY_MASK   0x00200000UL
#define PMB_SCP_WO_OP_FIFO_NOT_EMPTY_SHIFT  21
#define PMB_SCP_WO_OP_FIFO_NOT_EMPTY_SIGNED 0

#define PMB_SCP_WO_OP_FIFO_FULL_MASK        0x00400000UL
#define PMB_SCP_WO_OP_FIFO_FULL_SHIFT       22
#define PMB_SCP_WO_OP_FIFO_FULL_SIGNED      0

#define PMB_SCP_WO_OP_FIFO_HALF_FULL_MASK   0x00800000UL
#define PMB_SCP_WO_OP_FIFO_HALF_FULL_SHIFT  23
#define PMB_SCP_WO_OP_FIFO_HALF_FULL_SIGNED 0

/* Register SCP_DMA_OUTPUT_INTERRUPT_STATUS (PMR_SCP_WO) */
#define PMB_SCP_WO_DMA_OUTPUT_INTERRUPT_STATUS     0x0048
#define ABS_PMB_SCP_WO_DMA_OUTPUT_INTERRUPT_STATUS 0x02047848UL

#define PMB_SCP_WO_OP_FIFO_NOT_EMPTY_EVENT_MASK    0x00200000UL
#define PMB_SCP_WO_OP_FIFO_NOT_EMPTY_EVENT_SHIFT   21
#define PMB_SCP_WO_OP_FIFO_NOT_EMPTY_EVENT_SIGNED  0

#define PMB_SCP_WO_OP_FIFO_FULL_EVENT_MASK         0x00400000UL
#define PMB_SCP_WO_OP_FIFO_FULL_EVENT_SHIFT        22
#define PMB_SCP_WO_OP_FIFO_FULL_EVENT_SIGNED       0

#define PMB_SCP_WO_OP_FIFO_HALF_FULL_EVENT_MASK    0x00800000UL
#define PMB_SCP_WO_OP_FIFO_HALF_FULL_EVENT_SHIFT   23
#define PMB_SCP_WO_OP_FIFO_HALF_FULL_EVENT_SIGNED  0

/* Register SCP_DMA_OUTPUT_INTERRUPT_ENABLE (PMR_SCP_WO) */
#define PMB_SCP_WO_DMA_OUTPUT_INTERRUPT_ENABLE     0x004C
#define ABS_PMB_SCP_WO_DMA_OUTPUT_INTERRUPT_ENABLE 0x0204784CUL

#define PMB_SCP_WO_OP_FIFO_NOT_EMPTY_ENABLE_MASK   0x00200000UL
#define PMB_SCP_WO_OP_FIFO_NOT_EMPTY_ENABLE_SHIFT  21
#define PMB_SCP_WO_OP_FIFO_NOT_EMPTY_ENABLE_SIGNED 0

#define PMB_SCP_WO_OP_FIFO_FULL_ENABLE_MASK        0x00400000UL
#define PMB_SCP_WO_OP_FIFO_FULL_ENABLE_SHIFT       22
#define PMB_SCP_WO_OP_FIFO_FULL_ENABLE_SIGNED      0

#define PMB_SCP_WO_OP_FIFO_HALF_FULL_ENABLE_MASK   0x00800000UL
#define PMB_SCP_WO_OP_FIFO_HALF_FULL_ENABLE_SHIFT  23
#define PMB_SCP_WO_OP_FIFO_HALF_FULL_ENABLE_SIGNED 0

/* Register SCP_DMA_OUTPUT_INTERRUPT_CLEAR (PMR_SCP_WO) */
#define PMB_SCP_WO_DMA_OUTPUT_INTERRUPT_CLEAR     0x0050
#define ABS_PMB_SCP_WO_DMA_OUTPUT_INTERRUPT_CLEAR 0x02047850UL

#define PMB_SCP_WO_OP_FIFO_NOT_EMPTY_CLEAR_MASK   0x00200000UL
#define PMB_SCP_WO_OP_FIFO_NOT_EMPTY_CLEAR_SHIFT  21
#define PMB_SCP_WO_OP_FIFO_NOT_EMPTY_CLEAR_SIGNED 0

#define PMB_SCP_WO_OP_FIFO_FULL_CLEAR_MASK        0x00400000UL
#define PMB_SCP_WO_OP_FIFO_FULL_CLEAR_SHIFT       22
#define PMB_SCP_WO_OP_FIFO_FULL_CLEAR_SIGNED      0

#define PMB_SCP_WO_OP_FIFO_HALF_FULL_CLEAR_MASK   0x00800000UL
#define PMB_SCP_WO_OP_FIFO_HALF_FULL_CLEAR_SHIFT  23
#define PMB_SCP_WO_OP_FIFO_HALF_FULL_CLEAR_SIGNED 0

/* Register SCP_DMA_OUTPUT_SAMPLE (PMR_SCP_WO) */
#define PMB_SCP_WO_DMA_OUTPUT_SAMPLE     0x0054
#define ABS_PMB_SCP_WO_DMA_OUTPUT_SAMPLE 0x02047854UL

#define PMB_SCP_WO_START_TRANSFER_MASK   0x00000001UL
#define PMB_SCP_WO_START_TRANSFER_SHIFT  0
#define PMB_SCP_WO_START_TRANSFER_SIGNED 0

#define PMB_SCP_WO_OUTPUT_Q_MASK         0x0000FFF0UL
#define PMB_SCP_WO_OUTPUT_Q_SHIFT        4
#define PMB_SCP_WO_OUTPUT_Q_SIGNED       0

#define PMB_SCP_WO_OUTPUT_I_MASK         0xFFF00000UL
#define PMB_SCP_WO_OUTPUT_I_SHIFT        20
#define PMB_SCP_WO_OUTPUT_I_SIGNED       0

/* Register SCP_EARLY_COARSE_GAIN (PMR_SCP_WO) */
#define PMB_SCP_WO_EARLY_COARSE_GAIN        0x0060
#define ABS_PMB_SCP_WO_EARLY_COARSE_GAIN    0x02047860UL

#define PMB_SCP_WO_EARLY_COARSE_GAIN_MASK   0x00800000UL
#define PMB_SCP_WO_EARLY_COARSE_GAIN_SHIFT  23
#define PMB_SCP_WO_EARLY_COARSE_GAIN_SIGNED 0

/* Register SCP_EARLY_FINE_GAIN_I (PMR_SCP_WO) */
#define PMB_SCP_WO_EARLY_FINE_GAIN_I     0x0064
#define ABS_PMB_SCP_WO_EARLY_FINE_GAIN_I 0x02047864UL

#define PMB_SCP_WO_EARLY_I_GAIN_MASK     0x00FFE000UL
#define PMB_SCP_WO_EARLY_I_GAIN_SHIFT    13
#define PMB_SCP_WO_EARLY_I_GAIN_SIGNED   0

/* Register SCP_EARLY_FINE_GAIN_Q (PMR_SCP_WO) */
#define PMB_SCP_WO_EARLY_FINE_GAIN_Q     0x0068
#define ABS_PMB_SCP_WO_EARLY_FINE_GAIN_Q 0x02047868UL

#define PMB_SCP_WO_EARLY_Q_GAIN_MASK     0x00FFE000UL
#define PMB_SCP_WO_EARLY_Q_GAIN_SHIFT    13
#define PMB_SCP_WO_EARLY_Q_GAIN_SIGNED   0

/* Register SCP_EARLY_ANGLE_IQ (PMR_SCP_WO) */
#define PMB_SCP_WO_EARLY_ANGLE_IQ           0x006C
#define ABS_PMB_SCP_WO_EARLY_ANGLE_IQ       0x0204786CUL

#define PMB_SCP_WO_EARLY_I_TO_Q_GAIN_MASK   0x00FFE000UL
#define PMB_SCP_WO_EARLY_I_TO_Q_GAIN_SHIFT  13
#define PMB_SCP_WO_EARLY_I_TO_Q_GAIN_SIGNED 0

/* Register SCP_LATE_COARSE_GAIN (PMR_SCP_WO) */
#define PMB_SCP_WO_LATE_COARSE_GAIN        0x0074
#define ABS_PMB_SCP_WO_LATE_COARSE_GAIN    0x02047874UL

#define PMB_SCP_WO_LATE_COARSE_GAIN_MASK   0x00800000UL
#define PMB_SCP_WO_LATE_COARSE_GAIN_SHIFT  23
#define PMB_SCP_WO_LATE_COARSE_GAIN_SIGNED 0

/* Register SCP_LATE_FINE_GAIN_I (PMR_SCP_WO) */
#define PMB_SCP_WO_LATE_FINE_GAIN_I     0x0078
#define ABS_PMB_SCP_WO_LATE_FINE_GAIN_I 0x02047878UL

#define PMB_SCP_WO_LATE_I_GAIN_MASK     0x00FFE000UL
#define PMB_SCP_WO_LATE_I_GAIN_SHIFT    13
#define PMB_SCP_WO_LATE_I_GAIN_SIGNED   0

/* Register SCP_LATE_FINE_GAIN_Q (PMR_SCP_WO) */
#define PMB_SCP_WO_LATE_FINE_GAIN_Q     0x007C
#define ABS_PMB_SCP_WO_LATE_FINE_GAIN_Q 0x0204787CUL

#define PMB_SCP_WO_LATE_Q_GAIN_MASK     0x00FFE000UL
#define PMB_SCP_WO_LATE_Q_GAIN_SHIFT    13
#define PMB_SCP_WO_LATE_Q_GAIN_SIGNED   0

/* Register SCP_DC_OFFSET_I (PMR_SCP_WO) */
#define PMB_SCP_WO_DC_OFFSET_I             0x0088
#define ABS_PMB_SCP_WO_DC_OFFSET_I         0x02047888UL

#define PMB_SCP_WO_DC_OFFSET_FRAC_I_MASK   0x00000FFFUL
#define PMB_SCP_WO_DC_OFFSET_FRAC_I_SHIFT  0
#define PMB_SCP_WO_DC_OFFSET_FRAC_I_SIGNED 0

#define PMB_SCP_WO_DC_OFFSET_I_MASK        0x00FFF000UL
#define PMB_SCP_WO_DC_OFFSET_I_SHIFT       12
#define PMB_SCP_WO_DC_OFFSET_I_SIGNED      0

/* Register SCP_DC_OFFSET_Q (PMR_SCP_WO) */
#define PMB_SCP_WO_DC_OFFSET_Q             0x008C
#define ABS_PMB_SCP_WO_DC_OFFSET_Q         0x0204788CUL

#define PMB_SCP_WO_DC_OFFSET_FRAC_Q_MASK   0x00000FFFUL
#define PMB_SCP_WO_DC_OFFSET_FRAC_Q_SHIFT  0
#define PMB_SCP_WO_DC_OFFSET_FRAC_Q_SIGNED 0

#define PMB_SCP_WO_DC_OFFSET_Q_MASK        0x00FFF000UL
#define PMB_SCP_WO_DC_OFFSET_Q_SHIFT       12
#define PMB_SCP_WO_DC_OFFSET_Q_SIGNED      0

/* Register SCP_EXT_GAIN_CONTROL_1 (PMR_SCP_WO) */
#define PMB_SCP_WO_EXT_GAIN_CONTROL_1     0x0090
#define ABS_PMB_SCP_WO_EXT_GAIN_CONTROL_1 0x02047890UL

#define PMB_SCP_WO_GAIN_CONTROL_1_MASK    0x00FFF000UL
#define PMB_SCP_WO_GAIN_CONTROL_1_SHIFT   12
#define PMB_SCP_WO_GAIN_CONTROL_1_SIGNED  0

/* Register SCP_EXT_GAIN_CONTROL_2 (PMR_SCP_WO) */
#define PMB_SCP_WO_EXT_GAIN_CONTROL_2     0x0094
#define ABS_PMB_SCP_WO_EXT_GAIN_CONTROL_2 0x02047894UL

#define PMB_SCP_WO_GAIN_CONTROL_2_MASK    0x00FFF000UL
#define PMB_SCP_WO_GAIN_CONTROL_2_SHIFT   12
#define PMB_SCP_WO_GAIN_CONTROL_2_SIGNED  0

/* Register SCP_EXT_OFFSET_CONTROL_1 (PMR_SCP_WO) */
#define PMB_SCP_WO_EXT_OFFSET_CONTROL_1     0x0098
#define ABS_PMB_SCP_WO_EXT_OFFSET_CONTROL_1 0x02047898UL

#define PMB_SCP_WO_OFFSET_CONTROL_1_MASK    0x00FFF000UL
#define PMB_SCP_WO_OFFSET_CONTROL_1_SHIFT   12
#define PMB_SCP_WO_OFFSET_CONTROL_1_SIGNED  0

/* Register SCP_EXT_OFFSET_CONTROL_2 (PMR_SCP_WO) */
#define PMB_SCP_WO_EXT_OFFSET_CONTROL_2     0x009C
#define ABS_PMB_SCP_WO_EXT_OFFSET_CONTROL_2 0x0204789CUL

#define PMB_SCP_WO_OFFSET_CONTROL_2_MASK    0x00FFF000UL
#define PMB_SCP_WO_OFFSET_CONTROL_2_SHIFT   12
#define PMB_SCP_WO_OFFSET_CONTROL_2_SIGNED  0

/* Register SCP_EARLY_GAIN_BYPASS (PMR_SCP_WO) */
#define PMB_SCP_WO_EARLY_GAIN_BYPASS     0x00A0
#define ABS_PMB_SCP_WO_EARLY_GAIN_BYPASS 0x020478A0UL

#define PMB_SCP_WO_EARLY_BYPASS_MASK     0x00800000UL
#define PMB_SCP_WO_EARLY_BYPASS_SHIFT    23
#define PMB_SCP_WO_EARLY_BYPASS_SIGNED   0

/* Register SCP_LATE_GAIN_BYPASS (PMR_SCP_WO) */
#define PMB_SCP_WO_LATE_GAIN_BYPASS     0x00A4
#define ABS_PMB_SCP_WO_LATE_GAIN_BYPASS 0x020478A4UL

#define PMB_SCP_WO_LATE_BYPASS_MASK     0x00800000UL
#define PMB_SCP_WO_LATE_BYPASS_SHIFT    23
#define PMB_SCP_WO_LATE_BYPASS_SIGNED   0

/* Register SCP_IQCORR_CONTROL (PMR_SCP_WO) */
#define PMB_SCP_WO_IQCORR_CONTROL       0x00B0
#define ABS_PMB_SCP_WO_IQCORR_CONTROL   0x020478B0UL

#define PMB_SCP_WO_IQCORR_ENABLE_MASK   0x00800000UL
#define PMB_SCP_WO_IQCORR_ENABLE_SHIFT  23
#define PMB_SCP_WO_IQCORR_ENABLE_SIGNED 0

/* Register SCP_IQCORR_STATUS (PMR_SCP_WO) */
#define PMB_SCP_WO_IQCORR_STATUS     0x00B4
#define ABS_PMB_SCP_WO_IQCORR_STATUS 0x020478B4UL

#define PMB_SCP_WO_IQCORR_OUT_MASK   0x001FFFFFUL
#define PMB_SCP_WO_IQCORR_OUT_SHIFT  0
#define PMB_SCP_WO_IQCORR_OUT_SIGNED 0

/* Register SCP_AGC_CLIP_CONTROL (PMR_SCP_WO) */
#define PMB_SCP_WO_AGC_CLIP_CONTROL     0x00C0
#define ABS_PMB_SCP_WO_AGC_CLIP_CONTROL 0x020478C0UL

#define PMB_SCP_WO_AGC_CLIP_MASK        0x0007FF00UL
#define PMB_SCP_WO_AGC_CLIP_SHIFT       8
#define PMB_SCP_WO_AGC_CLIP_SIGNED      0

/* Register SCP_AGC_THRESH_CONTROL (PMR_SCP_WO) */
#define PMB_SCP_WO_AGC_THRESH_CONTROL     0x00C4
#define ABS_PMB_SCP_WO_AGC_THRESH_CONTROL 0x020478C4UL

#define PMB_SCP_WO_AGC_THRESH_MASK        0x0007FF00UL
#define PMB_SCP_WO_AGC_THRESH_SHIFT       8
#define PMB_SCP_WO_AGC_THRESH_SIGNED      0

/* Register SCP_AGC_PERIOD (PMR_SCP_WO) */
#define PMB_SCP_WO_AGC_PERIOD        0x00C8
#define ABS_PMB_SCP_WO_AGC_PERIOD    0x020478C8UL

#define PMB_SCP_WO_AGC_PERIOD_MASK   0x00FFFFC0UL
#define PMB_SCP_WO_AGC_PERIOD_SHIFT  6
#define PMB_SCP_WO_AGC_PERIOD_SIGNED 0

/* Register SCP_AGC_SAMPLE_COUNTER (PMR_SCP_WO) */
#define PMB_SCP_WO_AGC_SAMPLE_COUNTER     0x00CC
#define ABS_PMB_SCP_WO_AGC_SAMPLE_COUNTER 0x020478CCUL

#define PMB_SCP_WO_AGC_COUNT_MASK         0x00FFFFC0UL
#define PMB_SCP_WO_AGC_COUNT_SHIFT        6
#define PMB_SCP_WO_AGC_COUNT_SIGNED       0

/* Register SCP_AGC_CLIP_COUNT_I (PMR_SCP_WO) */
#define PMB_SCP_WO_AGC_CLIP_COUNT_I     0x00D0
#define ABS_PMB_SCP_WO_AGC_CLIP_COUNT_I 0x020478D0UL

#define PMB_SCP_WO_CLIP_COUNT_I_MASK    0x00FFFFC0UL
#define PMB_SCP_WO_CLIP_COUNT_I_SHIFT   6
#define PMB_SCP_WO_CLIP_COUNT_I_SIGNED  0

/* Register SCP_AGC_THRESH_COUNT_I (PMR_SCP_WO) */
#define PMB_SCP_WO_AGC_THRESH_COUNT_I     0x00D4
#define ABS_PMB_SCP_WO_AGC_THRESH_COUNT_I 0x020478D4UL

#define PMB_SCP_WO_THRESH_COUNT_I_MASK    0x00FFFFC0UL
#define PMB_SCP_WO_THRESH_COUNT_I_SHIFT   6
#define PMB_SCP_WO_THRESH_COUNT_I_SIGNED  0

/* Register SCP_AGC_CLIP_COUNT_Q (PMR_SCP_WO) */
#define PMB_SCP_WO_AGC_CLIP_COUNT_Q     0x00D8
#define ABS_PMB_SCP_WO_AGC_CLIP_COUNT_Q 0x020478D8UL

#define PMB_SCP_WO_CLIP_COUNT_Q_MASK    0x00FFFFC0UL
#define PMB_SCP_WO_CLIP_COUNT_Q_SHIFT   6
#define PMB_SCP_WO_CLIP_COUNT_Q_SIGNED  0

/* Register SCP_AGC_THRESH_COUNT_Q (PMR_SCP_WO) */
#define PMB_SCP_WO_AGC_THRESH_COUNT_Q     0x00DC
#define ABS_PMB_SCP_WO_AGC_THRESH_COUNT_Q 0x020478DCUL

#define PMB_SCP_WO_THRESH_COUNT_Q_MASK    0x00FFFFC0UL
#define PMB_SCP_WO_THRESH_COUNT_Q_SHIFT   6
#define PMB_SCP_WO_THRESH_COUNT_Q_SIGNED  0

/* Register SCP_DC_MONITOR_I (PMR_SCP_WO) */
#define PMB_SCP_WO_DC_MONITOR_I        0x00E0
#define ABS_PMB_SCP_WO_DC_MONITOR_I    0x020478E0UL

#define PMB_SCP_WO_DC_MONITOR_I_MASK   0x00FFFFFFUL
#define PMB_SCP_WO_DC_MONITOR_I_SHIFT  0
#define PMB_SCP_WO_DC_MONITOR_I_SIGNED 0

/* Register SCP_DC_MONITOR_Q (PMR_SCP_WO) */
#define PMB_SCP_WO_DC_MONITOR_Q        0x00E4
#define ABS_PMB_SCP_WO_DC_MONITOR_Q    0x020478E4UL

#define PMB_SCP_WO_DC_MONITOR_Q_MASK   0x00FFFFFFUL
#define PMB_SCP_WO_DC_MONITOR_Q_SHIFT  0
#define PMB_SCP_WO_DC_MONITOR_Q_SIGNED 0

/* Register SCP_DC_BYPASS (PMR_SCP_WO) */
#define PMB_SCP_WO_DC_BYPASS        0x00E8
#define ABS_PMB_SCP_WO_DC_BYPASS    0x020478E8UL

#define PMB_SCP_WO_DC_BYPASS_MASK   0x00800000UL
#define PMB_SCP_WO_DC_BYPASS_SHIFT  23
#define PMB_SCP_WO_DC_BYPASS_SIGNED 0

/* Register SCP_DC_CONTROL (PMR_SCP_WO) */
#define PMB_SCP_WO_DC_CONTROL               0x00EC
#define ABS_PMB_SCP_WO_DC_CONTROL           0x020478ECUL

#define PMB_SCP_WO_DC_MONITOR_SOURCE_MASK   0x00000001UL
#define PMB_SCP_WO_DC_MONITOR_SOURCE_SHIFT  0
#define PMB_SCP_WO_DC_MONITOR_SOURCE_SIGNED 0

/* Register SCP_LO_BASE (PMR_SCP_WO) */
#define PMB_SCP_WO_LO_BASE        0x0100
#define ABS_PMB_SCP_WO_LO_BASE    0x02047900UL

#define PMB_SCP_WO_LO_BASE_MASK   0x00E00000UL
#define PMB_SCP_WO_LO_BASE_SHIFT  21
#define PMB_SCP_WO_LO_BASE_SIGNED 0

/* Register SCP_LO_CONTROL (PMR_SCP_WO) */
#define PMB_SCP_WO_LO_CONTROL        0x0104
#define ABS_PMB_SCP_WO_LO_CONTROL    0x02047904UL

#define PMB_SCP_WO_LO_CONTROL_MASK   0x00FFFFFFUL
#define PMB_SCP_WO_LO_CONTROL_SHIFT  0
#define PMB_SCP_WO_LO_CONTROL_SIGNED 0

/* Register SCP_MIXER_BYPASS (PMR_SCP_WO) */
#define PMB_SCP_WO_MIXER_BYPASS        0x010C
#define ABS_PMB_SCP_WO_MIXER_BYPASS    0x0204790CUL

#define PMB_SCP_WO_MIXER_BYPASS_MASK   0x00800000UL
#define PMB_SCP_WO_MIXER_BYPASS_SHIFT  23
#define PMB_SCP_WO_MIXER_BYPASS_SIGNED 0

/* Register SCP_MIXER_CONTROL (PMR_SCP_WO) */
#define PMB_SCP_WO_MIXER_CONTROL         0x0110
#define ABS_PMB_SCP_WO_MIXER_CONTROL     0x02047910UL

#define PMB_SCP_WO_MIXER_OUT_GAIN_MASK   0x00000001UL
#define PMB_SCP_WO_MIXER_OUT_GAIN_SHIFT  0
#define PMB_SCP_WO_MIXER_OUT_GAIN_SIGNED 0

/* Register SCP_RESAMPLING_FACTOR_BASE (PMR_SCP_WO) */
#define PMB_SCP_WO_RESAMPLING_FACTOR_BASE     0x0120
#define ABS_PMB_SCP_WO_RESAMPLING_FACTOR_BASE 0x02047920UL

#define PMB_SCP_WO_RESAMP_BASE_MASK           0x00E00000UL
#define PMB_SCP_WO_RESAMP_BASE_SHIFT          21
#define PMB_SCP_WO_RESAMP_BASE_SIGNED         0

/* Register SCP_RESAMPLING_FACTOR_CONTROL (PMR_SCP_WO) */
#define PMB_SCP_WO_RESAMPLING_FACTOR_CONTROL     0x0124
#define ABS_PMB_SCP_WO_RESAMPLING_FACTOR_CONTROL 0x02047924UL

#define PMB_SCP_WO_RESAMP_CONTROL_MASK           0x00FFFFFFUL
#define PMB_SCP_WO_RESAMP_CONTROL_SHIFT          0
#define PMB_SCP_WO_RESAMP_CONTROL_SIGNED         0

/* Register SCP_RESAMPLERCOEFF_0 (PMR_SCP_WO) */
#define PMB_SCP_WO_RESAMPLERCOEFF_0     0x0128
#define ABS_PMB_SCP_WO_RESAMPLERCOEFF_0 0x02047928UL

#define PMB_SCP_WO_R1_R23_MASK          0x00000FFCUL
#define PMB_SCP_WO_R1_R23_SHIFT         2
#define PMB_SCP_WO_R1_R23_SIGNED        0

#define PMB_SCP_WO_R0_R24_MASK          0x00FFC000UL
#define PMB_SCP_WO_R0_R24_SHIFT         14
#define PMB_SCP_WO_R0_R24_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_1 (PMR_SCP_WO) */
#define PMB_SCP_WO_RESAMPLERCOEFF_1     0x012C
#define ABS_PMB_SCP_WO_RESAMPLERCOEFF_1 0x0204792CUL

#define PMB_SCP_WO_R3_R21_MASK          0x00000FFCUL
#define PMB_SCP_WO_R3_R21_SHIFT         2
#define PMB_SCP_WO_R3_R21_SIGNED        0

#define PMB_SCP_WO_R2_R22_MASK          0x00FFC000UL
#define PMB_SCP_WO_R2_R22_SHIFT         14
#define PMB_SCP_WO_R2_R22_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_2 (PMR_SCP_WO) */
#define PMB_SCP_WO_RESAMPLERCOEFF_2     0x0130
#define ABS_PMB_SCP_WO_RESAMPLERCOEFF_2 0x02047930UL

#define PMB_SCP_WO_R5_R19_MASK          0x00000FFCUL
#define PMB_SCP_WO_R5_R19_SHIFT         2
#define PMB_SCP_WO_R5_R19_SIGNED        0

#define PMB_SCP_WO_R4_R20_MASK          0x00FFC000UL
#define PMB_SCP_WO_R4_R20_SHIFT         14
#define PMB_SCP_WO_R4_R20_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_3 (PMR_SCP_WO) */
#define PMB_SCP_WO_RESAMPLERCOEFF_3     0x0134
#define ABS_PMB_SCP_WO_RESAMPLERCOEFF_3 0x02047934UL

#define PMB_SCP_WO_R7_R17_MASK          0x00000FFCUL
#define PMB_SCP_WO_R7_R17_SHIFT         2
#define PMB_SCP_WO_R7_R17_SIGNED        0

#define PMB_SCP_WO_R6_R18_MASK          0x00FFC000UL
#define PMB_SCP_WO_R6_R18_SHIFT         14
#define PMB_SCP_WO_R6_R18_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_4 (PMR_SCP_WO) */
#define PMB_SCP_WO_RESAMPLERCOEFF_4     0x0138
#define ABS_PMB_SCP_WO_RESAMPLERCOEFF_4 0x02047938UL

#define PMB_SCP_WO_R9_R15_MASK          0x00000FFCUL
#define PMB_SCP_WO_R9_R15_SHIFT         2
#define PMB_SCP_WO_R9_R15_SIGNED        0

#define PMB_SCP_WO_R8_R16_MASK          0x00FFC000UL
#define PMB_SCP_WO_R8_R16_SHIFT         14
#define PMB_SCP_WO_R8_R16_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_5 (PMR_SCP_WO) */
#define PMB_SCP_WO_RESAMPLERCOEFF_5     0x013C
#define ABS_PMB_SCP_WO_RESAMPLERCOEFF_5 0x0204793CUL

#define PMB_SCP_WO_R11_R13_MASK         0x00000FFCUL
#define PMB_SCP_WO_R11_R13_SHIFT        2
#define PMB_SCP_WO_R11_R13_SIGNED       0

#define PMB_SCP_WO_R10_R14_MASK         0x00FFC000UL
#define PMB_SCP_WO_R10_R14_SHIFT        14
#define PMB_SCP_WO_R10_R14_SIGNED       0

/* Register SCP_RESAMPLERCOEFF_6 (PMR_SCP_WO) */
#define PMB_SCP_WO_RESAMPLERCOEFF_6     0x0140
#define ABS_PMB_SCP_WO_RESAMPLERCOEFF_6 0x02047940UL

#define PMB_SCP_WO_R12_MASK             0x00FFC000UL
#define PMB_SCP_WO_R12_SHIFT            14
#define PMB_SCP_WO_R12_SIGNED           0

/* Register SCP_RESAMPLER_BYPASS (PMR_SCP_WO) */
#define PMB_SCP_WO_RESAMPLER_BYPASS     0x0144
#define ABS_PMB_SCP_WO_RESAMPLER_BYPASS 0x02047944UL

#define PMB_SCP_WO_RESAMP_BYPASS_MASK   0x00800000UL
#define PMB_SCP_WO_RESAMP_BYPASS_SHIFT  23
#define PMB_SCP_WO_RESAMP_BYPASS_SIGNED 0

/* Register SCP_RESAMPLER_CONTROL (PMR_SCP_WO) */
#define PMB_SCP_WO_RESAMPLER_CONTROL      0x0148
#define ABS_PMB_SCP_WO_RESAMPLER_CONTROL  0x02047948UL

#define PMB_SCP_WO_RESAMP_OUT_GAIN_MASK   0x00000003UL
#define PMB_SCP_WO_RESAMP_OUT_GAIN_SHIFT  0
#define PMB_SCP_WO_RESAMP_OUT_GAIN_SIGNED 0

/* Register SCP_SAMPLE_NUMBER (PMR_SCP_WO) */
#define PMB_SCP_WO_SAMPLE_NUMBER     0x0160
#define ABS_PMB_SCP_WO_SAMPLE_NUMBER 0x02047960UL

#define PMB_SCP_WO_SAMPLE_NUM_MASK   0x0000FFFFUL
#define PMB_SCP_WO_SAMPLE_NUM_SHIFT  0
#define PMB_SCP_WO_SAMPLE_NUM_SIGNED 0

/* Register SCP_SYMBOL_NUMBER (PMR_SCP_WO) */
#define PMB_SCP_WO_SYMBOL_NUMBER     0x0164
#define ABS_PMB_SCP_WO_SYMBOL_NUMBER 0x02047964UL

#define PMB_SCP_WO_SYMBOL_NUM_MASK   0x0000FFFFUL
#define PMB_SCP_WO_SYMBOL_NUM_SHIFT  0
#define PMB_SCP_WO_SYMBOL_NUM_SIGNED 0

/* Register SCP_SAMPLE_NUMBER_A (PMR_SCP_WO) */
#define PMB_SCP_WO_SAMPLE_NUMBER_A        0x0168
#define ABS_PMB_SCP_WO_SAMPLE_NUMBER_A    0x02047968UL

#define PMB_SCP_WO_SAMPLE_NUMBER_A_MASK   0x0000FFFFUL
#define PMB_SCP_WO_SAMPLE_NUMBER_A_SHIFT  0
#define PMB_SCP_WO_SAMPLE_NUMBER_A_SIGNED 0

/* Register SCP_SYMBOL_NUMBER_A (PMR_SCP_WO) */
#define PMB_SCP_WO_SYMBOL_NUMBER_A        0x016C
#define ABS_PMB_SCP_WO_SYMBOL_NUMBER_A    0x0204796CUL

#define PMB_SCP_WO_SYMBOL_NUMBER_A_MASK   0x0000FFFFUL
#define PMB_SCP_WO_SYMBOL_NUMBER_A_SHIFT  0
#define PMB_SCP_WO_SYMBOL_NUMBER_A_SIGNED 0

/* Register SCP_SAMPLE_NUMBER_B (PMR_SCP_WO) */
#define PMB_SCP_WO_SAMPLE_NUMBER_B        0x0170
#define ABS_PMB_SCP_WO_SAMPLE_NUMBER_B    0x02047970UL

#define PMB_SCP_WO_SAMPLE_NUMBER_B_MASK   0x0000FFFFUL
#define PMB_SCP_WO_SAMPLE_NUMBER_B_SHIFT  0
#define PMB_SCP_WO_SAMPLE_NUMBER_B_SIGNED 0

/* Register SCP_SYMBOL_NUMBER_B (PMR_SCP_WO) */
#define PMB_SCP_WO_SYMBOL_NUMBER_B        0x0174
#define ABS_PMB_SCP_WO_SYMBOL_NUMBER_B    0x02047974UL

#define PMB_SCP_WO_SYMBOL_NUMBER_B_MASK   0x0000FFFFUL
#define PMB_SCP_WO_SYMBOL_NUMBER_B_SHIFT  0
#define PMB_SCP_WO_SYMBOL_NUMBER_B_SIGNED 0

/* Register SCP_FRAME_COMPARE_CONTROL (PMR_SCP_WO) */
#define PMB_SCP_WO_FRAME_COMPARE_CONTROL     0x0178
#define ABS_PMB_SCP_WO_FRAME_COMPARE_CONTROL 0x02047978UL

#define PMB_SCP_WO_NEW_SCP_POWER_MASK        0x0000C000UL
#define PMB_SCP_WO_NEW_SCP_POWER_SHIFT       14
#define PMB_SCP_WO_NEW_SCP_POWER_SIGNED      0

#define PMB_SCP_WO_NEW_ADC_POWER_MASK        0x00030000UL
#define PMB_SCP_WO_NEW_ADC_POWER_SHIFT       16
#define PMB_SCP_WO_NEW_ADC_POWER_SIGNED      0

#define PMB_SCP_WO_NEW_ACTIVE_FRAME_MASK     0x000C0000UL
#define PMB_SCP_WO_NEW_ACTIVE_FRAME_SHIFT    18
#define PMB_SCP_WO_NEW_ACTIVE_FRAME_SIGNED   0

/* Register SCP_FRAME_COMPARE_SYMBOL (PMR_SCP_WO) */
#define PMB_SCP_WO_FRAME_COMPARE_SYMBOL     0x017C
#define ABS_PMB_SCP_WO_FRAME_COMPARE_SYMBOL 0x0204797CUL

#define PMB_SCP_WO_COMPARE_SYMBOL_A_MASK    0x00FFFF00UL
#define PMB_SCP_WO_COMPARE_SYMBOL_A_SHIFT   8
#define PMB_SCP_WO_COMPARE_SYMBOL_A_SIGNED  0

/* Register SCP_FRAME_COMPARE_SAMPLE (PMR_SCP_WO) */
#define PMB_SCP_WO_FRAME_COMPARE_SAMPLE     0x0180
#define ABS_PMB_SCP_WO_FRAME_COMPARE_SAMPLE 0x02047980UL

#define PMB_SCP_WO_COMPARE_SAMPLE_A_MASK    0x00FFFF00UL
#define PMB_SCP_WO_COMPARE_SAMPLE_A_SHIFT   8
#define PMB_SCP_WO_COMPARE_SAMPLE_A_SIGNED  0

/* Register SCP_SYM_SAMPLE (PMR_SCP_WO) */
#define PMB_SCP_WO_SYM_SAMPLE        0x0184
#define ABS_PMB_SCP_WO_SYM_SAMPLE    0x02047984UL

#define PMB_SCP_WO_SYM_SAMPLE_MASK   0x0000FFFFUL
#define PMB_SCP_WO_SYM_SAMPLE_SHIFT  0
#define PMB_SCP_WO_SYM_SAMPLE_SIGNED 0

/* Register SCP_SYM_FIFO_OUT (PMR_SCP_WO) */
#define PMB_SCP_WO_SYM_FIFO_OUT        0x0188
#define ABS_PMB_SCP_WO_SYM_FIFO_OUT    0x02047988UL

#define PMB_SCP_WO_SYM_FIFO_OUT_MASK   0x0000FFFFUL
#define PMB_SCP_WO_SYM_FIFO_OUT_SHIFT  0
#define PMB_SCP_WO_SYM_FIFO_OUT_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_A (PMR_SCP_WO) */
#define PMB_SCP_WO_SYMBOL_PERIOD_A        0x01A0
#define ABS_PMB_SCP_WO_SYMBOL_PERIOD_A    0x020479A0UL

#define PMB_SCP_WO_SYMBOL_PERIOD_A_MASK   0x00FFFF00UL
#define PMB_SCP_WO_SYMBOL_PERIOD_A_SHIFT  8
#define PMB_SCP_WO_SYMBOL_PERIOD_A_SIGNED 0

/* Register SCP_FRAME_SYMS_A (PMR_SCP_WO) */
#define PMB_SCP_WO_FRAME_SYMS_A        0x01A4
#define ABS_PMB_SCP_WO_FRAME_SYMS_A    0x020479A4UL

#define PMB_SCP_WO_FRAME_SYMS_A_MASK   0x00FFFF00UL
#define PMB_SCP_WO_FRAME_SYMS_A_SHIFT  8
#define PMB_SCP_WO_FRAME_SYMS_A_SIGNED 0

/* Register SCP_FINAL_PERIOD_A (PMR_SCP_WO) */
#define PMB_SCP_WO_FINAL_PERIOD_A        0x01A8
#define ABS_PMB_SCP_WO_FINAL_PERIOD_A    0x020479A8UL

#define PMB_SCP_WO_FINAL_PERIOD_A_MASK   0x00FFFF00UL
#define PMB_SCP_WO_FINAL_PERIOD_A_SHIFT  8
#define PMB_SCP_WO_FINAL_PERIOD_A_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_ADJUST_A (PMR_SCP_WO) */
#define PMB_SCP_WO_SYMBOL_PERIOD_ADJUST_A        0x01AC
#define ABS_PMB_SCP_WO_SYMBOL_PERIOD_ADJUST_A    0x020479ACUL

#define PMB_SCP_WO_SYMBOL_PERIOD_ADJUST_A_MASK   0x00FFFF00UL
#define PMB_SCP_WO_SYMBOL_PERIOD_ADJUST_A_SHIFT  8
#define PMB_SCP_WO_SYMBOL_PERIOD_ADJUST_A_SIGNED 0

/* Register SCP_FRAME_SYMS_ADJUST_A (PMR_SCP_WO) */
#define PMB_SCP_WO_FRAME_SYMS_ADJUST_A        0x01B0
#define ABS_PMB_SCP_WO_FRAME_SYMS_ADJUST_A    0x020479B0UL

#define PMB_SCP_WO_FRAME_SYMS_ADJUST_A_MASK   0x00FFFF00UL
#define PMB_SCP_WO_FRAME_SYMS_ADJUST_A_SHIFT  8
#define PMB_SCP_WO_FRAME_SYMS_ADJUST_A_SIGNED 0

/* Register SCP_FINAL_PERIOD_ADJUST_A (PMR_SCP_WO) */
#define PMB_SCP_WO_FINAL_PERIOD_ADJUST_A        0x01B4
#define ABS_PMB_SCP_WO_FINAL_PERIOD_ADJUST_A    0x020479B4UL

#define PMB_SCP_WO_FINAL_PERIOD_ADJUST_A_MASK   0x00FFFF00UL
#define PMB_SCP_WO_FINAL_PERIOD_ADJUST_A_SHIFT  8
#define PMB_SCP_WO_FINAL_PERIOD_ADJUST_A_SIGNED 0

/* Register SCP_APPLY_PARAMETERS_A (PMR_SCP_WO) */
#define PMB_SCP_WO_APPLY_PARAMETERS_A        0x01B8
#define ABS_PMB_SCP_WO_APPLY_PARAMETERS_A    0x020479B8UL

#define PMB_SCP_WO_APPLY_PARAMETERS_A_MASK   0x00FFFF00UL
#define PMB_SCP_WO_APPLY_PARAMETERS_A_SHIFT  8
#define PMB_SCP_WO_APPLY_PARAMETERS_A_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_B (PMR_SCP_WO) */
#define PMB_SCP_WO_SYMBOL_PERIOD_B        0x01E0
#define ABS_PMB_SCP_WO_SYMBOL_PERIOD_B    0x020479E0UL

#define PMB_SCP_WO_SYMBOL_PERIOD_B_MASK   0x00FFFF00UL
#define PMB_SCP_WO_SYMBOL_PERIOD_B_SHIFT  8
#define PMB_SCP_WO_SYMBOL_PERIOD_B_SIGNED 0

/* Register SCP_FRAME_SYMS_B (PMR_SCP_WO) */
#define PMB_SCP_WO_FRAME_SYMS_B        0x01E4
#define ABS_PMB_SCP_WO_FRAME_SYMS_B    0x020479E4UL

#define PMB_SCP_WO_FRAME_SYMS_B_MASK   0x00FFFF00UL
#define PMB_SCP_WO_FRAME_SYMS_B_SHIFT  8
#define PMB_SCP_WO_FRAME_SYMS_B_SIGNED 0

/* Register SCP_FINAL_PERIOD_B (PMR_SCP_WO) */
#define PMB_SCP_WO_FINAL_PERIOD_B        0x01E8
#define ABS_PMB_SCP_WO_FINAL_PERIOD_B    0x020479E8UL

#define PMB_SCP_WO_FINAL_PERIOD_B_MASK   0x00FFFF00UL
#define PMB_SCP_WO_FINAL_PERIOD_B_SHIFT  8
#define PMB_SCP_WO_FINAL_PERIOD_B_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_ADJUST_B (PMR_SCP_WO) */
#define PMB_SCP_WO_SYMBOL_PERIOD_ADJUST_B        0x01EC
#define ABS_PMB_SCP_WO_SYMBOL_PERIOD_ADJUST_B    0x020479ECUL

#define PMB_SCP_WO_SYMBOL_PERIOD_ADJUST_B_MASK   0x00FFFF00UL
#define PMB_SCP_WO_SYMBOL_PERIOD_ADJUST_B_SHIFT  8
#define PMB_SCP_WO_SYMBOL_PERIOD_ADJUST_B_SIGNED 0

/* Register SCP_FRAME_SYMS_ADJUST_B (PMR_SCP_WO) */
#define PMB_SCP_WO_FRAME_SYMS_ADJUST_B        0x01F0
#define ABS_PMB_SCP_WO_FRAME_SYMS_ADJUST_B    0x020479F0UL

#define PMB_SCP_WO_FRAME_SYMS_ADJUST_B_MASK   0x00FFFF00UL
#define PMB_SCP_WO_FRAME_SYMS_ADJUST_B_SHIFT  8
#define PMB_SCP_WO_FRAME_SYMS_ADJUST_B_SIGNED 0

/* Register SCP_FINAL_PERIOD_ADJUST_B (PMR_SCP_WO) */
#define PMB_SCP_WO_FINAL_PERIOD_ADJUST_B        0x01F4
#define ABS_PMB_SCP_WO_FINAL_PERIOD_ADJUST_B    0x020479F4UL

#define PMB_SCP_WO_FINAL_PERIOD_ADJUST_B_MASK   0x00FFFF00UL
#define PMB_SCP_WO_FINAL_PERIOD_ADJUST_B_SHIFT  8
#define PMB_SCP_WO_FINAL_PERIOD_ADJUST_B_SIGNED 0

/* Register SCP_APPLY_PARAMETERS_B (PMR_SCP_WO) */
#define PMB_SCP_WO_APPLY_PARAMETERS_B        0x01F8
#define ABS_PMB_SCP_WO_APPLY_PARAMETERS_B    0x020479F8UL

#define PMB_SCP_WO_APPLY_PARAMETERS_B_MASK   0x00FFFF00UL
#define PMB_SCP_WO_APPLY_PARAMETERS_B_SHIFT  8
#define PMB_SCP_WO_APPLY_PARAMETERS_B_SIGNED 0

/* Register SCP_COEFF_0 (PMR_SCP_WO) */
#define PMB_SCP_WO_COEFF_0     0x0220
#define ABS_PMB_SCP_WO_COEFF_0 0x02047A20UL

#define PMB_SCP_WO_A1_MASK     0x00000FFCUL
#define PMB_SCP_WO_A1_SHIFT    2
#define PMB_SCP_WO_A1_SIGNED   0

#define PMB_SCP_WO_A0_MASK     0x00FFC000UL
#define PMB_SCP_WO_A0_SHIFT    14
#define PMB_SCP_WO_A0_SIGNED   0

/* Register SCP_COEFF_1 (PMR_SCP_WO) */
#define PMB_SCP_WO_COEFF_1     0x0224
#define ABS_PMB_SCP_WO_COEFF_1 0x02047A24UL

#define PMB_SCP_WO_A3_MASK     0x00000FFCUL
#define PMB_SCP_WO_A3_SHIFT    2
#define PMB_SCP_WO_A3_SIGNED   0

#define PMB_SCP_WO_A2_MASK     0x00FFC000UL
#define PMB_SCP_WO_A2_SHIFT    14
#define PMB_SCP_WO_A2_SIGNED   0

/* Register SCP_COEFF_2 (PMR_SCP_WO) */
#define PMB_SCP_WO_COEFF_2     0x0228
#define ABS_PMB_SCP_WO_COEFF_2 0x02047A28UL

#define PMB_SCP_WO_A5_MASK     0x00000FFCUL
#define PMB_SCP_WO_A5_SHIFT    2
#define PMB_SCP_WO_A5_SIGNED   0

#define PMB_SCP_WO_A4_MASK     0x00FFC000UL
#define PMB_SCP_WO_A4_SHIFT    14
#define PMB_SCP_WO_A4_SIGNED   0

/* Register SCP_COEFF_3 (PMR_SCP_WO) */
#define PMB_SCP_WO_COEFF_3     0x022C
#define ABS_PMB_SCP_WO_COEFF_3 0x02047A2CUL

#define PMB_SCP_WO_A7_MASK     0x00000FFCUL
#define PMB_SCP_WO_A7_SHIFT    2
#define PMB_SCP_WO_A7_SIGNED   0

#define PMB_SCP_WO_A6_MASK     0x00FFC000UL
#define PMB_SCP_WO_A6_SHIFT    14
#define PMB_SCP_WO_A6_SIGNED   0

/* Register SCP_COEFF_4 (PMR_SCP_WO) */
#define PMB_SCP_WO_COEFF_4     0x0230
#define ABS_PMB_SCP_WO_COEFF_4 0x02047A30UL

#define PMB_SCP_WO_A9_MASK     0x00000FFCUL
#define PMB_SCP_WO_A9_SHIFT    2
#define PMB_SCP_WO_A9_SIGNED   0

#define PMB_SCP_WO_A8_MASK     0x00FFC000UL
#define PMB_SCP_WO_A8_SHIFT    14
#define PMB_SCP_WO_A8_SIGNED   0

/* Register SCP_COEFF_5 (PMR_SCP_WO) */
#define PMB_SCP_WO_COEFF_5     0x0234
#define ABS_PMB_SCP_WO_COEFF_5 0x02047A34UL

#define PMB_SCP_WO_A11_MASK    0x00000FFCUL
#define PMB_SCP_WO_A11_SHIFT   2
#define PMB_SCP_WO_A11_SIGNED  0

#define PMB_SCP_WO_A10_MASK    0x00FFC000UL
#define PMB_SCP_WO_A10_SHIFT   14
#define PMB_SCP_WO_A10_SIGNED  0

/* Register SCP_FIR_BYPASS (PMR_SCP_WO) */
#define PMB_SCP_WO_FIR_BYPASS        0x0238
#define ABS_PMB_SCP_WO_FIR_BYPASS    0x02047A38UL

#define PMB_SCP_WO_FIR_BYPASS_MASK   0x00800000UL
#define PMB_SCP_WO_FIR_BYPASS_SHIFT  23
#define PMB_SCP_WO_FIR_BYPASS_SIGNED 0

/* Register SCP_FIR_CONTROL (PMR_SCP_WO) */
#define PMB_SCP_WO_FIR_CONTROL         0x023C
#define ABS_PMB_SCP_WO_FIR_CONTROL     0x02047A3CUL

#define PMB_SCP_WO_FIR_OUT_GAIN_MASK   0x00000007UL
#define PMB_SCP_WO_FIR_OUT_GAIN_SHIFT  0
#define PMB_SCP_WO_FIR_OUT_GAIN_SIGNED 0

/* Register SCP_NOTCH_0 (PMR_SCP_WO) */
#define PMB_SCP_WO_NOTCH_0              0x0240
#define ABS_PMB_SCP_WO_NOTCH_0          0x02047A40UL

#define PMB_SCP_WO_NOTCH0_ENABLE_MASK   0x00000001UL
#define PMB_SCP_WO_NOTCH0_ENABLE_SHIFT  0
#define PMB_SCP_WO_NOTCH0_ENABLE_SIGNED 0

#define PMB_SCP_WO_NOTCH0_L_MASK        0x0000000EUL
#define PMB_SCP_WO_NOTCH0_L_SHIFT       1
#define PMB_SCP_WO_NOTCH0_L_SIGNED      0

#define PMB_SCP_WO_NOTCH0_S_MASK        0x000000F0UL
#define PMB_SCP_WO_NOTCH0_S_SHIFT       4
#define PMB_SCP_WO_NOTCH0_S_SIGNED      0

#define PMB_SCP_WO_NOTCH0_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP_WO_NOTCH0_FREQ_SHIFT    8
#define PMB_SCP_WO_NOTCH0_FREQ_SIGNED   0

/* Register SCP_NOTCH_1 (PMR_SCP_WO) */
#define PMB_SCP_WO_NOTCH_1              0x0244
#define ABS_PMB_SCP_WO_NOTCH_1          0x02047A44UL

#define PMB_SCP_WO_NOTCH1_ENABLE_MASK   0x00000001UL
#define PMB_SCP_WO_NOTCH1_ENABLE_SHIFT  0
#define PMB_SCP_WO_NOTCH1_ENABLE_SIGNED 0

#define PMB_SCP_WO_NOTCH1_L_MASK        0x0000000EUL
#define PMB_SCP_WO_NOTCH1_L_SHIFT       1
#define PMB_SCP_WO_NOTCH1_L_SIGNED      0

#define PMB_SCP_WO_NOTCH1_S_MASK        0x000000F0UL
#define PMB_SCP_WO_NOTCH1_S_SHIFT       4
#define PMB_SCP_WO_NOTCH1_S_SIGNED      0

#define PMB_SCP_WO_NOTCH1_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP_WO_NOTCH1_FREQ_SHIFT    8
#define PMB_SCP_WO_NOTCH1_FREQ_SIGNED   0

/* Register SCP_NOTCH_2 (PMR_SCP_WO) */
#define PMB_SCP_WO_NOTCH_2              0x0248
#define ABS_PMB_SCP_WO_NOTCH_2          0x02047A48UL

#define PMB_SCP_WO_NOTCH2_ENABLE_MASK   0x00000001UL
#define PMB_SCP_WO_NOTCH2_ENABLE_SHIFT  0
#define PMB_SCP_WO_NOTCH2_ENABLE_SIGNED 0

#define PMB_SCP_WO_NOTCH2_L_MASK        0x0000000EUL
#define PMB_SCP_WO_NOTCH2_L_SHIFT       1
#define PMB_SCP_WO_NOTCH2_L_SIGNED      0

#define PMB_SCP_WO_NOTCH2_S_MASK        0x000000F0UL
#define PMB_SCP_WO_NOTCH2_S_SHIFT       4
#define PMB_SCP_WO_NOTCH2_S_SIGNED      0

#define PMB_SCP_WO_NOTCH2_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP_WO_NOTCH2_FREQ_SHIFT    8
#define PMB_SCP_WO_NOTCH2_FREQ_SIGNED   0

/* Register SCP_NOTCH_3 (PMR_SCP_WO) */
#define PMB_SCP_WO_NOTCH_3              0x024C
#define ABS_PMB_SCP_WO_NOTCH_3          0x02047A4CUL

#define PMB_SCP_WO_NOTCH3_ENABLE_MASK   0x00000001UL
#define PMB_SCP_WO_NOTCH3_ENABLE_SHIFT  0
#define PMB_SCP_WO_NOTCH3_ENABLE_SIGNED 0

#define PMB_SCP_WO_NOTCH3_L_MASK        0x0000000EUL
#define PMB_SCP_WO_NOTCH3_L_SHIFT       1
#define PMB_SCP_WO_NOTCH3_L_SIGNED      0

#define PMB_SCP_WO_NOTCH3_S_MASK        0x000000F0UL
#define PMB_SCP_WO_NOTCH3_S_SHIFT       4
#define PMB_SCP_WO_NOTCH3_S_SIGNED      0

#define PMB_SCP_WO_NOTCH3_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP_WO_NOTCH3_FREQ_SHIFT    8
#define PMB_SCP_WO_NOTCH3_FREQ_SIGNED   0

/* Register SCP_NOTCH_4 (PMR_SCP_WO) */
#define PMB_SCP_WO_NOTCH_4              0x0250
#define ABS_PMB_SCP_WO_NOTCH_4          0x02047A50UL

#define PMB_SCP_WO_NOTCH4_ENABLE_MASK   0x00000001UL
#define PMB_SCP_WO_NOTCH4_ENABLE_SHIFT  0
#define PMB_SCP_WO_NOTCH4_ENABLE_SIGNED 0

#define PMB_SCP_WO_NOTCH4_L_MASK        0x0000000EUL
#define PMB_SCP_WO_NOTCH4_L_SHIFT       1
#define PMB_SCP_WO_NOTCH4_L_SIGNED      0

#define PMB_SCP_WO_NOTCH4_S_MASK        0x000000F0UL
#define PMB_SCP_WO_NOTCH4_S_SHIFT       4
#define PMB_SCP_WO_NOTCH4_S_SIGNED      0

#define PMB_SCP_WO_NOTCH4_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP_WO_NOTCH4_FREQ_SHIFT    8
#define PMB_SCP_WO_NOTCH4_FREQ_SIGNED   0

/* Register SCP_NOTCHENERGY_0_I (PMR_SCP_WO) */
#define PMB_SCP_WO_NOTCHENERGY_0_I     0x0254
#define ABS_PMB_SCP_WO_NOTCHENERGY_0_I 0x02047A54UL

#define PMB_SCP_WO_I_ENERGY_0_MASK     0x00FFFF00UL
#define PMB_SCP_WO_I_ENERGY_0_SHIFT    8
#define PMB_SCP_WO_I_ENERGY_0_SIGNED   0

/* Register SCP_NOTCHENERGY_0_Q (PMR_SCP_WO) */
#define PMB_SCP_WO_NOTCHENERGY_0_Q     0x0258
#define ABS_PMB_SCP_WO_NOTCHENERGY_0_Q 0x02047A58UL

#define PMB_SCP_WO_Q_ENERGY_0_MASK     0x00FFFF00UL
#define PMB_SCP_WO_Q_ENERGY_0_SHIFT    8
#define PMB_SCP_WO_Q_ENERGY_0_SIGNED   0

/* Register SCP_NOTCHENERGY_1_I (PMR_SCP_WO) */
#define PMB_SCP_WO_NOTCHENERGY_1_I     0x025C
#define ABS_PMB_SCP_WO_NOTCHENERGY_1_I 0x02047A5CUL

#define PMB_SCP_WO_I_ENERGY_1_MASK     0x00FFFF00UL
#define PMB_SCP_WO_I_ENERGY_1_SHIFT    8
#define PMB_SCP_WO_I_ENERGY_1_SIGNED   0

/* Register SCP_NOTCHENERGY_1_Q (PMR_SCP_WO) */
#define PMB_SCP_WO_NOTCHENERGY_1_Q     0x0260
#define ABS_PMB_SCP_WO_NOTCHENERGY_1_Q 0x02047A60UL

#define PMB_SCP_WO_Q_ENERGY_1_MASK     0x00FFFF00UL
#define PMB_SCP_WO_Q_ENERGY_1_SHIFT    8
#define PMB_SCP_WO_Q_ENERGY_1_SIGNED   0

/* Register SCP_NOTCHENERGY_2_I (PMR_SCP_WO) */
#define PMB_SCP_WO_NOTCHENERGY_2_I     0x0264
#define ABS_PMB_SCP_WO_NOTCHENERGY_2_I 0x02047A64UL

#define PMB_SCP_WO_I_ENERGY_2_MASK     0x00FFFF00UL
#define PMB_SCP_WO_I_ENERGY_2_SHIFT    8
#define PMB_SCP_WO_I_ENERGY_2_SIGNED   0

/* Register SCP_NOTCHENERGY_2_Q (PMR_SCP_WO) */
#define PMB_SCP_WO_NOTCHENERGY_2_Q     0x0268
#define ABS_PMB_SCP_WO_NOTCHENERGY_2_Q 0x02047A68UL

#define PMB_SCP_WO_Q_ENERGY_2_MASK     0x00FFFF00UL
#define PMB_SCP_WO_Q_ENERGY_2_SHIFT    8
#define PMB_SCP_WO_Q_ENERGY_2_SIGNED   0

/* Register SCP_NOTCHENERGY_3_I (PMR_SCP_WO) */
#define PMB_SCP_WO_NOTCHENERGY_3_I     0x026C
#define ABS_PMB_SCP_WO_NOTCHENERGY_3_I 0x02047A6CUL

#define PMB_SCP_WO_I_ENERGY_3_MASK     0x00FFFF00UL
#define PMB_SCP_WO_I_ENERGY_3_SHIFT    8
#define PMB_SCP_WO_I_ENERGY_3_SIGNED   0

/* Register SCP_NOTCHENERGY_3_Q (PMR_SCP_WO) */
#define PMB_SCP_WO_NOTCHENERGY_3_Q     0x0270
#define ABS_PMB_SCP_WO_NOTCHENERGY_3_Q 0x02047A70UL

#define PMB_SCP_WO_Q_ENERGY_3_MASK     0x00FFFF00UL
#define PMB_SCP_WO_Q_ENERGY_3_SHIFT    8
#define PMB_SCP_WO_Q_ENERGY_3_SIGNED   0

/* Register SCP_NOTCHENERGY_4_I (PMR_SCP_WO) */
#define PMB_SCP_WO_NOTCHENERGY_4_I     0x0274
#define ABS_PMB_SCP_WO_NOTCHENERGY_4_I 0x02047A74UL

#define PMB_SCP_WO_I_ENERGY_4_MASK     0x00FFFF00UL
#define PMB_SCP_WO_I_ENERGY_4_SHIFT    8
#define PMB_SCP_WO_I_ENERGY_4_SIGNED   0

/* Register SCP_NOTCHENERGY_4_Q (PMR_SCP_WO) */
#define PMB_SCP_WO_NOTCHENERGY_4_Q     0x0278
#define ABS_PMB_SCP_WO_NOTCHENERGY_4_Q 0x02047A78UL

#define PMB_SCP_WO_Q_ENERGY_4_MASK     0x00FFFF00UL
#define PMB_SCP_WO_Q_ENERGY_4_SHIFT    8
#define PMB_SCP_WO_Q_ENERGY_4_SIGNED   0

/* Register SCP_NOTCH_BYPASS (PMR_SCP_WO) */
#define PMB_SCP_WO_NOTCH_BYPASS        0x027C
#define ABS_PMB_SCP_WO_NOTCH_BYPASS    0x02047A7CUL

#define PMB_SCP_WO_NOTCH_ACCUM_MASK    0x00400000UL
#define PMB_SCP_WO_NOTCH_ACCUM_SHIFT   22
#define PMB_SCP_WO_NOTCH_ACCUM_SIGNED  0

#define PMB_SCP_WO_NOTCH_BYPASS_MASK   0x00800000UL
#define PMB_SCP_WO_NOTCH_BYPASS_SHIFT  23
#define PMB_SCP_WO_NOTCH_BYPASS_SIGNED 0

/* Register SCP_IMPULSE_NOISE_CONTROL (PMR_SCP_WO) */
#define PMB_SCP_WO_IMPULSE_NOISE_CONTROL      0x0280
#define ABS_PMB_SCP_WO_IMPULSE_NOISE_CONTROL  0x02047A80UL

#define PMB_SCP_WO_NOISE_FILTER_ENABLE_MASK   0x00800000UL
#define PMB_SCP_WO_NOISE_FILTER_ENABLE_SHIFT  23
#define PMB_SCP_WO_NOISE_FILTER_ENABLE_SIGNED 0

/* Register SCP_IMPULSE_NOISE_BURST_COUNT (PMR_SCP_WO) */
#define PMB_SCP_WO_IMPULSE_NOISE_BURST_COUNT     0x0284
#define ABS_PMB_SCP_WO_IMPULSE_NOISE_BURST_COUNT 0x02047A84UL

#define PMB_SCP_WO_NOISE_BURST_COUNT_MASK        0x0000FF00UL
#define PMB_SCP_WO_NOISE_BURST_COUNT_SHIFT       8
#define PMB_SCP_WO_NOISE_BURST_COUNT_SIGNED      0

/* Register SCP_IMPULSE_NOISE_SAMPLE_COUNT (PMR_SCP_WO) */
#define PMB_SCP_WO_IMPULSE_NOISE_SAMPLE_COUNT     0x0288
#define ABS_PMB_SCP_WO_IMPULSE_NOISE_SAMPLE_COUNT 0x02047A88UL

#define PMB_SCP_WO_NOISE_SAMPLE_COUNT_MASK        0x0000FF00UL
#define PMB_SCP_WO_NOISE_SAMPLE_COUNT_SHIFT       8
#define PMB_SCP_WO_NOISE_SAMPLE_COUNT_SIGNED      0

/* Register SCP_IMPULSE_NOISE_ENERGY (PMR_SCP_WO) */
#define PMB_SCP_WO_IMPULSE_NOISE_ENERGY     0x028C
#define ABS_PMB_SCP_WO_IMPULSE_NOISE_ENERGY 0x02047A8CUL

#define PMB_SCP_WO_NOISE_ENERGY_MASK        0x00FFFF00UL
#define PMB_SCP_WO_NOISE_ENERGY_SHIFT       8
#define PMB_SCP_WO_NOISE_ENERGY_SIGNED      0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_1 (PMR_SCP_WO) */
#define PMB_SCP_WO_IMPULSE_NOISE_THRESHOLD_1     0x0290
#define ABS_PMB_SCP_WO_IMPULSE_NOISE_THRESHOLD_1 0x02047A90UL

#define PMB_SCP_WO_T1_MASK                       0x000000FFUL
#define PMB_SCP_WO_T1_SHIFT                      0
#define PMB_SCP_WO_T1_SIGNED                     0

#define PMB_SCP_WO_T2_MASK                       0x0000FF00UL
#define PMB_SCP_WO_T2_SHIFT                      8
#define PMB_SCP_WO_T2_SIGNED                     0

#define PMB_SCP_WO_T3_MASK                       0x00FF0000UL
#define PMB_SCP_WO_T3_SHIFT                      16
#define PMB_SCP_WO_T3_SIGNED                     0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_2 (PMR_SCP_WO) */
#define PMB_SCP_WO_IMPULSE_NOISE_THRESHOLD_2     0x0294
#define ABS_PMB_SCP_WO_IMPULSE_NOISE_THRESHOLD_2 0x02047A94UL

#define PMB_SCP_WO_T4_MASK                       0x000000FFUL
#define PMB_SCP_WO_T4_SHIFT                      0
#define PMB_SCP_WO_T4_SIGNED                     0

#define PMB_SCP_WO_T5_MASK                       0x0000FF00UL
#define PMB_SCP_WO_T5_SHIFT                      8
#define PMB_SCP_WO_T5_SIGNED                     0

#define PMB_SCP_WO_T6_MASK                       0x00FF0000UL
#define PMB_SCP_WO_T6_SHIFT                      16
#define PMB_SCP_WO_T6_SIGNED                     0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_3 (PMR_SCP_WO) */
#define PMB_SCP_WO_IMPULSE_NOISE_THRESHOLD_3     0x0298
#define ABS_PMB_SCP_WO_IMPULSE_NOISE_THRESHOLD_3 0x02047A98UL

#define PMB_SCP_WO_T7_MASK                       0x000000FFUL
#define PMB_SCP_WO_T7_SHIFT                      0
#define PMB_SCP_WO_T7_SIGNED                     0

#define PMB_SCP_WO_T8_MASK                       0x0000FF00UL
#define PMB_SCP_WO_T8_SHIFT                      8
#define PMB_SCP_WO_T8_SIGNED                     0

#define PMB_SCP_WO_T9_MASK                       0x00FF0000UL
#define PMB_SCP_WO_T9_SHIFT                      16
#define PMB_SCP_WO_T9_SIGNED                     0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_4 (PMR_SCP_WO) */
#define PMB_SCP_WO_IMPULSE_NOISE_THRESHOLD_4     0x029C
#define ABS_PMB_SCP_WO_IMPULSE_NOISE_THRESHOLD_4 0x02047A9CUL

#define PMB_SCP_WO_T10_MASK                      0x000000FFUL
#define PMB_SCP_WO_T10_SHIFT                     0
#define PMB_SCP_WO_T10_SIGNED                    0

#define PMB_SCP_WO_T11_MASK                      0x0000FF00UL
#define PMB_SCP_WO_T11_SHIFT                     8
#define PMB_SCP_WO_T11_SIGNED                    0

#define PMB_SCP_WO_T12_MASK                      0x00FF0000UL
#define PMB_SCP_WO_T12_SHIFT                     16
#define PMB_SCP_WO_T12_SIGNED                    0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_5 (PMR_SCP_WO) */
#define PMB_SCP_WO_IMPULSE_NOISE_THRESHOLD_5     0x02A0
#define ABS_PMB_SCP_WO_IMPULSE_NOISE_THRESHOLD_5 0x02047AA0UL

#define PMB_SCP_WO_T13_MASK                      0x000000FFUL
#define PMB_SCP_WO_T13_SHIFT                     0
#define PMB_SCP_WO_T13_SIGNED                    0

#define PMB_SCP_WO_T14_MASK                      0x0000FF00UL
#define PMB_SCP_WO_T14_SHIFT                     8
#define PMB_SCP_WO_T14_SIGNED                    0

#define PMB_SCP_WO_T15_MASK                      0x00FF0000UL
#define PMB_SCP_WO_T15_SHIFT                     16
#define PMB_SCP_WO_T15_SIGNED                    0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_6 (PMR_SCP_WO) */
#define PMB_SCP_WO_IMPULSE_NOISE_THRESHOLD_6     0x02A4
#define ABS_PMB_SCP_WO_IMPULSE_NOISE_THRESHOLD_6 0x02047AA4UL

#define PMB_SCP_WO_T16_MASK                      0x00FF0000UL
#define PMB_SCP_WO_T16_SHIFT                     16
#define PMB_SCP_WO_T16_SIGNED                    0

/* Register SCP_IMPULSE_FILTER_BYPASS (PMR_SCP_WO) */
#define PMB_SCP_WO_IMPULSE_FILTER_BYPASS     0x02A8
#define ABS_PMB_SCP_WO_IMPULSE_FILTER_BYPASS 0x02047AA8UL

#define PMB_SCP_WO_IMP_BYPASS_MASK           0x00800000UL
#define PMB_SCP_WO_IMP_BYPASS_SHIFT          23
#define PMB_SCP_WO_IMP_BYPASS_SIGNED         0

/* Register SCP_HSYNC_OUT_START (PMR_SCP_WO) */
#define PMB_SCP_WO_HSYNC_OUT_START        0x02C0
#define ABS_PMB_SCP_WO_HSYNC_OUT_START    0x02047AC0UL

#define PMB_SCP_WO_HSYNC_OUT_START_MASK   0x00FFFF00UL
#define PMB_SCP_WO_HSYNC_OUT_START_SHIFT  8
#define PMB_SCP_WO_HSYNC_OUT_START_SIGNED 0

/* Register SCP_HSYNC_OUT_END (PMR_SCP_WO) */
#define PMB_SCP_WO_HSYNC_OUT_END        0x02C4
#define ABS_PMB_SCP_WO_HSYNC_OUT_END    0x02047AC4UL

#define PMB_SCP_WO_HSYNC_OUT_END_MASK   0x00FFFF00UL
#define PMB_SCP_WO_HSYNC_OUT_END_SHIFT  8
#define PMB_SCP_WO_HSYNC_OUT_END_SIGNED 0

/* Register SCP_HSYNC_OUT_POLARITY (PMR_SCP_WO) */
#define PMB_SCP_WO_HSYNC_OUT_POLARITY        0x02C8
#define ABS_PMB_SCP_WO_HSYNC_OUT_POLARITY    0x02047AC8UL

#define PMB_SCP_WO_HSYNC_OUT_POLARITY_MASK   0x00800000UL
#define PMB_SCP_WO_HSYNC_OUT_POLARITY_SHIFT  23
#define PMB_SCP_WO_HSYNC_OUT_POLARITY_SIGNED 0

/* Register SCP_VSYNC_OUT_SYMBOL_START (PMR_SCP_WO) */
#define PMB_SCP_WO_VSYNC_OUT_SYMBOL_START        0x02CC
#define ABS_PMB_SCP_WO_VSYNC_OUT_SYMBOL_START    0x02047ACCUL

#define PMB_SCP_WO_VSYNC_OUT_SYMBOL_START_MASK   0x00FFFF00UL
#define PMB_SCP_WO_VSYNC_OUT_SYMBOL_START_SHIFT  8
#define PMB_SCP_WO_VSYNC_OUT_SYMBOL_START_SIGNED 0

/* Register SCP_VSYNC_OUT_SAMPLE_START (PMR_SCP_WO) */
#define PMB_SCP_WO_VSYNC_OUT_SAMPLE_START        0x02D0
#define ABS_PMB_SCP_WO_VSYNC_OUT_SAMPLE_START    0x02047AD0UL

#define PMB_SCP_WO_VSYNC_OUT_SAMPLE_START_MASK   0x00FFFF00UL
#define PMB_SCP_WO_VSYNC_OUT_SAMPLE_START_SHIFT  8
#define PMB_SCP_WO_VSYNC_OUT_SAMPLE_START_SIGNED 0

/* Register SCP_VSYNC_OUT_SYMBOL_END (PMR_SCP_WO) */
#define PMB_SCP_WO_VSYNC_OUT_SYMBOL_END        0x02D4
#define ABS_PMB_SCP_WO_VSYNC_OUT_SYMBOL_END    0x02047AD4UL

#define PMB_SCP_WO_VSYNC_OUT_SYMBOL_END_MASK   0x00FFFF00UL
#define PMB_SCP_WO_VSYNC_OUT_SYMBOL_END_SHIFT  8
#define PMB_SCP_WO_VSYNC_OUT_SYMBOL_END_SIGNED 0

/* Register SCP_VSYNC_OUT_SAMPLE_END (PMR_SCP_WO) */
#define PMB_SCP_WO_VSYNC_OUT_SAMPLE_END        0x02D8
#define ABS_PMB_SCP_WO_VSYNC_OUT_SAMPLE_END    0x02047AD8UL

#define PMB_SCP_WO_VSYNC_OUT_SAMPLE_END_MASK   0x00FFFF00UL
#define PMB_SCP_WO_VSYNC_OUT_SAMPLE_END_SHIFT  8
#define PMB_SCP_WO_VSYNC_OUT_SAMPLE_END_SIGNED 0

/* Register SCP_VSYNC_OUT_POLARITY (PMR_SCP_WO) */
#define PMB_SCP_WO_VSYNC_OUT_POLARITY        0x02DC
#define ABS_PMB_SCP_WO_VSYNC_OUT_POLARITY    0x02047ADCUL

#define PMB_SCP_WO_VSYNC_OUT_POLARITY_MASK   0x00800000UL
#define PMB_SCP_WO_VSYNC_OUT_POLARITY_SHIFT  23
#define PMB_SCP_WO_VSYNC_OUT_POLARITY_SIGNED 0

/* Register SCP_HSYNC_IN_START_SAMPLE (PMR_SCP_WO) */
#define PMB_SCP_WO_HSYNC_IN_START_SAMPLE        0x02E0
#define ABS_PMB_SCP_WO_HSYNC_IN_START_SAMPLE    0x02047AE0UL

#define PMB_SCP_WO_HSYNC_IN_START_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP_WO_HSYNC_IN_START_SAMPLE_SHIFT  8
#define PMB_SCP_WO_HSYNC_IN_START_SAMPLE_SIGNED 0

/* Register SCP_HSYNC_IN_START_OFFSET (PMR_SCP_WO) */
#define PMB_SCP_WO_HSYNC_IN_START_OFFSET        0x02E4
#define ABS_PMB_SCP_WO_HSYNC_IN_START_OFFSET    0x02047AE4UL

#define PMB_SCP_WO_HSYNC_IN_START_OFFSET_MASK   0x00000F00UL
#define PMB_SCP_WO_HSYNC_IN_START_OFFSET_SHIFT  8
#define PMB_SCP_WO_HSYNC_IN_START_OFFSET_SIGNED 0

/* Register SCP_HSYNC_IN_END_SAMPLE (PMR_SCP_WO) */
#define PMB_SCP_WO_HSYNC_IN_END_SAMPLE        0x02E8
#define ABS_PMB_SCP_WO_HSYNC_IN_END_SAMPLE    0x02047AE8UL

#define PMB_SCP_WO_HSYNC_IN_END_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP_WO_HSYNC_IN_END_SAMPLE_SHIFT  8
#define PMB_SCP_WO_HSYNC_IN_END_SAMPLE_SIGNED 0

/* Register SCP_HSYNC_IN_END_OFFSET (PMR_SCP_WO) */
#define PMB_SCP_WO_HSYNC_IN_END_OFFSET        0x02EC
#define ABS_PMB_SCP_WO_HSYNC_IN_END_OFFSET    0x02047AECUL

#define PMB_SCP_WO_HSYNC_IN_END_OFFSET_MASK   0x00000F00UL
#define PMB_SCP_WO_HSYNC_IN_END_OFFSET_SHIFT  8
#define PMB_SCP_WO_HSYNC_IN_END_OFFSET_SIGNED 0

/* Register SCP_HSYNC_IN_POLARITY (PMR_SCP_WO) */
#define PMB_SCP_WO_HSYNC_IN_POLARITY        0x02F0
#define ABS_PMB_SCP_WO_HSYNC_IN_POLARITY    0x02047AF0UL

#define PMB_SCP_WO_HSYNC_IN_POLARITY_MASK   0x00800000UL
#define PMB_SCP_WO_HSYNC_IN_POLARITY_SHIFT  23
#define PMB_SCP_WO_HSYNC_IN_POLARITY_SIGNED 0

/* Register SCP_VSYNC_IN_START_SYMBOL (PMR_SCP_WO) */
#define PMB_SCP_WO_VSYNC_IN_START_SYMBOL        0x02F4
#define ABS_PMB_SCP_WO_VSYNC_IN_START_SYMBOL    0x02047AF4UL

#define PMB_SCP_WO_VSYNC_IN_START_SYMBOL_MASK   0x00FFFF00UL
#define PMB_SCP_WO_VSYNC_IN_START_SYMBOL_SHIFT  8
#define PMB_SCP_WO_VSYNC_IN_START_SYMBOL_SIGNED 0

/* Register SCP_VSYNC_IN_START_SAMPLE (PMR_SCP_WO) */
#define PMB_SCP_WO_VSYNC_IN_START_SAMPLE        0x02F8
#define ABS_PMB_SCP_WO_VSYNC_IN_START_SAMPLE    0x02047AF8UL

#define PMB_SCP_WO_VSYNC_IN_START_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP_WO_VSYNC_IN_START_SAMPLE_SHIFT  8
#define PMB_SCP_WO_VSYNC_IN_START_SAMPLE_SIGNED 0

/* Register SCP_VSYNC_IN_END_SYMBOL (PMR_SCP_WO) */
#define PMB_SCP_WO_VSYNC_IN_END_SYMBOL        0x02FC
#define ABS_PMB_SCP_WO_VSYNC_IN_END_SYMBOL    0x02047AFCUL

#define PMB_SCP_WO_VSYNC_IN_END_SYMBOL_MASK   0x00FFFF00UL
#define PMB_SCP_WO_VSYNC_IN_END_SYMBOL_SHIFT  8
#define PMB_SCP_WO_VSYNC_IN_END_SYMBOL_SIGNED 0

/* Register SCP_VSYNC_IN_END_SAMPLE (PMR_SCP_WO) */
#define PMB_SCP_WO_VSYNC_IN_END_SAMPLE        0x0300
#define ABS_PMB_SCP_WO_VSYNC_IN_END_SAMPLE    0x02047B00UL

#define PMB_SCP_WO_VSYNC_IN_END_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP_WO_VSYNC_IN_END_SAMPLE_SHIFT  8
#define PMB_SCP_WO_VSYNC_IN_END_SAMPLE_SIGNED 0

/* Register SCP_VSYNC_IN_POLARITY (PMR_SCP_WO) */
#define PMB_SCP_WO_VSYNC_IN_POLARITY        0x0304
#define ABS_PMB_SCP_WO_VSYNC_IN_POLARITY    0x02047B04UL

#define PMB_SCP_WO_VSYNC_IN_POLARITY_MASK   0x00800000UL
#define PMB_SCP_WO_VSYNC_IN_POLARITY_SHIFT  23
#define PMB_SCP_WO_VSYNC_IN_POLARITY_SIGNED 0

/* Register SCP_DRM_DECIMATOR_CTRL (PMR_SCP_WO) */
#define PMB_SCP_WO_DRM_DECIMATOR_CTRL     0x0330
#define ABS_PMB_SCP_WO_DRM_DECIMATOR_CTRL 0x02047B30UL

#define PMB_SCP_WO_DRM_DEC_RATIO_MASK     0x00000F00UL
#define PMB_SCP_WO_DRM_DEC_RATIO_SHIFT    8
#define PMB_SCP_WO_DRM_DEC_RATIO_SIGNED   0

#define PMB_SCP_WO_DRM_DEC_EN_MASK        0x00001000UL
#define PMB_SCP_WO_DRM_DEC_EN_SHIFT       12
#define PMB_SCP_WO_DRM_DEC_EN_SIGNED      0

/* Register SCP_CORE_ID (PMR_SCP_WO) */
#define PMB_SCP_WO_CORE_ID            0x0340
#define ABS_PMB_SCP_WO_CORE_ID        0x02047B40UL

#define PMB_SCP_WO_CORE_CONFIG_MASK   0x000000FFUL
#define PMB_SCP_WO_CORE_CONFIG_SHIFT  0
#define PMB_SCP_WO_CORE_CONFIG_SIGNED 0

#define PMB_SCP_WO_CORE_ID_MASK       0x0000FF00UL
#define PMB_SCP_WO_CORE_ID_SHIFT      8
#define PMB_SCP_WO_CORE_ID_SIGNED     0

#define PMB_SCP_WO_GROUP_ID_MASK      0x00FF0000UL
#define PMB_SCP_WO_GROUP_ID_SHIFT     16
#define PMB_SCP_WO_GROUP_ID_SIGNED    0

/* Register SCP_CORE_REVISION (PMR_SCP_WO) */
#define PMB_SCP_WO_CORE_REVISION          0x0350
#define ABS_PMB_SCP_WO_CORE_REVISION      0x02047B50UL

#define PMB_SCP_WO_MAINTENANCE_REV_MASK   0x000000FFUL
#define PMB_SCP_WO_MAINTENANCE_REV_SHIFT  0
#define PMB_SCP_WO_MAINTENANCE_REV_SIGNED 0

#define PMB_SCP_WO_MINOR_REV_MASK         0x0000FF00UL
#define PMB_SCP_WO_MINOR_REV_SHIFT        8
#define PMB_SCP_WO_MINOR_REV_SIGNED       0

#define PMB_SCP_WO_MAJOR_REV_MASK         0x00FF0000UL
#define PMB_SCP_WO_MAJOR_REV_SHIFT        16
#define PMB_SCP_WO_MAJOR_REV_SIGNED       0

/* Register SCP_TBUS_CONTROL (PMR_SCP_WO) */
#define PMB_SCP_WO_TBUS_CONTROL              0x0380
#define ABS_PMB_SCP_WO_TBUS_CONTROL          0x02047B80UL

#define PMB_SCP_WO_TBUS_OUTPUT_STALL_MASK    0x00100000UL
#define PMB_SCP_WO_TBUS_OUTPUT_STALL_SHIFT   20
#define PMB_SCP_WO_TBUS_OUTPUT_STALL_SIGNED  0

#define PMB_SCP_WO_TBUS_OUTPUT_ENABLE_MASK   0x00200000UL
#define PMB_SCP_WO_TBUS_OUTPUT_ENABLE_SHIFT  21
#define PMB_SCP_WO_TBUS_OUTPUT_ENABLE_SIGNED 0

#define PMB_SCP_WO_TBUS_DEBUG_MODE_MASK      0x00400000UL
#define PMB_SCP_WO_TBUS_DEBUG_MODE_SHIFT     22
#define PMB_SCP_WO_TBUS_DEBUG_MODE_SIGNED    0

#define PMB_SCP_WO_TBUS_OUTPUT_MODE_MASK     0x00800000UL
#define PMB_SCP_WO_TBUS_OUTPUT_MODE_SHIFT    23
#define PMB_SCP_WO_TBUS_OUTPUT_MODE_SIGNED   0

/* Register SCP_TBUS_DEBUG_DATA (PMR_SCP_WO) */
#define PMB_SCP_WO_TBUS_DEBUG_DATA             0x0384
#define ABS_PMB_SCP_WO_TBUS_DEBUG_DATA         0x02047B84UL

#define PMB_SCP_WO_TBUS_DEBUG_DATAOUT_Q_MASK   0x00000FFFUL
#define PMB_SCP_WO_TBUS_DEBUG_DATAOUT_Q_SHIFT  0
#define PMB_SCP_WO_TBUS_DEBUG_DATAOUT_Q_SIGNED 0

#define PMB_SCP_WO_TBUS_DEBUG_DATAOUT_I_MASK   0x00FFF000UL
#define PMB_SCP_WO_TBUS_DEBUG_DATAOUT_I_SHIFT  12
#define PMB_SCP_WO_TBUS_DEBUG_DATAOUT_I_SIGNED 0

/* Register SCP_TBUS_DEBUG_EOP (PMR_SCP_WO) */
#define PMB_SCP_WO_TBUS_DEBUG_EOP        0x0388
#define ABS_PMB_SCP_WO_TBUS_DEBUG_EOP    0x02047B88UL

#define PMB_SCP_WO_TBUS_DEBUG_EOP_MASK   0x00800000UL
#define PMB_SCP_WO_TBUS_DEBUG_EOP_SHIFT  23
#define PMB_SCP_WO_TBUS_DEBUG_EOP_SIGNED 0

/* Register SCP_TBUS_DEBUG_VALID (PMR_SCP_WO) */
#define PMB_SCP_WO_TBUS_DEBUG_VALID           0x038C
#define ABS_PMB_SCP_WO_TBUS_DEBUG_VALID       0x02047B8CUL

#define PMB_SCP_WO_TBUS_DEBUG_VALIDOUT_MASK   0x00800000UL
#define PMB_SCP_WO_TBUS_DEBUG_VALIDOUT_SHIFT  23
#define PMB_SCP_WO_TBUS_DEBUG_VALIDOUT_SIGNED 0

/* Register SCP_ISCR_CONTROL (PMR_SCP_WO) */
#define PMB_SCP_WO_ISCR_CONTROL       0x0390
#define ABS_PMB_SCP_WO_ISCR_CONTROL   0x02047B90UL

#define PMB_SCP_WO_ISCR_ENABLE_MASK   0x00000100UL
#define PMB_SCP_WO_ISCR_ENABLE_SHIFT  8
#define PMB_SCP_WO_ISCR_ENABLE_SIGNED 0

/* Register SCP_ISCR_COUNTER0 (PMR_SCP_WO) */
#define PMB_SCP_WO_ISCR_COUNTER0           0x0394
#define ABS_PMB_SCP_WO_ISCR_COUNTER0       0x02047B94UL

#define PMB_SCP_WO_ISCR_COUNTER_LOW_MASK   0x00FFFFFFUL
#define PMB_SCP_WO_ISCR_COUNTER_LOW_SHIFT  0
#define PMB_SCP_WO_ISCR_COUNTER_LOW_SIGNED 0

/* Register SCP_ISCR_COUNTER1 (PMR_SCP_WO) */
#define PMB_SCP_WO_ISCR_COUNTER1            0x0398
#define ABS_PMB_SCP_WO_ISCR_COUNTER1        0x02047B98UL

#define PMB_SCP_WO_ISCR_COUNTER_HIGH_MASK   0x00FFFFFFUL
#define PMB_SCP_WO_ISCR_COUNTER_HIGH_SHIFT  0
#define PMB_SCP_WO_ISCR_COUNTER_HIGH_SIGNED 0

/* Register SCP_ISCR_STATUS0 (PMR_SCP_WO) */
#define PMB_SCP_WO_ISCR_STATUS0              0x039C
#define ABS_PMB_SCP_WO_ISCR_STATUS0          0x02047B9CUL

#define PMB_SCP_WO_ISCR_SYM_START_LOW_MASK   0x00FFFFFFUL
#define PMB_SCP_WO_ISCR_SYM_START_LOW_SHIFT  0
#define PMB_SCP_WO_ISCR_SYM_START_LOW_SIGNED 0

/* Register SCP_ISCR_STATUS1 (PMR_SCP_WO) */
#define PMB_SCP_WO_ISCR_STATUS1               0x03A0
#define ABS_PMB_SCP_WO_ISCR_STATUS1           0x02047BA0UL

#define PMB_SCP_WO_ISCR_SYM_START_HIGH_MASK   0x00FFFFFFUL
#define PMB_SCP_WO_ISCR_SYM_START_HIGH_SHIFT  0
#define PMB_SCP_WO_ISCR_SYM_START_HIGH_SIGNED 0

/* Register SCP_CONFIGURATION (PMR_SCP_WO) */
#define PMB_SCP_WO_CONFIGURATION                   0x03A4
#define ABS_PMB_SCP_WO_CONFIGURATION               0x02047BA4UL

#define PMB_SCP_WO_CONFIGURATION_DRM_DECIM_MASK    0x00000002UL
#define PMB_SCP_WO_CONFIGURATION_DRM_DECIM_SHIFT   1
#define PMB_SCP_WO_CONFIGURATION_DRM_DECIM_SIGNED  0

#define PMB_SCP_WO_CONFIGURATION_EARLY_GAIN_MASK   0x00000010UL
#define PMB_SCP_WO_CONFIGURATION_EARLY_GAIN_SHIFT  4
#define PMB_SCP_WO_CONFIGURATION_EARLY_GAIN_SIGNED 0

#define PMB_SCP_WO_CONFIGURATION_MIXER_MASK        0x00000080UL
#define PMB_SCP_WO_CONFIGURATION_MIXER_SHIFT       7
#define PMB_SCP_WO_CONFIGURATION_MIXER_SIGNED      0

#define PMB_SCP_WO_CONFIGURATION_CIC_MASK          0x00000400UL
#define PMB_SCP_WO_CONFIGURATION_CIC_SHIFT         10
#define PMB_SCP_WO_CONFIGURATION_CIC_SIGNED        0

#define PMB_SCP_WO_CONFIGURATION_NOTCH_MASK        0x00001800UL
#define PMB_SCP_WO_CONFIGURATION_NOTCH_SHIFT       11
#define PMB_SCP_WO_CONFIGURATION_NOTCH_SIGNED      0

#define PMB_SCP_WO_CONFIGURATION_LATE_GAIN_MASK    0x00002000UL
#define PMB_SCP_WO_CONFIGURATION_LATE_GAIN_SHIFT   13
#define PMB_SCP_WO_CONFIGURATION_LATE_GAIN_SIGNED  0

#define PMB_SCP_WO_CONFIGURATION_IMPULSE_MASK      0x00004000UL
#define PMB_SCP_WO_CONFIGURATION_IMPULSE_SHIFT     14
#define PMB_SCP_WO_CONFIGURATION_IMPULSE_SIGNED    0

#define PMB_SCP_WO_CONFIGURATION_VID_SYNC_MASK     0x00010000UL
#define PMB_SCP_WO_CONFIGURATION_VID_SYNC_SHIFT    16
#define PMB_SCP_WO_CONFIGURATION_VID_SYNC_SIGNED   0

#define PMB_SCP_WO_CONFIGURATION_DMAOP_MASK        0x00020000UL
#define PMB_SCP_WO_CONFIGURATION_DMAOP_SHIFT       17
#define PMB_SCP_WO_CONFIGURATION_DMAOP_SIGNED      0

/* Register UCC_VITERBI_RESET (PMR_UCC_VITERBI) */
#define PMB_UCC_VITERBI_RESET                 0x0000
#define ABS_PMB_UCC_VITERBI_RESET             0x02048000UL

#define PMB_UCC_VITERBI_PUNC_SEQ_CLEAR_MASK   0x00000001UL
#define PMB_UCC_VITERBI_PUNC_SEQ_CLEAR_SHIFT  0
#define PMB_UCC_VITERBI_PUNC_SEQ_CLEAR_SIGNED 0

#define PMB_UCC_VITERBI_VIT_DONE_CLEAR_MASK   0x00000002UL
#define PMB_UCC_VITERBI_VIT_DONE_CLEAR_SHIFT  1
#define PMB_UCC_VITERBI_VIT_DONE_CLEAR_SIGNED 0

#define PMB_UCC_VITERBI_VIT_RESET_MASK        0x00000100UL
#define PMB_UCC_VITERBI_VIT_RESET_SHIFT       8
#define PMB_UCC_VITERBI_VIT_RESET_SIGNED      0

#define PMB_UCC_VITERBI_FE_RESET_MASK         0x00000200UL
#define PMB_UCC_VITERBI_FE_RESET_SHIFT        9
#define PMB_UCC_VITERBI_FE_RESET_SIGNED       0

#define PMB_UCC_VITERBI_BE_RESET_MASK         0x00000400UL
#define PMB_UCC_VITERBI_BE_RESET_SHIFT        10
#define PMB_UCC_VITERBI_BE_RESET_SIGNED       0

#define PMB_UCC_VITERBI_FB_RESET_MASK         0x00000800UL
#define PMB_UCC_VITERBI_FB_RESET_SHIFT        11
#define PMB_UCC_VITERBI_FB_RESET_SIGNED       0

#define PMB_UCC_VITERBI_ERRCOUNT_RESET_MASK   0x00001000UL
#define PMB_UCC_VITERBI_ERRCOUNT_RESET_SHIFT  12
#define PMB_UCC_VITERBI_ERRCOUNT_RESET_SIGNED 0

#define PMB_UCC_VITERBI_TEST_PUNC_END_MASK    0x00002000UL
#define PMB_UCC_VITERBI_TEST_PUNC_END_SHIFT   13
#define PMB_UCC_VITERBI_TEST_PUNC_END_SIGNED  0

/* Register UCC_VITERBI_CONFIG1 (PMR_UCC_VITERBI) */
#define PMB_UCC_VITERBI_CONFIG1                    0x0004
#define ABS_PMB_UCC_VITERBI_CONFIG1                0x02048004UL

#define PMB_UCC_VITERBI_SD_BITS_MASK               0x00000001UL
#define PMB_UCC_VITERBI_SD_BITS_SHIFT              0
#define PMB_UCC_VITERBI_SD_BITS_SIGNED             0

#define PMB_UCC_VITERBI_SD_MID_STEP_MASK           0x00000002UL
#define PMB_UCC_VITERBI_SD_MID_STEP_SHIFT          1
#define PMB_UCC_VITERBI_SD_MID_STEP_SIGNED         0

#define PMB_UCC_VITERBI_SD_ODD_START_MASK          0x00000004UL
#define PMB_UCC_VITERBI_SD_ODD_START_SHIFT         2
#define PMB_UCC_VITERBI_SD_ODD_START_SIGNED        0

#define PMB_UCC_VITERBI_PUNC_MODE_MASK             0x00000008UL
#define PMB_UCC_VITERBI_PUNC_MODE_SHIFT            3
#define PMB_UCC_VITERBI_PUNC_MODE_SIGNED           0

#define PMB_UCC_VITERBI_END_JOB_FE_RESET_MASK      0x00000010UL
#define PMB_UCC_VITERBI_END_JOB_FE_RESET_SHIFT     4
#define PMB_UCC_VITERBI_END_JOB_FE_RESET_SIGNED    0

#define PMB_UCC_VITERBI_END_JOB_COUNT_RESET_MASK   0x00000020UL
#define PMB_UCC_VITERBI_END_JOB_COUNT_RESET_SHIFT  5
#define PMB_UCC_VITERBI_END_JOB_COUNT_RESET_SIGNED 0

#define PMB_UCC_VITERBI_PACKET_LENGTH_MASK         0x0000FF00UL
#define PMB_UCC_VITERBI_PACKET_LENGTH_SHIFT        8
#define PMB_UCC_VITERBI_PACKET_LENGTH_SIGNED       0

/* Register UCC_VITERBI_CONFIG2 (PMR_UCC_VITERBI) */
#define PMB_UCC_VITERBI_CONFIG2               0x0008
#define ABS_PMB_UCC_VITERBI_CONFIG2           0x02048008UL

#define PMB_UCC_VITERBI_START_PHASE_MASK      0x0000000FUL
#define PMB_UCC_VITERBI_START_PHASE_SHIFT     0
#define PMB_UCC_VITERBI_START_PHASE_SIGNED    0

#define PMB_UCC_VITERBI_RESET_PHASE_MASK      0x00000010UL
#define PMB_UCC_VITERBI_RESET_PHASE_SHIFT     4
#define PMB_UCC_VITERBI_RESET_PHASE_SIGNED    0

#define PMB_UCC_VITERBI_START_STATE_MASK      0x00003F00UL
#define PMB_UCC_VITERBI_START_STATE_SHIFT     8
#define PMB_UCC_VITERBI_START_STATE_SIGNED    0

#define PMB_UCC_VITERBI_RESET_STATE_MASK      0x00004000UL
#define PMB_UCC_VITERBI_RESET_STATE_SHIFT     14
#define PMB_UCC_VITERBI_RESET_STATE_SIGNED    0

#define PMB_UCC_VITERBI_USE_BEST_STATE_MASK   0x00008000UL
#define PMB_UCC_VITERBI_USE_BEST_STATE_SHIFT  15
#define PMB_UCC_VITERBI_USE_BEST_STATE_SIGNED 0

#define PMB_UCC_VITERBI_END_STATE_MASK        0x003F0000UL
#define PMB_UCC_VITERBI_END_STATE_SHIFT       16
#define PMB_UCC_VITERBI_END_STATE_SIGNED      0

#define PMB_UCC_VITERBI_STATE_TERM_MASK       0x00400000UL
#define PMB_UCC_VITERBI_STATE_TERM_SHIFT      22
#define PMB_UCC_VITERBI_STATE_TERM_SIGNED     0

/* Register UCC_VITERBI_PUNCTURE_PATTERN_0 (PMR_UCC_VITERBI) */
#define PMB_UCC_VITERBI_PUNCTURE_PATTERN_0     0x000C
#define ABS_PMB_UCC_VITERBI_PUNCTURE_PATTERN_0 0x0204800CUL

#define PMB_UCC_VITERBI_PP5_MASK               0x0000000FUL
#define PMB_UCC_VITERBI_PP5_SHIFT              0
#define PMB_UCC_VITERBI_PP5_SIGNED             0

#define PMB_UCC_VITERBI_PP4_MASK               0x000000F0UL
#define PMB_UCC_VITERBI_PP4_SHIFT              4
#define PMB_UCC_VITERBI_PP4_SIGNED             0

#define PMB_UCC_VITERBI_PP3_MASK               0x00000F00UL
#define PMB_UCC_VITERBI_PP3_SHIFT              8
#define PMB_UCC_VITERBI_PP3_SIGNED             0

#define PMB_UCC_VITERBI_PP2_MASK               0x0000F000UL
#define PMB_UCC_VITERBI_PP2_SHIFT              12
#define PMB_UCC_VITERBI_PP2_SIGNED             0

#define PMB_UCC_VITERBI_PP1_MASK               0x000F0000UL
#define PMB_UCC_VITERBI_PP1_SHIFT              16
#define PMB_UCC_VITERBI_PP1_SIGNED             0

#define PMB_UCC_VITERBI_PP0_MASK               0x00F00000UL
#define PMB_UCC_VITERBI_PP0_SHIFT              20
#define PMB_UCC_VITERBI_PP0_SIGNED             0

/* Register UCC_VITERBI_PUNCTURE_PATTERN_1 (PMR_UCC_VITERBI) */
#define PMB_UCC_VITERBI_PUNCTURE_PATTERN_1     0x0010
#define ABS_PMB_UCC_VITERBI_PUNCTURE_PATTERN_1 0x02048010UL

#define PMB_UCC_VITERBI_PP11_MASK              0x0000000FUL
#define PMB_UCC_VITERBI_PP11_SHIFT             0
#define PMB_UCC_VITERBI_PP11_SIGNED            0

#define PMB_UCC_VITERBI_PP10_MASK              0x000000F0UL
#define PMB_UCC_VITERBI_PP10_SHIFT             4
#define PMB_UCC_VITERBI_PP10_SIGNED            0

#define PMB_UCC_VITERBI_PP9_MASK               0x00000F00UL
#define PMB_UCC_VITERBI_PP9_SHIFT              8
#define PMB_UCC_VITERBI_PP9_SIGNED             0

#define PMB_UCC_VITERBI_PP8_MASK               0x0000F000UL
#define PMB_UCC_VITERBI_PP8_SHIFT              12
#define PMB_UCC_VITERBI_PP8_SIGNED             0

#define PMB_UCC_VITERBI_PP7_MASK               0x000F0000UL
#define PMB_UCC_VITERBI_PP7_SHIFT              16
#define PMB_UCC_VITERBI_PP7_SIGNED             0

#define PMB_UCC_VITERBI_PP6_MASK               0x00F00000UL
#define PMB_UCC_VITERBI_PP6_SHIFT              20
#define PMB_UCC_VITERBI_PP6_SIGNED             0

/* Register UCC_VITERBI_PUNCTURE_PATTERN_2 (PMR_UCC_VITERBI) */
#define PMB_UCC_VITERBI_PUNCTURE_PATTERN_2     0x0014
#define ABS_PMB_UCC_VITERBI_PUNCTURE_PATTERN_2 0x02048014UL

#define PMB_UCC_VITERBI_PP15_MASK              0x00000F00UL
#define PMB_UCC_VITERBI_PP15_SHIFT             8
#define PMB_UCC_VITERBI_PP15_SIGNED            0

#define PMB_UCC_VITERBI_PP14_MASK              0x0000F000UL
#define PMB_UCC_VITERBI_PP14_SHIFT             12
#define PMB_UCC_VITERBI_PP14_SIGNED            0

#define PMB_UCC_VITERBI_PP13_MASK              0x000F0000UL
#define PMB_UCC_VITERBI_PP13_SHIFT             16
#define PMB_UCC_VITERBI_PP13_SIGNED            0

#define PMB_UCC_VITERBI_PP12_MASK              0x00F00000UL
#define PMB_UCC_VITERBI_PP12_SHIFT             20
#define PMB_UCC_VITERBI_PP12_SIGNED            0

/* Register UCC_VITERBI_PUNCTURE_CONTROL_0 (PMR_UCC_VITERBI) */
#define PMB_UCC_VITERBI_PUNCTURE_CONTROL_0     0x0018
#define ABS_PMB_UCC_VITERBI_PUNCTURE_CONTROL_0 0x02048018UL

#define PMB_UCC_VITERBI_END_JOB_MASK           0x00000100UL
#define PMB_UCC_VITERBI_END_JOB_SHIFT          8
#define PMB_UCC_VITERBI_END_JOB_SIGNED         0

#define PMB_UCC_VITERBI_SEND_INTERRUPT_MASK    0x00000200UL
#define PMB_UCC_VITERBI_SEND_INTERRUPT_SHIFT   9
#define PMB_UCC_VITERBI_SEND_INTERRUPT_SIGNED  0

#define PMB_UCC_VITERBI_PUNC_DEBUG_MASK        0x00001C00UL
#define PMB_UCC_VITERBI_PUNC_DEBUG_SHIFT       10
#define PMB_UCC_VITERBI_PUNC_DEBUG_SIGNED      0

#define PMB_UCC_VITERBI_SLOTS_TAKEN_MASK       0x00E00000UL
#define PMB_UCC_VITERBI_SLOTS_TAKEN_SHIFT      21
#define PMB_UCC_VITERBI_SLOTS_TAKEN_SIGNED     0

/* Register UCC_VITERBI_PUNCTURE_CONTROL_1 (PMR_UCC_VITERBI) */
#define PMB_UCC_VITERBI_PUNCTURE_CONTROL_1     0x001C
#define ABS_PMB_UCC_VITERBI_PUNCTURE_CONTROL_1 0x0204801CUL

#define PMB_UCC_VITERBI_NP_MASK                0x0000000FUL
#define PMB_UCC_VITERBI_NP_SHIFT               0
#define PMB_UCC_VITERBI_NP_SIGNED              0

#define PMB_UCC_VITERBI_NL_MASK                0x000FFFF0UL
#define PMB_UCC_VITERBI_NL_SHIFT               4
#define PMB_UCC_VITERBI_NL_SIGNED              0

/* Register UCC_VITERBI_POLYNOMIALS_0 (PMR_UCC_VITERBI) */
#define PMB_UCC_VITERBI_POLYNOMIALS_0     0x0020
#define ABS_PMB_UCC_VITERBI_POLYNOMIALS_0 0x02048020UL

#define PMB_UCC_VITERBI_P1_MASK           0x00007F00UL
#define PMB_UCC_VITERBI_P1_SHIFT          8
#define PMB_UCC_VITERBI_P1_SIGNED         0

#define PMB_UCC_VITERBI_P0_MASK           0x007F0000UL
#define PMB_UCC_VITERBI_P0_SHIFT          16
#define PMB_UCC_VITERBI_P0_SIGNED         0

/* Register UCC_VITERBI_POLYNOMIALS_1 (PMR_UCC_VITERBI) */
#define PMB_UCC_VITERBI_POLYNOMIALS_1     0x0024
#define ABS_PMB_UCC_VITERBI_POLYNOMIALS_1 0x02048024UL

#define PMB_UCC_VITERBI_P3_MASK           0x00007F00UL
#define PMB_UCC_VITERBI_P3_SHIFT          8
#define PMB_UCC_VITERBI_P3_SIGNED         0

#define PMB_UCC_VITERBI_P2_MASK           0x007F0000UL
#define PMB_UCC_VITERBI_P2_SHIFT          16
#define PMB_UCC_VITERBI_P2_SIGNED         0

/* Register UCC_VITERBI_DESCRAMBLER_0 (PMR_UCC_VITERBI) */
#define PMB_UCC_VITERBI_DESCRAMBLER_0     0x0028
#define ABS_PMB_UCC_VITERBI_DESCRAMBLER_0 0x02048028UL

#define PMB_UCC_VITERBI_DMODE_MASK        0x00000003UL
#define PMB_UCC_VITERBI_DMODE_SHIFT       0
#define PMB_UCC_VITERBI_DMODE_SIGNED      0

#define PMB_UCC_VITERBI_DP_MASK           0x00FFFF00UL
#define PMB_UCC_VITERBI_DP_SHIFT          8
#define PMB_UCC_VITERBI_DP_SIGNED         0

/* Register UCC_VITERBI_DESCRAMBLER_1 (PMR_UCC_VITERBI) */
#define PMB_UCC_VITERBI_DESCRAMBLER_1     0x002C
#define ABS_PMB_UCC_VITERBI_DESCRAMBLER_1 0x0204802CUL

#define PMB_UCC_VITERBI_DI_MASK           0x00FFFF00UL
#define PMB_UCC_VITERBI_DI_SHIFT          8
#define PMB_UCC_VITERBI_DI_SIGNED         0

/* Register UCC_VITERBI_END_PHASE (PMR_UCC_VITERBI) */
#define PMB_UCC_VITERBI_END_PHASE        0x0040
#define ABS_PMB_UCC_VITERBI_END_PHASE    0x02048040UL

#define PMB_UCC_VITERBI_END_PHASE_MASK   0x0000000FUL
#define PMB_UCC_VITERBI_END_PHASE_SHIFT  0
#define PMB_UCC_VITERBI_END_PHASE_SIGNED 0

/* Register UCC_VITERBI_ERRS_0 (PMR_UCC_VITERBI) */
#define PMB_UCC_VITERBI_ERRS_0                  0x0044
#define ABS_PMB_UCC_VITERBI_ERRS_0              0x02048044UL

#define PMB_UCC_VITERBI_ERRS_COUNT_START_MASK   0x00FFFF00UL
#define PMB_UCC_VITERBI_ERRS_COUNT_START_SHIFT  8
#define PMB_UCC_VITERBI_ERRS_COUNT_START_SIGNED 0

/* Register UCC_VITERBI_ERRS_1 (PMR_UCC_VITERBI) */
#define PMB_UCC_VITERBI_ERRS_1                    0x0048
#define ABS_PMB_UCC_VITERBI_ERRS_1                0x02048048UL

#define PMB_UCC_VITERBI_ERRS_COUNT_STOPPED_MASK   0x00000001UL
#define PMB_UCC_VITERBI_ERRS_COUNT_STOPPED_SHIFT  0
#define PMB_UCC_VITERBI_ERRS_COUNT_STOPPED_SIGNED 0

#define PMB_UCC_VITERBI_ERRS_COUNT_STOP_MASK      0x00FFFF00UL
#define PMB_UCC_VITERBI_ERRS_COUNT_STOP_SHIFT     8
#define PMB_UCC_VITERBI_ERRS_COUNT_STOP_SIGNED    0

/* Register UCC_VITERBI_ONES (PMR_UCC_VITERBI) */
#define PMB_UCC_VITERBI_ONES        0x004C
#define ABS_PMB_UCC_VITERBI_ONES    0x0204804CUL

#define PMB_UCC_VITERBI_ONES_MASK   0x0000FFFFUL
#define PMB_UCC_VITERBI_ONES_SHIFT  0
#define PMB_UCC_VITERBI_ONES_SIGNED 0

/* Register UCC_VITERBI_INT_STATUS (PMR_UCC_VITERBI) */
#define PMB_UCC_VITERBI_INT_STATUS           0x0050
#define ABS_PMB_UCC_VITERBI_INT_STATUS       0x02048050UL

#define PMB_UCC_VITERBI_PUNC_SEQ_STAT_MASK   0x00200000UL
#define PMB_UCC_VITERBI_PUNC_SEQ_STAT_SHIFT  21
#define PMB_UCC_VITERBI_PUNC_SEQ_STAT_SIGNED 0

#define PMB_UCC_VITERBI_VIT_DONE_STAT_MASK   0x00800000UL
#define PMB_UCC_VITERBI_VIT_DONE_STAT_SHIFT  23
#define PMB_UCC_VITERBI_VIT_DONE_STAT_SIGNED 0

/* Register UCC_VITERBI_IDLE_STATUS (PMR_UCC_VITERBI) */
#define PMB_UCC_VITERBI_IDLE_STATUS              0x0054
#define ABS_PMB_UCC_VITERBI_IDLE_STATUS          0x02048054UL

#define PMB_UCC_VITERBI_IDLE_NOT_BUSY_TRB_MASK   0x00000001UL
#define PMB_UCC_VITERBI_IDLE_NOT_BUSY_TRB_SHIFT  0
#define PMB_UCC_VITERBI_IDLE_NOT_BUSY_TRB_SIGNED 0

#define PMB_UCC_VITERBI_IDLE_NOT_BUSY_SMT_MASK   0x00000002UL
#define PMB_UCC_VITERBI_IDLE_NOT_BUSY_SMT_SHIFT  1
#define PMB_UCC_VITERBI_IDLE_NOT_BUSY_SMT_SIGNED 0

#define PMB_UCC_VITERBI_IDLE_NOT_BUSY_SCR_MASK   0x00000004UL
#define PMB_UCC_VITERBI_IDLE_NOT_BUSY_SCR_SHIFT  2
#define PMB_UCC_VITERBI_IDLE_NOT_BUSY_SCR_SIGNED 0

#define PMB_UCC_VITERBI_IDLE_NOT_BUSY_FKF_MASK   0x00000008UL
#define PMB_UCC_VITERBI_IDLE_NOT_BUSY_FKF_SHIFT  3
#define PMB_UCC_VITERBI_IDLE_NOT_BUSY_FKF_SIGNED 0

#define PMB_UCC_VITERBI_IDLE_NOT_BUSY_FKB_MASK   0x00000010UL
#define PMB_UCC_VITERBI_IDLE_NOT_BUSY_FKB_SHIFT  4
#define PMB_UCC_VITERBI_IDLE_NOT_BUSY_FKB_SIGNED 0

#define PMB_UCC_VITERBI_IDLE_NOT_BUSY_ERC_MASK   0x00000020UL
#define PMB_UCC_VITERBI_IDLE_NOT_BUSY_ERC_SHIFT  5
#define PMB_UCC_VITERBI_IDLE_NOT_BUSY_ERC_SIGNED 0

#define PMB_UCC_VITERBI_IDLE_NOT_BUSY_ENC_MASK   0x00000040UL
#define PMB_UCC_VITERBI_IDLE_NOT_BUSY_ENC_SHIFT  6
#define PMB_UCC_VITERBI_IDLE_NOT_BUSY_ENC_SIGNED 0

#define PMB_UCC_VITERBI_IDLE_NOT_BUSY_DMA_MASK   0x00000080UL
#define PMB_UCC_VITERBI_IDLE_NOT_BUSY_DMA_SHIFT  7
#define PMB_UCC_VITERBI_IDLE_NOT_BUSY_DMA_SIGNED 0

#define PMB_UCC_VITERBI_IDLE_NOT_BUSY_DPR_MASK   0x00000100UL
#define PMB_UCC_VITERBI_IDLE_NOT_BUSY_DPR_SHIFT  8
#define PMB_UCC_VITERBI_IDLE_NOT_BUSY_DPR_SIGNED 0

#define PMB_UCC_VITERBI_IDLE_NOT_BUSY_ACS_MASK   0x00000200UL
#define PMB_UCC_VITERBI_IDLE_NOT_BUSY_ACS_SHIFT  9
#define PMB_UCC_VITERBI_IDLE_NOT_BUSY_ACS_SIGNED 0

/* Register UCC_VITERBI_IPDMA_TBUS_CONTROL (PMR_UCC_VITERBI) */
#define PMB_UCC_VITERBI_IPDMA_TBUS_CONTROL           0x0060
#define ABS_PMB_UCC_VITERBI_IPDMA_TBUS_CONTROL       0x02048060UL

#define PMB_UCC_VITERBI_IPDMA_TBUS_SYNC_FLUSH_MASK   0x00200000UL
#define PMB_UCC_VITERBI_IPDMA_TBUS_SYNC_FLUSH_SHIFT  21
#define PMB_UCC_VITERBI_IPDMA_TBUS_SYNC_FLUSH_SIGNED 0

#define PMB_UCC_VITERBI_IPDMA_TBUS_DEBUG_MODE_MASK   0x00400000UL
#define PMB_UCC_VITERBI_IPDMA_TBUS_DEBUG_MODE_SHIFT  22
#define PMB_UCC_VITERBI_IPDMA_TBUS_DEBUG_MODE_SIGNED 0

/* Register UCC_VITERBI_IPDMA_TBUS_DEBUG_DATA (PMR_UCC_VITERBI) */
#define PMB_UCC_VITERBI_IPDMA_TBUS_DEBUG_DATA          0x0064
#define ABS_PMB_UCC_VITERBI_IPDMA_TBUS_DEBUG_DATA      0x02048064UL

#define PMB_UCC_VITERBI_IPDMA_TBUS_DEBUG_DATAIN_MASK   0x0000FF00UL
#define PMB_UCC_VITERBI_IPDMA_TBUS_DEBUG_DATAIN_SHIFT  8
#define PMB_UCC_VITERBI_IPDMA_TBUS_DEBUG_DATAIN_SIGNED 0

/* Register UCC_VITERBI_IPDMA_TBUS_DEBUG_SYNC (PMR_UCC_VITERBI) */
#define PMB_UCC_VITERBI_IPDMA_TBUS_DEBUG_SYNC          0x0068
#define ABS_PMB_UCC_VITERBI_IPDMA_TBUS_DEBUG_SYNC      0x02048068UL

#define PMB_UCC_VITERBI_IPDMA_TBUS_DEBUG_SYNCIN_MASK   0x00800000UL
#define PMB_UCC_VITERBI_IPDMA_TBUS_DEBUG_SYNCIN_SHIFT  23
#define PMB_UCC_VITERBI_IPDMA_TBUS_DEBUG_SYNCIN_SIGNED 0

/* Register UCC_VITERBI_IPDMA_TBUS_DEBUG_VALID (PMR_UCC_VITERBI) */
#define PMB_UCC_VITERBI_IPDMA_TBUS_DEBUG_VALID           0x006C
#define ABS_PMB_UCC_VITERBI_IPDMA_TBUS_DEBUG_VALID       0x0204806CUL

#define PMB_UCC_VITERBI_IPDMA_TBUS_DEBUG_ENABLEIN_MASK   0x00800000UL
#define PMB_UCC_VITERBI_IPDMA_TBUS_DEBUG_ENABLEIN_SHIFT  23
#define PMB_UCC_VITERBI_IPDMA_TBUS_DEBUG_ENABLEIN_SIGNED 0

/* Register UCC_VITERBI_OPDMA_TBUS_CONTROL (PMR_UCC_VITERBI) */
#define PMB_UCC_VITERBI_OPDMA_TBUS_CONTROL           0x0070
#define ABS_PMB_UCC_VITERBI_OPDMA_TBUS_CONTROL       0x02048070UL

#define PMB_UCC_VITERBI_OPDMA_TBUS_DEBUG_MODE_MASK   0x00400000UL
#define PMB_UCC_VITERBI_OPDMA_TBUS_DEBUG_MODE_SHIFT  22
#define PMB_UCC_VITERBI_OPDMA_TBUS_DEBUG_MODE_SIGNED 0

/* Register UCC_VITERBI_OPDMA_TBUS_DEBUG_DATA (PMR_UCC_VITERBI) */
#define PMB_UCC_VITERBI_OPDMA_TBUS_DEBUG_DATA           0x0074
#define ABS_PMB_UCC_VITERBI_OPDMA_TBUS_DEBUG_DATA       0x02048074UL

#define PMB_UCC_VITERBI_OPDMA_TBUS_DEBUG_DATAOUT_MASK   0x0000FF00UL
#define PMB_UCC_VITERBI_OPDMA_TBUS_DEBUG_DATAOUT_SHIFT  8
#define PMB_UCC_VITERBI_OPDMA_TBUS_DEBUG_DATAOUT_SIGNED 0

/* Register UCC_VITERBI_OPDMA_TBUS_DEBUG_VALID (PMR_UCC_VITERBI) */
#define PMB_UCC_VITERBI_OPDMA_TBUS_DEBUG_VALID           0x0078
#define ABS_PMB_UCC_VITERBI_OPDMA_TBUS_DEBUG_VALID       0x02048078UL

#define PMB_UCC_VITERBI_OPDMA_TBUS_DEBUG_VALIDOUT_MASK   0x00800000UL
#define PMB_UCC_VITERBI_OPDMA_TBUS_DEBUG_VALIDOUT_SHIFT  23
#define PMB_UCC_VITERBI_OPDMA_TBUS_DEBUG_VALIDOUT_SIGNED 0

/* Register UCC_DERANDOMISER_MODE (PMR_UCC_DERANDOMISER) */
#define PMB_UCC_DERANDOMISER_MODE        0x0000
#define ABS_PMB_UCC_DERANDOMISER_MODE    0x02048800UL

#define PMB_UCC_DERANDOMISER_MODE_MASK   0x00000003UL
#define PMB_UCC_DERANDOMISER_MODE_SHIFT  0
#define PMB_UCC_DERANDOMISER_MODE_SIGNED 0

/* Register UCC_DERANDOMISER_CONFIGURATION (PMR_UCC_DERANDOMISER) */
#define PMB_UCC_DERANDOMISER_CONFIGURATION                    0x0004
#define ABS_PMB_UCC_DERANDOMISER_CONFIGURATION                0x02048804UL

#define PMB_UCC_DERANDOMISER_SYNC_BYTE_POSITION_MASK          0x00000001UL
#define PMB_UCC_DERANDOMISER_SYNC_BYTE_POSITION_SHIFT         0
#define PMB_UCC_DERANDOMISER_SYNC_BYTE_POSITION_SIGNED        0

#define PMB_UCC_DERANDOMISER_SYNC_BYTE_ADVANCE_STATE_MASK     0x00000002UL
#define PMB_UCC_DERANDOMISER_SYNC_BYTE_ADVANCE_STATE_SHIFT    1
#define PMB_UCC_DERANDOMISER_SYNC_BYTE_ADVANCE_STATE_SIGNED   0

#define PMB_UCC_DERANDOMISER_SYNC_BYTE_DERANDOMISE_MASK       0x00000004UL
#define PMB_UCC_DERANDOMISER_SYNC_BYTE_DERANDOMISE_SHIFT      2
#define PMB_UCC_DERANDOMISER_SYNC_BYTE_DERANDOMISE_SIGNED     0

#define PMB_UCC_DERANDOMISER_SYNC_BYTE_EIGHTH_INVERTED_MASK   0x00000008UL
#define PMB_UCC_DERANDOMISER_SYNC_BYTE_EIGHTH_INVERTED_SHIFT  3
#define PMB_UCC_DERANDOMISER_SYNC_BYTE_EIGHTH_INVERTED_SIGNED 0

#define PMB_UCC_DERANDOMISER_SYNC_BYTE_UNINVERT_MASK          0x00000010UL
#define PMB_UCC_DERANDOMISER_SYNC_BYTE_UNINVERT_SHIFT         4
#define PMB_UCC_DERANDOMISER_SYNC_BYTE_UNINVERT_SIGNED        0

#define PMB_UCC_DERANDOMISER_SYNC_BYTE_FORCE_MASK             0x00000020UL
#define PMB_UCC_DERANDOMISER_SYNC_BYTE_FORCE_SHIFT            5
#define PMB_UCC_DERANDOMISER_SYNC_BYTE_FORCE_SIGNED           0

#define PMB_UCC_DERANDOMISER_PRESERVE_TEI_MASK                0x00000040UL
#define PMB_UCC_DERANDOMISER_PRESERVE_TEI_SHIFT               6
#define PMB_UCC_DERANDOMISER_PRESERVE_TEI_SIGNED              0

#define PMB_UCC_DERANDOMISER_RESET_CRITERIA_MASK              0x00000180UL
#define PMB_UCC_DERANDOMISER_RESET_CRITERIA_SHIFT             7
#define PMB_UCC_DERANDOMISER_RESET_CRITERIA_SIGNED            0

#define PMB_UCC_DERANDOMISER_PACKET_LENGTH_MASK               0x000FF000UL
#define PMB_UCC_DERANDOMISER_PACKET_LENGTH_SHIFT              12
#define PMB_UCC_DERANDOMISER_PACKET_LENGTH_SIGNED             0

/* Register UCC_DERANDOMISER_RESET_CONDITION (PMR_UCC_DERANDOMISER) */
#define PMB_UCC_DERANDOMISER_RESET_CONDITION        0x0008
#define ABS_PMB_UCC_DERANDOMISER_RESET_CONDITION    0x02048808UL

#define PMB_UCC_DERANDOMISER_RESET_CONDITION_MASK   0x001FFFFFUL
#define PMB_UCC_DERANDOMISER_RESET_CONDITION_SHIFT  0
#define PMB_UCC_DERANDOMISER_RESET_CONDITION_SIGNED 0

/* Register UCC_DERANDOMISER_LFSR_STATE (PMR_UCC_DERANDOMISER) */
#define PMB_UCC_DERANDOMISER_LFSR_STATE        0x000C
#define ABS_PMB_UCC_DERANDOMISER_LFSR_STATE    0x0204880CUL

#define PMB_UCC_DERANDOMISER_LFSR_STATE_MASK   0x001FFFFFUL
#define PMB_UCC_DERANDOMISER_LFSR_STATE_SHIFT  0
#define PMB_UCC_DERANDOMISER_LFSR_STATE_SIGNED 0

/* Register UCC_DERANDOMISER_FRAME_COUNTER (PMR_UCC_DERANDOMISER) */
#define PMB_UCC_DERANDOMISER_FRAME_COUNTER        0x0010
#define ABS_PMB_UCC_DERANDOMISER_FRAME_COUNTER    0x02048810UL

#define PMB_UCC_DERANDOMISER_FRAME_COUNTER_MASK   0x001FFFFFUL
#define PMB_UCC_DERANDOMISER_FRAME_COUNTER_SHIFT  0
#define PMB_UCC_DERANDOMISER_FRAME_COUNTER_SIGNED 0

/* Register UCC_DERANDOMISER_OTHER_COUNTERS (PMR_UCC_DERANDOMISER) */
#define PMB_UCC_DERANDOMISER_OTHER_COUNTERS           0x0014
#define ABS_PMB_UCC_DERANDOMISER_OTHER_COUNTERS       0x02048814UL

#define PMB_UCC_DERANDOMISER_PACKET_COUNTER_MASK      0x000000FFUL
#define PMB_UCC_DERANDOMISER_PACKET_COUNTER_SHIFT     0
#define PMB_UCC_DERANDOMISER_PACKET_COUNTER_SIGNED    0

#define PMB_UCC_DERANDOMISER_SYNC_BYTE_COUNTER_MASK   0x00070000UL
#define PMB_UCC_DERANDOMISER_SYNC_BYTE_COUNTER_SHIFT  16
#define PMB_UCC_DERANDOMISER_SYNC_BYTE_COUNTER_SIGNED 0

/* Register UCC_DERANDOMISER_TBUS_WR_MODE (PMR_UCC_DERANDOMISER) */
#define PMB_UCC_DERANDOMISER_TBUS_WR_MODE        0x0040
#define ABS_PMB_UCC_DERANDOMISER_TBUS_WR_MODE    0x02048840UL

#define PMB_UCC_DERANDOMISER_TBUS_WR_MODE_MASK   0x00000001UL
#define PMB_UCC_DERANDOMISER_TBUS_WR_MODE_SHIFT  0
#define PMB_UCC_DERANDOMISER_TBUS_WR_MODE_SIGNED 0

/* Register UCC_DERANDOMISER_TBUS_WR_DATA (PMR_UCC_DERANDOMISER) */
#define PMB_UCC_DERANDOMISER_TBUS_WR_DATA        0x0044
#define ABS_PMB_UCC_DERANDOMISER_TBUS_WR_DATA    0x02048844UL

#define PMB_UCC_DERANDOMISER_TBUS_WR_DATA_MASK   0x000000FFUL
#define PMB_UCC_DERANDOMISER_TBUS_WR_DATA_SHIFT  0
#define PMB_UCC_DERANDOMISER_TBUS_WR_DATA_SIGNED 0

/* Register UCC_DERANDOMISER_TBUS_WR_ENABLE (PMR_UCC_DERANDOMISER) */
#define PMB_UCC_DERANDOMISER_TBUS_WR_ENABLE        0x0048
#define ABS_PMB_UCC_DERANDOMISER_TBUS_WR_ENABLE    0x02048848UL

#define PMB_UCC_DERANDOMISER_TBUS_WR_ENABLE_MASK   0x00000001UL
#define PMB_UCC_DERANDOMISER_TBUS_WR_ENABLE_SHIFT  0
#define PMB_UCC_DERANDOMISER_TBUS_WR_ENABLE_SIGNED 0

/* Register UCC_DERANDOMISER_TBUS_RD_MODE (PMR_UCC_DERANDOMISER) */
#define PMB_UCC_DERANDOMISER_TBUS_RD_MODE        0x004C
#define ABS_PMB_UCC_DERANDOMISER_TBUS_RD_MODE    0x0204884CUL

#define PMB_UCC_DERANDOMISER_TBUS_RD_MODE_MASK   0x00000001UL
#define PMB_UCC_DERANDOMISER_TBUS_RD_MODE_SHIFT  0
#define PMB_UCC_DERANDOMISER_TBUS_RD_MODE_SIGNED 0

/* Register UCC_DERANDOMISER_TBUS_RD_DATA (PMR_UCC_DERANDOMISER) */
#define PMB_UCC_DERANDOMISER_TBUS_RD_DATA        0x0050
#define ABS_PMB_UCC_DERANDOMISER_TBUS_RD_DATA    0x02048850UL

#define PMB_UCC_DERANDOMISER_TBUS_RD_DATA_MASK   0x000000FFUL
#define PMB_UCC_DERANDOMISER_TBUS_RD_DATA_SHIFT  0
#define PMB_UCC_DERANDOMISER_TBUS_RD_DATA_SIGNED 0

/* Register UCC_DERANDOMISER_TBUS_RD_VALID (PMR_UCC_DERANDOMISER) */
#define PMB_UCC_DERANDOMISER_TBUS_RD_VALID        0x0054
#define ABS_PMB_UCC_DERANDOMISER_TBUS_RD_VALID    0x02048854UL

#define PMB_UCC_DERANDOMISER_TBUS_RD_VALID_MASK   0x00000001UL
#define PMB_UCC_DERANDOMISER_TBUS_RD_VALID_SHIFT  0
#define PMB_UCC_DERANDOMISER_TBUS_RD_VALID_SIGNED 0

/* Register UCC_TSO_CONTROL0 (PMR_UCC_TSO) */
#define PMB_UCC_TSO_CONTROL0                           0x0000
#define ABS_PMB_UCC_TSO_CONTROL0                       0x02049000UL

#define PMB_UCC_TSO_TSO_SELECTED_LAYER_TS_PKT_MASK     0x00000007UL
#define PMB_UCC_TSO_TSO_SELECTED_LAYER_TS_PKT_SHIFT    0
#define PMB_UCC_TSO_TSO_SELECTED_LAYER_TS_PKT_SIGNED   0

#define PMB_UCC_TSO_TSO_SELECTED_LAYER_NULL_PKT_MASK   0x00000070UL
#define PMB_UCC_TSO_TSO_SELECTED_LAYER_NULL_PKT_SHIFT  4
#define PMB_UCC_TSO_TSO_SELECTED_LAYER_NULL_PKT_SIGNED 0

#define PMB_UCC_TSO_TSO_ENABLE_MASK                    0x00400000UL
#define PMB_UCC_TSO_TSO_ENABLE_SHIFT                   22
#define PMB_UCC_TSO_TSO_ENABLE_SIGNED                  0

#define PMB_UCC_TSO_TSD_ENABLE_MASK                    0x00800000UL
#define PMB_UCC_TSO_TSD_ENABLE_SHIFT                   23
#define PMB_UCC_TSO_TSD_ENABLE_SIGNED                  0

/* Register UCC_TSO_CONTROL1 (PMR_UCC_TSO) */
#define PMB_UCC_TSO_CONTROL1                 0x0004
#define ABS_PMB_UCC_TSO_CONTROL1             0x02049004UL

#define PMB_UCC_TSO_TSO_BIT_SYNC_MODE_MASK   0x00000100UL
#define PMB_UCC_TSO_TSO_BIT_SYNC_MODE_SHIFT  8
#define PMB_UCC_TSO_TSO_BIT_SYNC_MODE_SIGNED 0

#define PMB_UCC_TSO_TSO_STREAM_SELECT_MASK   0x00000200UL
#define PMB_UCC_TSO_TSO_STREAM_SELECT_SHIFT  9
#define PMB_UCC_TSO_TSO_STREAM_SELECT_SIGNED 0

#define PMB_UCC_TSO_TSO_ERROR_INVERT_MASK    0x00000400UL
#define PMB_UCC_TSO_TSO_ERROR_INVERT_SHIFT   10
#define PMB_UCC_TSO_TSO_ERROR_INVERT_SIGNED  0

#define PMB_UCC_TSO_TSO_VALID_INVERT_MASK    0x00000800UL
#define PMB_UCC_TSO_TSO_VALID_INVERT_SHIFT   11
#define PMB_UCC_TSO_TSO_VALID_INVERT_SIGNED  0

#define PMB_UCC_TSO_TSO_CLOCK_INVERT_MASK    0x00001000UL
#define PMB_UCC_TSO_TSO_CLOCK_INVERT_SHIFT   12
#define PMB_UCC_TSO_TSO_CLOCK_INVERT_SIGNED  0

#define PMB_UCC_TSO_TSO_CLOCK_GATE_MASK      0x00002000UL
#define PMB_UCC_TSO_TSO_CLOCK_GATE_SHIFT     13
#define PMB_UCC_TSO_TSO_CLOCK_GATE_SIGNED    0

#define PMB_UCC_TSO_TSO_DATA_ORDER_MASK      0x00004000UL
#define PMB_UCC_TSO_TSO_DATA_ORDER_SHIFT     14
#define PMB_UCC_TSO_TSO_DATA_ORDER_SIGNED    0

#define PMB_UCC_TSO_TSO_BITCLK_PAD_MASK      0x00008000UL
#define PMB_UCC_TSO_TSO_BITCLK_PAD_SHIFT     15
#define PMB_UCC_TSO_TSO_BITCLK_PAD_SIGNED    0

#define PMB_UCC_TSO_TSO_BITCLK_NULL_MASK     0x00010000UL
#define PMB_UCC_TSO_TSO_BITCLK_NULL_SHIFT    16
#define PMB_UCC_TSO_TSO_BITCLK_NULL_SIGNED   0

#define PMB_UCC_TSO_TSO_BYTECLK_PAD_MASK     0x00020000UL
#define PMB_UCC_TSO_TSO_BYTECLK_PAD_SHIFT    17
#define PMB_UCC_TSO_TSO_BYTECLK_PAD_SIGNED   0

#define PMB_UCC_TSO_TSO_BYTECLK_NULL_MASK    0x00040000UL
#define PMB_UCC_TSO_TSO_BYTECLK_NULL_SHIFT   18
#define PMB_UCC_TSO_TSO_BYTECLK_NULL_SIGNED  0

#define PMB_UCC_TSO_TSO_PAD_204_MASK         0x00080000UL
#define PMB_UCC_TSO_TSO_PAD_204_SHIFT        19
#define PMB_UCC_TSO_TSO_PAD_204_SIGNED       0

#define PMB_UCC_TSO_TSO_NULL_PKT_PAD_MASK    0x00100000UL
#define PMB_UCC_TSO_TSO_NULL_PKT_PAD_SHIFT   20
#define PMB_UCC_TSO_TSO_NULL_PKT_PAD_SIGNED  0

/* Register UCC_TSO_CONTROL2 (PMR_UCC_TSO) */
#define PMB_UCC_TSO_CONTROL2            0x0008
#define ABS_PMB_UCC_TSO_CONTROL2        0x02049008UL

#define PMB_UCC_TSO_TSO_PAD_BYTE_MASK   0x0000FF00UL
#define PMB_UCC_TSO_TSO_PAD_BYTE_SHIFT  8
#define PMB_UCC_TSO_TSO_PAD_BYTE_SIGNED 0

/* Register UCC_TSO_CONTROL3 (PMR_UCC_TSO) */
#define PMB_UCC_TSO_CONTROL3                0x000C
#define ABS_PMB_UCC_TSO_CONTROL3            0x0204900CUL

#define PMB_UCC_TSO_TSO_BYTE_CLK_SEL_MASK   0x00000F00UL
#define PMB_UCC_TSO_TSO_BYTE_CLK_SEL_SHIFT  8
#define PMB_UCC_TSO_TSO_BYTE_CLK_SEL_SIGNED 0

#define PMB_UCC_TSO_TSO_BIT_CLK_DIV_MASK    0x00FF0000UL
#define PMB_UCC_TSO_TSO_BIT_CLK_DIV_SHIFT   16
#define PMB_UCC_TSO_TSO_BIT_CLK_DIV_SIGNED  0

/* Register UCC_TSO_CONTROL4 (PMR_UCC_TSO) */
#define PMB_UCC_TSO_CONTROL4                   0x0010
#define ABS_PMB_UCC_TSO_CONTROL4               0x02049010UL

#define PMB_UCC_TSO_TSO_EXTRA_PAD_BYTES_MASK   0x00FFE000UL
#define PMB_UCC_TSO_TSO_EXTRA_PAD_BYTES_SHIFT  13
#define PMB_UCC_TSO_TSO_EXTRA_PAD_BYTES_SIGNED 0

/* Register UCC_TSO_CONTROL5 (PMR_UCC_TSO) */
#define PMB_UCC_TSO_CONTROL5                0x0014
#define ABS_PMB_UCC_TSO_CONTROL5            0x02049014UL

#define PMB_UCC_TSO_TSO_GEN_NULL_PKT_MASK   0x00800000UL
#define PMB_UCC_TSO_TSO_GEN_NULL_PKT_SHIFT  23
#define PMB_UCC_TSO_TSO_GEN_NULL_PKT_SIGNED 0

/* Register UCC_TSO_TSD_ORUN_IRQ_ENABLE (PMR_UCC_TSO) */
#define PMB_UCC_TSO_TSD_ORUN_IRQ_ENABLE        0x0020
#define ABS_PMB_UCC_TSO_TSD_ORUN_IRQ_ENABLE    0x02049020UL

#define PMB_UCC_TSO_TSD_ORUN_IRQ_ENABLE_MASK   0x00800000UL
#define PMB_UCC_TSO_TSD_ORUN_IRQ_ENABLE_SHIFT  23
#define PMB_UCC_TSO_TSD_ORUN_IRQ_ENABLE_SIGNED 0

/* Register UCC_TSO_TSD_ORUN_IRQ_STATUS (PMR_UCC_TSO) */
#define PMB_UCC_TSO_TSD_ORUN_IRQ_STATUS        0x0024
#define ABS_PMB_UCC_TSO_TSD_ORUN_IRQ_STATUS    0x02049024UL

#define PMB_UCC_TSO_TSD_ORUN_IRQ_STATUS_MASK   0x00800000UL
#define PMB_UCC_TSO_TSD_ORUN_IRQ_STATUS_SHIFT  23
#define PMB_UCC_TSO_TSD_ORUN_IRQ_STATUS_SIGNED 0

/* Register UCC_TSO_TSD_ORUN_IRQ_CLEAR (PMR_UCC_TSO) */
#define PMB_UCC_TSO_TSD_ORUN_IRQ_CLEAR        0x0028
#define ABS_PMB_UCC_TSO_TSD_ORUN_IRQ_CLEAR    0x02049028UL

#define PMB_UCC_TSO_TSD_ORUN_IRQ_CLEAR_MASK   0x00800000UL
#define PMB_UCC_TSO_TSD_ORUN_IRQ_CLEAR_SHIFT  23
#define PMB_UCC_TSO_TSD_ORUN_IRQ_CLEAR_SIGNED 0

/* Register UCC_TSO_IDLE_NOT_BUSY (PMR_UCC_TSO) */
#define PMB_UCC_TSO_IDLE_NOT_BUSY     0x0030
#define ABS_PMB_UCC_TSO_IDLE_NOT_BUSY 0x02049030UL

#define PMB_UCC_TSO_TSO_INB_MASK      0x00800000UL
#define PMB_UCC_TSO_TSO_INB_SHIFT     23
#define PMB_UCC_TSO_TSO_INB_SIGNED    0

/* Register UCC_TSO_PKT_BYTE_POS (PMR_UCC_TSO) */
#define PMB_UCC_TSO_PKT_BYTE_POS               0x0034
#define ABS_PMB_UCC_TSO_PKT_BYTE_POS           0x02049034UL

#define PMB_UCC_TSO_TSO_PACKET_BYTE_POS_MASK   0x00FF0000UL
#define PMB_UCC_TSO_TSO_PACKET_BYTE_POS_SHIFT  16
#define PMB_UCC_TSO_TSO_PACKET_BYTE_POS_SIGNED 0

/* Register UCC_TSO_BLOCK_RESET (PMR_UCC_TSO) */
#define PMB_UCC_TSO_BLOCK_RESET           0x0040
#define ABS_PMB_UCC_TSO_BLOCK_RESET       0x02049040UL

#define PMB_UCC_TSO_RESET_PROG_TSO_MASK   0x00800000UL
#define PMB_UCC_TSO_RESET_PROG_TSO_SHIFT  23
#define PMB_UCC_TSO_RESET_PROG_TSO_SIGNED 0

/* Register UCC_TSO_TSO_TBUS_CONTROL (PMR_UCC_TSO) */
#define PMB_UCC_TSO_TSO_TBUS_CONTROL           0x0050
#define ABS_PMB_UCC_TSO_TSO_TBUS_CONTROL       0x02049050UL

#define PMB_UCC_TSO_TSO_TBUS_DEBUG_MODE_MASK   0x00800000UL
#define PMB_UCC_TSO_TSO_TBUS_DEBUG_MODE_SHIFT  23
#define PMB_UCC_TSO_TSO_TBUS_DEBUG_MODE_SIGNED 0

/* Register UCC_TSO_TBUS_DEBUG_DATA (PMR_UCC_TSO) */
#define PMB_UCC_TSO_TBUS_DEBUG_DATA              0x0054
#define ABS_PMB_UCC_TSO_TBUS_DEBUG_DATA          0x02049054UL

#define PMB_UCC_TSO_TSO_TBUS_DEBUG_DATAIN_MASK   0x000000FFUL
#define PMB_UCC_TSO_TSO_TBUS_DEBUG_DATAIN_SHIFT  0
#define PMB_UCC_TSO_TSO_TBUS_DEBUG_DATAIN_SIGNED 0

/* Register UCC_TSO_TBUS_DEBUG_SYNC (PMR_UCC_TSO) */
#define PMB_UCC_TSO_TBUS_DEBUG_SYNC              0x0058
#define ABS_PMB_UCC_TSO_TBUS_DEBUG_SYNC          0x02049058UL

#define PMB_UCC_TSO_TSO_TBUS_DEBUG_SYNCIN_MASK   0x00800000UL
#define PMB_UCC_TSO_TSO_TBUS_DEBUG_SYNCIN_SHIFT  23
#define PMB_UCC_TSO_TSO_TBUS_DEBUG_SYNCIN_SIGNED 0

/* Register UCC_TSO_TBUS_DEBUG_ENABLE (PMR_UCC_TSO) */
#define PMB_UCC_TSO_TBUS_DEBUG_ENABLE              0x005C
#define ABS_PMB_UCC_TSO_TBUS_DEBUG_ENABLE          0x0204905CUL

#define PMB_UCC_TSO_TSO_TBUS_DEBUG_ENABLEIN_MASK   0x00800000UL
#define PMB_UCC_TSO_TSO_TBUS_DEBUG_ENABLEIN_SHIFT  23
#define PMB_UCC_TSO_TSO_TBUS_DEBUG_ENABLEIN_SIGNED 0

/* Register WLAN_DEAGGREGATION_RESET (PMR_WLAN_DEAGG) */
#define PMB_WLAN_DEAGG_RESET             0x0000
#define ABS_PMB_WLAN_DEAGG_RESET         0x02049800UL

#define PMB_WLAN_DEAGG_SOFT_RESET_MASK   0x00000001UL
#define PMB_WLAN_DEAGG_SOFT_RESET_SHIFT  0
#define PMB_WLAN_DEAGG_SOFT_RESET_SIGNED 0

/* Register WLAN_DEAGGREGATION_AMPDU_EVENT_CLEAR_REG (PMR_WLAN_DEAGG) */
#define PMB_WLAN_DEAGG_AMPDU_EVENT_CLEAR_REG                   0x0004
#define ABS_PMB_WLAN_DEAGG_AMPDU_EVENT_CLEAR_REG               0x02049804UL

#define PMB_WLAN_DEAGG_PACKET_END_EVENT_CLEAR_MASK             0x00000001UL
#define PMB_WLAN_DEAGG_PACKET_END_EVENT_CLEAR_SHIFT            0
#define PMB_WLAN_DEAGG_PACKET_END_EVENT_CLEAR_SIGNED           0

#define PMB_WLAN_DEAGG_AMPDU_FOUND_EVENT_CLEAR_MASK            0x00000002UL
#define PMB_WLAN_DEAGG_AMPDU_FOUND_EVENT_CLEAR_SHIFT           1
#define PMB_WLAN_DEAGG_AMPDU_FOUND_EVENT_CLEAR_SIGNED          0

#define PMB_WLAN_DEAGG_SIFS_TX_CLEAR_MASK                      0x00000004UL
#define PMB_WLAN_DEAGG_SIFS_TX_CLEAR_SHIFT                     2
#define PMB_WLAN_DEAGG_SIFS_TX_CLEAR_SIGNED                    0

#define PMB_WLAN_DEAGG_AMPDU_LENGTH_FIFO_OVR_FLOW_CLEAR_MASK   0x00000008UL
#define PMB_WLAN_DEAGG_AMPDU_LENGTH_FIFO_OVR_FLOW_CLEAR_SHIFT  3
#define PMB_WLAN_DEAGG_AMPDU_LENGTH_FIFO_OVR_FLOW_CLEAR_SIGNED 0

/* Register WLAN_DEAGGREGATION_DSS_DATA (PMR_WLAN_DEAGG) */
#define PMB_WLAN_DEAGG_DSS_DATA             0x0008
#define ABS_PMB_WLAN_DEAGG_DSS_DATA         0x02049808UL

#define PMB_WLAN_DEAGG_DSS_DATA_BYTE_MASK   0x000000FFUL
#define PMB_WLAN_DEAGG_DSS_DATA_BYTE_SHIFT  0
#define PMB_WLAN_DEAGG_DSS_DATA_BYTE_SIGNED 0

/* Register WLAN_DEAGGREGATION_MPDU_LNTH_REG (PMR_WLAN_DEAGG) */
#define PMB_WLAN_DEAGG_MPDU_LNTH_REG        0x000C
#define ABS_PMB_WLAN_DEAGG_MPDU_LNTH_REG    0x0204980CUL

#define PMB_WLAN_DEAGG_PACKET_LENGTH_MASK   0x0000FFFFUL
#define PMB_WLAN_DEAGG_PACKET_LENGTH_SHIFT  0
#define PMB_WLAN_DEAGG_PACKET_LENGTH_SIGNED 0

/* Register WLAN_DEAGGREGATION_MPDU_RX_VECTOR_COUNT (PMR_WLAN_DEAGG) */
#define PMB_WLAN_DEAGG_MPDU_RX_VECTOR_COUNT     0x0010
#define ABS_PMB_WLAN_DEAGG_MPDU_RX_VECTOR_COUNT 0x02049810UL

#define PMB_WLAN_DEAGG_RX_VECTOR_COUNT_MASK     0x0000000FUL
#define PMB_WLAN_DEAGG_RX_VECTOR_COUNT_SHIFT    0
#define PMB_WLAN_DEAGG_RX_VECTOR_COUNT_SIGNED   0

/* Register WLAN_DEAGGREGATION_RX_VECTOR_1_TO_3 (PMR_WLAN_DEAGG) */
#define PMB_WLAN_DEAGG_RX_VECTOR_1_TO_3           0x0014
#define ABS_PMB_WLAN_DEAGG_RX_VECTOR_1_TO_3       0x02049814UL

#define PMB_WLAN_DEAGG_RX_VECTOR_HW_1_TO_3_MASK   0x00FFFFFFUL
#define PMB_WLAN_DEAGG_RX_VECTOR_HW_1_TO_3_SHIFT  0
#define PMB_WLAN_DEAGG_RX_VECTOR_HW_1_TO_3_SIGNED 0

/* Register WLAN_DEAGGREGATION_RX_VECTOR_4_TO_6 (PMR_WLAN_DEAGG) */
#define PMB_WLAN_DEAGG_RX_VECTOR_4_TO_6           0x0018
#define ABS_PMB_WLAN_DEAGG_RX_VECTOR_4_TO_6       0x02049818UL

#define PMB_WLAN_DEAGG_RX_VECTOR_HW_4_TO_6_MASK   0x00FFFFFFUL
#define PMB_WLAN_DEAGG_RX_VECTOR_HW_4_TO_6_SHIFT  0
#define PMB_WLAN_DEAGG_RX_VECTOR_HW_4_TO_6_SIGNED 0

/* Register WLAN_DEAGGREGATION_CTRL_REG (PMR_WLAN_DEAGG) */
#define PMB_WLAN_DEAGG_CTRL_REG                0x001C
#define ABS_PMB_WLAN_DEAGG_CTRL_REG            0x0204981CUL

#define PMB_WLAN_DEAGG_MODULE_ENABLE_MASK      0x00000001UL
#define PMB_WLAN_DEAGG_MODULE_ENABLE_SHIFT     0
#define PMB_WLAN_DEAGG_MODULE_ENABLE_SIGNED    0

#define PMB_WLAN_DEAGG_MPDU_OR_AMPDU_MASK      0x00000002UL
#define PMB_WLAN_DEAGG_MPDU_OR_AMPDU_SHIFT     1
#define PMB_WLAN_DEAGG_MPDU_OR_AMPDU_SIGNED    0

#define PMB_WLAN_DEAGG_DSS_OR_OFDM_RATE_MASK   0x00000004UL
#define PMB_WLAN_DEAGG_DSS_OR_OFDM_RATE_SHIFT  2
#define PMB_WLAN_DEAGG_DSS_OR_OFDM_RATE_SIGNED 0

/* Register WLAN_DEAGGREGATION_MAC_ADDR_1TO3 (PMR_WLAN_DEAGG) */
#define PMB_WLAN_DEAGG_MAC_ADDR_1TO3       0x0020
#define ABS_PMB_WLAN_DEAGG_MAC_ADDR_1TO3   0x02049820UL

#define PMB_WLAN_DEAGG_MAC_ADDR_1_3_MASK   0x00FFFFFFUL
#define PMB_WLAN_DEAGG_MAC_ADDR_1_3_SHIFT  0
#define PMB_WLAN_DEAGG_MAC_ADDR_1_3_SIGNED 0

/* Register WLAN_DEAGGREGATION_MAC_ADDR_4TO6 (PMR_WLAN_DEAGG) */
#define PMB_WLAN_DEAGG_MAC_ADDR_4TO6        0x0024
#define ABS_PMB_WLAN_DEAGG_MAC_ADDR_4TO6    0x02049824UL

#define PMB_WLAN_DEAGG_MAC_ADDR_4TO6_MASK   0x00FFFFFFUL
#define PMB_WLAN_DEAGG_MAC_ADDR_4TO6_SHIFT  0
#define PMB_WLAN_DEAGG_MAC_ADDR_4TO6_SIGNED 0

/* Register WLAN_DEAGGREGATION_CRC_SELECT_8_16 (PMR_WLAN_DEAGG) */
#define PMB_WLAN_DEAGG_CRC_SELECT_8_16      0x0028
#define ABS_PMB_WLAN_DEAGG_CRC_SELECT_8_16  0x02049828UL

#define PMB_WLAN_DEAGG_CRC8_OR_CRC16_MASK   0x00000001UL
#define PMB_WLAN_DEAGG_CRC8_OR_CRC16_SHIFT  0
#define PMB_WLAN_DEAGG_CRC8_OR_CRC16_SIGNED 0

/* Register WLAN_DEAGGREGATION_CRC_STATE (PMR_WLAN_DEAGG) */
#define PMB_WLAN_DEAGG_CRC_STATE        0x002C
#define ABS_PMB_WLAN_DEAGG_CRC_STATE    0x0204982CUL

#define PMB_WLAN_DEAGG_CRC_STATE_MASK   0x0000FFFFUL
#define PMB_WLAN_DEAGG_CRC_STATE_SHIFT  0
#define PMB_WLAN_DEAGG_CRC_STATE_SIGNED 0

/* Register WLAN_DEAGGREGATION_CRC_STATE_BIT_REVERSED (PMR_WLAN_DEAGG) */
#define PMB_WLAN_DEAGG_CRC_STATE_BIT_REVERSED        0x0030
#define ABS_PMB_WLAN_DEAGG_CRC_STATE_BIT_REVERSED    0x02049830UL

#define PMB_WLAN_DEAGG_CRC_STATE_BIT_REVERSED_MASK   0x0000FFFFUL
#define PMB_WLAN_DEAGG_CRC_STATE_BIT_REVERSED_SHIFT  0
#define PMB_WLAN_DEAGG_CRC_STATE_BIT_REVERSED_SIGNED 0

/* Register WLAN_DEAGGREGATION_CRC_DATA_IN (PMR_WLAN_DEAGG) */
#define PMB_WLAN_DEAGG_CRC_DATA_IN        0x0034
#define ABS_PMB_WLAN_DEAGG_CRC_DATA_IN    0x02049834UL

#define PMB_WLAN_DEAGG_CRC_DATA_IN_MASK   0x000000FFUL
#define PMB_WLAN_DEAGG_CRC_DATA_IN_SHIFT  0
#define PMB_WLAN_DEAGG_CRC_DATA_IN_SIGNED 0

/* Register WLAN_DEAGGREGATION_CRC_DATA_IN_BIT_VALIDITY (PMR_WLAN_DEAGG) */
#define PMB_WLAN_DEAGG_CRC_DATA_IN_BIT_VALIDITY        0x0038
#define ABS_PMB_WLAN_DEAGG_CRC_DATA_IN_BIT_VALIDITY    0x02049838UL

#define PMB_WLAN_DEAGG_CRC_DATA_IN_BIT_VALIDITY_MASK   0x000000FFUL
#define PMB_WLAN_DEAGG_CRC_DATA_IN_BIT_VALIDITY_SHIFT  0
#define PMB_WLAN_DEAGG_CRC_DATA_IN_BIT_VALIDITY_SIGNED 0

/* Register WLAN_DEAGGREGATION_DEBUG_REG (PMR_WLAN_DEAGG) */
#define PMB_WLAN_DEAGG_DEBUG_REG                          0x003C
#define ABS_PMB_WLAN_DEAGG_DEBUG_REG                      0x0204983CUL

#define PMB_WLAN_DEAGG_CRC_8_SELECT_MASK                  0x00000001UL
#define PMB_WLAN_DEAGG_CRC_8_SELECT_SHIFT                 0
#define PMB_WLAN_DEAGG_CRC_8_SELECT_SIGNED                0

#define PMB_WLAN_DEAGG_DELIMITER_SIG_CHECK_DISABLE_MASK   0x00000002UL
#define PMB_WLAN_DEAGG_DELIMITER_SIG_CHECK_DISABLE_SHIFT  1
#define PMB_WLAN_DEAGG_DELIMITER_SIG_CHECK_DISABLE_SIGNED 0

#define PMB_WLAN_DEAGG_CRC_32_SELECT_MASK                 0x00000004UL
#define PMB_WLAN_DEAGG_CRC_32_SELECT_SHIFT                2
#define PMB_WLAN_DEAGG_CRC_32_SELECT_SIGNED               0

/* Register WLAN_DEAGGREGATION_EVENT_STATUS (PMR_WLAN_DEAGG) */
#define PMB_WLAN_DEAGG_EVENT_STATUS                             0x0098
#define ABS_PMB_WLAN_DEAGG_EVENT_STATUS                         0x02049898UL

#define PMB_WLAN_DEAGG_PACKET_END_EVENT_STATUS_MASK             0x00000001UL
#define PMB_WLAN_DEAGG_PACKET_END_EVENT_STATUS_SHIFT            0
#define PMB_WLAN_DEAGG_PACKET_END_EVENT_STATUS_SIGNED           0

#define PMB_WLAN_DEAGG_AMPDU_FOUND_EVENT_STATUS_MASK            0x00000002UL
#define PMB_WLAN_DEAGG_AMPDU_FOUND_EVENT_STATUS_SHIFT           1
#define PMB_WLAN_DEAGG_AMPDU_FOUND_EVENT_STATUS_SIGNED          0

#define PMB_WLAN_DEAGG_SIFS_TX_STATUS_MASK                      0x00000004UL
#define PMB_WLAN_DEAGG_SIFS_TX_STATUS_SHIFT                     2
#define PMB_WLAN_DEAGG_SIFS_TX_STATUS_SIGNED                    0

#define PMB_WLAN_DEAGG_AMPDU_LENGTH_FIFO_OVR_FLOW_STATUS_MASK   0x00000008UL
#define PMB_WLAN_DEAGG_AMPDU_LENGTH_FIFO_OVR_FLOW_STATUS_SHIFT  3
#define PMB_WLAN_DEAGG_AMPDU_LENGTH_FIFO_OVR_FLOW_STATUS_SIGNED 0

/* Register WLAN_DEAGGREGATION_AMPDU_SUB_FRAME_LNTH (PMR_WLAN_DEAGG) */
#define PMB_WLAN_DEAGG_AMPDU_SUB_FRAME_LNTH          0x009C
#define ABS_PMB_WLAN_DEAGG_AMPDU_SUB_FRAME_LNTH      0x0204989CUL

#define PMB_WLAN_DEAGG_AMPDU_SUB_FRAME_LENGTH_MASK   0x0000FFFFUL
#define PMB_WLAN_DEAGG_AMPDU_SUB_FRAME_LENGTH_SHIFT  0
#define PMB_WLAN_DEAGG_AMPDU_SUB_FRAME_LENGTH_SIGNED 0

/* Register WLAN_DEAGGREGATION_MPDU_HDR_1_TO_3 (PMR_WLAN_DEAGG) */
#define PMB_WLAN_DEAGG_MPDU_HDR_1_TO_3       0x00A0
#define ABS_PMB_WLAN_DEAGG_MPDU_HDR_1_TO_3   0x020498A0UL

#define PMB_WLAN_DEAGG_MAC_HDR_1_TO_3_MASK   0x00FFFFFFUL
#define PMB_WLAN_DEAGG_MAC_HDR_1_TO_3_SHIFT  0
#define PMB_WLAN_DEAGG_MAC_HDR_1_TO_3_SIGNED 0

/* Register WLAN_DEAGGREGATION_MPDU_HDR_4_TO_6 (PMR_WLAN_DEAGG) */
#define PMB_WLAN_DEAGG_MPDU_HDR_4_TO_6       0x00A4
#define ABS_PMB_WLAN_DEAGG_MPDU_HDR_4_TO_6   0x020498A4UL

#define PMB_WLAN_DEAGG_MAC_HDR_4_TO_6_MASK   0x00FFFFFFUL
#define PMB_WLAN_DEAGG_MAC_HDR_4_TO_6_SHIFT  0
#define PMB_WLAN_DEAGG_MAC_HDR_4_TO_6_SIGNED 0

/* Register WLAN_DEAGGREGATION_MPDU_HDR_7_TO_9 (PMR_WLAN_DEAGG) */
#define PMB_WLAN_DEAGG_MPDU_HDR_7_TO_9       0x00A8
#define ABS_PMB_WLAN_DEAGG_MPDU_HDR_7_TO_9   0x020498A8UL

#define PMB_WLAN_DEAGG_MAC_HDR_7_TO_9_MASK   0x00FFFFFFUL
#define PMB_WLAN_DEAGG_MAC_HDR_7_TO_9_SHIFT  0
#define PMB_WLAN_DEAGG_MAC_HDR_7_TO_9_SIGNED 0

/* Register WLAN_DEAGGREGATION_MPDU_HDR_10_TO_12 (PMR_WLAN_DEAGG) */
#define PMB_WLAN_DEAGG_MPDU_HDR_10_TO_12       0x00AC
#define ABS_PMB_WLAN_DEAGG_MPDU_HDR_10_TO_12   0x020498ACUL

#define PMB_WLAN_DEAGG_MAC_HDR_10_TO_12_MASK   0x00FFFFFFUL
#define PMB_WLAN_DEAGG_MAC_HDR_10_TO_12_SHIFT  0
#define PMB_WLAN_DEAGG_MAC_HDR_10_TO_12_SIGNED 0

/* Register WLAN_DEAGGREGATION_MPDU_HDR_13_TO_15 (PMR_WLAN_DEAGG) */
#define PMB_WLAN_DEAGG_MPDU_HDR_13_TO_15       0x00B0
#define ABS_PMB_WLAN_DEAGG_MPDU_HDR_13_TO_15   0x020498B0UL

#define PMB_WLAN_DEAGG_MAC_HDR_13_TO_15_MASK   0x00FFFFFFUL
#define PMB_WLAN_DEAGG_MAC_HDR_13_TO_15_SHIFT  0
#define PMB_WLAN_DEAGG_MAC_HDR_13_TO_15_SIGNED 0

/* Register WLAN_DEAGGREGATION_MPDU_HDR_16_TO_18 (PMR_WLAN_DEAGG) */
#define PMB_WLAN_DEAGG_MPDU_HDR_16_TO_18       0x00B4
#define ABS_PMB_WLAN_DEAGG_MPDU_HDR_16_TO_18   0x020498B4UL

#define PMB_WLAN_DEAGG_MAC_HDR_16_TO_18_MASK   0x00FFFFFFUL
#define PMB_WLAN_DEAGG_MAC_HDR_16_TO_18_SHIFT  0
#define PMB_WLAN_DEAGG_MAC_HDR_16_TO_18_SIGNED 0

/* Register WLAN_DEAGGREGATION_MPDU_HDR_19_TO_21 (PMR_WLAN_DEAGG) */
#define PMB_WLAN_DEAGG_MPDU_HDR_19_TO_21       0x00B8
#define ABS_PMB_WLAN_DEAGG_MPDU_HDR_19_TO_21   0x020498B8UL

#define PMB_WLAN_DEAGG_MAC_HDR_19_TO_21_MASK   0x00FFFFFFUL
#define PMB_WLAN_DEAGG_MAC_HDR_19_TO_21_SHIFT  0
#define PMB_WLAN_DEAGG_MAC_HDR_19_TO_21_SIGNED 0

/* Register WLAN_DEAGGREGATION_MPDU_HDR_22_TO_24 (PMR_WLAN_DEAGG) */
#define PMB_WLAN_DEAGG_MPDU_HDR_22_TO_24       0x00BC
#define ABS_PMB_WLAN_DEAGG_MPDU_HDR_22_TO_24   0x020498BCUL

#define PMB_WLAN_DEAGG_MAC_HDR_22_TO_24_MASK   0x00FFFFFFUL
#define PMB_WLAN_DEAGG_MAC_HDR_22_TO_24_SHIFT  0
#define PMB_WLAN_DEAGG_MAC_HDR_22_TO_24_SIGNED 0

/* Register WLAN_DEAGGREGATION_MPDU_HDR_25_TO_27 (PMR_WLAN_DEAGG) */
#define PMB_WLAN_DEAGG_MPDU_HDR_25_TO_27       0x00C0
#define ABS_PMB_WLAN_DEAGG_MPDU_HDR_25_TO_27   0x020498C0UL

#define PMB_WLAN_DEAGG_MAC_HDR_25_TO_27_MASK   0x00FFFFFFUL
#define PMB_WLAN_DEAGG_MAC_HDR_25_TO_27_SHIFT  0
#define PMB_WLAN_DEAGG_MAC_HDR_25_TO_27_SIGNED 0

/* Register WLAN_DEAGGREGATION_MPDU_HDR_28_TO_30 (PMR_WLAN_DEAGG) */
#define PMB_WLAN_DEAGG_MPDU_HDR_28_TO_30       0x00C4
#define ABS_PMB_WLAN_DEAGG_MPDU_HDR_28_TO_30   0x020498C4UL

#define PMB_WLAN_DEAGG_MAC_HDR_28_TO_30_MASK   0x00FFFFFFUL
#define PMB_WLAN_DEAGG_MAC_HDR_28_TO_30_SHIFT  0
#define PMB_WLAN_DEAGG_MAC_HDR_28_TO_30_SIGNED 0

/* Register WLAN_DEAGGREGATION_MPDU_HDR_31_TO_33 (PMR_WLAN_DEAGG) */
#define PMB_WLAN_DEAGG_MPDU_HDR_31_TO_33       0x00C8
#define ABS_PMB_WLAN_DEAGG_MPDU_HDR_31_TO_33   0x020498C8UL

#define PMB_WLAN_DEAGG_MAC_HDR_31_TO_33_MASK   0x00FFFFFFUL
#define PMB_WLAN_DEAGG_MAC_HDR_31_TO_33_SHIFT  0
#define PMB_WLAN_DEAGG_MAC_HDR_31_TO_33_SIGNED 0

/* Register WLAN_DEAGGREGATION_MPDU_HDR_34_AND_36 (PMR_WLAN_DEAGG) */
#define PMB_WLAN_DEAGG_MPDU_HDR_34_AND_36      0x00CC
#define ABS_PMB_WLAN_DEAGG_MPDU_HDR_34_AND_36  0x020498CCUL

#define PMB_WLAN_DEAGG_MAC_HDR_34_TO_36_MASK   0x00FFFFFFUL
#define PMB_WLAN_DEAGG_MAC_HDR_34_TO_36_SHIFT  0
#define PMB_WLAN_DEAGG_MAC_HDR_34_TO_36_SIGNED 0

/* Register WLAN_DEAGGREGATION_START_SEQ_NO (PMR_WLAN_DEAGG) */
#define PMB_WLAN_DEAGG_START_SEQ_NO        0x00D0
#define ABS_PMB_WLAN_DEAGG_START_SEQ_NO    0x020498D0UL

#define PMB_WLAN_DEAGG_START_SEQ_NO_MASK   0x0000FFFFUL
#define PMB_WLAN_DEAGG_START_SEQ_NO_SHIFT  0
#define PMB_WLAN_DEAGG_START_SEQ_NO_SIGNED 0

/* Register WLAN_DEAGGREGATION_END_SEQ_NO (PMR_WLAN_DEAGG) */
#define PMB_WLAN_DEAGG_END_SEQ_NO        0x00D4
#define ABS_PMB_WLAN_DEAGG_END_SEQ_NO    0x020498D4UL

#define PMB_WLAN_DEAGG_END_SEQ_NO_MASK   0x0000FFFFUL
#define PMB_WLAN_DEAGG_END_SEQ_NO_SHIFT  0
#define PMB_WLAN_DEAGG_END_SEQ_NO_SIGNED 0

/* Register WLAN_DEAGGREGATION_CRC_BIT_MAP_1 (PMR_WLAN_DEAGG) */
#define PMB_WLAN_DEAGG_CRC_BIT_MAP_1                 0x00D8
#define ABS_PMB_WLAN_DEAGG_CRC_BIT_MAP_1             0x020498D8UL

#define PMB_WLAN_DEAGG_AMPDU_CRC_BIT_MAP_23_0_MASK   0x00FFFFFFUL
#define PMB_WLAN_DEAGG_AMPDU_CRC_BIT_MAP_23_0_SHIFT  0
#define PMB_WLAN_DEAGG_AMPDU_CRC_BIT_MAP_23_0_SIGNED 0

/* Register WLAN_DEAGGREGATION_CRC_BIT_MAP_2 (PMR_WLAN_DEAGG) */
#define PMB_WLAN_DEAGG_CRC_BIT_MAP_2                  0x00DC
#define ABS_PMB_WLAN_DEAGG_CRC_BIT_MAP_2              0x020498DCUL

#define PMB_WLAN_DEAGG_AMPDU_CRC_BIT_MAP_47_24_MASK   0x00FFFFFFUL
#define PMB_WLAN_DEAGG_AMPDU_CRC_BIT_MAP_47_24_SHIFT  0
#define PMB_WLAN_DEAGG_AMPDU_CRC_BIT_MAP_47_24_SIGNED 0

/* Register WLAN_DEAGGREGATION_CRC_BIT_MAP_3 (PMR_WLAN_DEAGG) */
#define PMB_WLAN_DEAGG_CRC_BIT_MAP_3                  0x00E0
#define ABS_PMB_WLAN_DEAGG_CRC_BIT_MAP_3              0x020498E0UL

#define PMB_WLAN_DEAGG_AMPDU_CRC_BIT_MAP_63_48_MASK   0x0000FFFFUL
#define PMB_WLAN_DEAGG_AMPDU_CRC_BIT_MAP_63_48_SHIFT  0
#define PMB_WLAN_DEAGG_AMPDU_CRC_BIT_MAP_63_48_SIGNED 0

/* Register WLAN_DEAGGREGATION_TBUS_WR_MODE (PMR_WLAN_DEAGG) */
#define PMB_WLAN_DEAGG_TBUS_WR_MODE        0x00E4
#define ABS_PMB_WLAN_DEAGG_TBUS_WR_MODE    0x020498E4UL

#define PMB_WLAN_DEAGG_TBUS_WR_MODE_MASK   0x00000001UL
#define PMB_WLAN_DEAGG_TBUS_WR_MODE_SHIFT  0
#define PMB_WLAN_DEAGG_TBUS_WR_MODE_SIGNED 0

/* Register WLAN_DEAGGREGATION_TBUS_WR_DATA (PMR_WLAN_DEAGG) */
#define PMB_WLAN_DEAGG_TBUS_WR_DATA        0x00E8
#define ABS_PMB_WLAN_DEAGG_TBUS_WR_DATA    0x020498E8UL

#define PMB_WLAN_DEAGG_TBUS_WR_DATA_MASK   0x000000FFUL
#define PMB_WLAN_DEAGG_TBUS_WR_DATA_SHIFT  0
#define PMB_WLAN_DEAGG_TBUS_WR_DATA_SIGNED 0

/* Register WLAN_DEAGGREGATION_TBUS_WR_ENABLE (PMR_WLAN_DEAGG) */
#define PMB_WLAN_DEAGG_TBUS_WR_ENABLE        0x00EC
#define ABS_PMB_WLAN_DEAGG_TBUS_WR_ENABLE    0x020498ECUL

#define PMB_WLAN_DEAGG_TBUS_WR_ENABLE_MASK   0x00000001UL
#define PMB_WLAN_DEAGG_TBUS_WR_ENABLE_SHIFT  0
#define PMB_WLAN_DEAGG_TBUS_WR_ENABLE_SIGNED 0

/* Register WLAN_DEAGGREGATION_TBUS_RD_MODE (PMR_WLAN_DEAGG) */
#define PMB_WLAN_DEAGG_TBUS_RD_MODE        0x00F0
#define ABS_PMB_WLAN_DEAGG_TBUS_RD_MODE    0x020498F0UL

#define PMB_WLAN_DEAGG_TBUS_RD_MODE_MASK   0x00000001UL
#define PMB_WLAN_DEAGG_TBUS_RD_MODE_SHIFT  0
#define PMB_WLAN_DEAGG_TBUS_RD_MODE_SIGNED 0

/* Register WLAN_DEAGGREGATION_TBUS_RD_DATA (PMR_WLAN_DEAGG) */
#define PMB_WLAN_DEAGG_TBUS_RD_DATA        0x00F4
#define ABS_PMB_WLAN_DEAGG_TBUS_RD_DATA    0x020498F4UL

#define PMB_WLAN_DEAGG_TBUS_RD_DATA_MASK   0x000000FFUL
#define PMB_WLAN_DEAGG_TBUS_RD_DATA_SHIFT  0
#define PMB_WLAN_DEAGG_TBUS_RD_DATA_SIGNED 0

/* Register WLAN_DEAGGREGATION_TBUS_RD_VALID (PMR_WLAN_DEAGG) */
#define PMB_WLAN_DEAGG_TBUS_RD_VALID        0x00F8
#define ABS_PMB_WLAN_DEAGG_TBUS_RD_VALID    0x020498F8UL

#define PMB_WLAN_DEAGG_TBUS_RD_VALID_MASK   0x00000001UL
#define PMB_WLAN_DEAGG_TBUS_RD_VALID_SHIFT  0
#define PMB_WLAN_DEAGG_TBUS_RD_VALID_SIGNED 0

/* Register WLAN_DEAGGREGATION_TBUS_RD_EOP (PMR_WLAN_DEAGG) */
#define PMB_WLAN_DEAGG_TBUS_RD_EOP        0x00FC
#define ABS_PMB_WLAN_DEAGG_TBUS_RD_EOP    0x020498FCUL

#define PMB_WLAN_DEAGG_TBUS_RD_EOP_MASK   0x00000001UL
#define PMB_WLAN_DEAGG_TBUS_RD_EOP_SHIFT  0
#define PMB_WLAN_DEAGG_TBUS_RD_EOP_SIGNED 0

/* Register WLAN_TXP_IP_LENGTH (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_IP_LENGTH         0x0000
#define ABS_PMB_WLAN_TXP_IP_LENGTH     0x0204A000UL

#define PMB_WLAN_TXP_TX_PAYLOAD_MASK   0x0000FFFFUL
#define PMB_WLAN_TXP_TX_PAYLOAD_SHIFT  0
#define PMB_WLAN_TXP_TX_PAYLOAD_SIGNED 0

/* Register WLAN_TXP_SCR_STATE (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_SCR_STATE        0x0004
#define ABS_PMB_WLAN_TXP_SCR_STATE    0x0204A004UL

#define PMB_WLAN_TXP_SCR_STATE_MASK   0x0000007FUL
#define PMB_WLAN_TXP_SCR_STATE_SHIFT  0
#define PMB_WLAN_TXP_SCR_STATE_SIGNED 0

/* Register WLAN_TXP_NORM_FACT (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_NORM_FACT         0x0008
#define ABS_PMB_WLAN_TXP_NORM_FACT     0x0204A008UL

#define PMB_WLAN_TXP_NORM_CONST_MASK   0x00000FFFUL
#define PMB_WLAN_TXP_NORM_CONST_SHIFT  0
#define PMB_WLAN_TXP_NORM_CONST_SIGNED 0

/* Register WLAN_TXP_IP_PARAMS2 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_IP_PARAMS2               0x000C
#define ABS_PMB_WLAN_TXP_IP_PARAMS2           0x0204A00CUL

#define PMB_WLAN_TXP_ENABLE_JROT_MASK         0x00000001UL
#define PMB_WLAN_TXP_ENABLE_JROT_SHIFT        0
#define PMB_WLAN_TXP_ENABLE_JROT_SIGNED       0

#define PMB_WLAN_TXP_SCRAMBLER_DISABLE_MASK   0x00000002UL
#define PMB_WLAN_TXP_SCRAMBLER_DISABLE_SHIFT  1
#define PMB_WLAN_TXP_SCRAMBLER_DISABLE_SIGNED 0

#define PMB_WLAN_TXP_BIT_PROC_DISABLE_MASK    0x00000004UL
#define PMB_WLAN_TXP_BIT_PROC_DISABLE_SHIFT   2
#define PMB_WLAN_TXP_BIT_PROC_DISABLE_SIGNED  0

#define PMB_WLAN_TXP_CODE_RATE_MASK           0x00000030UL
#define PMB_WLAN_TXP_CODE_RATE_SHIFT          4
#define PMB_WLAN_TXP_CODE_RATE_SIGNED         0

#define PMB_WLAN_TXP_DATA_40MHZ_MODE_MASK     0x00000040UL
#define PMB_WLAN_TXP_DATA_40MHZ_MODE_SHIFT    6
#define PMB_WLAN_TXP_DATA_40MHZ_MODE_SIGNED   0

#define PMB_WLAN_TXP_CRC32_DISABLE_MASK       0x00000080UL
#define PMB_WLAN_TXP_CRC32_DISABLE_SHIFT      7
#define PMB_WLAN_TXP_CRC32_DISABLE_SIGNED     0

#define PMB_WLAN_TXP_TX_MODE_MASK             0x00000100UL
#define PMB_WLAN_TXP_TX_MODE_SHIFT            8
#define PMB_WLAN_TXP_TX_MODE_SIGNED           0

/* Register WLAN_TXP_CONST_MAPPER (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_CONST_MAPPER          0x0010
#define ABS_PMB_WLAN_TXP_CONST_MAPPER      0x0204A010UL

#define PMB_WLAN_TXP_CONST_MAP_MODE_MASK   0x00000003UL
#define PMB_WLAN_TXP_CONST_MAP_MODE_SHIFT  0
#define PMB_WLAN_TXP_CONST_MAP_MODE_SIGNED 0

/* Register WLAN_TXP_RBI_BYTES (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_RBI_BYTES         0x0014
#define ABS_PMB_WLAN_TXP_RBI_BYTES     0x0204A014UL

#define PMB_WLAN_TXP_RBI_NBYTES_MASK   0x0000000FUL
#define PMB_WLAN_TXP_RBI_NBYTES_SHIFT  0
#define PMB_WLAN_TXP_RBI_NBYTES_SIGNED 0

/* Register WLAN_TXP_RBI_INPUT_REG_1 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_RBI_INPUT_REG_1     0x0018
#define ABS_PMB_WLAN_TXP_RBI_INPUT_REG_1 0x0204A018UL

#define PMB_WLAN_TXP_RBI_INPUT_1_MASK    0x0000FFFFUL
#define PMB_WLAN_TXP_RBI_INPUT_1_SHIFT   0
#define PMB_WLAN_TXP_RBI_INPUT_1_SIGNED  0

/* Register WLAN_TXP_RBI_INPUT_REG_2 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_RBI_INPUT_REG_2     0x001C
#define ABS_PMB_WLAN_TXP_RBI_INPUT_REG_2 0x0204A01CUL

#define PMB_WLAN_TXP_RBI_INPUT_2_MASK    0x0000FFFFUL
#define PMB_WLAN_TXP_RBI_INPUT_2_SHIFT   0
#define PMB_WLAN_TXP_RBI_INPUT_2_SIGNED  0

/* Register WLAN_TXP_RBI_INPUT_REG_3 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_RBI_INPUT_REG_3     0x0020
#define ABS_PMB_WLAN_TXP_RBI_INPUT_REG_3 0x0204A020UL

#define PMB_WLAN_TXP_RBI_INPUT_3_MASK    0x0000FFFFUL
#define PMB_WLAN_TXP_RBI_INPUT_3_SHIFT   0
#define PMB_WLAN_TXP_RBI_INPUT_3_SIGNED  0

/* Register WLAN_TXP_RBI_INPUT_REG_4 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_RBI_INPUT_REG_4     0x0024
#define ABS_PMB_WLAN_TXP_RBI_INPUT_REG_4 0x0204A024UL

#define PMB_WLAN_TXP_RBI_INPUT_4_MASK    0x0000FFFFUL
#define PMB_WLAN_TXP_RBI_INPUT_4_SHIFT   0
#define PMB_WLAN_TXP_RBI_INPUT_4_SIGNED  0

/* Register WLAN_TXP_INTLVR_PARAMS (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_INTLVR_PARAMS      0x0028
#define ABS_PMB_WLAN_TXP_INTLVR_PARAMS  0x0204A028UL

#define PMB_WLAN_TXP_NROWS_MASK         0x0000003FUL
#define PMB_WLAN_TXP_NROWS_SHIFT        0
#define PMB_WLAN_TXP_NROWS_SIGNED       0

#define PMB_WLAN_TXP_ROW_WIDTH_MASK     0x000007C0UL
#define PMB_WLAN_TXP_ROW_WIDTH_SHIFT    6
#define PMB_WLAN_TXP_ROW_WIDTH_SIGNED   0

#define PMB_WLAN_TXP_SWAP_TYPE_MASK     0x00001800UL
#define PMB_WLAN_TXP_SWAP_TYPE_SHIFT    11
#define PMB_WLAN_TXP_SWAP_TYPE_SIGNED   0

#define PMB_WLAN_TXP_PTS_PER_COL_MASK   0x0000E000UL
#define PMB_WLAN_TXP_PTS_PER_COL_SHIFT  13
#define PMB_WLAN_TXP_PTS_PER_COL_SIGNED 0

/* Register WLAN_TXP_SRVC_BYTES (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_SRVC_BYTES               0x002C
#define ABS_PMB_WLAN_TXP_SRVC_BYTES           0x0204A02CUL

#define PMB_WLAN_TXP_NUM_SERVICE_BYTES_MASK   0x0000000FUL
#define PMB_WLAN_TXP_NUM_SERVICE_BYTES_SHIFT  0
#define PMB_WLAN_TXP_NUM_SERVICE_BYTES_SIGNED 0

/* Register WLAN_TXP_NUM_OP_SYM (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_NUM_OP_SYM        0x0030
#define ABS_PMB_WLAN_TXP_NUM_OP_SYM    0x0204A030UL

#define PMB_WLAN_TXP_NUM_OP_SYM_MASK   0x0000FFFFUL
#define PMB_WLAN_TXP_NUM_OP_SYM_SHIFT  0
#define PMB_WLAN_TXP_NUM_OP_SYM_SIGNED 0

/* Register WLAN_TXP_NUM_SAMP_PER_SYM (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_NUM_SAMP_PER_SYM        0x0034
#define ABS_PMB_WLAN_TXP_NUM_SAMP_PER_SYM    0x0204A034UL

#define PMB_WLAN_TXP_NUM_SAMP_PER_SYM_MASK   0x0000007FUL
#define PMB_WLAN_TXP_NUM_SAMP_PER_SYM_SHIFT  0
#define PMB_WLAN_TXP_NUM_SAMP_PER_SYM_SIGNED 0

/* Register WLAN_TXP_CTRL (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_CTRL                  0x0038
#define ABS_PMB_WLAN_TXP_CTRL              0x0204A038UL

#define PMB_WLAN_TXP_TXP_CORE_RESET_MASK   0x00000001UL
#define PMB_WLAN_TXP_TXP_CORE_RESET_SHIFT  0
#define PMB_WLAN_TXP_TXP_CORE_RESET_SIGNED 0

#define PMB_WLAN_TXP_TXP_ENABLE_MASK       0x00000002UL
#define PMB_WLAN_TXP_TXP_ENABLE_SHIFT      1
#define PMB_WLAN_TXP_TXP_ENABLE_SIGNED     0

/* Register WLAN_TXP_EVENT_CLEAR (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_EVENT_CLEAR            0x003C
#define ABS_PMB_WLAN_TXP_EVENT_CLEAR        0x0204A03CUL

#define PMB_WLAN_TXP_FIELD_END_CLEAR_MASK   0x00000001UL
#define PMB_WLAN_TXP_FIELD_END_CLEAR_SHIFT  0
#define PMB_WLAN_TXP_FIELD_END_CLEAR_SIGNED 0

/* Register WLAN_TXP_EVENT_STATUS (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_EVENT_STATUS            0x0054
#define ABS_PMB_WLAN_TXP_EVENT_STATUS        0x0204A054UL

#define PMB_WLAN_TXP_FIELD_END_STATUS_MASK   0x00000001UL
#define PMB_WLAN_TXP_FIELD_END_STATUS_SHIFT  0
#define PMB_WLAN_TXP_FIELD_END_STATUS_SIGNED 0

/* Register WLAN_TXP_CORE_SYM_CNT (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_CORE_SYM_CNT            0x0058
#define ABS_PMB_WLAN_TXP_CORE_SYM_CNT        0x0204A058UL

#define PMB_WLAN_TXP_TXP_CORE_SYM_CNT_MASK   0x0000FFFFUL
#define PMB_WLAN_TXP_TXP_CORE_SYM_CNT_SHIFT  0
#define PMB_WLAN_TXP_TXP_CORE_SYM_CNT_SIGNED 0

/* Register WLAN_TXP_STATUS_1 (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_STATUS_1                     0x005C
#define ABS_PMB_WLAN_TXP_STATUS_1                 0x0204A05CUL

#define PMB_WLAN_TXP_TXP_CORE_SAMPLE_CNT_MASK     0x0000007FUL
#define PMB_WLAN_TXP_TXP_CORE_SAMPLE_CNT_SHIFT    0
#define PMB_WLAN_TXP_TXP_CORE_SAMPLE_CNT_SIGNED   0

#define PMB_WLAN_TXP_TXP_CORE_FORCE_VLD_DN_MASK   0x00000080UL
#define PMB_WLAN_TXP_TXP_CORE_FORCE_VLD_DN_SHIFT  7
#define PMB_WLAN_TXP_TXP_CORE_FORCE_VLD_DN_SIGNED 0

#define PMB_WLAN_TXP_TXP_INTLVR_FSM_ST_MASK       0x00000700UL
#define PMB_WLAN_TXP_TXP_INTLVR_FSM_ST_SHIFT      8
#define PMB_WLAN_TXP_TXP_INTLVR_FSM_ST_SIGNED     0

#define PMB_WLAN_TXP_TXP_OFDM_SCR_PLD_END_MASK    0x00000800UL
#define PMB_WLAN_TXP_TXP_OFDM_SCR_PLD_END_SHIFT   11
#define PMB_WLAN_TXP_TXP_OFDM_SCR_PLD_END_SIGNED  0

#define PMB_WLAN_TXP_TXP_OFDM_SCR_TAIL_AP_MASK    0x00001000UL
#define PMB_WLAN_TXP_TXP_OFDM_SCR_TAIL_AP_SHIFT   12
#define PMB_WLAN_TXP_TXP_OFDM_SCR_TAIL_AP_SIGNED  0

#define PMB_WLAN_TXP_TXP_PREPROC_FSM_ST_MASK      0x0000E000UL
#define PMB_WLAN_TXP_TXP_PREPROC_FSM_ST_SHIFT     13
#define PMB_WLAN_TXP_TXP_PREPROC_FSM_ST_SIGNED    0

/* Register WLAN_TXP_PREPROC_OP_BYTE_CNT (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_PREPROC_OP_BYTE_CNT            0x0060
#define ABS_PMB_WLAN_TXP_PREPROC_OP_BYTE_CNT        0x0204A060UL

#define PMB_WLAN_TXP_TXP_PREPROC_OP_BYTE_CNT_MASK   0x0000FFFFUL
#define PMB_WLAN_TXP_TXP_PREPROC_OP_BYTE_CNT_SHIFT  0
#define PMB_WLAN_TXP_TXP_PREPROC_OP_BYTE_CNT_SIGNED 0

/* Register WLAN_TXP_TBUS_WR_MODE (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_TBUS_WR_MODE        0x0064
#define ABS_PMB_WLAN_TXP_TBUS_WR_MODE    0x0204A064UL

#define PMB_WLAN_TXP_TBUS_WR_MODE_MASK   0x00000001UL
#define PMB_WLAN_TXP_TBUS_WR_MODE_SHIFT  0
#define PMB_WLAN_TXP_TBUS_WR_MODE_SIGNED 0

/* Register WLAN_TXP_TBUS_WR_DATA (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_TBUS_WR_DATA        0x0068
#define ABS_PMB_WLAN_TXP_TBUS_WR_DATA    0x0204A068UL

#define PMB_WLAN_TXP_TBUS_WR_DATA_MASK   0x00FFFFFFUL
#define PMB_WLAN_TXP_TBUS_WR_DATA_SHIFT  0
#define PMB_WLAN_TXP_TBUS_WR_DATA_SIGNED 0

/* Register WLAN_TXP_TBUS_WR_ENABLE (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_TBUS_WR_ENABLE        0x006C
#define ABS_PMB_WLAN_TXP_TBUS_WR_ENABLE    0x0204A06CUL

#define PMB_WLAN_TXP_TBUS_WR_ENABLE_MASK   0x00000001UL
#define PMB_WLAN_TXP_TBUS_WR_ENABLE_SHIFT  0
#define PMB_WLAN_TXP_TBUS_WR_ENABLE_SIGNED 0

/* Register WLAN_TXP_TBUS_RD_MODE (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_TBUS_RD_MODE        0x0070
#define ABS_PMB_WLAN_TXP_TBUS_RD_MODE    0x0204A070UL

#define PMB_WLAN_TXP_TBUS_RD_MODE_MASK   0x00000001UL
#define PMB_WLAN_TXP_TBUS_RD_MODE_SHIFT  0
#define PMB_WLAN_TXP_TBUS_RD_MODE_SIGNED 0

/* Register WLAN_TXP_TBUS_RD_DATA (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_TBUS_RD_DATA        0x0074
#define ABS_PMB_WLAN_TXP_TBUS_RD_DATA    0x0204A074UL

#define PMB_WLAN_TXP_TBUS_RD_DATA_MASK   0x00FFFFFFUL
#define PMB_WLAN_TXP_TBUS_RD_DATA_SHIFT  0
#define PMB_WLAN_TXP_TBUS_RD_DATA_SIGNED 0

/* Register WLAN_TXP_TBUS_RD_VALID (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_TBUS_RD_VALID        0x0078
#define ABS_PMB_WLAN_TXP_TBUS_RD_VALID    0x0204A078UL

#define PMB_WLAN_TXP_TBUS_RD_VALID_MASK   0x00000001UL
#define PMB_WLAN_TXP_TBUS_RD_VALID_SHIFT  0
#define PMB_WLAN_TXP_TBUS_RD_VALID_SIGNED 0

/* Register WLAN_TXP_TBUS_RD_EOP (PMR_WLAN_TXP) */
#define PMB_WLAN_TXP_TBUS_RD_EOP        0x007C
#define ABS_PMB_WLAN_TXP_TBUS_RD_EOP    0x0204A07CUL

#define PMB_WLAN_TXP_TBUS_RD_EOP_MASK   0x00000001UL
#define PMB_WLAN_TXP_TBUS_RD_EOP_SHIFT  0
#define PMB_WLAN_TXP_TBUS_RD_EOP_SIGNED 0

/* Register WLAN_TXC_CTRL (PMR_WLAN_TXC) */
#define PMB_WLAN_TXC_CTRL                  0x0000
#define ABS_PMB_WLAN_TXC_CTRL              0x0204A800UL

#define PMB_WLAN_TXC_RESET_MASK            0x00000001UL
#define PMB_WLAN_TXC_RESET_SHIFT           0
#define PMB_WLAN_TXC_RESET_SIGNED          0

#define PMB_WLAN_TXC_ENABLE_MASK           0x00000002UL
#define PMB_WLAN_TXC_ENABLE_SHIFT          1
#define PMB_WLAN_TXC_ENABLE_SIGNED         0

#define PMB_WLAN_TXC_BT_COEX_ENABLE_MASK   0x00000004UL
#define PMB_WLAN_TXC_BT_COEX_ENABLE_SHIFT  2
#define PMB_WLAN_TXC_BT_COEX_ENABLE_SIGNED 0

/* Register WLAN_TXC_RF_AFE_CTRL (PMR_WLAN_TXC) */
#define PMB_WLAN_TXC_RF_AFE_CTRL            0x0004
#define ABS_PMB_WLAN_TXC_RF_AFE_CTRL        0x0204A804UL

#define PMB_WLAN_TXC_RF_STBY_MASK           0x00000001UL
#define PMB_WLAN_TXC_RF_STBY_SHIFT          0
#define PMB_WLAN_TXC_RF_STBY_SIGNED         0

#define PMB_WLAN_TXC_RF_RX_ON_MASK          0x00000002UL
#define PMB_WLAN_TXC_RF_RX_ON_SHIFT         1
#define PMB_WLAN_TXC_RF_RX_ON_SIGNED        0

#define PMB_WLAN_TXC_RF_TX_ON_MASK          0x00000004UL
#define PMB_WLAN_TXC_RF_TX_ON_SHIFT         2
#define PMB_WLAN_TXC_RF_TX_ON_SIGNED        0

#define PMB_WLAN_TXC_RF_PA_ON_MASK          0x00000008UL
#define PMB_WLAN_TXC_RF_PA_ON_SHIFT         3
#define PMB_WLAN_TXC_RF_PA_ON_SIGNED        0

#define PMB_WLAN_TXC_RF_ANT_SEL_MASK        0x00000030UL
#define PMB_WLAN_TXC_RF_ANT_SEL_SHIFT       4
#define PMB_WLAN_TXC_RF_ANT_SEL_SIGNED      0

#define PMB_WLAN_TXC_AFE_ADC_STBY_MASK      0x00000040UL
#define PMB_WLAN_TXC_AFE_ADC_STBY_SHIFT     6
#define PMB_WLAN_TXC_AFE_ADC_STBY_SIGNED    0

#define PMB_WLAN_TXC_AFE_DAC_STBY_MASK      0x00000080UL
#define PMB_WLAN_TXC_AFE_DAC_STBY_SHIFT     7
#define PMB_WLAN_TXC_AFE_DAC_STBY_SIGNED    0

#define PMB_WLAN_TXC_RF_SHDN_MASK           0x00000100UL
#define PMB_WLAN_TXC_RF_SHDN_SHIFT          8
#define PMB_WLAN_TXC_RF_SHDN_SIGNED         0

#define PMB_WLAN_TXC_AFE_SHDN_MASK          0x00000200UL
#define PMB_WLAN_TXC_AFE_SHDN_SHIFT         9
#define PMB_WLAN_TXC_AFE_SHDN_SIGNED        0

#define PMB_WLAN_TXC_AFE_ADC_SHDN_MASK      0x00000400UL
#define PMB_WLAN_TXC_AFE_ADC_SHDN_SHIFT     10
#define PMB_WLAN_TXC_AFE_ADC_SHDN_SIGNED    0

#define PMB_WLAN_TXC_AFE_DAC_SHDN_MASK      0x00000800UL
#define PMB_WLAN_TXC_AFE_DAC_SHDN_SHIFT     11
#define PMB_WLAN_TXC_AFE_DAC_SHDN_SIGNED    0

#define PMB_WLAN_TXC_AFE_AUXADC_SHDN_MASK   0x00001000UL
#define PMB_WLAN_TXC_AFE_AUXADC_SHDN_SHIFT  12
#define PMB_WLAN_TXC_AFE_AUXADC_SHDN_SIGNED 0

#define PMB_WLAN_TXC_GAIN_WORD_MASK         0x007FE000UL
#define PMB_WLAN_TXC_GAIN_WORD_SHIFT        13
#define PMB_WLAN_TXC_GAIN_WORD_SIGNED       0

/* Register WLAN_TXC_RF_AFE_DISABLESTATE (PMR_WLAN_TXC) */
#define PMB_WLAN_TXC_RF_AFE_DISABLESTATE              0x0008
#define ABS_PMB_WLAN_TXC_RF_AFE_DISABLESTATE          0x0204A808UL

#define PMB_WLAN_TXC_DISABLESTATE_RF_AFE_STBY_MASK    0x00000001UL
#define PMB_WLAN_TXC_DISABLESTATE_RF_AFE_STBY_SHIFT   0
#define PMB_WLAN_TXC_DISABLESTATE_RF_AFE_STBY_SIGNED  0

#define PMB_WLAN_TXC_DISABLESTATE_RF_RX_ON_MASK       0x00000002UL
#define PMB_WLAN_TXC_DISABLESTATE_RF_RX_ON_SHIFT      1
#define PMB_WLAN_TXC_DISABLESTATE_RF_RX_ON_SIGNED     0

#define PMB_WLAN_TXC_DISABLESTATE_RF_TX_ON_MASK       0x00000004UL
#define PMB_WLAN_TXC_DISABLESTATE_RF_TX_ON_SHIFT      2
#define PMB_WLAN_TXC_DISABLESTATE_RF_TX_ON_SIGNED     0

#define PMB_WLAN_TXC_DISABLESTATE_RF_PA_ON_MASK       0x00000008UL
#define PMB_WLAN_TXC_DISABLESTATE_RF_PA_ON_SHIFT      3
#define PMB_WLAN_TXC_DISABLESTATE_RF_PA_ON_SIGNED     0

#define PMB_WLAN_TXC_DISABLESTATE_RF_ANT_SEL_MASK     0x00000030UL
#define PMB_WLAN_TXC_DISABLESTATE_RF_ANT_SEL_SHIFT    4
#define PMB_WLAN_TXC_DISABLESTATE_RF_ANT_SEL_SIGNED   0

#define PMB_WLAN_TXC_DISABLESTATE_AFE_ADC_STBY_MASK   0x00000040UL
#define PMB_WLAN_TXC_DISABLESTATE_AFE_ADC_STBY_SHIFT  6
#define PMB_WLAN_TXC_DISABLESTATE_AFE_ADC_STBY_SIGNED 0

#define PMB_WLAN_TXC_DISABLESTATE_AFE_DAC_STBY_MASK   0x00000080UL
#define PMB_WLAN_TXC_DISABLESTATE_AFE_DAC_STBY_SHIFT  7
#define PMB_WLAN_TXC_DISABLESTATE_AFE_DAC_STBY_SIGNED 0

/* Register WLAN_TXC_RF_AFE_RXSTATE (PMR_WLAN_TXC) */
#define PMB_WLAN_TXC_RF_AFE_RXSTATE               0x000C
#define ABS_PMB_WLAN_TXC_RF_AFE_RXSTATE           0x0204A80CUL

#define PMB_WLAN_TXC_RX_STATE_RF_STBY_MASK        0x00000001UL
#define PMB_WLAN_TXC_RX_STATE_RF_STBY_SHIFT       0
#define PMB_WLAN_TXC_RX_STATE_RF_STBY_SIGNED      0

#define PMB_WLAN_TXC_RX_STATE_RF_RX_ON_MASK       0x00000002UL
#define PMB_WLAN_TXC_RX_STATE_RF_RX_ON_SHIFT      1
#define PMB_WLAN_TXC_RX_STATE_RF_RX_ON_SIGNED     0

#define PMB_WLAN_TXC_RX_STATE_RF_TX_ON_MASK       0x00000004UL
#define PMB_WLAN_TXC_RX_STATE_RF_TX_ON_SHIFT      2
#define PMB_WLAN_TXC_RX_STATE_RF_TX_ON_SIGNED     0

#define PMB_WLAN_TXC_RX_STATE_RF_PA_ON_MASK       0x00000008UL
#define PMB_WLAN_TXC_RX_STATE_RF_PA_ON_SHIFT      3
#define PMB_WLAN_TXC_RX_STATE_RF_PA_ON_SIGNED     0

#define PMB_WLAN_TXC_RX_STATE_RF_ANT_SEL_MASK     0x00000030UL
#define PMB_WLAN_TXC_RX_STATE_RF_ANT_SEL_SHIFT    4
#define PMB_WLAN_TXC_RX_STATE_RF_ANT_SEL_SIGNED   0

#define PMB_WLAN_TXC_RX_STATE_AFE_ADC_STBY_MASK   0x00000040UL
#define PMB_WLAN_TXC_RX_STATE_AFE_ADC_STBY_SHIFT  6
#define PMB_WLAN_TXC_RX_STATE_AFE_ADC_STBY_SIGNED 0

#define PMB_WLAN_TXC_RX_STATE_AFE_DAC_STBY_MASK   0x00000080UL
#define PMB_WLAN_TXC_RX_STATE_AFE_DAC_STBY_SHIFT  7
#define PMB_WLAN_TXC_RX_STATE_AFE_DAC_STBY_SIGNED 0

/* Register WLAN_TXC_RF_AFE_RX2TXSTATE (PMR_WLAN_TXC) */
#define PMB_WLAN_TXC_RF_AFE_RX2TXSTATE              0x0010
#define ABS_PMB_WLAN_TXC_RF_AFE_RX2TXSTATE          0x0204A810UL

#define PMB_WLAN_TXC_RX2TXSTATE_RF_STBY_MASK        0x00000001UL
#define PMB_WLAN_TXC_RX2TXSTATE_RF_STBY_SHIFT       0
#define PMB_WLAN_TXC_RX2TXSTATE_RF_STBY_SIGNED      0

#define PMB_WLAN_TXC_RX2TXSTATE_RF_RX_ON_MASK       0x00000002UL
#define PMB_WLAN_TXC_RX2TXSTATE_RF_RX_ON_SHIFT      1
#define PMB_WLAN_TXC_RX2TXSTATE_RF_RX_ON_SIGNED     0

#define PMB_WLAN_TXC_RX2TXSTATE_RF_TX_ON_MASK       0x00000004UL
#define PMB_WLAN_TXC_RX2TXSTATE_RF_TX_ON_SHIFT      2
#define PMB_WLAN_TXC_RX2TXSTATE_RF_TX_ON_SIGNED     0

#define PMB_WLAN_TXC_RX2TXSTATE_RF_PA_ON_MASK       0x00000008UL
#define PMB_WLAN_TXC_RX2TXSTATE_RF_PA_ON_SHIFT      3
#define PMB_WLAN_TXC_RX2TXSTATE_RF_PA_ON_SIGNED     0

#define PMB_WLAN_TXC_RX2TXSTATE_RF_ANT_SEL_MASK     0x00000030UL
#define PMB_WLAN_TXC_RX2TXSTATE_RF_ANT_SEL_SHIFT    4
#define PMB_WLAN_TXC_RX2TXSTATE_RF_ANT_SEL_SIGNED   0

#define PMB_WLAN_TXC_RX2TXSTATE_AFE_ADC_STBY_MASK   0x00000040UL
#define PMB_WLAN_TXC_RX2TXSTATE_AFE_ADC_STBY_SHIFT  6
#define PMB_WLAN_TXC_RX2TXSTATE_AFE_ADC_STBY_SIGNED 0

#define PMB_WLAN_TXC_RX2TXSTATE_AFE_DAC_STBY_MASK   0x00000080UL
#define PMB_WLAN_TXC_RX2TXSTATE_AFE_DAC_STBY_SHIFT  7
#define PMB_WLAN_TXC_RX2TXSTATE_AFE_DAC_STBY_SIGNED 0

/* Register WLAN_TXC_RF_AFE_TXSTATE (PMR_WLAN_TXC) */
#define PMB_WLAN_TXC_RF_AFE_TXSTATE              0x0014
#define ABS_PMB_WLAN_TXC_RF_AFE_TXSTATE          0x0204A814UL

#define PMB_WLAN_TXC_TXSTATE_RF_STBY_MASK        0x00000001UL
#define PMB_WLAN_TXC_TXSTATE_RF_STBY_SHIFT       0
#define PMB_WLAN_TXC_TXSTATE_RF_STBY_SIGNED      0

#define PMB_WLAN_TXC_TXSTATE_RF_RX_ON_MASK       0x00000002UL
#define PMB_WLAN_TXC_TXSTATE_RF_RX_ON_SHIFT      1
#define PMB_WLAN_TXC_TXSTATE_RF_RX_ON_SIGNED     0

#define PMB_WLAN_TXC_TXSTATE_RF_TX_ON_MASK       0x00000004UL
#define PMB_WLAN_TXC_TXSTATE_RF_TX_ON_SHIFT      2
#define PMB_WLAN_TXC_TXSTATE_RF_TX_ON_SIGNED     0

#define PMB_WLAN_TXC_TXSTATE_RF_PA_ON_MASK       0x00000008UL
#define PMB_WLAN_TXC_TXSTATE_RF_PA_ON_SHIFT      3
#define PMB_WLAN_TXC_TXSTATE_RF_PA_ON_SIGNED     0

#define PMB_WLAN_TXC_TXSTATE_RF_ANT_SEL_MASK     0x00000030UL
#define PMB_WLAN_TXC_TXSTATE_RF_ANT_SEL_SHIFT    4
#define PMB_WLAN_TXC_TXSTATE_RF_ANT_SEL_SIGNED   0

#define PMB_WLAN_TXC_TXSTATE_AFE_ADC_STBY_MASK   0x00000040UL
#define PMB_WLAN_TXC_TXSTATE_AFE_ADC_STBY_SHIFT  6
#define PMB_WLAN_TXC_TXSTATE_AFE_ADC_STBY_SIGNED 0

#define PMB_WLAN_TXC_TXSTATE_AFE_DAC_STBY_MASK   0x00000080UL
#define PMB_WLAN_TXC_TXSTATE_AFE_DAC_STBY_SHIFT  7
#define PMB_WLAN_TXC_TXSTATE_AFE_DAC_STBY_SIGNED 0

/* Register WLAN_TXC_RF_AFE_TX2RXSTATE (PMR_WLAN_TXC) */
#define PMB_WLAN_TXC_RF_AFE_TX2RXSTATE              0x0018
#define ABS_PMB_WLAN_TXC_RF_AFE_TX2RXSTATE          0x0204A818UL

#define PMB_WLAN_TXC_TX2RXSTATE_RF_STBY_MASK        0x00000001UL
#define PMB_WLAN_TXC_TX2RXSTATE_RF_STBY_SHIFT       0
#define PMB_WLAN_TXC_TX2RXSTATE_RF_STBY_SIGNED      0

#define PMB_WLAN_TXC_TX2RXSTATE_RF_RX_ON_MASK       0x00000002UL
#define PMB_WLAN_TXC_TX2RXSTATE_RF_RX_ON_SHIFT      1
#define PMB_WLAN_TXC_TX2RXSTATE_RF_RX_ON_SIGNED     0

#define PMB_WLAN_TXC_TX2RXSTATE_RF_TX_ON_MASK       0x00000004UL
#define PMB_WLAN_TXC_TX2RXSTATE_RF_TX_ON_SHIFT      2
#define PMB_WLAN_TXC_TX2RXSTATE_RF_TX_ON_SIGNED     0

#define PMB_WLAN_TXC_TX2RXSTATE_RF_PA_ON_MASK       0x00000008UL
#define PMB_WLAN_TXC_TX2RXSTATE_RF_PA_ON_SHIFT      3
#define PMB_WLAN_TXC_TX2RXSTATE_RF_PA_ON_SIGNED     0

#define PMB_WLAN_TXC_TX2RXSTATE_RF_ANT_SEL_MASK     0x00000030UL
#define PMB_WLAN_TXC_TX2RXSTATE_RF_ANT_SEL_SHIFT    4
#define PMB_WLAN_TXC_TX2RXSTATE_RF_ANT_SEL_SIGNED   0

#define PMB_WLAN_TXC_TX2RXSTATE_AFE_ADC_STBY_MASK   0x00000040UL
#define PMB_WLAN_TXC_TX2RXSTATE_AFE_ADC_STBY_SHIFT  6
#define PMB_WLAN_TXC_TX2RXSTATE_AFE_ADC_STBY_SIGNED 0

#define PMB_WLAN_TXC_TX2RXSTATE_AFE_DAC_STBY_MASK   0x00000080UL
#define PMB_WLAN_TXC_TX2RXSTATE_AFE_DAC_STBY_SHIFT  7
#define PMB_WLAN_TXC_TX2RXSTATE_AFE_DAC_STBY_SIGNED 0

/* Register WLAN_TXC_RF_AFE_TX2TXSTATE (PMR_WLAN_TXC) */
#define PMB_WLAN_TXC_RF_AFE_TX2TXSTATE              0x001C
#define ABS_PMB_WLAN_TXC_RF_AFE_TX2TXSTATE          0x0204A81CUL

#define PMB_WLAN_TXC_TX2TXSTATE_RF_STBY_MASK        0x00000001UL
#define PMB_WLAN_TXC_TX2TXSTATE_RF_STBY_SHIFT       0
#define PMB_WLAN_TXC_TX2TXSTATE_RF_STBY_SIGNED      0

#define PMB_WLAN_TXC_TX2TXSTATE_RF_RX_ON_MASK       0x00000002UL
#define PMB_WLAN_TXC_TX2TXSTATE_RF_RX_ON_SHIFT      1
#define PMB_WLAN_TXC_TX2TXSTATE_RF_RX_ON_SIGNED     0

#define PMB_WLAN_TXC_TX2TXSTATE_RF_TX_ON_MASK       0x00000004UL
#define PMB_WLAN_TXC_TX2TXSTATE_RF_TX_ON_SHIFT      2
#define PMB_WLAN_TXC_TX2TXSTATE_RF_TX_ON_SIGNED     0

#define PMB_WLAN_TXC_TX2TXSTATE_RF_PA_ON_MASK       0x00000008UL
#define PMB_WLAN_TXC_TX2TXSTATE_RF_PA_ON_SHIFT      3
#define PMB_WLAN_TXC_TX2TXSTATE_RF_PA_ON_SIGNED     0

#define PMB_WLAN_TXC_TX2TXSTATE_RF_ANT_SEL_MASK     0x00000030UL
#define PMB_WLAN_TXC_TX2TXSTATE_RF_ANT_SEL_SHIFT    4
#define PMB_WLAN_TXC_TX2TXSTATE_RF_ANT_SEL_SIGNED   0

#define PMB_WLAN_TXC_TX2TXSTATE_AFE_ADC_STBY_MASK   0x00000040UL
#define PMB_WLAN_TXC_TX2TXSTATE_AFE_ADC_STBY_SHIFT  6
#define PMB_WLAN_TXC_TX2TXSTATE_AFE_ADC_STBY_SIGNED 0

#define PMB_WLAN_TXC_TX2TXSTATE_AFE_DAC_STBY_MASK   0x00000080UL
#define PMB_WLAN_TXC_TX2TXSTATE_AFE_DAC_STBY_SHIFT  7
#define PMB_WLAN_TXC_TX2TXSTATE_AFE_DAC_STBY_SIGNED 0

/* Register WLAN_TXC_RF_AFE_SELECT (PMR_WLAN_TXC) */
#define PMB_WLAN_TXC_RF_AFE_SELECT              0x0020
#define ABS_PMB_WLAN_TXC_RF_AFE_SELECT          0x0204A820UL

#define PMB_WLAN_TXC_SELECT_RF_STBY_MASK        0x00000001UL
#define PMB_WLAN_TXC_SELECT_RF_STBY_SHIFT       0
#define PMB_WLAN_TXC_SELECT_RF_STBY_SIGNED      0

#define PMB_WLAN_TXC_SELECT_RF_RX_ON_MASK       0x00000002UL
#define PMB_WLAN_TXC_SELECT_RF_RX_ON_SHIFT      1
#define PMB_WLAN_TXC_SELECT_RF_RX_ON_SIGNED     0

#define PMB_WLAN_TXC_SELECT_RF_TX_ON_MASK       0x00000004UL
#define PMB_WLAN_TXC_SELECT_RF_TX_ON_SHIFT      2
#define PMB_WLAN_TXC_SELECT_RF_TX_ON_SIGNED     0

#define PMB_WLAN_TXC_SELECT_RF_PA_ON_MASK       0x00000008UL
#define PMB_WLAN_TXC_SELECT_RF_PA_ON_SHIFT      3
#define PMB_WLAN_TXC_SELECT_RF_PA_ON_SIGNED     0

#define PMB_WLAN_TXC_SELECT_RF_ANT_SEL_MASK     0x00000010UL
#define PMB_WLAN_TXC_SELECT_RF_ANT_SEL_SHIFT    4
#define PMB_WLAN_TXC_SELECT_RF_ANT_SEL_SIGNED   0

#define PMB_WLAN_TXC_SELECT_AFE_ADC_STBY_MASK   0x00000020UL
#define PMB_WLAN_TXC_SELECT_AFE_ADC_STBY_SHIFT  5
#define PMB_WLAN_TXC_SELECT_AFE_ADC_STBY_SIGNED 0

#define PMB_WLAN_TXC_SELECT_AFE_DAC_STBY_MASK   0x00000040UL
#define PMB_WLAN_TXC_SELECT_AFE_DAC_STBY_SHIFT  6
#define PMB_WLAN_TXC_SELECT_AFE_DAC_STBY_SIGNED 0

#define PMB_WLAN_TXC_SELECT_GAIN_WORD_MASK      0x00000080UL
#define PMB_WLAN_TXC_SELECT_GAIN_WORD_SHIFT     7
#define PMB_WLAN_TXC_SELECT_GAIN_WORD_SIGNED    0

/* Register WLAN_TXC_PACKET_CTRL (PMR_WLAN_TXC) */
#define PMB_WLAN_TXC_PACKET_CTRL          0x0024
#define ABS_PMB_WLAN_TXC_PACKET_CTRL      0x0204A824UL

#define PMB_WLAN_TXC_TX_START_MASK        0x00000001UL
#define PMB_WLAN_TXC_TX_START_SHIFT       0
#define PMB_WLAN_TXC_TX_START_SIGNED      0

#define PMB_WLAN_TXC_TX_TO_TX_SIFS_MASK   0x00000002UL
#define PMB_WLAN_TXC_TX_TO_TX_SIFS_SHIFT  1
#define PMB_WLAN_TXC_TX_TO_TX_SIFS_SIGNED 0

#define PMB_WLAN_TXC_TX_ANT_SEL_MASK      0x0000000CUL
#define PMB_WLAN_TXC_TX_ANT_SEL_SHIFT     2
#define PMB_WLAN_TXC_TX_ANT_SEL_SIGNED    0

/* Register WLAN_TXC_TX_GAIN_WORD (PMR_WLAN_TXC) */
#define PMB_WLAN_TXC_TX_GAIN_WORD        0x0028
#define ABS_PMB_WLAN_TXC_TX_GAIN_WORD    0x0204A828UL

#define PMB_WLAN_TXC_TX_GAIN_WORD_MASK   0x000003FFUL
#define PMB_WLAN_TXC_TX_GAIN_WORD_SHIFT  0
#define PMB_WLAN_TXC_TX_GAIN_WORD_SIGNED 0

/* Register WLAN_TXC_TRANS_TX_ON (PMR_WLAN_TXC) */
#define PMB_WLAN_TXC_TRANS_TX_ON       0x002C
#define ABS_PMB_WLAN_TXC_TRANS_TX_ON   0x0204A82CUL

#define PMB_WLAN_TXC_TX_ON_CNTR_MASK   0x000000FFUL
#define PMB_WLAN_TXC_TX_ON_CNTR_SHIFT  0
#define PMB_WLAN_TXC_TX_ON_CNTR_SIGNED 0

/* Register WLAN_TXC_TRANS_PA_ON (PMR_WLAN_TXC) */
#define PMB_WLAN_TXC_TRANS_PA_ON       0x0030
#define ABS_PMB_WLAN_TXC_TRANS_PA_ON   0x0204A830UL

#define PMB_WLAN_TXC_PA_ON_CNTR_MASK   0x000000FFUL
#define PMB_WLAN_TXC_PA_ON_CNTR_SHIFT  0
#define PMB_WLAN_TXC_PA_ON_CNTR_SIGNED 0

/* Register WLAN_TXC_TRANS_ANT_ON (PMR_WLAN_TXC) */
#define PMB_WLAN_TXC_TRANS_ANT_ON       0x0034
#define ABS_PMB_WLAN_TXC_TRANS_ANT_ON   0x0204A834UL

#define PMB_WLAN_TXC_ANT_ON_CNTR_MASK   0x000000FFUL
#define PMB_WLAN_TXC_ANT_ON_CNTR_SHIFT  0
#define PMB_WLAN_TXC_ANT_ON_CNTR_SIGNED 0

/* Register WLAN_TXC_TRANS_TX_OFF (PMR_WLAN_TXC) */
#define PMB_WLAN_TXC_TRANS_TX_OFF      0x0038
#define ABS_PMB_WLAN_TXC_TRANS_TX_OFF  0x0204A838UL

#define PMB_WLAN_TXC_TX_OF_CNTR_MASK   0x000000FFUL
#define PMB_WLAN_TXC_TX_OF_CNTR_SHIFT  0
#define PMB_WLAN_TXC_TX_OF_CNTR_SIGNED 0

/* Register WLAN_TXC_TRANS_PA_OFF (PMR_WLAN_TXC) */
#define PMB_WLAN_TXC_TRANS_PA_OFF      0x003C
#define ABS_PMB_WLAN_TXC_TRANS_PA_OFF  0x0204A83CUL

#define PMB_WLAN_TXC_PA_OF_CNTR_MASK   0x000000FFUL
#define PMB_WLAN_TXC_PA_OF_CNTR_SHIFT  0
#define PMB_WLAN_TXC_PA_OF_CNTR_SIGNED 0

/* Register WLAN_TXC_TRANS_ANT_OFF (PMR_WLAN_TXC) */
#define PMB_WLAN_TXC_TRANS_ANT_OFF      0x0040
#define ABS_PMB_WLAN_TXC_TRANS_ANT_OFF  0x0204A840UL

#define PMB_WLAN_TXC_ANT_OF_CNTR_MASK   0x000000FFUL
#define PMB_WLAN_TXC_ANT_OF_CNTR_SHIFT  0
#define PMB_WLAN_TXC_ANT_OF_CNTR_SIGNED 0

/* Register WLAN_TXC_TX_READY_CNTR (PMR_WLAN_TXC) */
#define PMB_WLAN_TXC_TX_READY_CNTR        0x0044
#define ABS_PMB_WLAN_TXC_TX_READY_CNTR    0x0204A844UL

#define PMB_WLAN_TXC_TX_RDY_OFFSET_MASK   0x000003FFUL
#define PMB_WLAN_TXC_TX_RDY_OFFSET_SHIFT  0
#define PMB_WLAN_TXC_TX_RDY_OFFSET_SIGNED 0

/* Register WLAN_TXC_TIMEOUT_CNTR (PMR_WLAN_TXC) */
#define PMB_WLAN_TXC_TIMEOUT_CNTR        0x0048
#define ABS_PMB_WLAN_TXC_TIMEOUT_CNTR    0x0204A848UL

#define PMB_WLAN_TXC_TIMEOUT_CNTR_MASK   0x00FFFFFFUL
#define PMB_WLAN_TXC_TIMEOUT_CNTR_SHIFT  0
#define PMB_WLAN_TXC_TIMEOUT_CNTR_SIGNED 0

/* Register WLAN_TXC_ANT_CONTROL (PMR_WLAN_TXC) */
#define PMB_WLAN_TXC_ANT_CONTROL           0x004C
#define ABS_PMB_WLAN_TXC_ANT_CONTROL       0x0204A84CUL

#define PMB_WLAN_TXC_TX_ANT_CONTROL_MASK   0x00000001UL
#define PMB_WLAN_TXC_TX_ANT_CONTROL_SHIFT  0
#define PMB_WLAN_TXC_TX_ANT_CONTROL_SIGNED 0

/* Register WLAN_TXC_SIFS_EN (PMR_WLAN_TXC) */
#define PMB_WLAN_TXC_SIFS_EN        0x0050
#define ABS_PMB_WLAN_TXC_SIFS_EN    0x0204A850UL

#define PMB_WLAN_TXC_SIFS_EN_MASK   0x00000001UL
#define PMB_WLAN_TXC_SIFS_EN_SHIFT  0
#define PMB_WLAN_TXC_SIFS_EN_SIGNED 0

/* Register WLAN_TXC_SIFS_TIME (PMR_WLAN_TXC) */
#define PMB_WLAN_TXC_SIFS_TIME         0x0054
#define ABS_PMB_WLAN_TXC_SIFS_TIME     0x0204A854UL

#define PMB_WLAN_TXC_SIFS_COUNT_MASK   0x0000FFFFUL
#define PMB_WLAN_TXC_SIFS_COUNT_SHIFT  0
#define PMB_WLAN_TXC_SIFS_COUNT_SIGNED 0

/* Register WLAN_TXC_SIFS_TOLERANCE (PMR_WLAN_TXC) */
#define PMB_WLAN_TXC_SIFS_TOLERANCE              0x0058
#define ABS_PMB_WLAN_TXC_SIFS_TOLERANCE          0x0204A858UL

#define PMB_WLAN_TXC_SIFS_TOLERANCE_COUNT_MASK   0x000000FFUL
#define PMB_WLAN_TXC_SIFS_TOLERANCE_COUNT_SHIFT  0
#define PMB_WLAN_TXC_SIFS_TOLERANCE_COUNT_SIGNED 0

/* Register WLAN_TXC_PHY_PKT_STATUS (PMR_WLAN_TXC) */
#define PMB_WLAN_TXC_PHY_PKT_STATUS        0x005C
#define ABS_PMB_WLAN_TXC_PHY_PKT_STATUS    0x0204A85CUL

#define PMB_WLAN_TXC_PHY_PKT_STATUS_MASK   0x00000001UL
#define PMB_WLAN_TXC_PHY_PKT_STATUS_SHIFT  0
#define PMB_WLAN_TXC_PHY_PKT_STATUS_SIGNED 0

/* Register WLAN_TXC_HDR_DECODED (PMR_WLAN_TXC) */
#define PMB_WLAN_TXC_HDR_DECODED        0x0060
#define ABS_PMB_WLAN_TXC_HDR_DECODED    0x0204A860UL

#define PMB_WLAN_TXC_HDR_DECODED_MASK   0x00000001UL
#define PMB_WLAN_TXC_HDR_DECODED_SHIFT  0
#define PMB_WLAN_TXC_HDR_DECODED_SIGNED 0

/* Register WLAN_TXC_LATENCY_OFFSET (PMR_WLAN_TXC) */
#define PMB_WLAN_TXC_LATENCY_OFFSET        0x0064
#define ABS_PMB_WLAN_TXC_LATENCY_OFFSET    0x0204A864UL

#define PMB_WLAN_TXC_LATENCY_OFFSET_MASK   0x000003FFUL
#define PMB_WLAN_TXC_LATENCY_OFFSET_SHIFT  0
#define PMB_WLAN_TXC_LATENCY_OFFSET_SIGNED 0

/* Register WLAN_TXC_AUXADC_ENABLE (PMR_WLAN_TXC) */
#define PMB_WLAN_TXC_AUXADC_ENABLE        0x0068
#define ABS_PMB_WLAN_TXC_AUXADC_ENABLE    0x0204A868UL

#define PMB_WLAN_TXC_AUXADC_ENABLE_MASK   0x00000001UL
#define PMB_WLAN_TXC_AUXADC_ENABLE_SHIFT  0
#define PMB_WLAN_TXC_AUXADC_ENABLE_SIGNED 0

#define PMB_WLAN_TXC_AUXADC_CH_SEL_MASK   0x00000002UL
#define PMB_WLAN_TXC_AUXADC_CH_SEL_SHIFT  1
#define PMB_WLAN_TXC_AUXADC_CH_SEL_SIGNED 0

/* Register WLAN_TXC_AUXADC_PARAMS (PMR_WLAN_TXC) */
#define PMB_WLAN_TXC_AUXADC_PARAMS           0x006C
#define ABS_PMB_WLAN_TXC_AUXADC_PARAMS       0x0204A86CUL

#define PMB_WLAN_TXC_AUXADC_TRANSIENT_MASK   0x000000FFUL
#define PMB_WLAN_TXC_AUXADC_TRANSIENT_SHIFT  0
#define PMB_WLAN_TXC_AUXADC_TRANSIENT_SIGNED 0

#define PMB_WLAN_TXC_AUXADC_EST_LEN_MASK     0x0000FF00UL
#define PMB_WLAN_TXC_AUXADC_EST_LEN_SHIFT    8
#define PMB_WLAN_TXC_AUXADC_EST_LEN_SIGNED   0

/* Register WLAN_TXC_AUXADC_OUTPUT (PMR_WLAN_TXC) */
#define PMB_WLAN_TXC_AUXADC_OUTPUT            0x0070
#define ABS_PMB_WLAN_TXC_AUXADC_OUTPUT        0x0204A870UL

#define PMB_WLAN_TXC_AUXADC_DATA_OUT_MASK     0x0000FFFFUL
#define PMB_WLAN_TXC_AUXADC_DATA_OUT_SHIFT    0
#define PMB_WLAN_TXC_AUXADC_DATA_OUT_SIGNED   0

#define PMB_WLAN_TXC_AUXADC_DATA_VALID_MASK   0x00010000UL
#define PMB_WLAN_TXC_AUXADC_DATA_VALID_SHIFT  16
#define PMB_WLAN_TXC_AUXADC_DATA_VALID_SIGNED 0

/* Register WLAN_TXC_NAV_STATUS (PMR_WLAN_TXC) */
#define PMB_WLAN_TXC_NAV_STATUS        0x0074
#define ABS_PMB_WLAN_TXC_NAV_STATUS    0x0204A874UL

#define PMB_WLAN_TXC_NAV_STATUS_MASK   0x00000001UL
#define PMB_WLAN_TXC_NAV_STATUS_SHIFT  0
#define PMB_WLAN_TXC_NAV_STATUS_SIGNED 0

/* Register WLAN_TXC_DEBUG (PMR_WLAN_TXC) */
#define PMB_WLAN_TXC_DEBUG                          0x0078
#define ABS_PMB_WLAN_TXC_DEBUG                      0x0204A878UL

#define PMB_WLAN_TXC_TX_READY_MASK                  0x00000001UL
#define PMB_WLAN_TXC_TX_READY_SHIFT                 0
#define PMB_WLAN_TXC_TX_READY_SIGNED                0

#define PMB_WLAN_TXC_TX_TIME_OUT_MASK               0x00000002UL
#define PMB_WLAN_TXC_TX_TIME_OUT_SHIFT              1
#define PMB_WLAN_TXC_TX_TIME_OUT_SIGNED             0

#define PMB_WLAN_TXC_SIFS_TOLERANCE_EXCEEDED_MASK   0x00000004UL
#define PMB_WLAN_TXC_SIFS_TOLERANCE_EXCEEDED_SHIFT  2
#define PMB_WLAN_TXC_SIFS_TOLERANCE_EXCEEDED_SIGNED 0

#define PMB_WLAN_TXC_TX_END_IN_MASK                 0x00000008UL
#define PMB_WLAN_TXC_TX_END_IN_SHIFT                3
#define PMB_WLAN_TXC_TX_END_IN_SIGNED               0

#define PMB_WLAN_TXC_RX_END_IN_MASK                 0x00000010UL
#define PMB_WLAN_TXC_RX_END_IN_SHIFT                4
#define PMB_WLAN_TXC_RX_END_IN_SIGNED               0

/* Register WLAN_TXC_EVENT (PMR_WLAN_TXC) */
#define PMB_WLAN_TXC_EVENT                  0x007C
#define ABS_PMB_WLAN_TXC_EVENT              0x0204A87CUL

#define PMB_WLAN_TXC_TX_COMPLETE_MASK       0x00000001UL
#define PMB_WLAN_TXC_TX_COMPLETE_SHIFT      0
#define PMB_WLAN_TXC_TX_COMPLETE_SIGNED     0

#define PMB_WLAN_TXC_AUXADC_EST_DONE_MASK   0x00000002UL
#define PMB_WLAN_TXC_AUXADC_EST_DONE_SHIFT  1
#define PMB_WLAN_TXC_AUXADC_EST_DONE_SIGNED 0

#define PMB_WLAN_TXC_SIFS_DONE_MASK         0x00000004UL
#define PMB_WLAN_TXC_SIFS_DONE_SHIFT        2
#define PMB_WLAN_TXC_SIFS_DONE_SIGNED       0

/* Register WLAN_TXC_EVENT_CLR (PMR_WLAN_TXC) */
#define PMB_WLAN_TXC_EVENT_CLR            0x0080
#define ABS_PMB_WLAN_TXC_EVENT_CLR        0x0204A880UL

#define PMB_WLAN_TXC_SIFS_DONE_CLR_MASK   0x00000001UL
#define PMB_WLAN_TXC_SIFS_DONE_CLR_SHIFT  0
#define PMB_WLAN_TXC_SIFS_DONE_CLR_SIGNED 0

/* Register WLAN_TXC_CLK_DIV (PMR_WLAN_TXC) */
#define PMB_WLAN_TXC_CLK_DIV          0x0084
#define ABS_PMB_WLAN_TXC_CLK_DIV      0x0204A884UL

#define PMB_WLAN_TXC_CLK_DIV_M_MASK   0x000000FFUL
#define PMB_WLAN_TXC_CLK_DIV_M_SHIFT  0
#define PMB_WLAN_TXC_CLK_DIV_M_SIGNED 0

#define PMB_WLAN_TXC_CLK_DIV_N_MASK   0x0000FF00UL
#define PMB_WLAN_TXC_CLK_DIV_N_SHIFT  8
#define PMB_WLAN_TXC_CLK_DIV_N_SIGNED 0

/* Register WLAN_TXC_BT_COEX_CTRL (PMR_WLAN_TXC) */
#define PMB_WLAN_TXC_BT_COEX_CTRL            0x0088
#define ABS_PMB_WLAN_TXC_BT_COEX_CTRL        0x0204A888UL

#define PMB_WLAN_TXC_MEDIUM_BUSY_MASK        0x00000001UL
#define PMB_WLAN_TXC_MEDIUM_BUSY_SHIFT       0
#define PMB_WLAN_TXC_MEDIUM_BUSY_SIGNED      0

#define PMB_WLAN_TXC_RX_TX_INDICATION_MASK   0x00000002UL
#define PMB_WLAN_TXC_RX_TX_INDICATION_SHIFT  1
#define PMB_WLAN_TXC_RX_TX_INDICATION_SIGNED 0

#define PMB_WLAN_TXC_PRIORITY_MASK           0x0000000CUL
#define PMB_WLAN_TXC_PRIORITY_SHIFT          2
#define PMB_WLAN_TXC_PRIORITY_SIGNED         0

/* Register WLAN_TXC_TX_STATUS (PMR_WLAN_TXC) */
#define PMB_WLAN_TXC_TX_STATUS            0x008C
#define ABS_PMB_WLAN_TXC_TX_STATUS        0x0204A88CUL

#define PMB_WLAN_TXC_TX_ABORT_COEX_MASK   0x00000001UL
#define PMB_WLAN_TXC_TX_ABORT_COEX_SHIFT  0
#define PMB_WLAN_TXC_TX_ABORT_COEX_SIGNED 0

/* Register WLAN_TXC_RF_AFE_STATE1_COEX (PMR_WLAN_TXC) */
#define PMB_WLAN_TXC_RF_AFE_STATE1_COEX              0x0090
#define ABS_PMB_WLAN_TXC_RF_AFE_STATE1_COEX          0x0204A890UL

#define PMB_WLAN_TXC_STATE1_COEX_RF_AFE_STBY_MASK    0x00000001UL
#define PMB_WLAN_TXC_STATE1_COEX_RF_AFE_STBY_SHIFT   0
#define PMB_WLAN_TXC_STATE1_COEX_RF_AFE_STBY_SIGNED  0

#define PMB_WLAN_TXC_STATE1_COEX_RF_RX_ON_MASK       0x00000002UL
#define PMB_WLAN_TXC_STATE1_COEX_RF_RX_ON_SHIFT      1
#define PMB_WLAN_TXC_STATE1_COEX_RF_RX_ON_SIGNED     0

#define PMB_WLAN_TXC_STATE1_COEX_RF_TX_ON_MASK       0x00000004UL
#define PMB_WLAN_TXC_STATE1_COEX_RF_TX_ON_SHIFT      2
#define PMB_WLAN_TXC_STATE1_COEX_RF_TX_ON_SIGNED     0

#define PMB_WLAN_TXC_STATE1_COEX_RF_PA_ON_MASK       0x00000008UL
#define PMB_WLAN_TXC_STATE1_COEX_RF_PA_ON_SHIFT      3
#define PMB_WLAN_TXC_STATE1_COEX_RF_PA_ON_SIGNED     0

#define PMB_WLAN_TXC_STATE1_COEX_RF_ANT_SEL_MASK     0x00000030UL
#define PMB_WLAN_TXC_STATE1_COEX_RF_ANT_SEL_SHIFT    4
#define PMB_WLAN_TXC_STATE1_COEX_RF_ANT_SEL_SIGNED   0

#define PMB_WLAN_TXC_STATE1_COEX_AFE_ADC_STBY_MASK   0x00000040UL
#define PMB_WLAN_TXC_STATE1_COEX_AFE_ADC_STBY_SHIFT  6
#define PMB_WLAN_TXC_STATE1_COEX_AFE_ADC_STBY_SIGNED 0

#define PMB_WLAN_TXC_STATE1_COEX_AFE_DAC_STBY_MASK   0x00000080UL
#define PMB_WLAN_TXC_STATE1_COEX_AFE_DAC_STBY_SHIFT  7
#define PMB_WLAN_TXC_STATE1_COEX_AFE_DAC_STBY_SIGNED 0

/* Register WLAN_TXC_RF_AFE_STATE2_COEX (PMR_WLAN_TXC) */
#define PMB_WLAN_TXC_RF_AFE_STATE2_COEX              0x0094
#define ABS_PMB_WLAN_TXC_RF_AFE_STATE2_COEX          0x0204A894UL

#define PMB_WLAN_TXC_STATE2_COEX_RF_AFE_STBY_MASK    0x00000001UL
#define PMB_WLAN_TXC_STATE2_COEX_RF_AFE_STBY_SHIFT   0
#define PMB_WLAN_TXC_STATE2_COEX_RF_AFE_STBY_SIGNED  0

#define PMB_WLAN_TXC_STATE2_COEX_RF_RX_ON_MASK       0x00000002UL
#define PMB_WLAN_TXC_STATE2_COEX_RF_RX_ON_SHIFT      1
#define PMB_WLAN_TXC_STATE2_COEX_RF_RX_ON_SIGNED     0

#define PMB_WLAN_TXC_STATE2_COEX_RF_TX_ON_MASK       0x00000004UL
#define PMB_WLAN_TXC_STATE2_COEX_RF_TX_ON_SHIFT      2
#define PMB_WLAN_TXC_STATE2_COEX_RF_TX_ON_SIGNED     0

#define PMB_WLAN_TXC_STATE2_COEX_RF_PA_ON_MASK       0x00000008UL
#define PMB_WLAN_TXC_STATE2_COEX_RF_PA_ON_SHIFT      3
#define PMB_WLAN_TXC_STATE2_COEX_RF_PA_ON_SIGNED     0

#define PMB_WLAN_TXC_STATE2_COEX_RF_ANT_SEL_MASK     0x00000030UL
#define PMB_WLAN_TXC_STATE2_COEX_RF_ANT_SEL_SHIFT    4
#define PMB_WLAN_TXC_STATE2_COEX_RF_ANT_SEL_SIGNED   0

#define PMB_WLAN_TXC_STATE2_COEX_AFE_ADC_STBY_MASK   0x00000040UL
#define PMB_WLAN_TXC_STATE2_COEX_AFE_ADC_STBY_SHIFT  6
#define PMB_WLAN_TXC_STATE2_COEX_AFE_ADC_STBY_SIGNED 0

#define PMB_WLAN_TXC_STATE2_COEX_AFE_DAC_STBY_MASK   0x00000080UL
#define PMB_WLAN_TXC_STATE2_COEX_AFE_DAC_STBY_SHIFT  7
#define PMB_WLAN_TXC_STATE2_COEX_AFE_DAC_STBY_SIGNED 0

/* Register WLAN_TXC_MORE_PKT_REG (PMR_WLAN_TXC) */
#define PMB_WLAN_TXC_MORE_PKT_REG        0x0098
#define ABS_PMB_WLAN_TXC_MORE_PKT_REG    0x0204A898UL

#define PMB_WLAN_TXC_MORE_PKT_REG_MASK   0x00000001UL
#define PMB_WLAN_TXC_MORE_PKT_REG_SHIFT  0
#define PMB_WLAN_TXC_MORE_PKT_REG_SIGNED 0

/* Register WLAN_TXC_BT_INPUT_DEBUG (PMR_WLAN_TXC) */
#define PMB_WLAN_TXC_BT_INPUT_DEBUG            0x009C
#define ABS_PMB_WLAN_TXC_BT_INPUT_DEBUG        0x0204A89CUL

#define PMB_WLAN_TXC_ACK_TIMER_NON_ZERO_MASK   0x00000001UL
#define PMB_WLAN_TXC_ACK_TIMER_NON_ZERO_SHIFT  0
#define PMB_WLAN_TXC_ACK_TIMER_NON_ZERO_SIGNED 0

#define PMB_WLAN_TXC_BTSYNC_MASK               0x00000002UL
#define PMB_WLAN_TXC_BTSYNC_SHIFT              1
#define PMB_WLAN_TXC_BTSYNC_SIGNED             0

#define PMB_WLAN_TXC_BTMBSY_MASK               0x00000004UL
#define PMB_WLAN_TXC_BTMBSY_SHIFT              2
#define PMB_WLAN_TXC_BTMBSY_SIGNED             0

#define PMB_WLAN_TXC_BTPTI_MASK                0x00000018UL
#define PMB_WLAN_TXC_BTPTI_SHIFT               3
#define PMB_WLAN_TXC_BTPTI_SIGNED              0

#define PMB_WLAN_TXC_BT_RX_TX_N_MASK           0x00000020UL
#define PMB_WLAN_TXC_BT_RX_TX_N_SHIFT          5
#define PMB_WLAN_TXC_BT_RX_TX_N_SIGNED         0

/* Register WLAN_TXC_BT_SELECT_DEBUG_CTRL (PMR_WLAN_TXC) */
#define PMB_WLAN_TXC_BT_SELECT_DEBUG_CTRL               0x00A0
#define ABS_PMB_WLAN_TXC_BT_SELECT_DEBUG_CTRL           0x0204A8A0UL

#define PMB_WLAN_TXC_SELECT_ACK_TIMER_DEBUG_MODE_MASK   0x00000001UL
#define PMB_WLAN_TXC_SELECT_ACK_TIMER_DEBUG_MODE_SHIFT  0
#define PMB_WLAN_TXC_SELECT_ACK_TIMER_DEBUG_MODE_SIGNED 0

#define PMB_WLAN_TXC_SELECT_FROM_DEBUG_MODE_MASK        0x00000002UL
#define PMB_WLAN_TXC_SELECT_FROM_DEBUG_MODE_SHIFT       1
#define PMB_WLAN_TXC_SELECT_FROM_DEBUG_MODE_SIGNED      0

/* Register WLAN_TXC_BT_OUT_DEBUG (PMR_WLAN_TXC) */
#define PMB_WLAN_TXC_BT_OUT_DEBUG         0x00A4
#define ABS_PMB_WLAN_TXC_BT_OUT_DEBUG     0x0204A8A4UL

#define PMB_WLAN_TXC_ABORT_WLAN_TX_MASK   0x00000001UL
#define PMB_WLAN_TXC_ABORT_WLAN_TX_SHIFT  0
#define PMB_WLAN_TXC_ABORT_WLAN_TX_SIGNED 0

#define PMB_WLAN_TXC_WLRXBSY_MASK         0x00000002UL
#define PMB_WLAN_TXC_WLRXBSY_SHIFT        1
#define PMB_WLAN_TXC_WLRXBSY_SIGNED       0

#define PMB_WLAN_TXC_CTRL_WLAN_RX_MASK    0x0000000CUL
#define PMB_WLAN_TXC_CTRL_WLAN_RX_SHIFT   2
#define PMB_WLAN_TXC_CTRL_WLAN_RX_SIGNED  0

/* Register WLAN_TXC_INPUT_DEBUG (PMR_WLAN_TXC) */
#define PMB_WLAN_TXC_INPUT_DEBUG                   0x00A8
#define ABS_PMB_WLAN_TXC_INPUT_DEBUG               0x0204A8A8UL

#define PMB_WLAN_TXC_INPUT_DRIVE_INPUTS_SEL_MASK   0x00000001UL
#define PMB_WLAN_TXC_INPUT_DRIVE_INPUTS_SEL_SHIFT  0
#define PMB_WLAN_TXC_INPUT_DRIVE_INPUTS_SEL_SIGNED 0

#define PMB_WLAN_TXC_INPUT_TX_END_IN_MASK          0x00000002UL
#define PMB_WLAN_TXC_INPUT_TX_END_IN_SHIFT         1
#define PMB_WLAN_TXC_INPUT_TX_END_IN_SIGNED        0

#define PMB_WLAN_TXC_INPUT_RX_END_IN_MASK          0x00000004UL
#define PMB_WLAN_TXC_INPUT_RX_END_IN_SHIFT         2
#define PMB_WLAN_TXC_INPUT_RX_END_IN_SIGNED        0

#define PMB_WLAN_TXC_INPUT_AUXADC_VLD_MASK         0x00000008UL
#define PMB_WLAN_TXC_INPUT_AUXADC_VLD_SHIFT        3
#define PMB_WLAN_TXC_INPUT_AUXADC_VLD_SIGNED       0

#define PMB_WLAN_TXC_INPUT_AGC_GAIN_WORD_MASK      0x00003FF0UL
#define PMB_WLAN_TXC_INPUT_AGC_GAIN_WORD_SHIFT     4
#define PMB_WLAN_TXC_INPUT_AGC_GAIN_WORD_SIGNED    0

#define PMB_WLAN_TXC_INPUT_AUXADC_OUT_MASK         0x00FF0000UL
#define PMB_WLAN_TXC_INPUT_AUXADC_OUT_SHIFT        16
#define PMB_WLAN_TXC_INPUT_AUXADC_OUT_SIGNED       0

/* Register DFE_SOFTWARE_RESET (PMR_DFE) */
#define PMB_DFE_SOFTWARE_RESET        0x0000
#define ABS_PMB_DFE_SOFTWARE_RESET    0x0204B000UL

#define PMB_DFE_SOFTWARE_RESET_MASK   0x00000100UL
#define PMB_DFE_SOFTWARE_RESET_SHIFT  8
#define PMB_DFE_SOFTWARE_RESET_SIGNED 0

/* Register DFE_MODE (PMR_DFE) */
#define PMB_DFE_MODE        0x0004
#define ABS_PMB_DFE_MODE    0x0204B004UL

#define PMB_DFE_MODE_MASK   0x00000700UL
#define PMB_DFE_MODE_SHIFT  8
#define PMB_DFE_MODE_SIGNED 0

/* Register DFE_INPUT_TYPE (PMR_DFE) */
#define PMB_DFE_INPUT_TYPE        0x0008
#define ABS_PMB_DFE_INPUT_TYPE    0x0204B008UL

#define PMB_DFE_INPUT_TYPE_MASK   0x00000100UL
#define PMB_DFE_INPUT_TYPE_SHIFT  8
#define PMB_DFE_INPUT_TYPE_SIGNED 0

/* Register DFE_SEGMENT_LENGTH (PMR_DFE) */
#define PMB_DFE_SEGMENT_LENGTH        0x000C
#define ABS_PMB_DFE_SEGMENT_LENGTH    0x0204B00CUL

#define PMB_DFE_SEGMENT_LENGTH_MASK   0x003FFF00UL
#define PMB_DFE_SEGMENT_LENGTH_SHIFT  8
#define PMB_DFE_SEGMENT_LENGTH_SIGNED 0

/* Register DFE_BLOCK_LENGTH (PMR_DFE) */
#define PMB_DFE_BLOCK_LENGTH        0x0010
#define ABS_PMB_DFE_BLOCK_LENGTH    0x0204B010UL

#define PMB_DFE_BLOCK_LENGTH_MASK   0x00000700UL
#define PMB_DFE_BLOCK_LENGTH_SHIFT  8
#define PMB_DFE_BLOCK_LENGTH_SIGNED 0

/* Register DFE_SEGMENT_COUNT (PMR_DFE) */
#define PMB_DFE_SEGMENT_COUNT        0x0014
#define ABS_PMB_DFE_SEGMENT_COUNT    0x0204B014UL

#define PMB_DFE_SEGMENT_COUNT_MASK   0x00FFFF00UL
#define PMB_DFE_SEGMENT_COUNT_SHIFT  8
#define PMB_DFE_SEGMENT_COUNT_SIGNED 0

/* Register DFE_SEGMENT_WRAP (PMR_DFE) */
#define PMB_DFE_SEGMENT_WRAP        0x0018
#define ABS_PMB_DFE_SEGMENT_WRAP    0x0204B018UL

#define PMB_DFE_SEGMENT_WRAP_MASK   0x00FFFF00UL
#define PMB_DFE_SEGMENT_WRAP_SHIFT  8
#define PMB_DFE_SEGMENT_WRAP_SIGNED 0

/* Register DFE_MCP_DMA2_CONFIG (PMR_DFE) */
#define PMB_DFE_MCP_DMA2_CONFIG        0x001C
#define ABS_PMB_DFE_MCP_DMA2_CONFIG    0x0204B01CUL

#define PMB_DFE_MCP_DMA2_CONFIG_MASK   0x00000300UL
#define PMB_DFE_MCP_DMA2_CONFIG_SHIFT  8
#define PMB_DFE_MCP_DMA2_CONFIG_SIGNED 0

/* Register DFE_FIR_COEFF_INDEX (PMR_DFE) */
#define PMB_DFE_FIR_COEFF_INDEX        0x0020
#define ABS_PMB_DFE_FIR_COEFF_INDEX    0x0204B020UL

#define PMB_DFE_FIR_COEFF_INDEX_MASK   0x0001FF00UL
#define PMB_DFE_FIR_COEFF_INDEX_SHIFT  8
#define PMB_DFE_FIR_COEFF_INDEX_SIGNED 0

/* Register DFE_FIR_COEFF_VALUE (PMR_DFE) */
#define PMB_DFE_FIR_COEFF_VALUE        0x0024
#define ABS_PMB_DFE_FIR_COEFF_VALUE    0x0204B024UL

#define PMB_DFE_FIR_COEFF_VALUE_MASK   0x00FFFFFFUL
#define PMB_DFE_FIR_COEFF_VALUE_SHIFT  0
#define PMB_DFE_FIR_COEFF_VALUE_SIGNED 0

/* Register DFE_FIR_OUTPUT_PILOT_ADDITION_VALUE (PMR_DFE) */
#define PMB_DFE_FIR_OUTPUT_PILOT_ADDITION_VALUE        0x0028
#define ABS_PMB_DFE_FIR_OUTPUT_PILOT_ADDITION_VALUE    0x0204B028UL

#define PMB_DFE_FIR_OUTPUT_PILOT_ADDITION_VALUE_MASK   0x000FFF00UL
#define PMB_DFE_FIR_OUTPUT_PILOT_ADDITION_VALUE_SHIFT  8
#define PMB_DFE_FIR_OUTPUT_PILOT_ADDITION_VALUE_SIGNED 0

/* Register DFE_FIR_COEFF_UPDATE_COMPLETE (PMR_DFE) */
#define PMB_DFE_FIR_COEFF_UPDATE_COMPLETE        0x002C
#define ABS_PMB_DFE_FIR_COEFF_UPDATE_COMPLETE    0x0204B02CUL

#define PMB_DFE_FIR_COEFF_UPDATE_COMPLETE_MASK   0x00000100UL
#define PMB_DFE_FIR_COEFF_UPDATE_COMPLETE_SHIFT  8
#define PMB_DFE_FIR_COEFF_UPDATE_COMPLETE_SIGNED 0

/* Register DFE_FIR_SATURATION_EVENTS (PMR_DFE) */
#define PMB_DFE_FIR_SATURATION_EVENTS        0x0030
#define ABS_PMB_DFE_FIR_SATURATION_EVENTS    0x0204B030UL

#define PMB_DFE_FIR_SATURATION_EVENTS_MASK   0x00FFFF00UL
#define PMB_DFE_FIR_SATURATION_EVENTS_SHIFT  8
#define PMB_DFE_FIR_SATURATION_EVENTS_SIGNED 0

/* Register DFE_PILOT_REMOVAL_MODE (PMR_DFE) */
#define PMB_DFE_PILOT_REMOVAL_MODE        0x0034
#define ABS_PMB_DFE_PILOT_REMOVAL_MODE    0x0204B034UL

#define PMB_DFE_PILOT_REMOVAL_MODE_MASK   0x00000300UL
#define PMB_DFE_PILOT_REMOVAL_MODE_SHIFT  8
#define PMB_DFE_PILOT_REMOVAL_MODE_SIGNED 0

/* Register DFE_PILOT_REMOVAL_REFERENCE_LEVEL (PMR_DFE) */
#define PMB_DFE_PILOT_REMOVAL_REFERENCE_LEVEL        0x0038
#define ABS_PMB_DFE_PILOT_REMOVAL_REFERENCE_LEVEL    0x0204B038UL

#define PMB_DFE_PILOT_REMOVAL_REFERENCE_LEVEL_MASK   0x000FFF00UL
#define PMB_DFE_PILOT_REMOVAL_REFERENCE_LEVEL_SHIFT  8
#define PMB_DFE_PILOT_REMOVAL_REFERENCE_LEVEL_SIGNED 0

/* Register DFE_PILOT_REMOVAL_LEVEL (PMR_DFE) */
#define PMB_DFE_PILOT_REMOVAL_LEVEL        0x003C
#define ABS_PMB_DFE_PILOT_REMOVAL_LEVEL    0x0204B03CUL

#define PMB_DFE_PILOT_REMOVAL_LEVEL_MASK   0x000FFF00UL
#define PMB_DFE_PILOT_REMOVAL_LEVEL_SHIFT  8
#define PMB_DFE_PILOT_REMOVAL_LEVEL_SIGNED 0

/* Register DFE_PILOT_REMOVAL_LOOP_GAIN (PMR_DFE) */
#define PMB_DFE_PILOT_REMOVAL_LOOP_GAIN        0x0040
#define ABS_PMB_DFE_PILOT_REMOVAL_LOOP_GAIN    0x0204B040UL

#define PMB_DFE_PILOT_REMOVAL_LOOP_GAIN_MASK   0x00000F00UL
#define PMB_DFE_PILOT_REMOVAL_LOOP_GAIN_SHIFT  8
#define PMB_DFE_PILOT_REMOVAL_LOOP_GAIN_SIGNED 0

/* Register DFE_PILOT_REMOVAL_LEVEL_LIMIT (PMR_DFE) */
#define PMB_DFE_PILOT_REMOVAL_LEVEL_LIMIT        0x0044
#define ABS_PMB_DFE_PILOT_REMOVAL_LEVEL_LIMIT    0x0204B044UL

#define PMB_DFE_PILOT_REMOVAL_LEVEL_LIMIT_MASK   0x00FFFFFFUL
#define PMB_DFE_PILOT_REMOVAL_LEVEL_LIMIT_SHIFT  0
#define PMB_DFE_PILOT_REMOVAL_LEVEL_LIMIT_SIGNED 0

/* Register DFE_GAIN_TRACKER_MODE (PMR_DFE) */
#define PMB_DFE_GAIN_TRACKER_MODE        0x0048
#define ABS_PMB_DFE_GAIN_TRACKER_MODE    0x0204B048UL

#define PMB_DFE_GAIN_TRACKER_MODE_MASK   0x00000100UL
#define PMB_DFE_GAIN_TRACKER_MODE_SHIFT  8
#define PMB_DFE_GAIN_TRACKER_MODE_SIGNED 0

/* Register DFE_GAIN_TRACKER_LOOP_GAIN (PMR_DFE) */
#define PMB_DFE_GAIN_TRACKER_LOOP_GAIN        0x004C
#define ABS_PMB_DFE_GAIN_TRACKER_LOOP_GAIN    0x0204B04CUL

#define PMB_DFE_GAIN_TRACKER_LOOP_GAIN_MASK   0x00000F00UL
#define PMB_DFE_GAIN_TRACKER_LOOP_GAIN_SHIFT  8
#define PMB_DFE_GAIN_TRACKER_LOOP_GAIN_SIGNED 0

/* Register DFE_GAIN_TRACKER_FIXED_GAIN (PMR_DFE) */
#define PMB_DFE_GAIN_TRACKER_FIXED_GAIN        0x0050
#define ABS_PMB_DFE_GAIN_TRACKER_FIXED_GAIN    0x0204B050UL

#define PMB_DFE_GAIN_TRACKER_FIXED_GAIN_MASK   0x003FFF00UL
#define PMB_DFE_GAIN_TRACKER_FIXED_GAIN_SHIFT  8
#define PMB_DFE_GAIN_TRACKER_FIXED_GAIN_SIGNED 0

/* Register DFE_GAIN_TRACKER_AVERAGE_GAIN (PMR_DFE) */
#define PMB_DFE_GAIN_TRACKER_AVERAGE_GAIN        0x0054
#define ABS_PMB_DFE_GAIN_TRACKER_AVERAGE_GAIN    0x0204B054UL

#define PMB_DFE_GAIN_TRACKER_AVERAGE_GAIN_MASK   0x000FFF00UL
#define PMB_DFE_GAIN_TRACKER_AVERAGE_GAIN_SHIFT  8
#define PMB_DFE_GAIN_TRACKER_AVERAGE_GAIN_SIGNED 0

/* Register DFE_PHASE_TRACKER_MODE (PMR_DFE) */
#define PMB_DFE_PHASE_TRACKER_MODE        0x0058
#define ABS_PMB_DFE_PHASE_TRACKER_MODE    0x0204B058UL

#define PMB_DFE_PHASE_TRACKER_MODE_MASK   0x00000300UL
#define PMB_DFE_PHASE_TRACKER_MODE_SHIFT  8
#define PMB_DFE_PHASE_TRACKER_MODE_SIGNED 0

/* Register DFE_PHASE_TRACKER_LOOP_GAIN (PMR_DFE) */
#define PMB_DFE_PHASE_TRACKER_LOOP_GAIN        0x005C
#define ABS_PMB_DFE_PHASE_TRACKER_LOOP_GAIN    0x0204B05CUL

#define PMB_DFE_PHASE_TRACKER_LOOP_GAIN_MASK   0x00000F00UL
#define PMB_DFE_PHASE_TRACKER_LOOP_GAIN_SHIFT  8
#define PMB_DFE_PHASE_TRACKER_LOOP_GAIN_SIGNED 0

/* Register DFE_PHASE_TRACKER_FIXED_PHASE_OFFSET (PMR_DFE) */
#define PMB_DFE_PHASE_TRACKER_FIXED_PHASE_OFFSET        0x0060
#define ABS_PMB_DFE_PHASE_TRACKER_FIXED_PHASE_OFFSET    0x0204B060UL

#define PMB_DFE_PHASE_TRACKER_FIXED_PHASE_OFFSET_MASK   0x000FFF00UL
#define PMB_DFE_PHASE_TRACKER_FIXED_PHASE_OFFSET_SHIFT  8
#define PMB_DFE_PHASE_TRACKER_FIXED_PHASE_OFFSET_SIGNED 0

/* Register DFE_PHASE_TRACKER_AVERAGE_PHASE (PMR_DFE) */
#define PMB_DFE_PHASE_TRACKER_AVERAGE_PHASE        0x0064
#define ABS_PMB_DFE_PHASE_TRACKER_AVERAGE_PHASE    0x0204B064UL

#define PMB_DFE_PHASE_TRACKER_AVERAGE_PHASE_MASK   0x000FFF00UL
#define PMB_DFE_PHASE_TRACKER_AVERAGE_PHASE_SHIFT  8
#define PMB_DFE_PHASE_TRACKER_AVERAGE_PHASE_SIGNED 0

/* Register DFE_PHASE_TRACKER_AVERAGE_PHASE_CHANGE (PMR_DFE) */
#define PMB_DFE_PHASE_TRACKER_AVERAGE_PHASE_CHANGE        0x0068
#define ABS_PMB_DFE_PHASE_TRACKER_AVERAGE_PHASE_CHANGE    0x0204B068UL

#define PMB_DFE_PHASE_TRACKER_AVERAGE_PHASE_CHANGE_MASK   0x000FFF00UL
#define PMB_DFE_PHASE_TRACKER_AVERAGE_PHASE_CHANGE_SHIFT  8
#define PMB_DFE_PHASE_TRACKER_AVERAGE_PHASE_CHANGE_SIGNED 0

/* Register DFE_ATSC_VSB_MODE (PMR_DFE) */
#define PMB_DFE_ATSC_VSB_MODE        0x006C
#define ABS_PMB_DFE_ATSC_VSB_MODE    0x0204B06CUL

#define PMB_DFE_ATSC_VSB_MODE_MASK   0x00FFFFFFUL
#define PMB_DFE_ATSC_VSB_MODE_SHIFT  0
#define PMB_DFE_ATSC_VSB_MODE_SIGNED 0

/* Register DFE_ATSC_RESERVE_MODE_0 (PMR_DFE) */
#define PMB_DFE_ATSC_RESERVE_MODE_0        0x0070
#define ABS_PMB_DFE_ATSC_RESERVE_MODE_0    0x0204B070UL

#define PMB_DFE_ATSC_RESERVE_MODE_0_MASK   0x00FFFFF0UL
#define PMB_DFE_ATSC_RESERVE_MODE_0_SHIFT  4
#define PMB_DFE_ATSC_RESERVE_MODE_0_SIGNED 0

/* Register DFE_ATSC_RESERVE_MODE_1 (PMR_DFE) */
#define PMB_DFE_ATSC_RESERVE_MODE_1        0x0074
#define ABS_PMB_DFE_ATSC_RESERVE_MODE_1    0x0204B074UL

#define PMB_DFE_ATSC_RESERVE_MODE_1_MASK   0x00FFFFFFUL
#define PMB_DFE_ATSC_RESERVE_MODE_1_SHIFT  0
#define PMB_DFE_ATSC_RESERVE_MODE_1_SIGNED 0

/* Register DFE_ATSC_RESERVE_MODE_2 (PMR_DFE) */
#define PMB_DFE_ATSC_RESERVE_MODE_2        0x0078
#define ABS_PMB_DFE_ATSC_RESERVE_MODE_2    0x0204B078UL

#define PMB_DFE_ATSC_RESERVE_MODE_2_MASK   0x00FFFFFFUL
#define PMB_DFE_ATSC_RESERVE_MODE_2_SHIFT  0
#define PMB_DFE_ATSC_RESERVE_MODE_2_SIGNED 0

/* Register DFE_ATSC_RESERVE_MODE_3 (PMR_DFE) */
#define PMB_DFE_ATSC_RESERVE_MODE_3        0x007C
#define ABS_PMB_DFE_ATSC_RESERVE_MODE_3    0x0204B07CUL

#define PMB_DFE_ATSC_RESERVE_MODE_3_MASK   0x00FFFFFFUL
#define PMB_DFE_ATSC_RESERVE_MODE_3_SHIFT  0
#define PMB_DFE_ATSC_RESERVE_MODE_3_SIGNED 0

/* Register DFE_DVBC_MODULATION_TYPE (PMR_DFE) */
#define PMB_DFE_DVBC_MODULATION_TYPE        0x0080
#define ABS_PMB_DFE_DVBC_MODULATION_TYPE    0x0204B080UL

#define PMB_DFE_DVBC_MODULATION_TYPE_MASK   0x00000700UL
#define PMB_DFE_DVBC_MODULATION_TYPE_SHIFT  8
#define PMB_DFE_DVBC_MODULATION_TYPE_SIGNED 0

/* Register DFE_MEASUREMENTS_VALID (PMR_DFE) */
#define PMB_DFE_MEASUREMENTS_VALID        0x0084
#define ABS_PMB_DFE_MEASUREMENTS_VALID    0x0204B084UL

#define PMB_DFE_MEASUREMENTS_VALID_MASK   0x00000100UL
#define PMB_DFE_MEASUREMENTS_VALID_SHIFT  8
#define PMB_DFE_MEASUREMENTS_VALID_SIGNED 0

/* Register DFE_ECP_OUTPUT_MODE (PMR_DFE) */
#define PMB_DFE_ECP_OUTPUT_MODE        0x0088
#define ABS_PMB_DFE_ECP_OUTPUT_MODE    0x0204B088UL

#define PMB_DFE_ECP_OUTPUT_MODE_MASK   0x00000100UL
#define PMB_DFE_ECP_OUTPUT_MODE_SHIFT  8
#define PMB_DFE_ECP_OUTPUT_MODE_SIGNED 0

/* Register DFE_INVERT_SPECTRUM (PMR_DFE) */
#define PMB_DFE_INVERT_SPECTRUM        0x008C
#define ABS_PMB_DFE_INVERT_SPECTRUM    0x0204B08CUL

#define PMB_DFE_INVERT_SPECTRUM_MASK   0x00000100UL
#define PMB_DFE_INVERT_SPECTRUM_SHIFT  8
#define PMB_DFE_INVERT_SPECTRUM_SIGNED 0

/* Register DFE_PILOT_REMOVAL_REFERENCE_LEVEL_IMAG (PMR_DFE) */
#define PMB_DFE_PILOT_REMOVAL_REFERENCE_LEVEL_IMAG        0x0090
#define ABS_PMB_DFE_PILOT_REMOVAL_REFERENCE_LEVEL_IMAG    0x0204B090UL

#define PMB_DFE_PILOT_REMOVAL_REFERENCE_LEVEL_IMAG_MASK   0x000FFF00UL
#define PMB_DFE_PILOT_REMOVAL_REFERENCE_LEVEL_IMAG_SHIFT  8
#define PMB_DFE_PILOT_REMOVAL_REFERENCE_LEVEL_IMAG_SIGNED 0

/* Register DFE_PILOT_REMOVAL_LEVEL_IMAG (PMR_DFE) */
#define PMB_DFE_PILOT_REMOVAL_LEVEL_IMAG        0x0094
#define ABS_PMB_DFE_PILOT_REMOVAL_LEVEL_IMAG    0x0204B094UL

#define PMB_DFE_PILOT_REMOVAL_LEVEL_IMAG_MASK   0x000FFF00UL
#define PMB_DFE_PILOT_REMOVAL_LEVEL_IMAG_SHIFT  8
#define PMB_DFE_PILOT_REMOVAL_LEVEL_IMAG_SIGNED 0

/* Register DFE_PHASE_TRACKER_CORE_CLIP_LEVEL (PMR_DFE) */
#define PMB_DFE_PHASE_TRACKER_CORE_CLIP_LEVEL        0x0098
#define ABS_PMB_DFE_PHASE_TRACKER_CORE_CLIP_LEVEL    0x0204B098UL

#define PMB_DFE_PHASE_TRACKER_CORE_CLIP_LEVEL_MASK   0x00FFFFFFUL
#define PMB_DFE_PHASE_TRACKER_CORE_CLIP_LEVEL_SHIFT  0
#define PMB_DFE_PHASE_TRACKER_CORE_CLIP_LEVEL_SIGNED 0

/* Register DFE_J83B_SYMBOL_PHASE (PMR_DFE) */
#define PMB_DFE_J83B_SYMBOL_PHASE        0x009C
#define ABS_PMB_DFE_J83B_SYMBOL_PHASE    0x0204B09CUL

#define PMB_DFE_J83B_SYMBOL_PHASE_MASK   0x00000700UL
#define PMB_DFE_J83B_SYMBOL_PHASE_SHIFT  8
#define PMB_DFE_J83B_SYMBOL_PHASE_SIGNED 0

/* Register DFE_J83B_PM_OVERFLOW_COUNT (PMR_DFE) */
#define PMB_DFE_J83B_PM_OVERFLOW_COUNT        0x00A0
#define ABS_PMB_DFE_J83B_PM_OVERFLOW_COUNT    0x0204B0A0UL

#define PMB_DFE_J83B_PM_OVERFLOW_COUNT_MASK   0x0000FF00UL
#define PMB_DFE_J83B_PM_OVERFLOW_COUNT_SHIFT  8
#define PMB_DFE_J83B_PM_OVERFLOW_COUNT_SIGNED 0

/* Register DFE_FFE_FILTER_COEFF_0 (PMR_DFE) */
#define PMB_DFE_FFE_FILTER_COEFF_0        0x00A4
#define ABS_PMB_DFE_FFE_FILTER_COEFF_0    0x0204B0A4UL

#define PMB_DFE_FFE_FILTER_COEFF_0_MASK   0x00FFFF00UL
#define PMB_DFE_FFE_FILTER_COEFF_0_SHIFT  8
#define PMB_DFE_FFE_FILTER_COEFF_0_SIGNED 0

/* Register DFE_FFE_FILTER_COEFF_1 (PMR_DFE) */
#define PMB_DFE_FFE_FILTER_COEFF_1        0x00A8
#define ABS_PMB_DFE_FFE_FILTER_COEFF_1    0x0204B0A8UL

#define PMB_DFE_FFE_FILTER_COEFF_1_MASK   0x00FFFF00UL
#define PMB_DFE_FFE_FILTER_COEFF_1_SHIFT  8
#define PMB_DFE_FFE_FILTER_COEFF_1_SIGNED 0

/* Register DFE_FFE_FILTER_COEFF_2 (PMR_DFE) */
#define PMB_DFE_FFE_FILTER_COEFF_2        0x00AC
#define ABS_PMB_DFE_FFE_FILTER_COEFF_2    0x0204B0ACUL

#define PMB_DFE_FFE_FILTER_COEFF_2_MASK   0x00FFFF00UL
#define PMB_DFE_FFE_FILTER_COEFF_2_SHIFT  8
#define PMB_DFE_FFE_FILTER_COEFF_2_SIGNED 0

/* Register DFE_FFE_FILTER_COEFF_3 (PMR_DFE) */
#define PMB_DFE_FFE_FILTER_COEFF_3        0x00B0
#define ABS_PMB_DFE_FFE_FILTER_COEFF_3    0x0204B0B0UL

#define PMB_DFE_FFE_FILTER_COEFF_3_MASK   0x00FFFF00UL
#define PMB_DFE_FFE_FILTER_COEFF_3_SHIFT  8
#define PMB_DFE_FFE_FILTER_COEFF_3_SIGNED 0

/* Register DFE_FFE_FILTER_COEFF_4 (PMR_DFE) */
#define PMB_DFE_FFE_FILTER_COEFF_4        0x00B4
#define ABS_PMB_DFE_FFE_FILTER_COEFF_4    0x0204B0B4UL

#define PMB_DFE_FFE_FILTER_COEFF_4_MASK   0x00FFFF00UL
#define PMB_DFE_FFE_FILTER_COEFF_4_SHIFT  8
#define PMB_DFE_FFE_FILTER_COEFF_4_SIGNED 0

/* Register DFE_FFE_FILTER_COEFF_5 (PMR_DFE) */
#define PMB_DFE_FFE_FILTER_COEFF_5        0x00B8
#define ABS_PMB_DFE_FFE_FILTER_COEFF_5    0x0204B0B8UL

#define PMB_DFE_FFE_FILTER_COEFF_5_MASK   0x00FFFF00UL
#define PMB_DFE_FFE_FILTER_COEFF_5_SHIFT  8
#define PMB_DFE_FFE_FILTER_COEFF_5_SIGNED 0

/* Register DFE_FFE_FILTER_COEFF_6 (PMR_DFE) */
#define PMB_DFE_FFE_FILTER_COEFF_6        0x00BC
#define ABS_PMB_DFE_FFE_FILTER_COEFF_6    0x0204B0BCUL

#define PMB_DFE_FFE_FILTER_COEFF_6_MASK   0x00FFFF00UL
#define PMB_DFE_FFE_FILTER_COEFF_6_SHIFT  8
#define PMB_DFE_FFE_FILTER_COEFF_6_SIGNED 0

/* Register DFE_FFE_FILTER_COEFF_7 (PMR_DFE) */
#define PMB_DFE_FFE_FILTER_COEFF_7        0x00C0
#define ABS_PMB_DFE_FFE_FILTER_COEFF_7    0x0204B0C0UL

#define PMB_DFE_FFE_FILTER_COEFF_7_MASK   0x00FFFF00UL
#define PMB_DFE_FFE_FILTER_COEFF_7_SHIFT  8
#define PMB_DFE_FFE_FILTER_COEFF_7_SIGNED 0

/* Register DFE_FFE_FILTER_COEFF_8 (PMR_DFE) */
#define PMB_DFE_FFE_FILTER_COEFF_8        0x00C4
#define ABS_PMB_DFE_FFE_FILTER_COEFF_8    0x0204B0C4UL

#define PMB_DFE_FFE_FILTER_COEFF_8_MASK   0x00FFFF00UL
#define PMB_DFE_FFE_FILTER_COEFF_8_SHIFT  8
#define PMB_DFE_FFE_FILTER_COEFF_8_SIGNED 0

/* Register DFE_FFE_FILTER_COEFF_9 (PMR_DFE) */
#define PMB_DFE_FFE_FILTER_COEFF_9        0x00C8
#define ABS_PMB_DFE_FFE_FILTER_COEFF_9    0x0204B0C8UL

#define PMB_DFE_FFE_FILTER_COEFF_9_MASK   0x00FFFF00UL
#define PMB_DFE_FFE_FILTER_COEFF_9_SHIFT  8
#define PMB_DFE_FFE_FILTER_COEFF_9_SIGNED 0

/* Register DFE_FFE_FILTER_COEFF_10 (PMR_DFE) */
#define PMB_DFE_FFE_FILTER_COEFF_10        0x00CC
#define ABS_PMB_DFE_FFE_FILTER_COEFF_10    0x0204B0CCUL

#define PMB_DFE_FFE_FILTER_COEFF_10_MASK   0x00FFFF00UL
#define PMB_DFE_FFE_FILTER_COEFF_10_SHIFT  8
#define PMB_DFE_FFE_FILTER_COEFF_10_SIGNED 0

/* Register DFE_FFE_FILTER_COEFF_11 (PMR_DFE) */
#define PMB_DFE_FFE_FILTER_COEFF_11        0x00D0
#define ABS_PMB_DFE_FFE_FILTER_COEFF_11    0x0204B0D0UL

#define PMB_DFE_FFE_FILTER_COEFF_11_MASK   0x00FFFF00UL
#define PMB_DFE_FFE_FILTER_COEFF_11_SHIFT  8
#define PMB_DFE_FFE_FILTER_COEFF_11_SIGNED 0

/* Register DFE_FFE_FILTER_COEFF_12 (PMR_DFE) */
#define PMB_DFE_FFE_FILTER_COEFF_12        0x00D4
#define ABS_PMB_DFE_FFE_FILTER_COEFF_12    0x0204B0D4UL

#define PMB_DFE_FFE_FILTER_COEFF_12_MASK   0x00FFFF00UL
#define PMB_DFE_FFE_FILTER_COEFF_12_SHIFT  8
#define PMB_DFE_FFE_FILTER_COEFF_12_SIGNED 0

/* Register DFE_FFE_FILTER_COEFF_13 (PMR_DFE) */
#define PMB_DFE_FFE_FILTER_COEFF_13        0x00D8
#define ABS_PMB_DFE_FFE_FILTER_COEFF_13    0x0204B0D8UL

#define PMB_DFE_FFE_FILTER_COEFF_13_MASK   0x00FFFF00UL
#define PMB_DFE_FFE_FILTER_COEFF_13_SHIFT  8
#define PMB_DFE_FFE_FILTER_COEFF_13_SIGNED 0

/* Register DFE_FFE_FILTER_COEFF_14 (PMR_DFE) */
#define PMB_DFE_FFE_FILTER_COEFF_14        0x00DC
#define ABS_PMB_DFE_FFE_FILTER_COEFF_14    0x0204B0DCUL

#define PMB_DFE_FFE_FILTER_COEFF_14_MASK   0x00FFFF00UL
#define PMB_DFE_FFE_FILTER_COEFF_14_SHIFT  8
#define PMB_DFE_FFE_FILTER_COEFF_14_SIGNED 0

/* Register DFE_FFE_FILTER_COEFF_15 (PMR_DFE) */
#define PMB_DFE_FFE_FILTER_COEFF_15        0x00E0
#define ABS_PMB_DFE_FFE_FILTER_COEFF_15    0x0204B0E0UL

#define PMB_DFE_FFE_FILTER_COEFF_15_MASK   0x00FFFF00UL
#define PMB_DFE_FFE_FILTER_COEFF_15_SHIFT  8
#define PMB_DFE_FFE_FILTER_COEFF_15_SIGNED 0

/* Register DFE_DVBS2_SCRAMBLER_X (PMR_DFE) */
#define PMB_DFE_DVBS2_SCRAMBLER_X        0x00E4
#define ABS_PMB_DFE_DVBS2_SCRAMBLER_X    0x0204B0E4UL

#define PMB_DFE_DVBS2_SCRAMBLER_X_MASK   0x0003FFFFUL
#define PMB_DFE_DVBS2_SCRAMBLER_X_SHIFT  0
#define PMB_DFE_DVBS2_SCRAMBLER_X_SIGNED 0

/* Register DFE_DVBS2_PLHEADER_0 (PMR_DFE) */
#define PMB_DFE_DVBS2_PLHEADER_0        0x00E8
#define ABS_PMB_DFE_DVBS2_PLHEADER_0    0x0204B0E8UL

#define PMB_DFE_DVBS2_PLHEADER_0_MASK   0x00FFFF00UL
#define PMB_DFE_DVBS2_PLHEADER_0_SHIFT  8
#define PMB_DFE_DVBS2_PLHEADER_0_SIGNED 0

/* Register DFE_DVBS2_PLHEADER_1 (PMR_DFE) */
#define PMB_DFE_DVBS2_PLHEADER_1        0x00EC
#define ABS_PMB_DFE_DVBS2_PLHEADER_1    0x0204B0ECUL

#define PMB_DFE_DVBS2_PLHEADER_1_MASK   0x00FFFF00UL
#define PMB_DFE_DVBS2_PLHEADER_1_SHIFT  8
#define PMB_DFE_DVBS2_PLHEADER_1_SIGNED 0

/* Register DFE_ISDBS_MCC_CODES (PMR_DFE) */
#define PMB_DFE_ISDBS_MCC_CODES        0x00F0
#define ABS_PMB_DFE_ISDBS_MCC_CODES    0x0204B0F0UL

#define PMB_DFE_ISDBS_MCC_CODES_MASK   0x000FFF00UL
#define PMB_DFE_ISDBS_MCC_CODES_SHIFT  8
#define PMB_DFE_ISDBS_MCC_CODES_SIGNED 0

/* Register DFE_ISDBS_MCC_SLOTS (PMR_DFE) */
#define PMB_DFE_ISDBS_MCC_SLOTS        0x00F4
#define ABS_PMB_DFE_ISDBS_MCC_SLOTS    0x0204B0F4UL

#define PMB_DFE_ISDBS_MCC_SLOTS_MASK   0x00FFFFFFUL
#define PMB_DFE_ISDBS_MCC_SLOTS_SHIFT  0
#define PMB_DFE_ISDBS_MCC_SLOTS_SIGNED 0

/* Register DFE_ISDBS_SUPERFRAME_START (PMR_DFE) */
#define PMB_DFE_ISDBS_SUPERFRAME_START        0x00F8
#define ABS_PMB_DFE_ISDBS_SUPERFRAME_START    0x0204B0F8UL

#define PMB_DFE_ISDBS_SUPERFRAME_START_MASK   0x00000100UL
#define PMB_DFE_ISDBS_SUPERFRAME_START_SHIFT  8
#define PMB_DFE_ISDBS_SUPERFRAME_START_SIGNED 0

/* Register DFE_FRAME_POSITION_RESET (PMR_DFE) */
#define PMB_DFE_FRAME_POSITION_RESET        0x00FC
#define ABS_PMB_DFE_FRAME_POSITION_RESET    0x0204B0FCUL

#define PMB_DFE_FRAME_POSITION_RESET_MASK   0x00000300UL
#define PMB_DFE_FRAME_POSITION_RESET_SHIFT  8
#define PMB_DFE_FRAME_POSITION_RESET_SIGNED 0

/* Register DFE_PHASE_TRACKER_PILOT_BURST_GAIN (PMR_DFE) */
#define PMB_DFE_PHASE_TRACKER_PILOT_BURST_GAIN        0x0100
#define ABS_PMB_DFE_PHASE_TRACKER_PILOT_BURST_GAIN    0x0204B100UL

#define PMB_DFE_PHASE_TRACKER_PILOT_BURST_GAIN_MASK   0x00000700UL
#define PMB_DFE_PHASE_TRACKER_PILOT_BURST_GAIN_SHIFT  8
#define PMB_DFE_PHASE_TRACKER_PILOT_BURST_GAIN_SIGNED 0

/* Register DFE_CORE_ID (PMR_DFE) */
#define PMB_DFE_CORE_ID            0x0200
#define ABS_PMB_DFE_CORE_ID        0x0204B200UL

#define PMB_DFE_CORE_CONFIG_MASK   0x000000FFUL
#define PMB_DFE_CORE_CONFIG_SHIFT  0
#define PMB_DFE_CORE_CONFIG_SIGNED 0

#define PMB_DFE_CORE_ID_MASK       0x0000FF00UL
#define PMB_DFE_CORE_ID_SHIFT      8
#define PMB_DFE_CORE_ID_SIGNED     0

#define PMB_DFE_GROUP_ID_MASK      0x00FF0000UL
#define PMB_DFE_GROUP_ID_SHIFT     16
#define PMB_DFE_GROUP_ID_SIGNED    0

/* Register DFE_CORE_REVISION (PMR_DFE) */
#define PMB_DFE_CORE_REVISION          0x0204
#define ABS_PMB_DFE_CORE_REVISION      0x0204B204UL

#define PMB_DFE_MAINTENANCE_REV_MASK   0x000000FFUL
#define PMB_DFE_MAINTENANCE_REV_SHIFT  0
#define PMB_DFE_MAINTENANCE_REV_SIGNED 0

#define PMB_DFE_MINOR_REV_MASK         0x0000FF00UL
#define PMB_DFE_MINOR_REV_SHIFT        8
#define PMB_DFE_MINOR_REV_SIGNED       0

#define PMB_DFE_MAJOR_REV_MASK         0x00FF0000UL
#define PMB_DFE_MAJOR_REV_SHIFT        16
#define PMB_DFE_MAJOR_REV_SIGNED       0

/* Register DFE_IPDMA_TBUS_CONTROL (PMR_DFE) */
#define PMB_DFE_IPDMA_TBUS_CONTROL           0x0208
#define ABS_PMB_DFE_IPDMA_TBUS_CONTROL       0x0204B208UL

#define PMB_DFE_IPDMA_TBUS_DEBUG_MODE_MASK   0x00400000UL
#define PMB_DFE_IPDMA_TBUS_DEBUG_MODE_SHIFT  22
#define PMB_DFE_IPDMA_TBUS_DEBUG_MODE_SIGNED 0

#define PMB_DFE_IPDMA_TBUS_INPUT_MODE_MASK   0x00800000UL
#define PMB_DFE_IPDMA_TBUS_INPUT_MODE_SHIFT  23
#define PMB_DFE_IPDMA_TBUS_INPUT_MODE_SIGNED 0

/* Register DFE_IPDMA_TBUS_DEBUG_DATA (PMR_DFE) */
#define PMB_DFE_IPDMA_TBUS_DEBUG_DATA          0x020C
#define ABS_PMB_DFE_IPDMA_TBUS_DEBUG_DATA      0x0204B20CUL

#define PMB_DFE_IPDMA_TBUS_DEBUG_DATAIN_MASK   0x00FFFFFFUL
#define PMB_DFE_IPDMA_TBUS_DEBUG_DATAIN_SHIFT  0
#define PMB_DFE_IPDMA_TBUS_DEBUG_DATAIN_SIGNED 0

/* Register DFE_IPDMA_TBUS_DEBUG_VALID (PMR_DFE) */
#define PMB_DFE_IPDMA_TBUS_DEBUG_VALID           0x0210
#define ABS_PMB_DFE_IPDMA_TBUS_DEBUG_VALID       0x0204B210UL

#define PMB_DFE_IPDMA_TBUS_DEBUG_ENABLEIN_MASK   0x00800000UL
#define PMB_DFE_IPDMA_TBUS_DEBUG_ENABLEIN_SHIFT  23
#define PMB_DFE_IPDMA_TBUS_DEBUG_ENABLEIN_SIGNED 0

/* Register DFE_OPDMA1_TBUS_CONTROL (PMR_DFE) */
#define PMB_DFE_OPDMA1_TBUS_CONTROL            0x0214
#define ABS_PMB_DFE_OPDMA1_TBUS_CONTROL        0x0204B214UL

#define PMB_DFE_OPDMA1_TBUS_DEBUG_MODE_MASK    0x00400000UL
#define PMB_DFE_OPDMA1_TBUS_DEBUG_MODE_SHIFT   22
#define PMB_DFE_OPDMA1_TBUS_DEBUG_MODE_SIGNED  0

#define PMB_DFE_OPDMA1_TBUS_OUTPUT_MODE_MASK   0x00800000UL
#define PMB_DFE_OPDMA1_TBUS_OUTPUT_MODE_SHIFT  23
#define PMB_DFE_OPDMA1_TBUS_OUTPUT_MODE_SIGNED 0

/* Register DFE_OPDMA1_TBUS_DEBUG_DATA (PMR_DFE) */
#define PMB_DFE_OPDMA1_TBUS_DEBUG_DATA           0x0218
#define ABS_PMB_DFE_OPDMA1_TBUS_DEBUG_DATA       0x0204B218UL

#define PMB_DFE_OPDMA1_TBUS_DEBUG_DATAOUT_MASK   0x00FFFFFFUL
#define PMB_DFE_OPDMA1_TBUS_DEBUG_DATAOUT_SHIFT  0
#define PMB_DFE_OPDMA1_TBUS_DEBUG_DATAOUT_SIGNED 0

/* Register DFE_OPDMA1_TBUS_DEBUG_VALID (PMR_DFE) */
#define PMB_DFE_OPDMA1_TBUS_DEBUG_VALID           0x021C
#define ABS_PMB_DFE_OPDMA1_TBUS_DEBUG_VALID       0x0204B21CUL

#define PMB_DFE_OPDMA1_TBUS_DEBUG_VALIDOUT_MASK   0x00800000UL
#define PMB_DFE_OPDMA1_TBUS_DEBUG_VALIDOUT_SHIFT  23
#define PMB_DFE_OPDMA1_TBUS_DEBUG_VALIDOUT_SIGNED 0

/* Register DFE_OPDMA2_TBUS_CONTROL (PMR_DFE) */
#define PMB_DFE_OPDMA2_TBUS_CONTROL            0x0220
#define ABS_PMB_DFE_OPDMA2_TBUS_CONTROL        0x0204B220UL

#define PMB_DFE_OPDMA2_TBUS_DEBUG_MODE_MASK    0x00400000UL
#define PMB_DFE_OPDMA2_TBUS_DEBUG_MODE_SHIFT   22
#define PMB_DFE_OPDMA2_TBUS_DEBUG_MODE_SIGNED  0

#define PMB_DFE_OPDMA2_TBUS_OUTPUT_MODE_MASK   0x00800000UL
#define PMB_DFE_OPDMA2_TBUS_OUTPUT_MODE_SHIFT  23
#define PMB_DFE_OPDMA2_TBUS_OUTPUT_MODE_SIGNED 0

/* Register DFE_OPDMA2_TBUS_DEBUG_DATA (PMR_DFE) */
#define PMB_DFE_OPDMA2_TBUS_DEBUG_DATA           0x0224
#define ABS_PMB_DFE_OPDMA2_TBUS_DEBUG_DATA       0x0204B224UL

#define PMB_DFE_OPDMA2_TBUS_DEBUG_DATAOUT_MASK   0x00FFFFFFUL
#define PMB_DFE_OPDMA2_TBUS_DEBUG_DATAOUT_SHIFT  0
#define PMB_DFE_OPDMA2_TBUS_DEBUG_DATAOUT_SIGNED 0

/* Register DFE_OPDMA2_TBUS_DEBUG_VALID (PMR_DFE) */
#define PMB_DFE_OPDMA2_TBUS_DEBUG_VALID           0x0228
#define ABS_PMB_DFE_OPDMA2_TBUS_DEBUG_VALID       0x0204B228UL

#define PMB_DFE_OPDMA2_TBUS_DEBUG_VALIDOUT_MASK   0x00800000UL
#define PMB_DFE_OPDMA2_TBUS_DEBUG_VALIDOUT_SHIFT  23
#define PMB_DFE_OPDMA2_TBUS_DEBUG_VALIDOUT_SIGNED 0

/* Register DFE_OPDMA3_TBUS_CONTROL (PMR_DFE) */
#define PMB_DFE_OPDMA3_TBUS_CONTROL            0x022C
#define ABS_PMB_DFE_OPDMA3_TBUS_CONTROL        0x0204B22CUL

#define PMB_DFE_OPDMA3_TBUS_DEBUG_MODE_MASK    0x00400000UL
#define PMB_DFE_OPDMA3_TBUS_DEBUG_MODE_SHIFT   22
#define PMB_DFE_OPDMA3_TBUS_DEBUG_MODE_SIGNED  0

#define PMB_DFE_OPDMA3_TBUS_OUTPUT_MODE_MASK   0x00800000UL
#define PMB_DFE_OPDMA3_TBUS_OUTPUT_MODE_SHIFT  23
#define PMB_DFE_OPDMA3_TBUS_OUTPUT_MODE_SIGNED 0

/* Register DFE_OPDMA3_TBUS_DEBUG_DATA (PMR_DFE) */
#define PMB_DFE_OPDMA3_TBUS_DEBUG_DATA           0x0230
#define ABS_PMB_DFE_OPDMA3_TBUS_DEBUG_DATA       0x0204B230UL

#define PMB_DFE_OPDMA3_TBUS_DEBUG_DATAOUT_MASK   0x00FFFFFFUL
#define PMB_DFE_OPDMA3_TBUS_DEBUG_DATAOUT_SHIFT  0
#define PMB_DFE_OPDMA3_TBUS_DEBUG_DATAOUT_SIGNED 0

/* Register DFE_OPDMA3_TBUS_DEBUG_VALID (PMR_DFE) */
#define PMB_DFE_OPDMA3_TBUS_DEBUG_VALID           0x0234
#define ABS_PMB_DFE_OPDMA3_TBUS_DEBUG_VALID       0x0204B234UL

#define PMB_DFE_OPDMA3_TBUS_DEBUG_VALIDOUT_MASK   0x00800000UL
#define PMB_DFE_OPDMA3_TBUS_DEBUG_VALIDOUT_SHIFT  23
#define PMB_DFE_OPDMA3_TBUS_DEBUG_VALIDOUT_SIGNED 0

/* Register DFE_SOFTWARE_RESET (PMR_DFE2) */
#define PMB_DFE2_SOFTWARE_RESET        0x0000
#define ABS_PMB_DFE2_SOFTWARE_RESET    0x0204B800UL

#define PMB_DFE2_SOFTWARE_RESET_MASK   0x00000100UL
#define PMB_DFE2_SOFTWARE_RESET_SHIFT  8
#define PMB_DFE2_SOFTWARE_RESET_SIGNED 0

/* Register DFE_MODE (PMR_DFE2) */
#define PMB_DFE2_MODE        0x0004
#define ABS_PMB_DFE2_MODE    0x0204B804UL

#define PMB_DFE2_MODE_MASK   0x00000700UL
#define PMB_DFE2_MODE_SHIFT  8
#define PMB_DFE2_MODE_SIGNED 0

/* Register DFE_INPUT_TYPE (PMR_DFE2) */
#define PMB_DFE2_INPUT_TYPE        0x0008
#define ABS_PMB_DFE2_INPUT_TYPE    0x0204B808UL

#define PMB_DFE2_INPUT_TYPE_MASK   0x00000100UL
#define PMB_DFE2_INPUT_TYPE_SHIFT  8
#define PMB_DFE2_INPUT_TYPE_SIGNED 0

/* Register DFE_SEGMENT_LENGTH (PMR_DFE2) */
#define PMB_DFE2_SEGMENT_LENGTH        0x000C
#define ABS_PMB_DFE2_SEGMENT_LENGTH    0x0204B80CUL

#define PMB_DFE2_SEGMENT_LENGTH_MASK   0x003FFF00UL
#define PMB_DFE2_SEGMENT_LENGTH_SHIFT  8
#define PMB_DFE2_SEGMENT_LENGTH_SIGNED 0

/* Register DFE_BLOCK_LENGTH (PMR_DFE2) */
#define PMB_DFE2_BLOCK_LENGTH        0x0010
#define ABS_PMB_DFE2_BLOCK_LENGTH    0x0204B810UL

#define PMB_DFE2_BLOCK_LENGTH_MASK   0x00000700UL
#define PMB_DFE2_BLOCK_LENGTH_SHIFT  8
#define PMB_DFE2_BLOCK_LENGTH_SIGNED 0

/* Register DFE_SEGMENT_COUNT (PMR_DFE2) */
#define PMB_DFE2_SEGMENT_COUNT        0x0014
#define ABS_PMB_DFE2_SEGMENT_COUNT    0x0204B814UL

#define PMB_DFE2_SEGMENT_COUNT_MASK   0x00FFFF00UL
#define PMB_DFE2_SEGMENT_COUNT_SHIFT  8
#define PMB_DFE2_SEGMENT_COUNT_SIGNED 0

/* Register DFE_SEGMENT_WRAP (PMR_DFE2) */
#define PMB_DFE2_SEGMENT_WRAP        0x0018
#define ABS_PMB_DFE2_SEGMENT_WRAP    0x0204B818UL

#define PMB_DFE2_SEGMENT_WRAP_MASK   0x00FFFF00UL
#define PMB_DFE2_SEGMENT_WRAP_SHIFT  8
#define PMB_DFE2_SEGMENT_WRAP_SIGNED 0

/* Register DFE_MCP_DMA2_CONFIG (PMR_DFE2) */
#define PMB_DFE2_MCP_DMA2_CONFIG        0x001C
#define ABS_PMB_DFE2_MCP_DMA2_CONFIG    0x0204B81CUL

#define PMB_DFE2_MCP_DMA2_CONFIG_MASK   0x00000300UL
#define PMB_DFE2_MCP_DMA2_CONFIG_SHIFT  8
#define PMB_DFE2_MCP_DMA2_CONFIG_SIGNED 0

/* Register DFE_FIR_COEFF_INDEX (PMR_DFE2) */
#define PMB_DFE2_FIR_COEFF_INDEX        0x0020
#define ABS_PMB_DFE2_FIR_COEFF_INDEX    0x0204B820UL

#define PMB_DFE2_FIR_COEFF_INDEX_MASK   0x0001FF00UL
#define PMB_DFE2_FIR_COEFF_INDEX_SHIFT  8
#define PMB_DFE2_FIR_COEFF_INDEX_SIGNED 0

/* Register DFE_FIR_COEFF_VALUE (PMR_DFE2) */
#define PMB_DFE2_FIR_COEFF_VALUE        0x0024
#define ABS_PMB_DFE2_FIR_COEFF_VALUE    0x0204B824UL

#define PMB_DFE2_FIR_COEFF_VALUE_MASK   0x00FFFFFFUL
#define PMB_DFE2_FIR_COEFF_VALUE_SHIFT  0
#define PMB_DFE2_FIR_COEFF_VALUE_SIGNED 0

/* Register DFE_FIR_OUTPUT_PILOT_ADDITION_VALUE (PMR_DFE2) */
#define PMB_DFE2_FIR_OUTPUT_PILOT_ADDITION_VALUE        0x0028
#define ABS_PMB_DFE2_FIR_OUTPUT_PILOT_ADDITION_VALUE    0x0204B828UL

#define PMB_DFE2_FIR_OUTPUT_PILOT_ADDITION_VALUE_MASK   0x000FFF00UL
#define PMB_DFE2_FIR_OUTPUT_PILOT_ADDITION_VALUE_SHIFT  8
#define PMB_DFE2_FIR_OUTPUT_PILOT_ADDITION_VALUE_SIGNED 0

/* Register DFE_FIR_COEFF_UPDATE_COMPLETE (PMR_DFE2) */
#define PMB_DFE2_FIR_COEFF_UPDATE_COMPLETE        0x002C
#define ABS_PMB_DFE2_FIR_COEFF_UPDATE_COMPLETE    0x0204B82CUL

#define PMB_DFE2_FIR_COEFF_UPDATE_COMPLETE_MASK   0x00000100UL
#define PMB_DFE2_FIR_COEFF_UPDATE_COMPLETE_SHIFT  8
#define PMB_DFE2_FIR_COEFF_UPDATE_COMPLETE_SIGNED 0

/* Register DFE_FIR_SATURATION_EVENTS (PMR_DFE2) */
#define PMB_DFE2_FIR_SATURATION_EVENTS        0x0030
#define ABS_PMB_DFE2_FIR_SATURATION_EVENTS    0x0204B830UL

#define PMB_DFE2_FIR_SATURATION_EVENTS_MASK   0x00FFFF00UL
#define PMB_DFE2_FIR_SATURATION_EVENTS_SHIFT  8
#define PMB_DFE2_FIR_SATURATION_EVENTS_SIGNED 0

/* Register DFE_PILOT_REMOVAL_MODE (PMR_DFE2) */
#define PMB_DFE2_PILOT_REMOVAL_MODE        0x0034
#define ABS_PMB_DFE2_PILOT_REMOVAL_MODE    0x0204B834UL

#define PMB_DFE2_PILOT_REMOVAL_MODE_MASK   0x00000300UL
#define PMB_DFE2_PILOT_REMOVAL_MODE_SHIFT  8
#define PMB_DFE2_PILOT_REMOVAL_MODE_SIGNED 0

/* Register DFE_PILOT_REMOVAL_REFERENCE_LEVEL (PMR_DFE2) */
#define PMB_DFE2_PILOT_REMOVAL_REFERENCE_LEVEL        0x0038
#define ABS_PMB_DFE2_PILOT_REMOVAL_REFERENCE_LEVEL    0x0204B838UL

#define PMB_DFE2_PILOT_REMOVAL_REFERENCE_LEVEL_MASK   0x000FFF00UL
#define PMB_DFE2_PILOT_REMOVAL_REFERENCE_LEVEL_SHIFT  8
#define PMB_DFE2_PILOT_REMOVAL_REFERENCE_LEVEL_SIGNED 0

/* Register DFE_PILOT_REMOVAL_LEVEL (PMR_DFE2) */
#define PMB_DFE2_PILOT_REMOVAL_LEVEL        0x003C
#define ABS_PMB_DFE2_PILOT_REMOVAL_LEVEL    0x0204B83CUL

#define PMB_DFE2_PILOT_REMOVAL_LEVEL_MASK   0x000FFF00UL
#define PMB_DFE2_PILOT_REMOVAL_LEVEL_SHIFT  8
#define PMB_DFE2_PILOT_REMOVAL_LEVEL_SIGNED 0

/* Register DFE_PILOT_REMOVAL_LOOP_GAIN (PMR_DFE2) */
#define PMB_DFE2_PILOT_REMOVAL_LOOP_GAIN        0x0040
#define ABS_PMB_DFE2_PILOT_REMOVAL_LOOP_GAIN    0x0204B840UL

#define PMB_DFE2_PILOT_REMOVAL_LOOP_GAIN_MASK   0x00000F00UL
#define PMB_DFE2_PILOT_REMOVAL_LOOP_GAIN_SHIFT  8
#define PMB_DFE2_PILOT_REMOVAL_LOOP_GAIN_SIGNED 0

/* Register DFE_PILOT_REMOVAL_LEVEL_LIMIT (PMR_DFE2) */
#define PMB_DFE2_PILOT_REMOVAL_LEVEL_LIMIT        0x0044
#define ABS_PMB_DFE2_PILOT_REMOVAL_LEVEL_LIMIT    0x0204B844UL

#define PMB_DFE2_PILOT_REMOVAL_LEVEL_LIMIT_MASK   0x00FFFFFFUL
#define PMB_DFE2_PILOT_REMOVAL_LEVEL_LIMIT_SHIFT  0
#define PMB_DFE2_PILOT_REMOVAL_LEVEL_LIMIT_SIGNED 0

/* Register DFE_GAIN_TRACKER_MODE (PMR_DFE2) */
#define PMB_DFE2_GAIN_TRACKER_MODE        0x0048
#define ABS_PMB_DFE2_GAIN_TRACKER_MODE    0x0204B848UL

#define PMB_DFE2_GAIN_TRACKER_MODE_MASK   0x00000100UL
#define PMB_DFE2_GAIN_TRACKER_MODE_SHIFT  8
#define PMB_DFE2_GAIN_TRACKER_MODE_SIGNED 0

/* Register DFE_GAIN_TRACKER_LOOP_GAIN (PMR_DFE2) */
#define PMB_DFE2_GAIN_TRACKER_LOOP_GAIN        0x004C
#define ABS_PMB_DFE2_GAIN_TRACKER_LOOP_GAIN    0x0204B84CUL

#define PMB_DFE2_GAIN_TRACKER_LOOP_GAIN_MASK   0x00000F00UL
#define PMB_DFE2_GAIN_TRACKER_LOOP_GAIN_SHIFT  8
#define PMB_DFE2_GAIN_TRACKER_LOOP_GAIN_SIGNED 0

/* Register DFE_GAIN_TRACKER_FIXED_GAIN (PMR_DFE2) */
#define PMB_DFE2_GAIN_TRACKER_FIXED_GAIN        0x0050
#define ABS_PMB_DFE2_GAIN_TRACKER_FIXED_GAIN    0x0204B850UL

#define PMB_DFE2_GAIN_TRACKER_FIXED_GAIN_MASK   0x003FFF00UL
#define PMB_DFE2_GAIN_TRACKER_FIXED_GAIN_SHIFT  8
#define PMB_DFE2_GAIN_TRACKER_FIXED_GAIN_SIGNED 0

/* Register DFE_GAIN_TRACKER_AVERAGE_GAIN (PMR_DFE2) */
#define PMB_DFE2_GAIN_TRACKER_AVERAGE_GAIN        0x0054
#define ABS_PMB_DFE2_GAIN_TRACKER_AVERAGE_GAIN    0x0204B854UL

#define PMB_DFE2_GAIN_TRACKER_AVERAGE_GAIN_MASK   0x000FFF00UL
#define PMB_DFE2_GAIN_TRACKER_AVERAGE_GAIN_SHIFT  8
#define PMB_DFE2_GAIN_TRACKER_AVERAGE_GAIN_SIGNED 0

/* Register DFE_PHASE_TRACKER_MODE (PMR_DFE2) */
#define PMB_DFE2_PHASE_TRACKER_MODE        0x0058
#define ABS_PMB_DFE2_PHASE_TRACKER_MODE    0x0204B858UL

#define PMB_DFE2_PHASE_TRACKER_MODE_MASK   0x00000300UL
#define PMB_DFE2_PHASE_TRACKER_MODE_SHIFT  8
#define PMB_DFE2_PHASE_TRACKER_MODE_SIGNED 0

/* Register DFE_PHASE_TRACKER_LOOP_GAIN (PMR_DFE2) */
#define PMB_DFE2_PHASE_TRACKER_LOOP_GAIN        0x005C
#define ABS_PMB_DFE2_PHASE_TRACKER_LOOP_GAIN    0x0204B85CUL

#define PMB_DFE2_PHASE_TRACKER_LOOP_GAIN_MASK   0x00000F00UL
#define PMB_DFE2_PHASE_TRACKER_LOOP_GAIN_SHIFT  8
#define PMB_DFE2_PHASE_TRACKER_LOOP_GAIN_SIGNED 0

/* Register DFE_PHASE_TRACKER_FIXED_PHASE_OFFSET (PMR_DFE2) */
#define PMB_DFE2_PHASE_TRACKER_FIXED_PHASE_OFFSET        0x0060
#define ABS_PMB_DFE2_PHASE_TRACKER_FIXED_PHASE_OFFSET    0x0204B860UL

#define PMB_DFE2_PHASE_TRACKER_FIXED_PHASE_OFFSET_MASK   0x000FFF00UL
#define PMB_DFE2_PHASE_TRACKER_FIXED_PHASE_OFFSET_SHIFT  8
#define PMB_DFE2_PHASE_TRACKER_FIXED_PHASE_OFFSET_SIGNED 0

/* Register DFE_PHASE_TRACKER_AVERAGE_PHASE (PMR_DFE2) */
#define PMB_DFE2_PHASE_TRACKER_AVERAGE_PHASE        0x0064
#define ABS_PMB_DFE2_PHASE_TRACKER_AVERAGE_PHASE    0x0204B864UL

#define PMB_DFE2_PHASE_TRACKER_AVERAGE_PHASE_MASK   0x000FFF00UL
#define PMB_DFE2_PHASE_TRACKER_AVERAGE_PHASE_SHIFT  8
#define PMB_DFE2_PHASE_TRACKER_AVERAGE_PHASE_SIGNED 0

/* Register DFE_PHASE_TRACKER_AVERAGE_PHASE_CHANGE (PMR_DFE2) */
#define PMB_DFE2_PHASE_TRACKER_AVERAGE_PHASE_CHANGE        0x0068
#define ABS_PMB_DFE2_PHASE_TRACKER_AVERAGE_PHASE_CHANGE    0x0204B868UL

#define PMB_DFE2_PHASE_TRACKER_AVERAGE_PHASE_CHANGE_MASK   0x000FFF00UL
#define PMB_DFE2_PHASE_TRACKER_AVERAGE_PHASE_CHANGE_SHIFT  8
#define PMB_DFE2_PHASE_TRACKER_AVERAGE_PHASE_CHANGE_SIGNED 0

/* Register DFE_ATSC_VSB_MODE (PMR_DFE2) */
#define PMB_DFE2_ATSC_VSB_MODE        0x006C
#define ABS_PMB_DFE2_ATSC_VSB_MODE    0x0204B86CUL

#define PMB_DFE2_ATSC_VSB_MODE_MASK   0x00FFFFFFUL
#define PMB_DFE2_ATSC_VSB_MODE_SHIFT  0
#define PMB_DFE2_ATSC_VSB_MODE_SIGNED 0

/* Register DFE_ATSC_RESERVE_MODE_0 (PMR_DFE2) */
#define PMB_DFE2_ATSC_RESERVE_MODE_0        0x0070
#define ABS_PMB_DFE2_ATSC_RESERVE_MODE_0    0x0204B870UL

#define PMB_DFE2_ATSC_RESERVE_MODE_0_MASK   0x00FFFFF0UL
#define PMB_DFE2_ATSC_RESERVE_MODE_0_SHIFT  4
#define PMB_DFE2_ATSC_RESERVE_MODE_0_SIGNED 0

/* Register DFE_ATSC_RESERVE_MODE_1 (PMR_DFE2) */
#define PMB_DFE2_ATSC_RESERVE_MODE_1        0x0074
#define ABS_PMB_DFE2_ATSC_RESERVE_MODE_1    0x0204B874UL

#define PMB_DFE2_ATSC_RESERVE_MODE_1_MASK   0x00FFFFFFUL
#define PMB_DFE2_ATSC_RESERVE_MODE_1_SHIFT  0
#define PMB_DFE2_ATSC_RESERVE_MODE_1_SIGNED 0

/* Register DFE_ATSC_RESERVE_MODE_2 (PMR_DFE2) */
#define PMB_DFE2_ATSC_RESERVE_MODE_2        0x0078
#define ABS_PMB_DFE2_ATSC_RESERVE_MODE_2    0x0204B878UL

#define PMB_DFE2_ATSC_RESERVE_MODE_2_MASK   0x00FFFFFFUL
#define PMB_DFE2_ATSC_RESERVE_MODE_2_SHIFT  0
#define PMB_DFE2_ATSC_RESERVE_MODE_2_SIGNED 0

/* Register DFE_ATSC_RESERVE_MODE_3 (PMR_DFE2) */
#define PMB_DFE2_ATSC_RESERVE_MODE_3        0x007C
#define ABS_PMB_DFE2_ATSC_RESERVE_MODE_3    0x0204B87CUL

#define PMB_DFE2_ATSC_RESERVE_MODE_3_MASK   0x00FFFFFFUL
#define PMB_DFE2_ATSC_RESERVE_MODE_3_SHIFT  0
#define PMB_DFE2_ATSC_RESERVE_MODE_3_SIGNED 0

/* Register DFE_DVBC_MODULATION_TYPE (PMR_DFE2) */
#define PMB_DFE2_DVBC_MODULATION_TYPE        0x0080
#define ABS_PMB_DFE2_DVBC_MODULATION_TYPE    0x0204B880UL

#define PMB_DFE2_DVBC_MODULATION_TYPE_MASK   0x00000700UL
#define PMB_DFE2_DVBC_MODULATION_TYPE_SHIFT  8
#define PMB_DFE2_DVBC_MODULATION_TYPE_SIGNED 0

/* Register DFE_MEASUREMENTS_VALID (PMR_DFE2) */
#define PMB_DFE2_MEASUREMENTS_VALID        0x0084
#define ABS_PMB_DFE2_MEASUREMENTS_VALID    0x0204B884UL

#define PMB_DFE2_MEASUREMENTS_VALID_MASK   0x00000100UL
#define PMB_DFE2_MEASUREMENTS_VALID_SHIFT  8
#define PMB_DFE2_MEASUREMENTS_VALID_SIGNED 0

/* Register DFE_ECP_OUTPUT_MODE (PMR_DFE2) */
#define PMB_DFE2_ECP_OUTPUT_MODE        0x0088
#define ABS_PMB_DFE2_ECP_OUTPUT_MODE    0x0204B888UL

#define PMB_DFE2_ECP_OUTPUT_MODE_MASK   0x00000100UL
#define PMB_DFE2_ECP_OUTPUT_MODE_SHIFT  8
#define PMB_DFE2_ECP_OUTPUT_MODE_SIGNED 0

/* Register DFE_INVERT_SPECTRUM (PMR_DFE2) */
#define PMB_DFE2_INVERT_SPECTRUM        0x008C
#define ABS_PMB_DFE2_INVERT_SPECTRUM    0x0204B88CUL

#define PMB_DFE2_INVERT_SPECTRUM_MASK   0x00000100UL
#define PMB_DFE2_INVERT_SPECTRUM_SHIFT  8
#define PMB_DFE2_INVERT_SPECTRUM_SIGNED 0

/* Register DFE_PILOT_REMOVAL_REFERENCE_LEVEL_IMAG (PMR_DFE2) */
#define PMB_DFE2_PILOT_REMOVAL_REFERENCE_LEVEL_IMAG        0x0090
#define ABS_PMB_DFE2_PILOT_REMOVAL_REFERENCE_LEVEL_IMAG    0x0204B890UL

#define PMB_DFE2_PILOT_REMOVAL_REFERENCE_LEVEL_IMAG_MASK   0x000FFF00UL
#define PMB_DFE2_PILOT_REMOVAL_REFERENCE_LEVEL_IMAG_SHIFT  8
#define PMB_DFE2_PILOT_REMOVAL_REFERENCE_LEVEL_IMAG_SIGNED 0

/* Register DFE_PILOT_REMOVAL_LEVEL_IMAG (PMR_DFE2) */
#define PMB_DFE2_PILOT_REMOVAL_LEVEL_IMAG        0x0094
#define ABS_PMB_DFE2_PILOT_REMOVAL_LEVEL_IMAG    0x0204B894UL

#define PMB_DFE2_PILOT_REMOVAL_LEVEL_IMAG_MASK   0x000FFF00UL
#define PMB_DFE2_PILOT_REMOVAL_LEVEL_IMAG_SHIFT  8
#define PMB_DFE2_PILOT_REMOVAL_LEVEL_IMAG_SIGNED 0

/* Register DFE_PHASE_TRACKER_CORE_CLIP_LEVEL (PMR_DFE2) */
#define PMB_DFE2_PHASE_TRACKER_CORE_CLIP_LEVEL        0x0098
#define ABS_PMB_DFE2_PHASE_TRACKER_CORE_CLIP_LEVEL    0x0204B898UL

#define PMB_DFE2_PHASE_TRACKER_CORE_CLIP_LEVEL_MASK   0x00FFFFFFUL
#define PMB_DFE2_PHASE_TRACKER_CORE_CLIP_LEVEL_SHIFT  0
#define PMB_DFE2_PHASE_TRACKER_CORE_CLIP_LEVEL_SIGNED 0

/* Register DFE_J83B_SYMBOL_PHASE (PMR_DFE2) */
#define PMB_DFE2_J83B_SYMBOL_PHASE        0x009C
#define ABS_PMB_DFE2_J83B_SYMBOL_PHASE    0x0204B89CUL

#define PMB_DFE2_J83B_SYMBOL_PHASE_MASK   0x00000700UL
#define PMB_DFE2_J83B_SYMBOL_PHASE_SHIFT  8
#define PMB_DFE2_J83B_SYMBOL_PHASE_SIGNED 0

/* Register DFE_J83B_PM_OVERFLOW_COUNT (PMR_DFE2) */
#define PMB_DFE2_J83B_PM_OVERFLOW_COUNT        0x00A0
#define ABS_PMB_DFE2_J83B_PM_OVERFLOW_COUNT    0x0204B8A0UL

#define PMB_DFE2_J83B_PM_OVERFLOW_COUNT_MASK   0x0000FF00UL
#define PMB_DFE2_J83B_PM_OVERFLOW_COUNT_SHIFT  8
#define PMB_DFE2_J83B_PM_OVERFLOW_COUNT_SIGNED 0

/* Register DFE_FFE_FILTER_COEFF_0 (PMR_DFE2) */
#define PMB_DFE2_FFE_FILTER_COEFF_0        0x00A4
#define ABS_PMB_DFE2_FFE_FILTER_COEFF_0    0x0204B8A4UL

#define PMB_DFE2_FFE_FILTER_COEFF_0_MASK   0x00FFFF00UL
#define PMB_DFE2_FFE_FILTER_COEFF_0_SHIFT  8
#define PMB_DFE2_FFE_FILTER_COEFF_0_SIGNED 0

/* Register DFE_FFE_FILTER_COEFF_1 (PMR_DFE2) */
#define PMB_DFE2_FFE_FILTER_COEFF_1        0x00A8
#define ABS_PMB_DFE2_FFE_FILTER_COEFF_1    0x0204B8A8UL

#define PMB_DFE2_FFE_FILTER_COEFF_1_MASK   0x00FFFF00UL
#define PMB_DFE2_FFE_FILTER_COEFF_1_SHIFT  8
#define PMB_DFE2_FFE_FILTER_COEFF_1_SIGNED 0

/* Register DFE_FFE_FILTER_COEFF_2 (PMR_DFE2) */
#define PMB_DFE2_FFE_FILTER_COEFF_2        0x00AC
#define ABS_PMB_DFE2_FFE_FILTER_COEFF_2    0x0204B8ACUL

#define PMB_DFE2_FFE_FILTER_COEFF_2_MASK   0x00FFFF00UL
#define PMB_DFE2_FFE_FILTER_COEFF_2_SHIFT  8
#define PMB_DFE2_FFE_FILTER_COEFF_2_SIGNED 0

/* Register DFE_FFE_FILTER_COEFF_3 (PMR_DFE2) */
#define PMB_DFE2_FFE_FILTER_COEFF_3        0x00B0
#define ABS_PMB_DFE2_FFE_FILTER_COEFF_3    0x0204B8B0UL

#define PMB_DFE2_FFE_FILTER_COEFF_3_MASK   0x00FFFF00UL
#define PMB_DFE2_FFE_FILTER_COEFF_3_SHIFT  8
#define PMB_DFE2_FFE_FILTER_COEFF_3_SIGNED 0

/* Register DFE_FFE_FILTER_COEFF_4 (PMR_DFE2) */
#define PMB_DFE2_FFE_FILTER_COEFF_4        0x00B4
#define ABS_PMB_DFE2_FFE_FILTER_COEFF_4    0x0204B8B4UL

#define PMB_DFE2_FFE_FILTER_COEFF_4_MASK   0x00FFFF00UL
#define PMB_DFE2_FFE_FILTER_COEFF_4_SHIFT  8
#define PMB_DFE2_FFE_FILTER_COEFF_4_SIGNED 0

/* Register DFE_FFE_FILTER_COEFF_5 (PMR_DFE2) */
#define PMB_DFE2_FFE_FILTER_COEFF_5        0x00B8
#define ABS_PMB_DFE2_FFE_FILTER_COEFF_5    0x0204B8B8UL

#define PMB_DFE2_FFE_FILTER_COEFF_5_MASK   0x00FFFF00UL
#define PMB_DFE2_FFE_FILTER_COEFF_5_SHIFT  8
#define PMB_DFE2_FFE_FILTER_COEFF_5_SIGNED 0

/* Register DFE_FFE_FILTER_COEFF_6 (PMR_DFE2) */
#define PMB_DFE2_FFE_FILTER_COEFF_6        0x00BC
#define ABS_PMB_DFE2_FFE_FILTER_COEFF_6    0x0204B8BCUL

#define PMB_DFE2_FFE_FILTER_COEFF_6_MASK   0x00FFFF00UL
#define PMB_DFE2_FFE_FILTER_COEFF_6_SHIFT  8
#define PMB_DFE2_FFE_FILTER_COEFF_6_SIGNED 0

/* Register DFE_FFE_FILTER_COEFF_7 (PMR_DFE2) */
#define PMB_DFE2_FFE_FILTER_COEFF_7        0x00C0
#define ABS_PMB_DFE2_FFE_FILTER_COEFF_7    0x0204B8C0UL

#define PMB_DFE2_FFE_FILTER_COEFF_7_MASK   0x00FFFF00UL
#define PMB_DFE2_FFE_FILTER_COEFF_7_SHIFT  8
#define PMB_DFE2_FFE_FILTER_COEFF_7_SIGNED 0

/* Register DFE_FFE_FILTER_COEFF_8 (PMR_DFE2) */
#define PMB_DFE2_FFE_FILTER_COEFF_8        0x00C4
#define ABS_PMB_DFE2_FFE_FILTER_COEFF_8    0x0204B8C4UL

#define PMB_DFE2_FFE_FILTER_COEFF_8_MASK   0x00FFFF00UL
#define PMB_DFE2_FFE_FILTER_COEFF_8_SHIFT  8
#define PMB_DFE2_FFE_FILTER_COEFF_8_SIGNED 0

/* Register DFE_FFE_FILTER_COEFF_9 (PMR_DFE2) */
#define PMB_DFE2_FFE_FILTER_COEFF_9        0x00C8
#define ABS_PMB_DFE2_FFE_FILTER_COEFF_9    0x0204B8C8UL

#define PMB_DFE2_FFE_FILTER_COEFF_9_MASK   0x00FFFF00UL
#define PMB_DFE2_FFE_FILTER_COEFF_9_SHIFT  8
#define PMB_DFE2_FFE_FILTER_COEFF_9_SIGNED 0

/* Register DFE_FFE_FILTER_COEFF_10 (PMR_DFE2) */
#define PMB_DFE2_FFE_FILTER_COEFF_10        0x00CC
#define ABS_PMB_DFE2_FFE_FILTER_COEFF_10    0x0204B8CCUL

#define PMB_DFE2_FFE_FILTER_COEFF_10_MASK   0x00FFFF00UL
#define PMB_DFE2_FFE_FILTER_COEFF_10_SHIFT  8
#define PMB_DFE2_FFE_FILTER_COEFF_10_SIGNED 0

/* Register DFE_FFE_FILTER_COEFF_11 (PMR_DFE2) */
#define PMB_DFE2_FFE_FILTER_COEFF_11        0x00D0
#define ABS_PMB_DFE2_FFE_FILTER_COEFF_11    0x0204B8D0UL

#define PMB_DFE2_FFE_FILTER_COEFF_11_MASK   0x00FFFF00UL
#define PMB_DFE2_FFE_FILTER_COEFF_11_SHIFT  8
#define PMB_DFE2_FFE_FILTER_COEFF_11_SIGNED 0

/* Register DFE_FFE_FILTER_COEFF_12 (PMR_DFE2) */
#define PMB_DFE2_FFE_FILTER_COEFF_12        0x00D4
#define ABS_PMB_DFE2_FFE_FILTER_COEFF_12    0x0204B8D4UL

#define PMB_DFE2_FFE_FILTER_COEFF_12_MASK   0x00FFFF00UL
#define PMB_DFE2_FFE_FILTER_COEFF_12_SHIFT  8
#define PMB_DFE2_FFE_FILTER_COEFF_12_SIGNED 0

/* Register DFE_FFE_FILTER_COEFF_13 (PMR_DFE2) */
#define PMB_DFE2_FFE_FILTER_COEFF_13        0x00D8
#define ABS_PMB_DFE2_FFE_FILTER_COEFF_13    0x0204B8D8UL

#define PMB_DFE2_FFE_FILTER_COEFF_13_MASK   0x00FFFF00UL
#define PMB_DFE2_FFE_FILTER_COEFF_13_SHIFT  8
#define PMB_DFE2_FFE_FILTER_COEFF_13_SIGNED 0

/* Register DFE_FFE_FILTER_COEFF_14 (PMR_DFE2) */
#define PMB_DFE2_FFE_FILTER_COEFF_14        0x00DC
#define ABS_PMB_DFE2_FFE_FILTER_COEFF_14    0x0204B8DCUL

#define PMB_DFE2_FFE_FILTER_COEFF_14_MASK   0x00FFFF00UL
#define PMB_DFE2_FFE_FILTER_COEFF_14_SHIFT  8
#define PMB_DFE2_FFE_FILTER_COEFF_14_SIGNED 0

/* Register DFE_FFE_FILTER_COEFF_15 (PMR_DFE2) */
#define PMB_DFE2_FFE_FILTER_COEFF_15        0x00E0
#define ABS_PMB_DFE2_FFE_FILTER_COEFF_15    0x0204B8E0UL

#define PMB_DFE2_FFE_FILTER_COEFF_15_MASK   0x00FFFF00UL
#define PMB_DFE2_FFE_FILTER_COEFF_15_SHIFT  8
#define PMB_DFE2_FFE_FILTER_COEFF_15_SIGNED 0

/* Register DFE_DVBS2_SCRAMBLER_X (PMR_DFE2) */
#define PMB_DFE2_DVBS2_SCRAMBLER_X        0x00E4
#define ABS_PMB_DFE2_DVBS2_SCRAMBLER_X    0x0204B8E4UL

#define PMB_DFE2_DVBS2_SCRAMBLER_X_MASK   0x0003FFFFUL
#define PMB_DFE2_DVBS2_SCRAMBLER_X_SHIFT  0
#define PMB_DFE2_DVBS2_SCRAMBLER_X_SIGNED 0

/* Register DFE_DVBS2_PLHEADER_0 (PMR_DFE2) */
#define PMB_DFE2_DVBS2_PLHEADER_0        0x00E8
#define ABS_PMB_DFE2_DVBS2_PLHEADER_0    0x0204B8E8UL

#define PMB_DFE2_DVBS2_PLHEADER_0_MASK   0x00FFFF00UL
#define PMB_DFE2_DVBS2_PLHEADER_0_SHIFT  8
#define PMB_DFE2_DVBS2_PLHEADER_0_SIGNED 0

/* Register DFE_DVBS2_PLHEADER_1 (PMR_DFE2) */
#define PMB_DFE2_DVBS2_PLHEADER_1        0x00EC
#define ABS_PMB_DFE2_DVBS2_PLHEADER_1    0x0204B8ECUL

#define PMB_DFE2_DVBS2_PLHEADER_1_MASK   0x00FFFF00UL
#define PMB_DFE2_DVBS2_PLHEADER_1_SHIFT  8
#define PMB_DFE2_DVBS2_PLHEADER_1_SIGNED 0

/* Register DFE_ISDBS_MCC_CODES (PMR_DFE2) */
#define PMB_DFE2_ISDBS_MCC_CODES        0x00F0
#define ABS_PMB_DFE2_ISDBS_MCC_CODES    0x0204B8F0UL

#define PMB_DFE2_ISDBS_MCC_CODES_MASK   0x000FFF00UL
#define PMB_DFE2_ISDBS_MCC_CODES_SHIFT  8
#define PMB_DFE2_ISDBS_MCC_CODES_SIGNED 0

/* Register DFE_ISDBS_MCC_SLOTS (PMR_DFE2) */
#define PMB_DFE2_ISDBS_MCC_SLOTS        0x00F4
#define ABS_PMB_DFE2_ISDBS_MCC_SLOTS    0x0204B8F4UL

#define PMB_DFE2_ISDBS_MCC_SLOTS_MASK   0x00FFFFFFUL
#define PMB_DFE2_ISDBS_MCC_SLOTS_SHIFT  0
#define PMB_DFE2_ISDBS_MCC_SLOTS_SIGNED 0

/* Register DFE_ISDBS_SUPERFRAME_START (PMR_DFE2) */
#define PMB_DFE2_ISDBS_SUPERFRAME_START        0x00F8
#define ABS_PMB_DFE2_ISDBS_SUPERFRAME_START    0x0204B8F8UL

#define PMB_DFE2_ISDBS_SUPERFRAME_START_MASK   0x00000100UL
#define PMB_DFE2_ISDBS_SUPERFRAME_START_SHIFT  8
#define PMB_DFE2_ISDBS_SUPERFRAME_START_SIGNED 0

/* Register DFE_FRAME_POSITION_RESET (PMR_DFE2) */
#define PMB_DFE2_FRAME_POSITION_RESET        0x00FC
#define ABS_PMB_DFE2_FRAME_POSITION_RESET    0x0204B8FCUL

#define PMB_DFE2_FRAME_POSITION_RESET_MASK   0x00000300UL
#define PMB_DFE2_FRAME_POSITION_RESET_SHIFT  8
#define PMB_DFE2_FRAME_POSITION_RESET_SIGNED 0

/* Register DFE_PHASE_TRACKER_PILOT_BURST_GAIN (PMR_DFE2) */
#define PMB_DFE2_PHASE_TRACKER_PILOT_BURST_GAIN        0x0100
#define ABS_PMB_DFE2_PHASE_TRACKER_PILOT_BURST_GAIN    0x0204B900UL

#define PMB_DFE2_PHASE_TRACKER_PILOT_BURST_GAIN_MASK   0x00000700UL
#define PMB_DFE2_PHASE_TRACKER_PILOT_BURST_GAIN_SHIFT  8
#define PMB_DFE2_PHASE_TRACKER_PILOT_BURST_GAIN_SIGNED 0

/* Register DFE_CORE_ID (PMR_DFE2) */
#define PMB_DFE2_CORE_ID            0x0200
#define ABS_PMB_DFE2_CORE_ID        0x0204BA00UL

#define PMB_DFE2_CORE_CONFIG_MASK   0x000000FFUL
#define PMB_DFE2_CORE_CONFIG_SHIFT  0
#define PMB_DFE2_CORE_CONFIG_SIGNED 0

#define PMB_DFE2_CORE_ID_MASK       0x0000FF00UL
#define PMB_DFE2_CORE_ID_SHIFT      8
#define PMB_DFE2_CORE_ID_SIGNED     0

#define PMB_DFE2_GROUP_ID_MASK      0x00FF0000UL
#define PMB_DFE2_GROUP_ID_SHIFT     16
#define PMB_DFE2_GROUP_ID_SIGNED    0

/* Register DFE_CORE_REVISION (PMR_DFE2) */
#define PMB_DFE2_CORE_REVISION          0x0204
#define ABS_PMB_DFE2_CORE_REVISION      0x0204BA04UL

#define PMB_DFE2_MAINTENANCE_REV_MASK   0x000000FFUL
#define PMB_DFE2_MAINTENANCE_REV_SHIFT  0
#define PMB_DFE2_MAINTENANCE_REV_SIGNED 0

#define PMB_DFE2_MINOR_REV_MASK         0x0000FF00UL
#define PMB_DFE2_MINOR_REV_SHIFT        8
#define PMB_DFE2_MINOR_REV_SIGNED       0

#define PMB_DFE2_MAJOR_REV_MASK         0x00FF0000UL
#define PMB_DFE2_MAJOR_REV_SHIFT        16
#define PMB_DFE2_MAJOR_REV_SIGNED       0

/* Register DFE_IPDMA_TBUS_CONTROL (PMR_DFE2) */
#define PMB_DFE2_IPDMA_TBUS_CONTROL           0x0208
#define ABS_PMB_DFE2_IPDMA_TBUS_CONTROL       0x0204BA08UL

#define PMB_DFE2_IPDMA_TBUS_DEBUG_MODE_MASK   0x00400000UL
#define PMB_DFE2_IPDMA_TBUS_DEBUG_MODE_SHIFT  22
#define PMB_DFE2_IPDMA_TBUS_DEBUG_MODE_SIGNED 0

#define PMB_DFE2_IPDMA_TBUS_INPUT_MODE_MASK   0x00800000UL
#define PMB_DFE2_IPDMA_TBUS_INPUT_MODE_SHIFT  23
#define PMB_DFE2_IPDMA_TBUS_INPUT_MODE_SIGNED 0

/* Register DFE_IPDMA_TBUS_DEBUG_DATA (PMR_DFE2) */
#define PMB_DFE2_IPDMA_TBUS_DEBUG_DATA          0x020C
#define ABS_PMB_DFE2_IPDMA_TBUS_DEBUG_DATA      0x0204BA0CUL

#define PMB_DFE2_IPDMA_TBUS_DEBUG_DATAIN_MASK   0x00FFFFFFUL
#define PMB_DFE2_IPDMA_TBUS_DEBUG_DATAIN_SHIFT  0
#define PMB_DFE2_IPDMA_TBUS_DEBUG_DATAIN_SIGNED 0

/* Register DFE_IPDMA_TBUS_DEBUG_VALID (PMR_DFE2) */
#define PMB_DFE2_IPDMA_TBUS_DEBUG_VALID           0x0210
#define ABS_PMB_DFE2_IPDMA_TBUS_DEBUG_VALID       0x0204BA10UL

#define PMB_DFE2_IPDMA_TBUS_DEBUG_ENABLEIN_MASK   0x00800000UL
#define PMB_DFE2_IPDMA_TBUS_DEBUG_ENABLEIN_SHIFT  23
#define PMB_DFE2_IPDMA_TBUS_DEBUG_ENABLEIN_SIGNED 0

/* Register DFE_OPDMA1_TBUS_CONTROL (PMR_DFE2) */
#define PMB_DFE2_OPDMA1_TBUS_CONTROL            0x0214
#define ABS_PMB_DFE2_OPDMA1_TBUS_CONTROL        0x0204BA14UL

#define PMB_DFE2_OPDMA1_TBUS_DEBUG_MODE_MASK    0x00400000UL
#define PMB_DFE2_OPDMA1_TBUS_DEBUG_MODE_SHIFT   22
#define PMB_DFE2_OPDMA1_TBUS_DEBUG_MODE_SIGNED  0

#define PMB_DFE2_OPDMA1_TBUS_OUTPUT_MODE_MASK   0x00800000UL
#define PMB_DFE2_OPDMA1_TBUS_OUTPUT_MODE_SHIFT  23
#define PMB_DFE2_OPDMA1_TBUS_OUTPUT_MODE_SIGNED 0

/* Register DFE_OPDMA1_TBUS_DEBUG_DATA (PMR_DFE2) */
#define PMB_DFE2_OPDMA1_TBUS_DEBUG_DATA           0x0218
#define ABS_PMB_DFE2_OPDMA1_TBUS_DEBUG_DATA       0x0204BA18UL

#define PMB_DFE2_OPDMA1_TBUS_DEBUG_DATAOUT_MASK   0x00FFFFFFUL
#define PMB_DFE2_OPDMA1_TBUS_DEBUG_DATAOUT_SHIFT  0
#define PMB_DFE2_OPDMA1_TBUS_DEBUG_DATAOUT_SIGNED 0

/* Register DFE_OPDMA1_TBUS_DEBUG_VALID (PMR_DFE2) */
#define PMB_DFE2_OPDMA1_TBUS_DEBUG_VALID           0x021C
#define ABS_PMB_DFE2_OPDMA1_TBUS_DEBUG_VALID       0x0204BA1CUL

#define PMB_DFE2_OPDMA1_TBUS_DEBUG_VALIDOUT_MASK   0x00800000UL
#define PMB_DFE2_OPDMA1_TBUS_DEBUG_VALIDOUT_SHIFT  23
#define PMB_DFE2_OPDMA1_TBUS_DEBUG_VALIDOUT_SIGNED 0

/* Register DFE_OPDMA2_TBUS_CONTROL (PMR_DFE2) */
#define PMB_DFE2_OPDMA2_TBUS_CONTROL            0x0220
#define ABS_PMB_DFE2_OPDMA2_TBUS_CONTROL        0x0204BA20UL

#define PMB_DFE2_OPDMA2_TBUS_DEBUG_MODE_MASK    0x00400000UL
#define PMB_DFE2_OPDMA2_TBUS_DEBUG_MODE_SHIFT   22
#define PMB_DFE2_OPDMA2_TBUS_DEBUG_MODE_SIGNED  0

#define PMB_DFE2_OPDMA2_TBUS_OUTPUT_MODE_MASK   0x00800000UL
#define PMB_DFE2_OPDMA2_TBUS_OUTPUT_MODE_SHIFT  23
#define PMB_DFE2_OPDMA2_TBUS_OUTPUT_MODE_SIGNED 0

/* Register DFE_OPDMA2_TBUS_DEBUG_DATA (PMR_DFE2) */
#define PMB_DFE2_OPDMA2_TBUS_DEBUG_DATA           0x0224
#define ABS_PMB_DFE2_OPDMA2_TBUS_DEBUG_DATA       0x0204BA24UL

#define PMB_DFE2_OPDMA2_TBUS_DEBUG_DATAOUT_MASK   0x00FFFFFFUL
#define PMB_DFE2_OPDMA2_TBUS_DEBUG_DATAOUT_SHIFT  0
#define PMB_DFE2_OPDMA2_TBUS_DEBUG_DATAOUT_SIGNED 0

/* Register DFE_OPDMA2_TBUS_DEBUG_VALID (PMR_DFE2) */
#define PMB_DFE2_OPDMA2_TBUS_DEBUG_VALID           0x0228
#define ABS_PMB_DFE2_OPDMA2_TBUS_DEBUG_VALID       0x0204BA28UL

#define PMB_DFE2_OPDMA2_TBUS_DEBUG_VALIDOUT_MASK   0x00800000UL
#define PMB_DFE2_OPDMA2_TBUS_DEBUG_VALIDOUT_SHIFT  23
#define PMB_DFE2_OPDMA2_TBUS_DEBUG_VALIDOUT_SIGNED 0

/* Register DFE_OPDMA3_TBUS_CONTROL (PMR_DFE2) */
#define PMB_DFE2_OPDMA3_TBUS_CONTROL            0x022C
#define ABS_PMB_DFE2_OPDMA3_TBUS_CONTROL        0x0204BA2CUL

#define PMB_DFE2_OPDMA3_TBUS_DEBUG_MODE_MASK    0x00400000UL
#define PMB_DFE2_OPDMA3_TBUS_DEBUG_MODE_SHIFT   22
#define PMB_DFE2_OPDMA3_TBUS_DEBUG_MODE_SIGNED  0

#define PMB_DFE2_OPDMA3_TBUS_OUTPUT_MODE_MASK   0x00800000UL
#define PMB_DFE2_OPDMA3_TBUS_OUTPUT_MODE_SHIFT  23
#define PMB_DFE2_OPDMA3_TBUS_OUTPUT_MODE_SIGNED 0

/* Register DFE_OPDMA3_TBUS_DEBUG_DATA (PMR_DFE2) */
#define PMB_DFE2_OPDMA3_TBUS_DEBUG_DATA           0x0230
#define ABS_PMB_DFE2_OPDMA3_TBUS_DEBUG_DATA       0x0204BA30UL

#define PMB_DFE2_OPDMA3_TBUS_DEBUG_DATAOUT_MASK   0x00FFFFFFUL
#define PMB_DFE2_OPDMA3_TBUS_DEBUG_DATAOUT_SHIFT  0
#define PMB_DFE2_OPDMA3_TBUS_DEBUG_DATAOUT_SIGNED 0

/* Register DFE_OPDMA3_TBUS_DEBUG_VALID (PMR_DFE2) */
#define PMB_DFE2_OPDMA3_TBUS_DEBUG_VALID           0x0234
#define ABS_PMB_DFE2_OPDMA3_TBUS_DEBUG_VALID       0x0204BA34UL

#define PMB_DFE2_OPDMA3_TBUS_DEBUG_VALIDOUT_MASK   0x00800000UL
#define PMB_DFE2_OPDMA3_TBUS_DEBUG_VALIDOUT_SHIFT  23
#define PMB_DFE2_OPDMA3_TBUS_DEBUG_VALIDOUT_SIGNED 0

/* Register SYND_CONFIG_REG00 (PMR_OD_SYND) */
#define PMB_OD_SYND_CONFIG_REG00                   0x0000
#define ABS_PMB_OD_SYND_CONFIG_REG00               0x0204C000UL

#define PMB_OD_SYND_FIELD_POLY_COEFFICIENTS_MASK   0x0000FFFFUL
#define PMB_OD_SYND_FIELD_POLY_COEFFICIENTS_SHIFT  0
#define PMB_OD_SYND_FIELD_POLY_COEFFICIENTS_SIGNED 0

#define PMB_OD_SYND_FIELD_POLY_DEGREE_MASK         0x000F0000UL
#define PMB_OD_SYND_FIELD_POLY_DEGREE_SHIFT        16
#define PMB_OD_SYND_FIELD_POLY_DEGREE_SIGNED       0

#define PMB_OD_SYND_PASS_COUNT_MASK                0x00400000UL
#define PMB_OD_SYND_PASS_COUNT_SHIFT               22
#define PMB_OD_SYND_PASS_COUNT_SIGNED              0

#define PMB_OD_SYND_CODE_TYPE_MASK                 0x00800000UL
#define PMB_OD_SYND_CODE_TYPE_SHIFT                23
#define PMB_OD_SYND_CODE_TYPE_SIGNED               0

/* Register SYND_CONFIG_REG01 (PMR_OD_SYND) */
#define PMB_OD_SYND_CONFIG_REG01                   0x0004
#define ABS_PMB_OD_SYND_CONFIG_REG01               0x0204C004UL

#define PMB_OD_SYND_NONBIN_ALPHA_TO_BPLUS32_MASK   0x000000FFUL
#define PMB_OD_SYND_NONBIN_ALPHA_TO_BPLUS32_SHIFT  0
#define PMB_OD_SYND_NONBIN_ALPHA_TO_BPLUS32_SIGNED 0

#define PMB_OD_SYND_NONBIN_ALPHA_TO_B_MASK         0x0000FF00UL
#define PMB_OD_SYND_NONBIN_ALPHA_TO_B_SHIFT        8
#define PMB_OD_SYND_NONBIN_ALPHA_TO_B_SIGNED       0

/* Register SYND_CONFIG_REG02 (PMR_OD_SYND) */
#define PMB_OD_SYND_CONFIG_REG02                        0x0008
#define ABS_PMB_OD_SYND_CONFIG_REG02                    0x0204C008UL

#define PMB_OD_SYND_CODEWORDS_IN_THIS_SUPERBLOCK_MASK   0x00000FFFUL
#define PMB_OD_SYND_CODEWORDS_IN_THIS_SUPERBLOCK_SHIFT  0
#define PMB_OD_SYND_CODEWORDS_IN_THIS_SUPERBLOCK_SIGNED 0

#define PMB_OD_SYND_TFR_LEN_SYNDROMES_MASK              0x007F0000UL
#define PMB_OD_SYND_TFR_LEN_SYNDROMES_SHIFT             16
#define PMB_OD_SYND_TFR_LEN_SYNDROMES_SIGNED            0

/* Register SYND_CONFIG_REG03 (PMR_OD_SYND) */
#define PMB_OD_SYND_CONFIG_REG03     0x000C
#define ABS_PMB_OD_SYND_CONFIG_REG03 0x0204C00CUL

#define PMB_OD_SYND_T_MASK           0x003F0000UL
#define PMB_OD_SYND_T_SHIFT          16
#define PMB_OD_SYND_T_SIGNED         0

/* Register SYND_CONFIG_REG04 (PMR_OD_SYND) */
#define PMB_OD_SYND_CONFIG_REG04     0x0010
#define ABS_PMB_OD_SYND_CONFIG_REG04 0x0204C010UL

#define PMB_OD_SYND_SEC_FLAG_MASK    0x00020000UL
#define PMB_OD_SYND_SEC_FLAG_SHIFT   17
#define PMB_OD_SYND_SEC_FLAG_SIGNED  0

/* Register SYND_CONFIG_REG05 (PMR_OD_SYND) */
#define PMB_OD_SYND_CONFIG_REG05                    0x0014
#define ABS_PMB_OD_SYND_CONFIG_REG05                0x0204C014UL

#define PMB_OD_SYND_TFR_LEN_CODEWORD_SYMBOLS_MASK   0x00003FFFUL
#define PMB_OD_SYND_TFR_LEN_CODEWORD_SYMBOLS_SHIFT  0
#define PMB_OD_SYND_TFR_LEN_CODEWORD_SYMBOLS_SIGNED 0

/* Register SYND_CONFIG_REG06 (PMR_OD_SYND) */
#define PMB_OD_SYND_CONFIG_REG06           0x0018
#define ABS_PMB_OD_SYND_CONFIG_REG06       0x0204C018UL

#define PMB_OD_SYND_CODEWORD_LENGTH_MASK   0x0000FFFFUL
#define PMB_OD_SYND_CODEWORD_LENGTH_SHIFT  0
#define PMB_OD_SYND_CODEWORD_LENGTH_SIGNED 0

/* Register SYND_CONFIG_REG07 (PMR_OD_SYND) */
#define PMB_OD_SYND_CONFIG_REG07              0x001C
#define ABS_PMB_OD_SYND_CONFIG_REG07          0x0204C01CUL

#define PMB_OD_SYND_MIN_POLY_COEFFS_00_MASK   0x0000FFFFUL
#define PMB_OD_SYND_MIN_POLY_COEFFS_00_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_COEFFS_00_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_DEGREE_00_MASK   0x000F0000UL
#define PMB_OD_SYND_MIN_POLY_DEGREE_00_SHIFT  16
#define PMB_OD_SYND_MIN_POLY_DEGREE_00_SIGNED 0

/* Register SYND_CONFIG_REG08 (PMR_OD_SYND) */
#define PMB_OD_SYND_CONFIG_REG08              0x0020
#define ABS_PMB_OD_SYND_CONFIG_REG08          0x0204C020UL

#define PMB_OD_SYND_MIN_POLY_COEFFS_01_MASK   0x0000FFFFUL
#define PMB_OD_SYND_MIN_POLY_COEFFS_01_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_COEFFS_01_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_DEGREE_01_MASK   0x000F0000UL
#define PMB_OD_SYND_MIN_POLY_DEGREE_01_SHIFT  16
#define PMB_OD_SYND_MIN_POLY_DEGREE_01_SIGNED 0

/* Register SYND_CONFIG_REG09 (PMR_OD_SYND) */
#define PMB_OD_SYND_CONFIG_REG09              0x0024
#define ABS_PMB_OD_SYND_CONFIG_REG09          0x0204C024UL

#define PMB_OD_SYND_MIN_POLY_COEFFS_02_MASK   0x0000FFFFUL
#define PMB_OD_SYND_MIN_POLY_COEFFS_02_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_COEFFS_02_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_DEGREE_02_MASK   0x000F0000UL
#define PMB_OD_SYND_MIN_POLY_DEGREE_02_SHIFT  16
#define PMB_OD_SYND_MIN_POLY_DEGREE_02_SIGNED 0

/* Register SYND_CONFIG_REG10 (PMR_OD_SYND) */
#define PMB_OD_SYND_CONFIG_REG10              0x0028
#define ABS_PMB_OD_SYND_CONFIG_REG10          0x0204C028UL

#define PMB_OD_SYND_MIN_POLY_COEFFS_03_MASK   0x0000FFFFUL
#define PMB_OD_SYND_MIN_POLY_COEFFS_03_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_COEFFS_03_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_DEGREE_03_MASK   0x000F0000UL
#define PMB_OD_SYND_MIN_POLY_DEGREE_03_SHIFT  16
#define PMB_OD_SYND_MIN_POLY_DEGREE_03_SIGNED 0

/* Register SYND_CONFIG_REG11 (PMR_OD_SYND) */
#define PMB_OD_SYND_CONFIG_REG11              0x002C
#define ABS_PMB_OD_SYND_CONFIG_REG11          0x0204C02CUL

#define PMB_OD_SYND_MIN_POLY_COEFFS_04_MASK   0x0000FFFFUL
#define PMB_OD_SYND_MIN_POLY_COEFFS_04_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_COEFFS_04_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_DEGREE_04_MASK   0x000F0000UL
#define PMB_OD_SYND_MIN_POLY_DEGREE_04_SHIFT  16
#define PMB_OD_SYND_MIN_POLY_DEGREE_04_SIGNED 0

/* Register SYND_CONFIG_REG12 (PMR_OD_SYND) */
#define PMB_OD_SYND_CONFIG_REG12              0x0030
#define ABS_PMB_OD_SYND_CONFIG_REG12          0x0204C030UL

#define PMB_OD_SYND_MIN_POLY_COEFFS_05_MASK   0x0000FFFFUL
#define PMB_OD_SYND_MIN_POLY_COEFFS_05_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_COEFFS_05_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_DEGREE_05_MASK   0x000F0000UL
#define PMB_OD_SYND_MIN_POLY_DEGREE_05_SHIFT  16
#define PMB_OD_SYND_MIN_POLY_DEGREE_05_SIGNED 0

/* Register SYND_CONFIG_REG13 (PMR_OD_SYND) */
#define PMB_OD_SYND_CONFIG_REG13              0x0034
#define ABS_PMB_OD_SYND_CONFIG_REG13          0x0204C034UL

#define PMB_OD_SYND_MIN_POLY_COEFFS_06_MASK   0x0000FFFFUL
#define PMB_OD_SYND_MIN_POLY_COEFFS_06_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_COEFFS_06_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_DEGREE_06_MASK   0x000F0000UL
#define PMB_OD_SYND_MIN_POLY_DEGREE_06_SHIFT  16
#define PMB_OD_SYND_MIN_POLY_DEGREE_06_SIGNED 0

/* Register SYND_CONFIG_REG14 (PMR_OD_SYND) */
#define PMB_OD_SYND_CONFIG_REG14              0x0038
#define ABS_PMB_OD_SYND_CONFIG_REG14          0x0204C038UL

#define PMB_OD_SYND_MIN_POLY_COEFFS_07_MASK   0x0000FFFFUL
#define PMB_OD_SYND_MIN_POLY_COEFFS_07_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_COEFFS_07_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_DEGREE_07_MASK   0x000F0000UL
#define PMB_OD_SYND_MIN_POLY_DEGREE_07_SHIFT  16
#define PMB_OD_SYND_MIN_POLY_DEGREE_07_SIGNED 0

/* Register SYND_CONFIG_REG15 (PMR_OD_SYND) */
#define PMB_OD_SYND_CONFIG_REG15              0x003C
#define ABS_PMB_OD_SYND_CONFIG_REG15          0x0204C03CUL

#define PMB_OD_SYND_MIN_POLY_COEFFS_08_MASK   0x0000FFFFUL
#define PMB_OD_SYND_MIN_POLY_COEFFS_08_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_COEFFS_08_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_DEGREE_08_MASK   0x000F0000UL
#define PMB_OD_SYND_MIN_POLY_DEGREE_08_SHIFT  16
#define PMB_OD_SYND_MIN_POLY_DEGREE_08_SIGNED 0

/* Register SYND_CONFIG_REG16 (PMR_OD_SYND) */
#define PMB_OD_SYND_CONFIG_REG16              0x0040
#define ABS_PMB_OD_SYND_CONFIG_REG16          0x0204C040UL

#define PMB_OD_SYND_MIN_POLY_COEFFS_09_MASK   0x0000FFFFUL
#define PMB_OD_SYND_MIN_POLY_COEFFS_09_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_COEFFS_09_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_DEGREE_09_MASK   0x000F0000UL
#define PMB_OD_SYND_MIN_POLY_DEGREE_09_SHIFT  16
#define PMB_OD_SYND_MIN_POLY_DEGREE_09_SIGNED 0

/* Register SYND_CONFIG_REG17 (PMR_OD_SYND) */
#define PMB_OD_SYND_CONFIG_REG17              0x0044
#define ABS_PMB_OD_SYND_CONFIG_REG17          0x0204C044UL

#define PMB_OD_SYND_MIN_POLY_COEFFS_10_MASK   0x0000FFFFUL
#define PMB_OD_SYND_MIN_POLY_COEFFS_10_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_COEFFS_10_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_DEGREE_10_MASK   0x000F0000UL
#define PMB_OD_SYND_MIN_POLY_DEGREE_10_SHIFT  16
#define PMB_OD_SYND_MIN_POLY_DEGREE_10_SIGNED 0

/* Register SYND_CONFIG_REG18 (PMR_OD_SYND) */
#define PMB_OD_SYND_CONFIG_REG18              0x0048
#define ABS_PMB_OD_SYND_CONFIG_REG18          0x0204C048UL

#define PMB_OD_SYND_MIN_POLY_COEFFS_11_MASK   0x0000FFFFUL
#define PMB_OD_SYND_MIN_POLY_COEFFS_11_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_COEFFS_11_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_DEGREE_11_MASK   0x000F0000UL
#define PMB_OD_SYND_MIN_POLY_DEGREE_11_SHIFT  16
#define PMB_OD_SYND_MIN_POLY_DEGREE_11_SIGNED 0

/* Register SYND_CONFIG_REG19 (PMR_OD_SYND) */
#define PMB_OD_SYND_CONFIG_REG19              0x004C
#define ABS_PMB_OD_SYND_CONFIG_REG19          0x0204C04CUL

#define PMB_OD_SYND_MIN_POLY_COEFFS_12_MASK   0x0000FFFFUL
#define PMB_OD_SYND_MIN_POLY_COEFFS_12_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_COEFFS_12_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_DEGREE_12_MASK   0x000F0000UL
#define PMB_OD_SYND_MIN_POLY_DEGREE_12_SHIFT  16
#define PMB_OD_SYND_MIN_POLY_DEGREE_12_SIGNED 0

/* Register SYND_CONFIG_REG20 (PMR_OD_SYND) */
#define PMB_OD_SYND_CONFIG_REG20              0x0050
#define ABS_PMB_OD_SYND_CONFIG_REG20          0x0204C050UL

#define PMB_OD_SYND_MIN_POLY_COEFFS_13_MASK   0x0000FFFFUL
#define PMB_OD_SYND_MIN_POLY_COEFFS_13_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_COEFFS_13_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_DEGREE_13_MASK   0x000F0000UL
#define PMB_OD_SYND_MIN_POLY_DEGREE_13_SHIFT  16
#define PMB_OD_SYND_MIN_POLY_DEGREE_13_SIGNED 0

/* Register SYND_CONFIG_REG21 (PMR_OD_SYND) */
#define PMB_OD_SYND_CONFIG_REG21              0x0054
#define ABS_PMB_OD_SYND_CONFIG_REG21          0x0204C054UL

#define PMB_OD_SYND_MIN_POLY_COEFFS_14_MASK   0x0000FFFFUL
#define PMB_OD_SYND_MIN_POLY_COEFFS_14_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_COEFFS_14_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_DEGREE_14_MASK   0x000F0000UL
#define PMB_OD_SYND_MIN_POLY_DEGREE_14_SHIFT  16
#define PMB_OD_SYND_MIN_POLY_DEGREE_14_SIGNED 0

/* Register SYND_CONFIG_REG22 (PMR_OD_SYND) */
#define PMB_OD_SYND_CONFIG_REG22              0x0058
#define ABS_PMB_OD_SYND_CONFIG_REG22          0x0204C058UL

#define PMB_OD_SYND_MIN_POLY_COEFFS_15_MASK   0x0000FFFFUL
#define PMB_OD_SYND_MIN_POLY_COEFFS_15_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_COEFFS_15_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_DEGREE_15_MASK   0x000F0000UL
#define PMB_OD_SYND_MIN_POLY_DEGREE_15_SHIFT  16
#define PMB_OD_SYND_MIN_POLY_DEGREE_15_SIGNED 0

/* Register SYND_CONFIG_REG23 (PMR_OD_SYND) */
#define PMB_OD_SYND_CONFIG_REG23              0x005C
#define ABS_PMB_OD_SYND_CONFIG_REG23          0x0204C05CUL

#define PMB_OD_SYND_MIN_POLY_COEFFS_16_MASK   0x0000FFFFUL
#define PMB_OD_SYND_MIN_POLY_COEFFS_16_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_COEFFS_16_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_DEGREE_16_MASK   0x000F0000UL
#define PMB_OD_SYND_MIN_POLY_DEGREE_16_SHIFT  16
#define PMB_OD_SYND_MIN_POLY_DEGREE_16_SIGNED 0

/* Register SYND_CONFIG_REG24 (PMR_OD_SYND) */
#define PMB_OD_SYND_CONFIG_REG24              0x0060
#define ABS_PMB_OD_SYND_CONFIG_REG24          0x0204C060UL

#define PMB_OD_SYND_MIN_POLY_COEFFS_17_MASK   0x0000FFFFUL
#define PMB_OD_SYND_MIN_POLY_COEFFS_17_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_COEFFS_17_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_DEGREE_17_MASK   0x000F0000UL
#define PMB_OD_SYND_MIN_POLY_DEGREE_17_SHIFT  16
#define PMB_OD_SYND_MIN_POLY_DEGREE_17_SIGNED 0

/* Register SYND_CONFIG_REG25 (PMR_OD_SYND) */
#define PMB_OD_SYND_CONFIG_REG25              0x0064
#define ABS_PMB_OD_SYND_CONFIG_REG25          0x0204C064UL

#define PMB_OD_SYND_MIN_POLY_COEFFS_18_MASK   0x0000FFFFUL
#define PMB_OD_SYND_MIN_POLY_COEFFS_18_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_COEFFS_18_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_DEGREE_18_MASK   0x000F0000UL
#define PMB_OD_SYND_MIN_POLY_DEGREE_18_SHIFT  16
#define PMB_OD_SYND_MIN_POLY_DEGREE_18_SIGNED 0

/* Register SYND_CONFIG_REG26 (PMR_OD_SYND) */
#define PMB_OD_SYND_CONFIG_REG26              0x0068
#define ABS_PMB_OD_SYND_CONFIG_REG26          0x0204C068UL

#define PMB_OD_SYND_MIN_POLY_COEFFS_19_MASK   0x0000FFFFUL
#define PMB_OD_SYND_MIN_POLY_COEFFS_19_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_COEFFS_19_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_DEGREE_19_MASK   0x000F0000UL
#define PMB_OD_SYND_MIN_POLY_DEGREE_19_SHIFT  16
#define PMB_OD_SYND_MIN_POLY_DEGREE_19_SIGNED 0

/* Register SYND_CONFIG_REG27 (PMR_OD_SYND) */
#define PMB_OD_SYND_CONFIG_REG27              0x006C
#define ABS_PMB_OD_SYND_CONFIG_REG27          0x0204C06CUL

#define PMB_OD_SYND_MIN_POLY_COEFFS_20_MASK   0x0000FFFFUL
#define PMB_OD_SYND_MIN_POLY_COEFFS_20_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_COEFFS_20_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_DEGREE_20_MASK   0x000F0000UL
#define PMB_OD_SYND_MIN_POLY_DEGREE_20_SHIFT  16
#define PMB_OD_SYND_MIN_POLY_DEGREE_20_SIGNED 0

/* Register SYND_CONFIG_REG28 (PMR_OD_SYND) */
#define PMB_OD_SYND_CONFIG_REG28              0x0070
#define ABS_PMB_OD_SYND_CONFIG_REG28          0x0204C070UL

#define PMB_OD_SYND_MIN_POLY_COEFFS_21_MASK   0x0000FFFFUL
#define PMB_OD_SYND_MIN_POLY_COEFFS_21_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_COEFFS_21_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_DEGREE_21_MASK   0x000F0000UL
#define PMB_OD_SYND_MIN_POLY_DEGREE_21_SHIFT  16
#define PMB_OD_SYND_MIN_POLY_DEGREE_21_SIGNED 0

/* Register SYND_CONFIG_REG29 (PMR_OD_SYND) */
#define PMB_OD_SYND_CONFIG_REG29              0x0074
#define ABS_PMB_OD_SYND_CONFIG_REG29          0x0204C074UL

#define PMB_OD_SYND_MIN_POLY_COEFFS_22_MASK   0x0000FFFFUL
#define PMB_OD_SYND_MIN_POLY_COEFFS_22_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_COEFFS_22_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_DEGREE_22_MASK   0x000F0000UL
#define PMB_OD_SYND_MIN_POLY_DEGREE_22_SHIFT  16
#define PMB_OD_SYND_MIN_POLY_DEGREE_22_SIGNED 0

/* Register SYND_CONFIG_REG30 (PMR_OD_SYND) */
#define PMB_OD_SYND_CONFIG_REG30              0x0078
#define ABS_PMB_OD_SYND_CONFIG_REG30          0x0204C078UL

#define PMB_OD_SYND_MIN_POLY_COEFFS_23_MASK   0x0000FFFFUL
#define PMB_OD_SYND_MIN_POLY_COEFFS_23_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_COEFFS_23_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_DEGREE_23_MASK   0x000F0000UL
#define PMB_OD_SYND_MIN_POLY_DEGREE_23_SHIFT  16
#define PMB_OD_SYND_MIN_POLY_DEGREE_23_SIGNED 0

/* Register SYND_CONFIG_REG31 (PMR_OD_SYND) */
#define PMB_OD_SYND_CONFIG_REG31              0x007C
#define ABS_PMB_OD_SYND_CONFIG_REG31          0x0204C07CUL

#define PMB_OD_SYND_MIN_POLY_COEFFS_24_MASK   0x0000FFFFUL
#define PMB_OD_SYND_MIN_POLY_COEFFS_24_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_COEFFS_24_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_DEGREE_24_MASK   0x000F0000UL
#define PMB_OD_SYND_MIN_POLY_DEGREE_24_SHIFT  16
#define PMB_OD_SYND_MIN_POLY_DEGREE_24_SIGNED 0

/* Register SYND_CONFIG_REG32 (PMR_OD_SYND) */
#define PMB_OD_SYND_CONFIG_REG32              0x0080
#define ABS_PMB_OD_SYND_CONFIG_REG32          0x0204C080UL

#define PMB_OD_SYND_MIN_POLY_COEFFS_25_MASK   0x0000FFFFUL
#define PMB_OD_SYND_MIN_POLY_COEFFS_25_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_COEFFS_25_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_DEGREE_25_MASK   0x000F0000UL
#define PMB_OD_SYND_MIN_POLY_DEGREE_25_SHIFT  16
#define PMB_OD_SYND_MIN_POLY_DEGREE_25_SIGNED 0

/* Register SYND_CONFIG_REG33 (PMR_OD_SYND) */
#define PMB_OD_SYND_CONFIG_REG33              0x0084
#define ABS_PMB_OD_SYND_CONFIG_REG33          0x0204C084UL

#define PMB_OD_SYND_MIN_POLY_COEFFS_26_MASK   0x0000FFFFUL
#define PMB_OD_SYND_MIN_POLY_COEFFS_26_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_COEFFS_26_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_DEGREE_26_MASK   0x000F0000UL
#define PMB_OD_SYND_MIN_POLY_DEGREE_26_SHIFT  16
#define PMB_OD_SYND_MIN_POLY_DEGREE_26_SIGNED 0

/* Register SYND_CONFIG_REG34 (PMR_OD_SYND) */
#define PMB_OD_SYND_CONFIG_REG34              0x0088
#define ABS_PMB_OD_SYND_CONFIG_REG34          0x0204C088UL

#define PMB_OD_SYND_MIN_POLY_COEFFS_27_MASK   0x0000FFFFUL
#define PMB_OD_SYND_MIN_POLY_COEFFS_27_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_COEFFS_27_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_DEGREE_27_MASK   0x000F0000UL
#define PMB_OD_SYND_MIN_POLY_DEGREE_27_SHIFT  16
#define PMB_OD_SYND_MIN_POLY_DEGREE_27_SIGNED 0

/* Register SYND_CONFIG_REG35 (PMR_OD_SYND) */
#define PMB_OD_SYND_CONFIG_REG35              0x008C
#define ABS_PMB_OD_SYND_CONFIG_REG35          0x0204C08CUL

#define PMB_OD_SYND_MIN_POLY_COEFFS_28_MASK   0x0000FFFFUL
#define PMB_OD_SYND_MIN_POLY_COEFFS_28_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_COEFFS_28_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_DEGREE_28_MASK   0x000F0000UL
#define PMB_OD_SYND_MIN_POLY_DEGREE_28_SHIFT  16
#define PMB_OD_SYND_MIN_POLY_DEGREE_28_SIGNED 0

/* Register SYND_CONFIG_REG36 (PMR_OD_SYND) */
#define PMB_OD_SYND_CONFIG_REG36              0x0090
#define ABS_PMB_OD_SYND_CONFIG_REG36          0x0204C090UL

#define PMB_OD_SYND_MIN_POLY_COEFFS_29_MASK   0x0000FFFFUL
#define PMB_OD_SYND_MIN_POLY_COEFFS_29_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_COEFFS_29_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_DEGREE_29_MASK   0x000F0000UL
#define PMB_OD_SYND_MIN_POLY_DEGREE_29_SHIFT  16
#define PMB_OD_SYND_MIN_POLY_DEGREE_29_SIGNED 0

/* Register SYND_CONFIG_REG37 (PMR_OD_SYND) */
#define PMB_OD_SYND_CONFIG_REG37              0x0094
#define ABS_PMB_OD_SYND_CONFIG_REG37          0x0204C094UL

#define PMB_OD_SYND_MIN_POLY_COEFFS_30_MASK   0x0000FFFFUL
#define PMB_OD_SYND_MIN_POLY_COEFFS_30_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_COEFFS_30_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_DEGREE_30_MASK   0x000F0000UL
#define PMB_OD_SYND_MIN_POLY_DEGREE_30_SHIFT  16
#define PMB_OD_SYND_MIN_POLY_DEGREE_30_SIGNED 0

/* Register SYND_CONFIG_REG38 (PMR_OD_SYND) */
#define PMB_OD_SYND_CONFIG_REG38              0x0098
#define ABS_PMB_OD_SYND_CONFIG_REG38          0x0204C098UL

#define PMB_OD_SYND_MIN_POLY_COEFFS_31_MASK   0x0000FFFFUL
#define PMB_OD_SYND_MIN_POLY_COEFFS_31_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_COEFFS_31_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_DEGREE_31_MASK   0x000F0000UL
#define PMB_OD_SYND_MIN_POLY_DEGREE_31_SHIFT  16
#define PMB_OD_SYND_MIN_POLY_DEGREE_31_SIGNED 0

/* Register SYND_INTERBLOCK_ROUTING (PMR_OD_SYND) */
#define PMB_OD_SYND_INTERBLOCK_ROUTING                0x00C0
#define ABS_PMB_OD_SYND_INTERBLOCK_ROUTING            0x0204C0C0UL

#define PMB_OD_SYND_ROUTING_SYND_IN_MASK              0x00000001UL
#define PMB_OD_SYND_ROUTING_SYND_IN_SHIFT             0
#define PMB_OD_SYND_ROUTING_SYND_IN_SIGNED            0

#define PMB_OD_SYND_ROUTING_SYND_OUT_LAMBDA_IN_MASK   0x00000002UL
#define PMB_OD_SYND_ROUTING_SYND_OUT_LAMBDA_IN_SHIFT  1
#define PMB_OD_SYND_ROUTING_SYND_OUT_LAMBDA_IN_SIGNED 0

/* Register SYND_EF_SB_DONE_DISABLE (PMR_OD_SYND) */
#define PMB_OD_SYND_EF_SB_DONE_DISABLE        0x00C4
#define ABS_PMB_OD_SYND_EF_SB_DONE_DISABLE    0x0204C0C4UL

#define PMB_OD_SYND_EF_SB_DONE_DISABLE_MASK   0x00800000UL
#define PMB_OD_SYND_EF_SB_DONE_DISABLE_SHIFT  23
#define PMB_OD_SYND_EF_SB_DONE_DISABLE_SIGNED 0

/* Register SYND_EF_SB_DONE_STATUS (PMR_OD_SYND) */
#define PMB_OD_SYND_EF_SB_DONE_STATUS        0x00C8
#define ABS_PMB_OD_SYND_EF_SB_DONE_STATUS    0x0204C0C8UL

#define PMB_OD_SYND_EF_SB_DONE_STATUS_MASK   0x00800000UL
#define PMB_OD_SYND_EF_SB_DONE_STATUS_SHIFT  23
#define PMB_OD_SYND_EF_SB_DONE_STATUS_SIGNED 0

/* Register SYND_EF_SB_DONE_CLEAR (PMR_OD_SYND) */
#define PMB_OD_SYND_EF_SB_DONE_CLEAR        0x00CC
#define ABS_PMB_OD_SYND_EF_SB_DONE_CLEAR    0x0204C0CCUL

#define PMB_OD_SYND_EF_SB_DONE_CLEAR_MASK   0x00800000UL
#define PMB_OD_SYND_EF_SB_DONE_CLEAR_SHIFT  23
#define PMB_OD_SYND_EF_SB_DONE_CLEAR_SIGNED 0

/* Register SYND_SW_RESET (PMR_OD_SYND) */
#define PMB_OD_SYND_SW_RESET        0x00FC
#define ABS_PMB_OD_SYND_SW_RESET    0x0204C0FCUL

#define PMB_OD_SYND_SW_RESET_MASK   0x00800000UL
#define PMB_OD_SYND_SW_RESET_SHIFT  23
#define PMB_OD_SYND_SW_RESET_SIGNED 0

/* Register SYND_DEBUG_INPUT_DATA (PMR_OD_SYND) */
#define PMB_OD_SYND_DEBUG_INPUT_DATA        0x0100
#define ABS_PMB_OD_SYND_DEBUG_INPUT_DATA    0x0204C100UL

#define PMB_OD_SYND_DEBUG_INPUT_DATA_MASK   0x000000FFUL
#define PMB_OD_SYND_DEBUG_INPUT_DATA_SHIFT  0
#define PMB_OD_SYND_DEBUG_INPUT_DATA_SIGNED 0

/* Register SYND_DEBUG_INPUT_ENABLE (PMR_OD_SYND) */
#define PMB_OD_SYND_DEBUG_INPUT_ENABLE        0x0104
#define ABS_PMB_OD_SYND_DEBUG_INPUT_ENABLE    0x0204C104UL

#define PMB_OD_SYND_DEBUG_INPUT_ENABLE_MASK   0x00800000UL
#define PMB_OD_SYND_DEBUG_INPUT_ENABLE_SHIFT  23
#define PMB_OD_SYND_DEBUG_INPUT_ENABLE_SIGNED 0

/* Register SYND_DEBUG_OUTPUT_DATA (PMR_OD_SYND) */
#define PMB_OD_SYND_DEBUG_OUTPUT_DATA        0x0108
#define ABS_PMB_OD_SYND_DEBUG_OUTPUT_DATA    0x0204C108UL

#define PMB_OD_SYND_DEBUG_OUTPUT_DATA_MASK   0x0000FFFFUL
#define PMB_OD_SYND_DEBUG_OUTPUT_DATA_SHIFT  0
#define PMB_OD_SYND_DEBUG_OUTPUT_DATA_SIGNED 0

/* Register SYND_DEBUG_OUTPUT_VALID (PMR_OD_SYND) */
#define PMB_OD_SYND_DEBUG_OUTPUT_VALID        0x010C
#define ABS_PMB_OD_SYND_DEBUG_OUTPUT_VALID    0x0204C10CUL

#define PMB_OD_SYND_DEBUG_OUTPUT_VALID_MASK   0x00800000UL
#define PMB_OD_SYND_DEBUG_OUTPUT_VALID_SHIFT  23
#define PMB_OD_SYND_DEBUG_OUTPUT_VALID_SIGNED 0

/* Register SYND_OD_CORE_ID (PMR_OD_SYND) */
#define PMB_OD_SYND_OD_CORE_ID                   0x0138
#define ABS_PMB_OD_SYND_OD_CORE_ID               0x0204C138UL

#define PMB_OD_SYND_OD_CORE_CONFIGURATION_MASK   0x000000FFUL
#define PMB_OD_SYND_OD_CORE_CONFIGURATION_SHIFT  0
#define PMB_OD_SYND_OD_CORE_CONFIGURATION_SIGNED 0

#define PMB_OD_SYND_OD_CORE_ID_MASK              0x0000FF00UL
#define PMB_OD_SYND_OD_CORE_ID_SHIFT             8
#define PMB_OD_SYND_OD_CORE_ID_SIGNED            0

#define PMB_OD_SYND_OD_GROUP_ID_MASK             0x00FF0000UL
#define PMB_OD_SYND_OD_GROUP_ID_SHIFT            16
#define PMB_OD_SYND_OD_GROUP_ID_SIGNED           0

/* Register SYND_OD_CORE_REVISION (PMR_OD_SYND) */
#define PMB_OD_SYND_OD_CORE_REVISION          0x013C
#define ABS_PMB_OD_SYND_OD_CORE_REVISION      0x0204C13CUL

#define PMB_OD_SYND_OD_MAINTENANCE_REV_MASK   0x000000FFUL
#define PMB_OD_SYND_OD_MAINTENANCE_REV_SHIFT  0
#define PMB_OD_SYND_OD_MAINTENANCE_REV_SIGNED 0

#define PMB_OD_SYND_OD_MINOR_REV_MASK         0x0000FF00UL
#define PMB_OD_SYND_OD_MINOR_REV_SHIFT        8
#define PMB_OD_SYND_OD_MINOR_REV_SIGNED       0

#define PMB_OD_SYND_OD_MAJOR_REV_MASK         0x00FF0000UL
#define PMB_OD_SYND_OD_MAJOR_REV_SHIFT        16
#define PMB_OD_SYND_OD_MAJOR_REV_SIGNED       0

/* Register SYND_MIN_POLY_SELECT_REG00 (PMR_OD_SYND) */
#define PMB_OD_SYND_MIN_POLY_SELECT_REG00     0x0180
#define ABS_PMB_OD_SYND_MIN_POLY_SELECT_REG00 0x0204C180UL

#define PMB_OD_SYND_MIN_POLY_SELECT_00_MASK   0x0000001FUL
#define PMB_OD_SYND_MIN_POLY_SELECT_00_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_SELECT_00_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_SELECT_01_MASK   0x00001F00UL
#define PMB_OD_SYND_MIN_POLY_SELECT_01_SHIFT  8
#define PMB_OD_SYND_MIN_POLY_SELECT_01_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG01 (PMR_OD_SYND) */
#define PMB_OD_SYND_MIN_POLY_SELECT_REG01     0x0184
#define ABS_PMB_OD_SYND_MIN_POLY_SELECT_REG01 0x0204C184UL

#define PMB_OD_SYND_MIN_POLY_SELECT_02_MASK   0x0000001FUL
#define PMB_OD_SYND_MIN_POLY_SELECT_02_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_SELECT_02_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_SELECT_03_MASK   0x00001F00UL
#define PMB_OD_SYND_MIN_POLY_SELECT_03_SHIFT  8
#define PMB_OD_SYND_MIN_POLY_SELECT_03_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG02 (PMR_OD_SYND) */
#define PMB_OD_SYND_MIN_POLY_SELECT_REG02     0x0188
#define ABS_PMB_OD_SYND_MIN_POLY_SELECT_REG02 0x0204C188UL

#define PMB_OD_SYND_MIN_POLY_SELECT_04_MASK   0x0000001FUL
#define PMB_OD_SYND_MIN_POLY_SELECT_04_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_SELECT_04_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_SELECT_05_MASK   0x00001F00UL
#define PMB_OD_SYND_MIN_POLY_SELECT_05_SHIFT  8
#define PMB_OD_SYND_MIN_POLY_SELECT_05_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG03 (PMR_OD_SYND) */
#define PMB_OD_SYND_MIN_POLY_SELECT_REG03     0x018C
#define ABS_PMB_OD_SYND_MIN_POLY_SELECT_REG03 0x0204C18CUL

#define PMB_OD_SYND_MIN_POLY_SELECT_06_MASK   0x0000001FUL
#define PMB_OD_SYND_MIN_POLY_SELECT_06_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_SELECT_06_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_SELECT_07_MASK   0x00001F00UL
#define PMB_OD_SYND_MIN_POLY_SELECT_07_SHIFT  8
#define PMB_OD_SYND_MIN_POLY_SELECT_07_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG04 (PMR_OD_SYND) */
#define PMB_OD_SYND_MIN_POLY_SELECT_REG04     0x0190
#define ABS_PMB_OD_SYND_MIN_POLY_SELECT_REG04 0x0204C190UL

#define PMB_OD_SYND_MIN_POLY_SELECT_08_MASK   0x0000001FUL
#define PMB_OD_SYND_MIN_POLY_SELECT_08_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_SELECT_08_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_SELECT_09_MASK   0x00001F00UL
#define PMB_OD_SYND_MIN_POLY_SELECT_09_SHIFT  8
#define PMB_OD_SYND_MIN_POLY_SELECT_09_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG05 (PMR_OD_SYND) */
#define PMB_OD_SYND_MIN_POLY_SELECT_REG05     0x0194
#define ABS_PMB_OD_SYND_MIN_POLY_SELECT_REG05 0x0204C194UL

#define PMB_OD_SYND_MIN_POLY_SELECT_10_MASK   0x0000001FUL
#define PMB_OD_SYND_MIN_POLY_SELECT_10_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_SELECT_10_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_SELECT_11_MASK   0x00001F00UL
#define PMB_OD_SYND_MIN_POLY_SELECT_11_SHIFT  8
#define PMB_OD_SYND_MIN_POLY_SELECT_11_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG06 (PMR_OD_SYND) */
#define PMB_OD_SYND_MIN_POLY_SELECT_REG06     0x0198
#define ABS_PMB_OD_SYND_MIN_POLY_SELECT_REG06 0x0204C198UL

#define PMB_OD_SYND_MIN_POLY_SELECT_12_MASK   0x0000001FUL
#define PMB_OD_SYND_MIN_POLY_SELECT_12_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_SELECT_12_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_SELECT_13_MASK   0x00001F00UL
#define PMB_OD_SYND_MIN_POLY_SELECT_13_SHIFT  8
#define PMB_OD_SYND_MIN_POLY_SELECT_13_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG07 (PMR_OD_SYND) */
#define PMB_OD_SYND_MIN_POLY_SELECT_REG07     0x019C
#define ABS_PMB_OD_SYND_MIN_POLY_SELECT_REG07 0x0204C19CUL

#define PMB_OD_SYND_MIN_POLY_SELECT_14_MASK   0x0000001FUL
#define PMB_OD_SYND_MIN_POLY_SELECT_14_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_SELECT_14_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_SELECT_15_MASK   0x00001F00UL
#define PMB_OD_SYND_MIN_POLY_SELECT_15_SHIFT  8
#define PMB_OD_SYND_MIN_POLY_SELECT_15_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG08 (PMR_OD_SYND) */
#define PMB_OD_SYND_MIN_POLY_SELECT_REG08     0x01A0
#define ABS_PMB_OD_SYND_MIN_POLY_SELECT_REG08 0x0204C1A0UL

#define PMB_OD_SYND_MIN_POLY_SELECT_16_MASK   0x0000001FUL
#define PMB_OD_SYND_MIN_POLY_SELECT_16_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_SELECT_16_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_SELECT_17_MASK   0x00001F00UL
#define PMB_OD_SYND_MIN_POLY_SELECT_17_SHIFT  8
#define PMB_OD_SYND_MIN_POLY_SELECT_17_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG09 (PMR_OD_SYND) */
#define PMB_OD_SYND_MIN_POLY_SELECT_REG09     0x01A4
#define ABS_PMB_OD_SYND_MIN_POLY_SELECT_REG09 0x0204C1A4UL

#define PMB_OD_SYND_MIN_POLY_SELECT_18_MASK   0x0000001FUL
#define PMB_OD_SYND_MIN_POLY_SELECT_18_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_SELECT_18_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_SELECT_19_MASK   0x00001F00UL
#define PMB_OD_SYND_MIN_POLY_SELECT_19_SHIFT  8
#define PMB_OD_SYND_MIN_POLY_SELECT_19_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG10 (PMR_OD_SYND) */
#define PMB_OD_SYND_MIN_POLY_SELECT_REG10     0x01A8
#define ABS_PMB_OD_SYND_MIN_POLY_SELECT_REG10 0x0204C1A8UL

#define PMB_OD_SYND_MIN_POLY_SELECT_20_MASK   0x0000001FUL
#define PMB_OD_SYND_MIN_POLY_SELECT_20_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_SELECT_20_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_SELECT_21_MASK   0x00001F00UL
#define PMB_OD_SYND_MIN_POLY_SELECT_21_SHIFT  8
#define PMB_OD_SYND_MIN_POLY_SELECT_21_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG11 (PMR_OD_SYND) */
#define PMB_OD_SYND_MIN_POLY_SELECT_REG11     0x01AC
#define ABS_PMB_OD_SYND_MIN_POLY_SELECT_REG11 0x0204C1ACUL

#define PMB_OD_SYND_MIN_POLY_SELECT_22_MASK   0x0000001FUL
#define PMB_OD_SYND_MIN_POLY_SELECT_22_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_SELECT_22_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_SELECT_23_MASK   0x00001F00UL
#define PMB_OD_SYND_MIN_POLY_SELECT_23_SHIFT  8
#define PMB_OD_SYND_MIN_POLY_SELECT_23_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG12 (PMR_OD_SYND) */
#define PMB_OD_SYND_MIN_POLY_SELECT_REG12     0x01B0
#define ABS_PMB_OD_SYND_MIN_POLY_SELECT_REG12 0x0204C1B0UL

#define PMB_OD_SYND_MIN_POLY_SELECT_24_MASK   0x0000001FUL
#define PMB_OD_SYND_MIN_POLY_SELECT_24_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_SELECT_24_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_SELECT_25_MASK   0x00001F00UL
#define PMB_OD_SYND_MIN_POLY_SELECT_25_SHIFT  8
#define PMB_OD_SYND_MIN_POLY_SELECT_25_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG13 (PMR_OD_SYND) */
#define PMB_OD_SYND_MIN_POLY_SELECT_REG13     0x01B4
#define ABS_PMB_OD_SYND_MIN_POLY_SELECT_REG13 0x0204C1B4UL

#define PMB_OD_SYND_MIN_POLY_SELECT_26_MASK   0x0000001FUL
#define PMB_OD_SYND_MIN_POLY_SELECT_26_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_SELECT_26_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_SELECT_27_MASK   0x00001F00UL
#define PMB_OD_SYND_MIN_POLY_SELECT_27_SHIFT  8
#define PMB_OD_SYND_MIN_POLY_SELECT_27_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG14 (PMR_OD_SYND) */
#define PMB_OD_SYND_MIN_POLY_SELECT_REG14     0x01B8
#define ABS_PMB_OD_SYND_MIN_POLY_SELECT_REG14 0x0204C1B8UL

#define PMB_OD_SYND_MIN_POLY_SELECT_28_MASK   0x0000001FUL
#define PMB_OD_SYND_MIN_POLY_SELECT_28_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_SELECT_28_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_SELECT_29_MASK   0x00001F00UL
#define PMB_OD_SYND_MIN_POLY_SELECT_29_SHIFT  8
#define PMB_OD_SYND_MIN_POLY_SELECT_29_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG15 (PMR_OD_SYND) */
#define PMB_OD_SYND_MIN_POLY_SELECT_REG15     0x01BC
#define ABS_PMB_OD_SYND_MIN_POLY_SELECT_REG15 0x0204C1BCUL

#define PMB_OD_SYND_MIN_POLY_SELECT_30_MASK   0x0000001FUL
#define PMB_OD_SYND_MIN_POLY_SELECT_30_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_SELECT_30_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_SELECT_31_MASK   0x00001F00UL
#define PMB_OD_SYND_MIN_POLY_SELECT_31_SHIFT  8
#define PMB_OD_SYND_MIN_POLY_SELECT_31_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG16 (PMR_OD_SYND) */
#define PMB_OD_SYND_MIN_POLY_SELECT_REG16     0x01C0
#define ABS_PMB_OD_SYND_MIN_POLY_SELECT_REG16 0x0204C1C0UL

#define PMB_OD_SYND_MIN_POLY_SELECT_32_MASK   0x0000001FUL
#define PMB_OD_SYND_MIN_POLY_SELECT_32_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_SELECT_32_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_SELECT_33_MASK   0x00001F00UL
#define PMB_OD_SYND_MIN_POLY_SELECT_33_SHIFT  8
#define PMB_OD_SYND_MIN_POLY_SELECT_33_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG17 (PMR_OD_SYND) */
#define PMB_OD_SYND_MIN_POLY_SELECT_REG17     0x01C4
#define ABS_PMB_OD_SYND_MIN_POLY_SELECT_REG17 0x0204C1C4UL

#define PMB_OD_SYND_MIN_POLY_SELECT_34_MASK   0x0000001FUL
#define PMB_OD_SYND_MIN_POLY_SELECT_34_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_SELECT_34_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_SELECT_35_MASK   0x00001F00UL
#define PMB_OD_SYND_MIN_POLY_SELECT_35_SHIFT  8
#define PMB_OD_SYND_MIN_POLY_SELECT_35_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG18 (PMR_OD_SYND) */
#define PMB_OD_SYND_MIN_POLY_SELECT_REG18     0x01C8
#define ABS_PMB_OD_SYND_MIN_POLY_SELECT_REG18 0x0204C1C8UL

#define PMB_OD_SYND_MIN_POLY_SELECT_36_MASK   0x0000001FUL
#define PMB_OD_SYND_MIN_POLY_SELECT_36_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_SELECT_36_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_SELECT_37_MASK   0x00001F00UL
#define PMB_OD_SYND_MIN_POLY_SELECT_37_SHIFT  8
#define PMB_OD_SYND_MIN_POLY_SELECT_37_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG19 (PMR_OD_SYND) */
#define PMB_OD_SYND_MIN_POLY_SELECT_REG19     0x01CC
#define ABS_PMB_OD_SYND_MIN_POLY_SELECT_REG19 0x0204C1CCUL

#define PMB_OD_SYND_MIN_POLY_SELECT_38_MASK   0x0000001FUL
#define PMB_OD_SYND_MIN_POLY_SELECT_38_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_SELECT_38_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_SELECT_39_MASK   0x00001F00UL
#define PMB_OD_SYND_MIN_POLY_SELECT_39_SHIFT  8
#define PMB_OD_SYND_MIN_POLY_SELECT_39_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG20 (PMR_OD_SYND) */
#define PMB_OD_SYND_MIN_POLY_SELECT_REG20     0x01D0
#define ABS_PMB_OD_SYND_MIN_POLY_SELECT_REG20 0x0204C1D0UL

#define PMB_OD_SYND_MIN_POLY_SELECT_40_MASK   0x0000001FUL
#define PMB_OD_SYND_MIN_POLY_SELECT_40_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_SELECT_40_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_SELECT_41_MASK   0x00001F00UL
#define PMB_OD_SYND_MIN_POLY_SELECT_41_SHIFT  8
#define PMB_OD_SYND_MIN_POLY_SELECT_41_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG21 (PMR_OD_SYND) */
#define PMB_OD_SYND_MIN_POLY_SELECT_REG21     0x01D4
#define ABS_PMB_OD_SYND_MIN_POLY_SELECT_REG21 0x0204C1D4UL

#define PMB_OD_SYND_MIN_POLY_SELECT_42_MASK   0x0000001FUL
#define PMB_OD_SYND_MIN_POLY_SELECT_42_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_SELECT_42_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_SELECT_43_MASK   0x00001F00UL
#define PMB_OD_SYND_MIN_POLY_SELECT_43_SHIFT  8
#define PMB_OD_SYND_MIN_POLY_SELECT_43_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG22 (PMR_OD_SYND) */
#define PMB_OD_SYND_MIN_POLY_SELECT_REG22     0x01D8
#define ABS_PMB_OD_SYND_MIN_POLY_SELECT_REG22 0x0204C1D8UL

#define PMB_OD_SYND_MIN_POLY_SELECT_44_MASK   0x0000001FUL
#define PMB_OD_SYND_MIN_POLY_SELECT_44_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_SELECT_44_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_SELECT_45_MASK   0x00001F00UL
#define PMB_OD_SYND_MIN_POLY_SELECT_45_SHIFT  8
#define PMB_OD_SYND_MIN_POLY_SELECT_45_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG23 (PMR_OD_SYND) */
#define PMB_OD_SYND_MIN_POLY_SELECT_REG23     0x01DC
#define ABS_PMB_OD_SYND_MIN_POLY_SELECT_REG23 0x0204C1DCUL

#define PMB_OD_SYND_MIN_POLY_SELECT_46_MASK   0x0000001FUL
#define PMB_OD_SYND_MIN_POLY_SELECT_46_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_SELECT_46_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_SELECT_47_MASK   0x00001F00UL
#define PMB_OD_SYND_MIN_POLY_SELECT_47_SHIFT  8
#define PMB_OD_SYND_MIN_POLY_SELECT_47_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG24 (PMR_OD_SYND) */
#define PMB_OD_SYND_MIN_POLY_SELECT_REG24     0x01E0
#define ABS_PMB_OD_SYND_MIN_POLY_SELECT_REG24 0x0204C1E0UL

#define PMB_OD_SYND_MIN_POLY_SELECT_48_MASK   0x0000001FUL
#define PMB_OD_SYND_MIN_POLY_SELECT_48_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_SELECT_48_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_SELECT_49_MASK   0x00001F00UL
#define PMB_OD_SYND_MIN_POLY_SELECT_49_SHIFT  8
#define PMB_OD_SYND_MIN_POLY_SELECT_49_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG25 (PMR_OD_SYND) */
#define PMB_OD_SYND_MIN_POLY_SELECT_REG25     0x01E4
#define ABS_PMB_OD_SYND_MIN_POLY_SELECT_REG25 0x0204C1E4UL

#define PMB_OD_SYND_MIN_POLY_SELECT_50_MASK   0x0000001FUL
#define PMB_OD_SYND_MIN_POLY_SELECT_50_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_SELECT_50_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_SELECT_51_MASK   0x00001F00UL
#define PMB_OD_SYND_MIN_POLY_SELECT_51_SHIFT  8
#define PMB_OD_SYND_MIN_POLY_SELECT_51_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG26 (PMR_OD_SYND) */
#define PMB_OD_SYND_MIN_POLY_SELECT_REG26     0x01E8
#define ABS_PMB_OD_SYND_MIN_POLY_SELECT_REG26 0x0204C1E8UL

#define PMB_OD_SYND_MIN_POLY_SELECT_52_MASK   0x0000001FUL
#define PMB_OD_SYND_MIN_POLY_SELECT_52_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_SELECT_52_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_SELECT_53_MASK   0x00001F00UL
#define PMB_OD_SYND_MIN_POLY_SELECT_53_SHIFT  8
#define PMB_OD_SYND_MIN_POLY_SELECT_53_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG27 (PMR_OD_SYND) */
#define PMB_OD_SYND_MIN_POLY_SELECT_REG27     0x01EC
#define ABS_PMB_OD_SYND_MIN_POLY_SELECT_REG27 0x0204C1ECUL

#define PMB_OD_SYND_MIN_POLY_SELECT_54_MASK   0x0000001FUL
#define PMB_OD_SYND_MIN_POLY_SELECT_54_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_SELECT_54_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_SELECT_55_MASK   0x00001F00UL
#define PMB_OD_SYND_MIN_POLY_SELECT_55_SHIFT  8
#define PMB_OD_SYND_MIN_POLY_SELECT_55_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG28 (PMR_OD_SYND) */
#define PMB_OD_SYND_MIN_POLY_SELECT_REG28     0x01F0
#define ABS_PMB_OD_SYND_MIN_POLY_SELECT_REG28 0x0204C1F0UL

#define PMB_OD_SYND_MIN_POLY_SELECT_56_MASK   0x0000001FUL
#define PMB_OD_SYND_MIN_POLY_SELECT_56_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_SELECT_56_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_SELECT_57_MASK   0x00001F00UL
#define PMB_OD_SYND_MIN_POLY_SELECT_57_SHIFT  8
#define PMB_OD_SYND_MIN_POLY_SELECT_57_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG29 (PMR_OD_SYND) */
#define PMB_OD_SYND_MIN_POLY_SELECT_REG29     0x01F4
#define ABS_PMB_OD_SYND_MIN_POLY_SELECT_REG29 0x0204C1F4UL

#define PMB_OD_SYND_MIN_POLY_SELECT_58_MASK   0x0000001FUL
#define PMB_OD_SYND_MIN_POLY_SELECT_58_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_SELECT_58_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_SELECT_59_MASK   0x00001F00UL
#define PMB_OD_SYND_MIN_POLY_SELECT_59_SHIFT  8
#define PMB_OD_SYND_MIN_POLY_SELECT_59_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG30 (PMR_OD_SYND) */
#define PMB_OD_SYND_MIN_POLY_SELECT_REG30     0x01F8
#define ABS_PMB_OD_SYND_MIN_POLY_SELECT_REG30 0x0204C1F8UL

#define PMB_OD_SYND_MIN_POLY_SELECT_60_MASK   0x0000001FUL
#define PMB_OD_SYND_MIN_POLY_SELECT_60_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_SELECT_60_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_SELECT_61_MASK   0x00001F00UL
#define PMB_OD_SYND_MIN_POLY_SELECT_61_SHIFT  8
#define PMB_OD_SYND_MIN_POLY_SELECT_61_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG31 (PMR_OD_SYND) */
#define PMB_OD_SYND_MIN_POLY_SELECT_REG31     0x01FC
#define ABS_PMB_OD_SYND_MIN_POLY_SELECT_REG31 0x0204C1FCUL

#define PMB_OD_SYND_MIN_POLY_SELECT_62_MASK   0x0000001FUL
#define PMB_OD_SYND_MIN_POLY_SELECT_62_SHIFT  0
#define PMB_OD_SYND_MIN_POLY_SELECT_62_SIGNED 0

#define PMB_OD_SYND_MIN_POLY_SELECT_63_MASK   0x00001F00UL
#define PMB_OD_SYND_MIN_POLY_SELECT_63_SHIFT  8
#define PMB_OD_SYND_MIN_POLY_SELECT_63_SIGNED 0

/* Register LAMBDA_CONFIG_REG00 (PMR_OD_LAMBDA) */
#define PMB_OD_LAMBDA_CONFIG_REG00                   0x0000
#define ABS_PMB_OD_LAMBDA_CONFIG_REG00               0x0204C800UL

#define PMB_OD_LAMBDA_FIELD_POLY_COEFFICIENTS_MASK   0x0000FFFFUL
#define PMB_OD_LAMBDA_FIELD_POLY_COEFFICIENTS_SHIFT  0
#define PMB_OD_LAMBDA_FIELD_POLY_COEFFICIENTS_SIGNED 0

#define PMB_OD_LAMBDA_FIELD_POLY_DEGREE_MASK         0x000F0000UL
#define PMB_OD_LAMBDA_FIELD_POLY_DEGREE_SHIFT        16
#define PMB_OD_LAMBDA_FIELD_POLY_DEGREE_SIGNED       0

#define PMB_OD_LAMBDA_CODE_TYPE_MASK                 0x00800000UL
#define PMB_OD_LAMBDA_CODE_TYPE_SHIFT                23
#define PMB_OD_LAMBDA_CODE_TYPE_SIGNED               0

/* Register LAMBDA_CONFIG_REG02 (PMR_OD_LAMBDA) */
#define PMB_OD_LAMBDA_CONFIG_REG02                        0x0008
#define ABS_PMB_OD_LAMBDA_CONFIG_REG02                    0x0204C808UL

#define PMB_OD_LAMBDA_CODEWORDS_IN_THIS_SUPERBLOCK_MASK   0x00000FFFUL
#define PMB_OD_LAMBDA_CODEWORDS_IN_THIS_SUPERBLOCK_SHIFT  0
#define PMB_OD_LAMBDA_CODEWORDS_IN_THIS_SUPERBLOCK_SIGNED 0

#define PMB_OD_LAMBDA_ERASURE_FLAGS_WORD_COUNT_MASK       0x0000F000UL
#define PMB_OD_LAMBDA_ERASURE_FLAGS_WORD_COUNT_SHIFT      12
#define PMB_OD_LAMBDA_ERASURE_FLAGS_WORD_COUNT_SIGNED     0

#define PMB_OD_LAMBDA_TFR_LEN_SYNDROMES_MASK              0x007F0000UL
#define PMB_OD_LAMBDA_TFR_LEN_SYNDROMES_SHIFT             16
#define PMB_OD_LAMBDA_TFR_LEN_SYNDROMES_SIGNED            0

/* Register LAMBDA_CONFIG_REG03 (PMR_OD_LAMBDA) */
#define PMB_OD_LAMBDA_CONFIG_REG03     0x000C
#define ABS_PMB_OD_LAMBDA_CONFIG_REG03 0x0204C80CUL

#define PMB_OD_LAMBDA_T_MASK           0x003F0000UL
#define PMB_OD_LAMBDA_T_SHIFT          16
#define PMB_OD_LAMBDA_T_SIGNED         0

/* Register LAMBDA_CONFIG_REG04 (PMR_OD_LAMBDA) */
#define PMB_OD_LAMBDA_CONFIG_REG04                          0x0010
#define ABS_PMB_OD_LAMBDA_CONFIG_REG04                      0x0204C810UL

#define PMB_OD_LAMBDA_CODEWORD_LENGTH_LESS_EXTENSION_MASK   0x0000FFFFUL
#define PMB_OD_LAMBDA_CODEWORD_LENGTH_LESS_EXTENSION_SHIFT  0
#define PMB_OD_LAMBDA_CODEWORD_LENGTH_LESS_EXTENSION_SIGNED 0

#define PMB_OD_LAMBDA_ERASURES_MODE_MASK                    0x00010000UL
#define PMB_OD_LAMBDA_ERASURES_MODE_SHIFT                   16
#define PMB_OD_LAMBDA_ERASURES_MODE_SIGNED                  0

#define PMB_OD_LAMBDA_SEC_FLAG_MASK                         0x00020000UL
#define PMB_OD_LAMBDA_SEC_FLAG_SHIFT                        17
#define PMB_OD_LAMBDA_SEC_FLAG_SIGNED                       0

/* Register LAMBDA_CONFIG_REG06 (PMR_OD_LAMBDA) */
#define PMB_OD_LAMBDA_CONFIG_REG06           0x0018
#define ABS_PMB_OD_LAMBDA_CONFIG_REG06       0x0204C818UL

#define PMB_OD_LAMBDA_CODEWORD_LENGTH_MASK   0x0000FFFFUL
#define PMB_OD_LAMBDA_CODEWORD_LENGTH_SHIFT  0
#define PMB_OD_LAMBDA_CODEWORD_LENGTH_SIGNED 0

/* Register LAMBDA_INTERBLOCK_ROUTING (PMR_OD_LAMBDA) */
#define PMB_OD_LAMBDA_INTERBLOCK_ROUTING                 0x00C0
#define ABS_PMB_OD_LAMBDA_INTERBLOCK_ROUTING             0x0204C8C0UL

#define PMB_OD_LAMBDA_ROUTING_SYND_OUT_LAMBDA_IN_MASK    0x00000002UL
#define PMB_OD_LAMBDA_ROUTING_SYND_OUT_LAMBDA_IN_SHIFT   1
#define PMB_OD_LAMBDA_ROUTING_SYND_OUT_LAMBDA_IN_SIGNED  0

#define PMB_OD_LAMBDA_ROUTING_LAMBDA_OUT_CHIEN_IN_MASK   0x00000004UL
#define PMB_OD_LAMBDA_ROUTING_LAMBDA_OUT_CHIEN_IN_SHIFT  2
#define PMB_OD_LAMBDA_ROUTING_LAMBDA_OUT_CHIEN_IN_SIGNED 0

#define PMB_OD_LAMBDA_ROUTING_LAMBDA_EF_IN_MASK          0x00000020UL
#define PMB_OD_LAMBDA_ROUTING_LAMBDA_EF_IN_SHIFT         5
#define PMB_OD_LAMBDA_ROUTING_LAMBDA_EF_IN_SIGNED        0

/* Register LAMBDA_EF_SB_DONE_DISABLE (PMR_OD_LAMBDA) */
#define PMB_OD_LAMBDA_EF_SB_DONE_DISABLE        0x00C4
#define ABS_PMB_OD_LAMBDA_EF_SB_DONE_DISABLE    0x0204C8C4UL

#define PMB_OD_LAMBDA_EF_SB_DONE_DISABLE_MASK   0x00800000UL
#define PMB_OD_LAMBDA_EF_SB_DONE_DISABLE_SHIFT  23
#define PMB_OD_LAMBDA_EF_SB_DONE_DISABLE_SIGNED 0

/* Register LAMBDA_EF_SB_DONE_STATUS (PMR_OD_LAMBDA) */
#define PMB_OD_LAMBDA_EF_SB_DONE_STATUS        0x00C8
#define ABS_PMB_OD_LAMBDA_EF_SB_DONE_STATUS    0x0204C8C8UL

#define PMB_OD_LAMBDA_EF_SB_DONE_STATUS_MASK   0x00800000UL
#define PMB_OD_LAMBDA_EF_SB_DONE_STATUS_SHIFT  23
#define PMB_OD_LAMBDA_EF_SB_DONE_STATUS_SIGNED 0

/* Register LAMBDA_EF_SB_DONE_CLEAR (PMR_OD_LAMBDA) */
#define PMB_OD_LAMBDA_EF_SB_DONE_CLEAR        0x00CC
#define ABS_PMB_OD_LAMBDA_EF_SB_DONE_CLEAR    0x0204C8CCUL

#define PMB_OD_LAMBDA_EF_SB_DONE_CLEAR_MASK   0x00800000UL
#define PMB_OD_LAMBDA_EF_SB_DONE_CLEAR_SHIFT  23
#define PMB_OD_LAMBDA_EF_SB_DONE_CLEAR_SIGNED 0

/* Register LAMBDA_SW_RESET (PMR_OD_LAMBDA) */
#define PMB_OD_LAMBDA_SW_RESET        0x00FC
#define ABS_PMB_OD_LAMBDA_SW_RESET    0x0204C8FCUL

#define PMB_OD_LAMBDA_SW_RESET_MASK   0x00800000UL
#define PMB_OD_LAMBDA_SW_RESET_SHIFT  23
#define PMB_OD_LAMBDA_SW_RESET_SIGNED 0

/* Register LAMBDA_DEBUG_INPUT_DATA (PMR_OD_LAMBDA) */
#define PMB_OD_LAMBDA_DEBUG_INPUT_DATA        0x0100
#define ABS_PMB_OD_LAMBDA_DEBUG_INPUT_DATA    0x0204C900UL

#define PMB_OD_LAMBDA_DEBUG_INPUT_DATA_MASK   0x0000FFFFUL
#define PMB_OD_LAMBDA_DEBUG_INPUT_DATA_SHIFT  0
#define PMB_OD_LAMBDA_DEBUG_INPUT_DATA_SIGNED 0

/* Register LAMBDA_DEBUG_INPUT_ENABLE (PMR_OD_LAMBDA) */
#define PMB_OD_LAMBDA_DEBUG_INPUT_ENABLE        0x0104
#define ABS_PMB_OD_LAMBDA_DEBUG_INPUT_ENABLE    0x0204C904UL

#define PMB_OD_LAMBDA_DEBUG_INPUT_ENABLE_MASK   0x00800000UL
#define PMB_OD_LAMBDA_DEBUG_INPUT_ENABLE_SHIFT  23
#define PMB_OD_LAMBDA_DEBUG_INPUT_ENABLE_SIGNED 0

/* Register LAMBDA_DEBUG_OUTPUT_DATA (PMR_OD_LAMBDA) */
#define PMB_OD_LAMBDA_DEBUG_OUTPUT_DATA        0x0108
#define ABS_PMB_OD_LAMBDA_DEBUG_OUTPUT_DATA    0x0204C908UL

#define PMB_OD_LAMBDA_DEBUG_OUTPUT_DATA_MASK   0x0000FFFFUL
#define PMB_OD_LAMBDA_DEBUG_OUTPUT_DATA_SHIFT  0
#define PMB_OD_LAMBDA_DEBUG_OUTPUT_DATA_SIGNED 0

/* Register LAMBDA_DEBUG_OUTPUT_VALID (PMR_OD_LAMBDA) */
#define PMB_OD_LAMBDA_DEBUG_OUTPUT_VALID        0x010C
#define ABS_PMB_OD_LAMBDA_DEBUG_OUTPUT_VALID    0x0204C90CUL

#define PMB_OD_LAMBDA_DEBUG_OUTPUT_VALID_MASK   0x00800000UL
#define PMB_OD_LAMBDA_DEBUG_OUTPUT_VALID_SHIFT  23
#define PMB_OD_LAMBDA_DEBUG_OUTPUT_VALID_SIGNED 0

/* Register LAMBDA_DEBUG_INPUT_EF_DATA (PMR_OD_LAMBDA) */
#define PMB_OD_LAMBDA_DEBUG_INPUT_EF_DATA        0x0110
#define ABS_PMB_OD_LAMBDA_DEBUG_INPUT_EF_DATA    0x0204C910UL

#define PMB_OD_LAMBDA_DEBUG_INPUT_EF_DATA_MASK   0x00FFFFFFUL
#define PMB_OD_LAMBDA_DEBUG_INPUT_EF_DATA_SHIFT  0
#define PMB_OD_LAMBDA_DEBUG_INPUT_EF_DATA_SIGNED 0

/* Register LAMBDA_DEBUG_INPUT_EF_ENABLE (PMR_OD_LAMBDA) */
#define PMB_OD_LAMBDA_DEBUG_INPUT_EF_ENABLE        0x0114
#define ABS_PMB_OD_LAMBDA_DEBUG_INPUT_EF_ENABLE    0x0204C914UL

#define PMB_OD_LAMBDA_DEBUG_INPUT_EF_ENABLE_MASK   0x00800000UL
#define PMB_OD_LAMBDA_DEBUG_INPUT_EF_ENABLE_SHIFT  23
#define PMB_OD_LAMBDA_DEBUG_INPUT_EF_ENABLE_SIGNED 0

/* Register LAMBDA_OD_CORE_ID (PMR_OD_LAMBDA) */
#define PMB_OD_LAMBDA_OD_CORE_ID                   0x0138
#define ABS_PMB_OD_LAMBDA_OD_CORE_ID               0x0204C938UL

#define PMB_OD_LAMBDA_OD_CORE_CONFIGURATION_MASK   0x000000FFUL
#define PMB_OD_LAMBDA_OD_CORE_CONFIGURATION_SHIFT  0
#define PMB_OD_LAMBDA_OD_CORE_CONFIGURATION_SIGNED 0

#define PMB_OD_LAMBDA_OD_CORE_ID_MASK              0x0000FF00UL
#define PMB_OD_LAMBDA_OD_CORE_ID_SHIFT             8
#define PMB_OD_LAMBDA_OD_CORE_ID_SIGNED            0

#define PMB_OD_LAMBDA_OD_GROUP_ID_MASK             0x00FF0000UL
#define PMB_OD_LAMBDA_OD_GROUP_ID_SHIFT            16
#define PMB_OD_LAMBDA_OD_GROUP_ID_SIGNED           0

/* Register LAMBDA_OD_CORE_REVISION (PMR_OD_LAMBDA) */
#define PMB_OD_LAMBDA_OD_CORE_REVISION          0x013C
#define ABS_PMB_OD_LAMBDA_OD_CORE_REVISION      0x0204C93CUL

#define PMB_OD_LAMBDA_OD_MAINTENANCE_REV_MASK   0x000000FFUL
#define PMB_OD_LAMBDA_OD_MAINTENANCE_REV_SHIFT  0
#define PMB_OD_LAMBDA_OD_MAINTENANCE_REV_SIGNED 0

#define PMB_OD_LAMBDA_OD_MINOR_REV_MASK         0x0000FF00UL
#define PMB_OD_LAMBDA_OD_MINOR_REV_SHIFT        8
#define PMB_OD_LAMBDA_OD_MINOR_REV_SIGNED       0

#define PMB_OD_LAMBDA_OD_MAJOR_REV_MASK         0x00FF0000UL
#define PMB_OD_LAMBDA_OD_MAJOR_REV_SHIFT        16
#define PMB_OD_LAMBDA_OD_MAJOR_REV_SIGNED       0

/* Register CHIEN_CONFIG_REG00 (PMR_OD_CHIEN) */
#define PMB_OD_CHIEN_CONFIG_REG00                   0x0000
#define ABS_PMB_OD_CHIEN_CONFIG_REG00               0x0204D000UL

#define PMB_OD_CHIEN_FIELD_POLY_COEFFICIENTS_MASK   0x0000FFFFUL
#define PMB_OD_CHIEN_FIELD_POLY_COEFFICIENTS_SHIFT  0
#define PMB_OD_CHIEN_FIELD_POLY_COEFFICIENTS_SIGNED 0

#define PMB_OD_CHIEN_FIELD_POLY_DEGREE_MASK         0x000F0000UL
#define PMB_OD_CHIEN_FIELD_POLY_DEGREE_SHIFT        16
#define PMB_OD_CHIEN_FIELD_POLY_DEGREE_SIGNED       0

#define PMB_OD_CHIEN_CODE_TYPE_MASK                 0x00800000UL
#define PMB_OD_CHIEN_CODE_TYPE_SHIFT                23
#define PMB_OD_CHIEN_CODE_TYPE_SIGNED               0

/* Register CHIEN_CONFIG_REG02 (PMR_OD_CHIEN) */
#define PMB_OD_CHIEN_CONFIG_REG02                        0x0008
#define ABS_PMB_OD_CHIEN_CONFIG_REG02                    0x0204D008UL

#define PMB_OD_CHIEN_CODEWORDS_IN_THIS_SUPERBLOCK_MASK   0x00000FFFUL
#define PMB_OD_CHIEN_CODEWORDS_IN_THIS_SUPERBLOCK_SHIFT  0
#define PMB_OD_CHIEN_CODEWORDS_IN_THIS_SUPERBLOCK_SIGNED 0

#define PMB_OD_CHIEN_TFR_LEN_SYNDROMES_MASK              0x007F0000UL
#define PMB_OD_CHIEN_TFR_LEN_SYNDROMES_SHIFT             16
#define PMB_OD_CHIEN_TFR_LEN_SYNDROMES_SIGNED            0

/* Register CHIEN_CONFIG_REG03 (PMR_OD_CHIEN) */
#define PMB_OD_CHIEN_CONFIG_REG03     0x000C
#define ABS_PMB_OD_CHIEN_CONFIG_REG03 0x0204D00CUL

#define PMB_OD_CHIEN_T_MASK           0x003F0000UL
#define PMB_OD_CHIEN_T_SHIFT          16
#define PMB_OD_CHIEN_T_SIGNED         0

/* Register CHIEN_CONFIG_REG04 (PMR_OD_CHIEN) */
#define PMB_OD_CHIEN_CONFIG_REG04                          0x0010
#define ABS_PMB_OD_CHIEN_CONFIG_REG04                      0x0204D010UL

#define PMB_OD_CHIEN_CODEWORD_LENGTH_LESS_EXTENSION_MASK   0x0000FFFFUL
#define PMB_OD_CHIEN_CODEWORD_LENGTH_LESS_EXTENSION_SHIFT  0
#define PMB_OD_CHIEN_CODEWORD_LENGTH_LESS_EXTENSION_SIGNED 0

#define PMB_OD_CHIEN_ERASURES_MODE_MASK                    0x00010000UL
#define PMB_OD_CHIEN_ERASURES_MODE_SHIFT                   16
#define PMB_OD_CHIEN_ERASURES_MODE_SIGNED                  0

/* Register CHIEN_INTERBLOCK_ROUTING (PMR_OD_CHIEN) */
#define PMB_OD_CHIEN_INTERBLOCK_ROUTING                 0x00C0
#define ABS_PMB_OD_CHIEN_INTERBLOCK_ROUTING             0x0204D0C0UL

#define PMB_OD_CHIEN_ROUTING_LAMBDA_OUT_CHIEN_IN_MASK   0x00000004UL
#define PMB_OD_CHIEN_ROUTING_LAMBDA_OUT_CHIEN_IN_SHIFT  2
#define PMB_OD_CHIEN_ROUTING_LAMBDA_OUT_CHIEN_IN_SIGNED 0

#define PMB_OD_CHIEN_ROUTING_CHIEN_OUT_EM_IN_MASK       0x00000008UL
#define PMB_OD_CHIEN_ROUTING_CHIEN_OUT_EM_IN_SHIFT      3
#define PMB_OD_CHIEN_ROUTING_CHIEN_OUT_EM_IN_SIGNED     0

/* Register CHIEN_EF_SB_DONE_DISABLE (PMR_OD_CHIEN) */
#define PMB_OD_CHIEN_EF_SB_DONE_DISABLE        0x00C4
#define ABS_PMB_OD_CHIEN_EF_SB_DONE_DISABLE    0x0204D0C4UL

#define PMB_OD_CHIEN_EF_SB_DONE_DISABLE_MASK   0x00800000UL
#define PMB_OD_CHIEN_EF_SB_DONE_DISABLE_SHIFT  23
#define PMB_OD_CHIEN_EF_SB_DONE_DISABLE_SIGNED 0

/* Register CHIEN_EF_SB_DONE_STATUS (PMR_OD_CHIEN) */
#define PMB_OD_CHIEN_EF_SB_DONE_STATUS        0x00C8
#define ABS_PMB_OD_CHIEN_EF_SB_DONE_STATUS    0x0204D0C8UL

#define PMB_OD_CHIEN_EF_SB_DONE_STATUS_MASK   0x00800000UL
#define PMB_OD_CHIEN_EF_SB_DONE_STATUS_SHIFT  23
#define PMB_OD_CHIEN_EF_SB_DONE_STATUS_SIGNED 0

/* Register CHIEN_EF_SB_DONE_CLEAR (PMR_OD_CHIEN) */
#define PMB_OD_CHIEN_EF_SB_DONE_CLEAR        0x00CC
#define ABS_PMB_OD_CHIEN_EF_SB_DONE_CLEAR    0x0204D0CCUL

#define PMB_OD_CHIEN_EF_SB_DONE_CLEAR_MASK   0x00800000UL
#define PMB_OD_CHIEN_EF_SB_DONE_CLEAR_SHIFT  23
#define PMB_OD_CHIEN_EF_SB_DONE_CLEAR_SIGNED 0

/* Register CHIEN_SW_RESET (PMR_OD_CHIEN) */
#define PMB_OD_CHIEN_SW_RESET        0x00FC
#define ABS_PMB_OD_CHIEN_SW_RESET    0x0204D0FCUL

#define PMB_OD_CHIEN_SW_RESET_MASK   0x00800000UL
#define PMB_OD_CHIEN_SW_RESET_SHIFT  23
#define PMB_OD_CHIEN_SW_RESET_SIGNED 0

/* Register CHIEN_DEBUG_INPUT_DATA (PMR_OD_CHIEN) */
#define PMB_OD_CHIEN_DEBUG_INPUT_DATA        0x0100
#define ABS_PMB_OD_CHIEN_DEBUG_INPUT_DATA    0x0204D100UL

#define PMB_OD_CHIEN_DEBUG_INPUT_DATA_MASK   0x0000FFFFUL
#define PMB_OD_CHIEN_DEBUG_INPUT_DATA_SHIFT  0
#define PMB_OD_CHIEN_DEBUG_INPUT_DATA_SIGNED 0

/* Register CHIEN_DEBUG_INPUT_ENABLE (PMR_OD_CHIEN) */
#define PMB_OD_CHIEN_DEBUG_INPUT_ENABLE        0x0104
#define ABS_PMB_OD_CHIEN_DEBUG_INPUT_ENABLE    0x0204D104UL

#define PMB_OD_CHIEN_DEBUG_INPUT_ENABLE_MASK   0x00800000UL
#define PMB_OD_CHIEN_DEBUG_INPUT_ENABLE_SHIFT  23
#define PMB_OD_CHIEN_DEBUG_INPUT_ENABLE_SIGNED 0

/* Register CHIEN_DEBUG_OUTPUT_DATA (PMR_OD_CHIEN) */
#define PMB_OD_CHIEN_DEBUG_OUTPUT_DATA        0x0108
#define ABS_PMB_OD_CHIEN_DEBUG_OUTPUT_DATA    0x0204D108UL

#define PMB_OD_CHIEN_DEBUG_OUTPUT_DATA_MASK   0x0000FFFFUL
#define PMB_OD_CHIEN_DEBUG_OUTPUT_DATA_SHIFT  0
#define PMB_OD_CHIEN_DEBUG_OUTPUT_DATA_SIGNED 0

/* Register CHIEN_DEBUG_OUTPUT_VALID (PMR_OD_CHIEN) */
#define PMB_OD_CHIEN_DEBUG_OUTPUT_VALID        0x010C
#define ABS_PMB_OD_CHIEN_DEBUG_OUTPUT_VALID    0x0204D10CUL

#define PMB_OD_CHIEN_DEBUG_OUTPUT_VALID_MASK   0x00800000UL
#define PMB_OD_CHIEN_DEBUG_OUTPUT_VALID_SHIFT  23
#define PMB_OD_CHIEN_DEBUG_OUTPUT_VALID_SIGNED 0

/* Register CHIEN_OD_CORE_ID (PMR_OD_CHIEN) */
#define PMB_OD_CHIEN_OD_CORE_ID                   0x0138
#define ABS_PMB_OD_CHIEN_OD_CORE_ID               0x0204D138UL

#define PMB_OD_CHIEN_OD_CORE_CONFIGURATION_MASK   0x000000FFUL
#define PMB_OD_CHIEN_OD_CORE_CONFIGURATION_SHIFT  0
#define PMB_OD_CHIEN_OD_CORE_CONFIGURATION_SIGNED 0

#define PMB_OD_CHIEN_OD_CORE_ID_MASK              0x0000FF00UL
#define PMB_OD_CHIEN_OD_CORE_ID_SHIFT             8
#define PMB_OD_CHIEN_OD_CORE_ID_SIGNED            0

#define PMB_OD_CHIEN_OD_GROUP_ID_MASK             0x00FF0000UL
#define PMB_OD_CHIEN_OD_GROUP_ID_SHIFT            16
#define PMB_OD_CHIEN_OD_GROUP_ID_SIGNED           0

/* Register CHIEN_OD_CORE_REVISION (PMR_OD_CHIEN) */
#define PMB_OD_CHIEN_OD_CORE_REVISION          0x013C
#define ABS_PMB_OD_CHIEN_OD_CORE_REVISION      0x0204D13CUL

#define PMB_OD_CHIEN_OD_MAINTENANCE_REV_MASK   0x000000FFUL
#define PMB_OD_CHIEN_OD_MAINTENANCE_REV_SHIFT  0
#define PMB_OD_CHIEN_OD_MAINTENANCE_REV_SIGNED 0

#define PMB_OD_CHIEN_OD_MINOR_REV_MASK         0x0000FF00UL
#define PMB_OD_CHIEN_OD_MINOR_REV_SHIFT        8
#define PMB_OD_CHIEN_OD_MINOR_REV_SIGNED       0

#define PMB_OD_CHIEN_OD_MAJOR_REV_MASK         0x00FF0000UL
#define PMB_OD_CHIEN_OD_MAJOR_REV_SHIFT        16
#define PMB_OD_CHIEN_OD_MAJOR_REV_SIGNED       0

/* Register EM_CONFIG_REG00 (PMR_OD_ERROR_MAGS) */
#define PMB_OD_EM_CONFIG_REG00                   0x0000
#define ABS_PMB_OD_EM_CONFIG_REG00               0x0204D800UL

#define PMB_OD_EM_FIELD_POLY_COEFFICIENTS_MASK   0x0000FFFFUL
#define PMB_OD_EM_FIELD_POLY_COEFFICIENTS_SHIFT  0
#define PMB_OD_EM_FIELD_POLY_COEFFICIENTS_SIGNED 0

#define PMB_OD_EM_FIELD_POLY_DEGREE_MASK         0x000F0000UL
#define PMB_OD_EM_FIELD_POLY_DEGREE_SHIFT        16
#define PMB_OD_EM_FIELD_POLY_DEGREE_SIGNED       0

#define PMB_OD_EM_CODE_TYPE_MASK                 0x00800000UL
#define PMB_OD_EM_CODE_TYPE_SHIFT                23
#define PMB_OD_EM_CODE_TYPE_SIGNED               0

/* Register EM_CONFIG_REG01 (PMR_OD_ERROR_MAGS) */
#define PMB_OD_EM_CONFIG_REG01         0x0004
#define ABS_PMB_OD_EM_CONFIG_REG01     0x0204D804UL

#define PMB_OD_EM_PARITY_LENGTH_MASK   0x00FF0000UL
#define PMB_OD_EM_PARITY_LENGTH_SHIFT  16
#define PMB_OD_EM_PARITY_LENGTH_SIGNED 0

/* Register EM_CONFIG_REG02 (PMR_OD_ERROR_MAGS) */
#define PMB_OD_EM_CONFIG_REG02                        0x0008
#define ABS_PMB_OD_EM_CONFIG_REG02                    0x0204D808UL

#define PMB_OD_EM_CODEWORDS_IN_THIS_SUPERBLOCK_MASK   0x00000FFFUL
#define PMB_OD_EM_CODEWORDS_IN_THIS_SUPERBLOCK_SHIFT  0
#define PMB_OD_EM_CODEWORDS_IN_THIS_SUPERBLOCK_SIGNED 0

#define PMB_OD_EM_TFR_LEN_SYNDROMES_MASK              0x007F0000UL
#define PMB_OD_EM_TFR_LEN_SYNDROMES_SHIFT             16
#define PMB_OD_EM_TFR_LEN_SYNDROMES_SIGNED            0

/* Register EM_CONFIG_REG03 (PMR_OD_ERROR_MAGS) */
#define PMB_OD_EM_CONFIG_REG03             0x000C
#define ABS_PMB_OD_EM_CONFIG_REG03         0x0204D80CUL

#define PMB_OD_EM_GF_SIZE_MINUS_ONE_MASK   0x000000FFUL
#define PMB_OD_EM_GF_SIZE_MINUS_ONE_SHIFT  0
#define PMB_OD_EM_GF_SIZE_MINUS_ONE_SIGNED 0

#define PMB_OD_EM_B_MASK                   0x0000FF00UL
#define PMB_OD_EM_B_SHIFT                  8
#define PMB_OD_EM_B_SIGNED                 0

#define PMB_OD_EM_T_MASK                   0x003F0000UL
#define PMB_OD_EM_T_SHIFT                  16
#define PMB_OD_EM_T_SIGNED                 0

/* Register EM_CONFIG_REG04 (PMR_OD_ERROR_MAGS) */
#define PMB_OD_EM_CONFIG_REG04                          0x0010
#define ABS_PMB_OD_EM_CONFIG_REG04                      0x0204D810UL

#define PMB_OD_EM_CODEWORD_LENGTH_LESS_EXTENSION_MASK   0x0000FFFFUL
#define PMB_OD_EM_CODEWORD_LENGTH_LESS_EXTENSION_SHIFT  0
#define PMB_OD_EM_CODEWORD_LENGTH_LESS_EXTENSION_SIGNED 0

/* Register EM_CONFIG_REG05 (PMR_OD_ERROR_MAGS) */
#define PMB_OD_EM_CONFIG_REG05                    0x0014
#define ABS_PMB_OD_EM_CONFIG_REG05                0x0204D814UL

#define PMB_OD_EM_TFR_LEN_CODEWORD_SYMBOLS_MASK   0x00003FFFUL
#define PMB_OD_EM_TFR_LEN_CODEWORD_SYMBOLS_SHIFT  0
#define PMB_OD_EM_TFR_LEN_CODEWORD_SYMBOLS_SIGNED 0

/* Register EM_INTERBLOCK_ROUTING (PMR_OD_ERROR_MAGS) */
#define PMB_OD_EM_INTERBLOCK_ROUTING             0x00C0
#define ABS_PMB_OD_EM_INTERBLOCK_ROUTING         0x0204D8C0UL

#define PMB_OD_EM_ROUTING_CHIEN_OUT_EM_IN_MASK   0x00000008UL
#define PMB_OD_EM_ROUTING_CHIEN_OUT_EM_IN_SHIFT  3
#define PMB_OD_EM_ROUTING_CHIEN_OUT_EM_IN_SIGNED 0

#define PMB_OD_EM_ROUTING_EM_OUT_MASK            0x00000010UL
#define PMB_OD_EM_ROUTING_EM_OUT_SHIFT           4
#define PMB_OD_EM_ROUTING_EM_OUT_SIGNED          0

/* Register EM_EF_SB_DONE_DISABLE (PMR_OD_ERROR_MAGS) */
#define PMB_OD_EM_EF_SB_DONE_DISABLE        0x00C4
#define ABS_PMB_OD_EM_EF_SB_DONE_DISABLE    0x0204D8C4UL

#define PMB_OD_EM_EF_SB_DONE_DISABLE_MASK   0x00800000UL
#define PMB_OD_EM_EF_SB_DONE_DISABLE_SHIFT  23
#define PMB_OD_EM_EF_SB_DONE_DISABLE_SIGNED 0

/* Register EM_EF_SB_DONE_STATUS (PMR_OD_ERROR_MAGS) */
#define PMB_OD_EM_EF_SB_DONE_STATUS        0x00C8
#define ABS_PMB_OD_EM_EF_SB_DONE_STATUS    0x0204D8C8UL

#define PMB_OD_EM_EF_SB_DONE_STATUS_MASK   0x00800000UL
#define PMB_OD_EM_EF_SB_DONE_STATUS_SHIFT  23
#define PMB_OD_EM_EF_SB_DONE_STATUS_SIGNED 0

/* Register EM_EF_SB_DONE_CLEAR (PMR_OD_ERROR_MAGS) */
#define PMB_OD_EM_EF_SB_DONE_CLEAR        0x00CC
#define ABS_PMB_OD_EM_EF_SB_DONE_CLEAR    0x0204D8CCUL

#define PMB_OD_EM_EF_SB_DONE_CLEAR_MASK   0x00800000UL
#define PMB_OD_EM_EF_SB_DONE_CLEAR_SHIFT  23
#define PMB_OD_EM_EF_SB_DONE_CLEAR_SIGNED 0

/* Register EM_SW_RESET (PMR_OD_ERROR_MAGS) */
#define PMB_OD_EM_SW_RESET        0x00FC
#define ABS_PMB_OD_EM_SW_RESET    0x0204D8FCUL

#define PMB_OD_EM_SW_RESET_MASK   0x00800000UL
#define PMB_OD_EM_SW_RESET_SHIFT  23
#define PMB_OD_EM_SW_RESET_SIGNED 0

/* Register EM_DEBUG_INPUT_DATA (PMR_OD_ERROR_MAGS) */
#define PMB_OD_EM_DEBUG_INPUT_DATA        0x0100
#define ABS_PMB_OD_EM_DEBUG_INPUT_DATA    0x0204D900UL

#define PMB_OD_EM_DEBUG_INPUT_DATA_MASK   0x0000FFFFUL
#define PMB_OD_EM_DEBUG_INPUT_DATA_SHIFT  0
#define PMB_OD_EM_DEBUG_INPUT_DATA_SIGNED 0

/* Register EM_DEBUG_INPUT_ENABLE (PMR_OD_ERROR_MAGS) */
#define PMB_OD_EM_DEBUG_INPUT_ENABLE        0x0104
#define ABS_PMB_OD_EM_DEBUG_INPUT_ENABLE    0x0204D904UL

#define PMB_OD_EM_DEBUG_INPUT_ENABLE_MASK   0x00800000UL
#define PMB_OD_EM_DEBUG_INPUT_ENABLE_SHIFT  23
#define PMB_OD_EM_DEBUG_INPUT_ENABLE_SIGNED 0

/* Register EM_DEBUG_OUTPUT_DATA (PMR_OD_ERROR_MAGS) */
#define PMB_OD_EM_DEBUG_OUTPUT_DATA        0x0108
#define ABS_PMB_OD_EM_DEBUG_OUTPUT_DATA    0x0204D908UL

#define PMB_OD_EM_DEBUG_OUTPUT_DATA_MASK   0x00FFFFFFUL
#define PMB_OD_EM_DEBUG_OUTPUT_DATA_SHIFT  0
#define PMB_OD_EM_DEBUG_OUTPUT_DATA_SIGNED 0

/* Register EM_DEBUG_OUTPUT_VALID (PMR_OD_ERROR_MAGS) */
#define PMB_OD_EM_DEBUG_OUTPUT_VALID        0x010C
#define ABS_PMB_OD_EM_DEBUG_OUTPUT_VALID    0x0204D90CUL

#define PMB_OD_EM_DEBUG_OUTPUT_VALID_MASK   0x00800000UL
#define PMB_OD_EM_DEBUG_OUTPUT_VALID_SHIFT  23
#define PMB_OD_EM_DEBUG_OUTPUT_VALID_SIGNED 0

/* Register EM_OD_CORE_ID (PMR_OD_ERROR_MAGS) */
#define PMB_OD_EM_OD_CORE_ID                   0x0138
#define ABS_PMB_OD_EM_OD_CORE_ID               0x0204D938UL

#define PMB_OD_EM_OD_CORE_CONFIGURATION_MASK   0x000000FFUL
#define PMB_OD_EM_OD_CORE_CONFIGURATION_SHIFT  0
#define PMB_OD_EM_OD_CORE_CONFIGURATION_SIGNED 0

#define PMB_OD_EM_OD_CORE_ID_MASK              0x0000FF00UL
#define PMB_OD_EM_OD_CORE_ID_SHIFT             8
#define PMB_OD_EM_OD_CORE_ID_SIGNED            0

#define PMB_OD_EM_OD_GROUP_ID_MASK             0x00FF0000UL
#define PMB_OD_EM_OD_GROUP_ID_SHIFT            16
#define PMB_OD_EM_OD_GROUP_ID_SIGNED           0

/* Register EM_OD_CORE_REVISION (PMR_OD_ERROR_MAGS) */
#define PMB_OD_EM_OD_CORE_REVISION          0x013C
#define ABS_PMB_OD_EM_OD_CORE_REVISION      0x0204D93CUL

#define PMB_OD_EM_OD_MAINTENANCE_REV_MASK   0x000000FFUL
#define PMB_OD_EM_OD_MAINTENANCE_REV_SHIFT  0
#define PMB_OD_EM_OD_MAINTENANCE_REV_SIGNED 0

#define PMB_OD_EM_OD_MINOR_REV_MASK         0x0000FF00UL
#define PMB_OD_EM_OD_MINOR_REV_SHIFT        8
#define PMB_OD_EM_OD_MINOR_REV_SIGNED       0

#define PMB_OD_EM_OD_MAJOR_REV_MASK         0x00FF0000UL
#define PMB_OD_EM_OD_MAJOR_REV_SHIFT        16
#define PMB_OD_EM_OD_MAJOR_REV_SIGNED       0

/* Register EM_STATS_HOLDING_CODEWORDS_UNCORR (PMR_OD_ERROR_MAGS) */
#define PMB_OD_EM_STATS_HOLDING_CODEWORDS_UNCORR        0x0140
#define ABS_PMB_OD_EM_STATS_HOLDING_CODEWORDS_UNCORR    0x0204D940UL

#define PMB_OD_EM_STATS_HOLDING_UNCORR_CODEWORDS_MASK   0x0000FFFFUL
#define PMB_OD_EM_STATS_HOLDING_UNCORR_CODEWORDS_SHIFT  0
#define PMB_OD_EM_STATS_HOLDING_UNCORR_CODEWORDS_SIGNED 0

/* Register EM_STATS_HOLDING_SYMBOL_ERR_COUNT (PMR_OD_ERROR_MAGS) */
#define PMB_OD_EM_STATS_HOLDING_SYMBOL_ERR_COUNT          0x0144
#define ABS_PMB_OD_EM_STATS_HOLDING_SYMBOL_ERR_COUNT      0x0204D944UL

#define PMB_OD_EM_STATS_HOLDING_SYMBOL_ERROR_COUNT_MASK   0x0000FFFFUL
#define PMB_OD_EM_STATS_HOLDING_SYMBOL_ERROR_COUNT_SHIFT  0
#define PMB_OD_EM_STATS_HOLDING_SYMBOL_ERROR_COUNT_SIGNED 0

/* Register EM_STATS_HOLDING_BIT_ERROR_COUNT (PMR_OD_ERROR_MAGS) */
#define PMB_OD_EM_STATS_HOLDING_BIT_ERROR_COUNT        0x0148
#define ABS_PMB_OD_EM_STATS_HOLDING_BIT_ERROR_COUNT    0x0204D948UL

#define PMB_OD_EM_STATS_HOLDING_BIT_ERROR_COUNT_MASK   0x0000FFFFUL
#define PMB_OD_EM_STATS_HOLDING_BIT_ERROR_COUNT_SHIFT  0
#define PMB_OD_EM_STATS_HOLDING_BIT_ERROR_COUNT_SIGNED 0

/* Register EM_STATS_WORKING_CODEWORDS_UNCORR (PMR_OD_ERROR_MAGS) */
#define PMB_OD_EM_STATS_WORKING_CODEWORDS_UNCORR        0x0150
#define ABS_PMB_OD_EM_STATS_WORKING_CODEWORDS_UNCORR    0x0204D950UL

#define PMB_OD_EM_STATS_WORKING_UNCORR_CODEWORDS_MASK   0x0000FFFFUL
#define PMB_OD_EM_STATS_WORKING_UNCORR_CODEWORDS_SHIFT  0
#define PMB_OD_EM_STATS_WORKING_UNCORR_CODEWORDS_SIGNED 0

/* Register EM_STATS_WORKING_SYMBOL_ERR_COUNT (PMR_OD_ERROR_MAGS) */
#define PMB_OD_EM_STATS_WORKING_SYMBOL_ERR_COUNT          0x0154
#define ABS_PMB_OD_EM_STATS_WORKING_SYMBOL_ERR_COUNT      0x0204D954UL

#define PMB_OD_EM_STATS_WORKING_SYMBOL_ERROR_COUNT_MASK   0x0000FFFFUL
#define PMB_OD_EM_STATS_WORKING_SYMBOL_ERROR_COUNT_SHIFT  0
#define PMB_OD_EM_STATS_WORKING_SYMBOL_ERROR_COUNT_SIGNED 0

/* Register EM_STATS_WORKING_BIT_ERROR_COUNT (PMR_OD_ERROR_MAGS) */
#define PMB_OD_EM_STATS_WORKING_BIT_ERROR_COUNT        0x0158
#define ABS_PMB_OD_EM_STATS_WORKING_BIT_ERROR_COUNT    0x0204D958UL

#define PMB_OD_EM_STATS_WORKING_BIT_ERROR_COUNT_MASK   0x0000FFFFUL
#define PMB_OD_EM_STATS_WORKING_BIT_ERROR_COUNT_SHIFT  0
#define PMB_OD_EM_STATS_WORKING_BIT_ERROR_COUNT_SIGNED 0

/* Register EM_EF_CW_DONE_STATUS (PMR_OD_ERROR_MAGS) */
#define PMB_OD_EM_EF_CW_DONE_STATUS        0x0160
#define ABS_PMB_OD_EM_EF_CW_DONE_STATUS    0x0204D960UL

#define PMB_OD_EM_EF_CW_DONE_STATUS_MASK   0x00800000UL
#define PMB_OD_EM_EF_CW_DONE_STATUS_SHIFT  23
#define PMB_OD_EM_EF_CW_DONE_STATUS_SIGNED 0

/* Register EM_EF_CW_DONE_CLEAR (PMR_OD_ERROR_MAGS) */
#define PMB_OD_EM_EF_CW_DONE_CLEAR        0x0164
#define ABS_PMB_OD_EM_EF_CW_DONE_CLEAR    0x0204D964UL

#define PMB_OD_EM_EF_CW_DONE_CLEAR_MASK   0x00800000UL
#define PMB_OD_EM_EF_CW_DONE_CLEAR_SHIFT  23
#define PMB_OD_EM_EF_CW_DONE_CLEAR_SIGNED 0

/* Register EM_EF_ERRS_STATUS (PMR_OD_ERROR_MAGS) */
#define PMB_OD_EM_EF_ERRS_STATUS        0x0168
#define ABS_PMB_OD_EM_EF_ERRS_STATUS    0x0204D968UL

#define PMB_OD_EM_EF_ERRS_STATUS_MASK   0x00800000UL
#define PMB_OD_EM_EF_ERRS_STATUS_SHIFT  23
#define PMB_OD_EM_EF_ERRS_STATUS_SIGNED 0

/* Register EM_EF_UNCORRECTABLE_STATUS (PMR_OD_ERROR_MAGS) */
#define PMB_OD_EM_EF_UNCORRECTABLE_STATUS        0x016C
#define ABS_PMB_OD_EM_EF_UNCORRECTABLE_STATUS    0x0204D96CUL

#define PMB_OD_EM_EF_UNCORRECTABLE_STATUS_MASK   0x00800000UL
#define PMB_OD_EM_EF_UNCORRECTABLE_STATUS_SHIFT  23
#define PMB_OD_EM_EF_UNCORRECTABLE_STATUS_SIGNED 0

/* Register EM_ERR_POS_DELTA (PMR_OD_ERROR_MAGS) */
#define PMB_OD_EM_ERR_POS_DELTA        0x0170
#define ABS_PMB_OD_EM_ERR_POS_DELTA    0x0204D970UL

#define PMB_OD_EM_ERR_POS_DELTA_MASK   0x0000FFFFUL
#define PMB_OD_EM_ERR_POS_DELTA_SHIFT  0
#define PMB_OD_EM_ERR_POS_DELTA_SIGNED 0

/* Register EM_ERR_DATA_IN (PMR_OD_ERROR_MAGS) */
#define PMB_OD_EM_ERR_DATA_IN        0x0174
#define ABS_PMB_OD_EM_ERR_DATA_IN    0x0204D974UL

#define PMB_OD_EM_ERR_DATA_IN_MASK   0x000000FFUL
#define PMB_OD_EM_ERR_DATA_IN_SHIFT  0
#define PMB_OD_EM_ERR_DATA_IN_SIGNED 0

/* Register EM_CORRECTED_DATA_OUT (PMR_OD_ERROR_MAGS) */
#define PMB_OD_EM_CORRECTED_DATA_OUT        0x0178
#define ABS_PMB_OD_EM_CORRECTED_DATA_OUT    0x0204D978UL

#define PMB_OD_EM_CORRECTED_DATA_OUT_MASK   0x000000FFUL
#define PMB_OD_EM_CORRECTED_DATA_OUT_SHIFT  0
#define PMB_OD_EM_CORRECTED_DATA_OUT_SIGNED 0

/* Register EM_TEI_UPDATE_REGISTER (PMR_OD_ERROR_MAGS) */
#define PMB_OD_EM_TEI_UPDATE_REGISTER        0x017C
#define ABS_PMB_OD_EM_TEI_UPDATE_REGISTER    0x0204D97CUL

#define PMB_OD_EM_TEI_UPDATE_REGISTER_MASK   0x000000FFUL
#define PMB_OD_EM_TEI_UPDATE_REGISTER_SHIFT  0
#define PMB_OD_EM_TEI_UPDATE_REGISTER_SIGNED 0

/* Register TS_SYNC_CONTROL (PMR_TS_SYNC) */
#define PMB_TS_SYNC_CONTROL                       0x0000
#define ABS_PMB_TS_SYNC_CONTROL                   0x0204E000UL

#define PMB_TS_SYNC_LATCHED_SOFTWARE_RESET_MASK   0x00000001UL
#define PMB_TS_SYNC_LATCHED_SOFTWARE_RESET_SHIFT  0
#define PMB_TS_SYNC_LATCHED_SOFTWARE_RESET_SIGNED 0

#define PMB_TS_SYNC_PULSED_SOFTWARE_RESET_MASK    0x00000002UL
#define PMB_TS_SYNC_PULSED_SOFTWARE_RESET_SHIFT   1
#define PMB_TS_SYNC_PULSED_SOFTWARE_RESET_SIGNED  0

#define PMB_TS_SYNC_RPT_DISABLE_SM_MASK           0x00000040UL
#define PMB_TS_SYNC_RPT_DISABLE_SM_SHIFT          6
#define PMB_TS_SYNC_RPT_DISABLE_SM_SIGNED         0

#define PMB_TS_SYNC_EOP_DISABLE_MASK              0x00000080UL
#define PMB_TS_SYNC_EOP_DISABLE_SHIFT             7
#define PMB_TS_SYNC_EOP_DISABLE_SIGNED            0

#define PMB_TS_SYNC_OUT_SYNCS_MASK                0x00000300UL
#define PMB_TS_SYNC_OUT_SYNCS_SHIFT               8
#define PMB_TS_SYNC_OUT_SYNCS_SIGNED              0

#define PMB_TS_SYNC_LOST_LOCK_MASK                0x0000FC00UL
#define PMB_TS_SYNC_LOST_LOCK_SHIFT               10
#define PMB_TS_SYNC_LOST_LOCK_SIGNED              0

#define PMB_TS_SYNC_SYNC_OVR_MASK                 0x00010000UL
#define PMB_TS_SYNC_SYNC_OVR_SHIFT                16
#define PMB_TS_SYNC_SYNC_OVR_SIGNED               0

#define PMB_TS_SYNC_SYNC_MODE_MASK                0x00020000UL
#define PMB_TS_SYNC_SYNC_MODE_SHIFT               17
#define PMB_TS_SYNC_SYNC_MODE_SIGNED              0

#define PMB_TS_SYNC_TEI_ENABLE_MASK               0x00040000UL
#define PMB_TS_SYNC_TEI_ENABLE_SHIFT              18
#define PMB_TS_SYNC_TEI_ENABLE_SIGNED             0

#define PMB_TS_SYNC_POS_MASK                      0x00080000UL
#define PMB_TS_SYNC_POS_SHIFT                     19
#define PMB_TS_SYNC_POS_SIGNED                    0

#define PMB_TS_SYNC_SYND_ENABLE_MASK              0x00100000UL
#define PMB_TS_SYNC_SYND_ENABLE_SHIFT             20
#define PMB_TS_SYNC_SYND_ENABLE_SIGNED            0

#define PMB_TS_SYNC_SYNC_OUT_DIS_MASK             0x00200000UL
#define PMB_TS_SYNC_SYNC_OUT_DIS_SHIFT            21
#define PMB_TS_SYNC_SYNC_OUT_DIS_SIGNED           0

#define PMB_TS_SYNC_SYNC_SM_ENABLE_MASK           0x00400000UL
#define PMB_TS_SYNC_SYNC_SM_ENABLE_SHIFT          22
#define PMB_TS_SYNC_SYNC_SM_ENABLE_SIGNED         0

#define PMB_TS_SYNC_ENABLE_MASK                   0x00800000UL
#define PMB_TS_SYNC_ENABLE_SHIFT                  23
#define PMB_TS_SYNC_ENABLE_SIGNED                 0

/* Register TS_SYNC_CONTEXT_0 (PMR_TS_SYNC) */
#define PMB_TS_SYNC_CONTEXT_0                 0x0004
#define ABS_PMB_TS_SYNC_CONTEXT_0             0x0204E004UL

#define PMB_TS_SYNC_PKT_STATUS_MASK           0x00000080UL
#define PMB_TS_SYNC_PKT_STATUS_SHIFT          7
#define PMB_TS_SYNC_PKT_STATUS_SIGNED         0

#define PMB_TS_SYNC_SYNC_BYTE_BUFFER_MASK     0x0000FF00UL
#define PMB_TS_SYNC_SYNC_BYTE_BUFFER_SHIFT    8
#define PMB_TS_SYNC_SYNC_BYTE_BUFFER_SIGNED   0

#define PMB_TS_SYNC_OUTBYTE_FILL_STATE_MASK   0x00070000UL
#define PMB_TS_SYNC_OUTBYTE_FILL_STATE_SHIFT  16
#define PMB_TS_SYNC_OUTBYTE_FILL_STATE_SIGNED 0

#define PMB_TS_SYNC_SYNC_PHASE_MASK           0x00380000UL
#define PMB_TS_SYNC_SYNC_PHASE_SHIFT          19
#define PMB_TS_SYNC_SYNC_PHASE_SIGNED         0

#define PMB_TS_SYNC_SYNC_STATE_MASK           0x00C00000UL
#define PMB_TS_SYNC_SYNC_STATE_SHIFT          22
#define PMB_TS_SYNC_SYNC_STATE_SIGNED         0

/* Register TS_SYNC_CONTEXT_1 (PMR_TS_SYNC) */
#define PMB_TS_SYNC_CONTEXT_1             0x0008
#define ABS_PMB_TS_SYNC_CONTEXT_1         0x0204E008UL

#define PMB_TS_SYNC_SYNC_BIT_COUNT_MASK   0x00000FFEUL
#define PMB_TS_SYNC_SYNC_BIT_COUNT_SHIFT  1
#define PMB_TS_SYNC_SYNC_BIT_COUNT_SIGNED 0

#define PMB_TS_SYNC_SYNC_TRACKING_MASK    0x00001000UL
#define PMB_TS_SYNC_SYNC_TRACKING_SHIFT   12
#define PMB_TS_SYNC_SYNC_TRACKING_SIGNED  0

#define PMB_TS_SYNC_SYNC_OUT_GATE_MASK    0x00002000UL
#define PMB_TS_SYNC_SYNC_OUT_GATE_SHIFT   13
#define PMB_TS_SYNC_SYNC_OUT_GATE_SIGNED  0

#define PMB_TS_SYNC_MISSED_SYNCS_MASK     0x000FC000UL
#define PMB_TS_SYNC_MISSED_SYNCS_SHIFT    14
#define PMB_TS_SYNC_MISSED_SYNCS_SIGNED   0

#define PMB_TS_SYNC_N_SYNCS_MASK          0x00F00000UL
#define PMB_TS_SYNC_N_SYNCS_SHIFT         20
#define PMB_TS_SYNC_N_SYNCS_SIGNED        0

/* Register TS_SYNC_CONTEXT_2 (PMR_TS_SYNC) */
#define PMB_TS_SYNC_CONTEXT_2                0x000C
#define ABS_PMB_TS_SYNC_CONTEXT_2            0x0204E00CUL

#define PMB_TS_SYNC_RPT_BIT_RUN_COUNT_MASK   0x007FF000UL
#define PMB_TS_SYNC_RPT_BIT_RUN_COUNT_SHIFT  12
#define PMB_TS_SYNC_RPT_BIT_RUN_COUNT_SIGNED 0

#define PMB_TS_SYNC_RPT_SM_ENABLE_MASK       0x00800000UL
#define PMB_TS_SYNC_RPT_SM_ENABLE_SHIFT      23
#define PMB_TS_SYNC_RPT_SM_ENABLE_SIGNED     0

/* Register TS_SYNC_TBUS_WR_MODE (PMR_TS_SYNC) */
#define PMB_TS_SYNC_TBUS_WR_MODE        0x0020
#define ABS_PMB_TS_SYNC_TBUS_WR_MODE    0x0204E020UL

#define PMB_TS_SYNC_TBUS_WR_MODE_MASK   0x00000001UL
#define PMB_TS_SYNC_TBUS_WR_MODE_SHIFT  0
#define PMB_TS_SYNC_TBUS_WR_MODE_SIGNED 0

/* Register TS_SYNC_TBUS_WR_DATA (PMR_TS_SYNC) */
#define PMB_TS_SYNC_TBUS_WR_DATA        0x0024
#define ABS_PMB_TS_SYNC_TBUS_WR_DATA    0x0204E024UL

#define PMB_TS_SYNC_TBUS_WR_DATA_MASK   0x000000FFUL
#define PMB_TS_SYNC_TBUS_WR_DATA_SHIFT  0
#define PMB_TS_SYNC_TBUS_WR_DATA_SIGNED 0

#define PMB_TS_SYNC_TBUS_WR_SYNC_MASK   0x00000100UL
#define PMB_TS_SYNC_TBUS_WR_SYNC_SHIFT  8
#define PMB_TS_SYNC_TBUS_WR_SYNC_SIGNED 0

/* Register TS_SYNC_TBUS_WR_ENABLE (PMR_TS_SYNC) */
#define PMB_TS_SYNC_TBUS_WR_ENABLE        0x0028
#define ABS_PMB_TS_SYNC_TBUS_WR_ENABLE    0x0204E028UL

#define PMB_TS_SYNC_TBUS_WR_ENABLE_MASK   0x00000001UL
#define PMB_TS_SYNC_TBUS_WR_ENABLE_SHIFT  0
#define PMB_TS_SYNC_TBUS_WR_ENABLE_SIGNED 0

/* Register TS_SYNC_TBUS_RD_MODE (PMR_TS_SYNC) */
#define PMB_TS_SYNC_TBUS_RD_MODE        0x002C
#define ABS_PMB_TS_SYNC_TBUS_RD_MODE    0x0204E02CUL

#define PMB_TS_SYNC_TBUS_RD_MODE_MASK   0x00000001UL
#define PMB_TS_SYNC_TBUS_RD_MODE_SHIFT  0
#define PMB_TS_SYNC_TBUS_RD_MODE_SIGNED 0

/* Register TS_SYNC_TBUS_RD_DATA (PMR_TS_SYNC) */
#define PMB_TS_SYNC_TBUS_RD_DATA        0x0030
#define ABS_PMB_TS_SYNC_TBUS_RD_DATA    0x0204E030UL

#define PMB_TS_SYNC_TBUS_RD_DATA_MASK   0x000000FFUL
#define PMB_TS_SYNC_TBUS_RD_DATA_SHIFT  0
#define PMB_TS_SYNC_TBUS_RD_DATA_SIGNED 0

#define PMB_TS_SYNC_TBUS_RD_MASK_MASK   0x00000100UL
#define PMB_TS_SYNC_TBUS_RD_MASK_SHIFT  8
#define PMB_TS_SYNC_TBUS_RD_MASK_SIGNED 0

#define PMB_TS_SYNC_TBUS_RD_EOP_MASK    0x00000200UL
#define PMB_TS_SYNC_TBUS_RD_EOP_SHIFT   9
#define PMB_TS_SYNC_TBUS_RD_EOP_SIGNED  0

/* Register TS_SYNC_TBUS_RD_VALID (PMR_TS_SYNC) */
#define PMB_TS_SYNC_TBUS_RD_VALID        0x0034
#define ABS_PMB_TS_SYNC_TBUS_RD_VALID    0x0204E034UL

#define PMB_TS_SYNC_TBUS_RD_VALID_MASK   0x00000001UL
#define PMB_TS_SYNC_TBUS_RD_VALID_SHIFT  0
#define PMB_TS_SYNC_TBUS_RD_VALID_SIGNED 0

/* Register UCC_GLOBAL_RAM_LEN (PMR_UCC_GRAM) */
#define PMB_GRAM_LEN                   0x0000
#define ABS_PMB_GRAM_LEN               0x0204E800UL

#define PMB_GRAM_GLOBAL_RAM_LEN_MASK   0x00FFFFFFUL
#define PMB_GRAM_GLOBAL_RAM_LEN_SHIFT  0
#define PMB_GRAM_GLOBAL_RAM_LEN_SIGNED 0

/* Register UCC_GLOBAL_RAM_CMIF_CTRL (PMR_UCC_GRAM) */
#define PMB_GRAM_CMIF_CTRL                           0x0004
#define ABS_PMB_GRAM_CMIF_CTRL                       0x0204E804UL

#define PMB_GRAM_CMIF_DISABLE_WRITE_COMBINING_MASK   0x00000001UL
#define PMB_GRAM_CMIF_DISABLE_WRITE_COMBINING_SHIFT  0
#define PMB_GRAM_CMIF_DISABLE_WRITE_COMBINING_SIGNED 0

#define PMB_GRAM_CMIF_DISABLE_READ_CACHING_MASK      0x00000002UL
#define PMB_GRAM_CMIF_DISABLE_READ_CACHING_SHIFT     1
#define PMB_GRAM_CMIF_DISABLE_READ_CACHING_SIGNED    0

/* Register UCC_GLOBAL_RAM_STAT_CTRL (PMR_UCC_GRAM) */
#define PMB_GRAM_STAT_CTRL              0x0008
#define ABS_PMB_GRAM_STAT_CTRL          0x0204E808UL

#define PMB_GRAM_STAT_REQ_SEL_MASK      0x0000FF00UL
#define PMB_GRAM_STAT_REQ_SEL_SHIFT     8
#define PMB_GRAM_STAT_REQ_SEL_SIGNED    0

#define PMB_GRAM_STAT_REQ_FIRST_MASK    0x00200000UL
#define PMB_GRAM_STAT_REQ_FIRST_SHIFT   21
#define PMB_GRAM_STAT_REQ_FIRST_SIGNED  0

#define PMB_GRAM_STAT_REQ_ALL_MASK      0x00400000UL
#define PMB_GRAM_STAT_REQ_ALL_SHIFT     22
#define PMB_GRAM_STAT_REQ_ALL_SIGNED    0

#define PMB_GRAM_STAT_REQ_ENABLE_MASK   0x00800000UL
#define PMB_GRAM_STAT_REQ_ENABLE_SHIFT  23
#define PMB_GRAM_STAT_REQ_ENABLE_SIGNED 0

/* Register UCC_GLOBAL_RAM_RD_ACC_CNT (PMR_UCC_GRAM) */
#define PMB_GRAM_RD_ACC_CNT        0x0010
#define ABS_PMB_GRAM_RD_ACC_CNT    0x0204E810UL

#define PMB_GRAM_RD_ACC_CNT_MASK   0x00FFFFFFUL
#define PMB_GRAM_RD_ACC_CNT_SHIFT  0
#define PMB_GRAM_RD_ACC_CNT_SIGNED 0

/* Register UCC_GLOBAL_RAM_WR_ACC_CNT (PMR_UCC_GRAM) */
#define PMB_GRAM_WR_ACC_CNT        0x0014
#define ABS_PMB_GRAM_WR_ACC_CNT    0x0204E814UL

#define PMB_GRAM_WR_ACC_CNT_MASK   0x00FFFFFFUL
#define PMB_GRAM_WR_ACC_CNT_SHIFT  0
#define PMB_GRAM_WR_ACC_CNT_SIGNED 0

/* Register UCC_GLOBAL_RAM_RD_STALL_CNT (PMR_UCC_GRAM) */
#define PMB_GRAM_RD_STALL_CNT        0x0018
#define ABS_PMB_GRAM_RD_STALL_CNT    0x0204E818UL

#define PMB_GRAM_RD_STALL_CNT_MASK   0x00FFFFFFUL
#define PMB_GRAM_RD_STALL_CNT_SHIFT  0
#define PMB_GRAM_RD_STALL_CNT_SIGNED 0

/* Register UCC_GLOBAL_RAM_WR_STALL_CNT (PMR_UCC_GRAM) */
#define PMB_GRAM_WR_STALL_CNT        0x001C
#define ABS_PMB_GRAM_WR_STALL_CNT    0x0204E81CUL

#define PMB_GRAM_WR_STALL_CNT_MASK   0x00FFFFFFUL
#define PMB_GRAM_WR_STALL_CNT_SHIFT  0
#define PMB_GRAM_WR_STALL_CNT_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP1_REGION_L_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP1_REGION_L_BASE             0x0020
#define ABS_PMB_GRAM_MCP1_REGION_L_BASE         0x0204E820UL

#define PMB_GRAM_GRAM_MCP1_REGION_L_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP1_REGION_L_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP1_REGION_L_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP1_REGION_A_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP1_REGION_A_BASE             0x0024
#define ABS_PMB_GRAM_MCP1_REGION_A_BASE         0x0204E824UL

#define PMB_GRAM_GRAM_MCP1_REGION_A_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP1_REGION_A_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP1_REGION_A_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP1_REGION_B_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP1_REGION_B_BASE             0x0028
#define ABS_PMB_GRAM_MCP1_REGION_B_BASE         0x0204E828UL

#define PMB_GRAM_GRAM_MCP1_REGION_B_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP1_REGION_B_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP1_REGION_B_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP1_MEM_REMAP_CTRL (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP1_MEM_REMAP_CTRL               0x002C
#define ABS_PMB_GRAM_MCP1_MEM_REMAP_CTRL           0x0204E82CUL

#define PMB_GRAM_GRAM_MCP1_LEGACY_ADDR_MODE_MASK   0x00000001UL
#define PMB_GRAM_GRAM_MCP1_LEGACY_ADDR_MODE_SHIFT  0
#define PMB_GRAM_GRAM_MCP1_LEGACY_ADDR_MODE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP2_REGION_L_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP2_REGION_L_BASE             0x0030
#define ABS_PMB_GRAM_MCP2_REGION_L_BASE         0x0204E830UL

#define PMB_GRAM_GRAM_MCP2_REGION_L_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP2_REGION_L_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP2_REGION_L_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP2_REGION_A_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP2_REGION_A_BASE             0x0034
#define ABS_PMB_GRAM_MCP2_REGION_A_BASE         0x0204E834UL

#define PMB_GRAM_GRAM_MCP2_REGION_A_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP2_REGION_A_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP2_REGION_A_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP2_REGION_B_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP2_REGION_B_BASE             0x0038
#define ABS_PMB_GRAM_MCP2_REGION_B_BASE         0x0204E838UL

#define PMB_GRAM_GRAM_MCP2_REGION_B_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP2_REGION_B_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP2_REGION_B_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP2_MEM_REMAP_CTRL (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP2_MEM_REMAP_CTRL               0x003C
#define ABS_PMB_GRAM_MCP2_MEM_REMAP_CTRL           0x0204E83CUL

#define PMB_GRAM_GRAM_MCP2_LEGACY_ADDR_MODE_MASK   0x00000001UL
#define PMB_GRAM_GRAM_MCP2_LEGACY_ADDR_MODE_SHIFT  0
#define PMB_GRAM_GRAM_MCP2_LEGACY_ADDR_MODE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP3_REGION_L_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP3_REGION_L_BASE             0x0040
#define ABS_PMB_GRAM_MCP3_REGION_L_BASE         0x0204E840UL

#define PMB_GRAM_GRAM_MCP3_REGION_L_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP3_REGION_L_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP3_REGION_L_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP3_REGION_A_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP3_REGION_A_BASE             0x0044
#define ABS_PMB_GRAM_MCP3_REGION_A_BASE         0x0204E844UL

#define PMB_GRAM_GRAM_MCP3_REGION_A_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP3_REGION_A_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP3_REGION_A_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP3_REGION_B_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP3_REGION_B_BASE             0x0048
#define ABS_PMB_GRAM_MCP3_REGION_B_BASE         0x0204E848UL

#define PMB_GRAM_GRAM_MCP3_REGION_B_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP3_REGION_B_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP3_REGION_B_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP3_MEM_REMAP_CTRL (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP3_MEM_REMAP_CTRL               0x004C
#define ABS_PMB_GRAM_MCP3_MEM_REMAP_CTRL           0x0204E84CUL

#define PMB_GRAM_GRAM_MCP3_LEGACY_ADDR_MODE_MASK   0x00000001UL
#define PMB_GRAM_GRAM_MCP3_LEGACY_ADDR_MODE_SHIFT  0
#define PMB_GRAM_GRAM_MCP3_LEGACY_ADDR_MODE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP4_REGION_L_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP4_REGION_L_BASE             0x0050
#define ABS_PMB_GRAM_MCP4_REGION_L_BASE         0x0204E850UL

#define PMB_GRAM_GRAM_MCP4_REGION_L_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP4_REGION_L_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP4_REGION_L_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP4_REGION_A_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP4_REGION_A_BASE             0x0054
#define ABS_PMB_GRAM_MCP4_REGION_A_BASE         0x0204E854UL

#define PMB_GRAM_GRAM_MCP4_REGION_A_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP4_REGION_A_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP4_REGION_A_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP4_REGION_B_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP4_REGION_B_BASE             0x0058
#define ABS_PMB_GRAM_MCP4_REGION_B_BASE         0x0204E858UL

#define PMB_GRAM_GRAM_MCP4_REGION_B_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP4_REGION_B_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP4_REGION_B_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP4_MEM_REMAP_CTRL (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP4_MEM_REMAP_CTRL               0x005C
#define ABS_PMB_GRAM_MCP4_MEM_REMAP_CTRL           0x0204E85CUL

#define PMB_GRAM_GRAM_MCP4_LEGACY_ADDR_MODE_MASK   0x00000001UL
#define PMB_GRAM_GRAM_MCP4_LEGACY_ADDR_MODE_SHIFT  0
#define PMB_GRAM_GRAM_MCP4_LEGACY_ADDR_MODE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP5_REGION_L_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP5_REGION_L_BASE             0x0060
#define ABS_PMB_GRAM_MCP5_REGION_L_BASE         0x0204E860UL

#define PMB_GRAM_GRAM_MCP5_REGION_L_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP5_REGION_L_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP5_REGION_L_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP5_REGION_A_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP5_REGION_A_BASE             0x0064
#define ABS_PMB_GRAM_MCP5_REGION_A_BASE         0x0204E864UL

#define PMB_GRAM_GRAM_MCP5_REGION_A_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP5_REGION_A_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP5_REGION_A_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP5_REGION_B_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP5_REGION_B_BASE             0x0068
#define ABS_PMB_GRAM_MCP5_REGION_B_BASE         0x0204E868UL

#define PMB_GRAM_GRAM_MCP5_REGION_B_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP5_REGION_B_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP5_REGION_B_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP5_MEM_REMAP_CTRL (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP5_MEM_REMAP_CTRL               0x006C
#define ABS_PMB_GRAM_MCP5_MEM_REMAP_CTRL           0x0204E86CUL

#define PMB_GRAM_GRAM_MCP5_LEGACY_ADDR_MODE_MASK   0x00000001UL
#define PMB_GRAM_GRAM_MCP5_LEGACY_ADDR_MODE_SHIFT  0
#define PMB_GRAM_GRAM_MCP5_LEGACY_ADDR_MODE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP6_REGION_L_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP6_REGION_L_BASE             0x0070
#define ABS_PMB_GRAM_MCP6_REGION_L_BASE         0x0204E870UL

#define PMB_GRAM_GRAM_MCP6_REGION_L_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP6_REGION_L_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP6_REGION_L_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP6_REGION_A_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP6_REGION_A_BASE             0x0074
#define ABS_PMB_GRAM_MCP6_REGION_A_BASE         0x0204E874UL

#define PMB_GRAM_GRAM_MCP6_REGION_A_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP6_REGION_A_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP6_REGION_A_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP6_REGION_B_BASE (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP6_REGION_B_BASE             0x0078
#define ABS_PMB_GRAM_MCP6_REGION_B_BASE         0x0204E878UL

#define PMB_GRAM_GRAM_MCP6_REGION_B_BASE_MASK   0x000FFFFFUL
#define PMB_GRAM_GRAM_MCP6_REGION_B_BASE_SHIFT  0
#define PMB_GRAM_GRAM_MCP6_REGION_B_BASE_SIGNED 0

/* Register UCC_GLOBAL_RAM_MCP6_MEM_REMAP_CTRL (PMR_UCC_GRAM) */
#define PMB_GRAM_MCP6_MEM_REMAP_CTRL               0x007C
#define ABS_PMB_GRAM_MCP6_MEM_REMAP_CTRL           0x0204E87CUL

#define PMB_GRAM_GRAM_MCP6_LEGACY_ADDR_MODE_MASK   0x00000001UL
#define PMB_GRAM_GRAM_MCP6_LEGACY_ADDR_MODE_SHIFT  0
#define PMB_GRAM_GRAM_MCP6_LEGACY_ADDR_MODE_SIGNED 0

/* Register UCC_GLOBAL_RAM_RD_INVALID_CNT (PMR_UCC_GRAM) */
#define PMB_GRAM_RD_INVALID_CNT        0x00C0
#define ABS_PMB_GRAM_RD_INVALID_CNT    0x0204E8C0UL

#define PMB_GRAM_RD_INVALID_CNT_MASK   0x00FFFFFFUL
#define PMB_GRAM_RD_INVALID_CNT_SHIFT  0
#define PMB_GRAM_RD_INVALID_CNT_SIGNED 0

/* Register UCC_GLOBAL_RAM_WR_INVALID_CNT (PMR_UCC_GRAM) */
#define PMB_GRAM_WR_INVALID_CNT        0x00C4
#define ABS_PMB_GRAM_WR_INVALID_CNT    0x0204E8C4UL

#define PMB_GRAM_WR_INVALID_CNT_MASK   0x00FFFFFFUL
#define PMB_GRAM_WR_INVALID_CNT_SHIFT  0
#define PMB_GRAM_WR_INVALID_CNT_SIGNED 0

/* Register UCC_GLOBAL_RAM_RD_INVALID_REQ (PMR_UCC_GRAM) */
#define PMB_GRAM_RD_INVALID_REQ        0x00C8
#define ABS_PMB_GRAM_RD_INVALID_REQ    0x0204E8C8UL

#define PMB_GRAM_RD_INVALID_REQ_MASK   0x0000003FUL
#define PMB_GRAM_RD_INVALID_REQ_SHIFT  0
#define PMB_GRAM_RD_INVALID_REQ_SIGNED 0

#define PMB_GRAM_RD_INVALID_VAL_MASK   0x00800000UL
#define PMB_GRAM_RD_INVALID_VAL_SHIFT  23
#define PMB_GRAM_RD_INVALID_VAL_SIGNED 0

/* Register UCC_GLOBAL_RAM_RD_INVALID_ADDR (PMR_UCC_GRAM) */
#define PMB_GRAM_RD_INVALID_ADDR        0x00CC
#define ABS_PMB_GRAM_RD_INVALID_ADDR    0x0204E8CCUL

#define PMB_GRAM_RD_INVALID_ADDR_MASK   0x000FFFFFUL
#define PMB_GRAM_RD_INVALID_ADDR_SHIFT  0
#define PMB_GRAM_RD_INVALID_ADDR_SIGNED 0

/* Register UCC_GLOBAL_RAM_WR_INVALID_REQ (PMR_UCC_GRAM) */
#define PMB_GRAM_WR_INVALID_REQ          0x00D0
#define ABS_PMB_GRAM_WR_INVALID_REQ      0x0204E8D0UL

#define PMB_GRAM_WR_INVALID_REQ_MASK     0x0000003FUL
#define PMB_GRAM_WR_INVALID_REQ_SHIFT    0
#define PMB_GRAM_WR_INVALID_REQ_SIGNED   0

#define PMB_GRAM_WR_INVALID_WMASK_MASK   0x00070000UL
#define PMB_GRAM_WR_INVALID_WMASK_SHIFT  16
#define PMB_GRAM_WR_INVALID_WMASK_SIGNED 0

#define PMB_GRAM_WR_INVALID_VAL_MASK     0x00800000UL
#define PMB_GRAM_WR_INVALID_VAL_SHIFT    23
#define PMB_GRAM_WR_INVALID_VAL_SIGNED   0

/* Register UCC_GLOBAL_RAM_WR_INVALID_ADDR (PMR_UCC_GRAM) */
#define PMB_GRAM_WR_INVALID_ADDR        0x00D4
#define ABS_PMB_GRAM_WR_INVALID_ADDR    0x0204E8D4UL

#define PMB_GRAM_WR_INVALID_ADDR_MASK   0x000FFFFFUL
#define PMB_GRAM_WR_INVALID_ADDR_SHIFT  0
#define PMB_GRAM_WR_INVALID_ADDR_SIGNED 0

/* Register UCC_GLOBAL_RAM_WR_INVALID_WDATA (PMR_UCC_GRAM) */
#define PMB_GRAM_WR_INVALID_WDATA        0x00D8
#define ABS_PMB_GRAM_WR_INVALID_WDATA    0x0204E8D8UL

#define PMB_GRAM_WR_INVALID_WDATA_MASK   0x00FFFFFFUL
#define PMB_GRAM_WR_INVALID_WDATA_SHIFT  0
#define PMB_GRAM_WR_INVALID_WDATA_SIGNED 0

/* Register LDPC_CORE_ID (PMR_LDPC) */
#define PMB_LDPC_CORE_ID            0x0000
#define ABS_PMB_LDPC_CORE_ID        0x0204F000UL

#define PMB_LDPC_CORE_CONFIG_MASK   0x000000FFUL
#define PMB_LDPC_CORE_CONFIG_SHIFT  0
#define PMB_LDPC_CORE_CONFIG_SIGNED 0

#define PMB_LDPC_CORE_ID_MASK       0x0000FF00UL
#define PMB_LDPC_CORE_ID_SHIFT      8
#define PMB_LDPC_CORE_ID_SIGNED     0

#define PMB_LDPC_GROUP_ID_MASK      0x00FF0000UL
#define PMB_LDPC_GROUP_ID_SHIFT     16
#define PMB_LDPC_GROUP_ID_SIGNED    0

/* Register LDPC_CORE_REVISION (PMR_LDPC) */
#define PMB_LDPC_CORE_REVISION          0x0004
#define ABS_PMB_LDPC_CORE_REVISION      0x0204F004UL

#define PMB_LDPC_MAINTENANCE_REV_MASK   0x000000FFUL
#define PMB_LDPC_MAINTENANCE_REV_SHIFT  0
#define PMB_LDPC_MAINTENANCE_REV_SIGNED 0

#define PMB_LDPC_MINOR_REV_MASK         0x0000FF00UL
#define PMB_LDPC_MINOR_REV_SHIFT        8
#define PMB_LDPC_MINOR_REV_SIGNED       0

#define PMB_LDPC_MAJOR_REV_MASK         0x00FF0000UL
#define PMB_LDPC_MAJOR_REV_SHIFT        16
#define PMB_LDPC_MAJOR_REV_SIGNED       0

/* Register LDPC_SOFTWARE_RESET (PMR_LDPC) */
#define PMB_LDPC_SOFTWARE_RESET        0x0008
#define ABS_PMB_LDPC_SOFTWARE_RESET    0x0204F008UL

#define PMB_LDPC_SOFTWARE_RESET_MASK   0x00000001UL
#define PMB_LDPC_SOFTWARE_RESET_SHIFT  0
#define PMB_LDPC_SOFTWARE_RESET_SIGNED 0

/* Register LDPC_HMATRIX_NNSM_ADDRESS (PMR_LDPC) */
#define PMB_LDPC_HMATRIX_NNSM_ADDRESS        0x000C
#define ABS_PMB_LDPC_HMATRIX_NNSM_ADDRESS    0x0204F00CUL

#define PMB_LDPC_HMATRIX_NNSM_ADDRESS_MASK   0x000003FFUL
#define PMB_LDPC_HMATRIX_NNSM_ADDRESS_SHIFT  0
#define PMB_LDPC_HMATRIX_NNSM_ADDRESS_SIGNED 0

/* Register LDPC_HMATRIX_NUM_NNSMS_PER_ROW_ADDRESS (PMR_LDPC) */
#define PMB_LDPC_HMATRIX_NUM_NNSMS_PER_ROW_ADDRESS        0x0010
#define ABS_PMB_LDPC_HMATRIX_NUM_NNSMS_PER_ROW_ADDRESS    0x0204F010UL

#define PMB_LDPC_HMATRIX_NUM_NNSMS_PER_ROW_ADDRESS_MASK   0x0000003FUL
#define PMB_LDPC_HMATRIX_NUM_NNSMS_PER_ROW_ADDRESS_SHIFT  0
#define PMB_LDPC_HMATRIX_NUM_NNSMS_PER_ROW_ADDRESS_SIGNED 0

/* Register LDPC_HMATRIX_ROW_STRIDE_NNSMS (PMR_LDPC) */
#define PMB_LDPC_HMATRIX_ROW_STRIDE_NNSMS        0x0014
#define ABS_PMB_LDPC_HMATRIX_ROW_STRIDE_NNSMS    0x0204F014UL

#define PMB_LDPC_HMATRIX_ROW_STRIDE_NNSMS_MASK   0x0000001FUL
#define PMB_LDPC_HMATRIX_ROW_STRIDE_NNSMS_SHIFT  0
#define PMB_LDPC_HMATRIX_ROW_STRIDE_NNSMS_SIGNED 0

/* Register LDPC_HMATRIX_ROW_STRIDE_DIAGS (PMR_LDPC) */
#define PMB_LDPC_HMATRIX_ROW_STRIDE_DIAGS        0x0018
#define ABS_PMB_LDPC_HMATRIX_ROW_STRIDE_DIAGS    0x0204F018UL

#define PMB_LDPC_HMATRIX_ROW_STRIDE_DIAGS_MASK   0x0000001FUL
#define PMB_LDPC_HMATRIX_ROW_STRIDE_DIAGS_SHIFT  0
#define PMB_LDPC_HMATRIX_ROW_STRIDE_DIAGS_SIGNED 0

/* Register LDPC_NUM_HMATRIX_ROWS (PMR_LDPC) */
#define PMB_LDPC_NUM_HMATRIX_ROWS        0x001C
#define ABS_PMB_LDPC_NUM_HMATRIX_ROWS    0x0204F01CUL

#define PMB_LDPC_NUM_HMATRIX_ROWS_MASK   0x000000FFUL
#define PMB_LDPC_NUM_HMATRIX_ROWS_SHIFT  0
#define PMB_LDPC_NUM_HMATRIX_ROWS_SIGNED 0

/* Register LDPC_CNBS_PER_SM (PMR_LDPC) */
#define PMB_LDPC_CNBS_PER_SM        0x0020
#define ABS_PMB_LDPC_CNBS_PER_SM    0x0204F020UL

#define PMB_LDPC_CNBS_PER_SM_MASK   0x0000000FUL
#define PMB_LDPC_CNBS_PER_SM_SHIFT  0
#define PMB_LDPC_CNBS_PER_SM_SIGNED 0

/* Register LDPC_MEM_LOCS_PER_SM (PMR_LDPC) */
#define PMB_LDPC_MEM_LOCS_PER_SM        0x0024
#define ABS_PMB_LDPC_MEM_LOCS_PER_SM    0x0204F024UL

#define PMB_LDPC_MEM_LOCS_PER_SM_MASK   0x0000001FUL
#define PMB_LDPC_MEM_LOCS_PER_SM_SHIFT  0
#define PMB_LDPC_MEM_LOCS_PER_SM_SIGNED 0

/* Register LDPC_MEM_ROWS_PER_SM (PMR_LDPC) */
#define PMB_LDPC_MEM_ROWS_PER_SM        0x0028
#define ABS_PMB_LDPC_MEM_ROWS_PER_SM    0x0204F028UL

#define PMB_LDPC_MEM_ROWS_PER_SM_MASK   0x0000000FUL
#define PMB_LDPC_MEM_ROWS_PER_SM_SHIFT  0
#define PMB_LDPC_MEM_ROWS_PER_SM_SIGNED 0

/* Register LDPC_SM_SIZE (PMR_LDPC) */
#define PMB_LDPC_SM_SIZE        0x002C
#define ABS_PMB_LDPC_SM_SIZE    0x0204F02CUL

#define PMB_LDPC_SM_SIZE_MASK   0x000001FFUL
#define PMB_LDPC_SM_SIZE_SHIFT  0
#define PMB_LDPC_SM_SIZE_SIGNED 0

/* Register LDPC_SMALL_SM_SIZE (PMR_LDPC) */
#define PMB_LDPC_SMALL_SM_SIZE                  0x0030
#define ABS_PMB_LDPC_SMALL_SM_SIZE              0x0204F030UL

#define PMB_LDPC_SMALL_SM_SIZE_LLRS_MASK        0x00000001UL
#define PMB_LDPC_SMALL_SM_SIZE_LLRS_SHIFT       0
#define PMB_LDPC_SMALL_SM_SIZE_LLRS_SIGNED      0

#define PMB_LDPC_SMALL_SM_SIZE_DECISIONS_MASK   0x00000002UL
#define PMB_LDPC_SMALL_SM_SIZE_DECISIONS_SHIFT  1
#define PMB_LDPC_SMALL_SM_SIZE_DECISIONS_SIGNED 0

#define PMB_LDPC_OPERATION_MODE_MASK            0x00000004UL
#define PMB_LDPC_OPERATION_MODE_SHIFT           2
#define PMB_LDPC_OPERATION_MODE_SIGNED          0

/* Register LDPC_VNS_PER_MEM_LOC_APPROX (PMR_LDPC) */
#define PMB_LDPC_VNS_PER_MEM_LOC_APPROX        0x0034
#define ABS_PMB_LDPC_VNS_PER_MEM_LOC_APPROX    0x0204F034UL

#define PMB_LDPC_VNS_PER_MEM_LOC_APPROX_MASK   0x0000003FUL
#define PMB_LDPC_VNS_PER_MEM_LOC_APPROX_SHIFT  0
#define PMB_LDPC_VNS_PER_MEM_LOC_APPROX_SIGNED 0

/* Register LDPC_VNS_PER_MEM_LOC_ADJ_ADDRESS (PMR_LDPC) */
#define PMB_LDPC_VNS_PER_MEM_LOC_ADJ_ADDRESS        0x0038
#define ABS_PMB_LDPC_VNS_PER_MEM_LOC_ADJ_ADDRESS    0x0204F038UL

#define PMB_LDPC_VNS_PER_MEM_LOC_ADJ_ADDRESS_MASK   0x0000001FUL
#define PMB_LDPC_VNS_PER_MEM_LOC_ADJ_ADDRESS_SHIFT  0
#define PMB_LDPC_VNS_PER_MEM_LOC_ADJ_ADDRESS_SIGNED 0

/* Register LDPC_MEM_LOCS_PER_VN (PMR_LDPC) */
#define PMB_LDPC_MEM_LOCS_PER_VN        0x003C
#define ABS_PMB_LDPC_MEM_LOCS_PER_VN    0x0204F03CUL

#define PMB_LDPC_MEM_LOCS_PER_VN_MASK   0x000003FFUL
#define PMB_LDPC_MEM_LOCS_PER_VN_SHIFT  0
#define PMB_LDPC_MEM_LOCS_PER_VN_SIGNED 0

/* Register LDPC_MEM_LOCS_PER_VN_SHIFT_FACTOR (PMR_LDPC) */
#define PMB_LDPC_MEM_LOCS_PER_VN_SHIFT_FACTOR        0x0040
#define ABS_PMB_LDPC_MEM_LOCS_PER_VN_SHIFT_FACTOR    0x0204F040UL

#define PMB_LDPC_MEM_LOCS_PER_VN_SHIFT_FACTOR_MASK   0x0000000FUL
#define PMB_LDPC_MEM_LOCS_PER_VN_SHIFT_FACTOR_SHIFT  0
#define PMB_LDPC_MEM_LOCS_PER_VN_SHIFT_FACTOR_SIGNED 0

/* Register LDPC_VNS_PER_CNB (PMR_LDPC) */
#define PMB_LDPC_VNS_PER_CNB        0x0044
#define ABS_PMB_LDPC_VNS_PER_CNB    0x0204F044UL

#define PMB_LDPC_VNS_PER_CNB_MASK   0x0000007FUL
#define PMB_LDPC_VNS_PER_CNB_SHIFT  0
#define PMB_LDPC_VNS_PER_CNB_SIGNED 0

/* Register LDPC_FINAL_CNB_SIZE (PMR_LDPC) */
#define PMB_LDPC_FINAL_CNB_SIZE        0x0048
#define ABS_PMB_LDPC_FINAL_CNB_SIZE    0x0204F048UL

#define PMB_LDPC_FINAL_CNB_SIZE_MASK   0x0000007FUL
#define PMB_LDPC_FINAL_CNB_SIZE_SHIFT  0
#define PMB_LDPC_FINAL_CNB_SIZE_SIGNED 0

/* Register LDPC_FRAME_LENGTH (PMR_LDPC) */
#define PMB_LDPC_FRAME_LENGTH        0x004C
#define ABS_PMB_LDPC_FRAME_LENGTH    0x0204F04CUL

#define PMB_LDPC_FRAME_LENGTH_MASK   0x0001FFFFUL
#define PMB_LDPC_FRAME_LENGTH_SHIFT  0
#define PMB_LDPC_FRAME_LENGTH_SIGNED 0

/* Register LDPC_MESSAGE_LENGTH (PMR_LDPC) */
#define PMB_LDPC_MESSAGE_LENGTH        0x0050
#define ABS_PMB_LDPC_MESSAGE_LENGTH    0x0204F050UL

#define PMB_LDPC_MESSAGE_LENGTH_MASK   0x0001FFFFUL
#define PMB_LDPC_MESSAGE_LENGTH_SHIFT  0
#define PMB_LDPC_MESSAGE_LENGTH_SIGNED 0

/* Register LDPC_NUM_PARITIES (PMR_LDPC) */
#define PMB_LDPC_NUM_PARITIES        0x0054
#define ABS_PMB_LDPC_NUM_PARITIES    0x0204F054UL

#define PMB_LDPC_NUM_PARITIES_MASK   0x0001FFFFUL
#define PMB_LDPC_NUM_PARITIES_SHIFT  0
#define PMB_LDPC_NUM_PARITIES_SIGNED 0

/* Register LDPC_PARITIES_AT_START (PMR_LDPC) */
#define PMB_LDPC_PARITIES_AT_START        0x0058
#define ABS_PMB_LDPC_PARITIES_AT_START    0x0204F058UL

#define PMB_LDPC_PARITIES_AT_START_MASK   0x00000001UL
#define PMB_LDPC_PARITIES_AT_START_SHIFT  0
#define PMB_LDPC_PARITIES_AT_START_SIGNED 0

/* Register LDPC_T2_DISCREPANCY (PMR_LDPC) */
#define PMB_LDPC_T2_DISCREPANCY        0x005C
#define ABS_PMB_LDPC_T2_DISCREPANCY    0x0204F05CUL

#define PMB_LDPC_T2_DISCREPANCY_MASK   0x00000001UL
#define PMB_LDPC_T2_DISCREPANCY_SHIFT  0
#define PMB_LDPC_T2_DISCREPANCY_SIGNED 0

/* Register LDPC_SMS_PER_VN (PMR_LDPC) */
#define PMB_LDPC_SMS_PER_VN        0x0060
#define ABS_PMB_LDPC_SMS_PER_VN    0x0204F060UL

#define PMB_LDPC_SMS_PER_VN_MASK   0x00001FFFUL
#define PMB_LDPC_SMS_PER_VN_SHIFT  0
#define PMB_LDPC_SMS_PER_VN_SIGNED 0

/* Register LDPC_CNB_PROCESSING_LIST_ADDRESS (PMR_LDPC) */
#define PMB_LDPC_CNB_PROCESSING_LIST_ADDRESS        0x0064
#define ABS_PMB_LDPC_CNB_PROCESSING_LIST_ADDRESS    0x0204F064UL

#define PMB_LDPC_CNB_PROCESSING_LIST_ADDRESS_MASK   0x000007FFUL
#define PMB_LDPC_CNB_PROCESSING_LIST_ADDRESS_SHIFT  0
#define PMB_LDPC_CNB_PROCESSING_LIST_ADDRESS_SIGNED 0

/* Register LDPC_CNB_PROCESSING_LIST_LENGTH (PMR_LDPC) */
#define PMB_LDPC_CNB_PROCESSING_LIST_LENGTH        0x0068
#define ABS_PMB_LDPC_CNB_PROCESSING_LIST_LENGTH    0x0204F068UL

#define PMB_LDPC_CNB_PROCESSING_LIST_LENGTH_MASK   0x00000FFFUL
#define PMB_LDPC_CNB_PROCESSING_LIST_LENGTH_SHIFT  0
#define PMB_LDPC_CNB_PROCESSING_LIST_LENGTH_SIGNED 0

/* Register LDPC_COMPRESSED_MESSAGE_WIDTH_PADDING (PMR_LDPC) */
#define PMB_LDPC_COMPRESSED_MESSAGE_WIDTH_PADDING        0x006C
#define ABS_PMB_LDPC_COMPRESSED_MESSAGE_WIDTH_PADDING    0x0204F06CUL

#define PMB_LDPC_COMPRESSED_MESSAGE_WIDTH_PADDING_MASK   0x00000007UL
#define PMB_LDPC_COMPRESSED_MESSAGE_WIDTH_PADDING_SHIFT  0
#define PMB_LDPC_COMPRESSED_MESSAGE_WIDTH_PADDING_SIGNED 0

/* Register LDPC_HMATRIX_NNSM_DATA (PMR_LDPC) */
#define PMB_LDPC_HMATRIX_NNSM_DATA                        0x0070
#define ABS_PMB_LDPC_HMATRIX_NNSM_DATA                    0x0204F070UL

#define PMB_LDPC_HMATRIX_NNSM_NUM_DIAGONALS_MASK          0x00000003UL
#define PMB_LDPC_HMATRIX_NNSM_NUM_DIAGONALS_SHIFT         0
#define PMB_LDPC_HMATRIX_NNSM_NUM_DIAGONALS_SIGNED        0

#define PMB_LDPC_HMATRIX_NNSM_INDEX_MASK                  0x000007F8UL
#define PMB_LDPC_HMATRIX_NNSM_INDEX_SHIFT                 3
#define PMB_LDPC_HMATRIX_NNSM_INDEX_SIGNED                0

#define PMB_LDPC_HMATRIX_NNSM_DIAGONAL_SHIFT_VALUE_MASK   0x003FE000UL
#define PMB_LDPC_HMATRIX_NNSM_DIAGONAL_SHIFT_VALUE_SHIFT  13
#define PMB_LDPC_HMATRIX_NNSM_DIAGONAL_SHIFT_VALUE_SIGNED 0

/* Register LDPC_HMATRIX_NUM_NNSMS_PER_ROW_DATA (PMR_LDPC) */
#define PMB_LDPC_HMATRIX_NUM_NNSMS_PER_ROW_DATA          0x0074
#define ABS_PMB_LDPC_HMATRIX_NUM_NNSMS_PER_ROW_DATA      0x0204F074UL

#define PMB_LDPC_HMATRIX_NUM_NNSMS_PER_ROW_DATA_0_MASK   0x0000001FUL
#define PMB_LDPC_HMATRIX_NUM_NNSMS_PER_ROW_DATA_0_SHIFT  0
#define PMB_LDPC_HMATRIX_NUM_NNSMS_PER_ROW_DATA_0_SIGNED 0

#define PMB_LDPC_HMATRIX_NUM_NNSMS_PER_ROW_DATA_1_MASK   0x00001F00UL
#define PMB_LDPC_HMATRIX_NUM_NNSMS_PER_ROW_DATA_1_SHIFT  8
#define PMB_LDPC_HMATRIX_NUM_NNSMS_PER_ROW_DATA_1_SIGNED 0

#define PMB_LDPC_HMATRIX_NUM_NNSMS_PER_ROW_DATA_2_MASK   0x001F0000UL
#define PMB_LDPC_HMATRIX_NUM_NNSMS_PER_ROW_DATA_2_SHIFT  16
#define PMB_LDPC_HMATRIX_NUM_NNSMS_PER_ROW_DATA_2_SIGNED 0

/* Register LDPC_VNS_PER_MEM_LOC_ADJ_DATA (PMR_LDPC) */
#define PMB_LDPC_VNS_PER_MEM_LOC_ADJ_DATA        0x0078
#define ABS_PMB_LDPC_VNS_PER_MEM_LOC_ADJ_DATA    0x0204F078UL

#define PMB_LDPC_VNS_PER_MEM_LOC_ADJ_DATA_MASK   0x0000001FUL
#define PMB_LDPC_VNS_PER_MEM_LOC_ADJ_DATA_SHIFT  0
#define PMB_LDPC_VNS_PER_MEM_LOC_ADJ_DATA_SIGNED 0

/* Register LDPC_CNB_PROCESSING_LIST_DATA (PMR_LDPC) */
#define PMB_LDPC_CNB_PROCESSING_LIST_DATA          0x007C
#define ABS_PMB_LDPC_CNB_PROCESSING_LIST_DATA      0x0204F07CUL

#define PMB_LDPC_CNB_PROCESSING_LIST_DATA_0_MASK   0x00000FFFUL
#define PMB_LDPC_CNB_PROCESSING_LIST_DATA_0_SHIFT  0
#define PMB_LDPC_CNB_PROCESSING_LIST_DATA_0_SIGNED 0

#define PMB_LDPC_CNB_PROCESSING_LIST_DATA_1_MASK   0x00FFF000UL
#define PMB_LDPC_CNB_PROCESSING_LIST_DATA_1_SHIFT  12
#define PMB_LDPC_CNB_PROCESSING_LIST_DATA_1_SIGNED 0

/* Register LDPC_DMA_MODE (PMR_LDPC) */
#define PMB_LDPC_DMA_MODE        0x0080
#define ABS_PMB_LDPC_DMA_MODE    0x0204F080UL

#define PMB_LDPC_DMA_MODE_MASK   0x00000001UL
#define PMB_LDPC_DMA_MODE_SHIFT  0
#define PMB_LDPC_DMA_MODE_SIGNED 0

/* Register LDPC_SOFT_OUTPUT_DMA_TRANSFER_LENGTH (PMR_LDPC) */
#define PMB_LDPC_SOFT_OUTPUT_DMA_TRANSFER_LENGTH        0x0084
#define ABS_PMB_LDPC_SOFT_OUTPUT_DMA_TRANSFER_LENGTH    0x0204F084UL

#define PMB_LDPC_SOFT_OUTPUT_DMA_TRANSFER_LENGTH_MASK   0x00003FFFUL
#define PMB_LDPC_SOFT_OUTPUT_DMA_TRANSFER_LENGTH_SHIFT  0
#define PMB_LDPC_SOFT_OUTPUT_DMA_TRANSFER_LENGTH_SIGNED 0

/* Register LDPC_HARD_OUTPUT_DMA_TRANSFER_LENGTH (PMR_LDPC) */
#define PMB_LDPC_HARD_OUTPUT_DMA_TRANSFER_LENGTH        0x0088
#define ABS_PMB_LDPC_HARD_OUTPUT_DMA_TRANSFER_LENGTH    0x0204F088UL

#define PMB_LDPC_HARD_OUTPUT_DMA_TRANSFER_LENGTH_MASK   0x00003FFFUL
#define PMB_LDPC_HARD_OUTPUT_DMA_TRANSFER_LENGTH_SHIFT  0
#define PMB_LDPC_HARD_OUTPUT_DMA_TRANSFER_LENGTH_SIGNED 0

/* Register LDPC_CLEAR_EVENTS (PMR_LDPC) */
#define PMB_LDPC_CLEAR_EVENTS        0x008C
#define ABS_PMB_LDPC_CLEAR_EVENTS    0x0204F08CUL

#define PMB_LDPC_CLEAR_EVENTS_MASK   0x00000001UL
#define PMB_LDPC_CLEAR_EVENTS_SHIFT  0
#define PMB_LDPC_CLEAR_EVENTS_SIGNED 0

/* Register LDPC_TOTAL_ITERATIONS_REMAINING (PMR_LDPC) */
#define PMB_LDPC_TOTAL_ITERATIONS_REMAINING        0x0090
#define ABS_PMB_LDPC_TOTAL_ITERATIONS_REMAINING    0x0204F090UL

#define PMB_LDPC_TOTAL_ITERATIONS_REMAINING_MASK   0x0000007FUL
#define PMB_LDPC_TOTAL_ITERATIONS_REMAINING_SHIFT  0
#define PMB_LDPC_TOTAL_ITERATIONS_REMAINING_SIGNED 0

/* Register LDPC_CURRENT_ITERATIONS_REMAINING (PMR_LDPC) */
#define PMB_LDPC_CURRENT_ITERATIONS_REMAINING        0x0094
#define ABS_PMB_LDPC_CURRENT_ITERATIONS_REMAINING    0x0204F094UL

#define PMB_LDPC_CURRENT_ITERATIONS_REMAINING_MASK   0x0000007FUL
#define PMB_LDPC_CURRENT_ITERATIONS_REMAINING_SHIFT  0
#define PMB_LDPC_CURRENT_ITERATIONS_REMAINING_SIGNED 0

/* Register LDPC_MAG_ADJUST_DIFF_SCALING_0 (PMR_LDPC) */
#define PMB_LDPC_MAG_ADJUST_DIFF_SCALING_0        0x0098
#define ABS_PMB_LDPC_MAG_ADJUST_DIFF_SCALING_0    0x0204F098UL

#define PMB_LDPC_MAG_ADJUST_DIFF_SCALING_0_MASK   0x0000003FUL
#define PMB_LDPC_MAG_ADJUST_DIFF_SCALING_0_SHIFT  0
#define PMB_LDPC_MAG_ADJUST_DIFF_SCALING_0_SIGNED 0

/* Register LDPC_MAG_ADJUST_DIFF_SCALING_1 (PMR_LDPC) */
#define PMB_LDPC_MAG_ADJUST_DIFF_SCALING_1        0x009C
#define ABS_PMB_LDPC_MAG_ADJUST_DIFF_SCALING_1    0x0204F09CUL

#define PMB_LDPC_MAG_ADJUST_DIFF_SCALING_1_MASK   0x0000003FUL
#define PMB_LDPC_MAG_ADJUST_DIFF_SCALING_1_SHIFT  0
#define PMB_LDPC_MAG_ADJUST_DIFF_SCALING_1_SIGNED 0

/* Register LDPC_MAG_ADJUST_MAX_OFFSET_0 (PMR_LDPC) */
#define PMB_LDPC_MAG_ADJUST_MAX_OFFSET_0        0x00A0
#define ABS_PMB_LDPC_MAG_ADJUST_MAX_OFFSET_0    0x0204F0A0UL

#define PMB_LDPC_MAG_ADJUST_MAX_OFFSET_0_MASK   0x000003FFUL
#define PMB_LDPC_MAG_ADJUST_MAX_OFFSET_0_SHIFT  0
#define PMB_LDPC_MAG_ADJUST_MAX_OFFSET_0_SIGNED 0

/* Register LDPC_MAG_ADJUST_MAX_OFFSET_1 (PMR_LDPC) */
#define PMB_LDPC_MAG_ADJUST_MAX_OFFSET_1        0x00A4
#define ABS_PMB_LDPC_MAG_ADJUST_MAX_OFFSET_1    0x0204F0A4UL

#define PMB_LDPC_MAG_ADJUST_MAX_OFFSET_1_MASK   0x000003FFUL
#define PMB_LDPC_MAG_ADJUST_MAX_OFFSET_1_SHIFT  0
#define PMB_LDPC_MAG_ADJUST_MAX_OFFSET_1_SIGNED 0

/* Register LDPC_MIN_MAGNITUDE (PMR_LDPC) */
#define PMB_LDPC_MIN_MAGNITUDE        0x00A8
#define ABS_PMB_LDPC_MIN_MAGNITUDE    0x0204F0A8UL

#define PMB_LDPC_MIN_MAGNITUDE_MASK   0x000003FFUL
#define PMB_LDPC_MIN_MAGNITUDE_SHIFT  0
#define PMB_LDPC_MIN_MAGNITUDE_SIGNED 0

/* Register LDPC_STUCK_WARNING_THRESH (PMR_LDPC) */
#define PMB_LDPC_STUCK_WARNING_THRESH        0x00AC
#define ABS_PMB_LDPC_STUCK_WARNING_THRESH    0x0204F0ACUL

#define PMB_LDPC_STUCK_WARNING_THRESH_MASK   0x0000FFFFUL
#define PMB_LDPC_STUCK_WARNING_THRESH_SHIFT  0
#define PMB_LDPC_STUCK_WARNING_THRESH_SIGNED 0

/* Register LDPC_STUCK_WARNING_MEASURE_INTERVAL (PMR_LDPC) */
#define PMB_LDPC_STUCK_WARNING_MEASURE_INTERVAL        0x00B0
#define ABS_PMB_LDPC_STUCK_WARNING_MEASURE_INTERVAL    0x0204F0B0UL

#define PMB_LDPC_STUCK_WARNING_MEASURE_INTERVAL_MASK   0x0000000FUL
#define PMB_LDPC_STUCK_WARNING_MEASURE_INTERVAL_SHIFT  0
#define PMB_LDPC_STUCK_WARNING_MEASURE_INTERVAL_SIGNED 0

/* Register LDPC_UNSTABLE_WARNING_THRESH (PMR_LDPC) */
#define PMB_LDPC_UNSTABLE_WARNING_THRESH        0x00B4
#define ABS_PMB_LDPC_UNSTABLE_WARNING_THRESH    0x0204F0B4UL

#define PMB_LDPC_UNSTABLE_WARNING_THRESH_MASK   0x0000FFFFUL
#define PMB_LDPC_UNSTABLE_WARNING_THRESH_SHIFT  0
#define PMB_LDPC_UNSTABLE_WARNING_THRESH_SIGNED 0

/* Register LDPC_UNSTABLE_WARNING_MEASURE_INTERVAL (PMR_LDPC) */
#define PMB_LDPC_UNSTABLE_WARNING_MEASURE_INTERVAL        0x00B8
#define ABS_PMB_LDPC_UNSTABLE_WARNING_MEASURE_INTERVAL    0x0204F0B8UL

#define PMB_LDPC_UNSTABLE_WARNING_MEASURE_INTERVAL_MASK   0x0000000FUL
#define PMB_LDPC_UNSTABLE_WARNING_MEASURE_INTERVAL_SHIFT  0
#define PMB_LDPC_UNSTABLE_WARNING_MEASURE_INTERVAL_SIGNED 0

/* Register LDPC_CONTINUE_WITH_SAME_DATA (PMR_LDPC) */
#define PMB_LDPC_CONTINUE_WITH_SAME_DATA        0x00BC
#define ABS_PMB_LDPC_CONTINUE_WITH_SAME_DATA    0x0204F0BCUL

#define PMB_LDPC_CONTINUE_WITH_SAME_DATA_MASK   0x00000001UL
#define PMB_LDPC_CONTINUE_WITH_SAME_DATA_SHIFT  0
#define PMB_LDPC_CONTINUE_WITH_SAME_DATA_SIGNED 0

/* Register LDPC_START (PMR_LDPC) */
#define PMB_LDPC_START        0x00C0
#define ABS_PMB_LDPC_START    0x0204F0C0UL

#define PMB_LDPC_START_MASK   0x00000001UL
#define PMB_LDPC_START_SHIFT  0
#define PMB_LDPC_START_SIGNED 0

/* Register LDPC_EVENTS (PMR_LDPC) */
#define PMB_LDPC_EVENTS                               0x00C4
#define ABS_PMB_LDPC_EVENTS                           0x0204F0C4UL

#define PMB_LDPC_EVENT_FINISHED_MASK                  0x00000001UL
#define PMB_LDPC_EVENT_FINISHED_SHIFT                 0
#define PMB_LDPC_EVENT_FINISHED_SIGNED                0

#define PMB_LDPC_EVENT_PARITY_CHECKS_MET_MASK         0x00000002UL
#define PMB_LDPC_EVENT_PARITY_CHECKS_MET_SHIFT        1
#define PMB_LDPC_EVENT_PARITY_CHECKS_MET_SIGNED       0

#define PMB_LDPC_EVENT_STUCK_WARNING_MASK             0x00000004UL
#define PMB_LDPC_EVENT_STUCK_WARNING_SHIFT            2
#define PMB_LDPC_EVENT_STUCK_WARNING_SIGNED           0

#define PMB_LDPC_EVENT_UNSTABLE_WARNING_MASK          0x00000008UL
#define PMB_LDPC_EVENT_UNSTABLE_WARNING_SHIFT         3
#define PMB_LDPC_EVENT_UNSTABLE_WARNING_SIGNED        0

#define PMB_LDPC_EVENT_TOTAL_ITERATION_LIMIT_MASK     0x00000010UL
#define PMB_LDPC_EVENT_TOTAL_ITERATION_LIMIT_SHIFT    4
#define PMB_LDPC_EVENT_TOTAL_ITERATION_LIMIT_SIGNED   0

#define PMB_LDPC_EVENT_CURRENT_ITERATION_LIMIT_MASK   0x00000020UL
#define PMB_LDPC_EVENT_CURRENT_ITERATION_LIMIT_SHIFT  5
#define PMB_LDPC_EVENT_CURRENT_ITERATION_LIMIT_SIGNED 0

/* Register LDPC_FAILING_PARITY_CHECKS (PMR_LDPC) */
#define PMB_LDPC_FAILING_PARITY_CHECKS        0x00C8
#define ABS_PMB_LDPC_FAILING_PARITY_CHECKS    0x0204F0C8UL

#define PMB_LDPC_FAILING_PARITY_CHECKS_MASK   0x0000FFFFUL
#define PMB_LDPC_FAILING_PARITY_CHECKS_SHIFT  0
#define PMB_LDPC_FAILING_PARITY_CHECKS_SIGNED 0

/* Register LDPC_UNEXPECTED_ERROR (PMR_LDPC) */
#define PMB_LDPC_UNEXPECTED_ERROR                           0x00CC
#define ABS_PMB_LDPC_UNEXPECTED_ERROR                       0x0204F0CCUL

#define PMB_LDPC_Q_JI_FIFO_UNDERFLOW_MASK                   0x00000001UL
#define PMB_LDPC_Q_JI_FIFO_UNDERFLOW_SHIFT                  0
#define PMB_LDPC_Q_JI_FIFO_UNDERFLOW_SIGNED                 0

#define PMB_LDPC_Q_JI_FIFO_OVERFLOW_MASK                    0x00000002UL
#define PMB_LDPC_Q_JI_FIFO_OVERFLOW_SHIFT                   1
#define PMB_LDPC_Q_JI_FIFO_OVERFLOW_SIGNED                  0

#define PMB_LDPC_R_IJ_FIFO_UNDERFLOW_MASK                   0x00000004UL
#define PMB_LDPC_R_IJ_FIFO_UNDERFLOW_SHIFT                  2
#define PMB_LDPC_R_IJ_FIFO_UNDERFLOW_SIGNED                 0

#define PMB_LDPC_R_IJ_FIFO_OVERFLOW_MASK                    0x00000008UL
#define PMB_LDPC_R_IJ_FIFO_OVERFLOW_SHIFT                   3
#define PMB_LDPC_R_IJ_FIFO_OVERFLOW_SIGNED                  0

#define PMB_LDPC_MESSAGE_RAM_READ_FAILED_MASK               0x00000010UL
#define PMB_LDPC_MESSAGE_RAM_READ_FAILED_SHIFT              4
#define PMB_LDPC_MESSAGE_RAM_READ_FAILED_SIGNED             0

#define PMB_LDPC_MESSAGE_RAM_WRITE_FAILED_MASK              0x00000020UL
#define PMB_LDPC_MESSAGE_RAM_WRITE_FAILED_SHIFT             5
#define PMB_LDPC_MESSAGE_RAM_WRITE_FAILED_SIGNED            0

#define PMB_LDPC_CLOCK_DOMAIN_SYNCHRONISATION_FAILED_MASK   0x000000C0UL
#define PMB_LDPC_CLOCK_DOMAIN_SYNCHRONISATION_FAILED_SHIFT  6
#define PMB_LDPC_CLOCK_DOMAIN_SYNCHRONISATION_FAILED_SIGNED 0

/* Register LDPC_TBUS_WR_MODE (PMR_LDPC) */
#define PMB_LDPC_TBUS_WR_MODE        0x00D0
#define ABS_PMB_LDPC_TBUS_WR_MODE    0x0204F0D0UL

#define PMB_LDPC_TBUS_WR_MODE_MASK   0x00000001UL
#define PMB_LDPC_TBUS_WR_MODE_SHIFT  0
#define PMB_LDPC_TBUS_WR_MODE_SIGNED 0

/* Register LDPC_TBUS_WR_DATA_0 (PMR_LDPC) */
#define PMB_LDPC_TBUS_WR_DATA_0        0x00D4
#define ABS_PMB_LDPC_TBUS_WR_DATA_0    0x0204F0D4UL

#define PMB_LDPC_TBUS_WR_DATA_0_MASK   0x0000FFFFUL
#define PMB_LDPC_TBUS_WR_DATA_0_SHIFT  0
#define PMB_LDPC_TBUS_WR_DATA_0_SIGNED 0

/* Register LDPC_TBUS_WR_DATA_1 (PMR_LDPC) */
#define PMB_LDPC_TBUS_WR_DATA_1        0x00D8
#define ABS_PMB_LDPC_TBUS_WR_DATA_1    0x0204F0D8UL

#define PMB_LDPC_TBUS_WR_DATA_1_MASK   0x0000FFFFUL
#define PMB_LDPC_TBUS_WR_DATA_1_SHIFT  0
#define PMB_LDPC_TBUS_WR_DATA_1_SIGNED 0

/* Register LDPC_TBUS_WR_DATA_2 (PMR_LDPC) */
#define PMB_LDPC_TBUS_WR_DATA_2        0x00DC
#define ABS_PMB_LDPC_TBUS_WR_DATA_2    0x0204F0DCUL

#define PMB_LDPC_TBUS_WR_DATA_2_MASK   0x0000FFFFUL
#define PMB_LDPC_TBUS_WR_DATA_2_SHIFT  0
#define PMB_LDPC_TBUS_WR_DATA_2_SIGNED 0

/* Register LDPC_TBUS_WR_DATA_3 (PMR_LDPC) */
#define PMB_LDPC_TBUS_WR_DATA_3        0x00E0
#define ABS_PMB_LDPC_TBUS_WR_DATA_3    0x0204F0E0UL

#define PMB_LDPC_TBUS_WR_DATA_3_MASK   0x0000FFFFUL
#define PMB_LDPC_TBUS_WR_DATA_3_SHIFT  0
#define PMB_LDPC_TBUS_WR_DATA_3_SIGNED 0

/* Register LDPC_TBUS_WR_MASK (PMR_LDPC) */
#define PMB_LDPC_TBUS_WR_MASK        0x00E4
#define ABS_PMB_LDPC_TBUS_WR_MASK    0x0204F0E4UL

#define PMB_LDPC_TBUS_WR_MASK_MASK   0x000000FFUL
#define PMB_LDPC_TBUS_WR_MASK_SHIFT  0
#define PMB_LDPC_TBUS_WR_MASK_SIGNED 0

/* Register LDPC_TBUS_WR_ENABLE (PMR_LDPC) */
#define PMB_LDPC_TBUS_WR_ENABLE        0x00E8
#define ABS_PMB_LDPC_TBUS_WR_ENABLE    0x0204F0E8UL

#define PMB_LDPC_TBUS_WR_ENABLE_MASK   0x00000001UL
#define PMB_LDPC_TBUS_WR_ENABLE_SHIFT  0
#define PMB_LDPC_TBUS_WR_ENABLE_SIGNED 0

/* Register LDPC_TBUS_RD_SOFT_MODE (PMR_LDPC) */
#define PMB_LDPC_TBUS_RD_SOFT_MODE        0x00EC
#define ABS_PMB_LDPC_TBUS_RD_SOFT_MODE    0x0204F0ECUL

#define PMB_LDPC_TBUS_RD_SOFT_MODE_MASK   0x00000001UL
#define PMB_LDPC_TBUS_RD_SOFT_MODE_SHIFT  0
#define PMB_LDPC_TBUS_RD_SOFT_MODE_SIGNED 0

/* Register LDPC_TBUS_RD_SOFT_DATA_0 (PMR_LDPC) */
#define PMB_LDPC_TBUS_RD_SOFT_DATA_0        0x00F0
#define ABS_PMB_LDPC_TBUS_RD_SOFT_DATA_0    0x0204F0F0UL

#define PMB_LDPC_TBUS_RD_SOFT_DATA_0_MASK   0x0000FFFFUL
#define PMB_LDPC_TBUS_RD_SOFT_DATA_0_SHIFT  0
#define PMB_LDPC_TBUS_RD_SOFT_DATA_0_SIGNED 0

/* Register LDPC_TBUS_RD_SOFT_DATA_1 (PMR_LDPC) */
#define PMB_LDPC_TBUS_RD_SOFT_DATA_1        0x00F4
#define ABS_PMB_LDPC_TBUS_RD_SOFT_DATA_1    0x0204F0F4UL

#define PMB_LDPC_TBUS_RD_SOFT_DATA_1_MASK   0x0000FFFFUL
#define PMB_LDPC_TBUS_RD_SOFT_DATA_1_SHIFT  0
#define PMB_LDPC_TBUS_RD_SOFT_DATA_1_SIGNED 0

/* Register LDPC_TBUS_RD_SOFT_DATA_2 (PMR_LDPC) */
#define PMB_LDPC_TBUS_RD_SOFT_DATA_2        0x00F8
#define ABS_PMB_LDPC_TBUS_RD_SOFT_DATA_2    0x0204F0F8UL

#define PMB_LDPC_TBUS_RD_SOFT_DATA_2_MASK   0x0000FFFFUL
#define PMB_LDPC_TBUS_RD_SOFT_DATA_2_SHIFT  0
#define PMB_LDPC_TBUS_RD_SOFT_DATA_2_SIGNED 0

/* Register LDPC_TBUS_RD_SOFT_DATA_3 (PMR_LDPC) */
#define PMB_LDPC_TBUS_RD_SOFT_DATA_3        0x00FC
#define ABS_PMB_LDPC_TBUS_RD_SOFT_DATA_3    0x0204F0FCUL

#define PMB_LDPC_TBUS_RD_SOFT_DATA_3_MASK   0x0000FFFFUL
#define PMB_LDPC_TBUS_RD_SOFT_DATA_3_SHIFT  0
#define PMB_LDPC_TBUS_RD_SOFT_DATA_3_SIGNED 0

/* Register LDPC_TBUS_RD_SOFT_MASK (PMR_LDPC) */
#define PMB_LDPC_TBUS_RD_SOFT_MASK        0x0100
#define ABS_PMB_LDPC_TBUS_RD_SOFT_MASK    0x0204F100UL

#define PMB_LDPC_TBUS_RD_SOFT_MASK_MASK   0x000000FFUL
#define PMB_LDPC_TBUS_RD_SOFT_MASK_SHIFT  0
#define PMB_LDPC_TBUS_RD_SOFT_MASK_SIGNED 0

/* Register LDPC_TBUS_RD_SOFT_VALID (PMR_LDPC) */
#define PMB_LDPC_TBUS_RD_SOFT_VALID        0x0104
#define ABS_PMB_LDPC_TBUS_RD_SOFT_VALID    0x0204F104UL

#define PMB_LDPC_TBUS_RD_SOFT_VALID_MASK   0x00000001UL
#define PMB_LDPC_TBUS_RD_SOFT_VALID_SHIFT  0
#define PMB_LDPC_TBUS_RD_SOFT_VALID_SIGNED 0

/* Register LDPC_TBUS_RD_HARD_MODE (PMR_LDPC) */
#define PMB_LDPC_TBUS_RD_HARD_MODE        0x0108
#define ABS_PMB_LDPC_TBUS_RD_HARD_MODE    0x0204F108UL

#define PMB_LDPC_TBUS_RD_HARD_MODE_MASK   0x00000001UL
#define PMB_LDPC_TBUS_RD_HARD_MODE_SHIFT  0
#define PMB_LDPC_TBUS_RD_HARD_MODE_SIGNED 0

/* Register LDPC_TBUS_RD_HARD_DATA (PMR_LDPC) */
#define PMB_LDPC_TBUS_RD_HARD_DATA        0x010C
#define ABS_PMB_LDPC_TBUS_RD_HARD_DATA    0x0204F10CUL

#define PMB_LDPC_TBUS_RD_HARD_DATA_MASK   0x00FFFFFFUL
#define PMB_LDPC_TBUS_RD_HARD_DATA_SHIFT  0
#define PMB_LDPC_TBUS_RD_HARD_DATA_SIGNED 0

/* Register LDPC_TBUS_RD_HARD_MASK (PMR_LDPC) */
#define PMB_LDPC_TBUS_RD_HARD_MASK        0x0110
#define ABS_PMB_LDPC_TBUS_RD_HARD_MASK    0x0204F110UL

#define PMB_LDPC_TBUS_RD_HARD_MASK_MASK   0x00000007UL
#define PMB_LDPC_TBUS_RD_HARD_MASK_SHIFT  0
#define PMB_LDPC_TBUS_RD_HARD_MASK_SIGNED 0

/* Register LDPC_TBUS_RD_HARD_VALID (PMR_LDPC) */
#define PMB_LDPC_TBUS_RD_HARD_VALID        0x0114
#define ABS_PMB_LDPC_TBUS_RD_HARD_VALID    0x0204F114UL

#define PMB_LDPC_TBUS_RD_HARD_VALID_MASK   0x00000001UL
#define PMB_LDPC_TBUS_RD_HARD_VALID_SHIFT  0
#define PMB_LDPC_TBUS_RD_HARD_VALID_SIGNED 0

/* Register DEMAPPER_PERIP_SW_RESET (PMR_DEMAPPER) */
#define PMB_DEMAPPER_SW_RESET        0x0000
#define ABS_PMB_DEMAPPER_SW_RESET    0x0204F800UL

#define PMB_DEMAPPER_SW_RESET_MASK   0x00000001UL
#define PMB_DEMAPPER_SW_RESET_SHIFT  0
#define PMB_DEMAPPER_SW_RESET_SIGNED 0

/* Register DEMAPPER_PERIP_LLR_CONTROL (PMR_DEMAPPER) */
#define PMB_DEMAPPER_LLR_CONTROL           0x0004
#define ABS_PMB_DEMAPPER_LLR_CONTROL       0x0204F804UL

#define PMB_DEMAPPER_PRIORI_LLR_SEL_MASK   0x00000001UL
#define PMB_DEMAPPER_PRIORI_LLR_SEL_SHIFT  0
#define PMB_DEMAPPER_PRIORI_LLR_SEL_SIGNED 0

#define PMB_DEMAPPER_EXT_LLR_SEL_MASK      0x00000002UL
#define PMB_DEMAPPER_EXT_LLR_SEL_SHIFT     1
#define PMB_DEMAPPER_EXT_LLR_SEL_SIGNED    0

/* Register DEMAPPER_PERIP_CONTROL (PMR_DEMAPPER) */
#define PMB_DEMAPPER_CONTROL                 0x0008
#define ABS_PMB_DEMAPPER_CONTROL             0x0204F808UL

#define PMB_DEMAPPER_MODE_MASK               0x00000003UL
#define PMB_DEMAPPER_MODE_SHIFT              0
#define PMB_DEMAPPER_MODE_SIGNED             0

#define PMB_DEMAPPER_BITS_PER_CELL_MASK      0x0000003CUL
#define PMB_DEMAPPER_BITS_PER_CELL_SHIFT     2
#define PMB_DEMAPPER_BITS_PER_CELL_SIGNED    0

#define PMB_DEMAPPER_DELTA_SHFT_VALUE_MASK   0x000003C0UL
#define PMB_DEMAPPER_DELTA_SHFT_VALUE_SHIFT  6
#define PMB_DEMAPPER_DELTA_SHFT_VALUE_SIGNED 0

#define PMB_DEMAPPER_USE_APRIORI_LLR_MASK    0x00000400UL
#define PMB_DEMAPPER_USE_APRIORI_LLR_SHIFT   10
#define PMB_DEMAPPER_USE_APRIORI_LLR_SIGNED  0

#define PMB_DEMAPPER_ROT_QAM_CONST_MASK      0x00000800UL
#define PMB_DEMAPPER_ROT_QAM_CONST_SHIFT     11
#define PMB_DEMAPPER_ROT_QAM_CONST_SIGNED    0

#define PMB_DEMAPPER_USE_Q_DELAY_MASK        0x00001000UL
#define PMB_DEMAPPER_USE_Q_DELAY_SHIFT       12
#define PMB_DEMAPPER_USE_Q_DELAY_SIGNED      0

#define PMB_DEMAPPER_EXT_OUTPUT_PORT_MASK    0x00006000UL
#define PMB_DEMAPPER_EXT_OUTPUT_PORT_SHIFT   13
#define PMB_DEMAPPER_EXT_OUTPUT_PORT_SIGNED  0

#define PMB_DEMAPPER_CELL_BIT_WIDTH_MASK     0x00008000UL
#define PMB_DEMAPPER_CELL_BIT_WIDTH_SHIFT    15
#define PMB_DEMAPPER_CELL_BIT_WIDTH_SIGNED   0

#define PMB_DEMAPPER_COMMON_CSI_EN_MASK      0x00010000UL
#define PMB_DEMAPPER_COMMON_CSI_EN_SHIFT     16
#define PMB_DEMAPPER_COMMON_CSI_EN_SIGNED    0

#define PMB_DEMAPPER_LLR_BIT_WIDTH_MASK      0x001E0000UL
#define PMB_DEMAPPER_LLR_BIT_WIDTH_SHIFT     17
#define PMB_DEMAPPER_LLR_BIT_WIDTH_SIGNED    0

/* Register DEMAPPER_PERIP_QAM_ANGLE (PMR_DEMAPPER) */
#define PMB_DEMAPPER_QAM_ANGLE                    0x000C
#define ABS_PMB_DEMAPPER_QAM_ANGLE                0x0204F80CUL

#define PMB_DEMAPPER_SIN_THETA_MASK               0x000000FFUL
#define PMB_DEMAPPER_SIN_THETA_SHIFT              0
#define PMB_DEMAPPER_SIN_THETA_SIGNED             0

#define PMB_DEMAPPER_COS_THETA_MASK               0x0000FF00UL
#define PMB_DEMAPPER_COS_THETA_SHIFT              8
#define PMB_DEMAPPER_COS_THETA_SIGNED             0

#define PMB_DEMAPPER_TAN_THETA_SHIFT_VALUE_MASK   0x000F0000UL
#define PMB_DEMAPPER_TAN_THETA_SHIFT_VALUE_SHIFT  16
#define PMB_DEMAPPER_TAN_THETA_SHIFT_VALUE_SIGNED 0

/* Register DEMAPPER_PERIP_REF_CONST_POINT_INDEX_LLR_EXP_BIAS (PMR_DEMAPPER) */
#define PMB_DEMAPPER_REF_CONST_POINT_INDEX_LLR_EXP_BIAS     0x0010
#define ABS_PMB_DEMAPPER_REF_CONST_POINT_INDEX_LLR_EXP_BIAS 0x0204F810UL

#define PMB_DEMAPPER_REF_CONST_INDEX_MASK                   0x0000003FUL
#define PMB_DEMAPPER_REF_CONST_INDEX_SHIFT                  0
#define PMB_DEMAPPER_REF_CONST_INDEX_SIGNED                 0

#define PMB_DEMAPPER_LLR_EXP_BIAS_MASK                      0x000007C0UL
#define PMB_DEMAPPER_LLR_EXP_BIAS_SHIFT                     6
#define PMB_DEMAPPER_LLR_EXP_BIAS_SIGNED                    0

/* Register DEMAPPER_PERIP_LLR_CLAMP_COMMON_CSI (PMR_DEMAPPER) */
#define PMB_DEMAPPER_LLR_CLAMP_COMMON_CSI     0x0014
#define ABS_PMB_DEMAPPER_LLR_CLAMP_COMMON_CSI 0x0204F814UL

#define PMB_DEMAPPER_COMMON_CSI_VALUE_MASK    0x000000FFUL
#define PMB_DEMAPPER_COMMON_CSI_VALUE_SHIFT   0
#define PMB_DEMAPPER_COMMON_CSI_VALUE_SIGNED  0

#define PMB_DEMAPPER_LLR_CLAMP_RANGE_MASK     0x0000FF00UL
#define PMB_DEMAPPER_LLR_CLAMP_RANGE_SHIFT    8
#define PMB_DEMAPPER_LLR_CLAMP_RANGE_SIGNED   0

/* Register DEMAPPER_PERIP_LLR_INVERT (PMR_DEMAPPER) */
#define PMB_DEMAPPER_LLR_INVERT           0x0018
#define ABS_PMB_DEMAPPER_LLR_INVERT       0x0204F818UL

#define PMB_DEMAPPER_LLR_INVERT_0_MASK    0x00000001UL
#define PMB_DEMAPPER_LLR_INVERT_0_SHIFT   0
#define PMB_DEMAPPER_LLR_INVERT_0_SIGNED  0

#define PMB_DEMAPPER_LLR_INVERT_1_MASK    0x00000002UL
#define PMB_DEMAPPER_LLR_INVERT_1_SHIFT   1
#define PMB_DEMAPPER_LLR_INVERT_1_SIGNED  0

#define PMB_DEMAPPER_LLR_INVERT_2_MASK    0x00000004UL
#define PMB_DEMAPPER_LLR_INVERT_2_SHIFT   2
#define PMB_DEMAPPER_LLR_INVERT_2_SIGNED  0

#define PMB_DEMAPPER_LLR_INVERT_3_MASK    0x00000008UL
#define PMB_DEMAPPER_LLR_INVERT_3_SHIFT   3
#define PMB_DEMAPPER_LLR_INVERT_3_SIGNED  0

#define PMB_DEMAPPER_LLR_INVERT_4_MASK    0x00000010UL
#define PMB_DEMAPPER_LLR_INVERT_4_SHIFT   4
#define PMB_DEMAPPER_LLR_INVERT_4_SIGNED  0

#define PMB_DEMAPPER_LLR_INVERT_5_MASK    0x00000020UL
#define PMB_DEMAPPER_LLR_INVERT_5_SHIFT   5
#define PMB_DEMAPPER_LLR_INVERT_5_SIGNED  0

#define PMB_DEMAPPER_LLR_INVERT_6_MASK    0x00000040UL
#define PMB_DEMAPPER_LLR_INVERT_6_SHIFT   6
#define PMB_DEMAPPER_LLR_INVERT_6_SIGNED  0

#define PMB_DEMAPPER_LLR_INVERT_7_MASK    0x00000080UL
#define PMB_DEMAPPER_LLR_INVERT_7_SHIFT   7
#define PMB_DEMAPPER_LLR_INVERT_7_SIGNED  0

#define PMB_DEMAPPER_LLR_INVERT_8_MASK    0x00000100UL
#define PMB_DEMAPPER_LLR_INVERT_8_SHIFT   8
#define PMB_DEMAPPER_LLR_INVERT_8_SIGNED  0

#define PMB_DEMAPPER_LLR_INVERT_9_MASK    0x00000200UL
#define PMB_DEMAPPER_LLR_INVERT_9_SHIFT   9
#define PMB_DEMAPPER_LLR_INVERT_9_SIGNED  0

#define PMB_DEMAPPER_LLR_INVERT_10_MASK   0x00000400UL
#define PMB_DEMAPPER_LLR_INVERT_10_SHIFT  10
#define PMB_DEMAPPER_LLR_INVERT_10_SIGNED 0

#define PMB_DEMAPPER_LLR_INVERT_11_MASK   0x00000800UL
#define PMB_DEMAPPER_LLR_INVERT_11_SHIFT  11
#define PMB_DEMAPPER_LLR_INVERT_11_SIGNED 0

/* Register DEMAPPER_PERIP_LLR_SELECT_0_5 (PMR_DEMAPPER) */
#define PMB_DEMAPPER_LLR_SELECT_0_5      0x001C
#define ABS_PMB_DEMAPPER_LLR_SELECT_0_5  0x0204F81CUL

#define PMB_DEMAPPER_LLR_SELECT_0_MASK   0x0000000FUL
#define PMB_DEMAPPER_LLR_SELECT_0_SHIFT  0
#define PMB_DEMAPPER_LLR_SELECT_0_SIGNED 0

#define PMB_DEMAPPER_LLR_SELECT_1_MASK   0x000000F0UL
#define PMB_DEMAPPER_LLR_SELECT_1_SHIFT  4
#define PMB_DEMAPPER_LLR_SELECT_1_SIGNED 0

#define PMB_DEMAPPER_LLR_SELECT_2_MASK   0x00000F00UL
#define PMB_DEMAPPER_LLR_SELECT_2_SHIFT  8
#define PMB_DEMAPPER_LLR_SELECT_2_SIGNED 0

#define PMB_DEMAPPER_LLR_SELECT_3_MASK   0x0000F000UL
#define PMB_DEMAPPER_LLR_SELECT_3_SHIFT  12
#define PMB_DEMAPPER_LLR_SELECT_3_SIGNED 0

#define PMB_DEMAPPER_LLR_SELECT_4_MASK   0x000F0000UL
#define PMB_DEMAPPER_LLR_SELECT_4_SHIFT  16
#define PMB_DEMAPPER_LLR_SELECT_4_SIGNED 0

#define PMB_DEMAPPER_LLR_SELECT_5_MASK   0x00F00000UL
#define PMB_DEMAPPER_LLR_SELECT_5_SHIFT  20
#define PMB_DEMAPPER_LLR_SELECT_5_SIGNED 0

/* Register DEMAPPER_PERIP_LLR_SELECT_6_11 (PMR_DEMAPPER) */
#define PMB_DEMAPPER_LLR_SELECT_6_11      0x0020
#define ABS_PMB_DEMAPPER_LLR_SELECT_6_11  0x0204F820UL

#define PMB_DEMAPPER_LLR_SELECT_6_MASK    0x0000000FUL
#define PMB_DEMAPPER_LLR_SELECT_6_SHIFT   0
#define PMB_DEMAPPER_LLR_SELECT_6_SIGNED  0

#define PMB_DEMAPPER_LLR_SELECT_7_MASK    0x000000F0UL
#define PMB_DEMAPPER_LLR_SELECT_7_SHIFT   4
#define PMB_DEMAPPER_LLR_SELECT_7_SIGNED  0

#define PMB_DEMAPPER_LLR_SELECT_8_MASK    0x00000F00UL
#define PMB_DEMAPPER_LLR_SELECT_8_SHIFT   8
#define PMB_DEMAPPER_LLR_SELECT_8_SIGNED  0

#define PMB_DEMAPPER_LLR_SELECT_9_MASK    0x0000F000UL
#define PMB_DEMAPPER_LLR_SELECT_9_SHIFT   12
#define PMB_DEMAPPER_LLR_SELECT_9_SIGNED  0

#define PMB_DEMAPPER_LLR_SELECT_10_MASK   0x000F0000UL
#define PMB_DEMAPPER_LLR_SELECT_10_SHIFT  16
#define PMB_DEMAPPER_LLR_SELECT_10_SIGNED 0

#define PMB_DEMAPPER_LLR_SELECT_11_MASK   0x00F00000UL
#define PMB_DEMAPPER_LLR_SELECT_11_SHIFT  20
#define PMB_DEMAPPER_LLR_SELECT_11_SIGNED 0

/* Register DEMAPPER_PERIP_ARB_CONST_POINT_0 (PMR_DEMAPPER) */
#define PMB_DEMAPPER_ARB_CONST_POINT_0      0x0024
#define ABS_PMB_DEMAPPER_ARB_CONST_POINT_0  0x0204F824UL

#define PMB_DEMAPPER_ARBIT_CONS_PT_0_MASK   0x00FFFFFFUL
#define PMB_DEMAPPER_ARBIT_CONS_PT_0_SHIFT  0
#define PMB_DEMAPPER_ARBIT_CONS_PT_0_SIGNED 0

/* Register DEMAPPER_PERIP_ARB_CONST_POINT_1 (PMR_DEMAPPER) */
#define PMB_DEMAPPER_ARB_CONST_POINT_1      0x0028
#define ABS_PMB_DEMAPPER_ARB_CONST_POINT_1  0x0204F828UL

#define PMB_DEMAPPER_ARBIT_CONS_PT_1_MASK   0x00FFFFFFUL
#define PMB_DEMAPPER_ARBIT_CONS_PT_1_SHIFT  0
#define PMB_DEMAPPER_ARBIT_CONS_PT_1_SIGNED 0

/* Register DEMAPPER_PERIP_ARB_CONST_POINT_2 (PMR_DEMAPPER) */
#define PMB_DEMAPPER_ARB_CONST_POINT_2      0x002C
#define ABS_PMB_DEMAPPER_ARB_CONST_POINT_2  0x0204F82CUL

#define PMB_DEMAPPER_ARBIT_CONS_PT_2_MASK   0x00FFFFFFUL
#define PMB_DEMAPPER_ARBIT_CONS_PT_2_SHIFT  0
#define PMB_DEMAPPER_ARBIT_CONS_PT_2_SIGNED 0

/* Register DEMAPPER_PERIP_ARB_CONST_POINT_3 (PMR_DEMAPPER) */
#define PMB_DEMAPPER_ARB_CONST_POINT_3      0x0030
#define ABS_PMB_DEMAPPER_ARB_CONST_POINT_3  0x0204F830UL

#define PMB_DEMAPPER_ARBIT_CONS_PT_3_MASK   0x00FFFFFFUL
#define PMB_DEMAPPER_ARBIT_CONS_PT_3_SHIFT  0
#define PMB_DEMAPPER_ARBIT_CONS_PT_3_SIGNED 0

/* Register DEMAPPER_PERIP_ARB_CONST_POINT_4 (PMR_DEMAPPER) */
#define PMB_DEMAPPER_ARB_CONST_POINT_4      0x0034
#define ABS_PMB_DEMAPPER_ARB_CONST_POINT_4  0x0204F834UL

#define PMB_DEMAPPER_ARBIT_CONS_PT_4_MASK   0x00FFFFFFUL
#define PMB_DEMAPPER_ARBIT_CONS_PT_4_SHIFT  0
#define PMB_DEMAPPER_ARBIT_CONS_PT_4_SIGNED 0

/* Register DEMAPPER_PERIP_ARB_CONST_POINT_5 (PMR_DEMAPPER) */
#define PMB_DEMAPPER_ARB_CONST_POINT_5      0x0038
#define ABS_PMB_DEMAPPER_ARB_CONST_POINT_5  0x0204F838UL

#define PMB_DEMAPPER_ARBIT_CONS_PT_5_MASK   0x00FFFFFFUL
#define PMB_DEMAPPER_ARBIT_CONS_PT_5_SHIFT  0
#define PMB_DEMAPPER_ARBIT_CONS_PT_5_SIGNED 0

/* Register DEMAPPER_PERIP_ARB_CONST_POINT_6 (PMR_DEMAPPER) */
#define PMB_DEMAPPER_ARB_CONST_POINT_6      0x003C
#define ABS_PMB_DEMAPPER_ARB_CONST_POINT_6  0x0204F83CUL

#define PMB_DEMAPPER_ARBIT_CONS_PT_6_MASK   0x00FFFFFFUL
#define PMB_DEMAPPER_ARBIT_CONS_PT_6_SHIFT  0
#define PMB_DEMAPPER_ARBIT_CONS_PT_6_SIGNED 0

/* Register DEMAPPER_PERIP_ARB_CONST_POINT_7 (PMR_DEMAPPER) */
#define PMB_DEMAPPER_ARB_CONST_POINT_7      0x0040
#define ABS_PMB_DEMAPPER_ARB_CONST_POINT_7  0x0204F840UL

#define PMB_DEMAPPER_ARBIT_CONS_PT_7_MASK   0x00FFFFFFUL
#define PMB_DEMAPPER_ARBIT_CONS_PT_7_SHIFT  0
#define PMB_DEMAPPER_ARBIT_CONS_PT_7_SIGNED 0

/* Register DEMAPPER_PERIP_ARB_CONST_POINT_8 (PMR_DEMAPPER) */
#define PMB_DEMAPPER_ARB_CONST_POINT_8      0x0044
#define ABS_PMB_DEMAPPER_ARB_CONST_POINT_8  0x0204F844UL

#define PMB_DEMAPPER_ARBIT_CONS_PT_8_MASK   0x00FFFFFFUL
#define PMB_DEMAPPER_ARBIT_CONS_PT_8_SHIFT  0
#define PMB_DEMAPPER_ARBIT_CONS_PT_8_SIGNED 0

/* Register DEMAPPER_PERIP_ARB_CONST_POINT_9 (PMR_DEMAPPER) */
#define PMB_DEMAPPER_ARB_CONST_POINT_9      0x0048
#define ABS_PMB_DEMAPPER_ARB_CONST_POINT_9  0x0204F848UL

#define PMB_DEMAPPER_ARBIT_CONS_PT_9_MASK   0x00FFFFFFUL
#define PMB_DEMAPPER_ARBIT_CONS_PT_9_SHIFT  0
#define PMB_DEMAPPER_ARBIT_CONS_PT_9_SIGNED 0

/* Register DEMAPPER_PERIP_ARB_CONST_POINT_10 (PMR_DEMAPPER) */
#define PMB_DEMAPPER_ARB_CONST_POINT_10      0x004C
#define ABS_PMB_DEMAPPER_ARB_CONST_POINT_10  0x0204F84CUL

#define PMB_DEMAPPER_ARBIT_CONS_PT_10_MASK   0x00FFFFFFUL
#define PMB_DEMAPPER_ARBIT_CONS_PT_10_SHIFT  0
#define PMB_DEMAPPER_ARBIT_CONS_PT_10_SIGNED 0

/* Register DEMAPPER_PERIP_ARB_CONST_POINT_11 (PMR_DEMAPPER) */
#define PMB_DEMAPPER_ARB_CONST_POINT_11      0x0050
#define ABS_PMB_DEMAPPER_ARB_CONST_POINT_11  0x0204F850UL

#define PMB_DEMAPPER_ARBIT_CONS_PT_11_MASK   0x00FFFFFFUL
#define PMB_DEMAPPER_ARBIT_CONS_PT_11_SHIFT  0
#define PMB_DEMAPPER_ARBIT_CONS_PT_11_SIGNED 0

/* Register DEMAPPER_PERIP_ARB_CONST_POINT_12 (PMR_DEMAPPER) */
#define PMB_DEMAPPER_ARB_CONST_POINT_12      0x0054
#define ABS_PMB_DEMAPPER_ARB_CONST_POINT_12  0x0204F854UL

#define PMB_DEMAPPER_ARBIT_CONS_PT_12_MASK   0x00FFFFFFUL
#define PMB_DEMAPPER_ARBIT_CONS_PT_12_SHIFT  0
#define PMB_DEMAPPER_ARBIT_CONS_PT_12_SIGNED 0

/* Register DEMAPPER_PERIP_ARB_CONST_POINT_13 (PMR_DEMAPPER) */
#define PMB_DEMAPPER_ARB_CONST_POINT_13      0x0058
#define ABS_PMB_DEMAPPER_ARB_CONST_POINT_13  0x0204F858UL

#define PMB_DEMAPPER_ARBIT_CONS_PT_13_MASK   0x00FFFFFFUL
#define PMB_DEMAPPER_ARBIT_CONS_PT_13_SHIFT  0
#define PMB_DEMAPPER_ARBIT_CONS_PT_13_SIGNED 0

/* Register DEMAPPER_PERIP_ARB_CONST_POINT_14 (PMR_DEMAPPER) */
#define PMB_DEMAPPER_ARB_CONST_POINT_14      0x005C
#define ABS_PMB_DEMAPPER_ARB_CONST_POINT_14  0x0204F85CUL

#define PMB_DEMAPPER_ARBIT_CONS_PT_14_MASK   0x00FFFFFFUL
#define PMB_DEMAPPER_ARBIT_CONS_PT_14_SHIFT  0
#define PMB_DEMAPPER_ARBIT_CONS_PT_14_SIGNED 0

/* Register DEMAPPER_PERIP_ARB_CONST_POINT_15 (PMR_DEMAPPER) */
#define PMB_DEMAPPER_ARB_CONST_POINT_15      0x0060
#define ABS_PMB_DEMAPPER_ARB_CONST_POINT_15  0x0204F860UL

#define PMB_DEMAPPER_ARBIT_CONS_PT_15_MASK   0x00FFFFFFUL
#define PMB_DEMAPPER_ARBIT_CONS_PT_15_SHIFT  0
#define PMB_DEMAPPER_ARBIT_CONS_PT_15_SIGNED 0

/* Register DEMAPPER_PERIP_ARB_CONST_POINT_16 (PMR_DEMAPPER) */
#define PMB_DEMAPPER_ARB_CONST_POINT_16      0x0064
#define ABS_PMB_DEMAPPER_ARB_CONST_POINT_16  0x0204F864UL

#define PMB_DEMAPPER_ARBIT_CONS_PT_16_MASK   0x00FFFFFFUL
#define PMB_DEMAPPER_ARBIT_CONS_PT_16_SHIFT  0
#define PMB_DEMAPPER_ARBIT_CONS_PT_16_SIGNED 0

/* Register DEMAPPER_PERIP_ARB_CONST_POINT_17 (PMR_DEMAPPER) */
#define PMB_DEMAPPER_ARB_CONST_POINT_17      0x0068
#define ABS_PMB_DEMAPPER_ARB_CONST_POINT_17  0x0204F868UL

#define PMB_DEMAPPER_ARBIT_CONS_PT_17_MASK   0x00FFFFFFUL
#define PMB_DEMAPPER_ARBIT_CONS_PT_17_SHIFT  0
#define PMB_DEMAPPER_ARBIT_CONS_PT_17_SIGNED 0

/* Register DEMAPPER_PERIP_ARB_CONST_POINT_18 (PMR_DEMAPPER) */
#define PMB_DEMAPPER_ARB_CONST_POINT_18      0x006C
#define ABS_PMB_DEMAPPER_ARB_CONST_POINT_18  0x0204F86CUL

#define PMB_DEMAPPER_ARBIT_CONS_PT_18_MASK   0x00FFFFFFUL
#define PMB_DEMAPPER_ARBIT_CONS_PT_18_SHIFT  0
#define PMB_DEMAPPER_ARBIT_CONS_PT_18_SIGNED 0

/* Register DEMAPPER_PERIP_ARB_CONST_POINT_19 (PMR_DEMAPPER) */
#define PMB_DEMAPPER_ARB_CONST_POINT_19      0x0070
#define ABS_PMB_DEMAPPER_ARB_CONST_POINT_19  0x0204F870UL

#define PMB_DEMAPPER_ARBIT_CONS_PT_19_MASK   0x00FFFFFFUL
#define PMB_DEMAPPER_ARBIT_CONS_PT_19_SHIFT  0
#define PMB_DEMAPPER_ARBIT_CONS_PT_19_SIGNED 0

/* Register DEMAPPER_PERIP_ARB_CONST_POINT_20 (PMR_DEMAPPER) */
#define PMB_DEMAPPER_ARB_CONST_POINT_20      0x0074
#define ABS_PMB_DEMAPPER_ARB_CONST_POINT_20  0x0204F874UL

#define PMB_DEMAPPER_ARBIT_CONS_PT_20_MASK   0x00FFFFFFUL
#define PMB_DEMAPPER_ARBIT_CONS_PT_20_SHIFT  0
#define PMB_DEMAPPER_ARBIT_CONS_PT_20_SIGNED 0

/* Register DEMAPPER_PERIP_ARB_CONST_POINT_21 (PMR_DEMAPPER) */
#define PMB_DEMAPPER_ARB_CONST_POINT_21      0x0078
#define ABS_PMB_DEMAPPER_ARB_CONST_POINT_21  0x0204F878UL

#define PMB_DEMAPPER_ARBIT_CONS_PT_21_MASK   0x00FFFFFFUL
#define PMB_DEMAPPER_ARBIT_CONS_PT_21_SHIFT  0
#define PMB_DEMAPPER_ARBIT_CONS_PT_21_SIGNED 0

/* Register DEMAPPER_PERIP_ARB_CONST_POINT_22 (PMR_DEMAPPER) */
#define PMB_DEMAPPER_ARB_CONST_POINT_22      0x007C
#define ABS_PMB_DEMAPPER_ARB_CONST_POINT_22  0x0204F87CUL

#define PMB_DEMAPPER_ARBIT_CONS_PT_22_MASK   0x00FFFFFFUL
#define PMB_DEMAPPER_ARBIT_CONS_PT_22_SHIFT  0
#define PMB_DEMAPPER_ARBIT_CONS_PT_22_SIGNED 0

/* Register DEMAPPER_PERIP_ARB_CONST_POINT_23 (PMR_DEMAPPER) */
#define PMB_DEMAPPER_ARB_CONST_POINT_23      0x0080
#define ABS_PMB_DEMAPPER_ARB_CONST_POINT_23  0x0204F880UL

#define PMB_DEMAPPER_ARBIT_CONS_PT_23_MASK   0x00FFFFFFUL
#define PMB_DEMAPPER_ARBIT_CONS_PT_23_SHIFT  0
#define PMB_DEMAPPER_ARBIT_CONS_PT_23_SIGNED 0

/* Register DEMAPPER_PERIP_ARB_CONST_POINT_24 (PMR_DEMAPPER) */
#define PMB_DEMAPPER_ARB_CONST_POINT_24      0x0084
#define ABS_PMB_DEMAPPER_ARB_CONST_POINT_24  0x0204F884UL

#define PMB_DEMAPPER_ARBIT_CONS_PT_24_MASK   0x00FFFFFFUL
#define PMB_DEMAPPER_ARBIT_CONS_PT_24_SHIFT  0
#define PMB_DEMAPPER_ARBIT_CONS_PT_24_SIGNED 0

/* Register DEMAPPER_PERIP_ARB_CONST_POINT_25 (PMR_DEMAPPER) */
#define PMB_DEMAPPER_ARB_CONST_POINT_25      0x0088
#define ABS_PMB_DEMAPPER_ARB_CONST_POINT_25  0x0204F888UL

#define PMB_DEMAPPER_ARBIT_CONS_PT_25_MASK   0x00FFFFFFUL
#define PMB_DEMAPPER_ARBIT_CONS_PT_25_SHIFT  0
#define PMB_DEMAPPER_ARBIT_CONS_PT_25_SIGNED 0

/* Register DEMAPPER_PERIP_ARB_CONST_POINT_26 (PMR_DEMAPPER) */
#define PMB_DEMAPPER_ARB_CONST_POINT_26      0x008C
#define ABS_PMB_DEMAPPER_ARB_CONST_POINT_26  0x0204F88CUL

#define PMB_DEMAPPER_ARBIT_CONS_PT_26_MASK   0x00FFFFFFUL
#define PMB_DEMAPPER_ARBIT_CONS_PT_26_SHIFT  0
#define PMB_DEMAPPER_ARBIT_CONS_PT_26_SIGNED 0

/* Register DEMAPPER_PERIP_ARB_CONST_POINT_27 (PMR_DEMAPPER) */
#define PMB_DEMAPPER_ARB_CONST_POINT_27      0x0090
#define ABS_PMB_DEMAPPER_ARB_CONST_POINT_27  0x0204F890UL

#define PMB_DEMAPPER_ARBIT_CONS_PT_27_MASK   0x00FFFFFFUL
#define PMB_DEMAPPER_ARBIT_CONS_PT_27_SHIFT  0
#define PMB_DEMAPPER_ARBIT_CONS_PT_27_SIGNED 0

/* Register DEMAPPER_PERIP_ARB_CONST_POINT_28 (PMR_DEMAPPER) */
#define PMB_DEMAPPER_ARB_CONST_POINT_28      0x0094
#define ABS_PMB_DEMAPPER_ARB_CONST_POINT_28  0x0204F894UL

#define PMB_DEMAPPER_ARBIT_CONS_PT_28_MASK   0x00FFFFFFUL
#define PMB_DEMAPPER_ARBIT_CONS_PT_28_SHIFT  0
#define PMB_DEMAPPER_ARBIT_CONS_PT_28_SIGNED 0

/* Register DEMAPPER_PERIP_ARB_CONST_POINT_29 (PMR_DEMAPPER) */
#define PMB_DEMAPPER_ARB_CONST_POINT_29      0x0098
#define ABS_PMB_DEMAPPER_ARB_CONST_POINT_29  0x0204F898UL

#define PMB_DEMAPPER_ARBIT_CONS_PT_29_MASK   0x00FFFFFFUL
#define PMB_DEMAPPER_ARBIT_CONS_PT_29_SHIFT  0
#define PMB_DEMAPPER_ARBIT_CONS_PT_29_SIGNED 0

/* Register DEMAPPER_PERIP_ARB_CONST_POINT_30 (PMR_DEMAPPER) */
#define PMB_DEMAPPER_ARB_CONST_POINT_30      0x009C
#define ABS_PMB_DEMAPPER_ARB_CONST_POINT_30  0x0204F89CUL

#define PMB_DEMAPPER_ARBIT_CONS_PT_30_MASK   0x00FFFFFFUL
#define PMB_DEMAPPER_ARBIT_CONS_PT_30_SHIFT  0
#define PMB_DEMAPPER_ARBIT_CONS_PT_30_SIGNED 0

/* Register DEMAPPER_PERIP_ARB_CONST_POINT_31 (PMR_DEMAPPER) */
#define PMB_DEMAPPER_ARB_CONST_POINT_31      0x00A0
#define ABS_PMB_DEMAPPER_ARB_CONST_POINT_31  0x0204F8A0UL

#define PMB_DEMAPPER_ARBIT_CONS_PT_31_MASK   0x00FFFFFFUL
#define PMB_DEMAPPER_ARBIT_CONS_PT_31_SHIFT  0
#define PMB_DEMAPPER_ARBIT_CONS_PT_31_SIGNED 0

/* Register DEMAPPER_PERIP_CELL_COUNT (PMR_DEMAPPER) */
#define PMB_DEMAPPER_CELL_COUNT        0x00A4
#define ABS_PMB_DEMAPPER_CELL_COUNT    0x0204F8A4UL

#define PMB_DEMAPPER_CELL_COUNT_MASK   0x00FFFFFFUL
#define PMB_DEMAPPER_CELL_COUNT_SHIFT  0
#define PMB_DEMAPPER_CELL_COUNT_SIGNED 0

/* Register DEMAPPER_PERIP_STATUS (PMR_DEMAPPER) */
#define PMB_DEMAPPER_STATUS       0x00A8
#define ABS_PMB_DEMAPPER_STATUS   0x0204F8A8UL

#define PMB_DEMAPPER_READY_MASK   0x00000001UL
#define PMB_DEMAPPER_READY_SHIFT  0
#define PMB_DEMAPPER_READY_SIGNED 0

/* Register DEMAPPER_PERIP_CELL_COUNT_STATUS (PMR_DEMAPPER) */
#define PMB_DEMAPPER_CELL_COUNT_STATUS        0x00AC
#define ABS_PMB_DEMAPPER_CELL_COUNT_STATUS    0x0204F8ACUL

#define PMB_DEMAPPER_CELL_COUNT_STATUS_MASK   0x00FFFFFFUL
#define PMB_DEMAPPER_CELL_COUNT_STATUS_SHIFT  0
#define PMB_DEMAPPER_CELL_COUNT_STATUS_SIGNED 0

/* Register DEMAPPER_PERIP_READY_EVENT_STATUS (PMR_DEMAPPER) */
#define PMB_DEMAPPER_READY_EVENT_STATUS      0x00B0
#define ABS_PMB_DEMAPPER_READY_EVENT_STATUS  0x0204F8B0UL

#define PMB_DEMAPPER_READY_EVENT_FLAG_MASK   0x00000001UL
#define PMB_DEMAPPER_READY_EVENT_FLAG_SHIFT  0
#define PMB_DEMAPPER_READY_EVENT_FLAG_SIGNED 0

/* Register DEMAPPER_PERIP_DBG_TBUS_WR_CELL_MODE (PMR_DEMAPPER) */
#define PMB_DEMAPPER_DBG_TBUS_WR_CELL_MODE                   0x00B4
#define ABS_PMB_DEMAPPER_DBG_TBUS_WR_CELL_MODE               0x0204F8B4UL

#define PMB_DEMAPPER_DEMAPPER_DEBUG_TBUS_WR_CELL_MODE_MASK   0x00000001UL
#define PMB_DEMAPPER_DEMAPPER_DEBUG_TBUS_WR_CELL_MODE_SHIFT  0
#define PMB_DEMAPPER_DEMAPPER_DEBUG_TBUS_WR_CELL_MODE_SIGNED 0

/* Register DEMAPPER_PERIP_DBG_TBUS_WR_CELL_DATAIN (PMR_DEMAPPER) */
#define PMB_DEMAPPER_DBG_TBUS_WR_CELL_DATAIN                   0x00B8
#define ABS_PMB_DEMAPPER_DBG_TBUS_WR_CELL_DATAIN               0x0204F8B8UL

#define PMB_DEMAPPER_DEMAPPER_DEBUG_TBUS_WR_CELL_DATAIN_MASK   0x00FFFFFFUL
#define PMB_DEMAPPER_DEMAPPER_DEBUG_TBUS_WR_CELL_DATAIN_SHIFT  0
#define PMB_DEMAPPER_DEMAPPER_DEBUG_TBUS_WR_CELL_DATAIN_SIGNED 0

/* Register DEMAPPER_PERIP_DBG_TBUS_WR_CELL_STATUS (PMR_DEMAPPER) */
#define PMB_DEMAPPER_DBG_TBUS_WR_CELL_STATUS                   0x00BC
#define ABS_PMB_DEMAPPER_DBG_TBUS_WR_CELL_STATUS               0x0204F8BCUL

#define PMB_DEMAPPER_DEMAPPER_DEBUG_TBUS_WR_CELL_STATUS_MASK   0x00000001UL
#define PMB_DEMAPPER_DEMAPPER_DEBUG_TBUS_WR_CELL_STATUS_SHIFT  0
#define PMB_DEMAPPER_DEMAPPER_DEBUG_TBUS_WR_CELL_STATUS_SIGNED 0

/* Register DEMAPPER_PERIP_DBG_TBUS_WR_CSI_MODE (PMR_DEMAPPER) */
#define PMB_DEMAPPER_DBG_TBUS_WR_CSI_MODE                   0x00C0
#define ABS_PMB_DEMAPPER_DBG_TBUS_WR_CSI_MODE               0x0204F8C0UL

#define PMB_DEMAPPER_DEMAPPER_DEBUG_TBUS_WR_CSI_MODE_MASK   0x00000001UL
#define PMB_DEMAPPER_DEMAPPER_DEBUG_TBUS_WR_CSI_MODE_SHIFT  0
#define PMB_DEMAPPER_DEMAPPER_DEBUG_TBUS_WR_CSI_MODE_SIGNED 0

/* Register DEMAPPER_PERIP_DBG_TBUS_WR_CSI_DATAIN (PMR_DEMAPPER) */
#define PMB_DEMAPPER_DBG_TBUS_WR_CSI_DATAIN                   0x00C4
#define ABS_PMB_DEMAPPER_DBG_TBUS_WR_CSI_DATAIN               0x0204F8C4UL

#define PMB_DEMAPPER_DEMAPPER_DEBUG_TBUS_WR_CSI_DATAIN_MASK   0x000000FFUL
#define PMB_DEMAPPER_DEMAPPER_DEBUG_TBUS_WR_CSI_DATAIN_SHIFT  0
#define PMB_DEMAPPER_DEMAPPER_DEBUG_TBUS_WR_CSI_DATAIN_SIGNED 0

/* Register DEMAPPER_PERIP_DBG_TBUS_WR_CSI_STATUS (PMR_DEMAPPER) */
#define PMB_DEMAPPER_DBG_TBUS_WR_CSI_STATUS                   0x00C8
#define ABS_PMB_DEMAPPER_DBG_TBUS_WR_CSI_STATUS               0x0204F8C8UL

#define PMB_DEMAPPER_DEMAPPER_DEBUG_TBUS_WR_CSI_STATUS_MASK   0x00000001UL
#define PMB_DEMAPPER_DEMAPPER_DEBUG_TBUS_WR_CSI_STATUS_SHIFT  0
#define PMB_DEMAPPER_DEMAPPER_DEBUG_TBUS_WR_CSI_STATUS_SIGNED 0

/* Register DEMAPPER_PERIP_DBG_TBUS_WR_PRIOR_LLR_MODE (PMR_DEMAPPER) */
#define PMB_DEMAPPER_DBG_TBUS_WR_PRIOR_LLR_MODE                   0x00CC
#define ABS_PMB_DEMAPPER_DBG_TBUS_WR_PRIOR_LLR_MODE               0x0204F8CCUL

#define PMB_DEMAPPER_DEMAPPER_DEBUG_TBUS_WR_PRIOR_LLR_MODE_MASK   0x00000001UL
#define PMB_DEMAPPER_DEMAPPER_DEBUG_TBUS_WR_PRIOR_LLR_MODE_SHIFT  0
#define PMB_DEMAPPER_DEMAPPER_DEBUG_TBUS_WR_PRIOR_LLR_MODE_SIGNED 0

/* Register DEMAPPER_PERIP_DBG_TBUS_WR_PRIOR_LLR_DATAIN (PMR_DEMAPPER) */
#define PMB_DEMAPPER_DBG_TBUS_WR_PRIOR_LLR_DATAIN                   0x00D0
#define ABS_PMB_DEMAPPER_DBG_TBUS_WR_PRIOR_LLR_DATAIN               0x0204F8D0UL

#define PMB_DEMAPPER_DEMAPPER_DEBUG_TBUS_WR_PRIOR_LLR_DATAIN_MASK   0x00FFFFFFUL
#define PMB_DEMAPPER_DEMAPPER_DEBUG_TBUS_WR_PRIOR_LLR_DATAIN_SHIFT  0
#define PMB_DEMAPPER_DEMAPPER_DEBUG_TBUS_WR_PRIOR_LLR_DATAIN_SIGNED 0

/* Register DEMAPPER_PERIP_DBG_TBUS_WR_PRIOR_LLR_STATUS (PMR_DEMAPPER) */
#define PMB_DEMAPPER_DBG_TBUS_WR_PRIOR_LLR_STATUS                   0x00E0
#define ABS_PMB_DEMAPPER_DBG_TBUS_WR_PRIOR_LLR_STATUS               0x0204F8E0UL

#define PMB_DEMAPPER_DEMAPPER_DEBUG_TBUS_WR_PRIOR_LLR_STATUS_MASK   0x00000001UL
#define PMB_DEMAPPER_DEMAPPER_DEBUG_TBUS_WR_PRIOR_LLR_STATUS_SHIFT  0
#define PMB_DEMAPPER_DEMAPPER_DEBUG_TBUS_WR_PRIOR_LLR_STATUS_SIGNED 0

/* Register DEMAPPER_PERIP_DBG_TBUS_RD_EXTRINSIC_LLR_MODE (PMR_DEMAPPER) */
#define PMB_DEMAPPER_DBG_TBUS_RD_EXTRINSIC_LLR_MODE                   0x00E4
#define ABS_PMB_DEMAPPER_DBG_TBUS_RD_EXTRINSIC_LLR_MODE               0x0204F8E4UL

#define PMB_DEMAPPER_DEMAPPER_DEBUG_TBUS_RD_EXTRINSIC_LLR_MODE_MASK   0x00000001UL
#define PMB_DEMAPPER_DEMAPPER_DEBUG_TBUS_RD_EXTRINSIC_LLR_MODE_SHIFT  0
#define PMB_DEMAPPER_DEMAPPER_DEBUG_TBUS_RD_EXTRINSIC_LLR_MODE_SIGNED 0

/* Register DEMAPPER_PERIP_DBG_TBUS_RD_EXTRINSIC_LLR_DATAOUT (PMR_DEMAPPER) */
#define PMB_DEMAPPER_DBG_TBUS_RD_EXTRINSIC_LLR_DATAOUT                   0x00E8
#define ABS_PMB_DEMAPPER_DBG_TBUS_RD_EXTRINSIC_LLR_DATAOUT               0x0204F8E8UL

#define PMB_DEMAPPER_DEMAPPER_DEBUG_TBUS_RD_EXTRINSIC_LLR_DATAOUT_MASK   0x00FFFFFFUL
#define PMB_DEMAPPER_DEMAPPER_DEBUG_TBUS_RD_EXTRINSIC_LLR_DATAOUT_SHIFT  0
#define PMB_DEMAPPER_DEMAPPER_DEBUG_TBUS_RD_EXTRINSIC_LLR_DATAOUT_SIGNED 0

/* Register DEMAPPER_PERIP_DBG_TBUS_RD_EXTRINSIC_LLR_STATUS (PMR_DEMAPPER) */
#define PMB_DEMAPPER_DBG_TBUS_RD_EXTRINSIC_LLR_STATUS                   0x00EC
#define ABS_PMB_DEMAPPER_DBG_TBUS_RD_EXTRINSIC_LLR_STATUS               0x0204F8ECUL

#define PMB_DEMAPPER_DEMAPPER_DEBUG_TBUS_RD_EXTRINSIC_LLR_STATUS_MASK   0x00000001UL
#define PMB_DEMAPPER_DEMAPPER_DEBUG_TBUS_RD_EXTRINSIC_LLR_STATUS_SHIFT  0
#define PMB_DEMAPPER_DEMAPPER_DEBUG_TBUS_RD_EXTRINSIC_LLR_STATUS_SIGNED 0

/* Register DEMAPPER_PERIP_DBG_TBUS_RD_EXTENDED_DATA_MODE (PMR_DEMAPPER) */
#define PMB_DEMAPPER_DBG_TBUS_RD_EXTENDED_DATA_MODE                   0x00F0
#define ABS_PMB_DEMAPPER_DBG_TBUS_RD_EXTENDED_DATA_MODE               0x0204F8F0UL

#define PMB_DEMAPPER_DEMAPPER_DEBUG_TBUS_RD_EXTENDED_DATA_MODE_MASK   0x00000001UL
#define PMB_DEMAPPER_DEMAPPER_DEBUG_TBUS_RD_EXTENDED_DATA_MODE_SHIFT  0
#define PMB_DEMAPPER_DEMAPPER_DEBUG_TBUS_RD_EXTENDED_DATA_MODE_SIGNED 0

/* Register DEMAPPER_PERIP_DBG_TBUS_RD_EXTENDED_DATA_DATAOUT (PMR_DEMAPPER) */
#define PMB_DEMAPPER_DBG_TBUS_RD_EXTENDED_DATA_DATAOUT                   0x00F4
#define ABS_PMB_DEMAPPER_DBG_TBUS_RD_EXTENDED_DATA_DATAOUT               0x0204F8F4UL

#define PMB_DEMAPPER_DEMAPPER_DEBUG_TBUS_RD_EXTENDED_DATA_DATAOUT_MASK   0x00FFFFFFUL
#define PMB_DEMAPPER_DEMAPPER_DEBUG_TBUS_RD_EXTENDED_DATA_DATAOUT_SHIFT  0
#define PMB_DEMAPPER_DEMAPPER_DEBUG_TBUS_RD_EXTENDED_DATA_DATAOUT_SIGNED 0

/* Register DEMAPPER_PERIP_DBG_TBUS_RD_EXTENDED_DATA_STATUS (PMR_DEMAPPER) */
#define PMB_DEMAPPER_DBG_TBUS_RD_EXTENDED_DATA_STATUS                   0x00F8
#define ABS_PMB_DEMAPPER_DBG_TBUS_RD_EXTENDED_DATA_STATUS               0x0204F8F8UL

#define PMB_DEMAPPER_DEMAPPER_DEBUG_TBUS_RD_EXTENDED_DATA_STATUS_MASK   0x00000001UL
#define PMB_DEMAPPER_DEMAPPER_DEBUG_TBUS_RD_EXTENDED_DATA_STATUS_SHIFT  0
#define PMB_DEMAPPER_DEMAPPER_DEBUG_TBUS_RD_EXTENDED_DATA_STATUS_SIGNED 0

/* Register MCP_PERIP_APC (PMR_MCP2) */
#define PMB_MCP2_PERIP_APC      0x0000
#define ABS_PMB_MCP2_PERIP_APC  0x02050000UL

#define PMB_MCP2_INT_APC_MASK   0x00FFFFFFUL
#define PMB_MCP2_INT_APC_SHIFT  0
#define PMB_MCP2_INT_APC_SIGNED 0

/* Register MCP_PERIP_CLK_ENABLE (PMR_MCP2) */
#define PMB_MCP2_PERIP_CLK_ENABLE              0x0010
#define ABS_PMB_MCP2_PERIP_CLK_ENABLE          0x02050010UL

#define PMB_MCP2_MM_TSO_CLK_ENABLE_MASK        0x00000002UL
#define PMB_MCP2_MM_TSO_CLK_ENABLE_SHIFT       1
#define PMB_MCP2_MM_TSO_CLK_ENABLE_SIGNED      0

#define PMB_MCP2_MM_DERAND_CLK_ENABLE_MASK     0x00000004UL
#define PMB_MCP2_MM_DERAND_CLK_ENABLE_SHIFT    2
#define PMB_MCP2_MM_DERAND_CLK_ENABLE_SIGNED   0

#define PMB_MCP2_MM_DEMAPPER_CLK_ENABLE_MASK   0x00000008UL
#define PMB_MCP2_MM_DEMAPPER_CLK_ENABLE_SHIFT  3
#define PMB_MCP2_MM_DEMAPPER_CLK_ENABLE_SIGNED 0

#define PMB_MCP2_MM_OUTPROC_CLK_ENABLE_MASK    0x00000010UL
#define PMB_MCP2_MM_OUTPROC_CLK_ENABLE_SHIFT   4
#define PMB_MCP2_MM_OUTPROC_CLK_ENABLE_SIGNED  0

#define PMB_MCP2_MM_PACKER_CLK_ENABLE_MASK     0x00000020UL
#define PMB_MCP2_MM_PACKER_CLK_ENABLE_SHIFT    5
#define PMB_MCP2_MM_PACKER_CLK_ENABLE_SIGNED   0

#define PMB_MCP2_MM_HSBDI_CLK_ENABLE_MASK      0x00000040UL
#define PMB_MCP2_MM_HSBDI_CLK_ENABLE_SHIFT     6
#define PMB_MCP2_MM_HSBDI_CLK_ENABLE_SIGNED    0

#define PMB_MCP2_MM_RESAMP_CLK_ENABLE_MASK     0x00000080UL
#define PMB_MCP2_MM_RESAMP_CLK_ENABLE_SHIFT    7
#define PMB_MCP2_MM_RESAMP_CLK_ENABLE_SIGNED   0

#define PMB_MCP2_MM_TS_SYNC_CLK_ENABLE_MASK    0x00000100UL
#define PMB_MCP2_MM_TS_SYNC_CLK_ENABLE_SHIFT   8
#define PMB_MCP2_MM_TS_SYNC_CLK_ENABLE_SIGNED  0

#define PMB_MCP2_MM_LDPC_2X_CLK_ENABLE_MASK    0x00000200UL
#define PMB_MCP2_MM_LDPC_2X_CLK_ENABLE_SHIFT   9
#define PMB_MCP2_MM_LDPC_2X_CLK_ENABLE_SIGNED  0

#define PMB_MCP2_MM_LDPC_CLK_ENABLE_MASK       0x00000400UL
#define PMB_MCP2_MM_LDPC_CLK_ENABLE_SHIFT      10
#define PMB_MCP2_MM_LDPC_CLK_ENABLE_SIGNED     0

#define PMB_MCP2_MM_OD_CLK_ENABLE_MASK         0x00000800UL
#define PMB_MCP2_MM_OD_CLK_ENABLE_SHIFT        11
#define PMB_MCP2_MM_OD_CLK_ENABLE_SIGNED       0

#define PMB_MCP2_MM_TURBO_CLK_ENABLE_MASK      0x00001000UL
#define PMB_MCP2_MM_TURBO_CLK_ENABLE_SHIFT     12
#define PMB_MCP2_MM_TURBO_CLK_ENABLE_SIGNED    0

#define PMB_MCP2_MM_DFE_CLK_ENABLE_MASK        0x00002000UL
#define PMB_MCP2_MM_DFE_CLK_ENABLE_SHIFT       13
#define PMB_MCP2_MM_DFE_CLK_ENABLE_SIGNED      0

#define PMB_MCP2_MM_TXC_CLK_ENABLE_MASK        0x00004000UL
#define PMB_MCP2_MM_TXC_CLK_ENABLE_SHIFT       14
#define PMB_MCP2_MM_TXC_CLK_ENABLE_SIGNED      0

#define PMB_MCP2_MM_TXP_CLK_ENABLE_MASK        0x00008000UL
#define PMB_MCP2_MM_TXP_CLK_ENABLE_SHIFT       15
#define PMB_MCP2_MM_TXP_CLK_ENABLE_SIGNED      0

#define PMB_MCP2_MM_EDAGC_CLK_ENABLE_MASK      0x00010000UL
#define PMB_MCP2_MM_EDAGC_CLK_ENABLE_SHIFT     16
#define PMB_MCP2_MM_EDAGC_CLK_ENABLE_SIGNED    0

#define PMB_MCP2_MM_SCP4_CLK_ENABLE_MASK       0x00020000UL
#define PMB_MCP2_MM_SCP4_CLK_ENABLE_SHIFT      17
#define PMB_MCP2_MM_SCP4_CLK_ENABLE_SIGNED     0

#define PMB_MCP2_MM_SCP3_CLK_ENABLE_MASK       0x00040000UL
#define PMB_MCP2_MM_SCP3_CLK_ENABLE_SHIFT      18
#define PMB_MCP2_MM_SCP3_CLK_ENABLE_SIGNED     0

#define PMB_MCP2_MM_SCP2_CLK_ENABLE_MASK       0x00080000UL
#define PMB_MCP2_MM_SCP2_CLK_ENABLE_SHIFT      19
#define PMB_MCP2_MM_SCP2_CLK_ENABLE_SIGNED     0

#define PMB_MCP2_MM_SCP_CLK_ENABLE_MASK        0x00100000UL
#define PMB_MCP2_MM_SCP_CLK_ENABLE_SHIFT       20
#define PMB_MCP2_MM_SCP_CLK_ENABLE_SIGNED      0

#define PMB_MCP2_MM_MCP_CLK_ENABLE_MASK        0x00200000UL
#define PMB_MCP2_MM_MCP_CLK_ENABLE_SHIFT       21
#define PMB_MCP2_MM_MCP_CLK_ENABLE_SIGNED      0

#define PMB_MCP2_MM_VIT_CLK_ENABLE_MASK        0x00400000UL
#define PMB_MCP2_MM_VIT_CLK_ENABLE_SHIFT       22
#define PMB_MCP2_MM_VIT_CLK_ENABLE_SIGNED      0

#define PMB_MCP2_MM_VIT2_CLK_ENABLE_MASK       0x00800000UL
#define PMB_MCP2_MM_VIT2_CLK_ENABLE_SHIFT      23
#define PMB_MCP2_MM_VIT2_CLK_ENABLE_SIGNED     0

/* Register MCP_PERIP_CLK_ENABLE2 (PMR_MCP2) */
#define PMB_MCP2_PERIP_CLK_ENABLE2             0x0014
#define ABS_PMB_MCP2_PERIP_CLK_ENABLE2         0x02050014UL

#define PMB_MCP2_MM_OD2_CLK_ENABLE_MASK        0x00000002UL
#define PMB_MCP2_MM_OD2_CLK_ENABLE_SHIFT       1
#define PMB_MCP2_MM_OD2_CLK_ENABLE_SIGNED      0

#define PMB_MCP2_MM_BT_CLK_ENABLE_MASK         0x00000004UL
#define PMB_MCP2_MM_BT_CLK_ENABLE_SHIFT        2
#define PMB_MCP2_MM_BT_CLK_ENABLE_SIGNED       0

#define PMB_MCP2_MM_PACKER2_CLK_ENABLE_MASK    0x00000008UL
#define PMB_MCP2_MM_PACKER2_CLK_ENABLE_SHIFT   3
#define PMB_MCP2_MM_PACKER2_CLK_ENABLE_SIGNED  0

#define PMB_MCP2_MM_SCP12_CLK_ENABLE_MASK      0x00000010UL
#define PMB_MCP2_MM_SCP12_CLK_ENABLE_SHIFT     4
#define PMB_MCP2_MM_SCP12_CLK_ENABLE_SIGNED    0

#define PMB_MCP2_MM_SCP11_CLK_ENABLE_MASK      0x00000020UL
#define PMB_MCP2_MM_SCP11_CLK_ENABLE_SHIFT     5
#define PMB_MCP2_MM_SCP11_CLK_ENABLE_SIGNED    0

#define PMB_MCP2_MM_SCP10_CLK_ENABLE_MASK      0x00000040UL
#define PMB_MCP2_MM_SCP10_CLK_ENABLE_SHIFT     6
#define PMB_MCP2_MM_SCP10_CLK_ENABLE_SIGNED    0

#define PMB_MCP2_MM_SCP9_CLK_ENABLE_MASK       0x00000080UL
#define PMB_MCP2_MM_SCP9_CLK_ENABLE_SHIFT      7
#define PMB_MCP2_MM_SCP9_CLK_ENABLE_SIGNED     0

#define PMB_MCP2_MM_SCP8_CLK_ENABLE_MASK       0x00000100UL
#define PMB_MCP2_MM_SCP8_CLK_ENABLE_SHIFT      8
#define PMB_MCP2_MM_SCP8_CLK_ENABLE_SIGNED     0

#define PMB_MCP2_MM_SCP7_CLK_ENABLE_MASK       0x00000200UL
#define PMB_MCP2_MM_SCP7_CLK_ENABLE_SHIFT      9
#define PMB_MCP2_MM_SCP7_CLK_ENABLE_SIGNED     0

#define PMB_MCP2_MM_SCP6_CLK_ENABLE_MASK       0x00000400UL
#define PMB_MCP2_MM_SCP6_CLK_ENABLE_SHIFT      10
#define PMB_MCP2_MM_SCP6_CLK_ENABLE_SIGNED     0

#define PMB_MCP2_MM_SCP5_CLK_ENABLE_MASK       0x00000800UL
#define PMB_MCP2_MM_SCP5_CLK_ENABLE_SHIFT      11
#define PMB_MCP2_MM_SCP5_CLK_ENABLE_SIGNED     0

#define PMB_MCP2_MM_OUTPROC2_CLK_ENABLE_MASK   0x00001000UL
#define PMB_MCP2_MM_OUTPROC2_CLK_ENABLE_SHIFT  12
#define PMB_MCP2_MM_OUTPROC2_CLK_ENABLE_SIGNED 0

#define PMB_MCP2_MM_LDPC2_2X_CLK_ENABLE_MASK   0x00002000UL
#define PMB_MCP2_MM_LDPC2_2X_CLK_ENABLE_SHIFT  13
#define PMB_MCP2_MM_LDPC2_2X_CLK_ENABLE_SIGNED 0

#define PMB_MCP2_MM_LDPC2_CLK_ENABLE_MASK      0x00004000UL
#define PMB_MCP2_MM_LDPC2_CLK_ENABLE_SHIFT     14
#define PMB_MCP2_MM_LDPC2_CLK_ENABLE_SIGNED    0

#define PMB_MCP2_MM_TSO2_CLK_ENABLE_MASK       0x00008000UL
#define PMB_MCP2_MM_TSO2_CLK_ENABLE_SHIFT      15
#define PMB_MCP2_MM_TSO2_CLK_ENABLE_SIGNED     0

#define PMB_MCP2_MM_TS_SYNC2_CLK_ENABLE_MASK   0x00010000UL
#define PMB_MCP2_MM_TS_SYNC2_CLK_ENABLE_SHIFT  16
#define PMB_MCP2_MM_TS_SYNC2_CLK_ENABLE_SIGNED 0

#define PMB_MCP2_MM_RESAMP5_CLK_ENABLE_MASK    0x00020000UL
#define PMB_MCP2_MM_RESAMP5_CLK_ENABLE_SHIFT   17
#define PMB_MCP2_MM_RESAMP5_CLK_ENABLE_SIGNED  0

#define PMB_MCP2_MM_RESAMP4_CLK_ENABLE_MASK    0x00040000UL
#define PMB_MCP2_MM_RESAMP4_CLK_ENABLE_SHIFT   18
#define PMB_MCP2_MM_RESAMP4_CLK_ENABLE_SIGNED  0

#define PMB_MCP2_MM_RESAMP3_CLK_ENABLE_MASK    0x00080000UL
#define PMB_MCP2_MM_RESAMP3_CLK_ENABLE_SHIFT   19
#define PMB_MCP2_MM_RESAMP3_CLK_ENABLE_SIGNED  0

#define PMB_MCP2_MM_RESAMP2_CLK_ENABLE_MASK    0x00100000UL
#define PMB_MCP2_MM_RESAMP2_CLK_ENABLE_SHIFT   20
#define PMB_MCP2_MM_RESAMP2_CLK_ENABLE_SIGNED  0

#define PMB_MCP2_MM_EDAGC2_CLK_ENABLE_MASK     0x00200000UL
#define PMB_MCP2_MM_EDAGC2_CLK_ENABLE_SHIFT    21
#define PMB_MCP2_MM_EDAGC2_CLK_ENABLE_SIGNED   0

#define PMB_MCP2_MM_DFE2_CLK_ENABLE_MASK       0x00400000UL
#define PMB_MCP2_MM_DFE2_CLK_ENABLE_SHIFT      22
#define PMB_MCP2_MM_DFE2_CLK_ENABLE_SIGNED     0

#define PMB_MCP2_MM_DEAGG_CLK_ENABLE_MASK      0x00800000UL
#define PMB_MCP2_MM_DEAGG_CLK_ENABLE_SHIFT     23
#define PMB_MCP2_MM_DEAGG_CLK_ENABLE_SIGNED    0

/* Register MCP_MEM_REMAP_B_CTRL (PMR_MCP2) */
#define PMB_MCP2_MEM_REMAP_B_CTRL        0x0024
#define ABS_PMB_MCP2_MEM_REMAP_B_CTRL    0x02050024UL

#define PMB_MCP2_REGION_B_NRW_MASK       0x00000001UL
#define PMB_MCP2_REGION_B_NRW_SHIFT      0
#define PMB_MCP2_REGION_B_NRW_SIGNED     0

#define PMB_MCP2_LEGACY_ADDR_MODE_MASK   0x00000002UL
#define PMB_MCP2_LEGACY_ADDR_MODE_SHIFT  1
#define PMB_MCP2_LEGACY_ADDR_MODE_SIGNED 0

/* Register MCP_PERIP_EFCN_INT (PMR_MCP2) */
#define PMB_MCP2_PERIP_EFCN_INT         0x05C4
#define ABS_PMB_MCP2_PERIP_EFCN_INT     0x020505C4UL

#define PMB_MCP2_EFCN_INT_ENABLE_MASK   0x0000FE00UL
#define PMB_MCP2_EFCN_INT_ENABLE_SHIFT  9
#define PMB_MCP2_EFCN_INT_ENABLE_SIGNED 0

/* Register MCP_PERIP_EFC1_CTRL3 (PMR_MCP2) */
#define PMB_MCP2_PERIP_EFC1_CTRL3     0x0660
#define ABS_PMB_MCP2_PERIP_EFC1_CTRL3 0x02050660UL

#define PMB_MCP2_EFC1_NEW_PC_MASK     0x00000FFFUL
#define PMB_MCP2_EFC1_NEW_PC_SHIFT    0
#define PMB_MCP2_EFC1_NEW_PC_SIGNED   0

/* Register MCP_PERIP_EFC1_CTRL4 (PMR_MCP2) */
#define PMB_MCP2_PERIP_EFC1_CTRL4     0x0664
#define ABS_PMB_MCP2_PERIP_EFC1_CTRL4 0x02050664UL

#define PMB_MCP2_EFC1_NEW_AP7_MASK    0x00FFFFFFUL
#define PMB_MCP2_EFC1_NEW_AP7_SHIFT   0
#define PMB_MCP2_EFC1_NEW_AP7_SIGNED  0

/* Register MCP_PERIP_EFC2_CTRL3 (PMR_MCP2) */
#define PMB_MCP2_PERIP_EFC2_CTRL3     0x06A0
#define ABS_PMB_MCP2_PERIP_EFC2_CTRL3 0x020506A0UL

#define PMB_MCP2_EFC2_NEW_PC_MASK     0x00000FFFUL
#define PMB_MCP2_EFC2_NEW_PC_SHIFT    0
#define PMB_MCP2_EFC2_NEW_PC_SIGNED   0

/* Register MCP_PERIP_EFC2_CTRL4 (PMR_MCP2) */
#define PMB_MCP2_PERIP_EFC2_CTRL4     0x06A4
#define ABS_PMB_MCP2_PERIP_EFC2_CTRL4 0x020506A4UL

#define PMB_MCP2_EFC2_NEW_AP7_MASK    0x00FFFFFFUL
#define PMB_MCP2_EFC2_NEW_AP7_SHIFT   0
#define PMB_MCP2_EFC2_NEW_AP7_SIGNED  0

/* Register MCP_PERIP_EFC3_CTRL3 (PMR_MCP2) */
#define PMB_MCP2_PERIP_EFC3_CTRL3     0x06E0
#define ABS_PMB_MCP2_PERIP_EFC3_CTRL3 0x020506E0UL

#define PMB_MCP2_EFC3_NEW_PC_MASK     0x00000FFFUL
#define PMB_MCP2_EFC3_NEW_PC_SHIFT    0
#define PMB_MCP2_EFC3_NEW_PC_SIGNED   0

/* Register MCP_PERIP_EFC3_CTRL4 (PMR_MCP2) */
#define PMB_MCP2_PERIP_EFC3_CTRL4     0x06E4
#define ABS_PMB_MCP2_PERIP_EFC3_CTRL4 0x020506E4UL

#define PMB_MCP2_EFC3_NEW_AP7_MASK    0x00FFFFFFUL
#define PMB_MCP2_EFC3_NEW_AP7_SHIFT   0
#define PMB_MCP2_EFC3_NEW_AP7_SIGNED  0

/* Register MCP_PERIP_EFC4_CTRL3 (PMR_MCP2) */
#define PMB_MCP2_PERIP_EFC4_CTRL3     0x0720
#define ABS_PMB_MCP2_PERIP_EFC4_CTRL3 0x02050720UL

#define PMB_MCP2_EFC4_NEW_PC_MASK     0x00000FFFUL
#define PMB_MCP2_EFC4_NEW_PC_SHIFT    0
#define PMB_MCP2_EFC4_NEW_PC_SIGNED   0

/* Register MCP_PERIP_EFC4_CTRL4 (PMR_MCP2) */
#define PMB_MCP2_PERIP_EFC4_CTRL4     0x0724
#define ABS_PMB_MCP2_PERIP_EFC4_CTRL4 0x02050724UL

#define PMB_MCP2_EFC4_NEW_AP7_MASK    0x00FFFFFFUL
#define PMB_MCP2_EFC4_NEW_AP7_SHIFT   0
#define PMB_MCP2_EFC4_NEW_AP7_SIGNED  0

/* Register MCP_PERIP_EFC5_CTRL3 (PMR_MCP2) */
#define PMB_MCP2_PERIP_EFC5_CTRL3     0x0760
#define ABS_PMB_MCP2_PERIP_EFC5_CTRL3 0x02050760UL

#define PMB_MCP2_EFC5_NEW_PC_MASK     0x00000FFFUL
#define PMB_MCP2_EFC5_NEW_PC_SHIFT    0
#define PMB_MCP2_EFC5_NEW_PC_SIGNED   0

/* Register MCP_PERIP_EFC5_CTRL4 (PMR_MCP2) */
#define PMB_MCP2_PERIP_EFC5_CTRL4     0x0764
#define ABS_PMB_MCP2_PERIP_EFC5_CTRL4 0x02050764UL

#define PMB_MCP2_EFC5_NEW_AP7_MASK    0x00FFFFFFUL
#define PMB_MCP2_EFC5_NEW_AP7_SHIFT   0
#define PMB_MCP2_EFC5_NEW_AP7_SIGNED  0

/* Register MCP_PERIP_EFC6_CTRL3 (PMR_MCP2) */
#define PMB_MCP2_PERIP_EFC6_CTRL3     0x07A0
#define ABS_PMB_MCP2_PERIP_EFC6_CTRL3 0x020507A0UL

#define PMB_MCP2_EFC6_NEW_PC_MASK     0x00000FFFUL
#define PMB_MCP2_EFC6_NEW_PC_SHIFT    0
#define PMB_MCP2_EFC6_NEW_PC_SIGNED   0

/* Register MCP_PERIP_EFC6_CTRL4 (PMR_MCP2) */
#define PMB_MCP2_PERIP_EFC6_CTRL4     0x07A4
#define ABS_PMB_MCP2_PERIP_EFC6_CTRL4 0x020507A4UL

#define PMB_MCP2_EFC6_NEW_AP7_MASK    0x00FFFFFFUL
#define PMB_MCP2_EFC6_NEW_AP7_SHIFT   0
#define PMB_MCP2_EFC6_NEW_AP7_SIGNED  0

/* Register MCP_PERIP_EFC7_CTRL3 (PMR_MCP2) */
#define PMB_MCP2_PERIP_EFC7_CTRL3     0x07E0
#define ABS_PMB_MCP2_PERIP_EFC7_CTRL3 0x020507E0UL

#define PMB_MCP2_EFC7_NEW_PC_MASK     0x00000FFFUL
#define PMB_MCP2_EFC7_NEW_PC_SHIFT    0
#define PMB_MCP2_EFC7_NEW_PC_SIGNED   0

/* Register MCP_PERIP_EFC7_CTRL4 (PMR_MCP2) */
#define PMB_MCP2_PERIP_EFC7_CTRL4     0x07E4
#define ABS_PMB_MCP2_PERIP_EFC7_CTRL4 0x020507E4UL

#define PMB_MCP2_EFC7_NEW_AP7_MASK    0x00FFFFFFUL
#define PMB_MCP2_EFC7_NEW_AP7_SHIFT   0
#define PMB_MCP2_EFC7_NEW_AP7_SIGNED  0

/* Register MCP_PERIP_PRBS_CTRL (PMR_MCP2) */
#define PMB_MCP2_PERIP_PRBS_CTRL     0x0800
#define ABS_PMB_MCP2_PERIP_PRBS_CTRL 0x02050800UL

#define PMB_MCP2_NUM_SEGS_A_MASK     0x00000F00UL
#define PMB_MCP2_NUM_SEGS_A_SHIFT    8
#define PMB_MCP2_NUM_SEGS_A_SIGNED   0

#define PMB_MCP2_START_SEG_MASK      0x0000F000UL
#define PMB_MCP2_START_SEG_SHIFT     12
#define PMB_MCP2_START_SEG_SIGNED    0

#define PMB_MCP2_PILOT_PHASE_MASK    0x00030000UL
#define PMB_MCP2_PILOT_PHASE_SHIFT   16
#define PMB_MCP2_PILOT_PHASE_SIGNED  0

#define PMB_MCP2_DIFF_DQPSK_MASK     0x00040000UL
#define PMB_MCP2_DIFF_DQPSK_SHIFT    18
#define PMB_MCP2_DIFF_DQPSK_SIGNED   0

#define PMB_MCP2_DVB_CTRL_SEL_MASK   0x00080000UL
#define PMB_MCP2_DVB_CTRL_SEL_SHIFT  19
#define PMB_MCP2_DVB_CTRL_SEL_SIGNED 0

#define PMB_MCP2_EXT_MODE_SEL_MASK   0x00100000UL
#define PMB_MCP2_EXT_MODE_SEL_SHIFT  20
#define PMB_MCP2_EXT_MODE_SEL_SIGNED 0

#define PMB_MCP2_PRBS_GEN_SEL_MASK   0x00E00000UL
#define PMB_MCP2_PRBS_GEN_SEL_SHIFT  21
#define PMB_MCP2_PRBS_GEN_SEL_SIGNED 0

/* Register MCP_PERIP_PRBS_CTRL2 (PMR_MCP2) */
#define PMB_MCP2_PERIP_PRBS_CTRL2     0x0804
#define ABS_PMB_MCP2_PERIP_PRBS_CTRL2 0x02050804UL

#define PMB_MCP2_NUM_SEGS_B_MASK      0x00000F00UL
#define PMB_MCP2_NUM_SEGS_B_SHIFT     8
#define PMB_MCP2_NUM_SEGS_B_SIGNED    0

#define PMB_MCP2_NUM_SEGS_C_MASK      0x0000F000UL
#define PMB_MCP2_NUM_SEGS_C_SHIFT     12
#define PMB_MCP2_NUM_SEGS_C_SIGNED    0

#define PMB_MCP2_LAYER_ILEAVE_MASK    0x00030000UL
#define PMB_MCP2_LAYER_ILEAVE_SHIFT   16
#define PMB_MCP2_LAYER_ILEAVE_SIGNED  0

/* Register MCP_PERIP_LFSR_CTRL (PMR_MCP2) */
#define PMB_MCP2_PERIP_LFSR_CTRL     0x0808
#define ABS_PMB_MCP2_PERIP_LFSR_CTRL 0x02050808UL

#define PMB_MCP2_LFSR_HOLDOFF_MASK   0x00001F00UL
#define PMB_MCP2_LFSR_HOLDOFF_SHIFT  8
#define PMB_MCP2_LFSR_HOLDOFF_SIGNED 0

#define PMB_MCP2_LFSR_MAPPING_MASK   0x00006000UL
#define PMB_MCP2_LFSR_MAPPING_SHIFT  13
#define PMB_MCP2_LFSR_MAPPING_SIGNED 0

#define PMB_MCP2_LFSR_PACKING_MASK   0x000E0000UL
#define PMB_MCP2_LFSR_PACKING_SHIFT  17
#define PMB_MCP2_LFSR_PACKING_SIGNED 0

/* Register MCP_PERIP_LFSR_MASK (PMR_MCP2) */
#define PMB_MCP2_PERIP_LFSR_MASK     0x080C
#define ABS_PMB_MCP2_PERIP_LFSR_MASK 0x0205080CUL

#define PMB_MCP2_LFSR_MASK_MASK      0x00FFFFFFUL
#define PMB_MCP2_LFSR_MASK_SHIFT     0
#define PMB_MCP2_LFSR_MASK_SIGNED    0

/* Register MCP_PERIP_LFSR_STATE (PMR_MCP2) */
#define PMB_MCP2_PERIP_LFSR_STATE     0x0810
#define ABS_PMB_MCP2_PERIP_LFSR_STATE 0x02050810UL

#define PMB_MCP2_LFSR_STATE_MASK      0x00FFFFFFUL
#define PMB_MCP2_LFSR_STATE_SHIFT     0
#define PMB_MCP2_LFSR_STATE_SIGNED    0

/* Register MCP_PERIP_LFSR_FEEDBACK (PMR_MCP2) */
#define PMB_MCP2_PERIP_LFSR_FEEDBACK     0x0814
#define ABS_PMB_MCP2_PERIP_LFSR_FEEDBACK 0x02050814UL

#define PMB_MCP2_LFSR_FEEDBACK_MASK      0x00FFFFFFUL
#define PMB_MCP2_LFSR_FEEDBACK_SHIFT     0
#define PMB_MCP2_LFSR_FEEDBACK_SIGNED    0

/* Register MCP_PERIP_HOST_SIG (PMR_MCP2) */
#define PMB_MCP2_PERIP_HOST_SIG      0x0820
#define ABS_PMB_MCP2_PERIP_HOST_SIG  0x02050820UL

#define PMB_MCP2_HOST_SIG_ACK_MASK   0x00000100UL
#define PMB_MCP2_HOST_SIG_ACK_SHIFT  8
#define PMB_MCP2_HOST_SIG_ACK_SIGNED 0

/* Register MCP_PERIP_FIXED28_TO_FLOAT8 (PMR_MCP2) */
#define PMB_MCP2_PERIP_FIXED28_TO_FLOAT8       0x0828
#define ABS_PMB_MCP2_PERIP_FIXED28_TO_FLOAT8   0x02050828UL

#define PMB_MCP2_FP_TO_FL_CLAMP_MASK           0x000000FFUL
#define PMB_MCP2_FP_TO_FL_CLAMP_SHIFT          0
#define PMB_MCP2_FP_TO_FL_CLAMP_SIGNED         0

#define PMB_MCP2_FP_TO_FL_MANT_WIDTH_MASK      0x00000700UL
#define PMB_MCP2_FP_TO_FL_MANT_WIDTH_SHIFT     8
#define PMB_MCP2_FP_TO_FL_MANT_WIDTH_SIGNED    0

#define PMB_MCP2_FP_TO_FL_EXP_BIAS_MASK        0x0003F000UL
#define PMB_MCP2_FP_TO_FL_EXP_BIAS_SHIFT       12
#define PMB_MCP2_FP_TO_FL_EXP_BIAS_SIGNED      0

#define PMB_MCP2_FP_TO_FL_ROUNDING_MODE_MASK   0x00300000UL
#define PMB_MCP2_FP_TO_FL_ROUNDING_MODE_SHIFT  20
#define PMB_MCP2_FP_TO_FL_ROUNDING_MODE_SIGNED 0

#define PMB_MCP2_FP_TO_FL_IS_SIGNED_MASK       0x00800000UL
#define PMB_MCP2_FP_TO_FL_IS_SIGNED_SHIFT      23
#define PMB_MCP2_FP_TO_FL_IS_SIGNED_SIGNED     0

/* Register MCP_PERIP_FLOAT8_TO_FIXED28 (PMR_MCP2) */
#define PMB_MCP2_PERIP_FLOAT8_TO_FIXED28       0x082C
#define ABS_PMB_MCP2_PERIP_FLOAT8_TO_FIXED28   0x0205082CUL

#define PMB_MCP2_FL_TO_FP_MANT_WIDTH_MASK      0x00000700UL
#define PMB_MCP2_FL_TO_FP_MANT_WIDTH_SHIFT     8
#define PMB_MCP2_FL_TO_FP_MANT_WIDTH_SIGNED    0

#define PMB_MCP2_FL_TO_FP_EXP_BIAS_MASK        0x0003F000UL
#define PMB_MCP2_FL_TO_FP_EXP_BIAS_SHIFT       12
#define PMB_MCP2_FL_TO_FP_EXP_BIAS_SIGNED      0

#define PMB_MCP2_FL_TO_FP_ROUNDING_MODE_MASK   0x00300000UL
#define PMB_MCP2_FL_TO_FP_ROUNDING_MODE_SHIFT  20
#define PMB_MCP2_FL_TO_FP_ROUNDING_MODE_SIGNED 0

#define PMB_MCP2_FL_TO_FP_IS_SIGNED_MASK       0x00800000UL
#define PMB_MCP2_FL_TO_FP_IS_SIGNED_SHIFT      23
#define PMB_MCP2_FL_TO_FP_IS_SIGNED_SIGNED     0

/* Register MCP_PERIP_CYCLE_CNT (PMR_MCP2) */
#define PMB_MCP2_PERIP_CYCLE_CNT     0x0830
#define ABS_PMB_MCP2_PERIP_CYCLE_CNT 0x02050830UL

#define PMB_MCP2_COUNT_MASK          0x000FFFFFUL
#define PMB_MCP2_COUNT_SHIFT         0
#define PMB_MCP2_COUNT_SIGNED        0

/* Register MCP_PERIP_ISSUE_CNT (PMR_MCP2) */
#define PMB_MCP2_PERIP_ISSUE_CNT     0x0834
#define ABS_PMB_MCP2_PERIP_ISSUE_CNT 0x02050834UL

#define PMB_MCP2_ISSUE_MASK          0x000FFFFFUL
#define PMB_MCP2_ISSUE_SHIFT         0
#define PMB_MCP2_ISSUE_SIGNED        0

/* Register MCP_PERIP_WAIT_CNT (PMR_MCP2) */
#define PMB_MCP2_PERIP_WAIT_CNT     0x0838
#define ABS_PMB_MCP2_PERIP_WAIT_CNT 0x02050838UL

#define PMB_MCP2_WAITS_MASK         0x000FFFFFUL
#define PMB_MCP2_WAITS_SHIFT        0
#define PMB_MCP2_WAITS_SIGNED       0

/* Register MCP_PERIP_MINMAX_CTRL (PMR_MCP2) */
#define PMB_MCP2_PERIP_MINMAX_CTRL        0x0840
#define ABS_PMB_MCP2_PERIP_MINMAX_CTRL    0x02050840UL

#define PMB_MCP2_MINMAX_HOLDOFF_MASK      0x00001F00UL
#define PMB_MCP2_MINMAX_HOLDOFF_SHIFT     8
#define PMB_MCP2_MINMAX_HOLDOFF_SIGNED    0

#define PMB_MCP2_MINMAX_INIT_ON_RD_MASK   0x00010000UL
#define PMB_MCP2_MINMAX_INIT_ON_RD_SHIFT  16
#define PMB_MCP2_MINMAX_INIT_ON_RD_SIGNED 0

#define PMB_MCP2_MINMAX_EDGE_MASK         0x00060000UL
#define PMB_MCP2_MINMAX_EDGE_SHIFT        17
#define PMB_MCP2_MINMAX_EDGE_SIGNED       0

#define PMB_MCP2_MINMAX_MODE_MASK         0x00180000UL
#define PMB_MCP2_MINMAX_MODE_SHIFT        19
#define PMB_MCP2_MINMAX_MODE_SIGNED       0

#define PMB_MCP2_MINMAX_ABS_MASK          0x00200000UL
#define PMB_MCP2_MINMAX_ABS_SHIFT         21
#define PMB_MCP2_MINMAX_ABS_SIGNED        0

#define PMB_MCP2_MINMAX_DBL_MASK          0x00400000UL
#define PMB_MCP2_MINMAX_DBL_SHIFT         22
#define PMB_MCP2_MINMAX_DBL_SIGNED        0

#define PMB_MCP2_MINMAX_INIT_MASK         0x00800000UL
#define PMB_MCP2_MINMAX_INIT_SHIFT        23
#define PMB_MCP2_MINMAX_INIT_SIGNED       0

/* Register MCP_PERIP_MINMAX_VAL (PMR_MCP2) */
#define PMB_MCP2_PERIP_MINMAX_VAL     0x0844
#define ABS_PMB_MCP2_PERIP_MINMAX_VAL 0x02050844UL

#define PMB_MCP2_MINMAX_VAL_MASK      0x00FFFF00UL
#define PMB_MCP2_MINMAX_VAL_SHIFT     8
#define PMB_MCP2_MINMAX_VAL_SIGNED    0

/* Register MCP_PERIP_MINMAX_POS (PMR_MCP2) */
#define PMB_MCP2_PERIP_MINMAX_POS     0x0848
#define ABS_PMB_MCP2_PERIP_MINMAX_POS 0x02050848UL

#define PMB_MCP2_MINMAX_POS_MASK      0x00FFFFFFUL
#define PMB_MCP2_MINMAX_POS_SHIFT     0
#define PMB_MCP2_MINMAX_POS_SIGNED    0

/* Register MCP_PERIP_PRBS_PERM0 (PMR_MCP2) */
#define PMB_MCP2_PERIP_PRBS_PERM0     0x084C
#define ABS_PMB_MCP2_PERIP_PRBS_PERM0 0x0205084CUL

#define PMB_MCP2_PRBS_PERM0_MASK      0x0000000FUL
#define PMB_MCP2_PRBS_PERM0_SHIFT     0
#define PMB_MCP2_PRBS_PERM0_SIGNED    0

#define PMB_MCP2_PRBS_PERM1_MASK      0x000000F0UL
#define PMB_MCP2_PRBS_PERM1_SHIFT     4
#define PMB_MCP2_PRBS_PERM1_SIGNED    0

#define PMB_MCP2_PRBS_PERM2_MASK      0x00000F00UL
#define PMB_MCP2_PRBS_PERM2_SHIFT     8
#define PMB_MCP2_PRBS_PERM2_SIGNED    0

#define PMB_MCP2_PRBS_PERM3_MASK      0x0000F000UL
#define PMB_MCP2_PRBS_PERM3_SHIFT     12
#define PMB_MCP2_PRBS_PERM3_SIGNED    0

#define PMB_MCP2_PRBS_PERM4_MASK      0x000F0000UL
#define PMB_MCP2_PRBS_PERM4_SHIFT     16
#define PMB_MCP2_PRBS_PERM4_SIGNED    0

#define PMB_MCP2_PRBS_PERM5_MASK      0x00F00000UL
#define PMB_MCP2_PRBS_PERM5_SHIFT     20
#define PMB_MCP2_PRBS_PERM5_SIGNED    0

/* Register MCP_PERIP_PRBS_PERM1 (PMR_MCP2) */
#define PMB_MCP2_PERIP_PRBS_PERM1     0x0850
#define ABS_PMB_MCP2_PERIP_PRBS_PERM1 0x02050850UL

#define PMB_MCP2_PRBS_PERM6_MASK      0x0000000FUL
#define PMB_MCP2_PRBS_PERM6_SHIFT     0
#define PMB_MCP2_PRBS_PERM6_SIGNED    0

#define PMB_MCP2_PRBS_PERM7_MASK      0x000000F0UL
#define PMB_MCP2_PRBS_PERM7_SHIFT     4
#define PMB_MCP2_PRBS_PERM7_SIGNED    0

#define PMB_MCP2_PRBS_PERM8_MASK      0x00000F00UL
#define PMB_MCP2_PRBS_PERM8_SHIFT     8
#define PMB_MCP2_PRBS_PERM8_SIGNED    0

#define PMB_MCP2_PRBS_PERM9_MASK      0x0000F000UL
#define PMB_MCP2_PRBS_PERM9_SHIFT     12
#define PMB_MCP2_PRBS_PERM9_SIGNED    0

#define PMB_MCP2_PRBS_PERM10_MASK     0x000F0000UL
#define PMB_MCP2_PRBS_PERM10_SHIFT    16
#define PMB_MCP2_PRBS_PERM10_SIGNED   0

#define PMB_MCP2_PRBS_PERM11_MASK     0x00F00000UL
#define PMB_MCP2_PRBS_PERM11_SHIFT    20
#define PMB_MCP2_PRBS_PERM11_SIGNED   0

/* Register MCP_PERIP_PRBS_PERM2 (PMR_MCP2) */
#define PMB_MCP2_PERIP_PRBS_PERM2     0x0854
#define ABS_PMB_MCP2_PERIP_PRBS_PERM2 0x02050854UL

#define PMB_MCP2_PRBS_PERM12_MASK     0x0000000FUL
#define PMB_MCP2_PRBS_PERM12_SHIFT    0
#define PMB_MCP2_PRBS_PERM12_SIGNED   0

#define PMB_MCP2_PRBS_PERM13_MASK     0x000000F0UL
#define PMB_MCP2_PRBS_PERM13_SHIFT    4
#define PMB_MCP2_PRBS_PERM13_SIGNED   0

/* Register MCP_PERIP_PRBS_DVB_CFG (PMR_MCP2) */
#define PMB_MCP2_PERIP_PRBS_DVB_CFG     0x0858
#define ABS_PMB_MCP2_PERIP_PRBS_DVB_CFG 0x02050858UL

#define PMB_MCP2_PRBS_NMAX_MASK         0x0000FFFFUL
#define PMB_MCP2_PRBS_NMAX_SHIFT        0
#define PMB_MCP2_PRBS_NMAX_SIGNED       0

#define PMB_MCP2_PRBS_WIDTH_MASK        0x000F0000UL
#define PMB_MCP2_PRBS_WIDTH_SHIFT       16
#define PMB_MCP2_PRBS_WIDTH_SIGNED      0

#define PMB_MCP2_PRBS_TAPS_MASK         0x00700000UL
#define PMB_MCP2_PRBS_TAPS_SHIFT        20
#define PMB_MCP2_PRBS_TAPS_SIGNED       0

/* Register MCP_PERIP_CDSG_CFG0 (PMR_MCP2) */
#define PMB_MCP2_PERIP_CDSG_CFG0     0x08E0
#define ABS_PMB_MCP2_PERIP_CDSG_CFG0 0x020508E0UL

#define PMB_MCP2_CDSG_P_R_MASK       0x00FFFF00UL
#define PMB_MCP2_CDSG_P_R_SHIFT      8
#define PMB_MCP2_CDSG_P_R_SIGNED     0

/* Register MCP_PERIP_CDSG_CFG1 (PMR_MCP2) */
#define PMB_MCP2_PERIP_CDSG_CFG1         0x08E4
#define ABS_PMB_MCP2_PERIP_CDSG_CFG1     0x020508E4UL

#define PMB_MCP2_CDSG_NUM_FB_TAPS_MASK   0x00000007UL
#define PMB_MCP2_CDSG_NUM_FB_TAPS_SHIFT  0
#define PMB_MCP2_CDSG_NUM_FB_TAPS_SIGNED 0

#define PMB_MCP2_CDSG_N_CELLS_MASK       0x000FFFF0UL
#define PMB_MCP2_CDSG_N_CELLS_SHIFT      4
#define PMB_MCP2_CDSG_N_CELLS_SIGNED     0

#define PMB_MCP2_CDSG_N_D_MASK           0x00F00000UL
#define PMB_MCP2_CDSG_N_D_SHIFT          20
#define PMB_MCP2_CDSG_N_D_SIGNED         0

/* Register MCP_PERIP_CDSG_CFG2 (PMR_MCP2) */
#define PMB_MCP2_PERIP_CDSG_CFG2     0x08E8
#define ABS_PMB_MCP2_PERIP_CDSG_CFG2 0x020508E8UL

#define PMB_MCP2_CDSG_FB_TAP0_MASK   0x0000000FUL
#define PMB_MCP2_CDSG_FB_TAP0_SHIFT  0
#define PMB_MCP2_CDSG_FB_TAP0_SIGNED 0

#define PMB_MCP2_CDSG_FB_TAP1_MASK   0x000000F0UL
#define PMB_MCP2_CDSG_FB_TAP1_SHIFT  4
#define PMB_MCP2_CDSG_FB_TAP1_SIGNED 0

#define PMB_MCP2_CDSG_FB_TAP2_MASK   0x00000F00UL
#define PMB_MCP2_CDSG_FB_TAP2_SHIFT  8
#define PMB_MCP2_CDSG_FB_TAP2_SIGNED 0

#define PMB_MCP2_CDSG_FB_TAP3_MASK   0x0000F000UL
#define PMB_MCP2_CDSG_FB_TAP3_SHIFT  12
#define PMB_MCP2_CDSG_FB_TAP3_SIGNED 0

#define PMB_MCP2_CDSG_FB_TAP4_MASK   0x000F0000UL
#define PMB_MCP2_CDSG_FB_TAP4_SHIFT  16
#define PMB_MCP2_CDSG_FB_TAP4_SIGNED 0

#define PMB_MCP2_CDSG_FB_TAP5_MASK   0x00F00000UL
#define PMB_MCP2_CDSG_FB_TAP5_SHIFT  20
#define PMB_MCP2_CDSG_FB_TAP5_SIGNED 0

/* Register MCP_DVBS2_DESCRAMBLER_XLFSR_STATE0 (PMR_MCP2) */
#define PMB_MCP2_DVBS2_DESCRAMBLER_XLFSR_STATE0     0x08EC
#define ABS_PMB_MCP2_DVBS2_DESCRAMBLER_XLFSR_STATE0 0x020508ECUL

#define PMB_MCP2_DVBS2_DESCRAMBLER_STATE0_MASK      0x0003FFFFUL
#define PMB_MCP2_DVBS2_DESCRAMBLER_STATE0_SHIFT     0
#define PMB_MCP2_DVBS2_DESCRAMBLER_STATE0_SIGNED    0

/* Register MCP_DVBS2_DESCRAMBLER_XLFSR_STATE1 (PMR_MCP2) */
#define PMB_MCP2_DVBS2_DESCRAMBLER_XLFSR_STATE1     0x08F0
#define ABS_PMB_MCP2_DVBS2_DESCRAMBLER_XLFSR_STATE1 0x020508F0UL

#define PMB_MCP2_DVBS2_DESCRAMBLER_STATE1_MASK      0x0003FFFFUL
#define PMB_MCP2_DVBS2_DESCRAMBLER_STATE1_SHIFT     0
#define PMB_MCP2_DVBS2_DESCRAMBLER_STATE1_SIGNED    0

/* Register MCP_DVBS2_DESCRAMBLER_XLFSR_STATE2 (PMR_MCP2) */
#define PMB_MCP2_DVBS2_DESCRAMBLER_XLFSR_STATE2     0x08F4
#define ABS_PMB_MCP2_DVBS2_DESCRAMBLER_XLFSR_STATE2 0x020508F4UL

#define PMB_MCP2_DVBS2_DESCRAMBLER_STATE2_MASK      0x0003FFFFUL
#define PMB_MCP2_DVBS2_DESCRAMBLER_STATE2_SHIFT     0
#define PMB_MCP2_DVBS2_DESCRAMBLER_STATE2_SIGNED    0

/* Register MCP_DVBS2_DESCRAMBLER_XLFSR_STATE3 (PMR_MCP2) */
#define PMB_MCP2_DVBS2_DESCRAMBLER_XLFSR_STATE3     0x08F8
#define ABS_PMB_MCP2_DVBS2_DESCRAMBLER_XLFSR_STATE3 0x020508F8UL

#define PMB_MCP2_DVBS2_DESCRAMBLER_STATE3_MASK      0x0003FFFFUL
#define PMB_MCP2_DVBS2_DESCRAMBLER_STATE3_SHIFT     0
#define PMB_MCP2_DVBS2_DESCRAMBLER_STATE3_SIGNED    0

/* Register MCP_PERIP_APC (PMR_MCP3) */
#define PMB_MCP3_PERIP_APC      0x0000
#define ABS_PMB_MCP3_PERIP_APC  0x02051000UL

#define PMB_MCP3_INT_APC_MASK   0x00FFFFFFUL
#define PMB_MCP3_INT_APC_SHIFT  0
#define PMB_MCP3_INT_APC_SIGNED 0

/* Register MCP_PERIP_CLK_ENABLE (PMR_MCP3) */
#define PMB_MCP3_PERIP_CLK_ENABLE              0x0010
#define ABS_PMB_MCP3_PERIP_CLK_ENABLE          0x02051010UL

#define PMB_MCP3_MM_TSO_CLK_ENABLE_MASK        0x00000002UL
#define PMB_MCP3_MM_TSO_CLK_ENABLE_SHIFT       1
#define PMB_MCP3_MM_TSO_CLK_ENABLE_SIGNED      0

#define PMB_MCP3_MM_DERAND_CLK_ENABLE_MASK     0x00000004UL
#define PMB_MCP3_MM_DERAND_CLK_ENABLE_SHIFT    2
#define PMB_MCP3_MM_DERAND_CLK_ENABLE_SIGNED   0

#define PMB_MCP3_MM_DEMAPPER_CLK_ENABLE_MASK   0x00000008UL
#define PMB_MCP3_MM_DEMAPPER_CLK_ENABLE_SHIFT  3
#define PMB_MCP3_MM_DEMAPPER_CLK_ENABLE_SIGNED 0

#define PMB_MCP3_MM_OUTPROC_CLK_ENABLE_MASK    0x00000010UL
#define PMB_MCP3_MM_OUTPROC_CLK_ENABLE_SHIFT   4
#define PMB_MCP3_MM_OUTPROC_CLK_ENABLE_SIGNED  0

#define PMB_MCP3_MM_PACKER_CLK_ENABLE_MASK     0x00000020UL
#define PMB_MCP3_MM_PACKER_CLK_ENABLE_SHIFT    5
#define PMB_MCP3_MM_PACKER_CLK_ENABLE_SIGNED   0

#define PMB_MCP3_MM_HSBDI_CLK_ENABLE_MASK      0x00000040UL
#define PMB_MCP3_MM_HSBDI_CLK_ENABLE_SHIFT     6
#define PMB_MCP3_MM_HSBDI_CLK_ENABLE_SIGNED    0

#define PMB_MCP3_MM_RESAMP_CLK_ENABLE_MASK     0x00000080UL
#define PMB_MCP3_MM_RESAMP_CLK_ENABLE_SHIFT    7
#define PMB_MCP3_MM_RESAMP_CLK_ENABLE_SIGNED   0

#define PMB_MCP3_MM_TS_SYNC_CLK_ENABLE_MASK    0x00000100UL
#define PMB_MCP3_MM_TS_SYNC_CLK_ENABLE_SHIFT   8
#define PMB_MCP3_MM_TS_SYNC_CLK_ENABLE_SIGNED  0

#define PMB_MCP3_MM_LDPC_2X_CLK_ENABLE_MASK    0x00000200UL
#define PMB_MCP3_MM_LDPC_2X_CLK_ENABLE_SHIFT   9
#define PMB_MCP3_MM_LDPC_2X_CLK_ENABLE_SIGNED  0

#define PMB_MCP3_MM_LDPC_CLK_ENABLE_MASK       0x00000400UL
#define PMB_MCP3_MM_LDPC_CLK_ENABLE_SHIFT      10
#define PMB_MCP3_MM_LDPC_CLK_ENABLE_SIGNED     0

#define PMB_MCP3_MM_OD_CLK_ENABLE_MASK         0x00000800UL
#define PMB_MCP3_MM_OD_CLK_ENABLE_SHIFT        11
#define PMB_MCP3_MM_OD_CLK_ENABLE_SIGNED       0

#define PMB_MCP3_MM_TURBO_CLK_ENABLE_MASK      0x00001000UL
#define PMB_MCP3_MM_TURBO_CLK_ENABLE_SHIFT     12
#define PMB_MCP3_MM_TURBO_CLK_ENABLE_SIGNED    0

#define PMB_MCP3_MM_DFE_CLK_ENABLE_MASK        0x00002000UL
#define PMB_MCP3_MM_DFE_CLK_ENABLE_SHIFT       13
#define PMB_MCP3_MM_DFE_CLK_ENABLE_SIGNED      0

#define PMB_MCP3_MM_TXC_CLK_ENABLE_MASK        0x00004000UL
#define PMB_MCP3_MM_TXC_CLK_ENABLE_SHIFT       14
#define PMB_MCP3_MM_TXC_CLK_ENABLE_SIGNED      0

#define PMB_MCP3_MM_TXP_CLK_ENABLE_MASK        0x00008000UL
#define PMB_MCP3_MM_TXP_CLK_ENABLE_SHIFT       15
#define PMB_MCP3_MM_TXP_CLK_ENABLE_SIGNED      0

#define PMB_MCP3_MM_EDAGC_CLK_ENABLE_MASK      0x00010000UL
#define PMB_MCP3_MM_EDAGC_CLK_ENABLE_SHIFT     16
#define PMB_MCP3_MM_EDAGC_CLK_ENABLE_SIGNED    0

#define PMB_MCP3_MM_SCP4_CLK_ENABLE_MASK       0x00020000UL
#define PMB_MCP3_MM_SCP4_CLK_ENABLE_SHIFT      17
#define PMB_MCP3_MM_SCP4_CLK_ENABLE_SIGNED     0

#define PMB_MCP3_MM_SCP3_CLK_ENABLE_MASK       0x00040000UL
#define PMB_MCP3_MM_SCP3_CLK_ENABLE_SHIFT      18
#define PMB_MCP3_MM_SCP3_CLK_ENABLE_SIGNED     0

#define PMB_MCP3_MM_SCP2_CLK_ENABLE_MASK       0x00080000UL
#define PMB_MCP3_MM_SCP2_CLK_ENABLE_SHIFT      19
#define PMB_MCP3_MM_SCP2_CLK_ENABLE_SIGNED     0

#define PMB_MCP3_MM_SCP_CLK_ENABLE_MASK        0x00100000UL
#define PMB_MCP3_MM_SCP_CLK_ENABLE_SHIFT       20
#define PMB_MCP3_MM_SCP_CLK_ENABLE_SIGNED      0

#define PMB_MCP3_MM_MCP_CLK_ENABLE_MASK        0x00200000UL
#define PMB_MCP3_MM_MCP_CLK_ENABLE_SHIFT       21
#define PMB_MCP3_MM_MCP_CLK_ENABLE_SIGNED      0

#define PMB_MCP3_MM_VIT_CLK_ENABLE_MASK        0x00400000UL
#define PMB_MCP3_MM_VIT_CLK_ENABLE_SHIFT       22
#define PMB_MCP3_MM_VIT_CLK_ENABLE_SIGNED      0

#define PMB_MCP3_MM_VIT2_CLK_ENABLE_MASK       0x00800000UL
#define PMB_MCP3_MM_VIT2_CLK_ENABLE_SHIFT      23
#define PMB_MCP3_MM_VIT2_CLK_ENABLE_SIGNED     0

/* Register MCP_PERIP_CLK_ENABLE2 (PMR_MCP3) */
#define PMB_MCP3_PERIP_CLK_ENABLE2             0x0014
#define ABS_PMB_MCP3_PERIP_CLK_ENABLE2         0x02051014UL

#define PMB_MCP3_MM_OD2_CLK_ENABLE_MASK        0x00000002UL
#define PMB_MCP3_MM_OD2_CLK_ENABLE_SHIFT       1
#define PMB_MCP3_MM_OD2_CLK_ENABLE_SIGNED      0

#define PMB_MCP3_MM_BT_CLK_ENABLE_MASK         0x00000004UL
#define PMB_MCP3_MM_BT_CLK_ENABLE_SHIFT        2
#define PMB_MCP3_MM_BT_CLK_ENABLE_SIGNED       0

#define PMB_MCP3_MM_PACKER2_CLK_ENABLE_MASK    0x00000008UL
#define PMB_MCP3_MM_PACKER2_CLK_ENABLE_SHIFT   3
#define PMB_MCP3_MM_PACKER2_CLK_ENABLE_SIGNED  0

#define PMB_MCP3_MM_SCP12_CLK_ENABLE_MASK      0x00000010UL
#define PMB_MCP3_MM_SCP12_CLK_ENABLE_SHIFT     4
#define PMB_MCP3_MM_SCP12_CLK_ENABLE_SIGNED    0

#define PMB_MCP3_MM_SCP11_CLK_ENABLE_MASK      0x00000020UL
#define PMB_MCP3_MM_SCP11_CLK_ENABLE_SHIFT     5
#define PMB_MCP3_MM_SCP11_CLK_ENABLE_SIGNED    0

#define PMB_MCP3_MM_SCP10_CLK_ENABLE_MASK      0x00000040UL
#define PMB_MCP3_MM_SCP10_CLK_ENABLE_SHIFT     6
#define PMB_MCP3_MM_SCP10_CLK_ENABLE_SIGNED    0

#define PMB_MCP3_MM_SCP9_CLK_ENABLE_MASK       0x00000080UL
#define PMB_MCP3_MM_SCP9_CLK_ENABLE_SHIFT      7
#define PMB_MCP3_MM_SCP9_CLK_ENABLE_SIGNED     0

#define PMB_MCP3_MM_SCP8_CLK_ENABLE_MASK       0x00000100UL
#define PMB_MCP3_MM_SCP8_CLK_ENABLE_SHIFT      8
#define PMB_MCP3_MM_SCP8_CLK_ENABLE_SIGNED     0

#define PMB_MCP3_MM_SCP7_CLK_ENABLE_MASK       0x00000200UL
#define PMB_MCP3_MM_SCP7_CLK_ENABLE_SHIFT      9
#define PMB_MCP3_MM_SCP7_CLK_ENABLE_SIGNED     0

#define PMB_MCP3_MM_SCP6_CLK_ENABLE_MASK       0x00000400UL
#define PMB_MCP3_MM_SCP6_CLK_ENABLE_SHIFT      10
#define PMB_MCP3_MM_SCP6_CLK_ENABLE_SIGNED     0

#define PMB_MCP3_MM_SCP5_CLK_ENABLE_MASK       0x00000800UL
#define PMB_MCP3_MM_SCP5_CLK_ENABLE_SHIFT      11
#define PMB_MCP3_MM_SCP5_CLK_ENABLE_SIGNED     0

#define PMB_MCP3_MM_OUTPROC2_CLK_ENABLE_MASK   0x00001000UL
#define PMB_MCP3_MM_OUTPROC2_CLK_ENABLE_SHIFT  12
#define PMB_MCP3_MM_OUTPROC2_CLK_ENABLE_SIGNED 0

#define PMB_MCP3_MM_LDPC2_2X_CLK_ENABLE_MASK   0x00002000UL
#define PMB_MCP3_MM_LDPC2_2X_CLK_ENABLE_SHIFT  13
#define PMB_MCP3_MM_LDPC2_2X_CLK_ENABLE_SIGNED 0

#define PMB_MCP3_MM_LDPC2_CLK_ENABLE_MASK      0x00004000UL
#define PMB_MCP3_MM_LDPC2_CLK_ENABLE_SHIFT     14
#define PMB_MCP3_MM_LDPC2_CLK_ENABLE_SIGNED    0

#define PMB_MCP3_MM_TSO2_CLK_ENABLE_MASK       0x00008000UL
#define PMB_MCP3_MM_TSO2_CLK_ENABLE_SHIFT      15
#define PMB_MCP3_MM_TSO2_CLK_ENABLE_SIGNED     0

#define PMB_MCP3_MM_TS_SYNC2_CLK_ENABLE_MASK   0x00010000UL
#define PMB_MCP3_MM_TS_SYNC2_CLK_ENABLE_SHIFT  16
#define PMB_MCP3_MM_TS_SYNC2_CLK_ENABLE_SIGNED 0

#define PMB_MCP3_MM_RESAMP5_CLK_ENABLE_MASK    0x00020000UL
#define PMB_MCP3_MM_RESAMP5_CLK_ENABLE_SHIFT   17
#define PMB_MCP3_MM_RESAMP5_CLK_ENABLE_SIGNED  0

#define PMB_MCP3_MM_RESAMP4_CLK_ENABLE_MASK    0x00040000UL
#define PMB_MCP3_MM_RESAMP4_CLK_ENABLE_SHIFT   18
#define PMB_MCP3_MM_RESAMP4_CLK_ENABLE_SIGNED  0

#define PMB_MCP3_MM_RESAMP3_CLK_ENABLE_MASK    0x00080000UL
#define PMB_MCP3_MM_RESAMP3_CLK_ENABLE_SHIFT   19
#define PMB_MCP3_MM_RESAMP3_CLK_ENABLE_SIGNED  0

#define PMB_MCP3_MM_RESAMP2_CLK_ENABLE_MASK    0x00100000UL
#define PMB_MCP3_MM_RESAMP2_CLK_ENABLE_SHIFT   20
#define PMB_MCP3_MM_RESAMP2_CLK_ENABLE_SIGNED  0

#define PMB_MCP3_MM_EDAGC2_CLK_ENABLE_MASK     0x00200000UL
#define PMB_MCP3_MM_EDAGC2_CLK_ENABLE_SHIFT    21
#define PMB_MCP3_MM_EDAGC2_CLK_ENABLE_SIGNED   0

#define PMB_MCP3_MM_DFE2_CLK_ENABLE_MASK       0x00400000UL
#define PMB_MCP3_MM_DFE2_CLK_ENABLE_SHIFT      22
#define PMB_MCP3_MM_DFE2_CLK_ENABLE_SIGNED     0

#define PMB_MCP3_MM_DEAGG_CLK_ENABLE_MASK      0x00800000UL
#define PMB_MCP3_MM_DEAGG_CLK_ENABLE_SHIFT     23
#define PMB_MCP3_MM_DEAGG_CLK_ENABLE_SIGNED    0

/* Register MCP_MEM_REMAP_B_CTRL (PMR_MCP3) */
#define PMB_MCP3_MEM_REMAP_B_CTRL        0x0024
#define ABS_PMB_MCP3_MEM_REMAP_B_CTRL    0x02051024UL

#define PMB_MCP3_REGION_B_NRW_MASK       0x00000001UL
#define PMB_MCP3_REGION_B_NRW_SHIFT      0
#define PMB_MCP3_REGION_B_NRW_SIGNED     0

#define PMB_MCP3_LEGACY_ADDR_MODE_MASK   0x00000002UL
#define PMB_MCP3_LEGACY_ADDR_MODE_SHIFT  1
#define PMB_MCP3_LEGACY_ADDR_MODE_SIGNED 0

/* Register MCP_PERIP_EFCN_INT (PMR_MCP3) */
#define PMB_MCP3_PERIP_EFCN_INT         0x05C4
#define ABS_PMB_MCP3_PERIP_EFCN_INT     0x020515C4UL

#define PMB_MCP3_EFCN_INT_ENABLE_MASK   0x0000FE00UL
#define PMB_MCP3_EFCN_INT_ENABLE_SHIFT  9
#define PMB_MCP3_EFCN_INT_ENABLE_SIGNED 0

/* Register MCP_PERIP_EFC1_CTRL3 (PMR_MCP3) */
#define PMB_MCP3_PERIP_EFC1_CTRL3     0x0660
#define ABS_PMB_MCP3_PERIP_EFC1_CTRL3 0x02051660UL

#define PMB_MCP3_EFC1_NEW_PC_MASK     0x00000FFFUL
#define PMB_MCP3_EFC1_NEW_PC_SHIFT    0
#define PMB_MCP3_EFC1_NEW_PC_SIGNED   0

/* Register MCP_PERIP_EFC1_CTRL4 (PMR_MCP3) */
#define PMB_MCP3_PERIP_EFC1_CTRL4     0x0664
#define ABS_PMB_MCP3_PERIP_EFC1_CTRL4 0x02051664UL

#define PMB_MCP3_EFC1_NEW_AP7_MASK    0x00FFFFFFUL
#define PMB_MCP3_EFC1_NEW_AP7_SHIFT   0
#define PMB_MCP3_EFC1_NEW_AP7_SIGNED  0

/* Register MCP_PERIP_EFC2_CTRL3 (PMR_MCP3) */
#define PMB_MCP3_PERIP_EFC2_CTRL3     0x06A0
#define ABS_PMB_MCP3_PERIP_EFC2_CTRL3 0x020516A0UL

#define PMB_MCP3_EFC2_NEW_PC_MASK     0x00000FFFUL
#define PMB_MCP3_EFC2_NEW_PC_SHIFT    0
#define PMB_MCP3_EFC2_NEW_PC_SIGNED   0

/* Register MCP_PERIP_EFC2_CTRL4 (PMR_MCP3) */
#define PMB_MCP3_PERIP_EFC2_CTRL4     0x06A4
#define ABS_PMB_MCP3_PERIP_EFC2_CTRL4 0x020516A4UL

#define PMB_MCP3_EFC2_NEW_AP7_MASK    0x00FFFFFFUL
#define PMB_MCP3_EFC2_NEW_AP7_SHIFT   0
#define PMB_MCP3_EFC2_NEW_AP7_SIGNED  0

/* Register MCP_PERIP_EFC3_CTRL3 (PMR_MCP3) */
#define PMB_MCP3_PERIP_EFC3_CTRL3     0x06E0
#define ABS_PMB_MCP3_PERIP_EFC3_CTRL3 0x020516E0UL

#define PMB_MCP3_EFC3_NEW_PC_MASK     0x00000FFFUL
#define PMB_MCP3_EFC3_NEW_PC_SHIFT    0
#define PMB_MCP3_EFC3_NEW_PC_SIGNED   0

/* Register MCP_PERIP_EFC3_CTRL4 (PMR_MCP3) */
#define PMB_MCP3_PERIP_EFC3_CTRL4     0x06E4
#define ABS_PMB_MCP3_PERIP_EFC3_CTRL4 0x020516E4UL

#define PMB_MCP3_EFC3_NEW_AP7_MASK    0x00FFFFFFUL
#define PMB_MCP3_EFC3_NEW_AP7_SHIFT   0
#define PMB_MCP3_EFC3_NEW_AP7_SIGNED  0

/* Register MCP_PERIP_EFC4_CTRL3 (PMR_MCP3) */
#define PMB_MCP3_PERIP_EFC4_CTRL3     0x0720
#define ABS_PMB_MCP3_PERIP_EFC4_CTRL3 0x02051720UL

#define PMB_MCP3_EFC4_NEW_PC_MASK     0x00000FFFUL
#define PMB_MCP3_EFC4_NEW_PC_SHIFT    0
#define PMB_MCP3_EFC4_NEW_PC_SIGNED   0

/* Register MCP_PERIP_EFC4_CTRL4 (PMR_MCP3) */
#define PMB_MCP3_PERIP_EFC4_CTRL4     0x0724
#define ABS_PMB_MCP3_PERIP_EFC4_CTRL4 0x02051724UL

#define PMB_MCP3_EFC4_NEW_AP7_MASK    0x00FFFFFFUL
#define PMB_MCP3_EFC4_NEW_AP7_SHIFT   0
#define PMB_MCP3_EFC4_NEW_AP7_SIGNED  0

/* Register MCP_PERIP_EFC5_CTRL3 (PMR_MCP3) */
#define PMB_MCP3_PERIP_EFC5_CTRL3     0x0760
#define ABS_PMB_MCP3_PERIP_EFC5_CTRL3 0x02051760UL

#define PMB_MCP3_EFC5_NEW_PC_MASK     0x00000FFFUL
#define PMB_MCP3_EFC5_NEW_PC_SHIFT    0
#define PMB_MCP3_EFC5_NEW_PC_SIGNED   0

/* Register MCP_PERIP_EFC5_CTRL4 (PMR_MCP3) */
#define PMB_MCP3_PERIP_EFC5_CTRL4     0x0764
#define ABS_PMB_MCP3_PERIP_EFC5_CTRL4 0x02051764UL

#define PMB_MCP3_EFC5_NEW_AP7_MASK    0x00FFFFFFUL
#define PMB_MCP3_EFC5_NEW_AP7_SHIFT   0
#define PMB_MCP3_EFC5_NEW_AP7_SIGNED  0

/* Register MCP_PERIP_EFC6_CTRL3 (PMR_MCP3) */
#define PMB_MCP3_PERIP_EFC6_CTRL3     0x07A0
#define ABS_PMB_MCP3_PERIP_EFC6_CTRL3 0x020517A0UL

#define PMB_MCP3_EFC6_NEW_PC_MASK     0x00000FFFUL
#define PMB_MCP3_EFC6_NEW_PC_SHIFT    0
#define PMB_MCP3_EFC6_NEW_PC_SIGNED   0

/* Register MCP_PERIP_EFC6_CTRL4 (PMR_MCP3) */
#define PMB_MCP3_PERIP_EFC6_CTRL4     0x07A4
#define ABS_PMB_MCP3_PERIP_EFC6_CTRL4 0x020517A4UL

#define PMB_MCP3_EFC6_NEW_AP7_MASK    0x00FFFFFFUL
#define PMB_MCP3_EFC6_NEW_AP7_SHIFT   0
#define PMB_MCP3_EFC6_NEW_AP7_SIGNED  0

/* Register MCP_PERIP_EFC7_CTRL3 (PMR_MCP3) */
#define PMB_MCP3_PERIP_EFC7_CTRL3     0x07E0
#define ABS_PMB_MCP3_PERIP_EFC7_CTRL3 0x020517E0UL

#define PMB_MCP3_EFC7_NEW_PC_MASK     0x00000FFFUL
#define PMB_MCP3_EFC7_NEW_PC_SHIFT    0
#define PMB_MCP3_EFC7_NEW_PC_SIGNED   0

/* Register MCP_PERIP_EFC7_CTRL4 (PMR_MCP3) */
#define PMB_MCP3_PERIP_EFC7_CTRL4     0x07E4
#define ABS_PMB_MCP3_PERIP_EFC7_CTRL4 0x020517E4UL

#define PMB_MCP3_EFC7_NEW_AP7_MASK    0x00FFFFFFUL
#define PMB_MCP3_EFC7_NEW_AP7_SHIFT   0
#define PMB_MCP3_EFC7_NEW_AP7_SIGNED  0

/* Register MCP_PERIP_PRBS_CTRL (PMR_MCP3) */
#define PMB_MCP3_PERIP_PRBS_CTRL     0x0800
#define ABS_PMB_MCP3_PERIP_PRBS_CTRL 0x02051800UL

#define PMB_MCP3_NUM_SEGS_A_MASK     0x00000F00UL
#define PMB_MCP3_NUM_SEGS_A_SHIFT    8
#define PMB_MCP3_NUM_SEGS_A_SIGNED   0

#define PMB_MCP3_START_SEG_MASK      0x0000F000UL
#define PMB_MCP3_START_SEG_SHIFT     12
#define PMB_MCP3_START_SEG_SIGNED    0

#define PMB_MCP3_PILOT_PHASE_MASK    0x00030000UL
#define PMB_MCP3_PILOT_PHASE_SHIFT   16
#define PMB_MCP3_PILOT_PHASE_SIGNED  0

#define PMB_MCP3_DIFF_DQPSK_MASK     0x00040000UL
#define PMB_MCP3_DIFF_DQPSK_SHIFT    18
#define PMB_MCP3_DIFF_DQPSK_SIGNED   0

#define PMB_MCP3_DVB_CTRL_SEL_MASK   0x00080000UL
#define PMB_MCP3_DVB_CTRL_SEL_SHIFT  19
#define PMB_MCP3_DVB_CTRL_SEL_SIGNED 0

#define PMB_MCP3_EXT_MODE_SEL_MASK   0x00100000UL
#define PMB_MCP3_EXT_MODE_SEL_SHIFT  20
#define PMB_MCP3_EXT_MODE_SEL_SIGNED 0

#define PMB_MCP3_PRBS_GEN_SEL_MASK   0x00E00000UL
#define PMB_MCP3_PRBS_GEN_SEL_SHIFT  21
#define PMB_MCP3_PRBS_GEN_SEL_SIGNED 0

/* Register MCP_PERIP_PRBS_CTRL2 (PMR_MCP3) */
#define PMB_MCP3_PERIP_PRBS_CTRL2     0x0804
#define ABS_PMB_MCP3_PERIP_PRBS_CTRL2 0x02051804UL

#define PMB_MCP3_NUM_SEGS_B_MASK      0x00000F00UL
#define PMB_MCP3_NUM_SEGS_B_SHIFT     8
#define PMB_MCP3_NUM_SEGS_B_SIGNED    0

#define PMB_MCP3_NUM_SEGS_C_MASK      0x0000F000UL
#define PMB_MCP3_NUM_SEGS_C_SHIFT     12
#define PMB_MCP3_NUM_SEGS_C_SIGNED    0

#define PMB_MCP3_LAYER_ILEAVE_MASK    0x00030000UL
#define PMB_MCP3_LAYER_ILEAVE_SHIFT   16
#define PMB_MCP3_LAYER_ILEAVE_SIGNED  0

/* Register MCP_PERIP_LFSR_CTRL (PMR_MCP3) */
#define PMB_MCP3_PERIP_LFSR_CTRL     0x0808
#define ABS_PMB_MCP3_PERIP_LFSR_CTRL 0x02051808UL

#define PMB_MCP3_LFSR_HOLDOFF_MASK   0x00001F00UL
#define PMB_MCP3_LFSR_HOLDOFF_SHIFT  8
#define PMB_MCP3_LFSR_HOLDOFF_SIGNED 0

#define PMB_MCP3_LFSR_MAPPING_MASK   0x00006000UL
#define PMB_MCP3_LFSR_MAPPING_SHIFT  13
#define PMB_MCP3_LFSR_MAPPING_SIGNED 0

#define PMB_MCP3_LFSR_PACKING_MASK   0x000E0000UL
#define PMB_MCP3_LFSR_PACKING_SHIFT  17
#define PMB_MCP3_LFSR_PACKING_SIGNED 0

/* Register MCP_PERIP_LFSR_MASK (PMR_MCP3) */
#define PMB_MCP3_PERIP_LFSR_MASK     0x080C
#define ABS_PMB_MCP3_PERIP_LFSR_MASK 0x0205180CUL

#define PMB_MCP3_LFSR_MASK_MASK      0x00FFFFFFUL
#define PMB_MCP3_LFSR_MASK_SHIFT     0
#define PMB_MCP3_LFSR_MASK_SIGNED    0

/* Register MCP_PERIP_LFSR_STATE (PMR_MCP3) */
#define PMB_MCP3_PERIP_LFSR_STATE     0x0810
#define ABS_PMB_MCP3_PERIP_LFSR_STATE 0x02051810UL

#define PMB_MCP3_LFSR_STATE_MASK      0x00FFFFFFUL
#define PMB_MCP3_LFSR_STATE_SHIFT     0
#define PMB_MCP3_LFSR_STATE_SIGNED    0

/* Register MCP_PERIP_LFSR_FEEDBACK (PMR_MCP3) */
#define PMB_MCP3_PERIP_LFSR_FEEDBACK     0x0814
#define ABS_PMB_MCP3_PERIP_LFSR_FEEDBACK 0x02051814UL

#define PMB_MCP3_LFSR_FEEDBACK_MASK      0x00FFFFFFUL
#define PMB_MCP3_LFSR_FEEDBACK_SHIFT     0
#define PMB_MCP3_LFSR_FEEDBACK_SIGNED    0

/* Register MCP_PERIP_HOST_SIG (PMR_MCP3) */
#define PMB_MCP3_PERIP_HOST_SIG      0x0820
#define ABS_PMB_MCP3_PERIP_HOST_SIG  0x02051820UL

#define PMB_MCP3_HOST_SIG_ACK_MASK   0x00000100UL
#define PMB_MCP3_HOST_SIG_ACK_SHIFT  8
#define PMB_MCP3_HOST_SIG_ACK_SIGNED 0

/* Register MCP_PERIP_FIXED28_TO_FLOAT8 (PMR_MCP3) */
#define PMB_MCP3_PERIP_FIXED28_TO_FLOAT8       0x0828
#define ABS_PMB_MCP3_PERIP_FIXED28_TO_FLOAT8   0x02051828UL

#define PMB_MCP3_FP_TO_FL_CLAMP_MASK           0x000000FFUL
#define PMB_MCP3_FP_TO_FL_CLAMP_SHIFT          0
#define PMB_MCP3_FP_TO_FL_CLAMP_SIGNED         0

#define PMB_MCP3_FP_TO_FL_MANT_WIDTH_MASK      0x00000700UL
#define PMB_MCP3_FP_TO_FL_MANT_WIDTH_SHIFT     8
#define PMB_MCP3_FP_TO_FL_MANT_WIDTH_SIGNED    0

#define PMB_MCP3_FP_TO_FL_EXP_BIAS_MASK        0x0003F000UL
#define PMB_MCP3_FP_TO_FL_EXP_BIAS_SHIFT       12
#define PMB_MCP3_FP_TO_FL_EXP_BIAS_SIGNED      0

#define PMB_MCP3_FP_TO_FL_ROUNDING_MODE_MASK   0x00300000UL
#define PMB_MCP3_FP_TO_FL_ROUNDING_MODE_SHIFT  20
#define PMB_MCP3_FP_TO_FL_ROUNDING_MODE_SIGNED 0

#define PMB_MCP3_FP_TO_FL_IS_SIGNED_MASK       0x00800000UL
#define PMB_MCP3_FP_TO_FL_IS_SIGNED_SHIFT      23
#define PMB_MCP3_FP_TO_FL_IS_SIGNED_SIGNED     0

/* Register MCP_PERIP_FLOAT8_TO_FIXED28 (PMR_MCP3) */
#define PMB_MCP3_PERIP_FLOAT8_TO_FIXED28       0x082C
#define ABS_PMB_MCP3_PERIP_FLOAT8_TO_FIXED28   0x0205182CUL

#define PMB_MCP3_FL_TO_FP_MANT_WIDTH_MASK      0x00000700UL
#define PMB_MCP3_FL_TO_FP_MANT_WIDTH_SHIFT     8
#define PMB_MCP3_FL_TO_FP_MANT_WIDTH_SIGNED    0

#define PMB_MCP3_FL_TO_FP_EXP_BIAS_MASK        0x0003F000UL
#define PMB_MCP3_FL_TO_FP_EXP_BIAS_SHIFT       12
#define PMB_MCP3_FL_TO_FP_EXP_BIAS_SIGNED      0

#define PMB_MCP3_FL_TO_FP_ROUNDING_MODE_MASK   0x00300000UL
#define PMB_MCP3_FL_TO_FP_ROUNDING_MODE_SHIFT  20
#define PMB_MCP3_FL_TO_FP_ROUNDING_MODE_SIGNED 0

#define PMB_MCP3_FL_TO_FP_IS_SIGNED_MASK       0x00800000UL
#define PMB_MCP3_FL_TO_FP_IS_SIGNED_SHIFT      23
#define PMB_MCP3_FL_TO_FP_IS_SIGNED_SIGNED     0

/* Register MCP_PERIP_CYCLE_CNT (PMR_MCP3) */
#define PMB_MCP3_PERIP_CYCLE_CNT     0x0830
#define ABS_PMB_MCP3_PERIP_CYCLE_CNT 0x02051830UL

#define PMB_MCP3_COUNT_MASK          0x000FFFFFUL
#define PMB_MCP3_COUNT_SHIFT         0
#define PMB_MCP3_COUNT_SIGNED        0

/* Register MCP_PERIP_ISSUE_CNT (PMR_MCP3) */
#define PMB_MCP3_PERIP_ISSUE_CNT     0x0834
#define ABS_PMB_MCP3_PERIP_ISSUE_CNT 0x02051834UL

#define PMB_MCP3_ISSUE_MASK          0x000FFFFFUL
#define PMB_MCP3_ISSUE_SHIFT         0
#define PMB_MCP3_ISSUE_SIGNED        0

/* Register MCP_PERIP_WAIT_CNT (PMR_MCP3) */
#define PMB_MCP3_PERIP_WAIT_CNT     0x0838
#define ABS_PMB_MCP3_PERIP_WAIT_CNT 0x02051838UL

#define PMB_MCP3_WAITS_MASK         0x000FFFFFUL
#define PMB_MCP3_WAITS_SHIFT        0
#define PMB_MCP3_WAITS_SIGNED       0

/* Register MCP_PERIP_MINMAX_CTRL (PMR_MCP3) */
#define PMB_MCP3_PERIP_MINMAX_CTRL        0x0840
#define ABS_PMB_MCP3_PERIP_MINMAX_CTRL    0x02051840UL

#define PMB_MCP3_MINMAX_HOLDOFF_MASK      0x00001F00UL
#define PMB_MCP3_MINMAX_HOLDOFF_SHIFT     8
#define PMB_MCP3_MINMAX_HOLDOFF_SIGNED    0

#define PMB_MCP3_MINMAX_INIT_ON_RD_MASK   0x00010000UL
#define PMB_MCP3_MINMAX_INIT_ON_RD_SHIFT  16
#define PMB_MCP3_MINMAX_INIT_ON_RD_SIGNED 0

#define PMB_MCP3_MINMAX_EDGE_MASK         0x00060000UL
#define PMB_MCP3_MINMAX_EDGE_SHIFT        17
#define PMB_MCP3_MINMAX_EDGE_SIGNED       0

#define PMB_MCP3_MINMAX_MODE_MASK         0x00180000UL
#define PMB_MCP3_MINMAX_MODE_SHIFT        19
#define PMB_MCP3_MINMAX_MODE_SIGNED       0

#define PMB_MCP3_MINMAX_ABS_MASK          0x00200000UL
#define PMB_MCP3_MINMAX_ABS_SHIFT         21
#define PMB_MCP3_MINMAX_ABS_SIGNED        0

#define PMB_MCP3_MINMAX_DBL_MASK          0x00400000UL
#define PMB_MCP3_MINMAX_DBL_SHIFT         22
#define PMB_MCP3_MINMAX_DBL_SIGNED        0

#define PMB_MCP3_MINMAX_INIT_MASK         0x00800000UL
#define PMB_MCP3_MINMAX_INIT_SHIFT        23
#define PMB_MCP3_MINMAX_INIT_SIGNED       0

/* Register MCP_PERIP_MINMAX_VAL (PMR_MCP3) */
#define PMB_MCP3_PERIP_MINMAX_VAL     0x0844
#define ABS_PMB_MCP3_PERIP_MINMAX_VAL 0x02051844UL

#define PMB_MCP3_MINMAX_VAL_MASK      0x00FFFF00UL
#define PMB_MCP3_MINMAX_VAL_SHIFT     8
#define PMB_MCP3_MINMAX_VAL_SIGNED    0

/* Register MCP_PERIP_MINMAX_POS (PMR_MCP3) */
#define PMB_MCP3_PERIP_MINMAX_POS     0x0848
#define ABS_PMB_MCP3_PERIP_MINMAX_POS 0x02051848UL

#define PMB_MCP3_MINMAX_POS_MASK      0x00FFFFFFUL
#define PMB_MCP3_MINMAX_POS_SHIFT     0
#define PMB_MCP3_MINMAX_POS_SIGNED    0

/* Register MCP_PERIP_PRBS_PERM0 (PMR_MCP3) */
#define PMB_MCP3_PERIP_PRBS_PERM0     0x084C
#define ABS_PMB_MCP3_PERIP_PRBS_PERM0 0x0205184CUL

#define PMB_MCP3_PRBS_PERM0_MASK      0x0000000FUL
#define PMB_MCP3_PRBS_PERM0_SHIFT     0
#define PMB_MCP3_PRBS_PERM0_SIGNED    0

#define PMB_MCP3_PRBS_PERM1_MASK      0x000000F0UL
#define PMB_MCP3_PRBS_PERM1_SHIFT     4
#define PMB_MCP3_PRBS_PERM1_SIGNED    0

#define PMB_MCP3_PRBS_PERM2_MASK      0x00000F00UL
#define PMB_MCP3_PRBS_PERM2_SHIFT     8
#define PMB_MCP3_PRBS_PERM2_SIGNED    0

#define PMB_MCP3_PRBS_PERM3_MASK      0x0000F000UL
#define PMB_MCP3_PRBS_PERM3_SHIFT     12
#define PMB_MCP3_PRBS_PERM3_SIGNED    0

#define PMB_MCP3_PRBS_PERM4_MASK      0x000F0000UL
#define PMB_MCP3_PRBS_PERM4_SHIFT     16
#define PMB_MCP3_PRBS_PERM4_SIGNED    0

#define PMB_MCP3_PRBS_PERM5_MASK      0x00F00000UL
#define PMB_MCP3_PRBS_PERM5_SHIFT     20
#define PMB_MCP3_PRBS_PERM5_SIGNED    0

/* Register MCP_PERIP_PRBS_PERM1 (PMR_MCP3) */
#define PMB_MCP3_PERIP_PRBS_PERM1     0x0850
#define ABS_PMB_MCP3_PERIP_PRBS_PERM1 0x02051850UL

#define PMB_MCP3_PRBS_PERM6_MASK      0x0000000FUL
#define PMB_MCP3_PRBS_PERM6_SHIFT     0
#define PMB_MCP3_PRBS_PERM6_SIGNED    0

#define PMB_MCP3_PRBS_PERM7_MASK      0x000000F0UL
#define PMB_MCP3_PRBS_PERM7_SHIFT     4
#define PMB_MCP3_PRBS_PERM7_SIGNED    0

#define PMB_MCP3_PRBS_PERM8_MASK      0x00000F00UL
#define PMB_MCP3_PRBS_PERM8_SHIFT     8
#define PMB_MCP3_PRBS_PERM8_SIGNED    0

#define PMB_MCP3_PRBS_PERM9_MASK      0x0000F000UL
#define PMB_MCP3_PRBS_PERM9_SHIFT     12
#define PMB_MCP3_PRBS_PERM9_SIGNED    0

#define PMB_MCP3_PRBS_PERM10_MASK     0x000F0000UL
#define PMB_MCP3_PRBS_PERM10_SHIFT    16
#define PMB_MCP3_PRBS_PERM10_SIGNED   0

#define PMB_MCP3_PRBS_PERM11_MASK     0x00F00000UL
#define PMB_MCP3_PRBS_PERM11_SHIFT    20
#define PMB_MCP3_PRBS_PERM11_SIGNED   0

/* Register MCP_PERIP_PRBS_PERM2 (PMR_MCP3) */
#define PMB_MCP3_PERIP_PRBS_PERM2     0x0854
#define ABS_PMB_MCP3_PERIP_PRBS_PERM2 0x02051854UL

#define PMB_MCP3_PRBS_PERM12_MASK     0x0000000FUL
#define PMB_MCP3_PRBS_PERM12_SHIFT    0
#define PMB_MCP3_PRBS_PERM12_SIGNED   0

#define PMB_MCP3_PRBS_PERM13_MASK     0x000000F0UL
#define PMB_MCP3_PRBS_PERM13_SHIFT    4
#define PMB_MCP3_PRBS_PERM13_SIGNED   0

/* Register MCP_PERIP_PRBS_DVB_CFG (PMR_MCP3) */
#define PMB_MCP3_PERIP_PRBS_DVB_CFG     0x0858
#define ABS_PMB_MCP3_PERIP_PRBS_DVB_CFG 0x02051858UL

#define PMB_MCP3_PRBS_NMAX_MASK         0x0000FFFFUL
#define PMB_MCP3_PRBS_NMAX_SHIFT        0
#define PMB_MCP3_PRBS_NMAX_SIGNED       0

#define PMB_MCP3_PRBS_WIDTH_MASK        0x000F0000UL
#define PMB_MCP3_PRBS_WIDTH_SHIFT       16
#define PMB_MCP3_PRBS_WIDTH_SIGNED      0

#define PMB_MCP3_PRBS_TAPS_MASK         0x00700000UL
#define PMB_MCP3_PRBS_TAPS_SHIFT        20
#define PMB_MCP3_PRBS_TAPS_SIGNED       0

/* Register MCP_PERIP_CDSG_CFG0 (PMR_MCP3) */
#define PMB_MCP3_PERIP_CDSG_CFG0     0x08E0
#define ABS_PMB_MCP3_PERIP_CDSG_CFG0 0x020518E0UL

#define PMB_MCP3_CDSG_P_R_MASK       0x00FFFF00UL
#define PMB_MCP3_CDSG_P_R_SHIFT      8
#define PMB_MCP3_CDSG_P_R_SIGNED     0

/* Register MCP_PERIP_CDSG_CFG1 (PMR_MCP3) */
#define PMB_MCP3_PERIP_CDSG_CFG1         0x08E4
#define ABS_PMB_MCP3_PERIP_CDSG_CFG1     0x020518E4UL

#define PMB_MCP3_CDSG_NUM_FB_TAPS_MASK   0x00000007UL
#define PMB_MCP3_CDSG_NUM_FB_TAPS_SHIFT  0
#define PMB_MCP3_CDSG_NUM_FB_TAPS_SIGNED 0

#define PMB_MCP3_CDSG_N_CELLS_MASK       0x000FFFF0UL
#define PMB_MCP3_CDSG_N_CELLS_SHIFT      4
#define PMB_MCP3_CDSG_N_CELLS_SIGNED     0

#define PMB_MCP3_CDSG_N_D_MASK           0x00F00000UL
#define PMB_MCP3_CDSG_N_D_SHIFT          20
#define PMB_MCP3_CDSG_N_D_SIGNED         0

/* Register MCP_PERIP_CDSG_CFG2 (PMR_MCP3) */
#define PMB_MCP3_PERIP_CDSG_CFG2     0x08E8
#define ABS_PMB_MCP3_PERIP_CDSG_CFG2 0x020518E8UL

#define PMB_MCP3_CDSG_FB_TAP0_MASK   0x0000000FUL
#define PMB_MCP3_CDSG_FB_TAP0_SHIFT  0
#define PMB_MCP3_CDSG_FB_TAP0_SIGNED 0

#define PMB_MCP3_CDSG_FB_TAP1_MASK   0x000000F0UL
#define PMB_MCP3_CDSG_FB_TAP1_SHIFT  4
#define PMB_MCP3_CDSG_FB_TAP1_SIGNED 0

#define PMB_MCP3_CDSG_FB_TAP2_MASK   0x00000F00UL
#define PMB_MCP3_CDSG_FB_TAP2_SHIFT  8
#define PMB_MCP3_CDSG_FB_TAP2_SIGNED 0

#define PMB_MCP3_CDSG_FB_TAP3_MASK   0x0000F000UL
#define PMB_MCP3_CDSG_FB_TAP3_SHIFT  12
#define PMB_MCP3_CDSG_FB_TAP3_SIGNED 0

#define PMB_MCP3_CDSG_FB_TAP4_MASK   0x000F0000UL
#define PMB_MCP3_CDSG_FB_TAP4_SHIFT  16
#define PMB_MCP3_CDSG_FB_TAP4_SIGNED 0

#define PMB_MCP3_CDSG_FB_TAP5_MASK   0x00F00000UL
#define PMB_MCP3_CDSG_FB_TAP5_SHIFT  20
#define PMB_MCP3_CDSG_FB_TAP5_SIGNED 0

/* Register MCP_DVBS2_DESCRAMBLER_XLFSR_STATE0 (PMR_MCP3) */
#define PMB_MCP3_DVBS2_DESCRAMBLER_XLFSR_STATE0     0x08EC
#define ABS_PMB_MCP3_DVBS2_DESCRAMBLER_XLFSR_STATE0 0x020518ECUL

#define PMB_MCP3_DVBS2_DESCRAMBLER_STATE0_MASK      0x0003FFFFUL
#define PMB_MCP3_DVBS2_DESCRAMBLER_STATE0_SHIFT     0
#define PMB_MCP3_DVBS2_DESCRAMBLER_STATE0_SIGNED    0

/* Register MCP_DVBS2_DESCRAMBLER_XLFSR_STATE1 (PMR_MCP3) */
#define PMB_MCP3_DVBS2_DESCRAMBLER_XLFSR_STATE1     0x08F0
#define ABS_PMB_MCP3_DVBS2_DESCRAMBLER_XLFSR_STATE1 0x020518F0UL

#define PMB_MCP3_DVBS2_DESCRAMBLER_STATE1_MASK      0x0003FFFFUL
#define PMB_MCP3_DVBS2_DESCRAMBLER_STATE1_SHIFT     0
#define PMB_MCP3_DVBS2_DESCRAMBLER_STATE1_SIGNED    0

/* Register MCP_DVBS2_DESCRAMBLER_XLFSR_STATE2 (PMR_MCP3) */
#define PMB_MCP3_DVBS2_DESCRAMBLER_XLFSR_STATE2     0x08F4
#define ABS_PMB_MCP3_DVBS2_DESCRAMBLER_XLFSR_STATE2 0x020518F4UL

#define PMB_MCP3_DVBS2_DESCRAMBLER_STATE2_MASK      0x0003FFFFUL
#define PMB_MCP3_DVBS2_DESCRAMBLER_STATE2_SHIFT     0
#define PMB_MCP3_DVBS2_DESCRAMBLER_STATE2_SIGNED    0

/* Register MCP_DVBS2_DESCRAMBLER_XLFSR_STATE3 (PMR_MCP3) */
#define PMB_MCP3_DVBS2_DESCRAMBLER_XLFSR_STATE3     0x08F8
#define ABS_PMB_MCP3_DVBS2_DESCRAMBLER_XLFSR_STATE3 0x020518F8UL

#define PMB_MCP3_DVBS2_DESCRAMBLER_STATE3_MASK      0x0003FFFFUL
#define PMB_MCP3_DVBS2_DESCRAMBLER_STATE3_SHIFT     0
#define PMB_MCP3_DVBS2_DESCRAMBLER_STATE3_SIGNED    0

/* Register MCP_PERIP_APC (PMR_MCP4) */
#define PMB_MCP4_PERIP_APC      0x0000
#define ABS_PMB_MCP4_PERIP_APC  0x02052000UL

#define PMB_MCP4_INT_APC_MASK   0x00FFFFFFUL
#define PMB_MCP4_INT_APC_SHIFT  0
#define PMB_MCP4_INT_APC_SIGNED 0

/* Register MCP_PERIP_CLK_ENABLE (PMR_MCP4) */
#define PMB_MCP4_PERIP_CLK_ENABLE              0x0010
#define ABS_PMB_MCP4_PERIP_CLK_ENABLE          0x02052010UL

#define PMB_MCP4_MM_TSO_CLK_ENABLE_MASK        0x00000002UL
#define PMB_MCP4_MM_TSO_CLK_ENABLE_SHIFT       1
#define PMB_MCP4_MM_TSO_CLK_ENABLE_SIGNED      0

#define PMB_MCP4_MM_DERAND_CLK_ENABLE_MASK     0x00000004UL
#define PMB_MCP4_MM_DERAND_CLK_ENABLE_SHIFT    2
#define PMB_MCP4_MM_DERAND_CLK_ENABLE_SIGNED   0

#define PMB_MCP4_MM_DEMAPPER_CLK_ENABLE_MASK   0x00000008UL
#define PMB_MCP4_MM_DEMAPPER_CLK_ENABLE_SHIFT  3
#define PMB_MCP4_MM_DEMAPPER_CLK_ENABLE_SIGNED 0

#define PMB_MCP4_MM_OUTPROC_CLK_ENABLE_MASK    0x00000010UL
#define PMB_MCP4_MM_OUTPROC_CLK_ENABLE_SHIFT   4
#define PMB_MCP4_MM_OUTPROC_CLK_ENABLE_SIGNED  0

#define PMB_MCP4_MM_PACKER_CLK_ENABLE_MASK     0x00000020UL
#define PMB_MCP4_MM_PACKER_CLK_ENABLE_SHIFT    5
#define PMB_MCP4_MM_PACKER_CLK_ENABLE_SIGNED   0

#define PMB_MCP4_MM_HSBDI_CLK_ENABLE_MASK      0x00000040UL
#define PMB_MCP4_MM_HSBDI_CLK_ENABLE_SHIFT     6
#define PMB_MCP4_MM_HSBDI_CLK_ENABLE_SIGNED    0

#define PMB_MCP4_MM_RESAMP_CLK_ENABLE_MASK     0x00000080UL
#define PMB_MCP4_MM_RESAMP_CLK_ENABLE_SHIFT    7
#define PMB_MCP4_MM_RESAMP_CLK_ENABLE_SIGNED   0

#define PMB_MCP4_MM_TS_SYNC_CLK_ENABLE_MASK    0x00000100UL
#define PMB_MCP4_MM_TS_SYNC_CLK_ENABLE_SHIFT   8
#define PMB_MCP4_MM_TS_SYNC_CLK_ENABLE_SIGNED  0

#define PMB_MCP4_MM_LDPC_2X_CLK_ENABLE_MASK    0x00000200UL
#define PMB_MCP4_MM_LDPC_2X_CLK_ENABLE_SHIFT   9
#define PMB_MCP4_MM_LDPC_2X_CLK_ENABLE_SIGNED  0

#define PMB_MCP4_MM_LDPC_CLK_ENABLE_MASK       0x00000400UL
#define PMB_MCP4_MM_LDPC_CLK_ENABLE_SHIFT      10
#define PMB_MCP4_MM_LDPC_CLK_ENABLE_SIGNED     0

#define PMB_MCP4_MM_OD_CLK_ENABLE_MASK         0x00000800UL
#define PMB_MCP4_MM_OD_CLK_ENABLE_SHIFT        11
#define PMB_MCP4_MM_OD_CLK_ENABLE_SIGNED       0

#define PMB_MCP4_MM_TURBO_CLK_ENABLE_MASK      0x00001000UL
#define PMB_MCP4_MM_TURBO_CLK_ENABLE_SHIFT     12
#define PMB_MCP4_MM_TURBO_CLK_ENABLE_SIGNED    0

#define PMB_MCP4_MM_DFE_CLK_ENABLE_MASK        0x00002000UL
#define PMB_MCP4_MM_DFE_CLK_ENABLE_SHIFT       13
#define PMB_MCP4_MM_DFE_CLK_ENABLE_SIGNED      0

#define PMB_MCP4_MM_TXC_CLK_ENABLE_MASK        0x00004000UL
#define PMB_MCP4_MM_TXC_CLK_ENABLE_SHIFT       14
#define PMB_MCP4_MM_TXC_CLK_ENABLE_SIGNED      0

#define PMB_MCP4_MM_TXP_CLK_ENABLE_MASK        0x00008000UL
#define PMB_MCP4_MM_TXP_CLK_ENABLE_SHIFT       15
#define PMB_MCP4_MM_TXP_CLK_ENABLE_SIGNED      0

#define PMB_MCP4_MM_EDAGC_CLK_ENABLE_MASK      0x00010000UL
#define PMB_MCP4_MM_EDAGC_CLK_ENABLE_SHIFT     16
#define PMB_MCP4_MM_EDAGC_CLK_ENABLE_SIGNED    0

#define PMB_MCP4_MM_SCP4_CLK_ENABLE_MASK       0x00020000UL
#define PMB_MCP4_MM_SCP4_CLK_ENABLE_SHIFT      17
#define PMB_MCP4_MM_SCP4_CLK_ENABLE_SIGNED     0

#define PMB_MCP4_MM_SCP3_CLK_ENABLE_MASK       0x00040000UL
#define PMB_MCP4_MM_SCP3_CLK_ENABLE_SHIFT      18
#define PMB_MCP4_MM_SCP3_CLK_ENABLE_SIGNED     0

#define PMB_MCP4_MM_SCP2_CLK_ENABLE_MASK       0x00080000UL
#define PMB_MCP4_MM_SCP2_CLK_ENABLE_SHIFT      19
#define PMB_MCP4_MM_SCP2_CLK_ENABLE_SIGNED     0

#define PMB_MCP4_MM_SCP_CLK_ENABLE_MASK        0x00100000UL
#define PMB_MCP4_MM_SCP_CLK_ENABLE_SHIFT       20
#define PMB_MCP4_MM_SCP_CLK_ENABLE_SIGNED      0

#define PMB_MCP4_MM_MCP_CLK_ENABLE_MASK        0x00200000UL
#define PMB_MCP4_MM_MCP_CLK_ENABLE_SHIFT       21
#define PMB_MCP4_MM_MCP_CLK_ENABLE_SIGNED      0

#define PMB_MCP4_MM_VIT_CLK_ENABLE_MASK        0x00400000UL
#define PMB_MCP4_MM_VIT_CLK_ENABLE_SHIFT       22
#define PMB_MCP4_MM_VIT_CLK_ENABLE_SIGNED      0

#define PMB_MCP4_MM_VIT2_CLK_ENABLE_MASK       0x00800000UL
#define PMB_MCP4_MM_VIT2_CLK_ENABLE_SHIFT      23
#define PMB_MCP4_MM_VIT2_CLK_ENABLE_SIGNED     0

/* Register MCP_PERIP_CLK_ENABLE2 (PMR_MCP4) */
#define PMB_MCP4_PERIP_CLK_ENABLE2             0x0014
#define ABS_PMB_MCP4_PERIP_CLK_ENABLE2         0x02052014UL

#define PMB_MCP4_MM_OD2_CLK_ENABLE_MASK        0x00000002UL
#define PMB_MCP4_MM_OD2_CLK_ENABLE_SHIFT       1
#define PMB_MCP4_MM_OD2_CLK_ENABLE_SIGNED      0

#define PMB_MCP4_MM_BT_CLK_ENABLE_MASK         0x00000004UL
#define PMB_MCP4_MM_BT_CLK_ENABLE_SHIFT        2
#define PMB_MCP4_MM_BT_CLK_ENABLE_SIGNED       0

#define PMB_MCP4_MM_PACKER2_CLK_ENABLE_MASK    0x00000008UL
#define PMB_MCP4_MM_PACKER2_CLK_ENABLE_SHIFT   3
#define PMB_MCP4_MM_PACKER2_CLK_ENABLE_SIGNED  0

#define PMB_MCP4_MM_SCP12_CLK_ENABLE_MASK      0x00000010UL
#define PMB_MCP4_MM_SCP12_CLK_ENABLE_SHIFT     4
#define PMB_MCP4_MM_SCP12_CLK_ENABLE_SIGNED    0

#define PMB_MCP4_MM_SCP11_CLK_ENABLE_MASK      0x00000020UL
#define PMB_MCP4_MM_SCP11_CLK_ENABLE_SHIFT     5
#define PMB_MCP4_MM_SCP11_CLK_ENABLE_SIGNED    0

#define PMB_MCP4_MM_SCP10_CLK_ENABLE_MASK      0x00000040UL
#define PMB_MCP4_MM_SCP10_CLK_ENABLE_SHIFT     6
#define PMB_MCP4_MM_SCP10_CLK_ENABLE_SIGNED    0

#define PMB_MCP4_MM_SCP9_CLK_ENABLE_MASK       0x00000080UL
#define PMB_MCP4_MM_SCP9_CLK_ENABLE_SHIFT      7
#define PMB_MCP4_MM_SCP9_CLK_ENABLE_SIGNED     0

#define PMB_MCP4_MM_SCP8_CLK_ENABLE_MASK       0x00000100UL
#define PMB_MCP4_MM_SCP8_CLK_ENABLE_SHIFT      8
#define PMB_MCP4_MM_SCP8_CLK_ENABLE_SIGNED     0

#define PMB_MCP4_MM_SCP7_CLK_ENABLE_MASK       0x00000200UL
#define PMB_MCP4_MM_SCP7_CLK_ENABLE_SHIFT      9
#define PMB_MCP4_MM_SCP7_CLK_ENABLE_SIGNED     0

#define PMB_MCP4_MM_SCP6_CLK_ENABLE_MASK       0x00000400UL
#define PMB_MCP4_MM_SCP6_CLK_ENABLE_SHIFT      10
#define PMB_MCP4_MM_SCP6_CLK_ENABLE_SIGNED     0

#define PMB_MCP4_MM_SCP5_CLK_ENABLE_MASK       0x00000800UL
#define PMB_MCP4_MM_SCP5_CLK_ENABLE_SHIFT      11
#define PMB_MCP4_MM_SCP5_CLK_ENABLE_SIGNED     0

#define PMB_MCP4_MM_OUTPROC2_CLK_ENABLE_MASK   0x00001000UL
#define PMB_MCP4_MM_OUTPROC2_CLK_ENABLE_SHIFT  12
#define PMB_MCP4_MM_OUTPROC2_CLK_ENABLE_SIGNED 0

#define PMB_MCP4_MM_LDPC2_2X_CLK_ENABLE_MASK   0x00002000UL
#define PMB_MCP4_MM_LDPC2_2X_CLK_ENABLE_SHIFT  13
#define PMB_MCP4_MM_LDPC2_2X_CLK_ENABLE_SIGNED 0

#define PMB_MCP4_MM_LDPC2_CLK_ENABLE_MASK      0x00004000UL
#define PMB_MCP4_MM_LDPC2_CLK_ENABLE_SHIFT     14
#define PMB_MCP4_MM_LDPC2_CLK_ENABLE_SIGNED    0

#define PMB_MCP4_MM_TSO2_CLK_ENABLE_MASK       0x00008000UL
#define PMB_MCP4_MM_TSO2_CLK_ENABLE_SHIFT      15
#define PMB_MCP4_MM_TSO2_CLK_ENABLE_SIGNED     0

#define PMB_MCP4_MM_TS_SYNC2_CLK_ENABLE_MASK   0x00010000UL
#define PMB_MCP4_MM_TS_SYNC2_CLK_ENABLE_SHIFT  16
#define PMB_MCP4_MM_TS_SYNC2_CLK_ENABLE_SIGNED 0

#define PMB_MCP4_MM_RESAMP5_CLK_ENABLE_MASK    0x00020000UL
#define PMB_MCP4_MM_RESAMP5_CLK_ENABLE_SHIFT   17
#define PMB_MCP4_MM_RESAMP5_CLK_ENABLE_SIGNED  0

#define PMB_MCP4_MM_RESAMP4_CLK_ENABLE_MASK    0x00040000UL
#define PMB_MCP4_MM_RESAMP4_CLK_ENABLE_SHIFT   18
#define PMB_MCP4_MM_RESAMP4_CLK_ENABLE_SIGNED  0

#define PMB_MCP4_MM_RESAMP3_CLK_ENABLE_MASK    0x00080000UL
#define PMB_MCP4_MM_RESAMP3_CLK_ENABLE_SHIFT   19
#define PMB_MCP4_MM_RESAMP3_CLK_ENABLE_SIGNED  0

#define PMB_MCP4_MM_RESAMP2_CLK_ENABLE_MASK    0x00100000UL
#define PMB_MCP4_MM_RESAMP2_CLK_ENABLE_SHIFT   20
#define PMB_MCP4_MM_RESAMP2_CLK_ENABLE_SIGNED  0

#define PMB_MCP4_MM_EDAGC2_CLK_ENABLE_MASK     0x00200000UL
#define PMB_MCP4_MM_EDAGC2_CLK_ENABLE_SHIFT    21
#define PMB_MCP4_MM_EDAGC2_CLK_ENABLE_SIGNED   0

#define PMB_MCP4_MM_DFE2_CLK_ENABLE_MASK       0x00400000UL
#define PMB_MCP4_MM_DFE2_CLK_ENABLE_SHIFT      22
#define PMB_MCP4_MM_DFE2_CLK_ENABLE_SIGNED     0

#define PMB_MCP4_MM_DEAGG_CLK_ENABLE_MASK      0x00800000UL
#define PMB_MCP4_MM_DEAGG_CLK_ENABLE_SHIFT     23
#define PMB_MCP4_MM_DEAGG_CLK_ENABLE_SIGNED    0

/* Register MCP_MEM_REMAP_B_CTRL (PMR_MCP4) */
#define PMB_MCP4_MEM_REMAP_B_CTRL        0x0024
#define ABS_PMB_MCP4_MEM_REMAP_B_CTRL    0x02052024UL

#define PMB_MCP4_REGION_B_NRW_MASK       0x00000001UL
#define PMB_MCP4_REGION_B_NRW_SHIFT      0
#define PMB_MCP4_REGION_B_NRW_SIGNED     0

#define PMB_MCP4_LEGACY_ADDR_MODE_MASK   0x00000002UL
#define PMB_MCP4_LEGACY_ADDR_MODE_SHIFT  1
#define PMB_MCP4_LEGACY_ADDR_MODE_SIGNED 0

/* Register MCP_PERIP_EFCN_INT (PMR_MCP4) */
#define PMB_MCP4_PERIP_EFCN_INT         0x05C4
#define ABS_PMB_MCP4_PERIP_EFCN_INT     0x020525C4UL

#define PMB_MCP4_EFCN_INT_ENABLE_MASK   0x0000FE00UL
#define PMB_MCP4_EFCN_INT_ENABLE_SHIFT  9
#define PMB_MCP4_EFCN_INT_ENABLE_SIGNED 0

/* Register MCP_PERIP_EFC1_CTRL3 (PMR_MCP4) */
#define PMB_MCP4_PERIP_EFC1_CTRL3     0x0660
#define ABS_PMB_MCP4_PERIP_EFC1_CTRL3 0x02052660UL

#define PMB_MCP4_EFC1_NEW_PC_MASK     0x00000FFFUL
#define PMB_MCP4_EFC1_NEW_PC_SHIFT    0
#define PMB_MCP4_EFC1_NEW_PC_SIGNED   0

/* Register MCP_PERIP_EFC1_CTRL4 (PMR_MCP4) */
#define PMB_MCP4_PERIP_EFC1_CTRL4     0x0664
#define ABS_PMB_MCP4_PERIP_EFC1_CTRL4 0x02052664UL

#define PMB_MCP4_EFC1_NEW_AP7_MASK    0x00FFFFFFUL
#define PMB_MCP4_EFC1_NEW_AP7_SHIFT   0
#define PMB_MCP4_EFC1_NEW_AP7_SIGNED  0

/* Register MCP_PERIP_EFC2_CTRL3 (PMR_MCP4) */
#define PMB_MCP4_PERIP_EFC2_CTRL3     0x06A0
#define ABS_PMB_MCP4_PERIP_EFC2_CTRL3 0x020526A0UL

#define PMB_MCP4_EFC2_NEW_PC_MASK     0x00000FFFUL
#define PMB_MCP4_EFC2_NEW_PC_SHIFT    0
#define PMB_MCP4_EFC2_NEW_PC_SIGNED   0

/* Register MCP_PERIP_EFC2_CTRL4 (PMR_MCP4) */
#define PMB_MCP4_PERIP_EFC2_CTRL4     0x06A4
#define ABS_PMB_MCP4_PERIP_EFC2_CTRL4 0x020526A4UL

#define PMB_MCP4_EFC2_NEW_AP7_MASK    0x00FFFFFFUL
#define PMB_MCP4_EFC2_NEW_AP7_SHIFT   0
#define PMB_MCP4_EFC2_NEW_AP7_SIGNED  0

/* Register MCP_PERIP_EFC3_CTRL3 (PMR_MCP4) */
#define PMB_MCP4_PERIP_EFC3_CTRL3     0x06E0
#define ABS_PMB_MCP4_PERIP_EFC3_CTRL3 0x020526E0UL

#define PMB_MCP4_EFC3_NEW_PC_MASK     0x00000FFFUL
#define PMB_MCP4_EFC3_NEW_PC_SHIFT    0
#define PMB_MCP4_EFC3_NEW_PC_SIGNED   0

/* Register MCP_PERIP_EFC3_CTRL4 (PMR_MCP4) */
#define PMB_MCP4_PERIP_EFC3_CTRL4     0x06E4
#define ABS_PMB_MCP4_PERIP_EFC3_CTRL4 0x020526E4UL

#define PMB_MCP4_EFC3_NEW_AP7_MASK    0x00FFFFFFUL
#define PMB_MCP4_EFC3_NEW_AP7_SHIFT   0
#define PMB_MCP4_EFC3_NEW_AP7_SIGNED  0

/* Register MCP_PERIP_EFC4_CTRL3 (PMR_MCP4) */
#define PMB_MCP4_PERIP_EFC4_CTRL3     0x0720
#define ABS_PMB_MCP4_PERIP_EFC4_CTRL3 0x02052720UL

#define PMB_MCP4_EFC4_NEW_PC_MASK     0x00000FFFUL
#define PMB_MCP4_EFC4_NEW_PC_SHIFT    0
#define PMB_MCP4_EFC4_NEW_PC_SIGNED   0

/* Register MCP_PERIP_EFC4_CTRL4 (PMR_MCP4) */
#define PMB_MCP4_PERIP_EFC4_CTRL4     0x0724
#define ABS_PMB_MCP4_PERIP_EFC4_CTRL4 0x02052724UL

#define PMB_MCP4_EFC4_NEW_AP7_MASK    0x00FFFFFFUL
#define PMB_MCP4_EFC4_NEW_AP7_SHIFT   0
#define PMB_MCP4_EFC4_NEW_AP7_SIGNED  0

/* Register MCP_PERIP_EFC5_CTRL3 (PMR_MCP4) */
#define PMB_MCP4_PERIP_EFC5_CTRL3     0x0760
#define ABS_PMB_MCP4_PERIP_EFC5_CTRL3 0x02052760UL

#define PMB_MCP4_EFC5_NEW_PC_MASK     0x00000FFFUL
#define PMB_MCP4_EFC5_NEW_PC_SHIFT    0
#define PMB_MCP4_EFC5_NEW_PC_SIGNED   0

/* Register MCP_PERIP_EFC5_CTRL4 (PMR_MCP4) */
#define PMB_MCP4_PERIP_EFC5_CTRL4     0x0764
#define ABS_PMB_MCP4_PERIP_EFC5_CTRL4 0x02052764UL

#define PMB_MCP4_EFC5_NEW_AP7_MASK    0x00FFFFFFUL
#define PMB_MCP4_EFC5_NEW_AP7_SHIFT   0
#define PMB_MCP4_EFC5_NEW_AP7_SIGNED  0

/* Register MCP_PERIP_EFC6_CTRL3 (PMR_MCP4) */
#define PMB_MCP4_PERIP_EFC6_CTRL3     0x07A0
#define ABS_PMB_MCP4_PERIP_EFC6_CTRL3 0x020527A0UL

#define PMB_MCP4_EFC6_NEW_PC_MASK     0x00000FFFUL
#define PMB_MCP4_EFC6_NEW_PC_SHIFT    0
#define PMB_MCP4_EFC6_NEW_PC_SIGNED   0

/* Register MCP_PERIP_EFC6_CTRL4 (PMR_MCP4) */
#define PMB_MCP4_PERIP_EFC6_CTRL4     0x07A4
#define ABS_PMB_MCP4_PERIP_EFC6_CTRL4 0x020527A4UL

#define PMB_MCP4_EFC6_NEW_AP7_MASK    0x00FFFFFFUL
#define PMB_MCP4_EFC6_NEW_AP7_SHIFT   0
#define PMB_MCP4_EFC6_NEW_AP7_SIGNED  0

/* Register MCP_PERIP_EFC7_CTRL3 (PMR_MCP4) */
#define PMB_MCP4_PERIP_EFC7_CTRL3     0x07E0
#define ABS_PMB_MCP4_PERIP_EFC7_CTRL3 0x020527E0UL

#define PMB_MCP4_EFC7_NEW_PC_MASK     0x00000FFFUL
#define PMB_MCP4_EFC7_NEW_PC_SHIFT    0
#define PMB_MCP4_EFC7_NEW_PC_SIGNED   0

/* Register MCP_PERIP_EFC7_CTRL4 (PMR_MCP4) */
#define PMB_MCP4_PERIP_EFC7_CTRL4     0x07E4
#define ABS_PMB_MCP4_PERIP_EFC7_CTRL4 0x020527E4UL

#define PMB_MCP4_EFC7_NEW_AP7_MASK    0x00FFFFFFUL
#define PMB_MCP4_EFC7_NEW_AP7_SHIFT   0
#define PMB_MCP4_EFC7_NEW_AP7_SIGNED  0

/* Register MCP_PERIP_PRBS_CTRL (PMR_MCP4) */
#define PMB_MCP4_PERIP_PRBS_CTRL     0x0800
#define ABS_PMB_MCP4_PERIP_PRBS_CTRL 0x02052800UL

#define PMB_MCP4_NUM_SEGS_A_MASK     0x00000F00UL
#define PMB_MCP4_NUM_SEGS_A_SHIFT    8
#define PMB_MCP4_NUM_SEGS_A_SIGNED   0

#define PMB_MCP4_START_SEG_MASK      0x0000F000UL
#define PMB_MCP4_START_SEG_SHIFT     12
#define PMB_MCP4_START_SEG_SIGNED    0

#define PMB_MCP4_PILOT_PHASE_MASK    0x00030000UL
#define PMB_MCP4_PILOT_PHASE_SHIFT   16
#define PMB_MCP4_PILOT_PHASE_SIGNED  0

#define PMB_MCP4_DIFF_DQPSK_MASK     0x00040000UL
#define PMB_MCP4_DIFF_DQPSK_SHIFT    18
#define PMB_MCP4_DIFF_DQPSK_SIGNED   0

#define PMB_MCP4_DVB_CTRL_SEL_MASK   0x00080000UL
#define PMB_MCP4_DVB_CTRL_SEL_SHIFT  19
#define PMB_MCP4_DVB_CTRL_SEL_SIGNED 0

#define PMB_MCP4_EXT_MODE_SEL_MASK   0x00100000UL
#define PMB_MCP4_EXT_MODE_SEL_SHIFT  20
#define PMB_MCP4_EXT_MODE_SEL_SIGNED 0

#define PMB_MCP4_PRBS_GEN_SEL_MASK   0x00E00000UL
#define PMB_MCP4_PRBS_GEN_SEL_SHIFT  21
#define PMB_MCP4_PRBS_GEN_SEL_SIGNED 0

/* Register MCP_PERIP_PRBS_CTRL2 (PMR_MCP4) */
#define PMB_MCP4_PERIP_PRBS_CTRL2     0x0804
#define ABS_PMB_MCP4_PERIP_PRBS_CTRL2 0x02052804UL

#define PMB_MCP4_NUM_SEGS_B_MASK      0x00000F00UL
#define PMB_MCP4_NUM_SEGS_B_SHIFT     8
#define PMB_MCP4_NUM_SEGS_B_SIGNED    0

#define PMB_MCP4_NUM_SEGS_C_MASK      0x0000F000UL
#define PMB_MCP4_NUM_SEGS_C_SHIFT     12
#define PMB_MCP4_NUM_SEGS_C_SIGNED    0

#define PMB_MCP4_LAYER_ILEAVE_MASK    0x00030000UL
#define PMB_MCP4_LAYER_ILEAVE_SHIFT   16
#define PMB_MCP4_LAYER_ILEAVE_SIGNED  0

/* Register MCP_PERIP_LFSR_CTRL (PMR_MCP4) */
#define PMB_MCP4_PERIP_LFSR_CTRL     0x0808
#define ABS_PMB_MCP4_PERIP_LFSR_CTRL 0x02052808UL

#define PMB_MCP4_LFSR_HOLDOFF_MASK   0x00001F00UL
#define PMB_MCP4_LFSR_HOLDOFF_SHIFT  8
#define PMB_MCP4_LFSR_HOLDOFF_SIGNED 0

#define PMB_MCP4_LFSR_MAPPING_MASK   0x00006000UL
#define PMB_MCP4_LFSR_MAPPING_SHIFT  13
#define PMB_MCP4_LFSR_MAPPING_SIGNED 0

#define PMB_MCP4_LFSR_PACKING_MASK   0x000E0000UL
#define PMB_MCP4_LFSR_PACKING_SHIFT  17
#define PMB_MCP4_LFSR_PACKING_SIGNED 0

/* Register MCP_PERIP_LFSR_MASK (PMR_MCP4) */
#define PMB_MCP4_PERIP_LFSR_MASK     0x080C
#define ABS_PMB_MCP4_PERIP_LFSR_MASK 0x0205280CUL

#define PMB_MCP4_LFSR_MASK_MASK      0x00FFFFFFUL
#define PMB_MCP4_LFSR_MASK_SHIFT     0
#define PMB_MCP4_LFSR_MASK_SIGNED    0

/* Register MCP_PERIP_LFSR_STATE (PMR_MCP4) */
#define PMB_MCP4_PERIP_LFSR_STATE     0x0810
#define ABS_PMB_MCP4_PERIP_LFSR_STATE 0x02052810UL

#define PMB_MCP4_LFSR_STATE_MASK      0x00FFFFFFUL
#define PMB_MCP4_LFSR_STATE_SHIFT     0
#define PMB_MCP4_LFSR_STATE_SIGNED    0

/* Register MCP_PERIP_LFSR_FEEDBACK (PMR_MCP4) */
#define PMB_MCP4_PERIP_LFSR_FEEDBACK     0x0814
#define ABS_PMB_MCP4_PERIP_LFSR_FEEDBACK 0x02052814UL

#define PMB_MCP4_LFSR_FEEDBACK_MASK      0x00FFFFFFUL
#define PMB_MCP4_LFSR_FEEDBACK_SHIFT     0
#define PMB_MCP4_LFSR_FEEDBACK_SIGNED    0

/* Register MCP_PERIP_HOST_SIG (PMR_MCP4) */
#define PMB_MCP4_PERIP_HOST_SIG      0x0820
#define ABS_PMB_MCP4_PERIP_HOST_SIG  0x02052820UL

#define PMB_MCP4_HOST_SIG_ACK_MASK   0x00000100UL
#define PMB_MCP4_HOST_SIG_ACK_SHIFT  8
#define PMB_MCP4_HOST_SIG_ACK_SIGNED 0

/* Register MCP_PERIP_FIXED28_TO_FLOAT8 (PMR_MCP4) */
#define PMB_MCP4_PERIP_FIXED28_TO_FLOAT8       0x0828
#define ABS_PMB_MCP4_PERIP_FIXED28_TO_FLOAT8   0x02052828UL

#define PMB_MCP4_FP_TO_FL_CLAMP_MASK           0x000000FFUL
#define PMB_MCP4_FP_TO_FL_CLAMP_SHIFT          0
#define PMB_MCP4_FP_TO_FL_CLAMP_SIGNED         0

#define PMB_MCP4_FP_TO_FL_MANT_WIDTH_MASK      0x00000700UL
#define PMB_MCP4_FP_TO_FL_MANT_WIDTH_SHIFT     8
#define PMB_MCP4_FP_TO_FL_MANT_WIDTH_SIGNED    0

#define PMB_MCP4_FP_TO_FL_EXP_BIAS_MASK        0x0003F000UL
#define PMB_MCP4_FP_TO_FL_EXP_BIAS_SHIFT       12
#define PMB_MCP4_FP_TO_FL_EXP_BIAS_SIGNED      0

#define PMB_MCP4_FP_TO_FL_ROUNDING_MODE_MASK   0x00300000UL
#define PMB_MCP4_FP_TO_FL_ROUNDING_MODE_SHIFT  20
#define PMB_MCP4_FP_TO_FL_ROUNDING_MODE_SIGNED 0

#define PMB_MCP4_FP_TO_FL_IS_SIGNED_MASK       0x00800000UL
#define PMB_MCP4_FP_TO_FL_IS_SIGNED_SHIFT      23
#define PMB_MCP4_FP_TO_FL_IS_SIGNED_SIGNED     0

/* Register MCP_PERIP_FLOAT8_TO_FIXED28 (PMR_MCP4) */
#define PMB_MCP4_PERIP_FLOAT8_TO_FIXED28       0x082C
#define ABS_PMB_MCP4_PERIP_FLOAT8_TO_FIXED28   0x0205282CUL

#define PMB_MCP4_FL_TO_FP_MANT_WIDTH_MASK      0x00000700UL
#define PMB_MCP4_FL_TO_FP_MANT_WIDTH_SHIFT     8
#define PMB_MCP4_FL_TO_FP_MANT_WIDTH_SIGNED    0

#define PMB_MCP4_FL_TO_FP_EXP_BIAS_MASK        0x0003F000UL
#define PMB_MCP4_FL_TO_FP_EXP_BIAS_SHIFT       12
#define PMB_MCP4_FL_TO_FP_EXP_BIAS_SIGNED      0

#define PMB_MCP4_FL_TO_FP_ROUNDING_MODE_MASK   0x00300000UL
#define PMB_MCP4_FL_TO_FP_ROUNDING_MODE_SHIFT  20
#define PMB_MCP4_FL_TO_FP_ROUNDING_MODE_SIGNED 0

#define PMB_MCP4_FL_TO_FP_IS_SIGNED_MASK       0x00800000UL
#define PMB_MCP4_FL_TO_FP_IS_SIGNED_SHIFT      23
#define PMB_MCP4_FL_TO_FP_IS_SIGNED_SIGNED     0

/* Register MCP_PERIP_CYCLE_CNT (PMR_MCP4) */
#define PMB_MCP4_PERIP_CYCLE_CNT     0x0830
#define ABS_PMB_MCP4_PERIP_CYCLE_CNT 0x02052830UL

#define PMB_MCP4_COUNT_MASK          0x000FFFFFUL
#define PMB_MCP4_COUNT_SHIFT         0
#define PMB_MCP4_COUNT_SIGNED        0

/* Register MCP_PERIP_ISSUE_CNT (PMR_MCP4) */
#define PMB_MCP4_PERIP_ISSUE_CNT     0x0834
#define ABS_PMB_MCP4_PERIP_ISSUE_CNT 0x02052834UL

#define PMB_MCP4_ISSUE_MASK          0x000FFFFFUL
#define PMB_MCP4_ISSUE_SHIFT         0
#define PMB_MCP4_ISSUE_SIGNED        0

/* Register MCP_PERIP_WAIT_CNT (PMR_MCP4) */
#define PMB_MCP4_PERIP_WAIT_CNT     0x0838
#define ABS_PMB_MCP4_PERIP_WAIT_CNT 0x02052838UL

#define PMB_MCP4_WAITS_MASK         0x000FFFFFUL
#define PMB_MCP4_WAITS_SHIFT        0
#define PMB_MCP4_WAITS_SIGNED       0

/* Register MCP_PERIP_MINMAX_CTRL (PMR_MCP4) */
#define PMB_MCP4_PERIP_MINMAX_CTRL        0x0840
#define ABS_PMB_MCP4_PERIP_MINMAX_CTRL    0x02052840UL

#define PMB_MCP4_MINMAX_HOLDOFF_MASK      0x00001F00UL
#define PMB_MCP4_MINMAX_HOLDOFF_SHIFT     8
#define PMB_MCP4_MINMAX_HOLDOFF_SIGNED    0

#define PMB_MCP4_MINMAX_INIT_ON_RD_MASK   0x00010000UL
#define PMB_MCP4_MINMAX_INIT_ON_RD_SHIFT  16
#define PMB_MCP4_MINMAX_INIT_ON_RD_SIGNED 0

#define PMB_MCP4_MINMAX_EDGE_MASK         0x00060000UL
#define PMB_MCP4_MINMAX_EDGE_SHIFT        17
#define PMB_MCP4_MINMAX_EDGE_SIGNED       0

#define PMB_MCP4_MINMAX_MODE_MASK         0x00180000UL
#define PMB_MCP4_MINMAX_MODE_SHIFT        19
#define PMB_MCP4_MINMAX_MODE_SIGNED       0

#define PMB_MCP4_MINMAX_ABS_MASK          0x00200000UL
#define PMB_MCP4_MINMAX_ABS_SHIFT         21
#define PMB_MCP4_MINMAX_ABS_SIGNED        0

#define PMB_MCP4_MINMAX_DBL_MASK          0x00400000UL
#define PMB_MCP4_MINMAX_DBL_SHIFT         22
#define PMB_MCP4_MINMAX_DBL_SIGNED        0

#define PMB_MCP4_MINMAX_INIT_MASK         0x00800000UL
#define PMB_MCP4_MINMAX_INIT_SHIFT        23
#define PMB_MCP4_MINMAX_INIT_SIGNED       0

/* Register MCP_PERIP_MINMAX_VAL (PMR_MCP4) */
#define PMB_MCP4_PERIP_MINMAX_VAL     0x0844
#define ABS_PMB_MCP4_PERIP_MINMAX_VAL 0x02052844UL

#define PMB_MCP4_MINMAX_VAL_MASK      0x00FFFF00UL
#define PMB_MCP4_MINMAX_VAL_SHIFT     8
#define PMB_MCP4_MINMAX_VAL_SIGNED    0

/* Register MCP_PERIP_MINMAX_POS (PMR_MCP4) */
#define PMB_MCP4_PERIP_MINMAX_POS     0x0848
#define ABS_PMB_MCP4_PERIP_MINMAX_POS 0x02052848UL

#define PMB_MCP4_MINMAX_POS_MASK      0x00FFFFFFUL
#define PMB_MCP4_MINMAX_POS_SHIFT     0
#define PMB_MCP4_MINMAX_POS_SIGNED    0

/* Register MCP_PERIP_PRBS_PERM0 (PMR_MCP4) */
#define PMB_MCP4_PERIP_PRBS_PERM0     0x084C
#define ABS_PMB_MCP4_PERIP_PRBS_PERM0 0x0205284CUL

#define PMB_MCP4_PRBS_PERM0_MASK      0x0000000FUL
#define PMB_MCP4_PRBS_PERM0_SHIFT     0
#define PMB_MCP4_PRBS_PERM0_SIGNED    0

#define PMB_MCP4_PRBS_PERM1_MASK      0x000000F0UL
#define PMB_MCP4_PRBS_PERM1_SHIFT     4
#define PMB_MCP4_PRBS_PERM1_SIGNED    0

#define PMB_MCP4_PRBS_PERM2_MASK      0x00000F00UL
#define PMB_MCP4_PRBS_PERM2_SHIFT     8
#define PMB_MCP4_PRBS_PERM2_SIGNED    0

#define PMB_MCP4_PRBS_PERM3_MASK      0x0000F000UL
#define PMB_MCP4_PRBS_PERM3_SHIFT     12
#define PMB_MCP4_PRBS_PERM3_SIGNED    0

#define PMB_MCP4_PRBS_PERM4_MASK      0x000F0000UL
#define PMB_MCP4_PRBS_PERM4_SHIFT     16
#define PMB_MCP4_PRBS_PERM4_SIGNED    0

#define PMB_MCP4_PRBS_PERM5_MASK      0x00F00000UL
#define PMB_MCP4_PRBS_PERM5_SHIFT     20
#define PMB_MCP4_PRBS_PERM5_SIGNED    0

/* Register MCP_PERIP_PRBS_PERM1 (PMR_MCP4) */
#define PMB_MCP4_PERIP_PRBS_PERM1     0x0850
#define ABS_PMB_MCP4_PERIP_PRBS_PERM1 0x02052850UL

#define PMB_MCP4_PRBS_PERM6_MASK      0x0000000FUL
#define PMB_MCP4_PRBS_PERM6_SHIFT     0
#define PMB_MCP4_PRBS_PERM6_SIGNED    0

#define PMB_MCP4_PRBS_PERM7_MASK      0x000000F0UL
#define PMB_MCP4_PRBS_PERM7_SHIFT     4
#define PMB_MCP4_PRBS_PERM7_SIGNED    0

#define PMB_MCP4_PRBS_PERM8_MASK      0x00000F00UL
#define PMB_MCP4_PRBS_PERM8_SHIFT     8
#define PMB_MCP4_PRBS_PERM8_SIGNED    0

#define PMB_MCP4_PRBS_PERM9_MASK      0x0000F000UL
#define PMB_MCP4_PRBS_PERM9_SHIFT     12
#define PMB_MCP4_PRBS_PERM9_SIGNED    0

#define PMB_MCP4_PRBS_PERM10_MASK     0x000F0000UL
#define PMB_MCP4_PRBS_PERM10_SHIFT    16
#define PMB_MCP4_PRBS_PERM10_SIGNED   0

#define PMB_MCP4_PRBS_PERM11_MASK     0x00F00000UL
#define PMB_MCP4_PRBS_PERM11_SHIFT    20
#define PMB_MCP4_PRBS_PERM11_SIGNED   0

/* Register MCP_PERIP_PRBS_PERM2 (PMR_MCP4) */
#define PMB_MCP4_PERIP_PRBS_PERM2     0x0854
#define ABS_PMB_MCP4_PERIP_PRBS_PERM2 0x02052854UL

#define PMB_MCP4_PRBS_PERM12_MASK     0x0000000FUL
#define PMB_MCP4_PRBS_PERM12_SHIFT    0
#define PMB_MCP4_PRBS_PERM12_SIGNED   0

#define PMB_MCP4_PRBS_PERM13_MASK     0x000000F0UL
#define PMB_MCP4_PRBS_PERM13_SHIFT    4
#define PMB_MCP4_PRBS_PERM13_SIGNED   0

/* Register MCP_PERIP_PRBS_DVB_CFG (PMR_MCP4) */
#define PMB_MCP4_PERIP_PRBS_DVB_CFG     0x0858
#define ABS_PMB_MCP4_PERIP_PRBS_DVB_CFG 0x02052858UL

#define PMB_MCP4_PRBS_NMAX_MASK         0x0000FFFFUL
#define PMB_MCP4_PRBS_NMAX_SHIFT        0
#define PMB_MCP4_PRBS_NMAX_SIGNED       0

#define PMB_MCP4_PRBS_WIDTH_MASK        0x000F0000UL
#define PMB_MCP4_PRBS_WIDTH_SHIFT       16
#define PMB_MCP4_PRBS_WIDTH_SIGNED      0

#define PMB_MCP4_PRBS_TAPS_MASK         0x00700000UL
#define PMB_MCP4_PRBS_TAPS_SHIFT        20
#define PMB_MCP4_PRBS_TAPS_SIGNED       0

/* Register MCP_PERIP_CDSG_CFG0 (PMR_MCP4) */
#define PMB_MCP4_PERIP_CDSG_CFG0     0x08E0
#define ABS_PMB_MCP4_PERIP_CDSG_CFG0 0x020528E0UL

#define PMB_MCP4_CDSG_P_R_MASK       0x00FFFF00UL
#define PMB_MCP4_CDSG_P_R_SHIFT      8
#define PMB_MCP4_CDSG_P_R_SIGNED     0

/* Register MCP_PERIP_CDSG_CFG1 (PMR_MCP4) */
#define PMB_MCP4_PERIP_CDSG_CFG1         0x08E4
#define ABS_PMB_MCP4_PERIP_CDSG_CFG1     0x020528E4UL

#define PMB_MCP4_CDSG_NUM_FB_TAPS_MASK   0x00000007UL
#define PMB_MCP4_CDSG_NUM_FB_TAPS_SHIFT  0
#define PMB_MCP4_CDSG_NUM_FB_TAPS_SIGNED 0

#define PMB_MCP4_CDSG_N_CELLS_MASK       0x000FFFF0UL
#define PMB_MCP4_CDSG_N_CELLS_SHIFT      4
#define PMB_MCP4_CDSG_N_CELLS_SIGNED     0

#define PMB_MCP4_CDSG_N_D_MASK           0x00F00000UL
#define PMB_MCP4_CDSG_N_D_SHIFT          20
#define PMB_MCP4_CDSG_N_D_SIGNED         0

/* Register MCP_PERIP_CDSG_CFG2 (PMR_MCP4) */
#define PMB_MCP4_PERIP_CDSG_CFG2     0x08E8
#define ABS_PMB_MCP4_PERIP_CDSG_CFG2 0x020528E8UL

#define PMB_MCP4_CDSG_FB_TAP0_MASK   0x0000000FUL
#define PMB_MCP4_CDSG_FB_TAP0_SHIFT  0
#define PMB_MCP4_CDSG_FB_TAP0_SIGNED 0

#define PMB_MCP4_CDSG_FB_TAP1_MASK   0x000000F0UL
#define PMB_MCP4_CDSG_FB_TAP1_SHIFT  4
#define PMB_MCP4_CDSG_FB_TAP1_SIGNED 0

#define PMB_MCP4_CDSG_FB_TAP2_MASK   0x00000F00UL
#define PMB_MCP4_CDSG_FB_TAP2_SHIFT  8
#define PMB_MCP4_CDSG_FB_TAP2_SIGNED 0

#define PMB_MCP4_CDSG_FB_TAP3_MASK   0x0000F000UL
#define PMB_MCP4_CDSG_FB_TAP3_SHIFT  12
#define PMB_MCP4_CDSG_FB_TAP3_SIGNED 0

#define PMB_MCP4_CDSG_FB_TAP4_MASK   0x000F0000UL
#define PMB_MCP4_CDSG_FB_TAP4_SHIFT  16
#define PMB_MCP4_CDSG_FB_TAP4_SIGNED 0

#define PMB_MCP4_CDSG_FB_TAP5_MASK   0x00F00000UL
#define PMB_MCP4_CDSG_FB_TAP5_SHIFT  20
#define PMB_MCP4_CDSG_FB_TAP5_SIGNED 0

/* Register MCP_DVBS2_DESCRAMBLER_XLFSR_STATE0 (PMR_MCP4) */
#define PMB_MCP4_DVBS2_DESCRAMBLER_XLFSR_STATE0     0x08EC
#define ABS_PMB_MCP4_DVBS2_DESCRAMBLER_XLFSR_STATE0 0x020528ECUL

#define PMB_MCP4_DVBS2_DESCRAMBLER_STATE0_MASK      0x0003FFFFUL
#define PMB_MCP4_DVBS2_DESCRAMBLER_STATE0_SHIFT     0
#define PMB_MCP4_DVBS2_DESCRAMBLER_STATE0_SIGNED    0

/* Register MCP_DVBS2_DESCRAMBLER_XLFSR_STATE1 (PMR_MCP4) */
#define PMB_MCP4_DVBS2_DESCRAMBLER_XLFSR_STATE1     0x08F0
#define ABS_PMB_MCP4_DVBS2_DESCRAMBLER_XLFSR_STATE1 0x020528F0UL

#define PMB_MCP4_DVBS2_DESCRAMBLER_STATE1_MASK      0x0003FFFFUL
#define PMB_MCP4_DVBS2_DESCRAMBLER_STATE1_SHIFT     0
#define PMB_MCP4_DVBS2_DESCRAMBLER_STATE1_SIGNED    0

/* Register MCP_DVBS2_DESCRAMBLER_XLFSR_STATE2 (PMR_MCP4) */
#define PMB_MCP4_DVBS2_DESCRAMBLER_XLFSR_STATE2     0x08F4
#define ABS_PMB_MCP4_DVBS2_DESCRAMBLER_XLFSR_STATE2 0x020528F4UL

#define PMB_MCP4_DVBS2_DESCRAMBLER_STATE2_MASK      0x0003FFFFUL
#define PMB_MCP4_DVBS2_DESCRAMBLER_STATE2_SHIFT     0
#define PMB_MCP4_DVBS2_DESCRAMBLER_STATE2_SIGNED    0

/* Register MCP_DVBS2_DESCRAMBLER_XLFSR_STATE3 (PMR_MCP4) */
#define PMB_MCP4_DVBS2_DESCRAMBLER_XLFSR_STATE3     0x08F8
#define ABS_PMB_MCP4_DVBS2_DESCRAMBLER_XLFSR_STATE3 0x020528F8UL

#define PMB_MCP4_DVBS2_DESCRAMBLER_STATE3_MASK      0x0003FFFFUL
#define PMB_MCP4_DVBS2_DESCRAMBLER_STATE3_SHIFT     0
#define PMB_MCP4_DVBS2_DESCRAMBLER_STATE3_SIGNED    0

/* Register EDC_PERIP_BASIC0_0 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_0         0x0000
#define ABS_PMB_EDC_PERIP_BASIC0_0     0x02053000UL

#define PMB_EDC_LATCHED_RESET_0_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_0_SHIFT  0
#define PMB_EDC_LATCHED_RESET_0_SIGNED 0

#define PMB_EDC_PULSED_RESET_0_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_0_SHIFT   1
#define PMB_EDC_PULSED_RESET_0_SIGNED  0

#define PMB_EDC_PA_EXT_0_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_0_SHIFT         2
#define PMB_EDC_PA_EXT_0_SIGNED        0

#define PMB_EDC_FINE_RATE_0_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_0_SHIFT      3
#define PMB_EDC_FINE_RATE_0_SIGNED     0

#define PMB_EDC_PER_BUS_0_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_0_SHIFT        5
#define PMB_EDC_PER_BUS_0_SIGNED       0

#define PMB_EDC_TFR_MODE_0_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_0_SHIFT       6
#define PMB_EDC_TFR_MODE_0_SIGNED      0

#define PMB_EDC_EOP_MODE_0_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_0_SHIFT       11
#define PMB_EDC_EOP_MODE_0_SIGNED      0

#define PMB_EDC_DISCARD_OP_0_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_0_SHIFT     13
#define PMB_EDC_DISCARD_OP_0_SIGNED    0

#define PMB_EDC_INCR_0_MASK            0x00004000UL
#define PMB_EDC_INCR_0_SHIFT           14
#define PMB_EDC_INCR_0_SIGNED          0

#define PMB_EDC_BITREV_0_MASK          0x00008000UL
#define PMB_EDC_BITREV_0_SHIFT         15
#define PMB_EDC_BITREV_0_SIGNED        0

#define PMB_EDC_COARSE_RATE_0_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_0_SHIFT    16
#define PMB_EDC_COARSE_RATE_0_SIGNED   0

#define PMB_EDC_PALIGN_0_MASK          0x00080000UL
#define PMB_EDC_PALIGN_0_SHIFT         19
#define PMB_EDC_PALIGN_0_SIGNED        0

#define PMB_EDC_PW_0_MASK              0x00300000UL
#define PMB_EDC_PW_0_SHIFT             20
#define PMB_EDC_PW_0_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_0_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_0_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_0_SIGNED  0

#define PMB_EDC_MEM_BSWAP_0_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_0_SHIFT      23
#define PMB_EDC_MEM_BSWAP_0_SIGNED     0

/* Register EDC_PERIP_BASIC1_0 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_0     0x0004
#define ABS_PMB_EDC_PERIP_BASIC1_0 0x02053004UL

#define PMB_EDC_ITEMS_0_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_0_SHIFT      0
#define PMB_EDC_ITEMS_0_SIGNED     0

#define PMB_EDC_TRANSFERS_0_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_0_SHIFT  16
#define PMB_EDC_TRANSFERS_0_SIGNED 0

/* Register EDC_PERIP_BASIC2_0 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_0     0x0008
#define ABS_PMB_EDC_PERIP_BASIC2_0 0x02053008UL

#define PMB_EDC_PA_0_MASK          0x0000FFFFUL
#define PMB_EDC_PA_0_SHIFT         0
#define PMB_EDC_PA_0_SIGNED        0

#define PMB_EDC_ECN_0_MASK         0x003F0000UL
#define PMB_EDC_ECN_0_SHIFT        16
#define PMB_EDC_ECN_0_SIGNED       0

/* Register EDC_PERIP_BASIC3_0 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_0     0x000C
#define ABS_PMB_EDC_PERIP_BASIC3_0 0x0205300CUL

#define PMB_EDC_MA_0_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_0_SHIFT         0
#define PMB_EDC_MA_0_SIGNED        0

/* Register EDC_PERIP_AGEN4_0 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_0       0x0010
#define ABS_PMB_EDC_PERIP_AGEN4_0   0x02053010UL

#define PMB_EDC_N0_0_MASK           0x0000FFFFUL
#define PMB_EDC_N0_0_SHIFT          0
#define PMB_EDC_N0_0_SIGNED         0

#define PMB_EDC_BUS_BYTES_0_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_0_SHIFT   16
#define PMB_EDC_BUS_BYTES_0_SIGNED  0

#define PMB_EDC_ITEM_BYTES_0_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_0_SHIFT  17
#define PMB_EDC_ITEM_BYTES_0_SIGNED 0

#define PMB_EDC_CLR_ABO_0_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_0_SHIFT     19
#define PMB_EDC_CLR_ABO_0_SIGNED    0

#define PMB_EDC_MODE_0_MASK         0x00E00000UL
#define PMB_EDC_MODE_0_SHIFT        21
#define PMB_EDC_MODE_0_SIGNED       0

/* Register EDC_PERIP_AGEN5_0 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_0     0x0014
#define ABS_PMB_EDC_PERIP_AGEN5_0 0x02053014UL

#define PMB_EDC_N1_0_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_0_SHIFT        0
#define PMB_EDC_N1_0_SIGNED       0

/* Register EDC_PERIP_AGEN6_0 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_0     0x0018
#define ABS_PMB_EDC_PERIP_AGEN6_0 0x02053018UL

#define PMB_EDC_N2_0_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_0_SHIFT        0
#define PMB_EDC_N2_0_SIGNED       0

/* Register EDC_PERIP_AGEN7_0 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_0      0x001C
#define ABS_PMB_EDC_PERIP_AGEN7_0  0x0205301CUL

#define PMB_EDC_LP0_0_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_0_SHIFT        0
#define PMB_EDC_LP0_0_SIGNED       0

#define PMB_EDC_LP1_0_MASK         0x003F0000UL
#define PMB_EDC_LP1_0_SHIFT        16
#define PMB_EDC_LP1_0_SIGNED       0

#define PMB_EDC_LINK_MODE_0_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_0_SHIFT  22
#define PMB_EDC_LINK_MODE_0_SIGNED 0

/* Register EDC_PERIP_BASIC0_1 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_1         0x0020
#define ABS_PMB_EDC_PERIP_BASIC0_1     0x02053020UL

#define PMB_EDC_LATCHED_RESET_1_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_1_SHIFT  0
#define PMB_EDC_LATCHED_RESET_1_SIGNED 0

#define PMB_EDC_PULSED_RESET_1_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_1_SHIFT   1
#define PMB_EDC_PULSED_RESET_1_SIGNED  0

#define PMB_EDC_PA_EXT_1_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_1_SHIFT         2
#define PMB_EDC_PA_EXT_1_SIGNED        0

#define PMB_EDC_FINE_RATE_1_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_1_SHIFT      3
#define PMB_EDC_FINE_RATE_1_SIGNED     0

#define PMB_EDC_PER_BUS_1_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_1_SHIFT        5
#define PMB_EDC_PER_BUS_1_SIGNED       0

#define PMB_EDC_TFR_MODE_1_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_1_SHIFT       6
#define PMB_EDC_TFR_MODE_1_SIGNED      0

#define PMB_EDC_EOP_MODE_1_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_1_SHIFT       11
#define PMB_EDC_EOP_MODE_1_SIGNED      0

#define PMB_EDC_DISCARD_OP_1_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_1_SHIFT     13
#define PMB_EDC_DISCARD_OP_1_SIGNED    0

#define PMB_EDC_INCR_1_MASK            0x00004000UL
#define PMB_EDC_INCR_1_SHIFT           14
#define PMB_EDC_INCR_1_SIGNED          0

#define PMB_EDC_BITREV_1_MASK          0x00008000UL
#define PMB_EDC_BITREV_1_SHIFT         15
#define PMB_EDC_BITREV_1_SIGNED        0

#define PMB_EDC_COARSE_RATE_1_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_1_SHIFT    16
#define PMB_EDC_COARSE_RATE_1_SIGNED   0

#define PMB_EDC_PALIGN_1_MASK          0x00080000UL
#define PMB_EDC_PALIGN_1_SHIFT         19
#define PMB_EDC_PALIGN_1_SIGNED        0

#define PMB_EDC_PW_1_MASK              0x00300000UL
#define PMB_EDC_PW_1_SHIFT             20
#define PMB_EDC_PW_1_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_1_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_1_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_1_SIGNED  0

#define PMB_EDC_MEM_BSWAP_1_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_1_SHIFT      23
#define PMB_EDC_MEM_BSWAP_1_SIGNED     0

/* Register EDC_PERIP_BASIC1_1 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_1     0x0024
#define ABS_PMB_EDC_PERIP_BASIC1_1 0x02053024UL

#define PMB_EDC_ITEMS_1_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_1_SHIFT      0
#define PMB_EDC_ITEMS_1_SIGNED     0

#define PMB_EDC_TRANSFERS_1_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_1_SHIFT  16
#define PMB_EDC_TRANSFERS_1_SIGNED 0

/* Register EDC_PERIP_BASIC2_1 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_1     0x0028
#define ABS_PMB_EDC_PERIP_BASIC2_1 0x02053028UL

#define PMB_EDC_PA_1_MASK          0x0000FFFFUL
#define PMB_EDC_PA_1_SHIFT         0
#define PMB_EDC_PA_1_SIGNED        0

#define PMB_EDC_ECN_1_MASK         0x003F0000UL
#define PMB_EDC_ECN_1_SHIFT        16
#define PMB_EDC_ECN_1_SIGNED       0

/* Register EDC_PERIP_BASIC3_1 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_1     0x002C
#define ABS_PMB_EDC_PERIP_BASIC3_1 0x0205302CUL

#define PMB_EDC_MA_1_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_1_SHIFT         0
#define PMB_EDC_MA_1_SIGNED        0

/* Register EDC_PERIP_AGEN4_1 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_1       0x0030
#define ABS_PMB_EDC_PERIP_AGEN4_1   0x02053030UL

#define PMB_EDC_N0_1_MASK           0x0000FFFFUL
#define PMB_EDC_N0_1_SHIFT          0
#define PMB_EDC_N0_1_SIGNED         0

#define PMB_EDC_BUS_BYTES_1_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_1_SHIFT   16
#define PMB_EDC_BUS_BYTES_1_SIGNED  0

#define PMB_EDC_ITEM_BYTES_1_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_1_SHIFT  17
#define PMB_EDC_ITEM_BYTES_1_SIGNED 0

#define PMB_EDC_CLR_ABO_1_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_1_SHIFT     19
#define PMB_EDC_CLR_ABO_1_SIGNED    0

#define PMB_EDC_MODE_1_MASK         0x00E00000UL
#define PMB_EDC_MODE_1_SHIFT        21
#define PMB_EDC_MODE_1_SIGNED       0

/* Register EDC_PERIP_AGEN5_1 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_1     0x0034
#define ABS_PMB_EDC_PERIP_AGEN5_1 0x02053034UL

#define PMB_EDC_N1_1_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_1_SHIFT        0
#define PMB_EDC_N1_1_SIGNED       0

/* Register EDC_PERIP_AGEN6_1 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_1     0x0038
#define ABS_PMB_EDC_PERIP_AGEN6_1 0x02053038UL

#define PMB_EDC_N2_1_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_1_SHIFT        0
#define PMB_EDC_N2_1_SIGNED       0

/* Register EDC_PERIP_AGEN7_1 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_1      0x003C
#define ABS_PMB_EDC_PERIP_AGEN7_1  0x0205303CUL

#define PMB_EDC_LP0_1_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_1_SHIFT        0
#define PMB_EDC_LP0_1_SIGNED       0

#define PMB_EDC_LP1_1_MASK         0x003F0000UL
#define PMB_EDC_LP1_1_SHIFT        16
#define PMB_EDC_LP1_1_SIGNED       0

#define PMB_EDC_LINK_MODE_1_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_1_SHIFT  22
#define PMB_EDC_LINK_MODE_1_SIGNED 0

/* Register EDC_PERIP_BASIC0_2 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_2         0x0040
#define ABS_PMB_EDC_PERIP_BASIC0_2     0x02053040UL

#define PMB_EDC_LATCHED_RESET_2_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_2_SHIFT  0
#define PMB_EDC_LATCHED_RESET_2_SIGNED 0

#define PMB_EDC_PULSED_RESET_2_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_2_SHIFT   1
#define PMB_EDC_PULSED_RESET_2_SIGNED  0

#define PMB_EDC_PA_EXT_2_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_2_SHIFT         2
#define PMB_EDC_PA_EXT_2_SIGNED        0

#define PMB_EDC_FINE_RATE_2_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_2_SHIFT      3
#define PMB_EDC_FINE_RATE_2_SIGNED     0

#define PMB_EDC_PER_BUS_2_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_2_SHIFT        5
#define PMB_EDC_PER_BUS_2_SIGNED       0

#define PMB_EDC_TFR_MODE_2_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_2_SHIFT       6
#define PMB_EDC_TFR_MODE_2_SIGNED      0

#define PMB_EDC_EOP_MODE_2_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_2_SHIFT       11
#define PMB_EDC_EOP_MODE_2_SIGNED      0

#define PMB_EDC_DISCARD_OP_2_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_2_SHIFT     13
#define PMB_EDC_DISCARD_OP_2_SIGNED    0

#define PMB_EDC_INCR_2_MASK            0x00004000UL
#define PMB_EDC_INCR_2_SHIFT           14
#define PMB_EDC_INCR_2_SIGNED          0

#define PMB_EDC_BITREV_2_MASK          0x00008000UL
#define PMB_EDC_BITREV_2_SHIFT         15
#define PMB_EDC_BITREV_2_SIGNED        0

#define PMB_EDC_COARSE_RATE_2_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_2_SHIFT    16
#define PMB_EDC_COARSE_RATE_2_SIGNED   0

#define PMB_EDC_PALIGN_2_MASK          0x00080000UL
#define PMB_EDC_PALIGN_2_SHIFT         19
#define PMB_EDC_PALIGN_2_SIGNED        0

#define PMB_EDC_PW_2_MASK              0x00300000UL
#define PMB_EDC_PW_2_SHIFT             20
#define PMB_EDC_PW_2_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_2_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_2_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_2_SIGNED  0

#define PMB_EDC_MEM_BSWAP_2_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_2_SHIFT      23
#define PMB_EDC_MEM_BSWAP_2_SIGNED     0

/* Register EDC_PERIP_BASIC1_2 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_2     0x0044
#define ABS_PMB_EDC_PERIP_BASIC1_2 0x02053044UL

#define PMB_EDC_ITEMS_2_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_2_SHIFT      0
#define PMB_EDC_ITEMS_2_SIGNED     0

#define PMB_EDC_TRANSFERS_2_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_2_SHIFT  16
#define PMB_EDC_TRANSFERS_2_SIGNED 0

/* Register EDC_PERIP_BASIC2_2 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_2     0x0048
#define ABS_PMB_EDC_PERIP_BASIC2_2 0x02053048UL

#define PMB_EDC_PA_2_MASK          0x0000FFFFUL
#define PMB_EDC_PA_2_SHIFT         0
#define PMB_EDC_PA_2_SIGNED        0

#define PMB_EDC_ECN_2_MASK         0x003F0000UL
#define PMB_EDC_ECN_2_SHIFT        16
#define PMB_EDC_ECN_2_SIGNED       0

/* Register EDC_PERIP_BASIC3_2 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_2     0x004C
#define ABS_PMB_EDC_PERIP_BASIC3_2 0x0205304CUL

#define PMB_EDC_MA_2_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_2_SHIFT         0
#define PMB_EDC_MA_2_SIGNED        0

/* Register EDC_PERIP_AGEN4_2 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_2       0x0050
#define ABS_PMB_EDC_PERIP_AGEN4_2   0x02053050UL

#define PMB_EDC_N0_2_MASK           0x0000FFFFUL
#define PMB_EDC_N0_2_SHIFT          0
#define PMB_EDC_N0_2_SIGNED         0

#define PMB_EDC_BUS_BYTES_2_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_2_SHIFT   16
#define PMB_EDC_BUS_BYTES_2_SIGNED  0

#define PMB_EDC_ITEM_BYTES_2_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_2_SHIFT  17
#define PMB_EDC_ITEM_BYTES_2_SIGNED 0

#define PMB_EDC_CLR_ABO_2_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_2_SHIFT     19
#define PMB_EDC_CLR_ABO_2_SIGNED    0

#define PMB_EDC_MODE_2_MASK         0x00E00000UL
#define PMB_EDC_MODE_2_SHIFT        21
#define PMB_EDC_MODE_2_SIGNED       0

/* Register EDC_PERIP_AGEN5_2 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_2     0x0054
#define ABS_PMB_EDC_PERIP_AGEN5_2 0x02053054UL

#define PMB_EDC_N1_2_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_2_SHIFT        0
#define PMB_EDC_N1_2_SIGNED       0

/* Register EDC_PERIP_AGEN6_2 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_2     0x0058
#define ABS_PMB_EDC_PERIP_AGEN6_2 0x02053058UL

#define PMB_EDC_N2_2_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_2_SHIFT        0
#define PMB_EDC_N2_2_SIGNED       0

/* Register EDC_PERIP_AGEN7_2 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_2      0x005C
#define ABS_PMB_EDC_PERIP_AGEN7_2  0x0205305CUL

#define PMB_EDC_LP0_2_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_2_SHIFT        0
#define PMB_EDC_LP0_2_SIGNED       0

#define PMB_EDC_LP1_2_MASK         0x003F0000UL
#define PMB_EDC_LP1_2_SHIFT        16
#define PMB_EDC_LP1_2_SIGNED       0

#define PMB_EDC_LINK_MODE_2_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_2_SHIFT  22
#define PMB_EDC_LINK_MODE_2_SIGNED 0

/* Register EDC_PERIP_BASIC0_3 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_3         0x0060
#define ABS_PMB_EDC_PERIP_BASIC0_3     0x02053060UL

#define PMB_EDC_LATCHED_RESET_3_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_3_SHIFT  0
#define PMB_EDC_LATCHED_RESET_3_SIGNED 0

#define PMB_EDC_PULSED_RESET_3_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_3_SHIFT   1
#define PMB_EDC_PULSED_RESET_3_SIGNED  0

#define PMB_EDC_PA_EXT_3_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_3_SHIFT         2
#define PMB_EDC_PA_EXT_3_SIGNED        0

#define PMB_EDC_FINE_RATE_3_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_3_SHIFT      3
#define PMB_EDC_FINE_RATE_3_SIGNED     0

#define PMB_EDC_PER_BUS_3_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_3_SHIFT        5
#define PMB_EDC_PER_BUS_3_SIGNED       0

#define PMB_EDC_TFR_MODE_3_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_3_SHIFT       6
#define PMB_EDC_TFR_MODE_3_SIGNED      0

#define PMB_EDC_EOP_MODE_3_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_3_SHIFT       11
#define PMB_EDC_EOP_MODE_3_SIGNED      0

#define PMB_EDC_DISCARD_OP_3_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_3_SHIFT     13
#define PMB_EDC_DISCARD_OP_3_SIGNED    0

#define PMB_EDC_INCR_3_MASK            0x00004000UL
#define PMB_EDC_INCR_3_SHIFT           14
#define PMB_EDC_INCR_3_SIGNED          0

#define PMB_EDC_BITREV_3_MASK          0x00008000UL
#define PMB_EDC_BITREV_3_SHIFT         15
#define PMB_EDC_BITREV_3_SIGNED        0

#define PMB_EDC_COARSE_RATE_3_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_3_SHIFT    16
#define PMB_EDC_COARSE_RATE_3_SIGNED   0

#define PMB_EDC_PALIGN_3_MASK          0x00080000UL
#define PMB_EDC_PALIGN_3_SHIFT         19
#define PMB_EDC_PALIGN_3_SIGNED        0

#define PMB_EDC_PW_3_MASK              0x00300000UL
#define PMB_EDC_PW_3_SHIFT             20
#define PMB_EDC_PW_3_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_3_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_3_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_3_SIGNED  0

#define PMB_EDC_MEM_BSWAP_3_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_3_SHIFT      23
#define PMB_EDC_MEM_BSWAP_3_SIGNED     0

/* Register EDC_PERIP_BASIC1_3 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_3     0x0064
#define ABS_PMB_EDC_PERIP_BASIC1_3 0x02053064UL

#define PMB_EDC_ITEMS_3_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_3_SHIFT      0
#define PMB_EDC_ITEMS_3_SIGNED     0

#define PMB_EDC_TRANSFERS_3_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_3_SHIFT  16
#define PMB_EDC_TRANSFERS_3_SIGNED 0

/* Register EDC_PERIP_BASIC2_3 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_3     0x0068
#define ABS_PMB_EDC_PERIP_BASIC2_3 0x02053068UL

#define PMB_EDC_PA_3_MASK          0x0000FFFFUL
#define PMB_EDC_PA_3_SHIFT         0
#define PMB_EDC_PA_3_SIGNED        0

#define PMB_EDC_ECN_3_MASK         0x003F0000UL
#define PMB_EDC_ECN_3_SHIFT        16
#define PMB_EDC_ECN_3_SIGNED       0

/* Register EDC_PERIP_BASIC3_3 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_3     0x006C
#define ABS_PMB_EDC_PERIP_BASIC3_3 0x0205306CUL

#define PMB_EDC_MA_3_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_3_SHIFT         0
#define PMB_EDC_MA_3_SIGNED        0

/* Register EDC_PERIP_AGEN4_3 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_3       0x0070
#define ABS_PMB_EDC_PERIP_AGEN4_3   0x02053070UL

#define PMB_EDC_N0_3_MASK           0x0000FFFFUL
#define PMB_EDC_N0_3_SHIFT          0
#define PMB_EDC_N0_3_SIGNED         0

#define PMB_EDC_BUS_BYTES_3_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_3_SHIFT   16
#define PMB_EDC_BUS_BYTES_3_SIGNED  0

#define PMB_EDC_ITEM_BYTES_3_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_3_SHIFT  17
#define PMB_EDC_ITEM_BYTES_3_SIGNED 0

#define PMB_EDC_CLR_ABO_3_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_3_SHIFT     19
#define PMB_EDC_CLR_ABO_3_SIGNED    0

#define PMB_EDC_MODE_3_MASK         0x00E00000UL
#define PMB_EDC_MODE_3_SHIFT        21
#define PMB_EDC_MODE_3_SIGNED       0

/* Register EDC_PERIP_AGEN5_3 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_3     0x0074
#define ABS_PMB_EDC_PERIP_AGEN5_3 0x02053074UL

#define PMB_EDC_N1_3_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_3_SHIFT        0
#define PMB_EDC_N1_3_SIGNED       0

/* Register EDC_PERIP_AGEN6_3 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_3     0x0078
#define ABS_PMB_EDC_PERIP_AGEN6_3 0x02053078UL

#define PMB_EDC_N2_3_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_3_SHIFT        0
#define PMB_EDC_N2_3_SIGNED       0

/* Register EDC_PERIP_AGEN7_3 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_3      0x007C
#define ABS_PMB_EDC_PERIP_AGEN7_3  0x0205307CUL

#define PMB_EDC_LP0_3_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_3_SHIFT        0
#define PMB_EDC_LP0_3_SIGNED       0

#define PMB_EDC_LP1_3_MASK         0x003F0000UL
#define PMB_EDC_LP1_3_SHIFT        16
#define PMB_EDC_LP1_3_SIGNED       0

#define PMB_EDC_LINK_MODE_3_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_3_SHIFT  22
#define PMB_EDC_LINK_MODE_3_SIGNED 0

/* Register EDC_PERIP_BASIC0_4 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_4         0x0080
#define ABS_PMB_EDC_PERIP_BASIC0_4     0x02053080UL

#define PMB_EDC_LATCHED_RESET_4_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_4_SHIFT  0
#define PMB_EDC_LATCHED_RESET_4_SIGNED 0

#define PMB_EDC_PULSED_RESET_4_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_4_SHIFT   1
#define PMB_EDC_PULSED_RESET_4_SIGNED  0

#define PMB_EDC_PA_EXT_4_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_4_SHIFT         2
#define PMB_EDC_PA_EXT_4_SIGNED        0

#define PMB_EDC_FINE_RATE_4_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_4_SHIFT      3
#define PMB_EDC_FINE_RATE_4_SIGNED     0

#define PMB_EDC_PER_BUS_4_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_4_SHIFT        5
#define PMB_EDC_PER_BUS_4_SIGNED       0

#define PMB_EDC_TFR_MODE_4_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_4_SHIFT       6
#define PMB_EDC_TFR_MODE_4_SIGNED      0

#define PMB_EDC_EOP_MODE_4_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_4_SHIFT       11
#define PMB_EDC_EOP_MODE_4_SIGNED      0

#define PMB_EDC_DISCARD_OP_4_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_4_SHIFT     13
#define PMB_EDC_DISCARD_OP_4_SIGNED    0

#define PMB_EDC_INCR_4_MASK            0x00004000UL
#define PMB_EDC_INCR_4_SHIFT           14
#define PMB_EDC_INCR_4_SIGNED          0

#define PMB_EDC_BITREV_4_MASK          0x00008000UL
#define PMB_EDC_BITREV_4_SHIFT         15
#define PMB_EDC_BITREV_4_SIGNED        0

#define PMB_EDC_COARSE_RATE_4_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_4_SHIFT    16
#define PMB_EDC_COARSE_RATE_4_SIGNED   0

#define PMB_EDC_PALIGN_4_MASK          0x00080000UL
#define PMB_EDC_PALIGN_4_SHIFT         19
#define PMB_EDC_PALIGN_4_SIGNED        0

#define PMB_EDC_PW_4_MASK              0x00300000UL
#define PMB_EDC_PW_4_SHIFT             20
#define PMB_EDC_PW_4_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_4_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_4_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_4_SIGNED  0

#define PMB_EDC_MEM_BSWAP_4_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_4_SHIFT      23
#define PMB_EDC_MEM_BSWAP_4_SIGNED     0

/* Register EDC_PERIP_BASIC1_4 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_4     0x0084
#define ABS_PMB_EDC_PERIP_BASIC1_4 0x02053084UL

#define PMB_EDC_ITEMS_4_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_4_SHIFT      0
#define PMB_EDC_ITEMS_4_SIGNED     0

#define PMB_EDC_TRANSFERS_4_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_4_SHIFT  16
#define PMB_EDC_TRANSFERS_4_SIGNED 0

/* Register EDC_PERIP_BASIC2_4 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_4     0x0088
#define ABS_PMB_EDC_PERIP_BASIC2_4 0x02053088UL

#define PMB_EDC_PA_4_MASK          0x0000FFFFUL
#define PMB_EDC_PA_4_SHIFT         0
#define PMB_EDC_PA_4_SIGNED        0

#define PMB_EDC_ECN_4_MASK         0x003F0000UL
#define PMB_EDC_ECN_4_SHIFT        16
#define PMB_EDC_ECN_4_SIGNED       0

/* Register EDC_PERIP_BASIC3_4 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_4     0x008C
#define ABS_PMB_EDC_PERIP_BASIC3_4 0x0205308CUL

#define PMB_EDC_MA_4_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_4_SHIFT         0
#define PMB_EDC_MA_4_SIGNED        0

/* Register EDC_PERIP_AGEN4_4 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_4       0x0090
#define ABS_PMB_EDC_PERIP_AGEN4_4   0x02053090UL

#define PMB_EDC_N0_4_MASK           0x0000FFFFUL
#define PMB_EDC_N0_4_SHIFT          0
#define PMB_EDC_N0_4_SIGNED         0

#define PMB_EDC_BUS_BYTES_4_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_4_SHIFT   16
#define PMB_EDC_BUS_BYTES_4_SIGNED  0

#define PMB_EDC_ITEM_BYTES_4_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_4_SHIFT  17
#define PMB_EDC_ITEM_BYTES_4_SIGNED 0

#define PMB_EDC_CLR_ABO_4_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_4_SHIFT     19
#define PMB_EDC_CLR_ABO_4_SIGNED    0

#define PMB_EDC_MODE_4_MASK         0x00E00000UL
#define PMB_EDC_MODE_4_SHIFT        21
#define PMB_EDC_MODE_4_SIGNED       0

/* Register EDC_PERIP_AGEN5_4 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_4     0x0094
#define ABS_PMB_EDC_PERIP_AGEN5_4 0x02053094UL

#define PMB_EDC_N1_4_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_4_SHIFT        0
#define PMB_EDC_N1_4_SIGNED       0

/* Register EDC_PERIP_AGEN6_4 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_4     0x0098
#define ABS_PMB_EDC_PERIP_AGEN6_4 0x02053098UL

#define PMB_EDC_N2_4_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_4_SHIFT        0
#define PMB_EDC_N2_4_SIGNED       0

/* Register EDC_PERIP_AGEN7_4 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_4      0x009C
#define ABS_PMB_EDC_PERIP_AGEN7_4  0x0205309CUL

#define PMB_EDC_LP0_4_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_4_SHIFT        0
#define PMB_EDC_LP0_4_SIGNED       0

#define PMB_EDC_LP1_4_MASK         0x003F0000UL
#define PMB_EDC_LP1_4_SHIFT        16
#define PMB_EDC_LP1_4_SIGNED       0

#define PMB_EDC_LINK_MODE_4_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_4_SHIFT  22
#define PMB_EDC_LINK_MODE_4_SIGNED 0

/* Register EDC_PERIP_BASIC0_5 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_5         0x00A0
#define ABS_PMB_EDC_PERIP_BASIC0_5     0x020530A0UL

#define PMB_EDC_LATCHED_RESET_5_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_5_SHIFT  0
#define PMB_EDC_LATCHED_RESET_5_SIGNED 0

#define PMB_EDC_PULSED_RESET_5_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_5_SHIFT   1
#define PMB_EDC_PULSED_RESET_5_SIGNED  0

#define PMB_EDC_PA_EXT_5_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_5_SHIFT         2
#define PMB_EDC_PA_EXT_5_SIGNED        0

#define PMB_EDC_FINE_RATE_5_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_5_SHIFT      3
#define PMB_EDC_FINE_RATE_5_SIGNED     0

#define PMB_EDC_PER_BUS_5_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_5_SHIFT        5
#define PMB_EDC_PER_BUS_5_SIGNED       0

#define PMB_EDC_TFR_MODE_5_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_5_SHIFT       6
#define PMB_EDC_TFR_MODE_5_SIGNED      0

#define PMB_EDC_EOP_MODE_5_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_5_SHIFT       11
#define PMB_EDC_EOP_MODE_5_SIGNED      0

#define PMB_EDC_DISCARD_OP_5_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_5_SHIFT     13
#define PMB_EDC_DISCARD_OP_5_SIGNED    0

#define PMB_EDC_INCR_5_MASK            0x00004000UL
#define PMB_EDC_INCR_5_SHIFT           14
#define PMB_EDC_INCR_5_SIGNED          0

#define PMB_EDC_BITREV_5_MASK          0x00008000UL
#define PMB_EDC_BITREV_5_SHIFT         15
#define PMB_EDC_BITREV_5_SIGNED        0

#define PMB_EDC_COARSE_RATE_5_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_5_SHIFT    16
#define PMB_EDC_COARSE_RATE_5_SIGNED   0

#define PMB_EDC_PALIGN_5_MASK          0x00080000UL
#define PMB_EDC_PALIGN_5_SHIFT         19
#define PMB_EDC_PALIGN_5_SIGNED        0

#define PMB_EDC_PW_5_MASK              0x00300000UL
#define PMB_EDC_PW_5_SHIFT             20
#define PMB_EDC_PW_5_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_5_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_5_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_5_SIGNED  0

#define PMB_EDC_MEM_BSWAP_5_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_5_SHIFT      23
#define PMB_EDC_MEM_BSWAP_5_SIGNED     0

/* Register EDC_PERIP_BASIC1_5 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_5     0x00A4
#define ABS_PMB_EDC_PERIP_BASIC1_5 0x020530A4UL

#define PMB_EDC_ITEMS_5_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_5_SHIFT      0
#define PMB_EDC_ITEMS_5_SIGNED     0

#define PMB_EDC_TRANSFERS_5_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_5_SHIFT  16
#define PMB_EDC_TRANSFERS_5_SIGNED 0

/* Register EDC_PERIP_BASIC2_5 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_5     0x00A8
#define ABS_PMB_EDC_PERIP_BASIC2_5 0x020530A8UL

#define PMB_EDC_PA_5_MASK          0x0000FFFFUL
#define PMB_EDC_PA_5_SHIFT         0
#define PMB_EDC_PA_5_SIGNED        0

#define PMB_EDC_ECN_5_MASK         0x003F0000UL
#define PMB_EDC_ECN_5_SHIFT        16
#define PMB_EDC_ECN_5_SIGNED       0

/* Register EDC_PERIP_BASIC3_5 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_5     0x00AC
#define ABS_PMB_EDC_PERIP_BASIC3_5 0x020530ACUL

#define PMB_EDC_MA_5_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_5_SHIFT         0
#define PMB_EDC_MA_5_SIGNED        0

/* Register EDC_PERIP_AGEN4_5 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_5       0x00B0
#define ABS_PMB_EDC_PERIP_AGEN4_5   0x020530B0UL

#define PMB_EDC_N0_5_MASK           0x0000FFFFUL
#define PMB_EDC_N0_5_SHIFT          0
#define PMB_EDC_N0_5_SIGNED         0

#define PMB_EDC_BUS_BYTES_5_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_5_SHIFT   16
#define PMB_EDC_BUS_BYTES_5_SIGNED  0

#define PMB_EDC_ITEM_BYTES_5_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_5_SHIFT  17
#define PMB_EDC_ITEM_BYTES_5_SIGNED 0

#define PMB_EDC_CLR_ABO_5_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_5_SHIFT     19
#define PMB_EDC_CLR_ABO_5_SIGNED    0

#define PMB_EDC_MODE_5_MASK         0x00E00000UL
#define PMB_EDC_MODE_5_SHIFT        21
#define PMB_EDC_MODE_5_SIGNED       0

/* Register EDC_PERIP_AGEN5_5 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_5     0x00B4
#define ABS_PMB_EDC_PERIP_AGEN5_5 0x020530B4UL

#define PMB_EDC_N1_5_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_5_SHIFT        0
#define PMB_EDC_N1_5_SIGNED       0

/* Register EDC_PERIP_AGEN6_5 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_5     0x00B8
#define ABS_PMB_EDC_PERIP_AGEN6_5 0x020530B8UL

#define PMB_EDC_N2_5_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_5_SHIFT        0
#define PMB_EDC_N2_5_SIGNED       0

/* Register EDC_PERIP_AGEN7_5 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_5      0x00BC
#define ABS_PMB_EDC_PERIP_AGEN7_5  0x020530BCUL

#define PMB_EDC_LP0_5_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_5_SHIFT        0
#define PMB_EDC_LP0_5_SIGNED       0

#define PMB_EDC_LP1_5_MASK         0x003F0000UL
#define PMB_EDC_LP1_5_SHIFT        16
#define PMB_EDC_LP1_5_SIGNED       0

#define PMB_EDC_LINK_MODE_5_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_5_SHIFT  22
#define PMB_EDC_LINK_MODE_5_SIGNED 0

/* Register EDC_PERIP_BASIC0_6 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_6         0x00C0
#define ABS_PMB_EDC_PERIP_BASIC0_6     0x020530C0UL

#define PMB_EDC_LATCHED_RESET_6_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_6_SHIFT  0
#define PMB_EDC_LATCHED_RESET_6_SIGNED 0

#define PMB_EDC_PULSED_RESET_6_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_6_SHIFT   1
#define PMB_EDC_PULSED_RESET_6_SIGNED  0

#define PMB_EDC_PA_EXT_6_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_6_SHIFT         2
#define PMB_EDC_PA_EXT_6_SIGNED        0

#define PMB_EDC_FINE_RATE_6_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_6_SHIFT      3
#define PMB_EDC_FINE_RATE_6_SIGNED     0

#define PMB_EDC_PER_BUS_6_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_6_SHIFT        5
#define PMB_EDC_PER_BUS_6_SIGNED       0

#define PMB_EDC_TFR_MODE_6_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_6_SHIFT       6
#define PMB_EDC_TFR_MODE_6_SIGNED      0

#define PMB_EDC_EOP_MODE_6_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_6_SHIFT       11
#define PMB_EDC_EOP_MODE_6_SIGNED      0

#define PMB_EDC_DISCARD_OP_6_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_6_SHIFT     13
#define PMB_EDC_DISCARD_OP_6_SIGNED    0

#define PMB_EDC_INCR_6_MASK            0x00004000UL
#define PMB_EDC_INCR_6_SHIFT           14
#define PMB_EDC_INCR_6_SIGNED          0

#define PMB_EDC_BITREV_6_MASK          0x00008000UL
#define PMB_EDC_BITREV_6_SHIFT         15
#define PMB_EDC_BITREV_6_SIGNED        0

#define PMB_EDC_COARSE_RATE_6_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_6_SHIFT    16
#define PMB_EDC_COARSE_RATE_6_SIGNED   0

#define PMB_EDC_PALIGN_6_MASK          0x00080000UL
#define PMB_EDC_PALIGN_6_SHIFT         19
#define PMB_EDC_PALIGN_6_SIGNED        0

#define PMB_EDC_PW_6_MASK              0x00300000UL
#define PMB_EDC_PW_6_SHIFT             20
#define PMB_EDC_PW_6_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_6_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_6_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_6_SIGNED  0

#define PMB_EDC_MEM_BSWAP_6_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_6_SHIFT      23
#define PMB_EDC_MEM_BSWAP_6_SIGNED     0

/* Register EDC_PERIP_BASIC1_6 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_6     0x00C4
#define ABS_PMB_EDC_PERIP_BASIC1_6 0x020530C4UL

#define PMB_EDC_ITEMS_6_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_6_SHIFT      0
#define PMB_EDC_ITEMS_6_SIGNED     0

#define PMB_EDC_TRANSFERS_6_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_6_SHIFT  16
#define PMB_EDC_TRANSFERS_6_SIGNED 0

/* Register EDC_PERIP_BASIC2_6 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_6     0x00C8
#define ABS_PMB_EDC_PERIP_BASIC2_6 0x020530C8UL

#define PMB_EDC_PA_6_MASK          0x0000FFFFUL
#define PMB_EDC_PA_6_SHIFT         0
#define PMB_EDC_PA_6_SIGNED        0

#define PMB_EDC_ECN_6_MASK         0x003F0000UL
#define PMB_EDC_ECN_6_SHIFT        16
#define PMB_EDC_ECN_6_SIGNED       0

/* Register EDC_PERIP_BASIC3_6 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_6     0x00CC
#define ABS_PMB_EDC_PERIP_BASIC3_6 0x020530CCUL

#define PMB_EDC_MA_6_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_6_SHIFT         0
#define PMB_EDC_MA_6_SIGNED        0

/* Register EDC_PERIP_AGEN4_6 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_6       0x00D0
#define ABS_PMB_EDC_PERIP_AGEN4_6   0x020530D0UL

#define PMB_EDC_N0_6_MASK           0x0000FFFFUL
#define PMB_EDC_N0_6_SHIFT          0
#define PMB_EDC_N0_6_SIGNED         0

#define PMB_EDC_BUS_BYTES_6_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_6_SHIFT   16
#define PMB_EDC_BUS_BYTES_6_SIGNED  0

#define PMB_EDC_ITEM_BYTES_6_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_6_SHIFT  17
#define PMB_EDC_ITEM_BYTES_6_SIGNED 0

#define PMB_EDC_CLR_ABO_6_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_6_SHIFT     19
#define PMB_EDC_CLR_ABO_6_SIGNED    0

#define PMB_EDC_MODE_6_MASK         0x00E00000UL
#define PMB_EDC_MODE_6_SHIFT        21
#define PMB_EDC_MODE_6_SIGNED       0

/* Register EDC_PERIP_AGEN5_6 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_6     0x00D4
#define ABS_PMB_EDC_PERIP_AGEN5_6 0x020530D4UL

#define PMB_EDC_N1_6_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_6_SHIFT        0
#define PMB_EDC_N1_6_SIGNED       0

/* Register EDC_PERIP_AGEN6_6 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_6     0x00D8
#define ABS_PMB_EDC_PERIP_AGEN6_6 0x020530D8UL

#define PMB_EDC_N2_6_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_6_SHIFT        0
#define PMB_EDC_N2_6_SIGNED       0

/* Register EDC_PERIP_AGEN7_6 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_6      0x00DC
#define ABS_PMB_EDC_PERIP_AGEN7_6  0x020530DCUL

#define PMB_EDC_LP0_6_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_6_SHIFT        0
#define PMB_EDC_LP0_6_SIGNED       0

#define PMB_EDC_LP1_6_MASK         0x003F0000UL
#define PMB_EDC_LP1_6_SHIFT        16
#define PMB_EDC_LP1_6_SIGNED       0

#define PMB_EDC_LINK_MODE_6_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_6_SHIFT  22
#define PMB_EDC_LINK_MODE_6_SIGNED 0

/* Register EDC_PERIP_BASIC0_7 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_7         0x00E0
#define ABS_PMB_EDC_PERIP_BASIC0_7     0x020530E0UL

#define PMB_EDC_LATCHED_RESET_7_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_7_SHIFT  0
#define PMB_EDC_LATCHED_RESET_7_SIGNED 0

#define PMB_EDC_PULSED_RESET_7_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_7_SHIFT   1
#define PMB_EDC_PULSED_RESET_7_SIGNED  0

#define PMB_EDC_PA_EXT_7_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_7_SHIFT         2
#define PMB_EDC_PA_EXT_7_SIGNED        0

#define PMB_EDC_FINE_RATE_7_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_7_SHIFT      3
#define PMB_EDC_FINE_RATE_7_SIGNED     0

#define PMB_EDC_PER_BUS_7_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_7_SHIFT        5
#define PMB_EDC_PER_BUS_7_SIGNED       0

#define PMB_EDC_TFR_MODE_7_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_7_SHIFT       6
#define PMB_EDC_TFR_MODE_7_SIGNED      0

#define PMB_EDC_EOP_MODE_7_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_7_SHIFT       11
#define PMB_EDC_EOP_MODE_7_SIGNED      0

#define PMB_EDC_DISCARD_OP_7_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_7_SHIFT     13
#define PMB_EDC_DISCARD_OP_7_SIGNED    0

#define PMB_EDC_INCR_7_MASK            0x00004000UL
#define PMB_EDC_INCR_7_SHIFT           14
#define PMB_EDC_INCR_7_SIGNED          0

#define PMB_EDC_BITREV_7_MASK          0x00008000UL
#define PMB_EDC_BITREV_7_SHIFT         15
#define PMB_EDC_BITREV_7_SIGNED        0

#define PMB_EDC_COARSE_RATE_7_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_7_SHIFT    16
#define PMB_EDC_COARSE_RATE_7_SIGNED   0

#define PMB_EDC_PALIGN_7_MASK          0x00080000UL
#define PMB_EDC_PALIGN_7_SHIFT         19
#define PMB_EDC_PALIGN_7_SIGNED        0

#define PMB_EDC_PW_7_MASK              0x00300000UL
#define PMB_EDC_PW_7_SHIFT             20
#define PMB_EDC_PW_7_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_7_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_7_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_7_SIGNED  0

#define PMB_EDC_MEM_BSWAP_7_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_7_SHIFT      23
#define PMB_EDC_MEM_BSWAP_7_SIGNED     0

/* Register EDC_PERIP_BASIC1_7 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_7     0x00E4
#define ABS_PMB_EDC_PERIP_BASIC1_7 0x020530E4UL

#define PMB_EDC_ITEMS_7_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_7_SHIFT      0
#define PMB_EDC_ITEMS_7_SIGNED     0

#define PMB_EDC_TRANSFERS_7_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_7_SHIFT  16
#define PMB_EDC_TRANSFERS_7_SIGNED 0

/* Register EDC_PERIP_BASIC2_7 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_7     0x00E8
#define ABS_PMB_EDC_PERIP_BASIC2_7 0x020530E8UL

#define PMB_EDC_PA_7_MASK          0x0000FFFFUL
#define PMB_EDC_PA_7_SHIFT         0
#define PMB_EDC_PA_7_SIGNED        0

#define PMB_EDC_ECN_7_MASK         0x003F0000UL
#define PMB_EDC_ECN_7_SHIFT        16
#define PMB_EDC_ECN_7_SIGNED       0

/* Register EDC_PERIP_BASIC3_7 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_7     0x00EC
#define ABS_PMB_EDC_PERIP_BASIC3_7 0x020530ECUL

#define PMB_EDC_MA_7_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_7_SHIFT         0
#define PMB_EDC_MA_7_SIGNED        0

/* Register EDC_PERIP_AGEN4_7 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_7       0x00F0
#define ABS_PMB_EDC_PERIP_AGEN4_7   0x020530F0UL

#define PMB_EDC_N0_7_MASK           0x0000FFFFUL
#define PMB_EDC_N0_7_SHIFT          0
#define PMB_EDC_N0_7_SIGNED         0

#define PMB_EDC_BUS_BYTES_7_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_7_SHIFT   16
#define PMB_EDC_BUS_BYTES_7_SIGNED  0

#define PMB_EDC_ITEM_BYTES_7_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_7_SHIFT  17
#define PMB_EDC_ITEM_BYTES_7_SIGNED 0

#define PMB_EDC_CLR_ABO_7_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_7_SHIFT     19
#define PMB_EDC_CLR_ABO_7_SIGNED    0

#define PMB_EDC_MODE_7_MASK         0x00E00000UL
#define PMB_EDC_MODE_7_SHIFT        21
#define PMB_EDC_MODE_7_SIGNED       0

/* Register EDC_PERIP_AGEN5_7 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_7     0x00F4
#define ABS_PMB_EDC_PERIP_AGEN5_7 0x020530F4UL

#define PMB_EDC_N1_7_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_7_SHIFT        0
#define PMB_EDC_N1_7_SIGNED       0

/* Register EDC_PERIP_AGEN6_7 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_7     0x00F8
#define ABS_PMB_EDC_PERIP_AGEN6_7 0x020530F8UL

#define PMB_EDC_N2_7_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_7_SHIFT        0
#define PMB_EDC_N2_7_SIGNED       0

/* Register EDC_PERIP_AGEN7_7 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_7      0x00FC
#define ABS_PMB_EDC_PERIP_AGEN7_7  0x020530FCUL

#define PMB_EDC_LP0_7_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_7_SHIFT        0
#define PMB_EDC_LP0_7_SIGNED       0

#define PMB_EDC_LP1_7_MASK         0x003F0000UL
#define PMB_EDC_LP1_7_SHIFT        16
#define PMB_EDC_LP1_7_SIGNED       0

#define PMB_EDC_LINK_MODE_7_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_7_SHIFT  22
#define PMB_EDC_LINK_MODE_7_SIGNED 0

/* Register EDC_PERIP_BASIC0_8 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_8         0x0100
#define ABS_PMB_EDC_PERIP_BASIC0_8     0x02053100UL

#define PMB_EDC_LATCHED_RESET_8_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_8_SHIFT  0
#define PMB_EDC_LATCHED_RESET_8_SIGNED 0

#define PMB_EDC_PULSED_RESET_8_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_8_SHIFT   1
#define PMB_EDC_PULSED_RESET_8_SIGNED  0

#define PMB_EDC_PA_EXT_8_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_8_SHIFT         2
#define PMB_EDC_PA_EXT_8_SIGNED        0

#define PMB_EDC_FINE_RATE_8_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_8_SHIFT      3
#define PMB_EDC_FINE_RATE_8_SIGNED     0

#define PMB_EDC_PER_BUS_8_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_8_SHIFT        5
#define PMB_EDC_PER_BUS_8_SIGNED       0

#define PMB_EDC_TFR_MODE_8_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_8_SHIFT       6
#define PMB_EDC_TFR_MODE_8_SIGNED      0

#define PMB_EDC_EOP_MODE_8_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_8_SHIFT       11
#define PMB_EDC_EOP_MODE_8_SIGNED      0

#define PMB_EDC_DISCARD_OP_8_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_8_SHIFT     13
#define PMB_EDC_DISCARD_OP_8_SIGNED    0

#define PMB_EDC_INCR_8_MASK            0x00004000UL
#define PMB_EDC_INCR_8_SHIFT           14
#define PMB_EDC_INCR_8_SIGNED          0

#define PMB_EDC_BITREV_8_MASK          0x00008000UL
#define PMB_EDC_BITREV_8_SHIFT         15
#define PMB_EDC_BITREV_8_SIGNED        0

#define PMB_EDC_COARSE_RATE_8_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_8_SHIFT    16
#define PMB_EDC_COARSE_RATE_8_SIGNED   0

#define PMB_EDC_PALIGN_8_MASK          0x00080000UL
#define PMB_EDC_PALIGN_8_SHIFT         19
#define PMB_EDC_PALIGN_8_SIGNED        0

#define PMB_EDC_PW_8_MASK              0x00300000UL
#define PMB_EDC_PW_8_SHIFT             20
#define PMB_EDC_PW_8_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_8_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_8_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_8_SIGNED  0

#define PMB_EDC_MEM_BSWAP_8_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_8_SHIFT      23
#define PMB_EDC_MEM_BSWAP_8_SIGNED     0

/* Register EDC_PERIP_BASIC1_8 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_8     0x0104
#define ABS_PMB_EDC_PERIP_BASIC1_8 0x02053104UL

#define PMB_EDC_ITEMS_8_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_8_SHIFT      0
#define PMB_EDC_ITEMS_8_SIGNED     0

#define PMB_EDC_TRANSFERS_8_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_8_SHIFT  16
#define PMB_EDC_TRANSFERS_8_SIGNED 0

/* Register EDC_PERIP_BASIC2_8 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_8     0x0108
#define ABS_PMB_EDC_PERIP_BASIC2_8 0x02053108UL

#define PMB_EDC_PA_8_MASK          0x0000FFFFUL
#define PMB_EDC_PA_8_SHIFT         0
#define PMB_EDC_PA_8_SIGNED        0

#define PMB_EDC_ECN_8_MASK         0x003F0000UL
#define PMB_EDC_ECN_8_SHIFT        16
#define PMB_EDC_ECN_8_SIGNED       0

/* Register EDC_PERIP_BASIC3_8 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_8     0x010C
#define ABS_PMB_EDC_PERIP_BASIC3_8 0x0205310CUL

#define PMB_EDC_MA_8_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_8_SHIFT         0
#define PMB_EDC_MA_8_SIGNED        0

/* Register EDC_PERIP_AGEN4_8 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_8       0x0110
#define ABS_PMB_EDC_PERIP_AGEN4_8   0x02053110UL

#define PMB_EDC_N0_8_MASK           0x0000FFFFUL
#define PMB_EDC_N0_8_SHIFT          0
#define PMB_EDC_N0_8_SIGNED         0

#define PMB_EDC_BUS_BYTES_8_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_8_SHIFT   16
#define PMB_EDC_BUS_BYTES_8_SIGNED  0

#define PMB_EDC_ITEM_BYTES_8_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_8_SHIFT  17
#define PMB_EDC_ITEM_BYTES_8_SIGNED 0

#define PMB_EDC_CLR_ABO_8_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_8_SHIFT     19
#define PMB_EDC_CLR_ABO_8_SIGNED    0

#define PMB_EDC_MODE_8_MASK         0x00E00000UL
#define PMB_EDC_MODE_8_SHIFT        21
#define PMB_EDC_MODE_8_SIGNED       0

/* Register EDC_PERIP_AGEN5_8 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_8     0x0114
#define ABS_PMB_EDC_PERIP_AGEN5_8 0x02053114UL

#define PMB_EDC_N1_8_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_8_SHIFT        0
#define PMB_EDC_N1_8_SIGNED       0

/* Register EDC_PERIP_AGEN6_8 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_8     0x0118
#define ABS_PMB_EDC_PERIP_AGEN6_8 0x02053118UL

#define PMB_EDC_N2_8_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_8_SHIFT        0
#define PMB_EDC_N2_8_SIGNED       0

/* Register EDC_PERIP_AGEN7_8 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_8      0x011C
#define ABS_PMB_EDC_PERIP_AGEN7_8  0x0205311CUL

#define PMB_EDC_LP0_8_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_8_SHIFT        0
#define PMB_EDC_LP0_8_SIGNED       0

#define PMB_EDC_LP1_8_MASK         0x003F0000UL
#define PMB_EDC_LP1_8_SHIFT        16
#define PMB_EDC_LP1_8_SIGNED       0

#define PMB_EDC_LINK_MODE_8_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_8_SHIFT  22
#define PMB_EDC_LINK_MODE_8_SIGNED 0

/* Register EDC_PERIP_BASIC0_9 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_9         0x0120
#define ABS_PMB_EDC_PERIP_BASIC0_9     0x02053120UL

#define PMB_EDC_LATCHED_RESET_9_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_9_SHIFT  0
#define PMB_EDC_LATCHED_RESET_9_SIGNED 0

#define PMB_EDC_PULSED_RESET_9_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_9_SHIFT   1
#define PMB_EDC_PULSED_RESET_9_SIGNED  0

#define PMB_EDC_PA_EXT_9_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_9_SHIFT         2
#define PMB_EDC_PA_EXT_9_SIGNED        0

#define PMB_EDC_FINE_RATE_9_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_9_SHIFT      3
#define PMB_EDC_FINE_RATE_9_SIGNED     0

#define PMB_EDC_PER_BUS_9_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_9_SHIFT        5
#define PMB_EDC_PER_BUS_9_SIGNED       0

#define PMB_EDC_TFR_MODE_9_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_9_SHIFT       6
#define PMB_EDC_TFR_MODE_9_SIGNED      0

#define PMB_EDC_EOP_MODE_9_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_9_SHIFT       11
#define PMB_EDC_EOP_MODE_9_SIGNED      0

#define PMB_EDC_DISCARD_OP_9_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_9_SHIFT     13
#define PMB_EDC_DISCARD_OP_9_SIGNED    0

#define PMB_EDC_INCR_9_MASK            0x00004000UL
#define PMB_EDC_INCR_9_SHIFT           14
#define PMB_EDC_INCR_9_SIGNED          0

#define PMB_EDC_BITREV_9_MASK          0x00008000UL
#define PMB_EDC_BITREV_9_SHIFT         15
#define PMB_EDC_BITREV_9_SIGNED        0

#define PMB_EDC_COARSE_RATE_9_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_9_SHIFT    16
#define PMB_EDC_COARSE_RATE_9_SIGNED   0

#define PMB_EDC_PALIGN_9_MASK          0x00080000UL
#define PMB_EDC_PALIGN_9_SHIFT         19
#define PMB_EDC_PALIGN_9_SIGNED        0

#define PMB_EDC_PW_9_MASK              0x00300000UL
#define PMB_EDC_PW_9_SHIFT             20
#define PMB_EDC_PW_9_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_9_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_9_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_9_SIGNED  0

#define PMB_EDC_MEM_BSWAP_9_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_9_SHIFT      23
#define PMB_EDC_MEM_BSWAP_9_SIGNED     0

/* Register EDC_PERIP_BASIC1_9 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_9     0x0124
#define ABS_PMB_EDC_PERIP_BASIC1_9 0x02053124UL

#define PMB_EDC_ITEMS_9_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_9_SHIFT      0
#define PMB_EDC_ITEMS_9_SIGNED     0

#define PMB_EDC_TRANSFERS_9_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_9_SHIFT  16
#define PMB_EDC_TRANSFERS_9_SIGNED 0

/* Register EDC_PERIP_BASIC2_9 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_9     0x0128
#define ABS_PMB_EDC_PERIP_BASIC2_9 0x02053128UL

#define PMB_EDC_PA_9_MASK          0x0000FFFFUL
#define PMB_EDC_PA_9_SHIFT         0
#define PMB_EDC_PA_9_SIGNED        0

#define PMB_EDC_ECN_9_MASK         0x003F0000UL
#define PMB_EDC_ECN_9_SHIFT        16
#define PMB_EDC_ECN_9_SIGNED       0

/* Register EDC_PERIP_BASIC3_9 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_9     0x012C
#define ABS_PMB_EDC_PERIP_BASIC3_9 0x0205312CUL

#define PMB_EDC_MA_9_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_9_SHIFT         0
#define PMB_EDC_MA_9_SIGNED        0

/* Register EDC_PERIP_AGEN4_9 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_9       0x0130
#define ABS_PMB_EDC_PERIP_AGEN4_9   0x02053130UL

#define PMB_EDC_N0_9_MASK           0x0000FFFFUL
#define PMB_EDC_N0_9_SHIFT          0
#define PMB_EDC_N0_9_SIGNED         0

#define PMB_EDC_BUS_BYTES_9_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_9_SHIFT   16
#define PMB_EDC_BUS_BYTES_9_SIGNED  0

#define PMB_EDC_ITEM_BYTES_9_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_9_SHIFT  17
#define PMB_EDC_ITEM_BYTES_9_SIGNED 0

#define PMB_EDC_CLR_ABO_9_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_9_SHIFT     19
#define PMB_EDC_CLR_ABO_9_SIGNED    0

#define PMB_EDC_MODE_9_MASK         0x00E00000UL
#define PMB_EDC_MODE_9_SHIFT        21
#define PMB_EDC_MODE_9_SIGNED       0

/* Register EDC_PERIP_AGEN5_9 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_9     0x0134
#define ABS_PMB_EDC_PERIP_AGEN5_9 0x02053134UL

#define PMB_EDC_N1_9_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_9_SHIFT        0
#define PMB_EDC_N1_9_SIGNED       0

/* Register EDC_PERIP_AGEN6_9 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_9     0x0138
#define ABS_PMB_EDC_PERIP_AGEN6_9 0x02053138UL

#define PMB_EDC_N2_9_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_9_SHIFT        0
#define PMB_EDC_N2_9_SIGNED       0

/* Register EDC_PERIP_AGEN7_9 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_9      0x013C
#define ABS_PMB_EDC_PERIP_AGEN7_9  0x0205313CUL

#define PMB_EDC_LP0_9_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_9_SHIFT        0
#define PMB_EDC_LP0_9_SIGNED       0

#define PMB_EDC_LP1_9_MASK         0x003F0000UL
#define PMB_EDC_LP1_9_SHIFT        16
#define PMB_EDC_LP1_9_SIGNED       0

#define PMB_EDC_LINK_MODE_9_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_9_SHIFT  22
#define PMB_EDC_LINK_MODE_9_SIGNED 0

/* Register EDC_PERIP_BASIC0_10 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_10         0x0140
#define ABS_PMB_EDC_PERIP_BASIC0_10     0x02053140UL

#define PMB_EDC_LATCHED_RESET_10_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_10_SHIFT  0
#define PMB_EDC_LATCHED_RESET_10_SIGNED 0

#define PMB_EDC_PULSED_RESET_10_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_10_SHIFT   1
#define PMB_EDC_PULSED_RESET_10_SIGNED  0

#define PMB_EDC_PA_EXT_10_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_10_SHIFT         2
#define PMB_EDC_PA_EXT_10_SIGNED        0

#define PMB_EDC_FINE_RATE_10_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_10_SHIFT      3
#define PMB_EDC_FINE_RATE_10_SIGNED     0

#define PMB_EDC_PER_BUS_10_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_10_SHIFT        5
#define PMB_EDC_PER_BUS_10_SIGNED       0

#define PMB_EDC_TFR_MODE_10_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_10_SHIFT       6
#define PMB_EDC_TFR_MODE_10_SIGNED      0

#define PMB_EDC_EOP_MODE_10_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_10_SHIFT       11
#define PMB_EDC_EOP_MODE_10_SIGNED      0

#define PMB_EDC_DISCARD_OP_10_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_10_SHIFT     13
#define PMB_EDC_DISCARD_OP_10_SIGNED    0

#define PMB_EDC_INCR_10_MASK            0x00004000UL
#define PMB_EDC_INCR_10_SHIFT           14
#define PMB_EDC_INCR_10_SIGNED          0

#define PMB_EDC_BITREV_10_MASK          0x00008000UL
#define PMB_EDC_BITREV_10_SHIFT         15
#define PMB_EDC_BITREV_10_SIGNED        0

#define PMB_EDC_COARSE_RATE_10_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_10_SHIFT    16
#define PMB_EDC_COARSE_RATE_10_SIGNED   0

#define PMB_EDC_PALIGN_10_MASK          0x00080000UL
#define PMB_EDC_PALIGN_10_SHIFT         19
#define PMB_EDC_PALIGN_10_SIGNED        0

#define PMB_EDC_PW_10_MASK              0x00300000UL
#define PMB_EDC_PW_10_SHIFT             20
#define PMB_EDC_PW_10_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_10_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_10_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_10_SIGNED  0

#define PMB_EDC_MEM_BSWAP_10_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_10_SHIFT      23
#define PMB_EDC_MEM_BSWAP_10_SIGNED     0

/* Register EDC_PERIP_BASIC1_10 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_10     0x0144
#define ABS_PMB_EDC_PERIP_BASIC1_10 0x02053144UL

#define PMB_EDC_ITEMS_10_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_10_SHIFT      0
#define PMB_EDC_ITEMS_10_SIGNED     0

#define PMB_EDC_TRANSFERS_10_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_10_SHIFT  16
#define PMB_EDC_TRANSFERS_10_SIGNED 0

/* Register EDC_PERIP_BASIC2_10 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_10     0x0148
#define ABS_PMB_EDC_PERIP_BASIC2_10 0x02053148UL

#define PMB_EDC_PA_10_MASK          0x0000FFFFUL
#define PMB_EDC_PA_10_SHIFT         0
#define PMB_EDC_PA_10_SIGNED        0

#define PMB_EDC_ECN_10_MASK         0x003F0000UL
#define PMB_EDC_ECN_10_SHIFT        16
#define PMB_EDC_ECN_10_SIGNED       0

/* Register EDC_PERIP_BASIC3_10 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_10     0x014C
#define ABS_PMB_EDC_PERIP_BASIC3_10 0x0205314CUL

#define PMB_EDC_MA_10_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_10_SHIFT         0
#define PMB_EDC_MA_10_SIGNED        0

/* Register EDC_PERIP_AGEN4_10 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_10       0x0150
#define ABS_PMB_EDC_PERIP_AGEN4_10   0x02053150UL

#define PMB_EDC_N0_10_MASK           0x0000FFFFUL
#define PMB_EDC_N0_10_SHIFT          0
#define PMB_EDC_N0_10_SIGNED         0

#define PMB_EDC_BUS_BYTES_10_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_10_SHIFT   16
#define PMB_EDC_BUS_BYTES_10_SIGNED  0

#define PMB_EDC_ITEM_BYTES_10_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_10_SHIFT  17
#define PMB_EDC_ITEM_BYTES_10_SIGNED 0

#define PMB_EDC_CLR_ABO_10_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_10_SHIFT     19
#define PMB_EDC_CLR_ABO_10_SIGNED    0

#define PMB_EDC_MODE_10_MASK         0x00E00000UL
#define PMB_EDC_MODE_10_SHIFT        21
#define PMB_EDC_MODE_10_SIGNED       0

/* Register EDC_PERIP_AGEN5_10 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_10     0x0154
#define ABS_PMB_EDC_PERIP_AGEN5_10 0x02053154UL

#define PMB_EDC_N1_10_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_10_SHIFT        0
#define PMB_EDC_N1_10_SIGNED       0

/* Register EDC_PERIP_AGEN6_10 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_10     0x0158
#define ABS_PMB_EDC_PERIP_AGEN6_10 0x02053158UL

#define PMB_EDC_N2_10_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_10_SHIFT        0
#define PMB_EDC_N2_10_SIGNED       0

/* Register EDC_PERIP_AGEN7_10 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_10      0x015C
#define ABS_PMB_EDC_PERIP_AGEN7_10  0x0205315CUL

#define PMB_EDC_LP0_10_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_10_SHIFT        0
#define PMB_EDC_LP0_10_SIGNED       0

#define PMB_EDC_LP1_10_MASK         0x003F0000UL
#define PMB_EDC_LP1_10_SHIFT        16
#define PMB_EDC_LP1_10_SIGNED       0

#define PMB_EDC_LINK_MODE_10_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_10_SHIFT  22
#define PMB_EDC_LINK_MODE_10_SIGNED 0

/* Register EDC_PERIP_BASIC0_11 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_11         0x0160
#define ABS_PMB_EDC_PERIP_BASIC0_11     0x02053160UL

#define PMB_EDC_LATCHED_RESET_11_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_11_SHIFT  0
#define PMB_EDC_LATCHED_RESET_11_SIGNED 0

#define PMB_EDC_PULSED_RESET_11_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_11_SHIFT   1
#define PMB_EDC_PULSED_RESET_11_SIGNED  0

#define PMB_EDC_PA_EXT_11_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_11_SHIFT         2
#define PMB_EDC_PA_EXT_11_SIGNED        0

#define PMB_EDC_FINE_RATE_11_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_11_SHIFT      3
#define PMB_EDC_FINE_RATE_11_SIGNED     0

#define PMB_EDC_PER_BUS_11_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_11_SHIFT        5
#define PMB_EDC_PER_BUS_11_SIGNED       0

#define PMB_EDC_TFR_MODE_11_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_11_SHIFT       6
#define PMB_EDC_TFR_MODE_11_SIGNED      0

#define PMB_EDC_EOP_MODE_11_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_11_SHIFT       11
#define PMB_EDC_EOP_MODE_11_SIGNED      0

#define PMB_EDC_DISCARD_OP_11_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_11_SHIFT     13
#define PMB_EDC_DISCARD_OP_11_SIGNED    0

#define PMB_EDC_INCR_11_MASK            0x00004000UL
#define PMB_EDC_INCR_11_SHIFT           14
#define PMB_EDC_INCR_11_SIGNED          0

#define PMB_EDC_BITREV_11_MASK          0x00008000UL
#define PMB_EDC_BITREV_11_SHIFT         15
#define PMB_EDC_BITREV_11_SIGNED        0

#define PMB_EDC_COARSE_RATE_11_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_11_SHIFT    16
#define PMB_EDC_COARSE_RATE_11_SIGNED   0

#define PMB_EDC_PALIGN_11_MASK          0x00080000UL
#define PMB_EDC_PALIGN_11_SHIFT         19
#define PMB_EDC_PALIGN_11_SIGNED        0

#define PMB_EDC_PW_11_MASK              0x00300000UL
#define PMB_EDC_PW_11_SHIFT             20
#define PMB_EDC_PW_11_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_11_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_11_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_11_SIGNED  0

#define PMB_EDC_MEM_BSWAP_11_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_11_SHIFT      23
#define PMB_EDC_MEM_BSWAP_11_SIGNED     0

/* Register EDC_PERIP_BASIC1_11 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_11     0x0164
#define ABS_PMB_EDC_PERIP_BASIC1_11 0x02053164UL

#define PMB_EDC_ITEMS_11_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_11_SHIFT      0
#define PMB_EDC_ITEMS_11_SIGNED     0

#define PMB_EDC_TRANSFERS_11_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_11_SHIFT  16
#define PMB_EDC_TRANSFERS_11_SIGNED 0

/* Register EDC_PERIP_BASIC2_11 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_11     0x0168
#define ABS_PMB_EDC_PERIP_BASIC2_11 0x02053168UL

#define PMB_EDC_PA_11_MASK          0x0000FFFFUL
#define PMB_EDC_PA_11_SHIFT         0
#define PMB_EDC_PA_11_SIGNED        0

#define PMB_EDC_ECN_11_MASK         0x003F0000UL
#define PMB_EDC_ECN_11_SHIFT        16
#define PMB_EDC_ECN_11_SIGNED       0

/* Register EDC_PERIP_BASIC3_11 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_11     0x016C
#define ABS_PMB_EDC_PERIP_BASIC3_11 0x0205316CUL

#define PMB_EDC_MA_11_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_11_SHIFT         0
#define PMB_EDC_MA_11_SIGNED        0

/* Register EDC_PERIP_AGEN4_11 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_11       0x0170
#define ABS_PMB_EDC_PERIP_AGEN4_11   0x02053170UL

#define PMB_EDC_N0_11_MASK           0x0000FFFFUL
#define PMB_EDC_N0_11_SHIFT          0
#define PMB_EDC_N0_11_SIGNED         0

#define PMB_EDC_BUS_BYTES_11_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_11_SHIFT   16
#define PMB_EDC_BUS_BYTES_11_SIGNED  0

#define PMB_EDC_ITEM_BYTES_11_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_11_SHIFT  17
#define PMB_EDC_ITEM_BYTES_11_SIGNED 0

#define PMB_EDC_CLR_ABO_11_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_11_SHIFT     19
#define PMB_EDC_CLR_ABO_11_SIGNED    0

#define PMB_EDC_MODE_11_MASK         0x00E00000UL
#define PMB_EDC_MODE_11_SHIFT        21
#define PMB_EDC_MODE_11_SIGNED       0

/* Register EDC_PERIP_AGEN5_11 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_11     0x0174
#define ABS_PMB_EDC_PERIP_AGEN5_11 0x02053174UL

#define PMB_EDC_N1_11_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_11_SHIFT        0
#define PMB_EDC_N1_11_SIGNED       0

/* Register EDC_PERIP_AGEN6_11 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_11     0x0178
#define ABS_PMB_EDC_PERIP_AGEN6_11 0x02053178UL

#define PMB_EDC_N2_11_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_11_SHIFT        0
#define PMB_EDC_N2_11_SIGNED       0

/* Register EDC_PERIP_AGEN7_11 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_11      0x017C
#define ABS_PMB_EDC_PERIP_AGEN7_11  0x0205317CUL

#define PMB_EDC_LP0_11_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_11_SHIFT        0
#define PMB_EDC_LP0_11_SIGNED       0

#define PMB_EDC_LP1_11_MASK         0x003F0000UL
#define PMB_EDC_LP1_11_SHIFT        16
#define PMB_EDC_LP1_11_SIGNED       0

#define PMB_EDC_LINK_MODE_11_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_11_SHIFT  22
#define PMB_EDC_LINK_MODE_11_SIGNED 0

/* Register EDC_PERIP_BASIC0_12 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_12         0x0180
#define ABS_PMB_EDC_PERIP_BASIC0_12     0x02053180UL

#define PMB_EDC_LATCHED_RESET_12_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_12_SHIFT  0
#define PMB_EDC_LATCHED_RESET_12_SIGNED 0

#define PMB_EDC_PULSED_RESET_12_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_12_SHIFT   1
#define PMB_EDC_PULSED_RESET_12_SIGNED  0

#define PMB_EDC_PA_EXT_12_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_12_SHIFT         2
#define PMB_EDC_PA_EXT_12_SIGNED        0

#define PMB_EDC_FINE_RATE_12_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_12_SHIFT      3
#define PMB_EDC_FINE_RATE_12_SIGNED     0

#define PMB_EDC_PER_BUS_12_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_12_SHIFT        5
#define PMB_EDC_PER_BUS_12_SIGNED       0

#define PMB_EDC_TFR_MODE_12_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_12_SHIFT       6
#define PMB_EDC_TFR_MODE_12_SIGNED      0

#define PMB_EDC_EOP_MODE_12_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_12_SHIFT       11
#define PMB_EDC_EOP_MODE_12_SIGNED      0

#define PMB_EDC_DISCARD_OP_12_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_12_SHIFT     13
#define PMB_EDC_DISCARD_OP_12_SIGNED    0

#define PMB_EDC_INCR_12_MASK            0x00004000UL
#define PMB_EDC_INCR_12_SHIFT           14
#define PMB_EDC_INCR_12_SIGNED          0

#define PMB_EDC_BITREV_12_MASK          0x00008000UL
#define PMB_EDC_BITREV_12_SHIFT         15
#define PMB_EDC_BITREV_12_SIGNED        0

#define PMB_EDC_COARSE_RATE_12_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_12_SHIFT    16
#define PMB_EDC_COARSE_RATE_12_SIGNED   0

#define PMB_EDC_PALIGN_12_MASK          0x00080000UL
#define PMB_EDC_PALIGN_12_SHIFT         19
#define PMB_EDC_PALIGN_12_SIGNED        0

#define PMB_EDC_PW_12_MASK              0x00300000UL
#define PMB_EDC_PW_12_SHIFT             20
#define PMB_EDC_PW_12_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_12_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_12_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_12_SIGNED  0

#define PMB_EDC_MEM_BSWAP_12_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_12_SHIFT      23
#define PMB_EDC_MEM_BSWAP_12_SIGNED     0

/* Register EDC_PERIP_BASIC1_12 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_12     0x0184
#define ABS_PMB_EDC_PERIP_BASIC1_12 0x02053184UL

#define PMB_EDC_ITEMS_12_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_12_SHIFT      0
#define PMB_EDC_ITEMS_12_SIGNED     0

#define PMB_EDC_TRANSFERS_12_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_12_SHIFT  16
#define PMB_EDC_TRANSFERS_12_SIGNED 0

/* Register EDC_PERIP_BASIC2_12 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_12     0x0188
#define ABS_PMB_EDC_PERIP_BASIC2_12 0x02053188UL

#define PMB_EDC_PA_12_MASK          0x0000FFFFUL
#define PMB_EDC_PA_12_SHIFT         0
#define PMB_EDC_PA_12_SIGNED        0

#define PMB_EDC_ECN_12_MASK         0x003F0000UL
#define PMB_EDC_ECN_12_SHIFT        16
#define PMB_EDC_ECN_12_SIGNED       0

/* Register EDC_PERIP_BASIC3_12 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_12     0x018C
#define ABS_PMB_EDC_PERIP_BASIC3_12 0x0205318CUL

#define PMB_EDC_MA_12_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_12_SHIFT         0
#define PMB_EDC_MA_12_SIGNED        0

/* Register EDC_PERIP_AGEN4_12 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_12       0x0190
#define ABS_PMB_EDC_PERIP_AGEN4_12   0x02053190UL

#define PMB_EDC_N0_12_MASK           0x0000FFFFUL
#define PMB_EDC_N0_12_SHIFT          0
#define PMB_EDC_N0_12_SIGNED         0

#define PMB_EDC_BUS_BYTES_12_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_12_SHIFT   16
#define PMB_EDC_BUS_BYTES_12_SIGNED  0

#define PMB_EDC_ITEM_BYTES_12_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_12_SHIFT  17
#define PMB_EDC_ITEM_BYTES_12_SIGNED 0

#define PMB_EDC_CLR_ABO_12_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_12_SHIFT     19
#define PMB_EDC_CLR_ABO_12_SIGNED    0

#define PMB_EDC_MODE_12_MASK         0x00E00000UL
#define PMB_EDC_MODE_12_SHIFT        21
#define PMB_EDC_MODE_12_SIGNED       0

/* Register EDC_PERIP_AGEN5_12 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_12     0x0194
#define ABS_PMB_EDC_PERIP_AGEN5_12 0x02053194UL

#define PMB_EDC_N1_12_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_12_SHIFT        0
#define PMB_EDC_N1_12_SIGNED       0

/* Register EDC_PERIP_AGEN6_12 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_12     0x0198
#define ABS_PMB_EDC_PERIP_AGEN6_12 0x02053198UL

#define PMB_EDC_N2_12_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_12_SHIFT        0
#define PMB_EDC_N2_12_SIGNED       0

/* Register EDC_PERIP_AGEN7_12 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_12      0x019C
#define ABS_PMB_EDC_PERIP_AGEN7_12  0x0205319CUL

#define PMB_EDC_LP0_12_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_12_SHIFT        0
#define PMB_EDC_LP0_12_SIGNED       0

#define PMB_EDC_LP1_12_MASK         0x003F0000UL
#define PMB_EDC_LP1_12_SHIFT        16
#define PMB_EDC_LP1_12_SIGNED       0

#define PMB_EDC_LINK_MODE_12_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_12_SHIFT  22
#define PMB_EDC_LINK_MODE_12_SIGNED 0

/* Register EDC_PERIP_BASIC0_13 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_13         0x01A0
#define ABS_PMB_EDC_PERIP_BASIC0_13     0x020531A0UL

#define PMB_EDC_LATCHED_RESET_13_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_13_SHIFT  0
#define PMB_EDC_LATCHED_RESET_13_SIGNED 0

#define PMB_EDC_PULSED_RESET_13_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_13_SHIFT   1
#define PMB_EDC_PULSED_RESET_13_SIGNED  0

#define PMB_EDC_PA_EXT_13_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_13_SHIFT         2
#define PMB_EDC_PA_EXT_13_SIGNED        0

#define PMB_EDC_FINE_RATE_13_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_13_SHIFT      3
#define PMB_EDC_FINE_RATE_13_SIGNED     0

#define PMB_EDC_PER_BUS_13_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_13_SHIFT        5
#define PMB_EDC_PER_BUS_13_SIGNED       0

#define PMB_EDC_TFR_MODE_13_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_13_SHIFT       6
#define PMB_EDC_TFR_MODE_13_SIGNED      0

#define PMB_EDC_EOP_MODE_13_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_13_SHIFT       11
#define PMB_EDC_EOP_MODE_13_SIGNED      0

#define PMB_EDC_DISCARD_OP_13_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_13_SHIFT     13
#define PMB_EDC_DISCARD_OP_13_SIGNED    0

#define PMB_EDC_INCR_13_MASK            0x00004000UL
#define PMB_EDC_INCR_13_SHIFT           14
#define PMB_EDC_INCR_13_SIGNED          0

#define PMB_EDC_BITREV_13_MASK          0x00008000UL
#define PMB_EDC_BITREV_13_SHIFT         15
#define PMB_EDC_BITREV_13_SIGNED        0

#define PMB_EDC_COARSE_RATE_13_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_13_SHIFT    16
#define PMB_EDC_COARSE_RATE_13_SIGNED   0

#define PMB_EDC_PALIGN_13_MASK          0x00080000UL
#define PMB_EDC_PALIGN_13_SHIFT         19
#define PMB_EDC_PALIGN_13_SIGNED        0

#define PMB_EDC_PW_13_MASK              0x00300000UL
#define PMB_EDC_PW_13_SHIFT             20
#define PMB_EDC_PW_13_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_13_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_13_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_13_SIGNED  0

#define PMB_EDC_MEM_BSWAP_13_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_13_SHIFT      23
#define PMB_EDC_MEM_BSWAP_13_SIGNED     0

/* Register EDC_PERIP_BASIC1_13 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_13     0x01A4
#define ABS_PMB_EDC_PERIP_BASIC1_13 0x020531A4UL

#define PMB_EDC_ITEMS_13_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_13_SHIFT      0
#define PMB_EDC_ITEMS_13_SIGNED     0

#define PMB_EDC_TRANSFERS_13_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_13_SHIFT  16
#define PMB_EDC_TRANSFERS_13_SIGNED 0

/* Register EDC_PERIP_BASIC2_13 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_13     0x01A8
#define ABS_PMB_EDC_PERIP_BASIC2_13 0x020531A8UL

#define PMB_EDC_PA_13_MASK          0x0000FFFFUL
#define PMB_EDC_PA_13_SHIFT         0
#define PMB_EDC_PA_13_SIGNED        0

#define PMB_EDC_ECN_13_MASK         0x003F0000UL
#define PMB_EDC_ECN_13_SHIFT        16
#define PMB_EDC_ECN_13_SIGNED       0

/* Register EDC_PERIP_BASIC3_13 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_13     0x01AC
#define ABS_PMB_EDC_PERIP_BASIC3_13 0x020531ACUL

#define PMB_EDC_MA_13_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_13_SHIFT         0
#define PMB_EDC_MA_13_SIGNED        0

/* Register EDC_PERIP_AGEN4_13 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_13       0x01B0
#define ABS_PMB_EDC_PERIP_AGEN4_13   0x020531B0UL

#define PMB_EDC_N0_13_MASK           0x0000FFFFUL
#define PMB_EDC_N0_13_SHIFT          0
#define PMB_EDC_N0_13_SIGNED         0

#define PMB_EDC_BUS_BYTES_13_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_13_SHIFT   16
#define PMB_EDC_BUS_BYTES_13_SIGNED  0

#define PMB_EDC_ITEM_BYTES_13_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_13_SHIFT  17
#define PMB_EDC_ITEM_BYTES_13_SIGNED 0

#define PMB_EDC_CLR_ABO_13_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_13_SHIFT     19
#define PMB_EDC_CLR_ABO_13_SIGNED    0

#define PMB_EDC_MODE_13_MASK         0x00E00000UL
#define PMB_EDC_MODE_13_SHIFT        21
#define PMB_EDC_MODE_13_SIGNED       0

/* Register EDC_PERIP_AGEN5_13 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_13     0x01B4
#define ABS_PMB_EDC_PERIP_AGEN5_13 0x020531B4UL

#define PMB_EDC_N1_13_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_13_SHIFT        0
#define PMB_EDC_N1_13_SIGNED       0

/* Register EDC_PERIP_AGEN6_13 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_13     0x01B8
#define ABS_PMB_EDC_PERIP_AGEN6_13 0x020531B8UL

#define PMB_EDC_N2_13_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_13_SHIFT        0
#define PMB_EDC_N2_13_SIGNED       0

/* Register EDC_PERIP_AGEN7_13 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_13      0x01BC
#define ABS_PMB_EDC_PERIP_AGEN7_13  0x020531BCUL

#define PMB_EDC_LP0_13_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_13_SHIFT        0
#define PMB_EDC_LP0_13_SIGNED       0

#define PMB_EDC_LP1_13_MASK         0x003F0000UL
#define PMB_EDC_LP1_13_SHIFT        16
#define PMB_EDC_LP1_13_SIGNED       0

#define PMB_EDC_LINK_MODE_13_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_13_SHIFT  22
#define PMB_EDC_LINK_MODE_13_SIGNED 0

/* Register EDC_PERIP_BASIC0_14 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_14         0x01C0
#define ABS_PMB_EDC_PERIP_BASIC0_14     0x020531C0UL

#define PMB_EDC_LATCHED_RESET_14_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_14_SHIFT  0
#define PMB_EDC_LATCHED_RESET_14_SIGNED 0

#define PMB_EDC_PULSED_RESET_14_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_14_SHIFT   1
#define PMB_EDC_PULSED_RESET_14_SIGNED  0

#define PMB_EDC_PA_EXT_14_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_14_SHIFT         2
#define PMB_EDC_PA_EXT_14_SIGNED        0

#define PMB_EDC_FINE_RATE_14_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_14_SHIFT      3
#define PMB_EDC_FINE_RATE_14_SIGNED     0

#define PMB_EDC_PER_BUS_14_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_14_SHIFT        5
#define PMB_EDC_PER_BUS_14_SIGNED       0

#define PMB_EDC_TFR_MODE_14_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_14_SHIFT       6
#define PMB_EDC_TFR_MODE_14_SIGNED      0

#define PMB_EDC_EOP_MODE_14_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_14_SHIFT       11
#define PMB_EDC_EOP_MODE_14_SIGNED      0

#define PMB_EDC_DISCARD_OP_14_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_14_SHIFT     13
#define PMB_EDC_DISCARD_OP_14_SIGNED    0

#define PMB_EDC_INCR_14_MASK            0x00004000UL
#define PMB_EDC_INCR_14_SHIFT           14
#define PMB_EDC_INCR_14_SIGNED          0

#define PMB_EDC_BITREV_14_MASK          0x00008000UL
#define PMB_EDC_BITREV_14_SHIFT         15
#define PMB_EDC_BITREV_14_SIGNED        0

#define PMB_EDC_COARSE_RATE_14_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_14_SHIFT    16
#define PMB_EDC_COARSE_RATE_14_SIGNED   0

#define PMB_EDC_PALIGN_14_MASK          0x00080000UL
#define PMB_EDC_PALIGN_14_SHIFT         19
#define PMB_EDC_PALIGN_14_SIGNED        0

#define PMB_EDC_PW_14_MASK              0x00300000UL
#define PMB_EDC_PW_14_SHIFT             20
#define PMB_EDC_PW_14_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_14_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_14_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_14_SIGNED  0

#define PMB_EDC_MEM_BSWAP_14_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_14_SHIFT      23
#define PMB_EDC_MEM_BSWAP_14_SIGNED     0

/* Register EDC_PERIP_BASIC1_14 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_14     0x01C4
#define ABS_PMB_EDC_PERIP_BASIC1_14 0x020531C4UL

#define PMB_EDC_ITEMS_14_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_14_SHIFT      0
#define PMB_EDC_ITEMS_14_SIGNED     0

#define PMB_EDC_TRANSFERS_14_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_14_SHIFT  16
#define PMB_EDC_TRANSFERS_14_SIGNED 0

/* Register EDC_PERIP_BASIC2_14 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_14     0x01C8
#define ABS_PMB_EDC_PERIP_BASIC2_14 0x020531C8UL

#define PMB_EDC_PA_14_MASK          0x0000FFFFUL
#define PMB_EDC_PA_14_SHIFT         0
#define PMB_EDC_PA_14_SIGNED        0

#define PMB_EDC_ECN_14_MASK         0x003F0000UL
#define PMB_EDC_ECN_14_SHIFT        16
#define PMB_EDC_ECN_14_SIGNED       0

/* Register EDC_PERIP_BASIC3_14 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_14     0x01CC
#define ABS_PMB_EDC_PERIP_BASIC3_14 0x020531CCUL

#define PMB_EDC_MA_14_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_14_SHIFT         0
#define PMB_EDC_MA_14_SIGNED        0

/* Register EDC_PERIP_AGEN4_14 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_14       0x01D0
#define ABS_PMB_EDC_PERIP_AGEN4_14   0x020531D0UL

#define PMB_EDC_N0_14_MASK           0x0000FFFFUL
#define PMB_EDC_N0_14_SHIFT          0
#define PMB_EDC_N0_14_SIGNED         0

#define PMB_EDC_BUS_BYTES_14_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_14_SHIFT   16
#define PMB_EDC_BUS_BYTES_14_SIGNED  0

#define PMB_EDC_ITEM_BYTES_14_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_14_SHIFT  17
#define PMB_EDC_ITEM_BYTES_14_SIGNED 0

#define PMB_EDC_CLR_ABO_14_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_14_SHIFT     19
#define PMB_EDC_CLR_ABO_14_SIGNED    0

#define PMB_EDC_MODE_14_MASK         0x00E00000UL
#define PMB_EDC_MODE_14_SHIFT        21
#define PMB_EDC_MODE_14_SIGNED       0

/* Register EDC_PERIP_AGEN5_14 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_14     0x01D4
#define ABS_PMB_EDC_PERIP_AGEN5_14 0x020531D4UL

#define PMB_EDC_N1_14_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_14_SHIFT        0
#define PMB_EDC_N1_14_SIGNED       0

/* Register EDC_PERIP_AGEN6_14 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_14     0x01D8
#define ABS_PMB_EDC_PERIP_AGEN6_14 0x020531D8UL

#define PMB_EDC_N2_14_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_14_SHIFT        0
#define PMB_EDC_N2_14_SIGNED       0

/* Register EDC_PERIP_AGEN7_14 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_14      0x01DC
#define ABS_PMB_EDC_PERIP_AGEN7_14  0x020531DCUL

#define PMB_EDC_LP0_14_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_14_SHIFT        0
#define PMB_EDC_LP0_14_SIGNED       0

#define PMB_EDC_LP1_14_MASK         0x003F0000UL
#define PMB_EDC_LP1_14_SHIFT        16
#define PMB_EDC_LP1_14_SIGNED       0

#define PMB_EDC_LINK_MODE_14_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_14_SHIFT  22
#define PMB_EDC_LINK_MODE_14_SIGNED 0

/* Register EDC_PERIP_BASIC0_15 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_15         0x01E0
#define ABS_PMB_EDC_PERIP_BASIC0_15     0x020531E0UL

#define PMB_EDC_LATCHED_RESET_15_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_15_SHIFT  0
#define PMB_EDC_LATCHED_RESET_15_SIGNED 0

#define PMB_EDC_PULSED_RESET_15_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_15_SHIFT   1
#define PMB_EDC_PULSED_RESET_15_SIGNED  0

#define PMB_EDC_PA_EXT_15_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_15_SHIFT         2
#define PMB_EDC_PA_EXT_15_SIGNED        0

#define PMB_EDC_FINE_RATE_15_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_15_SHIFT      3
#define PMB_EDC_FINE_RATE_15_SIGNED     0

#define PMB_EDC_PER_BUS_15_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_15_SHIFT        5
#define PMB_EDC_PER_BUS_15_SIGNED       0

#define PMB_EDC_TFR_MODE_15_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_15_SHIFT       6
#define PMB_EDC_TFR_MODE_15_SIGNED      0

#define PMB_EDC_EOP_MODE_15_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_15_SHIFT       11
#define PMB_EDC_EOP_MODE_15_SIGNED      0

#define PMB_EDC_DISCARD_OP_15_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_15_SHIFT     13
#define PMB_EDC_DISCARD_OP_15_SIGNED    0

#define PMB_EDC_INCR_15_MASK            0x00004000UL
#define PMB_EDC_INCR_15_SHIFT           14
#define PMB_EDC_INCR_15_SIGNED          0

#define PMB_EDC_BITREV_15_MASK          0x00008000UL
#define PMB_EDC_BITREV_15_SHIFT         15
#define PMB_EDC_BITREV_15_SIGNED        0

#define PMB_EDC_COARSE_RATE_15_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_15_SHIFT    16
#define PMB_EDC_COARSE_RATE_15_SIGNED   0

#define PMB_EDC_PALIGN_15_MASK          0x00080000UL
#define PMB_EDC_PALIGN_15_SHIFT         19
#define PMB_EDC_PALIGN_15_SIGNED        0

#define PMB_EDC_PW_15_MASK              0x00300000UL
#define PMB_EDC_PW_15_SHIFT             20
#define PMB_EDC_PW_15_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_15_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_15_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_15_SIGNED  0

#define PMB_EDC_MEM_BSWAP_15_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_15_SHIFT      23
#define PMB_EDC_MEM_BSWAP_15_SIGNED     0

/* Register EDC_PERIP_BASIC1_15 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_15     0x01E4
#define ABS_PMB_EDC_PERIP_BASIC1_15 0x020531E4UL

#define PMB_EDC_ITEMS_15_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_15_SHIFT      0
#define PMB_EDC_ITEMS_15_SIGNED     0

#define PMB_EDC_TRANSFERS_15_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_15_SHIFT  16
#define PMB_EDC_TRANSFERS_15_SIGNED 0

/* Register EDC_PERIP_BASIC2_15 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_15     0x01E8
#define ABS_PMB_EDC_PERIP_BASIC2_15 0x020531E8UL

#define PMB_EDC_PA_15_MASK          0x0000FFFFUL
#define PMB_EDC_PA_15_SHIFT         0
#define PMB_EDC_PA_15_SIGNED        0

#define PMB_EDC_ECN_15_MASK         0x003F0000UL
#define PMB_EDC_ECN_15_SHIFT        16
#define PMB_EDC_ECN_15_SIGNED       0

/* Register EDC_PERIP_BASIC3_15 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_15     0x01EC
#define ABS_PMB_EDC_PERIP_BASIC3_15 0x020531ECUL

#define PMB_EDC_MA_15_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_15_SHIFT         0
#define PMB_EDC_MA_15_SIGNED        0

/* Register EDC_PERIP_AGEN4_15 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_15       0x01F0
#define ABS_PMB_EDC_PERIP_AGEN4_15   0x020531F0UL

#define PMB_EDC_N0_15_MASK           0x0000FFFFUL
#define PMB_EDC_N0_15_SHIFT          0
#define PMB_EDC_N0_15_SIGNED         0

#define PMB_EDC_BUS_BYTES_15_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_15_SHIFT   16
#define PMB_EDC_BUS_BYTES_15_SIGNED  0

#define PMB_EDC_ITEM_BYTES_15_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_15_SHIFT  17
#define PMB_EDC_ITEM_BYTES_15_SIGNED 0

#define PMB_EDC_CLR_ABO_15_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_15_SHIFT     19
#define PMB_EDC_CLR_ABO_15_SIGNED    0

#define PMB_EDC_MODE_15_MASK         0x00E00000UL
#define PMB_EDC_MODE_15_SHIFT        21
#define PMB_EDC_MODE_15_SIGNED       0

/* Register EDC_PERIP_AGEN5_15 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_15     0x01F4
#define ABS_PMB_EDC_PERIP_AGEN5_15 0x020531F4UL

#define PMB_EDC_N1_15_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_15_SHIFT        0
#define PMB_EDC_N1_15_SIGNED       0

/* Register EDC_PERIP_AGEN6_15 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_15     0x01F8
#define ABS_PMB_EDC_PERIP_AGEN6_15 0x020531F8UL

#define PMB_EDC_N2_15_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_15_SHIFT        0
#define PMB_EDC_N2_15_SIGNED       0

/* Register EDC_PERIP_AGEN7_15 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_15      0x01FC
#define ABS_PMB_EDC_PERIP_AGEN7_15  0x020531FCUL

#define PMB_EDC_LP0_15_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_15_SHIFT        0
#define PMB_EDC_LP0_15_SIGNED       0

#define PMB_EDC_LP1_15_MASK         0x003F0000UL
#define PMB_EDC_LP1_15_SHIFT        16
#define PMB_EDC_LP1_15_SIGNED       0

#define PMB_EDC_LINK_MODE_15_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_15_SHIFT  22
#define PMB_EDC_LINK_MODE_15_SIGNED 0

/* Register EDC_PERIP_BASIC0_16 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_16         0x0200
#define ABS_PMB_EDC_PERIP_BASIC0_16     0x02053200UL

#define PMB_EDC_LATCHED_RESET_16_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_16_SHIFT  0
#define PMB_EDC_LATCHED_RESET_16_SIGNED 0

#define PMB_EDC_PULSED_RESET_16_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_16_SHIFT   1
#define PMB_EDC_PULSED_RESET_16_SIGNED  0

#define PMB_EDC_PA_EXT_16_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_16_SHIFT         2
#define PMB_EDC_PA_EXT_16_SIGNED        0

#define PMB_EDC_FINE_RATE_16_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_16_SHIFT      3
#define PMB_EDC_FINE_RATE_16_SIGNED     0

#define PMB_EDC_PER_BUS_16_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_16_SHIFT        5
#define PMB_EDC_PER_BUS_16_SIGNED       0

#define PMB_EDC_TFR_MODE_16_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_16_SHIFT       6
#define PMB_EDC_TFR_MODE_16_SIGNED      0

#define PMB_EDC_EOP_MODE_16_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_16_SHIFT       11
#define PMB_EDC_EOP_MODE_16_SIGNED      0

#define PMB_EDC_DISCARD_OP_16_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_16_SHIFT     13
#define PMB_EDC_DISCARD_OP_16_SIGNED    0

#define PMB_EDC_INCR_16_MASK            0x00004000UL
#define PMB_EDC_INCR_16_SHIFT           14
#define PMB_EDC_INCR_16_SIGNED          0

#define PMB_EDC_BITREV_16_MASK          0x00008000UL
#define PMB_EDC_BITREV_16_SHIFT         15
#define PMB_EDC_BITREV_16_SIGNED        0

#define PMB_EDC_COARSE_RATE_16_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_16_SHIFT    16
#define PMB_EDC_COARSE_RATE_16_SIGNED   0

#define PMB_EDC_PALIGN_16_MASK          0x00080000UL
#define PMB_EDC_PALIGN_16_SHIFT         19
#define PMB_EDC_PALIGN_16_SIGNED        0

#define PMB_EDC_PW_16_MASK              0x00300000UL
#define PMB_EDC_PW_16_SHIFT             20
#define PMB_EDC_PW_16_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_16_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_16_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_16_SIGNED  0

#define PMB_EDC_MEM_BSWAP_16_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_16_SHIFT      23
#define PMB_EDC_MEM_BSWAP_16_SIGNED     0

/* Register EDC_PERIP_BASIC1_16 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_16     0x0204
#define ABS_PMB_EDC_PERIP_BASIC1_16 0x02053204UL

#define PMB_EDC_ITEMS_16_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_16_SHIFT      0
#define PMB_EDC_ITEMS_16_SIGNED     0

#define PMB_EDC_TRANSFERS_16_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_16_SHIFT  16
#define PMB_EDC_TRANSFERS_16_SIGNED 0

/* Register EDC_PERIP_BASIC2_16 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_16     0x0208
#define ABS_PMB_EDC_PERIP_BASIC2_16 0x02053208UL

#define PMB_EDC_PA_16_MASK          0x0000FFFFUL
#define PMB_EDC_PA_16_SHIFT         0
#define PMB_EDC_PA_16_SIGNED        0

#define PMB_EDC_ECN_16_MASK         0x003F0000UL
#define PMB_EDC_ECN_16_SHIFT        16
#define PMB_EDC_ECN_16_SIGNED       0

/* Register EDC_PERIP_BASIC3_16 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_16     0x020C
#define ABS_PMB_EDC_PERIP_BASIC3_16 0x0205320CUL

#define PMB_EDC_MA_16_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_16_SHIFT         0
#define PMB_EDC_MA_16_SIGNED        0

/* Register EDC_PERIP_AGEN4_16 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_16       0x0210
#define ABS_PMB_EDC_PERIP_AGEN4_16   0x02053210UL

#define PMB_EDC_N0_16_MASK           0x0000FFFFUL
#define PMB_EDC_N0_16_SHIFT          0
#define PMB_EDC_N0_16_SIGNED         0

#define PMB_EDC_BUS_BYTES_16_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_16_SHIFT   16
#define PMB_EDC_BUS_BYTES_16_SIGNED  0

#define PMB_EDC_ITEM_BYTES_16_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_16_SHIFT  17
#define PMB_EDC_ITEM_BYTES_16_SIGNED 0

#define PMB_EDC_CLR_ABO_16_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_16_SHIFT     19
#define PMB_EDC_CLR_ABO_16_SIGNED    0

#define PMB_EDC_MODE_16_MASK         0x00E00000UL
#define PMB_EDC_MODE_16_SHIFT        21
#define PMB_EDC_MODE_16_SIGNED       0

/* Register EDC_PERIP_AGEN5_16 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_16     0x0214
#define ABS_PMB_EDC_PERIP_AGEN5_16 0x02053214UL

#define PMB_EDC_N1_16_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_16_SHIFT        0
#define PMB_EDC_N1_16_SIGNED       0

/* Register EDC_PERIP_AGEN6_16 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_16     0x0218
#define ABS_PMB_EDC_PERIP_AGEN6_16 0x02053218UL

#define PMB_EDC_N2_16_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_16_SHIFT        0
#define PMB_EDC_N2_16_SIGNED       0

/* Register EDC_PERIP_AGEN7_16 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_16      0x021C
#define ABS_PMB_EDC_PERIP_AGEN7_16  0x0205321CUL

#define PMB_EDC_LP0_16_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_16_SHIFT        0
#define PMB_EDC_LP0_16_SIGNED       0

#define PMB_EDC_LP1_16_MASK         0x003F0000UL
#define PMB_EDC_LP1_16_SHIFT        16
#define PMB_EDC_LP1_16_SIGNED       0

#define PMB_EDC_LINK_MODE_16_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_16_SHIFT  22
#define PMB_EDC_LINK_MODE_16_SIGNED 0

/* Register EDC_PERIP_BASIC0_17 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_17         0x0220
#define ABS_PMB_EDC_PERIP_BASIC0_17     0x02053220UL

#define PMB_EDC_LATCHED_RESET_17_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_17_SHIFT  0
#define PMB_EDC_LATCHED_RESET_17_SIGNED 0

#define PMB_EDC_PULSED_RESET_17_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_17_SHIFT   1
#define PMB_EDC_PULSED_RESET_17_SIGNED  0

#define PMB_EDC_PA_EXT_17_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_17_SHIFT         2
#define PMB_EDC_PA_EXT_17_SIGNED        0

#define PMB_EDC_FINE_RATE_17_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_17_SHIFT      3
#define PMB_EDC_FINE_RATE_17_SIGNED     0

#define PMB_EDC_PER_BUS_17_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_17_SHIFT        5
#define PMB_EDC_PER_BUS_17_SIGNED       0

#define PMB_EDC_TFR_MODE_17_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_17_SHIFT       6
#define PMB_EDC_TFR_MODE_17_SIGNED      0

#define PMB_EDC_EOP_MODE_17_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_17_SHIFT       11
#define PMB_EDC_EOP_MODE_17_SIGNED      0

#define PMB_EDC_DISCARD_OP_17_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_17_SHIFT     13
#define PMB_EDC_DISCARD_OP_17_SIGNED    0

#define PMB_EDC_INCR_17_MASK            0x00004000UL
#define PMB_EDC_INCR_17_SHIFT           14
#define PMB_EDC_INCR_17_SIGNED          0

#define PMB_EDC_BITREV_17_MASK          0x00008000UL
#define PMB_EDC_BITREV_17_SHIFT         15
#define PMB_EDC_BITREV_17_SIGNED        0

#define PMB_EDC_COARSE_RATE_17_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_17_SHIFT    16
#define PMB_EDC_COARSE_RATE_17_SIGNED   0

#define PMB_EDC_PALIGN_17_MASK          0x00080000UL
#define PMB_EDC_PALIGN_17_SHIFT         19
#define PMB_EDC_PALIGN_17_SIGNED        0

#define PMB_EDC_PW_17_MASK              0x00300000UL
#define PMB_EDC_PW_17_SHIFT             20
#define PMB_EDC_PW_17_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_17_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_17_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_17_SIGNED  0

#define PMB_EDC_MEM_BSWAP_17_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_17_SHIFT      23
#define PMB_EDC_MEM_BSWAP_17_SIGNED     0

/* Register EDC_PERIP_BASIC1_17 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_17     0x0224
#define ABS_PMB_EDC_PERIP_BASIC1_17 0x02053224UL

#define PMB_EDC_ITEMS_17_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_17_SHIFT      0
#define PMB_EDC_ITEMS_17_SIGNED     0

#define PMB_EDC_TRANSFERS_17_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_17_SHIFT  16
#define PMB_EDC_TRANSFERS_17_SIGNED 0

/* Register EDC_PERIP_BASIC2_17 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_17     0x0228
#define ABS_PMB_EDC_PERIP_BASIC2_17 0x02053228UL

#define PMB_EDC_PA_17_MASK          0x0000FFFFUL
#define PMB_EDC_PA_17_SHIFT         0
#define PMB_EDC_PA_17_SIGNED        0

#define PMB_EDC_ECN_17_MASK         0x003F0000UL
#define PMB_EDC_ECN_17_SHIFT        16
#define PMB_EDC_ECN_17_SIGNED       0

/* Register EDC_PERIP_BASIC3_17 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_17     0x022C
#define ABS_PMB_EDC_PERIP_BASIC3_17 0x0205322CUL

#define PMB_EDC_MA_17_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_17_SHIFT         0
#define PMB_EDC_MA_17_SIGNED        0

/* Register EDC_PERIP_AGEN4_17 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_17       0x0230
#define ABS_PMB_EDC_PERIP_AGEN4_17   0x02053230UL

#define PMB_EDC_N0_17_MASK           0x0000FFFFUL
#define PMB_EDC_N0_17_SHIFT          0
#define PMB_EDC_N0_17_SIGNED         0

#define PMB_EDC_BUS_BYTES_17_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_17_SHIFT   16
#define PMB_EDC_BUS_BYTES_17_SIGNED  0

#define PMB_EDC_ITEM_BYTES_17_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_17_SHIFT  17
#define PMB_EDC_ITEM_BYTES_17_SIGNED 0

#define PMB_EDC_CLR_ABO_17_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_17_SHIFT     19
#define PMB_EDC_CLR_ABO_17_SIGNED    0

#define PMB_EDC_MODE_17_MASK         0x00E00000UL
#define PMB_EDC_MODE_17_SHIFT        21
#define PMB_EDC_MODE_17_SIGNED       0

/* Register EDC_PERIP_AGEN5_17 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_17     0x0234
#define ABS_PMB_EDC_PERIP_AGEN5_17 0x02053234UL

#define PMB_EDC_N1_17_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_17_SHIFT        0
#define PMB_EDC_N1_17_SIGNED       0

/* Register EDC_PERIP_AGEN6_17 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_17     0x0238
#define ABS_PMB_EDC_PERIP_AGEN6_17 0x02053238UL

#define PMB_EDC_N2_17_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_17_SHIFT        0
#define PMB_EDC_N2_17_SIGNED       0

/* Register EDC_PERIP_AGEN7_17 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_17      0x023C
#define ABS_PMB_EDC_PERIP_AGEN7_17  0x0205323CUL

#define PMB_EDC_LP0_17_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_17_SHIFT        0
#define PMB_EDC_LP0_17_SIGNED       0

#define PMB_EDC_LP1_17_MASK         0x003F0000UL
#define PMB_EDC_LP1_17_SHIFT        16
#define PMB_EDC_LP1_17_SIGNED       0

#define PMB_EDC_LINK_MODE_17_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_17_SHIFT  22
#define PMB_EDC_LINK_MODE_17_SIGNED 0

/* Register EDC_PERIP_BASIC0_18 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_18         0x0240
#define ABS_PMB_EDC_PERIP_BASIC0_18     0x02053240UL

#define PMB_EDC_LATCHED_RESET_18_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_18_SHIFT  0
#define PMB_EDC_LATCHED_RESET_18_SIGNED 0

#define PMB_EDC_PULSED_RESET_18_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_18_SHIFT   1
#define PMB_EDC_PULSED_RESET_18_SIGNED  0

#define PMB_EDC_PA_EXT_18_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_18_SHIFT         2
#define PMB_EDC_PA_EXT_18_SIGNED        0

#define PMB_EDC_FINE_RATE_18_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_18_SHIFT      3
#define PMB_EDC_FINE_RATE_18_SIGNED     0

#define PMB_EDC_PER_BUS_18_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_18_SHIFT        5
#define PMB_EDC_PER_BUS_18_SIGNED       0

#define PMB_EDC_TFR_MODE_18_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_18_SHIFT       6
#define PMB_EDC_TFR_MODE_18_SIGNED      0

#define PMB_EDC_EOP_MODE_18_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_18_SHIFT       11
#define PMB_EDC_EOP_MODE_18_SIGNED      0

#define PMB_EDC_DISCARD_OP_18_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_18_SHIFT     13
#define PMB_EDC_DISCARD_OP_18_SIGNED    0

#define PMB_EDC_INCR_18_MASK            0x00004000UL
#define PMB_EDC_INCR_18_SHIFT           14
#define PMB_EDC_INCR_18_SIGNED          0

#define PMB_EDC_BITREV_18_MASK          0x00008000UL
#define PMB_EDC_BITREV_18_SHIFT         15
#define PMB_EDC_BITREV_18_SIGNED        0

#define PMB_EDC_COARSE_RATE_18_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_18_SHIFT    16
#define PMB_EDC_COARSE_RATE_18_SIGNED   0

#define PMB_EDC_PALIGN_18_MASK          0x00080000UL
#define PMB_EDC_PALIGN_18_SHIFT         19
#define PMB_EDC_PALIGN_18_SIGNED        0

#define PMB_EDC_PW_18_MASK              0x00300000UL
#define PMB_EDC_PW_18_SHIFT             20
#define PMB_EDC_PW_18_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_18_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_18_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_18_SIGNED  0

#define PMB_EDC_MEM_BSWAP_18_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_18_SHIFT      23
#define PMB_EDC_MEM_BSWAP_18_SIGNED     0

/* Register EDC_PERIP_BASIC1_18 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_18     0x0244
#define ABS_PMB_EDC_PERIP_BASIC1_18 0x02053244UL

#define PMB_EDC_ITEMS_18_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_18_SHIFT      0
#define PMB_EDC_ITEMS_18_SIGNED     0

#define PMB_EDC_TRANSFERS_18_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_18_SHIFT  16
#define PMB_EDC_TRANSFERS_18_SIGNED 0

/* Register EDC_PERIP_BASIC2_18 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_18     0x0248
#define ABS_PMB_EDC_PERIP_BASIC2_18 0x02053248UL

#define PMB_EDC_PA_18_MASK          0x0000FFFFUL
#define PMB_EDC_PA_18_SHIFT         0
#define PMB_EDC_PA_18_SIGNED        0

#define PMB_EDC_ECN_18_MASK         0x003F0000UL
#define PMB_EDC_ECN_18_SHIFT        16
#define PMB_EDC_ECN_18_SIGNED       0

/* Register EDC_PERIP_BASIC3_18 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_18     0x024C
#define ABS_PMB_EDC_PERIP_BASIC3_18 0x0205324CUL

#define PMB_EDC_MA_18_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_18_SHIFT         0
#define PMB_EDC_MA_18_SIGNED        0

/* Register EDC_PERIP_AGEN4_18 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_18       0x0250
#define ABS_PMB_EDC_PERIP_AGEN4_18   0x02053250UL

#define PMB_EDC_N0_18_MASK           0x0000FFFFUL
#define PMB_EDC_N0_18_SHIFT          0
#define PMB_EDC_N0_18_SIGNED         0

#define PMB_EDC_BUS_BYTES_18_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_18_SHIFT   16
#define PMB_EDC_BUS_BYTES_18_SIGNED  0

#define PMB_EDC_ITEM_BYTES_18_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_18_SHIFT  17
#define PMB_EDC_ITEM_BYTES_18_SIGNED 0

#define PMB_EDC_CLR_ABO_18_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_18_SHIFT     19
#define PMB_EDC_CLR_ABO_18_SIGNED    0

#define PMB_EDC_MODE_18_MASK         0x00E00000UL
#define PMB_EDC_MODE_18_SHIFT        21
#define PMB_EDC_MODE_18_SIGNED       0

/* Register EDC_PERIP_AGEN5_18 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_18     0x0254
#define ABS_PMB_EDC_PERIP_AGEN5_18 0x02053254UL

#define PMB_EDC_N1_18_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_18_SHIFT        0
#define PMB_EDC_N1_18_SIGNED       0

/* Register EDC_PERIP_AGEN6_18 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_18     0x0258
#define ABS_PMB_EDC_PERIP_AGEN6_18 0x02053258UL

#define PMB_EDC_N2_18_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_18_SHIFT        0
#define PMB_EDC_N2_18_SIGNED       0

/* Register EDC_PERIP_AGEN7_18 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_18      0x025C
#define ABS_PMB_EDC_PERIP_AGEN7_18  0x0205325CUL

#define PMB_EDC_LP0_18_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_18_SHIFT        0
#define PMB_EDC_LP0_18_SIGNED       0

#define PMB_EDC_LP1_18_MASK         0x003F0000UL
#define PMB_EDC_LP1_18_SHIFT        16
#define PMB_EDC_LP1_18_SIGNED       0

#define PMB_EDC_LINK_MODE_18_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_18_SHIFT  22
#define PMB_EDC_LINK_MODE_18_SIGNED 0

/* Register EDC_PERIP_BASIC0_19 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_19         0x0260
#define ABS_PMB_EDC_PERIP_BASIC0_19     0x02053260UL

#define PMB_EDC_LATCHED_RESET_19_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_19_SHIFT  0
#define PMB_EDC_LATCHED_RESET_19_SIGNED 0

#define PMB_EDC_PULSED_RESET_19_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_19_SHIFT   1
#define PMB_EDC_PULSED_RESET_19_SIGNED  0

#define PMB_EDC_PA_EXT_19_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_19_SHIFT         2
#define PMB_EDC_PA_EXT_19_SIGNED        0

#define PMB_EDC_FINE_RATE_19_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_19_SHIFT      3
#define PMB_EDC_FINE_RATE_19_SIGNED     0

#define PMB_EDC_PER_BUS_19_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_19_SHIFT        5
#define PMB_EDC_PER_BUS_19_SIGNED       0

#define PMB_EDC_TFR_MODE_19_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_19_SHIFT       6
#define PMB_EDC_TFR_MODE_19_SIGNED      0

#define PMB_EDC_EOP_MODE_19_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_19_SHIFT       11
#define PMB_EDC_EOP_MODE_19_SIGNED      0

#define PMB_EDC_DISCARD_OP_19_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_19_SHIFT     13
#define PMB_EDC_DISCARD_OP_19_SIGNED    0

#define PMB_EDC_INCR_19_MASK            0x00004000UL
#define PMB_EDC_INCR_19_SHIFT           14
#define PMB_EDC_INCR_19_SIGNED          0

#define PMB_EDC_BITREV_19_MASK          0x00008000UL
#define PMB_EDC_BITREV_19_SHIFT         15
#define PMB_EDC_BITREV_19_SIGNED        0

#define PMB_EDC_COARSE_RATE_19_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_19_SHIFT    16
#define PMB_EDC_COARSE_RATE_19_SIGNED   0

#define PMB_EDC_PALIGN_19_MASK          0x00080000UL
#define PMB_EDC_PALIGN_19_SHIFT         19
#define PMB_EDC_PALIGN_19_SIGNED        0

#define PMB_EDC_PW_19_MASK              0x00300000UL
#define PMB_EDC_PW_19_SHIFT             20
#define PMB_EDC_PW_19_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_19_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_19_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_19_SIGNED  0

#define PMB_EDC_MEM_BSWAP_19_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_19_SHIFT      23
#define PMB_EDC_MEM_BSWAP_19_SIGNED     0

/* Register EDC_PERIP_BASIC1_19 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_19     0x0264
#define ABS_PMB_EDC_PERIP_BASIC1_19 0x02053264UL

#define PMB_EDC_ITEMS_19_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_19_SHIFT      0
#define PMB_EDC_ITEMS_19_SIGNED     0

#define PMB_EDC_TRANSFERS_19_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_19_SHIFT  16
#define PMB_EDC_TRANSFERS_19_SIGNED 0

/* Register EDC_PERIP_BASIC2_19 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_19     0x0268
#define ABS_PMB_EDC_PERIP_BASIC2_19 0x02053268UL

#define PMB_EDC_PA_19_MASK          0x0000FFFFUL
#define PMB_EDC_PA_19_SHIFT         0
#define PMB_EDC_PA_19_SIGNED        0

#define PMB_EDC_ECN_19_MASK         0x003F0000UL
#define PMB_EDC_ECN_19_SHIFT        16
#define PMB_EDC_ECN_19_SIGNED       0

/* Register EDC_PERIP_BASIC3_19 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_19     0x026C
#define ABS_PMB_EDC_PERIP_BASIC3_19 0x0205326CUL

#define PMB_EDC_MA_19_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_19_SHIFT         0
#define PMB_EDC_MA_19_SIGNED        0

/* Register EDC_PERIP_AGEN4_19 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_19       0x0270
#define ABS_PMB_EDC_PERIP_AGEN4_19   0x02053270UL

#define PMB_EDC_N0_19_MASK           0x0000FFFFUL
#define PMB_EDC_N0_19_SHIFT          0
#define PMB_EDC_N0_19_SIGNED         0

#define PMB_EDC_BUS_BYTES_19_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_19_SHIFT   16
#define PMB_EDC_BUS_BYTES_19_SIGNED  0

#define PMB_EDC_ITEM_BYTES_19_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_19_SHIFT  17
#define PMB_EDC_ITEM_BYTES_19_SIGNED 0

#define PMB_EDC_CLR_ABO_19_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_19_SHIFT     19
#define PMB_EDC_CLR_ABO_19_SIGNED    0

#define PMB_EDC_MODE_19_MASK         0x00E00000UL
#define PMB_EDC_MODE_19_SHIFT        21
#define PMB_EDC_MODE_19_SIGNED       0

/* Register EDC_PERIP_AGEN5_19 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_19     0x0274
#define ABS_PMB_EDC_PERIP_AGEN5_19 0x02053274UL

#define PMB_EDC_N1_19_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_19_SHIFT        0
#define PMB_EDC_N1_19_SIGNED       0

/* Register EDC_PERIP_AGEN6_19 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_19     0x0278
#define ABS_PMB_EDC_PERIP_AGEN6_19 0x02053278UL

#define PMB_EDC_N2_19_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_19_SHIFT        0
#define PMB_EDC_N2_19_SIGNED       0

/* Register EDC_PERIP_AGEN7_19 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_19      0x027C
#define ABS_PMB_EDC_PERIP_AGEN7_19  0x0205327CUL

#define PMB_EDC_LP0_19_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_19_SHIFT        0
#define PMB_EDC_LP0_19_SIGNED       0

#define PMB_EDC_LP1_19_MASK         0x003F0000UL
#define PMB_EDC_LP1_19_SHIFT        16
#define PMB_EDC_LP1_19_SIGNED       0

#define PMB_EDC_LINK_MODE_19_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_19_SHIFT  22
#define PMB_EDC_LINK_MODE_19_SIGNED 0

/* Register EDC_PERIP_BASIC0_20 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_20         0x0280
#define ABS_PMB_EDC_PERIP_BASIC0_20     0x02053280UL

#define PMB_EDC_LATCHED_RESET_20_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_20_SHIFT  0
#define PMB_EDC_LATCHED_RESET_20_SIGNED 0

#define PMB_EDC_PULSED_RESET_20_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_20_SHIFT   1
#define PMB_EDC_PULSED_RESET_20_SIGNED  0

#define PMB_EDC_PA_EXT_20_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_20_SHIFT         2
#define PMB_EDC_PA_EXT_20_SIGNED        0

#define PMB_EDC_FINE_RATE_20_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_20_SHIFT      3
#define PMB_EDC_FINE_RATE_20_SIGNED     0

#define PMB_EDC_PER_BUS_20_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_20_SHIFT        5
#define PMB_EDC_PER_BUS_20_SIGNED       0

#define PMB_EDC_TFR_MODE_20_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_20_SHIFT       6
#define PMB_EDC_TFR_MODE_20_SIGNED      0

#define PMB_EDC_EOP_MODE_20_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_20_SHIFT       11
#define PMB_EDC_EOP_MODE_20_SIGNED      0

#define PMB_EDC_DISCARD_OP_20_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_20_SHIFT     13
#define PMB_EDC_DISCARD_OP_20_SIGNED    0

#define PMB_EDC_INCR_20_MASK            0x00004000UL
#define PMB_EDC_INCR_20_SHIFT           14
#define PMB_EDC_INCR_20_SIGNED          0

#define PMB_EDC_BITREV_20_MASK          0x00008000UL
#define PMB_EDC_BITREV_20_SHIFT         15
#define PMB_EDC_BITREV_20_SIGNED        0

#define PMB_EDC_COARSE_RATE_20_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_20_SHIFT    16
#define PMB_EDC_COARSE_RATE_20_SIGNED   0

#define PMB_EDC_PALIGN_20_MASK          0x00080000UL
#define PMB_EDC_PALIGN_20_SHIFT         19
#define PMB_EDC_PALIGN_20_SIGNED        0

#define PMB_EDC_PW_20_MASK              0x00300000UL
#define PMB_EDC_PW_20_SHIFT             20
#define PMB_EDC_PW_20_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_20_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_20_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_20_SIGNED  0

#define PMB_EDC_MEM_BSWAP_20_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_20_SHIFT      23
#define PMB_EDC_MEM_BSWAP_20_SIGNED     0

/* Register EDC_PERIP_BASIC1_20 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_20     0x0284
#define ABS_PMB_EDC_PERIP_BASIC1_20 0x02053284UL

#define PMB_EDC_ITEMS_20_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_20_SHIFT      0
#define PMB_EDC_ITEMS_20_SIGNED     0

#define PMB_EDC_TRANSFERS_20_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_20_SHIFT  16
#define PMB_EDC_TRANSFERS_20_SIGNED 0

/* Register EDC_PERIP_BASIC2_20 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_20     0x0288
#define ABS_PMB_EDC_PERIP_BASIC2_20 0x02053288UL

#define PMB_EDC_PA_20_MASK          0x0000FFFFUL
#define PMB_EDC_PA_20_SHIFT         0
#define PMB_EDC_PA_20_SIGNED        0

#define PMB_EDC_ECN_20_MASK         0x003F0000UL
#define PMB_EDC_ECN_20_SHIFT        16
#define PMB_EDC_ECN_20_SIGNED       0

/* Register EDC_PERIP_BASIC3_20 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_20     0x028C
#define ABS_PMB_EDC_PERIP_BASIC3_20 0x0205328CUL

#define PMB_EDC_MA_20_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_20_SHIFT         0
#define PMB_EDC_MA_20_SIGNED        0

/* Register EDC_PERIP_AGEN4_20 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_20       0x0290
#define ABS_PMB_EDC_PERIP_AGEN4_20   0x02053290UL

#define PMB_EDC_N0_20_MASK           0x0000FFFFUL
#define PMB_EDC_N0_20_SHIFT          0
#define PMB_EDC_N0_20_SIGNED         0

#define PMB_EDC_BUS_BYTES_20_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_20_SHIFT   16
#define PMB_EDC_BUS_BYTES_20_SIGNED  0

#define PMB_EDC_ITEM_BYTES_20_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_20_SHIFT  17
#define PMB_EDC_ITEM_BYTES_20_SIGNED 0

#define PMB_EDC_CLR_ABO_20_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_20_SHIFT     19
#define PMB_EDC_CLR_ABO_20_SIGNED    0

#define PMB_EDC_MODE_20_MASK         0x00E00000UL
#define PMB_EDC_MODE_20_SHIFT        21
#define PMB_EDC_MODE_20_SIGNED       0

/* Register EDC_PERIP_AGEN5_20 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_20     0x0294
#define ABS_PMB_EDC_PERIP_AGEN5_20 0x02053294UL

#define PMB_EDC_N1_20_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_20_SHIFT        0
#define PMB_EDC_N1_20_SIGNED       0

/* Register EDC_PERIP_AGEN6_20 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_20     0x0298
#define ABS_PMB_EDC_PERIP_AGEN6_20 0x02053298UL

#define PMB_EDC_N2_20_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_20_SHIFT        0
#define PMB_EDC_N2_20_SIGNED       0

/* Register EDC_PERIP_AGEN7_20 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_20      0x029C
#define ABS_PMB_EDC_PERIP_AGEN7_20  0x0205329CUL

#define PMB_EDC_LP0_20_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_20_SHIFT        0
#define PMB_EDC_LP0_20_SIGNED       0

#define PMB_EDC_LP1_20_MASK         0x003F0000UL
#define PMB_EDC_LP1_20_SHIFT        16
#define PMB_EDC_LP1_20_SIGNED       0

#define PMB_EDC_LINK_MODE_20_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_20_SHIFT  22
#define PMB_EDC_LINK_MODE_20_SIGNED 0

/* Register EDC_PERIP_BASIC0_21 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_21         0x02A0
#define ABS_PMB_EDC_PERIP_BASIC0_21     0x020532A0UL

#define PMB_EDC_LATCHED_RESET_21_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_21_SHIFT  0
#define PMB_EDC_LATCHED_RESET_21_SIGNED 0

#define PMB_EDC_PULSED_RESET_21_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_21_SHIFT   1
#define PMB_EDC_PULSED_RESET_21_SIGNED  0

#define PMB_EDC_PA_EXT_21_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_21_SHIFT         2
#define PMB_EDC_PA_EXT_21_SIGNED        0

#define PMB_EDC_FINE_RATE_21_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_21_SHIFT      3
#define PMB_EDC_FINE_RATE_21_SIGNED     0

#define PMB_EDC_PER_BUS_21_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_21_SHIFT        5
#define PMB_EDC_PER_BUS_21_SIGNED       0

#define PMB_EDC_TFR_MODE_21_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_21_SHIFT       6
#define PMB_EDC_TFR_MODE_21_SIGNED      0

#define PMB_EDC_EOP_MODE_21_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_21_SHIFT       11
#define PMB_EDC_EOP_MODE_21_SIGNED      0

#define PMB_EDC_DISCARD_OP_21_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_21_SHIFT     13
#define PMB_EDC_DISCARD_OP_21_SIGNED    0

#define PMB_EDC_INCR_21_MASK            0x00004000UL
#define PMB_EDC_INCR_21_SHIFT           14
#define PMB_EDC_INCR_21_SIGNED          0

#define PMB_EDC_BITREV_21_MASK          0x00008000UL
#define PMB_EDC_BITREV_21_SHIFT         15
#define PMB_EDC_BITREV_21_SIGNED        0

#define PMB_EDC_COARSE_RATE_21_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_21_SHIFT    16
#define PMB_EDC_COARSE_RATE_21_SIGNED   0

#define PMB_EDC_PALIGN_21_MASK          0x00080000UL
#define PMB_EDC_PALIGN_21_SHIFT         19
#define PMB_EDC_PALIGN_21_SIGNED        0

#define PMB_EDC_PW_21_MASK              0x00300000UL
#define PMB_EDC_PW_21_SHIFT             20
#define PMB_EDC_PW_21_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_21_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_21_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_21_SIGNED  0

#define PMB_EDC_MEM_BSWAP_21_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_21_SHIFT      23
#define PMB_EDC_MEM_BSWAP_21_SIGNED     0

/* Register EDC_PERIP_BASIC1_21 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_21     0x02A4
#define ABS_PMB_EDC_PERIP_BASIC1_21 0x020532A4UL

#define PMB_EDC_ITEMS_21_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_21_SHIFT      0
#define PMB_EDC_ITEMS_21_SIGNED     0

#define PMB_EDC_TRANSFERS_21_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_21_SHIFT  16
#define PMB_EDC_TRANSFERS_21_SIGNED 0

/* Register EDC_PERIP_BASIC2_21 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_21     0x02A8
#define ABS_PMB_EDC_PERIP_BASIC2_21 0x020532A8UL

#define PMB_EDC_PA_21_MASK          0x0000FFFFUL
#define PMB_EDC_PA_21_SHIFT         0
#define PMB_EDC_PA_21_SIGNED        0

#define PMB_EDC_ECN_21_MASK         0x003F0000UL
#define PMB_EDC_ECN_21_SHIFT        16
#define PMB_EDC_ECN_21_SIGNED       0

/* Register EDC_PERIP_BASIC3_21 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_21     0x02AC
#define ABS_PMB_EDC_PERIP_BASIC3_21 0x020532ACUL

#define PMB_EDC_MA_21_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_21_SHIFT         0
#define PMB_EDC_MA_21_SIGNED        0

/* Register EDC_PERIP_AGEN4_21 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_21       0x02B0
#define ABS_PMB_EDC_PERIP_AGEN4_21   0x020532B0UL

#define PMB_EDC_N0_21_MASK           0x0000FFFFUL
#define PMB_EDC_N0_21_SHIFT          0
#define PMB_EDC_N0_21_SIGNED         0

#define PMB_EDC_BUS_BYTES_21_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_21_SHIFT   16
#define PMB_EDC_BUS_BYTES_21_SIGNED  0

#define PMB_EDC_ITEM_BYTES_21_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_21_SHIFT  17
#define PMB_EDC_ITEM_BYTES_21_SIGNED 0

#define PMB_EDC_CLR_ABO_21_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_21_SHIFT     19
#define PMB_EDC_CLR_ABO_21_SIGNED    0

#define PMB_EDC_MODE_21_MASK         0x00E00000UL
#define PMB_EDC_MODE_21_SHIFT        21
#define PMB_EDC_MODE_21_SIGNED       0

/* Register EDC_PERIP_AGEN5_21 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_21     0x02B4
#define ABS_PMB_EDC_PERIP_AGEN5_21 0x020532B4UL

#define PMB_EDC_N1_21_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_21_SHIFT        0
#define PMB_EDC_N1_21_SIGNED       0

/* Register EDC_PERIP_AGEN6_21 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_21     0x02B8
#define ABS_PMB_EDC_PERIP_AGEN6_21 0x020532B8UL

#define PMB_EDC_N2_21_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_21_SHIFT        0
#define PMB_EDC_N2_21_SIGNED       0

/* Register EDC_PERIP_AGEN7_21 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_21      0x02BC
#define ABS_PMB_EDC_PERIP_AGEN7_21  0x020532BCUL

#define PMB_EDC_LP0_21_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_21_SHIFT        0
#define PMB_EDC_LP0_21_SIGNED       0

#define PMB_EDC_LP1_21_MASK         0x003F0000UL
#define PMB_EDC_LP1_21_SHIFT        16
#define PMB_EDC_LP1_21_SIGNED       0

#define PMB_EDC_LINK_MODE_21_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_21_SHIFT  22
#define PMB_EDC_LINK_MODE_21_SIGNED 0

/* Register EDC_PERIP_BASIC0_22 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_22         0x02C0
#define ABS_PMB_EDC_PERIP_BASIC0_22     0x020532C0UL

#define PMB_EDC_LATCHED_RESET_22_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_22_SHIFT  0
#define PMB_EDC_LATCHED_RESET_22_SIGNED 0

#define PMB_EDC_PULSED_RESET_22_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_22_SHIFT   1
#define PMB_EDC_PULSED_RESET_22_SIGNED  0

#define PMB_EDC_PA_EXT_22_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_22_SHIFT         2
#define PMB_EDC_PA_EXT_22_SIGNED        0

#define PMB_EDC_FINE_RATE_22_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_22_SHIFT      3
#define PMB_EDC_FINE_RATE_22_SIGNED     0

#define PMB_EDC_PER_BUS_22_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_22_SHIFT        5
#define PMB_EDC_PER_BUS_22_SIGNED       0

#define PMB_EDC_TFR_MODE_22_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_22_SHIFT       6
#define PMB_EDC_TFR_MODE_22_SIGNED      0

#define PMB_EDC_EOP_MODE_22_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_22_SHIFT       11
#define PMB_EDC_EOP_MODE_22_SIGNED      0

#define PMB_EDC_DISCARD_OP_22_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_22_SHIFT     13
#define PMB_EDC_DISCARD_OP_22_SIGNED    0

#define PMB_EDC_INCR_22_MASK            0x00004000UL
#define PMB_EDC_INCR_22_SHIFT           14
#define PMB_EDC_INCR_22_SIGNED          0

#define PMB_EDC_BITREV_22_MASK          0x00008000UL
#define PMB_EDC_BITREV_22_SHIFT         15
#define PMB_EDC_BITREV_22_SIGNED        0

#define PMB_EDC_COARSE_RATE_22_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_22_SHIFT    16
#define PMB_EDC_COARSE_RATE_22_SIGNED   0

#define PMB_EDC_PALIGN_22_MASK          0x00080000UL
#define PMB_EDC_PALIGN_22_SHIFT         19
#define PMB_EDC_PALIGN_22_SIGNED        0

#define PMB_EDC_PW_22_MASK              0x00300000UL
#define PMB_EDC_PW_22_SHIFT             20
#define PMB_EDC_PW_22_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_22_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_22_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_22_SIGNED  0

#define PMB_EDC_MEM_BSWAP_22_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_22_SHIFT      23
#define PMB_EDC_MEM_BSWAP_22_SIGNED     0

/* Register EDC_PERIP_BASIC1_22 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_22     0x02C4
#define ABS_PMB_EDC_PERIP_BASIC1_22 0x020532C4UL

#define PMB_EDC_ITEMS_22_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_22_SHIFT      0
#define PMB_EDC_ITEMS_22_SIGNED     0

#define PMB_EDC_TRANSFERS_22_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_22_SHIFT  16
#define PMB_EDC_TRANSFERS_22_SIGNED 0

/* Register EDC_PERIP_BASIC2_22 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_22     0x02C8
#define ABS_PMB_EDC_PERIP_BASIC2_22 0x020532C8UL

#define PMB_EDC_PA_22_MASK          0x0000FFFFUL
#define PMB_EDC_PA_22_SHIFT         0
#define PMB_EDC_PA_22_SIGNED        0

#define PMB_EDC_ECN_22_MASK         0x003F0000UL
#define PMB_EDC_ECN_22_SHIFT        16
#define PMB_EDC_ECN_22_SIGNED       0

/* Register EDC_PERIP_BASIC3_22 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_22     0x02CC
#define ABS_PMB_EDC_PERIP_BASIC3_22 0x020532CCUL

#define PMB_EDC_MA_22_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_22_SHIFT         0
#define PMB_EDC_MA_22_SIGNED        0

/* Register EDC_PERIP_AGEN4_22 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_22       0x02D0
#define ABS_PMB_EDC_PERIP_AGEN4_22   0x020532D0UL

#define PMB_EDC_N0_22_MASK           0x0000FFFFUL
#define PMB_EDC_N0_22_SHIFT          0
#define PMB_EDC_N0_22_SIGNED         0

#define PMB_EDC_BUS_BYTES_22_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_22_SHIFT   16
#define PMB_EDC_BUS_BYTES_22_SIGNED  0

#define PMB_EDC_ITEM_BYTES_22_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_22_SHIFT  17
#define PMB_EDC_ITEM_BYTES_22_SIGNED 0

#define PMB_EDC_CLR_ABO_22_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_22_SHIFT     19
#define PMB_EDC_CLR_ABO_22_SIGNED    0

#define PMB_EDC_MODE_22_MASK         0x00E00000UL
#define PMB_EDC_MODE_22_SHIFT        21
#define PMB_EDC_MODE_22_SIGNED       0

/* Register EDC_PERIP_AGEN5_22 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_22     0x02D4
#define ABS_PMB_EDC_PERIP_AGEN5_22 0x020532D4UL

#define PMB_EDC_N1_22_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_22_SHIFT        0
#define PMB_EDC_N1_22_SIGNED       0

/* Register EDC_PERIP_AGEN6_22 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_22     0x02D8
#define ABS_PMB_EDC_PERIP_AGEN6_22 0x020532D8UL

#define PMB_EDC_N2_22_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_22_SHIFT        0
#define PMB_EDC_N2_22_SIGNED       0

/* Register EDC_PERIP_AGEN7_22 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_22      0x02DC
#define ABS_PMB_EDC_PERIP_AGEN7_22  0x020532DCUL

#define PMB_EDC_LP0_22_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_22_SHIFT        0
#define PMB_EDC_LP0_22_SIGNED       0

#define PMB_EDC_LP1_22_MASK         0x003F0000UL
#define PMB_EDC_LP1_22_SHIFT        16
#define PMB_EDC_LP1_22_SIGNED       0

#define PMB_EDC_LINK_MODE_22_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_22_SHIFT  22
#define PMB_EDC_LINK_MODE_22_SIGNED 0

/* Register EDC_PERIP_BASIC0_23 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_23         0x02E0
#define ABS_PMB_EDC_PERIP_BASIC0_23     0x020532E0UL

#define PMB_EDC_LATCHED_RESET_23_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_23_SHIFT  0
#define PMB_EDC_LATCHED_RESET_23_SIGNED 0

#define PMB_EDC_PULSED_RESET_23_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_23_SHIFT   1
#define PMB_EDC_PULSED_RESET_23_SIGNED  0

#define PMB_EDC_PA_EXT_23_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_23_SHIFT         2
#define PMB_EDC_PA_EXT_23_SIGNED        0

#define PMB_EDC_FINE_RATE_23_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_23_SHIFT      3
#define PMB_EDC_FINE_RATE_23_SIGNED     0

#define PMB_EDC_PER_BUS_23_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_23_SHIFT        5
#define PMB_EDC_PER_BUS_23_SIGNED       0

#define PMB_EDC_TFR_MODE_23_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_23_SHIFT       6
#define PMB_EDC_TFR_MODE_23_SIGNED      0

#define PMB_EDC_EOP_MODE_23_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_23_SHIFT       11
#define PMB_EDC_EOP_MODE_23_SIGNED      0

#define PMB_EDC_DISCARD_OP_23_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_23_SHIFT     13
#define PMB_EDC_DISCARD_OP_23_SIGNED    0

#define PMB_EDC_INCR_23_MASK            0x00004000UL
#define PMB_EDC_INCR_23_SHIFT           14
#define PMB_EDC_INCR_23_SIGNED          0

#define PMB_EDC_BITREV_23_MASK          0x00008000UL
#define PMB_EDC_BITREV_23_SHIFT         15
#define PMB_EDC_BITREV_23_SIGNED        0

#define PMB_EDC_COARSE_RATE_23_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_23_SHIFT    16
#define PMB_EDC_COARSE_RATE_23_SIGNED   0

#define PMB_EDC_PALIGN_23_MASK          0x00080000UL
#define PMB_EDC_PALIGN_23_SHIFT         19
#define PMB_EDC_PALIGN_23_SIGNED        0

#define PMB_EDC_PW_23_MASK              0x00300000UL
#define PMB_EDC_PW_23_SHIFT             20
#define PMB_EDC_PW_23_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_23_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_23_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_23_SIGNED  0

#define PMB_EDC_MEM_BSWAP_23_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_23_SHIFT      23
#define PMB_EDC_MEM_BSWAP_23_SIGNED     0

/* Register EDC_PERIP_BASIC1_23 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_23     0x02E4
#define ABS_PMB_EDC_PERIP_BASIC1_23 0x020532E4UL

#define PMB_EDC_ITEMS_23_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_23_SHIFT      0
#define PMB_EDC_ITEMS_23_SIGNED     0

#define PMB_EDC_TRANSFERS_23_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_23_SHIFT  16
#define PMB_EDC_TRANSFERS_23_SIGNED 0

/* Register EDC_PERIP_BASIC2_23 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_23     0x02E8
#define ABS_PMB_EDC_PERIP_BASIC2_23 0x020532E8UL

#define PMB_EDC_PA_23_MASK          0x0000FFFFUL
#define PMB_EDC_PA_23_SHIFT         0
#define PMB_EDC_PA_23_SIGNED        0

#define PMB_EDC_ECN_23_MASK         0x003F0000UL
#define PMB_EDC_ECN_23_SHIFT        16
#define PMB_EDC_ECN_23_SIGNED       0

/* Register EDC_PERIP_BASIC3_23 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_23     0x02EC
#define ABS_PMB_EDC_PERIP_BASIC3_23 0x020532ECUL

#define PMB_EDC_MA_23_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_23_SHIFT         0
#define PMB_EDC_MA_23_SIGNED        0

/* Register EDC_PERIP_AGEN4_23 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_23       0x02F0
#define ABS_PMB_EDC_PERIP_AGEN4_23   0x020532F0UL

#define PMB_EDC_N0_23_MASK           0x0000FFFFUL
#define PMB_EDC_N0_23_SHIFT          0
#define PMB_EDC_N0_23_SIGNED         0

#define PMB_EDC_BUS_BYTES_23_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_23_SHIFT   16
#define PMB_EDC_BUS_BYTES_23_SIGNED  0

#define PMB_EDC_ITEM_BYTES_23_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_23_SHIFT  17
#define PMB_EDC_ITEM_BYTES_23_SIGNED 0

#define PMB_EDC_CLR_ABO_23_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_23_SHIFT     19
#define PMB_EDC_CLR_ABO_23_SIGNED    0

#define PMB_EDC_MODE_23_MASK         0x00E00000UL
#define PMB_EDC_MODE_23_SHIFT        21
#define PMB_EDC_MODE_23_SIGNED       0

/* Register EDC_PERIP_AGEN5_23 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_23     0x02F4
#define ABS_PMB_EDC_PERIP_AGEN5_23 0x020532F4UL

#define PMB_EDC_N1_23_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_23_SHIFT        0
#define PMB_EDC_N1_23_SIGNED       0

/* Register EDC_PERIP_AGEN6_23 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_23     0x02F8
#define ABS_PMB_EDC_PERIP_AGEN6_23 0x020532F8UL

#define PMB_EDC_N2_23_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_23_SHIFT        0
#define PMB_EDC_N2_23_SIGNED       0

/* Register EDC_PERIP_AGEN7_23 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_23      0x02FC
#define ABS_PMB_EDC_PERIP_AGEN7_23  0x020532FCUL

#define PMB_EDC_LP0_23_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_23_SHIFT        0
#define PMB_EDC_LP0_23_SIGNED       0

#define PMB_EDC_LP1_23_MASK         0x003F0000UL
#define PMB_EDC_LP1_23_SHIFT        16
#define PMB_EDC_LP1_23_SIGNED       0

#define PMB_EDC_LINK_MODE_23_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_23_SHIFT  22
#define PMB_EDC_LINK_MODE_23_SIGNED 0

/* Register EDC_PERIP_BASIC0_24 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_24         0x0300
#define ABS_PMB_EDC_PERIP_BASIC0_24     0x02053300UL

#define PMB_EDC_LATCHED_RESET_24_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_24_SHIFT  0
#define PMB_EDC_LATCHED_RESET_24_SIGNED 0

#define PMB_EDC_PULSED_RESET_24_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_24_SHIFT   1
#define PMB_EDC_PULSED_RESET_24_SIGNED  0

#define PMB_EDC_PA_EXT_24_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_24_SHIFT         2
#define PMB_EDC_PA_EXT_24_SIGNED        0

#define PMB_EDC_FINE_RATE_24_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_24_SHIFT      3
#define PMB_EDC_FINE_RATE_24_SIGNED     0

#define PMB_EDC_PER_BUS_24_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_24_SHIFT        5
#define PMB_EDC_PER_BUS_24_SIGNED       0

#define PMB_EDC_TFR_MODE_24_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_24_SHIFT       6
#define PMB_EDC_TFR_MODE_24_SIGNED      0

#define PMB_EDC_EOP_MODE_24_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_24_SHIFT       11
#define PMB_EDC_EOP_MODE_24_SIGNED      0

#define PMB_EDC_DISCARD_OP_24_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_24_SHIFT     13
#define PMB_EDC_DISCARD_OP_24_SIGNED    0

#define PMB_EDC_INCR_24_MASK            0x00004000UL
#define PMB_EDC_INCR_24_SHIFT           14
#define PMB_EDC_INCR_24_SIGNED          0

#define PMB_EDC_BITREV_24_MASK          0x00008000UL
#define PMB_EDC_BITREV_24_SHIFT         15
#define PMB_EDC_BITREV_24_SIGNED        0

#define PMB_EDC_COARSE_RATE_24_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_24_SHIFT    16
#define PMB_EDC_COARSE_RATE_24_SIGNED   0

#define PMB_EDC_PALIGN_24_MASK          0x00080000UL
#define PMB_EDC_PALIGN_24_SHIFT         19
#define PMB_EDC_PALIGN_24_SIGNED        0

#define PMB_EDC_PW_24_MASK              0x00300000UL
#define PMB_EDC_PW_24_SHIFT             20
#define PMB_EDC_PW_24_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_24_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_24_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_24_SIGNED  0

#define PMB_EDC_MEM_BSWAP_24_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_24_SHIFT      23
#define PMB_EDC_MEM_BSWAP_24_SIGNED     0

/* Register EDC_PERIP_BASIC1_24 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_24     0x0304
#define ABS_PMB_EDC_PERIP_BASIC1_24 0x02053304UL

#define PMB_EDC_ITEMS_24_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_24_SHIFT      0
#define PMB_EDC_ITEMS_24_SIGNED     0

#define PMB_EDC_TRANSFERS_24_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_24_SHIFT  16
#define PMB_EDC_TRANSFERS_24_SIGNED 0

/* Register EDC_PERIP_BASIC2_24 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_24     0x0308
#define ABS_PMB_EDC_PERIP_BASIC2_24 0x02053308UL

#define PMB_EDC_PA_24_MASK          0x0000FFFFUL
#define PMB_EDC_PA_24_SHIFT         0
#define PMB_EDC_PA_24_SIGNED        0

#define PMB_EDC_ECN_24_MASK         0x003F0000UL
#define PMB_EDC_ECN_24_SHIFT        16
#define PMB_EDC_ECN_24_SIGNED       0

/* Register EDC_PERIP_BASIC3_24 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_24     0x030C
#define ABS_PMB_EDC_PERIP_BASIC3_24 0x0205330CUL

#define PMB_EDC_MA_24_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_24_SHIFT         0
#define PMB_EDC_MA_24_SIGNED        0

/* Register EDC_PERIP_AGEN4_24 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_24       0x0310
#define ABS_PMB_EDC_PERIP_AGEN4_24   0x02053310UL

#define PMB_EDC_N0_24_MASK           0x0000FFFFUL
#define PMB_EDC_N0_24_SHIFT          0
#define PMB_EDC_N0_24_SIGNED         0

#define PMB_EDC_BUS_BYTES_24_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_24_SHIFT   16
#define PMB_EDC_BUS_BYTES_24_SIGNED  0

#define PMB_EDC_ITEM_BYTES_24_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_24_SHIFT  17
#define PMB_EDC_ITEM_BYTES_24_SIGNED 0

#define PMB_EDC_CLR_ABO_24_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_24_SHIFT     19
#define PMB_EDC_CLR_ABO_24_SIGNED    0

#define PMB_EDC_MODE_24_MASK         0x00E00000UL
#define PMB_EDC_MODE_24_SHIFT        21
#define PMB_EDC_MODE_24_SIGNED       0

/* Register EDC_PERIP_AGEN5_24 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_24     0x0314
#define ABS_PMB_EDC_PERIP_AGEN5_24 0x02053314UL

#define PMB_EDC_N1_24_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_24_SHIFT        0
#define PMB_EDC_N1_24_SIGNED       0

/* Register EDC_PERIP_AGEN6_24 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_24     0x0318
#define ABS_PMB_EDC_PERIP_AGEN6_24 0x02053318UL

#define PMB_EDC_N2_24_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_24_SHIFT        0
#define PMB_EDC_N2_24_SIGNED       0

/* Register EDC_PERIP_AGEN7_24 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_24      0x031C
#define ABS_PMB_EDC_PERIP_AGEN7_24  0x0205331CUL

#define PMB_EDC_LP0_24_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_24_SHIFT        0
#define PMB_EDC_LP0_24_SIGNED       0

#define PMB_EDC_LP1_24_MASK         0x003F0000UL
#define PMB_EDC_LP1_24_SHIFT        16
#define PMB_EDC_LP1_24_SIGNED       0

#define PMB_EDC_LINK_MODE_24_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_24_SHIFT  22
#define PMB_EDC_LINK_MODE_24_SIGNED 0

/* Register EDC_PERIP_BASIC0_25 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_25         0x0320
#define ABS_PMB_EDC_PERIP_BASIC0_25     0x02053320UL

#define PMB_EDC_LATCHED_RESET_25_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_25_SHIFT  0
#define PMB_EDC_LATCHED_RESET_25_SIGNED 0

#define PMB_EDC_PULSED_RESET_25_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_25_SHIFT   1
#define PMB_EDC_PULSED_RESET_25_SIGNED  0

#define PMB_EDC_PA_EXT_25_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_25_SHIFT         2
#define PMB_EDC_PA_EXT_25_SIGNED        0

#define PMB_EDC_FINE_RATE_25_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_25_SHIFT      3
#define PMB_EDC_FINE_RATE_25_SIGNED     0

#define PMB_EDC_PER_BUS_25_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_25_SHIFT        5
#define PMB_EDC_PER_BUS_25_SIGNED       0

#define PMB_EDC_TFR_MODE_25_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_25_SHIFT       6
#define PMB_EDC_TFR_MODE_25_SIGNED      0

#define PMB_EDC_EOP_MODE_25_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_25_SHIFT       11
#define PMB_EDC_EOP_MODE_25_SIGNED      0

#define PMB_EDC_DISCARD_OP_25_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_25_SHIFT     13
#define PMB_EDC_DISCARD_OP_25_SIGNED    0

#define PMB_EDC_INCR_25_MASK            0x00004000UL
#define PMB_EDC_INCR_25_SHIFT           14
#define PMB_EDC_INCR_25_SIGNED          0

#define PMB_EDC_BITREV_25_MASK          0x00008000UL
#define PMB_EDC_BITREV_25_SHIFT         15
#define PMB_EDC_BITREV_25_SIGNED        0

#define PMB_EDC_COARSE_RATE_25_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_25_SHIFT    16
#define PMB_EDC_COARSE_RATE_25_SIGNED   0

#define PMB_EDC_PALIGN_25_MASK          0x00080000UL
#define PMB_EDC_PALIGN_25_SHIFT         19
#define PMB_EDC_PALIGN_25_SIGNED        0

#define PMB_EDC_PW_25_MASK              0x00300000UL
#define PMB_EDC_PW_25_SHIFT             20
#define PMB_EDC_PW_25_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_25_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_25_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_25_SIGNED  0

#define PMB_EDC_MEM_BSWAP_25_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_25_SHIFT      23
#define PMB_EDC_MEM_BSWAP_25_SIGNED     0

/* Register EDC_PERIP_BASIC1_25 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_25     0x0324
#define ABS_PMB_EDC_PERIP_BASIC1_25 0x02053324UL

#define PMB_EDC_ITEMS_25_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_25_SHIFT      0
#define PMB_EDC_ITEMS_25_SIGNED     0

#define PMB_EDC_TRANSFERS_25_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_25_SHIFT  16
#define PMB_EDC_TRANSFERS_25_SIGNED 0

/* Register EDC_PERIP_BASIC2_25 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_25     0x0328
#define ABS_PMB_EDC_PERIP_BASIC2_25 0x02053328UL

#define PMB_EDC_PA_25_MASK          0x0000FFFFUL
#define PMB_EDC_PA_25_SHIFT         0
#define PMB_EDC_PA_25_SIGNED        0

#define PMB_EDC_ECN_25_MASK         0x003F0000UL
#define PMB_EDC_ECN_25_SHIFT        16
#define PMB_EDC_ECN_25_SIGNED       0

/* Register EDC_PERIP_BASIC3_25 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_25     0x032C
#define ABS_PMB_EDC_PERIP_BASIC3_25 0x0205332CUL

#define PMB_EDC_MA_25_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_25_SHIFT         0
#define PMB_EDC_MA_25_SIGNED        0

/* Register EDC_PERIP_AGEN4_25 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_25       0x0330
#define ABS_PMB_EDC_PERIP_AGEN4_25   0x02053330UL

#define PMB_EDC_N0_25_MASK           0x0000FFFFUL
#define PMB_EDC_N0_25_SHIFT          0
#define PMB_EDC_N0_25_SIGNED         0

#define PMB_EDC_BUS_BYTES_25_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_25_SHIFT   16
#define PMB_EDC_BUS_BYTES_25_SIGNED  0

#define PMB_EDC_ITEM_BYTES_25_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_25_SHIFT  17
#define PMB_EDC_ITEM_BYTES_25_SIGNED 0

#define PMB_EDC_CLR_ABO_25_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_25_SHIFT     19
#define PMB_EDC_CLR_ABO_25_SIGNED    0

#define PMB_EDC_MODE_25_MASK         0x00E00000UL
#define PMB_EDC_MODE_25_SHIFT        21
#define PMB_EDC_MODE_25_SIGNED       0

/* Register EDC_PERIP_AGEN5_25 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_25     0x0334
#define ABS_PMB_EDC_PERIP_AGEN5_25 0x02053334UL

#define PMB_EDC_N1_25_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_25_SHIFT        0
#define PMB_EDC_N1_25_SIGNED       0

/* Register EDC_PERIP_AGEN6_25 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_25     0x0338
#define ABS_PMB_EDC_PERIP_AGEN6_25 0x02053338UL

#define PMB_EDC_N2_25_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_25_SHIFT        0
#define PMB_EDC_N2_25_SIGNED       0

/* Register EDC_PERIP_AGEN7_25 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_25      0x033C
#define ABS_PMB_EDC_PERIP_AGEN7_25  0x0205333CUL

#define PMB_EDC_LP0_25_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_25_SHIFT        0
#define PMB_EDC_LP0_25_SIGNED       0

#define PMB_EDC_LP1_25_MASK         0x003F0000UL
#define PMB_EDC_LP1_25_SHIFT        16
#define PMB_EDC_LP1_25_SIGNED       0

#define PMB_EDC_LINK_MODE_25_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_25_SHIFT  22
#define PMB_EDC_LINK_MODE_25_SIGNED 0

/* Register EDC_PERIP_BASIC0_26 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_26         0x0340
#define ABS_PMB_EDC_PERIP_BASIC0_26     0x02053340UL

#define PMB_EDC_LATCHED_RESET_26_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_26_SHIFT  0
#define PMB_EDC_LATCHED_RESET_26_SIGNED 0

#define PMB_EDC_PULSED_RESET_26_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_26_SHIFT   1
#define PMB_EDC_PULSED_RESET_26_SIGNED  0

#define PMB_EDC_PA_EXT_26_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_26_SHIFT         2
#define PMB_EDC_PA_EXT_26_SIGNED        0

#define PMB_EDC_FINE_RATE_26_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_26_SHIFT      3
#define PMB_EDC_FINE_RATE_26_SIGNED     0

#define PMB_EDC_PER_BUS_26_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_26_SHIFT        5
#define PMB_EDC_PER_BUS_26_SIGNED       0

#define PMB_EDC_TFR_MODE_26_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_26_SHIFT       6
#define PMB_EDC_TFR_MODE_26_SIGNED      0

#define PMB_EDC_EOP_MODE_26_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_26_SHIFT       11
#define PMB_EDC_EOP_MODE_26_SIGNED      0

#define PMB_EDC_DISCARD_OP_26_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_26_SHIFT     13
#define PMB_EDC_DISCARD_OP_26_SIGNED    0

#define PMB_EDC_INCR_26_MASK            0x00004000UL
#define PMB_EDC_INCR_26_SHIFT           14
#define PMB_EDC_INCR_26_SIGNED          0

#define PMB_EDC_BITREV_26_MASK          0x00008000UL
#define PMB_EDC_BITREV_26_SHIFT         15
#define PMB_EDC_BITREV_26_SIGNED        0

#define PMB_EDC_COARSE_RATE_26_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_26_SHIFT    16
#define PMB_EDC_COARSE_RATE_26_SIGNED   0

#define PMB_EDC_PALIGN_26_MASK          0x00080000UL
#define PMB_EDC_PALIGN_26_SHIFT         19
#define PMB_EDC_PALIGN_26_SIGNED        0

#define PMB_EDC_PW_26_MASK              0x00300000UL
#define PMB_EDC_PW_26_SHIFT             20
#define PMB_EDC_PW_26_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_26_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_26_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_26_SIGNED  0

#define PMB_EDC_MEM_BSWAP_26_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_26_SHIFT      23
#define PMB_EDC_MEM_BSWAP_26_SIGNED     0

/* Register EDC_PERIP_BASIC1_26 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_26     0x0344
#define ABS_PMB_EDC_PERIP_BASIC1_26 0x02053344UL

#define PMB_EDC_ITEMS_26_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_26_SHIFT      0
#define PMB_EDC_ITEMS_26_SIGNED     0

#define PMB_EDC_TRANSFERS_26_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_26_SHIFT  16
#define PMB_EDC_TRANSFERS_26_SIGNED 0

/* Register EDC_PERIP_BASIC2_26 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_26     0x0348
#define ABS_PMB_EDC_PERIP_BASIC2_26 0x02053348UL

#define PMB_EDC_PA_26_MASK          0x0000FFFFUL
#define PMB_EDC_PA_26_SHIFT         0
#define PMB_EDC_PA_26_SIGNED        0

#define PMB_EDC_ECN_26_MASK         0x003F0000UL
#define PMB_EDC_ECN_26_SHIFT        16
#define PMB_EDC_ECN_26_SIGNED       0

/* Register EDC_PERIP_BASIC3_26 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_26     0x034C
#define ABS_PMB_EDC_PERIP_BASIC3_26 0x0205334CUL

#define PMB_EDC_MA_26_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_26_SHIFT         0
#define PMB_EDC_MA_26_SIGNED        0

/* Register EDC_PERIP_AGEN4_26 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_26       0x0350
#define ABS_PMB_EDC_PERIP_AGEN4_26   0x02053350UL

#define PMB_EDC_N0_26_MASK           0x0000FFFFUL
#define PMB_EDC_N0_26_SHIFT          0
#define PMB_EDC_N0_26_SIGNED         0

#define PMB_EDC_BUS_BYTES_26_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_26_SHIFT   16
#define PMB_EDC_BUS_BYTES_26_SIGNED  0

#define PMB_EDC_ITEM_BYTES_26_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_26_SHIFT  17
#define PMB_EDC_ITEM_BYTES_26_SIGNED 0

#define PMB_EDC_CLR_ABO_26_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_26_SHIFT     19
#define PMB_EDC_CLR_ABO_26_SIGNED    0

#define PMB_EDC_MODE_26_MASK         0x00E00000UL
#define PMB_EDC_MODE_26_SHIFT        21
#define PMB_EDC_MODE_26_SIGNED       0

/* Register EDC_PERIP_AGEN5_26 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_26     0x0354
#define ABS_PMB_EDC_PERIP_AGEN5_26 0x02053354UL

#define PMB_EDC_N1_26_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_26_SHIFT        0
#define PMB_EDC_N1_26_SIGNED       0

/* Register EDC_PERIP_AGEN6_26 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_26     0x0358
#define ABS_PMB_EDC_PERIP_AGEN6_26 0x02053358UL

#define PMB_EDC_N2_26_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_26_SHIFT        0
#define PMB_EDC_N2_26_SIGNED       0

/* Register EDC_PERIP_AGEN7_26 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_26      0x035C
#define ABS_PMB_EDC_PERIP_AGEN7_26  0x0205335CUL

#define PMB_EDC_LP0_26_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_26_SHIFT        0
#define PMB_EDC_LP0_26_SIGNED       0

#define PMB_EDC_LP1_26_MASK         0x003F0000UL
#define PMB_EDC_LP1_26_SHIFT        16
#define PMB_EDC_LP1_26_SIGNED       0

#define PMB_EDC_LINK_MODE_26_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_26_SHIFT  22
#define PMB_EDC_LINK_MODE_26_SIGNED 0

/* Register EDC_PERIP_BASIC0_27 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_27         0x0360
#define ABS_PMB_EDC_PERIP_BASIC0_27     0x02053360UL

#define PMB_EDC_LATCHED_RESET_27_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_27_SHIFT  0
#define PMB_EDC_LATCHED_RESET_27_SIGNED 0

#define PMB_EDC_PULSED_RESET_27_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_27_SHIFT   1
#define PMB_EDC_PULSED_RESET_27_SIGNED  0

#define PMB_EDC_PA_EXT_27_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_27_SHIFT         2
#define PMB_EDC_PA_EXT_27_SIGNED        0

#define PMB_EDC_FINE_RATE_27_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_27_SHIFT      3
#define PMB_EDC_FINE_RATE_27_SIGNED     0

#define PMB_EDC_PER_BUS_27_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_27_SHIFT        5
#define PMB_EDC_PER_BUS_27_SIGNED       0

#define PMB_EDC_TFR_MODE_27_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_27_SHIFT       6
#define PMB_EDC_TFR_MODE_27_SIGNED      0

#define PMB_EDC_EOP_MODE_27_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_27_SHIFT       11
#define PMB_EDC_EOP_MODE_27_SIGNED      0

#define PMB_EDC_DISCARD_OP_27_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_27_SHIFT     13
#define PMB_EDC_DISCARD_OP_27_SIGNED    0

#define PMB_EDC_INCR_27_MASK            0x00004000UL
#define PMB_EDC_INCR_27_SHIFT           14
#define PMB_EDC_INCR_27_SIGNED          0

#define PMB_EDC_BITREV_27_MASK          0x00008000UL
#define PMB_EDC_BITREV_27_SHIFT         15
#define PMB_EDC_BITREV_27_SIGNED        0

#define PMB_EDC_COARSE_RATE_27_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_27_SHIFT    16
#define PMB_EDC_COARSE_RATE_27_SIGNED   0

#define PMB_EDC_PALIGN_27_MASK          0x00080000UL
#define PMB_EDC_PALIGN_27_SHIFT         19
#define PMB_EDC_PALIGN_27_SIGNED        0

#define PMB_EDC_PW_27_MASK              0x00300000UL
#define PMB_EDC_PW_27_SHIFT             20
#define PMB_EDC_PW_27_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_27_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_27_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_27_SIGNED  0

#define PMB_EDC_MEM_BSWAP_27_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_27_SHIFT      23
#define PMB_EDC_MEM_BSWAP_27_SIGNED     0

/* Register EDC_PERIP_BASIC1_27 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_27     0x0364
#define ABS_PMB_EDC_PERIP_BASIC1_27 0x02053364UL

#define PMB_EDC_ITEMS_27_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_27_SHIFT      0
#define PMB_EDC_ITEMS_27_SIGNED     0

#define PMB_EDC_TRANSFERS_27_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_27_SHIFT  16
#define PMB_EDC_TRANSFERS_27_SIGNED 0

/* Register EDC_PERIP_BASIC2_27 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_27     0x0368
#define ABS_PMB_EDC_PERIP_BASIC2_27 0x02053368UL

#define PMB_EDC_PA_27_MASK          0x0000FFFFUL
#define PMB_EDC_PA_27_SHIFT         0
#define PMB_EDC_PA_27_SIGNED        0

#define PMB_EDC_ECN_27_MASK         0x003F0000UL
#define PMB_EDC_ECN_27_SHIFT        16
#define PMB_EDC_ECN_27_SIGNED       0

/* Register EDC_PERIP_BASIC3_27 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_27     0x036C
#define ABS_PMB_EDC_PERIP_BASIC3_27 0x0205336CUL

#define PMB_EDC_MA_27_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_27_SHIFT         0
#define PMB_EDC_MA_27_SIGNED        0

/* Register EDC_PERIP_AGEN4_27 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_27       0x0370
#define ABS_PMB_EDC_PERIP_AGEN4_27   0x02053370UL

#define PMB_EDC_N0_27_MASK           0x0000FFFFUL
#define PMB_EDC_N0_27_SHIFT          0
#define PMB_EDC_N0_27_SIGNED         0

#define PMB_EDC_BUS_BYTES_27_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_27_SHIFT   16
#define PMB_EDC_BUS_BYTES_27_SIGNED  0

#define PMB_EDC_ITEM_BYTES_27_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_27_SHIFT  17
#define PMB_EDC_ITEM_BYTES_27_SIGNED 0

#define PMB_EDC_CLR_ABO_27_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_27_SHIFT     19
#define PMB_EDC_CLR_ABO_27_SIGNED    0

#define PMB_EDC_MODE_27_MASK         0x00E00000UL
#define PMB_EDC_MODE_27_SHIFT        21
#define PMB_EDC_MODE_27_SIGNED       0

/* Register EDC_PERIP_AGEN5_27 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_27     0x0374
#define ABS_PMB_EDC_PERIP_AGEN5_27 0x02053374UL

#define PMB_EDC_N1_27_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_27_SHIFT        0
#define PMB_EDC_N1_27_SIGNED       0

/* Register EDC_PERIP_AGEN6_27 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_27     0x0378
#define ABS_PMB_EDC_PERIP_AGEN6_27 0x02053378UL

#define PMB_EDC_N2_27_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_27_SHIFT        0
#define PMB_EDC_N2_27_SIGNED       0

/* Register EDC_PERIP_AGEN7_27 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_27      0x037C
#define ABS_PMB_EDC_PERIP_AGEN7_27  0x0205337CUL

#define PMB_EDC_LP0_27_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_27_SHIFT        0
#define PMB_EDC_LP0_27_SIGNED       0

#define PMB_EDC_LP1_27_MASK         0x003F0000UL
#define PMB_EDC_LP1_27_SHIFT        16
#define PMB_EDC_LP1_27_SIGNED       0

#define PMB_EDC_LINK_MODE_27_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_27_SHIFT  22
#define PMB_EDC_LINK_MODE_27_SIGNED 0

/* Register EDC_PERIP_BASIC0_28 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_28         0x0380
#define ABS_PMB_EDC_PERIP_BASIC0_28     0x02053380UL

#define PMB_EDC_LATCHED_RESET_28_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_28_SHIFT  0
#define PMB_EDC_LATCHED_RESET_28_SIGNED 0

#define PMB_EDC_PULSED_RESET_28_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_28_SHIFT   1
#define PMB_EDC_PULSED_RESET_28_SIGNED  0

#define PMB_EDC_PA_EXT_28_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_28_SHIFT         2
#define PMB_EDC_PA_EXT_28_SIGNED        0

#define PMB_EDC_FINE_RATE_28_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_28_SHIFT      3
#define PMB_EDC_FINE_RATE_28_SIGNED     0

#define PMB_EDC_PER_BUS_28_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_28_SHIFT        5
#define PMB_EDC_PER_BUS_28_SIGNED       0

#define PMB_EDC_TFR_MODE_28_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_28_SHIFT       6
#define PMB_EDC_TFR_MODE_28_SIGNED      0

#define PMB_EDC_EOP_MODE_28_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_28_SHIFT       11
#define PMB_EDC_EOP_MODE_28_SIGNED      0

#define PMB_EDC_DISCARD_OP_28_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_28_SHIFT     13
#define PMB_EDC_DISCARD_OP_28_SIGNED    0

#define PMB_EDC_INCR_28_MASK            0x00004000UL
#define PMB_EDC_INCR_28_SHIFT           14
#define PMB_EDC_INCR_28_SIGNED          0

#define PMB_EDC_BITREV_28_MASK          0x00008000UL
#define PMB_EDC_BITREV_28_SHIFT         15
#define PMB_EDC_BITREV_28_SIGNED        0

#define PMB_EDC_COARSE_RATE_28_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_28_SHIFT    16
#define PMB_EDC_COARSE_RATE_28_SIGNED   0

#define PMB_EDC_PALIGN_28_MASK          0x00080000UL
#define PMB_EDC_PALIGN_28_SHIFT         19
#define PMB_EDC_PALIGN_28_SIGNED        0

#define PMB_EDC_PW_28_MASK              0x00300000UL
#define PMB_EDC_PW_28_SHIFT             20
#define PMB_EDC_PW_28_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_28_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_28_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_28_SIGNED  0

#define PMB_EDC_MEM_BSWAP_28_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_28_SHIFT      23
#define PMB_EDC_MEM_BSWAP_28_SIGNED     0

/* Register EDC_PERIP_BASIC1_28 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_28     0x0384
#define ABS_PMB_EDC_PERIP_BASIC1_28 0x02053384UL

#define PMB_EDC_ITEMS_28_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_28_SHIFT      0
#define PMB_EDC_ITEMS_28_SIGNED     0

#define PMB_EDC_TRANSFERS_28_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_28_SHIFT  16
#define PMB_EDC_TRANSFERS_28_SIGNED 0

/* Register EDC_PERIP_BASIC2_28 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_28     0x0388
#define ABS_PMB_EDC_PERIP_BASIC2_28 0x02053388UL

#define PMB_EDC_PA_28_MASK          0x0000FFFFUL
#define PMB_EDC_PA_28_SHIFT         0
#define PMB_EDC_PA_28_SIGNED        0

#define PMB_EDC_ECN_28_MASK         0x003F0000UL
#define PMB_EDC_ECN_28_SHIFT        16
#define PMB_EDC_ECN_28_SIGNED       0

/* Register EDC_PERIP_BASIC3_28 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_28     0x038C
#define ABS_PMB_EDC_PERIP_BASIC3_28 0x0205338CUL

#define PMB_EDC_MA_28_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_28_SHIFT         0
#define PMB_EDC_MA_28_SIGNED        0

/* Register EDC_PERIP_AGEN4_28 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_28       0x0390
#define ABS_PMB_EDC_PERIP_AGEN4_28   0x02053390UL

#define PMB_EDC_N0_28_MASK           0x0000FFFFUL
#define PMB_EDC_N0_28_SHIFT          0
#define PMB_EDC_N0_28_SIGNED         0

#define PMB_EDC_BUS_BYTES_28_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_28_SHIFT   16
#define PMB_EDC_BUS_BYTES_28_SIGNED  0

#define PMB_EDC_ITEM_BYTES_28_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_28_SHIFT  17
#define PMB_EDC_ITEM_BYTES_28_SIGNED 0

#define PMB_EDC_CLR_ABO_28_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_28_SHIFT     19
#define PMB_EDC_CLR_ABO_28_SIGNED    0

#define PMB_EDC_MODE_28_MASK         0x00E00000UL
#define PMB_EDC_MODE_28_SHIFT        21
#define PMB_EDC_MODE_28_SIGNED       0

/* Register EDC_PERIP_AGEN5_28 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_28     0x0394
#define ABS_PMB_EDC_PERIP_AGEN5_28 0x02053394UL

#define PMB_EDC_N1_28_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_28_SHIFT        0
#define PMB_EDC_N1_28_SIGNED       0

/* Register EDC_PERIP_AGEN6_28 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_28     0x0398
#define ABS_PMB_EDC_PERIP_AGEN6_28 0x02053398UL

#define PMB_EDC_N2_28_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_28_SHIFT        0
#define PMB_EDC_N2_28_SIGNED       0

/* Register EDC_PERIP_AGEN7_28 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_28      0x039C
#define ABS_PMB_EDC_PERIP_AGEN7_28  0x0205339CUL

#define PMB_EDC_LP0_28_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_28_SHIFT        0
#define PMB_EDC_LP0_28_SIGNED       0

#define PMB_EDC_LP1_28_MASK         0x003F0000UL
#define PMB_EDC_LP1_28_SHIFT        16
#define PMB_EDC_LP1_28_SIGNED       0

#define PMB_EDC_LINK_MODE_28_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_28_SHIFT  22
#define PMB_EDC_LINK_MODE_28_SIGNED 0

/* Register EDC_PERIP_BASIC0_29 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_29         0x03A0
#define ABS_PMB_EDC_PERIP_BASIC0_29     0x020533A0UL

#define PMB_EDC_LATCHED_RESET_29_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_29_SHIFT  0
#define PMB_EDC_LATCHED_RESET_29_SIGNED 0

#define PMB_EDC_PULSED_RESET_29_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_29_SHIFT   1
#define PMB_EDC_PULSED_RESET_29_SIGNED  0

#define PMB_EDC_PA_EXT_29_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_29_SHIFT         2
#define PMB_EDC_PA_EXT_29_SIGNED        0

#define PMB_EDC_FINE_RATE_29_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_29_SHIFT      3
#define PMB_EDC_FINE_RATE_29_SIGNED     0

#define PMB_EDC_PER_BUS_29_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_29_SHIFT        5
#define PMB_EDC_PER_BUS_29_SIGNED       0

#define PMB_EDC_TFR_MODE_29_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_29_SHIFT       6
#define PMB_EDC_TFR_MODE_29_SIGNED      0

#define PMB_EDC_EOP_MODE_29_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_29_SHIFT       11
#define PMB_EDC_EOP_MODE_29_SIGNED      0

#define PMB_EDC_DISCARD_OP_29_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_29_SHIFT     13
#define PMB_EDC_DISCARD_OP_29_SIGNED    0

#define PMB_EDC_INCR_29_MASK            0x00004000UL
#define PMB_EDC_INCR_29_SHIFT           14
#define PMB_EDC_INCR_29_SIGNED          0

#define PMB_EDC_BITREV_29_MASK          0x00008000UL
#define PMB_EDC_BITREV_29_SHIFT         15
#define PMB_EDC_BITREV_29_SIGNED        0

#define PMB_EDC_COARSE_RATE_29_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_29_SHIFT    16
#define PMB_EDC_COARSE_RATE_29_SIGNED   0

#define PMB_EDC_PALIGN_29_MASK          0x00080000UL
#define PMB_EDC_PALIGN_29_SHIFT         19
#define PMB_EDC_PALIGN_29_SIGNED        0

#define PMB_EDC_PW_29_MASK              0x00300000UL
#define PMB_EDC_PW_29_SHIFT             20
#define PMB_EDC_PW_29_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_29_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_29_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_29_SIGNED  0

#define PMB_EDC_MEM_BSWAP_29_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_29_SHIFT      23
#define PMB_EDC_MEM_BSWAP_29_SIGNED     0

/* Register EDC_PERIP_BASIC1_29 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_29     0x03A4
#define ABS_PMB_EDC_PERIP_BASIC1_29 0x020533A4UL

#define PMB_EDC_ITEMS_29_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_29_SHIFT      0
#define PMB_EDC_ITEMS_29_SIGNED     0

#define PMB_EDC_TRANSFERS_29_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_29_SHIFT  16
#define PMB_EDC_TRANSFERS_29_SIGNED 0

/* Register EDC_PERIP_BASIC2_29 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_29     0x03A8
#define ABS_PMB_EDC_PERIP_BASIC2_29 0x020533A8UL

#define PMB_EDC_PA_29_MASK          0x0000FFFFUL
#define PMB_EDC_PA_29_SHIFT         0
#define PMB_EDC_PA_29_SIGNED        0

#define PMB_EDC_ECN_29_MASK         0x003F0000UL
#define PMB_EDC_ECN_29_SHIFT        16
#define PMB_EDC_ECN_29_SIGNED       0

/* Register EDC_PERIP_BASIC3_29 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_29     0x03AC
#define ABS_PMB_EDC_PERIP_BASIC3_29 0x020533ACUL

#define PMB_EDC_MA_29_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_29_SHIFT         0
#define PMB_EDC_MA_29_SIGNED        0

/* Register EDC_PERIP_AGEN4_29 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_29       0x03B0
#define ABS_PMB_EDC_PERIP_AGEN4_29   0x020533B0UL

#define PMB_EDC_N0_29_MASK           0x0000FFFFUL
#define PMB_EDC_N0_29_SHIFT          0
#define PMB_EDC_N0_29_SIGNED         0

#define PMB_EDC_BUS_BYTES_29_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_29_SHIFT   16
#define PMB_EDC_BUS_BYTES_29_SIGNED  0

#define PMB_EDC_ITEM_BYTES_29_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_29_SHIFT  17
#define PMB_EDC_ITEM_BYTES_29_SIGNED 0

#define PMB_EDC_CLR_ABO_29_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_29_SHIFT     19
#define PMB_EDC_CLR_ABO_29_SIGNED    0

#define PMB_EDC_MODE_29_MASK         0x00E00000UL
#define PMB_EDC_MODE_29_SHIFT        21
#define PMB_EDC_MODE_29_SIGNED       0

/* Register EDC_PERIP_AGEN5_29 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_29     0x03B4
#define ABS_PMB_EDC_PERIP_AGEN5_29 0x020533B4UL

#define PMB_EDC_N1_29_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_29_SHIFT        0
#define PMB_EDC_N1_29_SIGNED       0

/* Register EDC_PERIP_AGEN6_29 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_29     0x03B8
#define ABS_PMB_EDC_PERIP_AGEN6_29 0x020533B8UL

#define PMB_EDC_N2_29_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_29_SHIFT        0
#define PMB_EDC_N2_29_SIGNED       0

/* Register EDC_PERIP_AGEN7_29 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_29      0x03BC
#define ABS_PMB_EDC_PERIP_AGEN7_29  0x020533BCUL

#define PMB_EDC_LP0_29_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_29_SHIFT        0
#define PMB_EDC_LP0_29_SIGNED       0

#define PMB_EDC_LP1_29_MASK         0x003F0000UL
#define PMB_EDC_LP1_29_SHIFT        16
#define PMB_EDC_LP1_29_SIGNED       0

#define PMB_EDC_LINK_MODE_29_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_29_SHIFT  22
#define PMB_EDC_LINK_MODE_29_SIGNED 0

/* Register EDC_PERIP_BASIC0_30 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_30         0x03C0
#define ABS_PMB_EDC_PERIP_BASIC0_30     0x020533C0UL

#define PMB_EDC_LATCHED_RESET_30_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_30_SHIFT  0
#define PMB_EDC_LATCHED_RESET_30_SIGNED 0

#define PMB_EDC_PULSED_RESET_30_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_30_SHIFT   1
#define PMB_EDC_PULSED_RESET_30_SIGNED  0

#define PMB_EDC_PA_EXT_30_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_30_SHIFT         2
#define PMB_EDC_PA_EXT_30_SIGNED        0

#define PMB_EDC_FINE_RATE_30_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_30_SHIFT      3
#define PMB_EDC_FINE_RATE_30_SIGNED     0

#define PMB_EDC_PER_BUS_30_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_30_SHIFT        5
#define PMB_EDC_PER_BUS_30_SIGNED       0

#define PMB_EDC_TFR_MODE_30_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_30_SHIFT       6
#define PMB_EDC_TFR_MODE_30_SIGNED      0

#define PMB_EDC_EOP_MODE_30_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_30_SHIFT       11
#define PMB_EDC_EOP_MODE_30_SIGNED      0

#define PMB_EDC_DISCARD_OP_30_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_30_SHIFT     13
#define PMB_EDC_DISCARD_OP_30_SIGNED    0

#define PMB_EDC_INCR_30_MASK            0x00004000UL
#define PMB_EDC_INCR_30_SHIFT           14
#define PMB_EDC_INCR_30_SIGNED          0

#define PMB_EDC_BITREV_30_MASK          0x00008000UL
#define PMB_EDC_BITREV_30_SHIFT         15
#define PMB_EDC_BITREV_30_SIGNED        0

#define PMB_EDC_COARSE_RATE_30_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_30_SHIFT    16
#define PMB_EDC_COARSE_RATE_30_SIGNED   0

#define PMB_EDC_PALIGN_30_MASK          0x00080000UL
#define PMB_EDC_PALIGN_30_SHIFT         19
#define PMB_EDC_PALIGN_30_SIGNED        0

#define PMB_EDC_PW_30_MASK              0x00300000UL
#define PMB_EDC_PW_30_SHIFT             20
#define PMB_EDC_PW_30_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_30_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_30_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_30_SIGNED  0

#define PMB_EDC_MEM_BSWAP_30_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_30_SHIFT      23
#define PMB_EDC_MEM_BSWAP_30_SIGNED     0

/* Register EDC_PERIP_BASIC1_30 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_30     0x03C4
#define ABS_PMB_EDC_PERIP_BASIC1_30 0x020533C4UL

#define PMB_EDC_ITEMS_30_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_30_SHIFT      0
#define PMB_EDC_ITEMS_30_SIGNED     0

#define PMB_EDC_TRANSFERS_30_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_30_SHIFT  16
#define PMB_EDC_TRANSFERS_30_SIGNED 0

/* Register EDC_PERIP_BASIC2_30 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_30     0x03C8
#define ABS_PMB_EDC_PERIP_BASIC2_30 0x020533C8UL

#define PMB_EDC_PA_30_MASK          0x0000FFFFUL
#define PMB_EDC_PA_30_SHIFT         0
#define PMB_EDC_PA_30_SIGNED        0

#define PMB_EDC_ECN_30_MASK         0x003F0000UL
#define PMB_EDC_ECN_30_SHIFT        16
#define PMB_EDC_ECN_30_SIGNED       0

/* Register EDC_PERIP_BASIC3_30 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_30     0x03CC
#define ABS_PMB_EDC_PERIP_BASIC3_30 0x020533CCUL

#define PMB_EDC_MA_30_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_30_SHIFT         0
#define PMB_EDC_MA_30_SIGNED        0

/* Register EDC_PERIP_AGEN4_30 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_30       0x03D0
#define ABS_PMB_EDC_PERIP_AGEN4_30   0x020533D0UL

#define PMB_EDC_N0_30_MASK           0x0000FFFFUL
#define PMB_EDC_N0_30_SHIFT          0
#define PMB_EDC_N0_30_SIGNED         0

#define PMB_EDC_BUS_BYTES_30_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_30_SHIFT   16
#define PMB_EDC_BUS_BYTES_30_SIGNED  0

#define PMB_EDC_ITEM_BYTES_30_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_30_SHIFT  17
#define PMB_EDC_ITEM_BYTES_30_SIGNED 0

#define PMB_EDC_CLR_ABO_30_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_30_SHIFT     19
#define PMB_EDC_CLR_ABO_30_SIGNED    0

#define PMB_EDC_MODE_30_MASK         0x00E00000UL
#define PMB_EDC_MODE_30_SHIFT        21
#define PMB_EDC_MODE_30_SIGNED       0

/* Register EDC_PERIP_AGEN5_30 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_30     0x03D4
#define ABS_PMB_EDC_PERIP_AGEN5_30 0x020533D4UL

#define PMB_EDC_N1_30_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_30_SHIFT        0
#define PMB_EDC_N1_30_SIGNED       0

/* Register EDC_PERIP_AGEN6_30 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_30     0x03D8
#define ABS_PMB_EDC_PERIP_AGEN6_30 0x020533D8UL

#define PMB_EDC_N2_30_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_30_SHIFT        0
#define PMB_EDC_N2_30_SIGNED       0

/* Register EDC_PERIP_AGEN7_30 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_30      0x03DC
#define ABS_PMB_EDC_PERIP_AGEN7_30  0x020533DCUL

#define PMB_EDC_LP0_30_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_30_SHIFT        0
#define PMB_EDC_LP0_30_SIGNED       0

#define PMB_EDC_LP1_30_MASK         0x003F0000UL
#define PMB_EDC_LP1_30_SHIFT        16
#define PMB_EDC_LP1_30_SIGNED       0

#define PMB_EDC_LINK_MODE_30_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_30_SHIFT  22
#define PMB_EDC_LINK_MODE_30_SIGNED 0

/* Register EDC_PERIP_BASIC0_31 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_31         0x03E0
#define ABS_PMB_EDC_PERIP_BASIC0_31     0x020533E0UL

#define PMB_EDC_LATCHED_RESET_31_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_31_SHIFT  0
#define PMB_EDC_LATCHED_RESET_31_SIGNED 0

#define PMB_EDC_PULSED_RESET_31_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_31_SHIFT   1
#define PMB_EDC_PULSED_RESET_31_SIGNED  0

#define PMB_EDC_PA_EXT_31_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_31_SHIFT         2
#define PMB_EDC_PA_EXT_31_SIGNED        0

#define PMB_EDC_FINE_RATE_31_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_31_SHIFT      3
#define PMB_EDC_FINE_RATE_31_SIGNED     0

#define PMB_EDC_PER_BUS_31_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_31_SHIFT        5
#define PMB_EDC_PER_BUS_31_SIGNED       0

#define PMB_EDC_TFR_MODE_31_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_31_SHIFT       6
#define PMB_EDC_TFR_MODE_31_SIGNED      0

#define PMB_EDC_EOP_MODE_31_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_31_SHIFT       11
#define PMB_EDC_EOP_MODE_31_SIGNED      0

#define PMB_EDC_DISCARD_OP_31_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_31_SHIFT     13
#define PMB_EDC_DISCARD_OP_31_SIGNED    0

#define PMB_EDC_INCR_31_MASK            0x00004000UL
#define PMB_EDC_INCR_31_SHIFT           14
#define PMB_EDC_INCR_31_SIGNED          0

#define PMB_EDC_BITREV_31_MASK          0x00008000UL
#define PMB_EDC_BITREV_31_SHIFT         15
#define PMB_EDC_BITREV_31_SIGNED        0

#define PMB_EDC_COARSE_RATE_31_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_31_SHIFT    16
#define PMB_EDC_COARSE_RATE_31_SIGNED   0

#define PMB_EDC_PALIGN_31_MASK          0x00080000UL
#define PMB_EDC_PALIGN_31_SHIFT         19
#define PMB_EDC_PALIGN_31_SIGNED        0

#define PMB_EDC_PW_31_MASK              0x00300000UL
#define PMB_EDC_PW_31_SHIFT             20
#define PMB_EDC_PW_31_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_31_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_31_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_31_SIGNED  0

#define PMB_EDC_MEM_BSWAP_31_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_31_SHIFT      23
#define PMB_EDC_MEM_BSWAP_31_SIGNED     0

/* Register EDC_PERIP_BASIC1_31 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_31     0x03E4
#define ABS_PMB_EDC_PERIP_BASIC1_31 0x020533E4UL

#define PMB_EDC_ITEMS_31_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_31_SHIFT      0
#define PMB_EDC_ITEMS_31_SIGNED     0

#define PMB_EDC_TRANSFERS_31_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_31_SHIFT  16
#define PMB_EDC_TRANSFERS_31_SIGNED 0

/* Register EDC_PERIP_BASIC2_31 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_31     0x03E8
#define ABS_PMB_EDC_PERIP_BASIC2_31 0x020533E8UL

#define PMB_EDC_PA_31_MASK          0x0000FFFFUL
#define PMB_EDC_PA_31_SHIFT         0
#define PMB_EDC_PA_31_SIGNED        0

#define PMB_EDC_ECN_31_MASK         0x003F0000UL
#define PMB_EDC_ECN_31_SHIFT        16
#define PMB_EDC_ECN_31_SIGNED       0

/* Register EDC_PERIP_BASIC3_31 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_31     0x03EC
#define ABS_PMB_EDC_PERIP_BASIC3_31 0x020533ECUL

#define PMB_EDC_MA_31_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_31_SHIFT         0
#define PMB_EDC_MA_31_SIGNED        0

/* Register EDC_PERIP_AGEN4_31 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_31       0x03F0
#define ABS_PMB_EDC_PERIP_AGEN4_31   0x020533F0UL

#define PMB_EDC_N0_31_MASK           0x0000FFFFUL
#define PMB_EDC_N0_31_SHIFT          0
#define PMB_EDC_N0_31_SIGNED         0

#define PMB_EDC_BUS_BYTES_31_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_31_SHIFT   16
#define PMB_EDC_BUS_BYTES_31_SIGNED  0

#define PMB_EDC_ITEM_BYTES_31_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_31_SHIFT  17
#define PMB_EDC_ITEM_BYTES_31_SIGNED 0

#define PMB_EDC_CLR_ABO_31_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_31_SHIFT     19
#define PMB_EDC_CLR_ABO_31_SIGNED    0

#define PMB_EDC_MODE_31_MASK         0x00E00000UL
#define PMB_EDC_MODE_31_SHIFT        21
#define PMB_EDC_MODE_31_SIGNED       0

/* Register EDC_PERIP_AGEN5_31 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_31     0x03F4
#define ABS_PMB_EDC_PERIP_AGEN5_31 0x020533F4UL

#define PMB_EDC_N1_31_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_31_SHIFT        0
#define PMB_EDC_N1_31_SIGNED       0

/* Register EDC_PERIP_AGEN6_31 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_31     0x03F8
#define ABS_PMB_EDC_PERIP_AGEN6_31 0x020533F8UL

#define PMB_EDC_N2_31_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_31_SHIFT        0
#define PMB_EDC_N2_31_SIGNED       0

/* Register EDC_PERIP_AGEN7_31 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_31      0x03FC
#define ABS_PMB_EDC_PERIP_AGEN7_31  0x020533FCUL

#define PMB_EDC_LP0_31_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_31_SHIFT        0
#define PMB_EDC_LP0_31_SIGNED       0

#define PMB_EDC_LP1_31_MASK         0x003F0000UL
#define PMB_EDC_LP1_31_SHIFT        16
#define PMB_EDC_LP1_31_SIGNED       0

#define PMB_EDC_LINK_MODE_31_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_31_SHIFT  22
#define PMB_EDC_LINK_MODE_31_SIGNED 0

/* Register EDC_PERIP_BASIC0_32 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_32         0x0400
#define ABS_PMB_EDC_PERIP_BASIC0_32     0x02053400UL

#define PMB_EDC_LATCHED_RESET_32_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_32_SHIFT  0
#define PMB_EDC_LATCHED_RESET_32_SIGNED 0

#define PMB_EDC_PULSED_RESET_32_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_32_SHIFT   1
#define PMB_EDC_PULSED_RESET_32_SIGNED  0

#define PMB_EDC_PA_EXT_32_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_32_SHIFT         2
#define PMB_EDC_PA_EXT_32_SIGNED        0

#define PMB_EDC_FINE_RATE_32_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_32_SHIFT      3
#define PMB_EDC_FINE_RATE_32_SIGNED     0

#define PMB_EDC_PER_BUS_32_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_32_SHIFT        5
#define PMB_EDC_PER_BUS_32_SIGNED       0

#define PMB_EDC_TFR_MODE_32_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_32_SHIFT       6
#define PMB_EDC_TFR_MODE_32_SIGNED      0

#define PMB_EDC_EOP_MODE_32_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_32_SHIFT       11
#define PMB_EDC_EOP_MODE_32_SIGNED      0

#define PMB_EDC_DISCARD_OP_32_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_32_SHIFT     13
#define PMB_EDC_DISCARD_OP_32_SIGNED    0

#define PMB_EDC_INCR_32_MASK            0x00004000UL
#define PMB_EDC_INCR_32_SHIFT           14
#define PMB_EDC_INCR_32_SIGNED          0

#define PMB_EDC_BITREV_32_MASK          0x00008000UL
#define PMB_EDC_BITREV_32_SHIFT         15
#define PMB_EDC_BITREV_32_SIGNED        0

#define PMB_EDC_COARSE_RATE_32_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_32_SHIFT    16
#define PMB_EDC_COARSE_RATE_32_SIGNED   0

#define PMB_EDC_PALIGN_32_MASK          0x00080000UL
#define PMB_EDC_PALIGN_32_SHIFT         19
#define PMB_EDC_PALIGN_32_SIGNED        0

#define PMB_EDC_PW_32_MASK              0x00300000UL
#define PMB_EDC_PW_32_SHIFT             20
#define PMB_EDC_PW_32_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_32_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_32_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_32_SIGNED  0

#define PMB_EDC_MEM_BSWAP_32_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_32_SHIFT      23
#define PMB_EDC_MEM_BSWAP_32_SIGNED     0

/* Register EDC_PERIP_BASIC1_32 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_32     0x0404
#define ABS_PMB_EDC_PERIP_BASIC1_32 0x02053404UL

#define PMB_EDC_ITEMS_32_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_32_SHIFT      0
#define PMB_EDC_ITEMS_32_SIGNED     0

#define PMB_EDC_TRANSFERS_32_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_32_SHIFT  16
#define PMB_EDC_TRANSFERS_32_SIGNED 0

/* Register EDC_PERIP_BASIC2_32 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_32     0x0408
#define ABS_PMB_EDC_PERIP_BASIC2_32 0x02053408UL

#define PMB_EDC_PA_32_MASK          0x0000FFFFUL
#define PMB_EDC_PA_32_SHIFT         0
#define PMB_EDC_PA_32_SIGNED        0

#define PMB_EDC_ECN_32_MASK         0x003F0000UL
#define PMB_EDC_ECN_32_SHIFT        16
#define PMB_EDC_ECN_32_SIGNED       0

/* Register EDC_PERIP_BASIC3_32 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_32     0x040C
#define ABS_PMB_EDC_PERIP_BASIC3_32 0x0205340CUL

#define PMB_EDC_MA_32_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_32_SHIFT         0
#define PMB_EDC_MA_32_SIGNED        0

/* Register EDC_PERIP_AGEN4_32 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_32       0x0410
#define ABS_PMB_EDC_PERIP_AGEN4_32   0x02053410UL

#define PMB_EDC_N0_32_MASK           0x0000FFFFUL
#define PMB_EDC_N0_32_SHIFT          0
#define PMB_EDC_N0_32_SIGNED         0

#define PMB_EDC_BUS_BYTES_32_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_32_SHIFT   16
#define PMB_EDC_BUS_BYTES_32_SIGNED  0

#define PMB_EDC_ITEM_BYTES_32_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_32_SHIFT  17
#define PMB_EDC_ITEM_BYTES_32_SIGNED 0

#define PMB_EDC_CLR_ABO_32_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_32_SHIFT     19
#define PMB_EDC_CLR_ABO_32_SIGNED    0

#define PMB_EDC_MODE_32_MASK         0x00E00000UL
#define PMB_EDC_MODE_32_SHIFT        21
#define PMB_EDC_MODE_32_SIGNED       0

/* Register EDC_PERIP_AGEN5_32 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_32     0x0414
#define ABS_PMB_EDC_PERIP_AGEN5_32 0x02053414UL

#define PMB_EDC_N1_32_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_32_SHIFT        0
#define PMB_EDC_N1_32_SIGNED       0

/* Register EDC_PERIP_AGEN6_32 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_32     0x0418
#define ABS_PMB_EDC_PERIP_AGEN6_32 0x02053418UL

#define PMB_EDC_N2_32_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_32_SHIFT        0
#define PMB_EDC_N2_32_SIGNED       0

/* Register EDC_PERIP_AGEN7_32 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_32      0x041C
#define ABS_PMB_EDC_PERIP_AGEN7_32  0x0205341CUL

#define PMB_EDC_LP0_32_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_32_SHIFT        0
#define PMB_EDC_LP0_32_SIGNED       0

#define PMB_EDC_LP1_32_MASK         0x003F0000UL
#define PMB_EDC_LP1_32_SHIFT        16
#define PMB_EDC_LP1_32_SIGNED       0

#define PMB_EDC_LINK_MODE_32_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_32_SHIFT  22
#define PMB_EDC_LINK_MODE_32_SIGNED 0

/* Register EDC_PERIP_BASIC0_33 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_33         0x0420
#define ABS_PMB_EDC_PERIP_BASIC0_33     0x02053420UL

#define PMB_EDC_LATCHED_RESET_33_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_33_SHIFT  0
#define PMB_EDC_LATCHED_RESET_33_SIGNED 0

#define PMB_EDC_PULSED_RESET_33_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_33_SHIFT   1
#define PMB_EDC_PULSED_RESET_33_SIGNED  0

#define PMB_EDC_PA_EXT_33_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_33_SHIFT         2
#define PMB_EDC_PA_EXT_33_SIGNED        0

#define PMB_EDC_FINE_RATE_33_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_33_SHIFT      3
#define PMB_EDC_FINE_RATE_33_SIGNED     0

#define PMB_EDC_PER_BUS_33_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_33_SHIFT        5
#define PMB_EDC_PER_BUS_33_SIGNED       0

#define PMB_EDC_TFR_MODE_33_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_33_SHIFT       6
#define PMB_EDC_TFR_MODE_33_SIGNED      0

#define PMB_EDC_EOP_MODE_33_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_33_SHIFT       11
#define PMB_EDC_EOP_MODE_33_SIGNED      0

#define PMB_EDC_DISCARD_OP_33_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_33_SHIFT     13
#define PMB_EDC_DISCARD_OP_33_SIGNED    0

#define PMB_EDC_INCR_33_MASK            0x00004000UL
#define PMB_EDC_INCR_33_SHIFT           14
#define PMB_EDC_INCR_33_SIGNED          0

#define PMB_EDC_BITREV_33_MASK          0x00008000UL
#define PMB_EDC_BITREV_33_SHIFT         15
#define PMB_EDC_BITREV_33_SIGNED        0

#define PMB_EDC_COARSE_RATE_33_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_33_SHIFT    16
#define PMB_EDC_COARSE_RATE_33_SIGNED   0

#define PMB_EDC_PALIGN_33_MASK          0x00080000UL
#define PMB_EDC_PALIGN_33_SHIFT         19
#define PMB_EDC_PALIGN_33_SIGNED        0

#define PMB_EDC_PW_33_MASK              0x00300000UL
#define PMB_EDC_PW_33_SHIFT             20
#define PMB_EDC_PW_33_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_33_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_33_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_33_SIGNED  0

#define PMB_EDC_MEM_BSWAP_33_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_33_SHIFT      23
#define PMB_EDC_MEM_BSWAP_33_SIGNED     0

/* Register EDC_PERIP_BASIC1_33 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_33     0x0424
#define ABS_PMB_EDC_PERIP_BASIC1_33 0x02053424UL

#define PMB_EDC_ITEMS_33_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_33_SHIFT      0
#define PMB_EDC_ITEMS_33_SIGNED     0

#define PMB_EDC_TRANSFERS_33_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_33_SHIFT  16
#define PMB_EDC_TRANSFERS_33_SIGNED 0

/* Register EDC_PERIP_BASIC2_33 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_33     0x0428
#define ABS_PMB_EDC_PERIP_BASIC2_33 0x02053428UL

#define PMB_EDC_PA_33_MASK          0x0000FFFFUL
#define PMB_EDC_PA_33_SHIFT         0
#define PMB_EDC_PA_33_SIGNED        0

#define PMB_EDC_ECN_33_MASK         0x003F0000UL
#define PMB_EDC_ECN_33_SHIFT        16
#define PMB_EDC_ECN_33_SIGNED       0

/* Register EDC_PERIP_BASIC3_33 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_33     0x042C
#define ABS_PMB_EDC_PERIP_BASIC3_33 0x0205342CUL

#define PMB_EDC_MA_33_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_33_SHIFT         0
#define PMB_EDC_MA_33_SIGNED        0

/* Register EDC_PERIP_AGEN4_33 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_33       0x0430
#define ABS_PMB_EDC_PERIP_AGEN4_33   0x02053430UL

#define PMB_EDC_N0_33_MASK           0x0000FFFFUL
#define PMB_EDC_N0_33_SHIFT          0
#define PMB_EDC_N0_33_SIGNED         0

#define PMB_EDC_BUS_BYTES_33_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_33_SHIFT   16
#define PMB_EDC_BUS_BYTES_33_SIGNED  0

#define PMB_EDC_ITEM_BYTES_33_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_33_SHIFT  17
#define PMB_EDC_ITEM_BYTES_33_SIGNED 0

#define PMB_EDC_CLR_ABO_33_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_33_SHIFT     19
#define PMB_EDC_CLR_ABO_33_SIGNED    0

#define PMB_EDC_MODE_33_MASK         0x00E00000UL
#define PMB_EDC_MODE_33_SHIFT        21
#define PMB_EDC_MODE_33_SIGNED       0

/* Register EDC_PERIP_AGEN5_33 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_33     0x0434
#define ABS_PMB_EDC_PERIP_AGEN5_33 0x02053434UL

#define PMB_EDC_N1_33_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_33_SHIFT        0
#define PMB_EDC_N1_33_SIGNED       0

/* Register EDC_PERIP_AGEN6_33 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_33     0x0438
#define ABS_PMB_EDC_PERIP_AGEN6_33 0x02053438UL

#define PMB_EDC_N2_33_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_33_SHIFT        0
#define PMB_EDC_N2_33_SIGNED       0

/* Register EDC_PERIP_AGEN7_33 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_33      0x043C
#define ABS_PMB_EDC_PERIP_AGEN7_33  0x0205343CUL

#define PMB_EDC_LP0_33_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_33_SHIFT        0
#define PMB_EDC_LP0_33_SIGNED       0

#define PMB_EDC_LP1_33_MASK         0x003F0000UL
#define PMB_EDC_LP1_33_SHIFT        16
#define PMB_EDC_LP1_33_SIGNED       0

#define PMB_EDC_LINK_MODE_33_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_33_SHIFT  22
#define PMB_EDC_LINK_MODE_33_SIGNED 0

/* Register EDC_PERIP_BASIC0_34 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_34         0x0440
#define ABS_PMB_EDC_PERIP_BASIC0_34     0x02053440UL

#define PMB_EDC_LATCHED_RESET_34_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_34_SHIFT  0
#define PMB_EDC_LATCHED_RESET_34_SIGNED 0

#define PMB_EDC_PULSED_RESET_34_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_34_SHIFT   1
#define PMB_EDC_PULSED_RESET_34_SIGNED  0

#define PMB_EDC_PA_EXT_34_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_34_SHIFT         2
#define PMB_EDC_PA_EXT_34_SIGNED        0

#define PMB_EDC_FINE_RATE_34_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_34_SHIFT      3
#define PMB_EDC_FINE_RATE_34_SIGNED     0

#define PMB_EDC_PER_BUS_34_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_34_SHIFT        5
#define PMB_EDC_PER_BUS_34_SIGNED       0

#define PMB_EDC_TFR_MODE_34_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_34_SHIFT       6
#define PMB_EDC_TFR_MODE_34_SIGNED      0

#define PMB_EDC_EOP_MODE_34_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_34_SHIFT       11
#define PMB_EDC_EOP_MODE_34_SIGNED      0

#define PMB_EDC_DISCARD_OP_34_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_34_SHIFT     13
#define PMB_EDC_DISCARD_OP_34_SIGNED    0

#define PMB_EDC_INCR_34_MASK            0x00004000UL
#define PMB_EDC_INCR_34_SHIFT           14
#define PMB_EDC_INCR_34_SIGNED          0

#define PMB_EDC_BITREV_34_MASK          0x00008000UL
#define PMB_EDC_BITREV_34_SHIFT         15
#define PMB_EDC_BITREV_34_SIGNED        0

#define PMB_EDC_COARSE_RATE_34_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_34_SHIFT    16
#define PMB_EDC_COARSE_RATE_34_SIGNED   0

#define PMB_EDC_PALIGN_34_MASK          0x00080000UL
#define PMB_EDC_PALIGN_34_SHIFT         19
#define PMB_EDC_PALIGN_34_SIGNED        0

#define PMB_EDC_PW_34_MASK              0x00300000UL
#define PMB_EDC_PW_34_SHIFT             20
#define PMB_EDC_PW_34_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_34_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_34_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_34_SIGNED  0

#define PMB_EDC_MEM_BSWAP_34_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_34_SHIFT      23
#define PMB_EDC_MEM_BSWAP_34_SIGNED     0

/* Register EDC_PERIP_BASIC1_34 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_34     0x0444
#define ABS_PMB_EDC_PERIP_BASIC1_34 0x02053444UL

#define PMB_EDC_ITEMS_34_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_34_SHIFT      0
#define PMB_EDC_ITEMS_34_SIGNED     0

#define PMB_EDC_TRANSFERS_34_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_34_SHIFT  16
#define PMB_EDC_TRANSFERS_34_SIGNED 0

/* Register EDC_PERIP_BASIC2_34 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_34     0x0448
#define ABS_PMB_EDC_PERIP_BASIC2_34 0x02053448UL

#define PMB_EDC_PA_34_MASK          0x0000FFFFUL
#define PMB_EDC_PA_34_SHIFT         0
#define PMB_EDC_PA_34_SIGNED        0

#define PMB_EDC_ECN_34_MASK         0x003F0000UL
#define PMB_EDC_ECN_34_SHIFT        16
#define PMB_EDC_ECN_34_SIGNED       0

/* Register EDC_PERIP_BASIC3_34 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_34     0x044C
#define ABS_PMB_EDC_PERIP_BASIC3_34 0x0205344CUL

#define PMB_EDC_MA_34_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_34_SHIFT         0
#define PMB_EDC_MA_34_SIGNED        0

/* Register EDC_PERIP_AGEN4_34 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_34       0x0450
#define ABS_PMB_EDC_PERIP_AGEN4_34   0x02053450UL

#define PMB_EDC_N0_34_MASK           0x0000FFFFUL
#define PMB_EDC_N0_34_SHIFT          0
#define PMB_EDC_N0_34_SIGNED         0

#define PMB_EDC_BUS_BYTES_34_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_34_SHIFT   16
#define PMB_EDC_BUS_BYTES_34_SIGNED  0

#define PMB_EDC_ITEM_BYTES_34_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_34_SHIFT  17
#define PMB_EDC_ITEM_BYTES_34_SIGNED 0

#define PMB_EDC_CLR_ABO_34_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_34_SHIFT     19
#define PMB_EDC_CLR_ABO_34_SIGNED    0

#define PMB_EDC_MODE_34_MASK         0x00E00000UL
#define PMB_EDC_MODE_34_SHIFT        21
#define PMB_EDC_MODE_34_SIGNED       0

/* Register EDC_PERIP_AGEN5_34 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_34     0x0454
#define ABS_PMB_EDC_PERIP_AGEN5_34 0x02053454UL

#define PMB_EDC_N1_34_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_34_SHIFT        0
#define PMB_EDC_N1_34_SIGNED       0

/* Register EDC_PERIP_AGEN6_34 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_34     0x0458
#define ABS_PMB_EDC_PERIP_AGEN6_34 0x02053458UL

#define PMB_EDC_N2_34_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_34_SHIFT        0
#define PMB_EDC_N2_34_SIGNED       0

/* Register EDC_PERIP_AGEN7_34 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_34      0x045C
#define ABS_PMB_EDC_PERIP_AGEN7_34  0x0205345CUL

#define PMB_EDC_LP0_34_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_34_SHIFT        0
#define PMB_EDC_LP0_34_SIGNED       0

#define PMB_EDC_LP1_34_MASK         0x003F0000UL
#define PMB_EDC_LP1_34_SHIFT        16
#define PMB_EDC_LP1_34_SIGNED       0

#define PMB_EDC_LINK_MODE_34_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_34_SHIFT  22
#define PMB_EDC_LINK_MODE_34_SIGNED 0

/* Register EDC_PERIP_BASIC0_35 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_35         0x0460
#define ABS_PMB_EDC_PERIP_BASIC0_35     0x02053460UL

#define PMB_EDC_LATCHED_RESET_35_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_35_SHIFT  0
#define PMB_EDC_LATCHED_RESET_35_SIGNED 0

#define PMB_EDC_PULSED_RESET_35_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_35_SHIFT   1
#define PMB_EDC_PULSED_RESET_35_SIGNED  0

#define PMB_EDC_PA_EXT_35_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_35_SHIFT         2
#define PMB_EDC_PA_EXT_35_SIGNED        0

#define PMB_EDC_FINE_RATE_35_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_35_SHIFT      3
#define PMB_EDC_FINE_RATE_35_SIGNED     0

#define PMB_EDC_PER_BUS_35_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_35_SHIFT        5
#define PMB_EDC_PER_BUS_35_SIGNED       0

#define PMB_EDC_TFR_MODE_35_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_35_SHIFT       6
#define PMB_EDC_TFR_MODE_35_SIGNED      0

#define PMB_EDC_EOP_MODE_35_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_35_SHIFT       11
#define PMB_EDC_EOP_MODE_35_SIGNED      0

#define PMB_EDC_DISCARD_OP_35_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_35_SHIFT     13
#define PMB_EDC_DISCARD_OP_35_SIGNED    0

#define PMB_EDC_INCR_35_MASK            0x00004000UL
#define PMB_EDC_INCR_35_SHIFT           14
#define PMB_EDC_INCR_35_SIGNED          0

#define PMB_EDC_BITREV_35_MASK          0x00008000UL
#define PMB_EDC_BITREV_35_SHIFT         15
#define PMB_EDC_BITREV_35_SIGNED        0

#define PMB_EDC_COARSE_RATE_35_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_35_SHIFT    16
#define PMB_EDC_COARSE_RATE_35_SIGNED   0

#define PMB_EDC_PALIGN_35_MASK          0x00080000UL
#define PMB_EDC_PALIGN_35_SHIFT         19
#define PMB_EDC_PALIGN_35_SIGNED        0

#define PMB_EDC_PW_35_MASK              0x00300000UL
#define PMB_EDC_PW_35_SHIFT             20
#define PMB_EDC_PW_35_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_35_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_35_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_35_SIGNED  0

#define PMB_EDC_MEM_BSWAP_35_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_35_SHIFT      23
#define PMB_EDC_MEM_BSWAP_35_SIGNED     0

/* Register EDC_PERIP_BASIC1_35 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_35     0x0464
#define ABS_PMB_EDC_PERIP_BASIC1_35 0x02053464UL

#define PMB_EDC_ITEMS_35_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_35_SHIFT      0
#define PMB_EDC_ITEMS_35_SIGNED     0

#define PMB_EDC_TRANSFERS_35_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_35_SHIFT  16
#define PMB_EDC_TRANSFERS_35_SIGNED 0

/* Register EDC_PERIP_BASIC2_35 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_35     0x0468
#define ABS_PMB_EDC_PERIP_BASIC2_35 0x02053468UL

#define PMB_EDC_PA_35_MASK          0x0000FFFFUL
#define PMB_EDC_PA_35_SHIFT         0
#define PMB_EDC_PA_35_SIGNED        0

#define PMB_EDC_ECN_35_MASK         0x003F0000UL
#define PMB_EDC_ECN_35_SHIFT        16
#define PMB_EDC_ECN_35_SIGNED       0

/* Register EDC_PERIP_BASIC3_35 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_35     0x046C
#define ABS_PMB_EDC_PERIP_BASIC3_35 0x0205346CUL

#define PMB_EDC_MA_35_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_35_SHIFT         0
#define PMB_EDC_MA_35_SIGNED        0

/* Register EDC_PERIP_AGEN4_35 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_35       0x0470
#define ABS_PMB_EDC_PERIP_AGEN4_35   0x02053470UL

#define PMB_EDC_N0_35_MASK           0x0000FFFFUL
#define PMB_EDC_N0_35_SHIFT          0
#define PMB_EDC_N0_35_SIGNED         0

#define PMB_EDC_BUS_BYTES_35_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_35_SHIFT   16
#define PMB_EDC_BUS_BYTES_35_SIGNED  0

#define PMB_EDC_ITEM_BYTES_35_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_35_SHIFT  17
#define PMB_EDC_ITEM_BYTES_35_SIGNED 0

#define PMB_EDC_CLR_ABO_35_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_35_SHIFT     19
#define PMB_EDC_CLR_ABO_35_SIGNED    0

#define PMB_EDC_MODE_35_MASK         0x00E00000UL
#define PMB_EDC_MODE_35_SHIFT        21
#define PMB_EDC_MODE_35_SIGNED       0

/* Register EDC_PERIP_AGEN5_35 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_35     0x0474
#define ABS_PMB_EDC_PERIP_AGEN5_35 0x02053474UL

#define PMB_EDC_N1_35_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_35_SHIFT        0
#define PMB_EDC_N1_35_SIGNED       0

/* Register EDC_PERIP_AGEN6_35 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_35     0x0478
#define ABS_PMB_EDC_PERIP_AGEN6_35 0x02053478UL

#define PMB_EDC_N2_35_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_35_SHIFT        0
#define PMB_EDC_N2_35_SIGNED       0

/* Register EDC_PERIP_AGEN7_35 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_35      0x047C
#define ABS_PMB_EDC_PERIP_AGEN7_35  0x0205347CUL

#define PMB_EDC_LP0_35_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_35_SHIFT        0
#define PMB_EDC_LP0_35_SIGNED       0

#define PMB_EDC_LP1_35_MASK         0x003F0000UL
#define PMB_EDC_LP1_35_SHIFT        16
#define PMB_EDC_LP1_35_SIGNED       0

#define PMB_EDC_LINK_MODE_35_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_35_SHIFT  22
#define PMB_EDC_LINK_MODE_35_SIGNED 0

/* Register EDC_PERIP_BASIC0_36 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_36         0x0480
#define ABS_PMB_EDC_PERIP_BASIC0_36     0x02053480UL

#define PMB_EDC_LATCHED_RESET_36_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_36_SHIFT  0
#define PMB_EDC_LATCHED_RESET_36_SIGNED 0

#define PMB_EDC_PULSED_RESET_36_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_36_SHIFT   1
#define PMB_EDC_PULSED_RESET_36_SIGNED  0

#define PMB_EDC_PA_EXT_36_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_36_SHIFT         2
#define PMB_EDC_PA_EXT_36_SIGNED        0

#define PMB_EDC_FINE_RATE_36_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_36_SHIFT      3
#define PMB_EDC_FINE_RATE_36_SIGNED     0

#define PMB_EDC_PER_BUS_36_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_36_SHIFT        5
#define PMB_EDC_PER_BUS_36_SIGNED       0

#define PMB_EDC_TFR_MODE_36_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_36_SHIFT       6
#define PMB_EDC_TFR_MODE_36_SIGNED      0

#define PMB_EDC_EOP_MODE_36_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_36_SHIFT       11
#define PMB_EDC_EOP_MODE_36_SIGNED      0

#define PMB_EDC_DISCARD_OP_36_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_36_SHIFT     13
#define PMB_EDC_DISCARD_OP_36_SIGNED    0

#define PMB_EDC_INCR_36_MASK            0x00004000UL
#define PMB_EDC_INCR_36_SHIFT           14
#define PMB_EDC_INCR_36_SIGNED          0

#define PMB_EDC_BITREV_36_MASK          0x00008000UL
#define PMB_EDC_BITREV_36_SHIFT         15
#define PMB_EDC_BITREV_36_SIGNED        0

#define PMB_EDC_COARSE_RATE_36_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_36_SHIFT    16
#define PMB_EDC_COARSE_RATE_36_SIGNED   0

#define PMB_EDC_PALIGN_36_MASK          0x00080000UL
#define PMB_EDC_PALIGN_36_SHIFT         19
#define PMB_EDC_PALIGN_36_SIGNED        0

#define PMB_EDC_PW_36_MASK              0x00300000UL
#define PMB_EDC_PW_36_SHIFT             20
#define PMB_EDC_PW_36_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_36_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_36_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_36_SIGNED  0

#define PMB_EDC_MEM_BSWAP_36_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_36_SHIFT      23
#define PMB_EDC_MEM_BSWAP_36_SIGNED     0

/* Register EDC_PERIP_BASIC1_36 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_36     0x0484
#define ABS_PMB_EDC_PERIP_BASIC1_36 0x02053484UL

#define PMB_EDC_ITEMS_36_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_36_SHIFT      0
#define PMB_EDC_ITEMS_36_SIGNED     0

#define PMB_EDC_TRANSFERS_36_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_36_SHIFT  16
#define PMB_EDC_TRANSFERS_36_SIGNED 0

/* Register EDC_PERIP_BASIC2_36 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_36     0x0488
#define ABS_PMB_EDC_PERIP_BASIC2_36 0x02053488UL

#define PMB_EDC_PA_36_MASK          0x0000FFFFUL
#define PMB_EDC_PA_36_SHIFT         0
#define PMB_EDC_PA_36_SIGNED        0

#define PMB_EDC_ECN_36_MASK         0x003F0000UL
#define PMB_EDC_ECN_36_SHIFT        16
#define PMB_EDC_ECN_36_SIGNED       0

/* Register EDC_PERIP_BASIC3_36 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_36     0x048C
#define ABS_PMB_EDC_PERIP_BASIC3_36 0x0205348CUL

#define PMB_EDC_MA_36_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_36_SHIFT         0
#define PMB_EDC_MA_36_SIGNED        0

/* Register EDC_PERIP_AGEN4_36 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_36       0x0490
#define ABS_PMB_EDC_PERIP_AGEN4_36   0x02053490UL

#define PMB_EDC_N0_36_MASK           0x0000FFFFUL
#define PMB_EDC_N0_36_SHIFT          0
#define PMB_EDC_N0_36_SIGNED         0

#define PMB_EDC_BUS_BYTES_36_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_36_SHIFT   16
#define PMB_EDC_BUS_BYTES_36_SIGNED  0

#define PMB_EDC_ITEM_BYTES_36_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_36_SHIFT  17
#define PMB_EDC_ITEM_BYTES_36_SIGNED 0

#define PMB_EDC_CLR_ABO_36_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_36_SHIFT     19
#define PMB_EDC_CLR_ABO_36_SIGNED    0

#define PMB_EDC_MODE_36_MASK         0x00E00000UL
#define PMB_EDC_MODE_36_SHIFT        21
#define PMB_EDC_MODE_36_SIGNED       0

/* Register EDC_PERIP_AGEN5_36 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_36     0x0494
#define ABS_PMB_EDC_PERIP_AGEN5_36 0x02053494UL

#define PMB_EDC_N1_36_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_36_SHIFT        0
#define PMB_EDC_N1_36_SIGNED       0

/* Register EDC_PERIP_AGEN6_36 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_36     0x0498
#define ABS_PMB_EDC_PERIP_AGEN6_36 0x02053498UL

#define PMB_EDC_N2_36_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_36_SHIFT        0
#define PMB_EDC_N2_36_SIGNED       0

/* Register EDC_PERIP_AGEN7_36 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_36      0x049C
#define ABS_PMB_EDC_PERIP_AGEN7_36  0x0205349CUL

#define PMB_EDC_LP0_36_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_36_SHIFT        0
#define PMB_EDC_LP0_36_SIGNED       0

#define PMB_EDC_LP1_36_MASK         0x003F0000UL
#define PMB_EDC_LP1_36_SHIFT        16
#define PMB_EDC_LP1_36_SIGNED       0

#define PMB_EDC_LINK_MODE_36_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_36_SHIFT  22
#define PMB_EDC_LINK_MODE_36_SIGNED 0

/* Register EDC_PERIP_BASIC0_37 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_37         0x04A0
#define ABS_PMB_EDC_PERIP_BASIC0_37     0x020534A0UL

#define PMB_EDC_LATCHED_RESET_37_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_37_SHIFT  0
#define PMB_EDC_LATCHED_RESET_37_SIGNED 0

#define PMB_EDC_PULSED_RESET_37_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_37_SHIFT   1
#define PMB_EDC_PULSED_RESET_37_SIGNED  0

#define PMB_EDC_PA_EXT_37_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_37_SHIFT         2
#define PMB_EDC_PA_EXT_37_SIGNED        0

#define PMB_EDC_FINE_RATE_37_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_37_SHIFT      3
#define PMB_EDC_FINE_RATE_37_SIGNED     0

#define PMB_EDC_PER_BUS_37_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_37_SHIFT        5
#define PMB_EDC_PER_BUS_37_SIGNED       0

#define PMB_EDC_TFR_MODE_37_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_37_SHIFT       6
#define PMB_EDC_TFR_MODE_37_SIGNED      0

#define PMB_EDC_EOP_MODE_37_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_37_SHIFT       11
#define PMB_EDC_EOP_MODE_37_SIGNED      0

#define PMB_EDC_DISCARD_OP_37_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_37_SHIFT     13
#define PMB_EDC_DISCARD_OP_37_SIGNED    0

#define PMB_EDC_INCR_37_MASK            0x00004000UL
#define PMB_EDC_INCR_37_SHIFT           14
#define PMB_EDC_INCR_37_SIGNED          0

#define PMB_EDC_BITREV_37_MASK          0x00008000UL
#define PMB_EDC_BITREV_37_SHIFT         15
#define PMB_EDC_BITREV_37_SIGNED        0

#define PMB_EDC_COARSE_RATE_37_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_37_SHIFT    16
#define PMB_EDC_COARSE_RATE_37_SIGNED   0

#define PMB_EDC_PALIGN_37_MASK          0x00080000UL
#define PMB_EDC_PALIGN_37_SHIFT         19
#define PMB_EDC_PALIGN_37_SIGNED        0

#define PMB_EDC_PW_37_MASK              0x00300000UL
#define PMB_EDC_PW_37_SHIFT             20
#define PMB_EDC_PW_37_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_37_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_37_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_37_SIGNED  0

#define PMB_EDC_MEM_BSWAP_37_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_37_SHIFT      23
#define PMB_EDC_MEM_BSWAP_37_SIGNED     0

/* Register EDC_PERIP_BASIC1_37 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_37     0x04A4
#define ABS_PMB_EDC_PERIP_BASIC1_37 0x020534A4UL

#define PMB_EDC_ITEMS_37_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_37_SHIFT      0
#define PMB_EDC_ITEMS_37_SIGNED     0

#define PMB_EDC_TRANSFERS_37_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_37_SHIFT  16
#define PMB_EDC_TRANSFERS_37_SIGNED 0

/* Register EDC_PERIP_BASIC2_37 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_37     0x04A8
#define ABS_PMB_EDC_PERIP_BASIC2_37 0x020534A8UL

#define PMB_EDC_PA_37_MASK          0x0000FFFFUL
#define PMB_EDC_PA_37_SHIFT         0
#define PMB_EDC_PA_37_SIGNED        0

#define PMB_EDC_ECN_37_MASK         0x003F0000UL
#define PMB_EDC_ECN_37_SHIFT        16
#define PMB_EDC_ECN_37_SIGNED       0

/* Register EDC_PERIP_BASIC3_37 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_37     0x04AC
#define ABS_PMB_EDC_PERIP_BASIC3_37 0x020534ACUL

#define PMB_EDC_MA_37_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_37_SHIFT         0
#define PMB_EDC_MA_37_SIGNED        0

/* Register EDC_PERIP_AGEN4_37 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_37       0x04B0
#define ABS_PMB_EDC_PERIP_AGEN4_37   0x020534B0UL

#define PMB_EDC_N0_37_MASK           0x0000FFFFUL
#define PMB_EDC_N0_37_SHIFT          0
#define PMB_EDC_N0_37_SIGNED         0

#define PMB_EDC_BUS_BYTES_37_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_37_SHIFT   16
#define PMB_EDC_BUS_BYTES_37_SIGNED  0

#define PMB_EDC_ITEM_BYTES_37_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_37_SHIFT  17
#define PMB_EDC_ITEM_BYTES_37_SIGNED 0

#define PMB_EDC_CLR_ABO_37_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_37_SHIFT     19
#define PMB_EDC_CLR_ABO_37_SIGNED    0

#define PMB_EDC_MODE_37_MASK         0x00E00000UL
#define PMB_EDC_MODE_37_SHIFT        21
#define PMB_EDC_MODE_37_SIGNED       0

/* Register EDC_PERIP_AGEN5_37 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_37     0x04B4
#define ABS_PMB_EDC_PERIP_AGEN5_37 0x020534B4UL

#define PMB_EDC_N1_37_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_37_SHIFT        0
#define PMB_EDC_N1_37_SIGNED       0

/* Register EDC_PERIP_AGEN6_37 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_37     0x04B8
#define ABS_PMB_EDC_PERIP_AGEN6_37 0x020534B8UL

#define PMB_EDC_N2_37_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_37_SHIFT        0
#define PMB_EDC_N2_37_SIGNED       0

/* Register EDC_PERIP_AGEN7_37 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_37      0x04BC
#define ABS_PMB_EDC_PERIP_AGEN7_37  0x020534BCUL

#define PMB_EDC_LP0_37_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_37_SHIFT        0
#define PMB_EDC_LP0_37_SIGNED       0

#define PMB_EDC_LP1_37_MASK         0x003F0000UL
#define PMB_EDC_LP1_37_SHIFT        16
#define PMB_EDC_LP1_37_SIGNED       0

#define PMB_EDC_LINK_MODE_37_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_37_SHIFT  22
#define PMB_EDC_LINK_MODE_37_SIGNED 0

/* Register EDC_PERIP_BASIC0_38 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_38         0x04C0
#define ABS_PMB_EDC_PERIP_BASIC0_38     0x020534C0UL

#define PMB_EDC_LATCHED_RESET_38_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_38_SHIFT  0
#define PMB_EDC_LATCHED_RESET_38_SIGNED 0

#define PMB_EDC_PULSED_RESET_38_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_38_SHIFT   1
#define PMB_EDC_PULSED_RESET_38_SIGNED  0

#define PMB_EDC_PA_EXT_38_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_38_SHIFT         2
#define PMB_EDC_PA_EXT_38_SIGNED        0

#define PMB_EDC_FINE_RATE_38_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_38_SHIFT      3
#define PMB_EDC_FINE_RATE_38_SIGNED     0

#define PMB_EDC_PER_BUS_38_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_38_SHIFT        5
#define PMB_EDC_PER_BUS_38_SIGNED       0

#define PMB_EDC_TFR_MODE_38_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_38_SHIFT       6
#define PMB_EDC_TFR_MODE_38_SIGNED      0

#define PMB_EDC_EOP_MODE_38_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_38_SHIFT       11
#define PMB_EDC_EOP_MODE_38_SIGNED      0

#define PMB_EDC_DISCARD_OP_38_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_38_SHIFT     13
#define PMB_EDC_DISCARD_OP_38_SIGNED    0

#define PMB_EDC_INCR_38_MASK            0x00004000UL
#define PMB_EDC_INCR_38_SHIFT           14
#define PMB_EDC_INCR_38_SIGNED          0

#define PMB_EDC_BITREV_38_MASK          0x00008000UL
#define PMB_EDC_BITREV_38_SHIFT         15
#define PMB_EDC_BITREV_38_SIGNED        0

#define PMB_EDC_COARSE_RATE_38_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_38_SHIFT    16
#define PMB_EDC_COARSE_RATE_38_SIGNED   0

#define PMB_EDC_PALIGN_38_MASK          0x00080000UL
#define PMB_EDC_PALIGN_38_SHIFT         19
#define PMB_EDC_PALIGN_38_SIGNED        0

#define PMB_EDC_PW_38_MASK              0x00300000UL
#define PMB_EDC_PW_38_SHIFT             20
#define PMB_EDC_PW_38_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_38_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_38_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_38_SIGNED  0

#define PMB_EDC_MEM_BSWAP_38_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_38_SHIFT      23
#define PMB_EDC_MEM_BSWAP_38_SIGNED     0

/* Register EDC_PERIP_BASIC1_38 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_38     0x04C4
#define ABS_PMB_EDC_PERIP_BASIC1_38 0x020534C4UL

#define PMB_EDC_ITEMS_38_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_38_SHIFT      0
#define PMB_EDC_ITEMS_38_SIGNED     0

#define PMB_EDC_TRANSFERS_38_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_38_SHIFT  16
#define PMB_EDC_TRANSFERS_38_SIGNED 0

/* Register EDC_PERIP_BASIC2_38 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_38     0x04C8
#define ABS_PMB_EDC_PERIP_BASIC2_38 0x020534C8UL

#define PMB_EDC_PA_38_MASK          0x0000FFFFUL
#define PMB_EDC_PA_38_SHIFT         0
#define PMB_EDC_PA_38_SIGNED        0

#define PMB_EDC_ECN_38_MASK         0x003F0000UL
#define PMB_EDC_ECN_38_SHIFT        16
#define PMB_EDC_ECN_38_SIGNED       0

/* Register EDC_PERIP_BASIC3_38 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_38     0x04CC
#define ABS_PMB_EDC_PERIP_BASIC3_38 0x020534CCUL

#define PMB_EDC_MA_38_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_38_SHIFT         0
#define PMB_EDC_MA_38_SIGNED        0

/* Register EDC_PERIP_AGEN4_38 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_38       0x04D0
#define ABS_PMB_EDC_PERIP_AGEN4_38   0x020534D0UL

#define PMB_EDC_N0_38_MASK           0x0000FFFFUL
#define PMB_EDC_N0_38_SHIFT          0
#define PMB_EDC_N0_38_SIGNED         0

#define PMB_EDC_BUS_BYTES_38_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_38_SHIFT   16
#define PMB_EDC_BUS_BYTES_38_SIGNED  0

#define PMB_EDC_ITEM_BYTES_38_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_38_SHIFT  17
#define PMB_EDC_ITEM_BYTES_38_SIGNED 0

#define PMB_EDC_CLR_ABO_38_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_38_SHIFT     19
#define PMB_EDC_CLR_ABO_38_SIGNED    0

#define PMB_EDC_MODE_38_MASK         0x00E00000UL
#define PMB_EDC_MODE_38_SHIFT        21
#define PMB_EDC_MODE_38_SIGNED       0

/* Register EDC_PERIP_AGEN5_38 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_38     0x04D4
#define ABS_PMB_EDC_PERIP_AGEN5_38 0x020534D4UL

#define PMB_EDC_N1_38_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_38_SHIFT        0
#define PMB_EDC_N1_38_SIGNED       0

/* Register EDC_PERIP_AGEN6_38 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_38     0x04D8
#define ABS_PMB_EDC_PERIP_AGEN6_38 0x020534D8UL

#define PMB_EDC_N2_38_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_38_SHIFT        0
#define PMB_EDC_N2_38_SIGNED       0

/* Register EDC_PERIP_AGEN7_38 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_38      0x04DC
#define ABS_PMB_EDC_PERIP_AGEN7_38  0x020534DCUL

#define PMB_EDC_LP0_38_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_38_SHIFT        0
#define PMB_EDC_LP0_38_SIGNED       0

#define PMB_EDC_LP1_38_MASK         0x003F0000UL
#define PMB_EDC_LP1_38_SHIFT        16
#define PMB_EDC_LP1_38_SIGNED       0

#define PMB_EDC_LINK_MODE_38_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_38_SHIFT  22
#define PMB_EDC_LINK_MODE_38_SIGNED 0

/* Register EDC_PERIP_BASIC0_39 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_39         0x04E0
#define ABS_PMB_EDC_PERIP_BASIC0_39     0x020534E0UL

#define PMB_EDC_LATCHED_RESET_39_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_39_SHIFT  0
#define PMB_EDC_LATCHED_RESET_39_SIGNED 0

#define PMB_EDC_PULSED_RESET_39_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_39_SHIFT   1
#define PMB_EDC_PULSED_RESET_39_SIGNED  0

#define PMB_EDC_PA_EXT_39_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_39_SHIFT         2
#define PMB_EDC_PA_EXT_39_SIGNED        0

#define PMB_EDC_FINE_RATE_39_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_39_SHIFT      3
#define PMB_EDC_FINE_RATE_39_SIGNED     0

#define PMB_EDC_PER_BUS_39_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_39_SHIFT        5
#define PMB_EDC_PER_BUS_39_SIGNED       0

#define PMB_EDC_TFR_MODE_39_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_39_SHIFT       6
#define PMB_EDC_TFR_MODE_39_SIGNED      0

#define PMB_EDC_EOP_MODE_39_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_39_SHIFT       11
#define PMB_EDC_EOP_MODE_39_SIGNED      0

#define PMB_EDC_DISCARD_OP_39_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_39_SHIFT     13
#define PMB_EDC_DISCARD_OP_39_SIGNED    0

#define PMB_EDC_INCR_39_MASK            0x00004000UL
#define PMB_EDC_INCR_39_SHIFT           14
#define PMB_EDC_INCR_39_SIGNED          0

#define PMB_EDC_BITREV_39_MASK          0x00008000UL
#define PMB_EDC_BITREV_39_SHIFT         15
#define PMB_EDC_BITREV_39_SIGNED        0

#define PMB_EDC_COARSE_RATE_39_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_39_SHIFT    16
#define PMB_EDC_COARSE_RATE_39_SIGNED   0

#define PMB_EDC_PALIGN_39_MASK          0x00080000UL
#define PMB_EDC_PALIGN_39_SHIFT         19
#define PMB_EDC_PALIGN_39_SIGNED        0

#define PMB_EDC_PW_39_MASK              0x00300000UL
#define PMB_EDC_PW_39_SHIFT             20
#define PMB_EDC_PW_39_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_39_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_39_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_39_SIGNED  0

#define PMB_EDC_MEM_BSWAP_39_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_39_SHIFT      23
#define PMB_EDC_MEM_BSWAP_39_SIGNED     0

/* Register EDC_PERIP_BASIC1_39 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_39     0x04E4
#define ABS_PMB_EDC_PERIP_BASIC1_39 0x020534E4UL

#define PMB_EDC_ITEMS_39_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_39_SHIFT      0
#define PMB_EDC_ITEMS_39_SIGNED     0

#define PMB_EDC_TRANSFERS_39_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_39_SHIFT  16
#define PMB_EDC_TRANSFERS_39_SIGNED 0

/* Register EDC_PERIP_BASIC2_39 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_39     0x04E8
#define ABS_PMB_EDC_PERIP_BASIC2_39 0x020534E8UL

#define PMB_EDC_PA_39_MASK          0x0000FFFFUL
#define PMB_EDC_PA_39_SHIFT         0
#define PMB_EDC_PA_39_SIGNED        0

#define PMB_EDC_ECN_39_MASK         0x003F0000UL
#define PMB_EDC_ECN_39_SHIFT        16
#define PMB_EDC_ECN_39_SIGNED       0

/* Register EDC_PERIP_BASIC3_39 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_39     0x04EC
#define ABS_PMB_EDC_PERIP_BASIC3_39 0x020534ECUL

#define PMB_EDC_MA_39_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_39_SHIFT         0
#define PMB_EDC_MA_39_SIGNED        0

/* Register EDC_PERIP_AGEN4_39 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_39       0x04F0
#define ABS_PMB_EDC_PERIP_AGEN4_39   0x020534F0UL

#define PMB_EDC_N0_39_MASK           0x0000FFFFUL
#define PMB_EDC_N0_39_SHIFT          0
#define PMB_EDC_N0_39_SIGNED         0

#define PMB_EDC_BUS_BYTES_39_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_39_SHIFT   16
#define PMB_EDC_BUS_BYTES_39_SIGNED  0

#define PMB_EDC_ITEM_BYTES_39_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_39_SHIFT  17
#define PMB_EDC_ITEM_BYTES_39_SIGNED 0

#define PMB_EDC_CLR_ABO_39_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_39_SHIFT     19
#define PMB_EDC_CLR_ABO_39_SIGNED    0

#define PMB_EDC_MODE_39_MASK         0x00E00000UL
#define PMB_EDC_MODE_39_SHIFT        21
#define PMB_EDC_MODE_39_SIGNED       0

/* Register EDC_PERIP_AGEN5_39 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_39     0x04F4
#define ABS_PMB_EDC_PERIP_AGEN5_39 0x020534F4UL

#define PMB_EDC_N1_39_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_39_SHIFT        0
#define PMB_EDC_N1_39_SIGNED       0

/* Register EDC_PERIP_AGEN6_39 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_39     0x04F8
#define ABS_PMB_EDC_PERIP_AGEN6_39 0x020534F8UL

#define PMB_EDC_N2_39_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_39_SHIFT        0
#define PMB_EDC_N2_39_SIGNED       0

/* Register EDC_PERIP_AGEN7_39 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_39      0x04FC
#define ABS_PMB_EDC_PERIP_AGEN7_39  0x020534FCUL

#define PMB_EDC_LP0_39_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_39_SHIFT        0
#define PMB_EDC_LP0_39_SIGNED       0

#define PMB_EDC_LP1_39_MASK         0x003F0000UL
#define PMB_EDC_LP1_39_SHIFT        16
#define PMB_EDC_LP1_39_SIGNED       0

#define PMB_EDC_LINK_MODE_39_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_39_SHIFT  22
#define PMB_EDC_LINK_MODE_39_SIGNED 0

/* Register EDC_PERIP_BASIC0_40 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_40         0x0500
#define ABS_PMB_EDC_PERIP_BASIC0_40     0x02053500UL

#define PMB_EDC_LATCHED_RESET_40_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_40_SHIFT  0
#define PMB_EDC_LATCHED_RESET_40_SIGNED 0

#define PMB_EDC_PULSED_RESET_40_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_40_SHIFT   1
#define PMB_EDC_PULSED_RESET_40_SIGNED  0

#define PMB_EDC_PA_EXT_40_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_40_SHIFT         2
#define PMB_EDC_PA_EXT_40_SIGNED        0

#define PMB_EDC_FINE_RATE_40_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_40_SHIFT      3
#define PMB_EDC_FINE_RATE_40_SIGNED     0

#define PMB_EDC_PER_BUS_40_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_40_SHIFT        5
#define PMB_EDC_PER_BUS_40_SIGNED       0

#define PMB_EDC_TFR_MODE_40_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_40_SHIFT       6
#define PMB_EDC_TFR_MODE_40_SIGNED      0

#define PMB_EDC_EOP_MODE_40_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_40_SHIFT       11
#define PMB_EDC_EOP_MODE_40_SIGNED      0

#define PMB_EDC_DISCARD_OP_40_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_40_SHIFT     13
#define PMB_EDC_DISCARD_OP_40_SIGNED    0

#define PMB_EDC_INCR_40_MASK            0x00004000UL
#define PMB_EDC_INCR_40_SHIFT           14
#define PMB_EDC_INCR_40_SIGNED          0

#define PMB_EDC_BITREV_40_MASK          0x00008000UL
#define PMB_EDC_BITREV_40_SHIFT         15
#define PMB_EDC_BITREV_40_SIGNED        0

#define PMB_EDC_COARSE_RATE_40_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_40_SHIFT    16
#define PMB_EDC_COARSE_RATE_40_SIGNED   0

#define PMB_EDC_PALIGN_40_MASK          0x00080000UL
#define PMB_EDC_PALIGN_40_SHIFT         19
#define PMB_EDC_PALIGN_40_SIGNED        0

#define PMB_EDC_PW_40_MASK              0x00300000UL
#define PMB_EDC_PW_40_SHIFT             20
#define PMB_EDC_PW_40_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_40_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_40_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_40_SIGNED  0

#define PMB_EDC_MEM_BSWAP_40_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_40_SHIFT      23
#define PMB_EDC_MEM_BSWAP_40_SIGNED     0

/* Register EDC_PERIP_BASIC1_40 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_40     0x0504
#define ABS_PMB_EDC_PERIP_BASIC1_40 0x02053504UL

#define PMB_EDC_ITEMS_40_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_40_SHIFT      0
#define PMB_EDC_ITEMS_40_SIGNED     0

#define PMB_EDC_TRANSFERS_40_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_40_SHIFT  16
#define PMB_EDC_TRANSFERS_40_SIGNED 0

/* Register EDC_PERIP_BASIC2_40 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_40     0x0508
#define ABS_PMB_EDC_PERIP_BASIC2_40 0x02053508UL

#define PMB_EDC_PA_40_MASK          0x0000FFFFUL
#define PMB_EDC_PA_40_SHIFT         0
#define PMB_EDC_PA_40_SIGNED        0

#define PMB_EDC_ECN_40_MASK         0x003F0000UL
#define PMB_EDC_ECN_40_SHIFT        16
#define PMB_EDC_ECN_40_SIGNED       0

/* Register EDC_PERIP_BASIC3_40 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_40     0x050C
#define ABS_PMB_EDC_PERIP_BASIC3_40 0x0205350CUL

#define PMB_EDC_MA_40_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_40_SHIFT         0
#define PMB_EDC_MA_40_SIGNED        0

/* Register EDC_PERIP_AGEN4_40 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_40       0x0510
#define ABS_PMB_EDC_PERIP_AGEN4_40   0x02053510UL

#define PMB_EDC_N0_40_MASK           0x0000FFFFUL
#define PMB_EDC_N0_40_SHIFT          0
#define PMB_EDC_N0_40_SIGNED         0

#define PMB_EDC_BUS_BYTES_40_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_40_SHIFT   16
#define PMB_EDC_BUS_BYTES_40_SIGNED  0

#define PMB_EDC_ITEM_BYTES_40_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_40_SHIFT  17
#define PMB_EDC_ITEM_BYTES_40_SIGNED 0

#define PMB_EDC_CLR_ABO_40_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_40_SHIFT     19
#define PMB_EDC_CLR_ABO_40_SIGNED    0

#define PMB_EDC_MODE_40_MASK         0x00E00000UL
#define PMB_EDC_MODE_40_SHIFT        21
#define PMB_EDC_MODE_40_SIGNED       0

/* Register EDC_PERIP_AGEN5_40 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_40     0x0514
#define ABS_PMB_EDC_PERIP_AGEN5_40 0x02053514UL

#define PMB_EDC_N1_40_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_40_SHIFT        0
#define PMB_EDC_N1_40_SIGNED       0

/* Register EDC_PERIP_AGEN6_40 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_40     0x0518
#define ABS_PMB_EDC_PERIP_AGEN6_40 0x02053518UL

#define PMB_EDC_N2_40_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_40_SHIFT        0
#define PMB_EDC_N2_40_SIGNED       0

/* Register EDC_PERIP_AGEN7_40 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_40      0x051C
#define ABS_PMB_EDC_PERIP_AGEN7_40  0x0205351CUL

#define PMB_EDC_LP0_40_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_40_SHIFT        0
#define PMB_EDC_LP0_40_SIGNED       0

#define PMB_EDC_LP1_40_MASK         0x003F0000UL
#define PMB_EDC_LP1_40_SHIFT        16
#define PMB_EDC_LP1_40_SIGNED       0

#define PMB_EDC_LINK_MODE_40_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_40_SHIFT  22
#define PMB_EDC_LINK_MODE_40_SIGNED 0

/* Register EDC_PERIP_BASIC0_41 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_41         0x0520
#define ABS_PMB_EDC_PERIP_BASIC0_41     0x02053520UL

#define PMB_EDC_LATCHED_RESET_41_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_41_SHIFT  0
#define PMB_EDC_LATCHED_RESET_41_SIGNED 0

#define PMB_EDC_PULSED_RESET_41_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_41_SHIFT   1
#define PMB_EDC_PULSED_RESET_41_SIGNED  0

#define PMB_EDC_PA_EXT_41_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_41_SHIFT         2
#define PMB_EDC_PA_EXT_41_SIGNED        0

#define PMB_EDC_FINE_RATE_41_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_41_SHIFT      3
#define PMB_EDC_FINE_RATE_41_SIGNED     0

#define PMB_EDC_PER_BUS_41_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_41_SHIFT        5
#define PMB_EDC_PER_BUS_41_SIGNED       0

#define PMB_EDC_TFR_MODE_41_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_41_SHIFT       6
#define PMB_EDC_TFR_MODE_41_SIGNED      0

#define PMB_EDC_EOP_MODE_41_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_41_SHIFT       11
#define PMB_EDC_EOP_MODE_41_SIGNED      0

#define PMB_EDC_DISCARD_OP_41_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_41_SHIFT     13
#define PMB_EDC_DISCARD_OP_41_SIGNED    0

#define PMB_EDC_INCR_41_MASK            0x00004000UL
#define PMB_EDC_INCR_41_SHIFT           14
#define PMB_EDC_INCR_41_SIGNED          0

#define PMB_EDC_BITREV_41_MASK          0x00008000UL
#define PMB_EDC_BITREV_41_SHIFT         15
#define PMB_EDC_BITREV_41_SIGNED        0

#define PMB_EDC_COARSE_RATE_41_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_41_SHIFT    16
#define PMB_EDC_COARSE_RATE_41_SIGNED   0

#define PMB_EDC_PALIGN_41_MASK          0x00080000UL
#define PMB_EDC_PALIGN_41_SHIFT         19
#define PMB_EDC_PALIGN_41_SIGNED        0

#define PMB_EDC_PW_41_MASK              0x00300000UL
#define PMB_EDC_PW_41_SHIFT             20
#define PMB_EDC_PW_41_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_41_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_41_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_41_SIGNED  0

#define PMB_EDC_MEM_BSWAP_41_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_41_SHIFT      23
#define PMB_EDC_MEM_BSWAP_41_SIGNED     0

/* Register EDC_PERIP_BASIC1_41 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_41     0x0524
#define ABS_PMB_EDC_PERIP_BASIC1_41 0x02053524UL

#define PMB_EDC_ITEMS_41_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_41_SHIFT      0
#define PMB_EDC_ITEMS_41_SIGNED     0

#define PMB_EDC_TRANSFERS_41_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_41_SHIFT  16
#define PMB_EDC_TRANSFERS_41_SIGNED 0

/* Register EDC_PERIP_BASIC2_41 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_41     0x0528
#define ABS_PMB_EDC_PERIP_BASIC2_41 0x02053528UL

#define PMB_EDC_PA_41_MASK          0x0000FFFFUL
#define PMB_EDC_PA_41_SHIFT         0
#define PMB_EDC_PA_41_SIGNED        0

#define PMB_EDC_ECN_41_MASK         0x003F0000UL
#define PMB_EDC_ECN_41_SHIFT        16
#define PMB_EDC_ECN_41_SIGNED       0

/* Register EDC_PERIP_BASIC3_41 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_41     0x052C
#define ABS_PMB_EDC_PERIP_BASIC3_41 0x0205352CUL

#define PMB_EDC_MA_41_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_41_SHIFT         0
#define PMB_EDC_MA_41_SIGNED        0

/* Register EDC_PERIP_AGEN4_41 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_41       0x0530
#define ABS_PMB_EDC_PERIP_AGEN4_41   0x02053530UL

#define PMB_EDC_N0_41_MASK           0x0000FFFFUL
#define PMB_EDC_N0_41_SHIFT          0
#define PMB_EDC_N0_41_SIGNED         0

#define PMB_EDC_BUS_BYTES_41_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_41_SHIFT   16
#define PMB_EDC_BUS_BYTES_41_SIGNED  0

#define PMB_EDC_ITEM_BYTES_41_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_41_SHIFT  17
#define PMB_EDC_ITEM_BYTES_41_SIGNED 0

#define PMB_EDC_CLR_ABO_41_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_41_SHIFT     19
#define PMB_EDC_CLR_ABO_41_SIGNED    0

#define PMB_EDC_MODE_41_MASK         0x00E00000UL
#define PMB_EDC_MODE_41_SHIFT        21
#define PMB_EDC_MODE_41_SIGNED       0

/* Register EDC_PERIP_AGEN5_41 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_41     0x0534
#define ABS_PMB_EDC_PERIP_AGEN5_41 0x02053534UL

#define PMB_EDC_N1_41_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_41_SHIFT        0
#define PMB_EDC_N1_41_SIGNED       0

/* Register EDC_PERIP_AGEN6_41 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_41     0x0538
#define ABS_PMB_EDC_PERIP_AGEN6_41 0x02053538UL

#define PMB_EDC_N2_41_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_41_SHIFT        0
#define PMB_EDC_N2_41_SIGNED       0

/* Register EDC_PERIP_AGEN7_41 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_41      0x053C
#define ABS_PMB_EDC_PERIP_AGEN7_41  0x0205353CUL

#define PMB_EDC_LP0_41_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_41_SHIFT        0
#define PMB_EDC_LP0_41_SIGNED       0

#define PMB_EDC_LP1_41_MASK         0x003F0000UL
#define PMB_EDC_LP1_41_SHIFT        16
#define PMB_EDC_LP1_41_SIGNED       0

#define PMB_EDC_LINK_MODE_41_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_41_SHIFT  22
#define PMB_EDC_LINK_MODE_41_SIGNED 0

/* Register EDC_PERIP_BASIC0_42 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_42         0x0540
#define ABS_PMB_EDC_PERIP_BASIC0_42     0x02053540UL

#define PMB_EDC_LATCHED_RESET_42_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_42_SHIFT  0
#define PMB_EDC_LATCHED_RESET_42_SIGNED 0

#define PMB_EDC_PULSED_RESET_42_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_42_SHIFT   1
#define PMB_EDC_PULSED_RESET_42_SIGNED  0

#define PMB_EDC_PA_EXT_42_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_42_SHIFT         2
#define PMB_EDC_PA_EXT_42_SIGNED        0

#define PMB_EDC_FINE_RATE_42_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_42_SHIFT      3
#define PMB_EDC_FINE_RATE_42_SIGNED     0

#define PMB_EDC_PER_BUS_42_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_42_SHIFT        5
#define PMB_EDC_PER_BUS_42_SIGNED       0

#define PMB_EDC_TFR_MODE_42_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_42_SHIFT       6
#define PMB_EDC_TFR_MODE_42_SIGNED      0

#define PMB_EDC_EOP_MODE_42_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_42_SHIFT       11
#define PMB_EDC_EOP_MODE_42_SIGNED      0

#define PMB_EDC_DISCARD_OP_42_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_42_SHIFT     13
#define PMB_EDC_DISCARD_OP_42_SIGNED    0

#define PMB_EDC_INCR_42_MASK            0x00004000UL
#define PMB_EDC_INCR_42_SHIFT           14
#define PMB_EDC_INCR_42_SIGNED          0

#define PMB_EDC_BITREV_42_MASK          0x00008000UL
#define PMB_EDC_BITREV_42_SHIFT         15
#define PMB_EDC_BITREV_42_SIGNED        0

#define PMB_EDC_COARSE_RATE_42_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_42_SHIFT    16
#define PMB_EDC_COARSE_RATE_42_SIGNED   0

#define PMB_EDC_PALIGN_42_MASK          0x00080000UL
#define PMB_EDC_PALIGN_42_SHIFT         19
#define PMB_EDC_PALIGN_42_SIGNED        0

#define PMB_EDC_PW_42_MASK              0x00300000UL
#define PMB_EDC_PW_42_SHIFT             20
#define PMB_EDC_PW_42_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_42_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_42_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_42_SIGNED  0

#define PMB_EDC_MEM_BSWAP_42_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_42_SHIFT      23
#define PMB_EDC_MEM_BSWAP_42_SIGNED     0

/* Register EDC_PERIP_BASIC1_42 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_42     0x0544
#define ABS_PMB_EDC_PERIP_BASIC1_42 0x02053544UL

#define PMB_EDC_ITEMS_42_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_42_SHIFT      0
#define PMB_EDC_ITEMS_42_SIGNED     0

#define PMB_EDC_TRANSFERS_42_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_42_SHIFT  16
#define PMB_EDC_TRANSFERS_42_SIGNED 0

/* Register EDC_PERIP_BASIC2_42 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_42     0x0548
#define ABS_PMB_EDC_PERIP_BASIC2_42 0x02053548UL

#define PMB_EDC_PA_42_MASK          0x0000FFFFUL
#define PMB_EDC_PA_42_SHIFT         0
#define PMB_EDC_PA_42_SIGNED        0

#define PMB_EDC_ECN_42_MASK         0x003F0000UL
#define PMB_EDC_ECN_42_SHIFT        16
#define PMB_EDC_ECN_42_SIGNED       0

/* Register EDC_PERIP_BASIC3_42 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_42     0x054C
#define ABS_PMB_EDC_PERIP_BASIC3_42 0x0205354CUL

#define PMB_EDC_MA_42_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_42_SHIFT         0
#define PMB_EDC_MA_42_SIGNED        0

/* Register EDC_PERIP_AGEN4_42 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_42       0x0550
#define ABS_PMB_EDC_PERIP_AGEN4_42   0x02053550UL

#define PMB_EDC_N0_42_MASK           0x0000FFFFUL
#define PMB_EDC_N0_42_SHIFT          0
#define PMB_EDC_N0_42_SIGNED         0

#define PMB_EDC_BUS_BYTES_42_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_42_SHIFT   16
#define PMB_EDC_BUS_BYTES_42_SIGNED  0

#define PMB_EDC_ITEM_BYTES_42_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_42_SHIFT  17
#define PMB_EDC_ITEM_BYTES_42_SIGNED 0

#define PMB_EDC_CLR_ABO_42_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_42_SHIFT     19
#define PMB_EDC_CLR_ABO_42_SIGNED    0

#define PMB_EDC_MODE_42_MASK         0x00E00000UL
#define PMB_EDC_MODE_42_SHIFT        21
#define PMB_EDC_MODE_42_SIGNED       0

/* Register EDC_PERIP_AGEN5_42 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_42     0x0554
#define ABS_PMB_EDC_PERIP_AGEN5_42 0x02053554UL

#define PMB_EDC_N1_42_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_42_SHIFT        0
#define PMB_EDC_N1_42_SIGNED       0

/* Register EDC_PERIP_AGEN6_42 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_42     0x0558
#define ABS_PMB_EDC_PERIP_AGEN6_42 0x02053558UL

#define PMB_EDC_N2_42_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_42_SHIFT        0
#define PMB_EDC_N2_42_SIGNED       0

/* Register EDC_PERIP_AGEN7_42 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_42      0x055C
#define ABS_PMB_EDC_PERIP_AGEN7_42  0x0205355CUL

#define PMB_EDC_LP0_42_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_42_SHIFT        0
#define PMB_EDC_LP0_42_SIGNED       0

#define PMB_EDC_LP1_42_MASK         0x003F0000UL
#define PMB_EDC_LP1_42_SHIFT        16
#define PMB_EDC_LP1_42_SIGNED       0

#define PMB_EDC_LINK_MODE_42_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_42_SHIFT  22
#define PMB_EDC_LINK_MODE_42_SIGNED 0

/* Register EDC_PERIP_BASIC0_43 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_43         0x0560
#define ABS_PMB_EDC_PERIP_BASIC0_43     0x02053560UL

#define PMB_EDC_LATCHED_RESET_43_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_43_SHIFT  0
#define PMB_EDC_LATCHED_RESET_43_SIGNED 0

#define PMB_EDC_PULSED_RESET_43_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_43_SHIFT   1
#define PMB_EDC_PULSED_RESET_43_SIGNED  0

#define PMB_EDC_PA_EXT_43_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_43_SHIFT         2
#define PMB_EDC_PA_EXT_43_SIGNED        0

#define PMB_EDC_FINE_RATE_43_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_43_SHIFT      3
#define PMB_EDC_FINE_RATE_43_SIGNED     0

#define PMB_EDC_PER_BUS_43_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_43_SHIFT        5
#define PMB_EDC_PER_BUS_43_SIGNED       0

#define PMB_EDC_TFR_MODE_43_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_43_SHIFT       6
#define PMB_EDC_TFR_MODE_43_SIGNED      0

#define PMB_EDC_EOP_MODE_43_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_43_SHIFT       11
#define PMB_EDC_EOP_MODE_43_SIGNED      0

#define PMB_EDC_DISCARD_OP_43_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_43_SHIFT     13
#define PMB_EDC_DISCARD_OP_43_SIGNED    0

#define PMB_EDC_INCR_43_MASK            0x00004000UL
#define PMB_EDC_INCR_43_SHIFT           14
#define PMB_EDC_INCR_43_SIGNED          0

#define PMB_EDC_BITREV_43_MASK          0x00008000UL
#define PMB_EDC_BITREV_43_SHIFT         15
#define PMB_EDC_BITREV_43_SIGNED        0

#define PMB_EDC_COARSE_RATE_43_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_43_SHIFT    16
#define PMB_EDC_COARSE_RATE_43_SIGNED   0

#define PMB_EDC_PALIGN_43_MASK          0x00080000UL
#define PMB_EDC_PALIGN_43_SHIFT         19
#define PMB_EDC_PALIGN_43_SIGNED        0

#define PMB_EDC_PW_43_MASK              0x00300000UL
#define PMB_EDC_PW_43_SHIFT             20
#define PMB_EDC_PW_43_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_43_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_43_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_43_SIGNED  0

#define PMB_EDC_MEM_BSWAP_43_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_43_SHIFT      23
#define PMB_EDC_MEM_BSWAP_43_SIGNED     0

/* Register EDC_PERIP_BASIC1_43 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_43     0x0564
#define ABS_PMB_EDC_PERIP_BASIC1_43 0x02053564UL

#define PMB_EDC_ITEMS_43_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_43_SHIFT      0
#define PMB_EDC_ITEMS_43_SIGNED     0

#define PMB_EDC_TRANSFERS_43_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_43_SHIFT  16
#define PMB_EDC_TRANSFERS_43_SIGNED 0

/* Register EDC_PERIP_BASIC2_43 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_43     0x0568
#define ABS_PMB_EDC_PERIP_BASIC2_43 0x02053568UL

#define PMB_EDC_PA_43_MASK          0x0000FFFFUL
#define PMB_EDC_PA_43_SHIFT         0
#define PMB_EDC_PA_43_SIGNED        0

#define PMB_EDC_ECN_43_MASK         0x003F0000UL
#define PMB_EDC_ECN_43_SHIFT        16
#define PMB_EDC_ECN_43_SIGNED       0

/* Register EDC_PERIP_BASIC3_43 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_43     0x056C
#define ABS_PMB_EDC_PERIP_BASIC3_43 0x0205356CUL

#define PMB_EDC_MA_43_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_43_SHIFT         0
#define PMB_EDC_MA_43_SIGNED        0

/* Register EDC_PERIP_AGEN4_43 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_43       0x0570
#define ABS_PMB_EDC_PERIP_AGEN4_43   0x02053570UL

#define PMB_EDC_N0_43_MASK           0x0000FFFFUL
#define PMB_EDC_N0_43_SHIFT          0
#define PMB_EDC_N0_43_SIGNED         0

#define PMB_EDC_BUS_BYTES_43_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_43_SHIFT   16
#define PMB_EDC_BUS_BYTES_43_SIGNED  0

#define PMB_EDC_ITEM_BYTES_43_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_43_SHIFT  17
#define PMB_EDC_ITEM_BYTES_43_SIGNED 0

#define PMB_EDC_CLR_ABO_43_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_43_SHIFT     19
#define PMB_EDC_CLR_ABO_43_SIGNED    0

#define PMB_EDC_MODE_43_MASK         0x00E00000UL
#define PMB_EDC_MODE_43_SHIFT        21
#define PMB_EDC_MODE_43_SIGNED       0

/* Register EDC_PERIP_AGEN5_43 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_43     0x0574
#define ABS_PMB_EDC_PERIP_AGEN5_43 0x02053574UL

#define PMB_EDC_N1_43_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_43_SHIFT        0
#define PMB_EDC_N1_43_SIGNED       0

/* Register EDC_PERIP_AGEN6_43 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_43     0x0578
#define ABS_PMB_EDC_PERIP_AGEN6_43 0x02053578UL

#define PMB_EDC_N2_43_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_43_SHIFT        0
#define PMB_EDC_N2_43_SIGNED       0

/* Register EDC_PERIP_AGEN7_43 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_43      0x057C
#define ABS_PMB_EDC_PERIP_AGEN7_43  0x0205357CUL

#define PMB_EDC_LP0_43_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_43_SHIFT        0
#define PMB_EDC_LP0_43_SIGNED       0

#define PMB_EDC_LP1_43_MASK         0x003F0000UL
#define PMB_EDC_LP1_43_SHIFT        16
#define PMB_EDC_LP1_43_SIGNED       0

#define PMB_EDC_LINK_MODE_43_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_43_SHIFT  22
#define PMB_EDC_LINK_MODE_43_SIGNED 0

/* Register EDC_PERIP_BASIC0_44 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_44         0x0580
#define ABS_PMB_EDC_PERIP_BASIC0_44     0x02053580UL

#define PMB_EDC_LATCHED_RESET_44_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_44_SHIFT  0
#define PMB_EDC_LATCHED_RESET_44_SIGNED 0

#define PMB_EDC_PULSED_RESET_44_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_44_SHIFT   1
#define PMB_EDC_PULSED_RESET_44_SIGNED  0

#define PMB_EDC_PA_EXT_44_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_44_SHIFT         2
#define PMB_EDC_PA_EXT_44_SIGNED        0

#define PMB_EDC_FINE_RATE_44_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_44_SHIFT      3
#define PMB_EDC_FINE_RATE_44_SIGNED     0

#define PMB_EDC_PER_BUS_44_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_44_SHIFT        5
#define PMB_EDC_PER_BUS_44_SIGNED       0

#define PMB_EDC_TFR_MODE_44_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_44_SHIFT       6
#define PMB_EDC_TFR_MODE_44_SIGNED      0

#define PMB_EDC_EOP_MODE_44_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_44_SHIFT       11
#define PMB_EDC_EOP_MODE_44_SIGNED      0

#define PMB_EDC_DISCARD_OP_44_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_44_SHIFT     13
#define PMB_EDC_DISCARD_OP_44_SIGNED    0

#define PMB_EDC_INCR_44_MASK            0x00004000UL
#define PMB_EDC_INCR_44_SHIFT           14
#define PMB_EDC_INCR_44_SIGNED          0

#define PMB_EDC_BITREV_44_MASK          0x00008000UL
#define PMB_EDC_BITREV_44_SHIFT         15
#define PMB_EDC_BITREV_44_SIGNED        0

#define PMB_EDC_COARSE_RATE_44_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_44_SHIFT    16
#define PMB_EDC_COARSE_RATE_44_SIGNED   0

#define PMB_EDC_PALIGN_44_MASK          0x00080000UL
#define PMB_EDC_PALIGN_44_SHIFT         19
#define PMB_EDC_PALIGN_44_SIGNED        0

#define PMB_EDC_PW_44_MASK              0x00300000UL
#define PMB_EDC_PW_44_SHIFT             20
#define PMB_EDC_PW_44_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_44_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_44_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_44_SIGNED  0

#define PMB_EDC_MEM_BSWAP_44_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_44_SHIFT      23
#define PMB_EDC_MEM_BSWAP_44_SIGNED     0

/* Register EDC_PERIP_BASIC1_44 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_44     0x0584
#define ABS_PMB_EDC_PERIP_BASIC1_44 0x02053584UL

#define PMB_EDC_ITEMS_44_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_44_SHIFT      0
#define PMB_EDC_ITEMS_44_SIGNED     0

#define PMB_EDC_TRANSFERS_44_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_44_SHIFT  16
#define PMB_EDC_TRANSFERS_44_SIGNED 0

/* Register EDC_PERIP_BASIC2_44 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_44     0x0588
#define ABS_PMB_EDC_PERIP_BASIC2_44 0x02053588UL

#define PMB_EDC_PA_44_MASK          0x0000FFFFUL
#define PMB_EDC_PA_44_SHIFT         0
#define PMB_EDC_PA_44_SIGNED        0

#define PMB_EDC_ECN_44_MASK         0x003F0000UL
#define PMB_EDC_ECN_44_SHIFT        16
#define PMB_EDC_ECN_44_SIGNED       0

/* Register EDC_PERIP_BASIC3_44 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_44     0x058C
#define ABS_PMB_EDC_PERIP_BASIC3_44 0x0205358CUL

#define PMB_EDC_MA_44_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_44_SHIFT         0
#define PMB_EDC_MA_44_SIGNED        0

/* Register EDC_PERIP_AGEN4_44 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_44       0x0590
#define ABS_PMB_EDC_PERIP_AGEN4_44   0x02053590UL

#define PMB_EDC_N0_44_MASK           0x0000FFFFUL
#define PMB_EDC_N0_44_SHIFT          0
#define PMB_EDC_N0_44_SIGNED         0

#define PMB_EDC_BUS_BYTES_44_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_44_SHIFT   16
#define PMB_EDC_BUS_BYTES_44_SIGNED  0

#define PMB_EDC_ITEM_BYTES_44_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_44_SHIFT  17
#define PMB_EDC_ITEM_BYTES_44_SIGNED 0

#define PMB_EDC_CLR_ABO_44_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_44_SHIFT     19
#define PMB_EDC_CLR_ABO_44_SIGNED    0

#define PMB_EDC_MODE_44_MASK         0x00E00000UL
#define PMB_EDC_MODE_44_SHIFT        21
#define PMB_EDC_MODE_44_SIGNED       0

/* Register EDC_PERIP_AGEN5_44 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_44     0x0594
#define ABS_PMB_EDC_PERIP_AGEN5_44 0x02053594UL

#define PMB_EDC_N1_44_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_44_SHIFT        0
#define PMB_EDC_N1_44_SIGNED       0

/* Register EDC_PERIP_AGEN6_44 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_44     0x0598
#define ABS_PMB_EDC_PERIP_AGEN6_44 0x02053598UL

#define PMB_EDC_N2_44_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_44_SHIFT        0
#define PMB_EDC_N2_44_SIGNED       0

/* Register EDC_PERIP_AGEN7_44 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_44      0x059C
#define ABS_PMB_EDC_PERIP_AGEN7_44  0x0205359CUL

#define PMB_EDC_LP0_44_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_44_SHIFT        0
#define PMB_EDC_LP0_44_SIGNED       0

#define PMB_EDC_LP1_44_MASK         0x003F0000UL
#define PMB_EDC_LP1_44_SHIFT        16
#define PMB_EDC_LP1_44_SIGNED       0

#define PMB_EDC_LINK_MODE_44_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_44_SHIFT  22
#define PMB_EDC_LINK_MODE_44_SIGNED 0

/* Register EDC_PERIP_BASIC0_45 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_45         0x05A0
#define ABS_PMB_EDC_PERIP_BASIC0_45     0x020535A0UL

#define PMB_EDC_LATCHED_RESET_45_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_45_SHIFT  0
#define PMB_EDC_LATCHED_RESET_45_SIGNED 0

#define PMB_EDC_PULSED_RESET_45_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_45_SHIFT   1
#define PMB_EDC_PULSED_RESET_45_SIGNED  0

#define PMB_EDC_PA_EXT_45_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_45_SHIFT         2
#define PMB_EDC_PA_EXT_45_SIGNED        0

#define PMB_EDC_FINE_RATE_45_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_45_SHIFT      3
#define PMB_EDC_FINE_RATE_45_SIGNED     0

#define PMB_EDC_PER_BUS_45_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_45_SHIFT        5
#define PMB_EDC_PER_BUS_45_SIGNED       0

#define PMB_EDC_TFR_MODE_45_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_45_SHIFT       6
#define PMB_EDC_TFR_MODE_45_SIGNED      0

#define PMB_EDC_EOP_MODE_45_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_45_SHIFT       11
#define PMB_EDC_EOP_MODE_45_SIGNED      0

#define PMB_EDC_DISCARD_OP_45_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_45_SHIFT     13
#define PMB_EDC_DISCARD_OP_45_SIGNED    0

#define PMB_EDC_INCR_45_MASK            0x00004000UL
#define PMB_EDC_INCR_45_SHIFT           14
#define PMB_EDC_INCR_45_SIGNED          0

#define PMB_EDC_BITREV_45_MASK          0x00008000UL
#define PMB_EDC_BITREV_45_SHIFT         15
#define PMB_EDC_BITREV_45_SIGNED        0

#define PMB_EDC_COARSE_RATE_45_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_45_SHIFT    16
#define PMB_EDC_COARSE_RATE_45_SIGNED   0

#define PMB_EDC_PALIGN_45_MASK          0x00080000UL
#define PMB_EDC_PALIGN_45_SHIFT         19
#define PMB_EDC_PALIGN_45_SIGNED        0

#define PMB_EDC_PW_45_MASK              0x00300000UL
#define PMB_EDC_PW_45_SHIFT             20
#define PMB_EDC_PW_45_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_45_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_45_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_45_SIGNED  0

#define PMB_EDC_MEM_BSWAP_45_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_45_SHIFT      23
#define PMB_EDC_MEM_BSWAP_45_SIGNED     0

/* Register EDC_PERIP_BASIC1_45 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_45     0x05A4
#define ABS_PMB_EDC_PERIP_BASIC1_45 0x020535A4UL

#define PMB_EDC_ITEMS_45_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_45_SHIFT      0
#define PMB_EDC_ITEMS_45_SIGNED     0

#define PMB_EDC_TRANSFERS_45_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_45_SHIFT  16
#define PMB_EDC_TRANSFERS_45_SIGNED 0

/* Register EDC_PERIP_BASIC2_45 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_45     0x05A8
#define ABS_PMB_EDC_PERIP_BASIC2_45 0x020535A8UL

#define PMB_EDC_PA_45_MASK          0x0000FFFFUL
#define PMB_EDC_PA_45_SHIFT         0
#define PMB_EDC_PA_45_SIGNED        0

#define PMB_EDC_ECN_45_MASK         0x003F0000UL
#define PMB_EDC_ECN_45_SHIFT        16
#define PMB_EDC_ECN_45_SIGNED       0

/* Register EDC_PERIP_BASIC3_45 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_45     0x05AC
#define ABS_PMB_EDC_PERIP_BASIC3_45 0x020535ACUL

#define PMB_EDC_MA_45_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_45_SHIFT         0
#define PMB_EDC_MA_45_SIGNED        0

/* Register EDC_PERIP_AGEN4_45 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_45       0x05B0
#define ABS_PMB_EDC_PERIP_AGEN4_45   0x020535B0UL

#define PMB_EDC_N0_45_MASK           0x0000FFFFUL
#define PMB_EDC_N0_45_SHIFT          0
#define PMB_EDC_N0_45_SIGNED         0

#define PMB_EDC_BUS_BYTES_45_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_45_SHIFT   16
#define PMB_EDC_BUS_BYTES_45_SIGNED  0

#define PMB_EDC_ITEM_BYTES_45_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_45_SHIFT  17
#define PMB_EDC_ITEM_BYTES_45_SIGNED 0

#define PMB_EDC_CLR_ABO_45_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_45_SHIFT     19
#define PMB_EDC_CLR_ABO_45_SIGNED    0

#define PMB_EDC_MODE_45_MASK         0x00E00000UL
#define PMB_EDC_MODE_45_SHIFT        21
#define PMB_EDC_MODE_45_SIGNED       0

/* Register EDC_PERIP_AGEN5_45 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_45     0x05B4
#define ABS_PMB_EDC_PERIP_AGEN5_45 0x020535B4UL

#define PMB_EDC_N1_45_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_45_SHIFT        0
#define PMB_EDC_N1_45_SIGNED       0

/* Register EDC_PERIP_AGEN6_45 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_45     0x05B8
#define ABS_PMB_EDC_PERIP_AGEN6_45 0x020535B8UL

#define PMB_EDC_N2_45_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_45_SHIFT        0
#define PMB_EDC_N2_45_SIGNED       0

/* Register EDC_PERIP_AGEN7_45 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_45      0x05BC
#define ABS_PMB_EDC_PERIP_AGEN7_45  0x020535BCUL

#define PMB_EDC_LP0_45_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_45_SHIFT        0
#define PMB_EDC_LP0_45_SIGNED       0

#define PMB_EDC_LP1_45_MASK         0x003F0000UL
#define PMB_EDC_LP1_45_SHIFT        16
#define PMB_EDC_LP1_45_SIGNED       0

#define PMB_EDC_LINK_MODE_45_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_45_SHIFT  22
#define PMB_EDC_LINK_MODE_45_SIGNED 0

/* Register EDC_PERIP_BASIC0_46 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_46         0x05C0
#define ABS_PMB_EDC_PERIP_BASIC0_46     0x020535C0UL

#define PMB_EDC_LATCHED_RESET_46_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_46_SHIFT  0
#define PMB_EDC_LATCHED_RESET_46_SIGNED 0

#define PMB_EDC_PULSED_RESET_46_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_46_SHIFT   1
#define PMB_EDC_PULSED_RESET_46_SIGNED  0

#define PMB_EDC_PA_EXT_46_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_46_SHIFT         2
#define PMB_EDC_PA_EXT_46_SIGNED        0

#define PMB_EDC_FINE_RATE_46_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_46_SHIFT      3
#define PMB_EDC_FINE_RATE_46_SIGNED     0

#define PMB_EDC_PER_BUS_46_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_46_SHIFT        5
#define PMB_EDC_PER_BUS_46_SIGNED       0

#define PMB_EDC_TFR_MODE_46_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_46_SHIFT       6
#define PMB_EDC_TFR_MODE_46_SIGNED      0

#define PMB_EDC_EOP_MODE_46_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_46_SHIFT       11
#define PMB_EDC_EOP_MODE_46_SIGNED      0

#define PMB_EDC_DISCARD_OP_46_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_46_SHIFT     13
#define PMB_EDC_DISCARD_OP_46_SIGNED    0

#define PMB_EDC_INCR_46_MASK            0x00004000UL
#define PMB_EDC_INCR_46_SHIFT           14
#define PMB_EDC_INCR_46_SIGNED          0

#define PMB_EDC_BITREV_46_MASK          0x00008000UL
#define PMB_EDC_BITREV_46_SHIFT         15
#define PMB_EDC_BITREV_46_SIGNED        0

#define PMB_EDC_COARSE_RATE_46_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_46_SHIFT    16
#define PMB_EDC_COARSE_RATE_46_SIGNED   0

#define PMB_EDC_PALIGN_46_MASK          0x00080000UL
#define PMB_EDC_PALIGN_46_SHIFT         19
#define PMB_EDC_PALIGN_46_SIGNED        0

#define PMB_EDC_PW_46_MASK              0x00300000UL
#define PMB_EDC_PW_46_SHIFT             20
#define PMB_EDC_PW_46_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_46_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_46_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_46_SIGNED  0

#define PMB_EDC_MEM_BSWAP_46_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_46_SHIFT      23
#define PMB_EDC_MEM_BSWAP_46_SIGNED     0

/* Register EDC_PERIP_BASIC1_46 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_46     0x05C4
#define ABS_PMB_EDC_PERIP_BASIC1_46 0x020535C4UL

#define PMB_EDC_ITEMS_46_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_46_SHIFT      0
#define PMB_EDC_ITEMS_46_SIGNED     0

#define PMB_EDC_TRANSFERS_46_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_46_SHIFT  16
#define PMB_EDC_TRANSFERS_46_SIGNED 0

/* Register EDC_PERIP_BASIC2_46 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_46     0x05C8
#define ABS_PMB_EDC_PERIP_BASIC2_46 0x020535C8UL

#define PMB_EDC_PA_46_MASK          0x0000FFFFUL
#define PMB_EDC_PA_46_SHIFT         0
#define PMB_EDC_PA_46_SIGNED        0

#define PMB_EDC_ECN_46_MASK         0x003F0000UL
#define PMB_EDC_ECN_46_SHIFT        16
#define PMB_EDC_ECN_46_SIGNED       0

/* Register EDC_PERIP_BASIC3_46 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_46     0x05CC
#define ABS_PMB_EDC_PERIP_BASIC3_46 0x020535CCUL

#define PMB_EDC_MA_46_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_46_SHIFT         0
#define PMB_EDC_MA_46_SIGNED        0

/* Register EDC_PERIP_AGEN4_46 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_46       0x05D0
#define ABS_PMB_EDC_PERIP_AGEN4_46   0x020535D0UL

#define PMB_EDC_N0_46_MASK           0x0000FFFFUL
#define PMB_EDC_N0_46_SHIFT          0
#define PMB_EDC_N0_46_SIGNED         0

#define PMB_EDC_BUS_BYTES_46_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_46_SHIFT   16
#define PMB_EDC_BUS_BYTES_46_SIGNED  0

#define PMB_EDC_ITEM_BYTES_46_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_46_SHIFT  17
#define PMB_EDC_ITEM_BYTES_46_SIGNED 0

#define PMB_EDC_CLR_ABO_46_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_46_SHIFT     19
#define PMB_EDC_CLR_ABO_46_SIGNED    0

#define PMB_EDC_MODE_46_MASK         0x00E00000UL
#define PMB_EDC_MODE_46_SHIFT        21
#define PMB_EDC_MODE_46_SIGNED       0

/* Register EDC_PERIP_AGEN5_46 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_46     0x05D4
#define ABS_PMB_EDC_PERIP_AGEN5_46 0x020535D4UL

#define PMB_EDC_N1_46_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_46_SHIFT        0
#define PMB_EDC_N1_46_SIGNED       0

/* Register EDC_PERIP_AGEN6_46 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_46     0x05D8
#define ABS_PMB_EDC_PERIP_AGEN6_46 0x020535D8UL

#define PMB_EDC_N2_46_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_46_SHIFT        0
#define PMB_EDC_N2_46_SIGNED       0

/* Register EDC_PERIP_AGEN7_46 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_46      0x05DC
#define ABS_PMB_EDC_PERIP_AGEN7_46  0x020535DCUL

#define PMB_EDC_LP0_46_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_46_SHIFT        0
#define PMB_EDC_LP0_46_SIGNED       0

#define PMB_EDC_LP1_46_MASK         0x003F0000UL
#define PMB_EDC_LP1_46_SHIFT        16
#define PMB_EDC_LP1_46_SIGNED       0

#define PMB_EDC_LINK_MODE_46_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_46_SHIFT  22
#define PMB_EDC_LINK_MODE_46_SIGNED 0

/* Register EDC_PERIP_BASIC0_47 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_47         0x05E0
#define ABS_PMB_EDC_PERIP_BASIC0_47     0x020535E0UL

#define PMB_EDC_LATCHED_RESET_47_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_47_SHIFT  0
#define PMB_EDC_LATCHED_RESET_47_SIGNED 0

#define PMB_EDC_PULSED_RESET_47_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_47_SHIFT   1
#define PMB_EDC_PULSED_RESET_47_SIGNED  0

#define PMB_EDC_PA_EXT_47_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_47_SHIFT         2
#define PMB_EDC_PA_EXT_47_SIGNED        0

#define PMB_EDC_FINE_RATE_47_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_47_SHIFT      3
#define PMB_EDC_FINE_RATE_47_SIGNED     0

#define PMB_EDC_PER_BUS_47_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_47_SHIFT        5
#define PMB_EDC_PER_BUS_47_SIGNED       0

#define PMB_EDC_TFR_MODE_47_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_47_SHIFT       6
#define PMB_EDC_TFR_MODE_47_SIGNED      0

#define PMB_EDC_EOP_MODE_47_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_47_SHIFT       11
#define PMB_EDC_EOP_MODE_47_SIGNED      0

#define PMB_EDC_DISCARD_OP_47_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_47_SHIFT     13
#define PMB_EDC_DISCARD_OP_47_SIGNED    0

#define PMB_EDC_INCR_47_MASK            0x00004000UL
#define PMB_EDC_INCR_47_SHIFT           14
#define PMB_EDC_INCR_47_SIGNED          0

#define PMB_EDC_BITREV_47_MASK          0x00008000UL
#define PMB_EDC_BITREV_47_SHIFT         15
#define PMB_EDC_BITREV_47_SIGNED        0

#define PMB_EDC_COARSE_RATE_47_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_47_SHIFT    16
#define PMB_EDC_COARSE_RATE_47_SIGNED   0

#define PMB_EDC_PALIGN_47_MASK          0x00080000UL
#define PMB_EDC_PALIGN_47_SHIFT         19
#define PMB_EDC_PALIGN_47_SIGNED        0

#define PMB_EDC_PW_47_MASK              0x00300000UL
#define PMB_EDC_PW_47_SHIFT             20
#define PMB_EDC_PW_47_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_47_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_47_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_47_SIGNED  0

#define PMB_EDC_MEM_BSWAP_47_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_47_SHIFT      23
#define PMB_EDC_MEM_BSWAP_47_SIGNED     0

/* Register EDC_PERIP_BASIC1_47 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_47     0x05E4
#define ABS_PMB_EDC_PERIP_BASIC1_47 0x020535E4UL

#define PMB_EDC_ITEMS_47_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_47_SHIFT      0
#define PMB_EDC_ITEMS_47_SIGNED     0

#define PMB_EDC_TRANSFERS_47_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_47_SHIFT  16
#define PMB_EDC_TRANSFERS_47_SIGNED 0

/* Register EDC_PERIP_BASIC2_47 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_47     0x05E8
#define ABS_PMB_EDC_PERIP_BASIC2_47 0x020535E8UL

#define PMB_EDC_PA_47_MASK          0x0000FFFFUL
#define PMB_EDC_PA_47_SHIFT         0
#define PMB_EDC_PA_47_SIGNED        0

#define PMB_EDC_ECN_47_MASK         0x003F0000UL
#define PMB_EDC_ECN_47_SHIFT        16
#define PMB_EDC_ECN_47_SIGNED       0

/* Register EDC_PERIP_BASIC3_47 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_47     0x05EC
#define ABS_PMB_EDC_PERIP_BASIC3_47 0x020535ECUL

#define PMB_EDC_MA_47_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_47_SHIFT         0
#define PMB_EDC_MA_47_SIGNED        0

/* Register EDC_PERIP_AGEN4_47 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_47       0x05F0
#define ABS_PMB_EDC_PERIP_AGEN4_47   0x020535F0UL

#define PMB_EDC_N0_47_MASK           0x0000FFFFUL
#define PMB_EDC_N0_47_SHIFT          0
#define PMB_EDC_N0_47_SIGNED         0

#define PMB_EDC_BUS_BYTES_47_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_47_SHIFT   16
#define PMB_EDC_BUS_BYTES_47_SIGNED  0

#define PMB_EDC_ITEM_BYTES_47_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_47_SHIFT  17
#define PMB_EDC_ITEM_BYTES_47_SIGNED 0

#define PMB_EDC_CLR_ABO_47_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_47_SHIFT     19
#define PMB_EDC_CLR_ABO_47_SIGNED    0

#define PMB_EDC_MODE_47_MASK         0x00E00000UL
#define PMB_EDC_MODE_47_SHIFT        21
#define PMB_EDC_MODE_47_SIGNED       0

/* Register EDC_PERIP_AGEN5_47 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_47     0x05F4
#define ABS_PMB_EDC_PERIP_AGEN5_47 0x020535F4UL

#define PMB_EDC_N1_47_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_47_SHIFT        0
#define PMB_EDC_N1_47_SIGNED       0

/* Register EDC_PERIP_AGEN6_47 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_47     0x05F8
#define ABS_PMB_EDC_PERIP_AGEN6_47 0x020535F8UL

#define PMB_EDC_N2_47_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_47_SHIFT        0
#define PMB_EDC_N2_47_SIGNED       0

/* Register EDC_PERIP_AGEN7_47 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_47      0x05FC
#define ABS_PMB_EDC_PERIP_AGEN7_47  0x020535FCUL

#define PMB_EDC_LP0_47_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_47_SHIFT        0
#define PMB_EDC_LP0_47_SIGNED       0

#define PMB_EDC_LP1_47_MASK         0x003F0000UL
#define PMB_EDC_LP1_47_SHIFT        16
#define PMB_EDC_LP1_47_SIGNED       0

#define PMB_EDC_LINK_MODE_47_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_47_SHIFT  22
#define PMB_EDC_LINK_MODE_47_SIGNED 0

/* Register EDC_PERIP_BASIC0_48 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_48         0x0600
#define ABS_PMB_EDC_PERIP_BASIC0_48     0x02053600UL

#define PMB_EDC_LATCHED_RESET_48_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_48_SHIFT  0
#define PMB_EDC_LATCHED_RESET_48_SIGNED 0

#define PMB_EDC_PULSED_RESET_48_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_48_SHIFT   1
#define PMB_EDC_PULSED_RESET_48_SIGNED  0

#define PMB_EDC_PA_EXT_48_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_48_SHIFT         2
#define PMB_EDC_PA_EXT_48_SIGNED        0

#define PMB_EDC_FINE_RATE_48_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_48_SHIFT      3
#define PMB_EDC_FINE_RATE_48_SIGNED     0

#define PMB_EDC_PER_BUS_48_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_48_SHIFT        5
#define PMB_EDC_PER_BUS_48_SIGNED       0

#define PMB_EDC_TFR_MODE_48_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_48_SHIFT       6
#define PMB_EDC_TFR_MODE_48_SIGNED      0

#define PMB_EDC_EOP_MODE_48_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_48_SHIFT       11
#define PMB_EDC_EOP_MODE_48_SIGNED      0

#define PMB_EDC_DISCARD_OP_48_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_48_SHIFT     13
#define PMB_EDC_DISCARD_OP_48_SIGNED    0

#define PMB_EDC_INCR_48_MASK            0x00004000UL
#define PMB_EDC_INCR_48_SHIFT           14
#define PMB_EDC_INCR_48_SIGNED          0

#define PMB_EDC_BITREV_48_MASK          0x00008000UL
#define PMB_EDC_BITREV_48_SHIFT         15
#define PMB_EDC_BITREV_48_SIGNED        0

#define PMB_EDC_COARSE_RATE_48_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_48_SHIFT    16
#define PMB_EDC_COARSE_RATE_48_SIGNED   0

#define PMB_EDC_PALIGN_48_MASK          0x00080000UL
#define PMB_EDC_PALIGN_48_SHIFT         19
#define PMB_EDC_PALIGN_48_SIGNED        0

#define PMB_EDC_PW_48_MASK              0x00300000UL
#define PMB_EDC_PW_48_SHIFT             20
#define PMB_EDC_PW_48_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_48_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_48_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_48_SIGNED  0

#define PMB_EDC_MEM_BSWAP_48_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_48_SHIFT      23
#define PMB_EDC_MEM_BSWAP_48_SIGNED     0

/* Register EDC_PERIP_BASIC1_48 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_48     0x0604
#define ABS_PMB_EDC_PERIP_BASIC1_48 0x02053604UL

#define PMB_EDC_ITEMS_48_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_48_SHIFT      0
#define PMB_EDC_ITEMS_48_SIGNED     0

#define PMB_EDC_TRANSFERS_48_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_48_SHIFT  16
#define PMB_EDC_TRANSFERS_48_SIGNED 0

/* Register EDC_PERIP_BASIC2_48 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_48     0x0608
#define ABS_PMB_EDC_PERIP_BASIC2_48 0x02053608UL

#define PMB_EDC_PA_48_MASK          0x0000FFFFUL
#define PMB_EDC_PA_48_SHIFT         0
#define PMB_EDC_PA_48_SIGNED        0

#define PMB_EDC_ECN_48_MASK         0x003F0000UL
#define PMB_EDC_ECN_48_SHIFT        16
#define PMB_EDC_ECN_48_SIGNED       0

/* Register EDC_PERIP_BASIC3_48 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_48     0x060C
#define ABS_PMB_EDC_PERIP_BASIC3_48 0x0205360CUL

#define PMB_EDC_MA_48_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_48_SHIFT         0
#define PMB_EDC_MA_48_SIGNED        0

/* Register EDC_PERIP_AGEN4_48 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_48       0x0610
#define ABS_PMB_EDC_PERIP_AGEN4_48   0x02053610UL

#define PMB_EDC_N0_48_MASK           0x0000FFFFUL
#define PMB_EDC_N0_48_SHIFT          0
#define PMB_EDC_N0_48_SIGNED         0

#define PMB_EDC_BUS_BYTES_48_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_48_SHIFT   16
#define PMB_EDC_BUS_BYTES_48_SIGNED  0

#define PMB_EDC_ITEM_BYTES_48_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_48_SHIFT  17
#define PMB_EDC_ITEM_BYTES_48_SIGNED 0

#define PMB_EDC_CLR_ABO_48_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_48_SHIFT     19
#define PMB_EDC_CLR_ABO_48_SIGNED    0

#define PMB_EDC_MODE_48_MASK         0x00E00000UL
#define PMB_EDC_MODE_48_SHIFT        21
#define PMB_EDC_MODE_48_SIGNED       0

/* Register EDC_PERIP_AGEN5_48 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_48     0x0614
#define ABS_PMB_EDC_PERIP_AGEN5_48 0x02053614UL

#define PMB_EDC_N1_48_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_48_SHIFT        0
#define PMB_EDC_N1_48_SIGNED       0

/* Register EDC_PERIP_AGEN6_48 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_48     0x0618
#define ABS_PMB_EDC_PERIP_AGEN6_48 0x02053618UL

#define PMB_EDC_N2_48_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_48_SHIFT        0
#define PMB_EDC_N2_48_SIGNED       0

/* Register EDC_PERIP_AGEN7_48 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_48      0x061C
#define ABS_PMB_EDC_PERIP_AGEN7_48  0x0205361CUL

#define PMB_EDC_LP0_48_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_48_SHIFT        0
#define PMB_EDC_LP0_48_SIGNED       0

#define PMB_EDC_LP1_48_MASK         0x003F0000UL
#define PMB_EDC_LP1_48_SHIFT        16
#define PMB_EDC_LP1_48_SIGNED       0

#define PMB_EDC_LINK_MODE_48_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_48_SHIFT  22
#define PMB_EDC_LINK_MODE_48_SIGNED 0

/* Register EDC_PERIP_BASIC0_49 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_49         0x0620
#define ABS_PMB_EDC_PERIP_BASIC0_49     0x02053620UL

#define PMB_EDC_LATCHED_RESET_49_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_49_SHIFT  0
#define PMB_EDC_LATCHED_RESET_49_SIGNED 0

#define PMB_EDC_PULSED_RESET_49_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_49_SHIFT   1
#define PMB_EDC_PULSED_RESET_49_SIGNED  0

#define PMB_EDC_PA_EXT_49_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_49_SHIFT         2
#define PMB_EDC_PA_EXT_49_SIGNED        0

#define PMB_EDC_FINE_RATE_49_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_49_SHIFT      3
#define PMB_EDC_FINE_RATE_49_SIGNED     0

#define PMB_EDC_PER_BUS_49_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_49_SHIFT        5
#define PMB_EDC_PER_BUS_49_SIGNED       0

#define PMB_EDC_TFR_MODE_49_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_49_SHIFT       6
#define PMB_EDC_TFR_MODE_49_SIGNED      0

#define PMB_EDC_EOP_MODE_49_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_49_SHIFT       11
#define PMB_EDC_EOP_MODE_49_SIGNED      0

#define PMB_EDC_DISCARD_OP_49_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_49_SHIFT     13
#define PMB_EDC_DISCARD_OP_49_SIGNED    0

#define PMB_EDC_INCR_49_MASK            0x00004000UL
#define PMB_EDC_INCR_49_SHIFT           14
#define PMB_EDC_INCR_49_SIGNED          0

#define PMB_EDC_BITREV_49_MASK          0x00008000UL
#define PMB_EDC_BITREV_49_SHIFT         15
#define PMB_EDC_BITREV_49_SIGNED        0

#define PMB_EDC_COARSE_RATE_49_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_49_SHIFT    16
#define PMB_EDC_COARSE_RATE_49_SIGNED   0

#define PMB_EDC_PALIGN_49_MASK          0x00080000UL
#define PMB_EDC_PALIGN_49_SHIFT         19
#define PMB_EDC_PALIGN_49_SIGNED        0

#define PMB_EDC_PW_49_MASK              0x00300000UL
#define PMB_EDC_PW_49_SHIFT             20
#define PMB_EDC_PW_49_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_49_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_49_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_49_SIGNED  0

#define PMB_EDC_MEM_BSWAP_49_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_49_SHIFT      23
#define PMB_EDC_MEM_BSWAP_49_SIGNED     0

/* Register EDC_PERIP_BASIC1_49 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_49     0x0624
#define ABS_PMB_EDC_PERIP_BASIC1_49 0x02053624UL

#define PMB_EDC_ITEMS_49_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_49_SHIFT      0
#define PMB_EDC_ITEMS_49_SIGNED     0

#define PMB_EDC_TRANSFERS_49_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_49_SHIFT  16
#define PMB_EDC_TRANSFERS_49_SIGNED 0

/* Register EDC_PERIP_BASIC2_49 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_49     0x0628
#define ABS_PMB_EDC_PERIP_BASIC2_49 0x02053628UL

#define PMB_EDC_PA_49_MASK          0x0000FFFFUL
#define PMB_EDC_PA_49_SHIFT         0
#define PMB_EDC_PA_49_SIGNED        0

#define PMB_EDC_ECN_49_MASK         0x003F0000UL
#define PMB_EDC_ECN_49_SHIFT        16
#define PMB_EDC_ECN_49_SIGNED       0

/* Register EDC_PERIP_BASIC3_49 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_49     0x062C
#define ABS_PMB_EDC_PERIP_BASIC3_49 0x0205362CUL

#define PMB_EDC_MA_49_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_49_SHIFT         0
#define PMB_EDC_MA_49_SIGNED        0

/* Register EDC_PERIP_AGEN4_49 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_49       0x0630
#define ABS_PMB_EDC_PERIP_AGEN4_49   0x02053630UL

#define PMB_EDC_N0_49_MASK           0x0000FFFFUL
#define PMB_EDC_N0_49_SHIFT          0
#define PMB_EDC_N0_49_SIGNED         0

#define PMB_EDC_BUS_BYTES_49_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_49_SHIFT   16
#define PMB_EDC_BUS_BYTES_49_SIGNED  0

#define PMB_EDC_ITEM_BYTES_49_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_49_SHIFT  17
#define PMB_EDC_ITEM_BYTES_49_SIGNED 0

#define PMB_EDC_CLR_ABO_49_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_49_SHIFT     19
#define PMB_EDC_CLR_ABO_49_SIGNED    0

#define PMB_EDC_MODE_49_MASK         0x00E00000UL
#define PMB_EDC_MODE_49_SHIFT        21
#define PMB_EDC_MODE_49_SIGNED       0

/* Register EDC_PERIP_AGEN5_49 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_49     0x0634
#define ABS_PMB_EDC_PERIP_AGEN5_49 0x02053634UL

#define PMB_EDC_N1_49_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_49_SHIFT        0
#define PMB_EDC_N1_49_SIGNED       0

/* Register EDC_PERIP_AGEN6_49 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_49     0x0638
#define ABS_PMB_EDC_PERIP_AGEN6_49 0x02053638UL

#define PMB_EDC_N2_49_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_49_SHIFT        0
#define PMB_EDC_N2_49_SIGNED       0

/* Register EDC_PERIP_AGEN7_49 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_49      0x063C
#define ABS_PMB_EDC_PERIP_AGEN7_49  0x0205363CUL

#define PMB_EDC_LP0_49_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_49_SHIFT        0
#define PMB_EDC_LP0_49_SIGNED       0

#define PMB_EDC_LP1_49_MASK         0x003F0000UL
#define PMB_EDC_LP1_49_SHIFT        16
#define PMB_EDC_LP1_49_SIGNED       0

#define PMB_EDC_LINK_MODE_49_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_49_SHIFT  22
#define PMB_EDC_LINK_MODE_49_SIGNED 0

/* Register EDC_PERIP_BASIC0_50 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_50         0x0640
#define ABS_PMB_EDC_PERIP_BASIC0_50     0x02053640UL

#define PMB_EDC_LATCHED_RESET_50_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_50_SHIFT  0
#define PMB_EDC_LATCHED_RESET_50_SIGNED 0

#define PMB_EDC_PULSED_RESET_50_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_50_SHIFT   1
#define PMB_EDC_PULSED_RESET_50_SIGNED  0

#define PMB_EDC_PA_EXT_50_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_50_SHIFT         2
#define PMB_EDC_PA_EXT_50_SIGNED        0

#define PMB_EDC_FINE_RATE_50_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_50_SHIFT      3
#define PMB_EDC_FINE_RATE_50_SIGNED     0

#define PMB_EDC_PER_BUS_50_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_50_SHIFT        5
#define PMB_EDC_PER_BUS_50_SIGNED       0

#define PMB_EDC_TFR_MODE_50_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_50_SHIFT       6
#define PMB_EDC_TFR_MODE_50_SIGNED      0

#define PMB_EDC_EOP_MODE_50_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_50_SHIFT       11
#define PMB_EDC_EOP_MODE_50_SIGNED      0

#define PMB_EDC_DISCARD_OP_50_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_50_SHIFT     13
#define PMB_EDC_DISCARD_OP_50_SIGNED    0

#define PMB_EDC_INCR_50_MASK            0x00004000UL
#define PMB_EDC_INCR_50_SHIFT           14
#define PMB_EDC_INCR_50_SIGNED          0

#define PMB_EDC_BITREV_50_MASK          0x00008000UL
#define PMB_EDC_BITREV_50_SHIFT         15
#define PMB_EDC_BITREV_50_SIGNED        0

#define PMB_EDC_COARSE_RATE_50_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_50_SHIFT    16
#define PMB_EDC_COARSE_RATE_50_SIGNED   0

#define PMB_EDC_PALIGN_50_MASK          0x00080000UL
#define PMB_EDC_PALIGN_50_SHIFT         19
#define PMB_EDC_PALIGN_50_SIGNED        0

#define PMB_EDC_PW_50_MASK              0x00300000UL
#define PMB_EDC_PW_50_SHIFT             20
#define PMB_EDC_PW_50_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_50_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_50_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_50_SIGNED  0

#define PMB_EDC_MEM_BSWAP_50_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_50_SHIFT      23
#define PMB_EDC_MEM_BSWAP_50_SIGNED     0

/* Register EDC_PERIP_BASIC1_50 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_50     0x0644
#define ABS_PMB_EDC_PERIP_BASIC1_50 0x02053644UL

#define PMB_EDC_ITEMS_50_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_50_SHIFT      0
#define PMB_EDC_ITEMS_50_SIGNED     0

#define PMB_EDC_TRANSFERS_50_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_50_SHIFT  16
#define PMB_EDC_TRANSFERS_50_SIGNED 0

/* Register EDC_PERIP_BASIC2_50 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_50     0x0648
#define ABS_PMB_EDC_PERIP_BASIC2_50 0x02053648UL

#define PMB_EDC_PA_50_MASK          0x0000FFFFUL
#define PMB_EDC_PA_50_SHIFT         0
#define PMB_EDC_PA_50_SIGNED        0

#define PMB_EDC_ECN_50_MASK         0x003F0000UL
#define PMB_EDC_ECN_50_SHIFT        16
#define PMB_EDC_ECN_50_SIGNED       0

/* Register EDC_PERIP_BASIC3_50 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_50     0x064C
#define ABS_PMB_EDC_PERIP_BASIC3_50 0x0205364CUL

#define PMB_EDC_MA_50_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_50_SHIFT         0
#define PMB_EDC_MA_50_SIGNED        0

/* Register EDC_PERIP_AGEN4_50 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_50       0x0650
#define ABS_PMB_EDC_PERIP_AGEN4_50   0x02053650UL

#define PMB_EDC_N0_50_MASK           0x0000FFFFUL
#define PMB_EDC_N0_50_SHIFT          0
#define PMB_EDC_N0_50_SIGNED         0

#define PMB_EDC_BUS_BYTES_50_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_50_SHIFT   16
#define PMB_EDC_BUS_BYTES_50_SIGNED  0

#define PMB_EDC_ITEM_BYTES_50_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_50_SHIFT  17
#define PMB_EDC_ITEM_BYTES_50_SIGNED 0

#define PMB_EDC_CLR_ABO_50_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_50_SHIFT     19
#define PMB_EDC_CLR_ABO_50_SIGNED    0

#define PMB_EDC_MODE_50_MASK         0x00E00000UL
#define PMB_EDC_MODE_50_SHIFT        21
#define PMB_EDC_MODE_50_SIGNED       0

/* Register EDC_PERIP_AGEN5_50 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_50     0x0654
#define ABS_PMB_EDC_PERIP_AGEN5_50 0x02053654UL

#define PMB_EDC_N1_50_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_50_SHIFT        0
#define PMB_EDC_N1_50_SIGNED       0

/* Register EDC_PERIP_AGEN6_50 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_50     0x0658
#define ABS_PMB_EDC_PERIP_AGEN6_50 0x02053658UL

#define PMB_EDC_N2_50_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_50_SHIFT        0
#define PMB_EDC_N2_50_SIGNED       0

/* Register EDC_PERIP_AGEN7_50 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_50      0x065C
#define ABS_PMB_EDC_PERIP_AGEN7_50  0x0205365CUL

#define PMB_EDC_LP0_50_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_50_SHIFT        0
#define PMB_EDC_LP0_50_SIGNED       0

#define PMB_EDC_LP1_50_MASK         0x003F0000UL
#define PMB_EDC_LP1_50_SHIFT        16
#define PMB_EDC_LP1_50_SIGNED       0

#define PMB_EDC_LINK_MODE_50_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_50_SHIFT  22
#define PMB_EDC_LINK_MODE_50_SIGNED 0

/* Register EDC_PERIP_BASIC0_51 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_51         0x0660
#define ABS_PMB_EDC_PERIP_BASIC0_51     0x02053660UL

#define PMB_EDC_LATCHED_RESET_51_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_51_SHIFT  0
#define PMB_EDC_LATCHED_RESET_51_SIGNED 0

#define PMB_EDC_PULSED_RESET_51_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_51_SHIFT   1
#define PMB_EDC_PULSED_RESET_51_SIGNED  0

#define PMB_EDC_PA_EXT_51_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_51_SHIFT         2
#define PMB_EDC_PA_EXT_51_SIGNED        0

#define PMB_EDC_FINE_RATE_51_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_51_SHIFT      3
#define PMB_EDC_FINE_RATE_51_SIGNED     0

#define PMB_EDC_PER_BUS_51_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_51_SHIFT        5
#define PMB_EDC_PER_BUS_51_SIGNED       0

#define PMB_EDC_TFR_MODE_51_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_51_SHIFT       6
#define PMB_EDC_TFR_MODE_51_SIGNED      0

#define PMB_EDC_EOP_MODE_51_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_51_SHIFT       11
#define PMB_EDC_EOP_MODE_51_SIGNED      0

#define PMB_EDC_DISCARD_OP_51_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_51_SHIFT     13
#define PMB_EDC_DISCARD_OP_51_SIGNED    0

#define PMB_EDC_INCR_51_MASK            0x00004000UL
#define PMB_EDC_INCR_51_SHIFT           14
#define PMB_EDC_INCR_51_SIGNED          0

#define PMB_EDC_BITREV_51_MASK          0x00008000UL
#define PMB_EDC_BITREV_51_SHIFT         15
#define PMB_EDC_BITREV_51_SIGNED        0

#define PMB_EDC_COARSE_RATE_51_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_51_SHIFT    16
#define PMB_EDC_COARSE_RATE_51_SIGNED   0

#define PMB_EDC_PALIGN_51_MASK          0x00080000UL
#define PMB_EDC_PALIGN_51_SHIFT         19
#define PMB_EDC_PALIGN_51_SIGNED        0

#define PMB_EDC_PW_51_MASK              0x00300000UL
#define PMB_EDC_PW_51_SHIFT             20
#define PMB_EDC_PW_51_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_51_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_51_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_51_SIGNED  0

#define PMB_EDC_MEM_BSWAP_51_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_51_SHIFT      23
#define PMB_EDC_MEM_BSWAP_51_SIGNED     0

/* Register EDC_PERIP_BASIC1_51 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_51     0x0664
#define ABS_PMB_EDC_PERIP_BASIC1_51 0x02053664UL

#define PMB_EDC_ITEMS_51_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_51_SHIFT      0
#define PMB_EDC_ITEMS_51_SIGNED     0

#define PMB_EDC_TRANSFERS_51_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_51_SHIFT  16
#define PMB_EDC_TRANSFERS_51_SIGNED 0

/* Register EDC_PERIP_BASIC2_51 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_51     0x0668
#define ABS_PMB_EDC_PERIP_BASIC2_51 0x02053668UL

#define PMB_EDC_PA_51_MASK          0x0000FFFFUL
#define PMB_EDC_PA_51_SHIFT         0
#define PMB_EDC_PA_51_SIGNED        0

#define PMB_EDC_ECN_51_MASK         0x003F0000UL
#define PMB_EDC_ECN_51_SHIFT        16
#define PMB_EDC_ECN_51_SIGNED       0

/* Register EDC_PERIP_BASIC3_51 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_51     0x066C
#define ABS_PMB_EDC_PERIP_BASIC3_51 0x0205366CUL

#define PMB_EDC_MA_51_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_51_SHIFT         0
#define PMB_EDC_MA_51_SIGNED        0

/* Register EDC_PERIP_AGEN4_51 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_51       0x0670
#define ABS_PMB_EDC_PERIP_AGEN4_51   0x02053670UL

#define PMB_EDC_N0_51_MASK           0x0000FFFFUL
#define PMB_EDC_N0_51_SHIFT          0
#define PMB_EDC_N0_51_SIGNED         0

#define PMB_EDC_BUS_BYTES_51_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_51_SHIFT   16
#define PMB_EDC_BUS_BYTES_51_SIGNED  0

#define PMB_EDC_ITEM_BYTES_51_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_51_SHIFT  17
#define PMB_EDC_ITEM_BYTES_51_SIGNED 0

#define PMB_EDC_CLR_ABO_51_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_51_SHIFT     19
#define PMB_EDC_CLR_ABO_51_SIGNED    0

#define PMB_EDC_MODE_51_MASK         0x00E00000UL
#define PMB_EDC_MODE_51_SHIFT        21
#define PMB_EDC_MODE_51_SIGNED       0

/* Register EDC_PERIP_AGEN5_51 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_51     0x0674
#define ABS_PMB_EDC_PERIP_AGEN5_51 0x02053674UL

#define PMB_EDC_N1_51_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_51_SHIFT        0
#define PMB_EDC_N1_51_SIGNED       0

/* Register EDC_PERIP_AGEN6_51 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_51     0x0678
#define ABS_PMB_EDC_PERIP_AGEN6_51 0x02053678UL

#define PMB_EDC_N2_51_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_51_SHIFT        0
#define PMB_EDC_N2_51_SIGNED       0

/* Register EDC_PERIP_AGEN7_51 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_51      0x067C
#define ABS_PMB_EDC_PERIP_AGEN7_51  0x0205367CUL

#define PMB_EDC_LP0_51_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_51_SHIFT        0
#define PMB_EDC_LP0_51_SIGNED       0

#define PMB_EDC_LP1_51_MASK         0x003F0000UL
#define PMB_EDC_LP1_51_SHIFT        16
#define PMB_EDC_LP1_51_SIGNED       0

#define PMB_EDC_LINK_MODE_51_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_51_SHIFT  22
#define PMB_EDC_LINK_MODE_51_SIGNED 0

/* Register EDC_PERIP_BASIC0_52 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_52         0x0680
#define ABS_PMB_EDC_PERIP_BASIC0_52     0x02053680UL

#define PMB_EDC_LATCHED_RESET_52_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_52_SHIFT  0
#define PMB_EDC_LATCHED_RESET_52_SIGNED 0

#define PMB_EDC_PULSED_RESET_52_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_52_SHIFT   1
#define PMB_EDC_PULSED_RESET_52_SIGNED  0

#define PMB_EDC_PA_EXT_52_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_52_SHIFT         2
#define PMB_EDC_PA_EXT_52_SIGNED        0

#define PMB_EDC_FINE_RATE_52_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_52_SHIFT      3
#define PMB_EDC_FINE_RATE_52_SIGNED     0

#define PMB_EDC_PER_BUS_52_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_52_SHIFT        5
#define PMB_EDC_PER_BUS_52_SIGNED       0

#define PMB_EDC_TFR_MODE_52_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_52_SHIFT       6
#define PMB_EDC_TFR_MODE_52_SIGNED      0

#define PMB_EDC_EOP_MODE_52_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_52_SHIFT       11
#define PMB_EDC_EOP_MODE_52_SIGNED      0

#define PMB_EDC_DISCARD_OP_52_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_52_SHIFT     13
#define PMB_EDC_DISCARD_OP_52_SIGNED    0

#define PMB_EDC_INCR_52_MASK            0x00004000UL
#define PMB_EDC_INCR_52_SHIFT           14
#define PMB_EDC_INCR_52_SIGNED          0

#define PMB_EDC_BITREV_52_MASK          0x00008000UL
#define PMB_EDC_BITREV_52_SHIFT         15
#define PMB_EDC_BITREV_52_SIGNED        0

#define PMB_EDC_COARSE_RATE_52_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_52_SHIFT    16
#define PMB_EDC_COARSE_RATE_52_SIGNED   0

#define PMB_EDC_PALIGN_52_MASK          0x00080000UL
#define PMB_EDC_PALIGN_52_SHIFT         19
#define PMB_EDC_PALIGN_52_SIGNED        0

#define PMB_EDC_PW_52_MASK              0x00300000UL
#define PMB_EDC_PW_52_SHIFT             20
#define PMB_EDC_PW_52_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_52_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_52_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_52_SIGNED  0

#define PMB_EDC_MEM_BSWAP_52_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_52_SHIFT      23
#define PMB_EDC_MEM_BSWAP_52_SIGNED     0

/* Register EDC_PERIP_BASIC1_52 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_52     0x0684
#define ABS_PMB_EDC_PERIP_BASIC1_52 0x02053684UL

#define PMB_EDC_ITEMS_52_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_52_SHIFT      0
#define PMB_EDC_ITEMS_52_SIGNED     0

#define PMB_EDC_TRANSFERS_52_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_52_SHIFT  16
#define PMB_EDC_TRANSFERS_52_SIGNED 0

/* Register EDC_PERIP_BASIC2_52 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_52     0x0688
#define ABS_PMB_EDC_PERIP_BASIC2_52 0x02053688UL

#define PMB_EDC_PA_52_MASK          0x0000FFFFUL
#define PMB_EDC_PA_52_SHIFT         0
#define PMB_EDC_PA_52_SIGNED        0

#define PMB_EDC_ECN_52_MASK         0x003F0000UL
#define PMB_EDC_ECN_52_SHIFT        16
#define PMB_EDC_ECN_52_SIGNED       0

/* Register EDC_PERIP_BASIC3_52 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_52     0x068C
#define ABS_PMB_EDC_PERIP_BASIC3_52 0x0205368CUL

#define PMB_EDC_MA_52_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_52_SHIFT         0
#define PMB_EDC_MA_52_SIGNED        0

/* Register EDC_PERIP_AGEN4_52 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_52       0x0690
#define ABS_PMB_EDC_PERIP_AGEN4_52   0x02053690UL

#define PMB_EDC_N0_52_MASK           0x0000FFFFUL
#define PMB_EDC_N0_52_SHIFT          0
#define PMB_EDC_N0_52_SIGNED         0

#define PMB_EDC_BUS_BYTES_52_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_52_SHIFT   16
#define PMB_EDC_BUS_BYTES_52_SIGNED  0

#define PMB_EDC_ITEM_BYTES_52_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_52_SHIFT  17
#define PMB_EDC_ITEM_BYTES_52_SIGNED 0

#define PMB_EDC_CLR_ABO_52_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_52_SHIFT     19
#define PMB_EDC_CLR_ABO_52_SIGNED    0

#define PMB_EDC_MODE_52_MASK         0x00E00000UL
#define PMB_EDC_MODE_52_SHIFT        21
#define PMB_EDC_MODE_52_SIGNED       0

/* Register EDC_PERIP_AGEN5_52 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_52     0x0694
#define ABS_PMB_EDC_PERIP_AGEN5_52 0x02053694UL

#define PMB_EDC_N1_52_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_52_SHIFT        0
#define PMB_EDC_N1_52_SIGNED       0

/* Register EDC_PERIP_AGEN6_52 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_52     0x0698
#define ABS_PMB_EDC_PERIP_AGEN6_52 0x02053698UL

#define PMB_EDC_N2_52_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_52_SHIFT        0
#define PMB_EDC_N2_52_SIGNED       0

/* Register EDC_PERIP_AGEN7_52 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_52      0x069C
#define ABS_PMB_EDC_PERIP_AGEN7_52  0x0205369CUL

#define PMB_EDC_LP0_52_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_52_SHIFT        0
#define PMB_EDC_LP0_52_SIGNED       0

#define PMB_EDC_LP1_52_MASK         0x003F0000UL
#define PMB_EDC_LP1_52_SHIFT        16
#define PMB_EDC_LP1_52_SIGNED       0

#define PMB_EDC_LINK_MODE_52_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_52_SHIFT  22
#define PMB_EDC_LINK_MODE_52_SIGNED 0

/* Register EDC_PERIP_BASIC0_53 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_53         0x06A0
#define ABS_PMB_EDC_PERIP_BASIC0_53     0x020536A0UL

#define PMB_EDC_LATCHED_RESET_53_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_53_SHIFT  0
#define PMB_EDC_LATCHED_RESET_53_SIGNED 0

#define PMB_EDC_PULSED_RESET_53_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_53_SHIFT   1
#define PMB_EDC_PULSED_RESET_53_SIGNED  0

#define PMB_EDC_PA_EXT_53_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_53_SHIFT         2
#define PMB_EDC_PA_EXT_53_SIGNED        0

#define PMB_EDC_FINE_RATE_53_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_53_SHIFT      3
#define PMB_EDC_FINE_RATE_53_SIGNED     0

#define PMB_EDC_PER_BUS_53_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_53_SHIFT        5
#define PMB_EDC_PER_BUS_53_SIGNED       0

#define PMB_EDC_TFR_MODE_53_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_53_SHIFT       6
#define PMB_EDC_TFR_MODE_53_SIGNED      0

#define PMB_EDC_EOP_MODE_53_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_53_SHIFT       11
#define PMB_EDC_EOP_MODE_53_SIGNED      0

#define PMB_EDC_DISCARD_OP_53_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_53_SHIFT     13
#define PMB_EDC_DISCARD_OP_53_SIGNED    0

#define PMB_EDC_INCR_53_MASK            0x00004000UL
#define PMB_EDC_INCR_53_SHIFT           14
#define PMB_EDC_INCR_53_SIGNED          0

#define PMB_EDC_BITREV_53_MASK          0x00008000UL
#define PMB_EDC_BITREV_53_SHIFT         15
#define PMB_EDC_BITREV_53_SIGNED        0

#define PMB_EDC_COARSE_RATE_53_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_53_SHIFT    16
#define PMB_EDC_COARSE_RATE_53_SIGNED   0

#define PMB_EDC_PALIGN_53_MASK          0x00080000UL
#define PMB_EDC_PALIGN_53_SHIFT         19
#define PMB_EDC_PALIGN_53_SIGNED        0

#define PMB_EDC_PW_53_MASK              0x00300000UL
#define PMB_EDC_PW_53_SHIFT             20
#define PMB_EDC_PW_53_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_53_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_53_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_53_SIGNED  0

#define PMB_EDC_MEM_BSWAP_53_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_53_SHIFT      23
#define PMB_EDC_MEM_BSWAP_53_SIGNED     0

/* Register EDC_PERIP_BASIC1_53 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_53     0x06A4
#define ABS_PMB_EDC_PERIP_BASIC1_53 0x020536A4UL

#define PMB_EDC_ITEMS_53_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_53_SHIFT      0
#define PMB_EDC_ITEMS_53_SIGNED     0

#define PMB_EDC_TRANSFERS_53_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_53_SHIFT  16
#define PMB_EDC_TRANSFERS_53_SIGNED 0

/* Register EDC_PERIP_BASIC2_53 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_53     0x06A8
#define ABS_PMB_EDC_PERIP_BASIC2_53 0x020536A8UL

#define PMB_EDC_PA_53_MASK          0x0000FFFFUL
#define PMB_EDC_PA_53_SHIFT         0
#define PMB_EDC_PA_53_SIGNED        0

#define PMB_EDC_ECN_53_MASK         0x003F0000UL
#define PMB_EDC_ECN_53_SHIFT        16
#define PMB_EDC_ECN_53_SIGNED       0

/* Register EDC_PERIP_BASIC3_53 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_53     0x06AC
#define ABS_PMB_EDC_PERIP_BASIC3_53 0x020536ACUL

#define PMB_EDC_MA_53_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_53_SHIFT         0
#define PMB_EDC_MA_53_SIGNED        0

/* Register EDC_PERIP_AGEN4_53 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_53       0x06B0
#define ABS_PMB_EDC_PERIP_AGEN4_53   0x020536B0UL

#define PMB_EDC_N0_53_MASK           0x0000FFFFUL
#define PMB_EDC_N0_53_SHIFT          0
#define PMB_EDC_N0_53_SIGNED         0

#define PMB_EDC_BUS_BYTES_53_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_53_SHIFT   16
#define PMB_EDC_BUS_BYTES_53_SIGNED  0

#define PMB_EDC_ITEM_BYTES_53_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_53_SHIFT  17
#define PMB_EDC_ITEM_BYTES_53_SIGNED 0

#define PMB_EDC_CLR_ABO_53_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_53_SHIFT     19
#define PMB_EDC_CLR_ABO_53_SIGNED    0

#define PMB_EDC_MODE_53_MASK         0x00E00000UL
#define PMB_EDC_MODE_53_SHIFT        21
#define PMB_EDC_MODE_53_SIGNED       0

/* Register EDC_PERIP_AGEN5_53 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_53     0x06B4
#define ABS_PMB_EDC_PERIP_AGEN5_53 0x020536B4UL

#define PMB_EDC_N1_53_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_53_SHIFT        0
#define PMB_EDC_N1_53_SIGNED       0

/* Register EDC_PERIP_AGEN6_53 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_53     0x06B8
#define ABS_PMB_EDC_PERIP_AGEN6_53 0x020536B8UL

#define PMB_EDC_N2_53_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_53_SHIFT        0
#define PMB_EDC_N2_53_SIGNED       0

/* Register EDC_PERIP_AGEN7_53 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_53      0x06BC
#define ABS_PMB_EDC_PERIP_AGEN7_53  0x020536BCUL

#define PMB_EDC_LP0_53_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_53_SHIFT        0
#define PMB_EDC_LP0_53_SIGNED       0

#define PMB_EDC_LP1_53_MASK         0x003F0000UL
#define PMB_EDC_LP1_53_SHIFT        16
#define PMB_EDC_LP1_53_SIGNED       0

#define PMB_EDC_LINK_MODE_53_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_53_SHIFT  22
#define PMB_EDC_LINK_MODE_53_SIGNED 0

/* Register EDC_PERIP_BASIC0_54 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_54         0x06C0
#define ABS_PMB_EDC_PERIP_BASIC0_54     0x020536C0UL

#define PMB_EDC_LATCHED_RESET_54_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_54_SHIFT  0
#define PMB_EDC_LATCHED_RESET_54_SIGNED 0

#define PMB_EDC_PULSED_RESET_54_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_54_SHIFT   1
#define PMB_EDC_PULSED_RESET_54_SIGNED  0

#define PMB_EDC_PA_EXT_54_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_54_SHIFT         2
#define PMB_EDC_PA_EXT_54_SIGNED        0

#define PMB_EDC_FINE_RATE_54_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_54_SHIFT      3
#define PMB_EDC_FINE_RATE_54_SIGNED     0

#define PMB_EDC_PER_BUS_54_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_54_SHIFT        5
#define PMB_EDC_PER_BUS_54_SIGNED       0

#define PMB_EDC_TFR_MODE_54_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_54_SHIFT       6
#define PMB_EDC_TFR_MODE_54_SIGNED      0

#define PMB_EDC_EOP_MODE_54_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_54_SHIFT       11
#define PMB_EDC_EOP_MODE_54_SIGNED      0

#define PMB_EDC_DISCARD_OP_54_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_54_SHIFT     13
#define PMB_EDC_DISCARD_OP_54_SIGNED    0

#define PMB_EDC_INCR_54_MASK            0x00004000UL
#define PMB_EDC_INCR_54_SHIFT           14
#define PMB_EDC_INCR_54_SIGNED          0

#define PMB_EDC_BITREV_54_MASK          0x00008000UL
#define PMB_EDC_BITREV_54_SHIFT         15
#define PMB_EDC_BITREV_54_SIGNED        0

#define PMB_EDC_COARSE_RATE_54_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_54_SHIFT    16
#define PMB_EDC_COARSE_RATE_54_SIGNED   0

#define PMB_EDC_PALIGN_54_MASK          0x00080000UL
#define PMB_EDC_PALIGN_54_SHIFT         19
#define PMB_EDC_PALIGN_54_SIGNED        0

#define PMB_EDC_PW_54_MASK              0x00300000UL
#define PMB_EDC_PW_54_SHIFT             20
#define PMB_EDC_PW_54_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_54_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_54_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_54_SIGNED  0

#define PMB_EDC_MEM_BSWAP_54_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_54_SHIFT      23
#define PMB_EDC_MEM_BSWAP_54_SIGNED     0

/* Register EDC_PERIP_BASIC1_54 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_54     0x06C4
#define ABS_PMB_EDC_PERIP_BASIC1_54 0x020536C4UL

#define PMB_EDC_ITEMS_54_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_54_SHIFT      0
#define PMB_EDC_ITEMS_54_SIGNED     0

#define PMB_EDC_TRANSFERS_54_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_54_SHIFT  16
#define PMB_EDC_TRANSFERS_54_SIGNED 0

/* Register EDC_PERIP_BASIC2_54 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_54     0x06C8
#define ABS_PMB_EDC_PERIP_BASIC2_54 0x020536C8UL

#define PMB_EDC_PA_54_MASK          0x0000FFFFUL
#define PMB_EDC_PA_54_SHIFT         0
#define PMB_EDC_PA_54_SIGNED        0

#define PMB_EDC_ECN_54_MASK         0x003F0000UL
#define PMB_EDC_ECN_54_SHIFT        16
#define PMB_EDC_ECN_54_SIGNED       0

/* Register EDC_PERIP_BASIC3_54 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_54     0x06CC
#define ABS_PMB_EDC_PERIP_BASIC3_54 0x020536CCUL

#define PMB_EDC_MA_54_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_54_SHIFT         0
#define PMB_EDC_MA_54_SIGNED        0

/* Register EDC_PERIP_AGEN4_54 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_54       0x06D0
#define ABS_PMB_EDC_PERIP_AGEN4_54   0x020536D0UL

#define PMB_EDC_N0_54_MASK           0x0000FFFFUL
#define PMB_EDC_N0_54_SHIFT          0
#define PMB_EDC_N0_54_SIGNED         0

#define PMB_EDC_BUS_BYTES_54_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_54_SHIFT   16
#define PMB_EDC_BUS_BYTES_54_SIGNED  0

#define PMB_EDC_ITEM_BYTES_54_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_54_SHIFT  17
#define PMB_EDC_ITEM_BYTES_54_SIGNED 0

#define PMB_EDC_CLR_ABO_54_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_54_SHIFT     19
#define PMB_EDC_CLR_ABO_54_SIGNED    0

#define PMB_EDC_MODE_54_MASK         0x00E00000UL
#define PMB_EDC_MODE_54_SHIFT        21
#define PMB_EDC_MODE_54_SIGNED       0

/* Register EDC_PERIP_AGEN5_54 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_54     0x06D4
#define ABS_PMB_EDC_PERIP_AGEN5_54 0x020536D4UL

#define PMB_EDC_N1_54_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_54_SHIFT        0
#define PMB_EDC_N1_54_SIGNED       0

/* Register EDC_PERIP_AGEN6_54 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_54     0x06D8
#define ABS_PMB_EDC_PERIP_AGEN6_54 0x020536D8UL

#define PMB_EDC_N2_54_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_54_SHIFT        0
#define PMB_EDC_N2_54_SIGNED       0

/* Register EDC_PERIP_AGEN7_54 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_54      0x06DC
#define ABS_PMB_EDC_PERIP_AGEN7_54  0x020536DCUL

#define PMB_EDC_LP0_54_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_54_SHIFT        0
#define PMB_EDC_LP0_54_SIGNED       0

#define PMB_EDC_LP1_54_MASK         0x003F0000UL
#define PMB_EDC_LP1_54_SHIFT        16
#define PMB_EDC_LP1_54_SIGNED       0

#define PMB_EDC_LINK_MODE_54_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_54_SHIFT  22
#define PMB_EDC_LINK_MODE_54_SIGNED 0

/* Register EDC_PERIP_BASIC0_55 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_55         0x06E0
#define ABS_PMB_EDC_PERIP_BASIC0_55     0x020536E0UL

#define PMB_EDC_LATCHED_RESET_55_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_55_SHIFT  0
#define PMB_EDC_LATCHED_RESET_55_SIGNED 0

#define PMB_EDC_PULSED_RESET_55_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_55_SHIFT   1
#define PMB_EDC_PULSED_RESET_55_SIGNED  0

#define PMB_EDC_PA_EXT_55_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_55_SHIFT         2
#define PMB_EDC_PA_EXT_55_SIGNED        0

#define PMB_EDC_FINE_RATE_55_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_55_SHIFT      3
#define PMB_EDC_FINE_RATE_55_SIGNED     0

#define PMB_EDC_PER_BUS_55_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_55_SHIFT        5
#define PMB_EDC_PER_BUS_55_SIGNED       0

#define PMB_EDC_TFR_MODE_55_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_55_SHIFT       6
#define PMB_EDC_TFR_MODE_55_SIGNED      0

#define PMB_EDC_EOP_MODE_55_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_55_SHIFT       11
#define PMB_EDC_EOP_MODE_55_SIGNED      0

#define PMB_EDC_DISCARD_OP_55_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_55_SHIFT     13
#define PMB_EDC_DISCARD_OP_55_SIGNED    0

#define PMB_EDC_INCR_55_MASK            0x00004000UL
#define PMB_EDC_INCR_55_SHIFT           14
#define PMB_EDC_INCR_55_SIGNED          0

#define PMB_EDC_BITREV_55_MASK          0x00008000UL
#define PMB_EDC_BITREV_55_SHIFT         15
#define PMB_EDC_BITREV_55_SIGNED        0

#define PMB_EDC_COARSE_RATE_55_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_55_SHIFT    16
#define PMB_EDC_COARSE_RATE_55_SIGNED   0

#define PMB_EDC_PALIGN_55_MASK          0x00080000UL
#define PMB_EDC_PALIGN_55_SHIFT         19
#define PMB_EDC_PALIGN_55_SIGNED        0

#define PMB_EDC_PW_55_MASK              0x00300000UL
#define PMB_EDC_PW_55_SHIFT             20
#define PMB_EDC_PW_55_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_55_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_55_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_55_SIGNED  0

#define PMB_EDC_MEM_BSWAP_55_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_55_SHIFT      23
#define PMB_EDC_MEM_BSWAP_55_SIGNED     0

/* Register EDC_PERIP_BASIC1_55 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_55     0x06E4
#define ABS_PMB_EDC_PERIP_BASIC1_55 0x020536E4UL

#define PMB_EDC_ITEMS_55_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_55_SHIFT      0
#define PMB_EDC_ITEMS_55_SIGNED     0

#define PMB_EDC_TRANSFERS_55_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_55_SHIFT  16
#define PMB_EDC_TRANSFERS_55_SIGNED 0

/* Register EDC_PERIP_BASIC2_55 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_55     0x06E8
#define ABS_PMB_EDC_PERIP_BASIC2_55 0x020536E8UL

#define PMB_EDC_PA_55_MASK          0x0000FFFFUL
#define PMB_EDC_PA_55_SHIFT         0
#define PMB_EDC_PA_55_SIGNED        0

#define PMB_EDC_ECN_55_MASK         0x003F0000UL
#define PMB_EDC_ECN_55_SHIFT        16
#define PMB_EDC_ECN_55_SIGNED       0

/* Register EDC_PERIP_BASIC3_55 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_55     0x06EC
#define ABS_PMB_EDC_PERIP_BASIC3_55 0x020536ECUL

#define PMB_EDC_MA_55_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_55_SHIFT         0
#define PMB_EDC_MA_55_SIGNED        0

/* Register EDC_PERIP_AGEN4_55 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_55       0x06F0
#define ABS_PMB_EDC_PERIP_AGEN4_55   0x020536F0UL

#define PMB_EDC_N0_55_MASK           0x0000FFFFUL
#define PMB_EDC_N0_55_SHIFT          0
#define PMB_EDC_N0_55_SIGNED         0

#define PMB_EDC_BUS_BYTES_55_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_55_SHIFT   16
#define PMB_EDC_BUS_BYTES_55_SIGNED  0

#define PMB_EDC_ITEM_BYTES_55_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_55_SHIFT  17
#define PMB_EDC_ITEM_BYTES_55_SIGNED 0

#define PMB_EDC_CLR_ABO_55_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_55_SHIFT     19
#define PMB_EDC_CLR_ABO_55_SIGNED    0

#define PMB_EDC_MODE_55_MASK         0x00E00000UL
#define PMB_EDC_MODE_55_SHIFT        21
#define PMB_EDC_MODE_55_SIGNED       0

/* Register EDC_PERIP_AGEN5_55 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_55     0x06F4
#define ABS_PMB_EDC_PERIP_AGEN5_55 0x020536F4UL

#define PMB_EDC_N1_55_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_55_SHIFT        0
#define PMB_EDC_N1_55_SIGNED       0

/* Register EDC_PERIP_AGEN6_55 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_55     0x06F8
#define ABS_PMB_EDC_PERIP_AGEN6_55 0x020536F8UL

#define PMB_EDC_N2_55_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_55_SHIFT        0
#define PMB_EDC_N2_55_SIGNED       0

/* Register EDC_PERIP_AGEN7_55 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_55      0x06FC
#define ABS_PMB_EDC_PERIP_AGEN7_55  0x020536FCUL

#define PMB_EDC_LP0_55_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_55_SHIFT        0
#define PMB_EDC_LP0_55_SIGNED       0

#define PMB_EDC_LP1_55_MASK         0x003F0000UL
#define PMB_EDC_LP1_55_SHIFT        16
#define PMB_EDC_LP1_55_SIGNED       0

#define PMB_EDC_LINK_MODE_55_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_55_SHIFT  22
#define PMB_EDC_LINK_MODE_55_SIGNED 0

/* Register EDC_PERIP_BASIC0_56 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_56         0x0700
#define ABS_PMB_EDC_PERIP_BASIC0_56     0x02053700UL

#define PMB_EDC_LATCHED_RESET_56_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_56_SHIFT  0
#define PMB_EDC_LATCHED_RESET_56_SIGNED 0

#define PMB_EDC_PULSED_RESET_56_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_56_SHIFT   1
#define PMB_EDC_PULSED_RESET_56_SIGNED  0

#define PMB_EDC_PA_EXT_56_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_56_SHIFT         2
#define PMB_EDC_PA_EXT_56_SIGNED        0

#define PMB_EDC_FINE_RATE_56_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_56_SHIFT      3
#define PMB_EDC_FINE_RATE_56_SIGNED     0

#define PMB_EDC_PER_BUS_56_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_56_SHIFT        5
#define PMB_EDC_PER_BUS_56_SIGNED       0

#define PMB_EDC_TFR_MODE_56_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_56_SHIFT       6
#define PMB_EDC_TFR_MODE_56_SIGNED      0

#define PMB_EDC_EOP_MODE_56_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_56_SHIFT       11
#define PMB_EDC_EOP_MODE_56_SIGNED      0

#define PMB_EDC_DISCARD_OP_56_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_56_SHIFT     13
#define PMB_EDC_DISCARD_OP_56_SIGNED    0

#define PMB_EDC_INCR_56_MASK            0x00004000UL
#define PMB_EDC_INCR_56_SHIFT           14
#define PMB_EDC_INCR_56_SIGNED          0

#define PMB_EDC_BITREV_56_MASK          0x00008000UL
#define PMB_EDC_BITREV_56_SHIFT         15
#define PMB_EDC_BITREV_56_SIGNED        0

#define PMB_EDC_COARSE_RATE_56_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_56_SHIFT    16
#define PMB_EDC_COARSE_RATE_56_SIGNED   0

#define PMB_EDC_PALIGN_56_MASK          0x00080000UL
#define PMB_EDC_PALIGN_56_SHIFT         19
#define PMB_EDC_PALIGN_56_SIGNED        0

#define PMB_EDC_PW_56_MASK              0x00300000UL
#define PMB_EDC_PW_56_SHIFT             20
#define PMB_EDC_PW_56_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_56_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_56_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_56_SIGNED  0

#define PMB_EDC_MEM_BSWAP_56_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_56_SHIFT      23
#define PMB_EDC_MEM_BSWAP_56_SIGNED     0

/* Register EDC_PERIP_BASIC1_56 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_56     0x0704
#define ABS_PMB_EDC_PERIP_BASIC1_56 0x02053704UL

#define PMB_EDC_ITEMS_56_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_56_SHIFT      0
#define PMB_EDC_ITEMS_56_SIGNED     0

#define PMB_EDC_TRANSFERS_56_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_56_SHIFT  16
#define PMB_EDC_TRANSFERS_56_SIGNED 0

/* Register EDC_PERIP_BASIC2_56 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_56     0x0708
#define ABS_PMB_EDC_PERIP_BASIC2_56 0x02053708UL

#define PMB_EDC_PA_56_MASK          0x0000FFFFUL
#define PMB_EDC_PA_56_SHIFT         0
#define PMB_EDC_PA_56_SIGNED        0

#define PMB_EDC_ECN_56_MASK         0x003F0000UL
#define PMB_EDC_ECN_56_SHIFT        16
#define PMB_EDC_ECN_56_SIGNED       0

/* Register EDC_PERIP_BASIC3_56 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_56     0x070C
#define ABS_PMB_EDC_PERIP_BASIC3_56 0x0205370CUL

#define PMB_EDC_MA_56_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_56_SHIFT         0
#define PMB_EDC_MA_56_SIGNED        0

/* Register EDC_PERIP_AGEN4_56 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_56       0x0710
#define ABS_PMB_EDC_PERIP_AGEN4_56   0x02053710UL

#define PMB_EDC_N0_56_MASK           0x0000FFFFUL
#define PMB_EDC_N0_56_SHIFT          0
#define PMB_EDC_N0_56_SIGNED         0

#define PMB_EDC_BUS_BYTES_56_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_56_SHIFT   16
#define PMB_EDC_BUS_BYTES_56_SIGNED  0

#define PMB_EDC_ITEM_BYTES_56_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_56_SHIFT  17
#define PMB_EDC_ITEM_BYTES_56_SIGNED 0

#define PMB_EDC_CLR_ABO_56_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_56_SHIFT     19
#define PMB_EDC_CLR_ABO_56_SIGNED    0

#define PMB_EDC_MODE_56_MASK         0x00E00000UL
#define PMB_EDC_MODE_56_SHIFT        21
#define PMB_EDC_MODE_56_SIGNED       0

/* Register EDC_PERIP_AGEN5_56 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_56     0x0714
#define ABS_PMB_EDC_PERIP_AGEN5_56 0x02053714UL

#define PMB_EDC_N1_56_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_56_SHIFT        0
#define PMB_EDC_N1_56_SIGNED       0

/* Register EDC_PERIP_AGEN6_56 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_56     0x0718
#define ABS_PMB_EDC_PERIP_AGEN6_56 0x02053718UL

#define PMB_EDC_N2_56_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_56_SHIFT        0
#define PMB_EDC_N2_56_SIGNED       0

/* Register EDC_PERIP_AGEN7_56 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_56      0x071C
#define ABS_PMB_EDC_PERIP_AGEN7_56  0x0205371CUL

#define PMB_EDC_LP0_56_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_56_SHIFT        0
#define PMB_EDC_LP0_56_SIGNED       0

#define PMB_EDC_LP1_56_MASK         0x003F0000UL
#define PMB_EDC_LP1_56_SHIFT        16
#define PMB_EDC_LP1_56_SIGNED       0

#define PMB_EDC_LINK_MODE_56_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_56_SHIFT  22
#define PMB_EDC_LINK_MODE_56_SIGNED 0

/* Register EDC_PERIP_BASIC0_57 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_57         0x0720
#define ABS_PMB_EDC_PERIP_BASIC0_57     0x02053720UL

#define PMB_EDC_LATCHED_RESET_57_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_57_SHIFT  0
#define PMB_EDC_LATCHED_RESET_57_SIGNED 0

#define PMB_EDC_PULSED_RESET_57_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_57_SHIFT   1
#define PMB_EDC_PULSED_RESET_57_SIGNED  0

#define PMB_EDC_PA_EXT_57_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_57_SHIFT         2
#define PMB_EDC_PA_EXT_57_SIGNED        0

#define PMB_EDC_FINE_RATE_57_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_57_SHIFT      3
#define PMB_EDC_FINE_RATE_57_SIGNED     0

#define PMB_EDC_PER_BUS_57_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_57_SHIFT        5
#define PMB_EDC_PER_BUS_57_SIGNED       0

#define PMB_EDC_TFR_MODE_57_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_57_SHIFT       6
#define PMB_EDC_TFR_MODE_57_SIGNED      0

#define PMB_EDC_EOP_MODE_57_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_57_SHIFT       11
#define PMB_EDC_EOP_MODE_57_SIGNED      0

#define PMB_EDC_DISCARD_OP_57_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_57_SHIFT     13
#define PMB_EDC_DISCARD_OP_57_SIGNED    0

#define PMB_EDC_INCR_57_MASK            0x00004000UL
#define PMB_EDC_INCR_57_SHIFT           14
#define PMB_EDC_INCR_57_SIGNED          0

#define PMB_EDC_BITREV_57_MASK          0x00008000UL
#define PMB_EDC_BITREV_57_SHIFT         15
#define PMB_EDC_BITREV_57_SIGNED        0

#define PMB_EDC_COARSE_RATE_57_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_57_SHIFT    16
#define PMB_EDC_COARSE_RATE_57_SIGNED   0

#define PMB_EDC_PALIGN_57_MASK          0x00080000UL
#define PMB_EDC_PALIGN_57_SHIFT         19
#define PMB_EDC_PALIGN_57_SIGNED        0

#define PMB_EDC_PW_57_MASK              0x00300000UL
#define PMB_EDC_PW_57_SHIFT             20
#define PMB_EDC_PW_57_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_57_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_57_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_57_SIGNED  0

#define PMB_EDC_MEM_BSWAP_57_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_57_SHIFT      23
#define PMB_EDC_MEM_BSWAP_57_SIGNED     0

/* Register EDC_PERIP_BASIC1_57 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_57     0x0724
#define ABS_PMB_EDC_PERIP_BASIC1_57 0x02053724UL

#define PMB_EDC_ITEMS_57_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_57_SHIFT      0
#define PMB_EDC_ITEMS_57_SIGNED     0

#define PMB_EDC_TRANSFERS_57_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_57_SHIFT  16
#define PMB_EDC_TRANSFERS_57_SIGNED 0

/* Register EDC_PERIP_BASIC2_57 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_57     0x0728
#define ABS_PMB_EDC_PERIP_BASIC2_57 0x02053728UL

#define PMB_EDC_PA_57_MASK          0x0000FFFFUL
#define PMB_EDC_PA_57_SHIFT         0
#define PMB_EDC_PA_57_SIGNED        0

#define PMB_EDC_ECN_57_MASK         0x003F0000UL
#define PMB_EDC_ECN_57_SHIFT        16
#define PMB_EDC_ECN_57_SIGNED       0

/* Register EDC_PERIP_BASIC3_57 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_57     0x072C
#define ABS_PMB_EDC_PERIP_BASIC3_57 0x0205372CUL

#define PMB_EDC_MA_57_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_57_SHIFT         0
#define PMB_EDC_MA_57_SIGNED        0

/* Register EDC_PERIP_AGEN4_57 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_57       0x0730
#define ABS_PMB_EDC_PERIP_AGEN4_57   0x02053730UL

#define PMB_EDC_N0_57_MASK           0x0000FFFFUL
#define PMB_EDC_N0_57_SHIFT          0
#define PMB_EDC_N0_57_SIGNED         0

#define PMB_EDC_BUS_BYTES_57_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_57_SHIFT   16
#define PMB_EDC_BUS_BYTES_57_SIGNED  0

#define PMB_EDC_ITEM_BYTES_57_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_57_SHIFT  17
#define PMB_EDC_ITEM_BYTES_57_SIGNED 0

#define PMB_EDC_CLR_ABO_57_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_57_SHIFT     19
#define PMB_EDC_CLR_ABO_57_SIGNED    0

#define PMB_EDC_MODE_57_MASK         0x00E00000UL
#define PMB_EDC_MODE_57_SHIFT        21
#define PMB_EDC_MODE_57_SIGNED       0

/* Register EDC_PERIP_AGEN5_57 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_57     0x0734
#define ABS_PMB_EDC_PERIP_AGEN5_57 0x02053734UL

#define PMB_EDC_N1_57_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_57_SHIFT        0
#define PMB_EDC_N1_57_SIGNED       0

/* Register EDC_PERIP_AGEN6_57 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_57     0x0738
#define ABS_PMB_EDC_PERIP_AGEN6_57 0x02053738UL

#define PMB_EDC_N2_57_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_57_SHIFT        0
#define PMB_EDC_N2_57_SIGNED       0

/* Register EDC_PERIP_AGEN7_57 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_57      0x073C
#define ABS_PMB_EDC_PERIP_AGEN7_57  0x0205373CUL

#define PMB_EDC_LP0_57_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_57_SHIFT        0
#define PMB_EDC_LP0_57_SIGNED       0

#define PMB_EDC_LP1_57_MASK         0x003F0000UL
#define PMB_EDC_LP1_57_SHIFT        16
#define PMB_EDC_LP1_57_SIGNED       0

#define PMB_EDC_LINK_MODE_57_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_57_SHIFT  22
#define PMB_EDC_LINK_MODE_57_SIGNED 0

/* Register EDC_PERIP_BASIC0_58 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_58         0x0740
#define ABS_PMB_EDC_PERIP_BASIC0_58     0x02053740UL

#define PMB_EDC_LATCHED_RESET_58_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_58_SHIFT  0
#define PMB_EDC_LATCHED_RESET_58_SIGNED 0

#define PMB_EDC_PULSED_RESET_58_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_58_SHIFT   1
#define PMB_EDC_PULSED_RESET_58_SIGNED  0

#define PMB_EDC_PA_EXT_58_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_58_SHIFT         2
#define PMB_EDC_PA_EXT_58_SIGNED        0

#define PMB_EDC_FINE_RATE_58_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_58_SHIFT      3
#define PMB_EDC_FINE_RATE_58_SIGNED     0

#define PMB_EDC_PER_BUS_58_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_58_SHIFT        5
#define PMB_EDC_PER_BUS_58_SIGNED       0

#define PMB_EDC_TFR_MODE_58_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_58_SHIFT       6
#define PMB_EDC_TFR_MODE_58_SIGNED      0

#define PMB_EDC_EOP_MODE_58_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_58_SHIFT       11
#define PMB_EDC_EOP_MODE_58_SIGNED      0

#define PMB_EDC_DISCARD_OP_58_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_58_SHIFT     13
#define PMB_EDC_DISCARD_OP_58_SIGNED    0

#define PMB_EDC_INCR_58_MASK            0x00004000UL
#define PMB_EDC_INCR_58_SHIFT           14
#define PMB_EDC_INCR_58_SIGNED          0

#define PMB_EDC_BITREV_58_MASK          0x00008000UL
#define PMB_EDC_BITREV_58_SHIFT         15
#define PMB_EDC_BITREV_58_SIGNED        0

#define PMB_EDC_COARSE_RATE_58_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_58_SHIFT    16
#define PMB_EDC_COARSE_RATE_58_SIGNED   0

#define PMB_EDC_PALIGN_58_MASK          0x00080000UL
#define PMB_EDC_PALIGN_58_SHIFT         19
#define PMB_EDC_PALIGN_58_SIGNED        0

#define PMB_EDC_PW_58_MASK              0x00300000UL
#define PMB_EDC_PW_58_SHIFT             20
#define PMB_EDC_PW_58_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_58_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_58_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_58_SIGNED  0

#define PMB_EDC_MEM_BSWAP_58_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_58_SHIFT      23
#define PMB_EDC_MEM_BSWAP_58_SIGNED     0

/* Register EDC_PERIP_BASIC1_58 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_58     0x0744
#define ABS_PMB_EDC_PERIP_BASIC1_58 0x02053744UL

#define PMB_EDC_ITEMS_58_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_58_SHIFT      0
#define PMB_EDC_ITEMS_58_SIGNED     0

#define PMB_EDC_TRANSFERS_58_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_58_SHIFT  16
#define PMB_EDC_TRANSFERS_58_SIGNED 0

/* Register EDC_PERIP_BASIC2_58 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_58     0x0748
#define ABS_PMB_EDC_PERIP_BASIC2_58 0x02053748UL

#define PMB_EDC_PA_58_MASK          0x0000FFFFUL
#define PMB_EDC_PA_58_SHIFT         0
#define PMB_EDC_PA_58_SIGNED        0

#define PMB_EDC_ECN_58_MASK         0x003F0000UL
#define PMB_EDC_ECN_58_SHIFT        16
#define PMB_EDC_ECN_58_SIGNED       0

/* Register EDC_PERIP_BASIC3_58 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_58     0x074C
#define ABS_PMB_EDC_PERIP_BASIC3_58 0x0205374CUL

#define PMB_EDC_MA_58_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_58_SHIFT         0
#define PMB_EDC_MA_58_SIGNED        0

/* Register EDC_PERIP_AGEN4_58 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_58       0x0750
#define ABS_PMB_EDC_PERIP_AGEN4_58   0x02053750UL

#define PMB_EDC_N0_58_MASK           0x0000FFFFUL
#define PMB_EDC_N0_58_SHIFT          0
#define PMB_EDC_N0_58_SIGNED         0

#define PMB_EDC_BUS_BYTES_58_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_58_SHIFT   16
#define PMB_EDC_BUS_BYTES_58_SIGNED  0

#define PMB_EDC_ITEM_BYTES_58_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_58_SHIFT  17
#define PMB_EDC_ITEM_BYTES_58_SIGNED 0

#define PMB_EDC_CLR_ABO_58_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_58_SHIFT     19
#define PMB_EDC_CLR_ABO_58_SIGNED    0

#define PMB_EDC_MODE_58_MASK         0x00E00000UL
#define PMB_EDC_MODE_58_SHIFT        21
#define PMB_EDC_MODE_58_SIGNED       0

/* Register EDC_PERIP_AGEN5_58 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_58     0x0754
#define ABS_PMB_EDC_PERIP_AGEN5_58 0x02053754UL

#define PMB_EDC_N1_58_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_58_SHIFT        0
#define PMB_EDC_N1_58_SIGNED       0

/* Register EDC_PERIP_AGEN6_58 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_58     0x0758
#define ABS_PMB_EDC_PERIP_AGEN6_58 0x02053758UL

#define PMB_EDC_N2_58_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_58_SHIFT        0
#define PMB_EDC_N2_58_SIGNED       0

/* Register EDC_PERIP_AGEN7_58 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_58      0x075C
#define ABS_PMB_EDC_PERIP_AGEN7_58  0x0205375CUL

#define PMB_EDC_LP0_58_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_58_SHIFT        0
#define PMB_EDC_LP0_58_SIGNED       0

#define PMB_EDC_LP1_58_MASK         0x003F0000UL
#define PMB_EDC_LP1_58_SHIFT        16
#define PMB_EDC_LP1_58_SIGNED       0

#define PMB_EDC_LINK_MODE_58_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_58_SHIFT  22
#define PMB_EDC_LINK_MODE_58_SIGNED 0

/* Register EDC_PERIP_BASIC0_59 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_59         0x0760
#define ABS_PMB_EDC_PERIP_BASIC0_59     0x02053760UL

#define PMB_EDC_LATCHED_RESET_59_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_59_SHIFT  0
#define PMB_EDC_LATCHED_RESET_59_SIGNED 0

#define PMB_EDC_PULSED_RESET_59_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_59_SHIFT   1
#define PMB_EDC_PULSED_RESET_59_SIGNED  0

#define PMB_EDC_PA_EXT_59_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_59_SHIFT         2
#define PMB_EDC_PA_EXT_59_SIGNED        0

#define PMB_EDC_FINE_RATE_59_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_59_SHIFT      3
#define PMB_EDC_FINE_RATE_59_SIGNED     0

#define PMB_EDC_PER_BUS_59_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_59_SHIFT        5
#define PMB_EDC_PER_BUS_59_SIGNED       0

#define PMB_EDC_TFR_MODE_59_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_59_SHIFT       6
#define PMB_EDC_TFR_MODE_59_SIGNED      0

#define PMB_EDC_EOP_MODE_59_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_59_SHIFT       11
#define PMB_EDC_EOP_MODE_59_SIGNED      0

#define PMB_EDC_DISCARD_OP_59_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_59_SHIFT     13
#define PMB_EDC_DISCARD_OP_59_SIGNED    0

#define PMB_EDC_INCR_59_MASK            0x00004000UL
#define PMB_EDC_INCR_59_SHIFT           14
#define PMB_EDC_INCR_59_SIGNED          0

#define PMB_EDC_BITREV_59_MASK          0x00008000UL
#define PMB_EDC_BITREV_59_SHIFT         15
#define PMB_EDC_BITREV_59_SIGNED        0

#define PMB_EDC_COARSE_RATE_59_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_59_SHIFT    16
#define PMB_EDC_COARSE_RATE_59_SIGNED   0

#define PMB_EDC_PALIGN_59_MASK          0x00080000UL
#define PMB_EDC_PALIGN_59_SHIFT         19
#define PMB_EDC_PALIGN_59_SIGNED        0

#define PMB_EDC_PW_59_MASK              0x00300000UL
#define PMB_EDC_PW_59_SHIFT             20
#define PMB_EDC_PW_59_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_59_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_59_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_59_SIGNED  0

#define PMB_EDC_MEM_BSWAP_59_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_59_SHIFT      23
#define PMB_EDC_MEM_BSWAP_59_SIGNED     0

/* Register EDC_PERIP_BASIC1_59 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_59     0x0764
#define ABS_PMB_EDC_PERIP_BASIC1_59 0x02053764UL

#define PMB_EDC_ITEMS_59_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_59_SHIFT      0
#define PMB_EDC_ITEMS_59_SIGNED     0

#define PMB_EDC_TRANSFERS_59_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_59_SHIFT  16
#define PMB_EDC_TRANSFERS_59_SIGNED 0

/* Register EDC_PERIP_BASIC2_59 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_59     0x0768
#define ABS_PMB_EDC_PERIP_BASIC2_59 0x02053768UL

#define PMB_EDC_PA_59_MASK          0x0000FFFFUL
#define PMB_EDC_PA_59_SHIFT         0
#define PMB_EDC_PA_59_SIGNED        0

#define PMB_EDC_ECN_59_MASK         0x003F0000UL
#define PMB_EDC_ECN_59_SHIFT        16
#define PMB_EDC_ECN_59_SIGNED       0

/* Register EDC_PERIP_BASIC3_59 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_59     0x076C
#define ABS_PMB_EDC_PERIP_BASIC3_59 0x0205376CUL

#define PMB_EDC_MA_59_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_59_SHIFT         0
#define PMB_EDC_MA_59_SIGNED        0

/* Register EDC_PERIP_AGEN4_59 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_59       0x0770
#define ABS_PMB_EDC_PERIP_AGEN4_59   0x02053770UL

#define PMB_EDC_N0_59_MASK           0x0000FFFFUL
#define PMB_EDC_N0_59_SHIFT          0
#define PMB_EDC_N0_59_SIGNED         0

#define PMB_EDC_BUS_BYTES_59_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_59_SHIFT   16
#define PMB_EDC_BUS_BYTES_59_SIGNED  0

#define PMB_EDC_ITEM_BYTES_59_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_59_SHIFT  17
#define PMB_EDC_ITEM_BYTES_59_SIGNED 0

#define PMB_EDC_CLR_ABO_59_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_59_SHIFT     19
#define PMB_EDC_CLR_ABO_59_SIGNED    0

#define PMB_EDC_MODE_59_MASK         0x00E00000UL
#define PMB_EDC_MODE_59_SHIFT        21
#define PMB_EDC_MODE_59_SIGNED       0

/* Register EDC_PERIP_AGEN5_59 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_59     0x0774
#define ABS_PMB_EDC_PERIP_AGEN5_59 0x02053774UL

#define PMB_EDC_N1_59_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_59_SHIFT        0
#define PMB_EDC_N1_59_SIGNED       0

/* Register EDC_PERIP_AGEN6_59 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_59     0x0778
#define ABS_PMB_EDC_PERIP_AGEN6_59 0x02053778UL

#define PMB_EDC_N2_59_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_59_SHIFT        0
#define PMB_EDC_N2_59_SIGNED       0

/* Register EDC_PERIP_AGEN7_59 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_59      0x077C
#define ABS_PMB_EDC_PERIP_AGEN7_59  0x0205377CUL

#define PMB_EDC_LP0_59_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_59_SHIFT        0
#define PMB_EDC_LP0_59_SIGNED       0

#define PMB_EDC_LP1_59_MASK         0x003F0000UL
#define PMB_EDC_LP1_59_SHIFT        16
#define PMB_EDC_LP1_59_SIGNED       0

#define PMB_EDC_LINK_MODE_59_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_59_SHIFT  22
#define PMB_EDC_LINK_MODE_59_SIGNED 0

/* Register EDC_PERIP_BASIC0_60 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_60         0x0780
#define ABS_PMB_EDC_PERIP_BASIC0_60     0x02053780UL

#define PMB_EDC_LATCHED_RESET_60_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_60_SHIFT  0
#define PMB_EDC_LATCHED_RESET_60_SIGNED 0

#define PMB_EDC_PULSED_RESET_60_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_60_SHIFT   1
#define PMB_EDC_PULSED_RESET_60_SIGNED  0

#define PMB_EDC_PA_EXT_60_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_60_SHIFT         2
#define PMB_EDC_PA_EXT_60_SIGNED        0

#define PMB_EDC_FINE_RATE_60_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_60_SHIFT      3
#define PMB_EDC_FINE_RATE_60_SIGNED     0

#define PMB_EDC_PER_BUS_60_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_60_SHIFT        5
#define PMB_EDC_PER_BUS_60_SIGNED       0

#define PMB_EDC_TFR_MODE_60_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_60_SHIFT       6
#define PMB_EDC_TFR_MODE_60_SIGNED      0

#define PMB_EDC_EOP_MODE_60_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_60_SHIFT       11
#define PMB_EDC_EOP_MODE_60_SIGNED      0

#define PMB_EDC_DISCARD_OP_60_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_60_SHIFT     13
#define PMB_EDC_DISCARD_OP_60_SIGNED    0

#define PMB_EDC_INCR_60_MASK            0x00004000UL
#define PMB_EDC_INCR_60_SHIFT           14
#define PMB_EDC_INCR_60_SIGNED          0

#define PMB_EDC_BITREV_60_MASK          0x00008000UL
#define PMB_EDC_BITREV_60_SHIFT         15
#define PMB_EDC_BITREV_60_SIGNED        0

#define PMB_EDC_COARSE_RATE_60_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_60_SHIFT    16
#define PMB_EDC_COARSE_RATE_60_SIGNED   0

#define PMB_EDC_PALIGN_60_MASK          0x00080000UL
#define PMB_EDC_PALIGN_60_SHIFT         19
#define PMB_EDC_PALIGN_60_SIGNED        0

#define PMB_EDC_PW_60_MASK              0x00300000UL
#define PMB_EDC_PW_60_SHIFT             20
#define PMB_EDC_PW_60_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_60_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_60_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_60_SIGNED  0

#define PMB_EDC_MEM_BSWAP_60_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_60_SHIFT      23
#define PMB_EDC_MEM_BSWAP_60_SIGNED     0

/* Register EDC_PERIP_BASIC1_60 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_60     0x0784
#define ABS_PMB_EDC_PERIP_BASIC1_60 0x02053784UL

#define PMB_EDC_ITEMS_60_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_60_SHIFT      0
#define PMB_EDC_ITEMS_60_SIGNED     0

#define PMB_EDC_TRANSFERS_60_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_60_SHIFT  16
#define PMB_EDC_TRANSFERS_60_SIGNED 0

/* Register EDC_PERIP_BASIC2_60 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_60     0x0788
#define ABS_PMB_EDC_PERIP_BASIC2_60 0x02053788UL

#define PMB_EDC_PA_60_MASK          0x0000FFFFUL
#define PMB_EDC_PA_60_SHIFT         0
#define PMB_EDC_PA_60_SIGNED        0

#define PMB_EDC_ECN_60_MASK         0x003F0000UL
#define PMB_EDC_ECN_60_SHIFT        16
#define PMB_EDC_ECN_60_SIGNED       0

/* Register EDC_PERIP_BASIC3_60 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_60     0x078C
#define ABS_PMB_EDC_PERIP_BASIC3_60 0x0205378CUL

#define PMB_EDC_MA_60_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_60_SHIFT         0
#define PMB_EDC_MA_60_SIGNED        0

/* Register EDC_PERIP_AGEN4_60 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_60       0x0790
#define ABS_PMB_EDC_PERIP_AGEN4_60   0x02053790UL

#define PMB_EDC_N0_60_MASK           0x0000FFFFUL
#define PMB_EDC_N0_60_SHIFT          0
#define PMB_EDC_N0_60_SIGNED         0

#define PMB_EDC_BUS_BYTES_60_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_60_SHIFT   16
#define PMB_EDC_BUS_BYTES_60_SIGNED  0

#define PMB_EDC_ITEM_BYTES_60_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_60_SHIFT  17
#define PMB_EDC_ITEM_BYTES_60_SIGNED 0

#define PMB_EDC_CLR_ABO_60_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_60_SHIFT     19
#define PMB_EDC_CLR_ABO_60_SIGNED    0

#define PMB_EDC_MODE_60_MASK         0x00E00000UL
#define PMB_EDC_MODE_60_SHIFT        21
#define PMB_EDC_MODE_60_SIGNED       0

/* Register EDC_PERIP_AGEN5_60 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_60     0x0794
#define ABS_PMB_EDC_PERIP_AGEN5_60 0x02053794UL

#define PMB_EDC_N1_60_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_60_SHIFT        0
#define PMB_EDC_N1_60_SIGNED       0

/* Register EDC_PERIP_AGEN6_60 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_60     0x0798
#define ABS_PMB_EDC_PERIP_AGEN6_60 0x02053798UL

#define PMB_EDC_N2_60_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_60_SHIFT        0
#define PMB_EDC_N2_60_SIGNED       0

/* Register EDC_PERIP_AGEN7_60 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_60      0x079C
#define ABS_PMB_EDC_PERIP_AGEN7_60  0x0205379CUL

#define PMB_EDC_LP0_60_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_60_SHIFT        0
#define PMB_EDC_LP0_60_SIGNED       0

#define PMB_EDC_LP1_60_MASK         0x003F0000UL
#define PMB_EDC_LP1_60_SHIFT        16
#define PMB_EDC_LP1_60_SIGNED       0

#define PMB_EDC_LINK_MODE_60_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_60_SHIFT  22
#define PMB_EDC_LINK_MODE_60_SIGNED 0

/* Register EDC_PERIP_BASIC0_61 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_61         0x07A0
#define ABS_PMB_EDC_PERIP_BASIC0_61     0x020537A0UL

#define PMB_EDC_LATCHED_RESET_61_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_61_SHIFT  0
#define PMB_EDC_LATCHED_RESET_61_SIGNED 0

#define PMB_EDC_PULSED_RESET_61_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_61_SHIFT   1
#define PMB_EDC_PULSED_RESET_61_SIGNED  0

#define PMB_EDC_PA_EXT_61_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_61_SHIFT         2
#define PMB_EDC_PA_EXT_61_SIGNED        0

#define PMB_EDC_FINE_RATE_61_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_61_SHIFT      3
#define PMB_EDC_FINE_RATE_61_SIGNED     0

#define PMB_EDC_PER_BUS_61_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_61_SHIFT        5
#define PMB_EDC_PER_BUS_61_SIGNED       0

#define PMB_EDC_TFR_MODE_61_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_61_SHIFT       6
#define PMB_EDC_TFR_MODE_61_SIGNED      0

#define PMB_EDC_EOP_MODE_61_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_61_SHIFT       11
#define PMB_EDC_EOP_MODE_61_SIGNED      0

#define PMB_EDC_DISCARD_OP_61_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_61_SHIFT     13
#define PMB_EDC_DISCARD_OP_61_SIGNED    0

#define PMB_EDC_INCR_61_MASK            0x00004000UL
#define PMB_EDC_INCR_61_SHIFT           14
#define PMB_EDC_INCR_61_SIGNED          0

#define PMB_EDC_BITREV_61_MASK          0x00008000UL
#define PMB_EDC_BITREV_61_SHIFT         15
#define PMB_EDC_BITREV_61_SIGNED        0

#define PMB_EDC_COARSE_RATE_61_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_61_SHIFT    16
#define PMB_EDC_COARSE_RATE_61_SIGNED   0

#define PMB_EDC_PALIGN_61_MASK          0x00080000UL
#define PMB_EDC_PALIGN_61_SHIFT         19
#define PMB_EDC_PALIGN_61_SIGNED        0

#define PMB_EDC_PW_61_MASK              0x00300000UL
#define PMB_EDC_PW_61_SHIFT             20
#define PMB_EDC_PW_61_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_61_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_61_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_61_SIGNED  0

#define PMB_EDC_MEM_BSWAP_61_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_61_SHIFT      23
#define PMB_EDC_MEM_BSWAP_61_SIGNED     0

/* Register EDC_PERIP_BASIC1_61 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_61     0x07A4
#define ABS_PMB_EDC_PERIP_BASIC1_61 0x020537A4UL

#define PMB_EDC_ITEMS_61_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_61_SHIFT      0
#define PMB_EDC_ITEMS_61_SIGNED     0

#define PMB_EDC_TRANSFERS_61_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_61_SHIFT  16
#define PMB_EDC_TRANSFERS_61_SIGNED 0

/* Register EDC_PERIP_BASIC2_61 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_61     0x07A8
#define ABS_PMB_EDC_PERIP_BASIC2_61 0x020537A8UL

#define PMB_EDC_PA_61_MASK          0x0000FFFFUL
#define PMB_EDC_PA_61_SHIFT         0
#define PMB_EDC_PA_61_SIGNED        0

#define PMB_EDC_ECN_61_MASK         0x003F0000UL
#define PMB_EDC_ECN_61_SHIFT        16
#define PMB_EDC_ECN_61_SIGNED       0

/* Register EDC_PERIP_BASIC3_61 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_61     0x07AC
#define ABS_PMB_EDC_PERIP_BASIC3_61 0x020537ACUL

#define PMB_EDC_MA_61_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_61_SHIFT         0
#define PMB_EDC_MA_61_SIGNED        0

/* Register EDC_PERIP_AGEN4_61 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_61       0x07B0
#define ABS_PMB_EDC_PERIP_AGEN4_61   0x020537B0UL

#define PMB_EDC_N0_61_MASK           0x0000FFFFUL
#define PMB_EDC_N0_61_SHIFT          0
#define PMB_EDC_N0_61_SIGNED         0

#define PMB_EDC_BUS_BYTES_61_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_61_SHIFT   16
#define PMB_EDC_BUS_BYTES_61_SIGNED  0

#define PMB_EDC_ITEM_BYTES_61_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_61_SHIFT  17
#define PMB_EDC_ITEM_BYTES_61_SIGNED 0

#define PMB_EDC_CLR_ABO_61_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_61_SHIFT     19
#define PMB_EDC_CLR_ABO_61_SIGNED    0

#define PMB_EDC_MODE_61_MASK         0x00E00000UL
#define PMB_EDC_MODE_61_SHIFT        21
#define PMB_EDC_MODE_61_SIGNED       0

/* Register EDC_PERIP_AGEN5_61 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_61     0x07B4
#define ABS_PMB_EDC_PERIP_AGEN5_61 0x020537B4UL

#define PMB_EDC_N1_61_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_61_SHIFT        0
#define PMB_EDC_N1_61_SIGNED       0

/* Register EDC_PERIP_AGEN6_61 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_61     0x07B8
#define ABS_PMB_EDC_PERIP_AGEN6_61 0x020537B8UL

#define PMB_EDC_N2_61_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_61_SHIFT        0
#define PMB_EDC_N2_61_SIGNED       0

/* Register EDC_PERIP_AGEN7_61 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_61      0x07BC
#define ABS_PMB_EDC_PERIP_AGEN7_61  0x020537BCUL

#define PMB_EDC_LP0_61_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_61_SHIFT        0
#define PMB_EDC_LP0_61_SIGNED       0

#define PMB_EDC_LP1_61_MASK         0x003F0000UL
#define PMB_EDC_LP1_61_SHIFT        16
#define PMB_EDC_LP1_61_SIGNED       0

#define PMB_EDC_LINK_MODE_61_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_61_SHIFT  22
#define PMB_EDC_LINK_MODE_61_SIGNED 0

/* Register EDC_PERIP_BASIC0_62 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_62         0x07C0
#define ABS_PMB_EDC_PERIP_BASIC0_62     0x020537C0UL

#define PMB_EDC_LATCHED_RESET_62_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_62_SHIFT  0
#define PMB_EDC_LATCHED_RESET_62_SIGNED 0

#define PMB_EDC_PULSED_RESET_62_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_62_SHIFT   1
#define PMB_EDC_PULSED_RESET_62_SIGNED  0

#define PMB_EDC_PA_EXT_62_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_62_SHIFT         2
#define PMB_EDC_PA_EXT_62_SIGNED        0

#define PMB_EDC_FINE_RATE_62_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_62_SHIFT      3
#define PMB_EDC_FINE_RATE_62_SIGNED     0

#define PMB_EDC_PER_BUS_62_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_62_SHIFT        5
#define PMB_EDC_PER_BUS_62_SIGNED       0

#define PMB_EDC_TFR_MODE_62_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_62_SHIFT       6
#define PMB_EDC_TFR_MODE_62_SIGNED      0

#define PMB_EDC_EOP_MODE_62_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_62_SHIFT       11
#define PMB_EDC_EOP_MODE_62_SIGNED      0

#define PMB_EDC_DISCARD_OP_62_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_62_SHIFT     13
#define PMB_EDC_DISCARD_OP_62_SIGNED    0

#define PMB_EDC_INCR_62_MASK            0x00004000UL
#define PMB_EDC_INCR_62_SHIFT           14
#define PMB_EDC_INCR_62_SIGNED          0

#define PMB_EDC_BITREV_62_MASK          0x00008000UL
#define PMB_EDC_BITREV_62_SHIFT         15
#define PMB_EDC_BITREV_62_SIGNED        0

#define PMB_EDC_COARSE_RATE_62_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_62_SHIFT    16
#define PMB_EDC_COARSE_RATE_62_SIGNED   0

#define PMB_EDC_PALIGN_62_MASK          0x00080000UL
#define PMB_EDC_PALIGN_62_SHIFT         19
#define PMB_EDC_PALIGN_62_SIGNED        0

#define PMB_EDC_PW_62_MASK              0x00300000UL
#define PMB_EDC_PW_62_SHIFT             20
#define PMB_EDC_PW_62_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_62_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_62_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_62_SIGNED  0

#define PMB_EDC_MEM_BSWAP_62_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_62_SHIFT      23
#define PMB_EDC_MEM_BSWAP_62_SIGNED     0

/* Register EDC_PERIP_BASIC1_62 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_62     0x07C4
#define ABS_PMB_EDC_PERIP_BASIC1_62 0x020537C4UL

#define PMB_EDC_ITEMS_62_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_62_SHIFT      0
#define PMB_EDC_ITEMS_62_SIGNED     0

#define PMB_EDC_TRANSFERS_62_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_62_SHIFT  16
#define PMB_EDC_TRANSFERS_62_SIGNED 0

/* Register EDC_PERIP_BASIC2_62 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_62     0x07C8
#define ABS_PMB_EDC_PERIP_BASIC2_62 0x020537C8UL

#define PMB_EDC_PA_62_MASK          0x0000FFFFUL
#define PMB_EDC_PA_62_SHIFT         0
#define PMB_EDC_PA_62_SIGNED        0

#define PMB_EDC_ECN_62_MASK         0x003F0000UL
#define PMB_EDC_ECN_62_SHIFT        16
#define PMB_EDC_ECN_62_SIGNED       0

/* Register EDC_PERIP_BASIC3_62 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_62     0x07CC
#define ABS_PMB_EDC_PERIP_BASIC3_62 0x020537CCUL

#define PMB_EDC_MA_62_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_62_SHIFT         0
#define PMB_EDC_MA_62_SIGNED        0

/* Register EDC_PERIP_AGEN4_62 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_62       0x07D0
#define ABS_PMB_EDC_PERIP_AGEN4_62   0x020537D0UL

#define PMB_EDC_N0_62_MASK           0x0000FFFFUL
#define PMB_EDC_N0_62_SHIFT          0
#define PMB_EDC_N0_62_SIGNED         0

#define PMB_EDC_BUS_BYTES_62_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_62_SHIFT   16
#define PMB_EDC_BUS_BYTES_62_SIGNED  0

#define PMB_EDC_ITEM_BYTES_62_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_62_SHIFT  17
#define PMB_EDC_ITEM_BYTES_62_SIGNED 0

#define PMB_EDC_CLR_ABO_62_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_62_SHIFT     19
#define PMB_EDC_CLR_ABO_62_SIGNED    0

#define PMB_EDC_MODE_62_MASK         0x00E00000UL
#define PMB_EDC_MODE_62_SHIFT        21
#define PMB_EDC_MODE_62_SIGNED       0

/* Register EDC_PERIP_AGEN5_62 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_62     0x07D4
#define ABS_PMB_EDC_PERIP_AGEN5_62 0x020537D4UL

#define PMB_EDC_N1_62_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_62_SHIFT        0
#define PMB_EDC_N1_62_SIGNED       0

/* Register EDC_PERIP_AGEN6_62 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_62     0x07D8
#define ABS_PMB_EDC_PERIP_AGEN6_62 0x020537D8UL

#define PMB_EDC_N2_62_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_62_SHIFT        0
#define PMB_EDC_N2_62_SIGNED       0

/* Register EDC_PERIP_AGEN7_62 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_62      0x07DC
#define ABS_PMB_EDC_PERIP_AGEN7_62  0x020537DCUL

#define PMB_EDC_LP0_62_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_62_SHIFT        0
#define PMB_EDC_LP0_62_SIGNED       0

#define PMB_EDC_LP1_62_MASK         0x003F0000UL
#define PMB_EDC_LP1_62_SHIFT        16
#define PMB_EDC_LP1_62_SIGNED       0

#define PMB_EDC_LINK_MODE_62_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_62_SHIFT  22
#define PMB_EDC_LINK_MODE_62_SIGNED 0

/* Register EDC_PERIP_BASIC0_63 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC0_63         0x07E0
#define ABS_PMB_EDC_PERIP_BASIC0_63     0x020537E0UL

#define PMB_EDC_LATCHED_RESET_63_MASK   0x00000001UL
#define PMB_EDC_LATCHED_RESET_63_SHIFT  0
#define PMB_EDC_LATCHED_RESET_63_SIGNED 0

#define PMB_EDC_PULSED_RESET_63_MASK    0x00000002UL
#define PMB_EDC_PULSED_RESET_63_SHIFT   1
#define PMB_EDC_PULSED_RESET_63_SIGNED  0

#define PMB_EDC_PA_EXT_63_MASK          0x00000004UL
#define PMB_EDC_PA_EXT_63_SHIFT         2
#define PMB_EDC_PA_EXT_63_SIGNED        0

#define PMB_EDC_FINE_RATE_63_MASK       0x00000018UL
#define PMB_EDC_FINE_RATE_63_SHIFT      3
#define PMB_EDC_FINE_RATE_63_SIGNED     0

#define PMB_EDC_PER_BUS_63_MASK         0x00000020UL
#define PMB_EDC_PER_BUS_63_SHIFT        5
#define PMB_EDC_PER_BUS_63_SIGNED       0

#define PMB_EDC_TFR_MODE_63_MASK        0x000001C0UL
#define PMB_EDC_TFR_MODE_63_SHIFT       6
#define PMB_EDC_TFR_MODE_63_SIGNED      0

#define PMB_EDC_EOP_MODE_63_MASK        0x00001800UL
#define PMB_EDC_EOP_MODE_63_SHIFT       11
#define PMB_EDC_EOP_MODE_63_SIGNED      0

#define PMB_EDC_DISCARD_OP_63_MASK      0x00002000UL
#define PMB_EDC_DISCARD_OP_63_SHIFT     13
#define PMB_EDC_DISCARD_OP_63_SIGNED    0

#define PMB_EDC_INCR_63_MASK            0x00004000UL
#define PMB_EDC_INCR_63_SHIFT           14
#define PMB_EDC_INCR_63_SIGNED          0

#define PMB_EDC_BITREV_63_MASK          0x00008000UL
#define PMB_EDC_BITREV_63_SHIFT         15
#define PMB_EDC_BITREV_63_SIGNED        0

#define PMB_EDC_COARSE_RATE_63_MASK     0x00070000UL
#define PMB_EDC_COARSE_RATE_63_SHIFT    16
#define PMB_EDC_COARSE_RATE_63_SIGNED   0

#define PMB_EDC_PALIGN_63_MASK          0x00080000UL
#define PMB_EDC_PALIGN_63_SHIFT         19
#define PMB_EDC_PALIGN_63_SIGNED        0

#define PMB_EDC_PW_63_MASK              0x00300000UL
#define PMB_EDC_PW_63_SHIFT             20
#define PMB_EDC_PW_63_SIGNED            0

#define PMB_EDC_DCP_PRIORITY_63_MASK    0x00400000UL
#define PMB_EDC_DCP_PRIORITY_63_SHIFT   22
#define PMB_EDC_DCP_PRIORITY_63_SIGNED  0

#define PMB_EDC_MEM_BSWAP_63_MASK       0x00800000UL
#define PMB_EDC_MEM_BSWAP_63_SHIFT      23
#define PMB_EDC_MEM_BSWAP_63_SIGNED     0

/* Register EDC_PERIP_BASIC1_63 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC1_63     0x07E4
#define ABS_PMB_EDC_PERIP_BASIC1_63 0x020537E4UL

#define PMB_EDC_ITEMS_63_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_63_SHIFT      0
#define PMB_EDC_ITEMS_63_SIGNED     0

#define PMB_EDC_TRANSFERS_63_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_63_SHIFT  16
#define PMB_EDC_TRANSFERS_63_SIGNED 0

/* Register EDC_PERIP_BASIC2_63 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC2_63     0x07E8
#define ABS_PMB_EDC_PERIP_BASIC2_63 0x020537E8UL

#define PMB_EDC_PA_63_MASK          0x0000FFFFUL
#define PMB_EDC_PA_63_SHIFT         0
#define PMB_EDC_PA_63_SIGNED        0

#define PMB_EDC_ECN_63_MASK         0x003F0000UL
#define PMB_EDC_ECN_63_SHIFT        16
#define PMB_EDC_ECN_63_SIGNED       0

/* Register EDC_PERIP_BASIC3_63 (PMR_EDC) */
#define PMB_EDC_PERIP_BASIC3_63     0x07EC
#define ABS_PMB_EDC_PERIP_BASIC3_63 0x020537ECUL

#define PMB_EDC_MA_63_MASK          0x00FFFFFFUL
#define PMB_EDC_MA_63_SHIFT         0
#define PMB_EDC_MA_63_SIGNED        0

/* Register EDC_PERIP_AGEN4_63 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN4_63       0x07F0
#define ABS_PMB_EDC_PERIP_AGEN4_63   0x020537F0UL

#define PMB_EDC_N0_63_MASK           0x0000FFFFUL
#define PMB_EDC_N0_63_SHIFT          0
#define PMB_EDC_N0_63_SIGNED         0

#define PMB_EDC_BUS_BYTES_63_MASK    0x00010000UL
#define PMB_EDC_BUS_BYTES_63_SHIFT   16
#define PMB_EDC_BUS_BYTES_63_SIGNED  0

#define PMB_EDC_ITEM_BYTES_63_MASK   0x00060000UL
#define PMB_EDC_ITEM_BYTES_63_SHIFT  17
#define PMB_EDC_ITEM_BYTES_63_SIGNED 0

#define PMB_EDC_CLR_ABO_63_MASK      0x00080000UL
#define PMB_EDC_CLR_ABO_63_SHIFT     19
#define PMB_EDC_CLR_ABO_63_SIGNED    0

#define PMB_EDC_MODE_63_MASK         0x00E00000UL
#define PMB_EDC_MODE_63_SHIFT        21
#define PMB_EDC_MODE_63_SIGNED       0

/* Register EDC_PERIP_AGEN5_63 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN5_63     0x07F4
#define ABS_PMB_EDC_PERIP_AGEN5_63 0x020537F4UL

#define PMB_EDC_N1_63_MASK         0x00FFFFFFUL
#define PMB_EDC_N1_63_SHIFT        0
#define PMB_EDC_N1_63_SIGNED       0

/* Register EDC_PERIP_AGEN6_63 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN6_63     0x07F8
#define ABS_PMB_EDC_PERIP_AGEN6_63 0x020537F8UL

#define PMB_EDC_N2_63_MASK         0x00FFFFFFUL
#define PMB_EDC_N2_63_SHIFT        0
#define PMB_EDC_N2_63_SIGNED       0

/* Register EDC_PERIP_AGEN7_63 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN7_63      0x07FC
#define ABS_PMB_EDC_PERIP_AGEN7_63  0x020537FCUL

#define PMB_EDC_LP0_63_MASK         0x0000FFFFUL
#define PMB_EDC_LP0_63_SHIFT        0
#define PMB_EDC_LP0_63_SIGNED       0

#define PMB_EDC_LP1_63_MASK         0x003F0000UL
#define PMB_EDC_LP1_63_SHIFT        16
#define PMB_EDC_LP1_63_SIGNED       0

#define PMB_EDC_LINK_MODE_63_MASK   0x00C00000UL
#define PMB_EDC_LINK_MODE_63_SHIFT  22
#define PMB_EDC_LINK_MODE_63_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_0 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_0     0x0800
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_0 0x02053800UL

#define PMB_EDC_AGEN_STATE_A_0_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_0_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_0_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_0 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_0     0x0804
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_0 0x02053804UL

#define PMB_EDC_AGEN_STATE_B_0_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_0_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_0_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_0 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_0     0x0808
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_0 0x02053808UL

#define PMB_EDC_AGEN_STATE_O_0_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_0_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_0_SIGNED     0

/* Register EDC_PERIP_STATUS_0 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_0          0x080C
#define ABS_PMB_EDC_PERIP_STATUS_0      0x0205380CUL

#define PMB_EDC_ITEMS_LEFT_0_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_0_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_0_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_0_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_0_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_0_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_1 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_1     0x0810
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_1 0x02053810UL

#define PMB_EDC_AGEN_STATE_A_1_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_1_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_1_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_1 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_1     0x0814
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_1 0x02053814UL

#define PMB_EDC_AGEN_STATE_B_1_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_1_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_1_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_1 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_1     0x0818
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_1 0x02053818UL

#define PMB_EDC_AGEN_STATE_O_1_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_1_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_1_SIGNED     0

/* Register EDC_PERIP_STATUS_1 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_1          0x081C
#define ABS_PMB_EDC_PERIP_STATUS_1      0x0205381CUL

#define PMB_EDC_ITEMS_LEFT_1_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_1_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_1_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_1_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_1_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_1_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_2 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_2     0x0820
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_2 0x02053820UL

#define PMB_EDC_AGEN_STATE_A_2_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_2_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_2_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_2 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_2     0x0824
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_2 0x02053824UL

#define PMB_EDC_AGEN_STATE_B_2_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_2_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_2_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_2 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_2     0x0828
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_2 0x02053828UL

#define PMB_EDC_AGEN_STATE_O_2_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_2_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_2_SIGNED     0

/* Register EDC_PERIP_STATUS_2 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_2          0x082C
#define ABS_PMB_EDC_PERIP_STATUS_2      0x0205382CUL

#define PMB_EDC_ITEMS_LEFT_2_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_2_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_2_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_2_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_2_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_2_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_3 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_3     0x0830
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_3 0x02053830UL

#define PMB_EDC_AGEN_STATE_A_3_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_3_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_3_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_3 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_3     0x0834
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_3 0x02053834UL

#define PMB_EDC_AGEN_STATE_B_3_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_3_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_3_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_3 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_3     0x0838
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_3 0x02053838UL

#define PMB_EDC_AGEN_STATE_O_3_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_3_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_3_SIGNED     0

/* Register EDC_PERIP_STATUS_3 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_3          0x083C
#define ABS_PMB_EDC_PERIP_STATUS_3      0x0205383CUL

#define PMB_EDC_ITEMS_LEFT_3_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_3_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_3_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_3_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_3_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_3_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_4 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_4     0x0840
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_4 0x02053840UL

#define PMB_EDC_AGEN_STATE_A_4_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_4_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_4_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_4 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_4     0x0844
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_4 0x02053844UL

#define PMB_EDC_AGEN_STATE_B_4_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_4_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_4_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_4 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_4     0x0848
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_4 0x02053848UL

#define PMB_EDC_AGEN_STATE_O_4_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_4_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_4_SIGNED     0

/* Register EDC_PERIP_STATUS_4 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_4          0x084C
#define ABS_PMB_EDC_PERIP_STATUS_4      0x0205384CUL

#define PMB_EDC_ITEMS_LEFT_4_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_4_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_4_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_4_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_4_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_4_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_5 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_5     0x0850
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_5 0x02053850UL

#define PMB_EDC_AGEN_STATE_A_5_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_5_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_5_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_5 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_5     0x0854
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_5 0x02053854UL

#define PMB_EDC_AGEN_STATE_B_5_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_5_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_5_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_5 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_5     0x0858
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_5 0x02053858UL

#define PMB_EDC_AGEN_STATE_O_5_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_5_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_5_SIGNED     0

/* Register EDC_PERIP_STATUS_5 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_5          0x085C
#define ABS_PMB_EDC_PERIP_STATUS_5      0x0205385CUL

#define PMB_EDC_ITEMS_LEFT_5_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_5_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_5_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_5_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_5_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_5_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_6 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_6     0x0860
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_6 0x02053860UL

#define PMB_EDC_AGEN_STATE_A_6_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_6_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_6_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_6 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_6     0x0864
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_6 0x02053864UL

#define PMB_EDC_AGEN_STATE_B_6_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_6_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_6_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_6 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_6     0x0868
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_6 0x02053868UL

#define PMB_EDC_AGEN_STATE_O_6_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_6_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_6_SIGNED     0

/* Register EDC_PERIP_STATUS_6 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_6          0x086C
#define ABS_PMB_EDC_PERIP_STATUS_6      0x0205386CUL

#define PMB_EDC_ITEMS_LEFT_6_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_6_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_6_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_6_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_6_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_6_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_7 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_7     0x0870
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_7 0x02053870UL

#define PMB_EDC_AGEN_STATE_A_7_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_7_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_7_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_7 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_7     0x0874
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_7 0x02053874UL

#define PMB_EDC_AGEN_STATE_B_7_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_7_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_7_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_7 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_7     0x0878
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_7 0x02053878UL

#define PMB_EDC_AGEN_STATE_O_7_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_7_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_7_SIGNED     0

/* Register EDC_PERIP_STATUS_7 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_7          0x087C
#define ABS_PMB_EDC_PERIP_STATUS_7      0x0205387CUL

#define PMB_EDC_ITEMS_LEFT_7_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_7_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_7_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_7_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_7_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_7_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_8 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_8     0x0880
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_8 0x02053880UL

#define PMB_EDC_AGEN_STATE_A_8_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_8_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_8_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_8 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_8     0x0884
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_8 0x02053884UL

#define PMB_EDC_AGEN_STATE_B_8_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_8_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_8_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_8 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_8     0x0888
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_8 0x02053888UL

#define PMB_EDC_AGEN_STATE_O_8_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_8_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_8_SIGNED     0

/* Register EDC_PERIP_STATUS_8 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_8          0x088C
#define ABS_PMB_EDC_PERIP_STATUS_8      0x0205388CUL

#define PMB_EDC_ITEMS_LEFT_8_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_8_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_8_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_8_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_8_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_8_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_9 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_9     0x0890
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_9 0x02053890UL

#define PMB_EDC_AGEN_STATE_A_9_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_9_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_9_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_9 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_9     0x0894
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_9 0x02053894UL

#define PMB_EDC_AGEN_STATE_B_9_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_9_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_9_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_9 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_9     0x0898
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_9 0x02053898UL

#define PMB_EDC_AGEN_STATE_O_9_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_9_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_9_SIGNED     0

/* Register EDC_PERIP_STATUS_9 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_9          0x089C
#define ABS_PMB_EDC_PERIP_STATUS_9      0x0205389CUL

#define PMB_EDC_ITEMS_LEFT_9_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_9_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_9_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_9_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_9_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_9_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_10 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_10     0x08A0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_10 0x020538A0UL

#define PMB_EDC_AGEN_STATE_A_10_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_10_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_10_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_10 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_10     0x08A4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_10 0x020538A4UL

#define PMB_EDC_AGEN_STATE_B_10_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_10_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_10_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_10 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_10     0x08A8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_10 0x020538A8UL

#define PMB_EDC_AGEN_STATE_O_10_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_10_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_10_SIGNED     0

/* Register EDC_PERIP_STATUS_10 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_10          0x08AC
#define ABS_PMB_EDC_PERIP_STATUS_10      0x020538ACUL

#define PMB_EDC_ITEMS_LEFT_10_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_10_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_10_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_10_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_10_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_10_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_11 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_11     0x08B0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_11 0x020538B0UL

#define PMB_EDC_AGEN_STATE_A_11_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_11_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_11_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_11 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_11     0x08B4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_11 0x020538B4UL

#define PMB_EDC_AGEN_STATE_B_11_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_11_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_11_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_11 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_11     0x08B8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_11 0x020538B8UL

#define PMB_EDC_AGEN_STATE_O_11_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_11_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_11_SIGNED     0

/* Register EDC_PERIP_STATUS_11 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_11          0x08BC
#define ABS_PMB_EDC_PERIP_STATUS_11      0x020538BCUL

#define PMB_EDC_ITEMS_LEFT_11_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_11_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_11_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_11_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_11_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_11_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_12 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_12     0x08C0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_12 0x020538C0UL

#define PMB_EDC_AGEN_STATE_A_12_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_12_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_12_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_12 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_12     0x08C4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_12 0x020538C4UL

#define PMB_EDC_AGEN_STATE_B_12_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_12_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_12_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_12 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_12     0x08C8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_12 0x020538C8UL

#define PMB_EDC_AGEN_STATE_O_12_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_12_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_12_SIGNED     0

/* Register EDC_PERIP_STATUS_12 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_12          0x08CC
#define ABS_PMB_EDC_PERIP_STATUS_12      0x020538CCUL

#define PMB_EDC_ITEMS_LEFT_12_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_12_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_12_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_12_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_12_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_12_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_13 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_13     0x08D0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_13 0x020538D0UL

#define PMB_EDC_AGEN_STATE_A_13_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_13_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_13_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_13 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_13     0x08D4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_13 0x020538D4UL

#define PMB_EDC_AGEN_STATE_B_13_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_13_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_13_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_13 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_13     0x08D8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_13 0x020538D8UL

#define PMB_EDC_AGEN_STATE_O_13_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_13_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_13_SIGNED     0

/* Register EDC_PERIP_STATUS_13 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_13          0x08DC
#define ABS_PMB_EDC_PERIP_STATUS_13      0x020538DCUL

#define PMB_EDC_ITEMS_LEFT_13_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_13_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_13_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_13_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_13_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_13_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_14 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_14     0x08E0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_14 0x020538E0UL

#define PMB_EDC_AGEN_STATE_A_14_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_14_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_14_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_14 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_14     0x08E4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_14 0x020538E4UL

#define PMB_EDC_AGEN_STATE_B_14_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_14_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_14_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_14 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_14     0x08E8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_14 0x020538E8UL

#define PMB_EDC_AGEN_STATE_O_14_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_14_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_14_SIGNED     0

/* Register EDC_PERIP_STATUS_14 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_14          0x08EC
#define ABS_PMB_EDC_PERIP_STATUS_14      0x020538ECUL

#define PMB_EDC_ITEMS_LEFT_14_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_14_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_14_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_14_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_14_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_14_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_15 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_15     0x08F0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_15 0x020538F0UL

#define PMB_EDC_AGEN_STATE_A_15_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_15_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_15_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_15 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_15     0x08F4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_15 0x020538F4UL

#define PMB_EDC_AGEN_STATE_B_15_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_15_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_15_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_15 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_15     0x08F8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_15 0x020538F8UL

#define PMB_EDC_AGEN_STATE_O_15_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_15_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_15_SIGNED     0

/* Register EDC_PERIP_STATUS_15 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_15          0x08FC
#define ABS_PMB_EDC_PERIP_STATUS_15      0x020538FCUL

#define PMB_EDC_ITEMS_LEFT_15_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_15_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_15_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_15_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_15_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_15_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_16 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_16     0x0900
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_16 0x02053900UL

#define PMB_EDC_AGEN_STATE_A_16_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_16_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_16_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_16 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_16     0x0904
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_16 0x02053904UL

#define PMB_EDC_AGEN_STATE_B_16_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_16_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_16_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_16 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_16     0x0908
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_16 0x02053908UL

#define PMB_EDC_AGEN_STATE_O_16_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_16_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_16_SIGNED     0

/* Register EDC_PERIP_STATUS_16 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_16          0x090C
#define ABS_PMB_EDC_PERIP_STATUS_16      0x0205390CUL

#define PMB_EDC_ITEMS_LEFT_16_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_16_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_16_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_16_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_16_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_16_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_17 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_17     0x0910
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_17 0x02053910UL

#define PMB_EDC_AGEN_STATE_A_17_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_17_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_17_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_17 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_17     0x0914
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_17 0x02053914UL

#define PMB_EDC_AGEN_STATE_B_17_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_17_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_17_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_17 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_17     0x0918
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_17 0x02053918UL

#define PMB_EDC_AGEN_STATE_O_17_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_17_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_17_SIGNED     0

/* Register EDC_PERIP_STATUS_17 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_17          0x091C
#define ABS_PMB_EDC_PERIP_STATUS_17      0x0205391CUL

#define PMB_EDC_ITEMS_LEFT_17_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_17_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_17_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_17_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_17_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_17_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_18 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_18     0x0920
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_18 0x02053920UL

#define PMB_EDC_AGEN_STATE_A_18_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_18_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_18_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_18 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_18     0x0924
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_18 0x02053924UL

#define PMB_EDC_AGEN_STATE_B_18_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_18_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_18_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_18 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_18     0x0928
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_18 0x02053928UL

#define PMB_EDC_AGEN_STATE_O_18_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_18_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_18_SIGNED     0

/* Register EDC_PERIP_STATUS_18 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_18          0x092C
#define ABS_PMB_EDC_PERIP_STATUS_18      0x0205392CUL

#define PMB_EDC_ITEMS_LEFT_18_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_18_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_18_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_18_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_18_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_18_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_19 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_19     0x0930
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_19 0x02053930UL

#define PMB_EDC_AGEN_STATE_A_19_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_19_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_19_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_19 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_19     0x0934
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_19 0x02053934UL

#define PMB_EDC_AGEN_STATE_B_19_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_19_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_19_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_19 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_19     0x0938
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_19 0x02053938UL

#define PMB_EDC_AGEN_STATE_O_19_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_19_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_19_SIGNED     0

/* Register EDC_PERIP_STATUS_19 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_19          0x093C
#define ABS_PMB_EDC_PERIP_STATUS_19      0x0205393CUL

#define PMB_EDC_ITEMS_LEFT_19_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_19_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_19_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_19_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_19_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_19_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_20 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_20     0x0940
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_20 0x02053940UL

#define PMB_EDC_AGEN_STATE_A_20_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_20_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_20_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_20 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_20     0x0944
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_20 0x02053944UL

#define PMB_EDC_AGEN_STATE_B_20_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_20_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_20_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_20 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_20     0x0948
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_20 0x02053948UL

#define PMB_EDC_AGEN_STATE_O_20_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_20_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_20_SIGNED     0

/* Register EDC_PERIP_STATUS_20 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_20          0x094C
#define ABS_PMB_EDC_PERIP_STATUS_20      0x0205394CUL

#define PMB_EDC_ITEMS_LEFT_20_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_20_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_20_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_20_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_20_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_20_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_21 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_21     0x0950
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_21 0x02053950UL

#define PMB_EDC_AGEN_STATE_A_21_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_21_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_21_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_21 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_21     0x0954
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_21 0x02053954UL

#define PMB_EDC_AGEN_STATE_B_21_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_21_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_21_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_21 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_21     0x0958
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_21 0x02053958UL

#define PMB_EDC_AGEN_STATE_O_21_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_21_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_21_SIGNED     0

/* Register EDC_PERIP_STATUS_21 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_21          0x095C
#define ABS_PMB_EDC_PERIP_STATUS_21      0x0205395CUL

#define PMB_EDC_ITEMS_LEFT_21_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_21_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_21_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_21_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_21_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_21_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_22 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_22     0x0960
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_22 0x02053960UL

#define PMB_EDC_AGEN_STATE_A_22_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_22_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_22_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_22 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_22     0x0964
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_22 0x02053964UL

#define PMB_EDC_AGEN_STATE_B_22_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_22_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_22_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_22 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_22     0x0968
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_22 0x02053968UL

#define PMB_EDC_AGEN_STATE_O_22_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_22_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_22_SIGNED     0

/* Register EDC_PERIP_STATUS_22 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_22          0x096C
#define ABS_PMB_EDC_PERIP_STATUS_22      0x0205396CUL

#define PMB_EDC_ITEMS_LEFT_22_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_22_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_22_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_22_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_22_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_22_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_23 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_23     0x0970
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_23 0x02053970UL

#define PMB_EDC_AGEN_STATE_A_23_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_23_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_23_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_23 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_23     0x0974
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_23 0x02053974UL

#define PMB_EDC_AGEN_STATE_B_23_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_23_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_23_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_23 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_23     0x0978
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_23 0x02053978UL

#define PMB_EDC_AGEN_STATE_O_23_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_23_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_23_SIGNED     0

/* Register EDC_PERIP_STATUS_23 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_23          0x097C
#define ABS_PMB_EDC_PERIP_STATUS_23      0x0205397CUL

#define PMB_EDC_ITEMS_LEFT_23_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_23_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_23_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_23_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_23_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_23_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_24 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_24     0x0980
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_24 0x02053980UL

#define PMB_EDC_AGEN_STATE_A_24_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_24_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_24_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_24 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_24     0x0984
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_24 0x02053984UL

#define PMB_EDC_AGEN_STATE_B_24_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_24_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_24_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_24 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_24     0x0988
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_24 0x02053988UL

#define PMB_EDC_AGEN_STATE_O_24_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_24_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_24_SIGNED     0

/* Register EDC_PERIP_STATUS_24 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_24          0x098C
#define ABS_PMB_EDC_PERIP_STATUS_24      0x0205398CUL

#define PMB_EDC_ITEMS_LEFT_24_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_24_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_24_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_24_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_24_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_24_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_25 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_25     0x0990
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_25 0x02053990UL

#define PMB_EDC_AGEN_STATE_A_25_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_25_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_25_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_25 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_25     0x0994
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_25 0x02053994UL

#define PMB_EDC_AGEN_STATE_B_25_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_25_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_25_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_25 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_25     0x0998
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_25 0x02053998UL

#define PMB_EDC_AGEN_STATE_O_25_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_25_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_25_SIGNED     0

/* Register EDC_PERIP_STATUS_25 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_25          0x099C
#define ABS_PMB_EDC_PERIP_STATUS_25      0x0205399CUL

#define PMB_EDC_ITEMS_LEFT_25_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_25_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_25_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_25_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_25_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_25_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_26 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_26     0x09A0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_26 0x020539A0UL

#define PMB_EDC_AGEN_STATE_A_26_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_26_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_26_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_26 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_26     0x09A4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_26 0x020539A4UL

#define PMB_EDC_AGEN_STATE_B_26_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_26_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_26_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_26 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_26     0x09A8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_26 0x020539A8UL

#define PMB_EDC_AGEN_STATE_O_26_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_26_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_26_SIGNED     0

/* Register EDC_PERIP_STATUS_26 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_26          0x09AC
#define ABS_PMB_EDC_PERIP_STATUS_26      0x020539ACUL

#define PMB_EDC_ITEMS_LEFT_26_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_26_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_26_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_26_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_26_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_26_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_27 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_27     0x09B0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_27 0x020539B0UL

#define PMB_EDC_AGEN_STATE_A_27_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_27_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_27_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_27 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_27     0x09B4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_27 0x020539B4UL

#define PMB_EDC_AGEN_STATE_B_27_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_27_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_27_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_27 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_27     0x09B8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_27 0x020539B8UL

#define PMB_EDC_AGEN_STATE_O_27_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_27_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_27_SIGNED     0

/* Register EDC_PERIP_STATUS_27 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_27          0x09BC
#define ABS_PMB_EDC_PERIP_STATUS_27      0x020539BCUL

#define PMB_EDC_ITEMS_LEFT_27_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_27_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_27_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_27_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_27_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_27_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_28 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_28     0x09C0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_28 0x020539C0UL

#define PMB_EDC_AGEN_STATE_A_28_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_28_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_28_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_28 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_28     0x09C4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_28 0x020539C4UL

#define PMB_EDC_AGEN_STATE_B_28_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_28_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_28_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_28 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_28     0x09C8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_28 0x020539C8UL

#define PMB_EDC_AGEN_STATE_O_28_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_28_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_28_SIGNED     0

/* Register EDC_PERIP_STATUS_28 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_28          0x09CC
#define ABS_PMB_EDC_PERIP_STATUS_28      0x020539CCUL

#define PMB_EDC_ITEMS_LEFT_28_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_28_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_28_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_28_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_28_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_28_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_29 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_29     0x09D0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_29 0x020539D0UL

#define PMB_EDC_AGEN_STATE_A_29_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_29_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_29_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_29 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_29     0x09D4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_29 0x020539D4UL

#define PMB_EDC_AGEN_STATE_B_29_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_29_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_29_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_29 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_29     0x09D8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_29 0x020539D8UL

#define PMB_EDC_AGEN_STATE_O_29_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_29_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_29_SIGNED     0

/* Register EDC_PERIP_STATUS_29 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_29          0x09DC
#define ABS_PMB_EDC_PERIP_STATUS_29      0x020539DCUL

#define PMB_EDC_ITEMS_LEFT_29_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_29_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_29_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_29_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_29_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_29_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_30 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_30     0x09E0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_30 0x020539E0UL

#define PMB_EDC_AGEN_STATE_A_30_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_30_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_30_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_30 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_30     0x09E4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_30 0x020539E4UL

#define PMB_EDC_AGEN_STATE_B_30_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_30_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_30_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_30 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_30     0x09E8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_30 0x020539E8UL

#define PMB_EDC_AGEN_STATE_O_30_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_30_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_30_SIGNED     0

/* Register EDC_PERIP_STATUS_30 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_30          0x09EC
#define ABS_PMB_EDC_PERIP_STATUS_30      0x020539ECUL

#define PMB_EDC_ITEMS_LEFT_30_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_30_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_30_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_30_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_30_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_30_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_31 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_31     0x09F0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_31 0x020539F0UL

#define PMB_EDC_AGEN_STATE_A_31_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_31_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_31_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_31 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_31     0x09F4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_31 0x020539F4UL

#define PMB_EDC_AGEN_STATE_B_31_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_31_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_31_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_31 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_31     0x09F8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_31 0x020539F8UL

#define PMB_EDC_AGEN_STATE_O_31_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_31_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_31_SIGNED     0

/* Register EDC_PERIP_STATUS_31 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_31          0x09FC
#define ABS_PMB_EDC_PERIP_STATUS_31      0x020539FCUL

#define PMB_EDC_ITEMS_LEFT_31_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_31_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_31_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_31_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_31_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_31_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_32 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_32     0x0A00
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_32 0x02053A00UL

#define PMB_EDC_AGEN_STATE_A_32_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_32_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_32_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_32 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_32     0x0A04
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_32 0x02053A04UL

#define PMB_EDC_AGEN_STATE_B_32_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_32_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_32_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_32 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_32     0x0A08
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_32 0x02053A08UL

#define PMB_EDC_AGEN_STATE_O_32_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_32_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_32_SIGNED     0

/* Register EDC_PERIP_STATUS_32 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_32          0x0A0C
#define ABS_PMB_EDC_PERIP_STATUS_32      0x02053A0CUL

#define PMB_EDC_ITEMS_LEFT_32_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_32_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_32_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_32_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_32_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_32_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_33 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_33     0x0A10
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_33 0x02053A10UL

#define PMB_EDC_AGEN_STATE_A_33_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_33_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_33_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_33 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_33     0x0A14
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_33 0x02053A14UL

#define PMB_EDC_AGEN_STATE_B_33_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_33_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_33_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_33 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_33     0x0A18
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_33 0x02053A18UL

#define PMB_EDC_AGEN_STATE_O_33_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_33_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_33_SIGNED     0

/* Register EDC_PERIP_STATUS_33 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_33          0x0A1C
#define ABS_PMB_EDC_PERIP_STATUS_33      0x02053A1CUL

#define PMB_EDC_ITEMS_LEFT_33_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_33_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_33_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_33_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_33_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_33_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_34 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_34     0x0A20
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_34 0x02053A20UL

#define PMB_EDC_AGEN_STATE_A_34_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_34_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_34_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_34 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_34     0x0A24
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_34 0x02053A24UL

#define PMB_EDC_AGEN_STATE_B_34_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_34_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_34_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_34 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_34     0x0A28
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_34 0x02053A28UL

#define PMB_EDC_AGEN_STATE_O_34_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_34_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_34_SIGNED     0

/* Register EDC_PERIP_STATUS_34 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_34          0x0A2C
#define ABS_PMB_EDC_PERIP_STATUS_34      0x02053A2CUL

#define PMB_EDC_ITEMS_LEFT_34_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_34_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_34_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_34_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_34_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_34_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_35 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_35     0x0A30
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_35 0x02053A30UL

#define PMB_EDC_AGEN_STATE_A_35_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_35_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_35_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_35 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_35     0x0A34
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_35 0x02053A34UL

#define PMB_EDC_AGEN_STATE_B_35_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_35_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_35_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_35 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_35     0x0A38
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_35 0x02053A38UL

#define PMB_EDC_AGEN_STATE_O_35_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_35_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_35_SIGNED     0

/* Register EDC_PERIP_STATUS_35 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_35          0x0A3C
#define ABS_PMB_EDC_PERIP_STATUS_35      0x02053A3CUL

#define PMB_EDC_ITEMS_LEFT_35_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_35_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_35_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_35_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_35_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_35_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_36 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_36     0x0A40
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_36 0x02053A40UL

#define PMB_EDC_AGEN_STATE_A_36_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_36_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_36_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_36 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_36     0x0A44
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_36 0x02053A44UL

#define PMB_EDC_AGEN_STATE_B_36_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_36_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_36_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_36 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_36     0x0A48
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_36 0x02053A48UL

#define PMB_EDC_AGEN_STATE_O_36_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_36_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_36_SIGNED     0

/* Register EDC_PERIP_STATUS_36 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_36          0x0A4C
#define ABS_PMB_EDC_PERIP_STATUS_36      0x02053A4CUL

#define PMB_EDC_ITEMS_LEFT_36_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_36_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_36_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_36_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_36_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_36_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_37 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_37     0x0A50
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_37 0x02053A50UL

#define PMB_EDC_AGEN_STATE_A_37_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_37_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_37_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_37 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_37     0x0A54
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_37 0x02053A54UL

#define PMB_EDC_AGEN_STATE_B_37_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_37_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_37_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_37 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_37     0x0A58
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_37 0x02053A58UL

#define PMB_EDC_AGEN_STATE_O_37_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_37_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_37_SIGNED     0

/* Register EDC_PERIP_STATUS_37 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_37          0x0A5C
#define ABS_PMB_EDC_PERIP_STATUS_37      0x02053A5CUL

#define PMB_EDC_ITEMS_LEFT_37_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_37_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_37_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_37_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_37_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_37_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_38 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_38     0x0A60
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_38 0x02053A60UL

#define PMB_EDC_AGEN_STATE_A_38_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_38_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_38_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_38 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_38     0x0A64
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_38 0x02053A64UL

#define PMB_EDC_AGEN_STATE_B_38_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_38_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_38_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_38 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_38     0x0A68
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_38 0x02053A68UL

#define PMB_EDC_AGEN_STATE_O_38_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_38_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_38_SIGNED     0

/* Register EDC_PERIP_STATUS_38 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_38          0x0A6C
#define ABS_PMB_EDC_PERIP_STATUS_38      0x02053A6CUL

#define PMB_EDC_ITEMS_LEFT_38_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_38_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_38_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_38_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_38_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_38_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_39 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_39     0x0A70
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_39 0x02053A70UL

#define PMB_EDC_AGEN_STATE_A_39_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_39_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_39_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_39 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_39     0x0A74
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_39 0x02053A74UL

#define PMB_EDC_AGEN_STATE_B_39_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_39_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_39_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_39 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_39     0x0A78
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_39 0x02053A78UL

#define PMB_EDC_AGEN_STATE_O_39_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_39_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_39_SIGNED     0

/* Register EDC_PERIP_STATUS_39 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_39          0x0A7C
#define ABS_PMB_EDC_PERIP_STATUS_39      0x02053A7CUL

#define PMB_EDC_ITEMS_LEFT_39_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_39_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_39_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_39_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_39_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_39_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_40 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_40     0x0A80
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_40 0x02053A80UL

#define PMB_EDC_AGEN_STATE_A_40_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_40_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_40_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_40 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_40     0x0A84
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_40 0x02053A84UL

#define PMB_EDC_AGEN_STATE_B_40_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_40_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_40_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_40 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_40     0x0A88
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_40 0x02053A88UL

#define PMB_EDC_AGEN_STATE_O_40_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_40_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_40_SIGNED     0

/* Register EDC_PERIP_STATUS_40 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_40          0x0A8C
#define ABS_PMB_EDC_PERIP_STATUS_40      0x02053A8CUL

#define PMB_EDC_ITEMS_LEFT_40_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_40_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_40_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_40_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_40_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_40_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_41 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_41     0x0A90
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_41 0x02053A90UL

#define PMB_EDC_AGEN_STATE_A_41_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_41_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_41_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_41 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_41     0x0A94
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_41 0x02053A94UL

#define PMB_EDC_AGEN_STATE_B_41_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_41_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_41_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_41 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_41     0x0A98
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_41 0x02053A98UL

#define PMB_EDC_AGEN_STATE_O_41_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_41_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_41_SIGNED     0

/* Register EDC_PERIP_STATUS_41 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_41          0x0A9C
#define ABS_PMB_EDC_PERIP_STATUS_41      0x02053A9CUL

#define PMB_EDC_ITEMS_LEFT_41_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_41_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_41_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_41_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_41_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_41_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_42 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_42     0x0AA0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_42 0x02053AA0UL

#define PMB_EDC_AGEN_STATE_A_42_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_42_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_42_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_42 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_42     0x0AA4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_42 0x02053AA4UL

#define PMB_EDC_AGEN_STATE_B_42_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_42_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_42_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_42 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_42     0x0AA8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_42 0x02053AA8UL

#define PMB_EDC_AGEN_STATE_O_42_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_42_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_42_SIGNED     0

/* Register EDC_PERIP_STATUS_42 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_42          0x0AAC
#define ABS_PMB_EDC_PERIP_STATUS_42      0x02053AACUL

#define PMB_EDC_ITEMS_LEFT_42_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_42_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_42_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_42_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_42_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_42_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_43 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_43     0x0AB0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_43 0x02053AB0UL

#define PMB_EDC_AGEN_STATE_A_43_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_43_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_43_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_43 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_43     0x0AB4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_43 0x02053AB4UL

#define PMB_EDC_AGEN_STATE_B_43_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_43_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_43_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_43 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_43     0x0AB8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_43 0x02053AB8UL

#define PMB_EDC_AGEN_STATE_O_43_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_43_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_43_SIGNED     0

/* Register EDC_PERIP_STATUS_43 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_43          0x0ABC
#define ABS_PMB_EDC_PERIP_STATUS_43      0x02053ABCUL

#define PMB_EDC_ITEMS_LEFT_43_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_43_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_43_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_43_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_43_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_43_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_44 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_44     0x0AC0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_44 0x02053AC0UL

#define PMB_EDC_AGEN_STATE_A_44_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_44_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_44_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_44 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_44     0x0AC4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_44 0x02053AC4UL

#define PMB_EDC_AGEN_STATE_B_44_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_44_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_44_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_44 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_44     0x0AC8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_44 0x02053AC8UL

#define PMB_EDC_AGEN_STATE_O_44_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_44_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_44_SIGNED     0

/* Register EDC_PERIP_STATUS_44 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_44          0x0ACC
#define ABS_PMB_EDC_PERIP_STATUS_44      0x02053ACCUL

#define PMB_EDC_ITEMS_LEFT_44_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_44_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_44_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_44_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_44_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_44_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_45 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_45     0x0AD0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_45 0x02053AD0UL

#define PMB_EDC_AGEN_STATE_A_45_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_45_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_45_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_45 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_45     0x0AD4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_45 0x02053AD4UL

#define PMB_EDC_AGEN_STATE_B_45_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_45_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_45_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_45 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_45     0x0AD8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_45 0x02053AD8UL

#define PMB_EDC_AGEN_STATE_O_45_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_45_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_45_SIGNED     0

/* Register EDC_PERIP_STATUS_45 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_45          0x0ADC
#define ABS_PMB_EDC_PERIP_STATUS_45      0x02053ADCUL

#define PMB_EDC_ITEMS_LEFT_45_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_45_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_45_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_45_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_45_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_45_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_46 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_46     0x0AE0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_46 0x02053AE0UL

#define PMB_EDC_AGEN_STATE_A_46_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_46_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_46_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_46 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_46     0x0AE4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_46 0x02053AE4UL

#define PMB_EDC_AGEN_STATE_B_46_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_46_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_46_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_46 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_46     0x0AE8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_46 0x02053AE8UL

#define PMB_EDC_AGEN_STATE_O_46_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_46_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_46_SIGNED     0

/* Register EDC_PERIP_STATUS_46 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_46          0x0AEC
#define ABS_PMB_EDC_PERIP_STATUS_46      0x02053AECUL

#define PMB_EDC_ITEMS_LEFT_46_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_46_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_46_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_46_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_46_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_46_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_47 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_47     0x0AF0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_47 0x02053AF0UL

#define PMB_EDC_AGEN_STATE_A_47_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_47_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_47_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_47 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_47     0x0AF4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_47 0x02053AF4UL

#define PMB_EDC_AGEN_STATE_B_47_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_47_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_47_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_47 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_47     0x0AF8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_47 0x02053AF8UL

#define PMB_EDC_AGEN_STATE_O_47_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_47_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_47_SIGNED     0

/* Register EDC_PERIP_STATUS_47 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_47          0x0AFC
#define ABS_PMB_EDC_PERIP_STATUS_47      0x02053AFCUL

#define PMB_EDC_ITEMS_LEFT_47_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_47_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_47_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_47_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_47_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_47_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_48 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_48     0x0B00
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_48 0x02053B00UL

#define PMB_EDC_AGEN_STATE_A_48_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_48_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_48_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_48 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_48     0x0B04
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_48 0x02053B04UL

#define PMB_EDC_AGEN_STATE_B_48_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_48_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_48_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_48 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_48     0x0B08
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_48 0x02053B08UL

#define PMB_EDC_AGEN_STATE_O_48_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_48_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_48_SIGNED     0

/* Register EDC_PERIP_STATUS_48 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_48          0x0B0C
#define ABS_PMB_EDC_PERIP_STATUS_48      0x02053B0CUL

#define PMB_EDC_ITEMS_LEFT_48_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_48_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_48_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_48_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_48_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_48_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_49 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_49     0x0B10
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_49 0x02053B10UL

#define PMB_EDC_AGEN_STATE_A_49_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_49_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_49_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_49 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_49     0x0B14
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_49 0x02053B14UL

#define PMB_EDC_AGEN_STATE_B_49_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_49_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_49_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_49 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_49     0x0B18
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_49 0x02053B18UL

#define PMB_EDC_AGEN_STATE_O_49_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_49_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_49_SIGNED     0

/* Register EDC_PERIP_STATUS_49 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_49          0x0B1C
#define ABS_PMB_EDC_PERIP_STATUS_49      0x02053B1CUL

#define PMB_EDC_ITEMS_LEFT_49_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_49_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_49_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_49_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_49_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_49_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_50 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_50     0x0B20
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_50 0x02053B20UL

#define PMB_EDC_AGEN_STATE_A_50_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_50_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_50_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_50 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_50     0x0B24
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_50 0x02053B24UL

#define PMB_EDC_AGEN_STATE_B_50_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_50_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_50_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_50 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_50     0x0B28
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_50 0x02053B28UL

#define PMB_EDC_AGEN_STATE_O_50_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_50_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_50_SIGNED     0

/* Register EDC_PERIP_STATUS_50 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_50          0x0B2C
#define ABS_PMB_EDC_PERIP_STATUS_50      0x02053B2CUL

#define PMB_EDC_ITEMS_LEFT_50_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_50_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_50_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_50_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_50_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_50_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_51 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_51     0x0B30
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_51 0x02053B30UL

#define PMB_EDC_AGEN_STATE_A_51_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_51_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_51_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_51 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_51     0x0B34
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_51 0x02053B34UL

#define PMB_EDC_AGEN_STATE_B_51_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_51_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_51_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_51 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_51     0x0B38
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_51 0x02053B38UL

#define PMB_EDC_AGEN_STATE_O_51_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_51_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_51_SIGNED     0

/* Register EDC_PERIP_STATUS_51 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_51          0x0B3C
#define ABS_PMB_EDC_PERIP_STATUS_51      0x02053B3CUL

#define PMB_EDC_ITEMS_LEFT_51_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_51_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_51_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_51_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_51_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_51_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_52 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_52     0x0B40
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_52 0x02053B40UL

#define PMB_EDC_AGEN_STATE_A_52_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_52_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_52_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_52 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_52     0x0B44
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_52 0x02053B44UL

#define PMB_EDC_AGEN_STATE_B_52_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_52_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_52_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_52 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_52     0x0B48
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_52 0x02053B48UL

#define PMB_EDC_AGEN_STATE_O_52_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_52_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_52_SIGNED     0

/* Register EDC_PERIP_STATUS_52 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_52          0x0B4C
#define ABS_PMB_EDC_PERIP_STATUS_52      0x02053B4CUL

#define PMB_EDC_ITEMS_LEFT_52_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_52_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_52_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_52_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_52_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_52_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_53 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_53     0x0B50
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_53 0x02053B50UL

#define PMB_EDC_AGEN_STATE_A_53_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_53_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_53_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_53 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_53     0x0B54
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_53 0x02053B54UL

#define PMB_EDC_AGEN_STATE_B_53_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_53_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_53_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_53 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_53     0x0B58
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_53 0x02053B58UL

#define PMB_EDC_AGEN_STATE_O_53_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_53_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_53_SIGNED     0

/* Register EDC_PERIP_STATUS_53 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_53          0x0B5C
#define ABS_PMB_EDC_PERIP_STATUS_53      0x02053B5CUL

#define PMB_EDC_ITEMS_LEFT_53_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_53_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_53_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_53_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_53_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_53_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_54 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_54     0x0B60
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_54 0x02053B60UL

#define PMB_EDC_AGEN_STATE_A_54_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_54_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_54_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_54 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_54     0x0B64
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_54 0x02053B64UL

#define PMB_EDC_AGEN_STATE_B_54_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_54_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_54_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_54 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_54     0x0B68
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_54 0x02053B68UL

#define PMB_EDC_AGEN_STATE_O_54_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_54_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_54_SIGNED     0

/* Register EDC_PERIP_STATUS_54 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_54          0x0B6C
#define ABS_PMB_EDC_PERIP_STATUS_54      0x02053B6CUL

#define PMB_EDC_ITEMS_LEFT_54_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_54_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_54_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_54_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_54_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_54_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_55 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_55     0x0B70
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_55 0x02053B70UL

#define PMB_EDC_AGEN_STATE_A_55_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_55_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_55_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_55 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_55     0x0B74
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_55 0x02053B74UL

#define PMB_EDC_AGEN_STATE_B_55_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_55_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_55_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_55 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_55     0x0B78
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_55 0x02053B78UL

#define PMB_EDC_AGEN_STATE_O_55_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_55_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_55_SIGNED     0

/* Register EDC_PERIP_STATUS_55 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_55          0x0B7C
#define ABS_PMB_EDC_PERIP_STATUS_55      0x02053B7CUL

#define PMB_EDC_ITEMS_LEFT_55_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_55_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_55_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_55_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_55_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_55_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_56 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_56     0x0B80
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_56 0x02053B80UL

#define PMB_EDC_AGEN_STATE_A_56_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_56_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_56_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_56 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_56     0x0B84
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_56 0x02053B84UL

#define PMB_EDC_AGEN_STATE_B_56_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_56_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_56_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_56 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_56     0x0B88
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_56 0x02053B88UL

#define PMB_EDC_AGEN_STATE_O_56_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_56_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_56_SIGNED     0

/* Register EDC_PERIP_STATUS_56 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_56          0x0B8C
#define ABS_PMB_EDC_PERIP_STATUS_56      0x02053B8CUL

#define PMB_EDC_ITEMS_LEFT_56_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_56_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_56_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_56_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_56_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_56_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_57 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_57     0x0B90
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_57 0x02053B90UL

#define PMB_EDC_AGEN_STATE_A_57_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_57_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_57_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_57 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_57     0x0B94
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_57 0x02053B94UL

#define PMB_EDC_AGEN_STATE_B_57_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_57_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_57_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_57 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_57     0x0B98
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_57 0x02053B98UL

#define PMB_EDC_AGEN_STATE_O_57_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_57_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_57_SIGNED     0

/* Register EDC_PERIP_STATUS_57 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_57          0x0B9C
#define ABS_PMB_EDC_PERIP_STATUS_57      0x02053B9CUL

#define PMB_EDC_ITEMS_LEFT_57_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_57_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_57_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_57_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_57_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_57_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_58 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_58     0x0BA0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_58 0x02053BA0UL

#define PMB_EDC_AGEN_STATE_A_58_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_58_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_58_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_58 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_58     0x0BA4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_58 0x02053BA4UL

#define PMB_EDC_AGEN_STATE_B_58_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_58_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_58_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_58 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_58     0x0BA8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_58 0x02053BA8UL

#define PMB_EDC_AGEN_STATE_O_58_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_58_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_58_SIGNED     0

/* Register EDC_PERIP_STATUS_58 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_58          0x0BAC
#define ABS_PMB_EDC_PERIP_STATUS_58      0x02053BACUL

#define PMB_EDC_ITEMS_LEFT_58_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_58_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_58_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_58_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_58_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_58_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_59 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_59     0x0BB0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_59 0x02053BB0UL

#define PMB_EDC_AGEN_STATE_A_59_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_59_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_59_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_59 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_59     0x0BB4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_59 0x02053BB4UL

#define PMB_EDC_AGEN_STATE_B_59_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_59_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_59_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_59 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_59     0x0BB8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_59 0x02053BB8UL

#define PMB_EDC_AGEN_STATE_O_59_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_59_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_59_SIGNED     0

/* Register EDC_PERIP_STATUS_59 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_59          0x0BBC
#define ABS_PMB_EDC_PERIP_STATUS_59      0x02053BBCUL

#define PMB_EDC_ITEMS_LEFT_59_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_59_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_59_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_59_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_59_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_59_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_60 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_60     0x0BC0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_60 0x02053BC0UL

#define PMB_EDC_AGEN_STATE_A_60_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_60_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_60_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_60 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_60     0x0BC4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_60 0x02053BC4UL

#define PMB_EDC_AGEN_STATE_B_60_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_60_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_60_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_60 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_60     0x0BC8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_60 0x02053BC8UL

#define PMB_EDC_AGEN_STATE_O_60_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_60_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_60_SIGNED     0

/* Register EDC_PERIP_STATUS_60 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_60          0x0BCC
#define ABS_PMB_EDC_PERIP_STATUS_60      0x02053BCCUL

#define PMB_EDC_ITEMS_LEFT_60_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_60_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_60_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_60_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_60_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_60_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_61 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_61     0x0BD0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_61 0x02053BD0UL

#define PMB_EDC_AGEN_STATE_A_61_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_61_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_61_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_61 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_61     0x0BD4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_61 0x02053BD4UL

#define PMB_EDC_AGEN_STATE_B_61_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_61_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_61_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_61 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_61     0x0BD8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_61 0x02053BD8UL

#define PMB_EDC_AGEN_STATE_O_61_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_61_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_61_SIGNED     0

/* Register EDC_PERIP_STATUS_61 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_61          0x0BDC
#define ABS_PMB_EDC_PERIP_STATUS_61      0x02053BDCUL

#define PMB_EDC_ITEMS_LEFT_61_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_61_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_61_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_61_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_61_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_61_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_62 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_62     0x0BE0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_62 0x02053BE0UL

#define PMB_EDC_AGEN_STATE_A_62_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_62_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_62_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_62 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_62     0x0BE4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_62 0x02053BE4UL

#define PMB_EDC_AGEN_STATE_B_62_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_62_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_62_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_62 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_62     0x0BE8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_62 0x02053BE8UL

#define PMB_EDC_AGEN_STATE_O_62_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_62_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_62_SIGNED     0

/* Register EDC_PERIP_STATUS_62 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_62          0x0BEC
#define ABS_PMB_EDC_PERIP_STATUS_62      0x02053BECUL

#define PMB_EDC_ITEMS_LEFT_62_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_62_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_62_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_62_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_62_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_62_SIGNED 0

/* Register EDC_PERIP_AGEN_CONTEXT0_63 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT0_63     0x0BF0
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT0_63 0x02053BF0UL

#define PMB_EDC_AGEN_STATE_A_63_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_A_63_SHIFT      0
#define PMB_EDC_AGEN_STATE_A_63_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT1_63 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT1_63     0x0BF4
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT1_63 0x02053BF4UL

#define PMB_EDC_AGEN_STATE_B_63_MASK       0x0000FFFFUL
#define PMB_EDC_AGEN_STATE_B_63_SHIFT      0
#define PMB_EDC_AGEN_STATE_B_63_SIGNED     0

/* Register EDC_PERIP_AGEN_CONTEXT2_63 (PMR_EDC) */
#define PMB_EDC_PERIP_AGEN_CONTEXT2_63     0x0BF8
#define ABS_PMB_EDC_PERIP_AGEN_CONTEXT2_63 0x02053BF8UL

#define PMB_EDC_AGEN_STATE_O_63_MASK       0x00FFFFFFUL
#define PMB_EDC_AGEN_STATE_O_63_SHIFT      0
#define PMB_EDC_AGEN_STATE_O_63_SIGNED     0

/* Register EDC_PERIP_STATUS_63 (PMR_EDC) */
#define PMB_EDC_PERIP_STATUS_63          0x0BFC
#define ABS_PMB_EDC_PERIP_STATUS_63      0x02053BFCUL

#define PMB_EDC_ITEMS_LEFT_63_MASK       0x0000FFFFUL
#define PMB_EDC_ITEMS_LEFT_63_SHIFT      0
#define PMB_EDC_ITEMS_LEFT_63_SIGNED     0

#define PMB_EDC_TRANSFERS_LEFT_63_MASK   0x00FF0000UL
#define PMB_EDC_TRANSFERS_LEFT_63_SHIFT  16
#define PMB_EDC_TRANSFERS_LEFT_63_SIGNED 0

/* Register EDC_GPIO0_OUT (PMR_EDC) */
#define PMB_EDC_GPIO0_OUT        0x0C00
#define ABS_PMB_EDC_GPIO0_OUT    0x02053C00UL

#define PMB_EDC_GPIO0_OUT_MASK   0x0000FFFFUL
#define PMB_EDC_GPIO0_OUT_SHIFT  0
#define PMB_EDC_GPIO0_OUT_SIGNED 0

/* Register EDC_GPIO1_OUT (PMR_EDC) */
#define PMB_EDC_GPIO1_OUT        0x0C04
#define ABS_PMB_EDC_GPIO1_OUT    0x02053C04UL

#define PMB_EDC_GPIO1_OUT_MASK   0x0000FFFFUL
#define PMB_EDC_GPIO1_OUT_SHIFT  0
#define PMB_EDC_GPIO1_OUT_SIGNED 0

/* Register EDC_GPIO0_IN (PMR_EDC) */
#define PMB_EDC_GPIO0_IN        0x0C08
#define ABS_PMB_EDC_GPIO0_IN    0x02053C08UL

#define PMB_EDC_GPIO0_IN_MASK   0x0000FFFFUL
#define PMB_EDC_GPIO0_IN_SHIFT  0
#define PMB_EDC_GPIO0_IN_SIGNED 0

/* Register EDC_GPIO1_IN (PMR_EDC) */
#define PMB_EDC_GPIO1_IN        0x0C0C
#define ABS_PMB_EDC_GPIO1_IN    0x02053C0CUL

#define PMB_EDC_GPIO1_IN_MASK   0x0000FFFFUL
#define PMB_EDC_GPIO1_IN_SHIFT  0
#define PMB_EDC_GPIO1_IN_SIGNED 0

/* Register EDC_PERIP_TBUS_RST_CTRL (PMR_EDC) */
#define PMB_EDC_PERIP_TBUS_RST_CTRL           0x0C10
#define ABS_PMB_EDC_PERIP_TBUS_RST_CTRL       0x02053C10UL

#define PMB_EDC_RESET_TBUS_ID_MASK            0x0000003FUL
#define PMB_EDC_RESET_TBUS_ID_SHIFT           0
#define PMB_EDC_RESET_TBUS_ID_SIGNED          0

#define PMB_EDC_RESET_OFFSET_UNPACKER_MASK    0x00100000UL
#define PMB_EDC_RESET_OFFSET_UNPACKER_SHIFT   20
#define PMB_EDC_RESET_OFFSET_UNPACKER_SIGNED  0

#define PMB_EDC_RESET_TBUS_WR_UNPACKER_MASK   0x00200000UL
#define PMB_EDC_RESET_TBUS_WR_UNPACKER_SHIFT  21
#define PMB_EDC_RESET_TBUS_WR_UNPACKER_SIGNED 0

#define PMB_EDC_RESET_TBUS_RD_PACKER_MASK     0x00400000UL
#define PMB_EDC_RESET_TBUS_RD_PACKER_SHIFT    22
#define PMB_EDC_RESET_TBUS_RD_PACKER_SIGNED   0

#define PMB_EDC_RESET_TBUS_RD_PORT_MASK       0x00800000UL
#define PMB_EDC_RESET_TBUS_RD_PORT_SHIFT      23
#define PMB_EDC_RESET_TBUS_RD_PORT_SIGNED     0

/* Register EDC_PERIP_PERF_CTRL (PMR_EDC) */
#define PMB_EDC_PERIP_PERF_CTRL           0x0C14
#define ABS_PMB_EDC_PERIP_PERF_CTRL       0x02053C14UL

#define PMB_EDC_EXT_RAM_READ_AHEAD_MASK   0x00800000UL
#define PMB_EDC_EXT_RAM_READ_AHEAD_SHIFT  23
#define PMB_EDC_EXT_RAM_READ_AHEAD_SIGNED 0

/* Register EDC_SCP_CTRL (PMR_EDC) */
#define PMB_EDC_SCP_CTRL             0x0C18
#define ABS_PMB_EDC_SCP_CTRL         0x02053C18UL

#define PMB_EDC_SCP_SYM_START_MASK   0x00000100UL
#define PMB_EDC_SCP_SYM_START_SHIFT  8
#define PMB_EDC_SCP_SYM_START_SIGNED 0

/* Register EDC_DCP_BASE_ADDR (PMR_EDC) */
#define PMB_EDC_DCP_BASE_ADDR        0x0C1C
#define ABS_PMB_EDC_DCP_BASE_ADDR    0x02053C1CUL

#define PMB_EDC_DCP_BASE_ADDR_MASK   0x00FFFFFFUL
#define PMB_EDC_DCP_BASE_ADDR_SHIFT  0
#define PMB_EDC_DCP_BASE_ADDR_SIGNED 0

/* Register EDC_PERIP_WLAN_RX_CTRL (PMR_EDC) */
#define PMB_EDC_PERIP_WLAN_RX_CTRL     0x0C20
#define ABS_PMB_EDC_PERIP_WLAN_RX_CTRL 0x02053C20UL

#define PMB_EDC_WLAN_RX_FINAL_MASK     0x00000100UL
#define PMB_EDC_WLAN_RX_FINAL_SHIFT    8
#define PMB_EDC_WLAN_RX_FINAL_SIGNED   0

/* Register EDC_PERIP_WLAN_TX_CTRL (PMR_EDC) */
#define PMB_EDC_PERIP_WLAN_TX_CTRL     0x0C24
#define ABS_PMB_EDC_PERIP_WLAN_TX_CTRL 0x02053C24UL

#define PMB_EDC_WLAN_TX_FINAL_MASK     0x00000100UL
#define PMB_EDC_WLAN_TX_FINAL_SHIFT    8
#define PMB_EDC_WLAN_TX_FINAL_SIGNED   0

/* Register EDC_PERIP_JOB0_0 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_0             0x0D00
#define ABS_PMB_EDC_PERIP_JOB0_0         0x02053D00UL

#define PMB_EDC_EXT_RAM_ID_0_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_0_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_0_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_0_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_0_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_0_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_0_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_0_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_0_SIGNED 0

/* Register EDC_PERIP_JOB0_1 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_1             0x0D04
#define ABS_PMB_EDC_PERIP_JOB0_1         0x02053D04UL

#define PMB_EDC_EXT_RAM_ID_1_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_1_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_1_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_1_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_1_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_1_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_1_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_1_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_1_SIGNED 0

/* Register EDC_PERIP_JOB0_2 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_2             0x0D08
#define ABS_PMB_EDC_PERIP_JOB0_2         0x02053D08UL

#define PMB_EDC_EXT_RAM_ID_2_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_2_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_2_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_2_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_2_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_2_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_2_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_2_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_2_SIGNED 0

/* Register EDC_PERIP_JOB0_3 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_3             0x0D0C
#define ABS_PMB_EDC_PERIP_JOB0_3         0x02053D0CUL

#define PMB_EDC_EXT_RAM_ID_3_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_3_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_3_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_3_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_3_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_3_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_3_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_3_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_3_SIGNED 0

/* Register EDC_PERIP_JOB0_4 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_4             0x0D10
#define ABS_PMB_EDC_PERIP_JOB0_4         0x02053D10UL

#define PMB_EDC_EXT_RAM_ID_4_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_4_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_4_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_4_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_4_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_4_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_4_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_4_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_4_SIGNED 0

/* Register EDC_PERIP_JOB0_5 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_5             0x0D14
#define ABS_PMB_EDC_PERIP_JOB0_5         0x02053D14UL

#define PMB_EDC_EXT_RAM_ID_5_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_5_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_5_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_5_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_5_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_5_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_5_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_5_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_5_SIGNED 0

/* Register EDC_PERIP_JOB0_6 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_6             0x0D18
#define ABS_PMB_EDC_PERIP_JOB0_6         0x02053D18UL

#define PMB_EDC_EXT_RAM_ID_6_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_6_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_6_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_6_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_6_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_6_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_6_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_6_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_6_SIGNED 0

/* Register EDC_PERIP_JOB0_7 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_7             0x0D1C
#define ABS_PMB_EDC_PERIP_JOB0_7         0x02053D1CUL

#define PMB_EDC_EXT_RAM_ID_7_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_7_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_7_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_7_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_7_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_7_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_7_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_7_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_7_SIGNED 0

/* Register EDC_PERIP_JOB0_8 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_8             0x0D20
#define ABS_PMB_EDC_PERIP_JOB0_8         0x02053D20UL

#define PMB_EDC_EXT_RAM_ID_8_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_8_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_8_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_8_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_8_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_8_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_8_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_8_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_8_SIGNED 0

/* Register EDC_PERIP_JOB0_9 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_9             0x0D24
#define ABS_PMB_EDC_PERIP_JOB0_9         0x02053D24UL

#define PMB_EDC_EXT_RAM_ID_9_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_9_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_9_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_9_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_9_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_9_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_9_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_9_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_9_SIGNED 0

/* Register EDC_PERIP_JOB0_10 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_10             0x0D28
#define ABS_PMB_EDC_PERIP_JOB0_10         0x02053D28UL

#define PMB_EDC_EXT_RAM_ID_10_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_10_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_10_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_10_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_10_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_10_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_10_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_10_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_10_SIGNED 0

/* Register EDC_PERIP_JOB0_11 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_11             0x0D2C
#define ABS_PMB_EDC_PERIP_JOB0_11         0x02053D2CUL

#define PMB_EDC_EXT_RAM_ID_11_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_11_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_11_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_11_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_11_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_11_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_11_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_11_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_11_SIGNED 0

/* Register EDC_PERIP_JOB0_12 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_12             0x0D30
#define ABS_PMB_EDC_PERIP_JOB0_12         0x02053D30UL

#define PMB_EDC_EXT_RAM_ID_12_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_12_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_12_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_12_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_12_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_12_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_12_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_12_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_12_SIGNED 0

/* Register EDC_PERIP_JOB0_13 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_13             0x0D34
#define ABS_PMB_EDC_PERIP_JOB0_13         0x02053D34UL

#define PMB_EDC_EXT_RAM_ID_13_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_13_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_13_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_13_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_13_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_13_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_13_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_13_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_13_SIGNED 0

/* Register EDC_PERIP_JOB0_14 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_14             0x0D38
#define ABS_PMB_EDC_PERIP_JOB0_14         0x02053D38UL

#define PMB_EDC_EXT_RAM_ID_14_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_14_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_14_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_14_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_14_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_14_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_14_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_14_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_14_SIGNED 0

/* Register EDC_PERIP_JOB0_15 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_15             0x0D3C
#define ABS_PMB_EDC_PERIP_JOB0_15         0x02053D3CUL

#define PMB_EDC_EXT_RAM_ID_15_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_15_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_15_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_15_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_15_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_15_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_15_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_15_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_15_SIGNED 0

/* Register EDC_PERIP_JOB0_16 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_16             0x0D40
#define ABS_PMB_EDC_PERIP_JOB0_16         0x02053D40UL

#define PMB_EDC_EXT_RAM_ID_16_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_16_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_16_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_16_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_16_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_16_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_16_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_16_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_16_SIGNED 0

/* Register EDC_PERIP_JOB0_17 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_17             0x0D44
#define ABS_PMB_EDC_PERIP_JOB0_17         0x02053D44UL

#define PMB_EDC_EXT_RAM_ID_17_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_17_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_17_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_17_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_17_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_17_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_17_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_17_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_17_SIGNED 0

/* Register EDC_PERIP_JOB0_18 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_18             0x0D48
#define ABS_PMB_EDC_PERIP_JOB0_18         0x02053D48UL

#define PMB_EDC_EXT_RAM_ID_18_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_18_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_18_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_18_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_18_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_18_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_18_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_18_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_18_SIGNED 0

/* Register EDC_PERIP_JOB0_19 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_19             0x0D4C
#define ABS_PMB_EDC_PERIP_JOB0_19         0x02053D4CUL

#define PMB_EDC_EXT_RAM_ID_19_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_19_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_19_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_19_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_19_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_19_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_19_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_19_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_19_SIGNED 0

/* Register EDC_PERIP_JOB0_20 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_20             0x0D50
#define ABS_PMB_EDC_PERIP_JOB0_20         0x02053D50UL

#define PMB_EDC_EXT_RAM_ID_20_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_20_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_20_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_20_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_20_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_20_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_20_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_20_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_20_SIGNED 0

/* Register EDC_PERIP_JOB0_21 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_21             0x0D54
#define ABS_PMB_EDC_PERIP_JOB0_21         0x02053D54UL

#define PMB_EDC_EXT_RAM_ID_21_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_21_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_21_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_21_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_21_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_21_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_21_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_21_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_21_SIGNED 0

/* Register EDC_PERIP_JOB0_22 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_22             0x0D58
#define ABS_PMB_EDC_PERIP_JOB0_22         0x02053D58UL

#define PMB_EDC_EXT_RAM_ID_22_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_22_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_22_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_22_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_22_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_22_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_22_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_22_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_22_SIGNED 0

/* Register EDC_PERIP_JOB0_23 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_23             0x0D5C
#define ABS_PMB_EDC_PERIP_JOB0_23         0x02053D5CUL

#define PMB_EDC_EXT_RAM_ID_23_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_23_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_23_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_23_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_23_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_23_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_23_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_23_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_23_SIGNED 0

/* Register EDC_PERIP_JOB0_24 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_24             0x0D60
#define ABS_PMB_EDC_PERIP_JOB0_24         0x02053D60UL

#define PMB_EDC_EXT_RAM_ID_24_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_24_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_24_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_24_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_24_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_24_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_24_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_24_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_24_SIGNED 0

/* Register EDC_PERIP_JOB0_25 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_25             0x0D64
#define ABS_PMB_EDC_PERIP_JOB0_25         0x02053D64UL

#define PMB_EDC_EXT_RAM_ID_25_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_25_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_25_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_25_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_25_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_25_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_25_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_25_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_25_SIGNED 0

/* Register EDC_PERIP_JOB0_26 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_26             0x0D68
#define ABS_PMB_EDC_PERIP_JOB0_26         0x02053D68UL

#define PMB_EDC_EXT_RAM_ID_26_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_26_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_26_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_26_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_26_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_26_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_26_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_26_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_26_SIGNED 0

/* Register EDC_PERIP_JOB0_27 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_27             0x0D6C
#define ABS_PMB_EDC_PERIP_JOB0_27         0x02053D6CUL

#define PMB_EDC_EXT_RAM_ID_27_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_27_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_27_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_27_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_27_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_27_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_27_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_27_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_27_SIGNED 0

/* Register EDC_PERIP_JOB0_28 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_28             0x0D70
#define ABS_PMB_EDC_PERIP_JOB0_28         0x02053D70UL

#define PMB_EDC_EXT_RAM_ID_28_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_28_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_28_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_28_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_28_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_28_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_28_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_28_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_28_SIGNED 0

/* Register EDC_PERIP_JOB0_29 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_29             0x0D74
#define ABS_PMB_EDC_PERIP_JOB0_29         0x02053D74UL

#define PMB_EDC_EXT_RAM_ID_29_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_29_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_29_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_29_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_29_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_29_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_29_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_29_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_29_SIGNED 0

/* Register EDC_PERIP_JOB0_30 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_30             0x0D78
#define ABS_PMB_EDC_PERIP_JOB0_30         0x02053D78UL

#define PMB_EDC_EXT_RAM_ID_30_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_30_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_30_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_30_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_30_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_30_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_30_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_30_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_30_SIGNED 0

/* Register EDC_PERIP_JOB0_31 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_31             0x0D7C
#define ABS_PMB_EDC_PERIP_JOB0_31         0x02053D7CUL

#define PMB_EDC_EXT_RAM_ID_31_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_31_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_31_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_31_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_31_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_31_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_31_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_31_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_31_SIGNED 0

/* Register EDC_PERIP_JOB0_32 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_32             0x0D80
#define ABS_PMB_EDC_PERIP_JOB0_32         0x02053D80UL

#define PMB_EDC_EXT_RAM_ID_32_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_32_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_32_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_32_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_32_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_32_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_32_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_32_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_32_SIGNED 0

/* Register EDC_PERIP_JOB0_33 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_33             0x0D84
#define ABS_PMB_EDC_PERIP_JOB0_33         0x02053D84UL

#define PMB_EDC_EXT_RAM_ID_33_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_33_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_33_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_33_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_33_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_33_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_33_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_33_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_33_SIGNED 0

/* Register EDC_PERIP_JOB0_34 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_34             0x0D88
#define ABS_PMB_EDC_PERIP_JOB0_34         0x02053D88UL

#define PMB_EDC_EXT_RAM_ID_34_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_34_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_34_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_34_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_34_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_34_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_34_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_34_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_34_SIGNED 0

/* Register EDC_PERIP_JOB0_35 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_35             0x0D8C
#define ABS_PMB_EDC_PERIP_JOB0_35         0x02053D8CUL

#define PMB_EDC_EXT_RAM_ID_35_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_35_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_35_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_35_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_35_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_35_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_35_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_35_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_35_SIGNED 0

/* Register EDC_PERIP_JOB0_36 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_36             0x0D90
#define ABS_PMB_EDC_PERIP_JOB0_36         0x02053D90UL

#define PMB_EDC_EXT_RAM_ID_36_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_36_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_36_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_36_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_36_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_36_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_36_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_36_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_36_SIGNED 0

/* Register EDC_PERIP_JOB0_37 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_37             0x0D94
#define ABS_PMB_EDC_PERIP_JOB0_37         0x02053D94UL

#define PMB_EDC_EXT_RAM_ID_37_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_37_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_37_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_37_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_37_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_37_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_37_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_37_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_37_SIGNED 0

/* Register EDC_PERIP_JOB0_38 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_38             0x0D98
#define ABS_PMB_EDC_PERIP_JOB0_38         0x02053D98UL

#define PMB_EDC_EXT_RAM_ID_38_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_38_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_38_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_38_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_38_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_38_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_38_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_38_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_38_SIGNED 0

/* Register EDC_PERIP_JOB0_39 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_39             0x0D9C
#define ABS_PMB_EDC_PERIP_JOB0_39         0x02053D9CUL

#define PMB_EDC_EXT_RAM_ID_39_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_39_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_39_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_39_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_39_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_39_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_39_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_39_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_39_SIGNED 0

/* Register EDC_PERIP_JOB0_40 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_40             0x0DA0
#define ABS_PMB_EDC_PERIP_JOB0_40         0x02053DA0UL

#define PMB_EDC_EXT_RAM_ID_40_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_40_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_40_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_40_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_40_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_40_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_40_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_40_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_40_SIGNED 0

/* Register EDC_PERIP_JOB0_41 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_41             0x0DA4
#define ABS_PMB_EDC_PERIP_JOB0_41         0x02053DA4UL

#define PMB_EDC_EXT_RAM_ID_41_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_41_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_41_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_41_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_41_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_41_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_41_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_41_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_41_SIGNED 0

/* Register EDC_PERIP_JOB0_42 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_42             0x0DA8
#define ABS_PMB_EDC_PERIP_JOB0_42         0x02053DA8UL

#define PMB_EDC_EXT_RAM_ID_42_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_42_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_42_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_42_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_42_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_42_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_42_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_42_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_42_SIGNED 0

/* Register EDC_PERIP_JOB0_43 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_43             0x0DAC
#define ABS_PMB_EDC_PERIP_JOB0_43         0x02053DACUL

#define PMB_EDC_EXT_RAM_ID_43_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_43_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_43_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_43_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_43_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_43_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_43_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_43_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_43_SIGNED 0

/* Register EDC_PERIP_JOB0_44 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_44             0x0DB0
#define ABS_PMB_EDC_PERIP_JOB0_44         0x02053DB0UL

#define PMB_EDC_EXT_RAM_ID_44_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_44_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_44_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_44_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_44_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_44_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_44_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_44_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_44_SIGNED 0

/* Register EDC_PERIP_JOB0_45 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_45             0x0DB4
#define ABS_PMB_EDC_PERIP_JOB0_45         0x02053DB4UL

#define PMB_EDC_EXT_RAM_ID_45_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_45_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_45_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_45_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_45_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_45_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_45_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_45_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_45_SIGNED 0

/* Register EDC_PERIP_JOB0_46 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_46             0x0DB8
#define ABS_PMB_EDC_PERIP_JOB0_46         0x02053DB8UL

#define PMB_EDC_EXT_RAM_ID_46_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_46_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_46_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_46_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_46_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_46_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_46_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_46_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_46_SIGNED 0

/* Register EDC_PERIP_JOB0_47 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_47             0x0DBC
#define ABS_PMB_EDC_PERIP_JOB0_47         0x02053DBCUL

#define PMB_EDC_EXT_RAM_ID_47_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_47_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_47_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_47_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_47_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_47_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_47_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_47_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_47_SIGNED 0

/* Register EDC_PERIP_JOB0_48 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_48             0x0DC0
#define ABS_PMB_EDC_PERIP_JOB0_48         0x02053DC0UL

#define PMB_EDC_EXT_RAM_ID_48_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_48_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_48_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_48_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_48_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_48_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_48_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_48_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_48_SIGNED 0

/* Register EDC_PERIP_JOB0_49 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_49             0x0DC4
#define ABS_PMB_EDC_PERIP_JOB0_49         0x02053DC4UL

#define PMB_EDC_EXT_RAM_ID_49_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_49_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_49_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_49_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_49_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_49_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_49_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_49_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_49_SIGNED 0

/* Register EDC_PERIP_JOB0_50 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_50             0x0DC8
#define ABS_PMB_EDC_PERIP_JOB0_50         0x02053DC8UL

#define PMB_EDC_EXT_RAM_ID_50_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_50_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_50_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_50_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_50_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_50_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_50_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_50_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_50_SIGNED 0

/* Register EDC_PERIP_JOB0_51 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_51             0x0DCC
#define ABS_PMB_EDC_PERIP_JOB0_51         0x02053DCCUL

#define PMB_EDC_EXT_RAM_ID_51_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_51_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_51_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_51_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_51_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_51_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_51_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_51_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_51_SIGNED 0

/* Register EDC_PERIP_JOB0_52 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_52             0x0DD0
#define ABS_PMB_EDC_PERIP_JOB0_52         0x02053DD0UL

#define PMB_EDC_EXT_RAM_ID_52_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_52_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_52_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_52_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_52_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_52_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_52_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_52_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_52_SIGNED 0

/* Register EDC_PERIP_JOB0_53 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_53             0x0DD4
#define ABS_PMB_EDC_PERIP_JOB0_53         0x02053DD4UL

#define PMB_EDC_EXT_RAM_ID_53_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_53_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_53_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_53_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_53_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_53_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_53_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_53_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_53_SIGNED 0

/* Register EDC_PERIP_JOB0_54 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_54             0x0DD8
#define ABS_PMB_EDC_PERIP_JOB0_54         0x02053DD8UL

#define PMB_EDC_EXT_RAM_ID_54_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_54_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_54_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_54_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_54_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_54_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_54_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_54_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_54_SIGNED 0

/* Register EDC_PERIP_JOB0_55 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_55             0x0DDC
#define ABS_PMB_EDC_PERIP_JOB0_55         0x02053DDCUL

#define PMB_EDC_EXT_RAM_ID_55_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_55_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_55_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_55_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_55_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_55_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_55_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_55_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_55_SIGNED 0

/* Register EDC_PERIP_JOB0_56 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_56             0x0DE0
#define ABS_PMB_EDC_PERIP_JOB0_56         0x02053DE0UL

#define PMB_EDC_EXT_RAM_ID_56_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_56_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_56_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_56_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_56_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_56_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_56_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_56_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_56_SIGNED 0

/* Register EDC_PERIP_JOB0_57 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_57             0x0DE4
#define ABS_PMB_EDC_PERIP_JOB0_57         0x02053DE4UL

#define PMB_EDC_EXT_RAM_ID_57_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_57_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_57_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_57_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_57_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_57_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_57_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_57_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_57_SIGNED 0

/* Register EDC_PERIP_JOB0_58 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_58             0x0DE8
#define ABS_PMB_EDC_PERIP_JOB0_58         0x02053DE8UL

#define PMB_EDC_EXT_RAM_ID_58_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_58_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_58_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_58_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_58_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_58_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_58_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_58_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_58_SIGNED 0

/* Register EDC_PERIP_JOB0_59 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_59             0x0DEC
#define ABS_PMB_EDC_PERIP_JOB0_59         0x02053DECUL

#define PMB_EDC_EXT_RAM_ID_59_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_59_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_59_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_59_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_59_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_59_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_59_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_59_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_59_SIGNED 0

/* Register EDC_PERIP_JOB0_60 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_60             0x0DF0
#define ABS_PMB_EDC_PERIP_JOB0_60         0x02053DF0UL

#define PMB_EDC_EXT_RAM_ID_60_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_60_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_60_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_60_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_60_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_60_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_60_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_60_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_60_SIGNED 0

/* Register EDC_PERIP_JOB0_61 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_61             0x0DF4
#define ABS_PMB_EDC_PERIP_JOB0_61         0x02053DF4UL

#define PMB_EDC_EXT_RAM_ID_61_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_61_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_61_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_61_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_61_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_61_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_61_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_61_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_61_SIGNED 0

/* Register EDC_PERIP_JOB0_62 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_62             0x0DF8
#define ABS_PMB_EDC_PERIP_JOB0_62         0x02053DF8UL

#define PMB_EDC_EXT_RAM_ID_62_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_62_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_62_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_62_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_62_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_62_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_62_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_62_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_62_SIGNED 0

/* Register EDC_PERIP_JOB0_63 (PMR_EDC) */
#define PMB_EDC_PERIP_JOB0_63             0x0DFC
#define ABS_PMB_EDC_PERIP_JOB0_63         0x02053DFCUL

#define PMB_EDC_EXT_RAM_ID_63_MASK        0x0000000FUL
#define PMB_EDC_EXT_RAM_ID_63_SHIFT       0
#define PMB_EDC_EXT_RAM_ID_63_SIGNED      0

#define PMB_EDC_HOLDOFF_SAT_63_MASK       0x00400000UL
#define PMB_EDC_HOLDOFF_SAT_63_SHIFT      22
#define PMB_EDC_HOLDOFF_SAT_63_SIGNED     0

#define PMB_EDC_FLAG_DONE_EARLY_63_MASK   0x00800000UL
#define PMB_EDC_FLAG_DONE_EARLY_63_SHIFT  23
#define PMB_EDC_FLAG_DONE_EARLY_63_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_0 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_0             0x0000
#define ABS_PMB_EFS_FLAG_STATE_K_0         0x02054000UL

#define PMB_EFS_FLAG_STATE_K_15_0_0_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_0_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_0_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_1 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_1             0x0004
#define ABS_PMB_EFS_FLAG_STATE_K_1         0x02054004UL

#define PMB_EFS_FLAG_STATE_K_15_0_1_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_1_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_1_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_2 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_2             0x0008
#define ABS_PMB_EFS_FLAG_STATE_K_2         0x02054008UL

#define PMB_EFS_FLAG_STATE_K_15_0_2_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_2_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_2_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_3 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_3             0x000C
#define ABS_PMB_EFS_FLAG_STATE_K_3         0x0205400CUL

#define PMB_EFS_FLAG_STATE_K_15_0_3_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_3_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_3_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_4 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_4             0x0010
#define ABS_PMB_EFS_FLAG_STATE_K_4         0x02054010UL

#define PMB_EFS_FLAG_STATE_K_15_0_4_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_4_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_4_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_5 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_5             0x0014
#define ABS_PMB_EFS_FLAG_STATE_K_5         0x02054014UL

#define PMB_EFS_FLAG_STATE_K_15_0_5_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_5_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_5_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_6 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_6             0x0018
#define ABS_PMB_EFS_FLAG_STATE_K_6         0x02054018UL

#define PMB_EFS_FLAG_STATE_K_15_0_6_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_6_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_6_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_7 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_7             0x001C
#define ABS_PMB_EFS_FLAG_STATE_K_7         0x0205401CUL

#define PMB_EFS_FLAG_STATE_K_15_0_7_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_7_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_7_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_8 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_8             0x0020
#define ABS_PMB_EFS_FLAG_STATE_K_8         0x02054020UL

#define PMB_EFS_FLAG_STATE_K_15_0_8_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_8_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_8_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_9 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_9             0x0024
#define ABS_PMB_EFS_FLAG_STATE_K_9         0x02054024UL

#define PMB_EFS_FLAG_STATE_K_15_0_9_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_9_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_9_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_10 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_10             0x0028
#define ABS_PMB_EFS_FLAG_STATE_K_10         0x02054028UL

#define PMB_EFS_FLAG_STATE_K_15_0_10_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_10_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_10_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_11 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_11             0x002C
#define ABS_PMB_EFS_FLAG_STATE_K_11         0x0205402CUL

#define PMB_EFS_FLAG_STATE_K_15_0_11_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_11_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_11_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_12 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_12             0x0030
#define ABS_PMB_EFS_FLAG_STATE_K_12         0x02054030UL

#define PMB_EFS_FLAG_STATE_K_15_0_12_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_12_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_12_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_13 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_13             0x0034
#define ABS_PMB_EFS_FLAG_STATE_K_13         0x02054034UL

#define PMB_EFS_FLAG_STATE_K_15_0_13_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_13_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_13_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_14 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_14             0x0038
#define ABS_PMB_EFS_FLAG_STATE_K_14         0x02054038UL

#define PMB_EFS_FLAG_STATE_K_15_0_14_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_14_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_14_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_15 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_15             0x003C
#define ABS_PMB_EFS_FLAG_STATE_K_15         0x0205403CUL

#define PMB_EFS_FLAG_STATE_K_15_0_15_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_15_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_15_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_16 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_16             0x0040
#define ABS_PMB_EFS_FLAG_STATE_K_16         0x02054040UL

#define PMB_EFS_FLAG_STATE_K_15_0_16_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_16_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_16_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_17 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_17             0x0044
#define ABS_PMB_EFS_FLAG_STATE_K_17         0x02054044UL

#define PMB_EFS_FLAG_STATE_K_15_0_17_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_17_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_17_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_18 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_18             0x0048
#define ABS_PMB_EFS_FLAG_STATE_K_18         0x02054048UL

#define PMB_EFS_FLAG_STATE_K_15_0_18_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_18_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_18_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_19 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_19             0x004C
#define ABS_PMB_EFS_FLAG_STATE_K_19         0x0205404CUL

#define PMB_EFS_FLAG_STATE_K_15_0_19_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_19_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_19_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_20 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_20             0x0050
#define ABS_PMB_EFS_FLAG_STATE_K_20         0x02054050UL

#define PMB_EFS_FLAG_STATE_K_15_0_20_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_20_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_20_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_21 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_21             0x0054
#define ABS_PMB_EFS_FLAG_STATE_K_21         0x02054054UL

#define PMB_EFS_FLAG_STATE_K_15_0_21_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_21_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_21_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_22 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_22             0x0058
#define ABS_PMB_EFS_FLAG_STATE_K_22         0x02054058UL

#define PMB_EFS_FLAG_STATE_K_15_0_22_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_22_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_22_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_23 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_23             0x005C
#define ABS_PMB_EFS_FLAG_STATE_K_23         0x0205405CUL

#define PMB_EFS_FLAG_STATE_K_15_0_23_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_23_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_23_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_24 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_24             0x0060
#define ABS_PMB_EFS_FLAG_STATE_K_24         0x02054060UL

#define PMB_EFS_FLAG_STATE_K_15_0_24_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_24_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_24_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_25 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_25             0x0064
#define ABS_PMB_EFS_FLAG_STATE_K_25         0x02054064UL

#define PMB_EFS_FLAG_STATE_K_15_0_25_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_25_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_25_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_26 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_26             0x0068
#define ABS_PMB_EFS_FLAG_STATE_K_26         0x02054068UL

#define PMB_EFS_FLAG_STATE_K_15_0_26_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_26_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_26_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_27 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_27             0x006C
#define ABS_PMB_EFS_FLAG_STATE_K_27         0x0205406CUL

#define PMB_EFS_FLAG_STATE_K_15_0_27_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_27_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_27_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_28 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_28             0x0070
#define ABS_PMB_EFS_FLAG_STATE_K_28         0x02054070UL

#define PMB_EFS_FLAG_STATE_K_15_0_28_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_28_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_28_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_29 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_29             0x0074
#define ABS_PMB_EFS_FLAG_STATE_K_29         0x02054074UL

#define PMB_EFS_FLAG_STATE_K_15_0_29_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_29_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_29_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_30 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_30             0x0078
#define ABS_PMB_EFS_FLAG_STATE_K_30         0x02054078UL

#define PMB_EFS_FLAG_STATE_K_15_0_30_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_30_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_30_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_31 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_31             0x007C
#define ABS_PMB_EFS_FLAG_STATE_K_31         0x0205407CUL

#define PMB_EFS_FLAG_STATE_K_15_0_31_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_31_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_31_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_32 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_32             0x0080
#define ABS_PMB_EFS_FLAG_STATE_K_32         0x02054080UL

#define PMB_EFS_FLAG_STATE_K_15_0_32_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_32_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_32_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_33 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_33             0x0084
#define ABS_PMB_EFS_FLAG_STATE_K_33         0x02054084UL

#define PMB_EFS_FLAG_STATE_K_15_0_33_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_33_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_33_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_34 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_34             0x0088
#define ABS_PMB_EFS_FLAG_STATE_K_34         0x02054088UL

#define PMB_EFS_FLAG_STATE_K_15_0_34_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_34_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_34_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_35 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_35             0x008C
#define ABS_PMB_EFS_FLAG_STATE_K_35         0x0205408CUL

#define PMB_EFS_FLAG_STATE_K_15_0_35_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_35_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_35_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_36 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_36             0x0090
#define ABS_PMB_EFS_FLAG_STATE_K_36         0x02054090UL

#define PMB_EFS_FLAG_STATE_K_15_0_36_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_36_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_36_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_37 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_37             0x0094
#define ABS_PMB_EFS_FLAG_STATE_K_37         0x02054094UL

#define PMB_EFS_FLAG_STATE_K_15_0_37_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_37_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_37_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_38 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_38             0x0098
#define ABS_PMB_EFS_FLAG_STATE_K_38         0x02054098UL

#define PMB_EFS_FLAG_STATE_K_15_0_38_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_38_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_38_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_39 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_39             0x009C
#define ABS_PMB_EFS_FLAG_STATE_K_39         0x0205409CUL

#define PMB_EFS_FLAG_STATE_K_15_0_39_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_39_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_39_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_40 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_40             0x00A0
#define ABS_PMB_EFS_FLAG_STATE_K_40         0x020540A0UL

#define PMB_EFS_FLAG_STATE_K_15_0_40_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_40_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_40_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_41 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_41             0x00A4
#define ABS_PMB_EFS_FLAG_STATE_K_41         0x020540A4UL

#define PMB_EFS_FLAG_STATE_K_15_0_41_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_41_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_41_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_42 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_42             0x00A8
#define ABS_PMB_EFS_FLAG_STATE_K_42         0x020540A8UL

#define PMB_EFS_FLAG_STATE_K_15_0_42_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_42_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_42_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_43 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_43             0x00AC
#define ABS_PMB_EFS_FLAG_STATE_K_43         0x020540ACUL

#define PMB_EFS_FLAG_STATE_K_15_0_43_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_43_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_43_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_44 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_44             0x00B0
#define ABS_PMB_EFS_FLAG_STATE_K_44         0x020540B0UL

#define PMB_EFS_FLAG_STATE_K_15_0_44_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_44_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_44_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_45 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_45             0x00B4
#define ABS_PMB_EFS_FLAG_STATE_K_45         0x020540B4UL

#define PMB_EFS_FLAG_STATE_K_15_0_45_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_45_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_45_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_46 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_46             0x00B8
#define ABS_PMB_EFS_FLAG_STATE_K_46         0x020540B8UL

#define PMB_EFS_FLAG_STATE_K_15_0_46_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_46_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_46_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_47 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_47             0x00BC
#define ABS_PMB_EFS_FLAG_STATE_K_47         0x020540BCUL

#define PMB_EFS_FLAG_STATE_K_15_0_47_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_47_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_47_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_48 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_48             0x00C0
#define ABS_PMB_EFS_FLAG_STATE_K_48         0x020540C0UL

#define PMB_EFS_FLAG_STATE_K_15_0_48_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_48_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_48_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_49 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_49             0x00C4
#define ABS_PMB_EFS_FLAG_STATE_K_49         0x020540C4UL

#define PMB_EFS_FLAG_STATE_K_15_0_49_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_49_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_49_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_50 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_50             0x00C8
#define ABS_PMB_EFS_FLAG_STATE_K_50         0x020540C8UL

#define PMB_EFS_FLAG_STATE_K_15_0_50_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_50_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_50_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_51 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_51             0x00CC
#define ABS_PMB_EFS_FLAG_STATE_K_51         0x020540CCUL

#define PMB_EFS_FLAG_STATE_K_15_0_51_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_51_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_51_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_52 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_52             0x00D0
#define ABS_PMB_EFS_FLAG_STATE_K_52         0x020540D0UL

#define PMB_EFS_FLAG_STATE_K_15_0_52_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_52_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_52_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_53 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_53             0x00D4
#define ABS_PMB_EFS_FLAG_STATE_K_53         0x020540D4UL

#define PMB_EFS_FLAG_STATE_K_15_0_53_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_53_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_53_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_54 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_54             0x00D8
#define ABS_PMB_EFS_FLAG_STATE_K_54         0x020540D8UL

#define PMB_EFS_FLAG_STATE_K_15_0_54_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_54_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_54_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_55 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_55             0x00DC
#define ABS_PMB_EFS_FLAG_STATE_K_55         0x020540DCUL

#define PMB_EFS_FLAG_STATE_K_15_0_55_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_55_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_55_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_56 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_56             0x00E0
#define ABS_PMB_EFS_FLAG_STATE_K_56         0x020540E0UL

#define PMB_EFS_FLAG_STATE_K_15_0_56_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_56_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_56_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_57 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_57             0x00E4
#define ABS_PMB_EFS_FLAG_STATE_K_57         0x020540E4UL

#define PMB_EFS_FLAG_STATE_K_15_0_57_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_57_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_57_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_58 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_58             0x00E8
#define ABS_PMB_EFS_FLAG_STATE_K_58         0x020540E8UL

#define PMB_EFS_FLAG_STATE_K_15_0_58_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_58_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_58_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_59 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_59             0x00EC
#define ABS_PMB_EFS_FLAG_STATE_K_59         0x020540ECUL

#define PMB_EFS_FLAG_STATE_K_15_0_59_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_59_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_59_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_60 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_60             0x00F0
#define ABS_PMB_EFS_FLAG_STATE_K_60         0x020540F0UL

#define PMB_EFS_FLAG_STATE_K_15_0_60_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_60_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_60_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_61 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_61             0x00F4
#define ABS_PMB_EFS_FLAG_STATE_K_61         0x020540F4UL

#define PMB_EFS_FLAG_STATE_K_15_0_61_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_61_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_61_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_62 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_62             0x00F8
#define ABS_PMB_EFS_FLAG_STATE_K_62         0x020540F8UL

#define PMB_EFS_FLAG_STATE_K_15_0_62_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_62_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_62_SIGNED 0

/* Register UCC_EFS_FLAG_STATE_K_63 (PMR_UCC_EFS) */
#define PMB_EFS_FLAG_STATE_K_63             0x00FC
#define ABS_PMB_EFS_FLAG_STATE_K_63         0x020540FCUL

#define PMB_EFS_FLAG_STATE_K_15_0_63_MASK   0x00FFFF00UL
#define PMB_EFS_FLAG_STATE_K_15_0_63_SHIFT  8
#define PMB_EFS_FLAG_STATE_K_15_0_63_SIGNED 0

/* Register UCC_EFS_GF_SELX_INPUT_0 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_0     0x0100
#define ABS_PMB_EFS_GF_SELX_INPUT_0 0x02054100UL

#define PMB_EFS_GF_ID_0_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_0_SHIFT       0
#define PMB_EFS_GF_ID_0_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_1 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_1     0x0104
#define ABS_PMB_EFS_GF_SELX_INPUT_1 0x02054104UL

#define PMB_EFS_GF_ID_1_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_1_SHIFT       0
#define PMB_EFS_GF_ID_1_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_2 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_2     0x0108
#define ABS_PMB_EFS_GF_SELX_INPUT_2 0x02054108UL

#define PMB_EFS_GF_ID_2_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_2_SHIFT       0
#define PMB_EFS_GF_ID_2_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_3 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_3     0x010C
#define ABS_PMB_EFS_GF_SELX_INPUT_3 0x0205410CUL

#define PMB_EFS_GF_ID_3_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_3_SHIFT       0
#define PMB_EFS_GF_ID_3_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_4 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_4     0x0110
#define ABS_PMB_EFS_GF_SELX_INPUT_4 0x02054110UL

#define PMB_EFS_GF_ID_4_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_4_SHIFT       0
#define PMB_EFS_GF_ID_4_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_5 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_5     0x0114
#define ABS_PMB_EFS_GF_SELX_INPUT_5 0x02054114UL

#define PMB_EFS_GF_ID_5_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_5_SHIFT       0
#define PMB_EFS_GF_ID_5_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_6 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_6     0x0118
#define ABS_PMB_EFS_GF_SELX_INPUT_6 0x02054118UL

#define PMB_EFS_GF_ID_6_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_6_SHIFT       0
#define PMB_EFS_GF_ID_6_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_7 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_7     0x011C
#define ABS_PMB_EFS_GF_SELX_INPUT_7 0x0205411CUL

#define PMB_EFS_GF_ID_7_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_7_SHIFT       0
#define PMB_EFS_GF_ID_7_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_8 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_8     0x0120
#define ABS_PMB_EFS_GF_SELX_INPUT_8 0x02054120UL

#define PMB_EFS_GF_ID_8_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_8_SHIFT       0
#define PMB_EFS_GF_ID_8_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_9 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_9     0x0124
#define ABS_PMB_EFS_GF_SELX_INPUT_9 0x02054124UL

#define PMB_EFS_GF_ID_9_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_9_SHIFT       0
#define PMB_EFS_GF_ID_9_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_10 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_10     0x0128
#define ABS_PMB_EFS_GF_SELX_INPUT_10 0x02054128UL

#define PMB_EFS_GF_ID_10_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_10_SHIFT       0
#define PMB_EFS_GF_ID_10_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_11 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_11     0x012C
#define ABS_PMB_EFS_GF_SELX_INPUT_11 0x0205412CUL

#define PMB_EFS_GF_ID_11_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_11_SHIFT       0
#define PMB_EFS_GF_ID_11_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_12 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_12     0x0130
#define ABS_PMB_EFS_GF_SELX_INPUT_12 0x02054130UL

#define PMB_EFS_GF_ID_12_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_12_SHIFT       0
#define PMB_EFS_GF_ID_12_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_13 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_13     0x0134
#define ABS_PMB_EFS_GF_SELX_INPUT_13 0x02054134UL

#define PMB_EFS_GF_ID_13_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_13_SHIFT       0
#define PMB_EFS_GF_ID_13_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_14 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_14     0x0138
#define ABS_PMB_EFS_GF_SELX_INPUT_14 0x02054138UL

#define PMB_EFS_GF_ID_14_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_14_SHIFT       0
#define PMB_EFS_GF_ID_14_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_15 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_15     0x013C
#define ABS_PMB_EFS_GF_SELX_INPUT_15 0x0205413CUL

#define PMB_EFS_GF_ID_15_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_15_SHIFT       0
#define PMB_EFS_GF_ID_15_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_16 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_16     0x0140
#define ABS_PMB_EFS_GF_SELX_INPUT_16 0x02054140UL

#define PMB_EFS_GF_ID_16_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_16_SHIFT       0
#define PMB_EFS_GF_ID_16_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_17 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_17     0x0144
#define ABS_PMB_EFS_GF_SELX_INPUT_17 0x02054144UL

#define PMB_EFS_GF_ID_17_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_17_SHIFT       0
#define PMB_EFS_GF_ID_17_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_18 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_18     0x0148
#define ABS_PMB_EFS_GF_SELX_INPUT_18 0x02054148UL

#define PMB_EFS_GF_ID_18_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_18_SHIFT       0
#define PMB_EFS_GF_ID_18_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_19 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_19     0x014C
#define ABS_PMB_EFS_GF_SELX_INPUT_19 0x0205414CUL

#define PMB_EFS_GF_ID_19_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_19_SHIFT       0
#define PMB_EFS_GF_ID_19_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_20 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_20     0x0150
#define ABS_PMB_EFS_GF_SELX_INPUT_20 0x02054150UL

#define PMB_EFS_GF_ID_20_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_20_SHIFT       0
#define PMB_EFS_GF_ID_20_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_21 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_21     0x0154
#define ABS_PMB_EFS_GF_SELX_INPUT_21 0x02054154UL

#define PMB_EFS_GF_ID_21_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_21_SHIFT       0
#define PMB_EFS_GF_ID_21_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_22 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_22     0x0158
#define ABS_PMB_EFS_GF_SELX_INPUT_22 0x02054158UL

#define PMB_EFS_GF_ID_22_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_22_SHIFT       0
#define PMB_EFS_GF_ID_22_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_23 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_23     0x015C
#define ABS_PMB_EFS_GF_SELX_INPUT_23 0x0205415CUL

#define PMB_EFS_GF_ID_23_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_23_SHIFT       0
#define PMB_EFS_GF_ID_23_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_24 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_24     0x0160
#define ABS_PMB_EFS_GF_SELX_INPUT_24 0x02054160UL

#define PMB_EFS_GF_ID_24_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_24_SHIFT       0
#define PMB_EFS_GF_ID_24_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_25 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_25     0x0164
#define ABS_PMB_EFS_GF_SELX_INPUT_25 0x02054164UL

#define PMB_EFS_GF_ID_25_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_25_SHIFT       0
#define PMB_EFS_GF_ID_25_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_26 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_26     0x0168
#define ABS_PMB_EFS_GF_SELX_INPUT_26 0x02054168UL

#define PMB_EFS_GF_ID_26_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_26_SHIFT       0
#define PMB_EFS_GF_ID_26_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_27 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_27     0x016C
#define ABS_PMB_EFS_GF_SELX_INPUT_27 0x0205416CUL

#define PMB_EFS_GF_ID_27_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_27_SHIFT       0
#define PMB_EFS_GF_ID_27_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_28 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_28     0x0170
#define ABS_PMB_EFS_GF_SELX_INPUT_28 0x02054170UL

#define PMB_EFS_GF_ID_28_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_28_SHIFT       0
#define PMB_EFS_GF_ID_28_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_29 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_29     0x0174
#define ABS_PMB_EFS_GF_SELX_INPUT_29 0x02054174UL

#define PMB_EFS_GF_ID_29_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_29_SHIFT       0
#define PMB_EFS_GF_ID_29_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_30 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_30     0x0178
#define ABS_PMB_EFS_GF_SELX_INPUT_30 0x02054178UL

#define PMB_EFS_GF_ID_30_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_30_SHIFT       0
#define PMB_EFS_GF_ID_30_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_31 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_31     0x017C
#define ABS_PMB_EFS_GF_SELX_INPUT_31 0x0205417CUL

#define PMB_EFS_GF_ID_31_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_31_SHIFT       0
#define PMB_EFS_GF_ID_31_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_32 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_32     0x0180
#define ABS_PMB_EFS_GF_SELX_INPUT_32 0x02054180UL

#define PMB_EFS_GF_ID_32_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_32_SHIFT       0
#define PMB_EFS_GF_ID_32_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_33 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_33     0x0184
#define ABS_PMB_EFS_GF_SELX_INPUT_33 0x02054184UL

#define PMB_EFS_GF_ID_33_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_33_SHIFT       0
#define PMB_EFS_GF_ID_33_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_34 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_34     0x0188
#define ABS_PMB_EFS_GF_SELX_INPUT_34 0x02054188UL

#define PMB_EFS_GF_ID_34_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_34_SHIFT       0
#define PMB_EFS_GF_ID_34_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_35 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_35     0x018C
#define ABS_PMB_EFS_GF_SELX_INPUT_35 0x0205418CUL

#define PMB_EFS_GF_ID_35_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_35_SHIFT       0
#define PMB_EFS_GF_ID_35_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_36 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_36     0x0190
#define ABS_PMB_EFS_GF_SELX_INPUT_36 0x02054190UL

#define PMB_EFS_GF_ID_36_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_36_SHIFT       0
#define PMB_EFS_GF_ID_36_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_37 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_37     0x0194
#define ABS_PMB_EFS_GF_SELX_INPUT_37 0x02054194UL

#define PMB_EFS_GF_ID_37_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_37_SHIFT       0
#define PMB_EFS_GF_ID_37_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_38 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_38     0x0198
#define ABS_PMB_EFS_GF_SELX_INPUT_38 0x02054198UL

#define PMB_EFS_GF_ID_38_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_38_SHIFT       0
#define PMB_EFS_GF_ID_38_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_39 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_39     0x019C
#define ABS_PMB_EFS_GF_SELX_INPUT_39 0x0205419CUL

#define PMB_EFS_GF_ID_39_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_39_SHIFT       0
#define PMB_EFS_GF_ID_39_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_40 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_40     0x01A0
#define ABS_PMB_EFS_GF_SELX_INPUT_40 0x020541A0UL

#define PMB_EFS_GF_ID_40_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_40_SHIFT       0
#define PMB_EFS_GF_ID_40_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_41 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_41     0x01A4
#define ABS_PMB_EFS_GF_SELX_INPUT_41 0x020541A4UL

#define PMB_EFS_GF_ID_41_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_41_SHIFT       0
#define PMB_EFS_GF_ID_41_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_42 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_42     0x01A8
#define ABS_PMB_EFS_GF_SELX_INPUT_42 0x020541A8UL

#define PMB_EFS_GF_ID_42_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_42_SHIFT       0
#define PMB_EFS_GF_ID_42_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_43 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_43     0x01AC
#define ABS_PMB_EFS_GF_SELX_INPUT_43 0x020541ACUL

#define PMB_EFS_GF_ID_43_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_43_SHIFT       0
#define PMB_EFS_GF_ID_43_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_44 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_44     0x01B0
#define ABS_PMB_EFS_GF_SELX_INPUT_44 0x020541B0UL

#define PMB_EFS_GF_ID_44_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_44_SHIFT       0
#define PMB_EFS_GF_ID_44_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_45 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_45     0x01B4
#define ABS_PMB_EFS_GF_SELX_INPUT_45 0x020541B4UL

#define PMB_EFS_GF_ID_45_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_45_SHIFT       0
#define PMB_EFS_GF_ID_45_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_46 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_46     0x01B8
#define ABS_PMB_EFS_GF_SELX_INPUT_46 0x020541B8UL

#define PMB_EFS_GF_ID_46_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_46_SHIFT       0
#define PMB_EFS_GF_ID_46_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_47 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_47     0x01BC
#define ABS_PMB_EFS_GF_SELX_INPUT_47 0x020541BCUL

#define PMB_EFS_GF_ID_47_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_47_SHIFT       0
#define PMB_EFS_GF_ID_47_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_48 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_48     0x01C0
#define ABS_PMB_EFS_GF_SELX_INPUT_48 0x020541C0UL

#define PMB_EFS_GF_ID_48_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_48_SHIFT       0
#define PMB_EFS_GF_ID_48_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_49 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_49     0x01C4
#define ABS_PMB_EFS_GF_SELX_INPUT_49 0x020541C4UL

#define PMB_EFS_GF_ID_49_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_49_SHIFT       0
#define PMB_EFS_GF_ID_49_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_50 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_50     0x01C8
#define ABS_PMB_EFS_GF_SELX_INPUT_50 0x020541C8UL

#define PMB_EFS_GF_ID_50_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_50_SHIFT       0
#define PMB_EFS_GF_ID_50_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_51 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_51     0x01CC
#define ABS_PMB_EFS_GF_SELX_INPUT_51 0x020541CCUL

#define PMB_EFS_GF_ID_51_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_51_SHIFT       0
#define PMB_EFS_GF_ID_51_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_52 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_52     0x01D0
#define ABS_PMB_EFS_GF_SELX_INPUT_52 0x020541D0UL

#define PMB_EFS_GF_ID_52_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_52_SHIFT       0
#define PMB_EFS_GF_ID_52_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_53 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_53     0x01D4
#define ABS_PMB_EFS_GF_SELX_INPUT_53 0x020541D4UL

#define PMB_EFS_GF_ID_53_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_53_SHIFT       0
#define PMB_EFS_GF_ID_53_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_54 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_54     0x01D8
#define ABS_PMB_EFS_GF_SELX_INPUT_54 0x020541D8UL

#define PMB_EFS_GF_ID_54_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_54_SHIFT       0
#define PMB_EFS_GF_ID_54_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_55 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_55     0x01DC
#define ABS_PMB_EFS_GF_SELX_INPUT_55 0x020541DCUL

#define PMB_EFS_GF_ID_55_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_55_SHIFT       0
#define PMB_EFS_GF_ID_55_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_56 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_56     0x01E0
#define ABS_PMB_EFS_GF_SELX_INPUT_56 0x020541E0UL

#define PMB_EFS_GF_ID_56_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_56_SHIFT       0
#define PMB_EFS_GF_ID_56_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_57 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_57     0x01E4
#define ABS_PMB_EFS_GF_SELX_INPUT_57 0x020541E4UL

#define PMB_EFS_GF_ID_57_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_57_SHIFT       0
#define PMB_EFS_GF_ID_57_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_58 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_58     0x01E8
#define ABS_PMB_EFS_GF_SELX_INPUT_58 0x020541E8UL

#define PMB_EFS_GF_ID_58_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_58_SHIFT       0
#define PMB_EFS_GF_ID_58_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_59 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_59     0x01EC
#define ABS_PMB_EFS_GF_SELX_INPUT_59 0x020541ECUL

#define PMB_EFS_GF_ID_59_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_59_SHIFT       0
#define PMB_EFS_GF_ID_59_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_60 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_60     0x01F0
#define ABS_PMB_EFS_GF_SELX_INPUT_60 0x020541F0UL

#define PMB_EFS_GF_ID_60_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_60_SHIFT       0
#define PMB_EFS_GF_ID_60_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_61 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_61     0x01F4
#define ABS_PMB_EFS_GF_SELX_INPUT_61 0x020541F4UL

#define PMB_EFS_GF_ID_61_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_61_SHIFT       0
#define PMB_EFS_GF_ID_61_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_62 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_62     0x01F8
#define ABS_PMB_EFS_GF_SELX_INPUT_62 0x020541F8UL

#define PMB_EFS_GF_ID_62_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_62_SHIFT       0
#define PMB_EFS_GF_ID_62_SIGNED      0

/* Register UCC_EFS_GF_SELX_INPUT_63 (PMR_UCC_EFS) */
#define PMB_EFS_GF_SELX_INPUT_63     0x01FC
#define ABS_PMB_EFS_GF_SELX_INPUT_63 0x020541FCUL

#define PMB_EFS_GF_ID_63_MASK        0x000000FFUL
#define PMB_EFS_GF_ID_63_SHIFT       0
#define PMB_EFS_GF_ID_63_SIGNED      0

/* Register UCC_EFS_AFX_INPUT_0_0 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_0           0x0200
#define ABS_PMB_EFS_AFX_INPUT_0_0       0x02054200UL

#define PMB_EFS_AF_SOURCE0_SEL_0_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_0_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_0_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_1 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_1           0x0204
#define ABS_PMB_EFS_AFX_INPUT_0_1       0x02054204UL

#define PMB_EFS_AF_SOURCE0_SEL_1_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_1_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_1_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_2 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_2           0x0208
#define ABS_PMB_EFS_AFX_INPUT_0_2       0x02054208UL

#define PMB_EFS_AF_SOURCE0_SEL_2_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_2_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_2_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_3 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_3           0x020C
#define ABS_PMB_EFS_AFX_INPUT_0_3       0x0205420CUL

#define PMB_EFS_AF_SOURCE0_SEL_3_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_3_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_3_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_4 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_4           0x0210
#define ABS_PMB_EFS_AFX_INPUT_0_4       0x02054210UL

#define PMB_EFS_AF_SOURCE0_SEL_4_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_4_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_4_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_5 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_5           0x0214
#define ABS_PMB_EFS_AFX_INPUT_0_5       0x02054214UL

#define PMB_EFS_AF_SOURCE0_SEL_5_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_5_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_5_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_6 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_6           0x0218
#define ABS_PMB_EFS_AFX_INPUT_0_6       0x02054218UL

#define PMB_EFS_AF_SOURCE0_SEL_6_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_6_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_6_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_7 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_7           0x021C
#define ABS_PMB_EFS_AFX_INPUT_0_7       0x0205421CUL

#define PMB_EFS_AF_SOURCE0_SEL_7_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_7_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_7_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_8 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_8           0x0220
#define ABS_PMB_EFS_AFX_INPUT_0_8       0x02054220UL

#define PMB_EFS_AF_SOURCE0_SEL_8_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_8_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_8_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_9 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_9           0x0224
#define ABS_PMB_EFS_AFX_INPUT_0_9       0x02054224UL

#define PMB_EFS_AF_SOURCE0_SEL_9_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_9_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_9_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_10 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_10           0x0228
#define ABS_PMB_EFS_AFX_INPUT_0_10       0x02054228UL

#define PMB_EFS_AF_SOURCE0_SEL_10_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_10_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_10_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_11 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_11           0x022C
#define ABS_PMB_EFS_AFX_INPUT_0_11       0x0205422CUL

#define PMB_EFS_AF_SOURCE0_SEL_11_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_11_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_11_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_12 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_12           0x0230
#define ABS_PMB_EFS_AFX_INPUT_0_12       0x02054230UL

#define PMB_EFS_AF_SOURCE0_SEL_12_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_12_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_12_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_13 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_13           0x0234
#define ABS_PMB_EFS_AFX_INPUT_0_13       0x02054234UL

#define PMB_EFS_AF_SOURCE0_SEL_13_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_13_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_13_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_14 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_14           0x0238
#define ABS_PMB_EFS_AFX_INPUT_0_14       0x02054238UL

#define PMB_EFS_AF_SOURCE0_SEL_14_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_14_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_14_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_15 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_15           0x023C
#define ABS_PMB_EFS_AFX_INPUT_0_15       0x0205423CUL

#define PMB_EFS_AF_SOURCE0_SEL_15_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_15_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_15_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_16 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_16           0x0240
#define ABS_PMB_EFS_AFX_INPUT_0_16       0x02054240UL

#define PMB_EFS_AF_SOURCE0_SEL_16_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_16_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_16_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_17 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_17           0x0244
#define ABS_PMB_EFS_AFX_INPUT_0_17       0x02054244UL

#define PMB_EFS_AF_SOURCE0_SEL_17_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_17_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_17_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_18 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_18           0x0248
#define ABS_PMB_EFS_AFX_INPUT_0_18       0x02054248UL

#define PMB_EFS_AF_SOURCE0_SEL_18_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_18_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_18_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_19 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_19           0x024C
#define ABS_PMB_EFS_AFX_INPUT_0_19       0x0205424CUL

#define PMB_EFS_AF_SOURCE0_SEL_19_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_19_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_19_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_20 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_20           0x0250
#define ABS_PMB_EFS_AFX_INPUT_0_20       0x02054250UL

#define PMB_EFS_AF_SOURCE0_SEL_20_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_20_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_20_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_21 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_21           0x0254
#define ABS_PMB_EFS_AFX_INPUT_0_21       0x02054254UL

#define PMB_EFS_AF_SOURCE0_SEL_21_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_21_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_21_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_22 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_22           0x0258
#define ABS_PMB_EFS_AFX_INPUT_0_22       0x02054258UL

#define PMB_EFS_AF_SOURCE0_SEL_22_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_22_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_22_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_23 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_23           0x025C
#define ABS_PMB_EFS_AFX_INPUT_0_23       0x0205425CUL

#define PMB_EFS_AF_SOURCE0_SEL_23_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_23_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_23_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_24 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_24           0x0260
#define ABS_PMB_EFS_AFX_INPUT_0_24       0x02054260UL

#define PMB_EFS_AF_SOURCE0_SEL_24_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_24_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_24_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_25 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_25           0x0264
#define ABS_PMB_EFS_AFX_INPUT_0_25       0x02054264UL

#define PMB_EFS_AF_SOURCE0_SEL_25_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_25_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_25_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_26 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_26           0x0268
#define ABS_PMB_EFS_AFX_INPUT_0_26       0x02054268UL

#define PMB_EFS_AF_SOURCE0_SEL_26_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_26_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_26_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_27 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_27           0x026C
#define ABS_PMB_EFS_AFX_INPUT_0_27       0x0205426CUL

#define PMB_EFS_AF_SOURCE0_SEL_27_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_27_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_27_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_28 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_28           0x0270
#define ABS_PMB_EFS_AFX_INPUT_0_28       0x02054270UL

#define PMB_EFS_AF_SOURCE0_SEL_28_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_28_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_28_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_29 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_29           0x0274
#define ABS_PMB_EFS_AFX_INPUT_0_29       0x02054274UL

#define PMB_EFS_AF_SOURCE0_SEL_29_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_29_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_29_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_30 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_30           0x0278
#define ABS_PMB_EFS_AFX_INPUT_0_30       0x02054278UL

#define PMB_EFS_AF_SOURCE0_SEL_30_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_30_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_30_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_31 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_31           0x027C
#define ABS_PMB_EFS_AFX_INPUT_0_31       0x0205427CUL

#define PMB_EFS_AF_SOURCE0_SEL_31_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_31_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_31_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_32 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_32           0x0280
#define ABS_PMB_EFS_AFX_INPUT_0_32       0x02054280UL

#define PMB_EFS_AF_SOURCE0_SEL_32_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_32_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_32_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_33 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_33           0x0284
#define ABS_PMB_EFS_AFX_INPUT_0_33       0x02054284UL

#define PMB_EFS_AF_SOURCE0_SEL_33_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_33_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_33_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_34 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_34           0x0288
#define ABS_PMB_EFS_AFX_INPUT_0_34       0x02054288UL

#define PMB_EFS_AF_SOURCE0_SEL_34_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_34_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_34_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_35 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_35           0x028C
#define ABS_PMB_EFS_AFX_INPUT_0_35       0x0205428CUL

#define PMB_EFS_AF_SOURCE0_SEL_35_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_35_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_35_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_36 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_36           0x0290
#define ABS_PMB_EFS_AFX_INPUT_0_36       0x02054290UL

#define PMB_EFS_AF_SOURCE0_SEL_36_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_36_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_36_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_37 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_37           0x0294
#define ABS_PMB_EFS_AFX_INPUT_0_37       0x02054294UL

#define PMB_EFS_AF_SOURCE0_SEL_37_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_37_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_37_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_38 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_38           0x0298
#define ABS_PMB_EFS_AFX_INPUT_0_38       0x02054298UL

#define PMB_EFS_AF_SOURCE0_SEL_38_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_38_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_38_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_39 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_39           0x029C
#define ABS_PMB_EFS_AFX_INPUT_0_39       0x0205429CUL

#define PMB_EFS_AF_SOURCE0_SEL_39_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_39_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_39_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_40 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_40           0x02A0
#define ABS_PMB_EFS_AFX_INPUT_0_40       0x020542A0UL

#define PMB_EFS_AF_SOURCE0_SEL_40_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_40_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_40_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_41 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_41           0x02A4
#define ABS_PMB_EFS_AFX_INPUT_0_41       0x020542A4UL

#define PMB_EFS_AF_SOURCE0_SEL_41_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_41_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_41_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_42 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_42           0x02A8
#define ABS_PMB_EFS_AFX_INPUT_0_42       0x020542A8UL

#define PMB_EFS_AF_SOURCE0_SEL_42_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_42_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_42_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_43 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_43           0x02AC
#define ABS_PMB_EFS_AFX_INPUT_0_43       0x020542ACUL

#define PMB_EFS_AF_SOURCE0_SEL_43_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_43_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_43_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_44 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_44           0x02B0
#define ABS_PMB_EFS_AFX_INPUT_0_44       0x020542B0UL

#define PMB_EFS_AF_SOURCE0_SEL_44_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_44_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_44_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_45 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_45           0x02B4
#define ABS_PMB_EFS_AFX_INPUT_0_45       0x020542B4UL

#define PMB_EFS_AF_SOURCE0_SEL_45_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_45_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_45_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_46 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_46           0x02B8
#define ABS_PMB_EFS_AFX_INPUT_0_46       0x020542B8UL

#define PMB_EFS_AF_SOURCE0_SEL_46_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_46_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_46_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_47 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_47           0x02BC
#define ABS_PMB_EFS_AFX_INPUT_0_47       0x020542BCUL

#define PMB_EFS_AF_SOURCE0_SEL_47_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_47_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_47_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_48 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_48           0x02C0
#define ABS_PMB_EFS_AFX_INPUT_0_48       0x020542C0UL

#define PMB_EFS_AF_SOURCE0_SEL_48_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_48_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_48_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_49 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_49           0x02C4
#define ABS_PMB_EFS_AFX_INPUT_0_49       0x020542C4UL

#define PMB_EFS_AF_SOURCE0_SEL_49_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_49_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_49_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_50 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_50           0x02C8
#define ABS_PMB_EFS_AFX_INPUT_0_50       0x020542C8UL

#define PMB_EFS_AF_SOURCE0_SEL_50_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_50_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_50_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_51 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_51           0x02CC
#define ABS_PMB_EFS_AFX_INPUT_0_51       0x020542CCUL

#define PMB_EFS_AF_SOURCE0_SEL_51_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_51_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_51_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_52 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_52           0x02D0
#define ABS_PMB_EFS_AFX_INPUT_0_52       0x020542D0UL

#define PMB_EFS_AF_SOURCE0_SEL_52_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_52_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_52_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_53 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_53           0x02D4
#define ABS_PMB_EFS_AFX_INPUT_0_53       0x020542D4UL

#define PMB_EFS_AF_SOURCE0_SEL_53_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_53_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_53_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_54 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_54           0x02D8
#define ABS_PMB_EFS_AFX_INPUT_0_54       0x020542D8UL

#define PMB_EFS_AF_SOURCE0_SEL_54_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_54_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_54_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_55 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_55           0x02DC
#define ABS_PMB_EFS_AFX_INPUT_0_55       0x020542DCUL

#define PMB_EFS_AF_SOURCE0_SEL_55_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_55_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_55_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_56 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_56           0x02E0
#define ABS_PMB_EFS_AFX_INPUT_0_56       0x020542E0UL

#define PMB_EFS_AF_SOURCE0_SEL_56_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_56_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_56_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_57 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_57           0x02E4
#define ABS_PMB_EFS_AFX_INPUT_0_57       0x020542E4UL

#define PMB_EFS_AF_SOURCE0_SEL_57_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_57_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_57_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_58 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_58           0x02E8
#define ABS_PMB_EFS_AFX_INPUT_0_58       0x020542E8UL

#define PMB_EFS_AF_SOURCE0_SEL_58_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_58_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_58_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_59 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_59           0x02EC
#define ABS_PMB_EFS_AFX_INPUT_0_59       0x020542ECUL

#define PMB_EFS_AF_SOURCE0_SEL_59_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_59_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_59_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_60 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_60           0x02F0
#define ABS_PMB_EFS_AFX_INPUT_0_60       0x020542F0UL

#define PMB_EFS_AF_SOURCE0_SEL_60_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_60_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_60_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_61 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_61           0x02F4
#define ABS_PMB_EFS_AFX_INPUT_0_61       0x020542F4UL

#define PMB_EFS_AF_SOURCE0_SEL_61_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_61_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_61_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_62 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_62           0x02F8
#define ABS_PMB_EFS_AFX_INPUT_0_62       0x020542F8UL

#define PMB_EFS_AF_SOURCE0_SEL_62_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_62_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_62_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_63 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_63           0x02FC
#define ABS_PMB_EFS_AFX_INPUT_0_63       0x020542FCUL

#define PMB_EFS_AF_SOURCE0_SEL_63_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_63_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_63_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_64 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_64           0x0300
#define ABS_PMB_EFS_AFX_INPUT_0_64       0x02054300UL

#define PMB_EFS_AF_SOURCE0_SEL_64_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_64_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_64_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_65 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_65           0x0304
#define ABS_PMB_EFS_AFX_INPUT_0_65       0x02054304UL

#define PMB_EFS_AF_SOURCE0_SEL_65_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_65_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_65_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_66 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_66           0x0308
#define ABS_PMB_EFS_AFX_INPUT_0_66       0x02054308UL

#define PMB_EFS_AF_SOURCE0_SEL_66_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_66_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_66_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_67 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_67           0x030C
#define ABS_PMB_EFS_AFX_INPUT_0_67       0x0205430CUL

#define PMB_EFS_AF_SOURCE0_SEL_67_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_67_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_67_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_68 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_68           0x0310
#define ABS_PMB_EFS_AFX_INPUT_0_68       0x02054310UL

#define PMB_EFS_AF_SOURCE0_SEL_68_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_68_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_68_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_69 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_69           0x0314
#define ABS_PMB_EFS_AFX_INPUT_0_69       0x02054314UL

#define PMB_EFS_AF_SOURCE0_SEL_69_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_69_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_69_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_70 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_70           0x0318
#define ABS_PMB_EFS_AFX_INPUT_0_70       0x02054318UL

#define PMB_EFS_AF_SOURCE0_SEL_70_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_70_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_70_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_71 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_71           0x031C
#define ABS_PMB_EFS_AFX_INPUT_0_71       0x0205431CUL

#define PMB_EFS_AF_SOURCE0_SEL_71_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_71_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_71_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_72 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_72           0x0320
#define ABS_PMB_EFS_AFX_INPUT_0_72       0x02054320UL

#define PMB_EFS_AF_SOURCE0_SEL_72_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_72_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_72_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_73 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_73           0x0324
#define ABS_PMB_EFS_AFX_INPUT_0_73       0x02054324UL

#define PMB_EFS_AF_SOURCE0_SEL_73_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_73_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_73_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_74 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_74           0x0328
#define ABS_PMB_EFS_AFX_INPUT_0_74       0x02054328UL

#define PMB_EFS_AF_SOURCE0_SEL_74_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_74_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_74_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_75 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_75           0x032C
#define ABS_PMB_EFS_AFX_INPUT_0_75       0x0205432CUL

#define PMB_EFS_AF_SOURCE0_SEL_75_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_75_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_75_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_76 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_76           0x0330
#define ABS_PMB_EFS_AFX_INPUT_0_76       0x02054330UL

#define PMB_EFS_AF_SOURCE0_SEL_76_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_76_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_76_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_77 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_77           0x0334
#define ABS_PMB_EFS_AFX_INPUT_0_77       0x02054334UL

#define PMB_EFS_AF_SOURCE0_SEL_77_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_77_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_77_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_78 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_78           0x0338
#define ABS_PMB_EFS_AFX_INPUT_0_78       0x02054338UL

#define PMB_EFS_AF_SOURCE0_SEL_78_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_78_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_78_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_79 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_79           0x033C
#define ABS_PMB_EFS_AFX_INPUT_0_79       0x0205433CUL

#define PMB_EFS_AF_SOURCE0_SEL_79_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_79_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_79_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_80 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_80           0x0340
#define ABS_PMB_EFS_AFX_INPUT_0_80       0x02054340UL

#define PMB_EFS_AF_SOURCE0_SEL_80_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_80_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_80_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_81 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_81           0x0344
#define ABS_PMB_EFS_AFX_INPUT_0_81       0x02054344UL

#define PMB_EFS_AF_SOURCE0_SEL_81_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_81_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_81_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_82 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_82           0x0348
#define ABS_PMB_EFS_AFX_INPUT_0_82       0x02054348UL

#define PMB_EFS_AF_SOURCE0_SEL_82_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_82_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_82_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_83 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_83           0x034C
#define ABS_PMB_EFS_AFX_INPUT_0_83       0x0205434CUL

#define PMB_EFS_AF_SOURCE0_SEL_83_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_83_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_83_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_84 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_84           0x0350
#define ABS_PMB_EFS_AFX_INPUT_0_84       0x02054350UL

#define PMB_EFS_AF_SOURCE0_SEL_84_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_84_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_84_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_85 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_85           0x0354
#define ABS_PMB_EFS_AFX_INPUT_0_85       0x02054354UL

#define PMB_EFS_AF_SOURCE0_SEL_85_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_85_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_85_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_86 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_86           0x0358
#define ABS_PMB_EFS_AFX_INPUT_0_86       0x02054358UL

#define PMB_EFS_AF_SOURCE0_SEL_86_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_86_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_86_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_87 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_87           0x035C
#define ABS_PMB_EFS_AFX_INPUT_0_87       0x0205435CUL

#define PMB_EFS_AF_SOURCE0_SEL_87_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_87_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_87_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_88 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_88           0x0360
#define ABS_PMB_EFS_AFX_INPUT_0_88       0x02054360UL

#define PMB_EFS_AF_SOURCE0_SEL_88_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_88_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_88_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_89 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_89           0x0364
#define ABS_PMB_EFS_AFX_INPUT_0_89       0x02054364UL

#define PMB_EFS_AF_SOURCE0_SEL_89_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_89_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_89_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_90 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_90           0x0368
#define ABS_PMB_EFS_AFX_INPUT_0_90       0x02054368UL

#define PMB_EFS_AF_SOURCE0_SEL_90_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_90_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_90_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_91 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_91           0x036C
#define ABS_PMB_EFS_AFX_INPUT_0_91       0x0205436CUL

#define PMB_EFS_AF_SOURCE0_SEL_91_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_91_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_91_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_92 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_92           0x0370
#define ABS_PMB_EFS_AFX_INPUT_0_92       0x02054370UL

#define PMB_EFS_AF_SOURCE0_SEL_92_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_92_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_92_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_93 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_93           0x0374
#define ABS_PMB_EFS_AFX_INPUT_0_93       0x02054374UL

#define PMB_EFS_AF_SOURCE0_SEL_93_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_93_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_93_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_94 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_94           0x0378
#define ABS_PMB_EFS_AFX_INPUT_0_94       0x02054378UL

#define PMB_EFS_AF_SOURCE0_SEL_94_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_94_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_94_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_95 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_95           0x037C
#define ABS_PMB_EFS_AFX_INPUT_0_95       0x0205437CUL

#define PMB_EFS_AF_SOURCE0_SEL_95_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_95_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_95_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_96 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_96           0x0380
#define ABS_PMB_EFS_AFX_INPUT_0_96       0x02054380UL

#define PMB_EFS_AF_SOURCE0_SEL_96_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_96_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_96_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_97 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_97           0x0384
#define ABS_PMB_EFS_AFX_INPUT_0_97       0x02054384UL

#define PMB_EFS_AF_SOURCE0_SEL_97_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_97_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_97_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_98 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_98           0x0388
#define ABS_PMB_EFS_AFX_INPUT_0_98       0x02054388UL

#define PMB_EFS_AF_SOURCE0_SEL_98_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_98_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_98_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_99 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_99           0x038C
#define ABS_PMB_EFS_AFX_INPUT_0_99       0x0205438CUL

#define PMB_EFS_AF_SOURCE0_SEL_99_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_99_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_99_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_100 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_100           0x0390
#define ABS_PMB_EFS_AFX_INPUT_0_100       0x02054390UL

#define PMB_EFS_AF_SOURCE0_SEL_100_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_100_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_100_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_101 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_101           0x0394
#define ABS_PMB_EFS_AFX_INPUT_0_101       0x02054394UL

#define PMB_EFS_AF_SOURCE0_SEL_101_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_101_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_101_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_102 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_102           0x0398
#define ABS_PMB_EFS_AFX_INPUT_0_102       0x02054398UL

#define PMB_EFS_AF_SOURCE0_SEL_102_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_102_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_102_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_103 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_103           0x039C
#define ABS_PMB_EFS_AFX_INPUT_0_103       0x0205439CUL

#define PMB_EFS_AF_SOURCE0_SEL_103_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_103_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_103_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_104 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_104           0x03A0
#define ABS_PMB_EFS_AFX_INPUT_0_104       0x020543A0UL

#define PMB_EFS_AF_SOURCE0_SEL_104_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_104_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_104_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_105 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_105           0x03A4
#define ABS_PMB_EFS_AFX_INPUT_0_105       0x020543A4UL

#define PMB_EFS_AF_SOURCE0_SEL_105_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_105_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_105_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_106 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_106           0x03A8
#define ABS_PMB_EFS_AFX_INPUT_0_106       0x020543A8UL

#define PMB_EFS_AF_SOURCE0_SEL_106_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_106_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_106_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_107 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_107           0x03AC
#define ABS_PMB_EFS_AFX_INPUT_0_107       0x020543ACUL

#define PMB_EFS_AF_SOURCE0_SEL_107_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_107_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_107_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_108 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_108           0x03B0
#define ABS_PMB_EFS_AFX_INPUT_0_108       0x020543B0UL

#define PMB_EFS_AF_SOURCE0_SEL_108_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_108_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_108_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_109 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_109           0x03B4
#define ABS_PMB_EFS_AFX_INPUT_0_109       0x020543B4UL

#define PMB_EFS_AF_SOURCE0_SEL_109_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_109_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_109_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_110 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_110           0x03B8
#define ABS_PMB_EFS_AFX_INPUT_0_110       0x020543B8UL

#define PMB_EFS_AF_SOURCE0_SEL_110_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_110_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_110_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_111 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_111           0x03BC
#define ABS_PMB_EFS_AFX_INPUT_0_111       0x020543BCUL

#define PMB_EFS_AF_SOURCE0_SEL_111_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_111_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_111_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_112 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_112           0x03C0
#define ABS_PMB_EFS_AFX_INPUT_0_112       0x020543C0UL

#define PMB_EFS_AF_SOURCE0_SEL_112_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_112_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_112_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_113 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_113           0x03C4
#define ABS_PMB_EFS_AFX_INPUT_0_113       0x020543C4UL

#define PMB_EFS_AF_SOURCE0_SEL_113_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_113_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_113_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_114 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_114           0x03C8
#define ABS_PMB_EFS_AFX_INPUT_0_114       0x020543C8UL

#define PMB_EFS_AF_SOURCE0_SEL_114_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_114_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_114_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_115 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_115           0x03CC
#define ABS_PMB_EFS_AFX_INPUT_0_115       0x020543CCUL

#define PMB_EFS_AF_SOURCE0_SEL_115_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_115_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_115_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_116 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_116           0x03D0
#define ABS_PMB_EFS_AFX_INPUT_0_116       0x020543D0UL

#define PMB_EFS_AF_SOURCE0_SEL_116_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_116_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_116_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_117 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_117           0x03D4
#define ABS_PMB_EFS_AFX_INPUT_0_117       0x020543D4UL

#define PMB_EFS_AF_SOURCE0_SEL_117_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_117_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_117_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_118 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_118           0x03D8
#define ABS_PMB_EFS_AFX_INPUT_0_118       0x020543D8UL

#define PMB_EFS_AF_SOURCE0_SEL_118_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_118_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_118_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_119 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_119           0x03DC
#define ABS_PMB_EFS_AFX_INPUT_0_119       0x020543DCUL

#define PMB_EFS_AF_SOURCE0_SEL_119_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_119_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_119_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_120 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_120           0x03E0
#define ABS_PMB_EFS_AFX_INPUT_0_120       0x020543E0UL

#define PMB_EFS_AF_SOURCE0_SEL_120_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_120_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_120_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_121 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_121           0x03E4
#define ABS_PMB_EFS_AFX_INPUT_0_121       0x020543E4UL

#define PMB_EFS_AF_SOURCE0_SEL_121_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_121_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_121_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_122 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_122           0x03E8
#define ABS_PMB_EFS_AFX_INPUT_0_122       0x020543E8UL

#define PMB_EFS_AF_SOURCE0_SEL_122_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_122_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_122_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_123 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_123           0x03EC
#define ABS_PMB_EFS_AFX_INPUT_0_123       0x020543ECUL

#define PMB_EFS_AF_SOURCE0_SEL_123_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_123_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_123_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_124 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_124           0x03F0
#define ABS_PMB_EFS_AFX_INPUT_0_124       0x020543F0UL

#define PMB_EFS_AF_SOURCE0_SEL_124_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_124_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_124_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_125 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_125           0x03F4
#define ABS_PMB_EFS_AFX_INPUT_0_125       0x020543F4UL

#define PMB_EFS_AF_SOURCE0_SEL_125_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_125_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_125_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_126 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_126           0x03F8
#define ABS_PMB_EFS_AFX_INPUT_0_126       0x020543F8UL

#define PMB_EFS_AF_SOURCE0_SEL_126_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_126_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_126_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_0_127 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_0_127           0x03FC
#define ABS_PMB_EFS_AFX_INPUT_0_127       0x020543FCUL

#define PMB_EFS_AF_SOURCE0_SEL_127_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE0_SEL_127_SHIFT  0
#define PMB_EFS_AF_SOURCE0_SEL_127_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_0 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_0           0x0400
#define ABS_PMB_EFS_AFX_INPUT_1_0       0x02054400UL

#define PMB_EFS_AF_SOURCE1_SEL_0_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_0_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_0_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_1 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_1           0x0404
#define ABS_PMB_EFS_AFX_INPUT_1_1       0x02054404UL

#define PMB_EFS_AF_SOURCE1_SEL_1_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_1_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_1_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_2 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_2           0x0408
#define ABS_PMB_EFS_AFX_INPUT_1_2       0x02054408UL

#define PMB_EFS_AF_SOURCE1_SEL_2_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_2_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_2_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_3 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_3           0x040C
#define ABS_PMB_EFS_AFX_INPUT_1_3       0x0205440CUL

#define PMB_EFS_AF_SOURCE1_SEL_3_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_3_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_3_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_4 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_4           0x0410
#define ABS_PMB_EFS_AFX_INPUT_1_4       0x02054410UL

#define PMB_EFS_AF_SOURCE1_SEL_4_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_4_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_4_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_5 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_5           0x0414
#define ABS_PMB_EFS_AFX_INPUT_1_5       0x02054414UL

#define PMB_EFS_AF_SOURCE1_SEL_5_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_5_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_5_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_6 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_6           0x0418
#define ABS_PMB_EFS_AFX_INPUT_1_6       0x02054418UL

#define PMB_EFS_AF_SOURCE1_SEL_6_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_6_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_6_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_7 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_7           0x041C
#define ABS_PMB_EFS_AFX_INPUT_1_7       0x0205441CUL

#define PMB_EFS_AF_SOURCE1_SEL_7_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_7_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_7_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_8 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_8           0x0420
#define ABS_PMB_EFS_AFX_INPUT_1_8       0x02054420UL

#define PMB_EFS_AF_SOURCE1_SEL_8_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_8_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_8_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_9 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_9           0x0424
#define ABS_PMB_EFS_AFX_INPUT_1_9       0x02054424UL

#define PMB_EFS_AF_SOURCE1_SEL_9_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_9_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_9_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_10 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_10           0x0428
#define ABS_PMB_EFS_AFX_INPUT_1_10       0x02054428UL

#define PMB_EFS_AF_SOURCE1_SEL_10_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_10_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_10_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_11 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_11           0x042C
#define ABS_PMB_EFS_AFX_INPUT_1_11       0x0205442CUL

#define PMB_EFS_AF_SOURCE1_SEL_11_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_11_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_11_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_12 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_12           0x0430
#define ABS_PMB_EFS_AFX_INPUT_1_12       0x02054430UL

#define PMB_EFS_AF_SOURCE1_SEL_12_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_12_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_12_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_13 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_13           0x0434
#define ABS_PMB_EFS_AFX_INPUT_1_13       0x02054434UL

#define PMB_EFS_AF_SOURCE1_SEL_13_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_13_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_13_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_14 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_14           0x0438
#define ABS_PMB_EFS_AFX_INPUT_1_14       0x02054438UL

#define PMB_EFS_AF_SOURCE1_SEL_14_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_14_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_14_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_15 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_15           0x043C
#define ABS_PMB_EFS_AFX_INPUT_1_15       0x0205443CUL

#define PMB_EFS_AF_SOURCE1_SEL_15_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_15_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_15_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_16 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_16           0x0440
#define ABS_PMB_EFS_AFX_INPUT_1_16       0x02054440UL

#define PMB_EFS_AF_SOURCE1_SEL_16_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_16_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_16_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_17 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_17           0x0444
#define ABS_PMB_EFS_AFX_INPUT_1_17       0x02054444UL

#define PMB_EFS_AF_SOURCE1_SEL_17_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_17_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_17_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_18 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_18           0x0448
#define ABS_PMB_EFS_AFX_INPUT_1_18       0x02054448UL

#define PMB_EFS_AF_SOURCE1_SEL_18_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_18_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_18_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_19 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_19           0x044C
#define ABS_PMB_EFS_AFX_INPUT_1_19       0x0205444CUL

#define PMB_EFS_AF_SOURCE1_SEL_19_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_19_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_19_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_20 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_20           0x0450
#define ABS_PMB_EFS_AFX_INPUT_1_20       0x02054450UL

#define PMB_EFS_AF_SOURCE1_SEL_20_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_20_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_20_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_21 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_21           0x0454
#define ABS_PMB_EFS_AFX_INPUT_1_21       0x02054454UL

#define PMB_EFS_AF_SOURCE1_SEL_21_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_21_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_21_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_22 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_22           0x0458
#define ABS_PMB_EFS_AFX_INPUT_1_22       0x02054458UL

#define PMB_EFS_AF_SOURCE1_SEL_22_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_22_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_22_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_23 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_23           0x045C
#define ABS_PMB_EFS_AFX_INPUT_1_23       0x0205445CUL

#define PMB_EFS_AF_SOURCE1_SEL_23_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_23_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_23_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_24 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_24           0x0460
#define ABS_PMB_EFS_AFX_INPUT_1_24       0x02054460UL

#define PMB_EFS_AF_SOURCE1_SEL_24_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_24_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_24_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_25 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_25           0x0464
#define ABS_PMB_EFS_AFX_INPUT_1_25       0x02054464UL

#define PMB_EFS_AF_SOURCE1_SEL_25_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_25_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_25_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_26 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_26           0x0468
#define ABS_PMB_EFS_AFX_INPUT_1_26       0x02054468UL

#define PMB_EFS_AF_SOURCE1_SEL_26_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_26_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_26_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_27 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_27           0x046C
#define ABS_PMB_EFS_AFX_INPUT_1_27       0x0205446CUL

#define PMB_EFS_AF_SOURCE1_SEL_27_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_27_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_27_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_28 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_28           0x0470
#define ABS_PMB_EFS_AFX_INPUT_1_28       0x02054470UL

#define PMB_EFS_AF_SOURCE1_SEL_28_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_28_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_28_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_29 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_29           0x0474
#define ABS_PMB_EFS_AFX_INPUT_1_29       0x02054474UL

#define PMB_EFS_AF_SOURCE1_SEL_29_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_29_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_29_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_30 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_30           0x0478
#define ABS_PMB_EFS_AFX_INPUT_1_30       0x02054478UL

#define PMB_EFS_AF_SOURCE1_SEL_30_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_30_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_30_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_31 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_31           0x047C
#define ABS_PMB_EFS_AFX_INPUT_1_31       0x0205447CUL

#define PMB_EFS_AF_SOURCE1_SEL_31_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_31_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_31_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_32 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_32           0x0480
#define ABS_PMB_EFS_AFX_INPUT_1_32       0x02054480UL

#define PMB_EFS_AF_SOURCE1_SEL_32_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_32_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_32_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_33 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_33           0x0484
#define ABS_PMB_EFS_AFX_INPUT_1_33       0x02054484UL

#define PMB_EFS_AF_SOURCE1_SEL_33_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_33_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_33_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_34 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_34           0x0488
#define ABS_PMB_EFS_AFX_INPUT_1_34       0x02054488UL

#define PMB_EFS_AF_SOURCE1_SEL_34_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_34_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_34_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_35 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_35           0x048C
#define ABS_PMB_EFS_AFX_INPUT_1_35       0x0205448CUL

#define PMB_EFS_AF_SOURCE1_SEL_35_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_35_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_35_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_36 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_36           0x0490
#define ABS_PMB_EFS_AFX_INPUT_1_36       0x02054490UL

#define PMB_EFS_AF_SOURCE1_SEL_36_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_36_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_36_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_37 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_37           0x0494
#define ABS_PMB_EFS_AFX_INPUT_1_37       0x02054494UL

#define PMB_EFS_AF_SOURCE1_SEL_37_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_37_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_37_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_38 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_38           0x0498
#define ABS_PMB_EFS_AFX_INPUT_1_38       0x02054498UL

#define PMB_EFS_AF_SOURCE1_SEL_38_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_38_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_38_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_39 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_39           0x049C
#define ABS_PMB_EFS_AFX_INPUT_1_39       0x0205449CUL

#define PMB_EFS_AF_SOURCE1_SEL_39_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_39_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_39_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_40 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_40           0x04A0
#define ABS_PMB_EFS_AFX_INPUT_1_40       0x020544A0UL

#define PMB_EFS_AF_SOURCE1_SEL_40_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_40_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_40_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_41 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_41           0x04A4
#define ABS_PMB_EFS_AFX_INPUT_1_41       0x020544A4UL

#define PMB_EFS_AF_SOURCE1_SEL_41_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_41_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_41_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_42 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_42           0x04A8
#define ABS_PMB_EFS_AFX_INPUT_1_42       0x020544A8UL

#define PMB_EFS_AF_SOURCE1_SEL_42_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_42_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_42_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_43 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_43           0x04AC
#define ABS_PMB_EFS_AFX_INPUT_1_43       0x020544ACUL

#define PMB_EFS_AF_SOURCE1_SEL_43_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_43_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_43_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_44 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_44           0x04B0
#define ABS_PMB_EFS_AFX_INPUT_1_44       0x020544B0UL

#define PMB_EFS_AF_SOURCE1_SEL_44_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_44_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_44_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_45 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_45           0x04B4
#define ABS_PMB_EFS_AFX_INPUT_1_45       0x020544B4UL

#define PMB_EFS_AF_SOURCE1_SEL_45_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_45_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_45_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_46 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_46           0x04B8
#define ABS_PMB_EFS_AFX_INPUT_1_46       0x020544B8UL

#define PMB_EFS_AF_SOURCE1_SEL_46_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_46_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_46_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_47 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_47           0x04BC
#define ABS_PMB_EFS_AFX_INPUT_1_47       0x020544BCUL

#define PMB_EFS_AF_SOURCE1_SEL_47_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_47_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_47_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_48 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_48           0x04C0
#define ABS_PMB_EFS_AFX_INPUT_1_48       0x020544C0UL

#define PMB_EFS_AF_SOURCE1_SEL_48_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_48_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_48_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_49 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_49           0x04C4
#define ABS_PMB_EFS_AFX_INPUT_1_49       0x020544C4UL

#define PMB_EFS_AF_SOURCE1_SEL_49_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_49_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_49_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_50 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_50           0x04C8
#define ABS_PMB_EFS_AFX_INPUT_1_50       0x020544C8UL

#define PMB_EFS_AF_SOURCE1_SEL_50_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_50_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_50_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_51 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_51           0x04CC
#define ABS_PMB_EFS_AFX_INPUT_1_51       0x020544CCUL

#define PMB_EFS_AF_SOURCE1_SEL_51_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_51_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_51_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_52 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_52           0x04D0
#define ABS_PMB_EFS_AFX_INPUT_1_52       0x020544D0UL

#define PMB_EFS_AF_SOURCE1_SEL_52_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_52_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_52_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_53 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_53           0x04D4
#define ABS_PMB_EFS_AFX_INPUT_1_53       0x020544D4UL

#define PMB_EFS_AF_SOURCE1_SEL_53_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_53_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_53_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_54 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_54           0x04D8
#define ABS_PMB_EFS_AFX_INPUT_1_54       0x020544D8UL

#define PMB_EFS_AF_SOURCE1_SEL_54_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_54_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_54_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_55 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_55           0x04DC
#define ABS_PMB_EFS_AFX_INPUT_1_55       0x020544DCUL

#define PMB_EFS_AF_SOURCE1_SEL_55_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_55_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_55_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_56 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_56           0x04E0
#define ABS_PMB_EFS_AFX_INPUT_1_56       0x020544E0UL

#define PMB_EFS_AF_SOURCE1_SEL_56_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_56_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_56_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_57 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_57           0x04E4
#define ABS_PMB_EFS_AFX_INPUT_1_57       0x020544E4UL

#define PMB_EFS_AF_SOURCE1_SEL_57_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_57_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_57_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_58 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_58           0x04E8
#define ABS_PMB_EFS_AFX_INPUT_1_58       0x020544E8UL

#define PMB_EFS_AF_SOURCE1_SEL_58_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_58_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_58_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_59 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_59           0x04EC
#define ABS_PMB_EFS_AFX_INPUT_1_59       0x020544ECUL

#define PMB_EFS_AF_SOURCE1_SEL_59_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_59_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_59_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_60 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_60           0x04F0
#define ABS_PMB_EFS_AFX_INPUT_1_60       0x020544F0UL

#define PMB_EFS_AF_SOURCE1_SEL_60_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_60_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_60_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_61 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_61           0x04F4
#define ABS_PMB_EFS_AFX_INPUT_1_61       0x020544F4UL

#define PMB_EFS_AF_SOURCE1_SEL_61_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_61_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_61_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_62 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_62           0x04F8
#define ABS_PMB_EFS_AFX_INPUT_1_62       0x020544F8UL

#define PMB_EFS_AF_SOURCE1_SEL_62_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_62_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_62_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_63 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_63           0x04FC
#define ABS_PMB_EFS_AFX_INPUT_1_63       0x020544FCUL

#define PMB_EFS_AF_SOURCE1_SEL_63_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_63_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_63_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_64 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_64           0x0500
#define ABS_PMB_EFS_AFX_INPUT_1_64       0x02054500UL

#define PMB_EFS_AF_SOURCE1_SEL_64_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_64_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_64_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_65 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_65           0x0504
#define ABS_PMB_EFS_AFX_INPUT_1_65       0x02054504UL

#define PMB_EFS_AF_SOURCE1_SEL_65_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_65_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_65_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_66 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_66           0x0508
#define ABS_PMB_EFS_AFX_INPUT_1_66       0x02054508UL

#define PMB_EFS_AF_SOURCE1_SEL_66_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_66_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_66_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_67 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_67           0x050C
#define ABS_PMB_EFS_AFX_INPUT_1_67       0x0205450CUL

#define PMB_EFS_AF_SOURCE1_SEL_67_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_67_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_67_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_68 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_68           0x0510
#define ABS_PMB_EFS_AFX_INPUT_1_68       0x02054510UL

#define PMB_EFS_AF_SOURCE1_SEL_68_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_68_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_68_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_69 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_69           0x0514
#define ABS_PMB_EFS_AFX_INPUT_1_69       0x02054514UL

#define PMB_EFS_AF_SOURCE1_SEL_69_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_69_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_69_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_70 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_70           0x0518
#define ABS_PMB_EFS_AFX_INPUT_1_70       0x02054518UL

#define PMB_EFS_AF_SOURCE1_SEL_70_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_70_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_70_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_71 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_71           0x051C
#define ABS_PMB_EFS_AFX_INPUT_1_71       0x0205451CUL

#define PMB_EFS_AF_SOURCE1_SEL_71_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_71_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_71_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_72 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_72           0x0520
#define ABS_PMB_EFS_AFX_INPUT_1_72       0x02054520UL

#define PMB_EFS_AF_SOURCE1_SEL_72_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_72_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_72_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_73 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_73           0x0524
#define ABS_PMB_EFS_AFX_INPUT_1_73       0x02054524UL

#define PMB_EFS_AF_SOURCE1_SEL_73_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_73_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_73_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_74 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_74           0x0528
#define ABS_PMB_EFS_AFX_INPUT_1_74       0x02054528UL

#define PMB_EFS_AF_SOURCE1_SEL_74_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_74_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_74_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_75 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_75           0x052C
#define ABS_PMB_EFS_AFX_INPUT_1_75       0x0205452CUL

#define PMB_EFS_AF_SOURCE1_SEL_75_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_75_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_75_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_76 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_76           0x0530
#define ABS_PMB_EFS_AFX_INPUT_1_76       0x02054530UL

#define PMB_EFS_AF_SOURCE1_SEL_76_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_76_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_76_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_77 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_77           0x0534
#define ABS_PMB_EFS_AFX_INPUT_1_77       0x02054534UL

#define PMB_EFS_AF_SOURCE1_SEL_77_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_77_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_77_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_78 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_78           0x0538
#define ABS_PMB_EFS_AFX_INPUT_1_78       0x02054538UL

#define PMB_EFS_AF_SOURCE1_SEL_78_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_78_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_78_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_79 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_79           0x053C
#define ABS_PMB_EFS_AFX_INPUT_1_79       0x0205453CUL

#define PMB_EFS_AF_SOURCE1_SEL_79_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_79_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_79_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_80 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_80           0x0540
#define ABS_PMB_EFS_AFX_INPUT_1_80       0x02054540UL

#define PMB_EFS_AF_SOURCE1_SEL_80_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_80_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_80_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_81 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_81           0x0544
#define ABS_PMB_EFS_AFX_INPUT_1_81       0x02054544UL

#define PMB_EFS_AF_SOURCE1_SEL_81_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_81_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_81_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_82 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_82           0x0548
#define ABS_PMB_EFS_AFX_INPUT_1_82       0x02054548UL

#define PMB_EFS_AF_SOURCE1_SEL_82_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_82_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_82_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_83 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_83           0x054C
#define ABS_PMB_EFS_AFX_INPUT_1_83       0x0205454CUL

#define PMB_EFS_AF_SOURCE1_SEL_83_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_83_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_83_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_84 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_84           0x0550
#define ABS_PMB_EFS_AFX_INPUT_1_84       0x02054550UL

#define PMB_EFS_AF_SOURCE1_SEL_84_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_84_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_84_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_85 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_85           0x0554
#define ABS_PMB_EFS_AFX_INPUT_1_85       0x02054554UL

#define PMB_EFS_AF_SOURCE1_SEL_85_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_85_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_85_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_86 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_86           0x0558
#define ABS_PMB_EFS_AFX_INPUT_1_86       0x02054558UL

#define PMB_EFS_AF_SOURCE1_SEL_86_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_86_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_86_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_87 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_87           0x055C
#define ABS_PMB_EFS_AFX_INPUT_1_87       0x0205455CUL

#define PMB_EFS_AF_SOURCE1_SEL_87_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_87_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_87_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_88 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_88           0x0560
#define ABS_PMB_EFS_AFX_INPUT_1_88       0x02054560UL

#define PMB_EFS_AF_SOURCE1_SEL_88_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_88_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_88_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_89 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_89           0x0564
#define ABS_PMB_EFS_AFX_INPUT_1_89       0x02054564UL

#define PMB_EFS_AF_SOURCE1_SEL_89_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_89_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_89_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_90 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_90           0x0568
#define ABS_PMB_EFS_AFX_INPUT_1_90       0x02054568UL

#define PMB_EFS_AF_SOURCE1_SEL_90_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_90_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_90_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_91 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_91           0x056C
#define ABS_PMB_EFS_AFX_INPUT_1_91       0x0205456CUL

#define PMB_EFS_AF_SOURCE1_SEL_91_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_91_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_91_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_92 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_92           0x0570
#define ABS_PMB_EFS_AFX_INPUT_1_92       0x02054570UL

#define PMB_EFS_AF_SOURCE1_SEL_92_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_92_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_92_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_93 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_93           0x0574
#define ABS_PMB_EFS_AFX_INPUT_1_93       0x02054574UL

#define PMB_EFS_AF_SOURCE1_SEL_93_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_93_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_93_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_94 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_94           0x0578
#define ABS_PMB_EFS_AFX_INPUT_1_94       0x02054578UL

#define PMB_EFS_AF_SOURCE1_SEL_94_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_94_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_94_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_95 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_95           0x057C
#define ABS_PMB_EFS_AFX_INPUT_1_95       0x0205457CUL

#define PMB_EFS_AF_SOURCE1_SEL_95_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_95_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_95_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_96 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_96           0x0580
#define ABS_PMB_EFS_AFX_INPUT_1_96       0x02054580UL

#define PMB_EFS_AF_SOURCE1_SEL_96_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_96_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_96_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_97 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_97           0x0584
#define ABS_PMB_EFS_AFX_INPUT_1_97       0x02054584UL

#define PMB_EFS_AF_SOURCE1_SEL_97_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_97_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_97_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_98 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_98           0x0588
#define ABS_PMB_EFS_AFX_INPUT_1_98       0x02054588UL

#define PMB_EFS_AF_SOURCE1_SEL_98_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_98_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_98_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_99 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_99           0x058C
#define ABS_PMB_EFS_AFX_INPUT_1_99       0x0205458CUL

#define PMB_EFS_AF_SOURCE1_SEL_99_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_99_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_99_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_100 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_100           0x0590
#define ABS_PMB_EFS_AFX_INPUT_1_100       0x02054590UL

#define PMB_EFS_AF_SOURCE1_SEL_100_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_100_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_100_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_101 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_101           0x0594
#define ABS_PMB_EFS_AFX_INPUT_1_101       0x02054594UL

#define PMB_EFS_AF_SOURCE1_SEL_101_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_101_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_101_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_102 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_102           0x0598
#define ABS_PMB_EFS_AFX_INPUT_1_102       0x02054598UL

#define PMB_EFS_AF_SOURCE1_SEL_102_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_102_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_102_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_103 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_103           0x059C
#define ABS_PMB_EFS_AFX_INPUT_1_103       0x0205459CUL

#define PMB_EFS_AF_SOURCE1_SEL_103_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_103_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_103_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_104 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_104           0x05A0
#define ABS_PMB_EFS_AFX_INPUT_1_104       0x020545A0UL

#define PMB_EFS_AF_SOURCE1_SEL_104_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_104_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_104_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_105 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_105           0x05A4
#define ABS_PMB_EFS_AFX_INPUT_1_105       0x020545A4UL

#define PMB_EFS_AF_SOURCE1_SEL_105_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_105_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_105_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_106 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_106           0x05A8
#define ABS_PMB_EFS_AFX_INPUT_1_106       0x020545A8UL

#define PMB_EFS_AF_SOURCE1_SEL_106_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_106_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_106_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_107 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_107           0x05AC
#define ABS_PMB_EFS_AFX_INPUT_1_107       0x020545ACUL

#define PMB_EFS_AF_SOURCE1_SEL_107_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_107_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_107_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_108 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_108           0x05B0
#define ABS_PMB_EFS_AFX_INPUT_1_108       0x020545B0UL

#define PMB_EFS_AF_SOURCE1_SEL_108_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_108_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_108_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_109 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_109           0x05B4
#define ABS_PMB_EFS_AFX_INPUT_1_109       0x020545B4UL

#define PMB_EFS_AF_SOURCE1_SEL_109_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_109_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_109_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_110 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_110           0x05B8
#define ABS_PMB_EFS_AFX_INPUT_1_110       0x020545B8UL

#define PMB_EFS_AF_SOURCE1_SEL_110_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_110_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_110_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_111 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_111           0x05BC
#define ABS_PMB_EFS_AFX_INPUT_1_111       0x020545BCUL

#define PMB_EFS_AF_SOURCE1_SEL_111_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_111_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_111_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_112 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_112           0x05C0
#define ABS_PMB_EFS_AFX_INPUT_1_112       0x020545C0UL

#define PMB_EFS_AF_SOURCE1_SEL_112_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_112_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_112_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_113 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_113           0x05C4
#define ABS_PMB_EFS_AFX_INPUT_1_113       0x020545C4UL

#define PMB_EFS_AF_SOURCE1_SEL_113_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_113_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_113_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_114 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_114           0x05C8
#define ABS_PMB_EFS_AFX_INPUT_1_114       0x020545C8UL

#define PMB_EFS_AF_SOURCE1_SEL_114_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_114_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_114_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_115 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_115           0x05CC
#define ABS_PMB_EFS_AFX_INPUT_1_115       0x020545CCUL

#define PMB_EFS_AF_SOURCE1_SEL_115_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_115_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_115_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_116 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_116           0x05D0
#define ABS_PMB_EFS_AFX_INPUT_1_116       0x020545D0UL

#define PMB_EFS_AF_SOURCE1_SEL_116_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_116_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_116_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_117 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_117           0x05D4
#define ABS_PMB_EFS_AFX_INPUT_1_117       0x020545D4UL

#define PMB_EFS_AF_SOURCE1_SEL_117_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_117_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_117_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_118 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_118           0x05D8
#define ABS_PMB_EFS_AFX_INPUT_1_118       0x020545D8UL

#define PMB_EFS_AF_SOURCE1_SEL_118_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_118_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_118_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_119 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_119           0x05DC
#define ABS_PMB_EFS_AFX_INPUT_1_119       0x020545DCUL

#define PMB_EFS_AF_SOURCE1_SEL_119_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_119_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_119_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_120 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_120           0x05E0
#define ABS_PMB_EFS_AFX_INPUT_1_120       0x020545E0UL

#define PMB_EFS_AF_SOURCE1_SEL_120_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_120_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_120_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_121 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_121           0x05E4
#define ABS_PMB_EFS_AFX_INPUT_1_121       0x020545E4UL

#define PMB_EFS_AF_SOURCE1_SEL_121_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_121_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_121_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_122 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_122           0x05E8
#define ABS_PMB_EFS_AFX_INPUT_1_122       0x020545E8UL

#define PMB_EFS_AF_SOURCE1_SEL_122_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_122_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_122_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_123 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_123           0x05EC
#define ABS_PMB_EFS_AFX_INPUT_1_123       0x020545ECUL

#define PMB_EFS_AF_SOURCE1_SEL_123_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_123_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_123_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_124 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_124           0x05F0
#define ABS_PMB_EFS_AFX_INPUT_1_124       0x020545F0UL

#define PMB_EFS_AF_SOURCE1_SEL_124_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_124_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_124_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_125 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_125           0x05F4
#define ABS_PMB_EFS_AFX_INPUT_1_125       0x020545F4UL

#define PMB_EFS_AF_SOURCE1_SEL_125_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_125_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_125_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_126 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_126           0x05F8
#define ABS_PMB_EFS_AFX_INPUT_1_126       0x020545F8UL

#define PMB_EFS_AF_SOURCE1_SEL_126_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_126_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_126_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_1_127 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_1_127           0x05FC
#define ABS_PMB_EFS_AFX_INPUT_1_127       0x020545FCUL

#define PMB_EFS_AF_SOURCE1_SEL_127_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE1_SEL_127_SHIFT  0
#define PMB_EFS_AF_SOURCE1_SEL_127_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_0 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_0           0x0600
#define ABS_PMB_EFS_AFX_INPUT_2_0       0x02054600UL

#define PMB_EFS_AF_SOURCE2_SEL_0_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_0_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_0_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_1 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_1           0x0604
#define ABS_PMB_EFS_AFX_INPUT_2_1       0x02054604UL

#define PMB_EFS_AF_SOURCE2_SEL_1_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_1_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_1_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_2 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_2           0x0608
#define ABS_PMB_EFS_AFX_INPUT_2_2       0x02054608UL

#define PMB_EFS_AF_SOURCE2_SEL_2_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_2_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_2_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_3 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_3           0x060C
#define ABS_PMB_EFS_AFX_INPUT_2_3       0x0205460CUL

#define PMB_EFS_AF_SOURCE2_SEL_3_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_3_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_3_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_4 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_4           0x0610
#define ABS_PMB_EFS_AFX_INPUT_2_4       0x02054610UL

#define PMB_EFS_AF_SOURCE2_SEL_4_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_4_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_4_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_5 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_5           0x0614
#define ABS_PMB_EFS_AFX_INPUT_2_5       0x02054614UL

#define PMB_EFS_AF_SOURCE2_SEL_5_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_5_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_5_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_6 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_6           0x0618
#define ABS_PMB_EFS_AFX_INPUT_2_6       0x02054618UL

#define PMB_EFS_AF_SOURCE2_SEL_6_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_6_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_6_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_7 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_7           0x061C
#define ABS_PMB_EFS_AFX_INPUT_2_7       0x0205461CUL

#define PMB_EFS_AF_SOURCE2_SEL_7_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_7_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_7_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_8 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_8           0x0620
#define ABS_PMB_EFS_AFX_INPUT_2_8       0x02054620UL

#define PMB_EFS_AF_SOURCE2_SEL_8_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_8_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_8_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_9 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_9           0x0624
#define ABS_PMB_EFS_AFX_INPUT_2_9       0x02054624UL

#define PMB_EFS_AF_SOURCE2_SEL_9_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_9_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_9_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_10 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_10           0x0628
#define ABS_PMB_EFS_AFX_INPUT_2_10       0x02054628UL

#define PMB_EFS_AF_SOURCE2_SEL_10_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_10_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_10_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_11 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_11           0x062C
#define ABS_PMB_EFS_AFX_INPUT_2_11       0x0205462CUL

#define PMB_EFS_AF_SOURCE2_SEL_11_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_11_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_11_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_12 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_12           0x0630
#define ABS_PMB_EFS_AFX_INPUT_2_12       0x02054630UL

#define PMB_EFS_AF_SOURCE2_SEL_12_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_12_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_12_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_13 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_13           0x0634
#define ABS_PMB_EFS_AFX_INPUT_2_13       0x02054634UL

#define PMB_EFS_AF_SOURCE2_SEL_13_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_13_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_13_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_14 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_14           0x0638
#define ABS_PMB_EFS_AFX_INPUT_2_14       0x02054638UL

#define PMB_EFS_AF_SOURCE2_SEL_14_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_14_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_14_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_15 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_15           0x063C
#define ABS_PMB_EFS_AFX_INPUT_2_15       0x0205463CUL

#define PMB_EFS_AF_SOURCE2_SEL_15_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_15_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_15_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_16 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_16           0x0640
#define ABS_PMB_EFS_AFX_INPUT_2_16       0x02054640UL

#define PMB_EFS_AF_SOURCE2_SEL_16_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_16_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_16_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_17 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_17           0x0644
#define ABS_PMB_EFS_AFX_INPUT_2_17       0x02054644UL

#define PMB_EFS_AF_SOURCE2_SEL_17_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_17_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_17_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_18 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_18           0x0648
#define ABS_PMB_EFS_AFX_INPUT_2_18       0x02054648UL

#define PMB_EFS_AF_SOURCE2_SEL_18_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_18_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_18_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_19 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_19           0x064C
#define ABS_PMB_EFS_AFX_INPUT_2_19       0x0205464CUL

#define PMB_EFS_AF_SOURCE2_SEL_19_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_19_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_19_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_20 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_20           0x0650
#define ABS_PMB_EFS_AFX_INPUT_2_20       0x02054650UL

#define PMB_EFS_AF_SOURCE2_SEL_20_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_20_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_20_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_21 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_21           0x0654
#define ABS_PMB_EFS_AFX_INPUT_2_21       0x02054654UL

#define PMB_EFS_AF_SOURCE2_SEL_21_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_21_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_21_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_22 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_22           0x0658
#define ABS_PMB_EFS_AFX_INPUT_2_22       0x02054658UL

#define PMB_EFS_AF_SOURCE2_SEL_22_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_22_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_22_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_23 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_23           0x065C
#define ABS_PMB_EFS_AFX_INPUT_2_23       0x0205465CUL

#define PMB_EFS_AF_SOURCE2_SEL_23_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_23_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_23_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_24 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_24           0x0660
#define ABS_PMB_EFS_AFX_INPUT_2_24       0x02054660UL

#define PMB_EFS_AF_SOURCE2_SEL_24_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_24_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_24_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_25 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_25           0x0664
#define ABS_PMB_EFS_AFX_INPUT_2_25       0x02054664UL

#define PMB_EFS_AF_SOURCE2_SEL_25_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_25_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_25_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_26 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_26           0x0668
#define ABS_PMB_EFS_AFX_INPUT_2_26       0x02054668UL

#define PMB_EFS_AF_SOURCE2_SEL_26_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_26_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_26_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_27 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_27           0x066C
#define ABS_PMB_EFS_AFX_INPUT_2_27       0x0205466CUL

#define PMB_EFS_AF_SOURCE2_SEL_27_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_27_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_27_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_28 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_28           0x0670
#define ABS_PMB_EFS_AFX_INPUT_2_28       0x02054670UL

#define PMB_EFS_AF_SOURCE2_SEL_28_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_28_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_28_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_29 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_29           0x0674
#define ABS_PMB_EFS_AFX_INPUT_2_29       0x02054674UL

#define PMB_EFS_AF_SOURCE2_SEL_29_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_29_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_29_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_30 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_30           0x0678
#define ABS_PMB_EFS_AFX_INPUT_2_30       0x02054678UL

#define PMB_EFS_AF_SOURCE2_SEL_30_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_30_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_30_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_31 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_31           0x067C
#define ABS_PMB_EFS_AFX_INPUT_2_31       0x0205467CUL

#define PMB_EFS_AF_SOURCE2_SEL_31_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_31_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_31_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_32 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_32           0x0680
#define ABS_PMB_EFS_AFX_INPUT_2_32       0x02054680UL

#define PMB_EFS_AF_SOURCE2_SEL_32_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_32_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_32_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_33 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_33           0x0684
#define ABS_PMB_EFS_AFX_INPUT_2_33       0x02054684UL

#define PMB_EFS_AF_SOURCE2_SEL_33_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_33_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_33_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_34 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_34           0x0688
#define ABS_PMB_EFS_AFX_INPUT_2_34       0x02054688UL

#define PMB_EFS_AF_SOURCE2_SEL_34_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_34_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_34_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_35 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_35           0x068C
#define ABS_PMB_EFS_AFX_INPUT_2_35       0x0205468CUL

#define PMB_EFS_AF_SOURCE2_SEL_35_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_35_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_35_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_36 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_36           0x0690
#define ABS_PMB_EFS_AFX_INPUT_2_36       0x02054690UL

#define PMB_EFS_AF_SOURCE2_SEL_36_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_36_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_36_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_37 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_37           0x0694
#define ABS_PMB_EFS_AFX_INPUT_2_37       0x02054694UL

#define PMB_EFS_AF_SOURCE2_SEL_37_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_37_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_37_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_38 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_38           0x0698
#define ABS_PMB_EFS_AFX_INPUT_2_38       0x02054698UL

#define PMB_EFS_AF_SOURCE2_SEL_38_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_38_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_38_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_39 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_39           0x069C
#define ABS_PMB_EFS_AFX_INPUT_2_39       0x0205469CUL

#define PMB_EFS_AF_SOURCE2_SEL_39_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_39_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_39_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_40 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_40           0x06A0
#define ABS_PMB_EFS_AFX_INPUT_2_40       0x020546A0UL

#define PMB_EFS_AF_SOURCE2_SEL_40_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_40_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_40_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_41 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_41           0x06A4
#define ABS_PMB_EFS_AFX_INPUT_2_41       0x020546A4UL

#define PMB_EFS_AF_SOURCE2_SEL_41_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_41_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_41_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_42 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_42           0x06A8
#define ABS_PMB_EFS_AFX_INPUT_2_42       0x020546A8UL

#define PMB_EFS_AF_SOURCE2_SEL_42_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_42_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_42_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_43 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_43           0x06AC
#define ABS_PMB_EFS_AFX_INPUT_2_43       0x020546ACUL

#define PMB_EFS_AF_SOURCE2_SEL_43_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_43_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_43_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_44 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_44           0x06B0
#define ABS_PMB_EFS_AFX_INPUT_2_44       0x020546B0UL

#define PMB_EFS_AF_SOURCE2_SEL_44_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_44_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_44_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_45 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_45           0x06B4
#define ABS_PMB_EFS_AFX_INPUT_2_45       0x020546B4UL

#define PMB_EFS_AF_SOURCE2_SEL_45_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_45_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_45_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_46 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_46           0x06B8
#define ABS_PMB_EFS_AFX_INPUT_2_46       0x020546B8UL

#define PMB_EFS_AF_SOURCE2_SEL_46_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_46_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_46_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_47 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_47           0x06BC
#define ABS_PMB_EFS_AFX_INPUT_2_47       0x020546BCUL

#define PMB_EFS_AF_SOURCE2_SEL_47_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_47_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_47_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_48 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_48           0x06C0
#define ABS_PMB_EFS_AFX_INPUT_2_48       0x020546C0UL

#define PMB_EFS_AF_SOURCE2_SEL_48_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_48_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_48_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_49 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_49           0x06C4
#define ABS_PMB_EFS_AFX_INPUT_2_49       0x020546C4UL

#define PMB_EFS_AF_SOURCE2_SEL_49_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_49_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_49_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_50 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_50           0x06C8
#define ABS_PMB_EFS_AFX_INPUT_2_50       0x020546C8UL

#define PMB_EFS_AF_SOURCE2_SEL_50_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_50_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_50_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_51 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_51           0x06CC
#define ABS_PMB_EFS_AFX_INPUT_2_51       0x020546CCUL

#define PMB_EFS_AF_SOURCE2_SEL_51_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_51_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_51_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_52 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_52           0x06D0
#define ABS_PMB_EFS_AFX_INPUT_2_52       0x020546D0UL

#define PMB_EFS_AF_SOURCE2_SEL_52_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_52_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_52_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_53 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_53           0x06D4
#define ABS_PMB_EFS_AFX_INPUT_2_53       0x020546D4UL

#define PMB_EFS_AF_SOURCE2_SEL_53_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_53_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_53_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_54 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_54           0x06D8
#define ABS_PMB_EFS_AFX_INPUT_2_54       0x020546D8UL

#define PMB_EFS_AF_SOURCE2_SEL_54_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_54_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_54_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_55 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_55           0x06DC
#define ABS_PMB_EFS_AFX_INPUT_2_55       0x020546DCUL

#define PMB_EFS_AF_SOURCE2_SEL_55_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_55_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_55_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_56 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_56           0x06E0
#define ABS_PMB_EFS_AFX_INPUT_2_56       0x020546E0UL

#define PMB_EFS_AF_SOURCE2_SEL_56_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_56_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_56_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_57 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_57           0x06E4
#define ABS_PMB_EFS_AFX_INPUT_2_57       0x020546E4UL

#define PMB_EFS_AF_SOURCE2_SEL_57_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_57_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_57_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_58 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_58           0x06E8
#define ABS_PMB_EFS_AFX_INPUT_2_58       0x020546E8UL

#define PMB_EFS_AF_SOURCE2_SEL_58_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_58_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_58_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_59 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_59           0x06EC
#define ABS_PMB_EFS_AFX_INPUT_2_59       0x020546ECUL

#define PMB_EFS_AF_SOURCE2_SEL_59_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_59_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_59_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_60 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_60           0x06F0
#define ABS_PMB_EFS_AFX_INPUT_2_60       0x020546F0UL

#define PMB_EFS_AF_SOURCE2_SEL_60_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_60_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_60_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_61 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_61           0x06F4
#define ABS_PMB_EFS_AFX_INPUT_2_61       0x020546F4UL

#define PMB_EFS_AF_SOURCE2_SEL_61_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_61_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_61_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_62 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_62           0x06F8
#define ABS_PMB_EFS_AFX_INPUT_2_62       0x020546F8UL

#define PMB_EFS_AF_SOURCE2_SEL_62_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_62_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_62_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_63 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_63           0x06FC
#define ABS_PMB_EFS_AFX_INPUT_2_63       0x020546FCUL

#define PMB_EFS_AF_SOURCE2_SEL_63_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_63_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_63_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_64 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_64           0x0700
#define ABS_PMB_EFS_AFX_INPUT_2_64       0x02054700UL

#define PMB_EFS_AF_SOURCE2_SEL_64_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_64_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_64_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_65 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_65           0x0704
#define ABS_PMB_EFS_AFX_INPUT_2_65       0x02054704UL

#define PMB_EFS_AF_SOURCE2_SEL_65_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_65_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_65_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_66 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_66           0x0708
#define ABS_PMB_EFS_AFX_INPUT_2_66       0x02054708UL

#define PMB_EFS_AF_SOURCE2_SEL_66_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_66_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_66_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_67 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_67           0x070C
#define ABS_PMB_EFS_AFX_INPUT_2_67       0x0205470CUL

#define PMB_EFS_AF_SOURCE2_SEL_67_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_67_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_67_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_68 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_68           0x0710
#define ABS_PMB_EFS_AFX_INPUT_2_68       0x02054710UL

#define PMB_EFS_AF_SOURCE2_SEL_68_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_68_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_68_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_69 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_69           0x0714
#define ABS_PMB_EFS_AFX_INPUT_2_69       0x02054714UL

#define PMB_EFS_AF_SOURCE2_SEL_69_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_69_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_69_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_70 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_70           0x0718
#define ABS_PMB_EFS_AFX_INPUT_2_70       0x02054718UL

#define PMB_EFS_AF_SOURCE2_SEL_70_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_70_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_70_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_71 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_71           0x071C
#define ABS_PMB_EFS_AFX_INPUT_2_71       0x0205471CUL

#define PMB_EFS_AF_SOURCE2_SEL_71_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_71_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_71_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_72 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_72           0x0720
#define ABS_PMB_EFS_AFX_INPUT_2_72       0x02054720UL

#define PMB_EFS_AF_SOURCE2_SEL_72_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_72_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_72_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_73 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_73           0x0724
#define ABS_PMB_EFS_AFX_INPUT_2_73       0x02054724UL

#define PMB_EFS_AF_SOURCE2_SEL_73_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_73_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_73_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_74 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_74           0x0728
#define ABS_PMB_EFS_AFX_INPUT_2_74       0x02054728UL

#define PMB_EFS_AF_SOURCE2_SEL_74_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_74_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_74_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_75 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_75           0x072C
#define ABS_PMB_EFS_AFX_INPUT_2_75       0x0205472CUL

#define PMB_EFS_AF_SOURCE2_SEL_75_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_75_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_75_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_76 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_76           0x0730
#define ABS_PMB_EFS_AFX_INPUT_2_76       0x02054730UL

#define PMB_EFS_AF_SOURCE2_SEL_76_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_76_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_76_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_77 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_77           0x0734
#define ABS_PMB_EFS_AFX_INPUT_2_77       0x02054734UL

#define PMB_EFS_AF_SOURCE2_SEL_77_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_77_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_77_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_78 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_78           0x0738
#define ABS_PMB_EFS_AFX_INPUT_2_78       0x02054738UL

#define PMB_EFS_AF_SOURCE2_SEL_78_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_78_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_78_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_79 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_79           0x073C
#define ABS_PMB_EFS_AFX_INPUT_2_79       0x0205473CUL

#define PMB_EFS_AF_SOURCE2_SEL_79_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_79_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_79_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_80 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_80           0x0740
#define ABS_PMB_EFS_AFX_INPUT_2_80       0x02054740UL

#define PMB_EFS_AF_SOURCE2_SEL_80_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_80_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_80_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_81 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_81           0x0744
#define ABS_PMB_EFS_AFX_INPUT_2_81       0x02054744UL

#define PMB_EFS_AF_SOURCE2_SEL_81_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_81_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_81_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_82 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_82           0x0748
#define ABS_PMB_EFS_AFX_INPUT_2_82       0x02054748UL

#define PMB_EFS_AF_SOURCE2_SEL_82_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_82_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_82_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_83 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_83           0x074C
#define ABS_PMB_EFS_AFX_INPUT_2_83       0x0205474CUL

#define PMB_EFS_AF_SOURCE2_SEL_83_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_83_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_83_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_84 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_84           0x0750
#define ABS_PMB_EFS_AFX_INPUT_2_84       0x02054750UL

#define PMB_EFS_AF_SOURCE2_SEL_84_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_84_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_84_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_85 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_85           0x0754
#define ABS_PMB_EFS_AFX_INPUT_2_85       0x02054754UL

#define PMB_EFS_AF_SOURCE2_SEL_85_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_85_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_85_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_86 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_86           0x0758
#define ABS_PMB_EFS_AFX_INPUT_2_86       0x02054758UL

#define PMB_EFS_AF_SOURCE2_SEL_86_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_86_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_86_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_87 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_87           0x075C
#define ABS_PMB_EFS_AFX_INPUT_2_87       0x0205475CUL

#define PMB_EFS_AF_SOURCE2_SEL_87_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_87_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_87_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_88 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_88           0x0760
#define ABS_PMB_EFS_AFX_INPUT_2_88       0x02054760UL

#define PMB_EFS_AF_SOURCE2_SEL_88_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_88_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_88_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_89 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_89           0x0764
#define ABS_PMB_EFS_AFX_INPUT_2_89       0x02054764UL

#define PMB_EFS_AF_SOURCE2_SEL_89_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_89_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_89_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_90 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_90           0x0768
#define ABS_PMB_EFS_AFX_INPUT_2_90       0x02054768UL

#define PMB_EFS_AF_SOURCE2_SEL_90_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_90_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_90_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_91 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_91           0x076C
#define ABS_PMB_EFS_AFX_INPUT_2_91       0x0205476CUL

#define PMB_EFS_AF_SOURCE2_SEL_91_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_91_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_91_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_92 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_92           0x0770
#define ABS_PMB_EFS_AFX_INPUT_2_92       0x02054770UL

#define PMB_EFS_AF_SOURCE2_SEL_92_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_92_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_92_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_93 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_93           0x0774
#define ABS_PMB_EFS_AFX_INPUT_2_93       0x02054774UL

#define PMB_EFS_AF_SOURCE2_SEL_93_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_93_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_93_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_94 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_94           0x0778
#define ABS_PMB_EFS_AFX_INPUT_2_94       0x02054778UL

#define PMB_EFS_AF_SOURCE2_SEL_94_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_94_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_94_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_95 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_95           0x077C
#define ABS_PMB_EFS_AFX_INPUT_2_95       0x0205477CUL

#define PMB_EFS_AF_SOURCE2_SEL_95_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_95_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_95_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_96 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_96           0x0780
#define ABS_PMB_EFS_AFX_INPUT_2_96       0x02054780UL

#define PMB_EFS_AF_SOURCE2_SEL_96_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_96_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_96_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_97 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_97           0x0784
#define ABS_PMB_EFS_AFX_INPUT_2_97       0x02054784UL

#define PMB_EFS_AF_SOURCE2_SEL_97_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_97_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_97_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_98 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_98           0x0788
#define ABS_PMB_EFS_AFX_INPUT_2_98       0x02054788UL

#define PMB_EFS_AF_SOURCE2_SEL_98_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_98_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_98_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_99 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_99           0x078C
#define ABS_PMB_EFS_AFX_INPUT_2_99       0x0205478CUL

#define PMB_EFS_AF_SOURCE2_SEL_99_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_99_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_99_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_100 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_100           0x0790
#define ABS_PMB_EFS_AFX_INPUT_2_100       0x02054790UL

#define PMB_EFS_AF_SOURCE2_SEL_100_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_100_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_100_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_101 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_101           0x0794
#define ABS_PMB_EFS_AFX_INPUT_2_101       0x02054794UL

#define PMB_EFS_AF_SOURCE2_SEL_101_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_101_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_101_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_102 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_102           0x0798
#define ABS_PMB_EFS_AFX_INPUT_2_102       0x02054798UL

#define PMB_EFS_AF_SOURCE2_SEL_102_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_102_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_102_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_103 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_103           0x079C
#define ABS_PMB_EFS_AFX_INPUT_2_103       0x0205479CUL

#define PMB_EFS_AF_SOURCE2_SEL_103_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_103_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_103_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_104 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_104           0x07A0
#define ABS_PMB_EFS_AFX_INPUT_2_104       0x020547A0UL

#define PMB_EFS_AF_SOURCE2_SEL_104_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_104_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_104_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_105 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_105           0x07A4
#define ABS_PMB_EFS_AFX_INPUT_2_105       0x020547A4UL

#define PMB_EFS_AF_SOURCE2_SEL_105_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_105_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_105_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_106 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_106           0x07A8
#define ABS_PMB_EFS_AFX_INPUT_2_106       0x020547A8UL

#define PMB_EFS_AF_SOURCE2_SEL_106_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_106_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_106_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_107 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_107           0x07AC
#define ABS_PMB_EFS_AFX_INPUT_2_107       0x020547ACUL

#define PMB_EFS_AF_SOURCE2_SEL_107_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_107_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_107_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_108 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_108           0x07B0
#define ABS_PMB_EFS_AFX_INPUT_2_108       0x020547B0UL

#define PMB_EFS_AF_SOURCE2_SEL_108_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_108_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_108_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_109 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_109           0x07B4
#define ABS_PMB_EFS_AFX_INPUT_2_109       0x020547B4UL

#define PMB_EFS_AF_SOURCE2_SEL_109_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_109_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_109_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_110 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_110           0x07B8
#define ABS_PMB_EFS_AFX_INPUT_2_110       0x020547B8UL

#define PMB_EFS_AF_SOURCE2_SEL_110_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_110_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_110_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_111 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_111           0x07BC
#define ABS_PMB_EFS_AFX_INPUT_2_111       0x020547BCUL

#define PMB_EFS_AF_SOURCE2_SEL_111_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_111_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_111_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_112 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_112           0x07C0
#define ABS_PMB_EFS_AFX_INPUT_2_112       0x020547C0UL

#define PMB_EFS_AF_SOURCE2_SEL_112_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_112_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_112_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_113 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_113           0x07C4
#define ABS_PMB_EFS_AFX_INPUT_2_113       0x020547C4UL

#define PMB_EFS_AF_SOURCE2_SEL_113_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_113_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_113_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_114 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_114           0x07C8
#define ABS_PMB_EFS_AFX_INPUT_2_114       0x020547C8UL

#define PMB_EFS_AF_SOURCE2_SEL_114_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_114_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_114_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_115 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_115           0x07CC
#define ABS_PMB_EFS_AFX_INPUT_2_115       0x020547CCUL

#define PMB_EFS_AF_SOURCE2_SEL_115_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_115_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_115_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_116 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_116           0x07D0
#define ABS_PMB_EFS_AFX_INPUT_2_116       0x020547D0UL

#define PMB_EFS_AF_SOURCE2_SEL_116_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_116_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_116_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_117 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_117           0x07D4
#define ABS_PMB_EFS_AFX_INPUT_2_117       0x020547D4UL

#define PMB_EFS_AF_SOURCE2_SEL_117_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_117_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_117_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_118 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_118           0x07D8
#define ABS_PMB_EFS_AFX_INPUT_2_118       0x020547D8UL

#define PMB_EFS_AF_SOURCE2_SEL_118_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_118_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_118_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_119 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_119           0x07DC
#define ABS_PMB_EFS_AFX_INPUT_2_119       0x020547DCUL

#define PMB_EFS_AF_SOURCE2_SEL_119_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_119_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_119_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_120 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_120           0x07E0
#define ABS_PMB_EFS_AFX_INPUT_2_120       0x020547E0UL

#define PMB_EFS_AF_SOURCE2_SEL_120_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_120_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_120_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_121 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_121           0x07E4
#define ABS_PMB_EFS_AFX_INPUT_2_121       0x020547E4UL

#define PMB_EFS_AF_SOURCE2_SEL_121_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_121_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_121_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_122 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_122           0x07E8
#define ABS_PMB_EFS_AFX_INPUT_2_122       0x020547E8UL

#define PMB_EFS_AF_SOURCE2_SEL_122_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_122_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_122_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_123 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_123           0x07EC
#define ABS_PMB_EFS_AFX_INPUT_2_123       0x020547ECUL

#define PMB_EFS_AF_SOURCE2_SEL_123_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_123_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_123_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_124 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_124           0x07F0
#define ABS_PMB_EFS_AFX_INPUT_2_124       0x020547F0UL

#define PMB_EFS_AF_SOURCE2_SEL_124_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_124_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_124_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_125 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_125           0x07F4
#define ABS_PMB_EFS_AFX_INPUT_2_125       0x020547F4UL

#define PMB_EFS_AF_SOURCE2_SEL_125_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_125_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_125_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_126 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_126           0x07F8
#define ABS_PMB_EFS_AFX_INPUT_2_126       0x020547F8UL

#define PMB_EFS_AF_SOURCE2_SEL_126_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_126_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_126_SIGNED 0

/* Register UCC_EFS_AFX_INPUT_2_127 (PMR_UCC_EFS) */
#define PMB_EFS_AFX_INPUT_2_127           0x07FC
#define ABS_PMB_EFS_AFX_INPUT_2_127       0x020547FCUL

#define PMB_EFS_AF_SOURCE2_SEL_127_MASK   0x0000001FUL
#define PMB_EFS_AF_SOURCE2_SEL_127_SHIFT  0
#define PMB_EFS_AF_SOURCE2_SEL_127_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_0 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_0           0x0800
#define ABS_PMB_EFS_OFX_INPUT_0_0       0x02054800UL

#define PMB_EFS_OF_SOURCE0_SEL_0_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_0_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_0_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_1 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_1           0x0804
#define ABS_PMB_EFS_OFX_INPUT_0_1       0x02054804UL

#define PMB_EFS_OF_SOURCE0_SEL_1_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_1_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_1_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_2 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_2           0x0808
#define ABS_PMB_EFS_OFX_INPUT_0_2       0x02054808UL

#define PMB_EFS_OF_SOURCE0_SEL_2_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_2_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_2_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_3 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_3           0x080C
#define ABS_PMB_EFS_OFX_INPUT_0_3       0x0205480CUL

#define PMB_EFS_OF_SOURCE0_SEL_3_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_3_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_3_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_4 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_4           0x0810
#define ABS_PMB_EFS_OFX_INPUT_0_4       0x02054810UL

#define PMB_EFS_OF_SOURCE0_SEL_4_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_4_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_4_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_5 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_5           0x0814
#define ABS_PMB_EFS_OFX_INPUT_0_5       0x02054814UL

#define PMB_EFS_OF_SOURCE0_SEL_5_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_5_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_5_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_6 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_6           0x0818
#define ABS_PMB_EFS_OFX_INPUT_0_6       0x02054818UL

#define PMB_EFS_OF_SOURCE0_SEL_6_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_6_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_6_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_7 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_7           0x081C
#define ABS_PMB_EFS_OFX_INPUT_0_7       0x0205481CUL

#define PMB_EFS_OF_SOURCE0_SEL_7_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_7_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_7_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_8 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_8           0x0820
#define ABS_PMB_EFS_OFX_INPUT_0_8       0x02054820UL

#define PMB_EFS_OF_SOURCE0_SEL_8_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_8_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_8_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_9 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_9           0x0824
#define ABS_PMB_EFS_OFX_INPUT_0_9       0x02054824UL

#define PMB_EFS_OF_SOURCE0_SEL_9_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_9_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_9_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_10 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_10           0x0828
#define ABS_PMB_EFS_OFX_INPUT_0_10       0x02054828UL

#define PMB_EFS_OF_SOURCE0_SEL_10_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_10_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_10_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_11 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_11           0x082C
#define ABS_PMB_EFS_OFX_INPUT_0_11       0x0205482CUL

#define PMB_EFS_OF_SOURCE0_SEL_11_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_11_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_11_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_12 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_12           0x0830
#define ABS_PMB_EFS_OFX_INPUT_0_12       0x02054830UL

#define PMB_EFS_OF_SOURCE0_SEL_12_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_12_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_12_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_13 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_13           0x0834
#define ABS_PMB_EFS_OFX_INPUT_0_13       0x02054834UL

#define PMB_EFS_OF_SOURCE0_SEL_13_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_13_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_13_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_14 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_14           0x0838
#define ABS_PMB_EFS_OFX_INPUT_0_14       0x02054838UL

#define PMB_EFS_OF_SOURCE0_SEL_14_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_14_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_14_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_15 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_15           0x083C
#define ABS_PMB_EFS_OFX_INPUT_0_15       0x0205483CUL

#define PMB_EFS_OF_SOURCE0_SEL_15_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_15_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_15_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_16 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_16           0x0840
#define ABS_PMB_EFS_OFX_INPUT_0_16       0x02054840UL

#define PMB_EFS_OF_SOURCE0_SEL_16_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_16_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_16_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_17 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_17           0x0844
#define ABS_PMB_EFS_OFX_INPUT_0_17       0x02054844UL

#define PMB_EFS_OF_SOURCE0_SEL_17_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_17_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_17_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_18 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_18           0x0848
#define ABS_PMB_EFS_OFX_INPUT_0_18       0x02054848UL

#define PMB_EFS_OF_SOURCE0_SEL_18_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_18_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_18_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_19 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_19           0x084C
#define ABS_PMB_EFS_OFX_INPUT_0_19       0x0205484CUL

#define PMB_EFS_OF_SOURCE0_SEL_19_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_19_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_19_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_20 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_20           0x0850
#define ABS_PMB_EFS_OFX_INPUT_0_20       0x02054850UL

#define PMB_EFS_OF_SOURCE0_SEL_20_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_20_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_20_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_21 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_21           0x0854
#define ABS_PMB_EFS_OFX_INPUT_0_21       0x02054854UL

#define PMB_EFS_OF_SOURCE0_SEL_21_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_21_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_21_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_22 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_22           0x0858
#define ABS_PMB_EFS_OFX_INPUT_0_22       0x02054858UL

#define PMB_EFS_OF_SOURCE0_SEL_22_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_22_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_22_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_23 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_23           0x085C
#define ABS_PMB_EFS_OFX_INPUT_0_23       0x0205485CUL

#define PMB_EFS_OF_SOURCE0_SEL_23_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_23_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_23_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_24 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_24           0x0860
#define ABS_PMB_EFS_OFX_INPUT_0_24       0x02054860UL

#define PMB_EFS_OF_SOURCE0_SEL_24_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_24_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_24_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_25 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_25           0x0864
#define ABS_PMB_EFS_OFX_INPUT_0_25       0x02054864UL

#define PMB_EFS_OF_SOURCE0_SEL_25_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_25_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_25_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_26 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_26           0x0868
#define ABS_PMB_EFS_OFX_INPUT_0_26       0x02054868UL

#define PMB_EFS_OF_SOURCE0_SEL_26_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_26_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_26_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_27 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_27           0x086C
#define ABS_PMB_EFS_OFX_INPUT_0_27       0x0205486CUL

#define PMB_EFS_OF_SOURCE0_SEL_27_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_27_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_27_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_28 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_28           0x0870
#define ABS_PMB_EFS_OFX_INPUT_0_28       0x02054870UL

#define PMB_EFS_OF_SOURCE0_SEL_28_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_28_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_28_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_29 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_29           0x0874
#define ABS_PMB_EFS_OFX_INPUT_0_29       0x02054874UL

#define PMB_EFS_OF_SOURCE0_SEL_29_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_29_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_29_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_30 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_30           0x0878
#define ABS_PMB_EFS_OFX_INPUT_0_30       0x02054878UL

#define PMB_EFS_OF_SOURCE0_SEL_30_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_30_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_30_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_31 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_31           0x087C
#define ABS_PMB_EFS_OFX_INPUT_0_31       0x0205487CUL

#define PMB_EFS_OF_SOURCE0_SEL_31_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_31_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_31_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_32 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_32           0x0880
#define ABS_PMB_EFS_OFX_INPUT_0_32       0x02054880UL

#define PMB_EFS_OF_SOURCE0_SEL_32_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_32_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_32_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_33 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_33           0x0884
#define ABS_PMB_EFS_OFX_INPUT_0_33       0x02054884UL

#define PMB_EFS_OF_SOURCE0_SEL_33_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_33_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_33_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_34 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_34           0x0888
#define ABS_PMB_EFS_OFX_INPUT_0_34       0x02054888UL

#define PMB_EFS_OF_SOURCE0_SEL_34_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_34_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_34_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_35 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_35           0x088C
#define ABS_PMB_EFS_OFX_INPUT_0_35       0x0205488CUL

#define PMB_EFS_OF_SOURCE0_SEL_35_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_35_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_35_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_36 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_36           0x0890
#define ABS_PMB_EFS_OFX_INPUT_0_36       0x02054890UL

#define PMB_EFS_OF_SOURCE0_SEL_36_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_36_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_36_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_37 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_37           0x0894
#define ABS_PMB_EFS_OFX_INPUT_0_37       0x02054894UL

#define PMB_EFS_OF_SOURCE0_SEL_37_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_37_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_37_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_38 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_38           0x0898
#define ABS_PMB_EFS_OFX_INPUT_0_38       0x02054898UL

#define PMB_EFS_OF_SOURCE0_SEL_38_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_38_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_38_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_39 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_39           0x089C
#define ABS_PMB_EFS_OFX_INPUT_0_39       0x0205489CUL

#define PMB_EFS_OF_SOURCE0_SEL_39_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_39_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_39_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_40 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_40           0x08A0
#define ABS_PMB_EFS_OFX_INPUT_0_40       0x020548A0UL

#define PMB_EFS_OF_SOURCE0_SEL_40_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_40_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_40_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_41 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_41           0x08A4
#define ABS_PMB_EFS_OFX_INPUT_0_41       0x020548A4UL

#define PMB_EFS_OF_SOURCE0_SEL_41_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_41_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_41_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_42 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_42           0x08A8
#define ABS_PMB_EFS_OFX_INPUT_0_42       0x020548A8UL

#define PMB_EFS_OF_SOURCE0_SEL_42_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_42_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_42_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_43 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_43           0x08AC
#define ABS_PMB_EFS_OFX_INPUT_0_43       0x020548ACUL

#define PMB_EFS_OF_SOURCE0_SEL_43_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_43_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_43_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_44 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_44           0x08B0
#define ABS_PMB_EFS_OFX_INPUT_0_44       0x020548B0UL

#define PMB_EFS_OF_SOURCE0_SEL_44_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_44_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_44_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_45 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_45           0x08B4
#define ABS_PMB_EFS_OFX_INPUT_0_45       0x020548B4UL

#define PMB_EFS_OF_SOURCE0_SEL_45_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_45_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_45_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_46 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_46           0x08B8
#define ABS_PMB_EFS_OFX_INPUT_0_46       0x020548B8UL

#define PMB_EFS_OF_SOURCE0_SEL_46_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_46_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_46_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_47 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_47           0x08BC
#define ABS_PMB_EFS_OFX_INPUT_0_47       0x020548BCUL

#define PMB_EFS_OF_SOURCE0_SEL_47_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_47_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_47_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_48 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_48           0x08C0
#define ABS_PMB_EFS_OFX_INPUT_0_48       0x020548C0UL

#define PMB_EFS_OF_SOURCE0_SEL_48_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_48_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_48_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_49 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_49           0x08C4
#define ABS_PMB_EFS_OFX_INPUT_0_49       0x020548C4UL

#define PMB_EFS_OF_SOURCE0_SEL_49_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_49_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_49_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_50 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_50           0x08C8
#define ABS_PMB_EFS_OFX_INPUT_0_50       0x020548C8UL

#define PMB_EFS_OF_SOURCE0_SEL_50_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_50_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_50_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_51 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_51           0x08CC
#define ABS_PMB_EFS_OFX_INPUT_0_51       0x020548CCUL

#define PMB_EFS_OF_SOURCE0_SEL_51_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_51_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_51_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_52 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_52           0x08D0
#define ABS_PMB_EFS_OFX_INPUT_0_52       0x020548D0UL

#define PMB_EFS_OF_SOURCE0_SEL_52_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_52_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_52_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_53 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_53           0x08D4
#define ABS_PMB_EFS_OFX_INPUT_0_53       0x020548D4UL

#define PMB_EFS_OF_SOURCE0_SEL_53_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_53_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_53_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_54 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_54           0x08D8
#define ABS_PMB_EFS_OFX_INPUT_0_54       0x020548D8UL

#define PMB_EFS_OF_SOURCE0_SEL_54_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_54_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_54_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_55 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_55           0x08DC
#define ABS_PMB_EFS_OFX_INPUT_0_55       0x020548DCUL

#define PMB_EFS_OF_SOURCE0_SEL_55_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_55_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_55_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_56 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_56           0x08E0
#define ABS_PMB_EFS_OFX_INPUT_0_56       0x020548E0UL

#define PMB_EFS_OF_SOURCE0_SEL_56_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_56_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_56_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_57 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_57           0x08E4
#define ABS_PMB_EFS_OFX_INPUT_0_57       0x020548E4UL

#define PMB_EFS_OF_SOURCE0_SEL_57_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_57_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_57_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_58 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_58           0x08E8
#define ABS_PMB_EFS_OFX_INPUT_0_58       0x020548E8UL

#define PMB_EFS_OF_SOURCE0_SEL_58_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_58_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_58_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_59 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_59           0x08EC
#define ABS_PMB_EFS_OFX_INPUT_0_59       0x020548ECUL

#define PMB_EFS_OF_SOURCE0_SEL_59_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_59_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_59_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_60 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_60           0x08F0
#define ABS_PMB_EFS_OFX_INPUT_0_60       0x020548F0UL

#define PMB_EFS_OF_SOURCE0_SEL_60_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_60_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_60_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_61 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_61           0x08F4
#define ABS_PMB_EFS_OFX_INPUT_0_61       0x020548F4UL

#define PMB_EFS_OF_SOURCE0_SEL_61_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_61_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_61_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_62 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_62           0x08F8
#define ABS_PMB_EFS_OFX_INPUT_0_62       0x020548F8UL

#define PMB_EFS_OF_SOURCE0_SEL_62_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_62_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_62_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_63 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_63           0x08FC
#define ABS_PMB_EFS_OFX_INPUT_0_63       0x020548FCUL

#define PMB_EFS_OF_SOURCE0_SEL_63_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_63_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_63_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_64 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_64           0x0900
#define ABS_PMB_EFS_OFX_INPUT_0_64       0x02054900UL

#define PMB_EFS_OF_SOURCE0_SEL_64_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_64_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_64_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_65 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_65           0x0904
#define ABS_PMB_EFS_OFX_INPUT_0_65       0x02054904UL

#define PMB_EFS_OF_SOURCE0_SEL_65_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_65_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_65_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_66 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_66           0x0908
#define ABS_PMB_EFS_OFX_INPUT_0_66       0x02054908UL

#define PMB_EFS_OF_SOURCE0_SEL_66_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_66_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_66_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_67 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_67           0x090C
#define ABS_PMB_EFS_OFX_INPUT_0_67       0x0205490CUL

#define PMB_EFS_OF_SOURCE0_SEL_67_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_67_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_67_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_68 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_68           0x0910
#define ABS_PMB_EFS_OFX_INPUT_0_68       0x02054910UL

#define PMB_EFS_OF_SOURCE0_SEL_68_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_68_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_68_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_69 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_69           0x0914
#define ABS_PMB_EFS_OFX_INPUT_0_69       0x02054914UL

#define PMB_EFS_OF_SOURCE0_SEL_69_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_69_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_69_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_70 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_70           0x0918
#define ABS_PMB_EFS_OFX_INPUT_0_70       0x02054918UL

#define PMB_EFS_OF_SOURCE0_SEL_70_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_70_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_70_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_71 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_71           0x091C
#define ABS_PMB_EFS_OFX_INPUT_0_71       0x0205491CUL

#define PMB_EFS_OF_SOURCE0_SEL_71_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_71_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_71_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_72 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_72           0x0920
#define ABS_PMB_EFS_OFX_INPUT_0_72       0x02054920UL

#define PMB_EFS_OF_SOURCE0_SEL_72_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_72_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_72_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_73 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_73           0x0924
#define ABS_PMB_EFS_OFX_INPUT_0_73       0x02054924UL

#define PMB_EFS_OF_SOURCE0_SEL_73_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_73_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_73_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_74 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_74           0x0928
#define ABS_PMB_EFS_OFX_INPUT_0_74       0x02054928UL

#define PMB_EFS_OF_SOURCE0_SEL_74_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_74_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_74_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_75 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_75           0x092C
#define ABS_PMB_EFS_OFX_INPUT_0_75       0x0205492CUL

#define PMB_EFS_OF_SOURCE0_SEL_75_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_75_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_75_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_76 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_76           0x0930
#define ABS_PMB_EFS_OFX_INPUT_0_76       0x02054930UL

#define PMB_EFS_OF_SOURCE0_SEL_76_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_76_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_76_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_77 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_77           0x0934
#define ABS_PMB_EFS_OFX_INPUT_0_77       0x02054934UL

#define PMB_EFS_OF_SOURCE0_SEL_77_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_77_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_77_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_78 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_78           0x0938
#define ABS_PMB_EFS_OFX_INPUT_0_78       0x02054938UL

#define PMB_EFS_OF_SOURCE0_SEL_78_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_78_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_78_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_79 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_79           0x093C
#define ABS_PMB_EFS_OFX_INPUT_0_79       0x0205493CUL

#define PMB_EFS_OF_SOURCE0_SEL_79_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_79_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_79_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_80 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_80           0x0940
#define ABS_PMB_EFS_OFX_INPUT_0_80       0x02054940UL

#define PMB_EFS_OF_SOURCE0_SEL_80_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_80_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_80_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_81 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_81           0x0944
#define ABS_PMB_EFS_OFX_INPUT_0_81       0x02054944UL

#define PMB_EFS_OF_SOURCE0_SEL_81_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_81_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_81_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_82 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_82           0x0948
#define ABS_PMB_EFS_OFX_INPUT_0_82       0x02054948UL

#define PMB_EFS_OF_SOURCE0_SEL_82_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_82_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_82_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_83 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_83           0x094C
#define ABS_PMB_EFS_OFX_INPUT_0_83       0x0205494CUL

#define PMB_EFS_OF_SOURCE0_SEL_83_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_83_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_83_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_84 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_84           0x0950
#define ABS_PMB_EFS_OFX_INPUT_0_84       0x02054950UL

#define PMB_EFS_OF_SOURCE0_SEL_84_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_84_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_84_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_85 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_85           0x0954
#define ABS_PMB_EFS_OFX_INPUT_0_85       0x02054954UL

#define PMB_EFS_OF_SOURCE0_SEL_85_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_85_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_85_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_86 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_86           0x0958
#define ABS_PMB_EFS_OFX_INPUT_0_86       0x02054958UL

#define PMB_EFS_OF_SOURCE0_SEL_86_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_86_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_86_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_87 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_87           0x095C
#define ABS_PMB_EFS_OFX_INPUT_0_87       0x0205495CUL

#define PMB_EFS_OF_SOURCE0_SEL_87_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_87_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_87_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_88 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_88           0x0960
#define ABS_PMB_EFS_OFX_INPUT_0_88       0x02054960UL

#define PMB_EFS_OF_SOURCE0_SEL_88_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_88_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_88_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_89 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_89           0x0964
#define ABS_PMB_EFS_OFX_INPUT_0_89       0x02054964UL

#define PMB_EFS_OF_SOURCE0_SEL_89_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_89_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_89_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_90 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_90           0x0968
#define ABS_PMB_EFS_OFX_INPUT_0_90       0x02054968UL

#define PMB_EFS_OF_SOURCE0_SEL_90_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_90_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_90_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_91 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_91           0x096C
#define ABS_PMB_EFS_OFX_INPUT_0_91       0x0205496CUL

#define PMB_EFS_OF_SOURCE0_SEL_91_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_91_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_91_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_92 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_92           0x0970
#define ABS_PMB_EFS_OFX_INPUT_0_92       0x02054970UL

#define PMB_EFS_OF_SOURCE0_SEL_92_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_92_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_92_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_93 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_93           0x0974
#define ABS_PMB_EFS_OFX_INPUT_0_93       0x02054974UL

#define PMB_EFS_OF_SOURCE0_SEL_93_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_93_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_93_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_94 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_94           0x0978
#define ABS_PMB_EFS_OFX_INPUT_0_94       0x02054978UL

#define PMB_EFS_OF_SOURCE0_SEL_94_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_94_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_94_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_95 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_95           0x097C
#define ABS_PMB_EFS_OFX_INPUT_0_95       0x0205497CUL

#define PMB_EFS_OF_SOURCE0_SEL_95_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_95_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_95_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_96 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_96           0x0980
#define ABS_PMB_EFS_OFX_INPUT_0_96       0x02054980UL

#define PMB_EFS_OF_SOURCE0_SEL_96_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_96_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_96_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_97 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_97           0x0984
#define ABS_PMB_EFS_OFX_INPUT_0_97       0x02054984UL

#define PMB_EFS_OF_SOURCE0_SEL_97_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_97_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_97_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_98 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_98           0x0988
#define ABS_PMB_EFS_OFX_INPUT_0_98       0x02054988UL

#define PMB_EFS_OF_SOURCE0_SEL_98_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_98_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_98_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_99 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_99           0x098C
#define ABS_PMB_EFS_OFX_INPUT_0_99       0x0205498CUL

#define PMB_EFS_OF_SOURCE0_SEL_99_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_99_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_99_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_100 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_100           0x0990
#define ABS_PMB_EFS_OFX_INPUT_0_100       0x02054990UL

#define PMB_EFS_OF_SOURCE0_SEL_100_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_100_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_100_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_101 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_101           0x0994
#define ABS_PMB_EFS_OFX_INPUT_0_101       0x02054994UL

#define PMB_EFS_OF_SOURCE0_SEL_101_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_101_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_101_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_102 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_102           0x0998
#define ABS_PMB_EFS_OFX_INPUT_0_102       0x02054998UL

#define PMB_EFS_OF_SOURCE0_SEL_102_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_102_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_102_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_103 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_103           0x099C
#define ABS_PMB_EFS_OFX_INPUT_0_103       0x0205499CUL

#define PMB_EFS_OF_SOURCE0_SEL_103_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_103_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_103_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_104 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_104           0x09A0
#define ABS_PMB_EFS_OFX_INPUT_0_104       0x020549A0UL

#define PMB_EFS_OF_SOURCE0_SEL_104_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_104_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_104_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_105 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_105           0x09A4
#define ABS_PMB_EFS_OFX_INPUT_0_105       0x020549A4UL

#define PMB_EFS_OF_SOURCE0_SEL_105_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_105_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_105_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_106 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_106           0x09A8
#define ABS_PMB_EFS_OFX_INPUT_0_106       0x020549A8UL

#define PMB_EFS_OF_SOURCE0_SEL_106_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_106_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_106_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_107 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_107           0x09AC
#define ABS_PMB_EFS_OFX_INPUT_0_107       0x020549ACUL

#define PMB_EFS_OF_SOURCE0_SEL_107_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_107_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_107_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_108 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_108           0x09B0
#define ABS_PMB_EFS_OFX_INPUT_0_108       0x020549B0UL

#define PMB_EFS_OF_SOURCE0_SEL_108_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_108_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_108_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_109 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_109           0x09B4
#define ABS_PMB_EFS_OFX_INPUT_0_109       0x020549B4UL

#define PMB_EFS_OF_SOURCE0_SEL_109_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_109_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_109_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_110 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_110           0x09B8
#define ABS_PMB_EFS_OFX_INPUT_0_110       0x020549B8UL

#define PMB_EFS_OF_SOURCE0_SEL_110_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_110_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_110_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_111 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_111           0x09BC
#define ABS_PMB_EFS_OFX_INPUT_0_111       0x020549BCUL

#define PMB_EFS_OF_SOURCE0_SEL_111_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_111_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_111_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_112 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_112           0x09C0
#define ABS_PMB_EFS_OFX_INPUT_0_112       0x020549C0UL

#define PMB_EFS_OF_SOURCE0_SEL_112_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_112_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_112_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_113 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_113           0x09C4
#define ABS_PMB_EFS_OFX_INPUT_0_113       0x020549C4UL

#define PMB_EFS_OF_SOURCE0_SEL_113_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_113_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_113_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_114 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_114           0x09C8
#define ABS_PMB_EFS_OFX_INPUT_0_114       0x020549C8UL

#define PMB_EFS_OF_SOURCE0_SEL_114_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_114_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_114_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_115 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_115           0x09CC
#define ABS_PMB_EFS_OFX_INPUT_0_115       0x020549CCUL

#define PMB_EFS_OF_SOURCE0_SEL_115_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_115_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_115_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_116 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_116           0x09D0
#define ABS_PMB_EFS_OFX_INPUT_0_116       0x020549D0UL

#define PMB_EFS_OF_SOURCE0_SEL_116_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_116_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_116_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_117 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_117           0x09D4
#define ABS_PMB_EFS_OFX_INPUT_0_117       0x020549D4UL

#define PMB_EFS_OF_SOURCE0_SEL_117_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_117_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_117_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_118 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_118           0x09D8
#define ABS_PMB_EFS_OFX_INPUT_0_118       0x020549D8UL

#define PMB_EFS_OF_SOURCE0_SEL_118_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_118_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_118_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_119 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_119           0x09DC
#define ABS_PMB_EFS_OFX_INPUT_0_119       0x020549DCUL

#define PMB_EFS_OF_SOURCE0_SEL_119_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_119_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_119_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_120 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_120           0x09E0
#define ABS_PMB_EFS_OFX_INPUT_0_120       0x020549E0UL

#define PMB_EFS_OF_SOURCE0_SEL_120_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_120_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_120_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_121 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_121           0x09E4
#define ABS_PMB_EFS_OFX_INPUT_0_121       0x020549E4UL

#define PMB_EFS_OF_SOURCE0_SEL_121_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_121_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_121_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_122 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_122           0x09E8
#define ABS_PMB_EFS_OFX_INPUT_0_122       0x020549E8UL

#define PMB_EFS_OF_SOURCE0_SEL_122_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_122_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_122_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_123 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_123           0x09EC
#define ABS_PMB_EFS_OFX_INPUT_0_123       0x020549ECUL

#define PMB_EFS_OF_SOURCE0_SEL_123_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_123_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_123_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_124 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_124           0x09F0
#define ABS_PMB_EFS_OFX_INPUT_0_124       0x020549F0UL

#define PMB_EFS_OF_SOURCE0_SEL_124_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_124_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_124_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_125 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_125           0x09F4
#define ABS_PMB_EFS_OFX_INPUT_0_125       0x020549F4UL

#define PMB_EFS_OF_SOURCE0_SEL_125_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_125_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_125_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_126 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_126           0x09F8
#define ABS_PMB_EFS_OFX_INPUT_0_126       0x020549F8UL

#define PMB_EFS_OF_SOURCE0_SEL_126_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_126_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_126_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_0_127 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_0_127           0x09FC
#define ABS_PMB_EFS_OFX_INPUT_0_127       0x020549FCUL

#define PMB_EFS_OF_SOURCE0_SEL_127_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE0_SEL_127_SHIFT  0
#define PMB_EFS_OF_SOURCE0_SEL_127_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_0 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_0           0x0A00
#define ABS_PMB_EFS_OFX_INPUT_1_0       0x02054A00UL

#define PMB_EFS_OF_SOURCE1_SEL_0_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_0_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_0_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_1 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_1           0x0A04
#define ABS_PMB_EFS_OFX_INPUT_1_1       0x02054A04UL

#define PMB_EFS_OF_SOURCE1_SEL_1_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_1_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_1_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_2 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_2           0x0A08
#define ABS_PMB_EFS_OFX_INPUT_1_2       0x02054A08UL

#define PMB_EFS_OF_SOURCE1_SEL_2_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_2_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_2_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_3 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_3           0x0A0C
#define ABS_PMB_EFS_OFX_INPUT_1_3       0x02054A0CUL

#define PMB_EFS_OF_SOURCE1_SEL_3_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_3_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_3_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_4 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_4           0x0A10
#define ABS_PMB_EFS_OFX_INPUT_1_4       0x02054A10UL

#define PMB_EFS_OF_SOURCE1_SEL_4_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_4_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_4_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_5 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_5           0x0A14
#define ABS_PMB_EFS_OFX_INPUT_1_5       0x02054A14UL

#define PMB_EFS_OF_SOURCE1_SEL_5_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_5_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_5_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_6 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_6           0x0A18
#define ABS_PMB_EFS_OFX_INPUT_1_6       0x02054A18UL

#define PMB_EFS_OF_SOURCE1_SEL_6_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_6_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_6_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_7 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_7           0x0A1C
#define ABS_PMB_EFS_OFX_INPUT_1_7       0x02054A1CUL

#define PMB_EFS_OF_SOURCE1_SEL_7_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_7_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_7_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_8 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_8           0x0A20
#define ABS_PMB_EFS_OFX_INPUT_1_8       0x02054A20UL

#define PMB_EFS_OF_SOURCE1_SEL_8_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_8_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_8_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_9 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_9           0x0A24
#define ABS_PMB_EFS_OFX_INPUT_1_9       0x02054A24UL

#define PMB_EFS_OF_SOURCE1_SEL_9_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_9_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_9_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_10 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_10           0x0A28
#define ABS_PMB_EFS_OFX_INPUT_1_10       0x02054A28UL

#define PMB_EFS_OF_SOURCE1_SEL_10_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_10_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_10_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_11 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_11           0x0A2C
#define ABS_PMB_EFS_OFX_INPUT_1_11       0x02054A2CUL

#define PMB_EFS_OF_SOURCE1_SEL_11_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_11_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_11_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_12 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_12           0x0A30
#define ABS_PMB_EFS_OFX_INPUT_1_12       0x02054A30UL

#define PMB_EFS_OF_SOURCE1_SEL_12_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_12_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_12_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_13 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_13           0x0A34
#define ABS_PMB_EFS_OFX_INPUT_1_13       0x02054A34UL

#define PMB_EFS_OF_SOURCE1_SEL_13_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_13_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_13_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_14 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_14           0x0A38
#define ABS_PMB_EFS_OFX_INPUT_1_14       0x02054A38UL

#define PMB_EFS_OF_SOURCE1_SEL_14_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_14_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_14_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_15 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_15           0x0A3C
#define ABS_PMB_EFS_OFX_INPUT_1_15       0x02054A3CUL

#define PMB_EFS_OF_SOURCE1_SEL_15_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_15_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_15_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_16 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_16           0x0A40
#define ABS_PMB_EFS_OFX_INPUT_1_16       0x02054A40UL

#define PMB_EFS_OF_SOURCE1_SEL_16_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_16_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_16_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_17 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_17           0x0A44
#define ABS_PMB_EFS_OFX_INPUT_1_17       0x02054A44UL

#define PMB_EFS_OF_SOURCE1_SEL_17_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_17_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_17_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_18 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_18           0x0A48
#define ABS_PMB_EFS_OFX_INPUT_1_18       0x02054A48UL

#define PMB_EFS_OF_SOURCE1_SEL_18_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_18_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_18_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_19 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_19           0x0A4C
#define ABS_PMB_EFS_OFX_INPUT_1_19       0x02054A4CUL

#define PMB_EFS_OF_SOURCE1_SEL_19_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_19_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_19_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_20 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_20           0x0A50
#define ABS_PMB_EFS_OFX_INPUT_1_20       0x02054A50UL

#define PMB_EFS_OF_SOURCE1_SEL_20_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_20_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_20_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_21 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_21           0x0A54
#define ABS_PMB_EFS_OFX_INPUT_1_21       0x02054A54UL

#define PMB_EFS_OF_SOURCE1_SEL_21_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_21_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_21_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_22 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_22           0x0A58
#define ABS_PMB_EFS_OFX_INPUT_1_22       0x02054A58UL

#define PMB_EFS_OF_SOURCE1_SEL_22_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_22_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_22_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_23 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_23           0x0A5C
#define ABS_PMB_EFS_OFX_INPUT_1_23       0x02054A5CUL

#define PMB_EFS_OF_SOURCE1_SEL_23_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_23_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_23_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_24 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_24           0x0A60
#define ABS_PMB_EFS_OFX_INPUT_1_24       0x02054A60UL

#define PMB_EFS_OF_SOURCE1_SEL_24_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_24_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_24_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_25 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_25           0x0A64
#define ABS_PMB_EFS_OFX_INPUT_1_25       0x02054A64UL

#define PMB_EFS_OF_SOURCE1_SEL_25_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_25_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_25_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_26 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_26           0x0A68
#define ABS_PMB_EFS_OFX_INPUT_1_26       0x02054A68UL

#define PMB_EFS_OF_SOURCE1_SEL_26_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_26_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_26_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_27 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_27           0x0A6C
#define ABS_PMB_EFS_OFX_INPUT_1_27       0x02054A6CUL

#define PMB_EFS_OF_SOURCE1_SEL_27_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_27_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_27_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_28 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_28           0x0A70
#define ABS_PMB_EFS_OFX_INPUT_1_28       0x02054A70UL

#define PMB_EFS_OF_SOURCE1_SEL_28_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_28_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_28_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_29 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_29           0x0A74
#define ABS_PMB_EFS_OFX_INPUT_1_29       0x02054A74UL

#define PMB_EFS_OF_SOURCE1_SEL_29_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_29_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_29_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_30 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_30           0x0A78
#define ABS_PMB_EFS_OFX_INPUT_1_30       0x02054A78UL

#define PMB_EFS_OF_SOURCE1_SEL_30_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_30_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_30_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_31 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_31           0x0A7C
#define ABS_PMB_EFS_OFX_INPUT_1_31       0x02054A7CUL

#define PMB_EFS_OF_SOURCE1_SEL_31_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_31_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_31_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_32 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_32           0x0A80
#define ABS_PMB_EFS_OFX_INPUT_1_32       0x02054A80UL

#define PMB_EFS_OF_SOURCE1_SEL_32_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_32_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_32_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_33 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_33           0x0A84
#define ABS_PMB_EFS_OFX_INPUT_1_33       0x02054A84UL

#define PMB_EFS_OF_SOURCE1_SEL_33_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_33_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_33_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_34 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_34           0x0A88
#define ABS_PMB_EFS_OFX_INPUT_1_34       0x02054A88UL

#define PMB_EFS_OF_SOURCE1_SEL_34_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_34_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_34_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_35 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_35           0x0A8C
#define ABS_PMB_EFS_OFX_INPUT_1_35       0x02054A8CUL

#define PMB_EFS_OF_SOURCE1_SEL_35_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_35_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_35_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_36 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_36           0x0A90
#define ABS_PMB_EFS_OFX_INPUT_1_36       0x02054A90UL

#define PMB_EFS_OF_SOURCE1_SEL_36_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_36_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_36_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_37 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_37           0x0A94
#define ABS_PMB_EFS_OFX_INPUT_1_37       0x02054A94UL

#define PMB_EFS_OF_SOURCE1_SEL_37_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_37_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_37_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_38 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_38           0x0A98
#define ABS_PMB_EFS_OFX_INPUT_1_38       0x02054A98UL

#define PMB_EFS_OF_SOURCE1_SEL_38_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_38_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_38_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_39 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_39           0x0A9C
#define ABS_PMB_EFS_OFX_INPUT_1_39       0x02054A9CUL

#define PMB_EFS_OF_SOURCE1_SEL_39_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_39_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_39_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_40 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_40           0x0AA0
#define ABS_PMB_EFS_OFX_INPUT_1_40       0x02054AA0UL

#define PMB_EFS_OF_SOURCE1_SEL_40_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_40_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_40_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_41 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_41           0x0AA4
#define ABS_PMB_EFS_OFX_INPUT_1_41       0x02054AA4UL

#define PMB_EFS_OF_SOURCE1_SEL_41_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_41_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_41_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_42 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_42           0x0AA8
#define ABS_PMB_EFS_OFX_INPUT_1_42       0x02054AA8UL

#define PMB_EFS_OF_SOURCE1_SEL_42_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_42_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_42_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_43 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_43           0x0AAC
#define ABS_PMB_EFS_OFX_INPUT_1_43       0x02054AACUL

#define PMB_EFS_OF_SOURCE1_SEL_43_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_43_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_43_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_44 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_44           0x0AB0
#define ABS_PMB_EFS_OFX_INPUT_1_44       0x02054AB0UL

#define PMB_EFS_OF_SOURCE1_SEL_44_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_44_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_44_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_45 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_45           0x0AB4
#define ABS_PMB_EFS_OFX_INPUT_1_45       0x02054AB4UL

#define PMB_EFS_OF_SOURCE1_SEL_45_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_45_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_45_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_46 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_46           0x0AB8
#define ABS_PMB_EFS_OFX_INPUT_1_46       0x02054AB8UL

#define PMB_EFS_OF_SOURCE1_SEL_46_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_46_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_46_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_47 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_47           0x0ABC
#define ABS_PMB_EFS_OFX_INPUT_1_47       0x02054ABCUL

#define PMB_EFS_OF_SOURCE1_SEL_47_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_47_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_47_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_48 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_48           0x0AC0
#define ABS_PMB_EFS_OFX_INPUT_1_48       0x02054AC0UL

#define PMB_EFS_OF_SOURCE1_SEL_48_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_48_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_48_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_49 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_49           0x0AC4
#define ABS_PMB_EFS_OFX_INPUT_1_49       0x02054AC4UL

#define PMB_EFS_OF_SOURCE1_SEL_49_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_49_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_49_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_50 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_50           0x0AC8
#define ABS_PMB_EFS_OFX_INPUT_1_50       0x02054AC8UL

#define PMB_EFS_OF_SOURCE1_SEL_50_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_50_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_50_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_51 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_51           0x0ACC
#define ABS_PMB_EFS_OFX_INPUT_1_51       0x02054ACCUL

#define PMB_EFS_OF_SOURCE1_SEL_51_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_51_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_51_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_52 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_52           0x0AD0
#define ABS_PMB_EFS_OFX_INPUT_1_52       0x02054AD0UL

#define PMB_EFS_OF_SOURCE1_SEL_52_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_52_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_52_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_53 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_53           0x0AD4
#define ABS_PMB_EFS_OFX_INPUT_1_53       0x02054AD4UL

#define PMB_EFS_OF_SOURCE1_SEL_53_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_53_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_53_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_54 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_54           0x0AD8
#define ABS_PMB_EFS_OFX_INPUT_1_54       0x02054AD8UL

#define PMB_EFS_OF_SOURCE1_SEL_54_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_54_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_54_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_55 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_55           0x0ADC
#define ABS_PMB_EFS_OFX_INPUT_1_55       0x02054ADCUL

#define PMB_EFS_OF_SOURCE1_SEL_55_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_55_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_55_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_56 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_56           0x0AE0
#define ABS_PMB_EFS_OFX_INPUT_1_56       0x02054AE0UL

#define PMB_EFS_OF_SOURCE1_SEL_56_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_56_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_56_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_57 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_57           0x0AE4
#define ABS_PMB_EFS_OFX_INPUT_1_57       0x02054AE4UL

#define PMB_EFS_OF_SOURCE1_SEL_57_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_57_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_57_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_58 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_58           0x0AE8
#define ABS_PMB_EFS_OFX_INPUT_1_58       0x02054AE8UL

#define PMB_EFS_OF_SOURCE1_SEL_58_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_58_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_58_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_59 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_59           0x0AEC
#define ABS_PMB_EFS_OFX_INPUT_1_59       0x02054AECUL

#define PMB_EFS_OF_SOURCE1_SEL_59_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_59_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_59_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_60 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_60           0x0AF0
#define ABS_PMB_EFS_OFX_INPUT_1_60       0x02054AF0UL

#define PMB_EFS_OF_SOURCE1_SEL_60_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_60_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_60_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_61 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_61           0x0AF4
#define ABS_PMB_EFS_OFX_INPUT_1_61       0x02054AF4UL

#define PMB_EFS_OF_SOURCE1_SEL_61_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_61_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_61_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_62 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_62           0x0AF8
#define ABS_PMB_EFS_OFX_INPUT_1_62       0x02054AF8UL

#define PMB_EFS_OF_SOURCE1_SEL_62_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_62_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_62_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_63 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_63           0x0AFC
#define ABS_PMB_EFS_OFX_INPUT_1_63       0x02054AFCUL

#define PMB_EFS_OF_SOURCE1_SEL_63_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_63_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_63_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_64 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_64           0x0B00
#define ABS_PMB_EFS_OFX_INPUT_1_64       0x02054B00UL

#define PMB_EFS_OF_SOURCE1_SEL_64_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_64_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_64_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_65 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_65           0x0B04
#define ABS_PMB_EFS_OFX_INPUT_1_65       0x02054B04UL

#define PMB_EFS_OF_SOURCE1_SEL_65_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_65_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_65_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_66 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_66           0x0B08
#define ABS_PMB_EFS_OFX_INPUT_1_66       0x02054B08UL

#define PMB_EFS_OF_SOURCE1_SEL_66_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_66_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_66_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_67 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_67           0x0B0C
#define ABS_PMB_EFS_OFX_INPUT_1_67       0x02054B0CUL

#define PMB_EFS_OF_SOURCE1_SEL_67_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_67_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_67_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_68 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_68           0x0B10
#define ABS_PMB_EFS_OFX_INPUT_1_68       0x02054B10UL

#define PMB_EFS_OF_SOURCE1_SEL_68_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_68_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_68_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_69 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_69           0x0B14
#define ABS_PMB_EFS_OFX_INPUT_1_69       0x02054B14UL

#define PMB_EFS_OF_SOURCE1_SEL_69_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_69_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_69_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_70 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_70           0x0B18
#define ABS_PMB_EFS_OFX_INPUT_1_70       0x02054B18UL

#define PMB_EFS_OF_SOURCE1_SEL_70_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_70_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_70_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_71 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_71           0x0B1C
#define ABS_PMB_EFS_OFX_INPUT_1_71       0x02054B1CUL

#define PMB_EFS_OF_SOURCE1_SEL_71_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_71_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_71_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_72 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_72           0x0B20
#define ABS_PMB_EFS_OFX_INPUT_1_72       0x02054B20UL

#define PMB_EFS_OF_SOURCE1_SEL_72_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_72_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_72_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_73 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_73           0x0B24
#define ABS_PMB_EFS_OFX_INPUT_1_73       0x02054B24UL

#define PMB_EFS_OF_SOURCE1_SEL_73_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_73_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_73_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_74 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_74           0x0B28
#define ABS_PMB_EFS_OFX_INPUT_1_74       0x02054B28UL

#define PMB_EFS_OF_SOURCE1_SEL_74_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_74_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_74_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_75 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_75           0x0B2C
#define ABS_PMB_EFS_OFX_INPUT_1_75       0x02054B2CUL

#define PMB_EFS_OF_SOURCE1_SEL_75_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_75_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_75_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_76 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_76           0x0B30
#define ABS_PMB_EFS_OFX_INPUT_1_76       0x02054B30UL

#define PMB_EFS_OF_SOURCE1_SEL_76_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_76_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_76_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_77 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_77           0x0B34
#define ABS_PMB_EFS_OFX_INPUT_1_77       0x02054B34UL

#define PMB_EFS_OF_SOURCE1_SEL_77_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_77_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_77_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_78 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_78           0x0B38
#define ABS_PMB_EFS_OFX_INPUT_1_78       0x02054B38UL

#define PMB_EFS_OF_SOURCE1_SEL_78_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_78_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_78_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_79 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_79           0x0B3C
#define ABS_PMB_EFS_OFX_INPUT_1_79       0x02054B3CUL

#define PMB_EFS_OF_SOURCE1_SEL_79_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_79_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_79_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_80 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_80           0x0B40
#define ABS_PMB_EFS_OFX_INPUT_1_80       0x02054B40UL

#define PMB_EFS_OF_SOURCE1_SEL_80_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_80_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_80_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_81 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_81           0x0B44
#define ABS_PMB_EFS_OFX_INPUT_1_81       0x02054B44UL

#define PMB_EFS_OF_SOURCE1_SEL_81_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_81_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_81_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_82 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_82           0x0B48
#define ABS_PMB_EFS_OFX_INPUT_1_82       0x02054B48UL

#define PMB_EFS_OF_SOURCE1_SEL_82_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_82_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_82_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_83 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_83           0x0B4C
#define ABS_PMB_EFS_OFX_INPUT_1_83       0x02054B4CUL

#define PMB_EFS_OF_SOURCE1_SEL_83_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_83_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_83_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_84 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_84           0x0B50
#define ABS_PMB_EFS_OFX_INPUT_1_84       0x02054B50UL

#define PMB_EFS_OF_SOURCE1_SEL_84_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_84_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_84_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_85 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_85           0x0B54
#define ABS_PMB_EFS_OFX_INPUT_1_85       0x02054B54UL

#define PMB_EFS_OF_SOURCE1_SEL_85_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_85_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_85_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_86 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_86           0x0B58
#define ABS_PMB_EFS_OFX_INPUT_1_86       0x02054B58UL

#define PMB_EFS_OF_SOURCE1_SEL_86_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_86_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_86_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_87 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_87           0x0B5C
#define ABS_PMB_EFS_OFX_INPUT_1_87       0x02054B5CUL

#define PMB_EFS_OF_SOURCE1_SEL_87_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_87_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_87_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_88 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_88           0x0B60
#define ABS_PMB_EFS_OFX_INPUT_1_88       0x02054B60UL

#define PMB_EFS_OF_SOURCE1_SEL_88_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_88_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_88_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_89 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_89           0x0B64
#define ABS_PMB_EFS_OFX_INPUT_1_89       0x02054B64UL

#define PMB_EFS_OF_SOURCE1_SEL_89_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_89_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_89_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_90 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_90           0x0B68
#define ABS_PMB_EFS_OFX_INPUT_1_90       0x02054B68UL

#define PMB_EFS_OF_SOURCE1_SEL_90_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_90_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_90_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_91 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_91           0x0B6C
#define ABS_PMB_EFS_OFX_INPUT_1_91       0x02054B6CUL

#define PMB_EFS_OF_SOURCE1_SEL_91_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_91_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_91_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_92 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_92           0x0B70
#define ABS_PMB_EFS_OFX_INPUT_1_92       0x02054B70UL

#define PMB_EFS_OF_SOURCE1_SEL_92_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_92_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_92_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_93 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_93           0x0B74
#define ABS_PMB_EFS_OFX_INPUT_1_93       0x02054B74UL

#define PMB_EFS_OF_SOURCE1_SEL_93_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_93_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_93_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_94 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_94           0x0B78
#define ABS_PMB_EFS_OFX_INPUT_1_94       0x02054B78UL

#define PMB_EFS_OF_SOURCE1_SEL_94_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_94_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_94_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_95 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_95           0x0B7C
#define ABS_PMB_EFS_OFX_INPUT_1_95       0x02054B7CUL

#define PMB_EFS_OF_SOURCE1_SEL_95_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_95_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_95_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_96 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_96           0x0B80
#define ABS_PMB_EFS_OFX_INPUT_1_96       0x02054B80UL

#define PMB_EFS_OF_SOURCE1_SEL_96_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_96_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_96_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_97 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_97           0x0B84
#define ABS_PMB_EFS_OFX_INPUT_1_97       0x02054B84UL

#define PMB_EFS_OF_SOURCE1_SEL_97_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_97_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_97_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_98 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_98           0x0B88
#define ABS_PMB_EFS_OFX_INPUT_1_98       0x02054B88UL

#define PMB_EFS_OF_SOURCE1_SEL_98_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_98_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_98_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_99 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_99           0x0B8C
#define ABS_PMB_EFS_OFX_INPUT_1_99       0x02054B8CUL

#define PMB_EFS_OF_SOURCE1_SEL_99_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_99_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_99_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_100 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_100           0x0B90
#define ABS_PMB_EFS_OFX_INPUT_1_100       0x02054B90UL

#define PMB_EFS_OF_SOURCE1_SEL_100_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_100_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_100_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_101 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_101           0x0B94
#define ABS_PMB_EFS_OFX_INPUT_1_101       0x02054B94UL

#define PMB_EFS_OF_SOURCE1_SEL_101_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_101_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_101_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_102 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_102           0x0B98
#define ABS_PMB_EFS_OFX_INPUT_1_102       0x02054B98UL

#define PMB_EFS_OF_SOURCE1_SEL_102_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_102_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_102_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_103 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_103           0x0B9C
#define ABS_PMB_EFS_OFX_INPUT_1_103       0x02054B9CUL

#define PMB_EFS_OF_SOURCE1_SEL_103_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_103_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_103_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_104 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_104           0x0BA0
#define ABS_PMB_EFS_OFX_INPUT_1_104       0x02054BA0UL

#define PMB_EFS_OF_SOURCE1_SEL_104_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_104_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_104_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_105 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_105           0x0BA4
#define ABS_PMB_EFS_OFX_INPUT_1_105       0x02054BA4UL

#define PMB_EFS_OF_SOURCE1_SEL_105_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_105_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_105_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_106 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_106           0x0BA8
#define ABS_PMB_EFS_OFX_INPUT_1_106       0x02054BA8UL

#define PMB_EFS_OF_SOURCE1_SEL_106_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_106_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_106_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_107 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_107           0x0BAC
#define ABS_PMB_EFS_OFX_INPUT_1_107       0x02054BACUL

#define PMB_EFS_OF_SOURCE1_SEL_107_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_107_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_107_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_108 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_108           0x0BB0
#define ABS_PMB_EFS_OFX_INPUT_1_108       0x02054BB0UL

#define PMB_EFS_OF_SOURCE1_SEL_108_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_108_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_108_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_109 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_109           0x0BB4
#define ABS_PMB_EFS_OFX_INPUT_1_109       0x02054BB4UL

#define PMB_EFS_OF_SOURCE1_SEL_109_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_109_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_109_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_110 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_110           0x0BB8
#define ABS_PMB_EFS_OFX_INPUT_1_110       0x02054BB8UL

#define PMB_EFS_OF_SOURCE1_SEL_110_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_110_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_110_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_111 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_111           0x0BBC
#define ABS_PMB_EFS_OFX_INPUT_1_111       0x02054BBCUL

#define PMB_EFS_OF_SOURCE1_SEL_111_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_111_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_111_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_112 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_112           0x0BC0
#define ABS_PMB_EFS_OFX_INPUT_1_112       0x02054BC0UL

#define PMB_EFS_OF_SOURCE1_SEL_112_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_112_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_112_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_113 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_113           0x0BC4
#define ABS_PMB_EFS_OFX_INPUT_1_113       0x02054BC4UL

#define PMB_EFS_OF_SOURCE1_SEL_113_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_113_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_113_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_114 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_114           0x0BC8
#define ABS_PMB_EFS_OFX_INPUT_1_114       0x02054BC8UL

#define PMB_EFS_OF_SOURCE1_SEL_114_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_114_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_114_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_115 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_115           0x0BCC
#define ABS_PMB_EFS_OFX_INPUT_1_115       0x02054BCCUL

#define PMB_EFS_OF_SOURCE1_SEL_115_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_115_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_115_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_116 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_116           0x0BD0
#define ABS_PMB_EFS_OFX_INPUT_1_116       0x02054BD0UL

#define PMB_EFS_OF_SOURCE1_SEL_116_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_116_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_116_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_117 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_117           0x0BD4
#define ABS_PMB_EFS_OFX_INPUT_1_117       0x02054BD4UL

#define PMB_EFS_OF_SOURCE1_SEL_117_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_117_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_117_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_118 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_118           0x0BD8
#define ABS_PMB_EFS_OFX_INPUT_1_118       0x02054BD8UL

#define PMB_EFS_OF_SOURCE1_SEL_118_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_118_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_118_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_119 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_119           0x0BDC
#define ABS_PMB_EFS_OFX_INPUT_1_119       0x02054BDCUL

#define PMB_EFS_OF_SOURCE1_SEL_119_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_119_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_119_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_120 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_120           0x0BE0
#define ABS_PMB_EFS_OFX_INPUT_1_120       0x02054BE0UL

#define PMB_EFS_OF_SOURCE1_SEL_120_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_120_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_120_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_121 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_121           0x0BE4
#define ABS_PMB_EFS_OFX_INPUT_1_121       0x02054BE4UL

#define PMB_EFS_OF_SOURCE1_SEL_121_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_121_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_121_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_122 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_122           0x0BE8
#define ABS_PMB_EFS_OFX_INPUT_1_122       0x02054BE8UL

#define PMB_EFS_OF_SOURCE1_SEL_122_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_122_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_122_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_123 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_123           0x0BEC
#define ABS_PMB_EFS_OFX_INPUT_1_123       0x02054BECUL

#define PMB_EFS_OF_SOURCE1_SEL_123_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_123_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_123_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_124 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_124           0x0BF0
#define ABS_PMB_EFS_OFX_INPUT_1_124       0x02054BF0UL

#define PMB_EFS_OF_SOURCE1_SEL_124_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_124_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_124_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_125 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_125           0x0BF4
#define ABS_PMB_EFS_OFX_INPUT_1_125       0x02054BF4UL

#define PMB_EFS_OF_SOURCE1_SEL_125_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_125_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_125_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_126 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_126           0x0BF8
#define ABS_PMB_EFS_OFX_INPUT_1_126       0x02054BF8UL

#define PMB_EFS_OF_SOURCE1_SEL_126_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_126_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_126_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_1_127 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_1_127           0x0BFC
#define ABS_PMB_EFS_OFX_INPUT_1_127       0x02054BFCUL

#define PMB_EFS_OF_SOURCE1_SEL_127_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE1_SEL_127_SHIFT  0
#define PMB_EFS_OF_SOURCE1_SEL_127_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_0 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_0           0x0C00
#define ABS_PMB_EFS_OFX_INPUT_2_0       0x02054C00UL

#define PMB_EFS_OF_SOURCE2_SEL_0_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_0_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_0_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_1 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_1           0x0C04
#define ABS_PMB_EFS_OFX_INPUT_2_1       0x02054C04UL

#define PMB_EFS_OF_SOURCE2_SEL_1_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_1_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_1_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_2 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_2           0x0C08
#define ABS_PMB_EFS_OFX_INPUT_2_2       0x02054C08UL

#define PMB_EFS_OF_SOURCE2_SEL_2_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_2_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_2_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_3 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_3           0x0C0C
#define ABS_PMB_EFS_OFX_INPUT_2_3       0x02054C0CUL

#define PMB_EFS_OF_SOURCE2_SEL_3_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_3_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_3_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_4 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_4           0x0C10
#define ABS_PMB_EFS_OFX_INPUT_2_4       0x02054C10UL

#define PMB_EFS_OF_SOURCE2_SEL_4_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_4_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_4_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_5 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_5           0x0C14
#define ABS_PMB_EFS_OFX_INPUT_2_5       0x02054C14UL

#define PMB_EFS_OF_SOURCE2_SEL_5_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_5_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_5_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_6 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_6           0x0C18
#define ABS_PMB_EFS_OFX_INPUT_2_6       0x02054C18UL

#define PMB_EFS_OF_SOURCE2_SEL_6_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_6_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_6_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_7 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_7           0x0C1C
#define ABS_PMB_EFS_OFX_INPUT_2_7       0x02054C1CUL

#define PMB_EFS_OF_SOURCE2_SEL_7_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_7_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_7_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_8 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_8           0x0C20
#define ABS_PMB_EFS_OFX_INPUT_2_8       0x02054C20UL

#define PMB_EFS_OF_SOURCE2_SEL_8_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_8_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_8_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_9 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_9           0x0C24
#define ABS_PMB_EFS_OFX_INPUT_2_9       0x02054C24UL

#define PMB_EFS_OF_SOURCE2_SEL_9_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_9_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_9_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_10 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_10           0x0C28
#define ABS_PMB_EFS_OFX_INPUT_2_10       0x02054C28UL

#define PMB_EFS_OF_SOURCE2_SEL_10_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_10_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_10_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_11 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_11           0x0C2C
#define ABS_PMB_EFS_OFX_INPUT_2_11       0x02054C2CUL

#define PMB_EFS_OF_SOURCE2_SEL_11_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_11_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_11_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_12 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_12           0x0C30
#define ABS_PMB_EFS_OFX_INPUT_2_12       0x02054C30UL

#define PMB_EFS_OF_SOURCE2_SEL_12_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_12_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_12_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_13 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_13           0x0C34
#define ABS_PMB_EFS_OFX_INPUT_2_13       0x02054C34UL

#define PMB_EFS_OF_SOURCE2_SEL_13_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_13_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_13_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_14 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_14           0x0C38
#define ABS_PMB_EFS_OFX_INPUT_2_14       0x02054C38UL

#define PMB_EFS_OF_SOURCE2_SEL_14_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_14_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_14_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_15 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_15           0x0C3C
#define ABS_PMB_EFS_OFX_INPUT_2_15       0x02054C3CUL

#define PMB_EFS_OF_SOURCE2_SEL_15_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_15_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_15_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_16 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_16           0x0C40
#define ABS_PMB_EFS_OFX_INPUT_2_16       0x02054C40UL

#define PMB_EFS_OF_SOURCE2_SEL_16_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_16_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_16_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_17 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_17           0x0C44
#define ABS_PMB_EFS_OFX_INPUT_2_17       0x02054C44UL

#define PMB_EFS_OF_SOURCE2_SEL_17_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_17_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_17_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_18 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_18           0x0C48
#define ABS_PMB_EFS_OFX_INPUT_2_18       0x02054C48UL

#define PMB_EFS_OF_SOURCE2_SEL_18_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_18_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_18_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_19 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_19           0x0C4C
#define ABS_PMB_EFS_OFX_INPUT_2_19       0x02054C4CUL

#define PMB_EFS_OF_SOURCE2_SEL_19_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_19_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_19_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_20 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_20           0x0C50
#define ABS_PMB_EFS_OFX_INPUT_2_20       0x02054C50UL

#define PMB_EFS_OF_SOURCE2_SEL_20_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_20_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_20_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_21 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_21           0x0C54
#define ABS_PMB_EFS_OFX_INPUT_2_21       0x02054C54UL

#define PMB_EFS_OF_SOURCE2_SEL_21_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_21_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_21_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_22 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_22           0x0C58
#define ABS_PMB_EFS_OFX_INPUT_2_22       0x02054C58UL

#define PMB_EFS_OF_SOURCE2_SEL_22_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_22_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_22_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_23 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_23           0x0C5C
#define ABS_PMB_EFS_OFX_INPUT_2_23       0x02054C5CUL

#define PMB_EFS_OF_SOURCE2_SEL_23_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_23_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_23_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_24 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_24           0x0C60
#define ABS_PMB_EFS_OFX_INPUT_2_24       0x02054C60UL

#define PMB_EFS_OF_SOURCE2_SEL_24_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_24_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_24_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_25 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_25           0x0C64
#define ABS_PMB_EFS_OFX_INPUT_2_25       0x02054C64UL

#define PMB_EFS_OF_SOURCE2_SEL_25_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_25_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_25_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_26 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_26           0x0C68
#define ABS_PMB_EFS_OFX_INPUT_2_26       0x02054C68UL

#define PMB_EFS_OF_SOURCE2_SEL_26_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_26_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_26_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_27 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_27           0x0C6C
#define ABS_PMB_EFS_OFX_INPUT_2_27       0x02054C6CUL

#define PMB_EFS_OF_SOURCE2_SEL_27_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_27_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_27_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_28 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_28           0x0C70
#define ABS_PMB_EFS_OFX_INPUT_2_28       0x02054C70UL

#define PMB_EFS_OF_SOURCE2_SEL_28_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_28_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_28_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_29 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_29           0x0C74
#define ABS_PMB_EFS_OFX_INPUT_2_29       0x02054C74UL

#define PMB_EFS_OF_SOURCE2_SEL_29_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_29_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_29_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_30 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_30           0x0C78
#define ABS_PMB_EFS_OFX_INPUT_2_30       0x02054C78UL

#define PMB_EFS_OF_SOURCE2_SEL_30_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_30_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_30_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_31 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_31           0x0C7C
#define ABS_PMB_EFS_OFX_INPUT_2_31       0x02054C7CUL

#define PMB_EFS_OF_SOURCE2_SEL_31_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_31_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_31_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_32 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_32           0x0C80
#define ABS_PMB_EFS_OFX_INPUT_2_32       0x02054C80UL

#define PMB_EFS_OF_SOURCE2_SEL_32_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_32_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_32_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_33 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_33           0x0C84
#define ABS_PMB_EFS_OFX_INPUT_2_33       0x02054C84UL

#define PMB_EFS_OF_SOURCE2_SEL_33_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_33_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_33_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_34 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_34           0x0C88
#define ABS_PMB_EFS_OFX_INPUT_2_34       0x02054C88UL

#define PMB_EFS_OF_SOURCE2_SEL_34_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_34_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_34_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_35 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_35           0x0C8C
#define ABS_PMB_EFS_OFX_INPUT_2_35       0x02054C8CUL

#define PMB_EFS_OF_SOURCE2_SEL_35_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_35_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_35_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_36 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_36           0x0C90
#define ABS_PMB_EFS_OFX_INPUT_2_36       0x02054C90UL

#define PMB_EFS_OF_SOURCE2_SEL_36_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_36_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_36_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_37 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_37           0x0C94
#define ABS_PMB_EFS_OFX_INPUT_2_37       0x02054C94UL

#define PMB_EFS_OF_SOURCE2_SEL_37_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_37_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_37_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_38 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_38           0x0C98
#define ABS_PMB_EFS_OFX_INPUT_2_38       0x02054C98UL

#define PMB_EFS_OF_SOURCE2_SEL_38_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_38_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_38_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_39 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_39           0x0C9C
#define ABS_PMB_EFS_OFX_INPUT_2_39       0x02054C9CUL

#define PMB_EFS_OF_SOURCE2_SEL_39_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_39_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_39_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_40 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_40           0x0CA0
#define ABS_PMB_EFS_OFX_INPUT_2_40       0x02054CA0UL

#define PMB_EFS_OF_SOURCE2_SEL_40_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_40_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_40_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_41 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_41           0x0CA4
#define ABS_PMB_EFS_OFX_INPUT_2_41       0x02054CA4UL

#define PMB_EFS_OF_SOURCE2_SEL_41_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_41_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_41_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_42 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_42           0x0CA8
#define ABS_PMB_EFS_OFX_INPUT_2_42       0x02054CA8UL

#define PMB_EFS_OF_SOURCE2_SEL_42_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_42_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_42_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_43 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_43           0x0CAC
#define ABS_PMB_EFS_OFX_INPUT_2_43       0x02054CACUL

#define PMB_EFS_OF_SOURCE2_SEL_43_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_43_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_43_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_44 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_44           0x0CB0
#define ABS_PMB_EFS_OFX_INPUT_2_44       0x02054CB0UL

#define PMB_EFS_OF_SOURCE2_SEL_44_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_44_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_44_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_45 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_45           0x0CB4
#define ABS_PMB_EFS_OFX_INPUT_2_45       0x02054CB4UL

#define PMB_EFS_OF_SOURCE2_SEL_45_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_45_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_45_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_46 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_46           0x0CB8
#define ABS_PMB_EFS_OFX_INPUT_2_46       0x02054CB8UL

#define PMB_EFS_OF_SOURCE2_SEL_46_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_46_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_46_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_47 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_47           0x0CBC
#define ABS_PMB_EFS_OFX_INPUT_2_47       0x02054CBCUL

#define PMB_EFS_OF_SOURCE2_SEL_47_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_47_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_47_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_48 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_48           0x0CC0
#define ABS_PMB_EFS_OFX_INPUT_2_48       0x02054CC0UL

#define PMB_EFS_OF_SOURCE2_SEL_48_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_48_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_48_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_49 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_49           0x0CC4
#define ABS_PMB_EFS_OFX_INPUT_2_49       0x02054CC4UL

#define PMB_EFS_OF_SOURCE2_SEL_49_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_49_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_49_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_50 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_50           0x0CC8
#define ABS_PMB_EFS_OFX_INPUT_2_50       0x02054CC8UL

#define PMB_EFS_OF_SOURCE2_SEL_50_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_50_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_50_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_51 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_51           0x0CCC
#define ABS_PMB_EFS_OFX_INPUT_2_51       0x02054CCCUL

#define PMB_EFS_OF_SOURCE2_SEL_51_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_51_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_51_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_52 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_52           0x0CD0
#define ABS_PMB_EFS_OFX_INPUT_2_52       0x02054CD0UL

#define PMB_EFS_OF_SOURCE2_SEL_52_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_52_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_52_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_53 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_53           0x0CD4
#define ABS_PMB_EFS_OFX_INPUT_2_53       0x02054CD4UL

#define PMB_EFS_OF_SOURCE2_SEL_53_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_53_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_53_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_54 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_54           0x0CD8
#define ABS_PMB_EFS_OFX_INPUT_2_54       0x02054CD8UL

#define PMB_EFS_OF_SOURCE2_SEL_54_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_54_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_54_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_55 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_55           0x0CDC
#define ABS_PMB_EFS_OFX_INPUT_2_55       0x02054CDCUL

#define PMB_EFS_OF_SOURCE2_SEL_55_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_55_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_55_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_56 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_56           0x0CE0
#define ABS_PMB_EFS_OFX_INPUT_2_56       0x02054CE0UL

#define PMB_EFS_OF_SOURCE2_SEL_56_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_56_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_56_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_57 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_57           0x0CE4
#define ABS_PMB_EFS_OFX_INPUT_2_57       0x02054CE4UL

#define PMB_EFS_OF_SOURCE2_SEL_57_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_57_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_57_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_58 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_58           0x0CE8
#define ABS_PMB_EFS_OFX_INPUT_2_58       0x02054CE8UL

#define PMB_EFS_OF_SOURCE2_SEL_58_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_58_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_58_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_59 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_59           0x0CEC
#define ABS_PMB_EFS_OFX_INPUT_2_59       0x02054CECUL

#define PMB_EFS_OF_SOURCE2_SEL_59_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_59_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_59_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_60 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_60           0x0CF0
#define ABS_PMB_EFS_OFX_INPUT_2_60       0x02054CF0UL

#define PMB_EFS_OF_SOURCE2_SEL_60_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_60_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_60_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_61 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_61           0x0CF4
#define ABS_PMB_EFS_OFX_INPUT_2_61       0x02054CF4UL

#define PMB_EFS_OF_SOURCE2_SEL_61_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_61_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_61_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_62 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_62           0x0CF8
#define ABS_PMB_EFS_OFX_INPUT_2_62       0x02054CF8UL

#define PMB_EFS_OF_SOURCE2_SEL_62_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_62_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_62_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_63 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_63           0x0CFC
#define ABS_PMB_EFS_OFX_INPUT_2_63       0x02054CFCUL

#define PMB_EFS_OF_SOURCE2_SEL_63_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_63_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_63_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_64 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_64           0x0D00
#define ABS_PMB_EFS_OFX_INPUT_2_64       0x02054D00UL

#define PMB_EFS_OF_SOURCE2_SEL_64_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_64_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_64_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_65 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_65           0x0D04
#define ABS_PMB_EFS_OFX_INPUT_2_65       0x02054D04UL

#define PMB_EFS_OF_SOURCE2_SEL_65_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_65_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_65_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_66 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_66           0x0D08
#define ABS_PMB_EFS_OFX_INPUT_2_66       0x02054D08UL

#define PMB_EFS_OF_SOURCE2_SEL_66_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_66_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_66_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_67 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_67           0x0D0C
#define ABS_PMB_EFS_OFX_INPUT_2_67       0x02054D0CUL

#define PMB_EFS_OF_SOURCE2_SEL_67_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_67_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_67_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_68 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_68           0x0D10
#define ABS_PMB_EFS_OFX_INPUT_2_68       0x02054D10UL

#define PMB_EFS_OF_SOURCE2_SEL_68_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_68_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_68_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_69 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_69           0x0D14
#define ABS_PMB_EFS_OFX_INPUT_2_69       0x02054D14UL

#define PMB_EFS_OF_SOURCE2_SEL_69_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_69_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_69_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_70 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_70           0x0D18
#define ABS_PMB_EFS_OFX_INPUT_2_70       0x02054D18UL

#define PMB_EFS_OF_SOURCE2_SEL_70_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_70_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_70_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_71 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_71           0x0D1C
#define ABS_PMB_EFS_OFX_INPUT_2_71       0x02054D1CUL

#define PMB_EFS_OF_SOURCE2_SEL_71_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_71_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_71_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_72 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_72           0x0D20
#define ABS_PMB_EFS_OFX_INPUT_2_72       0x02054D20UL

#define PMB_EFS_OF_SOURCE2_SEL_72_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_72_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_72_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_73 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_73           0x0D24
#define ABS_PMB_EFS_OFX_INPUT_2_73       0x02054D24UL

#define PMB_EFS_OF_SOURCE2_SEL_73_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_73_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_73_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_74 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_74           0x0D28
#define ABS_PMB_EFS_OFX_INPUT_2_74       0x02054D28UL

#define PMB_EFS_OF_SOURCE2_SEL_74_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_74_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_74_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_75 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_75           0x0D2C
#define ABS_PMB_EFS_OFX_INPUT_2_75       0x02054D2CUL

#define PMB_EFS_OF_SOURCE2_SEL_75_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_75_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_75_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_76 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_76           0x0D30
#define ABS_PMB_EFS_OFX_INPUT_2_76       0x02054D30UL

#define PMB_EFS_OF_SOURCE2_SEL_76_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_76_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_76_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_77 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_77           0x0D34
#define ABS_PMB_EFS_OFX_INPUT_2_77       0x02054D34UL

#define PMB_EFS_OF_SOURCE2_SEL_77_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_77_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_77_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_78 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_78           0x0D38
#define ABS_PMB_EFS_OFX_INPUT_2_78       0x02054D38UL

#define PMB_EFS_OF_SOURCE2_SEL_78_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_78_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_78_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_79 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_79           0x0D3C
#define ABS_PMB_EFS_OFX_INPUT_2_79       0x02054D3CUL

#define PMB_EFS_OF_SOURCE2_SEL_79_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_79_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_79_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_80 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_80           0x0D40
#define ABS_PMB_EFS_OFX_INPUT_2_80       0x02054D40UL

#define PMB_EFS_OF_SOURCE2_SEL_80_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_80_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_80_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_81 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_81           0x0D44
#define ABS_PMB_EFS_OFX_INPUT_2_81       0x02054D44UL

#define PMB_EFS_OF_SOURCE2_SEL_81_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_81_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_81_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_82 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_82           0x0D48
#define ABS_PMB_EFS_OFX_INPUT_2_82       0x02054D48UL

#define PMB_EFS_OF_SOURCE2_SEL_82_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_82_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_82_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_83 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_83           0x0D4C
#define ABS_PMB_EFS_OFX_INPUT_2_83       0x02054D4CUL

#define PMB_EFS_OF_SOURCE2_SEL_83_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_83_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_83_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_84 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_84           0x0D50
#define ABS_PMB_EFS_OFX_INPUT_2_84       0x02054D50UL

#define PMB_EFS_OF_SOURCE2_SEL_84_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_84_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_84_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_85 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_85           0x0D54
#define ABS_PMB_EFS_OFX_INPUT_2_85       0x02054D54UL

#define PMB_EFS_OF_SOURCE2_SEL_85_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_85_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_85_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_86 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_86           0x0D58
#define ABS_PMB_EFS_OFX_INPUT_2_86       0x02054D58UL

#define PMB_EFS_OF_SOURCE2_SEL_86_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_86_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_86_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_87 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_87           0x0D5C
#define ABS_PMB_EFS_OFX_INPUT_2_87       0x02054D5CUL

#define PMB_EFS_OF_SOURCE2_SEL_87_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_87_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_87_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_88 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_88           0x0D60
#define ABS_PMB_EFS_OFX_INPUT_2_88       0x02054D60UL

#define PMB_EFS_OF_SOURCE2_SEL_88_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_88_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_88_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_89 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_89           0x0D64
#define ABS_PMB_EFS_OFX_INPUT_2_89       0x02054D64UL

#define PMB_EFS_OF_SOURCE2_SEL_89_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_89_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_89_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_90 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_90           0x0D68
#define ABS_PMB_EFS_OFX_INPUT_2_90       0x02054D68UL

#define PMB_EFS_OF_SOURCE2_SEL_90_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_90_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_90_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_91 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_91           0x0D6C
#define ABS_PMB_EFS_OFX_INPUT_2_91       0x02054D6CUL

#define PMB_EFS_OF_SOURCE2_SEL_91_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_91_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_91_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_92 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_92           0x0D70
#define ABS_PMB_EFS_OFX_INPUT_2_92       0x02054D70UL

#define PMB_EFS_OF_SOURCE2_SEL_92_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_92_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_92_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_93 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_93           0x0D74
#define ABS_PMB_EFS_OFX_INPUT_2_93       0x02054D74UL

#define PMB_EFS_OF_SOURCE2_SEL_93_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_93_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_93_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_94 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_94           0x0D78
#define ABS_PMB_EFS_OFX_INPUT_2_94       0x02054D78UL

#define PMB_EFS_OF_SOURCE2_SEL_94_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_94_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_94_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_95 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_95           0x0D7C
#define ABS_PMB_EFS_OFX_INPUT_2_95       0x02054D7CUL

#define PMB_EFS_OF_SOURCE2_SEL_95_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_95_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_95_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_96 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_96           0x0D80
#define ABS_PMB_EFS_OFX_INPUT_2_96       0x02054D80UL

#define PMB_EFS_OF_SOURCE2_SEL_96_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_96_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_96_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_97 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_97           0x0D84
#define ABS_PMB_EFS_OFX_INPUT_2_97       0x02054D84UL

#define PMB_EFS_OF_SOURCE2_SEL_97_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_97_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_97_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_98 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_98           0x0D88
#define ABS_PMB_EFS_OFX_INPUT_2_98       0x02054D88UL

#define PMB_EFS_OF_SOURCE2_SEL_98_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_98_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_98_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_99 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_99           0x0D8C
#define ABS_PMB_EFS_OFX_INPUT_2_99       0x02054D8CUL

#define PMB_EFS_OF_SOURCE2_SEL_99_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_99_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_99_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_100 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_100           0x0D90
#define ABS_PMB_EFS_OFX_INPUT_2_100       0x02054D90UL

#define PMB_EFS_OF_SOURCE2_SEL_100_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_100_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_100_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_101 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_101           0x0D94
#define ABS_PMB_EFS_OFX_INPUT_2_101       0x02054D94UL

#define PMB_EFS_OF_SOURCE2_SEL_101_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_101_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_101_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_102 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_102           0x0D98
#define ABS_PMB_EFS_OFX_INPUT_2_102       0x02054D98UL

#define PMB_EFS_OF_SOURCE2_SEL_102_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_102_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_102_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_103 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_103           0x0D9C
#define ABS_PMB_EFS_OFX_INPUT_2_103       0x02054D9CUL

#define PMB_EFS_OF_SOURCE2_SEL_103_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_103_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_103_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_104 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_104           0x0DA0
#define ABS_PMB_EFS_OFX_INPUT_2_104       0x02054DA0UL

#define PMB_EFS_OF_SOURCE2_SEL_104_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_104_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_104_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_105 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_105           0x0DA4
#define ABS_PMB_EFS_OFX_INPUT_2_105       0x02054DA4UL

#define PMB_EFS_OF_SOURCE2_SEL_105_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_105_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_105_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_106 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_106           0x0DA8
#define ABS_PMB_EFS_OFX_INPUT_2_106       0x02054DA8UL

#define PMB_EFS_OF_SOURCE2_SEL_106_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_106_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_106_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_107 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_107           0x0DAC
#define ABS_PMB_EFS_OFX_INPUT_2_107       0x02054DACUL

#define PMB_EFS_OF_SOURCE2_SEL_107_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_107_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_107_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_108 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_108           0x0DB0
#define ABS_PMB_EFS_OFX_INPUT_2_108       0x02054DB0UL

#define PMB_EFS_OF_SOURCE2_SEL_108_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_108_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_108_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_109 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_109           0x0DB4
#define ABS_PMB_EFS_OFX_INPUT_2_109       0x02054DB4UL

#define PMB_EFS_OF_SOURCE2_SEL_109_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_109_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_109_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_110 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_110           0x0DB8
#define ABS_PMB_EFS_OFX_INPUT_2_110       0x02054DB8UL

#define PMB_EFS_OF_SOURCE2_SEL_110_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_110_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_110_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_111 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_111           0x0DBC
#define ABS_PMB_EFS_OFX_INPUT_2_111       0x02054DBCUL

#define PMB_EFS_OF_SOURCE2_SEL_111_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_111_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_111_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_112 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_112           0x0DC0
#define ABS_PMB_EFS_OFX_INPUT_2_112       0x02054DC0UL

#define PMB_EFS_OF_SOURCE2_SEL_112_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_112_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_112_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_113 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_113           0x0DC4
#define ABS_PMB_EFS_OFX_INPUT_2_113       0x02054DC4UL

#define PMB_EFS_OF_SOURCE2_SEL_113_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_113_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_113_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_114 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_114           0x0DC8
#define ABS_PMB_EFS_OFX_INPUT_2_114       0x02054DC8UL

#define PMB_EFS_OF_SOURCE2_SEL_114_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_114_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_114_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_115 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_115           0x0DCC
#define ABS_PMB_EFS_OFX_INPUT_2_115       0x02054DCCUL

#define PMB_EFS_OF_SOURCE2_SEL_115_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_115_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_115_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_116 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_116           0x0DD0
#define ABS_PMB_EFS_OFX_INPUT_2_116       0x02054DD0UL

#define PMB_EFS_OF_SOURCE2_SEL_116_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_116_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_116_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_117 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_117           0x0DD4
#define ABS_PMB_EFS_OFX_INPUT_2_117       0x02054DD4UL

#define PMB_EFS_OF_SOURCE2_SEL_117_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_117_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_117_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_118 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_118           0x0DD8
#define ABS_PMB_EFS_OFX_INPUT_2_118       0x02054DD8UL

#define PMB_EFS_OF_SOURCE2_SEL_118_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_118_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_118_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_119 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_119           0x0DDC
#define ABS_PMB_EFS_OFX_INPUT_2_119       0x02054DDCUL

#define PMB_EFS_OF_SOURCE2_SEL_119_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_119_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_119_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_120 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_120           0x0DE0
#define ABS_PMB_EFS_OFX_INPUT_2_120       0x02054DE0UL

#define PMB_EFS_OF_SOURCE2_SEL_120_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_120_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_120_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_121 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_121           0x0DE4
#define ABS_PMB_EFS_OFX_INPUT_2_121       0x02054DE4UL

#define PMB_EFS_OF_SOURCE2_SEL_121_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_121_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_121_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_122 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_122           0x0DE8
#define ABS_PMB_EFS_OFX_INPUT_2_122       0x02054DE8UL

#define PMB_EFS_OF_SOURCE2_SEL_122_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_122_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_122_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_123 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_123           0x0DEC
#define ABS_PMB_EFS_OFX_INPUT_2_123       0x02054DECUL

#define PMB_EFS_OF_SOURCE2_SEL_123_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_123_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_123_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_124 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_124           0x0DF0
#define ABS_PMB_EFS_OFX_INPUT_2_124       0x02054DF0UL

#define PMB_EFS_OF_SOURCE2_SEL_124_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_124_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_124_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_125 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_125           0x0DF4
#define ABS_PMB_EFS_OFX_INPUT_2_125       0x02054DF4UL

#define PMB_EFS_OF_SOURCE2_SEL_125_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_125_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_125_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_126 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_126           0x0DF8
#define ABS_PMB_EFS_OFX_INPUT_2_126       0x02054DF8UL

#define PMB_EFS_OF_SOURCE2_SEL_126_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_126_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_126_SIGNED 0

/* Register UCC_EFS_OFX_INPUT_2_127 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_INPUT_2_127           0x0DFC
#define ABS_PMB_EFS_OFX_INPUT_2_127       0x02054DFCUL

#define PMB_EFS_OF_SOURCE2_SEL_127_MASK   0x0000000FUL
#define PMB_EFS_OF_SOURCE2_SEL_127_SHIFT  0
#define PMB_EFS_OF_SOURCE2_SEL_127_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_0 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_0       0x0E00
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_0   0x02054E00UL

#define PMB_EFS_OF_SOURCE0_VECTOR_0_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_0_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_0_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_1 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_1       0x0E04
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_1   0x02054E04UL

#define PMB_EFS_OF_SOURCE0_VECTOR_1_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_1_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_1_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_2 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_2       0x0E08
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_2   0x02054E08UL

#define PMB_EFS_OF_SOURCE0_VECTOR_2_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_2_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_2_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_3 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_3       0x0E0C
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_3   0x02054E0CUL

#define PMB_EFS_OF_SOURCE0_VECTOR_3_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_3_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_3_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_4 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_4       0x0E10
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_4   0x02054E10UL

#define PMB_EFS_OF_SOURCE0_VECTOR_4_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_4_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_4_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_5 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_5       0x0E14
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_5   0x02054E14UL

#define PMB_EFS_OF_SOURCE0_VECTOR_5_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_5_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_5_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_6 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_6       0x0E18
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_6   0x02054E18UL

#define PMB_EFS_OF_SOURCE0_VECTOR_6_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_6_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_6_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_7 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_7       0x0E1C
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_7   0x02054E1CUL

#define PMB_EFS_OF_SOURCE0_VECTOR_7_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_7_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_7_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_8 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_8       0x0E20
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_8   0x02054E20UL

#define PMB_EFS_OF_SOURCE0_VECTOR_8_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_8_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_8_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_9 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_9       0x0E24
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_9   0x02054E24UL

#define PMB_EFS_OF_SOURCE0_VECTOR_9_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_9_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_9_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_10 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_10       0x0E28
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_10   0x02054E28UL

#define PMB_EFS_OF_SOURCE0_VECTOR_10_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_10_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_10_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_11 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_11       0x0E2C
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_11   0x02054E2CUL

#define PMB_EFS_OF_SOURCE0_VECTOR_11_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_11_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_11_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_12 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_12       0x0E30
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_12   0x02054E30UL

#define PMB_EFS_OF_SOURCE0_VECTOR_12_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_12_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_12_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_13 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_13       0x0E34
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_13   0x02054E34UL

#define PMB_EFS_OF_SOURCE0_VECTOR_13_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_13_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_13_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_14 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_14       0x0E38
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_14   0x02054E38UL

#define PMB_EFS_OF_SOURCE0_VECTOR_14_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_14_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_14_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_15 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_15       0x0E3C
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_15   0x02054E3CUL

#define PMB_EFS_OF_SOURCE0_VECTOR_15_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_15_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_15_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_16 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_16       0x0E40
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_16   0x02054E40UL

#define PMB_EFS_OF_SOURCE0_VECTOR_16_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_16_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_16_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_17 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_17       0x0E44
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_17   0x02054E44UL

#define PMB_EFS_OF_SOURCE0_VECTOR_17_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_17_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_17_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_18 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_18       0x0E48
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_18   0x02054E48UL

#define PMB_EFS_OF_SOURCE0_VECTOR_18_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_18_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_18_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_19 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_19       0x0E4C
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_19   0x02054E4CUL

#define PMB_EFS_OF_SOURCE0_VECTOR_19_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_19_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_19_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_20 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_20       0x0E50
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_20   0x02054E50UL

#define PMB_EFS_OF_SOURCE0_VECTOR_20_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_20_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_20_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_21 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_21       0x0E54
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_21   0x02054E54UL

#define PMB_EFS_OF_SOURCE0_VECTOR_21_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_21_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_21_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_22 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_22       0x0E58
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_22   0x02054E58UL

#define PMB_EFS_OF_SOURCE0_VECTOR_22_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_22_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_22_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_23 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_23       0x0E5C
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_23   0x02054E5CUL

#define PMB_EFS_OF_SOURCE0_VECTOR_23_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_23_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_23_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_24 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_24       0x0E60
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_24   0x02054E60UL

#define PMB_EFS_OF_SOURCE0_VECTOR_24_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_24_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_24_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_25 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_25       0x0E64
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_25   0x02054E64UL

#define PMB_EFS_OF_SOURCE0_VECTOR_25_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_25_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_25_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_26 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_26       0x0E68
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_26   0x02054E68UL

#define PMB_EFS_OF_SOURCE0_VECTOR_26_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_26_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_26_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_27 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_27       0x0E6C
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_27   0x02054E6CUL

#define PMB_EFS_OF_SOURCE0_VECTOR_27_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_27_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_27_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_28 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_28       0x0E70
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_28   0x02054E70UL

#define PMB_EFS_OF_SOURCE0_VECTOR_28_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_28_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_28_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_29 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_29       0x0E74
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_29   0x02054E74UL

#define PMB_EFS_OF_SOURCE0_VECTOR_29_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_29_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_29_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_30 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_30       0x0E78
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_30   0x02054E78UL

#define PMB_EFS_OF_SOURCE0_VECTOR_30_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_30_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_30_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_31 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_31       0x0E7C
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_31   0x02054E7CUL

#define PMB_EFS_OF_SOURCE0_VECTOR_31_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_31_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_31_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_32 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_32       0x0E80
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_32   0x02054E80UL

#define PMB_EFS_OF_SOURCE0_VECTOR_32_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_32_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_32_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_33 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_33       0x0E84
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_33   0x02054E84UL

#define PMB_EFS_OF_SOURCE0_VECTOR_33_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_33_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_33_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_34 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_34       0x0E88
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_34   0x02054E88UL

#define PMB_EFS_OF_SOURCE0_VECTOR_34_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_34_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_34_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_35 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_35       0x0E8C
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_35   0x02054E8CUL

#define PMB_EFS_OF_SOURCE0_VECTOR_35_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_35_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_35_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_36 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_36       0x0E90
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_36   0x02054E90UL

#define PMB_EFS_OF_SOURCE0_VECTOR_36_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_36_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_36_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_37 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_37       0x0E94
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_37   0x02054E94UL

#define PMB_EFS_OF_SOURCE0_VECTOR_37_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_37_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_37_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_38 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_38       0x0E98
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_38   0x02054E98UL

#define PMB_EFS_OF_SOURCE0_VECTOR_38_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_38_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_38_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_39 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_39       0x0E9C
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_39   0x02054E9CUL

#define PMB_EFS_OF_SOURCE0_VECTOR_39_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_39_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_39_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_40 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_40       0x0EA0
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_40   0x02054EA0UL

#define PMB_EFS_OF_SOURCE0_VECTOR_40_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_40_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_40_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_41 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_41       0x0EA4
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_41   0x02054EA4UL

#define PMB_EFS_OF_SOURCE0_VECTOR_41_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_41_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_41_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_42 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_42       0x0EA8
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_42   0x02054EA8UL

#define PMB_EFS_OF_SOURCE0_VECTOR_42_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_42_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_42_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_43 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_43       0x0EAC
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_43   0x02054EACUL

#define PMB_EFS_OF_SOURCE0_VECTOR_43_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_43_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_43_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_44 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_44       0x0EB0
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_44   0x02054EB0UL

#define PMB_EFS_OF_SOURCE0_VECTOR_44_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_44_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_44_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_45 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_45       0x0EB4
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_45   0x02054EB4UL

#define PMB_EFS_OF_SOURCE0_VECTOR_45_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_45_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_45_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_46 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_46       0x0EB8
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_46   0x02054EB8UL

#define PMB_EFS_OF_SOURCE0_VECTOR_46_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_46_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_46_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_47 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_47       0x0EBC
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_47   0x02054EBCUL

#define PMB_EFS_OF_SOURCE0_VECTOR_47_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_47_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_47_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_48 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_48       0x0EC0
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_48   0x02054EC0UL

#define PMB_EFS_OF_SOURCE0_VECTOR_48_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_48_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_48_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_49 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_49       0x0EC4
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_49   0x02054EC4UL

#define PMB_EFS_OF_SOURCE0_VECTOR_49_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_49_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_49_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_50 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_50       0x0EC8
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_50   0x02054EC8UL

#define PMB_EFS_OF_SOURCE0_VECTOR_50_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_50_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_50_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_51 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_51       0x0ECC
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_51   0x02054ECCUL

#define PMB_EFS_OF_SOURCE0_VECTOR_51_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_51_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_51_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_52 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_52       0x0ED0
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_52   0x02054ED0UL

#define PMB_EFS_OF_SOURCE0_VECTOR_52_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_52_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_52_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_53 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_53       0x0ED4
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_53   0x02054ED4UL

#define PMB_EFS_OF_SOURCE0_VECTOR_53_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_53_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_53_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_54 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_54       0x0ED8
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_54   0x02054ED8UL

#define PMB_EFS_OF_SOURCE0_VECTOR_54_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_54_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_54_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_55 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_55       0x0EDC
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_55   0x02054EDCUL

#define PMB_EFS_OF_SOURCE0_VECTOR_55_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_55_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_55_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_56 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_56       0x0EE0
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_56   0x02054EE0UL

#define PMB_EFS_OF_SOURCE0_VECTOR_56_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_56_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_56_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_57 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_57       0x0EE4
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_57   0x02054EE4UL

#define PMB_EFS_OF_SOURCE0_VECTOR_57_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_57_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_57_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_58 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_58       0x0EE8
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_58   0x02054EE8UL

#define PMB_EFS_OF_SOURCE0_VECTOR_58_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_58_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_58_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_59 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_59       0x0EEC
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_59   0x02054EECUL

#define PMB_EFS_OF_SOURCE0_VECTOR_59_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_59_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_59_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_60 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_60       0x0EF0
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_60   0x02054EF0UL

#define PMB_EFS_OF_SOURCE0_VECTOR_60_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_60_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_60_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_61 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_61       0x0EF4
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_61   0x02054EF4UL

#define PMB_EFS_OF_SOURCE0_VECTOR_61_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_61_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_61_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_62 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_62       0x0EF8
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_62   0x02054EF8UL

#define PMB_EFS_OF_SOURCE0_VECTOR_62_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_62_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_62_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_63 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_63       0x0EFC
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_63   0x02054EFCUL

#define PMB_EFS_OF_SOURCE0_VECTOR_63_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_63_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_63_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_64 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_64       0x0F00
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_64   0x02054F00UL

#define PMB_EFS_OF_SOURCE0_VECTOR_64_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_64_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_64_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_65 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_65       0x0F04
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_65   0x02054F04UL

#define PMB_EFS_OF_SOURCE0_VECTOR_65_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_65_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_65_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_66 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_66       0x0F08
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_66   0x02054F08UL

#define PMB_EFS_OF_SOURCE0_VECTOR_66_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_66_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_66_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_67 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_67       0x0F0C
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_67   0x02054F0CUL

#define PMB_EFS_OF_SOURCE0_VECTOR_67_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_67_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_67_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_68 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_68       0x0F10
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_68   0x02054F10UL

#define PMB_EFS_OF_SOURCE0_VECTOR_68_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_68_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_68_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_69 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_69       0x0F14
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_69   0x02054F14UL

#define PMB_EFS_OF_SOURCE0_VECTOR_69_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_69_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_69_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_70 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_70       0x0F18
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_70   0x02054F18UL

#define PMB_EFS_OF_SOURCE0_VECTOR_70_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_70_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_70_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_71 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_71       0x0F1C
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_71   0x02054F1CUL

#define PMB_EFS_OF_SOURCE0_VECTOR_71_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_71_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_71_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_72 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_72       0x0F20
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_72   0x02054F20UL

#define PMB_EFS_OF_SOURCE0_VECTOR_72_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_72_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_72_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_73 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_73       0x0F24
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_73   0x02054F24UL

#define PMB_EFS_OF_SOURCE0_VECTOR_73_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_73_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_73_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_74 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_74       0x0F28
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_74   0x02054F28UL

#define PMB_EFS_OF_SOURCE0_VECTOR_74_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_74_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_74_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_75 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_75       0x0F2C
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_75   0x02054F2CUL

#define PMB_EFS_OF_SOURCE0_VECTOR_75_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_75_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_75_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_76 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_76       0x0F30
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_76   0x02054F30UL

#define PMB_EFS_OF_SOURCE0_VECTOR_76_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_76_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_76_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_77 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_77       0x0F34
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_77   0x02054F34UL

#define PMB_EFS_OF_SOURCE0_VECTOR_77_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_77_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_77_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_78 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_78       0x0F38
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_78   0x02054F38UL

#define PMB_EFS_OF_SOURCE0_VECTOR_78_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_78_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_78_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_79 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_79       0x0F3C
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_79   0x02054F3CUL

#define PMB_EFS_OF_SOURCE0_VECTOR_79_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_79_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_79_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_80 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_80       0x0F40
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_80   0x02054F40UL

#define PMB_EFS_OF_SOURCE0_VECTOR_80_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_80_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_80_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_81 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_81       0x0F44
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_81   0x02054F44UL

#define PMB_EFS_OF_SOURCE0_VECTOR_81_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_81_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_81_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_82 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_82       0x0F48
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_82   0x02054F48UL

#define PMB_EFS_OF_SOURCE0_VECTOR_82_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_82_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_82_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_83 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_83       0x0F4C
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_83   0x02054F4CUL

#define PMB_EFS_OF_SOURCE0_VECTOR_83_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_83_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_83_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_84 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_84       0x0F50
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_84   0x02054F50UL

#define PMB_EFS_OF_SOURCE0_VECTOR_84_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_84_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_84_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_85 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_85       0x0F54
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_85   0x02054F54UL

#define PMB_EFS_OF_SOURCE0_VECTOR_85_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_85_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_85_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_86 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_86       0x0F58
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_86   0x02054F58UL

#define PMB_EFS_OF_SOURCE0_VECTOR_86_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_86_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_86_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_87 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_87       0x0F5C
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_87   0x02054F5CUL

#define PMB_EFS_OF_SOURCE0_VECTOR_87_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_87_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_87_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_88 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_88       0x0F60
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_88   0x02054F60UL

#define PMB_EFS_OF_SOURCE0_VECTOR_88_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_88_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_88_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_89 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_89       0x0F64
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_89   0x02054F64UL

#define PMB_EFS_OF_SOURCE0_VECTOR_89_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_89_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_89_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_90 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_90       0x0F68
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_90   0x02054F68UL

#define PMB_EFS_OF_SOURCE0_VECTOR_90_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_90_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_90_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_91 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_91       0x0F6C
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_91   0x02054F6CUL

#define PMB_EFS_OF_SOURCE0_VECTOR_91_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_91_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_91_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_92 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_92       0x0F70
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_92   0x02054F70UL

#define PMB_EFS_OF_SOURCE0_VECTOR_92_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_92_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_92_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_93 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_93       0x0F74
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_93   0x02054F74UL

#define PMB_EFS_OF_SOURCE0_VECTOR_93_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_93_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_93_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_94 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_94       0x0F78
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_94   0x02054F78UL

#define PMB_EFS_OF_SOURCE0_VECTOR_94_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_94_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_94_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_95 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_95       0x0F7C
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_95   0x02054F7CUL

#define PMB_EFS_OF_SOURCE0_VECTOR_95_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_95_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_95_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_96 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_96       0x0F80
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_96   0x02054F80UL

#define PMB_EFS_OF_SOURCE0_VECTOR_96_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_96_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_96_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_97 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_97       0x0F84
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_97   0x02054F84UL

#define PMB_EFS_OF_SOURCE0_VECTOR_97_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_97_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_97_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_98 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_98       0x0F88
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_98   0x02054F88UL

#define PMB_EFS_OF_SOURCE0_VECTOR_98_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_98_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_98_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_99 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_99       0x0F8C
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_99   0x02054F8CUL

#define PMB_EFS_OF_SOURCE0_VECTOR_99_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_99_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_99_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_100 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_100       0x0F90
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_100   0x02054F90UL

#define PMB_EFS_OF_SOURCE0_VECTOR_100_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_100_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_100_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_101 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_101       0x0F94
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_101   0x02054F94UL

#define PMB_EFS_OF_SOURCE0_VECTOR_101_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_101_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_101_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_102 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_102       0x0F98
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_102   0x02054F98UL

#define PMB_EFS_OF_SOURCE0_VECTOR_102_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_102_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_102_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_103 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_103       0x0F9C
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_103   0x02054F9CUL

#define PMB_EFS_OF_SOURCE0_VECTOR_103_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_103_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_103_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_104 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_104       0x0FA0
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_104   0x02054FA0UL

#define PMB_EFS_OF_SOURCE0_VECTOR_104_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_104_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_104_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_105 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_105       0x0FA4
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_105   0x02054FA4UL

#define PMB_EFS_OF_SOURCE0_VECTOR_105_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_105_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_105_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_106 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_106       0x0FA8
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_106   0x02054FA8UL

#define PMB_EFS_OF_SOURCE0_VECTOR_106_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_106_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_106_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_107 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_107       0x0FAC
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_107   0x02054FACUL

#define PMB_EFS_OF_SOURCE0_VECTOR_107_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_107_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_107_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_108 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_108       0x0FB0
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_108   0x02054FB0UL

#define PMB_EFS_OF_SOURCE0_VECTOR_108_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_108_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_108_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_109 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_109       0x0FB4
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_109   0x02054FB4UL

#define PMB_EFS_OF_SOURCE0_VECTOR_109_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_109_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_109_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_110 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_110       0x0FB8
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_110   0x02054FB8UL

#define PMB_EFS_OF_SOURCE0_VECTOR_110_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_110_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_110_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_111 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_111       0x0FBC
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_111   0x02054FBCUL

#define PMB_EFS_OF_SOURCE0_VECTOR_111_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_111_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_111_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_112 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_112       0x0FC0
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_112   0x02054FC0UL

#define PMB_EFS_OF_SOURCE0_VECTOR_112_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_112_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_112_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_113 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_113       0x0FC4
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_113   0x02054FC4UL

#define PMB_EFS_OF_SOURCE0_VECTOR_113_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_113_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_113_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_114 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_114       0x0FC8
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_114   0x02054FC8UL

#define PMB_EFS_OF_SOURCE0_VECTOR_114_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_114_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_114_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_115 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_115       0x0FCC
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_115   0x02054FCCUL

#define PMB_EFS_OF_SOURCE0_VECTOR_115_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_115_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_115_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_116 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_116       0x0FD0
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_116   0x02054FD0UL

#define PMB_EFS_OF_SOURCE0_VECTOR_116_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_116_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_116_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_117 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_117       0x0FD4
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_117   0x02054FD4UL

#define PMB_EFS_OF_SOURCE0_VECTOR_117_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_117_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_117_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_118 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_118       0x0FD8
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_118   0x02054FD8UL

#define PMB_EFS_OF_SOURCE0_VECTOR_118_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_118_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_118_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_119 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_119       0x0FDC
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_119   0x02054FDCUL

#define PMB_EFS_OF_SOURCE0_VECTOR_119_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_119_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_119_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_120 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_120       0x0FE0
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_120   0x02054FE0UL

#define PMB_EFS_OF_SOURCE0_VECTOR_120_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_120_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_120_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_121 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_121       0x0FE4
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_121   0x02054FE4UL

#define PMB_EFS_OF_SOURCE0_VECTOR_121_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_121_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_121_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_122 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_122       0x0FE8
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_122   0x02054FE8UL

#define PMB_EFS_OF_SOURCE0_VECTOR_122_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_122_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_122_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_123 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_123       0x0FEC
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_123   0x02054FECUL

#define PMB_EFS_OF_SOURCE0_VECTOR_123_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_123_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_123_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_124 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_124       0x0FF0
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_124   0x02054FF0UL

#define PMB_EFS_OF_SOURCE0_VECTOR_124_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_124_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_124_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_125 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_125       0x0FF4
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_125   0x02054FF4UL

#define PMB_EFS_OF_SOURCE0_VECTOR_125_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_125_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_125_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_126 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_126       0x0FF8
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_126   0x02054FF8UL

#define PMB_EFS_OF_SOURCE0_VECTOR_126_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_126_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_126_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE0_VECTOR_127 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE0_VECTOR_127       0x0FFC
#define ABS_PMB_EFS_OFX_SOURCE0_VECTOR_127   0x02054FFCUL

#define PMB_EFS_OF_SOURCE0_VECTOR_127_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE0_VECTOR_127_SHIFT  0
#define PMB_EFS_OF_SOURCE0_VECTOR_127_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_0 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_0       0x1000
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_0   0x02055000UL

#define PMB_EFS_OF_SOURCE1_VECTOR_0_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_0_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_0_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_1 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_1       0x1004
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_1   0x02055004UL

#define PMB_EFS_OF_SOURCE1_VECTOR_1_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_1_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_1_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_2 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_2       0x1008
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_2   0x02055008UL

#define PMB_EFS_OF_SOURCE1_VECTOR_2_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_2_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_2_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_3 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_3       0x100C
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_3   0x0205500CUL

#define PMB_EFS_OF_SOURCE1_VECTOR_3_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_3_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_3_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_4 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_4       0x1010
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_4   0x02055010UL

#define PMB_EFS_OF_SOURCE1_VECTOR_4_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_4_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_4_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_5 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_5       0x1014
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_5   0x02055014UL

#define PMB_EFS_OF_SOURCE1_VECTOR_5_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_5_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_5_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_6 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_6       0x1018
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_6   0x02055018UL

#define PMB_EFS_OF_SOURCE1_VECTOR_6_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_6_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_6_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_7 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_7       0x101C
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_7   0x0205501CUL

#define PMB_EFS_OF_SOURCE1_VECTOR_7_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_7_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_7_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_8 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_8       0x1020
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_8   0x02055020UL

#define PMB_EFS_OF_SOURCE1_VECTOR_8_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_8_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_8_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_9 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_9       0x1024
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_9   0x02055024UL

#define PMB_EFS_OF_SOURCE1_VECTOR_9_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_9_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_9_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_10 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_10       0x1028
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_10   0x02055028UL

#define PMB_EFS_OF_SOURCE1_VECTOR_10_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_10_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_10_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_11 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_11       0x102C
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_11   0x0205502CUL

#define PMB_EFS_OF_SOURCE1_VECTOR_11_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_11_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_11_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_12 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_12       0x1030
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_12   0x02055030UL

#define PMB_EFS_OF_SOURCE1_VECTOR_12_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_12_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_12_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_13 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_13       0x1034
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_13   0x02055034UL

#define PMB_EFS_OF_SOURCE1_VECTOR_13_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_13_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_13_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_14 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_14       0x1038
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_14   0x02055038UL

#define PMB_EFS_OF_SOURCE1_VECTOR_14_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_14_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_14_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_15 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_15       0x103C
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_15   0x0205503CUL

#define PMB_EFS_OF_SOURCE1_VECTOR_15_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_15_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_15_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_16 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_16       0x1040
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_16   0x02055040UL

#define PMB_EFS_OF_SOURCE1_VECTOR_16_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_16_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_16_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_17 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_17       0x1044
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_17   0x02055044UL

#define PMB_EFS_OF_SOURCE1_VECTOR_17_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_17_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_17_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_18 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_18       0x1048
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_18   0x02055048UL

#define PMB_EFS_OF_SOURCE1_VECTOR_18_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_18_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_18_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_19 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_19       0x104C
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_19   0x0205504CUL

#define PMB_EFS_OF_SOURCE1_VECTOR_19_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_19_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_19_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_20 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_20       0x1050
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_20   0x02055050UL

#define PMB_EFS_OF_SOURCE1_VECTOR_20_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_20_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_20_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_21 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_21       0x1054
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_21   0x02055054UL

#define PMB_EFS_OF_SOURCE1_VECTOR_21_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_21_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_21_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_22 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_22       0x1058
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_22   0x02055058UL

#define PMB_EFS_OF_SOURCE1_VECTOR_22_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_22_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_22_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_23 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_23       0x105C
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_23   0x0205505CUL

#define PMB_EFS_OF_SOURCE1_VECTOR_23_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_23_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_23_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_24 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_24       0x1060
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_24   0x02055060UL

#define PMB_EFS_OF_SOURCE1_VECTOR_24_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_24_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_24_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_25 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_25       0x1064
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_25   0x02055064UL

#define PMB_EFS_OF_SOURCE1_VECTOR_25_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_25_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_25_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_26 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_26       0x1068
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_26   0x02055068UL

#define PMB_EFS_OF_SOURCE1_VECTOR_26_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_26_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_26_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_27 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_27       0x106C
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_27   0x0205506CUL

#define PMB_EFS_OF_SOURCE1_VECTOR_27_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_27_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_27_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_28 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_28       0x1070
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_28   0x02055070UL

#define PMB_EFS_OF_SOURCE1_VECTOR_28_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_28_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_28_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_29 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_29       0x1074
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_29   0x02055074UL

#define PMB_EFS_OF_SOURCE1_VECTOR_29_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_29_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_29_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_30 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_30       0x1078
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_30   0x02055078UL

#define PMB_EFS_OF_SOURCE1_VECTOR_30_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_30_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_30_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_31 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_31       0x107C
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_31   0x0205507CUL

#define PMB_EFS_OF_SOURCE1_VECTOR_31_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_31_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_31_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_32 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_32       0x1080
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_32   0x02055080UL

#define PMB_EFS_OF_SOURCE1_VECTOR_32_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_32_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_32_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_33 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_33       0x1084
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_33   0x02055084UL

#define PMB_EFS_OF_SOURCE1_VECTOR_33_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_33_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_33_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_34 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_34       0x1088
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_34   0x02055088UL

#define PMB_EFS_OF_SOURCE1_VECTOR_34_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_34_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_34_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_35 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_35       0x108C
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_35   0x0205508CUL

#define PMB_EFS_OF_SOURCE1_VECTOR_35_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_35_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_35_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_36 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_36       0x1090
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_36   0x02055090UL

#define PMB_EFS_OF_SOURCE1_VECTOR_36_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_36_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_36_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_37 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_37       0x1094
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_37   0x02055094UL

#define PMB_EFS_OF_SOURCE1_VECTOR_37_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_37_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_37_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_38 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_38       0x1098
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_38   0x02055098UL

#define PMB_EFS_OF_SOURCE1_VECTOR_38_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_38_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_38_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_39 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_39       0x109C
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_39   0x0205509CUL

#define PMB_EFS_OF_SOURCE1_VECTOR_39_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_39_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_39_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_40 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_40       0x10A0
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_40   0x020550A0UL

#define PMB_EFS_OF_SOURCE1_VECTOR_40_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_40_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_40_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_41 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_41       0x10A4
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_41   0x020550A4UL

#define PMB_EFS_OF_SOURCE1_VECTOR_41_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_41_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_41_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_42 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_42       0x10A8
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_42   0x020550A8UL

#define PMB_EFS_OF_SOURCE1_VECTOR_42_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_42_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_42_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_43 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_43       0x10AC
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_43   0x020550ACUL

#define PMB_EFS_OF_SOURCE1_VECTOR_43_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_43_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_43_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_44 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_44       0x10B0
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_44   0x020550B0UL

#define PMB_EFS_OF_SOURCE1_VECTOR_44_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_44_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_44_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_45 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_45       0x10B4
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_45   0x020550B4UL

#define PMB_EFS_OF_SOURCE1_VECTOR_45_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_45_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_45_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_46 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_46       0x10B8
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_46   0x020550B8UL

#define PMB_EFS_OF_SOURCE1_VECTOR_46_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_46_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_46_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_47 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_47       0x10BC
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_47   0x020550BCUL

#define PMB_EFS_OF_SOURCE1_VECTOR_47_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_47_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_47_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_48 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_48       0x10C0
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_48   0x020550C0UL

#define PMB_EFS_OF_SOURCE1_VECTOR_48_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_48_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_48_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_49 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_49       0x10C4
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_49   0x020550C4UL

#define PMB_EFS_OF_SOURCE1_VECTOR_49_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_49_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_49_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_50 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_50       0x10C8
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_50   0x020550C8UL

#define PMB_EFS_OF_SOURCE1_VECTOR_50_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_50_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_50_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_51 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_51       0x10CC
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_51   0x020550CCUL

#define PMB_EFS_OF_SOURCE1_VECTOR_51_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_51_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_51_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_52 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_52       0x10D0
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_52   0x020550D0UL

#define PMB_EFS_OF_SOURCE1_VECTOR_52_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_52_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_52_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_53 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_53       0x10D4
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_53   0x020550D4UL

#define PMB_EFS_OF_SOURCE1_VECTOR_53_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_53_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_53_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_54 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_54       0x10D8
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_54   0x020550D8UL

#define PMB_EFS_OF_SOURCE1_VECTOR_54_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_54_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_54_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_55 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_55       0x10DC
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_55   0x020550DCUL

#define PMB_EFS_OF_SOURCE1_VECTOR_55_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_55_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_55_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_56 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_56       0x10E0
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_56   0x020550E0UL

#define PMB_EFS_OF_SOURCE1_VECTOR_56_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_56_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_56_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_57 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_57       0x10E4
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_57   0x020550E4UL

#define PMB_EFS_OF_SOURCE1_VECTOR_57_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_57_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_57_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_58 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_58       0x10E8
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_58   0x020550E8UL

#define PMB_EFS_OF_SOURCE1_VECTOR_58_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_58_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_58_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_59 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_59       0x10EC
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_59   0x020550ECUL

#define PMB_EFS_OF_SOURCE1_VECTOR_59_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_59_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_59_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_60 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_60       0x10F0
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_60   0x020550F0UL

#define PMB_EFS_OF_SOURCE1_VECTOR_60_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_60_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_60_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_61 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_61       0x10F4
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_61   0x020550F4UL

#define PMB_EFS_OF_SOURCE1_VECTOR_61_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_61_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_61_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_62 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_62       0x10F8
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_62   0x020550F8UL

#define PMB_EFS_OF_SOURCE1_VECTOR_62_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_62_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_62_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_63 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_63       0x10FC
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_63   0x020550FCUL

#define PMB_EFS_OF_SOURCE1_VECTOR_63_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_63_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_63_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_64 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_64       0x1100
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_64   0x02055100UL

#define PMB_EFS_OF_SOURCE1_VECTOR_64_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_64_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_64_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_65 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_65       0x1104
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_65   0x02055104UL

#define PMB_EFS_OF_SOURCE1_VECTOR_65_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_65_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_65_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_66 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_66       0x1108
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_66   0x02055108UL

#define PMB_EFS_OF_SOURCE1_VECTOR_66_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_66_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_66_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_67 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_67       0x110C
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_67   0x0205510CUL

#define PMB_EFS_OF_SOURCE1_VECTOR_67_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_67_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_67_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_68 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_68       0x1110
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_68   0x02055110UL

#define PMB_EFS_OF_SOURCE1_VECTOR_68_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_68_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_68_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_69 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_69       0x1114
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_69   0x02055114UL

#define PMB_EFS_OF_SOURCE1_VECTOR_69_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_69_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_69_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_70 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_70       0x1118
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_70   0x02055118UL

#define PMB_EFS_OF_SOURCE1_VECTOR_70_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_70_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_70_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_71 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_71       0x111C
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_71   0x0205511CUL

#define PMB_EFS_OF_SOURCE1_VECTOR_71_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_71_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_71_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_72 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_72       0x1120
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_72   0x02055120UL

#define PMB_EFS_OF_SOURCE1_VECTOR_72_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_72_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_72_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_73 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_73       0x1124
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_73   0x02055124UL

#define PMB_EFS_OF_SOURCE1_VECTOR_73_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_73_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_73_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_74 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_74       0x1128
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_74   0x02055128UL

#define PMB_EFS_OF_SOURCE1_VECTOR_74_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_74_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_74_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_75 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_75       0x112C
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_75   0x0205512CUL

#define PMB_EFS_OF_SOURCE1_VECTOR_75_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_75_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_75_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_76 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_76       0x1130
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_76   0x02055130UL

#define PMB_EFS_OF_SOURCE1_VECTOR_76_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_76_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_76_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_77 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_77       0x1134
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_77   0x02055134UL

#define PMB_EFS_OF_SOURCE1_VECTOR_77_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_77_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_77_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_78 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_78       0x1138
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_78   0x02055138UL

#define PMB_EFS_OF_SOURCE1_VECTOR_78_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_78_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_78_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_79 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_79       0x113C
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_79   0x0205513CUL

#define PMB_EFS_OF_SOURCE1_VECTOR_79_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_79_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_79_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_80 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_80       0x1140
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_80   0x02055140UL

#define PMB_EFS_OF_SOURCE1_VECTOR_80_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_80_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_80_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_81 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_81       0x1144
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_81   0x02055144UL

#define PMB_EFS_OF_SOURCE1_VECTOR_81_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_81_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_81_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_82 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_82       0x1148
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_82   0x02055148UL

#define PMB_EFS_OF_SOURCE1_VECTOR_82_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_82_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_82_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_83 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_83       0x114C
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_83   0x0205514CUL

#define PMB_EFS_OF_SOURCE1_VECTOR_83_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_83_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_83_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_84 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_84       0x1150
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_84   0x02055150UL

#define PMB_EFS_OF_SOURCE1_VECTOR_84_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_84_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_84_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_85 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_85       0x1154
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_85   0x02055154UL

#define PMB_EFS_OF_SOURCE1_VECTOR_85_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_85_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_85_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_86 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_86       0x1158
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_86   0x02055158UL

#define PMB_EFS_OF_SOURCE1_VECTOR_86_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_86_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_86_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_87 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_87       0x115C
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_87   0x0205515CUL

#define PMB_EFS_OF_SOURCE1_VECTOR_87_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_87_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_87_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_88 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_88       0x1160
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_88   0x02055160UL

#define PMB_EFS_OF_SOURCE1_VECTOR_88_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_88_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_88_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_89 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_89       0x1164
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_89   0x02055164UL

#define PMB_EFS_OF_SOURCE1_VECTOR_89_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_89_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_89_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_90 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_90       0x1168
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_90   0x02055168UL

#define PMB_EFS_OF_SOURCE1_VECTOR_90_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_90_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_90_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_91 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_91       0x116C
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_91   0x0205516CUL

#define PMB_EFS_OF_SOURCE1_VECTOR_91_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_91_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_91_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_92 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_92       0x1170
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_92   0x02055170UL

#define PMB_EFS_OF_SOURCE1_VECTOR_92_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_92_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_92_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_93 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_93       0x1174
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_93   0x02055174UL

#define PMB_EFS_OF_SOURCE1_VECTOR_93_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_93_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_93_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_94 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_94       0x1178
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_94   0x02055178UL

#define PMB_EFS_OF_SOURCE1_VECTOR_94_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_94_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_94_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_95 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_95       0x117C
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_95   0x0205517CUL

#define PMB_EFS_OF_SOURCE1_VECTOR_95_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_95_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_95_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_96 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_96       0x1180
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_96   0x02055180UL

#define PMB_EFS_OF_SOURCE1_VECTOR_96_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_96_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_96_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_97 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_97       0x1184
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_97   0x02055184UL

#define PMB_EFS_OF_SOURCE1_VECTOR_97_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_97_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_97_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_98 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_98       0x1188
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_98   0x02055188UL

#define PMB_EFS_OF_SOURCE1_VECTOR_98_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_98_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_98_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_99 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_99       0x118C
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_99   0x0205518CUL

#define PMB_EFS_OF_SOURCE1_VECTOR_99_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_99_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_99_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_100 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_100       0x1190
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_100   0x02055190UL

#define PMB_EFS_OF_SOURCE1_VECTOR_100_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_100_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_100_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_101 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_101       0x1194
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_101   0x02055194UL

#define PMB_EFS_OF_SOURCE1_VECTOR_101_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_101_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_101_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_102 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_102       0x1198
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_102   0x02055198UL

#define PMB_EFS_OF_SOURCE1_VECTOR_102_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_102_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_102_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_103 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_103       0x119C
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_103   0x0205519CUL

#define PMB_EFS_OF_SOURCE1_VECTOR_103_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_103_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_103_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_104 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_104       0x11A0
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_104   0x020551A0UL

#define PMB_EFS_OF_SOURCE1_VECTOR_104_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_104_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_104_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_105 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_105       0x11A4
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_105   0x020551A4UL

#define PMB_EFS_OF_SOURCE1_VECTOR_105_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_105_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_105_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_106 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_106       0x11A8
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_106   0x020551A8UL

#define PMB_EFS_OF_SOURCE1_VECTOR_106_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_106_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_106_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_107 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_107       0x11AC
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_107   0x020551ACUL

#define PMB_EFS_OF_SOURCE1_VECTOR_107_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_107_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_107_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_108 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_108       0x11B0
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_108   0x020551B0UL

#define PMB_EFS_OF_SOURCE1_VECTOR_108_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_108_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_108_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_109 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_109       0x11B4
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_109   0x020551B4UL

#define PMB_EFS_OF_SOURCE1_VECTOR_109_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_109_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_109_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_110 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_110       0x11B8
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_110   0x020551B8UL

#define PMB_EFS_OF_SOURCE1_VECTOR_110_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_110_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_110_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_111 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_111       0x11BC
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_111   0x020551BCUL

#define PMB_EFS_OF_SOURCE1_VECTOR_111_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_111_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_111_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_112 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_112       0x11C0
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_112   0x020551C0UL

#define PMB_EFS_OF_SOURCE1_VECTOR_112_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_112_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_112_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_113 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_113       0x11C4
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_113   0x020551C4UL

#define PMB_EFS_OF_SOURCE1_VECTOR_113_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_113_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_113_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_114 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_114       0x11C8
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_114   0x020551C8UL

#define PMB_EFS_OF_SOURCE1_VECTOR_114_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_114_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_114_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_115 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_115       0x11CC
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_115   0x020551CCUL

#define PMB_EFS_OF_SOURCE1_VECTOR_115_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_115_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_115_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_116 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_116       0x11D0
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_116   0x020551D0UL

#define PMB_EFS_OF_SOURCE1_VECTOR_116_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_116_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_116_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_117 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_117       0x11D4
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_117   0x020551D4UL

#define PMB_EFS_OF_SOURCE1_VECTOR_117_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_117_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_117_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_118 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_118       0x11D8
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_118   0x020551D8UL

#define PMB_EFS_OF_SOURCE1_VECTOR_118_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_118_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_118_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_119 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_119       0x11DC
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_119   0x020551DCUL

#define PMB_EFS_OF_SOURCE1_VECTOR_119_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_119_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_119_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_120 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_120       0x11E0
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_120   0x020551E0UL

#define PMB_EFS_OF_SOURCE1_VECTOR_120_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_120_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_120_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_121 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_121       0x11E4
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_121   0x020551E4UL

#define PMB_EFS_OF_SOURCE1_VECTOR_121_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_121_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_121_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_122 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_122       0x11E8
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_122   0x020551E8UL

#define PMB_EFS_OF_SOURCE1_VECTOR_122_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_122_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_122_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_123 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_123       0x11EC
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_123   0x020551ECUL

#define PMB_EFS_OF_SOURCE1_VECTOR_123_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_123_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_123_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_124 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_124       0x11F0
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_124   0x020551F0UL

#define PMB_EFS_OF_SOURCE1_VECTOR_124_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_124_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_124_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_125 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_125       0x11F4
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_125   0x020551F4UL

#define PMB_EFS_OF_SOURCE1_VECTOR_125_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_125_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_125_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_126 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_126       0x11F8
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_126   0x020551F8UL

#define PMB_EFS_OF_SOURCE1_VECTOR_126_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_126_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_126_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE1_VECTOR_127 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE1_VECTOR_127       0x11FC
#define ABS_PMB_EFS_OFX_SOURCE1_VECTOR_127   0x020551FCUL

#define PMB_EFS_OF_SOURCE1_VECTOR_127_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE1_VECTOR_127_SHIFT  0
#define PMB_EFS_OF_SOURCE1_VECTOR_127_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_0 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_0       0x1200
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_0   0x02055200UL

#define PMB_EFS_OF_SOURCE2_VECTOR_0_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_0_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_0_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_1 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_1       0x1204
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_1   0x02055204UL

#define PMB_EFS_OF_SOURCE2_VECTOR_1_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_1_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_1_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_2 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_2       0x1208
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_2   0x02055208UL

#define PMB_EFS_OF_SOURCE2_VECTOR_2_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_2_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_2_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_3 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_3       0x120C
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_3   0x0205520CUL

#define PMB_EFS_OF_SOURCE2_VECTOR_3_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_3_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_3_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_4 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_4       0x1210
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_4   0x02055210UL

#define PMB_EFS_OF_SOURCE2_VECTOR_4_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_4_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_4_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_5 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_5       0x1214
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_5   0x02055214UL

#define PMB_EFS_OF_SOURCE2_VECTOR_5_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_5_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_5_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_6 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_6       0x1218
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_6   0x02055218UL

#define PMB_EFS_OF_SOURCE2_VECTOR_6_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_6_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_6_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_7 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_7       0x121C
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_7   0x0205521CUL

#define PMB_EFS_OF_SOURCE2_VECTOR_7_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_7_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_7_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_8 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_8       0x1220
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_8   0x02055220UL

#define PMB_EFS_OF_SOURCE2_VECTOR_8_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_8_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_8_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_9 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_9       0x1224
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_9   0x02055224UL

#define PMB_EFS_OF_SOURCE2_VECTOR_9_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_9_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_9_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_10 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_10       0x1228
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_10   0x02055228UL

#define PMB_EFS_OF_SOURCE2_VECTOR_10_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_10_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_10_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_11 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_11       0x122C
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_11   0x0205522CUL

#define PMB_EFS_OF_SOURCE2_VECTOR_11_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_11_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_11_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_12 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_12       0x1230
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_12   0x02055230UL

#define PMB_EFS_OF_SOURCE2_VECTOR_12_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_12_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_12_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_13 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_13       0x1234
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_13   0x02055234UL

#define PMB_EFS_OF_SOURCE2_VECTOR_13_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_13_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_13_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_14 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_14       0x1238
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_14   0x02055238UL

#define PMB_EFS_OF_SOURCE2_VECTOR_14_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_14_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_14_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_15 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_15       0x123C
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_15   0x0205523CUL

#define PMB_EFS_OF_SOURCE2_VECTOR_15_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_15_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_15_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_16 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_16       0x1240
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_16   0x02055240UL

#define PMB_EFS_OF_SOURCE2_VECTOR_16_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_16_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_16_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_17 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_17       0x1244
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_17   0x02055244UL

#define PMB_EFS_OF_SOURCE2_VECTOR_17_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_17_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_17_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_18 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_18       0x1248
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_18   0x02055248UL

#define PMB_EFS_OF_SOURCE2_VECTOR_18_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_18_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_18_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_19 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_19       0x124C
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_19   0x0205524CUL

#define PMB_EFS_OF_SOURCE2_VECTOR_19_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_19_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_19_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_20 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_20       0x1250
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_20   0x02055250UL

#define PMB_EFS_OF_SOURCE2_VECTOR_20_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_20_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_20_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_21 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_21       0x1254
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_21   0x02055254UL

#define PMB_EFS_OF_SOURCE2_VECTOR_21_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_21_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_21_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_22 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_22       0x1258
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_22   0x02055258UL

#define PMB_EFS_OF_SOURCE2_VECTOR_22_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_22_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_22_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_23 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_23       0x125C
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_23   0x0205525CUL

#define PMB_EFS_OF_SOURCE2_VECTOR_23_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_23_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_23_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_24 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_24       0x1260
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_24   0x02055260UL

#define PMB_EFS_OF_SOURCE2_VECTOR_24_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_24_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_24_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_25 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_25       0x1264
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_25   0x02055264UL

#define PMB_EFS_OF_SOURCE2_VECTOR_25_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_25_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_25_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_26 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_26       0x1268
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_26   0x02055268UL

#define PMB_EFS_OF_SOURCE2_VECTOR_26_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_26_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_26_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_27 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_27       0x126C
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_27   0x0205526CUL

#define PMB_EFS_OF_SOURCE2_VECTOR_27_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_27_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_27_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_28 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_28       0x1270
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_28   0x02055270UL

#define PMB_EFS_OF_SOURCE2_VECTOR_28_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_28_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_28_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_29 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_29       0x1274
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_29   0x02055274UL

#define PMB_EFS_OF_SOURCE2_VECTOR_29_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_29_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_29_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_30 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_30       0x1278
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_30   0x02055278UL

#define PMB_EFS_OF_SOURCE2_VECTOR_30_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_30_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_30_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_31 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_31       0x127C
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_31   0x0205527CUL

#define PMB_EFS_OF_SOURCE2_VECTOR_31_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_31_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_31_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_32 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_32       0x1280
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_32   0x02055280UL

#define PMB_EFS_OF_SOURCE2_VECTOR_32_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_32_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_32_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_33 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_33       0x1284
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_33   0x02055284UL

#define PMB_EFS_OF_SOURCE2_VECTOR_33_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_33_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_33_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_34 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_34       0x1288
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_34   0x02055288UL

#define PMB_EFS_OF_SOURCE2_VECTOR_34_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_34_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_34_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_35 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_35       0x128C
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_35   0x0205528CUL

#define PMB_EFS_OF_SOURCE2_VECTOR_35_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_35_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_35_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_36 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_36       0x1290
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_36   0x02055290UL

#define PMB_EFS_OF_SOURCE2_VECTOR_36_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_36_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_36_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_37 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_37       0x1294
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_37   0x02055294UL

#define PMB_EFS_OF_SOURCE2_VECTOR_37_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_37_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_37_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_38 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_38       0x1298
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_38   0x02055298UL

#define PMB_EFS_OF_SOURCE2_VECTOR_38_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_38_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_38_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_39 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_39       0x129C
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_39   0x0205529CUL

#define PMB_EFS_OF_SOURCE2_VECTOR_39_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_39_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_39_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_40 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_40       0x12A0
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_40   0x020552A0UL

#define PMB_EFS_OF_SOURCE2_VECTOR_40_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_40_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_40_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_41 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_41       0x12A4
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_41   0x020552A4UL

#define PMB_EFS_OF_SOURCE2_VECTOR_41_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_41_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_41_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_42 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_42       0x12A8
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_42   0x020552A8UL

#define PMB_EFS_OF_SOURCE2_VECTOR_42_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_42_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_42_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_43 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_43       0x12AC
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_43   0x020552ACUL

#define PMB_EFS_OF_SOURCE2_VECTOR_43_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_43_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_43_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_44 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_44       0x12B0
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_44   0x020552B0UL

#define PMB_EFS_OF_SOURCE2_VECTOR_44_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_44_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_44_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_45 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_45       0x12B4
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_45   0x020552B4UL

#define PMB_EFS_OF_SOURCE2_VECTOR_45_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_45_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_45_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_46 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_46       0x12B8
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_46   0x020552B8UL

#define PMB_EFS_OF_SOURCE2_VECTOR_46_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_46_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_46_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_47 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_47       0x12BC
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_47   0x020552BCUL

#define PMB_EFS_OF_SOURCE2_VECTOR_47_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_47_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_47_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_48 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_48       0x12C0
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_48   0x020552C0UL

#define PMB_EFS_OF_SOURCE2_VECTOR_48_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_48_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_48_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_49 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_49       0x12C4
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_49   0x020552C4UL

#define PMB_EFS_OF_SOURCE2_VECTOR_49_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_49_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_49_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_50 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_50       0x12C8
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_50   0x020552C8UL

#define PMB_EFS_OF_SOURCE2_VECTOR_50_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_50_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_50_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_51 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_51       0x12CC
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_51   0x020552CCUL

#define PMB_EFS_OF_SOURCE2_VECTOR_51_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_51_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_51_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_52 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_52       0x12D0
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_52   0x020552D0UL

#define PMB_EFS_OF_SOURCE2_VECTOR_52_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_52_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_52_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_53 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_53       0x12D4
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_53   0x020552D4UL

#define PMB_EFS_OF_SOURCE2_VECTOR_53_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_53_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_53_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_54 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_54       0x12D8
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_54   0x020552D8UL

#define PMB_EFS_OF_SOURCE2_VECTOR_54_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_54_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_54_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_55 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_55       0x12DC
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_55   0x020552DCUL

#define PMB_EFS_OF_SOURCE2_VECTOR_55_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_55_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_55_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_56 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_56       0x12E0
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_56   0x020552E0UL

#define PMB_EFS_OF_SOURCE2_VECTOR_56_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_56_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_56_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_57 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_57       0x12E4
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_57   0x020552E4UL

#define PMB_EFS_OF_SOURCE2_VECTOR_57_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_57_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_57_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_58 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_58       0x12E8
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_58   0x020552E8UL

#define PMB_EFS_OF_SOURCE2_VECTOR_58_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_58_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_58_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_59 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_59       0x12EC
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_59   0x020552ECUL

#define PMB_EFS_OF_SOURCE2_VECTOR_59_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_59_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_59_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_60 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_60       0x12F0
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_60   0x020552F0UL

#define PMB_EFS_OF_SOURCE2_VECTOR_60_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_60_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_60_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_61 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_61       0x12F4
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_61   0x020552F4UL

#define PMB_EFS_OF_SOURCE2_VECTOR_61_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_61_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_61_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_62 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_62       0x12F8
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_62   0x020552F8UL

#define PMB_EFS_OF_SOURCE2_VECTOR_62_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_62_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_62_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_63 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_63       0x12FC
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_63   0x020552FCUL

#define PMB_EFS_OF_SOURCE2_VECTOR_63_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_63_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_63_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_64 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_64       0x1300
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_64   0x02055300UL

#define PMB_EFS_OF_SOURCE2_VECTOR_64_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_64_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_64_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_65 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_65       0x1304
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_65   0x02055304UL

#define PMB_EFS_OF_SOURCE2_VECTOR_65_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_65_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_65_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_66 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_66       0x1308
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_66   0x02055308UL

#define PMB_EFS_OF_SOURCE2_VECTOR_66_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_66_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_66_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_67 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_67       0x130C
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_67   0x0205530CUL

#define PMB_EFS_OF_SOURCE2_VECTOR_67_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_67_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_67_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_68 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_68       0x1310
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_68   0x02055310UL

#define PMB_EFS_OF_SOURCE2_VECTOR_68_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_68_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_68_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_69 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_69       0x1314
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_69   0x02055314UL

#define PMB_EFS_OF_SOURCE2_VECTOR_69_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_69_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_69_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_70 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_70       0x1318
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_70   0x02055318UL

#define PMB_EFS_OF_SOURCE2_VECTOR_70_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_70_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_70_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_71 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_71       0x131C
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_71   0x0205531CUL

#define PMB_EFS_OF_SOURCE2_VECTOR_71_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_71_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_71_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_72 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_72       0x1320
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_72   0x02055320UL

#define PMB_EFS_OF_SOURCE2_VECTOR_72_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_72_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_72_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_73 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_73       0x1324
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_73   0x02055324UL

#define PMB_EFS_OF_SOURCE2_VECTOR_73_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_73_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_73_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_74 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_74       0x1328
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_74   0x02055328UL

#define PMB_EFS_OF_SOURCE2_VECTOR_74_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_74_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_74_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_75 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_75       0x132C
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_75   0x0205532CUL

#define PMB_EFS_OF_SOURCE2_VECTOR_75_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_75_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_75_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_76 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_76       0x1330
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_76   0x02055330UL

#define PMB_EFS_OF_SOURCE2_VECTOR_76_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_76_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_76_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_77 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_77       0x1334
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_77   0x02055334UL

#define PMB_EFS_OF_SOURCE2_VECTOR_77_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_77_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_77_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_78 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_78       0x1338
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_78   0x02055338UL

#define PMB_EFS_OF_SOURCE2_VECTOR_78_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_78_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_78_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_79 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_79       0x133C
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_79   0x0205533CUL

#define PMB_EFS_OF_SOURCE2_VECTOR_79_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_79_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_79_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_80 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_80       0x1340
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_80   0x02055340UL

#define PMB_EFS_OF_SOURCE2_VECTOR_80_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_80_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_80_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_81 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_81       0x1344
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_81   0x02055344UL

#define PMB_EFS_OF_SOURCE2_VECTOR_81_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_81_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_81_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_82 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_82       0x1348
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_82   0x02055348UL

#define PMB_EFS_OF_SOURCE2_VECTOR_82_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_82_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_82_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_83 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_83       0x134C
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_83   0x0205534CUL

#define PMB_EFS_OF_SOURCE2_VECTOR_83_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_83_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_83_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_84 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_84       0x1350
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_84   0x02055350UL

#define PMB_EFS_OF_SOURCE2_VECTOR_84_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_84_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_84_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_85 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_85       0x1354
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_85   0x02055354UL

#define PMB_EFS_OF_SOURCE2_VECTOR_85_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_85_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_85_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_86 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_86       0x1358
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_86   0x02055358UL

#define PMB_EFS_OF_SOURCE2_VECTOR_86_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_86_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_86_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_87 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_87       0x135C
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_87   0x0205535CUL

#define PMB_EFS_OF_SOURCE2_VECTOR_87_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_87_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_87_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_88 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_88       0x1360
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_88   0x02055360UL

#define PMB_EFS_OF_SOURCE2_VECTOR_88_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_88_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_88_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_89 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_89       0x1364
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_89   0x02055364UL

#define PMB_EFS_OF_SOURCE2_VECTOR_89_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_89_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_89_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_90 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_90       0x1368
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_90   0x02055368UL

#define PMB_EFS_OF_SOURCE2_VECTOR_90_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_90_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_90_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_91 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_91       0x136C
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_91   0x0205536CUL

#define PMB_EFS_OF_SOURCE2_VECTOR_91_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_91_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_91_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_92 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_92       0x1370
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_92   0x02055370UL

#define PMB_EFS_OF_SOURCE2_VECTOR_92_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_92_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_92_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_93 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_93       0x1374
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_93   0x02055374UL

#define PMB_EFS_OF_SOURCE2_VECTOR_93_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_93_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_93_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_94 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_94       0x1378
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_94   0x02055378UL

#define PMB_EFS_OF_SOURCE2_VECTOR_94_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_94_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_94_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_95 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_95       0x137C
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_95   0x0205537CUL

#define PMB_EFS_OF_SOURCE2_VECTOR_95_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_95_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_95_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_96 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_96       0x1380
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_96   0x02055380UL

#define PMB_EFS_OF_SOURCE2_VECTOR_96_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_96_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_96_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_97 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_97       0x1384
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_97   0x02055384UL

#define PMB_EFS_OF_SOURCE2_VECTOR_97_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_97_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_97_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_98 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_98       0x1388
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_98   0x02055388UL

#define PMB_EFS_OF_SOURCE2_VECTOR_98_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_98_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_98_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_99 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_99       0x138C
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_99   0x0205538CUL

#define PMB_EFS_OF_SOURCE2_VECTOR_99_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_99_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_99_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_100 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_100       0x1390
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_100   0x02055390UL

#define PMB_EFS_OF_SOURCE2_VECTOR_100_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_100_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_100_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_101 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_101       0x1394
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_101   0x02055394UL

#define PMB_EFS_OF_SOURCE2_VECTOR_101_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_101_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_101_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_102 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_102       0x1398
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_102   0x02055398UL

#define PMB_EFS_OF_SOURCE2_VECTOR_102_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_102_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_102_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_103 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_103       0x139C
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_103   0x0205539CUL

#define PMB_EFS_OF_SOURCE2_VECTOR_103_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_103_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_103_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_104 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_104       0x13A0
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_104   0x020553A0UL

#define PMB_EFS_OF_SOURCE2_VECTOR_104_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_104_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_104_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_105 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_105       0x13A4
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_105   0x020553A4UL

#define PMB_EFS_OF_SOURCE2_VECTOR_105_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_105_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_105_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_106 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_106       0x13A8
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_106   0x020553A8UL

#define PMB_EFS_OF_SOURCE2_VECTOR_106_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_106_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_106_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_107 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_107       0x13AC
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_107   0x020553ACUL

#define PMB_EFS_OF_SOURCE2_VECTOR_107_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_107_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_107_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_108 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_108       0x13B0
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_108   0x020553B0UL

#define PMB_EFS_OF_SOURCE2_VECTOR_108_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_108_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_108_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_109 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_109       0x13B4
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_109   0x020553B4UL

#define PMB_EFS_OF_SOURCE2_VECTOR_109_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_109_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_109_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_110 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_110       0x13B8
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_110   0x020553B8UL

#define PMB_EFS_OF_SOURCE2_VECTOR_110_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_110_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_110_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_111 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_111       0x13BC
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_111   0x020553BCUL

#define PMB_EFS_OF_SOURCE2_VECTOR_111_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_111_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_111_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_112 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_112       0x13C0
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_112   0x020553C0UL

#define PMB_EFS_OF_SOURCE2_VECTOR_112_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_112_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_112_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_113 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_113       0x13C4
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_113   0x020553C4UL

#define PMB_EFS_OF_SOURCE2_VECTOR_113_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_113_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_113_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_114 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_114       0x13C8
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_114   0x020553C8UL

#define PMB_EFS_OF_SOURCE2_VECTOR_114_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_114_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_114_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_115 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_115       0x13CC
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_115   0x020553CCUL

#define PMB_EFS_OF_SOURCE2_VECTOR_115_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_115_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_115_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_116 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_116       0x13D0
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_116   0x020553D0UL

#define PMB_EFS_OF_SOURCE2_VECTOR_116_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_116_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_116_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_117 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_117       0x13D4
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_117   0x020553D4UL

#define PMB_EFS_OF_SOURCE2_VECTOR_117_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_117_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_117_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_118 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_118       0x13D8
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_118   0x020553D8UL

#define PMB_EFS_OF_SOURCE2_VECTOR_118_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_118_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_118_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_119 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_119       0x13DC
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_119   0x020553DCUL

#define PMB_EFS_OF_SOURCE2_VECTOR_119_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_119_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_119_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_120 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_120       0x13E0
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_120   0x020553E0UL

#define PMB_EFS_OF_SOURCE2_VECTOR_120_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_120_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_120_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_121 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_121       0x13E4
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_121   0x020553E4UL

#define PMB_EFS_OF_SOURCE2_VECTOR_121_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_121_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_121_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_122 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_122       0x13E8
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_122   0x020553E8UL

#define PMB_EFS_OF_SOURCE2_VECTOR_122_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_122_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_122_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_123 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_123       0x13EC
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_123   0x020553ECUL

#define PMB_EFS_OF_SOURCE2_VECTOR_123_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_123_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_123_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_124 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_124       0x13F0
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_124   0x020553F0UL

#define PMB_EFS_OF_SOURCE2_VECTOR_124_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_124_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_124_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_125 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_125       0x13F4
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_125   0x020553F4UL

#define PMB_EFS_OF_SOURCE2_VECTOR_125_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_125_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_125_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_126 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_126       0x13F8
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_126   0x020553F8UL

#define PMB_EFS_OF_SOURCE2_VECTOR_126_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_126_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_126_SIGNED 0

/* Register UCC_EFS_OFX_SOURCE2_VECTOR_127 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_SOURCE2_VECTOR_127       0x13FC
#define ABS_PMB_EFS_OFX_SOURCE2_VECTOR_127   0x020553FCUL

#define PMB_EFS_OF_SOURCE2_VECTOR_127_MASK   0x000000FFUL
#define PMB_EFS_OF_SOURCE2_VECTOR_127_SHIFT  0
#define PMB_EFS_OF_SOURCE2_VECTOR_127_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_0 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_0       0x1400
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_0   0x02055400UL

#define PMB_EFS_OF_ERROR_VECTOR_0_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_0_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_0_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_1 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_1       0x1404
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_1   0x02055404UL

#define PMB_EFS_OF_ERROR_VECTOR_1_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_1_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_1_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_2 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_2       0x1408
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_2   0x02055408UL

#define PMB_EFS_OF_ERROR_VECTOR_2_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_2_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_2_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_3 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_3       0x140C
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_3   0x0205540CUL

#define PMB_EFS_OF_ERROR_VECTOR_3_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_3_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_3_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_4 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_4       0x1410
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_4   0x02055410UL

#define PMB_EFS_OF_ERROR_VECTOR_4_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_4_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_4_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_5 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_5       0x1414
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_5   0x02055414UL

#define PMB_EFS_OF_ERROR_VECTOR_5_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_5_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_5_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_6 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_6       0x1418
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_6   0x02055418UL

#define PMB_EFS_OF_ERROR_VECTOR_6_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_6_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_6_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_7 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_7       0x141C
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_7   0x0205541CUL

#define PMB_EFS_OF_ERROR_VECTOR_7_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_7_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_7_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_8 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_8       0x1420
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_8   0x02055420UL

#define PMB_EFS_OF_ERROR_VECTOR_8_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_8_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_8_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_9 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_9       0x1424
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_9   0x02055424UL

#define PMB_EFS_OF_ERROR_VECTOR_9_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_9_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_9_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_10 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_10       0x1428
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_10   0x02055428UL

#define PMB_EFS_OF_ERROR_VECTOR_10_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_10_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_10_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_11 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_11       0x142C
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_11   0x0205542CUL

#define PMB_EFS_OF_ERROR_VECTOR_11_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_11_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_11_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_12 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_12       0x1430
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_12   0x02055430UL

#define PMB_EFS_OF_ERROR_VECTOR_12_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_12_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_12_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_13 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_13       0x1434
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_13   0x02055434UL

#define PMB_EFS_OF_ERROR_VECTOR_13_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_13_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_13_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_14 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_14       0x1438
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_14   0x02055438UL

#define PMB_EFS_OF_ERROR_VECTOR_14_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_14_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_14_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_15 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_15       0x143C
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_15   0x0205543CUL

#define PMB_EFS_OF_ERROR_VECTOR_15_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_15_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_15_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_16 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_16       0x1440
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_16   0x02055440UL

#define PMB_EFS_OF_ERROR_VECTOR_16_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_16_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_16_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_17 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_17       0x1444
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_17   0x02055444UL

#define PMB_EFS_OF_ERROR_VECTOR_17_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_17_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_17_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_18 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_18       0x1448
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_18   0x02055448UL

#define PMB_EFS_OF_ERROR_VECTOR_18_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_18_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_18_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_19 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_19       0x144C
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_19   0x0205544CUL

#define PMB_EFS_OF_ERROR_VECTOR_19_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_19_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_19_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_20 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_20       0x1450
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_20   0x02055450UL

#define PMB_EFS_OF_ERROR_VECTOR_20_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_20_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_20_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_21 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_21       0x1454
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_21   0x02055454UL

#define PMB_EFS_OF_ERROR_VECTOR_21_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_21_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_21_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_22 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_22       0x1458
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_22   0x02055458UL

#define PMB_EFS_OF_ERROR_VECTOR_22_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_22_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_22_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_23 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_23       0x145C
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_23   0x0205545CUL

#define PMB_EFS_OF_ERROR_VECTOR_23_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_23_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_23_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_24 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_24       0x1460
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_24   0x02055460UL

#define PMB_EFS_OF_ERROR_VECTOR_24_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_24_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_24_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_25 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_25       0x1464
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_25   0x02055464UL

#define PMB_EFS_OF_ERROR_VECTOR_25_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_25_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_25_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_26 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_26       0x1468
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_26   0x02055468UL

#define PMB_EFS_OF_ERROR_VECTOR_26_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_26_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_26_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_27 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_27       0x146C
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_27   0x0205546CUL

#define PMB_EFS_OF_ERROR_VECTOR_27_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_27_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_27_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_28 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_28       0x1470
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_28   0x02055470UL

#define PMB_EFS_OF_ERROR_VECTOR_28_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_28_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_28_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_29 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_29       0x1474
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_29   0x02055474UL

#define PMB_EFS_OF_ERROR_VECTOR_29_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_29_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_29_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_30 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_30       0x1478
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_30   0x02055478UL

#define PMB_EFS_OF_ERROR_VECTOR_30_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_30_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_30_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_31 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_31       0x147C
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_31   0x0205547CUL

#define PMB_EFS_OF_ERROR_VECTOR_31_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_31_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_31_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_32 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_32       0x1480
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_32   0x02055480UL

#define PMB_EFS_OF_ERROR_VECTOR_32_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_32_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_32_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_33 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_33       0x1484
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_33   0x02055484UL

#define PMB_EFS_OF_ERROR_VECTOR_33_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_33_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_33_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_34 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_34       0x1488
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_34   0x02055488UL

#define PMB_EFS_OF_ERROR_VECTOR_34_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_34_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_34_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_35 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_35       0x148C
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_35   0x0205548CUL

#define PMB_EFS_OF_ERROR_VECTOR_35_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_35_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_35_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_36 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_36       0x1490
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_36   0x02055490UL

#define PMB_EFS_OF_ERROR_VECTOR_36_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_36_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_36_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_37 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_37       0x1494
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_37   0x02055494UL

#define PMB_EFS_OF_ERROR_VECTOR_37_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_37_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_37_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_38 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_38       0x1498
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_38   0x02055498UL

#define PMB_EFS_OF_ERROR_VECTOR_38_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_38_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_38_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_39 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_39       0x149C
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_39   0x0205549CUL

#define PMB_EFS_OF_ERROR_VECTOR_39_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_39_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_39_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_40 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_40       0x14A0
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_40   0x020554A0UL

#define PMB_EFS_OF_ERROR_VECTOR_40_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_40_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_40_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_41 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_41       0x14A4
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_41   0x020554A4UL

#define PMB_EFS_OF_ERROR_VECTOR_41_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_41_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_41_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_42 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_42       0x14A8
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_42   0x020554A8UL

#define PMB_EFS_OF_ERROR_VECTOR_42_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_42_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_42_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_43 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_43       0x14AC
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_43   0x020554ACUL

#define PMB_EFS_OF_ERROR_VECTOR_43_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_43_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_43_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_44 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_44       0x14B0
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_44   0x020554B0UL

#define PMB_EFS_OF_ERROR_VECTOR_44_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_44_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_44_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_45 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_45       0x14B4
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_45   0x020554B4UL

#define PMB_EFS_OF_ERROR_VECTOR_45_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_45_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_45_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_46 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_46       0x14B8
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_46   0x020554B8UL

#define PMB_EFS_OF_ERROR_VECTOR_46_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_46_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_46_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_47 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_47       0x14BC
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_47   0x020554BCUL

#define PMB_EFS_OF_ERROR_VECTOR_47_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_47_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_47_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_48 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_48       0x14C0
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_48   0x020554C0UL

#define PMB_EFS_OF_ERROR_VECTOR_48_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_48_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_48_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_49 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_49       0x14C4
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_49   0x020554C4UL

#define PMB_EFS_OF_ERROR_VECTOR_49_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_49_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_49_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_50 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_50       0x14C8
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_50   0x020554C8UL

#define PMB_EFS_OF_ERROR_VECTOR_50_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_50_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_50_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_51 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_51       0x14CC
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_51   0x020554CCUL

#define PMB_EFS_OF_ERROR_VECTOR_51_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_51_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_51_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_52 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_52       0x14D0
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_52   0x020554D0UL

#define PMB_EFS_OF_ERROR_VECTOR_52_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_52_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_52_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_53 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_53       0x14D4
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_53   0x020554D4UL

#define PMB_EFS_OF_ERROR_VECTOR_53_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_53_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_53_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_54 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_54       0x14D8
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_54   0x020554D8UL

#define PMB_EFS_OF_ERROR_VECTOR_54_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_54_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_54_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_55 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_55       0x14DC
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_55   0x020554DCUL

#define PMB_EFS_OF_ERROR_VECTOR_55_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_55_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_55_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_56 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_56       0x14E0
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_56   0x020554E0UL

#define PMB_EFS_OF_ERROR_VECTOR_56_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_56_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_56_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_57 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_57       0x14E4
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_57   0x020554E4UL

#define PMB_EFS_OF_ERROR_VECTOR_57_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_57_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_57_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_58 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_58       0x14E8
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_58   0x020554E8UL

#define PMB_EFS_OF_ERROR_VECTOR_58_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_58_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_58_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_59 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_59       0x14EC
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_59   0x020554ECUL

#define PMB_EFS_OF_ERROR_VECTOR_59_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_59_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_59_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_60 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_60       0x14F0
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_60   0x020554F0UL

#define PMB_EFS_OF_ERROR_VECTOR_60_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_60_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_60_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_61 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_61       0x14F4
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_61   0x020554F4UL

#define PMB_EFS_OF_ERROR_VECTOR_61_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_61_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_61_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_62 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_62       0x14F8
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_62   0x020554F8UL

#define PMB_EFS_OF_ERROR_VECTOR_62_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_62_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_62_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_63 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_63       0x14FC
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_63   0x020554FCUL

#define PMB_EFS_OF_ERROR_VECTOR_63_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_63_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_63_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_64 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_64       0x1500
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_64   0x02055500UL

#define PMB_EFS_OF_ERROR_VECTOR_64_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_64_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_64_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_65 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_65       0x1504
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_65   0x02055504UL

#define PMB_EFS_OF_ERROR_VECTOR_65_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_65_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_65_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_66 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_66       0x1508
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_66   0x02055508UL

#define PMB_EFS_OF_ERROR_VECTOR_66_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_66_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_66_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_67 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_67       0x150C
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_67   0x0205550CUL

#define PMB_EFS_OF_ERROR_VECTOR_67_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_67_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_67_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_68 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_68       0x1510
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_68   0x02055510UL

#define PMB_EFS_OF_ERROR_VECTOR_68_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_68_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_68_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_69 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_69       0x1514
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_69   0x02055514UL

#define PMB_EFS_OF_ERROR_VECTOR_69_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_69_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_69_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_70 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_70       0x1518
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_70   0x02055518UL

#define PMB_EFS_OF_ERROR_VECTOR_70_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_70_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_70_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_71 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_71       0x151C
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_71   0x0205551CUL

#define PMB_EFS_OF_ERROR_VECTOR_71_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_71_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_71_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_72 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_72       0x1520
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_72   0x02055520UL

#define PMB_EFS_OF_ERROR_VECTOR_72_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_72_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_72_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_73 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_73       0x1524
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_73   0x02055524UL

#define PMB_EFS_OF_ERROR_VECTOR_73_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_73_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_73_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_74 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_74       0x1528
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_74   0x02055528UL

#define PMB_EFS_OF_ERROR_VECTOR_74_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_74_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_74_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_75 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_75       0x152C
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_75   0x0205552CUL

#define PMB_EFS_OF_ERROR_VECTOR_75_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_75_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_75_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_76 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_76       0x1530
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_76   0x02055530UL

#define PMB_EFS_OF_ERROR_VECTOR_76_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_76_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_76_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_77 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_77       0x1534
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_77   0x02055534UL

#define PMB_EFS_OF_ERROR_VECTOR_77_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_77_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_77_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_78 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_78       0x1538
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_78   0x02055538UL

#define PMB_EFS_OF_ERROR_VECTOR_78_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_78_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_78_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_79 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_79       0x153C
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_79   0x0205553CUL

#define PMB_EFS_OF_ERROR_VECTOR_79_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_79_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_79_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_80 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_80       0x1540
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_80   0x02055540UL

#define PMB_EFS_OF_ERROR_VECTOR_80_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_80_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_80_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_81 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_81       0x1544
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_81   0x02055544UL

#define PMB_EFS_OF_ERROR_VECTOR_81_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_81_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_81_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_82 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_82       0x1548
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_82   0x02055548UL

#define PMB_EFS_OF_ERROR_VECTOR_82_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_82_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_82_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_83 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_83       0x154C
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_83   0x0205554CUL

#define PMB_EFS_OF_ERROR_VECTOR_83_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_83_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_83_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_84 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_84       0x1550
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_84   0x02055550UL

#define PMB_EFS_OF_ERROR_VECTOR_84_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_84_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_84_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_85 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_85       0x1554
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_85   0x02055554UL

#define PMB_EFS_OF_ERROR_VECTOR_85_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_85_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_85_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_86 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_86       0x1558
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_86   0x02055558UL

#define PMB_EFS_OF_ERROR_VECTOR_86_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_86_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_86_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_87 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_87       0x155C
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_87   0x0205555CUL

#define PMB_EFS_OF_ERROR_VECTOR_87_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_87_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_87_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_88 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_88       0x1560
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_88   0x02055560UL

#define PMB_EFS_OF_ERROR_VECTOR_88_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_88_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_88_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_89 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_89       0x1564
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_89   0x02055564UL

#define PMB_EFS_OF_ERROR_VECTOR_89_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_89_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_89_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_90 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_90       0x1568
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_90   0x02055568UL

#define PMB_EFS_OF_ERROR_VECTOR_90_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_90_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_90_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_91 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_91       0x156C
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_91   0x0205556CUL

#define PMB_EFS_OF_ERROR_VECTOR_91_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_91_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_91_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_92 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_92       0x1570
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_92   0x02055570UL

#define PMB_EFS_OF_ERROR_VECTOR_92_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_92_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_92_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_93 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_93       0x1574
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_93   0x02055574UL

#define PMB_EFS_OF_ERROR_VECTOR_93_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_93_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_93_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_94 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_94       0x1578
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_94   0x02055578UL

#define PMB_EFS_OF_ERROR_VECTOR_94_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_94_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_94_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_95 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_95       0x157C
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_95   0x0205557CUL

#define PMB_EFS_OF_ERROR_VECTOR_95_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_95_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_95_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_96 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_96       0x1580
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_96   0x02055580UL

#define PMB_EFS_OF_ERROR_VECTOR_96_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_96_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_96_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_97 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_97       0x1584
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_97   0x02055584UL

#define PMB_EFS_OF_ERROR_VECTOR_97_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_97_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_97_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_98 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_98       0x1588
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_98   0x02055588UL

#define PMB_EFS_OF_ERROR_VECTOR_98_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_98_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_98_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_99 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_99       0x158C
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_99   0x0205558CUL

#define PMB_EFS_OF_ERROR_VECTOR_99_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_99_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_99_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_100 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_100       0x1590
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_100   0x02055590UL

#define PMB_EFS_OF_ERROR_VECTOR_100_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_100_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_100_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_101 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_101       0x1594
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_101   0x02055594UL

#define PMB_EFS_OF_ERROR_VECTOR_101_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_101_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_101_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_102 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_102       0x1598
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_102   0x02055598UL

#define PMB_EFS_OF_ERROR_VECTOR_102_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_102_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_102_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_103 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_103       0x159C
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_103   0x0205559CUL

#define PMB_EFS_OF_ERROR_VECTOR_103_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_103_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_103_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_104 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_104       0x15A0
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_104   0x020555A0UL

#define PMB_EFS_OF_ERROR_VECTOR_104_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_104_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_104_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_105 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_105       0x15A4
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_105   0x020555A4UL

#define PMB_EFS_OF_ERROR_VECTOR_105_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_105_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_105_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_106 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_106       0x15A8
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_106   0x020555A8UL

#define PMB_EFS_OF_ERROR_VECTOR_106_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_106_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_106_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_107 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_107       0x15AC
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_107   0x020555ACUL

#define PMB_EFS_OF_ERROR_VECTOR_107_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_107_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_107_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_108 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_108       0x15B0
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_108   0x020555B0UL

#define PMB_EFS_OF_ERROR_VECTOR_108_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_108_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_108_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_109 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_109       0x15B4
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_109   0x020555B4UL

#define PMB_EFS_OF_ERROR_VECTOR_109_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_109_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_109_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_110 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_110       0x15B8
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_110   0x020555B8UL

#define PMB_EFS_OF_ERROR_VECTOR_110_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_110_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_110_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_111 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_111       0x15BC
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_111   0x020555BCUL

#define PMB_EFS_OF_ERROR_VECTOR_111_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_111_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_111_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_112 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_112       0x15C0
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_112   0x020555C0UL

#define PMB_EFS_OF_ERROR_VECTOR_112_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_112_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_112_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_113 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_113       0x15C4
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_113   0x020555C4UL

#define PMB_EFS_OF_ERROR_VECTOR_113_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_113_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_113_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_114 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_114       0x15C8
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_114   0x020555C8UL

#define PMB_EFS_OF_ERROR_VECTOR_114_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_114_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_114_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_115 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_115       0x15CC
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_115   0x020555CCUL

#define PMB_EFS_OF_ERROR_VECTOR_115_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_115_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_115_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_116 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_116       0x15D0
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_116   0x020555D0UL

#define PMB_EFS_OF_ERROR_VECTOR_116_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_116_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_116_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_117 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_117       0x15D4
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_117   0x020555D4UL

#define PMB_EFS_OF_ERROR_VECTOR_117_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_117_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_117_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_118 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_118       0x15D8
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_118   0x020555D8UL

#define PMB_EFS_OF_ERROR_VECTOR_118_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_118_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_118_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_119 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_119       0x15DC
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_119   0x020555DCUL

#define PMB_EFS_OF_ERROR_VECTOR_119_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_119_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_119_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_120 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_120       0x15E0
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_120   0x020555E0UL

#define PMB_EFS_OF_ERROR_VECTOR_120_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_120_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_120_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_121 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_121       0x15E4
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_121   0x020555E4UL

#define PMB_EFS_OF_ERROR_VECTOR_121_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_121_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_121_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_122 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_122       0x15E8
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_122   0x020555E8UL

#define PMB_EFS_OF_ERROR_VECTOR_122_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_122_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_122_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_123 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_123       0x15EC
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_123   0x020555ECUL

#define PMB_EFS_OF_ERROR_VECTOR_123_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_123_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_123_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_124 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_124       0x15F0
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_124   0x020555F0UL

#define PMB_EFS_OF_ERROR_VECTOR_124_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_124_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_124_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_125 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_125       0x15F4
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_125   0x020555F4UL

#define PMB_EFS_OF_ERROR_VECTOR_125_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_125_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_125_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_126 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_126       0x15F8
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_126   0x020555F8UL

#define PMB_EFS_OF_ERROR_VECTOR_126_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_126_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_126_SIGNED 0

/* Register UCC_EFS_OFX_ERROR_VECTOR_127 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_ERROR_VECTOR_127       0x15FC
#define ABS_PMB_EFS_OFX_ERROR_VECTOR_127   0x020555FCUL

#define PMB_EFS_OF_ERROR_VECTOR_127_MASK   0x000000FFUL
#define PMB_EFS_OF_ERROR_VECTOR_127_SHIFT  0
#define PMB_EFS_OF_ERROR_VECTOR_127_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_0 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_0               0x1600
#define ABS_PMB_EFS_OFX_VECTOR_0           0x02055600UL

#define PMB_EFS_OF_HIGHEST_VECTOR_0_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_0_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_0_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_1 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_1               0x1604
#define ABS_PMB_EFS_OFX_VECTOR_1           0x02055604UL

#define PMB_EFS_OF_HIGHEST_VECTOR_1_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_1_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_1_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_2 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_2               0x1608
#define ABS_PMB_EFS_OFX_VECTOR_2           0x02055608UL

#define PMB_EFS_OF_HIGHEST_VECTOR_2_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_2_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_2_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_3 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_3               0x160C
#define ABS_PMB_EFS_OFX_VECTOR_3           0x0205560CUL

#define PMB_EFS_OF_HIGHEST_VECTOR_3_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_3_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_3_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_4 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_4               0x1610
#define ABS_PMB_EFS_OFX_VECTOR_4           0x02055610UL

#define PMB_EFS_OF_HIGHEST_VECTOR_4_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_4_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_4_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_5 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_5               0x1614
#define ABS_PMB_EFS_OFX_VECTOR_5           0x02055614UL

#define PMB_EFS_OF_HIGHEST_VECTOR_5_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_5_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_5_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_6 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_6               0x1618
#define ABS_PMB_EFS_OFX_VECTOR_6           0x02055618UL

#define PMB_EFS_OF_HIGHEST_VECTOR_6_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_6_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_6_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_7 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_7               0x161C
#define ABS_PMB_EFS_OFX_VECTOR_7           0x0205561CUL

#define PMB_EFS_OF_HIGHEST_VECTOR_7_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_7_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_7_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_8 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_8               0x1620
#define ABS_PMB_EFS_OFX_VECTOR_8           0x02055620UL

#define PMB_EFS_OF_HIGHEST_VECTOR_8_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_8_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_8_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_9 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_9               0x1624
#define ABS_PMB_EFS_OFX_VECTOR_9           0x02055624UL

#define PMB_EFS_OF_HIGHEST_VECTOR_9_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_9_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_9_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_10 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_10               0x1628
#define ABS_PMB_EFS_OFX_VECTOR_10           0x02055628UL

#define PMB_EFS_OF_HIGHEST_VECTOR_10_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_10_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_10_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_11 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_11               0x162C
#define ABS_PMB_EFS_OFX_VECTOR_11           0x0205562CUL

#define PMB_EFS_OF_HIGHEST_VECTOR_11_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_11_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_11_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_12 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_12               0x1630
#define ABS_PMB_EFS_OFX_VECTOR_12           0x02055630UL

#define PMB_EFS_OF_HIGHEST_VECTOR_12_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_12_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_12_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_13 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_13               0x1634
#define ABS_PMB_EFS_OFX_VECTOR_13           0x02055634UL

#define PMB_EFS_OF_HIGHEST_VECTOR_13_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_13_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_13_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_14 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_14               0x1638
#define ABS_PMB_EFS_OFX_VECTOR_14           0x02055638UL

#define PMB_EFS_OF_HIGHEST_VECTOR_14_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_14_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_14_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_15 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_15               0x163C
#define ABS_PMB_EFS_OFX_VECTOR_15           0x0205563CUL

#define PMB_EFS_OF_HIGHEST_VECTOR_15_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_15_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_15_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_16 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_16               0x1640
#define ABS_PMB_EFS_OFX_VECTOR_16           0x02055640UL

#define PMB_EFS_OF_HIGHEST_VECTOR_16_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_16_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_16_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_17 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_17               0x1644
#define ABS_PMB_EFS_OFX_VECTOR_17           0x02055644UL

#define PMB_EFS_OF_HIGHEST_VECTOR_17_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_17_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_17_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_18 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_18               0x1648
#define ABS_PMB_EFS_OFX_VECTOR_18           0x02055648UL

#define PMB_EFS_OF_HIGHEST_VECTOR_18_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_18_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_18_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_19 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_19               0x164C
#define ABS_PMB_EFS_OFX_VECTOR_19           0x0205564CUL

#define PMB_EFS_OF_HIGHEST_VECTOR_19_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_19_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_19_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_20 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_20               0x1650
#define ABS_PMB_EFS_OFX_VECTOR_20           0x02055650UL

#define PMB_EFS_OF_HIGHEST_VECTOR_20_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_20_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_20_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_21 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_21               0x1654
#define ABS_PMB_EFS_OFX_VECTOR_21           0x02055654UL

#define PMB_EFS_OF_HIGHEST_VECTOR_21_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_21_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_21_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_22 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_22               0x1658
#define ABS_PMB_EFS_OFX_VECTOR_22           0x02055658UL

#define PMB_EFS_OF_HIGHEST_VECTOR_22_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_22_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_22_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_23 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_23               0x165C
#define ABS_PMB_EFS_OFX_VECTOR_23           0x0205565CUL

#define PMB_EFS_OF_HIGHEST_VECTOR_23_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_23_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_23_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_24 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_24               0x1660
#define ABS_PMB_EFS_OFX_VECTOR_24           0x02055660UL

#define PMB_EFS_OF_HIGHEST_VECTOR_24_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_24_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_24_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_25 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_25               0x1664
#define ABS_PMB_EFS_OFX_VECTOR_25           0x02055664UL

#define PMB_EFS_OF_HIGHEST_VECTOR_25_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_25_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_25_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_26 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_26               0x1668
#define ABS_PMB_EFS_OFX_VECTOR_26           0x02055668UL

#define PMB_EFS_OF_HIGHEST_VECTOR_26_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_26_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_26_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_27 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_27               0x166C
#define ABS_PMB_EFS_OFX_VECTOR_27           0x0205566CUL

#define PMB_EFS_OF_HIGHEST_VECTOR_27_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_27_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_27_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_28 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_28               0x1670
#define ABS_PMB_EFS_OFX_VECTOR_28           0x02055670UL

#define PMB_EFS_OF_HIGHEST_VECTOR_28_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_28_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_28_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_29 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_29               0x1674
#define ABS_PMB_EFS_OFX_VECTOR_29           0x02055674UL

#define PMB_EFS_OF_HIGHEST_VECTOR_29_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_29_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_29_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_30 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_30               0x1678
#define ABS_PMB_EFS_OFX_VECTOR_30           0x02055678UL

#define PMB_EFS_OF_HIGHEST_VECTOR_30_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_30_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_30_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_31 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_31               0x167C
#define ABS_PMB_EFS_OFX_VECTOR_31           0x0205567CUL

#define PMB_EFS_OF_HIGHEST_VECTOR_31_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_31_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_31_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_32 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_32               0x1680
#define ABS_PMB_EFS_OFX_VECTOR_32           0x02055680UL

#define PMB_EFS_OF_HIGHEST_VECTOR_32_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_32_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_32_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_33 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_33               0x1684
#define ABS_PMB_EFS_OFX_VECTOR_33           0x02055684UL

#define PMB_EFS_OF_HIGHEST_VECTOR_33_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_33_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_33_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_34 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_34               0x1688
#define ABS_PMB_EFS_OFX_VECTOR_34           0x02055688UL

#define PMB_EFS_OF_HIGHEST_VECTOR_34_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_34_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_34_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_35 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_35               0x168C
#define ABS_PMB_EFS_OFX_VECTOR_35           0x0205568CUL

#define PMB_EFS_OF_HIGHEST_VECTOR_35_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_35_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_35_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_36 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_36               0x1690
#define ABS_PMB_EFS_OFX_VECTOR_36           0x02055690UL

#define PMB_EFS_OF_HIGHEST_VECTOR_36_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_36_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_36_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_37 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_37               0x1694
#define ABS_PMB_EFS_OFX_VECTOR_37           0x02055694UL

#define PMB_EFS_OF_HIGHEST_VECTOR_37_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_37_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_37_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_38 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_38               0x1698
#define ABS_PMB_EFS_OFX_VECTOR_38           0x02055698UL

#define PMB_EFS_OF_HIGHEST_VECTOR_38_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_38_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_38_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_39 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_39               0x169C
#define ABS_PMB_EFS_OFX_VECTOR_39           0x0205569CUL

#define PMB_EFS_OF_HIGHEST_VECTOR_39_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_39_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_39_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_40 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_40               0x16A0
#define ABS_PMB_EFS_OFX_VECTOR_40           0x020556A0UL

#define PMB_EFS_OF_HIGHEST_VECTOR_40_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_40_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_40_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_41 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_41               0x16A4
#define ABS_PMB_EFS_OFX_VECTOR_41           0x020556A4UL

#define PMB_EFS_OF_HIGHEST_VECTOR_41_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_41_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_41_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_42 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_42               0x16A8
#define ABS_PMB_EFS_OFX_VECTOR_42           0x020556A8UL

#define PMB_EFS_OF_HIGHEST_VECTOR_42_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_42_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_42_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_43 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_43               0x16AC
#define ABS_PMB_EFS_OFX_VECTOR_43           0x020556ACUL

#define PMB_EFS_OF_HIGHEST_VECTOR_43_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_43_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_43_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_44 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_44               0x16B0
#define ABS_PMB_EFS_OFX_VECTOR_44           0x020556B0UL

#define PMB_EFS_OF_HIGHEST_VECTOR_44_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_44_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_44_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_45 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_45               0x16B4
#define ABS_PMB_EFS_OFX_VECTOR_45           0x020556B4UL

#define PMB_EFS_OF_HIGHEST_VECTOR_45_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_45_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_45_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_46 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_46               0x16B8
#define ABS_PMB_EFS_OFX_VECTOR_46           0x020556B8UL

#define PMB_EFS_OF_HIGHEST_VECTOR_46_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_46_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_46_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_47 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_47               0x16BC
#define ABS_PMB_EFS_OFX_VECTOR_47           0x020556BCUL

#define PMB_EFS_OF_HIGHEST_VECTOR_47_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_47_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_47_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_48 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_48               0x16C0
#define ABS_PMB_EFS_OFX_VECTOR_48           0x020556C0UL

#define PMB_EFS_OF_HIGHEST_VECTOR_48_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_48_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_48_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_49 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_49               0x16C4
#define ABS_PMB_EFS_OFX_VECTOR_49           0x020556C4UL

#define PMB_EFS_OF_HIGHEST_VECTOR_49_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_49_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_49_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_50 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_50               0x16C8
#define ABS_PMB_EFS_OFX_VECTOR_50           0x020556C8UL

#define PMB_EFS_OF_HIGHEST_VECTOR_50_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_50_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_50_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_51 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_51               0x16CC
#define ABS_PMB_EFS_OFX_VECTOR_51           0x020556CCUL

#define PMB_EFS_OF_HIGHEST_VECTOR_51_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_51_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_51_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_52 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_52               0x16D0
#define ABS_PMB_EFS_OFX_VECTOR_52           0x020556D0UL

#define PMB_EFS_OF_HIGHEST_VECTOR_52_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_52_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_52_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_53 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_53               0x16D4
#define ABS_PMB_EFS_OFX_VECTOR_53           0x020556D4UL

#define PMB_EFS_OF_HIGHEST_VECTOR_53_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_53_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_53_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_54 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_54               0x16D8
#define ABS_PMB_EFS_OFX_VECTOR_54           0x020556D8UL

#define PMB_EFS_OF_HIGHEST_VECTOR_54_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_54_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_54_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_55 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_55               0x16DC
#define ABS_PMB_EFS_OFX_VECTOR_55           0x020556DCUL

#define PMB_EFS_OF_HIGHEST_VECTOR_55_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_55_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_55_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_56 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_56               0x16E0
#define ABS_PMB_EFS_OFX_VECTOR_56           0x020556E0UL

#define PMB_EFS_OF_HIGHEST_VECTOR_56_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_56_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_56_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_57 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_57               0x16E4
#define ABS_PMB_EFS_OFX_VECTOR_57           0x020556E4UL

#define PMB_EFS_OF_HIGHEST_VECTOR_57_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_57_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_57_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_58 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_58               0x16E8
#define ABS_PMB_EFS_OFX_VECTOR_58           0x020556E8UL

#define PMB_EFS_OF_HIGHEST_VECTOR_58_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_58_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_58_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_59 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_59               0x16EC
#define ABS_PMB_EFS_OFX_VECTOR_59           0x020556ECUL

#define PMB_EFS_OF_HIGHEST_VECTOR_59_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_59_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_59_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_60 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_60               0x16F0
#define ABS_PMB_EFS_OFX_VECTOR_60           0x020556F0UL

#define PMB_EFS_OF_HIGHEST_VECTOR_60_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_60_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_60_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_61 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_61               0x16F4
#define ABS_PMB_EFS_OFX_VECTOR_61           0x020556F4UL

#define PMB_EFS_OF_HIGHEST_VECTOR_61_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_61_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_61_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_62 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_62               0x16F8
#define ABS_PMB_EFS_OFX_VECTOR_62           0x020556F8UL

#define PMB_EFS_OF_HIGHEST_VECTOR_62_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_62_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_62_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_63 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_63               0x16FC
#define ABS_PMB_EFS_OFX_VECTOR_63           0x020556FCUL

#define PMB_EFS_OF_HIGHEST_VECTOR_63_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_63_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_63_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_64 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_64               0x1700
#define ABS_PMB_EFS_OFX_VECTOR_64           0x02055700UL

#define PMB_EFS_OF_HIGHEST_VECTOR_64_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_64_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_64_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_65 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_65               0x1704
#define ABS_PMB_EFS_OFX_VECTOR_65           0x02055704UL

#define PMB_EFS_OF_HIGHEST_VECTOR_65_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_65_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_65_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_66 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_66               0x1708
#define ABS_PMB_EFS_OFX_VECTOR_66           0x02055708UL

#define PMB_EFS_OF_HIGHEST_VECTOR_66_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_66_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_66_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_67 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_67               0x170C
#define ABS_PMB_EFS_OFX_VECTOR_67           0x0205570CUL

#define PMB_EFS_OF_HIGHEST_VECTOR_67_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_67_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_67_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_68 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_68               0x1710
#define ABS_PMB_EFS_OFX_VECTOR_68           0x02055710UL

#define PMB_EFS_OF_HIGHEST_VECTOR_68_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_68_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_68_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_69 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_69               0x1714
#define ABS_PMB_EFS_OFX_VECTOR_69           0x02055714UL

#define PMB_EFS_OF_HIGHEST_VECTOR_69_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_69_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_69_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_70 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_70               0x1718
#define ABS_PMB_EFS_OFX_VECTOR_70           0x02055718UL

#define PMB_EFS_OF_HIGHEST_VECTOR_70_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_70_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_70_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_71 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_71               0x171C
#define ABS_PMB_EFS_OFX_VECTOR_71           0x0205571CUL

#define PMB_EFS_OF_HIGHEST_VECTOR_71_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_71_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_71_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_72 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_72               0x1720
#define ABS_PMB_EFS_OFX_VECTOR_72           0x02055720UL

#define PMB_EFS_OF_HIGHEST_VECTOR_72_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_72_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_72_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_73 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_73               0x1724
#define ABS_PMB_EFS_OFX_VECTOR_73           0x02055724UL

#define PMB_EFS_OF_HIGHEST_VECTOR_73_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_73_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_73_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_74 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_74               0x1728
#define ABS_PMB_EFS_OFX_VECTOR_74           0x02055728UL

#define PMB_EFS_OF_HIGHEST_VECTOR_74_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_74_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_74_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_75 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_75               0x172C
#define ABS_PMB_EFS_OFX_VECTOR_75           0x0205572CUL

#define PMB_EFS_OF_HIGHEST_VECTOR_75_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_75_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_75_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_76 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_76               0x1730
#define ABS_PMB_EFS_OFX_VECTOR_76           0x02055730UL

#define PMB_EFS_OF_HIGHEST_VECTOR_76_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_76_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_76_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_77 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_77               0x1734
#define ABS_PMB_EFS_OFX_VECTOR_77           0x02055734UL

#define PMB_EFS_OF_HIGHEST_VECTOR_77_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_77_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_77_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_78 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_78               0x1738
#define ABS_PMB_EFS_OFX_VECTOR_78           0x02055738UL

#define PMB_EFS_OF_HIGHEST_VECTOR_78_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_78_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_78_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_79 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_79               0x173C
#define ABS_PMB_EFS_OFX_VECTOR_79           0x0205573CUL

#define PMB_EFS_OF_HIGHEST_VECTOR_79_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_79_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_79_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_80 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_80               0x1740
#define ABS_PMB_EFS_OFX_VECTOR_80           0x02055740UL

#define PMB_EFS_OF_HIGHEST_VECTOR_80_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_80_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_80_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_81 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_81               0x1744
#define ABS_PMB_EFS_OFX_VECTOR_81           0x02055744UL

#define PMB_EFS_OF_HIGHEST_VECTOR_81_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_81_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_81_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_82 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_82               0x1748
#define ABS_PMB_EFS_OFX_VECTOR_82           0x02055748UL

#define PMB_EFS_OF_HIGHEST_VECTOR_82_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_82_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_82_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_83 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_83               0x174C
#define ABS_PMB_EFS_OFX_VECTOR_83           0x0205574CUL

#define PMB_EFS_OF_HIGHEST_VECTOR_83_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_83_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_83_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_84 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_84               0x1750
#define ABS_PMB_EFS_OFX_VECTOR_84           0x02055750UL

#define PMB_EFS_OF_HIGHEST_VECTOR_84_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_84_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_84_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_85 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_85               0x1754
#define ABS_PMB_EFS_OFX_VECTOR_85           0x02055754UL

#define PMB_EFS_OF_HIGHEST_VECTOR_85_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_85_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_85_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_86 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_86               0x1758
#define ABS_PMB_EFS_OFX_VECTOR_86           0x02055758UL

#define PMB_EFS_OF_HIGHEST_VECTOR_86_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_86_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_86_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_87 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_87               0x175C
#define ABS_PMB_EFS_OFX_VECTOR_87           0x0205575CUL

#define PMB_EFS_OF_HIGHEST_VECTOR_87_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_87_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_87_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_88 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_88               0x1760
#define ABS_PMB_EFS_OFX_VECTOR_88           0x02055760UL

#define PMB_EFS_OF_HIGHEST_VECTOR_88_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_88_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_88_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_89 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_89               0x1764
#define ABS_PMB_EFS_OFX_VECTOR_89           0x02055764UL

#define PMB_EFS_OF_HIGHEST_VECTOR_89_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_89_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_89_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_90 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_90               0x1768
#define ABS_PMB_EFS_OFX_VECTOR_90           0x02055768UL

#define PMB_EFS_OF_HIGHEST_VECTOR_90_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_90_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_90_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_91 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_91               0x176C
#define ABS_PMB_EFS_OFX_VECTOR_91           0x0205576CUL

#define PMB_EFS_OF_HIGHEST_VECTOR_91_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_91_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_91_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_92 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_92               0x1770
#define ABS_PMB_EFS_OFX_VECTOR_92           0x02055770UL

#define PMB_EFS_OF_HIGHEST_VECTOR_92_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_92_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_92_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_93 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_93               0x1774
#define ABS_PMB_EFS_OFX_VECTOR_93           0x02055774UL

#define PMB_EFS_OF_HIGHEST_VECTOR_93_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_93_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_93_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_94 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_94               0x1778
#define ABS_PMB_EFS_OFX_VECTOR_94           0x02055778UL

#define PMB_EFS_OF_HIGHEST_VECTOR_94_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_94_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_94_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_95 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_95               0x177C
#define ABS_PMB_EFS_OFX_VECTOR_95           0x0205577CUL

#define PMB_EFS_OF_HIGHEST_VECTOR_95_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_95_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_95_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_96 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_96               0x1780
#define ABS_PMB_EFS_OFX_VECTOR_96           0x02055780UL

#define PMB_EFS_OF_HIGHEST_VECTOR_96_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_96_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_96_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_97 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_97               0x1784
#define ABS_PMB_EFS_OFX_VECTOR_97           0x02055784UL

#define PMB_EFS_OF_HIGHEST_VECTOR_97_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_97_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_97_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_98 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_98               0x1788
#define ABS_PMB_EFS_OFX_VECTOR_98           0x02055788UL

#define PMB_EFS_OF_HIGHEST_VECTOR_98_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_98_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_98_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_99 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_99               0x178C
#define ABS_PMB_EFS_OFX_VECTOR_99           0x0205578CUL

#define PMB_EFS_OF_HIGHEST_VECTOR_99_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_99_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_99_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_100 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_100               0x1790
#define ABS_PMB_EFS_OFX_VECTOR_100           0x02055790UL

#define PMB_EFS_OF_HIGHEST_VECTOR_100_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_100_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_100_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_101 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_101               0x1794
#define ABS_PMB_EFS_OFX_VECTOR_101           0x02055794UL

#define PMB_EFS_OF_HIGHEST_VECTOR_101_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_101_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_101_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_102 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_102               0x1798
#define ABS_PMB_EFS_OFX_VECTOR_102           0x02055798UL

#define PMB_EFS_OF_HIGHEST_VECTOR_102_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_102_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_102_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_103 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_103               0x179C
#define ABS_PMB_EFS_OFX_VECTOR_103           0x0205579CUL

#define PMB_EFS_OF_HIGHEST_VECTOR_103_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_103_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_103_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_104 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_104               0x17A0
#define ABS_PMB_EFS_OFX_VECTOR_104           0x020557A0UL

#define PMB_EFS_OF_HIGHEST_VECTOR_104_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_104_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_104_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_105 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_105               0x17A4
#define ABS_PMB_EFS_OFX_VECTOR_105           0x020557A4UL

#define PMB_EFS_OF_HIGHEST_VECTOR_105_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_105_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_105_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_106 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_106               0x17A8
#define ABS_PMB_EFS_OFX_VECTOR_106           0x020557A8UL

#define PMB_EFS_OF_HIGHEST_VECTOR_106_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_106_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_106_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_107 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_107               0x17AC
#define ABS_PMB_EFS_OFX_VECTOR_107           0x020557ACUL

#define PMB_EFS_OF_HIGHEST_VECTOR_107_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_107_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_107_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_108 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_108               0x17B0
#define ABS_PMB_EFS_OFX_VECTOR_108           0x020557B0UL

#define PMB_EFS_OF_HIGHEST_VECTOR_108_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_108_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_108_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_109 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_109               0x17B4
#define ABS_PMB_EFS_OFX_VECTOR_109           0x020557B4UL

#define PMB_EFS_OF_HIGHEST_VECTOR_109_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_109_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_109_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_110 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_110               0x17B8
#define ABS_PMB_EFS_OFX_VECTOR_110           0x020557B8UL

#define PMB_EFS_OF_HIGHEST_VECTOR_110_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_110_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_110_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_111 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_111               0x17BC
#define ABS_PMB_EFS_OFX_VECTOR_111           0x020557BCUL

#define PMB_EFS_OF_HIGHEST_VECTOR_111_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_111_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_111_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_112 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_112               0x17C0
#define ABS_PMB_EFS_OFX_VECTOR_112           0x020557C0UL

#define PMB_EFS_OF_HIGHEST_VECTOR_112_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_112_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_112_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_113 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_113               0x17C4
#define ABS_PMB_EFS_OFX_VECTOR_113           0x020557C4UL

#define PMB_EFS_OF_HIGHEST_VECTOR_113_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_113_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_113_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_114 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_114               0x17C8
#define ABS_PMB_EFS_OFX_VECTOR_114           0x020557C8UL

#define PMB_EFS_OF_HIGHEST_VECTOR_114_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_114_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_114_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_115 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_115               0x17CC
#define ABS_PMB_EFS_OFX_VECTOR_115           0x020557CCUL

#define PMB_EFS_OF_HIGHEST_VECTOR_115_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_115_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_115_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_116 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_116               0x17D0
#define ABS_PMB_EFS_OFX_VECTOR_116           0x020557D0UL

#define PMB_EFS_OF_HIGHEST_VECTOR_116_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_116_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_116_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_117 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_117               0x17D4
#define ABS_PMB_EFS_OFX_VECTOR_117           0x020557D4UL

#define PMB_EFS_OF_HIGHEST_VECTOR_117_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_117_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_117_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_118 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_118               0x17D8
#define ABS_PMB_EFS_OFX_VECTOR_118           0x020557D8UL

#define PMB_EFS_OF_HIGHEST_VECTOR_118_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_118_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_118_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_119 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_119               0x17DC
#define ABS_PMB_EFS_OFX_VECTOR_119           0x020557DCUL

#define PMB_EFS_OF_HIGHEST_VECTOR_119_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_119_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_119_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_120 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_120               0x17E0
#define ABS_PMB_EFS_OFX_VECTOR_120           0x020557E0UL

#define PMB_EFS_OF_HIGHEST_VECTOR_120_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_120_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_120_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_121 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_121               0x17E4
#define ABS_PMB_EFS_OFX_VECTOR_121           0x020557E4UL

#define PMB_EFS_OF_HIGHEST_VECTOR_121_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_121_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_121_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_122 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_122               0x17E8
#define ABS_PMB_EFS_OFX_VECTOR_122           0x020557E8UL

#define PMB_EFS_OF_HIGHEST_VECTOR_122_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_122_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_122_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_123 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_123               0x17EC
#define ABS_PMB_EFS_OFX_VECTOR_123           0x020557ECUL

#define PMB_EFS_OF_HIGHEST_VECTOR_123_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_123_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_123_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_124 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_124               0x17F0
#define ABS_PMB_EFS_OFX_VECTOR_124           0x020557F0UL

#define PMB_EFS_OF_HIGHEST_VECTOR_124_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_124_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_124_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_125 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_125               0x17F4
#define ABS_PMB_EFS_OFX_VECTOR_125           0x020557F4UL

#define PMB_EFS_OF_HIGHEST_VECTOR_125_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_125_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_125_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_126 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_126               0x17F8
#define ABS_PMB_EFS_OFX_VECTOR_126           0x020557F8UL

#define PMB_EFS_OF_HIGHEST_VECTOR_126_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_126_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_126_SIGNED 0

/* Register UCC_EFS_OFX_VECTOR_127 (PMR_UCC_EFS) */
#define PMB_EFS_OFX_VECTOR_127               0x17FC
#define ABS_PMB_EFS_OFX_VECTOR_127           0x020557FCUL

#define PMB_EFS_OF_HIGHEST_VECTOR_127_MASK   0x000000FFUL
#define PMB_EFS_OF_HIGHEST_VECTOR_127_SHIFT  0
#define PMB_EFS_OF_HIGHEST_VECTOR_127_SIGNED 0

/* Register UCC_EFS_MCP0_FLAG_SOURCEN_0 (PMR_UCC_EFS) */
#define PMB_EFS_MCP0_FLAG_SOURCEN_0       0x1800
#define ABS_PMB_EFS_MCP0_FLAG_SOURCEN_0   0x02055800UL

#define PMB_EFS_MCP0_FLAG_SOURCE_0_MASK   0x0000007FUL
#define PMB_EFS_MCP0_FLAG_SOURCE_0_SHIFT  0
#define PMB_EFS_MCP0_FLAG_SOURCE_0_SIGNED 0

/* Register UCC_EFS_MCP0_FLAG_SOURCEN_1 (PMR_UCC_EFS) */
#define PMB_EFS_MCP0_FLAG_SOURCEN_1       0x1804
#define ABS_PMB_EFS_MCP0_FLAG_SOURCEN_1   0x02055804UL

#define PMB_EFS_MCP0_FLAG_SOURCE_1_MASK   0x0000007FUL
#define PMB_EFS_MCP0_FLAG_SOURCE_1_SHIFT  0
#define PMB_EFS_MCP0_FLAG_SOURCE_1_SIGNED 0

/* Register UCC_EFS_MCP0_FLAG_SOURCEN_2 (PMR_UCC_EFS) */
#define PMB_EFS_MCP0_FLAG_SOURCEN_2       0x1808
#define ABS_PMB_EFS_MCP0_FLAG_SOURCEN_2   0x02055808UL

#define PMB_EFS_MCP0_FLAG_SOURCE_2_MASK   0x0000007FUL
#define PMB_EFS_MCP0_FLAG_SOURCE_2_SHIFT  0
#define PMB_EFS_MCP0_FLAG_SOURCE_2_SIGNED 0

/* Register UCC_EFS_MCP0_FLAG_SOURCEN_3 (PMR_UCC_EFS) */
#define PMB_EFS_MCP0_FLAG_SOURCEN_3       0x180C
#define ABS_PMB_EFS_MCP0_FLAG_SOURCEN_3   0x0205580CUL

#define PMB_EFS_MCP0_FLAG_SOURCE_3_MASK   0x0000007FUL
#define PMB_EFS_MCP0_FLAG_SOURCE_3_SHIFT  0
#define PMB_EFS_MCP0_FLAG_SOURCE_3_SIGNED 0

/* Register UCC_EFS_MCP0_FLAG_SOURCEN_4 (PMR_UCC_EFS) */
#define PMB_EFS_MCP0_FLAG_SOURCEN_4       0x1810
#define ABS_PMB_EFS_MCP0_FLAG_SOURCEN_4   0x02055810UL

#define PMB_EFS_MCP0_FLAG_SOURCE_4_MASK   0x0000007FUL
#define PMB_EFS_MCP0_FLAG_SOURCE_4_SHIFT  0
#define PMB_EFS_MCP0_FLAG_SOURCE_4_SIGNED 0

/* Register UCC_EFS_MCP0_FLAG_SOURCEN_5 (PMR_UCC_EFS) */
#define PMB_EFS_MCP0_FLAG_SOURCEN_5       0x1814
#define ABS_PMB_EFS_MCP0_FLAG_SOURCEN_5   0x02055814UL

#define PMB_EFS_MCP0_FLAG_SOURCE_5_MASK   0x0000007FUL
#define PMB_EFS_MCP0_FLAG_SOURCE_5_SHIFT  0
#define PMB_EFS_MCP0_FLAG_SOURCE_5_SIGNED 0

/* Register UCC_EFS_MCP0_FLAG_SOURCEN_6 (PMR_UCC_EFS) */
#define PMB_EFS_MCP0_FLAG_SOURCEN_6       0x1818
#define ABS_PMB_EFS_MCP0_FLAG_SOURCEN_6   0x02055818UL

#define PMB_EFS_MCP0_FLAG_SOURCE_6_MASK   0x0000007FUL
#define PMB_EFS_MCP0_FLAG_SOURCE_6_SHIFT  0
#define PMB_EFS_MCP0_FLAG_SOURCE_6_SIGNED 0

/* Register UCC_EFS_MCP0_FLAG_SOURCEN_7 (PMR_UCC_EFS) */
#define PMB_EFS_MCP0_FLAG_SOURCEN_7       0x181C
#define ABS_PMB_EFS_MCP0_FLAG_SOURCEN_7   0x0205581CUL

#define PMB_EFS_MCP0_FLAG_SOURCE_7_MASK   0x0000007FUL
#define PMB_EFS_MCP0_FLAG_SOURCE_7_SHIFT  0
#define PMB_EFS_MCP0_FLAG_SOURCE_7_SIGNED 0

/* Register UCC_EFS_MCP1_FLAG_SOURCEN_0 (PMR_UCC_EFS) */
#define PMB_EFS_MCP1_FLAG_SOURCEN_0       0x1820
#define ABS_PMB_EFS_MCP1_FLAG_SOURCEN_0   0x02055820UL

#define PMB_EFS_MCP1_FLAG_SOURCE_0_MASK   0x0000007FUL
#define PMB_EFS_MCP1_FLAG_SOURCE_0_SHIFT  0
#define PMB_EFS_MCP1_FLAG_SOURCE_0_SIGNED 0

/* Register UCC_EFS_MCP1_FLAG_SOURCEN_1 (PMR_UCC_EFS) */
#define PMB_EFS_MCP1_FLAG_SOURCEN_1       0x1824
#define ABS_PMB_EFS_MCP1_FLAG_SOURCEN_1   0x02055824UL

#define PMB_EFS_MCP1_FLAG_SOURCE_1_MASK   0x0000007FUL
#define PMB_EFS_MCP1_FLAG_SOURCE_1_SHIFT  0
#define PMB_EFS_MCP1_FLAG_SOURCE_1_SIGNED 0

/* Register UCC_EFS_MCP1_FLAG_SOURCEN_2 (PMR_UCC_EFS) */
#define PMB_EFS_MCP1_FLAG_SOURCEN_2       0x1828
#define ABS_PMB_EFS_MCP1_FLAG_SOURCEN_2   0x02055828UL

#define PMB_EFS_MCP1_FLAG_SOURCE_2_MASK   0x0000007FUL
#define PMB_EFS_MCP1_FLAG_SOURCE_2_SHIFT  0
#define PMB_EFS_MCP1_FLAG_SOURCE_2_SIGNED 0

/* Register UCC_EFS_MCP1_FLAG_SOURCEN_3 (PMR_UCC_EFS) */
#define PMB_EFS_MCP1_FLAG_SOURCEN_3       0x182C
#define ABS_PMB_EFS_MCP1_FLAG_SOURCEN_3   0x0205582CUL

#define PMB_EFS_MCP1_FLAG_SOURCE_3_MASK   0x0000007FUL
#define PMB_EFS_MCP1_FLAG_SOURCE_3_SHIFT  0
#define PMB_EFS_MCP1_FLAG_SOURCE_3_SIGNED 0

/* Register UCC_EFS_MCP1_FLAG_SOURCEN_4 (PMR_UCC_EFS) */
#define PMB_EFS_MCP1_FLAG_SOURCEN_4       0x1830
#define ABS_PMB_EFS_MCP1_FLAG_SOURCEN_4   0x02055830UL

#define PMB_EFS_MCP1_FLAG_SOURCE_4_MASK   0x0000007FUL
#define PMB_EFS_MCP1_FLAG_SOURCE_4_SHIFT  0
#define PMB_EFS_MCP1_FLAG_SOURCE_4_SIGNED 0

/* Register UCC_EFS_MCP1_FLAG_SOURCEN_5 (PMR_UCC_EFS) */
#define PMB_EFS_MCP1_FLAG_SOURCEN_5       0x1834
#define ABS_PMB_EFS_MCP1_FLAG_SOURCEN_5   0x02055834UL

#define PMB_EFS_MCP1_FLAG_SOURCE_5_MASK   0x0000007FUL
#define PMB_EFS_MCP1_FLAG_SOURCE_5_SHIFT  0
#define PMB_EFS_MCP1_FLAG_SOURCE_5_SIGNED 0

/* Register UCC_EFS_MCP1_FLAG_SOURCEN_6 (PMR_UCC_EFS) */
#define PMB_EFS_MCP1_FLAG_SOURCEN_6       0x1838
#define ABS_PMB_EFS_MCP1_FLAG_SOURCEN_6   0x02055838UL

#define PMB_EFS_MCP1_FLAG_SOURCE_6_MASK   0x0000007FUL
#define PMB_EFS_MCP1_FLAG_SOURCE_6_SHIFT  0
#define PMB_EFS_MCP1_FLAG_SOURCE_6_SIGNED 0

/* Register UCC_EFS_MCP1_FLAG_SOURCEN_7 (PMR_UCC_EFS) */
#define PMB_EFS_MCP1_FLAG_SOURCEN_7       0x183C
#define ABS_PMB_EFS_MCP1_FLAG_SOURCEN_7   0x0205583CUL

#define PMB_EFS_MCP1_FLAG_SOURCE_7_MASK   0x0000007FUL
#define PMB_EFS_MCP1_FLAG_SOURCE_7_SHIFT  0
#define PMB_EFS_MCP1_FLAG_SOURCE_7_SIGNED 0

/* Register UCC_EFS_MCP2_FLAG_SOURCEN_0 (PMR_UCC_EFS) */
#define PMB_EFS_MCP2_FLAG_SOURCEN_0       0x1840
#define ABS_PMB_EFS_MCP2_FLAG_SOURCEN_0   0x02055840UL

#define PMB_EFS_MCP2_FLAG_SOURCE_0_MASK   0x0000007FUL
#define PMB_EFS_MCP2_FLAG_SOURCE_0_SHIFT  0
#define PMB_EFS_MCP2_FLAG_SOURCE_0_SIGNED 0

/* Register UCC_EFS_MCP2_FLAG_SOURCEN_1 (PMR_UCC_EFS) */
#define PMB_EFS_MCP2_FLAG_SOURCEN_1       0x1844
#define ABS_PMB_EFS_MCP2_FLAG_SOURCEN_1   0x02055844UL

#define PMB_EFS_MCP2_FLAG_SOURCE_1_MASK   0x0000007FUL
#define PMB_EFS_MCP2_FLAG_SOURCE_1_SHIFT  0
#define PMB_EFS_MCP2_FLAG_SOURCE_1_SIGNED 0

/* Register UCC_EFS_MCP2_FLAG_SOURCEN_2 (PMR_UCC_EFS) */
#define PMB_EFS_MCP2_FLAG_SOURCEN_2       0x1848
#define ABS_PMB_EFS_MCP2_FLAG_SOURCEN_2   0x02055848UL

#define PMB_EFS_MCP2_FLAG_SOURCE_2_MASK   0x0000007FUL
#define PMB_EFS_MCP2_FLAG_SOURCE_2_SHIFT  0
#define PMB_EFS_MCP2_FLAG_SOURCE_2_SIGNED 0

/* Register UCC_EFS_MCP2_FLAG_SOURCEN_3 (PMR_UCC_EFS) */
#define PMB_EFS_MCP2_FLAG_SOURCEN_3       0x184C
#define ABS_PMB_EFS_MCP2_FLAG_SOURCEN_3   0x0205584CUL

#define PMB_EFS_MCP2_FLAG_SOURCE_3_MASK   0x0000007FUL
#define PMB_EFS_MCP2_FLAG_SOURCE_3_SHIFT  0
#define PMB_EFS_MCP2_FLAG_SOURCE_3_SIGNED 0

/* Register UCC_EFS_MCP2_FLAG_SOURCEN_4 (PMR_UCC_EFS) */
#define PMB_EFS_MCP2_FLAG_SOURCEN_4       0x1850
#define ABS_PMB_EFS_MCP2_FLAG_SOURCEN_4   0x02055850UL

#define PMB_EFS_MCP2_FLAG_SOURCE_4_MASK   0x0000007FUL
#define PMB_EFS_MCP2_FLAG_SOURCE_4_SHIFT  0
#define PMB_EFS_MCP2_FLAG_SOURCE_4_SIGNED 0

/* Register UCC_EFS_MCP2_FLAG_SOURCEN_5 (PMR_UCC_EFS) */
#define PMB_EFS_MCP2_FLAG_SOURCEN_5       0x1854
#define ABS_PMB_EFS_MCP2_FLAG_SOURCEN_5   0x02055854UL

#define PMB_EFS_MCP2_FLAG_SOURCE_5_MASK   0x0000007FUL
#define PMB_EFS_MCP2_FLAG_SOURCE_5_SHIFT  0
#define PMB_EFS_MCP2_FLAG_SOURCE_5_SIGNED 0

/* Register UCC_EFS_MCP2_FLAG_SOURCEN_6 (PMR_UCC_EFS) */
#define PMB_EFS_MCP2_FLAG_SOURCEN_6       0x1858
#define ABS_PMB_EFS_MCP2_FLAG_SOURCEN_6   0x02055858UL

#define PMB_EFS_MCP2_FLAG_SOURCE_6_MASK   0x0000007FUL
#define PMB_EFS_MCP2_FLAG_SOURCE_6_SHIFT  0
#define PMB_EFS_MCP2_FLAG_SOURCE_6_SIGNED 0

/* Register UCC_EFS_MCP2_FLAG_SOURCEN_7 (PMR_UCC_EFS) */
#define PMB_EFS_MCP2_FLAG_SOURCEN_7       0x185C
#define ABS_PMB_EFS_MCP2_FLAG_SOURCEN_7   0x0205585CUL

#define PMB_EFS_MCP2_FLAG_SOURCE_7_MASK   0x0000007FUL
#define PMB_EFS_MCP2_FLAG_SOURCE_7_SHIFT  0
#define PMB_EFS_MCP2_FLAG_SOURCE_7_SIGNED 0

/* Register UCC_EFS_MCP3_FLAG_SOURCEN_0 (PMR_UCC_EFS) */
#define PMB_EFS_MCP3_FLAG_SOURCEN_0       0x1860
#define ABS_PMB_EFS_MCP3_FLAG_SOURCEN_0   0x02055860UL

#define PMB_EFS_MCP3_FLAG_SOURCE_0_MASK   0x0000007FUL
#define PMB_EFS_MCP3_FLAG_SOURCE_0_SHIFT  0
#define PMB_EFS_MCP3_FLAG_SOURCE_0_SIGNED 0

/* Register UCC_EFS_MCP3_FLAG_SOURCEN_1 (PMR_UCC_EFS) */
#define PMB_EFS_MCP3_FLAG_SOURCEN_1       0x1864
#define ABS_PMB_EFS_MCP3_FLAG_SOURCEN_1   0x02055864UL

#define PMB_EFS_MCP3_FLAG_SOURCE_1_MASK   0x0000007FUL
#define PMB_EFS_MCP3_FLAG_SOURCE_1_SHIFT  0
#define PMB_EFS_MCP3_FLAG_SOURCE_1_SIGNED 0

/* Register UCC_EFS_MCP3_FLAG_SOURCEN_2 (PMR_UCC_EFS) */
#define PMB_EFS_MCP3_FLAG_SOURCEN_2       0x1868
#define ABS_PMB_EFS_MCP3_FLAG_SOURCEN_2   0x02055868UL

#define PMB_EFS_MCP3_FLAG_SOURCE_2_MASK   0x0000007FUL
#define PMB_EFS_MCP3_FLAG_SOURCE_2_SHIFT  0
#define PMB_EFS_MCP3_FLAG_SOURCE_2_SIGNED 0

/* Register UCC_EFS_MCP3_FLAG_SOURCEN_3 (PMR_UCC_EFS) */
#define PMB_EFS_MCP3_FLAG_SOURCEN_3       0x186C
#define ABS_PMB_EFS_MCP3_FLAG_SOURCEN_3   0x0205586CUL

#define PMB_EFS_MCP3_FLAG_SOURCE_3_MASK   0x0000007FUL
#define PMB_EFS_MCP3_FLAG_SOURCE_3_SHIFT  0
#define PMB_EFS_MCP3_FLAG_SOURCE_3_SIGNED 0

/* Register UCC_EFS_MCP3_FLAG_SOURCEN_4 (PMR_UCC_EFS) */
#define PMB_EFS_MCP3_FLAG_SOURCEN_4       0x1870
#define ABS_PMB_EFS_MCP3_FLAG_SOURCEN_4   0x02055870UL

#define PMB_EFS_MCP3_FLAG_SOURCE_4_MASK   0x0000007FUL
#define PMB_EFS_MCP3_FLAG_SOURCE_4_SHIFT  0
#define PMB_EFS_MCP3_FLAG_SOURCE_4_SIGNED 0

/* Register UCC_EFS_MCP3_FLAG_SOURCEN_5 (PMR_UCC_EFS) */
#define PMB_EFS_MCP3_FLAG_SOURCEN_5       0x1874
#define ABS_PMB_EFS_MCP3_FLAG_SOURCEN_5   0x02055874UL

#define PMB_EFS_MCP3_FLAG_SOURCE_5_MASK   0x0000007FUL
#define PMB_EFS_MCP3_FLAG_SOURCE_5_SHIFT  0
#define PMB_EFS_MCP3_FLAG_SOURCE_5_SIGNED 0

/* Register UCC_EFS_MCP3_FLAG_SOURCEN_6 (PMR_UCC_EFS) */
#define PMB_EFS_MCP3_FLAG_SOURCEN_6       0x1878
#define ABS_PMB_EFS_MCP3_FLAG_SOURCEN_6   0x02055878UL

#define PMB_EFS_MCP3_FLAG_SOURCE_6_MASK   0x0000007FUL
#define PMB_EFS_MCP3_FLAG_SOURCE_6_SHIFT  0
#define PMB_EFS_MCP3_FLAG_SOURCE_6_SIGNED 0

/* Register UCC_EFS_MCP3_FLAG_SOURCEN_7 (PMR_UCC_EFS) */
#define PMB_EFS_MCP3_FLAG_SOURCEN_7       0x187C
#define ABS_PMB_EFS_MCP3_FLAG_SOURCEN_7   0x0205587CUL

#define PMB_EFS_MCP3_FLAG_SOURCE_7_MASK   0x0000007FUL
#define PMB_EFS_MCP3_FLAG_SOURCE_7_SHIFT  0
#define PMB_EFS_MCP3_FLAG_SOURCE_7_SIGNED 0

/* Register UCC_EFS_MCP4_FLAG_SOURCEN_0 (PMR_UCC_EFS) */
#define PMB_EFS_MCP4_FLAG_SOURCEN_0       0x1880
#define ABS_PMB_EFS_MCP4_FLAG_SOURCEN_0   0x02055880UL

#define PMB_EFS_MCP4_FLAG_SOURCE_0_MASK   0x0000007FUL
#define PMB_EFS_MCP4_FLAG_SOURCE_0_SHIFT  0
#define PMB_EFS_MCP4_FLAG_SOURCE_0_SIGNED 0

/* Register UCC_EFS_MCP4_FLAG_SOURCEN_1 (PMR_UCC_EFS) */
#define PMB_EFS_MCP4_FLAG_SOURCEN_1       0x1884
#define ABS_PMB_EFS_MCP4_FLAG_SOURCEN_1   0x02055884UL

#define PMB_EFS_MCP4_FLAG_SOURCE_1_MASK   0x0000007FUL
#define PMB_EFS_MCP4_FLAG_SOURCE_1_SHIFT  0
#define PMB_EFS_MCP4_FLAG_SOURCE_1_SIGNED 0

/* Register UCC_EFS_MCP4_FLAG_SOURCEN_2 (PMR_UCC_EFS) */
#define PMB_EFS_MCP4_FLAG_SOURCEN_2       0x1888
#define ABS_PMB_EFS_MCP4_FLAG_SOURCEN_2   0x02055888UL

#define PMB_EFS_MCP4_FLAG_SOURCE_2_MASK   0x0000007FUL
#define PMB_EFS_MCP4_FLAG_SOURCE_2_SHIFT  0
#define PMB_EFS_MCP4_FLAG_SOURCE_2_SIGNED 0

/* Register UCC_EFS_MCP4_FLAG_SOURCEN_3 (PMR_UCC_EFS) */
#define PMB_EFS_MCP4_FLAG_SOURCEN_3       0x188C
#define ABS_PMB_EFS_MCP4_FLAG_SOURCEN_3   0x0205588CUL

#define PMB_EFS_MCP4_FLAG_SOURCE_3_MASK   0x0000007FUL
#define PMB_EFS_MCP4_FLAG_SOURCE_3_SHIFT  0
#define PMB_EFS_MCP4_FLAG_SOURCE_3_SIGNED 0

/* Register UCC_EFS_MCP4_FLAG_SOURCEN_4 (PMR_UCC_EFS) */
#define PMB_EFS_MCP4_FLAG_SOURCEN_4       0x1890
#define ABS_PMB_EFS_MCP4_FLAG_SOURCEN_4   0x02055890UL

#define PMB_EFS_MCP4_FLAG_SOURCE_4_MASK   0x0000007FUL
#define PMB_EFS_MCP4_FLAG_SOURCE_4_SHIFT  0
#define PMB_EFS_MCP4_FLAG_SOURCE_4_SIGNED 0

/* Register UCC_EFS_MCP4_FLAG_SOURCEN_5 (PMR_UCC_EFS) */
#define PMB_EFS_MCP4_FLAG_SOURCEN_5       0x1894
#define ABS_PMB_EFS_MCP4_FLAG_SOURCEN_5   0x02055894UL

#define PMB_EFS_MCP4_FLAG_SOURCE_5_MASK   0x0000007FUL
#define PMB_EFS_MCP4_FLAG_SOURCE_5_SHIFT  0
#define PMB_EFS_MCP4_FLAG_SOURCE_5_SIGNED 0

/* Register UCC_EFS_MCP4_FLAG_SOURCEN_6 (PMR_UCC_EFS) */
#define PMB_EFS_MCP4_FLAG_SOURCEN_6       0x1898
#define ABS_PMB_EFS_MCP4_FLAG_SOURCEN_6   0x02055898UL

#define PMB_EFS_MCP4_FLAG_SOURCE_6_MASK   0x0000007FUL
#define PMB_EFS_MCP4_FLAG_SOURCE_6_SHIFT  0
#define PMB_EFS_MCP4_FLAG_SOURCE_6_SIGNED 0

/* Register UCC_EFS_MCP4_FLAG_SOURCEN_7 (PMR_UCC_EFS) */
#define PMB_EFS_MCP4_FLAG_SOURCEN_7       0x189C
#define ABS_PMB_EFS_MCP4_FLAG_SOURCEN_7   0x0205589CUL

#define PMB_EFS_MCP4_FLAG_SOURCE_7_MASK   0x0000007FUL
#define PMB_EFS_MCP4_FLAG_SOURCE_7_SHIFT  0
#define PMB_EFS_MCP4_FLAG_SOURCE_7_SIGNED 0

/* Register UCC_EFS_MCP5_FLAG_SOURCEN_0 (PMR_UCC_EFS) */
#define PMB_EFS_MCP5_FLAG_SOURCEN_0       0x18A0
#define ABS_PMB_EFS_MCP5_FLAG_SOURCEN_0   0x020558A0UL

#define PMB_EFS_MCP5_FLAG_SOURCE_0_MASK   0x0000007FUL
#define PMB_EFS_MCP5_FLAG_SOURCE_0_SHIFT  0
#define PMB_EFS_MCP5_FLAG_SOURCE_0_SIGNED 0

/* Register UCC_EFS_MCP5_FLAG_SOURCEN_1 (PMR_UCC_EFS) */
#define PMB_EFS_MCP5_FLAG_SOURCEN_1       0x18A4
#define ABS_PMB_EFS_MCP5_FLAG_SOURCEN_1   0x020558A4UL

#define PMB_EFS_MCP5_FLAG_SOURCE_1_MASK   0x0000007FUL
#define PMB_EFS_MCP5_FLAG_SOURCE_1_SHIFT  0
#define PMB_EFS_MCP5_FLAG_SOURCE_1_SIGNED 0

/* Register UCC_EFS_MCP5_FLAG_SOURCEN_2 (PMR_UCC_EFS) */
#define PMB_EFS_MCP5_FLAG_SOURCEN_2       0x18A8
#define ABS_PMB_EFS_MCP5_FLAG_SOURCEN_2   0x020558A8UL

#define PMB_EFS_MCP5_FLAG_SOURCE_2_MASK   0x0000007FUL
#define PMB_EFS_MCP5_FLAG_SOURCE_2_SHIFT  0
#define PMB_EFS_MCP5_FLAG_SOURCE_2_SIGNED 0

/* Register UCC_EFS_MCP5_FLAG_SOURCEN_3 (PMR_UCC_EFS) */
#define PMB_EFS_MCP5_FLAG_SOURCEN_3       0x18AC
#define ABS_PMB_EFS_MCP5_FLAG_SOURCEN_3   0x020558ACUL

#define PMB_EFS_MCP5_FLAG_SOURCE_3_MASK   0x0000007FUL
#define PMB_EFS_MCP5_FLAG_SOURCE_3_SHIFT  0
#define PMB_EFS_MCP5_FLAG_SOURCE_3_SIGNED 0

/* Register UCC_EFS_MCP5_FLAG_SOURCEN_4 (PMR_UCC_EFS) */
#define PMB_EFS_MCP5_FLAG_SOURCEN_4       0x18B0
#define ABS_PMB_EFS_MCP5_FLAG_SOURCEN_4   0x020558B0UL

#define PMB_EFS_MCP5_FLAG_SOURCE_4_MASK   0x0000007FUL
#define PMB_EFS_MCP5_FLAG_SOURCE_4_SHIFT  0
#define PMB_EFS_MCP5_FLAG_SOURCE_4_SIGNED 0

/* Register UCC_EFS_MCP5_FLAG_SOURCEN_5 (PMR_UCC_EFS) */
#define PMB_EFS_MCP5_FLAG_SOURCEN_5       0x18B4
#define ABS_PMB_EFS_MCP5_FLAG_SOURCEN_5   0x020558B4UL

#define PMB_EFS_MCP5_FLAG_SOURCE_5_MASK   0x0000007FUL
#define PMB_EFS_MCP5_FLAG_SOURCE_5_SHIFT  0
#define PMB_EFS_MCP5_FLAG_SOURCE_5_SIGNED 0

/* Register UCC_EFS_MCP5_FLAG_SOURCEN_6 (PMR_UCC_EFS) */
#define PMB_EFS_MCP5_FLAG_SOURCEN_6       0x18B8
#define ABS_PMB_EFS_MCP5_FLAG_SOURCEN_6   0x020558B8UL

#define PMB_EFS_MCP5_FLAG_SOURCE_6_MASK   0x0000007FUL
#define PMB_EFS_MCP5_FLAG_SOURCE_6_SHIFT  0
#define PMB_EFS_MCP5_FLAG_SOURCE_6_SIGNED 0

/* Register UCC_EFS_MCP5_FLAG_SOURCEN_7 (PMR_UCC_EFS) */
#define PMB_EFS_MCP5_FLAG_SOURCEN_7       0x18BC
#define ABS_PMB_EFS_MCP5_FLAG_SOURCEN_7   0x020558BCUL

#define PMB_EFS_MCP5_FLAG_SOURCE_7_MASK   0x0000007FUL
#define PMB_EFS_MCP5_FLAG_SOURCE_7_SHIFT  0
#define PMB_EFS_MCP5_FLAG_SOURCE_7_SIGNED 0

/* Register UCC_EFS_MTX_INTERRUPT_SOURCE (PMR_UCC_EFS) */
#define PMB_EFS_MTX_INTERRUPT_SOURCE     0x1900
#define ABS_PMB_EFS_MTX_INTERRUPT_SOURCE 0x02055900UL

#define PMB_EFS_MTX_FLAG_SOURCE_MASK     0x0000007FUL
#define PMB_EFS_MTX_FLAG_SOURCE_SHIFT    0
#define PMB_EFS_MTX_FLAG_SOURCE_SIGNED   0

/* Register UCC_EFS_MTX_INTERRUPT_STAT (PMR_UCC_EFS) */
#define PMB_EFS_MTX_INTERRUPT_STAT     0x1A00
#define ABS_PMB_EFS_MTX_INTERRUPT_STAT 0x02055A00UL

#define PMB_EFS_MTX_IRQ_STATUS_MASK    0x00000001UL
#define PMB_EFS_MTX_IRQ_STATUS_SHIFT   0
#define PMB_EFS_MTX_IRQ_STATUS_SIGNED  0

/* Register UCC_EFS_MTX_INTERRUPT_ENAB (PMR_UCC_EFS) */
#define PMB_EFS_MTX_INTERRUPT_ENAB     0x1A04
#define ABS_PMB_EFS_MTX_INTERRUPT_ENAB 0x02055A04UL

#define PMB_EFS_MTX_IRQ_ENABLE_MASK    0x00000001UL
#define PMB_EFS_MTX_IRQ_ENABLE_SHIFT   0
#define PMB_EFS_MTX_IRQ_ENABLE_SIGNED  0

/* Register UCC_EFS_MTX_INTERRUPT_CLR (PMR_UCC_EFS) */
#define PMB_EFS_MTX_INTERRUPT_CLR     0x1A08
#define ABS_PMB_EFS_MTX_INTERRUPT_CLR 0x02055A08UL

#define PMB_EFS_MTX_IRQ_CLEAR_MASK    0x00000001UL
#define PMB_EFS_MTX_IRQ_CLEAR_SHIFT   0
#define PMB_EFS_MTX_IRQ_CLEAR_SIGNED  0

/* Register UCC_EFS_MTX_INTERRUPT_ENAB_HOLDOFF (PMR_UCC_EFS) */
#define PMB_EFS_MTX_INTERRUPT_ENAB_HOLDOFF     0x1A0C
#define ABS_PMB_EFS_MTX_INTERRUPT_ENAB_HOLDOFF 0x02055A0CUL

#define PMB_EFS_MTX_IRQ_ENABLE_HOLDOFF_MASK    0x000001FFUL
#define PMB_EFS_MTX_IRQ_ENABLE_HOLDOFF_SHIFT   0
#define PMB_EFS_MTX_IRQ_ENABLE_HOLDOFF_SIGNED  0

/* Register UCC_EFS_MTX_INTERRUPT_CLR_HOLDOFF (PMR_UCC_EFS) */
#define PMB_EFS_MTX_INTERRUPT_CLR_HOLDOFF     0x1A10
#define ABS_PMB_EFS_MTX_INTERRUPT_CLR_HOLDOFF 0x02055A10UL

#define PMB_EFS_MTX_IRQ_CLEAR_HOLDOFF_MASK    0x000001FFUL
#define PMB_EFS_MTX_IRQ_CLEAR_HOLDOFF_SHIFT   0
#define PMB_EFS_MTX_IRQ_CLEAR_HOLDOFF_SIGNED  0

/* Register UCC_EFS_BUILD_0 (PMR_UCC_EFS) */
#define PMB_EFS_BUILD_0                    0x1FC0
#define ABS_PMB_EFS_BUILD_0                0x02055FC0UL

#define PMB_EFS_BUILD_NUM_AND_FLAGS_MASK   0x000000FFUL
#define PMB_EFS_BUILD_NUM_AND_FLAGS_SHIFT  0
#define PMB_EFS_BUILD_NUM_AND_FLAGS_SIGNED 0

/* Register UCC_EFS_BUILD_1 (PMR_UCC_EFS) */
#define PMB_EFS_BUILD_1                    0x1FC4
#define ABS_PMB_EFS_BUILD_1                0x02055FC4UL

#define PMB_EFS_BUILD_QR_AF_NUM_INC_MASK   0x00000003UL
#define PMB_EFS_BUILD_QR_AF_NUM_INC_SHIFT  0
#define PMB_EFS_BUILD_QR_AF_NUM_INC_SIGNED 0

#define PMB_EFS_BUILD_QR_SEL_INC_MASK      0x000000F0UL
#define PMB_EFS_BUILD_QR_SEL_INC_SHIFT     4
#define PMB_EFS_BUILD_QR_SEL_INC_SIGNED    0

/* Register UCC_EFS_BUILD_2 (PMR_UCC_EFS) */
#define PMB_EFS_BUILD_2                        0x1FC8
#define ABS_PMB_EFS_BUILD_2                    0x02055FC8UL

#define PMB_EFS_BUILD_GF_SEL_AF_NUM_INC_MASK   0x00000003UL
#define PMB_EFS_BUILD_GF_SEL_AF_NUM_INC_SHIFT  0
#define PMB_EFS_BUILD_GF_SEL_AF_NUM_INC_SIGNED 0

#define PMB_EFS_BUILD_GF_SEL_INC_MASK          0x000000F0UL
#define PMB_EFS_BUILD_GF_SEL_INC_SHIFT         4
#define PMB_EFS_BUILD_GF_SEL_INC_SIGNED        0

/* Register UCC_EFS_BUILD_3 (PMR_UCC_EFS) */
#define PMB_EFS_BUILD_3                   0x1FCC
#define ABS_PMB_EFS_BUILD_3               0x02055FCCUL

#define PMB_EFS_BUILD_NUM_OR_FLAGS_MASK   0x000000FFUL
#define PMB_EFS_BUILD_NUM_OR_FLAGS_SHIFT  0
#define PMB_EFS_BUILD_NUM_OR_FLAGS_SIGNED 0

/* Register UCC_EFS_BUILD_4 (PMR_UCC_EFS) */
#define PMB_EFS_BUILD_4                     0x1FD0
#define ABS_PMB_EFS_BUILD_4                 0x02055FD0UL

#define PMB_EFS_BUILD_AND_OF_NUM_INC_MASK   0x00000003UL
#define PMB_EFS_BUILD_AND_OF_NUM_INC_SHIFT  0
#define PMB_EFS_BUILD_AND_OF_NUM_INC_SIGNED 0

#define PMB_EFS_BUILD_OR_SEL_INC_MASK       0x000000F0UL
#define PMB_EFS_BUILD_OR_SEL_INC_SHIFT      4
#define PMB_EFS_BUILD_OR_SEL_INC_SIGNED     0

/* Register UCC_EFS_BUILD_5 (PMR_UCC_EFS) */
#define PMB_EFS_BUILD_5                       0x1FD4
#define ABS_PMB_EFS_BUILD_5                   0x02055FD4UL

#define PMB_EFS_BUILD_NUM_GF_SEL_FLAGS_MASK   0x0000007FUL
#define PMB_EFS_BUILD_NUM_GF_SEL_FLAGS_SHIFT  0
#define PMB_EFS_BUILD_NUM_GF_SEL_FLAGS_SIGNED 0

/* Register UCC_EFS_BUILD_6 (PMR_UCC_EFS) */
#define PMB_EFS_BUILD_6                0x1FD8
#define ABS_PMB_EFS_BUILD_6            0x02055FD8UL

#define PMB_EFS_BUILD_MAX_GF_ID_MASK   0x000003FFUL
#define PMB_EFS_BUILD_MAX_GF_ID_SHIFT  0
#define PMB_EFS_BUILD_MAX_GF_ID_SIGNED 0

/* Register MCP_PERIP_APC (PMR_MCP5) */
#define PMB_MCP5_PERIP_APC      0x0000
#define ABS_PMB_MCP5_PERIP_APC  0x02056000UL

#define PMB_MCP5_INT_APC_MASK   0x00FFFFFFUL
#define PMB_MCP5_INT_APC_SHIFT  0
#define PMB_MCP5_INT_APC_SIGNED 0

/* Register MCP_PERIP_CLK_ENABLE (PMR_MCP5) */
#define PMB_MCP5_PERIP_CLK_ENABLE              0x0010
#define ABS_PMB_MCP5_PERIP_CLK_ENABLE          0x02056010UL

#define PMB_MCP5_MM_TSO_CLK_ENABLE_MASK        0x00000002UL
#define PMB_MCP5_MM_TSO_CLK_ENABLE_SHIFT       1
#define PMB_MCP5_MM_TSO_CLK_ENABLE_SIGNED      0

#define PMB_MCP5_MM_DERAND_CLK_ENABLE_MASK     0x00000004UL
#define PMB_MCP5_MM_DERAND_CLK_ENABLE_SHIFT    2
#define PMB_MCP5_MM_DERAND_CLK_ENABLE_SIGNED   0

#define PMB_MCP5_MM_DEMAPPER_CLK_ENABLE_MASK   0x00000008UL
#define PMB_MCP5_MM_DEMAPPER_CLK_ENABLE_SHIFT  3
#define PMB_MCP5_MM_DEMAPPER_CLK_ENABLE_SIGNED 0

#define PMB_MCP5_MM_OUTPROC_CLK_ENABLE_MASK    0x00000010UL
#define PMB_MCP5_MM_OUTPROC_CLK_ENABLE_SHIFT   4
#define PMB_MCP5_MM_OUTPROC_CLK_ENABLE_SIGNED  0

#define PMB_MCP5_MM_PACKER_CLK_ENABLE_MASK     0x00000020UL
#define PMB_MCP5_MM_PACKER_CLK_ENABLE_SHIFT    5
#define PMB_MCP5_MM_PACKER_CLK_ENABLE_SIGNED   0

#define PMB_MCP5_MM_HSBDI_CLK_ENABLE_MASK      0x00000040UL
#define PMB_MCP5_MM_HSBDI_CLK_ENABLE_SHIFT     6
#define PMB_MCP5_MM_HSBDI_CLK_ENABLE_SIGNED    0

#define PMB_MCP5_MM_RESAMP_CLK_ENABLE_MASK     0x00000080UL
#define PMB_MCP5_MM_RESAMP_CLK_ENABLE_SHIFT    7
#define PMB_MCP5_MM_RESAMP_CLK_ENABLE_SIGNED   0

#define PMB_MCP5_MM_TS_SYNC_CLK_ENABLE_MASK    0x00000100UL
#define PMB_MCP5_MM_TS_SYNC_CLK_ENABLE_SHIFT   8
#define PMB_MCP5_MM_TS_SYNC_CLK_ENABLE_SIGNED  0

#define PMB_MCP5_MM_LDPC_2X_CLK_ENABLE_MASK    0x00000200UL
#define PMB_MCP5_MM_LDPC_2X_CLK_ENABLE_SHIFT   9
#define PMB_MCP5_MM_LDPC_2X_CLK_ENABLE_SIGNED  0

#define PMB_MCP5_MM_LDPC_CLK_ENABLE_MASK       0x00000400UL
#define PMB_MCP5_MM_LDPC_CLK_ENABLE_SHIFT      10
#define PMB_MCP5_MM_LDPC_CLK_ENABLE_SIGNED     0

#define PMB_MCP5_MM_OD_CLK_ENABLE_MASK         0x00000800UL
#define PMB_MCP5_MM_OD_CLK_ENABLE_SHIFT        11
#define PMB_MCP5_MM_OD_CLK_ENABLE_SIGNED       0

#define PMB_MCP5_MM_TURBO_CLK_ENABLE_MASK      0x00001000UL
#define PMB_MCP5_MM_TURBO_CLK_ENABLE_SHIFT     12
#define PMB_MCP5_MM_TURBO_CLK_ENABLE_SIGNED    0

#define PMB_MCP5_MM_DFE_CLK_ENABLE_MASK        0x00002000UL
#define PMB_MCP5_MM_DFE_CLK_ENABLE_SHIFT       13
#define PMB_MCP5_MM_DFE_CLK_ENABLE_SIGNED      0

#define PMB_MCP5_MM_TXC_CLK_ENABLE_MASK        0x00004000UL
#define PMB_MCP5_MM_TXC_CLK_ENABLE_SHIFT       14
#define PMB_MCP5_MM_TXC_CLK_ENABLE_SIGNED      0

#define PMB_MCP5_MM_TXP_CLK_ENABLE_MASK        0x00008000UL
#define PMB_MCP5_MM_TXP_CLK_ENABLE_SHIFT       15
#define PMB_MCP5_MM_TXP_CLK_ENABLE_SIGNED      0

#define PMB_MCP5_MM_EDAGC_CLK_ENABLE_MASK      0x00010000UL
#define PMB_MCP5_MM_EDAGC_CLK_ENABLE_SHIFT     16
#define PMB_MCP5_MM_EDAGC_CLK_ENABLE_SIGNED    0

#define PMB_MCP5_MM_SCP4_CLK_ENABLE_MASK       0x00020000UL
#define PMB_MCP5_MM_SCP4_CLK_ENABLE_SHIFT      17
#define PMB_MCP5_MM_SCP4_CLK_ENABLE_SIGNED     0

#define PMB_MCP5_MM_SCP3_CLK_ENABLE_MASK       0x00040000UL
#define PMB_MCP5_MM_SCP3_CLK_ENABLE_SHIFT      18
#define PMB_MCP5_MM_SCP3_CLK_ENABLE_SIGNED     0

#define PMB_MCP5_MM_SCP2_CLK_ENABLE_MASK       0x00080000UL
#define PMB_MCP5_MM_SCP2_CLK_ENABLE_SHIFT      19
#define PMB_MCP5_MM_SCP2_CLK_ENABLE_SIGNED     0

#define PMB_MCP5_MM_SCP_CLK_ENABLE_MASK        0x00100000UL
#define PMB_MCP5_MM_SCP_CLK_ENABLE_SHIFT       20
#define PMB_MCP5_MM_SCP_CLK_ENABLE_SIGNED      0

#define PMB_MCP5_MM_MCP_CLK_ENABLE_MASK        0x00200000UL
#define PMB_MCP5_MM_MCP_CLK_ENABLE_SHIFT       21
#define PMB_MCP5_MM_MCP_CLK_ENABLE_SIGNED      0

#define PMB_MCP5_MM_VIT_CLK_ENABLE_MASK        0x00400000UL
#define PMB_MCP5_MM_VIT_CLK_ENABLE_SHIFT       22
#define PMB_MCP5_MM_VIT_CLK_ENABLE_SIGNED      0

#define PMB_MCP5_MM_VIT2_CLK_ENABLE_MASK       0x00800000UL
#define PMB_MCP5_MM_VIT2_CLK_ENABLE_SHIFT      23
#define PMB_MCP5_MM_VIT2_CLK_ENABLE_SIGNED     0

/* Register MCP_PERIP_CLK_ENABLE2 (PMR_MCP5) */
#define PMB_MCP5_PERIP_CLK_ENABLE2             0x0014
#define ABS_PMB_MCP5_PERIP_CLK_ENABLE2         0x02056014UL

#define PMB_MCP5_MM_OD2_CLK_ENABLE_MASK        0x00000002UL
#define PMB_MCP5_MM_OD2_CLK_ENABLE_SHIFT       1
#define PMB_MCP5_MM_OD2_CLK_ENABLE_SIGNED      0

#define PMB_MCP5_MM_BT_CLK_ENABLE_MASK         0x00000004UL
#define PMB_MCP5_MM_BT_CLK_ENABLE_SHIFT        2
#define PMB_MCP5_MM_BT_CLK_ENABLE_SIGNED       0

#define PMB_MCP5_MM_PACKER2_CLK_ENABLE_MASK    0x00000008UL
#define PMB_MCP5_MM_PACKER2_CLK_ENABLE_SHIFT   3
#define PMB_MCP5_MM_PACKER2_CLK_ENABLE_SIGNED  0

#define PMB_MCP5_MM_SCP12_CLK_ENABLE_MASK      0x00000010UL
#define PMB_MCP5_MM_SCP12_CLK_ENABLE_SHIFT     4
#define PMB_MCP5_MM_SCP12_CLK_ENABLE_SIGNED    0

#define PMB_MCP5_MM_SCP11_CLK_ENABLE_MASK      0x00000020UL
#define PMB_MCP5_MM_SCP11_CLK_ENABLE_SHIFT     5
#define PMB_MCP5_MM_SCP11_CLK_ENABLE_SIGNED    0

#define PMB_MCP5_MM_SCP10_CLK_ENABLE_MASK      0x00000040UL
#define PMB_MCP5_MM_SCP10_CLK_ENABLE_SHIFT     6
#define PMB_MCP5_MM_SCP10_CLK_ENABLE_SIGNED    0

#define PMB_MCP5_MM_SCP9_CLK_ENABLE_MASK       0x00000080UL
#define PMB_MCP5_MM_SCP9_CLK_ENABLE_SHIFT      7
#define PMB_MCP5_MM_SCP9_CLK_ENABLE_SIGNED     0

#define PMB_MCP5_MM_SCP8_CLK_ENABLE_MASK       0x00000100UL
#define PMB_MCP5_MM_SCP8_CLK_ENABLE_SHIFT      8
#define PMB_MCP5_MM_SCP8_CLK_ENABLE_SIGNED     0

#define PMB_MCP5_MM_SCP7_CLK_ENABLE_MASK       0x00000200UL
#define PMB_MCP5_MM_SCP7_CLK_ENABLE_SHIFT      9
#define PMB_MCP5_MM_SCP7_CLK_ENABLE_SIGNED     0

#define PMB_MCP5_MM_SCP6_CLK_ENABLE_MASK       0x00000400UL
#define PMB_MCP5_MM_SCP6_CLK_ENABLE_SHIFT      10
#define PMB_MCP5_MM_SCP6_CLK_ENABLE_SIGNED     0

#define PMB_MCP5_MM_SCP5_CLK_ENABLE_MASK       0x00000800UL
#define PMB_MCP5_MM_SCP5_CLK_ENABLE_SHIFT      11
#define PMB_MCP5_MM_SCP5_CLK_ENABLE_SIGNED     0

#define PMB_MCP5_MM_OUTPROC2_CLK_ENABLE_MASK   0x00001000UL
#define PMB_MCP5_MM_OUTPROC2_CLK_ENABLE_SHIFT  12
#define PMB_MCP5_MM_OUTPROC2_CLK_ENABLE_SIGNED 0

#define PMB_MCP5_MM_LDPC2_2X_CLK_ENABLE_MASK   0x00002000UL
#define PMB_MCP5_MM_LDPC2_2X_CLK_ENABLE_SHIFT  13
#define PMB_MCP5_MM_LDPC2_2X_CLK_ENABLE_SIGNED 0

#define PMB_MCP5_MM_LDPC2_CLK_ENABLE_MASK      0x00004000UL
#define PMB_MCP5_MM_LDPC2_CLK_ENABLE_SHIFT     14
#define PMB_MCP5_MM_LDPC2_CLK_ENABLE_SIGNED    0

#define PMB_MCP5_MM_TSO2_CLK_ENABLE_MASK       0x00008000UL
#define PMB_MCP5_MM_TSO2_CLK_ENABLE_SHIFT      15
#define PMB_MCP5_MM_TSO2_CLK_ENABLE_SIGNED     0

#define PMB_MCP5_MM_TS_SYNC2_CLK_ENABLE_MASK   0x00010000UL
#define PMB_MCP5_MM_TS_SYNC2_CLK_ENABLE_SHIFT  16
#define PMB_MCP5_MM_TS_SYNC2_CLK_ENABLE_SIGNED 0

#define PMB_MCP5_MM_RESAMP5_CLK_ENABLE_MASK    0x00020000UL
#define PMB_MCP5_MM_RESAMP5_CLK_ENABLE_SHIFT   17
#define PMB_MCP5_MM_RESAMP5_CLK_ENABLE_SIGNED  0

#define PMB_MCP5_MM_RESAMP4_CLK_ENABLE_MASK    0x00040000UL
#define PMB_MCP5_MM_RESAMP4_CLK_ENABLE_SHIFT   18
#define PMB_MCP5_MM_RESAMP4_CLK_ENABLE_SIGNED  0

#define PMB_MCP5_MM_RESAMP3_CLK_ENABLE_MASK    0x00080000UL
#define PMB_MCP5_MM_RESAMP3_CLK_ENABLE_SHIFT   19
#define PMB_MCP5_MM_RESAMP3_CLK_ENABLE_SIGNED  0

#define PMB_MCP5_MM_RESAMP2_CLK_ENABLE_MASK    0x00100000UL
#define PMB_MCP5_MM_RESAMP2_CLK_ENABLE_SHIFT   20
#define PMB_MCP5_MM_RESAMP2_CLK_ENABLE_SIGNED  0

#define PMB_MCP5_MM_EDAGC2_CLK_ENABLE_MASK     0x00200000UL
#define PMB_MCP5_MM_EDAGC2_CLK_ENABLE_SHIFT    21
#define PMB_MCP5_MM_EDAGC2_CLK_ENABLE_SIGNED   0

#define PMB_MCP5_MM_DFE2_CLK_ENABLE_MASK       0x00400000UL
#define PMB_MCP5_MM_DFE2_CLK_ENABLE_SHIFT      22
#define PMB_MCP5_MM_DFE2_CLK_ENABLE_SIGNED     0

#define PMB_MCP5_MM_DEAGG_CLK_ENABLE_MASK      0x00800000UL
#define PMB_MCP5_MM_DEAGG_CLK_ENABLE_SHIFT     23
#define PMB_MCP5_MM_DEAGG_CLK_ENABLE_SIGNED    0

/* Register MCP_MEM_REMAP_B_CTRL (PMR_MCP5) */
#define PMB_MCP5_MEM_REMAP_B_CTRL        0x0024
#define ABS_PMB_MCP5_MEM_REMAP_B_CTRL    0x02056024UL

#define PMB_MCP5_REGION_B_NRW_MASK       0x00000001UL
#define PMB_MCP5_REGION_B_NRW_SHIFT      0
#define PMB_MCP5_REGION_B_NRW_SIGNED     0

#define PMB_MCP5_LEGACY_ADDR_MODE_MASK   0x00000002UL
#define PMB_MCP5_LEGACY_ADDR_MODE_SHIFT  1
#define PMB_MCP5_LEGACY_ADDR_MODE_SIGNED 0

/* Register MCP_PERIP_EFCN_INT (PMR_MCP5) */
#define PMB_MCP5_PERIP_EFCN_INT         0x05C4
#define ABS_PMB_MCP5_PERIP_EFCN_INT     0x020565C4UL

#define PMB_MCP5_EFCN_INT_ENABLE_MASK   0x0000FE00UL
#define PMB_MCP5_EFCN_INT_ENABLE_SHIFT  9
#define PMB_MCP5_EFCN_INT_ENABLE_SIGNED 0

/* Register MCP_PERIP_EFC1_CTRL3 (PMR_MCP5) */
#define PMB_MCP5_PERIP_EFC1_CTRL3     0x0660
#define ABS_PMB_MCP5_PERIP_EFC1_CTRL3 0x02056660UL

#define PMB_MCP5_EFC1_NEW_PC_MASK     0x00000FFFUL
#define PMB_MCP5_EFC1_NEW_PC_SHIFT    0
#define PMB_MCP5_EFC1_NEW_PC_SIGNED   0

/* Register MCP_PERIP_EFC1_CTRL4 (PMR_MCP5) */
#define PMB_MCP5_PERIP_EFC1_CTRL4     0x0664
#define ABS_PMB_MCP5_PERIP_EFC1_CTRL4 0x02056664UL

#define PMB_MCP5_EFC1_NEW_AP7_MASK    0x00FFFFFFUL
#define PMB_MCP5_EFC1_NEW_AP7_SHIFT   0
#define PMB_MCP5_EFC1_NEW_AP7_SIGNED  0

/* Register MCP_PERIP_EFC2_CTRL3 (PMR_MCP5) */
#define PMB_MCP5_PERIP_EFC2_CTRL3     0x06A0
#define ABS_PMB_MCP5_PERIP_EFC2_CTRL3 0x020566A0UL

#define PMB_MCP5_EFC2_NEW_PC_MASK     0x00000FFFUL
#define PMB_MCP5_EFC2_NEW_PC_SHIFT    0
#define PMB_MCP5_EFC2_NEW_PC_SIGNED   0

/* Register MCP_PERIP_EFC2_CTRL4 (PMR_MCP5) */
#define PMB_MCP5_PERIP_EFC2_CTRL4     0x06A4
#define ABS_PMB_MCP5_PERIP_EFC2_CTRL4 0x020566A4UL

#define PMB_MCP5_EFC2_NEW_AP7_MASK    0x00FFFFFFUL
#define PMB_MCP5_EFC2_NEW_AP7_SHIFT   0
#define PMB_MCP5_EFC2_NEW_AP7_SIGNED  0

/* Register MCP_PERIP_EFC3_CTRL3 (PMR_MCP5) */
#define PMB_MCP5_PERIP_EFC3_CTRL3     0x06E0
#define ABS_PMB_MCP5_PERIP_EFC3_CTRL3 0x020566E0UL

#define PMB_MCP5_EFC3_NEW_PC_MASK     0x00000FFFUL
#define PMB_MCP5_EFC3_NEW_PC_SHIFT    0
#define PMB_MCP5_EFC3_NEW_PC_SIGNED   0

/* Register MCP_PERIP_EFC3_CTRL4 (PMR_MCP5) */
#define PMB_MCP5_PERIP_EFC3_CTRL4     0x06E4
#define ABS_PMB_MCP5_PERIP_EFC3_CTRL4 0x020566E4UL

#define PMB_MCP5_EFC3_NEW_AP7_MASK    0x00FFFFFFUL
#define PMB_MCP5_EFC3_NEW_AP7_SHIFT   0
#define PMB_MCP5_EFC3_NEW_AP7_SIGNED  0

/* Register MCP_PERIP_EFC4_CTRL3 (PMR_MCP5) */
#define PMB_MCP5_PERIP_EFC4_CTRL3     0x0720
#define ABS_PMB_MCP5_PERIP_EFC4_CTRL3 0x02056720UL

#define PMB_MCP5_EFC4_NEW_PC_MASK     0x00000FFFUL
#define PMB_MCP5_EFC4_NEW_PC_SHIFT    0
#define PMB_MCP5_EFC4_NEW_PC_SIGNED   0

/* Register MCP_PERIP_EFC4_CTRL4 (PMR_MCP5) */
#define PMB_MCP5_PERIP_EFC4_CTRL4     0x0724
#define ABS_PMB_MCP5_PERIP_EFC4_CTRL4 0x02056724UL

#define PMB_MCP5_EFC4_NEW_AP7_MASK    0x00FFFFFFUL
#define PMB_MCP5_EFC4_NEW_AP7_SHIFT   0
#define PMB_MCP5_EFC4_NEW_AP7_SIGNED  0

/* Register MCP_PERIP_EFC5_CTRL3 (PMR_MCP5) */
#define PMB_MCP5_PERIP_EFC5_CTRL3     0x0760
#define ABS_PMB_MCP5_PERIP_EFC5_CTRL3 0x02056760UL

#define PMB_MCP5_EFC5_NEW_PC_MASK     0x00000FFFUL
#define PMB_MCP5_EFC5_NEW_PC_SHIFT    0
#define PMB_MCP5_EFC5_NEW_PC_SIGNED   0

/* Register MCP_PERIP_EFC5_CTRL4 (PMR_MCP5) */
#define PMB_MCP5_PERIP_EFC5_CTRL4     0x0764
#define ABS_PMB_MCP5_PERIP_EFC5_CTRL4 0x02056764UL

#define PMB_MCP5_EFC5_NEW_AP7_MASK    0x00FFFFFFUL
#define PMB_MCP5_EFC5_NEW_AP7_SHIFT   0
#define PMB_MCP5_EFC5_NEW_AP7_SIGNED  0

/* Register MCP_PERIP_EFC6_CTRL3 (PMR_MCP5) */
#define PMB_MCP5_PERIP_EFC6_CTRL3     0x07A0
#define ABS_PMB_MCP5_PERIP_EFC6_CTRL3 0x020567A0UL

#define PMB_MCP5_EFC6_NEW_PC_MASK     0x00000FFFUL
#define PMB_MCP5_EFC6_NEW_PC_SHIFT    0
#define PMB_MCP5_EFC6_NEW_PC_SIGNED   0

/* Register MCP_PERIP_EFC6_CTRL4 (PMR_MCP5) */
#define PMB_MCP5_PERIP_EFC6_CTRL4     0x07A4
#define ABS_PMB_MCP5_PERIP_EFC6_CTRL4 0x020567A4UL

#define PMB_MCP5_EFC6_NEW_AP7_MASK    0x00FFFFFFUL
#define PMB_MCP5_EFC6_NEW_AP7_SHIFT   0
#define PMB_MCP5_EFC6_NEW_AP7_SIGNED  0

/* Register MCP_PERIP_EFC7_CTRL3 (PMR_MCP5) */
#define PMB_MCP5_PERIP_EFC7_CTRL3     0x07E0
#define ABS_PMB_MCP5_PERIP_EFC7_CTRL3 0x020567E0UL

#define PMB_MCP5_EFC7_NEW_PC_MASK     0x00000FFFUL
#define PMB_MCP5_EFC7_NEW_PC_SHIFT    0
#define PMB_MCP5_EFC7_NEW_PC_SIGNED   0

/* Register MCP_PERIP_EFC7_CTRL4 (PMR_MCP5) */
#define PMB_MCP5_PERIP_EFC7_CTRL4     0x07E4
#define ABS_PMB_MCP5_PERIP_EFC7_CTRL4 0x020567E4UL

#define PMB_MCP5_EFC7_NEW_AP7_MASK    0x00FFFFFFUL
#define PMB_MCP5_EFC7_NEW_AP7_SHIFT   0
#define PMB_MCP5_EFC7_NEW_AP7_SIGNED  0

/* Register MCP_PERIP_PRBS_CTRL (PMR_MCP5) */
#define PMB_MCP5_PERIP_PRBS_CTRL     0x0800
#define ABS_PMB_MCP5_PERIP_PRBS_CTRL 0x02056800UL

#define PMB_MCP5_NUM_SEGS_A_MASK     0x00000F00UL
#define PMB_MCP5_NUM_SEGS_A_SHIFT    8
#define PMB_MCP5_NUM_SEGS_A_SIGNED   0

#define PMB_MCP5_START_SEG_MASK      0x0000F000UL
#define PMB_MCP5_START_SEG_SHIFT     12
#define PMB_MCP5_START_SEG_SIGNED    0

#define PMB_MCP5_PILOT_PHASE_MASK    0x00030000UL
#define PMB_MCP5_PILOT_PHASE_SHIFT   16
#define PMB_MCP5_PILOT_PHASE_SIGNED  0

#define PMB_MCP5_DIFF_DQPSK_MASK     0x00040000UL
#define PMB_MCP5_DIFF_DQPSK_SHIFT    18
#define PMB_MCP5_DIFF_DQPSK_SIGNED   0

#define PMB_MCP5_DVB_CTRL_SEL_MASK   0x00080000UL
#define PMB_MCP5_DVB_CTRL_SEL_SHIFT  19
#define PMB_MCP5_DVB_CTRL_SEL_SIGNED 0

#define PMB_MCP5_EXT_MODE_SEL_MASK   0x00100000UL
#define PMB_MCP5_EXT_MODE_SEL_SHIFT  20
#define PMB_MCP5_EXT_MODE_SEL_SIGNED 0

#define PMB_MCP5_PRBS_GEN_SEL_MASK   0x00E00000UL
#define PMB_MCP5_PRBS_GEN_SEL_SHIFT  21
#define PMB_MCP5_PRBS_GEN_SEL_SIGNED 0

/* Register MCP_PERIP_PRBS_CTRL2 (PMR_MCP5) */
#define PMB_MCP5_PERIP_PRBS_CTRL2     0x0804
#define ABS_PMB_MCP5_PERIP_PRBS_CTRL2 0x02056804UL

#define PMB_MCP5_NUM_SEGS_B_MASK      0x00000F00UL
#define PMB_MCP5_NUM_SEGS_B_SHIFT     8
#define PMB_MCP5_NUM_SEGS_B_SIGNED    0

#define PMB_MCP5_NUM_SEGS_C_MASK      0x0000F000UL
#define PMB_MCP5_NUM_SEGS_C_SHIFT     12
#define PMB_MCP5_NUM_SEGS_C_SIGNED    0

#define PMB_MCP5_LAYER_ILEAVE_MASK    0x00030000UL
#define PMB_MCP5_LAYER_ILEAVE_SHIFT   16
#define PMB_MCP5_LAYER_ILEAVE_SIGNED  0

/* Register MCP_PERIP_LFSR_CTRL (PMR_MCP5) */
#define PMB_MCP5_PERIP_LFSR_CTRL     0x0808
#define ABS_PMB_MCP5_PERIP_LFSR_CTRL 0x02056808UL

#define PMB_MCP5_LFSR_HOLDOFF_MASK   0x00001F00UL
#define PMB_MCP5_LFSR_HOLDOFF_SHIFT  8
#define PMB_MCP5_LFSR_HOLDOFF_SIGNED 0

#define PMB_MCP5_LFSR_MAPPING_MASK   0x00006000UL
#define PMB_MCP5_LFSR_MAPPING_SHIFT  13
#define PMB_MCP5_LFSR_MAPPING_SIGNED 0

#define PMB_MCP5_LFSR_PACKING_MASK   0x000E0000UL
#define PMB_MCP5_LFSR_PACKING_SHIFT  17
#define PMB_MCP5_LFSR_PACKING_SIGNED 0

/* Register MCP_PERIP_LFSR_MASK (PMR_MCP5) */
#define PMB_MCP5_PERIP_LFSR_MASK     0x080C
#define ABS_PMB_MCP5_PERIP_LFSR_MASK 0x0205680CUL

#define PMB_MCP5_LFSR_MASK_MASK      0x00FFFFFFUL
#define PMB_MCP5_LFSR_MASK_SHIFT     0
#define PMB_MCP5_LFSR_MASK_SIGNED    0

/* Register MCP_PERIP_LFSR_STATE (PMR_MCP5) */
#define PMB_MCP5_PERIP_LFSR_STATE     0x0810
#define ABS_PMB_MCP5_PERIP_LFSR_STATE 0x02056810UL

#define PMB_MCP5_LFSR_STATE_MASK      0x00FFFFFFUL
#define PMB_MCP5_LFSR_STATE_SHIFT     0
#define PMB_MCP5_LFSR_STATE_SIGNED    0

/* Register MCP_PERIP_LFSR_FEEDBACK (PMR_MCP5) */
#define PMB_MCP5_PERIP_LFSR_FEEDBACK     0x0814
#define ABS_PMB_MCP5_PERIP_LFSR_FEEDBACK 0x02056814UL

#define PMB_MCP5_LFSR_FEEDBACK_MASK      0x00FFFFFFUL
#define PMB_MCP5_LFSR_FEEDBACK_SHIFT     0
#define PMB_MCP5_LFSR_FEEDBACK_SIGNED    0

/* Register MCP_PERIP_HOST_SIG (PMR_MCP5) */
#define PMB_MCP5_PERIP_HOST_SIG      0x0820
#define ABS_PMB_MCP5_PERIP_HOST_SIG  0x02056820UL

#define PMB_MCP5_HOST_SIG_ACK_MASK   0x00000100UL
#define PMB_MCP5_HOST_SIG_ACK_SHIFT  8
#define PMB_MCP5_HOST_SIG_ACK_SIGNED 0

/* Register MCP_PERIP_FIXED28_TO_FLOAT8 (PMR_MCP5) */
#define PMB_MCP5_PERIP_FIXED28_TO_FLOAT8       0x0828
#define ABS_PMB_MCP5_PERIP_FIXED28_TO_FLOAT8   0x02056828UL

#define PMB_MCP5_FP_TO_FL_CLAMP_MASK           0x000000FFUL
#define PMB_MCP5_FP_TO_FL_CLAMP_SHIFT          0
#define PMB_MCP5_FP_TO_FL_CLAMP_SIGNED         0

#define PMB_MCP5_FP_TO_FL_MANT_WIDTH_MASK      0x00000700UL
#define PMB_MCP5_FP_TO_FL_MANT_WIDTH_SHIFT     8
#define PMB_MCP5_FP_TO_FL_MANT_WIDTH_SIGNED    0

#define PMB_MCP5_FP_TO_FL_EXP_BIAS_MASK        0x0003F000UL
#define PMB_MCP5_FP_TO_FL_EXP_BIAS_SHIFT       12
#define PMB_MCP5_FP_TO_FL_EXP_BIAS_SIGNED      0

#define PMB_MCP5_FP_TO_FL_ROUNDING_MODE_MASK   0x00300000UL
#define PMB_MCP5_FP_TO_FL_ROUNDING_MODE_SHIFT  20
#define PMB_MCP5_FP_TO_FL_ROUNDING_MODE_SIGNED 0

#define PMB_MCP5_FP_TO_FL_IS_SIGNED_MASK       0x00800000UL
#define PMB_MCP5_FP_TO_FL_IS_SIGNED_SHIFT      23
#define PMB_MCP5_FP_TO_FL_IS_SIGNED_SIGNED     0

/* Register MCP_PERIP_FLOAT8_TO_FIXED28 (PMR_MCP5) */
#define PMB_MCP5_PERIP_FLOAT8_TO_FIXED28       0x082C
#define ABS_PMB_MCP5_PERIP_FLOAT8_TO_FIXED28   0x0205682CUL

#define PMB_MCP5_FL_TO_FP_MANT_WIDTH_MASK      0x00000700UL
#define PMB_MCP5_FL_TO_FP_MANT_WIDTH_SHIFT     8
#define PMB_MCP5_FL_TO_FP_MANT_WIDTH_SIGNED    0

#define PMB_MCP5_FL_TO_FP_EXP_BIAS_MASK        0x0003F000UL
#define PMB_MCP5_FL_TO_FP_EXP_BIAS_SHIFT       12
#define PMB_MCP5_FL_TO_FP_EXP_BIAS_SIGNED      0

#define PMB_MCP5_FL_TO_FP_ROUNDING_MODE_MASK   0x00300000UL
#define PMB_MCP5_FL_TO_FP_ROUNDING_MODE_SHIFT  20
#define PMB_MCP5_FL_TO_FP_ROUNDING_MODE_SIGNED 0

#define PMB_MCP5_FL_TO_FP_IS_SIGNED_MASK       0x00800000UL
#define PMB_MCP5_FL_TO_FP_IS_SIGNED_SHIFT      23
#define PMB_MCP5_FL_TO_FP_IS_SIGNED_SIGNED     0

/* Register MCP_PERIP_CYCLE_CNT (PMR_MCP5) */
#define PMB_MCP5_PERIP_CYCLE_CNT     0x0830
#define ABS_PMB_MCP5_PERIP_CYCLE_CNT 0x02056830UL

#define PMB_MCP5_COUNT_MASK          0x000FFFFFUL
#define PMB_MCP5_COUNT_SHIFT         0
#define PMB_MCP5_COUNT_SIGNED        0

/* Register MCP_PERIP_ISSUE_CNT (PMR_MCP5) */
#define PMB_MCP5_PERIP_ISSUE_CNT     0x0834
#define ABS_PMB_MCP5_PERIP_ISSUE_CNT 0x02056834UL

#define PMB_MCP5_ISSUE_MASK          0x000FFFFFUL
#define PMB_MCP5_ISSUE_SHIFT         0
#define PMB_MCP5_ISSUE_SIGNED        0

/* Register MCP_PERIP_WAIT_CNT (PMR_MCP5) */
#define PMB_MCP5_PERIP_WAIT_CNT     0x0838
#define ABS_PMB_MCP5_PERIP_WAIT_CNT 0x02056838UL

#define PMB_MCP5_WAITS_MASK         0x000FFFFFUL
#define PMB_MCP5_WAITS_SHIFT        0
#define PMB_MCP5_WAITS_SIGNED       0

/* Register MCP_PERIP_MINMAX_CTRL (PMR_MCP5) */
#define PMB_MCP5_PERIP_MINMAX_CTRL        0x0840
#define ABS_PMB_MCP5_PERIP_MINMAX_CTRL    0x02056840UL

#define PMB_MCP5_MINMAX_HOLDOFF_MASK      0x00001F00UL
#define PMB_MCP5_MINMAX_HOLDOFF_SHIFT     8
#define PMB_MCP5_MINMAX_HOLDOFF_SIGNED    0

#define PMB_MCP5_MINMAX_INIT_ON_RD_MASK   0x00010000UL
#define PMB_MCP5_MINMAX_INIT_ON_RD_SHIFT  16
#define PMB_MCP5_MINMAX_INIT_ON_RD_SIGNED 0

#define PMB_MCP5_MINMAX_EDGE_MASK         0x00060000UL
#define PMB_MCP5_MINMAX_EDGE_SHIFT        17
#define PMB_MCP5_MINMAX_EDGE_SIGNED       0

#define PMB_MCP5_MINMAX_MODE_MASK         0x00180000UL
#define PMB_MCP5_MINMAX_MODE_SHIFT        19
#define PMB_MCP5_MINMAX_MODE_SIGNED       0

#define PMB_MCP5_MINMAX_ABS_MASK          0x00200000UL
#define PMB_MCP5_MINMAX_ABS_SHIFT         21
#define PMB_MCP5_MINMAX_ABS_SIGNED        0

#define PMB_MCP5_MINMAX_DBL_MASK          0x00400000UL
#define PMB_MCP5_MINMAX_DBL_SHIFT         22
#define PMB_MCP5_MINMAX_DBL_SIGNED        0

#define PMB_MCP5_MINMAX_INIT_MASK         0x00800000UL
#define PMB_MCP5_MINMAX_INIT_SHIFT        23
#define PMB_MCP5_MINMAX_INIT_SIGNED       0

/* Register MCP_PERIP_MINMAX_VAL (PMR_MCP5) */
#define PMB_MCP5_PERIP_MINMAX_VAL     0x0844
#define ABS_PMB_MCP5_PERIP_MINMAX_VAL 0x02056844UL

#define PMB_MCP5_MINMAX_VAL_MASK      0x00FFFF00UL
#define PMB_MCP5_MINMAX_VAL_SHIFT     8
#define PMB_MCP5_MINMAX_VAL_SIGNED    0

/* Register MCP_PERIP_MINMAX_POS (PMR_MCP5) */
#define PMB_MCP5_PERIP_MINMAX_POS     0x0848
#define ABS_PMB_MCP5_PERIP_MINMAX_POS 0x02056848UL

#define PMB_MCP5_MINMAX_POS_MASK      0x00FFFFFFUL
#define PMB_MCP5_MINMAX_POS_SHIFT     0
#define PMB_MCP5_MINMAX_POS_SIGNED    0

/* Register MCP_PERIP_PRBS_PERM0 (PMR_MCP5) */
#define PMB_MCP5_PERIP_PRBS_PERM0     0x084C
#define ABS_PMB_MCP5_PERIP_PRBS_PERM0 0x0205684CUL

#define PMB_MCP5_PRBS_PERM0_MASK      0x0000000FUL
#define PMB_MCP5_PRBS_PERM0_SHIFT     0
#define PMB_MCP5_PRBS_PERM0_SIGNED    0

#define PMB_MCP5_PRBS_PERM1_MASK      0x000000F0UL
#define PMB_MCP5_PRBS_PERM1_SHIFT     4
#define PMB_MCP5_PRBS_PERM1_SIGNED    0

#define PMB_MCP5_PRBS_PERM2_MASK      0x00000F00UL
#define PMB_MCP5_PRBS_PERM2_SHIFT     8
#define PMB_MCP5_PRBS_PERM2_SIGNED    0

#define PMB_MCP5_PRBS_PERM3_MASK      0x0000F000UL
#define PMB_MCP5_PRBS_PERM3_SHIFT     12
#define PMB_MCP5_PRBS_PERM3_SIGNED    0

#define PMB_MCP5_PRBS_PERM4_MASK      0x000F0000UL
#define PMB_MCP5_PRBS_PERM4_SHIFT     16
#define PMB_MCP5_PRBS_PERM4_SIGNED    0

#define PMB_MCP5_PRBS_PERM5_MASK      0x00F00000UL
#define PMB_MCP5_PRBS_PERM5_SHIFT     20
#define PMB_MCP5_PRBS_PERM5_SIGNED    0

/* Register MCP_PERIP_PRBS_PERM1 (PMR_MCP5) */
#define PMB_MCP5_PERIP_PRBS_PERM1     0x0850
#define ABS_PMB_MCP5_PERIP_PRBS_PERM1 0x02056850UL

#define PMB_MCP5_PRBS_PERM6_MASK      0x0000000FUL
#define PMB_MCP5_PRBS_PERM6_SHIFT     0
#define PMB_MCP5_PRBS_PERM6_SIGNED    0

#define PMB_MCP5_PRBS_PERM7_MASK      0x000000F0UL
#define PMB_MCP5_PRBS_PERM7_SHIFT     4
#define PMB_MCP5_PRBS_PERM7_SIGNED    0

#define PMB_MCP5_PRBS_PERM8_MASK      0x00000F00UL
#define PMB_MCP5_PRBS_PERM8_SHIFT     8
#define PMB_MCP5_PRBS_PERM8_SIGNED    0

#define PMB_MCP5_PRBS_PERM9_MASK      0x0000F000UL
#define PMB_MCP5_PRBS_PERM9_SHIFT     12
#define PMB_MCP5_PRBS_PERM9_SIGNED    0

#define PMB_MCP5_PRBS_PERM10_MASK     0x000F0000UL
#define PMB_MCP5_PRBS_PERM10_SHIFT    16
#define PMB_MCP5_PRBS_PERM10_SIGNED   0

#define PMB_MCP5_PRBS_PERM11_MASK     0x00F00000UL
#define PMB_MCP5_PRBS_PERM11_SHIFT    20
#define PMB_MCP5_PRBS_PERM11_SIGNED   0

/* Register MCP_PERIP_PRBS_PERM2 (PMR_MCP5) */
#define PMB_MCP5_PERIP_PRBS_PERM2     0x0854
#define ABS_PMB_MCP5_PERIP_PRBS_PERM2 0x02056854UL

#define PMB_MCP5_PRBS_PERM12_MASK     0x0000000FUL
#define PMB_MCP5_PRBS_PERM12_SHIFT    0
#define PMB_MCP5_PRBS_PERM12_SIGNED   0

#define PMB_MCP5_PRBS_PERM13_MASK     0x000000F0UL
#define PMB_MCP5_PRBS_PERM13_SHIFT    4
#define PMB_MCP5_PRBS_PERM13_SIGNED   0

/* Register MCP_PERIP_PRBS_DVB_CFG (PMR_MCP5) */
#define PMB_MCP5_PERIP_PRBS_DVB_CFG     0x0858
#define ABS_PMB_MCP5_PERIP_PRBS_DVB_CFG 0x02056858UL

#define PMB_MCP5_PRBS_NMAX_MASK         0x0000FFFFUL
#define PMB_MCP5_PRBS_NMAX_SHIFT        0
#define PMB_MCP5_PRBS_NMAX_SIGNED       0

#define PMB_MCP5_PRBS_WIDTH_MASK        0x000F0000UL
#define PMB_MCP5_PRBS_WIDTH_SHIFT       16
#define PMB_MCP5_PRBS_WIDTH_SIGNED      0

#define PMB_MCP5_PRBS_TAPS_MASK         0x00700000UL
#define PMB_MCP5_PRBS_TAPS_SHIFT        20
#define PMB_MCP5_PRBS_TAPS_SIGNED       0

/* Register MCP_PERIP_CDSG_CFG0 (PMR_MCP5) */
#define PMB_MCP5_PERIP_CDSG_CFG0     0x08E0
#define ABS_PMB_MCP5_PERIP_CDSG_CFG0 0x020568E0UL

#define PMB_MCP5_CDSG_P_R_MASK       0x00FFFF00UL
#define PMB_MCP5_CDSG_P_R_SHIFT      8
#define PMB_MCP5_CDSG_P_R_SIGNED     0

/* Register MCP_PERIP_CDSG_CFG1 (PMR_MCP5) */
#define PMB_MCP5_PERIP_CDSG_CFG1         0x08E4
#define ABS_PMB_MCP5_PERIP_CDSG_CFG1     0x020568E4UL

#define PMB_MCP5_CDSG_NUM_FB_TAPS_MASK   0x00000007UL
#define PMB_MCP5_CDSG_NUM_FB_TAPS_SHIFT  0
#define PMB_MCP5_CDSG_NUM_FB_TAPS_SIGNED 0

#define PMB_MCP5_CDSG_N_CELLS_MASK       0x000FFFF0UL
#define PMB_MCP5_CDSG_N_CELLS_SHIFT      4
#define PMB_MCP5_CDSG_N_CELLS_SIGNED     0

#define PMB_MCP5_CDSG_N_D_MASK           0x00F00000UL
#define PMB_MCP5_CDSG_N_D_SHIFT          20
#define PMB_MCP5_CDSG_N_D_SIGNED         0

/* Register MCP_PERIP_CDSG_CFG2 (PMR_MCP5) */
#define PMB_MCP5_PERIP_CDSG_CFG2     0x08E8
#define ABS_PMB_MCP5_PERIP_CDSG_CFG2 0x020568E8UL

#define PMB_MCP5_CDSG_FB_TAP0_MASK   0x0000000FUL
#define PMB_MCP5_CDSG_FB_TAP0_SHIFT  0
#define PMB_MCP5_CDSG_FB_TAP0_SIGNED 0

#define PMB_MCP5_CDSG_FB_TAP1_MASK   0x000000F0UL
#define PMB_MCP5_CDSG_FB_TAP1_SHIFT  4
#define PMB_MCP5_CDSG_FB_TAP1_SIGNED 0

#define PMB_MCP5_CDSG_FB_TAP2_MASK   0x00000F00UL
#define PMB_MCP5_CDSG_FB_TAP2_SHIFT  8
#define PMB_MCP5_CDSG_FB_TAP2_SIGNED 0

#define PMB_MCP5_CDSG_FB_TAP3_MASK   0x0000F000UL
#define PMB_MCP5_CDSG_FB_TAP3_SHIFT  12
#define PMB_MCP5_CDSG_FB_TAP3_SIGNED 0

#define PMB_MCP5_CDSG_FB_TAP4_MASK   0x000F0000UL
#define PMB_MCP5_CDSG_FB_TAP4_SHIFT  16
#define PMB_MCP5_CDSG_FB_TAP4_SIGNED 0

#define PMB_MCP5_CDSG_FB_TAP5_MASK   0x00F00000UL
#define PMB_MCP5_CDSG_FB_TAP5_SHIFT  20
#define PMB_MCP5_CDSG_FB_TAP5_SIGNED 0

/* Register MCP_DVBS2_DESCRAMBLER_XLFSR_STATE0 (PMR_MCP5) */
#define PMB_MCP5_DVBS2_DESCRAMBLER_XLFSR_STATE0     0x08EC
#define ABS_PMB_MCP5_DVBS2_DESCRAMBLER_XLFSR_STATE0 0x020568ECUL

#define PMB_MCP5_DVBS2_DESCRAMBLER_STATE0_MASK      0x0003FFFFUL
#define PMB_MCP5_DVBS2_DESCRAMBLER_STATE0_SHIFT     0
#define PMB_MCP5_DVBS2_DESCRAMBLER_STATE0_SIGNED    0

/* Register MCP_DVBS2_DESCRAMBLER_XLFSR_STATE1 (PMR_MCP5) */
#define PMB_MCP5_DVBS2_DESCRAMBLER_XLFSR_STATE1     0x08F0
#define ABS_PMB_MCP5_DVBS2_DESCRAMBLER_XLFSR_STATE1 0x020568F0UL

#define PMB_MCP5_DVBS2_DESCRAMBLER_STATE1_MASK      0x0003FFFFUL
#define PMB_MCP5_DVBS2_DESCRAMBLER_STATE1_SHIFT     0
#define PMB_MCP5_DVBS2_DESCRAMBLER_STATE1_SIGNED    0

/* Register MCP_DVBS2_DESCRAMBLER_XLFSR_STATE2 (PMR_MCP5) */
#define PMB_MCP5_DVBS2_DESCRAMBLER_XLFSR_STATE2     0x08F4
#define ABS_PMB_MCP5_DVBS2_DESCRAMBLER_XLFSR_STATE2 0x020568F4UL

#define PMB_MCP5_DVBS2_DESCRAMBLER_STATE2_MASK      0x0003FFFFUL
#define PMB_MCP5_DVBS2_DESCRAMBLER_STATE2_SHIFT     0
#define PMB_MCP5_DVBS2_DESCRAMBLER_STATE2_SIGNED    0

/* Register MCP_DVBS2_DESCRAMBLER_XLFSR_STATE3 (PMR_MCP5) */
#define PMB_MCP5_DVBS2_DESCRAMBLER_XLFSR_STATE3     0x08F8
#define ABS_PMB_MCP5_DVBS2_DESCRAMBLER_XLFSR_STATE3 0x020568F8UL

#define PMB_MCP5_DVBS2_DESCRAMBLER_STATE3_MASK      0x0003FFFFUL
#define PMB_MCP5_DVBS2_DESCRAMBLER_STATE3_SHIFT     0
#define PMB_MCP5_DVBS2_DESCRAMBLER_STATE3_SIGNED    0

/* Register MCP_PERIP_APC (PMR_MCP6) */
#define PMB_MCP6_PERIP_APC      0x0000
#define ABS_PMB_MCP6_PERIP_APC  0x02057000UL

#define PMB_MCP6_INT_APC_MASK   0x00FFFFFFUL
#define PMB_MCP6_INT_APC_SHIFT  0
#define PMB_MCP6_INT_APC_SIGNED 0

/* Register MCP_PERIP_CLK_ENABLE (PMR_MCP6) */
#define PMB_MCP6_PERIP_CLK_ENABLE              0x0010
#define ABS_PMB_MCP6_PERIP_CLK_ENABLE          0x02057010UL

#define PMB_MCP6_MM_TSO_CLK_ENABLE_MASK        0x00000002UL
#define PMB_MCP6_MM_TSO_CLK_ENABLE_SHIFT       1
#define PMB_MCP6_MM_TSO_CLK_ENABLE_SIGNED      0

#define PMB_MCP6_MM_DERAND_CLK_ENABLE_MASK     0x00000004UL
#define PMB_MCP6_MM_DERAND_CLK_ENABLE_SHIFT    2
#define PMB_MCP6_MM_DERAND_CLK_ENABLE_SIGNED   0

#define PMB_MCP6_MM_DEMAPPER_CLK_ENABLE_MASK   0x00000008UL
#define PMB_MCP6_MM_DEMAPPER_CLK_ENABLE_SHIFT  3
#define PMB_MCP6_MM_DEMAPPER_CLK_ENABLE_SIGNED 0

#define PMB_MCP6_MM_OUTPROC_CLK_ENABLE_MASK    0x00000010UL
#define PMB_MCP6_MM_OUTPROC_CLK_ENABLE_SHIFT   4
#define PMB_MCP6_MM_OUTPROC_CLK_ENABLE_SIGNED  0

#define PMB_MCP6_MM_PACKER_CLK_ENABLE_MASK     0x00000020UL
#define PMB_MCP6_MM_PACKER_CLK_ENABLE_SHIFT    5
#define PMB_MCP6_MM_PACKER_CLK_ENABLE_SIGNED   0

#define PMB_MCP6_MM_HSBDI_CLK_ENABLE_MASK      0x00000040UL
#define PMB_MCP6_MM_HSBDI_CLK_ENABLE_SHIFT     6
#define PMB_MCP6_MM_HSBDI_CLK_ENABLE_SIGNED    0

#define PMB_MCP6_MM_RESAMP_CLK_ENABLE_MASK     0x00000080UL
#define PMB_MCP6_MM_RESAMP_CLK_ENABLE_SHIFT    7
#define PMB_MCP6_MM_RESAMP_CLK_ENABLE_SIGNED   0

#define PMB_MCP6_MM_TS_SYNC_CLK_ENABLE_MASK    0x00000100UL
#define PMB_MCP6_MM_TS_SYNC_CLK_ENABLE_SHIFT   8
#define PMB_MCP6_MM_TS_SYNC_CLK_ENABLE_SIGNED  0

#define PMB_MCP6_MM_LDPC_2X_CLK_ENABLE_MASK    0x00000200UL
#define PMB_MCP6_MM_LDPC_2X_CLK_ENABLE_SHIFT   9
#define PMB_MCP6_MM_LDPC_2X_CLK_ENABLE_SIGNED  0

#define PMB_MCP6_MM_LDPC_CLK_ENABLE_MASK       0x00000400UL
#define PMB_MCP6_MM_LDPC_CLK_ENABLE_SHIFT      10
#define PMB_MCP6_MM_LDPC_CLK_ENABLE_SIGNED     0

#define PMB_MCP6_MM_OD_CLK_ENABLE_MASK         0x00000800UL
#define PMB_MCP6_MM_OD_CLK_ENABLE_SHIFT        11
#define PMB_MCP6_MM_OD_CLK_ENABLE_SIGNED       0

#define PMB_MCP6_MM_TURBO_CLK_ENABLE_MASK      0x00001000UL
#define PMB_MCP6_MM_TURBO_CLK_ENABLE_SHIFT     12
#define PMB_MCP6_MM_TURBO_CLK_ENABLE_SIGNED    0

#define PMB_MCP6_MM_DFE_CLK_ENABLE_MASK        0x00002000UL
#define PMB_MCP6_MM_DFE_CLK_ENABLE_SHIFT       13
#define PMB_MCP6_MM_DFE_CLK_ENABLE_SIGNED      0

#define PMB_MCP6_MM_TXC_CLK_ENABLE_MASK        0x00004000UL
#define PMB_MCP6_MM_TXC_CLK_ENABLE_SHIFT       14
#define PMB_MCP6_MM_TXC_CLK_ENABLE_SIGNED      0

#define PMB_MCP6_MM_TXP_CLK_ENABLE_MASK        0x00008000UL
#define PMB_MCP6_MM_TXP_CLK_ENABLE_SHIFT       15
#define PMB_MCP6_MM_TXP_CLK_ENABLE_SIGNED      0

#define PMB_MCP6_MM_EDAGC_CLK_ENABLE_MASK      0x00010000UL
#define PMB_MCP6_MM_EDAGC_CLK_ENABLE_SHIFT     16
#define PMB_MCP6_MM_EDAGC_CLK_ENABLE_SIGNED    0

#define PMB_MCP6_MM_SCP4_CLK_ENABLE_MASK       0x00020000UL
#define PMB_MCP6_MM_SCP4_CLK_ENABLE_SHIFT      17
#define PMB_MCP6_MM_SCP4_CLK_ENABLE_SIGNED     0

#define PMB_MCP6_MM_SCP3_CLK_ENABLE_MASK       0x00040000UL
#define PMB_MCP6_MM_SCP3_CLK_ENABLE_SHIFT      18
#define PMB_MCP6_MM_SCP3_CLK_ENABLE_SIGNED     0

#define PMB_MCP6_MM_SCP2_CLK_ENABLE_MASK       0x00080000UL
#define PMB_MCP6_MM_SCP2_CLK_ENABLE_SHIFT      19
#define PMB_MCP6_MM_SCP2_CLK_ENABLE_SIGNED     0

#define PMB_MCP6_MM_SCP_CLK_ENABLE_MASK        0x00100000UL
#define PMB_MCP6_MM_SCP_CLK_ENABLE_SHIFT       20
#define PMB_MCP6_MM_SCP_CLK_ENABLE_SIGNED      0

#define PMB_MCP6_MM_MCP_CLK_ENABLE_MASK        0x00200000UL
#define PMB_MCP6_MM_MCP_CLK_ENABLE_SHIFT       21
#define PMB_MCP6_MM_MCP_CLK_ENABLE_SIGNED      0

#define PMB_MCP6_MM_VIT_CLK_ENABLE_MASK        0x00400000UL
#define PMB_MCP6_MM_VIT_CLK_ENABLE_SHIFT       22
#define PMB_MCP6_MM_VIT_CLK_ENABLE_SIGNED      0

#define PMB_MCP6_MM_VIT2_CLK_ENABLE_MASK       0x00800000UL
#define PMB_MCP6_MM_VIT2_CLK_ENABLE_SHIFT      23
#define PMB_MCP6_MM_VIT2_CLK_ENABLE_SIGNED     0

/* Register MCP_PERIP_CLK_ENABLE2 (PMR_MCP6) */
#define PMB_MCP6_PERIP_CLK_ENABLE2             0x0014
#define ABS_PMB_MCP6_PERIP_CLK_ENABLE2         0x02057014UL

#define PMB_MCP6_MM_OD2_CLK_ENABLE_MASK        0x00000002UL
#define PMB_MCP6_MM_OD2_CLK_ENABLE_SHIFT       1
#define PMB_MCP6_MM_OD2_CLK_ENABLE_SIGNED      0

#define PMB_MCP6_MM_BT_CLK_ENABLE_MASK         0x00000004UL
#define PMB_MCP6_MM_BT_CLK_ENABLE_SHIFT        2
#define PMB_MCP6_MM_BT_CLK_ENABLE_SIGNED       0

#define PMB_MCP6_MM_PACKER2_CLK_ENABLE_MASK    0x00000008UL
#define PMB_MCP6_MM_PACKER2_CLK_ENABLE_SHIFT   3
#define PMB_MCP6_MM_PACKER2_CLK_ENABLE_SIGNED  0

#define PMB_MCP6_MM_SCP12_CLK_ENABLE_MASK      0x00000010UL
#define PMB_MCP6_MM_SCP12_CLK_ENABLE_SHIFT     4
#define PMB_MCP6_MM_SCP12_CLK_ENABLE_SIGNED    0

#define PMB_MCP6_MM_SCP11_CLK_ENABLE_MASK      0x00000020UL
#define PMB_MCP6_MM_SCP11_CLK_ENABLE_SHIFT     5
#define PMB_MCP6_MM_SCP11_CLK_ENABLE_SIGNED    0

#define PMB_MCP6_MM_SCP10_CLK_ENABLE_MASK      0x00000040UL
#define PMB_MCP6_MM_SCP10_CLK_ENABLE_SHIFT     6
#define PMB_MCP6_MM_SCP10_CLK_ENABLE_SIGNED    0

#define PMB_MCP6_MM_SCP9_CLK_ENABLE_MASK       0x00000080UL
#define PMB_MCP6_MM_SCP9_CLK_ENABLE_SHIFT      7
#define PMB_MCP6_MM_SCP9_CLK_ENABLE_SIGNED     0

#define PMB_MCP6_MM_SCP8_CLK_ENABLE_MASK       0x00000100UL
#define PMB_MCP6_MM_SCP8_CLK_ENABLE_SHIFT      8
#define PMB_MCP6_MM_SCP8_CLK_ENABLE_SIGNED     0

#define PMB_MCP6_MM_SCP7_CLK_ENABLE_MASK       0x00000200UL
#define PMB_MCP6_MM_SCP7_CLK_ENABLE_SHIFT      9
#define PMB_MCP6_MM_SCP7_CLK_ENABLE_SIGNED     0

#define PMB_MCP6_MM_SCP6_CLK_ENABLE_MASK       0x00000400UL
#define PMB_MCP6_MM_SCP6_CLK_ENABLE_SHIFT      10
#define PMB_MCP6_MM_SCP6_CLK_ENABLE_SIGNED     0

#define PMB_MCP6_MM_SCP5_CLK_ENABLE_MASK       0x00000800UL
#define PMB_MCP6_MM_SCP5_CLK_ENABLE_SHIFT      11
#define PMB_MCP6_MM_SCP5_CLK_ENABLE_SIGNED     0

#define PMB_MCP6_MM_OUTPROC2_CLK_ENABLE_MASK   0x00001000UL
#define PMB_MCP6_MM_OUTPROC2_CLK_ENABLE_SHIFT  12
#define PMB_MCP6_MM_OUTPROC2_CLK_ENABLE_SIGNED 0

#define PMB_MCP6_MM_LDPC2_2X_CLK_ENABLE_MASK   0x00002000UL
#define PMB_MCP6_MM_LDPC2_2X_CLK_ENABLE_SHIFT  13
#define PMB_MCP6_MM_LDPC2_2X_CLK_ENABLE_SIGNED 0

#define PMB_MCP6_MM_LDPC2_CLK_ENABLE_MASK      0x00004000UL
#define PMB_MCP6_MM_LDPC2_CLK_ENABLE_SHIFT     14
#define PMB_MCP6_MM_LDPC2_CLK_ENABLE_SIGNED    0

#define PMB_MCP6_MM_TSO2_CLK_ENABLE_MASK       0x00008000UL
#define PMB_MCP6_MM_TSO2_CLK_ENABLE_SHIFT      15
#define PMB_MCP6_MM_TSO2_CLK_ENABLE_SIGNED     0

#define PMB_MCP6_MM_TS_SYNC2_CLK_ENABLE_MASK   0x00010000UL
#define PMB_MCP6_MM_TS_SYNC2_CLK_ENABLE_SHIFT  16
#define PMB_MCP6_MM_TS_SYNC2_CLK_ENABLE_SIGNED 0

#define PMB_MCP6_MM_RESAMP5_CLK_ENABLE_MASK    0x00020000UL
#define PMB_MCP6_MM_RESAMP5_CLK_ENABLE_SHIFT   17
#define PMB_MCP6_MM_RESAMP5_CLK_ENABLE_SIGNED  0

#define PMB_MCP6_MM_RESAMP4_CLK_ENABLE_MASK    0x00040000UL
#define PMB_MCP6_MM_RESAMP4_CLK_ENABLE_SHIFT   18
#define PMB_MCP6_MM_RESAMP4_CLK_ENABLE_SIGNED  0

#define PMB_MCP6_MM_RESAMP3_CLK_ENABLE_MASK    0x00080000UL
#define PMB_MCP6_MM_RESAMP3_CLK_ENABLE_SHIFT   19
#define PMB_MCP6_MM_RESAMP3_CLK_ENABLE_SIGNED  0

#define PMB_MCP6_MM_RESAMP2_CLK_ENABLE_MASK    0x00100000UL
#define PMB_MCP6_MM_RESAMP2_CLK_ENABLE_SHIFT   20
#define PMB_MCP6_MM_RESAMP2_CLK_ENABLE_SIGNED  0

#define PMB_MCP6_MM_EDAGC2_CLK_ENABLE_MASK     0x00200000UL
#define PMB_MCP6_MM_EDAGC2_CLK_ENABLE_SHIFT    21
#define PMB_MCP6_MM_EDAGC2_CLK_ENABLE_SIGNED   0

#define PMB_MCP6_MM_DFE2_CLK_ENABLE_MASK       0x00400000UL
#define PMB_MCP6_MM_DFE2_CLK_ENABLE_SHIFT      22
#define PMB_MCP6_MM_DFE2_CLK_ENABLE_SIGNED     0

#define PMB_MCP6_MM_DEAGG_CLK_ENABLE_MASK      0x00800000UL
#define PMB_MCP6_MM_DEAGG_CLK_ENABLE_SHIFT     23
#define PMB_MCP6_MM_DEAGG_CLK_ENABLE_SIGNED    0

/* Register MCP_MEM_REMAP_B_CTRL (PMR_MCP6) */
#define PMB_MCP6_MEM_REMAP_B_CTRL        0x0024
#define ABS_PMB_MCP6_MEM_REMAP_B_CTRL    0x02057024UL

#define PMB_MCP6_REGION_B_NRW_MASK       0x00000001UL
#define PMB_MCP6_REGION_B_NRW_SHIFT      0
#define PMB_MCP6_REGION_B_NRW_SIGNED     0

#define PMB_MCP6_LEGACY_ADDR_MODE_MASK   0x00000002UL
#define PMB_MCP6_LEGACY_ADDR_MODE_SHIFT  1
#define PMB_MCP6_LEGACY_ADDR_MODE_SIGNED 0

/* Register MCP_PERIP_EFCN_INT (PMR_MCP6) */
#define PMB_MCP6_PERIP_EFCN_INT         0x05C4
#define ABS_PMB_MCP6_PERIP_EFCN_INT     0x020575C4UL

#define PMB_MCP6_EFCN_INT_ENABLE_MASK   0x0000FE00UL
#define PMB_MCP6_EFCN_INT_ENABLE_SHIFT  9
#define PMB_MCP6_EFCN_INT_ENABLE_SIGNED 0

/* Register MCP_PERIP_EFC1_CTRL3 (PMR_MCP6) */
#define PMB_MCP6_PERIP_EFC1_CTRL3     0x0660
#define ABS_PMB_MCP6_PERIP_EFC1_CTRL3 0x02057660UL

#define PMB_MCP6_EFC1_NEW_PC_MASK     0x00000FFFUL
#define PMB_MCP6_EFC1_NEW_PC_SHIFT    0
#define PMB_MCP6_EFC1_NEW_PC_SIGNED   0

/* Register MCP_PERIP_EFC1_CTRL4 (PMR_MCP6) */
#define PMB_MCP6_PERIP_EFC1_CTRL4     0x0664
#define ABS_PMB_MCP6_PERIP_EFC1_CTRL4 0x02057664UL

#define PMB_MCP6_EFC1_NEW_AP7_MASK    0x00FFFFFFUL
#define PMB_MCP6_EFC1_NEW_AP7_SHIFT   0
#define PMB_MCP6_EFC1_NEW_AP7_SIGNED  0

/* Register MCP_PERIP_EFC2_CTRL3 (PMR_MCP6) */
#define PMB_MCP6_PERIP_EFC2_CTRL3     0x06A0
#define ABS_PMB_MCP6_PERIP_EFC2_CTRL3 0x020576A0UL

#define PMB_MCP6_EFC2_NEW_PC_MASK     0x00000FFFUL
#define PMB_MCP6_EFC2_NEW_PC_SHIFT    0
#define PMB_MCP6_EFC2_NEW_PC_SIGNED   0

/* Register MCP_PERIP_EFC2_CTRL4 (PMR_MCP6) */
#define PMB_MCP6_PERIP_EFC2_CTRL4     0x06A4
#define ABS_PMB_MCP6_PERIP_EFC2_CTRL4 0x020576A4UL

#define PMB_MCP6_EFC2_NEW_AP7_MASK    0x00FFFFFFUL
#define PMB_MCP6_EFC2_NEW_AP7_SHIFT   0
#define PMB_MCP6_EFC2_NEW_AP7_SIGNED  0

/* Register MCP_PERIP_EFC3_CTRL3 (PMR_MCP6) */
#define PMB_MCP6_PERIP_EFC3_CTRL3     0x06E0
#define ABS_PMB_MCP6_PERIP_EFC3_CTRL3 0x020576E0UL

#define PMB_MCP6_EFC3_NEW_PC_MASK     0x00000FFFUL
#define PMB_MCP6_EFC3_NEW_PC_SHIFT    0
#define PMB_MCP6_EFC3_NEW_PC_SIGNED   0

/* Register MCP_PERIP_EFC3_CTRL4 (PMR_MCP6) */
#define PMB_MCP6_PERIP_EFC3_CTRL4     0x06E4
#define ABS_PMB_MCP6_PERIP_EFC3_CTRL4 0x020576E4UL

#define PMB_MCP6_EFC3_NEW_AP7_MASK    0x00FFFFFFUL
#define PMB_MCP6_EFC3_NEW_AP7_SHIFT   0
#define PMB_MCP6_EFC3_NEW_AP7_SIGNED  0

/* Register MCP_PERIP_EFC4_CTRL3 (PMR_MCP6) */
#define PMB_MCP6_PERIP_EFC4_CTRL3     0x0720
#define ABS_PMB_MCP6_PERIP_EFC4_CTRL3 0x02057720UL

#define PMB_MCP6_EFC4_NEW_PC_MASK     0x00000FFFUL
#define PMB_MCP6_EFC4_NEW_PC_SHIFT    0
#define PMB_MCP6_EFC4_NEW_PC_SIGNED   0

/* Register MCP_PERIP_EFC4_CTRL4 (PMR_MCP6) */
#define PMB_MCP6_PERIP_EFC4_CTRL4     0x0724
#define ABS_PMB_MCP6_PERIP_EFC4_CTRL4 0x02057724UL

#define PMB_MCP6_EFC4_NEW_AP7_MASK    0x00FFFFFFUL
#define PMB_MCP6_EFC4_NEW_AP7_SHIFT   0
#define PMB_MCP6_EFC4_NEW_AP7_SIGNED  0

/* Register MCP_PERIP_EFC5_CTRL3 (PMR_MCP6) */
#define PMB_MCP6_PERIP_EFC5_CTRL3     0x0760
#define ABS_PMB_MCP6_PERIP_EFC5_CTRL3 0x02057760UL

#define PMB_MCP6_EFC5_NEW_PC_MASK     0x00000FFFUL
#define PMB_MCP6_EFC5_NEW_PC_SHIFT    0
#define PMB_MCP6_EFC5_NEW_PC_SIGNED   0

/* Register MCP_PERIP_EFC5_CTRL4 (PMR_MCP6) */
#define PMB_MCP6_PERIP_EFC5_CTRL4     0x0764
#define ABS_PMB_MCP6_PERIP_EFC5_CTRL4 0x02057764UL

#define PMB_MCP6_EFC5_NEW_AP7_MASK    0x00FFFFFFUL
#define PMB_MCP6_EFC5_NEW_AP7_SHIFT   0
#define PMB_MCP6_EFC5_NEW_AP7_SIGNED  0

/* Register MCP_PERIP_EFC6_CTRL3 (PMR_MCP6) */
#define PMB_MCP6_PERIP_EFC6_CTRL3     0x07A0
#define ABS_PMB_MCP6_PERIP_EFC6_CTRL3 0x020577A0UL

#define PMB_MCP6_EFC6_NEW_PC_MASK     0x00000FFFUL
#define PMB_MCP6_EFC6_NEW_PC_SHIFT    0
#define PMB_MCP6_EFC6_NEW_PC_SIGNED   0

/* Register MCP_PERIP_EFC6_CTRL4 (PMR_MCP6) */
#define PMB_MCP6_PERIP_EFC6_CTRL4     0x07A4
#define ABS_PMB_MCP6_PERIP_EFC6_CTRL4 0x020577A4UL

#define PMB_MCP6_EFC6_NEW_AP7_MASK    0x00FFFFFFUL
#define PMB_MCP6_EFC6_NEW_AP7_SHIFT   0
#define PMB_MCP6_EFC6_NEW_AP7_SIGNED  0

/* Register MCP_PERIP_EFC7_CTRL3 (PMR_MCP6) */
#define PMB_MCP6_PERIP_EFC7_CTRL3     0x07E0
#define ABS_PMB_MCP6_PERIP_EFC7_CTRL3 0x020577E0UL

#define PMB_MCP6_EFC7_NEW_PC_MASK     0x00000FFFUL
#define PMB_MCP6_EFC7_NEW_PC_SHIFT    0
#define PMB_MCP6_EFC7_NEW_PC_SIGNED   0

/* Register MCP_PERIP_EFC7_CTRL4 (PMR_MCP6) */
#define PMB_MCP6_PERIP_EFC7_CTRL4     0x07E4
#define ABS_PMB_MCP6_PERIP_EFC7_CTRL4 0x020577E4UL

#define PMB_MCP6_EFC7_NEW_AP7_MASK    0x00FFFFFFUL
#define PMB_MCP6_EFC7_NEW_AP7_SHIFT   0
#define PMB_MCP6_EFC7_NEW_AP7_SIGNED  0

/* Register MCP_PERIP_PRBS_CTRL (PMR_MCP6) */
#define PMB_MCP6_PERIP_PRBS_CTRL     0x0800
#define ABS_PMB_MCP6_PERIP_PRBS_CTRL 0x02057800UL

#define PMB_MCP6_NUM_SEGS_A_MASK     0x00000F00UL
#define PMB_MCP6_NUM_SEGS_A_SHIFT    8
#define PMB_MCP6_NUM_SEGS_A_SIGNED   0

#define PMB_MCP6_START_SEG_MASK      0x0000F000UL
#define PMB_MCP6_START_SEG_SHIFT     12
#define PMB_MCP6_START_SEG_SIGNED    0

#define PMB_MCP6_PILOT_PHASE_MASK    0x00030000UL
#define PMB_MCP6_PILOT_PHASE_SHIFT   16
#define PMB_MCP6_PILOT_PHASE_SIGNED  0

#define PMB_MCP6_DIFF_DQPSK_MASK     0x00040000UL
#define PMB_MCP6_DIFF_DQPSK_SHIFT    18
#define PMB_MCP6_DIFF_DQPSK_SIGNED   0

#define PMB_MCP6_DVB_CTRL_SEL_MASK   0x00080000UL
#define PMB_MCP6_DVB_CTRL_SEL_SHIFT  19
#define PMB_MCP6_DVB_CTRL_SEL_SIGNED 0

#define PMB_MCP6_EXT_MODE_SEL_MASK   0x00100000UL
#define PMB_MCP6_EXT_MODE_SEL_SHIFT  20
#define PMB_MCP6_EXT_MODE_SEL_SIGNED 0

#define PMB_MCP6_PRBS_GEN_SEL_MASK   0x00E00000UL
#define PMB_MCP6_PRBS_GEN_SEL_SHIFT  21
#define PMB_MCP6_PRBS_GEN_SEL_SIGNED 0

/* Register MCP_PERIP_PRBS_CTRL2 (PMR_MCP6) */
#define PMB_MCP6_PERIP_PRBS_CTRL2     0x0804
#define ABS_PMB_MCP6_PERIP_PRBS_CTRL2 0x02057804UL

#define PMB_MCP6_NUM_SEGS_B_MASK      0x00000F00UL
#define PMB_MCP6_NUM_SEGS_B_SHIFT     8
#define PMB_MCP6_NUM_SEGS_B_SIGNED    0

#define PMB_MCP6_NUM_SEGS_C_MASK      0x0000F000UL
#define PMB_MCP6_NUM_SEGS_C_SHIFT     12
#define PMB_MCP6_NUM_SEGS_C_SIGNED    0

#define PMB_MCP6_LAYER_ILEAVE_MASK    0x00030000UL
#define PMB_MCP6_LAYER_ILEAVE_SHIFT   16
#define PMB_MCP6_LAYER_ILEAVE_SIGNED  0

/* Register MCP_PERIP_LFSR_CTRL (PMR_MCP6) */
#define PMB_MCP6_PERIP_LFSR_CTRL     0x0808
#define ABS_PMB_MCP6_PERIP_LFSR_CTRL 0x02057808UL

#define PMB_MCP6_LFSR_HOLDOFF_MASK   0x00001F00UL
#define PMB_MCP6_LFSR_HOLDOFF_SHIFT  8
#define PMB_MCP6_LFSR_HOLDOFF_SIGNED 0

#define PMB_MCP6_LFSR_MAPPING_MASK   0x00006000UL
#define PMB_MCP6_LFSR_MAPPING_SHIFT  13
#define PMB_MCP6_LFSR_MAPPING_SIGNED 0

#define PMB_MCP6_LFSR_PACKING_MASK   0x000E0000UL
#define PMB_MCP6_LFSR_PACKING_SHIFT  17
#define PMB_MCP6_LFSR_PACKING_SIGNED 0

/* Register MCP_PERIP_LFSR_MASK (PMR_MCP6) */
#define PMB_MCP6_PERIP_LFSR_MASK     0x080C
#define ABS_PMB_MCP6_PERIP_LFSR_MASK 0x0205780CUL

#define PMB_MCP6_LFSR_MASK_MASK      0x00FFFFFFUL
#define PMB_MCP6_LFSR_MASK_SHIFT     0
#define PMB_MCP6_LFSR_MASK_SIGNED    0

/* Register MCP_PERIP_LFSR_STATE (PMR_MCP6) */
#define PMB_MCP6_PERIP_LFSR_STATE     0x0810
#define ABS_PMB_MCP6_PERIP_LFSR_STATE 0x02057810UL

#define PMB_MCP6_LFSR_STATE_MASK      0x00FFFFFFUL
#define PMB_MCP6_LFSR_STATE_SHIFT     0
#define PMB_MCP6_LFSR_STATE_SIGNED    0

/* Register MCP_PERIP_LFSR_FEEDBACK (PMR_MCP6) */
#define PMB_MCP6_PERIP_LFSR_FEEDBACK     0x0814
#define ABS_PMB_MCP6_PERIP_LFSR_FEEDBACK 0x02057814UL

#define PMB_MCP6_LFSR_FEEDBACK_MASK      0x00FFFFFFUL
#define PMB_MCP6_LFSR_FEEDBACK_SHIFT     0
#define PMB_MCP6_LFSR_FEEDBACK_SIGNED    0

/* Register MCP_PERIP_HOST_SIG (PMR_MCP6) */
#define PMB_MCP6_PERIP_HOST_SIG      0x0820
#define ABS_PMB_MCP6_PERIP_HOST_SIG  0x02057820UL

#define PMB_MCP6_HOST_SIG_ACK_MASK   0x00000100UL
#define PMB_MCP6_HOST_SIG_ACK_SHIFT  8
#define PMB_MCP6_HOST_SIG_ACK_SIGNED 0

/* Register MCP_PERIP_FIXED28_TO_FLOAT8 (PMR_MCP6) */
#define PMB_MCP6_PERIP_FIXED28_TO_FLOAT8       0x0828
#define ABS_PMB_MCP6_PERIP_FIXED28_TO_FLOAT8   0x02057828UL

#define PMB_MCP6_FP_TO_FL_CLAMP_MASK           0x000000FFUL
#define PMB_MCP6_FP_TO_FL_CLAMP_SHIFT          0
#define PMB_MCP6_FP_TO_FL_CLAMP_SIGNED         0

#define PMB_MCP6_FP_TO_FL_MANT_WIDTH_MASK      0x00000700UL
#define PMB_MCP6_FP_TO_FL_MANT_WIDTH_SHIFT     8
#define PMB_MCP6_FP_TO_FL_MANT_WIDTH_SIGNED    0

#define PMB_MCP6_FP_TO_FL_EXP_BIAS_MASK        0x0003F000UL
#define PMB_MCP6_FP_TO_FL_EXP_BIAS_SHIFT       12
#define PMB_MCP6_FP_TO_FL_EXP_BIAS_SIGNED      0

#define PMB_MCP6_FP_TO_FL_ROUNDING_MODE_MASK   0x00300000UL
#define PMB_MCP6_FP_TO_FL_ROUNDING_MODE_SHIFT  20
#define PMB_MCP6_FP_TO_FL_ROUNDING_MODE_SIGNED 0

#define PMB_MCP6_FP_TO_FL_IS_SIGNED_MASK       0x00800000UL
#define PMB_MCP6_FP_TO_FL_IS_SIGNED_SHIFT      23
#define PMB_MCP6_FP_TO_FL_IS_SIGNED_SIGNED     0

/* Register MCP_PERIP_FLOAT8_TO_FIXED28 (PMR_MCP6) */
#define PMB_MCP6_PERIP_FLOAT8_TO_FIXED28       0x082C
#define ABS_PMB_MCP6_PERIP_FLOAT8_TO_FIXED28   0x0205782CUL

#define PMB_MCP6_FL_TO_FP_MANT_WIDTH_MASK      0x00000700UL
#define PMB_MCP6_FL_TO_FP_MANT_WIDTH_SHIFT     8
#define PMB_MCP6_FL_TO_FP_MANT_WIDTH_SIGNED    0

#define PMB_MCP6_FL_TO_FP_EXP_BIAS_MASK        0x0003F000UL
#define PMB_MCP6_FL_TO_FP_EXP_BIAS_SHIFT       12
#define PMB_MCP6_FL_TO_FP_EXP_BIAS_SIGNED      0

#define PMB_MCP6_FL_TO_FP_ROUNDING_MODE_MASK   0x00300000UL
#define PMB_MCP6_FL_TO_FP_ROUNDING_MODE_SHIFT  20
#define PMB_MCP6_FL_TO_FP_ROUNDING_MODE_SIGNED 0

#define PMB_MCP6_FL_TO_FP_IS_SIGNED_MASK       0x00800000UL
#define PMB_MCP6_FL_TO_FP_IS_SIGNED_SHIFT      23
#define PMB_MCP6_FL_TO_FP_IS_SIGNED_SIGNED     0

/* Register MCP_PERIP_CYCLE_CNT (PMR_MCP6) */
#define PMB_MCP6_PERIP_CYCLE_CNT     0x0830
#define ABS_PMB_MCP6_PERIP_CYCLE_CNT 0x02057830UL

#define PMB_MCP6_COUNT_MASK          0x000FFFFFUL
#define PMB_MCP6_COUNT_SHIFT         0
#define PMB_MCP6_COUNT_SIGNED        0

/* Register MCP_PERIP_ISSUE_CNT (PMR_MCP6) */
#define PMB_MCP6_PERIP_ISSUE_CNT     0x0834
#define ABS_PMB_MCP6_PERIP_ISSUE_CNT 0x02057834UL

#define PMB_MCP6_ISSUE_MASK          0x000FFFFFUL
#define PMB_MCP6_ISSUE_SHIFT         0
#define PMB_MCP6_ISSUE_SIGNED        0

/* Register MCP_PERIP_WAIT_CNT (PMR_MCP6) */
#define PMB_MCP6_PERIP_WAIT_CNT     0x0838
#define ABS_PMB_MCP6_PERIP_WAIT_CNT 0x02057838UL

#define PMB_MCP6_WAITS_MASK         0x000FFFFFUL
#define PMB_MCP6_WAITS_SHIFT        0
#define PMB_MCP6_WAITS_SIGNED       0

/* Register MCP_PERIP_MINMAX_CTRL (PMR_MCP6) */
#define PMB_MCP6_PERIP_MINMAX_CTRL        0x0840
#define ABS_PMB_MCP6_PERIP_MINMAX_CTRL    0x02057840UL

#define PMB_MCP6_MINMAX_HOLDOFF_MASK      0x00001F00UL
#define PMB_MCP6_MINMAX_HOLDOFF_SHIFT     8
#define PMB_MCP6_MINMAX_HOLDOFF_SIGNED    0

#define PMB_MCP6_MINMAX_INIT_ON_RD_MASK   0x00010000UL
#define PMB_MCP6_MINMAX_INIT_ON_RD_SHIFT  16
#define PMB_MCP6_MINMAX_INIT_ON_RD_SIGNED 0

#define PMB_MCP6_MINMAX_EDGE_MASK         0x00060000UL
#define PMB_MCP6_MINMAX_EDGE_SHIFT        17
#define PMB_MCP6_MINMAX_EDGE_SIGNED       0

#define PMB_MCP6_MINMAX_MODE_MASK         0x00180000UL
#define PMB_MCP6_MINMAX_MODE_SHIFT        19
#define PMB_MCP6_MINMAX_MODE_SIGNED       0

#define PMB_MCP6_MINMAX_ABS_MASK          0x00200000UL
#define PMB_MCP6_MINMAX_ABS_SHIFT         21
#define PMB_MCP6_MINMAX_ABS_SIGNED        0

#define PMB_MCP6_MINMAX_DBL_MASK          0x00400000UL
#define PMB_MCP6_MINMAX_DBL_SHIFT         22
#define PMB_MCP6_MINMAX_DBL_SIGNED        0

#define PMB_MCP6_MINMAX_INIT_MASK         0x00800000UL
#define PMB_MCP6_MINMAX_INIT_SHIFT        23
#define PMB_MCP6_MINMAX_INIT_SIGNED       0

/* Register MCP_PERIP_MINMAX_VAL (PMR_MCP6) */
#define PMB_MCP6_PERIP_MINMAX_VAL     0x0844
#define ABS_PMB_MCP6_PERIP_MINMAX_VAL 0x02057844UL

#define PMB_MCP6_MINMAX_VAL_MASK      0x00FFFF00UL
#define PMB_MCP6_MINMAX_VAL_SHIFT     8
#define PMB_MCP6_MINMAX_VAL_SIGNED    0

/* Register MCP_PERIP_MINMAX_POS (PMR_MCP6) */
#define PMB_MCP6_PERIP_MINMAX_POS     0x0848
#define ABS_PMB_MCP6_PERIP_MINMAX_POS 0x02057848UL

#define PMB_MCP6_MINMAX_POS_MASK      0x00FFFFFFUL
#define PMB_MCP6_MINMAX_POS_SHIFT     0
#define PMB_MCP6_MINMAX_POS_SIGNED    0

/* Register MCP_PERIP_PRBS_PERM0 (PMR_MCP6) */
#define PMB_MCP6_PERIP_PRBS_PERM0     0x084C
#define ABS_PMB_MCP6_PERIP_PRBS_PERM0 0x0205784CUL

#define PMB_MCP6_PRBS_PERM0_MASK      0x0000000FUL
#define PMB_MCP6_PRBS_PERM0_SHIFT     0
#define PMB_MCP6_PRBS_PERM0_SIGNED    0

#define PMB_MCP6_PRBS_PERM1_MASK      0x000000F0UL
#define PMB_MCP6_PRBS_PERM1_SHIFT     4
#define PMB_MCP6_PRBS_PERM1_SIGNED    0

#define PMB_MCP6_PRBS_PERM2_MASK      0x00000F00UL
#define PMB_MCP6_PRBS_PERM2_SHIFT     8
#define PMB_MCP6_PRBS_PERM2_SIGNED    0

#define PMB_MCP6_PRBS_PERM3_MASK      0x0000F000UL
#define PMB_MCP6_PRBS_PERM3_SHIFT     12
#define PMB_MCP6_PRBS_PERM3_SIGNED    0

#define PMB_MCP6_PRBS_PERM4_MASK      0x000F0000UL
#define PMB_MCP6_PRBS_PERM4_SHIFT     16
#define PMB_MCP6_PRBS_PERM4_SIGNED    0

#define PMB_MCP6_PRBS_PERM5_MASK      0x00F00000UL
#define PMB_MCP6_PRBS_PERM5_SHIFT     20
#define PMB_MCP6_PRBS_PERM5_SIGNED    0

/* Register MCP_PERIP_PRBS_PERM1 (PMR_MCP6) */
#define PMB_MCP6_PERIP_PRBS_PERM1     0x0850
#define ABS_PMB_MCP6_PERIP_PRBS_PERM1 0x02057850UL

#define PMB_MCP6_PRBS_PERM6_MASK      0x0000000FUL
#define PMB_MCP6_PRBS_PERM6_SHIFT     0
#define PMB_MCP6_PRBS_PERM6_SIGNED    0

#define PMB_MCP6_PRBS_PERM7_MASK      0x000000F0UL
#define PMB_MCP6_PRBS_PERM7_SHIFT     4
#define PMB_MCP6_PRBS_PERM7_SIGNED    0

#define PMB_MCP6_PRBS_PERM8_MASK      0x00000F00UL
#define PMB_MCP6_PRBS_PERM8_SHIFT     8
#define PMB_MCP6_PRBS_PERM8_SIGNED    0

#define PMB_MCP6_PRBS_PERM9_MASK      0x0000F000UL
#define PMB_MCP6_PRBS_PERM9_SHIFT     12
#define PMB_MCP6_PRBS_PERM9_SIGNED    0

#define PMB_MCP6_PRBS_PERM10_MASK     0x000F0000UL
#define PMB_MCP6_PRBS_PERM10_SHIFT    16
#define PMB_MCP6_PRBS_PERM10_SIGNED   0

#define PMB_MCP6_PRBS_PERM11_MASK     0x00F00000UL
#define PMB_MCP6_PRBS_PERM11_SHIFT    20
#define PMB_MCP6_PRBS_PERM11_SIGNED   0

/* Register MCP_PERIP_PRBS_PERM2 (PMR_MCP6) */
#define PMB_MCP6_PERIP_PRBS_PERM2     0x0854
#define ABS_PMB_MCP6_PERIP_PRBS_PERM2 0x02057854UL

#define PMB_MCP6_PRBS_PERM12_MASK     0x0000000FUL
#define PMB_MCP6_PRBS_PERM12_SHIFT    0
#define PMB_MCP6_PRBS_PERM12_SIGNED   0

#define PMB_MCP6_PRBS_PERM13_MASK     0x000000F0UL
#define PMB_MCP6_PRBS_PERM13_SHIFT    4
#define PMB_MCP6_PRBS_PERM13_SIGNED   0

/* Register MCP_PERIP_PRBS_DVB_CFG (PMR_MCP6) */
#define PMB_MCP6_PERIP_PRBS_DVB_CFG     0x0858
#define ABS_PMB_MCP6_PERIP_PRBS_DVB_CFG 0x02057858UL

#define PMB_MCP6_PRBS_NMAX_MASK         0x0000FFFFUL
#define PMB_MCP6_PRBS_NMAX_SHIFT        0
#define PMB_MCP6_PRBS_NMAX_SIGNED       0

#define PMB_MCP6_PRBS_WIDTH_MASK        0x000F0000UL
#define PMB_MCP6_PRBS_WIDTH_SHIFT       16
#define PMB_MCP6_PRBS_WIDTH_SIGNED      0

#define PMB_MCP6_PRBS_TAPS_MASK         0x00700000UL
#define PMB_MCP6_PRBS_TAPS_SHIFT        20
#define PMB_MCP6_PRBS_TAPS_SIGNED       0

/* Register MCP_PERIP_CDSG_CFG0 (PMR_MCP6) */
#define PMB_MCP6_PERIP_CDSG_CFG0     0x08E0
#define ABS_PMB_MCP6_PERIP_CDSG_CFG0 0x020578E0UL

#define PMB_MCP6_CDSG_P_R_MASK       0x00FFFF00UL
#define PMB_MCP6_CDSG_P_R_SHIFT      8
#define PMB_MCP6_CDSG_P_R_SIGNED     0

/* Register MCP_PERIP_CDSG_CFG1 (PMR_MCP6) */
#define PMB_MCP6_PERIP_CDSG_CFG1         0x08E4
#define ABS_PMB_MCP6_PERIP_CDSG_CFG1     0x020578E4UL

#define PMB_MCP6_CDSG_NUM_FB_TAPS_MASK   0x00000007UL
#define PMB_MCP6_CDSG_NUM_FB_TAPS_SHIFT  0
#define PMB_MCP6_CDSG_NUM_FB_TAPS_SIGNED 0

#define PMB_MCP6_CDSG_N_CELLS_MASK       0x000FFFF0UL
#define PMB_MCP6_CDSG_N_CELLS_SHIFT      4
#define PMB_MCP6_CDSG_N_CELLS_SIGNED     0

#define PMB_MCP6_CDSG_N_D_MASK           0x00F00000UL
#define PMB_MCP6_CDSG_N_D_SHIFT          20
#define PMB_MCP6_CDSG_N_D_SIGNED         0

/* Register MCP_PERIP_CDSG_CFG2 (PMR_MCP6) */
#define PMB_MCP6_PERIP_CDSG_CFG2     0x08E8
#define ABS_PMB_MCP6_PERIP_CDSG_CFG2 0x020578E8UL

#define PMB_MCP6_CDSG_FB_TAP0_MASK   0x0000000FUL
#define PMB_MCP6_CDSG_FB_TAP0_SHIFT  0
#define PMB_MCP6_CDSG_FB_TAP0_SIGNED 0

#define PMB_MCP6_CDSG_FB_TAP1_MASK   0x000000F0UL
#define PMB_MCP6_CDSG_FB_TAP1_SHIFT  4
#define PMB_MCP6_CDSG_FB_TAP1_SIGNED 0

#define PMB_MCP6_CDSG_FB_TAP2_MASK   0x00000F00UL
#define PMB_MCP6_CDSG_FB_TAP2_SHIFT  8
#define PMB_MCP6_CDSG_FB_TAP2_SIGNED 0

#define PMB_MCP6_CDSG_FB_TAP3_MASK   0x0000F000UL
#define PMB_MCP6_CDSG_FB_TAP3_SHIFT  12
#define PMB_MCP6_CDSG_FB_TAP3_SIGNED 0

#define PMB_MCP6_CDSG_FB_TAP4_MASK   0x000F0000UL
#define PMB_MCP6_CDSG_FB_TAP4_SHIFT  16
#define PMB_MCP6_CDSG_FB_TAP4_SIGNED 0

#define PMB_MCP6_CDSG_FB_TAP5_MASK   0x00F00000UL
#define PMB_MCP6_CDSG_FB_TAP5_SHIFT  20
#define PMB_MCP6_CDSG_FB_TAP5_SIGNED 0

/* Register MCP_DVBS2_DESCRAMBLER_XLFSR_STATE0 (PMR_MCP6) */
#define PMB_MCP6_DVBS2_DESCRAMBLER_XLFSR_STATE0     0x08EC
#define ABS_PMB_MCP6_DVBS2_DESCRAMBLER_XLFSR_STATE0 0x020578ECUL

#define PMB_MCP6_DVBS2_DESCRAMBLER_STATE0_MASK      0x0003FFFFUL
#define PMB_MCP6_DVBS2_DESCRAMBLER_STATE0_SHIFT     0
#define PMB_MCP6_DVBS2_DESCRAMBLER_STATE0_SIGNED    0

/* Register MCP_DVBS2_DESCRAMBLER_XLFSR_STATE1 (PMR_MCP6) */
#define PMB_MCP6_DVBS2_DESCRAMBLER_XLFSR_STATE1     0x08F0
#define ABS_PMB_MCP6_DVBS2_DESCRAMBLER_XLFSR_STATE1 0x020578F0UL

#define PMB_MCP6_DVBS2_DESCRAMBLER_STATE1_MASK      0x0003FFFFUL
#define PMB_MCP6_DVBS2_DESCRAMBLER_STATE1_SHIFT     0
#define PMB_MCP6_DVBS2_DESCRAMBLER_STATE1_SIGNED    0

/* Register MCP_DVBS2_DESCRAMBLER_XLFSR_STATE2 (PMR_MCP6) */
#define PMB_MCP6_DVBS2_DESCRAMBLER_XLFSR_STATE2     0x08F4
#define ABS_PMB_MCP6_DVBS2_DESCRAMBLER_XLFSR_STATE2 0x020578F4UL

#define PMB_MCP6_DVBS2_DESCRAMBLER_STATE2_MASK      0x0003FFFFUL
#define PMB_MCP6_DVBS2_DESCRAMBLER_STATE2_SHIFT     0
#define PMB_MCP6_DVBS2_DESCRAMBLER_STATE2_SIGNED    0

/* Register MCP_DVBS2_DESCRAMBLER_XLFSR_STATE3 (PMR_MCP6) */
#define PMB_MCP6_DVBS2_DESCRAMBLER_XLFSR_STATE3     0x08F8
#define ABS_PMB_MCP6_DVBS2_DESCRAMBLER_XLFSR_STATE3 0x020578F8UL

#define PMB_MCP6_DVBS2_DESCRAMBLER_STATE3_MASK      0x0003FFFFUL
#define PMB_MCP6_DVBS2_DESCRAMBLER_STATE3_SHIFT     0
#define PMB_MCP6_DVBS2_DESCRAMBLER_STATE3_SIGNED    0

/* Register PERIP_RESAMP_CONFIG (PMR_RESAMPLER) */
#define PMB_RESAMPLER_CONFIG                   0x0000
#define ABS_PMB_RESAMPLER_CONFIG               0x02058000UL

#define PMB_RESAMPLER_INTERP_SIZE_MASK         0x00000003UL
#define PMB_RESAMPLER_INTERP_SIZE_SHIFT        0
#define PMB_RESAMPLER_INTERP_SIZE_SIGNED       0

#define PMB_RESAMPLER_OP_TO_RAM_PRESENT_MASK   0x00000004UL
#define PMB_RESAMPLER_OP_TO_RAM_PRESENT_SHIFT  2
#define PMB_RESAMPLER_OP_TO_RAM_PRESENT_SIGNED 0

#define PMB_RESAMPLER_OP_TO_DAC_PRESENT_MASK   0x00000008UL
#define PMB_RESAMPLER_OP_TO_DAC_PRESENT_SHIFT  3
#define PMB_RESAMPLER_OP_TO_DAC_PRESENT_SIGNED 0

/* Register PERIP_RESAMP_CTRL (PMR_RESAMPLER) */
#define PMB_RESAMPLER_CTRL                         0x0004
#define ABS_PMB_RESAMPLER_CTRL                     0x02058004UL

#define PMB_RESAMPLER_SOFTWARE_RESET_MASK          0x00000001UL
#define PMB_RESAMPLER_SOFTWARE_RESET_SHIFT         0
#define PMB_RESAMPLER_SOFTWARE_RESET_SIGNED        0

#define PMB_RESAMPLER_MIXER_OUT_GAIN_MASK          0x00000010UL
#define PMB_RESAMPLER_MIXER_OUT_GAIN_SHIFT         4
#define PMB_RESAMPLER_MIXER_OUT_GAIN_SIGNED        0

#define PMB_RESAMPLER_MIXER_CLEAR_PHASE_MASK       0x00000020UL
#define PMB_RESAMPLER_MIXER_CLEAR_PHASE_SHIFT      5
#define PMB_RESAMPLER_MIXER_CLEAR_PHASE_SIGNED     0

#define PMB_RESAMPLER_MIXER_INVERT_SPECTRUM_MASK   0x00000040UL
#define PMB_RESAMPLER_MIXER_INVERT_SPECTRUM_SHIFT  6
#define PMB_RESAMPLER_MIXER_INVERT_SPECTRUM_SIGNED 0

#define PMB_RESAMPLER_X8_SCALING_FACTOR_MASK       0x00000180UL
#define PMB_RESAMPLER_X8_SCALING_FACTOR_SHIFT      7
#define PMB_RESAMPLER_X8_SCALING_FACTOR_SIGNED     0

#define PMB_RESAMPLER_GAIN_ANGLE_DISABLE_MASK      0x00200000UL
#define PMB_RESAMPLER_GAIN_ANGLE_DISABLE_SHIFT     21
#define PMB_RESAMPLER_GAIN_ANGLE_DISABLE_SIGNED    0

#define PMB_RESAMPLER_MIXER_DISABLE_MASK           0x00400000UL
#define PMB_RESAMPLER_MIXER_DISABLE_SHIFT          22
#define PMB_RESAMPLER_MIXER_DISABLE_SIGNED         0

#define PMB_RESAMPLER_X2_INTERP_DISABLE_MASK       0x00800000UL
#define PMB_RESAMPLER_X2_INTERP_DISABLE_SHIFT      23
#define PMB_RESAMPLER_X2_INTERP_DISABLE_SIGNED     0

/* Register PERIP_RESAMP_BASE_VAL (PMR_RESAMPLER) */
#define PMB_RESAMPLER_BASE_VAL     0x0008
#define ABS_PMB_RESAMPLER_BASE_VAL 0x02058008UL

#define PMB_RESAMPLER_BASE_MASK    0x00F80000UL
#define PMB_RESAMPLER_BASE_SHIFT   19
#define PMB_RESAMPLER_BASE_SIGNED  0

/* Register PERIP_RESAMP_FACTOR_VAL (PMR_RESAMPLER) */
#define PMB_RESAMPLER_FACTOR_VAL     0x000C
#define ABS_PMB_RESAMPLER_FACTOR_VAL 0x0205800CUL

#define PMB_RESAMPLER_CONTROL_MASK   0x00FFFFFFUL
#define PMB_RESAMPLER_CONTROL_SHIFT  0
#define PMB_RESAMPLER_CONTROL_SIGNED 0

/* Register PERIP_RESAMP_INITIAL_TIME (PMR_RESAMPLER) */
#define PMB_RESAMPLER_INITIAL_TIME     0x0010
#define ABS_PMB_RESAMPLER_INITIAL_TIME 0x02058010UL

#define PMB_RESAMPLER_TIME_MASK        0x00FFFFFFUL
#define PMB_RESAMPLER_TIME_SHIFT       0
#define PMB_RESAMPLER_TIME_SIGNED      0

/* Register PERIP_RESAMP_X8_COEFF0 (PMR_RESAMPLER) */
#define PMB_RESAMPLER_X8_COEFF0       0x0014
#define ABS_PMB_RESAMPLER_X8_COEFF0   0x02058014UL

#define PMB_RESAMPLER_OR1_OR31_MASK   0x00000FFCUL
#define PMB_RESAMPLER_OR1_OR31_SHIFT  2
#define PMB_RESAMPLER_OR1_OR31_SIGNED 0

#define PMB_RESAMPLER_OR0_OR32_MASK   0x00FFC000UL
#define PMB_RESAMPLER_OR0_OR32_SHIFT  14
#define PMB_RESAMPLER_OR0_OR32_SIGNED 0

/* Register PERIP_RESAMP_X8_COEFF1 (PMR_RESAMPLER) */
#define PMB_RESAMPLER_X8_COEFF1       0x0018
#define ABS_PMB_RESAMPLER_X8_COEFF1   0x02058018UL

#define PMB_RESAMPLER_OR3_OR29_MASK   0x00000FFCUL
#define PMB_RESAMPLER_OR3_OR29_SHIFT  2
#define PMB_RESAMPLER_OR3_OR29_SIGNED 0

#define PMB_RESAMPLER_OR2_OR30_MASK   0x00FFC000UL
#define PMB_RESAMPLER_OR2_OR30_SHIFT  14
#define PMB_RESAMPLER_OR2_OR30_SIGNED 0

/* Register PERIP_RESAMP_X8_COEFF2 (PMR_RESAMPLER) */
#define PMB_RESAMPLER_X8_COEFF2       0x001C
#define ABS_PMB_RESAMPLER_X8_COEFF2   0x0205801CUL

#define PMB_RESAMPLER_OR5_OR27_MASK   0x00000FFCUL
#define PMB_RESAMPLER_OR5_OR27_SHIFT  2
#define PMB_RESAMPLER_OR5_OR27_SIGNED 0

#define PMB_RESAMPLER_OR4_OR28_MASK   0x00FFC000UL
#define PMB_RESAMPLER_OR4_OR28_SHIFT  14
#define PMB_RESAMPLER_OR4_OR28_SIGNED 0

/* Register PERIP_RESAMP_X8_COEFF3 (PMR_RESAMPLER) */
#define PMB_RESAMPLER_X8_COEFF3       0x0020
#define ABS_PMB_RESAMPLER_X8_COEFF3   0x02058020UL

#define PMB_RESAMPLER_OR7_OR25_MASK   0x00000FFCUL
#define PMB_RESAMPLER_OR7_OR25_SHIFT  2
#define PMB_RESAMPLER_OR7_OR25_SIGNED 0

#define PMB_RESAMPLER_OR6_OR26_MASK   0x00FFC000UL
#define PMB_RESAMPLER_OR6_OR26_SHIFT  14
#define PMB_RESAMPLER_OR6_OR26_SIGNED 0

/* Register PERIP_RESAMP_X8_COEFF4 (PMR_RESAMPLER) */
#define PMB_RESAMPLER_X8_COEFF4       0x0024
#define ABS_PMB_RESAMPLER_X8_COEFF4   0x02058024UL

#define PMB_RESAMPLER_OR9_OR23_MASK   0x00000FFCUL
#define PMB_RESAMPLER_OR9_OR23_SHIFT  2
#define PMB_RESAMPLER_OR9_OR23_SIGNED 0

#define PMB_RESAMPLER_OR8_OR24_MASK   0x00FFC000UL
#define PMB_RESAMPLER_OR8_OR24_SHIFT  14
#define PMB_RESAMPLER_OR8_OR24_SIGNED 0

/* Register PERIP_RESAMP_X8_COEFF5 (PMR_RESAMPLER) */
#define PMB_RESAMPLER_X8_COEFF5        0x0028
#define ABS_PMB_RESAMPLER_X8_COEFF5    0x02058028UL

#define PMB_RESAMPLER_OR11_OR21_MASK   0x00000FFCUL
#define PMB_RESAMPLER_OR11_OR21_SHIFT  2
#define PMB_RESAMPLER_OR11_OR21_SIGNED 0

#define PMB_RESAMPLER_OR10_OR22_MASK   0x00FFC000UL
#define PMB_RESAMPLER_OR10_OR22_SHIFT  14
#define PMB_RESAMPLER_OR10_OR22_SIGNED 0

/* Register PERIP_RESAMP_X8_COEFF6 (PMR_RESAMPLER) */
#define PMB_RESAMPLER_X8_COEFF6        0x002C
#define ABS_PMB_RESAMPLER_X8_COEFF6    0x0205802CUL

#define PMB_RESAMPLER_OR13_OR19_MASK   0x00000FFCUL
#define PMB_RESAMPLER_OR13_OR19_SHIFT  2
#define PMB_RESAMPLER_OR13_OR19_SIGNED 0

#define PMB_RESAMPLER_OR12_OR20_MASK   0x00FFC000UL
#define PMB_RESAMPLER_OR12_OR20_SHIFT  14
#define PMB_RESAMPLER_OR12_OR20_SIGNED 0

/* Register PERIP_RESAMP_X8_COEFF7 (PMR_RESAMPLER) */
#define PMB_RESAMPLER_X8_COEFF7        0x0030
#define ABS_PMB_RESAMPLER_X8_COEFF7    0x02058030UL

#define PMB_RESAMPLER_OR15_OR17_MASK   0x00000FFCUL
#define PMB_RESAMPLER_OR15_OR17_SHIFT  2
#define PMB_RESAMPLER_OR15_OR17_SIGNED 0

#define PMB_RESAMPLER_OR14_OR18_MASK   0x00FFC000UL
#define PMB_RESAMPLER_OR14_OR18_SHIFT  14
#define PMB_RESAMPLER_OR14_OR18_SIGNED 0

/* Register PERIP_RESAMP_X8_COEFF8 (PMR_RESAMPLER) */
#define PMB_RESAMPLER_X8_COEFF8     0x0034
#define ABS_PMB_RESAMPLER_X8_COEFF8 0x02058034UL

#define PMB_RESAMPLER_OR16_MASK     0x00FFC000UL
#define PMB_RESAMPLER_OR16_SHIFT    14
#define PMB_RESAMPLER_OR16_SIGNED   0

/* Register PERIP_RESAMP_X2_COEFF0 (PMR_RESAMPLER) */
#define PMB_RESAMPLER_X2_COEFF0     0x0038
#define ABS_PMB_RESAMPLER_X2_COEFF0 0x02058038UL

#define PMB_RESAMPLER_B3_MASK       0x00000FFCUL
#define PMB_RESAMPLER_B3_SHIFT      2
#define PMB_RESAMPLER_B3_SIGNED     0

#define PMB_RESAMPLER_B1_MASK       0x00FFC000UL
#define PMB_RESAMPLER_B1_SHIFT      14
#define PMB_RESAMPLER_B1_SIGNED     0

/* Register PERIP_RESAMP_X2_COEFF1 (PMR_RESAMPLER) */
#define PMB_RESAMPLER_X2_COEFF1     0x003C
#define ABS_PMB_RESAMPLER_X2_COEFF1 0x0205803CUL

#define PMB_RESAMPLER_B7_MASK       0x00000FFCUL
#define PMB_RESAMPLER_B7_SHIFT      2
#define PMB_RESAMPLER_B7_SIGNED     0

#define PMB_RESAMPLER_B5_MASK       0x00FFC000UL
#define PMB_RESAMPLER_B5_SHIFT      14
#define PMB_RESAMPLER_B5_SIGNED     0

/* Register PERIP_RESAMP_X2_COEFF2 (PMR_RESAMPLER) */
#define PMB_RESAMPLER_X2_COEFF2     0x0040
#define ABS_PMB_RESAMPLER_X2_COEFF2 0x02058040UL

#define PMB_RESAMPLER_B11_MASK      0x00000FFCUL
#define PMB_RESAMPLER_B11_SHIFT     2
#define PMB_RESAMPLER_B11_SIGNED    0

#define PMB_RESAMPLER_B9_MASK       0x00FFC000UL
#define PMB_RESAMPLER_B9_SHIFT      14
#define PMB_RESAMPLER_B9_SIGNED     0

/* Register PERIP_RESAMP_X2_COEFF3 (PMR_RESAMPLER) */
#define PMB_RESAMPLER_X2_COEFF3     0x0044
#define ABS_PMB_RESAMPLER_X2_COEFF3 0x02058044UL

#define PMB_RESAMPLER_B15_MASK      0x00000FFCUL
#define PMB_RESAMPLER_B15_SHIFT     2
#define PMB_RESAMPLER_B15_SIGNED    0

#define PMB_RESAMPLER_B13_MASK      0x00FFC000UL
#define PMB_RESAMPLER_B13_SHIFT     14
#define PMB_RESAMPLER_B13_SIGNED    0

/* Register PERIP_RESAMP_OUTPUT_CTRL (PMR_RESAMPLER) */
#define PMB_RESAMPLER_OUTPUT_CTRL        0x0048
#define ABS_PMB_RESAMPLER_OUTPUT_CTRL    0x02058048UL

#define PMB_RESAMPLER_DEBUG_DACEN_MASK   0x00000001UL
#define PMB_RESAMPLER_DEBUG_DACEN_SHIFT  0
#define PMB_RESAMPLER_DEBUG_DACEN_SIGNED 0

#define PMB_RESAMPLER_DEBUG_DIGEN_MASK   0x00000002UL
#define PMB_RESAMPLER_DEBUG_DIGEN_SHIFT  1
#define PMB_RESAMPLER_DEBUG_DIGEN_SIGNED 0

#define PMB_RESAMPLER_DEBUG_DWELL_MASK   0x0000001CUL
#define PMB_RESAMPLER_DEBUG_DWELL_SHIFT  2
#define PMB_RESAMPLER_DEBUG_DWELL_SIGNED 0

#define PMB_RESAMPLER_FORMAT_MASK        0x00000020UL
#define PMB_RESAMPLER_FORMAT_SHIFT       5
#define PMB_RESAMPLER_FORMAT_SIGNED      0

#define PMB_RESAMPLER_DESTINATION_MASK   0x000000C0UL
#define PMB_RESAMPLER_DESTINATION_SHIFT  6
#define PMB_RESAMPLER_DESTINATION_SIGNED 0

/* Register PERIP_RESAMP_MIXER_LO_BASE (PMR_RESAMPLER) */
#define PMB_RESAMPLER_MIXER_LO_BASE      0x004C
#define ABS_PMB_RESAMPLER_MIXER_LO_BASE  0x0205804CUL

#define PMB_RESAMPLER_MIX_LO_BASE_MASK   0x00E00000UL
#define PMB_RESAMPLER_MIX_LO_BASE_SHIFT  21
#define PMB_RESAMPLER_MIX_LO_BASE_SIGNED 0

/* Register PERIP_RESAMP_MIXER_LO_CONTROL (PMR_RESAMPLER) */
#define PMB_RESAMPLER_MIXER_LO_CONTROL      0x0050
#define ABS_PMB_RESAMPLER_MIXER_LO_CONTROL  0x02058050UL

#define PMB_RESAMPLER_MIX_LO_CONTROL_MASK   0x00FFFFFFUL
#define PMB_RESAMPLER_MIX_LO_CONTROL_SHIFT  0
#define PMB_RESAMPLER_MIX_LO_CONTROL_SIGNED 0

/* Register PERIP_RESAMP_GAIN_ANGLE_COARSE (PMR_RESAMPLER) */
#define PMB_RESAMPLER_GAIN_ANGLE_COARSE     0x0054
#define ABS_PMB_RESAMPLER_GAIN_ANGLE_COARSE 0x02058054UL

#define PMB_RESAMPLER_GA_COARSE_GAIN_MASK   0x00800000UL
#define PMB_RESAMPLER_GA_COARSE_GAIN_SHIFT  23
#define PMB_RESAMPLER_GA_COARSE_GAIN_SIGNED 0

/* Register PERIP_RESAMP_GAIN_ANGLE_FINE_I (PMR_RESAMPLER) */
#define PMB_RESAMPLER_GAIN_ANGLE_FINE_I     0x0058
#define ABS_PMB_RESAMPLER_GAIN_ANGLE_FINE_I 0x02058058UL

#define PMB_RESAMPLER_GA_I_GAIN_MASK        0x00FFE000UL
#define PMB_RESAMPLER_GA_I_GAIN_SHIFT       13
#define PMB_RESAMPLER_GA_I_GAIN_SIGNED      0

/* Register PERIP_RESAMP_GAIN_ANGLE_FINE_Q (PMR_RESAMPLER) */
#define PMB_RESAMPLER_GAIN_ANGLE_FINE_Q     0x005C
#define ABS_PMB_RESAMPLER_GAIN_ANGLE_FINE_Q 0x0205805CUL

#define PMB_RESAMPLER_GA_Q_GAIN_MASK        0x00FFE000UL
#define PMB_RESAMPLER_GA_Q_GAIN_SHIFT       13
#define PMB_RESAMPLER_GA_Q_GAIN_SIGNED      0

/* Register PERIP_RESAMP_GAIN_ANGLE_IQ (PMR_RESAMPLER) */
#define PMB_RESAMPLER_GAIN_ANGLE_IQ         0x0060
#define ABS_PMB_RESAMPLER_GAIN_ANGLE_IQ     0x02058060UL

#define PMB_RESAMPLER_GA_I_TO_Q_GAIN_MASK   0x00FFE000UL
#define PMB_RESAMPLER_GA_I_TO_Q_GAIN_SHIFT  13
#define PMB_RESAMPLER_GA_I_TO_Q_GAIN_SIGNED 0

/* Register PERIP_RESAMP_DAC_UNDERFLOW_FLAG (PMR_RESAMPLER) */
#define PMB_RESAMPLER_DAC_UNDERFLOW_FLAG        0x0064
#define ABS_PMB_RESAMPLER_DAC_UNDERFLOW_FLAG    0x02058064UL

#define PMB_RESAMPLER_DAC_UNDERFLOW_FLAG_MASK   0x00000001UL
#define PMB_RESAMPLER_DAC_UNDERFLOW_FLAG_SHIFT  0
#define PMB_RESAMPLER_DAC_UNDERFLOW_FLAG_SIGNED 0

/* Register PERIP_RESAMP_MIXER_DEBUG_FCACCUM (PMR_RESAMPLER) */
#define PMB_RESAMPLER_MIXER_DEBUG_FCACCUM      0x00D0
#define ABS_PMB_RESAMPLER_MIXER_DEBUG_FCACCUM  0x020580D0UL

#define PMB_RESAMPLER_MIX_DEBUG_FCACCUM_MASK   0x00FFFFFFUL
#define PMB_RESAMPLER_MIX_DEBUG_FCACCUM_SHIFT  0
#define PMB_RESAMPLER_MIX_DEBUG_FCACCUM_SIGNED 0

/* Register PERIP_RESAMP_SAMPLE (PMR_RESAMPLER) */
#define PMB_RESAMPLER_SAMPLE          0x00D4
#define ABS_PMB_RESAMPLER_SAMPLE      0x020580D4UL

#define PMB_RESAMPLER_SAMPLE_Q_MASK   0x00000FFFUL
#define PMB_RESAMPLER_SAMPLE_Q_SHIFT  0
#define PMB_RESAMPLER_SAMPLE_Q_SIGNED 0

#define PMB_RESAMPLER_SAMPLE_I_MASK   0x00FFF000UL
#define PMB_RESAMPLER_SAMPLE_I_SHIFT  12
#define PMB_RESAMPLER_SAMPLE_I_SIGNED 0

/* Register PERIP_RESAMP_SAMPLE_VALID (PMR_RESAMPLER) */
#define PMB_RESAMPLER_SAMPLE_VALID        0x00D8
#define ABS_PMB_RESAMPLER_SAMPLE_VALID    0x020580D8UL

#define PMB_RESAMPLER_SAMPLE_VALID_MASK   0x00000001UL
#define PMB_RESAMPLER_SAMPLE_VALID_SHIFT  0
#define PMB_RESAMPLER_SAMPLE_VALID_SIGNED 0

/* Register PERIP_RESAMP_IPDMA_TBUS_CONTROL (PMR_RESAMPLER) */
#define PMB_RESAMPLER_IPDMA_TBUS_CONTROL           0x00DC
#define ABS_PMB_RESAMPLER_IPDMA_TBUS_CONTROL       0x020580DCUL

#define PMB_RESAMPLER_IPDMA_TBUS_DEBUG_MODE_MASK   0x00800000UL
#define PMB_RESAMPLER_IPDMA_TBUS_DEBUG_MODE_SHIFT  23
#define PMB_RESAMPLER_IPDMA_TBUS_DEBUG_MODE_SIGNED 0

/* Register PERIP_RESAMP_IPDMA_TBUS_DEBUG_DATA0 (PMR_RESAMPLER) */
#define PMB_RESAMPLER_IPDMA_TBUS_DEBUG_DATA0          0x00E0
#define ABS_PMB_RESAMPLER_IPDMA_TBUS_DEBUG_DATA0      0x020580E0UL

#define PMB_RESAMPLER_IPDMA_TBUS_DEBUG_DATAIN0_MASK   0x00FFFFFFUL
#define PMB_RESAMPLER_IPDMA_TBUS_DEBUG_DATAIN0_SHIFT  0
#define PMB_RESAMPLER_IPDMA_TBUS_DEBUG_DATAIN0_SIGNED 0

/* Register PERIP_RESAMP_IPDMA_TBUS_DEBUG_DATA1 (PMR_RESAMPLER) */
#define PMB_RESAMPLER_IPDMA_TBUS_DEBUG_DATA1          0x00E4
#define ABS_PMB_RESAMPLER_IPDMA_TBUS_DEBUG_DATA1      0x020580E4UL

#define PMB_RESAMPLER_IPDMA_TBUS_DEBUG_DATAIN1_MASK   0x00FFFFFFUL
#define PMB_RESAMPLER_IPDMA_TBUS_DEBUG_DATAIN1_SHIFT  0
#define PMB_RESAMPLER_IPDMA_TBUS_DEBUG_DATAIN1_SIGNED 0

/* Register PERIP_RESAMP_IPDMA_TBUS_DEBUG_DATA2 (PMR_RESAMPLER) */
#define PMB_RESAMPLER_IPDMA_TBUS_DEBUG_DATA2          0x00E8
#define ABS_PMB_RESAMPLER_IPDMA_TBUS_DEBUG_DATA2      0x020580E8UL

#define PMB_RESAMPLER_IPDMA_TBUS_DEBUG_DATAIN2_MASK   0x00FFFFFFUL
#define PMB_RESAMPLER_IPDMA_TBUS_DEBUG_DATAIN2_SHIFT  0
#define PMB_RESAMPLER_IPDMA_TBUS_DEBUG_DATAIN2_SIGNED 0

/* Register PERIP_RESAMP_IPDMA_TBUS_DEBUG_DATA3 (PMR_RESAMPLER) */
#define PMB_RESAMPLER_IPDMA_TBUS_DEBUG_DATA3          0x00EC
#define ABS_PMB_RESAMPLER_IPDMA_TBUS_DEBUG_DATA3      0x020580ECUL

#define PMB_RESAMPLER_IPDMA_TBUS_DEBUG_DATAIN3_MASK   0x00FFFFFFUL
#define PMB_RESAMPLER_IPDMA_TBUS_DEBUG_DATAIN3_SHIFT  0
#define PMB_RESAMPLER_IPDMA_TBUS_DEBUG_DATAIN3_SIGNED 0

/* Register PERIP_RESAMP_IPDMA_TBUS_DEBUG_VALID (PMR_RESAMPLER) */
#define PMB_RESAMPLER_IPDMA_TBUS_DEBUG_VALID           0x00F0
#define ABS_PMB_RESAMPLER_IPDMA_TBUS_DEBUG_VALID       0x020580F0UL

#define PMB_RESAMPLER_IPDMA_TBUS_DEBUG_ENABLEIN_MASK   0x00800000UL
#define PMB_RESAMPLER_IPDMA_TBUS_DEBUG_ENABLEIN_SHIFT  23
#define PMB_RESAMPLER_IPDMA_TBUS_DEBUG_ENABLEIN_SIGNED 0

/* Register PERIP_RESAMP_OPDMA_TBUS_CONTROL (PMR_RESAMPLER) */
#define PMB_RESAMPLER_OPDMA_TBUS_CONTROL           0x00F4
#define ABS_PMB_RESAMPLER_OPDMA_TBUS_CONTROL       0x020580F4UL

#define PMB_RESAMPLER_OPDMA_TBUS_DEBUG_MODE_MASK   0x00800000UL
#define PMB_RESAMPLER_OPDMA_TBUS_DEBUG_MODE_SHIFT  23
#define PMB_RESAMPLER_OPDMA_TBUS_DEBUG_MODE_SIGNED 0

/* Register PERIP_RESAMP_OPDMA_TBUS_DEBUG_DATA (PMR_RESAMPLER) */
#define PMB_RESAMPLER_OPDMA_TBUS_DEBUG_DATA           0x00F8
#define ABS_PMB_RESAMPLER_OPDMA_TBUS_DEBUG_DATA       0x020580F8UL

#define PMB_RESAMPLER_OPDMA_TBUS_DEBUG_DATAOUT_MASK   0x00FFFFFFUL
#define PMB_RESAMPLER_OPDMA_TBUS_DEBUG_DATAOUT_SHIFT  0
#define PMB_RESAMPLER_OPDMA_TBUS_DEBUG_DATAOUT_SIGNED 0

/* Register PERIP_RESAMP_OPDMA_TBUS_DEBUG_VALID (PMR_RESAMPLER) */
#define PMB_RESAMPLER_OPDMA_TBUS_DEBUG_VALID           0x00FC
#define ABS_PMB_RESAMPLER_OPDMA_TBUS_DEBUG_VALID       0x020580FCUL

#define PMB_RESAMPLER_OPDMA_TBUS_DEBUG_VALIDOUT_MASK   0x00800000UL
#define PMB_RESAMPLER_OPDMA_TBUS_DEBUG_VALIDOUT_SHIFT  23
#define PMB_RESAMPLER_OPDMA_TBUS_DEBUG_VALIDOUT_SIGNED 0

/* Register OP_CONTROL (PMR_DVBT2_OUT_PROC) */
#define PMB_OUT_PROC_OP_CONTROL          0x0000
#define ABS_PMB_OUT_PROC_OP_CONTROL      0x02058800UL

#define PMB_OUT_PROC_DOP_SW_RESET_MASK   0x00000100UL
#define PMB_OUT_PROC_DOP_SW_RESET_SHIFT  8
#define PMB_OUT_PROC_DOP_SW_RESET_SIGNED 0

/* Register OP_STREAM_CONTROL (PMR_DVBT2_OUT_PROC) */
#define PMB_OUT_PROC_OP_STREAM_CONTROL        0x0004
#define ABS_PMB_OUT_PROC_OP_STREAM_CONTROL    0x02058804UL

#define PMB_OUT_PROC_CRC_DISABLE_MASK         0x00000100UL
#define PMB_OUT_PROC_CRC_DISABLE_SHIFT        8
#define PMB_OUT_PROC_CRC_DISABLE_SIGNED       0

#define PMB_OUT_PROC_TIMESTAMP_DISABLE_MASK   0x00000200UL
#define PMB_OUT_PROC_TIMESTAMP_DISABLE_SHIFT  9
#define PMB_OUT_PROC_TIMESTAMP_DISABLE_SIGNED 0

#define PMB_OUT_PROC_SCP_ISCR_SELECT_MASK     0x000F0000UL
#define PMB_OUT_PROC_SCP_ISCR_SELECT_SHIFT    16
#define PMB_OUT_PROC_SCP_ISCR_SELECT_SIGNED   0

/* Register TIMESTAMP_THRESHOLD_LOW (PMR_DVBT2_OUT_PROC) */
#define PMB_OUT_PROC_TIMESTAMP_THRESHOLD_LOW        0x0008
#define ABS_PMB_OUT_PROC_TIMESTAMP_THRESHOLD_LOW    0x02058808UL

#define PMB_OUT_PROC_TIMESTAMP_THRESHOLD_LOW_MASK   0x00FFFFFFUL
#define PMB_OUT_PROC_TIMESTAMP_THRESHOLD_LOW_SHIFT  0
#define PMB_OUT_PROC_TIMESTAMP_THRESHOLD_LOW_SIGNED 0

/* Register TIMESTAMP_THRESHOLD_HIGH (PMR_DVBT2_OUT_PROC) */
#define PMB_OUT_PROC_TIMESTAMP_THRESHOLD_HIGH        0x000C
#define ABS_PMB_OUT_PROC_TIMESTAMP_THRESHOLD_HIGH    0x0205880CUL

#define PMB_OUT_PROC_TIMESTAMP_THRESHOLD_HIGH_MASK   0x00FFFFFFUL
#define PMB_OUT_PROC_TIMESTAMP_THRESHOLD_HIGH_SHIFT  0
#define PMB_OUT_PROC_TIMESTAMP_THRESHOLD_HIGH_SIGNED 0

/* Register SYNC_INSERT_CFG (PMR_DVBT2_OUT_PROC) */
#define PMB_OUT_PROC_SYNC_INSERT_CFG            0x0010
#define ABS_PMB_OUT_PROC_SYNC_INSERT_CFG        0x02058810UL

#define PMB_OUT_PROC_SYNC_INSERT_DISABLE_MASK   0x00000100UL
#define PMB_OUT_PROC_SYNC_INSERT_DISABLE_SHIFT  8
#define PMB_OUT_PROC_SYNC_INSERT_DISABLE_SIGNED 0

#define PMB_OUT_PROC_SYNC_INSERT_BYTE_MASK      0x00FF0000UL
#define PMB_OUT_PROC_SYNC_INSERT_BYTE_SHIFT     16
#define PMB_OUT_PROC_SYNC_INSERT_BYTE_SIGNED    0

/* Register OP_FLAGS (PMR_DVBT2_OUT_PROC) */
#define PMB_OUT_PROC_OP_FLAGS               0x0014
#define ABS_PMB_OUT_PROC_OP_FLAGS           0x02058814UL

#define PMB_OUT_PROC_CRC_RESULT_FLAG_MASK   0x00000100UL
#define PMB_OUT_PROC_CRC_RESULT_FLAG_SHIFT  8
#define PMB_OUT_PROC_CRC_RESULT_FLAG_SIGNED 0

#define PMB_OUT_PROC_PKT_FRAG_DONE_MASK     0x00000200UL
#define PMB_OUT_PROC_PKT_FRAG_DONE_SHIFT    9
#define PMB_OUT_PROC_PKT_FRAG_DONE_SIGNED   0

#define PMB_OUT_PROC_COM_FRAG_DONE_MASK     0x00000400UL
#define PMB_OUT_PROC_COM_FRAG_DONE_SHIFT    10
#define PMB_OUT_PROC_COM_FRAG_DONE_SIGNED   0

/* Register OP_CLEAR_FLAGS (PMR_DVBT2_OUT_PROC) */
#define PMB_OUT_PROC_OP_CLEAR_FLAGS        0x0018
#define ABS_PMB_OUT_PROC_OP_CLEAR_FLAGS    0x02058818UL

#define PMB_OUT_PROC_CLEAR_CRC_FLAG_MASK   0x00000100UL
#define PMB_OUT_PROC_CLEAR_CRC_FLAG_SHIFT  8
#define PMB_OUT_PROC_CLEAR_CRC_FLAG_SIGNED 0

#define PMB_OUT_PROC_CLEAR_PKT_FLAG_MASK   0x00000200UL
#define PMB_OUT_PROC_CLEAR_PKT_FLAG_SHIFT  9
#define PMB_OUT_PROC_CLEAR_PKT_FLAG_SIGNED 0

#define PMB_OUT_PROC_CLEAR_COM_FLAG_MASK   0x00000400UL
#define PMB_OUT_PROC_CLEAR_COM_FLAG_SHIFT  10
#define PMB_OUT_PROC_CLEAR_COM_FLAG_SIGNED 0

/* Register OP_RESULTS (PMR_DVBT2_OUT_PROC) */
#define PMB_OUT_PROC_OP_RESULTS        0x001C
#define ABS_PMB_OUT_PROC_OP_RESULTS    0x0205881CUL

#define PMB_OUT_PROC_CRC_RESULT_MASK   0x00000100UL
#define PMB_OUT_PROC_CRC_RESULT_SHIFT  8
#define PMB_OUT_PROC_CRC_RESULT_SIGNED 0

/* Register DESC_DATA_0 (PMR_DVBT2_OUT_PROC) */
#define PMB_OUT_PROC_DESC_DATA_0             0x0020
#define ABS_PMB_OUT_PROC_DESC_DATA_0         0x02058820UL

#define PMB_OUT_PROC_BYTE_LENGTH_DATA_MASK   0x0000FFFFUL
#define PMB_OUT_PROC_BYTE_LENGTH_DATA_SHIFT  0
#define PMB_OUT_PROC_BYTE_LENGTH_DATA_SIGNED 0

#define PMB_OUT_PROC_FLAGS_DATA_MASK         0x00FF0000UL
#define PMB_OUT_PROC_FLAGS_DATA_SHIFT        16
#define PMB_OUT_PROC_FLAGS_DATA_SIGNED       0

/* Register DESC_DATA_1 (PMR_DVBT2_OUT_PROC) */
#define PMB_OUT_PROC_DESC_DATA_1                 0x0024
#define ABS_PMB_OUT_PROC_DESC_DATA_1             0x02058824UL

#define PMB_OUT_PROC_START_SKIP_DATA_MASK        0x0000003FUL
#define PMB_OUT_PROC_START_SKIP_DATA_SHIFT       0
#define PMB_OUT_PROC_START_SKIP_DATA_SIGNED      0

#define PMB_OUT_PROC_END_SKIP_DATA_MASK          0x00003F00UL
#define PMB_OUT_PROC_END_SKIP_DATA_SHIFT         8
#define PMB_OUT_PROC_END_SKIP_DATA_SIGNED        0

#define PMB_OUT_PROC_TRANSMITTED_CRC_DATA_MASK   0x00FF0000UL
#define PMB_OUT_PROC_TRANSMITTED_CRC_DATA_SHIFT  16
#define PMB_OUT_PROC_TRANSMITTED_CRC_DATA_SIGNED 0

/* Register DESC_DATA_2 (PMR_DVBT2_OUT_PROC) */
#define PMB_OUT_PROC_DESC_DATA_2                      0x0028
#define ABS_PMB_OUT_PROC_DESC_DATA_2                  0x02058828UL

#define PMB_OUT_PROC_OUTPUT_TIMESTAMP_LOW_DATA_MASK   0x00FFFFFFUL
#define PMB_OUT_PROC_OUTPUT_TIMESTAMP_LOW_DATA_SHIFT  0
#define PMB_OUT_PROC_OUTPUT_TIMESTAMP_LOW_DATA_SIGNED 0

/* Register DESC_DATA_3 (PMR_DVBT2_OUT_PROC) */
#define PMB_OUT_PROC_DESC_DATA_3                       0x002C
#define ABS_PMB_OUT_PROC_DESC_DATA_3                   0x0205882CUL

#define PMB_OUT_PROC_OUTPUT_TIMESTAMP_HIGH_DATA_MASK   0x00FFFFFFUL
#define PMB_OUT_PROC_OUTPUT_TIMESTAMP_HIGH_DATA_SHIFT  0
#define PMB_OUT_PROC_OUTPUT_TIMESTAMP_HIGH_DATA_SIGNED 0

/* Register DESC_COMN_0 (PMR_DVBT2_OUT_PROC) */
#define PMB_OUT_PROC_DESC_COMN_0             0x0030
#define ABS_PMB_OUT_PROC_DESC_COMN_0         0x02058830UL

#define PMB_OUT_PROC_BYTE_LENGTH_COMN_MASK   0x0000FFFFUL
#define PMB_OUT_PROC_BYTE_LENGTH_COMN_SHIFT  0
#define PMB_OUT_PROC_BYTE_LENGTH_COMN_SIGNED 0

#define PMB_OUT_PROC_FLAGS_COMN_MASK         0x00FF0000UL
#define PMB_OUT_PROC_FLAGS_COMN_SHIFT        16
#define PMB_OUT_PROC_FLAGS_COMN_SIGNED       0

/* Register DESC_COMN_1 (PMR_DVBT2_OUT_PROC) */
#define PMB_OUT_PROC_DESC_COMN_1                 0x0034
#define ABS_PMB_OUT_PROC_DESC_COMN_1             0x02058834UL

#define PMB_OUT_PROC_START_SKIP_COMN_MASK        0x0000003FUL
#define PMB_OUT_PROC_START_SKIP_COMN_SHIFT       0
#define PMB_OUT_PROC_START_SKIP_COMN_SIGNED      0

#define PMB_OUT_PROC_END_SKIP_COMN_MASK          0x00003F00UL
#define PMB_OUT_PROC_END_SKIP_COMN_SHIFT         8
#define PMB_OUT_PROC_END_SKIP_COMN_SIGNED        0

#define PMB_OUT_PROC_TRANSMITTED_CRC_COMN_MASK   0x00FF0000UL
#define PMB_OUT_PROC_TRANSMITTED_CRC_COMN_SHIFT  16
#define PMB_OUT_PROC_TRANSMITTED_CRC_COMN_SIGNED 0

/* Register DESC_COMN_2 (PMR_DVBT2_OUT_PROC) */
#define PMB_OUT_PROC_DESC_COMN_2                      0x0038
#define ABS_PMB_OUT_PROC_DESC_COMN_2                  0x02058838UL

#define PMB_OUT_PROC_OUTPUT_TIMESTAMP_LOW_COMN_MASK   0x00FFFFFFUL
#define PMB_OUT_PROC_OUTPUT_TIMESTAMP_LOW_COMN_SHIFT  0
#define PMB_OUT_PROC_OUTPUT_TIMESTAMP_LOW_COMN_SIGNED 0

/* Register DESC_COMN_3 (PMR_DVBT2_OUT_PROC) */
#define PMB_OUT_PROC_DESC_COMN_3                       0x003C
#define ABS_PMB_OUT_PROC_DESC_COMN_3                   0x0205883CUL

#define PMB_OUT_PROC_OUTPUT_TIMESTAMP_HIGH_COMN_MASK   0x00FFFFFFUL
#define PMB_OUT_PROC_OUTPUT_TIMESTAMP_HIGH_COMN_SHIFT  0
#define PMB_OUT_PROC_OUTPUT_TIMESTAMP_HIGH_COMN_SIGNED 0

/* Register DVBT2_TBUS_WR_DATA_MODE (PMR_DVBT2_OUT_PROC) */
#define PMB_OUT_PROC_DVBT2_TBUS_WR_DATA_MODE        0x0040
#define ABS_PMB_OUT_PROC_DVBT2_TBUS_WR_DATA_MODE    0x02058840UL

#define PMB_OUT_PROC_DVBT2_TBUS_WR_DATA_MODE_MASK   0x00000100UL
#define PMB_OUT_PROC_DVBT2_TBUS_WR_DATA_MODE_SHIFT  8
#define PMB_OUT_PROC_DVBT2_TBUS_WR_DATA_MODE_SIGNED 0

/* Register DVBT2_TBUS_WR_DATA_DATA (PMR_DVBT2_OUT_PROC) */
#define PMB_OUT_PROC_DVBT2_TBUS_WR_DATA_DATA          0x0044
#define ABS_PMB_OUT_PROC_DVBT2_TBUS_WR_DATA_DATA      0x02058844UL

#define PMB_OUT_PROC_DVBT2_TBUS_WR_DATA_DATA_0_MASK   0x0000FF00UL
#define PMB_OUT_PROC_DVBT2_TBUS_WR_DATA_DATA_0_SHIFT  8
#define PMB_OUT_PROC_DVBT2_TBUS_WR_DATA_DATA_0_SIGNED 0

/* Register DVBT2_TBUS_WR_DATA_ENABLE (PMR_DVBT2_OUT_PROC) */
#define PMB_OUT_PROC_DVBT2_TBUS_WR_DATA_ENABLE        0x0048
#define ABS_PMB_OUT_PROC_DVBT2_TBUS_WR_DATA_ENABLE    0x02058848UL

#define PMB_OUT_PROC_DVBT2_TBUS_WR_DATA_ENABLE_MASK   0x00000100UL
#define PMB_OUT_PROC_DVBT2_TBUS_WR_DATA_ENABLE_SHIFT  8
#define PMB_OUT_PROC_DVBT2_TBUS_WR_DATA_ENABLE_SIGNED 0

/* Register DVBT2_TBUS_WR_COMN_MODE (PMR_DVBT2_OUT_PROC) */
#define PMB_OUT_PROC_DVBT2_TBUS_WR_COMN_MODE        0x004C
#define ABS_PMB_OUT_PROC_DVBT2_TBUS_WR_COMN_MODE    0x0205884CUL

#define PMB_OUT_PROC_DVBT2_TBUS_WR_COMN_MODE_MASK   0x00000100UL
#define PMB_OUT_PROC_DVBT2_TBUS_WR_COMN_MODE_SHIFT  8
#define PMB_OUT_PROC_DVBT2_TBUS_WR_COMN_MODE_SIGNED 0

/* Register DVBT2_TBUS_WR_COMN_DATA (PMR_DVBT2_OUT_PROC) */
#define PMB_OUT_PROC_DVBT2_TBUS_WR_COMN_DATA          0x0050
#define ABS_PMB_OUT_PROC_DVBT2_TBUS_WR_COMN_DATA      0x02058850UL

#define PMB_OUT_PROC_DVBT2_TBUS_WR_COMN_DATA_0_MASK   0x0000FF00UL
#define PMB_OUT_PROC_DVBT2_TBUS_WR_COMN_DATA_0_SHIFT  8
#define PMB_OUT_PROC_DVBT2_TBUS_WR_COMN_DATA_0_SIGNED 0

/* Register DVBT2_TBUS_WR_COMN_ENABLE (PMR_DVBT2_OUT_PROC) */
#define PMB_OUT_PROC_DVBT2_TBUS_WR_COMN_ENABLE        0x0054
#define ABS_PMB_OUT_PROC_DVBT2_TBUS_WR_COMN_ENABLE    0x02058854UL

#define PMB_OUT_PROC_DVBT2_TBUS_WR_COMN_ENABLE_MASK   0x00000100UL
#define PMB_OUT_PROC_DVBT2_TBUS_WR_COMN_ENABLE_SHIFT  8
#define PMB_OUT_PROC_DVBT2_TBUS_WR_COMN_ENABLE_SIGNED 0

/* Register DVBT2_TBUS_RD_MODE (PMR_DVBT2_OUT_PROC) */
#define PMB_OUT_PROC_DVBT2_TBUS_RD_MODE        0x0058
#define ABS_PMB_OUT_PROC_DVBT2_TBUS_RD_MODE    0x02058858UL

#define PMB_OUT_PROC_DVBT2_TBUS_RD_MODE_MASK   0x00000100UL
#define PMB_OUT_PROC_DVBT2_TBUS_RD_MODE_SHIFT  8
#define PMB_OUT_PROC_DVBT2_TBUS_RD_MODE_SIGNED 0

/* Register DVBT2_TBUS_RD_DATA (PMR_DVBT2_OUT_PROC) */
#define PMB_OUT_PROC_DVBT2_TBUS_RD_DATA          0x005C
#define ABS_PMB_OUT_PROC_DVBT2_TBUS_RD_DATA      0x0205885CUL

#define PMB_OUT_PROC_DVBT2_TBUS_RD_DATA_0_MASK   0x0000FF00UL
#define PMB_OUT_PROC_DVBT2_TBUS_RD_DATA_0_SHIFT  8
#define PMB_OUT_PROC_DVBT2_TBUS_RD_DATA_0_SIGNED 0

/* Register DVBT2_TBUS_RD_VALID (PMR_DVBT2_OUT_PROC) */
#define PMB_OUT_PROC_DVBT2_TBUS_RD_VALID        0x0060
#define ABS_PMB_OUT_PROC_DVBT2_TBUS_RD_VALID    0x02058860UL

#define PMB_OUT_PROC_DVBT2_TBUS_RD_VALID_MASK   0x00000100UL
#define PMB_OUT_PROC_DVBT2_TBUS_RD_VALID_SHIFT  8
#define PMB_OUT_PROC_DVBT2_TBUS_RD_VALID_SIGNED 0

/* Register HSBDI_CONFIG_DATA_ROUTING (PMR_HSBDI_B) */
#define PMB_HSBDI_B_CONFIG_DATA_ROUTING        0x0000
#define ABS_PMB_HSBDI_B_CONFIG_DATA_ROUTING    0x02059000UL

#define PMB_HSBDI_B_DMA_LDPC_OUTPUT_MASK       0x00000003UL
#define PMB_HSBDI_B_DMA_LDPC_OUTPUT_SHIFT      0
#define PMB_HSBDI_B_DMA_LDPC_OUTPUT_SIGNED     0

#define PMB_HSBDI_B_DMA_LDPC_INPUT_MASK        0x0000000CUL
#define PMB_HSBDI_B_DMA_LDPC_INPUT_SHIFT       2
#define PMB_HSBDI_B_DMA_LDPC_INPUT_SIGNED      0

#define PMB_HSBDI_B_DMA_DEMAPPER_OUTPUT_MASK   0x00000030UL
#define PMB_HSBDI_B_DMA_DEMAPPER_OUTPUT_SHIFT  4
#define PMB_HSBDI_B_DMA_DEMAPPER_OUTPUT_SIGNED 0

#define PMB_HSBDI_B_DMA_DEMAPPER_INPUT_MASK    0x000000C0UL
#define PMB_HSBDI_B_DMA_DEMAPPER_INPUT_SHIFT   6
#define PMB_HSBDI_B_DMA_DEMAPPER_INPUT_SIGNED  0

/* Register HSBDI_CONFIG_0 (PMR_HSBDI_B) */
#define PMB_HSBDI_B_CONFIG_0        0x0004
#define ABS_PMB_HSBDI_B_CONFIG_0    0x02059004UL

#define PMB_HSBDI_B_NUM_ROWS_MASK   0x0000FFFFUL
#define PMB_HSBDI_B_NUM_ROWS_SHIFT  0
#define PMB_HSBDI_B_NUM_ROWS_SIGNED 0

#define PMB_HSBDI_B_NUM_COLS_MASK   0x001F0000UL
#define PMB_HSBDI_B_NUM_COLS_SHIFT  16
#define PMB_HSBDI_B_NUM_COLS_SIGNED 0

/* Register HSBDI_CONFIG_1 (PMR_HSBDI_B) */
#define PMB_HSBDI_B_CONFIG_1               0x0008
#define ABS_PMB_HSBDI_B_CONFIG_1           0x02059008UL

#define PMB_HSBDI_B_LLRS_PER_CELL_MASK     0x0000000FUL
#define PMB_HSBDI_B_LLRS_PER_CELL_SHIFT    0
#define PMB_HSBDI_B_LLRS_PER_CELL_SIGNED   0

#define PMB_HSBDI_B_PRI_PATH_ENABLE_MASK   0x00000010UL
#define PMB_HSBDI_B_PRI_PATH_ENABLE_SHIFT  4
#define PMB_HSBDI_B_PRI_PATH_ENABLE_SIGNED 0

/* Register HSBDI_INI_AND_ENABLE_CONTROL (PMR_HSBDI_B) */
#define PMB_HSBDI_B_INI_AND_ENABLE_CONTROL     0x0020
#define ABS_PMB_HSBDI_B_INI_AND_ENABLE_CONTROL 0x02059020UL

#define PMB_HSBDI_B_INI_PROG_MASK              0x00400000UL
#define PMB_HSBDI_B_INI_PROG_SHIFT             22
#define PMB_HSBDI_B_INI_PROG_SIGNED            0

#define PMB_HSBDI_B_ENABLE_PROG_MASK           0x00800000UL
#define PMB_HSBDI_B_ENABLE_PROG_SHIFT          23
#define PMB_HSBDI_B_ENABLE_PROG_SIGNED         0

/* Register HSBDI_INI_AND_ENABLE_STATUS (PMR_HSBDI_B) */
#define PMB_HSBDI_B_INI_AND_ENABLE_STATUS        0x0024
#define ABS_PMB_HSBDI_B_INI_AND_ENABLE_STATUS    0x02059024UL

#define PMB_HSBDI_B_INI_PENDING_STATUS_MASK      0x00200000UL
#define PMB_HSBDI_B_INI_PENDING_STATUS_SHIFT     21
#define PMB_HSBDI_B_INI_PENDING_STATUS_SIGNED    0

#define PMB_HSBDI_B_ENABLE_PENDING_STATUS_MASK   0x00400000UL
#define PMB_HSBDI_B_ENABLE_PENDING_STATUS_SHIFT  22
#define PMB_HSBDI_B_ENABLE_PENDING_STATUS_SIGNED 0

#define PMB_HSBDI_B_ENABLE_STATUS_MASK           0x00800000UL
#define PMB_HSBDI_B_ENABLE_STATUS_SHIFT          23
#define PMB_HSBDI_B_ENABLE_STATUS_SIGNED         0

/* Register HSBDI_FC_EFS_STATUS (PMR_HSBDI_B) */
#define PMB_HSBDI_B_FC_EFS_STATUS        0x0028
#define ABS_PMB_HSBDI_B_FC_EFS_STATUS    0x02059028UL

#define PMB_HSBDI_B_FC_EFS_STATUS_MASK   0x00800000UL
#define PMB_HSBDI_B_FC_EFS_STATUS_SHIFT  23
#define PMB_HSBDI_B_FC_EFS_STATUS_SIGNED 0

/* Register HSBDI_FC_EFS_CLEAR (PMR_HSBDI_B) */
#define PMB_HSBDI_B_FC_EFS_CLEAR        0x002C
#define ABS_PMB_HSBDI_B_FC_EFS_CLEAR    0x0205902CUL

#define PMB_HSBDI_B_FC_EFS_CLEAR_MASK   0x00800000UL
#define PMB_HSBDI_B_FC_EFS_CLEAR_SHIFT  23
#define PMB_HSBDI_B_FC_EFS_CLEAR_SIGNED 0

/* Register HSBDI_AG_EFS_STATUS (PMR_HSBDI_B) */
#define PMB_HSBDI_B_AG_EFS_STATUS        0x0038
#define ABS_PMB_HSBDI_B_AG_EFS_STATUS    0x02059038UL

#define PMB_HSBDI_B_AG_EFS_STATUS_MASK   0x00800000UL
#define PMB_HSBDI_B_AG_EFS_STATUS_SHIFT  23
#define PMB_HSBDI_B_AG_EFS_STATUS_SIGNED 0

/* Register HSBDI_AG_EFS_CLEAR (PMR_HSBDI_B) */
#define PMB_HSBDI_B_AG_EFS_CLEAR        0x003C
#define ABS_PMB_HSBDI_B_AG_EFS_CLEAR    0x0205903CUL

#define PMB_HSBDI_B_AG_EFS_CLEAR_MASK   0x00800000UL
#define PMB_HSBDI_B_AG_EFS_CLEAR_SHIFT  23
#define PMB_HSBDI_B_AG_EFS_CLEAR_SIGNED 0

/* Register HSBDI_AG_CONFIG_INPUT_1 (PMR_HSBDI_B) */
#define PMB_HSBDI_B_AG_CONFIG_INPUT_1           0x0040
#define ABS_PMB_HSBDI_B_AG_CONFIG_INPUT_1       0x02059040UL

#define PMB_HSBDI_B_AG_CONFIG_INPUT_DATA_MASK   0x001FFFFFUL
#define PMB_HSBDI_B_AG_CONFIG_INPUT_DATA_SHIFT  0
#define PMB_HSBDI_B_AG_CONFIG_INPUT_DATA_SIGNED 0

/* Register HSBDI_AG_CONFIG_INPUT_2 (PMR_HSBDI_B) */
#define PMB_HSBDI_B_AG_CONFIG_INPUT_2              0x0044
#define ABS_PMB_HSBDI_B_AG_CONFIG_INPUT_2          0x02059044UL

#define PMB_HSBDI_B_AG_CONFIG_INPUT_POINTER_MASK   0x00000003UL
#define PMB_HSBDI_B_AG_CONFIG_INPUT_POINTER_SHIFT  0
#define PMB_HSBDI_B_AG_CONFIG_INPUT_POINTER_SIGNED 0

/* Register HSBDI_AG_FIFO_OCCUPANCY (PMR_HSBDI_B) */
#define PMB_HSBDI_B_AG_FIFO_OCCUPANCY              0x0048
#define ABS_PMB_HSBDI_B_AG_FIFO_OCCUPANCY          0x02059048UL

#define PMB_HSBDI_B_AG_FIFO_OCCUPANCY_MASK         0x0000FFFFUL
#define PMB_HSBDI_B_AG_FIFO_OCCUPANCY_SHIFT        0
#define PMB_HSBDI_B_AG_FIFO_OCCUPANCY_SIGNED       0

#define PMB_HSBDI_B_AG_FIFO_OVERFLOW_STATUS_MASK   0x00800000UL
#define PMB_HSBDI_B_AG_FIFO_OVERFLOW_STATUS_SHIFT  23
#define PMB_HSBDI_B_AG_FIFO_OVERFLOW_STATUS_SIGNED 0

/* Register HSBDI_AG_FIFO_DEPTH (PMR_HSBDI_B) */
#define PMB_HSBDI_B_AG_FIFO_DEPTH        0x004C
#define ABS_PMB_HSBDI_B_AG_FIFO_DEPTH    0x0205904CUL

#define PMB_HSBDI_B_AG_FIFO_DEPTH_MASK   0x0000FFFFUL
#define PMB_HSBDI_B_AG_FIFO_DEPTH_SHIFT  0
#define PMB_HSBDI_B_AG_FIFO_DEPTH_SIGNED 0

/* Register HSBDI_AG_EFS_FIFO_OCCUPANCY_THRESHOLD (PMR_HSBDI_B) */
#define PMB_HSBDI_B_AG_EFS_FIFO_OCCUPANCY_THRESHOLD        0x0050
#define ABS_PMB_HSBDI_B_AG_EFS_FIFO_OCCUPANCY_THRESHOLD    0x02059050UL

#define PMB_HSBDI_B_AG_EFS_FIFO_OCCUPANCY_THRESHOLD_MASK   0x0000FFFFUL
#define PMB_HSBDI_B_AG_EFS_FIFO_OCCUPANCY_THRESHOLD_SHIFT  0
#define PMB_HSBDI_B_AG_EFS_FIFO_OCCUPANCY_THRESHOLD_SIGNED 0

/* Register HSBDI_DEBUG_01 (PMR_HSBDI_B) */
#define PMB_HSBDI_B_DEBUG_01                            0x0060
#define ABS_PMB_HSBDI_B_DEBUG_01                        0x02059060UL

#define PMB_HSBDI_B_DEBUG_PRI_ROWS_READ_MASK            0x0000FFFFUL
#define PMB_HSBDI_B_DEBUG_PRI_ROWS_READ_SHIFT           0
#define PMB_HSBDI_B_DEBUG_PRI_ROWS_READ_SIGNED          0

#define PMB_HSBDI_B_DEBUG_INPUT_FIFO_HEAD_COL_ID_MASK   0x001F0000UL
#define PMB_HSBDI_B_DEBUG_INPUT_FIFO_HEAD_COL_ID_SHIFT  16
#define PMB_HSBDI_B_DEBUG_INPUT_FIFO_HEAD_COL_ID_SIGNED 0

/* Register HSBDI_DEBUG_02 (PMR_HSBDI_B) */
#define PMB_HSBDI_B_DEBUG_02                      0x0064
#define ABS_PMB_HSBDI_B_DEBUG_02                  0x02059064UL

#define PMB_HSBDI_B_DEBUG_SEC_ROWS_WRITTEN_MASK   0x0000FFFFUL
#define PMB_HSBDI_B_DEBUG_SEC_ROWS_WRITTEN_SHIFT  0
#define PMB_HSBDI_B_DEBUG_SEC_ROWS_WRITTEN_SIGNED 0

/* Register HSBDI_DEBUG_03 (PMR_HSBDI_B) */
#define PMB_HSBDI_B_DEBUG_03                     0x0068
#define ABS_PMB_HSBDI_B_DEBUG_03                 0x02059068UL

#define PMB_HSBDI_B_DEBUG_PAG_EXP_CTR_VAL_MASK   0x0000FFFFUL
#define PMB_HSBDI_B_DEBUG_PAG_EXP_CTR_VAL_SHIFT  0
#define PMB_HSBDI_B_DEBUG_PAG_EXP_CTR_VAL_SIGNED 0

#define PMB_HSBDI_B_DEBUG_PAG_EXP_CTR_SEL_MASK   0x001F0000UL
#define PMB_HSBDI_B_DEBUG_PAG_EXP_CTR_SEL_SHIFT  16
#define PMB_HSBDI_B_DEBUG_PAG_EXP_CTR_SEL_SIGNED 0

/* Register HSBDI_DEBUG_04 (PMR_HSBDI_B) */
#define PMB_HSBDI_B_DEBUG_04                     0x006C
#define ABS_PMB_HSBDI_B_DEBUG_04                 0x0205906CUL

#define PMB_HSBDI_B_DEBUG_SAG_EXP_CTR_VAL_MASK   0x0000FFFFUL
#define PMB_HSBDI_B_DEBUG_SAG_EXP_CTR_VAL_SHIFT  0
#define PMB_HSBDI_B_DEBUG_SAG_EXP_CTR_VAL_SIGNED 0

#define PMB_HSBDI_B_DEBUG_SAG_EXP_CTR_SEL_MASK   0x001F0000UL
#define PMB_HSBDI_B_DEBUG_SAG_EXP_CTR_SEL_SHIFT  16
#define PMB_HSBDI_B_DEBUG_SAG_EXP_CTR_SEL_SIGNED 0

/* Register HSBDI_DEBUG_05 (PMR_HSBDI_B) */
#define PMB_HSBDI_B_DEBUG_05                              0x0070
#define ABS_PMB_HSBDI_B_DEBUG_05                          0x02059070UL

#define PMB_HSBDI_B_DEBUG_TAG_FIFO_OVERFLOW_STATUS_MASK   0x00000001UL
#define PMB_HSBDI_B_DEBUG_TAG_FIFO_OVERFLOW_STATUS_SHIFT  0
#define PMB_HSBDI_B_DEBUG_TAG_FIFO_OVERFLOW_STATUS_SIGNED 0

/* Register HSBDI_CORE_ID_REG (PMR_HSBDI_B) */
#define PMB_HSBDI_B_CORE_ID_REG               0x0078
#define ABS_PMB_HSBDI_B_CORE_ID_REG           0x02059078UL

#define PMB_HSBDI_B_CORE_CONFIGURATION_MASK   0x000000FFUL
#define PMB_HSBDI_B_CORE_CONFIGURATION_SHIFT  0
#define PMB_HSBDI_B_CORE_CONFIGURATION_SIGNED 0

#define PMB_HSBDI_B_CORE_ID_MASK              0x0000FF00UL
#define PMB_HSBDI_B_CORE_ID_SHIFT             8
#define PMB_HSBDI_B_CORE_ID_SIGNED            0

#define PMB_HSBDI_B_GROUP_ID_MASK             0x00FF0000UL
#define PMB_HSBDI_B_GROUP_ID_SHIFT            16
#define PMB_HSBDI_B_GROUP_ID_SIGNED           0

/* Register HSBDI_CORE_REVISION_REG (PMR_HSBDI_B) */
#define PMB_HSBDI_B_CORE_REVISION_REG      0x007C
#define ABS_PMB_HSBDI_B_CORE_REVISION_REG  0x0205907CUL

#define PMB_HSBDI_B_MAINTENANCE_REV_MASK   0x000000FFUL
#define PMB_HSBDI_B_MAINTENANCE_REV_SHIFT  0
#define PMB_HSBDI_B_MAINTENANCE_REV_SIGNED 0

#define PMB_HSBDI_B_MINOR_REV_MASK         0x0000FF00UL
#define PMB_HSBDI_B_MINOR_REV_SHIFT        8
#define PMB_HSBDI_B_MINOR_REV_SIGNED       0

#define PMB_HSBDI_B_MAJOR_REV_MASK         0x00FF0000UL
#define PMB_HSBDI_B_MAJOR_REV_SHIFT        16
#define PMB_HSBDI_B_MAJOR_REV_SIGNED       0

/* Register HSBDI_DEBUG_LDPC_READ_ADDR1 (PMR_HSBDI_B) */
#define PMB_HSBDI_B_DEBUG_LDPC_READ_ADDR1           0x0080
#define ABS_PMB_HSBDI_B_DEBUG_LDPC_READ_ADDR1       0x02059080UL

#define PMB_HSBDI_B_PBUS_LDPC_READ_ADDR_DATA_MASK   0x000000FFUL
#define PMB_HSBDI_B_PBUS_LDPC_READ_ADDR_DATA_SHIFT  0
#define PMB_HSBDI_B_PBUS_LDPC_READ_ADDR_DATA_SIGNED 0

/* Register HSBDI_DEBUG_LDPC_READ_ADDR2 (PMR_HSBDI_B) */
#define PMB_HSBDI_B_DEBUG_LDPC_READ_ADDR2            0x0084
#define ABS_PMB_HSBDI_B_DEBUG_LDPC_READ_ADDR2        0x02059084UL

#define PMB_HSBDI_B_PBUS_LDPC_READ_ADDR_VALID_MASK   0x00800000UL
#define PMB_HSBDI_B_PBUS_LDPC_READ_ADDR_VALID_SHIFT  23
#define PMB_HSBDI_B_PBUS_LDPC_READ_ADDR_VALID_SIGNED 0

/* Register HSBDI_DEBUG_LDPC_READ_DATA1 (PMR_HSBDI_B) */
#define PMB_HSBDI_B_DEBUG_LDPC_READ_DATA1          0x0088
#define ABS_PMB_HSBDI_B_DEBUG_LDPC_READ_DATA1      0x02059088UL

#define PMB_HSBDI_B_PBUS_LDPC_READ_LLR_DATA_MASK   0x000000FFUL
#define PMB_HSBDI_B_PBUS_LDPC_READ_LLR_DATA_SHIFT  0
#define PMB_HSBDI_B_PBUS_LDPC_READ_LLR_DATA_SIGNED 0

/* Register HSBDI_DEBUG_LDPC_READ_DATA2 (PMR_HSBDI_B) */
#define PMB_HSBDI_B_DEBUG_LDPC_READ_DATA2            0x008C
#define ABS_PMB_HSBDI_B_DEBUG_LDPC_READ_DATA2        0x0205908CUL

#define PMB_HSBDI_B_PBUS_LDPC_READ_LLR_ENABLE_MASK   0x00800000UL
#define PMB_HSBDI_B_PBUS_LDPC_READ_LLR_ENABLE_SHIFT  23
#define PMB_HSBDI_B_PBUS_LDPC_READ_LLR_ENABLE_SIGNED 0

/* Register HSBDI_DEBUG_LDPC_WRITE1 (PMR_HSBDI_B) */
#define PMB_HSBDI_B_DEBUG_LDPC_WRITE1           0x0090
#define ABS_PMB_HSBDI_B_DEBUG_LDPC_WRITE1       0x02059090UL

#define PMB_HSBDI_B_PBUS_LDPC_WRITE_DATA_MASK   0x000000FFUL
#define PMB_HSBDI_B_PBUS_LDPC_WRITE_DATA_SHIFT  0
#define PMB_HSBDI_B_PBUS_LDPC_WRITE_DATA_SIGNED 0

/* Register HSBDI_DEBUG_LDPC_WRITE2 (PMR_HSBDI_B) */
#define PMB_HSBDI_B_DEBUG_LDPC_WRITE2            0x0094
#define ABS_PMB_HSBDI_B_DEBUG_LDPC_WRITE2        0x02059094UL

#define PMB_HSBDI_B_PBUS_LDPC_WRITE_VALID_MASK   0x00800000UL
#define PMB_HSBDI_B_PBUS_LDPC_WRITE_VALID_SHIFT  23
#define PMB_HSBDI_B_PBUS_LDPC_WRITE_VALID_SIGNED 0

/* Register HSBDI_DEBUG_DMPR_WRITE1 (PMR_HSBDI_B) */
#define PMB_HSBDI_B_DEBUG_DMPR_WRITE1           0x0098
#define ABS_PMB_HSBDI_B_DEBUG_DMPR_WRITE1       0x02059098UL

#define PMB_HSBDI_B_PBUS_DMPR_WRITE_DATA_MASK   0x000000FFUL
#define PMB_HSBDI_B_PBUS_DMPR_WRITE_DATA_SHIFT  0
#define PMB_HSBDI_B_PBUS_DMPR_WRITE_DATA_SIGNED 0

/* Register HSBDI_DEBUG_DMPR_WRITE2 (PMR_HSBDI_B) */
#define PMB_HSBDI_B_DEBUG_DMPR_WRITE2            0x009C
#define ABS_PMB_HSBDI_B_DEBUG_DMPR_WRITE2        0x0205909CUL

#define PMB_HSBDI_B_PBUS_DMPR_WRITE_VALID_MASK   0x00800000UL
#define PMB_HSBDI_B_PBUS_DMPR_WRITE_VALID_SHIFT  23
#define PMB_HSBDI_B_PBUS_DMPR_WRITE_VALID_SIGNED 0

/* Register HSBDI_DEBUG_DMPR_READ1 (PMR_HSBDI_B) */
#define PMB_HSBDI_B_DEBUG_DMPR_READ1           0x00A0
#define ABS_PMB_HSBDI_B_DEBUG_DMPR_READ1       0x020590A0UL

#define PMB_HSBDI_B_PBUS_DMPR_READ_DATA_MASK   0x000000FFUL
#define PMB_HSBDI_B_PBUS_DMPR_READ_DATA_SHIFT  0
#define PMB_HSBDI_B_PBUS_DMPR_READ_DATA_SIGNED 0

/* Register HSBDI_DEBUG_DMPR_READ2 (PMR_HSBDI_B) */
#define PMB_HSBDI_B_DEBUG_DMPR_READ2             0x00A4
#define ABS_PMB_HSBDI_B_DEBUG_DMPR_READ2         0x020590A4UL

#define PMB_HSBDI_B_PBUS_DMPR_READ_ENABLE_MASK   0x00800000UL
#define PMB_HSBDI_B_PBUS_DMPR_READ_ENABLE_SHIFT  23
#define PMB_HSBDI_B_PBUS_DMPR_READ_ENABLE_SIGNED 0

/* Register HSBDI_SW_RESET (PMR_HSBDI_B) */
#define PMB_HSBDI_B_SW_RESET        0x00B0
#define ABS_PMB_HSBDI_B_SW_RESET    0x020590B0UL

#define PMB_HSBDI_B_SW_RESET_MASK   0x00800000UL
#define PMB_HSBDI_B_SW_RESET_SHIFT  23
#define PMB_HSBDI_B_SW_RESET_SIGNED 0

/* Register BIT_PACKER_INPUT (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_INPUT                    0x0000
#define ABS_PMB_BIT_PACKER_INPUT                0x02059800UL

#define PMB_BIT_PACKER_SOFTWARE_RESET_MASK      0x00000001UL
#define PMB_BIT_PACKER_SOFTWARE_RESET_SHIFT     0
#define PMB_BIT_PACKER_SOFTWARE_RESET_SIGNED    0

#define PMB_BIT_PACKER_BITS_PER_ITEM_MASK       0x00000006UL
#define PMB_BIT_PACKER_BITS_PER_ITEM_SHIFT      1
#define PMB_BIT_PACKER_BITS_PER_ITEM_SIGNED     0

#define PMB_BIT_PACKER_FIFO_MODE_MASK           0x00000008UL
#define PMB_BIT_PACKER_FIFO_MODE_SHIFT          3
#define PMB_BIT_PACKER_FIFO_MODE_SIGNED         0

#define PMB_BIT_PACKER_ITEMS_PER_INGROUP_MASK   0x00000FF0UL
#define PMB_BIT_PACKER_ITEMS_PER_INGROUP_SHIFT  4
#define PMB_BIT_PACKER_ITEMS_PER_INGROUP_SIGNED 0

#define PMB_BIT_PACKER_SEQ_LENGTH_MASK          0x000FF000UL
#define PMB_BIT_PACKER_SEQ_LENGTH_SHIFT         12
#define PMB_BIT_PACKER_SEQ_LENGTH_SIGNED        0

/* Register BIT_PACKER_OUTPUT (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_OUTPUT                         0x0004
#define ABS_PMB_BIT_PACKER_OUTPUT                     0x02059804UL

#define PMB_BIT_PACKER_DATA_ITEMS_PER_OUTGP_MASK      0x000000FFUL
#define PMB_BIT_PACKER_DATA_ITEMS_PER_OUTGP_SHIFT     0
#define PMB_BIT_PACKER_DATA_ITEMS_PER_OUTGP_SIGNED    0

#define PMB_BIT_PACKER_PREPAD_ITEMS_PER_OUTGP_MASK    0x00000700UL
#define PMB_BIT_PACKER_PREPAD_ITEMS_PER_OUTGP_SHIFT   8
#define PMB_BIT_PACKER_PREPAD_ITEMS_PER_OUTGP_SIGNED  0

#define PMB_BIT_PACKER_POSTPAD_ITEMS_PER_OUTGP_MASK   0x00003800UL
#define PMB_BIT_PACKER_POSTPAD_ITEMS_PER_OUTGP_SHIFT  11
#define PMB_BIT_PACKER_POSTPAD_ITEMS_PER_OUTGP_SIGNED 0

#define PMB_BIT_PACKER_MS_FIRST_MASK                  0x00004000UL
#define PMB_BIT_PACKER_MS_FIRST_SHIFT                 14
#define PMB_BIT_PACKER_MS_FIRST_SIGNED                0

/* Register BIT_PACKER_MAX_SEQ_LENGTH (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_MAX_SEQ_LENGTH        0x0008
#define ABS_PMB_BIT_PACKER_MAX_SEQ_LENGTH    0x02059808UL

#define PMB_BIT_PACKER_MAX_SEQ_LENGTH_MASK   0x0000FFFFUL
#define PMB_BIT_PACKER_MAX_SEQ_LENGTH_SHIFT  0
#define PMB_BIT_PACKER_MAX_SEQ_LENGTH_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_0 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_0         0x000C
#define ABS_PMB_BIT_PACKER_SEQUENCE_0     0x0205980CUL

#define PMB_BIT_PACKER_RD_ITEM_0_0_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_0_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_0_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_0_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_0_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_0_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_0_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_0_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_0_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_1 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_1         0x0010
#define ABS_PMB_BIT_PACKER_SEQUENCE_1     0x02059810UL

#define PMB_BIT_PACKER_RD_ITEM_0_1_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_1_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_1_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_1_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_1_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_1_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_1_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_1_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_1_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_2 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_2         0x0014
#define ABS_PMB_BIT_PACKER_SEQUENCE_2     0x02059814UL

#define PMB_BIT_PACKER_RD_ITEM_0_2_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_2_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_2_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_2_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_2_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_2_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_2_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_2_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_2_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_3 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_3         0x0018
#define ABS_PMB_BIT_PACKER_SEQUENCE_3     0x02059818UL

#define PMB_BIT_PACKER_RD_ITEM_0_3_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_3_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_3_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_3_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_3_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_3_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_3_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_3_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_3_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_4 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_4         0x001C
#define ABS_PMB_BIT_PACKER_SEQUENCE_4     0x0205981CUL

#define PMB_BIT_PACKER_RD_ITEM_0_4_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_4_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_4_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_4_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_4_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_4_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_4_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_4_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_4_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_5 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_5         0x0020
#define ABS_PMB_BIT_PACKER_SEQUENCE_5     0x02059820UL

#define PMB_BIT_PACKER_RD_ITEM_0_5_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_5_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_5_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_5_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_5_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_5_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_5_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_5_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_5_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_6 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_6         0x0024
#define ABS_PMB_BIT_PACKER_SEQUENCE_6     0x02059824UL

#define PMB_BIT_PACKER_RD_ITEM_0_6_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_6_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_6_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_6_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_6_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_6_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_6_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_6_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_6_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_7 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_7         0x0028
#define ABS_PMB_BIT_PACKER_SEQUENCE_7     0x02059828UL

#define PMB_BIT_PACKER_RD_ITEM_0_7_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_7_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_7_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_7_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_7_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_7_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_7_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_7_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_7_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_8 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_8         0x002C
#define ABS_PMB_BIT_PACKER_SEQUENCE_8     0x0205982CUL

#define PMB_BIT_PACKER_RD_ITEM_0_8_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_8_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_8_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_8_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_8_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_8_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_8_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_8_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_8_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_9 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_9         0x0030
#define ABS_PMB_BIT_PACKER_SEQUENCE_9     0x02059830UL

#define PMB_BIT_PACKER_RD_ITEM_0_9_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_9_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_9_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_9_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_9_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_9_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_9_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_9_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_9_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_10 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_10         0x0034
#define ABS_PMB_BIT_PACKER_SEQUENCE_10     0x02059834UL

#define PMB_BIT_PACKER_RD_ITEM_0_10_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_10_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_10_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_10_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_10_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_10_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_10_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_10_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_10_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_11 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_11         0x0038
#define ABS_PMB_BIT_PACKER_SEQUENCE_11     0x02059838UL

#define PMB_BIT_PACKER_RD_ITEM_0_11_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_11_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_11_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_11_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_11_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_11_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_11_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_11_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_11_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_12 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_12         0x003C
#define ABS_PMB_BIT_PACKER_SEQUENCE_12     0x0205983CUL

#define PMB_BIT_PACKER_RD_ITEM_0_12_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_12_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_12_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_12_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_12_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_12_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_12_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_12_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_12_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_13 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_13         0x0040
#define ABS_PMB_BIT_PACKER_SEQUENCE_13     0x02059840UL

#define PMB_BIT_PACKER_RD_ITEM_0_13_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_13_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_13_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_13_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_13_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_13_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_13_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_13_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_13_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_14 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_14         0x0044
#define ABS_PMB_BIT_PACKER_SEQUENCE_14     0x02059844UL

#define PMB_BIT_PACKER_RD_ITEM_0_14_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_14_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_14_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_14_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_14_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_14_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_14_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_14_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_14_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_15 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_15         0x0048
#define ABS_PMB_BIT_PACKER_SEQUENCE_15     0x02059848UL

#define PMB_BIT_PACKER_RD_ITEM_0_15_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_15_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_15_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_15_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_15_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_15_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_15_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_15_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_15_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_16 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_16         0x004C
#define ABS_PMB_BIT_PACKER_SEQUENCE_16     0x0205984CUL

#define PMB_BIT_PACKER_RD_ITEM_0_16_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_16_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_16_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_16_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_16_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_16_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_16_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_16_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_16_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_17 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_17         0x0050
#define ABS_PMB_BIT_PACKER_SEQUENCE_17     0x02059850UL

#define PMB_BIT_PACKER_RD_ITEM_0_17_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_17_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_17_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_17_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_17_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_17_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_17_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_17_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_17_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_18 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_18         0x0054
#define ABS_PMB_BIT_PACKER_SEQUENCE_18     0x02059854UL

#define PMB_BIT_PACKER_RD_ITEM_0_18_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_18_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_18_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_18_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_18_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_18_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_18_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_18_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_18_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_19 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_19         0x0058
#define ABS_PMB_BIT_PACKER_SEQUENCE_19     0x02059858UL

#define PMB_BIT_PACKER_RD_ITEM_0_19_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_19_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_19_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_19_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_19_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_19_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_19_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_19_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_19_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_20 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_20         0x005C
#define ABS_PMB_BIT_PACKER_SEQUENCE_20     0x0205985CUL

#define PMB_BIT_PACKER_RD_ITEM_0_20_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_20_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_20_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_20_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_20_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_20_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_20_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_20_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_20_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_21 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_21         0x0060
#define ABS_PMB_BIT_PACKER_SEQUENCE_21     0x02059860UL

#define PMB_BIT_PACKER_RD_ITEM_0_21_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_21_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_21_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_21_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_21_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_21_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_21_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_21_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_21_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_22 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_22         0x0064
#define ABS_PMB_BIT_PACKER_SEQUENCE_22     0x02059864UL

#define PMB_BIT_PACKER_RD_ITEM_0_22_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_22_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_22_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_22_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_22_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_22_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_22_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_22_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_22_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_23 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_23         0x0068
#define ABS_PMB_BIT_PACKER_SEQUENCE_23     0x02059868UL

#define PMB_BIT_PACKER_RD_ITEM_0_23_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_23_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_23_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_23_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_23_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_23_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_23_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_23_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_23_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_24 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_24         0x006C
#define ABS_PMB_BIT_PACKER_SEQUENCE_24     0x0205986CUL

#define PMB_BIT_PACKER_RD_ITEM_0_24_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_24_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_24_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_24_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_24_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_24_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_24_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_24_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_24_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_25 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_25         0x0070
#define ABS_PMB_BIT_PACKER_SEQUENCE_25     0x02059870UL

#define PMB_BIT_PACKER_RD_ITEM_0_25_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_25_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_25_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_25_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_25_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_25_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_25_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_25_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_25_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_26 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_26         0x0074
#define ABS_PMB_BIT_PACKER_SEQUENCE_26     0x02059874UL

#define PMB_BIT_PACKER_RD_ITEM_0_26_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_26_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_26_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_26_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_26_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_26_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_26_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_26_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_26_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_27 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_27         0x0078
#define ABS_PMB_BIT_PACKER_SEQUENCE_27     0x02059878UL

#define PMB_BIT_PACKER_RD_ITEM_0_27_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_27_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_27_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_27_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_27_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_27_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_27_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_27_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_27_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_28 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_28         0x007C
#define ABS_PMB_BIT_PACKER_SEQUENCE_28     0x0205987CUL

#define PMB_BIT_PACKER_RD_ITEM_0_28_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_28_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_28_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_28_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_28_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_28_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_28_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_28_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_28_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_29 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_29         0x0080
#define ABS_PMB_BIT_PACKER_SEQUENCE_29     0x02059880UL

#define PMB_BIT_PACKER_RD_ITEM_0_29_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_29_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_29_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_29_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_29_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_29_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_29_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_29_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_29_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_30 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_30         0x0084
#define ABS_PMB_BIT_PACKER_SEQUENCE_30     0x02059884UL

#define PMB_BIT_PACKER_RD_ITEM_0_30_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_30_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_30_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_30_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_30_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_30_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_30_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_30_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_30_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_31 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_31         0x0088
#define ABS_PMB_BIT_PACKER_SEQUENCE_31     0x02059888UL

#define PMB_BIT_PACKER_RD_ITEM_0_31_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_31_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_31_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_31_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_31_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_31_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_31_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_31_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_31_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_32 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_32         0x008C
#define ABS_PMB_BIT_PACKER_SEQUENCE_32     0x0205988CUL

#define PMB_BIT_PACKER_RD_ITEM_0_32_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_32_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_32_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_32_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_32_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_32_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_32_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_32_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_32_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_33 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_33         0x0090
#define ABS_PMB_BIT_PACKER_SEQUENCE_33     0x02059890UL

#define PMB_BIT_PACKER_RD_ITEM_0_33_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_33_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_33_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_33_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_33_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_33_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_33_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_33_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_33_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_34 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_34         0x0094
#define ABS_PMB_BIT_PACKER_SEQUENCE_34     0x02059894UL

#define PMB_BIT_PACKER_RD_ITEM_0_34_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_34_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_34_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_34_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_34_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_34_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_34_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_34_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_34_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_35 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_35         0x0098
#define ABS_PMB_BIT_PACKER_SEQUENCE_35     0x02059898UL

#define PMB_BIT_PACKER_RD_ITEM_0_35_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_35_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_35_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_35_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_35_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_35_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_35_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_35_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_35_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_36 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_36         0x009C
#define ABS_PMB_BIT_PACKER_SEQUENCE_36     0x0205989CUL

#define PMB_BIT_PACKER_RD_ITEM_0_36_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_36_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_36_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_36_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_36_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_36_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_36_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_36_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_36_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_37 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_37         0x00A0
#define ABS_PMB_BIT_PACKER_SEQUENCE_37     0x020598A0UL

#define PMB_BIT_PACKER_RD_ITEM_0_37_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_37_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_37_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_37_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_37_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_37_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_37_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_37_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_37_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_38 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_38         0x00A4
#define ABS_PMB_BIT_PACKER_SEQUENCE_38     0x020598A4UL

#define PMB_BIT_PACKER_RD_ITEM_0_38_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_38_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_38_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_38_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_38_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_38_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_38_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_38_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_38_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_39 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_39         0x00A8
#define ABS_PMB_BIT_PACKER_SEQUENCE_39     0x020598A8UL

#define PMB_BIT_PACKER_RD_ITEM_0_39_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_39_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_39_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_39_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_39_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_39_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_39_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_39_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_39_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_40 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_40         0x00AC
#define ABS_PMB_BIT_PACKER_SEQUENCE_40     0x020598ACUL

#define PMB_BIT_PACKER_RD_ITEM_0_40_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_40_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_40_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_40_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_40_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_40_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_40_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_40_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_40_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_41 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_41         0x00B0
#define ABS_PMB_BIT_PACKER_SEQUENCE_41     0x020598B0UL

#define PMB_BIT_PACKER_RD_ITEM_0_41_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_41_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_41_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_41_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_41_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_41_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_41_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_41_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_41_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_42 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_42         0x00B4
#define ABS_PMB_BIT_PACKER_SEQUENCE_42     0x020598B4UL

#define PMB_BIT_PACKER_RD_ITEM_0_42_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_42_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_42_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_42_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_42_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_42_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_42_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_42_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_42_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_43 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_43         0x00B8
#define ABS_PMB_BIT_PACKER_SEQUENCE_43     0x020598B8UL

#define PMB_BIT_PACKER_RD_ITEM_0_43_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_43_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_43_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_43_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_43_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_43_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_43_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_43_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_43_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_44 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_44         0x00BC
#define ABS_PMB_BIT_PACKER_SEQUENCE_44     0x020598BCUL

#define PMB_BIT_PACKER_RD_ITEM_0_44_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_44_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_44_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_44_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_44_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_44_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_44_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_44_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_44_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_45 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_45         0x00C0
#define ABS_PMB_BIT_PACKER_SEQUENCE_45     0x020598C0UL

#define PMB_BIT_PACKER_RD_ITEM_0_45_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_45_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_45_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_45_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_45_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_45_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_45_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_45_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_45_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_46 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_46         0x00C4
#define ABS_PMB_BIT_PACKER_SEQUENCE_46     0x020598C4UL

#define PMB_BIT_PACKER_RD_ITEM_0_46_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_46_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_46_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_46_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_46_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_46_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_46_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_46_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_46_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_47 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_47         0x00C8
#define ABS_PMB_BIT_PACKER_SEQUENCE_47     0x020598C8UL

#define PMB_BIT_PACKER_RD_ITEM_0_47_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_47_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_47_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_47_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_47_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_47_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_47_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_47_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_47_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_48 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_48         0x00CC
#define ABS_PMB_BIT_PACKER_SEQUENCE_48     0x020598CCUL

#define PMB_BIT_PACKER_RD_ITEM_0_48_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_48_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_48_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_48_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_48_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_48_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_48_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_48_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_48_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_49 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_49         0x00D0
#define ABS_PMB_BIT_PACKER_SEQUENCE_49     0x020598D0UL

#define PMB_BIT_PACKER_RD_ITEM_0_49_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_49_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_49_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_49_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_49_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_49_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_49_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_49_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_49_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_50 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_50         0x00D4
#define ABS_PMB_BIT_PACKER_SEQUENCE_50     0x020598D4UL

#define PMB_BIT_PACKER_RD_ITEM_0_50_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_50_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_50_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_50_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_50_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_50_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_50_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_50_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_50_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_51 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_51         0x00D8
#define ABS_PMB_BIT_PACKER_SEQUENCE_51     0x020598D8UL

#define PMB_BIT_PACKER_RD_ITEM_0_51_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_51_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_51_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_51_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_51_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_51_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_51_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_51_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_51_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_52 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_52         0x00DC
#define ABS_PMB_BIT_PACKER_SEQUENCE_52     0x020598DCUL

#define PMB_BIT_PACKER_RD_ITEM_0_52_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_52_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_52_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_52_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_52_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_52_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_52_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_52_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_52_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_53 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_53         0x00E0
#define ABS_PMB_BIT_PACKER_SEQUENCE_53     0x020598E0UL

#define PMB_BIT_PACKER_RD_ITEM_0_53_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_53_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_53_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_53_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_53_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_53_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_53_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_53_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_53_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_54 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_54         0x00E4
#define ABS_PMB_BIT_PACKER_SEQUENCE_54     0x020598E4UL

#define PMB_BIT_PACKER_RD_ITEM_0_54_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_54_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_54_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_54_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_54_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_54_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_54_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_54_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_54_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_55 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_55         0x00E8
#define ABS_PMB_BIT_PACKER_SEQUENCE_55     0x020598E8UL

#define PMB_BIT_PACKER_RD_ITEM_0_55_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_55_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_55_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_55_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_55_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_55_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_55_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_55_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_55_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_56 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_56         0x00EC
#define ABS_PMB_BIT_PACKER_SEQUENCE_56     0x020598ECUL

#define PMB_BIT_PACKER_RD_ITEM_0_56_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_56_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_56_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_56_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_56_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_56_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_56_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_56_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_56_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_57 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_57         0x00F0
#define ABS_PMB_BIT_PACKER_SEQUENCE_57     0x020598F0UL

#define PMB_BIT_PACKER_RD_ITEM_0_57_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_57_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_57_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_57_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_57_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_57_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_57_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_57_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_57_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_58 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_58         0x00F4
#define ABS_PMB_BIT_PACKER_SEQUENCE_58     0x020598F4UL

#define PMB_BIT_PACKER_RD_ITEM_0_58_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_58_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_58_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_58_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_58_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_58_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_58_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_58_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_58_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_59 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_59         0x00F8
#define ABS_PMB_BIT_PACKER_SEQUENCE_59     0x020598F8UL

#define PMB_BIT_PACKER_RD_ITEM_0_59_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_59_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_59_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_59_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_59_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_59_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_59_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_59_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_59_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_60 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_60         0x00FC
#define ABS_PMB_BIT_PACKER_SEQUENCE_60     0x020598FCUL

#define PMB_BIT_PACKER_RD_ITEM_0_60_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_60_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_60_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_60_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_60_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_60_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_60_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_60_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_60_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_61 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_61         0x0100
#define ABS_PMB_BIT_PACKER_SEQUENCE_61     0x02059900UL

#define PMB_BIT_PACKER_RD_ITEM_0_61_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_61_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_61_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_61_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_61_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_61_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_61_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_61_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_61_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_62 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_62         0x0104
#define ABS_PMB_BIT_PACKER_SEQUENCE_62     0x02059904UL

#define PMB_BIT_PACKER_RD_ITEM_0_62_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_62_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_62_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_62_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_62_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_62_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_62_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_62_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_62_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_63 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_63         0x0108
#define ABS_PMB_BIT_PACKER_SEQUENCE_63     0x02059908UL

#define PMB_BIT_PACKER_RD_ITEM_0_63_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_63_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_63_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_63_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_63_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_63_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_63_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_63_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_63_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_64 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_64         0x010C
#define ABS_PMB_BIT_PACKER_SEQUENCE_64     0x0205990CUL

#define PMB_BIT_PACKER_RD_ITEM_0_64_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_64_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_64_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_64_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_64_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_64_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_64_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_64_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_64_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_65 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_65         0x0110
#define ABS_PMB_BIT_PACKER_SEQUENCE_65     0x02059910UL

#define PMB_BIT_PACKER_RD_ITEM_0_65_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_65_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_65_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_65_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_65_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_65_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_65_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_65_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_65_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_66 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_66         0x0114
#define ABS_PMB_BIT_PACKER_SEQUENCE_66     0x02059914UL

#define PMB_BIT_PACKER_RD_ITEM_0_66_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_66_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_66_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_66_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_66_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_66_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_66_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_66_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_66_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_67 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_67         0x0118
#define ABS_PMB_BIT_PACKER_SEQUENCE_67     0x02059918UL

#define PMB_BIT_PACKER_RD_ITEM_0_67_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_67_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_67_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_67_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_67_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_67_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_67_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_67_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_67_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_68 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_68         0x011C
#define ABS_PMB_BIT_PACKER_SEQUENCE_68     0x0205991CUL

#define PMB_BIT_PACKER_RD_ITEM_0_68_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_68_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_68_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_68_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_68_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_68_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_68_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_68_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_68_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_69 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_69         0x0120
#define ABS_PMB_BIT_PACKER_SEQUENCE_69     0x02059920UL

#define PMB_BIT_PACKER_RD_ITEM_0_69_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_69_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_69_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_69_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_69_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_69_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_69_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_69_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_69_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_70 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_70         0x0124
#define ABS_PMB_BIT_PACKER_SEQUENCE_70     0x02059924UL

#define PMB_BIT_PACKER_RD_ITEM_0_70_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_70_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_70_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_70_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_70_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_70_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_70_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_70_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_70_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_71 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_71         0x0128
#define ABS_PMB_BIT_PACKER_SEQUENCE_71     0x02059928UL

#define PMB_BIT_PACKER_RD_ITEM_0_71_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_71_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_71_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_71_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_71_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_71_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_71_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_71_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_71_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_72 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_72         0x012C
#define ABS_PMB_BIT_PACKER_SEQUENCE_72     0x0205992CUL

#define PMB_BIT_PACKER_RD_ITEM_0_72_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_72_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_72_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_72_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_72_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_72_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_72_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_72_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_72_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_73 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_73         0x0130
#define ABS_PMB_BIT_PACKER_SEQUENCE_73     0x02059930UL

#define PMB_BIT_PACKER_RD_ITEM_0_73_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_73_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_73_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_73_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_73_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_73_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_73_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_73_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_73_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_74 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_74         0x0134
#define ABS_PMB_BIT_PACKER_SEQUENCE_74     0x02059934UL

#define PMB_BIT_PACKER_RD_ITEM_0_74_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_74_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_74_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_74_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_74_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_74_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_74_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_74_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_74_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_75 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_75         0x0138
#define ABS_PMB_BIT_PACKER_SEQUENCE_75     0x02059938UL

#define PMB_BIT_PACKER_RD_ITEM_0_75_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_75_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_75_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_75_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_75_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_75_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_75_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_75_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_75_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_76 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_76         0x013C
#define ABS_PMB_BIT_PACKER_SEQUENCE_76     0x0205993CUL

#define PMB_BIT_PACKER_RD_ITEM_0_76_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_76_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_76_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_76_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_76_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_76_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_76_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_76_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_76_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_77 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_77         0x0140
#define ABS_PMB_BIT_PACKER_SEQUENCE_77     0x02059940UL

#define PMB_BIT_PACKER_RD_ITEM_0_77_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_77_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_77_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_77_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_77_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_77_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_77_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_77_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_77_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_78 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_78         0x0144
#define ABS_PMB_BIT_PACKER_SEQUENCE_78     0x02059944UL

#define PMB_BIT_PACKER_RD_ITEM_0_78_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_78_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_78_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_78_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_78_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_78_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_78_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_78_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_78_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_79 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_79         0x0148
#define ABS_PMB_BIT_PACKER_SEQUENCE_79     0x02059948UL

#define PMB_BIT_PACKER_RD_ITEM_0_79_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_79_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_79_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_79_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_79_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_79_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_79_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_79_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_79_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_80 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_80         0x014C
#define ABS_PMB_BIT_PACKER_SEQUENCE_80     0x0205994CUL

#define PMB_BIT_PACKER_RD_ITEM_0_80_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_80_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_80_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_80_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_80_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_80_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_80_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_80_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_80_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_81 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_81         0x0150
#define ABS_PMB_BIT_PACKER_SEQUENCE_81     0x02059950UL

#define PMB_BIT_PACKER_RD_ITEM_0_81_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_81_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_81_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_81_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_81_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_81_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_81_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_81_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_81_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_82 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_82         0x0154
#define ABS_PMB_BIT_PACKER_SEQUENCE_82     0x02059954UL

#define PMB_BIT_PACKER_RD_ITEM_0_82_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_82_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_82_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_82_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_82_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_82_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_82_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_82_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_82_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_83 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_83         0x0158
#define ABS_PMB_BIT_PACKER_SEQUENCE_83     0x02059958UL

#define PMB_BIT_PACKER_RD_ITEM_0_83_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_83_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_83_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_83_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_83_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_83_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_83_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_83_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_83_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_84 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_84         0x015C
#define ABS_PMB_BIT_PACKER_SEQUENCE_84     0x0205995CUL

#define PMB_BIT_PACKER_RD_ITEM_0_84_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_84_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_84_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_84_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_84_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_84_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_84_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_84_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_84_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_85 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_SEQUENCE_85         0x0160
#define ABS_PMB_BIT_PACKER_SEQUENCE_85     0x02059960UL

#define PMB_BIT_PACKER_RD_ITEM_0_85_MASK   0x000000FFUL
#define PMB_BIT_PACKER_RD_ITEM_0_85_SHIFT  0
#define PMB_BIT_PACKER_RD_ITEM_0_85_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_1_85_MASK   0x0000FF00UL
#define PMB_BIT_PACKER_RD_ITEM_1_85_SHIFT  8
#define PMB_BIT_PACKER_RD_ITEM_1_85_SIGNED 0

#define PMB_BIT_PACKER_RD_ITEM_2_85_MASK   0x00FF0000UL
#define PMB_BIT_PACKER_RD_ITEM_2_85_SHIFT  16
#define PMB_BIT_PACKER_RD_ITEM_2_85_SIGNED 0

/* Register BIT_PACKER_TBUS_WR_MODE (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_TBUS_WR_MODE        0x0180
#define ABS_PMB_BIT_PACKER_TBUS_WR_MODE    0x02059980UL

#define PMB_BIT_PACKER_TBUS_WR_MODE_MASK   0x00000001UL
#define PMB_BIT_PACKER_TBUS_WR_MODE_SHIFT  0
#define PMB_BIT_PACKER_TBUS_WR_MODE_SIGNED 0

/* Register BIT_PACKER_TBUS_WR_DATA_0 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_TBUS_WR_DATA_0        0x0184
#define ABS_PMB_BIT_PACKER_TBUS_WR_DATA_0    0x02059984UL

#define PMB_BIT_PACKER_TBUS_WR_DATA_0_MASK   0x0000FFFFUL
#define PMB_BIT_PACKER_TBUS_WR_DATA_0_SHIFT  0
#define PMB_BIT_PACKER_TBUS_WR_DATA_0_SIGNED 0

/* Register BIT_PACKER_TBUS_WR_DATA_1 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_TBUS_WR_DATA_1        0x0188
#define ABS_PMB_BIT_PACKER_TBUS_WR_DATA_1    0x02059988UL

#define PMB_BIT_PACKER_TBUS_WR_DATA_1_MASK   0x0000FFFFUL
#define PMB_BIT_PACKER_TBUS_WR_DATA_1_SHIFT  0
#define PMB_BIT_PACKER_TBUS_WR_DATA_1_SIGNED 0

/* Register BIT_PACKER_TBUS_WR_ENABLE (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_TBUS_WR_ENABLE        0x018C
#define ABS_PMB_BIT_PACKER_TBUS_WR_ENABLE    0x0205998CUL

#define PMB_BIT_PACKER_TBUS_WR_ENABLE_MASK   0x00000001UL
#define PMB_BIT_PACKER_TBUS_WR_ENABLE_SHIFT  0
#define PMB_BIT_PACKER_TBUS_WR_ENABLE_SIGNED 0

/* Register BIT_PACKER_TBUS_RD_MODE (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_TBUS_RD_MODE        0x0190
#define ABS_PMB_BIT_PACKER_TBUS_RD_MODE    0x02059990UL

#define PMB_BIT_PACKER_TBUS_RD_MODE_MASK   0x00000001UL
#define PMB_BIT_PACKER_TBUS_RD_MODE_SHIFT  0
#define PMB_BIT_PACKER_TBUS_RD_MODE_SIGNED 0

/* Register BIT_PACKER_TBUS_RD_DATA_0 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_TBUS_RD_DATA_0        0x0194
#define ABS_PMB_BIT_PACKER_TBUS_RD_DATA_0    0x02059994UL

#define PMB_BIT_PACKER_TBUS_RD_DATA_0_MASK   0x0000FFFFUL
#define PMB_BIT_PACKER_TBUS_RD_DATA_0_SHIFT  0
#define PMB_BIT_PACKER_TBUS_RD_DATA_0_SIGNED 0

/* Register BIT_PACKER_TBUS_RD_DATA_1 (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_TBUS_RD_DATA_1        0x0198
#define ABS_PMB_BIT_PACKER_TBUS_RD_DATA_1    0x02059998UL

#define PMB_BIT_PACKER_TBUS_RD_DATA_1_MASK   0x0000FFFFUL
#define PMB_BIT_PACKER_TBUS_RD_DATA_1_SHIFT  0
#define PMB_BIT_PACKER_TBUS_RD_DATA_1_SIGNED 0

/* Register BIT_PACKER_TBUS_RD_VALID (PMR_BIT_PACKER) */
#define PMB_BIT_PACKER_TBUS_RD_VALID        0x019C
#define ABS_PMB_BIT_PACKER_TBUS_RD_VALID    0x0205999CUL

#define PMB_BIT_PACKER_TBUS_RD_VALID_MASK   0x00000001UL
#define PMB_BIT_PACKER_TBUS_RD_VALID_SHIFT  0
#define PMB_BIT_PACKER_TBUS_RD_VALID_SIGNED 0

/* Register OP_CONTROL (PMR_DVBT2_OUT_PROC2) */
#define PMB_OUT_PROC2_OP_CONTROL          0x0000
#define ABS_PMB_OUT_PROC2_OP_CONTROL      0x0205A000UL

#define PMB_OUT_PROC2_DOP_SW_RESET_MASK   0x00000100UL
#define PMB_OUT_PROC2_DOP_SW_RESET_SHIFT  8
#define PMB_OUT_PROC2_DOP_SW_RESET_SIGNED 0

/* Register OP_STREAM_CONTROL (PMR_DVBT2_OUT_PROC2) */
#define PMB_OUT_PROC2_OP_STREAM_CONTROL        0x0004
#define ABS_PMB_OUT_PROC2_OP_STREAM_CONTROL    0x0205A004UL

#define PMB_OUT_PROC2_CRC_DISABLE_MASK         0x00000100UL
#define PMB_OUT_PROC2_CRC_DISABLE_SHIFT        8
#define PMB_OUT_PROC2_CRC_DISABLE_SIGNED       0

#define PMB_OUT_PROC2_TIMESTAMP_DISABLE_MASK   0x00000200UL
#define PMB_OUT_PROC2_TIMESTAMP_DISABLE_SHIFT  9
#define PMB_OUT_PROC2_TIMESTAMP_DISABLE_SIGNED 0

#define PMB_OUT_PROC2_SCP_ISCR_SELECT_MASK     0x000F0000UL
#define PMB_OUT_PROC2_SCP_ISCR_SELECT_SHIFT    16
#define PMB_OUT_PROC2_SCP_ISCR_SELECT_SIGNED   0

/* Register TIMESTAMP_THRESHOLD_LOW (PMR_DVBT2_OUT_PROC2) */
#define PMB_OUT_PROC2_TIMESTAMP_THRESHOLD_LOW        0x0008
#define ABS_PMB_OUT_PROC2_TIMESTAMP_THRESHOLD_LOW    0x0205A008UL

#define PMB_OUT_PROC2_TIMESTAMP_THRESHOLD_LOW_MASK   0x00FFFFFFUL
#define PMB_OUT_PROC2_TIMESTAMP_THRESHOLD_LOW_SHIFT  0
#define PMB_OUT_PROC2_TIMESTAMP_THRESHOLD_LOW_SIGNED 0

/* Register TIMESTAMP_THRESHOLD_HIGH (PMR_DVBT2_OUT_PROC2) */
#define PMB_OUT_PROC2_TIMESTAMP_THRESHOLD_HIGH        0x000C
#define ABS_PMB_OUT_PROC2_TIMESTAMP_THRESHOLD_HIGH    0x0205A00CUL

#define PMB_OUT_PROC2_TIMESTAMP_THRESHOLD_HIGH_MASK   0x00FFFFFFUL
#define PMB_OUT_PROC2_TIMESTAMP_THRESHOLD_HIGH_SHIFT  0
#define PMB_OUT_PROC2_TIMESTAMP_THRESHOLD_HIGH_SIGNED 0

/* Register SYNC_INSERT_CFG (PMR_DVBT2_OUT_PROC2) */
#define PMB_OUT_PROC2_SYNC_INSERT_CFG            0x0010
#define ABS_PMB_OUT_PROC2_SYNC_INSERT_CFG        0x0205A010UL

#define PMB_OUT_PROC2_SYNC_INSERT_DISABLE_MASK   0x00000100UL
#define PMB_OUT_PROC2_SYNC_INSERT_DISABLE_SHIFT  8
#define PMB_OUT_PROC2_SYNC_INSERT_DISABLE_SIGNED 0

#define PMB_OUT_PROC2_SYNC_INSERT_BYTE_MASK      0x00FF0000UL
#define PMB_OUT_PROC2_SYNC_INSERT_BYTE_SHIFT     16
#define PMB_OUT_PROC2_SYNC_INSERT_BYTE_SIGNED    0

/* Register OP_FLAGS (PMR_DVBT2_OUT_PROC2) */
#define PMB_OUT_PROC2_OP_FLAGS               0x0014
#define ABS_PMB_OUT_PROC2_OP_FLAGS           0x0205A014UL

#define PMB_OUT_PROC2_CRC_RESULT_FLAG_MASK   0x00000100UL
#define PMB_OUT_PROC2_CRC_RESULT_FLAG_SHIFT  8
#define PMB_OUT_PROC2_CRC_RESULT_FLAG_SIGNED 0

#define PMB_OUT_PROC2_PKT_FRAG_DONE_MASK     0x00000200UL
#define PMB_OUT_PROC2_PKT_FRAG_DONE_SHIFT    9
#define PMB_OUT_PROC2_PKT_FRAG_DONE_SIGNED   0

#define PMB_OUT_PROC2_COM_FRAG_DONE_MASK     0x00000400UL
#define PMB_OUT_PROC2_COM_FRAG_DONE_SHIFT    10
#define PMB_OUT_PROC2_COM_FRAG_DONE_SIGNED   0

/* Register OP_CLEAR_FLAGS (PMR_DVBT2_OUT_PROC2) */
#define PMB_OUT_PROC2_OP_CLEAR_FLAGS        0x0018
#define ABS_PMB_OUT_PROC2_OP_CLEAR_FLAGS    0x0205A018UL

#define PMB_OUT_PROC2_CLEAR_CRC_FLAG_MASK   0x00000100UL
#define PMB_OUT_PROC2_CLEAR_CRC_FLAG_SHIFT  8
#define PMB_OUT_PROC2_CLEAR_CRC_FLAG_SIGNED 0

#define PMB_OUT_PROC2_CLEAR_PKT_FLAG_MASK   0x00000200UL
#define PMB_OUT_PROC2_CLEAR_PKT_FLAG_SHIFT  9
#define PMB_OUT_PROC2_CLEAR_PKT_FLAG_SIGNED 0

#define PMB_OUT_PROC2_CLEAR_COM_FLAG_MASK   0x00000400UL
#define PMB_OUT_PROC2_CLEAR_COM_FLAG_SHIFT  10
#define PMB_OUT_PROC2_CLEAR_COM_FLAG_SIGNED 0

/* Register OP_RESULTS (PMR_DVBT2_OUT_PROC2) */
#define PMB_OUT_PROC2_OP_RESULTS        0x001C
#define ABS_PMB_OUT_PROC2_OP_RESULTS    0x0205A01CUL

#define PMB_OUT_PROC2_CRC_RESULT_MASK   0x00000100UL
#define PMB_OUT_PROC2_CRC_RESULT_SHIFT  8
#define PMB_OUT_PROC2_CRC_RESULT_SIGNED 0

/* Register DESC_DATA_0 (PMR_DVBT2_OUT_PROC2) */
#define PMB_OUT_PROC2_DESC_DATA_0             0x0020
#define ABS_PMB_OUT_PROC2_DESC_DATA_0         0x0205A020UL

#define PMB_OUT_PROC2_BYTE_LENGTH_DATA_MASK   0x0000FFFFUL
#define PMB_OUT_PROC2_BYTE_LENGTH_DATA_SHIFT  0
#define PMB_OUT_PROC2_BYTE_LENGTH_DATA_SIGNED 0

#define PMB_OUT_PROC2_FLAGS_DATA_MASK         0x00FF0000UL
#define PMB_OUT_PROC2_FLAGS_DATA_SHIFT        16
#define PMB_OUT_PROC2_FLAGS_DATA_SIGNED       0

/* Register DESC_DATA_1 (PMR_DVBT2_OUT_PROC2) */
#define PMB_OUT_PROC2_DESC_DATA_1                 0x0024
#define ABS_PMB_OUT_PROC2_DESC_DATA_1             0x0205A024UL

#define PMB_OUT_PROC2_START_SKIP_DATA_MASK        0x0000003FUL
#define PMB_OUT_PROC2_START_SKIP_DATA_SHIFT       0
#define PMB_OUT_PROC2_START_SKIP_DATA_SIGNED      0

#define PMB_OUT_PROC2_END_SKIP_DATA_MASK          0x00003F00UL
#define PMB_OUT_PROC2_END_SKIP_DATA_SHIFT         8
#define PMB_OUT_PROC2_END_SKIP_DATA_SIGNED        0

#define PMB_OUT_PROC2_TRANSMITTED_CRC_DATA_MASK   0x00FF0000UL
#define PMB_OUT_PROC2_TRANSMITTED_CRC_DATA_SHIFT  16
#define PMB_OUT_PROC2_TRANSMITTED_CRC_DATA_SIGNED 0

/* Register DESC_DATA_2 (PMR_DVBT2_OUT_PROC2) */
#define PMB_OUT_PROC2_DESC_DATA_2                      0x0028
#define ABS_PMB_OUT_PROC2_DESC_DATA_2                  0x0205A028UL

#define PMB_OUT_PROC2_OUTPUT_TIMESTAMP_LOW_DATA_MASK   0x00FFFFFFUL
#define PMB_OUT_PROC2_OUTPUT_TIMESTAMP_LOW_DATA_SHIFT  0
#define PMB_OUT_PROC2_OUTPUT_TIMESTAMP_LOW_DATA_SIGNED 0

/* Register DESC_DATA_3 (PMR_DVBT2_OUT_PROC2) */
#define PMB_OUT_PROC2_DESC_DATA_3                       0x002C
#define ABS_PMB_OUT_PROC2_DESC_DATA_3                   0x0205A02CUL

#define PMB_OUT_PROC2_OUTPUT_TIMESTAMP_HIGH_DATA_MASK   0x00FFFFFFUL
#define PMB_OUT_PROC2_OUTPUT_TIMESTAMP_HIGH_DATA_SHIFT  0
#define PMB_OUT_PROC2_OUTPUT_TIMESTAMP_HIGH_DATA_SIGNED 0

/* Register DESC_COMN_0 (PMR_DVBT2_OUT_PROC2) */
#define PMB_OUT_PROC2_DESC_COMN_0             0x0030
#define ABS_PMB_OUT_PROC2_DESC_COMN_0         0x0205A030UL

#define PMB_OUT_PROC2_BYTE_LENGTH_COMN_MASK   0x0000FFFFUL
#define PMB_OUT_PROC2_BYTE_LENGTH_COMN_SHIFT  0
#define PMB_OUT_PROC2_BYTE_LENGTH_COMN_SIGNED 0

#define PMB_OUT_PROC2_FLAGS_COMN_MASK         0x00FF0000UL
#define PMB_OUT_PROC2_FLAGS_COMN_SHIFT        16
#define PMB_OUT_PROC2_FLAGS_COMN_SIGNED       0

/* Register DESC_COMN_1 (PMR_DVBT2_OUT_PROC2) */
#define PMB_OUT_PROC2_DESC_COMN_1                 0x0034
#define ABS_PMB_OUT_PROC2_DESC_COMN_1             0x0205A034UL

#define PMB_OUT_PROC2_START_SKIP_COMN_MASK        0x0000003FUL
#define PMB_OUT_PROC2_START_SKIP_COMN_SHIFT       0
#define PMB_OUT_PROC2_START_SKIP_COMN_SIGNED      0

#define PMB_OUT_PROC2_END_SKIP_COMN_MASK          0x00003F00UL
#define PMB_OUT_PROC2_END_SKIP_COMN_SHIFT         8
#define PMB_OUT_PROC2_END_SKIP_COMN_SIGNED        0

#define PMB_OUT_PROC2_TRANSMITTED_CRC_COMN_MASK   0x00FF0000UL
#define PMB_OUT_PROC2_TRANSMITTED_CRC_COMN_SHIFT  16
#define PMB_OUT_PROC2_TRANSMITTED_CRC_COMN_SIGNED 0

/* Register DESC_COMN_2 (PMR_DVBT2_OUT_PROC2) */
#define PMB_OUT_PROC2_DESC_COMN_2                      0x0038
#define ABS_PMB_OUT_PROC2_DESC_COMN_2                  0x0205A038UL

#define PMB_OUT_PROC2_OUTPUT_TIMESTAMP_LOW_COMN_MASK   0x00FFFFFFUL
#define PMB_OUT_PROC2_OUTPUT_TIMESTAMP_LOW_COMN_SHIFT  0
#define PMB_OUT_PROC2_OUTPUT_TIMESTAMP_LOW_COMN_SIGNED 0

/* Register DESC_COMN_3 (PMR_DVBT2_OUT_PROC2) */
#define PMB_OUT_PROC2_DESC_COMN_3                       0x003C
#define ABS_PMB_OUT_PROC2_DESC_COMN_3                   0x0205A03CUL

#define PMB_OUT_PROC2_OUTPUT_TIMESTAMP_HIGH_COMN_MASK   0x00FFFFFFUL
#define PMB_OUT_PROC2_OUTPUT_TIMESTAMP_HIGH_COMN_SHIFT  0
#define PMB_OUT_PROC2_OUTPUT_TIMESTAMP_HIGH_COMN_SIGNED 0

/* Register DVBT2_TBUS_WR_DATA_MODE (PMR_DVBT2_OUT_PROC2) */
#define PMB_OUT_PROC2_DVBT2_TBUS_WR_DATA_MODE        0x0040
#define ABS_PMB_OUT_PROC2_DVBT2_TBUS_WR_DATA_MODE    0x0205A040UL

#define PMB_OUT_PROC2_DVBT2_TBUS_WR_DATA_MODE_MASK   0x00000100UL
#define PMB_OUT_PROC2_DVBT2_TBUS_WR_DATA_MODE_SHIFT  8
#define PMB_OUT_PROC2_DVBT2_TBUS_WR_DATA_MODE_SIGNED 0

/* Register DVBT2_TBUS_WR_DATA_DATA (PMR_DVBT2_OUT_PROC2) */
#define PMB_OUT_PROC2_DVBT2_TBUS_WR_DATA_DATA          0x0044
#define ABS_PMB_OUT_PROC2_DVBT2_TBUS_WR_DATA_DATA      0x0205A044UL

#define PMB_OUT_PROC2_DVBT2_TBUS_WR_DATA_DATA_0_MASK   0x0000FF00UL
#define PMB_OUT_PROC2_DVBT2_TBUS_WR_DATA_DATA_0_SHIFT  8
#define PMB_OUT_PROC2_DVBT2_TBUS_WR_DATA_DATA_0_SIGNED 0

/* Register DVBT2_TBUS_WR_DATA_ENABLE (PMR_DVBT2_OUT_PROC2) */
#define PMB_OUT_PROC2_DVBT2_TBUS_WR_DATA_ENABLE        0x0048
#define ABS_PMB_OUT_PROC2_DVBT2_TBUS_WR_DATA_ENABLE    0x0205A048UL

#define PMB_OUT_PROC2_DVBT2_TBUS_WR_DATA_ENABLE_MASK   0x00000100UL
#define PMB_OUT_PROC2_DVBT2_TBUS_WR_DATA_ENABLE_SHIFT  8
#define PMB_OUT_PROC2_DVBT2_TBUS_WR_DATA_ENABLE_SIGNED 0

/* Register DVBT2_TBUS_WR_COMN_MODE (PMR_DVBT2_OUT_PROC2) */
#define PMB_OUT_PROC2_DVBT2_TBUS_WR_COMN_MODE        0x004C
#define ABS_PMB_OUT_PROC2_DVBT2_TBUS_WR_COMN_MODE    0x0205A04CUL

#define PMB_OUT_PROC2_DVBT2_TBUS_WR_COMN_MODE_MASK   0x00000100UL
#define PMB_OUT_PROC2_DVBT2_TBUS_WR_COMN_MODE_SHIFT  8
#define PMB_OUT_PROC2_DVBT2_TBUS_WR_COMN_MODE_SIGNED 0

/* Register DVBT2_TBUS_WR_COMN_DATA (PMR_DVBT2_OUT_PROC2) */
#define PMB_OUT_PROC2_DVBT2_TBUS_WR_COMN_DATA          0x0050
#define ABS_PMB_OUT_PROC2_DVBT2_TBUS_WR_COMN_DATA      0x0205A050UL

#define PMB_OUT_PROC2_DVBT2_TBUS_WR_COMN_DATA_0_MASK   0x0000FF00UL
#define PMB_OUT_PROC2_DVBT2_TBUS_WR_COMN_DATA_0_SHIFT  8
#define PMB_OUT_PROC2_DVBT2_TBUS_WR_COMN_DATA_0_SIGNED 0

/* Register DVBT2_TBUS_WR_COMN_ENABLE (PMR_DVBT2_OUT_PROC2) */
#define PMB_OUT_PROC2_DVBT2_TBUS_WR_COMN_ENABLE        0x0054
#define ABS_PMB_OUT_PROC2_DVBT2_TBUS_WR_COMN_ENABLE    0x0205A054UL

#define PMB_OUT_PROC2_DVBT2_TBUS_WR_COMN_ENABLE_MASK   0x00000100UL
#define PMB_OUT_PROC2_DVBT2_TBUS_WR_COMN_ENABLE_SHIFT  8
#define PMB_OUT_PROC2_DVBT2_TBUS_WR_COMN_ENABLE_SIGNED 0

/* Register DVBT2_TBUS_RD_MODE (PMR_DVBT2_OUT_PROC2) */
#define PMB_OUT_PROC2_DVBT2_TBUS_RD_MODE        0x0058
#define ABS_PMB_OUT_PROC2_DVBT2_TBUS_RD_MODE    0x0205A058UL

#define PMB_OUT_PROC2_DVBT2_TBUS_RD_MODE_MASK   0x00000100UL
#define PMB_OUT_PROC2_DVBT2_TBUS_RD_MODE_SHIFT  8
#define PMB_OUT_PROC2_DVBT2_TBUS_RD_MODE_SIGNED 0

/* Register DVBT2_TBUS_RD_DATA (PMR_DVBT2_OUT_PROC2) */
#define PMB_OUT_PROC2_DVBT2_TBUS_RD_DATA          0x005C
#define ABS_PMB_OUT_PROC2_DVBT2_TBUS_RD_DATA      0x0205A05CUL

#define PMB_OUT_PROC2_DVBT2_TBUS_RD_DATA_0_MASK   0x0000FF00UL
#define PMB_OUT_PROC2_DVBT2_TBUS_RD_DATA_0_SHIFT  8
#define PMB_OUT_PROC2_DVBT2_TBUS_RD_DATA_0_SIGNED 0

/* Register DVBT2_TBUS_RD_VALID (PMR_DVBT2_OUT_PROC2) */
#define PMB_OUT_PROC2_DVBT2_TBUS_RD_VALID        0x0060
#define ABS_PMB_OUT_PROC2_DVBT2_TBUS_RD_VALID    0x0205A060UL

#define PMB_OUT_PROC2_DVBT2_TBUS_RD_VALID_MASK   0x00000100UL
#define PMB_OUT_PROC2_DVBT2_TBUS_RD_VALID_SHIFT  8
#define PMB_OUT_PROC2_DVBT2_TBUS_RD_VALID_SIGNED 0

/* Register PERIP_RESAMP_CONFIG (PMR_RESAMPLER2) */
#define PMB_RESAMPLER2_CONFIG                   0x0000
#define ABS_PMB_RESAMPLER2_CONFIG               0x0205A800UL

#define PMB_RESAMPLER2_INTERP_SIZE_MASK         0x00000003UL
#define PMB_RESAMPLER2_INTERP_SIZE_SHIFT        0
#define PMB_RESAMPLER2_INTERP_SIZE_SIGNED       0

#define PMB_RESAMPLER2_OP_TO_RAM_PRESENT_MASK   0x00000004UL
#define PMB_RESAMPLER2_OP_TO_RAM_PRESENT_SHIFT  2
#define PMB_RESAMPLER2_OP_TO_RAM_PRESENT_SIGNED 0

#define PMB_RESAMPLER2_OP_TO_DAC_PRESENT_MASK   0x00000008UL
#define PMB_RESAMPLER2_OP_TO_DAC_PRESENT_SHIFT  3
#define PMB_RESAMPLER2_OP_TO_DAC_PRESENT_SIGNED 0

/* Register PERIP_RESAMP_CTRL (PMR_RESAMPLER2) */
#define PMB_RESAMPLER2_CTRL                         0x0004
#define ABS_PMB_RESAMPLER2_CTRL                     0x0205A804UL

#define PMB_RESAMPLER2_SOFTWARE_RESET_MASK          0x00000001UL
#define PMB_RESAMPLER2_SOFTWARE_RESET_SHIFT         0
#define PMB_RESAMPLER2_SOFTWARE_RESET_SIGNED        0

#define PMB_RESAMPLER2_MIXER_OUT_GAIN_MASK          0x00000010UL
#define PMB_RESAMPLER2_MIXER_OUT_GAIN_SHIFT         4
#define PMB_RESAMPLER2_MIXER_OUT_GAIN_SIGNED        0

#define PMB_RESAMPLER2_MIXER_CLEAR_PHASE_MASK       0x00000020UL
#define PMB_RESAMPLER2_MIXER_CLEAR_PHASE_SHIFT      5
#define PMB_RESAMPLER2_MIXER_CLEAR_PHASE_SIGNED     0

#define PMB_RESAMPLER2_MIXER_INVERT_SPECTRUM_MASK   0x00000040UL
#define PMB_RESAMPLER2_MIXER_INVERT_SPECTRUM_SHIFT  6
#define PMB_RESAMPLER2_MIXER_INVERT_SPECTRUM_SIGNED 0

#define PMB_RESAMPLER2_X8_SCALING_FACTOR_MASK       0x00000180UL
#define PMB_RESAMPLER2_X8_SCALING_FACTOR_SHIFT      7
#define PMB_RESAMPLER2_X8_SCALING_FACTOR_SIGNED     0

#define PMB_RESAMPLER2_GAIN_ANGLE_DISABLE_MASK      0x00200000UL
#define PMB_RESAMPLER2_GAIN_ANGLE_DISABLE_SHIFT     21
#define PMB_RESAMPLER2_GAIN_ANGLE_DISABLE_SIGNED    0

#define PMB_RESAMPLER2_MIXER_DISABLE_MASK           0x00400000UL
#define PMB_RESAMPLER2_MIXER_DISABLE_SHIFT          22
#define PMB_RESAMPLER2_MIXER_DISABLE_SIGNED         0

#define PMB_RESAMPLER2_X2_INTERP_DISABLE_MASK       0x00800000UL
#define PMB_RESAMPLER2_X2_INTERP_DISABLE_SHIFT      23
#define PMB_RESAMPLER2_X2_INTERP_DISABLE_SIGNED     0

/* Register PERIP_RESAMP_BASE_VAL (PMR_RESAMPLER2) */
#define PMB_RESAMPLER2_BASE_VAL     0x0008
#define ABS_PMB_RESAMPLER2_BASE_VAL 0x0205A808UL

#define PMB_RESAMPLER2_BASE_MASK    0x00F80000UL
#define PMB_RESAMPLER2_BASE_SHIFT   19
#define PMB_RESAMPLER2_BASE_SIGNED  0

/* Register PERIP_RESAMP_FACTOR_VAL (PMR_RESAMPLER2) */
#define PMB_RESAMPLER2_FACTOR_VAL     0x000C
#define ABS_PMB_RESAMPLER2_FACTOR_VAL 0x0205A80CUL

#define PMB_RESAMPLER2_CONTROL_MASK   0x00FFFFFFUL
#define PMB_RESAMPLER2_CONTROL_SHIFT  0
#define PMB_RESAMPLER2_CONTROL_SIGNED 0

/* Register PERIP_RESAMP_INITIAL_TIME (PMR_RESAMPLER2) */
#define PMB_RESAMPLER2_INITIAL_TIME     0x0010
#define ABS_PMB_RESAMPLER2_INITIAL_TIME 0x0205A810UL

#define PMB_RESAMPLER2_TIME_MASK        0x00FFFFFFUL
#define PMB_RESAMPLER2_TIME_SHIFT       0
#define PMB_RESAMPLER2_TIME_SIGNED      0

/* Register PERIP_RESAMP_X8_COEFF0 (PMR_RESAMPLER2) */
#define PMB_RESAMPLER2_X8_COEFF0       0x0014
#define ABS_PMB_RESAMPLER2_X8_COEFF0   0x0205A814UL

#define PMB_RESAMPLER2_OR1_OR31_MASK   0x00000FFCUL
#define PMB_RESAMPLER2_OR1_OR31_SHIFT  2
#define PMB_RESAMPLER2_OR1_OR31_SIGNED 0

#define PMB_RESAMPLER2_OR0_OR32_MASK   0x00FFC000UL
#define PMB_RESAMPLER2_OR0_OR32_SHIFT  14
#define PMB_RESAMPLER2_OR0_OR32_SIGNED 0

/* Register PERIP_RESAMP_X8_COEFF1 (PMR_RESAMPLER2) */
#define PMB_RESAMPLER2_X8_COEFF1       0x0018
#define ABS_PMB_RESAMPLER2_X8_COEFF1   0x0205A818UL

#define PMB_RESAMPLER2_OR3_OR29_MASK   0x00000FFCUL
#define PMB_RESAMPLER2_OR3_OR29_SHIFT  2
#define PMB_RESAMPLER2_OR3_OR29_SIGNED 0

#define PMB_RESAMPLER2_OR2_OR30_MASK   0x00FFC000UL
#define PMB_RESAMPLER2_OR2_OR30_SHIFT  14
#define PMB_RESAMPLER2_OR2_OR30_SIGNED 0

/* Register PERIP_RESAMP_X8_COEFF2 (PMR_RESAMPLER2) */
#define PMB_RESAMPLER2_X8_COEFF2       0x001C
#define ABS_PMB_RESAMPLER2_X8_COEFF2   0x0205A81CUL

#define PMB_RESAMPLER2_OR5_OR27_MASK   0x00000FFCUL
#define PMB_RESAMPLER2_OR5_OR27_SHIFT  2
#define PMB_RESAMPLER2_OR5_OR27_SIGNED 0

#define PMB_RESAMPLER2_OR4_OR28_MASK   0x00FFC000UL
#define PMB_RESAMPLER2_OR4_OR28_SHIFT  14
#define PMB_RESAMPLER2_OR4_OR28_SIGNED 0

/* Register PERIP_RESAMP_X8_COEFF3 (PMR_RESAMPLER2) */
#define PMB_RESAMPLER2_X8_COEFF3       0x0020
#define ABS_PMB_RESAMPLER2_X8_COEFF3   0x0205A820UL

#define PMB_RESAMPLER2_OR7_OR25_MASK   0x00000FFCUL
#define PMB_RESAMPLER2_OR7_OR25_SHIFT  2
#define PMB_RESAMPLER2_OR7_OR25_SIGNED 0

#define PMB_RESAMPLER2_OR6_OR26_MASK   0x00FFC000UL
#define PMB_RESAMPLER2_OR6_OR26_SHIFT  14
#define PMB_RESAMPLER2_OR6_OR26_SIGNED 0

/* Register PERIP_RESAMP_X8_COEFF4 (PMR_RESAMPLER2) */
#define PMB_RESAMPLER2_X8_COEFF4       0x0024
#define ABS_PMB_RESAMPLER2_X8_COEFF4   0x0205A824UL

#define PMB_RESAMPLER2_OR9_OR23_MASK   0x00000FFCUL
#define PMB_RESAMPLER2_OR9_OR23_SHIFT  2
#define PMB_RESAMPLER2_OR9_OR23_SIGNED 0

#define PMB_RESAMPLER2_OR8_OR24_MASK   0x00FFC000UL
#define PMB_RESAMPLER2_OR8_OR24_SHIFT  14
#define PMB_RESAMPLER2_OR8_OR24_SIGNED 0

/* Register PERIP_RESAMP_X8_COEFF5 (PMR_RESAMPLER2) */
#define PMB_RESAMPLER2_X8_COEFF5        0x0028
#define ABS_PMB_RESAMPLER2_X8_COEFF5    0x0205A828UL

#define PMB_RESAMPLER2_OR11_OR21_MASK   0x00000FFCUL
#define PMB_RESAMPLER2_OR11_OR21_SHIFT  2
#define PMB_RESAMPLER2_OR11_OR21_SIGNED 0

#define PMB_RESAMPLER2_OR10_OR22_MASK   0x00FFC000UL
#define PMB_RESAMPLER2_OR10_OR22_SHIFT  14
#define PMB_RESAMPLER2_OR10_OR22_SIGNED 0

/* Register PERIP_RESAMP_X8_COEFF6 (PMR_RESAMPLER2) */
#define PMB_RESAMPLER2_X8_COEFF6        0x002C
#define ABS_PMB_RESAMPLER2_X8_COEFF6    0x0205A82CUL

#define PMB_RESAMPLER2_OR13_OR19_MASK   0x00000FFCUL
#define PMB_RESAMPLER2_OR13_OR19_SHIFT  2
#define PMB_RESAMPLER2_OR13_OR19_SIGNED 0

#define PMB_RESAMPLER2_OR12_OR20_MASK   0x00FFC000UL
#define PMB_RESAMPLER2_OR12_OR20_SHIFT  14
#define PMB_RESAMPLER2_OR12_OR20_SIGNED 0

/* Register PERIP_RESAMP_X8_COEFF7 (PMR_RESAMPLER2) */
#define PMB_RESAMPLER2_X8_COEFF7        0x0030
#define ABS_PMB_RESAMPLER2_X8_COEFF7    0x0205A830UL

#define PMB_RESAMPLER2_OR15_OR17_MASK   0x00000FFCUL
#define PMB_RESAMPLER2_OR15_OR17_SHIFT  2
#define PMB_RESAMPLER2_OR15_OR17_SIGNED 0

#define PMB_RESAMPLER2_OR14_OR18_MASK   0x00FFC000UL
#define PMB_RESAMPLER2_OR14_OR18_SHIFT  14
#define PMB_RESAMPLER2_OR14_OR18_SIGNED 0

/* Register PERIP_RESAMP_X8_COEFF8 (PMR_RESAMPLER2) */
#define PMB_RESAMPLER2_X8_COEFF8     0x0034
#define ABS_PMB_RESAMPLER2_X8_COEFF8 0x0205A834UL

#define PMB_RESAMPLER2_OR16_MASK     0x00FFC000UL
#define PMB_RESAMPLER2_OR16_SHIFT    14
#define PMB_RESAMPLER2_OR16_SIGNED   0

/* Register PERIP_RESAMP_X2_COEFF0 (PMR_RESAMPLER2) */
#define PMB_RESAMPLER2_X2_COEFF0     0x0038
#define ABS_PMB_RESAMPLER2_X2_COEFF0 0x0205A838UL

#define PMB_RESAMPLER2_B3_MASK       0x00000FFCUL
#define PMB_RESAMPLER2_B3_SHIFT      2
#define PMB_RESAMPLER2_B3_SIGNED     0

#define PMB_RESAMPLER2_B1_MASK       0x00FFC000UL
#define PMB_RESAMPLER2_B1_SHIFT      14
#define PMB_RESAMPLER2_B1_SIGNED     0

/* Register PERIP_RESAMP_X2_COEFF1 (PMR_RESAMPLER2) */
#define PMB_RESAMPLER2_X2_COEFF1     0x003C
#define ABS_PMB_RESAMPLER2_X2_COEFF1 0x0205A83CUL

#define PMB_RESAMPLER2_B7_MASK       0x00000FFCUL
#define PMB_RESAMPLER2_B7_SHIFT      2
#define PMB_RESAMPLER2_B7_SIGNED     0

#define PMB_RESAMPLER2_B5_MASK       0x00FFC000UL
#define PMB_RESAMPLER2_B5_SHIFT      14
#define PMB_RESAMPLER2_B5_SIGNED     0

/* Register PERIP_RESAMP_X2_COEFF2 (PMR_RESAMPLER2) */
#define PMB_RESAMPLER2_X2_COEFF2     0x0040
#define ABS_PMB_RESAMPLER2_X2_COEFF2 0x0205A840UL

#define PMB_RESAMPLER2_B11_MASK      0x00000FFCUL
#define PMB_RESAMPLER2_B11_SHIFT     2
#define PMB_RESAMPLER2_B11_SIGNED    0

#define PMB_RESAMPLER2_B9_MASK       0x00FFC000UL
#define PMB_RESAMPLER2_B9_SHIFT      14
#define PMB_RESAMPLER2_B9_SIGNED     0

/* Register PERIP_RESAMP_X2_COEFF3 (PMR_RESAMPLER2) */
#define PMB_RESAMPLER2_X2_COEFF3     0x0044
#define ABS_PMB_RESAMPLER2_X2_COEFF3 0x0205A844UL

#define PMB_RESAMPLER2_B15_MASK      0x00000FFCUL
#define PMB_RESAMPLER2_B15_SHIFT     2
#define PMB_RESAMPLER2_B15_SIGNED    0

#define PMB_RESAMPLER2_B13_MASK      0x00FFC000UL
#define PMB_RESAMPLER2_B13_SHIFT     14
#define PMB_RESAMPLER2_B13_SIGNED    0

/* Register PERIP_RESAMP_OUTPUT_CTRL (PMR_RESAMPLER2) */
#define PMB_RESAMPLER2_OUTPUT_CTRL        0x0048
#define ABS_PMB_RESAMPLER2_OUTPUT_CTRL    0x0205A848UL

#define PMB_RESAMPLER2_DEBUG_DACEN_MASK   0x00000001UL
#define PMB_RESAMPLER2_DEBUG_DACEN_SHIFT  0
#define PMB_RESAMPLER2_DEBUG_DACEN_SIGNED 0

#define PMB_RESAMPLER2_DEBUG_DIGEN_MASK   0x00000002UL
#define PMB_RESAMPLER2_DEBUG_DIGEN_SHIFT  1
#define PMB_RESAMPLER2_DEBUG_DIGEN_SIGNED 0

#define PMB_RESAMPLER2_DEBUG_DWELL_MASK   0x0000001CUL
#define PMB_RESAMPLER2_DEBUG_DWELL_SHIFT  2
#define PMB_RESAMPLER2_DEBUG_DWELL_SIGNED 0

#define PMB_RESAMPLER2_FORMAT_MASK        0x00000020UL
#define PMB_RESAMPLER2_FORMAT_SHIFT       5
#define PMB_RESAMPLER2_FORMAT_SIGNED      0

#define PMB_RESAMPLER2_DESTINATION_MASK   0x000000C0UL
#define PMB_RESAMPLER2_DESTINATION_SHIFT  6
#define PMB_RESAMPLER2_DESTINATION_SIGNED 0

/* Register PERIP_RESAMP_MIXER_LO_BASE (PMR_RESAMPLER2) */
#define PMB_RESAMPLER2_MIXER_LO_BASE      0x004C
#define ABS_PMB_RESAMPLER2_MIXER_LO_BASE  0x0205A84CUL

#define PMB_RESAMPLER2_MIX_LO_BASE_MASK   0x00E00000UL
#define PMB_RESAMPLER2_MIX_LO_BASE_SHIFT  21
#define PMB_RESAMPLER2_MIX_LO_BASE_SIGNED 0

/* Register PERIP_RESAMP_MIXER_LO_CONTROL (PMR_RESAMPLER2) */
#define PMB_RESAMPLER2_MIXER_LO_CONTROL      0x0050
#define ABS_PMB_RESAMPLER2_MIXER_LO_CONTROL  0x0205A850UL

#define PMB_RESAMPLER2_MIX_LO_CONTROL_MASK   0x00FFFFFFUL
#define PMB_RESAMPLER2_MIX_LO_CONTROL_SHIFT  0
#define PMB_RESAMPLER2_MIX_LO_CONTROL_SIGNED 0

/* Register PERIP_RESAMP_GAIN_ANGLE_COARSE (PMR_RESAMPLER2) */
#define PMB_RESAMPLER2_GAIN_ANGLE_COARSE     0x0054
#define ABS_PMB_RESAMPLER2_GAIN_ANGLE_COARSE 0x0205A854UL

#define PMB_RESAMPLER2_GA_COARSE_GAIN_MASK   0x00800000UL
#define PMB_RESAMPLER2_GA_COARSE_GAIN_SHIFT  23
#define PMB_RESAMPLER2_GA_COARSE_GAIN_SIGNED 0

/* Register PERIP_RESAMP_GAIN_ANGLE_FINE_I (PMR_RESAMPLER2) */
#define PMB_RESAMPLER2_GAIN_ANGLE_FINE_I     0x0058
#define ABS_PMB_RESAMPLER2_GAIN_ANGLE_FINE_I 0x0205A858UL

#define PMB_RESAMPLER2_GA_I_GAIN_MASK        0x00FFE000UL
#define PMB_RESAMPLER2_GA_I_GAIN_SHIFT       13
#define PMB_RESAMPLER2_GA_I_GAIN_SIGNED      0

/* Register PERIP_RESAMP_GAIN_ANGLE_FINE_Q (PMR_RESAMPLER2) */
#define PMB_RESAMPLER2_GAIN_ANGLE_FINE_Q     0x005C
#define ABS_PMB_RESAMPLER2_GAIN_ANGLE_FINE_Q 0x0205A85CUL

#define PMB_RESAMPLER2_GA_Q_GAIN_MASK        0x00FFE000UL
#define PMB_RESAMPLER2_GA_Q_GAIN_SHIFT       13
#define PMB_RESAMPLER2_GA_Q_GAIN_SIGNED      0

/* Register PERIP_RESAMP_GAIN_ANGLE_IQ (PMR_RESAMPLER2) */
#define PMB_RESAMPLER2_GAIN_ANGLE_IQ         0x0060
#define ABS_PMB_RESAMPLER2_GAIN_ANGLE_IQ     0x0205A860UL

#define PMB_RESAMPLER2_GA_I_TO_Q_GAIN_MASK   0x00FFE000UL
#define PMB_RESAMPLER2_GA_I_TO_Q_GAIN_SHIFT  13
#define PMB_RESAMPLER2_GA_I_TO_Q_GAIN_SIGNED 0

/* Register PERIP_RESAMP_DAC_UNDERFLOW_FLAG (PMR_RESAMPLER2) */
#define PMB_RESAMPLER2_DAC_UNDERFLOW_FLAG        0x0064
#define ABS_PMB_RESAMPLER2_DAC_UNDERFLOW_FLAG    0x0205A864UL

#define PMB_RESAMPLER2_DAC_UNDERFLOW_FLAG_MASK   0x00000001UL
#define PMB_RESAMPLER2_DAC_UNDERFLOW_FLAG_SHIFT  0
#define PMB_RESAMPLER2_DAC_UNDERFLOW_FLAG_SIGNED 0

/* Register PERIP_RESAMP_MIXER_DEBUG_FCACCUM (PMR_RESAMPLER2) */
#define PMB_RESAMPLER2_MIXER_DEBUG_FCACCUM      0x00D0
#define ABS_PMB_RESAMPLER2_MIXER_DEBUG_FCACCUM  0x0205A8D0UL

#define PMB_RESAMPLER2_MIX_DEBUG_FCACCUM_MASK   0x00FFFFFFUL
#define PMB_RESAMPLER2_MIX_DEBUG_FCACCUM_SHIFT  0
#define PMB_RESAMPLER2_MIX_DEBUG_FCACCUM_SIGNED 0

/* Register PERIP_RESAMP_SAMPLE (PMR_RESAMPLER2) */
#define PMB_RESAMPLER2_SAMPLE          0x00D4
#define ABS_PMB_RESAMPLER2_SAMPLE      0x0205A8D4UL

#define PMB_RESAMPLER2_SAMPLE_Q_MASK   0x00000FFFUL
#define PMB_RESAMPLER2_SAMPLE_Q_SHIFT  0
#define PMB_RESAMPLER2_SAMPLE_Q_SIGNED 0

#define PMB_RESAMPLER2_SAMPLE_I_MASK   0x00FFF000UL
#define PMB_RESAMPLER2_SAMPLE_I_SHIFT  12
#define PMB_RESAMPLER2_SAMPLE_I_SIGNED 0

/* Register PERIP_RESAMP_SAMPLE_VALID (PMR_RESAMPLER2) */
#define PMB_RESAMPLER2_SAMPLE_VALID        0x00D8
#define ABS_PMB_RESAMPLER2_SAMPLE_VALID    0x0205A8D8UL

#define PMB_RESAMPLER2_SAMPLE_VALID_MASK   0x00000001UL
#define PMB_RESAMPLER2_SAMPLE_VALID_SHIFT  0
#define PMB_RESAMPLER2_SAMPLE_VALID_SIGNED 0

/* Register PERIP_RESAMP_IPDMA_TBUS_CONTROL (PMR_RESAMPLER2) */
#define PMB_RESAMPLER2_IPDMA_TBUS_CONTROL           0x00DC
#define ABS_PMB_RESAMPLER2_IPDMA_TBUS_CONTROL       0x0205A8DCUL

#define PMB_RESAMPLER2_IPDMA_TBUS_DEBUG_MODE_MASK   0x00800000UL
#define PMB_RESAMPLER2_IPDMA_TBUS_DEBUG_MODE_SHIFT  23
#define PMB_RESAMPLER2_IPDMA_TBUS_DEBUG_MODE_SIGNED 0

/* Register PERIP_RESAMP_IPDMA_TBUS_DEBUG_DATA0 (PMR_RESAMPLER2) */
#define PMB_RESAMPLER2_IPDMA_TBUS_DEBUG_DATA0          0x00E0
#define ABS_PMB_RESAMPLER2_IPDMA_TBUS_DEBUG_DATA0      0x0205A8E0UL

#define PMB_RESAMPLER2_IPDMA_TBUS_DEBUG_DATAIN0_MASK   0x00FFFFFFUL
#define PMB_RESAMPLER2_IPDMA_TBUS_DEBUG_DATAIN0_SHIFT  0
#define PMB_RESAMPLER2_IPDMA_TBUS_DEBUG_DATAIN0_SIGNED 0

/* Register PERIP_RESAMP_IPDMA_TBUS_DEBUG_DATA1 (PMR_RESAMPLER2) */
#define PMB_RESAMPLER2_IPDMA_TBUS_DEBUG_DATA1          0x00E4
#define ABS_PMB_RESAMPLER2_IPDMA_TBUS_DEBUG_DATA1      0x0205A8E4UL

#define PMB_RESAMPLER2_IPDMA_TBUS_DEBUG_DATAIN1_MASK   0x00FFFFFFUL
#define PMB_RESAMPLER2_IPDMA_TBUS_DEBUG_DATAIN1_SHIFT  0
#define PMB_RESAMPLER2_IPDMA_TBUS_DEBUG_DATAIN1_SIGNED 0

/* Register PERIP_RESAMP_IPDMA_TBUS_DEBUG_DATA2 (PMR_RESAMPLER2) */
#define PMB_RESAMPLER2_IPDMA_TBUS_DEBUG_DATA2          0x00E8
#define ABS_PMB_RESAMPLER2_IPDMA_TBUS_DEBUG_DATA2      0x0205A8E8UL

#define PMB_RESAMPLER2_IPDMA_TBUS_DEBUG_DATAIN2_MASK   0x00FFFFFFUL
#define PMB_RESAMPLER2_IPDMA_TBUS_DEBUG_DATAIN2_SHIFT  0
#define PMB_RESAMPLER2_IPDMA_TBUS_DEBUG_DATAIN2_SIGNED 0

/* Register PERIP_RESAMP_IPDMA_TBUS_DEBUG_DATA3 (PMR_RESAMPLER2) */
#define PMB_RESAMPLER2_IPDMA_TBUS_DEBUG_DATA3          0x00EC
#define ABS_PMB_RESAMPLER2_IPDMA_TBUS_DEBUG_DATA3      0x0205A8ECUL

#define PMB_RESAMPLER2_IPDMA_TBUS_DEBUG_DATAIN3_MASK   0x00FFFFFFUL
#define PMB_RESAMPLER2_IPDMA_TBUS_DEBUG_DATAIN3_SHIFT  0
#define PMB_RESAMPLER2_IPDMA_TBUS_DEBUG_DATAIN3_SIGNED 0

/* Register PERIP_RESAMP_IPDMA_TBUS_DEBUG_VALID (PMR_RESAMPLER2) */
#define PMB_RESAMPLER2_IPDMA_TBUS_DEBUG_VALID           0x00F0
#define ABS_PMB_RESAMPLER2_IPDMA_TBUS_DEBUG_VALID       0x0205A8F0UL

#define PMB_RESAMPLER2_IPDMA_TBUS_DEBUG_ENABLEIN_MASK   0x00800000UL
#define PMB_RESAMPLER2_IPDMA_TBUS_DEBUG_ENABLEIN_SHIFT  23
#define PMB_RESAMPLER2_IPDMA_TBUS_DEBUG_ENABLEIN_SIGNED 0

/* Register PERIP_RESAMP_OPDMA_TBUS_CONTROL (PMR_RESAMPLER2) */
#define PMB_RESAMPLER2_OPDMA_TBUS_CONTROL           0x00F4
#define ABS_PMB_RESAMPLER2_OPDMA_TBUS_CONTROL       0x0205A8F4UL

#define PMB_RESAMPLER2_OPDMA_TBUS_DEBUG_MODE_MASK   0x00800000UL
#define PMB_RESAMPLER2_OPDMA_TBUS_DEBUG_MODE_SHIFT  23
#define PMB_RESAMPLER2_OPDMA_TBUS_DEBUG_MODE_SIGNED 0

/* Register PERIP_RESAMP_OPDMA_TBUS_DEBUG_DATA (PMR_RESAMPLER2) */
#define PMB_RESAMPLER2_OPDMA_TBUS_DEBUG_DATA           0x00F8
#define ABS_PMB_RESAMPLER2_OPDMA_TBUS_DEBUG_DATA       0x0205A8F8UL

#define PMB_RESAMPLER2_OPDMA_TBUS_DEBUG_DATAOUT_MASK   0x00FFFFFFUL
#define PMB_RESAMPLER2_OPDMA_TBUS_DEBUG_DATAOUT_SHIFT  0
#define PMB_RESAMPLER2_OPDMA_TBUS_DEBUG_DATAOUT_SIGNED 0

/* Register PERIP_RESAMP_OPDMA_TBUS_DEBUG_VALID (PMR_RESAMPLER2) */
#define PMB_RESAMPLER2_OPDMA_TBUS_DEBUG_VALID           0x00FC
#define ABS_PMB_RESAMPLER2_OPDMA_TBUS_DEBUG_VALID       0x0205A8FCUL

#define PMB_RESAMPLER2_OPDMA_TBUS_DEBUG_VALIDOUT_MASK   0x00800000UL
#define PMB_RESAMPLER2_OPDMA_TBUS_DEBUG_VALIDOUT_SHIFT  23
#define PMB_RESAMPLER2_OPDMA_TBUS_DEBUG_VALIDOUT_SIGNED 0

/* Register PERIP_RESAMP_CONFIG (PMR_RESAMPLER3) */
#define PMB_RESAMPLER3_CONFIG                   0x0000
#define ABS_PMB_RESAMPLER3_CONFIG               0x0205B000UL

#define PMB_RESAMPLER3_INTERP_SIZE_MASK         0x00000003UL
#define PMB_RESAMPLER3_INTERP_SIZE_SHIFT        0
#define PMB_RESAMPLER3_INTERP_SIZE_SIGNED       0

#define PMB_RESAMPLER3_OP_TO_RAM_PRESENT_MASK   0x00000004UL
#define PMB_RESAMPLER3_OP_TO_RAM_PRESENT_SHIFT  2
#define PMB_RESAMPLER3_OP_TO_RAM_PRESENT_SIGNED 0

#define PMB_RESAMPLER3_OP_TO_DAC_PRESENT_MASK   0x00000008UL
#define PMB_RESAMPLER3_OP_TO_DAC_PRESENT_SHIFT  3
#define PMB_RESAMPLER3_OP_TO_DAC_PRESENT_SIGNED 0

/* Register PERIP_RESAMP_CTRL (PMR_RESAMPLER3) */
#define PMB_RESAMPLER3_CTRL                         0x0004
#define ABS_PMB_RESAMPLER3_CTRL                     0x0205B004UL

#define PMB_RESAMPLER3_SOFTWARE_RESET_MASK          0x00000001UL
#define PMB_RESAMPLER3_SOFTWARE_RESET_SHIFT         0
#define PMB_RESAMPLER3_SOFTWARE_RESET_SIGNED        0

#define PMB_RESAMPLER3_MIXER_OUT_GAIN_MASK          0x00000010UL
#define PMB_RESAMPLER3_MIXER_OUT_GAIN_SHIFT         4
#define PMB_RESAMPLER3_MIXER_OUT_GAIN_SIGNED        0

#define PMB_RESAMPLER3_MIXER_CLEAR_PHASE_MASK       0x00000020UL
#define PMB_RESAMPLER3_MIXER_CLEAR_PHASE_SHIFT      5
#define PMB_RESAMPLER3_MIXER_CLEAR_PHASE_SIGNED     0

#define PMB_RESAMPLER3_MIXER_INVERT_SPECTRUM_MASK   0x00000040UL
#define PMB_RESAMPLER3_MIXER_INVERT_SPECTRUM_SHIFT  6
#define PMB_RESAMPLER3_MIXER_INVERT_SPECTRUM_SIGNED 0

#define PMB_RESAMPLER3_X8_SCALING_FACTOR_MASK       0x00000180UL
#define PMB_RESAMPLER3_X8_SCALING_FACTOR_SHIFT      7
#define PMB_RESAMPLER3_X8_SCALING_FACTOR_SIGNED     0

#define PMB_RESAMPLER3_GAIN_ANGLE_DISABLE_MASK      0x00200000UL
#define PMB_RESAMPLER3_GAIN_ANGLE_DISABLE_SHIFT     21
#define PMB_RESAMPLER3_GAIN_ANGLE_DISABLE_SIGNED    0

#define PMB_RESAMPLER3_MIXER_DISABLE_MASK           0x00400000UL
#define PMB_RESAMPLER3_MIXER_DISABLE_SHIFT          22
#define PMB_RESAMPLER3_MIXER_DISABLE_SIGNED         0

#define PMB_RESAMPLER3_X2_INTERP_DISABLE_MASK       0x00800000UL
#define PMB_RESAMPLER3_X2_INTERP_DISABLE_SHIFT      23
#define PMB_RESAMPLER3_X2_INTERP_DISABLE_SIGNED     0

/* Register PERIP_RESAMP_BASE_VAL (PMR_RESAMPLER3) */
#define PMB_RESAMPLER3_BASE_VAL     0x0008
#define ABS_PMB_RESAMPLER3_BASE_VAL 0x0205B008UL

#define PMB_RESAMPLER3_BASE_MASK    0x00F80000UL
#define PMB_RESAMPLER3_BASE_SHIFT   19
#define PMB_RESAMPLER3_BASE_SIGNED  0

/* Register PERIP_RESAMP_FACTOR_VAL (PMR_RESAMPLER3) */
#define PMB_RESAMPLER3_FACTOR_VAL     0x000C
#define ABS_PMB_RESAMPLER3_FACTOR_VAL 0x0205B00CUL

#define PMB_RESAMPLER3_CONTROL_MASK   0x00FFFFFFUL
#define PMB_RESAMPLER3_CONTROL_SHIFT  0
#define PMB_RESAMPLER3_CONTROL_SIGNED 0

/* Register PERIP_RESAMP_INITIAL_TIME (PMR_RESAMPLER3) */
#define PMB_RESAMPLER3_INITIAL_TIME     0x0010
#define ABS_PMB_RESAMPLER3_INITIAL_TIME 0x0205B010UL

#define PMB_RESAMPLER3_TIME_MASK        0x00FFFFFFUL
#define PMB_RESAMPLER3_TIME_SHIFT       0
#define PMB_RESAMPLER3_TIME_SIGNED      0

/* Register PERIP_RESAMP_X8_COEFF0 (PMR_RESAMPLER3) */
#define PMB_RESAMPLER3_X8_COEFF0       0x0014
#define ABS_PMB_RESAMPLER3_X8_COEFF0   0x0205B014UL

#define PMB_RESAMPLER3_OR1_OR31_MASK   0x00000FFCUL
#define PMB_RESAMPLER3_OR1_OR31_SHIFT  2
#define PMB_RESAMPLER3_OR1_OR31_SIGNED 0

#define PMB_RESAMPLER3_OR0_OR32_MASK   0x00FFC000UL
#define PMB_RESAMPLER3_OR0_OR32_SHIFT  14
#define PMB_RESAMPLER3_OR0_OR32_SIGNED 0

/* Register PERIP_RESAMP_X8_COEFF1 (PMR_RESAMPLER3) */
#define PMB_RESAMPLER3_X8_COEFF1       0x0018
#define ABS_PMB_RESAMPLER3_X8_COEFF1   0x0205B018UL

#define PMB_RESAMPLER3_OR3_OR29_MASK   0x00000FFCUL
#define PMB_RESAMPLER3_OR3_OR29_SHIFT  2
#define PMB_RESAMPLER3_OR3_OR29_SIGNED 0

#define PMB_RESAMPLER3_OR2_OR30_MASK   0x00FFC000UL
#define PMB_RESAMPLER3_OR2_OR30_SHIFT  14
#define PMB_RESAMPLER3_OR2_OR30_SIGNED 0

/* Register PERIP_RESAMP_X8_COEFF2 (PMR_RESAMPLER3) */
#define PMB_RESAMPLER3_X8_COEFF2       0x001C
#define ABS_PMB_RESAMPLER3_X8_COEFF2   0x0205B01CUL

#define PMB_RESAMPLER3_OR5_OR27_MASK   0x00000FFCUL
#define PMB_RESAMPLER3_OR5_OR27_SHIFT  2
#define PMB_RESAMPLER3_OR5_OR27_SIGNED 0

#define PMB_RESAMPLER3_OR4_OR28_MASK   0x00FFC000UL
#define PMB_RESAMPLER3_OR4_OR28_SHIFT  14
#define PMB_RESAMPLER3_OR4_OR28_SIGNED 0

/* Register PERIP_RESAMP_X8_COEFF3 (PMR_RESAMPLER3) */
#define PMB_RESAMPLER3_X8_COEFF3       0x0020
#define ABS_PMB_RESAMPLER3_X8_COEFF3   0x0205B020UL

#define PMB_RESAMPLER3_OR7_OR25_MASK   0x00000FFCUL
#define PMB_RESAMPLER3_OR7_OR25_SHIFT  2
#define PMB_RESAMPLER3_OR7_OR25_SIGNED 0

#define PMB_RESAMPLER3_OR6_OR26_MASK   0x00FFC000UL
#define PMB_RESAMPLER3_OR6_OR26_SHIFT  14
#define PMB_RESAMPLER3_OR6_OR26_SIGNED 0

/* Register PERIP_RESAMP_X8_COEFF4 (PMR_RESAMPLER3) */
#define PMB_RESAMPLER3_X8_COEFF4       0x0024
#define ABS_PMB_RESAMPLER3_X8_COEFF4   0x0205B024UL

#define PMB_RESAMPLER3_OR9_OR23_MASK   0x00000FFCUL
#define PMB_RESAMPLER3_OR9_OR23_SHIFT  2
#define PMB_RESAMPLER3_OR9_OR23_SIGNED 0

#define PMB_RESAMPLER3_OR8_OR24_MASK   0x00FFC000UL
#define PMB_RESAMPLER3_OR8_OR24_SHIFT  14
#define PMB_RESAMPLER3_OR8_OR24_SIGNED 0

/* Register PERIP_RESAMP_X8_COEFF5 (PMR_RESAMPLER3) */
#define PMB_RESAMPLER3_X8_COEFF5        0x0028
#define ABS_PMB_RESAMPLER3_X8_COEFF5    0x0205B028UL

#define PMB_RESAMPLER3_OR11_OR21_MASK   0x00000FFCUL
#define PMB_RESAMPLER3_OR11_OR21_SHIFT  2
#define PMB_RESAMPLER3_OR11_OR21_SIGNED 0

#define PMB_RESAMPLER3_OR10_OR22_MASK   0x00FFC000UL
#define PMB_RESAMPLER3_OR10_OR22_SHIFT  14
#define PMB_RESAMPLER3_OR10_OR22_SIGNED 0

/* Register PERIP_RESAMP_X8_COEFF6 (PMR_RESAMPLER3) */
#define PMB_RESAMPLER3_X8_COEFF6        0x002C
#define ABS_PMB_RESAMPLER3_X8_COEFF6    0x0205B02CUL

#define PMB_RESAMPLER3_OR13_OR19_MASK   0x00000FFCUL
#define PMB_RESAMPLER3_OR13_OR19_SHIFT  2
#define PMB_RESAMPLER3_OR13_OR19_SIGNED 0

#define PMB_RESAMPLER3_OR12_OR20_MASK   0x00FFC000UL
#define PMB_RESAMPLER3_OR12_OR20_SHIFT  14
#define PMB_RESAMPLER3_OR12_OR20_SIGNED 0

/* Register PERIP_RESAMP_X8_COEFF7 (PMR_RESAMPLER3) */
#define PMB_RESAMPLER3_X8_COEFF7        0x0030
#define ABS_PMB_RESAMPLER3_X8_COEFF7    0x0205B030UL

#define PMB_RESAMPLER3_OR15_OR17_MASK   0x00000FFCUL
#define PMB_RESAMPLER3_OR15_OR17_SHIFT  2
#define PMB_RESAMPLER3_OR15_OR17_SIGNED 0

#define PMB_RESAMPLER3_OR14_OR18_MASK   0x00FFC000UL
#define PMB_RESAMPLER3_OR14_OR18_SHIFT  14
#define PMB_RESAMPLER3_OR14_OR18_SIGNED 0

/* Register PERIP_RESAMP_X8_COEFF8 (PMR_RESAMPLER3) */
#define PMB_RESAMPLER3_X8_COEFF8     0x0034
#define ABS_PMB_RESAMPLER3_X8_COEFF8 0x0205B034UL

#define PMB_RESAMPLER3_OR16_MASK     0x00FFC000UL
#define PMB_RESAMPLER3_OR16_SHIFT    14
#define PMB_RESAMPLER3_OR16_SIGNED   0

/* Register PERIP_RESAMP_X2_COEFF0 (PMR_RESAMPLER3) */
#define PMB_RESAMPLER3_X2_COEFF0     0x0038
#define ABS_PMB_RESAMPLER3_X2_COEFF0 0x0205B038UL

#define PMB_RESAMPLER3_B3_MASK       0x00000FFCUL
#define PMB_RESAMPLER3_B3_SHIFT      2
#define PMB_RESAMPLER3_B3_SIGNED     0

#define PMB_RESAMPLER3_B1_MASK       0x00FFC000UL
#define PMB_RESAMPLER3_B1_SHIFT      14
#define PMB_RESAMPLER3_B1_SIGNED     0

/* Register PERIP_RESAMP_X2_COEFF1 (PMR_RESAMPLER3) */
#define PMB_RESAMPLER3_X2_COEFF1     0x003C
#define ABS_PMB_RESAMPLER3_X2_COEFF1 0x0205B03CUL

#define PMB_RESAMPLER3_B7_MASK       0x00000FFCUL
#define PMB_RESAMPLER3_B7_SHIFT      2
#define PMB_RESAMPLER3_B7_SIGNED     0

#define PMB_RESAMPLER3_B5_MASK       0x00FFC000UL
#define PMB_RESAMPLER3_B5_SHIFT      14
#define PMB_RESAMPLER3_B5_SIGNED     0

/* Register PERIP_RESAMP_X2_COEFF2 (PMR_RESAMPLER3) */
#define PMB_RESAMPLER3_X2_COEFF2     0x0040
#define ABS_PMB_RESAMPLER3_X2_COEFF2 0x0205B040UL

#define PMB_RESAMPLER3_B11_MASK      0x00000FFCUL
#define PMB_RESAMPLER3_B11_SHIFT     2
#define PMB_RESAMPLER3_B11_SIGNED    0

#define PMB_RESAMPLER3_B9_MASK       0x00FFC000UL
#define PMB_RESAMPLER3_B9_SHIFT      14
#define PMB_RESAMPLER3_B9_SIGNED     0

/* Register PERIP_RESAMP_X2_COEFF3 (PMR_RESAMPLER3) */
#define PMB_RESAMPLER3_X2_COEFF3     0x0044
#define ABS_PMB_RESAMPLER3_X2_COEFF3 0x0205B044UL

#define PMB_RESAMPLER3_B15_MASK      0x00000FFCUL
#define PMB_RESAMPLER3_B15_SHIFT     2
#define PMB_RESAMPLER3_B15_SIGNED    0

#define PMB_RESAMPLER3_B13_MASK      0x00FFC000UL
#define PMB_RESAMPLER3_B13_SHIFT     14
#define PMB_RESAMPLER3_B13_SIGNED    0

/* Register PERIP_RESAMP_OUTPUT_CTRL (PMR_RESAMPLER3) */
#define PMB_RESAMPLER3_OUTPUT_CTRL        0x0048
#define ABS_PMB_RESAMPLER3_OUTPUT_CTRL    0x0205B048UL

#define PMB_RESAMPLER3_DEBUG_DACEN_MASK   0x00000001UL
#define PMB_RESAMPLER3_DEBUG_DACEN_SHIFT  0
#define PMB_RESAMPLER3_DEBUG_DACEN_SIGNED 0

#define PMB_RESAMPLER3_DEBUG_DIGEN_MASK   0x00000002UL
#define PMB_RESAMPLER3_DEBUG_DIGEN_SHIFT  1
#define PMB_RESAMPLER3_DEBUG_DIGEN_SIGNED 0

#define PMB_RESAMPLER3_DEBUG_DWELL_MASK   0x0000001CUL
#define PMB_RESAMPLER3_DEBUG_DWELL_SHIFT  2
#define PMB_RESAMPLER3_DEBUG_DWELL_SIGNED 0

#define PMB_RESAMPLER3_FORMAT_MASK        0x00000020UL
#define PMB_RESAMPLER3_FORMAT_SHIFT       5
#define PMB_RESAMPLER3_FORMAT_SIGNED      0

#define PMB_RESAMPLER3_DESTINATION_MASK   0x000000C0UL
#define PMB_RESAMPLER3_DESTINATION_SHIFT  6
#define PMB_RESAMPLER3_DESTINATION_SIGNED 0

/* Register PERIP_RESAMP_MIXER_LO_BASE (PMR_RESAMPLER3) */
#define PMB_RESAMPLER3_MIXER_LO_BASE      0x004C
#define ABS_PMB_RESAMPLER3_MIXER_LO_BASE  0x0205B04CUL

#define PMB_RESAMPLER3_MIX_LO_BASE_MASK   0x00E00000UL
#define PMB_RESAMPLER3_MIX_LO_BASE_SHIFT  21
#define PMB_RESAMPLER3_MIX_LO_BASE_SIGNED 0

/* Register PERIP_RESAMP_MIXER_LO_CONTROL (PMR_RESAMPLER3) */
#define PMB_RESAMPLER3_MIXER_LO_CONTROL      0x0050
#define ABS_PMB_RESAMPLER3_MIXER_LO_CONTROL  0x0205B050UL

#define PMB_RESAMPLER3_MIX_LO_CONTROL_MASK   0x00FFFFFFUL
#define PMB_RESAMPLER3_MIX_LO_CONTROL_SHIFT  0
#define PMB_RESAMPLER3_MIX_LO_CONTROL_SIGNED 0

/* Register PERIP_RESAMP_GAIN_ANGLE_COARSE (PMR_RESAMPLER3) */
#define PMB_RESAMPLER3_GAIN_ANGLE_COARSE     0x0054
#define ABS_PMB_RESAMPLER3_GAIN_ANGLE_COARSE 0x0205B054UL

#define PMB_RESAMPLER3_GA_COARSE_GAIN_MASK   0x00800000UL
#define PMB_RESAMPLER3_GA_COARSE_GAIN_SHIFT  23
#define PMB_RESAMPLER3_GA_COARSE_GAIN_SIGNED 0

/* Register PERIP_RESAMP_GAIN_ANGLE_FINE_I (PMR_RESAMPLER3) */
#define PMB_RESAMPLER3_GAIN_ANGLE_FINE_I     0x0058
#define ABS_PMB_RESAMPLER3_GAIN_ANGLE_FINE_I 0x0205B058UL

#define PMB_RESAMPLER3_GA_I_GAIN_MASK        0x00FFE000UL
#define PMB_RESAMPLER3_GA_I_GAIN_SHIFT       13
#define PMB_RESAMPLER3_GA_I_GAIN_SIGNED      0

/* Register PERIP_RESAMP_GAIN_ANGLE_FINE_Q (PMR_RESAMPLER3) */
#define PMB_RESAMPLER3_GAIN_ANGLE_FINE_Q     0x005C
#define ABS_PMB_RESAMPLER3_GAIN_ANGLE_FINE_Q 0x0205B05CUL

#define PMB_RESAMPLER3_GA_Q_GAIN_MASK        0x00FFE000UL
#define PMB_RESAMPLER3_GA_Q_GAIN_SHIFT       13
#define PMB_RESAMPLER3_GA_Q_GAIN_SIGNED      0

/* Register PERIP_RESAMP_GAIN_ANGLE_IQ (PMR_RESAMPLER3) */
#define PMB_RESAMPLER3_GAIN_ANGLE_IQ         0x0060
#define ABS_PMB_RESAMPLER3_GAIN_ANGLE_IQ     0x0205B060UL

#define PMB_RESAMPLER3_GA_I_TO_Q_GAIN_MASK   0x00FFE000UL
#define PMB_RESAMPLER3_GA_I_TO_Q_GAIN_SHIFT  13
#define PMB_RESAMPLER3_GA_I_TO_Q_GAIN_SIGNED 0

/* Register PERIP_RESAMP_DAC_UNDERFLOW_FLAG (PMR_RESAMPLER3) */
#define PMB_RESAMPLER3_DAC_UNDERFLOW_FLAG        0x0064
#define ABS_PMB_RESAMPLER3_DAC_UNDERFLOW_FLAG    0x0205B064UL

#define PMB_RESAMPLER3_DAC_UNDERFLOW_FLAG_MASK   0x00000001UL
#define PMB_RESAMPLER3_DAC_UNDERFLOW_FLAG_SHIFT  0
#define PMB_RESAMPLER3_DAC_UNDERFLOW_FLAG_SIGNED 0

/* Register PERIP_RESAMP_MIXER_DEBUG_FCACCUM (PMR_RESAMPLER3) */
#define PMB_RESAMPLER3_MIXER_DEBUG_FCACCUM      0x00D0
#define ABS_PMB_RESAMPLER3_MIXER_DEBUG_FCACCUM  0x0205B0D0UL

#define PMB_RESAMPLER3_MIX_DEBUG_FCACCUM_MASK   0x00FFFFFFUL
#define PMB_RESAMPLER3_MIX_DEBUG_FCACCUM_SHIFT  0
#define PMB_RESAMPLER3_MIX_DEBUG_FCACCUM_SIGNED 0

/* Register PERIP_RESAMP_SAMPLE (PMR_RESAMPLER3) */
#define PMB_RESAMPLER3_SAMPLE          0x00D4
#define ABS_PMB_RESAMPLER3_SAMPLE      0x0205B0D4UL

#define PMB_RESAMPLER3_SAMPLE_Q_MASK   0x00000FFFUL
#define PMB_RESAMPLER3_SAMPLE_Q_SHIFT  0
#define PMB_RESAMPLER3_SAMPLE_Q_SIGNED 0

#define PMB_RESAMPLER3_SAMPLE_I_MASK   0x00FFF000UL
#define PMB_RESAMPLER3_SAMPLE_I_SHIFT  12
#define PMB_RESAMPLER3_SAMPLE_I_SIGNED 0

/* Register PERIP_RESAMP_SAMPLE_VALID (PMR_RESAMPLER3) */
#define PMB_RESAMPLER3_SAMPLE_VALID        0x00D8
#define ABS_PMB_RESAMPLER3_SAMPLE_VALID    0x0205B0D8UL

#define PMB_RESAMPLER3_SAMPLE_VALID_MASK   0x00000001UL
#define PMB_RESAMPLER3_SAMPLE_VALID_SHIFT  0
#define PMB_RESAMPLER3_SAMPLE_VALID_SIGNED 0

/* Register PERIP_RESAMP_IPDMA_TBUS_CONTROL (PMR_RESAMPLER3) */
#define PMB_RESAMPLER3_IPDMA_TBUS_CONTROL           0x00DC
#define ABS_PMB_RESAMPLER3_IPDMA_TBUS_CONTROL       0x0205B0DCUL

#define PMB_RESAMPLER3_IPDMA_TBUS_DEBUG_MODE_MASK   0x00800000UL
#define PMB_RESAMPLER3_IPDMA_TBUS_DEBUG_MODE_SHIFT  23
#define PMB_RESAMPLER3_IPDMA_TBUS_DEBUG_MODE_SIGNED 0

/* Register PERIP_RESAMP_IPDMA_TBUS_DEBUG_DATA0 (PMR_RESAMPLER3) */
#define PMB_RESAMPLER3_IPDMA_TBUS_DEBUG_DATA0          0x00E0
#define ABS_PMB_RESAMPLER3_IPDMA_TBUS_DEBUG_DATA0      0x0205B0E0UL

#define PMB_RESAMPLER3_IPDMA_TBUS_DEBUG_DATAIN0_MASK   0x00FFFFFFUL
#define PMB_RESAMPLER3_IPDMA_TBUS_DEBUG_DATAIN0_SHIFT  0
#define PMB_RESAMPLER3_IPDMA_TBUS_DEBUG_DATAIN0_SIGNED 0

/* Register PERIP_RESAMP_IPDMA_TBUS_DEBUG_DATA1 (PMR_RESAMPLER3) */
#define PMB_RESAMPLER3_IPDMA_TBUS_DEBUG_DATA1          0x00E4
#define ABS_PMB_RESAMPLER3_IPDMA_TBUS_DEBUG_DATA1      0x0205B0E4UL

#define PMB_RESAMPLER3_IPDMA_TBUS_DEBUG_DATAIN1_MASK   0x00FFFFFFUL
#define PMB_RESAMPLER3_IPDMA_TBUS_DEBUG_DATAIN1_SHIFT  0
#define PMB_RESAMPLER3_IPDMA_TBUS_DEBUG_DATAIN1_SIGNED 0

/* Register PERIP_RESAMP_IPDMA_TBUS_DEBUG_DATA2 (PMR_RESAMPLER3) */
#define PMB_RESAMPLER3_IPDMA_TBUS_DEBUG_DATA2          0x00E8
#define ABS_PMB_RESAMPLER3_IPDMA_TBUS_DEBUG_DATA2      0x0205B0E8UL

#define PMB_RESAMPLER3_IPDMA_TBUS_DEBUG_DATAIN2_MASK   0x00FFFFFFUL
#define PMB_RESAMPLER3_IPDMA_TBUS_DEBUG_DATAIN2_SHIFT  0
#define PMB_RESAMPLER3_IPDMA_TBUS_DEBUG_DATAIN2_SIGNED 0

/* Register PERIP_RESAMP_IPDMA_TBUS_DEBUG_DATA3 (PMR_RESAMPLER3) */
#define PMB_RESAMPLER3_IPDMA_TBUS_DEBUG_DATA3          0x00EC
#define ABS_PMB_RESAMPLER3_IPDMA_TBUS_DEBUG_DATA3      0x0205B0ECUL

#define PMB_RESAMPLER3_IPDMA_TBUS_DEBUG_DATAIN3_MASK   0x00FFFFFFUL
#define PMB_RESAMPLER3_IPDMA_TBUS_DEBUG_DATAIN3_SHIFT  0
#define PMB_RESAMPLER3_IPDMA_TBUS_DEBUG_DATAIN3_SIGNED 0

/* Register PERIP_RESAMP_IPDMA_TBUS_DEBUG_VALID (PMR_RESAMPLER3) */
#define PMB_RESAMPLER3_IPDMA_TBUS_DEBUG_VALID           0x00F0
#define ABS_PMB_RESAMPLER3_IPDMA_TBUS_DEBUG_VALID       0x0205B0F0UL

#define PMB_RESAMPLER3_IPDMA_TBUS_DEBUG_ENABLEIN_MASK   0x00800000UL
#define PMB_RESAMPLER3_IPDMA_TBUS_DEBUG_ENABLEIN_SHIFT  23
#define PMB_RESAMPLER3_IPDMA_TBUS_DEBUG_ENABLEIN_SIGNED 0

/* Register PERIP_RESAMP_OPDMA_TBUS_CONTROL (PMR_RESAMPLER3) */
#define PMB_RESAMPLER3_OPDMA_TBUS_CONTROL           0x00F4
#define ABS_PMB_RESAMPLER3_OPDMA_TBUS_CONTROL       0x0205B0F4UL

#define PMB_RESAMPLER3_OPDMA_TBUS_DEBUG_MODE_MASK   0x00800000UL
#define PMB_RESAMPLER3_OPDMA_TBUS_DEBUG_MODE_SHIFT  23
#define PMB_RESAMPLER3_OPDMA_TBUS_DEBUG_MODE_SIGNED 0

/* Register PERIP_RESAMP_OPDMA_TBUS_DEBUG_DATA (PMR_RESAMPLER3) */
#define PMB_RESAMPLER3_OPDMA_TBUS_DEBUG_DATA           0x00F8
#define ABS_PMB_RESAMPLER3_OPDMA_TBUS_DEBUG_DATA       0x0205B0F8UL

#define PMB_RESAMPLER3_OPDMA_TBUS_DEBUG_DATAOUT_MASK   0x00FFFFFFUL
#define PMB_RESAMPLER3_OPDMA_TBUS_DEBUG_DATAOUT_SHIFT  0
#define PMB_RESAMPLER3_OPDMA_TBUS_DEBUG_DATAOUT_SIGNED 0

/* Register PERIP_RESAMP_OPDMA_TBUS_DEBUG_VALID (PMR_RESAMPLER3) */
#define PMB_RESAMPLER3_OPDMA_TBUS_DEBUG_VALID           0x00FC
#define ABS_PMB_RESAMPLER3_OPDMA_TBUS_DEBUG_VALID       0x0205B0FCUL

#define PMB_RESAMPLER3_OPDMA_TBUS_DEBUG_VALIDOUT_MASK   0x00800000UL
#define PMB_RESAMPLER3_OPDMA_TBUS_DEBUG_VALIDOUT_SHIFT  23
#define PMB_RESAMPLER3_OPDMA_TBUS_DEBUG_VALIDOUT_SIGNED 0

/* Register PERIP_RESAMP_CONFIG (PMR_RESAMPLER4) */
#define PMB_RESAMPLER4_CONFIG                   0x0000
#define ABS_PMB_RESAMPLER4_CONFIG               0x0205B800UL

#define PMB_RESAMPLER4_INTERP_SIZE_MASK         0x00000003UL
#define PMB_RESAMPLER4_INTERP_SIZE_SHIFT        0
#define PMB_RESAMPLER4_INTERP_SIZE_SIGNED       0

#define PMB_RESAMPLER4_OP_TO_RAM_PRESENT_MASK   0x00000004UL
#define PMB_RESAMPLER4_OP_TO_RAM_PRESENT_SHIFT  2
#define PMB_RESAMPLER4_OP_TO_RAM_PRESENT_SIGNED 0

#define PMB_RESAMPLER4_OP_TO_DAC_PRESENT_MASK   0x00000008UL
#define PMB_RESAMPLER4_OP_TO_DAC_PRESENT_SHIFT  3
#define PMB_RESAMPLER4_OP_TO_DAC_PRESENT_SIGNED 0

/* Register PERIP_RESAMP_CTRL (PMR_RESAMPLER4) */
#define PMB_RESAMPLER4_CTRL                         0x0004
#define ABS_PMB_RESAMPLER4_CTRL                     0x0205B804UL

#define PMB_RESAMPLER4_SOFTWARE_RESET_MASK          0x00000001UL
#define PMB_RESAMPLER4_SOFTWARE_RESET_SHIFT         0
#define PMB_RESAMPLER4_SOFTWARE_RESET_SIGNED        0

#define PMB_RESAMPLER4_MIXER_OUT_GAIN_MASK          0x00000010UL
#define PMB_RESAMPLER4_MIXER_OUT_GAIN_SHIFT         4
#define PMB_RESAMPLER4_MIXER_OUT_GAIN_SIGNED        0

#define PMB_RESAMPLER4_MIXER_CLEAR_PHASE_MASK       0x00000020UL
#define PMB_RESAMPLER4_MIXER_CLEAR_PHASE_SHIFT      5
#define PMB_RESAMPLER4_MIXER_CLEAR_PHASE_SIGNED     0

#define PMB_RESAMPLER4_MIXER_INVERT_SPECTRUM_MASK   0x00000040UL
#define PMB_RESAMPLER4_MIXER_INVERT_SPECTRUM_SHIFT  6
#define PMB_RESAMPLER4_MIXER_INVERT_SPECTRUM_SIGNED 0

#define PMB_RESAMPLER4_X8_SCALING_FACTOR_MASK       0x00000180UL
#define PMB_RESAMPLER4_X8_SCALING_FACTOR_SHIFT      7
#define PMB_RESAMPLER4_X8_SCALING_FACTOR_SIGNED     0

#define PMB_RESAMPLER4_GAIN_ANGLE_DISABLE_MASK      0x00200000UL
#define PMB_RESAMPLER4_GAIN_ANGLE_DISABLE_SHIFT     21
#define PMB_RESAMPLER4_GAIN_ANGLE_DISABLE_SIGNED    0

#define PMB_RESAMPLER4_MIXER_DISABLE_MASK           0x00400000UL
#define PMB_RESAMPLER4_MIXER_DISABLE_SHIFT          22
#define PMB_RESAMPLER4_MIXER_DISABLE_SIGNED         0

#define PMB_RESAMPLER4_X2_INTERP_DISABLE_MASK       0x00800000UL
#define PMB_RESAMPLER4_X2_INTERP_DISABLE_SHIFT      23
#define PMB_RESAMPLER4_X2_INTERP_DISABLE_SIGNED     0

/* Register PERIP_RESAMP_BASE_VAL (PMR_RESAMPLER4) */
#define PMB_RESAMPLER4_BASE_VAL     0x0008
#define ABS_PMB_RESAMPLER4_BASE_VAL 0x0205B808UL

#define PMB_RESAMPLER4_BASE_MASK    0x00F80000UL
#define PMB_RESAMPLER4_BASE_SHIFT   19
#define PMB_RESAMPLER4_BASE_SIGNED  0

/* Register PERIP_RESAMP_FACTOR_VAL (PMR_RESAMPLER4) */
#define PMB_RESAMPLER4_FACTOR_VAL     0x000C
#define ABS_PMB_RESAMPLER4_FACTOR_VAL 0x0205B80CUL

#define PMB_RESAMPLER4_CONTROL_MASK   0x00FFFFFFUL
#define PMB_RESAMPLER4_CONTROL_SHIFT  0
#define PMB_RESAMPLER4_CONTROL_SIGNED 0

/* Register PERIP_RESAMP_INITIAL_TIME (PMR_RESAMPLER4) */
#define PMB_RESAMPLER4_INITIAL_TIME     0x0010
#define ABS_PMB_RESAMPLER4_INITIAL_TIME 0x0205B810UL

#define PMB_RESAMPLER4_TIME_MASK        0x00FFFFFFUL
#define PMB_RESAMPLER4_TIME_SHIFT       0
#define PMB_RESAMPLER4_TIME_SIGNED      0

/* Register PERIP_RESAMP_X8_COEFF0 (PMR_RESAMPLER4) */
#define PMB_RESAMPLER4_X8_COEFF0       0x0014
#define ABS_PMB_RESAMPLER4_X8_COEFF0   0x0205B814UL

#define PMB_RESAMPLER4_OR1_OR31_MASK   0x00000FFCUL
#define PMB_RESAMPLER4_OR1_OR31_SHIFT  2
#define PMB_RESAMPLER4_OR1_OR31_SIGNED 0

#define PMB_RESAMPLER4_OR0_OR32_MASK   0x00FFC000UL
#define PMB_RESAMPLER4_OR0_OR32_SHIFT  14
#define PMB_RESAMPLER4_OR0_OR32_SIGNED 0

/* Register PERIP_RESAMP_X8_COEFF1 (PMR_RESAMPLER4) */
#define PMB_RESAMPLER4_X8_COEFF1       0x0018
#define ABS_PMB_RESAMPLER4_X8_COEFF1   0x0205B818UL

#define PMB_RESAMPLER4_OR3_OR29_MASK   0x00000FFCUL
#define PMB_RESAMPLER4_OR3_OR29_SHIFT  2
#define PMB_RESAMPLER4_OR3_OR29_SIGNED 0

#define PMB_RESAMPLER4_OR2_OR30_MASK   0x00FFC000UL
#define PMB_RESAMPLER4_OR2_OR30_SHIFT  14
#define PMB_RESAMPLER4_OR2_OR30_SIGNED 0

/* Register PERIP_RESAMP_X8_COEFF2 (PMR_RESAMPLER4) */
#define PMB_RESAMPLER4_X8_COEFF2       0x001C
#define ABS_PMB_RESAMPLER4_X8_COEFF2   0x0205B81CUL

#define PMB_RESAMPLER4_OR5_OR27_MASK   0x00000FFCUL
#define PMB_RESAMPLER4_OR5_OR27_SHIFT  2
#define PMB_RESAMPLER4_OR5_OR27_SIGNED 0

#define PMB_RESAMPLER4_OR4_OR28_MASK   0x00FFC000UL
#define PMB_RESAMPLER4_OR4_OR28_SHIFT  14
#define PMB_RESAMPLER4_OR4_OR28_SIGNED 0

/* Register PERIP_RESAMP_X8_COEFF3 (PMR_RESAMPLER4) */
#define PMB_RESAMPLER4_X8_COEFF3       0x0020
#define ABS_PMB_RESAMPLER4_X8_COEFF3   0x0205B820UL

#define PMB_RESAMPLER4_OR7_OR25_MASK   0x00000FFCUL
#define PMB_RESAMPLER4_OR7_OR25_SHIFT  2
#define PMB_RESAMPLER4_OR7_OR25_SIGNED 0

#define PMB_RESAMPLER4_OR6_OR26_MASK   0x00FFC000UL
#define PMB_RESAMPLER4_OR6_OR26_SHIFT  14
#define PMB_RESAMPLER4_OR6_OR26_SIGNED 0

/* Register PERIP_RESAMP_X8_COEFF4 (PMR_RESAMPLER4) */
#define PMB_RESAMPLER4_X8_COEFF4       0x0024
#define ABS_PMB_RESAMPLER4_X8_COEFF4   0x0205B824UL

#define PMB_RESAMPLER4_OR9_OR23_MASK   0x00000FFCUL
#define PMB_RESAMPLER4_OR9_OR23_SHIFT  2
#define PMB_RESAMPLER4_OR9_OR23_SIGNED 0

#define PMB_RESAMPLER4_OR8_OR24_MASK   0x00FFC000UL
#define PMB_RESAMPLER4_OR8_OR24_SHIFT  14
#define PMB_RESAMPLER4_OR8_OR24_SIGNED 0

/* Register PERIP_RESAMP_X8_COEFF5 (PMR_RESAMPLER4) */
#define PMB_RESAMPLER4_X8_COEFF5        0x0028
#define ABS_PMB_RESAMPLER4_X8_COEFF5    0x0205B828UL

#define PMB_RESAMPLER4_OR11_OR21_MASK   0x00000FFCUL
#define PMB_RESAMPLER4_OR11_OR21_SHIFT  2
#define PMB_RESAMPLER4_OR11_OR21_SIGNED 0

#define PMB_RESAMPLER4_OR10_OR22_MASK   0x00FFC000UL
#define PMB_RESAMPLER4_OR10_OR22_SHIFT  14
#define PMB_RESAMPLER4_OR10_OR22_SIGNED 0

/* Register PERIP_RESAMP_X8_COEFF6 (PMR_RESAMPLER4) */
#define PMB_RESAMPLER4_X8_COEFF6        0x002C
#define ABS_PMB_RESAMPLER4_X8_COEFF6    0x0205B82CUL

#define PMB_RESAMPLER4_OR13_OR19_MASK   0x00000FFCUL
#define PMB_RESAMPLER4_OR13_OR19_SHIFT  2
#define PMB_RESAMPLER4_OR13_OR19_SIGNED 0

#define PMB_RESAMPLER4_OR12_OR20_MASK   0x00FFC000UL
#define PMB_RESAMPLER4_OR12_OR20_SHIFT  14
#define PMB_RESAMPLER4_OR12_OR20_SIGNED 0

/* Register PERIP_RESAMP_X8_COEFF7 (PMR_RESAMPLER4) */
#define PMB_RESAMPLER4_X8_COEFF7        0x0030
#define ABS_PMB_RESAMPLER4_X8_COEFF7    0x0205B830UL

#define PMB_RESAMPLER4_OR15_OR17_MASK   0x00000FFCUL
#define PMB_RESAMPLER4_OR15_OR17_SHIFT  2
#define PMB_RESAMPLER4_OR15_OR17_SIGNED 0

#define PMB_RESAMPLER4_OR14_OR18_MASK   0x00FFC000UL
#define PMB_RESAMPLER4_OR14_OR18_SHIFT  14
#define PMB_RESAMPLER4_OR14_OR18_SIGNED 0

/* Register PERIP_RESAMP_X8_COEFF8 (PMR_RESAMPLER4) */
#define PMB_RESAMPLER4_X8_COEFF8     0x0034
#define ABS_PMB_RESAMPLER4_X8_COEFF8 0x0205B834UL

#define PMB_RESAMPLER4_OR16_MASK     0x00FFC000UL
#define PMB_RESAMPLER4_OR16_SHIFT    14
#define PMB_RESAMPLER4_OR16_SIGNED   0

/* Register PERIP_RESAMP_X2_COEFF0 (PMR_RESAMPLER4) */
#define PMB_RESAMPLER4_X2_COEFF0     0x0038
#define ABS_PMB_RESAMPLER4_X2_COEFF0 0x0205B838UL

#define PMB_RESAMPLER4_B3_MASK       0x00000FFCUL
#define PMB_RESAMPLER4_B3_SHIFT      2
#define PMB_RESAMPLER4_B3_SIGNED     0

#define PMB_RESAMPLER4_B1_MASK       0x00FFC000UL
#define PMB_RESAMPLER4_B1_SHIFT      14
#define PMB_RESAMPLER4_B1_SIGNED     0

/* Register PERIP_RESAMP_X2_COEFF1 (PMR_RESAMPLER4) */
#define PMB_RESAMPLER4_X2_COEFF1     0x003C
#define ABS_PMB_RESAMPLER4_X2_COEFF1 0x0205B83CUL

#define PMB_RESAMPLER4_B7_MASK       0x00000FFCUL
#define PMB_RESAMPLER4_B7_SHIFT      2
#define PMB_RESAMPLER4_B7_SIGNED     0

#define PMB_RESAMPLER4_B5_MASK       0x00FFC000UL
#define PMB_RESAMPLER4_B5_SHIFT      14
#define PMB_RESAMPLER4_B5_SIGNED     0

/* Register PERIP_RESAMP_X2_COEFF2 (PMR_RESAMPLER4) */
#define PMB_RESAMPLER4_X2_COEFF2     0x0040
#define ABS_PMB_RESAMPLER4_X2_COEFF2 0x0205B840UL

#define PMB_RESAMPLER4_B11_MASK      0x00000FFCUL
#define PMB_RESAMPLER4_B11_SHIFT     2
#define PMB_RESAMPLER4_B11_SIGNED    0

#define PMB_RESAMPLER4_B9_MASK       0x00FFC000UL
#define PMB_RESAMPLER4_B9_SHIFT      14
#define PMB_RESAMPLER4_B9_SIGNED     0

/* Register PERIP_RESAMP_X2_COEFF3 (PMR_RESAMPLER4) */
#define PMB_RESAMPLER4_X2_COEFF3     0x0044
#define ABS_PMB_RESAMPLER4_X2_COEFF3 0x0205B844UL

#define PMB_RESAMPLER4_B15_MASK      0x00000FFCUL
#define PMB_RESAMPLER4_B15_SHIFT     2
#define PMB_RESAMPLER4_B15_SIGNED    0

#define PMB_RESAMPLER4_B13_MASK      0x00FFC000UL
#define PMB_RESAMPLER4_B13_SHIFT     14
#define PMB_RESAMPLER4_B13_SIGNED    0

/* Register PERIP_RESAMP_OUTPUT_CTRL (PMR_RESAMPLER4) */
#define PMB_RESAMPLER4_OUTPUT_CTRL        0x0048
#define ABS_PMB_RESAMPLER4_OUTPUT_CTRL    0x0205B848UL

#define PMB_RESAMPLER4_DEBUG_DACEN_MASK   0x00000001UL
#define PMB_RESAMPLER4_DEBUG_DACEN_SHIFT  0
#define PMB_RESAMPLER4_DEBUG_DACEN_SIGNED 0

#define PMB_RESAMPLER4_DEBUG_DIGEN_MASK   0x00000002UL
#define PMB_RESAMPLER4_DEBUG_DIGEN_SHIFT  1
#define PMB_RESAMPLER4_DEBUG_DIGEN_SIGNED 0

#define PMB_RESAMPLER4_DEBUG_DWELL_MASK   0x0000001CUL
#define PMB_RESAMPLER4_DEBUG_DWELL_SHIFT  2
#define PMB_RESAMPLER4_DEBUG_DWELL_SIGNED 0

#define PMB_RESAMPLER4_FORMAT_MASK        0x00000020UL
#define PMB_RESAMPLER4_FORMAT_SHIFT       5
#define PMB_RESAMPLER4_FORMAT_SIGNED      0

#define PMB_RESAMPLER4_DESTINATION_MASK   0x000000C0UL
#define PMB_RESAMPLER4_DESTINATION_SHIFT  6
#define PMB_RESAMPLER4_DESTINATION_SIGNED 0

/* Register PERIP_RESAMP_MIXER_LO_BASE (PMR_RESAMPLER4) */
#define PMB_RESAMPLER4_MIXER_LO_BASE      0x004C
#define ABS_PMB_RESAMPLER4_MIXER_LO_BASE  0x0205B84CUL

#define PMB_RESAMPLER4_MIX_LO_BASE_MASK   0x00E00000UL
#define PMB_RESAMPLER4_MIX_LO_BASE_SHIFT  21
#define PMB_RESAMPLER4_MIX_LO_BASE_SIGNED 0

/* Register PERIP_RESAMP_MIXER_LO_CONTROL (PMR_RESAMPLER4) */
#define PMB_RESAMPLER4_MIXER_LO_CONTROL      0x0050
#define ABS_PMB_RESAMPLER4_MIXER_LO_CONTROL  0x0205B850UL

#define PMB_RESAMPLER4_MIX_LO_CONTROL_MASK   0x00FFFFFFUL
#define PMB_RESAMPLER4_MIX_LO_CONTROL_SHIFT  0
#define PMB_RESAMPLER4_MIX_LO_CONTROL_SIGNED 0

/* Register PERIP_RESAMP_GAIN_ANGLE_COARSE (PMR_RESAMPLER4) */
#define PMB_RESAMPLER4_GAIN_ANGLE_COARSE     0x0054
#define ABS_PMB_RESAMPLER4_GAIN_ANGLE_COARSE 0x0205B854UL

#define PMB_RESAMPLER4_GA_COARSE_GAIN_MASK   0x00800000UL
#define PMB_RESAMPLER4_GA_COARSE_GAIN_SHIFT  23
#define PMB_RESAMPLER4_GA_COARSE_GAIN_SIGNED 0

/* Register PERIP_RESAMP_GAIN_ANGLE_FINE_I (PMR_RESAMPLER4) */
#define PMB_RESAMPLER4_GAIN_ANGLE_FINE_I     0x0058
#define ABS_PMB_RESAMPLER4_GAIN_ANGLE_FINE_I 0x0205B858UL

#define PMB_RESAMPLER4_GA_I_GAIN_MASK        0x00FFE000UL
#define PMB_RESAMPLER4_GA_I_GAIN_SHIFT       13
#define PMB_RESAMPLER4_GA_I_GAIN_SIGNED      0

/* Register PERIP_RESAMP_GAIN_ANGLE_FINE_Q (PMR_RESAMPLER4) */
#define PMB_RESAMPLER4_GAIN_ANGLE_FINE_Q     0x005C
#define ABS_PMB_RESAMPLER4_GAIN_ANGLE_FINE_Q 0x0205B85CUL

#define PMB_RESAMPLER4_GA_Q_GAIN_MASK        0x00FFE000UL
#define PMB_RESAMPLER4_GA_Q_GAIN_SHIFT       13
#define PMB_RESAMPLER4_GA_Q_GAIN_SIGNED      0

/* Register PERIP_RESAMP_GAIN_ANGLE_IQ (PMR_RESAMPLER4) */
#define PMB_RESAMPLER4_GAIN_ANGLE_IQ         0x0060
#define ABS_PMB_RESAMPLER4_GAIN_ANGLE_IQ     0x0205B860UL

#define PMB_RESAMPLER4_GA_I_TO_Q_GAIN_MASK   0x00FFE000UL
#define PMB_RESAMPLER4_GA_I_TO_Q_GAIN_SHIFT  13
#define PMB_RESAMPLER4_GA_I_TO_Q_GAIN_SIGNED 0

/* Register PERIP_RESAMP_DAC_UNDERFLOW_FLAG (PMR_RESAMPLER4) */
#define PMB_RESAMPLER4_DAC_UNDERFLOW_FLAG        0x0064
#define ABS_PMB_RESAMPLER4_DAC_UNDERFLOW_FLAG    0x0205B864UL

#define PMB_RESAMPLER4_DAC_UNDERFLOW_FLAG_MASK   0x00000001UL
#define PMB_RESAMPLER4_DAC_UNDERFLOW_FLAG_SHIFT  0
#define PMB_RESAMPLER4_DAC_UNDERFLOW_FLAG_SIGNED 0

/* Register PERIP_RESAMP_MIXER_DEBUG_FCACCUM (PMR_RESAMPLER4) */
#define PMB_RESAMPLER4_MIXER_DEBUG_FCACCUM      0x00D0
#define ABS_PMB_RESAMPLER4_MIXER_DEBUG_FCACCUM  0x0205B8D0UL

#define PMB_RESAMPLER4_MIX_DEBUG_FCACCUM_MASK   0x00FFFFFFUL
#define PMB_RESAMPLER4_MIX_DEBUG_FCACCUM_SHIFT  0
#define PMB_RESAMPLER4_MIX_DEBUG_FCACCUM_SIGNED 0

/* Register PERIP_RESAMP_SAMPLE (PMR_RESAMPLER4) */
#define PMB_RESAMPLER4_SAMPLE          0x00D4
#define ABS_PMB_RESAMPLER4_SAMPLE      0x0205B8D4UL

#define PMB_RESAMPLER4_SAMPLE_Q_MASK   0x00000FFFUL
#define PMB_RESAMPLER4_SAMPLE_Q_SHIFT  0
#define PMB_RESAMPLER4_SAMPLE_Q_SIGNED 0

#define PMB_RESAMPLER4_SAMPLE_I_MASK   0x00FFF000UL
#define PMB_RESAMPLER4_SAMPLE_I_SHIFT  12
#define PMB_RESAMPLER4_SAMPLE_I_SIGNED 0

/* Register PERIP_RESAMP_SAMPLE_VALID (PMR_RESAMPLER4) */
#define PMB_RESAMPLER4_SAMPLE_VALID        0x00D8
#define ABS_PMB_RESAMPLER4_SAMPLE_VALID    0x0205B8D8UL

#define PMB_RESAMPLER4_SAMPLE_VALID_MASK   0x00000001UL
#define PMB_RESAMPLER4_SAMPLE_VALID_SHIFT  0
#define PMB_RESAMPLER4_SAMPLE_VALID_SIGNED 0

/* Register PERIP_RESAMP_IPDMA_TBUS_CONTROL (PMR_RESAMPLER4) */
#define PMB_RESAMPLER4_IPDMA_TBUS_CONTROL           0x00DC
#define ABS_PMB_RESAMPLER4_IPDMA_TBUS_CONTROL       0x0205B8DCUL

#define PMB_RESAMPLER4_IPDMA_TBUS_DEBUG_MODE_MASK   0x00800000UL
#define PMB_RESAMPLER4_IPDMA_TBUS_DEBUG_MODE_SHIFT  23
#define PMB_RESAMPLER4_IPDMA_TBUS_DEBUG_MODE_SIGNED 0

/* Register PERIP_RESAMP_IPDMA_TBUS_DEBUG_DATA0 (PMR_RESAMPLER4) */
#define PMB_RESAMPLER4_IPDMA_TBUS_DEBUG_DATA0          0x00E0
#define ABS_PMB_RESAMPLER4_IPDMA_TBUS_DEBUG_DATA0      0x0205B8E0UL

#define PMB_RESAMPLER4_IPDMA_TBUS_DEBUG_DATAIN0_MASK   0x00FFFFFFUL
#define PMB_RESAMPLER4_IPDMA_TBUS_DEBUG_DATAIN0_SHIFT  0
#define PMB_RESAMPLER4_IPDMA_TBUS_DEBUG_DATAIN0_SIGNED 0

/* Register PERIP_RESAMP_IPDMA_TBUS_DEBUG_DATA1 (PMR_RESAMPLER4) */
#define PMB_RESAMPLER4_IPDMA_TBUS_DEBUG_DATA1          0x00E4
#define ABS_PMB_RESAMPLER4_IPDMA_TBUS_DEBUG_DATA1      0x0205B8E4UL

#define PMB_RESAMPLER4_IPDMA_TBUS_DEBUG_DATAIN1_MASK   0x00FFFFFFUL
#define PMB_RESAMPLER4_IPDMA_TBUS_DEBUG_DATAIN1_SHIFT  0
#define PMB_RESAMPLER4_IPDMA_TBUS_DEBUG_DATAIN1_SIGNED 0

/* Register PERIP_RESAMP_IPDMA_TBUS_DEBUG_DATA2 (PMR_RESAMPLER4) */
#define PMB_RESAMPLER4_IPDMA_TBUS_DEBUG_DATA2          0x00E8
#define ABS_PMB_RESAMPLER4_IPDMA_TBUS_DEBUG_DATA2      0x0205B8E8UL

#define PMB_RESAMPLER4_IPDMA_TBUS_DEBUG_DATAIN2_MASK   0x00FFFFFFUL
#define PMB_RESAMPLER4_IPDMA_TBUS_DEBUG_DATAIN2_SHIFT  0
#define PMB_RESAMPLER4_IPDMA_TBUS_DEBUG_DATAIN2_SIGNED 0

/* Register PERIP_RESAMP_IPDMA_TBUS_DEBUG_DATA3 (PMR_RESAMPLER4) */
#define PMB_RESAMPLER4_IPDMA_TBUS_DEBUG_DATA3          0x00EC
#define ABS_PMB_RESAMPLER4_IPDMA_TBUS_DEBUG_DATA3      0x0205B8ECUL

#define PMB_RESAMPLER4_IPDMA_TBUS_DEBUG_DATAIN3_MASK   0x00FFFFFFUL
#define PMB_RESAMPLER4_IPDMA_TBUS_DEBUG_DATAIN3_SHIFT  0
#define PMB_RESAMPLER4_IPDMA_TBUS_DEBUG_DATAIN3_SIGNED 0

/* Register PERIP_RESAMP_IPDMA_TBUS_DEBUG_VALID (PMR_RESAMPLER4) */
#define PMB_RESAMPLER4_IPDMA_TBUS_DEBUG_VALID           0x00F0
#define ABS_PMB_RESAMPLER4_IPDMA_TBUS_DEBUG_VALID       0x0205B8F0UL

#define PMB_RESAMPLER4_IPDMA_TBUS_DEBUG_ENABLEIN_MASK   0x00800000UL
#define PMB_RESAMPLER4_IPDMA_TBUS_DEBUG_ENABLEIN_SHIFT  23
#define PMB_RESAMPLER4_IPDMA_TBUS_DEBUG_ENABLEIN_SIGNED 0

/* Register PERIP_RESAMP_OPDMA_TBUS_CONTROL (PMR_RESAMPLER4) */
#define PMB_RESAMPLER4_OPDMA_TBUS_CONTROL           0x00F4
#define ABS_PMB_RESAMPLER4_OPDMA_TBUS_CONTROL       0x0205B8F4UL

#define PMB_RESAMPLER4_OPDMA_TBUS_DEBUG_MODE_MASK   0x00800000UL
#define PMB_RESAMPLER4_OPDMA_TBUS_DEBUG_MODE_SHIFT  23
#define PMB_RESAMPLER4_OPDMA_TBUS_DEBUG_MODE_SIGNED 0

/* Register PERIP_RESAMP_OPDMA_TBUS_DEBUG_DATA (PMR_RESAMPLER4) */
#define PMB_RESAMPLER4_OPDMA_TBUS_DEBUG_DATA           0x00F8
#define ABS_PMB_RESAMPLER4_OPDMA_TBUS_DEBUG_DATA       0x0205B8F8UL

#define PMB_RESAMPLER4_OPDMA_TBUS_DEBUG_DATAOUT_MASK   0x00FFFFFFUL
#define PMB_RESAMPLER4_OPDMA_TBUS_DEBUG_DATAOUT_SHIFT  0
#define PMB_RESAMPLER4_OPDMA_TBUS_DEBUG_DATAOUT_SIGNED 0

/* Register PERIP_RESAMP_OPDMA_TBUS_DEBUG_VALID (PMR_RESAMPLER4) */
#define PMB_RESAMPLER4_OPDMA_TBUS_DEBUG_VALID           0x00FC
#define ABS_PMB_RESAMPLER4_OPDMA_TBUS_DEBUG_VALID       0x0205B8FCUL

#define PMB_RESAMPLER4_OPDMA_TBUS_DEBUG_VALIDOUT_MASK   0x00800000UL
#define PMB_RESAMPLER4_OPDMA_TBUS_DEBUG_VALIDOUT_SHIFT  23
#define PMB_RESAMPLER4_OPDMA_TBUS_DEBUG_VALIDOUT_SIGNED 0

/* Register PERIP_RESAMP_CONFIG (PMR_RESAMPLER5) */
#define PMB_RESAMPLER5_CONFIG                   0x0000
#define ABS_PMB_RESAMPLER5_CONFIG               0x0205C000UL

#define PMB_RESAMPLER5_INTERP_SIZE_MASK         0x00000003UL
#define PMB_RESAMPLER5_INTERP_SIZE_SHIFT        0
#define PMB_RESAMPLER5_INTERP_SIZE_SIGNED       0

#define PMB_RESAMPLER5_OP_TO_RAM_PRESENT_MASK   0x00000004UL
#define PMB_RESAMPLER5_OP_TO_RAM_PRESENT_SHIFT  2
#define PMB_RESAMPLER5_OP_TO_RAM_PRESENT_SIGNED 0

#define PMB_RESAMPLER5_OP_TO_DAC_PRESENT_MASK   0x00000008UL
#define PMB_RESAMPLER5_OP_TO_DAC_PRESENT_SHIFT  3
#define PMB_RESAMPLER5_OP_TO_DAC_PRESENT_SIGNED 0

/* Register PERIP_RESAMP_CTRL (PMR_RESAMPLER5) */
#define PMB_RESAMPLER5_CTRL                         0x0004
#define ABS_PMB_RESAMPLER5_CTRL                     0x0205C004UL

#define PMB_RESAMPLER5_SOFTWARE_RESET_MASK          0x00000001UL
#define PMB_RESAMPLER5_SOFTWARE_RESET_SHIFT         0
#define PMB_RESAMPLER5_SOFTWARE_RESET_SIGNED        0

#define PMB_RESAMPLER5_MIXER_OUT_GAIN_MASK          0x00000010UL
#define PMB_RESAMPLER5_MIXER_OUT_GAIN_SHIFT         4
#define PMB_RESAMPLER5_MIXER_OUT_GAIN_SIGNED        0

#define PMB_RESAMPLER5_MIXER_CLEAR_PHASE_MASK       0x00000020UL
#define PMB_RESAMPLER5_MIXER_CLEAR_PHASE_SHIFT      5
#define PMB_RESAMPLER5_MIXER_CLEAR_PHASE_SIGNED     0

#define PMB_RESAMPLER5_MIXER_INVERT_SPECTRUM_MASK   0x00000040UL
#define PMB_RESAMPLER5_MIXER_INVERT_SPECTRUM_SHIFT  6
#define PMB_RESAMPLER5_MIXER_INVERT_SPECTRUM_SIGNED 0

#define PMB_RESAMPLER5_X8_SCALING_FACTOR_MASK       0x00000180UL
#define PMB_RESAMPLER5_X8_SCALING_FACTOR_SHIFT      7
#define PMB_RESAMPLER5_X8_SCALING_FACTOR_SIGNED     0

#define PMB_RESAMPLER5_GAIN_ANGLE_DISABLE_MASK      0x00200000UL
#define PMB_RESAMPLER5_GAIN_ANGLE_DISABLE_SHIFT     21
#define PMB_RESAMPLER5_GAIN_ANGLE_DISABLE_SIGNED    0

#define PMB_RESAMPLER5_MIXER_DISABLE_MASK           0x00400000UL
#define PMB_RESAMPLER5_MIXER_DISABLE_SHIFT          22
#define PMB_RESAMPLER5_MIXER_DISABLE_SIGNED         0

#define PMB_RESAMPLER5_X2_INTERP_DISABLE_MASK       0x00800000UL
#define PMB_RESAMPLER5_X2_INTERP_DISABLE_SHIFT      23
#define PMB_RESAMPLER5_X2_INTERP_DISABLE_SIGNED     0

/* Register PERIP_RESAMP_BASE_VAL (PMR_RESAMPLER5) */
#define PMB_RESAMPLER5_BASE_VAL     0x0008
#define ABS_PMB_RESAMPLER5_BASE_VAL 0x0205C008UL

#define PMB_RESAMPLER5_BASE_MASK    0x00F80000UL
#define PMB_RESAMPLER5_BASE_SHIFT   19
#define PMB_RESAMPLER5_BASE_SIGNED  0

/* Register PERIP_RESAMP_FACTOR_VAL (PMR_RESAMPLER5) */
#define PMB_RESAMPLER5_FACTOR_VAL     0x000C
#define ABS_PMB_RESAMPLER5_FACTOR_VAL 0x0205C00CUL

#define PMB_RESAMPLER5_CONTROL_MASK   0x00FFFFFFUL
#define PMB_RESAMPLER5_CONTROL_SHIFT  0
#define PMB_RESAMPLER5_CONTROL_SIGNED 0

/* Register PERIP_RESAMP_INITIAL_TIME (PMR_RESAMPLER5) */
#define PMB_RESAMPLER5_INITIAL_TIME     0x0010
#define ABS_PMB_RESAMPLER5_INITIAL_TIME 0x0205C010UL

#define PMB_RESAMPLER5_TIME_MASK        0x00FFFFFFUL
#define PMB_RESAMPLER5_TIME_SHIFT       0
#define PMB_RESAMPLER5_TIME_SIGNED      0

/* Register PERIP_RESAMP_X8_COEFF0 (PMR_RESAMPLER5) */
#define PMB_RESAMPLER5_X8_COEFF0       0x0014
#define ABS_PMB_RESAMPLER5_X8_COEFF0   0x0205C014UL

#define PMB_RESAMPLER5_OR1_OR31_MASK   0x00000FFCUL
#define PMB_RESAMPLER5_OR1_OR31_SHIFT  2
#define PMB_RESAMPLER5_OR1_OR31_SIGNED 0

#define PMB_RESAMPLER5_OR0_OR32_MASK   0x00FFC000UL
#define PMB_RESAMPLER5_OR0_OR32_SHIFT  14
#define PMB_RESAMPLER5_OR0_OR32_SIGNED 0

/* Register PERIP_RESAMP_X8_COEFF1 (PMR_RESAMPLER5) */
#define PMB_RESAMPLER5_X8_COEFF1       0x0018
#define ABS_PMB_RESAMPLER5_X8_COEFF1   0x0205C018UL

#define PMB_RESAMPLER5_OR3_OR29_MASK   0x00000FFCUL
#define PMB_RESAMPLER5_OR3_OR29_SHIFT  2
#define PMB_RESAMPLER5_OR3_OR29_SIGNED 0

#define PMB_RESAMPLER5_OR2_OR30_MASK   0x00FFC000UL
#define PMB_RESAMPLER5_OR2_OR30_SHIFT  14
#define PMB_RESAMPLER5_OR2_OR30_SIGNED 0

/* Register PERIP_RESAMP_X8_COEFF2 (PMR_RESAMPLER5) */
#define PMB_RESAMPLER5_X8_COEFF2       0x001C
#define ABS_PMB_RESAMPLER5_X8_COEFF2   0x0205C01CUL

#define PMB_RESAMPLER5_OR5_OR27_MASK   0x00000FFCUL
#define PMB_RESAMPLER5_OR5_OR27_SHIFT  2
#define PMB_RESAMPLER5_OR5_OR27_SIGNED 0

#define PMB_RESAMPLER5_OR4_OR28_MASK   0x00FFC000UL
#define PMB_RESAMPLER5_OR4_OR28_SHIFT  14
#define PMB_RESAMPLER5_OR4_OR28_SIGNED 0

/* Register PERIP_RESAMP_X8_COEFF3 (PMR_RESAMPLER5) */
#define PMB_RESAMPLER5_X8_COEFF3       0x0020
#define ABS_PMB_RESAMPLER5_X8_COEFF3   0x0205C020UL

#define PMB_RESAMPLER5_OR7_OR25_MASK   0x00000FFCUL
#define PMB_RESAMPLER5_OR7_OR25_SHIFT  2
#define PMB_RESAMPLER5_OR7_OR25_SIGNED 0

#define PMB_RESAMPLER5_OR6_OR26_MASK   0x00FFC000UL
#define PMB_RESAMPLER5_OR6_OR26_SHIFT  14
#define PMB_RESAMPLER5_OR6_OR26_SIGNED 0

/* Register PERIP_RESAMP_X8_COEFF4 (PMR_RESAMPLER5) */
#define PMB_RESAMPLER5_X8_COEFF4       0x0024
#define ABS_PMB_RESAMPLER5_X8_COEFF4   0x0205C024UL

#define PMB_RESAMPLER5_OR9_OR23_MASK   0x00000FFCUL
#define PMB_RESAMPLER5_OR9_OR23_SHIFT  2
#define PMB_RESAMPLER5_OR9_OR23_SIGNED 0

#define PMB_RESAMPLER5_OR8_OR24_MASK   0x00FFC000UL
#define PMB_RESAMPLER5_OR8_OR24_SHIFT  14
#define PMB_RESAMPLER5_OR8_OR24_SIGNED 0

/* Register PERIP_RESAMP_X8_COEFF5 (PMR_RESAMPLER5) */
#define PMB_RESAMPLER5_X8_COEFF5        0x0028
#define ABS_PMB_RESAMPLER5_X8_COEFF5    0x0205C028UL

#define PMB_RESAMPLER5_OR11_OR21_MASK   0x00000FFCUL
#define PMB_RESAMPLER5_OR11_OR21_SHIFT  2
#define PMB_RESAMPLER5_OR11_OR21_SIGNED 0

#define PMB_RESAMPLER5_OR10_OR22_MASK   0x00FFC000UL
#define PMB_RESAMPLER5_OR10_OR22_SHIFT  14
#define PMB_RESAMPLER5_OR10_OR22_SIGNED 0

/* Register PERIP_RESAMP_X8_COEFF6 (PMR_RESAMPLER5) */
#define PMB_RESAMPLER5_X8_COEFF6        0x002C
#define ABS_PMB_RESAMPLER5_X8_COEFF6    0x0205C02CUL

#define PMB_RESAMPLER5_OR13_OR19_MASK   0x00000FFCUL
#define PMB_RESAMPLER5_OR13_OR19_SHIFT  2
#define PMB_RESAMPLER5_OR13_OR19_SIGNED 0

#define PMB_RESAMPLER5_OR12_OR20_MASK   0x00FFC000UL
#define PMB_RESAMPLER5_OR12_OR20_SHIFT  14
#define PMB_RESAMPLER5_OR12_OR20_SIGNED 0

/* Register PERIP_RESAMP_X8_COEFF7 (PMR_RESAMPLER5) */
#define PMB_RESAMPLER5_X8_COEFF7        0x0030
#define ABS_PMB_RESAMPLER5_X8_COEFF7    0x0205C030UL

#define PMB_RESAMPLER5_OR15_OR17_MASK   0x00000FFCUL
#define PMB_RESAMPLER5_OR15_OR17_SHIFT  2
#define PMB_RESAMPLER5_OR15_OR17_SIGNED 0

#define PMB_RESAMPLER5_OR14_OR18_MASK   0x00FFC000UL
#define PMB_RESAMPLER5_OR14_OR18_SHIFT  14
#define PMB_RESAMPLER5_OR14_OR18_SIGNED 0

/* Register PERIP_RESAMP_X8_COEFF8 (PMR_RESAMPLER5) */
#define PMB_RESAMPLER5_X8_COEFF8     0x0034
#define ABS_PMB_RESAMPLER5_X8_COEFF8 0x0205C034UL

#define PMB_RESAMPLER5_OR16_MASK     0x00FFC000UL
#define PMB_RESAMPLER5_OR16_SHIFT    14
#define PMB_RESAMPLER5_OR16_SIGNED   0

/* Register PERIP_RESAMP_X2_COEFF0 (PMR_RESAMPLER5) */
#define PMB_RESAMPLER5_X2_COEFF0     0x0038
#define ABS_PMB_RESAMPLER5_X2_COEFF0 0x0205C038UL

#define PMB_RESAMPLER5_B3_MASK       0x00000FFCUL
#define PMB_RESAMPLER5_B3_SHIFT      2
#define PMB_RESAMPLER5_B3_SIGNED     0

#define PMB_RESAMPLER5_B1_MASK       0x00FFC000UL
#define PMB_RESAMPLER5_B1_SHIFT      14
#define PMB_RESAMPLER5_B1_SIGNED     0

/* Register PERIP_RESAMP_X2_COEFF1 (PMR_RESAMPLER5) */
#define PMB_RESAMPLER5_X2_COEFF1     0x003C
#define ABS_PMB_RESAMPLER5_X2_COEFF1 0x0205C03CUL

#define PMB_RESAMPLER5_B7_MASK       0x00000FFCUL
#define PMB_RESAMPLER5_B7_SHIFT      2
#define PMB_RESAMPLER5_B7_SIGNED     0

#define PMB_RESAMPLER5_B5_MASK       0x00FFC000UL
#define PMB_RESAMPLER5_B5_SHIFT      14
#define PMB_RESAMPLER5_B5_SIGNED     0

/* Register PERIP_RESAMP_X2_COEFF2 (PMR_RESAMPLER5) */
#define PMB_RESAMPLER5_X2_COEFF2     0x0040
#define ABS_PMB_RESAMPLER5_X2_COEFF2 0x0205C040UL

#define PMB_RESAMPLER5_B11_MASK      0x00000FFCUL
#define PMB_RESAMPLER5_B11_SHIFT     2
#define PMB_RESAMPLER5_B11_SIGNED    0

#define PMB_RESAMPLER5_B9_MASK       0x00FFC000UL
#define PMB_RESAMPLER5_B9_SHIFT      14
#define PMB_RESAMPLER5_B9_SIGNED     0

/* Register PERIP_RESAMP_X2_COEFF3 (PMR_RESAMPLER5) */
#define PMB_RESAMPLER5_X2_COEFF3     0x0044
#define ABS_PMB_RESAMPLER5_X2_COEFF3 0x0205C044UL

#define PMB_RESAMPLER5_B15_MASK      0x00000FFCUL
#define PMB_RESAMPLER5_B15_SHIFT     2
#define PMB_RESAMPLER5_B15_SIGNED    0

#define PMB_RESAMPLER5_B13_MASK      0x00FFC000UL
#define PMB_RESAMPLER5_B13_SHIFT     14
#define PMB_RESAMPLER5_B13_SIGNED    0

/* Register PERIP_RESAMP_OUTPUT_CTRL (PMR_RESAMPLER5) */
#define PMB_RESAMPLER5_OUTPUT_CTRL        0x0048
#define ABS_PMB_RESAMPLER5_OUTPUT_CTRL    0x0205C048UL

#define PMB_RESAMPLER5_DEBUG_DACEN_MASK   0x00000001UL
#define PMB_RESAMPLER5_DEBUG_DACEN_SHIFT  0
#define PMB_RESAMPLER5_DEBUG_DACEN_SIGNED 0

#define PMB_RESAMPLER5_DEBUG_DIGEN_MASK   0x00000002UL
#define PMB_RESAMPLER5_DEBUG_DIGEN_SHIFT  1
#define PMB_RESAMPLER5_DEBUG_DIGEN_SIGNED 0

#define PMB_RESAMPLER5_DEBUG_DWELL_MASK   0x0000001CUL
#define PMB_RESAMPLER5_DEBUG_DWELL_SHIFT  2
#define PMB_RESAMPLER5_DEBUG_DWELL_SIGNED 0

#define PMB_RESAMPLER5_FORMAT_MASK        0x00000020UL
#define PMB_RESAMPLER5_FORMAT_SHIFT       5
#define PMB_RESAMPLER5_FORMAT_SIGNED      0

#define PMB_RESAMPLER5_DESTINATION_MASK   0x000000C0UL
#define PMB_RESAMPLER5_DESTINATION_SHIFT  6
#define PMB_RESAMPLER5_DESTINATION_SIGNED 0

/* Register PERIP_RESAMP_MIXER_LO_BASE (PMR_RESAMPLER5) */
#define PMB_RESAMPLER5_MIXER_LO_BASE      0x004C
#define ABS_PMB_RESAMPLER5_MIXER_LO_BASE  0x0205C04CUL

#define PMB_RESAMPLER5_MIX_LO_BASE_MASK   0x00E00000UL
#define PMB_RESAMPLER5_MIX_LO_BASE_SHIFT  21
#define PMB_RESAMPLER5_MIX_LO_BASE_SIGNED 0

/* Register PERIP_RESAMP_MIXER_LO_CONTROL (PMR_RESAMPLER5) */
#define PMB_RESAMPLER5_MIXER_LO_CONTROL      0x0050
#define ABS_PMB_RESAMPLER5_MIXER_LO_CONTROL  0x0205C050UL

#define PMB_RESAMPLER5_MIX_LO_CONTROL_MASK   0x00FFFFFFUL
#define PMB_RESAMPLER5_MIX_LO_CONTROL_SHIFT  0
#define PMB_RESAMPLER5_MIX_LO_CONTROL_SIGNED 0

/* Register PERIP_RESAMP_GAIN_ANGLE_COARSE (PMR_RESAMPLER5) */
#define PMB_RESAMPLER5_GAIN_ANGLE_COARSE     0x0054
#define ABS_PMB_RESAMPLER5_GAIN_ANGLE_COARSE 0x0205C054UL

#define PMB_RESAMPLER5_GA_COARSE_GAIN_MASK   0x00800000UL
#define PMB_RESAMPLER5_GA_COARSE_GAIN_SHIFT  23
#define PMB_RESAMPLER5_GA_COARSE_GAIN_SIGNED 0

/* Register PERIP_RESAMP_GAIN_ANGLE_FINE_I (PMR_RESAMPLER5) */
#define PMB_RESAMPLER5_GAIN_ANGLE_FINE_I     0x0058
#define ABS_PMB_RESAMPLER5_GAIN_ANGLE_FINE_I 0x0205C058UL

#define PMB_RESAMPLER5_GA_I_GAIN_MASK        0x00FFE000UL
#define PMB_RESAMPLER5_GA_I_GAIN_SHIFT       13
#define PMB_RESAMPLER5_GA_I_GAIN_SIGNED      0

/* Register PERIP_RESAMP_GAIN_ANGLE_FINE_Q (PMR_RESAMPLER5) */
#define PMB_RESAMPLER5_GAIN_ANGLE_FINE_Q     0x005C
#define ABS_PMB_RESAMPLER5_GAIN_ANGLE_FINE_Q 0x0205C05CUL

#define PMB_RESAMPLER5_GA_Q_GAIN_MASK        0x00FFE000UL
#define PMB_RESAMPLER5_GA_Q_GAIN_SHIFT       13
#define PMB_RESAMPLER5_GA_Q_GAIN_SIGNED      0

/* Register PERIP_RESAMP_GAIN_ANGLE_IQ (PMR_RESAMPLER5) */
#define PMB_RESAMPLER5_GAIN_ANGLE_IQ         0x0060
#define ABS_PMB_RESAMPLER5_GAIN_ANGLE_IQ     0x0205C060UL

#define PMB_RESAMPLER5_GA_I_TO_Q_GAIN_MASK   0x00FFE000UL
#define PMB_RESAMPLER5_GA_I_TO_Q_GAIN_SHIFT  13
#define PMB_RESAMPLER5_GA_I_TO_Q_GAIN_SIGNED 0

/* Register PERIP_RESAMP_DAC_UNDERFLOW_FLAG (PMR_RESAMPLER5) */
#define PMB_RESAMPLER5_DAC_UNDERFLOW_FLAG        0x0064
#define ABS_PMB_RESAMPLER5_DAC_UNDERFLOW_FLAG    0x0205C064UL

#define PMB_RESAMPLER5_DAC_UNDERFLOW_FLAG_MASK   0x00000001UL
#define PMB_RESAMPLER5_DAC_UNDERFLOW_FLAG_SHIFT  0
#define PMB_RESAMPLER5_DAC_UNDERFLOW_FLAG_SIGNED 0

/* Register PERIP_RESAMP_MIXER_DEBUG_FCACCUM (PMR_RESAMPLER5) */
#define PMB_RESAMPLER5_MIXER_DEBUG_FCACCUM      0x00D0
#define ABS_PMB_RESAMPLER5_MIXER_DEBUG_FCACCUM  0x0205C0D0UL

#define PMB_RESAMPLER5_MIX_DEBUG_FCACCUM_MASK   0x00FFFFFFUL
#define PMB_RESAMPLER5_MIX_DEBUG_FCACCUM_SHIFT  0
#define PMB_RESAMPLER5_MIX_DEBUG_FCACCUM_SIGNED 0

/* Register PERIP_RESAMP_SAMPLE (PMR_RESAMPLER5) */
#define PMB_RESAMPLER5_SAMPLE          0x00D4
#define ABS_PMB_RESAMPLER5_SAMPLE      0x0205C0D4UL

#define PMB_RESAMPLER5_SAMPLE_Q_MASK   0x00000FFFUL
#define PMB_RESAMPLER5_SAMPLE_Q_SHIFT  0
#define PMB_RESAMPLER5_SAMPLE_Q_SIGNED 0

#define PMB_RESAMPLER5_SAMPLE_I_MASK   0x00FFF000UL
#define PMB_RESAMPLER5_SAMPLE_I_SHIFT  12
#define PMB_RESAMPLER5_SAMPLE_I_SIGNED 0

/* Register PERIP_RESAMP_SAMPLE_VALID (PMR_RESAMPLER5) */
#define PMB_RESAMPLER5_SAMPLE_VALID        0x00D8
#define ABS_PMB_RESAMPLER5_SAMPLE_VALID    0x0205C0D8UL

#define PMB_RESAMPLER5_SAMPLE_VALID_MASK   0x00000001UL
#define PMB_RESAMPLER5_SAMPLE_VALID_SHIFT  0
#define PMB_RESAMPLER5_SAMPLE_VALID_SIGNED 0

/* Register PERIP_RESAMP_IPDMA_TBUS_CONTROL (PMR_RESAMPLER5) */
#define PMB_RESAMPLER5_IPDMA_TBUS_CONTROL           0x00DC
#define ABS_PMB_RESAMPLER5_IPDMA_TBUS_CONTROL       0x0205C0DCUL

#define PMB_RESAMPLER5_IPDMA_TBUS_DEBUG_MODE_MASK   0x00800000UL
#define PMB_RESAMPLER5_IPDMA_TBUS_DEBUG_MODE_SHIFT  23
#define PMB_RESAMPLER5_IPDMA_TBUS_DEBUG_MODE_SIGNED 0

/* Register PERIP_RESAMP_IPDMA_TBUS_DEBUG_DATA0 (PMR_RESAMPLER5) */
#define PMB_RESAMPLER5_IPDMA_TBUS_DEBUG_DATA0          0x00E0
#define ABS_PMB_RESAMPLER5_IPDMA_TBUS_DEBUG_DATA0      0x0205C0E0UL

#define PMB_RESAMPLER5_IPDMA_TBUS_DEBUG_DATAIN0_MASK   0x00FFFFFFUL
#define PMB_RESAMPLER5_IPDMA_TBUS_DEBUG_DATAIN0_SHIFT  0
#define PMB_RESAMPLER5_IPDMA_TBUS_DEBUG_DATAIN0_SIGNED 0

/* Register PERIP_RESAMP_IPDMA_TBUS_DEBUG_DATA1 (PMR_RESAMPLER5) */
#define PMB_RESAMPLER5_IPDMA_TBUS_DEBUG_DATA1          0x00E4
#define ABS_PMB_RESAMPLER5_IPDMA_TBUS_DEBUG_DATA1      0x0205C0E4UL

#define PMB_RESAMPLER5_IPDMA_TBUS_DEBUG_DATAIN1_MASK   0x00FFFFFFUL
#define PMB_RESAMPLER5_IPDMA_TBUS_DEBUG_DATAIN1_SHIFT  0
#define PMB_RESAMPLER5_IPDMA_TBUS_DEBUG_DATAIN1_SIGNED 0

/* Register PERIP_RESAMP_IPDMA_TBUS_DEBUG_DATA2 (PMR_RESAMPLER5) */
#define PMB_RESAMPLER5_IPDMA_TBUS_DEBUG_DATA2          0x00E8
#define ABS_PMB_RESAMPLER5_IPDMA_TBUS_DEBUG_DATA2      0x0205C0E8UL

#define PMB_RESAMPLER5_IPDMA_TBUS_DEBUG_DATAIN2_MASK   0x00FFFFFFUL
#define PMB_RESAMPLER5_IPDMA_TBUS_DEBUG_DATAIN2_SHIFT  0
#define PMB_RESAMPLER5_IPDMA_TBUS_DEBUG_DATAIN2_SIGNED 0

/* Register PERIP_RESAMP_IPDMA_TBUS_DEBUG_DATA3 (PMR_RESAMPLER5) */
#define PMB_RESAMPLER5_IPDMA_TBUS_DEBUG_DATA3          0x00EC
#define ABS_PMB_RESAMPLER5_IPDMA_TBUS_DEBUG_DATA3      0x0205C0ECUL

#define PMB_RESAMPLER5_IPDMA_TBUS_DEBUG_DATAIN3_MASK   0x00FFFFFFUL
#define PMB_RESAMPLER5_IPDMA_TBUS_DEBUG_DATAIN3_SHIFT  0
#define PMB_RESAMPLER5_IPDMA_TBUS_DEBUG_DATAIN3_SIGNED 0

/* Register PERIP_RESAMP_IPDMA_TBUS_DEBUG_VALID (PMR_RESAMPLER5) */
#define PMB_RESAMPLER5_IPDMA_TBUS_DEBUG_VALID           0x00F0
#define ABS_PMB_RESAMPLER5_IPDMA_TBUS_DEBUG_VALID       0x0205C0F0UL

#define PMB_RESAMPLER5_IPDMA_TBUS_DEBUG_ENABLEIN_MASK   0x00800000UL
#define PMB_RESAMPLER5_IPDMA_TBUS_DEBUG_ENABLEIN_SHIFT  23
#define PMB_RESAMPLER5_IPDMA_TBUS_DEBUG_ENABLEIN_SIGNED 0

/* Register PERIP_RESAMP_OPDMA_TBUS_CONTROL (PMR_RESAMPLER5) */
#define PMB_RESAMPLER5_OPDMA_TBUS_CONTROL           0x00F4
#define ABS_PMB_RESAMPLER5_OPDMA_TBUS_CONTROL       0x0205C0F4UL

#define PMB_RESAMPLER5_OPDMA_TBUS_DEBUG_MODE_MASK   0x00800000UL
#define PMB_RESAMPLER5_OPDMA_TBUS_DEBUG_MODE_SHIFT  23
#define PMB_RESAMPLER5_OPDMA_TBUS_DEBUG_MODE_SIGNED 0

/* Register PERIP_RESAMP_OPDMA_TBUS_DEBUG_DATA (PMR_RESAMPLER5) */
#define PMB_RESAMPLER5_OPDMA_TBUS_DEBUG_DATA           0x00F8
#define ABS_PMB_RESAMPLER5_OPDMA_TBUS_DEBUG_DATA       0x0205C0F8UL

#define PMB_RESAMPLER5_OPDMA_TBUS_DEBUG_DATAOUT_MASK   0x00FFFFFFUL
#define PMB_RESAMPLER5_OPDMA_TBUS_DEBUG_DATAOUT_SHIFT  0
#define PMB_RESAMPLER5_OPDMA_TBUS_DEBUG_DATAOUT_SIGNED 0

/* Register PERIP_RESAMP_OPDMA_TBUS_DEBUG_VALID (PMR_RESAMPLER5) */
#define PMB_RESAMPLER5_OPDMA_TBUS_DEBUG_VALID           0x00FC
#define ABS_PMB_RESAMPLER5_OPDMA_TBUS_DEBUG_VALID       0x0205C0FCUL

#define PMB_RESAMPLER5_OPDMA_TBUS_DEBUG_VALIDOUT_MASK   0x00800000UL
#define PMB_RESAMPLER5_OPDMA_TBUS_DEBUG_VALIDOUT_SHIFT  23
#define PMB_RESAMPLER5_OPDMA_TBUS_DEBUG_VALIDOUT_SIGNED 0

/* Register SCP_CONTROL (PMR_SCP7) */
#define PMB_SCP7_CONTROL                    0x0000
#define ABS_PMB_SCP7_CONTROL                0x0205C800UL

#define PMB_SCP7_N_SEL_MASK                 0x0000000FUL
#define PMB_SCP7_N_SEL_SHIFT                0
#define PMB_SCP7_N_SEL_SIGNED               0

#define PMB_SCP7_P_SEL_MASK                 0x00000030UL
#define PMB_SCP7_P_SEL_SHIFT                4
#define PMB_SCP7_P_SEL_SIGNED               0

#define PMB_SCP7_FORMAT_MASK                0x00000040UL
#define PMB_SCP7_FORMAT_SHIFT               6
#define PMB_SCP7_FORMAT_SIGNED              0

#define PMB_SCP7_SOURCE_MASK                0x00000180UL
#define PMB_SCP7_SOURCE_SHIFT               7
#define PMB_SCP7_SOURCE_SIGNED              0

#define PMB_SCP7_INPUT_MODE_MASK            0x00000200UL
#define PMB_SCP7_INPUT_MODE_SHIFT           9
#define PMB_SCP7_INPUT_MODE_SIGNED          0

#define PMB_SCP7_INVERT_SPECTRUM_MASK       0x00000400UL
#define PMB_SCP7_INVERT_SPECTRUM_SHIFT      10
#define PMB_SCP7_INVERT_SPECTRUM_SIGNED     0

#define PMB_SCP7_SYNCHRONIZE_UPDATES_MASK   0x00000800UL
#define PMB_SCP7_SYNCHRONIZE_UPDATES_SHIFT  11
#define PMB_SCP7_SYNCHRONIZE_UPDATES_SIGNED 0

#define PMB_SCP7_RESET_MASK                 0x00001000UL
#define PMB_SCP7_RESET_SHIFT                12
#define PMB_SCP7_RESET_SIGNED               0

#define PMB_SCP7_CLEAR_PHASE_MASK           0x00002000UL
#define PMB_SCP7_CLEAR_PHASE_SHIFT          13
#define PMB_SCP7_CLEAR_PHASE_SIGNED         0

#define PMB_SCP7_SET_SCP_POWER_MASK         0x0000C000UL
#define PMB_SCP7_SET_SCP_POWER_SHIFT        14
#define PMB_SCP7_SET_SCP_POWER_SIGNED       0

#define PMB_SCP7_SET_ADC_POWER_MASK         0x00030000UL
#define PMB_SCP7_SET_ADC_POWER_SHIFT        16
#define PMB_SCP7_SET_ADC_POWER_SIGNED       0

#define PMB_SCP7_SET_ACTIVE_FRAME_MASK      0x000C0000UL
#define PMB_SCP7_SET_ACTIVE_FRAME_SHIFT     18
#define PMB_SCP7_SET_ACTIVE_FRAME_SIGNED    0

#define PMB_SCP7_STC_FRAME_START_MASK       0x00100000UL
#define PMB_SCP7_STC_FRAME_START_SHIFT      20
#define PMB_SCP7_STC_FRAME_START_SIGNED     0

#define PMB_SCP7_MODE_MASK                  0x00E00000UL
#define PMB_SCP7_MODE_SHIFT                 21
#define PMB_SCP7_MODE_SIGNED                0

/* Register SCP_STATUS (PMR_SCP7) */
#define PMB_SCP7_STATUS              0x0004
#define ABS_PMB_SCP7_STATUS          0x0205C804UL

#define PMB_SCP7_POWER_MASK          0x0000C000UL
#define PMB_SCP7_POWER_SHIFT         14
#define PMB_SCP7_POWER_SIGNED        0

#define PMB_SCP7_ADC_POWER_MASK      0x00030000UL
#define PMB_SCP7_ADC_POWER_SHIFT     16
#define PMB_SCP7_ADC_POWER_SIGNED    0

#define PMB_SCP7_ACTIVE_FRAME_MASK   0x00040000UL
#define PMB_SCP7_ACTIVE_FRAME_SHIFT  18
#define PMB_SCP7_ACTIVE_FRAME_SIGNED 0

#define PMB_SCP7_IRQ_DMA_OP_MASK     0x00400000UL
#define PMB_SCP7_IRQ_DMA_OP_SHIFT    22
#define PMB_SCP7_IRQ_DMA_OP_SIGNED   0

#define PMB_SCP7_IRQ_SCP_MASK        0x00800000UL
#define PMB_SCP7_IRQ_SCP_SHIFT       23
#define PMB_SCP7_IRQ_SCP_SIGNED      0

/* Register SCP_INTERRUPT_STATUS (PMR_SCP7) */
#define PMB_SCP7_INTERRUPT_STATUS           0x0008
#define ABS_PMB_SCP7_INTERRUPT_STATUS       0x0205C808UL

#define PMB_SCP7_TBUS_OVERFLOW_EVENT_MASK   0x00100000UL
#define PMB_SCP7_TBUS_OVERFLOW_EVENT_SHIFT  20
#define PMB_SCP7_TBUS_OVERFLOW_EVENT_SIGNED 0

#define PMB_SCP7_OVERFLOW_EVENT_MASK        0x00200000UL
#define PMB_SCP7_OVERFLOW_EVENT_SHIFT       21
#define PMB_SCP7_OVERFLOW_EVENT_SIGNED      0

#define PMB_SCP7_COMPARE_EVENT_MASK         0x00400000UL
#define PMB_SCP7_COMPARE_EVENT_SHIFT        22
#define PMB_SCP7_COMPARE_EVENT_SIGNED       0

#define PMB_SCP7_AGC_COUNTS_EVENT_MASK      0x00800000UL
#define PMB_SCP7_AGC_COUNTS_EVENT_SHIFT     23
#define PMB_SCP7_AGC_COUNTS_EVENT_SIGNED    0

/* Register SCP_INTERRUPT_ENABLE (PMR_SCP7) */
#define PMB_SCP7_INTERRUPT_ENABLE            0x000C
#define ABS_PMB_SCP7_INTERRUPT_ENABLE        0x0205C80CUL

#define PMB_SCP7_TBUS_OVERFLOW_ENABLE_MASK   0x00100000UL
#define PMB_SCP7_TBUS_OVERFLOW_ENABLE_SHIFT  20
#define PMB_SCP7_TBUS_OVERFLOW_ENABLE_SIGNED 0

#define PMB_SCP7_OVERFLOW_ENABLE_MASK        0x00200000UL
#define PMB_SCP7_OVERFLOW_ENABLE_SHIFT       21
#define PMB_SCP7_OVERFLOW_ENABLE_SIGNED      0

#define PMB_SCP7_COMPARE_ENABLE_MASK         0x00400000UL
#define PMB_SCP7_COMPARE_ENABLE_SHIFT        22
#define PMB_SCP7_COMPARE_ENABLE_SIGNED       0

#define PMB_SCP7_AGC_COUNTS_ENABLE_MASK      0x00800000UL
#define PMB_SCP7_AGC_COUNTS_ENABLE_SHIFT     23
#define PMB_SCP7_AGC_COUNTS_ENABLE_SIGNED    0

/* Register SCP_INTERRUPT_CLEAR (PMR_SCP7) */
#define PMB_SCP7_INTERRUPT_CLEAR            0x0010
#define ABS_PMB_SCP7_INTERRUPT_CLEAR        0x0205C810UL

#define PMB_SCP7_TBUS_OVERFLOW_CLEAR_MASK   0x00100000UL
#define PMB_SCP7_TBUS_OVERFLOW_CLEAR_SHIFT  20
#define PMB_SCP7_TBUS_OVERFLOW_CLEAR_SIGNED 0

#define PMB_SCP7_OVERFLOW_CLEAR_MASK        0x00200000UL
#define PMB_SCP7_OVERFLOW_CLEAR_SHIFT       21
#define PMB_SCP7_OVERFLOW_CLEAR_SIGNED      0

#define PMB_SCP7_COMPARE_CLEAR_MASK         0x00400000UL
#define PMB_SCP7_COMPARE_CLEAR_SHIFT        22
#define PMB_SCP7_COMPARE_CLEAR_SIGNED       0

#define PMB_SCP7_AGC_COUNTS_CLEAR_MASK      0x00800000UL
#define PMB_SCP7_AGC_COUNTS_CLEAR_SHIFT     23
#define PMB_SCP7_AGC_COUNTS_CLEAR_SIGNED    0

/* Register SCP_INPUT_SAMPLE (PMR_SCP7) */
#define PMB_SCP7_INPUT_SAMPLE     0x0014
#define ABS_PMB_SCP7_INPUT_SAMPLE 0x0205C814UL

#define PMB_SCP7_INPUT_Q_MASK     0x00000FFFUL
#define PMB_SCP7_INPUT_Q_SHIFT    0
#define PMB_SCP7_INPUT_Q_SIGNED   0

#define PMB_SCP7_INPUT_I_MASK     0x00FFF000UL
#define PMB_SCP7_INPUT_I_SHIFT    12
#define PMB_SCP7_INPUT_I_SIGNED   0

/* Register SCP_REFERENCE_CLOCK_CONTROL_N (PMR_SCP7) */
#define PMB_SCP7_REFERENCE_CLOCK_CONTROL_N     0x0018
#define ABS_PMB_SCP7_REFERENCE_CLOCK_CONTROL_N 0x0205C818UL

#define PMB_SCP7_N_MASK                        0x00FFFF00UL
#define PMB_SCP7_N_SHIFT                       8
#define PMB_SCP7_N_SIGNED                      0

/* Register SCP_REFERENCE_CLOCK_CONTROL_M (PMR_SCP7) */
#define PMB_SCP7_REFERENCE_CLOCK_CONTROL_M     0x001C
#define ABS_PMB_SCP7_REFERENCE_CLOCK_CONTROL_M 0x0205C81CUL

#define PMB_SCP7_M_MASK                        0x00FFFF00UL
#define PMB_SCP7_M_SHIFT                       8
#define PMB_SCP7_M_SIGNED                      0

/* Register SCP_CIC_BYPASS (PMR_SCP7) */
#define PMB_SCP7_CIC_BYPASS        0x0020
#define ABS_PMB_SCP7_CIC_BYPASS    0x0205C820UL

#define PMB_SCP7_CIC_BYPASS_MASK   0x00800000UL
#define PMB_SCP7_CIC_BYPASS_SHIFT  23
#define PMB_SCP7_CIC_BYPASS_SIGNED 0

/* Register SCP_RSSI_INPUT (PMR_SCP7) */
#define PMB_SCP7_RSSI_INPUT        0x0024
#define ABS_PMB_SCP7_RSSI_INPUT    0x0205C824UL

#define PMB_SCP7_RSSI_INPUT_MASK   0x000FFF00UL
#define PMB_SCP7_RSSI_INPUT_SHIFT  8
#define PMB_SCP7_RSSI_INPUT_SIGNED 0

/* Register SCP_CONTROL2 (PMR_SCP7) */
#define PMB_SCP7_CONTROL2                0x0028
#define ABS_PMB_SCP7_CONTROL2            0x0205C828UL

#define PMB_SCP7_WLAN_EDAGC_START_MASK   0x00800000UL
#define PMB_SCP7_WLAN_EDAGC_START_SHIFT  23
#define PMB_SCP7_WLAN_EDAGC_START_SIGNED 0

/* Register SCP_DMA_OUTPUT_CONTROL (PMR_SCP7) */
#define PMB_SCP7_DMA_OUTPUT_CONTROL     0x0040
#define ABS_PMB_SCP7_DMA_OUTPUT_CONTROL 0x0205C840UL

#define PMB_SCP7_DMA_SYNC_DEBUG_MASK    0x00100000UL
#define PMB_SCP7_DMA_SYNC_DEBUG_SHIFT   20
#define PMB_SCP7_DMA_SYNC_DEBUG_SIGNED  0

#define PMB_SCP7_DMA_SYNC_BYPASS_MASK   0x00200000UL
#define PMB_SCP7_DMA_SYNC_BYPASS_SHIFT  21
#define PMB_SCP7_DMA_SYNC_BYPASS_SIGNED 0

#define PMB_SCP7_DMA_SYNC_ENABLE_MASK   0x00400000UL
#define PMB_SCP7_DMA_SYNC_ENABLE_SHIFT  22
#define PMB_SCP7_DMA_SYNC_ENABLE_SIGNED 0

#define PMB_SCP7_BYPASS_MASK            0x00800000UL
#define PMB_SCP7_BYPASS_SHIFT           23
#define PMB_SCP7_BYPASS_SIGNED          0

/* Register SCP_DMA_OUTPUT_STATUS (PMR_SCP7) */
#define PMB_SCP7_DMA_OUTPUT_STATUS        0x0044
#define ABS_PMB_SCP7_DMA_OUTPUT_STATUS    0x0205C844UL

#define PMB_SCP7_DMA_SYNC_STATE_MASK      0x00180000UL
#define PMB_SCP7_DMA_SYNC_STATE_SHIFT     19
#define PMB_SCP7_DMA_SYNC_STATE_SIGNED    0

#define PMB_SCP7_OP_FIFO_NOT_EMPTY_MASK   0x00200000UL
#define PMB_SCP7_OP_FIFO_NOT_EMPTY_SHIFT  21
#define PMB_SCP7_OP_FIFO_NOT_EMPTY_SIGNED 0

#define PMB_SCP7_OP_FIFO_FULL_MASK        0x00400000UL
#define PMB_SCP7_OP_FIFO_FULL_SHIFT       22
#define PMB_SCP7_OP_FIFO_FULL_SIGNED      0

#define PMB_SCP7_OP_FIFO_HALF_FULL_MASK   0x00800000UL
#define PMB_SCP7_OP_FIFO_HALF_FULL_SHIFT  23
#define PMB_SCP7_OP_FIFO_HALF_FULL_SIGNED 0

/* Register SCP_DMA_OUTPUT_INTERRUPT_STATUS (PMR_SCP7) */
#define PMB_SCP7_DMA_OUTPUT_INTERRUPT_STATUS     0x0048
#define ABS_PMB_SCP7_DMA_OUTPUT_INTERRUPT_STATUS 0x0205C848UL

#define PMB_SCP7_OP_FIFO_NOT_EMPTY_EVENT_MASK    0x00200000UL
#define PMB_SCP7_OP_FIFO_NOT_EMPTY_EVENT_SHIFT   21
#define PMB_SCP7_OP_FIFO_NOT_EMPTY_EVENT_SIGNED  0

#define PMB_SCP7_OP_FIFO_FULL_EVENT_MASK         0x00400000UL
#define PMB_SCP7_OP_FIFO_FULL_EVENT_SHIFT        22
#define PMB_SCP7_OP_FIFO_FULL_EVENT_SIGNED       0

#define PMB_SCP7_OP_FIFO_HALF_FULL_EVENT_MASK    0x00800000UL
#define PMB_SCP7_OP_FIFO_HALF_FULL_EVENT_SHIFT   23
#define PMB_SCP7_OP_FIFO_HALF_FULL_EVENT_SIGNED  0

/* Register SCP_DMA_OUTPUT_INTERRUPT_ENABLE (PMR_SCP7) */
#define PMB_SCP7_DMA_OUTPUT_INTERRUPT_ENABLE     0x004C
#define ABS_PMB_SCP7_DMA_OUTPUT_INTERRUPT_ENABLE 0x0205C84CUL

#define PMB_SCP7_OP_FIFO_NOT_EMPTY_ENABLE_MASK   0x00200000UL
#define PMB_SCP7_OP_FIFO_NOT_EMPTY_ENABLE_SHIFT  21
#define PMB_SCP7_OP_FIFO_NOT_EMPTY_ENABLE_SIGNED 0

#define PMB_SCP7_OP_FIFO_FULL_ENABLE_MASK        0x00400000UL
#define PMB_SCP7_OP_FIFO_FULL_ENABLE_SHIFT       22
#define PMB_SCP7_OP_FIFO_FULL_ENABLE_SIGNED      0

#define PMB_SCP7_OP_FIFO_HALF_FULL_ENABLE_MASK   0x00800000UL
#define PMB_SCP7_OP_FIFO_HALF_FULL_ENABLE_SHIFT  23
#define PMB_SCP7_OP_FIFO_HALF_FULL_ENABLE_SIGNED 0

/* Register SCP_DMA_OUTPUT_INTERRUPT_CLEAR (PMR_SCP7) */
#define PMB_SCP7_DMA_OUTPUT_INTERRUPT_CLEAR     0x0050
#define ABS_PMB_SCP7_DMA_OUTPUT_INTERRUPT_CLEAR 0x0205C850UL

#define PMB_SCP7_OP_FIFO_NOT_EMPTY_CLEAR_MASK   0x00200000UL
#define PMB_SCP7_OP_FIFO_NOT_EMPTY_CLEAR_SHIFT  21
#define PMB_SCP7_OP_FIFO_NOT_EMPTY_CLEAR_SIGNED 0

#define PMB_SCP7_OP_FIFO_FULL_CLEAR_MASK        0x00400000UL
#define PMB_SCP7_OP_FIFO_FULL_CLEAR_SHIFT       22
#define PMB_SCP7_OP_FIFO_FULL_CLEAR_SIGNED      0

#define PMB_SCP7_OP_FIFO_HALF_FULL_CLEAR_MASK   0x00800000UL
#define PMB_SCP7_OP_FIFO_HALF_FULL_CLEAR_SHIFT  23
#define PMB_SCP7_OP_FIFO_HALF_FULL_CLEAR_SIGNED 0

/* Register SCP_DMA_OUTPUT_SAMPLE (PMR_SCP7) */
#define PMB_SCP7_DMA_OUTPUT_SAMPLE     0x0054
#define ABS_PMB_SCP7_DMA_OUTPUT_SAMPLE 0x0205C854UL

#define PMB_SCP7_START_TRANSFER_MASK   0x00000001UL
#define PMB_SCP7_START_TRANSFER_SHIFT  0
#define PMB_SCP7_START_TRANSFER_SIGNED 0

#define PMB_SCP7_OUTPUT_Q_MASK         0x0000FFF0UL
#define PMB_SCP7_OUTPUT_Q_SHIFT        4
#define PMB_SCP7_OUTPUT_Q_SIGNED       0

#define PMB_SCP7_OUTPUT_I_MASK         0xFFF00000UL
#define PMB_SCP7_OUTPUT_I_SHIFT        20
#define PMB_SCP7_OUTPUT_I_SIGNED       0

/* Register SCP_EARLY_COARSE_GAIN (PMR_SCP7) */
#define PMB_SCP7_EARLY_COARSE_GAIN        0x0060
#define ABS_PMB_SCP7_EARLY_COARSE_GAIN    0x0205C860UL

#define PMB_SCP7_EARLY_COARSE_GAIN_MASK   0x00800000UL
#define PMB_SCP7_EARLY_COARSE_GAIN_SHIFT  23
#define PMB_SCP7_EARLY_COARSE_GAIN_SIGNED 0

/* Register SCP_EARLY_FINE_GAIN_I (PMR_SCP7) */
#define PMB_SCP7_EARLY_FINE_GAIN_I     0x0064
#define ABS_PMB_SCP7_EARLY_FINE_GAIN_I 0x0205C864UL

#define PMB_SCP7_EARLY_I_GAIN_MASK     0x00FFE000UL
#define PMB_SCP7_EARLY_I_GAIN_SHIFT    13
#define PMB_SCP7_EARLY_I_GAIN_SIGNED   0

/* Register SCP_EARLY_FINE_GAIN_Q (PMR_SCP7) */
#define PMB_SCP7_EARLY_FINE_GAIN_Q     0x0068
#define ABS_PMB_SCP7_EARLY_FINE_GAIN_Q 0x0205C868UL

#define PMB_SCP7_EARLY_Q_GAIN_MASK     0x00FFE000UL
#define PMB_SCP7_EARLY_Q_GAIN_SHIFT    13
#define PMB_SCP7_EARLY_Q_GAIN_SIGNED   0

/* Register SCP_EARLY_ANGLE_IQ (PMR_SCP7) */
#define PMB_SCP7_EARLY_ANGLE_IQ           0x006C
#define ABS_PMB_SCP7_EARLY_ANGLE_IQ       0x0205C86CUL

#define PMB_SCP7_EARLY_I_TO_Q_GAIN_MASK   0x00FFE000UL
#define PMB_SCP7_EARLY_I_TO_Q_GAIN_SHIFT  13
#define PMB_SCP7_EARLY_I_TO_Q_GAIN_SIGNED 0

/* Register SCP_LATE_COARSE_GAIN (PMR_SCP7) */
#define PMB_SCP7_LATE_COARSE_GAIN        0x0074
#define ABS_PMB_SCP7_LATE_COARSE_GAIN    0x0205C874UL

#define PMB_SCP7_LATE_COARSE_GAIN_MASK   0x00800000UL
#define PMB_SCP7_LATE_COARSE_GAIN_SHIFT  23
#define PMB_SCP7_LATE_COARSE_GAIN_SIGNED 0

/* Register SCP_LATE_FINE_GAIN_I (PMR_SCP7) */
#define PMB_SCP7_LATE_FINE_GAIN_I     0x0078
#define ABS_PMB_SCP7_LATE_FINE_GAIN_I 0x0205C878UL

#define PMB_SCP7_LATE_I_GAIN_MASK     0x00FFE000UL
#define PMB_SCP7_LATE_I_GAIN_SHIFT    13
#define PMB_SCP7_LATE_I_GAIN_SIGNED   0

/* Register SCP_LATE_FINE_GAIN_Q (PMR_SCP7) */
#define PMB_SCP7_LATE_FINE_GAIN_Q     0x007C
#define ABS_PMB_SCP7_LATE_FINE_GAIN_Q 0x0205C87CUL

#define PMB_SCP7_LATE_Q_GAIN_MASK     0x00FFE000UL
#define PMB_SCP7_LATE_Q_GAIN_SHIFT    13
#define PMB_SCP7_LATE_Q_GAIN_SIGNED   0

/* Register SCP_DC_OFFSET_I (PMR_SCP7) */
#define PMB_SCP7_DC_OFFSET_I             0x0088
#define ABS_PMB_SCP7_DC_OFFSET_I         0x0205C888UL

#define PMB_SCP7_DC_OFFSET_FRAC_I_MASK   0x00000FFFUL
#define PMB_SCP7_DC_OFFSET_FRAC_I_SHIFT  0
#define PMB_SCP7_DC_OFFSET_FRAC_I_SIGNED 0

#define PMB_SCP7_DC_OFFSET_I_MASK        0x00FFF000UL
#define PMB_SCP7_DC_OFFSET_I_SHIFT       12
#define PMB_SCP7_DC_OFFSET_I_SIGNED      0

/* Register SCP_DC_OFFSET_Q (PMR_SCP7) */
#define PMB_SCP7_DC_OFFSET_Q             0x008C
#define ABS_PMB_SCP7_DC_OFFSET_Q         0x0205C88CUL

#define PMB_SCP7_DC_OFFSET_FRAC_Q_MASK   0x00000FFFUL
#define PMB_SCP7_DC_OFFSET_FRAC_Q_SHIFT  0
#define PMB_SCP7_DC_OFFSET_FRAC_Q_SIGNED 0

#define PMB_SCP7_DC_OFFSET_Q_MASK        0x00FFF000UL
#define PMB_SCP7_DC_OFFSET_Q_SHIFT       12
#define PMB_SCP7_DC_OFFSET_Q_SIGNED      0

/* Register SCP_EXT_GAIN_CONTROL_1 (PMR_SCP7) */
#define PMB_SCP7_EXT_GAIN_CONTROL_1     0x0090
#define ABS_PMB_SCP7_EXT_GAIN_CONTROL_1 0x0205C890UL

#define PMB_SCP7_GAIN_CONTROL_1_MASK    0x00FFF000UL
#define PMB_SCP7_GAIN_CONTROL_1_SHIFT   12
#define PMB_SCP7_GAIN_CONTROL_1_SIGNED  0

/* Register SCP_EXT_GAIN_CONTROL_2 (PMR_SCP7) */
#define PMB_SCP7_EXT_GAIN_CONTROL_2     0x0094
#define ABS_PMB_SCP7_EXT_GAIN_CONTROL_2 0x0205C894UL

#define PMB_SCP7_GAIN_CONTROL_2_MASK    0x00FFF000UL
#define PMB_SCP7_GAIN_CONTROL_2_SHIFT   12
#define PMB_SCP7_GAIN_CONTROL_2_SIGNED  0

/* Register SCP_EXT_OFFSET_CONTROL_1 (PMR_SCP7) */
#define PMB_SCP7_EXT_OFFSET_CONTROL_1     0x0098
#define ABS_PMB_SCP7_EXT_OFFSET_CONTROL_1 0x0205C898UL

#define PMB_SCP7_OFFSET_CONTROL_1_MASK    0x00FFF000UL
#define PMB_SCP7_OFFSET_CONTROL_1_SHIFT   12
#define PMB_SCP7_OFFSET_CONTROL_1_SIGNED  0

/* Register SCP_EXT_OFFSET_CONTROL_2 (PMR_SCP7) */
#define PMB_SCP7_EXT_OFFSET_CONTROL_2     0x009C
#define ABS_PMB_SCP7_EXT_OFFSET_CONTROL_2 0x0205C89CUL

#define PMB_SCP7_OFFSET_CONTROL_2_MASK    0x00FFF000UL
#define PMB_SCP7_OFFSET_CONTROL_2_SHIFT   12
#define PMB_SCP7_OFFSET_CONTROL_2_SIGNED  0

/* Register SCP_EARLY_GAIN_BYPASS (PMR_SCP7) */
#define PMB_SCP7_EARLY_GAIN_BYPASS     0x00A0
#define ABS_PMB_SCP7_EARLY_GAIN_BYPASS 0x0205C8A0UL

#define PMB_SCP7_EARLY_BYPASS_MASK     0x00800000UL
#define PMB_SCP7_EARLY_BYPASS_SHIFT    23
#define PMB_SCP7_EARLY_BYPASS_SIGNED   0

/* Register SCP_LATE_GAIN_BYPASS (PMR_SCP7) */
#define PMB_SCP7_LATE_GAIN_BYPASS     0x00A4
#define ABS_PMB_SCP7_LATE_GAIN_BYPASS 0x0205C8A4UL

#define PMB_SCP7_LATE_BYPASS_MASK     0x00800000UL
#define PMB_SCP7_LATE_BYPASS_SHIFT    23
#define PMB_SCP7_LATE_BYPASS_SIGNED   0

/* Register SCP_IQCORR_CONTROL (PMR_SCP7) */
#define PMB_SCP7_IQCORR_CONTROL       0x00B0
#define ABS_PMB_SCP7_IQCORR_CONTROL   0x0205C8B0UL

#define PMB_SCP7_IQCORR_ENABLE_MASK   0x00800000UL
#define PMB_SCP7_IQCORR_ENABLE_SHIFT  23
#define PMB_SCP7_IQCORR_ENABLE_SIGNED 0

/* Register SCP_IQCORR_STATUS (PMR_SCP7) */
#define PMB_SCP7_IQCORR_STATUS     0x00B4
#define ABS_PMB_SCP7_IQCORR_STATUS 0x0205C8B4UL

#define PMB_SCP7_IQCORR_OUT_MASK   0x001FFFFFUL
#define PMB_SCP7_IQCORR_OUT_SHIFT  0
#define PMB_SCP7_IQCORR_OUT_SIGNED 0

/* Register SCP_AGC_CLIP_CONTROL (PMR_SCP7) */
#define PMB_SCP7_AGC_CLIP_CONTROL     0x00C0
#define ABS_PMB_SCP7_AGC_CLIP_CONTROL 0x0205C8C0UL

#define PMB_SCP7_AGC_CLIP_MASK        0x0007FF00UL
#define PMB_SCP7_AGC_CLIP_SHIFT       8
#define PMB_SCP7_AGC_CLIP_SIGNED      0

/* Register SCP_AGC_THRESH_CONTROL (PMR_SCP7) */
#define PMB_SCP7_AGC_THRESH_CONTROL     0x00C4
#define ABS_PMB_SCP7_AGC_THRESH_CONTROL 0x0205C8C4UL

#define PMB_SCP7_AGC_THRESH_MASK        0x0007FF00UL
#define PMB_SCP7_AGC_THRESH_SHIFT       8
#define PMB_SCP7_AGC_THRESH_SIGNED      0

/* Register SCP_AGC_PERIOD (PMR_SCP7) */
#define PMB_SCP7_AGC_PERIOD        0x00C8
#define ABS_PMB_SCP7_AGC_PERIOD    0x0205C8C8UL

#define PMB_SCP7_AGC_PERIOD_MASK   0x00FFFFC0UL
#define PMB_SCP7_AGC_PERIOD_SHIFT  6
#define PMB_SCP7_AGC_PERIOD_SIGNED 0

/* Register SCP_AGC_SAMPLE_COUNTER (PMR_SCP7) */
#define PMB_SCP7_AGC_SAMPLE_COUNTER     0x00CC
#define ABS_PMB_SCP7_AGC_SAMPLE_COUNTER 0x0205C8CCUL

#define PMB_SCP7_AGC_COUNT_MASK         0x00FFFFC0UL
#define PMB_SCP7_AGC_COUNT_SHIFT        6
#define PMB_SCP7_AGC_COUNT_SIGNED       0

/* Register SCP_AGC_CLIP_COUNT_I (PMR_SCP7) */
#define PMB_SCP7_AGC_CLIP_COUNT_I     0x00D0
#define ABS_PMB_SCP7_AGC_CLIP_COUNT_I 0x0205C8D0UL

#define PMB_SCP7_CLIP_COUNT_I_MASK    0x00FFFFC0UL
#define PMB_SCP7_CLIP_COUNT_I_SHIFT   6
#define PMB_SCP7_CLIP_COUNT_I_SIGNED  0

/* Register SCP_AGC_THRESH_COUNT_I (PMR_SCP7) */
#define PMB_SCP7_AGC_THRESH_COUNT_I     0x00D4
#define ABS_PMB_SCP7_AGC_THRESH_COUNT_I 0x0205C8D4UL

#define PMB_SCP7_THRESH_COUNT_I_MASK    0x00FFFFC0UL
#define PMB_SCP7_THRESH_COUNT_I_SHIFT   6
#define PMB_SCP7_THRESH_COUNT_I_SIGNED  0

/* Register SCP_AGC_CLIP_COUNT_Q (PMR_SCP7) */
#define PMB_SCP7_AGC_CLIP_COUNT_Q     0x00D8
#define ABS_PMB_SCP7_AGC_CLIP_COUNT_Q 0x0205C8D8UL

#define PMB_SCP7_CLIP_COUNT_Q_MASK    0x00FFFFC0UL
#define PMB_SCP7_CLIP_COUNT_Q_SHIFT   6
#define PMB_SCP7_CLIP_COUNT_Q_SIGNED  0

/* Register SCP_AGC_THRESH_COUNT_Q (PMR_SCP7) */
#define PMB_SCP7_AGC_THRESH_COUNT_Q     0x00DC
#define ABS_PMB_SCP7_AGC_THRESH_COUNT_Q 0x0205C8DCUL

#define PMB_SCP7_THRESH_COUNT_Q_MASK    0x00FFFFC0UL
#define PMB_SCP7_THRESH_COUNT_Q_SHIFT   6
#define PMB_SCP7_THRESH_COUNT_Q_SIGNED  0

/* Register SCP_DC_MONITOR_I (PMR_SCP7) */
#define PMB_SCP7_DC_MONITOR_I        0x00E0
#define ABS_PMB_SCP7_DC_MONITOR_I    0x0205C8E0UL

#define PMB_SCP7_DC_MONITOR_I_MASK   0x00FFFFFFUL
#define PMB_SCP7_DC_MONITOR_I_SHIFT  0
#define PMB_SCP7_DC_MONITOR_I_SIGNED 0

/* Register SCP_DC_MONITOR_Q (PMR_SCP7) */
#define PMB_SCP7_DC_MONITOR_Q        0x00E4
#define ABS_PMB_SCP7_DC_MONITOR_Q    0x0205C8E4UL

#define PMB_SCP7_DC_MONITOR_Q_MASK   0x00FFFFFFUL
#define PMB_SCP7_DC_MONITOR_Q_SHIFT  0
#define PMB_SCP7_DC_MONITOR_Q_SIGNED 0

/* Register SCP_DC_BYPASS (PMR_SCP7) */
#define PMB_SCP7_DC_BYPASS        0x00E8
#define ABS_PMB_SCP7_DC_BYPASS    0x0205C8E8UL

#define PMB_SCP7_DC_BYPASS_MASK   0x00800000UL
#define PMB_SCP7_DC_BYPASS_SHIFT  23
#define PMB_SCP7_DC_BYPASS_SIGNED 0

/* Register SCP_DC_CONTROL (PMR_SCP7) */
#define PMB_SCP7_DC_CONTROL               0x00EC
#define ABS_PMB_SCP7_DC_CONTROL           0x0205C8ECUL

#define PMB_SCP7_DC_MONITOR_SOURCE_MASK   0x00000001UL
#define PMB_SCP7_DC_MONITOR_SOURCE_SHIFT  0
#define PMB_SCP7_DC_MONITOR_SOURCE_SIGNED 0

/* Register SCP_LO_BASE (PMR_SCP7) */
#define PMB_SCP7_LO_BASE        0x0100
#define ABS_PMB_SCP7_LO_BASE    0x0205C900UL

#define PMB_SCP7_LO_BASE_MASK   0x00E00000UL
#define PMB_SCP7_LO_BASE_SHIFT  21
#define PMB_SCP7_LO_BASE_SIGNED 0

/* Register SCP_LO_CONTROL (PMR_SCP7) */
#define PMB_SCP7_LO_CONTROL        0x0104
#define ABS_PMB_SCP7_LO_CONTROL    0x0205C904UL

#define PMB_SCP7_LO_CONTROL_MASK   0x00FFFFFFUL
#define PMB_SCP7_LO_CONTROL_SHIFT  0
#define PMB_SCP7_LO_CONTROL_SIGNED 0

/* Register SCP_MIXER_BYPASS (PMR_SCP7) */
#define PMB_SCP7_MIXER_BYPASS        0x010C
#define ABS_PMB_SCP7_MIXER_BYPASS    0x0205C90CUL

#define PMB_SCP7_MIXER_BYPASS_MASK   0x00800000UL
#define PMB_SCP7_MIXER_BYPASS_SHIFT  23
#define PMB_SCP7_MIXER_BYPASS_SIGNED 0

/* Register SCP_MIXER_CONTROL (PMR_SCP7) */
#define PMB_SCP7_MIXER_CONTROL         0x0110
#define ABS_PMB_SCP7_MIXER_CONTROL     0x0205C910UL

#define PMB_SCP7_MIXER_OUT_GAIN_MASK   0x00000001UL
#define PMB_SCP7_MIXER_OUT_GAIN_SHIFT  0
#define PMB_SCP7_MIXER_OUT_GAIN_SIGNED 0

/* Register SCP_RESAMPLING_FACTOR_BASE (PMR_SCP7) */
#define PMB_SCP7_RESAMPLING_FACTOR_BASE     0x0120
#define ABS_PMB_SCP7_RESAMPLING_FACTOR_BASE 0x0205C920UL

#define PMB_SCP7_RESAMP_BASE_MASK           0x00E00000UL
#define PMB_SCP7_RESAMP_BASE_SHIFT          21
#define PMB_SCP7_RESAMP_BASE_SIGNED         0

/* Register SCP_RESAMPLING_FACTOR_CONTROL (PMR_SCP7) */
#define PMB_SCP7_RESAMPLING_FACTOR_CONTROL     0x0124
#define ABS_PMB_SCP7_RESAMPLING_FACTOR_CONTROL 0x0205C924UL

#define PMB_SCP7_RESAMP_CONTROL_MASK           0x00FFFFFFUL
#define PMB_SCP7_RESAMP_CONTROL_SHIFT          0
#define PMB_SCP7_RESAMP_CONTROL_SIGNED         0

/* Register SCP_RESAMPLERCOEFF_0 (PMR_SCP7) */
#define PMB_SCP7_RESAMPLERCOEFF_0     0x0128
#define ABS_PMB_SCP7_RESAMPLERCOEFF_0 0x0205C928UL

#define PMB_SCP7_R1_R23_MASK          0x00000FFCUL
#define PMB_SCP7_R1_R23_SHIFT         2
#define PMB_SCP7_R1_R23_SIGNED        0

#define PMB_SCP7_R0_R24_MASK          0x00FFC000UL
#define PMB_SCP7_R0_R24_SHIFT         14
#define PMB_SCP7_R0_R24_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_1 (PMR_SCP7) */
#define PMB_SCP7_RESAMPLERCOEFF_1     0x012C
#define ABS_PMB_SCP7_RESAMPLERCOEFF_1 0x0205C92CUL

#define PMB_SCP7_R3_R21_MASK          0x00000FFCUL
#define PMB_SCP7_R3_R21_SHIFT         2
#define PMB_SCP7_R3_R21_SIGNED        0

#define PMB_SCP7_R2_R22_MASK          0x00FFC000UL
#define PMB_SCP7_R2_R22_SHIFT         14
#define PMB_SCP7_R2_R22_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_2 (PMR_SCP7) */
#define PMB_SCP7_RESAMPLERCOEFF_2     0x0130
#define ABS_PMB_SCP7_RESAMPLERCOEFF_2 0x0205C930UL

#define PMB_SCP7_R5_R19_MASK          0x00000FFCUL
#define PMB_SCP7_R5_R19_SHIFT         2
#define PMB_SCP7_R5_R19_SIGNED        0

#define PMB_SCP7_R4_R20_MASK          0x00FFC000UL
#define PMB_SCP7_R4_R20_SHIFT         14
#define PMB_SCP7_R4_R20_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_3 (PMR_SCP7) */
#define PMB_SCP7_RESAMPLERCOEFF_3     0x0134
#define ABS_PMB_SCP7_RESAMPLERCOEFF_3 0x0205C934UL

#define PMB_SCP7_R7_R17_MASK          0x00000FFCUL
#define PMB_SCP7_R7_R17_SHIFT         2
#define PMB_SCP7_R7_R17_SIGNED        0

#define PMB_SCP7_R6_R18_MASK          0x00FFC000UL
#define PMB_SCP7_R6_R18_SHIFT         14
#define PMB_SCP7_R6_R18_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_4 (PMR_SCP7) */
#define PMB_SCP7_RESAMPLERCOEFF_4     0x0138
#define ABS_PMB_SCP7_RESAMPLERCOEFF_4 0x0205C938UL

#define PMB_SCP7_R9_R15_MASK          0x00000FFCUL
#define PMB_SCP7_R9_R15_SHIFT         2
#define PMB_SCP7_R9_R15_SIGNED        0

#define PMB_SCP7_R8_R16_MASK          0x00FFC000UL
#define PMB_SCP7_R8_R16_SHIFT         14
#define PMB_SCP7_R8_R16_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_5 (PMR_SCP7) */
#define PMB_SCP7_RESAMPLERCOEFF_5     0x013C
#define ABS_PMB_SCP7_RESAMPLERCOEFF_5 0x0205C93CUL

#define PMB_SCP7_R11_R13_MASK         0x00000FFCUL
#define PMB_SCP7_R11_R13_SHIFT        2
#define PMB_SCP7_R11_R13_SIGNED       0

#define PMB_SCP7_R10_R14_MASK         0x00FFC000UL
#define PMB_SCP7_R10_R14_SHIFT        14
#define PMB_SCP7_R10_R14_SIGNED       0

/* Register SCP_RESAMPLERCOEFF_6 (PMR_SCP7) */
#define PMB_SCP7_RESAMPLERCOEFF_6     0x0140
#define ABS_PMB_SCP7_RESAMPLERCOEFF_6 0x0205C940UL

#define PMB_SCP7_R12_MASK             0x00FFC000UL
#define PMB_SCP7_R12_SHIFT            14
#define PMB_SCP7_R12_SIGNED           0

/* Register SCP_RESAMPLER_BYPASS (PMR_SCP7) */
#define PMB_SCP7_RESAMPLER_BYPASS     0x0144
#define ABS_PMB_SCP7_RESAMPLER_BYPASS 0x0205C944UL

#define PMB_SCP7_RESAMP_BYPASS_MASK   0x00800000UL
#define PMB_SCP7_RESAMP_BYPASS_SHIFT  23
#define PMB_SCP7_RESAMP_BYPASS_SIGNED 0

/* Register SCP_RESAMPLER_CONTROL (PMR_SCP7) */
#define PMB_SCP7_RESAMPLER_CONTROL      0x0148
#define ABS_PMB_SCP7_RESAMPLER_CONTROL  0x0205C948UL

#define PMB_SCP7_RESAMP_OUT_GAIN_MASK   0x00000003UL
#define PMB_SCP7_RESAMP_OUT_GAIN_SHIFT  0
#define PMB_SCP7_RESAMP_OUT_GAIN_SIGNED 0

/* Register SCP_SAMPLE_NUMBER (PMR_SCP7) */
#define PMB_SCP7_SAMPLE_NUMBER     0x0160
#define ABS_PMB_SCP7_SAMPLE_NUMBER 0x0205C960UL

#define PMB_SCP7_SAMPLE_NUM_MASK   0x0000FFFFUL
#define PMB_SCP7_SAMPLE_NUM_SHIFT  0
#define PMB_SCP7_SAMPLE_NUM_SIGNED 0

/* Register SCP_SYMBOL_NUMBER (PMR_SCP7) */
#define PMB_SCP7_SYMBOL_NUMBER     0x0164
#define ABS_PMB_SCP7_SYMBOL_NUMBER 0x0205C964UL

#define PMB_SCP7_SYMBOL_NUM_MASK   0x0000FFFFUL
#define PMB_SCP7_SYMBOL_NUM_SHIFT  0
#define PMB_SCP7_SYMBOL_NUM_SIGNED 0

/* Register SCP_SAMPLE_NUMBER_A (PMR_SCP7) */
#define PMB_SCP7_SAMPLE_NUMBER_A        0x0168
#define ABS_PMB_SCP7_SAMPLE_NUMBER_A    0x0205C968UL

#define PMB_SCP7_SAMPLE_NUMBER_A_MASK   0x0000FFFFUL
#define PMB_SCP7_SAMPLE_NUMBER_A_SHIFT  0
#define PMB_SCP7_SAMPLE_NUMBER_A_SIGNED 0

/* Register SCP_SYMBOL_NUMBER_A (PMR_SCP7) */
#define PMB_SCP7_SYMBOL_NUMBER_A        0x016C
#define ABS_PMB_SCP7_SYMBOL_NUMBER_A    0x0205C96CUL

#define PMB_SCP7_SYMBOL_NUMBER_A_MASK   0x0000FFFFUL
#define PMB_SCP7_SYMBOL_NUMBER_A_SHIFT  0
#define PMB_SCP7_SYMBOL_NUMBER_A_SIGNED 0

/* Register SCP_SAMPLE_NUMBER_B (PMR_SCP7) */
#define PMB_SCP7_SAMPLE_NUMBER_B        0x0170
#define ABS_PMB_SCP7_SAMPLE_NUMBER_B    0x0205C970UL

#define PMB_SCP7_SAMPLE_NUMBER_B_MASK   0x0000FFFFUL
#define PMB_SCP7_SAMPLE_NUMBER_B_SHIFT  0
#define PMB_SCP7_SAMPLE_NUMBER_B_SIGNED 0

/* Register SCP_SYMBOL_NUMBER_B (PMR_SCP7) */
#define PMB_SCP7_SYMBOL_NUMBER_B        0x0174
#define ABS_PMB_SCP7_SYMBOL_NUMBER_B    0x0205C974UL

#define PMB_SCP7_SYMBOL_NUMBER_B_MASK   0x0000FFFFUL
#define PMB_SCP7_SYMBOL_NUMBER_B_SHIFT  0
#define PMB_SCP7_SYMBOL_NUMBER_B_SIGNED 0

/* Register SCP_FRAME_COMPARE_CONTROL (PMR_SCP7) */
#define PMB_SCP7_FRAME_COMPARE_CONTROL     0x0178
#define ABS_PMB_SCP7_FRAME_COMPARE_CONTROL 0x0205C978UL

#define PMB_SCP7_NEW_SCP_POWER_MASK        0x0000C000UL
#define PMB_SCP7_NEW_SCP_POWER_SHIFT       14
#define PMB_SCP7_NEW_SCP_POWER_SIGNED      0

#define PMB_SCP7_NEW_ADC_POWER_MASK        0x00030000UL
#define PMB_SCP7_NEW_ADC_POWER_SHIFT       16
#define PMB_SCP7_NEW_ADC_POWER_SIGNED      0

#define PMB_SCP7_NEW_ACTIVE_FRAME_MASK     0x000C0000UL
#define PMB_SCP7_NEW_ACTIVE_FRAME_SHIFT    18
#define PMB_SCP7_NEW_ACTIVE_FRAME_SIGNED   0

/* Register SCP_FRAME_COMPARE_SYMBOL (PMR_SCP7) */
#define PMB_SCP7_FRAME_COMPARE_SYMBOL     0x017C
#define ABS_PMB_SCP7_FRAME_COMPARE_SYMBOL 0x0205C97CUL

#define PMB_SCP7_COMPARE_SYMBOL_A_MASK    0x00FFFF00UL
#define PMB_SCP7_COMPARE_SYMBOL_A_SHIFT   8
#define PMB_SCP7_COMPARE_SYMBOL_A_SIGNED  0

/* Register SCP_FRAME_COMPARE_SAMPLE (PMR_SCP7) */
#define PMB_SCP7_FRAME_COMPARE_SAMPLE     0x0180
#define ABS_PMB_SCP7_FRAME_COMPARE_SAMPLE 0x0205C980UL

#define PMB_SCP7_COMPARE_SAMPLE_A_MASK    0x00FFFF00UL
#define PMB_SCP7_COMPARE_SAMPLE_A_SHIFT   8
#define PMB_SCP7_COMPARE_SAMPLE_A_SIGNED  0

/* Register SCP_SYM_SAMPLE (PMR_SCP7) */
#define PMB_SCP7_SYM_SAMPLE        0x0184
#define ABS_PMB_SCP7_SYM_SAMPLE    0x0205C984UL

#define PMB_SCP7_SYM_SAMPLE_MASK   0x0000FFFFUL
#define PMB_SCP7_SYM_SAMPLE_SHIFT  0
#define PMB_SCP7_SYM_SAMPLE_SIGNED 0

/* Register SCP_SYM_FIFO_OUT (PMR_SCP7) */
#define PMB_SCP7_SYM_FIFO_OUT        0x0188
#define ABS_PMB_SCP7_SYM_FIFO_OUT    0x0205C988UL

#define PMB_SCP7_SYM_FIFO_OUT_MASK   0x0000FFFFUL
#define PMB_SCP7_SYM_FIFO_OUT_SHIFT  0
#define PMB_SCP7_SYM_FIFO_OUT_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_A (PMR_SCP7) */
#define PMB_SCP7_SYMBOL_PERIOD_A        0x01A0
#define ABS_PMB_SCP7_SYMBOL_PERIOD_A    0x0205C9A0UL

#define PMB_SCP7_SYMBOL_PERIOD_A_MASK   0x00FFFF00UL
#define PMB_SCP7_SYMBOL_PERIOD_A_SHIFT  8
#define PMB_SCP7_SYMBOL_PERIOD_A_SIGNED 0

/* Register SCP_FRAME_SYMS_A (PMR_SCP7) */
#define PMB_SCP7_FRAME_SYMS_A        0x01A4
#define ABS_PMB_SCP7_FRAME_SYMS_A    0x0205C9A4UL

#define PMB_SCP7_FRAME_SYMS_A_MASK   0x00FFFF00UL
#define PMB_SCP7_FRAME_SYMS_A_SHIFT  8
#define PMB_SCP7_FRAME_SYMS_A_SIGNED 0

/* Register SCP_FINAL_PERIOD_A (PMR_SCP7) */
#define PMB_SCP7_FINAL_PERIOD_A        0x01A8
#define ABS_PMB_SCP7_FINAL_PERIOD_A    0x0205C9A8UL

#define PMB_SCP7_FINAL_PERIOD_A_MASK   0x00FFFF00UL
#define PMB_SCP7_FINAL_PERIOD_A_SHIFT  8
#define PMB_SCP7_FINAL_PERIOD_A_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_ADJUST_A (PMR_SCP7) */
#define PMB_SCP7_SYMBOL_PERIOD_ADJUST_A        0x01AC
#define ABS_PMB_SCP7_SYMBOL_PERIOD_ADJUST_A    0x0205C9ACUL

#define PMB_SCP7_SYMBOL_PERIOD_ADJUST_A_MASK   0x00FFFF00UL
#define PMB_SCP7_SYMBOL_PERIOD_ADJUST_A_SHIFT  8
#define PMB_SCP7_SYMBOL_PERIOD_ADJUST_A_SIGNED 0

/* Register SCP_FRAME_SYMS_ADJUST_A (PMR_SCP7) */
#define PMB_SCP7_FRAME_SYMS_ADJUST_A        0x01B0
#define ABS_PMB_SCP7_FRAME_SYMS_ADJUST_A    0x0205C9B0UL

#define PMB_SCP7_FRAME_SYMS_ADJUST_A_MASK   0x00FFFF00UL
#define PMB_SCP7_FRAME_SYMS_ADJUST_A_SHIFT  8
#define PMB_SCP7_FRAME_SYMS_ADJUST_A_SIGNED 0

/* Register SCP_FINAL_PERIOD_ADJUST_A (PMR_SCP7) */
#define PMB_SCP7_FINAL_PERIOD_ADJUST_A        0x01B4
#define ABS_PMB_SCP7_FINAL_PERIOD_ADJUST_A    0x0205C9B4UL

#define PMB_SCP7_FINAL_PERIOD_ADJUST_A_MASK   0x00FFFF00UL
#define PMB_SCP7_FINAL_PERIOD_ADJUST_A_SHIFT  8
#define PMB_SCP7_FINAL_PERIOD_ADJUST_A_SIGNED 0

/* Register SCP_APPLY_PARAMETERS_A (PMR_SCP7) */
#define PMB_SCP7_APPLY_PARAMETERS_A        0x01B8
#define ABS_PMB_SCP7_APPLY_PARAMETERS_A    0x0205C9B8UL

#define PMB_SCP7_APPLY_PARAMETERS_A_MASK   0x00FFFF00UL
#define PMB_SCP7_APPLY_PARAMETERS_A_SHIFT  8
#define PMB_SCP7_APPLY_PARAMETERS_A_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_B (PMR_SCP7) */
#define PMB_SCP7_SYMBOL_PERIOD_B        0x01E0
#define ABS_PMB_SCP7_SYMBOL_PERIOD_B    0x0205C9E0UL

#define PMB_SCP7_SYMBOL_PERIOD_B_MASK   0x00FFFF00UL
#define PMB_SCP7_SYMBOL_PERIOD_B_SHIFT  8
#define PMB_SCP7_SYMBOL_PERIOD_B_SIGNED 0

/* Register SCP_FRAME_SYMS_B (PMR_SCP7) */
#define PMB_SCP7_FRAME_SYMS_B        0x01E4
#define ABS_PMB_SCP7_FRAME_SYMS_B    0x0205C9E4UL

#define PMB_SCP7_FRAME_SYMS_B_MASK   0x00FFFF00UL
#define PMB_SCP7_FRAME_SYMS_B_SHIFT  8
#define PMB_SCP7_FRAME_SYMS_B_SIGNED 0

/* Register SCP_FINAL_PERIOD_B (PMR_SCP7) */
#define PMB_SCP7_FINAL_PERIOD_B        0x01E8
#define ABS_PMB_SCP7_FINAL_PERIOD_B    0x0205C9E8UL

#define PMB_SCP7_FINAL_PERIOD_B_MASK   0x00FFFF00UL
#define PMB_SCP7_FINAL_PERIOD_B_SHIFT  8
#define PMB_SCP7_FINAL_PERIOD_B_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_ADJUST_B (PMR_SCP7) */
#define PMB_SCP7_SYMBOL_PERIOD_ADJUST_B        0x01EC
#define ABS_PMB_SCP7_SYMBOL_PERIOD_ADJUST_B    0x0205C9ECUL

#define PMB_SCP7_SYMBOL_PERIOD_ADJUST_B_MASK   0x00FFFF00UL
#define PMB_SCP7_SYMBOL_PERIOD_ADJUST_B_SHIFT  8
#define PMB_SCP7_SYMBOL_PERIOD_ADJUST_B_SIGNED 0

/* Register SCP_FRAME_SYMS_ADJUST_B (PMR_SCP7) */
#define PMB_SCP7_FRAME_SYMS_ADJUST_B        0x01F0
#define ABS_PMB_SCP7_FRAME_SYMS_ADJUST_B    0x0205C9F0UL

#define PMB_SCP7_FRAME_SYMS_ADJUST_B_MASK   0x00FFFF00UL
#define PMB_SCP7_FRAME_SYMS_ADJUST_B_SHIFT  8
#define PMB_SCP7_FRAME_SYMS_ADJUST_B_SIGNED 0

/* Register SCP_FINAL_PERIOD_ADJUST_B (PMR_SCP7) */
#define PMB_SCP7_FINAL_PERIOD_ADJUST_B        0x01F4
#define ABS_PMB_SCP7_FINAL_PERIOD_ADJUST_B    0x0205C9F4UL

#define PMB_SCP7_FINAL_PERIOD_ADJUST_B_MASK   0x00FFFF00UL
#define PMB_SCP7_FINAL_PERIOD_ADJUST_B_SHIFT  8
#define PMB_SCP7_FINAL_PERIOD_ADJUST_B_SIGNED 0

/* Register SCP_APPLY_PARAMETERS_B (PMR_SCP7) */
#define PMB_SCP7_APPLY_PARAMETERS_B        0x01F8
#define ABS_PMB_SCP7_APPLY_PARAMETERS_B    0x0205C9F8UL

#define PMB_SCP7_APPLY_PARAMETERS_B_MASK   0x00FFFF00UL
#define PMB_SCP7_APPLY_PARAMETERS_B_SHIFT  8
#define PMB_SCP7_APPLY_PARAMETERS_B_SIGNED 0

/* Register SCP_COEFF_0 (PMR_SCP7) */
#define PMB_SCP7_COEFF_0     0x0220
#define ABS_PMB_SCP7_COEFF_0 0x0205CA20UL

#define PMB_SCP7_A1_MASK     0x00000FFCUL
#define PMB_SCP7_A1_SHIFT    2
#define PMB_SCP7_A1_SIGNED   0

#define PMB_SCP7_A0_MASK     0x00FFC000UL
#define PMB_SCP7_A0_SHIFT    14
#define PMB_SCP7_A0_SIGNED   0

/* Register SCP_COEFF_1 (PMR_SCP7) */
#define PMB_SCP7_COEFF_1     0x0224
#define ABS_PMB_SCP7_COEFF_1 0x0205CA24UL

#define PMB_SCP7_A3_MASK     0x00000FFCUL
#define PMB_SCP7_A3_SHIFT    2
#define PMB_SCP7_A3_SIGNED   0

#define PMB_SCP7_A2_MASK     0x00FFC000UL
#define PMB_SCP7_A2_SHIFT    14
#define PMB_SCP7_A2_SIGNED   0

/* Register SCP_COEFF_2 (PMR_SCP7) */
#define PMB_SCP7_COEFF_2     0x0228
#define ABS_PMB_SCP7_COEFF_2 0x0205CA28UL

#define PMB_SCP7_A5_MASK     0x00000FFCUL
#define PMB_SCP7_A5_SHIFT    2
#define PMB_SCP7_A5_SIGNED   0

#define PMB_SCP7_A4_MASK     0x00FFC000UL
#define PMB_SCP7_A4_SHIFT    14
#define PMB_SCP7_A4_SIGNED   0

/* Register SCP_COEFF_3 (PMR_SCP7) */
#define PMB_SCP7_COEFF_3     0x022C
#define ABS_PMB_SCP7_COEFF_3 0x0205CA2CUL

#define PMB_SCP7_A7_MASK     0x00000FFCUL
#define PMB_SCP7_A7_SHIFT    2
#define PMB_SCP7_A7_SIGNED   0

#define PMB_SCP7_A6_MASK     0x00FFC000UL
#define PMB_SCP7_A6_SHIFT    14
#define PMB_SCP7_A6_SIGNED   0

/* Register SCP_COEFF_4 (PMR_SCP7) */
#define PMB_SCP7_COEFF_4     0x0230
#define ABS_PMB_SCP7_COEFF_4 0x0205CA30UL

#define PMB_SCP7_A9_MASK     0x00000FFCUL
#define PMB_SCP7_A9_SHIFT    2
#define PMB_SCP7_A9_SIGNED   0

#define PMB_SCP7_A8_MASK     0x00FFC000UL
#define PMB_SCP7_A8_SHIFT    14
#define PMB_SCP7_A8_SIGNED   0

/* Register SCP_COEFF_5 (PMR_SCP7) */
#define PMB_SCP7_COEFF_5     0x0234
#define ABS_PMB_SCP7_COEFF_5 0x0205CA34UL

#define PMB_SCP7_A11_MASK    0x00000FFCUL
#define PMB_SCP7_A11_SHIFT   2
#define PMB_SCP7_A11_SIGNED  0

#define PMB_SCP7_A10_MASK    0x00FFC000UL
#define PMB_SCP7_A10_SHIFT   14
#define PMB_SCP7_A10_SIGNED  0

/* Register SCP_FIR_BYPASS (PMR_SCP7) */
#define PMB_SCP7_FIR_BYPASS        0x0238
#define ABS_PMB_SCP7_FIR_BYPASS    0x0205CA38UL

#define PMB_SCP7_FIR_BYPASS_MASK   0x00800000UL
#define PMB_SCP7_FIR_BYPASS_SHIFT  23
#define PMB_SCP7_FIR_BYPASS_SIGNED 0

/* Register SCP_FIR_CONTROL (PMR_SCP7) */
#define PMB_SCP7_FIR_CONTROL         0x023C
#define ABS_PMB_SCP7_FIR_CONTROL     0x0205CA3CUL

#define PMB_SCP7_FIR_OUT_GAIN_MASK   0x00000007UL
#define PMB_SCP7_FIR_OUT_GAIN_SHIFT  0
#define PMB_SCP7_FIR_OUT_GAIN_SIGNED 0

/* Register SCP_NOTCH_0 (PMR_SCP7) */
#define PMB_SCP7_NOTCH_0              0x0240
#define ABS_PMB_SCP7_NOTCH_0          0x0205CA40UL

#define PMB_SCP7_NOTCH0_ENABLE_MASK   0x00000001UL
#define PMB_SCP7_NOTCH0_ENABLE_SHIFT  0
#define PMB_SCP7_NOTCH0_ENABLE_SIGNED 0

#define PMB_SCP7_NOTCH0_L_MASK        0x0000000EUL
#define PMB_SCP7_NOTCH0_L_SHIFT       1
#define PMB_SCP7_NOTCH0_L_SIGNED      0

#define PMB_SCP7_NOTCH0_S_MASK        0x000000F0UL
#define PMB_SCP7_NOTCH0_S_SHIFT       4
#define PMB_SCP7_NOTCH0_S_SIGNED      0

#define PMB_SCP7_NOTCH0_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP7_NOTCH0_FREQ_SHIFT    8
#define PMB_SCP7_NOTCH0_FREQ_SIGNED   0

/* Register SCP_NOTCH_1 (PMR_SCP7) */
#define PMB_SCP7_NOTCH_1              0x0244
#define ABS_PMB_SCP7_NOTCH_1          0x0205CA44UL

#define PMB_SCP7_NOTCH1_ENABLE_MASK   0x00000001UL
#define PMB_SCP7_NOTCH1_ENABLE_SHIFT  0
#define PMB_SCP7_NOTCH1_ENABLE_SIGNED 0

#define PMB_SCP7_NOTCH1_L_MASK        0x0000000EUL
#define PMB_SCP7_NOTCH1_L_SHIFT       1
#define PMB_SCP7_NOTCH1_L_SIGNED      0

#define PMB_SCP7_NOTCH1_S_MASK        0x000000F0UL
#define PMB_SCP7_NOTCH1_S_SHIFT       4
#define PMB_SCP7_NOTCH1_S_SIGNED      0

#define PMB_SCP7_NOTCH1_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP7_NOTCH1_FREQ_SHIFT    8
#define PMB_SCP7_NOTCH1_FREQ_SIGNED   0

/* Register SCP_NOTCH_2 (PMR_SCP7) */
#define PMB_SCP7_NOTCH_2              0x0248
#define ABS_PMB_SCP7_NOTCH_2          0x0205CA48UL

#define PMB_SCP7_NOTCH2_ENABLE_MASK   0x00000001UL
#define PMB_SCP7_NOTCH2_ENABLE_SHIFT  0
#define PMB_SCP7_NOTCH2_ENABLE_SIGNED 0

#define PMB_SCP7_NOTCH2_L_MASK        0x0000000EUL
#define PMB_SCP7_NOTCH2_L_SHIFT       1
#define PMB_SCP7_NOTCH2_L_SIGNED      0

#define PMB_SCP7_NOTCH2_S_MASK        0x000000F0UL
#define PMB_SCP7_NOTCH2_S_SHIFT       4
#define PMB_SCP7_NOTCH2_S_SIGNED      0

#define PMB_SCP7_NOTCH2_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP7_NOTCH2_FREQ_SHIFT    8
#define PMB_SCP7_NOTCH2_FREQ_SIGNED   0

/* Register SCP_NOTCH_3 (PMR_SCP7) */
#define PMB_SCP7_NOTCH_3              0x024C
#define ABS_PMB_SCP7_NOTCH_3          0x0205CA4CUL

#define PMB_SCP7_NOTCH3_ENABLE_MASK   0x00000001UL
#define PMB_SCP7_NOTCH3_ENABLE_SHIFT  0
#define PMB_SCP7_NOTCH3_ENABLE_SIGNED 0

#define PMB_SCP7_NOTCH3_L_MASK        0x0000000EUL
#define PMB_SCP7_NOTCH3_L_SHIFT       1
#define PMB_SCP7_NOTCH3_L_SIGNED      0

#define PMB_SCP7_NOTCH3_S_MASK        0x000000F0UL
#define PMB_SCP7_NOTCH3_S_SHIFT       4
#define PMB_SCP7_NOTCH3_S_SIGNED      0

#define PMB_SCP7_NOTCH3_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP7_NOTCH3_FREQ_SHIFT    8
#define PMB_SCP7_NOTCH3_FREQ_SIGNED   0

/* Register SCP_NOTCH_4 (PMR_SCP7) */
#define PMB_SCP7_NOTCH_4              0x0250
#define ABS_PMB_SCP7_NOTCH_4          0x0205CA50UL

#define PMB_SCP7_NOTCH4_ENABLE_MASK   0x00000001UL
#define PMB_SCP7_NOTCH4_ENABLE_SHIFT  0
#define PMB_SCP7_NOTCH4_ENABLE_SIGNED 0

#define PMB_SCP7_NOTCH4_L_MASK        0x0000000EUL
#define PMB_SCP7_NOTCH4_L_SHIFT       1
#define PMB_SCP7_NOTCH4_L_SIGNED      0

#define PMB_SCP7_NOTCH4_S_MASK        0x000000F0UL
#define PMB_SCP7_NOTCH4_S_SHIFT       4
#define PMB_SCP7_NOTCH4_S_SIGNED      0

#define PMB_SCP7_NOTCH4_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP7_NOTCH4_FREQ_SHIFT    8
#define PMB_SCP7_NOTCH4_FREQ_SIGNED   0

/* Register SCP_NOTCHENERGY_0_I (PMR_SCP7) */
#define PMB_SCP7_NOTCHENERGY_0_I     0x0254
#define ABS_PMB_SCP7_NOTCHENERGY_0_I 0x0205CA54UL

#define PMB_SCP7_I_ENERGY_0_MASK     0x00FFFF00UL
#define PMB_SCP7_I_ENERGY_0_SHIFT    8
#define PMB_SCP7_I_ENERGY_0_SIGNED   0

/* Register SCP_NOTCHENERGY_0_Q (PMR_SCP7) */
#define PMB_SCP7_NOTCHENERGY_0_Q     0x0258
#define ABS_PMB_SCP7_NOTCHENERGY_0_Q 0x0205CA58UL

#define PMB_SCP7_Q_ENERGY_0_MASK     0x00FFFF00UL
#define PMB_SCP7_Q_ENERGY_0_SHIFT    8
#define PMB_SCP7_Q_ENERGY_0_SIGNED   0

/* Register SCP_NOTCHENERGY_1_I (PMR_SCP7) */
#define PMB_SCP7_NOTCHENERGY_1_I     0x025C
#define ABS_PMB_SCP7_NOTCHENERGY_1_I 0x0205CA5CUL

#define PMB_SCP7_I_ENERGY_1_MASK     0x00FFFF00UL
#define PMB_SCP7_I_ENERGY_1_SHIFT    8
#define PMB_SCP7_I_ENERGY_1_SIGNED   0

/* Register SCP_NOTCHENERGY_1_Q (PMR_SCP7) */
#define PMB_SCP7_NOTCHENERGY_1_Q     0x0260
#define ABS_PMB_SCP7_NOTCHENERGY_1_Q 0x0205CA60UL

#define PMB_SCP7_Q_ENERGY_1_MASK     0x00FFFF00UL
#define PMB_SCP7_Q_ENERGY_1_SHIFT    8
#define PMB_SCP7_Q_ENERGY_1_SIGNED   0

/* Register SCP_NOTCHENERGY_2_I (PMR_SCP7) */
#define PMB_SCP7_NOTCHENERGY_2_I     0x0264
#define ABS_PMB_SCP7_NOTCHENERGY_2_I 0x0205CA64UL

#define PMB_SCP7_I_ENERGY_2_MASK     0x00FFFF00UL
#define PMB_SCP7_I_ENERGY_2_SHIFT    8
#define PMB_SCP7_I_ENERGY_2_SIGNED   0

/* Register SCP_NOTCHENERGY_2_Q (PMR_SCP7) */
#define PMB_SCP7_NOTCHENERGY_2_Q     0x0268
#define ABS_PMB_SCP7_NOTCHENERGY_2_Q 0x0205CA68UL

#define PMB_SCP7_Q_ENERGY_2_MASK     0x00FFFF00UL
#define PMB_SCP7_Q_ENERGY_2_SHIFT    8
#define PMB_SCP7_Q_ENERGY_2_SIGNED   0

/* Register SCP_NOTCHENERGY_3_I (PMR_SCP7) */
#define PMB_SCP7_NOTCHENERGY_3_I     0x026C
#define ABS_PMB_SCP7_NOTCHENERGY_3_I 0x0205CA6CUL

#define PMB_SCP7_I_ENERGY_3_MASK     0x00FFFF00UL
#define PMB_SCP7_I_ENERGY_3_SHIFT    8
#define PMB_SCP7_I_ENERGY_3_SIGNED   0

/* Register SCP_NOTCHENERGY_3_Q (PMR_SCP7) */
#define PMB_SCP7_NOTCHENERGY_3_Q     0x0270
#define ABS_PMB_SCP7_NOTCHENERGY_3_Q 0x0205CA70UL

#define PMB_SCP7_Q_ENERGY_3_MASK     0x00FFFF00UL
#define PMB_SCP7_Q_ENERGY_3_SHIFT    8
#define PMB_SCP7_Q_ENERGY_3_SIGNED   0

/* Register SCP_NOTCHENERGY_4_I (PMR_SCP7) */
#define PMB_SCP7_NOTCHENERGY_4_I     0x0274
#define ABS_PMB_SCP7_NOTCHENERGY_4_I 0x0205CA74UL

#define PMB_SCP7_I_ENERGY_4_MASK     0x00FFFF00UL
#define PMB_SCP7_I_ENERGY_4_SHIFT    8
#define PMB_SCP7_I_ENERGY_4_SIGNED   0

/* Register SCP_NOTCHENERGY_4_Q (PMR_SCP7) */
#define PMB_SCP7_NOTCHENERGY_4_Q     0x0278
#define ABS_PMB_SCP7_NOTCHENERGY_4_Q 0x0205CA78UL

#define PMB_SCP7_Q_ENERGY_4_MASK     0x00FFFF00UL
#define PMB_SCP7_Q_ENERGY_4_SHIFT    8
#define PMB_SCP7_Q_ENERGY_4_SIGNED   0

/* Register SCP_NOTCH_BYPASS (PMR_SCP7) */
#define PMB_SCP7_NOTCH_BYPASS        0x027C
#define ABS_PMB_SCP7_NOTCH_BYPASS    0x0205CA7CUL

#define PMB_SCP7_NOTCH_ACCUM_MASK    0x00400000UL
#define PMB_SCP7_NOTCH_ACCUM_SHIFT   22
#define PMB_SCP7_NOTCH_ACCUM_SIGNED  0

#define PMB_SCP7_NOTCH_BYPASS_MASK   0x00800000UL
#define PMB_SCP7_NOTCH_BYPASS_SHIFT  23
#define PMB_SCP7_NOTCH_BYPASS_SIGNED 0

/* Register SCP_IMPULSE_NOISE_CONTROL (PMR_SCP7) */
#define PMB_SCP7_IMPULSE_NOISE_CONTROL      0x0280
#define ABS_PMB_SCP7_IMPULSE_NOISE_CONTROL  0x0205CA80UL

#define PMB_SCP7_NOISE_FILTER_ENABLE_MASK   0x00800000UL
#define PMB_SCP7_NOISE_FILTER_ENABLE_SHIFT  23
#define PMB_SCP7_NOISE_FILTER_ENABLE_SIGNED 0

/* Register SCP_IMPULSE_NOISE_BURST_COUNT (PMR_SCP7) */
#define PMB_SCP7_IMPULSE_NOISE_BURST_COUNT     0x0284
#define ABS_PMB_SCP7_IMPULSE_NOISE_BURST_COUNT 0x0205CA84UL

#define PMB_SCP7_NOISE_BURST_COUNT_MASK        0x0000FF00UL
#define PMB_SCP7_NOISE_BURST_COUNT_SHIFT       8
#define PMB_SCP7_NOISE_BURST_COUNT_SIGNED      0

/* Register SCP_IMPULSE_NOISE_SAMPLE_COUNT (PMR_SCP7) */
#define PMB_SCP7_IMPULSE_NOISE_SAMPLE_COUNT     0x0288
#define ABS_PMB_SCP7_IMPULSE_NOISE_SAMPLE_COUNT 0x0205CA88UL

#define PMB_SCP7_NOISE_SAMPLE_COUNT_MASK        0x0000FF00UL
#define PMB_SCP7_NOISE_SAMPLE_COUNT_SHIFT       8
#define PMB_SCP7_NOISE_SAMPLE_COUNT_SIGNED      0

/* Register SCP_IMPULSE_NOISE_ENERGY (PMR_SCP7) */
#define PMB_SCP7_IMPULSE_NOISE_ENERGY     0x028C
#define ABS_PMB_SCP7_IMPULSE_NOISE_ENERGY 0x0205CA8CUL

#define PMB_SCP7_NOISE_ENERGY_MASK        0x00FFFF00UL
#define PMB_SCP7_NOISE_ENERGY_SHIFT       8
#define PMB_SCP7_NOISE_ENERGY_SIGNED      0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_1 (PMR_SCP7) */
#define PMB_SCP7_IMPULSE_NOISE_THRESHOLD_1     0x0290
#define ABS_PMB_SCP7_IMPULSE_NOISE_THRESHOLD_1 0x0205CA90UL

#define PMB_SCP7_T1_MASK                       0x000000FFUL
#define PMB_SCP7_T1_SHIFT                      0
#define PMB_SCP7_T1_SIGNED                     0

#define PMB_SCP7_T2_MASK                       0x0000FF00UL
#define PMB_SCP7_T2_SHIFT                      8
#define PMB_SCP7_T2_SIGNED                     0

#define PMB_SCP7_T3_MASK                       0x00FF0000UL
#define PMB_SCP7_T3_SHIFT                      16
#define PMB_SCP7_T3_SIGNED                     0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_2 (PMR_SCP7) */
#define PMB_SCP7_IMPULSE_NOISE_THRESHOLD_2     0x0294
#define ABS_PMB_SCP7_IMPULSE_NOISE_THRESHOLD_2 0x0205CA94UL

#define PMB_SCP7_T4_MASK                       0x000000FFUL
#define PMB_SCP7_T4_SHIFT                      0
#define PMB_SCP7_T4_SIGNED                     0

#define PMB_SCP7_T5_MASK                       0x0000FF00UL
#define PMB_SCP7_T5_SHIFT                      8
#define PMB_SCP7_T5_SIGNED                     0

#define PMB_SCP7_T6_MASK                       0x00FF0000UL
#define PMB_SCP7_T6_SHIFT                      16
#define PMB_SCP7_T6_SIGNED                     0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_3 (PMR_SCP7) */
#define PMB_SCP7_IMPULSE_NOISE_THRESHOLD_3     0x0298
#define ABS_PMB_SCP7_IMPULSE_NOISE_THRESHOLD_3 0x0205CA98UL

#define PMB_SCP7_T7_MASK                       0x000000FFUL
#define PMB_SCP7_T7_SHIFT                      0
#define PMB_SCP7_T7_SIGNED                     0

#define PMB_SCP7_T8_MASK                       0x0000FF00UL
#define PMB_SCP7_T8_SHIFT                      8
#define PMB_SCP7_T8_SIGNED                     0

#define PMB_SCP7_T9_MASK                       0x00FF0000UL
#define PMB_SCP7_T9_SHIFT                      16
#define PMB_SCP7_T9_SIGNED                     0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_4 (PMR_SCP7) */
#define PMB_SCP7_IMPULSE_NOISE_THRESHOLD_4     0x029C
#define ABS_PMB_SCP7_IMPULSE_NOISE_THRESHOLD_4 0x0205CA9CUL

#define PMB_SCP7_T10_MASK                      0x000000FFUL
#define PMB_SCP7_T10_SHIFT                     0
#define PMB_SCP7_T10_SIGNED                    0

#define PMB_SCP7_T11_MASK                      0x0000FF00UL
#define PMB_SCP7_T11_SHIFT                     8
#define PMB_SCP7_T11_SIGNED                    0

#define PMB_SCP7_T12_MASK                      0x00FF0000UL
#define PMB_SCP7_T12_SHIFT                     16
#define PMB_SCP7_T12_SIGNED                    0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_5 (PMR_SCP7) */
#define PMB_SCP7_IMPULSE_NOISE_THRESHOLD_5     0x02A0
#define ABS_PMB_SCP7_IMPULSE_NOISE_THRESHOLD_5 0x0205CAA0UL

#define PMB_SCP7_T13_MASK                      0x000000FFUL
#define PMB_SCP7_T13_SHIFT                     0
#define PMB_SCP7_T13_SIGNED                    0

#define PMB_SCP7_T14_MASK                      0x0000FF00UL
#define PMB_SCP7_T14_SHIFT                     8
#define PMB_SCP7_T14_SIGNED                    0

#define PMB_SCP7_T15_MASK                      0x00FF0000UL
#define PMB_SCP7_T15_SHIFT                     16
#define PMB_SCP7_T15_SIGNED                    0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_6 (PMR_SCP7) */
#define PMB_SCP7_IMPULSE_NOISE_THRESHOLD_6     0x02A4
#define ABS_PMB_SCP7_IMPULSE_NOISE_THRESHOLD_6 0x0205CAA4UL

#define PMB_SCP7_T16_MASK                      0x00FF0000UL
#define PMB_SCP7_T16_SHIFT                     16
#define PMB_SCP7_T16_SIGNED                    0

/* Register SCP_IMPULSE_FILTER_BYPASS (PMR_SCP7) */
#define PMB_SCP7_IMPULSE_FILTER_BYPASS     0x02A8
#define ABS_PMB_SCP7_IMPULSE_FILTER_BYPASS 0x0205CAA8UL

#define PMB_SCP7_IMP_BYPASS_MASK           0x00800000UL
#define PMB_SCP7_IMP_BYPASS_SHIFT          23
#define PMB_SCP7_IMP_BYPASS_SIGNED         0

/* Register SCP_HSYNC_OUT_START (PMR_SCP7) */
#define PMB_SCP7_HSYNC_OUT_START        0x02C0
#define ABS_PMB_SCP7_HSYNC_OUT_START    0x0205CAC0UL

#define PMB_SCP7_HSYNC_OUT_START_MASK   0x00FFFF00UL
#define PMB_SCP7_HSYNC_OUT_START_SHIFT  8
#define PMB_SCP7_HSYNC_OUT_START_SIGNED 0

/* Register SCP_HSYNC_OUT_END (PMR_SCP7) */
#define PMB_SCP7_HSYNC_OUT_END        0x02C4
#define ABS_PMB_SCP7_HSYNC_OUT_END    0x0205CAC4UL

#define PMB_SCP7_HSYNC_OUT_END_MASK   0x00FFFF00UL
#define PMB_SCP7_HSYNC_OUT_END_SHIFT  8
#define PMB_SCP7_HSYNC_OUT_END_SIGNED 0

/* Register SCP_HSYNC_OUT_POLARITY (PMR_SCP7) */
#define PMB_SCP7_HSYNC_OUT_POLARITY        0x02C8
#define ABS_PMB_SCP7_HSYNC_OUT_POLARITY    0x0205CAC8UL

#define PMB_SCP7_HSYNC_OUT_POLARITY_MASK   0x00800000UL
#define PMB_SCP7_HSYNC_OUT_POLARITY_SHIFT  23
#define PMB_SCP7_HSYNC_OUT_POLARITY_SIGNED 0

/* Register SCP_VSYNC_OUT_SYMBOL_START (PMR_SCP7) */
#define PMB_SCP7_VSYNC_OUT_SYMBOL_START        0x02CC
#define ABS_PMB_SCP7_VSYNC_OUT_SYMBOL_START    0x0205CACCUL

#define PMB_SCP7_VSYNC_OUT_SYMBOL_START_MASK   0x00FFFF00UL
#define PMB_SCP7_VSYNC_OUT_SYMBOL_START_SHIFT  8
#define PMB_SCP7_VSYNC_OUT_SYMBOL_START_SIGNED 0

/* Register SCP_VSYNC_OUT_SAMPLE_START (PMR_SCP7) */
#define PMB_SCP7_VSYNC_OUT_SAMPLE_START        0x02D0
#define ABS_PMB_SCP7_VSYNC_OUT_SAMPLE_START    0x0205CAD0UL

#define PMB_SCP7_VSYNC_OUT_SAMPLE_START_MASK   0x00FFFF00UL
#define PMB_SCP7_VSYNC_OUT_SAMPLE_START_SHIFT  8
#define PMB_SCP7_VSYNC_OUT_SAMPLE_START_SIGNED 0

/* Register SCP_VSYNC_OUT_SYMBOL_END (PMR_SCP7) */
#define PMB_SCP7_VSYNC_OUT_SYMBOL_END        0x02D4
#define ABS_PMB_SCP7_VSYNC_OUT_SYMBOL_END    0x0205CAD4UL

#define PMB_SCP7_VSYNC_OUT_SYMBOL_END_MASK   0x00FFFF00UL
#define PMB_SCP7_VSYNC_OUT_SYMBOL_END_SHIFT  8
#define PMB_SCP7_VSYNC_OUT_SYMBOL_END_SIGNED 0

/* Register SCP_VSYNC_OUT_SAMPLE_END (PMR_SCP7) */
#define PMB_SCP7_VSYNC_OUT_SAMPLE_END        0x02D8
#define ABS_PMB_SCP7_VSYNC_OUT_SAMPLE_END    0x0205CAD8UL

#define PMB_SCP7_VSYNC_OUT_SAMPLE_END_MASK   0x00FFFF00UL
#define PMB_SCP7_VSYNC_OUT_SAMPLE_END_SHIFT  8
#define PMB_SCP7_VSYNC_OUT_SAMPLE_END_SIGNED 0

/* Register SCP_VSYNC_OUT_POLARITY (PMR_SCP7) */
#define PMB_SCP7_VSYNC_OUT_POLARITY        0x02DC
#define ABS_PMB_SCP7_VSYNC_OUT_POLARITY    0x0205CADCUL

#define PMB_SCP7_VSYNC_OUT_POLARITY_MASK   0x00800000UL
#define PMB_SCP7_VSYNC_OUT_POLARITY_SHIFT  23
#define PMB_SCP7_VSYNC_OUT_POLARITY_SIGNED 0

/* Register SCP_HSYNC_IN_START_SAMPLE (PMR_SCP7) */
#define PMB_SCP7_HSYNC_IN_START_SAMPLE        0x02E0
#define ABS_PMB_SCP7_HSYNC_IN_START_SAMPLE    0x0205CAE0UL

#define PMB_SCP7_HSYNC_IN_START_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP7_HSYNC_IN_START_SAMPLE_SHIFT  8
#define PMB_SCP7_HSYNC_IN_START_SAMPLE_SIGNED 0

/* Register SCP_HSYNC_IN_START_OFFSET (PMR_SCP7) */
#define PMB_SCP7_HSYNC_IN_START_OFFSET        0x02E4
#define ABS_PMB_SCP7_HSYNC_IN_START_OFFSET    0x0205CAE4UL

#define PMB_SCP7_HSYNC_IN_START_OFFSET_MASK   0x00000F00UL
#define PMB_SCP7_HSYNC_IN_START_OFFSET_SHIFT  8
#define PMB_SCP7_HSYNC_IN_START_OFFSET_SIGNED 0

/* Register SCP_HSYNC_IN_END_SAMPLE (PMR_SCP7) */
#define PMB_SCP7_HSYNC_IN_END_SAMPLE        0x02E8
#define ABS_PMB_SCP7_HSYNC_IN_END_SAMPLE    0x0205CAE8UL

#define PMB_SCP7_HSYNC_IN_END_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP7_HSYNC_IN_END_SAMPLE_SHIFT  8
#define PMB_SCP7_HSYNC_IN_END_SAMPLE_SIGNED 0

/* Register SCP_HSYNC_IN_END_OFFSET (PMR_SCP7) */
#define PMB_SCP7_HSYNC_IN_END_OFFSET        0x02EC
#define ABS_PMB_SCP7_HSYNC_IN_END_OFFSET    0x0205CAECUL

#define PMB_SCP7_HSYNC_IN_END_OFFSET_MASK   0x00000F00UL
#define PMB_SCP7_HSYNC_IN_END_OFFSET_SHIFT  8
#define PMB_SCP7_HSYNC_IN_END_OFFSET_SIGNED 0

/* Register SCP_HSYNC_IN_POLARITY (PMR_SCP7) */
#define PMB_SCP7_HSYNC_IN_POLARITY        0x02F0
#define ABS_PMB_SCP7_HSYNC_IN_POLARITY    0x0205CAF0UL

#define PMB_SCP7_HSYNC_IN_POLARITY_MASK   0x00800000UL
#define PMB_SCP7_HSYNC_IN_POLARITY_SHIFT  23
#define PMB_SCP7_HSYNC_IN_POLARITY_SIGNED 0

/* Register SCP_VSYNC_IN_START_SYMBOL (PMR_SCP7) */
#define PMB_SCP7_VSYNC_IN_START_SYMBOL        0x02F4
#define ABS_PMB_SCP7_VSYNC_IN_START_SYMBOL    0x0205CAF4UL

#define PMB_SCP7_VSYNC_IN_START_SYMBOL_MASK   0x00FFFF00UL
#define PMB_SCP7_VSYNC_IN_START_SYMBOL_SHIFT  8
#define PMB_SCP7_VSYNC_IN_START_SYMBOL_SIGNED 0

/* Register SCP_VSYNC_IN_START_SAMPLE (PMR_SCP7) */
#define PMB_SCP7_VSYNC_IN_START_SAMPLE        0x02F8
#define ABS_PMB_SCP7_VSYNC_IN_START_SAMPLE    0x0205CAF8UL

#define PMB_SCP7_VSYNC_IN_START_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP7_VSYNC_IN_START_SAMPLE_SHIFT  8
#define PMB_SCP7_VSYNC_IN_START_SAMPLE_SIGNED 0

/* Register SCP_VSYNC_IN_END_SYMBOL (PMR_SCP7) */
#define PMB_SCP7_VSYNC_IN_END_SYMBOL        0x02FC
#define ABS_PMB_SCP7_VSYNC_IN_END_SYMBOL    0x0205CAFCUL

#define PMB_SCP7_VSYNC_IN_END_SYMBOL_MASK   0x00FFFF00UL
#define PMB_SCP7_VSYNC_IN_END_SYMBOL_SHIFT  8
#define PMB_SCP7_VSYNC_IN_END_SYMBOL_SIGNED 0

/* Register SCP_VSYNC_IN_END_SAMPLE (PMR_SCP7) */
#define PMB_SCP7_VSYNC_IN_END_SAMPLE        0x0300
#define ABS_PMB_SCP7_VSYNC_IN_END_SAMPLE    0x0205CB00UL

#define PMB_SCP7_VSYNC_IN_END_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP7_VSYNC_IN_END_SAMPLE_SHIFT  8
#define PMB_SCP7_VSYNC_IN_END_SAMPLE_SIGNED 0

/* Register SCP_VSYNC_IN_POLARITY (PMR_SCP7) */
#define PMB_SCP7_VSYNC_IN_POLARITY        0x0304
#define ABS_PMB_SCP7_VSYNC_IN_POLARITY    0x0205CB04UL

#define PMB_SCP7_VSYNC_IN_POLARITY_MASK   0x00800000UL
#define PMB_SCP7_VSYNC_IN_POLARITY_SHIFT  23
#define PMB_SCP7_VSYNC_IN_POLARITY_SIGNED 0

/* Register SCP_DRM_DECIMATOR_CTRL (PMR_SCP7) */
#define PMB_SCP7_DRM_DECIMATOR_CTRL     0x0330
#define ABS_PMB_SCP7_DRM_DECIMATOR_CTRL 0x0205CB30UL

#define PMB_SCP7_DRM_DEC_RATIO_MASK     0x00000F00UL
#define PMB_SCP7_DRM_DEC_RATIO_SHIFT    8
#define PMB_SCP7_DRM_DEC_RATIO_SIGNED   0

#define PMB_SCP7_DRM_DEC_EN_MASK        0x00001000UL
#define PMB_SCP7_DRM_DEC_EN_SHIFT       12
#define PMB_SCP7_DRM_DEC_EN_SIGNED      0

/* Register SCP_CORE_ID (PMR_SCP7) */
#define PMB_SCP7_CORE_ID            0x0340
#define ABS_PMB_SCP7_CORE_ID        0x0205CB40UL

#define PMB_SCP7_CORE_CONFIG_MASK   0x000000FFUL
#define PMB_SCP7_CORE_CONFIG_SHIFT  0
#define PMB_SCP7_CORE_CONFIG_SIGNED 0

#define PMB_SCP7_CORE_ID_MASK       0x0000FF00UL
#define PMB_SCP7_CORE_ID_SHIFT      8
#define PMB_SCP7_CORE_ID_SIGNED     0

#define PMB_SCP7_GROUP_ID_MASK      0x00FF0000UL
#define PMB_SCP7_GROUP_ID_SHIFT     16
#define PMB_SCP7_GROUP_ID_SIGNED    0

/* Register SCP_CORE_REVISION (PMR_SCP7) */
#define PMB_SCP7_CORE_REVISION          0x0350
#define ABS_PMB_SCP7_CORE_REVISION      0x0205CB50UL

#define PMB_SCP7_MAINTENANCE_REV_MASK   0x000000FFUL
#define PMB_SCP7_MAINTENANCE_REV_SHIFT  0
#define PMB_SCP7_MAINTENANCE_REV_SIGNED 0

#define PMB_SCP7_MINOR_REV_MASK         0x0000FF00UL
#define PMB_SCP7_MINOR_REV_SHIFT        8
#define PMB_SCP7_MINOR_REV_SIGNED       0

#define PMB_SCP7_MAJOR_REV_MASK         0x00FF0000UL
#define PMB_SCP7_MAJOR_REV_SHIFT        16
#define PMB_SCP7_MAJOR_REV_SIGNED       0

/* Register SCP_TBUS_CONTROL (PMR_SCP7) */
#define PMB_SCP7_TBUS_CONTROL              0x0380
#define ABS_PMB_SCP7_TBUS_CONTROL          0x0205CB80UL

#define PMB_SCP7_TBUS_OUTPUT_STALL_MASK    0x00100000UL
#define PMB_SCP7_TBUS_OUTPUT_STALL_SHIFT   20
#define PMB_SCP7_TBUS_OUTPUT_STALL_SIGNED  0

#define PMB_SCP7_TBUS_OUTPUT_ENABLE_MASK   0x00200000UL
#define PMB_SCP7_TBUS_OUTPUT_ENABLE_SHIFT  21
#define PMB_SCP7_TBUS_OUTPUT_ENABLE_SIGNED 0

#define PMB_SCP7_TBUS_DEBUG_MODE_MASK      0x00400000UL
#define PMB_SCP7_TBUS_DEBUG_MODE_SHIFT     22
#define PMB_SCP7_TBUS_DEBUG_MODE_SIGNED    0

#define PMB_SCP7_TBUS_OUTPUT_MODE_MASK     0x00800000UL
#define PMB_SCP7_TBUS_OUTPUT_MODE_SHIFT    23
#define PMB_SCP7_TBUS_OUTPUT_MODE_SIGNED   0

/* Register SCP_TBUS_DEBUG_DATA (PMR_SCP7) */
#define PMB_SCP7_TBUS_DEBUG_DATA             0x0384
#define ABS_PMB_SCP7_TBUS_DEBUG_DATA         0x0205CB84UL

#define PMB_SCP7_TBUS_DEBUG_DATAOUT_Q_MASK   0x00000FFFUL
#define PMB_SCP7_TBUS_DEBUG_DATAOUT_Q_SHIFT  0
#define PMB_SCP7_TBUS_DEBUG_DATAOUT_Q_SIGNED 0

#define PMB_SCP7_TBUS_DEBUG_DATAOUT_I_MASK   0x00FFF000UL
#define PMB_SCP7_TBUS_DEBUG_DATAOUT_I_SHIFT  12
#define PMB_SCP7_TBUS_DEBUG_DATAOUT_I_SIGNED 0

/* Register SCP_TBUS_DEBUG_EOP (PMR_SCP7) */
#define PMB_SCP7_TBUS_DEBUG_EOP        0x0388
#define ABS_PMB_SCP7_TBUS_DEBUG_EOP    0x0205CB88UL

#define PMB_SCP7_TBUS_DEBUG_EOP_MASK   0x00800000UL
#define PMB_SCP7_TBUS_DEBUG_EOP_SHIFT  23
#define PMB_SCP7_TBUS_DEBUG_EOP_SIGNED 0

/* Register SCP_TBUS_DEBUG_VALID (PMR_SCP7) */
#define PMB_SCP7_TBUS_DEBUG_VALID           0x038C
#define ABS_PMB_SCP7_TBUS_DEBUG_VALID       0x0205CB8CUL

#define PMB_SCP7_TBUS_DEBUG_VALIDOUT_MASK   0x00800000UL
#define PMB_SCP7_TBUS_DEBUG_VALIDOUT_SHIFT  23
#define PMB_SCP7_TBUS_DEBUG_VALIDOUT_SIGNED 0

/* Register SCP_ISCR_CONTROL (PMR_SCP7) */
#define PMB_SCP7_ISCR_CONTROL       0x0390
#define ABS_PMB_SCP7_ISCR_CONTROL   0x0205CB90UL

#define PMB_SCP7_ISCR_ENABLE_MASK   0x00000100UL
#define PMB_SCP7_ISCR_ENABLE_SHIFT  8
#define PMB_SCP7_ISCR_ENABLE_SIGNED 0

/* Register SCP_ISCR_COUNTER0 (PMR_SCP7) */
#define PMB_SCP7_ISCR_COUNTER0           0x0394
#define ABS_PMB_SCP7_ISCR_COUNTER0       0x0205CB94UL

#define PMB_SCP7_ISCR_COUNTER_LOW_MASK   0x00FFFFFFUL
#define PMB_SCP7_ISCR_COUNTER_LOW_SHIFT  0
#define PMB_SCP7_ISCR_COUNTER_LOW_SIGNED 0

/* Register SCP_ISCR_COUNTER1 (PMR_SCP7) */
#define PMB_SCP7_ISCR_COUNTER1            0x0398
#define ABS_PMB_SCP7_ISCR_COUNTER1        0x0205CB98UL

#define PMB_SCP7_ISCR_COUNTER_HIGH_MASK   0x00FFFFFFUL
#define PMB_SCP7_ISCR_COUNTER_HIGH_SHIFT  0
#define PMB_SCP7_ISCR_COUNTER_HIGH_SIGNED 0

/* Register SCP_ISCR_STATUS0 (PMR_SCP7) */
#define PMB_SCP7_ISCR_STATUS0              0x039C
#define ABS_PMB_SCP7_ISCR_STATUS0          0x0205CB9CUL

#define PMB_SCP7_ISCR_SYM_START_LOW_MASK   0x00FFFFFFUL
#define PMB_SCP7_ISCR_SYM_START_LOW_SHIFT  0
#define PMB_SCP7_ISCR_SYM_START_LOW_SIGNED 0

/* Register SCP_ISCR_STATUS1 (PMR_SCP7) */
#define PMB_SCP7_ISCR_STATUS1               0x03A0
#define ABS_PMB_SCP7_ISCR_STATUS1           0x0205CBA0UL

#define PMB_SCP7_ISCR_SYM_START_HIGH_MASK   0x00FFFFFFUL
#define PMB_SCP7_ISCR_SYM_START_HIGH_SHIFT  0
#define PMB_SCP7_ISCR_SYM_START_HIGH_SIGNED 0

/* Register SCP_CONFIGURATION (PMR_SCP7) */
#define PMB_SCP7_CONFIGURATION                   0x03A4
#define ABS_PMB_SCP7_CONFIGURATION               0x0205CBA4UL

#define PMB_SCP7_CONFIGURATION_DRM_DECIM_MASK    0x00000002UL
#define PMB_SCP7_CONFIGURATION_DRM_DECIM_SHIFT   1
#define PMB_SCP7_CONFIGURATION_DRM_DECIM_SIGNED  0

#define PMB_SCP7_CONFIGURATION_EARLY_GAIN_MASK   0x00000010UL
#define PMB_SCP7_CONFIGURATION_EARLY_GAIN_SHIFT  4
#define PMB_SCP7_CONFIGURATION_EARLY_GAIN_SIGNED 0

#define PMB_SCP7_CONFIGURATION_MIXER_MASK        0x00000080UL
#define PMB_SCP7_CONFIGURATION_MIXER_SHIFT       7
#define PMB_SCP7_CONFIGURATION_MIXER_SIGNED      0

#define PMB_SCP7_CONFIGURATION_CIC_MASK          0x00000400UL
#define PMB_SCP7_CONFIGURATION_CIC_SHIFT         10
#define PMB_SCP7_CONFIGURATION_CIC_SIGNED        0

#define PMB_SCP7_CONFIGURATION_NOTCH_MASK        0x00001800UL
#define PMB_SCP7_CONFIGURATION_NOTCH_SHIFT       11
#define PMB_SCP7_CONFIGURATION_NOTCH_SIGNED      0

#define PMB_SCP7_CONFIGURATION_LATE_GAIN_MASK    0x00002000UL
#define PMB_SCP7_CONFIGURATION_LATE_GAIN_SHIFT   13
#define PMB_SCP7_CONFIGURATION_LATE_GAIN_SIGNED  0

#define PMB_SCP7_CONFIGURATION_IMPULSE_MASK      0x00004000UL
#define PMB_SCP7_CONFIGURATION_IMPULSE_SHIFT     14
#define PMB_SCP7_CONFIGURATION_IMPULSE_SIGNED    0

#define PMB_SCP7_CONFIGURATION_VID_SYNC_MASK     0x00010000UL
#define PMB_SCP7_CONFIGURATION_VID_SYNC_SHIFT    16
#define PMB_SCP7_CONFIGURATION_VID_SYNC_SIGNED   0

#define PMB_SCP7_CONFIGURATION_DMAOP_MASK        0x00020000UL
#define PMB_SCP7_CONFIGURATION_DMAOP_SHIFT       17
#define PMB_SCP7_CONFIGURATION_DMAOP_SIGNED      0

/* Register SCP_CONTROL (PMR_SCP8) */
#define PMB_SCP8_CONTROL                    0x0000
#define ABS_PMB_SCP8_CONTROL                0x0205D000UL

#define PMB_SCP8_N_SEL_MASK                 0x0000000FUL
#define PMB_SCP8_N_SEL_SHIFT                0
#define PMB_SCP8_N_SEL_SIGNED               0

#define PMB_SCP8_P_SEL_MASK                 0x00000030UL
#define PMB_SCP8_P_SEL_SHIFT                4
#define PMB_SCP8_P_SEL_SIGNED               0

#define PMB_SCP8_FORMAT_MASK                0x00000040UL
#define PMB_SCP8_FORMAT_SHIFT               6
#define PMB_SCP8_FORMAT_SIGNED              0

#define PMB_SCP8_SOURCE_MASK                0x00000180UL
#define PMB_SCP8_SOURCE_SHIFT               7
#define PMB_SCP8_SOURCE_SIGNED              0

#define PMB_SCP8_INPUT_MODE_MASK            0x00000200UL
#define PMB_SCP8_INPUT_MODE_SHIFT           9
#define PMB_SCP8_INPUT_MODE_SIGNED          0

#define PMB_SCP8_INVERT_SPECTRUM_MASK       0x00000400UL
#define PMB_SCP8_INVERT_SPECTRUM_SHIFT      10
#define PMB_SCP8_INVERT_SPECTRUM_SIGNED     0

#define PMB_SCP8_SYNCHRONIZE_UPDATES_MASK   0x00000800UL
#define PMB_SCP8_SYNCHRONIZE_UPDATES_SHIFT  11
#define PMB_SCP8_SYNCHRONIZE_UPDATES_SIGNED 0

#define PMB_SCP8_RESET_MASK                 0x00001000UL
#define PMB_SCP8_RESET_SHIFT                12
#define PMB_SCP8_RESET_SIGNED               0

#define PMB_SCP8_CLEAR_PHASE_MASK           0x00002000UL
#define PMB_SCP8_CLEAR_PHASE_SHIFT          13
#define PMB_SCP8_CLEAR_PHASE_SIGNED         0

#define PMB_SCP8_SET_SCP_POWER_MASK         0x0000C000UL
#define PMB_SCP8_SET_SCP_POWER_SHIFT        14
#define PMB_SCP8_SET_SCP_POWER_SIGNED       0

#define PMB_SCP8_SET_ADC_POWER_MASK         0x00030000UL
#define PMB_SCP8_SET_ADC_POWER_SHIFT        16
#define PMB_SCP8_SET_ADC_POWER_SIGNED       0

#define PMB_SCP8_SET_ACTIVE_FRAME_MASK      0x000C0000UL
#define PMB_SCP8_SET_ACTIVE_FRAME_SHIFT     18
#define PMB_SCP8_SET_ACTIVE_FRAME_SIGNED    0

#define PMB_SCP8_STC_FRAME_START_MASK       0x00100000UL
#define PMB_SCP8_STC_FRAME_START_SHIFT      20
#define PMB_SCP8_STC_FRAME_START_SIGNED     0

#define PMB_SCP8_MODE_MASK                  0x00E00000UL
#define PMB_SCP8_MODE_SHIFT                 21
#define PMB_SCP8_MODE_SIGNED                0

/* Register SCP_STATUS (PMR_SCP8) */
#define PMB_SCP8_STATUS              0x0004
#define ABS_PMB_SCP8_STATUS          0x0205D004UL

#define PMB_SCP8_POWER_MASK          0x0000C000UL
#define PMB_SCP8_POWER_SHIFT         14
#define PMB_SCP8_POWER_SIGNED        0

#define PMB_SCP8_ADC_POWER_MASK      0x00030000UL
#define PMB_SCP8_ADC_POWER_SHIFT     16
#define PMB_SCP8_ADC_POWER_SIGNED    0

#define PMB_SCP8_ACTIVE_FRAME_MASK   0x00040000UL
#define PMB_SCP8_ACTIVE_FRAME_SHIFT  18
#define PMB_SCP8_ACTIVE_FRAME_SIGNED 0

#define PMB_SCP8_IRQ_DMA_OP_MASK     0x00400000UL
#define PMB_SCP8_IRQ_DMA_OP_SHIFT    22
#define PMB_SCP8_IRQ_DMA_OP_SIGNED   0

#define PMB_SCP8_IRQ_SCP_MASK        0x00800000UL
#define PMB_SCP8_IRQ_SCP_SHIFT       23
#define PMB_SCP8_IRQ_SCP_SIGNED      0

/* Register SCP_INTERRUPT_STATUS (PMR_SCP8) */
#define PMB_SCP8_INTERRUPT_STATUS           0x0008
#define ABS_PMB_SCP8_INTERRUPT_STATUS       0x0205D008UL

#define PMB_SCP8_TBUS_OVERFLOW_EVENT_MASK   0x00100000UL
#define PMB_SCP8_TBUS_OVERFLOW_EVENT_SHIFT  20
#define PMB_SCP8_TBUS_OVERFLOW_EVENT_SIGNED 0

#define PMB_SCP8_OVERFLOW_EVENT_MASK        0x00200000UL
#define PMB_SCP8_OVERFLOW_EVENT_SHIFT       21
#define PMB_SCP8_OVERFLOW_EVENT_SIGNED      0

#define PMB_SCP8_COMPARE_EVENT_MASK         0x00400000UL
#define PMB_SCP8_COMPARE_EVENT_SHIFT        22
#define PMB_SCP8_COMPARE_EVENT_SIGNED       0

#define PMB_SCP8_AGC_COUNTS_EVENT_MASK      0x00800000UL
#define PMB_SCP8_AGC_COUNTS_EVENT_SHIFT     23
#define PMB_SCP8_AGC_COUNTS_EVENT_SIGNED    0

/* Register SCP_INTERRUPT_ENABLE (PMR_SCP8) */
#define PMB_SCP8_INTERRUPT_ENABLE            0x000C
#define ABS_PMB_SCP8_INTERRUPT_ENABLE        0x0205D00CUL

#define PMB_SCP8_TBUS_OVERFLOW_ENABLE_MASK   0x00100000UL
#define PMB_SCP8_TBUS_OVERFLOW_ENABLE_SHIFT  20
#define PMB_SCP8_TBUS_OVERFLOW_ENABLE_SIGNED 0

#define PMB_SCP8_OVERFLOW_ENABLE_MASK        0x00200000UL
#define PMB_SCP8_OVERFLOW_ENABLE_SHIFT       21
#define PMB_SCP8_OVERFLOW_ENABLE_SIGNED      0

#define PMB_SCP8_COMPARE_ENABLE_MASK         0x00400000UL
#define PMB_SCP8_COMPARE_ENABLE_SHIFT        22
#define PMB_SCP8_COMPARE_ENABLE_SIGNED       0

#define PMB_SCP8_AGC_COUNTS_ENABLE_MASK      0x00800000UL
#define PMB_SCP8_AGC_COUNTS_ENABLE_SHIFT     23
#define PMB_SCP8_AGC_COUNTS_ENABLE_SIGNED    0

/* Register SCP_INTERRUPT_CLEAR (PMR_SCP8) */
#define PMB_SCP8_INTERRUPT_CLEAR            0x0010
#define ABS_PMB_SCP8_INTERRUPT_CLEAR        0x0205D010UL

#define PMB_SCP8_TBUS_OVERFLOW_CLEAR_MASK   0x00100000UL
#define PMB_SCP8_TBUS_OVERFLOW_CLEAR_SHIFT  20
#define PMB_SCP8_TBUS_OVERFLOW_CLEAR_SIGNED 0

#define PMB_SCP8_OVERFLOW_CLEAR_MASK        0x00200000UL
#define PMB_SCP8_OVERFLOW_CLEAR_SHIFT       21
#define PMB_SCP8_OVERFLOW_CLEAR_SIGNED      0

#define PMB_SCP8_COMPARE_CLEAR_MASK         0x00400000UL
#define PMB_SCP8_COMPARE_CLEAR_SHIFT        22
#define PMB_SCP8_COMPARE_CLEAR_SIGNED       0

#define PMB_SCP8_AGC_COUNTS_CLEAR_MASK      0x00800000UL
#define PMB_SCP8_AGC_COUNTS_CLEAR_SHIFT     23
#define PMB_SCP8_AGC_COUNTS_CLEAR_SIGNED    0

/* Register SCP_INPUT_SAMPLE (PMR_SCP8) */
#define PMB_SCP8_INPUT_SAMPLE     0x0014
#define ABS_PMB_SCP8_INPUT_SAMPLE 0x0205D014UL

#define PMB_SCP8_INPUT_Q_MASK     0x00000FFFUL
#define PMB_SCP8_INPUT_Q_SHIFT    0
#define PMB_SCP8_INPUT_Q_SIGNED   0

#define PMB_SCP8_INPUT_I_MASK     0x00FFF000UL
#define PMB_SCP8_INPUT_I_SHIFT    12
#define PMB_SCP8_INPUT_I_SIGNED   0

/* Register SCP_REFERENCE_CLOCK_CONTROL_N (PMR_SCP8) */
#define PMB_SCP8_REFERENCE_CLOCK_CONTROL_N     0x0018
#define ABS_PMB_SCP8_REFERENCE_CLOCK_CONTROL_N 0x0205D018UL

#define PMB_SCP8_N_MASK                        0x00FFFF00UL
#define PMB_SCP8_N_SHIFT                       8
#define PMB_SCP8_N_SIGNED                      0

/* Register SCP_REFERENCE_CLOCK_CONTROL_M (PMR_SCP8) */
#define PMB_SCP8_REFERENCE_CLOCK_CONTROL_M     0x001C
#define ABS_PMB_SCP8_REFERENCE_CLOCK_CONTROL_M 0x0205D01CUL

#define PMB_SCP8_M_MASK                        0x00FFFF00UL
#define PMB_SCP8_M_SHIFT                       8
#define PMB_SCP8_M_SIGNED                      0

/* Register SCP_CIC_BYPASS (PMR_SCP8) */
#define PMB_SCP8_CIC_BYPASS        0x0020
#define ABS_PMB_SCP8_CIC_BYPASS    0x0205D020UL

#define PMB_SCP8_CIC_BYPASS_MASK   0x00800000UL
#define PMB_SCP8_CIC_BYPASS_SHIFT  23
#define PMB_SCP8_CIC_BYPASS_SIGNED 0

/* Register SCP_RSSI_INPUT (PMR_SCP8) */
#define PMB_SCP8_RSSI_INPUT        0x0024
#define ABS_PMB_SCP8_RSSI_INPUT    0x0205D024UL

#define PMB_SCP8_RSSI_INPUT_MASK   0x000FFF00UL
#define PMB_SCP8_RSSI_INPUT_SHIFT  8
#define PMB_SCP8_RSSI_INPUT_SIGNED 0

/* Register SCP_CONTROL2 (PMR_SCP8) */
#define PMB_SCP8_CONTROL2                0x0028
#define ABS_PMB_SCP8_CONTROL2            0x0205D028UL

#define PMB_SCP8_WLAN_EDAGC_START_MASK   0x00800000UL
#define PMB_SCP8_WLAN_EDAGC_START_SHIFT  23
#define PMB_SCP8_WLAN_EDAGC_START_SIGNED 0

/* Register SCP_DMA_OUTPUT_CONTROL (PMR_SCP8) */
#define PMB_SCP8_DMA_OUTPUT_CONTROL     0x0040
#define ABS_PMB_SCP8_DMA_OUTPUT_CONTROL 0x0205D040UL

#define PMB_SCP8_DMA_SYNC_DEBUG_MASK    0x00100000UL
#define PMB_SCP8_DMA_SYNC_DEBUG_SHIFT   20
#define PMB_SCP8_DMA_SYNC_DEBUG_SIGNED  0

#define PMB_SCP8_DMA_SYNC_BYPASS_MASK   0x00200000UL
#define PMB_SCP8_DMA_SYNC_BYPASS_SHIFT  21
#define PMB_SCP8_DMA_SYNC_BYPASS_SIGNED 0

#define PMB_SCP8_DMA_SYNC_ENABLE_MASK   0x00400000UL
#define PMB_SCP8_DMA_SYNC_ENABLE_SHIFT  22
#define PMB_SCP8_DMA_SYNC_ENABLE_SIGNED 0

#define PMB_SCP8_BYPASS_MASK            0x00800000UL
#define PMB_SCP8_BYPASS_SHIFT           23
#define PMB_SCP8_BYPASS_SIGNED          0

/* Register SCP_DMA_OUTPUT_STATUS (PMR_SCP8) */
#define PMB_SCP8_DMA_OUTPUT_STATUS        0x0044
#define ABS_PMB_SCP8_DMA_OUTPUT_STATUS    0x0205D044UL

#define PMB_SCP8_DMA_SYNC_STATE_MASK      0x00180000UL
#define PMB_SCP8_DMA_SYNC_STATE_SHIFT     19
#define PMB_SCP8_DMA_SYNC_STATE_SIGNED    0

#define PMB_SCP8_OP_FIFO_NOT_EMPTY_MASK   0x00200000UL
#define PMB_SCP8_OP_FIFO_NOT_EMPTY_SHIFT  21
#define PMB_SCP8_OP_FIFO_NOT_EMPTY_SIGNED 0

#define PMB_SCP8_OP_FIFO_FULL_MASK        0x00400000UL
#define PMB_SCP8_OP_FIFO_FULL_SHIFT       22
#define PMB_SCP8_OP_FIFO_FULL_SIGNED      0

#define PMB_SCP8_OP_FIFO_HALF_FULL_MASK   0x00800000UL
#define PMB_SCP8_OP_FIFO_HALF_FULL_SHIFT  23
#define PMB_SCP8_OP_FIFO_HALF_FULL_SIGNED 0

/* Register SCP_DMA_OUTPUT_INTERRUPT_STATUS (PMR_SCP8) */
#define PMB_SCP8_DMA_OUTPUT_INTERRUPT_STATUS     0x0048
#define ABS_PMB_SCP8_DMA_OUTPUT_INTERRUPT_STATUS 0x0205D048UL

#define PMB_SCP8_OP_FIFO_NOT_EMPTY_EVENT_MASK    0x00200000UL
#define PMB_SCP8_OP_FIFO_NOT_EMPTY_EVENT_SHIFT   21
#define PMB_SCP8_OP_FIFO_NOT_EMPTY_EVENT_SIGNED  0

#define PMB_SCP8_OP_FIFO_FULL_EVENT_MASK         0x00400000UL
#define PMB_SCP8_OP_FIFO_FULL_EVENT_SHIFT        22
#define PMB_SCP8_OP_FIFO_FULL_EVENT_SIGNED       0

#define PMB_SCP8_OP_FIFO_HALF_FULL_EVENT_MASK    0x00800000UL
#define PMB_SCP8_OP_FIFO_HALF_FULL_EVENT_SHIFT   23
#define PMB_SCP8_OP_FIFO_HALF_FULL_EVENT_SIGNED  0

/* Register SCP_DMA_OUTPUT_INTERRUPT_ENABLE (PMR_SCP8) */
#define PMB_SCP8_DMA_OUTPUT_INTERRUPT_ENABLE     0x004C
#define ABS_PMB_SCP8_DMA_OUTPUT_INTERRUPT_ENABLE 0x0205D04CUL

#define PMB_SCP8_OP_FIFO_NOT_EMPTY_ENABLE_MASK   0x00200000UL
#define PMB_SCP8_OP_FIFO_NOT_EMPTY_ENABLE_SHIFT  21
#define PMB_SCP8_OP_FIFO_NOT_EMPTY_ENABLE_SIGNED 0

#define PMB_SCP8_OP_FIFO_FULL_ENABLE_MASK        0x00400000UL
#define PMB_SCP8_OP_FIFO_FULL_ENABLE_SHIFT       22
#define PMB_SCP8_OP_FIFO_FULL_ENABLE_SIGNED      0

#define PMB_SCP8_OP_FIFO_HALF_FULL_ENABLE_MASK   0x00800000UL
#define PMB_SCP8_OP_FIFO_HALF_FULL_ENABLE_SHIFT  23
#define PMB_SCP8_OP_FIFO_HALF_FULL_ENABLE_SIGNED 0

/* Register SCP_DMA_OUTPUT_INTERRUPT_CLEAR (PMR_SCP8) */
#define PMB_SCP8_DMA_OUTPUT_INTERRUPT_CLEAR     0x0050
#define ABS_PMB_SCP8_DMA_OUTPUT_INTERRUPT_CLEAR 0x0205D050UL

#define PMB_SCP8_OP_FIFO_NOT_EMPTY_CLEAR_MASK   0x00200000UL
#define PMB_SCP8_OP_FIFO_NOT_EMPTY_CLEAR_SHIFT  21
#define PMB_SCP8_OP_FIFO_NOT_EMPTY_CLEAR_SIGNED 0

#define PMB_SCP8_OP_FIFO_FULL_CLEAR_MASK        0x00400000UL
#define PMB_SCP8_OP_FIFO_FULL_CLEAR_SHIFT       22
#define PMB_SCP8_OP_FIFO_FULL_CLEAR_SIGNED      0

#define PMB_SCP8_OP_FIFO_HALF_FULL_CLEAR_MASK   0x00800000UL
#define PMB_SCP8_OP_FIFO_HALF_FULL_CLEAR_SHIFT  23
#define PMB_SCP8_OP_FIFO_HALF_FULL_CLEAR_SIGNED 0

/* Register SCP_DMA_OUTPUT_SAMPLE (PMR_SCP8) */
#define PMB_SCP8_DMA_OUTPUT_SAMPLE     0x0054
#define ABS_PMB_SCP8_DMA_OUTPUT_SAMPLE 0x0205D054UL

#define PMB_SCP8_START_TRANSFER_MASK   0x00000001UL
#define PMB_SCP8_START_TRANSFER_SHIFT  0
#define PMB_SCP8_START_TRANSFER_SIGNED 0

#define PMB_SCP8_OUTPUT_Q_MASK         0x0000FFF0UL
#define PMB_SCP8_OUTPUT_Q_SHIFT        4
#define PMB_SCP8_OUTPUT_Q_SIGNED       0

#define PMB_SCP8_OUTPUT_I_MASK         0xFFF00000UL
#define PMB_SCP8_OUTPUT_I_SHIFT        20
#define PMB_SCP8_OUTPUT_I_SIGNED       0

/* Register SCP_EARLY_COARSE_GAIN (PMR_SCP8) */
#define PMB_SCP8_EARLY_COARSE_GAIN        0x0060
#define ABS_PMB_SCP8_EARLY_COARSE_GAIN    0x0205D060UL

#define PMB_SCP8_EARLY_COARSE_GAIN_MASK   0x00800000UL
#define PMB_SCP8_EARLY_COARSE_GAIN_SHIFT  23
#define PMB_SCP8_EARLY_COARSE_GAIN_SIGNED 0

/* Register SCP_EARLY_FINE_GAIN_I (PMR_SCP8) */
#define PMB_SCP8_EARLY_FINE_GAIN_I     0x0064
#define ABS_PMB_SCP8_EARLY_FINE_GAIN_I 0x0205D064UL

#define PMB_SCP8_EARLY_I_GAIN_MASK     0x00FFE000UL
#define PMB_SCP8_EARLY_I_GAIN_SHIFT    13
#define PMB_SCP8_EARLY_I_GAIN_SIGNED   0

/* Register SCP_EARLY_FINE_GAIN_Q (PMR_SCP8) */
#define PMB_SCP8_EARLY_FINE_GAIN_Q     0x0068
#define ABS_PMB_SCP8_EARLY_FINE_GAIN_Q 0x0205D068UL

#define PMB_SCP8_EARLY_Q_GAIN_MASK     0x00FFE000UL
#define PMB_SCP8_EARLY_Q_GAIN_SHIFT    13
#define PMB_SCP8_EARLY_Q_GAIN_SIGNED   0

/* Register SCP_EARLY_ANGLE_IQ (PMR_SCP8) */
#define PMB_SCP8_EARLY_ANGLE_IQ           0x006C
#define ABS_PMB_SCP8_EARLY_ANGLE_IQ       0x0205D06CUL

#define PMB_SCP8_EARLY_I_TO_Q_GAIN_MASK   0x00FFE000UL
#define PMB_SCP8_EARLY_I_TO_Q_GAIN_SHIFT  13
#define PMB_SCP8_EARLY_I_TO_Q_GAIN_SIGNED 0

/* Register SCP_LATE_COARSE_GAIN (PMR_SCP8) */
#define PMB_SCP8_LATE_COARSE_GAIN        0x0074
#define ABS_PMB_SCP8_LATE_COARSE_GAIN    0x0205D074UL

#define PMB_SCP8_LATE_COARSE_GAIN_MASK   0x00800000UL
#define PMB_SCP8_LATE_COARSE_GAIN_SHIFT  23
#define PMB_SCP8_LATE_COARSE_GAIN_SIGNED 0

/* Register SCP_LATE_FINE_GAIN_I (PMR_SCP8) */
#define PMB_SCP8_LATE_FINE_GAIN_I     0x0078
#define ABS_PMB_SCP8_LATE_FINE_GAIN_I 0x0205D078UL

#define PMB_SCP8_LATE_I_GAIN_MASK     0x00FFE000UL
#define PMB_SCP8_LATE_I_GAIN_SHIFT    13
#define PMB_SCP8_LATE_I_GAIN_SIGNED   0

/* Register SCP_LATE_FINE_GAIN_Q (PMR_SCP8) */
#define PMB_SCP8_LATE_FINE_GAIN_Q     0x007C
#define ABS_PMB_SCP8_LATE_FINE_GAIN_Q 0x0205D07CUL

#define PMB_SCP8_LATE_Q_GAIN_MASK     0x00FFE000UL
#define PMB_SCP8_LATE_Q_GAIN_SHIFT    13
#define PMB_SCP8_LATE_Q_GAIN_SIGNED   0

/* Register SCP_DC_OFFSET_I (PMR_SCP8) */
#define PMB_SCP8_DC_OFFSET_I             0x0088
#define ABS_PMB_SCP8_DC_OFFSET_I         0x0205D088UL

#define PMB_SCP8_DC_OFFSET_FRAC_I_MASK   0x00000FFFUL
#define PMB_SCP8_DC_OFFSET_FRAC_I_SHIFT  0
#define PMB_SCP8_DC_OFFSET_FRAC_I_SIGNED 0

#define PMB_SCP8_DC_OFFSET_I_MASK        0x00FFF000UL
#define PMB_SCP8_DC_OFFSET_I_SHIFT       12
#define PMB_SCP8_DC_OFFSET_I_SIGNED      0

/* Register SCP_DC_OFFSET_Q (PMR_SCP8) */
#define PMB_SCP8_DC_OFFSET_Q             0x008C
#define ABS_PMB_SCP8_DC_OFFSET_Q         0x0205D08CUL

#define PMB_SCP8_DC_OFFSET_FRAC_Q_MASK   0x00000FFFUL
#define PMB_SCP8_DC_OFFSET_FRAC_Q_SHIFT  0
#define PMB_SCP8_DC_OFFSET_FRAC_Q_SIGNED 0

#define PMB_SCP8_DC_OFFSET_Q_MASK        0x00FFF000UL
#define PMB_SCP8_DC_OFFSET_Q_SHIFT       12
#define PMB_SCP8_DC_OFFSET_Q_SIGNED      0

/* Register SCP_EXT_GAIN_CONTROL_1 (PMR_SCP8) */
#define PMB_SCP8_EXT_GAIN_CONTROL_1     0x0090
#define ABS_PMB_SCP8_EXT_GAIN_CONTROL_1 0x0205D090UL

#define PMB_SCP8_GAIN_CONTROL_1_MASK    0x00FFF000UL
#define PMB_SCP8_GAIN_CONTROL_1_SHIFT   12
#define PMB_SCP8_GAIN_CONTROL_1_SIGNED  0

/* Register SCP_EXT_GAIN_CONTROL_2 (PMR_SCP8) */
#define PMB_SCP8_EXT_GAIN_CONTROL_2     0x0094
#define ABS_PMB_SCP8_EXT_GAIN_CONTROL_2 0x0205D094UL

#define PMB_SCP8_GAIN_CONTROL_2_MASK    0x00FFF000UL
#define PMB_SCP8_GAIN_CONTROL_2_SHIFT   12
#define PMB_SCP8_GAIN_CONTROL_2_SIGNED  0

/* Register SCP_EXT_OFFSET_CONTROL_1 (PMR_SCP8) */
#define PMB_SCP8_EXT_OFFSET_CONTROL_1     0x0098
#define ABS_PMB_SCP8_EXT_OFFSET_CONTROL_1 0x0205D098UL

#define PMB_SCP8_OFFSET_CONTROL_1_MASK    0x00FFF000UL
#define PMB_SCP8_OFFSET_CONTROL_1_SHIFT   12
#define PMB_SCP8_OFFSET_CONTROL_1_SIGNED  0

/* Register SCP_EXT_OFFSET_CONTROL_2 (PMR_SCP8) */
#define PMB_SCP8_EXT_OFFSET_CONTROL_2     0x009C
#define ABS_PMB_SCP8_EXT_OFFSET_CONTROL_2 0x0205D09CUL

#define PMB_SCP8_OFFSET_CONTROL_2_MASK    0x00FFF000UL
#define PMB_SCP8_OFFSET_CONTROL_2_SHIFT   12
#define PMB_SCP8_OFFSET_CONTROL_2_SIGNED  0

/* Register SCP_EARLY_GAIN_BYPASS (PMR_SCP8) */
#define PMB_SCP8_EARLY_GAIN_BYPASS     0x00A0
#define ABS_PMB_SCP8_EARLY_GAIN_BYPASS 0x0205D0A0UL

#define PMB_SCP8_EARLY_BYPASS_MASK     0x00800000UL
#define PMB_SCP8_EARLY_BYPASS_SHIFT    23
#define PMB_SCP8_EARLY_BYPASS_SIGNED   0

/* Register SCP_LATE_GAIN_BYPASS (PMR_SCP8) */
#define PMB_SCP8_LATE_GAIN_BYPASS     0x00A4
#define ABS_PMB_SCP8_LATE_GAIN_BYPASS 0x0205D0A4UL

#define PMB_SCP8_LATE_BYPASS_MASK     0x00800000UL
#define PMB_SCP8_LATE_BYPASS_SHIFT    23
#define PMB_SCP8_LATE_BYPASS_SIGNED   0

/* Register SCP_IQCORR_CONTROL (PMR_SCP8) */
#define PMB_SCP8_IQCORR_CONTROL       0x00B0
#define ABS_PMB_SCP8_IQCORR_CONTROL   0x0205D0B0UL

#define PMB_SCP8_IQCORR_ENABLE_MASK   0x00800000UL
#define PMB_SCP8_IQCORR_ENABLE_SHIFT  23
#define PMB_SCP8_IQCORR_ENABLE_SIGNED 0

/* Register SCP_IQCORR_STATUS (PMR_SCP8) */
#define PMB_SCP8_IQCORR_STATUS     0x00B4
#define ABS_PMB_SCP8_IQCORR_STATUS 0x0205D0B4UL

#define PMB_SCP8_IQCORR_OUT_MASK   0x001FFFFFUL
#define PMB_SCP8_IQCORR_OUT_SHIFT  0
#define PMB_SCP8_IQCORR_OUT_SIGNED 0

/* Register SCP_AGC_CLIP_CONTROL (PMR_SCP8) */
#define PMB_SCP8_AGC_CLIP_CONTROL     0x00C0
#define ABS_PMB_SCP8_AGC_CLIP_CONTROL 0x0205D0C0UL

#define PMB_SCP8_AGC_CLIP_MASK        0x0007FF00UL
#define PMB_SCP8_AGC_CLIP_SHIFT       8
#define PMB_SCP8_AGC_CLIP_SIGNED      0

/* Register SCP_AGC_THRESH_CONTROL (PMR_SCP8) */
#define PMB_SCP8_AGC_THRESH_CONTROL     0x00C4
#define ABS_PMB_SCP8_AGC_THRESH_CONTROL 0x0205D0C4UL

#define PMB_SCP8_AGC_THRESH_MASK        0x0007FF00UL
#define PMB_SCP8_AGC_THRESH_SHIFT       8
#define PMB_SCP8_AGC_THRESH_SIGNED      0

/* Register SCP_AGC_PERIOD (PMR_SCP8) */
#define PMB_SCP8_AGC_PERIOD        0x00C8
#define ABS_PMB_SCP8_AGC_PERIOD    0x0205D0C8UL

#define PMB_SCP8_AGC_PERIOD_MASK   0x00FFFFC0UL
#define PMB_SCP8_AGC_PERIOD_SHIFT  6
#define PMB_SCP8_AGC_PERIOD_SIGNED 0

/* Register SCP_AGC_SAMPLE_COUNTER (PMR_SCP8) */
#define PMB_SCP8_AGC_SAMPLE_COUNTER     0x00CC
#define ABS_PMB_SCP8_AGC_SAMPLE_COUNTER 0x0205D0CCUL

#define PMB_SCP8_AGC_COUNT_MASK         0x00FFFFC0UL
#define PMB_SCP8_AGC_COUNT_SHIFT        6
#define PMB_SCP8_AGC_COUNT_SIGNED       0

/* Register SCP_AGC_CLIP_COUNT_I (PMR_SCP8) */
#define PMB_SCP8_AGC_CLIP_COUNT_I     0x00D0
#define ABS_PMB_SCP8_AGC_CLIP_COUNT_I 0x0205D0D0UL

#define PMB_SCP8_CLIP_COUNT_I_MASK    0x00FFFFC0UL
#define PMB_SCP8_CLIP_COUNT_I_SHIFT   6
#define PMB_SCP8_CLIP_COUNT_I_SIGNED  0

/* Register SCP_AGC_THRESH_COUNT_I (PMR_SCP8) */
#define PMB_SCP8_AGC_THRESH_COUNT_I     0x00D4
#define ABS_PMB_SCP8_AGC_THRESH_COUNT_I 0x0205D0D4UL

#define PMB_SCP8_THRESH_COUNT_I_MASK    0x00FFFFC0UL
#define PMB_SCP8_THRESH_COUNT_I_SHIFT   6
#define PMB_SCP8_THRESH_COUNT_I_SIGNED  0

/* Register SCP_AGC_CLIP_COUNT_Q (PMR_SCP8) */
#define PMB_SCP8_AGC_CLIP_COUNT_Q     0x00D8
#define ABS_PMB_SCP8_AGC_CLIP_COUNT_Q 0x0205D0D8UL

#define PMB_SCP8_CLIP_COUNT_Q_MASK    0x00FFFFC0UL
#define PMB_SCP8_CLIP_COUNT_Q_SHIFT   6
#define PMB_SCP8_CLIP_COUNT_Q_SIGNED  0

/* Register SCP_AGC_THRESH_COUNT_Q (PMR_SCP8) */
#define PMB_SCP8_AGC_THRESH_COUNT_Q     0x00DC
#define ABS_PMB_SCP8_AGC_THRESH_COUNT_Q 0x0205D0DCUL

#define PMB_SCP8_THRESH_COUNT_Q_MASK    0x00FFFFC0UL
#define PMB_SCP8_THRESH_COUNT_Q_SHIFT   6
#define PMB_SCP8_THRESH_COUNT_Q_SIGNED  0

/* Register SCP_DC_MONITOR_I (PMR_SCP8) */
#define PMB_SCP8_DC_MONITOR_I        0x00E0
#define ABS_PMB_SCP8_DC_MONITOR_I    0x0205D0E0UL

#define PMB_SCP8_DC_MONITOR_I_MASK   0x00FFFFFFUL
#define PMB_SCP8_DC_MONITOR_I_SHIFT  0
#define PMB_SCP8_DC_MONITOR_I_SIGNED 0

/* Register SCP_DC_MONITOR_Q (PMR_SCP8) */
#define PMB_SCP8_DC_MONITOR_Q        0x00E4
#define ABS_PMB_SCP8_DC_MONITOR_Q    0x0205D0E4UL

#define PMB_SCP8_DC_MONITOR_Q_MASK   0x00FFFFFFUL
#define PMB_SCP8_DC_MONITOR_Q_SHIFT  0
#define PMB_SCP8_DC_MONITOR_Q_SIGNED 0

/* Register SCP_DC_BYPASS (PMR_SCP8) */
#define PMB_SCP8_DC_BYPASS        0x00E8
#define ABS_PMB_SCP8_DC_BYPASS    0x0205D0E8UL

#define PMB_SCP8_DC_BYPASS_MASK   0x00800000UL
#define PMB_SCP8_DC_BYPASS_SHIFT  23
#define PMB_SCP8_DC_BYPASS_SIGNED 0

/* Register SCP_DC_CONTROL (PMR_SCP8) */
#define PMB_SCP8_DC_CONTROL               0x00EC
#define ABS_PMB_SCP8_DC_CONTROL           0x0205D0ECUL

#define PMB_SCP8_DC_MONITOR_SOURCE_MASK   0x00000001UL
#define PMB_SCP8_DC_MONITOR_SOURCE_SHIFT  0
#define PMB_SCP8_DC_MONITOR_SOURCE_SIGNED 0

/* Register SCP_LO_BASE (PMR_SCP8) */
#define PMB_SCP8_LO_BASE        0x0100
#define ABS_PMB_SCP8_LO_BASE    0x0205D100UL

#define PMB_SCP8_LO_BASE_MASK   0x00E00000UL
#define PMB_SCP8_LO_BASE_SHIFT  21
#define PMB_SCP8_LO_BASE_SIGNED 0

/* Register SCP_LO_CONTROL (PMR_SCP8) */
#define PMB_SCP8_LO_CONTROL        0x0104
#define ABS_PMB_SCP8_LO_CONTROL    0x0205D104UL

#define PMB_SCP8_LO_CONTROL_MASK   0x00FFFFFFUL
#define PMB_SCP8_LO_CONTROL_SHIFT  0
#define PMB_SCP8_LO_CONTROL_SIGNED 0

/* Register SCP_MIXER_BYPASS (PMR_SCP8) */
#define PMB_SCP8_MIXER_BYPASS        0x010C
#define ABS_PMB_SCP8_MIXER_BYPASS    0x0205D10CUL

#define PMB_SCP8_MIXER_BYPASS_MASK   0x00800000UL
#define PMB_SCP8_MIXER_BYPASS_SHIFT  23
#define PMB_SCP8_MIXER_BYPASS_SIGNED 0

/* Register SCP_MIXER_CONTROL (PMR_SCP8) */
#define PMB_SCP8_MIXER_CONTROL         0x0110
#define ABS_PMB_SCP8_MIXER_CONTROL     0x0205D110UL

#define PMB_SCP8_MIXER_OUT_GAIN_MASK   0x00000001UL
#define PMB_SCP8_MIXER_OUT_GAIN_SHIFT  0
#define PMB_SCP8_MIXER_OUT_GAIN_SIGNED 0

/* Register SCP_RESAMPLING_FACTOR_BASE (PMR_SCP8) */
#define PMB_SCP8_RESAMPLING_FACTOR_BASE     0x0120
#define ABS_PMB_SCP8_RESAMPLING_FACTOR_BASE 0x0205D120UL

#define PMB_SCP8_RESAMP_BASE_MASK           0x00E00000UL
#define PMB_SCP8_RESAMP_BASE_SHIFT          21
#define PMB_SCP8_RESAMP_BASE_SIGNED         0

/* Register SCP_RESAMPLING_FACTOR_CONTROL (PMR_SCP8) */
#define PMB_SCP8_RESAMPLING_FACTOR_CONTROL     0x0124
#define ABS_PMB_SCP8_RESAMPLING_FACTOR_CONTROL 0x0205D124UL

#define PMB_SCP8_RESAMP_CONTROL_MASK           0x00FFFFFFUL
#define PMB_SCP8_RESAMP_CONTROL_SHIFT          0
#define PMB_SCP8_RESAMP_CONTROL_SIGNED         0

/* Register SCP_RESAMPLERCOEFF_0 (PMR_SCP8) */
#define PMB_SCP8_RESAMPLERCOEFF_0     0x0128
#define ABS_PMB_SCP8_RESAMPLERCOEFF_0 0x0205D128UL

#define PMB_SCP8_R1_R23_MASK          0x00000FFCUL
#define PMB_SCP8_R1_R23_SHIFT         2
#define PMB_SCP8_R1_R23_SIGNED        0

#define PMB_SCP8_R0_R24_MASK          0x00FFC000UL
#define PMB_SCP8_R0_R24_SHIFT         14
#define PMB_SCP8_R0_R24_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_1 (PMR_SCP8) */
#define PMB_SCP8_RESAMPLERCOEFF_1     0x012C
#define ABS_PMB_SCP8_RESAMPLERCOEFF_1 0x0205D12CUL

#define PMB_SCP8_R3_R21_MASK          0x00000FFCUL
#define PMB_SCP8_R3_R21_SHIFT         2
#define PMB_SCP8_R3_R21_SIGNED        0

#define PMB_SCP8_R2_R22_MASK          0x00FFC000UL
#define PMB_SCP8_R2_R22_SHIFT         14
#define PMB_SCP8_R2_R22_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_2 (PMR_SCP8) */
#define PMB_SCP8_RESAMPLERCOEFF_2     0x0130
#define ABS_PMB_SCP8_RESAMPLERCOEFF_2 0x0205D130UL

#define PMB_SCP8_R5_R19_MASK          0x00000FFCUL
#define PMB_SCP8_R5_R19_SHIFT         2
#define PMB_SCP8_R5_R19_SIGNED        0

#define PMB_SCP8_R4_R20_MASK          0x00FFC000UL
#define PMB_SCP8_R4_R20_SHIFT         14
#define PMB_SCP8_R4_R20_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_3 (PMR_SCP8) */
#define PMB_SCP8_RESAMPLERCOEFF_3     0x0134
#define ABS_PMB_SCP8_RESAMPLERCOEFF_3 0x0205D134UL

#define PMB_SCP8_R7_R17_MASK          0x00000FFCUL
#define PMB_SCP8_R7_R17_SHIFT         2
#define PMB_SCP8_R7_R17_SIGNED        0

#define PMB_SCP8_R6_R18_MASK          0x00FFC000UL
#define PMB_SCP8_R6_R18_SHIFT         14
#define PMB_SCP8_R6_R18_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_4 (PMR_SCP8) */
#define PMB_SCP8_RESAMPLERCOEFF_4     0x0138
#define ABS_PMB_SCP8_RESAMPLERCOEFF_4 0x0205D138UL

#define PMB_SCP8_R9_R15_MASK          0x00000FFCUL
#define PMB_SCP8_R9_R15_SHIFT         2
#define PMB_SCP8_R9_R15_SIGNED        0

#define PMB_SCP8_R8_R16_MASK          0x00FFC000UL
#define PMB_SCP8_R8_R16_SHIFT         14
#define PMB_SCP8_R8_R16_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_5 (PMR_SCP8) */
#define PMB_SCP8_RESAMPLERCOEFF_5     0x013C
#define ABS_PMB_SCP8_RESAMPLERCOEFF_5 0x0205D13CUL

#define PMB_SCP8_R11_R13_MASK         0x00000FFCUL
#define PMB_SCP8_R11_R13_SHIFT        2
#define PMB_SCP8_R11_R13_SIGNED       0

#define PMB_SCP8_R10_R14_MASK         0x00FFC000UL
#define PMB_SCP8_R10_R14_SHIFT        14
#define PMB_SCP8_R10_R14_SIGNED       0

/* Register SCP_RESAMPLERCOEFF_6 (PMR_SCP8) */
#define PMB_SCP8_RESAMPLERCOEFF_6     0x0140
#define ABS_PMB_SCP8_RESAMPLERCOEFF_6 0x0205D140UL

#define PMB_SCP8_R12_MASK             0x00FFC000UL
#define PMB_SCP8_R12_SHIFT            14
#define PMB_SCP8_R12_SIGNED           0

/* Register SCP_RESAMPLER_BYPASS (PMR_SCP8) */
#define PMB_SCP8_RESAMPLER_BYPASS     0x0144
#define ABS_PMB_SCP8_RESAMPLER_BYPASS 0x0205D144UL

#define PMB_SCP8_RESAMP_BYPASS_MASK   0x00800000UL
#define PMB_SCP8_RESAMP_BYPASS_SHIFT  23
#define PMB_SCP8_RESAMP_BYPASS_SIGNED 0

/* Register SCP_RESAMPLER_CONTROL (PMR_SCP8) */
#define PMB_SCP8_RESAMPLER_CONTROL      0x0148
#define ABS_PMB_SCP8_RESAMPLER_CONTROL  0x0205D148UL

#define PMB_SCP8_RESAMP_OUT_GAIN_MASK   0x00000003UL
#define PMB_SCP8_RESAMP_OUT_GAIN_SHIFT  0
#define PMB_SCP8_RESAMP_OUT_GAIN_SIGNED 0

/* Register SCP_SAMPLE_NUMBER (PMR_SCP8) */
#define PMB_SCP8_SAMPLE_NUMBER     0x0160
#define ABS_PMB_SCP8_SAMPLE_NUMBER 0x0205D160UL

#define PMB_SCP8_SAMPLE_NUM_MASK   0x0000FFFFUL
#define PMB_SCP8_SAMPLE_NUM_SHIFT  0
#define PMB_SCP8_SAMPLE_NUM_SIGNED 0

/* Register SCP_SYMBOL_NUMBER (PMR_SCP8) */
#define PMB_SCP8_SYMBOL_NUMBER     0x0164
#define ABS_PMB_SCP8_SYMBOL_NUMBER 0x0205D164UL

#define PMB_SCP8_SYMBOL_NUM_MASK   0x0000FFFFUL
#define PMB_SCP8_SYMBOL_NUM_SHIFT  0
#define PMB_SCP8_SYMBOL_NUM_SIGNED 0

/* Register SCP_SAMPLE_NUMBER_A (PMR_SCP8) */
#define PMB_SCP8_SAMPLE_NUMBER_A        0x0168
#define ABS_PMB_SCP8_SAMPLE_NUMBER_A    0x0205D168UL

#define PMB_SCP8_SAMPLE_NUMBER_A_MASK   0x0000FFFFUL
#define PMB_SCP8_SAMPLE_NUMBER_A_SHIFT  0
#define PMB_SCP8_SAMPLE_NUMBER_A_SIGNED 0

/* Register SCP_SYMBOL_NUMBER_A (PMR_SCP8) */
#define PMB_SCP8_SYMBOL_NUMBER_A        0x016C
#define ABS_PMB_SCP8_SYMBOL_NUMBER_A    0x0205D16CUL

#define PMB_SCP8_SYMBOL_NUMBER_A_MASK   0x0000FFFFUL
#define PMB_SCP8_SYMBOL_NUMBER_A_SHIFT  0
#define PMB_SCP8_SYMBOL_NUMBER_A_SIGNED 0

/* Register SCP_SAMPLE_NUMBER_B (PMR_SCP8) */
#define PMB_SCP8_SAMPLE_NUMBER_B        0x0170
#define ABS_PMB_SCP8_SAMPLE_NUMBER_B    0x0205D170UL

#define PMB_SCP8_SAMPLE_NUMBER_B_MASK   0x0000FFFFUL
#define PMB_SCP8_SAMPLE_NUMBER_B_SHIFT  0
#define PMB_SCP8_SAMPLE_NUMBER_B_SIGNED 0

/* Register SCP_SYMBOL_NUMBER_B (PMR_SCP8) */
#define PMB_SCP8_SYMBOL_NUMBER_B        0x0174
#define ABS_PMB_SCP8_SYMBOL_NUMBER_B    0x0205D174UL

#define PMB_SCP8_SYMBOL_NUMBER_B_MASK   0x0000FFFFUL
#define PMB_SCP8_SYMBOL_NUMBER_B_SHIFT  0
#define PMB_SCP8_SYMBOL_NUMBER_B_SIGNED 0

/* Register SCP_FRAME_COMPARE_CONTROL (PMR_SCP8) */
#define PMB_SCP8_FRAME_COMPARE_CONTROL     0x0178
#define ABS_PMB_SCP8_FRAME_COMPARE_CONTROL 0x0205D178UL

#define PMB_SCP8_NEW_SCP_POWER_MASK        0x0000C000UL
#define PMB_SCP8_NEW_SCP_POWER_SHIFT       14
#define PMB_SCP8_NEW_SCP_POWER_SIGNED      0

#define PMB_SCP8_NEW_ADC_POWER_MASK        0x00030000UL
#define PMB_SCP8_NEW_ADC_POWER_SHIFT       16
#define PMB_SCP8_NEW_ADC_POWER_SIGNED      0

#define PMB_SCP8_NEW_ACTIVE_FRAME_MASK     0x000C0000UL
#define PMB_SCP8_NEW_ACTIVE_FRAME_SHIFT    18
#define PMB_SCP8_NEW_ACTIVE_FRAME_SIGNED   0

/* Register SCP_FRAME_COMPARE_SYMBOL (PMR_SCP8) */
#define PMB_SCP8_FRAME_COMPARE_SYMBOL     0x017C
#define ABS_PMB_SCP8_FRAME_COMPARE_SYMBOL 0x0205D17CUL

#define PMB_SCP8_COMPARE_SYMBOL_A_MASK    0x00FFFF00UL
#define PMB_SCP8_COMPARE_SYMBOL_A_SHIFT   8
#define PMB_SCP8_COMPARE_SYMBOL_A_SIGNED  0

/* Register SCP_FRAME_COMPARE_SAMPLE (PMR_SCP8) */
#define PMB_SCP8_FRAME_COMPARE_SAMPLE     0x0180
#define ABS_PMB_SCP8_FRAME_COMPARE_SAMPLE 0x0205D180UL

#define PMB_SCP8_COMPARE_SAMPLE_A_MASK    0x00FFFF00UL
#define PMB_SCP8_COMPARE_SAMPLE_A_SHIFT   8
#define PMB_SCP8_COMPARE_SAMPLE_A_SIGNED  0

/* Register SCP_SYM_SAMPLE (PMR_SCP8) */
#define PMB_SCP8_SYM_SAMPLE        0x0184
#define ABS_PMB_SCP8_SYM_SAMPLE    0x0205D184UL

#define PMB_SCP8_SYM_SAMPLE_MASK   0x0000FFFFUL
#define PMB_SCP8_SYM_SAMPLE_SHIFT  0
#define PMB_SCP8_SYM_SAMPLE_SIGNED 0

/* Register SCP_SYM_FIFO_OUT (PMR_SCP8) */
#define PMB_SCP8_SYM_FIFO_OUT        0x0188
#define ABS_PMB_SCP8_SYM_FIFO_OUT    0x0205D188UL

#define PMB_SCP8_SYM_FIFO_OUT_MASK   0x0000FFFFUL
#define PMB_SCP8_SYM_FIFO_OUT_SHIFT  0
#define PMB_SCP8_SYM_FIFO_OUT_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_A (PMR_SCP8) */
#define PMB_SCP8_SYMBOL_PERIOD_A        0x01A0
#define ABS_PMB_SCP8_SYMBOL_PERIOD_A    0x0205D1A0UL

#define PMB_SCP8_SYMBOL_PERIOD_A_MASK   0x00FFFF00UL
#define PMB_SCP8_SYMBOL_PERIOD_A_SHIFT  8
#define PMB_SCP8_SYMBOL_PERIOD_A_SIGNED 0

/* Register SCP_FRAME_SYMS_A (PMR_SCP8) */
#define PMB_SCP8_FRAME_SYMS_A        0x01A4
#define ABS_PMB_SCP8_FRAME_SYMS_A    0x0205D1A4UL

#define PMB_SCP8_FRAME_SYMS_A_MASK   0x00FFFF00UL
#define PMB_SCP8_FRAME_SYMS_A_SHIFT  8
#define PMB_SCP8_FRAME_SYMS_A_SIGNED 0

/* Register SCP_FINAL_PERIOD_A (PMR_SCP8) */
#define PMB_SCP8_FINAL_PERIOD_A        0x01A8
#define ABS_PMB_SCP8_FINAL_PERIOD_A    0x0205D1A8UL

#define PMB_SCP8_FINAL_PERIOD_A_MASK   0x00FFFF00UL
#define PMB_SCP8_FINAL_PERIOD_A_SHIFT  8
#define PMB_SCP8_FINAL_PERIOD_A_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_ADJUST_A (PMR_SCP8) */
#define PMB_SCP8_SYMBOL_PERIOD_ADJUST_A        0x01AC
#define ABS_PMB_SCP8_SYMBOL_PERIOD_ADJUST_A    0x0205D1ACUL

#define PMB_SCP8_SYMBOL_PERIOD_ADJUST_A_MASK   0x00FFFF00UL
#define PMB_SCP8_SYMBOL_PERIOD_ADJUST_A_SHIFT  8
#define PMB_SCP8_SYMBOL_PERIOD_ADJUST_A_SIGNED 0

/* Register SCP_FRAME_SYMS_ADJUST_A (PMR_SCP8) */
#define PMB_SCP8_FRAME_SYMS_ADJUST_A        0x01B0
#define ABS_PMB_SCP8_FRAME_SYMS_ADJUST_A    0x0205D1B0UL

#define PMB_SCP8_FRAME_SYMS_ADJUST_A_MASK   0x00FFFF00UL
#define PMB_SCP8_FRAME_SYMS_ADJUST_A_SHIFT  8
#define PMB_SCP8_FRAME_SYMS_ADJUST_A_SIGNED 0

/* Register SCP_FINAL_PERIOD_ADJUST_A (PMR_SCP8) */
#define PMB_SCP8_FINAL_PERIOD_ADJUST_A        0x01B4
#define ABS_PMB_SCP8_FINAL_PERIOD_ADJUST_A    0x0205D1B4UL

#define PMB_SCP8_FINAL_PERIOD_ADJUST_A_MASK   0x00FFFF00UL
#define PMB_SCP8_FINAL_PERIOD_ADJUST_A_SHIFT  8
#define PMB_SCP8_FINAL_PERIOD_ADJUST_A_SIGNED 0

/* Register SCP_APPLY_PARAMETERS_A (PMR_SCP8) */
#define PMB_SCP8_APPLY_PARAMETERS_A        0x01B8
#define ABS_PMB_SCP8_APPLY_PARAMETERS_A    0x0205D1B8UL

#define PMB_SCP8_APPLY_PARAMETERS_A_MASK   0x00FFFF00UL
#define PMB_SCP8_APPLY_PARAMETERS_A_SHIFT  8
#define PMB_SCP8_APPLY_PARAMETERS_A_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_B (PMR_SCP8) */
#define PMB_SCP8_SYMBOL_PERIOD_B        0x01E0
#define ABS_PMB_SCP8_SYMBOL_PERIOD_B    0x0205D1E0UL

#define PMB_SCP8_SYMBOL_PERIOD_B_MASK   0x00FFFF00UL
#define PMB_SCP8_SYMBOL_PERIOD_B_SHIFT  8
#define PMB_SCP8_SYMBOL_PERIOD_B_SIGNED 0

/* Register SCP_FRAME_SYMS_B (PMR_SCP8) */
#define PMB_SCP8_FRAME_SYMS_B        0x01E4
#define ABS_PMB_SCP8_FRAME_SYMS_B    0x0205D1E4UL

#define PMB_SCP8_FRAME_SYMS_B_MASK   0x00FFFF00UL
#define PMB_SCP8_FRAME_SYMS_B_SHIFT  8
#define PMB_SCP8_FRAME_SYMS_B_SIGNED 0

/* Register SCP_FINAL_PERIOD_B (PMR_SCP8) */
#define PMB_SCP8_FINAL_PERIOD_B        0x01E8
#define ABS_PMB_SCP8_FINAL_PERIOD_B    0x0205D1E8UL

#define PMB_SCP8_FINAL_PERIOD_B_MASK   0x00FFFF00UL
#define PMB_SCP8_FINAL_PERIOD_B_SHIFT  8
#define PMB_SCP8_FINAL_PERIOD_B_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_ADJUST_B (PMR_SCP8) */
#define PMB_SCP8_SYMBOL_PERIOD_ADJUST_B        0x01EC
#define ABS_PMB_SCP8_SYMBOL_PERIOD_ADJUST_B    0x0205D1ECUL

#define PMB_SCP8_SYMBOL_PERIOD_ADJUST_B_MASK   0x00FFFF00UL
#define PMB_SCP8_SYMBOL_PERIOD_ADJUST_B_SHIFT  8
#define PMB_SCP8_SYMBOL_PERIOD_ADJUST_B_SIGNED 0

/* Register SCP_FRAME_SYMS_ADJUST_B (PMR_SCP8) */
#define PMB_SCP8_FRAME_SYMS_ADJUST_B        0x01F0
#define ABS_PMB_SCP8_FRAME_SYMS_ADJUST_B    0x0205D1F0UL

#define PMB_SCP8_FRAME_SYMS_ADJUST_B_MASK   0x00FFFF00UL
#define PMB_SCP8_FRAME_SYMS_ADJUST_B_SHIFT  8
#define PMB_SCP8_FRAME_SYMS_ADJUST_B_SIGNED 0

/* Register SCP_FINAL_PERIOD_ADJUST_B (PMR_SCP8) */
#define PMB_SCP8_FINAL_PERIOD_ADJUST_B        0x01F4
#define ABS_PMB_SCP8_FINAL_PERIOD_ADJUST_B    0x0205D1F4UL

#define PMB_SCP8_FINAL_PERIOD_ADJUST_B_MASK   0x00FFFF00UL
#define PMB_SCP8_FINAL_PERIOD_ADJUST_B_SHIFT  8
#define PMB_SCP8_FINAL_PERIOD_ADJUST_B_SIGNED 0

/* Register SCP_APPLY_PARAMETERS_B (PMR_SCP8) */
#define PMB_SCP8_APPLY_PARAMETERS_B        0x01F8
#define ABS_PMB_SCP8_APPLY_PARAMETERS_B    0x0205D1F8UL

#define PMB_SCP8_APPLY_PARAMETERS_B_MASK   0x00FFFF00UL
#define PMB_SCP8_APPLY_PARAMETERS_B_SHIFT  8
#define PMB_SCP8_APPLY_PARAMETERS_B_SIGNED 0

/* Register SCP_COEFF_0 (PMR_SCP8) */
#define PMB_SCP8_COEFF_0     0x0220
#define ABS_PMB_SCP8_COEFF_0 0x0205D220UL

#define PMB_SCP8_A1_MASK     0x00000FFCUL
#define PMB_SCP8_A1_SHIFT    2
#define PMB_SCP8_A1_SIGNED   0

#define PMB_SCP8_A0_MASK     0x00FFC000UL
#define PMB_SCP8_A0_SHIFT    14
#define PMB_SCP8_A0_SIGNED   0

/* Register SCP_COEFF_1 (PMR_SCP8) */
#define PMB_SCP8_COEFF_1     0x0224
#define ABS_PMB_SCP8_COEFF_1 0x0205D224UL

#define PMB_SCP8_A3_MASK     0x00000FFCUL
#define PMB_SCP8_A3_SHIFT    2
#define PMB_SCP8_A3_SIGNED   0

#define PMB_SCP8_A2_MASK     0x00FFC000UL
#define PMB_SCP8_A2_SHIFT    14
#define PMB_SCP8_A2_SIGNED   0

/* Register SCP_COEFF_2 (PMR_SCP8) */
#define PMB_SCP8_COEFF_2     0x0228
#define ABS_PMB_SCP8_COEFF_2 0x0205D228UL

#define PMB_SCP8_A5_MASK     0x00000FFCUL
#define PMB_SCP8_A5_SHIFT    2
#define PMB_SCP8_A5_SIGNED   0

#define PMB_SCP8_A4_MASK     0x00FFC000UL
#define PMB_SCP8_A4_SHIFT    14
#define PMB_SCP8_A4_SIGNED   0

/* Register SCP_COEFF_3 (PMR_SCP8) */
#define PMB_SCP8_COEFF_3     0x022C
#define ABS_PMB_SCP8_COEFF_3 0x0205D22CUL

#define PMB_SCP8_A7_MASK     0x00000FFCUL
#define PMB_SCP8_A7_SHIFT    2
#define PMB_SCP8_A7_SIGNED   0

#define PMB_SCP8_A6_MASK     0x00FFC000UL
#define PMB_SCP8_A6_SHIFT    14
#define PMB_SCP8_A6_SIGNED   0

/* Register SCP_COEFF_4 (PMR_SCP8) */
#define PMB_SCP8_COEFF_4     0x0230
#define ABS_PMB_SCP8_COEFF_4 0x0205D230UL

#define PMB_SCP8_A9_MASK     0x00000FFCUL
#define PMB_SCP8_A9_SHIFT    2
#define PMB_SCP8_A9_SIGNED   0

#define PMB_SCP8_A8_MASK     0x00FFC000UL
#define PMB_SCP8_A8_SHIFT    14
#define PMB_SCP8_A8_SIGNED   0

/* Register SCP_COEFF_5 (PMR_SCP8) */
#define PMB_SCP8_COEFF_5     0x0234
#define ABS_PMB_SCP8_COEFF_5 0x0205D234UL

#define PMB_SCP8_A11_MASK    0x00000FFCUL
#define PMB_SCP8_A11_SHIFT   2
#define PMB_SCP8_A11_SIGNED  0

#define PMB_SCP8_A10_MASK    0x00FFC000UL
#define PMB_SCP8_A10_SHIFT   14
#define PMB_SCP8_A10_SIGNED  0

/* Register SCP_FIR_BYPASS (PMR_SCP8) */
#define PMB_SCP8_FIR_BYPASS        0x0238
#define ABS_PMB_SCP8_FIR_BYPASS    0x0205D238UL

#define PMB_SCP8_FIR_BYPASS_MASK   0x00800000UL
#define PMB_SCP8_FIR_BYPASS_SHIFT  23
#define PMB_SCP8_FIR_BYPASS_SIGNED 0

/* Register SCP_FIR_CONTROL (PMR_SCP8) */
#define PMB_SCP8_FIR_CONTROL         0x023C
#define ABS_PMB_SCP8_FIR_CONTROL     0x0205D23CUL

#define PMB_SCP8_FIR_OUT_GAIN_MASK   0x00000007UL
#define PMB_SCP8_FIR_OUT_GAIN_SHIFT  0
#define PMB_SCP8_FIR_OUT_GAIN_SIGNED 0

/* Register SCP_NOTCH_0 (PMR_SCP8) */
#define PMB_SCP8_NOTCH_0              0x0240
#define ABS_PMB_SCP8_NOTCH_0          0x0205D240UL

#define PMB_SCP8_NOTCH0_ENABLE_MASK   0x00000001UL
#define PMB_SCP8_NOTCH0_ENABLE_SHIFT  0
#define PMB_SCP8_NOTCH0_ENABLE_SIGNED 0

#define PMB_SCP8_NOTCH0_L_MASK        0x0000000EUL
#define PMB_SCP8_NOTCH0_L_SHIFT       1
#define PMB_SCP8_NOTCH0_L_SIGNED      0

#define PMB_SCP8_NOTCH0_S_MASK        0x000000F0UL
#define PMB_SCP8_NOTCH0_S_SHIFT       4
#define PMB_SCP8_NOTCH0_S_SIGNED      0

#define PMB_SCP8_NOTCH0_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP8_NOTCH0_FREQ_SHIFT    8
#define PMB_SCP8_NOTCH0_FREQ_SIGNED   0

/* Register SCP_NOTCH_1 (PMR_SCP8) */
#define PMB_SCP8_NOTCH_1              0x0244
#define ABS_PMB_SCP8_NOTCH_1          0x0205D244UL

#define PMB_SCP8_NOTCH1_ENABLE_MASK   0x00000001UL
#define PMB_SCP8_NOTCH1_ENABLE_SHIFT  0
#define PMB_SCP8_NOTCH1_ENABLE_SIGNED 0

#define PMB_SCP8_NOTCH1_L_MASK        0x0000000EUL
#define PMB_SCP8_NOTCH1_L_SHIFT       1
#define PMB_SCP8_NOTCH1_L_SIGNED      0

#define PMB_SCP8_NOTCH1_S_MASK        0x000000F0UL
#define PMB_SCP8_NOTCH1_S_SHIFT       4
#define PMB_SCP8_NOTCH1_S_SIGNED      0

#define PMB_SCP8_NOTCH1_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP8_NOTCH1_FREQ_SHIFT    8
#define PMB_SCP8_NOTCH1_FREQ_SIGNED   0

/* Register SCP_NOTCH_2 (PMR_SCP8) */
#define PMB_SCP8_NOTCH_2              0x0248
#define ABS_PMB_SCP8_NOTCH_2          0x0205D248UL

#define PMB_SCP8_NOTCH2_ENABLE_MASK   0x00000001UL
#define PMB_SCP8_NOTCH2_ENABLE_SHIFT  0
#define PMB_SCP8_NOTCH2_ENABLE_SIGNED 0

#define PMB_SCP8_NOTCH2_L_MASK        0x0000000EUL
#define PMB_SCP8_NOTCH2_L_SHIFT       1
#define PMB_SCP8_NOTCH2_L_SIGNED      0

#define PMB_SCP8_NOTCH2_S_MASK        0x000000F0UL
#define PMB_SCP8_NOTCH2_S_SHIFT       4
#define PMB_SCP8_NOTCH2_S_SIGNED      0

#define PMB_SCP8_NOTCH2_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP8_NOTCH2_FREQ_SHIFT    8
#define PMB_SCP8_NOTCH2_FREQ_SIGNED   0

/* Register SCP_NOTCH_3 (PMR_SCP8) */
#define PMB_SCP8_NOTCH_3              0x024C
#define ABS_PMB_SCP8_NOTCH_3          0x0205D24CUL

#define PMB_SCP8_NOTCH3_ENABLE_MASK   0x00000001UL
#define PMB_SCP8_NOTCH3_ENABLE_SHIFT  0
#define PMB_SCP8_NOTCH3_ENABLE_SIGNED 0

#define PMB_SCP8_NOTCH3_L_MASK        0x0000000EUL
#define PMB_SCP8_NOTCH3_L_SHIFT       1
#define PMB_SCP8_NOTCH3_L_SIGNED      0

#define PMB_SCP8_NOTCH3_S_MASK        0x000000F0UL
#define PMB_SCP8_NOTCH3_S_SHIFT       4
#define PMB_SCP8_NOTCH3_S_SIGNED      0

#define PMB_SCP8_NOTCH3_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP8_NOTCH3_FREQ_SHIFT    8
#define PMB_SCP8_NOTCH3_FREQ_SIGNED   0

/* Register SCP_NOTCH_4 (PMR_SCP8) */
#define PMB_SCP8_NOTCH_4              0x0250
#define ABS_PMB_SCP8_NOTCH_4          0x0205D250UL

#define PMB_SCP8_NOTCH4_ENABLE_MASK   0x00000001UL
#define PMB_SCP8_NOTCH4_ENABLE_SHIFT  0
#define PMB_SCP8_NOTCH4_ENABLE_SIGNED 0

#define PMB_SCP8_NOTCH4_L_MASK        0x0000000EUL
#define PMB_SCP8_NOTCH4_L_SHIFT       1
#define PMB_SCP8_NOTCH4_L_SIGNED      0

#define PMB_SCP8_NOTCH4_S_MASK        0x000000F0UL
#define PMB_SCP8_NOTCH4_S_SHIFT       4
#define PMB_SCP8_NOTCH4_S_SIGNED      0

#define PMB_SCP8_NOTCH4_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP8_NOTCH4_FREQ_SHIFT    8
#define PMB_SCP8_NOTCH4_FREQ_SIGNED   0

/* Register SCP_NOTCHENERGY_0_I (PMR_SCP8) */
#define PMB_SCP8_NOTCHENERGY_0_I     0x0254
#define ABS_PMB_SCP8_NOTCHENERGY_0_I 0x0205D254UL

#define PMB_SCP8_I_ENERGY_0_MASK     0x00FFFF00UL
#define PMB_SCP8_I_ENERGY_0_SHIFT    8
#define PMB_SCP8_I_ENERGY_0_SIGNED   0

/* Register SCP_NOTCHENERGY_0_Q (PMR_SCP8) */
#define PMB_SCP8_NOTCHENERGY_0_Q     0x0258
#define ABS_PMB_SCP8_NOTCHENERGY_0_Q 0x0205D258UL

#define PMB_SCP8_Q_ENERGY_0_MASK     0x00FFFF00UL
#define PMB_SCP8_Q_ENERGY_0_SHIFT    8
#define PMB_SCP8_Q_ENERGY_0_SIGNED   0

/* Register SCP_NOTCHENERGY_1_I (PMR_SCP8) */
#define PMB_SCP8_NOTCHENERGY_1_I     0x025C
#define ABS_PMB_SCP8_NOTCHENERGY_1_I 0x0205D25CUL

#define PMB_SCP8_I_ENERGY_1_MASK     0x00FFFF00UL
#define PMB_SCP8_I_ENERGY_1_SHIFT    8
#define PMB_SCP8_I_ENERGY_1_SIGNED   0

/* Register SCP_NOTCHENERGY_1_Q (PMR_SCP8) */
#define PMB_SCP8_NOTCHENERGY_1_Q     0x0260
#define ABS_PMB_SCP8_NOTCHENERGY_1_Q 0x0205D260UL

#define PMB_SCP8_Q_ENERGY_1_MASK     0x00FFFF00UL
#define PMB_SCP8_Q_ENERGY_1_SHIFT    8
#define PMB_SCP8_Q_ENERGY_1_SIGNED   0

/* Register SCP_NOTCHENERGY_2_I (PMR_SCP8) */
#define PMB_SCP8_NOTCHENERGY_2_I     0x0264
#define ABS_PMB_SCP8_NOTCHENERGY_2_I 0x0205D264UL

#define PMB_SCP8_I_ENERGY_2_MASK     0x00FFFF00UL
#define PMB_SCP8_I_ENERGY_2_SHIFT    8
#define PMB_SCP8_I_ENERGY_2_SIGNED   0

/* Register SCP_NOTCHENERGY_2_Q (PMR_SCP8) */
#define PMB_SCP8_NOTCHENERGY_2_Q     0x0268
#define ABS_PMB_SCP8_NOTCHENERGY_2_Q 0x0205D268UL

#define PMB_SCP8_Q_ENERGY_2_MASK     0x00FFFF00UL
#define PMB_SCP8_Q_ENERGY_2_SHIFT    8
#define PMB_SCP8_Q_ENERGY_2_SIGNED   0

/* Register SCP_NOTCHENERGY_3_I (PMR_SCP8) */
#define PMB_SCP8_NOTCHENERGY_3_I     0x026C
#define ABS_PMB_SCP8_NOTCHENERGY_3_I 0x0205D26CUL

#define PMB_SCP8_I_ENERGY_3_MASK     0x00FFFF00UL
#define PMB_SCP8_I_ENERGY_3_SHIFT    8
#define PMB_SCP8_I_ENERGY_3_SIGNED   0

/* Register SCP_NOTCHENERGY_3_Q (PMR_SCP8) */
#define PMB_SCP8_NOTCHENERGY_3_Q     0x0270
#define ABS_PMB_SCP8_NOTCHENERGY_3_Q 0x0205D270UL

#define PMB_SCP8_Q_ENERGY_3_MASK     0x00FFFF00UL
#define PMB_SCP8_Q_ENERGY_3_SHIFT    8
#define PMB_SCP8_Q_ENERGY_3_SIGNED   0

/* Register SCP_NOTCHENERGY_4_I (PMR_SCP8) */
#define PMB_SCP8_NOTCHENERGY_4_I     0x0274
#define ABS_PMB_SCP8_NOTCHENERGY_4_I 0x0205D274UL

#define PMB_SCP8_I_ENERGY_4_MASK     0x00FFFF00UL
#define PMB_SCP8_I_ENERGY_4_SHIFT    8
#define PMB_SCP8_I_ENERGY_4_SIGNED   0

/* Register SCP_NOTCHENERGY_4_Q (PMR_SCP8) */
#define PMB_SCP8_NOTCHENERGY_4_Q     0x0278
#define ABS_PMB_SCP8_NOTCHENERGY_4_Q 0x0205D278UL

#define PMB_SCP8_Q_ENERGY_4_MASK     0x00FFFF00UL
#define PMB_SCP8_Q_ENERGY_4_SHIFT    8
#define PMB_SCP8_Q_ENERGY_4_SIGNED   0

/* Register SCP_NOTCH_BYPASS (PMR_SCP8) */
#define PMB_SCP8_NOTCH_BYPASS        0x027C
#define ABS_PMB_SCP8_NOTCH_BYPASS    0x0205D27CUL

#define PMB_SCP8_NOTCH_ACCUM_MASK    0x00400000UL
#define PMB_SCP8_NOTCH_ACCUM_SHIFT   22
#define PMB_SCP8_NOTCH_ACCUM_SIGNED  0

#define PMB_SCP8_NOTCH_BYPASS_MASK   0x00800000UL
#define PMB_SCP8_NOTCH_BYPASS_SHIFT  23
#define PMB_SCP8_NOTCH_BYPASS_SIGNED 0

/* Register SCP_IMPULSE_NOISE_CONTROL (PMR_SCP8) */
#define PMB_SCP8_IMPULSE_NOISE_CONTROL      0x0280
#define ABS_PMB_SCP8_IMPULSE_NOISE_CONTROL  0x0205D280UL

#define PMB_SCP8_NOISE_FILTER_ENABLE_MASK   0x00800000UL
#define PMB_SCP8_NOISE_FILTER_ENABLE_SHIFT  23
#define PMB_SCP8_NOISE_FILTER_ENABLE_SIGNED 0

/* Register SCP_IMPULSE_NOISE_BURST_COUNT (PMR_SCP8) */
#define PMB_SCP8_IMPULSE_NOISE_BURST_COUNT     0x0284
#define ABS_PMB_SCP8_IMPULSE_NOISE_BURST_COUNT 0x0205D284UL

#define PMB_SCP8_NOISE_BURST_COUNT_MASK        0x0000FF00UL
#define PMB_SCP8_NOISE_BURST_COUNT_SHIFT       8
#define PMB_SCP8_NOISE_BURST_COUNT_SIGNED      0

/* Register SCP_IMPULSE_NOISE_SAMPLE_COUNT (PMR_SCP8) */
#define PMB_SCP8_IMPULSE_NOISE_SAMPLE_COUNT     0x0288
#define ABS_PMB_SCP8_IMPULSE_NOISE_SAMPLE_COUNT 0x0205D288UL

#define PMB_SCP8_NOISE_SAMPLE_COUNT_MASK        0x0000FF00UL
#define PMB_SCP8_NOISE_SAMPLE_COUNT_SHIFT       8
#define PMB_SCP8_NOISE_SAMPLE_COUNT_SIGNED      0

/* Register SCP_IMPULSE_NOISE_ENERGY (PMR_SCP8) */
#define PMB_SCP8_IMPULSE_NOISE_ENERGY     0x028C
#define ABS_PMB_SCP8_IMPULSE_NOISE_ENERGY 0x0205D28CUL

#define PMB_SCP8_NOISE_ENERGY_MASK        0x00FFFF00UL
#define PMB_SCP8_NOISE_ENERGY_SHIFT       8
#define PMB_SCP8_NOISE_ENERGY_SIGNED      0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_1 (PMR_SCP8) */
#define PMB_SCP8_IMPULSE_NOISE_THRESHOLD_1     0x0290
#define ABS_PMB_SCP8_IMPULSE_NOISE_THRESHOLD_1 0x0205D290UL

#define PMB_SCP8_T1_MASK                       0x000000FFUL
#define PMB_SCP8_T1_SHIFT                      0
#define PMB_SCP8_T1_SIGNED                     0

#define PMB_SCP8_T2_MASK                       0x0000FF00UL
#define PMB_SCP8_T2_SHIFT                      8
#define PMB_SCP8_T2_SIGNED                     0

#define PMB_SCP8_T3_MASK                       0x00FF0000UL
#define PMB_SCP8_T3_SHIFT                      16
#define PMB_SCP8_T3_SIGNED                     0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_2 (PMR_SCP8) */
#define PMB_SCP8_IMPULSE_NOISE_THRESHOLD_2     0x0294
#define ABS_PMB_SCP8_IMPULSE_NOISE_THRESHOLD_2 0x0205D294UL

#define PMB_SCP8_T4_MASK                       0x000000FFUL
#define PMB_SCP8_T4_SHIFT                      0
#define PMB_SCP8_T4_SIGNED                     0

#define PMB_SCP8_T5_MASK                       0x0000FF00UL
#define PMB_SCP8_T5_SHIFT                      8
#define PMB_SCP8_T5_SIGNED                     0

#define PMB_SCP8_T6_MASK                       0x00FF0000UL
#define PMB_SCP8_T6_SHIFT                      16
#define PMB_SCP8_T6_SIGNED                     0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_3 (PMR_SCP8) */
#define PMB_SCP8_IMPULSE_NOISE_THRESHOLD_3     0x0298
#define ABS_PMB_SCP8_IMPULSE_NOISE_THRESHOLD_3 0x0205D298UL

#define PMB_SCP8_T7_MASK                       0x000000FFUL
#define PMB_SCP8_T7_SHIFT                      0
#define PMB_SCP8_T7_SIGNED                     0

#define PMB_SCP8_T8_MASK                       0x0000FF00UL
#define PMB_SCP8_T8_SHIFT                      8
#define PMB_SCP8_T8_SIGNED                     0

#define PMB_SCP8_T9_MASK                       0x00FF0000UL
#define PMB_SCP8_T9_SHIFT                      16
#define PMB_SCP8_T9_SIGNED                     0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_4 (PMR_SCP8) */
#define PMB_SCP8_IMPULSE_NOISE_THRESHOLD_4     0x029C
#define ABS_PMB_SCP8_IMPULSE_NOISE_THRESHOLD_4 0x0205D29CUL

#define PMB_SCP8_T10_MASK                      0x000000FFUL
#define PMB_SCP8_T10_SHIFT                     0
#define PMB_SCP8_T10_SIGNED                    0

#define PMB_SCP8_T11_MASK                      0x0000FF00UL
#define PMB_SCP8_T11_SHIFT                     8
#define PMB_SCP8_T11_SIGNED                    0

#define PMB_SCP8_T12_MASK                      0x00FF0000UL
#define PMB_SCP8_T12_SHIFT                     16
#define PMB_SCP8_T12_SIGNED                    0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_5 (PMR_SCP8) */
#define PMB_SCP8_IMPULSE_NOISE_THRESHOLD_5     0x02A0
#define ABS_PMB_SCP8_IMPULSE_NOISE_THRESHOLD_5 0x0205D2A0UL

#define PMB_SCP8_T13_MASK                      0x000000FFUL
#define PMB_SCP8_T13_SHIFT                     0
#define PMB_SCP8_T13_SIGNED                    0

#define PMB_SCP8_T14_MASK                      0x0000FF00UL
#define PMB_SCP8_T14_SHIFT                     8
#define PMB_SCP8_T14_SIGNED                    0

#define PMB_SCP8_T15_MASK                      0x00FF0000UL
#define PMB_SCP8_T15_SHIFT                     16
#define PMB_SCP8_T15_SIGNED                    0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_6 (PMR_SCP8) */
#define PMB_SCP8_IMPULSE_NOISE_THRESHOLD_6     0x02A4
#define ABS_PMB_SCP8_IMPULSE_NOISE_THRESHOLD_6 0x0205D2A4UL

#define PMB_SCP8_T16_MASK                      0x00FF0000UL
#define PMB_SCP8_T16_SHIFT                     16
#define PMB_SCP8_T16_SIGNED                    0

/* Register SCP_IMPULSE_FILTER_BYPASS (PMR_SCP8) */
#define PMB_SCP8_IMPULSE_FILTER_BYPASS     0x02A8
#define ABS_PMB_SCP8_IMPULSE_FILTER_BYPASS 0x0205D2A8UL

#define PMB_SCP8_IMP_BYPASS_MASK           0x00800000UL
#define PMB_SCP8_IMP_BYPASS_SHIFT          23
#define PMB_SCP8_IMP_BYPASS_SIGNED         0

/* Register SCP_HSYNC_OUT_START (PMR_SCP8) */
#define PMB_SCP8_HSYNC_OUT_START        0x02C0
#define ABS_PMB_SCP8_HSYNC_OUT_START    0x0205D2C0UL

#define PMB_SCP8_HSYNC_OUT_START_MASK   0x00FFFF00UL
#define PMB_SCP8_HSYNC_OUT_START_SHIFT  8
#define PMB_SCP8_HSYNC_OUT_START_SIGNED 0

/* Register SCP_HSYNC_OUT_END (PMR_SCP8) */
#define PMB_SCP8_HSYNC_OUT_END        0x02C4
#define ABS_PMB_SCP8_HSYNC_OUT_END    0x0205D2C4UL

#define PMB_SCP8_HSYNC_OUT_END_MASK   0x00FFFF00UL
#define PMB_SCP8_HSYNC_OUT_END_SHIFT  8
#define PMB_SCP8_HSYNC_OUT_END_SIGNED 0

/* Register SCP_HSYNC_OUT_POLARITY (PMR_SCP8) */
#define PMB_SCP8_HSYNC_OUT_POLARITY        0x02C8
#define ABS_PMB_SCP8_HSYNC_OUT_POLARITY    0x0205D2C8UL

#define PMB_SCP8_HSYNC_OUT_POLARITY_MASK   0x00800000UL
#define PMB_SCP8_HSYNC_OUT_POLARITY_SHIFT  23
#define PMB_SCP8_HSYNC_OUT_POLARITY_SIGNED 0

/* Register SCP_VSYNC_OUT_SYMBOL_START (PMR_SCP8) */
#define PMB_SCP8_VSYNC_OUT_SYMBOL_START        0x02CC
#define ABS_PMB_SCP8_VSYNC_OUT_SYMBOL_START    0x0205D2CCUL

#define PMB_SCP8_VSYNC_OUT_SYMBOL_START_MASK   0x00FFFF00UL
#define PMB_SCP8_VSYNC_OUT_SYMBOL_START_SHIFT  8
#define PMB_SCP8_VSYNC_OUT_SYMBOL_START_SIGNED 0

/* Register SCP_VSYNC_OUT_SAMPLE_START (PMR_SCP8) */
#define PMB_SCP8_VSYNC_OUT_SAMPLE_START        0x02D0
#define ABS_PMB_SCP8_VSYNC_OUT_SAMPLE_START    0x0205D2D0UL

#define PMB_SCP8_VSYNC_OUT_SAMPLE_START_MASK   0x00FFFF00UL
#define PMB_SCP8_VSYNC_OUT_SAMPLE_START_SHIFT  8
#define PMB_SCP8_VSYNC_OUT_SAMPLE_START_SIGNED 0

/* Register SCP_VSYNC_OUT_SYMBOL_END (PMR_SCP8) */
#define PMB_SCP8_VSYNC_OUT_SYMBOL_END        0x02D4
#define ABS_PMB_SCP8_VSYNC_OUT_SYMBOL_END    0x0205D2D4UL

#define PMB_SCP8_VSYNC_OUT_SYMBOL_END_MASK   0x00FFFF00UL
#define PMB_SCP8_VSYNC_OUT_SYMBOL_END_SHIFT  8
#define PMB_SCP8_VSYNC_OUT_SYMBOL_END_SIGNED 0

/* Register SCP_VSYNC_OUT_SAMPLE_END (PMR_SCP8) */
#define PMB_SCP8_VSYNC_OUT_SAMPLE_END        0x02D8
#define ABS_PMB_SCP8_VSYNC_OUT_SAMPLE_END    0x0205D2D8UL

#define PMB_SCP8_VSYNC_OUT_SAMPLE_END_MASK   0x00FFFF00UL
#define PMB_SCP8_VSYNC_OUT_SAMPLE_END_SHIFT  8
#define PMB_SCP8_VSYNC_OUT_SAMPLE_END_SIGNED 0

/* Register SCP_VSYNC_OUT_POLARITY (PMR_SCP8) */
#define PMB_SCP8_VSYNC_OUT_POLARITY        0x02DC
#define ABS_PMB_SCP8_VSYNC_OUT_POLARITY    0x0205D2DCUL

#define PMB_SCP8_VSYNC_OUT_POLARITY_MASK   0x00800000UL
#define PMB_SCP8_VSYNC_OUT_POLARITY_SHIFT  23
#define PMB_SCP8_VSYNC_OUT_POLARITY_SIGNED 0

/* Register SCP_HSYNC_IN_START_SAMPLE (PMR_SCP8) */
#define PMB_SCP8_HSYNC_IN_START_SAMPLE        0x02E0
#define ABS_PMB_SCP8_HSYNC_IN_START_SAMPLE    0x0205D2E0UL

#define PMB_SCP8_HSYNC_IN_START_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP8_HSYNC_IN_START_SAMPLE_SHIFT  8
#define PMB_SCP8_HSYNC_IN_START_SAMPLE_SIGNED 0

/* Register SCP_HSYNC_IN_START_OFFSET (PMR_SCP8) */
#define PMB_SCP8_HSYNC_IN_START_OFFSET        0x02E4
#define ABS_PMB_SCP8_HSYNC_IN_START_OFFSET    0x0205D2E4UL

#define PMB_SCP8_HSYNC_IN_START_OFFSET_MASK   0x00000F00UL
#define PMB_SCP8_HSYNC_IN_START_OFFSET_SHIFT  8
#define PMB_SCP8_HSYNC_IN_START_OFFSET_SIGNED 0

/* Register SCP_HSYNC_IN_END_SAMPLE (PMR_SCP8) */
#define PMB_SCP8_HSYNC_IN_END_SAMPLE        0x02E8
#define ABS_PMB_SCP8_HSYNC_IN_END_SAMPLE    0x0205D2E8UL

#define PMB_SCP8_HSYNC_IN_END_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP8_HSYNC_IN_END_SAMPLE_SHIFT  8
#define PMB_SCP8_HSYNC_IN_END_SAMPLE_SIGNED 0

/* Register SCP_HSYNC_IN_END_OFFSET (PMR_SCP8) */
#define PMB_SCP8_HSYNC_IN_END_OFFSET        0x02EC
#define ABS_PMB_SCP8_HSYNC_IN_END_OFFSET    0x0205D2ECUL

#define PMB_SCP8_HSYNC_IN_END_OFFSET_MASK   0x00000F00UL
#define PMB_SCP8_HSYNC_IN_END_OFFSET_SHIFT  8
#define PMB_SCP8_HSYNC_IN_END_OFFSET_SIGNED 0

/* Register SCP_HSYNC_IN_POLARITY (PMR_SCP8) */
#define PMB_SCP8_HSYNC_IN_POLARITY        0x02F0
#define ABS_PMB_SCP8_HSYNC_IN_POLARITY    0x0205D2F0UL

#define PMB_SCP8_HSYNC_IN_POLARITY_MASK   0x00800000UL
#define PMB_SCP8_HSYNC_IN_POLARITY_SHIFT  23
#define PMB_SCP8_HSYNC_IN_POLARITY_SIGNED 0

/* Register SCP_VSYNC_IN_START_SYMBOL (PMR_SCP8) */
#define PMB_SCP8_VSYNC_IN_START_SYMBOL        0x02F4
#define ABS_PMB_SCP8_VSYNC_IN_START_SYMBOL    0x0205D2F4UL

#define PMB_SCP8_VSYNC_IN_START_SYMBOL_MASK   0x00FFFF00UL
#define PMB_SCP8_VSYNC_IN_START_SYMBOL_SHIFT  8
#define PMB_SCP8_VSYNC_IN_START_SYMBOL_SIGNED 0

/* Register SCP_VSYNC_IN_START_SAMPLE (PMR_SCP8) */
#define PMB_SCP8_VSYNC_IN_START_SAMPLE        0x02F8
#define ABS_PMB_SCP8_VSYNC_IN_START_SAMPLE    0x0205D2F8UL

#define PMB_SCP8_VSYNC_IN_START_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP8_VSYNC_IN_START_SAMPLE_SHIFT  8
#define PMB_SCP8_VSYNC_IN_START_SAMPLE_SIGNED 0

/* Register SCP_VSYNC_IN_END_SYMBOL (PMR_SCP8) */
#define PMB_SCP8_VSYNC_IN_END_SYMBOL        0x02FC
#define ABS_PMB_SCP8_VSYNC_IN_END_SYMBOL    0x0205D2FCUL

#define PMB_SCP8_VSYNC_IN_END_SYMBOL_MASK   0x00FFFF00UL
#define PMB_SCP8_VSYNC_IN_END_SYMBOL_SHIFT  8
#define PMB_SCP8_VSYNC_IN_END_SYMBOL_SIGNED 0

/* Register SCP_VSYNC_IN_END_SAMPLE (PMR_SCP8) */
#define PMB_SCP8_VSYNC_IN_END_SAMPLE        0x0300
#define ABS_PMB_SCP8_VSYNC_IN_END_SAMPLE    0x0205D300UL

#define PMB_SCP8_VSYNC_IN_END_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP8_VSYNC_IN_END_SAMPLE_SHIFT  8
#define PMB_SCP8_VSYNC_IN_END_SAMPLE_SIGNED 0

/* Register SCP_VSYNC_IN_POLARITY (PMR_SCP8) */
#define PMB_SCP8_VSYNC_IN_POLARITY        0x0304
#define ABS_PMB_SCP8_VSYNC_IN_POLARITY    0x0205D304UL

#define PMB_SCP8_VSYNC_IN_POLARITY_MASK   0x00800000UL
#define PMB_SCP8_VSYNC_IN_POLARITY_SHIFT  23
#define PMB_SCP8_VSYNC_IN_POLARITY_SIGNED 0

/* Register SCP_DRM_DECIMATOR_CTRL (PMR_SCP8) */
#define PMB_SCP8_DRM_DECIMATOR_CTRL     0x0330
#define ABS_PMB_SCP8_DRM_DECIMATOR_CTRL 0x0205D330UL

#define PMB_SCP8_DRM_DEC_RATIO_MASK     0x00000F00UL
#define PMB_SCP8_DRM_DEC_RATIO_SHIFT    8
#define PMB_SCP8_DRM_DEC_RATIO_SIGNED   0

#define PMB_SCP8_DRM_DEC_EN_MASK        0x00001000UL
#define PMB_SCP8_DRM_DEC_EN_SHIFT       12
#define PMB_SCP8_DRM_DEC_EN_SIGNED      0

/* Register SCP_CORE_ID (PMR_SCP8) */
#define PMB_SCP8_CORE_ID            0x0340
#define ABS_PMB_SCP8_CORE_ID        0x0205D340UL

#define PMB_SCP8_CORE_CONFIG_MASK   0x000000FFUL
#define PMB_SCP8_CORE_CONFIG_SHIFT  0
#define PMB_SCP8_CORE_CONFIG_SIGNED 0

#define PMB_SCP8_CORE_ID_MASK       0x0000FF00UL
#define PMB_SCP8_CORE_ID_SHIFT      8
#define PMB_SCP8_CORE_ID_SIGNED     0

#define PMB_SCP8_GROUP_ID_MASK      0x00FF0000UL
#define PMB_SCP8_GROUP_ID_SHIFT     16
#define PMB_SCP8_GROUP_ID_SIGNED    0

/* Register SCP_CORE_REVISION (PMR_SCP8) */
#define PMB_SCP8_CORE_REVISION          0x0350
#define ABS_PMB_SCP8_CORE_REVISION      0x0205D350UL

#define PMB_SCP8_MAINTENANCE_REV_MASK   0x000000FFUL
#define PMB_SCP8_MAINTENANCE_REV_SHIFT  0
#define PMB_SCP8_MAINTENANCE_REV_SIGNED 0

#define PMB_SCP8_MINOR_REV_MASK         0x0000FF00UL
#define PMB_SCP8_MINOR_REV_SHIFT        8
#define PMB_SCP8_MINOR_REV_SIGNED       0

#define PMB_SCP8_MAJOR_REV_MASK         0x00FF0000UL
#define PMB_SCP8_MAJOR_REV_SHIFT        16
#define PMB_SCP8_MAJOR_REV_SIGNED       0

/* Register SCP_TBUS_CONTROL (PMR_SCP8) */
#define PMB_SCP8_TBUS_CONTROL              0x0380
#define ABS_PMB_SCP8_TBUS_CONTROL          0x0205D380UL

#define PMB_SCP8_TBUS_OUTPUT_STALL_MASK    0x00100000UL
#define PMB_SCP8_TBUS_OUTPUT_STALL_SHIFT   20
#define PMB_SCP8_TBUS_OUTPUT_STALL_SIGNED  0

#define PMB_SCP8_TBUS_OUTPUT_ENABLE_MASK   0x00200000UL
#define PMB_SCP8_TBUS_OUTPUT_ENABLE_SHIFT  21
#define PMB_SCP8_TBUS_OUTPUT_ENABLE_SIGNED 0

#define PMB_SCP8_TBUS_DEBUG_MODE_MASK      0x00400000UL
#define PMB_SCP8_TBUS_DEBUG_MODE_SHIFT     22
#define PMB_SCP8_TBUS_DEBUG_MODE_SIGNED    0

#define PMB_SCP8_TBUS_OUTPUT_MODE_MASK     0x00800000UL
#define PMB_SCP8_TBUS_OUTPUT_MODE_SHIFT    23
#define PMB_SCP8_TBUS_OUTPUT_MODE_SIGNED   0

/* Register SCP_TBUS_DEBUG_DATA (PMR_SCP8) */
#define PMB_SCP8_TBUS_DEBUG_DATA             0x0384
#define ABS_PMB_SCP8_TBUS_DEBUG_DATA         0x0205D384UL

#define PMB_SCP8_TBUS_DEBUG_DATAOUT_Q_MASK   0x00000FFFUL
#define PMB_SCP8_TBUS_DEBUG_DATAOUT_Q_SHIFT  0
#define PMB_SCP8_TBUS_DEBUG_DATAOUT_Q_SIGNED 0

#define PMB_SCP8_TBUS_DEBUG_DATAOUT_I_MASK   0x00FFF000UL
#define PMB_SCP8_TBUS_DEBUG_DATAOUT_I_SHIFT  12
#define PMB_SCP8_TBUS_DEBUG_DATAOUT_I_SIGNED 0

/* Register SCP_TBUS_DEBUG_EOP (PMR_SCP8) */
#define PMB_SCP8_TBUS_DEBUG_EOP        0x0388
#define ABS_PMB_SCP8_TBUS_DEBUG_EOP    0x0205D388UL

#define PMB_SCP8_TBUS_DEBUG_EOP_MASK   0x00800000UL
#define PMB_SCP8_TBUS_DEBUG_EOP_SHIFT  23
#define PMB_SCP8_TBUS_DEBUG_EOP_SIGNED 0

/* Register SCP_TBUS_DEBUG_VALID (PMR_SCP8) */
#define PMB_SCP8_TBUS_DEBUG_VALID           0x038C
#define ABS_PMB_SCP8_TBUS_DEBUG_VALID       0x0205D38CUL

#define PMB_SCP8_TBUS_DEBUG_VALIDOUT_MASK   0x00800000UL
#define PMB_SCP8_TBUS_DEBUG_VALIDOUT_SHIFT  23
#define PMB_SCP8_TBUS_DEBUG_VALIDOUT_SIGNED 0

/* Register SCP_ISCR_CONTROL (PMR_SCP8) */
#define PMB_SCP8_ISCR_CONTROL       0x0390
#define ABS_PMB_SCP8_ISCR_CONTROL   0x0205D390UL

#define PMB_SCP8_ISCR_ENABLE_MASK   0x00000100UL
#define PMB_SCP8_ISCR_ENABLE_SHIFT  8
#define PMB_SCP8_ISCR_ENABLE_SIGNED 0

/* Register SCP_ISCR_COUNTER0 (PMR_SCP8) */
#define PMB_SCP8_ISCR_COUNTER0           0x0394
#define ABS_PMB_SCP8_ISCR_COUNTER0       0x0205D394UL

#define PMB_SCP8_ISCR_COUNTER_LOW_MASK   0x00FFFFFFUL
#define PMB_SCP8_ISCR_COUNTER_LOW_SHIFT  0
#define PMB_SCP8_ISCR_COUNTER_LOW_SIGNED 0

/* Register SCP_ISCR_COUNTER1 (PMR_SCP8) */
#define PMB_SCP8_ISCR_COUNTER1            0x0398
#define ABS_PMB_SCP8_ISCR_COUNTER1        0x0205D398UL

#define PMB_SCP8_ISCR_COUNTER_HIGH_MASK   0x00FFFFFFUL
#define PMB_SCP8_ISCR_COUNTER_HIGH_SHIFT  0
#define PMB_SCP8_ISCR_COUNTER_HIGH_SIGNED 0

/* Register SCP_ISCR_STATUS0 (PMR_SCP8) */
#define PMB_SCP8_ISCR_STATUS0              0x039C
#define ABS_PMB_SCP8_ISCR_STATUS0          0x0205D39CUL

#define PMB_SCP8_ISCR_SYM_START_LOW_MASK   0x00FFFFFFUL
#define PMB_SCP8_ISCR_SYM_START_LOW_SHIFT  0
#define PMB_SCP8_ISCR_SYM_START_LOW_SIGNED 0

/* Register SCP_ISCR_STATUS1 (PMR_SCP8) */
#define PMB_SCP8_ISCR_STATUS1               0x03A0
#define ABS_PMB_SCP8_ISCR_STATUS1           0x0205D3A0UL

#define PMB_SCP8_ISCR_SYM_START_HIGH_MASK   0x00FFFFFFUL
#define PMB_SCP8_ISCR_SYM_START_HIGH_SHIFT  0
#define PMB_SCP8_ISCR_SYM_START_HIGH_SIGNED 0

/* Register SCP_CONFIGURATION (PMR_SCP8) */
#define PMB_SCP8_CONFIGURATION                   0x03A4
#define ABS_PMB_SCP8_CONFIGURATION               0x0205D3A4UL

#define PMB_SCP8_CONFIGURATION_DRM_DECIM_MASK    0x00000002UL
#define PMB_SCP8_CONFIGURATION_DRM_DECIM_SHIFT   1
#define PMB_SCP8_CONFIGURATION_DRM_DECIM_SIGNED  0

#define PMB_SCP8_CONFIGURATION_EARLY_GAIN_MASK   0x00000010UL
#define PMB_SCP8_CONFIGURATION_EARLY_GAIN_SHIFT  4
#define PMB_SCP8_CONFIGURATION_EARLY_GAIN_SIGNED 0

#define PMB_SCP8_CONFIGURATION_MIXER_MASK        0x00000080UL
#define PMB_SCP8_CONFIGURATION_MIXER_SHIFT       7
#define PMB_SCP8_CONFIGURATION_MIXER_SIGNED      0

#define PMB_SCP8_CONFIGURATION_CIC_MASK          0x00000400UL
#define PMB_SCP8_CONFIGURATION_CIC_SHIFT         10
#define PMB_SCP8_CONFIGURATION_CIC_SIGNED        0

#define PMB_SCP8_CONFIGURATION_NOTCH_MASK        0x00001800UL
#define PMB_SCP8_CONFIGURATION_NOTCH_SHIFT       11
#define PMB_SCP8_CONFIGURATION_NOTCH_SIGNED      0

#define PMB_SCP8_CONFIGURATION_LATE_GAIN_MASK    0x00002000UL
#define PMB_SCP8_CONFIGURATION_LATE_GAIN_SHIFT   13
#define PMB_SCP8_CONFIGURATION_LATE_GAIN_SIGNED  0

#define PMB_SCP8_CONFIGURATION_IMPULSE_MASK      0x00004000UL
#define PMB_SCP8_CONFIGURATION_IMPULSE_SHIFT     14
#define PMB_SCP8_CONFIGURATION_IMPULSE_SIGNED    0

#define PMB_SCP8_CONFIGURATION_VID_SYNC_MASK     0x00010000UL
#define PMB_SCP8_CONFIGURATION_VID_SYNC_SHIFT    16
#define PMB_SCP8_CONFIGURATION_VID_SYNC_SIGNED   0

#define PMB_SCP8_CONFIGURATION_DMAOP_MASK        0x00020000UL
#define PMB_SCP8_CONFIGURATION_DMAOP_SHIFT       17
#define PMB_SCP8_CONFIGURATION_DMAOP_SIGNED      0

/* Register SCP_CONTROL (PMR_SCP9) */
#define PMB_SCP9_CONTROL                    0x0000
#define ABS_PMB_SCP9_CONTROL                0x0205D800UL

#define PMB_SCP9_N_SEL_MASK                 0x0000000FUL
#define PMB_SCP9_N_SEL_SHIFT                0
#define PMB_SCP9_N_SEL_SIGNED               0

#define PMB_SCP9_P_SEL_MASK                 0x00000030UL
#define PMB_SCP9_P_SEL_SHIFT                4
#define PMB_SCP9_P_SEL_SIGNED               0

#define PMB_SCP9_FORMAT_MASK                0x00000040UL
#define PMB_SCP9_FORMAT_SHIFT               6
#define PMB_SCP9_FORMAT_SIGNED              0

#define PMB_SCP9_SOURCE_MASK                0x00000180UL
#define PMB_SCP9_SOURCE_SHIFT               7
#define PMB_SCP9_SOURCE_SIGNED              0

#define PMB_SCP9_INPUT_MODE_MASK            0x00000200UL
#define PMB_SCP9_INPUT_MODE_SHIFT           9
#define PMB_SCP9_INPUT_MODE_SIGNED          0

#define PMB_SCP9_INVERT_SPECTRUM_MASK       0x00000400UL
#define PMB_SCP9_INVERT_SPECTRUM_SHIFT      10
#define PMB_SCP9_INVERT_SPECTRUM_SIGNED     0

#define PMB_SCP9_SYNCHRONIZE_UPDATES_MASK   0x00000800UL
#define PMB_SCP9_SYNCHRONIZE_UPDATES_SHIFT  11
#define PMB_SCP9_SYNCHRONIZE_UPDATES_SIGNED 0

#define PMB_SCP9_RESET_MASK                 0x00001000UL
#define PMB_SCP9_RESET_SHIFT                12
#define PMB_SCP9_RESET_SIGNED               0

#define PMB_SCP9_CLEAR_PHASE_MASK           0x00002000UL
#define PMB_SCP9_CLEAR_PHASE_SHIFT          13
#define PMB_SCP9_CLEAR_PHASE_SIGNED         0

#define PMB_SCP9_SET_SCP_POWER_MASK         0x0000C000UL
#define PMB_SCP9_SET_SCP_POWER_SHIFT        14
#define PMB_SCP9_SET_SCP_POWER_SIGNED       0

#define PMB_SCP9_SET_ADC_POWER_MASK         0x00030000UL
#define PMB_SCP9_SET_ADC_POWER_SHIFT        16
#define PMB_SCP9_SET_ADC_POWER_SIGNED       0

#define PMB_SCP9_SET_ACTIVE_FRAME_MASK      0x000C0000UL
#define PMB_SCP9_SET_ACTIVE_FRAME_SHIFT     18
#define PMB_SCP9_SET_ACTIVE_FRAME_SIGNED    0

#define PMB_SCP9_STC_FRAME_START_MASK       0x00100000UL
#define PMB_SCP9_STC_FRAME_START_SHIFT      20
#define PMB_SCP9_STC_FRAME_START_SIGNED     0

#define PMB_SCP9_MODE_MASK                  0x00E00000UL
#define PMB_SCP9_MODE_SHIFT                 21
#define PMB_SCP9_MODE_SIGNED                0

/* Register SCP_STATUS (PMR_SCP9) */
#define PMB_SCP9_STATUS              0x0004
#define ABS_PMB_SCP9_STATUS          0x0205D804UL

#define PMB_SCP9_POWER_MASK          0x0000C000UL
#define PMB_SCP9_POWER_SHIFT         14
#define PMB_SCP9_POWER_SIGNED        0

#define PMB_SCP9_ADC_POWER_MASK      0x00030000UL
#define PMB_SCP9_ADC_POWER_SHIFT     16
#define PMB_SCP9_ADC_POWER_SIGNED    0

#define PMB_SCP9_ACTIVE_FRAME_MASK   0x00040000UL
#define PMB_SCP9_ACTIVE_FRAME_SHIFT  18
#define PMB_SCP9_ACTIVE_FRAME_SIGNED 0

#define PMB_SCP9_IRQ_DMA_OP_MASK     0x00400000UL
#define PMB_SCP9_IRQ_DMA_OP_SHIFT    22
#define PMB_SCP9_IRQ_DMA_OP_SIGNED   0

#define PMB_SCP9_IRQ_SCP_MASK        0x00800000UL
#define PMB_SCP9_IRQ_SCP_SHIFT       23
#define PMB_SCP9_IRQ_SCP_SIGNED      0

/* Register SCP_INTERRUPT_STATUS (PMR_SCP9) */
#define PMB_SCP9_INTERRUPT_STATUS           0x0008
#define ABS_PMB_SCP9_INTERRUPT_STATUS       0x0205D808UL

#define PMB_SCP9_TBUS_OVERFLOW_EVENT_MASK   0x00100000UL
#define PMB_SCP9_TBUS_OVERFLOW_EVENT_SHIFT  20
#define PMB_SCP9_TBUS_OVERFLOW_EVENT_SIGNED 0

#define PMB_SCP9_OVERFLOW_EVENT_MASK        0x00200000UL
#define PMB_SCP9_OVERFLOW_EVENT_SHIFT       21
#define PMB_SCP9_OVERFLOW_EVENT_SIGNED      0

#define PMB_SCP9_COMPARE_EVENT_MASK         0x00400000UL
#define PMB_SCP9_COMPARE_EVENT_SHIFT        22
#define PMB_SCP9_COMPARE_EVENT_SIGNED       0

#define PMB_SCP9_AGC_COUNTS_EVENT_MASK      0x00800000UL
#define PMB_SCP9_AGC_COUNTS_EVENT_SHIFT     23
#define PMB_SCP9_AGC_COUNTS_EVENT_SIGNED    0

/* Register SCP_INTERRUPT_ENABLE (PMR_SCP9) */
#define PMB_SCP9_INTERRUPT_ENABLE            0x000C
#define ABS_PMB_SCP9_INTERRUPT_ENABLE        0x0205D80CUL

#define PMB_SCP9_TBUS_OVERFLOW_ENABLE_MASK   0x00100000UL
#define PMB_SCP9_TBUS_OVERFLOW_ENABLE_SHIFT  20
#define PMB_SCP9_TBUS_OVERFLOW_ENABLE_SIGNED 0

#define PMB_SCP9_OVERFLOW_ENABLE_MASK        0x00200000UL
#define PMB_SCP9_OVERFLOW_ENABLE_SHIFT       21
#define PMB_SCP9_OVERFLOW_ENABLE_SIGNED      0

#define PMB_SCP9_COMPARE_ENABLE_MASK         0x00400000UL
#define PMB_SCP9_COMPARE_ENABLE_SHIFT        22
#define PMB_SCP9_COMPARE_ENABLE_SIGNED       0

#define PMB_SCP9_AGC_COUNTS_ENABLE_MASK      0x00800000UL
#define PMB_SCP9_AGC_COUNTS_ENABLE_SHIFT     23
#define PMB_SCP9_AGC_COUNTS_ENABLE_SIGNED    0

/* Register SCP_INTERRUPT_CLEAR (PMR_SCP9) */
#define PMB_SCP9_INTERRUPT_CLEAR            0x0010
#define ABS_PMB_SCP9_INTERRUPT_CLEAR        0x0205D810UL

#define PMB_SCP9_TBUS_OVERFLOW_CLEAR_MASK   0x00100000UL
#define PMB_SCP9_TBUS_OVERFLOW_CLEAR_SHIFT  20
#define PMB_SCP9_TBUS_OVERFLOW_CLEAR_SIGNED 0

#define PMB_SCP9_OVERFLOW_CLEAR_MASK        0x00200000UL
#define PMB_SCP9_OVERFLOW_CLEAR_SHIFT       21
#define PMB_SCP9_OVERFLOW_CLEAR_SIGNED      0

#define PMB_SCP9_COMPARE_CLEAR_MASK         0x00400000UL
#define PMB_SCP9_COMPARE_CLEAR_SHIFT        22
#define PMB_SCP9_COMPARE_CLEAR_SIGNED       0

#define PMB_SCP9_AGC_COUNTS_CLEAR_MASK      0x00800000UL
#define PMB_SCP9_AGC_COUNTS_CLEAR_SHIFT     23
#define PMB_SCP9_AGC_COUNTS_CLEAR_SIGNED    0

/* Register SCP_INPUT_SAMPLE (PMR_SCP9) */
#define PMB_SCP9_INPUT_SAMPLE     0x0014
#define ABS_PMB_SCP9_INPUT_SAMPLE 0x0205D814UL

#define PMB_SCP9_INPUT_Q_MASK     0x00000FFFUL
#define PMB_SCP9_INPUT_Q_SHIFT    0
#define PMB_SCP9_INPUT_Q_SIGNED   0

#define PMB_SCP9_INPUT_I_MASK     0x00FFF000UL
#define PMB_SCP9_INPUT_I_SHIFT    12
#define PMB_SCP9_INPUT_I_SIGNED   0

/* Register SCP_REFERENCE_CLOCK_CONTROL_N (PMR_SCP9) */
#define PMB_SCP9_REFERENCE_CLOCK_CONTROL_N     0x0018
#define ABS_PMB_SCP9_REFERENCE_CLOCK_CONTROL_N 0x0205D818UL

#define PMB_SCP9_N_MASK                        0x00FFFF00UL
#define PMB_SCP9_N_SHIFT                       8
#define PMB_SCP9_N_SIGNED                      0

/* Register SCP_REFERENCE_CLOCK_CONTROL_M (PMR_SCP9) */
#define PMB_SCP9_REFERENCE_CLOCK_CONTROL_M     0x001C
#define ABS_PMB_SCP9_REFERENCE_CLOCK_CONTROL_M 0x0205D81CUL

#define PMB_SCP9_M_MASK                        0x00FFFF00UL
#define PMB_SCP9_M_SHIFT                       8
#define PMB_SCP9_M_SIGNED                      0

/* Register SCP_CIC_BYPASS (PMR_SCP9) */
#define PMB_SCP9_CIC_BYPASS        0x0020
#define ABS_PMB_SCP9_CIC_BYPASS    0x0205D820UL

#define PMB_SCP9_CIC_BYPASS_MASK   0x00800000UL
#define PMB_SCP9_CIC_BYPASS_SHIFT  23
#define PMB_SCP9_CIC_BYPASS_SIGNED 0

/* Register SCP_RSSI_INPUT (PMR_SCP9) */
#define PMB_SCP9_RSSI_INPUT        0x0024
#define ABS_PMB_SCP9_RSSI_INPUT    0x0205D824UL

#define PMB_SCP9_RSSI_INPUT_MASK   0x000FFF00UL
#define PMB_SCP9_RSSI_INPUT_SHIFT  8
#define PMB_SCP9_RSSI_INPUT_SIGNED 0

/* Register SCP_CONTROL2 (PMR_SCP9) */
#define PMB_SCP9_CONTROL2                0x0028
#define ABS_PMB_SCP9_CONTROL2            0x0205D828UL

#define PMB_SCP9_WLAN_EDAGC_START_MASK   0x00800000UL
#define PMB_SCP9_WLAN_EDAGC_START_SHIFT  23
#define PMB_SCP9_WLAN_EDAGC_START_SIGNED 0

/* Register SCP_DMA_OUTPUT_CONTROL (PMR_SCP9) */
#define PMB_SCP9_DMA_OUTPUT_CONTROL     0x0040
#define ABS_PMB_SCP9_DMA_OUTPUT_CONTROL 0x0205D840UL

#define PMB_SCP9_DMA_SYNC_DEBUG_MASK    0x00100000UL
#define PMB_SCP9_DMA_SYNC_DEBUG_SHIFT   20
#define PMB_SCP9_DMA_SYNC_DEBUG_SIGNED  0

#define PMB_SCP9_DMA_SYNC_BYPASS_MASK   0x00200000UL
#define PMB_SCP9_DMA_SYNC_BYPASS_SHIFT  21
#define PMB_SCP9_DMA_SYNC_BYPASS_SIGNED 0

#define PMB_SCP9_DMA_SYNC_ENABLE_MASK   0x00400000UL
#define PMB_SCP9_DMA_SYNC_ENABLE_SHIFT  22
#define PMB_SCP9_DMA_SYNC_ENABLE_SIGNED 0

#define PMB_SCP9_BYPASS_MASK            0x00800000UL
#define PMB_SCP9_BYPASS_SHIFT           23
#define PMB_SCP9_BYPASS_SIGNED          0

/* Register SCP_DMA_OUTPUT_STATUS (PMR_SCP9) */
#define PMB_SCP9_DMA_OUTPUT_STATUS        0x0044
#define ABS_PMB_SCP9_DMA_OUTPUT_STATUS    0x0205D844UL

#define PMB_SCP9_DMA_SYNC_STATE_MASK      0x00180000UL
#define PMB_SCP9_DMA_SYNC_STATE_SHIFT     19
#define PMB_SCP9_DMA_SYNC_STATE_SIGNED    0

#define PMB_SCP9_OP_FIFO_NOT_EMPTY_MASK   0x00200000UL
#define PMB_SCP9_OP_FIFO_NOT_EMPTY_SHIFT  21
#define PMB_SCP9_OP_FIFO_NOT_EMPTY_SIGNED 0

#define PMB_SCP9_OP_FIFO_FULL_MASK        0x00400000UL
#define PMB_SCP9_OP_FIFO_FULL_SHIFT       22
#define PMB_SCP9_OP_FIFO_FULL_SIGNED      0

#define PMB_SCP9_OP_FIFO_HALF_FULL_MASK   0x00800000UL
#define PMB_SCP9_OP_FIFO_HALF_FULL_SHIFT  23
#define PMB_SCP9_OP_FIFO_HALF_FULL_SIGNED 0

/* Register SCP_DMA_OUTPUT_INTERRUPT_STATUS (PMR_SCP9) */
#define PMB_SCP9_DMA_OUTPUT_INTERRUPT_STATUS     0x0048
#define ABS_PMB_SCP9_DMA_OUTPUT_INTERRUPT_STATUS 0x0205D848UL

#define PMB_SCP9_OP_FIFO_NOT_EMPTY_EVENT_MASK    0x00200000UL
#define PMB_SCP9_OP_FIFO_NOT_EMPTY_EVENT_SHIFT   21
#define PMB_SCP9_OP_FIFO_NOT_EMPTY_EVENT_SIGNED  0

#define PMB_SCP9_OP_FIFO_FULL_EVENT_MASK         0x00400000UL
#define PMB_SCP9_OP_FIFO_FULL_EVENT_SHIFT        22
#define PMB_SCP9_OP_FIFO_FULL_EVENT_SIGNED       0

#define PMB_SCP9_OP_FIFO_HALF_FULL_EVENT_MASK    0x00800000UL
#define PMB_SCP9_OP_FIFO_HALF_FULL_EVENT_SHIFT   23
#define PMB_SCP9_OP_FIFO_HALF_FULL_EVENT_SIGNED  0

/* Register SCP_DMA_OUTPUT_INTERRUPT_ENABLE (PMR_SCP9) */
#define PMB_SCP9_DMA_OUTPUT_INTERRUPT_ENABLE     0x004C
#define ABS_PMB_SCP9_DMA_OUTPUT_INTERRUPT_ENABLE 0x0205D84CUL

#define PMB_SCP9_OP_FIFO_NOT_EMPTY_ENABLE_MASK   0x00200000UL
#define PMB_SCP9_OP_FIFO_NOT_EMPTY_ENABLE_SHIFT  21
#define PMB_SCP9_OP_FIFO_NOT_EMPTY_ENABLE_SIGNED 0

#define PMB_SCP9_OP_FIFO_FULL_ENABLE_MASK        0x00400000UL
#define PMB_SCP9_OP_FIFO_FULL_ENABLE_SHIFT       22
#define PMB_SCP9_OP_FIFO_FULL_ENABLE_SIGNED      0

#define PMB_SCP9_OP_FIFO_HALF_FULL_ENABLE_MASK   0x00800000UL
#define PMB_SCP9_OP_FIFO_HALF_FULL_ENABLE_SHIFT  23
#define PMB_SCP9_OP_FIFO_HALF_FULL_ENABLE_SIGNED 0

/* Register SCP_DMA_OUTPUT_INTERRUPT_CLEAR (PMR_SCP9) */
#define PMB_SCP9_DMA_OUTPUT_INTERRUPT_CLEAR     0x0050
#define ABS_PMB_SCP9_DMA_OUTPUT_INTERRUPT_CLEAR 0x0205D850UL

#define PMB_SCP9_OP_FIFO_NOT_EMPTY_CLEAR_MASK   0x00200000UL
#define PMB_SCP9_OP_FIFO_NOT_EMPTY_CLEAR_SHIFT  21
#define PMB_SCP9_OP_FIFO_NOT_EMPTY_CLEAR_SIGNED 0

#define PMB_SCP9_OP_FIFO_FULL_CLEAR_MASK        0x00400000UL
#define PMB_SCP9_OP_FIFO_FULL_CLEAR_SHIFT       22
#define PMB_SCP9_OP_FIFO_FULL_CLEAR_SIGNED      0

#define PMB_SCP9_OP_FIFO_HALF_FULL_CLEAR_MASK   0x00800000UL
#define PMB_SCP9_OP_FIFO_HALF_FULL_CLEAR_SHIFT  23
#define PMB_SCP9_OP_FIFO_HALF_FULL_CLEAR_SIGNED 0

/* Register SCP_DMA_OUTPUT_SAMPLE (PMR_SCP9) */
#define PMB_SCP9_DMA_OUTPUT_SAMPLE     0x0054
#define ABS_PMB_SCP9_DMA_OUTPUT_SAMPLE 0x0205D854UL

#define PMB_SCP9_START_TRANSFER_MASK   0x00000001UL
#define PMB_SCP9_START_TRANSFER_SHIFT  0
#define PMB_SCP9_START_TRANSFER_SIGNED 0

#define PMB_SCP9_OUTPUT_Q_MASK         0x0000FFF0UL
#define PMB_SCP9_OUTPUT_Q_SHIFT        4
#define PMB_SCP9_OUTPUT_Q_SIGNED       0

#define PMB_SCP9_OUTPUT_I_MASK         0xFFF00000UL
#define PMB_SCP9_OUTPUT_I_SHIFT        20
#define PMB_SCP9_OUTPUT_I_SIGNED       0

/* Register SCP_EARLY_COARSE_GAIN (PMR_SCP9) */
#define PMB_SCP9_EARLY_COARSE_GAIN        0x0060
#define ABS_PMB_SCP9_EARLY_COARSE_GAIN    0x0205D860UL

#define PMB_SCP9_EARLY_COARSE_GAIN_MASK   0x00800000UL
#define PMB_SCP9_EARLY_COARSE_GAIN_SHIFT  23
#define PMB_SCP9_EARLY_COARSE_GAIN_SIGNED 0

/* Register SCP_EARLY_FINE_GAIN_I (PMR_SCP9) */
#define PMB_SCP9_EARLY_FINE_GAIN_I     0x0064
#define ABS_PMB_SCP9_EARLY_FINE_GAIN_I 0x0205D864UL

#define PMB_SCP9_EARLY_I_GAIN_MASK     0x00FFE000UL
#define PMB_SCP9_EARLY_I_GAIN_SHIFT    13
#define PMB_SCP9_EARLY_I_GAIN_SIGNED   0

/* Register SCP_EARLY_FINE_GAIN_Q (PMR_SCP9) */
#define PMB_SCP9_EARLY_FINE_GAIN_Q     0x0068
#define ABS_PMB_SCP9_EARLY_FINE_GAIN_Q 0x0205D868UL

#define PMB_SCP9_EARLY_Q_GAIN_MASK     0x00FFE000UL
#define PMB_SCP9_EARLY_Q_GAIN_SHIFT    13
#define PMB_SCP9_EARLY_Q_GAIN_SIGNED   0

/* Register SCP_EARLY_ANGLE_IQ (PMR_SCP9) */
#define PMB_SCP9_EARLY_ANGLE_IQ           0x006C
#define ABS_PMB_SCP9_EARLY_ANGLE_IQ       0x0205D86CUL

#define PMB_SCP9_EARLY_I_TO_Q_GAIN_MASK   0x00FFE000UL
#define PMB_SCP9_EARLY_I_TO_Q_GAIN_SHIFT  13
#define PMB_SCP9_EARLY_I_TO_Q_GAIN_SIGNED 0

/* Register SCP_LATE_COARSE_GAIN (PMR_SCP9) */
#define PMB_SCP9_LATE_COARSE_GAIN        0x0074
#define ABS_PMB_SCP9_LATE_COARSE_GAIN    0x0205D874UL

#define PMB_SCP9_LATE_COARSE_GAIN_MASK   0x00800000UL
#define PMB_SCP9_LATE_COARSE_GAIN_SHIFT  23
#define PMB_SCP9_LATE_COARSE_GAIN_SIGNED 0

/* Register SCP_LATE_FINE_GAIN_I (PMR_SCP9) */
#define PMB_SCP9_LATE_FINE_GAIN_I     0x0078
#define ABS_PMB_SCP9_LATE_FINE_GAIN_I 0x0205D878UL

#define PMB_SCP9_LATE_I_GAIN_MASK     0x00FFE000UL
#define PMB_SCP9_LATE_I_GAIN_SHIFT    13
#define PMB_SCP9_LATE_I_GAIN_SIGNED   0

/* Register SCP_LATE_FINE_GAIN_Q (PMR_SCP9) */
#define PMB_SCP9_LATE_FINE_GAIN_Q     0x007C
#define ABS_PMB_SCP9_LATE_FINE_GAIN_Q 0x0205D87CUL

#define PMB_SCP9_LATE_Q_GAIN_MASK     0x00FFE000UL
#define PMB_SCP9_LATE_Q_GAIN_SHIFT    13
#define PMB_SCP9_LATE_Q_GAIN_SIGNED   0

/* Register SCP_DC_OFFSET_I (PMR_SCP9) */
#define PMB_SCP9_DC_OFFSET_I             0x0088
#define ABS_PMB_SCP9_DC_OFFSET_I         0x0205D888UL

#define PMB_SCP9_DC_OFFSET_FRAC_I_MASK   0x00000FFFUL
#define PMB_SCP9_DC_OFFSET_FRAC_I_SHIFT  0
#define PMB_SCP9_DC_OFFSET_FRAC_I_SIGNED 0

#define PMB_SCP9_DC_OFFSET_I_MASK        0x00FFF000UL
#define PMB_SCP9_DC_OFFSET_I_SHIFT       12
#define PMB_SCP9_DC_OFFSET_I_SIGNED      0

/* Register SCP_DC_OFFSET_Q (PMR_SCP9) */
#define PMB_SCP9_DC_OFFSET_Q             0x008C
#define ABS_PMB_SCP9_DC_OFFSET_Q         0x0205D88CUL

#define PMB_SCP9_DC_OFFSET_FRAC_Q_MASK   0x00000FFFUL
#define PMB_SCP9_DC_OFFSET_FRAC_Q_SHIFT  0
#define PMB_SCP9_DC_OFFSET_FRAC_Q_SIGNED 0

#define PMB_SCP9_DC_OFFSET_Q_MASK        0x00FFF000UL
#define PMB_SCP9_DC_OFFSET_Q_SHIFT       12
#define PMB_SCP9_DC_OFFSET_Q_SIGNED      0

/* Register SCP_EXT_GAIN_CONTROL_1 (PMR_SCP9) */
#define PMB_SCP9_EXT_GAIN_CONTROL_1     0x0090
#define ABS_PMB_SCP9_EXT_GAIN_CONTROL_1 0x0205D890UL

#define PMB_SCP9_GAIN_CONTROL_1_MASK    0x00FFF000UL
#define PMB_SCP9_GAIN_CONTROL_1_SHIFT   12
#define PMB_SCP9_GAIN_CONTROL_1_SIGNED  0

/* Register SCP_EXT_GAIN_CONTROL_2 (PMR_SCP9) */
#define PMB_SCP9_EXT_GAIN_CONTROL_2     0x0094
#define ABS_PMB_SCP9_EXT_GAIN_CONTROL_2 0x0205D894UL

#define PMB_SCP9_GAIN_CONTROL_2_MASK    0x00FFF000UL
#define PMB_SCP9_GAIN_CONTROL_2_SHIFT   12
#define PMB_SCP9_GAIN_CONTROL_2_SIGNED  0

/* Register SCP_EXT_OFFSET_CONTROL_1 (PMR_SCP9) */
#define PMB_SCP9_EXT_OFFSET_CONTROL_1     0x0098
#define ABS_PMB_SCP9_EXT_OFFSET_CONTROL_1 0x0205D898UL

#define PMB_SCP9_OFFSET_CONTROL_1_MASK    0x00FFF000UL
#define PMB_SCP9_OFFSET_CONTROL_1_SHIFT   12
#define PMB_SCP9_OFFSET_CONTROL_1_SIGNED  0

/* Register SCP_EXT_OFFSET_CONTROL_2 (PMR_SCP9) */
#define PMB_SCP9_EXT_OFFSET_CONTROL_2     0x009C
#define ABS_PMB_SCP9_EXT_OFFSET_CONTROL_2 0x0205D89CUL

#define PMB_SCP9_OFFSET_CONTROL_2_MASK    0x00FFF000UL
#define PMB_SCP9_OFFSET_CONTROL_2_SHIFT   12
#define PMB_SCP9_OFFSET_CONTROL_2_SIGNED  0

/* Register SCP_EARLY_GAIN_BYPASS (PMR_SCP9) */
#define PMB_SCP9_EARLY_GAIN_BYPASS     0x00A0
#define ABS_PMB_SCP9_EARLY_GAIN_BYPASS 0x0205D8A0UL

#define PMB_SCP9_EARLY_BYPASS_MASK     0x00800000UL
#define PMB_SCP9_EARLY_BYPASS_SHIFT    23
#define PMB_SCP9_EARLY_BYPASS_SIGNED   0

/* Register SCP_LATE_GAIN_BYPASS (PMR_SCP9) */
#define PMB_SCP9_LATE_GAIN_BYPASS     0x00A4
#define ABS_PMB_SCP9_LATE_GAIN_BYPASS 0x0205D8A4UL

#define PMB_SCP9_LATE_BYPASS_MASK     0x00800000UL
#define PMB_SCP9_LATE_BYPASS_SHIFT    23
#define PMB_SCP9_LATE_BYPASS_SIGNED   0

/* Register SCP_IQCORR_CONTROL (PMR_SCP9) */
#define PMB_SCP9_IQCORR_CONTROL       0x00B0
#define ABS_PMB_SCP9_IQCORR_CONTROL   0x0205D8B0UL

#define PMB_SCP9_IQCORR_ENABLE_MASK   0x00800000UL
#define PMB_SCP9_IQCORR_ENABLE_SHIFT  23
#define PMB_SCP9_IQCORR_ENABLE_SIGNED 0

/* Register SCP_IQCORR_STATUS (PMR_SCP9) */
#define PMB_SCP9_IQCORR_STATUS     0x00B4
#define ABS_PMB_SCP9_IQCORR_STATUS 0x0205D8B4UL

#define PMB_SCP9_IQCORR_OUT_MASK   0x001FFFFFUL
#define PMB_SCP9_IQCORR_OUT_SHIFT  0
#define PMB_SCP9_IQCORR_OUT_SIGNED 0

/* Register SCP_AGC_CLIP_CONTROL (PMR_SCP9) */
#define PMB_SCP9_AGC_CLIP_CONTROL     0x00C0
#define ABS_PMB_SCP9_AGC_CLIP_CONTROL 0x0205D8C0UL

#define PMB_SCP9_AGC_CLIP_MASK        0x0007FF00UL
#define PMB_SCP9_AGC_CLIP_SHIFT       8
#define PMB_SCP9_AGC_CLIP_SIGNED      0

/* Register SCP_AGC_THRESH_CONTROL (PMR_SCP9) */
#define PMB_SCP9_AGC_THRESH_CONTROL     0x00C4
#define ABS_PMB_SCP9_AGC_THRESH_CONTROL 0x0205D8C4UL

#define PMB_SCP9_AGC_THRESH_MASK        0x0007FF00UL
#define PMB_SCP9_AGC_THRESH_SHIFT       8
#define PMB_SCP9_AGC_THRESH_SIGNED      0

/* Register SCP_AGC_PERIOD (PMR_SCP9) */
#define PMB_SCP9_AGC_PERIOD        0x00C8
#define ABS_PMB_SCP9_AGC_PERIOD    0x0205D8C8UL

#define PMB_SCP9_AGC_PERIOD_MASK   0x00FFFFC0UL
#define PMB_SCP9_AGC_PERIOD_SHIFT  6
#define PMB_SCP9_AGC_PERIOD_SIGNED 0

/* Register SCP_AGC_SAMPLE_COUNTER (PMR_SCP9) */
#define PMB_SCP9_AGC_SAMPLE_COUNTER     0x00CC
#define ABS_PMB_SCP9_AGC_SAMPLE_COUNTER 0x0205D8CCUL

#define PMB_SCP9_AGC_COUNT_MASK         0x00FFFFC0UL
#define PMB_SCP9_AGC_COUNT_SHIFT        6
#define PMB_SCP9_AGC_COUNT_SIGNED       0

/* Register SCP_AGC_CLIP_COUNT_I (PMR_SCP9) */
#define PMB_SCP9_AGC_CLIP_COUNT_I     0x00D0
#define ABS_PMB_SCP9_AGC_CLIP_COUNT_I 0x0205D8D0UL

#define PMB_SCP9_CLIP_COUNT_I_MASK    0x00FFFFC0UL
#define PMB_SCP9_CLIP_COUNT_I_SHIFT   6
#define PMB_SCP9_CLIP_COUNT_I_SIGNED  0

/* Register SCP_AGC_THRESH_COUNT_I (PMR_SCP9) */
#define PMB_SCP9_AGC_THRESH_COUNT_I     0x00D4
#define ABS_PMB_SCP9_AGC_THRESH_COUNT_I 0x0205D8D4UL

#define PMB_SCP9_THRESH_COUNT_I_MASK    0x00FFFFC0UL
#define PMB_SCP9_THRESH_COUNT_I_SHIFT   6
#define PMB_SCP9_THRESH_COUNT_I_SIGNED  0

/* Register SCP_AGC_CLIP_COUNT_Q (PMR_SCP9) */
#define PMB_SCP9_AGC_CLIP_COUNT_Q     0x00D8
#define ABS_PMB_SCP9_AGC_CLIP_COUNT_Q 0x0205D8D8UL

#define PMB_SCP9_CLIP_COUNT_Q_MASK    0x00FFFFC0UL
#define PMB_SCP9_CLIP_COUNT_Q_SHIFT   6
#define PMB_SCP9_CLIP_COUNT_Q_SIGNED  0

/* Register SCP_AGC_THRESH_COUNT_Q (PMR_SCP9) */
#define PMB_SCP9_AGC_THRESH_COUNT_Q     0x00DC
#define ABS_PMB_SCP9_AGC_THRESH_COUNT_Q 0x0205D8DCUL

#define PMB_SCP9_THRESH_COUNT_Q_MASK    0x00FFFFC0UL
#define PMB_SCP9_THRESH_COUNT_Q_SHIFT   6
#define PMB_SCP9_THRESH_COUNT_Q_SIGNED  0

/* Register SCP_DC_MONITOR_I (PMR_SCP9) */
#define PMB_SCP9_DC_MONITOR_I        0x00E0
#define ABS_PMB_SCP9_DC_MONITOR_I    0x0205D8E0UL

#define PMB_SCP9_DC_MONITOR_I_MASK   0x00FFFFFFUL
#define PMB_SCP9_DC_MONITOR_I_SHIFT  0
#define PMB_SCP9_DC_MONITOR_I_SIGNED 0

/* Register SCP_DC_MONITOR_Q (PMR_SCP9) */
#define PMB_SCP9_DC_MONITOR_Q        0x00E4
#define ABS_PMB_SCP9_DC_MONITOR_Q    0x0205D8E4UL

#define PMB_SCP9_DC_MONITOR_Q_MASK   0x00FFFFFFUL
#define PMB_SCP9_DC_MONITOR_Q_SHIFT  0
#define PMB_SCP9_DC_MONITOR_Q_SIGNED 0

/* Register SCP_DC_BYPASS (PMR_SCP9) */
#define PMB_SCP9_DC_BYPASS        0x00E8
#define ABS_PMB_SCP9_DC_BYPASS    0x0205D8E8UL

#define PMB_SCP9_DC_BYPASS_MASK   0x00800000UL
#define PMB_SCP9_DC_BYPASS_SHIFT  23
#define PMB_SCP9_DC_BYPASS_SIGNED 0

/* Register SCP_DC_CONTROL (PMR_SCP9) */
#define PMB_SCP9_DC_CONTROL               0x00EC
#define ABS_PMB_SCP9_DC_CONTROL           0x0205D8ECUL

#define PMB_SCP9_DC_MONITOR_SOURCE_MASK   0x00000001UL
#define PMB_SCP9_DC_MONITOR_SOURCE_SHIFT  0
#define PMB_SCP9_DC_MONITOR_SOURCE_SIGNED 0

/* Register SCP_LO_BASE (PMR_SCP9) */
#define PMB_SCP9_LO_BASE        0x0100
#define ABS_PMB_SCP9_LO_BASE    0x0205D900UL

#define PMB_SCP9_LO_BASE_MASK   0x00E00000UL
#define PMB_SCP9_LO_BASE_SHIFT  21
#define PMB_SCP9_LO_BASE_SIGNED 0

/* Register SCP_LO_CONTROL (PMR_SCP9) */
#define PMB_SCP9_LO_CONTROL        0x0104
#define ABS_PMB_SCP9_LO_CONTROL    0x0205D904UL

#define PMB_SCP9_LO_CONTROL_MASK   0x00FFFFFFUL
#define PMB_SCP9_LO_CONTROL_SHIFT  0
#define PMB_SCP9_LO_CONTROL_SIGNED 0

/* Register SCP_MIXER_BYPASS (PMR_SCP9) */
#define PMB_SCP9_MIXER_BYPASS        0x010C
#define ABS_PMB_SCP9_MIXER_BYPASS    0x0205D90CUL

#define PMB_SCP9_MIXER_BYPASS_MASK   0x00800000UL
#define PMB_SCP9_MIXER_BYPASS_SHIFT  23
#define PMB_SCP9_MIXER_BYPASS_SIGNED 0

/* Register SCP_MIXER_CONTROL (PMR_SCP9) */
#define PMB_SCP9_MIXER_CONTROL         0x0110
#define ABS_PMB_SCP9_MIXER_CONTROL     0x0205D910UL

#define PMB_SCP9_MIXER_OUT_GAIN_MASK   0x00000001UL
#define PMB_SCP9_MIXER_OUT_GAIN_SHIFT  0
#define PMB_SCP9_MIXER_OUT_GAIN_SIGNED 0

/* Register SCP_RESAMPLING_FACTOR_BASE (PMR_SCP9) */
#define PMB_SCP9_RESAMPLING_FACTOR_BASE     0x0120
#define ABS_PMB_SCP9_RESAMPLING_FACTOR_BASE 0x0205D920UL

#define PMB_SCP9_RESAMP_BASE_MASK           0x00E00000UL
#define PMB_SCP9_RESAMP_BASE_SHIFT          21
#define PMB_SCP9_RESAMP_BASE_SIGNED         0

/* Register SCP_RESAMPLING_FACTOR_CONTROL (PMR_SCP9) */
#define PMB_SCP9_RESAMPLING_FACTOR_CONTROL     0x0124
#define ABS_PMB_SCP9_RESAMPLING_FACTOR_CONTROL 0x0205D924UL

#define PMB_SCP9_RESAMP_CONTROL_MASK           0x00FFFFFFUL
#define PMB_SCP9_RESAMP_CONTROL_SHIFT          0
#define PMB_SCP9_RESAMP_CONTROL_SIGNED         0

/* Register SCP_RESAMPLERCOEFF_0 (PMR_SCP9) */
#define PMB_SCP9_RESAMPLERCOEFF_0     0x0128
#define ABS_PMB_SCP9_RESAMPLERCOEFF_0 0x0205D928UL

#define PMB_SCP9_R1_R23_MASK          0x00000FFCUL
#define PMB_SCP9_R1_R23_SHIFT         2
#define PMB_SCP9_R1_R23_SIGNED        0

#define PMB_SCP9_R0_R24_MASK          0x00FFC000UL
#define PMB_SCP9_R0_R24_SHIFT         14
#define PMB_SCP9_R0_R24_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_1 (PMR_SCP9) */
#define PMB_SCP9_RESAMPLERCOEFF_1     0x012C
#define ABS_PMB_SCP9_RESAMPLERCOEFF_1 0x0205D92CUL

#define PMB_SCP9_R3_R21_MASK          0x00000FFCUL
#define PMB_SCP9_R3_R21_SHIFT         2
#define PMB_SCP9_R3_R21_SIGNED        0

#define PMB_SCP9_R2_R22_MASK          0x00FFC000UL
#define PMB_SCP9_R2_R22_SHIFT         14
#define PMB_SCP9_R2_R22_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_2 (PMR_SCP9) */
#define PMB_SCP9_RESAMPLERCOEFF_2     0x0130
#define ABS_PMB_SCP9_RESAMPLERCOEFF_2 0x0205D930UL

#define PMB_SCP9_R5_R19_MASK          0x00000FFCUL
#define PMB_SCP9_R5_R19_SHIFT         2
#define PMB_SCP9_R5_R19_SIGNED        0

#define PMB_SCP9_R4_R20_MASK          0x00FFC000UL
#define PMB_SCP9_R4_R20_SHIFT         14
#define PMB_SCP9_R4_R20_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_3 (PMR_SCP9) */
#define PMB_SCP9_RESAMPLERCOEFF_3     0x0134
#define ABS_PMB_SCP9_RESAMPLERCOEFF_3 0x0205D934UL

#define PMB_SCP9_R7_R17_MASK          0x00000FFCUL
#define PMB_SCP9_R7_R17_SHIFT         2
#define PMB_SCP9_R7_R17_SIGNED        0

#define PMB_SCP9_R6_R18_MASK          0x00FFC000UL
#define PMB_SCP9_R6_R18_SHIFT         14
#define PMB_SCP9_R6_R18_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_4 (PMR_SCP9) */
#define PMB_SCP9_RESAMPLERCOEFF_4     0x0138
#define ABS_PMB_SCP9_RESAMPLERCOEFF_4 0x0205D938UL

#define PMB_SCP9_R9_R15_MASK          0x00000FFCUL
#define PMB_SCP9_R9_R15_SHIFT         2
#define PMB_SCP9_R9_R15_SIGNED        0

#define PMB_SCP9_R8_R16_MASK          0x00FFC000UL
#define PMB_SCP9_R8_R16_SHIFT         14
#define PMB_SCP9_R8_R16_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_5 (PMR_SCP9) */
#define PMB_SCP9_RESAMPLERCOEFF_5     0x013C
#define ABS_PMB_SCP9_RESAMPLERCOEFF_5 0x0205D93CUL

#define PMB_SCP9_R11_R13_MASK         0x00000FFCUL
#define PMB_SCP9_R11_R13_SHIFT        2
#define PMB_SCP9_R11_R13_SIGNED       0

#define PMB_SCP9_R10_R14_MASK         0x00FFC000UL
#define PMB_SCP9_R10_R14_SHIFT        14
#define PMB_SCP9_R10_R14_SIGNED       0

/* Register SCP_RESAMPLERCOEFF_6 (PMR_SCP9) */
#define PMB_SCP9_RESAMPLERCOEFF_6     0x0140
#define ABS_PMB_SCP9_RESAMPLERCOEFF_6 0x0205D940UL

#define PMB_SCP9_R12_MASK             0x00FFC000UL
#define PMB_SCP9_R12_SHIFT            14
#define PMB_SCP9_R12_SIGNED           0

/* Register SCP_RESAMPLER_BYPASS (PMR_SCP9) */
#define PMB_SCP9_RESAMPLER_BYPASS     0x0144
#define ABS_PMB_SCP9_RESAMPLER_BYPASS 0x0205D944UL

#define PMB_SCP9_RESAMP_BYPASS_MASK   0x00800000UL
#define PMB_SCP9_RESAMP_BYPASS_SHIFT  23
#define PMB_SCP9_RESAMP_BYPASS_SIGNED 0

/* Register SCP_RESAMPLER_CONTROL (PMR_SCP9) */
#define PMB_SCP9_RESAMPLER_CONTROL      0x0148
#define ABS_PMB_SCP9_RESAMPLER_CONTROL  0x0205D948UL

#define PMB_SCP9_RESAMP_OUT_GAIN_MASK   0x00000003UL
#define PMB_SCP9_RESAMP_OUT_GAIN_SHIFT  0
#define PMB_SCP9_RESAMP_OUT_GAIN_SIGNED 0

/* Register SCP_SAMPLE_NUMBER (PMR_SCP9) */
#define PMB_SCP9_SAMPLE_NUMBER     0x0160
#define ABS_PMB_SCP9_SAMPLE_NUMBER 0x0205D960UL

#define PMB_SCP9_SAMPLE_NUM_MASK   0x0000FFFFUL
#define PMB_SCP9_SAMPLE_NUM_SHIFT  0
#define PMB_SCP9_SAMPLE_NUM_SIGNED 0

/* Register SCP_SYMBOL_NUMBER (PMR_SCP9) */
#define PMB_SCP9_SYMBOL_NUMBER     0x0164
#define ABS_PMB_SCP9_SYMBOL_NUMBER 0x0205D964UL

#define PMB_SCP9_SYMBOL_NUM_MASK   0x0000FFFFUL
#define PMB_SCP9_SYMBOL_NUM_SHIFT  0
#define PMB_SCP9_SYMBOL_NUM_SIGNED 0

/* Register SCP_SAMPLE_NUMBER_A (PMR_SCP9) */
#define PMB_SCP9_SAMPLE_NUMBER_A        0x0168
#define ABS_PMB_SCP9_SAMPLE_NUMBER_A    0x0205D968UL

#define PMB_SCP9_SAMPLE_NUMBER_A_MASK   0x0000FFFFUL
#define PMB_SCP9_SAMPLE_NUMBER_A_SHIFT  0
#define PMB_SCP9_SAMPLE_NUMBER_A_SIGNED 0

/* Register SCP_SYMBOL_NUMBER_A (PMR_SCP9) */
#define PMB_SCP9_SYMBOL_NUMBER_A        0x016C
#define ABS_PMB_SCP9_SYMBOL_NUMBER_A    0x0205D96CUL

#define PMB_SCP9_SYMBOL_NUMBER_A_MASK   0x0000FFFFUL
#define PMB_SCP9_SYMBOL_NUMBER_A_SHIFT  0
#define PMB_SCP9_SYMBOL_NUMBER_A_SIGNED 0

/* Register SCP_SAMPLE_NUMBER_B (PMR_SCP9) */
#define PMB_SCP9_SAMPLE_NUMBER_B        0x0170
#define ABS_PMB_SCP9_SAMPLE_NUMBER_B    0x0205D970UL

#define PMB_SCP9_SAMPLE_NUMBER_B_MASK   0x0000FFFFUL
#define PMB_SCP9_SAMPLE_NUMBER_B_SHIFT  0
#define PMB_SCP9_SAMPLE_NUMBER_B_SIGNED 0

/* Register SCP_SYMBOL_NUMBER_B (PMR_SCP9) */
#define PMB_SCP9_SYMBOL_NUMBER_B        0x0174
#define ABS_PMB_SCP9_SYMBOL_NUMBER_B    0x0205D974UL

#define PMB_SCP9_SYMBOL_NUMBER_B_MASK   0x0000FFFFUL
#define PMB_SCP9_SYMBOL_NUMBER_B_SHIFT  0
#define PMB_SCP9_SYMBOL_NUMBER_B_SIGNED 0

/* Register SCP_FRAME_COMPARE_CONTROL (PMR_SCP9) */
#define PMB_SCP9_FRAME_COMPARE_CONTROL     0x0178
#define ABS_PMB_SCP9_FRAME_COMPARE_CONTROL 0x0205D978UL

#define PMB_SCP9_NEW_SCP_POWER_MASK        0x0000C000UL
#define PMB_SCP9_NEW_SCP_POWER_SHIFT       14
#define PMB_SCP9_NEW_SCP_POWER_SIGNED      0

#define PMB_SCP9_NEW_ADC_POWER_MASK        0x00030000UL
#define PMB_SCP9_NEW_ADC_POWER_SHIFT       16
#define PMB_SCP9_NEW_ADC_POWER_SIGNED      0

#define PMB_SCP9_NEW_ACTIVE_FRAME_MASK     0x000C0000UL
#define PMB_SCP9_NEW_ACTIVE_FRAME_SHIFT    18
#define PMB_SCP9_NEW_ACTIVE_FRAME_SIGNED   0

/* Register SCP_FRAME_COMPARE_SYMBOL (PMR_SCP9) */
#define PMB_SCP9_FRAME_COMPARE_SYMBOL     0x017C
#define ABS_PMB_SCP9_FRAME_COMPARE_SYMBOL 0x0205D97CUL

#define PMB_SCP9_COMPARE_SYMBOL_A_MASK    0x00FFFF00UL
#define PMB_SCP9_COMPARE_SYMBOL_A_SHIFT   8
#define PMB_SCP9_COMPARE_SYMBOL_A_SIGNED  0

/* Register SCP_FRAME_COMPARE_SAMPLE (PMR_SCP9) */
#define PMB_SCP9_FRAME_COMPARE_SAMPLE     0x0180
#define ABS_PMB_SCP9_FRAME_COMPARE_SAMPLE 0x0205D980UL

#define PMB_SCP9_COMPARE_SAMPLE_A_MASK    0x00FFFF00UL
#define PMB_SCP9_COMPARE_SAMPLE_A_SHIFT   8
#define PMB_SCP9_COMPARE_SAMPLE_A_SIGNED  0

/* Register SCP_SYM_SAMPLE (PMR_SCP9) */
#define PMB_SCP9_SYM_SAMPLE        0x0184
#define ABS_PMB_SCP9_SYM_SAMPLE    0x0205D984UL

#define PMB_SCP9_SYM_SAMPLE_MASK   0x0000FFFFUL
#define PMB_SCP9_SYM_SAMPLE_SHIFT  0
#define PMB_SCP9_SYM_SAMPLE_SIGNED 0

/* Register SCP_SYM_FIFO_OUT (PMR_SCP9) */
#define PMB_SCP9_SYM_FIFO_OUT        0x0188
#define ABS_PMB_SCP9_SYM_FIFO_OUT    0x0205D988UL

#define PMB_SCP9_SYM_FIFO_OUT_MASK   0x0000FFFFUL
#define PMB_SCP9_SYM_FIFO_OUT_SHIFT  0
#define PMB_SCP9_SYM_FIFO_OUT_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_A (PMR_SCP9) */
#define PMB_SCP9_SYMBOL_PERIOD_A        0x01A0
#define ABS_PMB_SCP9_SYMBOL_PERIOD_A    0x0205D9A0UL

#define PMB_SCP9_SYMBOL_PERIOD_A_MASK   0x00FFFF00UL
#define PMB_SCP9_SYMBOL_PERIOD_A_SHIFT  8
#define PMB_SCP9_SYMBOL_PERIOD_A_SIGNED 0

/* Register SCP_FRAME_SYMS_A (PMR_SCP9) */
#define PMB_SCP9_FRAME_SYMS_A        0x01A4
#define ABS_PMB_SCP9_FRAME_SYMS_A    0x0205D9A4UL

#define PMB_SCP9_FRAME_SYMS_A_MASK   0x00FFFF00UL
#define PMB_SCP9_FRAME_SYMS_A_SHIFT  8
#define PMB_SCP9_FRAME_SYMS_A_SIGNED 0

/* Register SCP_FINAL_PERIOD_A (PMR_SCP9) */
#define PMB_SCP9_FINAL_PERIOD_A        0x01A8
#define ABS_PMB_SCP9_FINAL_PERIOD_A    0x0205D9A8UL

#define PMB_SCP9_FINAL_PERIOD_A_MASK   0x00FFFF00UL
#define PMB_SCP9_FINAL_PERIOD_A_SHIFT  8
#define PMB_SCP9_FINAL_PERIOD_A_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_ADJUST_A (PMR_SCP9) */
#define PMB_SCP9_SYMBOL_PERIOD_ADJUST_A        0x01AC
#define ABS_PMB_SCP9_SYMBOL_PERIOD_ADJUST_A    0x0205D9ACUL

#define PMB_SCP9_SYMBOL_PERIOD_ADJUST_A_MASK   0x00FFFF00UL
#define PMB_SCP9_SYMBOL_PERIOD_ADJUST_A_SHIFT  8
#define PMB_SCP9_SYMBOL_PERIOD_ADJUST_A_SIGNED 0

/* Register SCP_FRAME_SYMS_ADJUST_A (PMR_SCP9) */
#define PMB_SCP9_FRAME_SYMS_ADJUST_A        0x01B0
#define ABS_PMB_SCP9_FRAME_SYMS_ADJUST_A    0x0205D9B0UL

#define PMB_SCP9_FRAME_SYMS_ADJUST_A_MASK   0x00FFFF00UL
#define PMB_SCP9_FRAME_SYMS_ADJUST_A_SHIFT  8
#define PMB_SCP9_FRAME_SYMS_ADJUST_A_SIGNED 0

/* Register SCP_FINAL_PERIOD_ADJUST_A (PMR_SCP9) */
#define PMB_SCP9_FINAL_PERIOD_ADJUST_A        0x01B4
#define ABS_PMB_SCP9_FINAL_PERIOD_ADJUST_A    0x0205D9B4UL

#define PMB_SCP9_FINAL_PERIOD_ADJUST_A_MASK   0x00FFFF00UL
#define PMB_SCP9_FINAL_PERIOD_ADJUST_A_SHIFT  8
#define PMB_SCP9_FINAL_PERIOD_ADJUST_A_SIGNED 0

/* Register SCP_APPLY_PARAMETERS_A (PMR_SCP9) */
#define PMB_SCP9_APPLY_PARAMETERS_A        0x01B8
#define ABS_PMB_SCP9_APPLY_PARAMETERS_A    0x0205D9B8UL

#define PMB_SCP9_APPLY_PARAMETERS_A_MASK   0x00FFFF00UL
#define PMB_SCP9_APPLY_PARAMETERS_A_SHIFT  8
#define PMB_SCP9_APPLY_PARAMETERS_A_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_B (PMR_SCP9) */
#define PMB_SCP9_SYMBOL_PERIOD_B        0x01E0
#define ABS_PMB_SCP9_SYMBOL_PERIOD_B    0x0205D9E0UL

#define PMB_SCP9_SYMBOL_PERIOD_B_MASK   0x00FFFF00UL
#define PMB_SCP9_SYMBOL_PERIOD_B_SHIFT  8
#define PMB_SCP9_SYMBOL_PERIOD_B_SIGNED 0

/* Register SCP_FRAME_SYMS_B (PMR_SCP9) */
#define PMB_SCP9_FRAME_SYMS_B        0x01E4
#define ABS_PMB_SCP9_FRAME_SYMS_B    0x0205D9E4UL

#define PMB_SCP9_FRAME_SYMS_B_MASK   0x00FFFF00UL
#define PMB_SCP9_FRAME_SYMS_B_SHIFT  8
#define PMB_SCP9_FRAME_SYMS_B_SIGNED 0

/* Register SCP_FINAL_PERIOD_B (PMR_SCP9) */
#define PMB_SCP9_FINAL_PERIOD_B        0x01E8
#define ABS_PMB_SCP9_FINAL_PERIOD_B    0x0205D9E8UL

#define PMB_SCP9_FINAL_PERIOD_B_MASK   0x00FFFF00UL
#define PMB_SCP9_FINAL_PERIOD_B_SHIFT  8
#define PMB_SCP9_FINAL_PERIOD_B_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_ADJUST_B (PMR_SCP9) */
#define PMB_SCP9_SYMBOL_PERIOD_ADJUST_B        0x01EC
#define ABS_PMB_SCP9_SYMBOL_PERIOD_ADJUST_B    0x0205D9ECUL

#define PMB_SCP9_SYMBOL_PERIOD_ADJUST_B_MASK   0x00FFFF00UL
#define PMB_SCP9_SYMBOL_PERIOD_ADJUST_B_SHIFT  8
#define PMB_SCP9_SYMBOL_PERIOD_ADJUST_B_SIGNED 0

/* Register SCP_FRAME_SYMS_ADJUST_B (PMR_SCP9) */
#define PMB_SCP9_FRAME_SYMS_ADJUST_B        0x01F0
#define ABS_PMB_SCP9_FRAME_SYMS_ADJUST_B    0x0205D9F0UL

#define PMB_SCP9_FRAME_SYMS_ADJUST_B_MASK   0x00FFFF00UL
#define PMB_SCP9_FRAME_SYMS_ADJUST_B_SHIFT  8
#define PMB_SCP9_FRAME_SYMS_ADJUST_B_SIGNED 0

/* Register SCP_FINAL_PERIOD_ADJUST_B (PMR_SCP9) */
#define PMB_SCP9_FINAL_PERIOD_ADJUST_B        0x01F4
#define ABS_PMB_SCP9_FINAL_PERIOD_ADJUST_B    0x0205D9F4UL

#define PMB_SCP9_FINAL_PERIOD_ADJUST_B_MASK   0x00FFFF00UL
#define PMB_SCP9_FINAL_PERIOD_ADJUST_B_SHIFT  8
#define PMB_SCP9_FINAL_PERIOD_ADJUST_B_SIGNED 0

/* Register SCP_APPLY_PARAMETERS_B (PMR_SCP9) */
#define PMB_SCP9_APPLY_PARAMETERS_B        0x01F8
#define ABS_PMB_SCP9_APPLY_PARAMETERS_B    0x0205D9F8UL

#define PMB_SCP9_APPLY_PARAMETERS_B_MASK   0x00FFFF00UL
#define PMB_SCP9_APPLY_PARAMETERS_B_SHIFT  8
#define PMB_SCP9_APPLY_PARAMETERS_B_SIGNED 0

/* Register SCP_COEFF_0 (PMR_SCP9) */
#define PMB_SCP9_COEFF_0     0x0220
#define ABS_PMB_SCP9_COEFF_0 0x0205DA20UL

#define PMB_SCP9_A1_MASK     0x00000FFCUL
#define PMB_SCP9_A1_SHIFT    2
#define PMB_SCP9_A1_SIGNED   0

#define PMB_SCP9_A0_MASK     0x00FFC000UL
#define PMB_SCP9_A0_SHIFT    14
#define PMB_SCP9_A0_SIGNED   0

/* Register SCP_COEFF_1 (PMR_SCP9) */
#define PMB_SCP9_COEFF_1     0x0224
#define ABS_PMB_SCP9_COEFF_1 0x0205DA24UL

#define PMB_SCP9_A3_MASK     0x00000FFCUL
#define PMB_SCP9_A3_SHIFT    2
#define PMB_SCP9_A3_SIGNED   0

#define PMB_SCP9_A2_MASK     0x00FFC000UL
#define PMB_SCP9_A2_SHIFT    14
#define PMB_SCP9_A2_SIGNED   0

/* Register SCP_COEFF_2 (PMR_SCP9) */
#define PMB_SCP9_COEFF_2     0x0228
#define ABS_PMB_SCP9_COEFF_2 0x0205DA28UL

#define PMB_SCP9_A5_MASK     0x00000FFCUL
#define PMB_SCP9_A5_SHIFT    2
#define PMB_SCP9_A5_SIGNED   0

#define PMB_SCP9_A4_MASK     0x00FFC000UL
#define PMB_SCP9_A4_SHIFT    14
#define PMB_SCP9_A4_SIGNED   0

/* Register SCP_COEFF_3 (PMR_SCP9) */
#define PMB_SCP9_COEFF_3     0x022C
#define ABS_PMB_SCP9_COEFF_3 0x0205DA2CUL

#define PMB_SCP9_A7_MASK     0x00000FFCUL
#define PMB_SCP9_A7_SHIFT    2
#define PMB_SCP9_A7_SIGNED   0

#define PMB_SCP9_A6_MASK     0x00FFC000UL
#define PMB_SCP9_A6_SHIFT    14
#define PMB_SCP9_A6_SIGNED   0

/* Register SCP_COEFF_4 (PMR_SCP9) */
#define PMB_SCP9_COEFF_4     0x0230
#define ABS_PMB_SCP9_COEFF_4 0x0205DA30UL

#define PMB_SCP9_A9_MASK     0x00000FFCUL
#define PMB_SCP9_A9_SHIFT    2
#define PMB_SCP9_A9_SIGNED   0

#define PMB_SCP9_A8_MASK     0x00FFC000UL
#define PMB_SCP9_A8_SHIFT    14
#define PMB_SCP9_A8_SIGNED   0

/* Register SCP_COEFF_5 (PMR_SCP9) */
#define PMB_SCP9_COEFF_5     0x0234
#define ABS_PMB_SCP9_COEFF_5 0x0205DA34UL

#define PMB_SCP9_A11_MASK    0x00000FFCUL
#define PMB_SCP9_A11_SHIFT   2
#define PMB_SCP9_A11_SIGNED  0

#define PMB_SCP9_A10_MASK    0x00FFC000UL
#define PMB_SCP9_A10_SHIFT   14
#define PMB_SCP9_A10_SIGNED  0

/* Register SCP_FIR_BYPASS (PMR_SCP9) */
#define PMB_SCP9_FIR_BYPASS        0x0238
#define ABS_PMB_SCP9_FIR_BYPASS    0x0205DA38UL

#define PMB_SCP9_FIR_BYPASS_MASK   0x00800000UL
#define PMB_SCP9_FIR_BYPASS_SHIFT  23
#define PMB_SCP9_FIR_BYPASS_SIGNED 0

/* Register SCP_FIR_CONTROL (PMR_SCP9) */
#define PMB_SCP9_FIR_CONTROL         0x023C
#define ABS_PMB_SCP9_FIR_CONTROL     0x0205DA3CUL

#define PMB_SCP9_FIR_OUT_GAIN_MASK   0x00000007UL
#define PMB_SCP9_FIR_OUT_GAIN_SHIFT  0
#define PMB_SCP9_FIR_OUT_GAIN_SIGNED 0

/* Register SCP_NOTCH_0 (PMR_SCP9) */
#define PMB_SCP9_NOTCH_0              0x0240
#define ABS_PMB_SCP9_NOTCH_0          0x0205DA40UL

#define PMB_SCP9_NOTCH0_ENABLE_MASK   0x00000001UL
#define PMB_SCP9_NOTCH0_ENABLE_SHIFT  0
#define PMB_SCP9_NOTCH0_ENABLE_SIGNED 0

#define PMB_SCP9_NOTCH0_L_MASK        0x0000000EUL
#define PMB_SCP9_NOTCH0_L_SHIFT       1
#define PMB_SCP9_NOTCH0_L_SIGNED      0

#define PMB_SCP9_NOTCH0_S_MASK        0x000000F0UL
#define PMB_SCP9_NOTCH0_S_SHIFT       4
#define PMB_SCP9_NOTCH0_S_SIGNED      0

#define PMB_SCP9_NOTCH0_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP9_NOTCH0_FREQ_SHIFT    8
#define PMB_SCP9_NOTCH0_FREQ_SIGNED   0

/* Register SCP_NOTCH_1 (PMR_SCP9) */
#define PMB_SCP9_NOTCH_1              0x0244
#define ABS_PMB_SCP9_NOTCH_1          0x0205DA44UL

#define PMB_SCP9_NOTCH1_ENABLE_MASK   0x00000001UL
#define PMB_SCP9_NOTCH1_ENABLE_SHIFT  0
#define PMB_SCP9_NOTCH1_ENABLE_SIGNED 0

#define PMB_SCP9_NOTCH1_L_MASK        0x0000000EUL
#define PMB_SCP9_NOTCH1_L_SHIFT       1
#define PMB_SCP9_NOTCH1_L_SIGNED      0

#define PMB_SCP9_NOTCH1_S_MASK        0x000000F0UL
#define PMB_SCP9_NOTCH1_S_SHIFT       4
#define PMB_SCP9_NOTCH1_S_SIGNED      0

#define PMB_SCP9_NOTCH1_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP9_NOTCH1_FREQ_SHIFT    8
#define PMB_SCP9_NOTCH1_FREQ_SIGNED   0

/* Register SCP_NOTCH_2 (PMR_SCP9) */
#define PMB_SCP9_NOTCH_2              0x0248
#define ABS_PMB_SCP9_NOTCH_2          0x0205DA48UL

#define PMB_SCP9_NOTCH2_ENABLE_MASK   0x00000001UL
#define PMB_SCP9_NOTCH2_ENABLE_SHIFT  0
#define PMB_SCP9_NOTCH2_ENABLE_SIGNED 0

#define PMB_SCP9_NOTCH2_L_MASK        0x0000000EUL
#define PMB_SCP9_NOTCH2_L_SHIFT       1
#define PMB_SCP9_NOTCH2_L_SIGNED      0

#define PMB_SCP9_NOTCH2_S_MASK        0x000000F0UL
#define PMB_SCP9_NOTCH2_S_SHIFT       4
#define PMB_SCP9_NOTCH2_S_SIGNED      0

#define PMB_SCP9_NOTCH2_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP9_NOTCH2_FREQ_SHIFT    8
#define PMB_SCP9_NOTCH2_FREQ_SIGNED   0

/* Register SCP_NOTCH_3 (PMR_SCP9) */
#define PMB_SCP9_NOTCH_3              0x024C
#define ABS_PMB_SCP9_NOTCH_3          0x0205DA4CUL

#define PMB_SCP9_NOTCH3_ENABLE_MASK   0x00000001UL
#define PMB_SCP9_NOTCH3_ENABLE_SHIFT  0
#define PMB_SCP9_NOTCH3_ENABLE_SIGNED 0

#define PMB_SCP9_NOTCH3_L_MASK        0x0000000EUL
#define PMB_SCP9_NOTCH3_L_SHIFT       1
#define PMB_SCP9_NOTCH3_L_SIGNED      0

#define PMB_SCP9_NOTCH3_S_MASK        0x000000F0UL
#define PMB_SCP9_NOTCH3_S_SHIFT       4
#define PMB_SCP9_NOTCH3_S_SIGNED      0

#define PMB_SCP9_NOTCH3_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP9_NOTCH3_FREQ_SHIFT    8
#define PMB_SCP9_NOTCH3_FREQ_SIGNED   0

/* Register SCP_NOTCH_4 (PMR_SCP9) */
#define PMB_SCP9_NOTCH_4              0x0250
#define ABS_PMB_SCP9_NOTCH_4          0x0205DA50UL

#define PMB_SCP9_NOTCH4_ENABLE_MASK   0x00000001UL
#define PMB_SCP9_NOTCH4_ENABLE_SHIFT  0
#define PMB_SCP9_NOTCH4_ENABLE_SIGNED 0

#define PMB_SCP9_NOTCH4_L_MASK        0x0000000EUL
#define PMB_SCP9_NOTCH4_L_SHIFT       1
#define PMB_SCP9_NOTCH4_L_SIGNED      0

#define PMB_SCP9_NOTCH4_S_MASK        0x000000F0UL
#define PMB_SCP9_NOTCH4_S_SHIFT       4
#define PMB_SCP9_NOTCH4_S_SIGNED      0

#define PMB_SCP9_NOTCH4_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP9_NOTCH4_FREQ_SHIFT    8
#define PMB_SCP9_NOTCH4_FREQ_SIGNED   0

/* Register SCP_NOTCHENERGY_0_I (PMR_SCP9) */
#define PMB_SCP9_NOTCHENERGY_0_I     0x0254
#define ABS_PMB_SCP9_NOTCHENERGY_0_I 0x0205DA54UL

#define PMB_SCP9_I_ENERGY_0_MASK     0x00FFFF00UL
#define PMB_SCP9_I_ENERGY_0_SHIFT    8
#define PMB_SCP9_I_ENERGY_0_SIGNED   0

/* Register SCP_NOTCHENERGY_0_Q (PMR_SCP9) */
#define PMB_SCP9_NOTCHENERGY_0_Q     0x0258
#define ABS_PMB_SCP9_NOTCHENERGY_0_Q 0x0205DA58UL

#define PMB_SCP9_Q_ENERGY_0_MASK     0x00FFFF00UL
#define PMB_SCP9_Q_ENERGY_0_SHIFT    8
#define PMB_SCP9_Q_ENERGY_0_SIGNED   0

/* Register SCP_NOTCHENERGY_1_I (PMR_SCP9) */
#define PMB_SCP9_NOTCHENERGY_1_I     0x025C
#define ABS_PMB_SCP9_NOTCHENERGY_1_I 0x0205DA5CUL

#define PMB_SCP9_I_ENERGY_1_MASK     0x00FFFF00UL
#define PMB_SCP9_I_ENERGY_1_SHIFT    8
#define PMB_SCP9_I_ENERGY_1_SIGNED   0

/* Register SCP_NOTCHENERGY_1_Q (PMR_SCP9) */
#define PMB_SCP9_NOTCHENERGY_1_Q     0x0260
#define ABS_PMB_SCP9_NOTCHENERGY_1_Q 0x0205DA60UL

#define PMB_SCP9_Q_ENERGY_1_MASK     0x00FFFF00UL
#define PMB_SCP9_Q_ENERGY_1_SHIFT    8
#define PMB_SCP9_Q_ENERGY_1_SIGNED   0

/* Register SCP_NOTCHENERGY_2_I (PMR_SCP9) */
#define PMB_SCP9_NOTCHENERGY_2_I     0x0264
#define ABS_PMB_SCP9_NOTCHENERGY_2_I 0x0205DA64UL

#define PMB_SCP9_I_ENERGY_2_MASK     0x00FFFF00UL
#define PMB_SCP9_I_ENERGY_2_SHIFT    8
#define PMB_SCP9_I_ENERGY_2_SIGNED   0

/* Register SCP_NOTCHENERGY_2_Q (PMR_SCP9) */
#define PMB_SCP9_NOTCHENERGY_2_Q     0x0268
#define ABS_PMB_SCP9_NOTCHENERGY_2_Q 0x0205DA68UL

#define PMB_SCP9_Q_ENERGY_2_MASK     0x00FFFF00UL
#define PMB_SCP9_Q_ENERGY_2_SHIFT    8
#define PMB_SCP9_Q_ENERGY_2_SIGNED   0

/* Register SCP_NOTCHENERGY_3_I (PMR_SCP9) */
#define PMB_SCP9_NOTCHENERGY_3_I     0x026C
#define ABS_PMB_SCP9_NOTCHENERGY_3_I 0x0205DA6CUL

#define PMB_SCP9_I_ENERGY_3_MASK     0x00FFFF00UL
#define PMB_SCP9_I_ENERGY_3_SHIFT    8
#define PMB_SCP9_I_ENERGY_3_SIGNED   0

/* Register SCP_NOTCHENERGY_3_Q (PMR_SCP9) */
#define PMB_SCP9_NOTCHENERGY_3_Q     0x0270
#define ABS_PMB_SCP9_NOTCHENERGY_3_Q 0x0205DA70UL

#define PMB_SCP9_Q_ENERGY_3_MASK     0x00FFFF00UL
#define PMB_SCP9_Q_ENERGY_3_SHIFT    8
#define PMB_SCP9_Q_ENERGY_3_SIGNED   0

/* Register SCP_NOTCHENERGY_4_I (PMR_SCP9) */
#define PMB_SCP9_NOTCHENERGY_4_I     0x0274
#define ABS_PMB_SCP9_NOTCHENERGY_4_I 0x0205DA74UL

#define PMB_SCP9_I_ENERGY_4_MASK     0x00FFFF00UL
#define PMB_SCP9_I_ENERGY_4_SHIFT    8
#define PMB_SCP9_I_ENERGY_4_SIGNED   0

/* Register SCP_NOTCHENERGY_4_Q (PMR_SCP9) */
#define PMB_SCP9_NOTCHENERGY_4_Q     0x0278
#define ABS_PMB_SCP9_NOTCHENERGY_4_Q 0x0205DA78UL

#define PMB_SCP9_Q_ENERGY_4_MASK     0x00FFFF00UL
#define PMB_SCP9_Q_ENERGY_4_SHIFT    8
#define PMB_SCP9_Q_ENERGY_4_SIGNED   0

/* Register SCP_NOTCH_BYPASS (PMR_SCP9) */
#define PMB_SCP9_NOTCH_BYPASS        0x027C
#define ABS_PMB_SCP9_NOTCH_BYPASS    0x0205DA7CUL

#define PMB_SCP9_NOTCH_ACCUM_MASK    0x00400000UL
#define PMB_SCP9_NOTCH_ACCUM_SHIFT   22
#define PMB_SCP9_NOTCH_ACCUM_SIGNED  0

#define PMB_SCP9_NOTCH_BYPASS_MASK   0x00800000UL
#define PMB_SCP9_NOTCH_BYPASS_SHIFT  23
#define PMB_SCP9_NOTCH_BYPASS_SIGNED 0

/* Register SCP_IMPULSE_NOISE_CONTROL (PMR_SCP9) */
#define PMB_SCP9_IMPULSE_NOISE_CONTROL      0x0280
#define ABS_PMB_SCP9_IMPULSE_NOISE_CONTROL  0x0205DA80UL

#define PMB_SCP9_NOISE_FILTER_ENABLE_MASK   0x00800000UL
#define PMB_SCP9_NOISE_FILTER_ENABLE_SHIFT  23
#define PMB_SCP9_NOISE_FILTER_ENABLE_SIGNED 0

/* Register SCP_IMPULSE_NOISE_BURST_COUNT (PMR_SCP9) */
#define PMB_SCP9_IMPULSE_NOISE_BURST_COUNT     0x0284
#define ABS_PMB_SCP9_IMPULSE_NOISE_BURST_COUNT 0x0205DA84UL

#define PMB_SCP9_NOISE_BURST_COUNT_MASK        0x0000FF00UL
#define PMB_SCP9_NOISE_BURST_COUNT_SHIFT       8
#define PMB_SCP9_NOISE_BURST_COUNT_SIGNED      0

/* Register SCP_IMPULSE_NOISE_SAMPLE_COUNT (PMR_SCP9) */
#define PMB_SCP9_IMPULSE_NOISE_SAMPLE_COUNT     0x0288
#define ABS_PMB_SCP9_IMPULSE_NOISE_SAMPLE_COUNT 0x0205DA88UL

#define PMB_SCP9_NOISE_SAMPLE_COUNT_MASK        0x0000FF00UL
#define PMB_SCP9_NOISE_SAMPLE_COUNT_SHIFT       8
#define PMB_SCP9_NOISE_SAMPLE_COUNT_SIGNED      0

/* Register SCP_IMPULSE_NOISE_ENERGY (PMR_SCP9) */
#define PMB_SCP9_IMPULSE_NOISE_ENERGY     0x028C
#define ABS_PMB_SCP9_IMPULSE_NOISE_ENERGY 0x0205DA8CUL

#define PMB_SCP9_NOISE_ENERGY_MASK        0x00FFFF00UL
#define PMB_SCP9_NOISE_ENERGY_SHIFT       8
#define PMB_SCP9_NOISE_ENERGY_SIGNED      0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_1 (PMR_SCP9) */
#define PMB_SCP9_IMPULSE_NOISE_THRESHOLD_1     0x0290
#define ABS_PMB_SCP9_IMPULSE_NOISE_THRESHOLD_1 0x0205DA90UL

#define PMB_SCP9_T1_MASK                       0x000000FFUL
#define PMB_SCP9_T1_SHIFT                      0
#define PMB_SCP9_T1_SIGNED                     0

#define PMB_SCP9_T2_MASK                       0x0000FF00UL
#define PMB_SCP9_T2_SHIFT                      8
#define PMB_SCP9_T2_SIGNED                     0

#define PMB_SCP9_T3_MASK                       0x00FF0000UL
#define PMB_SCP9_T3_SHIFT                      16
#define PMB_SCP9_T3_SIGNED                     0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_2 (PMR_SCP9) */
#define PMB_SCP9_IMPULSE_NOISE_THRESHOLD_2     0x0294
#define ABS_PMB_SCP9_IMPULSE_NOISE_THRESHOLD_2 0x0205DA94UL

#define PMB_SCP9_T4_MASK                       0x000000FFUL
#define PMB_SCP9_T4_SHIFT                      0
#define PMB_SCP9_T4_SIGNED                     0

#define PMB_SCP9_T5_MASK                       0x0000FF00UL
#define PMB_SCP9_T5_SHIFT                      8
#define PMB_SCP9_T5_SIGNED                     0

#define PMB_SCP9_T6_MASK                       0x00FF0000UL
#define PMB_SCP9_T6_SHIFT                      16
#define PMB_SCP9_T6_SIGNED                     0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_3 (PMR_SCP9) */
#define PMB_SCP9_IMPULSE_NOISE_THRESHOLD_3     0x0298
#define ABS_PMB_SCP9_IMPULSE_NOISE_THRESHOLD_3 0x0205DA98UL

#define PMB_SCP9_T7_MASK                       0x000000FFUL
#define PMB_SCP9_T7_SHIFT                      0
#define PMB_SCP9_T7_SIGNED                     0

#define PMB_SCP9_T8_MASK                       0x0000FF00UL
#define PMB_SCP9_T8_SHIFT                      8
#define PMB_SCP9_T8_SIGNED                     0

#define PMB_SCP9_T9_MASK                       0x00FF0000UL
#define PMB_SCP9_T9_SHIFT                      16
#define PMB_SCP9_T9_SIGNED                     0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_4 (PMR_SCP9) */
#define PMB_SCP9_IMPULSE_NOISE_THRESHOLD_4     0x029C
#define ABS_PMB_SCP9_IMPULSE_NOISE_THRESHOLD_4 0x0205DA9CUL

#define PMB_SCP9_T10_MASK                      0x000000FFUL
#define PMB_SCP9_T10_SHIFT                     0
#define PMB_SCP9_T10_SIGNED                    0

#define PMB_SCP9_T11_MASK                      0x0000FF00UL
#define PMB_SCP9_T11_SHIFT                     8
#define PMB_SCP9_T11_SIGNED                    0

#define PMB_SCP9_T12_MASK                      0x00FF0000UL
#define PMB_SCP9_T12_SHIFT                     16
#define PMB_SCP9_T12_SIGNED                    0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_5 (PMR_SCP9) */
#define PMB_SCP9_IMPULSE_NOISE_THRESHOLD_5     0x02A0
#define ABS_PMB_SCP9_IMPULSE_NOISE_THRESHOLD_5 0x0205DAA0UL

#define PMB_SCP9_T13_MASK                      0x000000FFUL
#define PMB_SCP9_T13_SHIFT                     0
#define PMB_SCP9_T13_SIGNED                    0

#define PMB_SCP9_T14_MASK                      0x0000FF00UL
#define PMB_SCP9_T14_SHIFT                     8
#define PMB_SCP9_T14_SIGNED                    0

#define PMB_SCP9_T15_MASK                      0x00FF0000UL
#define PMB_SCP9_T15_SHIFT                     16
#define PMB_SCP9_T15_SIGNED                    0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_6 (PMR_SCP9) */
#define PMB_SCP9_IMPULSE_NOISE_THRESHOLD_6     0x02A4
#define ABS_PMB_SCP9_IMPULSE_NOISE_THRESHOLD_6 0x0205DAA4UL

#define PMB_SCP9_T16_MASK                      0x00FF0000UL
#define PMB_SCP9_T16_SHIFT                     16
#define PMB_SCP9_T16_SIGNED                    0

/* Register SCP_IMPULSE_FILTER_BYPASS (PMR_SCP9) */
#define PMB_SCP9_IMPULSE_FILTER_BYPASS     0x02A8
#define ABS_PMB_SCP9_IMPULSE_FILTER_BYPASS 0x0205DAA8UL

#define PMB_SCP9_IMP_BYPASS_MASK           0x00800000UL
#define PMB_SCP9_IMP_BYPASS_SHIFT          23
#define PMB_SCP9_IMP_BYPASS_SIGNED         0

/* Register SCP_HSYNC_OUT_START (PMR_SCP9) */
#define PMB_SCP9_HSYNC_OUT_START        0x02C0
#define ABS_PMB_SCP9_HSYNC_OUT_START    0x0205DAC0UL

#define PMB_SCP9_HSYNC_OUT_START_MASK   0x00FFFF00UL
#define PMB_SCP9_HSYNC_OUT_START_SHIFT  8
#define PMB_SCP9_HSYNC_OUT_START_SIGNED 0

/* Register SCP_HSYNC_OUT_END (PMR_SCP9) */
#define PMB_SCP9_HSYNC_OUT_END        0x02C4
#define ABS_PMB_SCP9_HSYNC_OUT_END    0x0205DAC4UL

#define PMB_SCP9_HSYNC_OUT_END_MASK   0x00FFFF00UL
#define PMB_SCP9_HSYNC_OUT_END_SHIFT  8
#define PMB_SCP9_HSYNC_OUT_END_SIGNED 0

/* Register SCP_HSYNC_OUT_POLARITY (PMR_SCP9) */
#define PMB_SCP9_HSYNC_OUT_POLARITY        0x02C8
#define ABS_PMB_SCP9_HSYNC_OUT_POLARITY    0x0205DAC8UL

#define PMB_SCP9_HSYNC_OUT_POLARITY_MASK   0x00800000UL
#define PMB_SCP9_HSYNC_OUT_POLARITY_SHIFT  23
#define PMB_SCP9_HSYNC_OUT_POLARITY_SIGNED 0

/* Register SCP_VSYNC_OUT_SYMBOL_START (PMR_SCP9) */
#define PMB_SCP9_VSYNC_OUT_SYMBOL_START        0x02CC
#define ABS_PMB_SCP9_VSYNC_OUT_SYMBOL_START    0x0205DACCUL

#define PMB_SCP9_VSYNC_OUT_SYMBOL_START_MASK   0x00FFFF00UL
#define PMB_SCP9_VSYNC_OUT_SYMBOL_START_SHIFT  8
#define PMB_SCP9_VSYNC_OUT_SYMBOL_START_SIGNED 0

/* Register SCP_VSYNC_OUT_SAMPLE_START (PMR_SCP9) */
#define PMB_SCP9_VSYNC_OUT_SAMPLE_START        0x02D0
#define ABS_PMB_SCP9_VSYNC_OUT_SAMPLE_START    0x0205DAD0UL

#define PMB_SCP9_VSYNC_OUT_SAMPLE_START_MASK   0x00FFFF00UL
#define PMB_SCP9_VSYNC_OUT_SAMPLE_START_SHIFT  8
#define PMB_SCP9_VSYNC_OUT_SAMPLE_START_SIGNED 0

/* Register SCP_VSYNC_OUT_SYMBOL_END (PMR_SCP9) */
#define PMB_SCP9_VSYNC_OUT_SYMBOL_END        0x02D4
#define ABS_PMB_SCP9_VSYNC_OUT_SYMBOL_END    0x0205DAD4UL

#define PMB_SCP9_VSYNC_OUT_SYMBOL_END_MASK   0x00FFFF00UL
#define PMB_SCP9_VSYNC_OUT_SYMBOL_END_SHIFT  8
#define PMB_SCP9_VSYNC_OUT_SYMBOL_END_SIGNED 0

/* Register SCP_VSYNC_OUT_SAMPLE_END (PMR_SCP9) */
#define PMB_SCP9_VSYNC_OUT_SAMPLE_END        0x02D8
#define ABS_PMB_SCP9_VSYNC_OUT_SAMPLE_END    0x0205DAD8UL

#define PMB_SCP9_VSYNC_OUT_SAMPLE_END_MASK   0x00FFFF00UL
#define PMB_SCP9_VSYNC_OUT_SAMPLE_END_SHIFT  8
#define PMB_SCP9_VSYNC_OUT_SAMPLE_END_SIGNED 0

/* Register SCP_VSYNC_OUT_POLARITY (PMR_SCP9) */
#define PMB_SCP9_VSYNC_OUT_POLARITY        0x02DC
#define ABS_PMB_SCP9_VSYNC_OUT_POLARITY    0x0205DADCUL

#define PMB_SCP9_VSYNC_OUT_POLARITY_MASK   0x00800000UL
#define PMB_SCP9_VSYNC_OUT_POLARITY_SHIFT  23
#define PMB_SCP9_VSYNC_OUT_POLARITY_SIGNED 0

/* Register SCP_HSYNC_IN_START_SAMPLE (PMR_SCP9) */
#define PMB_SCP9_HSYNC_IN_START_SAMPLE        0x02E0
#define ABS_PMB_SCP9_HSYNC_IN_START_SAMPLE    0x0205DAE0UL

#define PMB_SCP9_HSYNC_IN_START_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP9_HSYNC_IN_START_SAMPLE_SHIFT  8
#define PMB_SCP9_HSYNC_IN_START_SAMPLE_SIGNED 0

/* Register SCP_HSYNC_IN_START_OFFSET (PMR_SCP9) */
#define PMB_SCP9_HSYNC_IN_START_OFFSET        0x02E4
#define ABS_PMB_SCP9_HSYNC_IN_START_OFFSET    0x0205DAE4UL

#define PMB_SCP9_HSYNC_IN_START_OFFSET_MASK   0x00000F00UL
#define PMB_SCP9_HSYNC_IN_START_OFFSET_SHIFT  8
#define PMB_SCP9_HSYNC_IN_START_OFFSET_SIGNED 0

/* Register SCP_HSYNC_IN_END_SAMPLE (PMR_SCP9) */
#define PMB_SCP9_HSYNC_IN_END_SAMPLE        0x02E8
#define ABS_PMB_SCP9_HSYNC_IN_END_SAMPLE    0x0205DAE8UL

#define PMB_SCP9_HSYNC_IN_END_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP9_HSYNC_IN_END_SAMPLE_SHIFT  8
#define PMB_SCP9_HSYNC_IN_END_SAMPLE_SIGNED 0

/* Register SCP_HSYNC_IN_END_OFFSET (PMR_SCP9) */
#define PMB_SCP9_HSYNC_IN_END_OFFSET        0x02EC
#define ABS_PMB_SCP9_HSYNC_IN_END_OFFSET    0x0205DAECUL

#define PMB_SCP9_HSYNC_IN_END_OFFSET_MASK   0x00000F00UL
#define PMB_SCP9_HSYNC_IN_END_OFFSET_SHIFT  8
#define PMB_SCP9_HSYNC_IN_END_OFFSET_SIGNED 0

/* Register SCP_HSYNC_IN_POLARITY (PMR_SCP9) */
#define PMB_SCP9_HSYNC_IN_POLARITY        0x02F0
#define ABS_PMB_SCP9_HSYNC_IN_POLARITY    0x0205DAF0UL

#define PMB_SCP9_HSYNC_IN_POLARITY_MASK   0x00800000UL
#define PMB_SCP9_HSYNC_IN_POLARITY_SHIFT  23
#define PMB_SCP9_HSYNC_IN_POLARITY_SIGNED 0

/* Register SCP_VSYNC_IN_START_SYMBOL (PMR_SCP9) */
#define PMB_SCP9_VSYNC_IN_START_SYMBOL        0x02F4
#define ABS_PMB_SCP9_VSYNC_IN_START_SYMBOL    0x0205DAF4UL

#define PMB_SCP9_VSYNC_IN_START_SYMBOL_MASK   0x00FFFF00UL
#define PMB_SCP9_VSYNC_IN_START_SYMBOL_SHIFT  8
#define PMB_SCP9_VSYNC_IN_START_SYMBOL_SIGNED 0

/* Register SCP_VSYNC_IN_START_SAMPLE (PMR_SCP9) */
#define PMB_SCP9_VSYNC_IN_START_SAMPLE        0x02F8
#define ABS_PMB_SCP9_VSYNC_IN_START_SAMPLE    0x0205DAF8UL

#define PMB_SCP9_VSYNC_IN_START_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP9_VSYNC_IN_START_SAMPLE_SHIFT  8
#define PMB_SCP9_VSYNC_IN_START_SAMPLE_SIGNED 0

/* Register SCP_VSYNC_IN_END_SYMBOL (PMR_SCP9) */
#define PMB_SCP9_VSYNC_IN_END_SYMBOL        0x02FC
#define ABS_PMB_SCP9_VSYNC_IN_END_SYMBOL    0x0205DAFCUL

#define PMB_SCP9_VSYNC_IN_END_SYMBOL_MASK   0x00FFFF00UL
#define PMB_SCP9_VSYNC_IN_END_SYMBOL_SHIFT  8
#define PMB_SCP9_VSYNC_IN_END_SYMBOL_SIGNED 0

/* Register SCP_VSYNC_IN_END_SAMPLE (PMR_SCP9) */
#define PMB_SCP9_VSYNC_IN_END_SAMPLE        0x0300
#define ABS_PMB_SCP9_VSYNC_IN_END_SAMPLE    0x0205DB00UL

#define PMB_SCP9_VSYNC_IN_END_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP9_VSYNC_IN_END_SAMPLE_SHIFT  8
#define PMB_SCP9_VSYNC_IN_END_SAMPLE_SIGNED 0

/* Register SCP_VSYNC_IN_POLARITY (PMR_SCP9) */
#define PMB_SCP9_VSYNC_IN_POLARITY        0x0304
#define ABS_PMB_SCP9_VSYNC_IN_POLARITY    0x0205DB04UL

#define PMB_SCP9_VSYNC_IN_POLARITY_MASK   0x00800000UL
#define PMB_SCP9_VSYNC_IN_POLARITY_SHIFT  23
#define PMB_SCP9_VSYNC_IN_POLARITY_SIGNED 0

/* Register SCP_DRM_DECIMATOR_CTRL (PMR_SCP9) */
#define PMB_SCP9_DRM_DECIMATOR_CTRL     0x0330
#define ABS_PMB_SCP9_DRM_DECIMATOR_CTRL 0x0205DB30UL

#define PMB_SCP9_DRM_DEC_RATIO_MASK     0x00000F00UL
#define PMB_SCP9_DRM_DEC_RATIO_SHIFT    8
#define PMB_SCP9_DRM_DEC_RATIO_SIGNED   0

#define PMB_SCP9_DRM_DEC_EN_MASK        0x00001000UL
#define PMB_SCP9_DRM_DEC_EN_SHIFT       12
#define PMB_SCP9_DRM_DEC_EN_SIGNED      0

/* Register SCP_CORE_ID (PMR_SCP9) */
#define PMB_SCP9_CORE_ID            0x0340
#define ABS_PMB_SCP9_CORE_ID        0x0205DB40UL

#define PMB_SCP9_CORE_CONFIG_MASK   0x000000FFUL
#define PMB_SCP9_CORE_CONFIG_SHIFT  0
#define PMB_SCP9_CORE_CONFIG_SIGNED 0

#define PMB_SCP9_CORE_ID_MASK       0x0000FF00UL
#define PMB_SCP9_CORE_ID_SHIFT      8
#define PMB_SCP9_CORE_ID_SIGNED     0

#define PMB_SCP9_GROUP_ID_MASK      0x00FF0000UL
#define PMB_SCP9_GROUP_ID_SHIFT     16
#define PMB_SCP9_GROUP_ID_SIGNED    0

/* Register SCP_CORE_REVISION (PMR_SCP9) */
#define PMB_SCP9_CORE_REVISION          0x0350
#define ABS_PMB_SCP9_CORE_REVISION      0x0205DB50UL

#define PMB_SCP9_MAINTENANCE_REV_MASK   0x000000FFUL
#define PMB_SCP9_MAINTENANCE_REV_SHIFT  0
#define PMB_SCP9_MAINTENANCE_REV_SIGNED 0

#define PMB_SCP9_MINOR_REV_MASK         0x0000FF00UL
#define PMB_SCP9_MINOR_REV_SHIFT        8
#define PMB_SCP9_MINOR_REV_SIGNED       0

#define PMB_SCP9_MAJOR_REV_MASK         0x00FF0000UL
#define PMB_SCP9_MAJOR_REV_SHIFT        16
#define PMB_SCP9_MAJOR_REV_SIGNED       0

/* Register SCP_TBUS_CONTROL (PMR_SCP9) */
#define PMB_SCP9_TBUS_CONTROL              0x0380
#define ABS_PMB_SCP9_TBUS_CONTROL          0x0205DB80UL

#define PMB_SCP9_TBUS_OUTPUT_STALL_MASK    0x00100000UL
#define PMB_SCP9_TBUS_OUTPUT_STALL_SHIFT   20
#define PMB_SCP9_TBUS_OUTPUT_STALL_SIGNED  0

#define PMB_SCP9_TBUS_OUTPUT_ENABLE_MASK   0x00200000UL
#define PMB_SCP9_TBUS_OUTPUT_ENABLE_SHIFT  21
#define PMB_SCP9_TBUS_OUTPUT_ENABLE_SIGNED 0

#define PMB_SCP9_TBUS_DEBUG_MODE_MASK      0x00400000UL
#define PMB_SCP9_TBUS_DEBUG_MODE_SHIFT     22
#define PMB_SCP9_TBUS_DEBUG_MODE_SIGNED    0

#define PMB_SCP9_TBUS_OUTPUT_MODE_MASK     0x00800000UL
#define PMB_SCP9_TBUS_OUTPUT_MODE_SHIFT    23
#define PMB_SCP9_TBUS_OUTPUT_MODE_SIGNED   0

/* Register SCP_TBUS_DEBUG_DATA (PMR_SCP9) */
#define PMB_SCP9_TBUS_DEBUG_DATA             0x0384
#define ABS_PMB_SCP9_TBUS_DEBUG_DATA         0x0205DB84UL

#define PMB_SCP9_TBUS_DEBUG_DATAOUT_Q_MASK   0x00000FFFUL
#define PMB_SCP9_TBUS_DEBUG_DATAOUT_Q_SHIFT  0
#define PMB_SCP9_TBUS_DEBUG_DATAOUT_Q_SIGNED 0

#define PMB_SCP9_TBUS_DEBUG_DATAOUT_I_MASK   0x00FFF000UL
#define PMB_SCP9_TBUS_DEBUG_DATAOUT_I_SHIFT  12
#define PMB_SCP9_TBUS_DEBUG_DATAOUT_I_SIGNED 0

/* Register SCP_TBUS_DEBUG_EOP (PMR_SCP9) */
#define PMB_SCP9_TBUS_DEBUG_EOP        0x0388
#define ABS_PMB_SCP9_TBUS_DEBUG_EOP    0x0205DB88UL

#define PMB_SCP9_TBUS_DEBUG_EOP_MASK   0x00800000UL
#define PMB_SCP9_TBUS_DEBUG_EOP_SHIFT  23
#define PMB_SCP9_TBUS_DEBUG_EOP_SIGNED 0

/* Register SCP_TBUS_DEBUG_VALID (PMR_SCP9) */
#define PMB_SCP9_TBUS_DEBUG_VALID           0x038C
#define ABS_PMB_SCP9_TBUS_DEBUG_VALID       0x0205DB8CUL

#define PMB_SCP9_TBUS_DEBUG_VALIDOUT_MASK   0x00800000UL
#define PMB_SCP9_TBUS_DEBUG_VALIDOUT_SHIFT  23
#define PMB_SCP9_TBUS_DEBUG_VALIDOUT_SIGNED 0

/* Register SCP_ISCR_CONTROL (PMR_SCP9) */
#define PMB_SCP9_ISCR_CONTROL       0x0390
#define ABS_PMB_SCP9_ISCR_CONTROL   0x0205DB90UL

#define PMB_SCP9_ISCR_ENABLE_MASK   0x00000100UL
#define PMB_SCP9_ISCR_ENABLE_SHIFT  8
#define PMB_SCP9_ISCR_ENABLE_SIGNED 0

/* Register SCP_ISCR_COUNTER0 (PMR_SCP9) */
#define PMB_SCP9_ISCR_COUNTER0           0x0394
#define ABS_PMB_SCP9_ISCR_COUNTER0       0x0205DB94UL

#define PMB_SCP9_ISCR_COUNTER_LOW_MASK   0x00FFFFFFUL
#define PMB_SCP9_ISCR_COUNTER_LOW_SHIFT  0
#define PMB_SCP9_ISCR_COUNTER_LOW_SIGNED 0

/* Register SCP_ISCR_COUNTER1 (PMR_SCP9) */
#define PMB_SCP9_ISCR_COUNTER1            0x0398
#define ABS_PMB_SCP9_ISCR_COUNTER1        0x0205DB98UL

#define PMB_SCP9_ISCR_COUNTER_HIGH_MASK   0x00FFFFFFUL
#define PMB_SCP9_ISCR_COUNTER_HIGH_SHIFT  0
#define PMB_SCP9_ISCR_COUNTER_HIGH_SIGNED 0

/* Register SCP_ISCR_STATUS0 (PMR_SCP9) */
#define PMB_SCP9_ISCR_STATUS0              0x039C
#define ABS_PMB_SCP9_ISCR_STATUS0          0x0205DB9CUL

#define PMB_SCP9_ISCR_SYM_START_LOW_MASK   0x00FFFFFFUL
#define PMB_SCP9_ISCR_SYM_START_LOW_SHIFT  0
#define PMB_SCP9_ISCR_SYM_START_LOW_SIGNED 0

/* Register SCP_ISCR_STATUS1 (PMR_SCP9) */
#define PMB_SCP9_ISCR_STATUS1               0x03A0
#define ABS_PMB_SCP9_ISCR_STATUS1           0x0205DBA0UL

#define PMB_SCP9_ISCR_SYM_START_HIGH_MASK   0x00FFFFFFUL
#define PMB_SCP9_ISCR_SYM_START_HIGH_SHIFT  0
#define PMB_SCP9_ISCR_SYM_START_HIGH_SIGNED 0

/* Register SCP_CONFIGURATION (PMR_SCP9) */
#define PMB_SCP9_CONFIGURATION                   0x03A4
#define ABS_PMB_SCP9_CONFIGURATION               0x0205DBA4UL

#define PMB_SCP9_CONFIGURATION_DRM_DECIM_MASK    0x00000002UL
#define PMB_SCP9_CONFIGURATION_DRM_DECIM_SHIFT   1
#define PMB_SCP9_CONFIGURATION_DRM_DECIM_SIGNED  0

#define PMB_SCP9_CONFIGURATION_EARLY_GAIN_MASK   0x00000010UL
#define PMB_SCP9_CONFIGURATION_EARLY_GAIN_SHIFT  4
#define PMB_SCP9_CONFIGURATION_EARLY_GAIN_SIGNED 0

#define PMB_SCP9_CONFIGURATION_MIXER_MASK        0x00000080UL
#define PMB_SCP9_CONFIGURATION_MIXER_SHIFT       7
#define PMB_SCP9_CONFIGURATION_MIXER_SIGNED      0

#define PMB_SCP9_CONFIGURATION_CIC_MASK          0x00000400UL
#define PMB_SCP9_CONFIGURATION_CIC_SHIFT         10
#define PMB_SCP9_CONFIGURATION_CIC_SIGNED        0

#define PMB_SCP9_CONFIGURATION_NOTCH_MASK        0x00001800UL
#define PMB_SCP9_CONFIGURATION_NOTCH_SHIFT       11
#define PMB_SCP9_CONFIGURATION_NOTCH_SIGNED      0

#define PMB_SCP9_CONFIGURATION_LATE_GAIN_MASK    0x00002000UL
#define PMB_SCP9_CONFIGURATION_LATE_GAIN_SHIFT   13
#define PMB_SCP9_CONFIGURATION_LATE_GAIN_SIGNED  0

#define PMB_SCP9_CONFIGURATION_IMPULSE_MASK      0x00004000UL
#define PMB_SCP9_CONFIGURATION_IMPULSE_SHIFT     14
#define PMB_SCP9_CONFIGURATION_IMPULSE_SIGNED    0

#define PMB_SCP9_CONFIGURATION_VID_SYNC_MASK     0x00010000UL
#define PMB_SCP9_CONFIGURATION_VID_SYNC_SHIFT    16
#define PMB_SCP9_CONFIGURATION_VID_SYNC_SIGNED   0

#define PMB_SCP9_CONFIGURATION_DMAOP_MASK        0x00020000UL
#define PMB_SCP9_CONFIGURATION_DMAOP_SHIFT       17
#define PMB_SCP9_CONFIGURATION_DMAOP_SIGNED      0

/* Register SCP_CONTROL (PMR_SCP10) */
#define PMB_SCP10_CONTROL                    0x0000
#define ABS_PMB_SCP10_CONTROL                0x0205E000UL

#define PMB_SCP10_N_SEL_MASK                 0x0000000FUL
#define PMB_SCP10_N_SEL_SHIFT                0
#define PMB_SCP10_N_SEL_SIGNED               0

#define PMB_SCP10_P_SEL_MASK                 0x00000030UL
#define PMB_SCP10_P_SEL_SHIFT                4
#define PMB_SCP10_P_SEL_SIGNED               0

#define PMB_SCP10_FORMAT_MASK                0x00000040UL
#define PMB_SCP10_FORMAT_SHIFT               6
#define PMB_SCP10_FORMAT_SIGNED              0

#define PMB_SCP10_SOURCE_MASK                0x00000180UL
#define PMB_SCP10_SOURCE_SHIFT               7
#define PMB_SCP10_SOURCE_SIGNED              0

#define PMB_SCP10_INPUT_MODE_MASK            0x00000200UL
#define PMB_SCP10_INPUT_MODE_SHIFT           9
#define PMB_SCP10_INPUT_MODE_SIGNED          0

#define PMB_SCP10_INVERT_SPECTRUM_MASK       0x00000400UL
#define PMB_SCP10_INVERT_SPECTRUM_SHIFT      10
#define PMB_SCP10_INVERT_SPECTRUM_SIGNED     0

#define PMB_SCP10_SYNCHRONIZE_UPDATES_MASK   0x00000800UL
#define PMB_SCP10_SYNCHRONIZE_UPDATES_SHIFT  11
#define PMB_SCP10_SYNCHRONIZE_UPDATES_SIGNED 0

#define PMB_SCP10_RESET_MASK                 0x00001000UL
#define PMB_SCP10_RESET_SHIFT                12
#define PMB_SCP10_RESET_SIGNED               0

#define PMB_SCP10_CLEAR_PHASE_MASK           0x00002000UL
#define PMB_SCP10_CLEAR_PHASE_SHIFT          13
#define PMB_SCP10_CLEAR_PHASE_SIGNED         0

#define PMB_SCP10_SET_SCP_POWER_MASK         0x0000C000UL
#define PMB_SCP10_SET_SCP_POWER_SHIFT        14
#define PMB_SCP10_SET_SCP_POWER_SIGNED       0

#define PMB_SCP10_SET_ADC_POWER_MASK         0x00030000UL
#define PMB_SCP10_SET_ADC_POWER_SHIFT        16
#define PMB_SCP10_SET_ADC_POWER_SIGNED       0

#define PMB_SCP10_SET_ACTIVE_FRAME_MASK      0x000C0000UL
#define PMB_SCP10_SET_ACTIVE_FRAME_SHIFT     18
#define PMB_SCP10_SET_ACTIVE_FRAME_SIGNED    0

#define PMB_SCP10_STC_FRAME_START_MASK       0x00100000UL
#define PMB_SCP10_STC_FRAME_START_SHIFT      20
#define PMB_SCP10_STC_FRAME_START_SIGNED     0

#define PMB_SCP10_MODE_MASK                  0x00E00000UL
#define PMB_SCP10_MODE_SHIFT                 21
#define PMB_SCP10_MODE_SIGNED                0

/* Register SCP_STATUS (PMR_SCP10) */
#define PMB_SCP10_STATUS              0x0004
#define ABS_PMB_SCP10_STATUS          0x0205E004UL

#define PMB_SCP10_POWER_MASK          0x0000C000UL
#define PMB_SCP10_POWER_SHIFT         14
#define PMB_SCP10_POWER_SIGNED        0

#define PMB_SCP10_ADC_POWER_MASK      0x00030000UL
#define PMB_SCP10_ADC_POWER_SHIFT     16
#define PMB_SCP10_ADC_POWER_SIGNED    0

#define PMB_SCP10_ACTIVE_FRAME_MASK   0x00040000UL
#define PMB_SCP10_ACTIVE_FRAME_SHIFT  18
#define PMB_SCP10_ACTIVE_FRAME_SIGNED 0

#define PMB_SCP10_IRQ_DMA_OP_MASK     0x00400000UL
#define PMB_SCP10_IRQ_DMA_OP_SHIFT    22
#define PMB_SCP10_IRQ_DMA_OP_SIGNED   0

#define PMB_SCP10_IRQ_SCP_MASK        0x00800000UL
#define PMB_SCP10_IRQ_SCP_SHIFT       23
#define PMB_SCP10_IRQ_SCP_SIGNED      0

/* Register SCP_INTERRUPT_STATUS (PMR_SCP10) */
#define PMB_SCP10_INTERRUPT_STATUS           0x0008
#define ABS_PMB_SCP10_INTERRUPT_STATUS       0x0205E008UL

#define PMB_SCP10_TBUS_OVERFLOW_EVENT_MASK   0x00100000UL
#define PMB_SCP10_TBUS_OVERFLOW_EVENT_SHIFT  20
#define PMB_SCP10_TBUS_OVERFLOW_EVENT_SIGNED 0

#define PMB_SCP10_OVERFLOW_EVENT_MASK        0x00200000UL
#define PMB_SCP10_OVERFLOW_EVENT_SHIFT       21
#define PMB_SCP10_OVERFLOW_EVENT_SIGNED      0

#define PMB_SCP10_COMPARE_EVENT_MASK         0x00400000UL
#define PMB_SCP10_COMPARE_EVENT_SHIFT        22
#define PMB_SCP10_COMPARE_EVENT_SIGNED       0

#define PMB_SCP10_AGC_COUNTS_EVENT_MASK      0x00800000UL
#define PMB_SCP10_AGC_COUNTS_EVENT_SHIFT     23
#define PMB_SCP10_AGC_COUNTS_EVENT_SIGNED    0

/* Register SCP_INTERRUPT_ENABLE (PMR_SCP10) */
#define PMB_SCP10_INTERRUPT_ENABLE            0x000C
#define ABS_PMB_SCP10_INTERRUPT_ENABLE        0x0205E00CUL

#define PMB_SCP10_TBUS_OVERFLOW_ENABLE_MASK   0x00100000UL
#define PMB_SCP10_TBUS_OVERFLOW_ENABLE_SHIFT  20
#define PMB_SCP10_TBUS_OVERFLOW_ENABLE_SIGNED 0

#define PMB_SCP10_OVERFLOW_ENABLE_MASK        0x00200000UL
#define PMB_SCP10_OVERFLOW_ENABLE_SHIFT       21
#define PMB_SCP10_OVERFLOW_ENABLE_SIGNED      0

#define PMB_SCP10_COMPARE_ENABLE_MASK         0x00400000UL
#define PMB_SCP10_COMPARE_ENABLE_SHIFT        22
#define PMB_SCP10_COMPARE_ENABLE_SIGNED       0

#define PMB_SCP10_AGC_COUNTS_ENABLE_MASK      0x00800000UL
#define PMB_SCP10_AGC_COUNTS_ENABLE_SHIFT     23
#define PMB_SCP10_AGC_COUNTS_ENABLE_SIGNED    0

/* Register SCP_INTERRUPT_CLEAR (PMR_SCP10) */
#define PMB_SCP10_INTERRUPT_CLEAR            0x0010
#define ABS_PMB_SCP10_INTERRUPT_CLEAR        0x0205E010UL

#define PMB_SCP10_TBUS_OVERFLOW_CLEAR_MASK   0x00100000UL
#define PMB_SCP10_TBUS_OVERFLOW_CLEAR_SHIFT  20
#define PMB_SCP10_TBUS_OVERFLOW_CLEAR_SIGNED 0

#define PMB_SCP10_OVERFLOW_CLEAR_MASK        0x00200000UL
#define PMB_SCP10_OVERFLOW_CLEAR_SHIFT       21
#define PMB_SCP10_OVERFLOW_CLEAR_SIGNED      0

#define PMB_SCP10_COMPARE_CLEAR_MASK         0x00400000UL
#define PMB_SCP10_COMPARE_CLEAR_SHIFT        22
#define PMB_SCP10_COMPARE_CLEAR_SIGNED       0

#define PMB_SCP10_AGC_COUNTS_CLEAR_MASK      0x00800000UL
#define PMB_SCP10_AGC_COUNTS_CLEAR_SHIFT     23
#define PMB_SCP10_AGC_COUNTS_CLEAR_SIGNED    0

/* Register SCP_INPUT_SAMPLE (PMR_SCP10) */
#define PMB_SCP10_INPUT_SAMPLE     0x0014
#define ABS_PMB_SCP10_INPUT_SAMPLE 0x0205E014UL

#define PMB_SCP10_INPUT_Q_MASK     0x00000FFFUL
#define PMB_SCP10_INPUT_Q_SHIFT    0
#define PMB_SCP10_INPUT_Q_SIGNED   0

#define PMB_SCP10_INPUT_I_MASK     0x00FFF000UL
#define PMB_SCP10_INPUT_I_SHIFT    12
#define PMB_SCP10_INPUT_I_SIGNED   0

/* Register SCP_REFERENCE_CLOCK_CONTROL_N (PMR_SCP10) */
#define PMB_SCP10_REFERENCE_CLOCK_CONTROL_N     0x0018
#define ABS_PMB_SCP10_REFERENCE_CLOCK_CONTROL_N 0x0205E018UL

#define PMB_SCP10_N_MASK                        0x00FFFF00UL
#define PMB_SCP10_N_SHIFT                       8
#define PMB_SCP10_N_SIGNED                      0

/* Register SCP_REFERENCE_CLOCK_CONTROL_M (PMR_SCP10) */
#define PMB_SCP10_REFERENCE_CLOCK_CONTROL_M     0x001C
#define ABS_PMB_SCP10_REFERENCE_CLOCK_CONTROL_M 0x0205E01CUL

#define PMB_SCP10_M_MASK                        0x00FFFF00UL
#define PMB_SCP10_M_SHIFT                       8
#define PMB_SCP10_M_SIGNED                      0

/* Register SCP_CIC_BYPASS (PMR_SCP10) */
#define PMB_SCP10_CIC_BYPASS        0x0020
#define ABS_PMB_SCP10_CIC_BYPASS    0x0205E020UL

#define PMB_SCP10_CIC_BYPASS_MASK   0x00800000UL
#define PMB_SCP10_CIC_BYPASS_SHIFT  23
#define PMB_SCP10_CIC_BYPASS_SIGNED 0

/* Register SCP_RSSI_INPUT (PMR_SCP10) */
#define PMB_SCP10_RSSI_INPUT        0x0024
#define ABS_PMB_SCP10_RSSI_INPUT    0x0205E024UL

#define PMB_SCP10_RSSI_INPUT_MASK   0x000FFF00UL
#define PMB_SCP10_RSSI_INPUT_SHIFT  8
#define PMB_SCP10_RSSI_INPUT_SIGNED 0

/* Register SCP_CONTROL2 (PMR_SCP10) */
#define PMB_SCP10_CONTROL2                0x0028
#define ABS_PMB_SCP10_CONTROL2            0x0205E028UL

#define PMB_SCP10_WLAN_EDAGC_START_MASK   0x00800000UL
#define PMB_SCP10_WLAN_EDAGC_START_SHIFT  23
#define PMB_SCP10_WLAN_EDAGC_START_SIGNED 0

/* Register SCP_DMA_OUTPUT_CONTROL (PMR_SCP10) */
#define PMB_SCP10_DMA_OUTPUT_CONTROL     0x0040
#define ABS_PMB_SCP10_DMA_OUTPUT_CONTROL 0x0205E040UL

#define PMB_SCP10_DMA_SYNC_DEBUG_MASK    0x00100000UL
#define PMB_SCP10_DMA_SYNC_DEBUG_SHIFT   20
#define PMB_SCP10_DMA_SYNC_DEBUG_SIGNED  0

#define PMB_SCP10_DMA_SYNC_BYPASS_MASK   0x00200000UL
#define PMB_SCP10_DMA_SYNC_BYPASS_SHIFT  21
#define PMB_SCP10_DMA_SYNC_BYPASS_SIGNED 0

#define PMB_SCP10_DMA_SYNC_ENABLE_MASK   0x00400000UL
#define PMB_SCP10_DMA_SYNC_ENABLE_SHIFT  22
#define PMB_SCP10_DMA_SYNC_ENABLE_SIGNED 0

#define PMB_SCP10_BYPASS_MASK            0x00800000UL
#define PMB_SCP10_BYPASS_SHIFT           23
#define PMB_SCP10_BYPASS_SIGNED          0

/* Register SCP_DMA_OUTPUT_STATUS (PMR_SCP10) */
#define PMB_SCP10_DMA_OUTPUT_STATUS        0x0044
#define ABS_PMB_SCP10_DMA_OUTPUT_STATUS    0x0205E044UL

#define PMB_SCP10_DMA_SYNC_STATE_MASK      0x00180000UL
#define PMB_SCP10_DMA_SYNC_STATE_SHIFT     19
#define PMB_SCP10_DMA_SYNC_STATE_SIGNED    0

#define PMB_SCP10_OP_FIFO_NOT_EMPTY_MASK   0x00200000UL
#define PMB_SCP10_OP_FIFO_NOT_EMPTY_SHIFT  21
#define PMB_SCP10_OP_FIFO_NOT_EMPTY_SIGNED 0

#define PMB_SCP10_OP_FIFO_FULL_MASK        0x00400000UL
#define PMB_SCP10_OP_FIFO_FULL_SHIFT       22
#define PMB_SCP10_OP_FIFO_FULL_SIGNED      0

#define PMB_SCP10_OP_FIFO_HALF_FULL_MASK   0x00800000UL
#define PMB_SCP10_OP_FIFO_HALF_FULL_SHIFT  23
#define PMB_SCP10_OP_FIFO_HALF_FULL_SIGNED 0

/* Register SCP_DMA_OUTPUT_INTERRUPT_STATUS (PMR_SCP10) */
#define PMB_SCP10_DMA_OUTPUT_INTERRUPT_STATUS     0x0048
#define ABS_PMB_SCP10_DMA_OUTPUT_INTERRUPT_STATUS 0x0205E048UL

#define PMB_SCP10_OP_FIFO_NOT_EMPTY_EVENT_MASK    0x00200000UL
#define PMB_SCP10_OP_FIFO_NOT_EMPTY_EVENT_SHIFT   21
#define PMB_SCP10_OP_FIFO_NOT_EMPTY_EVENT_SIGNED  0

#define PMB_SCP10_OP_FIFO_FULL_EVENT_MASK         0x00400000UL
#define PMB_SCP10_OP_FIFO_FULL_EVENT_SHIFT        22
#define PMB_SCP10_OP_FIFO_FULL_EVENT_SIGNED       0

#define PMB_SCP10_OP_FIFO_HALF_FULL_EVENT_MASK    0x00800000UL
#define PMB_SCP10_OP_FIFO_HALF_FULL_EVENT_SHIFT   23
#define PMB_SCP10_OP_FIFO_HALF_FULL_EVENT_SIGNED  0

/* Register SCP_DMA_OUTPUT_INTERRUPT_ENABLE (PMR_SCP10) */
#define PMB_SCP10_DMA_OUTPUT_INTERRUPT_ENABLE     0x004C
#define ABS_PMB_SCP10_DMA_OUTPUT_INTERRUPT_ENABLE 0x0205E04CUL

#define PMB_SCP10_OP_FIFO_NOT_EMPTY_ENABLE_MASK   0x00200000UL
#define PMB_SCP10_OP_FIFO_NOT_EMPTY_ENABLE_SHIFT  21
#define PMB_SCP10_OP_FIFO_NOT_EMPTY_ENABLE_SIGNED 0

#define PMB_SCP10_OP_FIFO_FULL_ENABLE_MASK        0x00400000UL
#define PMB_SCP10_OP_FIFO_FULL_ENABLE_SHIFT       22
#define PMB_SCP10_OP_FIFO_FULL_ENABLE_SIGNED      0

#define PMB_SCP10_OP_FIFO_HALF_FULL_ENABLE_MASK   0x00800000UL
#define PMB_SCP10_OP_FIFO_HALF_FULL_ENABLE_SHIFT  23
#define PMB_SCP10_OP_FIFO_HALF_FULL_ENABLE_SIGNED 0

/* Register SCP_DMA_OUTPUT_INTERRUPT_CLEAR (PMR_SCP10) */
#define PMB_SCP10_DMA_OUTPUT_INTERRUPT_CLEAR     0x0050
#define ABS_PMB_SCP10_DMA_OUTPUT_INTERRUPT_CLEAR 0x0205E050UL

#define PMB_SCP10_OP_FIFO_NOT_EMPTY_CLEAR_MASK   0x00200000UL
#define PMB_SCP10_OP_FIFO_NOT_EMPTY_CLEAR_SHIFT  21
#define PMB_SCP10_OP_FIFO_NOT_EMPTY_CLEAR_SIGNED 0

#define PMB_SCP10_OP_FIFO_FULL_CLEAR_MASK        0x00400000UL
#define PMB_SCP10_OP_FIFO_FULL_CLEAR_SHIFT       22
#define PMB_SCP10_OP_FIFO_FULL_CLEAR_SIGNED      0

#define PMB_SCP10_OP_FIFO_HALF_FULL_CLEAR_MASK   0x00800000UL
#define PMB_SCP10_OP_FIFO_HALF_FULL_CLEAR_SHIFT  23
#define PMB_SCP10_OP_FIFO_HALF_FULL_CLEAR_SIGNED 0

/* Register SCP_DMA_OUTPUT_SAMPLE (PMR_SCP10) */
#define PMB_SCP10_DMA_OUTPUT_SAMPLE     0x0054
#define ABS_PMB_SCP10_DMA_OUTPUT_SAMPLE 0x0205E054UL

#define PMB_SCP10_START_TRANSFER_MASK   0x00000001UL
#define PMB_SCP10_START_TRANSFER_SHIFT  0
#define PMB_SCP10_START_TRANSFER_SIGNED 0

#define PMB_SCP10_OUTPUT_Q_MASK         0x0000FFF0UL
#define PMB_SCP10_OUTPUT_Q_SHIFT        4
#define PMB_SCP10_OUTPUT_Q_SIGNED       0

#define PMB_SCP10_OUTPUT_I_MASK         0xFFF00000UL
#define PMB_SCP10_OUTPUT_I_SHIFT        20
#define PMB_SCP10_OUTPUT_I_SIGNED       0

/* Register SCP_EARLY_COARSE_GAIN (PMR_SCP10) */
#define PMB_SCP10_EARLY_COARSE_GAIN        0x0060
#define ABS_PMB_SCP10_EARLY_COARSE_GAIN    0x0205E060UL

#define PMB_SCP10_EARLY_COARSE_GAIN_MASK   0x00800000UL
#define PMB_SCP10_EARLY_COARSE_GAIN_SHIFT  23
#define PMB_SCP10_EARLY_COARSE_GAIN_SIGNED 0

/* Register SCP_EARLY_FINE_GAIN_I (PMR_SCP10) */
#define PMB_SCP10_EARLY_FINE_GAIN_I     0x0064
#define ABS_PMB_SCP10_EARLY_FINE_GAIN_I 0x0205E064UL

#define PMB_SCP10_EARLY_I_GAIN_MASK     0x00FFE000UL
#define PMB_SCP10_EARLY_I_GAIN_SHIFT    13
#define PMB_SCP10_EARLY_I_GAIN_SIGNED   0

/* Register SCP_EARLY_FINE_GAIN_Q (PMR_SCP10) */
#define PMB_SCP10_EARLY_FINE_GAIN_Q     0x0068
#define ABS_PMB_SCP10_EARLY_FINE_GAIN_Q 0x0205E068UL

#define PMB_SCP10_EARLY_Q_GAIN_MASK     0x00FFE000UL
#define PMB_SCP10_EARLY_Q_GAIN_SHIFT    13
#define PMB_SCP10_EARLY_Q_GAIN_SIGNED   0

/* Register SCP_EARLY_ANGLE_IQ (PMR_SCP10) */
#define PMB_SCP10_EARLY_ANGLE_IQ           0x006C
#define ABS_PMB_SCP10_EARLY_ANGLE_IQ       0x0205E06CUL

#define PMB_SCP10_EARLY_I_TO_Q_GAIN_MASK   0x00FFE000UL
#define PMB_SCP10_EARLY_I_TO_Q_GAIN_SHIFT  13
#define PMB_SCP10_EARLY_I_TO_Q_GAIN_SIGNED 0

/* Register SCP_LATE_COARSE_GAIN (PMR_SCP10) */
#define PMB_SCP10_LATE_COARSE_GAIN        0x0074
#define ABS_PMB_SCP10_LATE_COARSE_GAIN    0x0205E074UL

#define PMB_SCP10_LATE_COARSE_GAIN_MASK   0x00800000UL
#define PMB_SCP10_LATE_COARSE_GAIN_SHIFT  23
#define PMB_SCP10_LATE_COARSE_GAIN_SIGNED 0

/* Register SCP_LATE_FINE_GAIN_I (PMR_SCP10) */
#define PMB_SCP10_LATE_FINE_GAIN_I     0x0078
#define ABS_PMB_SCP10_LATE_FINE_GAIN_I 0x0205E078UL

#define PMB_SCP10_LATE_I_GAIN_MASK     0x00FFE000UL
#define PMB_SCP10_LATE_I_GAIN_SHIFT    13
#define PMB_SCP10_LATE_I_GAIN_SIGNED   0

/* Register SCP_LATE_FINE_GAIN_Q (PMR_SCP10) */
#define PMB_SCP10_LATE_FINE_GAIN_Q     0x007C
#define ABS_PMB_SCP10_LATE_FINE_GAIN_Q 0x0205E07CUL

#define PMB_SCP10_LATE_Q_GAIN_MASK     0x00FFE000UL
#define PMB_SCP10_LATE_Q_GAIN_SHIFT    13
#define PMB_SCP10_LATE_Q_GAIN_SIGNED   0

/* Register SCP_DC_OFFSET_I (PMR_SCP10) */
#define PMB_SCP10_DC_OFFSET_I             0x0088
#define ABS_PMB_SCP10_DC_OFFSET_I         0x0205E088UL

#define PMB_SCP10_DC_OFFSET_FRAC_I_MASK   0x00000FFFUL
#define PMB_SCP10_DC_OFFSET_FRAC_I_SHIFT  0
#define PMB_SCP10_DC_OFFSET_FRAC_I_SIGNED 0

#define PMB_SCP10_DC_OFFSET_I_MASK        0x00FFF000UL
#define PMB_SCP10_DC_OFFSET_I_SHIFT       12
#define PMB_SCP10_DC_OFFSET_I_SIGNED      0

/* Register SCP_DC_OFFSET_Q (PMR_SCP10) */
#define PMB_SCP10_DC_OFFSET_Q             0x008C
#define ABS_PMB_SCP10_DC_OFFSET_Q         0x0205E08CUL

#define PMB_SCP10_DC_OFFSET_FRAC_Q_MASK   0x00000FFFUL
#define PMB_SCP10_DC_OFFSET_FRAC_Q_SHIFT  0
#define PMB_SCP10_DC_OFFSET_FRAC_Q_SIGNED 0

#define PMB_SCP10_DC_OFFSET_Q_MASK        0x00FFF000UL
#define PMB_SCP10_DC_OFFSET_Q_SHIFT       12
#define PMB_SCP10_DC_OFFSET_Q_SIGNED      0

/* Register SCP_EXT_GAIN_CONTROL_1 (PMR_SCP10) */
#define PMB_SCP10_EXT_GAIN_CONTROL_1     0x0090
#define ABS_PMB_SCP10_EXT_GAIN_CONTROL_1 0x0205E090UL

#define PMB_SCP10_GAIN_CONTROL_1_MASK    0x00FFF000UL
#define PMB_SCP10_GAIN_CONTROL_1_SHIFT   12
#define PMB_SCP10_GAIN_CONTROL_1_SIGNED  0

/* Register SCP_EXT_GAIN_CONTROL_2 (PMR_SCP10) */
#define PMB_SCP10_EXT_GAIN_CONTROL_2     0x0094
#define ABS_PMB_SCP10_EXT_GAIN_CONTROL_2 0x0205E094UL

#define PMB_SCP10_GAIN_CONTROL_2_MASK    0x00FFF000UL
#define PMB_SCP10_GAIN_CONTROL_2_SHIFT   12
#define PMB_SCP10_GAIN_CONTROL_2_SIGNED  0

/* Register SCP_EXT_OFFSET_CONTROL_1 (PMR_SCP10) */
#define PMB_SCP10_EXT_OFFSET_CONTROL_1     0x0098
#define ABS_PMB_SCP10_EXT_OFFSET_CONTROL_1 0x0205E098UL

#define PMB_SCP10_OFFSET_CONTROL_1_MASK    0x00FFF000UL
#define PMB_SCP10_OFFSET_CONTROL_1_SHIFT   12
#define PMB_SCP10_OFFSET_CONTROL_1_SIGNED  0

/* Register SCP_EXT_OFFSET_CONTROL_2 (PMR_SCP10) */
#define PMB_SCP10_EXT_OFFSET_CONTROL_2     0x009C
#define ABS_PMB_SCP10_EXT_OFFSET_CONTROL_2 0x0205E09CUL

#define PMB_SCP10_OFFSET_CONTROL_2_MASK    0x00FFF000UL
#define PMB_SCP10_OFFSET_CONTROL_2_SHIFT   12
#define PMB_SCP10_OFFSET_CONTROL_2_SIGNED  0

/* Register SCP_EARLY_GAIN_BYPASS (PMR_SCP10) */
#define PMB_SCP10_EARLY_GAIN_BYPASS     0x00A0
#define ABS_PMB_SCP10_EARLY_GAIN_BYPASS 0x0205E0A0UL

#define PMB_SCP10_EARLY_BYPASS_MASK     0x00800000UL
#define PMB_SCP10_EARLY_BYPASS_SHIFT    23
#define PMB_SCP10_EARLY_BYPASS_SIGNED   0

/* Register SCP_LATE_GAIN_BYPASS (PMR_SCP10) */
#define PMB_SCP10_LATE_GAIN_BYPASS     0x00A4
#define ABS_PMB_SCP10_LATE_GAIN_BYPASS 0x0205E0A4UL

#define PMB_SCP10_LATE_BYPASS_MASK     0x00800000UL
#define PMB_SCP10_LATE_BYPASS_SHIFT    23
#define PMB_SCP10_LATE_BYPASS_SIGNED   0

/* Register SCP_IQCORR_CONTROL (PMR_SCP10) */
#define PMB_SCP10_IQCORR_CONTROL       0x00B0
#define ABS_PMB_SCP10_IQCORR_CONTROL   0x0205E0B0UL

#define PMB_SCP10_IQCORR_ENABLE_MASK   0x00800000UL
#define PMB_SCP10_IQCORR_ENABLE_SHIFT  23
#define PMB_SCP10_IQCORR_ENABLE_SIGNED 0

/* Register SCP_IQCORR_STATUS (PMR_SCP10) */
#define PMB_SCP10_IQCORR_STATUS     0x00B4
#define ABS_PMB_SCP10_IQCORR_STATUS 0x0205E0B4UL

#define PMB_SCP10_IQCORR_OUT_MASK   0x001FFFFFUL
#define PMB_SCP10_IQCORR_OUT_SHIFT  0
#define PMB_SCP10_IQCORR_OUT_SIGNED 0

/* Register SCP_AGC_CLIP_CONTROL (PMR_SCP10) */
#define PMB_SCP10_AGC_CLIP_CONTROL     0x00C0
#define ABS_PMB_SCP10_AGC_CLIP_CONTROL 0x0205E0C0UL

#define PMB_SCP10_AGC_CLIP_MASK        0x0007FF00UL
#define PMB_SCP10_AGC_CLIP_SHIFT       8
#define PMB_SCP10_AGC_CLIP_SIGNED      0

/* Register SCP_AGC_THRESH_CONTROL (PMR_SCP10) */
#define PMB_SCP10_AGC_THRESH_CONTROL     0x00C4
#define ABS_PMB_SCP10_AGC_THRESH_CONTROL 0x0205E0C4UL

#define PMB_SCP10_AGC_THRESH_MASK        0x0007FF00UL
#define PMB_SCP10_AGC_THRESH_SHIFT       8
#define PMB_SCP10_AGC_THRESH_SIGNED      0

/* Register SCP_AGC_PERIOD (PMR_SCP10) */
#define PMB_SCP10_AGC_PERIOD        0x00C8
#define ABS_PMB_SCP10_AGC_PERIOD    0x0205E0C8UL

#define PMB_SCP10_AGC_PERIOD_MASK   0x00FFFFC0UL
#define PMB_SCP10_AGC_PERIOD_SHIFT  6
#define PMB_SCP10_AGC_PERIOD_SIGNED 0

/* Register SCP_AGC_SAMPLE_COUNTER (PMR_SCP10) */
#define PMB_SCP10_AGC_SAMPLE_COUNTER     0x00CC
#define ABS_PMB_SCP10_AGC_SAMPLE_COUNTER 0x0205E0CCUL

#define PMB_SCP10_AGC_COUNT_MASK         0x00FFFFC0UL
#define PMB_SCP10_AGC_COUNT_SHIFT        6
#define PMB_SCP10_AGC_COUNT_SIGNED       0

/* Register SCP_AGC_CLIP_COUNT_I (PMR_SCP10) */
#define PMB_SCP10_AGC_CLIP_COUNT_I     0x00D0
#define ABS_PMB_SCP10_AGC_CLIP_COUNT_I 0x0205E0D0UL

#define PMB_SCP10_CLIP_COUNT_I_MASK    0x00FFFFC0UL
#define PMB_SCP10_CLIP_COUNT_I_SHIFT   6
#define PMB_SCP10_CLIP_COUNT_I_SIGNED  0

/* Register SCP_AGC_THRESH_COUNT_I (PMR_SCP10) */
#define PMB_SCP10_AGC_THRESH_COUNT_I     0x00D4
#define ABS_PMB_SCP10_AGC_THRESH_COUNT_I 0x0205E0D4UL

#define PMB_SCP10_THRESH_COUNT_I_MASK    0x00FFFFC0UL
#define PMB_SCP10_THRESH_COUNT_I_SHIFT   6
#define PMB_SCP10_THRESH_COUNT_I_SIGNED  0

/* Register SCP_AGC_CLIP_COUNT_Q (PMR_SCP10) */
#define PMB_SCP10_AGC_CLIP_COUNT_Q     0x00D8
#define ABS_PMB_SCP10_AGC_CLIP_COUNT_Q 0x0205E0D8UL

#define PMB_SCP10_CLIP_COUNT_Q_MASK    0x00FFFFC0UL
#define PMB_SCP10_CLIP_COUNT_Q_SHIFT   6
#define PMB_SCP10_CLIP_COUNT_Q_SIGNED  0

/* Register SCP_AGC_THRESH_COUNT_Q (PMR_SCP10) */
#define PMB_SCP10_AGC_THRESH_COUNT_Q     0x00DC
#define ABS_PMB_SCP10_AGC_THRESH_COUNT_Q 0x0205E0DCUL

#define PMB_SCP10_THRESH_COUNT_Q_MASK    0x00FFFFC0UL
#define PMB_SCP10_THRESH_COUNT_Q_SHIFT   6
#define PMB_SCP10_THRESH_COUNT_Q_SIGNED  0

/* Register SCP_DC_MONITOR_I (PMR_SCP10) */
#define PMB_SCP10_DC_MONITOR_I        0x00E0
#define ABS_PMB_SCP10_DC_MONITOR_I    0x0205E0E0UL

#define PMB_SCP10_DC_MONITOR_I_MASK   0x00FFFFFFUL
#define PMB_SCP10_DC_MONITOR_I_SHIFT  0
#define PMB_SCP10_DC_MONITOR_I_SIGNED 0

/* Register SCP_DC_MONITOR_Q (PMR_SCP10) */
#define PMB_SCP10_DC_MONITOR_Q        0x00E4
#define ABS_PMB_SCP10_DC_MONITOR_Q    0x0205E0E4UL

#define PMB_SCP10_DC_MONITOR_Q_MASK   0x00FFFFFFUL
#define PMB_SCP10_DC_MONITOR_Q_SHIFT  0
#define PMB_SCP10_DC_MONITOR_Q_SIGNED 0

/* Register SCP_DC_BYPASS (PMR_SCP10) */
#define PMB_SCP10_DC_BYPASS        0x00E8
#define ABS_PMB_SCP10_DC_BYPASS    0x0205E0E8UL

#define PMB_SCP10_DC_BYPASS_MASK   0x00800000UL
#define PMB_SCP10_DC_BYPASS_SHIFT  23
#define PMB_SCP10_DC_BYPASS_SIGNED 0

/* Register SCP_DC_CONTROL (PMR_SCP10) */
#define PMB_SCP10_DC_CONTROL               0x00EC
#define ABS_PMB_SCP10_DC_CONTROL           0x0205E0ECUL

#define PMB_SCP10_DC_MONITOR_SOURCE_MASK   0x00000001UL
#define PMB_SCP10_DC_MONITOR_SOURCE_SHIFT  0
#define PMB_SCP10_DC_MONITOR_SOURCE_SIGNED 0

/* Register SCP_LO_BASE (PMR_SCP10) */
#define PMB_SCP10_LO_BASE        0x0100
#define ABS_PMB_SCP10_LO_BASE    0x0205E100UL

#define PMB_SCP10_LO_BASE_MASK   0x00E00000UL
#define PMB_SCP10_LO_BASE_SHIFT  21
#define PMB_SCP10_LO_BASE_SIGNED 0

/* Register SCP_LO_CONTROL (PMR_SCP10) */
#define PMB_SCP10_LO_CONTROL        0x0104
#define ABS_PMB_SCP10_LO_CONTROL    0x0205E104UL

#define PMB_SCP10_LO_CONTROL_MASK   0x00FFFFFFUL
#define PMB_SCP10_LO_CONTROL_SHIFT  0
#define PMB_SCP10_LO_CONTROL_SIGNED 0

/* Register SCP_MIXER_BYPASS (PMR_SCP10) */
#define PMB_SCP10_MIXER_BYPASS        0x010C
#define ABS_PMB_SCP10_MIXER_BYPASS    0x0205E10CUL

#define PMB_SCP10_MIXER_BYPASS_MASK   0x00800000UL
#define PMB_SCP10_MIXER_BYPASS_SHIFT  23
#define PMB_SCP10_MIXER_BYPASS_SIGNED 0

/* Register SCP_MIXER_CONTROL (PMR_SCP10) */
#define PMB_SCP10_MIXER_CONTROL         0x0110
#define ABS_PMB_SCP10_MIXER_CONTROL     0x0205E110UL

#define PMB_SCP10_MIXER_OUT_GAIN_MASK   0x00000001UL
#define PMB_SCP10_MIXER_OUT_GAIN_SHIFT  0
#define PMB_SCP10_MIXER_OUT_GAIN_SIGNED 0

/* Register SCP_RESAMPLING_FACTOR_BASE (PMR_SCP10) */
#define PMB_SCP10_RESAMPLING_FACTOR_BASE     0x0120
#define ABS_PMB_SCP10_RESAMPLING_FACTOR_BASE 0x0205E120UL

#define PMB_SCP10_RESAMP_BASE_MASK           0x00E00000UL
#define PMB_SCP10_RESAMP_BASE_SHIFT          21
#define PMB_SCP10_RESAMP_BASE_SIGNED         0

/* Register SCP_RESAMPLING_FACTOR_CONTROL (PMR_SCP10) */
#define PMB_SCP10_RESAMPLING_FACTOR_CONTROL     0x0124
#define ABS_PMB_SCP10_RESAMPLING_FACTOR_CONTROL 0x0205E124UL

#define PMB_SCP10_RESAMP_CONTROL_MASK           0x00FFFFFFUL
#define PMB_SCP10_RESAMP_CONTROL_SHIFT          0
#define PMB_SCP10_RESAMP_CONTROL_SIGNED         0

/* Register SCP_RESAMPLERCOEFF_0 (PMR_SCP10) */
#define PMB_SCP10_RESAMPLERCOEFF_0     0x0128
#define ABS_PMB_SCP10_RESAMPLERCOEFF_0 0x0205E128UL

#define PMB_SCP10_R1_R23_MASK          0x00000FFCUL
#define PMB_SCP10_R1_R23_SHIFT         2
#define PMB_SCP10_R1_R23_SIGNED        0

#define PMB_SCP10_R0_R24_MASK          0x00FFC000UL
#define PMB_SCP10_R0_R24_SHIFT         14
#define PMB_SCP10_R0_R24_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_1 (PMR_SCP10) */
#define PMB_SCP10_RESAMPLERCOEFF_1     0x012C
#define ABS_PMB_SCP10_RESAMPLERCOEFF_1 0x0205E12CUL

#define PMB_SCP10_R3_R21_MASK          0x00000FFCUL
#define PMB_SCP10_R3_R21_SHIFT         2
#define PMB_SCP10_R3_R21_SIGNED        0

#define PMB_SCP10_R2_R22_MASK          0x00FFC000UL
#define PMB_SCP10_R2_R22_SHIFT         14
#define PMB_SCP10_R2_R22_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_2 (PMR_SCP10) */
#define PMB_SCP10_RESAMPLERCOEFF_2     0x0130
#define ABS_PMB_SCP10_RESAMPLERCOEFF_2 0x0205E130UL

#define PMB_SCP10_R5_R19_MASK          0x00000FFCUL
#define PMB_SCP10_R5_R19_SHIFT         2
#define PMB_SCP10_R5_R19_SIGNED        0

#define PMB_SCP10_R4_R20_MASK          0x00FFC000UL
#define PMB_SCP10_R4_R20_SHIFT         14
#define PMB_SCP10_R4_R20_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_3 (PMR_SCP10) */
#define PMB_SCP10_RESAMPLERCOEFF_3     0x0134
#define ABS_PMB_SCP10_RESAMPLERCOEFF_3 0x0205E134UL

#define PMB_SCP10_R7_R17_MASK          0x00000FFCUL
#define PMB_SCP10_R7_R17_SHIFT         2
#define PMB_SCP10_R7_R17_SIGNED        0

#define PMB_SCP10_R6_R18_MASK          0x00FFC000UL
#define PMB_SCP10_R6_R18_SHIFT         14
#define PMB_SCP10_R6_R18_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_4 (PMR_SCP10) */
#define PMB_SCP10_RESAMPLERCOEFF_4     0x0138
#define ABS_PMB_SCP10_RESAMPLERCOEFF_4 0x0205E138UL

#define PMB_SCP10_R9_R15_MASK          0x00000FFCUL
#define PMB_SCP10_R9_R15_SHIFT         2
#define PMB_SCP10_R9_R15_SIGNED        0

#define PMB_SCP10_R8_R16_MASK          0x00FFC000UL
#define PMB_SCP10_R8_R16_SHIFT         14
#define PMB_SCP10_R8_R16_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_5 (PMR_SCP10) */
#define PMB_SCP10_RESAMPLERCOEFF_5     0x013C
#define ABS_PMB_SCP10_RESAMPLERCOEFF_5 0x0205E13CUL

#define PMB_SCP10_R11_R13_MASK         0x00000FFCUL
#define PMB_SCP10_R11_R13_SHIFT        2
#define PMB_SCP10_R11_R13_SIGNED       0

#define PMB_SCP10_R10_R14_MASK         0x00FFC000UL
#define PMB_SCP10_R10_R14_SHIFT        14
#define PMB_SCP10_R10_R14_SIGNED       0

/* Register SCP_RESAMPLERCOEFF_6 (PMR_SCP10) */
#define PMB_SCP10_RESAMPLERCOEFF_6     0x0140
#define ABS_PMB_SCP10_RESAMPLERCOEFF_6 0x0205E140UL

#define PMB_SCP10_R12_MASK             0x00FFC000UL
#define PMB_SCP10_R12_SHIFT            14
#define PMB_SCP10_R12_SIGNED           0

/* Register SCP_RESAMPLER_BYPASS (PMR_SCP10) */
#define PMB_SCP10_RESAMPLER_BYPASS     0x0144
#define ABS_PMB_SCP10_RESAMPLER_BYPASS 0x0205E144UL

#define PMB_SCP10_RESAMP_BYPASS_MASK   0x00800000UL
#define PMB_SCP10_RESAMP_BYPASS_SHIFT  23
#define PMB_SCP10_RESAMP_BYPASS_SIGNED 0

/* Register SCP_RESAMPLER_CONTROL (PMR_SCP10) */
#define PMB_SCP10_RESAMPLER_CONTROL      0x0148
#define ABS_PMB_SCP10_RESAMPLER_CONTROL  0x0205E148UL

#define PMB_SCP10_RESAMP_OUT_GAIN_MASK   0x00000003UL
#define PMB_SCP10_RESAMP_OUT_GAIN_SHIFT  0
#define PMB_SCP10_RESAMP_OUT_GAIN_SIGNED 0

/* Register SCP_SAMPLE_NUMBER (PMR_SCP10) */
#define PMB_SCP10_SAMPLE_NUMBER     0x0160
#define ABS_PMB_SCP10_SAMPLE_NUMBER 0x0205E160UL

#define PMB_SCP10_SAMPLE_NUM_MASK   0x0000FFFFUL
#define PMB_SCP10_SAMPLE_NUM_SHIFT  0
#define PMB_SCP10_SAMPLE_NUM_SIGNED 0

/* Register SCP_SYMBOL_NUMBER (PMR_SCP10) */
#define PMB_SCP10_SYMBOL_NUMBER     0x0164
#define ABS_PMB_SCP10_SYMBOL_NUMBER 0x0205E164UL

#define PMB_SCP10_SYMBOL_NUM_MASK   0x0000FFFFUL
#define PMB_SCP10_SYMBOL_NUM_SHIFT  0
#define PMB_SCP10_SYMBOL_NUM_SIGNED 0

/* Register SCP_SAMPLE_NUMBER_A (PMR_SCP10) */
#define PMB_SCP10_SAMPLE_NUMBER_A        0x0168
#define ABS_PMB_SCP10_SAMPLE_NUMBER_A    0x0205E168UL

#define PMB_SCP10_SAMPLE_NUMBER_A_MASK   0x0000FFFFUL
#define PMB_SCP10_SAMPLE_NUMBER_A_SHIFT  0
#define PMB_SCP10_SAMPLE_NUMBER_A_SIGNED 0

/* Register SCP_SYMBOL_NUMBER_A (PMR_SCP10) */
#define PMB_SCP10_SYMBOL_NUMBER_A        0x016C
#define ABS_PMB_SCP10_SYMBOL_NUMBER_A    0x0205E16CUL

#define PMB_SCP10_SYMBOL_NUMBER_A_MASK   0x0000FFFFUL
#define PMB_SCP10_SYMBOL_NUMBER_A_SHIFT  0
#define PMB_SCP10_SYMBOL_NUMBER_A_SIGNED 0

/* Register SCP_SAMPLE_NUMBER_B (PMR_SCP10) */
#define PMB_SCP10_SAMPLE_NUMBER_B        0x0170
#define ABS_PMB_SCP10_SAMPLE_NUMBER_B    0x0205E170UL

#define PMB_SCP10_SAMPLE_NUMBER_B_MASK   0x0000FFFFUL
#define PMB_SCP10_SAMPLE_NUMBER_B_SHIFT  0
#define PMB_SCP10_SAMPLE_NUMBER_B_SIGNED 0

/* Register SCP_SYMBOL_NUMBER_B (PMR_SCP10) */
#define PMB_SCP10_SYMBOL_NUMBER_B        0x0174
#define ABS_PMB_SCP10_SYMBOL_NUMBER_B    0x0205E174UL

#define PMB_SCP10_SYMBOL_NUMBER_B_MASK   0x0000FFFFUL
#define PMB_SCP10_SYMBOL_NUMBER_B_SHIFT  0
#define PMB_SCP10_SYMBOL_NUMBER_B_SIGNED 0

/* Register SCP_FRAME_COMPARE_CONTROL (PMR_SCP10) */
#define PMB_SCP10_FRAME_COMPARE_CONTROL     0x0178
#define ABS_PMB_SCP10_FRAME_COMPARE_CONTROL 0x0205E178UL

#define PMB_SCP10_NEW_SCP_POWER_MASK        0x0000C000UL
#define PMB_SCP10_NEW_SCP_POWER_SHIFT       14
#define PMB_SCP10_NEW_SCP_POWER_SIGNED      0

#define PMB_SCP10_NEW_ADC_POWER_MASK        0x00030000UL
#define PMB_SCP10_NEW_ADC_POWER_SHIFT       16
#define PMB_SCP10_NEW_ADC_POWER_SIGNED      0

#define PMB_SCP10_NEW_ACTIVE_FRAME_MASK     0x000C0000UL
#define PMB_SCP10_NEW_ACTIVE_FRAME_SHIFT    18
#define PMB_SCP10_NEW_ACTIVE_FRAME_SIGNED   0

/* Register SCP_FRAME_COMPARE_SYMBOL (PMR_SCP10) */
#define PMB_SCP10_FRAME_COMPARE_SYMBOL     0x017C
#define ABS_PMB_SCP10_FRAME_COMPARE_SYMBOL 0x0205E17CUL

#define PMB_SCP10_COMPARE_SYMBOL_A_MASK    0x00FFFF00UL
#define PMB_SCP10_COMPARE_SYMBOL_A_SHIFT   8
#define PMB_SCP10_COMPARE_SYMBOL_A_SIGNED  0

/* Register SCP_FRAME_COMPARE_SAMPLE (PMR_SCP10) */
#define PMB_SCP10_FRAME_COMPARE_SAMPLE     0x0180
#define ABS_PMB_SCP10_FRAME_COMPARE_SAMPLE 0x0205E180UL

#define PMB_SCP10_COMPARE_SAMPLE_A_MASK    0x00FFFF00UL
#define PMB_SCP10_COMPARE_SAMPLE_A_SHIFT   8
#define PMB_SCP10_COMPARE_SAMPLE_A_SIGNED  0

/* Register SCP_SYM_SAMPLE (PMR_SCP10) */
#define PMB_SCP10_SYM_SAMPLE        0x0184
#define ABS_PMB_SCP10_SYM_SAMPLE    0x0205E184UL

#define PMB_SCP10_SYM_SAMPLE_MASK   0x0000FFFFUL
#define PMB_SCP10_SYM_SAMPLE_SHIFT  0
#define PMB_SCP10_SYM_SAMPLE_SIGNED 0

/* Register SCP_SYM_FIFO_OUT (PMR_SCP10) */
#define PMB_SCP10_SYM_FIFO_OUT        0x0188
#define ABS_PMB_SCP10_SYM_FIFO_OUT    0x0205E188UL

#define PMB_SCP10_SYM_FIFO_OUT_MASK   0x0000FFFFUL
#define PMB_SCP10_SYM_FIFO_OUT_SHIFT  0
#define PMB_SCP10_SYM_FIFO_OUT_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_A (PMR_SCP10) */
#define PMB_SCP10_SYMBOL_PERIOD_A        0x01A0
#define ABS_PMB_SCP10_SYMBOL_PERIOD_A    0x0205E1A0UL

#define PMB_SCP10_SYMBOL_PERIOD_A_MASK   0x00FFFF00UL
#define PMB_SCP10_SYMBOL_PERIOD_A_SHIFT  8
#define PMB_SCP10_SYMBOL_PERIOD_A_SIGNED 0

/* Register SCP_FRAME_SYMS_A (PMR_SCP10) */
#define PMB_SCP10_FRAME_SYMS_A        0x01A4
#define ABS_PMB_SCP10_FRAME_SYMS_A    0x0205E1A4UL

#define PMB_SCP10_FRAME_SYMS_A_MASK   0x00FFFF00UL
#define PMB_SCP10_FRAME_SYMS_A_SHIFT  8
#define PMB_SCP10_FRAME_SYMS_A_SIGNED 0

/* Register SCP_FINAL_PERIOD_A (PMR_SCP10) */
#define PMB_SCP10_FINAL_PERIOD_A        0x01A8
#define ABS_PMB_SCP10_FINAL_PERIOD_A    0x0205E1A8UL

#define PMB_SCP10_FINAL_PERIOD_A_MASK   0x00FFFF00UL
#define PMB_SCP10_FINAL_PERIOD_A_SHIFT  8
#define PMB_SCP10_FINAL_PERIOD_A_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_ADJUST_A (PMR_SCP10) */
#define PMB_SCP10_SYMBOL_PERIOD_ADJUST_A        0x01AC
#define ABS_PMB_SCP10_SYMBOL_PERIOD_ADJUST_A    0x0205E1ACUL

#define PMB_SCP10_SYMBOL_PERIOD_ADJUST_A_MASK   0x00FFFF00UL
#define PMB_SCP10_SYMBOL_PERIOD_ADJUST_A_SHIFT  8
#define PMB_SCP10_SYMBOL_PERIOD_ADJUST_A_SIGNED 0

/* Register SCP_FRAME_SYMS_ADJUST_A (PMR_SCP10) */
#define PMB_SCP10_FRAME_SYMS_ADJUST_A        0x01B0
#define ABS_PMB_SCP10_FRAME_SYMS_ADJUST_A    0x0205E1B0UL

#define PMB_SCP10_FRAME_SYMS_ADJUST_A_MASK   0x00FFFF00UL
#define PMB_SCP10_FRAME_SYMS_ADJUST_A_SHIFT  8
#define PMB_SCP10_FRAME_SYMS_ADJUST_A_SIGNED 0

/* Register SCP_FINAL_PERIOD_ADJUST_A (PMR_SCP10) */
#define PMB_SCP10_FINAL_PERIOD_ADJUST_A        0x01B4
#define ABS_PMB_SCP10_FINAL_PERIOD_ADJUST_A    0x0205E1B4UL

#define PMB_SCP10_FINAL_PERIOD_ADJUST_A_MASK   0x00FFFF00UL
#define PMB_SCP10_FINAL_PERIOD_ADJUST_A_SHIFT  8
#define PMB_SCP10_FINAL_PERIOD_ADJUST_A_SIGNED 0

/* Register SCP_APPLY_PARAMETERS_A (PMR_SCP10) */
#define PMB_SCP10_APPLY_PARAMETERS_A        0x01B8
#define ABS_PMB_SCP10_APPLY_PARAMETERS_A    0x0205E1B8UL

#define PMB_SCP10_APPLY_PARAMETERS_A_MASK   0x00FFFF00UL
#define PMB_SCP10_APPLY_PARAMETERS_A_SHIFT  8
#define PMB_SCP10_APPLY_PARAMETERS_A_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_B (PMR_SCP10) */
#define PMB_SCP10_SYMBOL_PERIOD_B        0x01E0
#define ABS_PMB_SCP10_SYMBOL_PERIOD_B    0x0205E1E0UL

#define PMB_SCP10_SYMBOL_PERIOD_B_MASK   0x00FFFF00UL
#define PMB_SCP10_SYMBOL_PERIOD_B_SHIFT  8
#define PMB_SCP10_SYMBOL_PERIOD_B_SIGNED 0

/* Register SCP_FRAME_SYMS_B (PMR_SCP10) */
#define PMB_SCP10_FRAME_SYMS_B        0x01E4
#define ABS_PMB_SCP10_FRAME_SYMS_B    0x0205E1E4UL

#define PMB_SCP10_FRAME_SYMS_B_MASK   0x00FFFF00UL
#define PMB_SCP10_FRAME_SYMS_B_SHIFT  8
#define PMB_SCP10_FRAME_SYMS_B_SIGNED 0

/* Register SCP_FINAL_PERIOD_B (PMR_SCP10) */
#define PMB_SCP10_FINAL_PERIOD_B        0x01E8
#define ABS_PMB_SCP10_FINAL_PERIOD_B    0x0205E1E8UL

#define PMB_SCP10_FINAL_PERIOD_B_MASK   0x00FFFF00UL
#define PMB_SCP10_FINAL_PERIOD_B_SHIFT  8
#define PMB_SCP10_FINAL_PERIOD_B_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_ADJUST_B (PMR_SCP10) */
#define PMB_SCP10_SYMBOL_PERIOD_ADJUST_B        0x01EC
#define ABS_PMB_SCP10_SYMBOL_PERIOD_ADJUST_B    0x0205E1ECUL

#define PMB_SCP10_SYMBOL_PERIOD_ADJUST_B_MASK   0x00FFFF00UL
#define PMB_SCP10_SYMBOL_PERIOD_ADJUST_B_SHIFT  8
#define PMB_SCP10_SYMBOL_PERIOD_ADJUST_B_SIGNED 0

/* Register SCP_FRAME_SYMS_ADJUST_B (PMR_SCP10) */
#define PMB_SCP10_FRAME_SYMS_ADJUST_B        0x01F0
#define ABS_PMB_SCP10_FRAME_SYMS_ADJUST_B    0x0205E1F0UL

#define PMB_SCP10_FRAME_SYMS_ADJUST_B_MASK   0x00FFFF00UL
#define PMB_SCP10_FRAME_SYMS_ADJUST_B_SHIFT  8
#define PMB_SCP10_FRAME_SYMS_ADJUST_B_SIGNED 0

/* Register SCP_FINAL_PERIOD_ADJUST_B (PMR_SCP10) */
#define PMB_SCP10_FINAL_PERIOD_ADJUST_B        0x01F4
#define ABS_PMB_SCP10_FINAL_PERIOD_ADJUST_B    0x0205E1F4UL

#define PMB_SCP10_FINAL_PERIOD_ADJUST_B_MASK   0x00FFFF00UL
#define PMB_SCP10_FINAL_PERIOD_ADJUST_B_SHIFT  8
#define PMB_SCP10_FINAL_PERIOD_ADJUST_B_SIGNED 0

/* Register SCP_APPLY_PARAMETERS_B (PMR_SCP10) */
#define PMB_SCP10_APPLY_PARAMETERS_B        0x01F8
#define ABS_PMB_SCP10_APPLY_PARAMETERS_B    0x0205E1F8UL

#define PMB_SCP10_APPLY_PARAMETERS_B_MASK   0x00FFFF00UL
#define PMB_SCP10_APPLY_PARAMETERS_B_SHIFT  8
#define PMB_SCP10_APPLY_PARAMETERS_B_SIGNED 0

/* Register SCP_COEFF_0 (PMR_SCP10) */
#define PMB_SCP10_COEFF_0     0x0220
#define ABS_PMB_SCP10_COEFF_0 0x0205E220UL

#define PMB_SCP10_A1_MASK     0x00000FFCUL
#define PMB_SCP10_A1_SHIFT    2
#define PMB_SCP10_A1_SIGNED   0

#define PMB_SCP10_A0_MASK     0x00FFC000UL
#define PMB_SCP10_A0_SHIFT    14
#define PMB_SCP10_A0_SIGNED   0

/* Register SCP_COEFF_1 (PMR_SCP10) */
#define PMB_SCP10_COEFF_1     0x0224
#define ABS_PMB_SCP10_COEFF_1 0x0205E224UL

#define PMB_SCP10_A3_MASK     0x00000FFCUL
#define PMB_SCP10_A3_SHIFT    2
#define PMB_SCP10_A3_SIGNED   0

#define PMB_SCP10_A2_MASK     0x00FFC000UL
#define PMB_SCP10_A2_SHIFT    14
#define PMB_SCP10_A2_SIGNED   0

/* Register SCP_COEFF_2 (PMR_SCP10) */
#define PMB_SCP10_COEFF_2     0x0228
#define ABS_PMB_SCP10_COEFF_2 0x0205E228UL

#define PMB_SCP10_A5_MASK     0x00000FFCUL
#define PMB_SCP10_A5_SHIFT    2
#define PMB_SCP10_A5_SIGNED   0

#define PMB_SCP10_A4_MASK     0x00FFC000UL
#define PMB_SCP10_A4_SHIFT    14
#define PMB_SCP10_A4_SIGNED   0

/* Register SCP_COEFF_3 (PMR_SCP10) */
#define PMB_SCP10_COEFF_3     0x022C
#define ABS_PMB_SCP10_COEFF_3 0x0205E22CUL

#define PMB_SCP10_A7_MASK     0x00000FFCUL
#define PMB_SCP10_A7_SHIFT    2
#define PMB_SCP10_A7_SIGNED   0

#define PMB_SCP10_A6_MASK     0x00FFC000UL
#define PMB_SCP10_A6_SHIFT    14
#define PMB_SCP10_A6_SIGNED   0

/* Register SCP_COEFF_4 (PMR_SCP10) */
#define PMB_SCP10_COEFF_4     0x0230
#define ABS_PMB_SCP10_COEFF_4 0x0205E230UL

#define PMB_SCP10_A9_MASK     0x00000FFCUL
#define PMB_SCP10_A9_SHIFT    2
#define PMB_SCP10_A9_SIGNED   0

#define PMB_SCP10_A8_MASK     0x00FFC000UL
#define PMB_SCP10_A8_SHIFT    14
#define PMB_SCP10_A8_SIGNED   0

/* Register SCP_COEFF_5 (PMR_SCP10) */
#define PMB_SCP10_COEFF_5     0x0234
#define ABS_PMB_SCP10_COEFF_5 0x0205E234UL

#define PMB_SCP10_A11_MASK    0x00000FFCUL
#define PMB_SCP10_A11_SHIFT   2
#define PMB_SCP10_A11_SIGNED  0

#define PMB_SCP10_A10_MASK    0x00FFC000UL
#define PMB_SCP10_A10_SHIFT   14
#define PMB_SCP10_A10_SIGNED  0

/* Register SCP_FIR_BYPASS (PMR_SCP10) */
#define PMB_SCP10_FIR_BYPASS        0x0238
#define ABS_PMB_SCP10_FIR_BYPASS    0x0205E238UL

#define PMB_SCP10_FIR_BYPASS_MASK   0x00800000UL
#define PMB_SCP10_FIR_BYPASS_SHIFT  23
#define PMB_SCP10_FIR_BYPASS_SIGNED 0

/* Register SCP_FIR_CONTROL (PMR_SCP10) */
#define PMB_SCP10_FIR_CONTROL         0x023C
#define ABS_PMB_SCP10_FIR_CONTROL     0x0205E23CUL

#define PMB_SCP10_FIR_OUT_GAIN_MASK   0x00000007UL
#define PMB_SCP10_FIR_OUT_GAIN_SHIFT  0
#define PMB_SCP10_FIR_OUT_GAIN_SIGNED 0

/* Register SCP_NOTCH_0 (PMR_SCP10) */
#define PMB_SCP10_NOTCH_0              0x0240
#define ABS_PMB_SCP10_NOTCH_0          0x0205E240UL

#define PMB_SCP10_NOTCH0_ENABLE_MASK   0x00000001UL
#define PMB_SCP10_NOTCH0_ENABLE_SHIFT  0
#define PMB_SCP10_NOTCH0_ENABLE_SIGNED 0

#define PMB_SCP10_NOTCH0_L_MASK        0x0000000EUL
#define PMB_SCP10_NOTCH0_L_SHIFT       1
#define PMB_SCP10_NOTCH0_L_SIGNED      0

#define PMB_SCP10_NOTCH0_S_MASK        0x000000F0UL
#define PMB_SCP10_NOTCH0_S_SHIFT       4
#define PMB_SCP10_NOTCH0_S_SIGNED      0

#define PMB_SCP10_NOTCH0_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP10_NOTCH0_FREQ_SHIFT    8
#define PMB_SCP10_NOTCH0_FREQ_SIGNED   0

/* Register SCP_NOTCH_1 (PMR_SCP10) */
#define PMB_SCP10_NOTCH_1              0x0244
#define ABS_PMB_SCP10_NOTCH_1          0x0205E244UL

#define PMB_SCP10_NOTCH1_ENABLE_MASK   0x00000001UL
#define PMB_SCP10_NOTCH1_ENABLE_SHIFT  0
#define PMB_SCP10_NOTCH1_ENABLE_SIGNED 0

#define PMB_SCP10_NOTCH1_L_MASK        0x0000000EUL
#define PMB_SCP10_NOTCH1_L_SHIFT       1
#define PMB_SCP10_NOTCH1_L_SIGNED      0

#define PMB_SCP10_NOTCH1_S_MASK        0x000000F0UL
#define PMB_SCP10_NOTCH1_S_SHIFT       4
#define PMB_SCP10_NOTCH1_S_SIGNED      0

#define PMB_SCP10_NOTCH1_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP10_NOTCH1_FREQ_SHIFT    8
#define PMB_SCP10_NOTCH1_FREQ_SIGNED   0

/* Register SCP_NOTCH_2 (PMR_SCP10) */
#define PMB_SCP10_NOTCH_2              0x0248
#define ABS_PMB_SCP10_NOTCH_2          0x0205E248UL

#define PMB_SCP10_NOTCH2_ENABLE_MASK   0x00000001UL
#define PMB_SCP10_NOTCH2_ENABLE_SHIFT  0
#define PMB_SCP10_NOTCH2_ENABLE_SIGNED 0

#define PMB_SCP10_NOTCH2_L_MASK        0x0000000EUL
#define PMB_SCP10_NOTCH2_L_SHIFT       1
#define PMB_SCP10_NOTCH2_L_SIGNED      0

#define PMB_SCP10_NOTCH2_S_MASK        0x000000F0UL
#define PMB_SCP10_NOTCH2_S_SHIFT       4
#define PMB_SCP10_NOTCH2_S_SIGNED      0

#define PMB_SCP10_NOTCH2_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP10_NOTCH2_FREQ_SHIFT    8
#define PMB_SCP10_NOTCH2_FREQ_SIGNED   0

/* Register SCP_NOTCH_3 (PMR_SCP10) */
#define PMB_SCP10_NOTCH_3              0x024C
#define ABS_PMB_SCP10_NOTCH_3          0x0205E24CUL

#define PMB_SCP10_NOTCH3_ENABLE_MASK   0x00000001UL
#define PMB_SCP10_NOTCH3_ENABLE_SHIFT  0
#define PMB_SCP10_NOTCH3_ENABLE_SIGNED 0

#define PMB_SCP10_NOTCH3_L_MASK        0x0000000EUL
#define PMB_SCP10_NOTCH3_L_SHIFT       1
#define PMB_SCP10_NOTCH3_L_SIGNED      0

#define PMB_SCP10_NOTCH3_S_MASK        0x000000F0UL
#define PMB_SCP10_NOTCH3_S_SHIFT       4
#define PMB_SCP10_NOTCH3_S_SIGNED      0

#define PMB_SCP10_NOTCH3_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP10_NOTCH3_FREQ_SHIFT    8
#define PMB_SCP10_NOTCH3_FREQ_SIGNED   0

/* Register SCP_NOTCH_4 (PMR_SCP10) */
#define PMB_SCP10_NOTCH_4              0x0250
#define ABS_PMB_SCP10_NOTCH_4          0x0205E250UL

#define PMB_SCP10_NOTCH4_ENABLE_MASK   0x00000001UL
#define PMB_SCP10_NOTCH4_ENABLE_SHIFT  0
#define PMB_SCP10_NOTCH4_ENABLE_SIGNED 0

#define PMB_SCP10_NOTCH4_L_MASK        0x0000000EUL
#define PMB_SCP10_NOTCH4_L_SHIFT       1
#define PMB_SCP10_NOTCH4_L_SIGNED      0

#define PMB_SCP10_NOTCH4_S_MASK        0x000000F0UL
#define PMB_SCP10_NOTCH4_S_SHIFT       4
#define PMB_SCP10_NOTCH4_S_SIGNED      0

#define PMB_SCP10_NOTCH4_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP10_NOTCH4_FREQ_SHIFT    8
#define PMB_SCP10_NOTCH4_FREQ_SIGNED   0

/* Register SCP_NOTCHENERGY_0_I (PMR_SCP10) */
#define PMB_SCP10_NOTCHENERGY_0_I     0x0254
#define ABS_PMB_SCP10_NOTCHENERGY_0_I 0x0205E254UL

#define PMB_SCP10_I_ENERGY_0_MASK     0x00FFFF00UL
#define PMB_SCP10_I_ENERGY_0_SHIFT    8
#define PMB_SCP10_I_ENERGY_0_SIGNED   0

/* Register SCP_NOTCHENERGY_0_Q (PMR_SCP10) */
#define PMB_SCP10_NOTCHENERGY_0_Q     0x0258
#define ABS_PMB_SCP10_NOTCHENERGY_0_Q 0x0205E258UL

#define PMB_SCP10_Q_ENERGY_0_MASK     0x00FFFF00UL
#define PMB_SCP10_Q_ENERGY_0_SHIFT    8
#define PMB_SCP10_Q_ENERGY_0_SIGNED   0

/* Register SCP_NOTCHENERGY_1_I (PMR_SCP10) */
#define PMB_SCP10_NOTCHENERGY_1_I     0x025C
#define ABS_PMB_SCP10_NOTCHENERGY_1_I 0x0205E25CUL

#define PMB_SCP10_I_ENERGY_1_MASK     0x00FFFF00UL
#define PMB_SCP10_I_ENERGY_1_SHIFT    8
#define PMB_SCP10_I_ENERGY_1_SIGNED   0

/* Register SCP_NOTCHENERGY_1_Q (PMR_SCP10) */
#define PMB_SCP10_NOTCHENERGY_1_Q     0x0260
#define ABS_PMB_SCP10_NOTCHENERGY_1_Q 0x0205E260UL

#define PMB_SCP10_Q_ENERGY_1_MASK     0x00FFFF00UL
#define PMB_SCP10_Q_ENERGY_1_SHIFT    8
#define PMB_SCP10_Q_ENERGY_1_SIGNED   0

/* Register SCP_NOTCHENERGY_2_I (PMR_SCP10) */
#define PMB_SCP10_NOTCHENERGY_2_I     0x0264
#define ABS_PMB_SCP10_NOTCHENERGY_2_I 0x0205E264UL

#define PMB_SCP10_I_ENERGY_2_MASK     0x00FFFF00UL
#define PMB_SCP10_I_ENERGY_2_SHIFT    8
#define PMB_SCP10_I_ENERGY_2_SIGNED   0

/* Register SCP_NOTCHENERGY_2_Q (PMR_SCP10) */
#define PMB_SCP10_NOTCHENERGY_2_Q     0x0268
#define ABS_PMB_SCP10_NOTCHENERGY_2_Q 0x0205E268UL

#define PMB_SCP10_Q_ENERGY_2_MASK     0x00FFFF00UL
#define PMB_SCP10_Q_ENERGY_2_SHIFT    8
#define PMB_SCP10_Q_ENERGY_2_SIGNED   0

/* Register SCP_NOTCHENERGY_3_I (PMR_SCP10) */
#define PMB_SCP10_NOTCHENERGY_3_I     0x026C
#define ABS_PMB_SCP10_NOTCHENERGY_3_I 0x0205E26CUL

#define PMB_SCP10_I_ENERGY_3_MASK     0x00FFFF00UL
#define PMB_SCP10_I_ENERGY_3_SHIFT    8
#define PMB_SCP10_I_ENERGY_3_SIGNED   0

/* Register SCP_NOTCHENERGY_3_Q (PMR_SCP10) */
#define PMB_SCP10_NOTCHENERGY_3_Q     0x0270
#define ABS_PMB_SCP10_NOTCHENERGY_3_Q 0x0205E270UL

#define PMB_SCP10_Q_ENERGY_3_MASK     0x00FFFF00UL
#define PMB_SCP10_Q_ENERGY_3_SHIFT    8
#define PMB_SCP10_Q_ENERGY_3_SIGNED   0

/* Register SCP_NOTCHENERGY_4_I (PMR_SCP10) */
#define PMB_SCP10_NOTCHENERGY_4_I     0x0274
#define ABS_PMB_SCP10_NOTCHENERGY_4_I 0x0205E274UL

#define PMB_SCP10_I_ENERGY_4_MASK     0x00FFFF00UL
#define PMB_SCP10_I_ENERGY_4_SHIFT    8
#define PMB_SCP10_I_ENERGY_4_SIGNED   0

/* Register SCP_NOTCHENERGY_4_Q (PMR_SCP10) */
#define PMB_SCP10_NOTCHENERGY_4_Q     0x0278
#define ABS_PMB_SCP10_NOTCHENERGY_4_Q 0x0205E278UL

#define PMB_SCP10_Q_ENERGY_4_MASK     0x00FFFF00UL
#define PMB_SCP10_Q_ENERGY_4_SHIFT    8
#define PMB_SCP10_Q_ENERGY_4_SIGNED   0

/* Register SCP_NOTCH_BYPASS (PMR_SCP10) */
#define PMB_SCP10_NOTCH_BYPASS        0x027C
#define ABS_PMB_SCP10_NOTCH_BYPASS    0x0205E27CUL

#define PMB_SCP10_NOTCH_ACCUM_MASK    0x00400000UL
#define PMB_SCP10_NOTCH_ACCUM_SHIFT   22
#define PMB_SCP10_NOTCH_ACCUM_SIGNED  0

#define PMB_SCP10_NOTCH_BYPASS_MASK   0x00800000UL
#define PMB_SCP10_NOTCH_BYPASS_SHIFT  23
#define PMB_SCP10_NOTCH_BYPASS_SIGNED 0

/* Register SCP_IMPULSE_NOISE_CONTROL (PMR_SCP10) */
#define PMB_SCP10_IMPULSE_NOISE_CONTROL      0x0280
#define ABS_PMB_SCP10_IMPULSE_NOISE_CONTROL  0x0205E280UL

#define PMB_SCP10_NOISE_FILTER_ENABLE_MASK   0x00800000UL
#define PMB_SCP10_NOISE_FILTER_ENABLE_SHIFT  23
#define PMB_SCP10_NOISE_FILTER_ENABLE_SIGNED 0

/* Register SCP_IMPULSE_NOISE_BURST_COUNT (PMR_SCP10) */
#define PMB_SCP10_IMPULSE_NOISE_BURST_COUNT     0x0284
#define ABS_PMB_SCP10_IMPULSE_NOISE_BURST_COUNT 0x0205E284UL

#define PMB_SCP10_NOISE_BURST_COUNT_MASK        0x0000FF00UL
#define PMB_SCP10_NOISE_BURST_COUNT_SHIFT       8
#define PMB_SCP10_NOISE_BURST_COUNT_SIGNED      0

/* Register SCP_IMPULSE_NOISE_SAMPLE_COUNT (PMR_SCP10) */
#define PMB_SCP10_IMPULSE_NOISE_SAMPLE_COUNT     0x0288
#define ABS_PMB_SCP10_IMPULSE_NOISE_SAMPLE_COUNT 0x0205E288UL

#define PMB_SCP10_NOISE_SAMPLE_COUNT_MASK        0x0000FF00UL
#define PMB_SCP10_NOISE_SAMPLE_COUNT_SHIFT       8
#define PMB_SCP10_NOISE_SAMPLE_COUNT_SIGNED      0

/* Register SCP_IMPULSE_NOISE_ENERGY (PMR_SCP10) */
#define PMB_SCP10_IMPULSE_NOISE_ENERGY     0x028C
#define ABS_PMB_SCP10_IMPULSE_NOISE_ENERGY 0x0205E28CUL

#define PMB_SCP10_NOISE_ENERGY_MASK        0x00FFFF00UL
#define PMB_SCP10_NOISE_ENERGY_SHIFT       8
#define PMB_SCP10_NOISE_ENERGY_SIGNED      0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_1 (PMR_SCP10) */
#define PMB_SCP10_IMPULSE_NOISE_THRESHOLD_1     0x0290
#define ABS_PMB_SCP10_IMPULSE_NOISE_THRESHOLD_1 0x0205E290UL

#define PMB_SCP10_T1_MASK                       0x000000FFUL
#define PMB_SCP10_T1_SHIFT                      0
#define PMB_SCP10_T1_SIGNED                     0

#define PMB_SCP10_T2_MASK                       0x0000FF00UL
#define PMB_SCP10_T2_SHIFT                      8
#define PMB_SCP10_T2_SIGNED                     0

#define PMB_SCP10_T3_MASK                       0x00FF0000UL
#define PMB_SCP10_T3_SHIFT                      16
#define PMB_SCP10_T3_SIGNED                     0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_2 (PMR_SCP10) */
#define PMB_SCP10_IMPULSE_NOISE_THRESHOLD_2     0x0294
#define ABS_PMB_SCP10_IMPULSE_NOISE_THRESHOLD_2 0x0205E294UL

#define PMB_SCP10_T4_MASK                       0x000000FFUL
#define PMB_SCP10_T4_SHIFT                      0
#define PMB_SCP10_T4_SIGNED                     0

#define PMB_SCP10_T5_MASK                       0x0000FF00UL
#define PMB_SCP10_T5_SHIFT                      8
#define PMB_SCP10_T5_SIGNED                     0

#define PMB_SCP10_T6_MASK                       0x00FF0000UL
#define PMB_SCP10_T6_SHIFT                      16
#define PMB_SCP10_T6_SIGNED                     0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_3 (PMR_SCP10) */
#define PMB_SCP10_IMPULSE_NOISE_THRESHOLD_3     0x0298
#define ABS_PMB_SCP10_IMPULSE_NOISE_THRESHOLD_3 0x0205E298UL

#define PMB_SCP10_T7_MASK                       0x000000FFUL
#define PMB_SCP10_T7_SHIFT                      0
#define PMB_SCP10_T7_SIGNED                     0

#define PMB_SCP10_T8_MASK                       0x0000FF00UL
#define PMB_SCP10_T8_SHIFT                      8
#define PMB_SCP10_T8_SIGNED                     0

#define PMB_SCP10_T9_MASK                       0x00FF0000UL
#define PMB_SCP10_T9_SHIFT                      16
#define PMB_SCP10_T9_SIGNED                     0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_4 (PMR_SCP10) */
#define PMB_SCP10_IMPULSE_NOISE_THRESHOLD_4     0x029C
#define ABS_PMB_SCP10_IMPULSE_NOISE_THRESHOLD_4 0x0205E29CUL

#define PMB_SCP10_T10_MASK                      0x000000FFUL
#define PMB_SCP10_T10_SHIFT                     0
#define PMB_SCP10_T10_SIGNED                    0

#define PMB_SCP10_T11_MASK                      0x0000FF00UL
#define PMB_SCP10_T11_SHIFT                     8
#define PMB_SCP10_T11_SIGNED                    0

#define PMB_SCP10_T12_MASK                      0x00FF0000UL
#define PMB_SCP10_T12_SHIFT                     16
#define PMB_SCP10_T12_SIGNED                    0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_5 (PMR_SCP10) */
#define PMB_SCP10_IMPULSE_NOISE_THRESHOLD_5     0x02A0
#define ABS_PMB_SCP10_IMPULSE_NOISE_THRESHOLD_5 0x0205E2A0UL

#define PMB_SCP10_T13_MASK                      0x000000FFUL
#define PMB_SCP10_T13_SHIFT                     0
#define PMB_SCP10_T13_SIGNED                    0

#define PMB_SCP10_T14_MASK                      0x0000FF00UL
#define PMB_SCP10_T14_SHIFT                     8
#define PMB_SCP10_T14_SIGNED                    0

#define PMB_SCP10_T15_MASK                      0x00FF0000UL
#define PMB_SCP10_T15_SHIFT                     16
#define PMB_SCP10_T15_SIGNED                    0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_6 (PMR_SCP10) */
#define PMB_SCP10_IMPULSE_NOISE_THRESHOLD_6     0x02A4
#define ABS_PMB_SCP10_IMPULSE_NOISE_THRESHOLD_6 0x0205E2A4UL

#define PMB_SCP10_T16_MASK                      0x00FF0000UL
#define PMB_SCP10_T16_SHIFT                     16
#define PMB_SCP10_T16_SIGNED                    0

/* Register SCP_IMPULSE_FILTER_BYPASS (PMR_SCP10) */
#define PMB_SCP10_IMPULSE_FILTER_BYPASS     0x02A8
#define ABS_PMB_SCP10_IMPULSE_FILTER_BYPASS 0x0205E2A8UL

#define PMB_SCP10_IMP_BYPASS_MASK           0x00800000UL
#define PMB_SCP10_IMP_BYPASS_SHIFT          23
#define PMB_SCP10_IMP_BYPASS_SIGNED         0

/* Register SCP_HSYNC_OUT_START (PMR_SCP10) */
#define PMB_SCP10_HSYNC_OUT_START        0x02C0
#define ABS_PMB_SCP10_HSYNC_OUT_START    0x0205E2C0UL

#define PMB_SCP10_HSYNC_OUT_START_MASK   0x00FFFF00UL
#define PMB_SCP10_HSYNC_OUT_START_SHIFT  8
#define PMB_SCP10_HSYNC_OUT_START_SIGNED 0

/* Register SCP_HSYNC_OUT_END (PMR_SCP10) */
#define PMB_SCP10_HSYNC_OUT_END        0x02C4
#define ABS_PMB_SCP10_HSYNC_OUT_END    0x0205E2C4UL

#define PMB_SCP10_HSYNC_OUT_END_MASK   0x00FFFF00UL
#define PMB_SCP10_HSYNC_OUT_END_SHIFT  8
#define PMB_SCP10_HSYNC_OUT_END_SIGNED 0

/* Register SCP_HSYNC_OUT_POLARITY (PMR_SCP10) */
#define PMB_SCP10_HSYNC_OUT_POLARITY        0x02C8
#define ABS_PMB_SCP10_HSYNC_OUT_POLARITY    0x0205E2C8UL

#define PMB_SCP10_HSYNC_OUT_POLARITY_MASK   0x00800000UL
#define PMB_SCP10_HSYNC_OUT_POLARITY_SHIFT  23
#define PMB_SCP10_HSYNC_OUT_POLARITY_SIGNED 0

/* Register SCP_VSYNC_OUT_SYMBOL_START (PMR_SCP10) */
#define PMB_SCP10_VSYNC_OUT_SYMBOL_START        0x02CC
#define ABS_PMB_SCP10_VSYNC_OUT_SYMBOL_START    0x0205E2CCUL

#define PMB_SCP10_VSYNC_OUT_SYMBOL_START_MASK   0x00FFFF00UL
#define PMB_SCP10_VSYNC_OUT_SYMBOL_START_SHIFT  8
#define PMB_SCP10_VSYNC_OUT_SYMBOL_START_SIGNED 0

/* Register SCP_VSYNC_OUT_SAMPLE_START (PMR_SCP10) */
#define PMB_SCP10_VSYNC_OUT_SAMPLE_START        0x02D0
#define ABS_PMB_SCP10_VSYNC_OUT_SAMPLE_START    0x0205E2D0UL

#define PMB_SCP10_VSYNC_OUT_SAMPLE_START_MASK   0x00FFFF00UL
#define PMB_SCP10_VSYNC_OUT_SAMPLE_START_SHIFT  8
#define PMB_SCP10_VSYNC_OUT_SAMPLE_START_SIGNED 0

/* Register SCP_VSYNC_OUT_SYMBOL_END (PMR_SCP10) */
#define PMB_SCP10_VSYNC_OUT_SYMBOL_END        0x02D4
#define ABS_PMB_SCP10_VSYNC_OUT_SYMBOL_END    0x0205E2D4UL

#define PMB_SCP10_VSYNC_OUT_SYMBOL_END_MASK   0x00FFFF00UL
#define PMB_SCP10_VSYNC_OUT_SYMBOL_END_SHIFT  8
#define PMB_SCP10_VSYNC_OUT_SYMBOL_END_SIGNED 0

/* Register SCP_VSYNC_OUT_SAMPLE_END (PMR_SCP10) */
#define PMB_SCP10_VSYNC_OUT_SAMPLE_END        0x02D8
#define ABS_PMB_SCP10_VSYNC_OUT_SAMPLE_END    0x0205E2D8UL

#define PMB_SCP10_VSYNC_OUT_SAMPLE_END_MASK   0x00FFFF00UL
#define PMB_SCP10_VSYNC_OUT_SAMPLE_END_SHIFT  8
#define PMB_SCP10_VSYNC_OUT_SAMPLE_END_SIGNED 0

/* Register SCP_VSYNC_OUT_POLARITY (PMR_SCP10) */
#define PMB_SCP10_VSYNC_OUT_POLARITY        0x02DC
#define ABS_PMB_SCP10_VSYNC_OUT_POLARITY    0x0205E2DCUL

#define PMB_SCP10_VSYNC_OUT_POLARITY_MASK   0x00800000UL
#define PMB_SCP10_VSYNC_OUT_POLARITY_SHIFT  23
#define PMB_SCP10_VSYNC_OUT_POLARITY_SIGNED 0

/* Register SCP_HSYNC_IN_START_SAMPLE (PMR_SCP10) */
#define PMB_SCP10_HSYNC_IN_START_SAMPLE        0x02E0
#define ABS_PMB_SCP10_HSYNC_IN_START_SAMPLE    0x0205E2E0UL

#define PMB_SCP10_HSYNC_IN_START_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP10_HSYNC_IN_START_SAMPLE_SHIFT  8
#define PMB_SCP10_HSYNC_IN_START_SAMPLE_SIGNED 0

/* Register SCP_HSYNC_IN_START_OFFSET (PMR_SCP10) */
#define PMB_SCP10_HSYNC_IN_START_OFFSET        0x02E4
#define ABS_PMB_SCP10_HSYNC_IN_START_OFFSET    0x0205E2E4UL

#define PMB_SCP10_HSYNC_IN_START_OFFSET_MASK   0x00000F00UL
#define PMB_SCP10_HSYNC_IN_START_OFFSET_SHIFT  8
#define PMB_SCP10_HSYNC_IN_START_OFFSET_SIGNED 0

/* Register SCP_HSYNC_IN_END_SAMPLE (PMR_SCP10) */
#define PMB_SCP10_HSYNC_IN_END_SAMPLE        0x02E8
#define ABS_PMB_SCP10_HSYNC_IN_END_SAMPLE    0x0205E2E8UL

#define PMB_SCP10_HSYNC_IN_END_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP10_HSYNC_IN_END_SAMPLE_SHIFT  8
#define PMB_SCP10_HSYNC_IN_END_SAMPLE_SIGNED 0

/* Register SCP_HSYNC_IN_END_OFFSET (PMR_SCP10) */
#define PMB_SCP10_HSYNC_IN_END_OFFSET        0x02EC
#define ABS_PMB_SCP10_HSYNC_IN_END_OFFSET    0x0205E2ECUL

#define PMB_SCP10_HSYNC_IN_END_OFFSET_MASK   0x00000F00UL
#define PMB_SCP10_HSYNC_IN_END_OFFSET_SHIFT  8
#define PMB_SCP10_HSYNC_IN_END_OFFSET_SIGNED 0

/* Register SCP_HSYNC_IN_POLARITY (PMR_SCP10) */
#define PMB_SCP10_HSYNC_IN_POLARITY        0x02F0
#define ABS_PMB_SCP10_HSYNC_IN_POLARITY    0x0205E2F0UL

#define PMB_SCP10_HSYNC_IN_POLARITY_MASK   0x00800000UL
#define PMB_SCP10_HSYNC_IN_POLARITY_SHIFT  23
#define PMB_SCP10_HSYNC_IN_POLARITY_SIGNED 0

/* Register SCP_VSYNC_IN_START_SYMBOL (PMR_SCP10) */
#define PMB_SCP10_VSYNC_IN_START_SYMBOL        0x02F4
#define ABS_PMB_SCP10_VSYNC_IN_START_SYMBOL    0x0205E2F4UL

#define PMB_SCP10_VSYNC_IN_START_SYMBOL_MASK   0x00FFFF00UL
#define PMB_SCP10_VSYNC_IN_START_SYMBOL_SHIFT  8
#define PMB_SCP10_VSYNC_IN_START_SYMBOL_SIGNED 0

/* Register SCP_VSYNC_IN_START_SAMPLE (PMR_SCP10) */
#define PMB_SCP10_VSYNC_IN_START_SAMPLE        0x02F8
#define ABS_PMB_SCP10_VSYNC_IN_START_SAMPLE    0x0205E2F8UL

#define PMB_SCP10_VSYNC_IN_START_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP10_VSYNC_IN_START_SAMPLE_SHIFT  8
#define PMB_SCP10_VSYNC_IN_START_SAMPLE_SIGNED 0

/* Register SCP_VSYNC_IN_END_SYMBOL (PMR_SCP10) */
#define PMB_SCP10_VSYNC_IN_END_SYMBOL        0x02FC
#define ABS_PMB_SCP10_VSYNC_IN_END_SYMBOL    0x0205E2FCUL

#define PMB_SCP10_VSYNC_IN_END_SYMBOL_MASK   0x00FFFF00UL
#define PMB_SCP10_VSYNC_IN_END_SYMBOL_SHIFT  8
#define PMB_SCP10_VSYNC_IN_END_SYMBOL_SIGNED 0

/* Register SCP_VSYNC_IN_END_SAMPLE (PMR_SCP10) */
#define PMB_SCP10_VSYNC_IN_END_SAMPLE        0x0300
#define ABS_PMB_SCP10_VSYNC_IN_END_SAMPLE    0x0205E300UL

#define PMB_SCP10_VSYNC_IN_END_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP10_VSYNC_IN_END_SAMPLE_SHIFT  8
#define PMB_SCP10_VSYNC_IN_END_SAMPLE_SIGNED 0

/* Register SCP_VSYNC_IN_POLARITY (PMR_SCP10) */
#define PMB_SCP10_VSYNC_IN_POLARITY        0x0304
#define ABS_PMB_SCP10_VSYNC_IN_POLARITY    0x0205E304UL

#define PMB_SCP10_VSYNC_IN_POLARITY_MASK   0x00800000UL
#define PMB_SCP10_VSYNC_IN_POLARITY_SHIFT  23
#define PMB_SCP10_VSYNC_IN_POLARITY_SIGNED 0

/* Register SCP_DRM_DECIMATOR_CTRL (PMR_SCP10) */
#define PMB_SCP10_DRM_DECIMATOR_CTRL     0x0330
#define ABS_PMB_SCP10_DRM_DECIMATOR_CTRL 0x0205E330UL

#define PMB_SCP10_DRM_DEC_RATIO_MASK     0x00000F00UL
#define PMB_SCP10_DRM_DEC_RATIO_SHIFT    8
#define PMB_SCP10_DRM_DEC_RATIO_SIGNED   0

#define PMB_SCP10_DRM_DEC_EN_MASK        0x00001000UL
#define PMB_SCP10_DRM_DEC_EN_SHIFT       12
#define PMB_SCP10_DRM_DEC_EN_SIGNED      0

/* Register SCP_CORE_ID (PMR_SCP10) */
#define PMB_SCP10_CORE_ID            0x0340
#define ABS_PMB_SCP10_CORE_ID        0x0205E340UL

#define PMB_SCP10_CORE_CONFIG_MASK   0x000000FFUL
#define PMB_SCP10_CORE_CONFIG_SHIFT  0
#define PMB_SCP10_CORE_CONFIG_SIGNED 0

#define PMB_SCP10_CORE_ID_MASK       0x0000FF00UL
#define PMB_SCP10_CORE_ID_SHIFT      8
#define PMB_SCP10_CORE_ID_SIGNED     0

#define PMB_SCP10_GROUP_ID_MASK      0x00FF0000UL
#define PMB_SCP10_GROUP_ID_SHIFT     16
#define PMB_SCP10_GROUP_ID_SIGNED    0

/* Register SCP_CORE_REVISION (PMR_SCP10) */
#define PMB_SCP10_CORE_REVISION          0x0350
#define ABS_PMB_SCP10_CORE_REVISION      0x0205E350UL

#define PMB_SCP10_MAINTENANCE_REV_MASK   0x000000FFUL
#define PMB_SCP10_MAINTENANCE_REV_SHIFT  0
#define PMB_SCP10_MAINTENANCE_REV_SIGNED 0

#define PMB_SCP10_MINOR_REV_MASK         0x0000FF00UL
#define PMB_SCP10_MINOR_REV_SHIFT        8
#define PMB_SCP10_MINOR_REV_SIGNED       0

#define PMB_SCP10_MAJOR_REV_MASK         0x00FF0000UL
#define PMB_SCP10_MAJOR_REV_SHIFT        16
#define PMB_SCP10_MAJOR_REV_SIGNED       0

/* Register SCP_TBUS_CONTROL (PMR_SCP10) */
#define PMB_SCP10_TBUS_CONTROL              0x0380
#define ABS_PMB_SCP10_TBUS_CONTROL          0x0205E380UL

#define PMB_SCP10_TBUS_OUTPUT_STALL_MASK    0x00100000UL
#define PMB_SCP10_TBUS_OUTPUT_STALL_SHIFT   20
#define PMB_SCP10_TBUS_OUTPUT_STALL_SIGNED  0

#define PMB_SCP10_TBUS_OUTPUT_ENABLE_MASK   0x00200000UL
#define PMB_SCP10_TBUS_OUTPUT_ENABLE_SHIFT  21
#define PMB_SCP10_TBUS_OUTPUT_ENABLE_SIGNED 0

#define PMB_SCP10_TBUS_DEBUG_MODE_MASK      0x00400000UL
#define PMB_SCP10_TBUS_DEBUG_MODE_SHIFT     22
#define PMB_SCP10_TBUS_DEBUG_MODE_SIGNED    0

#define PMB_SCP10_TBUS_OUTPUT_MODE_MASK     0x00800000UL
#define PMB_SCP10_TBUS_OUTPUT_MODE_SHIFT    23
#define PMB_SCP10_TBUS_OUTPUT_MODE_SIGNED   0

/* Register SCP_TBUS_DEBUG_DATA (PMR_SCP10) */
#define PMB_SCP10_TBUS_DEBUG_DATA             0x0384
#define ABS_PMB_SCP10_TBUS_DEBUG_DATA         0x0205E384UL

#define PMB_SCP10_TBUS_DEBUG_DATAOUT_Q_MASK   0x00000FFFUL
#define PMB_SCP10_TBUS_DEBUG_DATAOUT_Q_SHIFT  0
#define PMB_SCP10_TBUS_DEBUG_DATAOUT_Q_SIGNED 0

#define PMB_SCP10_TBUS_DEBUG_DATAOUT_I_MASK   0x00FFF000UL
#define PMB_SCP10_TBUS_DEBUG_DATAOUT_I_SHIFT  12
#define PMB_SCP10_TBUS_DEBUG_DATAOUT_I_SIGNED 0

/* Register SCP_TBUS_DEBUG_EOP (PMR_SCP10) */
#define PMB_SCP10_TBUS_DEBUG_EOP        0x0388
#define ABS_PMB_SCP10_TBUS_DEBUG_EOP    0x0205E388UL

#define PMB_SCP10_TBUS_DEBUG_EOP_MASK   0x00800000UL
#define PMB_SCP10_TBUS_DEBUG_EOP_SHIFT  23
#define PMB_SCP10_TBUS_DEBUG_EOP_SIGNED 0

/* Register SCP_TBUS_DEBUG_VALID (PMR_SCP10) */
#define PMB_SCP10_TBUS_DEBUG_VALID           0x038C
#define ABS_PMB_SCP10_TBUS_DEBUG_VALID       0x0205E38CUL

#define PMB_SCP10_TBUS_DEBUG_VALIDOUT_MASK   0x00800000UL
#define PMB_SCP10_TBUS_DEBUG_VALIDOUT_SHIFT  23
#define PMB_SCP10_TBUS_DEBUG_VALIDOUT_SIGNED 0

/* Register SCP_ISCR_CONTROL (PMR_SCP10) */
#define PMB_SCP10_ISCR_CONTROL       0x0390
#define ABS_PMB_SCP10_ISCR_CONTROL   0x0205E390UL

#define PMB_SCP10_ISCR_ENABLE_MASK   0x00000100UL
#define PMB_SCP10_ISCR_ENABLE_SHIFT  8
#define PMB_SCP10_ISCR_ENABLE_SIGNED 0

/* Register SCP_ISCR_COUNTER0 (PMR_SCP10) */
#define PMB_SCP10_ISCR_COUNTER0           0x0394
#define ABS_PMB_SCP10_ISCR_COUNTER0       0x0205E394UL

#define PMB_SCP10_ISCR_COUNTER_LOW_MASK   0x00FFFFFFUL
#define PMB_SCP10_ISCR_COUNTER_LOW_SHIFT  0
#define PMB_SCP10_ISCR_COUNTER_LOW_SIGNED 0

/* Register SCP_ISCR_COUNTER1 (PMR_SCP10) */
#define PMB_SCP10_ISCR_COUNTER1            0x0398
#define ABS_PMB_SCP10_ISCR_COUNTER1        0x0205E398UL

#define PMB_SCP10_ISCR_COUNTER_HIGH_MASK   0x00FFFFFFUL
#define PMB_SCP10_ISCR_COUNTER_HIGH_SHIFT  0
#define PMB_SCP10_ISCR_COUNTER_HIGH_SIGNED 0

/* Register SCP_ISCR_STATUS0 (PMR_SCP10) */
#define PMB_SCP10_ISCR_STATUS0              0x039C
#define ABS_PMB_SCP10_ISCR_STATUS0          0x0205E39CUL

#define PMB_SCP10_ISCR_SYM_START_LOW_MASK   0x00FFFFFFUL
#define PMB_SCP10_ISCR_SYM_START_LOW_SHIFT  0
#define PMB_SCP10_ISCR_SYM_START_LOW_SIGNED 0

/* Register SCP_ISCR_STATUS1 (PMR_SCP10) */
#define PMB_SCP10_ISCR_STATUS1               0x03A0
#define ABS_PMB_SCP10_ISCR_STATUS1           0x0205E3A0UL

#define PMB_SCP10_ISCR_SYM_START_HIGH_MASK   0x00FFFFFFUL
#define PMB_SCP10_ISCR_SYM_START_HIGH_SHIFT  0
#define PMB_SCP10_ISCR_SYM_START_HIGH_SIGNED 0

/* Register SCP_CONFIGURATION (PMR_SCP10) */
#define PMB_SCP10_CONFIGURATION                   0x03A4
#define ABS_PMB_SCP10_CONFIGURATION               0x0205E3A4UL

#define PMB_SCP10_CONFIGURATION_DRM_DECIM_MASK    0x00000002UL
#define PMB_SCP10_CONFIGURATION_DRM_DECIM_SHIFT   1
#define PMB_SCP10_CONFIGURATION_DRM_DECIM_SIGNED  0

#define PMB_SCP10_CONFIGURATION_EARLY_GAIN_MASK   0x00000010UL
#define PMB_SCP10_CONFIGURATION_EARLY_GAIN_SHIFT  4
#define PMB_SCP10_CONFIGURATION_EARLY_GAIN_SIGNED 0

#define PMB_SCP10_CONFIGURATION_MIXER_MASK        0x00000080UL
#define PMB_SCP10_CONFIGURATION_MIXER_SHIFT       7
#define PMB_SCP10_CONFIGURATION_MIXER_SIGNED      0

#define PMB_SCP10_CONFIGURATION_CIC_MASK          0x00000400UL
#define PMB_SCP10_CONFIGURATION_CIC_SHIFT         10
#define PMB_SCP10_CONFIGURATION_CIC_SIGNED        0

#define PMB_SCP10_CONFIGURATION_NOTCH_MASK        0x00001800UL
#define PMB_SCP10_CONFIGURATION_NOTCH_SHIFT       11
#define PMB_SCP10_CONFIGURATION_NOTCH_SIGNED      0

#define PMB_SCP10_CONFIGURATION_LATE_GAIN_MASK    0x00002000UL
#define PMB_SCP10_CONFIGURATION_LATE_GAIN_SHIFT   13
#define PMB_SCP10_CONFIGURATION_LATE_GAIN_SIGNED  0

#define PMB_SCP10_CONFIGURATION_IMPULSE_MASK      0x00004000UL
#define PMB_SCP10_CONFIGURATION_IMPULSE_SHIFT     14
#define PMB_SCP10_CONFIGURATION_IMPULSE_SIGNED    0

#define PMB_SCP10_CONFIGURATION_VID_SYNC_MASK     0x00010000UL
#define PMB_SCP10_CONFIGURATION_VID_SYNC_SHIFT    16
#define PMB_SCP10_CONFIGURATION_VID_SYNC_SIGNED   0

#define PMB_SCP10_CONFIGURATION_DMAOP_MASK        0x00020000UL
#define PMB_SCP10_CONFIGURATION_DMAOP_SHIFT       17
#define PMB_SCP10_CONFIGURATION_DMAOP_SIGNED      0

/* Register SCP_CONTROL (PMR_SCP11) */
#define PMB_SCP11_CONTROL                    0x0000
#define ABS_PMB_SCP11_CONTROL                0x0205E800UL

#define PMB_SCP11_N_SEL_MASK                 0x0000000FUL
#define PMB_SCP11_N_SEL_SHIFT                0
#define PMB_SCP11_N_SEL_SIGNED               0

#define PMB_SCP11_P_SEL_MASK                 0x00000030UL
#define PMB_SCP11_P_SEL_SHIFT                4
#define PMB_SCP11_P_SEL_SIGNED               0

#define PMB_SCP11_FORMAT_MASK                0x00000040UL
#define PMB_SCP11_FORMAT_SHIFT               6
#define PMB_SCP11_FORMAT_SIGNED              0

#define PMB_SCP11_SOURCE_MASK                0x00000180UL
#define PMB_SCP11_SOURCE_SHIFT               7
#define PMB_SCP11_SOURCE_SIGNED              0

#define PMB_SCP11_INPUT_MODE_MASK            0x00000200UL
#define PMB_SCP11_INPUT_MODE_SHIFT           9
#define PMB_SCP11_INPUT_MODE_SIGNED          0

#define PMB_SCP11_INVERT_SPECTRUM_MASK       0x00000400UL
#define PMB_SCP11_INVERT_SPECTRUM_SHIFT      10
#define PMB_SCP11_INVERT_SPECTRUM_SIGNED     0

#define PMB_SCP11_SYNCHRONIZE_UPDATES_MASK   0x00000800UL
#define PMB_SCP11_SYNCHRONIZE_UPDATES_SHIFT  11
#define PMB_SCP11_SYNCHRONIZE_UPDATES_SIGNED 0

#define PMB_SCP11_RESET_MASK                 0x00001000UL
#define PMB_SCP11_RESET_SHIFT                12
#define PMB_SCP11_RESET_SIGNED               0

#define PMB_SCP11_CLEAR_PHASE_MASK           0x00002000UL
#define PMB_SCP11_CLEAR_PHASE_SHIFT          13
#define PMB_SCP11_CLEAR_PHASE_SIGNED         0

#define PMB_SCP11_SET_SCP_POWER_MASK         0x0000C000UL
#define PMB_SCP11_SET_SCP_POWER_SHIFT        14
#define PMB_SCP11_SET_SCP_POWER_SIGNED       0

#define PMB_SCP11_SET_ADC_POWER_MASK         0x00030000UL
#define PMB_SCP11_SET_ADC_POWER_SHIFT        16
#define PMB_SCP11_SET_ADC_POWER_SIGNED       0

#define PMB_SCP11_SET_ACTIVE_FRAME_MASK      0x000C0000UL
#define PMB_SCP11_SET_ACTIVE_FRAME_SHIFT     18
#define PMB_SCP11_SET_ACTIVE_FRAME_SIGNED    0

#define PMB_SCP11_STC_FRAME_START_MASK       0x00100000UL
#define PMB_SCP11_STC_FRAME_START_SHIFT      20
#define PMB_SCP11_STC_FRAME_START_SIGNED     0

#define PMB_SCP11_MODE_MASK                  0x00E00000UL
#define PMB_SCP11_MODE_SHIFT                 21
#define PMB_SCP11_MODE_SIGNED                0

/* Register SCP_STATUS (PMR_SCP11) */
#define PMB_SCP11_STATUS              0x0004
#define ABS_PMB_SCP11_STATUS          0x0205E804UL

#define PMB_SCP11_POWER_MASK          0x0000C000UL
#define PMB_SCP11_POWER_SHIFT         14
#define PMB_SCP11_POWER_SIGNED        0

#define PMB_SCP11_ADC_POWER_MASK      0x00030000UL
#define PMB_SCP11_ADC_POWER_SHIFT     16
#define PMB_SCP11_ADC_POWER_SIGNED    0

#define PMB_SCP11_ACTIVE_FRAME_MASK   0x00040000UL
#define PMB_SCP11_ACTIVE_FRAME_SHIFT  18
#define PMB_SCP11_ACTIVE_FRAME_SIGNED 0

#define PMB_SCP11_IRQ_DMA_OP_MASK     0x00400000UL
#define PMB_SCP11_IRQ_DMA_OP_SHIFT    22
#define PMB_SCP11_IRQ_DMA_OP_SIGNED   0

#define PMB_SCP11_IRQ_SCP_MASK        0x00800000UL
#define PMB_SCP11_IRQ_SCP_SHIFT       23
#define PMB_SCP11_IRQ_SCP_SIGNED      0

/* Register SCP_INTERRUPT_STATUS (PMR_SCP11) */
#define PMB_SCP11_INTERRUPT_STATUS           0x0008
#define ABS_PMB_SCP11_INTERRUPT_STATUS       0x0205E808UL

#define PMB_SCP11_TBUS_OVERFLOW_EVENT_MASK   0x00100000UL
#define PMB_SCP11_TBUS_OVERFLOW_EVENT_SHIFT  20
#define PMB_SCP11_TBUS_OVERFLOW_EVENT_SIGNED 0

#define PMB_SCP11_OVERFLOW_EVENT_MASK        0x00200000UL
#define PMB_SCP11_OVERFLOW_EVENT_SHIFT       21
#define PMB_SCP11_OVERFLOW_EVENT_SIGNED      0

#define PMB_SCP11_COMPARE_EVENT_MASK         0x00400000UL
#define PMB_SCP11_COMPARE_EVENT_SHIFT        22
#define PMB_SCP11_COMPARE_EVENT_SIGNED       0

#define PMB_SCP11_AGC_COUNTS_EVENT_MASK      0x00800000UL
#define PMB_SCP11_AGC_COUNTS_EVENT_SHIFT     23
#define PMB_SCP11_AGC_COUNTS_EVENT_SIGNED    0

/* Register SCP_INTERRUPT_ENABLE (PMR_SCP11) */
#define PMB_SCP11_INTERRUPT_ENABLE            0x000C
#define ABS_PMB_SCP11_INTERRUPT_ENABLE        0x0205E80CUL

#define PMB_SCP11_TBUS_OVERFLOW_ENABLE_MASK   0x00100000UL
#define PMB_SCP11_TBUS_OVERFLOW_ENABLE_SHIFT  20
#define PMB_SCP11_TBUS_OVERFLOW_ENABLE_SIGNED 0

#define PMB_SCP11_OVERFLOW_ENABLE_MASK        0x00200000UL
#define PMB_SCP11_OVERFLOW_ENABLE_SHIFT       21
#define PMB_SCP11_OVERFLOW_ENABLE_SIGNED      0

#define PMB_SCP11_COMPARE_ENABLE_MASK         0x00400000UL
#define PMB_SCP11_COMPARE_ENABLE_SHIFT        22
#define PMB_SCP11_COMPARE_ENABLE_SIGNED       0

#define PMB_SCP11_AGC_COUNTS_ENABLE_MASK      0x00800000UL
#define PMB_SCP11_AGC_COUNTS_ENABLE_SHIFT     23
#define PMB_SCP11_AGC_COUNTS_ENABLE_SIGNED    0

/* Register SCP_INTERRUPT_CLEAR (PMR_SCP11) */
#define PMB_SCP11_INTERRUPT_CLEAR            0x0010
#define ABS_PMB_SCP11_INTERRUPT_CLEAR        0x0205E810UL

#define PMB_SCP11_TBUS_OVERFLOW_CLEAR_MASK   0x00100000UL
#define PMB_SCP11_TBUS_OVERFLOW_CLEAR_SHIFT  20
#define PMB_SCP11_TBUS_OVERFLOW_CLEAR_SIGNED 0

#define PMB_SCP11_OVERFLOW_CLEAR_MASK        0x00200000UL
#define PMB_SCP11_OVERFLOW_CLEAR_SHIFT       21
#define PMB_SCP11_OVERFLOW_CLEAR_SIGNED      0

#define PMB_SCP11_COMPARE_CLEAR_MASK         0x00400000UL
#define PMB_SCP11_COMPARE_CLEAR_SHIFT        22
#define PMB_SCP11_COMPARE_CLEAR_SIGNED       0

#define PMB_SCP11_AGC_COUNTS_CLEAR_MASK      0x00800000UL
#define PMB_SCP11_AGC_COUNTS_CLEAR_SHIFT     23
#define PMB_SCP11_AGC_COUNTS_CLEAR_SIGNED    0

/* Register SCP_INPUT_SAMPLE (PMR_SCP11) */
#define PMB_SCP11_INPUT_SAMPLE     0x0014
#define ABS_PMB_SCP11_INPUT_SAMPLE 0x0205E814UL

#define PMB_SCP11_INPUT_Q_MASK     0x00000FFFUL
#define PMB_SCP11_INPUT_Q_SHIFT    0
#define PMB_SCP11_INPUT_Q_SIGNED   0

#define PMB_SCP11_INPUT_I_MASK     0x00FFF000UL
#define PMB_SCP11_INPUT_I_SHIFT    12
#define PMB_SCP11_INPUT_I_SIGNED   0

/* Register SCP_REFERENCE_CLOCK_CONTROL_N (PMR_SCP11) */
#define PMB_SCP11_REFERENCE_CLOCK_CONTROL_N     0x0018
#define ABS_PMB_SCP11_REFERENCE_CLOCK_CONTROL_N 0x0205E818UL

#define PMB_SCP11_N_MASK                        0x00FFFF00UL
#define PMB_SCP11_N_SHIFT                       8
#define PMB_SCP11_N_SIGNED                      0

/* Register SCP_REFERENCE_CLOCK_CONTROL_M (PMR_SCP11) */
#define PMB_SCP11_REFERENCE_CLOCK_CONTROL_M     0x001C
#define ABS_PMB_SCP11_REFERENCE_CLOCK_CONTROL_M 0x0205E81CUL

#define PMB_SCP11_M_MASK                        0x00FFFF00UL
#define PMB_SCP11_M_SHIFT                       8
#define PMB_SCP11_M_SIGNED                      0

/* Register SCP_CIC_BYPASS (PMR_SCP11) */
#define PMB_SCP11_CIC_BYPASS        0x0020
#define ABS_PMB_SCP11_CIC_BYPASS    0x0205E820UL

#define PMB_SCP11_CIC_BYPASS_MASK   0x00800000UL
#define PMB_SCP11_CIC_BYPASS_SHIFT  23
#define PMB_SCP11_CIC_BYPASS_SIGNED 0

/* Register SCP_RSSI_INPUT (PMR_SCP11) */
#define PMB_SCP11_RSSI_INPUT        0x0024
#define ABS_PMB_SCP11_RSSI_INPUT    0x0205E824UL

#define PMB_SCP11_RSSI_INPUT_MASK   0x000FFF00UL
#define PMB_SCP11_RSSI_INPUT_SHIFT  8
#define PMB_SCP11_RSSI_INPUT_SIGNED 0

/* Register SCP_CONTROL2 (PMR_SCP11) */
#define PMB_SCP11_CONTROL2                0x0028
#define ABS_PMB_SCP11_CONTROL2            0x0205E828UL

#define PMB_SCP11_WLAN_EDAGC_START_MASK   0x00800000UL
#define PMB_SCP11_WLAN_EDAGC_START_SHIFT  23
#define PMB_SCP11_WLAN_EDAGC_START_SIGNED 0

/* Register SCP_DMA_OUTPUT_CONTROL (PMR_SCP11) */
#define PMB_SCP11_DMA_OUTPUT_CONTROL     0x0040
#define ABS_PMB_SCP11_DMA_OUTPUT_CONTROL 0x0205E840UL

#define PMB_SCP11_DMA_SYNC_DEBUG_MASK    0x00100000UL
#define PMB_SCP11_DMA_SYNC_DEBUG_SHIFT   20
#define PMB_SCP11_DMA_SYNC_DEBUG_SIGNED  0

#define PMB_SCP11_DMA_SYNC_BYPASS_MASK   0x00200000UL
#define PMB_SCP11_DMA_SYNC_BYPASS_SHIFT  21
#define PMB_SCP11_DMA_SYNC_BYPASS_SIGNED 0

#define PMB_SCP11_DMA_SYNC_ENABLE_MASK   0x00400000UL
#define PMB_SCP11_DMA_SYNC_ENABLE_SHIFT  22
#define PMB_SCP11_DMA_SYNC_ENABLE_SIGNED 0

#define PMB_SCP11_BYPASS_MASK            0x00800000UL
#define PMB_SCP11_BYPASS_SHIFT           23
#define PMB_SCP11_BYPASS_SIGNED          0

/* Register SCP_DMA_OUTPUT_STATUS (PMR_SCP11) */
#define PMB_SCP11_DMA_OUTPUT_STATUS        0x0044
#define ABS_PMB_SCP11_DMA_OUTPUT_STATUS    0x0205E844UL

#define PMB_SCP11_DMA_SYNC_STATE_MASK      0x00180000UL
#define PMB_SCP11_DMA_SYNC_STATE_SHIFT     19
#define PMB_SCP11_DMA_SYNC_STATE_SIGNED    0

#define PMB_SCP11_OP_FIFO_NOT_EMPTY_MASK   0x00200000UL
#define PMB_SCP11_OP_FIFO_NOT_EMPTY_SHIFT  21
#define PMB_SCP11_OP_FIFO_NOT_EMPTY_SIGNED 0

#define PMB_SCP11_OP_FIFO_FULL_MASK        0x00400000UL
#define PMB_SCP11_OP_FIFO_FULL_SHIFT       22
#define PMB_SCP11_OP_FIFO_FULL_SIGNED      0

#define PMB_SCP11_OP_FIFO_HALF_FULL_MASK   0x00800000UL
#define PMB_SCP11_OP_FIFO_HALF_FULL_SHIFT  23
#define PMB_SCP11_OP_FIFO_HALF_FULL_SIGNED 0

/* Register SCP_DMA_OUTPUT_INTERRUPT_STATUS (PMR_SCP11) */
#define PMB_SCP11_DMA_OUTPUT_INTERRUPT_STATUS     0x0048
#define ABS_PMB_SCP11_DMA_OUTPUT_INTERRUPT_STATUS 0x0205E848UL

#define PMB_SCP11_OP_FIFO_NOT_EMPTY_EVENT_MASK    0x00200000UL
#define PMB_SCP11_OP_FIFO_NOT_EMPTY_EVENT_SHIFT   21
#define PMB_SCP11_OP_FIFO_NOT_EMPTY_EVENT_SIGNED  0

#define PMB_SCP11_OP_FIFO_FULL_EVENT_MASK         0x00400000UL
#define PMB_SCP11_OP_FIFO_FULL_EVENT_SHIFT        22
#define PMB_SCP11_OP_FIFO_FULL_EVENT_SIGNED       0

#define PMB_SCP11_OP_FIFO_HALF_FULL_EVENT_MASK    0x00800000UL
#define PMB_SCP11_OP_FIFO_HALF_FULL_EVENT_SHIFT   23
#define PMB_SCP11_OP_FIFO_HALF_FULL_EVENT_SIGNED  0

/* Register SCP_DMA_OUTPUT_INTERRUPT_ENABLE (PMR_SCP11) */
#define PMB_SCP11_DMA_OUTPUT_INTERRUPT_ENABLE     0x004C
#define ABS_PMB_SCP11_DMA_OUTPUT_INTERRUPT_ENABLE 0x0205E84CUL

#define PMB_SCP11_OP_FIFO_NOT_EMPTY_ENABLE_MASK   0x00200000UL
#define PMB_SCP11_OP_FIFO_NOT_EMPTY_ENABLE_SHIFT  21
#define PMB_SCP11_OP_FIFO_NOT_EMPTY_ENABLE_SIGNED 0

#define PMB_SCP11_OP_FIFO_FULL_ENABLE_MASK        0x00400000UL
#define PMB_SCP11_OP_FIFO_FULL_ENABLE_SHIFT       22
#define PMB_SCP11_OP_FIFO_FULL_ENABLE_SIGNED      0

#define PMB_SCP11_OP_FIFO_HALF_FULL_ENABLE_MASK   0x00800000UL
#define PMB_SCP11_OP_FIFO_HALF_FULL_ENABLE_SHIFT  23
#define PMB_SCP11_OP_FIFO_HALF_FULL_ENABLE_SIGNED 0

/* Register SCP_DMA_OUTPUT_INTERRUPT_CLEAR (PMR_SCP11) */
#define PMB_SCP11_DMA_OUTPUT_INTERRUPT_CLEAR     0x0050
#define ABS_PMB_SCP11_DMA_OUTPUT_INTERRUPT_CLEAR 0x0205E850UL

#define PMB_SCP11_OP_FIFO_NOT_EMPTY_CLEAR_MASK   0x00200000UL
#define PMB_SCP11_OP_FIFO_NOT_EMPTY_CLEAR_SHIFT  21
#define PMB_SCP11_OP_FIFO_NOT_EMPTY_CLEAR_SIGNED 0

#define PMB_SCP11_OP_FIFO_FULL_CLEAR_MASK        0x00400000UL
#define PMB_SCP11_OP_FIFO_FULL_CLEAR_SHIFT       22
#define PMB_SCP11_OP_FIFO_FULL_CLEAR_SIGNED      0

#define PMB_SCP11_OP_FIFO_HALF_FULL_CLEAR_MASK   0x00800000UL
#define PMB_SCP11_OP_FIFO_HALF_FULL_CLEAR_SHIFT  23
#define PMB_SCP11_OP_FIFO_HALF_FULL_CLEAR_SIGNED 0

/* Register SCP_DMA_OUTPUT_SAMPLE (PMR_SCP11) */
#define PMB_SCP11_DMA_OUTPUT_SAMPLE     0x0054
#define ABS_PMB_SCP11_DMA_OUTPUT_SAMPLE 0x0205E854UL

#define PMB_SCP11_START_TRANSFER_MASK   0x00000001UL
#define PMB_SCP11_START_TRANSFER_SHIFT  0
#define PMB_SCP11_START_TRANSFER_SIGNED 0

#define PMB_SCP11_OUTPUT_Q_MASK         0x0000FFF0UL
#define PMB_SCP11_OUTPUT_Q_SHIFT        4
#define PMB_SCP11_OUTPUT_Q_SIGNED       0

#define PMB_SCP11_OUTPUT_I_MASK         0xFFF00000UL
#define PMB_SCP11_OUTPUT_I_SHIFT        20
#define PMB_SCP11_OUTPUT_I_SIGNED       0

/* Register SCP_EARLY_COARSE_GAIN (PMR_SCP11) */
#define PMB_SCP11_EARLY_COARSE_GAIN        0x0060
#define ABS_PMB_SCP11_EARLY_COARSE_GAIN    0x0205E860UL

#define PMB_SCP11_EARLY_COARSE_GAIN_MASK   0x00800000UL
#define PMB_SCP11_EARLY_COARSE_GAIN_SHIFT  23
#define PMB_SCP11_EARLY_COARSE_GAIN_SIGNED 0

/* Register SCP_EARLY_FINE_GAIN_I (PMR_SCP11) */
#define PMB_SCP11_EARLY_FINE_GAIN_I     0x0064
#define ABS_PMB_SCP11_EARLY_FINE_GAIN_I 0x0205E864UL

#define PMB_SCP11_EARLY_I_GAIN_MASK     0x00FFE000UL
#define PMB_SCP11_EARLY_I_GAIN_SHIFT    13
#define PMB_SCP11_EARLY_I_GAIN_SIGNED   0

/* Register SCP_EARLY_FINE_GAIN_Q (PMR_SCP11) */
#define PMB_SCP11_EARLY_FINE_GAIN_Q     0x0068
#define ABS_PMB_SCP11_EARLY_FINE_GAIN_Q 0x0205E868UL

#define PMB_SCP11_EARLY_Q_GAIN_MASK     0x00FFE000UL
#define PMB_SCP11_EARLY_Q_GAIN_SHIFT    13
#define PMB_SCP11_EARLY_Q_GAIN_SIGNED   0

/* Register SCP_EARLY_ANGLE_IQ (PMR_SCP11) */
#define PMB_SCP11_EARLY_ANGLE_IQ           0x006C
#define ABS_PMB_SCP11_EARLY_ANGLE_IQ       0x0205E86CUL

#define PMB_SCP11_EARLY_I_TO_Q_GAIN_MASK   0x00FFE000UL
#define PMB_SCP11_EARLY_I_TO_Q_GAIN_SHIFT  13
#define PMB_SCP11_EARLY_I_TO_Q_GAIN_SIGNED 0

/* Register SCP_LATE_COARSE_GAIN (PMR_SCP11) */
#define PMB_SCP11_LATE_COARSE_GAIN        0x0074
#define ABS_PMB_SCP11_LATE_COARSE_GAIN    0x0205E874UL

#define PMB_SCP11_LATE_COARSE_GAIN_MASK   0x00800000UL
#define PMB_SCP11_LATE_COARSE_GAIN_SHIFT  23
#define PMB_SCP11_LATE_COARSE_GAIN_SIGNED 0

/* Register SCP_LATE_FINE_GAIN_I (PMR_SCP11) */
#define PMB_SCP11_LATE_FINE_GAIN_I     0x0078
#define ABS_PMB_SCP11_LATE_FINE_GAIN_I 0x0205E878UL

#define PMB_SCP11_LATE_I_GAIN_MASK     0x00FFE000UL
#define PMB_SCP11_LATE_I_GAIN_SHIFT    13
#define PMB_SCP11_LATE_I_GAIN_SIGNED   0

/* Register SCP_LATE_FINE_GAIN_Q (PMR_SCP11) */
#define PMB_SCP11_LATE_FINE_GAIN_Q     0x007C
#define ABS_PMB_SCP11_LATE_FINE_GAIN_Q 0x0205E87CUL

#define PMB_SCP11_LATE_Q_GAIN_MASK     0x00FFE000UL
#define PMB_SCP11_LATE_Q_GAIN_SHIFT    13
#define PMB_SCP11_LATE_Q_GAIN_SIGNED   0

/* Register SCP_DC_OFFSET_I (PMR_SCP11) */
#define PMB_SCP11_DC_OFFSET_I             0x0088
#define ABS_PMB_SCP11_DC_OFFSET_I         0x0205E888UL

#define PMB_SCP11_DC_OFFSET_FRAC_I_MASK   0x00000FFFUL
#define PMB_SCP11_DC_OFFSET_FRAC_I_SHIFT  0
#define PMB_SCP11_DC_OFFSET_FRAC_I_SIGNED 0

#define PMB_SCP11_DC_OFFSET_I_MASK        0x00FFF000UL
#define PMB_SCP11_DC_OFFSET_I_SHIFT       12
#define PMB_SCP11_DC_OFFSET_I_SIGNED      0

/* Register SCP_DC_OFFSET_Q (PMR_SCP11) */
#define PMB_SCP11_DC_OFFSET_Q             0x008C
#define ABS_PMB_SCP11_DC_OFFSET_Q         0x0205E88CUL

#define PMB_SCP11_DC_OFFSET_FRAC_Q_MASK   0x00000FFFUL
#define PMB_SCP11_DC_OFFSET_FRAC_Q_SHIFT  0
#define PMB_SCP11_DC_OFFSET_FRAC_Q_SIGNED 0

#define PMB_SCP11_DC_OFFSET_Q_MASK        0x00FFF000UL
#define PMB_SCP11_DC_OFFSET_Q_SHIFT       12
#define PMB_SCP11_DC_OFFSET_Q_SIGNED      0

/* Register SCP_EXT_GAIN_CONTROL_1 (PMR_SCP11) */
#define PMB_SCP11_EXT_GAIN_CONTROL_1     0x0090
#define ABS_PMB_SCP11_EXT_GAIN_CONTROL_1 0x0205E890UL

#define PMB_SCP11_GAIN_CONTROL_1_MASK    0x00FFF000UL
#define PMB_SCP11_GAIN_CONTROL_1_SHIFT   12
#define PMB_SCP11_GAIN_CONTROL_1_SIGNED  0

/* Register SCP_EXT_GAIN_CONTROL_2 (PMR_SCP11) */
#define PMB_SCP11_EXT_GAIN_CONTROL_2     0x0094
#define ABS_PMB_SCP11_EXT_GAIN_CONTROL_2 0x0205E894UL

#define PMB_SCP11_GAIN_CONTROL_2_MASK    0x00FFF000UL
#define PMB_SCP11_GAIN_CONTROL_2_SHIFT   12
#define PMB_SCP11_GAIN_CONTROL_2_SIGNED  0

/* Register SCP_EXT_OFFSET_CONTROL_1 (PMR_SCP11) */
#define PMB_SCP11_EXT_OFFSET_CONTROL_1     0x0098
#define ABS_PMB_SCP11_EXT_OFFSET_CONTROL_1 0x0205E898UL

#define PMB_SCP11_OFFSET_CONTROL_1_MASK    0x00FFF000UL
#define PMB_SCP11_OFFSET_CONTROL_1_SHIFT   12
#define PMB_SCP11_OFFSET_CONTROL_1_SIGNED  0

/* Register SCP_EXT_OFFSET_CONTROL_2 (PMR_SCP11) */
#define PMB_SCP11_EXT_OFFSET_CONTROL_2     0x009C
#define ABS_PMB_SCP11_EXT_OFFSET_CONTROL_2 0x0205E89CUL

#define PMB_SCP11_OFFSET_CONTROL_2_MASK    0x00FFF000UL
#define PMB_SCP11_OFFSET_CONTROL_2_SHIFT   12
#define PMB_SCP11_OFFSET_CONTROL_2_SIGNED  0

/* Register SCP_EARLY_GAIN_BYPASS (PMR_SCP11) */
#define PMB_SCP11_EARLY_GAIN_BYPASS     0x00A0
#define ABS_PMB_SCP11_EARLY_GAIN_BYPASS 0x0205E8A0UL

#define PMB_SCP11_EARLY_BYPASS_MASK     0x00800000UL
#define PMB_SCP11_EARLY_BYPASS_SHIFT    23
#define PMB_SCP11_EARLY_BYPASS_SIGNED   0

/* Register SCP_LATE_GAIN_BYPASS (PMR_SCP11) */
#define PMB_SCP11_LATE_GAIN_BYPASS     0x00A4
#define ABS_PMB_SCP11_LATE_GAIN_BYPASS 0x0205E8A4UL

#define PMB_SCP11_LATE_BYPASS_MASK     0x00800000UL
#define PMB_SCP11_LATE_BYPASS_SHIFT    23
#define PMB_SCP11_LATE_BYPASS_SIGNED   0

/* Register SCP_IQCORR_CONTROL (PMR_SCP11) */
#define PMB_SCP11_IQCORR_CONTROL       0x00B0
#define ABS_PMB_SCP11_IQCORR_CONTROL   0x0205E8B0UL

#define PMB_SCP11_IQCORR_ENABLE_MASK   0x00800000UL
#define PMB_SCP11_IQCORR_ENABLE_SHIFT  23
#define PMB_SCP11_IQCORR_ENABLE_SIGNED 0

/* Register SCP_IQCORR_STATUS (PMR_SCP11) */
#define PMB_SCP11_IQCORR_STATUS     0x00B4
#define ABS_PMB_SCP11_IQCORR_STATUS 0x0205E8B4UL

#define PMB_SCP11_IQCORR_OUT_MASK   0x001FFFFFUL
#define PMB_SCP11_IQCORR_OUT_SHIFT  0
#define PMB_SCP11_IQCORR_OUT_SIGNED 0

/* Register SCP_AGC_CLIP_CONTROL (PMR_SCP11) */
#define PMB_SCP11_AGC_CLIP_CONTROL     0x00C0
#define ABS_PMB_SCP11_AGC_CLIP_CONTROL 0x0205E8C0UL

#define PMB_SCP11_AGC_CLIP_MASK        0x0007FF00UL
#define PMB_SCP11_AGC_CLIP_SHIFT       8
#define PMB_SCP11_AGC_CLIP_SIGNED      0

/* Register SCP_AGC_THRESH_CONTROL (PMR_SCP11) */
#define PMB_SCP11_AGC_THRESH_CONTROL     0x00C4
#define ABS_PMB_SCP11_AGC_THRESH_CONTROL 0x0205E8C4UL

#define PMB_SCP11_AGC_THRESH_MASK        0x0007FF00UL
#define PMB_SCP11_AGC_THRESH_SHIFT       8
#define PMB_SCP11_AGC_THRESH_SIGNED      0

/* Register SCP_AGC_PERIOD (PMR_SCP11) */
#define PMB_SCP11_AGC_PERIOD        0x00C8
#define ABS_PMB_SCP11_AGC_PERIOD    0x0205E8C8UL

#define PMB_SCP11_AGC_PERIOD_MASK   0x00FFFFC0UL
#define PMB_SCP11_AGC_PERIOD_SHIFT  6
#define PMB_SCP11_AGC_PERIOD_SIGNED 0

/* Register SCP_AGC_SAMPLE_COUNTER (PMR_SCP11) */
#define PMB_SCP11_AGC_SAMPLE_COUNTER     0x00CC
#define ABS_PMB_SCP11_AGC_SAMPLE_COUNTER 0x0205E8CCUL

#define PMB_SCP11_AGC_COUNT_MASK         0x00FFFFC0UL
#define PMB_SCP11_AGC_COUNT_SHIFT        6
#define PMB_SCP11_AGC_COUNT_SIGNED       0

/* Register SCP_AGC_CLIP_COUNT_I (PMR_SCP11) */
#define PMB_SCP11_AGC_CLIP_COUNT_I     0x00D0
#define ABS_PMB_SCP11_AGC_CLIP_COUNT_I 0x0205E8D0UL

#define PMB_SCP11_CLIP_COUNT_I_MASK    0x00FFFFC0UL
#define PMB_SCP11_CLIP_COUNT_I_SHIFT   6
#define PMB_SCP11_CLIP_COUNT_I_SIGNED  0

/* Register SCP_AGC_THRESH_COUNT_I (PMR_SCP11) */
#define PMB_SCP11_AGC_THRESH_COUNT_I     0x00D4
#define ABS_PMB_SCP11_AGC_THRESH_COUNT_I 0x0205E8D4UL

#define PMB_SCP11_THRESH_COUNT_I_MASK    0x00FFFFC0UL
#define PMB_SCP11_THRESH_COUNT_I_SHIFT   6
#define PMB_SCP11_THRESH_COUNT_I_SIGNED  0

/* Register SCP_AGC_CLIP_COUNT_Q (PMR_SCP11) */
#define PMB_SCP11_AGC_CLIP_COUNT_Q     0x00D8
#define ABS_PMB_SCP11_AGC_CLIP_COUNT_Q 0x0205E8D8UL

#define PMB_SCP11_CLIP_COUNT_Q_MASK    0x00FFFFC0UL
#define PMB_SCP11_CLIP_COUNT_Q_SHIFT   6
#define PMB_SCP11_CLIP_COUNT_Q_SIGNED  0

/* Register SCP_AGC_THRESH_COUNT_Q (PMR_SCP11) */
#define PMB_SCP11_AGC_THRESH_COUNT_Q     0x00DC
#define ABS_PMB_SCP11_AGC_THRESH_COUNT_Q 0x0205E8DCUL

#define PMB_SCP11_THRESH_COUNT_Q_MASK    0x00FFFFC0UL
#define PMB_SCP11_THRESH_COUNT_Q_SHIFT   6
#define PMB_SCP11_THRESH_COUNT_Q_SIGNED  0

/* Register SCP_DC_MONITOR_I (PMR_SCP11) */
#define PMB_SCP11_DC_MONITOR_I        0x00E0
#define ABS_PMB_SCP11_DC_MONITOR_I    0x0205E8E0UL

#define PMB_SCP11_DC_MONITOR_I_MASK   0x00FFFFFFUL
#define PMB_SCP11_DC_MONITOR_I_SHIFT  0
#define PMB_SCP11_DC_MONITOR_I_SIGNED 0

/* Register SCP_DC_MONITOR_Q (PMR_SCP11) */
#define PMB_SCP11_DC_MONITOR_Q        0x00E4
#define ABS_PMB_SCP11_DC_MONITOR_Q    0x0205E8E4UL

#define PMB_SCP11_DC_MONITOR_Q_MASK   0x00FFFFFFUL
#define PMB_SCP11_DC_MONITOR_Q_SHIFT  0
#define PMB_SCP11_DC_MONITOR_Q_SIGNED 0

/* Register SCP_DC_BYPASS (PMR_SCP11) */
#define PMB_SCP11_DC_BYPASS        0x00E8
#define ABS_PMB_SCP11_DC_BYPASS    0x0205E8E8UL

#define PMB_SCP11_DC_BYPASS_MASK   0x00800000UL
#define PMB_SCP11_DC_BYPASS_SHIFT  23
#define PMB_SCP11_DC_BYPASS_SIGNED 0

/* Register SCP_DC_CONTROL (PMR_SCP11) */
#define PMB_SCP11_DC_CONTROL               0x00EC
#define ABS_PMB_SCP11_DC_CONTROL           0x0205E8ECUL

#define PMB_SCP11_DC_MONITOR_SOURCE_MASK   0x00000001UL
#define PMB_SCP11_DC_MONITOR_SOURCE_SHIFT  0
#define PMB_SCP11_DC_MONITOR_SOURCE_SIGNED 0

/* Register SCP_LO_BASE (PMR_SCP11) */
#define PMB_SCP11_LO_BASE        0x0100
#define ABS_PMB_SCP11_LO_BASE    0x0205E900UL

#define PMB_SCP11_LO_BASE_MASK   0x00E00000UL
#define PMB_SCP11_LO_BASE_SHIFT  21
#define PMB_SCP11_LO_BASE_SIGNED 0

/* Register SCP_LO_CONTROL (PMR_SCP11) */
#define PMB_SCP11_LO_CONTROL        0x0104
#define ABS_PMB_SCP11_LO_CONTROL    0x0205E904UL

#define PMB_SCP11_LO_CONTROL_MASK   0x00FFFFFFUL
#define PMB_SCP11_LO_CONTROL_SHIFT  0
#define PMB_SCP11_LO_CONTROL_SIGNED 0

/* Register SCP_MIXER_BYPASS (PMR_SCP11) */
#define PMB_SCP11_MIXER_BYPASS        0x010C
#define ABS_PMB_SCP11_MIXER_BYPASS    0x0205E90CUL

#define PMB_SCP11_MIXER_BYPASS_MASK   0x00800000UL
#define PMB_SCP11_MIXER_BYPASS_SHIFT  23
#define PMB_SCP11_MIXER_BYPASS_SIGNED 0

/* Register SCP_MIXER_CONTROL (PMR_SCP11) */
#define PMB_SCP11_MIXER_CONTROL         0x0110
#define ABS_PMB_SCP11_MIXER_CONTROL     0x0205E910UL

#define PMB_SCP11_MIXER_OUT_GAIN_MASK   0x00000001UL
#define PMB_SCP11_MIXER_OUT_GAIN_SHIFT  0
#define PMB_SCP11_MIXER_OUT_GAIN_SIGNED 0

/* Register SCP_RESAMPLING_FACTOR_BASE (PMR_SCP11) */
#define PMB_SCP11_RESAMPLING_FACTOR_BASE     0x0120
#define ABS_PMB_SCP11_RESAMPLING_FACTOR_BASE 0x0205E920UL

#define PMB_SCP11_RESAMP_BASE_MASK           0x00E00000UL
#define PMB_SCP11_RESAMP_BASE_SHIFT          21
#define PMB_SCP11_RESAMP_BASE_SIGNED         0

/* Register SCP_RESAMPLING_FACTOR_CONTROL (PMR_SCP11) */
#define PMB_SCP11_RESAMPLING_FACTOR_CONTROL     0x0124
#define ABS_PMB_SCP11_RESAMPLING_FACTOR_CONTROL 0x0205E924UL

#define PMB_SCP11_RESAMP_CONTROL_MASK           0x00FFFFFFUL
#define PMB_SCP11_RESAMP_CONTROL_SHIFT          0
#define PMB_SCP11_RESAMP_CONTROL_SIGNED         0

/* Register SCP_RESAMPLERCOEFF_0 (PMR_SCP11) */
#define PMB_SCP11_RESAMPLERCOEFF_0     0x0128
#define ABS_PMB_SCP11_RESAMPLERCOEFF_0 0x0205E928UL

#define PMB_SCP11_R1_R23_MASK          0x00000FFCUL
#define PMB_SCP11_R1_R23_SHIFT         2
#define PMB_SCP11_R1_R23_SIGNED        0

#define PMB_SCP11_R0_R24_MASK          0x00FFC000UL
#define PMB_SCP11_R0_R24_SHIFT         14
#define PMB_SCP11_R0_R24_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_1 (PMR_SCP11) */
#define PMB_SCP11_RESAMPLERCOEFF_1     0x012C
#define ABS_PMB_SCP11_RESAMPLERCOEFF_1 0x0205E92CUL

#define PMB_SCP11_R3_R21_MASK          0x00000FFCUL
#define PMB_SCP11_R3_R21_SHIFT         2
#define PMB_SCP11_R3_R21_SIGNED        0

#define PMB_SCP11_R2_R22_MASK          0x00FFC000UL
#define PMB_SCP11_R2_R22_SHIFT         14
#define PMB_SCP11_R2_R22_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_2 (PMR_SCP11) */
#define PMB_SCP11_RESAMPLERCOEFF_2     0x0130
#define ABS_PMB_SCP11_RESAMPLERCOEFF_2 0x0205E930UL

#define PMB_SCP11_R5_R19_MASK          0x00000FFCUL
#define PMB_SCP11_R5_R19_SHIFT         2
#define PMB_SCP11_R5_R19_SIGNED        0

#define PMB_SCP11_R4_R20_MASK          0x00FFC000UL
#define PMB_SCP11_R4_R20_SHIFT         14
#define PMB_SCP11_R4_R20_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_3 (PMR_SCP11) */
#define PMB_SCP11_RESAMPLERCOEFF_3     0x0134
#define ABS_PMB_SCP11_RESAMPLERCOEFF_3 0x0205E934UL

#define PMB_SCP11_R7_R17_MASK          0x00000FFCUL
#define PMB_SCP11_R7_R17_SHIFT         2
#define PMB_SCP11_R7_R17_SIGNED        0

#define PMB_SCP11_R6_R18_MASK          0x00FFC000UL
#define PMB_SCP11_R6_R18_SHIFT         14
#define PMB_SCP11_R6_R18_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_4 (PMR_SCP11) */
#define PMB_SCP11_RESAMPLERCOEFF_4     0x0138
#define ABS_PMB_SCP11_RESAMPLERCOEFF_4 0x0205E938UL

#define PMB_SCP11_R9_R15_MASK          0x00000FFCUL
#define PMB_SCP11_R9_R15_SHIFT         2
#define PMB_SCP11_R9_R15_SIGNED        0

#define PMB_SCP11_R8_R16_MASK          0x00FFC000UL
#define PMB_SCP11_R8_R16_SHIFT         14
#define PMB_SCP11_R8_R16_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_5 (PMR_SCP11) */
#define PMB_SCP11_RESAMPLERCOEFF_5     0x013C
#define ABS_PMB_SCP11_RESAMPLERCOEFF_5 0x0205E93CUL

#define PMB_SCP11_R11_R13_MASK         0x00000FFCUL
#define PMB_SCP11_R11_R13_SHIFT        2
#define PMB_SCP11_R11_R13_SIGNED       0

#define PMB_SCP11_R10_R14_MASK         0x00FFC000UL
#define PMB_SCP11_R10_R14_SHIFT        14
#define PMB_SCP11_R10_R14_SIGNED       0

/* Register SCP_RESAMPLERCOEFF_6 (PMR_SCP11) */
#define PMB_SCP11_RESAMPLERCOEFF_6     0x0140
#define ABS_PMB_SCP11_RESAMPLERCOEFF_6 0x0205E940UL

#define PMB_SCP11_R12_MASK             0x00FFC000UL
#define PMB_SCP11_R12_SHIFT            14
#define PMB_SCP11_R12_SIGNED           0

/* Register SCP_RESAMPLER_BYPASS (PMR_SCP11) */
#define PMB_SCP11_RESAMPLER_BYPASS     0x0144
#define ABS_PMB_SCP11_RESAMPLER_BYPASS 0x0205E944UL

#define PMB_SCP11_RESAMP_BYPASS_MASK   0x00800000UL
#define PMB_SCP11_RESAMP_BYPASS_SHIFT  23
#define PMB_SCP11_RESAMP_BYPASS_SIGNED 0

/* Register SCP_RESAMPLER_CONTROL (PMR_SCP11) */
#define PMB_SCP11_RESAMPLER_CONTROL      0x0148
#define ABS_PMB_SCP11_RESAMPLER_CONTROL  0x0205E948UL

#define PMB_SCP11_RESAMP_OUT_GAIN_MASK   0x00000003UL
#define PMB_SCP11_RESAMP_OUT_GAIN_SHIFT  0
#define PMB_SCP11_RESAMP_OUT_GAIN_SIGNED 0

/* Register SCP_SAMPLE_NUMBER (PMR_SCP11) */
#define PMB_SCP11_SAMPLE_NUMBER     0x0160
#define ABS_PMB_SCP11_SAMPLE_NUMBER 0x0205E960UL

#define PMB_SCP11_SAMPLE_NUM_MASK   0x0000FFFFUL
#define PMB_SCP11_SAMPLE_NUM_SHIFT  0
#define PMB_SCP11_SAMPLE_NUM_SIGNED 0

/* Register SCP_SYMBOL_NUMBER (PMR_SCP11) */
#define PMB_SCP11_SYMBOL_NUMBER     0x0164
#define ABS_PMB_SCP11_SYMBOL_NUMBER 0x0205E964UL

#define PMB_SCP11_SYMBOL_NUM_MASK   0x0000FFFFUL
#define PMB_SCP11_SYMBOL_NUM_SHIFT  0
#define PMB_SCP11_SYMBOL_NUM_SIGNED 0

/* Register SCP_SAMPLE_NUMBER_A (PMR_SCP11) */
#define PMB_SCP11_SAMPLE_NUMBER_A        0x0168
#define ABS_PMB_SCP11_SAMPLE_NUMBER_A    0x0205E968UL

#define PMB_SCP11_SAMPLE_NUMBER_A_MASK   0x0000FFFFUL
#define PMB_SCP11_SAMPLE_NUMBER_A_SHIFT  0
#define PMB_SCP11_SAMPLE_NUMBER_A_SIGNED 0

/* Register SCP_SYMBOL_NUMBER_A (PMR_SCP11) */
#define PMB_SCP11_SYMBOL_NUMBER_A        0x016C
#define ABS_PMB_SCP11_SYMBOL_NUMBER_A    0x0205E96CUL

#define PMB_SCP11_SYMBOL_NUMBER_A_MASK   0x0000FFFFUL
#define PMB_SCP11_SYMBOL_NUMBER_A_SHIFT  0
#define PMB_SCP11_SYMBOL_NUMBER_A_SIGNED 0

/* Register SCP_SAMPLE_NUMBER_B (PMR_SCP11) */
#define PMB_SCP11_SAMPLE_NUMBER_B        0x0170
#define ABS_PMB_SCP11_SAMPLE_NUMBER_B    0x0205E970UL

#define PMB_SCP11_SAMPLE_NUMBER_B_MASK   0x0000FFFFUL
#define PMB_SCP11_SAMPLE_NUMBER_B_SHIFT  0
#define PMB_SCP11_SAMPLE_NUMBER_B_SIGNED 0

/* Register SCP_SYMBOL_NUMBER_B (PMR_SCP11) */
#define PMB_SCP11_SYMBOL_NUMBER_B        0x0174
#define ABS_PMB_SCP11_SYMBOL_NUMBER_B    0x0205E974UL

#define PMB_SCP11_SYMBOL_NUMBER_B_MASK   0x0000FFFFUL
#define PMB_SCP11_SYMBOL_NUMBER_B_SHIFT  0
#define PMB_SCP11_SYMBOL_NUMBER_B_SIGNED 0

/* Register SCP_FRAME_COMPARE_CONTROL (PMR_SCP11) */
#define PMB_SCP11_FRAME_COMPARE_CONTROL     0x0178
#define ABS_PMB_SCP11_FRAME_COMPARE_CONTROL 0x0205E978UL

#define PMB_SCP11_NEW_SCP_POWER_MASK        0x0000C000UL
#define PMB_SCP11_NEW_SCP_POWER_SHIFT       14
#define PMB_SCP11_NEW_SCP_POWER_SIGNED      0

#define PMB_SCP11_NEW_ADC_POWER_MASK        0x00030000UL
#define PMB_SCP11_NEW_ADC_POWER_SHIFT       16
#define PMB_SCP11_NEW_ADC_POWER_SIGNED      0

#define PMB_SCP11_NEW_ACTIVE_FRAME_MASK     0x000C0000UL
#define PMB_SCP11_NEW_ACTIVE_FRAME_SHIFT    18
#define PMB_SCP11_NEW_ACTIVE_FRAME_SIGNED   0

/* Register SCP_FRAME_COMPARE_SYMBOL (PMR_SCP11) */
#define PMB_SCP11_FRAME_COMPARE_SYMBOL     0x017C
#define ABS_PMB_SCP11_FRAME_COMPARE_SYMBOL 0x0205E97CUL

#define PMB_SCP11_COMPARE_SYMBOL_A_MASK    0x00FFFF00UL
#define PMB_SCP11_COMPARE_SYMBOL_A_SHIFT   8
#define PMB_SCP11_COMPARE_SYMBOL_A_SIGNED  0

/* Register SCP_FRAME_COMPARE_SAMPLE (PMR_SCP11) */
#define PMB_SCP11_FRAME_COMPARE_SAMPLE     0x0180
#define ABS_PMB_SCP11_FRAME_COMPARE_SAMPLE 0x0205E980UL

#define PMB_SCP11_COMPARE_SAMPLE_A_MASK    0x00FFFF00UL
#define PMB_SCP11_COMPARE_SAMPLE_A_SHIFT   8
#define PMB_SCP11_COMPARE_SAMPLE_A_SIGNED  0

/* Register SCP_SYM_SAMPLE (PMR_SCP11) */
#define PMB_SCP11_SYM_SAMPLE        0x0184
#define ABS_PMB_SCP11_SYM_SAMPLE    0x0205E984UL

#define PMB_SCP11_SYM_SAMPLE_MASK   0x0000FFFFUL
#define PMB_SCP11_SYM_SAMPLE_SHIFT  0
#define PMB_SCP11_SYM_SAMPLE_SIGNED 0

/* Register SCP_SYM_FIFO_OUT (PMR_SCP11) */
#define PMB_SCP11_SYM_FIFO_OUT        0x0188
#define ABS_PMB_SCP11_SYM_FIFO_OUT    0x0205E988UL

#define PMB_SCP11_SYM_FIFO_OUT_MASK   0x0000FFFFUL
#define PMB_SCP11_SYM_FIFO_OUT_SHIFT  0
#define PMB_SCP11_SYM_FIFO_OUT_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_A (PMR_SCP11) */
#define PMB_SCP11_SYMBOL_PERIOD_A        0x01A0
#define ABS_PMB_SCP11_SYMBOL_PERIOD_A    0x0205E9A0UL

#define PMB_SCP11_SYMBOL_PERIOD_A_MASK   0x00FFFF00UL
#define PMB_SCP11_SYMBOL_PERIOD_A_SHIFT  8
#define PMB_SCP11_SYMBOL_PERIOD_A_SIGNED 0

/* Register SCP_FRAME_SYMS_A (PMR_SCP11) */
#define PMB_SCP11_FRAME_SYMS_A        0x01A4
#define ABS_PMB_SCP11_FRAME_SYMS_A    0x0205E9A4UL

#define PMB_SCP11_FRAME_SYMS_A_MASK   0x00FFFF00UL
#define PMB_SCP11_FRAME_SYMS_A_SHIFT  8
#define PMB_SCP11_FRAME_SYMS_A_SIGNED 0

/* Register SCP_FINAL_PERIOD_A (PMR_SCP11) */
#define PMB_SCP11_FINAL_PERIOD_A        0x01A8
#define ABS_PMB_SCP11_FINAL_PERIOD_A    0x0205E9A8UL

#define PMB_SCP11_FINAL_PERIOD_A_MASK   0x00FFFF00UL
#define PMB_SCP11_FINAL_PERIOD_A_SHIFT  8
#define PMB_SCP11_FINAL_PERIOD_A_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_ADJUST_A (PMR_SCP11) */
#define PMB_SCP11_SYMBOL_PERIOD_ADJUST_A        0x01AC
#define ABS_PMB_SCP11_SYMBOL_PERIOD_ADJUST_A    0x0205E9ACUL

#define PMB_SCP11_SYMBOL_PERIOD_ADJUST_A_MASK   0x00FFFF00UL
#define PMB_SCP11_SYMBOL_PERIOD_ADJUST_A_SHIFT  8
#define PMB_SCP11_SYMBOL_PERIOD_ADJUST_A_SIGNED 0

/* Register SCP_FRAME_SYMS_ADJUST_A (PMR_SCP11) */
#define PMB_SCP11_FRAME_SYMS_ADJUST_A        0x01B0
#define ABS_PMB_SCP11_FRAME_SYMS_ADJUST_A    0x0205E9B0UL

#define PMB_SCP11_FRAME_SYMS_ADJUST_A_MASK   0x00FFFF00UL
#define PMB_SCP11_FRAME_SYMS_ADJUST_A_SHIFT  8
#define PMB_SCP11_FRAME_SYMS_ADJUST_A_SIGNED 0

/* Register SCP_FINAL_PERIOD_ADJUST_A (PMR_SCP11) */
#define PMB_SCP11_FINAL_PERIOD_ADJUST_A        0x01B4
#define ABS_PMB_SCP11_FINAL_PERIOD_ADJUST_A    0x0205E9B4UL

#define PMB_SCP11_FINAL_PERIOD_ADJUST_A_MASK   0x00FFFF00UL
#define PMB_SCP11_FINAL_PERIOD_ADJUST_A_SHIFT  8
#define PMB_SCP11_FINAL_PERIOD_ADJUST_A_SIGNED 0

/* Register SCP_APPLY_PARAMETERS_A (PMR_SCP11) */
#define PMB_SCP11_APPLY_PARAMETERS_A        0x01B8
#define ABS_PMB_SCP11_APPLY_PARAMETERS_A    0x0205E9B8UL

#define PMB_SCP11_APPLY_PARAMETERS_A_MASK   0x00FFFF00UL
#define PMB_SCP11_APPLY_PARAMETERS_A_SHIFT  8
#define PMB_SCP11_APPLY_PARAMETERS_A_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_B (PMR_SCP11) */
#define PMB_SCP11_SYMBOL_PERIOD_B        0x01E0
#define ABS_PMB_SCP11_SYMBOL_PERIOD_B    0x0205E9E0UL

#define PMB_SCP11_SYMBOL_PERIOD_B_MASK   0x00FFFF00UL
#define PMB_SCP11_SYMBOL_PERIOD_B_SHIFT  8
#define PMB_SCP11_SYMBOL_PERIOD_B_SIGNED 0

/* Register SCP_FRAME_SYMS_B (PMR_SCP11) */
#define PMB_SCP11_FRAME_SYMS_B        0x01E4
#define ABS_PMB_SCP11_FRAME_SYMS_B    0x0205E9E4UL

#define PMB_SCP11_FRAME_SYMS_B_MASK   0x00FFFF00UL
#define PMB_SCP11_FRAME_SYMS_B_SHIFT  8
#define PMB_SCP11_FRAME_SYMS_B_SIGNED 0

/* Register SCP_FINAL_PERIOD_B (PMR_SCP11) */
#define PMB_SCP11_FINAL_PERIOD_B        0x01E8
#define ABS_PMB_SCP11_FINAL_PERIOD_B    0x0205E9E8UL

#define PMB_SCP11_FINAL_PERIOD_B_MASK   0x00FFFF00UL
#define PMB_SCP11_FINAL_PERIOD_B_SHIFT  8
#define PMB_SCP11_FINAL_PERIOD_B_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_ADJUST_B (PMR_SCP11) */
#define PMB_SCP11_SYMBOL_PERIOD_ADJUST_B        0x01EC
#define ABS_PMB_SCP11_SYMBOL_PERIOD_ADJUST_B    0x0205E9ECUL

#define PMB_SCP11_SYMBOL_PERIOD_ADJUST_B_MASK   0x00FFFF00UL
#define PMB_SCP11_SYMBOL_PERIOD_ADJUST_B_SHIFT  8
#define PMB_SCP11_SYMBOL_PERIOD_ADJUST_B_SIGNED 0

/* Register SCP_FRAME_SYMS_ADJUST_B (PMR_SCP11) */
#define PMB_SCP11_FRAME_SYMS_ADJUST_B        0x01F0
#define ABS_PMB_SCP11_FRAME_SYMS_ADJUST_B    0x0205E9F0UL

#define PMB_SCP11_FRAME_SYMS_ADJUST_B_MASK   0x00FFFF00UL
#define PMB_SCP11_FRAME_SYMS_ADJUST_B_SHIFT  8
#define PMB_SCP11_FRAME_SYMS_ADJUST_B_SIGNED 0

/* Register SCP_FINAL_PERIOD_ADJUST_B (PMR_SCP11) */
#define PMB_SCP11_FINAL_PERIOD_ADJUST_B        0x01F4
#define ABS_PMB_SCP11_FINAL_PERIOD_ADJUST_B    0x0205E9F4UL

#define PMB_SCP11_FINAL_PERIOD_ADJUST_B_MASK   0x00FFFF00UL
#define PMB_SCP11_FINAL_PERIOD_ADJUST_B_SHIFT  8
#define PMB_SCP11_FINAL_PERIOD_ADJUST_B_SIGNED 0

/* Register SCP_APPLY_PARAMETERS_B (PMR_SCP11) */
#define PMB_SCP11_APPLY_PARAMETERS_B        0x01F8
#define ABS_PMB_SCP11_APPLY_PARAMETERS_B    0x0205E9F8UL

#define PMB_SCP11_APPLY_PARAMETERS_B_MASK   0x00FFFF00UL
#define PMB_SCP11_APPLY_PARAMETERS_B_SHIFT  8
#define PMB_SCP11_APPLY_PARAMETERS_B_SIGNED 0

/* Register SCP_COEFF_0 (PMR_SCP11) */
#define PMB_SCP11_COEFF_0     0x0220
#define ABS_PMB_SCP11_COEFF_0 0x0205EA20UL

#define PMB_SCP11_A1_MASK     0x00000FFCUL
#define PMB_SCP11_A1_SHIFT    2
#define PMB_SCP11_A1_SIGNED   0

#define PMB_SCP11_A0_MASK     0x00FFC000UL
#define PMB_SCP11_A0_SHIFT    14
#define PMB_SCP11_A0_SIGNED   0

/* Register SCP_COEFF_1 (PMR_SCP11) */
#define PMB_SCP11_COEFF_1     0x0224
#define ABS_PMB_SCP11_COEFF_1 0x0205EA24UL

#define PMB_SCP11_A3_MASK     0x00000FFCUL
#define PMB_SCP11_A3_SHIFT    2
#define PMB_SCP11_A3_SIGNED   0

#define PMB_SCP11_A2_MASK     0x00FFC000UL
#define PMB_SCP11_A2_SHIFT    14
#define PMB_SCP11_A2_SIGNED   0

/* Register SCP_COEFF_2 (PMR_SCP11) */
#define PMB_SCP11_COEFF_2     0x0228
#define ABS_PMB_SCP11_COEFF_2 0x0205EA28UL

#define PMB_SCP11_A5_MASK     0x00000FFCUL
#define PMB_SCP11_A5_SHIFT    2
#define PMB_SCP11_A5_SIGNED   0

#define PMB_SCP11_A4_MASK     0x00FFC000UL
#define PMB_SCP11_A4_SHIFT    14
#define PMB_SCP11_A4_SIGNED   0

/* Register SCP_COEFF_3 (PMR_SCP11) */
#define PMB_SCP11_COEFF_3     0x022C
#define ABS_PMB_SCP11_COEFF_3 0x0205EA2CUL

#define PMB_SCP11_A7_MASK     0x00000FFCUL
#define PMB_SCP11_A7_SHIFT    2
#define PMB_SCP11_A7_SIGNED   0

#define PMB_SCP11_A6_MASK     0x00FFC000UL
#define PMB_SCP11_A6_SHIFT    14
#define PMB_SCP11_A6_SIGNED   0

/* Register SCP_COEFF_4 (PMR_SCP11) */
#define PMB_SCP11_COEFF_4     0x0230
#define ABS_PMB_SCP11_COEFF_4 0x0205EA30UL

#define PMB_SCP11_A9_MASK     0x00000FFCUL
#define PMB_SCP11_A9_SHIFT    2
#define PMB_SCP11_A9_SIGNED   0

#define PMB_SCP11_A8_MASK     0x00FFC000UL
#define PMB_SCP11_A8_SHIFT    14
#define PMB_SCP11_A8_SIGNED   0

/* Register SCP_COEFF_5 (PMR_SCP11) */
#define PMB_SCP11_COEFF_5     0x0234
#define ABS_PMB_SCP11_COEFF_5 0x0205EA34UL

#define PMB_SCP11_A11_MASK    0x00000FFCUL
#define PMB_SCP11_A11_SHIFT   2
#define PMB_SCP11_A11_SIGNED  0

#define PMB_SCP11_A10_MASK    0x00FFC000UL
#define PMB_SCP11_A10_SHIFT   14
#define PMB_SCP11_A10_SIGNED  0

/* Register SCP_FIR_BYPASS (PMR_SCP11) */
#define PMB_SCP11_FIR_BYPASS        0x0238
#define ABS_PMB_SCP11_FIR_BYPASS    0x0205EA38UL

#define PMB_SCP11_FIR_BYPASS_MASK   0x00800000UL
#define PMB_SCP11_FIR_BYPASS_SHIFT  23
#define PMB_SCP11_FIR_BYPASS_SIGNED 0

/* Register SCP_FIR_CONTROL (PMR_SCP11) */
#define PMB_SCP11_FIR_CONTROL         0x023C
#define ABS_PMB_SCP11_FIR_CONTROL     0x0205EA3CUL

#define PMB_SCP11_FIR_OUT_GAIN_MASK   0x00000007UL
#define PMB_SCP11_FIR_OUT_GAIN_SHIFT  0
#define PMB_SCP11_FIR_OUT_GAIN_SIGNED 0

/* Register SCP_NOTCH_0 (PMR_SCP11) */
#define PMB_SCP11_NOTCH_0              0x0240
#define ABS_PMB_SCP11_NOTCH_0          0x0205EA40UL

#define PMB_SCP11_NOTCH0_ENABLE_MASK   0x00000001UL
#define PMB_SCP11_NOTCH0_ENABLE_SHIFT  0
#define PMB_SCP11_NOTCH0_ENABLE_SIGNED 0

#define PMB_SCP11_NOTCH0_L_MASK        0x0000000EUL
#define PMB_SCP11_NOTCH0_L_SHIFT       1
#define PMB_SCP11_NOTCH0_L_SIGNED      0

#define PMB_SCP11_NOTCH0_S_MASK        0x000000F0UL
#define PMB_SCP11_NOTCH0_S_SHIFT       4
#define PMB_SCP11_NOTCH0_S_SIGNED      0

#define PMB_SCP11_NOTCH0_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP11_NOTCH0_FREQ_SHIFT    8
#define PMB_SCP11_NOTCH0_FREQ_SIGNED   0

/* Register SCP_NOTCH_1 (PMR_SCP11) */
#define PMB_SCP11_NOTCH_1              0x0244
#define ABS_PMB_SCP11_NOTCH_1          0x0205EA44UL

#define PMB_SCP11_NOTCH1_ENABLE_MASK   0x00000001UL
#define PMB_SCP11_NOTCH1_ENABLE_SHIFT  0
#define PMB_SCP11_NOTCH1_ENABLE_SIGNED 0

#define PMB_SCP11_NOTCH1_L_MASK        0x0000000EUL
#define PMB_SCP11_NOTCH1_L_SHIFT       1
#define PMB_SCP11_NOTCH1_L_SIGNED      0

#define PMB_SCP11_NOTCH1_S_MASK        0x000000F0UL
#define PMB_SCP11_NOTCH1_S_SHIFT       4
#define PMB_SCP11_NOTCH1_S_SIGNED      0

#define PMB_SCP11_NOTCH1_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP11_NOTCH1_FREQ_SHIFT    8
#define PMB_SCP11_NOTCH1_FREQ_SIGNED   0

/* Register SCP_NOTCH_2 (PMR_SCP11) */
#define PMB_SCP11_NOTCH_2              0x0248
#define ABS_PMB_SCP11_NOTCH_2          0x0205EA48UL

#define PMB_SCP11_NOTCH2_ENABLE_MASK   0x00000001UL
#define PMB_SCP11_NOTCH2_ENABLE_SHIFT  0
#define PMB_SCP11_NOTCH2_ENABLE_SIGNED 0

#define PMB_SCP11_NOTCH2_L_MASK        0x0000000EUL
#define PMB_SCP11_NOTCH2_L_SHIFT       1
#define PMB_SCP11_NOTCH2_L_SIGNED      0

#define PMB_SCP11_NOTCH2_S_MASK        0x000000F0UL
#define PMB_SCP11_NOTCH2_S_SHIFT       4
#define PMB_SCP11_NOTCH2_S_SIGNED      0

#define PMB_SCP11_NOTCH2_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP11_NOTCH2_FREQ_SHIFT    8
#define PMB_SCP11_NOTCH2_FREQ_SIGNED   0

/* Register SCP_NOTCH_3 (PMR_SCP11) */
#define PMB_SCP11_NOTCH_3              0x024C
#define ABS_PMB_SCP11_NOTCH_3          0x0205EA4CUL

#define PMB_SCP11_NOTCH3_ENABLE_MASK   0x00000001UL
#define PMB_SCP11_NOTCH3_ENABLE_SHIFT  0
#define PMB_SCP11_NOTCH3_ENABLE_SIGNED 0

#define PMB_SCP11_NOTCH3_L_MASK        0x0000000EUL
#define PMB_SCP11_NOTCH3_L_SHIFT       1
#define PMB_SCP11_NOTCH3_L_SIGNED      0

#define PMB_SCP11_NOTCH3_S_MASK        0x000000F0UL
#define PMB_SCP11_NOTCH3_S_SHIFT       4
#define PMB_SCP11_NOTCH3_S_SIGNED      0

#define PMB_SCP11_NOTCH3_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP11_NOTCH3_FREQ_SHIFT    8
#define PMB_SCP11_NOTCH3_FREQ_SIGNED   0

/* Register SCP_NOTCH_4 (PMR_SCP11) */
#define PMB_SCP11_NOTCH_4              0x0250
#define ABS_PMB_SCP11_NOTCH_4          0x0205EA50UL

#define PMB_SCP11_NOTCH4_ENABLE_MASK   0x00000001UL
#define PMB_SCP11_NOTCH4_ENABLE_SHIFT  0
#define PMB_SCP11_NOTCH4_ENABLE_SIGNED 0

#define PMB_SCP11_NOTCH4_L_MASK        0x0000000EUL
#define PMB_SCP11_NOTCH4_L_SHIFT       1
#define PMB_SCP11_NOTCH4_L_SIGNED      0

#define PMB_SCP11_NOTCH4_S_MASK        0x000000F0UL
#define PMB_SCP11_NOTCH4_S_SHIFT       4
#define PMB_SCP11_NOTCH4_S_SIGNED      0

#define PMB_SCP11_NOTCH4_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP11_NOTCH4_FREQ_SHIFT    8
#define PMB_SCP11_NOTCH4_FREQ_SIGNED   0

/* Register SCP_NOTCHENERGY_0_I (PMR_SCP11) */
#define PMB_SCP11_NOTCHENERGY_0_I     0x0254
#define ABS_PMB_SCP11_NOTCHENERGY_0_I 0x0205EA54UL

#define PMB_SCP11_I_ENERGY_0_MASK     0x00FFFF00UL
#define PMB_SCP11_I_ENERGY_0_SHIFT    8
#define PMB_SCP11_I_ENERGY_0_SIGNED   0

/* Register SCP_NOTCHENERGY_0_Q (PMR_SCP11) */
#define PMB_SCP11_NOTCHENERGY_0_Q     0x0258
#define ABS_PMB_SCP11_NOTCHENERGY_0_Q 0x0205EA58UL

#define PMB_SCP11_Q_ENERGY_0_MASK     0x00FFFF00UL
#define PMB_SCP11_Q_ENERGY_0_SHIFT    8
#define PMB_SCP11_Q_ENERGY_0_SIGNED   0

/* Register SCP_NOTCHENERGY_1_I (PMR_SCP11) */
#define PMB_SCP11_NOTCHENERGY_1_I     0x025C
#define ABS_PMB_SCP11_NOTCHENERGY_1_I 0x0205EA5CUL

#define PMB_SCP11_I_ENERGY_1_MASK     0x00FFFF00UL
#define PMB_SCP11_I_ENERGY_1_SHIFT    8
#define PMB_SCP11_I_ENERGY_1_SIGNED   0

/* Register SCP_NOTCHENERGY_1_Q (PMR_SCP11) */
#define PMB_SCP11_NOTCHENERGY_1_Q     0x0260
#define ABS_PMB_SCP11_NOTCHENERGY_1_Q 0x0205EA60UL

#define PMB_SCP11_Q_ENERGY_1_MASK     0x00FFFF00UL
#define PMB_SCP11_Q_ENERGY_1_SHIFT    8
#define PMB_SCP11_Q_ENERGY_1_SIGNED   0

/* Register SCP_NOTCHENERGY_2_I (PMR_SCP11) */
#define PMB_SCP11_NOTCHENERGY_2_I     0x0264
#define ABS_PMB_SCP11_NOTCHENERGY_2_I 0x0205EA64UL

#define PMB_SCP11_I_ENERGY_2_MASK     0x00FFFF00UL
#define PMB_SCP11_I_ENERGY_2_SHIFT    8
#define PMB_SCP11_I_ENERGY_2_SIGNED   0

/* Register SCP_NOTCHENERGY_2_Q (PMR_SCP11) */
#define PMB_SCP11_NOTCHENERGY_2_Q     0x0268
#define ABS_PMB_SCP11_NOTCHENERGY_2_Q 0x0205EA68UL

#define PMB_SCP11_Q_ENERGY_2_MASK     0x00FFFF00UL
#define PMB_SCP11_Q_ENERGY_2_SHIFT    8
#define PMB_SCP11_Q_ENERGY_2_SIGNED   0

/* Register SCP_NOTCHENERGY_3_I (PMR_SCP11) */
#define PMB_SCP11_NOTCHENERGY_3_I     0x026C
#define ABS_PMB_SCP11_NOTCHENERGY_3_I 0x0205EA6CUL

#define PMB_SCP11_I_ENERGY_3_MASK     0x00FFFF00UL
#define PMB_SCP11_I_ENERGY_3_SHIFT    8
#define PMB_SCP11_I_ENERGY_3_SIGNED   0

/* Register SCP_NOTCHENERGY_3_Q (PMR_SCP11) */
#define PMB_SCP11_NOTCHENERGY_3_Q     0x0270
#define ABS_PMB_SCP11_NOTCHENERGY_3_Q 0x0205EA70UL

#define PMB_SCP11_Q_ENERGY_3_MASK     0x00FFFF00UL
#define PMB_SCP11_Q_ENERGY_3_SHIFT    8
#define PMB_SCP11_Q_ENERGY_3_SIGNED   0

/* Register SCP_NOTCHENERGY_4_I (PMR_SCP11) */
#define PMB_SCP11_NOTCHENERGY_4_I     0x0274
#define ABS_PMB_SCP11_NOTCHENERGY_4_I 0x0205EA74UL

#define PMB_SCP11_I_ENERGY_4_MASK     0x00FFFF00UL
#define PMB_SCP11_I_ENERGY_4_SHIFT    8
#define PMB_SCP11_I_ENERGY_4_SIGNED   0

/* Register SCP_NOTCHENERGY_4_Q (PMR_SCP11) */
#define PMB_SCP11_NOTCHENERGY_4_Q     0x0278
#define ABS_PMB_SCP11_NOTCHENERGY_4_Q 0x0205EA78UL

#define PMB_SCP11_Q_ENERGY_4_MASK     0x00FFFF00UL
#define PMB_SCP11_Q_ENERGY_4_SHIFT    8
#define PMB_SCP11_Q_ENERGY_4_SIGNED   0

/* Register SCP_NOTCH_BYPASS (PMR_SCP11) */
#define PMB_SCP11_NOTCH_BYPASS        0x027C
#define ABS_PMB_SCP11_NOTCH_BYPASS    0x0205EA7CUL

#define PMB_SCP11_NOTCH_ACCUM_MASK    0x00400000UL
#define PMB_SCP11_NOTCH_ACCUM_SHIFT   22
#define PMB_SCP11_NOTCH_ACCUM_SIGNED  0

#define PMB_SCP11_NOTCH_BYPASS_MASK   0x00800000UL
#define PMB_SCP11_NOTCH_BYPASS_SHIFT  23
#define PMB_SCP11_NOTCH_BYPASS_SIGNED 0

/* Register SCP_IMPULSE_NOISE_CONTROL (PMR_SCP11) */
#define PMB_SCP11_IMPULSE_NOISE_CONTROL      0x0280
#define ABS_PMB_SCP11_IMPULSE_NOISE_CONTROL  0x0205EA80UL

#define PMB_SCP11_NOISE_FILTER_ENABLE_MASK   0x00800000UL
#define PMB_SCP11_NOISE_FILTER_ENABLE_SHIFT  23
#define PMB_SCP11_NOISE_FILTER_ENABLE_SIGNED 0

/* Register SCP_IMPULSE_NOISE_BURST_COUNT (PMR_SCP11) */
#define PMB_SCP11_IMPULSE_NOISE_BURST_COUNT     0x0284
#define ABS_PMB_SCP11_IMPULSE_NOISE_BURST_COUNT 0x0205EA84UL

#define PMB_SCP11_NOISE_BURST_COUNT_MASK        0x0000FF00UL
#define PMB_SCP11_NOISE_BURST_COUNT_SHIFT       8
#define PMB_SCP11_NOISE_BURST_COUNT_SIGNED      0

/* Register SCP_IMPULSE_NOISE_SAMPLE_COUNT (PMR_SCP11) */
#define PMB_SCP11_IMPULSE_NOISE_SAMPLE_COUNT     0x0288
#define ABS_PMB_SCP11_IMPULSE_NOISE_SAMPLE_COUNT 0x0205EA88UL

#define PMB_SCP11_NOISE_SAMPLE_COUNT_MASK        0x0000FF00UL
#define PMB_SCP11_NOISE_SAMPLE_COUNT_SHIFT       8
#define PMB_SCP11_NOISE_SAMPLE_COUNT_SIGNED      0

/* Register SCP_IMPULSE_NOISE_ENERGY (PMR_SCP11) */
#define PMB_SCP11_IMPULSE_NOISE_ENERGY     0x028C
#define ABS_PMB_SCP11_IMPULSE_NOISE_ENERGY 0x0205EA8CUL

#define PMB_SCP11_NOISE_ENERGY_MASK        0x00FFFF00UL
#define PMB_SCP11_NOISE_ENERGY_SHIFT       8
#define PMB_SCP11_NOISE_ENERGY_SIGNED      0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_1 (PMR_SCP11) */
#define PMB_SCP11_IMPULSE_NOISE_THRESHOLD_1     0x0290
#define ABS_PMB_SCP11_IMPULSE_NOISE_THRESHOLD_1 0x0205EA90UL

#define PMB_SCP11_T1_MASK                       0x000000FFUL
#define PMB_SCP11_T1_SHIFT                      0
#define PMB_SCP11_T1_SIGNED                     0

#define PMB_SCP11_T2_MASK                       0x0000FF00UL
#define PMB_SCP11_T2_SHIFT                      8
#define PMB_SCP11_T2_SIGNED                     0

#define PMB_SCP11_T3_MASK                       0x00FF0000UL
#define PMB_SCP11_T3_SHIFT                      16
#define PMB_SCP11_T3_SIGNED                     0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_2 (PMR_SCP11) */
#define PMB_SCP11_IMPULSE_NOISE_THRESHOLD_2     0x0294
#define ABS_PMB_SCP11_IMPULSE_NOISE_THRESHOLD_2 0x0205EA94UL

#define PMB_SCP11_T4_MASK                       0x000000FFUL
#define PMB_SCP11_T4_SHIFT                      0
#define PMB_SCP11_T4_SIGNED                     0

#define PMB_SCP11_T5_MASK                       0x0000FF00UL
#define PMB_SCP11_T5_SHIFT                      8
#define PMB_SCP11_T5_SIGNED                     0

#define PMB_SCP11_T6_MASK                       0x00FF0000UL
#define PMB_SCP11_T6_SHIFT                      16
#define PMB_SCP11_T6_SIGNED                     0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_3 (PMR_SCP11) */
#define PMB_SCP11_IMPULSE_NOISE_THRESHOLD_3     0x0298
#define ABS_PMB_SCP11_IMPULSE_NOISE_THRESHOLD_3 0x0205EA98UL

#define PMB_SCP11_T7_MASK                       0x000000FFUL
#define PMB_SCP11_T7_SHIFT                      0
#define PMB_SCP11_T7_SIGNED                     0

#define PMB_SCP11_T8_MASK                       0x0000FF00UL
#define PMB_SCP11_T8_SHIFT                      8
#define PMB_SCP11_T8_SIGNED                     0

#define PMB_SCP11_T9_MASK                       0x00FF0000UL
#define PMB_SCP11_T9_SHIFT                      16
#define PMB_SCP11_T9_SIGNED                     0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_4 (PMR_SCP11) */
#define PMB_SCP11_IMPULSE_NOISE_THRESHOLD_4     0x029C
#define ABS_PMB_SCP11_IMPULSE_NOISE_THRESHOLD_4 0x0205EA9CUL

#define PMB_SCP11_T10_MASK                      0x000000FFUL
#define PMB_SCP11_T10_SHIFT                     0
#define PMB_SCP11_T10_SIGNED                    0

#define PMB_SCP11_T11_MASK                      0x0000FF00UL
#define PMB_SCP11_T11_SHIFT                     8
#define PMB_SCP11_T11_SIGNED                    0

#define PMB_SCP11_T12_MASK                      0x00FF0000UL
#define PMB_SCP11_T12_SHIFT                     16
#define PMB_SCP11_T12_SIGNED                    0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_5 (PMR_SCP11) */
#define PMB_SCP11_IMPULSE_NOISE_THRESHOLD_5     0x02A0
#define ABS_PMB_SCP11_IMPULSE_NOISE_THRESHOLD_5 0x0205EAA0UL

#define PMB_SCP11_T13_MASK                      0x000000FFUL
#define PMB_SCP11_T13_SHIFT                     0
#define PMB_SCP11_T13_SIGNED                    0

#define PMB_SCP11_T14_MASK                      0x0000FF00UL
#define PMB_SCP11_T14_SHIFT                     8
#define PMB_SCP11_T14_SIGNED                    0

#define PMB_SCP11_T15_MASK                      0x00FF0000UL
#define PMB_SCP11_T15_SHIFT                     16
#define PMB_SCP11_T15_SIGNED                    0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_6 (PMR_SCP11) */
#define PMB_SCP11_IMPULSE_NOISE_THRESHOLD_6     0x02A4
#define ABS_PMB_SCP11_IMPULSE_NOISE_THRESHOLD_6 0x0205EAA4UL

#define PMB_SCP11_T16_MASK                      0x00FF0000UL
#define PMB_SCP11_T16_SHIFT                     16
#define PMB_SCP11_T16_SIGNED                    0

/* Register SCP_IMPULSE_FILTER_BYPASS (PMR_SCP11) */
#define PMB_SCP11_IMPULSE_FILTER_BYPASS     0x02A8
#define ABS_PMB_SCP11_IMPULSE_FILTER_BYPASS 0x0205EAA8UL

#define PMB_SCP11_IMP_BYPASS_MASK           0x00800000UL
#define PMB_SCP11_IMP_BYPASS_SHIFT          23
#define PMB_SCP11_IMP_BYPASS_SIGNED         0

/* Register SCP_HSYNC_OUT_START (PMR_SCP11) */
#define PMB_SCP11_HSYNC_OUT_START        0x02C0
#define ABS_PMB_SCP11_HSYNC_OUT_START    0x0205EAC0UL

#define PMB_SCP11_HSYNC_OUT_START_MASK   0x00FFFF00UL
#define PMB_SCP11_HSYNC_OUT_START_SHIFT  8
#define PMB_SCP11_HSYNC_OUT_START_SIGNED 0

/* Register SCP_HSYNC_OUT_END (PMR_SCP11) */
#define PMB_SCP11_HSYNC_OUT_END        0x02C4
#define ABS_PMB_SCP11_HSYNC_OUT_END    0x0205EAC4UL

#define PMB_SCP11_HSYNC_OUT_END_MASK   0x00FFFF00UL
#define PMB_SCP11_HSYNC_OUT_END_SHIFT  8
#define PMB_SCP11_HSYNC_OUT_END_SIGNED 0

/* Register SCP_HSYNC_OUT_POLARITY (PMR_SCP11) */
#define PMB_SCP11_HSYNC_OUT_POLARITY        0x02C8
#define ABS_PMB_SCP11_HSYNC_OUT_POLARITY    0x0205EAC8UL

#define PMB_SCP11_HSYNC_OUT_POLARITY_MASK   0x00800000UL
#define PMB_SCP11_HSYNC_OUT_POLARITY_SHIFT  23
#define PMB_SCP11_HSYNC_OUT_POLARITY_SIGNED 0

/* Register SCP_VSYNC_OUT_SYMBOL_START (PMR_SCP11) */
#define PMB_SCP11_VSYNC_OUT_SYMBOL_START        0x02CC
#define ABS_PMB_SCP11_VSYNC_OUT_SYMBOL_START    0x0205EACCUL

#define PMB_SCP11_VSYNC_OUT_SYMBOL_START_MASK   0x00FFFF00UL
#define PMB_SCP11_VSYNC_OUT_SYMBOL_START_SHIFT  8
#define PMB_SCP11_VSYNC_OUT_SYMBOL_START_SIGNED 0

/* Register SCP_VSYNC_OUT_SAMPLE_START (PMR_SCP11) */
#define PMB_SCP11_VSYNC_OUT_SAMPLE_START        0x02D0
#define ABS_PMB_SCP11_VSYNC_OUT_SAMPLE_START    0x0205EAD0UL

#define PMB_SCP11_VSYNC_OUT_SAMPLE_START_MASK   0x00FFFF00UL
#define PMB_SCP11_VSYNC_OUT_SAMPLE_START_SHIFT  8
#define PMB_SCP11_VSYNC_OUT_SAMPLE_START_SIGNED 0

/* Register SCP_VSYNC_OUT_SYMBOL_END (PMR_SCP11) */
#define PMB_SCP11_VSYNC_OUT_SYMBOL_END        0x02D4
#define ABS_PMB_SCP11_VSYNC_OUT_SYMBOL_END    0x0205EAD4UL

#define PMB_SCP11_VSYNC_OUT_SYMBOL_END_MASK   0x00FFFF00UL
#define PMB_SCP11_VSYNC_OUT_SYMBOL_END_SHIFT  8
#define PMB_SCP11_VSYNC_OUT_SYMBOL_END_SIGNED 0

/* Register SCP_VSYNC_OUT_SAMPLE_END (PMR_SCP11) */
#define PMB_SCP11_VSYNC_OUT_SAMPLE_END        0x02D8
#define ABS_PMB_SCP11_VSYNC_OUT_SAMPLE_END    0x0205EAD8UL

#define PMB_SCP11_VSYNC_OUT_SAMPLE_END_MASK   0x00FFFF00UL
#define PMB_SCP11_VSYNC_OUT_SAMPLE_END_SHIFT  8
#define PMB_SCP11_VSYNC_OUT_SAMPLE_END_SIGNED 0

/* Register SCP_VSYNC_OUT_POLARITY (PMR_SCP11) */
#define PMB_SCP11_VSYNC_OUT_POLARITY        0x02DC
#define ABS_PMB_SCP11_VSYNC_OUT_POLARITY    0x0205EADCUL

#define PMB_SCP11_VSYNC_OUT_POLARITY_MASK   0x00800000UL
#define PMB_SCP11_VSYNC_OUT_POLARITY_SHIFT  23
#define PMB_SCP11_VSYNC_OUT_POLARITY_SIGNED 0

/* Register SCP_HSYNC_IN_START_SAMPLE (PMR_SCP11) */
#define PMB_SCP11_HSYNC_IN_START_SAMPLE        0x02E0
#define ABS_PMB_SCP11_HSYNC_IN_START_SAMPLE    0x0205EAE0UL

#define PMB_SCP11_HSYNC_IN_START_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP11_HSYNC_IN_START_SAMPLE_SHIFT  8
#define PMB_SCP11_HSYNC_IN_START_SAMPLE_SIGNED 0

/* Register SCP_HSYNC_IN_START_OFFSET (PMR_SCP11) */
#define PMB_SCP11_HSYNC_IN_START_OFFSET        0x02E4
#define ABS_PMB_SCP11_HSYNC_IN_START_OFFSET    0x0205EAE4UL

#define PMB_SCP11_HSYNC_IN_START_OFFSET_MASK   0x00000F00UL
#define PMB_SCP11_HSYNC_IN_START_OFFSET_SHIFT  8
#define PMB_SCP11_HSYNC_IN_START_OFFSET_SIGNED 0

/* Register SCP_HSYNC_IN_END_SAMPLE (PMR_SCP11) */
#define PMB_SCP11_HSYNC_IN_END_SAMPLE        0x02E8
#define ABS_PMB_SCP11_HSYNC_IN_END_SAMPLE    0x0205EAE8UL

#define PMB_SCP11_HSYNC_IN_END_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP11_HSYNC_IN_END_SAMPLE_SHIFT  8
#define PMB_SCP11_HSYNC_IN_END_SAMPLE_SIGNED 0

/* Register SCP_HSYNC_IN_END_OFFSET (PMR_SCP11) */
#define PMB_SCP11_HSYNC_IN_END_OFFSET        0x02EC
#define ABS_PMB_SCP11_HSYNC_IN_END_OFFSET    0x0205EAECUL

#define PMB_SCP11_HSYNC_IN_END_OFFSET_MASK   0x00000F00UL
#define PMB_SCP11_HSYNC_IN_END_OFFSET_SHIFT  8
#define PMB_SCP11_HSYNC_IN_END_OFFSET_SIGNED 0

/* Register SCP_HSYNC_IN_POLARITY (PMR_SCP11) */
#define PMB_SCP11_HSYNC_IN_POLARITY        0x02F0
#define ABS_PMB_SCP11_HSYNC_IN_POLARITY    0x0205EAF0UL

#define PMB_SCP11_HSYNC_IN_POLARITY_MASK   0x00800000UL
#define PMB_SCP11_HSYNC_IN_POLARITY_SHIFT  23
#define PMB_SCP11_HSYNC_IN_POLARITY_SIGNED 0

/* Register SCP_VSYNC_IN_START_SYMBOL (PMR_SCP11) */
#define PMB_SCP11_VSYNC_IN_START_SYMBOL        0x02F4
#define ABS_PMB_SCP11_VSYNC_IN_START_SYMBOL    0x0205EAF4UL

#define PMB_SCP11_VSYNC_IN_START_SYMBOL_MASK   0x00FFFF00UL
#define PMB_SCP11_VSYNC_IN_START_SYMBOL_SHIFT  8
#define PMB_SCP11_VSYNC_IN_START_SYMBOL_SIGNED 0

/* Register SCP_VSYNC_IN_START_SAMPLE (PMR_SCP11) */
#define PMB_SCP11_VSYNC_IN_START_SAMPLE        0x02F8
#define ABS_PMB_SCP11_VSYNC_IN_START_SAMPLE    0x0205EAF8UL

#define PMB_SCP11_VSYNC_IN_START_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP11_VSYNC_IN_START_SAMPLE_SHIFT  8
#define PMB_SCP11_VSYNC_IN_START_SAMPLE_SIGNED 0

/* Register SCP_VSYNC_IN_END_SYMBOL (PMR_SCP11) */
#define PMB_SCP11_VSYNC_IN_END_SYMBOL        0x02FC
#define ABS_PMB_SCP11_VSYNC_IN_END_SYMBOL    0x0205EAFCUL

#define PMB_SCP11_VSYNC_IN_END_SYMBOL_MASK   0x00FFFF00UL
#define PMB_SCP11_VSYNC_IN_END_SYMBOL_SHIFT  8
#define PMB_SCP11_VSYNC_IN_END_SYMBOL_SIGNED 0

/* Register SCP_VSYNC_IN_END_SAMPLE (PMR_SCP11) */
#define PMB_SCP11_VSYNC_IN_END_SAMPLE        0x0300
#define ABS_PMB_SCP11_VSYNC_IN_END_SAMPLE    0x0205EB00UL

#define PMB_SCP11_VSYNC_IN_END_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP11_VSYNC_IN_END_SAMPLE_SHIFT  8
#define PMB_SCP11_VSYNC_IN_END_SAMPLE_SIGNED 0

/* Register SCP_VSYNC_IN_POLARITY (PMR_SCP11) */
#define PMB_SCP11_VSYNC_IN_POLARITY        0x0304
#define ABS_PMB_SCP11_VSYNC_IN_POLARITY    0x0205EB04UL

#define PMB_SCP11_VSYNC_IN_POLARITY_MASK   0x00800000UL
#define PMB_SCP11_VSYNC_IN_POLARITY_SHIFT  23
#define PMB_SCP11_VSYNC_IN_POLARITY_SIGNED 0

/* Register SCP_DRM_DECIMATOR_CTRL (PMR_SCP11) */
#define PMB_SCP11_DRM_DECIMATOR_CTRL     0x0330
#define ABS_PMB_SCP11_DRM_DECIMATOR_CTRL 0x0205EB30UL

#define PMB_SCP11_DRM_DEC_RATIO_MASK     0x00000F00UL
#define PMB_SCP11_DRM_DEC_RATIO_SHIFT    8
#define PMB_SCP11_DRM_DEC_RATIO_SIGNED   0

#define PMB_SCP11_DRM_DEC_EN_MASK        0x00001000UL
#define PMB_SCP11_DRM_DEC_EN_SHIFT       12
#define PMB_SCP11_DRM_DEC_EN_SIGNED      0

/* Register SCP_CORE_ID (PMR_SCP11) */
#define PMB_SCP11_CORE_ID            0x0340
#define ABS_PMB_SCP11_CORE_ID        0x0205EB40UL

#define PMB_SCP11_CORE_CONFIG_MASK   0x000000FFUL
#define PMB_SCP11_CORE_CONFIG_SHIFT  0
#define PMB_SCP11_CORE_CONFIG_SIGNED 0

#define PMB_SCP11_CORE_ID_MASK       0x0000FF00UL
#define PMB_SCP11_CORE_ID_SHIFT      8
#define PMB_SCP11_CORE_ID_SIGNED     0

#define PMB_SCP11_GROUP_ID_MASK      0x00FF0000UL
#define PMB_SCP11_GROUP_ID_SHIFT     16
#define PMB_SCP11_GROUP_ID_SIGNED    0

/* Register SCP_CORE_REVISION (PMR_SCP11) */
#define PMB_SCP11_CORE_REVISION          0x0350
#define ABS_PMB_SCP11_CORE_REVISION      0x0205EB50UL

#define PMB_SCP11_MAINTENANCE_REV_MASK   0x000000FFUL
#define PMB_SCP11_MAINTENANCE_REV_SHIFT  0
#define PMB_SCP11_MAINTENANCE_REV_SIGNED 0

#define PMB_SCP11_MINOR_REV_MASK         0x0000FF00UL
#define PMB_SCP11_MINOR_REV_SHIFT        8
#define PMB_SCP11_MINOR_REV_SIGNED       0

#define PMB_SCP11_MAJOR_REV_MASK         0x00FF0000UL
#define PMB_SCP11_MAJOR_REV_SHIFT        16
#define PMB_SCP11_MAJOR_REV_SIGNED       0

/* Register SCP_TBUS_CONTROL (PMR_SCP11) */
#define PMB_SCP11_TBUS_CONTROL              0x0380
#define ABS_PMB_SCP11_TBUS_CONTROL          0x0205EB80UL

#define PMB_SCP11_TBUS_OUTPUT_STALL_MASK    0x00100000UL
#define PMB_SCP11_TBUS_OUTPUT_STALL_SHIFT   20
#define PMB_SCP11_TBUS_OUTPUT_STALL_SIGNED  0

#define PMB_SCP11_TBUS_OUTPUT_ENABLE_MASK   0x00200000UL
#define PMB_SCP11_TBUS_OUTPUT_ENABLE_SHIFT  21
#define PMB_SCP11_TBUS_OUTPUT_ENABLE_SIGNED 0

#define PMB_SCP11_TBUS_DEBUG_MODE_MASK      0x00400000UL
#define PMB_SCP11_TBUS_DEBUG_MODE_SHIFT     22
#define PMB_SCP11_TBUS_DEBUG_MODE_SIGNED    0

#define PMB_SCP11_TBUS_OUTPUT_MODE_MASK     0x00800000UL
#define PMB_SCP11_TBUS_OUTPUT_MODE_SHIFT    23
#define PMB_SCP11_TBUS_OUTPUT_MODE_SIGNED   0

/* Register SCP_TBUS_DEBUG_DATA (PMR_SCP11) */
#define PMB_SCP11_TBUS_DEBUG_DATA             0x0384
#define ABS_PMB_SCP11_TBUS_DEBUG_DATA         0x0205EB84UL

#define PMB_SCP11_TBUS_DEBUG_DATAOUT_Q_MASK   0x00000FFFUL
#define PMB_SCP11_TBUS_DEBUG_DATAOUT_Q_SHIFT  0
#define PMB_SCP11_TBUS_DEBUG_DATAOUT_Q_SIGNED 0

#define PMB_SCP11_TBUS_DEBUG_DATAOUT_I_MASK   0x00FFF000UL
#define PMB_SCP11_TBUS_DEBUG_DATAOUT_I_SHIFT  12
#define PMB_SCP11_TBUS_DEBUG_DATAOUT_I_SIGNED 0

/* Register SCP_TBUS_DEBUG_EOP (PMR_SCP11) */
#define PMB_SCP11_TBUS_DEBUG_EOP        0x0388
#define ABS_PMB_SCP11_TBUS_DEBUG_EOP    0x0205EB88UL

#define PMB_SCP11_TBUS_DEBUG_EOP_MASK   0x00800000UL
#define PMB_SCP11_TBUS_DEBUG_EOP_SHIFT  23
#define PMB_SCP11_TBUS_DEBUG_EOP_SIGNED 0

/* Register SCP_TBUS_DEBUG_VALID (PMR_SCP11) */
#define PMB_SCP11_TBUS_DEBUG_VALID           0x038C
#define ABS_PMB_SCP11_TBUS_DEBUG_VALID       0x0205EB8CUL

#define PMB_SCP11_TBUS_DEBUG_VALIDOUT_MASK   0x00800000UL
#define PMB_SCP11_TBUS_DEBUG_VALIDOUT_SHIFT  23
#define PMB_SCP11_TBUS_DEBUG_VALIDOUT_SIGNED 0

/* Register SCP_ISCR_CONTROL (PMR_SCP11) */
#define PMB_SCP11_ISCR_CONTROL       0x0390
#define ABS_PMB_SCP11_ISCR_CONTROL   0x0205EB90UL

#define PMB_SCP11_ISCR_ENABLE_MASK   0x00000100UL
#define PMB_SCP11_ISCR_ENABLE_SHIFT  8
#define PMB_SCP11_ISCR_ENABLE_SIGNED 0

/* Register SCP_ISCR_COUNTER0 (PMR_SCP11) */
#define PMB_SCP11_ISCR_COUNTER0           0x0394
#define ABS_PMB_SCP11_ISCR_COUNTER0       0x0205EB94UL

#define PMB_SCP11_ISCR_COUNTER_LOW_MASK   0x00FFFFFFUL
#define PMB_SCP11_ISCR_COUNTER_LOW_SHIFT  0
#define PMB_SCP11_ISCR_COUNTER_LOW_SIGNED 0

/* Register SCP_ISCR_COUNTER1 (PMR_SCP11) */
#define PMB_SCP11_ISCR_COUNTER1            0x0398
#define ABS_PMB_SCP11_ISCR_COUNTER1        0x0205EB98UL

#define PMB_SCP11_ISCR_COUNTER_HIGH_MASK   0x00FFFFFFUL
#define PMB_SCP11_ISCR_COUNTER_HIGH_SHIFT  0
#define PMB_SCP11_ISCR_COUNTER_HIGH_SIGNED 0

/* Register SCP_ISCR_STATUS0 (PMR_SCP11) */
#define PMB_SCP11_ISCR_STATUS0              0x039C
#define ABS_PMB_SCP11_ISCR_STATUS0          0x0205EB9CUL

#define PMB_SCP11_ISCR_SYM_START_LOW_MASK   0x00FFFFFFUL
#define PMB_SCP11_ISCR_SYM_START_LOW_SHIFT  0
#define PMB_SCP11_ISCR_SYM_START_LOW_SIGNED 0

/* Register SCP_ISCR_STATUS1 (PMR_SCP11) */
#define PMB_SCP11_ISCR_STATUS1               0x03A0
#define ABS_PMB_SCP11_ISCR_STATUS1           0x0205EBA0UL

#define PMB_SCP11_ISCR_SYM_START_HIGH_MASK   0x00FFFFFFUL
#define PMB_SCP11_ISCR_SYM_START_HIGH_SHIFT  0
#define PMB_SCP11_ISCR_SYM_START_HIGH_SIGNED 0

/* Register SCP_CONFIGURATION (PMR_SCP11) */
#define PMB_SCP11_CONFIGURATION                   0x03A4
#define ABS_PMB_SCP11_CONFIGURATION               0x0205EBA4UL

#define PMB_SCP11_CONFIGURATION_DRM_DECIM_MASK    0x00000002UL
#define PMB_SCP11_CONFIGURATION_DRM_DECIM_SHIFT   1
#define PMB_SCP11_CONFIGURATION_DRM_DECIM_SIGNED  0

#define PMB_SCP11_CONFIGURATION_EARLY_GAIN_MASK   0x00000010UL
#define PMB_SCP11_CONFIGURATION_EARLY_GAIN_SHIFT  4
#define PMB_SCP11_CONFIGURATION_EARLY_GAIN_SIGNED 0

#define PMB_SCP11_CONFIGURATION_MIXER_MASK        0x00000080UL
#define PMB_SCP11_CONFIGURATION_MIXER_SHIFT       7
#define PMB_SCP11_CONFIGURATION_MIXER_SIGNED      0

#define PMB_SCP11_CONFIGURATION_CIC_MASK          0x00000400UL
#define PMB_SCP11_CONFIGURATION_CIC_SHIFT         10
#define PMB_SCP11_CONFIGURATION_CIC_SIGNED        0

#define PMB_SCP11_CONFIGURATION_NOTCH_MASK        0x00001800UL
#define PMB_SCP11_CONFIGURATION_NOTCH_SHIFT       11
#define PMB_SCP11_CONFIGURATION_NOTCH_SIGNED      0

#define PMB_SCP11_CONFIGURATION_LATE_GAIN_MASK    0x00002000UL
#define PMB_SCP11_CONFIGURATION_LATE_GAIN_SHIFT   13
#define PMB_SCP11_CONFIGURATION_LATE_GAIN_SIGNED  0

#define PMB_SCP11_CONFIGURATION_IMPULSE_MASK      0x00004000UL
#define PMB_SCP11_CONFIGURATION_IMPULSE_SHIFT     14
#define PMB_SCP11_CONFIGURATION_IMPULSE_SIGNED    0

#define PMB_SCP11_CONFIGURATION_VID_SYNC_MASK     0x00010000UL
#define PMB_SCP11_CONFIGURATION_VID_SYNC_SHIFT    16
#define PMB_SCP11_CONFIGURATION_VID_SYNC_SIGNED   0

#define PMB_SCP11_CONFIGURATION_DMAOP_MASK        0x00020000UL
#define PMB_SCP11_CONFIGURATION_DMAOP_SHIFT       17
#define PMB_SCP11_CONFIGURATION_DMAOP_SIGNED      0

/* Register SCP_CONTROL (PMR_SCP12) */
#define PMB_SCP12_CONTROL                    0x0000
#define ABS_PMB_SCP12_CONTROL                0x0205F000UL

#define PMB_SCP12_N_SEL_MASK                 0x0000000FUL
#define PMB_SCP12_N_SEL_SHIFT                0
#define PMB_SCP12_N_SEL_SIGNED               0

#define PMB_SCP12_P_SEL_MASK                 0x00000030UL
#define PMB_SCP12_P_SEL_SHIFT                4
#define PMB_SCP12_P_SEL_SIGNED               0

#define PMB_SCP12_FORMAT_MASK                0x00000040UL
#define PMB_SCP12_FORMAT_SHIFT               6
#define PMB_SCP12_FORMAT_SIGNED              0

#define PMB_SCP12_SOURCE_MASK                0x00000180UL
#define PMB_SCP12_SOURCE_SHIFT               7
#define PMB_SCP12_SOURCE_SIGNED              0

#define PMB_SCP12_INPUT_MODE_MASK            0x00000200UL
#define PMB_SCP12_INPUT_MODE_SHIFT           9
#define PMB_SCP12_INPUT_MODE_SIGNED          0

#define PMB_SCP12_INVERT_SPECTRUM_MASK       0x00000400UL
#define PMB_SCP12_INVERT_SPECTRUM_SHIFT      10
#define PMB_SCP12_INVERT_SPECTRUM_SIGNED     0

#define PMB_SCP12_SYNCHRONIZE_UPDATES_MASK   0x00000800UL
#define PMB_SCP12_SYNCHRONIZE_UPDATES_SHIFT  11
#define PMB_SCP12_SYNCHRONIZE_UPDATES_SIGNED 0

#define PMB_SCP12_RESET_MASK                 0x00001000UL
#define PMB_SCP12_RESET_SHIFT                12
#define PMB_SCP12_RESET_SIGNED               0

#define PMB_SCP12_CLEAR_PHASE_MASK           0x00002000UL
#define PMB_SCP12_CLEAR_PHASE_SHIFT          13
#define PMB_SCP12_CLEAR_PHASE_SIGNED         0

#define PMB_SCP12_SET_SCP_POWER_MASK         0x0000C000UL
#define PMB_SCP12_SET_SCP_POWER_SHIFT        14
#define PMB_SCP12_SET_SCP_POWER_SIGNED       0

#define PMB_SCP12_SET_ADC_POWER_MASK         0x00030000UL
#define PMB_SCP12_SET_ADC_POWER_SHIFT        16
#define PMB_SCP12_SET_ADC_POWER_SIGNED       0

#define PMB_SCP12_SET_ACTIVE_FRAME_MASK      0x000C0000UL
#define PMB_SCP12_SET_ACTIVE_FRAME_SHIFT     18
#define PMB_SCP12_SET_ACTIVE_FRAME_SIGNED    0

#define PMB_SCP12_STC_FRAME_START_MASK       0x00100000UL
#define PMB_SCP12_STC_FRAME_START_SHIFT      20
#define PMB_SCP12_STC_FRAME_START_SIGNED     0

#define PMB_SCP12_MODE_MASK                  0x00E00000UL
#define PMB_SCP12_MODE_SHIFT                 21
#define PMB_SCP12_MODE_SIGNED                0

/* Register SCP_STATUS (PMR_SCP12) */
#define PMB_SCP12_STATUS              0x0004
#define ABS_PMB_SCP12_STATUS          0x0205F004UL

#define PMB_SCP12_POWER_MASK          0x0000C000UL
#define PMB_SCP12_POWER_SHIFT         14
#define PMB_SCP12_POWER_SIGNED        0

#define PMB_SCP12_ADC_POWER_MASK      0x00030000UL
#define PMB_SCP12_ADC_POWER_SHIFT     16
#define PMB_SCP12_ADC_POWER_SIGNED    0

#define PMB_SCP12_ACTIVE_FRAME_MASK   0x00040000UL
#define PMB_SCP12_ACTIVE_FRAME_SHIFT  18
#define PMB_SCP12_ACTIVE_FRAME_SIGNED 0

#define PMB_SCP12_IRQ_DMA_OP_MASK     0x00400000UL
#define PMB_SCP12_IRQ_DMA_OP_SHIFT    22
#define PMB_SCP12_IRQ_DMA_OP_SIGNED   0

#define PMB_SCP12_IRQ_SCP_MASK        0x00800000UL
#define PMB_SCP12_IRQ_SCP_SHIFT       23
#define PMB_SCP12_IRQ_SCP_SIGNED      0

/* Register SCP_INTERRUPT_STATUS (PMR_SCP12) */
#define PMB_SCP12_INTERRUPT_STATUS           0x0008
#define ABS_PMB_SCP12_INTERRUPT_STATUS       0x0205F008UL

#define PMB_SCP12_TBUS_OVERFLOW_EVENT_MASK   0x00100000UL
#define PMB_SCP12_TBUS_OVERFLOW_EVENT_SHIFT  20
#define PMB_SCP12_TBUS_OVERFLOW_EVENT_SIGNED 0

#define PMB_SCP12_OVERFLOW_EVENT_MASK        0x00200000UL
#define PMB_SCP12_OVERFLOW_EVENT_SHIFT       21
#define PMB_SCP12_OVERFLOW_EVENT_SIGNED      0

#define PMB_SCP12_COMPARE_EVENT_MASK         0x00400000UL
#define PMB_SCP12_COMPARE_EVENT_SHIFT        22
#define PMB_SCP12_COMPARE_EVENT_SIGNED       0

#define PMB_SCP12_AGC_COUNTS_EVENT_MASK      0x00800000UL
#define PMB_SCP12_AGC_COUNTS_EVENT_SHIFT     23
#define PMB_SCP12_AGC_COUNTS_EVENT_SIGNED    0

/* Register SCP_INTERRUPT_ENABLE (PMR_SCP12) */
#define PMB_SCP12_INTERRUPT_ENABLE            0x000C
#define ABS_PMB_SCP12_INTERRUPT_ENABLE        0x0205F00CUL

#define PMB_SCP12_TBUS_OVERFLOW_ENABLE_MASK   0x00100000UL
#define PMB_SCP12_TBUS_OVERFLOW_ENABLE_SHIFT  20
#define PMB_SCP12_TBUS_OVERFLOW_ENABLE_SIGNED 0

#define PMB_SCP12_OVERFLOW_ENABLE_MASK        0x00200000UL
#define PMB_SCP12_OVERFLOW_ENABLE_SHIFT       21
#define PMB_SCP12_OVERFLOW_ENABLE_SIGNED      0

#define PMB_SCP12_COMPARE_ENABLE_MASK         0x00400000UL
#define PMB_SCP12_COMPARE_ENABLE_SHIFT        22
#define PMB_SCP12_COMPARE_ENABLE_SIGNED       0

#define PMB_SCP12_AGC_COUNTS_ENABLE_MASK      0x00800000UL
#define PMB_SCP12_AGC_COUNTS_ENABLE_SHIFT     23
#define PMB_SCP12_AGC_COUNTS_ENABLE_SIGNED    0

/* Register SCP_INTERRUPT_CLEAR (PMR_SCP12) */
#define PMB_SCP12_INTERRUPT_CLEAR            0x0010
#define ABS_PMB_SCP12_INTERRUPT_CLEAR        0x0205F010UL

#define PMB_SCP12_TBUS_OVERFLOW_CLEAR_MASK   0x00100000UL
#define PMB_SCP12_TBUS_OVERFLOW_CLEAR_SHIFT  20
#define PMB_SCP12_TBUS_OVERFLOW_CLEAR_SIGNED 0

#define PMB_SCP12_OVERFLOW_CLEAR_MASK        0x00200000UL
#define PMB_SCP12_OVERFLOW_CLEAR_SHIFT       21
#define PMB_SCP12_OVERFLOW_CLEAR_SIGNED      0

#define PMB_SCP12_COMPARE_CLEAR_MASK         0x00400000UL
#define PMB_SCP12_COMPARE_CLEAR_SHIFT        22
#define PMB_SCP12_COMPARE_CLEAR_SIGNED       0

#define PMB_SCP12_AGC_COUNTS_CLEAR_MASK      0x00800000UL
#define PMB_SCP12_AGC_COUNTS_CLEAR_SHIFT     23
#define PMB_SCP12_AGC_COUNTS_CLEAR_SIGNED    0

/* Register SCP_INPUT_SAMPLE (PMR_SCP12) */
#define PMB_SCP12_INPUT_SAMPLE     0x0014
#define ABS_PMB_SCP12_INPUT_SAMPLE 0x0205F014UL

#define PMB_SCP12_INPUT_Q_MASK     0x00000FFFUL
#define PMB_SCP12_INPUT_Q_SHIFT    0
#define PMB_SCP12_INPUT_Q_SIGNED   0

#define PMB_SCP12_INPUT_I_MASK     0x00FFF000UL
#define PMB_SCP12_INPUT_I_SHIFT    12
#define PMB_SCP12_INPUT_I_SIGNED   0

/* Register SCP_REFERENCE_CLOCK_CONTROL_N (PMR_SCP12) */
#define PMB_SCP12_REFERENCE_CLOCK_CONTROL_N     0x0018
#define ABS_PMB_SCP12_REFERENCE_CLOCK_CONTROL_N 0x0205F018UL

#define PMB_SCP12_N_MASK                        0x00FFFF00UL
#define PMB_SCP12_N_SHIFT                       8
#define PMB_SCP12_N_SIGNED                      0

/* Register SCP_REFERENCE_CLOCK_CONTROL_M (PMR_SCP12) */
#define PMB_SCP12_REFERENCE_CLOCK_CONTROL_M     0x001C
#define ABS_PMB_SCP12_REFERENCE_CLOCK_CONTROL_M 0x0205F01CUL

#define PMB_SCP12_M_MASK                        0x00FFFF00UL
#define PMB_SCP12_M_SHIFT                       8
#define PMB_SCP12_M_SIGNED                      0

/* Register SCP_CIC_BYPASS (PMR_SCP12) */
#define PMB_SCP12_CIC_BYPASS        0x0020
#define ABS_PMB_SCP12_CIC_BYPASS    0x0205F020UL

#define PMB_SCP12_CIC_BYPASS_MASK   0x00800000UL
#define PMB_SCP12_CIC_BYPASS_SHIFT  23
#define PMB_SCP12_CIC_BYPASS_SIGNED 0

/* Register SCP_RSSI_INPUT (PMR_SCP12) */
#define PMB_SCP12_RSSI_INPUT        0x0024
#define ABS_PMB_SCP12_RSSI_INPUT    0x0205F024UL

#define PMB_SCP12_RSSI_INPUT_MASK   0x000FFF00UL
#define PMB_SCP12_RSSI_INPUT_SHIFT  8
#define PMB_SCP12_RSSI_INPUT_SIGNED 0

/* Register SCP_CONTROL2 (PMR_SCP12) */
#define PMB_SCP12_CONTROL2                0x0028
#define ABS_PMB_SCP12_CONTROL2            0x0205F028UL

#define PMB_SCP12_WLAN_EDAGC_START_MASK   0x00800000UL
#define PMB_SCP12_WLAN_EDAGC_START_SHIFT  23
#define PMB_SCP12_WLAN_EDAGC_START_SIGNED 0

/* Register SCP_DMA_OUTPUT_CONTROL (PMR_SCP12) */
#define PMB_SCP12_DMA_OUTPUT_CONTROL     0x0040
#define ABS_PMB_SCP12_DMA_OUTPUT_CONTROL 0x0205F040UL

#define PMB_SCP12_DMA_SYNC_DEBUG_MASK    0x00100000UL
#define PMB_SCP12_DMA_SYNC_DEBUG_SHIFT   20
#define PMB_SCP12_DMA_SYNC_DEBUG_SIGNED  0

#define PMB_SCP12_DMA_SYNC_BYPASS_MASK   0x00200000UL
#define PMB_SCP12_DMA_SYNC_BYPASS_SHIFT  21
#define PMB_SCP12_DMA_SYNC_BYPASS_SIGNED 0

#define PMB_SCP12_DMA_SYNC_ENABLE_MASK   0x00400000UL
#define PMB_SCP12_DMA_SYNC_ENABLE_SHIFT  22
#define PMB_SCP12_DMA_SYNC_ENABLE_SIGNED 0

#define PMB_SCP12_BYPASS_MASK            0x00800000UL
#define PMB_SCP12_BYPASS_SHIFT           23
#define PMB_SCP12_BYPASS_SIGNED          0

/* Register SCP_DMA_OUTPUT_STATUS (PMR_SCP12) */
#define PMB_SCP12_DMA_OUTPUT_STATUS        0x0044
#define ABS_PMB_SCP12_DMA_OUTPUT_STATUS    0x0205F044UL

#define PMB_SCP12_DMA_SYNC_STATE_MASK      0x00180000UL
#define PMB_SCP12_DMA_SYNC_STATE_SHIFT     19
#define PMB_SCP12_DMA_SYNC_STATE_SIGNED    0

#define PMB_SCP12_OP_FIFO_NOT_EMPTY_MASK   0x00200000UL
#define PMB_SCP12_OP_FIFO_NOT_EMPTY_SHIFT  21
#define PMB_SCP12_OP_FIFO_NOT_EMPTY_SIGNED 0

#define PMB_SCP12_OP_FIFO_FULL_MASK        0x00400000UL
#define PMB_SCP12_OP_FIFO_FULL_SHIFT       22
#define PMB_SCP12_OP_FIFO_FULL_SIGNED      0

#define PMB_SCP12_OP_FIFO_HALF_FULL_MASK   0x00800000UL
#define PMB_SCP12_OP_FIFO_HALF_FULL_SHIFT  23
#define PMB_SCP12_OP_FIFO_HALF_FULL_SIGNED 0

/* Register SCP_DMA_OUTPUT_INTERRUPT_STATUS (PMR_SCP12) */
#define PMB_SCP12_DMA_OUTPUT_INTERRUPT_STATUS     0x0048
#define ABS_PMB_SCP12_DMA_OUTPUT_INTERRUPT_STATUS 0x0205F048UL

#define PMB_SCP12_OP_FIFO_NOT_EMPTY_EVENT_MASK    0x00200000UL
#define PMB_SCP12_OP_FIFO_NOT_EMPTY_EVENT_SHIFT   21
#define PMB_SCP12_OP_FIFO_NOT_EMPTY_EVENT_SIGNED  0

#define PMB_SCP12_OP_FIFO_FULL_EVENT_MASK         0x00400000UL
#define PMB_SCP12_OP_FIFO_FULL_EVENT_SHIFT        22
#define PMB_SCP12_OP_FIFO_FULL_EVENT_SIGNED       0

#define PMB_SCP12_OP_FIFO_HALF_FULL_EVENT_MASK    0x00800000UL
#define PMB_SCP12_OP_FIFO_HALF_FULL_EVENT_SHIFT   23
#define PMB_SCP12_OP_FIFO_HALF_FULL_EVENT_SIGNED  0

/* Register SCP_DMA_OUTPUT_INTERRUPT_ENABLE (PMR_SCP12) */
#define PMB_SCP12_DMA_OUTPUT_INTERRUPT_ENABLE     0x004C
#define ABS_PMB_SCP12_DMA_OUTPUT_INTERRUPT_ENABLE 0x0205F04CUL

#define PMB_SCP12_OP_FIFO_NOT_EMPTY_ENABLE_MASK   0x00200000UL
#define PMB_SCP12_OP_FIFO_NOT_EMPTY_ENABLE_SHIFT  21
#define PMB_SCP12_OP_FIFO_NOT_EMPTY_ENABLE_SIGNED 0

#define PMB_SCP12_OP_FIFO_FULL_ENABLE_MASK        0x00400000UL
#define PMB_SCP12_OP_FIFO_FULL_ENABLE_SHIFT       22
#define PMB_SCP12_OP_FIFO_FULL_ENABLE_SIGNED      0

#define PMB_SCP12_OP_FIFO_HALF_FULL_ENABLE_MASK   0x00800000UL
#define PMB_SCP12_OP_FIFO_HALF_FULL_ENABLE_SHIFT  23
#define PMB_SCP12_OP_FIFO_HALF_FULL_ENABLE_SIGNED 0

/* Register SCP_DMA_OUTPUT_INTERRUPT_CLEAR (PMR_SCP12) */
#define PMB_SCP12_DMA_OUTPUT_INTERRUPT_CLEAR     0x0050
#define ABS_PMB_SCP12_DMA_OUTPUT_INTERRUPT_CLEAR 0x0205F050UL

#define PMB_SCP12_OP_FIFO_NOT_EMPTY_CLEAR_MASK   0x00200000UL
#define PMB_SCP12_OP_FIFO_NOT_EMPTY_CLEAR_SHIFT  21
#define PMB_SCP12_OP_FIFO_NOT_EMPTY_CLEAR_SIGNED 0

#define PMB_SCP12_OP_FIFO_FULL_CLEAR_MASK        0x00400000UL
#define PMB_SCP12_OP_FIFO_FULL_CLEAR_SHIFT       22
#define PMB_SCP12_OP_FIFO_FULL_CLEAR_SIGNED      0

#define PMB_SCP12_OP_FIFO_HALF_FULL_CLEAR_MASK   0x00800000UL
#define PMB_SCP12_OP_FIFO_HALF_FULL_CLEAR_SHIFT  23
#define PMB_SCP12_OP_FIFO_HALF_FULL_CLEAR_SIGNED 0

/* Register SCP_DMA_OUTPUT_SAMPLE (PMR_SCP12) */
#define PMB_SCP12_DMA_OUTPUT_SAMPLE     0x0054
#define ABS_PMB_SCP12_DMA_OUTPUT_SAMPLE 0x0205F054UL

#define PMB_SCP12_START_TRANSFER_MASK   0x00000001UL
#define PMB_SCP12_START_TRANSFER_SHIFT  0
#define PMB_SCP12_START_TRANSFER_SIGNED 0

#define PMB_SCP12_OUTPUT_Q_MASK         0x0000FFF0UL
#define PMB_SCP12_OUTPUT_Q_SHIFT        4
#define PMB_SCP12_OUTPUT_Q_SIGNED       0

#define PMB_SCP12_OUTPUT_I_MASK         0xFFF00000UL
#define PMB_SCP12_OUTPUT_I_SHIFT        20
#define PMB_SCP12_OUTPUT_I_SIGNED       0

/* Register SCP_EARLY_COARSE_GAIN (PMR_SCP12) */
#define PMB_SCP12_EARLY_COARSE_GAIN        0x0060
#define ABS_PMB_SCP12_EARLY_COARSE_GAIN    0x0205F060UL

#define PMB_SCP12_EARLY_COARSE_GAIN_MASK   0x00800000UL
#define PMB_SCP12_EARLY_COARSE_GAIN_SHIFT  23
#define PMB_SCP12_EARLY_COARSE_GAIN_SIGNED 0

/* Register SCP_EARLY_FINE_GAIN_I (PMR_SCP12) */
#define PMB_SCP12_EARLY_FINE_GAIN_I     0x0064
#define ABS_PMB_SCP12_EARLY_FINE_GAIN_I 0x0205F064UL

#define PMB_SCP12_EARLY_I_GAIN_MASK     0x00FFE000UL
#define PMB_SCP12_EARLY_I_GAIN_SHIFT    13
#define PMB_SCP12_EARLY_I_GAIN_SIGNED   0

/* Register SCP_EARLY_FINE_GAIN_Q (PMR_SCP12) */
#define PMB_SCP12_EARLY_FINE_GAIN_Q     0x0068
#define ABS_PMB_SCP12_EARLY_FINE_GAIN_Q 0x0205F068UL

#define PMB_SCP12_EARLY_Q_GAIN_MASK     0x00FFE000UL
#define PMB_SCP12_EARLY_Q_GAIN_SHIFT    13
#define PMB_SCP12_EARLY_Q_GAIN_SIGNED   0

/* Register SCP_EARLY_ANGLE_IQ (PMR_SCP12) */
#define PMB_SCP12_EARLY_ANGLE_IQ           0x006C
#define ABS_PMB_SCP12_EARLY_ANGLE_IQ       0x0205F06CUL

#define PMB_SCP12_EARLY_I_TO_Q_GAIN_MASK   0x00FFE000UL
#define PMB_SCP12_EARLY_I_TO_Q_GAIN_SHIFT  13
#define PMB_SCP12_EARLY_I_TO_Q_GAIN_SIGNED 0

/* Register SCP_LATE_COARSE_GAIN (PMR_SCP12) */
#define PMB_SCP12_LATE_COARSE_GAIN        0x0074
#define ABS_PMB_SCP12_LATE_COARSE_GAIN    0x0205F074UL

#define PMB_SCP12_LATE_COARSE_GAIN_MASK   0x00800000UL
#define PMB_SCP12_LATE_COARSE_GAIN_SHIFT  23
#define PMB_SCP12_LATE_COARSE_GAIN_SIGNED 0

/* Register SCP_LATE_FINE_GAIN_I (PMR_SCP12) */
#define PMB_SCP12_LATE_FINE_GAIN_I     0x0078
#define ABS_PMB_SCP12_LATE_FINE_GAIN_I 0x0205F078UL

#define PMB_SCP12_LATE_I_GAIN_MASK     0x00FFE000UL
#define PMB_SCP12_LATE_I_GAIN_SHIFT    13
#define PMB_SCP12_LATE_I_GAIN_SIGNED   0

/* Register SCP_LATE_FINE_GAIN_Q (PMR_SCP12) */
#define PMB_SCP12_LATE_FINE_GAIN_Q     0x007C
#define ABS_PMB_SCP12_LATE_FINE_GAIN_Q 0x0205F07CUL

#define PMB_SCP12_LATE_Q_GAIN_MASK     0x00FFE000UL
#define PMB_SCP12_LATE_Q_GAIN_SHIFT    13
#define PMB_SCP12_LATE_Q_GAIN_SIGNED   0

/* Register SCP_DC_OFFSET_I (PMR_SCP12) */
#define PMB_SCP12_DC_OFFSET_I             0x0088
#define ABS_PMB_SCP12_DC_OFFSET_I         0x0205F088UL

#define PMB_SCP12_DC_OFFSET_FRAC_I_MASK   0x00000FFFUL
#define PMB_SCP12_DC_OFFSET_FRAC_I_SHIFT  0
#define PMB_SCP12_DC_OFFSET_FRAC_I_SIGNED 0

#define PMB_SCP12_DC_OFFSET_I_MASK        0x00FFF000UL
#define PMB_SCP12_DC_OFFSET_I_SHIFT       12
#define PMB_SCP12_DC_OFFSET_I_SIGNED      0

/* Register SCP_DC_OFFSET_Q (PMR_SCP12) */
#define PMB_SCP12_DC_OFFSET_Q             0x008C
#define ABS_PMB_SCP12_DC_OFFSET_Q         0x0205F08CUL

#define PMB_SCP12_DC_OFFSET_FRAC_Q_MASK   0x00000FFFUL
#define PMB_SCP12_DC_OFFSET_FRAC_Q_SHIFT  0
#define PMB_SCP12_DC_OFFSET_FRAC_Q_SIGNED 0

#define PMB_SCP12_DC_OFFSET_Q_MASK        0x00FFF000UL
#define PMB_SCP12_DC_OFFSET_Q_SHIFT       12
#define PMB_SCP12_DC_OFFSET_Q_SIGNED      0

/* Register SCP_EXT_GAIN_CONTROL_1 (PMR_SCP12) */
#define PMB_SCP12_EXT_GAIN_CONTROL_1     0x0090
#define ABS_PMB_SCP12_EXT_GAIN_CONTROL_1 0x0205F090UL

#define PMB_SCP12_GAIN_CONTROL_1_MASK    0x00FFF000UL
#define PMB_SCP12_GAIN_CONTROL_1_SHIFT   12
#define PMB_SCP12_GAIN_CONTROL_1_SIGNED  0

/* Register SCP_EXT_GAIN_CONTROL_2 (PMR_SCP12) */
#define PMB_SCP12_EXT_GAIN_CONTROL_2     0x0094
#define ABS_PMB_SCP12_EXT_GAIN_CONTROL_2 0x0205F094UL

#define PMB_SCP12_GAIN_CONTROL_2_MASK    0x00FFF000UL
#define PMB_SCP12_GAIN_CONTROL_2_SHIFT   12
#define PMB_SCP12_GAIN_CONTROL_2_SIGNED  0

/* Register SCP_EXT_OFFSET_CONTROL_1 (PMR_SCP12) */
#define PMB_SCP12_EXT_OFFSET_CONTROL_1     0x0098
#define ABS_PMB_SCP12_EXT_OFFSET_CONTROL_1 0x0205F098UL

#define PMB_SCP12_OFFSET_CONTROL_1_MASK    0x00FFF000UL
#define PMB_SCP12_OFFSET_CONTROL_1_SHIFT   12
#define PMB_SCP12_OFFSET_CONTROL_1_SIGNED  0

/* Register SCP_EXT_OFFSET_CONTROL_2 (PMR_SCP12) */
#define PMB_SCP12_EXT_OFFSET_CONTROL_2     0x009C
#define ABS_PMB_SCP12_EXT_OFFSET_CONTROL_2 0x0205F09CUL

#define PMB_SCP12_OFFSET_CONTROL_2_MASK    0x00FFF000UL
#define PMB_SCP12_OFFSET_CONTROL_2_SHIFT   12
#define PMB_SCP12_OFFSET_CONTROL_2_SIGNED  0

/* Register SCP_EARLY_GAIN_BYPASS (PMR_SCP12) */
#define PMB_SCP12_EARLY_GAIN_BYPASS     0x00A0
#define ABS_PMB_SCP12_EARLY_GAIN_BYPASS 0x0205F0A0UL

#define PMB_SCP12_EARLY_BYPASS_MASK     0x00800000UL
#define PMB_SCP12_EARLY_BYPASS_SHIFT    23
#define PMB_SCP12_EARLY_BYPASS_SIGNED   0

/* Register SCP_LATE_GAIN_BYPASS (PMR_SCP12) */
#define PMB_SCP12_LATE_GAIN_BYPASS     0x00A4
#define ABS_PMB_SCP12_LATE_GAIN_BYPASS 0x0205F0A4UL

#define PMB_SCP12_LATE_BYPASS_MASK     0x00800000UL
#define PMB_SCP12_LATE_BYPASS_SHIFT    23
#define PMB_SCP12_LATE_BYPASS_SIGNED   0

/* Register SCP_IQCORR_CONTROL (PMR_SCP12) */
#define PMB_SCP12_IQCORR_CONTROL       0x00B0
#define ABS_PMB_SCP12_IQCORR_CONTROL   0x0205F0B0UL

#define PMB_SCP12_IQCORR_ENABLE_MASK   0x00800000UL
#define PMB_SCP12_IQCORR_ENABLE_SHIFT  23
#define PMB_SCP12_IQCORR_ENABLE_SIGNED 0

/* Register SCP_IQCORR_STATUS (PMR_SCP12) */
#define PMB_SCP12_IQCORR_STATUS     0x00B4
#define ABS_PMB_SCP12_IQCORR_STATUS 0x0205F0B4UL

#define PMB_SCP12_IQCORR_OUT_MASK   0x001FFFFFUL
#define PMB_SCP12_IQCORR_OUT_SHIFT  0
#define PMB_SCP12_IQCORR_OUT_SIGNED 0

/* Register SCP_AGC_CLIP_CONTROL (PMR_SCP12) */
#define PMB_SCP12_AGC_CLIP_CONTROL     0x00C0
#define ABS_PMB_SCP12_AGC_CLIP_CONTROL 0x0205F0C0UL

#define PMB_SCP12_AGC_CLIP_MASK        0x0007FF00UL
#define PMB_SCP12_AGC_CLIP_SHIFT       8
#define PMB_SCP12_AGC_CLIP_SIGNED      0

/* Register SCP_AGC_THRESH_CONTROL (PMR_SCP12) */
#define PMB_SCP12_AGC_THRESH_CONTROL     0x00C4
#define ABS_PMB_SCP12_AGC_THRESH_CONTROL 0x0205F0C4UL

#define PMB_SCP12_AGC_THRESH_MASK        0x0007FF00UL
#define PMB_SCP12_AGC_THRESH_SHIFT       8
#define PMB_SCP12_AGC_THRESH_SIGNED      0

/* Register SCP_AGC_PERIOD (PMR_SCP12) */
#define PMB_SCP12_AGC_PERIOD        0x00C8
#define ABS_PMB_SCP12_AGC_PERIOD    0x0205F0C8UL

#define PMB_SCP12_AGC_PERIOD_MASK   0x00FFFFC0UL
#define PMB_SCP12_AGC_PERIOD_SHIFT  6
#define PMB_SCP12_AGC_PERIOD_SIGNED 0

/* Register SCP_AGC_SAMPLE_COUNTER (PMR_SCP12) */
#define PMB_SCP12_AGC_SAMPLE_COUNTER     0x00CC
#define ABS_PMB_SCP12_AGC_SAMPLE_COUNTER 0x0205F0CCUL

#define PMB_SCP12_AGC_COUNT_MASK         0x00FFFFC0UL
#define PMB_SCP12_AGC_COUNT_SHIFT        6
#define PMB_SCP12_AGC_COUNT_SIGNED       0

/* Register SCP_AGC_CLIP_COUNT_I (PMR_SCP12) */
#define PMB_SCP12_AGC_CLIP_COUNT_I     0x00D0
#define ABS_PMB_SCP12_AGC_CLIP_COUNT_I 0x0205F0D0UL

#define PMB_SCP12_CLIP_COUNT_I_MASK    0x00FFFFC0UL
#define PMB_SCP12_CLIP_COUNT_I_SHIFT   6
#define PMB_SCP12_CLIP_COUNT_I_SIGNED  0

/* Register SCP_AGC_THRESH_COUNT_I (PMR_SCP12) */
#define PMB_SCP12_AGC_THRESH_COUNT_I     0x00D4
#define ABS_PMB_SCP12_AGC_THRESH_COUNT_I 0x0205F0D4UL

#define PMB_SCP12_THRESH_COUNT_I_MASK    0x00FFFFC0UL
#define PMB_SCP12_THRESH_COUNT_I_SHIFT   6
#define PMB_SCP12_THRESH_COUNT_I_SIGNED  0

/* Register SCP_AGC_CLIP_COUNT_Q (PMR_SCP12) */
#define PMB_SCP12_AGC_CLIP_COUNT_Q     0x00D8
#define ABS_PMB_SCP12_AGC_CLIP_COUNT_Q 0x0205F0D8UL

#define PMB_SCP12_CLIP_COUNT_Q_MASK    0x00FFFFC0UL
#define PMB_SCP12_CLIP_COUNT_Q_SHIFT   6
#define PMB_SCP12_CLIP_COUNT_Q_SIGNED  0

/* Register SCP_AGC_THRESH_COUNT_Q (PMR_SCP12) */
#define PMB_SCP12_AGC_THRESH_COUNT_Q     0x00DC
#define ABS_PMB_SCP12_AGC_THRESH_COUNT_Q 0x0205F0DCUL

#define PMB_SCP12_THRESH_COUNT_Q_MASK    0x00FFFFC0UL
#define PMB_SCP12_THRESH_COUNT_Q_SHIFT   6
#define PMB_SCP12_THRESH_COUNT_Q_SIGNED  0

/* Register SCP_DC_MONITOR_I (PMR_SCP12) */
#define PMB_SCP12_DC_MONITOR_I        0x00E0
#define ABS_PMB_SCP12_DC_MONITOR_I    0x0205F0E0UL

#define PMB_SCP12_DC_MONITOR_I_MASK   0x00FFFFFFUL
#define PMB_SCP12_DC_MONITOR_I_SHIFT  0
#define PMB_SCP12_DC_MONITOR_I_SIGNED 0

/* Register SCP_DC_MONITOR_Q (PMR_SCP12) */
#define PMB_SCP12_DC_MONITOR_Q        0x00E4
#define ABS_PMB_SCP12_DC_MONITOR_Q    0x0205F0E4UL

#define PMB_SCP12_DC_MONITOR_Q_MASK   0x00FFFFFFUL
#define PMB_SCP12_DC_MONITOR_Q_SHIFT  0
#define PMB_SCP12_DC_MONITOR_Q_SIGNED 0

/* Register SCP_DC_BYPASS (PMR_SCP12) */
#define PMB_SCP12_DC_BYPASS        0x00E8
#define ABS_PMB_SCP12_DC_BYPASS    0x0205F0E8UL

#define PMB_SCP12_DC_BYPASS_MASK   0x00800000UL
#define PMB_SCP12_DC_BYPASS_SHIFT  23
#define PMB_SCP12_DC_BYPASS_SIGNED 0

/* Register SCP_DC_CONTROL (PMR_SCP12) */
#define PMB_SCP12_DC_CONTROL               0x00EC
#define ABS_PMB_SCP12_DC_CONTROL           0x0205F0ECUL

#define PMB_SCP12_DC_MONITOR_SOURCE_MASK   0x00000001UL
#define PMB_SCP12_DC_MONITOR_SOURCE_SHIFT  0
#define PMB_SCP12_DC_MONITOR_SOURCE_SIGNED 0

/* Register SCP_LO_BASE (PMR_SCP12) */
#define PMB_SCP12_LO_BASE        0x0100
#define ABS_PMB_SCP12_LO_BASE    0x0205F100UL

#define PMB_SCP12_LO_BASE_MASK   0x00E00000UL
#define PMB_SCP12_LO_BASE_SHIFT  21
#define PMB_SCP12_LO_BASE_SIGNED 0

/* Register SCP_LO_CONTROL (PMR_SCP12) */
#define PMB_SCP12_LO_CONTROL        0x0104
#define ABS_PMB_SCP12_LO_CONTROL    0x0205F104UL

#define PMB_SCP12_LO_CONTROL_MASK   0x00FFFFFFUL
#define PMB_SCP12_LO_CONTROL_SHIFT  0
#define PMB_SCP12_LO_CONTROL_SIGNED 0

/* Register SCP_MIXER_BYPASS (PMR_SCP12) */
#define PMB_SCP12_MIXER_BYPASS        0x010C
#define ABS_PMB_SCP12_MIXER_BYPASS    0x0205F10CUL

#define PMB_SCP12_MIXER_BYPASS_MASK   0x00800000UL
#define PMB_SCP12_MIXER_BYPASS_SHIFT  23
#define PMB_SCP12_MIXER_BYPASS_SIGNED 0

/* Register SCP_MIXER_CONTROL (PMR_SCP12) */
#define PMB_SCP12_MIXER_CONTROL         0x0110
#define ABS_PMB_SCP12_MIXER_CONTROL     0x0205F110UL

#define PMB_SCP12_MIXER_OUT_GAIN_MASK   0x00000001UL
#define PMB_SCP12_MIXER_OUT_GAIN_SHIFT  0
#define PMB_SCP12_MIXER_OUT_GAIN_SIGNED 0

/* Register SCP_RESAMPLING_FACTOR_BASE (PMR_SCP12) */
#define PMB_SCP12_RESAMPLING_FACTOR_BASE     0x0120
#define ABS_PMB_SCP12_RESAMPLING_FACTOR_BASE 0x0205F120UL

#define PMB_SCP12_RESAMP_BASE_MASK           0x00E00000UL
#define PMB_SCP12_RESAMP_BASE_SHIFT          21
#define PMB_SCP12_RESAMP_BASE_SIGNED         0

/* Register SCP_RESAMPLING_FACTOR_CONTROL (PMR_SCP12) */
#define PMB_SCP12_RESAMPLING_FACTOR_CONTROL     0x0124
#define ABS_PMB_SCP12_RESAMPLING_FACTOR_CONTROL 0x0205F124UL

#define PMB_SCP12_RESAMP_CONTROL_MASK           0x00FFFFFFUL
#define PMB_SCP12_RESAMP_CONTROL_SHIFT          0
#define PMB_SCP12_RESAMP_CONTROL_SIGNED         0

/* Register SCP_RESAMPLERCOEFF_0 (PMR_SCP12) */
#define PMB_SCP12_RESAMPLERCOEFF_0     0x0128
#define ABS_PMB_SCP12_RESAMPLERCOEFF_0 0x0205F128UL

#define PMB_SCP12_R1_R23_MASK          0x00000FFCUL
#define PMB_SCP12_R1_R23_SHIFT         2
#define PMB_SCP12_R1_R23_SIGNED        0

#define PMB_SCP12_R0_R24_MASK          0x00FFC000UL
#define PMB_SCP12_R0_R24_SHIFT         14
#define PMB_SCP12_R0_R24_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_1 (PMR_SCP12) */
#define PMB_SCP12_RESAMPLERCOEFF_1     0x012C
#define ABS_PMB_SCP12_RESAMPLERCOEFF_1 0x0205F12CUL

#define PMB_SCP12_R3_R21_MASK          0x00000FFCUL
#define PMB_SCP12_R3_R21_SHIFT         2
#define PMB_SCP12_R3_R21_SIGNED        0

#define PMB_SCP12_R2_R22_MASK          0x00FFC000UL
#define PMB_SCP12_R2_R22_SHIFT         14
#define PMB_SCP12_R2_R22_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_2 (PMR_SCP12) */
#define PMB_SCP12_RESAMPLERCOEFF_2     0x0130
#define ABS_PMB_SCP12_RESAMPLERCOEFF_2 0x0205F130UL

#define PMB_SCP12_R5_R19_MASK          0x00000FFCUL
#define PMB_SCP12_R5_R19_SHIFT         2
#define PMB_SCP12_R5_R19_SIGNED        0

#define PMB_SCP12_R4_R20_MASK          0x00FFC000UL
#define PMB_SCP12_R4_R20_SHIFT         14
#define PMB_SCP12_R4_R20_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_3 (PMR_SCP12) */
#define PMB_SCP12_RESAMPLERCOEFF_3     0x0134
#define ABS_PMB_SCP12_RESAMPLERCOEFF_3 0x0205F134UL

#define PMB_SCP12_R7_R17_MASK          0x00000FFCUL
#define PMB_SCP12_R7_R17_SHIFT         2
#define PMB_SCP12_R7_R17_SIGNED        0

#define PMB_SCP12_R6_R18_MASK          0x00FFC000UL
#define PMB_SCP12_R6_R18_SHIFT         14
#define PMB_SCP12_R6_R18_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_4 (PMR_SCP12) */
#define PMB_SCP12_RESAMPLERCOEFF_4     0x0138
#define ABS_PMB_SCP12_RESAMPLERCOEFF_4 0x0205F138UL

#define PMB_SCP12_R9_R15_MASK          0x00000FFCUL
#define PMB_SCP12_R9_R15_SHIFT         2
#define PMB_SCP12_R9_R15_SIGNED        0

#define PMB_SCP12_R8_R16_MASK          0x00FFC000UL
#define PMB_SCP12_R8_R16_SHIFT         14
#define PMB_SCP12_R8_R16_SIGNED        0

/* Register SCP_RESAMPLERCOEFF_5 (PMR_SCP12) */
#define PMB_SCP12_RESAMPLERCOEFF_5     0x013C
#define ABS_PMB_SCP12_RESAMPLERCOEFF_5 0x0205F13CUL

#define PMB_SCP12_R11_R13_MASK         0x00000FFCUL
#define PMB_SCP12_R11_R13_SHIFT        2
#define PMB_SCP12_R11_R13_SIGNED       0

#define PMB_SCP12_R10_R14_MASK         0x00FFC000UL
#define PMB_SCP12_R10_R14_SHIFT        14
#define PMB_SCP12_R10_R14_SIGNED       0

/* Register SCP_RESAMPLERCOEFF_6 (PMR_SCP12) */
#define PMB_SCP12_RESAMPLERCOEFF_6     0x0140
#define ABS_PMB_SCP12_RESAMPLERCOEFF_6 0x0205F140UL

#define PMB_SCP12_R12_MASK             0x00FFC000UL
#define PMB_SCP12_R12_SHIFT            14
#define PMB_SCP12_R12_SIGNED           0

/* Register SCP_RESAMPLER_BYPASS (PMR_SCP12) */
#define PMB_SCP12_RESAMPLER_BYPASS     0x0144
#define ABS_PMB_SCP12_RESAMPLER_BYPASS 0x0205F144UL

#define PMB_SCP12_RESAMP_BYPASS_MASK   0x00800000UL
#define PMB_SCP12_RESAMP_BYPASS_SHIFT  23
#define PMB_SCP12_RESAMP_BYPASS_SIGNED 0

/* Register SCP_RESAMPLER_CONTROL (PMR_SCP12) */
#define PMB_SCP12_RESAMPLER_CONTROL      0x0148
#define ABS_PMB_SCP12_RESAMPLER_CONTROL  0x0205F148UL

#define PMB_SCP12_RESAMP_OUT_GAIN_MASK   0x00000003UL
#define PMB_SCP12_RESAMP_OUT_GAIN_SHIFT  0
#define PMB_SCP12_RESAMP_OUT_GAIN_SIGNED 0

/* Register SCP_SAMPLE_NUMBER (PMR_SCP12) */
#define PMB_SCP12_SAMPLE_NUMBER     0x0160
#define ABS_PMB_SCP12_SAMPLE_NUMBER 0x0205F160UL

#define PMB_SCP12_SAMPLE_NUM_MASK   0x0000FFFFUL
#define PMB_SCP12_SAMPLE_NUM_SHIFT  0
#define PMB_SCP12_SAMPLE_NUM_SIGNED 0

/* Register SCP_SYMBOL_NUMBER (PMR_SCP12) */
#define PMB_SCP12_SYMBOL_NUMBER     0x0164
#define ABS_PMB_SCP12_SYMBOL_NUMBER 0x0205F164UL

#define PMB_SCP12_SYMBOL_NUM_MASK   0x0000FFFFUL
#define PMB_SCP12_SYMBOL_NUM_SHIFT  0
#define PMB_SCP12_SYMBOL_NUM_SIGNED 0

/* Register SCP_SAMPLE_NUMBER_A (PMR_SCP12) */
#define PMB_SCP12_SAMPLE_NUMBER_A        0x0168
#define ABS_PMB_SCP12_SAMPLE_NUMBER_A    0x0205F168UL

#define PMB_SCP12_SAMPLE_NUMBER_A_MASK   0x0000FFFFUL
#define PMB_SCP12_SAMPLE_NUMBER_A_SHIFT  0
#define PMB_SCP12_SAMPLE_NUMBER_A_SIGNED 0

/* Register SCP_SYMBOL_NUMBER_A (PMR_SCP12) */
#define PMB_SCP12_SYMBOL_NUMBER_A        0x016C
#define ABS_PMB_SCP12_SYMBOL_NUMBER_A    0x0205F16CUL

#define PMB_SCP12_SYMBOL_NUMBER_A_MASK   0x0000FFFFUL
#define PMB_SCP12_SYMBOL_NUMBER_A_SHIFT  0
#define PMB_SCP12_SYMBOL_NUMBER_A_SIGNED 0

/* Register SCP_SAMPLE_NUMBER_B (PMR_SCP12) */
#define PMB_SCP12_SAMPLE_NUMBER_B        0x0170
#define ABS_PMB_SCP12_SAMPLE_NUMBER_B    0x0205F170UL

#define PMB_SCP12_SAMPLE_NUMBER_B_MASK   0x0000FFFFUL
#define PMB_SCP12_SAMPLE_NUMBER_B_SHIFT  0
#define PMB_SCP12_SAMPLE_NUMBER_B_SIGNED 0

/* Register SCP_SYMBOL_NUMBER_B (PMR_SCP12) */
#define PMB_SCP12_SYMBOL_NUMBER_B        0x0174
#define ABS_PMB_SCP12_SYMBOL_NUMBER_B    0x0205F174UL

#define PMB_SCP12_SYMBOL_NUMBER_B_MASK   0x0000FFFFUL
#define PMB_SCP12_SYMBOL_NUMBER_B_SHIFT  0
#define PMB_SCP12_SYMBOL_NUMBER_B_SIGNED 0

/* Register SCP_FRAME_COMPARE_CONTROL (PMR_SCP12) */
#define PMB_SCP12_FRAME_COMPARE_CONTROL     0x0178
#define ABS_PMB_SCP12_FRAME_COMPARE_CONTROL 0x0205F178UL

#define PMB_SCP12_NEW_SCP_POWER_MASK        0x0000C000UL
#define PMB_SCP12_NEW_SCP_POWER_SHIFT       14
#define PMB_SCP12_NEW_SCP_POWER_SIGNED      0

#define PMB_SCP12_NEW_ADC_POWER_MASK        0x00030000UL
#define PMB_SCP12_NEW_ADC_POWER_SHIFT       16
#define PMB_SCP12_NEW_ADC_POWER_SIGNED      0

#define PMB_SCP12_NEW_ACTIVE_FRAME_MASK     0x000C0000UL
#define PMB_SCP12_NEW_ACTIVE_FRAME_SHIFT    18
#define PMB_SCP12_NEW_ACTIVE_FRAME_SIGNED   0

/* Register SCP_FRAME_COMPARE_SYMBOL (PMR_SCP12) */
#define PMB_SCP12_FRAME_COMPARE_SYMBOL     0x017C
#define ABS_PMB_SCP12_FRAME_COMPARE_SYMBOL 0x0205F17CUL

#define PMB_SCP12_COMPARE_SYMBOL_A_MASK    0x00FFFF00UL
#define PMB_SCP12_COMPARE_SYMBOL_A_SHIFT   8
#define PMB_SCP12_COMPARE_SYMBOL_A_SIGNED  0

/* Register SCP_FRAME_COMPARE_SAMPLE (PMR_SCP12) */
#define PMB_SCP12_FRAME_COMPARE_SAMPLE     0x0180
#define ABS_PMB_SCP12_FRAME_COMPARE_SAMPLE 0x0205F180UL

#define PMB_SCP12_COMPARE_SAMPLE_A_MASK    0x00FFFF00UL
#define PMB_SCP12_COMPARE_SAMPLE_A_SHIFT   8
#define PMB_SCP12_COMPARE_SAMPLE_A_SIGNED  0

/* Register SCP_SYM_SAMPLE (PMR_SCP12) */
#define PMB_SCP12_SYM_SAMPLE        0x0184
#define ABS_PMB_SCP12_SYM_SAMPLE    0x0205F184UL

#define PMB_SCP12_SYM_SAMPLE_MASK   0x0000FFFFUL
#define PMB_SCP12_SYM_SAMPLE_SHIFT  0
#define PMB_SCP12_SYM_SAMPLE_SIGNED 0

/* Register SCP_SYM_FIFO_OUT (PMR_SCP12) */
#define PMB_SCP12_SYM_FIFO_OUT        0x0188
#define ABS_PMB_SCP12_SYM_FIFO_OUT    0x0205F188UL

#define PMB_SCP12_SYM_FIFO_OUT_MASK   0x0000FFFFUL
#define PMB_SCP12_SYM_FIFO_OUT_SHIFT  0
#define PMB_SCP12_SYM_FIFO_OUT_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_A (PMR_SCP12) */
#define PMB_SCP12_SYMBOL_PERIOD_A        0x01A0
#define ABS_PMB_SCP12_SYMBOL_PERIOD_A    0x0205F1A0UL

#define PMB_SCP12_SYMBOL_PERIOD_A_MASK   0x00FFFF00UL
#define PMB_SCP12_SYMBOL_PERIOD_A_SHIFT  8
#define PMB_SCP12_SYMBOL_PERIOD_A_SIGNED 0

/* Register SCP_FRAME_SYMS_A (PMR_SCP12) */
#define PMB_SCP12_FRAME_SYMS_A        0x01A4
#define ABS_PMB_SCP12_FRAME_SYMS_A    0x0205F1A4UL

#define PMB_SCP12_FRAME_SYMS_A_MASK   0x00FFFF00UL
#define PMB_SCP12_FRAME_SYMS_A_SHIFT  8
#define PMB_SCP12_FRAME_SYMS_A_SIGNED 0

/* Register SCP_FINAL_PERIOD_A (PMR_SCP12) */
#define PMB_SCP12_FINAL_PERIOD_A        0x01A8
#define ABS_PMB_SCP12_FINAL_PERIOD_A    0x0205F1A8UL

#define PMB_SCP12_FINAL_PERIOD_A_MASK   0x00FFFF00UL
#define PMB_SCP12_FINAL_PERIOD_A_SHIFT  8
#define PMB_SCP12_FINAL_PERIOD_A_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_ADJUST_A (PMR_SCP12) */
#define PMB_SCP12_SYMBOL_PERIOD_ADJUST_A        0x01AC
#define ABS_PMB_SCP12_SYMBOL_PERIOD_ADJUST_A    0x0205F1ACUL

#define PMB_SCP12_SYMBOL_PERIOD_ADJUST_A_MASK   0x00FFFF00UL
#define PMB_SCP12_SYMBOL_PERIOD_ADJUST_A_SHIFT  8
#define PMB_SCP12_SYMBOL_PERIOD_ADJUST_A_SIGNED 0

/* Register SCP_FRAME_SYMS_ADJUST_A (PMR_SCP12) */
#define PMB_SCP12_FRAME_SYMS_ADJUST_A        0x01B0
#define ABS_PMB_SCP12_FRAME_SYMS_ADJUST_A    0x0205F1B0UL

#define PMB_SCP12_FRAME_SYMS_ADJUST_A_MASK   0x00FFFF00UL
#define PMB_SCP12_FRAME_SYMS_ADJUST_A_SHIFT  8
#define PMB_SCP12_FRAME_SYMS_ADJUST_A_SIGNED 0

/* Register SCP_FINAL_PERIOD_ADJUST_A (PMR_SCP12) */
#define PMB_SCP12_FINAL_PERIOD_ADJUST_A        0x01B4
#define ABS_PMB_SCP12_FINAL_PERIOD_ADJUST_A    0x0205F1B4UL

#define PMB_SCP12_FINAL_PERIOD_ADJUST_A_MASK   0x00FFFF00UL
#define PMB_SCP12_FINAL_PERIOD_ADJUST_A_SHIFT  8
#define PMB_SCP12_FINAL_PERIOD_ADJUST_A_SIGNED 0

/* Register SCP_APPLY_PARAMETERS_A (PMR_SCP12) */
#define PMB_SCP12_APPLY_PARAMETERS_A        0x01B8
#define ABS_PMB_SCP12_APPLY_PARAMETERS_A    0x0205F1B8UL

#define PMB_SCP12_APPLY_PARAMETERS_A_MASK   0x00FFFF00UL
#define PMB_SCP12_APPLY_PARAMETERS_A_SHIFT  8
#define PMB_SCP12_APPLY_PARAMETERS_A_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_B (PMR_SCP12) */
#define PMB_SCP12_SYMBOL_PERIOD_B        0x01E0
#define ABS_PMB_SCP12_SYMBOL_PERIOD_B    0x0205F1E0UL

#define PMB_SCP12_SYMBOL_PERIOD_B_MASK   0x00FFFF00UL
#define PMB_SCP12_SYMBOL_PERIOD_B_SHIFT  8
#define PMB_SCP12_SYMBOL_PERIOD_B_SIGNED 0

/* Register SCP_FRAME_SYMS_B (PMR_SCP12) */
#define PMB_SCP12_FRAME_SYMS_B        0x01E4
#define ABS_PMB_SCP12_FRAME_SYMS_B    0x0205F1E4UL

#define PMB_SCP12_FRAME_SYMS_B_MASK   0x00FFFF00UL
#define PMB_SCP12_FRAME_SYMS_B_SHIFT  8
#define PMB_SCP12_FRAME_SYMS_B_SIGNED 0

/* Register SCP_FINAL_PERIOD_B (PMR_SCP12) */
#define PMB_SCP12_FINAL_PERIOD_B        0x01E8
#define ABS_PMB_SCP12_FINAL_PERIOD_B    0x0205F1E8UL

#define PMB_SCP12_FINAL_PERIOD_B_MASK   0x00FFFF00UL
#define PMB_SCP12_FINAL_PERIOD_B_SHIFT  8
#define PMB_SCP12_FINAL_PERIOD_B_SIGNED 0

/* Register SCP_SYMBOL_PERIOD_ADJUST_B (PMR_SCP12) */
#define PMB_SCP12_SYMBOL_PERIOD_ADJUST_B        0x01EC
#define ABS_PMB_SCP12_SYMBOL_PERIOD_ADJUST_B    0x0205F1ECUL

#define PMB_SCP12_SYMBOL_PERIOD_ADJUST_B_MASK   0x00FFFF00UL
#define PMB_SCP12_SYMBOL_PERIOD_ADJUST_B_SHIFT  8
#define PMB_SCP12_SYMBOL_PERIOD_ADJUST_B_SIGNED 0

/* Register SCP_FRAME_SYMS_ADJUST_B (PMR_SCP12) */
#define PMB_SCP12_FRAME_SYMS_ADJUST_B        0x01F0
#define ABS_PMB_SCP12_FRAME_SYMS_ADJUST_B    0x0205F1F0UL

#define PMB_SCP12_FRAME_SYMS_ADJUST_B_MASK   0x00FFFF00UL
#define PMB_SCP12_FRAME_SYMS_ADJUST_B_SHIFT  8
#define PMB_SCP12_FRAME_SYMS_ADJUST_B_SIGNED 0

/* Register SCP_FINAL_PERIOD_ADJUST_B (PMR_SCP12) */
#define PMB_SCP12_FINAL_PERIOD_ADJUST_B        0x01F4
#define ABS_PMB_SCP12_FINAL_PERIOD_ADJUST_B    0x0205F1F4UL

#define PMB_SCP12_FINAL_PERIOD_ADJUST_B_MASK   0x00FFFF00UL
#define PMB_SCP12_FINAL_PERIOD_ADJUST_B_SHIFT  8
#define PMB_SCP12_FINAL_PERIOD_ADJUST_B_SIGNED 0

/* Register SCP_APPLY_PARAMETERS_B (PMR_SCP12) */
#define PMB_SCP12_APPLY_PARAMETERS_B        0x01F8
#define ABS_PMB_SCP12_APPLY_PARAMETERS_B    0x0205F1F8UL

#define PMB_SCP12_APPLY_PARAMETERS_B_MASK   0x00FFFF00UL
#define PMB_SCP12_APPLY_PARAMETERS_B_SHIFT  8
#define PMB_SCP12_APPLY_PARAMETERS_B_SIGNED 0

/* Register SCP_COEFF_0 (PMR_SCP12) */
#define PMB_SCP12_COEFF_0     0x0220
#define ABS_PMB_SCP12_COEFF_0 0x0205F220UL

#define PMB_SCP12_A1_MASK     0x00000FFCUL
#define PMB_SCP12_A1_SHIFT    2
#define PMB_SCP12_A1_SIGNED   0

#define PMB_SCP12_A0_MASK     0x00FFC000UL
#define PMB_SCP12_A0_SHIFT    14
#define PMB_SCP12_A0_SIGNED   0

/* Register SCP_COEFF_1 (PMR_SCP12) */
#define PMB_SCP12_COEFF_1     0x0224
#define ABS_PMB_SCP12_COEFF_1 0x0205F224UL

#define PMB_SCP12_A3_MASK     0x00000FFCUL
#define PMB_SCP12_A3_SHIFT    2
#define PMB_SCP12_A3_SIGNED   0

#define PMB_SCP12_A2_MASK     0x00FFC000UL
#define PMB_SCP12_A2_SHIFT    14
#define PMB_SCP12_A2_SIGNED   0

/* Register SCP_COEFF_2 (PMR_SCP12) */
#define PMB_SCP12_COEFF_2     0x0228
#define ABS_PMB_SCP12_COEFF_2 0x0205F228UL

#define PMB_SCP12_A5_MASK     0x00000FFCUL
#define PMB_SCP12_A5_SHIFT    2
#define PMB_SCP12_A5_SIGNED   0

#define PMB_SCP12_A4_MASK     0x00FFC000UL
#define PMB_SCP12_A4_SHIFT    14
#define PMB_SCP12_A4_SIGNED   0

/* Register SCP_COEFF_3 (PMR_SCP12) */
#define PMB_SCP12_COEFF_3     0x022C
#define ABS_PMB_SCP12_COEFF_3 0x0205F22CUL

#define PMB_SCP12_A7_MASK     0x00000FFCUL
#define PMB_SCP12_A7_SHIFT    2
#define PMB_SCP12_A7_SIGNED   0

#define PMB_SCP12_A6_MASK     0x00FFC000UL
#define PMB_SCP12_A6_SHIFT    14
#define PMB_SCP12_A6_SIGNED   0

/* Register SCP_COEFF_4 (PMR_SCP12) */
#define PMB_SCP12_COEFF_4     0x0230
#define ABS_PMB_SCP12_COEFF_4 0x0205F230UL

#define PMB_SCP12_A9_MASK     0x00000FFCUL
#define PMB_SCP12_A9_SHIFT    2
#define PMB_SCP12_A9_SIGNED   0

#define PMB_SCP12_A8_MASK     0x00FFC000UL
#define PMB_SCP12_A8_SHIFT    14
#define PMB_SCP12_A8_SIGNED   0

/* Register SCP_COEFF_5 (PMR_SCP12) */
#define PMB_SCP12_COEFF_5     0x0234
#define ABS_PMB_SCP12_COEFF_5 0x0205F234UL

#define PMB_SCP12_A11_MASK    0x00000FFCUL
#define PMB_SCP12_A11_SHIFT   2
#define PMB_SCP12_A11_SIGNED  0

#define PMB_SCP12_A10_MASK    0x00FFC000UL
#define PMB_SCP12_A10_SHIFT   14
#define PMB_SCP12_A10_SIGNED  0

/* Register SCP_FIR_BYPASS (PMR_SCP12) */
#define PMB_SCP12_FIR_BYPASS        0x0238
#define ABS_PMB_SCP12_FIR_BYPASS    0x0205F238UL

#define PMB_SCP12_FIR_BYPASS_MASK   0x00800000UL
#define PMB_SCP12_FIR_BYPASS_SHIFT  23
#define PMB_SCP12_FIR_BYPASS_SIGNED 0

/* Register SCP_FIR_CONTROL (PMR_SCP12) */
#define PMB_SCP12_FIR_CONTROL         0x023C
#define ABS_PMB_SCP12_FIR_CONTROL     0x0205F23CUL

#define PMB_SCP12_FIR_OUT_GAIN_MASK   0x00000007UL
#define PMB_SCP12_FIR_OUT_GAIN_SHIFT  0
#define PMB_SCP12_FIR_OUT_GAIN_SIGNED 0

/* Register SCP_NOTCH_0 (PMR_SCP12) */
#define PMB_SCP12_NOTCH_0              0x0240
#define ABS_PMB_SCP12_NOTCH_0          0x0205F240UL

#define PMB_SCP12_NOTCH0_ENABLE_MASK   0x00000001UL
#define PMB_SCP12_NOTCH0_ENABLE_SHIFT  0
#define PMB_SCP12_NOTCH0_ENABLE_SIGNED 0

#define PMB_SCP12_NOTCH0_L_MASK        0x0000000EUL
#define PMB_SCP12_NOTCH0_L_SHIFT       1
#define PMB_SCP12_NOTCH0_L_SIGNED      0

#define PMB_SCP12_NOTCH0_S_MASK        0x000000F0UL
#define PMB_SCP12_NOTCH0_S_SHIFT       4
#define PMB_SCP12_NOTCH0_S_SIGNED      0

#define PMB_SCP12_NOTCH0_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP12_NOTCH0_FREQ_SHIFT    8
#define PMB_SCP12_NOTCH0_FREQ_SIGNED   0

/* Register SCP_NOTCH_1 (PMR_SCP12) */
#define PMB_SCP12_NOTCH_1              0x0244
#define ABS_PMB_SCP12_NOTCH_1          0x0205F244UL

#define PMB_SCP12_NOTCH1_ENABLE_MASK   0x00000001UL
#define PMB_SCP12_NOTCH1_ENABLE_SHIFT  0
#define PMB_SCP12_NOTCH1_ENABLE_SIGNED 0

#define PMB_SCP12_NOTCH1_L_MASK        0x0000000EUL
#define PMB_SCP12_NOTCH1_L_SHIFT       1
#define PMB_SCP12_NOTCH1_L_SIGNED      0

#define PMB_SCP12_NOTCH1_S_MASK        0x000000F0UL
#define PMB_SCP12_NOTCH1_S_SHIFT       4
#define PMB_SCP12_NOTCH1_S_SIGNED      0

#define PMB_SCP12_NOTCH1_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP12_NOTCH1_FREQ_SHIFT    8
#define PMB_SCP12_NOTCH1_FREQ_SIGNED   0

/* Register SCP_NOTCH_2 (PMR_SCP12) */
#define PMB_SCP12_NOTCH_2              0x0248
#define ABS_PMB_SCP12_NOTCH_2          0x0205F248UL

#define PMB_SCP12_NOTCH2_ENABLE_MASK   0x00000001UL
#define PMB_SCP12_NOTCH2_ENABLE_SHIFT  0
#define PMB_SCP12_NOTCH2_ENABLE_SIGNED 0

#define PMB_SCP12_NOTCH2_L_MASK        0x0000000EUL
#define PMB_SCP12_NOTCH2_L_SHIFT       1
#define PMB_SCP12_NOTCH2_L_SIGNED      0

#define PMB_SCP12_NOTCH2_S_MASK        0x000000F0UL
#define PMB_SCP12_NOTCH2_S_SHIFT       4
#define PMB_SCP12_NOTCH2_S_SIGNED      0

#define PMB_SCP12_NOTCH2_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP12_NOTCH2_FREQ_SHIFT    8
#define PMB_SCP12_NOTCH2_FREQ_SIGNED   0

/* Register SCP_NOTCH_3 (PMR_SCP12) */
#define PMB_SCP12_NOTCH_3              0x024C
#define ABS_PMB_SCP12_NOTCH_3          0x0205F24CUL

#define PMB_SCP12_NOTCH3_ENABLE_MASK   0x00000001UL
#define PMB_SCP12_NOTCH3_ENABLE_SHIFT  0
#define PMB_SCP12_NOTCH3_ENABLE_SIGNED 0

#define PMB_SCP12_NOTCH3_L_MASK        0x0000000EUL
#define PMB_SCP12_NOTCH3_L_SHIFT       1
#define PMB_SCP12_NOTCH3_L_SIGNED      0

#define PMB_SCP12_NOTCH3_S_MASK        0x000000F0UL
#define PMB_SCP12_NOTCH3_S_SHIFT       4
#define PMB_SCP12_NOTCH3_S_SIGNED      0

#define PMB_SCP12_NOTCH3_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP12_NOTCH3_FREQ_SHIFT    8
#define PMB_SCP12_NOTCH3_FREQ_SIGNED   0

/* Register SCP_NOTCH_4 (PMR_SCP12) */
#define PMB_SCP12_NOTCH_4              0x0250
#define ABS_PMB_SCP12_NOTCH_4          0x0205F250UL

#define PMB_SCP12_NOTCH4_ENABLE_MASK   0x00000001UL
#define PMB_SCP12_NOTCH4_ENABLE_SHIFT  0
#define PMB_SCP12_NOTCH4_ENABLE_SIGNED 0

#define PMB_SCP12_NOTCH4_L_MASK        0x0000000EUL
#define PMB_SCP12_NOTCH4_L_SHIFT       1
#define PMB_SCP12_NOTCH4_L_SIGNED      0

#define PMB_SCP12_NOTCH4_S_MASK        0x000000F0UL
#define PMB_SCP12_NOTCH4_S_SHIFT       4
#define PMB_SCP12_NOTCH4_S_SIGNED      0

#define PMB_SCP12_NOTCH4_FREQ_MASK     0x00FFFF00UL
#define PMB_SCP12_NOTCH4_FREQ_SHIFT    8
#define PMB_SCP12_NOTCH4_FREQ_SIGNED   0

/* Register SCP_NOTCHENERGY_0_I (PMR_SCP12) */
#define PMB_SCP12_NOTCHENERGY_0_I     0x0254
#define ABS_PMB_SCP12_NOTCHENERGY_0_I 0x0205F254UL

#define PMB_SCP12_I_ENERGY_0_MASK     0x00FFFF00UL
#define PMB_SCP12_I_ENERGY_0_SHIFT    8
#define PMB_SCP12_I_ENERGY_0_SIGNED   0

/* Register SCP_NOTCHENERGY_0_Q (PMR_SCP12) */
#define PMB_SCP12_NOTCHENERGY_0_Q     0x0258
#define ABS_PMB_SCP12_NOTCHENERGY_0_Q 0x0205F258UL

#define PMB_SCP12_Q_ENERGY_0_MASK     0x00FFFF00UL
#define PMB_SCP12_Q_ENERGY_0_SHIFT    8
#define PMB_SCP12_Q_ENERGY_0_SIGNED   0

/* Register SCP_NOTCHENERGY_1_I (PMR_SCP12) */
#define PMB_SCP12_NOTCHENERGY_1_I     0x025C
#define ABS_PMB_SCP12_NOTCHENERGY_1_I 0x0205F25CUL

#define PMB_SCP12_I_ENERGY_1_MASK     0x00FFFF00UL
#define PMB_SCP12_I_ENERGY_1_SHIFT    8
#define PMB_SCP12_I_ENERGY_1_SIGNED   0

/* Register SCP_NOTCHENERGY_1_Q (PMR_SCP12) */
#define PMB_SCP12_NOTCHENERGY_1_Q     0x0260
#define ABS_PMB_SCP12_NOTCHENERGY_1_Q 0x0205F260UL

#define PMB_SCP12_Q_ENERGY_1_MASK     0x00FFFF00UL
#define PMB_SCP12_Q_ENERGY_1_SHIFT    8
#define PMB_SCP12_Q_ENERGY_1_SIGNED   0

/* Register SCP_NOTCHENERGY_2_I (PMR_SCP12) */
#define PMB_SCP12_NOTCHENERGY_2_I     0x0264
#define ABS_PMB_SCP12_NOTCHENERGY_2_I 0x0205F264UL

#define PMB_SCP12_I_ENERGY_2_MASK     0x00FFFF00UL
#define PMB_SCP12_I_ENERGY_2_SHIFT    8
#define PMB_SCP12_I_ENERGY_2_SIGNED   0

/* Register SCP_NOTCHENERGY_2_Q (PMR_SCP12) */
#define PMB_SCP12_NOTCHENERGY_2_Q     0x0268
#define ABS_PMB_SCP12_NOTCHENERGY_2_Q 0x0205F268UL

#define PMB_SCP12_Q_ENERGY_2_MASK     0x00FFFF00UL
#define PMB_SCP12_Q_ENERGY_2_SHIFT    8
#define PMB_SCP12_Q_ENERGY_2_SIGNED   0

/* Register SCP_NOTCHENERGY_3_I (PMR_SCP12) */
#define PMB_SCP12_NOTCHENERGY_3_I     0x026C
#define ABS_PMB_SCP12_NOTCHENERGY_3_I 0x0205F26CUL

#define PMB_SCP12_I_ENERGY_3_MASK     0x00FFFF00UL
#define PMB_SCP12_I_ENERGY_3_SHIFT    8
#define PMB_SCP12_I_ENERGY_3_SIGNED   0

/* Register SCP_NOTCHENERGY_3_Q (PMR_SCP12) */
#define PMB_SCP12_NOTCHENERGY_3_Q     0x0270
#define ABS_PMB_SCP12_NOTCHENERGY_3_Q 0x0205F270UL

#define PMB_SCP12_Q_ENERGY_3_MASK     0x00FFFF00UL
#define PMB_SCP12_Q_ENERGY_3_SHIFT    8
#define PMB_SCP12_Q_ENERGY_3_SIGNED   0

/* Register SCP_NOTCHENERGY_4_I (PMR_SCP12) */
#define PMB_SCP12_NOTCHENERGY_4_I     0x0274
#define ABS_PMB_SCP12_NOTCHENERGY_4_I 0x0205F274UL

#define PMB_SCP12_I_ENERGY_4_MASK     0x00FFFF00UL
#define PMB_SCP12_I_ENERGY_4_SHIFT    8
#define PMB_SCP12_I_ENERGY_4_SIGNED   0

/* Register SCP_NOTCHENERGY_4_Q (PMR_SCP12) */
#define PMB_SCP12_NOTCHENERGY_4_Q     0x0278
#define ABS_PMB_SCP12_NOTCHENERGY_4_Q 0x0205F278UL

#define PMB_SCP12_Q_ENERGY_4_MASK     0x00FFFF00UL
#define PMB_SCP12_Q_ENERGY_4_SHIFT    8
#define PMB_SCP12_Q_ENERGY_4_SIGNED   0

/* Register SCP_NOTCH_BYPASS (PMR_SCP12) */
#define PMB_SCP12_NOTCH_BYPASS        0x027C
#define ABS_PMB_SCP12_NOTCH_BYPASS    0x0205F27CUL

#define PMB_SCP12_NOTCH_ACCUM_MASK    0x00400000UL
#define PMB_SCP12_NOTCH_ACCUM_SHIFT   22
#define PMB_SCP12_NOTCH_ACCUM_SIGNED  0

#define PMB_SCP12_NOTCH_BYPASS_MASK   0x00800000UL
#define PMB_SCP12_NOTCH_BYPASS_SHIFT  23
#define PMB_SCP12_NOTCH_BYPASS_SIGNED 0

/* Register SCP_IMPULSE_NOISE_CONTROL (PMR_SCP12) */
#define PMB_SCP12_IMPULSE_NOISE_CONTROL      0x0280
#define ABS_PMB_SCP12_IMPULSE_NOISE_CONTROL  0x0205F280UL

#define PMB_SCP12_NOISE_FILTER_ENABLE_MASK   0x00800000UL
#define PMB_SCP12_NOISE_FILTER_ENABLE_SHIFT  23
#define PMB_SCP12_NOISE_FILTER_ENABLE_SIGNED 0

/* Register SCP_IMPULSE_NOISE_BURST_COUNT (PMR_SCP12) */
#define PMB_SCP12_IMPULSE_NOISE_BURST_COUNT     0x0284
#define ABS_PMB_SCP12_IMPULSE_NOISE_BURST_COUNT 0x0205F284UL

#define PMB_SCP12_NOISE_BURST_COUNT_MASK        0x0000FF00UL
#define PMB_SCP12_NOISE_BURST_COUNT_SHIFT       8
#define PMB_SCP12_NOISE_BURST_COUNT_SIGNED      0

/* Register SCP_IMPULSE_NOISE_SAMPLE_COUNT (PMR_SCP12) */
#define PMB_SCP12_IMPULSE_NOISE_SAMPLE_COUNT     0x0288
#define ABS_PMB_SCP12_IMPULSE_NOISE_SAMPLE_COUNT 0x0205F288UL

#define PMB_SCP12_NOISE_SAMPLE_COUNT_MASK        0x0000FF00UL
#define PMB_SCP12_NOISE_SAMPLE_COUNT_SHIFT       8
#define PMB_SCP12_NOISE_SAMPLE_COUNT_SIGNED      0

/* Register SCP_IMPULSE_NOISE_ENERGY (PMR_SCP12) */
#define PMB_SCP12_IMPULSE_NOISE_ENERGY     0x028C
#define ABS_PMB_SCP12_IMPULSE_NOISE_ENERGY 0x0205F28CUL

#define PMB_SCP12_NOISE_ENERGY_MASK        0x00FFFF00UL
#define PMB_SCP12_NOISE_ENERGY_SHIFT       8
#define PMB_SCP12_NOISE_ENERGY_SIGNED      0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_1 (PMR_SCP12) */
#define PMB_SCP12_IMPULSE_NOISE_THRESHOLD_1     0x0290
#define ABS_PMB_SCP12_IMPULSE_NOISE_THRESHOLD_1 0x0205F290UL

#define PMB_SCP12_T1_MASK                       0x000000FFUL
#define PMB_SCP12_T1_SHIFT                      0
#define PMB_SCP12_T1_SIGNED                     0

#define PMB_SCP12_T2_MASK                       0x0000FF00UL
#define PMB_SCP12_T2_SHIFT                      8
#define PMB_SCP12_T2_SIGNED                     0

#define PMB_SCP12_T3_MASK                       0x00FF0000UL
#define PMB_SCP12_T3_SHIFT                      16
#define PMB_SCP12_T3_SIGNED                     0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_2 (PMR_SCP12) */
#define PMB_SCP12_IMPULSE_NOISE_THRESHOLD_2     0x0294
#define ABS_PMB_SCP12_IMPULSE_NOISE_THRESHOLD_2 0x0205F294UL

#define PMB_SCP12_T4_MASK                       0x000000FFUL
#define PMB_SCP12_T4_SHIFT                      0
#define PMB_SCP12_T4_SIGNED                     0

#define PMB_SCP12_T5_MASK                       0x0000FF00UL
#define PMB_SCP12_T5_SHIFT                      8
#define PMB_SCP12_T5_SIGNED                     0

#define PMB_SCP12_T6_MASK                       0x00FF0000UL
#define PMB_SCP12_T6_SHIFT                      16
#define PMB_SCP12_T6_SIGNED                     0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_3 (PMR_SCP12) */
#define PMB_SCP12_IMPULSE_NOISE_THRESHOLD_3     0x0298
#define ABS_PMB_SCP12_IMPULSE_NOISE_THRESHOLD_3 0x0205F298UL

#define PMB_SCP12_T7_MASK                       0x000000FFUL
#define PMB_SCP12_T7_SHIFT                      0
#define PMB_SCP12_T7_SIGNED                     0

#define PMB_SCP12_T8_MASK                       0x0000FF00UL
#define PMB_SCP12_T8_SHIFT                      8
#define PMB_SCP12_T8_SIGNED                     0

#define PMB_SCP12_T9_MASK                       0x00FF0000UL
#define PMB_SCP12_T9_SHIFT                      16
#define PMB_SCP12_T9_SIGNED                     0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_4 (PMR_SCP12) */
#define PMB_SCP12_IMPULSE_NOISE_THRESHOLD_4     0x029C
#define ABS_PMB_SCP12_IMPULSE_NOISE_THRESHOLD_4 0x0205F29CUL

#define PMB_SCP12_T10_MASK                      0x000000FFUL
#define PMB_SCP12_T10_SHIFT                     0
#define PMB_SCP12_T10_SIGNED                    0

#define PMB_SCP12_T11_MASK                      0x0000FF00UL
#define PMB_SCP12_T11_SHIFT                     8
#define PMB_SCP12_T11_SIGNED                    0

#define PMB_SCP12_T12_MASK                      0x00FF0000UL
#define PMB_SCP12_T12_SHIFT                     16
#define PMB_SCP12_T12_SIGNED                    0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_5 (PMR_SCP12) */
#define PMB_SCP12_IMPULSE_NOISE_THRESHOLD_5     0x02A0
#define ABS_PMB_SCP12_IMPULSE_NOISE_THRESHOLD_5 0x0205F2A0UL

#define PMB_SCP12_T13_MASK                      0x000000FFUL
#define PMB_SCP12_T13_SHIFT                     0
#define PMB_SCP12_T13_SIGNED                    0

#define PMB_SCP12_T14_MASK                      0x0000FF00UL
#define PMB_SCP12_T14_SHIFT                     8
#define PMB_SCP12_T14_SIGNED                    0

#define PMB_SCP12_T15_MASK                      0x00FF0000UL
#define PMB_SCP12_T15_SHIFT                     16
#define PMB_SCP12_T15_SIGNED                    0

/* Register SCP_IMPULSE_NOISE_THRESHOLD_6 (PMR_SCP12) */
#define PMB_SCP12_IMPULSE_NOISE_THRESHOLD_6     0x02A4
#define ABS_PMB_SCP12_IMPULSE_NOISE_THRESHOLD_6 0x0205F2A4UL

#define PMB_SCP12_T16_MASK                      0x00FF0000UL
#define PMB_SCP12_T16_SHIFT                     16
#define PMB_SCP12_T16_SIGNED                    0

/* Register SCP_IMPULSE_FILTER_BYPASS (PMR_SCP12) */
#define PMB_SCP12_IMPULSE_FILTER_BYPASS     0x02A8
#define ABS_PMB_SCP12_IMPULSE_FILTER_BYPASS 0x0205F2A8UL

#define PMB_SCP12_IMP_BYPASS_MASK           0x00800000UL
#define PMB_SCP12_IMP_BYPASS_SHIFT          23
#define PMB_SCP12_IMP_BYPASS_SIGNED         0

/* Register SCP_HSYNC_OUT_START (PMR_SCP12) */
#define PMB_SCP12_HSYNC_OUT_START        0x02C0
#define ABS_PMB_SCP12_HSYNC_OUT_START    0x0205F2C0UL

#define PMB_SCP12_HSYNC_OUT_START_MASK   0x00FFFF00UL
#define PMB_SCP12_HSYNC_OUT_START_SHIFT  8
#define PMB_SCP12_HSYNC_OUT_START_SIGNED 0

/* Register SCP_HSYNC_OUT_END (PMR_SCP12) */
#define PMB_SCP12_HSYNC_OUT_END        0x02C4
#define ABS_PMB_SCP12_HSYNC_OUT_END    0x0205F2C4UL

#define PMB_SCP12_HSYNC_OUT_END_MASK   0x00FFFF00UL
#define PMB_SCP12_HSYNC_OUT_END_SHIFT  8
#define PMB_SCP12_HSYNC_OUT_END_SIGNED 0

/* Register SCP_HSYNC_OUT_POLARITY (PMR_SCP12) */
#define PMB_SCP12_HSYNC_OUT_POLARITY        0x02C8
#define ABS_PMB_SCP12_HSYNC_OUT_POLARITY    0x0205F2C8UL

#define PMB_SCP12_HSYNC_OUT_POLARITY_MASK   0x00800000UL
#define PMB_SCP12_HSYNC_OUT_POLARITY_SHIFT  23
#define PMB_SCP12_HSYNC_OUT_POLARITY_SIGNED 0

/* Register SCP_VSYNC_OUT_SYMBOL_START (PMR_SCP12) */
#define PMB_SCP12_VSYNC_OUT_SYMBOL_START        0x02CC
#define ABS_PMB_SCP12_VSYNC_OUT_SYMBOL_START    0x0205F2CCUL

#define PMB_SCP12_VSYNC_OUT_SYMBOL_START_MASK   0x00FFFF00UL
#define PMB_SCP12_VSYNC_OUT_SYMBOL_START_SHIFT  8
#define PMB_SCP12_VSYNC_OUT_SYMBOL_START_SIGNED 0

/* Register SCP_VSYNC_OUT_SAMPLE_START (PMR_SCP12) */
#define PMB_SCP12_VSYNC_OUT_SAMPLE_START        0x02D0
#define ABS_PMB_SCP12_VSYNC_OUT_SAMPLE_START    0x0205F2D0UL

#define PMB_SCP12_VSYNC_OUT_SAMPLE_START_MASK   0x00FFFF00UL
#define PMB_SCP12_VSYNC_OUT_SAMPLE_START_SHIFT  8
#define PMB_SCP12_VSYNC_OUT_SAMPLE_START_SIGNED 0

/* Register SCP_VSYNC_OUT_SYMBOL_END (PMR_SCP12) */
#define PMB_SCP12_VSYNC_OUT_SYMBOL_END        0x02D4
#define ABS_PMB_SCP12_VSYNC_OUT_SYMBOL_END    0x0205F2D4UL

#define PMB_SCP12_VSYNC_OUT_SYMBOL_END_MASK   0x00FFFF00UL
#define PMB_SCP12_VSYNC_OUT_SYMBOL_END_SHIFT  8
#define PMB_SCP12_VSYNC_OUT_SYMBOL_END_SIGNED 0

/* Register SCP_VSYNC_OUT_SAMPLE_END (PMR_SCP12) */
#define PMB_SCP12_VSYNC_OUT_SAMPLE_END        0x02D8
#define ABS_PMB_SCP12_VSYNC_OUT_SAMPLE_END    0x0205F2D8UL

#define PMB_SCP12_VSYNC_OUT_SAMPLE_END_MASK   0x00FFFF00UL
#define PMB_SCP12_VSYNC_OUT_SAMPLE_END_SHIFT  8
#define PMB_SCP12_VSYNC_OUT_SAMPLE_END_SIGNED 0

/* Register SCP_VSYNC_OUT_POLARITY (PMR_SCP12) */
#define PMB_SCP12_VSYNC_OUT_POLARITY        0x02DC
#define ABS_PMB_SCP12_VSYNC_OUT_POLARITY    0x0205F2DCUL

#define PMB_SCP12_VSYNC_OUT_POLARITY_MASK   0x00800000UL
#define PMB_SCP12_VSYNC_OUT_POLARITY_SHIFT  23
#define PMB_SCP12_VSYNC_OUT_POLARITY_SIGNED 0

/* Register SCP_HSYNC_IN_START_SAMPLE (PMR_SCP12) */
#define PMB_SCP12_HSYNC_IN_START_SAMPLE        0x02E0
#define ABS_PMB_SCP12_HSYNC_IN_START_SAMPLE    0x0205F2E0UL

#define PMB_SCP12_HSYNC_IN_START_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP12_HSYNC_IN_START_SAMPLE_SHIFT  8
#define PMB_SCP12_HSYNC_IN_START_SAMPLE_SIGNED 0

/* Register SCP_HSYNC_IN_START_OFFSET (PMR_SCP12) */
#define PMB_SCP12_HSYNC_IN_START_OFFSET        0x02E4
#define ABS_PMB_SCP12_HSYNC_IN_START_OFFSET    0x0205F2E4UL

#define PMB_SCP12_HSYNC_IN_START_OFFSET_MASK   0x00000F00UL
#define PMB_SCP12_HSYNC_IN_START_OFFSET_SHIFT  8
#define PMB_SCP12_HSYNC_IN_START_OFFSET_SIGNED 0

/* Register SCP_HSYNC_IN_END_SAMPLE (PMR_SCP12) */
#define PMB_SCP12_HSYNC_IN_END_SAMPLE        0x02E8
#define ABS_PMB_SCP12_HSYNC_IN_END_SAMPLE    0x0205F2E8UL

#define PMB_SCP12_HSYNC_IN_END_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP12_HSYNC_IN_END_SAMPLE_SHIFT  8
#define PMB_SCP12_HSYNC_IN_END_SAMPLE_SIGNED 0

/* Register SCP_HSYNC_IN_END_OFFSET (PMR_SCP12) */
#define PMB_SCP12_HSYNC_IN_END_OFFSET        0x02EC
#define ABS_PMB_SCP12_HSYNC_IN_END_OFFSET    0x0205F2ECUL

#define PMB_SCP12_HSYNC_IN_END_OFFSET_MASK   0x00000F00UL
#define PMB_SCP12_HSYNC_IN_END_OFFSET_SHIFT  8
#define PMB_SCP12_HSYNC_IN_END_OFFSET_SIGNED 0

/* Register SCP_HSYNC_IN_POLARITY (PMR_SCP12) */
#define PMB_SCP12_HSYNC_IN_POLARITY        0x02F0
#define ABS_PMB_SCP12_HSYNC_IN_POLARITY    0x0205F2F0UL

#define PMB_SCP12_HSYNC_IN_POLARITY_MASK   0x00800000UL
#define PMB_SCP12_HSYNC_IN_POLARITY_SHIFT  23
#define PMB_SCP12_HSYNC_IN_POLARITY_SIGNED 0

/* Register SCP_VSYNC_IN_START_SYMBOL (PMR_SCP12) */
#define PMB_SCP12_VSYNC_IN_START_SYMBOL        0x02F4
#define ABS_PMB_SCP12_VSYNC_IN_START_SYMBOL    0x0205F2F4UL

#define PMB_SCP12_VSYNC_IN_START_SYMBOL_MASK   0x00FFFF00UL
#define PMB_SCP12_VSYNC_IN_START_SYMBOL_SHIFT  8
#define PMB_SCP12_VSYNC_IN_START_SYMBOL_SIGNED 0

/* Register SCP_VSYNC_IN_START_SAMPLE (PMR_SCP12) */
#define PMB_SCP12_VSYNC_IN_START_SAMPLE        0x02F8
#define ABS_PMB_SCP12_VSYNC_IN_START_SAMPLE    0x0205F2F8UL

#define PMB_SCP12_VSYNC_IN_START_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP12_VSYNC_IN_START_SAMPLE_SHIFT  8
#define PMB_SCP12_VSYNC_IN_START_SAMPLE_SIGNED 0

/* Register SCP_VSYNC_IN_END_SYMBOL (PMR_SCP12) */
#define PMB_SCP12_VSYNC_IN_END_SYMBOL        0x02FC
#define ABS_PMB_SCP12_VSYNC_IN_END_SYMBOL    0x0205F2FCUL

#define PMB_SCP12_VSYNC_IN_END_SYMBOL_MASK   0x00FFFF00UL
#define PMB_SCP12_VSYNC_IN_END_SYMBOL_SHIFT  8
#define PMB_SCP12_VSYNC_IN_END_SYMBOL_SIGNED 0

/* Register SCP_VSYNC_IN_END_SAMPLE (PMR_SCP12) */
#define PMB_SCP12_VSYNC_IN_END_SAMPLE        0x0300
#define ABS_PMB_SCP12_VSYNC_IN_END_SAMPLE    0x0205F300UL

#define PMB_SCP12_VSYNC_IN_END_SAMPLE_MASK   0x00FFFF00UL
#define PMB_SCP12_VSYNC_IN_END_SAMPLE_SHIFT  8
#define PMB_SCP12_VSYNC_IN_END_SAMPLE_SIGNED 0

/* Register SCP_VSYNC_IN_POLARITY (PMR_SCP12) */
#define PMB_SCP12_VSYNC_IN_POLARITY        0x0304
#define ABS_PMB_SCP12_VSYNC_IN_POLARITY    0x0205F304UL

#define PMB_SCP12_VSYNC_IN_POLARITY_MASK   0x00800000UL
#define PMB_SCP12_VSYNC_IN_POLARITY_SHIFT  23
#define PMB_SCP12_VSYNC_IN_POLARITY_SIGNED 0

/* Register SCP_DRM_DECIMATOR_CTRL (PMR_SCP12) */
#define PMB_SCP12_DRM_DECIMATOR_CTRL     0x0330
#define ABS_PMB_SCP12_DRM_DECIMATOR_CTRL 0x0205F330UL

#define PMB_SCP12_DRM_DEC_RATIO_MASK     0x00000F00UL
#define PMB_SCP12_DRM_DEC_RATIO_SHIFT    8
#define PMB_SCP12_DRM_DEC_RATIO_SIGNED   0

#define PMB_SCP12_DRM_DEC_EN_MASK        0x00001000UL
#define PMB_SCP12_DRM_DEC_EN_SHIFT       12
#define PMB_SCP12_DRM_DEC_EN_SIGNED      0

/* Register SCP_CORE_ID (PMR_SCP12) */
#define PMB_SCP12_CORE_ID            0x0340
#define ABS_PMB_SCP12_CORE_ID        0x0205F340UL

#define PMB_SCP12_CORE_CONFIG_MASK   0x000000FFUL
#define PMB_SCP12_CORE_CONFIG_SHIFT  0
#define PMB_SCP12_CORE_CONFIG_SIGNED 0

#define PMB_SCP12_CORE_ID_MASK       0x0000FF00UL
#define PMB_SCP12_CORE_ID_SHIFT      8
#define PMB_SCP12_CORE_ID_SIGNED     0

#define PMB_SCP12_GROUP_ID_MASK      0x00FF0000UL
#define PMB_SCP12_GROUP_ID_SHIFT     16
#define PMB_SCP12_GROUP_ID_SIGNED    0

/* Register SCP_CORE_REVISION (PMR_SCP12) */
#define PMB_SCP12_CORE_REVISION          0x0350
#define ABS_PMB_SCP12_CORE_REVISION      0x0205F350UL

#define PMB_SCP12_MAINTENANCE_REV_MASK   0x000000FFUL
#define PMB_SCP12_MAINTENANCE_REV_SHIFT  0
#define PMB_SCP12_MAINTENANCE_REV_SIGNED 0

#define PMB_SCP12_MINOR_REV_MASK         0x0000FF00UL
#define PMB_SCP12_MINOR_REV_SHIFT        8
#define PMB_SCP12_MINOR_REV_SIGNED       0

#define PMB_SCP12_MAJOR_REV_MASK         0x00FF0000UL
#define PMB_SCP12_MAJOR_REV_SHIFT        16
#define PMB_SCP12_MAJOR_REV_SIGNED       0

/* Register SCP_TBUS_CONTROL (PMR_SCP12) */
#define PMB_SCP12_TBUS_CONTROL              0x0380
#define ABS_PMB_SCP12_TBUS_CONTROL          0x0205F380UL

#define PMB_SCP12_TBUS_OUTPUT_STALL_MASK    0x00100000UL
#define PMB_SCP12_TBUS_OUTPUT_STALL_SHIFT   20
#define PMB_SCP12_TBUS_OUTPUT_STALL_SIGNED  0

#define PMB_SCP12_TBUS_OUTPUT_ENABLE_MASK   0x00200000UL
#define PMB_SCP12_TBUS_OUTPUT_ENABLE_SHIFT  21
#define PMB_SCP12_TBUS_OUTPUT_ENABLE_SIGNED 0

#define PMB_SCP12_TBUS_DEBUG_MODE_MASK      0x00400000UL
#define PMB_SCP12_TBUS_DEBUG_MODE_SHIFT     22
#define PMB_SCP12_TBUS_DEBUG_MODE_SIGNED    0

#define PMB_SCP12_TBUS_OUTPUT_MODE_MASK     0x00800000UL
#define PMB_SCP12_TBUS_OUTPUT_MODE_SHIFT    23
#define PMB_SCP12_TBUS_OUTPUT_MODE_SIGNED   0

/* Register SCP_TBUS_DEBUG_DATA (PMR_SCP12) */
#define PMB_SCP12_TBUS_DEBUG_DATA             0x0384
#define ABS_PMB_SCP12_TBUS_DEBUG_DATA         0x0205F384UL

#define PMB_SCP12_TBUS_DEBUG_DATAOUT_Q_MASK   0x00000FFFUL
#define PMB_SCP12_TBUS_DEBUG_DATAOUT_Q_SHIFT  0
#define PMB_SCP12_TBUS_DEBUG_DATAOUT_Q_SIGNED 0

#define PMB_SCP12_TBUS_DEBUG_DATAOUT_I_MASK   0x00FFF000UL
#define PMB_SCP12_TBUS_DEBUG_DATAOUT_I_SHIFT  12
#define PMB_SCP12_TBUS_DEBUG_DATAOUT_I_SIGNED 0

/* Register SCP_TBUS_DEBUG_EOP (PMR_SCP12) */
#define PMB_SCP12_TBUS_DEBUG_EOP        0x0388
#define ABS_PMB_SCP12_TBUS_DEBUG_EOP    0x0205F388UL

#define PMB_SCP12_TBUS_DEBUG_EOP_MASK   0x00800000UL
#define PMB_SCP12_TBUS_DEBUG_EOP_SHIFT  23
#define PMB_SCP12_TBUS_DEBUG_EOP_SIGNED 0

/* Register SCP_TBUS_DEBUG_VALID (PMR_SCP12) */
#define PMB_SCP12_TBUS_DEBUG_VALID           0x038C
#define ABS_PMB_SCP12_TBUS_DEBUG_VALID       0x0205F38CUL

#define PMB_SCP12_TBUS_DEBUG_VALIDOUT_MASK   0x00800000UL
#define PMB_SCP12_TBUS_DEBUG_VALIDOUT_SHIFT  23
#define PMB_SCP12_TBUS_DEBUG_VALIDOUT_SIGNED 0

/* Register SCP_ISCR_CONTROL (PMR_SCP12) */
#define PMB_SCP12_ISCR_CONTROL       0x0390
#define ABS_PMB_SCP12_ISCR_CONTROL   0x0205F390UL

#define PMB_SCP12_ISCR_ENABLE_MASK   0x00000100UL
#define PMB_SCP12_ISCR_ENABLE_SHIFT  8
#define PMB_SCP12_ISCR_ENABLE_SIGNED 0

/* Register SCP_ISCR_COUNTER0 (PMR_SCP12) */
#define PMB_SCP12_ISCR_COUNTER0           0x0394
#define ABS_PMB_SCP12_ISCR_COUNTER0       0x0205F394UL

#define PMB_SCP12_ISCR_COUNTER_LOW_MASK   0x00FFFFFFUL
#define PMB_SCP12_ISCR_COUNTER_LOW_SHIFT  0
#define PMB_SCP12_ISCR_COUNTER_LOW_SIGNED 0

/* Register SCP_ISCR_COUNTER1 (PMR_SCP12) */
#define PMB_SCP12_ISCR_COUNTER1            0x0398
#define ABS_PMB_SCP12_ISCR_COUNTER1        0x0205F398UL

#define PMB_SCP12_ISCR_COUNTER_HIGH_MASK   0x00FFFFFFUL
#define PMB_SCP12_ISCR_COUNTER_HIGH_SHIFT  0
#define PMB_SCP12_ISCR_COUNTER_HIGH_SIGNED 0

/* Register SCP_ISCR_STATUS0 (PMR_SCP12) */
#define PMB_SCP12_ISCR_STATUS0              0x039C
#define ABS_PMB_SCP12_ISCR_STATUS0          0x0205F39CUL

#define PMB_SCP12_ISCR_SYM_START_LOW_MASK   0x00FFFFFFUL
#define PMB_SCP12_ISCR_SYM_START_LOW_SHIFT  0
#define PMB_SCP12_ISCR_SYM_START_LOW_SIGNED 0

/* Register SCP_ISCR_STATUS1 (PMR_SCP12) */
#define PMB_SCP12_ISCR_STATUS1               0x03A0
#define ABS_PMB_SCP12_ISCR_STATUS1           0x0205F3A0UL

#define PMB_SCP12_ISCR_SYM_START_HIGH_MASK   0x00FFFFFFUL
#define PMB_SCP12_ISCR_SYM_START_HIGH_SHIFT  0
#define PMB_SCP12_ISCR_SYM_START_HIGH_SIGNED 0

/* Register SCP_CONFIGURATION (PMR_SCP12) */
#define PMB_SCP12_CONFIGURATION                   0x03A4
#define ABS_PMB_SCP12_CONFIGURATION               0x0205F3A4UL

#define PMB_SCP12_CONFIGURATION_DRM_DECIM_MASK    0x00000002UL
#define PMB_SCP12_CONFIGURATION_DRM_DECIM_SHIFT   1
#define PMB_SCP12_CONFIGURATION_DRM_DECIM_SIGNED  0

#define PMB_SCP12_CONFIGURATION_EARLY_GAIN_MASK   0x00000010UL
#define PMB_SCP12_CONFIGURATION_EARLY_GAIN_SHIFT  4
#define PMB_SCP12_CONFIGURATION_EARLY_GAIN_SIGNED 0

#define PMB_SCP12_CONFIGURATION_MIXER_MASK        0x00000080UL
#define PMB_SCP12_CONFIGURATION_MIXER_SHIFT       7
#define PMB_SCP12_CONFIGURATION_MIXER_SIGNED      0

#define PMB_SCP12_CONFIGURATION_CIC_MASK          0x00000400UL
#define PMB_SCP12_CONFIGURATION_CIC_SHIFT         10
#define PMB_SCP12_CONFIGURATION_CIC_SIGNED        0

#define PMB_SCP12_CONFIGURATION_NOTCH_MASK        0x00001800UL
#define PMB_SCP12_CONFIGURATION_NOTCH_SHIFT       11
#define PMB_SCP12_CONFIGURATION_NOTCH_SIGNED      0

#define PMB_SCP12_CONFIGURATION_LATE_GAIN_MASK    0x00002000UL
#define PMB_SCP12_CONFIGURATION_LATE_GAIN_SHIFT   13
#define PMB_SCP12_CONFIGURATION_LATE_GAIN_SIGNED  0

#define PMB_SCP12_CONFIGURATION_IMPULSE_MASK      0x00004000UL
#define PMB_SCP12_CONFIGURATION_IMPULSE_SHIFT     14
#define PMB_SCP12_CONFIGURATION_IMPULSE_SIGNED    0

#define PMB_SCP12_CONFIGURATION_VID_SYNC_MASK     0x00010000UL
#define PMB_SCP12_CONFIGURATION_VID_SYNC_SHIFT    16
#define PMB_SCP12_CONFIGURATION_VID_SYNC_SIGNED   0

#define PMB_SCP12_CONFIGURATION_DMAOP_MASK        0x00020000UL
#define PMB_SCP12_CONFIGURATION_DMAOP_SHIFT       17
#define PMB_SCP12_CONFIGURATION_DMAOP_SIGNED      0

/* Register BIT_PACKER_INPUT (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_INPUT                    0x0000
#define ABS_PMB_BIT_PACKER2_INPUT                0x0205F800UL

#define PMB_BIT_PACKER2_SOFTWARE_RESET_MASK      0x00000001UL
#define PMB_BIT_PACKER2_SOFTWARE_RESET_SHIFT     0
#define PMB_BIT_PACKER2_SOFTWARE_RESET_SIGNED    0

#define PMB_BIT_PACKER2_BITS_PER_ITEM_MASK       0x00000006UL
#define PMB_BIT_PACKER2_BITS_PER_ITEM_SHIFT      1
#define PMB_BIT_PACKER2_BITS_PER_ITEM_SIGNED     0

#define PMB_BIT_PACKER2_FIFO_MODE_MASK           0x00000008UL
#define PMB_BIT_PACKER2_FIFO_MODE_SHIFT          3
#define PMB_BIT_PACKER2_FIFO_MODE_SIGNED         0

#define PMB_BIT_PACKER2_ITEMS_PER_INGROUP_MASK   0x00000FF0UL
#define PMB_BIT_PACKER2_ITEMS_PER_INGROUP_SHIFT  4
#define PMB_BIT_PACKER2_ITEMS_PER_INGROUP_SIGNED 0

#define PMB_BIT_PACKER2_SEQ_LENGTH_MASK          0x000FF000UL
#define PMB_BIT_PACKER2_SEQ_LENGTH_SHIFT         12
#define PMB_BIT_PACKER2_SEQ_LENGTH_SIGNED        0

/* Register BIT_PACKER_OUTPUT (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_OUTPUT                         0x0004
#define ABS_PMB_BIT_PACKER2_OUTPUT                     0x0205F804UL

#define PMB_BIT_PACKER2_DATA_ITEMS_PER_OUTGP_MASK      0x000000FFUL
#define PMB_BIT_PACKER2_DATA_ITEMS_PER_OUTGP_SHIFT     0
#define PMB_BIT_PACKER2_DATA_ITEMS_PER_OUTGP_SIGNED    0

#define PMB_BIT_PACKER2_PREPAD_ITEMS_PER_OUTGP_MASK    0x00000700UL
#define PMB_BIT_PACKER2_PREPAD_ITEMS_PER_OUTGP_SHIFT   8
#define PMB_BIT_PACKER2_PREPAD_ITEMS_PER_OUTGP_SIGNED  0

#define PMB_BIT_PACKER2_POSTPAD_ITEMS_PER_OUTGP_MASK   0x00003800UL
#define PMB_BIT_PACKER2_POSTPAD_ITEMS_PER_OUTGP_SHIFT  11
#define PMB_BIT_PACKER2_POSTPAD_ITEMS_PER_OUTGP_SIGNED 0

#define PMB_BIT_PACKER2_MS_FIRST_MASK                  0x00004000UL
#define PMB_BIT_PACKER2_MS_FIRST_SHIFT                 14
#define PMB_BIT_PACKER2_MS_FIRST_SIGNED                0

/* Register BIT_PACKER_MAX_SEQ_LENGTH (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_MAX_SEQ_LENGTH        0x0008
#define ABS_PMB_BIT_PACKER2_MAX_SEQ_LENGTH    0x0205F808UL

#define PMB_BIT_PACKER2_MAX_SEQ_LENGTH_MASK   0x0000FFFFUL
#define PMB_BIT_PACKER2_MAX_SEQ_LENGTH_SHIFT  0
#define PMB_BIT_PACKER2_MAX_SEQ_LENGTH_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_0 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_0         0x000C
#define ABS_PMB_BIT_PACKER2_SEQUENCE_0     0x0205F80CUL

#define PMB_BIT_PACKER2_RD_ITEM_0_0_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_0_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_0_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_0_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_0_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_0_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_0_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_0_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_0_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_1 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_1         0x0010
#define ABS_PMB_BIT_PACKER2_SEQUENCE_1     0x0205F810UL

#define PMB_BIT_PACKER2_RD_ITEM_0_1_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_1_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_1_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_1_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_1_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_1_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_1_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_1_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_1_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_2 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_2         0x0014
#define ABS_PMB_BIT_PACKER2_SEQUENCE_2     0x0205F814UL

#define PMB_BIT_PACKER2_RD_ITEM_0_2_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_2_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_2_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_2_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_2_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_2_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_2_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_2_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_2_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_3 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_3         0x0018
#define ABS_PMB_BIT_PACKER2_SEQUENCE_3     0x0205F818UL

#define PMB_BIT_PACKER2_RD_ITEM_0_3_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_3_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_3_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_3_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_3_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_3_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_3_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_3_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_3_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_4 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_4         0x001C
#define ABS_PMB_BIT_PACKER2_SEQUENCE_4     0x0205F81CUL

#define PMB_BIT_PACKER2_RD_ITEM_0_4_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_4_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_4_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_4_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_4_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_4_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_4_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_4_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_4_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_5 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_5         0x0020
#define ABS_PMB_BIT_PACKER2_SEQUENCE_5     0x0205F820UL

#define PMB_BIT_PACKER2_RD_ITEM_0_5_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_5_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_5_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_5_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_5_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_5_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_5_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_5_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_5_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_6 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_6         0x0024
#define ABS_PMB_BIT_PACKER2_SEQUENCE_6     0x0205F824UL

#define PMB_BIT_PACKER2_RD_ITEM_0_6_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_6_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_6_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_6_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_6_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_6_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_6_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_6_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_6_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_7 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_7         0x0028
#define ABS_PMB_BIT_PACKER2_SEQUENCE_7     0x0205F828UL

#define PMB_BIT_PACKER2_RD_ITEM_0_7_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_7_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_7_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_7_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_7_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_7_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_7_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_7_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_7_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_8 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_8         0x002C
#define ABS_PMB_BIT_PACKER2_SEQUENCE_8     0x0205F82CUL

#define PMB_BIT_PACKER2_RD_ITEM_0_8_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_8_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_8_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_8_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_8_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_8_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_8_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_8_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_8_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_9 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_9         0x0030
#define ABS_PMB_BIT_PACKER2_SEQUENCE_9     0x0205F830UL

#define PMB_BIT_PACKER2_RD_ITEM_0_9_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_9_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_9_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_9_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_9_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_9_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_9_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_9_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_9_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_10 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_10         0x0034
#define ABS_PMB_BIT_PACKER2_SEQUENCE_10     0x0205F834UL

#define PMB_BIT_PACKER2_RD_ITEM_0_10_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_10_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_10_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_10_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_10_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_10_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_10_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_10_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_10_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_11 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_11         0x0038
#define ABS_PMB_BIT_PACKER2_SEQUENCE_11     0x0205F838UL

#define PMB_BIT_PACKER2_RD_ITEM_0_11_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_11_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_11_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_11_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_11_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_11_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_11_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_11_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_11_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_12 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_12         0x003C
#define ABS_PMB_BIT_PACKER2_SEQUENCE_12     0x0205F83CUL

#define PMB_BIT_PACKER2_RD_ITEM_0_12_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_12_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_12_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_12_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_12_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_12_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_12_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_12_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_12_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_13 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_13         0x0040
#define ABS_PMB_BIT_PACKER2_SEQUENCE_13     0x0205F840UL

#define PMB_BIT_PACKER2_RD_ITEM_0_13_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_13_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_13_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_13_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_13_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_13_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_13_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_13_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_13_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_14 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_14         0x0044
#define ABS_PMB_BIT_PACKER2_SEQUENCE_14     0x0205F844UL

#define PMB_BIT_PACKER2_RD_ITEM_0_14_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_14_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_14_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_14_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_14_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_14_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_14_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_14_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_14_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_15 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_15         0x0048
#define ABS_PMB_BIT_PACKER2_SEQUENCE_15     0x0205F848UL

#define PMB_BIT_PACKER2_RD_ITEM_0_15_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_15_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_15_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_15_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_15_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_15_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_15_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_15_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_15_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_16 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_16         0x004C
#define ABS_PMB_BIT_PACKER2_SEQUENCE_16     0x0205F84CUL

#define PMB_BIT_PACKER2_RD_ITEM_0_16_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_16_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_16_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_16_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_16_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_16_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_16_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_16_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_16_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_17 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_17         0x0050
#define ABS_PMB_BIT_PACKER2_SEQUENCE_17     0x0205F850UL

#define PMB_BIT_PACKER2_RD_ITEM_0_17_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_17_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_17_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_17_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_17_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_17_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_17_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_17_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_17_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_18 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_18         0x0054
#define ABS_PMB_BIT_PACKER2_SEQUENCE_18     0x0205F854UL

#define PMB_BIT_PACKER2_RD_ITEM_0_18_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_18_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_18_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_18_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_18_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_18_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_18_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_18_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_18_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_19 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_19         0x0058
#define ABS_PMB_BIT_PACKER2_SEQUENCE_19     0x0205F858UL

#define PMB_BIT_PACKER2_RD_ITEM_0_19_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_19_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_19_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_19_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_19_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_19_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_19_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_19_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_19_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_20 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_20         0x005C
#define ABS_PMB_BIT_PACKER2_SEQUENCE_20     0x0205F85CUL

#define PMB_BIT_PACKER2_RD_ITEM_0_20_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_20_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_20_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_20_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_20_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_20_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_20_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_20_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_20_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_21 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_21         0x0060
#define ABS_PMB_BIT_PACKER2_SEQUENCE_21     0x0205F860UL

#define PMB_BIT_PACKER2_RD_ITEM_0_21_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_21_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_21_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_21_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_21_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_21_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_21_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_21_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_21_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_22 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_22         0x0064
#define ABS_PMB_BIT_PACKER2_SEQUENCE_22     0x0205F864UL

#define PMB_BIT_PACKER2_RD_ITEM_0_22_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_22_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_22_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_22_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_22_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_22_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_22_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_22_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_22_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_23 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_23         0x0068
#define ABS_PMB_BIT_PACKER2_SEQUENCE_23     0x0205F868UL

#define PMB_BIT_PACKER2_RD_ITEM_0_23_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_23_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_23_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_23_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_23_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_23_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_23_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_23_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_23_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_24 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_24         0x006C
#define ABS_PMB_BIT_PACKER2_SEQUENCE_24     0x0205F86CUL

#define PMB_BIT_PACKER2_RD_ITEM_0_24_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_24_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_24_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_24_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_24_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_24_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_24_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_24_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_24_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_25 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_25         0x0070
#define ABS_PMB_BIT_PACKER2_SEQUENCE_25     0x0205F870UL

#define PMB_BIT_PACKER2_RD_ITEM_0_25_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_25_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_25_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_25_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_25_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_25_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_25_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_25_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_25_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_26 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_26         0x0074
#define ABS_PMB_BIT_PACKER2_SEQUENCE_26     0x0205F874UL

#define PMB_BIT_PACKER2_RD_ITEM_0_26_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_26_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_26_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_26_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_26_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_26_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_26_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_26_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_26_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_27 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_27         0x0078
#define ABS_PMB_BIT_PACKER2_SEQUENCE_27     0x0205F878UL

#define PMB_BIT_PACKER2_RD_ITEM_0_27_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_27_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_27_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_27_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_27_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_27_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_27_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_27_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_27_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_28 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_28         0x007C
#define ABS_PMB_BIT_PACKER2_SEQUENCE_28     0x0205F87CUL

#define PMB_BIT_PACKER2_RD_ITEM_0_28_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_28_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_28_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_28_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_28_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_28_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_28_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_28_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_28_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_29 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_29         0x0080
#define ABS_PMB_BIT_PACKER2_SEQUENCE_29     0x0205F880UL

#define PMB_BIT_PACKER2_RD_ITEM_0_29_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_29_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_29_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_29_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_29_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_29_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_29_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_29_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_29_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_30 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_30         0x0084
#define ABS_PMB_BIT_PACKER2_SEQUENCE_30     0x0205F884UL

#define PMB_BIT_PACKER2_RD_ITEM_0_30_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_30_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_30_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_30_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_30_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_30_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_30_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_30_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_30_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_31 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_31         0x0088
#define ABS_PMB_BIT_PACKER2_SEQUENCE_31     0x0205F888UL

#define PMB_BIT_PACKER2_RD_ITEM_0_31_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_31_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_31_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_31_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_31_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_31_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_31_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_31_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_31_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_32 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_32         0x008C
#define ABS_PMB_BIT_PACKER2_SEQUENCE_32     0x0205F88CUL

#define PMB_BIT_PACKER2_RD_ITEM_0_32_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_32_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_32_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_32_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_32_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_32_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_32_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_32_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_32_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_33 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_33         0x0090
#define ABS_PMB_BIT_PACKER2_SEQUENCE_33     0x0205F890UL

#define PMB_BIT_PACKER2_RD_ITEM_0_33_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_33_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_33_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_33_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_33_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_33_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_33_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_33_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_33_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_34 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_34         0x0094
#define ABS_PMB_BIT_PACKER2_SEQUENCE_34     0x0205F894UL

#define PMB_BIT_PACKER2_RD_ITEM_0_34_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_34_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_34_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_34_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_34_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_34_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_34_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_34_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_34_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_35 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_35         0x0098
#define ABS_PMB_BIT_PACKER2_SEQUENCE_35     0x0205F898UL

#define PMB_BIT_PACKER2_RD_ITEM_0_35_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_35_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_35_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_35_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_35_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_35_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_35_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_35_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_35_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_36 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_36         0x009C
#define ABS_PMB_BIT_PACKER2_SEQUENCE_36     0x0205F89CUL

#define PMB_BIT_PACKER2_RD_ITEM_0_36_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_36_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_36_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_36_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_36_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_36_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_36_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_36_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_36_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_37 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_37         0x00A0
#define ABS_PMB_BIT_PACKER2_SEQUENCE_37     0x0205F8A0UL

#define PMB_BIT_PACKER2_RD_ITEM_0_37_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_37_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_37_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_37_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_37_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_37_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_37_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_37_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_37_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_38 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_38         0x00A4
#define ABS_PMB_BIT_PACKER2_SEQUENCE_38     0x0205F8A4UL

#define PMB_BIT_PACKER2_RD_ITEM_0_38_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_38_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_38_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_38_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_38_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_38_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_38_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_38_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_38_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_39 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_39         0x00A8
#define ABS_PMB_BIT_PACKER2_SEQUENCE_39     0x0205F8A8UL

#define PMB_BIT_PACKER2_RD_ITEM_0_39_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_39_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_39_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_39_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_39_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_39_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_39_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_39_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_39_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_40 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_40         0x00AC
#define ABS_PMB_BIT_PACKER2_SEQUENCE_40     0x0205F8ACUL

#define PMB_BIT_PACKER2_RD_ITEM_0_40_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_40_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_40_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_40_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_40_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_40_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_40_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_40_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_40_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_41 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_41         0x00B0
#define ABS_PMB_BIT_PACKER2_SEQUENCE_41     0x0205F8B0UL

#define PMB_BIT_PACKER2_RD_ITEM_0_41_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_41_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_41_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_41_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_41_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_41_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_41_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_41_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_41_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_42 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_42         0x00B4
#define ABS_PMB_BIT_PACKER2_SEQUENCE_42     0x0205F8B4UL

#define PMB_BIT_PACKER2_RD_ITEM_0_42_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_42_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_42_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_42_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_42_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_42_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_42_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_42_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_42_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_43 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_43         0x00B8
#define ABS_PMB_BIT_PACKER2_SEQUENCE_43     0x0205F8B8UL

#define PMB_BIT_PACKER2_RD_ITEM_0_43_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_43_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_43_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_43_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_43_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_43_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_43_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_43_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_43_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_44 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_44         0x00BC
#define ABS_PMB_BIT_PACKER2_SEQUENCE_44     0x0205F8BCUL

#define PMB_BIT_PACKER2_RD_ITEM_0_44_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_44_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_44_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_44_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_44_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_44_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_44_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_44_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_44_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_45 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_45         0x00C0
#define ABS_PMB_BIT_PACKER2_SEQUENCE_45     0x0205F8C0UL

#define PMB_BIT_PACKER2_RD_ITEM_0_45_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_45_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_45_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_45_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_45_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_45_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_45_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_45_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_45_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_46 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_46         0x00C4
#define ABS_PMB_BIT_PACKER2_SEQUENCE_46     0x0205F8C4UL

#define PMB_BIT_PACKER2_RD_ITEM_0_46_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_46_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_46_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_46_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_46_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_46_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_46_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_46_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_46_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_47 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_47         0x00C8
#define ABS_PMB_BIT_PACKER2_SEQUENCE_47     0x0205F8C8UL

#define PMB_BIT_PACKER2_RD_ITEM_0_47_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_47_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_47_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_47_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_47_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_47_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_47_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_47_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_47_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_48 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_48         0x00CC
#define ABS_PMB_BIT_PACKER2_SEQUENCE_48     0x0205F8CCUL

#define PMB_BIT_PACKER2_RD_ITEM_0_48_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_48_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_48_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_48_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_48_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_48_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_48_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_48_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_48_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_49 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_49         0x00D0
#define ABS_PMB_BIT_PACKER2_SEQUENCE_49     0x0205F8D0UL

#define PMB_BIT_PACKER2_RD_ITEM_0_49_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_49_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_49_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_49_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_49_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_49_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_49_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_49_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_49_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_50 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_50         0x00D4
#define ABS_PMB_BIT_PACKER2_SEQUENCE_50     0x0205F8D4UL

#define PMB_BIT_PACKER2_RD_ITEM_0_50_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_50_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_50_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_50_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_50_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_50_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_50_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_50_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_50_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_51 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_51         0x00D8
#define ABS_PMB_BIT_PACKER2_SEQUENCE_51     0x0205F8D8UL

#define PMB_BIT_PACKER2_RD_ITEM_0_51_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_51_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_51_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_51_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_51_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_51_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_51_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_51_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_51_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_52 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_52         0x00DC
#define ABS_PMB_BIT_PACKER2_SEQUENCE_52     0x0205F8DCUL

#define PMB_BIT_PACKER2_RD_ITEM_0_52_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_52_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_52_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_52_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_52_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_52_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_52_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_52_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_52_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_53 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_53         0x00E0
#define ABS_PMB_BIT_PACKER2_SEQUENCE_53     0x0205F8E0UL

#define PMB_BIT_PACKER2_RD_ITEM_0_53_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_53_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_53_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_53_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_53_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_53_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_53_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_53_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_53_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_54 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_54         0x00E4
#define ABS_PMB_BIT_PACKER2_SEQUENCE_54     0x0205F8E4UL

#define PMB_BIT_PACKER2_RD_ITEM_0_54_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_54_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_54_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_54_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_54_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_54_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_54_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_54_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_54_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_55 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_55         0x00E8
#define ABS_PMB_BIT_PACKER2_SEQUENCE_55     0x0205F8E8UL

#define PMB_BIT_PACKER2_RD_ITEM_0_55_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_55_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_55_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_55_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_55_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_55_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_55_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_55_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_55_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_56 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_56         0x00EC
#define ABS_PMB_BIT_PACKER2_SEQUENCE_56     0x0205F8ECUL

#define PMB_BIT_PACKER2_RD_ITEM_0_56_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_56_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_56_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_56_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_56_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_56_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_56_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_56_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_56_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_57 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_57         0x00F0
#define ABS_PMB_BIT_PACKER2_SEQUENCE_57     0x0205F8F0UL

#define PMB_BIT_PACKER2_RD_ITEM_0_57_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_57_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_57_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_57_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_57_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_57_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_57_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_57_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_57_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_58 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_58         0x00F4
#define ABS_PMB_BIT_PACKER2_SEQUENCE_58     0x0205F8F4UL

#define PMB_BIT_PACKER2_RD_ITEM_0_58_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_58_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_58_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_58_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_58_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_58_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_58_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_58_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_58_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_59 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_59         0x00F8
#define ABS_PMB_BIT_PACKER2_SEQUENCE_59     0x0205F8F8UL

#define PMB_BIT_PACKER2_RD_ITEM_0_59_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_59_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_59_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_59_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_59_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_59_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_59_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_59_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_59_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_60 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_60         0x00FC
#define ABS_PMB_BIT_PACKER2_SEQUENCE_60     0x0205F8FCUL

#define PMB_BIT_PACKER2_RD_ITEM_0_60_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_60_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_60_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_60_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_60_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_60_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_60_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_60_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_60_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_61 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_61         0x0100
#define ABS_PMB_BIT_PACKER2_SEQUENCE_61     0x0205F900UL

#define PMB_BIT_PACKER2_RD_ITEM_0_61_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_61_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_61_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_61_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_61_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_61_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_61_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_61_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_61_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_62 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_62         0x0104
#define ABS_PMB_BIT_PACKER2_SEQUENCE_62     0x0205F904UL

#define PMB_BIT_PACKER2_RD_ITEM_0_62_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_62_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_62_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_62_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_62_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_62_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_62_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_62_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_62_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_63 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_63         0x0108
#define ABS_PMB_BIT_PACKER2_SEQUENCE_63     0x0205F908UL

#define PMB_BIT_PACKER2_RD_ITEM_0_63_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_63_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_63_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_63_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_63_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_63_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_63_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_63_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_63_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_64 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_64         0x010C
#define ABS_PMB_BIT_PACKER2_SEQUENCE_64     0x0205F90CUL

#define PMB_BIT_PACKER2_RD_ITEM_0_64_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_64_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_64_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_64_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_64_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_64_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_64_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_64_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_64_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_65 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_65         0x0110
#define ABS_PMB_BIT_PACKER2_SEQUENCE_65     0x0205F910UL

#define PMB_BIT_PACKER2_RD_ITEM_0_65_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_65_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_65_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_65_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_65_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_65_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_65_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_65_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_65_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_66 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_66         0x0114
#define ABS_PMB_BIT_PACKER2_SEQUENCE_66     0x0205F914UL

#define PMB_BIT_PACKER2_RD_ITEM_0_66_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_66_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_66_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_66_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_66_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_66_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_66_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_66_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_66_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_67 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_67         0x0118
#define ABS_PMB_BIT_PACKER2_SEQUENCE_67     0x0205F918UL

#define PMB_BIT_PACKER2_RD_ITEM_0_67_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_67_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_67_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_67_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_67_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_67_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_67_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_67_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_67_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_68 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_68         0x011C
#define ABS_PMB_BIT_PACKER2_SEQUENCE_68     0x0205F91CUL

#define PMB_BIT_PACKER2_RD_ITEM_0_68_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_68_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_68_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_68_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_68_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_68_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_68_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_68_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_68_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_69 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_69         0x0120
#define ABS_PMB_BIT_PACKER2_SEQUENCE_69     0x0205F920UL

#define PMB_BIT_PACKER2_RD_ITEM_0_69_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_69_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_69_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_69_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_69_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_69_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_69_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_69_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_69_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_70 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_70         0x0124
#define ABS_PMB_BIT_PACKER2_SEQUENCE_70     0x0205F924UL

#define PMB_BIT_PACKER2_RD_ITEM_0_70_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_70_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_70_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_70_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_70_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_70_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_70_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_70_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_70_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_71 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_71         0x0128
#define ABS_PMB_BIT_PACKER2_SEQUENCE_71     0x0205F928UL

#define PMB_BIT_PACKER2_RD_ITEM_0_71_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_71_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_71_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_71_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_71_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_71_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_71_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_71_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_71_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_72 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_72         0x012C
#define ABS_PMB_BIT_PACKER2_SEQUENCE_72     0x0205F92CUL

#define PMB_BIT_PACKER2_RD_ITEM_0_72_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_72_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_72_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_72_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_72_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_72_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_72_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_72_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_72_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_73 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_73         0x0130
#define ABS_PMB_BIT_PACKER2_SEQUENCE_73     0x0205F930UL

#define PMB_BIT_PACKER2_RD_ITEM_0_73_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_73_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_73_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_73_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_73_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_73_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_73_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_73_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_73_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_74 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_74         0x0134
#define ABS_PMB_BIT_PACKER2_SEQUENCE_74     0x0205F934UL

#define PMB_BIT_PACKER2_RD_ITEM_0_74_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_74_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_74_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_74_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_74_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_74_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_74_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_74_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_74_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_75 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_75         0x0138
#define ABS_PMB_BIT_PACKER2_SEQUENCE_75     0x0205F938UL

#define PMB_BIT_PACKER2_RD_ITEM_0_75_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_75_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_75_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_75_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_75_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_75_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_75_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_75_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_75_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_76 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_76         0x013C
#define ABS_PMB_BIT_PACKER2_SEQUENCE_76     0x0205F93CUL

#define PMB_BIT_PACKER2_RD_ITEM_0_76_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_76_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_76_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_76_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_76_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_76_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_76_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_76_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_76_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_77 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_77         0x0140
#define ABS_PMB_BIT_PACKER2_SEQUENCE_77     0x0205F940UL

#define PMB_BIT_PACKER2_RD_ITEM_0_77_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_77_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_77_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_77_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_77_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_77_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_77_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_77_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_77_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_78 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_78         0x0144
#define ABS_PMB_BIT_PACKER2_SEQUENCE_78     0x0205F944UL

#define PMB_BIT_PACKER2_RD_ITEM_0_78_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_78_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_78_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_78_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_78_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_78_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_78_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_78_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_78_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_79 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_79         0x0148
#define ABS_PMB_BIT_PACKER2_SEQUENCE_79     0x0205F948UL

#define PMB_BIT_PACKER2_RD_ITEM_0_79_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_79_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_79_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_79_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_79_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_79_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_79_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_79_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_79_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_80 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_80         0x014C
#define ABS_PMB_BIT_PACKER2_SEQUENCE_80     0x0205F94CUL

#define PMB_BIT_PACKER2_RD_ITEM_0_80_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_80_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_80_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_80_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_80_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_80_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_80_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_80_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_80_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_81 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_81         0x0150
#define ABS_PMB_BIT_PACKER2_SEQUENCE_81     0x0205F950UL

#define PMB_BIT_PACKER2_RD_ITEM_0_81_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_81_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_81_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_81_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_81_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_81_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_81_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_81_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_81_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_82 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_82         0x0154
#define ABS_PMB_BIT_PACKER2_SEQUENCE_82     0x0205F954UL

#define PMB_BIT_PACKER2_RD_ITEM_0_82_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_82_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_82_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_82_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_82_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_82_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_82_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_82_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_82_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_83 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_83         0x0158
#define ABS_PMB_BIT_PACKER2_SEQUENCE_83     0x0205F958UL

#define PMB_BIT_PACKER2_RD_ITEM_0_83_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_83_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_83_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_83_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_83_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_83_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_83_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_83_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_83_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_84 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_84         0x015C
#define ABS_PMB_BIT_PACKER2_SEQUENCE_84     0x0205F95CUL

#define PMB_BIT_PACKER2_RD_ITEM_0_84_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_84_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_84_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_84_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_84_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_84_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_84_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_84_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_84_SIGNED 0

/* Register BIT_PACKER_SEQUENCE_85 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_SEQUENCE_85         0x0160
#define ABS_PMB_BIT_PACKER2_SEQUENCE_85     0x0205F960UL

#define PMB_BIT_PACKER2_RD_ITEM_0_85_MASK   0x000000FFUL
#define PMB_BIT_PACKER2_RD_ITEM_0_85_SHIFT  0
#define PMB_BIT_PACKER2_RD_ITEM_0_85_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_1_85_MASK   0x0000FF00UL
#define PMB_BIT_PACKER2_RD_ITEM_1_85_SHIFT  8
#define PMB_BIT_PACKER2_RD_ITEM_1_85_SIGNED 0

#define PMB_BIT_PACKER2_RD_ITEM_2_85_MASK   0x00FF0000UL
#define PMB_BIT_PACKER2_RD_ITEM_2_85_SHIFT  16
#define PMB_BIT_PACKER2_RD_ITEM_2_85_SIGNED 0

/* Register BIT_PACKER_TBUS_WR_MODE (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_TBUS_WR_MODE        0x0180
#define ABS_PMB_BIT_PACKER2_TBUS_WR_MODE    0x0205F980UL

#define PMB_BIT_PACKER2_TBUS_WR_MODE_MASK   0x00000001UL
#define PMB_BIT_PACKER2_TBUS_WR_MODE_SHIFT  0
#define PMB_BIT_PACKER2_TBUS_WR_MODE_SIGNED 0

/* Register BIT_PACKER_TBUS_WR_DATA_0 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_TBUS_WR_DATA_0        0x0184
#define ABS_PMB_BIT_PACKER2_TBUS_WR_DATA_0    0x0205F984UL

#define PMB_BIT_PACKER2_TBUS_WR_DATA_0_MASK   0x0000FFFFUL
#define PMB_BIT_PACKER2_TBUS_WR_DATA_0_SHIFT  0
#define PMB_BIT_PACKER2_TBUS_WR_DATA_0_SIGNED 0

/* Register BIT_PACKER_TBUS_WR_DATA_1 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_TBUS_WR_DATA_1        0x0188
#define ABS_PMB_BIT_PACKER2_TBUS_WR_DATA_1    0x0205F988UL

#define PMB_BIT_PACKER2_TBUS_WR_DATA_1_MASK   0x0000FFFFUL
#define PMB_BIT_PACKER2_TBUS_WR_DATA_1_SHIFT  0
#define PMB_BIT_PACKER2_TBUS_WR_DATA_1_SIGNED 0

/* Register BIT_PACKER_TBUS_WR_ENABLE (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_TBUS_WR_ENABLE        0x018C
#define ABS_PMB_BIT_PACKER2_TBUS_WR_ENABLE    0x0205F98CUL

#define PMB_BIT_PACKER2_TBUS_WR_ENABLE_MASK   0x00000001UL
#define PMB_BIT_PACKER2_TBUS_WR_ENABLE_SHIFT  0
#define PMB_BIT_PACKER2_TBUS_WR_ENABLE_SIGNED 0

/* Register BIT_PACKER_TBUS_RD_MODE (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_TBUS_RD_MODE        0x0190
#define ABS_PMB_BIT_PACKER2_TBUS_RD_MODE    0x0205F990UL

#define PMB_BIT_PACKER2_TBUS_RD_MODE_MASK   0x00000001UL
#define PMB_BIT_PACKER2_TBUS_RD_MODE_SHIFT  0
#define PMB_BIT_PACKER2_TBUS_RD_MODE_SIGNED 0

/* Register BIT_PACKER_TBUS_RD_DATA_0 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_TBUS_RD_DATA_0        0x0194
#define ABS_PMB_BIT_PACKER2_TBUS_RD_DATA_0    0x0205F994UL

#define PMB_BIT_PACKER2_TBUS_RD_DATA_0_MASK   0x0000FFFFUL
#define PMB_BIT_PACKER2_TBUS_RD_DATA_0_SHIFT  0
#define PMB_BIT_PACKER2_TBUS_RD_DATA_0_SIGNED 0

/* Register BIT_PACKER_TBUS_RD_DATA_1 (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_TBUS_RD_DATA_1        0x0198
#define ABS_PMB_BIT_PACKER2_TBUS_RD_DATA_1    0x0205F998UL

#define PMB_BIT_PACKER2_TBUS_RD_DATA_1_MASK   0x0000FFFFUL
#define PMB_BIT_PACKER2_TBUS_RD_DATA_1_SHIFT  0
#define PMB_BIT_PACKER2_TBUS_RD_DATA_1_SIGNED 0

/* Register BIT_PACKER_TBUS_RD_VALID (PMR_BIT_PACKER2) */
#define PMB_BIT_PACKER2_TBUS_RD_VALID        0x019C
#define ABS_PMB_BIT_PACKER2_TBUS_RD_VALID    0x0205F99CUL

#define PMB_BIT_PACKER2_TBUS_RD_VALID_MASK   0x00000001UL
#define PMB_BIT_PACKER2_TBUS_RD_VALID_SHIFT  0
#define PMB_BIT_PACKER2_TBUS_RD_VALID_SIGNED 0

/* Register SYND_CONFIG_REG00 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_CONFIG_REG00                   0x0000
#define ABS_PMB_OD2_SYND_CONFIG_REG00               0x02060800UL

#define PMB_OD2_SYND_FIELD_POLY_COEFFICIENTS_MASK   0x0000FFFFUL
#define PMB_OD2_SYND_FIELD_POLY_COEFFICIENTS_SHIFT  0
#define PMB_OD2_SYND_FIELD_POLY_COEFFICIENTS_SIGNED 0

#define PMB_OD2_SYND_FIELD_POLY_DEGREE_MASK         0x000F0000UL
#define PMB_OD2_SYND_FIELD_POLY_DEGREE_SHIFT        16
#define PMB_OD2_SYND_FIELD_POLY_DEGREE_SIGNED       0

#define PMB_OD2_SYND_PASS_COUNT_MASK                0x00400000UL
#define PMB_OD2_SYND_PASS_COUNT_SHIFT               22
#define PMB_OD2_SYND_PASS_COUNT_SIGNED              0

#define PMB_OD2_SYND_CODE_TYPE_MASK                 0x00800000UL
#define PMB_OD2_SYND_CODE_TYPE_SHIFT                23
#define PMB_OD2_SYND_CODE_TYPE_SIGNED               0

/* Register SYND_CONFIG_REG01 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_CONFIG_REG01                   0x0004
#define ABS_PMB_OD2_SYND_CONFIG_REG01               0x02060804UL

#define PMB_OD2_SYND_NONBIN_ALPHA_TO_BPLUS32_MASK   0x000000FFUL
#define PMB_OD2_SYND_NONBIN_ALPHA_TO_BPLUS32_SHIFT  0
#define PMB_OD2_SYND_NONBIN_ALPHA_TO_BPLUS32_SIGNED 0

#define PMB_OD2_SYND_NONBIN_ALPHA_TO_B_MASK         0x0000FF00UL
#define PMB_OD2_SYND_NONBIN_ALPHA_TO_B_SHIFT        8
#define PMB_OD2_SYND_NONBIN_ALPHA_TO_B_SIGNED       0

/* Register SYND_CONFIG_REG02 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_CONFIG_REG02                        0x0008
#define ABS_PMB_OD2_SYND_CONFIG_REG02                    0x02060808UL

#define PMB_OD2_SYND_CODEWORDS_IN_THIS_SUPERBLOCK_MASK   0x00000FFFUL
#define PMB_OD2_SYND_CODEWORDS_IN_THIS_SUPERBLOCK_SHIFT  0
#define PMB_OD2_SYND_CODEWORDS_IN_THIS_SUPERBLOCK_SIGNED 0

#define PMB_OD2_SYND_TFR_LEN_SYNDROMES_MASK              0x007F0000UL
#define PMB_OD2_SYND_TFR_LEN_SYNDROMES_SHIFT             16
#define PMB_OD2_SYND_TFR_LEN_SYNDROMES_SIGNED            0

/* Register SYND_CONFIG_REG03 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_CONFIG_REG03     0x000C
#define ABS_PMB_OD2_SYND_CONFIG_REG03 0x0206080CUL

#define PMB_OD2_SYND_T_MASK           0x003F0000UL
#define PMB_OD2_SYND_T_SHIFT          16
#define PMB_OD2_SYND_T_SIGNED         0

/* Register SYND_CONFIG_REG04 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_CONFIG_REG04     0x0010
#define ABS_PMB_OD2_SYND_CONFIG_REG04 0x02060810UL

#define PMB_OD2_SYND_SEC_FLAG_MASK    0x00020000UL
#define PMB_OD2_SYND_SEC_FLAG_SHIFT   17
#define PMB_OD2_SYND_SEC_FLAG_SIGNED  0

/* Register SYND_CONFIG_REG05 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_CONFIG_REG05                    0x0014
#define ABS_PMB_OD2_SYND_CONFIG_REG05                0x02060814UL

#define PMB_OD2_SYND_TFR_LEN_CODEWORD_SYMBOLS_MASK   0x00003FFFUL
#define PMB_OD2_SYND_TFR_LEN_CODEWORD_SYMBOLS_SHIFT  0
#define PMB_OD2_SYND_TFR_LEN_CODEWORD_SYMBOLS_SIGNED 0

/* Register SYND_CONFIG_REG06 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_CONFIG_REG06           0x0018
#define ABS_PMB_OD2_SYND_CONFIG_REG06       0x02060818UL

#define PMB_OD2_SYND_CODEWORD_LENGTH_MASK   0x0000FFFFUL
#define PMB_OD2_SYND_CODEWORD_LENGTH_SHIFT  0
#define PMB_OD2_SYND_CODEWORD_LENGTH_SIGNED 0

/* Register SYND_CONFIG_REG07 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_CONFIG_REG07              0x001C
#define ABS_PMB_OD2_SYND_CONFIG_REG07          0x0206081CUL

#define PMB_OD2_SYND_MIN_POLY_COEFFS_00_MASK   0x0000FFFFUL
#define PMB_OD2_SYND_MIN_POLY_COEFFS_00_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_COEFFS_00_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_DEGREE_00_MASK   0x000F0000UL
#define PMB_OD2_SYND_MIN_POLY_DEGREE_00_SHIFT  16
#define PMB_OD2_SYND_MIN_POLY_DEGREE_00_SIGNED 0

/* Register SYND_CONFIG_REG08 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_CONFIG_REG08              0x0020
#define ABS_PMB_OD2_SYND_CONFIG_REG08          0x02060820UL

#define PMB_OD2_SYND_MIN_POLY_COEFFS_01_MASK   0x0000FFFFUL
#define PMB_OD2_SYND_MIN_POLY_COEFFS_01_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_COEFFS_01_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_DEGREE_01_MASK   0x000F0000UL
#define PMB_OD2_SYND_MIN_POLY_DEGREE_01_SHIFT  16
#define PMB_OD2_SYND_MIN_POLY_DEGREE_01_SIGNED 0

/* Register SYND_CONFIG_REG09 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_CONFIG_REG09              0x0024
#define ABS_PMB_OD2_SYND_CONFIG_REG09          0x02060824UL

#define PMB_OD2_SYND_MIN_POLY_COEFFS_02_MASK   0x0000FFFFUL
#define PMB_OD2_SYND_MIN_POLY_COEFFS_02_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_COEFFS_02_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_DEGREE_02_MASK   0x000F0000UL
#define PMB_OD2_SYND_MIN_POLY_DEGREE_02_SHIFT  16
#define PMB_OD2_SYND_MIN_POLY_DEGREE_02_SIGNED 0

/* Register SYND_CONFIG_REG10 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_CONFIG_REG10              0x0028
#define ABS_PMB_OD2_SYND_CONFIG_REG10          0x02060828UL

#define PMB_OD2_SYND_MIN_POLY_COEFFS_03_MASK   0x0000FFFFUL
#define PMB_OD2_SYND_MIN_POLY_COEFFS_03_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_COEFFS_03_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_DEGREE_03_MASK   0x000F0000UL
#define PMB_OD2_SYND_MIN_POLY_DEGREE_03_SHIFT  16
#define PMB_OD2_SYND_MIN_POLY_DEGREE_03_SIGNED 0

/* Register SYND_CONFIG_REG11 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_CONFIG_REG11              0x002C
#define ABS_PMB_OD2_SYND_CONFIG_REG11          0x0206082CUL

#define PMB_OD2_SYND_MIN_POLY_COEFFS_04_MASK   0x0000FFFFUL
#define PMB_OD2_SYND_MIN_POLY_COEFFS_04_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_COEFFS_04_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_DEGREE_04_MASK   0x000F0000UL
#define PMB_OD2_SYND_MIN_POLY_DEGREE_04_SHIFT  16
#define PMB_OD2_SYND_MIN_POLY_DEGREE_04_SIGNED 0

/* Register SYND_CONFIG_REG12 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_CONFIG_REG12              0x0030
#define ABS_PMB_OD2_SYND_CONFIG_REG12          0x02060830UL

#define PMB_OD2_SYND_MIN_POLY_COEFFS_05_MASK   0x0000FFFFUL
#define PMB_OD2_SYND_MIN_POLY_COEFFS_05_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_COEFFS_05_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_DEGREE_05_MASK   0x000F0000UL
#define PMB_OD2_SYND_MIN_POLY_DEGREE_05_SHIFT  16
#define PMB_OD2_SYND_MIN_POLY_DEGREE_05_SIGNED 0

/* Register SYND_CONFIG_REG13 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_CONFIG_REG13              0x0034
#define ABS_PMB_OD2_SYND_CONFIG_REG13          0x02060834UL

#define PMB_OD2_SYND_MIN_POLY_COEFFS_06_MASK   0x0000FFFFUL
#define PMB_OD2_SYND_MIN_POLY_COEFFS_06_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_COEFFS_06_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_DEGREE_06_MASK   0x000F0000UL
#define PMB_OD2_SYND_MIN_POLY_DEGREE_06_SHIFT  16
#define PMB_OD2_SYND_MIN_POLY_DEGREE_06_SIGNED 0

/* Register SYND_CONFIG_REG14 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_CONFIG_REG14              0x0038
#define ABS_PMB_OD2_SYND_CONFIG_REG14          0x02060838UL

#define PMB_OD2_SYND_MIN_POLY_COEFFS_07_MASK   0x0000FFFFUL
#define PMB_OD2_SYND_MIN_POLY_COEFFS_07_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_COEFFS_07_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_DEGREE_07_MASK   0x000F0000UL
#define PMB_OD2_SYND_MIN_POLY_DEGREE_07_SHIFT  16
#define PMB_OD2_SYND_MIN_POLY_DEGREE_07_SIGNED 0

/* Register SYND_CONFIG_REG15 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_CONFIG_REG15              0x003C
#define ABS_PMB_OD2_SYND_CONFIG_REG15          0x0206083CUL

#define PMB_OD2_SYND_MIN_POLY_COEFFS_08_MASK   0x0000FFFFUL
#define PMB_OD2_SYND_MIN_POLY_COEFFS_08_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_COEFFS_08_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_DEGREE_08_MASK   0x000F0000UL
#define PMB_OD2_SYND_MIN_POLY_DEGREE_08_SHIFT  16
#define PMB_OD2_SYND_MIN_POLY_DEGREE_08_SIGNED 0

/* Register SYND_CONFIG_REG16 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_CONFIG_REG16              0x0040
#define ABS_PMB_OD2_SYND_CONFIG_REG16          0x02060840UL

#define PMB_OD2_SYND_MIN_POLY_COEFFS_09_MASK   0x0000FFFFUL
#define PMB_OD2_SYND_MIN_POLY_COEFFS_09_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_COEFFS_09_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_DEGREE_09_MASK   0x000F0000UL
#define PMB_OD2_SYND_MIN_POLY_DEGREE_09_SHIFT  16
#define PMB_OD2_SYND_MIN_POLY_DEGREE_09_SIGNED 0

/* Register SYND_CONFIG_REG17 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_CONFIG_REG17              0x0044
#define ABS_PMB_OD2_SYND_CONFIG_REG17          0x02060844UL

#define PMB_OD2_SYND_MIN_POLY_COEFFS_10_MASK   0x0000FFFFUL
#define PMB_OD2_SYND_MIN_POLY_COEFFS_10_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_COEFFS_10_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_DEGREE_10_MASK   0x000F0000UL
#define PMB_OD2_SYND_MIN_POLY_DEGREE_10_SHIFT  16
#define PMB_OD2_SYND_MIN_POLY_DEGREE_10_SIGNED 0

/* Register SYND_CONFIG_REG18 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_CONFIG_REG18              0x0048
#define ABS_PMB_OD2_SYND_CONFIG_REG18          0x02060848UL

#define PMB_OD2_SYND_MIN_POLY_COEFFS_11_MASK   0x0000FFFFUL
#define PMB_OD2_SYND_MIN_POLY_COEFFS_11_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_COEFFS_11_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_DEGREE_11_MASK   0x000F0000UL
#define PMB_OD2_SYND_MIN_POLY_DEGREE_11_SHIFT  16
#define PMB_OD2_SYND_MIN_POLY_DEGREE_11_SIGNED 0

/* Register SYND_CONFIG_REG19 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_CONFIG_REG19              0x004C
#define ABS_PMB_OD2_SYND_CONFIG_REG19          0x0206084CUL

#define PMB_OD2_SYND_MIN_POLY_COEFFS_12_MASK   0x0000FFFFUL
#define PMB_OD2_SYND_MIN_POLY_COEFFS_12_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_COEFFS_12_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_DEGREE_12_MASK   0x000F0000UL
#define PMB_OD2_SYND_MIN_POLY_DEGREE_12_SHIFT  16
#define PMB_OD2_SYND_MIN_POLY_DEGREE_12_SIGNED 0

/* Register SYND_CONFIG_REG20 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_CONFIG_REG20              0x0050
#define ABS_PMB_OD2_SYND_CONFIG_REG20          0x02060850UL

#define PMB_OD2_SYND_MIN_POLY_COEFFS_13_MASK   0x0000FFFFUL
#define PMB_OD2_SYND_MIN_POLY_COEFFS_13_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_COEFFS_13_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_DEGREE_13_MASK   0x000F0000UL
#define PMB_OD2_SYND_MIN_POLY_DEGREE_13_SHIFT  16
#define PMB_OD2_SYND_MIN_POLY_DEGREE_13_SIGNED 0

/* Register SYND_CONFIG_REG21 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_CONFIG_REG21              0x0054
#define ABS_PMB_OD2_SYND_CONFIG_REG21          0x02060854UL

#define PMB_OD2_SYND_MIN_POLY_COEFFS_14_MASK   0x0000FFFFUL
#define PMB_OD2_SYND_MIN_POLY_COEFFS_14_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_COEFFS_14_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_DEGREE_14_MASK   0x000F0000UL
#define PMB_OD2_SYND_MIN_POLY_DEGREE_14_SHIFT  16
#define PMB_OD2_SYND_MIN_POLY_DEGREE_14_SIGNED 0

/* Register SYND_CONFIG_REG22 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_CONFIG_REG22              0x0058
#define ABS_PMB_OD2_SYND_CONFIG_REG22          0x02060858UL

#define PMB_OD2_SYND_MIN_POLY_COEFFS_15_MASK   0x0000FFFFUL
#define PMB_OD2_SYND_MIN_POLY_COEFFS_15_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_COEFFS_15_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_DEGREE_15_MASK   0x000F0000UL
#define PMB_OD2_SYND_MIN_POLY_DEGREE_15_SHIFT  16
#define PMB_OD2_SYND_MIN_POLY_DEGREE_15_SIGNED 0

/* Register SYND_CONFIG_REG23 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_CONFIG_REG23              0x005C
#define ABS_PMB_OD2_SYND_CONFIG_REG23          0x0206085CUL

#define PMB_OD2_SYND_MIN_POLY_COEFFS_16_MASK   0x0000FFFFUL
#define PMB_OD2_SYND_MIN_POLY_COEFFS_16_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_COEFFS_16_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_DEGREE_16_MASK   0x000F0000UL
#define PMB_OD2_SYND_MIN_POLY_DEGREE_16_SHIFT  16
#define PMB_OD2_SYND_MIN_POLY_DEGREE_16_SIGNED 0

/* Register SYND_CONFIG_REG24 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_CONFIG_REG24              0x0060
#define ABS_PMB_OD2_SYND_CONFIG_REG24          0x02060860UL

#define PMB_OD2_SYND_MIN_POLY_COEFFS_17_MASK   0x0000FFFFUL
#define PMB_OD2_SYND_MIN_POLY_COEFFS_17_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_COEFFS_17_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_DEGREE_17_MASK   0x000F0000UL
#define PMB_OD2_SYND_MIN_POLY_DEGREE_17_SHIFT  16
#define PMB_OD2_SYND_MIN_POLY_DEGREE_17_SIGNED 0

/* Register SYND_CONFIG_REG25 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_CONFIG_REG25              0x0064
#define ABS_PMB_OD2_SYND_CONFIG_REG25          0x02060864UL

#define PMB_OD2_SYND_MIN_POLY_COEFFS_18_MASK   0x0000FFFFUL
#define PMB_OD2_SYND_MIN_POLY_COEFFS_18_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_COEFFS_18_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_DEGREE_18_MASK   0x000F0000UL
#define PMB_OD2_SYND_MIN_POLY_DEGREE_18_SHIFT  16
#define PMB_OD2_SYND_MIN_POLY_DEGREE_18_SIGNED 0

/* Register SYND_CONFIG_REG26 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_CONFIG_REG26              0x0068
#define ABS_PMB_OD2_SYND_CONFIG_REG26          0x02060868UL

#define PMB_OD2_SYND_MIN_POLY_COEFFS_19_MASK   0x0000FFFFUL
#define PMB_OD2_SYND_MIN_POLY_COEFFS_19_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_COEFFS_19_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_DEGREE_19_MASK   0x000F0000UL
#define PMB_OD2_SYND_MIN_POLY_DEGREE_19_SHIFT  16
#define PMB_OD2_SYND_MIN_POLY_DEGREE_19_SIGNED 0

/* Register SYND_CONFIG_REG27 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_CONFIG_REG27              0x006C
#define ABS_PMB_OD2_SYND_CONFIG_REG27          0x0206086CUL

#define PMB_OD2_SYND_MIN_POLY_COEFFS_20_MASK   0x0000FFFFUL
#define PMB_OD2_SYND_MIN_POLY_COEFFS_20_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_COEFFS_20_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_DEGREE_20_MASK   0x000F0000UL
#define PMB_OD2_SYND_MIN_POLY_DEGREE_20_SHIFT  16
#define PMB_OD2_SYND_MIN_POLY_DEGREE_20_SIGNED 0

/* Register SYND_CONFIG_REG28 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_CONFIG_REG28              0x0070
#define ABS_PMB_OD2_SYND_CONFIG_REG28          0x02060870UL

#define PMB_OD2_SYND_MIN_POLY_COEFFS_21_MASK   0x0000FFFFUL
#define PMB_OD2_SYND_MIN_POLY_COEFFS_21_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_COEFFS_21_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_DEGREE_21_MASK   0x000F0000UL
#define PMB_OD2_SYND_MIN_POLY_DEGREE_21_SHIFT  16
#define PMB_OD2_SYND_MIN_POLY_DEGREE_21_SIGNED 0

/* Register SYND_CONFIG_REG29 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_CONFIG_REG29              0x0074
#define ABS_PMB_OD2_SYND_CONFIG_REG29          0x02060874UL

#define PMB_OD2_SYND_MIN_POLY_COEFFS_22_MASK   0x0000FFFFUL
#define PMB_OD2_SYND_MIN_POLY_COEFFS_22_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_COEFFS_22_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_DEGREE_22_MASK   0x000F0000UL
#define PMB_OD2_SYND_MIN_POLY_DEGREE_22_SHIFT  16
#define PMB_OD2_SYND_MIN_POLY_DEGREE_22_SIGNED 0

/* Register SYND_CONFIG_REG30 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_CONFIG_REG30              0x0078
#define ABS_PMB_OD2_SYND_CONFIG_REG30          0x02060878UL

#define PMB_OD2_SYND_MIN_POLY_COEFFS_23_MASK   0x0000FFFFUL
#define PMB_OD2_SYND_MIN_POLY_COEFFS_23_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_COEFFS_23_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_DEGREE_23_MASK   0x000F0000UL
#define PMB_OD2_SYND_MIN_POLY_DEGREE_23_SHIFT  16
#define PMB_OD2_SYND_MIN_POLY_DEGREE_23_SIGNED 0

/* Register SYND_CONFIG_REG31 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_CONFIG_REG31              0x007C
#define ABS_PMB_OD2_SYND_CONFIG_REG31          0x0206087CUL

#define PMB_OD2_SYND_MIN_POLY_COEFFS_24_MASK   0x0000FFFFUL
#define PMB_OD2_SYND_MIN_POLY_COEFFS_24_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_COEFFS_24_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_DEGREE_24_MASK   0x000F0000UL
#define PMB_OD2_SYND_MIN_POLY_DEGREE_24_SHIFT  16
#define PMB_OD2_SYND_MIN_POLY_DEGREE_24_SIGNED 0

/* Register SYND_CONFIG_REG32 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_CONFIG_REG32              0x0080
#define ABS_PMB_OD2_SYND_CONFIG_REG32          0x02060880UL

#define PMB_OD2_SYND_MIN_POLY_COEFFS_25_MASK   0x0000FFFFUL
#define PMB_OD2_SYND_MIN_POLY_COEFFS_25_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_COEFFS_25_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_DEGREE_25_MASK   0x000F0000UL
#define PMB_OD2_SYND_MIN_POLY_DEGREE_25_SHIFT  16
#define PMB_OD2_SYND_MIN_POLY_DEGREE_25_SIGNED 0

/* Register SYND_CONFIG_REG33 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_CONFIG_REG33              0x0084
#define ABS_PMB_OD2_SYND_CONFIG_REG33          0x02060884UL

#define PMB_OD2_SYND_MIN_POLY_COEFFS_26_MASK   0x0000FFFFUL
#define PMB_OD2_SYND_MIN_POLY_COEFFS_26_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_COEFFS_26_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_DEGREE_26_MASK   0x000F0000UL
#define PMB_OD2_SYND_MIN_POLY_DEGREE_26_SHIFT  16
#define PMB_OD2_SYND_MIN_POLY_DEGREE_26_SIGNED 0

/* Register SYND_CONFIG_REG34 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_CONFIG_REG34              0x0088
#define ABS_PMB_OD2_SYND_CONFIG_REG34          0x02060888UL

#define PMB_OD2_SYND_MIN_POLY_COEFFS_27_MASK   0x0000FFFFUL
#define PMB_OD2_SYND_MIN_POLY_COEFFS_27_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_COEFFS_27_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_DEGREE_27_MASK   0x000F0000UL
#define PMB_OD2_SYND_MIN_POLY_DEGREE_27_SHIFT  16
#define PMB_OD2_SYND_MIN_POLY_DEGREE_27_SIGNED 0

/* Register SYND_CONFIG_REG35 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_CONFIG_REG35              0x008C
#define ABS_PMB_OD2_SYND_CONFIG_REG35          0x0206088CUL

#define PMB_OD2_SYND_MIN_POLY_COEFFS_28_MASK   0x0000FFFFUL
#define PMB_OD2_SYND_MIN_POLY_COEFFS_28_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_COEFFS_28_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_DEGREE_28_MASK   0x000F0000UL
#define PMB_OD2_SYND_MIN_POLY_DEGREE_28_SHIFT  16
#define PMB_OD2_SYND_MIN_POLY_DEGREE_28_SIGNED 0

/* Register SYND_CONFIG_REG36 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_CONFIG_REG36              0x0090
#define ABS_PMB_OD2_SYND_CONFIG_REG36          0x02060890UL

#define PMB_OD2_SYND_MIN_POLY_COEFFS_29_MASK   0x0000FFFFUL
#define PMB_OD2_SYND_MIN_POLY_COEFFS_29_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_COEFFS_29_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_DEGREE_29_MASK   0x000F0000UL
#define PMB_OD2_SYND_MIN_POLY_DEGREE_29_SHIFT  16
#define PMB_OD2_SYND_MIN_POLY_DEGREE_29_SIGNED 0

/* Register SYND_CONFIG_REG37 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_CONFIG_REG37              0x0094
#define ABS_PMB_OD2_SYND_CONFIG_REG37          0x02060894UL

#define PMB_OD2_SYND_MIN_POLY_COEFFS_30_MASK   0x0000FFFFUL
#define PMB_OD2_SYND_MIN_POLY_COEFFS_30_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_COEFFS_30_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_DEGREE_30_MASK   0x000F0000UL
#define PMB_OD2_SYND_MIN_POLY_DEGREE_30_SHIFT  16
#define PMB_OD2_SYND_MIN_POLY_DEGREE_30_SIGNED 0

/* Register SYND_CONFIG_REG38 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_CONFIG_REG38              0x0098
#define ABS_PMB_OD2_SYND_CONFIG_REG38          0x02060898UL

#define PMB_OD2_SYND_MIN_POLY_COEFFS_31_MASK   0x0000FFFFUL
#define PMB_OD2_SYND_MIN_POLY_COEFFS_31_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_COEFFS_31_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_DEGREE_31_MASK   0x000F0000UL
#define PMB_OD2_SYND_MIN_POLY_DEGREE_31_SHIFT  16
#define PMB_OD2_SYND_MIN_POLY_DEGREE_31_SIGNED 0

/* Register SYND_INTERBLOCK_ROUTING (PMR_OD2_SYND) */
#define PMB_OD2_SYND_INTERBLOCK_ROUTING                0x00C0
#define ABS_PMB_OD2_SYND_INTERBLOCK_ROUTING            0x020608C0UL

#define PMB_OD2_SYND_ROUTING_SYND_IN_MASK              0x00000001UL
#define PMB_OD2_SYND_ROUTING_SYND_IN_SHIFT             0
#define PMB_OD2_SYND_ROUTING_SYND_IN_SIGNED            0

#define PMB_OD2_SYND_ROUTING_SYND_OUT_LAMBDA_IN_MASK   0x00000002UL
#define PMB_OD2_SYND_ROUTING_SYND_OUT_LAMBDA_IN_SHIFT  1
#define PMB_OD2_SYND_ROUTING_SYND_OUT_LAMBDA_IN_SIGNED 0

/* Register SYND_EF_SB_DONE_DISABLE (PMR_OD2_SYND) */
#define PMB_OD2_SYND_EF_SB_DONE_DISABLE        0x00C4
#define ABS_PMB_OD2_SYND_EF_SB_DONE_DISABLE    0x020608C4UL

#define PMB_OD2_SYND_EF_SB_DONE_DISABLE_MASK   0x00800000UL
#define PMB_OD2_SYND_EF_SB_DONE_DISABLE_SHIFT  23
#define PMB_OD2_SYND_EF_SB_DONE_DISABLE_SIGNED 0

/* Register SYND_EF_SB_DONE_STATUS (PMR_OD2_SYND) */
#define PMB_OD2_SYND_EF_SB_DONE_STATUS        0x00C8
#define ABS_PMB_OD2_SYND_EF_SB_DONE_STATUS    0x020608C8UL

#define PMB_OD2_SYND_EF_SB_DONE_STATUS_MASK   0x00800000UL
#define PMB_OD2_SYND_EF_SB_DONE_STATUS_SHIFT  23
#define PMB_OD2_SYND_EF_SB_DONE_STATUS_SIGNED 0

/* Register SYND_EF_SB_DONE_CLEAR (PMR_OD2_SYND) */
#define PMB_OD2_SYND_EF_SB_DONE_CLEAR        0x00CC
#define ABS_PMB_OD2_SYND_EF_SB_DONE_CLEAR    0x020608CCUL

#define PMB_OD2_SYND_EF_SB_DONE_CLEAR_MASK   0x00800000UL
#define PMB_OD2_SYND_EF_SB_DONE_CLEAR_SHIFT  23
#define PMB_OD2_SYND_EF_SB_DONE_CLEAR_SIGNED 0

/* Register SYND_SW_RESET (PMR_OD2_SYND) */
#define PMB_OD2_SYND_SW_RESET        0x00FC
#define ABS_PMB_OD2_SYND_SW_RESET    0x020608FCUL

#define PMB_OD2_SYND_SW_RESET_MASK   0x00800000UL
#define PMB_OD2_SYND_SW_RESET_SHIFT  23
#define PMB_OD2_SYND_SW_RESET_SIGNED 0

/* Register SYND_DEBUG_INPUT_DATA (PMR_OD2_SYND) */
#define PMB_OD2_SYND_DEBUG_INPUT_DATA        0x0100
#define ABS_PMB_OD2_SYND_DEBUG_INPUT_DATA    0x02060900UL

#define PMB_OD2_SYND_DEBUG_INPUT_DATA_MASK   0x000000FFUL
#define PMB_OD2_SYND_DEBUG_INPUT_DATA_SHIFT  0
#define PMB_OD2_SYND_DEBUG_INPUT_DATA_SIGNED 0

/* Register SYND_DEBUG_INPUT_ENABLE (PMR_OD2_SYND) */
#define PMB_OD2_SYND_DEBUG_INPUT_ENABLE        0x0104
#define ABS_PMB_OD2_SYND_DEBUG_INPUT_ENABLE    0x02060904UL

#define PMB_OD2_SYND_DEBUG_INPUT_ENABLE_MASK   0x00800000UL
#define PMB_OD2_SYND_DEBUG_INPUT_ENABLE_SHIFT  23
#define PMB_OD2_SYND_DEBUG_INPUT_ENABLE_SIGNED 0

/* Register SYND_DEBUG_OUTPUT_DATA (PMR_OD2_SYND) */
#define PMB_OD2_SYND_DEBUG_OUTPUT_DATA        0x0108
#define ABS_PMB_OD2_SYND_DEBUG_OUTPUT_DATA    0x02060908UL

#define PMB_OD2_SYND_DEBUG_OUTPUT_DATA_MASK   0x0000FFFFUL
#define PMB_OD2_SYND_DEBUG_OUTPUT_DATA_SHIFT  0
#define PMB_OD2_SYND_DEBUG_OUTPUT_DATA_SIGNED 0

/* Register SYND_DEBUG_OUTPUT_VALID (PMR_OD2_SYND) */
#define PMB_OD2_SYND_DEBUG_OUTPUT_VALID        0x010C
#define ABS_PMB_OD2_SYND_DEBUG_OUTPUT_VALID    0x0206090CUL

#define PMB_OD2_SYND_DEBUG_OUTPUT_VALID_MASK   0x00800000UL
#define PMB_OD2_SYND_DEBUG_OUTPUT_VALID_SHIFT  23
#define PMB_OD2_SYND_DEBUG_OUTPUT_VALID_SIGNED 0

/* Register SYND_OD_CORE_ID (PMR_OD2_SYND) */
#define PMB_OD2_SYND_OD_CORE_ID                   0x0138
#define ABS_PMB_OD2_SYND_OD_CORE_ID               0x02060938UL

#define PMB_OD2_SYND_OD_CORE_CONFIGURATION_MASK   0x000000FFUL
#define PMB_OD2_SYND_OD_CORE_CONFIGURATION_SHIFT  0
#define PMB_OD2_SYND_OD_CORE_CONFIGURATION_SIGNED 0

#define PMB_OD2_SYND_OD_CORE_ID_MASK              0x0000FF00UL
#define PMB_OD2_SYND_OD_CORE_ID_SHIFT             8
#define PMB_OD2_SYND_OD_CORE_ID_SIGNED            0

#define PMB_OD2_SYND_OD_GROUP_ID_MASK             0x00FF0000UL
#define PMB_OD2_SYND_OD_GROUP_ID_SHIFT            16
#define PMB_OD2_SYND_OD_GROUP_ID_SIGNED           0

/* Register SYND_OD_CORE_REVISION (PMR_OD2_SYND) */
#define PMB_OD2_SYND_OD_CORE_REVISION          0x013C
#define ABS_PMB_OD2_SYND_OD_CORE_REVISION      0x0206093CUL

#define PMB_OD2_SYND_OD_MAINTENANCE_REV_MASK   0x000000FFUL
#define PMB_OD2_SYND_OD_MAINTENANCE_REV_SHIFT  0
#define PMB_OD2_SYND_OD_MAINTENANCE_REV_SIGNED 0

#define PMB_OD2_SYND_OD_MINOR_REV_MASK         0x0000FF00UL
#define PMB_OD2_SYND_OD_MINOR_REV_SHIFT        8
#define PMB_OD2_SYND_OD_MINOR_REV_SIGNED       0

#define PMB_OD2_SYND_OD_MAJOR_REV_MASK         0x00FF0000UL
#define PMB_OD2_SYND_OD_MAJOR_REV_SHIFT        16
#define PMB_OD2_SYND_OD_MAJOR_REV_SIGNED       0

/* Register SYND_MIN_POLY_SELECT_REG00 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_MIN_POLY_SELECT_REG00     0x0180
#define ABS_PMB_OD2_SYND_MIN_POLY_SELECT_REG00 0x02060980UL

#define PMB_OD2_SYND_MIN_POLY_SELECT_00_MASK   0x0000001FUL
#define PMB_OD2_SYND_MIN_POLY_SELECT_00_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_SELECT_00_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_SELECT_01_MASK   0x00001F00UL
#define PMB_OD2_SYND_MIN_POLY_SELECT_01_SHIFT  8
#define PMB_OD2_SYND_MIN_POLY_SELECT_01_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG01 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_MIN_POLY_SELECT_REG01     0x0184
#define ABS_PMB_OD2_SYND_MIN_POLY_SELECT_REG01 0x02060984UL

#define PMB_OD2_SYND_MIN_POLY_SELECT_02_MASK   0x0000001FUL
#define PMB_OD2_SYND_MIN_POLY_SELECT_02_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_SELECT_02_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_SELECT_03_MASK   0x00001F00UL
#define PMB_OD2_SYND_MIN_POLY_SELECT_03_SHIFT  8
#define PMB_OD2_SYND_MIN_POLY_SELECT_03_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG02 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_MIN_POLY_SELECT_REG02     0x0188
#define ABS_PMB_OD2_SYND_MIN_POLY_SELECT_REG02 0x02060988UL

#define PMB_OD2_SYND_MIN_POLY_SELECT_04_MASK   0x0000001FUL
#define PMB_OD2_SYND_MIN_POLY_SELECT_04_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_SELECT_04_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_SELECT_05_MASK   0x00001F00UL
#define PMB_OD2_SYND_MIN_POLY_SELECT_05_SHIFT  8
#define PMB_OD2_SYND_MIN_POLY_SELECT_05_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG03 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_MIN_POLY_SELECT_REG03     0x018C
#define ABS_PMB_OD2_SYND_MIN_POLY_SELECT_REG03 0x0206098CUL

#define PMB_OD2_SYND_MIN_POLY_SELECT_06_MASK   0x0000001FUL
#define PMB_OD2_SYND_MIN_POLY_SELECT_06_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_SELECT_06_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_SELECT_07_MASK   0x00001F00UL
#define PMB_OD2_SYND_MIN_POLY_SELECT_07_SHIFT  8
#define PMB_OD2_SYND_MIN_POLY_SELECT_07_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG04 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_MIN_POLY_SELECT_REG04     0x0190
#define ABS_PMB_OD2_SYND_MIN_POLY_SELECT_REG04 0x02060990UL

#define PMB_OD2_SYND_MIN_POLY_SELECT_08_MASK   0x0000001FUL
#define PMB_OD2_SYND_MIN_POLY_SELECT_08_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_SELECT_08_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_SELECT_09_MASK   0x00001F00UL
#define PMB_OD2_SYND_MIN_POLY_SELECT_09_SHIFT  8
#define PMB_OD2_SYND_MIN_POLY_SELECT_09_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG05 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_MIN_POLY_SELECT_REG05     0x0194
#define ABS_PMB_OD2_SYND_MIN_POLY_SELECT_REG05 0x02060994UL

#define PMB_OD2_SYND_MIN_POLY_SELECT_10_MASK   0x0000001FUL
#define PMB_OD2_SYND_MIN_POLY_SELECT_10_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_SELECT_10_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_SELECT_11_MASK   0x00001F00UL
#define PMB_OD2_SYND_MIN_POLY_SELECT_11_SHIFT  8
#define PMB_OD2_SYND_MIN_POLY_SELECT_11_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG06 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_MIN_POLY_SELECT_REG06     0x0198
#define ABS_PMB_OD2_SYND_MIN_POLY_SELECT_REG06 0x02060998UL

#define PMB_OD2_SYND_MIN_POLY_SELECT_12_MASK   0x0000001FUL
#define PMB_OD2_SYND_MIN_POLY_SELECT_12_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_SELECT_12_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_SELECT_13_MASK   0x00001F00UL
#define PMB_OD2_SYND_MIN_POLY_SELECT_13_SHIFT  8
#define PMB_OD2_SYND_MIN_POLY_SELECT_13_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG07 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_MIN_POLY_SELECT_REG07     0x019C
#define ABS_PMB_OD2_SYND_MIN_POLY_SELECT_REG07 0x0206099CUL

#define PMB_OD2_SYND_MIN_POLY_SELECT_14_MASK   0x0000001FUL
#define PMB_OD2_SYND_MIN_POLY_SELECT_14_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_SELECT_14_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_SELECT_15_MASK   0x00001F00UL
#define PMB_OD2_SYND_MIN_POLY_SELECT_15_SHIFT  8
#define PMB_OD2_SYND_MIN_POLY_SELECT_15_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG08 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_MIN_POLY_SELECT_REG08     0x01A0
#define ABS_PMB_OD2_SYND_MIN_POLY_SELECT_REG08 0x020609A0UL

#define PMB_OD2_SYND_MIN_POLY_SELECT_16_MASK   0x0000001FUL
#define PMB_OD2_SYND_MIN_POLY_SELECT_16_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_SELECT_16_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_SELECT_17_MASK   0x00001F00UL
#define PMB_OD2_SYND_MIN_POLY_SELECT_17_SHIFT  8
#define PMB_OD2_SYND_MIN_POLY_SELECT_17_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG09 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_MIN_POLY_SELECT_REG09     0x01A4
#define ABS_PMB_OD2_SYND_MIN_POLY_SELECT_REG09 0x020609A4UL

#define PMB_OD2_SYND_MIN_POLY_SELECT_18_MASK   0x0000001FUL
#define PMB_OD2_SYND_MIN_POLY_SELECT_18_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_SELECT_18_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_SELECT_19_MASK   0x00001F00UL
#define PMB_OD2_SYND_MIN_POLY_SELECT_19_SHIFT  8
#define PMB_OD2_SYND_MIN_POLY_SELECT_19_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG10 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_MIN_POLY_SELECT_REG10     0x01A8
#define ABS_PMB_OD2_SYND_MIN_POLY_SELECT_REG10 0x020609A8UL

#define PMB_OD2_SYND_MIN_POLY_SELECT_20_MASK   0x0000001FUL
#define PMB_OD2_SYND_MIN_POLY_SELECT_20_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_SELECT_20_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_SELECT_21_MASK   0x00001F00UL
#define PMB_OD2_SYND_MIN_POLY_SELECT_21_SHIFT  8
#define PMB_OD2_SYND_MIN_POLY_SELECT_21_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG11 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_MIN_POLY_SELECT_REG11     0x01AC
#define ABS_PMB_OD2_SYND_MIN_POLY_SELECT_REG11 0x020609ACUL

#define PMB_OD2_SYND_MIN_POLY_SELECT_22_MASK   0x0000001FUL
#define PMB_OD2_SYND_MIN_POLY_SELECT_22_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_SELECT_22_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_SELECT_23_MASK   0x00001F00UL
#define PMB_OD2_SYND_MIN_POLY_SELECT_23_SHIFT  8
#define PMB_OD2_SYND_MIN_POLY_SELECT_23_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG12 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_MIN_POLY_SELECT_REG12     0x01B0
#define ABS_PMB_OD2_SYND_MIN_POLY_SELECT_REG12 0x020609B0UL

#define PMB_OD2_SYND_MIN_POLY_SELECT_24_MASK   0x0000001FUL
#define PMB_OD2_SYND_MIN_POLY_SELECT_24_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_SELECT_24_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_SELECT_25_MASK   0x00001F00UL
#define PMB_OD2_SYND_MIN_POLY_SELECT_25_SHIFT  8
#define PMB_OD2_SYND_MIN_POLY_SELECT_25_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG13 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_MIN_POLY_SELECT_REG13     0x01B4
#define ABS_PMB_OD2_SYND_MIN_POLY_SELECT_REG13 0x020609B4UL

#define PMB_OD2_SYND_MIN_POLY_SELECT_26_MASK   0x0000001FUL
#define PMB_OD2_SYND_MIN_POLY_SELECT_26_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_SELECT_26_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_SELECT_27_MASK   0x00001F00UL
#define PMB_OD2_SYND_MIN_POLY_SELECT_27_SHIFT  8
#define PMB_OD2_SYND_MIN_POLY_SELECT_27_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG14 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_MIN_POLY_SELECT_REG14     0x01B8
#define ABS_PMB_OD2_SYND_MIN_POLY_SELECT_REG14 0x020609B8UL

#define PMB_OD2_SYND_MIN_POLY_SELECT_28_MASK   0x0000001FUL
#define PMB_OD2_SYND_MIN_POLY_SELECT_28_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_SELECT_28_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_SELECT_29_MASK   0x00001F00UL
#define PMB_OD2_SYND_MIN_POLY_SELECT_29_SHIFT  8
#define PMB_OD2_SYND_MIN_POLY_SELECT_29_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG15 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_MIN_POLY_SELECT_REG15     0x01BC
#define ABS_PMB_OD2_SYND_MIN_POLY_SELECT_REG15 0x020609BCUL

#define PMB_OD2_SYND_MIN_POLY_SELECT_30_MASK   0x0000001FUL
#define PMB_OD2_SYND_MIN_POLY_SELECT_30_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_SELECT_30_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_SELECT_31_MASK   0x00001F00UL
#define PMB_OD2_SYND_MIN_POLY_SELECT_31_SHIFT  8
#define PMB_OD2_SYND_MIN_POLY_SELECT_31_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG16 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_MIN_POLY_SELECT_REG16     0x01C0
#define ABS_PMB_OD2_SYND_MIN_POLY_SELECT_REG16 0x020609C0UL

#define PMB_OD2_SYND_MIN_POLY_SELECT_32_MASK   0x0000001FUL
#define PMB_OD2_SYND_MIN_POLY_SELECT_32_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_SELECT_32_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_SELECT_33_MASK   0x00001F00UL
#define PMB_OD2_SYND_MIN_POLY_SELECT_33_SHIFT  8
#define PMB_OD2_SYND_MIN_POLY_SELECT_33_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG17 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_MIN_POLY_SELECT_REG17     0x01C4
#define ABS_PMB_OD2_SYND_MIN_POLY_SELECT_REG17 0x020609C4UL

#define PMB_OD2_SYND_MIN_POLY_SELECT_34_MASK   0x0000001FUL
#define PMB_OD2_SYND_MIN_POLY_SELECT_34_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_SELECT_34_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_SELECT_35_MASK   0x00001F00UL
#define PMB_OD2_SYND_MIN_POLY_SELECT_35_SHIFT  8
#define PMB_OD2_SYND_MIN_POLY_SELECT_35_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG18 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_MIN_POLY_SELECT_REG18     0x01C8
#define ABS_PMB_OD2_SYND_MIN_POLY_SELECT_REG18 0x020609C8UL

#define PMB_OD2_SYND_MIN_POLY_SELECT_36_MASK   0x0000001FUL
#define PMB_OD2_SYND_MIN_POLY_SELECT_36_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_SELECT_36_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_SELECT_37_MASK   0x00001F00UL
#define PMB_OD2_SYND_MIN_POLY_SELECT_37_SHIFT  8
#define PMB_OD2_SYND_MIN_POLY_SELECT_37_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG19 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_MIN_POLY_SELECT_REG19     0x01CC
#define ABS_PMB_OD2_SYND_MIN_POLY_SELECT_REG19 0x020609CCUL

#define PMB_OD2_SYND_MIN_POLY_SELECT_38_MASK   0x0000001FUL
#define PMB_OD2_SYND_MIN_POLY_SELECT_38_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_SELECT_38_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_SELECT_39_MASK   0x00001F00UL
#define PMB_OD2_SYND_MIN_POLY_SELECT_39_SHIFT  8
#define PMB_OD2_SYND_MIN_POLY_SELECT_39_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG20 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_MIN_POLY_SELECT_REG20     0x01D0
#define ABS_PMB_OD2_SYND_MIN_POLY_SELECT_REG20 0x020609D0UL

#define PMB_OD2_SYND_MIN_POLY_SELECT_40_MASK   0x0000001FUL
#define PMB_OD2_SYND_MIN_POLY_SELECT_40_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_SELECT_40_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_SELECT_41_MASK   0x00001F00UL
#define PMB_OD2_SYND_MIN_POLY_SELECT_41_SHIFT  8
#define PMB_OD2_SYND_MIN_POLY_SELECT_41_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG21 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_MIN_POLY_SELECT_REG21     0x01D4
#define ABS_PMB_OD2_SYND_MIN_POLY_SELECT_REG21 0x020609D4UL

#define PMB_OD2_SYND_MIN_POLY_SELECT_42_MASK   0x0000001FUL
#define PMB_OD2_SYND_MIN_POLY_SELECT_42_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_SELECT_42_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_SELECT_43_MASK   0x00001F00UL
#define PMB_OD2_SYND_MIN_POLY_SELECT_43_SHIFT  8
#define PMB_OD2_SYND_MIN_POLY_SELECT_43_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG22 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_MIN_POLY_SELECT_REG22     0x01D8
#define ABS_PMB_OD2_SYND_MIN_POLY_SELECT_REG22 0x020609D8UL

#define PMB_OD2_SYND_MIN_POLY_SELECT_44_MASK   0x0000001FUL
#define PMB_OD2_SYND_MIN_POLY_SELECT_44_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_SELECT_44_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_SELECT_45_MASK   0x00001F00UL
#define PMB_OD2_SYND_MIN_POLY_SELECT_45_SHIFT  8
#define PMB_OD2_SYND_MIN_POLY_SELECT_45_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG23 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_MIN_POLY_SELECT_REG23     0x01DC
#define ABS_PMB_OD2_SYND_MIN_POLY_SELECT_REG23 0x020609DCUL

#define PMB_OD2_SYND_MIN_POLY_SELECT_46_MASK   0x0000001FUL
#define PMB_OD2_SYND_MIN_POLY_SELECT_46_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_SELECT_46_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_SELECT_47_MASK   0x00001F00UL
#define PMB_OD2_SYND_MIN_POLY_SELECT_47_SHIFT  8
#define PMB_OD2_SYND_MIN_POLY_SELECT_47_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG24 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_MIN_POLY_SELECT_REG24     0x01E0
#define ABS_PMB_OD2_SYND_MIN_POLY_SELECT_REG24 0x020609E0UL

#define PMB_OD2_SYND_MIN_POLY_SELECT_48_MASK   0x0000001FUL
#define PMB_OD2_SYND_MIN_POLY_SELECT_48_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_SELECT_48_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_SELECT_49_MASK   0x00001F00UL
#define PMB_OD2_SYND_MIN_POLY_SELECT_49_SHIFT  8
#define PMB_OD2_SYND_MIN_POLY_SELECT_49_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG25 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_MIN_POLY_SELECT_REG25     0x01E4
#define ABS_PMB_OD2_SYND_MIN_POLY_SELECT_REG25 0x020609E4UL

#define PMB_OD2_SYND_MIN_POLY_SELECT_50_MASK   0x0000001FUL
#define PMB_OD2_SYND_MIN_POLY_SELECT_50_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_SELECT_50_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_SELECT_51_MASK   0x00001F00UL
#define PMB_OD2_SYND_MIN_POLY_SELECT_51_SHIFT  8
#define PMB_OD2_SYND_MIN_POLY_SELECT_51_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG26 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_MIN_POLY_SELECT_REG26     0x01E8
#define ABS_PMB_OD2_SYND_MIN_POLY_SELECT_REG26 0x020609E8UL

#define PMB_OD2_SYND_MIN_POLY_SELECT_52_MASK   0x0000001FUL
#define PMB_OD2_SYND_MIN_POLY_SELECT_52_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_SELECT_52_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_SELECT_53_MASK   0x00001F00UL
#define PMB_OD2_SYND_MIN_POLY_SELECT_53_SHIFT  8
#define PMB_OD2_SYND_MIN_POLY_SELECT_53_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG27 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_MIN_POLY_SELECT_REG27     0x01EC
#define ABS_PMB_OD2_SYND_MIN_POLY_SELECT_REG27 0x020609ECUL

#define PMB_OD2_SYND_MIN_POLY_SELECT_54_MASK   0x0000001FUL
#define PMB_OD2_SYND_MIN_POLY_SELECT_54_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_SELECT_54_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_SELECT_55_MASK   0x00001F00UL
#define PMB_OD2_SYND_MIN_POLY_SELECT_55_SHIFT  8
#define PMB_OD2_SYND_MIN_POLY_SELECT_55_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG28 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_MIN_POLY_SELECT_REG28     0x01F0
#define ABS_PMB_OD2_SYND_MIN_POLY_SELECT_REG28 0x020609F0UL

#define PMB_OD2_SYND_MIN_POLY_SELECT_56_MASK   0x0000001FUL
#define PMB_OD2_SYND_MIN_POLY_SELECT_56_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_SELECT_56_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_SELECT_57_MASK   0x00001F00UL
#define PMB_OD2_SYND_MIN_POLY_SELECT_57_SHIFT  8
#define PMB_OD2_SYND_MIN_POLY_SELECT_57_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG29 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_MIN_POLY_SELECT_REG29     0x01F4
#define ABS_PMB_OD2_SYND_MIN_POLY_SELECT_REG29 0x020609F4UL

#define PMB_OD2_SYND_MIN_POLY_SELECT_58_MASK   0x0000001FUL
#define PMB_OD2_SYND_MIN_POLY_SELECT_58_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_SELECT_58_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_SELECT_59_MASK   0x00001F00UL
#define PMB_OD2_SYND_MIN_POLY_SELECT_59_SHIFT  8
#define PMB_OD2_SYND_MIN_POLY_SELECT_59_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG30 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_MIN_POLY_SELECT_REG30     0x01F8
#define ABS_PMB_OD2_SYND_MIN_POLY_SELECT_REG30 0x020609F8UL

#define PMB_OD2_SYND_MIN_POLY_SELECT_60_MASK   0x0000001FUL
#define PMB_OD2_SYND_MIN_POLY_SELECT_60_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_SELECT_60_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_SELECT_61_MASK   0x00001F00UL
#define PMB_OD2_SYND_MIN_POLY_SELECT_61_SHIFT  8
#define PMB_OD2_SYND_MIN_POLY_SELECT_61_SIGNED 0

/* Register SYND_MIN_POLY_SELECT_REG31 (PMR_OD2_SYND) */
#define PMB_OD2_SYND_MIN_POLY_SELECT_REG31     0x01FC
#define ABS_PMB_OD2_SYND_MIN_POLY_SELECT_REG31 0x020609FCUL

#define PMB_OD2_SYND_MIN_POLY_SELECT_62_MASK   0x0000001FUL
#define PMB_OD2_SYND_MIN_POLY_SELECT_62_SHIFT  0
#define PMB_OD2_SYND_MIN_POLY_SELECT_62_SIGNED 0

#define PMB_OD2_SYND_MIN_POLY_SELECT_63_MASK   0x00001F00UL
#define PMB_OD2_SYND_MIN_POLY_SELECT_63_SHIFT  8
#define PMB_OD2_SYND_MIN_POLY_SELECT_63_SIGNED 0

/* Register LAMBDA_CONFIG_REG00 (PMR_OD2_LAMBDA) */
#define PMB_OD2_LAMBDA_CONFIG_REG00                   0x0000
#define ABS_PMB_OD2_LAMBDA_CONFIG_REG00               0x02061000UL

#define PMB_OD2_LAMBDA_FIELD_POLY_COEFFICIENTS_MASK   0x0000FFFFUL
#define PMB_OD2_LAMBDA_FIELD_POLY_COEFFICIENTS_SHIFT  0
#define PMB_OD2_LAMBDA_FIELD_POLY_COEFFICIENTS_SIGNED 0

#define PMB_OD2_LAMBDA_FIELD_POLY_DEGREE_MASK         0x000F0000UL
#define PMB_OD2_LAMBDA_FIELD_POLY_DEGREE_SHIFT        16
#define PMB_OD2_LAMBDA_FIELD_POLY_DEGREE_SIGNED       0

#define PMB_OD2_LAMBDA_CODE_TYPE_MASK                 0x00800000UL
#define PMB_OD2_LAMBDA_CODE_TYPE_SHIFT                23
#define PMB_OD2_LAMBDA_CODE_TYPE_SIGNED               0

/* Register LAMBDA_CONFIG_REG02 (PMR_OD2_LAMBDA) */
#define PMB_OD2_LAMBDA_CONFIG_REG02                        0x0008
#define ABS_PMB_OD2_LAMBDA_CONFIG_REG02                    0x02061008UL

#define PMB_OD2_LAMBDA_CODEWORDS_IN_THIS_SUPERBLOCK_MASK   0x00000FFFUL
#define PMB_OD2_LAMBDA_CODEWORDS_IN_THIS_SUPERBLOCK_SHIFT  0
#define PMB_OD2_LAMBDA_CODEWORDS_IN_THIS_SUPERBLOCK_SIGNED 0

#define PMB_OD2_LAMBDA_ERASURE_FLAGS_WORD_COUNT_MASK       0x0000F000UL
#define PMB_OD2_LAMBDA_ERASURE_FLAGS_WORD_COUNT_SHIFT      12
#define PMB_OD2_LAMBDA_ERASURE_FLAGS_WORD_COUNT_SIGNED     0

#define PMB_OD2_LAMBDA_TFR_LEN_SYNDROMES_MASK              0x007F0000UL
#define PMB_OD2_LAMBDA_TFR_LEN_SYNDROMES_SHIFT             16
#define PMB_OD2_LAMBDA_TFR_LEN_SYNDROMES_SIGNED            0

/* Register LAMBDA_CONFIG_REG03 (PMR_OD2_LAMBDA) */
#define PMB_OD2_LAMBDA_CONFIG_REG03     0x000C
#define ABS_PMB_OD2_LAMBDA_CONFIG_REG03 0x0206100CUL

#define PMB_OD2_LAMBDA_T_MASK           0x003F0000UL
#define PMB_OD2_LAMBDA_T_SHIFT          16
#define PMB_OD2_LAMBDA_T_SIGNED         0

/* Register LAMBDA_CONFIG_REG04 (PMR_OD2_LAMBDA) */
#define PMB_OD2_LAMBDA_CONFIG_REG04                          0x0010
#define ABS_PMB_OD2_LAMBDA_CONFIG_REG04                      0x02061010UL

#define PMB_OD2_LAMBDA_CODEWORD_LENGTH_LESS_EXTENSION_MASK   0x0000FFFFUL
#define PMB_OD2_LAMBDA_CODEWORD_LENGTH_LESS_EXTENSION_SHIFT  0
#define PMB_OD2_LAMBDA_CODEWORD_LENGTH_LESS_EXTENSION_SIGNED 0

#define PMB_OD2_LAMBDA_ERASURES_MODE_MASK                    0x00010000UL
#define PMB_OD2_LAMBDA_ERASURES_MODE_SHIFT                   16
#define PMB_OD2_LAMBDA_ERASURES_MODE_SIGNED                  0

#define PMB_OD2_LAMBDA_SEC_FLAG_MASK                         0x00020000UL
#define PMB_OD2_LAMBDA_SEC_FLAG_SHIFT                        17
#define PMB_OD2_LAMBDA_SEC_FLAG_SIGNED                       0

/* Register LAMBDA_CONFIG_REG06 (PMR_OD2_LAMBDA) */
#define PMB_OD2_LAMBDA_CONFIG_REG06           0x0018
#define ABS_PMB_OD2_LAMBDA_CONFIG_REG06       0x02061018UL

#define PMB_OD2_LAMBDA_CODEWORD_LENGTH_MASK   0x0000FFFFUL
#define PMB_OD2_LAMBDA_CODEWORD_LENGTH_SHIFT  0
#define PMB_OD2_LAMBDA_CODEWORD_LENGTH_SIGNED 0

/* Register LAMBDA_INTERBLOCK_ROUTING (PMR_OD2_LAMBDA) */
#define PMB_OD2_LAMBDA_INTERBLOCK_ROUTING                 0x00C0
#define ABS_PMB_OD2_LAMBDA_INTERBLOCK_ROUTING             0x020610C0UL

#define PMB_OD2_LAMBDA_ROUTING_SYND_OUT_LAMBDA_IN_MASK    0x00000002UL
#define PMB_OD2_LAMBDA_ROUTING_SYND_OUT_LAMBDA_IN_SHIFT   1
#define PMB_OD2_LAMBDA_ROUTING_SYND_OUT_LAMBDA_IN_SIGNED  0

#define PMB_OD2_LAMBDA_ROUTING_LAMBDA_OUT_CHIEN_IN_MASK   0x00000004UL
#define PMB_OD2_LAMBDA_ROUTING_LAMBDA_OUT_CHIEN_IN_SHIFT  2
#define PMB_OD2_LAMBDA_ROUTING_LAMBDA_OUT_CHIEN_IN_SIGNED 0

#define PMB_OD2_LAMBDA_ROUTING_LAMBDA_EF_IN_MASK          0x00000020UL
#define PMB_OD2_LAMBDA_ROUTING_LAMBDA_EF_IN_SHIFT         5
#define PMB_OD2_LAMBDA_ROUTING_LAMBDA_EF_IN_SIGNED        0

/* Register LAMBDA_EF_SB_DONE_DISABLE (PMR_OD2_LAMBDA) */
#define PMB_OD2_LAMBDA_EF_SB_DONE_DISABLE        0x00C4
#define ABS_PMB_OD2_LAMBDA_EF_SB_DONE_DISABLE    0x020610C4UL

#define PMB_OD2_LAMBDA_EF_SB_DONE_DISABLE_MASK   0x00800000UL
#define PMB_OD2_LAMBDA_EF_SB_DONE_DISABLE_SHIFT  23
#define PMB_OD2_LAMBDA_EF_SB_DONE_DISABLE_SIGNED 0

/* Register LAMBDA_EF_SB_DONE_STATUS (PMR_OD2_LAMBDA) */
#define PMB_OD2_LAMBDA_EF_SB_DONE_STATUS        0x00C8
#define ABS_PMB_OD2_LAMBDA_EF_SB_DONE_STATUS    0x020610C8UL

#define PMB_OD2_LAMBDA_EF_SB_DONE_STATUS_MASK   0x00800000UL
#define PMB_OD2_LAMBDA_EF_SB_DONE_STATUS_SHIFT  23
#define PMB_OD2_LAMBDA_EF_SB_DONE_STATUS_SIGNED 0

/* Register LAMBDA_EF_SB_DONE_CLEAR (PMR_OD2_LAMBDA) */
#define PMB_OD2_LAMBDA_EF_SB_DONE_CLEAR        0x00CC
#define ABS_PMB_OD2_LAMBDA_EF_SB_DONE_CLEAR    0x020610CCUL

#define PMB_OD2_LAMBDA_EF_SB_DONE_CLEAR_MASK   0x00800000UL
#define PMB_OD2_LAMBDA_EF_SB_DONE_CLEAR_SHIFT  23
#define PMB_OD2_LAMBDA_EF_SB_DONE_CLEAR_SIGNED 0

/* Register LAMBDA_SW_RESET (PMR_OD2_LAMBDA) */
#define PMB_OD2_LAMBDA_SW_RESET        0x00FC
#define ABS_PMB_OD2_LAMBDA_SW_RESET    0x020610FCUL

#define PMB_OD2_LAMBDA_SW_RESET_MASK   0x00800000UL
#define PMB_OD2_LAMBDA_SW_RESET_SHIFT  23
#define PMB_OD2_LAMBDA_SW_RESET_SIGNED 0

/* Register LAMBDA_DEBUG_INPUT_DATA (PMR_OD2_LAMBDA) */
#define PMB_OD2_LAMBDA_DEBUG_INPUT_DATA        0x0100
#define ABS_PMB_OD2_LAMBDA_DEBUG_INPUT_DATA    0x02061100UL

#define PMB_OD2_LAMBDA_DEBUG_INPUT_DATA_MASK   0x0000FFFFUL
#define PMB_OD2_LAMBDA_DEBUG_INPUT_DATA_SHIFT  0
#define PMB_OD2_LAMBDA_DEBUG_INPUT_DATA_SIGNED 0

/* Register LAMBDA_DEBUG_INPUT_ENABLE (PMR_OD2_LAMBDA) */
#define PMB_OD2_LAMBDA_DEBUG_INPUT_ENABLE        0x0104
#define ABS_PMB_OD2_LAMBDA_DEBUG_INPUT_ENABLE    0x02061104UL

#define PMB_OD2_LAMBDA_DEBUG_INPUT_ENABLE_MASK   0x00800000UL
#define PMB_OD2_LAMBDA_DEBUG_INPUT_ENABLE_SHIFT  23
#define PMB_OD2_LAMBDA_DEBUG_INPUT_ENABLE_SIGNED 0

/* Register LAMBDA_DEBUG_OUTPUT_DATA (PMR_OD2_LAMBDA) */
#define PMB_OD2_LAMBDA_DEBUG_OUTPUT_DATA        0x0108
#define ABS_PMB_OD2_LAMBDA_DEBUG_OUTPUT_DATA    0x02061108UL

#define PMB_OD2_LAMBDA_DEBUG_OUTPUT_DATA_MASK   0x0000FFFFUL
#define PMB_OD2_LAMBDA_DEBUG_OUTPUT_DATA_SHIFT  0
#define PMB_OD2_LAMBDA_DEBUG_OUTPUT_DATA_SIGNED 0

/* Register LAMBDA_DEBUG_OUTPUT_VALID (PMR_OD2_LAMBDA) */
#define PMB_OD2_LAMBDA_DEBUG_OUTPUT_VALID        0x010C
#define ABS_PMB_OD2_LAMBDA_DEBUG_OUTPUT_VALID    0x0206110CUL

#define PMB_OD2_LAMBDA_DEBUG_OUTPUT_VALID_MASK   0x00800000UL
#define PMB_OD2_LAMBDA_DEBUG_OUTPUT_VALID_SHIFT  23
#define PMB_OD2_LAMBDA_DEBUG_OUTPUT_VALID_SIGNED 0

/* Register LAMBDA_DEBUG_INPUT_EF_DATA (PMR_OD2_LAMBDA) */
#define PMB_OD2_LAMBDA_DEBUG_INPUT_EF_DATA        0x0110
#define ABS_PMB_OD2_LAMBDA_DEBUG_INPUT_EF_DATA    0x02061110UL

#define PMB_OD2_LAMBDA_DEBUG_INPUT_EF_DATA_MASK   0x00FFFFFFUL
#define PMB_OD2_LAMBDA_DEBUG_INPUT_EF_DATA_SHIFT  0
#define PMB_OD2_LAMBDA_DEBUG_INPUT_EF_DATA_SIGNED 0

/* Register LAMBDA_DEBUG_INPUT_EF_ENABLE (PMR_OD2_LAMBDA) */
#define PMB_OD2_LAMBDA_DEBUG_INPUT_EF_ENABLE        0x0114
#define ABS_PMB_OD2_LAMBDA_DEBUG_INPUT_EF_ENABLE    0x02061114UL

#define PMB_OD2_LAMBDA_DEBUG_INPUT_EF_ENABLE_MASK   0x00800000UL
#define PMB_OD2_LAMBDA_DEBUG_INPUT_EF_ENABLE_SHIFT  23
#define PMB_OD2_LAMBDA_DEBUG_INPUT_EF_ENABLE_SIGNED 0

/* Register LAMBDA_OD_CORE_ID (PMR_OD2_LAMBDA) */
#define PMB_OD2_LAMBDA_OD_CORE_ID                   0x0138
#define ABS_PMB_OD2_LAMBDA_OD_CORE_ID               0x02061138UL

#define PMB_OD2_LAMBDA_OD_CORE_CONFIGURATION_MASK   0x000000FFUL
#define PMB_OD2_LAMBDA_OD_CORE_CONFIGURATION_SHIFT  0
#define PMB_OD2_LAMBDA_OD_CORE_CONFIGURATION_SIGNED 0

#define PMB_OD2_LAMBDA_OD_CORE_ID_MASK              0x0000FF00UL
#define PMB_OD2_LAMBDA_OD_CORE_ID_SHIFT             8
#define PMB_OD2_LAMBDA_OD_CORE_ID_SIGNED            0

#define PMB_OD2_LAMBDA_OD_GROUP_ID_MASK             0x00FF0000UL
#define PMB_OD2_LAMBDA_OD_GROUP_ID_SHIFT            16
#define PMB_OD2_LAMBDA_OD_GROUP_ID_SIGNED           0

/* Register LAMBDA_OD_CORE_REVISION (PMR_OD2_LAMBDA) */
#define PMB_OD2_LAMBDA_OD_CORE_REVISION          0x013C
#define ABS_PMB_OD2_LAMBDA_OD_CORE_REVISION      0x0206113CUL

#define PMB_OD2_LAMBDA_OD_MAINTENANCE_REV_MASK   0x000000FFUL
#define PMB_OD2_LAMBDA_OD_MAINTENANCE_REV_SHIFT  0
#define PMB_OD2_LAMBDA_OD_MAINTENANCE_REV_SIGNED 0

#define PMB_OD2_LAMBDA_OD_MINOR_REV_MASK         0x0000FF00UL
#define PMB_OD2_LAMBDA_OD_MINOR_REV_SHIFT        8
#define PMB_OD2_LAMBDA_OD_MINOR_REV_SIGNED       0

#define PMB_OD2_LAMBDA_OD_MAJOR_REV_MASK         0x00FF0000UL
#define PMB_OD2_LAMBDA_OD_MAJOR_REV_SHIFT        16
#define PMB_OD2_LAMBDA_OD_MAJOR_REV_SIGNED       0

/* Register CHIEN_CONFIG_REG00 (PMR_OD2_CHIEN) */
#define PMB_OD2_CHIEN_CONFIG_REG00                   0x0000
#define ABS_PMB_OD2_CHIEN_CONFIG_REG00               0x02061800UL

#define PMB_OD2_CHIEN_FIELD_POLY_COEFFICIENTS_MASK   0x0000FFFFUL
#define PMB_OD2_CHIEN_FIELD_POLY_COEFFICIENTS_SHIFT  0
#define PMB_OD2_CHIEN_FIELD_POLY_COEFFICIENTS_SIGNED 0

#define PMB_OD2_CHIEN_FIELD_POLY_DEGREE_MASK         0x000F0000UL
#define PMB_OD2_CHIEN_FIELD_POLY_DEGREE_SHIFT        16
#define PMB_OD2_CHIEN_FIELD_POLY_DEGREE_SIGNED       0

#define PMB_OD2_CHIEN_CODE_TYPE_MASK                 0x00800000UL
#define PMB_OD2_CHIEN_CODE_TYPE_SHIFT                23
#define PMB_OD2_CHIEN_CODE_TYPE_SIGNED               0

/* Register CHIEN_CONFIG_REG02 (PMR_OD2_CHIEN) */
#define PMB_OD2_CHIEN_CONFIG_REG02                        0x0008
#define ABS_PMB_OD2_CHIEN_CONFIG_REG02                    0x02061808UL

#define PMB_OD2_CHIEN_CODEWORDS_IN_THIS_SUPERBLOCK_MASK   0x00000FFFUL
#define PMB_OD2_CHIEN_CODEWORDS_IN_THIS_SUPERBLOCK_SHIFT  0
#define PMB_OD2_CHIEN_CODEWORDS_IN_THIS_SUPERBLOCK_SIGNED 0

#define PMB_OD2_CHIEN_TFR_LEN_SYNDROMES_MASK              0x007F0000UL
#define PMB_OD2_CHIEN_TFR_LEN_SYNDROMES_SHIFT             16
#define PMB_OD2_CHIEN_TFR_LEN_SYNDROMES_SIGNED            0

/* Register CHIEN_CONFIG_REG03 (PMR_OD2_CHIEN) */
#define PMB_OD2_CHIEN_CONFIG_REG03     0x000C
#define ABS_PMB_OD2_CHIEN_CONFIG_REG03 0x0206180CUL

#define PMB_OD2_CHIEN_T_MASK           0x003F0000UL
#define PMB_OD2_CHIEN_T_SHIFT          16
#define PMB_OD2_CHIEN_T_SIGNED         0

/* Register CHIEN_CONFIG_REG04 (PMR_OD2_CHIEN) */
#define PMB_OD2_CHIEN_CONFIG_REG04                          0x0010
#define ABS_PMB_OD2_CHIEN_CONFIG_REG04                      0x02061810UL

#define PMB_OD2_CHIEN_CODEWORD_LENGTH_LESS_EXTENSION_MASK   0x0000FFFFUL
#define PMB_OD2_CHIEN_CODEWORD_LENGTH_LESS_EXTENSION_SHIFT  0
#define PMB_OD2_CHIEN_CODEWORD_LENGTH_LESS_EXTENSION_SIGNED 0

#define PMB_OD2_CHIEN_ERASURES_MODE_MASK                    0x00010000UL
#define PMB_OD2_CHIEN_ERASURES_MODE_SHIFT                   16
#define PMB_OD2_CHIEN_ERASURES_MODE_SIGNED                  0

/* Register CHIEN_INTERBLOCK_ROUTING (PMR_OD2_CHIEN) */
#define PMB_OD2_CHIEN_INTERBLOCK_ROUTING                 0x00C0
#define ABS_PMB_OD2_CHIEN_INTERBLOCK_ROUTING             0x020618C0UL

#define PMB_OD2_CHIEN_ROUTING_LAMBDA_OUT_CHIEN_IN_MASK   0x00000004UL
#define PMB_OD2_CHIEN_ROUTING_LAMBDA_OUT_CHIEN_IN_SHIFT  2
#define PMB_OD2_CHIEN_ROUTING_LAMBDA_OUT_CHIEN_IN_SIGNED 0

#define PMB_OD2_CHIEN_ROUTING_CHIEN_OUT_EM_IN_MASK       0x00000008UL
#define PMB_OD2_CHIEN_ROUTING_CHIEN_OUT_EM_IN_SHIFT      3
#define PMB_OD2_CHIEN_ROUTING_CHIEN_OUT_EM_IN_SIGNED     0

/* Register CHIEN_EF_SB_DONE_DISABLE (PMR_OD2_CHIEN) */
#define PMB_OD2_CHIEN_EF_SB_DONE_DISABLE        0x00C4
#define ABS_PMB_OD2_CHIEN_EF_SB_DONE_DISABLE    0x020618C4UL

#define PMB_OD2_CHIEN_EF_SB_DONE_DISABLE_MASK   0x00800000UL
#define PMB_OD2_CHIEN_EF_SB_DONE_DISABLE_SHIFT  23
#define PMB_OD2_CHIEN_EF_SB_DONE_DISABLE_SIGNED 0

/* Register CHIEN_EF_SB_DONE_STATUS (PMR_OD2_CHIEN) */
#define PMB_OD2_CHIEN_EF_SB_DONE_STATUS        0x00C8
#define ABS_PMB_OD2_CHIEN_EF_SB_DONE_STATUS    0x020618C8UL

#define PMB_OD2_CHIEN_EF_SB_DONE_STATUS_MASK   0x00800000UL
#define PMB_OD2_CHIEN_EF_SB_DONE_STATUS_SHIFT  23
#define PMB_OD2_CHIEN_EF_SB_DONE_STATUS_SIGNED 0

/* Register CHIEN_EF_SB_DONE_CLEAR (PMR_OD2_CHIEN) */
#define PMB_OD2_CHIEN_EF_SB_DONE_CLEAR        0x00CC
#define ABS_PMB_OD2_CHIEN_EF_SB_DONE_CLEAR    0x020618CCUL

#define PMB_OD2_CHIEN_EF_SB_DONE_CLEAR_MASK   0x00800000UL
#define PMB_OD2_CHIEN_EF_SB_DONE_CLEAR_SHIFT  23
#define PMB_OD2_CHIEN_EF_SB_DONE_CLEAR_SIGNED 0

/* Register CHIEN_SW_RESET (PMR_OD2_CHIEN) */
#define PMB_OD2_CHIEN_SW_RESET        0x00FC
#define ABS_PMB_OD2_CHIEN_SW_RESET    0x020618FCUL

#define PMB_OD2_CHIEN_SW_RESET_MASK   0x00800000UL
#define PMB_OD2_CHIEN_SW_RESET_SHIFT  23
#define PMB_OD2_CHIEN_SW_RESET_SIGNED 0

/* Register CHIEN_DEBUG_INPUT_DATA (PMR_OD2_CHIEN) */
#define PMB_OD2_CHIEN_DEBUG_INPUT_DATA        0x0100
#define ABS_PMB_OD2_CHIEN_DEBUG_INPUT_DATA    0x02061900UL

#define PMB_OD2_CHIEN_DEBUG_INPUT_DATA_MASK   0x0000FFFFUL
#define PMB_OD2_CHIEN_DEBUG_INPUT_DATA_SHIFT  0
#define PMB_OD2_CHIEN_DEBUG_INPUT_DATA_SIGNED 0

/* Register CHIEN_DEBUG_INPUT_ENABLE (PMR_OD2_CHIEN) */
#define PMB_OD2_CHIEN_DEBUG_INPUT_ENABLE        0x0104
#define ABS_PMB_OD2_CHIEN_DEBUG_INPUT_ENABLE    0x02061904UL

#define PMB_OD2_CHIEN_DEBUG_INPUT_ENABLE_MASK   0x00800000UL
#define PMB_OD2_CHIEN_DEBUG_INPUT_ENABLE_SHIFT  23
#define PMB_OD2_CHIEN_DEBUG_INPUT_ENABLE_SIGNED 0

/* Register CHIEN_DEBUG_OUTPUT_DATA (PMR_OD2_CHIEN) */
#define PMB_OD2_CHIEN_DEBUG_OUTPUT_DATA        0x0108
#define ABS_PMB_OD2_CHIEN_DEBUG_OUTPUT_DATA    0x02061908UL

#define PMB_OD2_CHIEN_DEBUG_OUTPUT_DATA_MASK   0x0000FFFFUL
#define PMB_OD2_CHIEN_DEBUG_OUTPUT_DATA_SHIFT  0
#define PMB_OD2_CHIEN_DEBUG_OUTPUT_DATA_SIGNED 0

/* Register CHIEN_DEBUG_OUTPUT_VALID (PMR_OD2_CHIEN) */
#define PMB_OD2_CHIEN_DEBUG_OUTPUT_VALID        0x010C
#define ABS_PMB_OD2_CHIEN_DEBUG_OUTPUT_VALID    0x0206190CUL

#define PMB_OD2_CHIEN_DEBUG_OUTPUT_VALID_MASK   0x00800000UL
#define PMB_OD2_CHIEN_DEBUG_OUTPUT_VALID_SHIFT  23
#define PMB_OD2_CHIEN_DEBUG_OUTPUT_VALID_SIGNED 0

/* Register CHIEN_OD_CORE_ID (PMR_OD2_CHIEN) */
#define PMB_OD2_CHIEN_OD_CORE_ID                   0x0138
#define ABS_PMB_OD2_CHIEN_OD_CORE_ID               0x02061938UL

#define PMB_OD2_CHIEN_OD_CORE_CONFIGURATION_MASK   0x000000FFUL
#define PMB_OD2_CHIEN_OD_CORE_CONFIGURATION_SHIFT  0
#define PMB_OD2_CHIEN_OD_CORE_CONFIGURATION_SIGNED 0

#define PMB_OD2_CHIEN_OD_CORE_ID_MASK              0x0000FF00UL
#define PMB_OD2_CHIEN_OD_CORE_ID_SHIFT             8
#define PMB_OD2_CHIEN_OD_CORE_ID_SIGNED            0

#define PMB_OD2_CHIEN_OD_GROUP_ID_MASK             0x00FF0000UL
#define PMB_OD2_CHIEN_OD_GROUP_ID_SHIFT            16
#define PMB_OD2_CHIEN_OD_GROUP_ID_SIGNED           0

/* Register CHIEN_OD_CORE_REVISION (PMR_OD2_CHIEN) */
#define PMB_OD2_CHIEN_OD_CORE_REVISION          0x013C
#define ABS_PMB_OD2_CHIEN_OD_CORE_REVISION      0x0206193CUL

#define PMB_OD2_CHIEN_OD_MAINTENANCE_REV_MASK   0x000000FFUL
#define PMB_OD2_CHIEN_OD_MAINTENANCE_REV_SHIFT  0
#define PMB_OD2_CHIEN_OD_MAINTENANCE_REV_SIGNED 0

#define PMB_OD2_CHIEN_OD_MINOR_REV_MASK         0x0000FF00UL
#define PMB_OD2_CHIEN_OD_MINOR_REV_SHIFT        8
#define PMB_OD2_CHIEN_OD_MINOR_REV_SIGNED       0

#define PMB_OD2_CHIEN_OD_MAJOR_REV_MASK         0x00FF0000UL
#define PMB_OD2_CHIEN_OD_MAJOR_REV_SHIFT        16
#define PMB_OD2_CHIEN_OD_MAJOR_REV_SIGNED       0

/* Register EM_CONFIG_REG00 (PMR_OD2_ERROR_MAGS) */
#define PMB_OD2_EM_CONFIG_REG00                   0x0000
#define ABS_PMB_OD2_EM_CONFIG_REG00               0x02062000UL

#define PMB_OD2_EM_FIELD_POLY_COEFFICIENTS_MASK   0x0000FFFFUL
#define PMB_OD2_EM_FIELD_POLY_COEFFICIENTS_SHIFT  0
#define PMB_OD2_EM_FIELD_POLY_COEFFICIENTS_SIGNED 0

#define PMB_OD2_EM_FIELD_POLY_DEGREE_MASK         0x000F0000UL
#define PMB_OD2_EM_FIELD_POLY_DEGREE_SHIFT        16
#define PMB_OD2_EM_FIELD_POLY_DEGREE_SIGNED       0

#define PMB_OD2_EM_CODE_TYPE_MASK                 0x00800000UL
#define PMB_OD2_EM_CODE_TYPE_SHIFT                23
#define PMB_OD2_EM_CODE_TYPE_SIGNED               0

/* Register EM_CONFIG_REG01 (PMR_OD2_ERROR_MAGS) */
#define PMB_OD2_EM_CONFIG_REG01         0x0004
#define ABS_PMB_OD2_EM_CONFIG_REG01     0x02062004UL

#define PMB_OD2_EM_PARITY_LENGTH_MASK   0x00FF0000UL
#define PMB_OD2_EM_PARITY_LENGTH_SHIFT  16
#define PMB_OD2_EM_PARITY_LENGTH_SIGNED 0

/* Register EM_CONFIG_REG02 (PMR_OD2_ERROR_MAGS) */
#define PMB_OD2_EM_CONFIG_REG02                        0x0008
#define ABS_PMB_OD2_EM_CONFIG_REG02                    0x02062008UL

#define PMB_OD2_EM_CODEWORDS_IN_THIS_SUPERBLOCK_MASK   0x00000FFFUL
#define PMB_OD2_EM_CODEWORDS_IN_THIS_SUPERBLOCK_SHIFT  0
#define PMB_OD2_EM_CODEWORDS_IN_THIS_SUPERBLOCK_SIGNED 0

#define PMB_OD2_EM_TFR_LEN_SYNDROMES_MASK              0x007F0000UL
#define PMB_OD2_EM_TFR_LEN_SYNDROMES_SHIFT             16
#define PMB_OD2_EM_TFR_LEN_SYNDROMES_SIGNED            0

/* Register EM_CONFIG_REG03 (PMR_OD2_ERROR_MAGS) */
#define PMB_OD2_EM_CONFIG_REG03             0x000C
#define ABS_PMB_OD2_EM_CONFIG_REG03         0x0206200CUL

#define PMB_OD2_EM_GF_SIZE_MINUS_ONE_MASK   0x000000FFUL
#define PMB_OD2_EM_GF_SIZE_MINUS_ONE_SHIFT  0
#define PMB_OD2_EM_GF_SIZE_MINUS_ONE_SIGNED 0

#define PMB_OD2_EM_B_MASK                   0x0000FF00UL
#define PMB_OD2_EM_B_SHIFT                  8
#define PMB_OD2_EM_B_SIGNED                 0

#define PMB_OD2_EM_T_MASK                   0x003F0000UL
#define PMB_OD2_EM_T_SHIFT                  16
#define PMB_OD2_EM_T_SIGNED                 0

/* Register EM_CONFIG_REG04 (PMR_OD2_ERROR_MAGS) */
#define PMB_OD2_EM_CONFIG_REG04                          0x0010
#define ABS_PMB_OD2_EM_CONFIG_REG04                      0x02062010UL

#define PMB_OD2_EM_CODEWORD_LENGTH_LESS_EXTENSION_MASK   0x0000FFFFUL
#define PMB_OD2_EM_CODEWORD_LENGTH_LESS_EXTENSION_SHIFT  0
#define PMB_OD2_EM_CODEWORD_LENGTH_LESS_EXTENSION_SIGNED 0

/* Register EM_CONFIG_REG05 (PMR_OD2_ERROR_MAGS) */
#define PMB_OD2_EM_CONFIG_REG05                    0x0014
#define ABS_PMB_OD2_EM_CONFIG_REG05                0x02062014UL

#define PMB_OD2_EM_TFR_LEN_CODEWORD_SYMBOLS_MASK   0x00003FFFUL
#define PMB_OD2_EM_TFR_LEN_CODEWORD_SYMBOLS_SHIFT  0
#define PMB_OD2_EM_TFR_LEN_CODEWORD_SYMBOLS_SIGNED 0

/* Register EM_INTERBLOCK_ROUTING (PMR_OD2_ERROR_MAGS) */
#define PMB_OD2_EM_INTERBLOCK_ROUTING             0x00C0
#define ABS_PMB_OD2_EM_INTERBLOCK_ROUTING         0x020620C0UL

#define PMB_OD2_EM_ROUTING_CHIEN_OUT_EM_IN_MASK   0x00000008UL
#define PMB_OD2_EM_ROUTING_CHIEN_OUT_EM_IN_SHIFT  3
#define PMB_OD2_EM_ROUTING_CHIEN_OUT_EM_IN_SIGNED 0

#define PMB_OD2_EM_ROUTING_EM_OUT_MASK            0x00000010UL
#define PMB_OD2_EM_ROUTING_EM_OUT_SHIFT           4
#define PMB_OD2_EM_ROUTING_EM_OUT_SIGNED          0

/* Register EM_EF_SB_DONE_DISABLE (PMR_OD2_ERROR_MAGS) */
#define PMB_OD2_EM_EF_SB_DONE_DISABLE        0x00C4
#define ABS_PMB_OD2_EM_EF_SB_DONE_DISABLE    0x020620C4UL

#define PMB_OD2_EM_EF_SB_DONE_DISABLE_MASK   0x00800000UL
#define PMB_OD2_EM_EF_SB_DONE_DISABLE_SHIFT  23
#define PMB_OD2_EM_EF_SB_DONE_DISABLE_SIGNED 0

/* Register EM_EF_SB_DONE_STATUS (PMR_OD2_ERROR_MAGS) */
#define PMB_OD2_EM_EF_SB_DONE_STATUS        0x00C8
#define ABS_PMB_OD2_EM_EF_SB_DONE_STATUS    0x020620C8UL

#define PMB_OD2_EM_EF_SB_DONE_STATUS_MASK   0x00800000UL
#define PMB_OD2_EM_EF_SB_DONE_STATUS_SHIFT  23
#define PMB_OD2_EM_EF_SB_DONE_STATUS_SIGNED 0

/* Register EM_EF_SB_DONE_CLEAR (PMR_OD2_ERROR_MAGS) */
#define PMB_OD2_EM_EF_SB_DONE_CLEAR        0x00CC
#define ABS_PMB_OD2_EM_EF_SB_DONE_CLEAR    0x020620CCUL

#define PMB_OD2_EM_EF_SB_DONE_CLEAR_MASK   0x00800000UL
#define PMB_OD2_EM_EF_SB_DONE_CLEAR_SHIFT  23
#define PMB_OD2_EM_EF_SB_DONE_CLEAR_SIGNED 0

/* Register EM_SW_RESET (PMR_OD2_ERROR_MAGS) */
#define PMB_OD2_EM_SW_RESET        0x00FC
#define ABS_PMB_OD2_EM_SW_RESET    0x020620FCUL

#define PMB_OD2_EM_SW_RESET_MASK   0x00800000UL
#define PMB_OD2_EM_SW_RESET_SHIFT  23
#define PMB_OD2_EM_SW_RESET_SIGNED 0

/* Register EM_DEBUG_INPUT_DATA (PMR_OD2_ERROR_MAGS) */
#define PMB_OD2_EM_DEBUG_INPUT_DATA        0x0100
#define ABS_PMB_OD2_EM_DEBUG_INPUT_DATA    0x02062100UL

#define PMB_OD2_EM_DEBUG_INPUT_DATA_MASK   0x0000FFFFUL
#define PMB_OD2_EM_DEBUG_INPUT_DATA_SHIFT  0
#define PMB_OD2_EM_DEBUG_INPUT_DATA_SIGNED 0

/* Register EM_DEBUG_INPUT_ENABLE (PMR_OD2_ERROR_MAGS) */
#define PMB_OD2_EM_DEBUG_INPUT_ENABLE        0x0104
#define ABS_PMB_OD2_EM_DEBUG_INPUT_ENABLE    0x02062104UL

#define PMB_OD2_EM_DEBUG_INPUT_ENABLE_MASK   0x00800000UL
#define PMB_OD2_EM_DEBUG_INPUT_ENABLE_SHIFT  23
#define PMB_OD2_EM_DEBUG_INPUT_ENABLE_SIGNED 0

/* Register EM_DEBUG_OUTPUT_DATA (PMR_OD2_ERROR_MAGS) */
#define PMB_OD2_EM_DEBUG_OUTPUT_DATA        0x0108
#define ABS_PMB_OD2_EM_DEBUG_OUTPUT_DATA    0x02062108UL

#define PMB_OD2_EM_DEBUG_OUTPUT_DATA_MASK   0x00FFFFFFUL
#define PMB_OD2_EM_DEBUG_OUTPUT_DATA_SHIFT  0
#define PMB_OD2_EM_DEBUG_OUTPUT_DATA_SIGNED 0

/* Register EM_DEBUG_OUTPUT_VALID (PMR_OD2_ERROR_MAGS) */
#define PMB_OD2_EM_DEBUG_OUTPUT_VALID        0x010C
#define ABS_PMB_OD2_EM_DEBUG_OUTPUT_VALID    0x0206210CUL

#define PMB_OD2_EM_DEBUG_OUTPUT_VALID_MASK   0x00800000UL
#define PMB_OD2_EM_DEBUG_OUTPUT_VALID_SHIFT  23
#define PMB_OD2_EM_DEBUG_OUTPUT_VALID_SIGNED 0

/* Register EM_OD_CORE_ID (PMR_OD2_ERROR_MAGS) */
#define PMB_OD2_EM_OD_CORE_ID                   0x0138
#define ABS_PMB_OD2_EM_OD_CORE_ID               0x02062138UL

#define PMB_OD2_EM_OD_CORE_CONFIGURATION_MASK   0x000000FFUL
#define PMB_OD2_EM_OD_CORE_CONFIGURATION_SHIFT  0
#define PMB_OD2_EM_OD_CORE_CONFIGURATION_SIGNED 0

#define PMB_OD2_EM_OD_CORE_ID_MASK              0x0000FF00UL
#define PMB_OD2_EM_OD_CORE_ID_SHIFT             8
#define PMB_OD2_EM_OD_CORE_ID_SIGNED            0

#define PMB_OD2_EM_OD_GROUP_ID_MASK             0x00FF0000UL
#define PMB_OD2_EM_OD_GROUP_ID_SHIFT            16
#define PMB_OD2_EM_OD_GROUP_ID_SIGNED           0

/* Register EM_OD_CORE_REVISION (PMR_OD2_ERROR_MAGS) */
#define PMB_OD2_EM_OD_CORE_REVISION          0x013C
#define ABS_PMB_OD2_EM_OD_CORE_REVISION      0x0206213CUL

#define PMB_OD2_EM_OD_MAINTENANCE_REV_MASK   0x000000FFUL
#define PMB_OD2_EM_OD_MAINTENANCE_REV_SHIFT  0
#define PMB_OD2_EM_OD_MAINTENANCE_REV_SIGNED 0

#define PMB_OD2_EM_OD_MINOR_REV_MASK         0x0000FF00UL
#define PMB_OD2_EM_OD_MINOR_REV_SHIFT        8
#define PMB_OD2_EM_OD_MINOR_REV_SIGNED       0

#define PMB_OD2_EM_OD_MAJOR_REV_MASK         0x00FF0000UL
#define PMB_OD2_EM_OD_MAJOR_REV_SHIFT        16
#define PMB_OD2_EM_OD_MAJOR_REV_SIGNED       0

/* Register EM_STATS_HOLDING_CODEWORDS_UNCORR (PMR_OD2_ERROR_MAGS) */
#define PMB_OD2_EM_STATS_HOLDING_CODEWORDS_UNCORR        0x0140
#define ABS_PMB_OD2_EM_STATS_HOLDING_CODEWORDS_UNCORR    0x02062140UL

#define PMB_OD2_EM_STATS_HOLDING_UNCORR_CODEWORDS_MASK   0x0000FFFFUL
#define PMB_OD2_EM_STATS_HOLDING_UNCORR_CODEWORDS_SHIFT  0
#define PMB_OD2_EM_STATS_HOLDING_UNCORR_CODEWORDS_SIGNED 0

/* Register EM_STATS_HOLDING_SYMBOL_ERR_COUNT (PMR_OD2_ERROR_MAGS) */
#define PMB_OD2_EM_STATS_HOLDING_SYMBOL_ERR_COUNT          0x0144
#define ABS_PMB_OD2_EM_STATS_HOLDING_SYMBOL_ERR_COUNT      0x02062144UL

#define PMB_OD2_EM_STATS_HOLDING_SYMBOL_ERROR_COUNT_MASK   0x0000FFFFUL
#define PMB_OD2_EM_STATS_HOLDING_SYMBOL_ERROR_COUNT_SHIFT  0
#define PMB_OD2_EM_STATS_HOLDING_SYMBOL_ERROR_COUNT_SIGNED 0

/* Register EM_STATS_HOLDING_BIT_ERROR_COUNT (PMR_OD2_ERROR_MAGS) */
#define PMB_OD2_EM_STATS_HOLDING_BIT_ERROR_COUNT        0x0148
#define ABS_PMB_OD2_EM_STATS_HOLDING_BIT_ERROR_COUNT    0x02062148UL

#define PMB_OD2_EM_STATS_HOLDING_BIT_ERROR_COUNT_MASK   0x0000FFFFUL
#define PMB_OD2_EM_STATS_HOLDING_BIT_ERROR_COUNT_SHIFT  0
#define PMB_OD2_EM_STATS_HOLDING_BIT_ERROR_COUNT_SIGNED 0

/* Register EM_STATS_WORKING_CODEWORDS_UNCORR (PMR_OD2_ERROR_MAGS) */
#define PMB_OD2_EM_STATS_WORKING_CODEWORDS_UNCORR        0x0150
#define ABS_PMB_OD2_EM_STATS_WORKING_CODEWORDS_UNCORR    0x02062150UL

#define PMB_OD2_EM_STATS_WORKING_UNCORR_CODEWORDS_MASK   0x0000FFFFUL
#define PMB_OD2_EM_STATS_WORKING_UNCORR_CODEWORDS_SHIFT  0
#define PMB_OD2_EM_STATS_WORKING_UNCORR_CODEWORDS_SIGNED 0

/* Register EM_STATS_WORKING_SYMBOL_ERR_COUNT (PMR_OD2_ERROR_MAGS) */
#define PMB_OD2_EM_STATS_WORKING_SYMBOL_ERR_COUNT          0x0154
#define ABS_PMB_OD2_EM_STATS_WORKING_SYMBOL_ERR_COUNT      0x02062154UL

#define PMB_OD2_EM_STATS_WORKING_SYMBOL_ERROR_COUNT_MASK   0x0000FFFFUL
#define PMB_OD2_EM_STATS_WORKING_SYMBOL_ERROR_COUNT_SHIFT  0
#define PMB_OD2_EM_STATS_WORKING_SYMBOL_ERROR_COUNT_SIGNED 0

/* Register EM_STATS_WORKING_BIT_ERROR_COUNT (PMR_OD2_ERROR_MAGS) */
#define PMB_OD2_EM_STATS_WORKING_BIT_ERROR_COUNT        0x0158
#define ABS_PMB_OD2_EM_STATS_WORKING_BIT_ERROR_COUNT    0x02062158UL

#define PMB_OD2_EM_STATS_WORKING_BIT_ERROR_COUNT_MASK   0x0000FFFFUL
#define PMB_OD2_EM_STATS_WORKING_BIT_ERROR_COUNT_SHIFT  0
#define PMB_OD2_EM_STATS_WORKING_BIT_ERROR_COUNT_SIGNED 0

/* Register EM_EF_CW_DONE_STATUS (PMR_OD2_ERROR_MAGS) */
#define PMB_OD2_EM_EF_CW_DONE_STATUS        0x0160
#define ABS_PMB_OD2_EM_EF_CW_DONE_STATUS    0x02062160UL

#define PMB_OD2_EM_EF_CW_DONE_STATUS_MASK   0x00800000UL
#define PMB_OD2_EM_EF_CW_DONE_STATUS_SHIFT  23
#define PMB_OD2_EM_EF_CW_DONE_STATUS_SIGNED 0

/* Register EM_EF_CW_DONE_CLEAR (PMR_OD2_ERROR_MAGS) */
#define PMB_OD2_EM_EF_CW_DONE_CLEAR        0x0164
#define ABS_PMB_OD2_EM_EF_CW_DONE_CLEAR    0x02062164UL

#define PMB_OD2_EM_EF_CW_DONE_CLEAR_MASK   0x00800000UL
#define PMB_OD2_EM_EF_CW_DONE_CLEAR_SHIFT  23
#define PMB_OD2_EM_EF_CW_DONE_CLEAR_SIGNED 0

/* Register EM_EF_ERRS_STATUS (PMR_OD2_ERROR_MAGS) */
#define PMB_OD2_EM_EF_ERRS_STATUS        0x0168
#define ABS_PMB_OD2_EM_EF_ERRS_STATUS    0x02062168UL

#define PMB_OD2_EM_EF_ERRS_STATUS_MASK   0x00800000UL
#define PMB_OD2_EM_EF_ERRS_STATUS_SHIFT  23
#define PMB_OD2_EM_EF_ERRS_STATUS_SIGNED 0

/* Register EM_EF_UNCORRECTABLE_STATUS (PMR_OD2_ERROR_MAGS) */
#define PMB_OD2_EM_EF_UNCORRECTABLE_STATUS        0x016C
#define ABS_PMB_OD2_EM_EF_UNCORRECTABLE_STATUS    0x0206216CUL

#define PMB_OD2_EM_EF_UNCORRECTABLE_STATUS_MASK   0x00800000UL
#define PMB_OD2_EM_EF_UNCORRECTABLE_STATUS_SHIFT  23
#define PMB_OD2_EM_EF_UNCORRECTABLE_STATUS_SIGNED 0

/* Register EM_ERR_POS_DELTA (PMR_OD2_ERROR_MAGS) */
#define PMB_OD2_EM_ERR_POS_DELTA        0x0170
#define ABS_PMB_OD2_EM_ERR_POS_DELTA    0x02062170UL

#define PMB_OD2_EM_ERR_POS_DELTA_MASK   0x0000FFFFUL
#define PMB_OD2_EM_ERR_POS_DELTA_SHIFT  0
#define PMB_OD2_EM_ERR_POS_DELTA_SIGNED 0

/* Register EM_ERR_DATA_IN (PMR_OD2_ERROR_MAGS) */
#define PMB_OD2_EM_ERR_DATA_IN        0x0174
#define ABS_PMB_OD2_EM_ERR_DATA_IN    0x02062174UL

#define PMB_OD2_EM_ERR_DATA_IN_MASK   0x000000FFUL
#define PMB_OD2_EM_ERR_DATA_IN_SHIFT  0
#define PMB_OD2_EM_ERR_DATA_IN_SIGNED 0

/* Register EM_CORRECTED_DATA_OUT (PMR_OD2_ERROR_MAGS) */
#define PMB_OD2_EM_CORRECTED_DATA_OUT        0x0178
#define ABS_PMB_OD2_EM_CORRECTED_DATA_OUT    0x02062178UL

#define PMB_OD2_EM_CORRECTED_DATA_OUT_MASK   0x000000FFUL
#define PMB_OD2_EM_CORRECTED_DATA_OUT_SHIFT  0
#define PMB_OD2_EM_CORRECTED_DATA_OUT_SIGNED 0

/* Register EM_TEI_UPDATE_REGISTER (PMR_OD2_ERROR_MAGS) */
#define PMB_OD2_EM_TEI_UPDATE_REGISTER        0x017C
#define ABS_PMB_OD2_EM_TEI_UPDATE_REGISTER    0x0206217CUL

#define PMB_OD2_EM_TEI_UPDATE_REGISTER_MASK   0x000000FFUL
#define PMB_OD2_EM_TEI_UPDATE_REGISTER_SHIFT  0
#define PMB_OD2_EM_TEI_UPDATE_REGISTER_SIGNED 0

/* Register WLAN_TIMERS_PERIP_TIM0 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_PERIP_TIM0         0x0000
#define ABS_PMB_WLAN_TIMERS_PERIP_TIM0     0x02062800UL

#define PMB_WLAN_TIMERS_INIT_TIMER0_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_INIT_TIMER0_SHIFT  0
#define PMB_WLAN_TIMERS_INIT_TIMER0_SIGNED 0

/* Register WLAN_TIMERS_PERIP_CUR_TIM0 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_PERIP_CUR_TIM0     0x0004
#define ABS_PMB_WLAN_TIMERS_PERIP_CUR_TIM0 0x02062804UL

#define PMB_WLAN_TIMERS_CUR_TIMER0_MASK    0x00FFFFFFUL
#define PMB_WLAN_TIMERS_CUR_TIMER0_SHIFT   0
#define PMB_WLAN_TIMERS_CUR_TIMER0_SIGNED  0

/* Register WLAN_TIMERS_PERIP_CTRL0 (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_PERIP_CTRL0        0x0008
#define ABS_PMB_WLAN_TIMERS_PERIP_CTRL0    0x02062808UL

#define PMB_WLAN_TIMERS_ENABLE0_MASK       0x00000001UL
#define PMB_WLAN_TIMERS_ENABLE0_SHIFT      0
#define PMB_WLAN_TIMERS_ENABLE0_SIGNED     0

#define PMB_WLAN_TIMERS_TIMER_MODE0_MASK   0x00000002UL
#define PMB_WLAN_TIMERS_TIMER_MODE0_SHIFT  1
#define PMB_WLAN_TIMERS_TIMER_MODE0_SIGNED 0

#define PMB_WLAN_TIMERS_ONE_SHOT0_MASK     0x00000004UL
#define PMB_WLAN_TIMERS_ONE_SHOT0_SHIFT    2
#define PMB_WLAN_TIMERS_ONE_SHOT0_SIGNED   0

#define PMB_WLAN_TIMERS_INT_MASK0_MASK     0x00000008UL
#define PMB_WLAN_TIMERS_INT_MASK0_SHIFT    3
#define PMB_WLAN_TIMERS_INT_MASK0_SIGNED   0

#define PMB_WLAN_TIMERS_RES0_MASK          0x00000010UL
#define PMB_WLAN_TIMERS_RES0_SHIFT         4
#define PMB_WLAN_TIMERS_RES0_SIGNED        0

/* Register WLAN_TIMERS_PERIP_NAV (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_PERIP_NAV     0x000C
#define ABS_PMB_WLAN_TIMERS_PERIP_NAV 0x0206280CUL

#define PMB_WLAN_TIMERS_NAV_MASK      0x0000FFFFUL
#define PMB_WLAN_TIMERS_NAV_SHIFT     0
#define PMB_WLAN_TIMERS_NAV_SIGNED    0

/* Register WLAN_TIMERS_PERIP_LSIG_TIMER (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_PERIP_LSIG_TIMER     0x0010
#define ABS_PMB_WLAN_TIMERS_PERIP_LSIG_TIMER 0x02062810UL

#define PMB_WLAN_TIMERS_LSIG_TIMER_MASK      0x0000FFFFUL
#define PMB_WLAN_TIMERS_LSIG_TIMER_SHIFT     0
#define PMB_WLAN_TIMERS_LSIG_TIMER_SIGNED    0

/* Register WLAN_TIMERS_PERIP_CH_LOAD (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_PERIP_CH_LOAD         0x0014
#define ABS_PMB_WLAN_TIMERS_PERIP_CH_LOAD     0x02062814UL

#define PMB_WLAN_TIMERS_CH_LOAD_ENABLE_MASK   0x00000001UL
#define PMB_WLAN_TIMERS_CH_LOAD_ENABLE_SHIFT  0
#define PMB_WLAN_TIMERS_CH_LOAD_ENABLE_SIGNED 0

/* Register WLAN_TIMERS_PERIP_CHANNEL_LOAD (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_PERIP_CHANNEL_LOAD         0x0018
#define ABS_PMB_WLAN_TIMERS_PERIP_CHANNEL_LOAD     0x02062818UL

#define PMB_WLAN_TIMERS_CH_LOAD_TIMER_VALUE_MASK   0x00FFFFFFUL
#define PMB_WLAN_TIMERS_CH_LOAD_TIMER_VALUE_SHIFT  0
#define PMB_WLAN_TIMERS_CH_LOAD_TIMER_VALUE_SIGNED 0

/* Register WLAN_TIMERS_PERIP_DELTA_CUR_TIM (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_PERIP_DELTA_CUR_TIM     0x001C
#define ABS_PMB_WLAN_TIMERS_PERIP_DELTA_CUR_TIM 0x0206281CUL

#define PMB_WLAN_TIMERS_CUR_TIMER_MASK          0x00FFFFFFUL
#define PMB_WLAN_TIMERS_CUR_TIMER_SHIFT         0
#define PMB_WLAN_TIMERS_CUR_TIMER_SIGNED        0

/* Register WLAN_TIMERS_PERIP_DELTA_CTRL (PMR_WLAN_TIMERS) */
#define PMB_WLAN_TIMERS_PERIP_DELTA_CTRL     0x0020
#define ABS_PMB_WLAN_TIMERS_PERIP_DELTA_CTRL 0x02062820UL

#define PMB_WLAN_TIMERS_DELTA_ENABLE_MASK    0x00000001UL
#define PMB_WLAN_TIMERS_DELTA_ENABLE_SHIFT   0
#define PMB_WLAN_TIMERS_DELTA_ENABLE_SIGNED  0

/* Register PHYWAY_MCP_LOGICAL_GRAM_BASE (PMR_PHYWAY) */
#define PMB_PHYWAY_MCP_LOGICAL_GRAM_BASE     0x0000
#define ABS_PMB_PHYWAY_MCP_LOGICAL_GRAM_BASE 0x02063000UL

#define PMB_PHYWAY_LOGICAL_GRAM_BASE_MASK    0x0000FFFFUL
#define PMB_PHYWAY_LOGICAL_GRAM_BASE_SHIFT   0
#define PMB_PHYWAY_LOGICAL_GRAM_BASE_SIGNED  0

/* Register PHYWAY_MCP_PHYSICAL_GRAM_BASE (PMR_PHYWAY) */
#define PMB_PHYWAY_MCP_PHYSICAL_GRAM_BASE     0x0004
#define ABS_PMB_PHYWAY_MCP_PHYSICAL_GRAM_BASE 0x02063004UL

#define PMB_PHYWAY_PHYSICAL_GRAM_BASE_MASK    0x00FFFFFFUL
#define PMB_PHYWAY_PHYSICAL_GRAM_BASE_SHIFT   0
#define PMB_PHYWAY_PHYSICAL_GRAM_BASE_SIGNED  0

/* Register PHYWAY_IPDMA0_TBUS_CONTROL (PMR_PHYWAY) */
#define PMB_PHYWAY_IPDMA0_TBUS_CONTROL           0x0020
#define ABS_PMB_PHYWAY_IPDMA0_TBUS_CONTROL       0x02063020UL

#define PMB_PHYWAY_IPDMA0_TBUS_DEBUG_MODE_MASK   0x00400000UL
#define PMB_PHYWAY_IPDMA0_TBUS_DEBUG_MODE_SHIFT  22
#define PMB_PHYWAY_IPDMA0_TBUS_DEBUG_MODE_SIGNED 0

/* Register PHYWAY_IPDMA0_TBUS_DEBUG_SYNC (PMR_PHYWAY) */
#define PMB_PHYWAY_IPDMA0_TBUS_DEBUG_SYNC          0x0024
#define ABS_PMB_PHYWAY_IPDMA0_TBUS_DEBUG_SYNC      0x02063024UL

#define PMB_PHYWAY_IPDMA0_TBUS_DEBUG_SYNCIN_MASK   0x00800000UL
#define PMB_PHYWAY_IPDMA0_TBUS_DEBUG_SYNCIN_SHIFT  23
#define PMB_PHYWAY_IPDMA0_TBUS_DEBUG_SYNCIN_SIGNED 0

/* Register PHYWAY_IPDMA0_TBUS_DEBUG_MASK (PMR_PHYWAY) */
#define PMB_PHYWAY_IPDMA0_TBUS_DEBUG_MASK          0x0028
#define ABS_PMB_PHYWAY_IPDMA0_TBUS_DEBUG_MASK      0x02063028UL

#define PMB_PHYWAY_IPDMA0_TBUS_DEBUG_MASKIN_MASK   0x00000FFFUL
#define PMB_PHYWAY_IPDMA0_TBUS_DEBUG_MASKIN_SHIFT  0
#define PMB_PHYWAY_IPDMA0_TBUS_DEBUG_MASKIN_SIGNED 0

/* Register PHYWAY_IPDMA0_TBUS_DEBUG_DATA0 (PMR_PHYWAY) */
#define PMB_PHYWAY_IPDMA0_TBUS_DEBUG_DATA0          0x002C
#define ABS_PMB_PHYWAY_IPDMA0_TBUS_DEBUG_DATA0      0x0206302CUL

#define PMB_PHYWAY_IPDMA0_TBUS_DEBUG_DATAIN0_MASK   0x00FFFFFFUL
#define PMB_PHYWAY_IPDMA0_TBUS_DEBUG_DATAIN0_SHIFT  0
#define PMB_PHYWAY_IPDMA0_TBUS_DEBUG_DATAIN0_SIGNED 0

/* Register PHYWAY_IPDMA0_TBUS_DEBUG_DATA1 (PMR_PHYWAY) */
#define PMB_PHYWAY_IPDMA0_TBUS_DEBUG_DATA1          0x0030
#define ABS_PMB_PHYWAY_IPDMA0_TBUS_DEBUG_DATA1      0x02063030UL

#define PMB_PHYWAY_IPDMA0_TBUS_DEBUG_DATAIN1_MASK   0x00FFFFFFUL
#define PMB_PHYWAY_IPDMA0_TBUS_DEBUG_DATAIN1_SHIFT  0
#define PMB_PHYWAY_IPDMA0_TBUS_DEBUG_DATAIN1_SIGNED 0

/* Register PHYWAY_IPDMA0_TBUS_DEBUG_DATA2 (PMR_PHYWAY) */
#define PMB_PHYWAY_IPDMA0_TBUS_DEBUG_DATA2          0x0034
#define ABS_PMB_PHYWAY_IPDMA0_TBUS_DEBUG_DATA2      0x02063034UL

#define PMB_PHYWAY_IPDMA0_TBUS_DEBUG_DATAIN2_MASK   0x00FFFFFFUL
#define PMB_PHYWAY_IPDMA0_TBUS_DEBUG_DATAIN2_SHIFT  0
#define PMB_PHYWAY_IPDMA0_TBUS_DEBUG_DATAIN2_SIGNED 0

/* Register PHYWAY_IPDMA0_TBUS_DEBUG_DATA3 (PMR_PHYWAY) */
#define PMB_PHYWAY_IPDMA0_TBUS_DEBUG_DATA3          0x0038
#define ABS_PMB_PHYWAY_IPDMA0_TBUS_DEBUG_DATA3      0x02063038UL

#define PMB_PHYWAY_IPDMA0_TBUS_DEBUG_DATAIN3_MASK   0x00FFFFFFUL
#define PMB_PHYWAY_IPDMA0_TBUS_DEBUG_DATAIN3_SHIFT  0
#define PMB_PHYWAY_IPDMA0_TBUS_DEBUG_DATAIN3_SIGNED 0

/* Register PHYWAY_IPDMA0_TBUS_DEBUG_VALID (PMR_PHYWAY) */
#define PMB_PHYWAY_IPDMA0_TBUS_DEBUG_VALID           0x003C
#define ABS_PMB_PHYWAY_IPDMA0_TBUS_DEBUG_VALID       0x0206303CUL

#define PMB_PHYWAY_IPDMA0_TBUS_DEBUG_ENABLEIN_MASK   0x00800000UL
#define PMB_PHYWAY_IPDMA0_TBUS_DEBUG_ENABLEIN_SHIFT  23
#define PMB_PHYWAY_IPDMA0_TBUS_DEBUG_ENABLEIN_SIGNED 0

/* Register PHYWAY_IPDMA1_TBUS_CONTROL (PMR_PHYWAY) */
#define PMB_PHYWAY_IPDMA1_TBUS_CONTROL           0x0040
#define ABS_PMB_PHYWAY_IPDMA1_TBUS_CONTROL       0x02063040UL

#define PMB_PHYWAY_IPDMA1_TBUS_DEBUG_MODE_MASK   0x00400000UL
#define PMB_PHYWAY_IPDMA1_TBUS_DEBUG_MODE_SHIFT  22
#define PMB_PHYWAY_IPDMA1_TBUS_DEBUG_MODE_SIGNED 0

/* Register PHYWAY_IPDMA1_TBUS_DEBUG_SYNC (PMR_PHYWAY) */
#define PMB_PHYWAY_IPDMA1_TBUS_DEBUG_SYNC          0x0044
#define ABS_PMB_PHYWAY_IPDMA1_TBUS_DEBUG_SYNC      0x02063044UL

#define PMB_PHYWAY_IPDMA1_TBUS_DEBUG_SYNCIN_MASK   0x00800000UL
#define PMB_PHYWAY_IPDMA1_TBUS_DEBUG_SYNCIN_SHIFT  23
#define PMB_PHYWAY_IPDMA1_TBUS_DEBUG_SYNCIN_SIGNED 0

/* Register PHYWAY_IPDMA1_TBUS_DEBUG_MASK (PMR_PHYWAY) */
#define PMB_PHYWAY_IPDMA1_TBUS_DEBUG_MASK          0x0048
#define ABS_PMB_PHYWAY_IPDMA1_TBUS_DEBUG_MASK      0x02063048UL

#define PMB_PHYWAY_IPDMA1_TBUS_DEBUG_MASKIN_MASK   0x00000FFFUL
#define PMB_PHYWAY_IPDMA1_TBUS_DEBUG_MASKIN_SHIFT  0
#define PMB_PHYWAY_IPDMA1_TBUS_DEBUG_MASKIN_SIGNED 0

/* Register PHYWAY_IPDMA1_TBUS_DEBUG_DATA0 (PMR_PHYWAY) */
#define PMB_PHYWAY_IPDMA1_TBUS_DEBUG_DATA0          0x004C
#define ABS_PMB_PHYWAY_IPDMA1_TBUS_DEBUG_DATA0      0x0206304CUL

#define PMB_PHYWAY_IPDMA1_TBUS_DEBUG_DATAIN0_MASK   0x00FFFFFFUL
#define PMB_PHYWAY_IPDMA1_TBUS_DEBUG_DATAIN0_SHIFT  0
#define PMB_PHYWAY_IPDMA1_TBUS_DEBUG_DATAIN0_SIGNED 0

/* Register PHYWAY_IPDMA1_TBUS_DEBUG_DATA1 (PMR_PHYWAY) */
#define PMB_PHYWAY_IPDMA1_TBUS_DEBUG_DATA1          0x0050
#define ABS_PMB_PHYWAY_IPDMA1_TBUS_DEBUG_DATA1      0x02063050UL

#define PMB_PHYWAY_IPDMA1_TBUS_DEBUG_DATAIN1_MASK   0x00FFFFFFUL
#define PMB_PHYWAY_IPDMA1_TBUS_DEBUG_DATAIN1_SHIFT  0
#define PMB_PHYWAY_IPDMA1_TBUS_DEBUG_DATAIN1_SIGNED 0

/* Register PHYWAY_IPDMA1_TBUS_DEBUG_DATA2 (PMR_PHYWAY) */
#define PMB_PHYWAY_IPDMA1_TBUS_DEBUG_DATA2          0x0054
#define ABS_PMB_PHYWAY_IPDMA1_TBUS_DEBUG_DATA2      0x02063054UL

#define PMB_PHYWAY_IPDMA1_TBUS_DEBUG_DATAIN2_MASK   0x00FFFFFFUL
#define PMB_PHYWAY_IPDMA1_TBUS_DEBUG_DATAIN2_SHIFT  0
#define PMB_PHYWAY_IPDMA1_TBUS_DEBUG_DATAIN2_SIGNED 0

/* Register PHYWAY_IPDMA1_TBUS_DEBUG_DATA3 (PMR_PHYWAY) */
#define PMB_PHYWAY_IPDMA1_TBUS_DEBUG_DATA3          0x0058
#define ABS_PMB_PHYWAY_IPDMA1_TBUS_DEBUG_DATA3      0x02063058UL

#define PMB_PHYWAY_IPDMA1_TBUS_DEBUG_DATAIN3_MASK   0x00FFFFFFUL
#define PMB_PHYWAY_IPDMA1_TBUS_DEBUG_DATAIN3_SHIFT  0
#define PMB_PHYWAY_IPDMA1_TBUS_DEBUG_DATAIN3_SIGNED 0

/* Register PHYWAY_IPDMA1_TBUS_DEBUG_VALID (PMR_PHYWAY) */
#define PMB_PHYWAY_IPDMA1_TBUS_DEBUG_VALID           0x005C
#define ABS_PMB_PHYWAY_IPDMA1_TBUS_DEBUG_VALID       0x0206305CUL

#define PMB_PHYWAY_IPDMA1_TBUS_DEBUG_ENABLEIN_MASK   0x00800000UL
#define PMB_PHYWAY_IPDMA1_TBUS_DEBUG_ENABLEIN_SHIFT  23
#define PMB_PHYWAY_IPDMA1_TBUS_DEBUG_ENABLEIN_SIGNED 0

/* Register PHYWAY_IPDMA2_TBUS_CONTROL (PMR_PHYWAY) */
#define PMB_PHYWAY_IPDMA2_TBUS_CONTROL           0x0060
#define ABS_PMB_PHYWAY_IPDMA2_TBUS_CONTROL       0x02063060UL

#define PMB_PHYWAY_IPDMA2_TBUS_DEBUG_MODE_MASK   0x00400000UL
#define PMB_PHYWAY_IPDMA2_TBUS_DEBUG_MODE_SHIFT  22
#define PMB_PHYWAY_IPDMA2_TBUS_DEBUG_MODE_SIGNED 0

/* Register PHYWAY_IPDMA2_TBUS_DEBUG_SYNC (PMR_PHYWAY) */
#define PMB_PHYWAY_IPDMA2_TBUS_DEBUG_SYNC          0x0064
#define ABS_PMB_PHYWAY_IPDMA2_TBUS_DEBUG_SYNC      0x02063064UL

#define PMB_PHYWAY_IPDMA2_TBUS_DEBUG_SYNCIN_MASK   0x00800000UL
#define PMB_PHYWAY_IPDMA2_TBUS_DEBUG_SYNCIN_SHIFT  23
#define PMB_PHYWAY_IPDMA2_TBUS_DEBUG_SYNCIN_SIGNED 0

/* Register PHYWAY_IPDMA2_TBUS_DEBUG_MASK (PMR_PHYWAY) */
#define PMB_PHYWAY_IPDMA2_TBUS_DEBUG_MASK          0x0068
#define ABS_PMB_PHYWAY_IPDMA2_TBUS_DEBUG_MASK      0x02063068UL

#define PMB_PHYWAY_IPDMA2_TBUS_DEBUG_MASKIN_MASK   0x00000FFFUL
#define PMB_PHYWAY_IPDMA2_TBUS_DEBUG_MASKIN_SHIFT  0
#define PMB_PHYWAY_IPDMA2_TBUS_DEBUG_MASKIN_SIGNED 0

/* Register PHYWAY_IPDMA2_TBUS_DEBUG_DATA0 (PMR_PHYWAY) */
#define PMB_PHYWAY_IPDMA2_TBUS_DEBUG_DATA0          0x006C
#define ABS_PMB_PHYWAY_IPDMA2_TBUS_DEBUG_DATA0      0x0206306CUL

#define PMB_PHYWAY_IPDMA2_TBUS_DEBUG_DATAIN0_MASK   0x00FFFFFFUL
#define PMB_PHYWAY_IPDMA2_TBUS_DEBUG_DATAIN0_SHIFT  0
#define PMB_PHYWAY_IPDMA2_TBUS_DEBUG_DATAIN0_SIGNED 0

/* Register PHYWAY_IPDMA2_TBUS_DEBUG_DATA1 (PMR_PHYWAY) */
#define PMB_PHYWAY_IPDMA2_TBUS_DEBUG_DATA1          0x0070
#define ABS_PMB_PHYWAY_IPDMA2_TBUS_DEBUG_DATA1      0x02063070UL

#define PMB_PHYWAY_IPDMA2_TBUS_DEBUG_DATAIN1_MASK   0x00FFFFFFUL
#define PMB_PHYWAY_IPDMA2_TBUS_DEBUG_DATAIN1_SHIFT  0
#define PMB_PHYWAY_IPDMA2_TBUS_DEBUG_DATAIN1_SIGNED 0

/* Register PHYWAY_IPDMA2_TBUS_DEBUG_DATA2 (PMR_PHYWAY) */
#define PMB_PHYWAY_IPDMA2_TBUS_DEBUG_DATA2          0x0074
#define ABS_PMB_PHYWAY_IPDMA2_TBUS_DEBUG_DATA2      0x02063074UL

#define PMB_PHYWAY_IPDMA2_TBUS_DEBUG_DATAIN2_MASK   0x00FFFFFFUL
#define PMB_PHYWAY_IPDMA2_TBUS_DEBUG_DATAIN2_SHIFT  0
#define PMB_PHYWAY_IPDMA2_TBUS_DEBUG_DATAIN2_SIGNED 0

/* Register PHYWAY_IPDMA2_TBUS_DEBUG_DATA3 (PMR_PHYWAY) */
#define PMB_PHYWAY_IPDMA2_TBUS_DEBUG_DATA3          0x0078
#define ABS_PMB_PHYWAY_IPDMA2_TBUS_DEBUG_DATA3      0x02063078UL

#define PMB_PHYWAY_IPDMA2_TBUS_DEBUG_DATAIN3_MASK   0x00FFFFFFUL
#define PMB_PHYWAY_IPDMA2_TBUS_DEBUG_DATAIN3_SHIFT  0
#define PMB_PHYWAY_IPDMA2_TBUS_DEBUG_DATAIN3_SIGNED 0

/* Register PHYWAY_IPDMA2_TBUS_DEBUG_VALID (PMR_PHYWAY) */
#define PMB_PHYWAY_IPDMA2_TBUS_DEBUG_VALID           0x007C
#define ABS_PMB_PHYWAY_IPDMA2_TBUS_DEBUG_VALID       0x0206307CUL

#define PMB_PHYWAY_IPDMA2_TBUS_DEBUG_ENABLEIN_MASK   0x00800000UL
#define PMB_PHYWAY_IPDMA2_TBUS_DEBUG_ENABLEIN_SHIFT  23
#define PMB_PHYWAY_IPDMA2_TBUS_DEBUG_ENABLEIN_SIGNED 0

/* Register PHYWAY_IPDMA3_TBUS_CONTROL (PMR_PHYWAY) */
#define PMB_PHYWAY_IPDMA3_TBUS_CONTROL           0x0080
#define ABS_PMB_PHYWAY_IPDMA3_TBUS_CONTROL       0x02063080UL

#define PMB_PHYWAY_IPDMA3_TBUS_DEBUG_MODE_MASK   0x00400000UL
#define PMB_PHYWAY_IPDMA3_TBUS_DEBUG_MODE_SHIFT  22
#define PMB_PHYWAY_IPDMA3_TBUS_DEBUG_MODE_SIGNED 0

/* Register PHYWAY_IPDMA3_TBUS_DEBUG_SYNC (PMR_PHYWAY) */
#define PMB_PHYWAY_IPDMA3_TBUS_DEBUG_SYNC          0x0084
#define ABS_PMB_PHYWAY_IPDMA3_TBUS_DEBUG_SYNC      0x02063084UL

#define PMB_PHYWAY_IPDMA3_TBUS_DEBUG_SYNCIN_MASK   0x00800000UL
#define PMB_PHYWAY_IPDMA3_TBUS_DEBUG_SYNCIN_SHIFT  23
#define PMB_PHYWAY_IPDMA3_TBUS_DEBUG_SYNCIN_SIGNED 0

/* Register PHYWAY_IPDMA3_TBUS_DEBUG_MASK (PMR_PHYWAY) */
#define PMB_PHYWAY_IPDMA3_TBUS_DEBUG_MASK          0x0088
#define ABS_PMB_PHYWAY_IPDMA3_TBUS_DEBUG_MASK      0x02063088UL

#define PMB_PHYWAY_IPDMA3_TBUS_DEBUG_MASKIN_MASK   0x00000FFFUL
#define PMB_PHYWAY_IPDMA3_TBUS_DEBUG_MASKIN_SHIFT  0
#define PMB_PHYWAY_IPDMA3_TBUS_DEBUG_MASKIN_SIGNED 0

/* Register PHYWAY_IPDMA3_TBUS_DEBUG_DATA0 (PMR_PHYWAY) */
#define PMB_PHYWAY_IPDMA3_TBUS_DEBUG_DATA0          0x008C
#define ABS_PMB_PHYWAY_IPDMA3_TBUS_DEBUG_DATA0      0x0206308CUL

#define PMB_PHYWAY_IPDMA3_TBUS_DEBUG_DATAIN0_MASK   0x00FFFFFFUL
#define PMB_PHYWAY_IPDMA3_TBUS_DEBUG_DATAIN0_SHIFT  0
#define PMB_PHYWAY_IPDMA3_TBUS_DEBUG_DATAIN0_SIGNED 0

/* Register PHYWAY_IPDMA3_TBUS_DEBUG_DATA1 (PMR_PHYWAY) */
#define PMB_PHYWAY_IPDMA3_TBUS_DEBUG_DATA1          0x0090
#define ABS_PMB_PHYWAY_IPDMA3_TBUS_DEBUG_DATA1      0x02063090UL

#define PMB_PHYWAY_IPDMA3_TBUS_DEBUG_DATAIN1_MASK   0x00FFFFFFUL
#define PMB_PHYWAY_IPDMA3_TBUS_DEBUG_DATAIN1_SHIFT  0
#define PMB_PHYWAY_IPDMA3_TBUS_DEBUG_DATAIN1_SIGNED 0

/* Register PHYWAY_IPDMA3_TBUS_DEBUG_DATA2 (PMR_PHYWAY) */
#define PMB_PHYWAY_IPDMA3_TBUS_DEBUG_DATA2          0x0094
#define ABS_PMB_PHYWAY_IPDMA3_TBUS_DEBUG_DATA2      0x02063094UL

#define PMB_PHYWAY_IPDMA3_TBUS_DEBUG_DATAIN2_MASK   0x00FFFFFFUL
#define PMB_PHYWAY_IPDMA3_TBUS_DEBUG_DATAIN2_SHIFT  0
#define PMB_PHYWAY_IPDMA3_TBUS_DEBUG_DATAIN2_SIGNED 0

/* Register PHYWAY_IPDMA3_TBUS_DEBUG_DATA3 (PMR_PHYWAY) */
#define PMB_PHYWAY_IPDMA3_TBUS_DEBUG_DATA3          0x0098
#define ABS_PMB_PHYWAY_IPDMA3_TBUS_DEBUG_DATA3      0x02063098UL

#define PMB_PHYWAY_IPDMA3_TBUS_DEBUG_DATAIN3_MASK   0x00FFFFFFUL
#define PMB_PHYWAY_IPDMA3_TBUS_DEBUG_DATAIN3_SHIFT  0
#define PMB_PHYWAY_IPDMA3_TBUS_DEBUG_DATAIN3_SIGNED 0

/* Register PHYWAY_IPDMA3_TBUS_DEBUG_VALID (PMR_PHYWAY) */
#define PMB_PHYWAY_IPDMA3_TBUS_DEBUG_VALID           0x009C
#define ABS_PMB_PHYWAY_IPDMA3_TBUS_DEBUG_VALID       0x0206309CUL

#define PMB_PHYWAY_IPDMA3_TBUS_DEBUG_ENABLEIN_MASK   0x00800000UL
#define PMB_PHYWAY_IPDMA3_TBUS_DEBUG_ENABLEIN_SHIFT  23
#define PMB_PHYWAY_IPDMA3_TBUS_DEBUG_ENABLEIN_SIGNED 0

/* Register PHYWAY_OPDMA0_TBUS_CONTROL (PMR_PHYWAY) */
#define PMB_PHYWAY_OPDMA0_TBUS_CONTROL           0x00A0
#define ABS_PMB_PHYWAY_OPDMA0_TBUS_CONTROL       0x020630A0UL

#define PMB_PHYWAY_OPDMA0_TBUS_DEBUG_MODE_MASK   0x00400000UL
#define PMB_PHYWAY_OPDMA0_TBUS_DEBUG_MODE_SHIFT  22
#define PMB_PHYWAY_OPDMA0_TBUS_DEBUG_MODE_SIGNED 0

/* Register PHYWAY_OPDMA0_TBUS_DEBUG_MASK0 (PMR_PHYWAY) */
#define PMB_PHYWAY_OPDMA0_TBUS_DEBUG_MASK0          0x00A8
#define ABS_PMB_PHYWAY_OPDMA0_TBUS_DEBUG_MASK0      0x020630A8UL

#define PMB_PHYWAY_OPDMA0_TBUS_DEBUG_MASKOUT_MASK   0x00000FFFUL
#define PMB_PHYWAY_OPDMA0_TBUS_DEBUG_MASKOUT_SHIFT  0
#define PMB_PHYWAY_OPDMA0_TBUS_DEBUG_MASKOUT_SIGNED 0

#define PMB_PHYWAY_OPDMA0_TBUS_DEBUG_EOP_MASK       0x00800000UL
#define PMB_PHYWAY_OPDMA0_TBUS_DEBUG_EOP_SHIFT      23
#define PMB_PHYWAY_OPDMA0_TBUS_DEBUG_EOP_SIGNED     0

/* Register PHYWAY_OPDMA0_TBUS_DEBUG_DATA0 (PMR_PHYWAY) */
#define PMB_PHYWAY_OPDMA0_TBUS_DEBUG_DATA0           0x00AC
#define ABS_PMB_PHYWAY_OPDMA0_TBUS_DEBUG_DATA0       0x020630ACUL

#define PMB_PHYWAY_OPDMA0_TBUS_DEBUG_DATAOUT0_MASK   0x00FFFFFFUL
#define PMB_PHYWAY_OPDMA0_TBUS_DEBUG_DATAOUT0_SHIFT  0
#define PMB_PHYWAY_OPDMA0_TBUS_DEBUG_DATAOUT0_SIGNED 0

/* Register PHYWAY_OPDMA0_TBUS_DEBUG_DATA1 (PMR_PHYWAY) */
#define PMB_PHYWAY_OPDMA0_TBUS_DEBUG_DATA1           0x00B0
#define ABS_PMB_PHYWAY_OPDMA0_TBUS_DEBUG_DATA1       0x020630B0UL

#define PMB_PHYWAY_OPDMA0_TBUS_DEBUG_DATAOUT1_MASK   0x00FFFFFFUL
#define PMB_PHYWAY_OPDMA0_TBUS_DEBUG_DATAOUT1_SHIFT  0
#define PMB_PHYWAY_OPDMA0_TBUS_DEBUG_DATAOUT1_SIGNED 0

/* Register PHYWAY_OPDMA0_TBUS_DEBUG_DATA2 (PMR_PHYWAY) */
#define PMB_PHYWAY_OPDMA0_TBUS_DEBUG_DATA2           0x00B4
#define ABS_PMB_PHYWAY_OPDMA0_TBUS_DEBUG_DATA2       0x020630B4UL

#define PMB_PHYWAY_OPDMA0_TBUS_DEBUG_DATAOUT2_MASK   0x00FFFFFFUL
#define PMB_PHYWAY_OPDMA0_TBUS_DEBUG_DATAOUT2_SHIFT  0
#define PMB_PHYWAY_OPDMA0_TBUS_DEBUG_DATAOUT2_SIGNED 0

/* Register PHYWAY_OPDMA0_TBUS_DEBUG_DATA3 (PMR_PHYWAY) */
#define PMB_PHYWAY_OPDMA0_TBUS_DEBUG_DATA3           0x00B8
#define ABS_PMB_PHYWAY_OPDMA0_TBUS_DEBUG_DATA3       0x020630B8UL

#define PMB_PHYWAY_OPDMA0_TBUS_DEBUG_DATAOUT3_MASK   0x00FFFFFFUL
#define PMB_PHYWAY_OPDMA0_TBUS_DEBUG_DATAOUT3_SHIFT  0
#define PMB_PHYWAY_OPDMA0_TBUS_DEBUG_DATAOUT3_SIGNED 0

/* Register PHYWAY_OPDMA0_TBUS_DEBUG_VALID (PMR_PHYWAY) */
#define PMB_PHYWAY_OPDMA0_TBUS_DEBUG_VALID           0x00BC
#define ABS_PMB_PHYWAY_OPDMA0_TBUS_DEBUG_VALID       0x020630BCUL

#define PMB_PHYWAY_OPDMA0_TBUS_DEBUG_VALIDOUT_MASK   0x00800000UL
#define PMB_PHYWAY_OPDMA0_TBUS_DEBUG_VALIDOUT_SHIFT  23
#define PMB_PHYWAY_OPDMA0_TBUS_DEBUG_VALIDOUT_SIGNED 0

/* Register PHYWAY_OPDMA1_TBUS_CONTROL (PMR_PHYWAY) */
#define PMB_PHYWAY_OPDMA1_TBUS_CONTROL           0x00C0
#define ABS_PMB_PHYWAY_OPDMA1_TBUS_CONTROL       0x020630C0UL

#define PMB_PHYWAY_OPDMA1_TBUS_DEBUG_MODE_MASK   0x00400000UL
#define PMB_PHYWAY_OPDMA1_TBUS_DEBUG_MODE_SHIFT  22
#define PMB_PHYWAY_OPDMA1_TBUS_DEBUG_MODE_SIGNED 0

/* Register PHYWAY_OPDMA1_TBUS_DEBUG_MASK0 (PMR_PHYWAY) */
#define PMB_PHYWAY_OPDMA1_TBUS_DEBUG_MASK0          0x00C8
#define ABS_PMB_PHYWAY_OPDMA1_TBUS_DEBUG_MASK0      0x020630C8UL

#define PMB_PHYWAY_OPDMA1_TBUS_DEBUG_MASKOUT_MASK   0x00000FFFUL
#define PMB_PHYWAY_OPDMA1_TBUS_DEBUG_MASKOUT_SHIFT  0
#define PMB_PHYWAY_OPDMA1_TBUS_DEBUG_MASKOUT_SIGNED 0

#define PMB_PHYWAY_OPDMA1_TBUS_DEBUG_EOP_MASK       0x00800000UL
#define PMB_PHYWAY_OPDMA1_TBUS_DEBUG_EOP_SHIFT      23
#define PMB_PHYWAY_OPDMA1_TBUS_DEBUG_EOP_SIGNED     0

/* Register PHYWAY_OPDMA1_TBUS_DEBUG_DATA0 (PMR_PHYWAY) */
#define PMB_PHYWAY_OPDMA1_TBUS_DEBUG_DATA0           0x00CC
#define ABS_PMB_PHYWAY_OPDMA1_TBUS_DEBUG_DATA0       0x020630CCUL

#define PMB_PHYWAY_OPDMA1_TBUS_DEBUG_DATAOUT0_MASK   0x00FFFFFFUL
#define PMB_PHYWAY_OPDMA1_TBUS_DEBUG_DATAOUT0_SHIFT  0
#define PMB_PHYWAY_OPDMA1_TBUS_DEBUG_DATAOUT0_SIGNED 0

/* Register PHYWAY_OPDMA1_TBUS_DEBUG_DATA1 (PMR_PHYWAY) */
#define PMB_PHYWAY_OPDMA1_TBUS_DEBUG_DATA1           0x00D0
#define ABS_PMB_PHYWAY_OPDMA1_TBUS_DEBUG_DATA1       0x020630D0UL

#define PMB_PHYWAY_OPDMA1_TBUS_DEBUG_DATAOUT1_MASK   0x00FFFFFFUL
#define PMB_PHYWAY_OPDMA1_TBUS_DEBUG_DATAOUT1_SHIFT  0
#define PMB_PHYWAY_OPDMA1_TBUS_DEBUG_DATAOUT1_SIGNED 0

/* Register PHYWAY_OPDMA1_TBUS_DEBUG_DATA2 (PMR_PHYWAY) */
#define PMB_PHYWAY_OPDMA1_TBUS_DEBUG_DATA2           0x00D4
#define ABS_PMB_PHYWAY_OPDMA1_TBUS_DEBUG_DATA2       0x020630D4UL

#define PMB_PHYWAY_OPDMA1_TBUS_DEBUG_DATAOUT2_MASK   0x00FFFFFFUL
#define PMB_PHYWAY_OPDMA1_TBUS_DEBUG_DATAOUT2_SHIFT  0
#define PMB_PHYWAY_OPDMA1_TBUS_DEBUG_DATAOUT2_SIGNED 0

/* Register PHYWAY_OPDMA1_TBUS_DEBUG_DATA3 (PMR_PHYWAY) */
#define PMB_PHYWAY_OPDMA1_TBUS_DEBUG_DATA3           0x00D8
#define ABS_PMB_PHYWAY_OPDMA1_TBUS_DEBUG_DATA3       0x020630D8UL

#define PMB_PHYWAY_OPDMA1_TBUS_DEBUG_DATAOUT3_MASK   0x00FFFFFFUL
#define PMB_PHYWAY_OPDMA1_TBUS_DEBUG_DATAOUT3_SHIFT  0
#define PMB_PHYWAY_OPDMA1_TBUS_DEBUG_DATAOUT3_SIGNED 0

/* Register PHYWAY_OPDMA1_TBUS_DEBUG_VALID (PMR_PHYWAY) */
#define PMB_PHYWAY_OPDMA1_TBUS_DEBUG_VALID           0x00DC
#define ABS_PMB_PHYWAY_OPDMA1_TBUS_DEBUG_VALID       0x020630DCUL

#define PMB_PHYWAY_OPDMA1_TBUS_DEBUG_VALIDOUT_MASK   0x00800000UL
#define PMB_PHYWAY_OPDMA1_TBUS_DEBUG_VALIDOUT_SHIFT  23
#define PMB_PHYWAY_OPDMA1_TBUS_DEBUG_VALIDOUT_SIGNED 0

/* Register PHYWAY_OPDMA2_TBUS_CONTROL (PMR_PHYWAY) */
#define PMB_PHYWAY_OPDMA2_TBUS_CONTROL           0x00E0
#define ABS_PMB_PHYWAY_OPDMA2_TBUS_CONTROL       0x020630E0UL

#define PMB_PHYWAY_OPDMA2_TBUS_DEBUG_MODE_MASK   0x00400000UL
#define PMB_PHYWAY_OPDMA2_TBUS_DEBUG_MODE_SHIFT  22
#define PMB_PHYWAY_OPDMA2_TBUS_DEBUG_MODE_SIGNED 0

/* Register PHYWAY_OPDMA2_TBUS_DEBUG_MASK0 (PMR_PHYWAY) */
#define PMB_PHYWAY_OPDMA2_TBUS_DEBUG_MASK0          0x00E8
#define ABS_PMB_PHYWAY_OPDMA2_TBUS_DEBUG_MASK0      0x020630E8UL

#define PMB_PHYWAY_OPDMA2_TBUS_DEBUG_MASKOUT_MASK   0x00000FFFUL
#define PMB_PHYWAY_OPDMA2_TBUS_DEBUG_MASKOUT_SHIFT  0
#define PMB_PHYWAY_OPDMA2_TBUS_DEBUG_MASKOUT_SIGNED 0

#define PMB_PHYWAY_OPDMA2_TBUS_DEBUG_EOP_MASK       0x00800000UL
#define PMB_PHYWAY_OPDMA2_TBUS_DEBUG_EOP_SHIFT      23
#define PMB_PHYWAY_OPDMA2_TBUS_DEBUG_EOP_SIGNED     0

/* Register PHYWAY_OPDMA2_TBUS_DEBUG_DATA0 (PMR_PHYWAY) */
#define PMB_PHYWAY_OPDMA2_TBUS_DEBUG_DATA0           0x00EC
#define ABS_PMB_PHYWAY_OPDMA2_TBUS_DEBUG_DATA0       0x020630ECUL

#define PMB_PHYWAY_OPDMA2_TBUS_DEBUG_DATAOUT0_MASK   0x00FFFFFFUL
#define PMB_PHYWAY_OPDMA2_TBUS_DEBUG_DATAOUT0_SHIFT  0
#define PMB_PHYWAY_OPDMA2_TBUS_DEBUG_DATAOUT0_SIGNED 0

/* Register PHYWAY_OPDMA2_TBUS_DEBUG_DATA1 (PMR_PHYWAY) */
#define PMB_PHYWAY_OPDMA2_TBUS_DEBUG_DATA1           0x00F0
#define ABS_PMB_PHYWAY_OPDMA2_TBUS_DEBUG_DATA1       0x020630F0UL

#define PMB_PHYWAY_OPDMA2_TBUS_DEBUG_DATAOUT1_MASK   0x00FFFFFFUL
#define PMB_PHYWAY_OPDMA2_TBUS_DEBUG_DATAOUT1_SHIFT  0
#define PMB_PHYWAY_OPDMA2_TBUS_DEBUG_DATAOUT1_SIGNED 0

/* Register PHYWAY_OPDMA2_TBUS_DEBUG_DATA2 (PMR_PHYWAY) */
#define PMB_PHYWAY_OPDMA2_TBUS_DEBUG_DATA2           0x00F4
#define ABS_PMB_PHYWAY_OPDMA2_TBUS_DEBUG_DATA2       0x020630F4UL

#define PMB_PHYWAY_OPDMA2_TBUS_DEBUG_DATAOUT2_MASK   0x00FFFFFFUL
#define PMB_PHYWAY_OPDMA2_TBUS_DEBUG_DATAOUT2_SHIFT  0
#define PMB_PHYWAY_OPDMA2_TBUS_DEBUG_DATAOUT2_SIGNED 0

/* Register PHYWAY_OPDMA2_TBUS_DEBUG_DATA3 (PMR_PHYWAY) */
#define PMB_PHYWAY_OPDMA2_TBUS_DEBUG_DATA3           0x00F8
#define ABS_PMB_PHYWAY_OPDMA2_TBUS_DEBUG_DATA3       0x020630F8UL

#define PMB_PHYWAY_OPDMA2_TBUS_DEBUG_DATAOUT3_MASK   0x00FFFFFFUL
#define PMB_PHYWAY_OPDMA2_TBUS_DEBUG_DATAOUT3_SHIFT  0
#define PMB_PHYWAY_OPDMA2_TBUS_DEBUG_DATAOUT3_SIGNED 0

/* Register PHYWAY_OPDMA2_TBUS_DEBUG_VALID (PMR_PHYWAY) */
#define PMB_PHYWAY_OPDMA2_TBUS_DEBUG_VALID           0x00FC
#define ABS_PMB_PHYWAY_OPDMA2_TBUS_DEBUG_VALID       0x020630FCUL

#define PMB_PHYWAY_OPDMA2_TBUS_DEBUG_VALIDOUT_MASK   0x00800000UL
#define PMB_PHYWAY_OPDMA2_TBUS_DEBUG_VALIDOUT_SHIFT  23
#define PMB_PHYWAY_OPDMA2_TBUS_DEBUG_VALIDOUT_SIGNED 0

/* Register PHYWAY_OPDMA3_TBUS_CONTROL (PMR_PHYWAY) */
#define PMB_PHYWAY_OPDMA3_TBUS_CONTROL           0x0100
#define ABS_PMB_PHYWAY_OPDMA3_TBUS_CONTROL       0x02063100UL

#define PMB_PHYWAY_OPDMA3_TBUS_DEBUG_MODE_MASK   0x00400000UL
#define PMB_PHYWAY_OPDMA3_TBUS_DEBUG_MODE_SHIFT  22
#define PMB_PHYWAY_OPDMA3_TBUS_DEBUG_MODE_SIGNED 0

/* Register PHYWAY_OPDMA3_TBUS_DEBUG_MASK0 (PMR_PHYWAY) */
#define PMB_PHYWAY_OPDMA3_TBUS_DEBUG_MASK0          0x0108
#define ABS_PMB_PHYWAY_OPDMA3_TBUS_DEBUG_MASK0      0x02063108UL

#define PMB_PHYWAY_OPDMA3_TBUS_DEBUG_MASKOUT_MASK   0x00000FFFUL
#define PMB_PHYWAY_OPDMA3_TBUS_DEBUG_MASKOUT_SHIFT  0
#define PMB_PHYWAY_OPDMA3_TBUS_DEBUG_MASKOUT_SIGNED 0

#define PMB_PHYWAY_OPDMA3_TBUS_DEBUG_EOP_MASK       0x00800000UL
#define PMB_PHYWAY_OPDMA3_TBUS_DEBUG_EOP_SHIFT      23
#define PMB_PHYWAY_OPDMA3_TBUS_DEBUG_EOP_SIGNED     0

/* Register PHYWAY_OPDMA3_TBUS_DEBUG_DATA0 (PMR_PHYWAY) */
#define PMB_PHYWAY_OPDMA3_TBUS_DEBUG_DATA0           0x010C
#define ABS_PMB_PHYWAY_OPDMA3_TBUS_DEBUG_DATA0       0x0206310CUL

#define PMB_PHYWAY_OPDMA3_TBUS_DEBUG_DATAOUT0_MASK   0x00FFFFFFUL
#define PMB_PHYWAY_OPDMA3_TBUS_DEBUG_DATAOUT0_SHIFT  0
#define PMB_PHYWAY_OPDMA3_TBUS_DEBUG_DATAOUT0_SIGNED 0

/* Register PHYWAY_OPDMA3_TBUS_DEBUG_DATA1 (PMR_PHYWAY) */
#define PMB_PHYWAY_OPDMA3_TBUS_DEBUG_DATA1           0x0110
#define ABS_PMB_PHYWAY_OPDMA3_TBUS_DEBUG_DATA1       0x02063110UL

#define PMB_PHYWAY_OPDMA3_TBUS_DEBUG_DATAOUT1_MASK   0x00FFFFFFUL
#define PMB_PHYWAY_OPDMA3_TBUS_DEBUG_DATAOUT1_SHIFT  0
#define PMB_PHYWAY_OPDMA3_TBUS_DEBUG_DATAOUT1_SIGNED 0

/* Register PHYWAY_OPDMA3_TBUS_DEBUG_DATA2 (PMR_PHYWAY) */
#define PMB_PHYWAY_OPDMA3_TBUS_DEBUG_DATA2           0x0114
#define ABS_PMB_PHYWAY_OPDMA3_TBUS_DEBUG_DATA2       0x02063114UL

#define PMB_PHYWAY_OPDMA3_TBUS_DEBUG_DATAOUT2_MASK   0x00FFFFFFUL
#define PMB_PHYWAY_OPDMA3_TBUS_DEBUG_DATAOUT2_SHIFT  0
#define PMB_PHYWAY_OPDMA3_TBUS_DEBUG_DATAOUT2_SIGNED 0

/* Register PHYWAY_OPDMA3_TBUS_DEBUG_DATA3 (PMR_PHYWAY) */
#define PMB_PHYWAY_OPDMA3_TBUS_DEBUG_DATA3           0x0118
#define ABS_PMB_PHYWAY_OPDMA3_TBUS_DEBUG_DATA3       0x02063118UL

#define PMB_PHYWAY_OPDMA3_TBUS_DEBUG_DATAOUT3_MASK   0x00FFFFFFUL
#define PMB_PHYWAY_OPDMA3_TBUS_DEBUG_DATAOUT3_SHIFT  0
#define PMB_PHYWAY_OPDMA3_TBUS_DEBUG_DATAOUT3_SIGNED 0

/* Register PHYWAY_OPDMA3_TBUS_DEBUG_VALID (PMR_PHYWAY) */
#define PMB_PHYWAY_OPDMA3_TBUS_DEBUG_VALID           0x011C
#define ABS_PMB_PHYWAY_OPDMA3_TBUS_DEBUG_VALID       0x0206311CUL

#define PMB_PHYWAY_OPDMA3_TBUS_DEBUG_VALIDOUT_MASK   0x00800000UL
#define PMB_PHYWAY_OPDMA3_TBUS_DEBUG_VALIDOUT_SHIFT  23
#define PMB_PHYWAY_OPDMA3_TBUS_DEBUG_VALIDOUT_SIGNED 0

/* Register UCC_QM_PERIP_CONTROL_0 (PMR_UCC_QM) */
#define PMB_QM_PERIP_CONTROL_0     0x0000
#define ABS_PMB_QM_PERIP_CONTROL_0 0x0207F000UL

#define PMB_QM_RS_QUEUE_ID_MASK    0x000000FFUL
#define PMB_QM_RS_QUEUE_ID_SHIFT   0
#define PMB_QM_RS_QUEUE_ID_SIGNED  0

#define PMB_QM_RS_QUEUE_MASK       0x00800000UL
#define PMB_QM_RS_QUEUE_SHIFT      23
#define PMB_QM_RS_QUEUE_SIGNED     0

/* Register UCC_QM_PERIP_CONTROL_1 (PMR_UCC_QM) */
#define PMB_QM_PERIP_CONTROL_1       0x0004
#define ABS_PMB_QM_PERIP_CONTROL_1   0x0207F004UL

#define PMB_QM_NUM_D32_QUEUES_MASK   0x0000001FUL
#define PMB_QM_NUM_D32_QUEUES_SHIFT  0
#define PMB_QM_NUM_D32_QUEUES_SIGNED 0

/* Register UCC_QM_PERIP_CONTROL_2 (PMR_UCC_QM) */
#define PMB_QM_PERIP_CONTROL_2       0x0008
#define ABS_PMB_QM_PERIP_CONTROL_2   0x0207F008UL

#define PMB_QM_NUM_D16_QUEUES_MASK   0x0000003FUL
#define PMB_QM_NUM_D16_QUEUES_SHIFT  0
#define PMB_QM_NUM_D16_QUEUES_SIGNED 0

/* Register UCC_QM_PERIP_CONTROL_3 (PMR_UCC_QM) */
#define PMB_QM_PERIP_CONTROL_3      0x000C
#define ABS_PMB_QM_PERIP_CONTROL_3  0x0207F00CUL

#define PMB_QM_NUM_D8_QUEUES_MASK   0x0000007FUL
#define PMB_QM_NUM_D8_QUEUES_SHIFT  0
#define PMB_QM_NUM_D8_QUEUES_SIGNED 0

/* Register UCC_QM_PERIP_CONTROL_4 (PMR_UCC_QM) */
#define PMB_QM_PERIP_CONTROL_4      0x0010
#define ABS_PMB_QM_PERIP_CONTROL_4  0x0207F010UL

#define PMB_QM_NUM_D4_QUEUES_MASK   0x000000FFUL
#define PMB_QM_NUM_D4_QUEUES_SHIFT  0
#define PMB_QM_NUM_D4_QUEUES_SIGNED 0

/* Register UCC_QM_PERIP_ERROR_CLEAR (PMR_UCC_QM) */
#define PMB_QM_PERIP_ERROR_CLEAR     0x0014
#define ABS_PMB_QM_PERIP_ERROR_CLEAR 0x0207F014UL

#define PMB_QM_ERR_FLAG_CLR_MASK     0x00800000UL
#define PMB_QM_ERR_FLAG_CLR_SHIFT    23
#define PMB_QM_ERR_FLAG_CLR_SIGNED   0

/* Register UCC_QM_PERIP_ERROR_STATUS (PMR_UCC_QM) */
#define PMB_QM_PERIP_ERROR_STATUS     0x0018
#define ABS_PMB_QM_PERIP_ERROR_STATUS 0x0207F018UL

#define PMB_QM_ERR_QUEUE_ID_MASK      0x000000FFUL
#define PMB_QM_ERR_QUEUE_ID_SHIFT     0
#define PMB_QM_ERR_QUEUE_ID_SIGNED    0

#define PMB_QM_OVERFLOW_MASK          0x00000100UL
#define PMB_QM_OVERFLOW_SHIFT         8
#define PMB_QM_OVERFLOW_SIGNED        0

#define PMB_QM_UNDERFLOW_MASK         0x00000200UL
#define PMB_QM_UNDERFLOW_SHIFT        9
#define PMB_QM_UNDERFLOW_SIGNED       0

/* Register UCC_QM_PERIP_DEBUG_0 (PMR_UCC_QM) */
#define PMB_QM_PERIP_DEBUG_0       0x001C
#define ABS_PMB_QM_PERIP_DEBUG_0   0x0207F01CUL

#define PMB_QM_MON_QUEUE_ID_MASK   0x000000FFUL
#define PMB_QM_MON_QUEUE_ID_SHIFT  0
#define PMB_QM_MON_QUEUE_ID_SIGNED 0

#define PMB_QM_MON_ENABLE_MASK     0x00800000UL
#define PMB_QM_MON_ENABLE_SHIFT    23
#define PMB_QM_MON_ENABLE_SIGNED   0

/* Register UCC_QM_PERIP_DEBUG_1 (PMR_UCC_QM) */
#define PMB_QM_PERIP_DEBUG_1        0x0020
#define ABS_PMB_QM_PERIP_DEBUG_1    0x0207F020UL

#define PMB_QM_MON_MAX_COUNT_MASK   0x0000003FUL
#define PMB_QM_MON_MAX_COUNT_SHIFT  0
#define PMB_QM_MON_MAX_COUNT_SIGNED 0

/* Register UCC_QM_PERIP_DEBUG_2 (PMR_UCC_QM) */
#define PMB_QM_PERIP_DEBUG_2     0x0024
#define ABS_PMB_QM_PERIP_DEBUG_2 0x0207F024UL

#define PMB_QM_MON_COUNT_MASK    0x0000003FUL
#define PMB_QM_MON_COUNT_SHIFT   0
#define PMB_QM_MON_COUNT_SIGNED  0

/* Register UCC_QM_PERIP_DEBUG_3 (PMR_UCC_QM) */
#define PMB_QM_PERIP_DEBUG_3     0x0028
#define ABS_PMB_QM_PERIP_DEBUG_3 0x0207F028UL

#define PMB_QM_MON_RD_PTR_MASK   0x0000001FUL
#define PMB_QM_MON_RD_PTR_SHIFT  0
#define PMB_QM_MON_RD_PTR_SIGNED 0

/* Register UCC_QM_PERIP_DEBUG_4 (PMR_UCC_QM) */
#define PMB_QM_PERIP_DEBUG_4        0x002C
#define ABS_PMB_QM_PERIP_DEBUG_4    0x0207F02CUL

#define PMB_QM_MON_NOT_EMPTY_MASK   0x00800000UL
#define PMB_QM_MON_NOT_EMPTY_SHIFT  23
#define PMB_QM_MON_NOT_EMPTY_SIGNED 0

/* Register UCC_QM_PERIP_DEBUG_5 (PMR_UCC_QM) */
#define PMB_QM_PERIP_DEBUG_5       0x0030
#define ABS_PMB_QM_PERIP_DEBUG_5   0x0207F030UL

#define PMB_QM_MON_NOT_FULL_MASK   0x00800000UL
#define PMB_QM_MON_NOT_FULL_SHIFT  23
#define PMB_QM_MON_NOT_FULL_SIGNED 0

/* Register UCC_QM_PERIP_BUILD_0 (PMR_UCC_QM) */
#define PMB_QM_PERIP_BUILD_0           0x0040
#define ABS_PMB_QM_PERIP_BUILD_0       0x0207F040UL

#define PMB_QM_BUILD_MAX_D32_ID_MASK   0x0000000FUL
#define PMB_QM_BUILD_MAX_D32_ID_SHIFT  0
#define PMB_QM_BUILD_MAX_D32_ID_SIGNED 0

/* Register UCC_QM_PERIP_BUILD_1 (PMR_UCC_QM) */
#define PMB_QM_PERIP_BUILD_1           0x0044
#define ABS_PMB_QM_PERIP_BUILD_1       0x0207F044UL

#define PMB_QM_BUILD_MAX_D16_ID_MASK   0x0000003FUL
#define PMB_QM_BUILD_MAX_D16_ID_SHIFT  0
#define PMB_QM_BUILD_MAX_D16_ID_SIGNED 0

/* Register UCC_QM_PERIP_BUILD_2 (PMR_UCC_QM) */
#define PMB_QM_PERIP_BUILD_2          0x0048
#define ABS_PMB_QM_PERIP_BUILD_2      0x0207F048UL

#define PMB_QM_BUILD_MAX_D8_ID_MASK   0x0000007FUL
#define PMB_QM_BUILD_MAX_D8_ID_SHIFT  0
#define PMB_QM_BUILD_MAX_D8_ID_SIGNED 0

/* Register UCC_QM_PERIP_BUILD_3 (PMR_UCC_QM) */
#define PMB_QM_PERIP_BUILD_3          0x004C
#define ABS_PMB_QM_PERIP_BUILD_3      0x0207F04CUL

#define PMB_QM_BUILD_MAX_D4_ID_MASK   0x000000FFUL
#define PMB_QM_BUILD_MAX_D4_ID_SHIFT  0
#define PMB_QM_BUILD_MAX_D4_ID_SIGNED 0

/* Register UCC_QM_PERIP_BUILD_4 (PMR_UCC_QM) */
#define PMB_QM_PERIP_BUILD_4             0x0050
#define ABS_PMB_QM_PERIP_BUILD_4         0x0207F050UL

#define PMB_QM_BUILD_MAX_QUEUE_ID_MASK   0x000000FFUL
#define PMB_QM_BUILD_MAX_QUEUE_ID_SHIFT  0
#define PMB_QM_BUILD_MAX_QUEUE_ID_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_0 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_0       0x0400
#define ABS_PMB_QM_PERIP_HEAD_0   0x0207F400UL

#define PMB_QM_HEAD_DATA_0_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_0_SHIFT  0
#define PMB_QM_HEAD_DATA_0_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_1 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_1       0x0404
#define ABS_PMB_QM_PERIP_HEAD_1   0x0207F404UL

#define PMB_QM_HEAD_DATA_1_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_1_SHIFT  0
#define PMB_QM_HEAD_DATA_1_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_2 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_2       0x0408
#define ABS_PMB_QM_PERIP_HEAD_2   0x0207F408UL

#define PMB_QM_HEAD_DATA_2_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_2_SHIFT  0
#define PMB_QM_HEAD_DATA_2_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_3 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_3       0x040C
#define ABS_PMB_QM_PERIP_HEAD_3   0x0207F40CUL

#define PMB_QM_HEAD_DATA_3_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_3_SHIFT  0
#define PMB_QM_HEAD_DATA_3_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_4 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_4       0x0410
#define ABS_PMB_QM_PERIP_HEAD_4   0x0207F410UL

#define PMB_QM_HEAD_DATA_4_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_4_SHIFT  0
#define PMB_QM_HEAD_DATA_4_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_5 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_5       0x0414
#define ABS_PMB_QM_PERIP_HEAD_5   0x0207F414UL

#define PMB_QM_HEAD_DATA_5_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_5_SHIFT  0
#define PMB_QM_HEAD_DATA_5_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_6 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_6       0x0418
#define ABS_PMB_QM_PERIP_HEAD_6   0x0207F418UL

#define PMB_QM_HEAD_DATA_6_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_6_SHIFT  0
#define PMB_QM_HEAD_DATA_6_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_7 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_7       0x041C
#define ABS_PMB_QM_PERIP_HEAD_7   0x0207F41CUL

#define PMB_QM_HEAD_DATA_7_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_7_SHIFT  0
#define PMB_QM_HEAD_DATA_7_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_8 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_8       0x0420
#define ABS_PMB_QM_PERIP_HEAD_8   0x0207F420UL

#define PMB_QM_HEAD_DATA_8_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_8_SHIFT  0
#define PMB_QM_HEAD_DATA_8_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_9 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_9       0x0424
#define ABS_PMB_QM_PERIP_HEAD_9   0x0207F424UL

#define PMB_QM_HEAD_DATA_9_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_9_SHIFT  0
#define PMB_QM_HEAD_DATA_9_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_10 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_10       0x0428
#define ABS_PMB_QM_PERIP_HEAD_10   0x0207F428UL

#define PMB_QM_HEAD_DATA_10_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_10_SHIFT  0
#define PMB_QM_HEAD_DATA_10_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_11 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_11       0x042C
#define ABS_PMB_QM_PERIP_HEAD_11   0x0207F42CUL

#define PMB_QM_HEAD_DATA_11_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_11_SHIFT  0
#define PMB_QM_HEAD_DATA_11_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_12 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_12       0x0430
#define ABS_PMB_QM_PERIP_HEAD_12   0x0207F430UL

#define PMB_QM_HEAD_DATA_12_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_12_SHIFT  0
#define PMB_QM_HEAD_DATA_12_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_13 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_13       0x0434
#define ABS_PMB_QM_PERIP_HEAD_13   0x0207F434UL

#define PMB_QM_HEAD_DATA_13_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_13_SHIFT  0
#define PMB_QM_HEAD_DATA_13_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_14 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_14       0x0438
#define ABS_PMB_QM_PERIP_HEAD_14   0x0207F438UL

#define PMB_QM_HEAD_DATA_14_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_14_SHIFT  0
#define PMB_QM_HEAD_DATA_14_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_15 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_15       0x043C
#define ABS_PMB_QM_PERIP_HEAD_15   0x0207F43CUL

#define PMB_QM_HEAD_DATA_15_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_15_SHIFT  0
#define PMB_QM_HEAD_DATA_15_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_16 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_16       0x0440
#define ABS_PMB_QM_PERIP_HEAD_16   0x0207F440UL

#define PMB_QM_HEAD_DATA_16_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_16_SHIFT  0
#define PMB_QM_HEAD_DATA_16_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_17 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_17       0x0444
#define ABS_PMB_QM_PERIP_HEAD_17   0x0207F444UL

#define PMB_QM_HEAD_DATA_17_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_17_SHIFT  0
#define PMB_QM_HEAD_DATA_17_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_18 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_18       0x0448
#define ABS_PMB_QM_PERIP_HEAD_18   0x0207F448UL

#define PMB_QM_HEAD_DATA_18_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_18_SHIFT  0
#define PMB_QM_HEAD_DATA_18_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_19 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_19       0x044C
#define ABS_PMB_QM_PERIP_HEAD_19   0x0207F44CUL

#define PMB_QM_HEAD_DATA_19_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_19_SHIFT  0
#define PMB_QM_HEAD_DATA_19_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_20 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_20       0x0450
#define ABS_PMB_QM_PERIP_HEAD_20   0x0207F450UL

#define PMB_QM_HEAD_DATA_20_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_20_SHIFT  0
#define PMB_QM_HEAD_DATA_20_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_21 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_21       0x0454
#define ABS_PMB_QM_PERIP_HEAD_21   0x0207F454UL

#define PMB_QM_HEAD_DATA_21_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_21_SHIFT  0
#define PMB_QM_HEAD_DATA_21_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_22 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_22       0x0458
#define ABS_PMB_QM_PERIP_HEAD_22   0x0207F458UL

#define PMB_QM_HEAD_DATA_22_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_22_SHIFT  0
#define PMB_QM_HEAD_DATA_22_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_23 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_23       0x045C
#define ABS_PMB_QM_PERIP_HEAD_23   0x0207F45CUL

#define PMB_QM_HEAD_DATA_23_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_23_SHIFT  0
#define PMB_QM_HEAD_DATA_23_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_24 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_24       0x0460
#define ABS_PMB_QM_PERIP_HEAD_24   0x0207F460UL

#define PMB_QM_HEAD_DATA_24_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_24_SHIFT  0
#define PMB_QM_HEAD_DATA_24_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_25 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_25       0x0464
#define ABS_PMB_QM_PERIP_HEAD_25   0x0207F464UL

#define PMB_QM_HEAD_DATA_25_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_25_SHIFT  0
#define PMB_QM_HEAD_DATA_25_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_26 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_26       0x0468
#define ABS_PMB_QM_PERIP_HEAD_26   0x0207F468UL

#define PMB_QM_HEAD_DATA_26_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_26_SHIFT  0
#define PMB_QM_HEAD_DATA_26_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_27 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_27       0x046C
#define ABS_PMB_QM_PERIP_HEAD_27   0x0207F46CUL

#define PMB_QM_HEAD_DATA_27_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_27_SHIFT  0
#define PMB_QM_HEAD_DATA_27_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_28 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_28       0x0470
#define ABS_PMB_QM_PERIP_HEAD_28   0x0207F470UL

#define PMB_QM_HEAD_DATA_28_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_28_SHIFT  0
#define PMB_QM_HEAD_DATA_28_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_29 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_29       0x0474
#define ABS_PMB_QM_PERIP_HEAD_29   0x0207F474UL

#define PMB_QM_HEAD_DATA_29_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_29_SHIFT  0
#define PMB_QM_HEAD_DATA_29_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_30 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_30       0x0478
#define ABS_PMB_QM_PERIP_HEAD_30   0x0207F478UL

#define PMB_QM_HEAD_DATA_30_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_30_SHIFT  0
#define PMB_QM_HEAD_DATA_30_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_31 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_31       0x047C
#define ABS_PMB_QM_PERIP_HEAD_31   0x0207F47CUL

#define PMB_QM_HEAD_DATA_31_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_31_SHIFT  0
#define PMB_QM_HEAD_DATA_31_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_32 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_32       0x0480
#define ABS_PMB_QM_PERIP_HEAD_32   0x0207F480UL

#define PMB_QM_HEAD_DATA_32_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_32_SHIFT  0
#define PMB_QM_HEAD_DATA_32_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_33 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_33       0x0484
#define ABS_PMB_QM_PERIP_HEAD_33   0x0207F484UL

#define PMB_QM_HEAD_DATA_33_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_33_SHIFT  0
#define PMB_QM_HEAD_DATA_33_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_34 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_34       0x0488
#define ABS_PMB_QM_PERIP_HEAD_34   0x0207F488UL

#define PMB_QM_HEAD_DATA_34_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_34_SHIFT  0
#define PMB_QM_HEAD_DATA_34_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_35 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_35       0x048C
#define ABS_PMB_QM_PERIP_HEAD_35   0x0207F48CUL

#define PMB_QM_HEAD_DATA_35_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_35_SHIFT  0
#define PMB_QM_HEAD_DATA_35_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_36 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_36       0x0490
#define ABS_PMB_QM_PERIP_HEAD_36   0x0207F490UL

#define PMB_QM_HEAD_DATA_36_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_36_SHIFT  0
#define PMB_QM_HEAD_DATA_36_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_37 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_37       0x0494
#define ABS_PMB_QM_PERIP_HEAD_37   0x0207F494UL

#define PMB_QM_HEAD_DATA_37_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_37_SHIFT  0
#define PMB_QM_HEAD_DATA_37_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_38 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_38       0x0498
#define ABS_PMB_QM_PERIP_HEAD_38   0x0207F498UL

#define PMB_QM_HEAD_DATA_38_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_38_SHIFT  0
#define PMB_QM_HEAD_DATA_38_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_39 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_39       0x049C
#define ABS_PMB_QM_PERIP_HEAD_39   0x0207F49CUL

#define PMB_QM_HEAD_DATA_39_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_39_SHIFT  0
#define PMB_QM_HEAD_DATA_39_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_40 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_40       0x04A0
#define ABS_PMB_QM_PERIP_HEAD_40   0x0207F4A0UL

#define PMB_QM_HEAD_DATA_40_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_40_SHIFT  0
#define PMB_QM_HEAD_DATA_40_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_41 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_41       0x04A4
#define ABS_PMB_QM_PERIP_HEAD_41   0x0207F4A4UL

#define PMB_QM_HEAD_DATA_41_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_41_SHIFT  0
#define PMB_QM_HEAD_DATA_41_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_42 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_42       0x04A8
#define ABS_PMB_QM_PERIP_HEAD_42   0x0207F4A8UL

#define PMB_QM_HEAD_DATA_42_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_42_SHIFT  0
#define PMB_QM_HEAD_DATA_42_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_43 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_43       0x04AC
#define ABS_PMB_QM_PERIP_HEAD_43   0x0207F4ACUL

#define PMB_QM_HEAD_DATA_43_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_43_SHIFT  0
#define PMB_QM_HEAD_DATA_43_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_44 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_44       0x04B0
#define ABS_PMB_QM_PERIP_HEAD_44   0x0207F4B0UL

#define PMB_QM_HEAD_DATA_44_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_44_SHIFT  0
#define PMB_QM_HEAD_DATA_44_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_45 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_45       0x04B4
#define ABS_PMB_QM_PERIP_HEAD_45   0x0207F4B4UL

#define PMB_QM_HEAD_DATA_45_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_45_SHIFT  0
#define PMB_QM_HEAD_DATA_45_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_46 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_46       0x04B8
#define ABS_PMB_QM_PERIP_HEAD_46   0x0207F4B8UL

#define PMB_QM_HEAD_DATA_46_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_46_SHIFT  0
#define PMB_QM_HEAD_DATA_46_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_47 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_47       0x04BC
#define ABS_PMB_QM_PERIP_HEAD_47   0x0207F4BCUL

#define PMB_QM_HEAD_DATA_47_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_47_SHIFT  0
#define PMB_QM_HEAD_DATA_47_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_48 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_48       0x04C0
#define ABS_PMB_QM_PERIP_HEAD_48   0x0207F4C0UL

#define PMB_QM_HEAD_DATA_48_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_48_SHIFT  0
#define PMB_QM_HEAD_DATA_48_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_49 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_49       0x04C4
#define ABS_PMB_QM_PERIP_HEAD_49   0x0207F4C4UL

#define PMB_QM_HEAD_DATA_49_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_49_SHIFT  0
#define PMB_QM_HEAD_DATA_49_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_50 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_50       0x04C8
#define ABS_PMB_QM_PERIP_HEAD_50   0x0207F4C8UL

#define PMB_QM_HEAD_DATA_50_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_50_SHIFT  0
#define PMB_QM_HEAD_DATA_50_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_51 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_51       0x04CC
#define ABS_PMB_QM_PERIP_HEAD_51   0x0207F4CCUL

#define PMB_QM_HEAD_DATA_51_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_51_SHIFT  0
#define PMB_QM_HEAD_DATA_51_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_52 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_52       0x04D0
#define ABS_PMB_QM_PERIP_HEAD_52   0x0207F4D0UL

#define PMB_QM_HEAD_DATA_52_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_52_SHIFT  0
#define PMB_QM_HEAD_DATA_52_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_53 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_53       0x04D4
#define ABS_PMB_QM_PERIP_HEAD_53   0x0207F4D4UL

#define PMB_QM_HEAD_DATA_53_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_53_SHIFT  0
#define PMB_QM_HEAD_DATA_53_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_54 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_54       0x04D8
#define ABS_PMB_QM_PERIP_HEAD_54   0x0207F4D8UL

#define PMB_QM_HEAD_DATA_54_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_54_SHIFT  0
#define PMB_QM_HEAD_DATA_54_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_55 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_55       0x04DC
#define ABS_PMB_QM_PERIP_HEAD_55   0x0207F4DCUL

#define PMB_QM_HEAD_DATA_55_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_55_SHIFT  0
#define PMB_QM_HEAD_DATA_55_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_56 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_56       0x04E0
#define ABS_PMB_QM_PERIP_HEAD_56   0x0207F4E0UL

#define PMB_QM_HEAD_DATA_56_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_56_SHIFT  0
#define PMB_QM_HEAD_DATA_56_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_57 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_57       0x04E4
#define ABS_PMB_QM_PERIP_HEAD_57   0x0207F4E4UL

#define PMB_QM_HEAD_DATA_57_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_57_SHIFT  0
#define PMB_QM_HEAD_DATA_57_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_58 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_58       0x04E8
#define ABS_PMB_QM_PERIP_HEAD_58   0x0207F4E8UL

#define PMB_QM_HEAD_DATA_58_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_58_SHIFT  0
#define PMB_QM_HEAD_DATA_58_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_59 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_59       0x04EC
#define ABS_PMB_QM_PERIP_HEAD_59   0x0207F4ECUL

#define PMB_QM_HEAD_DATA_59_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_59_SHIFT  0
#define PMB_QM_HEAD_DATA_59_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_60 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_60       0x04F0
#define ABS_PMB_QM_PERIP_HEAD_60   0x0207F4F0UL

#define PMB_QM_HEAD_DATA_60_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_60_SHIFT  0
#define PMB_QM_HEAD_DATA_60_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_61 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_61       0x04F4
#define ABS_PMB_QM_PERIP_HEAD_61   0x0207F4F4UL

#define PMB_QM_HEAD_DATA_61_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_61_SHIFT  0
#define PMB_QM_HEAD_DATA_61_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_62 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_62       0x04F8
#define ABS_PMB_QM_PERIP_HEAD_62   0x0207F4F8UL

#define PMB_QM_HEAD_DATA_62_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_62_SHIFT  0
#define PMB_QM_HEAD_DATA_62_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_63 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_63       0x04FC
#define ABS_PMB_QM_PERIP_HEAD_63   0x0207F4FCUL

#define PMB_QM_HEAD_DATA_63_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_63_SHIFT  0
#define PMB_QM_HEAD_DATA_63_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_64 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_64       0x0500
#define ABS_PMB_QM_PERIP_HEAD_64   0x0207F500UL

#define PMB_QM_HEAD_DATA_64_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_64_SHIFT  0
#define PMB_QM_HEAD_DATA_64_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_65 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_65       0x0504
#define ABS_PMB_QM_PERIP_HEAD_65   0x0207F504UL

#define PMB_QM_HEAD_DATA_65_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_65_SHIFT  0
#define PMB_QM_HEAD_DATA_65_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_66 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_66       0x0508
#define ABS_PMB_QM_PERIP_HEAD_66   0x0207F508UL

#define PMB_QM_HEAD_DATA_66_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_66_SHIFT  0
#define PMB_QM_HEAD_DATA_66_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_67 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_67       0x050C
#define ABS_PMB_QM_PERIP_HEAD_67   0x0207F50CUL

#define PMB_QM_HEAD_DATA_67_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_67_SHIFT  0
#define PMB_QM_HEAD_DATA_67_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_68 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_68       0x0510
#define ABS_PMB_QM_PERIP_HEAD_68   0x0207F510UL

#define PMB_QM_HEAD_DATA_68_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_68_SHIFT  0
#define PMB_QM_HEAD_DATA_68_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_69 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_69       0x0514
#define ABS_PMB_QM_PERIP_HEAD_69   0x0207F514UL

#define PMB_QM_HEAD_DATA_69_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_69_SHIFT  0
#define PMB_QM_HEAD_DATA_69_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_70 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_70       0x0518
#define ABS_PMB_QM_PERIP_HEAD_70   0x0207F518UL

#define PMB_QM_HEAD_DATA_70_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_70_SHIFT  0
#define PMB_QM_HEAD_DATA_70_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_71 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_71       0x051C
#define ABS_PMB_QM_PERIP_HEAD_71   0x0207F51CUL

#define PMB_QM_HEAD_DATA_71_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_71_SHIFT  0
#define PMB_QM_HEAD_DATA_71_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_72 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_72       0x0520
#define ABS_PMB_QM_PERIP_HEAD_72   0x0207F520UL

#define PMB_QM_HEAD_DATA_72_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_72_SHIFT  0
#define PMB_QM_HEAD_DATA_72_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_73 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_73       0x0524
#define ABS_PMB_QM_PERIP_HEAD_73   0x0207F524UL

#define PMB_QM_HEAD_DATA_73_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_73_SHIFT  0
#define PMB_QM_HEAD_DATA_73_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_74 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_74       0x0528
#define ABS_PMB_QM_PERIP_HEAD_74   0x0207F528UL

#define PMB_QM_HEAD_DATA_74_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_74_SHIFT  0
#define PMB_QM_HEAD_DATA_74_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_75 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_75       0x052C
#define ABS_PMB_QM_PERIP_HEAD_75   0x0207F52CUL

#define PMB_QM_HEAD_DATA_75_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_75_SHIFT  0
#define PMB_QM_HEAD_DATA_75_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_76 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_76       0x0530
#define ABS_PMB_QM_PERIP_HEAD_76   0x0207F530UL

#define PMB_QM_HEAD_DATA_76_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_76_SHIFT  0
#define PMB_QM_HEAD_DATA_76_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_77 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_77       0x0534
#define ABS_PMB_QM_PERIP_HEAD_77   0x0207F534UL

#define PMB_QM_HEAD_DATA_77_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_77_SHIFT  0
#define PMB_QM_HEAD_DATA_77_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_78 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_78       0x0538
#define ABS_PMB_QM_PERIP_HEAD_78   0x0207F538UL

#define PMB_QM_HEAD_DATA_78_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_78_SHIFT  0
#define PMB_QM_HEAD_DATA_78_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_79 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_79       0x053C
#define ABS_PMB_QM_PERIP_HEAD_79   0x0207F53CUL

#define PMB_QM_HEAD_DATA_79_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_79_SHIFT  0
#define PMB_QM_HEAD_DATA_79_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_80 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_80       0x0540
#define ABS_PMB_QM_PERIP_HEAD_80   0x0207F540UL

#define PMB_QM_HEAD_DATA_80_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_80_SHIFT  0
#define PMB_QM_HEAD_DATA_80_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_81 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_81       0x0544
#define ABS_PMB_QM_PERIP_HEAD_81   0x0207F544UL

#define PMB_QM_HEAD_DATA_81_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_81_SHIFT  0
#define PMB_QM_HEAD_DATA_81_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_82 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_82       0x0548
#define ABS_PMB_QM_PERIP_HEAD_82   0x0207F548UL

#define PMB_QM_HEAD_DATA_82_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_82_SHIFT  0
#define PMB_QM_HEAD_DATA_82_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_83 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_83       0x054C
#define ABS_PMB_QM_PERIP_HEAD_83   0x0207F54CUL

#define PMB_QM_HEAD_DATA_83_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_83_SHIFT  0
#define PMB_QM_HEAD_DATA_83_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_84 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_84       0x0550
#define ABS_PMB_QM_PERIP_HEAD_84   0x0207F550UL

#define PMB_QM_HEAD_DATA_84_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_84_SHIFT  0
#define PMB_QM_HEAD_DATA_84_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_85 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_85       0x0554
#define ABS_PMB_QM_PERIP_HEAD_85   0x0207F554UL

#define PMB_QM_HEAD_DATA_85_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_85_SHIFT  0
#define PMB_QM_HEAD_DATA_85_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_86 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_86       0x0558
#define ABS_PMB_QM_PERIP_HEAD_86   0x0207F558UL

#define PMB_QM_HEAD_DATA_86_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_86_SHIFT  0
#define PMB_QM_HEAD_DATA_86_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_87 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_87       0x055C
#define ABS_PMB_QM_PERIP_HEAD_87   0x0207F55CUL

#define PMB_QM_HEAD_DATA_87_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_87_SHIFT  0
#define PMB_QM_HEAD_DATA_87_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_88 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_88       0x0560
#define ABS_PMB_QM_PERIP_HEAD_88   0x0207F560UL

#define PMB_QM_HEAD_DATA_88_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_88_SHIFT  0
#define PMB_QM_HEAD_DATA_88_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_89 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_89       0x0564
#define ABS_PMB_QM_PERIP_HEAD_89   0x0207F564UL

#define PMB_QM_HEAD_DATA_89_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_89_SHIFT  0
#define PMB_QM_HEAD_DATA_89_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_90 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_90       0x0568
#define ABS_PMB_QM_PERIP_HEAD_90   0x0207F568UL

#define PMB_QM_HEAD_DATA_90_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_90_SHIFT  0
#define PMB_QM_HEAD_DATA_90_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_91 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_91       0x056C
#define ABS_PMB_QM_PERIP_HEAD_91   0x0207F56CUL

#define PMB_QM_HEAD_DATA_91_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_91_SHIFT  0
#define PMB_QM_HEAD_DATA_91_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_92 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_92       0x0570
#define ABS_PMB_QM_PERIP_HEAD_92   0x0207F570UL

#define PMB_QM_HEAD_DATA_92_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_92_SHIFT  0
#define PMB_QM_HEAD_DATA_92_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_93 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_93       0x0574
#define ABS_PMB_QM_PERIP_HEAD_93   0x0207F574UL

#define PMB_QM_HEAD_DATA_93_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_93_SHIFT  0
#define PMB_QM_HEAD_DATA_93_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_94 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_94       0x0578
#define ABS_PMB_QM_PERIP_HEAD_94   0x0207F578UL

#define PMB_QM_HEAD_DATA_94_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_94_SHIFT  0
#define PMB_QM_HEAD_DATA_94_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_95 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_95       0x057C
#define ABS_PMB_QM_PERIP_HEAD_95   0x0207F57CUL

#define PMB_QM_HEAD_DATA_95_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_95_SHIFT  0
#define PMB_QM_HEAD_DATA_95_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_96 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_96       0x0580
#define ABS_PMB_QM_PERIP_HEAD_96   0x0207F580UL

#define PMB_QM_HEAD_DATA_96_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_96_SHIFT  0
#define PMB_QM_HEAD_DATA_96_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_97 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_97       0x0584
#define ABS_PMB_QM_PERIP_HEAD_97   0x0207F584UL

#define PMB_QM_HEAD_DATA_97_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_97_SHIFT  0
#define PMB_QM_HEAD_DATA_97_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_98 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_98       0x0588
#define ABS_PMB_QM_PERIP_HEAD_98   0x0207F588UL

#define PMB_QM_HEAD_DATA_98_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_98_SHIFT  0
#define PMB_QM_HEAD_DATA_98_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_99 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_99       0x058C
#define ABS_PMB_QM_PERIP_HEAD_99   0x0207F58CUL

#define PMB_QM_HEAD_DATA_99_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_99_SHIFT  0
#define PMB_QM_HEAD_DATA_99_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_100 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_100       0x0590
#define ABS_PMB_QM_PERIP_HEAD_100   0x0207F590UL

#define PMB_QM_HEAD_DATA_100_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_100_SHIFT  0
#define PMB_QM_HEAD_DATA_100_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_101 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_101       0x0594
#define ABS_PMB_QM_PERIP_HEAD_101   0x0207F594UL

#define PMB_QM_HEAD_DATA_101_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_101_SHIFT  0
#define PMB_QM_HEAD_DATA_101_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_102 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_102       0x0598
#define ABS_PMB_QM_PERIP_HEAD_102   0x0207F598UL

#define PMB_QM_HEAD_DATA_102_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_102_SHIFT  0
#define PMB_QM_HEAD_DATA_102_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_103 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_103       0x059C
#define ABS_PMB_QM_PERIP_HEAD_103   0x0207F59CUL

#define PMB_QM_HEAD_DATA_103_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_103_SHIFT  0
#define PMB_QM_HEAD_DATA_103_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_104 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_104       0x05A0
#define ABS_PMB_QM_PERIP_HEAD_104   0x0207F5A0UL

#define PMB_QM_HEAD_DATA_104_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_104_SHIFT  0
#define PMB_QM_HEAD_DATA_104_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_105 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_105       0x05A4
#define ABS_PMB_QM_PERIP_HEAD_105   0x0207F5A4UL

#define PMB_QM_HEAD_DATA_105_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_105_SHIFT  0
#define PMB_QM_HEAD_DATA_105_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_106 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_106       0x05A8
#define ABS_PMB_QM_PERIP_HEAD_106   0x0207F5A8UL

#define PMB_QM_HEAD_DATA_106_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_106_SHIFT  0
#define PMB_QM_HEAD_DATA_106_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_107 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_107       0x05AC
#define ABS_PMB_QM_PERIP_HEAD_107   0x0207F5ACUL

#define PMB_QM_HEAD_DATA_107_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_107_SHIFT  0
#define PMB_QM_HEAD_DATA_107_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_108 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_108       0x05B0
#define ABS_PMB_QM_PERIP_HEAD_108   0x0207F5B0UL

#define PMB_QM_HEAD_DATA_108_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_108_SHIFT  0
#define PMB_QM_HEAD_DATA_108_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_109 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_109       0x05B4
#define ABS_PMB_QM_PERIP_HEAD_109   0x0207F5B4UL

#define PMB_QM_HEAD_DATA_109_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_109_SHIFT  0
#define PMB_QM_HEAD_DATA_109_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_110 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_110       0x05B8
#define ABS_PMB_QM_PERIP_HEAD_110   0x0207F5B8UL

#define PMB_QM_HEAD_DATA_110_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_110_SHIFT  0
#define PMB_QM_HEAD_DATA_110_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_111 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_111       0x05BC
#define ABS_PMB_QM_PERIP_HEAD_111   0x0207F5BCUL

#define PMB_QM_HEAD_DATA_111_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_111_SHIFT  0
#define PMB_QM_HEAD_DATA_111_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_112 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_112       0x05C0
#define ABS_PMB_QM_PERIP_HEAD_112   0x0207F5C0UL

#define PMB_QM_HEAD_DATA_112_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_112_SHIFT  0
#define PMB_QM_HEAD_DATA_112_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_113 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_113       0x05C4
#define ABS_PMB_QM_PERIP_HEAD_113   0x0207F5C4UL

#define PMB_QM_HEAD_DATA_113_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_113_SHIFT  0
#define PMB_QM_HEAD_DATA_113_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_114 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_114       0x05C8
#define ABS_PMB_QM_PERIP_HEAD_114   0x0207F5C8UL

#define PMB_QM_HEAD_DATA_114_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_114_SHIFT  0
#define PMB_QM_HEAD_DATA_114_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_115 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_115       0x05CC
#define ABS_PMB_QM_PERIP_HEAD_115   0x0207F5CCUL

#define PMB_QM_HEAD_DATA_115_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_115_SHIFT  0
#define PMB_QM_HEAD_DATA_115_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_116 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_116       0x05D0
#define ABS_PMB_QM_PERIP_HEAD_116   0x0207F5D0UL

#define PMB_QM_HEAD_DATA_116_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_116_SHIFT  0
#define PMB_QM_HEAD_DATA_116_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_117 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_117       0x05D4
#define ABS_PMB_QM_PERIP_HEAD_117   0x0207F5D4UL

#define PMB_QM_HEAD_DATA_117_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_117_SHIFT  0
#define PMB_QM_HEAD_DATA_117_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_118 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_118       0x05D8
#define ABS_PMB_QM_PERIP_HEAD_118   0x0207F5D8UL

#define PMB_QM_HEAD_DATA_118_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_118_SHIFT  0
#define PMB_QM_HEAD_DATA_118_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_119 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_119       0x05DC
#define ABS_PMB_QM_PERIP_HEAD_119   0x0207F5DCUL

#define PMB_QM_HEAD_DATA_119_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_119_SHIFT  0
#define PMB_QM_HEAD_DATA_119_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_120 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_120       0x05E0
#define ABS_PMB_QM_PERIP_HEAD_120   0x0207F5E0UL

#define PMB_QM_HEAD_DATA_120_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_120_SHIFT  0
#define PMB_QM_HEAD_DATA_120_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_121 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_121       0x05E4
#define ABS_PMB_QM_PERIP_HEAD_121   0x0207F5E4UL

#define PMB_QM_HEAD_DATA_121_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_121_SHIFT  0
#define PMB_QM_HEAD_DATA_121_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_122 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_122       0x05E8
#define ABS_PMB_QM_PERIP_HEAD_122   0x0207F5E8UL

#define PMB_QM_HEAD_DATA_122_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_122_SHIFT  0
#define PMB_QM_HEAD_DATA_122_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_123 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_123       0x05EC
#define ABS_PMB_QM_PERIP_HEAD_123   0x0207F5ECUL

#define PMB_QM_HEAD_DATA_123_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_123_SHIFT  0
#define PMB_QM_HEAD_DATA_123_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_124 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_124       0x05F0
#define ABS_PMB_QM_PERIP_HEAD_124   0x0207F5F0UL

#define PMB_QM_HEAD_DATA_124_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_124_SHIFT  0
#define PMB_QM_HEAD_DATA_124_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_125 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_125       0x05F4
#define ABS_PMB_QM_PERIP_HEAD_125   0x0207F5F4UL

#define PMB_QM_HEAD_DATA_125_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_125_SHIFT  0
#define PMB_QM_HEAD_DATA_125_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_126 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_126       0x05F8
#define ABS_PMB_QM_PERIP_HEAD_126   0x0207F5F8UL

#define PMB_QM_HEAD_DATA_126_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_126_SHIFT  0
#define PMB_QM_HEAD_DATA_126_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_127 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_127       0x05FC
#define ABS_PMB_QM_PERIP_HEAD_127   0x0207F5FCUL

#define PMB_QM_HEAD_DATA_127_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_127_SHIFT  0
#define PMB_QM_HEAD_DATA_127_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_128 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_128       0x0600
#define ABS_PMB_QM_PERIP_HEAD_128   0x0207F600UL

#define PMB_QM_HEAD_DATA_128_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_128_SHIFT  0
#define PMB_QM_HEAD_DATA_128_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_129 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_129       0x0604
#define ABS_PMB_QM_PERIP_HEAD_129   0x0207F604UL

#define PMB_QM_HEAD_DATA_129_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_129_SHIFT  0
#define PMB_QM_HEAD_DATA_129_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_130 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_130       0x0608
#define ABS_PMB_QM_PERIP_HEAD_130   0x0207F608UL

#define PMB_QM_HEAD_DATA_130_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_130_SHIFT  0
#define PMB_QM_HEAD_DATA_130_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_131 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_131       0x060C
#define ABS_PMB_QM_PERIP_HEAD_131   0x0207F60CUL

#define PMB_QM_HEAD_DATA_131_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_131_SHIFT  0
#define PMB_QM_HEAD_DATA_131_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_132 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_132       0x0610
#define ABS_PMB_QM_PERIP_HEAD_132   0x0207F610UL

#define PMB_QM_HEAD_DATA_132_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_132_SHIFT  0
#define PMB_QM_HEAD_DATA_132_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_133 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_133       0x0614
#define ABS_PMB_QM_PERIP_HEAD_133   0x0207F614UL

#define PMB_QM_HEAD_DATA_133_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_133_SHIFT  0
#define PMB_QM_HEAD_DATA_133_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_134 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_134       0x0618
#define ABS_PMB_QM_PERIP_HEAD_134   0x0207F618UL

#define PMB_QM_HEAD_DATA_134_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_134_SHIFT  0
#define PMB_QM_HEAD_DATA_134_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_135 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_135       0x061C
#define ABS_PMB_QM_PERIP_HEAD_135   0x0207F61CUL

#define PMB_QM_HEAD_DATA_135_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_135_SHIFT  0
#define PMB_QM_HEAD_DATA_135_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_136 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_136       0x0620
#define ABS_PMB_QM_PERIP_HEAD_136   0x0207F620UL

#define PMB_QM_HEAD_DATA_136_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_136_SHIFT  0
#define PMB_QM_HEAD_DATA_136_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_137 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_137       0x0624
#define ABS_PMB_QM_PERIP_HEAD_137   0x0207F624UL

#define PMB_QM_HEAD_DATA_137_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_137_SHIFT  0
#define PMB_QM_HEAD_DATA_137_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_138 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_138       0x0628
#define ABS_PMB_QM_PERIP_HEAD_138   0x0207F628UL

#define PMB_QM_HEAD_DATA_138_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_138_SHIFT  0
#define PMB_QM_HEAD_DATA_138_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_139 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_139       0x062C
#define ABS_PMB_QM_PERIP_HEAD_139   0x0207F62CUL

#define PMB_QM_HEAD_DATA_139_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_139_SHIFT  0
#define PMB_QM_HEAD_DATA_139_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_140 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_140       0x0630
#define ABS_PMB_QM_PERIP_HEAD_140   0x0207F630UL

#define PMB_QM_HEAD_DATA_140_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_140_SHIFT  0
#define PMB_QM_HEAD_DATA_140_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_141 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_141       0x0634
#define ABS_PMB_QM_PERIP_HEAD_141   0x0207F634UL

#define PMB_QM_HEAD_DATA_141_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_141_SHIFT  0
#define PMB_QM_HEAD_DATA_141_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_142 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_142       0x0638
#define ABS_PMB_QM_PERIP_HEAD_142   0x0207F638UL

#define PMB_QM_HEAD_DATA_142_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_142_SHIFT  0
#define PMB_QM_HEAD_DATA_142_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_143 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_143       0x063C
#define ABS_PMB_QM_PERIP_HEAD_143   0x0207F63CUL

#define PMB_QM_HEAD_DATA_143_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_143_SHIFT  0
#define PMB_QM_HEAD_DATA_143_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_144 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_144       0x0640
#define ABS_PMB_QM_PERIP_HEAD_144   0x0207F640UL

#define PMB_QM_HEAD_DATA_144_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_144_SHIFT  0
#define PMB_QM_HEAD_DATA_144_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_145 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_145       0x0644
#define ABS_PMB_QM_PERIP_HEAD_145   0x0207F644UL

#define PMB_QM_HEAD_DATA_145_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_145_SHIFT  0
#define PMB_QM_HEAD_DATA_145_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_146 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_146       0x0648
#define ABS_PMB_QM_PERIP_HEAD_146   0x0207F648UL

#define PMB_QM_HEAD_DATA_146_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_146_SHIFT  0
#define PMB_QM_HEAD_DATA_146_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_147 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_147       0x064C
#define ABS_PMB_QM_PERIP_HEAD_147   0x0207F64CUL

#define PMB_QM_HEAD_DATA_147_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_147_SHIFT  0
#define PMB_QM_HEAD_DATA_147_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_148 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_148       0x0650
#define ABS_PMB_QM_PERIP_HEAD_148   0x0207F650UL

#define PMB_QM_HEAD_DATA_148_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_148_SHIFT  0
#define PMB_QM_HEAD_DATA_148_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_149 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_149       0x0654
#define ABS_PMB_QM_PERIP_HEAD_149   0x0207F654UL

#define PMB_QM_HEAD_DATA_149_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_149_SHIFT  0
#define PMB_QM_HEAD_DATA_149_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_150 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_150       0x0658
#define ABS_PMB_QM_PERIP_HEAD_150   0x0207F658UL

#define PMB_QM_HEAD_DATA_150_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_150_SHIFT  0
#define PMB_QM_HEAD_DATA_150_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_151 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_151       0x065C
#define ABS_PMB_QM_PERIP_HEAD_151   0x0207F65CUL

#define PMB_QM_HEAD_DATA_151_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_151_SHIFT  0
#define PMB_QM_HEAD_DATA_151_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_152 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_152       0x0660
#define ABS_PMB_QM_PERIP_HEAD_152   0x0207F660UL

#define PMB_QM_HEAD_DATA_152_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_152_SHIFT  0
#define PMB_QM_HEAD_DATA_152_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_153 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_153       0x0664
#define ABS_PMB_QM_PERIP_HEAD_153   0x0207F664UL

#define PMB_QM_HEAD_DATA_153_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_153_SHIFT  0
#define PMB_QM_HEAD_DATA_153_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_154 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_154       0x0668
#define ABS_PMB_QM_PERIP_HEAD_154   0x0207F668UL

#define PMB_QM_HEAD_DATA_154_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_154_SHIFT  0
#define PMB_QM_HEAD_DATA_154_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_155 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_155       0x066C
#define ABS_PMB_QM_PERIP_HEAD_155   0x0207F66CUL

#define PMB_QM_HEAD_DATA_155_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_155_SHIFT  0
#define PMB_QM_HEAD_DATA_155_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_156 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_156       0x0670
#define ABS_PMB_QM_PERIP_HEAD_156   0x0207F670UL

#define PMB_QM_HEAD_DATA_156_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_156_SHIFT  0
#define PMB_QM_HEAD_DATA_156_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_157 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_157       0x0674
#define ABS_PMB_QM_PERIP_HEAD_157   0x0207F674UL

#define PMB_QM_HEAD_DATA_157_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_157_SHIFT  0
#define PMB_QM_HEAD_DATA_157_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_158 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_158       0x0678
#define ABS_PMB_QM_PERIP_HEAD_158   0x0207F678UL

#define PMB_QM_HEAD_DATA_158_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_158_SHIFT  0
#define PMB_QM_HEAD_DATA_158_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_159 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_159       0x067C
#define ABS_PMB_QM_PERIP_HEAD_159   0x0207F67CUL

#define PMB_QM_HEAD_DATA_159_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_159_SHIFT  0
#define PMB_QM_HEAD_DATA_159_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_160 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_160       0x0680
#define ABS_PMB_QM_PERIP_HEAD_160   0x0207F680UL

#define PMB_QM_HEAD_DATA_160_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_160_SHIFT  0
#define PMB_QM_HEAD_DATA_160_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_161 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_161       0x0684
#define ABS_PMB_QM_PERIP_HEAD_161   0x0207F684UL

#define PMB_QM_HEAD_DATA_161_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_161_SHIFT  0
#define PMB_QM_HEAD_DATA_161_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_162 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_162       0x0688
#define ABS_PMB_QM_PERIP_HEAD_162   0x0207F688UL

#define PMB_QM_HEAD_DATA_162_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_162_SHIFT  0
#define PMB_QM_HEAD_DATA_162_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_163 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_163       0x068C
#define ABS_PMB_QM_PERIP_HEAD_163   0x0207F68CUL

#define PMB_QM_HEAD_DATA_163_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_163_SHIFT  0
#define PMB_QM_HEAD_DATA_163_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_164 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_164       0x0690
#define ABS_PMB_QM_PERIP_HEAD_164   0x0207F690UL

#define PMB_QM_HEAD_DATA_164_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_164_SHIFT  0
#define PMB_QM_HEAD_DATA_164_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_165 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_165       0x0694
#define ABS_PMB_QM_PERIP_HEAD_165   0x0207F694UL

#define PMB_QM_HEAD_DATA_165_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_165_SHIFT  0
#define PMB_QM_HEAD_DATA_165_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_166 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_166       0x0698
#define ABS_PMB_QM_PERIP_HEAD_166   0x0207F698UL

#define PMB_QM_HEAD_DATA_166_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_166_SHIFT  0
#define PMB_QM_HEAD_DATA_166_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_167 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_167       0x069C
#define ABS_PMB_QM_PERIP_HEAD_167   0x0207F69CUL

#define PMB_QM_HEAD_DATA_167_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_167_SHIFT  0
#define PMB_QM_HEAD_DATA_167_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_168 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_168       0x06A0
#define ABS_PMB_QM_PERIP_HEAD_168   0x0207F6A0UL

#define PMB_QM_HEAD_DATA_168_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_168_SHIFT  0
#define PMB_QM_HEAD_DATA_168_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_169 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_169       0x06A4
#define ABS_PMB_QM_PERIP_HEAD_169   0x0207F6A4UL

#define PMB_QM_HEAD_DATA_169_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_169_SHIFT  0
#define PMB_QM_HEAD_DATA_169_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_170 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_170       0x06A8
#define ABS_PMB_QM_PERIP_HEAD_170   0x0207F6A8UL

#define PMB_QM_HEAD_DATA_170_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_170_SHIFT  0
#define PMB_QM_HEAD_DATA_170_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_171 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_171       0x06AC
#define ABS_PMB_QM_PERIP_HEAD_171   0x0207F6ACUL

#define PMB_QM_HEAD_DATA_171_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_171_SHIFT  0
#define PMB_QM_HEAD_DATA_171_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_172 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_172       0x06B0
#define ABS_PMB_QM_PERIP_HEAD_172   0x0207F6B0UL

#define PMB_QM_HEAD_DATA_172_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_172_SHIFT  0
#define PMB_QM_HEAD_DATA_172_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_173 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_173       0x06B4
#define ABS_PMB_QM_PERIP_HEAD_173   0x0207F6B4UL

#define PMB_QM_HEAD_DATA_173_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_173_SHIFT  0
#define PMB_QM_HEAD_DATA_173_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_174 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_174       0x06B8
#define ABS_PMB_QM_PERIP_HEAD_174   0x0207F6B8UL

#define PMB_QM_HEAD_DATA_174_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_174_SHIFT  0
#define PMB_QM_HEAD_DATA_174_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_175 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_175       0x06BC
#define ABS_PMB_QM_PERIP_HEAD_175   0x0207F6BCUL

#define PMB_QM_HEAD_DATA_175_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_175_SHIFT  0
#define PMB_QM_HEAD_DATA_175_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_176 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_176       0x06C0
#define ABS_PMB_QM_PERIP_HEAD_176   0x0207F6C0UL

#define PMB_QM_HEAD_DATA_176_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_176_SHIFT  0
#define PMB_QM_HEAD_DATA_176_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_177 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_177       0x06C4
#define ABS_PMB_QM_PERIP_HEAD_177   0x0207F6C4UL

#define PMB_QM_HEAD_DATA_177_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_177_SHIFT  0
#define PMB_QM_HEAD_DATA_177_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_178 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_178       0x06C8
#define ABS_PMB_QM_PERIP_HEAD_178   0x0207F6C8UL

#define PMB_QM_HEAD_DATA_178_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_178_SHIFT  0
#define PMB_QM_HEAD_DATA_178_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_179 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_179       0x06CC
#define ABS_PMB_QM_PERIP_HEAD_179   0x0207F6CCUL

#define PMB_QM_HEAD_DATA_179_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_179_SHIFT  0
#define PMB_QM_HEAD_DATA_179_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_180 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_180       0x06D0
#define ABS_PMB_QM_PERIP_HEAD_180   0x0207F6D0UL

#define PMB_QM_HEAD_DATA_180_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_180_SHIFT  0
#define PMB_QM_HEAD_DATA_180_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_181 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_181       0x06D4
#define ABS_PMB_QM_PERIP_HEAD_181   0x0207F6D4UL

#define PMB_QM_HEAD_DATA_181_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_181_SHIFT  0
#define PMB_QM_HEAD_DATA_181_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_182 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_182       0x06D8
#define ABS_PMB_QM_PERIP_HEAD_182   0x0207F6D8UL

#define PMB_QM_HEAD_DATA_182_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_182_SHIFT  0
#define PMB_QM_HEAD_DATA_182_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_183 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_183       0x06DC
#define ABS_PMB_QM_PERIP_HEAD_183   0x0207F6DCUL

#define PMB_QM_HEAD_DATA_183_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_183_SHIFT  0
#define PMB_QM_HEAD_DATA_183_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_184 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_184       0x06E0
#define ABS_PMB_QM_PERIP_HEAD_184   0x0207F6E0UL

#define PMB_QM_HEAD_DATA_184_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_184_SHIFT  0
#define PMB_QM_HEAD_DATA_184_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_185 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_185       0x06E4
#define ABS_PMB_QM_PERIP_HEAD_185   0x0207F6E4UL

#define PMB_QM_HEAD_DATA_185_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_185_SHIFT  0
#define PMB_QM_HEAD_DATA_185_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_186 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_186       0x06E8
#define ABS_PMB_QM_PERIP_HEAD_186   0x0207F6E8UL

#define PMB_QM_HEAD_DATA_186_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_186_SHIFT  0
#define PMB_QM_HEAD_DATA_186_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_187 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_187       0x06EC
#define ABS_PMB_QM_PERIP_HEAD_187   0x0207F6ECUL

#define PMB_QM_HEAD_DATA_187_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_187_SHIFT  0
#define PMB_QM_HEAD_DATA_187_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_188 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_188       0x06F0
#define ABS_PMB_QM_PERIP_HEAD_188   0x0207F6F0UL

#define PMB_QM_HEAD_DATA_188_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_188_SHIFT  0
#define PMB_QM_HEAD_DATA_188_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_189 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_189       0x06F4
#define ABS_PMB_QM_PERIP_HEAD_189   0x0207F6F4UL

#define PMB_QM_HEAD_DATA_189_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_189_SHIFT  0
#define PMB_QM_HEAD_DATA_189_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_190 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_190       0x06F8
#define ABS_PMB_QM_PERIP_HEAD_190   0x0207F6F8UL

#define PMB_QM_HEAD_DATA_190_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_190_SHIFT  0
#define PMB_QM_HEAD_DATA_190_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_191 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_191       0x06FC
#define ABS_PMB_QM_PERIP_HEAD_191   0x0207F6FCUL

#define PMB_QM_HEAD_DATA_191_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_191_SHIFT  0
#define PMB_QM_HEAD_DATA_191_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_192 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_192       0x0700
#define ABS_PMB_QM_PERIP_HEAD_192   0x0207F700UL

#define PMB_QM_HEAD_DATA_192_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_192_SHIFT  0
#define PMB_QM_HEAD_DATA_192_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_193 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_193       0x0704
#define ABS_PMB_QM_PERIP_HEAD_193   0x0207F704UL

#define PMB_QM_HEAD_DATA_193_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_193_SHIFT  0
#define PMB_QM_HEAD_DATA_193_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_194 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_194       0x0708
#define ABS_PMB_QM_PERIP_HEAD_194   0x0207F708UL

#define PMB_QM_HEAD_DATA_194_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_194_SHIFT  0
#define PMB_QM_HEAD_DATA_194_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_195 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_195       0x070C
#define ABS_PMB_QM_PERIP_HEAD_195   0x0207F70CUL

#define PMB_QM_HEAD_DATA_195_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_195_SHIFT  0
#define PMB_QM_HEAD_DATA_195_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_196 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_196       0x0710
#define ABS_PMB_QM_PERIP_HEAD_196   0x0207F710UL

#define PMB_QM_HEAD_DATA_196_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_196_SHIFT  0
#define PMB_QM_HEAD_DATA_196_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_197 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_197       0x0714
#define ABS_PMB_QM_PERIP_HEAD_197   0x0207F714UL

#define PMB_QM_HEAD_DATA_197_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_197_SHIFT  0
#define PMB_QM_HEAD_DATA_197_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_198 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_198       0x0718
#define ABS_PMB_QM_PERIP_HEAD_198   0x0207F718UL

#define PMB_QM_HEAD_DATA_198_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_198_SHIFT  0
#define PMB_QM_HEAD_DATA_198_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_199 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_199       0x071C
#define ABS_PMB_QM_PERIP_HEAD_199   0x0207F71CUL

#define PMB_QM_HEAD_DATA_199_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_199_SHIFT  0
#define PMB_QM_HEAD_DATA_199_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_200 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_200       0x0720
#define ABS_PMB_QM_PERIP_HEAD_200   0x0207F720UL

#define PMB_QM_HEAD_DATA_200_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_200_SHIFT  0
#define PMB_QM_HEAD_DATA_200_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_201 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_201       0x0724
#define ABS_PMB_QM_PERIP_HEAD_201   0x0207F724UL

#define PMB_QM_HEAD_DATA_201_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_201_SHIFT  0
#define PMB_QM_HEAD_DATA_201_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_202 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_202       0x0728
#define ABS_PMB_QM_PERIP_HEAD_202   0x0207F728UL

#define PMB_QM_HEAD_DATA_202_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_202_SHIFT  0
#define PMB_QM_HEAD_DATA_202_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_203 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_203       0x072C
#define ABS_PMB_QM_PERIP_HEAD_203   0x0207F72CUL

#define PMB_QM_HEAD_DATA_203_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_203_SHIFT  0
#define PMB_QM_HEAD_DATA_203_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_204 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_204       0x0730
#define ABS_PMB_QM_PERIP_HEAD_204   0x0207F730UL

#define PMB_QM_HEAD_DATA_204_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_204_SHIFT  0
#define PMB_QM_HEAD_DATA_204_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_205 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_205       0x0734
#define ABS_PMB_QM_PERIP_HEAD_205   0x0207F734UL

#define PMB_QM_HEAD_DATA_205_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_205_SHIFT  0
#define PMB_QM_HEAD_DATA_205_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_206 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_206       0x0738
#define ABS_PMB_QM_PERIP_HEAD_206   0x0207F738UL

#define PMB_QM_HEAD_DATA_206_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_206_SHIFT  0
#define PMB_QM_HEAD_DATA_206_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_207 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_207       0x073C
#define ABS_PMB_QM_PERIP_HEAD_207   0x0207F73CUL

#define PMB_QM_HEAD_DATA_207_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_207_SHIFT  0
#define PMB_QM_HEAD_DATA_207_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_208 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_208       0x0740
#define ABS_PMB_QM_PERIP_HEAD_208   0x0207F740UL

#define PMB_QM_HEAD_DATA_208_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_208_SHIFT  0
#define PMB_QM_HEAD_DATA_208_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_209 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_209       0x0744
#define ABS_PMB_QM_PERIP_HEAD_209   0x0207F744UL

#define PMB_QM_HEAD_DATA_209_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_209_SHIFT  0
#define PMB_QM_HEAD_DATA_209_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_210 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_210       0x0748
#define ABS_PMB_QM_PERIP_HEAD_210   0x0207F748UL

#define PMB_QM_HEAD_DATA_210_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_210_SHIFT  0
#define PMB_QM_HEAD_DATA_210_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_211 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_211       0x074C
#define ABS_PMB_QM_PERIP_HEAD_211   0x0207F74CUL

#define PMB_QM_HEAD_DATA_211_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_211_SHIFT  0
#define PMB_QM_HEAD_DATA_211_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_212 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_212       0x0750
#define ABS_PMB_QM_PERIP_HEAD_212   0x0207F750UL

#define PMB_QM_HEAD_DATA_212_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_212_SHIFT  0
#define PMB_QM_HEAD_DATA_212_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_213 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_213       0x0754
#define ABS_PMB_QM_PERIP_HEAD_213   0x0207F754UL

#define PMB_QM_HEAD_DATA_213_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_213_SHIFT  0
#define PMB_QM_HEAD_DATA_213_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_214 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_214       0x0758
#define ABS_PMB_QM_PERIP_HEAD_214   0x0207F758UL

#define PMB_QM_HEAD_DATA_214_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_214_SHIFT  0
#define PMB_QM_HEAD_DATA_214_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_215 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_215       0x075C
#define ABS_PMB_QM_PERIP_HEAD_215   0x0207F75CUL

#define PMB_QM_HEAD_DATA_215_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_215_SHIFT  0
#define PMB_QM_HEAD_DATA_215_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_216 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_216       0x0760
#define ABS_PMB_QM_PERIP_HEAD_216   0x0207F760UL

#define PMB_QM_HEAD_DATA_216_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_216_SHIFT  0
#define PMB_QM_HEAD_DATA_216_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_217 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_217       0x0764
#define ABS_PMB_QM_PERIP_HEAD_217   0x0207F764UL

#define PMB_QM_HEAD_DATA_217_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_217_SHIFT  0
#define PMB_QM_HEAD_DATA_217_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_218 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_218       0x0768
#define ABS_PMB_QM_PERIP_HEAD_218   0x0207F768UL

#define PMB_QM_HEAD_DATA_218_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_218_SHIFT  0
#define PMB_QM_HEAD_DATA_218_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_219 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_219       0x076C
#define ABS_PMB_QM_PERIP_HEAD_219   0x0207F76CUL

#define PMB_QM_HEAD_DATA_219_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_219_SHIFT  0
#define PMB_QM_HEAD_DATA_219_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_220 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_220       0x0770
#define ABS_PMB_QM_PERIP_HEAD_220   0x0207F770UL

#define PMB_QM_HEAD_DATA_220_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_220_SHIFT  0
#define PMB_QM_HEAD_DATA_220_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_221 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_221       0x0774
#define ABS_PMB_QM_PERIP_HEAD_221   0x0207F774UL

#define PMB_QM_HEAD_DATA_221_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_221_SHIFT  0
#define PMB_QM_HEAD_DATA_221_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_222 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_222       0x0778
#define ABS_PMB_QM_PERIP_HEAD_222   0x0207F778UL

#define PMB_QM_HEAD_DATA_222_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_222_SHIFT  0
#define PMB_QM_HEAD_DATA_222_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_223 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_223       0x077C
#define ABS_PMB_QM_PERIP_HEAD_223   0x0207F77CUL

#define PMB_QM_HEAD_DATA_223_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_223_SHIFT  0
#define PMB_QM_HEAD_DATA_223_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_224 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_224       0x0780
#define ABS_PMB_QM_PERIP_HEAD_224   0x0207F780UL

#define PMB_QM_HEAD_DATA_224_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_224_SHIFT  0
#define PMB_QM_HEAD_DATA_224_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_225 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_225       0x0784
#define ABS_PMB_QM_PERIP_HEAD_225   0x0207F784UL

#define PMB_QM_HEAD_DATA_225_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_225_SHIFT  0
#define PMB_QM_HEAD_DATA_225_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_226 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_226       0x0788
#define ABS_PMB_QM_PERIP_HEAD_226   0x0207F788UL

#define PMB_QM_HEAD_DATA_226_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_226_SHIFT  0
#define PMB_QM_HEAD_DATA_226_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_227 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_227       0x078C
#define ABS_PMB_QM_PERIP_HEAD_227   0x0207F78CUL

#define PMB_QM_HEAD_DATA_227_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_227_SHIFT  0
#define PMB_QM_HEAD_DATA_227_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_228 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_228       0x0790
#define ABS_PMB_QM_PERIP_HEAD_228   0x0207F790UL

#define PMB_QM_HEAD_DATA_228_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_228_SHIFT  0
#define PMB_QM_HEAD_DATA_228_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_229 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_229       0x0794
#define ABS_PMB_QM_PERIP_HEAD_229   0x0207F794UL

#define PMB_QM_HEAD_DATA_229_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_229_SHIFT  0
#define PMB_QM_HEAD_DATA_229_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_230 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_230       0x0798
#define ABS_PMB_QM_PERIP_HEAD_230   0x0207F798UL

#define PMB_QM_HEAD_DATA_230_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_230_SHIFT  0
#define PMB_QM_HEAD_DATA_230_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_231 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_231       0x079C
#define ABS_PMB_QM_PERIP_HEAD_231   0x0207F79CUL

#define PMB_QM_HEAD_DATA_231_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_231_SHIFT  0
#define PMB_QM_HEAD_DATA_231_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_232 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_232       0x07A0
#define ABS_PMB_QM_PERIP_HEAD_232   0x0207F7A0UL

#define PMB_QM_HEAD_DATA_232_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_232_SHIFT  0
#define PMB_QM_HEAD_DATA_232_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_233 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_233       0x07A4
#define ABS_PMB_QM_PERIP_HEAD_233   0x0207F7A4UL

#define PMB_QM_HEAD_DATA_233_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_233_SHIFT  0
#define PMB_QM_HEAD_DATA_233_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_234 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_234       0x07A8
#define ABS_PMB_QM_PERIP_HEAD_234   0x0207F7A8UL

#define PMB_QM_HEAD_DATA_234_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_234_SHIFT  0
#define PMB_QM_HEAD_DATA_234_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_235 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_235       0x07AC
#define ABS_PMB_QM_PERIP_HEAD_235   0x0207F7ACUL

#define PMB_QM_HEAD_DATA_235_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_235_SHIFT  0
#define PMB_QM_HEAD_DATA_235_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_236 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_236       0x07B0
#define ABS_PMB_QM_PERIP_HEAD_236   0x0207F7B0UL

#define PMB_QM_HEAD_DATA_236_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_236_SHIFT  0
#define PMB_QM_HEAD_DATA_236_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_237 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_237       0x07B4
#define ABS_PMB_QM_PERIP_HEAD_237   0x0207F7B4UL

#define PMB_QM_HEAD_DATA_237_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_237_SHIFT  0
#define PMB_QM_HEAD_DATA_237_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_238 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_238       0x07B8
#define ABS_PMB_QM_PERIP_HEAD_238   0x0207F7B8UL

#define PMB_QM_HEAD_DATA_238_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_238_SHIFT  0
#define PMB_QM_HEAD_DATA_238_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_239 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_239       0x07BC
#define ABS_PMB_QM_PERIP_HEAD_239   0x0207F7BCUL

#define PMB_QM_HEAD_DATA_239_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_239_SHIFT  0
#define PMB_QM_HEAD_DATA_239_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_240 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_240       0x07C0
#define ABS_PMB_QM_PERIP_HEAD_240   0x0207F7C0UL

#define PMB_QM_HEAD_DATA_240_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_240_SHIFT  0
#define PMB_QM_HEAD_DATA_240_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_241 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_241       0x07C4
#define ABS_PMB_QM_PERIP_HEAD_241   0x0207F7C4UL

#define PMB_QM_HEAD_DATA_241_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_241_SHIFT  0
#define PMB_QM_HEAD_DATA_241_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_242 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_242       0x07C8
#define ABS_PMB_QM_PERIP_HEAD_242   0x0207F7C8UL

#define PMB_QM_HEAD_DATA_242_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_242_SHIFT  0
#define PMB_QM_HEAD_DATA_242_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_243 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_243       0x07CC
#define ABS_PMB_QM_PERIP_HEAD_243   0x0207F7CCUL

#define PMB_QM_HEAD_DATA_243_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_243_SHIFT  0
#define PMB_QM_HEAD_DATA_243_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_244 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_244       0x07D0
#define ABS_PMB_QM_PERIP_HEAD_244   0x0207F7D0UL

#define PMB_QM_HEAD_DATA_244_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_244_SHIFT  0
#define PMB_QM_HEAD_DATA_244_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_245 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_245       0x07D4
#define ABS_PMB_QM_PERIP_HEAD_245   0x0207F7D4UL

#define PMB_QM_HEAD_DATA_245_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_245_SHIFT  0
#define PMB_QM_HEAD_DATA_245_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_246 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_246       0x07D8
#define ABS_PMB_QM_PERIP_HEAD_246   0x0207F7D8UL

#define PMB_QM_HEAD_DATA_246_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_246_SHIFT  0
#define PMB_QM_HEAD_DATA_246_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_247 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_247       0x07DC
#define ABS_PMB_QM_PERIP_HEAD_247   0x0207F7DCUL

#define PMB_QM_HEAD_DATA_247_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_247_SHIFT  0
#define PMB_QM_HEAD_DATA_247_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_248 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_248       0x07E0
#define ABS_PMB_QM_PERIP_HEAD_248   0x0207F7E0UL

#define PMB_QM_HEAD_DATA_248_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_248_SHIFT  0
#define PMB_QM_HEAD_DATA_248_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_249 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_249       0x07E4
#define ABS_PMB_QM_PERIP_HEAD_249   0x0207F7E4UL

#define PMB_QM_HEAD_DATA_249_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_249_SHIFT  0
#define PMB_QM_HEAD_DATA_249_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_250 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_250       0x07E8
#define ABS_PMB_QM_PERIP_HEAD_250   0x0207F7E8UL

#define PMB_QM_HEAD_DATA_250_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_250_SHIFT  0
#define PMB_QM_HEAD_DATA_250_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_251 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_251       0x07EC
#define ABS_PMB_QM_PERIP_HEAD_251   0x0207F7ECUL

#define PMB_QM_HEAD_DATA_251_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_251_SHIFT  0
#define PMB_QM_HEAD_DATA_251_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_252 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_252       0x07F0
#define ABS_PMB_QM_PERIP_HEAD_252   0x0207F7F0UL

#define PMB_QM_HEAD_DATA_252_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_252_SHIFT  0
#define PMB_QM_HEAD_DATA_252_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_253 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_253       0x07F4
#define ABS_PMB_QM_PERIP_HEAD_253   0x0207F7F4UL

#define PMB_QM_HEAD_DATA_253_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_253_SHIFT  0
#define PMB_QM_HEAD_DATA_253_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_254 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_254       0x07F8
#define ABS_PMB_QM_PERIP_HEAD_254   0x0207F7F8UL

#define PMB_QM_HEAD_DATA_254_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_254_SHIFT  0
#define PMB_QM_HEAD_DATA_254_SIGNED 0

/* Register UCC_QM_PERIP_HEAD_255 (PMR_UCC_QM) */
#define PMB_QM_PERIP_HEAD_255       0x07FC
#define ABS_PMB_QM_PERIP_HEAD_255   0x0207F7FCUL

#define PMB_QM_HEAD_DATA_255_MASK   0x00FFFFFFUL
#define PMB_QM_HEAD_DATA_255_SHIFT  0
#define PMB_QM_HEAD_DATA_255_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_0 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_0       0x0800
#define ABS_PMB_QM_PERIP_TAIL_0   0x0207F800UL

#define PMB_QM_TAIL_DATA_0_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_0_SHIFT  0
#define PMB_QM_TAIL_DATA_0_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_1 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_1       0x0804
#define ABS_PMB_QM_PERIP_TAIL_1   0x0207F804UL

#define PMB_QM_TAIL_DATA_1_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_1_SHIFT  0
#define PMB_QM_TAIL_DATA_1_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_2 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_2       0x0808
#define ABS_PMB_QM_PERIP_TAIL_2   0x0207F808UL

#define PMB_QM_TAIL_DATA_2_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_2_SHIFT  0
#define PMB_QM_TAIL_DATA_2_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_3 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_3       0x080C
#define ABS_PMB_QM_PERIP_TAIL_3   0x0207F80CUL

#define PMB_QM_TAIL_DATA_3_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_3_SHIFT  0
#define PMB_QM_TAIL_DATA_3_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_4 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_4       0x0810
#define ABS_PMB_QM_PERIP_TAIL_4   0x0207F810UL

#define PMB_QM_TAIL_DATA_4_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_4_SHIFT  0
#define PMB_QM_TAIL_DATA_4_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_5 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_5       0x0814
#define ABS_PMB_QM_PERIP_TAIL_5   0x0207F814UL

#define PMB_QM_TAIL_DATA_5_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_5_SHIFT  0
#define PMB_QM_TAIL_DATA_5_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_6 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_6       0x0818
#define ABS_PMB_QM_PERIP_TAIL_6   0x0207F818UL

#define PMB_QM_TAIL_DATA_6_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_6_SHIFT  0
#define PMB_QM_TAIL_DATA_6_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_7 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_7       0x081C
#define ABS_PMB_QM_PERIP_TAIL_7   0x0207F81CUL

#define PMB_QM_TAIL_DATA_7_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_7_SHIFT  0
#define PMB_QM_TAIL_DATA_7_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_8 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_8       0x0820
#define ABS_PMB_QM_PERIP_TAIL_8   0x0207F820UL

#define PMB_QM_TAIL_DATA_8_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_8_SHIFT  0
#define PMB_QM_TAIL_DATA_8_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_9 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_9       0x0824
#define ABS_PMB_QM_PERIP_TAIL_9   0x0207F824UL

#define PMB_QM_TAIL_DATA_9_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_9_SHIFT  0
#define PMB_QM_TAIL_DATA_9_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_10 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_10       0x0828
#define ABS_PMB_QM_PERIP_TAIL_10   0x0207F828UL

#define PMB_QM_TAIL_DATA_10_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_10_SHIFT  0
#define PMB_QM_TAIL_DATA_10_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_11 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_11       0x082C
#define ABS_PMB_QM_PERIP_TAIL_11   0x0207F82CUL

#define PMB_QM_TAIL_DATA_11_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_11_SHIFT  0
#define PMB_QM_TAIL_DATA_11_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_12 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_12       0x0830
#define ABS_PMB_QM_PERIP_TAIL_12   0x0207F830UL

#define PMB_QM_TAIL_DATA_12_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_12_SHIFT  0
#define PMB_QM_TAIL_DATA_12_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_13 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_13       0x0834
#define ABS_PMB_QM_PERIP_TAIL_13   0x0207F834UL

#define PMB_QM_TAIL_DATA_13_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_13_SHIFT  0
#define PMB_QM_TAIL_DATA_13_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_14 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_14       0x0838
#define ABS_PMB_QM_PERIP_TAIL_14   0x0207F838UL

#define PMB_QM_TAIL_DATA_14_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_14_SHIFT  0
#define PMB_QM_TAIL_DATA_14_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_15 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_15       0x083C
#define ABS_PMB_QM_PERIP_TAIL_15   0x0207F83CUL

#define PMB_QM_TAIL_DATA_15_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_15_SHIFT  0
#define PMB_QM_TAIL_DATA_15_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_16 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_16       0x0840
#define ABS_PMB_QM_PERIP_TAIL_16   0x0207F840UL

#define PMB_QM_TAIL_DATA_16_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_16_SHIFT  0
#define PMB_QM_TAIL_DATA_16_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_17 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_17       0x0844
#define ABS_PMB_QM_PERIP_TAIL_17   0x0207F844UL

#define PMB_QM_TAIL_DATA_17_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_17_SHIFT  0
#define PMB_QM_TAIL_DATA_17_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_18 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_18       0x0848
#define ABS_PMB_QM_PERIP_TAIL_18   0x0207F848UL

#define PMB_QM_TAIL_DATA_18_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_18_SHIFT  0
#define PMB_QM_TAIL_DATA_18_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_19 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_19       0x084C
#define ABS_PMB_QM_PERIP_TAIL_19   0x0207F84CUL

#define PMB_QM_TAIL_DATA_19_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_19_SHIFT  0
#define PMB_QM_TAIL_DATA_19_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_20 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_20       0x0850
#define ABS_PMB_QM_PERIP_TAIL_20   0x0207F850UL

#define PMB_QM_TAIL_DATA_20_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_20_SHIFT  0
#define PMB_QM_TAIL_DATA_20_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_21 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_21       0x0854
#define ABS_PMB_QM_PERIP_TAIL_21   0x0207F854UL

#define PMB_QM_TAIL_DATA_21_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_21_SHIFT  0
#define PMB_QM_TAIL_DATA_21_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_22 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_22       0x0858
#define ABS_PMB_QM_PERIP_TAIL_22   0x0207F858UL

#define PMB_QM_TAIL_DATA_22_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_22_SHIFT  0
#define PMB_QM_TAIL_DATA_22_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_23 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_23       0x085C
#define ABS_PMB_QM_PERIP_TAIL_23   0x0207F85CUL

#define PMB_QM_TAIL_DATA_23_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_23_SHIFT  0
#define PMB_QM_TAIL_DATA_23_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_24 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_24       0x0860
#define ABS_PMB_QM_PERIP_TAIL_24   0x0207F860UL

#define PMB_QM_TAIL_DATA_24_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_24_SHIFT  0
#define PMB_QM_TAIL_DATA_24_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_25 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_25       0x0864
#define ABS_PMB_QM_PERIP_TAIL_25   0x0207F864UL

#define PMB_QM_TAIL_DATA_25_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_25_SHIFT  0
#define PMB_QM_TAIL_DATA_25_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_26 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_26       0x0868
#define ABS_PMB_QM_PERIP_TAIL_26   0x0207F868UL

#define PMB_QM_TAIL_DATA_26_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_26_SHIFT  0
#define PMB_QM_TAIL_DATA_26_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_27 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_27       0x086C
#define ABS_PMB_QM_PERIP_TAIL_27   0x0207F86CUL

#define PMB_QM_TAIL_DATA_27_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_27_SHIFT  0
#define PMB_QM_TAIL_DATA_27_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_28 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_28       0x0870
#define ABS_PMB_QM_PERIP_TAIL_28   0x0207F870UL

#define PMB_QM_TAIL_DATA_28_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_28_SHIFT  0
#define PMB_QM_TAIL_DATA_28_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_29 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_29       0x0874
#define ABS_PMB_QM_PERIP_TAIL_29   0x0207F874UL

#define PMB_QM_TAIL_DATA_29_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_29_SHIFT  0
#define PMB_QM_TAIL_DATA_29_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_30 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_30       0x0878
#define ABS_PMB_QM_PERIP_TAIL_30   0x0207F878UL

#define PMB_QM_TAIL_DATA_30_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_30_SHIFT  0
#define PMB_QM_TAIL_DATA_30_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_31 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_31       0x087C
#define ABS_PMB_QM_PERIP_TAIL_31   0x0207F87CUL

#define PMB_QM_TAIL_DATA_31_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_31_SHIFT  0
#define PMB_QM_TAIL_DATA_31_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_32 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_32       0x0880
#define ABS_PMB_QM_PERIP_TAIL_32   0x0207F880UL

#define PMB_QM_TAIL_DATA_32_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_32_SHIFT  0
#define PMB_QM_TAIL_DATA_32_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_33 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_33       0x0884
#define ABS_PMB_QM_PERIP_TAIL_33   0x0207F884UL

#define PMB_QM_TAIL_DATA_33_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_33_SHIFT  0
#define PMB_QM_TAIL_DATA_33_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_34 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_34       0x0888
#define ABS_PMB_QM_PERIP_TAIL_34   0x0207F888UL

#define PMB_QM_TAIL_DATA_34_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_34_SHIFT  0
#define PMB_QM_TAIL_DATA_34_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_35 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_35       0x088C
#define ABS_PMB_QM_PERIP_TAIL_35   0x0207F88CUL

#define PMB_QM_TAIL_DATA_35_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_35_SHIFT  0
#define PMB_QM_TAIL_DATA_35_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_36 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_36       0x0890
#define ABS_PMB_QM_PERIP_TAIL_36   0x0207F890UL

#define PMB_QM_TAIL_DATA_36_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_36_SHIFT  0
#define PMB_QM_TAIL_DATA_36_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_37 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_37       0x0894
#define ABS_PMB_QM_PERIP_TAIL_37   0x0207F894UL

#define PMB_QM_TAIL_DATA_37_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_37_SHIFT  0
#define PMB_QM_TAIL_DATA_37_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_38 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_38       0x0898
#define ABS_PMB_QM_PERIP_TAIL_38   0x0207F898UL

#define PMB_QM_TAIL_DATA_38_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_38_SHIFT  0
#define PMB_QM_TAIL_DATA_38_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_39 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_39       0x089C
#define ABS_PMB_QM_PERIP_TAIL_39   0x0207F89CUL

#define PMB_QM_TAIL_DATA_39_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_39_SHIFT  0
#define PMB_QM_TAIL_DATA_39_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_40 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_40       0x08A0
#define ABS_PMB_QM_PERIP_TAIL_40   0x0207F8A0UL

#define PMB_QM_TAIL_DATA_40_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_40_SHIFT  0
#define PMB_QM_TAIL_DATA_40_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_41 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_41       0x08A4
#define ABS_PMB_QM_PERIP_TAIL_41   0x0207F8A4UL

#define PMB_QM_TAIL_DATA_41_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_41_SHIFT  0
#define PMB_QM_TAIL_DATA_41_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_42 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_42       0x08A8
#define ABS_PMB_QM_PERIP_TAIL_42   0x0207F8A8UL

#define PMB_QM_TAIL_DATA_42_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_42_SHIFT  0
#define PMB_QM_TAIL_DATA_42_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_43 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_43       0x08AC
#define ABS_PMB_QM_PERIP_TAIL_43   0x0207F8ACUL

#define PMB_QM_TAIL_DATA_43_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_43_SHIFT  0
#define PMB_QM_TAIL_DATA_43_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_44 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_44       0x08B0
#define ABS_PMB_QM_PERIP_TAIL_44   0x0207F8B0UL

#define PMB_QM_TAIL_DATA_44_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_44_SHIFT  0
#define PMB_QM_TAIL_DATA_44_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_45 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_45       0x08B4
#define ABS_PMB_QM_PERIP_TAIL_45   0x0207F8B4UL

#define PMB_QM_TAIL_DATA_45_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_45_SHIFT  0
#define PMB_QM_TAIL_DATA_45_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_46 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_46       0x08B8
#define ABS_PMB_QM_PERIP_TAIL_46   0x0207F8B8UL

#define PMB_QM_TAIL_DATA_46_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_46_SHIFT  0
#define PMB_QM_TAIL_DATA_46_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_47 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_47       0x08BC
#define ABS_PMB_QM_PERIP_TAIL_47   0x0207F8BCUL

#define PMB_QM_TAIL_DATA_47_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_47_SHIFT  0
#define PMB_QM_TAIL_DATA_47_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_48 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_48       0x08C0
#define ABS_PMB_QM_PERIP_TAIL_48   0x0207F8C0UL

#define PMB_QM_TAIL_DATA_48_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_48_SHIFT  0
#define PMB_QM_TAIL_DATA_48_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_49 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_49       0x08C4
#define ABS_PMB_QM_PERIP_TAIL_49   0x0207F8C4UL

#define PMB_QM_TAIL_DATA_49_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_49_SHIFT  0
#define PMB_QM_TAIL_DATA_49_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_50 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_50       0x08C8
#define ABS_PMB_QM_PERIP_TAIL_50   0x0207F8C8UL

#define PMB_QM_TAIL_DATA_50_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_50_SHIFT  0
#define PMB_QM_TAIL_DATA_50_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_51 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_51       0x08CC
#define ABS_PMB_QM_PERIP_TAIL_51   0x0207F8CCUL

#define PMB_QM_TAIL_DATA_51_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_51_SHIFT  0
#define PMB_QM_TAIL_DATA_51_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_52 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_52       0x08D0
#define ABS_PMB_QM_PERIP_TAIL_52   0x0207F8D0UL

#define PMB_QM_TAIL_DATA_52_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_52_SHIFT  0
#define PMB_QM_TAIL_DATA_52_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_53 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_53       0x08D4
#define ABS_PMB_QM_PERIP_TAIL_53   0x0207F8D4UL

#define PMB_QM_TAIL_DATA_53_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_53_SHIFT  0
#define PMB_QM_TAIL_DATA_53_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_54 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_54       0x08D8
#define ABS_PMB_QM_PERIP_TAIL_54   0x0207F8D8UL

#define PMB_QM_TAIL_DATA_54_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_54_SHIFT  0
#define PMB_QM_TAIL_DATA_54_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_55 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_55       0x08DC
#define ABS_PMB_QM_PERIP_TAIL_55   0x0207F8DCUL

#define PMB_QM_TAIL_DATA_55_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_55_SHIFT  0
#define PMB_QM_TAIL_DATA_55_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_56 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_56       0x08E0
#define ABS_PMB_QM_PERIP_TAIL_56   0x0207F8E0UL

#define PMB_QM_TAIL_DATA_56_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_56_SHIFT  0
#define PMB_QM_TAIL_DATA_56_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_57 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_57       0x08E4
#define ABS_PMB_QM_PERIP_TAIL_57   0x0207F8E4UL

#define PMB_QM_TAIL_DATA_57_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_57_SHIFT  0
#define PMB_QM_TAIL_DATA_57_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_58 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_58       0x08E8
#define ABS_PMB_QM_PERIP_TAIL_58   0x0207F8E8UL

#define PMB_QM_TAIL_DATA_58_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_58_SHIFT  0
#define PMB_QM_TAIL_DATA_58_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_59 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_59       0x08EC
#define ABS_PMB_QM_PERIP_TAIL_59   0x0207F8ECUL

#define PMB_QM_TAIL_DATA_59_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_59_SHIFT  0
#define PMB_QM_TAIL_DATA_59_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_60 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_60       0x08F0
#define ABS_PMB_QM_PERIP_TAIL_60   0x0207F8F0UL

#define PMB_QM_TAIL_DATA_60_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_60_SHIFT  0
#define PMB_QM_TAIL_DATA_60_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_61 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_61       0x08F4
#define ABS_PMB_QM_PERIP_TAIL_61   0x0207F8F4UL

#define PMB_QM_TAIL_DATA_61_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_61_SHIFT  0
#define PMB_QM_TAIL_DATA_61_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_62 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_62       0x08F8
#define ABS_PMB_QM_PERIP_TAIL_62   0x0207F8F8UL

#define PMB_QM_TAIL_DATA_62_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_62_SHIFT  0
#define PMB_QM_TAIL_DATA_62_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_63 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_63       0x08FC
#define ABS_PMB_QM_PERIP_TAIL_63   0x0207F8FCUL

#define PMB_QM_TAIL_DATA_63_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_63_SHIFT  0
#define PMB_QM_TAIL_DATA_63_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_64 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_64       0x0900
#define ABS_PMB_QM_PERIP_TAIL_64   0x0207F900UL

#define PMB_QM_TAIL_DATA_64_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_64_SHIFT  0
#define PMB_QM_TAIL_DATA_64_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_65 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_65       0x0904
#define ABS_PMB_QM_PERIP_TAIL_65   0x0207F904UL

#define PMB_QM_TAIL_DATA_65_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_65_SHIFT  0
#define PMB_QM_TAIL_DATA_65_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_66 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_66       0x0908
#define ABS_PMB_QM_PERIP_TAIL_66   0x0207F908UL

#define PMB_QM_TAIL_DATA_66_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_66_SHIFT  0
#define PMB_QM_TAIL_DATA_66_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_67 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_67       0x090C
#define ABS_PMB_QM_PERIP_TAIL_67   0x0207F90CUL

#define PMB_QM_TAIL_DATA_67_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_67_SHIFT  0
#define PMB_QM_TAIL_DATA_67_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_68 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_68       0x0910
#define ABS_PMB_QM_PERIP_TAIL_68   0x0207F910UL

#define PMB_QM_TAIL_DATA_68_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_68_SHIFT  0
#define PMB_QM_TAIL_DATA_68_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_69 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_69       0x0914
#define ABS_PMB_QM_PERIP_TAIL_69   0x0207F914UL

#define PMB_QM_TAIL_DATA_69_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_69_SHIFT  0
#define PMB_QM_TAIL_DATA_69_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_70 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_70       0x0918
#define ABS_PMB_QM_PERIP_TAIL_70   0x0207F918UL

#define PMB_QM_TAIL_DATA_70_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_70_SHIFT  0
#define PMB_QM_TAIL_DATA_70_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_71 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_71       0x091C
#define ABS_PMB_QM_PERIP_TAIL_71   0x0207F91CUL

#define PMB_QM_TAIL_DATA_71_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_71_SHIFT  0
#define PMB_QM_TAIL_DATA_71_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_72 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_72       0x0920
#define ABS_PMB_QM_PERIP_TAIL_72   0x0207F920UL

#define PMB_QM_TAIL_DATA_72_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_72_SHIFT  0
#define PMB_QM_TAIL_DATA_72_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_73 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_73       0x0924
#define ABS_PMB_QM_PERIP_TAIL_73   0x0207F924UL

#define PMB_QM_TAIL_DATA_73_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_73_SHIFT  0
#define PMB_QM_TAIL_DATA_73_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_74 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_74       0x0928
#define ABS_PMB_QM_PERIP_TAIL_74   0x0207F928UL

#define PMB_QM_TAIL_DATA_74_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_74_SHIFT  0
#define PMB_QM_TAIL_DATA_74_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_75 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_75       0x092C
#define ABS_PMB_QM_PERIP_TAIL_75   0x0207F92CUL

#define PMB_QM_TAIL_DATA_75_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_75_SHIFT  0
#define PMB_QM_TAIL_DATA_75_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_76 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_76       0x0930
#define ABS_PMB_QM_PERIP_TAIL_76   0x0207F930UL

#define PMB_QM_TAIL_DATA_76_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_76_SHIFT  0
#define PMB_QM_TAIL_DATA_76_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_77 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_77       0x0934
#define ABS_PMB_QM_PERIP_TAIL_77   0x0207F934UL

#define PMB_QM_TAIL_DATA_77_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_77_SHIFT  0
#define PMB_QM_TAIL_DATA_77_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_78 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_78       0x0938
#define ABS_PMB_QM_PERIP_TAIL_78   0x0207F938UL

#define PMB_QM_TAIL_DATA_78_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_78_SHIFT  0
#define PMB_QM_TAIL_DATA_78_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_79 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_79       0x093C
#define ABS_PMB_QM_PERIP_TAIL_79   0x0207F93CUL

#define PMB_QM_TAIL_DATA_79_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_79_SHIFT  0
#define PMB_QM_TAIL_DATA_79_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_80 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_80       0x0940
#define ABS_PMB_QM_PERIP_TAIL_80   0x0207F940UL

#define PMB_QM_TAIL_DATA_80_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_80_SHIFT  0
#define PMB_QM_TAIL_DATA_80_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_81 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_81       0x0944
#define ABS_PMB_QM_PERIP_TAIL_81   0x0207F944UL

#define PMB_QM_TAIL_DATA_81_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_81_SHIFT  0
#define PMB_QM_TAIL_DATA_81_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_82 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_82       0x0948
#define ABS_PMB_QM_PERIP_TAIL_82   0x0207F948UL

#define PMB_QM_TAIL_DATA_82_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_82_SHIFT  0
#define PMB_QM_TAIL_DATA_82_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_83 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_83       0x094C
#define ABS_PMB_QM_PERIP_TAIL_83   0x0207F94CUL

#define PMB_QM_TAIL_DATA_83_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_83_SHIFT  0
#define PMB_QM_TAIL_DATA_83_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_84 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_84       0x0950
#define ABS_PMB_QM_PERIP_TAIL_84   0x0207F950UL

#define PMB_QM_TAIL_DATA_84_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_84_SHIFT  0
#define PMB_QM_TAIL_DATA_84_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_85 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_85       0x0954
#define ABS_PMB_QM_PERIP_TAIL_85   0x0207F954UL

#define PMB_QM_TAIL_DATA_85_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_85_SHIFT  0
#define PMB_QM_TAIL_DATA_85_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_86 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_86       0x0958
#define ABS_PMB_QM_PERIP_TAIL_86   0x0207F958UL

#define PMB_QM_TAIL_DATA_86_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_86_SHIFT  0
#define PMB_QM_TAIL_DATA_86_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_87 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_87       0x095C
#define ABS_PMB_QM_PERIP_TAIL_87   0x0207F95CUL

#define PMB_QM_TAIL_DATA_87_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_87_SHIFT  0
#define PMB_QM_TAIL_DATA_87_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_88 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_88       0x0960
#define ABS_PMB_QM_PERIP_TAIL_88   0x0207F960UL

#define PMB_QM_TAIL_DATA_88_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_88_SHIFT  0
#define PMB_QM_TAIL_DATA_88_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_89 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_89       0x0964
#define ABS_PMB_QM_PERIP_TAIL_89   0x0207F964UL

#define PMB_QM_TAIL_DATA_89_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_89_SHIFT  0
#define PMB_QM_TAIL_DATA_89_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_90 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_90       0x0968
#define ABS_PMB_QM_PERIP_TAIL_90   0x0207F968UL

#define PMB_QM_TAIL_DATA_90_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_90_SHIFT  0
#define PMB_QM_TAIL_DATA_90_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_91 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_91       0x096C
#define ABS_PMB_QM_PERIP_TAIL_91   0x0207F96CUL

#define PMB_QM_TAIL_DATA_91_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_91_SHIFT  0
#define PMB_QM_TAIL_DATA_91_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_92 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_92       0x0970
#define ABS_PMB_QM_PERIP_TAIL_92   0x0207F970UL

#define PMB_QM_TAIL_DATA_92_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_92_SHIFT  0
#define PMB_QM_TAIL_DATA_92_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_93 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_93       0x0974
#define ABS_PMB_QM_PERIP_TAIL_93   0x0207F974UL

#define PMB_QM_TAIL_DATA_93_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_93_SHIFT  0
#define PMB_QM_TAIL_DATA_93_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_94 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_94       0x0978
#define ABS_PMB_QM_PERIP_TAIL_94   0x0207F978UL

#define PMB_QM_TAIL_DATA_94_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_94_SHIFT  0
#define PMB_QM_TAIL_DATA_94_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_95 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_95       0x097C
#define ABS_PMB_QM_PERIP_TAIL_95   0x0207F97CUL

#define PMB_QM_TAIL_DATA_95_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_95_SHIFT  0
#define PMB_QM_TAIL_DATA_95_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_96 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_96       0x0980
#define ABS_PMB_QM_PERIP_TAIL_96   0x0207F980UL

#define PMB_QM_TAIL_DATA_96_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_96_SHIFT  0
#define PMB_QM_TAIL_DATA_96_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_97 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_97       0x0984
#define ABS_PMB_QM_PERIP_TAIL_97   0x0207F984UL

#define PMB_QM_TAIL_DATA_97_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_97_SHIFT  0
#define PMB_QM_TAIL_DATA_97_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_98 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_98       0x0988
#define ABS_PMB_QM_PERIP_TAIL_98   0x0207F988UL

#define PMB_QM_TAIL_DATA_98_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_98_SHIFT  0
#define PMB_QM_TAIL_DATA_98_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_99 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_99       0x098C
#define ABS_PMB_QM_PERIP_TAIL_99   0x0207F98CUL

#define PMB_QM_TAIL_DATA_99_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_99_SHIFT  0
#define PMB_QM_TAIL_DATA_99_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_100 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_100       0x0990
#define ABS_PMB_QM_PERIP_TAIL_100   0x0207F990UL

#define PMB_QM_TAIL_DATA_100_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_100_SHIFT  0
#define PMB_QM_TAIL_DATA_100_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_101 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_101       0x0994
#define ABS_PMB_QM_PERIP_TAIL_101   0x0207F994UL

#define PMB_QM_TAIL_DATA_101_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_101_SHIFT  0
#define PMB_QM_TAIL_DATA_101_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_102 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_102       0x0998
#define ABS_PMB_QM_PERIP_TAIL_102   0x0207F998UL

#define PMB_QM_TAIL_DATA_102_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_102_SHIFT  0
#define PMB_QM_TAIL_DATA_102_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_103 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_103       0x099C
#define ABS_PMB_QM_PERIP_TAIL_103   0x0207F99CUL

#define PMB_QM_TAIL_DATA_103_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_103_SHIFT  0
#define PMB_QM_TAIL_DATA_103_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_104 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_104       0x09A0
#define ABS_PMB_QM_PERIP_TAIL_104   0x0207F9A0UL

#define PMB_QM_TAIL_DATA_104_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_104_SHIFT  0
#define PMB_QM_TAIL_DATA_104_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_105 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_105       0x09A4
#define ABS_PMB_QM_PERIP_TAIL_105   0x0207F9A4UL

#define PMB_QM_TAIL_DATA_105_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_105_SHIFT  0
#define PMB_QM_TAIL_DATA_105_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_106 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_106       0x09A8
#define ABS_PMB_QM_PERIP_TAIL_106   0x0207F9A8UL

#define PMB_QM_TAIL_DATA_106_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_106_SHIFT  0
#define PMB_QM_TAIL_DATA_106_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_107 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_107       0x09AC
#define ABS_PMB_QM_PERIP_TAIL_107   0x0207F9ACUL

#define PMB_QM_TAIL_DATA_107_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_107_SHIFT  0
#define PMB_QM_TAIL_DATA_107_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_108 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_108       0x09B0
#define ABS_PMB_QM_PERIP_TAIL_108   0x0207F9B0UL

#define PMB_QM_TAIL_DATA_108_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_108_SHIFT  0
#define PMB_QM_TAIL_DATA_108_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_109 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_109       0x09B4
#define ABS_PMB_QM_PERIP_TAIL_109   0x0207F9B4UL

#define PMB_QM_TAIL_DATA_109_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_109_SHIFT  0
#define PMB_QM_TAIL_DATA_109_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_110 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_110       0x09B8
#define ABS_PMB_QM_PERIP_TAIL_110   0x0207F9B8UL

#define PMB_QM_TAIL_DATA_110_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_110_SHIFT  0
#define PMB_QM_TAIL_DATA_110_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_111 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_111       0x09BC
#define ABS_PMB_QM_PERIP_TAIL_111   0x0207F9BCUL

#define PMB_QM_TAIL_DATA_111_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_111_SHIFT  0
#define PMB_QM_TAIL_DATA_111_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_112 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_112       0x09C0
#define ABS_PMB_QM_PERIP_TAIL_112   0x0207F9C0UL

#define PMB_QM_TAIL_DATA_112_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_112_SHIFT  0
#define PMB_QM_TAIL_DATA_112_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_113 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_113       0x09C4
#define ABS_PMB_QM_PERIP_TAIL_113   0x0207F9C4UL

#define PMB_QM_TAIL_DATA_113_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_113_SHIFT  0
#define PMB_QM_TAIL_DATA_113_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_114 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_114       0x09C8
#define ABS_PMB_QM_PERIP_TAIL_114   0x0207F9C8UL

#define PMB_QM_TAIL_DATA_114_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_114_SHIFT  0
#define PMB_QM_TAIL_DATA_114_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_115 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_115       0x09CC
#define ABS_PMB_QM_PERIP_TAIL_115   0x0207F9CCUL

#define PMB_QM_TAIL_DATA_115_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_115_SHIFT  0
#define PMB_QM_TAIL_DATA_115_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_116 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_116       0x09D0
#define ABS_PMB_QM_PERIP_TAIL_116   0x0207F9D0UL

#define PMB_QM_TAIL_DATA_116_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_116_SHIFT  0
#define PMB_QM_TAIL_DATA_116_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_117 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_117       0x09D4
#define ABS_PMB_QM_PERIP_TAIL_117   0x0207F9D4UL

#define PMB_QM_TAIL_DATA_117_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_117_SHIFT  0
#define PMB_QM_TAIL_DATA_117_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_118 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_118       0x09D8
#define ABS_PMB_QM_PERIP_TAIL_118   0x0207F9D8UL

#define PMB_QM_TAIL_DATA_118_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_118_SHIFT  0
#define PMB_QM_TAIL_DATA_118_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_119 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_119       0x09DC
#define ABS_PMB_QM_PERIP_TAIL_119   0x0207F9DCUL

#define PMB_QM_TAIL_DATA_119_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_119_SHIFT  0
#define PMB_QM_TAIL_DATA_119_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_120 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_120       0x09E0
#define ABS_PMB_QM_PERIP_TAIL_120   0x0207F9E0UL

#define PMB_QM_TAIL_DATA_120_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_120_SHIFT  0
#define PMB_QM_TAIL_DATA_120_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_121 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_121       0x09E4
#define ABS_PMB_QM_PERIP_TAIL_121   0x0207F9E4UL

#define PMB_QM_TAIL_DATA_121_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_121_SHIFT  0
#define PMB_QM_TAIL_DATA_121_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_122 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_122       0x09E8
#define ABS_PMB_QM_PERIP_TAIL_122   0x0207F9E8UL

#define PMB_QM_TAIL_DATA_122_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_122_SHIFT  0
#define PMB_QM_TAIL_DATA_122_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_123 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_123       0x09EC
#define ABS_PMB_QM_PERIP_TAIL_123   0x0207F9ECUL

#define PMB_QM_TAIL_DATA_123_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_123_SHIFT  0
#define PMB_QM_TAIL_DATA_123_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_124 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_124       0x09F0
#define ABS_PMB_QM_PERIP_TAIL_124   0x0207F9F0UL

#define PMB_QM_TAIL_DATA_124_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_124_SHIFT  0
#define PMB_QM_TAIL_DATA_124_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_125 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_125       0x09F4
#define ABS_PMB_QM_PERIP_TAIL_125   0x0207F9F4UL

#define PMB_QM_TAIL_DATA_125_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_125_SHIFT  0
#define PMB_QM_TAIL_DATA_125_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_126 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_126       0x09F8
#define ABS_PMB_QM_PERIP_TAIL_126   0x0207F9F8UL

#define PMB_QM_TAIL_DATA_126_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_126_SHIFT  0
#define PMB_QM_TAIL_DATA_126_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_127 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_127       0x09FC
#define ABS_PMB_QM_PERIP_TAIL_127   0x0207F9FCUL

#define PMB_QM_TAIL_DATA_127_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_127_SHIFT  0
#define PMB_QM_TAIL_DATA_127_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_128 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_128       0x0A00
#define ABS_PMB_QM_PERIP_TAIL_128   0x0207FA00UL

#define PMB_QM_TAIL_DATA_128_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_128_SHIFT  0
#define PMB_QM_TAIL_DATA_128_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_129 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_129       0x0A04
#define ABS_PMB_QM_PERIP_TAIL_129   0x0207FA04UL

#define PMB_QM_TAIL_DATA_129_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_129_SHIFT  0
#define PMB_QM_TAIL_DATA_129_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_130 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_130       0x0A08
#define ABS_PMB_QM_PERIP_TAIL_130   0x0207FA08UL

#define PMB_QM_TAIL_DATA_130_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_130_SHIFT  0
#define PMB_QM_TAIL_DATA_130_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_131 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_131       0x0A0C
#define ABS_PMB_QM_PERIP_TAIL_131   0x0207FA0CUL

#define PMB_QM_TAIL_DATA_131_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_131_SHIFT  0
#define PMB_QM_TAIL_DATA_131_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_132 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_132       0x0A10
#define ABS_PMB_QM_PERIP_TAIL_132   0x0207FA10UL

#define PMB_QM_TAIL_DATA_132_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_132_SHIFT  0
#define PMB_QM_TAIL_DATA_132_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_133 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_133       0x0A14
#define ABS_PMB_QM_PERIP_TAIL_133   0x0207FA14UL

#define PMB_QM_TAIL_DATA_133_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_133_SHIFT  0
#define PMB_QM_TAIL_DATA_133_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_134 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_134       0x0A18
#define ABS_PMB_QM_PERIP_TAIL_134   0x0207FA18UL

#define PMB_QM_TAIL_DATA_134_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_134_SHIFT  0
#define PMB_QM_TAIL_DATA_134_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_135 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_135       0x0A1C
#define ABS_PMB_QM_PERIP_TAIL_135   0x0207FA1CUL

#define PMB_QM_TAIL_DATA_135_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_135_SHIFT  0
#define PMB_QM_TAIL_DATA_135_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_136 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_136       0x0A20
#define ABS_PMB_QM_PERIP_TAIL_136   0x0207FA20UL

#define PMB_QM_TAIL_DATA_136_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_136_SHIFT  0
#define PMB_QM_TAIL_DATA_136_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_137 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_137       0x0A24
#define ABS_PMB_QM_PERIP_TAIL_137   0x0207FA24UL

#define PMB_QM_TAIL_DATA_137_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_137_SHIFT  0
#define PMB_QM_TAIL_DATA_137_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_138 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_138       0x0A28
#define ABS_PMB_QM_PERIP_TAIL_138   0x0207FA28UL

#define PMB_QM_TAIL_DATA_138_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_138_SHIFT  0
#define PMB_QM_TAIL_DATA_138_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_139 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_139       0x0A2C
#define ABS_PMB_QM_PERIP_TAIL_139   0x0207FA2CUL

#define PMB_QM_TAIL_DATA_139_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_139_SHIFT  0
#define PMB_QM_TAIL_DATA_139_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_140 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_140       0x0A30
#define ABS_PMB_QM_PERIP_TAIL_140   0x0207FA30UL

#define PMB_QM_TAIL_DATA_140_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_140_SHIFT  0
#define PMB_QM_TAIL_DATA_140_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_141 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_141       0x0A34
#define ABS_PMB_QM_PERIP_TAIL_141   0x0207FA34UL

#define PMB_QM_TAIL_DATA_141_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_141_SHIFT  0
#define PMB_QM_TAIL_DATA_141_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_142 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_142       0x0A38
#define ABS_PMB_QM_PERIP_TAIL_142   0x0207FA38UL

#define PMB_QM_TAIL_DATA_142_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_142_SHIFT  0
#define PMB_QM_TAIL_DATA_142_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_143 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_143       0x0A3C
#define ABS_PMB_QM_PERIP_TAIL_143   0x0207FA3CUL

#define PMB_QM_TAIL_DATA_143_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_143_SHIFT  0
#define PMB_QM_TAIL_DATA_143_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_144 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_144       0x0A40
#define ABS_PMB_QM_PERIP_TAIL_144   0x0207FA40UL

#define PMB_QM_TAIL_DATA_144_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_144_SHIFT  0
#define PMB_QM_TAIL_DATA_144_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_145 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_145       0x0A44
#define ABS_PMB_QM_PERIP_TAIL_145   0x0207FA44UL

#define PMB_QM_TAIL_DATA_145_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_145_SHIFT  0
#define PMB_QM_TAIL_DATA_145_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_146 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_146       0x0A48
#define ABS_PMB_QM_PERIP_TAIL_146   0x0207FA48UL

#define PMB_QM_TAIL_DATA_146_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_146_SHIFT  0
#define PMB_QM_TAIL_DATA_146_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_147 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_147       0x0A4C
#define ABS_PMB_QM_PERIP_TAIL_147   0x0207FA4CUL

#define PMB_QM_TAIL_DATA_147_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_147_SHIFT  0
#define PMB_QM_TAIL_DATA_147_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_148 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_148       0x0A50
#define ABS_PMB_QM_PERIP_TAIL_148   0x0207FA50UL

#define PMB_QM_TAIL_DATA_148_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_148_SHIFT  0
#define PMB_QM_TAIL_DATA_148_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_149 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_149       0x0A54
#define ABS_PMB_QM_PERIP_TAIL_149   0x0207FA54UL

#define PMB_QM_TAIL_DATA_149_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_149_SHIFT  0
#define PMB_QM_TAIL_DATA_149_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_150 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_150       0x0A58
#define ABS_PMB_QM_PERIP_TAIL_150   0x0207FA58UL

#define PMB_QM_TAIL_DATA_150_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_150_SHIFT  0
#define PMB_QM_TAIL_DATA_150_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_151 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_151       0x0A5C
#define ABS_PMB_QM_PERIP_TAIL_151   0x0207FA5CUL

#define PMB_QM_TAIL_DATA_151_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_151_SHIFT  0
#define PMB_QM_TAIL_DATA_151_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_152 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_152       0x0A60
#define ABS_PMB_QM_PERIP_TAIL_152   0x0207FA60UL

#define PMB_QM_TAIL_DATA_152_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_152_SHIFT  0
#define PMB_QM_TAIL_DATA_152_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_153 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_153       0x0A64
#define ABS_PMB_QM_PERIP_TAIL_153   0x0207FA64UL

#define PMB_QM_TAIL_DATA_153_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_153_SHIFT  0
#define PMB_QM_TAIL_DATA_153_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_154 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_154       0x0A68
#define ABS_PMB_QM_PERIP_TAIL_154   0x0207FA68UL

#define PMB_QM_TAIL_DATA_154_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_154_SHIFT  0
#define PMB_QM_TAIL_DATA_154_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_155 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_155       0x0A6C
#define ABS_PMB_QM_PERIP_TAIL_155   0x0207FA6CUL

#define PMB_QM_TAIL_DATA_155_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_155_SHIFT  0
#define PMB_QM_TAIL_DATA_155_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_156 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_156       0x0A70
#define ABS_PMB_QM_PERIP_TAIL_156   0x0207FA70UL

#define PMB_QM_TAIL_DATA_156_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_156_SHIFT  0
#define PMB_QM_TAIL_DATA_156_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_157 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_157       0x0A74
#define ABS_PMB_QM_PERIP_TAIL_157   0x0207FA74UL

#define PMB_QM_TAIL_DATA_157_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_157_SHIFT  0
#define PMB_QM_TAIL_DATA_157_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_158 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_158       0x0A78
#define ABS_PMB_QM_PERIP_TAIL_158   0x0207FA78UL

#define PMB_QM_TAIL_DATA_158_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_158_SHIFT  0
#define PMB_QM_TAIL_DATA_158_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_159 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_159       0x0A7C
#define ABS_PMB_QM_PERIP_TAIL_159   0x0207FA7CUL

#define PMB_QM_TAIL_DATA_159_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_159_SHIFT  0
#define PMB_QM_TAIL_DATA_159_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_160 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_160       0x0A80
#define ABS_PMB_QM_PERIP_TAIL_160   0x0207FA80UL

#define PMB_QM_TAIL_DATA_160_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_160_SHIFT  0
#define PMB_QM_TAIL_DATA_160_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_161 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_161       0x0A84
#define ABS_PMB_QM_PERIP_TAIL_161   0x0207FA84UL

#define PMB_QM_TAIL_DATA_161_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_161_SHIFT  0
#define PMB_QM_TAIL_DATA_161_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_162 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_162       0x0A88
#define ABS_PMB_QM_PERIP_TAIL_162   0x0207FA88UL

#define PMB_QM_TAIL_DATA_162_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_162_SHIFT  0
#define PMB_QM_TAIL_DATA_162_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_163 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_163       0x0A8C
#define ABS_PMB_QM_PERIP_TAIL_163   0x0207FA8CUL

#define PMB_QM_TAIL_DATA_163_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_163_SHIFT  0
#define PMB_QM_TAIL_DATA_163_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_164 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_164       0x0A90
#define ABS_PMB_QM_PERIP_TAIL_164   0x0207FA90UL

#define PMB_QM_TAIL_DATA_164_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_164_SHIFT  0
#define PMB_QM_TAIL_DATA_164_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_165 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_165       0x0A94
#define ABS_PMB_QM_PERIP_TAIL_165   0x0207FA94UL

#define PMB_QM_TAIL_DATA_165_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_165_SHIFT  0
#define PMB_QM_TAIL_DATA_165_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_166 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_166       0x0A98
#define ABS_PMB_QM_PERIP_TAIL_166   0x0207FA98UL

#define PMB_QM_TAIL_DATA_166_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_166_SHIFT  0
#define PMB_QM_TAIL_DATA_166_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_167 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_167       0x0A9C
#define ABS_PMB_QM_PERIP_TAIL_167   0x0207FA9CUL

#define PMB_QM_TAIL_DATA_167_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_167_SHIFT  0
#define PMB_QM_TAIL_DATA_167_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_168 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_168       0x0AA0
#define ABS_PMB_QM_PERIP_TAIL_168   0x0207FAA0UL

#define PMB_QM_TAIL_DATA_168_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_168_SHIFT  0
#define PMB_QM_TAIL_DATA_168_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_169 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_169       0x0AA4
#define ABS_PMB_QM_PERIP_TAIL_169   0x0207FAA4UL

#define PMB_QM_TAIL_DATA_169_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_169_SHIFT  0
#define PMB_QM_TAIL_DATA_169_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_170 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_170       0x0AA8
#define ABS_PMB_QM_PERIP_TAIL_170   0x0207FAA8UL

#define PMB_QM_TAIL_DATA_170_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_170_SHIFT  0
#define PMB_QM_TAIL_DATA_170_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_171 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_171       0x0AAC
#define ABS_PMB_QM_PERIP_TAIL_171   0x0207FAACUL

#define PMB_QM_TAIL_DATA_171_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_171_SHIFT  0
#define PMB_QM_TAIL_DATA_171_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_172 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_172       0x0AB0
#define ABS_PMB_QM_PERIP_TAIL_172   0x0207FAB0UL

#define PMB_QM_TAIL_DATA_172_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_172_SHIFT  0
#define PMB_QM_TAIL_DATA_172_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_173 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_173       0x0AB4
#define ABS_PMB_QM_PERIP_TAIL_173   0x0207FAB4UL

#define PMB_QM_TAIL_DATA_173_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_173_SHIFT  0
#define PMB_QM_TAIL_DATA_173_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_174 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_174       0x0AB8
#define ABS_PMB_QM_PERIP_TAIL_174   0x0207FAB8UL

#define PMB_QM_TAIL_DATA_174_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_174_SHIFT  0
#define PMB_QM_TAIL_DATA_174_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_175 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_175       0x0ABC
#define ABS_PMB_QM_PERIP_TAIL_175   0x0207FABCUL

#define PMB_QM_TAIL_DATA_175_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_175_SHIFT  0
#define PMB_QM_TAIL_DATA_175_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_176 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_176       0x0AC0
#define ABS_PMB_QM_PERIP_TAIL_176   0x0207FAC0UL

#define PMB_QM_TAIL_DATA_176_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_176_SHIFT  0
#define PMB_QM_TAIL_DATA_176_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_177 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_177       0x0AC4
#define ABS_PMB_QM_PERIP_TAIL_177   0x0207FAC4UL

#define PMB_QM_TAIL_DATA_177_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_177_SHIFT  0
#define PMB_QM_TAIL_DATA_177_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_178 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_178       0x0AC8
#define ABS_PMB_QM_PERIP_TAIL_178   0x0207FAC8UL

#define PMB_QM_TAIL_DATA_178_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_178_SHIFT  0
#define PMB_QM_TAIL_DATA_178_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_179 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_179       0x0ACC
#define ABS_PMB_QM_PERIP_TAIL_179   0x0207FACCUL

#define PMB_QM_TAIL_DATA_179_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_179_SHIFT  0
#define PMB_QM_TAIL_DATA_179_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_180 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_180       0x0AD0
#define ABS_PMB_QM_PERIP_TAIL_180   0x0207FAD0UL

#define PMB_QM_TAIL_DATA_180_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_180_SHIFT  0
#define PMB_QM_TAIL_DATA_180_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_181 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_181       0x0AD4
#define ABS_PMB_QM_PERIP_TAIL_181   0x0207FAD4UL

#define PMB_QM_TAIL_DATA_181_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_181_SHIFT  0
#define PMB_QM_TAIL_DATA_181_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_182 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_182       0x0AD8
#define ABS_PMB_QM_PERIP_TAIL_182   0x0207FAD8UL

#define PMB_QM_TAIL_DATA_182_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_182_SHIFT  0
#define PMB_QM_TAIL_DATA_182_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_183 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_183       0x0ADC
#define ABS_PMB_QM_PERIP_TAIL_183   0x0207FADCUL

#define PMB_QM_TAIL_DATA_183_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_183_SHIFT  0
#define PMB_QM_TAIL_DATA_183_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_184 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_184       0x0AE0
#define ABS_PMB_QM_PERIP_TAIL_184   0x0207FAE0UL

#define PMB_QM_TAIL_DATA_184_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_184_SHIFT  0
#define PMB_QM_TAIL_DATA_184_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_185 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_185       0x0AE4
#define ABS_PMB_QM_PERIP_TAIL_185   0x0207FAE4UL

#define PMB_QM_TAIL_DATA_185_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_185_SHIFT  0
#define PMB_QM_TAIL_DATA_185_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_186 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_186       0x0AE8
#define ABS_PMB_QM_PERIP_TAIL_186   0x0207FAE8UL

#define PMB_QM_TAIL_DATA_186_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_186_SHIFT  0
#define PMB_QM_TAIL_DATA_186_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_187 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_187       0x0AEC
#define ABS_PMB_QM_PERIP_TAIL_187   0x0207FAECUL

#define PMB_QM_TAIL_DATA_187_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_187_SHIFT  0
#define PMB_QM_TAIL_DATA_187_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_188 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_188       0x0AF0
#define ABS_PMB_QM_PERIP_TAIL_188   0x0207FAF0UL

#define PMB_QM_TAIL_DATA_188_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_188_SHIFT  0
#define PMB_QM_TAIL_DATA_188_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_189 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_189       0x0AF4
#define ABS_PMB_QM_PERIP_TAIL_189   0x0207FAF4UL

#define PMB_QM_TAIL_DATA_189_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_189_SHIFT  0
#define PMB_QM_TAIL_DATA_189_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_190 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_190       0x0AF8
#define ABS_PMB_QM_PERIP_TAIL_190   0x0207FAF8UL

#define PMB_QM_TAIL_DATA_190_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_190_SHIFT  0
#define PMB_QM_TAIL_DATA_190_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_191 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_191       0x0AFC
#define ABS_PMB_QM_PERIP_TAIL_191   0x0207FAFCUL

#define PMB_QM_TAIL_DATA_191_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_191_SHIFT  0
#define PMB_QM_TAIL_DATA_191_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_192 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_192       0x0B00
#define ABS_PMB_QM_PERIP_TAIL_192   0x0207FB00UL

#define PMB_QM_TAIL_DATA_192_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_192_SHIFT  0
#define PMB_QM_TAIL_DATA_192_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_193 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_193       0x0B04
#define ABS_PMB_QM_PERIP_TAIL_193   0x0207FB04UL

#define PMB_QM_TAIL_DATA_193_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_193_SHIFT  0
#define PMB_QM_TAIL_DATA_193_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_194 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_194       0x0B08
#define ABS_PMB_QM_PERIP_TAIL_194   0x0207FB08UL

#define PMB_QM_TAIL_DATA_194_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_194_SHIFT  0
#define PMB_QM_TAIL_DATA_194_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_195 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_195       0x0B0C
#define ABS_PMB_QM_PERIP_TAIL_195   0x0207FB0CUL

#define PMB_QM_TAIL_DATA_195_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_195_SHIFT  0
#define PMB_QM_TAIL_DATA_195_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_196 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_196       0x0B10
#define ABS_PMB_QM_PERIP_TAIL_196   0x0207FB10UL

#define PMB_QM_TAIL_DATA_196_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_196_SHIFT  0
#define PMB_QM_TAIL_DATA_196_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_197 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_197       0x0B14
#define ABS_PMB_QM_PERIP_TAIL_197   0x0207FB14UL

#define PMB_QM_TAIL_DATA_197_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_197_SHIFT  0
#define PMB_QM_TAIL_DATA_197_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_198 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_198       0x0B18
#define ABS_PMB_QM_PERIP_TAIL_198   0x0207FB18UL

#define PMB_QM_TAIL_DATA_198_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_198_SHIFT  0
#define PMB_QM_TAIL_DATA_198_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_199 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_199       0x0B1C
#define ABS_PMB_QM_PERIP_TAIL_199   0x0207FB1CUL

#define PMB_QM_TAIL_DATA_199_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_199_SHIFT  0
#define PMB_QM_TAIL_DATA_199_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_200 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_200       0x0B20
#define ABS_PMB_QM_PERIP_TAIL_200   0x0207FB20UL

#define PMB_QM_TAIL_DATA_200_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_200_SHIFT  0
#define PMB_QM_TAIL_DATA_200_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_201 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_201       0x0B24
#define ABS_PMB_QM_PERIP_TAIL_201   0x0207FB24UL

#define PMB_QM_TAIL_DATA_201_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_201_SHIFT  0
#define PMB_QM_TAIL_DATA_201_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_202 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_202       0x0B28
#define ABS_PMB_QM_PERIP_TAIL_202   0x0207FB28UL

#define PMB_QM_TAIL_DATA_202_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_202_SHIFT  0
#define PMB_QM_TAIL_DATA_202_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_203 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_203       0x0B2C
#define ABS_PMB_QM_PERIP_TAIL_203   0x0207FB2CUL

#define PMB_QM_TAIL_DATA_203_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_203_SHIFT  0
#define PMB_QM_TAIL_DATA_203_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_204 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_204       0x0B30
#define ABS_PMB_QM_PERIP_TAIL_204   0x0207FB30UL

#define PMB_QM_TAIL_DATA_204_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_204_SHIFT  0
#define PMB_QM_TAIL_DATA_204_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_205 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_205       0x0B34
#define ABS_PMB_QM_PERIP_TAIL_205   0x0207FB34UL

#define PMB_QM_TAIL_DATA_205_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_205_SHIFT  0
#define PMB_QM_TAIL_DATA_205_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_206 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_206       0x0B38
#define ABS_PMB_QM_PERIP_TAIL_206   0x0207FB38UL

#define PMB_QM_TAIL_DATA_206_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_206_SHIFT  0
#define PMB_QM_TAIL_DATA_206_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_207 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_207       0x0B3C
#define ABS_PMB_QM_PERIP_TAIL_207   0x0207FB3CUL

#define PMB_QM_TAIL_DATA_207_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_207_SHIFT  0
#define PMB_QM_TAIL_DATA_207_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_208 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_208       0x0B40
#define ABS_PMB_QM_PERIP_TAIL_208   0x0207FB40UL

#define PMB_QM_TAIL_DATA_208_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_208_SHIFT  0
#define PMB_QM_TAIL_DATA_208_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_209 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_209       0x0B44
#define ABS_PMB_QM_PERIP_TAIL_209   0x0207FB44UL

#define PMB_QM_TAIL_DATA_209_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_209_SHIFT  0
#define PMB_QM_TAIL_DATA_209_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_210 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_210       0x0B48
#define ABS_PMB_QM_PERIP_TAIL_210   0x0207FB48UL

#define PMB_QM_TAIL_DATA_210_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_210_SHIFT  0
#define PMB_QM_TAIL_DATA_210_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_211 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_211       0x0B4C
#define ABS_PMB_QM_PERIP_TAIL_211   0x0207FB4CUL

#define PMB_QM_TAIL_DATA_211_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_211_SHIFT  0
#define PMB_QM_TAIL_DATA_211_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_212 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_212       0x0B50
#define ABS_PMB_QM_PERIP_TAIL_212   0x0207FB50UL

#define PMB_QM_TAIL_DATA_212_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_212_SHIFT  0
#define PMB_QM_TAIL_DATA_212_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_213 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_213       0x0B54
#define ABS_PMB_QM_PERIP_TAIL_213   0x0207FB54UL

#define PMB_QM_TAIL_DATA_213_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_213_SHIFT  0
#define PMB_QM_TAIL_DATA_213_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_214 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_214       0x0B58
#define ABS_PMB_QM_PERIP_TAIL_214   0x0207FB58UL

#define PMB_QM_TAIL_DATA_214_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_214_SHIFT  0
#define PMB_QM_TAIL_DATA_214_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_215 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_215       0x0B5C
#define ABS_PMB_QM_PERIP_TAIL_215   0x0207FB5CUL

#define PMB_QM_TAIL_DATA_215_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_215_SHIFT  0
#define PMB_QM_TAIL_DATA_215_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_216 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_216       0x0B60
#define ABS_PMB_QM_PERIP_TAIL_216   0x0207FB60UL

#define PMB_QM_TAIL_DATA_216_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_216_SHIFT  0
#define PMB_QM_TAIL_DATA_216_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_217 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_217       0x0B64
#define ABS_PMB_QM_PERIP_TAIL_217   0x0207FB64UL

#define PMB_QM_TAIL_DATA_217_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_217_SHIFT  0
#define PMB_QM_TAIL_DATA_217_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_218 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_218       0x0B68
#define ABS_PMB_QM_PERIP_TAIL_218   0x0207FB68UL

#define PMB_QM_TAIL_DATA_218_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_218_SHIFT  0
#define PMB_QM_TAIL_DATA_218_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_219 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_219       0x0B6C
#define ABS_PMB_QM_PERIP_TAIL_219   0x0207FB6CUL

#define PMB_QM_TAIL_DATA_219_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_219_SHIFT  0
#define PMB_QM_TAIL_DATA_219_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_220 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_220       0x0B70
#define ABS_PMB_QM_PERIP_TAIL_220   0x0207FB70UL

#define PMB_QM_TAIL_DATA_220_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_220_SHIFT  0
#define PMB_QM_TAIL_DATA_220_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_221 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_221       0x0B74
#define ABS_PMB_QM_PERIP_TAIL_221   0x0207FB74UL

#define PMB_QM_TAIL_DATA_221_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_221_SHIFT  0
#define PMB_QM_TAIL_DATA_221_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_222 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_222       0x0B78
#define ABS_PMB_QM_PERIP_TAIL_222   0x0207FB78UL

#define PMB_QM_TAIL_DATA_222_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_222_SHIFT  0
#define PMB_QM_TAIL_DATA_222_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_223 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_223       0x0B7C
#define ABS_PMB_QM_PERIP_TAIL_223   0x0207FB7CUL

#define PMB_QM_TAIL_DATA_223_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_223_SHIFT  0
#define PMB_QM_TAIL_DATA_223_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_224 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_224       0x0B80
#define ABS_PMB_QM_PERIP_TAIL_224   0x0207FB80UL

#define PMB_QM_TAIL_DATA_224_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_224_SHIFT  0
#define PMB_QM_TAIL_DATA_224_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_225 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_225       0x0B84
#define ABS_PMB_QM_PERIP_TAIL_225   0x0207FB84UL

#define PMB_QM_TAIL_DATA_225_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_225_SHIFT  0
#define PMB_QM_TAIL_DATA_225_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_226 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_226       0x0B88
#define ABS_PMB_QM_PERIP_TAIL_226   0x0207FB88UL

#define PMB_QM_TAIL_DATA_226_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_226_SHIFT  0
#define PMB_QM_TAIL_DATA_226_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_227 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_227       0x0B8C
#define ABS_PMB_QM_PERIP_TAIL_227   0x0207FB8CUL

#define PMB_QM_TAIL_DATA_227_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_227_SHIFT  0
#define PMB_QM_TAIL_DATA_227_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_228 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_228       0x0B90
#define ABS_PMB_QM_PERIP_TAIL_228   0x0207FB90UL

#define PMB_QM_TAIL_DATA_228_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_228_SHIFT  0
#define PMB_QM_TAIL_DATA_228_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_229 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_229       0x0B94
#define ABS_PMB_QM_PERIP_TAIL_229   0x0207FB94UL

#define PMB_QM_TAIL_DATA_229_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_229_SHIFT  0
#define PMB_QM_TAIL_DATA_229_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_230 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_230       0x0B98
#define ABS_PMB_QM_PERIP_TAIL_230   0x0207FB98UL

#define PMB_QM_TAIL_DATA_230_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_230_SHIFT  0
#define PMB_QM_TAIL_DATA_230_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_231 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_231       0x0B9C
#define ABS_PMB_QM_PERIP_TAIL_231   0x0207FB9CUL

#define PMB_QM_TAIL_DATA_231_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_231_SHIFT  0
#define PMB_QM_TAIL_DATA_231_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_232 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_232       0x0BA0
#define ABS_PMB_QM_PERIP_TAIL_232   0x0207FBA0UL

#define PMB_QM_TAIL_DATA_232_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_232_SHIFT  0
#define PMB_QM_TAIL_DATA_232_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_233 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_233       0x0BA4
#define ABS_PMB_QM_PERIP_TAIL_233   0x0207FBA4UL

#define PMB_QM_TAIL_DATA_233_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_233_SHIFT  0
#define PMB_QM_TAIL_DATA_233_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_234 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_234       0x0BA8
#define ABS_PMB_QM_PERIP_TAIL_234   0x0207FBA8UL

#define PMB_QM_TAIL_DATA_234_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_234_SHIFT  0
#define PMB_QM_TAIL_DATA_234_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_235 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_235       0x0BAC
#define ABS_PMB_QM_PERIP_TAIL_235   0x0207FBACUL

#define PMB_QM_TAIL_DATA_235_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_235_SHIFT  0
#define PMB_QM_TAIL_DATA_235_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_236 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_236       0x0BB0
#define ABS_PMB_QM_PERIP_TAIL_236   0x0207FBB0UL

#define PMB_QM_TAIL_DATA_236_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_236_SHIFT  0
#define PMB_QM_TAIL_DATA_236_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_237 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_237       0x0BB4
#define ABS_PMB_QM_PERIP_TAIL_237   0x0207FBB4UL

#define PMB_QM_TAIL_DATA_237_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_237_SHIFT  0
#define PMB_QM_TAIL_DATA_237_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_238 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_238       0x0BB8
#define ABS_PMB_QM_PERIP_TAIL_238   0x0207FBB8UL

#define PMB_QM_TAIL_DATA_238_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_238_SHIFT  0
#define PMB_QM_TAIL_DATA_238_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_239 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_239       0x0BBC
#define ABS_PMB_QM_PERIP_TAIL_239   0x0207FBBCUL

#define PMB_QM_TAIL_DATA_239_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_239_SHIFT  0
#define PMB_QM_TAIL_DATA_239_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_240 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_240       0x0BC0
#define ABS_PMB_QM_PERIP_TAIL_240   0x0207FBC0UL

#define PMB_QM_TAIL_DATA_240_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_240_SHIFT  0
#define PMB_QM_TAIL_DATA_240_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_241 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_241       0x0BC4
#define ABS_PMB_QM_PERIP_TAIL_241   0x0207FBC4UL

#define PMB_QM_TAIL_DATA_241_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_241_SHIFT  0
#define PMB_QM_TAIL_DATA_241_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_242 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_242       0x0BC8
#define ABS_PMB_QM_PERIP_TAIL_242   0x0207FBC8UL

#define PMB_QM_TAIL_DATA_242_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_242_SHIFT  0
#define PMB_QM_TAIL_DATA_242_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_243 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_243       0x0BCC
#define ABS_PMB_QM_PERIP_TAIL_243   0x0207FBCCUL

#define PMB_QM_TAIL_DATA_243_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_243_SHIFT  0
#define PMB_QM_TAIL_DATA_243_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_244 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_244       0x0BD0
#define ABS_PMB_QM_PERIP_TAIL_244   0x0207FBD0UL

#define PMB_QM_TAIL_DATA_244_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_244_SHIFT  0
#define PMB_QM_TAIL_DATA_244_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_245 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_245       0x0BD4
#define ABS_PMB_QM_PERIP_TAIL_245   0x0207FBD4UL

#define PMB_QM_TAIL_DATA_245_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_245_SHIFT  0
#define PMB_QM_TAIL_DATA_245_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_246 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_246       0x0BD8
#define ABS_PMB_QM_PERIP_TAIL_246   0x0207FBD8UL

#define PMB_QM_TAIL_DATA_246_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_246_SHIFT  0
#define PMB_QM_TAIL_DATA_246_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_247 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_247       0x0BDC
#define ABS_PMB_QM_PERIP_TAIL_247   0x0207FBDCUL

#define PMB_QM_TAIL_DATA_247_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_247_SHIFT  0
#define PMB_QM_TAIL_DATA_247_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_248 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_248       0x0BE0
#define ABS_PMB_QM_PERIP_TAIL_248   0x0207FBE0UL

#define PMB_QM_TAIL_DATA_248_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_248_SHIFT  0
#define PMB_QM_TAIL_DATA_248_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_249 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_249       0x0BE4
#define ABS_PMB_QM_PERIP_TAIL_249   0x0207FBE4UL

#define PMB_QM_TAIL_DATA_249_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_249_SHIFT  0
#define PMB_QM_TAIL_DATA_249_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_250 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_250       0x0BE8
#define ABS_PMB_QM_PERIP_TAIL_250   0x0207FBE8UL

#define PMB_QM_TAIL_DATA_250_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_250_SHIFT  0
#define PMB_QM_TAIL_DATA_250_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_251 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_251       0x0BEC
#define ABS_PMB_QM_PERIP_TAIL_251   0x0207FBECUL

#define PMB_QM_TAIL_DATA_251_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_251_SHIFT  0
#define PMB_QM_TAIL_DATA_251_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_252 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_252       0x0BF0
#define ABS_PMB_QM_PERIP_TAIL_252   0x0207FBF0UL

#define PMB_QM_TAIL_DATA_252_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_252_SHIFT  0
#define PMB_QM_TAIL_DATA_252_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_253 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_253       0x0BF4
#define ABS_PMB_QM_PERIP_TAIL_253   0x0207FBF4UL

#define PMB_QM_TAIL_DATA_253_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_253_SHIFT  0
#define PMB_QM_TAIL_DATA_253_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_254 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_254       0x0BF8
#define ABS_PMB_QM_PERIP_TAIL_254   0x0207FBF8UL

#define PMB_QM_TAIL_DATA_254_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_254_SHIFT  0
#define PMB_QM_TAIL_DATA_254_SIGNED 0

/* Register UCC_QM_PERIP_TAIL_255 (PMR_UCC_QM) */
#define PMB_QM_PERIP_TAIL_255       0x0BFC
#define ABS_PMB_QM_PERIP_TAIL_255   0x0207FBFCUL

#define PMB_QM_TAIL_DATA_255_MASK   0x00FFFFFFUL
#define PMB_QM_TAIL_DATA_255_SHIFT  0
#define PMB_QM_TAIL_DATA_255_SIGNED 0

/*--------------------------------------------------------------------*/

#endif /* _UCCP330_3_REGISTERS_H_ */

/*--------------------------------------------------------------------*/
/* @endcond */
