@misc{ITRS,
author = {ITRS},
title = {Test and Test Equipment},
year = {2012},
howpublished = {\url{http://www.itrs.net/Links/2012Winter/1205%20Presentation/Test_12052012.pdf}},
note = {accessed : 2014-06-14}
}
@Book{RAZAVI_BOOK,
 author = {Razavi, Behzad},
 title = {Design of analog CMOS integrated circuits},
 publisher = {McGraw-Hill},
 year = {2001},
 address = {Boston, MA},
 isbn = {0-07-238032-2}
 }

@Book{KATZ,
 author = {Katz, Randy},
 title = {Contemporary logic design},
 publisher = {Pearson Prentice Hall},
 year = {2005},
 address = {Upper Saddle River, N.J},
 isbn = {0-201-30857-6}
 }

@Book{WESTE,
 author = {Weste, Neil},
 title = {CMOS VLSI design : a circuits and systems perspective},
 publisher = {Pearson Education},
 year = {2006},
 address = {Delhi},
 isbn = {978-81-775-8568-1}
 }

@Book{TSIVIDIS_BOOK,
 author = {Tsividis, Yannis},
 title = {Operation and modeling of the MOS transistor},
 publisher = {Oxford University Press},
 year = {2011},
 address = {New York},
 isbn = {978-0-19-517015-3}
 }

@Book{RABAEY_BOOK,
 author = {Rabaey, Jan},
 title = {Digital integrated circuits : a design perspective},
 publisher = {Pearson Education},
 year = {2003},
 address = {Upper Saddle River, N.J},
 isbn = {0130909963}
 }
@ARTICLE{GINOSAR,
author={Ginosar, R.},
journal={Design Test of Computers, IEEE},
title={Metastability and Synchronizers: A Tutorial},
year={2011},
month={Sept},
volume={28},
number={5},
pages={23-35},
keywords={flip-flops;logic design;synchronisation;metastability;reliable synchronization;synchronizer circuits;timing domains;Flip-flops;Inverters;Synchronization;Threshold voltage;Tutorials;FIFO synchronizer;asynchronous;design and test;mesochronous;metastability;multisynchronous;synchronizer},
doi={10.1109/MDT.2011.113},
ISSN={0740-7475},}

@ARTICLE{CHANEY,
author={Chaney, T.J. and Molnar, C.E.}, 
journal={Computers, IEEE Transactions on}, 
title={Anomalous Behavior of Synchronizer and Arbiter Circuits}, 
year={1973}, 
month={April}, 
volume={C-22}, 
number={4}, 
pages={421-422}, 
keywords={Asynchronous interactions, binary switching time, flip-flop metastable region, interrupt failure, synchronizer failure mode.;Circuits;Clocks;Computer aided manufacturing;Displays;Flip-flops;Logic;Metastasis;Multiprocessing systems;Oscilloscopes;Synchronization;Asynchronous interactions, binary switching time, flip-flop metastable region, interrupt failure, synchronizer failure mode.}, 
doi={10.1109/T-C.1973.223730}, 
ISSN={0018-9340},}

@INPROCEEDINGS{BEER,
author={Beer, S. and Ginosar, R. and Dobkin, R. and Weizman, Y.},
booktitle={Asynchronous Circuits and Systems (ASYNC), 2013 IEEE 19th International Symposium on},
title={MTBF Estimation in Coherent Clock Domains},
year={2013},
month={May},
pages={166-173},
keywords={clocks;failure analysis;flip-flops;integrated circuit reliability;N-flip-flop synchronizers;coherent clock domains;common source;data edges;failure rate;mean time between failures;mesochronous clocks;metastability failure;multisynchronous clocks;phase distributions;ratiochronous clocks;sampling clock cycle;specialized synchronizers;standard MTBF formula;Synchronization;coherent clocks;mean time between failures (MTBF);metastability},
doi={10.1109/ASYNC.2013.19},
ISSN={1522-8681},}

@INPROCEEDINGS{V_BEER,
author={Beer, Salomon and Ginosar, Ran and Cox, Jerome and Chaney, Tom and Zar, David M.},
booktitle={Design, Automation Test in Europe Conference Exhibition (DATE), 2013},
title={Metastability challenges for 65nm and beyond; simulation and measurements},
year={2013},
month={March},
pages={1297-1302},
doi={10.7873/DATE.2013.268},
ISSN={1530-1591},}

@ARTICLE{MOLLICK,
author={Mollick, E.},
journal={Annals of the History of Computing, IEEE},
title={Establishing Moore's Law},
year={2006},
month={July},
volume={28},
number={3},
pages={62-75},
keywords={DRAM chips;VLSI;integrated circuit design;microprocessor chips;DRAM;Moore law;VLSI;electronics revolution;microprocessor chip;semiconductor industry;Circuits;Design automation;Electronics industry;Large scale integration;Moore's Law;Pervasive computing;Production;Silicon;Space technology;Technological innovation;Gordon Moore;Moore's law;history of computing;the computer industry},
doi={10.1109/MAHC.2006.45},
ISSN={1058-6180},}

@ARTICLE{BASSETT,
author={Bassett, R.W. and Turner, M. E. and Panner, J.H. and Gillis, P.S. and Oakland, S.F. and Stout, D.W.},
journal={IBM Journal of Research and Development},
title={Boundary-scan design principles for efficient LSSD ASIC testing},
year={1990},
month={March},
volume={34},
number={2.3},
pages={339-354},
doi={10.1147/rd.342.0339},
ISSN={0018-8646},}

@ARTICLE{KLEEMAN,
author={Kleeman, L. and Cantoni, Antonio},
journal={Design Test of Computers, IEEE},
title={Metastable Behavior in Digital Systems},
year={1987},
month={Dec},
volume={4},
number={6},
pages={4-19},
keywords={Circuit faults;Clocks;Combinational circuits;Delay effects;Digital circuits;Digital systems;Flip-flops;Metastasis;Propagation delay;Timing},
doi={10.1109/MDT.1987.295189},
ISSN={0740-7475},}

@INPROCEEDINGS{JONES,
author={Suwen Yang and Jones, I.W. and Greenstreet, M.R.},
booktitle={Asynchronous Circuits and Systems (ASYNC), 2011 17th IEEE International Symposium on},
title={Synchronizer Performance in Deep Sub-Micron Technology},
year={2011},
month={April},
pages={33-42},
keywords={CMOS logic circuits;asynchronous circuits;circuit stability;flip-flops;logic design;logic gates;synchronisation;CMOS technology;F04 inverter delay;cross-coupled inverter circuit;deep submicron technology;flip-flop cells;flip-flop circuit design;jamb latches;pass-gate latches;pseudoNMOS latch;small-signal analysis;synchronizer circuit performance;synchronizer robustness;voltage supply variation sensitivity;Asynchronous circuits;Metastability;Synchronizer},
doi={10.1109/ASYNC.2011.19},
ISSN={1522-8681},}

@ARTICLE{VEENDRICK,
author={Veendrick, Harry J M},
journal={Solid-State Circuits, IEEE Journal of},
title={The behaviour of flip-flops used as synchronizers and prediction of their failure rate},
year={1980},
month={Apr},
volume={15},
number={2},
pages={169-176},
keywords={Flip-flops;flip-flops;Circuit noise;Clocks;Differential equations;Flip-flops;Metastasis;Microprocessors;Signal generators;Synchronization;Virtual manufacturing;Voltage},
doi={10.1109/JSSC.1980.1051359},
ISSN={0018-9200},}

@INPROCEEDINGS{BEER_DEV,
author={Beer, S. and Ginosar, R. and Priel, M. and Dobkin, R. and Kolodny, A.},
booktitle={Asynchronous Circuits and Systems (ASYNC), 2010 IEEE Symposium on},
title={The Devolution of Synchronizers},
year={2010},
month={May},
pages={94-103},
keywords={clocks;system-on-chip;FPGA devices;circuit analysis;circuit simulations;gate delay;multiclock domain systems on chip;resolution time constant;synchronization parameters;synchronizers devolution;Analytical models;Circuit analysis;Circuit simulation;Degradation;Delay effects;Field programmable gate arrays;Predictive models;Semiconductor device measurement;System-on-a-chip;mean time between failures (MTBF);metastability;synchronization;synchronizer degradation.;tau degradation effect;technology scaling},
doi={10.1109/ASYNC.2010.22},
ISSN={1522-8681},}

@phdthesis{LI,
author={Li, David},
title={Design and Analysis of Metastable-Hardened, High-Performance, Low-Power Flip Flops},
school={University of Waterloo},
year={2011},
address={Waterloo, Ontario, Canada}
}

@patent{JONES_PAT,
author={Jones, I. and Suwen, Y. and Greenstreet, M. and Gaywala, H. and Drost, R.},
title={Synchronizer Latch Circuit that Facilitates Resolving Metastability},
year = {2013},
month = {05},
day = {30},
number = {US 20130135017},
type = {Patent},
version = {},
location = {US},
yearfiled = {2011},
monthfiled = {11},
dayfiled = {29}, 
IPC_class = {H30L 7/06, H30L 7/00},
US_class = {327/142;327/141;327/155;327/162} , 
}

@INPROCEEDINGS{LI_PENG,
author={Peng Li and Yangdong Deng and Pileggi, L.T.},
booktitle={Computer Design: VLSI in Computers and Processors, 2005. ICCD 2005. Proceedings. 2005 IEEE International Conference on},
title={Temperature-dependent optimization of cache leakage power dissipation},
year={2005},
month={Oct},
pages={7-12},
keywords={cache storage;circuit optimisation;integrated circuit design;logic design;temperature distribution;cache leakage power dissipation;cache performance;chip temperature information;chip-level floor planning;coupled thermal-leakage simulations;integrated circuit designs;leakage power estimation;leakage power optimization;on-chip cache;on-chip temperature distribution;temperature-dependent optimization;thermal effects;Circuits;Design optimization;Energy consumption;Manufacturing;Microprocessors;Optimization methods;Power dissipation;Temperature;Thermal management;Threshold voltage},
doi={10.1109/ICCD.2005.104},}

@ARTICLE{EISELE,
author={Eisele, M. and Berthold, J. and Schmitt-Landsiedel, D. and Mahnkopf, R.},
journal={Very Large Scale Integration (VLSI) Systems, IEEE Transactions on},
title={The impact of intra-die device parameter variations on path delays and on the design for yield of low voltage digital circuits},
year={1997},
month={Dec},
volume={5},
number={4},
pages={360-368},
keywords={CMOS logic circuits;adders;delays;integrated circuit design;integrated circuit yield;logic design;0.18 micron;0.35 micron;0.5 micron;CMOS circuit;carry select adder;critical path;design;doping concentration;gate delay;intra-die device parameter variations;logic depth;low voltage digital circuit;path delay;pipelined system;threshold voltage;yield;Adders;CMOS digital integrated circuits;CMOS logic circuits;CMOS technology;Circuit testing;Delay;Digital circuits;Doping;Low voltage;Threshold voltage},
doi={10.1109/92.645062},
ISSN={1063-8210},}
@ARTICLE{SENS,
author={Iordache,Mihai and  Dumitriu,Lucia and Niculae,Dragos},
journal={Annals of the University of Craiova, Electrical Engineering series},
title={On the Sensitivity Analysis of Analog Circuits},
year={2008},
number={32},
pages={11-16},
ISSN={1842-4805}
}
@article{COX,
author={Beer, S. and Cox, J. and Ginosar, R.},
booktitle={IEEE Transactions on VLSI},
title={Variability of Multistage Syncrhonizers},
year={2014},
keywords={circuit stability;clocks;failure analysis;integrated circuit reliability;probability;system-on-chip;MTBF bounds;intrinsic synchronizer parameters;mean time between failures;metastability effect;multiple clock domain system-on-chip devices;multistage synchronizers;probability of failure;product lifetime;Synchronization;mean time between failures (MTBF);metastability;multi-stage synchronizers;reliability},
note={to appear}
}
@Book{ALLEN,
 author = {Allen, P. E.},
 title = {CMOS analog circuit design},
 publisher = {Oxford University Press, USA},
 year = {2012},
 address = {New York Oxford},
 isbn = {978-0-19-976507-2}
 }
@misc{ALTERA,
  author = {Altera},
  year   = {1995-2014},
  title = {Enhanced Temperature Device Support},
  howpublished = {\url{http://www.altera.com/devices/common/ind/ind-temp.html#notes}},
  note = {Accessed: 2014-06-25}
}
@INPROCEEDINGS{SAONWANI,
author={Saonwani, M. and Khanna, G. and Chandel, R.},
booktitle={Signal Processing, Computing and Control (ISPCC), 2012 IEEE International Conference on},
title={Impact of process variability on universal gates},
year={2012},
month={March},
pages={1-6},
keywords={MOS integrated circuits;Monte Carlo methods;SPICE;logic gates;MOS parameter;Monte Carlo method;T-SPICE;ULSI technology;chip performance;device variation fluctuation;drain/source region parasitic resistance;exponential growth;gate length;gate oxide thickness;nano scale regime;process induced parameter variation;process variability;submicron regime;threshold voltage;universal logic gate;Delay;Logic gates;Monte Carlo methods;Performance evaluation;Resistance;Standards;Threshold voltage;T-SPICE;Universal logic gate;device parameter;mean;monte-carlo;standard deviation},
doi={10.1109/ISPCC.2012.6224383},}

@MISC{BlENDICS,
author = {Cox, Jerome},
year = {2014},
howpublished = {Personal Conversations}
}

@MISC{ORACLE,
author = {Jones, Ian},
year = {2013},
howpublished = {Personal Conversations}
}
@BOOK{WOLPERT,
 author = {Wolpert, David},
 title = {Managing temperature effects in nanoscale adaptive systems},
 publisher = {Springer},
 year = {2012},
 address = {New York},
 isbn = {978-1-4614-0747-8}
 }

