
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.086154                       # Number of seconds simulated
sim_ticks                                 86153766500                       # Number of ticks simulated
final_tick                                86153766500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 311141                       # Simulator instruction rate (inst/s)
host_op_rate                                   360735                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              135163709                       # Simulator tick rate (ticks/s)
host_mem_usage                                 687716                       # Number of bytes of host memory used
host_seconds                                   637.40                       # Real time elapsed on the host
sim_insts                                   198321982                       # Number of instructions simulated
sim_ops                                     229933307                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  86153766500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          272576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          342208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher       851456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1466240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       272576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        272576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         8448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            8448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             4259                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             5347                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher        13304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               22910                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           132                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                132                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            3163831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            3972061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher       9882981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              17018873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       3163831                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3163831                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           98057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                98057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           98057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           3163831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           3972061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher      9882981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             17116930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       22910                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        132                       # Number of write requests accepted
system.mem_ctrls.readBursts                     22910                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      132                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1463936                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    6848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1466240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 8448                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     36                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   86153692500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 22910                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  132                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2702                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         5773                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    254.403603                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   136.775232                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   330.136243                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3130     54.22%     54.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1188     20.58%     74.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          305      5.28%     80.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          119      2.06%     82.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          114      1.97%     84.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           87      1.51%     85.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           38      0.66%     86.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           57      0.99%     87.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          735     12.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         5773                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            6                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean           3786                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    560.316078                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   8345.598409                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023            5     83.33%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503            1     16.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             6                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            6                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.833333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.678231                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.714160                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3     50.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2     33.33%     83.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1     16.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             6                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1780938946                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2209826446                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  114370000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     77858.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                96608.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        16.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     17.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17144                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      52                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                39.39                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    3738985.01                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 23576280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 12508320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                91627620                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 537660                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         2772641040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            634481820                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            175437120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5647350810                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      4340223840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      15279264765                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            28978148235                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            336.353813                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          84304361179                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    360583000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1180846000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  60617165250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  11302685129                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     307934071                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  12384553050                       # Time in different power states
system.mem_ctrls_1.actEnergy                 17728620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  9400215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                71692740                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                  20880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1820563680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            425592210                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            113524320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      3821409390                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      2809471200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      17082719715                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            26172690030                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            303.790429                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          84923337000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    231708000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     775262000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  69226943000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   7316358867                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     223166250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   8380328383                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  86153766500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                50137149                       # Number of BP lookups
system.cpu.branchPred.condPredicted          28732172                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           3333096                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             28166565                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                22861910                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             81.166837                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 7842693                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             325141                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2416517                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2214160                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           202357                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted       227307                       # Number of mispredicted indirect branches.
system.cpu.branchPred.allExpertsWrong          823795                       # Number of times all experts voted incorrectly.
system.cpu.branchPred.allExpertsRight        22733210                       # Number of times all experts voted correctly.
system.cpu.branchPred.lowWeightExpertsWon       174346                       # Number of times where lower weighted experts overrode the highest weight expert.
system.cpu.branchPred.oneCorrectExpert        1315510                       # Number of times when there is a single correct expert on a mispredict.
system.cpu.branchPred.twoCorrectExpert         700209                       # Number of times when there are two correct experts on a mispredict.
system.cpu.branchPred.threeCorrectExpert            1                       # Number of times when there are three correct experts on a mispredict.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  86153766500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  86153766500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  86153766500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  86153766500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    75                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     86153766500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        172307534                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            4719780                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      284858878                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    50137149                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           32918763                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     163605768                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 6689504                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 5826                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1841                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         9547                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  97993817                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 54658                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          171687514                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.924604                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.043997                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 13687119      7.97%      7.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 59462660     34.63%     42.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 24645435     14.35%     56.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 73892300     43.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            171687514                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.290975                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.653200                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 12106967                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              16928729                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 133886642                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               5484293                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                3280883                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             21023956                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 67165                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              299748878                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts              13787989                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                3280883                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 24180539                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 9712959                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         496125                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 127021361                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               6995647                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              286058108                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               6684025                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               1889606                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1723362                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 207497                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1399299                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           381993091                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            1347899129                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        376858428                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             305748750                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 76244341                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               9507                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           6444                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  10297457                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             33201242                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            25280267                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1191966                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          6163713                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  279542895                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               12202                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 253188192                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           3383013                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        49621789                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    149288957                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            687                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     171687514                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.474704                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.047162                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            41089446     23.93%     23.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            38188315     22.24%     46.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            63684792     37.09%     83.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            27270108     15.88%     99.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1454296      0.85%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 557      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       171687514                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                36725556     73.31%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   1713      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                8708158     17.38%     90.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               4659855      9.30%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               14      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             196336100     77.55%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1829763      0.72%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc           2956      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             31733149     12.53%     90.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            23286208      9.20%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              253188192                       # Type of FU issued
system.cpu.iq.rate                           1.469397                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    50095296                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.197858                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          731542161                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         329189524                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    245715058                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  46                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              303283458                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      30                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           750966                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      7590104                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        19721                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        12796                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      3478998                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads      1039817                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         63851                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                3280883                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 4017512                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                107407                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           279555219                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              33201242                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             25280267                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               6451                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  19585                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 71050                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          12796                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        2099076                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1382264                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              3481340                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             248323742                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              30081354                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           4864450                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                           122                       # number of nop insts executed
system.cpu.iew.exec_refs                     52791026                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 36924939                       # Number of branches executed
system.cpu.iew.exec_stores                   22709672                       # Number of stores executed
system.cpu.iew.exec_rate                     1.441166                       # Inst execution rate
system.cpu.iew.wb_sent                      245948647                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     245715074                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 156712183                       # num instructions producing a value
system.cpu.iew.wb_consumers                 360328070                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.426026                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.434915                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        43152083                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11515                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           3269227                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    164746118                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.395683                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.754405                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     60574633     36.77%     36.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     50959008     30.93%     67.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     25597524     15.54%     83.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9960691      6.05%     89.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6571152      3.99%     93.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3541290      2.15%     95.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2537984      1.54%     96.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1352472      0.82%     97.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3651364      2.22%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    164746118                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            198321982                       # Number of instructions committed
system.cpu.commit.committedOps              229933307                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       47412407                       # Number of memory references committed
system.cpu.commit.loads                      25611138                       # Number of loads committed
system.cpu.commit.membars                        5751                       # Number of memory barriers committed
system.cpu.commit.branches                   34642987                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 213034983                       # Number of committed integer instructions.
system.cpu.commit.function_calls              8279490                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        180896942     78.67%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1621002      0.70%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc         2956      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        25611138     11.14%     90.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       21801253      9.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         229933307                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3651364                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    434179182                       # The number of ROB reads
system.cpu.rob.rob_writes                   553122946                       # The number of ROB writes
system.cpu.timesIdled                           12848                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          620020                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   198321982                       # Number of Instructions Simulated
system.cpu.committedOps                     229933307                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.868827                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.868827                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.150977                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.150977                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                306284555                       # number of integer regfile reads
system.cpu.int_regfile_writes               175565154                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                 847223232                       # number of cc regfile reads
system.cpu.cc_regfile_writes                146836410                       # number of cc regfile writes
system.cpu.misc_regfile_reads                49713376                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  11379                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  86153766500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            692992                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.347146                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            47681280                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            694016                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             68.703430                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          77595500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.347146                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999362                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999362                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          367                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          567                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          98855838                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         98855838                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  86153766500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     26960035                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26960035                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     20709333                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       20709333                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         6193                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6193                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         5689                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5689                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      47669368                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47669368                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     47669368                       # number of overall hits
system.cpu.dcache.overall_hits::total        47669368                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       696572                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        696572                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       702958                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       702958                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          131                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          131                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      1399530                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1399530                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1399530                       # number of overall misses
system.cpu.dcache.overall_misses::total       1399530                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   7089671500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7089671500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   6243239634                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6243239634                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       655000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       655000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  13332911134                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  13332911134                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  13332911134                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  13332911134                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     27656607                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27656607                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21412291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21412291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         6324                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6324                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     49068898                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     49068898                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     49068898                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     49068898                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.025186                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025186                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.032830                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032830                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.020715                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.020715                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.028522                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028522                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.028522                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028522                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 10177.944993                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10177.944993                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data  8881.383573                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8881.383573                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data         5000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         5000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data  9526.706204                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9526.706204                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data  9526.706204                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9526.706204                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          848                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       447125                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               202                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           55720                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     4.198020                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     8.024497                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       692992                       # number of writebacks
system.cpu.dcache.writebacks::total            692992                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       187835                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       187835                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       517662                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       517662                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          131                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          131                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       705497                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       705497                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       705497                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       705497                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       508737                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       508737                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       185296                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       185296                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       694033                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       694033                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       694033                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       694033                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   5101356500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5101356500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1777655772                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1777655772                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   6879012272                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6879012272                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   6879012272                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6879012272                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.018395                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018395                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008654                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008654                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.014144                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014144                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.014144                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014144                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 10027.492594                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10027.492594                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data  9593.600358                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  9593.600358                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data  9911.650126                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9911.650126                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data  9911.650126                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9911.650126                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  86153766500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  86153766500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  86153766500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            124045                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.666941                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            97860815                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            124557                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            785.670938                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle        1053569500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.666941                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999349                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999349                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          296                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         196112078                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        196112078                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  86153766500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     97860815                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        97860815                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      97860815                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         97860815                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     97860815                       # number of overall hits
system.cpu.icache.overall_hits::total        97860815                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       132937                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        132937                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       132937                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         132937                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       132937                       # number of overall misses
system.cpu.icache.overall_misses::total        132937                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1600230718                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1600230718                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1600230718                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1600230718                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1600230718                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1600230718                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     97993752                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     97993752                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     97993752                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     97993752                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     97993752                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     97993752                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001357                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001357                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001357                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001357                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001357                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001357                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 12037.511889                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12037.511889                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 12037.511889                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12037.511889                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 12037.511889                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12037.511889                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       179718                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          116                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              9075                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.803636                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          116                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       124045                       # number of writebacks
system.cpu.icache.writebacks::total            124045                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         8362                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         8362                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         8362                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         8362                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         8362                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         8362                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       124575                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       124575                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       124575                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       124575                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       124575                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       124575                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1408403732                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1408403732                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1408403732                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1408403732                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1408403732                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1408403732                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001271                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001271                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001271                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001271                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001271                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001271                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11305.669131                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11305.669131                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11305.669131                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11305.669131                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11305.669131                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11305.669131                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  86153766500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  86153766500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  86153766500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued          1437266                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             1437704                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                  383                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                175128                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  86153766500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                       202                       # number of replacements
system.l2.tags.tagsinuse                 14519.627602                       # Cycle average of tags in use
system.l2.tags.total_refs                      733798                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18103                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     40.534608                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    14086.244779                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   433.382823                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.429878                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.013226                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.443104                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           490                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         17411                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          461                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          169                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          744                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3282                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4482                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         8734                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.014954                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.531342                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13885577                       # Number of tag accesses
system.l2.tags.data_accesses                 13885577                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  86153766500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       680819                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           680819                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       132913                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           132913                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             181887                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                181887                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          120293                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             120293                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         505559                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            505559                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                120293                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                687446                       # number of demand (read+write) hits
system.l2.demand_hits::total                   807739                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               120293                       # number of overall hits
system.l2.overall_hits::cpu.data               687446                       # number of overall hits
system.l2.overall_hits::total                  807739                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data              17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 17                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             3406                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3406                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          4265                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4265                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         3164                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3164                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                4265                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                6570                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10835                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               4265                       # number of overall misses
system.l2.overall_misses::cpu.data               6570                       # number of overall misses
system.l2.overall_misses::total                 10835                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data        20500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        20500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    290267500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     290267500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    494081000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    494081000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   1028638500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1028638500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     494081000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1318906000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1812987000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    494081000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1318906000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1812987000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       680819                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       680819                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       132913                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       132913                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data            17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               17                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         185293                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            185293                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       124558                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         124558                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       508723                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        508723                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            124558                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            694016                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               818574                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           124558                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           694016                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              818574                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.018382                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.018382                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.034241                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.034241                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.006219                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.006219                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.034241                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.009467                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.013236                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.034241                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.009467                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.013236                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data  1205.882353                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1205.882353                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 85222.401644                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85222.401644                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 115845.486518                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 115845.486518                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 325106.984829                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 325106.984829                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 115845.486518                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 200746.727549                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 167326.903553                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 115845.486518                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 200746.727549                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 167326.903553                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                         1                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                  132                       # number of writebacks
system.l2.writebacks::total                       132                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu.data          1193                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             1193                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             6                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data           31                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           31                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data             1224                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1230                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data            1224                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1230                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher       197045                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         197045                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            17                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         2213                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2213                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         4259                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4259                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         3133                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3133                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           4259                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           5346                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9605                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          4259                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          5346                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       197045                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           206650                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher   1269466482                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1269466482                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data       263500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       263500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    241777500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    241777500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    468160500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    468160500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   1006536500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1006536500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    468160500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1248314000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1716474500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    468160500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1248314000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher   1269466482                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2985940982                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.011943                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.011943                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.034193                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.034193                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.006159                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.006159                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.034193                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.007703                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.011734                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.034193                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.007703                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.252451                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher  6442.520653                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total  6442.520653                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data        15500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        15500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 109253.276096                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 109253.276096                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 109922.634421                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 109922.634421                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 321269.230769                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 321269.230769                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 109922.634421                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 233504.302282                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 178706.350859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 109922.634421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 233504.302282                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher  6442.520653                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 14449.266789                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         23129                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         3512                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  86153766500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              20696                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          132                       # Transaction distribution
system.membus.trans_dist::CleanEvict               70                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               17                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2214                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2214                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         20696                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        46039                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  46039                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1474688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1474688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             22927                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   22927    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               22927                       # Request fanout histogram
system.membus.reqLayer0.occupancy            33453532                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          120297276                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1635645                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       817066                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         3473                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         183741                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       182902                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          839                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  86153766500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            633297                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       680951                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       136218                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              70                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           200149                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              17                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             17                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           185293                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          185293                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        124575                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       508723                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       373177                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2081058                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2454235                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     15910528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     88768512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              104679040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          200368                       # Total snoops (count)
system.tol2bus.snoopTraffic                      9536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1018959                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.184582                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.390074                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 831717     81.62%     81.62% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 186403     18.29%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    839      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1018959                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1634859500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         186933355                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1041133298                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
