// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "08/22/2024 13:34:56"

// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module vga_rom_pic (
	sys_clk,
	sys_rst_n,
	hsync,
	vsync,
	rgb);
input 	sys_clk;
input 	sys_rst_n;
output 	hsync;
output 	vsync;
output 	[15:0] rgb;

// Design Ports Information
// hsync	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vsync	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[0]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[1]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[2]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[3]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[4]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[5]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[6]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[7]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[8]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[9]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[10]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[11]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[12]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[13]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[14]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[15]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sys_rst_n	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sys_clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \sys_rst_n~input_o ;
wire \sys_rst_n~inputclkctrl_outclk ;
wire \sys_clk~input_o ;
wire \clk_gen_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \vga_ctrl_inst|Add0~0_combout ;
wire \clk_gen_inst|altpll_component|auto_generated|wire_pll1_locked ;
wire \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout ;
wire \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~q ;
wire \rst_n~0_combout ;
wire \rst_n~0clkctrl_outclk ;
wire \vga_ctrl_inst|Add0~1 ;
wire \vga_ctrl_inst|Add0~2_combout ;
wire \vga_ctrl_inst|Add0~3 ;
wire \vga_ctrl_inst|Add0~4_combout ;
wire \vga_ctrl_inst|Add0~5 ;
wire \vga_ctrl_inst|Add0~6_combout ;
wire \vga_ctrl_inst|Add0~7 ;
wire \vga_ctrl_inst|Add0~8_combout ;
wire \vga_ctrl_inst|Add0~9 ;
wire \vga_ctrl_inst|Add0~10_combout ;
wire \vga_ctrl_inst|cnt_h~0_combout ;
wire \vga_ctrl_inst|Add0~11 ;
wire \vga_ctrl_inst|Add0~12_combout ;
wire \vga_ctrl_inst|Equal0~2_combout ;
wire \vga_ctrl_inst|Equal0~1_combout ;
wire \vga_ctrl_inst|Add0~13 ;
wire \vga_ctrl_inst|Add0~14_combout ;
wire \vga_ctrl_inst|Equal0~3_combout ;
wire \vga_ctrl_inst|Add0~15 ;
wire \vga_ctrl_inst|Add0~16_combout ;
wire \vga_ctrl_inst|cnt_h~2_combout ;
wire \vga_ctrl_inst|Add0~17 ;
wire \vga_ctrl_inst|Add0~18_combout ;
wire \vga_ctrl_inst|cnt_h~1_combout ;
wire \vga_ctrl_inst|LessThan2~0_combout ;
wire \vga_ctrl_inst|LessThan0~0_combout ;
wire \vga_ctrl_inst|Add1~0_combout ;
wire \vga_ctrl_inst|cnt_v[0]~10_combout ;
wire \vga_ctrl_inst|Add1~1 ;
wire \vga_ctrl_inst|Add1~2_combout ;
wire \vga_ctrl_inst|cnt_v[1]~5_combout ;
wire \vga_ctrl_inst|Add1~3 ;
wire \vga_ctrl_inst|Add1~4_combout ;
wire \vga_ctrl_inst|cnt_v[2]~9_combout ;
wire \vga_ctrl_inst|Add1~5 ;
wire \vga_ctrl_inst|Add1~7 ;
wire \vga_ctrl_inst|Add1~8_combout ;
wire \vga_ctrl_inst|cnt_v[4]~7_combout ;
wire \vga_ctrl_inst|Add1~9 ;
wire \vga_ctrl_inst|Add1~10_combout ;
wire \vga_ctrl_inst|cnt_v[5]~6_combout ;
wire \vga_ctrl_inst|Add1~11 ;
wire \vga_ctrl_inst|Add1~12_combout ;
wire \vga_ctrl_inst|cnt_v[6]~4_combout ;
wire \vga_ctrl_inst|Add1~13 ;
wire \vga_ctrl_inst|Add1~14_combout ;
wire \vga_ctrl_inst|cnt_v[7]~3_combout ;
wire \vga_ctrl_inst|Add1~15 ;
wire \vga_ctrl_inst|Add1~16_combout ;
wire \vga_ctrl_inst|cnt_v[8]~2_combout ;
wire \vga_ctrl_inst|Add1~17 ;
wire \vga_ctrl_inst|Add1~18_combout ;
wire \vga_ctrl_inst|cnt_v[9]~1_combout ;
wire \vga_ctrl_inst|always1~1_combout ;
wire \vga_ctrl_inst|pix_data_req~0_combout ;
wire \vga_ctrl_inst|always1~0_combout ;
wire \vga_ctrl_inst|cnt_v[9]~0_combout ;
wire \vga_ctrl_inst|Add1~6_combout ;
wire \vga_ctrl_inst|cnt_v[3]~8_combout ;
wire \vga_ctrl_inst|LessThan6~0_combout ;
wire \vga_ctrl_inst|LessThan1~0_combout ;
wire \vga_ctrl_inst|LessThan6~1_combout ;
wire \vga_ctrl_inst|pix_data_req~1_combout ;
wire \vga_ctrl_inst|LessThan2~1_combout ;
wire \vga_ctrl_inst|Equal0~0_combout ;
wire \vga_ctrl_inst|pix_data_req~2_combout ;
wire \vga_ctrl_inst|pix_data_req~3_combout ;
wire \vga_ctrl_inst|Add2~1 ;
wire \vga_ctrl_inst|Add2~3 ;
wire \vga_ctrl_inst|Add2~5 ;
wire \vga_ctrl_inst|Add2~7 ;
wire \vga_ctrl_inst|Add2~9 ;
wire \vga_ctrl_inst|Add2~11 ;
wire \vga_ctrl_inst|Add2~13 ;
wire \vga_ctrl_inst|Add2~15 ;
wire \vga_ctrl_inst|Add2~17 ;
wire \vga_ctrl_inst|Add2~18_combout ;
wire \vga_pic_inst|pix_data[13]~3_combout ;
wire \vga_ctrl_inst|Add2~16_combout ;
wire \vga_ctrl_inst|Add2~12_combout ;
wire \vga_ctrl_inst|Add2~14_combout ;
wire \vga_pic_inst|LessThan18~0_combout ;
wire \vga_pic_inst|LessThan10~0_combout ;
wire \vga_pic_inst|pix_data~7_combout ;
wire \vga_pic_inst|pix_data~2_combout ;
wire \vga_pic_inst|LessThan21~0_combout ;
wire \vga_pic_inst|pix_data~4_combout ;
wire \vga_pic_inst|pix_data[13]~5_combout ;
wire \vga_pic_inst|pix_data~6_combout ;
wire \vga_pic_inst|pix_data~8_combout ;
wire \vga_pic_inst|pix_data~9_combout ;
wire \vga_pic_inst|pix_data~10_combout ;
wire \vga_pic_inst|pix_data~11_combout ;
wire \vga_ctrl_inst|Add3~1 ;
wire \vga_ctrl_inst|Add3~3 ;
wire \vga_ctrl_inst|Add3~5 ;
wire \vga_ctrl_inst|Add3~7 ;
wire \vga_ctrl_inst|Add3~8_combout ;
wire \vga_ctrl_inst|Add3~6_combout ;
wire \vga_ctrl_inst|Add3~4_combout ;
wire \vga_ctrl_inst|Add3~0_combout ;
wire \vga_ctrl_inst|Add3~2_combout ;
wire \vga_pic_inst|rd_en~5_combout ;
wire \vga_ctrl_inst|Add3~9 ;
wire \vga_ctrl_inst|Add3~11 ;
wire \vga_ctrl_inst|Add3~12_combout ;
wire \vga_pic_inst|rd_en~6_combout ;
wire \vga_ctrl_inst|Add3~13 ;
wire \vga_ctrl_inst|Add3~14_combout ;
wire \vga_ctrl_inst|Add3~10_combout ;
wire \vga_pic_inst|rd_en~7_combout ;
wire \vga_pic_inst|rd_en~12_combout ;
wire \vga_ctrl_inst|Add3~15 ;
wire \vga_ctrl_inst|Add3~16_combout ;
wire \vga_pic_inst|rd_en~8_combout ;
wire \vga_pic_inst|rd_en~9_combout ;
wire \vga_pic_inst|rd_en~10_combout ;
wire \vga_ctrl_inst|Add2~10_combout ;
wire \vga_ctrl_inst|Add2~0_combout ;
wire \vga_ctrl_inst|Add2~8_combout ;
wire \vga_ctrl_inst|Add2~4_combout ;
wire \vga_ctrl_inst|Add2~6_combout ;
wire \vga_pic_inst|rd_en~2_combout ;
wire \vga_ctrl_inst|Add2~2_combout ;
wire \vga_pic_inst|rd_en~3_combout ;
wire \vga_pic_inst|rd_en~4_combout ;
wire \vga_pic_inst|rd_en~11_combout ;
wire \vga_pic_inst|pic_valid~q ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store~0_combout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store~q ;
wire \vga_pic_inst|Add0~0_combout ;
wire \vga_pic_inst|rom_addr[0]~1_combout ;
wire \vga_pic_inst|Equal0~0_combout ;
wire \vga_pic_inst|Add0~1 ;
wire \vga_pic_inst|Add0~2_combout ;
wire \vga_pic_inst|rom_addr[1]~2_combout ;
wire \vga_pic_inst|Add0~3 ;
wire \vga_pic_inst|Add0~4_combout ;
wire \vga_pic_inst|rom_addr[2]~3_combout ;
wire \vga_pic_inst|Add0~5 ;
wire \vga_pic_inst|Add0~6_combout ;
wire \vga_pic_inst|rom_addr[3]~4_combout ;
wire \vga_pic_inst|Add0~7 ;
wire \vga_pic_inst|Add0~8_combout ;
wire \vga_pic_inst|rom_addr[4]~5_combout ;
wire \vga_pic_inst|Add0~9 ;
wire \vga_pic_inst|Add0~10_combout ;
wire \vga_pic_inst|rom_addr[5]~6_combout ;
wire \vga_pic_inst|Add0~11 ;
wire \vga_pic_inst|Add0~12_combout ;
wire \vga_pic_inst|rom_addr[6]~7_combout ;
wire \vga_pic_inst|Add0~13 ;
wire \vga_pic_inst|Add0~14_combout ;
wire \vga_pic_inst|rom_addr[7]~8_combout ;
wire \vga_pic_inst|Add0~15 ;
wire \vga_pic_inst|Add0~16_combout ;
wire \vga_pic_inst|rom_addr[8]~9_combout ;
wire \vga_pic_inst|Add0~17 ;
wire \vga_pic_inst|Add0~18_combout ;
wire \vga_pic_inst|rom_addr[9]~10_combout ;
wire \vga_pic_inst|Add0~19 ;
wire \vga_pic_inst|Add0~20_combout ;
wire \vga_pic_inst|rom_addr[10]~11_combout ;
wire \vga_pic_inst|Equal0~1_combout ;
wire \vga_pic_inst|Equal0~3_combout ;
wire \vga_pic_inst|Equal0~2_combout ;
wire \vga_pic_inst|Equal0~4_combout ;
wire \vga_pic_inst|Add0~21 ;
wire \vga_pic_inst|Add0~22_combout ;
wire \vga_pic_inst|rom_addr[11]~12_combout ;
wire \vga_pic_inst|Add0~23 ;
wire \vga_pic_inst|Add0~24_combout ;
wire \vga_pic_inst|rom_addr[12]~13_combout ;
wire \vga_pic_inst|Add0~25 ;
wire \vga_pic_inst|Add0~26_combout ;
wire \vga_pic_inst|rom_addr[13]~0_combout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \vga_ctrl_inst|rgb[0]~0_combout ;
wire \vga_ctrl_inst|rgb_valid~0_combout ;
wire \vga_ctrl_inst|rgb_valid~1_combout ;
wire \vga_ctrl_inst|rgb[0]~1_combout ;
wire \vga_pic_inst|pix_data~12_combout ;
wire \vga_pic_inst|pix_data~13_combout ;
wire \vga_pic_inst|pix_data~14_combout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \vga_ctrl_inst|rgb[1]~2_combout ;
wire \vga_ctrl_inst|rgb[1]~3_combout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \vga_ctrl_inst|rgb[2]~4_combout ;
wire \vga_ctrl_inst|rgb[2]~5_combout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \vga_ctrl_inst|rgb[3]~6_combout ;
wire \vga_ctrl_inst|rgb[3]~7_combout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \vga_ctrl_inst|rgb[4]~8_combout ;
wire \vga_ctrl_inst|rgb[4]~9_combout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \vga_ctrl_inst|rgb[5]~10_combout ;
wire \vga_pic_inst|pix_data~15_combout ;
wire \vga_pic_inst|pix_data~24_combout ;
wire \vga_ctrl_inst|rgb[5]~11_combout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \vga_ctrl_inst|rgb[6]~12_combout ;
wire \vga_ctrl_inst|rgb[6]~13_combout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \vga_ctrl_inst|rgb[7]~14_combout ;
wire \vga_pic_inst|pix_data~16_combout ;
wire \vga_pic_inst|pix_data~17_combout ;
wire \vga_ctrl_inst|rgb[7]~15_combout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \vga_ctrl_inst|rgb[8]~16_combout ;
wire \vga_ctrl_inst|rgb[8]~17_combout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \vga_ctrl_inst|rgb[9]~18_combout ;
wire \vga_ctrl_inst|rgb[9]~19_combout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \vga_ctrl_inst|rgb[10]~20_combout ;
wire \vga_pic_inst|pix_data~18_combout ;
wire \vga_pic_inst|pix_data~19_combout ;
wire \vga_ctrl_inst|rgb[10]~21_combout ;
wire \vga_pic_inst|pix_data~20_combout ;
wire \vga_pic_inst|pix_data~21_combout ;
wire \vga_pic_inst|pix_data~22_combout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \vga_ctrl_inst|rgb[11]~22_combout ;
wire \vga_ctrl_inst|rgb[11]~23_combout ;
wire \vga_pic_inst|pix_data~23_combout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \vga_ctrl_inst|rgb[12]~24_combout ;
wire \vga_ctrl_inst|rgb[12]~25_combout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \vga_ctrl_inst|rgb[13]~26_combout ;
wire \vga_ctrl_inst|rgb[13]~27_combout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \vga_ctrl_inst|rgb[14]~28_combout ;
wire \vga_ctrl_inst|rgb[14]~29_combout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \vga_ctrl_inst|rgb[15]~30_combout ;
wire \vga_ctrl_inst|rgb[15]~31_combout ;
wire [13:0] \vga_pic_inst|rom_addr ;
wire [4:0] \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [9:0] \vga_ctrl_inst|cnt_h ;
wire [9:0] \vga_ctrl_inst|cnt_v ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [15:0] \vga_pic_inst|pix_data ;

wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [4:0] \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus ;

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \hsync~output (
	.i(!\vga_ctrl_inst|LessThan0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hsync),
	.obar());
// synopsys translate_off
defparam \hsync~output .bus_hold = "false";
defparam \hsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \vsync~output (
	.i(!\vga_ctrl_inst|LessThan1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vsync),
	.obar());
// synopsys translate_off
defparam \vsync~output .bus_hold = "false";
defparam \vsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N23
cycloneive_io_obuf \rgb[0]~output (
	.i(\vga_ctrl_inst|rgb[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[0]),
	.obar());
// synopsys translate_off
defparam \rgb[0]~output .bus_hold = "false";
defparam \rgb[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N2
cycloneive_io_obuf \rgb[1]~output (
	.i(\vga_ctrl_inst|rgb[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[1]),
	.obar());
// synopsys translate_off
defparam \rgb[1]~output .bus_hold = "false";
defparam \rgb[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N9
cycloneive_io_obuf \rgb[2]~output (
	.i(\vga_ctrl_inst|rgb[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[2]),
	.obar());
// synopsys translate_off
defparam \rgb[2]~output .bus_hold = "false";
defparam \rgb[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N16
cycloneive_io_obuf \rgb[3]~output (
	.i(\vga_ctrl_inst|rgb[3]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[3]),
	.obar());
// synopsys translate_off
defparam \rgb[3]~output .bus_hold = "false";
defparam \rgb[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N23
cycloneive_io_obuf \rgb[4]~output (
	.i(\vga_ctrl_inst|rgb[4]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[4]),
	.obar());
// synopsys translate_off
defparam \rgb[4]~output .bus_hold = "false";
defparam \rgb[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N16
cycloneive_io_obuf \rgb[5]~output (
	.i(\vga_ctrl_inst|rgb[5]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[5]),
	.obar());
// synopsys translate_off
defparam \rgb[5]~output .bus_hold = "false";
defparam \rgb[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N23
cycloneive_io_obuf \rgb[6]~output (
	.i(\vga_ctrl_inst|rgb[6]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[6]),
	.obar());
// synopsys translate_off
defparam \rgb[6]~output .bus_hold = "false";
defparam \rgb[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N2
cycloneive_io_obuf \rgb[7]~output (
	.i(\vga_ctrl_inst|rgb[7]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[7]),
	.obar());
// synopsys translate_off
defparam \rgb[7]~output .bus_hold = "false";
defparam \rgb[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N9
cycloneive_io_obuf \rgb[8]~output (
	.i(\vga_ctrl_inst|rgb[8]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[8]),
	.obar());
// synopsys translate_off
defparam \rgb[8]~output .bus_hold = "false";
defparam \rgb[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneive_io_obuf \rgb[9]~output (
	.i(\vga_ctrl_inst|rgb[9]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[9]),
	.obar());
// synopsys translate_off
defparam \rgb[9]~output .bus_hold = "false";
defparam \rgb[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cycloneive_io_obuf \rgb[10]~output (
	.i(\vga_ctrl_inst|rgb[10]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[10]),
	.obar());
// synopsys translate_off
defparam \rgb[10]~output .bus_hold = "false";
defparam \rgb[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \rgb[11]~output (
	.i(\vga_ctrl_inst|rgb[11]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[11]),
	.obar());
// synopsys translate_off
defparam \rgb[11]~output .bus_hold = "false";
defparam \rgb[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \rgb[12]~output (
	.i(\vga_ctrl_inst|rgb[12]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[12]),
	.obar());
// synopsys translate_off
defparam \rgb[12]~output .bus_hold = "false";
defparam \rgb[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N2
cycloneive_io_obuf \rgb[13]~output (
	.i(\vga_ctrl_inst|rgb[13]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[13]),
	.obar());
// synopsys translate_off
defparam \rgb[13]~output .bus_hold = "false";
defparam \rgb[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N9
cycloneive_io_obuf \rgb[14]~output (
	.i(\vga_ctrl_inst|rgb[14]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[14]),
	.obar());
// synopsys translate_off
defparam \rgb[14]~output .bus_hold = "false";
defparam \rgb[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N16
cycloneive_io_obuf \rgb[15]~output (
	.i(\vga_ctrl_inst|rgb[15]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[15]),
	.obar());
// synopsys translate_off
defparam \rgb[15]~output .bus_hold = "false";
defparam \rgb[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N15
cycloneive_io_ibuf \sys_rst_n~input (
	.i(sys_rst_n),
	.ibar(gnd),
	.o(\sys_rst_n~input_o ));
// synopsys translate_off
defparam \sys_rst_n~input .bus_hold = "false";
defparam \sys_rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \sys_rst_n~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\sys_rst_n~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\sys_rst_n~inputclkctrl_outclk ));
// synopsys translate_off
defparam \sys_rst_n~inputclkctrl .clock_type = "global clock";
defparam \sys_rst_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \sys_clk~input (
	.i(sys_clk),
	.ibar(gnd),
	.o(\sys_clk~input_o ));
// synopsys translate_off
defparam \sys_clk~input .bus_hold = "false";
defparam \sys_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \clk_gen_inst|altpll_component|auto_generated|pll1 (
	.areset(!\sys_rst_n~inputclkctrl_outclk ),
	.pfdena(vcc),
	.fbin(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\sys_clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c0_high = 12;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c0_low = 12;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 2;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .m = 12;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N10
cycloneive_lcell_comb \vga_ctrl_inst|Add0~0 (
// Equation(s):
// \vga_ctrl_inst|Add0~0_combout  = \vga_ctrl_inst|cnt_h [0] $ (VCC)
// \vga_ctrl_inst|Add0~1  = CARRY(\vga_ctrl_inst|cnt_h [0])

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Add0~0_combout ),
	.cout(\vga_ctrl_inst|Add0~1 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add0~0 .lut_mask = 16'h33CC;
defparam \vga_ctrl_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N24
cycloneive_lcell_comb \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder (
// Equation(s):
// \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder .lut_mask = 16'hFFFF;
defparam \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y9_N25
dffeas \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.d(\clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync .is_wysiwyg = "true";
defparam \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N2
cycloneive_lcell_comb \rst_n~0 (
// Equation(s):
// \rst_n~0_combout  = ((!\sys_rst_n~input_o ) # (!\clk_gen_inst|altpll_component|auto_generated|wire_pll1_locked )) # (!\clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(gnd),
	.datab(\clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\sys_rst_n~input_o ),
	.cin(gnd),
	.combout(\rst_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \rst_n~0 .lut_mask = 16'h3FFF;
defparam \rst_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \rst_n~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst_n~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_n~0clkctrl_outclk ));
// synopsys translate_off
defparam \rst_n~0clkctrl .clock_type = "global clock";
defparam \rst_n~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X25_Y19_N11
dffeas \vga_ctrl_inst|cnt_h[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|Add0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_h [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_h[0] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_h[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N12
cycloneive_lcell_comb \vga_ctrl_inst|Add0~2 (
// Equation(s):
// \vga_ctrl_inst|Add0~2_combout  = (\vga_ctrl_inst|cnt_h [1] & (!\vga_ctrl_inst|Add0~1 )) # (!\vga_ctrl_inst|cnt_h [1] & ((\vga_ctrl_inst|Add0~1 ) # (GND)))
// \vga_ctrl_inst|Add0~3  = CARRY((!\vga_ctrl_inst|Add0~1 ) # (!\vga_ctrl_inst|cnt_h [1]))

	.dataa(\vga_ctrl_inst|cnt_h [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add0~1 ),
	.combout(\vga_ctrl_inst|Add0~2_combout ),
	.cout(\vga_ctrl_inst|Add0~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add0~2 .lut_mask = 16'h5A5F;
defparam \vga_ctrl_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y19_N13
dffeas \vga_ctrl_inst|cnt_h[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|Add0~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_h [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_h[1] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_h[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N14
cycloneive_lcell_comb \vga_ctrl_inst|Add0~4 (
// Equation(s):
// \vga_ctrl_inst|Add0~4_combout  = (\vga_ctrl_inst|cnt_h [2] & (\vga_ctrl_inst|Add0~3  $ (GND))) # (!\vga_ctrl_inst|cnt_h [2] & (!\vga_ctrl_inst|Add0~3  & VCC))
// \vga_ctrl_inst|Add0~5  = CARRY((\vga_ctrl_inst|cnt_h [2] & !\vga_ctrl_inst|Add0~3 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add0~3 ),
	.combout(\vga_ctrl_inst|Add0~4_combout ),
	.cout(\vga_ctrl_inst|Add0~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add0~4 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y19_N15
dffeas \vga_ctrl_inst|cnt_h[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|Add0~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_h [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_h[2] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_h[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N16
cycloneive_lcell_comb \vga_ctrl_inst|Add0~6 (
// Equation(s):
// \vga_ctrl_inst|Add0~6_combout  = (\vga_ctrl_inst|cnt_h [3] & (!\vga_ctrl_inst|Add0~5 )) # (!\vga_ctrl_inst|cnt_h [3] & ((\vga_ctrl_inst|Add0~5 ) # (GND)))
// \vga_ctrl_inst|Add0~7  = CARRY((!\vga_ctrl_inst|Add0~5 ) # (!\vga_ctrl_inst|cnt_h [3]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add0~5 ),
	.combout(\vga_ctrl_inst|Add0~6_combout ),
	.cout(\vga_ctrl_inst|Add0~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add0~6 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y19_N17
dffeas \vga_ctrl_inst|cnt_h[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|Add0~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_h [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_h[3] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_h[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N18
cycloneive_lcell_comb \vga_ctrl_inst|Add0~8 (
// Equation(s):
// \vga_ctrl_inst|Add0~8_combout  = (\vga_ctrl_inst|cnt_h [4] & (\vga_ctrl_inst|Add0~7  $ (GND))) # (!\vga_ctrl_inst|cnt_h [4] & (!\vga_ctrl_inst|Add0~7  & VCC))
// \vga_ctrl_inst|Add0~9  = CARRY((\vga_ctrl_inst|cnt_h [4] & !\vga_ctrl_inst|Add0~7 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add0~7 ),
	.combout(\vga_ctrl_inst|Add0~8_combout ),
	.cout(\vga_ctrl_inst|Add0~9 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add0~8 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y19_N19
dffeas \vga_ctrl_inst|cnt_h[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|Add0~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_h [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_h[4] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_h[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N20
cycloneive_lcell_comb \vga_ctrl_inst|Add0~10 (
// Equation(s):
// \vga_ctrl_inst|Add0~10_combout  = (\vga_ctrl_inst|cnt_h [5] & (!\vga_ctrl_inst|Add0~9 )) # (!\vga_ctrl_inst|cnt_h [5] & ((\vga_ctrl_inst|Add0~9 ) # (GND)))
// \vga_ctrl_inst|Add0~11  = CARRY((!\vga_ctrl_inst|Add0~9 ) # (!\vga_ctrl_inst|cnt_h [5]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add0~9 ),
	.combout(\vga_ctrl_inst|Add0~10_combout ),
	.cout(\vga_ctrl_inst|Add0~11 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add0~10 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N28
cycloneive_lcell_comb \vga_ctrl_inst|cnt_h~0 (
// Equation(s):
// \vga_ctrl_inst|cnt_h~0_combout  = (!\vga_ctrl_inst|Equal0~3_combout  & \vga_ctrl_inst|Add0~10_combout )

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Equal0~3_combout ),
	.datac(\vga_ctrl_inst|Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt_h~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_h~0 .lut_mask = 16'h3030;
defparam \vga_ctrl_inst|cnt_h~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N29
dffeas \vga_ctrl_inst|cnt_h[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt_h~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_h [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_h[5] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_h[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N22
cycloneive_lcell_comb \vga_ctrl_inst|Add0~12 (
// Equation(s):
// \vga_ctrl_inst|Add0~12_combout  = (\vga_ctrl_inst|cnt_h [6] & (\vga_ctrl_inst|Add0~11  $ (GND))) # (!\vga_ctrl_inst|cnt_h [6] & (!\vga_ctrl_inst|Add0~11  & VCC))
// \vga_ctrl_inst|Add0~13  = CARRY((\vga_ctrl_inst|cnt_h [6] & !\vga_ctrl_inst|Add0~11 ))

	.dataa(\vga_ctrl_inst|cnt_h [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add0~11 ),
	.combout(\vga_ctrl_inst|Add0~12_combout ),
	.cout(\vga_ctrl_inst|Add0~13 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add0~12 .lut_mask = 16'hA50A;
defparam \vga_ctrl_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y19_N23
dffeas \vga_ctrl_inst|cnt_h[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|Add0~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_h [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_h[6] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_h[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N6
cycloneive_lcell_comb \vga_ctrl_inst|Equal0~2 (
// Equation(s):
// \vga_ctrl_inst|Equal0~2_combout  = (!\vga_ctrl_inst|cnt_h [6] & (\vga_ctrl_inst|cnt_h [8] & (\vga_ctrl_inst|cnt_h [9] & !\vga_ctrl_inst|cnt_h [5])))

	.dataa(\vga_ctrl_inst|cnt_h [6]),
	.datab(\vga_ctrl_inst|cnt_h [8]),
	.datac(\vga_ctrl_inst|cnt_h [9]),
	.datad(\vga_ctrl_inst|cnt_h [5]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Equal0~2 .lut_mask = 16'h0040;
defparam \vga_ctrl_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N4
cycloneive_lcell_comb \vga_ctrl_inst|Equal0~1 (
// Equation(s):
// \vga_ctrl_inst|Equal0~1_combout  = (\vga_ctrl_inst|cnt_h [1] & (\vga_ctrl_inst|cnt_h [0] & (\vga_ctrl_inst|cnt_h [2] & \vga_ctrl_inst|cnt_h [3])))

	.dataa(\vga_ctrl_inst|cnt_h [1]),
	.datab(\vga_ctrl_inst|cnt_h [0]),
	.datac(\vga_ctrl_inst|cnt_h [2]),
	.datad(\vga_ctrl_inst|cnt_h [3]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Equal0~1 .lut_mask = 16'h8000;
defparam \vga_ctrl_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N24
cycloneive_lcell_comb \vga_ctrl_inst|Add0~14 (
// Equation(s):
// \vga_ctrl_inst|Add0~14_combout  = (\vga_ctrl_inst|cnt_h [7] & (!\vga_ctrl_inst|Add0~13 )) # (!\vga_ctrl_inst|cnt_h [7] & ((\vga_ctrl_inst|Add0~13 ) # (GND)))
// \vga_ctrl_inst|Add0~15  = CARRY((!\vga_ctrl_inst|Add0~13 ) # (!\vga_ctrl_inst|cnt_h [7]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add0~13 ),
	.combout(\vga_ctrl_inst|Add0~14_combout ),
	.cout(\vga_ctrl_inst|Add0~15 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add0~14 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y19_N25
dffeas \vga_ctrl_inst|cnt_h[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|Add0~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_h [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_h[7] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_h[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N0
cycloneive_lcell_comb \vga_ctrl_inst|Equal0~3 (
// Equation(s):
// \vga_ctrl_inst|Equal0~3_combout  = (\vga_ctrl_inst|Equal0~2_combout  & (\vga_ctrl_inst|cnt_h [4] & (\vga_ctrl_inst|Equal0~1_combout  & !\vga_ctrl_inst|cnt_h [7])))

	.dataa(\vga_ctrl_inst|Equal0~2_combout ),
	.datab(\vga_ctrl_inst|cnt_h [4]),
	.datac(\vga_ctrl_inst|Equal0~1_combout ),
	.datad(\vga_ctrl_inst|cnt_h [7]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Equal0~3 .lut_mask = 16'h0080;
defparam \vga_ctrl_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N26
cycloneive_lcell_comb \vga_ctrl_inst|Add0~16 (
// Equation(s):
// \vga_ctrl_inst|Add0~16_combout  = (\vga_ctrl_inst|cnt_h [8] & (\vga_ctrl_inst|Add0~15  $ (GND))) # (!\vga_ctrl_inst|cnt_h [8] & (!\vga_ctrl_inst|Add0~15  & VCC))
// \vga_ctrl_inst|Add0~17  = CARRY((\vga_ctrl_inst|cnt_h [8] & !\vga_ctrl_inst|Add0~15 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add0~15 ),
	.combout(\vga_ctrl_inst|Add0~16_combout ),
	.cout(\vga_ctrl_inst|Add0~17 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add0~16 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N10
cycloneive_lcell_comb \vga_ctrl_inst|cnt_h~2 (
// Equation(s):
// \vga_ctrl_inst|cnt_h~2_combout  = (!\vga_ctrl_inst|Equal0~3_combout  & \vga_ctrl_inst|Add0~16_combout )

	.dataa(\vga_ctrl_inst|Equal0~3_combout ),
	.datab(gnd),
	.datac(\vga_ctrl_inst|Add0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt_h~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_h~2 .lut_mask = 16'h5050;
defparam \vga_ctrl_inst|cnt_h~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N11
dffeas \vga_ctrl_inst|cnt_h[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt_h~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_h [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_h[8] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_h[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N28
cycloneive_lcell_comb \vga_ctrl_inst|Add0~18 (
// Equation(s):
// \vga_ctrl_inst|Add0~18_combout  = \vga_ctrl_inst|cnt_h [9] $ (\vga_ctrl_inst|Add0~17 )

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ctrl_inst|Add0~17 ),
	.combout(\vga_ctrl_inst|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Add0~18 .lut_mask = 16'h3C3C;
defparam \vga_ctrl_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N8
cycloneive_lcell_comb \vga_ctrl_inst|cnt_h~1 (
// Equation(s):
// \vga_ctrl_inst|cnt_h~1_combout  = (\vga_ctrl_inst|Add0~18_combout  & !\vga_ctrl_inst|Equal0~3_combout )

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Add0~18_combout ),
	.datac(\vga_ctrl_inst|Equal0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt_h~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_h~1 .lut_mask = 16'h0C0C;
defparam \vga_ctrl_inst|cnt_h~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N9
dffeas \vga_ctrl_inst|cnt_h[9] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt_h~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_h [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_h[9] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_h[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N4
cycloneive_lcell_comb \vga_ctrl_inst|LessThan2~0 (
// Equation(s):
// \vga_ctrl_inst|LessThan2~0_combout  = (!\vga_ctrl_inst|cnt_h [9] & !\vga_ctrl_inst|cnt_h [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ctrl_inst|cnt_h [9]),
	.datad(\vga_ctrl_inst|cnt_h [8]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan2~0 .lut_mask = 16'h000F;
defparam \vga_ctrl_inst|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N8
cycloneive_lcell_comb \vga_ctrl_inst|LessThan0~0 (
// Equation(s):
// \vga_ctrl_inst|LessThan0~0_combout  = ((\vga_ctrl_inst|cnt_h [7]) # ((\vga_ctrl_inst|cnt_h [5] & \vga_ctrl_inst|cnt_h [6]))) # (!\vga_ctrl_inst|LessThan2~0_combout )

	.dataa(\vga_ctrl_inst|LessThan2~0_combout ),
	.datab(\vga_ctrl_inst|cnt_h [5]),
	.datac(\vga_ctrl_inst|cnt_h [6]),
	.datad(\vga_ctrl_inst|cnt_h [7]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan0~0 .lut_mask = 16'hFFD5;
defparam \vga_ctrl_inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N6
cycloneive_lcell_comb \vga_ctrl_inst|Add1~0 (
// Equation(s):
// \vga_ctrl_inst|Add1~0_combout  = \vga_ctrl_inst|cnt_v [0] $ (VCC)
// \vga_ctrl_inst|Add1~1  = CARRY(\vga_ctrl_inst|cnt_v [0])

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_v [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Add1~0_combout ),
	.cout(\vga_ctrl_inst|Add1~1 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~0 .lut_mask = 16'h33CC;
defparam \vga_ctrl_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N22
cycloneive_lcell_comb \vga_ctrl_inst|cnt_v[0]~10 (
// Equation(s):
// \vga_ctrl_inst|cnt_v[0]~10_combout  = (\vga_ctrl_inst|Add1~0_combout  & (((\vga_ctrl_inst|cnt_v [0] & !\vga_ctrl_inst|Equal0~3_combout )) # (!\vga_ctrl_inst|cnt_v[9]~0_combout ))) # (!\vga_ctrl_inst|Add1~0_combout  & (((\vga_ctrl_inst|cnt_v [0] & 
// !\vga_ctrl_inst|Equal0~3_combout ))))

	.dataa(\vga_ctrl_inst|Add1~0_combout ),
	.datab(\vga_ctrl_inst|cnt_v[9]~0_combout ),
	.datac(\vga_ctrl_inst|cnt_v [0]),
	.datad(\vga_ctrl_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt_v[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[0]~10 .lut_mask = 16'h22F2;
defparam \vga_ctrl_inst|cnt_v[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N23
dffeas \vga_ctrl_inst|cnt_v[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt_v[0]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_v [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[0] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_v[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N8
cycloneive_lcell_comb \vga_ctrl_inst|Add1~2 (
// Equation(s):
// \vga_ctrl_inst|Add1~2_combout  = (\vga_ctrl_inst|cnt_v [1] & (!\vga_ctrl_inst|Add1~1 )) # (!\vga_ctrl_inst|cnt_v [1] & ((\vga_ctrl_inst|Add1~1 ) # (GND)))
// \vga_ctrl_inst|Add1~3  = CARRY((!\vga_ctrl_inst|Add1~1 ) # (!\vga_ctrl_inst|cnt_v [1]))

	.dataa(\vga_ctrl_inst|cnt_v [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~1 ),
	.combout(\vga_ctrl_inst|Add1~2_combout ),
	.cout(\vga_ctrl_inst|Add1~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~2 .lut_mask = 16'h5A5F;
defparam \vga_ctrl_inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N0
cycloneive_lcell_comb \vga_ctrl_inst|cnt_v[1]~5 (
// Equation(s):
// \vga_ctrl_inst|cnt_v[1]~5_combout  = (\vga_ctrl_inst|cnt_v[9]~0_combout  & (((\vga_ctrl_inst|cnt_v [1] & !\vga_ctrl_inst|Equal0~3_combout )))) # (!\vga_ctrl_inst|cnt_v[9]~0_combout  & ((\vga_ctrl_inst|Add1~2_combout ) # ((\vga_ctrl_inst|cnt_v [1] & 
// !\vga_ctrl_inst|Equal0~3_combout ))))

	.dataa(\vga_ctrl_inst|cnt_v[9]~0_combout ),
	.datab(\vga_ctrl_inst|Add1~2_combout ),
	.datac(\vga_ctrl_inst|cnt_v [1]),
	.datad(\vga_ctrl_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt_v[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[1]~5 .lut_mask = 16'h44F4;
defparam \vga_ctrl_inst|cnt_v[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N1
dffeas \vga_ctrl_inst|cnt_v[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt_v[1]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_v [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[1] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_v[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N10
cycloneive_lcell_comb \vga_ctrl_inst|Add1~4 (
// Equation(s):
// \vga_ctrl_inst|Add1~4_combout  = (\vga_ctrl_inst|cnt_v [2] & (\vga_ctrl_inst|Add1~3  $ (GND))) # (!\vga_ctrl_inst|cnt_v [2] & (!\vga_ctrl_inst|Add1~3  & VCC))
// \vga_ctrl_inst|Add1~5  = CARRY((\vga_ctrl_inst|cnt_v [2] & !\vga_ctrl_inst|Add1~3 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_v [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~3 ),
	.combout(\vga_ctrl_inst|Add1~4_combout ),
	.cout(\vga_ctrl_inst|Add1~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~4 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N16
cycloneive_lcell_comb \vga_ctrl_inst|cnt_v[2]~9 (
// Equation(s):
// \vga_ctrl_inst|cnt_v[2]~9_combout  = (\vga_ctrl_inst|cnt_v[9]~0_combout  & (((\vga_ctrl_inst|cnt_v [2] & !\vga_ctrl_inst|Equal0~3_combout )))) # (!\vga_ctrl_inst|cnt_v[9]~0_combout  & ((\vga_ctrl_inst|Add1~4_combout ) # ((\vga_ctrl_inst|cnt_v [2] & 
// !\vga_ctrl_inst|Equal0~3_combout ))))

	.dataa(\vga_ctrl_inst|cnt_v[9]~0_combout ),
	.datab(\vga_ctrl_inst|Add1~4_combout ),
	.datac(\vga_ctrl_inst|cnt_v [2]),
	.datad(\vga_ctrl_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt_v[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[2]~9 .lut_mask = 16'h44F4;
defparam \vga_ctrl_inst|cnt_v[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N17
dffeas \vga_ctrl_inst|cnt_v[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt_v[2]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_v [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[2] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_v[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N12
cycloneive_lcell_comb \vga_ctrl_inst|Add1~6 (
// Equation(s):
// \vga_ctrl_inst|Add1~6_combout  = (\vga_ctrl_inst|cnt_v [3] & (!\vga_ctrl_inst|Add1~5 )) # (!\vga_ctrl_inst|cnt_v [3] & ((\vga_ctrl_inst|Add1~5 ) # (GND)))
// \vga_ctrl_inst|Add1~7  = CARRY((!\vga_ctrl_inst|Add1~5 ) # (!\vga_ctrl_inst|cnt_v [3]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_v [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~5 ),
	.combout(\vga_ctrl_inst|Add1~6_combout ),
	.cout(\vga_ctrl_inst|Add1~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~6 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N14
cycloneive_lcell_comb \vga_ctrl_inst|Add1~8 (
// Equation(s):
// \vga_ctrl_inst|Add1~8_combout  = (\vga_ctrl_inst|cnt_v [4] & (\vga_ctrl_inst|Add1~7  $ (GND))) # (!\vga_ctrl_inst|cnt_v [4] & (!\vga_ctrl_inst|Add1~7  & VCC))
// \vga_ctrl_inst|Add1~9  = CARRY((\vga_ctrl_inst|cnt_v [4] & !\vga_ctrl_inst|Add1~7 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_v [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~7 ),
	.combout(\vga_ctrl_inst|Add1~8_combout ),
	.cout(\vga_ctrl_inst|Add1~9 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~8 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N4
cycloneive_lcell_comb \vga_ctrl_inst|cnt_v[4]~7 (
// Equation(s):
// \vga_ctrl_inst|cnt_v[4]~7_combout  = (\vga_ctrl_inst|cnt_v[9]~0_combout  & (((\vga_ctrl_inst|cnt_v [4] & !\vga_ctrl_inst|Equal0~3_combout )))) # (!\vga_ctrl_inst|cnt_v[9]~0_combout  & ((\vga_ctrl_inst|Add1~8_combout ) # ((\vga_ctrl_inst|cnt_v [4] & 
// !\vga_ctrl_inst|Equal0~3_combout ))))

	.dataa(\vga_ctrl_inst|cnt_v[9]~0_combout ),
	.datab(\vga_ctrl_inst|Add1~8_combout ),
	.datac(\vga_ctrl_inst|cnt_v [4]),
	.datad(\vga_ctrl_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt_v[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[4]~7 .lut_mask = 16'h44F4;
defparam \vga_ctrl_inst|cnt_v[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N5
dffeas \vga_ctrl_inst|cnt_v[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt_v[4]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_v [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[4] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_v[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N16
cycloneive_lcell_comb \vga_ctrl_inst|Add1~10 (
// Equation(s):
// \vga_ctrl_inst|Add1~10_combout  = (\vga_ctrl_inst|cnt_v [5] & (!\vga_ctrl_inst|Add1~9 )) # (!\vga_ctrl_inst|cnt_v [5] & ((\vga_ctrl_inst|Add1~9 ) # (GND)))
// \vga_ctrl_inst|Add1~11  = CARRY((!\vga_ctrl_inst|Add1~9 ) # (!\vga_ctrl_inst|cnt_v [5]))

	.dataa(\vga_ctrl_inst|cnt_v [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~9 ),
	.combout(\vga_ctrl_inst|Add1~10_combout ),
	.cout(\vga_ctrl_inst|Add1~11 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~10 .lut_mask = 16'h5A5F;
defparam \vga_ctrl_inst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N30
cycloneive_lcell_comb \vga_ctrl_inst|cnt_v[5]~6 (
// Equation(s):
// \vga_ctrl_inst|cnt_v[5]~6_combout  = (\vga_ctrl_inst|cnt_v[9]~0_combout  & (((\vga_ctrl_inst|cnt_v [5] & !\vga_ctrl_inst|Equal0~3_combout )))) # (!\vga_ctrl_inst|cnt_v[9]~0_combout  & ((\vga_ctrl_inst|Add1~10_combout ) # ((\vga_ctrl_inst|cnt_v [5] & 
// !\vga_ctrl_inst|Equal0~3_combout ))))

	.dataa(\vga_ctrl_inst|cnt_v[9]~0_combout ),
	.datab(\vga_ctrl_inst|Add1~10_combout ),
	.datac(\vga_ctrl_inst|cnt_v [5]),
	.datad(\vga_ctrl_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt_v[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[5]~6 .lut_mask = 16'h44F4;
defparam \vga_ctrl_inst|cnt_v[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N31
dffeas \vga_ctrl_inst|cnt_v[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt_v[5]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_v [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[5] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_v[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N18
cycloneive_lcell_comb \vga_ctrl_inst|Add1~12 (
// Equation(s):
// \vga_ctrl_inst|Add1~12_combout  = (\vga_ctrl_inst|cnt_v [6] & (\vga_ctrl_inst|Add1~11  $ (GND))) # (!\vga_ctrl_inst|cnt_v [6] & (!\vga_ctrl_inst|Add1~11  & VCC))
// \vga_ctrl_inst|Add1~13  = CARRY((\vga_ctrl_inst|cnt_v [6] & !\vga_ctrl_inst|Add1~11 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_v [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~11 ),
	.combout(\vga_ctrl_inst|Add1~12_combout ),
	.cout(\vga_ctrl_inst|Add1~13 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~12 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N2
cycloneive_lcell_comb \vga_ctrl_inst|cnt_v[6]~4 (
// Equation(s):
// \vga_ctrl_inst|cnt_v[6]~4_combout  = (\vga_ctrl_inst|cnt_v[9]~0_combout  & (((\vga_ctrl_inst|cnt_v [6] & !\vga_ctrl_inst|Equal0~3_combout )))) # (!\vga_ctrl_inst|cnt_v[9]~0_combout  & ((\vga_ctrl_inst|Add1~12_combout ) # ((\vga_ctrl_inst|cnt_v [6] & 
// !\vga_ctrl_inst|Equal0~3_combout ))))

	.dataa(\vga_ctrl_inst|cnt_v[9]~0_combout ),
	.datab(\vga_ctrl_inst|Add1~12_combout ),
	.datac(\vga_ctrl_inst|cnt_v [6]),
	.datad(\vga_ctrl_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt_v[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[6]~4 .lut_mask = 16'h44F4;
defparam \vga_ctrl_inst|cnt_v[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N3
dffeas \vga_ctrl_inst|cnt_v[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt_v[6]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_v [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[6] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_v[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N20
cycloneive_lcell_comb \vga_ctrl_inst|Add1~14 (
// Equation(s):
// \vga_ctrl_inst|Add1~14_combout  = (\vga_ctrl_inst|cnt_v [7] & (!\vga_ctrl_inst|Add1~13 )) # (!\vga_ctrl_inst|cnt_v [7] & ((\vga_ctrl_inst|Add1~13 ) # (GND)))
// \vga_ctrl_inst|Add1~15  = CARRY((!\vga_ctrl_inst|Add1~13 ) # (!\vga_ctrl_inst|cnt_v [7]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_v [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~13 ),
	.combout(\vga_ctrl_inst|Add1~14_combout ),
	.cout(\vga_ctrl_inst|Add1~15 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~14 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N4
cycloneive_lcell_comb \vga_ctrl_inst|cnt_v[7]~3 (
// Equation(s):
// \vga_ctrl_inst|cnt_v[7]~3_combout  = (\vga_ctrl_inst|cnt_v[9]~0_combout  & (((\vga_ctrl_inst|cnt_v [7] & !\vga_ctrl_inst|Equal0~3_combout )))) # (!\vga_ctrl_inst|cnt_v[9]~0_combout  & ((\vga_ctrl_inst|Add1~14_combout ) # ((\vga_ctrl_inst|cnt_v [7] & 
// !\vga_ctrl_inst|Equal0~3_combout ))))

	.dataa(\vga_ctrl_inst|cnt_v[9]~0_combout ),
	.datab(\vga_ctrl_inst|Add1~14_combout ),
	.datac(\vga_ctrl_inst|cnt_v [7]),
	.datad(\vga_ctrl_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt_v[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[7]~3 .lut_mask = 16'h44F4;
defparam \vga_ctrl_inst|cnt_v[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N5
dffeas \vga_ctrl_inst|cnt_v[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt_v[7]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_v [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[7] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_v[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N22
cycloneive_lcell_comb \vga_ctrl_inst|Add1~16 (
// Equation(s):
// \vga_ctrl_inst|Add1~16_combout  = (\vga_ctrl_inst|cnt_v [8] & (\vga_ctrl_inst|Add1~15  $ (GND))) # (!\vga_ctrl_inst|cnt_v [8] & (!\vga_ctrl_inst|Add1~15  & VCC))
// \vga_ctrl_inst|Add1~17  = CARRY((\vga_ctrl_inst|cnt_v [8] & !\vga_ctrl_inst|Add1~15 ))

	.dataa(\vga_ctrl_inst|cnt_v [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~15 ),
	.combout(\vga_ctrl_inst|Add1~16_combout ),
	.cout(\vga_ctrl_inst|Add1~17 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~16 .lut_mask = 16'hA50A;
defparam \vga_ctrl_inst|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N26
cycloneive_lcell_comb \vga_ctrl_inst|cnt_v[8]~2 (
// Equation(s):
// \vga_ctrl_inst|cnt_v[8]~2_combout  = (\vga_ctrl_inst|Add1~16_combout  & (((!\vga_ctrl_inst|Equal0~3_combout  & \vga_ctrl_inst|cnt_v [8])) # (!\vga_ctrl_inst|cnt_v[9]~0_combout ))) # (!\vga_ctrl_inst|Add1~16_combout  & (!\vga_ctrl_inst|Equal0~3_combout  & 
// (\vga_ctrl_inst|cnt_v [8])))

	.dataa(\vga_ctrl_inst|Add1~16_combout ),
	.datab(\vga_ctrl_inst|Equal0~3_combout ),
	.datac(\vga_ctrl_inst|cnt_v [8]),
	.datad(\vga_ctrl_inst|cnt_v[9]~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt_v[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[8]~2 .lut_mask = 16'h30BA;
defparam \vga_ctrl_inst|cnt_v[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N27
dffeas \vga_ctrl_inst|cnt_v[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt_v[8]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_v [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[8] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_v[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N24
cycloneive_lcell_comb \vga_ctrl_inst|Add1~18 (
// Equation(s):
// \vga_ctrl_inst|Add1~18_combout  = \vga_ctrl_inst|Add1~17  $ (\vga_ctrl_inst|cnt_v [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|cnt_v [9]),
	.cin(\vga_ctrl_inst|Add1~17 ),
	.combout(\vga_ctrl_inst|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~18 .lut_mask = 16'h0FF0;
defparam \vga_ctrl_inst|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N0
cycloneive_lcell_comb \vga_ctrl_inst|cnt_v[9]~1 (
// Equation(s):
// \vga_ctrl_inst|cnt_v[9]~1_combout  = (\vga_ctrl_inst|cnt_v[9]~0_combout  & (((\vga_ctrl_inst|cnt_v [9] & !\vga_ctrl_inst|Equal0~3_combout )))) # (!\vga_ctrl_inst|cnt_v[9]~0_combout  & ((\vga_ctrl_inst|Add1~18_combout ) # ((\vga_ctrl_inst|cnt_v [9] & 
// !\vga_ctrl_inst|Equal0~3_combout ))))

	.dataa(\vga_ctrl_inst|cnt_v[9]~0_combout ),
	.datab(\vga_ctrl_inst|Add1~18_combout ),
	.datac(\vga_ctrl_inst|cnt_v [9]),
	.datad(\vga_ctrl_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt_v[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[9]~1 .lut_mask = 16'h44F4;
defparam \vga_ctrl_inst|cnt_v[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N1
dffeas \vga_ctrl_inst|cnt_v[9] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt_v[9]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_v [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[9] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_v[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N20
cycloneive_lcell_comb \vga_ctrl_inst|always1~1 (
// Equation(s):
// \vga_ctrl_inst|always1~1_combout  = (\vga_ctrl_inst|cnt_v [3] & (!\vga_ctrl_inst|cnt_v [4] & (\vga_ctrl_inst|cnt_v [9] & \vga_ctrl_inst|cnt_v [2])))

	.dataa(\vga_ctrl_inst|cnt_v [3]),
	.datab(\vga_ctrl_inst|cnt_v [4]),
	.datac(\vga_ctrl_inst|cnt_v [9]),
	.datad(\vga_ctrl_inst|cnt_v [2]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|always1~1 .lut_mask = 16'h2000;
defparam \vga_ctrl_inst|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N28
cycloneive_lcell_comb \vga_ctrl_inst|pix_data_req~0 (
// Equation(s):
// \vga_ctrl_inst|pix_data_req~0_combout  = (!\vga_ctrl_inst|cnt_v [8] & (!\vga_ctrl_inst|cnt_v [7] & !\vga_ctrl_inst|cnt_v [6]))

	.dataa(\vga_ctrl_inst|cnt_v [8]),
	.datab(gnd),
	.datac(\vga_ctrl_inst|cnt_v [7]),
	.datad(\vga_ctrl_inst|cnt_v [6]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|pix_data_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|pix_data_req~0 .lut_mask = 16'h0005;
defparam \vga_ctrl_inst|pix_data_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N2
cycloneive_lcell_comb \vga_ctrl_inst|always1~0 (
// Equation(s):
// \vga_ctrl_inst|always1~0_combout  = (!\vga_ctrl_inst|cnt_v [1] & (!\vga_ctrl_inst|cnt_v [5] & \vga_ctrl_inst|pix_data_req~0_combout ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_v [1]),
	.datac(\vga_ctrl_inst|cnt_v [5]),
	.datad(\vga_ctrl_inst|pix_data_req~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|always1~0 .lut_mask = 16'h0300;
defparam \vga_ctrl_inst|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N14
cycloneive_lcell_comb \vga_ctrl_inst|cnt_v[9]~0 (
// Equation(s):
// \vga_ctrl_inst|cnt_v[9]~0_combout  = ((\vga_ctrl_inst|always1~1_combout  & (\vga_ctrl_inst|always1~0_combout  & !\vga_ctrl_inst|cnt_v [0]))) # (!\vga_ctrl_inst|Equal0~3_combout )

	.dataa(\vga_ctrl_inst|always1~1_combout ),
	.datab(\vga_ctrl_inst|always1~0_combout ),
	.datac(\vga_ctrl_inst|cnt_v [0]),
	.datad(\vga_ctrl_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt_v[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[9]~0 .lut_mask = 16'h08FF;
defparam \vga_ctrl_inst|cnt_v[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N6
cycloneive_lcell_comb \vga_ctrl_inst|cnt_v[3]~8 (
// Equation(s):
// \vga_ctrl_inst|cnt_v[3]~8_combout  = (\vga_ctrl_inst|cnt_v[9]~0_combout  & (((\vga_ctrl_inst|cnt_v [3] & !\vga_ctrl_inst|Equal0~3_combout )))) # (!\vga_ctrl_inst|cnt_v[9]~0_combout  & ((\vga_ctrl_inst|Add1~6_combout ) # ((\vga_ctrl_inst|cnt_v [3] & 
// !\vga_ctrl_inst|Equal0~3_combout ))))

	.dataa(\vga_ctrl_inst|cnt_v[9]~0_combout ),
	.datab(\vga_ctrl_inst|Add1~6_combout ),
	.datac(\vga_ctrl_inst|cnt_v [3]),
	.datad(\vga_ctrl_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt_v[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[3]~8 .lut_mask = 16'h44F4;
defparam \vga_ctrl_inst|cnt_v[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N7
dffeas \vga_ctrl_inst|cnt_v[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt_v[3]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_v [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[3] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_v[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N10
cycloneive_lcell_comb \vga_ctrl_inst|LessThan6~0 (
// Equation(s):
// \vga_ctrl_inst|LessThan6~0_combout  = (!\vga_ctrl_inst|cnt_v [3] & (!\vga_ctrl_inst|cnt_v [4] & !\vga_ctrl_inst|cnt_v [2]))

	.dataa(\vga_ctrl_inst|cnt_v [3]),
	.datab(gnd),
	.datac(\vga_ctrl_inst|cnt_v [4]),
	.datad(\vga_ctrl_inst|cnt_v [2]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan6~0 .lut_mask = 16'h0005;
defparam \vga_ctrl_inst|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N28
cycloneive_lcell_comb \vga_ctrl_inst|LessThan1~0 (
// Equation(s):
// \vga_ctrl_inst|LessThan1~0_combout  = ((\vga_ctrl_inst|cnt_v [9]) # (!\vga_ctrl_inst|always1~0_combout )) # (!\vga_ctrl_inst|LessThan6~0_combout )

	.dataa(\vga_ctrl_inst|LessThan6~0_combout ),
	.datab(\vga_ctrl_inst|always1~0_combout ),
	.datac(\vga_ctrl_inst|cnt_v [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ctrl_inst|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan1~0 .lut_mask = 16'hF7F7;
defparam \vga_ctrl_inst|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N24
cycloneive_lcell_comb \vga_ctrl_inst|LessThan6~1 (
// Equation(s):
// \vga_ctrl_inst|LessThan6~1_combout  = (\vga_ctrl_inst|LessThan6~0_combout  & ((!\vga_ctrl_inst|cnt_v [1]) # (!\vga_ctrl_inst|cnt_v [0])))

	.dataa(\vga_ctrl_inst|LessThan6~0_combout ),
	.datab(gnd),
	.datac(\vga_ctrl_inst|cnt_v [0]),
	.datad(\vga_ctrl_inst|cnt_v [1]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan6~1 .lut_mask = 16'h0AAA;
defparam \vga_ctrl_inst|LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N26
cycloneive_lcell_comb \vga_ctrl_inst|pix_data_req~1 (
// Equation(s):
// \vga_ctrl_inst|pix_data_req~1_combout  = (\vga_ctrl_inst|pix_data_req~0_combout  & ((\vga_ctrl_inst|cnt_v [5] & ((\vga_ctrl_inst|cnt_v [9]) # (\vga_ctrl_inst|LessThan6~1_combout ))) # (!\vga_ctrl_inst|cnt_v [5] & ((!\vga_ctrl_inst|LessThan6~1_combout ) # 
// (!\vga_ctrl_inst|cnt_v [9]))))) # (!\vga_ctrl_inst|pix_data_req~0_combout  & (((\vga_ctrl_inst|cnt_v [9]))))

	.dataa(\vga_ctrl_inst|cnt_v [5]),
	.datab(\vga_ctrl_inst|pix_data_req~0_combout ),
	.datac(\vga_ctrl_inst|cnt_v [9]),
	.datad(\vga_ctrl_inst|LessThan6~1_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|pix_data_req~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|pix_data_req~1 .lut_mask = 16'hBCF4;
defparam \vga_ctrl_inst|pix_data_req~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N2
cycloneive_lcell_comb \vga_ctrl_inst|LessThan2~1 (
// Equation(s):
// \vga_ctrl_inst|LessThan2~1_combout  = (!\vga_ctrl_inst|cnt_h [5] & (!\vga_ctrl_inst|cnt_h [6] & !\vga_ctrl_inst|cnt_h [4]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [5]),
	.datac(\vga_ctrl_inst|cnt_h [6]),
	.datad(\vga_ctrl_inst|cnt_h [4]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan2~1 .lut_mask = 16'h0003;
defparam \vga_ctrl_inst|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N22
cycloneive_lcell_comb \vga_ctrl_inst|Equal0~0 (
// Equation(s):
// \vga_ctrl_inst|Equal0~0_combout  = (\vga_ctrl_inst|cnt_h [9] & \vga_ctrl_inst|cnt_h [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ctrl_inst|cnt_h [9]),
	.datad(\vga_ctrl_inst|cnt_h [8]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Equal0~0 .lut_mask = 16'hF000;
defparam \vga_ctrl_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N30
cycloneive_lcell_comb \vga_ctrl_inst|pix_data_req~2 (
// Equation(s):
// \vga_ctrl_inst|pix_data_req~2_combout  = (\vga_ctrl_inst|cnt_h [7] & (!\vga_ctrl_inst|Equal0~0_combout  & ((\vga_ctrl_inst|Equal0~1_combout ) # (!\vga_ctrl_inst|LessThan2~1_combout )))) # (!\vga_ctrl_inst|cnt_h [7] & (\vga_ctrl_inst|LessThan2~1_combout  & 
// (!\vga_ctrl_inst|Equal0~1_combout  & \vga_ctrl_inst|Equal0~0_combout )))

	.dataa(\vga_ctrl_inst|cnt_h [7]),
	.datab(\vga_ctrl_inst|LessThan2~1_combout ),
	.datac(\vga_ctrl_inst|Equal0~1_combout ),
	.datad(\vga_ctrl_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|pix_data_req~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|pix_data_req~2 .lut_mask = 16'h04A2;
defparam \vga_ctrl_inst|pix_data_req~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N22
cycloneive_lcell_comb \vga_ctrl_inst|pix_data_req~3 (
// Equation(s):
// \vga_ctrl_inst|pix_data_req~3_combout  = (!\vga_ctrl_inst|pix_data_req~1_combout  & ((\vga_ctrl_inst|pix_data_req~2_combout  & ((!\vga_ctrl_inst|Equal0~0_combout ) # (!\vga_ctrl_inst|LessThan2~0_combout ))) # (!\vga_ctrl_inst|pix_data_req~2_combout  & 
// (!\vga_ctrl_inst|LessThan2~0_combout  & !\vga_ctrl_inst|Equal0~0_combout ))))

	.dataa(\vga_ctrl_inst|pix_data_req~1_combout ),
	.datab(\vga_ctrl_inst|pix_data_req~2_combout ),
	.datac(\vga_ctrl_inst|LessThan2~0_combout ),
	.datad(\vga_ctrl_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|pix_data_req~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|pix_data_req~3 .lut_mask = 16'h0445;
defparam \vga_ctrl_inst|pix_data_req~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
cycloneive_lcell_comb \vga_ctrl_inst|Add2~0 (
// Equation(s):
// \vga_ctrl_inst|Add2~0_combout  = \vga_ctrl_inst|cnt_h [0] $ (VCC)
// \vga_ctrl_inst|Add2~1  = CARRY(\vga_ctrl_inst|cnt_h [0])

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Add2~0_combout ),
	.cout(\vga_ctrl_inst|Add2~1 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~0 .lut_mask = 16'h33CC;
defparam \vga_ctrl_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N2
cycloneive_lcell_comb \vga_ctrl_inst|Add2~2 (
// Equation(s):
// \vga_ctrl_inst|Add2~2_combout  = (\vga_ctrl_inst|cnt_h [1] & (!\vga_ctrl_inst|Add2~1 )) # (!\vga_ctrl_inst|cnt_h [1] & ((\vga_ctrl_inst|Add2~1 ) # (GND)))
// \vga_ctrl_inst|Add2~3  = CARRY((!\vga_ctrl_inst|Add2~1 ) # (!\vga_ctrl_inst|cnt_h [1]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~1 ),
	.combout(\vga_ctrl_inst|Add2~2_combout ),
	.cout(\vga_ctrl_inst|Add2~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~2 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N4
cycloneive_lcell_comb \vga_ctrl_inst|Add2~4 (
// Equation(s):
// \vga_ctrl_inst|Add2~4_combout  = (\vga_ctrl_inst|cnt_h [2] & (\vga_ctrl_inst|Add2~3  $ (GND))) # (!\vga_ctrl_inst|cnt_h [2] & (!\vga_ctrl_inst|Add2~3  & VCC))
// \vga_ctrl_inst|Add2~5  = CARRY((\vga_ctrl_inst|cnt_h [2] & !\vga_ctrl_inst|Add2~3 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~3 ),
	.combout(\vga_ctrl_inst|Add2~4_combout ),
	.cout(\vga_ctrl_inst|Add2~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~4 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N6
cycloneive_lcell_comb \vga_ctrl_inst|Add2~6 (
// Equation(s):
// \vga_ctrl_inst|Add2~6_combout  = (\vga_ctrl_inst|cnt_h [3] & (!\vga_ctrl_inst|Add2~5 )) # (!\vga_ctrl_inst|cnt_h [3] & ((\vga_ctrl_inst|Add2~5 ) # (GND)))
// \vga_ctrl_inst|Add2~7  = CARRY((!\vga_ctrl_inst|Add2~5 ) # (!\vga_ctrl_inst|cnt_h [3]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~5 ),
	.combout(\vga_ctrl_inst|Add2~6_combout ),
	.cout(\vga_ctrl_inst|Add2~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~6 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N8
cycloneive_lcell_comb \vga_ctrl_inst|Add2~8 (
// Equation(s):
// \vga_ctrl_inst|Add2~8_combout  = (\vga_ctrl_inst|cnt_h [4] & ((GND) # (!\vga_ctrl_inst|Add2~7 ))) # (!\vga_ctrl_inst|cnt_h [4] & (\vga_ctrl_inst|Add2~7  $ (GND)))
// \vga_ctrl_inst|Add2~9  = CARRY((\vga_ctrl_inst|cnt_h [4]) # (!\vga_ctrl_inst|Add2~7 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~7 ),
	.combout(\vga_ctrl_inst|Add2~8_combout ),
	.cout(\vga_ctrl_inst|Add2~9 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~8 .lut_mask = 16'h3CCF;
defparam \vga_ctrl_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
cycloneive_lcell_comb \vga_ctrl_inst|Add2~10 (
// Equation(s):
// \vga_ctrl_inst|Add2~10_combout  = (\vga_ctrl_inst|cnt_h [5] & (\vga_ctrl_inst|Add2~9  & VCC)) # (!\vga_ctrl_inst|cnt_h [5] & (!\vga_ctrl_inst|Add2~9 ))
// \vga_ctrl_inst|Add2~11  = CARRY((!\vga_ctrl_inst|cnt_h [5] & !\vga_ctrl_inst|Add2~9 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~9 ),
	.combout(\vga_ctrl_inst|Add2~10_combout ),
	.cout(\vga_ctrl_inst|Add2~11 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~10 .lut_mask = 16'hC303;
defparam \vga_ctrl_inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N12
cycloneive_lcell_comb \vga_ctrl_inst|Add2~12 (
// Equation(s):
// \vga_ctrl_inst|Add2~12_combout  = (\vga_ctrl_inst|cnt_h [6] & ((GND) # (!\vga_ctrl_inst|Add2~11 ))) # (!\vga_ctrl_inst|cnt_h [6] & (\vga_ctrl_inst|Add2~11  $ (GND)))
// \vga_ctrl_inst|Add2~13  = CARRY((\vga_ctrl_inst|cnt_h [6]) # (!\vga_ctrl_inst|Add2~11 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~11 ),
	.combout(\vga_ctrl_inst|Add2~12_combout ),
	.cout(\vga_ctrl_inst|Add2~13 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~12 .lut_mask = 16'h3CCF;
defparam \vga_ctrl_inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N14
cycloneive_lcell_comb \vga_ctrl_inst|Add2~14 (
// Equation(s):
// \vga_ctrl_inst|Add2~14_combout  = (\vga_ctrl_inst|cnt_h [7] & (!\vga_ctrl_inst|Add2~13 )) # (!\vga_ctrl_inst|cnt_h [7] & ((\vga_ctrl_inst|Add2~13 ) # (GND)))
// \vga_ctrl_inst|Add2~15  = CARRY((!\vga_ctrl_inst|Add2~13 ) # (!\vga_ctrl_inst|cnt_h [7]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~13 ),
	.combout(\vga_ctrl_inst|Add2~14_combout ),
	.cout(\vga_ctrl_inst|Add2~15 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~14 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N16
cycloneive_lcell_comb \vga_ctrl_inst|Add2~16 (
// Equation(s):
// \vga_ctrl_inst|Add2~16_combout  = (\vga_ctrl_inst|cnt_h [8] & ((GND) # (!\vga_ctrl_inst|Add2~15 ))) # (!\vga_ctrl_inst|cnt_h [8] & (\vga_ctrl_inst|Add2~15  $ (GND)))
// \vga_ctrl_inst|Add2~17  = CARRY((\vga_ctrl_inst|cnt_h [8]) # (!\vga_ctrl_inst|Add2~15 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~15 ),
	.combout(\vga_ctrl_inst|Add2~16_combout ),
	.cout(\vga_ctrl_inst|Add2~17 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~16 .lut_mask = 16'h3CCF;
defparam \vga_ctrl_inst|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N18
cycloneive_lcell_comb \vga_ctrl_inst|Add2~18 (
// Equation(s):
// \vga_ctrl_inst|Add2~18_combout  = \vga_ctrl_inst|Add2~17  $ (!\vga_ctrl_inst|cnt_h [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|cnt_h [9]),
	.cin(\vga_ctrl_inst|Add2~17 ),
	.combout(\vga_ctrl_inst|Add2~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~18 .lut_mask = 16'hF00F;
defparam \vga_ctrl_inst|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N12
cycloneive_lcell_comb \vga_pic_inst|pix_data[13]~3 (
// Equation(s):
// \vga_pic_inst|pix_data[13]~3_combout  = (\vga_ctrl_inst|pix_data_req~3_combout  & !\vga_ctrl_inst|Add2~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ctrl_inst|pix_data_req~3_combout ),
	.datad(\vga_ctrl_inst|Add2~18_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|pix_data[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|pix_data[13]~3 .lut_mask = 16'h00F0;
defparam \vga_pic_inst|pix_data[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N10
cycloneive_lcell_comb \vga_pic_inst|LessThan18~0 (
// Equation(s):
// \vga_pic_inst|LessThan18~0_combout  = (\vga_ctrl_inst|Add2~12_combout  & \vga_ctrl_inst|Add2~14_combout )

	.dataa(\vga_ctrl_inst|Add2~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|Add2~14_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|LessThan18~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|LessThan18~0 .lut_mask = 16'hAA00;
defparam \vga_pic_inst|LessThan18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N20
cycloneive_lcell_comb \vga_pic_inst|LessThan10~0 (
// Equation(s):
// \vga_pic_inst|LessThan10~0_combout  = ((\vga_ctrl_inst|Add2~18_combout ) # ((\vga_ctrl_inst|Add2~16_combout ) # (\vga_pic_inst|LessThan18~0_combout ))) # (!\vga_ctrl_inst|pix_data_req~3_combout )

	.dataa(\vga_ctrl_inst|pix_data_req~3_combout ),
	.datab(\vga_ctrl_inst|Add2~18_combout ),
	.datac(\vga_ctrl_inst|Add2~16_combout ),
	.datad(\vga_pic_inst|LessThan18~0_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|LessThan10~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|LessThan10~0 .lut_mask = 16'hFFFD;
defparam \vga_pic_inst|LessThan10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N30
cycloneive_lcell_comb \vga_pic_inst|pix_data~7 (
// Equation(s):
// \vga_pic_inst|pix_data~7_combout  = (\vga_pic_inst|LessThan10~0_combout  & (((\vga_ctrl_inst|Add2~16_combout ) # (!\vga_ctrl_inst|Add2~12_combout )) # (!\vga_pic_inst|pix_data[13]~3_combout )))

	.dataa(\vga_pic_inst|pix_data[13]~3_combout ),
	.datab(\vga_pic_inst|LessThan10~0_combout ),
	.datac(\vga_ctrl_inst|Add2~16_combout ),
	.datad(\vga_ctrl_inst|Add2~12_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|pix_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|pix_data~7 .lut_mask = 16'hC4CC;
defparam \vga_pic_inst|pix_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N8
cycloneive_lcell_comb \vga_pic_inst|pix_data~2 (
// Equation(s):
// \vga_pic_inst|pix_data~2_combout  = (\vga_ctrl_inst|pix_data_req~3_combout  & !\vga_ctrl_inst|Add2~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ctrl_inst|pix_data_req~3_combout ),
	.datad(\vga_ctrl_inst|Add2~14_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|pix_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|pix_data~2 .lut_mask = 16'h00F0;
defparam \vga_pic_inst|pix_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N18
cycloneive_lcell_comb \vga_pic_inst|LessThan21~0 (
// Equation(s):
// \vga_pic_inst|LessThan21~0_combout  = (\vga_ctrl_inst|Add2~12_combout ) # (((\vga_ctrl_inst|Add2~16_combout ) # (\vga_ctrl_inst|Add2~14_combout )) # (!\vga_ctrl_inst|pix_data_req~3_combout ))

	.dataa(\vga_ctrl_inst|Add2~12_combout ),
	.datab(\vga_ctrl_inst|pix_data_req~3_combout ),
	.datac(\vga_ctrl_inst|Add2~16_combout ),
	.datad(\vga_ctrl_inst|Add2~14_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|LessThan21~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|LessThan21~0 .lut_mask = 16'hFFFB;
defparam \vga_pic_inst|LessThan21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N20
cycloneive_lcell_comb \vga_pic_inst|pix_data~4 (
// Equation(s):
// \vga_pic_inst|pix_data~4_combout  = ((\vga_pic_inst|LessThan21~0_combout  & ((\vga_ctrl_inst|Add2~16_combout ) # (!\vga_pic_inst|pix_data~2_combout )))) # (!\vga_pic_inst|pix_data[13]~3_combout )

	.dataa(\vga_ctrl_inst|Add2~16_combout ),
	.datab(\vga_pic_inst|pix_data~2_combout ),
	.datac(\vga_pic_inst|pix_data[13]~3_combout ),
	.datad(\vga_pic_inst|LessThan21~0_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|pix_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|pix_data~4 .lut_mask = 16'hBF0F;
defparam \vga_pic_inst|pix_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N14
cycloneive_lcell_comb \vga_pic_inst|pix_data[13]~5 (
// Equation(s):
// \vga_pic_inst|pix_data[13]~5_combout  = (\vga_ctrl_inst|pix_data_req~3_combout  & (!\vga_ctrl_inst|Add2~18_combout  & ((!\vga_ctrl_inst|Add2~14_combout ) # (!\vga_ctrl_inst|Add2~16_combout ))))

	.dataa(\vga_ctrl_inst|pix_data_req~3_combout ),
	.datab(\vga_ctrl_inst|Add2~18_combout ),
	.datac(\vga_ctrl_inst|Add2~16_combout ),
	.datad(\vga_ctrl_inst|Add2~14_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|pix_data[13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|pix_data[13]~5 .lut_mask = 16'h0222;
defparam \vga_pic_inst|pix_data[13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N24
cycloneive_lcell_comb \vga_pic_inst|pix_data~6 (
// Equation(s):
// \vga_pic_inst|pix_data~6_combout  = (\vga_ctrl_inst|pix_data_req~3_combout  & (!\vga_ctrl_inst|Add2~16_combout  & !\vga_ctrl_inst|Add2~14_combout ))

	.dataa(\vga_ctrl_inst|pix_data_req~3_combout ),
	.datab(gnd),
	.datac(\vga_ctrl_inst|Add2~16_combout ),
	.datad(\vga_ctrl_inst|Add2~14_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|pix_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|pix_data~6 .lut_mask = 16'h000A;
defparam \vga_pic_inst|pix_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N6
cycloneive_lcell_comb \vga_pic_inst|pix_data~8 (
// Equation(s):
// \vga_pic_inst|pix_data~8_combout  = (\vga_pic_inst|pix_data~4_combout  & (\vga_pic_inst|pix_data[13]~5_combout  & ((\vga_pic_inst|pix_data~7_combout ) # (\vga_pic_inst|pix_data~6_combout ))))

	.dataa(\vga_pic_inst|pix_data~7_combout ),
	.datab(\vga_pic_inst|pix_data~4_combout ),
	.datac(\vga_pic_inst|pix_data[13]~5_combout ),
	.datad(\vga_pic_inst|pix_data~6_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|pix_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|pix_data~8 .lut_mask = 16'hC080;
defparam \vga_pic_inst|pix_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N20
cycloneive_lcell_comb \vga_pic_inst|pix_data~9 (
// Equation(s):
// \vga_pic_inst|pix_data~9_combout  = (\vga_ctrl_inst|Add2~16_combout  & (\vga_ctrl_inst|pix_data_req~3_combout  & (\vga_ctrl_inst|Add2~14_combout  & !\vga_ctrl_inst|Add2~12_combout )))

	.dataa(\vga_ctrl_inst|Add2~16_combout ),
	.datab(\vga_ctrl_inst|pix_data_req~3_combout ),
	.datac(\vga_ctrl_inst|Add2~14_combout ),
	.datad(\vga_ctrl_inst|Add2~12_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|pix_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|pix_data~9 .lut_mask = 16'h0080;
defparam \vga_pic_inst|pix_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N16
cycloneive_lcell_comb \vga_pic_inst|pix_data~10 (
// Equation(s):
// \vga_pic_inst|pix_data~10_combout  = (\vga_pic_inst|pix_data[13]~5_combout ) # ((\vga_pic_inst|pix_data[13]~3_combout  & (!\vga_pic_inst|pix_data~9_combout )) # (!\vga_pic_inst|pix_data[13]~3_combout  & ((\vga_pic_inst|LessThan21~0_combout ))))

	.dataa(\vga_pic_inst|pix_data~9_combout ),
	.datab(\vga_pic_inst|pix_data[13]~5_combout ),
	.datac(\vga_pic_inst|pix_data[13]~3_combout ),
	.datad(\vga_pic_inst|LessThan21~0_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|pix_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|pix_data~10 .lut_mask = 16'hDFDC;
defparam \vga_pic_inst|pix_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N18
cycloneive_lcell_comb \vga_pic_inst|pix_data~11 (
// Equation(s):
// \vga_pic_inst|pix_data~11_combout  = (\vga_pic_inst|pix_data~8_combout ) # (!\vga_pic_inst|pix_data~10_combout )

	.dataa(\vga_pic_inst|pix_data~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic_inst|pix_data~10_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|pix_data~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|pix_data~11 .lut_mask = 16'hAAFF;
defparam \vga_pic_inst|pix_data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N19
dffeas \vga_pic_inst|pix_data[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|pix_data~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|pix_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|pix_data[2] .is_wysiwyg = "true";
defparam \vga_pic_inst|pix_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N4
cycloneive_lcell_comb \vga_ctrl_inst|Add3~0 (
// Equation(s):
// \vga_ctrl_inst|Add3~0_combout  = (\vga_ctrl_inst|cnt_v [1] & (\vga_ctrl_inst|cnt_v [0] $ (VCC))) # (!\vga_ctrl_inst|cnt_v [1] & (\vga_ctrl_inst|cnt_v [0] & VCC))
// \vga_ctrl_inst|Add3~1  = CARRY((\vga_ctrl_inst|cnt_v [1] & \vga_ctrl_inst|cnt_v [0]))

	.dataa(\vga_ctrl_inst|cnt_v [1]),
	.datab(\vga_ctrl_inst|cnt_v [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Add3~0_combout ),
	.cout(\vga_ctrl_inst|Add3~1 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~0 .lut_mask = 16'h6688;
defparam \vga_ctrl_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N6
cycloneive_lcell_comb \vga_ctrl_inst|Add3~2 (
// Equation(s):
// \vga_ctrl_inst|Add3~2_combout  = (\vga_ctrl_inst|cnt_v [2] & (\vga_ctrl_inst|Add3~1  & VCC)) # (!\vga_ctrl_inst|cnt_v [2] & (!\vga_ctrl_inst|Add3~1 ))
// \vga_ctrl_inst|Add3~3  = CARRY((!\vga_ctrl_inst|cnt_v [2] & !\vga_ctrl_inst|Add3~1 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_v [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add3~1 ),
	.combout(\vga_ctrl_inst|Add3~2_combout ),
	.cout(\vga_ctrl_inst|Add3~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~2 .lut_mask = 16'hC303;
defparam \vga_ctrl_inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N8
cycloneive_lcell_comb \vga_ctrl_inst|Add3~4 (
// Equation(s):
// \vga_ctrl_inst|Add3~4_combout  = (\vga_ctrl_inst|cnt_v [3] & ((GND) # (!\vga_ctrl_inst|Add3~3 ))) # (!\vga_ctrl_inst|cnt_v [3] & (\vga_ctrl_inst|Add3~3  $ (GND)))
// \vga_ctrl_inst|Add3~5  = CARRY((\vga_ctrl_inst|cnt_v [3]) # (!\vga_ctrl_inst|Add3~3 ))

	.dataa(\vga_ctrl_inst|cnt_v [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add3~3 ),
	.combout(\vga_ctrl_inst|Add3~4_combout ),
	.cout(\vga_ctrl_inst|Add3~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~4 .lut_mask = 16'h5AAF;
defparam \vga_ctrl_inst|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
cycloneive_lcell_comb \vga_ctrl_inst|Add3~6 (
// Equation(s):
// \vga_ctrl_inst|Add3~6_combout  = (\vga_ctrl_inst|cnt_v [4] & (\vga_ctrl_inst|Add3~5  & VCC)) # (!\vga_ctrl_inst|cnt_v [4] & (!\vga_ctrl_inst|Add3~5 ))
// \vga_ctrl_inst|Add3~7  = CARRY((!\vga_ctrl_inst|cnt_v [4] & !\vga_ctrl_inst|Add3~5 ))

	.dataa(\vga_ctrl_inst|cnt_v [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add3~5 ),
	.combout(\vga_ctrl_inst|Add3~6_combout ),
	.cout(\vga_ctrl_inst|Add3~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~6 .lut_mask = 16'hA505;
defparam \vga_ctrl_inst|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N12
cycloneive_lcell_comb \vga_ctrl_inst|Add3~8 (
// Equation(s):
// \vga_ctrl_inst|Add3~8_combout  = (\vga_ctrl_inst|cnt_v [5] & (\vga_ctrl_inst|Add3~7  $ (GND))) # (!\vga_ctrl_inst|cnt_v [5] & (!\vga_ctrl_inst|Add3~7  & VCC))
// \vga_ctrl_inst|Add3~9  = CARRY((\vga_ctrl_inst|cnt_v [5] & !\vga_ctrl_inst|Add3~7 ))

	.dataa(\vga_ctrl_inst|cnt_v [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add3~7 ),
	.combout(\vga_ctrl_inst|Add3~8_combout ),
	.cout(\vga_ctrl_inst|Add3~9 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~8 .lut_mask = 16'hA50A;
defparam \vga_ctrl_inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N2
cycloneive_lcell_comb \vga_pic_inst|rd_en~5 (
// Equation(s):
// \vga_pic_inst|rd_en~5_combout  = (\vga_ctrl_inst|Add3~6_combout ) # ((\vga_ctrl_inst|Add3~4_combout ) # ((\vga_ctrl_inst|Add3~0_combout ) # (\vga_ctrl_inst|Add3~2_combout )))

	.dataa(\vga_ctrl_inst|Add3~6_combout ),
	.datab(\vga_ctrl_inst|Add3~4_combout ),
	.datac(\vga_ctrl_inst|Add3~0_combout ),
	.datad(\vga_ctrl_inst|Add3~2_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rd_en~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rd_en~5 .lut_mask = 16'hFFFE;
defparam \vga_pic_inst|rd_en~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N14
cycloneive_lcell_comb \vga_ctrl_inst|Add3~10 (
// Equation(s):
// \vga_ctrl_inst|Add3~10_combout  = (\vga_ctrl_inst|cnt_v [6] & (\vga_ctrl_inst|Add3~9  & VCC)) # (!\vga_ctrl_inst|cnt_v [6] & (!\vga_ctrl_inst|Add3~9 ))
// \vga_ctrl_inst|Add3~11  = CARRY((!\vga_ctrl_inst|cnt_v [6] & !\vga_ctrl_inst|Add3~9 ))

	.dataa(\vga_ctrl_inst|cnt_v [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add3~9 ),
	.combout(\vga_ctrl_inst|Add3~10_combout ),
	.cout(\vga_ctrl_inst|Add3~11 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~10 .lut_mask = 16'hA505;
defparam \vga_ctrl_inst|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
cycloneive_lcell_comb \vga_ctrl_inst|Add3~12 (
// Equation(s):
// \vga_ctrl_inst|Add3~12_combout  = (\vga_ctrl_inst|cnt_v [7] & ((GND) # (!\vga_ctrl_inst|Add3~11 ))) # (!\vga_ctrl_inst|cnt_v [7] & (\vga_ctrl_inst|Add3~11  $ (GND)))
// \vga_ctrl_inst|Add3~13  = CARRY((\vga_ctrl_inst|cnt_v [7]) # (!\vga_ctrl_inst|Add3~11 ))

	.dataa(\vga_ctrl_inst|cnt_v [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add3~11 ),
	.combout(\vga_ctrl_inst|Add3~12_combout ),
	.cout(\vga_ctrl_inst|Add3~13 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~12 .lut_mask = 16'h5AAF;
defparam \vga_ctrl_inst|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N30
cycloneive_lcell_comb \vga_pic_inst|rd_en~6 (
// Equation(s):
// \vga_pic_inst|rd_en~6_combout  = (\vga_ctrl_inst|Add3~12_combout ) # ((\vga_ctrl_inst|Add3~8_combout  & \vga_pic_inst|rd_en~5_combout ))

	.dataa(\vga_ctrl_inst|Add3~8_combout ),
	.datab(\vga_pic_inst|rd_en~5_combout ),
	.datac(gnd),
	.datad(\vga_ctrl_inst|Add3~12_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rd_en~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rd_en~6 .lut_mask = 16'hFF88;
defparam \vga_pic_inst|rd_en~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N18
cycloneive_lcell_comb \vga_ctrl_inst|Add3~14 (
// Equation(s):
// \vga_ctrl_inst|Add3~14_combout  = (\vga_ctrl_inst|cnt_v [8] & (\vga_ctrl_inst|Add3~13  & VCC)) # (!\vga_ctrl_inst|cnt_v [8] & (!\vga_ctrl_inst|Add3~13 ))
// \vga_ctrl_inst|Add3~15  = CARRY((!\vga_ctrl_inst|cnt_v [8] & !\vga_ctrl_inst|Add3~13 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_v [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add3~13 ),
	.combout(\vga_ctrl_inst|Add3~14_combout ),
	.cout(\vga_ctrl_inst|Add3~15 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~14 .lut_mask = 16'hC303;
defparam \vga_ctrl_inst|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
cycloneive_lcell_comb \vga_pic_inst|rd_en~7 (
// Equation(s):
// \vga_pic_inst|rd_en~7_combout  = (\vga_ctrl_inst|Add3~14_combout  & ((\vga_pic_inst|rd_en~6_combout ) # ((\vga_ctrl_inst|Add3~10_combout )))) # (!\vga_ctrl_inst|Add3~14_combout  & (((!\vga_ctrl_inst|Add3~12_combout ))))

	.dataa(\vga_pic_inst|rd_en~6_combout ),
	.datab(\vga_ctrl_inst|Add3~14_combout ),
	.datac(\vga_ctrl_inst|Add3~10_combout ),
	.datad(\vga_ctrl_inst|Add3~12_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rd_en~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rd_en~7 .lut_mask = 16'hC8FB;
defparam \vga_pic_inst|rd_en~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N22
cycloneive_lcell_comb \vga_pic_inst|rd_en~12 (
// Equation(s):
// \vga_pic_inst|rd_en~12_combout  = ((\vga_ctrl_inst|Add2~14_combout ) # (\vga_ctrl_inst|Add2~18_combout )) # (!\vga_ctrl_inst|pix_data_req~3_combout )

	.dataa(gnd),
	.datab(\vga_ctrl_inst|pix_data_req~3_combout ),
	.datac(\vga_ctrl_inst|Add2~14_combout ),
	.datad(\vga_ctrl_inst|Add2~18_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rd_en~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rd_en~12 .lut_mask = 16'hFFF3;
defparam \vga_pic_inst|rd_en~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N20
cycloneive_lcell_comb \vga_ctrl_inst|Add3~16 (
// Equation(s):
// \vga_ctrl_inst|Add3~16_combout  = \vga_ctrl_inst|Add3~15  $ (\vga_ctrl_inst|cnt_v [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|cnt_v [9]),
	.cin(\vga_ctrl_inst|Add3~15 ),
	.combout(\vga_ctrl_inst|Add3~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~16 .lut_mask = 16'h0FF0;
defparam \vga_ctrl_inst|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N26
cycloneive_lcell_comb \vga_pic_inst|rd_en~8 (
// Equation(s):
// \vga_pic_inst|rd_en~8_combout  = (\vga_ctrl_inst|Add3~6_combout  & (((\vga_ctrl_inst|Add3~4_combout  & \vga_ctrl_inst|Add3~2_combout )) # (!\vga_ctrl_inst|Add3~0_combout ))) # (!\vga_ctrl_inst|Add3~6_combout  & (!\vga_ctrl_inst|Add3~0_combout  & 
// ((\vga_ctrl_inst|Add3~4_combout ) # (\vga_ctrl_inst|Add3~2_combout ))))

	.dataa(\vga_ctrl_inst|Add3~6_combout ),
	.datab(\vga_ctrl_inst|Add3~4_combout ),
	.datac(\vga_ctrl_inst|Add3~0_combout ),
	.datad(\vga_ctrl_inst|Add3~2_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rd_en~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rd_en~8 .lut_mask = 16'h8F0E;
defparam \vga_pic_inst|rd_en~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N28
cycloneive_lcell_comb \vga_pic_inst|rd_en~9 (
// Equation(s):
// \vga_pic_inst|rd_en~9_combout  = (\vga_ctrl_inst|Add3~8_combout  & ((\vga_pic_inst|rd_en~8_combout  & ((!\vga_ctrl_inst|Add3~0_combout ))) # (!\vga_pic_inst|rd_en~8_combout  & ((\vga_ctrl_inst|Add3~12_combout ) # (\vga_ctrl_inst|Add3~0_combout ))))) # 
// (!\vga_ctrl_inst|Add3~8_combout  & (((\vga_ctrl_inst|Add3~12_combout ))))

	.dataa(\vga_pic_inst|rd_en~8_combout ),
	.datab(\vga_ctrl_inst|Add3~12_combout ),
	.datac(\vga_ctrl_inst|Add3~0_combout ),
	.datad(\vga_ctrl_inst|Add3~8_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rd_en~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rd_en~9 .lut_mask = 16'h5ECC;
defparam \vga_pic_inst|rd_en~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N22
cycloneive_lcell_comb \vga_pic_inst|rd_en~10 (
// Equation(s):
// \vga_pic_inst|rd_en~10_combout  = ((\vga_ctrl_inst|Add3~16_combout ) # ((!\vga_ctrl_inst|Add3~10_combout  & \vga_pic_inst|rd_en~9_combout ))) # (!\vga_ctrl_inst|Add2~16_combout )

	.dataa(\vga_ctrl_inst|Add2~16_combout ),
	.datab(\vga_ctrl_inst|Add3~16_combout ),
	.datac(\vga_ctrl_inst|Add3~10_combout ),
	.datad(\vga_pic_inst|rd_en~9_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rd_en~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rd_en~10 .lut_mask = 16'hDFDD;
defparam \vga_pic_inst|rd_en~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N30
cycloneive_lcell_comb \vga_pic_inst|rd_en~2 (
// Equation(s):
// \vga_pic_inst|rd_en~2_combout  = (\vga_ctrl_inst|Add2~8_combout  & ((\vga_ctrl_inst|Add2~4_combout ) # (\vga_ctrl_inst|Add2~6_combout ))) # (!\vga_ctrl_inst|Add2~8_combout  & (\vga_ctrl_inst|Add2~4_combout  & \vga_ctrl_inst|Add2~6_combout ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Add2~8_combout ),
	.datac(\vga_ctrl_inst|Add2~4_combout ),
	.datad(\vga_ctrl_inst|Add2~6_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rd_en~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rd_en~2 .lut_mask = 16'hFCC0;
defparam \vga_pic_inst|rd_en~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N24
cycloneive_lcell_comb \vga_pic_inst|rd_en~3 (
// Equation(s):
// \vga_pic_inst|rd_en~3_combout  = (\vga_ctrl_inst|Add2~12_combout  & ((\vga_ctrl_inst|Add2~0_combout ) # ((\vga_pic_inst|rd_en~2_combout ) # (\vga_ctrl_inst|Add2~2_combout )))) # (!\vga_ctrl_inst|Add2~12_combout  & (\vga_pic_inst|rd_en~2_combout  & 
// ((\vga_ctrl_inst|Add2~0_combout ) # (\vga_ctrl_inst|Add2~2_combout ))))

	.dataa(\vga_ctrl_inst|Add2~12_combout ),
	.datab(\vga_ctrl_inst|Add2~0_combout ),
	.datac(\vga_pic_inst|rd_en~2_combout ),
	.datad(\vga_ctrl_inst|Add2~2_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rd_en~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rd_en~3 .lut_mask = 16'hFAE8;
defparam \vga_pic_inst|rd_en~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N26
cycloneive_lcell_comb \vga_pic_inst|rd_en~4 (
// Equation(s):
// \vga_pic_inst|rd_en~4_combout  = (\vga_ctrl_inst|Add2~10_combout  & (\vga_pic_inst|rd_en~3_combout  & (\vga_ctrl_inst|Add2~8_combout  & \vga_ctrl_inst|Add2~12_combout ))) # (!\vga_ctrl_inst|Add2~10_combout  & (!\vga_pic_inst|rd_en~3_combout  & 
// (!\vga_ctrl_inst|Add2~8_combout  & !\vga_ctrl_inst|Add2~12_combout )))

	.dataa(\vga_ctrl_inst|Add2~10_combout ),
	.datab(\vga_pic_inst|rd_en~3_combout ),
	.datac(\vga_ctrl_inst|Add2~8_combout ),
	.datad(\vga_ctrl_inst|Add2~12_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rd_en~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rd_en~4 .lut_mask = 16'h8001;
defparam \vga_pic_inst|rd_en~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N0
cycloneive_lcell_comb \vga_pic_inst|rd_en~11 (
// Equation(s):
// \vga_pic_inst|rd_en~11_combout  = (\vga_pic_inst|rd_en~7_combout ) # ((\vga_pic_inst|rd_en~12_combout ) # ((\vga_pic_inst|rd_en~10_combout ) # (\vga_pic_inst|rd_en~4_combout )))

	.dataa(\vga_pic_inst|rd_en~7_combout ),
	.datab(\vga_pic_inst|rd_en~12_combout ),
	.datac(\vga_pic_inst|rd_en~10_combout ),
	.datad(\vga_pic_inst|rd_en~4_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rd_en~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rd_en~11 .lut_mask = 16'hFFFE;
defparam \vga_pic_inst|rd_en~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N1
dffeas \vga_pic_inst|pic_valid (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|rd_en~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|pic_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|pic_valid .is_wysiwyg = "true";
defparam \vga_pic_inst|pic_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N6
cycloneive_lcell_comb \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store~0 (
// Equation(s):
// \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store~0_combout  = !\vga_pic_inst|rd_en~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic_inst|rd_en~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store~0 .lut_mask = 16'h0F0F;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N7
dffeas \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N2
cycloneive_lcell_comb \vga_pic_inst|Add0~0 (
// Equation(s):
// \vga_pic_inst|Add0~0_combout  = \vga_pic_inst|rom_addr [0] $ (VCC)
// \vga_pic_inst|Add0~1  = CARRY(\vga_pic_inst|rom_addr [0])

	.dataa(gnd),
	.datab(\vga_pic_inst|rom_addr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic_inst|Add0~0_combout ),
	.cout(\vga_pic_inst|Add0~1 ));
// synopsys translate_off
defparam \vga_pic_inst|Add0~0 .lut_mask = 16'h33CC;
defparam \vga_pic_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N2
cycloneive_lcell_comb \vga_pic_inst|rom_addr[0]~1 (
// Equation(s):
// \vga_pic_inst|rom_addr[0]~1_combout  = (!\vga_pic_inst|Equal0~4_combout  & ((\vga_pic_inst|rd_en~11_combout  & (\vga_pic_inst|rom_addr [0])) # (!\vga_pic_inst|rd_en~11_combout  & ((\vga_pic_inst|Add0~0_combout )))))

	.dataa(\vga_pic_inst|Equal0~4_combout ),
	.datab(\vga_pic_inst|rd_en~11_combout ),
	.datac(\vga_pic_inst|rom_addr [0]),
	.datad(\vga_pic_inst|Add0~0_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rom_addr[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[0]~1 .lut_mask = 16'h5140;
defparam \vga_pic_inst|rom_addr[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N3
dffeas \vga_pic_inst|rom_addr[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|rom_addr[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[0] .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N22
cycloneive_lcell_comb \vga_pic_inst|Equal0~0 (
// Equation(s):
// \vga_pic_inst|Equal0~0_combout  = (\vga_pic_inst|rom_addr [0] & (\vga_pic_inst|rom_addr [13] & (!\vga_pic_inst|rom_addr [12] & !\vga_pic_inst|rom_addr [11])))

	.dataa(\vga_pic_inst|rom_addr [0]),
	.datab(\vga_pic_inst|rom_addr [13]),
	.datac(\vga_pic_inst|rom_addr [12]),
	.datad(\vga_pic_inst|rom_addr [11]),
	.cin(gnd),
	.combout(\vga_pic_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|Equal0~0 .lut_mask = 16'h0008;
defparam \vga_pic_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N4
cycloneive_lcell_comb \vga_pic_inst|Add0~2 (
// Equation(s):
// \vga_pic_inst|Add0~2_combout  = (\vga_pic_inst|rom_addr [1] & (!\vga_pic_inst|Add0~1 )) # (!\vga_pic_inst|rom_addr [1] & ((\vga_pic_inst|Add0~1 ) # (GND)))
// \vga_pic_inst|Add0~3  = CARRY((!\vga_pic_inst|Add0~1 ) # (!\vga_pic_inst|rom_addr [1]))

	.dataa(gnd),
	.datab(\vga_pic_inst|rom_addr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic_inst|Add0~1 ),
	.combout(\vga_pic_inst|Add0~2_combout ),
	.cout(\vga_pic_inst|Add0~3 ));
// synopsys translate_off
defparam \vga_pic_inst|Add0~2 .lut_mask = 16'h3C3F;
defparam \vga_pic_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N26
cycloneive_lcell_comb \vga_pic_inst|rom_addr[1]~2 (
// Equation(s):
// \vga_pic_inst|rom_addr[1]~2_combout  = (!\vga_pic_inst|Equal0~4_combout  & ((\vga_pic_inst|rd_en~11_combout  & ((\vga_pic_inst|rom_addr [1]))) # (!\vga_pic_inst|rd_en~11_combout  & (\vga_pic_inst|Add0~2_combout ))))

	.dataa(\vga_pic_inst|Add0~2_combout ),
	.datab(\vga_pic_inst|Equal0~4_combout ),
	.datac(\vga_pic_inst|rom_addr [1]),
	.datad(\vga_pic_inst|rd_en~11_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rom_addr[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[1]~2 .lut_mask = 16'h3022;
defparam \vga_pic_inst|rom_addr[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N27
dffeas \vga_pic_inst|rom_addr[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|rom_addr[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[1] .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
cycloneive_lcell_comb \vga_pic_inst|Add0~4 (
// Equation(s):
// \vga_pic_inst|Add0~4_combout  = (\vga_pic_inst|rom_addr [2] & (\vga_pic_inst|Add0~3  $ (GND))) # (!\vga_pic_inst|rom_addr [2] & (!\vga_pic_inst|Add0~3  & VCC))
// \vga_pic_inst|Add0~5  = CARRY((\vga_pic_inst|rom_addr [2] & !\vga_pic_inst|Add0~3 ))

	.dataa(\vga_pic_inst|rom_addr [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic_inst|Add0~3 ),
	.combout(\vga_pic_inst|Add0~4_combout ),
	.cout(\vga_pic_inst|Add0~5 ));
// synopsys translate_off
defparam \vga_pic_inst|Add0~4 .lut_mask = 16'hA50A;
defparam \vga_pic_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cycloneive_lcell_comb \vga_pic_inst|rom_addr[2]~3 (
// Equation(s):
// \vga_pic_inst|rom_addr[2]~3_combout  = (!\vga_pic_inst|Equal0~4_combout  & ((\vga_pic_inst|rd_en~11_combout  & ((\vga_pic_inst|rom_addr [2]))) # (!\vga_pic_inst|rd_en~11_combout  & (\vga_pic_inst|Add0~4_combout ))))

	.dataa(\vga_pic_inst|Add0~4_combout ),
	.datab(\vga_pic_inst|Equal0~4_combout ),
	.datac(\vga_pic_inst|rom_addr [2]),
	.datad(\vga_pic_inst|rd_en~11_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rom_addr[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[2]~3 .lut_mask = 16'h3022;
defparam \vga_pic_inst|rom_addr[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N13
dffeas \vga_pic_inst|rom_addr[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|rom_addr[2]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[2] .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N8
cycloneive_lcell_comb \vga_pic_inst|Add0~6 (
// Equation(s):
// \vga_pic_inst|Add0~6_combout  = (\vga_pic_inst|rom_addr [3] & (!\vga_pic_inst|Add0~5 )) # (!\vga_pic_inst|rom_addr [3] & ((\vga_pic_inst|Add0~5 ) # (GND)))
// \vga_pic_inst|Add0~7  = CARRY((!\vga_pic_inst|Add0~5 ) # (!\vga_pic_inst|rom_addr [3]))

	.dataa(\vga_pic_inst|rom_addr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic_inst|Add0~5 ),
	.combout(\vga_pic_inst|Add0~6_combout ),
	.cout(\vga_pic_inst|Add0~7 ));
// synopsys translate_off
defparam \vga_pic_inst|Add0~6 .lut_mask = 16'h5A5F;
defparam \vga_pic_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N30
cycloneive_lcell_comb \vga_pic_inst|rom_addr[3]~4 (
// Equation(s):
// \vga_pic_inst|rom_addr[3]~4_combout  = (!\vga_pic_inst|Equal0~4_combout  & ((\vga_pic_inst|rd_en~11_combout  & ((\vga_pic_inst|rom_addr [3]))) # (!\vga_pic_inst|rd_en~11_combout  & (\vga_pic_inst|Add0~6_combout ))))

	.dataa(\vga_pic_inst|Add0~6_combout ),
	.datab(\vga_pic_inst|Equal0~4_combout ),
	.datac(\vga_pic_inst|rom_addr [3]),
	.datad(\vga_pic_inst|rd_en~11_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rom_addr[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[3]~4 .lut_mask = 16'h3022;
defparam \vga_pic_inst|rom_addr[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N31
dffeas \vga_pic_inst|rom_addr[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|rom_addr[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[3] .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cycloneive_lcell_comb \vga_pic_inst|Add0~8 (
// Equation(s):
// \vga_pic_inst|Add0~8_combout  = (\vga_pic_inst|rom_addr [4] & (\vga_pic_inst|Add0~7  $ (GND))) # (!\vga_pic_inst|rom_addr [4] & (!\vga_pic_inst|Add0~7  & VCC))
// \vga_pic_inst|Add0~9  = CARRY((\vga_pic_inst|rom_addr [4] & !\vga_pic_inst|Add0~7 ))

	.dataa(gnd),
	.datab(\vga_pic_inst|rom_addr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic_inst|Add0~7 ),
	.combout(\vga_pic_inst|Add0~8_combout ),
	.cout(\vga_pic_inst|Add0~9 ));
// synopsys translate_off
defparam \vga_pic_inst|Add0~8 .lut_mask = 16'hC30C;
defparam \vga_pic_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N24
cycloneive_lcell_comb \vga_pic_inst|rom_addr[4]~5 (
// Equation(s):
// \vga_pic_inst|rom_addr[4]~5_combout  = (!\vga_pic_inst|Equal0~4_combout  & ((\vga_pic_inst|rd_en~11_combout  & ((\vga_pic_inst|rom_addr [4]))) # (!\vga_pic_inst|rd_en~11_combout  & (\vga_pic_inst|Add0~8_combout ))))

	.dataa(\vga_pic_inst|Equal0~4_combout ),
	.datab(\vga_pic_inst|Add0~8_combout ),
	.datac(\vga_pic_inst|rom_addr [4]),
	.datad(\vga_pic_inst|rd_en~11_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rom_addr[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[4]~5 .lut_mask = 16'h5044;
defparam \vga_pic_inst|rom_addr[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N25
dffeas \vga_pic_inst|rom_addr[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|rom_addr[4]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[4] .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cycloneive_lcell_comb \vga_pic_inst|Add0~10 (
// Equation(s):
// \vga_pic_inst|Add0~10_combout  = (\vga_pic_inst|rom_addr [5] & (!\vga_pic_inst|Add0~9 )) # (!\vga_pic_inst|rom_addr [5] & ((\vga_pic_inst|Add0~9 ) # (GND)))
// \vga_pic_inst|Add0~11  = CARRY((!\vga_pic_inst|Add0~9 ) # (!\vga_pic_inst|rom_addr [5]))

	.dataa(gnd),
	.datab(\vga_pic_inst|rom_addr [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic_inst|Add0~9 ),
	.combout(\vga_pic_inst|Add0~10_combout ),
	.cout(\vga_pic_inst|Add0~11 ));
// synopsys translate_off
defparam \vga_pic_inst|Add0~10 .lut_mask = 16'h3C3F;
defparam \vga_pic_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N2
cycloneive_lcell_comb \vga_pic_inst|rom_addr[5]~6 (
// Equation(s):
// \vga_pic_inst|rom_addr[5]~6_combout  = (!\vga_pic_inst|Equal0~4_combout  & ((\vga_pic_inst|rd_en~11_combout  & ((\vga_pic_inst|rom_addr [5]))) # (!\vga_pic_inst|rd_en~11_combout  & (\vga_pic_inst|Add0~10_combout ))))

	.dataa(\vga_pic_inst|Add0~10_combout ),
	.datab(\vga_pic_inst|Equal0~4_combout ),
	.datac(\vga_pic_inst|rom_addr [5]),
	.datad(\vga_pic_inst|rd_en~11_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rom_addr[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[5]~6 .lut_mask = 16'h3022;
defparam \vga_pic_inst|rom_addr[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N3
dffeas \vga_pic_inst|rom_addr[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|rom_addr[5]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[5] .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N14
cycloneive_lcell_comb \vga_pic_inst|Add0~12 (
// Equation(s):
// \vga_pic_inst|Add0~12_combout  = (\vga_pic_inst|rom_addr [6] & (\vga_pic_inst|Add0~11  $ (GND))) # (!\vga_pic_inst|rom_addr [6] & (!\vga_pic_inst|Add0~11  & VCC))
// \vga_pic_inst|Add0~13  = CARRY((\vga_pic_inst|rom_addr [6] & !\vga_pic_inst|Add0~11 ))

	.dataa(\vga_pic_inst|rom_addr [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic_inst|Add0~11 ),
	.combout(\vga_pic_inst|Add0~12_combout ),
	.cout(\vga_pic_inst|Add0~13 ));
// synopsys translate_off
defparam \vga_pic_inst|Add0~12 .lut_mask = 16'hA50A;
defparam \vga_pic_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cycloneive_lcell_comb \vga_pic_inst|rom_addr[6]~7 (
// Equation(s):
// \vga_pic_inst|rom_addr[6]~7_combout  = (!\vga_pic_inst|Equal0~4_combout  & ((\vga_pic_inst|rd_en~11_combout  & ((\vga_pic_inst|rom_addr [6]))) # (!\vga_pic_inst|rd_en~11_combout  & (\vga_pic_inst|Add0~12_combout ))))

	.dataa(\vga_pic_inst|Equal0~4_combout ),
	.datab(\vga_pic_inst|Add0~12_combout ),
	.datac(\vga_pic_inst|rom_addr [6]),
	.datad(\vga_pic_inst|rd_en~11_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rom_addr[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[6]~7 .lut_mask = 16'h5044;
defparam \vga_pic_inst|rom_addr[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N29
dffeas \vga_pic_inst|rom_addr[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|rom_addr[6]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[6] .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N16
cycloneive_lcell_comb \vga_pic_inst|Add0~14 (
// Equation(s):
// \vga_pic_inst|Add0~14_combout  = (\vga_pic_inst|rom_addr [7] & (!\vga_pic_inst|Add0~13 )) # (!\vga_pic_inst|rom_addr [7] & ((\vga_pic_inst|Add0~13 ) # (GND)))
// \vga_pic_inst|Add0~15  = CARRY((!\vga_pic_inst|Add0~13 ) # (!\vga_pic_inst|rom_addr [7]))

	.dataa(gnd),
	.datab(\vga_pic_inst|rom_addr [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic_inst|Add0~13 ),
	.combout(\vga_pic_inst|Add0~14_combout ),
	.cout(\vga_pic_inst|Add0~15 ));
// synopsys translate_off
defparam \vga_pic_inst|Add0~14 .lut_mask = 16'h3C3F;
defparam \vga_pic_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N6
cycloneive_lcell_comb \vga_pic_inst|rom_addr[7]~8 (
// Equation(s):
// \vga_pic_inst|rom_addr[7]~8_combout  = (!\vga_pic_inst|Equal0~4_combout  & ((\vga_pic_inst|rd_en~11_combout  & ((\vga_pic_inst|rom_addr [7]))) # (!\vga_pic_inst|rd_en~11_combout  & (\vga_pic_inst|Add0~14_combout ))))

	.dataa(\vga_pic_inst|Add0~14_combout ),
	.datab(\vga_pic_inst|Equal0~4_combout ),
	.datac(\vga_pic_inst|rom_addr [7]),
	.datad(\vga_pic_inst|rd_en~11_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rom_addr[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[7]~8 .lut_mask = 16'h3022;
defparam \vga_pic_inst|rom_addr[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N7
dffeas \vga_pic_inst|rom_addr[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|rom_addr[7]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[7] .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cycloneive_lcell_comb \vga_pic_inst|Add0~16 (
// Equation(s):
// \vga_pic_inst|Add0~16_combout  = (\vga_pic_inst|rom_addr [8] & (\vga_pic_inst|Add0~15  $ (GND))) # (!\vga_pic_inst|rom_addr [8] & (!\vga_pic_inst|Add0~15  & VCC))
// \vga_pic_inst|Add0~17  = CARRY((\vga_pic_inst|rom_addr [8] & !\vga_pic_inst|Add0~15 ))

	.dataa(\vga_pic_inst|rom_addr [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic_inst|Add0~15 ),
	.combout(\vga_pic_inst|Add0~16_combout ),
	.cout(\vga_pic_inst|Add0~17 ));
// synopsys translate_off
defparam \vga_pic_inst|Add0~16 .lut_mask = 16'hA50A;
defparam \vga_pic_inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N8
cycloneive_lcell_comb \vga_pic_inst|rom_addr[8]~9 (
// Equation(s):
// \vga_pic_inst|rom_addr[8]~9_combout  = (!\vga_pic_inst|Equal0~4_combout  & ((\vga_pic_inst|rd_en~11_combout  & ((\vga_pic_inst|rom_addr [8]))) # (!\vga_pic_inst|rd_en~11_combout  & (\vga_pic_inst|Add0~16_combout ))))

	.dataa(\vga_pic_inst|Equal0~4_combout ),
	.datab(\vga_pic_inst|Add0~16_combout ),
	.datac(\vga_pic_inst|rom_addr [8]),
	.datad(\vga_pic_inst|rd_en~11_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rom_addr[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[8]~9 .lut_mask = 16'h5044;
defparam \vga_pic_inst|rom_addr[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N9
dffeas \vga_pic_inst|rom_addr[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|rom_addr[8]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[8] .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N20
cycloneive_lcell_comb \vga_pic_inst|Add0~18 (
// Equation(s):
// \vga_pic_inst|Add0~18_combout  = (\vga_pic_inst|rom_addr [9] & (!\vga_pic_inst|Add0~17 )) # (!\vga_pic_inst|rom_addr [9] & ((\vga_pic_inst|Add0~17 ) # (GND)))
// \vga_pic_inst|Add0~19  = CARRY((!\vga_pic_inst|Add0~17 ) # (!\vga_pic_inst|rom_addr [9]))

	.dataa(gnd),
	.datab(\vga_pic_inst|rom_addr [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic_inst|Add0~17 ),
	.combout(\vga_pic_inst|Add0~18_combout ),
	.cout(\vga_pic_inst|Add0~19 ));
// synopsys translate_off
defparam \vga_pic_inst|Add0~18 .lut_mask = 16'h3C3F;
defparam \vga_pic_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N10
cycloneive_lcell_comb \vga_pic_inst|rom_addr[9]~10 (
// Equation(s):
// \vga_pic_inst|rom_addr[9]~10_combout  = (!\vga_pic_inst|Equal0~4_combout  & ((\vga_pic_inst|rd_en~11_combout  & ((\vga_pic_inst|rom_addr [9]))) # (!\vga_pic_inst|rd_en~11_combout  & (\vga_pic_inst|Add0~18_combout ))))

	.dataa(\vga_pic_inst|Equal0~4_combout ),
	.datab(\vga_pic_inst|Add0~18_combout ),
	.datac(\vga_pic_inst|rom_addr [9]),
	.datad(\vga_pic_inst|rd_en~11_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rom_addr[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[9]~10 .lut_mask = 16'h5044;
defparam \vga_pic_inst|rom_addr[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N11
dffeas \vga_pic_inst|rom_addr[9] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|rom_addr[9]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[9] .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N22
cycloneive_lcell_comb \vga_pic_inst|Add0~20 (
// Equation(s):
// \vga_pic_inst|Add0~20_combout  = (\vga_pic_inst|rom_addr [10] & (\vga_pic_inst|Add0~19  $ (GND))) # (!\vga_pic_inst|rom_addr [10] & (!\vga_pic_inst|Add0~19  & VCC))
// \vga_pic_inst|Add0~21  = CARRY((\vga_pic_inst|rom_addr [10] & !\vga_pic_inst|Add0~19 ))

	.dataa(gnd),
	.datab(\vga_pic_inst|rom_addr [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic_inst|Add0~19 ),
	.combout(\vga_pic_inst|Add0~20_combout ),
	.cout(\vga_pic_inst|Add0~21 ));
// synopsys translate_off
defparam \vga_pic_inst|Add0~20 .lut_mask = 16'hC30C;
defparam \vga_pic_inst|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N20
cycloneive_lcell_comb \vga_pic_inst|rom_addr[10]~11 (
// Equation(s):
// \vga_pic_inst|rom_addr[10]~11_combout  = (!\vga_pic_inst|Equal0~4_combout  & ((\vga_pic_inst|rd_en~11_combout  & ((\vga_pic_inst|rom_addr [10]))) # (!\vga_pic_inst|rd_en~11_combout  & (\vga_pic_inst|Add0~20_combout ))))

	.dataa(\vga_pic_inst|Equal0~4_combout ),
	.datab(\vga_pic_inst|Add0~20_combout ),
	.datac(\vga_pic_inst|rom_addr [10]),
	.datad(\vga_pic_inst|rd_en~11_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rom_addr[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[10]~11 .lut_mask = 16'h5044;
defparam \vga_pic_inst|rom_addr[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N21
dffeas \vga_pic_inst|rom_addr[10] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|rom_addr[10]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[10] .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cycloneive_lcell_comb \vga_pic_inst|Equal0~1 (
// Equation(s):
// \vga_pic_inst|Equal0~1_combout  = (!\vga_pic_inst|rom_addr [7] & (\vga_pic_inst|rom_addr [10] & (\vga_pic_inst|rom_addr [8] & \vga_pic_inst|rom_addr [9])))

	.dataa(\vga_pic_inst|rom_addr [7]),
	.datab(\vga_pic_inst|rom_addr [10]),
	.datac(\vga_pic_inst|rom_addr [8]),
	.datad(\vga_pic_inst|rom_addr [9]),
	.cin(gnd),
	.combout(\vga_pic_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|Equal0~1 .lut_mask = 16'h4000;
defparam \vga_pic_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N4
cycloneive_lcell_comb \vga_pic_inst|Equal0~3 (
// Equation(s):
// \vga_pic_inst|Equal0~3_combout  = (\vga_pic_inst|rom_addr [1] & \vga_pic_inst|rom_addr [2])

	.dataa(\vga_pic_inst|rom_addr [1]),
	.datab(gnd),
	.datac(\vga_pic_inst|rom_addr [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_pic_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|Equal0~3 .lut_mask = 16'hA0A0;
defparam \vga_pic_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N18
cycloneive_lcell_comb \vga_pic_inst|Equal0~2 (
// Equation(s):
// \vga_pic_inst|Equal0~2_combout  = (!\vga_pic_inst|rom_addr [5] & (!\vga_pic_inst|rom_addr [6] & (\vga_pic_inst|rom_addr [3] & !\vga_pic_inst|rom_addr [4])))

	.dataa(\vga_pic_inst|rom_addr [5]),
	.datab(\vga_pic_inst|rom_addr [6]),
	.datac(\vga_pic_inst|rom_addr [3]),
	.datad(\vga_pic_inst|rom_addr [4]),
	.cin(gnd),
	.combout(\vga_pic_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|Equal0~2 .lut_mask = 16'h0010;
defparam \vga_pic_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N14
cycloneive_lcell_comb \vga_pic_inst|Equal0~4 (
// Equation(s):
// \vga_pic_inst|Equal0~4_combout  = (\vga_pic_inst|Equal0~0_combout  & (\vga_pic_inst|Equal0~1_combout  & (\vga_pic_inst|Equal0~3_combout  & \vga_pic_inst|Equal0~2_combout )))

	.dataa(\vga_pic_inst|Equal0~0_combout ),
	.datab(\vga_pic_inst|Equal0~1_combout ),
	.datac(\vga_pic_inst|Equal0~3_combout ),
	.datad(\vga_pic_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|Equal0~4 .lut_mask = 16'h8000;
defparam \vga_pic_inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cycloneive_lcell_comb \vga_pic_inst|Add0~22 (
// Equation(s):
// \vga_pic_inst|Add0~22_combout  = (\vga_pic_inst|rom_addr [11] & (!\vga_pic_inst|Add0~21 )) # (!\vga_pic_inst|rom_addr [11] & ((\vga_pic_inst|Add0~21 ) # (GND)))
// \vga_pic_inst|Add0~23  = CARRY((!\vga_pic_inst|Add0~21 ) # (!\vga_pic_inst|rom_addr [11]))

	.dataa(gnd),
	.datab(\vga_pic_inst|rom_addr [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic_inst|Add0~21 ),
	.combout(\vga_pic_inst|Add0~22_combout ),
	.cout(\vga_pic_inst|Add0~23 ));
// synopsys translate_off
defparam \vga_pic_inst|Add0~22 .lut_mask = 16'h3C3F;
defparam \vga_pic_inst|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N0
cycloneive_lcell_comb \vga_pic_inst|rom_addr[11]~12 (
// Equation(s):
// \vga_pic_inst|rom_addr[11]~12_combout  = (!\vga_pic_inst|Equal0~4_combout  & ((\vga_pic_inst|rd_en~11_combout  & ((\vga_pic_inst|rom_addr [11]))) # (!\vga_pic_inst|rd_en~11_combout  & (\vga_pic_inst|Add0~22_combout ))))

	.dataa(\vga_pic_inst|Equal0~4_combout ),
	.datab(\vga_pic_inst|Add0~22_combout ),
	.datac(\vga_pic_inst|rom_addr [11]),
	.datad(\vga_pic_inst|rd_en~11_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rom_addr[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[11]~12 .lut_mask = 16'h5044;
defparam \vga_pic_inst|rom_addr[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N1
dffeas \vga_pic_inst|rom_addr[11] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|rom_addr[11]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[11] .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N26
cycloneive_lcell_comb \vga_pic_inst|Add0~24 (
// Equation(s):
// \vga_pic_inst|Add0~24_combout  = (\vga_pic_inst|rom_addr [12] & (\vga_pic_inst|Add0~23  $ (GND))) # (!\vga_pic_inst|rom_addr [12] & (!\vga_pic_inst|Add0~23  & VCC))
// \vga_pic_inst|Add0~25  = CARRY((\vga_pic_inst|rom_addr [12] & !\vga_pic_inst|Add0~23 ))

	.dataa(\vga_pic_inst|rom_addr [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic_inst|Add0~23 ),
	.combout(\vga_pic_inst|Add0~24_combout ),
	.cout(\vga_pic_inst|Add0~25 ));
// synopsys translate_off
defparam \vga_pic_inst|Add0~24 .lut_mask = 16'hA50A;
defparam \vga_pic_inst|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N30
cycloneive_lcell_comb \vga_pic_inst|rom_addr[12]~13 (
// Equation(s):
// \vga_pic_inst|rom_addr[12]~13_combout  = (!\vga_pic_inst|Equal0~4_combout  & ((\vga_pic_inst|rd_en~11_combout  & ((\vga_pic_inst|rom_addr [12]))) # (!\vga_pic_inst|rd_en~11_combout  & (\vga_pic_inst|Add0~24_combout ))))

	.dataa(\vga_pic_inst|Add0~24_combout ),
	.datab(\vga_pic_inst|rd_en~11_combout ),
	.datac(\vga_pic_inst|rom_addr [12]),
	.datad(\vga_pic_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rom_addr[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[12]~13 .lut_mask = 16'h00E2;
defparam \vga_pic_inst|rom_addr[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N31
dffeas \vga_pic_inst|rom_addr[12] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|rom_addr[12]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[12] .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N28
cycloneive_lcell_comb \vga_pic_inst|Add0~26 (
// Equation(s):
// \vga_pic_inst|Add0~26_combout  = \vga_pic_inst|rom_addr [13] $ (\vga_pic_inst|Add0~25 )

	.dataa(gnd),
	.datab(\vga_pic_inst|rom_addr [13]),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic_inst|Add0~25 ),
	.combout(\vga_pic_inst|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|Add0~26 .lut_mask = 16'h3C3C;
defparam \vga_pic_inst|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cycloneive_lcell_comb \vga_pic_inst|rom_addr[13]~0 (
// Equation(s):
// \vga_pic_inst|rom_addr[13]~0_combout  = (!\vga_pic_inst|Equal0~4_combout  & ((\vga_pic_inst|rd_en~11_combout  & ((\vga_pic_inst|rom_addr [13]))) # (!\vga_pic_inst|rd_en~11_combout  & (\vga_pic_inst|Add0~26_combout ))))

	.dataa(\vga_pic_inst|Add0~26_combout ),
	.datab(\vga_pic_inst|Equal0~4_combout ),
	.datac(\vga_pic_inst|rom_addr [13]),
	.datad(\vga_pic_inst|rd_en~11_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rom_addr[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[13]~0 .lut_mask = 16'h3022;
defparam \vga_pic_inst|rom_addr[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N17
dffeas \vga_pic_inst|rom_addr[13] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|rom_addr[13]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[13] .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N4
cycloneive_lcell_comb \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1 (
// Equation(s):
// \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout  = (!\vga_pic_inst|rom_addr [13] & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store~q ) # (!\vga_pic_inst|rd_en~11_combout )))

	.dataa(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store~q ),
	.datab(\vga_pic_inst|rd_en~11_combout ),
	.datac(\vga_pic_inst|rom_addr [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1 .lut_mask = 16'h0B0B;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y19_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(!\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../../../Lab5/4_ROM_VGA/Image/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_ptc1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'hFFF44066671390D5C7FFFFFFFFFF934F26BF5E35B67FFFFFFFFFE45A1D4000D6A817FFFFFFFFF9E6C4200001FD541FFFFFFFFF38F0C40000010E4F3FFFFFFFE571B0000000084F7DFFFFFFFFB8C2800000006FFABFFFFFFFE326C000000000D2DEFFFFFFFA3808000000000E3A07FFFFFFAC80000052000052CEFFFFFFF26540001CFC0002A77BFFFFFE982D0000FE47E019AEDFFFFFF670DC7E2FFAE390435FFFFFFD224DBFFFFFFE7F42870FFFFFE2DC1BFFFFFFFFF4166EFFFFFB0F91BB675F1F3F403CBFFFFF96B11BBDFAEDF7F4028B7FFFF96C41BC40AE142F40859FFFFFF9C41BE71AC0DEF4036DBFFFFFB481BE49AE617F402093FFFFB91C1BE245EF;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h41F40028FFFFF1A081BE033E23FF400CFFFFFF94081BFA81EEFAF401561FFFE46201BFBF8F0DDF403305FFFFADA01BE9F1FFACF001097FFFF88801BD2F3FE68F400B55FFFEDCC01BEBFFFFF7F400B85FFFE3D4019FFFFFFFFF00293AFFFD96001BC9FFFFFFC4029B2FFFC41E01BC275F5EFC00399CFFFFA7C01BE6C3E063C4008C6FFFEC2401BEAE5E4E1C400942FFFC93401BE05BF3FCC4009D2FFFE8A401BF5FBE836C4008CAFFFF4E201AF16BCAF1C401064FFFC6C001AF9B3FA2FC401B10FFFF8D401AC30BFCE4C401884FFFE73501BC269F574C401A14FFFF73A01BF1C3F4A3C4021F5FFFEB5301FFD7379EFCC00243FFFF99B004F9FC5FFFF001E9BFFF;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hF4F5802FFF487FFC002165FFFFDD5002FFCBF1FFD007E99FFFFA04C02FEB4CE5FD006903FFFFEBAC02CE83C0D59000BCBFFFF0C4601E202C032B0082BFFFFF440E00E0740B81E008007FFFFC00100007523800000017FFFFD00800004ADC00002802FFFFFD01A8000571980002002FFFFFD06DC00002C400002B04FFFFFC548E0003C9500008D76FFFFFE767C000165B00011439FFFFFE4CE000055EE0001D0C7FFFFFFDD1840037AA80076CA7FFFFFFEB1AE005DD780144F87FFFFFF93B000003F2803A3DC7FFFFFFE2D1840740F8070013FFFFFFFE700C4002C000AE0DBFFFFFFFF002014032001460D1FFFFFFFF900DC300802E0C08BFFFFFFFFE05B7BB00;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h30F6E047FFFFFFFFF830E05DEB02504CFFFFFFFFFFA20E6E6EA80B999FFFFFFFFFFE1441A210813427FFFFFFFFFFE26C2F40F507F5FFFFFFFFFFFE3A03D811E02C1FFFFFFFFFFFF1001B03240393FFFFFFFFFFFF9D06222CA00B7FFFFFFFFFFFFFE475C0D502FFFFFFFFFFFFFFF7CA0C07F13BFFFFFFFFFFFFFFEA0A015044FFFFFFFFFFFFFFFFB1C004C1FFFFFFFFFFFFFFFFFEE93F05DFFFFFFFFFFFFFFFFFFE6C0C9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: FF_X21_Y16_N25
dffeas \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic_inst|rom_addr [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\vga_pic_inst|rd_en~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N0
cycloneive_lcell_comb \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0 (
// Equation(s):
// \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout  = (\vga_pic_inst|rom_addr [13] & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store~q ) # (!\vga_pic_inst|rd_en~11_combout )))

	.dataa(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store~q ),
	.datab(\vga_pic_inst|rd_en~11_combout ),
	.datac(\vga_pic_inst|rom_addr [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0 .lut_mask = 16'hB0B0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y11_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(!\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../../../Lab5/4_ROM_VGA/Image/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_ptc1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7CEDBFFFFFFFFFFFFFFFFFFFB6865CBFFFFFFFFFFFFFFFFF8DC308E17FFFFFFFFFFFFFFFE3065C0B89FFFFFFFFFFFFFFF8F43AF58037FFFFFFFFFFFFFFF168BE73C03FFFFFFFFFFFFFB63A1C1BE41E7FFFFFFFFFFFF1030EF3504A93FFFFFFFFFFFEA6A19AC4C0D8EFFFFFFFFFFFA64A2B160A089F7FFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N24
cycloneive_lcell_comb \vga_ctrl_inst|rgb[0]~0 (
// Equation(s):
// \vga_ctrl_inst|rgb[0]~0_combout  = (!\vga_pic_inst|pic_valid~q  & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) # 
// (!\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\vga_pic_inst|pic_valid~q ),
	.datab(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datac(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[0]~0 .lut_mask = 16'h5404;
defparam \vga_ctrl_inst|rgb[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N16
cycloneive_lcell_comb \vga_ctrl_inst|rgb_valid~0 (
// Equation(s):
// \vga_ctrl_inst|rgb_valid~0_combout  = (\vga_ctrl_inst|Equal0~0_combout  & (!\vga_ctrl_inst|cnt_h [7] & (!\vga_ctrl_inst|LessThan2~0_combout  & \vga_ctrl_inst|LessThan2~1_combout ))) # (!\vga_ctrl_inst|Equal0~0_combout  & (((\vga_ctrl_inst|cnt_h [7] & 
// !\vga_ctrl_inst|LessThan2~1_combout )) # (!\vga_ctrl_inst|LessThan2~0_combout )))

	.dataa(\vga_ctrl_inst|Equal0~0_combout ),
	.datab(\vga_ctrl_inst|cnt_h [7]),
	.datac(\vga_ctrl_inst|LessThan2~0_combout ),
	.datad(\vga_ctrl_inst|LessThan2~1_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb_valid~0 .lut_mask = 16'h0745;
defparam \vga_ctrl_inst|rgb_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N26
cycloneive_lcell_comb \vga_ctrl_inst|rgb_valid~1 (
// Equation(s):
// \vga_ctrl_inst|rgb_valid~1_combout  = (\vga_ctrl_inst|rgb_valid~0_combout  & !\vga_ctrl_inst|pix_data_req~1_combout )

	.dataa(gnd),
	.datab(\vga_ctrl_inst|rgb_valid~0_combout ),
	.datac(gnd),
	.datad(\vga_ctrl_inst|pix_data_req~1_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb_valid~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb_valid~1 .lut_mask = 16'h00CC;
defparam \vga_ctrl_inst|rgb_valid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N12
cycloneive_lcell_comb \vga_ctrl_inst|rgb[0]~1 (
// Equation(s):
// \vga_ctrl_inst|rgb[0]~1_combout  = (\vga_ctrl_inst|rgb_valid~1_combout  & ((\vga_ctrl_inst|rgb[0]~0_combout ) # ((\vga_pic_inst|pix_data [2] & \vga_pic_inst|pic_valid~q ))))

	.dataa(\vga_pic_inst|pix_data [2]),
	.datab(\vga_ctrl_inst|rgb[0]~0_combout ),
	.datac(\vga_pic_inst|pic_valid~q ),
	.datad(\vga_ctrl_inst|rgb_valid~1_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[0]~1 .lut_mask = 16'hEC00;
defparam \vga_ctrl_inst|rgb[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N26
cycloneive_lcell_comb \vga_pic_inst|pix_data~12 (
// Equation(s):
// \vga_pic_inst|pix_data~12_combout  = (!\vga_pic_inst|pix_data[13]~3_combout  & (((!\vga_ctrl_inst|Add2~16_combout  & \vga_pic_inst|pix_data~2_combout )) # (!\vga_pic_inst|LessThan21~0_combout )))

	.dataa(\vga_ctrl_inst|Add2~16_combout ),
	.datab(\vga_pic_inst|pix_data~2_combout ),
	.datac(\vga_pic_inst|pix_data[13]~3_combout ),
	.datad(\vga_pic_inst|LessThan21~0_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|pix_data~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|pix_data~12 .lut_mask = 16'h040F;
defparam \vga_pic_inst|pix_data~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N28
cycloneive_lcell_comb \vga_pic_inst|pix_data~13 (
// Equation(s):
// \vga_pic_inst|pix_data~13_combout  = (!\vga_pic_inst|pix_data[13]~5_combout  & ((\vga_pic_inst|pix_data~12_combout ) # ((\vga_pic_inst|pix_data[13]~3_combout  & \vga_pic_inst|pix_data~9_combout ))))

	.dataa(\vga_pic_inst|pix_data~12_combout ),
	.datab(\vga_pic_inst|pix_data[13]~3_combout ),
	.datac(\vga_pic_inst|pix_data[13]~5_combout ),
	.datad(\vga_pic_inst|pix_data~9_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|pix_data~13_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|pix_data~13 .lut_mask = 16'h0E0A;
defparam \vga_pic_inst|pix_data~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N22
cycloneive_lcell_comb \vga_pic_inst|pix_data~14 (
// Equation(s):
// \vga_pic_inst|pix_data~14_combout  = (\vga_pic_inst|pix_data~8_combout ) # (\vga_pic_inst|pix_data~13_combout )

	.dataa(\vga_pic_inst|pix_data~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic_inst|pix_data~13_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|pix_data~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|pix_data~14 .lut_mask = 16'hFFAA;
defparam \vga_pic_inst|pix_data~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N23
dffeas \vga_pic_inst|pix_data[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|pix_data~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|pix_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|pix_data[4] .is_wysiwyg = "true";
defparam \vga_pic_inst|pix_data[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y14_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(!\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../../../Lab5/4_ROM_VGA/Image/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_ptc1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'hFFFF6E83D31ADD71D3FFFFFFFFFE9327FA7F96CC175FFFFFFFFFDDCEF1BFFF4F7ADEFFFFFFFFFEB1FFDFFFFEFBAA57FFFFFFFF98233FFFFFFDE7F37FFFFFFFFB6DF7FFFFFFFCCD93FFFFFFFF5CD87FFFFFFF9745BFFFFFFFDFE17FFFFFFFFE3F72FFFFFFFDF2E3FFFFFFFFF7DEDFFFFFFFF2CD7FFF8CFFFF8B1F7FFFFFF4D4AFFFE3C3FFFC46CBFFFFFFB1F80001BF40002F0BFFFFFFF65BEC7E1FFCFF8339A3FFFFFF64327FFFFFFFFFB9B4FFFFFFE09D67FFFFFFFFFBE8D8FFFFFEC1FE7FCC5F9F7FBF78FFFFFFA88CE7EFFFFA7BFBE4187FFFF8A9DE7E5BFE9F9FBFF467FFFF0533E7F45FF5C3FBF7D27FFFFAEF3E7F42FD851FBFDA43FFFF383BE7E6E9D7;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'hB3FBFD9D3FFFF807FE7E90DD9F6FBFC3A3FFFEBF77E7EC8DE64AFBFDEFFFFFF54FFE7F2BDF9F5FBFEDF5FFFE7FDFE7EC83FFFAFFFDF9BFFFFC1CFE7E1EDFEFFFBFEEADFFFF707FE7FDFFFFFFFBFF1E1FFFF6BDFE6FFFFFFFFCFFEDADFFFED6BFE4E7FFFFFFCBFF6A3FFFE943FE4DD7BFA77CFFFD2FFFFD791FE4F165FB37CBFEF75FFFD629FE4E747FFB7CBFECC5FFFD029FE4F377E74ECBFEC3DFFFD529FE4F3EFD8F3CBFEDCDFFFDCFBFE4F0BFEFA3CBFFE9FFFFEFEBFE4F717F653CBFE61BFFFEADDFE4E4D9FDD5CBFFE61FFFF22EFE4E15BFA45CBFE5E7FFFFCFEFE4F8D7FD6FCBFCC7BFFFEFD4FE0F637FF77C3FDA49FFFE70EFF2FEBEFFFFEBFE35FFFF;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'hF4A67FEFFFB8FFFEFFFFE5FFFE8BAFFEFFE403FFEFFBD5FFFFF99B3FEFF62133FEFFB07FFFFF16BFFEF5BDDE93EFF9497FFFF65BDFF41FF2FC1AFFBDA3FFFFBFF3FE1FB3D37E1FFBFFFFFFF9FFAFFFF86F0FFFFFFFEFFFFF8FF5FFFF91F2FFFFDFFD7FFFFDFDEFFFFE936FFFFEBFCFFFFFC71EBFFFF73BFFFFE5FAFFFFFEB701FFFCED6FFFFFF0FFFFFFEED6FFFFC458FFFF626DFFFFFF5AB9FFFB4DBFFFC4E3BFFFFFF3BFCBFFE9A5FFFC6983FFFFFFE8BC9FF8511FFE95B8FFFFFFFD2CF4FFFE3F7FC98D4FFFFFFFC97FDBFB3D77FE3EFCFFFFFFFE07E29FFF2FFE1BF9FFFFFFFFFDFD3C3FDDFFA71F67FFFFFFFF9FFFF2FE5FC277F57FFFFFFFFF7AB660FF;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'hC6A5AFCFFFFFFFFFFBBADF6BF13D72BDFFFFFFFFFF9CB19FE0D7E23FBFFFFFFFFFF8F9BDFFF6FF5BEFFFFFFFFFFFEE13D65E68FFF9FFFFFFFFFFFE7EFCE5E1AF269FFFFFFFFFFFFAFFFD3D0EFEF7FFFFFFFFFFFFCEFAEBE4EFF1FFFFFFFFFFFFFE6BF0FFF8FC9FFFFFFFFFFFFFF9B77BEA7FA7FFFFFFFFFFFFFFE66EFFBBA9FFFFFFFFFFFFFFFFF17FFF817FFFFFFFFFFFFFFFFF5BBF56BFFFFFFFFFFFFFFFFFFF4FFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y19_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(!\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "../../../Lab5/4_ROM_VGA/Image/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_ptc1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA8E57FFFFFFFFFFFFFFFFFFFBCF9CCFFFFFFFFFFFFFFFFFFF36017BFFFFFFFFFFFFFFFFFE48BEC7E79FFFFFFFFFFFFFFFAFEC8031617FFFFFFFFFFFFFEAC709339BE9FFFFFFFFFFFFFD50BE857EB1BFFFFFFFFFFFFF76A5FA843719BFFFFFFFFFFFFF178DD6CFB26FFFFFFFFFFFFC0D3C5FFD2FA5CFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N24
cycloneive_lcell_comb \vga_ctrl_inst|rgb[1]~2 (
// Equation(s):
// \vga_ctrl_inst|rgb[1]~2_combout  = (!\vga_pic_inst|pic_valid~q  & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) # 
// (!\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datab(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datad(\vga_pic_inst|pic_valid~q ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[1]~2 .lut_mask = 16'h00E2;
defparam \vga_ctrl_inst|rgb[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N2
cycloneive_lcell_comb \vga_ctrl_inst|rgb[1]~3 (
// Equation(s):
// \vga_ctrl_inst|rgb[1]~3_combout  = (\vga_ctrl_inst|rgb_valid~1_combout  & ((\vga_ctrl_inst|rgb[1]~2_combout ) # ((\vga_pic_inst|pic_valid~q  & \vga_pic_inst|pix_data [4]))))

	.dataa(\vga_pic_inst|pic_valid~q ),
	.datab(\vga_pic_inst|pix_data [4]),
	.datac(\vga_ctrl_inst|rgb_valid~1_combout ),
	.datad(\vga_ctrl_inst|rgb[1]~2_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[1]~3 .lut_mask = 16'hF080;
defparam \vga_ctrl_inst|rgb[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y7_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(!\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../../../Lab5/4_ROM_VGA/Image/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_ptc1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF1CFFFFFFFFFFFFFFFFFFFFE8FFC67FFFFFFFFFFFFFFFFFD59CC86AFFFFFFFFFFFFFFFFF2F6510DD3FFFFFFFFFFFFFFFE49C3C89D5FFFFFFFFFFFFFFF999A0B82833FFFFFFFFFFFFFCF62E3F8688CFFFFFFFFFFFFFFB95A1392C45FFFFFFFFFFFFE0B3FBCC175F11FFFFFFFFFFFC71FAE003DACB4FFFFFFFF;
// synopsys translate_on

// Location: M9K_X27_Y17_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(!\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../../../Lab5/4_ROM_VGA/Image/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_ptc1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'hFFFFC39C30E320AC37FFFFFFFFFFE68B16001B3322FFFFFFFFFFF3584B7FFF94BEE3FFFFFFFFFE6302BFFFFF5464BFFFFFFFFF83BCAFFFFFFF52347FFFFFFFF1641BFFFFFFF57FABFFFFFFFEB904FFFFFFFFCA4D1FFFFFFFE3449FFFFFFFFFC3ADFFFFFFFF0B9FFFFFFFFFFCEB9FFFFFFF815BFFFFFFFFFFD6317FFFFFFB8D7FFFFDEFFFFEA2B7FFFFFF9E07FFFF7FFFFFF9687FFFFFE1243B81FFFF007BCB79FFFFFF54D77FFFFFFFFFBC223FFFFFCBCBF7FFFFFFFFFBD595FFFFFE4F0F7CFFBFFFFFBFA39FFFFFD8B5F7C001F1B7FBF25EFFFFFB543F7F601F637FBFD557FFFFF08BF7F6A1EE31FBF864FFFFF1D07F7F6F1EDA3FBFE417FFFF560FF7F033E8;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h67FBF886BFFFFA917F7F633E6E1FBFF847FFFF6E0FF7F133F1ABFBFD34BFFFE339FF7E203FEA0FBFC60FFFFEA12FF7F1FFFEF5FBFE065FFFF281FF7EDF3FF77FBFF181FFFF151FF7FFFFFFFFFBFFC2BFFFF193FF7FFFFFFFFFBFEB75FFFFF57FF7FFFFFFFFFBFE13FFFFFA27FF7E0FFFFFFFBFE37BFFFEDF5FF7FE1BF07FFBFF36BFFFEA35FF7F49BF37FFBFF233FFFEBD5FF7FC8FF831FBFF3FBFFFEA35FF7F807E701FBFF0A3FFFED07FF7FB07F047FBFE3F3FFFFA07FF7F80FFAE7FBFE0EFFFFFD23FF7F807F823FBFFA0DFFFF5C1FF7FC87F923FBFF9EDFFFF1D3FF7FC0FFB77FBFF1F3FFFE122FF7F80FFFFFFBFE625FFFEAF1FF1FF7F3FFFC3FC595FFF;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'hE130FFFFFFD5FFFDFFF35FFFFF6357FFFFF7F7FFDFFC4CBFFFF85CFFFFFBF3EFFDFFAC47FFFF4A0BFFF97E1F4FDFFE22BFFFF91C7FF7FFCDFFFBFF0057FFFFE001FFFFCCECFFFFF400FFFFFA007FFFF86D0FFFFE8017FFFFF000FFFFBDFFFFFFE002FFFFFC0317FFF9D3E7FFFF602FFFFFE889FFFFCAD4FFFFBC05FFFFFE04D3FFFED35FFFF0943FFFFFF0F51FFFE5B9FFFE9C4BFFFFFF2ED6FFFC814FFFF8F2BFFFFFFF7937FF9DAE7FFB892FFFFFFFBFD13FFB91EFFF6BB67FFFFFFC9D09FF82D07FE45D2FFFFFFFFDA017FCCE8FFAC0EBFFFFFFFF68053FFCDFFF68049FFFFFFFF60086FFE1FFD04013FFFFFFFFA01019FF3FF78B037FFFFFFFFE877437FF;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hFA00302FFFFFFFFFF40B20D802438681FFFFFFFFFFE320301F081AB03FFFFFFFFFFB0F011C09C0FE17FFFFFFFFFFC84833A0BB07E4FFFFFFFFFFFF81032A0690F17FFFFFFFFFFFFB001D62010737FFFFFFFFFFFFF004A80C900EFFFFFFFFFFFFFF1038C113033FFFFFFFFFFFFFFC40741720CFFFFFFFFFFFFFFFF690808C4BFFFFFFFFFFFFFFFFDB800054FFFFFFFFFFFFFFFFFF923F327FFFFFFFFFFFFFFFFFFF8FFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N8
cycloneive_lcell_comb \vga_ctrl_inst|rgb[2]~4 (
// Equation(s):
// \vga_ctrl_inst|rgb[2]~4_combout  = (!\vga_pic_inst|pic_valid~q  & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout )) # 
// (!\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout )))))

	.dataa(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datab(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_pic_inst|pic_valid~q ),
	.datad(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[2]~4 .lut_mask = 16'h0B08;
defparam \vga_ctrl_inst|rgb[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N10
cycloneive_lcell_comb \vga_ctrl_inst|rgb[2]~5 (
// Equation(s):
// \vga_ctrl_inst|rgb[2]~5_combout  = (\vga_ctrl_inst|rgb_valid~1_combout  & ((\vga_ctrl_inst|rgb[2]~4_combout ) # ((\vga_pic_inst|pic_valid~q  & \vga_pic_inst|pix_data [2]))))

	.dataa(\vga_pic_inst|pic_valid~q ),
	.datab(\vga_ctrl_inst|rgb[2]~4_combout ),
	.datac(\vga_pic_inst|pix_data [2]),
	.datad(\vga_ctrl_inst|rgb_valid~1_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[2]~5 .lut_mask = 16'hEC00;
defparam \vga_ctrl_inst|rgb[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y20_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(!\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file = "../../../Lab5/4_ROM_VGA/Image/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_ptc1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFCF003DFFFFFFFFFFFFFFFFFFE6033019FFFFFFFFFFFFFFFFFB0DBD8037FFFFFFFFFFFFFFFC827DD0F8CFFFFFFFFFFFFFFF26E3DF17C17FFFFFFFFFFFFFE8FB7DB13C65FFFFFFFFFFFFFA77D7FF378E37FFFFFFFFFFFF47976333B8CCBFFFFFFFFFFFE8395000031DC1FFFFFFFF;
// synopsys translate_on

// Location: M9K_X27_Y20_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(!\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../../../Lab5/4_ROM_VGA/Image/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_ptc1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'hFFFA31F00FFC03DB1FFFFFFFFFFF4F1C0E001C0FFCBFFFFFFFFFE8D18700001877E5FFFFFFFFFD1F8180000063D32FFFFFFFFFE7D8600000018D19FFFFFFFFFCA608000000063BCFFFFFFFFF9FE20000000011CA3FFFFFFFE1F840000000008B31FFFFFFFC1F080000000004672FFFFFFFE0D1000000000001A1FFFFFFF802200003F0000005C7FFFFFF4C040000FF800008ECBFFFFFF0F887FFFFFFFFFC4783FFFFFEBA80FFFFFFFFFFC27F5FFFFFE7F10FFFFFFFFFFC03E1FFFFFD3E20FFFFFFFFFFC11F2FFFFFC7600FFFFFFFFFFC09D0FFFFFEFA40FFBFFFFFFFC08D9FFFFF8FC00FFBFFFFFFFC04F97FFFF80C80FFBFFFFFFFC04FE7FFFFCFC80FFFFFFF;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'hFFFC027EFFFFF59800FFFFFFFFFFC027EBFFFF1F900FFFFFFFF5FC00783FFFF0F100FFDFFFF7FFC01007FFFF9E000FFFFFFF7FFC01007FFFE99200FFFFFFFFFFC01077FFFEB6200FFFFFFFFFFC013E5FFFE86200FFFFFFFFFFC000F1FFFE36200FFFFFFFFFFC00BC3FFFE7F200FFFFFFFFFFC008F3FFFE3E000FFFFFFFFFFC00973FFFE1C000FFFFFFFFFFC009FBFFFE7E000FFFFFFFFFFC00803FFFE7C000FFFFFFFFFFC00B1BFFFE20200FFFFFFFFFFC009FBFFFE1F200FFFFFFDFFFC009F3FFFE3F200FFFFFFFFFFC011F1FFFEBF200FFFFFFFFFFC013F1FFFEBE000FFFFFFFFFFC013E5FFFF8F800FFFFFFFFFFC011F7FFFF9F900FFFFFFFFFFC013E7FFF;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'hF3C9001FFFE3FFFE002167FFFF1C8001FFF80FFFE0023E3FFFF438801FFC001FFE00046BFFFFC6C001FE00003FE0041CFFFFF8E0400800000004004007FFFF800400000000000008017FFFFE0020000061080000001FFFFFC002000001F080001000FFFFFF0010000013000002403FFFFFE0708000021000000601FFFFFF8FE80000C1400005685FFFFFF1F64000041800009F83FFFFFFDEE2000001000012FCFFFFFFF8FE100001A0000269D7FFFFFFE7E0800011080047B8FFFFFFFF7E0400021000083DBFFFFFFFE3C0300000000301F5FFFFFFFF10188000000044063FFFFFFFFC01C200000018E007FFFFFFFFE00C080000040601FFFFFFFFFD00C81000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h0318703FFFFFFFFFE87BC03803818E07FFFFFFFFFF41000000001DB8FFFFFFFFFFFE1E03E00080FF1FFFFFFFFFFFE1B014C18E0F81FFFFFFFFFFFF4003DC17A078BFFFFFFFFFFFFE003F4172001FFFFFFFFFFFFFE802CC1BA005FFFFFFFFFFFFFFA01E80EA017FFFFFFFFFFFFFFE81980CC05FFFFFFFFFFFFFFFFB01004027FFFFFFFFFFFFFFFFE2000033FFFFFFFFFFFFFFFFFFE3C0F1FFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N28
cycloneive_lcell_comb \vga_ctrl_inst|rgb[3]~6 (
// Equation(s):
// \vga_ctrl_inst|rgb[3]~6_combout  = (!\vga_pic_inst|pic_valid~q  & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout )) # 
// (!\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout )))))

	.dataa(\vga_pic_inst|pic_valid~q ),
	.datab(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datac(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[3]~6 .lut_mask = 16'h4540;
defparam \vga_ctrl_inst|rgb[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N14
cycloneive_lcell_comb \vga_ctrl_inst|rgb[3]~7 (
// Equation(s):
// \vga_ctrl_inst|rgb[3]~7_combout  = (\vga_ctrl_inst|rgb_valid~1_combout  & ((\vga_ctrl_inst|rgb[3]~6_combout ) # ((\vga_pic_inst|pic_valid~q  & \vga_pic_inst|pix_data [4]))))

	.dataa(\vga_pic_inst|pic_valid~q ),
	.datab(\vga_pic_inst|pix_data [4]),
	.datac(\vga_ctrl_inst|rgb_valid~1_combout ),
	.datad(\vga_ctrl_inst|rgb[3]~6_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[3]~7 .lut_mask = 16'hF080;
defparam \vga_ctrl_inst|rgb[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y5_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(!\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file = "../../../Lab5/4_ROM_VGA/Image/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_ptc1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFC0002000FFFFFFFFFFFFFFFFF000020003FFFFFFFFFFFFFFFC004000800FFFFFFFFFFFFFFF00400008003FFFFFFFFFFFFFC00200008000FFFFFFFFFFFFF8000000000007FFFFFFFFFFFF0000000000003FFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y16_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(!\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../../../Lab5/4_ROM_VGA/Image/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_ptc1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'hFFFC0000000000000FFFFFFFFFFF800001FFE000007FFFFFFFFFF02000FFFFE00003FFFFFFFFFE00007FFFFF80081FFFFFFFFFC0001FFFFFFE0080FFFFFFFFF81807FFFFFFF80007FFFFFFFF0001FFFFFFFFE0307FFFFFFFF0003FFFFFFFFF0403FFFFFFFE0007FFFFFFFFF8001FFFFFFFC020FFFFFFFFFFE040FFFFFFFC001FFFFFFFFFFF180FFFFFFF8003FFFFFFFFFFF0107FFFFFF8007FFFFFFFFFFF8007FFFFFF010FFFFFFFFFFFFC003FFFFFF000FFFFFFFFFFFFE003FFFFFE001FFFFFFFFFFFFE001FFFFFE003FFFFFFFFFFFFF021FFFFFC003FFFFFFFFFFFFF020FFFFFC007FFFFFFFFFFFFF800FFFFFC007FFFFFFFFFFFFF800FFFFF8007FFFFFFFF;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hFFFFFC007FFFF860FFFFFFFFFFFFFFC007FFFF800FFFFFFFFFFFFFFE007FFFF800FFFFFFFFFFFFFFE003FFFF001FFFFFFFFFFFFFFE003FFFF061FFFFFFFFFFFFFFE003FFFF081FFFFFFFFFFFFFFE013FFFF001FFFFFFFFFFFFFFF003FFFF081FFFFFFFFFFFFFFF001FFFF001FFFFFFFFFFFFFFF001FFFF003FFFFFFFFFFFFFFF081FFFF003FFFFFFFFFFFFFFF001FFFF003FFFFFFFFFFFFFFF001FFFF003FFFFFFFFFFFFFFF001FFFF001FFFFFFFFFFFFFFF001FFFF001FFFFFFFFFFFFFFF001FFFF001FFFFFFFFFFFFFFE003FFFF001FFFFFFFFFFFFFFE003FFFF001FFFFFFFFFFFFFFE003FFFF001FFFFFFFFFFFFFFE003FFFF000FFFFFFFFFFFFFFE003FFF;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hF800FFFFFFFFFFFFFFC083FFFF800FFFFFFFFFFFFFFC007FFFF8007FFFFFFFFFFFFFC387FFFF8107FFFFFFFFFFFFF8007FFFFC003FFFFFFFFFFFFF800FFFFFC003FFFFFFFFFFFFF000FFFFFC001FFFFF9EF7FFFF000FFFFFE001FFFFFE0F7FFFE001FFFFFE000FFFFFECFFFFFC001FFFFFF0007FFFFDEFFFFFC003FFFFFF0007FFFF3EBFFFF8003FFFFFF8083FFFFBE7FFFF0007FFFFFF8101FFFFFEFFFFE1007FFFFFFC000FFFFE5FFFFC160FFFFFFFC0007FFFEEF7FF8041FFFFFFFE0003FFFDEFFFF0021FFFFFFFF0000FFFFFFFFC0003FFFFFFFF80007FFFFFFF80007FFFFFFFF80001FFFFFFE0000FFFFFFFFFC00007FFFFF80000FFFFFFFFFE00000FFF;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hFC00001FFFFFFFFFF0040007FC000103FFFFFFFFFF80C000000000407FFFFFFFFFFC0000000000000FFFFFFFFFFFF0000800000003FFFFFFFFFFFF8000000840007FFFFFFFFFFFFC0000808C000FFFFFFFFFFFFFF00110004003FFFFFFFFFFFFFFC001000400FFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFC0000001FFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N16
cycloneive_lcell_comb \vga_ctrl_inst|rgb[4]~8 (
// Equation(s):
// \vga_ctrl_inst|rgb[4]~8_combout  = (!\vga_pic_inst|pic_valid~q  & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout )) # 
// (!\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout )))))

	.dataa(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datab(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datac(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_pic_inst|pic_valid~q ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[4]~8 .lut_mask = 16'h00AC;
defparam \vga_ctrl_inst|rgb[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N26
cycloneive_lcell_comb \vga_ctrl_inst|rgb[4]~9 (
// Equation(s):
// \vga_ctrl_inst|rgb[4]~9_combout  = (\vga_ctrl_inst|rgb_valid~1_combout  & ((\vga_ctrl_inst|rgb[4]~8_combout ) # ((\vga_pic_inst|pic_valid~q  & \vga_pic_inst|pix_data [4]))))

	.dataa(\vga_pic_inst|pic_valid~q ),
	.datab(\vga_pic_inst|pix_data [4]),
	.datac(\vga_ctrl_inst|rgb_valid~1_combout ),
	.datad(\vga_ctrl_inst|rgb[4]~8_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[4]~9 .lut_mask = 16'hF080;
defparam \vga_ctrl_inst|rgb[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y18_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(!\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file = "../../../Lab5/4_ROM_VGA/Image/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_ptc1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE66FE9FFFFFFFFFFFFFFFFFFF1648037FFFFFFFFFFFFFFFFFF83CB0C97FFFFFFFFFFFFFFFC7E3D81BD0FFFFFFFFFFFFFFF3A1CD714B8BFFFFFFFFFFFFFF8539D1ABA59FFFFFFFFFFFFF8C44C8209A377FFFFFFFFFFFF654EB51F2179FFFFFFFFFFFFDE1C12ADDB2271FFFFFFFFFFFD4CE2BFFC8DB49FFFFFFFF;
// synopsys translate_on

// Location: M9K_X27_Y21_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(!\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../../../Lab5/4_ROM_VGA/Image/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_ptc1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'hFFF4CBDFCDE8CF2DC3FFFFFFFFFE0A258900A4C363BFFFFFFFFFF7BCB99FFE97EF1EFFFFFFFFFCC3BF9FFFFF88F457FFFFFFFFDC413BFFFFFDEE073FFFFFFFEF3269FFFFFFFB90DBFFFFFFFCEF987FFFFFFFC66DCFFFFFFFC6747FFFFFFFFF9A7FFFFFFFF922D3FFFF3FFFF1989FFFFFFF10F67FFFC3FFFF93F63FFFFFF8CFE7FFDA3DFFE1A72BFFFFFF30F179DD7E2E226F729FFFFFFDFFD67E2FF99CAFBF13FFFFFFE0BF3FFFFFFC1F3BC2DFFFFFD2CCF3EFFDFFF7F3B0C2FFFFF9EBC73A217F2F3F3CC1EFFFFFCC0BF3B4C1ED3DF3F7C07FFFF1959F39E8EFB51F3E1687FFFFF46BF3F991C87DF3F2627FFFF917BF3F00DA097F3F8803FFFFCF2FF3CF5B80;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h8AF3FC85FFFFE7B5FF3D8FAC7F0F3F9645FFFF14EFF3D905E88C73F9F63FFFF3B07F3EFBDEC5DF3FCB0DFFFF4D4FF3F14BFDEB73FF19BFFFE654FF3D9E9FCFEF3FCD79FFFE2A6FF3D2F1FE63F3FEA6CFFFE33FFF3FFFFFFFFF3FC689FFFE0F7FF38BFFFFFFC3FFA6AFFFD087FF3DF2FEF7FC3FF319FFFF201FF3F315E1FBC3FF2A7FFFCD41FEBD325F719C3FF1D7FFFC1E1FFBEE55E3DB43FF097FFFC205FF3E78BAF8DC3FE1C7FFFF515FF3E15BEDF2C3FF0A5FFFD245FF3D2DFF41CC3FEB78FFFC79EFF3BC02FF4BC3FF2B2FFFE70DFF3BB83FFD6C3FE7E9FFFE49CFF3ED33F77BC3FFC8EFFFE3D67E8FADBFB27EBFD31FFFFF7EE7E2F1FC5FF7FFFE4D9FFF;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'hE7AC7FDFFF077FFC3FFEFFFFFF0B9BFDFFC8FDFFCFFF7E3FFFE4937FDFE23E4DFCFFE35FFFFFD0C1FDCC7D8F848FFE3BFFFFF83EBFC10FF9FEBBFFA0A3FFFFEC07FE2FCFD07D2FE4003FFFF9000FFFFA77E3FFFF0037FFFFC0327FFFED85BFFFEA02FFFFFB84BFFFFD9457FFF87057FFFFF0773FFFDC947FFF42C3FFFFFC9061FFFFB89FFFE72CBFFFFFFBF70FFFD191FFFF5CE3FFFFFE122A7FF920B7FFF9CB7FFFFFF33E9BFFBAA7FFF16A97FFFFFF8A201FFF6963FF0530BFFFFFFF6F827F98963FE088C7FFFFFFD9104FFB735FF0E2FCFFFFFFFC30086FFE0FFC3E053FFFFFFFEA018CFFC8FF2DD07FFFFFFFFF50EF607FBF974301FFFFFFFFFE89744A9A;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h3B28A8F7FFFFFFFFC4BA413615A1320BFFFFFFFFFEB2601792CC2FE57FFFFFFFFFFABF83BC3CF042BBFFFFFFFFFFBD5015E3B803587FFFFFFFFFFEFE85E436800E9FFFFFFFFFFFFA806E018887EFFFFFFFFFFFFFE20B9638F876FFFFFFFFFFFFFFC90C20FC860FFFFFFFFFFFFFF232C208AEC3FFFFFFFFFFFFFFDA7B81F2F6FFFFFFFFFFFFFFFFF53F1F6B3FFFFFFFFFFFFFFFFE3A3F073FFFFFFFFFFFFFFFFFFF6001BFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N20
cycloneive_lcell_comb \vga_ctrl_inst|rgb[5]~10 (
// Equation(s):
// \vga_ctrl_inst|rgb[5]~10_combout  = (!\vga_pic_inst|pic_valid~q  & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout )) # 
// (!\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout )))))

	.dataa(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datab(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datac(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_pic_inst|pic_valid~q ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[5]~10 .lut_mask = 16'h00AC;
defparam \vga_ctrl_inst|rgb[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N0
cycloneive_lcell_comb \vga_pic_inst|pix_data~15 (
// Equation(s):
// \vga_pic_inst|pix_data~15_combout  = (\vga_ctrl_inst|Add2~16_combout  & (!\vga_ctrl_inst|Add2~12_combout  & !\vga_ctrl_inst|Add2~14_combout )) # (!\vga_ctrl_inst|Add2~16_combout  & ((\vga_ctrl_inst|Add2~14_combout )))

	.dataa(\vga_ctrl_inst|Add2~12_combout ),
	.datab(gnd),
	.datac(\vga_ctrl_inst|Add2~16_combout ),
	.datad(\vga_ctrl_inst|Add2~14_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|pix_data~15_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|pix_data~15 .lut_mask = 16'h0F50;
defparam \vga_pic_inst|pix_data~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N4
cycloneive_lcell_comb \vga_pic_inst|pix_data~24 (
// Equation(s):
// \vga_pic_inst|pix_data~24_combout  = (\vga_ctrl_inst|pix_data_req~3_combout  & ((\vga_ctrl_inst|Add2~18_combout  & ((!\vga_pic_inst|LessThan21~0_combout ))) # (!\vga_ctrl_inst|Add2~18_combout  & (\vga_pic_inst|pix_data~15_combout )))) # 
// (!\vga_ctrl_inst|pix_data_req~3_combout  & (((!\vga_pic_inst|LessThan21~0_combout ))))

	.dataa(\vga_pic_inst|pix_data~15_combout ),
	.datab(\vga_pic_inst|LessThan21~0_combout ),
	.datac(\vga_ctrl_inst|pix_data_req~3_combout ),
	.datad(\vga_ctrl_inst|Add2~18_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|pix_data~24_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|pix_data~24 .lut_mask = 16'h33A3;
defparam \vga_pic_inst|pix_data~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N5
dffeas \vga_pic_inst|pix_data[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|pix_data~24_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|pix_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|pix_data[8] .is_wysiwyg = "true";
defparam \vga_pic_inst|pix_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N22
cycloneive_lcell_comb \vga_ctrl_inst|rgb[5]~11 (
// Equation(s):
// \vga_ctrl_inst|rgb[5]~11_combout  = (\vga_ctrl_inst|rgb_valid~1_combout  & ((\vga_ctrl_inst|rgb[5]~10_combout ) # ((\vga_pic_inst|pix_data [8] & \vga_pic_inst|pic_valid~q ))))

	.dataa(\vga_ctrl_inst|rgb_valid~1_combout ),
	.datab(\vga_ctrl_inst|rgb[5]~10_combout ),
	.datac(\vga_pic_inst|pix_data [8]),
	.datad(\vga_pic_inst|pic_valid~q ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[5]~11 .lut_mask = 16'hA888;
defparam \vga_ctrl_inst|rgb[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y22_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(!\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../../../Lab5/4_ROM_VGA/Image/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_ptc1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'hFFF57853E9E5FD92EBFFFFFFFFFEB3BBA4A1C9C5FBFFFFFFFFFFC59FB6DFFE4B7B5CFFFFFFFFFAA3FCBFFFFECDE3C7FFFFFFFF5DADEFFFFFFC3643BFFFFFFFF7FBE5FFFFFFF3B2BDFFFFFFFFD57EFFFFFFFFAF68DFFFFFFFCFD0FFFFFFFFFE53C2FFFFFFF823C3FFFF3FFFFF770FFFFFFFD1547FFF90FFFFC5CEFFFFFFFBCCA7FFCDD5FFE216D7FFFFFE34F9AE32BF5BEBF74E5FFFFFF68BDF819FFD1C6FBB4BFFFFFD09FB7FFFFFFFFFB9AFAFFFFFECCFF7DFFBFFFFFB802CFFFFFC90D779614F2B7FBCFAC7FFFFF1CAF7AB65E3C7FBE4FEFFFFF8DFDF7FAAFDB37FBED59FFFFF47E5F7FFADEA36FBFF333FFFFEAFBF7E2BFEF38FBFAA13FFFF327BF7E57EE6;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h5BFBFCB33FFFF1357F7EA63DE48FBF96CFFFFFC577F7FB94C40DFBFEDE9FFFED7A7F7D8ABF36E7BFC909FFFEE9DFF7D3BDFFE4FBFF1FDFFFECCFFF7E9F9FEB0FBFCECFFFFEFA6FF7FBFBFFF7FBFF761FFFEACFFF7FFFFFFFFFBFF5ECFFFC945FF7EEFFFFFFFBFFA24FFFDB67FF7810BFFA3FBFE91FFFFF837FF7C25BED73FBFFB4FFFFFDB7FE7FCC3F4F0FBFFBBFFFFFDC7FF7F6FFC828FBFFA57FFFFAD7FF7FDD3E000FBFEBF7FFFFEF5FF7FE53EAD3FBFE837FFFDEB7FF7E431E505FBFEB96FFFEB2CFF7D965F787FBFF12CFFFE80CFF7DEB3F94CFBFEC04FFFEE1EFF7FE4FF577FBFCE99FFFEB8C7F5F62FFAF3CFFD7CBFFFEC477FAF9DE3FFFCBFC33FFFF;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'hFFCCFFFFFF89FFFCFFEF89FFFFEF0BFFFFED17FFCFF9D19FFFF0E3BFFFF3BE2BFCFF8157FFFF16EDFFF5BC6FB3CFFE1D3FFFFF229FD66FD7FC79FFA0F7FFFF4C01FC4F8BE47CAFEC017FFFF9007FFFFB352BFFFF802FFFFFF0327FFFE5F9BFFFCE00FFFFFC85A7FFFADB57FFFB104FFFFFE8EEFFFFAFEB7FFF55C4FFFFFE1C9DFFFDF92FFFEAB08FFFFFF6128FFFFD5CFFFEDA69FFFFFF3AAE7FFEC057FFC6C95FFFFFF529B3FFCFD57FF6A067FFFFFFDC997FFE910BFE6BC6FFFFFFFAA28C7FE6393FF4D5D7FFFFFFC711CBFC32A7F723D1FFFFFFFF58154FFDFFFCDE0B9FFFFFFFF200CB3FC4FF0DF07DFFFFFFFFD0E7EB7FFFAAC803BFFFFFFFFC88A2771A;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h10A4F8E7FFFFFFFFE4E301B3F7E3FF0CFFFFFFFFFF30E01FE1C43FFD9FFFFFFFFFFFBF80BE353157A7FFFFFFFFFFD6801983C1081CFFFFFFFFFFFF3F868E2630F7FFFFFFFFFFFFF78056022382D3FFFFFFFFFFFFB60AFE38087F7FFFFFFFFFFFFE197D61CE841FFFFFFFFFFFFFF8739E12FF47FFFFFFFFFFFFFFF2EB0136BBFFFFFFFFFFFFFFFF98FF1F867FFFFFFFFFFFFFFFFF5000029FFFFFFFFFFFFFFFFFFE80005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y12_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(!\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file = "../../../Lab5/4_ROM_VGA/Image/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_ptc1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF57FCBFFFFFFFFFFFFFFFFFFFAA48153FFFFFFFFFFFFFFFFFA7E050F17FFFFFFFFFFFFFFFF9DFDA9267FFFFFFFFFFFFFFFCFE97097BC7FFFFFFFFFFFFFFF6F94133E67FFFFFFFFFFFFF90E3E70356F97FFFFFFFFFFFFDA74A975219E3FFFFFFFFFFFE2C4ECB1E461B0FFFFFFFFFFF89EAD1FFE75F2D7FFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N8
cycloneive_lcell_comb \vga_ctrl_inst|rgb[6]~12 (
// Equation(s):
// \vga_ctrl_inst|rgb[6]~12_combout  = (!\vga_pic_inst|pic_valid~q  & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ))) # 
// (!\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datab(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datad(\vga_pic_inst|pic_valid~q ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[6]~12 .lut_mask = 16'h00E2;
defparam \vga_ctrl_inst|rgb[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N10
cycloneive_lcell_comb \vga_ctrl_inst|rgb[6]~13 (
// Equation(s):
// \vga_ctrl_inst|rgb[6]~13_combout  = (\vga_ctrl_inst|rgb_valid~1_combout  & ((\vga_ctrl_inst|rgb[6]~12_combout ) # ((\vga_pic_inst|pix_data [8] & \vga_pic_inst|pic_valid~q ))))

	.dataa(\vga_ctrl_inst|rgb_valid~1_combout ),
	.datab(\vga_pic_inst|pix_data [8]),
	.datac(\vga_ctrl_inst|rgb[6]~12_combout ),
	.datad(\vga_pic_inst|pic_valid~q ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[6]~13 .lut_mask = 16'hA8A0;
defparam \vga_ctrl_inst|rgb[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y13_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(!\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file = "../../../Lab5/4_ROM_VGA/Image/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_ptc1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF98027FFFFFFFFFFFFFFFFFFF8648187FFFFFFFFFFFFFFFFFFFFCD8FFFFFFFFFFFFFFFFFFEFF98B17FDFFFFFFFFFFFFFFFBF71BE907F7FFFFFFFFFFFFFEFD4388B5A7DFFFFFFFFFFFFFDF0F0BEB029FFFFFFFFFFFFFF79A6680C8D5FBFFFFFFFFFFFEEA6274CD87F3DFFFFFFFFFFFDFC46FFFFFFEBFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y17_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(!\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../../../Lab5/4_ROM_VGA/Image/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_ptc1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'hFFFFAB4FF1E3FD3DFFFFFFFFFFFFF7A4B6C05BF6115FFFFFFFFFFEA6FA600197E43BFFFFFFFFFFD1FE6000011D8EFFFFFFFFFFFE1D8000000074E6FFFFFFFFF221FA00000005C4B7FFFFFFFE7CDC800000006D559FFFFFFFFDF4C000000000D2DCFFFFFFFF32580000C0000BD6B7FFFFFFB1EF00004D000055BFFFFFFFF749C80035F6001EBC7BFFFFFF62FDB00B7FF3E6961AFFFFFFEF5FA0007FFE1C10F17FFFFFFFF56CFFFFFFFFFFC184FFFFFFD9968FFFFFFFFFFC755EFFFFFDC4C8FCFDFFDFBFC3DB7FFFFFB81F0FEB60F1BFFC0EA77FFFFBA9C0FC17AE58AFC146DFFFFFF56E0FE768D516FC0B17FFFFF77B80FE9D8F453FC06E3BFFFF6E3C0FF8C1F0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'hF5FC023BFFFFF74400FF5BFCB28FC05E8BFFFEF5780FFEEBF588FC01CAFFFFEE4280FFAACF44EFC03F0DFFFED4E00FE5B1FFB7FC021FFFFFEE3D00FC4F5FF61FC02F6DFFFEF3700FEFFFFFFFFC00ECDFFFEB6C00FFFFFFFFFFC01EBDFFFEFF400FD9FFFFFFFC0029DFFFF94600FFCF1F5F7FC00244FFFDE0600FEB67FEEFFC010CCFFFDE1601FE1F9ECEFFC012C4FFFDA3600FE95BE42BFC013ECFFFD83600FF7C7F7C8FC00164FFFD9F400FF1C7DFDDFC00344FFFFCE400FF25BF0D7FC012FDFFFEEDF00FC4B1FC9CFC01A2DFFFEEED00FC325F347FC01C0DFFFED2C00FF073FE2BFC02D0DFFFEAF7803F4A3FDE7F00046DFFFEF3E81DFFFF3FFFC80368FFFF;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'hEC5C800FFFCAFFFE001C7DFFFEE4D400FFFFCBFFE00591FFFFF4C7400FF85307FE006EDBFFFF5F6200F80231AFE00637FFFFF75EA015300D02A900E0FBFFFFEC0002704C2C83B01C01FFFFFB00500004E9DC0000803FFFFFB03180003FFFC0002E037FFFFD86B000017FA00005707FFFFFD8F740004AC48000B9C6FFFFFE97560002D590001264FFFFFFEE5DB0002F1F0000C22DFFFFFF7B9F8004B248001DDBFFFFFFFEBEBC0015FA000BDEBBFFFFFFB0E96003BF6C01EDB7FFFFFFFF8B888003D0C034CF7FFFFFFFFFB1F4044E8808E25EFFFFFFFEF8055000D002F60DDFFFFFFFF6000F402300B51077FFFFFFFFF0FFF981206DC902FFFFFFFFFF8FC24BE5;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'hF4A4B8DFFFFFFFFFFC96E1E40D62F38BFFFFFFFFFFF3402FFFCC313D7FFFFFFFFFFDBC81423DF1D3AFFFFFFFFFFFCE5836625B033CFFFFFFFFFFFEFF846629F0E71FFFFFFFFFFFFD807EE3A385EFFFFFFFFFFFFFDE0DD220B878FFFFFFFFFFFFFF795521A987BFFFFFFFFFFFFFFDF36E11DFAFFFFFFFFFFFFFFFE1FA81BEC9FFFFFFFFFFFFFFFFDFFF1FFEFFFFFFFFFFFFFFFFFF9FFFFE7FFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N0
cycloneive_lcell_comb \vga_ctrl_inst|rgb[7]~14 (
// Equation(s):
// \vga_ctrl_inst|rgb[7]~14_combout  = (!\vga_pic_inst|pic_valid~q  & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout )) # 
// (!\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout )))))

	.dataa(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datab(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(\vga_pic_inst|pic_valid~q ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[7]~14 .lut_mask = 16'h00B8;
defparam \vga_ctrl_inst|rgb[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N2
cycloneive_lcell_comb \vga_pic_inst|pix_data~16 (
// Equation(s):
// \vga_pic_inst|pix_data~16_combout  = (\vga_ctrl_inst|pix_data_req~3_combout  & ((\vga_ctrl_inst|Add2~16_combout  & (!\vga_ctrl_inst|Add2~12_combout  & !\vga_ctrl_inst|Add2~14_combout )) # (!\vga_ctrl_inst|Add2~16_combout  & 
// ((\vga_ctrl_inst|Add2~14_combout )))))

	.dataa(\vga_ctrl_inst|Add2~12_combout ),
	.datab(\vga_ctrl_inst|pix_data_req~3_combout ),
	.datac(\vga_ctrl_inst|Add2~16_combout ),
	.datad(\vga_ctrl_inst|Add2~14_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|pix_data~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|pix_data~16 .lut_mask = 16'h0C40;
defparam \vga_pic_inst|pix_data~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N4
cycloneive_lcell_comb \vga_pic_inst|pix_data~17 (
// Equation(s):
// \vga_pic_inst|pix_data~17_combout  = (\vga_pic_inst|pix_data~4_combout  & ((\vga_pic_inst|pix_data~12_combout ) # ((\vga_pic_inst|pix_data[13]~3_combout  & \vga_pic_inst|pix_data~16_combout ))))

	.dataa(\vga_pic_inst|pix_data~12_combout ),
	.datab(\vga_pic_inst|pix_data~4_combout ),
	.datac(\vga_pic_inst|pix_data[13]~3_combout ),
	.datad(\vga_pic_inst|pix_data~16_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|pix_data~17_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|pix_data~17 .lut_mask = 16'hC888;
defparam \vga_pic_inst|pix_data~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N5
dffeas \vga_pic_inst|pix_data[9] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|pix_data~17_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|pix_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|pix_data[9] .is_wysiwyg = "true";
defparam \vga_pic_inst|pix_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N12
cycloneive_lcell_comb \vga_ctrl_inst|rgb[7]~15 (
// Equation(s):
// \vga_ctrl_inst|rgb[7]~15_combout  = (\vga_ctrl_inst|rgb_valid~1_combout  & ((\vga_ctrl_inst|rgb[7]~14_combout ) # ((\vga_pic_inst|pix_data [9] & \vga_pic_inst|pic_valid~q ))))

	.dataa(\vga_ctrl_inst|rgb_valid~1_combout ),
	.datab(\vga_ctrl_inst|rgb[7]~14_combout ),
	.datac(\vga_pic_inst|pix_data [9]),
	.datad(\vga_pic_inst|pic_valid~q ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[7]~15 .lut_mask = 16'hA888;
defparam \vga_ctrl_inst|rgb[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y10_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(!\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../../../Lab5/4_ROM_VGA/Image/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_ptc1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'hFFF825D001E0019907FFFFFFFFFF054C47003807303FFFFFFFFFE0D0837FFFB056E1FFFFFFFFFC1280BFFFFF41C20FFFFFFFFF879A2FFFFFFD04107FFFFFFFF8040BFFFFFFF43B03FFFFFFFF05C1FFFFFFFFC1083FFFFFFFE0B35FFFFFFFFEA131FFFFFFFCD92BFFFFFFFFFC254FFFFFFFCE917FFFE0FFFFE9A07FFFFFF8302FFFF7EFFFFF44C7FFFFFF8D054006FFA3E1F8613FFFFFF078A7FFFFFFE3FBC201FFFFFE30867FFFFFFFFFB8261FFFFFE351E7FFFFFFFFFBC9C1FFFFFE0E0E7CCE5F9F7FBF1B0FFFFFC021E7FB65F63BFBE0D0FFFFFCF85E7E1BFE9B9FBFA1A7FFFF85D3E7F44DF50BFBF8707FFFF80CBE7F02DDA55FBFDE07FFFF8E07E7E4EDD8;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'hB3FBF93E3FFFF9927E7E90DF9E1FBFC6D3FFFF1B1FE7EC8DEC38FBFE793FFFF075FE7F3EDF964FBFC0F3FFFF1C0FE7E4C3FFF2FBFEE01FFFF091FE7F3EFFEF7FBFE061FFFF26BFE7FDFFFFFFFBFF3F1FFFF463FE7FFFFFFFFFBFE0D1FFFF22BFE7E7FFFFFFFBFE781FFFE369FE7DF7FFA7FFBFE471FFFE3E9FE7F5E5FB37FBFF521FFFE009FE7ED43FFB7FBFF4F1FFFE3E9FE7F377F49AFBFF401FFFE209FE7F3D7D0C5FBFE501FFFE00BFE7F097EF83FBFE5F1FFFE0EBFE7FEB7FC7BFBFE4F1FFFF3F3FE7E7D3FDB5FBFE421FFFF3E1FE7E113FE75FBFF1E1FFFF1E0FE7F957FDEFFBFE1E1FFFF4F0FE7FF67FF7FFBFC861FFFF1F9FF5FEBFFFFFEFFCB81FFF;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'hF1CAFFFFFFE5FFFCFFE123FFFF0CA7FFFFF5D7FFCFFC1C3FFFFB18FFFFFD735FFCFF9403FFFFA4D3FFFEBE1F1FCFFDDC3FFFF8417FE9BFCDFE65FF9F07FFFF93F9FE7FCCECFFBFFBFE7FFFFCFFBFFFF80C07FFFE7FC7FFFFCFCCFFFFBC0F7FFFE1FCFFFFFE7857FFF9C0E7FFFECF8FFFFFE770FFFFC8D4FFFF8439FFFFFF63C3FFFE105FFFF0631FFFFFF0A21FFFE101FFFEBE13FFFFFF9462FFFC814FFFD0383FFFFFF8C657FF9C0E7FFA6187FFFFFFC7663FFB8067FF56007FFFFFFC3672FF80C07FE3100FFFFFFFE28E17FC4E8FFA1CB1FFFFFFFF17E21FFCDFFE45F43FFFFFFFF9FEB27FE1FF924F83FFFFFFFF8F0C0DFF3FE432FC7FFFFFFFFC70C193FF;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'hF243170FFFFFFFFFE339DE38031D8471FFFFFFFFFF0D1FC00033D98A3FFFFFFFFFF8527CE1C20EAD47FFFFFFFFFFE017C4DC82F481FFFFFFFFFFFF007BCDC72F503FFFFFFFFFFFF87FA35D227807FFFFFFFFFFFFE1F249C82781FFFFFFFFFFFFFF868C9EEA787FFFFFFFFFFFFFFE0D19E4C01FFFFFFFFFFFFFFFFC047E0107FFFFFFFFFFFFFFFFE000E001FFFFFFFFFFFFFFFFFFE00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y21_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(!\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../../../Lab5/4_ROM_VGA/Image/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_ptc1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFFFC1B7E0FFFFFFFFFFFFFFFFFFC0001700FFFFFFFFFFFFFFFFF00D996003FFFFFFFFFFFFFFFC0259C6980FFFFFFFFFFFFFFF04E7AB53183FFFFFFFFFFFFFE06969B52900FFFFFFFFFFFFF833149312A407FFFFFFFFFFFF13176001B0C03FFFFFFFFFFFE0194000031480FFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N6
cycloneive_lcell_comb \vga_ctrl_inst|rgb[8]~16 (
// Equation(s):
// \vga_ctrl_inst|rgb[8]~16_combout  = (!\vga_pic_inst|pic_valid~q  & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ))) # 
// (!\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ))))

	.dataa(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datab(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datad(\vga_pic_inst|pic_valid~q ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[8]~16 .lut_mask = 16'h00E2;
defparam \vga_ctrl_inst|rgb[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N0
cycloneive_lcell_comb \vga_ctrl_inst|rgb[8]~17 (
// Equation(s):
// \vga_ctrl_inst|rgb[8]~17_combout  = (\vga_ctrl_inst|rgb_valid~1_combout  & ((\vga_ctrl_inst|rgb[8]~16_combout ) # ((\vga_pic_inst|pix_data [8] & \vga_pic_inst|pic_valid~q ))))

	.dataa(\vga_ctrl_inst|rgb[8]~16_combout ),
	.datab(\vga_pic_inst|pix_data [8]),
	.datac(\vga_ctrl_inst|rgb_valid~1_combout ),
	.datad(\vga_pic_inst|pic_valid~q ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[8]~17 .lut_mask = 16'hE0A0;
defparam \vga_ctrl_inst|rgb[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(!\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../../../Lab5/4_ROM_VGA/Image/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_ptc1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'hFFFFDE2FFE1FFE66FFFFFFFFFFFFF8F3F80007F8CFFFFFFFFFFFFF0F7C7FFF8F891FFFFFFFFFFFEC7F3FFFFF3E35FFFFFFFFFFF867CFFFFFFCFB6FFFFFFFFFFFC3F3FFFFFFF3C47FFFFFFFFFE23EFFFFFFFFDE87FFFFFFFFFE0F9FFFFFFFFE78CFFFFFFFFFE4F3FFFFFFFFFB98FFFFFFFFFF0E7FFFDEFFFFDE1FFFFFFFFFFFCFFFF3F7FFFEE33FFFFFFFF3F90001FFC3E03787FFFFFFFF872FFFFFFFFFFFBCFFFFFFFFCE76FFFFFFFFFFFBD9FFFFFFFC2EEFFFFFFFFFFFDE3FFFFFFFF1EEFFFFBFFFFFFEE4FFFFFFFFDDEFC49BF9F7FFEF0FFFFFFF079EFF201F677FFF787FFFFFFA3BEFF6B3EEF1FFFF8FFFFFFFF33EFF2F3EDA3FFFB1FFFFFFF1F7EFF233EF;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h67FFFBC1FFFFFE0F7EFF633E6F7FFFF93FFFFFE0EFEFF133F3E9FFFD87FFFFFF8EFEFE213FE31FFFDFFFFFFFE3EFEFF9FFFEFDFFFFFFFFFFFF0FFEFEDF3FF7FFFFFF9FFFFFC1DFEFFFFFFFFFFFFEC0FFFFFF9DFEFFFFFFFFFFFFEF0FFFFFC1DFEFFFFFFFFFFFFEC7FFFFFC9DFEFE0FFFFFFFFFEF8FFFFFC1DFEFFE1BF07FFFFFE1FFFFFFFDFEFF69FF37FFFFFF0FFFFFC1DFEFFC8FFB75FFFFFFFFFFFDFDFEFF82FEF33FFFEEFFFFFFFFDFEFFB2FF067FFFEE0FFFFFF1DFEFF90FF8E7FFFEF0FFFFFC0DFEFF80FF863FFFEFDFFFFFC1FFEFFCCFF923FFFEE1FFFFFE1EFEFFC8FFB77FFFFE1FFFFFF0EFEFF81FFFFFFFFDF9FFFFFE06FF3FF7FFFFFF3FDC7FFFF;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'hFE37FFDFFFF3FFFEFFDE1FFFFFF377FDFFF9CFFFEFFFE3FFFFFFE77FDFFE733FFEFFB83FFFFFF83BFDFF3E1F7FEFFBE3FFFFFFBFBFDE3FCDFE1FFFFFFFFFFFFFFDFE7FCCECFFBFF7FFFFFFFFFFDFFFF80C07FFFEFFFFFFFFFFFEFFFFBC0F7FFFFFFFFFFFFFFFE7FFF9C0E7FFFDBFFFFFFFFF8F7FFFC8C4FFFFBBFFFFFFFFF83BFFFE101FFFF79FFFFFFFFF01DFFFE101FFFE61FFFFFFFFE01CFFFC804FFFCE07FFFFFFFF01E7FF9C0E7FF9807FFFFFFFF81FBFFB8067FF380FFFFFFFFFC1FCFF80C07FEFE0FFFFFFFFFC7FE7FC4E8FF9FF0FFFFFFFFFEFFF9FFCDFFE3BFBFFFFFFFFFFFF7C7FE1FF8FBFFFFFFFFFFFFFF3F1FF3FE3FDFFFFFFFFFFFFFF3FE3FF;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'hF1FFCFFFFFFFFFFFFFC03FC000FE78FFFFFFFFFFFFFE3FFFFFFFE607FFFFFFFFFFFFE1FE1FFF7F00FFFFFFFFFFFFFFEFE33F75F87FFFFFFFFFFFFFFFFC33F01F8FFFFFFFFFFFFFFFFFC03E51FFFFFFFFFFFFFFFFFFFC27F71FFFFFFFFFFFFFFFFFFFE27F11FFFFFFFFFFFFFFFFFFFEE7FB3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y8_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(!\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file = "../../../Lab5/4_ROM_VGA/Image/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_ptc1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFF264FFFFFFFFFFFFFFFFFFFFFDA61F67FFFFFFFFFFFFFFFFFB1874E47FFFFFFFFFFFFFFFFF90964E57FFFFFFFFFFFFFFFFCC896CE57BFFFFFFFFFFFFFFFCE89FFE4F3FFFFFFFFFFFFFFFE6BFFFFCE37FFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N18
cycloneive_lcell_comb \vga_ctrl_inst|rgb[9]~18 (
// Equation(s):
// \vga_ctrl_inst|rgb[9]~18_combout  = (!\vga_pic_inst|pic_valid~q  & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) # 
// (!\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ))))

	.dataa(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datab(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datad(\vga_pic_inst|pic_valid~q ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[9]~18 .lut_mask = 16'h00E2;
defparam \vga_ctrl_inst|rgb[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N4
cycloneive_lcell_comb \vga_ctrl_inst|rgb[9]~19 (
// Equation(s):
// \vga_ctrl_inst|rgb[9]~19_combout  = (\vga_ctrl_inst|rgb_valid~1_combout  & ((\vga_ctrl_inst|rgb[9]~18_combout ) # ((\vga_pic_inst|pix_data [9] & \vga_pic_inst|pic_valid~q ))))

	.dataa(\vga_ctrl_inst|rgb[9]~18_combout ),
	.datab(\vga_pic_inst|pix_data [9]),
	.datac(\vga_ctrl_inst|rgb_valid~1_combout ),
	.datad(\vga_pic_inst|pic_valid~q ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[9]~19 .lut_mask = 16'hE0A0;
defparam \vga_ctrl_inst|rgb[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y18_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(!\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file = "../../../Lab5/4_ROM_VGA/Image/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_ptc1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X27_Y22_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(!\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../../../Lab5/4_ROM_VGA/Image/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_ptc1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFE000000001FFFFFFFFFFFFFFFC0000000007FFFFFFFFFFFFFF80003F00003FFFFFFFFFFFFFF0000FF80001FFFFFFFFFFFFFEFFFFFFFC1FCFFFFFFFFFFFFFDFFFFFFFFFFC7FFFFFFFFFFFF9FFFFFFFFFFC7FFFFFFFFFFFF1FFFFFFFFFFC3FFFFFFFFFFFF1FFFFFFFFFFC1FFFFFFFFFFFE1FFFFFFFFFFC1FFFFFFFFFFFE1FFFFFFFFFFC0FFFFFFFFFFFC1FFBFFFFFFFC07FFFFFFFFFFC1FFFFFFFFFFC07FFFFFFFFFF81FFFFFFF;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'hFFFC07FFFFFFFFFF81FFFFFFFFFFC03FFFFFFFFFF01FFFFFFFF7FC03FFFFFFFFFF01FFDFFFFFFFC03FFFFFFFFFF01FFFFFFF7FFC01FFFFFFFFFE01FFFFFFFFFFC01FFFFFFFFFE01FFFFFFFFFFC01FFFFFFFFFE01FFFFFFFFFFC01FFFFFFFFFE01FFFFFFFFFFC01FFFFFFFFFE01FFFFFFFFFFC01FFFFFFFFFE01FFFFFFFFFFC00FFFFFFFFFE01FFFFFFFFFFC00FFFFFFFFFE01FFFFFFFFFFC00FFFFFFFFFE01FFFFFFFFFFC01FFFFFFFFFE01FFFFFFFFFFC01FFFFFFFFFE01FFFFFFFFFFC01FFFFFFFFFE01FFFFFFFFFFC01FFFFFFFFFE01FFFFFFFFFFC01FFFFFFFFFF01FFFFFFFFFFC01FFFFFFFFFF01FFFFFFFFFFC03FFFFFFFFFF00FFFFFFFFFFC03FFFFFF;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'hFFFF003FFFFFFFFF003FFFFFFFFFF803FFFE3FFFF003FFFFFFFFFF803FFF8CFFFF007FFFFFFFFFFC03FFC1E0FFF007FFFFFFFFFFC03FC03201FE007FFFFFFFFFFE0180331300400FFFFFFFFFFFE00007F3F80001FFFFFFFFFFFF000043F080001FFFFFFFFFFFF800063F180003FFFFFFFFFFFF8000373B00007FFFFFFFFFFFFC0001EFE0000FFFFFFFFFFFFFE0001EFE0001FFFFFFFFFFFFFF00037FB0003FFFFFFFFFFFFFF80063F18007FFFFFFFFFFFFFFC0047F9800FFFFFFFFFFFFFFFF007F3F801FFFFFFFFFFFFFFFF803B17007FFFFFFFFFFFFFFFFE0032001FFFFFFFFFFFFFFFFFF801E007FFFFFFFFFFFFFFFFFFE00C01FFFFFFFFFFFFFFFFFFFFC00;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N14
cycloneive_lcell_comb \vga_ctrl_inst|rgb[10]~20 (
// Equation(s):
// \vga_ctrl_inst|rgb[10]~20_combout  = (!\vga_pic_inst|pic_valid~q  & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout )) # 
// (!\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout )))))

	.dataa(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datab(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_pic_inst|pic_valid~q ),
	.datad(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[10]~20 .lut_mask = 16'h0B08;
defparam \vga_ctrl_inst|rgb[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N30
cycloneive_lcell_comb \vga_pic_inst|pix_data~18 (
// Equation(s):
// \vga_pic_inst|pix_data~18_combout  = (!\vga_ctrl_inst|Add2~16_combout  & (\vga_pic_inst|pix_data~2_combout  & (\vga_pic_inst|pix_data[13]~3_combout  & \vga_pic_inst|LessThan21~0_combout )))

	.dataa(\vga_ctrl_inst|Add2~16_combout ),
	.datab(\vga_pic_inst|pix_data~2_combout ),
	.datac(\vga_pic_inst|pix_data[13]~3_combout ),
	.datad(\vga_pic_inst|LessThan21~0_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|pix_data~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|pix_data~18 .lut_mask = 16'h4000;
defparam \vga_pic_inst|pix_data~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N0
cycloneive_lcell_comb \vga_pic_inst|pix_data~19 (
// Equation(s):
// \vga_pic_inst|pix_data~19_combout  = (\vga_pic_inst|pix_data~17_combout ) # (\vga_pic_inst|pix_data~18_combout )

	.dataa(gnd),
	.datab(\vga_pic_inst|pix_data~17_combout ),
	.datac(\vga_pic_inst|pix_data~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_pic_inst|pix_data~19_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|pix_data~19 .lut_mask = 16'hFCFC;
defparam \vga_pic_inst|pix_data~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N1
dffeas \vga_pic_inst|pix_data[10] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|pix_data~19_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|pix_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|pix_data[10] .is_wysiwyg = "true";
defparam \vga_pic_inst|pix_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N2
cycloneive_lcell_comb \vga_ctrl_inst|rgb[10]~21 (
// Equation(s):
// \vga_ctrl_inst|rgb[10]~21_combout  = (\vga_ctrl_inst|rgb_valid~1_combout  & ((\vga_ctrl_inst|rgb[10]~20_combout ) # ((\vga_pic_inst|pic_valid~q  & \vga_pic_inst|pix_data [10]))))

	.dataa(\vga_pic_inst|pic_valid~q ),
	.datab(\vga_ctrl_inst|rgb[10]~20_combout ),
	.datac(\vga_pic_inst|pix_data [10]),
	.datad(\vga_ctrl_inst|rgb_valid~1_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[10]~21 .lut_mask = 16'hEC00;
defparam \vga_ctrl_inst|rgb[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N28
cycloneive_lcell_comb \vga_pic_inst|pix_data~20 (
// Equation(s):
// \vga_pic_inst|pix_data~20_combout  = ((\vga_pic_inst|pix_data[13]~3_combout  & (!\vga_ctrl_inst|Add2~16_combout  & \vga_pic_inst|pix_data~2_combout ))) # (!\vga_pic_inst|LessThan10~0_combout )

	.dataa(\vga_pic_inst|pix_data[13]~3_combout ),
	.datab(\vga_pic_inst|LessThan10~0_combout ),
	.datac(\vga_ctrl_inst|Add2~16_combout ),
	.datad(\vga_pic_inst|pix_data~2_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|pix_data~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|pix_data~20 .lut_mask = 16'h3B33;
defparam \vga_pic_inst|pix_data~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N6
cycloneive_lcell_comb \vga_pic_inst|pix_data~21 (
// Equation(s):
// \vga_pic_inst|pix_data~21_combout  = (\vga_pic_inst|pix_data[13]~5_combout  & ((\vga_pic_inst|pix_data~20_combout ) # ((\vga_pic_inst|pix_data[13]~3_combout  & !\vga_pic_inst|LessThan21~0_combout ))))

	.dataa(\vga_pic_inst|pix_data[13]~3_combout ),
	.datab(\vga_pic_inst|pix_data~20_combout ),
	.datac(\vga_pic_inst|pix_data[13]~5_combout ),
	.datad(\vga_pic_inst|LessThan21~0_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|pix_data~21_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|pix_data~21 .lut_mask = 16'hC0E0;
defparam \vga_pic_inst|pix_data~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N18
cycloneive_lcell_comb \vga_pic_inst|pix_data~22 (
// Equation(s):
// \vga_pic_inst|pix_data~22_combout  = (\vga_pic_inst|pix_data~21_combout ) # (!\vga_pic_inst|pix_data~10_combout )

	.dataa(gnd),
	.datab(\vga_pic_inst|pix_data~10_combout ),
	.datac(gnd),
	.datad(\vga_pic_inst|pix_data~21_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|pix_data~22_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|pix_data~22 .lut_mask = 16'hFF33;
defparam \vga_pic_inst|pix_data~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N19
dffeas \vga_pic_inst|pix_data[13] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|pix_data~22_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|pix_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|pix_data[13] .is_wysiwyg = "true";
defparam \vga_pic_inst|pix_data[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y7_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(!\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file = "../../../Lab5/4_ROM_VGA/Image/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_ptc1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0BB5FFFFFFFFFFFFFFFFFFFF5FFF7BFFFFFFFFFFFFFFFFF92FCD714FFFFFFFFFFFFFFFFE0339E78BCFFFFFFFFFFFFFFFB825D17CB4FFFFFFFFFFFFFFFD680F0CCBE1FFFFFFFFFFFFFB54A7A7CCF30FFFFFFFFFFFFF4DD0311E2BF7FFFFFFFFFFFFD91DA0A9CF2468FFFFFFFFFFFAC8F83C0CCCD467FFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y11_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(!\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../../../Lab5/4_ROM_VGA/Image/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_ptc1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'hFFF38FB5A4C96E090FFFFFFFFFFF4265C6AF0FDB43BFFFFFFFFFD8ACBFF003057AABFFFFFFFFF9BABF50000044D0FFFFFFFFFF35EF80000000FC9D7FFFFFFFF14260000000028039FFFFFFFE90490000000062717FFFFFFFF40BF000000000F00FFFFFFFFED1F8000120000BB74FFFFFFF9EA7C0005080006F703FFFFFF935C0002FC6001BC033FFFFFEFBF60BE33FB41DE39B1FFFFFF9F7427E5FFEC1BEB061FFFFFD6F757FFFFFFFFF23028FFFFFD0FF57CFF9FFF7F258FAFFFFF8B4497EB58FFB7F23E4C7FFFFFCE917EC4EF8FDF21E547FFFFFB5B17EF45C62CF2038AFFFFF74FE17E412E45BF2067BBFFFF85BE17F4ACBBD9F20DD87FFFF17EC17DFED8B;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'hECF201D33FFFF71F417CBB7FD38F2041BBFFFFD37017D11FDE717203571FFFEAC5017FE06E8DE72008FBFFFF025817F409FFB07203F89FFFFD57017FAE5FF25F202489FFFEC4C017E6F5FE6BF200DACFFFECDF017FFFFFFFFF201526FFFCD0E017E2FFFFFFF201FA9FFFCB7E01780F1F633F201EC9FFFE1E9017D3A3F02FF20065AFFFE0BB017CFB3E7A3F2005EAFFFC019017F391C9B872006C8FFFED29017EE3FB729F200DB2FFFE7DA017FC3FD805F201D60FFFC24E017F3CBE01EF200F7BFFFE42D017E185F8F0F2016F1FFFE82E017C4FDF265F201FBEFFFE8A5017E11FFEBBF201DF7FFFFC35003F2E7FD6BD602A99FFFF50581EF95FDFFFF203CB3FFF;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'hEB53002FFFFB7FFC002C39FFFFEB6802FFD53DFFC007205FFFF796802FEFCC4BFC0032DFFFFF3E1A02E4E141E9C001C1BFFFF9DF607C0014066F00BF07FFFF5FFB00943CA01B1013FFBFFFFFFF801002B5E404007FEFFFFFEFFC0000177AC0000BFF7FFFFCF9C400033B2C0006FFE7FFFFC713C000292300004AFBFFFFFC76A600016120000B57EFFFFFF9F0000025C30001FF5BFFFFFEE34B00061F08002C459FFFFFFDA06400027AC00352C3FFFFFF97D66001CBA40155707FFFFFFB38F10066F88043D0AFFFFFFFC31E1C058E380EFE7AFFFFFFFE97E6100140017DFCDFFFFFFFF9FFB96036005FFFA9FFFFFFFF8FE824C0C03773FC3FFFFFFFFF7E0FE25F;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h1E631FDFFFFFFFFFEBE93FFE14FCA6FEFFFFFFFFFF9C5FD1AD7FF7B6DFFFFFFFFFFEF1FC99EE3F8753FFFFFFFFFFD6CFF7DEADF25DFFFFFFFFFFFF1C7CC7EACF3A5FFFFFFFFFFFF1FF971FF9FF4BFFFFFFFFFFFFA3FDE1FBDFFC7FFFFFFFFFFFFE3F91BE03FEFFFFFFFFFFFFFFFC7C47E12E3BFFFFFFFFFFFFFFF1B7FFC75AFFFFFFFFFFFFFFFF9E8FFB50FFFFFFFFFFFFFFFFFE931E625FFFFFFFFFFFFFFFFFFE7C0F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N0
cycloneive_lcell_comb \vga_ctrl_inst|rgb[11]~22 (
// Equation(s):
// \vga_ctrl_inst|rgb[11]~22_combout  = (!\vga_pic_inst|pic_valid~q  & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout )) # 
// (!\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout )))))

	.dataa(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datab(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(\vga_pic_inst|pic_valid~q ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[11]~22 .lut_mask = 16'h00B8;
defparam \vga_ctrl_inst|rgb[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N20
cycloneive_lcell_comb \vga_ctrl_inst|rgb[11]~23 (
// Equation(s):
// \vga_ctrl_inst|rgb[11]~23_combout  = (\vga_ctrl_inst|rgb_valid~1_combout  & ((\vga_ctrl_inst|rgb[11]~22_combout ) # ((\vga_pic_inst|pix_data [13] & \vga_pic_inst|pic_valid~q ))))

	.dataa(\vga_ctrl_inst|rgb_valid~1_combout ),
	.datab(\vga_pic_inst|pix_data [13]),
	.datac(\vga_pic_inst|pic_valid~q ),
	.datad(\vga_ctrl_inst|rgb[11]~22_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[11]~23 .lut_mask = 16'hAA80;
defparam \vga_ctrl_inst|rgb[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cycloneive_lcell_comb \vga_pic_inst|pix_data~23 (
// Equation(s):
// \vga_pic_inst|pix_data~23_combout  = (\vga_pic_inst|pix_data~13_combout ) # (\vga_pic_inst|pix_data~21_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic_inst|pix_data~13_combout ),
	.datad(\vga_pic_inst|pix_data~21_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|pix_data~23_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|pix_data~23 .lut_mask = 16'hFFF0;
defparam \vga_pic_inst|pix_data~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N17
dffeas \vga_pic_inst|pix_data[15] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|pix_data~23_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|pix_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|pix_data[15] .is_wysiwyg = "true";
defparam \vga_pic_inst|pix_data[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y9_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(!\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../../../Lab5/4_ROM_VGA/Image/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_ptc1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'hFFFE7C73C8C4DD92F3FFFFFFFFFEF3FBED8E6ADDFB5FFFFFFFFFEDBFB6E001DB7F7CFFFFFFFFFF9BFC20000049E367FFFFFFFFFC0B50000001265ABFFFFFFFF79BEE0000001BB297FFFFFFFE453E800000002F58BFFFFFFFCE5B60000000013FE1FFFFFFF8FEE00000C0000D1057FFFFFFBF74000052000049CFFFFFFFF6FC88000FF0000656CBFFFFFFFFF953EE7F5009AFC77FFFFFEE8B387E3FFCFF873B2FFFFFFF06B17FFFFFFFFFADAFBFFFFFDDFD17FFFFFFFFFA6817FFFFFC84C179529F6F7FA2DFCFFFFFA12817BB7EE403FA1CFB7FFFFEFFC17FDAFF720FA1F9A7FFFFC77417E48EEA29FA0F2A7FFFF2E7817F16CCA30FA03F9FFFFF22B817F67AC1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h15FA01EB3FFFF16F817ECD5F089FA01713FFFE866817E8EEFB5DFA02FFFFFFEDBF017CFE8FBC5FA029FBFFFF7BC017CCC3FFA2FA03FF9FFFF50C017E4E3FF66FA00E4BFFFE2EE017E9FBFFF7FA012F1FFFE60F017FFFFFFFFFA00489FFFE44D017F7FFFFFFFA01FB6FFFE01F017E285F26FFA00DDCFFFC9DE017FC5DE86BFA00F14FFFCD0C017FC7BE728FA00FD4FFFCDDE017F773F01AFA00C1EFFFC7FE017F1B3C72DFA00FC4FFFCC3F017F433DFCDFA00CB4FFFEEBD017ED3DFAA1FA00F96FFFEB0D017F8E3F68EFA0156EFFFE02E017F87DF4D4FA00411FFFE63F017F467F623FA00EE9FFFF7AD819FDEFF867E600F4BFFFF446003F83EFFFFE002B19FFF;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'hEF9F004FFFA0FFFC001F89FFFE8F6C04FFEC03FFC001D1BFFFF3E7404FF65377FC0051D7FFFF38F404FBC31007C00BDDBFFFF2E3802BF001007500BFFFFFFFDFFA00D8370B86A00FFE7FFFFFFFF0000498D40000FFE7FFFFBFFF8000768340000FFC7FFFFCFCF8000060B800039FEFFFFFDFFEC00004E08000DDFFFFFFFE7B1E00019400001E63DFFFFFEE6AB00012570003FD77FFFFFFD46E0000DF5000728DFFFFFFF5D1CC0006A3800AB72BFFFFFFABCF400702B400F837FFFFFFFF9AFE8000C0C00783F7FFFFFFF41FC400B0080F3F10FFFFFFFE5FF3300010025FF31FFFFFFFFFFEFB8033002FDFF7FFFFFFFFFFE3E9812052F8FFFFFFFFFFFDFEA9D960;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'hA8E7FFE7FFFFFFFFEFA6BF7BF7BEF9F9FFFFFFFFFF7CFFDFCCF7F7CF3FFFFFFFFFF9FFFCFFF73E60F7FFFFFFFFFFC40FE39F8CFA1BFFFFFFFFFFFEBFFE0DFFFFC7DFFFFFFFFFFFFEFFC61C5EFAC7FFFFFFFFFFFFDFFF0FFFCFF0FFFFFFFFFFFFFF6FEDFFCDFD5FFFFFFFFFFFFFF9BF9BF3FF57FFFFFFFFFFFFFFE36F7F33A9FFFFFFFFFFFFFFFFDE7FFF9E7FFFFFFFFFFFFFFFFF1F007E3FFFFFFFFFFFFFFFFFFF7C0FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X27_Y12_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(!\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file = "../../../Lab5/4_ROM_VGA/Image/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_ptc1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF20B93FFFFFFFFFFFFFFFFFFFE7FFEDFFFFFFFFFFFFFFFFFFE92017E17FFFFFFFFFFFFFFFEDCFDAF251FFFFFFFFFFFFFFF97C876FFBAFFFFFFFFFFFFFFEC4796077FCDFFFFFFFFFFFFFF1E9D54E17FB7FFFFFFFFFFFF52E4A9756B997FFFFFFFFFFFFBC50EB1E061BFFFFFFFFFFFFF1EB51FFE35F29FFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N30
cycloneive_lcell_comb \vga_ctrl_inst|rgb[12]~24 (
// Equation(s):
// \vga_ctrl_inst|rgb[12]~24_combout  = (!\vga_pic_inst|pic_valid~q  & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ))) # 
// (!\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datab(\vga_pic_inst|pic_valid~q ),
	.datac(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datad(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[12]~24 .lut_mask = 16'h3022;
defparam \vga_ctrl_inst|rgb[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cycloneive_lcell_comb \vga_ctrl_inst|rgb[12]~25 (
// Equation(s):
// \vga_ctrl_inst|rgb[12]~25_combout  = (\vga_ctrl_inst|rgb_valid~1_combout  & ((\vga_ctrl_inst|rgb[12]~24_combout ) # ((\vga_pic_inst|pix_data [15] & \vga_pic_inst|pic_valid~q ))))

	.dataa(\vga_ctrl_inst|rgb_valid~1_combout ),
	.datab(\vga_pic_inst|pix_data [15]),
	.datac(\vga_pic_inst|pic_valid~q ),
	.datad(\vga_ctrl_inst|rgb[12]~24_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[12]~25 .lut_mask = 16'hAA80;
defparam \vga_ctrl_inst|rgb[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y13_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(!\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file = "../../../Lab5/4_ROM_VGA/Image/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_ptc1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0B8FFFFFFFFFFFFFFFFFFFFB3FFF77FFFFFFFFFFFFFFFFFC7FCDFF8FFFFFFFFFFFFFFFFF3F98B77E3FFFFFFFFFFFFFFFCF71BEF87C7FFFFFFFFFFFFFF3D43A9F1BF3FFFFFFFFFFFFFCE071BA7039CFFFFFFFFFFFFFB926680CC75E3FFFFFFFFFFFE7A7274CD87F31FFFFFFFFFFFCFC56FFFFFFEBCFFFFFFFF;
// synopsys translate_on

// Location: M9K_X27_Y14_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(!\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../../../Lab5/4_ROM_VGA/Image/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_ptc1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'hFFF9AF6FF0C3FD3DE7FFFFFFFFFF37E4F6CED9EE113FFFFFFFFFE686FA400097E419FFFFFFFFFCC9FEE000019D8ECFFFFFFFFF9E1FA000000074FE7FFFFFFFFA01F800000005C4B3FFFFFFFF7CDC800000006D459FFFFFFFEDFFC000000000F6DCFFFFFFFDEE78000000000BD6EFFFFFFFDFCF00001300005DBE7FFFFFFB79E00011E40002FC77FFFFFF29FDE3E4FF87FB069BBFFFFFF75F4F81FFFF007C7159FFFFFEF3647FFFFFFFFF8184DFFFFFE8A607FFFFFFFFF83D4CFFFFFFC0D07FDCDFFF3F81DF6FFFFFD83D07D485FC73F806A6FFFFF989C07DF84F655F806AF7FFFFB57E07F195CEECF80B1F7FFFFF3B807E647C3A1F807BB3FFFFEEBC07F41FC6;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h27F80773BFFFFF0E007EE15D476F801FDBFFFF777807E33FF919F801CBBFFFF6C7807E553F3BBF803FFDFFFEC6E007F48DFEF8F802FFDFFFEF3D007DFE1FF79F800F6FFFFFF7F007FDFFFFFFF800E4FFFFFF6C007FFFFFFFFF801EBFFFFFBFC007D1FFFFFFF80070FFFFF95E007E2FBF877F800685FFFFFCE007E899F4BFF8004DDFFFFE1E007FA1DF03FF800685FFFFA2E007E7A7EBC4F8007E5FFFFD1E007FC1FCF16F800565FFFF9FE007FE5FF037F800745FFFFCEC007F4ABF2CBF8016FFFFFFEDE007DBCDF843F801E6FFFFFECF007DE97FC91F801C1FFFFFD0D007FD8BFBF7F802D6FFFFEED600FF15BFF77FC01C6FFFFEF3E81BFEBF3FFFD803E8DFFF;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'hF44F001FFFD9FFFC003C7FFFFF64B001FFF3C7FFC00591BFFFFFC3401FFA126FFC007E5FFFFFF77001FDC121DFC003F73FFFFF9FA022A00D02D300FFF3FFFFBFF802E0782701A00FFF7FFFF9FFD0000061080001FFF7FFFFDFFD00002DFD80002FFEFFFFFFFEF000015F080005FFCFFFFFEFE740004AC4000031FCFFFFFFF4540002DD900002279FFFFFF635A0002D1C0000E739FFFFFF3EDF8004AD40001DDF3FFFFFFA6EE80015D08007C9B7FFFFFFD32F6002BDD801FD867FFFFFFC93F80003100007CD4FFFFFFFEFBFF804C28000FEDDFFFFFFFF7FE70000D00077FDBFFFFFFFF3FE3F401000B71FF3FFFFFFFF9FFBFB012025F9FE7FFFFFFFFCF9CBCD80;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h64E7BFCFFFFFFFFFE7925FAC0D7FF379FFFFFFFFFF3F5FEFF3FFF93F3FFFFFFFFFF9FCFD03FFFFF3F7FFFFFFFFFFEE57D47E57F13EFFFFFFFFFFFF7FFC67E03FE77FFFFFFFFFFFF9FFFEFFFFFDE7FFFFFFFFFFFFE7F8C3E77FF9FFFFFFFFFFFFFF9FD5BFA8FE3FFFFFFFFFFFFFFE7F6FF0DF8FFFFFFFFFFFFFFFFCFEFFBFC7FFFFFFFFFFFFFFFFE1FFFFE1FFFFFFFFFFFFFFFFFFE0FF81FFFFFFFFFFFFFFFFFFFF83F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N28
cycloneive_lcell_comb \vga_ctrl_inst|rgb[13]~26 (
// Equation(s):
// \vga_ctrl_inst|rgb[13]~26_combout  = (!\vga_pic_inst|pic_valid~q  & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout )) # 
// (!\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout )))))

	.dataa(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datab(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_pic_inst|pic_valid~q ),
	.datad(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[13]~26 .lut_mask = 16'h0B08;
defparam \vga_ctrl_inst|rgb[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N22
cycloneive_lcell_comb \vga_ctrl_inst|rgb[13]~27 (
// Equation(s):
// \vga_ctrl_inst|rgb[13]~27_combout  = (\vga_ctrl_inst|rgb_valid~1_combout  & ((\vga_ctrl_inst|rgb[13]~26_combout ) # ((\vga_pic_inst|pic_valid~q  & \vga_pic_inst|pix_data [13]))))

	.dataa(\vga_ctrl_inst|rgb_valid~1_combout ),
	.datab(\vga_ctrl_inst|rgb[13]~26_combout ),
	.datac(\vga_pic_inst|pic_valid~q ),
	.datad(\vga_pic_inst|pix_data [13]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[13]~27 .lut_mask = 16'hA888;
defparam \vga_ctrl_inst|rgb[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y6_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(!\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file = "../../../Lab5/4_ROM_VGA/Image/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_ptc1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF47FFFFFFFFFFFFFFFFFFFFCFFFF8FFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFF266FFFFFFFFFFFFFFFFFFFFFDA63FE7FFFFFFFFFFFFFFFFFB1874ECFFFFFFFFFFFFFFFFFF96864ED7FFFFFFFFFFFFFFFFCCEB6CE97BFFFFFFFFFFFFFFFCF89FFE4F3FFFFFFFFFFFFFFFE7BFFFFCEB7FFFFFFFFF;
// synopsys translate_on

// Location: M9K_X27_Y15_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(!\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../../../Lab5/4_ROM_VGA/Image/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_ptc1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'hFFFFDE0FFF3FFE66FFFFFFFFFFFFFAF3F8F1C7F0CFFFFFFFFFFFFF2F7C80004FA91FFFFFFFFFFFE57F400000BE3DFFFFFFFFFFF867D0000002FBF7FFFFFFFFFFDBF40000000BC4FFFFFFFFFFFA3E000000003EF7FFFFFFFFFF47A0000000017ACFFFFFFFFFEAF40000000003DAFFFFFFFFFF6E80000D00001E5FFFFFFFFFFFD0000BF00000FB3FFFFFFFFBFAFC1DFFD807171FFFFFFFFF87D7FFFFFFFFF8BDFFFFFFFFCD71FFFFFFFFFFC7D9FFFFFFFC8E9FFFFFFFFFFC3E3FFFFFFFF1F1FCEF3F9FFFC0E0FFFFFFFFFC1FD005F5B7FC1F2FFFFFFF07A1FE1C5E033FC0727FFFFFFA3C1FFB25E41DFC0787FFFFFFF341FF9B5EE0BFC0307FFFFFF1781FED2DE8;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h6BFC0781FFFFFE6781FF8E7F2E9FC0383FFFFFE6E01FF24DE8B6FC0187FFFFFF0F01FE941FD2AFC03FFFFFFFE1F01FE7F3FE75FC01FFFFFFFE6E01FF3F3FE77FC01F9DFFFFDDC01FFFFFFFFFFC00C0DFFFFF9C01FFFFFFFFFFC01F2DFFFFDDC01FEFFFFFFFFC01D7DFFFFC8E01FC27FFFFFFC01F0FFFFFDDE01FF683F4F7FC01ECFFFFFFFE01FECA3F377FC01F0FFFFFC1E01FFB2FF0B1FC01FFFFFFF8FE01FF417E00DFC01EFFFFFFFFE01FF157E05BFC01E0FFFFFF1C01FFCE7F96FFC01F0DFFFFC0C01FE3E3FA29FC01F9DFFFFC1C01FE233FD3BFC00E0DFFFFE1E01FFB27F9E7FC01E7DFFFFF0F017F9C7FFFFF803F9DFFFFE06009FF7FFFFFE003C7FFFF;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'hFE36801FFFEBFFFF001EDFFFFFF37801FFFA2FFFF003E3FFFFFFE7001FFC8CDFFF007BFBFFFFFB3C01FE80E0BFF007E3FFFFFF3F803CC03201CC007FFFFFFFFFFE01000310004007FFFFFFFFFFC00007F3F80001FFFFFFFFFFFF000043F080001FFFFFFFFFFFE800063F100001BFFFFFFFFF8F0000372B00007BFFFFFFFFFC3C0001EFA0000F9FFFFFFFFF7DE0001EFE000164FFFFFFFFEFDD000373B0002FC3FFFFFFFF79F80063F100059F7FFFFFFFFB9FC0047F0800B9FFFFFFFFFFD9FD007F3F802FEFFFFFFFFFFD7FE803317005FF4FFFFFFFFFEFFFA00320013BFBFFFFFFFFFFFF7D800E006FBFFFFFFFFFFFFFF7F200C013FDFFFFFFFFFFFFFF37EE00;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h1DFFEFFFFFFFFFFFFFC63FCFFCFE7BFFFFFFFFFFFFFEFFFFFFFFE677FFFFFFFFFFFFEDFF1FFFFF72EFFFFFFFFFFFFFEFFB3F79FB7DFFFFFFFFFFFFFFFC33F8DFAFBFFFFFFFFFFFFFFFDCBE81FFFFFFFFFFFFFFFFFFFDA7F09FFFFFFFFFFFFFFFFFFFF3FF15FFFFFFFFFFFFFFFFFFFEE7FB3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N8
cycloneive_lcell_comb \vga_ctrl_inst|rgb[14]~28 (
// Equation(s):
// \vga_ctrl_inst|rgb[14]~28_combout  = (!\vga_pic_inst|pic_valid~q  & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout )) # 
// (!\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout )))))

	.dataa(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datab(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_pic_inst|pic_valid~q ),
	.datad(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[14]~28 .lut_mask = 16'h0B08;
defparam \vga_ctrl_inst|rgb[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N10
cycloneive_lcell_comb \vga_ctrl_inst|rgb[14]~29 (
// Equation(s):
// \vga_ctrl_inst|rgb[14]~29_combout  = (\vga_ctrl_inst|rgb_valid~1_combout  & ((\vga_ctrl_inst|rgb[14]~28_combout ) # ((\vga_pic_inst|pic_valid~q  & \vga_pic_inst|pix_data [15]))))

	.dataa(\vga_ctrl_inst|rgb_valid~1_combout ),
	.datab(\vga_ctrl_inst|rgb[14]~28_combout ),
	.datac(\vga_pic_inst|pic_valid~q ),
	.datad(\vga_pic_inst|pix_data [15]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[14]~29 .lut_mask = 16'hA888;
defparam \vga_ctrl_inst|rgb[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y9_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(!\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file = "../../../Lab5/4_ROM_VGA/Image/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_ptc1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDF7FFFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFF9FFFF7FFFFFFFFFFFFFFFFFFF9DFFF7FFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFF7FFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X27_Y16_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(!\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../../../Lab5/4_ROM_VGA/Image/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_ptc1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFF003FFFFFFFFFFFFFFFFFDFFF00003FDFFFFFFFFFFFFFFEFF8000007FF7FFFFFFFFFFFFFFE0000001FF6FFFFFFFFFFFE7F800000007FF7FFFFFFFFFE7FF000000001F8FFFFFFFFFFEBFC000000000F9FFFFFFFFFFF5F80000000007BDFFFFFFFFFF9F00003E00003FBFFFFFFFFFFFE00007F80001E7FFFFFFFFF7FC0003FFE000CFE7FFFFFFFFFF8FFFFFFFFFFC7EFFFFFFFFFEF8FFFFFFFFFFC3FFFFFFFFFF7F0FFFFFFFFFFC1FFFFFFFFFFFE0FFFFFFFFFFC1FFFFFFFFFFDE0FEFFBFBFFFC0FDFFFFFFFFFC0FF23BFFFFFC0FDFFFFFFFFF80FF2FBFFF3FC07FFFFFFFFFF80FF2FBFDF7FC07FFFFFFFFFF00FF2F3FF;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'hF7FC03FFFFFFFF9F00FF73BEFF7FC03FFFFFFFF9F00FFDB3F7E1FC03FFFFFFFFFE00FF0BFFE75FC01FFFFFFFFFE00FF9FFFF7FFC01FFFFFFFF9E00FEDFFFFFFFC01FFFFFFFE3E00FFFFFFFFFFC01FFFFFFFFFE00FFFFFFFFFFC00FDFFFFFE3E00FFFFFFFFFFC00EFFFFFFFFC00FFDFFFFFFFC00FFFFFFFE3C00FFF7FFB7FFC00F3FFFFFFFC00FF7DFFFFFFC00FFFFFFFFFC00FFCDFFF7FFC00FFFFFFFFFC00FFBEFFFF3FC00FFFFFFFFFC00FFBAFFFE7FC00FFFFFFFFFE00FFB1FFCF7FC00FFFFFFFFFE00FFC1FFDF7FC00FFFFFFFFFE00FFDCFFB67FC01FFFFFFFFFE00FFCDFFF7FFC01F9FFFFFFFE00FFE3FFFFFFC01FFFFFFFFFF007FFFFFFFFFC01FFFFFF;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'hFFFF003FFFF7FFFE003F3FFFFFFFF003FFFC1FFFE003FFFFFFFFFF803FFF003FFE003C3FFFFFFCF803FF00007FE007FFFFFFFFFFC01F0000003E007FFFFFFFFFFC0000000000000FFFFFFFFFFFE0000000000000FFFFFFFFFFFE0000000000001FFFFFFFFFFFF0000000000003FFFFFFFFFFFF8000001000003FFFFFFFFFFBF8000000400007FFFFFFFFFF83C00000000000FBFFFFFFFFF03E00000000001E3FFFFFFFFF87F00000000003E0FFFFFFFFFC7F80000000007E0FFFFFFFFFE7FE000000001FF0FFFFFFFFFEFFF000000003FFBFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFF000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h03FFDFFFFFFFFFFFFFF9FFF003FFFCFFFFFFFFFFFFFF3FFFFFFFFF8FFFFFFFFFFFFFF3FEFFFF7F8DFFFFFFFFFFFFFFFFE7FFF7FCFFFFFFFFFFFFFFFFFFFFF73FDFFFFFFFFFFFFFFFFFE37F73FFFFFFFFFFFFFFFFFFFE7FFF3FFFFFFFFFFFFFFFFFFFEE7FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cycloneive_lcell_comb \vga_ctrl_inst|rgb[15]~30 (
// Equation(s):
// \vga_ctrl_inst|rgb[15]~30_combout  = (!\vga_pic_inst|pic_valid~q  & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout )) # 
// (!\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout )))))

	.dataa(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datab(\vga_pic_inst|pic_valid~q ),
	.datac(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[15]~30 .lut_mask = 16'h2320;
defparam \vga_ctrl_inst|rgb[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N12
cycloneive_lcell_comb \vga_ctrl_inst|rgb[15]~31 (
// Equation(s):
// \vga_ctrl_inst|rgb[15]~31_combout  = (\vga_ctrl_inst|rgb_valid~1_combout  & ((\vga_ctrl_inst|rgb[15]~30_combout ) # ((\vga_pic_inst|pix_data [15] & \vga_pic_inst|pic_valid~q ))))

	.dataa(\vga_ctrl_inst|rgb_valid~1_combout ),
	.datab(\vga_pic_inst|pix_data [15]),
	.datac(\vga_pic_inst|pic_valid~q ),
	.datad(\vga_ctrl_inst|rgb[15]~30_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[15]~31 .lut_mask = 16'hAA80;
defparam \vga_ctrl_inst|rgb[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
