/********************************************************************
*
* GPIOMUX_INTRTR0 INTERRUPT MAP. header file
*
* Copyright (C) 2015-2019 Texas Instruments Incorporated.
*  Redistribution and use in source and binary forms, with or without
*  modification, are permitted provided that the following conditions
*  are met:
*
*    Redistributions of source code must retain the above copyright
*    notice, this list of conditions and the following disclaimer.
*
*    Redistributions in binary form must reproduce the above copyright
*    notice, this list of conditions and the following disclaimer in the
*    documentation and/or other materials provided with the
*    distribution.
*
*    Neither the name of Texas Instruments Incorporated nor the names of
*    its contributors may be used to endorse or promote products derived
*    from this software without specific prior written permission.
*
*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
*  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
*  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
*  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
*  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
*  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
*  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
*  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
*  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
*  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
*/
#ifndef CSLR_GPIOMUX_INTRTR0_INTERRUPT_MAP_H_
#define CSLR_GPIOMUX_INTRTR0_INTERRUPT_MAP_H_

#include <ti/csl/cslr.h>
#include <ti/csl/tistdtypes.h>
#ifdef __cplusplus
extern "C"
{
#endif

/*
* List of intr sources for receiver: GPIOMUX_INTRTR0
*/

#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_0                                             (0U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_1_0                                           (1U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_2_0                                           (2U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_3_0                                           (3U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_4_0                                           (4U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_5_0                                           (5U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_6_0                                           (6U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_7_0                                           (7U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_8_0                                           (8U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_9_0                                           (9U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_10_0                                          (10U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_11_0                                          (11U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_12_0                                          (12U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_13_0                                          (13U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_14_0                                          (14U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_15_0                                          (15U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_16_0                                          (16U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_17_0                                          (17U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_18_0                                          (18U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_19_0                                          (19U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_20_0                                          (20U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_21_0                                          (21U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_22_0                                          (22U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_23_0                                          (23U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_24_0                                          (24U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_25_0                                          (25U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_26_0                                          (26U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_27_0                                          (27U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_28_0                                          (28U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_29_0                                          (29U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_30_0                                          (30U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_31_0                                          (31U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_32_0                                          (32U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_33_0                                          (33U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_34_0                                          (34U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_35_0                                          (35U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_36_0                                          (36U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_37_0                                          (37U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_38_0                                          (38U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_39_0                                          (39U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_40_0                                          (40U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_41_0                                          (41U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_42_0                                          (42U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_43_0                                          (43U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_44_0                                          (44U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_45_0                                          (45U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_46_0                                          (46U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_47_0                                          (47U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_48_0                                          (48U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_49_0                                          (49U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_50_0                                          (50U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_51_0                                          (51U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_52_0                                          (52U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_53_0                                          (53U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_54_0                                          (54U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_55_0                                          (55U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_56_0                                          (56U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_57_0                                          (57U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_58_0                                          (58U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_59_0                                          (59U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_60_0                                          (60U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_61_0                                          (61U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_62_0                                          (62U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_63_0                                          (63U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_64_0                                          (64U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_65_0                                          (65U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_66_0                                          (66U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_67_0                                          (67U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_68_0                                          (68U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_69_0                                          (69U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_70_0                                          (70U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_71_0                                          (71U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_72_0                                          (72U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_73_0                                          (73U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_74_0                                          (74U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_75_0                                          (75U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_76_0                                          (76U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_77_0                                          (77U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_78_0                                          (78U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_79_0                                          (79U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_80_0                                          (80U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_81_0                                          (81U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_82_0                                          (82U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_83_0                                          (83U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_84_0                                          (84U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_85_0                                          (85U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_86_0                                          (86U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_87_0                                          (87U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_88_0                                          (88U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_89_0                                          (89U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_90_0                                          (90U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_91_0                                          (91U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_92_0                                          (92U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_93_0                                          (93U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_94_0                                          (94U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_95_0                                          (95U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_96_0                                          (96U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_97_0                                          (97U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_98_0                                          (98U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_99_0                                          (99U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_100_0                                         (100U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_101_0                                         (101U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_102_0                                         (102U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_103_0                                         (103U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_104_0                                         (104U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_105_0                                         (105U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_106_0                                         (106U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_107_0                                         (107U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_108_0                                         (108U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_109_0                                         (109U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_110_0                                         (110U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_111_0                                         (111U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_112_0                                         (112U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_113_0                                         (113U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_114_0                                         (114U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_115_0                                         (115U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_116_0                                         (116U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_117_0                                         (117U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_118_0                                         (118U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_119_0                                         (119U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_120_0                                         (120U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_121_0                                         (121U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_122_0                                         (122U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_123_0                                         (123U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_124_0                                         (124U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_125_0                                         (125U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_126_0                                         (126U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_127_0                                         (127U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_0                                             (128U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_1_0                                           (129U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_2_0                                           (130U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_3_0                                           (131U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_4_0                                           (132U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_5_0                                           (133U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_6_0                                           (134U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_7_0                                           (135U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_8_0                                           (136U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_9_0                                           (137U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_10_0                                          (138U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_11_0                                          (139U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_12_0                                          (140U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_13_0                                          (141U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_14_0                                          (142U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_15_0                                          (143U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_16_0                                          (144U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_17_0                                          (145U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_18_0                                          (146U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_19_0                                          (147U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_20_0                                          (148U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_21_0                                          (149U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_22_0                                          (150U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_23_0                                          (151U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_24_0                                          (152U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_25_0                                          (153U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_26_0                                          (154U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_27_0                                          (155U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_28_0                                          (156U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_29_0                                          (157U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_30_0                                          (158U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_31_0                                          (159U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_32_0                                          (160U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_33_0                                          (161U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_34_0                                          (162U)
#define CSLR_GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_35_0                                          (163U)
#define CSLR_GPIOMUX_INTRTR0_IN_GPIO0_GPIO_BANK_0                                                  (256U)
#define CSLR_GPIOMUX_INTRTR0_IN_GPIO0_GPIO_BANK_1                                                  (257U)
#define CSLR_GPIOMUX_INTRTR0_IN_GPIO0_GPIO_BANK_2                                                  (258U)
#define CSLR_GPIOMUX_INTRTR0_IN_GPIO0_GPIO_BANK_3                                                  (259U)
#define CSLR_GPIOMUX_INTRTR0_IN_GPIO0_GPIO_BANK_4                                                  (260U)
#define CSLR_GPIOMUX_INTRTR0_IN_GPIO0_GPIO_BANK_5                                                  (261U)
#define CSLR_GPIOMUX_INTRTR0_IN_GPIO0_GPIO_BANK_6                                                  (262U)
#define CSLR_GPIOMUX_INTRTR0_IN_GPIO0_GPIO_BANK_7                                                  (263U)
#define CSLR_GPIOMUX_INTRTR0_IN_GPIO2_GPIO_BANK_0                                                  (264U)
#define CSLR_GPIOMUX_INTRTR0_IN_GPIO2_GPIO_BANK_1                                                  (265U)
#define CSLR_GPIOMUX_INTRTR0_IN_GPIO2_GPIO_BANK_2                                                  (266U)
#define CSLR_GPIOMUX_INTRTR0_IN_GPIO2_GPIO_BANK_3                                                  (267U)
#define CSLR_GPIOMUX_INTRTR0_IN_GPIO2_GPIO_BANK_4                                                  (268U)
#define CSLR_GPIOMUX_INTRTR0_IN_GPIO2_GPIO_BANK_5                                                  (269U)
#define CSLR_GPIOMUX_INTRTR0_IN_GPIO2_GPIO_BANK_6                                                  (270U)
#define CSLR_GPIOMUX_INTRTR0_IN_GPIO2_GPIO_BANK_7                                                  (271U)
#define CSLR_GPIOMUX_INTRTR0_IN_GPIO4_GPIO_BANK_0                                                  (272U)
#define CSLR_GPIOMUX_INTRTR0_IN_GPIO4_GPIO_BANK_1                                                  (273U)
#define CSLR_GPIOMUX_INTRTR0_IN_GPIO4_GPIO_BANK_2                                                  (274U)
#define CSLR_GPIOMUX_INTRTR0_IN_GPIO4_GPIO_BANK_3                                                  (275U)
#define CSLR_GPIOMUX_INTRTR0_IN_GPIO4_GPIO_BANK_4                                                  (276U)
#define CSLR_GPIOMUX_INTRTR0_IN_GPIO4_GPIO_BANK_5                                                  (277U)
#define CSLR_GPIOMUX_INTRTR0_IN_GPIO4_GPIO_BANK_6                                                  (278U)
#define CSLR_GPIOMUX_INTRTR0_IN_GPIO4_GPIO_BANK_7                                                  (279U)
#define CSLR_GPIOMUX_INTRTR0_IN_GPIO6_GPIO_BANK_0                                                  (280U)
#define CSLR_GPIOMUX_INTRTR0_IN_GPIO6_GPIO_BANK_1                                                  (281U)
#define CSLR_GPIOMUX_INTRTR0_IN_GPIO6_GPIO_BANK_2                                                  (282U)
#define CSLR_GPIOMUX_INTRTR0_IN_GPIO6_GPIO_BANK_3                                                  (283U)
#define CSLR_GPIOMUX_INTRTR0_IN_GPIO6_GPIO_BANK_4                                                  (284U)
#define CSLR_GPIOMUX_INTRTR0_IN_GPIO6_GPIO_BANK_5                                                  (285U)
#define CSLR_GPIOMUX_INTRTR0_IN_GPIO6_GPIO_BANK_6                                                  (286U)
#define CSLR_GPIOMUX_INTRTR0_IN_GPIO6_GPIO_BANK_7                                                  (287U)
#define CSLR_GPIOMUX_INTRTR0_IN_GPIO1_GPIO_BANK_0                                                  (288U)
#define CSLR_GPIOMUX_INTRTR0_IN_GPIO1_GPIO_BANK_1                                                  (289U)
#define CSLR_GPIOMUX_INTRTR0_IN_GPIO1_GPIO_BANK_2                                                  (290U)
#define CSLR_GPIOMUX_INTRTR0_IN_GPIO3_GPIO_BANK_0                                                  (292U)
#define CSLR_GPIOMUX_INTRTR0_IN_GPIO3_GPIO_BANK_1                                                  (293U)
#define CSLR_GPIOMUX_INTRTR0_IN_GPIO3_GPIO_BANK_2                                                  (294U)
#define CSLR_GPIOMUX_INTRTR0_IN_GPIO5_GPIO_BANK_0                                                  (296U)
#define CSLR_GPIOMUX_INTRTR0_IN_GPIO5_GPIO_BANK_1                                                  (297U)
#define CSLR_GPIOMUX_INTRTR0_IN_GPIO5_GPIO_BANK_2                                                  (298U)
#define CSLR_GPIOMUX_INTRTR0_IN_GPIO7_GPIO_BANK_0                                                  (300U)
#define CSLR_GPIOMUX_INTRTR0_IN_GPIO7_GPIO_BANK_1                                                  (301U)
#define CSLR_GPIOMUX_INTRTR0_IN_GPIO7_GPIO_BANK_2                                                  (302U)

#ifdef __cplusplus
}
#endif
#endif /* CSLR_GPIOMUX_INTRTR0_INTERRUPT_MAP_H_ */

