{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1494610986823 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494610986835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 12 10:43:06 2017 " "Processing started: Fri May 12 10:43:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494610986835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494610986835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_ABC -c ALU_ABC " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_ABC -c ALU_ABC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494610986835 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1494610987615 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1494610987615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_abc.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_abc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_ABC " "Found entity 1: ALU_ABC" {  } { { "ALU_ABC.sv" "" { Text "C:/intelFPGA_lite/16.1/CSE141/Lab2/ALU/ALU_ABC.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494610998635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494610998635 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "kADDL ALU_ABC.sv(34) " "Verilog HDL error at ALU_ABC.sv(34): object \"kADDL\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ALU_ABC.sv" "" { Text "C:/intelFPGA_lite/16.1/CSE141/Lab2/ALU/ALU_ABC.sv" 34 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1494610998636 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "kSUB ALU_ABC.sv(35) " "Verilog HDL error at ALU_ABC.sv(35): object \"kSUB\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ALU_ABC.sv" "" { Text "C:/intelFPGA_lite/16.1/CSE141/Lab2/ALU/ALU_ABC.sv" 35 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1494610998636 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "kXOR ALU_ABC.sv(36) " "Verilog HDL error at ALU_ABC.sv(36): object \"kXOR\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ALU_ABC.sv" "" { Text "C:/intelFPGA_lite/16.1/CSE141/Lab2/ALU/ALU_ABC.sv" 36 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1494610998636 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "kNOT ALU_ABC.sv(37) " "Verilog HDL error at ALU_ABC.sv(37): object \"kNOT\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ALU_ABC.sv" "" { Text "C:/intelFPGA_lite/16.1/CSE141/Lab2/ALU/ALU_ABC.sv" 37 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1494610998636 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "kSRA ALU_ABC.sv(38) " "Verilog HDL error at ALU_ABC.sv(38): object \"kSRA\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ALU_ABC.sv" "" { Text "C:/intelFPGA_lite/16.1/CSE141/Lab2/ALU/ALU_ABC.sv" 38 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1494610998636 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "kSRG ALU_ABC.sv(39) " "Verilog HDL error at ALU_ABC.sv(39): object \"kSRG\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ALU_ABC.sv" "" { Text "C:/intelFPGA_lite/16.1/CSE141/Lab2/ALU/ALU_ABC.sv" 39 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1494610998636 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "kSLG ALU_ABC.sv(40) " "Verilog HDL error at ALU_ABC.sv(40): object \"kSLG\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ALU_ABC.sv" "" { Text "C:/intelFPGA_lite/16.1/CSE141/Lab2/ALU/ALU_ABC.sv" 40 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1494610998636 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "kSLO ALU_ABC.sv(41) " "Verilog HDL error at ALU_ABC.sv(41): object \"kSLO\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ALU_ABC.sv" "" { Text "C:/intelFPGA_lite/16.1/CSE141/Lab2/ALU/ALU_ABC.sv" 41 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1494610998636 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "kBL ALU_ABC.sv(42) " "Verilog HDL error at ALU_ABC.sv(42): object \"kBL\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ALU_ABC.sv" "" { Text "C:/intelFPGA_lite/16.1/CSE141/Lab2/ALU/ALU_ABC.sv" 42 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1494610998636 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "kBMH ALU_ABC.sv(49) " "Verilog HDL error at ALU_ABC.sv(49): object \"kBMH\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ALU_ABC.sv" "" { Text "C:/intelFPGA_lite/16.1/CSE141/Lab2/ALU/ALU_ABC.sv" 49 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1494610998636 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "592 " "Peak virtual memory: 592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494610998794 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 12 10:43:18 2017 " "Processing ended: Fri May 12 10:43:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494610998794 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494610998794 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494610998794 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1494610998794 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 1  " "Quartus Prime Full Compilation was unsuccessful. 12 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1494610999438 ""}
