
# Messages from "go new"

Creating project directory 'H:\FPGA_Project\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter\sobel_filter'. (PRJ-1)
Branching solution 'solution.v1' at state 'new' (PRJ-2)
Branching solution 'solution.v1' at state 'new' (PRJ-2)
Completed transformation 'compile' on solution 'mean_vga.v2': elapsed time 3.98 seconds, memory usage 156856kB, peak memory usage 288120kB (SOL-9)
Branching solution 'solution.v1' at state 'new' (PRJ-2)
Branching solution 'solution.v2' at state 'new' (PRJ-2)
Branching solution 'solution.v3' at state 'new' (PRJ-2)
Branching solution 'solution.v4' at state 'new' (PRJ-2)
Branching solution 'solution.v5' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v7' at state 'new' (PRJ-2)
Branching solution 'solution.v8' at state 'new' (PRJ-2)
Branching solution 'solution.v9' at state 'new' (PRJ-2)
Branching solution 'solution.v9' at state 'new' (PRJ-2)
Branching solution 'solution.v9' at state 'new' (PRJ-2)
Branching solution 'solution.v9' at state 'new' (PRJ-2)
Branching solution 'solution.v9' at state 'new' (PRJ-2)
Branching solution 'solution.v10' at state 'new' (PRJ-2)
Branching solution 'solution.v10' at state 'new' (PRJ-2)

# Messages from "go analyze"

Front End called with arguments: -- {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} (CIN-69)
Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
Source file analysis completed (CIN-68)
Starting transformation 'analyze' on solution 'solution.v10' (SOL-8)
Completed transformation 'analyze' on solution 'solution.v10': elapsed time 1.84 seconds, memory usage 334988kB, peak memory usage 410996kB (SOL-9)

# Messages from "go compile"

Starting transformation 'compile' on solution 'solution.v10' (SOL-8)
Generating synthesis internal form... (CIN-3)
Found top design routine 'mean_vga' specified by directive (CIN-52)
Synthesizing routine 'mean_vga' (CIN-13)
Inlining routine 'mean_vga' (CIN-14)
Inlining member function 'shift_class<ac_int<90, false>, 3>::shift_class' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator<<' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining routine 'abs' (CIN-14)
Inlining routine 'abs' (CIN-14)
Optimizing block '/mean_vga' ... (CIN-4)
Inout port 'vin' is only used as an input. (OPT-10)
Inout port 'vout' is only used as an output. (OPT-11)
Inout port 'counter' is only used as an output. (OPT-11)
Loop '/mean_vga/core/SHIFT' iterated at most 3 times. (LOOP-2)
Loop '/mean_vga/core/ACC1' iterated at most 3 times. (LOOP-2)
Loop '/mean_vga/core/MAC3' iterated at most 3 times. (LOOP-2)
Loop '/mean_vga/core/ACC2' iterated at most 3 times. (LOOP-2)
Design 'mean_vga' was read (SOL-1)
Optimizing partition '/mean_vga': (Total ops = 576, Real ops = 124, Vars = 137) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 576, Real ops = 124, Vars = 134) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 560, Real ops = 116, Vars = 136) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 560, Real ops = 116, Vars = 139) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 560, Real ops = 116, Vars = 139) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 560, Real ops = 116, Vars = 136) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 511, Real ops = 112, Vars = 117) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 493, Real ops = 110, Vars = 116) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 493, Real ops = 110, Vars = 116) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 493, Real ops = 110, Vars = 119) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 493, Real ops = 110, Vars = 119) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 475, Real ops = 110, Vars = 149) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 629, Real ops = 100, Vars = 27) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 629, Real ops = 100, Vars = 30) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 629, Real ops = 100, Vars = 27) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 629, Real ops = 100, Vars = 30) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 629, Real ops = 100, Vars = 27) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 629, Real ops = 100, Vars = 30) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 629, Real ops = 100, Vars = 30) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 629, Real ops = 100, Vars = 27) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 455, Real ops = 88, Vars = 34) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 351, Real ops = 69, Vars = 22) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 43, Real ops = 12, Vars = 6) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 13, Real ops = 2, Vars = 2) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 13, Real ops = 2, Vars = 5) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 12, Real ops = 2, Vars = 3) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 12, Real ops = 2, Vars = 2) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 12, Real ops = 2, Vars = 5) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 12, Real ops = 2, Vars = 2) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 12, Real ops = 2, Vars = 5) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 12, Real ops = 2, Vars = 5) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 12, Real ops = 2, Vars = 2) (SOL-10)
Completed transformation 'compile' on solution 'mean_vga.v23': elapsed time 12.79 seconds, memory usage 332032kB, peak memory usage 410996kB (SOL-9)
Instantiating global variable 'X_MASK' which may be accessed outside this scope (CIN-18)
Instantiating global variable 'Y_MASK' which may be accessed outside this scope (CIN-18)

# Messages from "go architect"

Starting transformation 'architect' on solution 'mean_vga.v23' (SOL-8)
Loop '/mean_vga/core/main' is left rolled. (LOOP-4)
I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 90). (MEM-2)
I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
I/O-Port inferred - resource 'counter:rsc' (from var: counter) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 16). (MEM-2)
Optimizing partition '/mean_vga': (Total ops = 15, Real ops = 3, Vars = 8) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 15, Real ops = 3, Vars = 2) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 12, Real ops = 3, Vars = 1) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 12, Real ops = 3, Vars = 7) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 12, Real ops = 3, Vars = 1) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 12, Real ops = 3, Vars = 7) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 12, Real ops = 3, Vars = 7) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 12, Real ops = 3, Vars = 1) (SOL-10)
Design 'mean_vga' contains '4' real operations. (SOL-11)
Optimizing partition '/mean_vga/core': (Total ops = 24, Real ops = 4, Vars = 9) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 14, Real ops = 4, Vars = 4) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 14, Real ops = 4, Vars = 3) (SOL-10)
Completed transformation 'architect' on solution 'mean_vga.v23': elapsed time 26.00 seconds, memory usage 333432kB, peak memory usage 410996kB (SOL-9)

# Messages from "go allocate"

Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
Prescheduled LOOP 'main' (2 c-steps) (SCHD-7)
Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
Prescheduled SEQUENTIAL 'core' (total length 2 c-steps) (SCHD-8)
At least one feasible schedule exists. (CRAAS-9)
Resource allocation and scheduling done. (CRAAS-2)
Netlist written to file 'schedule.gnt' (NET-4)
Starting transformation 'allocate' on solution 'mean_vga.v23' (SOL-8)
Select qualified components for data operations ... (CRAAS-3)
Apply resource constraints on data operations ... (CRAAS-4)
Initial schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 26.56, 0.00, 26.56 (CRAAS-11)
Final schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 26.56, 0.00, 26.56 (CRAAS-12)
Completed transformation 'allocate' on solution 'mean_vga.v23': elapsed time 0.16 seconds, memory usage 333432kB, peak memory usage 410996kB (SOL-9)

# Messages from "go schedule"

Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
Global signal 'vout:rsc.z' added to design 'mean_vga' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
Global signal 'counter:rsc.z' added to design 'mean_vga' for component 'counter:rsc:mgc_out_stdreg' (LIB-3)
Netlist written to file 'cycle.v' (NET-4)
Starting transformation 'schedule' on solution 'mean_vga.v23' (SOL-8)
Optimizing partition '/mean_vga': (Total ops = 33, Real ops = 5, Vars = 19) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 23, Real ops = 4, Vars = 11) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 18, Real ops = 4, Vars = 8) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 13, Real ops = 4, Vars = 3) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 24, Real ops = 4, Vars = 14) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 16, Real ops = 4, Vars = 7) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 12, Real ops = 4, Vars = 3) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 24, Real ops = 4, Vars = 13) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 16, Real ops = 4, Vars = 7) (SOL-10)
Completed transformation 'schedule' on solution 'mean_vga.v23': elapsed time 1.45 seconds, memory usage 333960kB, peak memory usage 410996kB (SOL-9)
Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'vout:rsc' (SCHD-15)
Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'counter:rsc' (SCHD-15)

# Messages from "go dpfsm"

Performing FSM extraction... (FSM-1)
Starting transformation 'dpfsm' on solution 'mean_vga.v23' (SOL-8)
Optimizing partition '/mean_vga': (Total ops = 29, Real ops = 5, Vars = 20) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 21, Real ops = 5, Vars = 14) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 33, Real ops = 5, Vars = 13) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 25, Real ops = 5, Vars = 7) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 23, Real ops = 5, Vars = 13) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 15, Real ops = 5, Vars = 7) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 21, Real ops = 4, Vars = 12) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 13, Real ops = 4, Vars = 6) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 21, Real ops = 4, Vars = 12) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 13, Real ops = 4, Vars = 6) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 13, Real ops = 4, Vars = 6) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 21, Real ops = 4, Vars = 12) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 21, Real ops = 4, Vars = 12) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 13, Real ops = 4, Vars = 6) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 21, Real ops = 4, Vars = 12) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 13, Real ops = 4, Vars = 6) (SOL-10)
Completed transformation 'dpfsm' on solution 'mean_vga.v23': elapsed time 0.13 seconds, memory usage 334656kB, peak memory usage 410996kB (SOL-9)

# Messages from "go extract"

Netlist written to file 'schematic.nlv' (NET-4)
Starting transformation 'extract' on solution 'mean_vga.v23' (SOL-8)
Optimizing partition '/mean_vga': (Total ops = 21, Real ops = 4, Vars = 18) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 13, Real ops = 4, Vars = 12) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 21, Real ops = 4, Vars = 12) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 13, Real ops = 4, Vars = 6) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 13, Real ops = 4, Vars = 6) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 21, Real ops = 4, Vars = 12) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 21, Real ops = 4, Vars = 12) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 13, Real ops = 4, Vars = 6) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 21, Real ops = 4, Vars = 12) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 13, Real ops = 4, Vars = 6) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 21, Real ops = 4, Vars = 18) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 13, Real ops = 4, Vars = 12) (SOL-10)
Netlist written to file 'rtl.v' (NET-4)
Optimizing partition '/mean_vga': (Total ops = 21, Real ops = 4, Vars = 18) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 13, Real ops = 4, Vars = 12) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 21, Real ops = 4, Vars = 12) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 13, Real ops = 4, Vars = 6) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 21, Real ops = 4, Vars = 12) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 13, Real ops = 4, Vars = 6) (SOL-10)
Completed transformation 'extract' on solution 'mean_vga.v23': elapsed time 9.17 seconds, memory usage 334664kB, peak memory usage 410996kB (SOL-9)
