
BluetoothAlarmClock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007afc  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001fc  08007cac  08007cac  00017cac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007ea8  08007ea8  00020064  2**0
                  CONTENTS
  4 .ARM          00000008  08007ea8  08007ea8  00017ea8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007eb0  08007eb0  00020064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007eb0  08007eb0  00017eb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007eb4  08007eb4  00017eb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000064  20000000  08007eb8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020064  2**0
                  CONTENTS
 10 .bss          00000b08  20000064  20000064  00020064  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000b6c  20000b6c  00020064  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020064  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001b3b4  00000000  00000000  000200d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000401e  00000000  00000000  0003b48b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000017b0  00000000  00000000  0003f4b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001277  00000000  00000000  00040c60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00029d00  00000000  00000000  00041ed7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000212ff  00000000  00000000  0006bbd7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000f7f4c  00000000  00000000  0008ced6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000068b4  00000000  00000000  00184e24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000062  00000000  00000000  0018b6d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000064 	.word	0x20000064
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08007c94 	.word	0x08007c94

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000068 	.word	0x20000068
 80001ec:	08007c94 	.word	0x08007c94

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b970 	b.w	8000588 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	460d      	mov	r5, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	460f      	mov	r7, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4694      	mov	ip, r2
 80002d4:	d965      	bls.n	80003a2 <__udivmoddi4+0xe2>
 80002d6:	fab2 f382 	clz	r3, r2
 80002da:	b143      	cbz	r3, 80002ee <__udivmoddi4+0x2e>
 80002dc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002e0:	f1c3 0220 	rsb	r2, r3, #32
 80002e4:	409f      	lsls	r7, r3
 80002e6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ea:	4317      	orrs	r7, r2
 80002ec:	409c      	lsls	r4, r3
 80002ee:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002f2:	fa1f f58c 	uxth.w	r5, ip
 80002f6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002fa:	0c22      	lsrs	r2, r4, #16
 80002fc:	fb0e 7711 	mls	r7, lr, r1, r7
 8000300:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000304:	fb01 f005 	mul.w	r0, r1, r5
 8000308:	4290      	cmp	r0, r2
 800030a:	d90a      	bls.n	8000322 <__udivmoddi4+0x62>
 800030c:	eb1c 0202 	adds.w	r2, ip, r2
 8000310:	f101 37ff 	add.w	r7, r1, #4294967295
 8000314:	f080 811c 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000318:	4290      	cmp	r0, r2
 800031a:	f240 8119 	bls.w	8000550 <__udivmoddi4+0x290>
 800031e:	3902      	subs	r1, #2
 8000320:	4462      	add	r2, ip
 8000322:	1a12      	subs	r2, r2, r0
 8000324:	b2a4      	uxth	r4, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000332:	fb00 f505 	mul.w	r5, r0, r5
 8000336:	42a5      	cmp	r5, r4
 8000338:	d90a      	bls.n	8000350 <__udivmoddi4+0x90>
 800033a:	eb1c 0404 	adds.w	r4, ip, r4
 800033e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000342:	f080 8107 	bcs.w	8000554 <__udivmoddi4+0x294>
 8000346:	42a5      	cmp	r5, r4
 8000348:	f240 8104 	bls.w	8000554 <__udivmoddi4+0x294>
 800034c:	4464      	add	r4, ip
 800034e:	3802      	subs	r0, #2
 8000350:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000354:	1b64      	subs	r4, r4, r5
 8000356:	2100      	movs	r1, #0
 8000358:	b11e      	cbz	r6, 8000362 <__udivmoddi4+0xa2>
 800035a:	40dc      	lsrs	r4, r3
 800035c:	2300      	movs	r3, #0
 800035e:	e9c6 4300 	strd	r4, r3, [r6]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0xbc>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80ed 	beq.w	800054a <__udivmoddi4+0x28a>
 8000370:	2100      	movs	r1, #0
 8000372:	e9c6 0500 	strd	r0, r5, [r6]
 8000376:	4608      	mov	r0, r1
 8000378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037c:	fab3 f183 	clz	r1, r3
 8000380:	2900      	cmp	r1, #0
 8000382:	d149      	bne.n	8000418 <__udivmoddi4+0x158>
 8000384:	42ab      	cmp	r3, r5
 8000386:	d302      	bcc.n	800038e <__udivmoddi4+0xce>
 8000388:	4282      	cmp	r2, r0
 800038a:	f200 80f8 	bhi.w	800057e <__udivmoddi4+0x2be>
 800038e:	1a84      	subs	r4, r0, r2
 8000390:	eb65 0203 	sbc.w	r2, r5, r3
 8000394:	2001      	movs	r0, #1
 8000396:	4617      	mov	r7, r2
 8000398:	2e00      	cmp	r6, #0
 800039a:	d0e2      	beq.n	8000362 <__udivmoddi4+0xa2>
 800039c:	e9c6 4700 	strd	r4, r7, [r6]
 80003a0:	e7df      	b.n	8000362 <__udivmoddi4+0xa2>
 80003a2:	b902      	cbnz	r2, 80003a6 <__udivmoddi4+0xe6>
 80003a4:	deff      	udf	#255	; 0xff
 80003a6:	fab2 f382 	clz	r3, r2
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	f040 8090 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b0:	1a8a      	subs	r2, r1, r2
 80003b2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003b6:	fa1f fe8c 	uxth.w	lr, ip
 80003ba:	2101      	movs	r1, #1
 80003bc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003c0:	fb07 2015 	mls	r0, r7, r5, r2
 80003c4:	0c22      	lsrs	r2, r4, #16
 80003c6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ca:	fb0e f005 	mul.w	r0, lr, r5
 80003ce:	4290      	cmp	r0, r2
 80003d0:	d908      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d2:	eb1c 0202 	adds.w	r2, ip, r2
 80003d6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4290      	cmp	r0, r2
 80003de:	f200 80cb 	bhi.w	8000578 <__udivmoddi4+0x2b8>
 80003e2:	4645      	mov	r5, r8
 80003e4:	1a12      	subs	r2, r2, r0
 80003e6:	b2a4      	uxth	r4, r4
 80003e8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003ec:	fb07 2210 	mls	r2, r7, r0, r2
 80003f0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003f4:	fb0e fe00 	mul.w	lr, lr, r0
 80003f8:	45a6      	cmp	lr, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x14e>
 80003fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000400:	f100 32ff 	add.w	r2, r0, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x14c>
 8000406:	45a6      	cmp	lr, r4
 8000408:	f200 80bb 	bhi.w	8000582 <__udivmoddi4+0x2c2>
 800040c:	4610      	mov	r0, r2
 800040e:	eba4 040e 	sub.w	r4, r4, lr
 8000412:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000416:	e79f      	b.n	8000358 <__udivmoddi4+0x98>
 8000418:	f1c1 0720 	rsb	r7, r1, #32
 800041c:	408b      	lsls	r3, r1
 800041e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000422:	ea4c 0c03 	orr.w	ip, ip, r3
 8000426:	fa05 f401 	lsl.w	r4, r5, r1
 800042a:	fa20 f307 	lsr.w	r3, r0, r7
 800042e:	40fd      	lsrs	r5, r7
 8000430:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000434:	4323      	orrs	r3, r4
 8000436:	fbb5 f8f9 	udiv	r8, r5, r9
 800043a:	fa1f fe8c 	uxth.w	lr, ip
 800043e:	fb09 5518 	mls	r5, r9, r8, r5
 8000442:	0c1c      	lsrs	r4, r3, #16
 8000444:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000448:	fb08 f50e 	mul.w	r5, r8, lr
 800044c:	42a5      	cmp	r5, r4
 800044e:	fa02 f201 	lsl.w	r2, r2, r1
 8000452:	fa00 f001 	lsl.w	r0, r0, r1
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1c 0404 	adds.w	r4, ip, r4
 800045c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000460:	f080 8088 	bcs.w	8000574 <__udivmoddi4+0x2b4>
 8000464:	42a5      	cmp	r5, r4
 8000466:	f240 8085 	bls.w	8000574 <__udivmoddi4+0x2b4>
 800046a:	f1a8 0802 	sub.w	r8, r8, #2
 800046e:	4464      	add	r4, ip
 8000470:	1b64      	subs	r4, r4, r5
 8000472:	b29d      	uxth	r5, r3
 8000474:	fbb4 f3f9 	udiv	r3, r4, r9
 8000478:	fb09 4413 	mls	r4, r9, r3, r4
 800047c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000480:	fb03 fe0e 	mul.w	lr, r3, lr
 8000484:	45a6      	cmp	lr, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000490:	d26c      	bcs.n	800056c <__udivmoddi4+0x2ac>
 8000492:	45a6      	cmp	lr, r4
 8000494:	d96a      	bls.n	800056c <__udivmoddi4+0x2ac>
 8000496:	3b02      	subs	r3, #2
 8000498:	4464      	add	r4, ip
 800049a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800049e:	fba3 9502 	umull	r9, r5, r3, r2
 80004a2:	eba4 040e 	sub.w	r4, r4, lr
 80004a6:	42ac      	cmp	r4, r5
 80004a8:	46c8      	mov	r8, r9
 80004aa:	46ae      	mov	lr, r5
 80004ac:	d356      	bcc.n	800055c <__udivmoddi4+0x29c>
 80004ae:	d053      	beq.n	8000558 <__udivmoddi4+0x298>
 80004b0:	b156      	cbz	r6, 80004c8 <__udivmoddi4+0x208>
 80004b2:	ebb0 0208 	subs.w	r2, r0, r8
 80004b6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ba:	fa04 f707 	lsl.w	r7, r4, r7
 80004be:	40ca      	lsrs	r2, r1
 80004c0:	40cc      	lsrs	r4, r1
 80004c2:	4317      	orrs	r7, r2
 80004c4:	e9c6 7400 	strd	r7, r4, [r6]
 80004c8:	4618      	mov	r0, r3
 80004ca:	2100      	movs	r1, #0
 80004cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004d0:	f1c3 0120 	rsb	r1, r3, #32
 80004d4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004d8:	fa20 f201 	lsr.w	r2, r0, r1
 80004dc:	fa25 f101 	lsr.w	r1, r5, r1
 80004e0:	409d      	lsls	r5, r3
 80004e2:	432a      	orrs	r2, r5
 80004e4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e8:	fa1f fe8c 	uxth.w	lr, ip
 80004ec:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f0:	fb07 1510 	mls	r5, r7, r0, r1
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004fa:	fb00 f50e 	mul.w	r5, r0, lr
 80004fe:	428d      	cmp	r5, r1
 8000500:	fa04 f403 	lsl.w	r4, r4, r3
 8000504:	d908      	bls.n	8000518 <__udivmoddi4+0x258>
 8000506:	eb1c 0101 	adds.w	r1, ip, r1
 800050a:	f100 38ff 	add.w	r8, r0, #4294967295
 800050e:	d22f      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000510:	428d      	cmp	r5, r1
 8000512:	d92d      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000514:	3802      	subs	r0, #2
 8000516:	4461      	add	r1, ip
 8000518:	1b49      	subs	r1, r1, r5
 800051a:	b292      	uxth	r2, r2
 800051c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000520:	fb07 1115 	mls	r1, r7, r5, r1
 8000524:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000528:	fb05 f10e 	mul.w	r1, r5, lr
 800052c:	4291      	cmp	r1, r2
 800052e:	d908      	bls.n	8000542 <__udivmoddi4+0x282>
 8000530:	eb1c 0202 	adds.w	r2, ip, r2
 8000534:	f105 38ff 	add.w	r8, r5, #4294967295
 8000538:	d216      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 800053a:	4291      	cmp	r1, r2
 800053c:	d914      	bls.n	8000568 <__udivmoddi4+0x2a8>
 800053e:	3d02      	subs	r5, #2
 8000540:	4462      	add	r2, ip
 8000542:	1a52      	subs	r2, r2, r1
 8000544:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000548:	e738      	b.n	80003bc <__udivmoddi4+0xfc>
 800054a:	4631      	mov	r1, r6
 800054c:	4630      	mov	r0, r6
 800054e:	e708      	b.n	8000362 <__udivmoddi4+0xa2>
 8000550:	4639      	mov	r1, r7
 8000552:	e6e6      	b.n	8000322 <__udivmoddi4+0x62>
 8000554:	4610      	mov	r0, r2
 8000556:	e6fb      	b.n	8000350 <__udivmoddi4+0x90>
 8000558:	4548      	cmp	r0, r9
 800055a:	d2a9      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 800055c:	ebb9 0802 	subs.w	r8, r9, r2
 8000560:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000564:	3b01      	subs	r3, #1
 8000566:	e7a3      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000568:	4645      	mov	r5, r8
 800056a:	e7ea      	b.n	8000542 <__udivmoddi4+0x282>
 800056c:	462b      	mov	r3, r5
 800056e:	e794      	b.n	800049a <__udivmoddi4+0x1da>
 8000570:	4640      	mov	r0, r8
 8000572:	e7d1      	b.n	8000518 <__udivmoddi4+0x258>
 8000574:	46d0      	mov	r8, sl
 8000576:	e77b      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000578:	3d02      	subs	r5, #2
 800057a:	4462      	add	r2, ip
 800057c:	e732      	b.n	80003e4 <__udivmoddi4+0x124>
 800057e:	4608      	mov	r0, r1
 8000580:	e70a      	b.n	8000398 <__udivmoddi4+0xd8>
 8000582:	4464      	add	r4, ip
 8000584:	3802      	subs	r0, #2
 8000586:	e742      	b.n	800040e <__udivmoddi4+0x14e>

08000588 <__aeabi_idiv0>:
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop

0800058c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b084      	sub	sp, #16
 8000590:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000592:	463b      	mov	r3, r7
 8000594:	2200      	movs	r2, #0
 8000596:	601a      	str	r2, [r3, #0]
 8000598:	605a      	str	r2, [r3, #4]
 800059a:	609a      	str	r2, [r3, #8]
 800059c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800059e:	4b28      	ldr	r3, [pc, #160]	; (8000640 <MX_ADC1_Init+0xb4>)
 80005a0:	4a28      	ldr	r2, [pc, #160]	; (8000644 <MX_ADC1_Init+0xb8>)
 80005a2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80005a4:	4b26      	ldr	r3, [pc, #152]	; (8000640 <MX_ADC1_Init+0xb4>)
 80005a6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80005aa:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80005ac:	4b24      	ldr	r3, [pc, #144]	; (8000640 <MX_ADC1_Init+0xb4>)
 80005ae:	2200      	movs	r2, #0
 80005b0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80005b2:	4b23      	ldr	r3, [pc, #140]	; (8000640 <MX_ADC1_Init+0xb4>)
 80005b4:	2201      	movs	r2, #1
 80005b6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80005b8:	4b21      	ldr	r3, [pc, #132]	; (8000640 <MX_ADC1_Init+0xb4>)
 80005ba:	2201      	movs	r2, #1
 80005bc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005be:	4b20      	ldr	r3, [pc, #128]	; (8000640 <MX_ADC1_Init+0xb4>)
 80005c0:	2200      	movs	r2, #0
 80005c2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005c6:	4b1e      	ldr	r3, [pc, #120]	; (8000640 <MX_ADC1_Init+0xb4>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005cc:	4b1c      	ldr	r3, [pc, #112]	; (8000640 <MX_ADC1_Init+0xb4>)
 80005ce:	4a1e      	ldr	r2, [pc, #120]	; (8000648 <MX_ADC1_Init+0xbc>)
 80005d0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005d2:	4b1b      	ldr	r3, [pc, #108]	; (8000640 <MX_ADC1_Init+0xb4>)
 80005d4:	2200      	movs	r2, #0
 80005d6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 80005d8:	4b19      	ldr	r3, [pc, #100]	; (8000640 <MX_ADC1_Init+0xb4>)
 80005da:	2202      	movs	r2, #2
 80005dc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80005de:	4b18      	ldr	r3, [pc, #96]	; (8000640 <MX_ADC1_Init+0xb4>)
 80005e0:	2201      	movs	r2, #1
 80005e2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005e6:	4b16      	ldr	r3, [pc, #88]	; (8000640 <MX_ADC1_Init+0xb4>)
 80005e8:	2201      	movs	r2, #1
 80005ea:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80005ec:	4814      	ldr	r0, [pc, #80]	; (8000640 <MX_ADC1_Init+0xb4>)
 80005ee:	f001 fd7b 	bl	80020e8 <HAL_ADC_Init>
 80005f2:	4603      	mov	r3, r0
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d001      	beq.n	80005fc <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80005f8:	f001 f9ec 	bl	80019d4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80005fc:	2303      	movs	r3, #3
 80005fe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000600:	2301      	movs	r3, #1
 8000602:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8000604:	2304      	movs	r3, #4
 8000606:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000608:	463b      	mov	r3, r7
 800060a:	4619      	mov	r1, r3
 800060c:	480c      	ldr	r0, [pc, #48]	; (8000640 <MX_ADC1_Init+0xb4>)
 800060e:	f001 fedd 	bl	80023cc <HAL_ADC_ConfigChannel>
 8000612:	4603      	mov	r3, r0
 8000614:	2b00      	cmp	r3, #0
 8000616:	d001      	beq.n	800061c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000618:	f001 f9dc 	bl	80019d4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800061c:	230a      	movs	r3, #10
 800061e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000620:	2302      	movs	r3, #2
 8000622:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000624:	463b      	mov	r3, r7
 8000626:	4619      	mov	r1, r3
 8000628:	4805      	ldr	r0, [pc, #20]	; (8000640 <MX_ADC1_Init+0xb4>)
 800062a:	f001 fecf 	bl	80023cc <HAL_ADC_ConfigChannel>
 800062e:	4603      	mov	r3, r0
 8000630:	2b00      	cmp	r3, #0
 8000632:	d001      	beq.n	8000638 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000634:	f001 f9ce 	bl	80019d4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000638:	bf00      	nop
 800063a:	3710      	adds	r7, #16
 800063c:	46bd      	mov	sp, r7
 800063e:	bd80      	pop	{r7, pc}
 8000640:	20000080 	.word	0x20000080
 8000644:	40012000 	.word	0x40012000
 8000648:	0f000001 	.word	0x0f000001

0800064c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b08a      	sub	sp, #40	; 0x28
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000654:	f107 0314 	add.w	r3, r7, #20
 8000658:	2200      	movs	r2, #0
 800065a:	601a      	str	r2, [r3, #0]
 800065c:	605a      	str	r2, [r3, #4]
 800065e:	609a      	str	r2, [r3, #8]
 8000660:	60da      	str	r2, [r3, #12]
 8000662:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	4a3c      	ldr	r2, [pc, #240]	; (800075c <HAL_ADC_MspInit+0x110>)
 800066a:	4293      	cmp	r3, r2
 800066c:	d171      	bne.n	8000752 <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800066e:	2300      	movs	r3, #0
 8000670:	613b      	str	r3, [r7, #16]
 8000672:	4b3b      	ldr	r3, [pc, #236]	; (8000760 <HAL_ADC_MspInit+0x114>)
 8000674:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000676:	4a3a      	ldr	r2, [pc, #232]	; (8000760 <HAL_ADC_MspInit+0x114>)
 8000678:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800067c:	6453      	str	r3, [r2, #68]	; 0x44
 800067e:	4b38      	ldr	r3, [pc, #224]	; (8000760 <HAL_ADC_MspInit+0x114>)
 8000680:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000682:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000686:	613b      	str	r3, [r7, #16]
 8000688:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800068a:	2300      	movs	r3, #0
 800068c:	60fb      	str	r3, [r7, #12]
 800068e:	4b34      	ldr	r3, [pc, #208]	; (8000760 <HAL_ADC_MspInit+0x114>)
 8000690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000692:	4a33      	ldr	r2, [pc, #204]	; (8000760 <HAL_ADC_MspInit+0x114>)
 8000694:	f043 0304 	orr.w	r3, r3, #4
 8000698:	6313      	str	r3, [r2, #48]	; 0x30
 800069a:	4b31      	ldr	r3, [pc, #196]	; (8000760 <HAL_ADC_MspInit+0x114>)
 800069c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800069e:	f003 0304 	and.w	r3, r3, #4
 80006a2:	60fb      	str	r3, [r7, #12]
 80006a4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006a6:	2300      	movs	r3, #0
 80006a8:	60bb      	str	r3, [r7, #8]
 80006aa:	4b2d      	ldr	r3, [pc, #180]	; (8000760 <HAL_ADC_MspInit+0x114>)
 80006ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ae:	4a2c      	ldr	r2, [pc, #176]	; (8000760 <HAL_ADC_MspInit+0x114>)
 80006b0:	f043 0301 	orr.w	r3, r3, #1
 80006b4:	6313      	str	r3, [r2, #48]	; 0x30
 80006b6:	4b2a      	ldr	r3, [pc, #168]	; (8000760 <HAL_ADC_MspInit+0x114>)
 80006b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ba:	f003 0301 	and.w	r3, r3, #1
 80006be:	60bb      	str	r3, [r7, #8]
 80006c0:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80006c2:	2301      	movs	r3, #1
 80006c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006c6:	2303      	movs	r3, #3
 80006c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ca:	2300      	movs	r3, #0
 80006cc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006ce:	f107 0314 	add.w	r3, r7, #20
 80006d2:	4619      	mov	r1, r3
 80006d4:	4823      	ldr	r0, [pc, #140]	; (8000764 <HAL_ADC_MspInit+0x118>)
 80006d6:	f003 f8d3 	bl	8003880 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80006da:	2308      	movs	r3, #8
 80006dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006de:	2303      	movs	r3, #3
 80006e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e2:	2300      	movs	r3, #0
 80006e4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006e6:	f107 0314 	add.w	r3, r7, #20
 80006ea:	4619      	mov	r1, r3
 80006ec:	481e      	ldr	r0, [pc, #120]	; (8000768 <HAL_ADC_MspInit+0x11c>)
 80006ee:	f003 f8c7 	bl	8003880 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80006f2:	4b1e      	ldr	r3, [pc, #120]	; (800076c <HAL_ADC_MspInit+0x120>)
 80006f4:	4a1e      	ldr	r2, [pc, #120]	; (8000770 <HAL_ADC_MspInit+0x124>)
 80006f6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80006f8:	4b1c      	ldr	r3, [pc, #112]	; (800076c <HAL_ADC_MspInit+0x120>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80006fe:	4b1b      	ldr	r3, [pc, #108]	; (800076c <HAL_ADC_MspInit+0x120>)
 8000700:	2200      	movs	r2, #0
 8000702:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000704:	4b19      	ldr	r3, [pc, #100]	; (800076c <HAL_ADC_MspInit+0x120>)
 8000706:	2200      	movs	r2, #0
 8000708:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800070a:	4b18      	ldr	r3, [pc, #96]	; (800076c <HAL_ADC_MspInit+0x120>)
 800070c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000710:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000712:	4b16      	ldr	r3, [pc, #88]	; (800076c <HAL_ADC_MspInit+0x120>)
 8000714:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000718:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800071a:	4b14      	ldr	r3, [pc, #80]	; (800076c <HAL_ADC_MspInit+0x120>)
 800071c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000720:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000722:	4b12      	ldr	r3, [pc, #72]	; (800076c <HAL_ADC_MspInit+0x120>)
 8000724:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000728:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800072a:	4b10      	ldr	r3, [pc, #64]	; (800076c <HAL_ADC_MspInit+0x120>)
 800072c:	2200      	movs	r2, #0
 800072e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000730:	4b0e      	ldr	r3, [pc, #56]	; (800076c <HAL_ADC_MspInit+0x120>)
 8000732:	2200      	movs	r2, #0
 8000734:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000736:	480d      	ldr	r0, [pc, #52]	; (800076c <HAL_ADC_MspInit+0x120>)
 8000738:	f002 fa0a 	bl	8002b50 <HAL_DMA_Init>
 800073c:	4603      	mov	r3, r0
 800073e:	2b00      	cmp	r3, #0
 8000740:	d001      	beq.n	8000746 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8000742:	f001 f947 	bl	80019d4 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	4a08      	ldr	r2, [pc, #32]	; (800076c <HAL_ADC_MspInit+0x120>)
 800074a:	639a      	str	r2, [r3, #56]	; 0x38
 800074c:	4a07      	ldr	r2, [pc, #28]	; (800076c <HAL_ADC_MspInit+0x120>)
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000752:	bf00      	nop
 8000754:	3728      	adds	r7, #40	; 0x28
 8000756:	46bd      	mov	sp, r7
 8000758:	bd80      	pop	{r7, pc}
 800075a:	bf00      	nop
 800075c:	40012000 	.word	0x40012000
 8000760:	40023800 	.word	0x40023800
 8000764:	40020800 	.word	0x40020800
 8000768:	40020000 	.word	0x40020000
 800076c:	200000c8 	.word	0x200000c8
 8000770:	40026410 	.word	0x40026410

08000774 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b082      	sub	sp, #8
 8000778:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800077a:	2300      	movs	r3, #0
 800077c:	607b      	str	r3, [r7, #4]
 800077e:	4b0c      	ldr	r3, [pc, #48]	; (80007b0 <MX_DMA_Init+0x3c>)
 8000780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000782:	4a0b      	ldr	r2, [pc, #44]	; (80007b0 <MX_DMA_Init+0x3c>)
 8000784:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000788:	6313      	str	r3, [r2, #48]	; 0x30
 800078a:	4b09      	ldr	r3, [pc, #36]	; (80007b0 <MX_DMA_Init+0x3c>)
 800078c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000792:	607b      	str	r3, [r7, #4]
 8000794:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000796:	2200      	movs	r2, #0
 8000798:	2100      	movs	r1, #0
 800079a:	2038      	movs	r0, #56	; 0x38
 800079c:	f002 f9a1 	bl	8002ae2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80007a0:	2038      	movs	r0, #56	; 0x38
 80007a2:	f002 f9ba 	bl	8002b1a <HAL_NVIC_EnableIRQ>

}
 80007a6:	bf00      	nop
 80007a8:	3708      	adds	r7, #8
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	bf00      	nop
 80007b0:	40023800 	.word	0x40023800

080007b4 <MX_ETH_Init>:

ETH_HandleTypeDef heth;

/* ETH init function */
void MX_ETH_Init(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 80007b8:	4b1f      	ldr	r3, [pc, #124]	; (8000838 <MX_ETH_Init+0x84>)
 80007ba:	4a20      	ldr	r2, [pc, #128]	; (800083c <MX_ETH_Init+0x88>)
 80007bc:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 80007be:	4b20      	ldr	r3, [pc, #128]	; (8000840 <MX_ETH_Init+0x8c>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80007c4:	4b1e      	ldr	r3, [pc, #120]	; (8000840 <MX_ETH_Init+0x8c>)
 80007c6:	2280      	movs	r2, #128	; 0x80
 80007c8:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80007ca:	4b1d      	ldr	r3, [pc, #116]	; (8000840 <MX_ETH_Init+0x8c>)
 80007cc:	22e1      	movs	r2, #225	; 0xe1
 80007ce:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80007d0:	4b1b      	ldr	r3, [pc, #108]	; (8000840 <MX_ETH_Init+0x8c>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80007d6:	4b1a      	ldr	r3, [pc, #104]	; (8000840 <MX_ETH_Init+0x8c>)
 80007d8:	2200      	movs	r2, #0
 80007da:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80007dc:	4b18      	ldr	r3, [pc, #96]	; (8000840 <MX_ETH_Init+0x8c>)
 80007de:	2200      	movs	r2, #0
 80007e0:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80007e2:	4b15      	ldr	r3, [pc, #84]	; (8000838 <MX_ETH_Init+0x84>)
 80007e4:	4a16      	ldr	r2, [pc, #88]	; (8000840 <MX_ETH_Init+0x8c>)
 80007e6:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80007e8:	4b13      	ldr	r3, [pc, #76]	; (8000838 <MX_ETH_Init+0x84>)
 80007ea:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80007ee:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80007f0:	4b11      	ldr	r3, [pc, #68]	; (8000838 <MX_ETH_Init+0x84>)
 80007f2:	4a14      	ldr	r2, [pc, #80]	; (8000844 <MX_ETH_Init+0x90>)
 80007f4:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80007f6:	4b10      	ldr	r3, [pc, #64]	; (8000838 <MX_ETH_Init+0x84>)
 80007f8:	4a13      	ldr	r2, [pc, #76]	; (8000848 <MX_ETH_Init+0x94>)
 80007fa:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80007fc:	4b0e      	ldr	r3, [pc, #56]	; (8000838 <MX_ETH_Init+0x84>)
 80007fe:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8000802:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000804:	480c      	ldr	r0, [pc, #48]	; (8000838 <MX_ETH_Init+0x84>)
 8000806:	f002 fd13 	bl	8003230 <HAL_ETH_Init>
 800080a:	4603      	mov	r3, r0
 800080c:	2b00      	cmp	r3, #0
 800080e:	d001      	beq.n	8000814 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8000810:	f001 f8e0 	bl	80019d4 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000814:	2238      	movs	r2, #56	; 0x38
 8000816:	2100      	movs	r1, #0
 8000818:	480c      	ldr	r0, [pc, #48]	; (800084c <MX_ETH_Init+0x98>)
 800081a:	f006 fdb7 	bl	800738c <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800081e:	4b0b      	ldr	r3, [pc, #44]	; (800084c <MX_ETH_Init+0x98>)
 8000820:	2221      	movs	r2, #33	; 0x21
 8000822:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000824:	4b09      	ldr	r3, [pc, #36]	; (800084c <MX_ETH_Init+0x98>)
 8000826:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 800082a:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800082c:	4b07      	ldr	r3, [pc, #28]	; (800084c <MX_ETH_Init+0x98>)
 800082e:	2200      	movs	r2, #0
 8000830:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000832:	bf00      	nop
 8000834:	bd80      	pop	{r7, pc}
 8000836:	bf00      	nop
 8000838:	200002a0 	.word	0x200002a0
 800083c:	40028000 	.word	0x40028000
 8000840:	20000350 	.word	0x20000350
 8000844:	200001c8 	.word	0x200001c8
 8000848:	20000128 	.word	0x20000128
 800084c:	20000268 	.word	0x20000268

08000850 <HAL_ETH_MspInit>:

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b08e      	sub	sp, #56	; 0x38
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000858:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800085c:	2200      	movs	r2, #0
 800085e:	601a      	str	r2, [r3, #0]
 8000860:	605a      	str	r2, [r3, #4]
 8000862:	609a      	str	r2, [r3, #8]
 8000864:	60da      	str	r2, [r3, #12]
 8000866:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	4a55      	ldr	r2, [pc, #340]	; (80009c4 <HAL_ETH_MspInit+0x174>)
 800086e:	4293      	cmp	r3, r2
 8000870:	f040 80a4 	bne.w	80009bc <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* ETH clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8000874:	2300      	movs	r3, #0
 8000876:	623b      	str	r3, [r7, #32]
 8000878:	4b53      	ldr	r3, [pc, #332]	; (80009c8 <HAL_ETH_MspInit+0x178>)
 800087a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800087c:	4a52      	ldr	r2, [pc, #328]	; (80009c8 <HAL_ETH_MspInit+0x178>)
 800087e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000882:	6313      	str	r3, [r2, #48]	; 0x30
 8000884:	4b50      	ldr	r3, [pc, #320]	; (80009c8 <HAL_ETH_MspInit+0x178>)
 8000886:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000888:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800088c:	623b      	str	r3, [r7, #32]
 800088e:	6a3b      	ldr	r3, [r7, #32]
 8000890:	2300      	movs	r3, #0
 8000892:	61fb      	str	r3, [r7, #28]
 8000894:	4b4c      	ldr	r3, [pc, #304]	; (80009c8 <HAL_ETH_MspInit+0x178>)
 8000896:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000898:	4a4b      	ldr	r2, [pc, #300]	; (80009c8 <HAL_ETH_MspInit+0x178>)
 800089a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800089e:	6313      	str	r3, [r2, #48]	; 0x30
 80008a0:	4b49      	ldr	r3, [pc, #292]	; (80009c8 <HAL_ETH_MspInit+0x178>)
 80008a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80008a8:	61fb      	str	r3, [r7, #28]
 80008aa:	69fb      	ldr	r3, [r7, #28]
 80008ac:	2300      	movs	r3, #0
 80008ae:	61bb      	str	r3, [r7, #24]
 80008b0:	4b45      	ldr	r3, [pc, #276]	; (80009c8 <HAL_ETH_MspInit+0x178>)
 80008b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008b4:	4a44      	ldr	r2, [pc, #272]	; (80009c8 <HAL_ETH_MspInit+0x178>)
 80008b6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80008ba:	6313      	str	r3, [r2, #48]	; 0x30
 80008bc:	4b42      	ldr	r3, [pc, #264]	; (80009c8 <HAL_ETH_MspInit+0x178>)
 80008be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008c0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80008c4:	61bb      	str	r3, [r7, #24]
 80008c6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80008c8:	2300      	movs	r3, #0
 80008ca:	617b      	str	r3, [r7, #20]
 80008cc:	4b3e      	ldr	r3, [pc, #248]	; (80009c8 <HAL_ETH_MspInit+0x178>)
 80008ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008d0:	4a3d      	ldr	r2, [pc, #244]	; (80009c8 <HAL_ETH_MspInit+0x178>)
 80008d2:	f043 0304 	orr.w	r3, r3, #4
 80008d6:	6313      	str	r3, [r2, #48]	; 0x30
 80008d8:	4b3b      	ldr	r3, [pc, #236]	; (80009c8 <HAL_ETH_MspInit+0x178>)
 80008da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008dc:	f003 0304 	and.w	r3, r3, #4
 80008e0:	617b      	str	r3, [r7, #20]
 80008e2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008e4:	2300      	movs	r3, #0
 80008e6:	613b      	str	r3, [r7, #16]
 80008e8:	4b37      	ldr	r3, [pc, #220]	; (80009c8 <HAL_ETH_MspInit+0x178>)
 80008ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ec:	4a36      	ldr	r2, [pc, #216]	; (80009c8 <HAL_ETH_MspInit+0x178>)
 80008ee:	f043 0301 	orr.w	r3, r3, #1
 80008f2:	6313      	str	r3, [r2, #48]	; 0x30
 80008f4:	4b34      	ldr	r3, [pc, #208]	; (80009c8 <HAL_ETH_MspInit+0x178>)
 80008f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008f8:	f003 0301 	and.w	r3, r3, #1
 80008fc:	613b      	str	r3, [r7, #16]
 80008fe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000900:	2300      	movs	r3, #0
 8000902:	60fb      	str	r3, [r7, #12]
 8000904:	4b30      	ldr	r3, [pc, #192]	; (80009c8 <HAL_ETH_MspInit+0x178>)
 8000906:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000908:	4a2f      	ldr	r2, [pc, #188]	; (80009c8 <HAL_ETH_MspInit+0x178>)
 800090a:	f043 0302 	orr.w	r3, r3, #2
 800090e:	6313      	str	r3, [r2, #48]	; 0x30
 8000910:	4b2d      	ldr	r3, [pc, #180]	; (80009c8 <HAL_ETH_MspInit+0x178>)
 8000912:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000914:	f003 0302 	and.w	r3, r3, #2
 8000918:	60fb      	str	r3, [r7, #12]
 800091a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800091c:	2300      	movs	r3, #0
 800091e:	60bb      	str	r3, [r7, #8]
 8000920:	4b29      	ldr	r3, [pc, #164]	; (80009c8 <HAL_ETH_MspInit+0x178>)
 8000922:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000924:	4a28      	ldr	r2, [pc, #160]	; (80009c8 <HAL_ETH_MspInit+0x178>)
 8000926:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800092a:	6313      	str	r3, [r2, #48]	; 0x30
 800092c:	4b26      	ldr	r3, [pc, #152]	; (80009c8 <HAL_ETH_MspInit+0x178>)
 800092e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000930:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000934:	60bb      	str	r3, [r7, #8]
 8000936:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000938:	2332      	movs	r3, #50	; 0x32
 800093a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800093c:	2302      	movs	r3, #2
 800093e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000940:	2300      	movs	r3, #0
 8000942:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000944:	2303      	movs	r3, #3
 8000946:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000948:	230b      	movs	r3, #11
 800094a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800094c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000950:	4619      	mov	r1, r3
 8000952:	481e      	ldr	r0, [pc, #120]	; (80009cc <HAL_ETH_MspInit+0x17c>)
 8000954:	f002 ff94 	bl	8003880 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000958:	2386      	movs	r3, #134	; 0x86
 800095a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800095c:	2302      	movs	r3, #2
 800095e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000960:	2300      	movs	r3, #0
 8000962:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000964:	2303      	movs	r3, #3
 8000966:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000968:	230b      	movs	r3, #11
 800096a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800096c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000970:	4619      	mov	r1, r3
 8000972:	4817      	ldr	r0, [pc, #92]	; (80009d0 <HAL_ETH_MspInit+0x180>)
 8000974:	f002 ff84 	bl	8003880 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000978:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800097c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800097e:	2302      	movs	r3, #2
 8000980:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000982:	2300      	movs	r3, #0
 8000984:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000986:	2303      	movs	r3, #3
 8000988:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800098a:	230b      	movs	r3, #11
 800098c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800098e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000992:	4619      	mov	r1, r3
 8000994:	480f      	ldr	r0, [pc, #60]	; (80009d4 <HAL_ETH_MspInit+0x184>)
 8000996:	f002 ff73 	bl	8003880 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800099a:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800099e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009a0:	2302      	movs	r3, #2
 80009a2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a4:	2300      	movs	r3, #0
 80009a6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009a8:	2303      	movs	r3, #3
 80009aa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80009ac:	230b      	movs	r3, #11
 80009ae:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80009b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009b4:	4619      	mov	r1, r3
 80009b6:	4808      	ldr	r0, [pc, #32]	; (80009d8 <HAL_ETH_MspInit+0x188>)
 80009b8:	f002 ff62 	bl	8003880 <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 80009bc:	bf00      	nop
 80009be:	3738      	adds	r7, #56	; 0x38
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}
 80009c4:	40028000 	.word	0x40028000
 80009c8:	40023800 	.word	0x40023800
 80009cc:	40020800 	.word	0x40020800
 80009d0:	40020000 	.word	0x40020000
 80009d4:	40020400 	.word	0x40020400
 80009d8:	40021800 	.word	0x40021800

080009dc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b08c      	sub	sp, #48	; 0x30
 80009e0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009e2:	f107 031c 	add.w	r3, r7, #28
 80009e6:	2200      	movs	r2, #0
 80009e8:	601a      	str	r2, [r3, #0]
 80009ea:	605a      	str	r2, [r3, #4]
 80009ec:	609a      	str	r2, [r3, #8]
 80009ee:	60da      	str	r2, [r3, #12]
 80009f0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009f2:	2300      	movs	r3, #0
 80009f4:	61bb      	str	r3, [r7, #24]
 80009f6:	4b52      	ldr	r3, [pc, #328]	; (8000b40 <MX_GPIO_Init+0x164>)
 80009f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009fa:	4a51      	ldr	r2, [pc, #324]	; (8000b40 <MX_GPIO_Init+0x164>)
 80009fc:	f043 0304 	orr.w	r3, r3, #4
 8000a00:	6313      	str	r3, [r2, #48]	; 0x30
 8000a02:	4b4f      	ldr	r3, [pc, #316]	; (8000b40 <MX_GPIO_Init+0x164>)
 8000a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a06:	f003 0304 	and.w	r3, r3, #4
 8000a0a:	61bb      	str	r3, [r7, #24]
 8000a0c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a0e:	2300      	movs	r3, #0
 8000a10:	617b      	str	r3, [r7, #20]
 8000a12:	4b4b      	ldr	r3, [pc, #300]	; (8000b40 <MX_GPIO_Init+0x164>)
 8000a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a16:	4a4a      	ldr	r2, [pc, #296]	; (8000b40 <MX_GPIO_Init+0x164>)
 8000a18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a1c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a1e:	4b48      	ldr	r3, [pc, #288]	; (8000b40 <MX_GPIO_Init+0x164>)
 8000a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a26:	617b      	str	r3, [r7, #20]
 8000a28:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	613b      	str	r3, [r7, #16]
 8000a2e:	4b44      	ldr	r3, [pc, #272]	; (8000b40 <MX_GPIO_Init+0x164>)
 8000a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a32:	4a43      	ldr	r2, [pc, #268]	; (8000b40 <MX_GPIO_Init+0x164>)
 8000a34:	f043 0301 	orr.w	r3, r3, #1
 8000a38:	6313      	str	r3, [r2, #48]	; 0x30
 8000a3a:	4b41      	ldr	r3, [pc, #260]	; (8000b40 <MX_GPIO_Init+0x164>)
 8000a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a3e:	f003 0301 	and.w	r3, r3, #1
 8000a42:	613b      	str	r3, [r7, #16]
 8000a44:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a46:	2300      	movs	r3, #0
 8000a48:	60fb      	str	r3, [r7, #12]
 8000a4a:	4b3d      	ldr	r3, [pc, #244]	; (8000b40 <MX_GPIO_Init+0x164>)
 8000a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a4e:	4a3c      	ldr	r2, [pc, #240]	; (8000b40 <MX_GPIO_Init+0x164>)
 8000a50:	f043 0302 	orr.w	r3, r3, #2
 8000a54:	6313      	str	r3, [r2, #48]	; 0x30
 8000a56:	4b3a      	ldr	r3, [pc, #232]	; (8000b40 <MX_GPIO_Init+0x164>)
 8000a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a5a:	f003 0302 	and.w	r3, r3, #2
 8000a5e:	60fb      	str	r3, [r7, #12]
 8000a60:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a62:	2300      	movs	r3, #0
 8000a64:	60bb      	str	r3, [r7, #8]
 8000a66:	4b36      	ldr	r3, [pc, #216]	; (8000b40 <MX_GPIO_Init+0x164>)
 8000a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a6a:	4a35      	ldr	r2, [pc, #212]	; (8000b40 <MX_GPIO_Init+0x164>)
 8000a6c:	f043 0308 	orr.w	r3, r3, #8
 8000a70:	6313      	str	r3, [r2, #48]	; 0x30
 8000a72:	4b33      	ldr	r3, [pc, #204]	; (8000b40 <MX_GPIO_Init+0x164>)
 8000a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a76:	f003 0308 	and.w	r3, r3, #8
 8000a7a:	60bb      	str	r3, [r7, #8]
 8000a7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a7e:	2300      	movs	r3, #0
 8000a80:	607b      	str	r3, [r7, #4]
 8000a82:	4b2f      	ldr	r3, [pc, #188]	; (8000b40 <MX_GPIO_Init+0x164>)
 8000a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a86:	4a2e      	ldr	r2, [pc, #184]	; (8000b40 <MX_GPIO_Init+0x164>)
 8000a88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a8c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a8e:	4b2c      	ldr	r3, [pc, #176]	; (8000b40 <MX_GPIO_Init+0x164>)
 8000a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000a96:	607b      	str	r3, [r7, #4]
 8000a98:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	f244 0181 	movw	r1, #16513	; 0x4081
 8000aa0:	4828      	ldr	r0, [pc, #160]	; (8000b44 <MX_GPIO_Init+0x168>)
 8000aa2:	f003 f8b1 	bl	8003c08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	2140      	movs	r1, #64	; 0x40
 8000aaa:	4827      	ldr	r0, [pc, #156]	; (8000b48 <MX_GPIO_Init+0x16c>)
 8000aac:	f003 f8ac 	bl	8003c08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000ab0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ab4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000ab6:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8000aba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000abc:	2300      	movs	r3, #0
 8000abe:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000ac0:	f107 031c 	add.w	r3, r7, #28
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	4821      	ldr	r0, [pc, #132]	; (8000b4c <MX_GPIO_Init+0x170>)
 8000ac8:	f002 feda 	bl	8003880 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Joystick_Pin;
 8000acc:	2308      	movs	r3, #8
 8000ace:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Joystick_GPIO_Port, &GPIO_InitStruct);
 8000ad8:	f107 031c 	add.w	r3, r7, #28
 8000adc:	4619      	mov	r1, r3
 8000ade:	481b      	ldr	r0, [pc, #108]	; (8000b4c <MX_GPIO_Init+0x170>)
 8000ae0:	f002 fece 	bl	8003880 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000ae4:	f244 0381 	movw	r3, #16513	; 0x4081
 8000ae8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aea:	2301      	movs	r3, #1
 8000aec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aee:	2300      	movs	r3, #0
 8000af0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000af2:	2300      	movs	r3, #0
 8000af4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000af6:	f107 031c 	add.w	r3, r7, #28
 8000afa:	4619      	mov	r1, r3
 8000afc:	4811      	ldr	r0, [pc, #68]	; (8000b44 <MX_GPIO_Init+0x168>)
 8000afe:	f002 febf 	bl	8003880 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000b02:	2340      	movs	r3, #64	; 0x40
 8000b04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b06:	2301      	movs	r3, #1
 8000b08:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000b12:	f107 031c 	add.w	r3, r7, #28
 8000b16:	4619      	mov	r1, r3
 8000b18:	480b      	ldr	r0, [pc, #44]	; (8000b48 <MX_GPIO_Init+0x16c>)
 8000b1a:	f002 feb1 	bl	8003880 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000b1e:	2380      	movs	r3, #128	; 0x80
 8000b20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b22:	2300      	movs	r3, #0
 8000b24:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b26:	2300      	movs	r3, #0
 8000b28:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000b2a:	f107 031c 	add.w	r3, r7, #28
 8000b2e:	4619      	mov	r1, r3
 8000b30:	4805      	ldr	r0, [pc, #20]	; (8000b48 <MX_GPIO_Init+0x16c>)
 8000b32:	f002 fea5 	bl	8003880 <HAL_GPIO_Init>

}
 8000b36:	bf00      	nop
 8000b38:	3730      	adds	r7, #48	; 0x30
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	bf00      	nop
 8000b40:	40023800 	.word	0x40023800
 8000b44:	40020400 	.word	0x40020400
 8000b48:	40021800 	.word	0x40021800
 8000b4c:	40020800 	.word	0x40020800

08000b50 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b54:	4b1b      	ldr	r3, [pc, #108]	; (8000bc4 <MX_I2C1_Init+0x74>)
 8000b56:	4a1c      	ldr	r2, [pc, #112]	; (8000bc8 <MX_I2C1_Init+0x78>)
 8000b58:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000b5a:	4b1a      	ldr	r3, [pc, #104]	; (8000bc4 <MX_I2C1_Init+0x74>)
 8000b5c:	4a1b      	ldr	r2, [pc, #108]	; (8000bcc <MX_I2C1_Init+0x7c>)
 8000b5e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000b60:	4b18      	ldr	r3, [pc, #96]	; (8000bc4 <MX_I2C1_Init+0x74>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000b66:	4b17      	ldr	r3, [pc, #92]	; (8000bc4 <MX_I2C1_Init+0x74>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b6c:	4b15      	ldr	r3, [pc, #84]	; (8000bc4 <MX_I2C1_Init+0x74>)
 8000b6e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000b72:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b74:	4b13      	ldr	r3, [pc, #76]	; (8000bc4 <MX_I2C1_Init+0x74>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000b7a:	4b12      	ldr	r3, [pc, #72]	; (8000bc4 <MX_I2C1_Init+0x74>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b80:	4b10      	ldr	r3, [pc, #64]	; (8000bc4 <MX_I2C1_Init+0x74>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b86:	4b0f      	ldr	r3, [pc, #60]	; (8000bc4 <MX_I2C1_Init+0x74>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b8c:	480d      	ldr	r0, [pc, #52]	; (8000bc4 <MX_I2C1_Init+0x74>)
 8000b8e:	f003 f86d 	bl	8003c6c <HAL_I2C_Init>
 8000b92:	4603      	mov	r3, r0
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d001      	beq.n	8000b9c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000b98:	f000 ff1c 	bl	80019d4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000b9c:	2100      	movs	r1, #0
 8000b9e:	4809      	ldr	r0, [pc, #36]	; (8000bc4 <MX_I2C1_Init+0x74>)
 8000ba0:	f003 fcaf 	bl	8004502 <HAL_I2CEx_ConfigAnalogFilter>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d001      	beq.n	8000bae <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8000baa:	f000 ff13 	bl	80019d4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000bae:	2100      	movs	r1, #0
 8000bb0:	4804      	ldr	r0, [pc, #16]	; (8000bc4 <MX_I2C1_Init+0x74>)
 8000bb2:	f003 fce2 	bl	800457a <HAL_I2CEx_ConfigDigitalFilter>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d001      	beq.n	8000bc0 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8000bbc:	f000 ff0a 	bl	80019d4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000bc0:	bf00      	nop
 8000bc2:	bd80      	pop	{r7, pc}
 8000bc4:	20000358 	.word	0x20000358
 8000bc8:	40005400 	.word	0x40005400
 8000bcc:	000186a0 	.word	0x000186a0

08000bd0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b08a      	sub	sp, #40	; 0x28
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bd8:	f107 0314 	add.w	r3, r7, #20
 8000bdc:	2200      	movs	r2, #0
 8000bde:	601a      	str	r2, [r3, #0]
 8000be0:	605a      	str	r2, [r3, #4]
 8000be2:	609a      	str	r2, [r3, #8]
 8000be4:	60da      	str	r2, [r3, #12]
 8000be6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	4a19      	ldr	r2, [pc, #100]	; (8000c54 <HAL_I2C_MspInit+0x84>)
 8000bee:	4293      	cmp	r3, r2
 8000bf0:	d12c      	bne.n	8000c4c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	613b      	str	r3, [r7, #16]
 8000bf6:	4b18      	ldr	r3, [pc, #96]	; (8000c58 <HAL_I2C_MspInit+0x88>)
 8000bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bfa:	4a17      	ldr	r2, [pc, #92]	; (8000c58 <HAL_I2C_MspInit+0x88>)
 8000bfc:	f043 0302 	orr.w	r3, r3, #2
 8000c00:	6313      	str	r3, [r2, #48]	; 0x30
 8000c02:	4b15      	ldr	r3, [pc, #84]	; (8000c58 <HAL_I2C_MspInit+0x88>)
 8000c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c06:	f003 0302 	and.w	r3, r3, #2
 8000c0a:	613b      	str	r3, [r7, #16]
 8000c0c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000c0e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000c12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c14:	2312      	movs	r3, #18
 8000c16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c1c:	2303      	movs	r3, #3
 8000c1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000c20:	2304      	movs	r3, #4
 8000c22:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c24:	f107 0314 	add.w	r3, r7, #20
 8000c28:	4619      	mov	r1, r3
 8000c2a:	480c      	ldr	r0, [pc, #48]	; (8000c5c <HAL_I2C_MspInit+0x8c>)
 8000c2c:	f002 fe28 	bl	8003880 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c30:	2300      	movs	r3, #0
 8000c32:	60fb      	str	r3, [r7, #12]
 8000c34:	4b08      	ldr	r3, [pc, #32]	; (8000c58 <HAL_I2C_MspInit+0x88>)
 8000c36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c38:	4a07      	ldr	r2, [pc, #28]	; (8000c58 <HAL_I2C_MspInit+0x88>)
 8000c3a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000c3e:	6413      	str	r3, [r2, #64]	; 0x40
 8000c40:	4b05      	ldr	r3, [pc, #20]	; (8000c58 <HAL_I2C_MspInit+0x88>)
 8000c42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c44:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c48:	60fb      	str	r3, [r7, #12]
 8000c4a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000c4c:	bf00      	nop
 8000c4e:	3728      	adds	r7, #40	; 0x28
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}
 8000c54:	40005400 	.word	0x40005400
 8000c58:	40023800 	.word	0x40023800
 8000c5c:	40020400 	.word	0x40020400

08000c60 <LCD_SendInternal>:
//    }
//
//    HAL_UART_Transmit(&huart3, (uint8_t*)"\r\n", 2, HAL_MAX_DELAY);
//}

void LCD_SendInternal(uint8_t lcd_addr, uint8_t data, uint8_t flags) {
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b086      	sub	sp, #24
 8000c64:	af02      	add	r7, sp, #8
 8000c66:	4603      	mov	r3, r0
 8000c68:	71fb      	strb	r3, [r7, #7]
 8000c6a:	460b      	mov	r3, r1
 8000c6c:	71bb      	strb	r3, [r7, #6]
 8000c6e:	4613      	mov	r3, r2
 8000c70:	717b      	strb	r3, [r7, #5]
//        res = HAL_I2C_IsDeviceReady(&hi2c1, lcd_addr, 1, HAL_MAX_DELAY);
//        if(res == HAL_OK)
//            break;
//    }

    uint8_t up = data & 0xF0;
 8000c72:	79bb      	ldrb	r3, [r7, #6]
 8000c74:	f023 030f 	bic.w	r3, r3, #15
 8000c78:	73fb      	strb	r3, [r7, #15]
    uint8_t lo = (data << 4) & 0xF0;
 8000c7a:	79bb      	ldrb	r3, [r7, #6]
 8000c7c:	011b      	lsls	r3, r3, #4
 8000c7e:	73bb      	strb	r3, [r7, #14]

    uint8_t data_arr[4];
    data_arr[0] = up|flags|BACKLIGHT|PIN_EN;
 8000c80:	7bfa      	ldrb	r2, [r7, #15]
 8000c82:	797b      	ldrb	r3, [r7, #5]
 8000c84:	4313      	orrs	r3, r2
 8000c86:	b2db      	uxtb	r3, r3
 8000c88:	f043 030c 	orr.w	r3, r3, #12
 8000c8c:	b2db      	uxtb	r3, r3
 8000c8e:	723b      	strb	r3, [r7, #8]
    data_arr[1] = up|flags|BACKLIGHT;
 8000c90:	7bfa      	ldrb	r2, [r7, #15]
 8000c92:	797b      	ldrb	r3, [r7, #5]
 8000c94:	4313      	orrs	r3, r2
 8000c96:	b2db      	uxtb	r3, r3
 8000c98:	f043 0308 	orr.w	r3, r3, #8
 8000c9c:	b2db      	uxtb	r3, r3
 8000c9e:	727b      	strb	r3, [r7, #9]
    data_arr[2] = lo|flags|BACKLIGHT|PIN_EN;
 8000ca0:	7bba      	ldrb	r2, [r7, #14]
 8000ca2:	797b      	ldrb	r3, [r7, #5]
 8000ca4:	4313      	orrs	r3, r2
 8000ca6:	b2db      	uxtb	r3, r3
 8000ca8:	f043 030c 	orr.w	r3, r3, #12
 8000cac:	b2db      	uxtb	r3, r3
 8000cae:	72bb      	strb	r3, [r7, #10]
    data_arr[3] = lo|flags|BACKLIGHT;
 8000cb0:	7bba      	ldrb	r2, [r7, #14]
 8000cb2:	797b      	ldrb	r3, [r7, #5]
 8000cb4:	4313      	orrs	r3, r2
 8000cb6:	b2db      	uxtb	r3, r3
 8000cb8:	f043 0308 	orr.w	r3, r3, #8
 8000cbc:	b2db      	uxtb	r3, r3
 8000cbe:	72fb      	strb	r3, [r7, #11]

    HAL_I2C_Master_Transmit(&hi2c1, lcd_addr, data_arr, sizeof(data_arr), HAL_MAX_DELAY);
 8000cc0:	79fb      	ldrb	r3, [r7, #7]
 8000cc2:	b299      	uxth	r1, r3
 8000cc4:	f107 0208 	add.w	r2, r7, #8
 8000cc8:	f04f 33ff 	mov.w	r3, #4294967295
 8000ccc:	9300      	str	r3, [sp, #0]
 8000cce:	2304      	movs	r3, #4
 8000cd0:	4804      	ldr	r0, [pc, #16]	; (8000ce4 <LCD_SendInternal+0x84>)
 8000cd2:	f003 f90f 	bl	8003ef4 <HAL_I2C_Master_Transmit>
    HAL_Delay(LCD_DELAY_MS);
 8000cd6:	2005      	movs	r0, #5
 8000cd8:	f001 f9e2 	bl	80020a0 <HAL_Delay>
}
 8000cdc:	bf00      	nop
 8000cde:	3710      	adds	r7, #16
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bd80      	pop	{r7, pc}
 8000ce4:	20000358 	.word	0x20000358

08000ce8 <LCD_SendCommand>:

void LCD_SendCommand(uint8_t lcd_addr, uint8_t cmd) {
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b082      	sub	sp, #8
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	4603      	mov	r3, r0
 8000cf0:	460a      	mov	r2, r1
 8000cf2:	71fb      	strb	r3, [r7, #7]
 8000cf4:	4613      	mov	r3, r2
 8000cf6:	71bb      	strb	r3, [r7, #6]
    LCD_SendInternal(lcd_addr, cmd, 0);
 8000cf8:	79b9      	ldrb	r1, [r7, #6]
 8000cfa:	79fb      	ldrb	r3, [r7, #7]
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4618      	mov	r0, r3
 8000d00:	f7ff ffae 	bl	8000c60 <LCD_SendInternal>
}
 8000d04:	bf00      	nop
 8000d06:	3708      	adds	r7, #8
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bd80      	pop	{r7, pc}

08000d0c <LCD_SendData>:

void LCD_SendData(uint8_t data) {
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b082      	sub	sp, #8
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	4603      	mov	r3, r0
 8000d14:	71fb      	strb	r3, [r7, #7]
    LCD_SendInternal(LCD_ADDR, data, PIN_RS);
 8000d16:	79fb      	ldrb	r3, [r7, #7]
 8000d18:	2201      	movs	r2, #1
 8000d1a:	4619      	mov	r1, r3
 8000d1c:	204e      	movs	r0, #78	; 0x4e
 8000d1e:	f7ff ff9f 	bl	8000c60 <LCD_SendInternal>
}
 8000d22:	bf00      	nop
 8000d24:	3708      	adds	r7, #8
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}

08000d2a <LCD_Init>:

void LCD_Init(uint8_t lcd_addr) {
 8000d2a:	b580      	push	{r7, lr}
 8000d2c:	b082      	sub	sp, #8
 8000d2e:	af00      	add	r7, sp, #0
 8000d30:	4603      	mov	r3, r0
 8000d32:	71fb      	strb	r3, [r7, #7]
    // 4-bit mode, 2 lines, 5x7 format
    LCD_SendCommand(lcd_addr, 0b00110000);
 8000d34:	79fb      	ldrb	r3, [r7, #7]
 8000d36:	2130      	movs	r1, #48	; 0x30
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f7ff ffd5 	bl	8000ce8 <LCD_SendCommand>
    // display & cursor home (keep this!)
    LCD_SendCommand(lcd_addr, 0b00000010);
 8000d3e:	79fb      	ldrb	r3, [r7, #7]
 8000d40:	2102      	movs	r1, #2
 8000d42:	4618      	mov	r0, r3
 8000d44:	f7ff ffd0 	bl	8000ce8 <LCD_SendCommand>
    // display on, right shift, underline off, blink off
    LCD_SendCommand(lcd_addr, 0b00001100);
 8000d48:	79fb      	ldrb	r3, [r7, #7]
 8000d4a:	210c      	movs	r1, #12
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	f7ff ffcb 	bl	8000ce8 <LCD_SendCommand>
    // clear display (optional here)
    LCD_SendCommand(lcd_addr, 0b00000001);
 8000d52:	79fb      	ldrb	r3, [r7, #7]
 8000d54:	2101      	movs	r1, #1
 8000d56:	4618      	mov	r0, r3
 8000d58:	f7ff ffc6 	bl	8000ce8 <LCD_SendCommand>
}
 8000d5c:	bf00      	nop
 8000d5e:	3708      	adds	r7, #8
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}

08000d64 <LCD_SendString>:

void LCD_SendString(char *str) {
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b082      	sub	sp, #8
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
    while(*str) {
 8000d6c:	e007      	b.n	8000d7e <LCD_SendString+0x1a>
        LCD_SendData((uint8_t)(*str));
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	781b      	ldrb	r3, [r3, #0]
 8000d72:	4618      	mov	r0, r3
 8000d74:	f7ff ffca 	bl	8000d0c <LCD_SendData>
        str++;
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	3301      	adds	r3, #1
 8000d7c:	607b      	str	r3, [r7, #4]
    while(*str) {
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	781b      	ldrb	r3, [r3, #0]
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d1f3      	bne.n	8000d6e <LCD_SendString+0xa>
    }
}
 8000d86:	bf00      	nop
 8000d88:	bf00      	nop
 8000d8a:	3708      	adds	r7, #8
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bd80      	pop	{r7, pc}

08000d90 <LCM1602_init>:

void LCM1602_init() {
 8000d90:	b580      	push	{r7, lr}
 8000d92:	af00      	add	r7, sp, #0
//    I2C_Scan();
    LCD_Init(LCD_ADDR);
 8000d94:	204e      	movs	r0, #78	; 0x4e
 8000d96:	f7ff ffc8 	bl	8000d2a <LCD_Init>
//    LCD_SendString(LCD_ADDR, "SooHyun's Clock");
//
//     set address to 0x40
//    LCD_SendCommand(LCD_ADDR, 0b11000000);
//    LCD_SendString(LCD_ADDR, "  over I2C bus");
}
 8000d9a:	bf00      	nop
 8000d9c:	bd80      	pop	{r7, pc}

08000d9e <lcd_put_cur>:

void lcd_put_cur(int row, int col){
 8000d9e:	b580      	push	{r7, lr}
 8000da0:	b082      	sub	sp, #8
 8000da2:	af00      	add	r7, sp, #0
 8000da4:	6078      	str	r0, [r7, #4]
 8000da6:	6039      	str	r1, [r7, #0]
    switch (row){
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d003      	beq.n	8000db6 <lcd_put_cur+0x18>
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	2b01      	cmp	r3, #1
 8000db2:	d005      	beq.n	8000dc0 <lcd_put_cur+0x22>
 8000db4:	e009      	b.n	8000dca <lcd_put_cur+0x2c>
        case 0:
            col |= 0x80;
 8000db6:	683b      	ldr	r3, [r7, #0]
 8000db8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000dbc:	603b      	str	r3, [r7, #0]
            break;
 8000dbe:	e004      	b.n	8000dca <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8000dc6:	603b      	str	r3, [r7, #0]
            break;
 8000dc8:	bf00      	nop
    }
    LCD_SendCommand(LCD_ADDR, col);
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	b2db      	uxtb	r3, r3
 8000dce:	4619      	mov	r1, r3
 8000dd0:	204e      	movs	r0, #78	; 0x4e
 8000dd2:	f7ff ff89 	bl	8000ce8 <LCD_SendCommand>
}
 8000dd6:	bf00      	nop
 8000dd8:	3708      	adds	r7, #8
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}
	...

08000de0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000de0:	b5b0      	push	{r4, r5, r7, lr}
 8000de2:	b084      	sub	sp, #16
 8000de4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000de6:	f001 f8e9 	bl	8001fbc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dea:	f000 fbd3 	bl	8001594 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dee:	f7ff fdf5 	bl	80009dc <MX_GPIO_Init>
  MX_DMA_Init();
 8000df2:	f7ff fcbf 	bl	8000774 <MX_DMA_Init>
  MX_ETH_Init();
 8000df6:	f7ff fcdd 	bl	80007b4 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000dfa:	f000 ffbb 	bl	8001d74 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000dfe:	f001 f82b 	bl	8001e58 <MX_USB_OTG_FS_PCD_Init>
  MX_ADC1_Init();
 8000e02:	f7ff fbc3 	bl	800058c <MX_ADC1_Init>
  MX_I2C1_Init();
 8000e06:	f7ff fea3 	bl	8000b50 <MX_I2C1_Init>
  MX_RTC_Init();
 8000e0a:	f000 fde9 	bl	80019e0 <MX_RTC_Init>
  MX_TIM2_Init();
 8000e0e:	f000 fee3 	bl	8001bd8 <MX_TIM2_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8000e12:	f000 fc2b 	bl	800166c <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  uint8_t toggle=0;
 8000e16:	2300      	movs	r3, #0
 8000e18:	71fb      	strb	r3, [r7, #7]

  LCM1602_init();
 8000e1a:	f7ff ffb9 	bl	8000d90 <LCM1602_init>

  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000e1e:	2200      	movs	r2, #0
 8000e20:	498e      	ldr	r1, [pc, #568]	; (800105c <main+0x27c>)
 8000e22:	488f      	ldr	r0, [pc, #572]	; (8001060 <main+0x280>)
 8000e24:	f004 fc6e 	bl	8005704 <HAL_RTC_GetTime>
  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8000e28:	2200      	movs	r2, #0
 8000e2a:	498e      	ldr	r1, [pc, #568]	; (8001064 <main+0x284>)
 8000e2c:	488c      	ldr	r0, [pc, #560]	; (8001060 <main+0x280>)
 8000e2e:	f004 fcc7 	bl	80057c0 <HAL_RTC_GetDate>

  HAL_ADC_Start_DMA(&hadc1, XY, 2);
 8000e32:	2202      	movs	r2, #2
 8000e34:	498c      	ldr	r1, [pc, #560]	; (8001068 <main+0x288>)
 8000e36:	488d      	ldr	r0, [pc, #564]	; (800106c <main+0x28c>)
 8000e38:	f001 f99a 	bl	8002170 <HAL_ADC_Start_DMA>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // setting mode
	  if(mode==SETTING)
 8000e3c:	4b8c      	ldr	r3, [pc, #560]	; (8001070 <main+0x290>)
 8000e3e:	781b      	ldrb	r3, [r3, #0]
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	f040 816c 	bne.w	800111e <main+0x33e>
	  {
		  toggle^=1;
 8000e46:	79fb      	ldrb	r3, [r7, #7]
 8000e48:	f083 0301 	eor.w	r3, r3, #1
 8000e4c:	71fb      	strb	r3, [r7, #7]

		  lcd_put_cur(0,0);
 8000e4e:	2100      	movs	r1, #0
 8000e50:	2000      	movs	r0, #0
 8000e52:	f7ff ffa4 	bl	8000d9e <lcd_put_cur>
		  LCD_SendString("Time Setting   ");
 8000e56:	4887      	ldr	r0, [pc, #540]	; (8001074 <main+0x294>)
 8000e58:	f7ff ff84 	bl	8000d64 <LCD_SendString>

		  // read button
		  button = getButton();
 8000e5c:	f000 fc12 	bl	8001684 <getButton>
 8000e60:	4603      	mov	r3, r0
 8000e62:	461a      	mov	r2, r3
 8000e64:	4b84      	ldr	r3, [pc, #528]	; (8001078 <main+0x298>)
 8000e66:	701a      	strb	r2, [r3, #0]

		  // Processing when the button is changed
		  if(button!=button_before)
 8000e68:	4b83      	ldr	r3, [pc, #524]	; (8001078 <main+0x298>)
 8000e6a:	781a      	ldrb	r2, [r3, #0]
 8000e6c:	4b83      	ldr	r3, [pc, #524]	; (800107c <main+0x29c>)
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	429a      	cmp	r2, r3
 8000e72:	d00e      	beq.n	8000e92 <main+0xb2>
		  {
			  move_cur_time(&sTime, button);
 8000e74:	4b80      	ldr	r3, [pc, #512]	; (8001078 <main+0x298>)
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	4619      	mov	r1, r3
 8000e7a:	4878      	ldr	r0, [pc, #480]	; (800105c <main+0x27c>)
 8000e7c:	f000 fc28 	bl	80016d0 <move_cur_time>
			  HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000e80:	2200      	movs	r2, #0
 8000e82:	4976      	ldr	r1, [pc, #472]	; (800105c <main+0x27c>)
 8000e84:	4876      	ldr	r0, [pc, #472]	; (8001060 <main+0x280>)
 8000e86:	f004 fba3 	bl	80055d0 <HAL_RTC_SetTime>
			  button_before=button;
 8000e8a:	4b7b      	ldr	r3, [pc, #492]	; (8001078 <main+0x298>)
 8000e8c:	781a      	ldrb	r2, [r3, #0]
 8000e8e:	4b7b      	ldr	r3, [pc, #492]	; (800107c <main+0x29c>)
 8000e90:	701a      	strb	r2, [r3, #0]
		  }
		  // the part where it's big and blinking
		  if(toggle)
 8000e92:	79fb      	ldrb	r3, [r7, #7]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d017      	beq.n	8000ec8 <main+0xe8>
		  {
			  sprintf(tmpTime,"%s %02d:%02d:%02d", ampm[sTime.TimeFormat], sTime.Hours, sTime.Minutes, sTime.Seconds);
 8000e98:	4b70      	ldr	r3, [pc, #448]	; (800105c <main+0x27c>)
 8000e9a:	78db      	ldrb	r3, [r3, #3]
 8000e9c:	461a      	mov	r2, r3
 8000e9e:	4613      	mov	r3, r2
 8000ea0:	005b      	lsls	r3, r3, #1
 8000ea2:	4413      	add	r3, r2
 8000ea4:	4a76      	ldr	r2, [pc, #472]	; (8001080 <main+0x2a0>)
 8000ea6:	441a      	add	r2, r3
 8000ea8:	4b6c      	ldr	r3, [pc, #432]	; (800105c <main+0x27c>)
 8000eaa:	781b      	ldrb	r3, [r3, #0]
 8000eac:	4618      	mov	r0, r3
 8000eae:	4b6b      	ldr	r3, [pc, #428]	; (800105c <main+0x27c>)
 8000eb0:	785b      	ldrb	r3, [r3, #1]
 8000eb2:	4619      	mov	r1, r3
 8000eb4:	4b69      	ldr	r3, [pc, #420]	; (800105c <main+0x27c>)
 8000eb6:	789b      	ldrb	r3, [r3, #2]
 8000eb8:	9301      	str	r3, [sp, #4]
 8000eba:	9100      	str	r1, [sp, #0]
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	4971      	ldr	r1, [pc, #452]	; (8001084 <main+0x2a4>)
 8000ec0:	4871      	ldr	r0, [pc, #452]	; (8001088 <main+0x2a8>)
 8000ec2:	f006 fa43 	bl	800734c <siprintf>
 8000ec6:	e111      	b.n	80010ec <main+0x30c>
		  }
		  else
		  {
			  if(setmode==AMPM)
 8000ec8:	4b70      	ldr	r3, [pc, #448]	; (800108c <main+0x2ac>)
 8000eca:	781b      	ldrb	r3, [r3, #0]
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d10e      	bne.n	8000eee <main+0x10e>
			  {
				  sprintf(tmpTime,"   %02d:%02d:%02d", sTime.Hours, sTime.Minutes, sTime.Seconds);
 8000ed0:	4b62      	ldr	r3, [pc, #392]	; (800105c <main+0x27c>)
 8000ed2:	781b      	ldrb	r3, [r3, #0]
 8000ed4:	461a      	mov	r2, r3
 8000ed6:	4b61      	ldr	r3, [pc, #388]	; (800105c <main+0x27c>)
 8000ed8:	785b      	ldrb	r3, [r3, #1]
 8000eda:	4619      	mov	r1, r3
 8000edc:	4b5f      	ldr	r3, [pc, #380]	; (800105c <main+0x27c>)
 8000ede:	789b      	ldrb	r3, [r3, #2]
 8000ee0:	9300      	str	r3, [sp, #0]
 8000ee2:	460b      	mov	r3, r1
 8000ee4:	496a      	ldr	r1, [pc, #424]	; (8001090 <main+0x2b0>)
 8000ee6:	4868      	ldr	r0, [pc, #416]	; (8001088 <main+0x2a8>)
 8000ee8:	f006 fa30 	bl	800734c <siprintf>
 8000eec:	e0fe      	b.n	80010ec <main+0x30c>
			  }
			  else if(setmode==HOUR_T)
 8000eee:	4b67      	ldr	r3, [pc, #412]	; (800108c <main+0x2ac>)
 8000ef0:	781b      	ldrb	r3, [r3, #0]
 8000ef2:	2b01      	cmp	r3, #1
 8000ef4:	d122      	bne.n	8000f3c <main+0x15c>
			  {
				  sprintf(tmpTime,"%s  %d:%02d:%02d", ampm[sTime.TimeFormat], sTime.Hours%10, sTime.Minutes, sTime.Seconds);
 8000ef6:	4b59      	ldr	r3, [pc, #356]	; (800105c <main+0x27c>)
 8000ef8:	78db      	ldrb	r3, [r3, #3]
 8000efa:	461a      	mov	r2, r3
 8000efc:	4613      	mov	r3, r2
 8000efe:	005b      	lsls	r3, r3, #1
 8000f00:	4413      	add	r3, r2
 8000f02:	4a5f      	ldr	r2, [pc, #380]	; (8001080 <main+0x2a0>)
 8000f04:	1898      	adds	r0, r3, r2
 8000f06:	4b55      	ldr	r3, [pc, #340]	; (800105c <main+0x27c>)
 8000f08:	781a      	ldrb	r2, [r3, #0]
 8000f0a:	4b62      	ldr	r3, [pc, #392]	; (8001094 <main+0x2b4>)
 8000f0c:	fba3 1302 	umull	r1, r3, r3, r2
 8000f10:	08d9      	lsrs	r1, r3, #3
 8000f12:	460b      	mov	r3, r1
 8000f14:	009b      	lsls	r3, r3, #2
 8000f16:	440b      	add	r3, r1
 8000f18:	005b      	lsls	r3, r3, #1
 8000f1a:	1ad3      	subs	r3, r2, r3
 8000f1c:	b2db      	uxtb	r3, r3
 8000f1e:	4619      	mov	r1, r3
 8000f20:	4b4e      	ldr	r3, [pc, #312]	; (800105c <main+0x27c>)
 8000f22:	785b      	ldrb	r3, [r3, #1]
 8000f24:	461a      	mov	r2, r3
 8000f26:	4b4d      	ldr	r3, [pc, #308]	; (800105c <main+0x27c>)
 8000f28:	789b      	ldrb	r3, [r3, #2]
 8000f2a:	9301      	str	r3, [sp, #4]
 8000f2c:	9200      	str	r2, [sp, #0]
 8000f2e:	460b      	mov	r3, r1
 8000f30:	4602      	mov	r2, r0
 8000f32:	4959      	ldr	r1, [pc, #356]	; (8001098 <main+0x2b8>)
 8000f34:	4854      	ldr	r0, [pc, #336]	; (8001088 <main+0x2a8>)
 8000f36:	f006 fa09 	bl	800734c <siprintf>
 8000f3a:	e0d7      	b.n	80010ec <main+0x30c>
			  }
			  else if(setmode==HOUR_O)
 8000f3c:	4b53      	ldr	r3, [pc, #332]	; (800108c <main+0x2ac>)
 8000f3e:	781b      	ldrb	r3, [r3, #0]
 8000f40:	2b02      	cmp	r3, #2
 8000f42:	d11c      	bne.n	8000f7e <main+0x19e>
			  {
				  sprintf(tmpTime,"%s %d :%02d:%02d", ampm[sTime.TimeFormat], sTime.Hours/10, sTime.Minutes, sTime.Seconds);
 8000f44:	4b45      	ldr	r3, [pc, #276]	; (800105c <main+0x27c>)
 8000f46:	78db      	ldrb	r3, [r3, #3]
 8000f48:	461a      	mov	r2, r3
 8000f4a:	4613      	mov	r3, r2
 8000f4c:	005b      	lsls	r3, r3, #1
 8000f4e:	4413      	add	r3, r2
 8000f50:	4a4b      	ldr	r2, [pc, #300]	; (8001080 <main+0x2a0>)
 8000f52:	441a      	add	r2, r3
 8000f54:	4b41      	ldr	r3, [pc, #260]	; (800105c <main+0x27c>)
 8000f56:	781b      	ldrb	r3, [r3, #0]
 8000f58:	494e      	ldr	r1, [pc, #312]	; (8001094 <main+0x2b4>)
 8000f5a:	fba1 1303 	umull	r1, r3, r1, r3
 8000f5e:	08db      	lsrs	r3, r3, #3
 8000f60:	b2db      	uxtb	r3, r3
 8000f62:	4618      	mov	r0, r3
 8000f64:	4b3d      	ldr	r3, [pc, #244]	; (800105c <main+0x27c>)
 8000f66:	785b      	ldrb	r3, [r3, #1]
 8000f68:	4619      	mov	r1, r3
 8000f6a:	4b3c      	ldr	r3, [pc, #240]	; (800105c <main+0x27c>)
 8000f6c:	789b      	ldrb	r3, [r3, #2]
 8000f6e:	9301      	str	r3, [sp, #4]
 8000f70:	9100      	str	r1, [sp, #0]
 8000f72:	4603      	mov	r3, r0
 8000f74:	4949      	ldr	r1, [pc, #292]	; (800109c <main+0x2bc>)
 8000f76:	4844      	ldr	r0, [pc, #272]	; (8001088 <main+0x2a8>)
 8000f78:	f006 f9e8 	bl	800734c <siprintf>
 8000f7c:	e0b6      	b.n	80010ec <main+0x30c>
			  }
			  else if(setmode==MINUTE_T)
 8000f7e:	4b43      	ldr	r3, [pc, #268]	; (800108c <main+0x2ac>)
 8000f80:	781b      	ldrb	r3, [r3, #0]
 8000f82:	2b03      	cmp	r3, #3
 8000f84:	d122      	bne.n	8000fcc <main+0x1ec>
			  {
				  sprintf(tmpTime,"%s %02d: %d:%02d", ampm[sTime.TimeFormat], sTime.Hours, sTime.Minutes%10, sTime.Seconds);
 8000f86:	4b35      	ldr	r3, [pc, #212]	; (800105c <main+0x27c>)
 8000f88:	78db      	ldrb	r3, [r3, #3]
 8000f8a:	461a      	mov	r2, r3
 8000f8c:	4613      	mov	r3, r2
 8000f8e:	005b      	lsls	r3, r3, #1
 8000f90:	4413      	add	r3, r2
 8000f92:	4a3b      	ldr	r2, [pc, #236]	; (8001080 <main+0x2a0>)
 8000f94:	1898      	adds	r0, r3, r2
 8000f96:	4b31      	ldr	r3, [pc, #196]	; (800105c <main+0x27c>)
 8000f98:	781b      	ldrb	r3, [r3, #0]
 8000f9a:	461c      	mov	r4, r3
 8000f9c:	4b2f      	ldr	r3, [pc, #188]	; (800105c <main+0x27c>)
 8000f9e:	785a      	ldrb	r2, [r3, #1]
 8000fa0:	4b3c      	ldr	r3, [pc, #240]	; (8001094 <main+0x2b4>)
 8000fa2:	fba3 1302 	umull	r1, r3, r3, r2
 8000fa6:	08d9      	lsrs	r1, r3, #3
 8000fa8:	460b      	mov	r3, r1
 8000faa:	009b      	lsls	r3, r3, #2
 8000fac:	440b      	add	r3, r1
 8000fae:	005b      	lsls	r3, r3, #1
 8000fb0:	1ad3      	subs	r3, r2, r3
 8000fb2:	b2db      	uxtb	r3, r3
 8000fb4:	461a      	mov	r2, r3
 8000fb6:	4b29      	ldr	r3, [pc, #164]	; (800105c <main+0x27c>)
 8000fb8:	789b      	ldrb	r3, [r3, #2]
 8000fba:	9301      	str	r3, [sp, #4]
 8000fbc:	9200      	str	r2, [sp, #0]
 8000fbe:	4623      	mov	r3, r4
 8000fc0:	4602      	mov	r2, r0
 8000fc2:	4937      	ldr	r1, [pc, #220]	; (80010a0 <main+0x2c0>)
 8000fc4:	4830      	ldr	r0, [pc, #192]	; (8001088 <main+0x2a8>)
 8000fc6:	f006 f9c1 	bl	800734c <siprintf>
 8000fca:	e08f      	b.n	80010ec <main+0x30c>
			  }
			  else if(setmode==MINUTE_O)
 8000fcc:	4b2f      	ldr	r3, [pc, #188]	; (800108c <main+0x2ac>)
 8000fce:	781b      	ldrb	r3, [r3, #0]
 8000fd0:	2b04      	cmp	r3, #4
 8000fd2:	d11c      	bne.n	800100e <main+0x22e>
			  {
				  sprintf(tmpTime,"%s %02d:%d :%02d", ampm[sTime.TimeFormat], sTime.Hours, sTime.Minutes/10, sTime.Seconds);
 8000fd4:	4b21      	ldr	r3, [pc, #132]	; (800105c <main+0x27c>)
 8000fd6:	78db      	ldrb	r3, [r3, #3]
 8000fd8:	461a      	mov	r2, r3
 8000fda:	4613      	mov	r3, r2
 8000fdc:	005b      	lsls	r3, r3, #1
 8000fde:	4413      	add	r3, r2
 8000fe0:	4a27      	ldr	r2, [pc, #156]	; (8001080 <main+0x2a0>)
 8000fe2:	441a      	add	r2, r3
 8000fe4:	4b1d      	ldr	r3, [pc, #116]	; (800105c <main+0x27c>)
 8000fe6:	781b      	ldrb	r3, [r3, #0]
 8000fe8:	4618      	mov	r0, r3
 8000fea:	4b1c      	ldr	r3, [pc, #112]	; (800105c <main+0x27c>)
 8000fec:	785b      	ldrb	r3, [r3, #1]
 8000fee:	4929      	ldr	r1, [pc, #164]	; (8001094 <main+0x2b4>)
 8000ff0:	fba1 1303 	umull	r1, r3, r1, r3
 8000ff4:	08db      	lsrs	r3, r3, #3
 8000ff6:	b2db      	uxtb	r3, r3
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	4b18      	ldr	r3, [pc, #96]	; (800105c <main+0x27c>)
 8000ffc:	789b      	ldrb	r3, [r3, #2]
 8000ffe:	9301      	str	r3, [sp, #4]
 8001000:	9100      	str	r1, [sp, #0]
 8001002:	4603      	mov	r3, r0
 8001004:	4927      	ldr	r1, [pc, #156]	; (80010a4 <main+0x2c4>)
 8001006:	4820      	ldr	r0, [pc, #128]	; (8001088 <main+0x2a8>)
 8001008:	f006 f9a0 	bl	800734c <siprintf>
 800100c:	e06e      	b.n	80010ec <main+0x30c>
			  }
			  else if(setmode==SECOND_T)
 800100e:	4b1f      	ldr	r3, [pc, #124]	; (800108c <main+0x2ac>)
 8001010:	781b      	ldrb	r3, [r3, #0]
 8001012:	2b05      	cmp	r3, #5
 8001014:	d14a      	bne.n	80010ac <main+0x2cc>
			  {
				  sprintf(tmpTime,"%s %02d:%02d: %d", ampm[sTime.TimeFormat], sTime.Hours, sTime.Minutes, sTime.Seconds%10);
 8001016:	4b11      	ldr	r3, [pc, #68]	; (800105c <main+0x27c>)
 8001018:	78db      	ldrb	r3, [r3, #3]
 800101a:	461a      	mov	r2, r3
 800101c:	4613      	mov	r3, r2
 800101e:	005b      	lsls	r3, r3, #1
 8001020:	4413      	add	r3, r2
 8001022:	4a17      	ldr	r2, [pc, #92]	; (8001080 <main+0x2a0>)
 8001024:	1898      	adds	r0, r3, r2
 8001026:	4b0d      	ldr	r3, [pc, #52]	; (800105c <main+0x27c>)
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	461d      	mov	r5, r3
 800102c:	4b0b      	ldr	r3, [pc, #44]	; (800105c <main+0x27c>)
 800102e:	785b      	ldrb	r3, [r3, #1]
 8001030:	461c      	mov	r4, r3
 8001032:	4b0a      	ldr	r3, [pc, #40]	; (800105c <main+0x27c>)
 8001034:	789a      	ldrb	r2, [r3, #2]
 8001036:	4b17      	ldr	r3, [pc, #92]	; (8001094 <main+0x2b4>)
 8001038:	fba3 1302 	umull	r1, r3, r3, r2
 800103c:	08d9      	lsrs	r1, r3, #3
 800103e:	460b      	mov	r3, r1
 8001040:	009b      	lsls	r3, r3, #2
 8001042:	440b      	add	r3, r1
 8001044:	005b      	lsls	r3, r3, #1
 8001046:	1ad3      	subs	r3, r2, r3
 8001048:	b2db      	uxtb	r3, r3
 800104a:	9301      	str	r3, [sp, #4]
 800104c:	9400      	str	r4, [sp, #0]
 800104e:	462b      	mov	r3, r5
 8001050:	4602      	mov	r2, r0
 8001052:	4915      	ldr	r1, [pc, #84]	; (80010a8 <main+0x2c8>)
 8001054:	480c      	ldr	r0, [pc, #48]	; (8001088 <main+0x2a8>)
 8001056:	f006 f979 	bl	800734c <siprintf>
 800105a:	e047      	b.n	80010ec <main+0x30c>
 800105c:	200003ac 	.word	0x200003ac
 8001060:	20000464 	.word	0x20000464
 8001064:	200003c0 	.word	0x200003c0
 8001068:	2000045c 	.word	0x2000045c
 800106c:	20000080 	.word	0x20000080
 8001070:	200003dc 	.word	0x200003dc
 8001074:	08007cac 	.word	0x08007cac
 8001078:	20000444 	.word	0x20000444
 800107c:	20000445 	.word	0x20000445
 8001080:	20000000 	.word	0x20000000
 8001084:	08007cbc 	.word	0x08007cbc
 8001088:	200003e0 	.word	0x200003e0
 800108c:	200003dd 	.word	0x200003dd
 8001090:	08007cd0 	.word	0x08007cd0
 8001094:	cccccccd 	.word	0xcccccccd
 8001098:	08007ce4 	.word	0x08007ce4
 800109c:	08007cf8 	.word	0x08007cf8
 80010a0:	08007d0c 	.word	0x08007d0c
 80010a4:	08007d20 	.word	0x08007d20
 80010a8:	08007d34 	.word	0x08007d34
			  }
			  else if(setmode==SECOND_O)
 80010ac:	4b93      	ldr	r3, [pc, #588]	; (80012fc <main+0x51c>)
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	2b06      	cmp	r3, #6
 80010b2:	d11b      	bne.n	80010ec <main+0x30c>
			  {
				  sprintf(tmpTime,"%s %02d:%02d:%d ", ampm[sTime.TimeFormat], sTime.Hours, sTime.Minutes, sTime.Seconds/10);
 80010b4:	4b92      	ldr	r3, [pc, #584]	; (8001300 <main+0x520>)
 80010b6:	78db      	ldrb	r3, [r3, #3]
 80010b8:	461a      	mov	r2, r3
 80010ba:	4613      	mov	r3, r2
 80010bc:	005b      	lsls	r3, r3, #1
 80010be:	4413      	add	r3, r2
 80010c0:	4a90      	ldr	r2, [pc, #576]	; (8001304 <main+0x524>)
 80010c2:	441a      	add	r2, r3
 80010c4:	4b8e      	ldr	r3, [pc, #568]	; (8001300 <main+0x520>)
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	461c      	mov	r4, r3
 80010ca:	4b8d      	ldr	r3, [pc, #564]	; (8001300 <main+0x520>)
 80010cc:	785b      	ldrb	r3, [r3, #1]
 80010ce:	4618      	mov	r0, r3
 80010d0:	4b8b      	ldr	r3, [pc, #556]	; (8001300 <main+0x520>)
 80010d2:	789b      	ldrb	r3, [r3, #2]
 80010d4:	498c      	ldr	r1, [pc, #560]	; (8001308 <main+0x528>)
 80010d6:	fba1 1303 	umull	r1, r3, r1, r3
 80010da:	08db      	lsrs	r3, r3, #3
 80010dc:	b2db      	uxtb	r3, r3
 80010de:	9301      	str	r3, [sp, #4]
 80010e0:	9000      	str	r0, [sp, #0]
 80010e2:	4623      	mov	r3, r4
 80010e4:	4989      	ldr	r1, [pc, #548]	; (800130c <main+0x52c>)
 80010e6:	488a      	ldr	r0, [pc, #552]	; (8001310 <main+0x530>)
 80010e8:	f006 f930 	bl	800734c <siprintf>
			  }
		  }

		  lcd_put_cur(1,0);
 80010ec:	2100      	movs	r1, #0
 80010ee:	2001      	movs	r0, #1
 80010f0:	f7ff fe55 	bl	8000d9e <lcd_put_cur>
		  LCD_SendString(tmpTime);
 80010f4:	4886      	ldr	r0, [pc, #536]	; (8001310 <main+0x530>)
 80010f6:	f7ff fe35 	bl	8000d64 <LCD_SendString>

		  // Check the Change Mode button
		  if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13))
 80010fa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010fe:	4885      	ldr	r0, [pc, #532]	; (8001314 <main+0x534>)
 8001100:	f002 fd6a 	bl	8003bd8 <HAL_GPIO_ReadPin>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	f43f ae98 	beq.w	8000e3c <main+0x5c>
		  {
			  HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800110c:	2200      	movs	r2, #0
 800110e:	497c      	ldr	r1, [pc, #496]	; (8001300 <main+0x520>)
 8001110:	4881      	ldr	r0, [pc, #516]	; (8001318 <main+0x538>)
 8001112:	f004 fa5d 	bl	80055d0 <HAL_RTC_SetTime>
			  mode=NORMAL;
 8001116:	4b81      	ldr	r3, [pc, #516]	; (800131c <main+0x53c>)
 8001118:	2201      	movs	r2, #1
 800111a:	701a      	strb	r2, [r3, #0]
 800111c:	e68e      	b.n	8000e3c <main+0x5c>
		  }
	  }
	  // normal mode
	  else if(mode==NORMAL)
 800111e:	4b7f      	ldr	r3, [pc, #508]	; (800131c <main+0x53c>)
 8001120:	781b      	ldrb	r3, [r3, #0]
 8001122:	2b01      	cmp	r3, #1
 8001124:	f040 809f 	bne.w	8001266 <main+0x486>
	  {
		  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8001128:	2200      	movs	r2, #0
 800112a:	4975      	ldr	r1, [pc, #468]	; (8001300 <main+0x520>)
 800112c:	487a      	ldr	r0, [pc, #488]	; (8001318 <main+0x538>)
 800112e:	f004 fae9 	bl	8005704 <HAL_RTC_GetTime>
		  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8001132:	2200      	movs	r2, #0
 8001134:	497a      	ldr	r1, [pc, #488]	; (8001320 <main+0x540>)
 8001136:	4878      	ldr	r0, [pc, #480]	; (8001318 <main+0x538>)
 8001138:	f004 fb42 	bl	80057c0 <HAL_RTC_GetDate>
		  sprintf(tmpTime,"%s %02d:%02d:%02d    ", ampm[sTime.TimeFormat], sTime.Hours, sTime.Minutes, sTime.Seconds);
 800113c:	4b70      	ldr	r3, [pc, #448]	; (8001300 <main+0x520>)
 800113e:	78db      	ldrb	r3, [r3, #3]
 8001140:	461a      	mov	r2, r3
 8001142:	4613      	mov	r3, r2
 8001144:	005b      	lsls	r3, r3, #1
 8001146:	4413      	add	r3, r2
 8001148:	4a6e      	ldr	r2, [pc, #440]	; (8001304 <main+0x524>)
 800114a:	441a      	add	r2, r3
 800114c:	4b6c      	ldr	r3, [pc, #432]	; (8001300 <main+0x520>)
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	4618      	mov	r0, r3
 8001152:	4b6b      	ldr	r3, [pc, #428]	; (8001300 <main+0x520>)
 8001154:	785b      	ldrb	r3, [r3, #1]
 8001156:	4619      	mov	r1, r3
 8001158:	4b69      	ldr	r3, [pc, #420]	; (8001300 <main+0x520>)
 800115a:	789b      	ldrb	r3, [r3, #2]
 800115c:	9301      	str	r3, [sp, #4]
 800115e:	9100      	str	r1, [sp, #0]
 8001160:	4603      	mov	r3, r0
 8001162:	4970      	ldr	r1, [pc, #448]	; (8001324 <main+0x544>)
 8001164:	486a      	ldr	r0, [pc, #424]	; (8001310 <main+0x530>)
 8001166:	f006 f8f1 	bl	800734c <siprintf>
		  lcd_put_cur(0,0);
 800116a:	2100      	movs	r1, #0
 800116c:	2000      	movs	r0, #0
 800116e:	f7ff fe16 	bl	8000d9e <lcd_put_cur>
		  LCD_SendString("Current Time   ");
 8001172:	486d      	ldr	r0, [pc, #436]	; (8001328 <main+0x548>)
 8001174:	f7ff fdf6 	bl	8000d64 <LCD_SendString>
		  lcd_put_cur(1,0);
 8001178:	2100      	movs	r1, #0
 800117a:	2001      	movs	r0, #1
 800117c:	f7ff fe0f 	bl	8000d9e <lcd_put_cur>
		  LCD_SendString(tmpTime);
 8001180:	4863      	ldr	r0, [pc, #396]	; (8001310 <main+0x530>)
 8001182:	f7ff fdef 	bl	8000d64 <LCD_SendString>


		  if(sTime.TimeFormat==aTime.TimeFormat && sTime.Hours==aTime.Hours && sTime.Minutes==aTime.Minutes && sTime.Seconds==aTime.Seconds)
 8001186:	4b5e      	ldr	r3, [pc, #376]	; (8001300 <main+0x520>)
 8001188:	78da      	ldrb	r2, [r3, #3]
 800118a:	4b68      	ldr	r3, [pc, #416]	; (800132c <main+0x54c>)
 800118c:	78db      	ldrb	r3, [r3, #3]
 800118e:	429a      	cmp	r2, r3
 8001190:	d114      	bne.n	80011bc <main+0x3dc>
 8001192:	4b5b      	ldr	r3, [pc, #364]	; (8001300 <main+0x520>)
 8001194:	781a      	ldrb	r2, [r3, #0]
 8001196:	4b65      	ldr	r3, [pc, #404]	; (800132c <main+0x54c>)
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	429a      	cmp	r2, r3
 800119c:	d10e      	bne.n	80011bc <main+0x3dc>
 800119e:	4b58      	ldr	r3, [pc, #352]	; (8001300 <main+0x520>)
 80011a0:	785a      	ldrb	r2, [r3, #1]
 80011a2:	4b62      	ldr	r3, [pc, #392]	; (800132c <main+0x54c>)
 80011a4:	785b      	ldrb	r3, [r3, #1]
 80011a6:	429a      	cmp	r2, r3
 80011a8:	d108      	bne.n	80011bc <main+0x3dc>
 80011aa:	4b55      	ldr	r3, [pc, #340]	; (8001300 <main+0x520>)
 80011ac:	789a      	ldrb	r2, [r3, #2]
 80011ae:	4b5f      	ldr	r3, [pc, #380]	; (800132c <main+0x54c>)
 80011b0:	789b      	ldrb	r3, [r3, #2]
 80011b2:	429a      	cmp	r2, r3
 80011b4:	d102      	bne.n	80011bc <main+0x3dc>
		  {
			  alarm_on=1;
 80011b6:	4b5e      	ldr	r3, [pc, #376]	; (8001330 <main+0x550>)
 80011b8:	2201      	movs	r2, #1
 80011ba:	701a      	strb	r2, [r3, #0]
		  }


		  if(alarm_on==1)
 80011bc:	4b5c      	ldr	r3, [pc, #368]	; (8001330 <main+0x550>)
 80011be:	781b      	ldrb	r3, [r3, #0]
 80011c0:	2b01      	cmp	r3, #1
 80011c2:	d128      	bne.n	8001216 <main+0x436>
		  {
			  toggle^=1;
 80011c4:	79fb      	ldrb	r3, [r7, #7]
 80011c6:	f083 0301 	eor.w	r3, r3, #1
 80011ca:	71fb      	strb	r3, [r7, #7]
			  current_alarm_tick=HAL_GetTick();
 80011cc:	f000 ff5c 	bl	8002088 <HAL_GetTick>
 80011d0:	4603      	mov	r3, r0
 80011d2:	4a58      	ldr	r2, [pc, #352]	; (8001334 <main+0x554>)
 80011d4:	6013      	str	r3, [r2, #0]
			  if(toggle==1)
 80011d6:	79fb      	ldrb	r3, [r7, #7]
 80011d8:	2b01      	cmp	r3, #1
 80011da:	d104      	bne.n	80011e6 <main+0x406>
			  {
				  HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 80011dc:	2100      	movs	r1, #0
 80011de:	4856      	ldr	r0, [pc, #344]	; (8001338 <main+0x558>)
 80011e0:	f004 fd6a 	bl	8005cb8 <HAL_TIM_PWM_Stop>
 80011e4:	e003      	b.n	80011ee <main+0x40e>
			  }
			  else
			  {
				  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80011e6:	2100      	movs	r1, #0
 80011e8:	4853      	ldr	r0, [pc, #332]	; (8001338 <main+0x558>)
 80011ea:	f004 fc9d 	bl	8005b28 <HAL_TIM_PWM_Start>
			  }
			  if(current_alarm_tick-old_alarm_tick > 3000)
 80011ee:	4b51      	ldr	r3, [pc, #324]	; (8001334 <main+0x554>)
 80011f0:	681a      	ldr	r2, [r3, #0]
 80011f2:	4b52      	ldr	r3, [pc, #328]	; (800133c <main+0x55c>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	1ad3      	subs	r3, r2, r3
 80011f8:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80011fc:	4293      	cmp	r3, r2
 80011fe:	d90a      	bls.n	8001216 <main+0x436>
			  {
				  old_alarm_tick=current_alarm_tick;
 8001200:	4b4c      	ldr	r3, [pc, #304]	; (8001334 <main+0x554>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4a4d      	ldr	r2, [pc, #308]	; (800133c <main+0x55c>)
 8001206:	6013      	str	r3, [r2, #0]
				  alarm_on=0;
 8001208:	4b49      	ldr	r3, [pc, #292]	; (8001330 <main+0x550>)
 800120a:	2200      	movs	r2, #0
 800120c:	701a      	strb	r2, [r3, #0]
				  HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 800120e:	2100      	movs	r1, #0
 8001210:	4849      	ldr	r0, [pc, #292]	; (8001338 <main+0x558>)
 8001212:	f004 fd51 	bl	8005cb8 <HAL_TIM_PWM_Stop>
			  }
		  }

		  if(user_pressed_flag==1)
 8001216:	4b4a      	ldr	r3, [pc, #296]	; (8001340 <main+0x560>)
 8001218:	781b      	ldrb	r3, [r3, #0]
 800121a:	2b01      	cmp	r3, #1
 800121c:	f47f ae0e 	bne.w	8000e3c <main+0x5c>
		  {
			  current_tick=HAL_GetTick();
 8001220:	f000 ff32 	bl	8002088 <HAL_GetTick>
 8001224:	4603      	mov	r3, r0
 8001226:	4a47      	ldr	r2, [pc, #284]	; (8001344 <main+0x564>)
 8001228:	6013      	str	r3, [r2, #0]
			  if(current_tick-old_tick > 2000)
 800122a:	4b46      	ldr	r3, [pc, #280]	; (8001344 <main+0x564>)
 800122c:	681a      	ldr	r2, [r3, #0]
 800122e:	4b46      	ldr	r3, [pc, #280]	; (8001348 <main+0x568>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	1ad3      	subs	r3, r2, r3
 8001234:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001238:	f67f ae00 	bls.w	8000e3c <main+0x5c>
			  {
				  old_tick=current_tick;
 800123c:	4b41      	ldr	r3, [pc, #260]	; (8001344 <main+0x564>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	4a41      	ldr	r2, [pc, #260]	; (8001348 <main+0x568>)
 8001242:	6013      	str	r3, [r2, #0]
				  user_pressed_flag=0;
 8001244:	4b3e      	ldr	r3, [pc, #248]	; (8001340 <main+0x560>)
 8001246:	2200      	movs	r2, #0
 8001248:	701a      	strb	r2, [r3, #0]
				  mode=ALARM;
 800124a:	4b34      	ldr	r3, [pc, #208]	; (800131c <main+0x53c>)
 800124c:	2202      	movs	r2, #2
 800124e:	701a      	strb	r2, [r3, #0]
				  HAL_RTC_GetTime(&hrtc, &aTime, RTC_FORMAT_BIN);
 8001250:	2200      	movs	r2, #0
 8001252:	4936      	ldr	r1, [pc, #216]	; (800132c <main+0x54c>)
 8001254:	4830      	ldr	r0, [pc, #192]	; (8001318 <main+0x538>)
 8001256:	f004 fa55 	bl	8005704 <HAL_RTC_GetTime>
				  HAL_RTC_GetDate(&hrtc, &aDate, RTC_FORMAT_BIN);
 800125a:	2200      	movs	r2, #0
 800125c:	493b      	ldr	r1, [pc, #236]	; (800134c <main+0x56c>)
 800125e:	482e      	ldr	r0, [pc, #184]	; (8001318 <main+0x538>)
 8001260:	f004 faae 	bl	80057c0 <HAL_RTC_GetDate>
 8001264:	e5ea      	b.n	8000e3c <main+0x5c>

			  }
		  }
	  }
	  // alarm mode
	  else if(mode==ALARM)
 8001266:	4b2d      	ldr	r3, [pc, #180]	; (800131c <main+0x53c>)
 8001268:	781b      	ldrb	r3, [r3, #0]
 800126a:	2b02      	cmp	r3, #2
 800126c:	f47f ade6 	bne.w	8000e3c <main+0x5c>
	  {

		  toggle^=1;
 8001270:	79fb      	ldrb	r3, [r7, #7]
 8001272:	f083 0301 	eor.w	r3, r3, #1
 8001276:	71fb      	strb	r3, [r7, #7]

		  lcd_put_cur(0,0);
 8001278:	2100      	movs	r1, #0
 800127a:	2000      	movs	r0, #0
 800127c:	f7ff fd8f 	bl	8000d9e <lcd_put_cur>
		  LCD_SendString("Alarm Setting");
 8001280:	4833      	ldr	r0, [pc, #204]	; (8001350 <main+0x570>)
 8001282:	f7ff fd6f 	bl	8000d64 <LCD_SendString>

		  button = getButton();
 8001286:	f000 f9fd 	bl	8001684 <getButton>
 800128a:	4603      	mov	r3, r0
 800128c:	461a      	mov	r2, r3
 800128e:	4b31      	ldr	r3, [pc, #196]	; (8001354 <main+0x574>)
 8001290:	701a      	strb	r2, [r3, #0]
		  move_cur_time(&aTime, button);
 8001292:	4b30      	ldr	r3, [pc, #192]	; (8001354 <main+0x574>)
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	4619      	mov	r1, r3
 8001298:	4824      	ldr	r0, [pc, #144]	; (800132c <main+0x54c>)
 800129a:	f000 fa19 	bl	80016d0 <move_cur_time>



		  if(toggle)
 800129e:	79fb      	ldrb	r3, [r7, #7]
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d017      	beq.n	80012d4 <main+0x4f4>
		  {
			  sprintf(tmpTime,"%s %02d:%02d:%02d  AL", ampm[aTime.TimeFormat], aTime.Hours, aTime.Minutes, aTime.Seconds);
 80012a4:	4b21      	ldr	r3, [pc, #132]	; (800132c <main+0x54c>)
 80012a6:	78db      	ldrb	r3, [r3, #3]
 80012a8:	461a      	mov	r2, r3
 80012aa:	4613      	mov	r3, r2
 80012ac:	005b      	lsls	r3, r3, #1
 80012ae:	4413      	add	r3, r2
 80012b0:	4a14      	ldr	r2, [pc, #80]	; (8001304 <main+0x524>)
 80012b2:	441a      	add	r2, r3
 80012b4:	4b1d      	ldr	r3, [pc, #116]	; (800132c <main+0x54c>)
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	4618      	mov	r0, r3
 80012ba:	4b1c      	ldr	r3, [pc, #112]	; (800132c <main+0x54c>)
 80012bc:	785b      	ldrb	r3, [r3, #1]
 80012be:	4619      	mov	r1, r3
 80012c0:	4b1a      	ldr	r3, [pc, #104]	; (800132c <main+0x54c>)
 80012c2:	789b      	ldrb	r3, [r3, #2]
 80012c4:	9301      	str	r3, [sp, #4]
 80012c6:	9100      	str	r1, [sp, #0]
 80012c8:	4603      	mov	r3, r0
 80012ca:	4923      	ldr	r1, [pc, #140]	; (8001358 <main+0x578>)
 80012cc:	4810      	ldr	r0, [pc, #64]	; (8001310 <main+0x530>)
 80012ce:	f006 f83d 	bl	800734c <siprintf>
 80012d2:	e11c      	b.n	800150e <main+0x72e>
		  }
		  else
		  {
			  if(setmode==AMPM)
 80012d4:	4b09      	ldr	r3, [pc, #36]	; (80012fc <main+0x51c>)
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d141      	bne.n	8001360 <main+0x580>
			  {
				  sprintf(tmpTime,"   %02d:%02d:%02d  AL", aTime.Hours, aTime.Minutes, aTime.Seconds);
 80012dc:	4b13      	ldr	r3, [pc, #76]	; (800132c <main+0x54c>)
 80012de:	781b      	ldrb	r3, [r3, #0]
 80012e0:	461a      	mov	r2, r3
 80012e2:	4b12      	ldr	r3, [pc, #72]	; (800132c <main+0x54c>)
 80012e4:	785b      	ldrb	r3, [r3, #1]
 80012e6:	4619      	mov	r1, r3
 80012e8:	4b10      	ldr	r3, [pc, #64]	; (800132c <main+0x54c>)
 80012ea:	789b      	ldrb	r3, [r3, #2]
 80012ec:	9300      	str	r3, [sp, #0]
 80012ee:	460b      	mov	r3, r1
 80012f0:	491a      	ldr	r1, [pc, #104]	; (800135c <main+0x57c>)
 80012f2:	4807      	ldr	r0, [pc, #28]	; (8001310 <main+0x530>)
 80012f4:	f006 f82a 	bl	800734c <siprintf>
 80012f8:	e109      	b.n	800150e <main+0x72e>
 80012fa:	bf00      	nop
 80012fc:	200003dd 	.word	0x200003dd
 8001300:	200003ac 	.word	0x200003ac
 8001304:	20000000 	.word	0x20000000
 8001308:	cccccccd 	.word	0xcccccccd
 800130c:	08007d48 	.word	0x08007d48
 8001310:	200003e0 	.word	0x200003e0
 8001314:	40020800 	.word	0x40020800
 8001318:	20000464 	.word	0x20000464
 800131c:	200003dc 	.word	0x200003dc
 8001320:	200003c0 	.word	0x200003c0
 8001324:	08007d5c 	.word	0x08007d5c
 8001328:	08007d74 	.word	0x08007d74
 800132c:	200003c4 	.word	0x200003c4
 8001330:	20000458 	.word	0x20000458
 8001334:	20000454 	.word	0x20000454
 8001338:	20000488 	.word	0x20000488
 800133c:	20000450 	.word	0x20000450
 8001340:	20000446 	.word	0x20000446
 8001344:	2000044c 	.word	0x2000044c
 8001348:	20000448 	.word	0x20000448
 800134c:	200003d8 	.word	0x200003d8
 8001350:	08007d84 	.word	0x08007d84
 8001354:	20000444 	.word	0x20000444
 8001358:	08007d94 	.word	0x08007d94
 800135c:	08007dac 	.word	0x08007dac
			  }
			  else if(setmode==HOUR_T)
 8001360:	4b7d      	ldr	r3, [pc, #500]	; (8001558 <main+0x778>)
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	2b01      	cmp	r3, #1
 8001366:	d122      	bne.n	80013ae <main+0x5ce>
			  {
				  sprintf(tmpTime,"%s  %d:%02d:%02d  AL", ampm[aTime.TimeFormat], aTime.Hours%10, aTime.Minutes, aTime.Seconds);
 8001368:	4b7c      	ldr	r3, [pc, #496]	; (800155c <main+0x77c>)
 800136a:	78db      	ldrb	r3, [r3, #3]
 800136c:	461a      	mov	r2, r3
 800136e:	4613      	mov	r3, r2
 8001370:	005b      	lsls	r3, r3, #1
 8001372:	4413      	add	r3, r2
 8001374:	4a7a      	ldr	r2, [pc, #488]	; (8001560 <main+0x780>)
 8001376:	1898      	adds	r0, r3, r2
 8001378:	4b78      	ldr	r3, [pc, #480]	; (800155c <main+0x77c>)
 800137a:	781a      	ldrb	r2, [r3, #0]
 800137c:	4b79      	ldr	r3, [pc, #484]	; (8001564 <main+0x784>)
 800137e:	fba3 1302 	umull	r1, r3, r3, r2
 8001382:	08d9      	lsrs	r1, r3, #3
 8001384:	460b      	mov	r3, r1
 8001386:	009b      	lsls	r3, r3, #2
 8001388:	440b      	add	r3, r1
 800138a:	005b      	lsls	r3, r3, #1
 800138c:	1ad3      	subs	r3, r2, r3
 800138e:	b2db      	uxtb	r3, r3
 8001390:	4619      	mov	r1, r3
 8001392:	4b72      	ldr	r3, [pc, #456]	; (800155c <main+0x77c>)
 8001394:	785b      	ldrb	r3, [r3, #1]
 8001396:	461a      	mov	r2, r3
 8001398:	4b70      	ldr	r3, [pc, #448]	; (800155c <main+0x77c>)
 800139a:	789b      	ldrb	r3, [r3, #2]
 800139c:	9301      	str	r3, [sp, #4]
 800139e:	9200      	str	r2, [sp, #0]
 80013a0:	460b      	mov	r3, r1
 80013a2:	4602      	mov	r2, r0
 80013a4:	4970      	ldr	r1, [pc, #448]	; (8001568 <main+0x788>)
 80013a6:	4871      	ldr	r0, [pc, #452]	; (800156c <main+0x78c>)
 80013a8:	f005 ffd0 	bl	800734c <siprintf>
 80013ac:	e0af      	b.n	800150e <main+0x72e>
			  }
			  else if(setmode==HOUR_O)
 80013ae:	4b6a      	ldr	r3, [pc, #424]	; (8001558 <main+0x778>)
 80013b0:	781b      	ldrb	r3, [r3, #0]
 80013b2:	2b02      	cmp	r3, #2
 80013b4:	d11c      	bne.n	80013f0 <main+0x610>
			  {
				  sprintf(tmpTime,"%s %d :%02d:%02d  AL", ampm[aTime.TimeFormat], aTime.Hours/10, aTime.Minutes, aTime.Seconds);
 80013b6:	4b69      	ldr	r3, [pc, #420]	; (800155c <main+0x77c>)
 80013b8:	78db      	ldrb	r3, [r3, #3]
 80013ba:	461a      	mov	r2, r3
 80013bc:	4613      	mov	r3, r2
 80013be:	005b      	lsls	r3, r3, #1
 80013c0:	4413      	add	r3, r2
 80013c2:	4a67      	ldr	r2, [pc, #412]	; (8001560 <main+0x780>)
 80013c4:	441a      	add	r2, r3
 80013c6:	4b65      	ldr	r3, [pc, #404]	; (800155c <main+0x77c>)
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	4966      	ldr	r1, [pc, #408]	; (8001564 <main+0x784>)
 80013cc:	fba1 1303 	umull	r1, r3, r1, r3
 80013d0:	08db      	lsrs	r3, r3, #3
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	4618      	mov	r0, r3
 80013d6:	4b61      	ldr	r3, [pc, #388]	; (800155c <main+0x77c>)
 80013d8:	785b      	ldrb	r3, [r3, #1]
 80013da:	4619      	mov	r1, r3
 80013dc:	4b5f      	ldr	r3, [pc, #380]	; (800155c <main+0x77c>)
 80013de:	789b      	ldrb	r3, [r3, #2]
 80013e0:	9301      	str	r3, [sp, #4]
 80013e2:	9100      	str	r1, [sp, #0]
 80013e4:	4603      	mov	r3, r0
 80013e6:	4962      	ldr	r1, [pc, #392]	; (8001570 <main+0x790>)
 80013e8:	4860      	ldr	r0, [pc, #384]	; (800156c <main+0x78c>)
 80013ea:	f005 ffaf 	bl	800734c <siprintf>
 80013ee:	e08e      	b.n	800150e <main+0x72e>
			  }
			  else if(setmode==MINUTE_T)
 80013f0:	4b59      	ldr	r3, [pc, #356]	; (8001558 <main+0x778>)
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	2b03      	cmp	r3, #3
 80013f6:	d122      	bne.n	800143e <main+0x65e>
			  {
				  sprintf(tmpTime,"%s %02d: %d:%02d  AL", ampm[aTime.TimeFormat], aTime.Hours, aTime.Minutes%10, aTime.Seconds);
 80013f8:	4b58      	ldr	r3, [pc, #352]	; (800155c <main+0x77c>)
 80013fa:	78db      	ldrb	r3, [r3, #3]
 80013fc:	461a      	mov	r2, r3
 80013fe:	4613      	mov	r3, r2
 8001400:	005b      	lsls	r3, r3, #1
 8001402:	4413      	add	r3, r2
 8001404:	4a56      	ldr	r2, [pc, #344]	; (8001560 <main+0x780>)
 8001406:	1898      	adds	r0, r3, r2
 8001408:	4b54      	ldr	r3, [pc, #336]	; (800155c <main+0x77c>)
 800140a:	781b      	ldrb	r3, [r3, #0]
 800140c:	461c      	mov	r4, r3
 800140e:	4b53      	ldr	r3, [pc, #332]	; (800155c <main+0x77c>)
 8001410:	785a      	ldrb	r2, [r3, #1]
 8001412:	4b54      	ldr	r3, [pc, #336]	; (8001564 <main+0x784>)
 8001414:	fba3 1302 	umull	r1, r3, r3, r2
 8001418:	08d9      	lsrs	r1, r3, #3
 800141a:	460b      	mov	r3, r1
 800141c:	009b      	lsls	r3, r3, #2
 800141e:	440b      	add	r3, r1
 8001420:	005b      	lsls	r3, r3, #1
 8001422:	1ad3      	subs	r3, r2, r3
 8001424:	b2db      	uxtb	r3, r3
 8001426:	461a      	mov	r2, r3
 8001428:	4b4c      	ldr	r3, [pc, #304]	; (800155c <main+0x77c>)
 800142a:	789b      	ldrb	r3, [r3, #2]
 800142c:	9301      	str	r3, [sp, #4]
 800142e:	9200      	str	r2, [sp, #0]
 8001430:	4623      	mov	r3, r4
 8001432:	4602      	mov	r2, r0
 8001434:	494f      	ldr	r1, [pc, #316]	; (8001574 <main+0x794>)
 8001436:	484d      	ldr	r0, [pc, #308]	; (800156c <main+0x78c>)
 8001438:	f005 ff88 	bl	800734c <siprintf>
 800143c:	e067      	b.n	800150e <main+0x72e>
			  }
			  else if(setmode==MINUTE_O)
 800143e:	4b46      	ldr	r3, [pc, #280]	; (8001558 <main+0x778>)
 8001440:	781b      	ldrb	r3, [r3, #0]
 8001442:	2b04      	cmp	r3, #4
 8001444:	d11c      	bne.n	8001480 <main+0x6a0>
			  {
				  sprintf(tmpTime,"%s %02d:%d :%02d  AL", ampm[aTime.TimeFormat], aTime.Hours, aTime.Minutes/10, aTime.Seconds);
 8001446:	4b45      	ldr	r3, [pc, #276]	; (800155c <main+0x77c>)
 8001448:	78db      	ldrb	r3, [r3, #3]
 800144a:	461a      	mov	r2, r3
 800144c:	4613      	mov	r3, r2
 800144e:	005b      	lsls	r3, r3, #1
 8001450:	4413      	add	r3, r2
 8001452:	4a43      	ldr	r2, [pc, #268]	; (8001560 <main+0x780>)
 8001454:	441a      	add	r2, r3
 8001456:	4b41      	ldr	r3, [pc, #260]	; (800155c <main+0x77c>)
 8001458:	781b      	ldrb	r3, [r3, #0]
 800145a:	4618      	mov	r0, r3
 800145c:	4b3f      	ldr	r3, [pc, #252]	; (800155c <main+0x77c>)
 800145e:	785b      	ldrb	r3, [r3, #1]
 8001460:	4940      	ldr	r1, [pc, #256]	; (8001564 <main+0x784>)
 8001462:	fba1 1303 	umull	r1, r3, r1, r3
 8001466:	08db      	lsrs	r3, r3, #3
 8001468:	b2db      	uxtb	r3, r3
 800146a:	4619      	mov	r1, r3
 800146c:	4b3b      	ldr	r3, [pc, #236]	; (800155c <main+0x77c>)
 800146e:	789b      	ldrb	r3, [r3, #2]
 8001470:	9301      	str	r3, [sp, #4]
 8001472:	9100      	str	r1, [sp, #0]
 8001474:	4603      	mov	r3, r0
 8001476:	4940      	ldr	r1, [pc, #256]	; (8001578 <main+0x798>)
 8001478:	483c      	ldr	r0, [pc, #240]	; (800156c <main+0x78c>)
 800147a:	f005 ff67 	bl	800734c <siprintf>
 800147e:	e046      	b.n	800150e <main+0x72e>
			  }
			  else if(setmode==SECOND_T)
 8001480:	4b35      	ldr	r3, [pc, #212]	; (8001558 <main+0x778>)
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	2b05      	cmp	r3, #5
 8001486:	d122      	bne.n	80014ce <main+0x6ee>
			  {
				  sprintf(tmpTime,"%s %02d:%02d: %d  AL", ampm[aTime.TimeFormat], aTime.Hours, aTime.Minutes, aTime.Seconds%10);
 8001488:	4b34      	ldr	r3, [pc, #208]	; (800155c <main+0x77c>)
 800148a:	78db      	ldrb	r3, [r3, #3]
 800148c:	461a      	mov	r2, r3
 800148e:	4613      	mov	r3, r2
 8001490:	005b      	lsls	r3, r3, #1
 8001492:	4413      	add	r3, r2
 8001494:	4a32      	ldr	r2, [pc, #200]	; (8001560 <main+0x780>)
 8001496:	1898      	adds	r0, r3, r2
 8001498:	4b30      	ldr	r3, [pc, #192]	; (800155c <main+0x77c>)
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	461d      	mov	r5, r3
 800149e:	4b2f      	ldr	r3, [pc, #188]	; (800155c <main+0x77c>)
 80014a0:	785b      	ldrb	r3, [r3, #1]
 80014a2:	461c      	mov	r4, r3
 80014a4:	4b2d      	ldr	r3, [pc, #180]	; (800155c <main+0x77c>)
 80014a6:	789a      	ldrb	r2, [r3, #2]
 80014a8:	4b2e      	ldr	r3, [pc, #184]	; (8001564 <main+0x784>)
 80014aa:	fba3 1302 	umull	r1, r3, r3, r2
 80014ae:	08d9      	lsrs	r1, r3, #3
 80014b0:	460b      	mov	r3, r1
 80014b2:	009b      	lsls	r3, r3, #2
 80014b4:	440b      	add	r3, r1
 80014b6:	005b      	lsls	r3, r3, #1
 80014b8:	1ad3      	subs	r3, r2, r3
 80014ba:	b2db      	uxtb	r3, r3
 80014bc:	9301      	str	r3, [sp, #4]
 80014be:	9400      	str	r4, [sp, #0]
 80014c0:	462b      	mov	r3, r5
 80014c2:	4602      	mov	r2, r0
 80014c4:	492d      	ldr	r1, [pc, #180]	; (800157c <main+0x79c>)
 80014c6:	4829      	ldr	r0, [pc, #164]	; (800156c <main+0x78c>)
 80014c8:	f005 ff40 	bl	800734c <siprintf>
 80014cc:	e01f      	b.n	800150e <main+0x72e>
			  }
			  else if(setmode==SECOND_O)
 80014ce:	4b22      	ldr	r3, [pc, #136]	; (8001558 <main+0x778>)
 80014d0:	781b      	ldrb	r3, [r3, #0]
 80014d2:	2b06      	cmp	r3, #6
 80014d4:	d11b      	bne.n	800150e <main+0x72e>
			  {
				  sprintf(tmpTime,"%s %02d:%02d:%d   AL", ampm[aTime.TimeFormat], aTime.Hours, aTime.Minutes, aTime.Seconds/10);
 80014d6:	4b21      	ldr	r3, [pc, #132]	; (800155c <main+0x77c>)
 80014d8:	78db      	ldrb	r3, [r3, #3]
 80014da:	461a      	mov	r2, r3
 80014dc:	4613      	mov	r3, r2
 80014de:	005b      	lsls	r3, r3, #1
 80014e0:	4413      	add	r3, r2
 80014e2:	4a1f      	ldr	r2, [pc, #124]	; (8001560 <main+0x780>)
 80014e4:	441a      	add	r2, r3
 80014e6:	4b1d      	ldr	r3, [pc, #116]	; (800155c <main+0x77c>)
 80014e8:	781b      	ldrb	r3, [r3, #0]
 80014ea:	461c      	mov	r4, r3
 80014ec:	4b1b      	ldr	r3, [pc, #108]	; (800155c <main+0x77c>)
 80014ee:	785b      	ldrb	r3, [r3, #1]
 80014f0:	4618      	mov	r0, r3
 80014f2:	4b1a      	ldr	r3, [pc, #104]	; (800155c <main+0x77c>)
 80014f4:	789b      	ldrb	r3, [r3, #2]
 80014f6:	491b      	ldr	r1, [pc, #108]	; (8001564 <main+0x784>)
 80014f8:	fba1 1303 	umull	r1, r3, r1, r3
 80014fc:	08db      	lsrs	r3, r3, #3
 80014fe:	b2db      	uxtb	r3, r3
 8001500:	9301      	str	r3, [sp, #4]
 8001502:	9000      	str	r0, [sp, #0]
 8001504:	4623      	mov	r3, r4
 8001506:	491e      	ldr	r1, [pc, #120]	; (8001580 <main+0x7a0>)
 8001508:	4818      	ldr	r0, [pc, #96]	; (800156c <main+0x78c>)
 800150a:	f005 ff1f 	bl	800734c <siprintf>
			  }
		  }

		  lcd_put_cur(1,0);
 800150e:	2100      	movs	r1, #0
 8001510:	2001      	movs	r0, #1
 8001512:	f7ff fc44 	bl	8000d9e <lcd_put_cur>
		  LCD_SendString(tmpTime);
 8001516:	4815      	ldr	r0, [pc, #84]	; (800156c <main+0x78c>)
 8001518:	f7ff fc24 	bl	8000d64 <LCD_SendString>

		  if(user_pressed_flag==1)
 800151c:	4b19      	ldr	r3, [pc, #100]	; (8001584 <main+0x7a4>)
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	2b01      	cmp	r3, #1
 8001522:	f47f ac8b 	bne.w	8000e3c <main+0x5c>
		  {
			  current_tick=HAL_GetTick();
 8001526:	f000 fdaf 	bl	8002088 <HAL_GetTick>
 800152a:	4603      	mov	r3, r0
 800152c:	4a16      	ldr	r2, [pc, #88]	; (8001588 <main+0x7a8>)
 800152e:	6013      	str	r3, [r2, #0]

			  if(current_tick-old_tick > 1)
 8001530:	4b15      	ldr	r3, [pc, #84]	; (8001588 <main+0x7a8>)
 8001532:	681a      	ldr	r2, [r3, #0]
 8001534:	4b15      	ldr	r3, [pc, #84]	; (800158c <main+0x7ac>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	1ad3      	subs	r3, r2, r3
 800153a:	2b01      	cmp	r3, #1
 800153c:	f67f ac7e 	bls.w	8000e3c <main+0x5c>
			  {
				  old_tick=current_tick;
 8001540:	4b11      	ldr	r3, [pc, #68]	; (8001588 <main+0x7a8>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4a11      	ldr	r2, [pc, #68]	; (800158c <main+0x7ac>)
 8001546:	6013      	str	r3, [r2, #0]
				  user_pressed_flag=0;
 8001548:	4b0e      	ldr	r3, [pc, #56]	; (8001584 <main+0x7a4>)
 800154a:	2200      	movs	r2, #0
 800154c:	701a      	strb	r2, [r3, #0]
				  mode=NORMAL;
 800154e:	4b10      	ldr	r3, [pc, #64]	; (8001590 <main+0x7b0>)
 8001550:	2201      	movs	r2, #1
 8001552:	701a      	strb	r2, [r3, #0]
	  if(mode==SETTING)
 8001554:	e472      	b.n	8000e3c <main+0x5c>
 8001556:	bf00      	nop
 8001558:	200003dd 	.word	0x200003dd
 800155c:	200003c4 	.word	0x200003c4
 8001560:	20000000 	.word	0x20000000
 8001564:	cccccccd 	.word	0xcccccccd
 8001568:	08007dc4 	.word	0x08007dc4
 800156c:	200003e0 	.word	0x200003e0
 8001570:	08007ddc 	.word	0x08007ddc
 8001574:	08007df4 	.word	0x08007df4
 8001578:	08007e0c 	.word	0x08007e0c
 800157c:	08007e24 	.word	0x08007e24
 8001580:	08007e3c 	.word	0x08007e3c
 8001584:	20000446 	.word	0x20000446
 8001588:	2000044c 	.word	0x2000044c
 800158c:	20000448 	.word	0x20000448
 8001590:	200003dc 	.word	0x200003dc

08001594 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b094      	sub	sp, #80	; 0x50
 8001598:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800159a:	f107 0320 	add.w	r3, r7, #32
 800159e:	2230      	movs	r2, #48	; 0x30
 80015a0:	2100      	movs	r1, #0
 80015a2:	4618      	mov	r0, r3
 80015a4:	f005 fef2 	bl	800738c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015a8:	f107 030c 	add.w	r3, r7, #12
 80015ac:	2200      	movs	r2, #0
 80015ae:	601a      	str	r2, [r3, #0]
 80015b0:	605a      	str	r2, [r3, #4]
 80015b2:	609a      	str	r2, [r3, #8]
 80015b4:	60da      	str	r2, [r3, #12]
 80015b6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80015b8:	2300      	movs	r3, #0
 80015ba:	60bb      	str	r3, [r7, #8]
 80015bc:	4b29      	ldr	r3, [pc, #164]	; (8001664 <SystemClock_Config+0xd0>)
 80015be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015c0:	4a28      	ldr	r2, [pc, #160]	; (8001664 <SystemClock_Config+0xd0>)
 80015c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015c6:	6413      	str	r3, [r2, #64]	; 0x40
 80015c8:	4b26      	ldr	r3, [pc, #152]	; (8001664 <SystemClock_Config+0xd0>)
 80015ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015d0:	60bb      	str	r3, [r7, #8]
 80015d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80015d4:	2300      	movs	r3, #0
 80015d6:	607b      	str	r3, [r7, #4]
 80015d8:	4b23      	ldr	r3, [pc, #140]	; (8001668 <SystemClock_Config+0xd4>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4a22      	ldr	r2, [pc, #136]	; (8001668 <SystemClock_Config+0xd4>)
 80015de:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80015e2:	6013      	str	r3, [r2, #0]
 80015e4:	4b20      	ldr	r3, [pc, #128]	; (8001668 <SystemClock_Config+0xd4>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80015ec:	607b      	str	r3, [r7, #4]
 80015ee:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 80015f0:	2305      	movs	r3, #5
 80015f2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80015f4:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80015f8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80015fa:	2301      	movs	r3, #1
 80015fc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015fe:	2302      	movs	r3, #2
 8001600:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001602:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001606:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001608:	2304      	movs	r3, #4
 800160a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800160c:	23a8      	movs	r3, #168	; 0xa8
 800160e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001610:	2302      	movs	r3, #2
 8001612:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001614:	2307      	movs	r3, #7
 8001616:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001618:	f107 0320 	add.w	r3, r7, #32
 800161c:	4618      	mov	r0, r3
 800161e:	f003 f909 	bl	8004834 <HAL_RCC_OscConfig>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d001      	beq.n	800162c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001628:	f000 f9d4 	bl	80019d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800162c:	230f      	movs	r3, #15
 800162e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001630:	2302      	movs	r3, #2
 8001632:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001634:	2300      	movs	r3, #0
 8001636:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001638:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800163c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800163e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001642:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001644:	f107 030c 	add.w	r3, r7, #12
 8001648:	2105      	movs	r1, #5
 800164a:	4618      	mov	r0, r3
 800164c:	f003 fb6a 	bl	8004d24 <HAL_RCC_ClockConfig>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d001      	beq.n	800165a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001656:	f000 f9bd 	bl	80019d4 <Error_Handler>
  }
}
 800165a:	bf00      	nop
 800165c:	3750      	adds	r7, #80	; 0x50
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	40023800 	.word	0x40023800
 8001668:	40007000 	.word	0x40007000

0800166c <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	af00      	add	r7, sp, #0
  /* EXTI15_10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001670:	2200      	movs	r2, #0
 8001672:	2100      	movs	r1, #0
 8001674:	2028      	movs	r0, #40	; 0x28
 8001676:	f001 fa34 	bl	8002ae2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800167a:	2028      	movs	r0, #40	; 0x28
 800167c:	f001 fa4d 	bl	8002b1a <HAL_NVIC_EnableIRQ>
}
 8001680:	bf00      	nop
 8001682:	bd80      	pop	{r7, pc}

08001684 <getButton>:

/* USER CODE BEGIN 4 */
_Direction getButton(){
 8001684:	b480      	push	{r7}
 8001686:	af00      	add	r7, sp, #0
//		return LEFT;
//	}else if(adc_value > 2700 && adc_value < 3100 && button_before==NONE){
//		return RIGHT;
//	}else
//		return UNKNOWN;
	if(XY[0] < 300)
 8001688:	4b10      	ldr	r3, [pc, #64]	; (80016cc <getButton+0x48>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001690:	d201      	bcs.n	8001696 <getButton+0x12>
		return RIGHT;
 8001692:	2303      	movs	r3, #3
 8001694:	e015      	b.n	80016c2 <getButton+0x3e>
	else if(XY[0] > 4000)
 8001696:	4b0d      	ldr	r3, [pc, #52]	; (80016cc <getButton+0x48>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 800169e:	d901      	bls.n	80016a4 <getButton+0x20>
		return LEFT;
 80016a0:	2304      	movs	r3, #4
 80016a2:	e00e      	b.n	80016c2 <getButton+0x3e>
	else if(XY[1] > 4000)
 80016a4:	4b09      	ldr	r3, [pc, #36]	; (80016cc <getButton+0x48>)
 80016a6:	685b      	ldr	r3, [r3, #4]
 80016a8:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 80016ac:	d901      	bls.n	80016b2 <getButton+0x2e>
		return UP;
 80016ae:	2301      	movs	r3, #1
 80016b0:	e007      	b.n	80016c2 <getButton+0x3e>
	else if(XY[1] < 300)
 80016b2:	4b06      	ldr	r3, [pc, #24]	; (80016cc <getButton+0x48>)
 80016b4:	685b      	ldr	r3, [r3, #4]
 80016b6:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80016ba:	d201      	bcs.n	80016c0 <getButton+0x3c>
		return DOWN;
 80016bc:	2302      	movs	r3, #2
 80016be:	e000      	b.n	80016c2 <getButton+0x3e>
	else
	{
		return NONE;
 80016c0:	2300      	movs	r3, #0
	}
}
 80016c2:	4618      	mov	r0, r3
 80016c4:	46bd      	mov	sp, r7
 80016c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ca:	4770      	bx	lr
 80016cc:	2000045c 	.word	0x2000045c

080016d0 <move_cur_time>:

void move_cur_time(RTC_TimeTypeDef *Time, _Direction direction)
{
 80016d0:	b480      	push	{r7}
 80016d2:	b083      	sub	sp, #12
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
 80016d8:	460b      	mov	r3, r1
 80016da:	70fb      	strb	r3, [r7, #3]
	switch(direction)
 80016dc:	78fb      	ldrb	r3, [r7, #3]
 80016de:	2b04      	cmp	r3, #4
 80016e0:	f200 813b 	bhi.w	800195a <move_cur_time+0x28a>
 80016e4:	a201      	add	r2, pc, #4	; (adr r2, 80016ec <move_cur_time+0x1c>)
 80016e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016ea:	bf00      	nop
 80016ec:	08001945 	.word	0x08001945
 80016f0:	08001737 	.word	0x08001737
 80016f4:	08001845 	.word	0x08001845
 80016f8:	08001701 	.word	0x08001701
 80016fc:	0800171f 	.word	0x0800171f
	{
	case RIGHT:
		setmode++;
 8001700:	4b92      	ldr	r3, [pc, #584]	; (800194c <move_cur_time+0x27c>)
 8001702:	781b      	ldrb	r3, [r3, #0]
 8001704:	3301      	adds	r3, #1
 8001706:	b2da      	uxtb	r2, r3
 8001708:	4b90      	ldr	r3, [pc, #576]	; (800194c <move_cur_time+0x27c>)
 800170a:	701a      	strb	r2, [r3, #0]
		if(setmode > SECOND_O) setmode = SECOND_O;
 800170c:	4b8f      	ldr	r3, [pc, #572]	; (800194c <move_cur_time+0x27c>)
 800170e:	781b      	ldrb	r3, [r3, #0]
 8001710:	2b06      	cmp	r3, #6
 8001712:	f240 8119 	bls.w	8001948 <move_cur_time+0x278>
 8001716:	4b8d      	ldr	r3, [pc, #564]	; (800194c <move_cur_time+0x27c>)
 8001718:	2206      	movs	r2, #6
 800171a:	701a      	strb	r2, [r3, #0]
		break;
 800171c:	e114      	b.n	8001948 <move_cur_time+0x278>
	case LEFT:
		if(setmode > AMPM) setmode--;
 800171e:	4b8b      	ldr	r3, [pc, #556]	; (800194c <move_cur_time+0x27c>)
 8001720:	781b      	ldrb	r3, [r3, #0]
 8001722:	2b00      	cmp	r3, #0
 8001724:	f000 8114 	beq.w	8001950 <move_cur_time+0x280>
 8001728:	4b88      	ldr	r3, [pc, #544]	; (800194c <move_cur_time+0x27c>)
 800172a:	781b      	ldrb	r3, [r3, #0]
 800172c:	3b01      	subs	r3, #1
 800172e:	b2da      	uxtb	r2, r3
 8001730:	4b86      	ldr	r3, [pc, #536]	; (800194c <move_cur_time+0x27c>)
 8001732:	701a      	strb	r2, [r3, #0]
		break;
 8001734:	e10c      	b.n	8001950 <move_cur_time+0x280>
	case UP:
		if(setmode==AMPM)
 8001736:	4b85      	ldr	r3, [pc, #532]	; (800194c <move_cur_time+0x27c>)
 8001738:	781b      	ldrb	r3, [r3, #0]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d107      	bne.n	800174e <move_cur_time+0x7e>
		{
			Time->TimeFormat ^= 1;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	78db      	ldrb	r3, [r3, #3]
 8001742:	f083 0301 	eor.w	r3, r3, #1
 8001746:	b2da      	uxtb	r2, r3
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	70da      	strb	r2, [r3, #3]
		else if(setmode==SECOND_O)
		{
			Time->Seconds++;
			if(!IS_RTC_SECONDS(Time->Seconds)) Time->Seconds = 0;
		}
		break;
 800174c:	e102      	b.n	8001954 <move_cur_time+0x284>
		else if(setmode==HOUR_T)
 800174e:	4b7f      	ldr	r3, [pc, #508]	; (800194c <move_cur_time+0x27c>)
 8001750:	781b      	ldrb	r3, [r3, #0]
 8001752:	2b01      	cmp	r3, #1
 8001754:	d112      	bne.n	800177c <move_cur_time+0xac>
			Time->Hours+=10;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	781b      	ldrb	r3, [r3, #0]
 800175a:	330a      	adds	r3, #10
 800175c:	b2da      	uxtb	r2, r3
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	701a      	strb	r2, [r3, #0]
			if(!IS_RTC_HOUR12(Time->Hours)) Time->Hours = 1;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	781b      	ldrb	r3, [r3, #0]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d004      	beq.n	8001774 <move_cur_time+0xa4>
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	781b      	ldrb	r3, [r3, #0]
 800176e:	2b0c      	cmp	r3, #12
 8001770:	f240 80f0 	bls.w	8001954 <move_cur_time+0x284>
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	2201      	movs	r2, #1
 8001778:	701a      	strb	r2, [r3, #0]
		break;
 800177a:	e0eb      	b.n	8001954 <move_cur_time+0x284>
		else if(setmode==HOUR_O)
 800177c:	4b73      	ldr	r3, [pc, #460]	; (800194c <move_cur_time+0x27c>)
 800177e:	781b      	ldrb	r3, [r3, #0]
 8001780:	2b02      	cmp	r3, #2
 8001782:	d112      	bne.n	80017aa <move_cur_time+0xda>
			Time->Hours++;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	3301      	adds	r3, #1
 800178a:	b2da      	uxtb	r2, r3
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	701a      	strb	r2, [r3, #0]
			if(!IS_RTC_HOUR12(Time->Hours)) Time->Hours = 1;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	781b      	ldrb	r3, [r3, #0]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d004      	beq.n	80017a2 <move_cur_time+0xd2>
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	781b      	ldrb	r3, [r3, #0]
 800179c:	2b0c      	cmp	r3, #12
 800179e:	f240 80d9 	bls.w	8001954 <move_cur_time+0x284>
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	2201      	movs	r2, #1
 80017a6:	701a      	strb	r2, [r3, #0]
		break;
 80017a8:	e0d4      	b.n	8001954 <move_cur_time+0x284>
		else if(setmode==MINUTE_T)
 80017aa:	4b68      	ldr	r3, [pc, #416]	; (800194c <move_cur_time+0x27c>)
 80017ac:	781b      	ldrb	r3, [r3, #0]
 80017ae:	2b03      	cmp	r3, #3
 80017b0:	d10e      	bne.n	80017d0 <move_cur_time+0x100>
			Time->Minutes+=10;
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	785b      	ldrb	r3, [r3, #1]
 80017b6:	330a      	adds	r3, #10
 80017b8:	b2da      	uxtb	r2, r3
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	705a      	strb	r2, [r3, #1]
			if(!IS_RTC_MINUTES(Time->Minutes)) Time->Minutes = 0;
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	785b      	ldrb	r3, [r3, #1]
 80017c2:	2b3b      	cmp	r3, #59	; 0x3b
 80017c4:	f240 80c6 	bls.w	8001954 <move_cur_time+0x284>
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	2200      	movs	r2, #0
 80017cc:	705a      	strb	r2, [r3, #1]
		break;
 80017ce:	e0c1      	b.n	8001954 <move_cur_time+0x284>
		else if(setmode==MINUTE_O)
 80017d0:	4b5e      	ldr	r3, [pc, #376]	; (800194c <move_cur_time+0x27c>)
 80017d2:	781b      	ldrb	r3, [r3, #0]
 80017d4:	2b04      	cmp	r3, #4
 80017d6:	d10e      	bne.n	80017f6 <move_cur_time+0x126>
			Time->Minutes++;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	785b      	ldrb	r3, [r3, #1]
 80017dc:	3301      	adds	r3, #1
 80017de:	b2da      	uxtb	r2, r3
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	705a      	strb	r2, [r3, #1]
			if(!IS_RTC_MINUTES(Time->Minutes)) Time->Minutes = 0;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	785b      	ldrb	r3, [r3, #1]
 80017e8:	2b3b      	cmp	r3, #59	; 0x3b
 80017ea:	f240 80b3 	bls.w	8001954 <move_cur_time+0x284>
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	2200      	movs	r2, #0
 80017f2:	705a      	strb	r2, [r3, #1]
		break;
 80017f4:	e0ae      	b.n	8001954 <move_cur_time+0x284>
		else if(setmode==SECOND_T)
 80017f6:	4b55      	ldr	r3, [pc, #340]	; (800194c <move_cur_time+0x27c>)
 80017f8:	781b      	ldrb	r3, [r3, #0]
 80017fa:	2b05      	cmp	r3, #5
 80017fc:	d10e      	bne.n	800181c <move_cur_time+0x14c>
			Time->Seconds+=10;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	789b      	ldrb	r3, [r3, #2]
 8001802:	330a      	adds	r3, #10
 8001804:	b2da      	uxtb	r2, r3
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	709a      	strb	r2, [r3, #2]
			if(!IS_RTC_SECONDS(Time->Seconds)) Time->Seconds = 0;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	789b      	ldrb	r3, [r3, #2]
 800180e:	2b3b      	cmp	r3, #59	; 0x3b
 8001810:	f240 80a0 	bls.w	8001954 <move_cur_time+0x284>
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	2200      	movs	r2, #0
 8001818:	709a      	strb	r2, [r3, #2]
		break;
 800181a:	e09b      	b.n	8001954 <move_cur_time+0x284>
		else if(setmode==SECOND_O)
 800181c:	4b4b      	ldr	r3, [pc, #300]	; (800194c <move_cur_time+0x27c>)
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	2b06      	cmp	r3, #6
 8001822:	f040 8097 	bne.w	8001954 <move_cur_time+0x284>
			Time->Seconds++;
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	789b      	ldrb	r3, [r3, #2]
 800182a:	3301      	adds	r3, #1
 800182c:	b2da      	uxtb	r2, r3
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	709a      	strb	r2, [r3, #2]
			if(!IS_RTC_SECONDS(Time->Seconds)) Time->Seconds = 0;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	789b      	ldrb	r3, [r3, #2]
 8001836:	2b3b      	cmp	r3, #59	; 0x3b
 8001838:	f240 808c 	bls.w	8001954 <move_cur_time+0x284>
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2200      	movs	r2, #0
 8001840:	709a      	strb	r2, [r3, #2]
		break;
 8001842:	e087      	b.n	8001954 <move_cur_time+0x284>
	case DOWN:
		if(setmode==AMPM)
 8001844:	4b41      	ldr	r3, [pc, #260]	; (800194c <move_cur_time+0x27c>)
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	2b00      	cmp	r3, #0
 800184a:	d107      	bne.n	800185c <move_cur_time+0x18c>
		{
			Time->TimeFormat ^= 1;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	78db      	ldrb	r3, [r3, #3]
 8001850:	f083 0301 	eor.w	r3, r3, #1
 8001854:	b2da      	uxtb	r2, r3
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	70da      	strb	r2, [r3, #3]
		else if(setmode==SECOND_O)
		{
			Time->Seconds--;
			if(!IS_RTC_SECONDS(Time->Seconds)) Time->Seconds = 59;
		}
		break;
 800185a:	e07d      	b.n	8001958 <move_cur_time+0x288>
		else if(setmode==HOUR_T)
 800185c:	4b3b      	ldr	r3, [pc, #236]	; (800194c <move_cur_time+0x27c>)
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	2b01      	cmp	r3, #1
 8001862:	d111      	bne.n	8001888 <move_cur_time+0x1b8>
			Time->Hours-=10;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	781b      	ldrb	r3, [r3, #0]
 8001868:	3b0a      	subs	r3, #10
 800186a:	b2da      	uxtb	r2, r3
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	701a      	strb	r2, [r3, #0]
			if(!IS_RTC_HOUR12(Time->Hours)) Time->Hours = 12;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	781b      	ldrb	r3, [r3, #0]
 8001874:	2b00      	cmp	r3, #0
 8001876:	d003      	beq.n	8001880 <move_cur_time+0x1b0>
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	781b      	ldrb	r3, [r3, #0]
 800187c:	2b0c      	cmp	r3, #12
 800187e:	d96b      	bls.n	8001958 <move_cur_time+0x288>
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	220c      	movs	r2, #12
 8001884:	701a      	strb	r2, [r3, #0]
		break;
 8001886:	e067      	b.n	8001958 <move_cur_time+0x288>
		else if(setmode==HOUR_O)
 8001888:	4b30      	ldr	r3, [pc, #192]	; (800194c <move_cur_time+0x27c>)
 800188a:	781b      	ldrb	r3, [r3, #0]
 800188c:	2b02      	cmp	r3, #2
 800188e:	d111      	bne.n	80018b4 <move_cur_time+0x1e4>
			Time->Hours--;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	781b      	ldrb	r3, [r3, #0]
 8001894:	3b01      	subs	r3, #1
 8001896:	b2da      	uxtb	r2, r3
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	701a      	strb	r2, [r3, #0]
			if(!IS_RTC_HOUR12(Time->Hours)) Time->Hours = 12;
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d003      	beq.n	80018ac <move_cur_time+0x1dc>
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	781b      	ldrb	r3, [r3, #0]
 80018a8:	2b0c      	cmp	r3, #12
 80018aa:	d955      	bls.n	8001958 <move_cur_time+0x288>
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	220c      	movs	r2, #12
 80018b0:	701a      	strb	r2, [r3, #0]
		break;
 80018b2:	e051      	b.n	8001958 <move_cur_time+0x288>
		else if(setmode==MINUTE_T)
 80018b4:	4b25      	ldr	r3, [pc, #148]	; (800194c <move_cur_time+0x27c>)
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	2b03      	cmp	r3, #3
 80018ba:	d10d      	bne.n	80018d8 <move_cur_time+0x208>
			Time->Minutes-=10;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	785b      	ldrb	r3, [r3, #1]
 80018c0:	3b0a      	subs	r3, #10
 80018c2:	b2da      	uxtb	r2, r3
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	705a      	strb	r2, [r3, #1]
			if(!IS_RTC_MINUTES(Time->Minutes)) Time->Minutes = 59;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	785b      	ldrb	r3, [r3, #1]
 80018cc:	2b3b      	cmp	r3, #59	; 0x3b
 80018ce:	d943      	bls.n	8001958 <move_cur_time+0x288>
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	223b      	movs	r2, #59	; 0x3b
 80018d4:	705a      	strb	r2, [r3, #1]
		break;
 80018d6:	e03f      	b.n	8001958 <move_cur_time+0x288>
		else if(setmode==MINUTE_O)
 80018d8:	4b1c      	ldr	r3, [pc, #112]	; (800194c <move_cur_time+0x27c>)
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	2b04      	cmp	r3, #4
 80018de:	d10d      	bne.n	80018fc <move_cur_time+0x22c>
			Time->Minutes--;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	785b      	ldrb	r3, [r3, #1]
 80018e4:	3b01      	subs	r3, #1
 80018e6:	b2da      	uxtb	r2, r3
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	705a      	strb	r2, [r3, #1]
			if(!IS_RTC_MINUTES(Time->Minutes)) Time->Minutes = 59;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	785b      	ldrb	r3, [r3, #1]
 80018f0:	2b3b      	cmp	r3, #59	; 0x3b
 80018f2:	d931      	bls.n	8001958 <move_cur_time+0x288>
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	223b      	movs	r2, #59	; 0x3b
 80018f8:	705a      	strb	r2, [r3, #1]
		break;
 80018fa:	e02d      	b.n	8001958 <move_cur_time+0x288>
		else if(setmode==SECOND_T)
 80018fc:	4b13      	ldr	r3, [pc, #76]	; (800194c <move_cur_time+0x27c>)
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	2b05      	cmp	r3, #5
 8001902:	d10d      	bne.n	8001920 <move_cur_time+0x250>
			Time->Seconds-=10;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	789b      	ldrb	r3, [r3, #2]
 8001908:	3b0a      	subs	r3, #10
 800190a:	b2da      	uxtb	r2, r3
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	709a      	strb	r2, [r3, #2]
			if(!IS_RTC_SECONDS(Time->Seconds)) Time->Seconds = 59;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	789b      	ldrb	r3, [r3, #2]
 8001914:	2b3b      	cmp	r3, #59	; 0x3b
 8001916:	d91f      	bls.n	8001958 <move_cur_time+0x288>
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	223b      	movs	r2, #59	; 0x3b
 800191c:	709a      	strb	r2, [r3, #2]
		break;
 800191e:	e01b      	b.n	8001958 <move_cur_time+0x288>
		else if(setmode==SECOND_O)
 8001920:	4b0a      	ldr	r3, [pc, #40]	; (800194c <move_cur_time+0x27c>)
 8001922:	781b      	ldrb	r3, [r3, #0]
 8001924:	2b06      	cmp	r3, #6
 8001926:	d117      	bne.n	8001958 <move_cur_time+0x288>
			Time->Seconds--;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	789b      	ldrb	r3, [r3, #2]
 800192c:	3b01      	subs	r3, #1
 800192e:	b2da      	uxtb	r2, r3
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	709a      	strb	r2, [r3, #2]
			if(!IS_RTC_SECONDS(Time->Seconds)) Time->Seconds = 59;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	789b      	ldrb	r3, [r3, #2]
 8001938:	2b3b      	cmp	r3, #59	; 0x3b
 800193a:	d90d      	bls.n	8001958 <move_cur_time+0x288>
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	223b      	movs	r2, #59	; 0x3b
 8001940:	709a      	strb	r2, [r3, #2]
		break;
 8001942:	e009      	b.n	8001958 <move_cur_time+0x288>
	case NONE:
		break;
 8001944:	bf00      	nop
 8001946:	e008      	b.n	800195a <move_cur_time+0x28a>
		break;
 8001948:	bf00      	nop
 800194a:	e006      	b.n	800195a <move_cur_time+0x28a>
 800194c:	200003dd 	.word	0x200003dd
		break;
 8001950:	bf00      	nop
 8001952:	e002      	b.n	800195a <move_cur_time+0x28a>
		break;
 8001954:	bf00      	nop
 8001956:	e000      	b.n	800195a <move_cur_time+0x28a>
		break;
 8001958:	bf00      	nop
	}
}
 800195a:	bf00      	nop
 800195c:	370c      	adds	r7, #12
 800195e:	46bd      	mov	sp, r7
 8001960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001964:	4770      	bx	lr
 8001966:	bf00      	nop

08001968 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b082      	sub	sp, #8
 800196c:	af00      	add	r7, sp, #0
 800196e:	4603      	mov	r3, r0
 8001970:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_13)
 8001972:	88fb      	ldrh	r3, [r7, #6]
 8001974:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001978:	d11e      	bne.n	80019b8 <HAL_GPIO_EXTI_Callback+0x50>
	{
		if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13))
 800197a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800197e:	4810      	ldr	r0, [pc, #64]	; (80019c0 <HAL_GPIO_EXTI_Callback+0x58>)
 8001980:	f002 f92a 	bl	8003bd8 <HAL_GPIO_ReadPin>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d010      	beq.n	80019ac <HAL_GPIO_EXTI_Callback+0x44>
		{
			user_pulled_flag=0;
 800198a:	4b0e      	ldr	r3, [pc, #56]	; (80019c4 <HAL_GPIO_EXTI_Callback+0x5c>)
 800198c:	2200      	movs	r2, #0
 800198e:	701a      	strb	r2, [r3, #0]
			user_pressed_flag=1;
 8001990:	4b0d      	ldr	r3, [pc, #52]	; (80019c8 <HAL_GPIO_EXTI_Callback+0x60>)
 8001992:	2201      	movs	r2, #1
 8001994:	701a      	strb	r2, [r3, #0]
			old_tick=HAL_GetTick();
 8001996:	f000 fb77 	bl	8002088 <HAL_GetTick>
 800199a:	4603      	mov	r3, r0
 800199c:	4a0b      	ldr	r2, [pc, #44]	; (80019cc <HAL_GPIO_EXTI_Callback+0x64>)
 800199e:	6013      	str	r3, [r2, #0]
			current_tick=HAL_GetTick();
 80019a0:	f000 fb72 	bl	8002088 <HAL_GetTick>
 80019a4:	4603      	mov	r3, r0
 80019a6:	4a0a      	ldr	r2, [pc, #40]	; (80019d0 <HAL_GPIO_EXTI_Callback+0x68>)
 80019a8:	6013      	str	r3, [r2, #0]
		{
			user_pulled_flag=1;
			user_pressed_flag=0;
		}
	}
}
 80019aa:	e005      	b.n	80019b8 <HAL_GPIO_EXTI_Callback+0x50>
			user_pulled_flag=1;
 80019ac:	4b05      	ldr	r3, [pc, #20]	; (80019c4 <HAL_GPIO_EXTI_Callback+0x5c>)
 80019ae:	2201      	movs	r2, #1
 80019b0:	701a      	strb	r2, [r3, #0]
			user_pressed_flag=0;
 80019b2:	4b05      	ldr	r3, [pc, #20]	; (80019c8 <HAL_GPIO_EXTI_Callback+0x60>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	701a      	strb	r2, [r3, #0]
}
 80019b8:	bf00      	nop
 80019ba:	3708      	adds	r7, #8
 80019bc:	46bd      	mov	sp, r7
 80019be:	bd80      	pop	{r7, pc}
 80019c0:	40020800 	.word	0x40020800
 80019c4:	20000447 	.word	0x20000447
 80019c8:	20000446 	.word	0x20000446
 80019cc:	20000448 	.word	0x20000448
 80019d0:	2000044c 	.word	0x2000044c

080019d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019d8:	b672      	cpsid	i
}
 80019da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019dc:	e7fe      	b.n	80019dc <Error_Handler+0x8>
	...

080019e0 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80019e4:	4b0f      	ldr	r3, [pc, #60]	; (8001a24 <MX_RTC_Init+0x44>)
 80019e6:	4a10      	ldr	r2, [pc, #64]	; (8001a28 <MX_RTC_Init+0x48>)
 80019e8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 80019ea:	4b0e      	ldr	r3, [pc, #56]	; (8001a24 <MX_RTC_Init+0x44>)
 80019ec:	2240      	movs	r2, #64	; 0x40
 80019ee:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80019f0:	4b0c      	ldr	r3, [pc, #48]	; (8001a24 <MX_RTC_Init+0x44>)
 80019f2:	227f      	movs	r2, #127	; 0x7f
 80019f4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80019f6:	4b0b      	ldr	r3, [pc, #44]	; (8001a24 <MX_RTC_Init+0x44>)
 80019f8:	22ff      	movs	r2, #255	; 0xff
 80019fa:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80019fc:	4b09      	ldr	r3, [pc, #36]	; (8001a24 <MX_RTC_Init+0x44>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001a02:	4b08      	ldr	r3, [pc, #32]	; (8001a24 <MX_RTC_Init+0x44>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001a08:	4b06      	ldr	r3, [pc, #24]	; (8001a24 <MX_RTC_Init+0x44>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001a0e:	4805      	ldr	r0, [pc, #20]	; (8001a24 <MX_RTC_Init+0x44>)
 8001a10:	f003 fd68 	bl	80054e4 <HAL_RTC_Init>
 8001a14:	4603      	mov	r3, r0
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d001      	beq.n	8001a1e <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8001a1a:	f7ff ffdb 	bl	80019d4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001a1e:	bf00      	nop
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	20000464 	.word	0x20000464
 8001a28:	40002800 	.word	0x40002800

08001a2c <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b08e      	sub	sp, #56	; 0x38
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001a34:	f107 0308 	add.w	r3, r7, #8
 8001a38:	2230      	movs	r2, #48	; 0x30
 8001a3a:	2100      	movs	r1, #0
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f005 fca5 	bl	800738c <memset>
  if(rtcHandle->Instance==RTC)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4a0c      	ldr	r2, [pc, #48]	; (8001a78 <HAL_RTC_MspInit+0x4c>)
 8001a48:	4293      	cmp	r3, r2
 8001a4a:	d111      	bne.n	8001a70 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001a4c:	2320      	movs	r3, #32
 8001a4e:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001a50:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a54:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a56:	f107 0308 	add.w	r3, r7, #8
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f003 fb82 	bl	8005164 <HAL_RCCEx_PeriphCLKConfig>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d001      	beq.n	8001a6a <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8001a66:	f7ff ffb5 	bl	80019d4 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001a6a:	4b04      	ldr	r3, [pc, #16]	; (8001a7c <HAL_RTC_MspInit+0x50>)
 8001a6c:	2201      	movs	r2, #1
 8001a6e:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001a70:	bf00      	nop
 8001a72:	3738      	adds	r7, #56	; 0x38
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bd80      	pop	{r7, pc}
 8001a78:	40002800 	.word	0x40002800
 8001a7c:	42470e3c 	.word	0x42470e3c

08001a80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b083      	sub	sp, #12
 8001a84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a86:	2300      	movs	r3, #0
 8001a88:	607b      	str	r3, [r7, #4]
 8001a8a:	4b10      	ldr	r3, [pc, #64]	; (8001acc <HAL_MspInit+0x4c>)
 8001a8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a8e:	4a0f      	ldr	r2, [pc, #60]	; (8001acc <HAL_MspInit+0x4c>)
 8001a90:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a94:	6453      	str	r3, [r2, #68]	; 0x44
 8001a96:	4b0d      	ldr	r3, [pc, #52]	; (8001acc <HAL_MspInit+0x4c>)
 8001a98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a9e:	607b      	str	r3, [r7, #4]
 8001aa0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	603b      	str	r3, [r7, #0]
 8001aa6:	4b09      	ldr	r3, [pc, #36]	; (8001acc <HAL_MspInit+0x4c>)
 8001aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aaa:	4a08      	ldr	r2, [pc, #32]	; (8001acc <HAL_MspInit+0x4c>)
 8001aac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ab0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ab2:	4b06      	ldr	r3, [pc, #24]	; (8001acc <HAL_MspInit+0x4c>)
 8001ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ab6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001aba:	603b      	str	r3, [r7, #0]
 8001abc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001abe:	bf00      	nop
 8001ac0:	370c      	adds	r7, #12
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr
 8001aca:	bf00      	nop
 8001acc:	40023800 	.word	0x40023800

08001ad0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ad4:	e7fe      	b.n	8001ad4 <NMI_Handler+0x4>

08001ad6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ad6:	b480      	push	{r7}
 8001ad8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ada:	e7fe      	b.n	8001ada <HardFault_Handler+0x4>

08001adc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001adc:	b480      	push	{r7}
 8001ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ae0:	e7fe      	b.n	8001ae0 <MemManage_Handler+0x4>

08001ae2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ae2:	b480      	push	{r7}
 8001ae4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ae6:	e7fe      	b.n	8001ae6 <BusFault_Handler+0x4>

08001ae8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001aec:	e7fe      	b.n	8001aec <UsageFault_Handler+0x4>

08001aee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001aee:	b480      	push	{r7}
 8001af0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001af2:	bf00      	nop
 8001af4:	46bd      	mov	sp, r7
 8001af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afa:	4770      	bx	lr

08001afc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b00:	bf00      	nop
 8001b02:	46bd      	mov	sp, r7
 8001b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b08:	4770      	bx	lr

08001b0a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b0a:	b480      	push	{r7}
 8001b0c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b0e:	bf00      	nop
 8001b10:	46bd      	mov	sp, r7
 8001b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b16:	4770      	bx	lr

08001b18 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b1c:	f000 faa0 	bl	8002060 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b20:	bf00      	nop
 8001b22:	bd80      	pop	{r7, pc}

08001b24 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8001b28:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001b2c:	f002 f886 	bl	8003c3c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001b30:	bf00      	nop
 8001b32:	bd80      	pop	{r7, pc}

08001b34 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001b38:	4802      	ldr	r0, [pc, #8]	; (8001b44 <DMA2_Stream0_IRQHandler+0x10>)
 8001b3a:	f001 f90f 	bl	8002d5c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001b3e:	bf00      	nop
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	200000c8 	.word	0x200000c8

08001b48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b086      	sub	sp, #24
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b50:	4a14      	ldr	r2, [pc, #80]	; (8001ba4 <_sbrk+0x5c>)
 8001b52:	4b15      	ldr	r3, [pc, #84]	; (8001ba8 <_sbrk+0x60>)
 8001b54:	1ad3      	subs	r3, r2, r3
 8001b56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b58:	697b      	ldr	r3, [r7, #20]
 8001b5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b5c:	4b13      	ldr	r3, [pc, #76]	; (8001bac <_sbrk+0x64>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d102      	bne.n	8001b6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b64:	4b11      	ldr	r3, [pc, #68]	; (8001bac <_sbrk+0x64>)
 8001b66:	4a12      	ldr	r2, [pc, #72]	; (8001bb0 <_sbrk+0x68>)
 8001b68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b6a:	4b10      	ldr	r3, [pc, #64]	; (8001bac <_sbrk+0x64>)
 8001b6c:	681a      	ldr	r2, [r3, #0]
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	4413      	add	r3, r2
 8001b72:	693a      	ldr	r2, [r7, #16]
 8001b74:	429a      	cmp	r2, r3
 8001b76:	d207      	bcs.n	8001b88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b78:	f005 fc10 	bl	800739c <__errno>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	220c      	movs	r2, #12
 8001b80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b82:	f04f 33ff 	mov.w	r3, #4294967295
 8001b86:	e009      	b.n	8001b9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b88:	4b08      	ldr	r3, [pc, #32]	; (8001bac <_sbrk+0x64>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b8e:	4b07      	ldr	r3, [pc, #28]	; (8001bac <_sbrk+0x64>)
 8001b90:	681a      	ldr	r2, [r3, #0]
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	4413      	add	r3, r2
 8001b96:	4a05      	ldr	r2, [pc, #20]	; (8001bac <_sbrk+0x64>)
 8001b98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b9a:	68fb      	ldr	r3, [r7, #12]
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	3718      	adds	r7, #24
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	20030000 	.word	0x20030000
 8001ba8:	00000400 	.word	0x00000400
 8001bac:	20000484 	.word	0x20000484
 8001bb0:	20000b70 	.word	0x20000b70

08001bb4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001bb8:	4b06      	ldr	r3, [pc, #24]	; (8001bd4 <SystemInit+0x20>)
 8001bba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001bbe:	4a05      	ldr	r2, [pc, #20]	; (8001bd4 <SystemInit+0x20>)
 8001bc0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001bc4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bc8:	bf00      	nop
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd0:	4770      	bx	lr
 8001bd2:	bf00      	nop
 8001bd4:	e000ed00 	.word	0xe000ed00

08001bd8 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b08e      	sub	sp, #56	; 0x38
 8001bdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bde:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001be2:	2200      	movs	r2, #0
 8001be4:	601a      	str	r2, [r3, #0]
 8001be6:	605a      	str	r2, [r3, #4]
 8001be8:	609a      	str	r2, [r3, #8]
 8001bea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bec:	f107 0320 	add.w	r3, r7, #32
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	601a      	str	r2, [r3, #0]
 8001bf4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001bf6:	1d3b      	adds	r3, r7, #4
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	601a      	str	r2, [r3, #0]
 8001bfc:	605a      	str	r2, [r3, #4]
 8001bfe:	609a      	str	r2, [r3, #8]
 8001c00:	60da      	str	r2, [r3, #12]
 8001c02:	611a      	str	r2, [r3, #16]
 8001c04:	615a      	str	r2, [r3, #20]
 8001c06:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001c08:	4b2d      	ldr	r3, [pc, #180]	; (8001cc0 <MX_TIM2_Init+0xe8>)
 8001c0a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001c0e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1000-1;
 8001c10:	4b2b      	ldr	r3, [pc, #172]	; (8001cc0 <MX_TIM2_Init+0xe8>)
 8001c12:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001c16:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c18:	4b29      	ldr	r3, [pc, #164]	; (8001cc0 <MX_TIM2_Init+0xe8>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 180-1;
 8001c1e:	4b28      	ldr	r3, [pc, #160]	; (8001cc0 <MX_TIM2_Init+0xe8>)
 8001c20:	22b3      	movs	r2, #179	; 0xb3
 8001c22:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c24:	4b26      	ldr	r3, [pc, #152]	; (8001cc0 <MX_TIM2_Init+0xe8>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c2a:	4b25      	ldr	r3, [pc, #148]	; (8001cc0 <MX_TIM2_Init+0xe8>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001c30:	4823      	ldr	r0, [pc, #140]	; (8001cc0 <MX_TIM2_Init+0xe8>)
 8001c32:	f003 fed1 	bl	80059d8 <HAL_TIM_Base_Init>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d001      	beq.n	8001c40 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001c3c:	f7ff feca 	bl	80019d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c40:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c44:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001c46:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001c4a:	4619      	mov	r1, r3
 8001c4c:	481c      	ldr	r0, [pc, #112]	; (8001cc0 <MX_TIM2_Init+0xe8>)
 8001c4e:	f004 f965 	bl	8005f1c <HAL_TIM_ConfigClockSource>
 8001c52:	4603      	mov	r3, r0
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d001      	beq.n	8001c5c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001c58:	f7ff febc 	bl	80019d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001c5c:	4818      	ldr	r0, [pc, #96]	; (8001cc0 <MX_TIM2_Init+0xe8>)
 8001c5e:	f003 ff0a 	bl	8005a76 <HAL_TIM_PWM_Init>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d001      	beq.n	8001c6c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001c68:	f7ff feb4 	bl	80019d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c70:	2300      	movs	r3, #0
 8001c72:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c74:	f107 0320 	add.w	r3, r7, #32
 8001c78:	4619      	mov	r1, r3
 8001c7a:	4811      	ldr	r0, [pc, #68]	; (8001cc0 <MX_TIM2_Init+0xe8>)
 8001c7c:	f004 fd26 	bl	80066cc <HAL_TIMEx_MasterConfigSynchronization>
 8001c80:	4603      	mov	r3, r0
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d001      	beq.n	8001c8a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001c86:	f7ff fea5 	bl	80019d4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c8a:	2360      	movs	r3, #96	; 0x60
 8001c8c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 90;
 8001c8e:	235a      	movs	r3, #90	; 0x5a
 8001c90:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c92:	2300      	movs	r3, #0
 8001c94:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c96:	2300      	movs	r3, #0
 8001c98:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c9a:	1d3b      	adds	r3, r7, #4
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	4807      	ldr	r0, [pc, #28]	; (8001cc0 <MX_TIM2_Init+0xe8>)
 8001ca2:	f004 f879 	bl	8005d98 <HAL_TIM_PWM_ConfigChannel>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d001      	beq.n	8001cb0 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001cac:	f7ff fe92 	bl	80019d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001cb0:	4803      	ldr	r0, [pc, #12]	; (8001cc0 <MX_TIM2_Init+0xe8>)
 8001cb2:	f000 f827 	bl	8001d04 <HAL_TIM_MspPostInit>

}
 8001cb6:	bf00      	nop
 8001cb8:	3738      	adds	r7, #56	; 0x38
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	20000488 	.word	0x20000488

08001cc4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b085      	sub	sp, #20
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001cd4:	d10d      	bne.n	8001cf2 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	60fb      	str	r3, [r7, #12]
 8001cda:	4b09      	ldr	r3, [pc, #36]	; (8001d00 <HAL_TIM_Base_MspInit+0x3c>)
 8001cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cde:	4a08      	ldr	r2, [pc, #32]	; (8001d00 <HAL_TIM_Base_MspInit+0x3c>)
 8001ce0:	f043 0301 	orr.w	r3, r3, #1
 8001ce4:	6413      	str	r3, [r2, #64]	; 0x40
 8001ce6:	4b06      	ldr	r3, [pc, #24]	; (8001d00 <HAL_TIM_Base_MspInit+0x3c>)
 8001ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cea:	f003 0301 	and.w	r3, r3, #1
 8001cee:	60fb      	str	r3, [r7, #12]
 8001cf0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001cf2:	bf00      	nop
 8001cf4:	3714      	adds	r7, #20
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfc:	4770      	bx	lr
 8001cfe:	bf00      	nop
 8001d00:	40023800 	.word	0x40023800

08001d04 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b088      	sub	sp, #32
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d0c:	f107 030c 	add.w	r3, r7, #12
 8001d10:	2200      	movs	r2, #0
 8001d12:	601a      	str	r2, [r3, #0]
 8001d14:	605a      	str	r2, [r3, #4]
 8001d16:	609a      	str	r2, [r3, #8]
 8001d18:	60da      	str	r2, [r3, #12]
 8001d1a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d24:	d11d      	bne.n	8001d62 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d26:	2300      	movs	r3, #0
 8001d28:	60bb      	str	r3, [r7, #8]
 8001d2a:	4b10      	ldr	r3, [pc, #64]	; (8001d6c <HAL_TIM_MspPostInit+0x68>)
 8001d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d2e:	4a0f      	ldr	r2, [pc, #60]	; (8001d6c <HAL_TIM_MspPostInit+0x68>)
 8001d30:	f043 0301 	orr.w	r3, r3, #1
 8001d34:	6313      	str	r3, [r2, #48]	; 0x30
 8001d36:	4b0d      	ldr	r3, [pc, #52]	; (8001d6c <HAL_TIM_MspPostInit+0x68>)
 8001d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d3a:	f003 0301 	and.w	r3, r3, #1
 8001d3e:	60bb      	str	r3, [r7, #8]
 8001d40:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001d42:	2320      	movs	r3, #32
 8001d44:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d46:	2302      	movs	r3, #2
 8001d48:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001d52:	2301      	movs	r3, #1
 8001d54:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d56:	f107 030c 	add.w	r3, r7, #12
 8001d5a:	4619      	mov	r1, r3
 8001d5c:	4804      	ldr	r0, [pc, #16]	; (8001d70 <HAL_TIM_MspPostInit+0x6c>)
 8001d5e:	f001 fd8f 	bl	8003880 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001d62:	bf00      	nop
 8001d64:	3720      	adds	r7, #32
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	40023800 	.word	0x40023800
 8001d70:	40020000 	.word	0x40020000

08001d74 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001d78:	4b11      	ldr	r3, [pc, #68]	; (8001dc0 <MX_USART3_UART_Init+0x4c>)
 8001d7a:	4a12      	ldr	r2, [pc, #72]	; (8001dc4 <MX_USART3_UART_Init+0x50>)
 8001d7c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001d7e:	4b10      	ldr	r3, [pc, #64]	; (8001dc0 <MX_USART3_UART_Init+0x4c>)
 8001d80:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d84:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001d86:	4b0e      	ldr	r3, [pc, #56]	; (8001dc0 <MX_USART3_UART_Init+0x4c>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001d8c:	4b0c      	ldr	r3, [pc, #48]	; (8001dc0 <MX_USART3_UART_Init+0x4c>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001d92:	4b0b      	ldr	r3, [pc, #44]	; (8001dc0 <MX_USART3_UART_Init+0x4c>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001d98:	4b09      	ldr	r3, [pc, #36]	; (8001dc0 <MX_USART3_UART_Init+0x4c>)
 8001d9a:	220c      	movs	r2, #12
 8001d9c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d9e:	4b08      	ldr	r3, [pc, #32]	; (8001dc0 <MX_USART3_UART_Init+0x4c>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001da4:	4b06      	ldr	r3, [pc, #24]	; (8001dc0 <MX_USART3_UART_Init+0x4c>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001daa:	4805      	ldr	r0, [pc, #20]	; (8001dc0 <MX_USART3_UART_Init+0x4c>)
 8001dac:	f004 fd0a 	bl	80067c4 <HAL_UART_Init>
 8001db0:	4603      	mov	r3, r0
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d001      	beq.n	8001dba <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001db6:	f7ff fe0d 	bl	80019d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001dba:	bf00      	nop
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	200004d0 	.word	0x200004d0
 8001dc4:	40004800 	.word	0x40004800

08001dc8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b08a      	sub	sp, #40	; 0x28
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dd0:	f107 0314 	add.w	r3, r7, #20
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	601a      	str	r2, [r3, #0]
 8001dd8:	605a      	str	r2, [r3, #4]
 8001dda:	609a      	str	r2, [r3, #8]
 8001ddc:	60da      	str	r2, [r3, #12]
 8001dde:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a19      	ldr	r2, [pc, #100]	; (8001e4c <HAL_UART_MspInit+0x84>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d12c      	bne.n	8001e44 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001dea:	2300      	movs	r3, #0
 8001dec:	613b      	str	r3, [r7, #16]
 8001dee:	4b18      	ldr	r3, [pc, #96]	; (8001e50 <HAL_UART_MspInit+0x88>)
 8001df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df2:	4a17      	ldr	r2, [pc, #92]	; (8001e50 <HAL_UART_MspInit+0x88>)
 8001df4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001df8:	6413      	str	r3, [r2, #64]	; 0x40
 8001dfa:	4b15      	ldr	r3, [pc, #84]	; (8001e50 <HAL_UART_MspInit+0x88>)
 8001dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dfe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001e02:	613b      	str	r3, [r7, #16]
 8001e04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e06:	2300      	movs	r3, #0
 8001e08:	60fb      	str	r3, [r7, #12]
 8001e0a:	4b11      	ldr	r3, [pc, #68]	; (8001e50 <HAL_UART_MspInit+0x88>)
 8001e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e0e:	4a10      	ldr	r2, [pc, #64]	; (8001e50 <HAL_UART_MspInit+0x88>)
 8001e10:	f043 0308 	orr.w	r3, r3, #8
 8001e14:	6313      	str	r3, [r2, #48]	; 0x30
 8001e16:	4b0e      	ldr	r3, [pc, #56]	; (8001e50 <HAL_UART_MspInit+0x88>)
 8001e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e1a:	f003 0308 	and.w	r3, r3, #8
 8001e1e:	60fb      	str	r3, [r7, #12]
 8001e20:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001e22:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001e26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e28:	2302      	movs	r3, #2
 8001e2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e30:	2303      	movs	r3, #3
 8001e32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001e34:	2307      	movs	r3, #7
 8001e36:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e38:	f107 0314 	add.w	r3, r7, #20
 8001e3c:	4619      	mov	r1, r3
 8001e3e:	4805      	ldr	r0, [pc, #20]	; (8001e54 <HAL_UART_MspInit+0x8c>)
 8001e40:	f001 fd1e 	bl	8003880 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001e44:	bf00      	nop
 8001e46:	3728      	adds	r7, #40	; 0x28
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bd80      	pop	{r7, pc}
 8001e4c:	40004800 	.word	0x40004800
 8001e50:	40023800 	.word	0x40023800
 8001e54:	40020c00 	.word	0x40020c00

08001e58 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001e5c:	4b14      	ldr	r3, [pc, #80]	; (8001eb0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e5e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001e62:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8001e64:	4b12      	ldr	r3, [pc, #72]	; (8001eb0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e66:	2204      	movs	r2, #4
 8001e68:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001e6a:	4b11      	ldr	r3, [pc, #68]	; (8001eb0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e6c:	2202      	movs	r2, #2
 8001e6e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001e70:	4b0f      	ldr	r3, [pc, #60]	; (8001eb0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001e76:	4b0e      	ldr	r3, [pc, #56]	; (8001eb0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e78:	2202      	movs	r2, #2
 8001e7a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001e7c:	4b0c      	ldr	r3, [pc, #48]	; (8001eb0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e7e:	2201      	movs	r2, #1
 8001e80:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001e82:	4b0b      	ldr	r3, [pc, #44]	; (8001eb0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001e88:	4b09      	ldr	r3, [pc, #36]	; (8001eb0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001e8e:	4b08      	ldr	r3, [pc, #32]	; (8001eb0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e90:	2201      	movs	r2, #1
 8001e92:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001e94:	4b06      	ldr	r3, [pc, #24]	; (8001eb0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001e9a:	4805      	ldr	r0, [pc, #20]	; (8001eb0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e9c:	f002 fbac 	bl	80045f8 <HAL_PCD_Init>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d001      	beq.n	8001eaa <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001ea6:	f7ff fd95 	bl	80019d4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001eaa:	bf00      	nop
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	20000514 	.word	0x20000514

08001eb4 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b08a      	sub	sp, #40	; 0x28
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ebc:	f107 0314 	add.w	r3, r7, #20
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	601a      	str	r2, [r3, #0]
 8001ec4:	605a      	str	r2, [r3, #4]
 8001ec6:	609a      	str	r2, [r3, #8]
 8001ec8:	60da      	str	r2, [r3, #12]
 8001eca:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001ed4:	d13f      	bne.n	8001f56 <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	613b      	str	r3, [r7, #16]
 8001eda:	4b21      	ldr	r3, [pc, #132]	; (8001f60 <HAL_PCD_MspInit+0xac>)
 8001edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ede:	4a20      	ldr	r2, [pc, #128]	; (8001f60 <HAL_PCD_MspInit+0xac>)
 8001ee0:	f043 0301 	orr.w	r3, r3, #1
 8001ee4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ee6:	4b1e      	ldr	r3, [pc, #120]	; (8001f60 <HAL_PCD_MspInit+0xac>)
 8001ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eea:	f003 0301 	and.w	r3, r3, #1
 8001eee:	613b      	str	r3, [r7, #16]
 8001ef0:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001ef2:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8001ef6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ef8:	2302      	movs	r3, #2
 8001efa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001efc:	2300      	movs	r3, #0
 8001efe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f00:	2303      	movs	r3, #3
 8001f02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001f04:	230a      	movs	r3, #10
 8001f06:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f08:	f107 0314 	add.w	r3, r7, #20
 8001f0c:	4619      	mov	r1, r3
 8001f0e:	4815      	ldr	r0, [pc, #84]	; (8001f64 <HAL_PCD_MspInit+0xb0>)
 8001f10:	f001 fcb6 	bl	8003880 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001f14:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001f18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001f22:	f107 0314 	add.w	r3, r7, #20
 8001f26:	4619      	mov	r1, r3
 8001f28:	480e      	ldr	r0, [pc, #56]	; (8001f64 <HAL_PCD_MspInit+0xb0>)
 8001f2a:	f001 fca9 	bl	8003880 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001f2e:	4b0c      	ldr	r3, [pc, #48]	; (8001f60 <HAL_PCD_MspInit+0xac>)
 8001f30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f32:	4a0b      	ldr	r2, [pc, #44]	; (8001f60 <HAL_PCD_MspInit+0xac>)
 8001f34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f38:	6353      	str	r3, [r2, #52]	; 0x34
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	60fb      	str	r3, [r7, #12]
 8001f3e:	4b08      	ldr	r3, [pc, #32]	; (8001f60 <HAL_PCD_MspInit+0xac>)
 8001f40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f42:	4a07      	ldr	r2, [pc, #28]	; (8001f60 <HAL_PCD_MspInit+0xac>)
 8001f44:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f48:	6453      	str	r3, [r2, #68]	; 0x44
 8001f4a:	4b05      	ldr	r3, [pc, #20]	; (8001f60 <HAL_PCD_MspInit+0xac>)
 8001f4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f4e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f52:	60fb      	str	r3, [r7, #12]
 8001f54:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8001f56:	bf00      	nop
 8001f58:	3728      	adds	r7, #40	; 0x28
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	40023800 	.word	0x40023800
 8001f64:	40020000 	.word	0x40020000

08001f68 <Reset_Handler>:
    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 

  ldr   sp, =_estack       /* set stack pointer */
 8001f68:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001fa0 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001f6c:	480d      	ldr	r0, [pc, #52]	; (8001fa4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001f6e:	490e      	ldr	r1, [pc, #56]	; (8001fa8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001f70:	4a0e      	ldr	r2, [pc, #56]	; (8001fac <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001f72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f74:	e002      	b.n	8001f7c <LoopCopyDataInit>

08001f76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f7a:	3304      	adds	r3, #4

08001f7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f80:	d3f9      	bcc.n	8001f76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f82:	4a0b      	ldr	r2, [pc, #44]	; (8001fb0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001f84:	4c0b      	ldr	r4, [pc, #44]	; (8001fb4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001f86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f88:	e001      	b.n	8001f8e <LoopFillZerobss>

08001f8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f8c:	3204      	adds	r2, #4

08001f8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f90:	d3fb      	bcc.n	8001f8a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001f92:	f7ff fe0f 	bl	8001bb4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f96:	f005 fa07 	bl	80073a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f9a:	f7fe ff21 	bl	8000de0 <main>
  bx  lr    
 8001f9e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001fa0:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001fa4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fa8:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8001fac:	08007eb8 	.word	0x08007eb8
  ldr r2, =_sbss
 8001fb0:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8001fb4:	20000b6c 	.word	0x20000b6c

08001fb8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001fb8:	e7fe      	b.n	8001fb8 <ADC_IRQHandler>
	...

08001fbc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001fc0:	4b0e      	ldr	r3, [pc, #56]	; (8001ffc <HAL_Init+0x40>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a0d      	ldr	r2, [pc, #52]	; (8001ffc <HAL_Init+0x40>)
 8001fc6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001fca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001fcc:	4b0b      	ldr	r3, [pc, #44]	; (8001ffc <HAL_Init+0x40>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a0a      	ldr	r2, [pc, #40]	; (8001ffc <HAL_Init+0x40>)
 8001fd2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001fd6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fd8:	4b08      	ldr	r3, [pc, #32]	; (8001ffc <HAL_Init+0x40>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a07      	ldr	r2, [pc, #28]	; (8001ffc <HAL_Init+0x40>)
 8001fde:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fe2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fe4:	2003      	movs	r0, #3
 8001fe6:	f000 fd71 	bl	8002acc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fea:	2000      	movs	r0, #0
 8001fec:	f000 f808 	bl	8002000 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ff0:	f7ff fd46 	bl	8001a80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ff4:	2300      	movs	r3, #0
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	40023c00 	.word	0x40023c00

08002000 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b082      	sub	sp, #8
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002008:	4b12      	ldr	r3, [pc, #72]	; (8002054 <HAL_InitTick+0x54>)
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	4b12      	ldr	r3, [pc, #72]	; (8002058 <HAL_InitTick+0x58>)
 800200e:	781b      	ldrb	r3, [r3, #0]
 8002010:	4619      	mov	r1, r3
 8002012:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002016:	fbb3 f3f1 	udiv	r3, r3, r1
 800201a:	fbb2 f3f3 	udiv	r3, r2, r3
 800201e:	4618      	mov	r0, r3
 8002020:	f000 fd89 	bl	8002b36 <HAL_SYSTICK_Config>
 8002024:	4603      	mov	r3, r0
 8002026:	2b00      	cmp	r3, #0
 8002028:	d001      	beq.n	800202e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800202a:	2301      	movs	r3, #1
 800202c:	e00e      	b.n	800204c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	2b0f      	cmp	r3, #15
 8002032:	d80a      	bhi.n	800204a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002034:	2200      	movs	r2, #0
 8002036:	6879      	ldr	r1, [r7, #4]
 8002038:	f04f 30ff 	mov.w	r0, #4294967295
 800203c:	f000 fd51 	bl	8002ae2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002040:	4a06      	ldr	r2, [pc, #24]	; (800205c <HAL_InitTick+0x5c>)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002046:	2300      	movs	r3, #0
 8002048:	e000      	b.n	800204c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800204a:	2301      	movs	r3, #1
}
 800204c:	4618      	mov	r0, r3
 800204e:	3708      	adds	r7, #8
 8002050:	46bd      	mov	sp, r7
 8002052:	bd80      	pop	{r7, pc}
 8002054:	20000008 	.word	0x20000008
 8002058:	20000010 	.word	0x20000010
 800205c:	2000000c 	.word	0x2000000c

08002060 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002060:	b480      	push	{r7}
 8002062:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002064:	4b06      	ldr	r3, [pc, #24]	; (8002080 <HAL_IncTick+0x20>)
 8002066:	781b      	ldrb	r3, [r3, #0]
 8002068:	461a      	mov	r2, r3
 800206a:	4b06      	ldr	r3, [pc, #24]	; (8002084 <HAL_IncTick+0x24>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4413      	add	r3, r2
 8002070:	4a04      	ldr	r2, [pc, #16]	; (8002084 <HAL_IncTick+0x24>)
 8002072:	6013      	str	r3, [r2, #0]
}
 8002074:	bf00      	nop
 8002076:	46bd      	mov	sp, r7
 8002078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207c:	4770      	bx	lr
 800207e:	bf00      	nop
 8002080:	20000010 	.word	0x20000010
 8002084:	20000a20 	.word	0x20000a20

08002088 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002088:	b480      	push	{r7}
 800208a:	af00      	add	r7, sp, #0
  return uwTick;
 800208c:	4b03      	ldr	r3, [pc, #12]	; (800209c <HAL_GetTick+0x14>)
 800208e:	681b      	ldr	r3, [r3, #0]
}
 8002090:	4618      	mov	r0, r3
 8002092:	46bd      	mov	sp, r7
 8002094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002098:	4770      	bx	lr
 800209a:	bf00      	nop
 800209c:	20000a20 	.word	0x20000a20

080020a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b084      	sub	sp, #16
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020a8:	f7ff ffee 	bl	8002088 <HAL_GetTick>
 80020ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020b8:	d005      	beq.n	80020c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80020ba:	4b0a      	ldr	r3, [pc, #40]	; (80020e4 <HAL_Delay+0x44>)
 80020bc:	781b      	ldrb	r3, [r3, #0]
 80020be:	461a      	mov	r2, r3
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	4413      	add	r3, r2
 80020c4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80020c6:	bf00      	nop
 80020c8:	f7ff ffde 	bl	8002088 <HAL_GetTick>
 80020cc:	4602      	mov	r2, r0
 80020ce:	68bb      	ldr	r3, [r7, #8]
 80020d0:	1ad3      	subs	r3, r2, r3
 80020d2:	68fa      	ldr	r2, [r7, #12]
 80020d4:	429a      	cmp	r2, r3
 80020d6:	d8f7      	bhi.n	80020c8 <HAL_Delay+0x28>
  {
  }
}
 80020d8:	bf00      	nop
 80020da:	bf00      	nop
 80020dc:	3710      	adds	r7, #16
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	20000010 	.word	0x20000010

080020e8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b084      	sub	sp, #16
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020f0:	2300      	movs	r3, #0
 80020f2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d101      	bne.n	80020fe <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80020fa:	2301      	movs	r3, #1
 80020fc:	e033      	b.n	8002166 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002102:	2b00      	cmp	r3, #0
 8002104:	d109      	bne.n	800211a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002106:	6878      	ldr	r0, [r7, #4]
 8002108:	f7fe faa0 	bl	800064c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2200      	movs	r2, #0
 8002110:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2200      	movs	r2, #0
 8002116:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800211e:	f003 0310 	and.w	r3, r3, #16
 8002122:	2b00      	cmp	r3, #0
 8002124:	d118      	bne.n	8002158 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800212a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800212e:	f023 0302 	bic.w	r3, r3, #2
 8002132:	f043 0202 	orr.w	r2, r3, #2
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800213a:	6878      	ldr	r0, [r7, #4]
 800213c:	f000 fa78 	bl	8002630 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2200      	movs	r2, #0
 8002144:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800214a:	f023 0303 	bic.w	r3, r3, #3
 800214e:	f043 0201 	orr.w	r2, r3, #1
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	641a      	str	r2, [r3, #64]	; 0x40
 8002156:	e001      	b.n	800215c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002158:	2301      	movs	r3, #1
 800215a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2200      	movs	r2, #0
 8002160:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002164:	7bfb      	ldrb	r3, [r7, #15]
}
 8002166:	4618      	mov	r0, r3
 8002168:	3710      	adds	r7, #16
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}
	...

08002170 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b086      	sub	sp, #24
 8002174:	af00      	add	r7, sp, #0
 8002176:	60f8      	str	r0, [r7, #12]
 8002178:	60b9      	str	r1, [r7, #8]
 800217a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800217c:	2300      	movs	r3, #0
 800217e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002186:	2b01      	cmp	r3, #1
 8002188:	d101      	bne.n	800218e <HAL_ADC_Start_DMA+0x1e>
 800218a:	2302      	movs	r3, #2
 800218c:	e0e9      	b.n	8002362 <HAL_ADC_Start_DMA+0x1f2>
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	2201      	movs	r2, #1
 8002192:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	689b      	ldr	r3, [r3, #8]
 800219c:	f003 0301 	and.w	r3, r3, #1
 80021a0:	2b01      	cmp	r3, #1
 80021a2:	d018      	beq.n	80021d6 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	689a      	ldr	r2, [r3, #8]
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f042 0201 	orr.w	r2, r2, #1
 80021b2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80021b4:	4b6d      	ldr	r3, [pc, #436]	; (800236c <HAL_ADC_Start_DMA+0x1fc>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a6d      	ldr	r2, [pc, #436]	; (8002370 <HAL_ADC_Start_DMA+0x200>)
 80021ba:	fba2 2303 	umull	r2, r3, r2, r3
 80021be:	0c9a      	lsrs	r2, r3, #18
 80021c0:	4613      	mov	r3, r2
 80021c2:	005b      	lsls	r3, r3, #1
 80021c4:	4413      	add	r3, r2
 80021c6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80021c8:	e002      	b.n	80021d0 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80021ca:	693b      	ldr	r3, [r7, #16]
 80021cc:	3b01      	subs	r3, #1
 80021ce:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80021d0:	693b      	ldr	r3, [r7, #16]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d1f9      	bne.n	80021ca <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	689b      	ldr	r3, [r3, #8]
 80021dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80021e4:	d107      	bne.n	80021f6 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	689a      	ldr	r2, [r3, #8]
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80021f4:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	689b      	ldr	r3, [r3, #8]
 80021fc:	f003 0301 	and.w	r3, r3, #1
 8002200:	2b01      	cmp	r3, #1
 8002202:	f040 80a1 	bne.w	8002348 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800220a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800220e:	f023 0301 	bic.w	r3, r3, #1
 8002212:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002224:	2b00      	cmp	r3, #0
 8002226:	d007      	beq.n	8002238 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800222c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002230:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800223c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002240:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002244:	d106      	bne.n	8002254 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800224a:	f023 0206 	bic.w	r2, r3, #6
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	645a      	str	r2, [r3, #68]	; 0x44
 8002252:	e002      	b.n	800225a <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	2200      	movs	r2, #0
 8002258:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	2200      	movs	r2, #0
 800225e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002262:	4b44      	ldr	r3, [pc, #272]	; (8002374 <HAL_ADC_Start_DMA+0x204>)
 8002264:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800226a:	4a43      	ldr	r2, [pc, #268]	; (8002378 <HAL_ADC_Start_DMA+0x208>)
 800226c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002272:	4a42      	ldr	r2, [pc, #264]	; (800237c <HAL_ADC_Start_DMA+0x20c>)
 8002274:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800227a:	4a41      	ldr	r2, [pc, #260]	; (8002380 <HAL_ADC_Start_DMA+0x210>)
 800227c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002286:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	685a      	ldr	r2, [r3, #4]
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002296:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	689a      	ldr	r2, [r3, #8]
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80022a6:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	334c      	adds	r3, #76	; 0x4c
 80022b2:	4619      	mov	r1, r3
 80022b4:	68ba      	ldr	r2, [r7, #8]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	f000 fcf8 	bl	8002cac <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80022bc:	697b      	ldr	r3, [r7, #20]
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	f003 031f 	and.w	r3, r3, #31
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d12a      	bne.n	800231e <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4a2d      	ldr	r2, [pc, #180]	; (8002384 <HAL_ADC_Start_DMA+0x214>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d015      	beq.n	80022fe <HAL_ADC_Start_DMA+0x18e>
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	4a2c      	ldr	r2, [pc, #176]	; (8002388 <HAL_ADC_Start_DMA+0x218>)
 80022d8:	4293      	cmp	r3, r2
 80022da:	d105      	bne.n	80022e8 <HAL_ADC_Start_DMA+0x178>
 80022dc:	4b25      	ldr	r3, [pc, #148]	; (8002374 <HAL_ADC_Start_DMA+0x204>)
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	f003 031f 	and.w	r3, r3, #31
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d00a      	beq.n	80022fe <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a27      	ldr	r2, [pc, #156]	; (800238c <HAL_ADC_Start_DMA+0x21c>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d136      	bne.n	8002360 <HAL_ADC_Start_DMA+0x1f0>
 80022f2:	4b20      	ldr	r3, [pc, #128]	; (8002374 <HAL_ADC_Start_DMA+0x204>)
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	f003 0310 	and.w	r3, r3, #16
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d130      	bne.n	8002360 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	689b      	ldr	r3, [r3, #8]
 8002304:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002308:	2b00      	cmp	r3, #0
 800230a:	d129      	bne.n	8002360 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	689a      	ldr	r2, [r3, #8]
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800231a:	609a      	str	r2, [r3, #8]
 800231c:	e020      	b.n	8002360 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4a18      	ldr	r2, [pc, #96]	; (8002384 <HAL_ADC_Start_DMA+0x214>)
 8002324:	4293      	cmp	r3, r2
 8002326:	d11b      	bne.n	8002360 <HAL_ADC_Start_DMA+0x1f0>
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	689b      	ldr	r3, [r3, #8]
 800232e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002332:	2b00      	cmp	r3, #0
 8002334:	d114      	bne.n	8002360 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	689a      	ldr	r2, [r3, #8]
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002344:	609a      	str	r2, [r3, #8]
 8002346:	e00b      	b.n	8002360 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800234c:	f043 0210 	orr.w	r2, r3, #16
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002358:	f043 0201 	orr.w	r2, r3, #1
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002360:	2300      	movs	r3, #0
}
 8002362:	4618      	mov	r0, r3
 8002364:	3718      	adds	r7, #24
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	20000008 	.word	0x20000008
 8002370:	431bde83 	.word	0x431bde83
 8002374:	40012300 	.word	0x40012300
 8002378:	08002829 	.word	0x08002829
 800237c:	080028e3 	.word	0x080028e3
 8002380:	080028ff 	.word	0x080028ff
 8002384:	40012000 	.word	0x40012000
 8002388:	40012100 	.word	0x40012100
 800238c:	40012200 	.word	0x40012200

08002390 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002390:	b480      	push	{r7}
 8002392:	b083      	sub	sp, #12
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002398:	bf00      	nop
 800239a:	370c      	adds	r7, #12
 800239c:	46bd      	mov	sp, r7
 800239e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a2:	4770      	bx	lr

080023a4 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80023a4:	b480      	push	{r7}
 80023a6:	b083      	sub	sp, #12
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80023ac:	bf00      	nop
 80023ae:	370c      	adds	r7, #12
 80023b0:	46bd      	mov	sp, r7
 80023b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b6:	4770      	bx	lr

080023b8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80023b8:	b480      	push	{r7}
 80023ba:	b083      	sub	sp, #12
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80023c0:	bf00      	nop
 80023c2:	370c      	adds	r7, #12
 80023c4:	46bd      	mov	sp, r7
 80023c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ca:	4770      	bx	lr

080023cc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80023cc:	b480      	push	{r7}
 80023ce:	b085      	sub	sp, #20
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
 80023d4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80023d6:	2300      	movs	r3, #0
 80023d8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80023e0:	2b01      	cmp	r3, #1
 80023e2:	d101      	bne.n	80023e8 <HAL_ADC_ConfigChannel+0x1c>
 80023e4:	2302      	movs	r3, #2
 80023e6:	e113      	b.n	8002610 <HAL_ADC_ConfigChannel+0x244>
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	2201      	movs	r2, #1
 80023ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	2b09      	cmp	r3, #9
 80023f6:	d925      	bls.n	8002444 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	68d9      	ldr	r1, [r3, #12]
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	b29b      	uxth	r3, r3
 8002404:	461a      	mov	r2, r3
 8002406:	4613      	mov	r3, r2
 8002408:	005b      	lsls	r3, r3, #1
 800240a:	4413      	add	r3, r2
 800240c:	3b1e      	subs	r3, #30
 800240e:	2207      	movs	r2, #7
 8002410:	fa02 f303 	lsl.w	r3, r2, r3
 8002414:	43da      	mvns	r2, r3
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	400a      	ands	r2, r1
 800241c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	68d9      	ldr	r1, [r3, #12]
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	689a      	ldr	r2, [r3, #8]
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	b29b      	uxth	r3, r3
 800242e:	4618      	mov	r0, r3
 8002430:	4603      	mov	r3, r0
 8002432:	005b      	lsls	r3, r3, #1
 8002434:	4403      	add	r3, r0
 8002436:	3b1e      	subs	r3, #30
 8002438:	409a      	lsls	r2, r3
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	430a      	orrs	r2, r1
 8002440:	60da      	str	r2, [r3, #12]
 8002442:	e022      	b.n	800248a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	6919      	ldr	r1, [r3, #16]
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	b29b      	uxth	r3, r3
 8002450:	461a      	mov	r2, r3
 8002452:	4613      	mov	r3, r2
 8002454:	005b      	lsls	r3, r3, #1
 8002456:	4413      	add	r3, r2
 8002458:	2207      	movs	r2, #7
 800245a:	fa02 f303 	lsl.w	r3, r2, r3
 800245e:	43da      	mvns	r2, r3
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	400a      	ands	r2, r1
 8002466:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	6919      	ldr	r1, [r3, #16]
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	689a      	ldr	r2, [r3, #8]
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	b29b      	uxth	r3, r3
 8002478:	4618      	mov	r0, r3
 800247a:	4603      	mov	r3, r0
 800247c:	005b      	lsls	r3, r3, #1
 800247e:	4403      	add	r3, r0
 8002480:	409a      	lsls	r2, r3
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	430a      	orrs	r2, r1
 8002488:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	2b06      	cmp	r3, #6
 8002490:	d824      	bhi.n	80024dc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	685a      	ldr	r2, [r3, #4]
 800249c:	4613      	mov	r3, r2
 800249e:	009b      	lsls	r3, r3, #2
 80024a0:	4413      	add	r3, r2
 80024a2:	3b05      	subs	r3, #5
 80024a4:	221f      	movs	r2, #31
 80024a6:	fa02 f303 	lsl.w	r3, r2, r3
 80024aa:	43da      	mvns	r2, r3
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	400a      	ands	r2, r1
 80024b2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	b29b      	uxth	r3, r3
 80024c0:	4618      	mov	r0, r3
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	685a      	ldr	r2, [r3, #4]
 80024c6:	4613      	mov	r3, r2
 80024c8:	009b      	lsls	r3, r3, #2
 80024ca:	4413      	add	r3, r2
 80024cc:	3b05      	subs	r3, #5
 80024ce:	fa00 f203 	lsl.w	r2, r0, r3
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	430a      	orrs	r2, r1
 80024d8:	635a      	str	r2, [r3, #52]	; 0x34
 80024da:	e04c      	b.n	8002576 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	2b0c      	cmp	r3, #12
 80024e2:	d824      	bhi.n	800252e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	685a      	ldr	r2, [r3, #4]
 80024ee:	4613      	mov	r3, r2
 80024f0:	009b      	lsls	r3, r3, #2
 80024f2:	4413      	add	r3, r2
 80024f4:	3b23      	subs	r3, #35	; 0x23
 80024f6:	221f      	movs	r2, #31
 80024f8:	fa02 f303 	lsl.w	r3, r2, r3
 80024fc:	43da      	mvns	r2, r3
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	400a      	ands	r2, r1
 8002504:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	b29b      	uxth	r3, r3
 8002512:	4618      	mov	r0, r3
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	685a      	ldr	r2, [r3, #4]
 8002518:	4613      	mov	r3, r2
 800251a:	009b      	lsls	r3, r3, #2
 800251c:	4413      	add	r3, r2
 800251e:	3b23      	subs	r3, #35	; 0x23
 8002520:	fa00 f203 	lsl.w	r2, r0, r3
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	430a      	orrs	r2, r1
 800252a:	631a      	str	r2, [r3, #48]	; 0x30
 800252c:	e023      	b.n	8002576 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	685a      	ldr	r2, [r3, #4]
 8002538:	4613      	mov	r3, r2
 800253a:	009b      	lsls	r3, r3, #2
 800253c:	4413      	add	r3, r2
 800253e:	3b41      	subs	r3, #65	; 0x41
 8002540:	221f      	movs	r2, #31
 8002542:	fa02 f303 	lsl.w	r3, r2, r3
 8002546:	43da      	mvns	r2, r3
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	400a      	ands	r2, r1
 800254e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	b29b      	uxth	r3, r3
 800255c:	4618      	mov	r0, r3
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	685a      	ldr	r2, [r3, #4]
 8002562:	4613      	mov	r3, r2
 8002564:	009b      	lsls	r3, r3, #2
 8002566:	4413      	add	r3, r2
 8002568:	3b41      	subs	r3, #65	; 0x41
 800256a:	fa00 f203 	lsl.w	r2, r0, r3
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	430a      	orrs	r2, r1
 8002574:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002576:	4b29      	ldr	r3, [pc, #164]	; (800261c <HAL_ADC_ConfigChannel+0x250>)
 8002578:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4a28      	ldr	r2, [pc, #160]	; (8002620 <HAL_ADC_ConfigChannel+0x254>)
 8002580:	4293      	cmp	r3, r2
 8002582:	d10f      	bne.n	80025a4 <HAL_ADC_ConfigChannel+0x1d8>
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	2b12      	cmp	r3, #18
 800258a:	d10b      	bne.n	80025a4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a1d      	ldr	r2, [pc, #116]	; (8002620 <HAL_ADC_ConfigChannel+0x254>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d12b      	bne.n	8002606 <HAL_ADC_ConfigChannel+0x23a>
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4a1c      	ldr	r2, [pc, #112]	; (8002624 <HAL_ADC_ConfigChannel+0x258>)
 80025b4:	4293      	cmp	r3, r2
 80025b6:	d003      	beq.n	80025c0 <HAL_ADC_ConfigChannel+0x1f4>
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	2b11      	cmp	r3, #17
 80025be:	d122      	bne.n	8002606 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	685b      	ldr	r3, [r3, #4]
 80025d0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	4a11      	ldr	r2, [pc, #68]	; (8002624 <HAL_ADC_ConfigChannel+0x258>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	d111      	bne.n	8002606 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80025e2:	4b11      	ldr	r3, [pc, #68]	; (8002628 <HAL_ADC_ConfigChannel+0x25c>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	4a11      	ldr	r2, [pc, #68]	; (800262c <HAL_ADC_ConfigChannel+0x260>)
 80025e8:	fba2 2303 	umull	r2, r3, r2, r3
 80025ec:	0c9a      	lsrs	r2, r3, #18
 80025ee:	4613      	mov	r3, r2
 80025f0:	009b      	lsls	r3, r3, #2
 80025f2:	4413      	add	r3, r2
 80025f4:	005b      	lsls	r3, r3, #1
 80025f6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80025f8:	e002      	b.n	8002600 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80025fa:	68bb      	ldr	r3, [r7, #8]
 80025fc:	3b01      	subs	r3, #1
 80025fe:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d1f9      	bne.n	80025fa <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2200      	movs	r2, #0
 800260a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800260e:	2300      	movs	r3, #0
}
 8002610:	4618      	mov	r0, r3
 8002612:	3714      	adds	r7, #20
 8002614:	46bd      	mov	sp, r7
 8002616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261a:	4770      	bx	lr
 800261c:	40012300 	.word	0x40012300
 8002620:	40012000 	.word	0x40012000
 8002624:	10000012 	.word	0x10000012
 8002628:	20000008 	.word	0x20000008
 800262c:	431bde83 	.word	0x431bde83

08002630 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002630:	b480      	push	{r7}
 8002632:	b085      	sub	sp, #20
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002638:	4b79      	ldr	r3, [pc, #484]	; (8002820 <ADC_Init+0x1f0>)
 800263a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	685a      	ldr	r2, [r3, #4]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	431a      	orrs	r2, r3
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	685a      	ldr	r2, [r3, #4]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002664:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	6859      	ldr	r1, [r3, #4]
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	691b      	ldr	r3, [r3, #16]
 8002670:	021a      	lsls	r2, r3, #8
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	430a      	orrs	r2, r1
 8002678:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	685a      	ldr	r2, [r3, #4]
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002688:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	6859      	ldr	r1, [r3, #4]
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	689a      	ldr	r2, [r3, #8]
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	430a      	orrs	r2, r1
 800269a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	689a      	ldr	r2, [r3, #8]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80026aa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	6899      	ldr	r1, [r3, #8]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	68da      	ldr	r2, [r3, #12]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	430a      	orrs	r2, r1
 80026bc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026c2:	4a58      	ldr	r2, [pc, #352]	; (8002824 <ADC_Init+0x1f4>)
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d022      	beq.n	800270e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	689a      	ldr	r2, [r3, #8]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80026d6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	6899      	ldr	r1, [r3, #8]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	430a      	orrs	r2, r1
 80026e8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	689a      	ldr	r2, [r3, #8]
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80026f8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	6899      	ldr	r1, [r3, #8]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	430a      	orrs	r2, r1
 800270a:	609a      	str	r2, [r3, #8]
 800270c:	e00f      	b.n	800272e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	689a      	ldr	r2, [r3, #8]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800271c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	689a      	ldr	r2, [r3, #8]
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800272c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	689a      	ldr	r2, [r3, #8]
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f022 0202 	bic.w	r2, r2, #2
 800273c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	6899      	ldr	r1, [r3, #8]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	7e1b      	ldrb	r3, [r3, #24]
 8002748:	005a      	lsls	r2, r3, #1
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	430a      	orrs	r2, r1
 8002750:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d01b      	beq.n	8002794 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	685a      	ldr	r2, [r3, #4]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800276a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	685a      	ldr	r2, [r3, #4]
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800277a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	6859      	ldr	r1, [r3, #4]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002786:	3b01      	subs	r3, #1
 8002788:	035a      	lsls	r2, r3, #13
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	430a      	orrs	r2, r1
 8002790:	605a      	str	r2, [r3, #4]
 8002792:	e007      	b.n	80027a4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	685a      	ldr	r2, [r3, #4]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80027a2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80027b2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	69db      	ldr	r3, [r3, #28]
 80027be:	3b01      	subs	r3, #1
 80027c0:	051a      	lsls	r2, r3, #20
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	430a      	orrs	r2, r1
 80027c8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	689a      	ldr	r2, [r3, #8]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80027d8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	6899      	ldr	r1, [r3, #8]
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80027e6:	025a      	lsls	r2, r3, #9
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	430a      	orrs	r2, r1
 80027ee:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	689a      	ldr	r2, [r3, #8]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80027fe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	6899      	ldr	r1, [r3, #8]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	695b      	ldr	r3, [r3, #20]
 800280a:	029a      	lsls	r2, r3, #10
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	430a      	orrs	r2, r1
 8002812:	609a      	str	r2, [r3, #8]
}
 8002814:	bf00      	nop
 8002816:	3714      	adds	r7, #20
 8002818:	46bd      	mov	sp, r7
 800281a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281e:	4770      	bx	lr
 8002820:	40012300 	.word	0x40012300
 8002824:	0f000001 	.word	0x0f000001

08002828 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b084      	sub	sp, #16
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002834:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800283a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800283e:	2b00      	cmp	r3, #0
 8002840:	d13c      	bne.n	80028bc <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002846:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	689b      	ldr	r3, [r3, #8]
 8002854:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002858:	2b00      	cmp	r3, #0
 800285a:	d12b      	bne.n	80028b4 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002860:	2b00      	cmp	r3, #0
 8002862:	d127      	bne.n	80028b4 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800286a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800286e:	2b00      	cmp	r3, #0
 8002870:	d006      	beq.n	8002880 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	689b      	ldr	r3, [r3, #8]
 8002878:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800287c:	2b00      	cmp	r3, #0
 800287e:	d119      	bne.n	80028b4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	685a      	ldr	r2, [r3, #4]
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f022 0220 	bic.w	r2, r2, #32
 800288e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002894:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d105      	bne.n	80028b4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ac:	f043 0201 	orr.w	r2, r3, #1
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80028b4:	68f8      	ldr	r0, [r7, #12]
 80028b6:	f7ff fd6b 	bl	8002390 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80028ba:	e00e      	b.n	80028da <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c0:	f003 0310 	and.w	r3, r3, #16
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d003      	beq.n	80028d0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80028c8:	68f8      	ldr	r0, [r7, #12]
 80028ca:	f7ff fd75 	bl	80023b8 <HAL_ADC_ErrorCallback>
}
 80028ce:	e004      	b.n	80028da <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028d6:	6878      	ldr	r0, [r7, #4]
 80028d8:	4798      	blx	r3
}
 80028da:	bf00      	nop
 80028dc:	3710      	adds	r7, #16
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}

080028e2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80028e2:	b580      	push	{r7, lr}
 80028e4:	b084      	sub	sp, #16
 80028e6:	af00      	add	r7, sp, #0
 80028e8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028ee:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80028f0:	68f8      	ldr	r0, [r7, #12]
 80028f2:	f7ff fd57 	bl	80023a4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80028f6:	bf00      	nop
 80028f8:	3710      	adds	r7, #16
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bd80      	pop	{r7, pc}

080028fe <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80028fe:	b580      	push	{r7, lr}
 8002900:	b084      	sub	sp, #16
 8002902:	af00      	add	r7, sp, #0
 8002904:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800290a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	2240      	movs	r2, #64	; 0x40
 8002910:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002916:	f043 0204 	orr.w	r2, r3, #4
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800291e:	68f8      	ldr	r0, [r7, #12]
 8002920:	f7ff fd4a 	bl	80023b8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002924:	bf00      	nop
 8002926:	3710      	adds	r7, #16
 8002928:	46bd      	mov	sp, r7
 800292a:	bd80      	pop	{r7, pc}

0800292c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800292c:	b480      	push	{r7}
 800292e:	b085      	sub	sp, #20
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	f003 0307 	and.w	r3, r3, #7
 800293a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800293c:	4b0c      	ldr	r3, [pc, #48]	; (8002970 <__NVIC_SetPriorityGrouping+0x44>)
 800293e:	68db      	ldr	r3, [r3, #12]
 8002940:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002942:	68ba      	ldr	r2, [r7, #8]
 8002944:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002948:	4013      	ands	r3, r2
 800294a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002950:	68bb      	ldr	r3, [r7, #8]
 8002952:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002954:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002958:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800295c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800295e:	4a04      	ldr	r2, [pc, #16]	; (8002970 <__NVIC_SetPriorityGrouping+0x44>)
 8002960:	68bb      	ldr	r3, [r7, #8]
 8002962:	60d3      	str	r3, [r2, #12]
}
 8002964:	bf00      	nop
 8002966:	3714      	adds	r7, #20
 8002968:	46bd      	mov	sp, r7
 800296a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296e:	4770      	bx	lr
 8002970:	e000ed00 	.word	0xe000ed00

08002974 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002974:	b480      	push	{r7}
 8002976:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002978:	4b04      	ldr	r3, [pc, #16]	; (800298c <__NVIC_GetPriorityGrouping+0x18>)
 800297a:	68db      	ldr	r3, [r3, #12]
 800297c:	0a1b      	lsrs	r3, r3, #8
 800297e:	f003 0307 	and.w	r3, r3, #7
}
 8002982:	4618      	mov	r0, r3
 8002984:	46bd      	mov	sp, r7
 8002986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298a:	4770      	bx	lr
 800298c:	e000ed00 	.word	0xe000ed00

08002990 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002990:	b480      	push	{r7}
 8002992:	b083      	sub	sp, #12
 8002994:	af00      	add	r7, sp, #0
 8002996:	4603      	mov	r3, r0
 8002998:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800299a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	db0b      	blt.n	80029ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80029a2:	79fb      	ldrb	r3, [r7, #7]
 80029a4:	f003 021f 	and.w	r2, r3, #31
 80029a8:	4907      	ldr	r1, [pc, #28]	; (80029c8 <__NVIC_EnableIRQ+0x38>)
 80029aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ae:	095b      	lsrs	r3, r3, #5
 80029b0:	2001      	movs	r0, #1
 80029b2:	fa00 f202 	lsl.w	r2, r0, r2
 80029b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80029ba:	bf00      	nop
 80029bc:	370c      	adds	r7, #12
 80029be:	46bd      	mov	sp, r7
 80029c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c4:	4770      	bx	lr
 80029c6:	bf00      	nop
 80029c8:	e000e100 	.word	0xe000e100

080029cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80029cc:	b480      	push	{r7}
 80029ce:	b083      	sub	sp, #12
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	4603      	mov	r3, r0
 80029d4:	6039      	str	r1, [r7, #0]
 80029d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	db0a      	blt.n	80029f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	b2da      	uxtb	r2, r3
 80029e4:	490c      	ldr	r1, [pc, #48]	; (8002a18 <__NVIC_SetPriority+0x4c>)
 80029e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ea:	0112      	lsls	r2, r2, #4
 80029ec:	b2d2      	uxtb	r2, r2
 80029ee:	440b      	add	r3, r1
 80029f0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029f4:	e00a      	b.n	8002a0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	b2da      	uxtb	r2, r3
 80029fa:	4908      	ldr	r1, [pc, #32]	; (8002a1c <__NVIC_SetPriority+0x50>)
 80029fc:	79fb      	ldrb	r3, [r7, #7]
 80029fe:	f003 030f 	and.w	r3, r3, #15
 8002a02:	3b04      	subs	r3, #4
 8002a04:	0112      	lsls	r2, r2, #4
 8002a06:	b2d2      	uxtb	r2, r2
 8002a08:	440b      	add	r3, r1
 8002a0a:	761a      	strb	r2, [r3, #24]
}
 8002a0c:	bf00      	nop
 8002a0e:	370c      	adds	r7, #12
 8002a10:	46bd      	mov	sp, r7
 8002a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a16:	4770      	bx	lr
 8002a18:	e000e100 	.word	0xe000e100
 8002a1c:	e000ed00 	.word	0xe000ed00

08002a20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a20:	b480      	push	{r7}
 8002a22:	b089      	sub	sp, #36	; 0x24
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	60f8      	str	r0, [r7, #12]
 8002a28:	60b9      	str	r1, [r7, #8]
 8002a2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	f003 0307 	and.w	r3, r3, #7
 8002a32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a34:	69fb      	ldr	r3, [r7, #28]
 8002a36:	f1c3 0307 	rsb	r3, r3, #7
 8002a3a:	2b04      	cmp	r3, #4
 8002a3c:	bf28      	it	cs
 8002a3e:	2304      	movcs	r3, #4
 8002a40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a42:	69fb      	ldr	r3, [r7, #28]
 8002a44:	3304      	adds	r3, #4
 8002a46:	2b06      	cmp	r3, #6
 8002a48:	d902      	bls.n	8002a50 <NVIC_EncodePriority+0x30>
 8002a4a:	69fb      	ldr	r3, [r7, #28]
 8002a4c:	3b03      	subs	r3, #3
 8002a4e:	e000      	b.n	8002a52 <NVIC_EncodePriority+0x32>
 8002a50:	2300      	movs	r3, #0
 8002a52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a54:	f04f 32ff 	mov.w	r2, #4294967295
 8002a58:	69bb      	ldr	r3, [r7, #24]
 8002a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a5e:	43da      	mvns	r2, r3
 8002a60:	68bb      	ldr	r3, [r7, #8]
 8002a62:	401a      	ands	r2, r3
 8002a64:	697b      	ldr	r3, [r7, #20]
 8002a66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a68:	f04f 31ff 	mov.w	r1, #4294967295
 8002a6c:	697b      	ldr	r3, [r7, #20]
 8002a6e:	fa01 f303 	lsl.w	r3, r1, r3
 8002a72:	43d9      	mvns	r1, r3
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a78:	4313      	orrs	r3, r2
         );
}
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	3724      	adds	r7, #36	; 0x24
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a84:	4770      	bx	lr
	...

08002a88 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b082      	sub	sp, #8
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	3b01      	subs	r3, #1
 8002a94:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002a98:	d301      	bcc.n	8002a9e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e00f      	b.n	8002abe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a9e:	4a0a      	ldr	r2, [pc, #40]	; (8002ac8 <SysTick_Config+0x40>)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	3b01      	subs	r3, #1
 8002aa4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002aa6:	210f      	movs	r1, #15
 8002aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8002aac:	f7ff ff8e 	bl	80029cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ab0:	4b05      	ldr	r3, [pc, #20]	; (8002ac8 <SysTick_Config+0x40>)
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ab6:	4b04      	ldr	r3, [pc, #16]	; (8002ac8 <SysTick_Config+0x40>)
 8002ab8:	2207      	movs	r2, #7
 8002aba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002abc:	2300      	movs	r3, #0
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	3708      	adds	r7, #8
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}
 8002ac6:	bf00      	nop
 8002ac8:	e000e010 	.word	0xe000e010

08002acc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b082      	sub	sp, #8
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ad4:	6878      	ldr	r0, [r7, #4]
 8002ad6:	f7ff ff29 	bl	800292c <__NVIC_SetPriorityGrouping>
}
 8002ada:	bf00      	nop
 8002adc:	3708      	adds	r7, #8
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}

08002ae2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ae2:	b580      	push	{r7, lr}
 8002ae4:	b086      	sub	sp, #24
 8002ae6:	af00      	add	r7, sp, #0
 8002ae8:	4603      	mov	r3, r0
 8002aea:	60b9      	str	r1, [r7, #8]
 8002aec:	607a      	str	r2, [r7, #4]
 8002aee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002af0:	2300      	movs	r3, #0
 8002af2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002af4:	f7ff ff3e 	bl	8002974 <__NVIC_GetPriorityGrouping>
 8002af8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002afa:	687a      	ldr	r2, [r7, #4]
 8002afc:	68b9      	ldr	r1, [r7, #8]
 8002afe:	6978      	ldr	r0, [r7, #20]
 8002b00:	f7ff ff8e 	bl	8002a20 <NVIC_EncodePriority>
 8002b04:	4602      	mov	r2, r0
 8002b06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b0a:	4611      	mov	r1, r2
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	f7ff ff5d 	bl	80029cc <__NVIC_SetPriority>
}
 8002b12:	bf00      	nop
 8002b14:	3718      	adds	r7, #24
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bd80      	pop	{r7, pc}

08002b1a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b1a:	b580      	push	{r7, lr}
 8002b1c:	b082      	sub	sp, #8
 8002b1e:	af00      	add	r7, sp, #0
 8002b20:	4603      	mov	r3, r0
 8002b22:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b28:	4618      	mov	r0, r3
 8002b2a:	f7ff ff31 	bl	8002990 <__NVIC_EnableIRQ>
}
 8002b2e:	bf00      	nop
 8002b30:	3708      	adds	r7, #8
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bd80      	pop	{r7, pc}

08002b36 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b36:	b580      	push	{r7, lr}
 8002b38:	b082      	sub	sp, #8
 8002b3a:	af00      	add	r7, sp, #0
 8002b3c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b3e:	6878      	ldr	r0, [r7, #4]
 8002b40:	f7ff ffa2 	bl	8002a88 <SysTick_Config>
 8002b44:	4603      	mov	r3, r0
}
 8002b46:	4618      	mov	r0, r3
 8002b48:	3708      	adds	r7, #8
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}
	...

08002b50 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b086      	sub	sp, #24
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002b5c:	f7ff fa94 	bl	8002088 <HAL_GetTick>
 8002b60:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d101      	bne.n	8002b6c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002b68:	2301      	movs	r3, #1
 8002b6a:	e099      	b.n	8002ca0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2202      	movs	r2, #2
 8002b70:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2200      	movs	r2, #0
 8002b78:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	681a      	ldr	r2, [r3, #0]
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f022 0201 	bic.w	r2, r2, #1
 8002b8a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b8c:	e00f      	b.n	8002bae <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002b8e:	f7ff fa7b 	bl	8002088 <HAL_GetTick>
 8002b92:	4602      	mov	r2, r0
 8002b94:	693b      	ldr	r3, [r7, #16]
 8002b96:	1ad3      	subs	r3, r2, r3
 8002b98:	2b05      	cmp	r3, #5
 8002b9a:	d908      	bls.n	8002bae <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2220      	movs	r2, #32
 8002ba0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2203      	movs	r2, #3
 8002ba6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002baa:	2303      	movs	r3, #3
 8002bac:	e078      	b.n	8002ca0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f003 0301 	and.w	r3, r3, #1
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d1e8      	bne.n	8002b8e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002bc4:	697a      	ldr	r2, [r7, #20]
 8002bc6:	4b38      	ldr	r3, [pc, #224]	; (8002ca8 <HAL_DMA_Init+0x158>)
 8002bc8:	4013      	ands	r3, r2
 8002bca:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	685a      	ldr	r2, [r3, #4]
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	689b      	ldr	r3, [r3, #8]
 8002bd4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002bda:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	691b      	ldr	r3, [r3, #16]
 8002be0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002be6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	699b      	ldr	r3, [r3, #24]
 8002bec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bf2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6a1b      	ldr	r3, [r3, #32]
 8002bf8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002bfa:	697a      	ldr	r2, [r7, #20]
 8002bfc:	4313      	orrs	r3, r2
 8002bfe:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c04:	2b04      	cmp	r3, #4
 8002c06:	d107      	bne.n	8002c18 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c10:	4313      	orrs	r3, r2
 8002c12:	697a      	ldr	r2, [r7, #20]
 8002c14:	4313      	orrs	r3, r2
 8002c16:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	697a      	ldr	r2, [r7, #20]
 8002c1e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	695b      	ldr	r3, [r3, #20]
 8002c26:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	f023 0307 	bic.w	r3, r3, #7
 8002c2e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c34:	697a      	ldr	r2, [r7, #20]
 8002c36:	4313      	orrs	r3, r2
 8002c38:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c3e:	2b04      	cmp	r3, #4
 8002c40:	d117      	bne.n	8002c72 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c46:	697a      	ldr	r2, [r7, #20]
 8002c48:	4313      	orrs	r3, r2
 8002c4a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d00e      	beq.n	8002c72 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002c54:	6878      	ldr	r0, [r7, #4]
 8002c56:	f000 fa6f 	bl	8003138 <DMA_CheckFifoParam>
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d008      	beq.n	8002c72 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2240      	movs	r2, #64	; 0x40
 8002c64:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2201      	movs	r2, #1
 8002c6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002c6e:	2301      	movs	r3, #1
 8002c70:	e016      	b.n	8002ca0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	697a      	ldr	r2, [r7, #20]
 8002c78:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002c7a:	6878      	ldr	r0, [r7, #4]
 8002c7c:	f000 fa26 	bl	80030cc <DMA_CalcBaseAndBitshift>
 8002c80:	4603      	mov	r3, r0
 8002c82:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c88:	223f      	movs	r2, #63	; 0x3f
 8002c8a:	409a      	lsls	r2, r3
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2200      	movs	r2, #0
 8002c94:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2201      	movs	r2, #1
 8002c9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002c9e:	2300      	movs	r3, #0
}
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	3718      	adds	r7, #24
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bd80      	pop	{r7, pc}
 8002ca8:	f010803f 	.word	0xf010803f

08002cac <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b086      	sub	sp, #24
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	60f8      	str	r0, [r7, #12]
 8002cb4:	60b9      	str	r1, [r7, #8]
 8002cb6:	607a      	str	r2, [r7, #4]
 8002cb8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cc2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002cca:	2b01      	cmp	r3, #1
 8002ccc:	d101      	bne.n	8002cd2 <HAL_DMA_Start_IT+0x26>
 8002cce:	2302      	movs	r3, #2
 8002cd0:	e040      	b.n	8002d54 <HAL_DMA_Start_IT+0xa8>
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	2201      	movs	r2, #1
 8002cd6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ce0:	b2db      	uxtb	r3, r3
 8002ce2:	2b01      	cmp	r3, #1
 8002ce4:	d12f      	bne.n	8002d46 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	2202      	movs	r2, #2
 8002cea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	687a      	ldr	r2, [r7, #4]
 8002cf8:	68b9      	ldr	r1, [r7, #8]
 8002cfa:	68f8      	ldr	r0, [r7, #12]
 8002cfc:	f000 f9b8 	bl	8003070 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d04:	223f      	movs	r2, #63	; 0x3f
 8002d06:	409a      	lsls	r2, r3
 8002d08:	693b      	ldr	r3, [r7, #16]
 8002d0a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f042 0216 	orr.w	r2, r2, #22
 8002d1a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d007      	beq.n	8002d34 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	681a      	ldr	r2, [r3, #0]
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f042 0208 	orr.w	r2, r2, #8
 8002d32:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	681a      	ldr	r2, [r3, #0]
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f042 0201 	orr.w	r2, r2, #1
 8002d42:	601a      	str	r2, [r3, #0]
 8002d44:	e005      	b.n	8002d52 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	2200      	movs	r2, #0
 8002d4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002d4e:	2302      	movs	r3, #2
 8002d50:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002d52:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d54:	4618      	mov	r0, r3
 8002d56:	3718      	adds	r7, #24
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bd80      	pop	{r7, pc}

08002d5c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b086      	sub	sp, #24
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002d64:	2300      	movs	r3, #0
 8002d66:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002d68:	4b8e      	ldr	r3, [pc, #568]	; (8002fa4 <HAL_DMA_IRQHandler+0x248>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4a8e      	ldr	r2, [pc, #568]	; (8002fa8 <HAL_DMA_IRQHandler+0x24c>)
 8002d6e:	fba2 2303 	umull	r2, r3, r2, r3
 8002d72:	0a9b      	lsrs	r3, r3, #10
 8002d74:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d7a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002d7c:	693b      	ldr	r3, [r7, #16]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d86:	2208      	movs	r2, #8
 8002d88:	409a      	lsls	r2, r3
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d01a      	beq.n	8002dc8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f003 0304 	and.w	r3, r3, #4
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d013      	beq.n	8002dc8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	681a      	ldr	r2, [r3, #0]
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f022 0204 	bic.w	r2, r2, #4
 8002dae:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002db4:	2208      	movs	r2, #8
 8002db6:	409a      	lsls	r2, r3
 8002db8:	693b      	ldr	r3, [r7, #16]
 8002dba:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dc0:	f043 0201 	orr.w	r2, r3, #1
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dcc:	2201      	movs	r2, #1
 8002dce:	409a      	lsls	r2, r3
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	4013      	ands	r3, r2
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d012      	beq.n	8002dfe <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	695b      	ldr	r3, [r3, #20]
 8002dde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d00b      	beq.n	8002dfe <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dea:	2201      	movs	r2, #1
 8002dec:	409a      	lsls	r2, r3
 8002dee:	693b      	ldr	r3, [r7, #16]
 8002df0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002df6:	f043 0202 	orr.w	r2, r3, #2
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e02:	2204      	movs	r2, #4
 8002e04:	409a      	lsls	r2, r3
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	4013      	ands	r3, r2
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d012      	beq.n	8002e34 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f003 0302 	and.w	r3, r3, #2
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d00b      	beq.n	8002e34 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e20:	2204      	movs	r2, #4
 8002e22:	409a      	lsls	r2, r3
 8002e24:	693b      	ldr	r3, [r7, #16]
 8002e26:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e2c:	f043 0204 	orr.w	r2, r3, #4
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e38:	2210      	movs	r2, #16
 8002e3a:	409a      	lsls	r2, r3
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	4013      	ands	r3, r2
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d043      	beq.n	8002ecc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f003 0308 	and.w	r3, r3, #8
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d03c      	beq.n	8002ecc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e56:	2210      	movs	r2, #16
 8002e58:	409a      	lsls	r2, r3
 8002e5a:	693b      	ldr	r3, [r7, #16]
 8002e5c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d018      	beq.n	8002e9e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d108      	bne.n	8002e8c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d024      	beq.n	8002ecc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e86:	6878      	ldr	r0, [r7, #4]
 8002e88:	4798      	blx	r3
 8002e8a:	e01f      	b.n	8002ecc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d01b      	beq.n	8002ecc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e98:	6878      	ldr	r0, [r7, #4]
 8002e9a:	4798      	blx	r3
 8002e9c:	e016      	b.n	8002ecc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d107      	bne.n	8002ebc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	681a      	ldr	r2, [r3, #0]
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f022 0208 	bic.w	r2, r2, #8
 8002eba:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d003      	beq.n	8002ecc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ec8:	6878      	ldr	r0, [r7, #4]
 8002eca:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ed0:	2220      	movs	r2, #32
 8002ed2:	409a      	lsls	r2, r3
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	4013      	ands	r3, r2
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	f000 808f 	beq.w	8002ffc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f003 0310 	and.w	r3, r3, #16
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	f000 8087 	beq.w	8002ffc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ef2:	2220      	movs	r2, #32
 8002ef4:	409a      	lsls	r2, r3
 8002ef6:	693b      	ldr	r3, [r7, #16]
 8002ef8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f00:	b2db      	uxtb	r3, r3
 8002f02:	2b05      	cmp	r3, #5
 8002f04:	d136      	bne.n	8002f74 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	681a      	ldr	r2, [r3, #0]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f022 0216 	bic.w	r2, r2, #22
 8002f14:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	695a      	ldr	r2, [r3, #20]
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f24:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d103      	bne.n	8002f36 <HAL_DMA_IRQHandler+0x1da>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d007      	beq.n	8002f46 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	681a      	ldr	r2, [r3, #0]
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f022 0208 	bic.w	r2, r2, #8
 8002f44:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f4a:	223f      	movs	r2, #63	; 0x3f
 8002f4c:	409a      	lsls	r2, r3
 8002f4e:	693b      	ldr	r3, [r7, #16]
 8002f50:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2201      	movs	r2, #1
 8002f56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d07e      	beq.n	8003068 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f6e:	6878      	ldr	r0, [r7, #4]
 8002f70:	4798      	blx	r3
        }
        return;
 8002f72:	e079      	b.n	8003068 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d01d      	beq.n	8002fbe <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d10d      	bne.n	8002fac <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d031      	beq.n	8002ffc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f9c:	6878      	ldr	r0, [r7, #4]
 8002f9e:	4798      	blx	r3
 8002fa0:	e02c      	b.n	8002ffc <HAL_DMA_IRQHandler+0x2a0>
 8002fa2:	bf00      	nop
 8002fa4:	20000008 	.word	0x20000008
 8002fa8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d023      	beq.n	8002ffc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fb8:	6878      	ldr	r0, [r7, #4]
 8002fba:	4798      	blx	r3
 8002fbc:	e01e      	b.n	8002ffc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d10f      	bne.n	8002fec <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	681a      	ldr	r2, [r3, #0]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f022 0210 	bic.w	r2, r2, #16
 8002fda:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2201      	movs	r2, #1
 8002fe0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d003      	beq.n	8002ffc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ff8:	6878      	ldr	r0, [r7, #4]
 8002ffa:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003000:	2b00      	cmp	r3, #0
 8003002:	d032      	beq.n	800306a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003008:	f003 0301 	and.w	r3, r3, #1
 800300c:	2b00      	cmp	r3, #0
 800300e:	d022      	beq.n	8003056 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2205      	movs	r2, #5
 8003014:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	681a      	ldr	r2, [r3, #0]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f022 0201 	bic.w	r2, r2, #1
 8003026:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	3301      	adds	r3, #1
 800302c:	60bb      	str	r3, [r7, #8]
 800302e:	697a      	ldr	r2, [r7, #20]
 8003030:	429a      	cmp	r2, r3
 8003032:	d307      	bcc.n	8003044 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f003 0301 	and.w	r3, r3, #1
 800303e:	2b00      	cmp	r3, #0
 8003040:	d1f2      	bne.n	8003028 <HAL_DMA_IRQHandler+0x2cc>
 8003042:	e000      	b.n	8003046 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003044:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2201      	movs	r2, #1
 800304a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2200      	movs	r2, #0
 8003052:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800305a:	2b00      	cmp	r3, #0
 800305c:	d005      	beq.n	800306a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003062:	6878      	ldr	r0, [r7, #4]
 8003064:	4798      	blx	r3
 8003066:	e000      	b.n	800306a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003068:	bf00      	nop
    }
  }
}
 800306a:	3718      	adds	r7, #24
 800306c:	46bd      	mov	sp, r7
 800306e:	bd80      	pop	{r7, pc}

08003070 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003070:	b480      	push	{r7}
 8003072:	b085      	sub	sp, #20
 8003074:	af00      	add	r7, sp, #0
 8003076:	60f8      	str	r0, [r7, #12]
 8003078:	60b9      	str	r1, [r7, #8]
 800307a:	607a      	str	r2, [r7, #4]
 800307c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	681a      	ldr	r2, [r3, #0]
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800308c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	683a      	ldr	r2, [r7, #0]
 8003094:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	689b      	ldr	r3, [r3, #8]
 800309a:	2b40      	cmp	r3, #64	; 0x40
 800309c:	d108      	bne.n	80030b0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	687a      	ldr	r2, [r7, #4]
 80030a4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	68ba      	ldr	r2, [r7, #8]
 80030ac:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80030ae:	e007      	b.n	80030c0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	68ba      	ldr	r2, [r7, #8]
 80030b6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	687a      	ldr	r2, [r7, #4]
 80030be:	60da      	str	r2, [r3, #12]
}
 80030c0:	bf00      	nop
 80030c2:	3714      	adds	r7, #20
 80030c4:	46bd      	mov	sp, r7
 80030c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ca:	4770      	bx	lr

080030cc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80030cc:	b480      	push	{r7}
 80030ce:	b085      	sub	sp, #20
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	b2db      	uxtb	r3, r3
 80030da:	3b10      	subs	r3, #16
 80030dc:	4a14      	ldr	r2, [pc, #80]	; (8003130 <DMA_CalcBaseAndBitshift+0x64>)
 80030de:	fba2 2303 	umull	r2, r3, r2, r3
 80030e2:	091b      	lsrs	r3, r3, #4
 80030e4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80030e6:	4a13      	ldr	r2, [pc, #76]	; (8003134 <DMA_CalcBaseAndBitshift+0x68>)
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	4413      	add	r3, r2
 80030ec:	781b      	ldrb	r3, [r3, #0]
 80030ee:	461a      	mov	r2, r3
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	2b03      	cmp	r3, #3
 80030f8:	d909      	bls.n	800310e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003102:	f023 0303 	bic.w	r3, r3, #3
 8003106:	1d1a      	adds	r2, r3, #4
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	659a      	str	r2, [r3, #88]	; 0x58
 800310c:	e007      	b.n	800311e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003116:	f023 0303 	bic.w	r3, r3, #3
 800311a:	687a      	ldr	r2, [r7, #4]
 800311c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003122:	4618      	mov	r0, r3
 8003124:	3714      	adds	r7, #20
 8003126:	46bd      	mov	sp, r7
 8003128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312c:	4770      	bx	lr
 800312e:	bf00      	nop
 8003130:	aaaaaaab 	.word	0xaaaaaaab
 8003134:	08007e6c 	.word	0x08007e6c

08003138 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003138:	b480      	push	{r7}
 800313a:	b085      	sub	sp, #20
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003140:	2300      	movs	r3, #0
 8003142:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003148:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	699b      	ldr	r3, [r3, #24]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d11f      	bne.n	8003192 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003152:	68bb      	ldr	r3, [r7, #8]
 8003154:	2b03      	cmp	r3, #3
 8003156:	d856      	bhi.n	8003206 <DMA_CheckFifoParam+0xce>
 8003158:	a201      	add	r2, pc, #4	; (adr r2, 8003160 <DMA_CheckFifoParam+0x28>)
 800315a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800315e:	bf00      	nop
 8003160:	08003171 	.word	0x08003171
 8003164:	08003183 	.word	0x08003183
 8003168:	08003171 	.word	0x08003171
 800316c:	08003207 	.word	0x08003207
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003174:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003178:	2b00      	cmp	r3, #0
 800317a:	d046      	beq.n	800320a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800317c:	2301      	movs	r3, #1
 800317e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003180:	e043      	b.n	800320a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003186:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800318a:	d140      	bne.n	800320e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800318c:	2301      	movs	r3, #1
 800318e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003190:	e03d      	b.n	800320e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	699b      	ldr	r3, [r3, #24]
 8003196:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800319a:	d121      	bne.n	80031e0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800319c:	68bb      	ldr	r3, [r7, #8]
 800319e:	2b03      	cmp	r3, #3
 80031a0:	d837      	bhi.n	8003212 <DMA_CheckFifoParam+0xda>
 80031a2:	a201      	add	r2, pc, #4	; (adr r2, 80031a8 <DMA_CheckFifoParam+0x70>)
 80031a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031a8:	080031b9 	.word	0x080031b9
 80031ac:	080031bf 	.word	0x080031bf
 80031b0:	080031b9 	.word	0x080031b9
 80031b4:	080031d1 	.word	0x080031d1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	73fb      	strb	r3, [r7, #15]
      break;
 80031bc:	e030      	b.n	8003220 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031c2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d025      	beq.n	8003216 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80031ca:	2301      	movs	r3, #1
 80031cc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031ce:	e022      	b.n	8003216 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031d4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80031d8:	d11f      	bne.n	800321a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80031da:	2301      	movs	r3, #1
 80031dc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80031de:	e01c      	b.n	800321a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80031e0:	68bb      	ldr	r3, [r7, #8]
 80031e2:	2b02      	cmp	r3, #2
 80031e4:	d903      	bls.n	80031ee <DMA_CheckFifoParam+0xb6>
 80031e6:	68bb      	ldr	r3, [r7, #8]
 80031e8:	2b03      	cmp	r3, #3
 80031ea:	d003      	beq.n	80031f4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80031ec:	e018      	b.n	8003220 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80031ee:	2301      	movs	r3, #1
 80031f0:	73fb      	strb	r3, [r7, #15]
      break;
 80031f2:	e015      	b.n	8003220 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031f8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d00e      	beq.n	800321e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003200:	2301      	movs	r3, #1
 8003202:	73fb      	strb	r3, [r7, #15]
      break;
 8003204:	e00b      	b.n	800321e <DMA_CheckFifoParam+0xe6>
      break;
 8003206:	bf00      	nop
 8003208:	e00a      	b.n	8003220 <DMA_CheckFifoParam+0xe8>
      break;
 800320a:	bf00      	nop
 800320c:	e008      	b.n	8003220 <DMA_CheckFifoParam+0xe8>
      break;
 800320e:	bf00      	nop
 8003210:	e006      	b.n	8003220 <DMA_CheckFifoParam+0xe8>
      break;
 8003212:	bf00      	nop
 8003214:	e004      	b.n	8003220 <DMA_CheckFifoParam+0xe8>
      break;
 8003216:	bf00      	nop
 8003218:	e002      	b.n	8003220 <DMA_CheckFifoParam+0xe8>
      break;   
 800321a:	bf00      	nop
 800321c:	e000      	b.n	8003220 <DMA_CheckFifoParam+0xe8>
      break;
 800321e:	bf00      	nop
    }
  } 
  
  return status; 
 8003220:	7bfb      	ldrb	r3, [r7, #15]
}
 8003222:	4618      	mov	r0, r3
 8003224:	3714      	adds	r7, #20
 8003226:	46bd      	mov	sp, r7
 8003228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322c:	4770      	bx	lr
 800322e:	bf00      	nop

08003230 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b084      	sub	sp, #16
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d101      	bne.n	8003242 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800323e:	2301      	movs	r3, #1
 8003240:	e06c      	b.n	800331c <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003248:	2b00      	cmp	r3, #0
 800324a:	d106      	bne.n	800325a <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2223      	movs	r2, #35	; 0x23
 8003250:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8003254:	6878      	ldr	r0, [r7, #4]
 8003256:	f7fd fafb 	bl	8000850 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800325a:	2300      	movs	r3, #0
 800325c:	60bb      	str	r3, [r7, #8]
 800325e:	4b31      	ldr	r3, [pc, #196]	; (8003324 <HAL_ETH_Init+0xf4>)
 8003260:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003262:	4a30      	ldr	r2, [pc, #192]	; (8003324 <HAL_ETH_Init+0xf4>)
 8003264:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003268:	6453      	str	r3, [r2, #68]	; 0x44
 800326a:	4b2e      	ldr	r3, [pc, #184]	; (8003324 <HAL_ETH_Init+0xf4>)
 800326c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800326e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003272:	60bb      	str	r3, [r7, #8]
 8003274:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8003276:	4b2c      	ldr	r3, [pc, #176]	; (8003328 <HAL_ETH_Init+0xf8>)
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	4a2b      	ldr	r2, [pc, #172]	; (8003328 <HAL_ETH_Init+0xf8>)
 800327c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003280:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8003282:	4b29      	ldr	r3, [pc, #164]	; (8003328 <HAL_ETH_Init+0xf8>)
 8003284:	685a      	ldr	r2, [r3, #4]
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	689b      	ldr	r3, [r3, #8]
 800328a:	4927      	ldr	r1, [pc, #156]	; (8003328 <HAL_ETH_Init+0xf8>)
 800328c:	4313      	orrs	r3, r2
 800328e:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8003290:	4b25      	ldr	r3, [pc, #148]	; (8003328 <HAL_ETH_Init+0xf8>)
 8003292:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	687a      	ldr	r2, [r7, #4]
 80032a0:	6812      	ldr	r2, [r2, #0]
 80032a2:	f043 0301 	orr.w	r3, r3, #1
 80032a6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80032aa:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80032ac:	f7fe feec 	bl	8002088 <HAL_GetTick>
 80032b0:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80032b2:	e011      	b.n	80032d8 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80032b4:	f7fe fee8 	bl	8002088 <HAL_GetTick>
 80032b8:	4602      	mov	r2, r0
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	1ad3      	subs	r3, r2, r3
 80032be:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80032c2:	d909      	bls.n	80032d8 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2204      	movs	r2, #4
 80032c8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	22e0      	movs	r2, #224	; 0xe0
 80032d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 80032d4:	2301      	movs	r3, #1
 80032d6:	e021      	b.n	800331c <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f003 0301 	and.w	r3, r3, #1
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d1e4      	bne.n	80032b4 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80032ea:	6878      	ldr	r0, [r7, #4]
 80032ec:	f000 f958 	bl	80035a0 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80032f0:	6878      	ldr	r0, [r7, #4]
 80032f2:	f000 f9ff 	bl	80036f4 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80032f6:	6878      	ldr	r0, [r7, #4]
 80032f8:	f000 fa55 	bl	80037a6 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	461a      	mov	r2, r3
 8003302:	2100      	movs	r1, #0
 8003304:	6878      	ldr	r0, [r7, #4]
 8003306:	f000 f9bd 	bl	8003684 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2200      	movs	r2, #0
 800330e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2210      	movs	r2, #16
 8003316:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800331a:	2300      	movs	r3, #0
}
 800331c:	4618      	mov	r0, r3
 800331e:	3710      	adds	r7, #16
 8003320:	46bd      	mov	sp, r7
 8003322:	bd80      	pop	{r7, pc}
 8003324:	40023800 	.word	0x40023800
 8003328:	40013800 	.word	0x40013800

0800332c <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b084      	sub	sp, #16
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
 8003334:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800333e:	68fa      	ldr	r2, [r7, #12]
 8003340:	4b51      	ldr	r3, [pc, #324]	; (8003488 <ETH_SetMACConfig+0x15c>)
 8003342:	4013      	ands	r3, r2
 8003344:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	7c1b      	ldrb	r3, [r3, #16]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d102      	bne.n	8003354 <ETH_SetMACConfig+0x28>
 800334e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8003352:	e000      	b.n	8003356 <ETH_SetMACConfig+0x2a>
 8003354:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	7c5b      	ldrb	r3, [r3, #17]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d102      	bne.n	8003364 <ETH_SetMACConfig+0x38>
 800335e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003362:	e000      	b.n	8003366 <ETH_SetMACConfig+0x3a>
 8003364:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003366:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800336c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	7fdb      	ldrb	r3, [r3, #31]
 8003372:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8003374:	431a      	orrs	r2, r3
                        macconf->Speed |
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800337a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 800337c:	683a      	ldr	r2, [r7, #0]
 800337e:	7f92      	ldrb	r2, [r2, #30]
 8003380:	2a00      	cmp	r2, #0
 8003382:	d102      	bne.n	800338a <ETH_SetMACConfig+0x5e>
 8003384:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003388:	e000      	b.n	800338c <ETH_SetMACConfig+0x60>
 800338a:	2200      	movs	r2, #0
                        macconf->Speed |
 800338c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	7f1b      	ldrb	r3, [r3, #28]
 8003392:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003394:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800339a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	791b      	ldrb	r3, [r3, #4]
 80033a0:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 80033a2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80033a4:	683a      	ldr	r2, [r7, #0]
 80033a6:	f892 2020 	ldrb.w	r2, [r2, #32]
 80033aa:	2a00      	cmp	r2, #0
 80033ac:	d102      	bne.n	80033b4 <ETH_SetMACConfig+0x88>
 80033ae:	f44f 7200 	mov.w	r2, #512	; 0x200
 80033b2:	e000      	b.n	80033b6 <ETH_SetMACConfig+0x8a>
 80033b4:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80033b6:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	7bdb      	ldrb	r3, [r3, #15]
 80033bc:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80033be:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80033c4:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80033cc:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80033ce:	4313      	orrs	r3, r2
 80033d0:	68fa      	ldr	r2, [r7, #12]
 80033d2:	4313      	orrs	r3, r2
 80033d4:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	68fa      	ldr	r2, [r7, #12]
 80033dc:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80033e6:	2001      	movs	r0, #1
 80033e8:	f7fe fe5a 	bl	80020a0 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	68fa      	ldr	r2, [r7, #12]
 80033f2:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	699b      	ldr	r3, [r3, #24]
 80033fa:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80033fc:	68fa      	ldr	r2, [r7, #12]
 80033fe:	f64f 7341 	movw	r3, #65345	; 0xff41
 8003402:	4013      	ands	r3, r2
 8003404:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800340a:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800340c:	683a      	ldr	r2, [r7, #0]
 800340e:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8003412:	2a00      	cmp	r2, #0
 8003414:	d101      	bne.n	800341a <ETH_SetMACConfig+0xee>
 8003416:	2280      	movs	r2, #128	; 0x80
 8003418:	e000      	b.n	800341c <ETH_SetMACConfig+0xf0>
 800341a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800341c:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003422:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8003424:	683a      	ldr	r2, [r7, #0]
 8003426:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 800342a:	2a01      	cmp	r2, #1
 800342c:	d101      	bne.n	8003432 <ETH_SetMACConfig+0x106>
 800342e:	2208      	movs	r2, #8
 8003430:	e000      	b.n	8003434 <ETH_SetMACConfig+0x108>
 8003432:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8003434:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8003436:	683a      	ldr	r2, [r7, #0]
 8003438:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 800343c:	2a01      	cmp	r2, #1
 800343e:	d101      	bne.n	8003444 <ETH_SetMACConfig+0x118>
 8003440:	2204      	movs	r2, #4
 8003442:	e000      	b.n	8003446 <ETH_SetMACConfig+0x11a>
 8003444:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8003446:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8003448:	683a      	ldr	r2, [r7, #0]
 800344a:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 800344e:	2a01      	cmp	r2, #1
 8003450:	d101      	bne.n	8003456 <ETH_SetMACConfig+0x12a>
 8003452:	2202      	movs	r2, #2
 8003454:	e000      	b.n	8003458 <ETH_SetMACConfig+0x12c>
 8003456:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003458:	4313      	orrs	r3, r2
 800345a:	68fa      	ldr	r2, [r7, #12]
 800345c:	4313      	orrs	r3, r2
 800345e:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	68fa      	ldr	r2, [r7, #12]
 8003466:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	699b      	ldr	r3, [r3, #24]
 800346e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003470:	2001      	movs	r0, #1
 8003472:	f7fe fe15 	bl	80020a0 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	68fa      	ldr	r2, [r7, #12]
 800347c:	619a      	str	r2, [r3, #24]
}
 800347e:	bf00      	nop
 8003480:	3710      	adds	r7, #16
 8003482:	46bd      	mov	sp, r7
 8003484:	bd80      	pop	{r7, pc}
 8003486:	bf00      	nop
 8003488:	ff20810f 	.word	0xff20810f

0800348c <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b084      	sub	sp, #16
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
 8003494:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800349e:	699b      	ldr	r3, [r3, #24]
 80034a0:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80034a2:	68fa      	ldr	r2, [r7, #12]
 80034a4:	4b3d      	ldr	r3, [pc, #244]	; (800359c <ETH_SetDMAConfig+0x110>)
 80034a6:	4013      	ands	r3, r2
 80034a8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	7b1b      	ldrb	r3, [r3, #12]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d102      	bne.n	80034b8 <ETH_SetDMAConfig+0x2c>
 80034b2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80034b6:	e000      	b.n	80034ba <ETH_SetDMAConfig+0x2e>
 80034b8:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	7b5b      	ldrb	r3, [r3, #13]
 80034be:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80034c0:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80034c2:	683a      	ldr	r2, [r7, #0]
 80034c4:	7f52      	ldrb	r2, [r2, #29]
 80034c6:	2a00      	cmp	r2, #0
 80034c8:	d102      	bne.n	80034d0 <ETH_SetDMAConfig+0x44>
 80034ca:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80034ce:	e000      	b.n	80034d2 <ETH_SetDMAConfig+0x46>
 80034d0:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80034d2:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	7b9b      	ldrb	r3, [r3, #14]
 80034d8:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80034da:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80034e0:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	7f1b      	ldrb	r3, [r3, #28]
 80034e6:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80034e8:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	7f9b      	ldrb	r3, [r3, #30]
 80034ee:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80034f0:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80034f6:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80034fe:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003500:	4313      	orrs	r3, r2
 8003502:	68fa      	ldr	r2, [r7, #12]
 8003504:	4313      	orrs	r3, r2
 8003506:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003510:	461a      	mov	r2, r3
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800351e:	699b      	ldr	r3, [r3, #24]
 8003520:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003522:	2001      	movs	r0, #1
 8003524:	f7fe fdbc 	bl	80020a0 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003530:	461a      	mov	r2, r3
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	791b      	ldrb	r3, [r3, #4]
 800353a:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003540:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8003546:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800354c:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003554:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8003556:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800355c:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800355e:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003564:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003566:	687a      	ldr	r2, [r7, #4]
 8003568:	6812      	ldr	r2, [r2, #0]
 800356a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800356e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003572:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003580:	2001      	movs	r0, #1
 8003582:	f7fe fd8d 	bl	80020a0 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800358e:	461a      	mov	r2, r3
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	6013      	str	r3, [r2, #0]
}
 8003594:	bf00      	nop
 8003596:	3710      	adds	r7, #16
 8003598:	46bd      	mov	sp, r7
 800359a:	bd80      	pop	{r7, pc}
 800359c:	f8de3f23 	.word	0xf8de3f23

080035a0 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b0a6      	sub	sp, #152	; 0x98
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 80035a8:	2301      	movs	r3, #1
 80035aa:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 80035ae:	2301      	movs	r3, #1
 80035b0:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 80035b4:	2300      	movs	r3, #0
 80035b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80035b8:	2300      	movs	r3, #0
 80035ba:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 80035be:	2301      	movs	r3, #1
 80035c0:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 80035c4:	2300      	movs	r3, #0
 80035c6:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 80035ca:	2301      	movs	r3, #1
 80035cc:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80035d0:	2300      	movs	r3, #0
 80035d2:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80035d6:	2300      	movs	r3, #0
 80035d8:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80035dc:	2300      	movs	r3, #0
 80035de:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80035e0:	2300      	movs	r3, #0
 80035e2:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 80035e6:	2300      	movs	r3, #0
 80035e8:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 80035ea:	2300      	movs	r3, #0
 80035ec:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80035f0:	2300      	movs	r3, #0
 80035f2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80035f6:	2300      	movs	r3, #0
 80035f8:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 80035fc:	2300      	movs	r3, #0
 80035fe:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8003602:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003606:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8003608:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800360c:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 800360e:	2300      	movs	r3, #0
 8003610:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8003614:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003618:	4619      	mov	r1, r3
 800361a:	6878      	ldr	r0, [r7, #4]
 800361c:	f7ff fe86 	bl	800332c <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8003620:	2301      	movs	r3, #1
 8003622:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8003624:	2301      	movs	r3, #1
 8003626:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8003628:	2301      	movs	r3, #1
 800362a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 800362e:	2301      	movs	r3, #1
 8003630:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8003632:	2300      	movs	r3, #0
 8003634:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8003636:	2300      	movs	r3, #0
 8003638:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 800363c:	2300      	movs	r3, #0
 800363e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8003642:	2300      	movs	r3, #0
 8003644:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8003646:	2301      	movs	r3, #1
 8003648:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 800364c:	2301      	movs	r3, #1
 800364e:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8003650:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003654:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8003656:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800365a:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 800365c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003660:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8003662:	2301      	movs	r3, #1
 8003664:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8003668:	2300      	movs	r3, #0
 800366a:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 800366c:	2300      	movs	r3, #0
 800366e:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8003670:	f107 0308 	add.w	r3, r7, #8
 8003674:	4619      	mov	r1, r3
 8003676:	6878      	ldr	r0, [r7, #4]
 8003678:	f7ff ff08 	bl	800348c <ETH_SetDMAConfig>
}
 800367c:	bf00      	nop
 800367e:	3798      	adds	r7, #152	; 0x98
 8003680:	46bd      	mov	sp, r7
 8003682:	bd80      	pop	{r7, pc}

08003684 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8003684:	b480      	push	{r7}
 8003686:	b087      	sub	sp, #28
 8003688:	af00      	add	r7, sp, #0
 800368a:	60f8      	str	r0, [r7, #12]
 800368c:	60b9      	str	r1, [r7, #8]
 800368e:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	3305      	adds	r3, #5
 8003694:	781b      	ldrb	r3, [r3, #0]
 8003696:	021b      	lsls	r3, r3, #8
 8003698:	687a      	ldr	r2, [r7, #4]
 800369a:	3204      	adds	r2, #4
 800369c:	7812      	ldrb	r2, [r2, #0]
 800369e:	4313      	orrs	r3, r2
 80036a0:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80036a2:	68ba      	ldr	r2, [r7, #8]
 80036a4:	4b11      	ldr	r3, [pc, #68]	; (80036ec <ETH_MACAddressConfig+0x68>)
 80036a6:	4413      	add	r3, r2
 80036a8:	461a      	mov	r2, r3
 80036aa:	697b      	ldr	r3, [r7, #20]
 80036ac:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	3303      	adds	r3, #3
 80036b2:	781b      	ldrb	r3, [r3, #0]
 80036b4:	061a      	lsls	r2, r3, #24
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	3302      	adds	r3, #2
 80036ba:	781b      	ldrb	r3, [r3, #0]
 80036bc:	041b      	lsls	r3, r3, #16
 80036be:	431a      	orrs	r2, r3
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	3301      	adds	r3, #1
 80036c4:	781b      	ldrb	r3, [r3, #0]
 80036c6:	021b      	lsls	r3, r3, #8
 80036c8:	4313      	orrs	r3, r2
 80036ca:	687a      	ldr	r2, [r7, #4]
 80036cc:	7812      	ldrb	r2, [r2, #0]
 80036ce:	4313      	orrs	r3, r2
 80036d0:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80036d2:	68ba      	ldr	r2, [r7, #8]
 80036d4:	4b06      	ldr	r3, [pc, #24]	; (80036f0 <ETH_MACAddressConfig+0x6c>)
 80036d6:	4413      	add	r3, r2
 80036d8:	461a      	mov	r2, r3
 80036da:	697b      	ldr	r3, [r7, #20]
 80036dc:	6013      	str	r3, [r2, #0]
}
 80036de:	bf00      	nop
 80036e0:	371c      	adds	r7, #28
 80036e2:	46bd      	mov	sp, r7
 80036e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e8:	4770      	bx	lr
 80036ea:	bf00      	nop
 80036ec:	40028040 	.word	0x40028040
 80036f0:	40028044 	.word	0x40028044

080036f4 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80036f4:	b480      	push	{r7}
 80036f6:	b085      	sub	sp, #20
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80036fc:	2300      	movs	r3, #0
 80036fe:	60fb      	str	r3, [r7, #12]
 8003700:	e03e      	b.n	8003780 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	68d9      	ldr	r1, [r3, #12]
 8003706:	68fa      	ldr	r2, [r7, #12]
 8003708:	4613      	mov	r3, r2
 800370a:	009b      	lsls	r3, r3, #2
 800370c:	4413      	add	r3, r2
 800370e:	00db      	lsls	r3, r3, #3
 8003710:	440b      	add	r3, r1
 8003712:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8003714:	68bb      	ldr	r3, [r7, #8]
 8003716:	2200      	movs	r2, #0
 8003718:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 800371a:	68bb      	ldr	r3, [r7, #8]
 800371c:	2200      	movs	r2, #0
 800371e:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8003720:	68bb      	ldr	r3, [r7, #8]
 8003722:	2200      	movs	r2, #0
 8003724:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8003726:	68bb      	ldr	r3, [r7, #8]
 8003728:	2200      	movs	r2, #0
 800372a:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 800372c:	68b9      	ldr	r1, [r7, #8]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	68fa      	ldr	r2, [r7, #12]
 8003732:	3206      	adds	r2, #6
 8003734:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8003738:	68bb      	ldr	r3, [r7, #8]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	2b02      	cmp	r3, #2
 8003748:	d80c      	bhi.n	8003764 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	68d9      	ldr	r1, [r3, #12]
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	1c5a      	adds	r2, r3, #1
 8003752:	4613      	mov	r3, r2
 8003754:	009b      	lsls	r3, r3, #2
 8003756:	4413      	add	r3, r2
 8003758:	00db      	lsls	r3, r3, #3
 800375a:	440b      	add	r3, r1
 800375c:	461a      	mov	r2, r3
 800375e:	68bb      	ldr	r3, [r7, #8]
 8003760:	60da      	str	r2, [r3, #12]
 8003762:	e004      	b.n	800376e <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	68db      	ldr	r3, [r3, #12]
 8003768:	461a      	mov	r2, r3
 800376a:	68bb      	ldr	r3, [r7, #8]
 800376c:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 800376e:	68bb      	ldr	r3, [r7, #8]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8003776:	68bb      	ldr	r3, [r7, #8]
 8003778:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	3301      	adds	r3, #1
 800377e:	60fb      	str	r3, [r7, #12]
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	2b03      	cmp	r3, #3
 8003784:	d9bd      	bls.n	8003702 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2200      	movs	r2, #0
 800378a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	68da      	ldr	r2, [r3, #12]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003798:	611a      	str	r2, [r3, #16]
}
 800379a:	bf00      	nop
 800379c:	3714      	adds	r7, #20
 800379e:	46bd      	mov	sp, r7
 80037a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a4:	4770      	bx	lr

080037a6 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80037a6:	b480      	push	{r7}
 80037a8:	b085      	sub	sp, #20
 80037aa:	af00      	add	r7, sp, #0
 80037ac:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80037ae:	2300      	movs	r3, #0
 80037b0:	60fb      	str	r3, [r7, #12]
 80037b2:	e046      	b.n	8003842 <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6919      	ldr	r1, [r3, #16]
 80037b8:	68fa      	ldr	r2, [r7, #12]
 80037ba:	4613      	mov	r3, r2
 80037bc:	009b      	lsls	r3, r3, #2
 80037be:	4413      	add	r3, r2
 80037c0:	00db      	lsls	r3, r3, #3
 80037c2:	440b      	add	r3, r1
 80037c4:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 80037c6:	68bb      	ldr	r3, [r7, #8]
 80037c8:	2200      	movs	r2, #0
 80037ca:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 80037cc:	68bb      	ldr	r3, [r7, #8]
 80037ce:	2200      	movs	r2, #0
 80037d0:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 80037d2:	68bb      	ldr	r3, [r7, #8]
 80037d4:	2200      	movs	r2, #0
 80037d6:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 80037d8:	68bb      	ldr	r3, [r7, #8]
 80037da:	2200      	movs	r2, #0
 80037dc:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 80037de:	68bb      	ldr	r3, [r7, #8]
 80037e0:	2200      	movs	r2, #0
 80037e2:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 80037e4:	68bb      	ldr	r3, [r7, #8]
 80037e6:	2200      	movs	r2, #0
 80037e8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80037ea:	68bb      	ldr	r3, [r7, #8]
 80037ec:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80037f0:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 80037f2:	68bb      	ldr	r3, [r7, #8]
 80037f4:	f244 52f4 	movw	r2, #17908	; 0x45f4
 80037f8:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 80037fa:	68bb      	ldr	r3, [r7, #8]
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003802:	68bb      	ldr	r3, [r7, #8]
 8003804:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8003806:	68b9      	ldr	r1, [r7, #8]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	68fa      	ldr	r2, [r7, #12]
 800380c:	3212      	adds	r2, #18
 800380e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	2b02      	cmp	r3, #2
 8003816:	d80c      	bhi.n	8003832 <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6919      	ldr	r1, [r3, #16]
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	1c5a      	adds	r2, r3, #1
 8003820:	4613      	mov	r3, r2
 8003822:	009b      	lsls	r3, r3, #2
 8003824:	4413      	add	r3, r2
 8003826:	00db      	lsls	r3, r3, #3
 8003828:	440b      	add	r3, r1
 800382a:	461a      	mov	r2, r3
 800382c:	68bb      	ldr	r3, [r7, #8]
 800382e:	60da      	str	r2, [r3, #12]
 8003830:	e004      	b.n	800383c <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	691b      	ldr	r3, [r3, #16]
 8003836:	461a      	mov	r2, r3
 8003838:	68bb      	ldr	r3, [r7, #8]
 800383a:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	3301      	adds	r3, #1
 8003840:	60fb      	str	r3, [r7, #12]
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	2b03      	cmp	r3, #3
 8003846:	d9b5      	bls.n	80037b4 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2200      	movs	r2, #0
 800384c:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2200      	movs	r2, #0
 8003852:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2200      	movs	r2, #0
 8003858:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2200      	movs	r2, #0
 800385e:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2200      	movs	r2, #0
 8003864:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	691a      	ldr	r2, [r3, #16]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003872:	60da      	str	r2, [r3, #12]
}
 8003874:	bf00      	nop
 8003876:	3714      	adds	r7, #20
 8003878:	46bd      	mov	sp, r7
 800387a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387e:	4770      	bx	lr

08003880 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003880:	b480      	push	{r7}
 8003882:	b089      	sub	sp, #36	; 0x24
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
 8003888:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800388a:	2300      	movs	r3, #0
 800388c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800388e:	2300      	movs	r3, #0
 8003890:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003892:	2300      	movs	r3, #0
 8003894:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003896:	2300      	movs	r3, #0
 8003898:	61fb      	str	r3, [r7, #28]
 800389a:	e177      	b.n	8003b8c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800389c:	2201      	movs	r2, #1
 800389e:	69fb      	ldr	r3, [r7, #28]
 80038a0:	fa02 f303 	lsl.w	r3, r2, r3
 80038a4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	697a      	ldr	r2, [r7, #20]
 80038ac:	4013      	ands	r3, r2
 80038ae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80038b0:	693a      	ldr	r2, [r7, #16]
 80038b2:	697b      	ldr	r3, [r7, #20]
 80038b4:	429a      	cmp	r2, r3
 80038b6:	f040 8166 	bne.w	8003b86 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	f003 0303 	and.w	r3, r3, #3
 80038c2:	2b01      	cmp	r3, #1
 80038c4:	d005      	beq.n	80038d2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80038ce:	2b02      	cmp	r3, #2
 80038d0:	d130      	bne.n	8003934 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	689b      	ldr	r3, [r3, #8]
 80038d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80038d8:	69fb      	ldr	r3, [r7, #28]
 80038da:	005b      	lsls	r3, r3, #1
 80038dc:	2203      	movs	r2, #3
 80038de:	fa02 f303 	lsl.w	r3, r2, r3
 80038e2:	43db      	mvns	r3, r3
 80038e4:	69ba      	ldr	r2, [r7, #24]
 80038e6:	4013      	ands	r3, r2
 80038e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	68da      	ldr	r2, [r3, #12]
 80038ee:	69fb      	ldr	r3, [r7, #28]
 80038f0:	005b      	lsls	r3, r3, #1
 80038f2:	fa02 f303 	lsl.w	r3, r2, r3
 80038f6:	69ba      	ldr	r2, [r7, #24]
 80038f8:	4313      	orrs	r3, r2
 80038fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	69ba      	ldr	r2, [r7, #24]
 8003900:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003908:	2201      	movs	r2, #1
 800390a:	69fb      	ldr	r3, [r7, #28]
 800390c:	fa02 f303 	lsl.w	r3, r2, r3
 8003910:	43db      	mvns	r3, r3
 8003912:	69ba      	ldr	r2, [r7, #24]
 8003914:	4013      	ands	r3, r2
 8003916:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	091b      	lsrs	r3, r3, #4
 800391e:	f003 0201 	and.w	r2, r3, #1
 8003922:	69fb      	ldr	r3, [r7, #28]
 8003924:	fa02 f303 	lsl.w	r3, r2, r3
 8003928:	69ba      	ldr	r2, [r7, #24]
 800392a:	4313      	orrs	r3, r2
 800392c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	69ba      	ldr	r2, [r7, #24]
 8003932:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	f003 0303 	and.w	r3, r3, #3
 800393c:	2b03      	cmp	r3, #3
 800393e:	d017      	beq.n	8003970 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	68db      	ldr	r3, [r3, #12]
 8003944:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003946:	69fb      	ldr	r3, [r7, #28]
 8003948:	005b      	lsls	r3, r3, #1
 800394a:	2203      	movs	r2, #3
 800394c:	fa02 f303 	lsl.w	r3, r2, r3
 8003950:	43db      	mvns	r3, r3
 8003952:	69ba      	ldr	r2, [r7, #24]
 8003954:	4013      	ands	r3, r2
 8003956:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	689a      	ldr	r2, [r3, #8]
 800395c:	69fb      	ldr	r3, [r7, #28]
 800395e:	005b      	lsls	r3, r3, #1
 8003960:	fa02 f303 	lsl.w	r3, r2, r3
 8003964:	69ba      	ldr	r2, [r7, #24]
 8003966:	4313      	orrs	r3, r2
 8003968:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	69ba      	ldr	r2, [r7, #24]
 800396e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	f003 0303 	and.w	r3, r3, #3
 8003978:	2b02      	cmp	r3, #2
 800397a:	d123      	bne.n	80039c4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800397c:	69fb      	ldr	r3, [r7, #28]
 800397e:	08da      	lsrs	r2, r3, #3
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	3208      	adds	r2, #8
 8003984:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003988:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800398a:	69fb      	ldr	r3, [r7, #28]
 800398c:	f003 0307 	and.w	r3, r3, #7
 8003990:	009b      	lsls	r3, r3, #2
 8003992:	220f      	movs	r2, #15
 8003994:	fa02 f303 	lsl.w	r3, r2, r3
 8003998:	43db      	mvns	r3, r3
 800399a:	69ba      	ldr	r2, [r7, #24]
 800399c:	4013      	ands	r3, r2
 800399e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	691a      	ldr	r2, [r3, #16]
 80039a4:	69fb      	ldr	r3, [r7, #28]
 80039a6:	f003 0307 	and.w	r3, r3, #7
 80039aa:	009b      	lsls	r3, r3, #2
 80039ac:	fa02 f303 	lsl.w	r3, r2, r3
 80039b0:	69ba      	ldr	r2, [r7, #24]
 80039b2:	4313      	orrs	r3, r2
 80039b4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80039b6:	69fb      	ldr	r3, [r7, #28]
 80039b8:	08da      	lsrs	r2, r3, #3
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	3208      	adds	r2, #8
 80039be:	69b9      	ldr	r1, [r7, #24]
 80039c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80039ca:	69fb      	ldr	r3, [r7, #28]
 80039cc:	005b      	lsls	r3, r3, #1
 80039ce:	2203      	movs	r2, #3
 80039d0:	fa02 f303 	lsl.w	r3, r2, r3
 80039d4:	43db      	mvns	r3, r3
 80039d6:	69ba      	ldr	r2, [r7, #24]
 80039d8:	4013      	ands	r3, r2
 80039da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	685b      	ldr	r3, [r3, #4]
 80039e0:	f003 0203 	and.w	r2, r3, #3
 80039e4:	69fb      	ldr	r3, [r7, #28]
 80039e6:	005b      	lsls	r3, r3, #1
 80039e8:	fa02 f303 	lsl.w	r3, r2, r3
 80039ec:	69ba      	ldr	r2, [r7, #24]
 80039ee:	4313      	orrs	r3, r2
 80039f0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	69ba      	ldr	r2, [r7, #24]
 80039f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	685b      	ldr	r3, [r3, #4]
 80039fc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	f000 80c0 	beq.w	8003b86 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a06:	2300      	movs	r3, #0
 8003a08:	60fb      	str	r3, [r7, #12]
 8003a0a:	4b66      	ldr	r3, [pc, #408]	; (8003ba4 <HAL_GPIO_Init+0x324>)
 8003a0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a0e:	4a65      	ldr	r2, [pc, #404]	; (8003ba4 <HAL_GPIO_Init+0x324>)
 8003a10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003a14:	6453      	str	r3, [r2, #68]	; 0x44
 8003a16:	4b63      	ldr	r3, [pc, #396]	; (8003ba4 <HAL_GPIO_Init+0x324>)
 8003a18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a1e:	60fb      	str	r3, [r7, #12]
 8003a20:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003a22:	4a61      	ldr	r2, [pc, #388]	; (8003ba8 <HAL_GPIO_Init+0x328>)
 8003a24:	69fb      	ldr	r3, [r7, #28]
 8003a26:	089b      	lsrs	r3, r3, #2
 8003a28:	3302      	adds	r3, #2
 8003a2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003a30:	69fb      	ldr	r3, [r7, #28]
 8003a32:	f003 0303 	and.w	r3, r3, #3
 8003a36:	009b      	lsls	r3, r3, #2
 8003a38:	220f      	movs	r2, #15
 8003a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a3e:	43db      	mvns	r3, r3
 8003a40:	69ba      	ldr	r2, [r7, #24]
 8003a42:	4013      	ands	r3, r2
 8003a44:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	4a58      	ldr	r2, [pc, #352]	; (8003bac <HAL_GPIO_Init+0x32c>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d037      	beq.n	8003abe <HAL_GPIO_Init+0x23e>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	4a57      	ldr	r2, [pc, #348]	; (8003bb0 <HAL_GPIO_Init+0x330>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d031      	beq.n	8003aba <HAL_GPIO_Init+0x23a>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	4a56      	ldr	r2, [pc, #344]	; (8003bb4 <HAL_GPIO_Init+0x334>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d02b      	beq.n	8003ab6 <HAL_GPIO_Init+0x236>
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	4a55      	ldr	r2, [pc, #340]	; (8003bb8 <HAL_GPIO_Init+0x338>)
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d025      	beq.n	8003ab2 <HAL_GPIO_Init+0x232>
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	4a54      	ldr	r2, [pc, #336]	; (8003bbc <HAL_GPIO_Init+0x33c>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d01f      	beq.n	8003aae <HAL_GPIO_Init+0x22e>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	4a53      	ldr	r2, [pc, #332]	; (8003bc0 <HAL_GPIO_Init+0x340>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d019      	beq.n	8003aaa <HAL_GPIO_Init+0x22a>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	4a52      	ldr	r2, [pc, #328]	; (8003bc4 <HAL_GPIO_Init+0x344>)
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d013      	beq.n	8003aa6 <HAL_GPIO_Init+0x226>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	4a51      	ldr	r2, [pc, #324]	; (8003bc8 <HAL_GPIO_Init+0x348>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d00d      	beq.n	8003aa2 <HAL_GPIO_Init+0x222>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	4a50      	ldr	r2, [pc, #320]	; (8003bcc <HAL_GPIO_Init+0x34c>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d007      	beq.n	8003a9e <HAL_GPIO_Init+0x21e>
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	4a4f      	ldr	r2, [pc, #316]	; (8003bd0 <HAL_GPIO_Init+0x350>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d101      	bne.n	8003a9a <HAL_GPIO_Init+0x21a>
 8003a96:	2309      	movs	r3, #9
 8003a98:	e012      	b.n	8003ac0 <HAL_GPIO_Init+0x240>
 8003a9a:	230a      	movs	r3, #10
 8003a9c:	e010      	b.n	8003ac0 <HAL_GPIO_Init+0x240>
 8003a9e:	2308      	movs	r3, #8
 8003aa0:	e00e      	b.n	8003ac0 <HAL_GPIO_Init+0x240>
 8003aa2:	2307      	movs	r3, #7
 8003aa4:	e00c      	b.n	8003ac0 <HAL_GPIO_Init+0x240>
 8003aa6:	2306      	movs	r3, #6
 8003aa8:	e00a      	b.n	8003ac0 <HAL_GPIO_Init+0x240>
 8003aaa:	2305      	movs	r3, #5
 8003aac:	e008      	b.n	8003ac0 <HAL_GPIO_Init+0x240>
 8003aae:	2304      	movs	r3, #4
 8003ab0:	e006      	b.n	8003ac0 <HAL_GPIO_Init+0x240>
 8003ab2:	2303      	movs	r3, #3
 8003ab4:	e004      	b.n	8003ac0 <HAL_GPIO_Init+0x240>
 8003ab6:	2302      	movs	r3, #2
 8003ab8:	e002      	b.n	8003ac0 <HAL_GPIO_Init+0x240>
 8003aba:	2301      	movs	r3, #1
 8003abc:	e000      	b.n	8003ac0 <HAL_GPIO_Init+0x240>
 8003abe:	2300      	movs	r3, #0
 8003ac0:	69fa      	ldr	r2, [r7, #28]
 8003ac2:	f002 0203 	and.w	r2, r2, #3
 8003ac6:	0092      	lsls	r2, r2, #2
 8003ac8:	4093      	lsls	r3, r2
 8003aca:	69ba      	ldr	r2, [r7, #24]
 8003acc:	4313      	orrs	r3, r2
 8003ace:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003ad0:	4935      	ldr	r1, [pc, #212]	; (8003ba8 <HAL_GPIO_Init+0x328>)
 8003ad2:	69fb      	ldr	r3, [r7, #28]
 8003ad4:	089b      	lsrs	r3, r3, #2
 8003ad6:	3302      	adds	r3, #2
 8003ad8:	69ba      	ldr	r2, [r7, #24]
 8003ada:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003ade:	4b3d      	ldr	r3, [pc, #244]	; (8003bd4 <HAL_GPIO_Init+0x354>)
 8003ae0:	689b      	ldr	r3, [r3, #8]
 8003ae2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ae4:	693b      	ldr	r3, [r7, #16]
 8003ae6:	43db      	mvns	r3, r3
 8003ae8:	69ba      	ldr	r2, [r7, #24]
 8003aea:	4013      	ands	r3, r2
 8003aec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d003      	beq.n	8003b02 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003afa:	69ba      	ldr	r2, [r7, #24]
 8003afc:	693b      	ldr	r3, [r7, #16]
 8003afe:	4313      	orrs	r3, r2
 8003b00:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003b02:	4a34      	ldr	r2, [pc, #208]	; (8003bd4 <HAL_GPIO_Init+0x354>)
 8003b04:	69bb      	ldr	r3, [r7, #24]
 8003b06:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003b08:	4b32      	ldr	r3, [pc, #200]	; (8003bd4 <HAL_GPIO_Init+0x354>)
 8003b0a:	68db      	ldr	r3, [r3, #12]
 8003b0c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	43db      	mvns	r3, r3
 8003b12:	69ba      	ldr	r2, [r7, #24]
 8003b14:	4013      	ands	r3, r2
 8003b16:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d003      	beq.n	8003b2c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003b24:	69ba      	ldr	r2, [r7, #24]
 8003b26:	693b      	ldr	r3, [r7, #16]
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003b2c:	4a29      	ldr	r2, [pc, #164]	; (8003bd4 <HAL_GPIO_Init+0x354>)
 8003b2e:	69bb      	ldr	r3, [r7, #24]
 8003b30:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003b32:	4b28      	ldr	r3, [pc, #160]	; (8003bd4 <HAL_GPIO_Init+0x354>)
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b38:	693b      	ldr	r3, [r7, #16]
 8003b3a:	43db      	mvns	r3, r3
 8003b3c:	69ba      	ldr	r2, [r7, #24]
 8003b3e:	4013      	ands	r3, r2
 8003b40:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	685b      	ldr	r3, [r3, #4]
 8003b46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d003      	beq.n	8003b56 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003b4e:	69ba      	ldr	r2, [r7, #24]
 8003b50:	693b      	ldr	r3, [r7, #16]
 8003b52:	4313      	orrs	r3, r2
 8003b54:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003b56:	4a1f      	ldr	r2, [pc, #124]	; (8003bd4 <HAL_GPIO_Init+0x354>)
 8003b58:	69bb      	ldr	r3, [r7, #24]
 8003b5a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003b5c:	4b1d      	ldr	r3, [pc, #116]	; (8003bd4 <HAL_GPIO_Init+0x354>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b62:	693b      	ldr	r3, [r7, #16]
 8003b64:	43db      	mvns	r3, r3
 8003b66:	69ba      	ldr	r2, [r7, #24]
 8003b68:	4013      	ands	r3, r2
 8003b6a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	685b      	ldr	r3, [r3, #4]
 8003b70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d003      	beq.n	8003b80 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003b78:	69ba      	ldr	r2, [r7, #24]
 8003b7a:	693b      	ldr	r3, [r7, #16]
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003b80:	4a14      	ldr	r2, [pc, #80]	; (8003bd4 <HAL_GPIO_Init+0x354>)
 8003b82:	69bb      	ldr	r3, [r7, #24]
 8003b84:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b86:	69fb      	ldr	r3, [r7, #28]
 8003b88:	3301      	adds	r3, #1
 8003b8a:	61fb      	str	r3, [r7, #28]
 8003b8c:	69fb      	ldr	r3, [r7, #28]
 8003b8e:	2b0f      	cmp	r3, #15
 8003b90:	f67f ae84 	bls.w	800389c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003b94:	bf00      	nop
 8003b96:	bf00      	nop
 8003b98:	3724      	adds	r7, #36	; 0x24
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba0:	4770      	bx	lr
 8003ba2:	bf00      	nop
 8003ba4:	40023800 	.word	0x40023800
 8003ba8:	40013800 	.word	0x40013800
 8003bac:	40020000 	.word	0x40020000
 8003bb0:	40020400 	.word	0x40020400
 8003bb4:	40020800 	.word	0x40020800
 8003bb8:	40020c00 	.word	0x40020c00
 8003bbc:	40021000 	.word	0x40021000
 8003bc0:	40021400 	.word	0x40021400
 8003bc4:	40021800 	.word	0x40021800
 8003bc8:	40021c00 	.word	0x40021c00
 8003bcc:	40022000 	.word	0x40022000
 8003bd0:	40022400 	.word	0x40022400
 8003bd4:	40013c00 	.word	0x40013c00

08003bd8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003bd8:	b480      	push	{r7}
 8003bda:	b085      	sub	sp, #20
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
 8003be0:	460b      	mov	r3, r1
 8003be2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	691a      	ldr	r2, [r3, #16]
 8003be8:	887b      	ldrh	r3, [r7, #2]
 8003bea:	4013      	ands	r3, r2
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d002      	beq.n	8003bf6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	73fb      	strb	r3, [r7, #15]
 8003bf4:	e001      	b.n	8003bfa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003bfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	3714      	adds	r7, #20
 8003c00:	46bd      	mov	sp, r7
 8003c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c06:	4770      	bx	lr

08003c08 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c08:	b480      	push	{r7}
 8003c0a:	b083      	sub	sp, #12
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
 8003c10:	460b      	mov	r3, r1
 8003c12:	807b      	strh	r3, [r7, #2]
 8003c14:	4613      	mov	r3, r2
 8003c16:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003c18:	787b      	ldrb	r3, [r7, #1]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d003      	beq.n	8003c26 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003c1e:	887a      	ldrh	r2, [r7, #2]
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003c24:	e003      	b.n	8003c2e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003c26:	887b      	ldrh	r3, [r7, #2]
 8003c28:	041a      	lsls	r2, r3, #16
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	619a      	str	r2, [r3, #24]
}
 8003c2e:	bf00      	nop
 8003c30:	370c      	adds	r7, #12
 8003c32:	46bd      	mov	sp, r7
 8003c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c38:	4770      	bx	lr
	...

08003c3c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b082      	sub	sp, #8
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	4603      	mov	r3, r0
 8003c44:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003c46:	4b08      	ldr	r3, [pc, #32]	; (8003c68 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003c48:	695a      	ldr	r2, [r3, #20]
 8003c4a:	88fb      	ldrh	r3, [r7, #6]
 8003c4c:	4013      	ands	r3, r2
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d006      	beq.n	8003c60 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003c52:	4a05      	ldr	r2, [pc, #20]	; (8003c68 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003c54:	88fb      	ldrh	r3, [r7, #6]
 8003c56:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003c58:	88fb      	ldrh	r3, [r7, #6]
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	f7fd fe84 	bl	8001968 <HAL_GPIO_EXTI_Callback>
  }
}
 8003c60:	bf00      	nop
 8003c62:	3708      	adds	r7, #8
 8003c64:	46bd      	mov	sp, r7
 8003c66:	bd80      	pop	{r7, pc}
 8003c68:	40013c00 	.word	0x40013c00

08003c6c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b084      	sub	sp, #16
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d101      	bne.n	8003c7e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	e12b      	b.n	8003ed6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c84:	b2db      	uxtb	r3, r3
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d106      	bne.n	8003c98 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003c92:	6878      	ldr	r0, [r7, #4]
 8003c94:	f7fc ff9c 	bl	8000bd0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2224      	movs	r2, #36	; 0x24
 8003c9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	681a      	ldr	r2, [r3, #0]
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f022 0201 	bic.w	r2, r2, #1
 8003cae:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	681a      	ldr	r2, [r3, #0]
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003cbe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	681a      	ldr	r2, [r3, #0]
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003cce:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003cd0:	f001 fa20 	bl	8005114 <HAL_RCC_GetPCLK1Freq>
 8003cd4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	685b      	ldr	r3, [r3, #4]
 8003cda:	4a81      	ldr	r2, [pc, #516]	; (8003ee0 <HAL_I2C_Init+0x274>)
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d807      	bhi.n	8003cf0 <HAL_I2C_Init+0x84>
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	4a80      	ldr	r2, [pc, #512]	; (8003ee4 <HAL_I2C_Init+0x278>)
 8003ce4:	4293      	cmp	r3, r2
 8003ce6:	bf94      	ite	ls
 8003ce8:	2301      	movls	r3, #1
 8003cea:	2300      	movhi	r3, #0
 8003cec:	b2db      	uxtb	r3, r3
 8003cee:	e006      	b.n	8003cfe <HAL_I2C_Init+0x92>
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	4a7d      	ldr	r2, [pc, #500]	; (8003ee8 <HAL_I2C_Init+0x27c>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	bf94      	ite	ls
 8003cf8:	2301      	movls	r3, #1
 8003cfa:	2300      	movhi	r3, #0
 8003cfc:	b2db      	uxtb	r3, r3
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d001      	beq.n	8003d06 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003d02:	2301      	movs	r3, #1
 8003d04:	e0e7      	b.n	8003ed6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	4a78      	ldr	r2, [pc, #480]	; (8003eec <HAL_I2C_Init+0x280>)
 8003d0a:	fba2 2303 	umull	r2, r3, r2, r3
 8003d0e:	0c9b      	lsrs	r3, r3, #18
 8003d10:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	685b      	ldr	r3, [r3, #4]
 8003d18:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	68ba      	ldr	r2, [r7, #8]
 8003d22:	430a      	orrs	r2, r1
 8003d24:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	6a1b      	ldr	r3, [r3, #32]
 8003d2c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	685b      	ldr	r3, [r3, #4]
 8003d34:	4a6a      	ldr	r2, [pc, #424]	; (8003ee0 <HAL_I2C_Init+0x274>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d802      	bhi.n	8003d40 <HAL_I2C_Init+0xd4>
 8003d3a:	68bb      	ldr	r3, [r7, #8]
 8003d3c:	3301      	adds	r3, #1
 8003d3e:	e009      	b.n	8003d54 <HAL_I2C_Init+0xe8>
 8003d40:	68bb      	ldr	r3, [r7, #8]
 8003d42:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003d46:	fb02 f303 	mul.w	r3, r2, r3
 8003d4a:	4a69      	ldr	r2, [pc, #420]	; (8003ef0 <HAL_I2C_Init+0x284>)
 8003d4c:	fba2 2303 	umull	r2, r3, r2, r3
 8003d50:	099b      	lsrs	r3, r3, #6
 8003d52:	3301      	adds	r3, #1
 8003d54:	687a      	ldr	r2, [r7, #4]
 8003d56:	6812      	ldr	r2, [r2, #0]
 8003d58:	430b      	orrs	r3, r1
 8003d5a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	69db      	ldr	r3, [r3, #28]
 8003d62:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003d66:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	495c      	ldr	r1, [pc, #368]	; (8003ee0 <HAL_I2C_Init+0x274>)
 8003d70:	428b      	cmp	r3, r1
 8003d72:	d819      	bhi.n	8003da8 <HAL_I2C_Init+0x13c>
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	1e59      	subs	r1, r3, #1
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	685b      	ldr	r3, [r3, #4]
 8003d7c:	005b      	lsls	r3, r3, #1
 8003d7e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d82:	1c59      	adds	r1, r3, #1
 8003d84:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003d88:	400b      	ands	r3, r1
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d00a      	beq.n	8003da4 <HAL_I2C_Init+0x138>
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	1e59      	subs	r1, r3, #1
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	685b      	ldr	r3, [r3, #4]
 8003d96:	005b      	lsls	r3, r3, #1
 8003d98:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d9c:	3301      	adds	r3, #1
 8003d9e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003da2:	e051      	b.n	8003e48 <HAL_I2C_Init+0x1dc>
 8003da4:	2304      	movs	r3, #4
 8003da6:	e04f      	b.n	8003e48 <HAL_I2C_Init+0x1dc>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	689b      	ldr	r3, [r3, #8]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d111      	bne.n	8003dd4 <HAL_I2C_Init+0x168>
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	1e58      	subs	r0, r3, #1
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6859      	ldr	r1, [r3, #4]
 8003db8:	460b      	mov	r3, r1
 8003dba:	005b      	lsls	r3, r3, #1
 8003dbc:	440b      	add	r3, r1
 8003dbe:	fbb0 f3f3 	udiv	r3, r0, r3
 8003dc2:	3301      	adds	r3, #1
 8003dc4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	bf0c      	ite	eq
 8003dcc:	2301      	moveq	r3, #1
 8003dce:	2300      	movne	r3, #0
 8003dd0:	b2db      	uxtb	r3, r3
 8003dd2:	e012      	b.n	8003dfa <HAL_I2C_Init+0x18e>
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	1e58      	subs	r0, r3, #1
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6859      	ldr	r1, [r3, #4]
 8003ddc:	460b      	mov	r3, r1
 8003dde:	009b      	lsls	r3, r3, #2
 8003de0:	440b      	add	r3, r1
 8003de2:	0099      	lsls	r1, r3, #2
 8003de4:	440b      	add	r3, r1
 8003de6:	fbb0 f3f3 	udiv	r3, r0, r3
 8003dea:	3301      	adds	r3, #1
 8003dec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	bf0c      	ite	eq
 8003df4:	2301      	moveq	r3, #1
 8003df6:	2300      	movne	r3, #0
 8003df8:	b2db      	uxtb	r3, r3
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d001      	beq.n	8003e02 <HAL_I2C_Init+0x196>
 8003dfe:	2301      	movs	r3, #1
 8003e00:	e022      	b.n	8003e48 <HAL_I2C_Init+0x1dc>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	689b      	ldr	r3, [r3, #8]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d10e      	bne.n	8003e28 <HAL_I2C_Init+0x1bc>
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	1e58      	subs	r0, r3, #1
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6859      	ldr	r1, [r3, #4]
 8003e12:	460b      	mov	r3, r1
 8003e14:	005b      	lsls	r3, r3, #1
 8003e16:	440b      	add	r3, r1
 8003e18:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e1c:	3301      	adds	r3, #1
 8003e1e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e22:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003e26:	e00f      	b.n	8003e48 <HAL_I2C_Init+0x1dc>
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	1e58      	subs	r0, r3, #1
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6859      	ldr	r1, [r3, #4]
 8003e30:	460b      	mov	r3, r1
 8003e32:	009b      	lsls	r3, r3, #2
 8003e34:	440b      	add	r3, r1
 8003e36:	0099      	lsls	r1, r3, #2
 8003e38:	440b      	add	r3, r1
 8003e3a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e3e:	3301      	adds	r3, #1
 8003e40:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e44:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003e48:	6879      	ldr	r1, [r7, #4]
 8003e4a:	6809      	ldr	r1, [r1, #0]
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	69da      	ldr	r2, [r3, #28]
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6a1b      	ldr	r3, [r3, #32]
 8003e62:	431a      	orrs	r2, r3
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	430a      	orrs	r2, r1
 8003e6a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	689b      	ldr	r3, [r3, #8]
 8003e72:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003e76:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003e7a:	687a      	ldr	r2, [r7, #4]
 8003e7c:	6911      	ldr	r1, [r2, #16]
 8003e7e:	687a      	ldr	r2, [r7, #4]
 8003e80:	68d2      	ldr	r2, [r2, #12]
 8003e82:	4311      	orrs	r1, r2
 8003e84:	687a      	ldr	r2, [r7, #4]
 8003e86:	6812      	ldr	r2, [r2, #0]
 8003e88:	430b      	orrs	r3, r1
 8003e8a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	68db      	ldr	r3, [r3, #12]
 8003e92:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	695a      	ldr	r2, [r3, #20]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	699b      	ldr	r3, [r3, #24]
 8003e9e:	431a      	orrs	r2, r3
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	430a      	orrs	r2, r1
 8003ea6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	681a      	ldr	r2, [r3, #0]
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f042 0201 	orr.w	r2, r2, #1
 8003eb6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2200      	movs	r2, #0
 8003ebc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2220      	movs	r2, #32
 8003ec2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2200      	movs	r2, #0
 8003ed0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003ed4:	2300      	movs	r3, #0
}
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	3710      	adds	r7, #16
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bd80      	pop	{r7, pc}
 8003ede:	bf00      	nop
 8003ee0:	000186a0 	.word	0x000186a0
 8003ee4:	001e847f 	.word	0x001e847f
 8003ee8:	003d08ff 	.word	0x003d08ff
 8003eec:	431bde83 	.word	0x431bde83
 8003ef0:	10624dd3 	.word	0x10624dd3

08003ef4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b088      	sub	sp, #32
 8003ef8:	af02      	add	r7, sp, #8
 8003efa:	60f8      	str	r0, [r7, #12]
 8003efc:	607a      	str	r2, [r7, #4]
 8003efe:	461a      	mov	r2, r3
 8003f00:	460b      	mov	r3, r1
 8003f02:	817b      	strh	r3, [r7, #10]
 8003f04:	4613      	mov	r3, r2
 8003f06:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003f08:	f7fe f8be 	bl	8002088 <HAL_GetTick>
 8003f0c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f14:	b2db      	uxtb	r3, r3
 8003f16:	2b20      	cmp	r3, #32
 8003f18:	f040 80e0 	bne.w	80040dc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003f1c:	697b      	ldr	r3, [r7, #20]
 8003f1e:	9300      	str	r3, [sp, #0]
 8003f20:	2319      	movs	r3, #25
 8003f22:	2201      	movs	r2, #1
 8003f24:	4970      	ldr	r1, [pc, #448]	; (80040e8 <HAL_I2C_Master_Transmit+0x1f4>)
 8003f26:	68f8      	ldr	r0, [r7, #12]
 8003f28:	f000 f964 	bl	80041f4 <I2C_WaitOnFlagUntilTimeout>
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d001      	beq.n	8003f36 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003f32:	2302      	movs	r3, #2
 8003f34:	e0d3      	b.n	80040de <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f3c:	2b01      	cmp	r3, #1
 8003f3e:	d101      	bne.n	8003f44 <HAL_I2C_Master_Transmit+0x50>
 8003f40:	2302      	movs	r3, #2
 8003f42:	e0cc      	b.n	80040de <HAL_I2C_Master_Transmit+0x1ea>
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	2201      	movs	r2, #1
 8003f48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f003 0301 	and.w	r3, r3, #1
 8003f56:	2b01      	cmp	r3, #1
 8003f58:	d007      	beq.n	8003f6a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	681a      	ldr	r2, [r3, #0]
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f042 0201 	orr.w	r2, r2, #1
 8003f68:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	681a      	ldr	r2, [r3, #0]
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003f78:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	2221      	movs	r2, #33	; 0x21
 8003f7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	2210      	movs	r2, #16
 8003f86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	687a      	ldr	r2, [r7, #4]
 8003f94:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	893a      	ldrh	r2, [r7, #8]
 8003f9a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fa0:	b29a      	uxth	r2, r3
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	4a50      	ldr	r2, [pc, #320]	; (80040ec <HAL_I2C_Master_Transmit+0x1f8>)
 8003faa:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003fac:	8979      	ldrh	r1, [r7, #10]
 8003fae:	697b      	ldr	r3, [r7, #20]
 8003fb0:	6a3a      	ldr	r2, [r7, #32]
 8003fb2:	68f8      	ldr	r0, [r7, #12]
 8003fb4:	f000 f89c 	bl	80040f0 <I2C_MasterRequestWrite>
 8003fb8:	4603      	mov	r3, r0
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d001      	beq.n	8003fc2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	e08d      	b.n	80040de <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	613b      	str	r3, [r7, #16]
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	695b      	ldr	r3, [r3, #20]
 8003fcc:	613b      	str	r3, [r7, #16]
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	699b      	ldr	r3, [r3, #24]
 8003fd4:	613b      	str	r3, [r7, #16]
 8003fd6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003fd8:	e066      	b.n	80040a8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003fda:	697a      	ldr	r2, [r7, #20]
 8003fdc:	6a39      	ldr	r1, [r7, #32]
 8003fde:	68f8      	ldr	r0, [r7, #12]
 8003fe0:	f000 f9de 	bl	80043a0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d00d      	beq.n	8004006 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fee:	2b04      	cmp	r3, #4
 8003ff0:	d107      	bne.n	8004002 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	681a      	ldr	r2, [r3, #0]
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004000:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004002:	2301      	movs	r3, #1
 8004004:	e06b      	b.n	80040de <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800400a:	781a      	ldrb	r2, [r3, #0]
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004016:	1c5a      	adds	r2, r3, #1
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004020:	b29b      	uxth	r3, r3
 8004022:	3b01      	subs	r3, #1
 8004024:	b29a      	uxth	r2, r3
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800402e:	3b01      	subs	r3, #1
 8004030:	b29a      	uxth	r2, r3
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	695b      	ldr	r3, [r3, #20]
 800403c:	f003 0304 	and.w	r3, r3, #4
 8004040:	2b04      	cmp	r3, #4
 8004042:	d11b      	bne.n	800407c <HAL_I2C_Master_Transmit+0x188>
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004048:	2b00      	cmp	r3, #0
 800404a:	d017      	beq.n	800407c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004050:	781a      	ldrb	r2, [r3, #0]
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800405c:	1c5a      	adds	r2, r3, #1
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004066:	b29b      	uxth	r3, r3
 8004068:	3b01      	subs	r3, #1
 800406a:	b29a      	uxth	r2, r3
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004074:	3b01      	subs	r3, #1
 8004076:	b29a      	uxth	r2, r3
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800407c:	697a      	ldr	r2, [r7, #20]
 800407e:	6a39      	ldr	r1, [r7, #32]
 8004080:	68f8      	ldr	r0, [r7, #12]
 8004082:	f000 f9ce 	bl	8004422 <I2C_WaitOnBTFFlagUntilTimeout>
 8004086:	4603      	mov	r3, r0
 8004088:	2b00      	cmp	r3, #0
 800408a:	d00d      	beq.n	80040a8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004090:	2b04      	cmp	r3, #4
 8004092:	d107      	bne.n	80040a4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	681a      	ldr	r2, [r3, #0]
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040a2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80040a4:	2301      	movs	r3, #1
 80040a6:	e01a      	b.n	80040de <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d194      	bne.n	8003fda <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	681a      	ldr	r2, [r3, #0]
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040be:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	2220      	movs	r2, #32
 80040c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	2200      	movs	r2, #0
 80040cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	2200      	movs	r2, #0
 80040d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80040d8:	2300      	movs	r3, #0
 80040da:	e000      	b.n	80040de <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80040dc:	2302      	movs	r3, #2
  }
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3718      	adds	r7, #24
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}
 80040e6:	bf00      	nop
 80040e8:	00100002 	.word	0x00100002
 80040ec:	ffff0000 	.word	0xffff0000

080040f0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b088      	sub	sp, #32
 80040f4:	af02      	add	r7, sp, #8
 80040f6:	60f8      	str	r0, [r7, #12]
 80040f8:	607a      	str	r2, [r7, #4]
 80040fa:	603b      	str	r3, [r7, #0]
 80040fc:	460b      	mov	r3, r1
 80040fe:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004104:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004106:	697b      	ldr	r3, [r7, #20]
 8004108:	2b08      	cmp	r3, #8
 800410a:	d006      	beq.n	800411a <I2C_MasterRequestWrite+0x2a>
 800410c:	697b      	ldr	r3, [r7, #20]
 800410e:	2b01      	cmp	r3, #1
 8004110:	d003      	beq.n	800411a <I2C_MasterRequestWrite+0x2a>
 8004112:	697b      	ldr	r3, [r7, #20]
 8004114:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004118:	d108      	bne.n	800412c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004128:	601a      	str	r2, [r3, #0]
 800412a:	e00b      	b.n	8004144 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004130:	2b12      	cmp	r3, #18
 8004132:	d107      	bne.n	8004144 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	681a      	ldr	r2, [r3, #0]
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004142:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	9300      	str	r3, [sp, #0]
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2200      	movs	r2, #0
 800414c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004150:	68f8      	ldr	r0, [r7, #12]
 8004152:	f000 f84f 	bl	80041f4 <I2C_WaitOnFlagUntilTimeout>
 8004156:	4603      	mov	r3, r0
 8004158:	2b00      	cmp	r3, #0
 800415a:	d00d      	beq.n	8004178 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004166:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800416a:	d103      	bne.n	8004174 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004172:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004174:	2303      	movs	r3, #3
 8004176:	e035      	b.n	80041e4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	691b      	ldr	r3, [r3, #16]
 800417c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004180:	d108      	bne.n	8004194 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004182:	897b      	ldrh	r3, [r7, #10]
 8004184:	b2db      	uxtb	r3, r3
 8004186:	461a      	mov	r2, r3
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004190:	611a      	str	r2, [r3, #16]
 8004192:	e01b      	b.n	80041cc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004194:	897b      	ldrh	r3, [r7, #10]
 8004196:	11db      	asrs	r3, r3, #7
 8004198:	b2db      	uxtb	r3, r3
 800419a:	f003 0306 	and.w	r3, r3, #6
 800419e:	b2db      	uxtb	r3, r3
 80041a0:	f063 030f 	orn	r3, r3, #15
 80041a4:	b2da      	uxtb	r2, r3
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	687a      	ldr	r2, [r7, #4]
 80041b0:	490e      	ldr	r1, [pc, #56]	; (80041ec <I2C_MasterRequestWrite+0xfc>)
 80041b2:	68f8      	ldr	r0, [r7, #12]
 80041b4:	f000 f875 	bl	80042a2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80041b8:	4603      	mov	r3, r0
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d001      	beq.n	80041c2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80041be:	2301      	movs	r3, #1
 80041c0:	e010      	b.n	80041e4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80041c2:	897b      	ldrh	r3, [r7, #10]
 80041c4:	b2da      	uxtb	r2, r3
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	687a      	ldr	r2, [r7, #4]
 80041d0:	4907      	ldr	r1, [pc, #28]	; (80041f0 <I2C_MasterRequestWrite+0x100>)
 80041d2:	68f8      	ldr	r0, [r7, #12]
 80041d4:	f000 f865 	bl	80042a2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80041d8:	4603      	mov	r3, r0
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d001      	beq.n	80041e2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80041de:	2301      	movs	r3, #1
 80041e0:	e000      	b.n	80041e4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80041e2:	2300      	movs	r3, #0
}
 80041e4:	4618      	mov	r0, r3
 80041e6:	3718      	adds	r7, #24
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bd80      	pop	{r7, pc}
 80041ec:	00010008 	.word	0x00010008
 80041f0:	00010002 	.word	0x00010002

080041f4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b084      	sub	sp, #16
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	60f8      	str	r0, [r7, #12]
 80041fc:	60b9      	str	r1, [r7, #8]
 80041fe:	603b      	str	r3, [r7, #0]
 8004200:	4613      	mov	r3, r2
 8004202:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004204:	e025      	b.n	8004252 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	f1b3 3fff 	cmp.w	r3, #4294967295
 800420c:	d021      	beq.n	8004252 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800420e:	f7fd ff3b 	bl	8002088 <HAL_GetTick>
 8004212:	4602      	mov	r2, r0
 8004214:	69bb      	ldr	r3, [r7, #24]
 8004216:	1ad3      	subs	r3, r2, r3
 8004218:	683a      	ldr	r2, [r7, #0]
 800421a:	429a      	cmp	r2, r3
 800421c:	d302      	bcc.n	8004224 <I2C_WaitOnFlagUntilTimeout+0x30>
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	2b00      	cmp	r3, #0
 8004222:	d116      	bne.n	8004252 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	2200      	movs	r2, #0
 8004228:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	2220      	movs	r2, #32
 800422e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	2200      	movs	r2, #0
 8004236:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800423e:	f043 0220 	orr.w	r2, r3, #32
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	2200      	movs	r2, #0
 800424a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800424e:	2301      	movs	r3, #1
 8004250:	e023      	b.n	800429a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004252:	68bb      	ldr	r3, [r7, #8]
 8004254:	0c1b      	lsrs	r3, r3, #16
 8004256:	b2db      	uxtb	r3, r3
 8004258:	2b01      	cmp	r3, #1
 800425a:	d10d      	bne.n	8004278 <I2C_WaitOnFlagUntilTimeout+0x84>
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	695b      	ldr	r3, [r3, #20]
 8004262:	43da      	mvns	r2, r3
 8004264:	68bb      	ldr	r3, [r7, #8]
 8004266:	4013      	ands	r3, r2
 8004268:	b29b      	uxth	r3, r3
 800426a:	2b00      	cmp	r3, #0
 800426c:	bf0c      	ite	eq
 800426e:	2301      	moveq	r3, #1
 8004270:	2300      	movne	r3, #0
 8004272:	b2db      	uxtb	r3, r3
 8004274:	461a      	mov	r2, r3
 8004276:	e00c      	b.n	8004292 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	699b      	ldr	r3, [r3, #24]
 800427e:	43da      	mvns	r2, r3
 8004280:	68bb      	ldr	r3, [r7, #8]
 8004282:	4013      	ands	r3, r2
 8004284:	b29b      	uxth	r3, r3
 8004286:	2b00      	cmp	r3, #0
 8004288:	bf0c      	ite	eq
 800428a:	2301      	moveq	r3, #1
 800428c:	2300      	movne	r3, #0
 800428e:	b2db      	uxtb	r3, r3
 8004290:	461a      	mov	r2, r3
 8004292:	79fb      	ldrb	r3, [r7, #7]
 8004294:	429a      	cmp	r2, r3
 8004296:	d0b6      	beq.n	8004206 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004298:	2300      	movs	r3, #0
}
 800429a:	4618      	mov	r0, r3
 800429c:	3710      	adds	r7, #16
 800429e:	46bd      	mov	sp, r7
 80042a0:	bd80      	pop	{r7, pc}

080042a2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80042a2:	b580      	push	{r7, lr}
 80042a4:	b084      	sub	sp, #16
 80042a6:	af00      	add	r7, sp, #0
 80042a8:	60f8      	str	r0, [r7, #12]
 80042aa:	60b9      	str	r1, [r7, #8]
 80042ac:	607a      	str	r2, [r7, #4]
 80042ae:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80042b0:	e051      	b.n	8004356 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	695b      	ldr	r3, [r3, #20]
 80042b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042c0:	d123      	bne.n	800430a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	681a      	ldr	r2, [r3, #0]
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80042d0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80042da:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	2200      	movs	r2, #0
 80042e0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	2220      	movs	r2, #32
 80042e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	2200      	movs	r2, #0
 80042ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f6:	f043 0204 	orr.w	r2, r3, #4
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	2200      	movs	r2, #0
 8004302:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004306:	2301      	movs	r3, #1
 8004308:	e046      	b.n	8004398 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004310:	d021      	beq.n	8004356 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004312:	f7fd feb9 	bl	8002088 <HAL_GetTick>
 8004316:	4602      	mov	r2, r0
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	1ad3      	subs	r3, r2, r3
 800431c:	687a      	ldr	r2, [r7, #4]
 800431e:	429a      	cmp	r2, r3
 8004320:	d302      	bcc.n	8004328 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d116      	bne.n	8004356 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	2200      	movs	r2, #0
 800432c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	2220      	movs	r2, #32
 8004332:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	2200      	movs	r2, #0
 800433a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004342:	f043 0220 	orr.w	r2, r3, #32
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	2200      	movs	r2, #0
 800434e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004352:	2301      	movs	r3, #1
 8004354:	e020      	b.n	8004398 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004356:	68bb      	ldr	r3, [r7, #8]
 8004358:	0c1b      	lsrs	r3, r3, #16
 800435a:	b2db      	uxtb	r3, r3
 800435c:	2b01      	cmp	r3, #1
 800435e:	d10c      	bne.n	800437a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	695b      	ldr	r3, [r3, #20]
 8004366:	43da      	mvns	r2, r3
 8004368:	68bb      	ldr	r3, [r7, #8]
 800436a:	4013      	ands	r3, r2
 800436c:	b29b      	uxth	r3, r3
 800436e:	2b00      	cmp	r3, #0
 8004370:	bf14      	ite	ne
 8004372:	2301      	movne	r3, #1
 8004374:	2300      	moveq	r3, #0
 8004376:	b2db      	uxtb	r3, r3
 8004378:	e00b      	b.n	8004392 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	699b      	ldr	r3, [r3, #24]
 8004380:	43da      	mvns	r2, r3
 8004382:	68bb      	ldr	r3, [r7, #8]
 8004384:	4013      	ands	r3, r2
 8004386:	b29b      	uxth	r3, r3
 8004388:	2b00      	cmp	r3, #0
 800438a:	bf14      	ite	ne
 800438c:	2301      	movne	r3, #1
 800438e:	2300      	moveq	r3, #0
 8004390:	b2db      	uxtb	r3, r3
 8004392:	2b00      	cmp	r3, #0
 8004394:	d18d      	bne.n	80042b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004396:	2300      	movs	r3, #0
}
 8004398:	4618      	mov	r0, r3
 800439a:	3710      	adds	r7, #16
 800439c:	46bd      	mov	sp, r7
 800439e:	bd80      	pop	{r7, pc}

080043a0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b084      	sub	sp, #16
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	60f8      	str	r0, [r7, #12]
 80043a8:	60b9      	str	r1, [r7, #8]
 80043aa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80043ac:	e02d      	b.n	800440a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80043ae:	68f8      	ldr	r0, [r7, #12]
 80043b0:	f000 f878 	bl	80044a4 <I2C_IsAcknowledgeFailed>
 80043b4:	4603      	mov	r3, r0
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d001      	beq.n	80043be <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
 80043bc:	e02d      	b.n	800441a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043be:	68bb      	ldr	r3, [r7, #8]
 80043c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043c4:	d021      	beq.n	800440a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043c6:	f7fd fe5f 	bl	8002088 <HAL_GetTick>
 80043ca:	4602      	mov	r2, r0
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	1ad3      	subs	r3, r2, r3
 80043d0:	68ba      	ldr	r2, [r7, #8]
 80043d2:	429a      	cmp	r2, r3
 80043d4:	d302      	bcc.n	80043dc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80043d6:	68bb      	ldr	r3, [r7, #8]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d116      	bne.n	800440a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	2200      	movs	r2, #0
 80043e0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	2220      	movs	r2, #32
 80043e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	2200      	movs	r2, #0
 80043ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043f6:	f043 0220 	orr.w	r2, r3, #32
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	2200      	movs	r2, #0
 8004402:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004406:	2301      	movs	r3, #1
 8004408:	e007      	b.n	800441a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	695b      	ldr	r3, [r3, #20]
 8004410:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004414:	2b80      	cmp	r3, #128	; 0x80
 8004416:	d1ca      	bne.n	80043ae <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004418:	2300      	movs	r3, #0
}
 800441a:	4618      	mov	r0, r3
 800441c:	3710      	adds	r7, #16
 800441e:	46bd      	mov	sp, r7
 8004420:	bd80      	pop	{r7, pc}

08004422 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004422:	b580      	push	{r7, lr}
 8004424:	b084      	sub	sp, #16
 8004426:	af00      	add	r7, sp, #0
 8004428:	60f8      	str	r0, [r7, #12]
 800442a:	60b9      	str	r1, [r7, #8]
 800442c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800442e:	e02d      	b.n	800448c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004430:	68f8      	ldr	r0, [r7, #12]
 8004432:	f000 f837 	bl	80044a4 <I2C_IsAcknowledgeFailed>
 8004436:	4603      	mov	r3, r0
 8004438:	2b00      	cmp	r3, #0
 800443a:	d001      	beq.n	8004440 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800443c:	2301      	movs	r3, #1
 800443e:	e02d      	b.n	800449c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004440:	68bb      	ldr	r3, [r7, #8]
 8004442:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004446:	d021      	beq.n	800448c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004448:	f7fd fe1e 	bl	8002088 <HAL_GetTick>
 800444c:	4602      	mov	r2, r0
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	1ad3      	subs	r3, r2, r3
 8004452:	68ba      	ldr	r2, [r7, #8]
 8004454:	429a      	cmp	r2, r3
 8004456:	d302      	bcc.n	800445e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004458:	68bb      	ldr	r3, [r7, #8]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d116      	bne.n	800448c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	2200      	movs	r2, #0
 8004462:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	2220      	movs	r2, #32
 8004468:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	2200      	movs	r2, #0
 8004470:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004478:	f043 0220 	orr.w	r2, r3, #32
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	2200      	movs	r2, #0
 8004484:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004488:	2301      	movs	r3, #1
 800448a:	e007      	b.n	800449c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	695b      	ldr	r3, [r3, #20]
 8004492:	f003 0304 	and.w	r3, r3, #4
 8004496:	2b04      	cmp	r3, #4
 8004498:	d1ca      	bne.n	8004430 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800449a:	2300      	movs	r3, #0
}
 800449c:	4618      	mov	r0, r3
 800449e:	3710      	adds	r7, #16
 80044a0:	46bd      	mov	sp, r7
 80044a2:	bd80      	pop	{r7, pc}

080044a4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80044a4:	b480      	push	{r7}
 80044a6:	b083      	sub	sp, #12
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	695b      	ldr	r3, [r3, #20]
 80044b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044ba:	d11b      	bne.n	80044f4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80044c4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2200      	movs	r2, #0
 80044ca:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2220      	movs	r2, #32
 80044d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2200      	movs	r2, #0
 80044d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044e0:	f043 0204 	orr.w	r2, r3, #4
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2200      	movs	r2, #0
 80044ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80044f0:	2301      	movs	r3, #1
 80044f2:	e000      	b.n	80044f6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80044f4:	2300      	movs	r3, #0
}
 80044f6:	4618      	mov	r0, r3
 80044f8:	370c      	adds	r7, #12
 80044fa:	46bd      	mov	sp, r7
 80044fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004500:	4770      	bx	lr

08004502 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004502:	b480      	push	{r7}
 8004504:	b083      	sub	sp, #12
 8004506:	af00      	add	r7, sp, #0
 8004508:	6078      	str	r0, [r7, #4]
 800450a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004512:	b2db      	uxtb	r3, r3
 8004514:	2b20      	cmp	r3, #32
 8004516:	d129      	bne.n	800456c <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2224      	movs	r2, #36	; 0x24
 800451c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	681a      	ldr	r2, [r3, #0]
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f022 0201 	bic.w	r2, r2, #1
 800452e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f022 0210 	bic.w	r2, r2, #16
 800453e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	683a      	ldr	r2, [r7, #0]
 800454c:	430a      	orrs	r2, r1
 800454e:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	681a      	ldr	r2, [r3, #0]
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f042 0201 	orr.w	r2, r2, #1
 800455e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2220      	movs	r2, #32
 8004564:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004568:	2300      	movs	r3, #0
 800456a:	e000      	b.n	800456e <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 800456c:	2302      	movs	r3, #2
  }
}
 800456e:	4618      	mov	r0, r3
 8004570:	370c      	adds	r7, #12
 8004572:	46bd      	mov	sp, r7
 8004574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004578:	4770      	bx	lr

0800457a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800457a:	b480      	push	{r7}
 800457c:	b085      	sub	sp, #20
 800457e:	af00      	add	r7, sp, #0
 8004580:	6078      	str	r0, [r7, #4]
 8004582:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8004584:	2300      	movs	r3, #0
 8004586:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800458e:	b2db      	uxtb	r3, r3
 8004590:	2b20      	cmp	r3, #32
 8004592:	d12a      	bne.n	80045ea <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2224      	movs	r2, #36	; 0x24
 8004598:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	681a      	ldr	r2, [r3, #0]
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f022 0201 	bic.w	r2, r2, #1
 80045aa:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045b2:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 80045b4:	89fb      	ldrh	r3, [r7, #14]
 80045b6:	f023 030f 	bic.w	r3, r3, #15
 80045ba:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	b29a      	uxth	r2, r3
 80045c0:	89fb      	ldrh	r3, [r7, #14]
 80045c2:	4313      	orrs	r3, r2
 80045c4:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	89fa      	ldrh	r2, [r7, #14]
 80045cc:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	681a      	ldr	r2, [r3, #0]
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f042 0201 	orr.w	r2, r2, #1
 80045dc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2220      	movs	r2, #32
 80045e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80045e6:	2300      	movs	r3, #0
 80045e8:	e000      	b.n	80045ec <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 80045ea:	2302      	movs	r3, #2
  }
}
 80045ec:	4618      	mov	r0, r3
 80045ee:	3714      	adds	r7, #20
 80045f0:	46bd      	mov	sp, r7
 80045f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f6:	4770      	bx	lr

080045f8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80045f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80045fa:	b08f      	sub	sp, #60	; 0x3c
 80045fc:	af0a      	add	r7, sp, #40	; 0x28
 80045fe:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d101      	bne.n	800460a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004606:	2301      	movs	r3, #1
 8004608:	e10f      	b.n	800482a <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8004616:	b2db      	uxtb	r3, r3
 8004618:	2b00      	cmp	r3, #0
 800461a:	d106      	bne.n	800462a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2200      	movs	r2, #0
 8004620:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004624:	6878      	ldr	r0, [r7, #4]
 8004626:	f7fd fc45 	bl	8001eb4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2203      	movs	r2, #3
 800462e:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8004632:	68bb      	ldr	r3, [r7, #8]
 8004634:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004636:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800463a:	2b00      	cmp	r3, #0
 800463c:	d102      	bne.n	8004644 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2200      	movs	r2, #0
 8004642:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4618      	mov	r0, r3
 800464a:	f002 fbde 	bl	8006e0a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	603b      	str	r3, [r7, #0]
 8004654:	687e      	ldr	r6, [r7, #4]
 8004656:	466d      	mov	r5, sp
 8004658:	f106 0410 	add.w	r4, r6, #16
 800465c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800465e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004660:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004662:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004664:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004668:	e885 0003 	stmia.w	r5, {r0, r1}
 800466c:	1d33      	adds	r3, r6, #4
 800466e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004670:	6838      	ldr	r0, [r7, #0]
 8004672:	f002 fb69 	bl	8006d48 <USB_CoreInit>
 8004676:	4603      	mov	r3, r0
 8004678:	2b00      	cmp	r3, #0
 800467a:	d005      	beq.n	8004688 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2202      	movs	r2, #2
 8004680:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8004684:	2301      	movs	r3, #1
 8004686:	e0d0      	b.n	800482a <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	2100      	movs	r1, #0
 800468e:	4618      	mov	r0, r3
 8004690:	f002 fbcc 	bl	8006e2c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004694:	2300      	movs	r3, #0
 8004696:	73fb      	strb	r3, [r7, #15]
 8004698:	e04a      	b.n	8004730 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800469a:	7bfa      	ldrb	r2, [r7, #15]
 800469c:	6879      	ldr	r1, [r7, #4]
 800469e:	4613      	mov	r3, r2
 80046a0:	00db      	lsls	r3, r3, #3
 80046a2:	4413      	add	r3, r2
 80046a4:	009b      	lsls	r3, r3, #2
 80046a6:	440b      	add	r3, r1
 80046a8:	333d      	adds	r3, #61	; 0x3d
 80046aa:	2201      	movs	r2, #1
 80046ac:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80046ae:	7bfa      	ldrb	r2, [r7, #15]
 80046b0:	6879      	ldr	r1, [r7, #4]
 80046b2:	4613      	mov	r3, r2
 80046b4:	00db      	lsls	r3, r3, #3
 80046b6:	4413      	add	r3, r2
 80046b8:	009b      	lsls	r3, r3, #2
 80046ba:	440b      	add	r3, r1
 80046bc:	333c      	adds	r3, #60	; 0x3c
 80046be:	7bfa      	ldrb	r2, [r7, #15]
 80046c0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80046c2:	7bfa      	ldrb	r2, [r7, #15]
 80046c4:	7bfb      	ldrb	r3, [r7, #15]
 80046c6:	b298      	uxth	r0, r3
 80046c8:	6879      	ldr	r1, [r7, #4]
 80046ca:	4613      	mov	r3, r2
 80046cc:	00db      	lsls	r3, r3, #3
 80046ce:	4413      	add	r3, r2
 80046d0:	009b      	lsls	r3, r3, #2
 80046d2:	440b      	add	r3, r1
 80046d4:	3344      	adds	r3, #68	; 0x44
 80046d6:	4602      	mov	r2, r0
 80046d8:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80046da:	7bfa      	ldrb	r2, [r7, #15]
 80046dc:	6879      	ldr	r1, [r7, #4]
 80046de:	4613      	mov	r3, r2
 80046e0:	00db      	lsls	r3, r3, #3
 80046e2:	4413      	add	r3, r2
 80046e4:	009b      	lsls	r3, r3, #2
 80046e6:	440b      	add	r3, r1
 80046e8:	3340      	adds	r3, #64	; 0x40
 80046ea:	2200      	movs	r2, #0
 80046ec:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80046ee:	7bfa      	ldrb	r2, [r7, #15]
 80046f0:	6879      	ldr	r1, [r7, #4]
 80046f2:	4613      	mov	r3, r2
 80046f4:	00db      	lsls	r3, r3, #3
 80046f6:	4413      	add	r3, r2
 80046f8:	009b      	lsls	r3, r3, #2
 80046fa:	440b      	add	r3, r1
 80046fc:	3348      	adds	r3, #72	; 0x48
 80046fe:	2200      	movs	r2, #0
 8004700:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004702:	7bfa      	ldrb	r2, [r7, #15]
 8004704:	6879      	ldr	r1, [r7, #4]
 8004706:	4613      	mov	r3, r2
 8004708:	00db      	lsls	r3, r3, #3
 800470a:	4413      	add	r3, r2
 800470c:	009b      	lsls	r3, r3, #2
 800470e:	440b      	add	r3, r1
 8004710:	334c      	adds	r3, #76	; 0x4c
 8004712:	2200      	movs	r2, #0
 8004714:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004716:	7bfa      	ldrb	r2, [r7, #15]
 8004718:	6879      	ldr	r1, [r7, #4]
 800471a:	4613      	mov	r3, r2
 800471c:	00db      	lsls	r3, r3, #3
 800471e:	4413      	add	r3, r2
 8004720:	009b      	lsls	r3, r3, #2
 8004722:	440b      	add	r3, r1
 8004724:	3354      	adds	r3, #84	; 0x54
 8004726:	2200      	movs	r2, #0
 8004728:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800472a:	7bfb      	ldrb	r3, [r7, #15]
 800472c:	3301      	adds	r3, #1
 800472e:	73fb      	strb	r3, [r7, #15]
 8004730:	7bfa      	ldrb	r2, [r7, #15]
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	429a      	cmp	r2, r3
 8004738:	d3af      	bcc.n	800469a <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800473a:	2300      	movs	r3, #0
 800473c:	73fb      	strb	r3, [r7, #15]
 800473e:	e044      	b.n	80047ca <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004740:	7bfa      	ldrb	r2, [r7, #15]
 8004742:	6879      	ldr	r1, [r7, #4]
 8004744:	4613      	mov	r3, r2
 8004746:	00db      	lsls	r3, r3, #3
 8004748:	4413      	add	r3, r2
 800474a:	009b      	lsls	r3, r3, #2
 800474c:	440b      	add	r3, r1
 800474e:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8004752:	2200      	movs	r2, #0
 8004754:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004756:	7bfa      	ldrb	r2, [r7, #15]
 8004758:	6879      	ldr	r1, [r7, #4]
 800475a:	4613      	mov	r3, r2
 800475c:	00db      	lsls	r3, r3, #3
 800475e:	4413      	add	r3, r2
 8004760:	009b      	lsls	r3, r3, #2
 8004762:	440b      	add	r3, r1
 8004764:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8004768:	7bfa      	ldrb	r2, [r7, #15]
 800476a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800476c:	7bfa      	ldrb	r2, [r7, #15]
 800476e:	6879      	ldr	r1, [r7, #4]
 8004770:	4613      	mov	r3, r2
 8004772:	00db      	lsls	r3, r3, #3
 8004774:	4413      	add	r3, r2
 8004776:	009b      	lsls	r3, r3, #2
 8004778:	440b      	add	r3, r1
 800477a:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800477e:	2200      	movs	r2, #0
 8004780:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004782:	7bfa      	ldrb	r2, [r7, #15]
 8004784:	6879      	ldr	r1, [r7, #4]
 8004786:	4613      	mov	r3, r2
 8004788:	00db      	lsls	r3, r3, #3
 800478a:	4413      	add	r3, r2
 800478c:	009b      	lsls	r3, r3, #2
 800478e:	440b      	add	r3, r1
 8004790:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8004794:	2200      	movs	r2, #0
 8004796:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004798:	7bfa      	ldrb	r2, [r7, #15]
 800479a:	6879      	ldr	r1, [r7, #4]
 800479c:	4613      	mov	r3, r2
 800479e:	00db      	lsls	r3, r3, #3
 80047a0:	4413      	add	r3, r2
 80047a2:	009b      	lsls	r3, r3, #2
 80047a4:	440b      	add	r3, r1
 80047a6:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80047aa:	2200      	movs	r2, #0
 80047ac:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80047ae:	7bfa      	ldrb	r2, [r7, #15]
 80047b0:	6879      	ldr	r1, [r7, #4]
 80047b2:	4613      	mov	r3, r2
 80047b4:	00db      	lsls	r3, r3, #3
 80047b6:	4413      	add	r3, r2
 80047b8:	009b      	lsls	r3, r3, #2
 80047ba:	440b      	add	r3, r1
 80047bc:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80047c0:	2200      	movs	r2, #0
 80047c2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80047c4:	7bfb      	ldrb	r3, [r7, #15]
 80047c6:	3301      	adds	r3, #1
 80047c8:	73fb      	strb	r3, [r7, #15]
 80047ca:	7bfa      	ldrb	r2, [r7, #15]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	429a      	cmp	r2, r3
 80047d2:	d3b5      	bcc.n	8004740 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	603b      	str	r3, [r7, #0]
 80047da:	687e      	ldr	r6, [r7, #4]
 80047dc:	466d      	mov	r5, sp
 80047de:	f106 0410 	add.w	r4, r6, #16
 80047e2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80047e4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80047e6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80047e8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80047ea:	e894 0003 	ldmia.w	r4, {r0, r1}
 80047ee:	e885 0003 	stmia.w	r5, {r0, r1}
 80047f2:	1d33      	adds	r3, r6, #4
 80047f4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80047f6:	6838      	ldr	r0, [r7, #0]
 80047f8:	f002 fb64 	bl	8006ec4 <USB_DevInit>
 80047fc:	4603      	mov	r3, r0
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d005      	beq.n	800480e <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2202      	movs	r2, #2
 8004806:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800480a:	2301      	movs	r3, #1
 800480c:	e00d      	b.n	800482a <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2200      	movs	r2, #0
 8004812:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2201      	movs	r2, #1
 800481a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	4618      	mov	r0, r3
 8004824:	f002 fd2f 	bl	8007286 <USB_DevDisconnect>

  return HAL_OK;
 8004828:	2300      	movs	r3, #0
}
 800482a:	4618      	mov	r0, r3
 800482c:	3714      	adds	r7, #20
 800482e:	46bd      	mov	sp, r7
 8004830:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08004834 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b086      	sub	sp, #24
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d101      	bne.n	8004846 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004842:	2301      	movs	r3, #1
 8004844:	e267      	b.n	8004d16 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f003 0301 	and.w	r3, r3, #1
 800484e:	2b00      	cmp	r3, #0
 8004850:	d075      	beq.n	800493e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004852:	4b88      	ldr	r3, [pc, #544]	; (8004a74 <HAL_RCC_OscConfig+0x240>)
 8004854:	689b      	ldr	r3, [r3, #8]
 8004856:	f003 030c 	and.w	r3, r3, #12
 800485a:	2b04      	cmp	r3, #4
 800485c:	d00c      	beq.n	8004878 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800485e:	4b85      	ldr	r3, [pc, #532]	; (8004a74 <HAL_RCC_OscConfig+0x240>)
 8004860:	689b      	ldr	r3, [r3, #8]
 8004862:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004866:	2b08      	cmp	r3, #8
 8004868:	d112      	bne.n	8004890 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800486a:	4b82      	ldr	r3, [pc, #520]	; (8004a74 <HAL_RCC_OscConfig+0x240>)
 800486c:	685b      	ldr	r3, [r3, #4]
 800486e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004872:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004876:	d10b      	bne.n	8004890 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004878:	4b7e      	ldr	r3, [pc, #504]	; (8004a74 <HAL_RCC_OscConfig+0x240>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004880:	2b00      	cmp	r3, #0
 8004882:	d05b      	beq.n	800493c <HAL_RCC_OscConfig+0x108>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d157      	bne.n	800493c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800488c:	2301      	movs	r3, #1
 800488e:	e242      	b.n	8004d16 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004898:	d106      	bne.n	80048a8 <HAL_RCC_OscConfig+0x74>
 800489a:	4b76      	ldr	r3, [pc, #472]	; (8004a74 <HAL_RCC_OscConfig+0x240>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4a75      	ldr	r2, [pc, #468]	; (8004a74 <HAL_RCC_OscConfig+0x240>)
 80048a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048a4:	6013      	str	r3, [r2, #0]
 80048a6:	e01d      	b.n	80048e4 <HAL_RCC_OscConfig+0xb0>
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80048b0:	d10c      	bne.n	80048cc <HAL_RCC_OscConfig+0x98>
 80048b2:	4b70      	ldr	r3, [pc, #448]	; (8004a74 <HAL_RCC_OscConfig+0x240>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	4a6f      	ldr	r2, [pc, #444]	; (8004a74 <HAL_RCC_OscConfig+0x240>)
 80048b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80048bc:	6013      	str	r3, [r2, #0]
 80048be:	4b6d      	ldr	r3, [pc, #436]	; (8004a74 <HAL_RCC_OscConfig+0x240>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	4a6c      	ldr	r2, [pc, #432]	; (8004a74 <HAL_RCC_OscConfig+0x240>)
 80048c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048c8:	6013      	str	r3, [r2, #0]
 80048ca:	e00b      	b.n	80048e4 <HAL_RCC_OscConfig+0xb0>
 80048cc:	4b69      	ldr	r3, [pc, #420]	; (8004a74 <HAL_RCC_OscConfig+0x240>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4a68      	ldr	r2, [pc, #416]	; (8004a74 <HAL_RCC_OscConfig+0x240>)
 80048d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80048d6:	6013      	str	r3, [r2, #0]
 80048d8:	4b66      	ldr	r3, [pc, #408]	; (8004a74 <HAL_RCC_OscConfig+0x240>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	4a65      	ldr	r2, [pc, #404]	; (8004a74 <HAL_RCC_OscConfig+0x240>)
 80048de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80048e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d013      	beq.n	8004914 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048ec:	f7fd fbcc 	bl	8002088 <HAL_GetTick>
 80048f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048f2:	e008      	b.n	8004906 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80048f4:	f7fd fbc8 	bl	8002088 <HAL_GetTick>
 80048f8:	4602      	mov	r2, r0
 80048fa:	693b      	ldr	r3, [r7, #16]
 80048fc:	1ad3      	subs	r3, r2, r3
 80048fe:	2b64      	cmp	r3, #100	; 0x64
 8004900:	d901      	bls.n	8004906 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004902:	2303      	movs	r3, #3
 8004904:	e207      	b.n	8004d16 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004906:	4b5b      	ldr	r3, [pc, #364]	; (8004a74 <HAL_RCC_OscConfig+0x240>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800490e:	2b00      	cmp	r3, #0
 8004910:	d0f0      	beq.n	80048f4 <HAL_RCC_OscConfig+0xc0>
 8004912:	e014      	b.n	800493e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004914:	f7fd fbb8 	bl	8002088 <HAL_GetTick>
 8004918:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800491a:	e008      	b.n	800492e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800491c:	f7fd fbb4 	bl	8002088 <HAL_GetTick>
 8004920:	4602      	mov	r2, r0
 8004922:	693b      	ldr	r3, [r7, #16]
 8004924:	1ad3      	subs	r3, r2, r3
 8004926:	2b64      	cmp	r3, #100	; 0x64
 8004928:	d901      	bls.n	800492e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800492a:	2303      	movs	r3, #3
 800492c:	e1f3      	b.n	8004d16 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800492e:	4b51      	ldr	r3, [pc, #324]	; (8004a74 <HAL_RCC_OscConfig+0x240>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004936:	2b00      	cmp	r3, #0
 8004938:	d1f0      	bne.n	800491c <HAL_RCC_OscConfig+0xe8>
 800493a:	e000      	b.n	800493e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800493c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f003 0302 	and.w	r3, r3, #2
 8004946:	2b00      	cmp	r3, #0
 8004948:	d063      	beq.n	8004a12 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800494a:	4b4a      	ldr	r3, [pc, #296]	; (8004a74 <HAL_RCC_OscConfig+0x240>)
 800494c:	689b      	ldr	r3, [r3, #8]
 800494e:	f003 030c 	and.w	r3, r3, #12
 8004952:	2b00      	cmp	r3, #0
 8004954:	d00b      	beq.n	800496e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004956:	4b47      	ldr	r3, [pc, #284]	; (8004a74 <HAL_RCC_OscConfig+0x240>)
 8004958:	689b      	ldr	r3, [r3, #8]
 800495a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800495e:	2b08      	cmp	r3, #8
 8004960:	d11c      	bne.n	800499c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004962:	4b44      	ldr	r3, [pc, #272]	; (8004a74 <HAL_RCC_OscConfig+0x240>)
 8004964:	685b      	ldr	r3, [r3, #4]
 8004966:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800496a:	2b00      	cmp	r3, #0
 800496c:	d116      	bne.n	800499c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800496e:	4b41      	ldr	r3, [pc, #260]	; (8004a74 <HAL_RCC_OscConfig+0x240>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f003 0302 	and.w	r3, r3, #2
 8004976:	2b00      	cmp	r3, #0
 8004978:	d005      	beq.n	8004986 <HAL_RCC_OscConfig+0x152>
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	68db      	ldr	r3, [r3, #12]
 800497e:	2b01      	cmp	r3, #1
 8004980:	d001      	beq.n	8004986 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004982:	2301      	movs	r3, #1
 8004984:	e1c7      	b.n	8004d16 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004986:	4b3b      	ldr	r3, [pc, #236]	; (8004a74 <HAL_RCC_OscConfig+0x240>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	691b      	ldr	r3, [r3, #16]
 8004992:	00db      	lsls	r3, r3, #3
 8004994:	4937      	ldr	r1, [pc, #220]	; (8004a74 <HAL_RCC_OscConfig+0x240>)
 8004996:	4313      	orrs	r3, r2
 8004998:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800499a:	e03a      	b.n	8004a12 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	68db      	ldr	r3, [r3, #12]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d020      	beq.n	80049e6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80049a4:	4b34      	ldr	r3, [pc, #208]	; (8004a78 <HAL_RCC_OscConfig+0x244>)
 80049a6:	2201      	movs	r2, #1
 80049a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049aa:	f7fd fb6d 	bl	8002088 <HAL_GetTick>
 80049ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049b0:	e008      	b.n	80049c4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80049b2:	f7fd fb69 	bl	8002088 <HAL_GetTick>
 80049b6:	4602      	mov	r2, r0
 80049b8:	693b      	ldr	r3, [r7, #16]
 80049ba:	1ad3      	subs	r3, r2, r3
 80049bc:	2b02      	cmp	r3, #2
 80049be:	d901      	bls.n	80049c4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80049c0:	2303      	movs	r3, #3
 80049c2:	e1a8      	b.n	8004d16 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049c4:	4b2b      	ldr	r3, [pc, #172]	; (8004a74 <HAL_RCC_OscConfig+0x240>)
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f003 0302 	and.w	r3, r3, #2
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d0f0      	beq.n	80049b2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049d0:	4b28      	ldr	r3, [pc, #160]	; (8004a74 <HAL_RCC_OscConfig+0x240>)
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	691b      	ldr	r3, [r3, #16]
 80049dc:	00db      	lsls	r3, r3, #3
 80049de:	4925      	ldr	r1, [pc, #148]	; (8004a74 <HAL_RCC_OscConfig+0x240>)
 80049e0:	4313      	orrs	r3, r2
 80049e2:	600b      	str	r3, [r1, #0]
 80049e4:	e015      	b.n	8004a12 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80049e6:	4b24      	ldr	r3, [pc, #144]	; (8004a78 <HAL_RCC_OscConfig+0x244>)
 80049e8:	2200      	movs	r2, #0
 80049ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049ec:	f7fd fb4c 	bl	8002088 <HAL_GetTick>
 80049f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049f2:	e008      	b.n	8004a06 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80049f4:	f7fd fb48 	bl	8002088 <HAL_GetTick>
 80049f8:	4602      	mov	r2, r0
 80049fa:	693b      	ldr	r3, [r7, #16]
 80049fc:	1ad3      	subs	r3, r2, r3
 80049fe:	2b02      	cmp	r3, #2
 8004a00:	d901      	bls.n	8004a06 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004a02:	2303      	movs	r3, #3
 8004a04:	e187      	b.n	8004d16 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a06:	4b1b      	ldr	r3, [pc, #108]	; (8004a74 <HAL_RCC_OscConfig+0x240>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f003 0302 	and.w	r3, r3, #2
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d1f0      	bne.n	80049f4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f003 0308 	and.w	r3, r3, #8
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d036      	beq.n	8004a8c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	695b      	ldr	r3, [r3, #20]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d016      	beq.n	8004a54 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a26:	4b15      	ldr	r3, [pc, #84]	; (8004a7c <HAL_RCC_OscConfig+0x248>)
 8004a28:	2201      	movs	r2, #1
 8004a2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a2c:	f7fd fb2c 	bl	8002088 <HAL_GetTick>
 8004a30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a32:	e008      	b.n	8004a46 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004a34:	f7fd fb28 	bl	8002088 <HAL_GetTick>
 8004a38:	4602      	mov	r2, r0
 8004a3a:	693b      	ldr	r3, [r7, #16]
 8004a3c:	1ad3      	subs	r3, r2, r3
 8004a3e:	2b02      	cmp	r3, #2
 8004a40:	d901      	bls.n	8004a46 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004a42:	2303      	movs	r3, #3
 8004a44:	e167      	b.n	8004d16 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a46:	4b0b      	ldr	r3, [pc, #44]	; (8004a74 <HAL_RCC_OscConfig+0x240>)
 8004a48:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a4a:	f003 0302 	and.w	r3, r3, #2
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d0f0      	beq.n	8004a34 <HAL_RCC_OscConfig+0x200>
 8004a52:	e01b      	b.n	8004a8c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a54:	4b09      	ldr	r3, [pc, #36]	; (8004a7c <HAL_RCC_OscConfig+0x248>)
 8004a56:	2200      	movs	r2, #0
 8004a58:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a5a:	f7fd fb15 	bl	8002088 <HAL_GetTick>
 8004a5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a60:	e00e      	b.n	8004a80 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004a62:	f7fd fb11 	bl	8002088 <HAL_GetTick>
 8004a66:	4602      	mov	r2, r0
 8004a68:	693b      	ldr	r3, [r7, #16]
 8004a6a:	1ad3      	subs	r3, r2, r3
 8004a6c:	2b02      	cmp	r3, #2
 8004a6e:	d907      	bls.n	8004a80 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004a70:	2303      	movs	r3, #3
 8004a72:	e150      	b.n	8004d16 <HAL_RCC_OscConfig+0x4e2>
 8004a74:	40023800 	.word	0x40023800
 8004a78:	42470000 	.word	0x42470000
 8004a7c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a80:	4b88      	ldr	r3, [pc, #544]	; (8004ca4 <HAL_RCC_OscConfig+0x470>)
 8004a82:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a84:	f003 0302 	and.w	r3, r3, #2
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d1ea      	bne.n	8004a62 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f003 0304 	and.w	r3, r3, #4
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	f000 8097 	beq.w	8004bc8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a9e:	4b81      	ldr	r3, [pc, #516]	; (8004ca4 <HAL_RCC_OscConfig+0x470>)
 8004aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aa2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d10f      	bne.n	8004aca <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004aaa:	2300      	movs	r3, #0
 8004aac:	60bb      	str	r3, [r7, #8]
 8004aae:	4b7d      	ldr	r3, [pc, #500]	; (8004ca4 <HAL_RCC_OscConfig+0x470>)
 8004ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ab2:	4a7c      	ldr	r2, [pc, #496]	; (8004ca4 <HAL_RCC_OscConfig+0x470>)
 8004ab4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ab8:	6413      	str	r3, [r2, #64]	; 0x40
 8004aba:	4b7a      	ldr	r3, [pc, #488]	; (8004ca4 <HAL_RCC_OscConfig+0x470>)
 8004abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004abe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ac2:	60bb      	str	r3, [r7, #8]
 8004ac4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004aca:	4b77      	ldr	r3, [pc, #476]	; (8004ca8 <HAL_RCC_OscConfig+0x474>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d118      	bne.n	8004b08 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004ad6:	4b74      	ldr	r3, [pc, #464]	; (8004ca8 <HAL_RCC_OscConfig+0x474>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4a73      	ldr	r2, [pc, #460]	; (8004ca8 <HAL_RCC_OscConfig+0x474>)
 8004adc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ae0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ae2:	f7fd fad1 	bl	8002088 <HAL_GetTick>
 8004ae6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ae8:	e008      	b.n	8004afc <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004aea:	f7fd facd 	bl	8002088 <HAL_GetTick>
 8004aee:	4602      	mov	r2, r0
 8004af0:	693b      	ldr	r3, [r7, #16]
 8004af2:	1ad3      	subs	r3, r2, r3
 8004af4:	2b02      	cmp	r3, #2
 8004af6:	d901      	bls.n	8004afc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004af8:	2303      	movs	r3, #3
 8004afa:	e10c      	b.n	8004d16 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004afc:	4b6a      	ldr	r3, [pc, #424]	; (8004ca8 <HAL_RCC_OscConfig+0x474>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d0f0      	beq.n	8004aea <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	689b      	ldr	r3, [r3, #8]
 8004b0c:	2b01      	cmp	r3, #1
 8004b0e:	d106      	bne.n	8004b1e <HAL_RCC_OscConfig+0x2ea>
 8004b10:	4b64      	ldr	r3, [pc, #400]	; (8004ca4 <HAL_RCC_OscConfig+0x470>)
 8004b12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b14:	4a63      	ldr	r2, [pc, #396]	; (8004ca4 <HAL_RCC_OscConfig+0x470>)
 8004b16:	f043 0301 	orr.w	r3, r3, #1
 8004b1a:	6713      	str	r3, [r2, #112]	; 0x70
 8004b1c:	e01c      	b.n	8004b58 <HAL_RCC_OscConfig+0x324>
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	689b      	ldr	r3, [r3, #8]
 8004b22:	2b05      	cmp	r3, #5
 8004b24:	d10c      	bne.n	8004b40 <HAL_RCC_OscConfig+0x30c>
 8004b26:	4b5f      	ldr	r3, [pc, #380]	; (8004ca4 <HAL_RCC_OscConfig+0x470>)
 8004b28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b2a:	4a5e      	ldr	r2, [pc, #376]	; (8004ca4 <HAL_RCC_OscConfig+0x470>)
 8004b2c:	f043 0304 	orr.w	r3, r3, #4
 8004b30:	6713      	str	r3, [r2, #112]	; 0x70
 8004b32:	4b5c      	ldr	r3, [pc, #368]	; (8004ca4 <HAL_RCC_OscConfig+0x470>)
 8004b34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b36:	4a5b      	ldr	r2, [pc, #364]	; (8004ca4 <HAL_RCC_OscConfig+0x470>)
 8004b38:	f043 0301 	orr.w	r3, r3, #1
 8004b3c:	6713      	str	r3, [r2, #112]	; 0x70
 8004b3e:	e00b      	b.n	8004b58 <HAL_RCC_OscConfig+0x324>
 8004b40:	4b58      	ldr	r3, [pc, #352]	; (8004ca4 <HAL_RCC_OscConfig+0x470>)
 8004b42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b44:	4a57      	ldr	r2, [pc, #348]	; (8004ca4 <HAL_RCC_OscConfig+0x470>)
 8004b46:	f023 0301 	bic.w	r3, r3, #1
 8004b4a:	6713      	str	r3, [r2, #112]	; 0x70
 8004b4c:	4b55      	ldr	r3, [pc, #340]	; (8004ca4 <HAL_RCC_OscConfig+0x470>)
 8004b4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b50:	4a54      	ldr	r2, [pc, #336]	; (8004ca4 <HAL_RCC_OscConfig+0x470>)
 8004b52:	f023 0304 	bic.w	r3, r3, #4
 8004b56:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	689b      	ldr	r3, [r3, #8]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d015      	beq.n	8004b8c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b60:	f7fd fa92 	bl	8002088 <HAL_GetTick>
 8004b64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b66:	e00a      	b.n	8004b7e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b68:	f7fd fa8e 	bl	8002088 <HAL_GetTick>
 8004b6c:	4602      	mov	r2, r0
 8004b6e:	693b      	ldr	r3, [r7, #16]
 8004b70:	1ad3      	subs	r3, r2, r3
 8004b72:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d901      	bls.n	8004b7e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004b7a:	2303      	movs	r3, #3
 8004b7c:	e0cb      	b.n	8004d16 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b7e:	4b49      	ldr	r3, [pc, #292]	; (8004ca4 <HAL_RCC_OscConfig+0x470>)
 8004b80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b82:	f003 0302 	and.w	r3, r3, #2
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d0ee      	beq.n	8004b68 <HAL_RCC_OscConfig+0x334>
 8004b8a:	e014      	b.n	8004bb6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b8c:	f7fd fa7c 	bl	8002088 <HAL_GetTick>
 8004b90:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b92:	e00a      	b.n	8004baa <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b94:	f7fd fa78 	bl	8002088 <HAL_GetTick>
 8004b98:	4602      	mov	r2, r0
 8004b9a:	693b      	ldr	r3, [r7, #16]
 8004b9c:	1ad3      	subs	r3, r2, r3
 8004b9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	d901      	bls.n	8004baa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004ba6:	2303      	movs	r3, #3
 8004ba8:	e0b5      	b.n	8004d16 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004baa:	4b3e      	ldr	r3, [pc, #248]	; (8004ca4 <HAL_RCC_OscConfig+0x470>)
 8004bac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bae:	f003 0302 	and.w	r3, r3, #2
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d1ee      	bne.n	8004b94 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004bb6:	7dfb      	ldrb	r3, [r7, #23]
 8004bb8:	2b01      	cmp	r3, #1
 8004bba:	d105      	bne.n	8004bc8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004bbc:	4b39      	ldr	r3, [pc, #228]	; (8004ca4 <HAL_RCC_OscConfig+0x470>)
 8004bbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bc0:	4a38      	ldr	r2, [pc, #224]	; (8004ca4 <HAL_RCC_OscConfig+0x470>)
 8004bc2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004bc6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	699b      	ldr	r3, [r3, #24]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	f000 80a1 	beq.w	8004d14 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004bd2:	4b34      	ldr	r3, [pc, #208]	; (8004ca4 <HAL_RCC_OscConfig+0x470>)
 8004bd4:	689b      	ldr	r3, [r3, #8]
 8004bd6:	f003 030c 	and.w	r3, r3, #12
 8004bda:	2b08      	cmp	r3, #8
 8004bdc:	d05c      	beq.n	8004c98 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	699b      	ldr	r3, [r3, #24]
 8004be2:	2b02      	cmp	r3, #2
 8004be4:	d141      	bne.n	8004c6a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004be6:	4b31      	ldr	r3, [pc, #196]	; (8004cac <HAL_RCC_OscConfig+0x478>)
 8004be8:	2200      	movs	r2, #0
 8004bea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bec:	f7fd fa4c 	bl	8002088 <HAL_GetTick>
 8004bf0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bf2:	e008      	b.n	8004c06 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004bf4:	f7fd fa48 	bl	8002088 <HAL_GetTick>
 8004bf8:	4602      	mov	r2, r0
 8004bfa:	693b      	ldr	r3, [r7, #16]
 8004bfc:	1ad3      	subs	r3, r2, r3
 8004bfe:	2b02      	cmp	r3, #2
 8004c00:	d901      	bls.n	8004c06 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004c02:	2303      	movs	r3, #3
 8004c04:	e087      	b.n	8004d16 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c06:	4b27      	ldr	r3, [pc, #156]	; (8004ca4 <HAL_RCC_OscConfig+0x470>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d1f0      	bne.n	8004bf4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	69da      	ldr	r2, [r3, #28]
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6a1b      	ldr	r3, [r3, #32]
 8004c1a:	431a      	orrs	r2, r3
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c20:	019b      	lsls	r3, r3, #6
 8004c22:	431a      	orrs	r2, r3
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c28:	085b      	lsrs	r3, r3, #1
 8004c2a:	3b01      	subs	r3, #1
 8004c2c:	041b      	lsls	r3, r3, #16
 8004c2e:	431a      	orrs	r2, r3
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c34:	061b      	lsls	r3, r3, #24
 8004c36:	491b      	ldr	r1, [pc, #108]	; (8004ca4 <HAL_RCC_OscConfig+0x470>)
 8004c38:	4313      	orrs	r3, r2
 8004c3a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c3c:	4b1b      	ldr	r3, [pc, #108]	; (8004cac <HAL_RCC_OscConfig+0x478>)
 8004c3e:	2201      	movs	r2, #1
 8004c40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c42:	f7fd fa21 	bl	8002088 <HAL_GetTick>
 8004c46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c48:	e008      	b.n	8004c5c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c4a:	f7fd fa1d 	bl	8002088 <HAL_GetTick>
 8004c4e:	4602      	mov	r2, r0
 8004c50:	693b      	ldr	r3, [r7, #16]
 8004c52:	1ad3      	subs	r3, r2, r3
 8004c54:	2b02      	cmp	r3, #2
 8004c56:	d901      	bls.n	8004c5c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004c58:	2303      	movs	r3, #3
 8004c5a:	e05c      	b.n	8004d16 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c5c:	4b11      	ldr	r3, [pc, #68]	; (8004ca4 <HAL_RCC_OscConfig+0x470>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d0f0      	beq.n	8004c4a <HAL_RCC_OscConfig+0x416>
 8004c68:	e054      	b.n	8004d14 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c6a:	4b10      	ldr	r3, [pc, #64]	; (8004cac <HAL_RCC_OscConfig+0x478>)
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c70:	f7fd fa0a 	bl	8002088 <HAL_GetTick>
 8004c74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c76:	e008      	b.n	8004c8a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c78:	f7fd fa06 	bl	8002088 <HAL_GetTick>
 8004c7c:	4602      	mov	r2, r0
 8004c7e:	693b      	ldr	r3, [r7, #16]
 8004c80:	1ad3      	subs	r3, r2, r3
 8004c82:	2b02      	cmp	r3, #2
 8004c84:	d901      	bls.n	8004c8a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004c86:	2303      	movs	r3, #3
 8004c88:	e045      	b.n	8004d16 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c8a:	4b06      	ldr	r3, [pc, #24]	; (8004ca4 <HAL_RCC_OscConfig+0x470>)
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d1f0      	bne.n	8004c78 <HAL_RCC_OscConfig+0x444>
 8004c96:	e03d      	b.n	8004d14 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	699b      	ldr	r3, [r3, #24]
 8004c9c:	2b01      	cmp	r3, #1
 8004c9e:	d107      	bne.n	8004cb0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004ca0:	2301      	movs	r3, #1
 8004ca2:	e038      	b.n	8004d16 <HAL_RCC_OscConfig+0x4e2>
 8004ca4:	40023800 	.word	0x40023800
 8004ca8:	40007000 	.word	0x40007000
 8004cac:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004cb0:	4b1b      	ldr	r3, [pc, #108]	; (8004d20 <HAL_RCC_OscConfig+0x4ec>)
 8004cb2:	685b      	ldr	r3, [r3, #4]
 8004cb4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	699b      	ldr	r3, [r3, #24]
 8004cba:	2b01      	cmp	r3, #1
 8004cbc:	d028      	beq.n	8004d10 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004cc8:	429a      	cmp	r2, r3
 8004cca:	d121      	bne.n	8004d10 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cd6:	429a      	cmp	r2, r3
 8004cd8:	d11a      	bne.n	8004d10 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004cda:	68fa      	ldr	r2, [r7, #12]
 8004cdc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004ce0:	4013      	ands	r3, r2
 8004ce2:	687a      	ldr	r2, [r7, #4]
 8004ce4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004ce6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d111      	bne.n	8004d10 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cf6:	085b      	lsrs	r3, r3, #1
 8004cf8:	3b01      	subs	r3, #1
 8004cfa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004cfc:	429a      	cmp	r2, r3
 8004cfe:	d107      	bne.n	8004d10 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d0a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004d0c:	429a      	cmp	r2, r3
 8004d0e:	d001      	beq.n	8004d14 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004d10:	2301      	movs	r3, #1
 8004d12:	e000      	b.n	8004d16 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004d14:	2300      	movs	r3, #0
}
 8004d16:	4618      	mov	r0, r3
 8004d18:	3718      	adds	r7, #24
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	bd80      	pop	{r7, pc}
 8004d1e:	bf00      	nop
 8004d20:	40023800 	.word	0x40023800

08004d24 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b084      	sub	sp, #16
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
 8004d2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d101      	bne.n	8004d38 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004d34:	2301      	movs	r3, #1
 8004d36:	e0cc      	b.n	8004ed2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004d38:	4b68      	ldr	r3, [pc, #416]	; (8004edc <HAL_RCC_ClockConfig+0x1b8>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f003 030f 	and.w	r3, r3, #15
 8004d40:	683a      	ldr	r2, [r7, #0]
 8004d42:	429a      	cmp	r2, r3
 8004d44:	d90c      	bls.n	8004d60 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d46:	4b65      	ldr	r3, [pc, #404]	; (8004edc <HAL_RCC_ClockConfig+0x1b8>)
 8004d48:	683a      	ldr	r2, [r7, #0]
 8004d4a:	b2d2      	uxtb	r2, r2
 8004d4c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d4e:	4b63      	ldr	r3, [pc, #396]	; (8004edc <HAL_RCC_ClockConfig+0x1b8>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f003 030f 	and.w	r3, r3, #15
 8004d56:	683a      	ldr	r2, [r7, #0]
 8004d58:	429a      	cmp	r2, r3
 8004d5a:	d001      	beq.n	8004d60 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004d5c:	2301      	movs	r3, #1
 8004d5e:	e0b8      	b.n	8004ed2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f003 0302 	and.w	r3, r3, #2
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d020      	beq.n	8004dae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f003 0304 	and.w	r3, r3, #4
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d005      	beq.n	8004d84 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004d78:	4b59      	ldr	r3, [pc, #356]	; (8004ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8004d7a:	689b      	ldr	r3, [r3, #8]
 8004d7c:	4a58      	ldr	r2, [pc, #352]	; (8004ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8004d7e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004d82:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f003 0308 	and.w	r3, r3, #8
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d005      	beq.n	8004d9c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004d90:	4b53      	ldr	r3, [pc, #332]	; (8004ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8004d92:	689b      	ldr	r3, [r3, #8]
 8004d94:	4a52      	ldr	r2, [pc, #328]	; (8004ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8004d96:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004d9a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d9c:	4b50      	ldr	r3, [pc, #320]	; (8004ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8004d9e:	689b      	ldr	r3, [r3, #8]
 8004da0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	689b      	ldr	r3, [r3, #8]
 8004da8:	494d      	ldr	r1, [pc, #308]	; (8004ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8004daa:	4313      	orrs	r3, r2
 8004dac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f003 0301 	and.w	r3, r3, #1
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d044      	beq.n	8004e44 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	685b      	ldr	r3, [r3, #4]
 8004dbe:	2b01      	cmp	r3, #1
 8004dc0:	d107      	bne.n	8004dd2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004dc2:	4b47      	ldr	r3, [pc, #284]	; (8004ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d119      	bne.n	8004e02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004dce:	2301      	movs	r3, #1
 8004dd0:	e07f      	b.n	8004ed2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	2b02      	cmp	r3, #2
 8004dd8:	d003      	beq.n	8004de2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004dde:	2b03      	cmp	r3, #3
 8004de0:	d107      	bne.n	8004df2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004de2:	4b3f      	ldr	r3, [pc, #252]	; (8004ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d109      	bne.n	8004e02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004dee:	2301      	movs	r3, #1
 8004df0:	e06f      	b.n	8004ed2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004df2:	4b3b      	ldr	r3, [pc, #236]	; (8004ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f003 0302 	and.w	r3, r3, #2
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d101      	bne.n	8004e02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004dfe:	2301      	movs	r3, #1
 8004e00:	e067      	b.n	8004ed2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004e02:	4b37      	ldr	r3, [pc, #220]	; (8004ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8004e04:	689b      	ldr	r3, [r3, #8]
 8004e06:	f023 0203 	bic.w	r2, r3, #3
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	685b      	ldr	r3, [r3, #4]
 8004e0e:	4934      	ldr	r1, [pc, #208]	; (8004ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8004e10:	4313      	orrs	r3, r2
 8004e12:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004e14:	f7fd f938 	bl	8002088 <HAL_GetTick>
 8004e18:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e1a:	e00a      	b.n	8004e32 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e1c:	f7fd f934 	bl	8002088 <HAL_GetTick>
 8004e20:	4602      	mov	r2, r0
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	1ad3      	subs	r3, r2, r3
 8004e26:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d901      	bls.n	8004e32 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004e2e:	2303      	movs	r3, #3
 8004e30:	e04f      	b.n	8004ed2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e32:	4b2b      	ldr	r3, [pc, #172]	; (8004ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8004e34:	689b      	ldr	r3, [r3, #8]
 8004e36:	f003 020c 	and.w	r2, r3, #12
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	685b      	ldr	r3, [r3, #4]
 8004e3e:	009b      	lsls	r3, r3, #2
 8004e40:	429a      	cmp	r2, r3
 8004e42:	d1eb      	bne.n	8004e1c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004e44:	4b25      	ldr	r3, [pc, #148]	; (8004edc <HAL_RCC_ClockConfig+0x1b8>)
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f003 030f 	and.w	r3, r3, #15
 8004e4c:	683a      	ldr	r2, [r7, #0]
 8004e4e:	429a      	cmp	r2, r3
 8004e50:	d20c      	bcs.n	8004e6c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e52:	4b22      	ldr	r3, [pc, #136]	; (8004edc <HAL_RCC_ClockConfig+0x1b8>)
 8004e54:	683a      	ldr	r2, [r7, #0]
 8004e56:	b2d2      	uxtb	r2, r2
 8004e58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e5a:	4b20      	ldr	r3, [pc, #128]	; (8004edc <HAL_RCC_ClockConfig+0x1b8>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f003 030f 	and.w	r3, r3, #15
 8004e62:	683a      	ldr	r2, [r7, #0]
 8004e64:	429a      	cmp	r2, r3
 8004e66:	d001      	beq.n	8004e6c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004e68:	2301      	movs	r3, #1
 8004e6a:	e032      	b.n	8004ed2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f003 0304 	and.w	r3, r3, #4
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d008      	beq.n	8004e8a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e78:	4b19      	ldr	r3, [pc, #100]	; (8004ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8004e7a:	689b      	ldr	r3, [r3, #8]
 8004e7c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	68db      	ldr	r3, [r3, #12]
 8004e84:	4916      	ldr	r1, [pc, #88]	; (8004ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8004e86:	4313      	orrs	r3, r2
 8004e88:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f003 0308 	and.w	r3, r3, #8
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d009      	beq.n	8004eaa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004e96:	4b12      	ldr	r3, [pc, #72]	; (8004ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8004e98:	689b      	ldr	r3, [r3, #8]
 8004e9a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	691b      	ldr	r3, [r3, #16]
 8004ea2:	00db      	lsls	r3, r3, #3
 8004ea4:	490e      	ldr	r1, [pc, #56]	; (8004ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8004ea6:	4313      	orrs	r3, r2
 8004ea8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004eaa:	f000 f821 	bl	8004ef0 <HAL_RCC_GetSysClockFreq>
 8004eae:	4602      	mov	r2, r0
 8004eb0:	4b0b      	ldr	r3, [pc, #44]	; (8004ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8004eb2:	689b      	ldr	r3, [r3, #8]
 8004eb4:	091b      	lsrs	r3, r3, #4
 8004eb6:	f003 030f 	and.w	r3, r3, #15
 8004eba:	490a      	ldr	r1, [pc, #40]	; (8004ee4 <HAL_RCC_ClockConfig+0x1c0>)
 8004ebc:	5ccb      	ldrb	r3, [r1, r3]
 8004ebe:	fa22 f303 	lsr.w	r3, r2, r3
 8004ec2:	4a09      	ldr	r2, [pc, #36]	; (8004ee8 <HAL_RCC_ClockConfig+0x1c4>)
 8004ec4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004ec6:	4b09      	ldr	r3, [pc, #36]	; (8004eec <HAL_RCC_ClockConfig+0x1c8>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	4618      	mov	r0, r3
 8004ecc:	f7fd f898 	bl	8002000 <HAL_InitTick>

  return HAL_OK;
 8004ed0:	2300      	movs	r3, #0
}
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	3710      	adds	r7, #16
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	bd80      	pop	{r7, pc}
 8004eda:	bf00      	nop
 8004edc:	40023c00 	.word	0x40023c00
 8004ee0:	40023800 	.word	0x40023800
 8004ee4:	08007e54 	.word	0x08007e54
 8004ee8:	20000008 	.word	0x20000008
 8004eec:	2000000c 	.word	0x2000000c

08004ef0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ef0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ef4:	b094      	sub	sp, #80	; 0x50
 8004ef6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004ef8:	2300      	movs	r3, #0
 8004efa:	647b      	str	r3, [r7, #68]	; 0x44
 8004efc:	2300      	movs	r3, #0
 8004efe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004f00:	2300      	movs	r3, #0
 8004f02:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004f04:	2300      	movs	r3, #0
 8004f06:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004f08:	4b79      	ldr	r3, [pc, #484]	; (80050f0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f0a:	689b      	ldr	r3, [r3, #8]
 8004f0c:	f003 030c 	and.w	r3, r3, #12
 8004f10:	2b08      	cmp	r3, #8
 8004f12:	d00d      	beq.n	8004f30 <HAL_RCC_GetSysClockFreq+0x40>
 8004f14:	2b08      	cmp	r3, #8
 8004f16:	f200 80e1 	bhi.w	80050dc <HAL_RCC_GetSysClockFreq+0x1ec>
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d002      	beq.n	8004f24 <HAL_RCC_GetSysClockFreq+0x34>
 8004f1e:	2b04      	cmp	r3, #4
 8004f20:	d003      	beq.n	8004f2a <HAL_RCC_GetSysClockFreq+0x3a>
 8004f22:	e0db      	b.n	80050dc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004f24:	4b73      	ldr	r3, [pc, #460]	; (80050f4 <HAL_RCC_GetSysClockFreq+0x204>)
 8004f26:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004f28:	e0db      	b.n	80050e2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004f2a:	4b73      	ldr	r3, [pc, #460]	; (80050f8 <HAL_RCC_GetSysClockFreq+0x208>)
 8004f2c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004f2e:	e0d8      	b.n	80050e2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004f30:	4b6f      	ldr	r3, [pc, #444]	; (80050f0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f32:	685b      	ldr	r3, [r3, #4]
 8004f34:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004f38:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004f3a:	4b6d      	ldr	r3, [pc, #436]	; (80050f0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d063      	beq.n	800500e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f46:	4b6a      	ldr	r3, [pc, #424]	; (80050f0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f48:	685b      	ldr	r3, [r3, #4]
 8004f4a:	099b      	lsrs	r3, r3, #6
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	63bb      	str	r3, [r7, #56]	; 0x38
 8004f50:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004f52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f58:	633b      	str	r3, [r7, #48]	; 0x30
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	637b      	str	r3, [r7, #52]	; 0x34
 8004f5e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004f62:	4622      	mov	r2, r4
 8004f64:	462b      	mov	r3, r5
 8004f66:	f04f 0000 	mov.w	r0, #0
 8004f6a:	f04f 0100 	mov.w	r1, #0
 8004f6e:	0159      	lsls	r1, r3, #5
 8004f70:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004f74:	0150      	lsls	r0, r2, #5
 8004f76:	4602      	mov	r2, r0
 8004f78:	460b      	mov	r3, r1
 8004f7a:	4621      	mov	r1, r4
 8004f7c:	1a51      	subs	r1, r2, r1
 8004f7e:	6139      	str	r1, [r7, #16]
 8004f80:	4629      	mov	r1, r5
 8004f82:	eb63 0301 	sbc.w	r3, r3, r1
 8004f86:	617b      	str	r3, [r7, #20]
 8004f88:	f04f 0200 	mov.w	r2, #0
 8004f8c:	f04f 0300 	mov.w	r3, #0
 8004f90:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004f94:	4659      	mov	r1, fp
 8004f96:	018b      	lsls	r3, r1, #6
 8004f98:	4651      	mov	r1, sl
 8004f9a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004f9e:	4651      	mov	r1, sl
 8004fa0:	018a      	lsls	r2, r1, #6
 8004fa2:	4651      	mov	r1, sl
 8004fa4:	ebb2 0801 	subs.w	r8, r2, r1
 8004fa8:	4659      	mov	r1, fp
 8004faa:	eb63 0901 	sbc.w	r9, r3, r1
 8004fae:	f04f 0200 	mov.w	r2, #0
 8004fb2:	f04f 0300 	mov.w	r3, #0
 8004fb6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004fba:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004fbe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004fc2:	4690      	mov	r8, r2
 8004fc4:	4699      	mov	r9, r3
 8004fc6:	4623      	mov	r3, r4
 8004fc8:	eb18 0303 	adds.w	r3, r8, r3
 8004fcc:	60bb      	str	r3, [r7, #8]
 8004fce:	462b      	mov	r3, r5
 8004fd0:	eb49 0303 	adc.w	r3, r9, r3
 8004fd4:	60fb      	str	r3, [r7, #12]
 8004fd6:	f04f 0200 	mov.w	r2, #0
 8004fda:	f04f 0300 	mov.w	r3, #0
 8004fde:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004fe2:	4629      	mov	r1, r5
 8004fe4:	024b      	lsls	r3, r1, #9
 8004fe6:	4621      	mov	r1, r4
 8004fe8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004fec:	4621      	mov	r1, r4
 8004fee:	024a      	lsls	r2, r1, #9
 8004ff0:	4610      	mov	r0, r2
 8004ff2:	4619      	mov	r1, r3
 8004ff4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	62bb      	str	r3, [r7, #40]	; 0x28
 8004ffa:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004ffc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005000:	f7fb f946 	bl	8000290 <__aeabi_uldivmod>
 8005004:	4602      	mov	r2, r0
 8005006:	460b      	mov	r3, r1
 8005008:	4613      	mov	r3, r2
 800500a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800500c:	e058      	b.n	80050c0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800500e:	4b38      	ldr	r3, [pc, #224]	; (80050f0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005010:	685b      	ldr	r3, [r3, #4]
 8005012:	099b      	lsrs	r3, r3, #6
 8005014:	2200      	movs	r2, #0
 8005016:	4618      	mov	r0, r3
 8005018:	4611      	mov	r1, r2
 800501a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800501e:	623b      	str	r3, [r7, #32]
 8005020:	2300      	movs	r3, #0
 8005022:	627b      	str	r3, [r7, #36]	; 0x24
 8005024:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005028:	4642      	mov	r2, r8
 800502a:	464b      	mov	r3, r9
 800502c:	f04f 0000 	mov.w	r0, #0
 8005030:	f04f 0100 	mov.w	r1, #0
 8005034:	0159      	lsls	r1, r3, #5
 8005036:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800503a:	0150      	lsls	r0, r2, #5
 800503c:	4602      	mov	r2, r0
 800503e:	460b      	mov	r3, r1
 8005040:	4641      	mov	r1, r8
 8005042:	ebb2 0a01 	subs.w	sl, r2, r1
 8005046:	4649      	mov	r1, r9
 8005048:	eb63 0b01 	sbc.w	fp, r3, r1
 800504c:	f04f 0200 	mov.w	r2, #0
 8005050:	f04f 0300 	mov.w	r3, #0
 8005054:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005058:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800505c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005060:	ebb2 040a 	subs.w	r4, r2, sl
 8005064:	eb63 050b 	sbc.w	r5, r3, fp
 8005068:	f04f 0200 	mov.w	r2, #0
 800506c:	f04f 0300 	mov.w	r3, #0
 8005070:	00eb      	lsls	r3, r5, #3
 8005072:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005076:	00e2      	lsls	r2, r4, #3
 8005078:	4614      	mov	r4, r2
 800507a:	461d      	mov	r5, r3
 800507c:	4643      	mov	r3, r8
 800507e:	18e3      	adds	r3, r4, r3
 8005080:	603b      	str	r3, [r7, #0]
 8005082:	464b      	mov	r3, r9
 8005084:	eb45 0303 	adc.w	r3, r5, r3
 8005088:	607b      	str	r3, [r7, #4]
 800508a:	f04f 0200 	mov.w	r2, #0
 800508e:	f04f 0300 	mov.w	r3, #0
 8005092:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005096:	4629      	mov	r1, r5
 8005098:	028b      	lsls	r3, r1, #10
 800509a:	4621      	mov	r1, r4
 800509c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80050a0:	4621      	mov	r1, r4
 80050a2:	028a      	lsls	r2, r1, #10
 80050a4:	4610      	mov	r0, r2
 80050a6:	4619      	mov	r1, r3
 80050a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80050aa:	2200      	movs	r2, #0
 80050ac:	61bb      	str	r3, [r7, #24]
 80050ae:	61fa      	str	r2, [r7, #28]
 80050b0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80050b4:	f7fb f8ec 	bl	8000290 <__aeabi_uldivmod>
 80050b8:	4602      	mov	r2, r0
 80050ba:	460b      	mov	r3, r1
 80050bc:	4613      	mov	r3, r2
 80050be:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80050c0:	4b0b      	ldr	r3, [pc, #44]	; (80050f0 <HAL_RCC_GetSysClockFreq+0x200>)
 80050c2:	685b      	ldr	r3, [r3, #4]
 80050c4:	0c1b      	lsrs	r3, r3, #16
 80050c6:	f003 0303 	and.w	r3, r3, #3
 80050ca:	3301      	adds	r3, #1
 80050cc:	005b      	lsls	r3, r3, #1
 80050ce:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80050d0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80050d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80050d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80050d8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80050da:	e002      	b.n	80050e2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80050dc:	4b05      	ldr	r3, [pc, #20]	; (80050f4 <HAL_RCC_GetSysClockFreq+0x204>)
 80050de:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80050e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80050e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80050e4:	4618      	mov	r0, r3
 80050e6:	3750      	adds	r7, #80	; 0x50
 80050e8:	46bd      	mov	sp, r7
 80050ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80050ee:	bf00      	nop
 80050f0:	40023800 	.word	0x40023800
 80050f4:	00f42400 	.word	0x00f42400
 80050f8:	007a1200 	.word	0x007a1200

080050fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80050fc:	b480      	push	{r7}
 80050fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005100:	4b03      	ldr	r3, [pc, #12]	; (8005110 <HAL_RCC_GetHCLKFreq+0x14>)
 8005102:	681b      	ldr	r3, [r3, #0]
}
 8005104:	4618      	mov	r0, r3
 8005106:	46bd      	mov	sp, r7
 8005108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510c:	4770      	bx	lr
 800510e:	bf00      	nop
 8005110:	20000008 	.word	0x20000008

08005114 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005114:	b580      	push	{r7, lr}
 8005116:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005118:	f7ff fff0 	bl	80050fc <HAL_RCC_GetHCLKFreq>
 800511c:	4602      	mov	r2, r0
 800511e:	4b05      	ldr	r3, [pc, #20]	; (8005134 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005120:	689b      	ldr	r3, [r3, #8]
 8005122:	0a9b      	lsrs	r3, r3, #10
 8005124:	f003 0307 	and.w	r3, r3, #7
 8005128:	4903      	ldr	r1, [pc, #12]	; (8005138 <HAL_RCC_GetPCLK1Freq+0x24>)
 800512a:	5ccb      	ldrb	r3, [r1, r3]
 800512c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005130:	4618      	mov	r0, r3
 8005132:	bd80      	pop	{r7, pc}
 8005134:	40023800 	.word	0x40023800
 8005138:	08007e64 	.word	0x08007e64

0800513c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800513c:	b580      	push	{r7, lr}
 800513e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005140:	f7ff ffdc 	bl	80050fc <HAL_RCC_GetHCLKFreq>
 8005144:	4602      	mov	r2, r0
 8005146:	4b05      	ldr	r3, [pc, #20]	; (800515c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005148:	689b      	ldr	r3, [r3, #8]
 800514a:	0b5b      	lsrs	r3, r3, #13
 800514c:	f003 0307 	and.w	r3, r3, #7
 8005150:	4903      	ldr	r1, [pc, #12]	; (8005160 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005152:	5ccb      	ldrb	r3, [r1, r3]
 8005154:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005158:	4618      	mov	r0, r3
 800515a:	bd80      	pop	{r7, pc}
 800515c:	40023800 	.word	0x40023800
 8005160:	08007e64 	.word	0x08007e64

08005164 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b086      	sub	sp, #24
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800516c:	2300      	movs	r3, #0
 800516e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005170:	2300      	movs	r3, #0
 8005172:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f003 0301 	and.w	r3, r3, #1
 800517c:	2b00      	cmp	r3, #0
 800517e:	d10b      	bne.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005188:	2b00      	cmp	r3, #0
 800518a:	d105      	bne.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8005194:	2b00      	cmp	r3, #0
 8005196:	d075      	beq.n	8005284 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005198:	4b91      	ldr	r3, [pc, #580]	; (80053e0 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800519a:	2200      	movs	r2, #0
 800519c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800519e:	f7fc ff73 	bl	8002088 <HAL_GetTick>
 80051a2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80051a4:	e008      	b.n	80051b8 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80051a6:	f7fc ff6f 	bl	8002088 <HAL_GetTick>
 80051aa:	4602      	mov	r2, r0
 80051ac:	697b      	ldr	r3, [r7, #20]
 80051ae:	1ad3      	subs	r3, r2, r3
 80051b0:	2b02      	cmp	r3, #2
 80051b2:	d901      	bls.n	80051b8 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80051b4:	2303      	movs	r3, #3
 80051b6:	e189      	b.n	80054cc <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80051b8:	4b8a      	ldr	r3, [pc, #552]	; (80053e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d1f0      	bne.n	80051a6 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f003 0301 	and.w	r3, r3, #1
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d009      	beq.n	80051e4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	685b      	ldr	r3, [r3, #4]
 80051d4:	019a      	lsls	r2, r3, #6
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	689b      	ldr	r3, [r3, #8]
 80051da:	071b      	lsls	r3, r3, #28
 80051dc:	4981      	ldr	r1, [pc, #516]	; (80053e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80051de:	4313      	orrs	r3, r2
 80051e0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f003 0302 	and.w	r3, r3, #2
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d01f      	beq.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80051f0:	4b7c      	ldr	r3, [pc, #496]	; (80053e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80051f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80051f6:	0f1b      	lsrs	r3, r3, #28
 80051f8:	f003 0307 	and.w	r3, r3, #7
 80051fc:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	685b      	ldr	r3, [r3, #4]
 8005202:	019a      	lsls	r2, r3, #6
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	68db      	ldr	r3, [r3, #12]
 8005208:	061b      	lsls	r3, r3, #24
 800520a:	431a      	orrs	r2, r3
 800520c:	693b      	ldr	r3, [r7, #16]
 800520e:	071b      	lsls	r3, r3, #28
 8005210:	4974      	ldr	r1, [pc, #464]	; (80053e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005212:	4313      	orrs	r3, r2
 8005214:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005218:	4b72      	ldr	r3, [pc, #456]	; (80053e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800521a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800521e:	f023 021f 	bic.w	r2, r3, #31
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	69db      	ldr	r3, [r3, #28]
 8005226:	3b01      	subs	r3, #1
 8005228:	496e      	ldr	r1, [pc, #440]	; (80053e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800522a:	4313      	orrs	r3, r2
 800522c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005238:	2b00      	cmp	r3, #0
 800523a:	d00d      	beq.n	8005258 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	685b      	ldr	r3, [r3, #4]
 8005240:	019a      	lsls	r2, r3, #6
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	68db      	ldr	r3, [r3, #12]
 8005246:	061b      	lsls	r3, r3, #24
 8005248:	431a      	orrs	r2, r3
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	689b      	ldr	r3, [r3, #8]
 800524e:	071b      	lsls	r3, r3, #28
 8005250:	4964      	ldr	r1, [pc, #400]	; (80053e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005252:	4313      	orrs	r3, r2
 8005254:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005258:	4b61      	ldr	r3, [pc, #388]	; (80053e0 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800525a:	2201      	movs	r2, #1
 800525c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800525e:	f7fc ff13 	bl	8002088 <HAL_GetTick>
 8005262:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005264:	e008      	b.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005266:	f7fc ff0f 	bl	8002088 <HAL_GetTick>
 800526a:	4602      	mov	r2, r0
 800526c:	697b      	ldr	r3, [r7, #20]
 800526e:	1ad3      	subs	r3, r2, r3
 8005270:	2b02      	cmp	r3, #2
 8005272:	d901      	bls.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005274:	2303      	movs	r3, #3
 8005276:	e129      	b.n	80054cc <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005278:	4b5a      	ldr	r3, [pc, #360]	; (80053e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005280:	2b00      	cmp	r3, #0
 8005282:	d0f0      	beq.n	8005266 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f003 0304 	and.w	r3, r3, #4
 800528c:	2b00      	cmp	r3, #0
 800528e:	d105      	bne.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005298:	2b00      	cmp	r3, #0
 800529a:	d079      	beq.n	8005390 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800529c:	4b52      	ldr	r3, [pc, #328]	; (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800529e:	2200      	movs	r2, #0
 80052a0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80052a2:	f7fc fef1 	bl	8002088 <HAL_GetTick>
 80052a6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80052a8:	e008      	b.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80052aa:	f7fc feed 	bl	8002088 <HAL_GetTick>
 80052ae:	4602      	mov	r2, r0
 80052b0:	697b      	ldr	r3, [r7, #20]
 80052b2:	1ad3      	subs	r3, r2, r3
 80052b4:	2b02      	cmp	r3, #2
 80052b6:	d901      	bls.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80052b8:	2303      	movs	r3, #3
 80052ba:	e107      	b.n	80054cc <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80052bc:	4b49      	ldr	r3, [pc, #292]	; (80053e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80052c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80052c8:	d0ef      	beq.n	80052aa <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f003 0304 	and.w	r3, r3, #4
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d020      	beq.n	8005318 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80052d6:	4b43      	ldr	r3, [pc, #268]	; (80053e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80052d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052dc:	0f1b      	lsrs	r3, r3, #28
 80052de:	f003 0307 	and.w	r3, r3, #7
 80052e2:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	691b      	ldr	r3, [r3, #16]
 80052e8:	019a      	lsls	r2, r3, #6
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	695b      	ldr	r3, [r3, #20]
 80052ee:	061b      	lsls	r3, r3, #24
 80052f0:	431a      	orrs	r2, r3
 80052f2:	693b      	ldr	r3, [r7, #16]
 80052f4:	071b      	lsls	r3, r3, #28
 80052f6:	493b      	ldr	r1, [pc, #236]	; (80053e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80052f8:	4313      	orrs	r3, r2
 80052fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80052fe:	4b39      	ldr	r3, [pc, #228]	; (80053e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005300:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005304:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6a1b      	ldr	r3, [r3, #32]
 800530c:	3b01      	subs	r3, #1
 800530e:	021b      	lsls	r3, r3, #8
 8005310:	4934      	ldr	r1, [pc, #208]	; (80053e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005312:	4313      	orrs	r3, r2
 8005314:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f003 0308 	and.w	r3, r3, #8
 8005320:	2b00      	cmp	r3, #0
 8005322:	d01e      	beq.n	8005362 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005324:	4b2f      	ldr	r3, [pc, #188]	; (80053e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005326:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800532a:	0e1b      	lsrs	r3, r3, #24
 800532c:	f003 030f 	and.w	r3, r3, #15
 8005330:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	691b      	ldr	r3, [r3, #16]
 8005336:	019a      	lsls	r2, r3, #6
 8005338:	693b      	ldr	r3, [r7, #16]
 800533a:	061b      	lsls	r3, r3, #24
 800533c:	431a      	orrs	r2, r3
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	699b      	ldr	r3, [r3, #24]
 8005342:	071b      	lsls	r3, r3, #28
 8005344:	4927      	ldr	r1, [pc, #156]	; (80053e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005346:	4313      	orrs	r3, r2
 8005348:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800534c:	4b25      	ldr	r3, [pc, #148]	; (80053e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800534e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005352:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800535a:	4922      	ldr	r1, [pc, #136]	; (80053e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800535c:	4313      	orrs	r3, r2
 800535e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005362:	4b21      	ldr	r3, [pc, #132]	; (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8005364:	2201      	movs	r2, #1
 8005366:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005368:	f7fc fe8e 	bl	8002088 <HAL_GetTick>
 800536c:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800536e:	e008      	b.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8005370:	f7fc fe8a 	bl	8002088 <HAL_GetTick>
 8005374:	4602      	mov	r2, r0
 8005376:	697b      	ldr	r3, [r7, #20]
 8005378:	1ad3      	subs	r3, r2, r3
 800537a:	2b02      	cmp	r3, #2
 800537c:	d901      	bls.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800537e:	2303      	movs	r3, #3
 8005380:	e0a4      	b.n	80054cc <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005382:	4b18      	ldr	r3, [pc, #96]	; (80053e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800538a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800538e:	d1ef      	bne.n	8005370 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f003 0320 	and.w	r3, r3, #32
 8005398:	2b00      	cmp	r3, #0
 800539a:	f000 808b 	beq.w	80054b4 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800539e:	2300      	movs	r3, #0
 80053a0:	60fb      	str	r3, [r7, #12]
 80053a2:	4b10      	ldr	r3, [pc, #64]	; (80053e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80053a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053a6:	4a0f      	ldr	r2, [pc, #60]	; (80053e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80053a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80053ac:	6413      	str	r3, [r2, #64]	; 0x40
 80053ae:	4b0d      	ldr	r3, [pc, #52]	; (80053e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80053b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053b6:	60fb      	str	r3, [r7, #12]
 80053b8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80053ba:	4b0c      	ldr	r3, [pc, #48]	; (80053ec <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	4a0b      	ldr	r2, [pc, #44]	; (80053ec <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80053c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80053c4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80053c6:	f7fc fe5f 	bl	8002088 <HAL_GetTick>
 80053ca:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80053cc:	e010      	b.n	80053f0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80053ce:	f7fc fe5b 	bl	8002088 <HAL_GetTick>
 80053d2:	4602      	mov	r2, r0
 80053d4:	697b      	ldr	r3, [r7, #20]
 80053d6:	1ad3      	subs	r3, r2, r3
 80053d8:	2b02      	cmp	r3, #2
 80053da:	d909      	bls.n	80053f0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 80053dc:	2303      	movs	r3, #3
 80053de:	e075      	b.n	80054cc <HAL_RCCEx_PeriphCLKConfig+0x368>
 80053e0:	42470068 	.word	0x42470068
 80053e4:	40023800 	.word	0x40023800
 80053e8:	42470070 	.word	0x42470070
 80053ec:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80053f0:	4b38      	ldr	r3, [pc, #224]	; (80054d4 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d0e8      	beq.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80053fc:	4b36      	ldr	r3, [pc, #216]	; (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80053fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005400:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005404:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005406:	693b      	ldr	r3, [r7, #16]
 8005408:	2b00      	cmp	r3, #0
 800540a:	d02f      	beq.n	800546c <HAL_RCCEx_PeriphCLKConfig+0x308>
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005410:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005414:	693a      	ldr	r2, [r7, #16]
 8005416:	429a      	cmp	r2, r3
 8005418:	d028      	beq.n	800546c <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800541a:	4b2f      	ldr	r3, [pc, #188]	; (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800541c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800541e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005422:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005424:	4b2d      	ldr	r3, [pc, #180]	; (80054dc <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8005426:	2201      	movs	r2, #1
 8005428:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800542a:	4b2c      	ldr	r3, [pc, #176]	; (80054dc <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800542c:	2200      	movs	r2, #0
 800542e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005430:	4a29      	ldr	r2, [pc, #164]	; (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005432:	693b      	ldr	r3, [r7, #16]
 8005434:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005436:	4b28      	ldr	r3, [pc, #160]	; (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005438:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800543a:	f003 0301 	and.w	r3, r3, #1
 800543e:	2b01      	cmp	r3, #1
 8005440:	d114      	bne.n	800546c <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005442:	f7fc fe21 	bl	8002088 <HAL_GetTick>
 8005446:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005448:	e00a      	b.n	8005460 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800544a:	f7fc fe1d 	bl	8002088 <HAL_GetTick>
 800544e:	4602      	mov	r2, r0
 8005450:	697b      	ldr	r3, [r7, #20]
 8005452:	1ad3      	subs	r3, r2, r3
 8005454:	f241 3288 	movw	r2, #5000	; 0x1388
 8005458:	4293      	cmp	r3, r2
 800545a:	d901      	bls.n	8005460 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 800545c:	2303      	movs	r3, #3
 800545e:	e035      	b.n	80054cc <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005460:	4b1d      	ldr	r3, [pc, #116]	; (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005462:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005464:	f003 0302 	and.w	r3, r3, #2
 8005468:	2b00      	cmp	r3, #0
 800546a:	d0ee      	beq.n	800544a <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005470:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005474:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005478:	d10d      	bne.n	8005496 <HAL_RCCEx_PeriphCLKConfig+0x332>
 800547a:	4b17      	ldr	r3, [pc, #92]	; (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800547c:	689b      	ldr	r3, [r3, #8]
 800547e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005486:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800548a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800548e:	4912      	ldr	r1, [pc, #72]	; (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005490:	4313      	orrs	r3, r2
 8005492:	608b      	str	r3, [r1, #8]
 8005494:	e005      	b.n	80054a2 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8005496:	4b10      	ldr	r3, [pc, #64]	; (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005498:	689b      	ldr	r3, [r3, #8]
 800549a:	4a0f      	ldr	r2, [pc, #60]	; (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800549c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80054a0:	6093      	str	r3, [r2, #8]
 80054a2:	4b0d      	ldr	r3, [pc, #52]	; (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80054a4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80054ae:	490a      	ldr	r1, [pc, #40]	; (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80054b0:	4313      	orrs	r3, r2
 80054b2:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f003 0310 	and.w	r3, r3, #16
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d004      	beq.n	80054ca <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 80054c6:	4b06      	ldr	r3, [pc, #24]	; (80054e0 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 80054c8:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 80054ca:	2300      	movs	r3, #0
}
 80054cc:	4618      	mov	r0, r3
 80054ce:	3718      	adds	r7, #24
 80054d0:	46bd      	mov	sp, r7
 80054d2:	bd80      	pop	{r7, pc}
 80054d4:	40007000 	.word	0x40007000
 80054d8:	40023800 	.word	0x40023800
 80054dc:	42470e40 	.word	0x42470e40
 80054e0:	424711e0 	.word	0x424711e0

080054e4 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b084      	sub	sp, #16
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80054ec:	2301      	movs	r3, #1
 80054ee:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d101      	bne.n	80054fa <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80054f6:	2301      	movs	r3, #1
 80054f8:	e066      	b.n	80055c8 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	7f5b      	ldrb	r3, [r3, #29]
 80054fe:	b2db      	uxtb	r3, r3
 8005500:	2b00      	cmp	r3, #0
 8005502:	d105      	bne.n	8005510 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2200      	movs	r2, #0
 8005508:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800550a:	6878      	ldr	r0, [r7, #4]
 800550c:	f7fc fa8e 	bl	8001a2c <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2202      	movs	r2, #2
 8005514:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	22ca      	movs	r2, #202	; 0xca
 800551c:	625a      	str	r2, [r3, #36]	; 0x24
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	2253      	movs	r2, #83	; 0x53
 8005524:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005526:	6878      	ldr	r0, [r7, #4]
 8005528:	f000 f9c1 	bl	80058ae <RTC_EnterInitMode>
 800552c:	4603      	mov	r3, r0
 800552e:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8005530:	7bfb      	ldrb	r3, [r7, #15]
 8005532:	2b00      	cmp	r3, #0
 8005534:	d12c      	bne.n	8005590 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	689b      	ldr	r3, [r3, #8]
 800553c:	687a      	ldr	r2, [r7, #4]
 800553e:	6812      	ldr	r2, [r2, #0]
 8005540:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005544:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005548:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	6899      	ldr	r1, [r3, #8]
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	685a      	ldr	r2, [r3, #4]
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	691b      	ldr	r3, [r3, #16]
 8005558:	431a      	orrs	r2, r3
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	695b      	ldr	r3, [r3, #20]
 800555e:	431a      	orrs	r2, r3
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	430a      	orrs	r2, r1
 8005566:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	687a      	ldr	r2, [r7, #4]
 800556e:	68d2      	ldr	r2, [r2, #12]
 8005570:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	6919      	ldr	r1, [r3, #16]
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	689b      	ldr	r3, [r3, #8]
 800557c:	041a      	lsls	r2, r3, #16
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	430a      	orrs	r2, r1
 8005584:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005586:	6878      	ldr	r0, [r7, #4]
 8005588:	f000 f9c8 	bl	800591c <RTC_ExitInitMode>
 800558c:	4603      	mov	r3, r0
 800558e:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8005590:	7bfb      	ldrb	r3, [r7, #15]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d113      	bne.n	80055be <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80055a4:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	699a      	ldr	r2, [r3, #24]
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	430a      	orrs	r2, r1
 80055b6:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2201      	movs	r2, #1
 80055bc:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	22ff      	movs	r2, #255	; 0xff
 80055c4:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 80055c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80055c8:	4618      	mov	r0, r3
 80055ca:	3710      	adds	r7, #16
 80055cc:	46bd      	mov	sp, r7
 80055ce:	bd80      	pop	{r7, pc}

080055d0 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80055d0:	b590      	push	{r4, r7, lr}
 80055d2:	b087      	sub	sp, #28
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	60f8      	str	r0, [r7, #12]
 80055d8:	60b9      	str	r1, [r7, #8]
 80055da:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80055dc:	2300      	movs	r3, #0
 80055de:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	7f1b      	ldrb	r3, [r3, #28]
 80055e4:	2b01      	cmp	r3, #1
 80055e6:	d101      	bne.n	80055ec <HAL_RTC_SetTime+0x1c>
 80055e8:	2302      	movs	r3, #2
 80055ea:	e087      	b.n	80056fc <HAL_RTC_SetTime+0x12c>
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	2201      	movs	r2, #1
 80055f0:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	2202      	movs	r2, #2
 80055f6:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d126      	bne.n	800564c <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	689b      	ldr	r3, [r3, #8]
 8005604:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005608:	2b00      	cmp	r3, #0
 800560a:	d102      	bne.n	8005612 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	2200      	movs	r2, #0
 8005610:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005612:	68bb      	ldr	r3, [r7, #8]
 8005614:	781b      	ldrb	r3, [r3, #0]
 8005616:	4618      	mov	r0, r3
 8005618:	f000 f9a5 	bl	8005966 <RTC_ByteToBcd2>
 800561c:	4603      	mov	r3, r0
 800561e:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005620:	68bb      	ldr	r3, [r7, #8]
 8005622:	785b      	ldrb	r3, [r3, #1]
 8005624:	4618      	mov	r0, r3
 8005626:	f000 f99e 	bl	8005966 <RTC_ByteToBcd2>
 800562a:	4603      	mov	r3, r0
 800562c:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800562e:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8005630:	68bb      	ldr	r3, [r7, #8]
 8005632:	789b      	ldrb	r3, [r3, #2]
 8005634:	4618      	mov	r0, r3
 8005636:	f000 f996 	bl	8005966 <RTC_ByteToBcd2>
 800563a:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800563c:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	78db      	ldrb	r3, [r3, #3]
 8005644:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005646:	4313      	orrs	r3, r2
 8005648:	617b      	str	r3, [r7, #20]
 800564a:	e018      	b.n	800567e <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	689b      	ldr	r3, [r3, #8]
 8005652:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005656:	2b00      	cmp	r3, #0
 8005658:	d102      	bne.n	8005660 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800565a:	68bb      	ldr	r3, [r7, #8]
 800565c:	2200      	movs	r2, #0
 800565e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005660:	68bb      	ldr	r3, [r7, #8]
 8005662:	781b      	ldrb	r3, [r3, #0]
 8005664:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005666:	68bb      	ldr	r3, [r7, #8]
 8005668:	785b      	ldrb	r3, [r3, #1]
 800566a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800566c:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800566e:	68ba      	ldr	r2, [r7, #8]
 8005670:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005672:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005674:	68bb      	ldr	r3, [r7, #8]
 8005676:	78db      	ldrb	r3, [r3, #3]
 8005678:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800567a:	4313      	orrs	r3, r2
 800567c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	22ca      	movs	r2, #202	; 0xca
 8005684:	625a      	str	r2, [r3, #36]	; 0x24
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	2253      	movs	r2, #83	; 0x53
 800568c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800568e:	68f8      	ldr	r0, [r7, #12]
 8005690:	f000 f90d 	bl	80058ae <RTC_EnterInitMode>
 8005694:	4603      	mov	r3, r0
 8005696:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8005698:	7cfb      	ldrb	r3, [r7, #19]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d120      	bne.n	80056e0 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681a      	ldr	r2, [r3, #0]
 80056a2:	697b      	ldr	r3, [r7, #20]
 80056a4:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80056a8:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80056ac:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	689a      	ldr	r2, [r3, #8]
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80056bc:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	6899      	ldr	r1, [r3, #8]
 80056c4:	68bb      	ldr	r3, [r7, #8]
 80056c6:	68da      	ldr	r2, [r3, #12]
 80056c8:	68bb      	ldr	r3, [r7, #8]
 80056ca:	691b      	ldr	r3, [r3, #16]
 80056cc:	431a      	orrs	r2, r3
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	430a      	orrs	r2, r1
 80056d4:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80056d6:	68f8      	ldr	r0, [r7, #12]
 80056d8:	f000 f920 	bl	800591c <RTC_ExitInitMode>
 80056dc:	4603      	mov	r3, r0
 80056de:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80056e0:	7cfb      	ldrb	r3, [r7, #19]
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d102      	bne.n	80056ec <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	2201      	movs	r2, #1
 80056ea:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	22ff      	movs	r2, #255	; 0xff
 80056f2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	2200      	movs	r2, #0
 80056f8:	771a      	strb	r2, [r3, #28]

  return status;
 80056fa:	7cfb      	ldrb	r3, [r7, #19]
}
 80056fc:	4618      	mov	r0, r3
 80056fe:	371c      	adds	r7, #28
 8005700:	46bd      	mov	sp, r7
 8005702:	bd90      	pop	{r4, r7, pc}

08005704 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005704:	b580      	push	{r7, lr}
 8005706:	b086      	sub	sp, #24
 8005708:	af00      	add	r7, sp, #0
 800570a:	60f8      	str	r0, [r7, #12]
 800570c:	60b9      	str	r1, [r7, #8]
 800570e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005710:	2300      	movs	r3, #0
 8005712:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800571a:	68bb      	ldr	r3, [r7, #8]
 800571c:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	691b      	ldr	r3, [r3, #16]
 8005724:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8005728:	68bb      	ldr	r3, [r7, #8]
 800572a:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005736:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800573a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800573c:	697b      	ldr	r3, [r7, #20]
 800573e:	0c1b      	lsrs	r3, r3, #16
 8005740:	b2db      	uxtb	r3, r3
 8005742:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005746:	b2da      	uxtb	r2, r3
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800574c:	697b      	ldr	r3, [r7, #20]
 800574e:	0a1b      	lsrs	r3, r3, #8
 8005750:	b2db      	uxtb	r3, r3
 8005752:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005756:	b2da      	uxtb	r2, r3
 8005758:	68bb      	ldr	r3, [r7, #8]
 800575a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 800575c:	697b      	ldr	r3, [r7, #20]
 800575e:	b2db      	uxtb	r3, r3
 8005760:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005764:	b2da      	uxtb	r2, r3
 8005766:	68bb      	ldr	r3, [r7, #8]
 8005768:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800576a:	697b      	ldr	r3, [r7, #20]
 800576c:	0d9b      	lsrs	r3, r3, #22
 800576e:	b2db      	uxtb	r3, r3
 8005770:	f003 0301 	and.w	r3, r3, #1
 8005774:	b2da      	uxtb	r2, r3
 8005776:	68bb      	ldr	r3, [r7, #8]
 8005778:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2b00      	cmp	r3, #0
 800577e:	d11a      	bne.n	80057b6 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8005780:	68bb      	ldr	r3, [r7, #8]
 8005782:	781b      	ldrb	r3, [r3, #0]
 8005784:	4618      	mov	r0, r3
 8005786:	f000 f90b 	bl	80059a0 <RTC_Bcd2ToByte>
 800578a:	4603      	mov	r3, r0
 800578c:	461a      	mov	r2, r3
 800578e:	68bb      	ldr	r3, [r7, #8]
 8005790:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8005792:	68bb      	ldr	r3, [r7, #8]
 8005794:	785b      	ldrb	r3, [r3, #1]
 8005796:	4618      	mov	r0, r3
 8005798:	f000 f902 	bl	80059a0 <RTC_Bcd2ToByte>
 800579c:	4603      	mov	r3, r0
 800579e:	461a      	mov	r2, r3
 80057a0:	68bb      	ldr	r3, [r7, #8]
 80057a2:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	789b      	ldrb	r3, [r3, #2]
 80057a8:	4618      	mov	r0, r3
 80057aa:	f000 f8f9 	bl	80059a0 <RTC_Bcd2ToByte>
 80057ae:	4603      	mov	r3, r0
 80057b0:	461a      	mov	r2, r3
 80057b2:	68bb      	ldr	r3, [r7, #8]
 80057b4:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80057b6:	2300      	movs	r3, #0
}
 80057b8:	4618      	mov	r0, r3
 80057ba:	3718      	adds	r7, #24
 80057bc:	46bd      	mov	sp, r7
 80057be:	bd80      	pop	{r7, pc}

080057c0 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b086      	sub	sp, #24
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	60f8      	str	r0, [r7, #12]
 80057c8:	60b9      	str	r1, [r7, #8]
 80057ca:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80057cc:	2300      	movs	r3, #0
 80057ce:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	685b      	ldr	r3, [r3, #4]
 80057d6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80057da:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80057de:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80057e0:	697b      	ldr	r3, [r7, #20]
 80057e2:	0c1b      	lsrs	r3, r3, #16
 80057e4:	b2da      	uxtb	r2, r3
 80057e6:	68bb      	ldr	r3, [r7, #8]
 80057e8:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80057ea:	697b      	ldr	r3, [r7, #20]
 80057ec:	0a1b      	lsrs	r3, r3, #8
 80057ee:	b2db      	uxtb	r3, r3
 80057f0:	f003 031f 	and.w	r3, r3, #31
 80057f4:	b2da      	uxtb	r2, r3
 80057f6:	68bb      	ldr	r3, [r7, #8]
 80057f8:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80057fa:	697b      	ldr	r3, [r7, #20]
 80057fc:	b2db      	uxtb	r3, r3
 80057fe:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005802:	b2da      	uxtb	r2, r3
 8005804:	68bb      	ldr	r3, [r7, #8]
 8005806:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8005808:	697b      	ldr	r3, [r7, #20]
 800580a:	0b5b      	lsrs	r3, r3, #13
 800580c:	b2db      	uxtb	r3, r3
 800580e:	f003 0307 	and.w	r3, r3, #7
 8005812:	b2da      	uxtb	r2, r3
 8005814:	68bb      	ldr	r3, [r7, #8]
 8005816:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d11a      	bne.n	8005854 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800581e:	68bb      	ldr	r3, [r7, #8]
 8005820:	78db      	ldrb	r3, [r3, #3]
 8005822:	4618      	mov	r0, r3
 8005824:	f000 f8bc 	bl	80059a0 <RTC_Bcd2ToByte>
 8005828:	4603      	mov	r3, r0
 800582a:	461a      	mov	r2, r3
 800582c:	68bb      	ldr	r3, [r7, #8]
 800582e:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005830:	68bb      	ldr	r3, [r7, #8]
 8005832:	785b      	ldrb	r3, [r3, #1]
 8005834:	4618      	mov	r0, r3
 8005836:	f000 f8b3 	bl	80059a0 <RTC_Bcd2ToByte>
 800583a:	4603      	mov	r3, r0
 800583c:	461a      	mov	r2, r3
 800583e:	68bb      	ldr	r3, [r7, #8]
 8005840:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	789b      	ldrb	r3, [r3, #2]
 8005846:	4618      	mov	r0, r3
 8005848:	f000 f8aa 	bl	80059a0 <RTC_Bcd2ToByte>
 800584c:	4603      	mov	r3, r0
 800584e:	461a      	mov	r2, r3
 8005850:	68bb      	ldr	r3, [r7, #8]
 8005852:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8005854:	2300      	movs	r3, #0
}
 8005856:	4618      	mov	r0, r3
 8005858:	3718      	adds	r7, #24
 800585a:	46bd      	mov	sp, r7
 800585c:	bd80      	pop	{r7, pc}

0800585e <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800585e:	b580      	push	{r7, lr}
 8005860:	b084      	sub	sp, #16
 8005862:	af00      	add	r7, sp, #0
 8005864:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005866:	2300      	movs	r3, #0
 8005868:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	68da      	ldr	r2, [r3, #12]
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005878:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800587a:	f7fc fc05 	bl	8002088 <HAL_GetTick>
 800587e:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005880:	e009      	b.n	8005896 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005882:	f7fc fc01 	bl	8002088 <HAL_GetTick>
 8005886:	4602      	mov	r2, r0
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	1ad3      	subs	r3, r2, r3
 800588c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005890:	d901      	bls.n	8005896 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8005892:	2303      	movs	r3, #3
 8005894:	e007      	b.n	80058a6 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	68db      	ldr	r3, [r3, #12]
 800589c:	f003 0320 	and.w	r3, r3, #32
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d0ee      	beq.n	8005882 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 80058a4:	2300      	movs	r3, #0
}
 80058a6:	4618      	mov	r0, r3
 80058a8:	3710      	adds	r7, #16
 80058aa:	46bd      	mov	sp, r7
 80058ac:	bd80      	pop	{r7, pc}

080058ae <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80058ae:	b580      	push	{r7, lr}
 80058b0:	b084      	sub	sp, #16
 80058b2:	af00      	add	r7, sp, #0
 80058b4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80058b6:	2300      	movs	r3, #0
 80058b8:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80058ba:	2300      	movs	r3, #0
 80058bc:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	68db      	ldr	r3, [r3, #12]
 80058c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d122      	bne.n	8005912 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	68da      	ldr	r2, [r3, #12]
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80058da:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80058dc:	f7fc fbd4 	bl	8002088 <HAL_GetTick>
 80058e0:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80058e2:	e00c      	b.n	80058fe <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80058e4:	f7fc fbd0 	bl	8002088 <HAL_GetTick>
 80058e8:	4602      	mov	r2, r0
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	1ad3      	subs	r3, r2, r3
 80058ee:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80058f2:	d904      	bls.n	80058fe <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2204      	movs	r2, #4
 80058f8:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80058fa:	2301      	movs	r3, #1
 80058fc:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	68db      	ldr	r3, [r3, #12]
 8005904:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005908:	2b00      	cmp	r3, #0
 800590a:	d102      	bne.n	8005912 <RTC_EnterInitMode+0x64>
 800590c:	7bfb      	ldrb	r3, [r7, #15]
 800590e:	2b01      	cmp	r3, #1
 8005910:	d1e8      	bne.n	80058e4 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8005912:	7bfb      	ldrb	r3, [r7, #15]
}
 8005914:	4618      	mov	r0, r3
 8005916:	3710      	adds	r7, #16
 8005918:	46bd      	mov	sp, r7
 800591a:	bd80      	pop	{r7, pc}

0800591c <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b084      	sub	sp, #16
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005924:	2300      	movs	r3, #0
 8005926:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	68da      	ldr	r2, [r3, #12]
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005936:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	689b      	ldr	r3, [r3, #8]
 800593e:	f003 0320 	and.w	r3, r3, #32
 8005942:	2b00      	cmp	r3, #0
 8005944:	d10a      	bne.n	800595c <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005946:	6878      	ldr	r0, [r7, #4]
 8005948:	f7ff ff89 	bl	800585e <HAL_RTC_WaitForSynchro>
 800594c:	4603      	mov	r3, r0
 800594e:	2b00      	cmp	r3, #0
 8005950:	d004      	beq.n	800595c <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	2204      	movs	r2, #4
 8005956:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8005958:	2301      	movs	r3, #1
 800595a:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800595c:	7bfb      	ldrb	r3, [r7, #15]
}
 800595e:	4618      	mov	r0, r3
 8005960:	3710      	adds	r7, #16
 8005962:	46bd      	mov	sp, r7
 8005964:	bd80      	pop	{r7, pc}

08005966 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8005966:	b480      	push	{r7}
 8005968:	b085      	sub	sp, #20
 800596a:	af00      	add	r7, sp, #0
 800596c:	4603      	mov	r3, r0
 800596e:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 8005970:	2300      	movs	r3, #0
 8005972:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 8005974:	e005      	b.n	8005982 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8005976:	7bfb      	ldrb	r3, [r7, #15]
 8005978:	3301      	adds	r3, #1
 800597a:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 800597c:	79fb      	ldrb	r3, [r7, #7]
 800597e:	3b0a      	subs	r3, #10
 8005980:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8005982:	79fb      	ldrb	r3, [r7, #7]
 8005984:	2b09      	cmp	r3, #9
 8005986:	d8f6      	bhi.n	8005976 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8005988:	7bfb      	ldrb	r3, [r7, #15]
 800598a:	011b      	lsls	r3, r3, #4
 800598c:	b2da      	uxtb	r2, r3
 800598e:	79fb      	ldrb	r3, [r7, #7]
 8005990:	4313      	orrs	r3, r2
 8005992:	b2db      	uxtb	r3, r3
}
 8005994:	4618      	mov	r0, r3
 8005996:	3714      	adds	r7, #20
 8005998:	46bd      	mov	sp, r7
 800599a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599e:	4770      	bx	lr

080059a0 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 80059a0:	b480      	push	{r7}
 80059a2:	b085      	sub	sp, #20
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	4603      	mov	r3, r0
 80059a8:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 80059aa:	2300      	movs	r3, #0
 80059ac:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 80059ae:	79fb      	ldrb	r3, [r7, #7]
 80059b0:	091b      	lsrs	r3, r3, #4
 80059b2:	b2db      	uxtb	r3, r3
 80059b4:	461a      	mov	r2, r3
 80059b6:	0092      	lsls	r2, r2, #2
 80059b8:	4413      	add	r3, r2
 80059ba:	005b      	lsls	r3, r3, #1
 80059bc:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 80059be:	79fb      	ldrb	r3, [r7, #7]
 80059c0:	f003 030f 	and.w	r3, r3, #15
 80059c4:	b2da      	uxtb	r2, r3
 80059c6:	7bfb      	ldrb	r3, [r7, #15]
 80059c8:	4413      	add	r3, r2
 80059ca:	b2db      	uxtb	r3, r3
}
 80059cc:	4618      	mov	r0, r3
 80059ce:	3714      	adds	r7, #20
 80059d0:	46bd      	mov	sp, r7
 80059d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d6:	4770      	bx	lr

080059d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	b082      	sub	sp, #8
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d101      	bne.n	80059ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80059e6:	2301      	movs	r3, #1
 80059e8:	e041      	b.n	8005a6e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059f0:	b2db      	uxtb	r3, r3
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d106      	bne.n	8005a04 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2200      	movs	r2, #0
 80059fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80059fe:	6878      	ldr	r0, [r7, #4]
 8005a00:	f7fc f960 	bl	8001cc4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2202      	movs	r2, #2
 8005a08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681a      	ldr	r2, [r3, #0]
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	3304      	adds	r3, #4
 8005a14:	4619      	mov	r1, r3
 8005a16:	4610      	mov	r0, r2
 8005a18:	f000 fb48 	bl	80060ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2201      	movs	r2, #1
 8005a20:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2201      	movs	r2, #1
 8005a28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2201      	movs	r2, #1
 8005a30:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2201      	movs	r2, #1
 8005a38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2201      	movs	r2, #1
 8005a40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2201      	movs	r2, #1
 8005a48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2201      	movs	r2, #1
 8005a50:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2201      	movs	r2, #1
 8005a58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2201      	movs	r2, #1
 8005a60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2201      	movs	r2, #1
 8005a68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005a6c:	2300      	movs	r3, #0
}
 8005a6e:	4618      	mov	r0, r3
 8005a70:	3708      	adds	r7, #8
 8005a72:	46bd      	mov	sp, r7
 8005a74:	bd80      	pop	{r7, pc}

08005a76 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005a76:	b580      	push	{r7, lr}
 8005a78:	b082      	sub	sp, #8
 8005a7a:	af00      	add	r7, sp, #0
 8005a7c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d101      	bne.n	8005a88 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005a84:	2301      	movs	r3, #1
 8005a86:	e041      	b.n	8005b0c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a8e:	b2db      	uxtb	r3, r3
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d106      	bne.n	8005aa2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2200      	movs	r2, #0
 8005a98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005a9c:	6878      	ldr	r0, [r7, #4]
 8005a9e:	f000 f839 	bl	8005b14 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2202      	movs	r2, #2
 8005aa6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681a      	ldr	r2, [r3, #0]
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	3304      	adds	r3, #4
 8005ab2:	4619      	mov	r1, r3
 8005ab4:	4610      	mov	r0, r2
 8005ab6:	f000 faf9 	bl	80060ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	2201      	movs	r2, #1
 8005abe:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2201      	movs	r2, #1
 8005ac6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	2201      	movs	r2, #1
 8005ace:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2201      	movs	r2, #1
 8005ad6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2201      	movs	r2, #1
 8005ade:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2201      	movs	r2, #1
 8005ae6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2201      	movs	r2, #1
 8005aee:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2201      	movs	r2, #1
 8005af6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2201      	movs	r2, #1
 8005afe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2201      	movs	r2, #1
 8005b06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005b0a:	2300      	movs	r3, #0
}
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	3708      	adds	r7, #8
 8005b10:	46bd      	mov	sp, r7
 8005b12:	bd80      	pop	{r7, pc}

08005b14 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005b14:	b480      	push	{r7}
 8005b16:	b083      	sub	sp, #12
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005b1c:	bf00      	nop
 8005b1e:	370c      	adds	r7, #12
 8005b20:	46bd      	mov	sp, r7
 8005b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b26:	4770      	bx	lr

08005b28 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005b28:	b580      	push	{r7, lr}
 8005b2a:	b084      	sub	sp, #16
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
 8005b30:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d109      	bne.n	8005b4c <HAL_TIM_PWM_Start+0x24>
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005b3e:	b2db      	uxtb	r3, r3
 8005b40:	2b01      	cmp	r3, #1
 8005b42:	bf14      	ite	ne
 8005b44:	2301      	movne	r3, #1
 8005b46:	2300      	moveq	r3, #0
 8005b48:	b2db      	uxtb	r3, r3
 8005b4a:	e022      	b.n	8005b92 <HAL_TIM_PWM_Start+0x6a>
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	2b04      	cmp	r3, #4
 8005b50:	d109      	bne.n	8005b66 <HAL_TIM_PWM_Start+0x3e>
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005b58:	b2db      	uxtb	r3, r3
 8005b5a:	2b01      	cmp	r3, #1
 8005b5c:	bf14      	ite	ne
 8005b5e:	2301      	movne	r3, #1
 8005b60:	2300      	moveq	r3, #0
 8005b62:	b2db      	uxtb	r3, r3
 8005b64:	e015      	b.n	8005b92 <HAL_TIM_PWM_Start+0x6a>
 8005b66:	683b      	ldr	r3, [r7, #0]
 8005b68:	2b08      	cmp	r3, #8
 8005b6a:	d109      	bne.n	8005b80 <HAL_TIM_PWM_Start+0x58>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005b72:	b2db      	uxtb	r3, r3
 8005b74:	2b01      	cmp	r3, #1
 8005b76:	bf14      	ite	ne
 8005b78:	2301      	movne	r3, #1
 8005b7a:	2300      	moveq	r3, #0
 8005b7c:	b2db      	uxtb	r3, r3
 8005b7e:	e008      	b.n	8005b92 <HAL_TIM_PWM_Start+0x6a>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005b86:	b2db      	uxtb	r3, r3
 8005b88:	2b01      	cmp	r3, #1
 8005b8a:	bf14      	ite	ne
 8005b8c:	2301      	movne	r3, #1
 8005b8e:	2300      	moveq	r3, #0
 8005b90:	b2db      	uxtb	r3, r3
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d001      	beq.n	8005b9a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005b96:	2301      	movs	r3, #1
 8005b98:	e07c      	b.n	8005c94 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b9a:	683b      	ldr	r3, [r7, #0]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d104      	bne.n	8005baa <HAL_TIM_PWM_Start+0x82>
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2202      	movs	r2, #2
 8005ba4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005ba8:	e013      	b.n	8005bd2 <HAL_TIM_PWM_Start+0xaa>
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	2b04      	cmp	r3, #4
 8005bae:	d104      	bne.n	8005bba <HAL_TIM_PWM_Start+0x92>
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2202      	movs	r2, #2
 8005bb4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005bb8:	e00b      	b.n	8005bd2 <HAL_TIM_PWM_Start+0xaa>
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	2b08      	cmp	r3, #8
 8005bbe:	d104      	bne.n	8005bca <HAL_TIM_PWM_Start+0xa2>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2202      	movs	r2, #2
 8005bc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005bc8:	e003      	b.n	8005bd2 <HAL_TIM_PWM_Start+0xaa>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2202      	movs	r2, #2
 8005bce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	2201      	movs	r2, #1
 8005bd8:	6839      	ldr	r1, [r7, #0]
 8005bda:	4618      	mov	r0, r3
 8005bdc:	f000 fd50 	bl	8006680 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	4a2d      	ldr	r2, [pc, #180]	; (8005c9c <HAL_TIM_PWM_Start+0x174>)
 8005be6:	4293      	cmp	r3, r2
 8005be8:	d004      	beq.n	8005bf4 <HAL_TIM_PWM_Start+0xcc>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	4a2c      	ldr	r2, [pc, #176]	; (8005ca0 <HAL_TIM_PWM_Start+0x178>)
 8005bf0:	4293      	cmp	r3, r2
 8005bf2:	d101      	bne.n	8005bf8 <HAL_TIM_PWM_Start+0xd0>
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	e000      	b.n	8005bfa <HAL_TIM_PWM_Start+0xd2>
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d007      	beq.n	8005c0e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005c0c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	4a22      	ldr	r2, [pc, #136]	; (8005c9c <HAL_TIM_PWM_Start+0x174>)
 8005c14:	4293      	cmp	r3, r2
 8005c16:	d022      	beq.n	8005c5e <HAL_TIM_PWM_Start+0x136>
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c20:	d01d      	beq.n	8005c5e <HAL_TIM_PWM_Start+0x136>
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	4a1f      	ldr	r2, [pc, #124]	; (8005ca4 <HAL_TIM_PWM_Start+0x17c>)
 8005c28:	4293      	cmp	r3, r2
 8005c2a:	d018      	beq.n	8005c5e <HAL_TIM_PWM_Start+0x136>
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	4a1d      	ldr	r2, [pc, #116]	; (8005ca8 <HAL_TIM_PWM_Start+0x180>)
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d013      	beq.n	8005c5e <HAL_TIM_PWM_Start+0x136>
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	4a1c      	ldr	r2, [pc, #112]	; (8005cac <HAL_TIM_PWM_Start+0x184>)
 8005c3c:	4293      	cmp	r3, r2
 8005c3e:	d00e      	beq.n	8005c5e <HAL_TIM_PWM_Start+0x136>
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	4a16      	ldr	r2, [pc, #88]	; (8005ca0 <HAL_TIM_PWM_Start+0x178>)
 8005c46:	4293      	cmp	r3, r2
 8005c48:	d009      	beq.n	8005c5e <HAL_TIM_PWM_Start+0x136>
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	4a18      	ldr	r2, [pc, #96]	; (8005cb0 <HAL_TIM_PWM_Start+0x188>)
 8005c50:	4293      	cmp	r3, r2
 8005c52:	d004      	beq.n	8005c5e <HAL_TIM_PWM_Start+0x136>
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	4a16      	ldr	r2, [pc, #88]	; (8005cb4 <HAL_TIM_PWM_Start+0x18c>)
 8005c5a:	4293      	cmp	r3, r2
 8005c5c:	d111      	bne.n	8005c82 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	689b      	ldr	r3, [r3, #8]
 8005c64:	f003 0307 	and.w	r3, r3, #7
 8005c68:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	2b06      	cmp	r3, #6
 8005c6e:	d010      	beq.n	8005c92 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	681a      	ldr	r2, [r3, #0]
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f042 0201 	orr.w	r2, r2, #1
 8005c7e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c80:	e007      	b.n	8005c92 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	681a      	ldr	r2, [r3, #0]
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f042 0201 	orr.w	r2, r2, #1
 8005c90:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005c92:	2300      	movs	r3, #0
}
 8005c94:	4618      	mov	r0, r3
 8005c96:	3710      	adds	r7, #16
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	bd80      	pop	{r7, pc}
 8005c9c:	40010000 	.word	0x40010000
 8005ca0:	40010400 	.word	0x40010400
 8005ca4:	40000400 	.word	0x40000400
 8005ca8:	40000800 	.word	0x40000800
 8005cac:	40000c00 	.word	0x40000c00
 8005cb0:	40014000 	.word	0x40014000
 8005cb4:	40001800 	.word	0x40001800

08005cb8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b082      	sub	sp, #8
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
 8005cc0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	6839      	ldr	r1, [r7, #0]
 8005cca:	4618      	mov	r0, r3
 8005ccc:	f000 fcd8 	bl	8006680 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	4a2e      	ldr	r2, [pc, #184]	; (8005d90 <HAL_TIM_PWM_Stop+0xd8>)
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d004      	beq.n	8005ce4 <HAL_TIM_PWM_Stop+0x2c>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	4a2d      	ldr	r2, [pc, #180]	; (8005d94 <HAL_TIM_PWM_Stop+0xdc>)
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	d101      	bne.n	8005ce8 <HAL_TIM_PWM_Stop+0x30>
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	e000      	b.n	8005cea <HAL_TIM_PWM_Stop+0x32>
 8005ce8:	2300      	movs	r3, #0
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d017      	beq.n	8005d1e <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	6a1a      	ldr	r2, [r3, #32]
 8005cf4:	f241 1311 	movw	r3, #4369	; 0x1111
 8005cf8:	4013      	ands	r3, r2
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d10f      	bne.n	8005d1e <HAL_TIM_PWM_Stop+0x66>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	6a1a      	ldr	r2, [r3, #32]
 8005d04:	f240 4344 	movw	r3, #1092	; 0x444
 8005d08:	4013      	ands	r3, r2
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d107      	bne.n	8005d1e <HAL_TIM_PWM_Stop+0x66>
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005d1c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	6a1a      	ldr	r2, [r3, #32]
 8005d24:	f241 1311 	movw	r3, #4369	; 0x1111
 8005d28:	4013      	ands	r3, r2
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d10f      	bne.n	8005d4e <HAL_TIM_PWM_Stop+0x96>
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	6a1a      	ldr	r2, [r3, #32]
 8005d34:	f240 4344 	movw	r3, #1092	; 0x444
 8005d38:	4013      	ands	r3, r2
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d107      	bne.n	8005d4e <HAL_TIM_PWM_Stop+0x96>
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	681a      	ldr	r2, [r3, #0]
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f022 0201 	bic.w	r2, r2, #1
 8005d4c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005d4e:	683b      	ldr	r3, [r7, #0]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d104      	bne.n	8005d5e <HAL_TIM_PWM_Stop+0xa6>
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2201      	movs	r2, #1
 8005d58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005d5c:	e013      	b.n	8005d86 <HAL_TIM_PWM_Stop+0xce>
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	2b04      	cmp	r3, #4
 8005d62:	d104      	bne.n	8005d6e <HAL_TIM_PWM_Stop+0xb6>
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2201      	movs	r2, #1
 8005d68:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005d6c:	e00b      	b.n	8005d86 <HAL_TIM_PWM_Stop+0xce>
 8005d6e:	683b      	ldr	r3, [r7, #0]
 8005d70:	2b08      	cmp	r3, #8
 8005d72:	d104      	bne.n	8005d7e <HAL_TIM_PWM_Stop+0xc6>
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2201      	movs	r2, #1
 8005d78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005d7c:	e003      	b.n	8005d86 <HAL_TIM_PWM_Stop+0xce>
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	2201      	movs	r2, #1
 8005d82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8005d86:	2300      	movs	r3, #0
}
 8005d88:	4618      	mov	r0, r3
 8005d8a:	3708      	adds	r7, #8
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	bd80      	pop	{r7, pc}
 8005d90:	40010000 	.word	0x40010000
 8005d94:	40010400 	.word	0x40010400

08005d98 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005d98:	b580      	push	{r7, lr}
 8005d9a:	b086      	sub	sp, #24
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	60f8      	str	r0, [r7, #12]
 8005da0:	60b9      	str	r1, [r7, #8]
 8005da2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005da4:	2300      	movs	r3, #0
 8005da6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005dae:	2b01      	cmp	r3, #1
 8005db0:	d101      	bne.n	8005db6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005db2:	2302      	movs	r3, #2
 8005db4:	e0ae      	b.n	8005f14 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	2201      	movs	r2, #1
 8005dba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2b0c      	cmp	r3, #12
 8005dc2:	f200 809f 	bhi.w	8005f04 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005dc6:	a201      	add	r2, pc, #4	; (adr r2, 8005dcc <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005dc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dcc:	08005e01 	.word	0x08005e01
 8005dd0:	08005f05 	.word	0x08005f05
 8005dd4:	08005f05 	.word	0x08005f05
 8005dd8:	08005f05 	.word	0x08005f05
 8005ddc:	08005e41 	.word	0x08005e41
 8005de0:	08005f05 	.word	0x08005f05
 8005de4:	08005f05 	.word	0x08005f05
 8005de8:	08005f05 	.word	0x08005f05
 8005dec:	08005e83 	.word	0x08005e83
 8005df0:	08005f05 	.word	0x08005f05
 8005df4:	08005f05 	.word	0x08005f05
 8005df8:	08005f05 	.word	0x08005f05
 8005dfc:	08005ec3 	.word	0x08005ec3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	68b9      	ldr	r1, [r7, #8]
 8005e06:	4618      	mov	r0, r3
 8005e08:	f000 f9f0 	bl	80061ec <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	699a      	ldr	r2, [r3, #24]
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f042 0208 	orr.w	r2, r2, #8
 8005e1a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	699a      	ldr	r2, [r3, #24]
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f022 0204 	bic.w	r2, r2, #4
 8005e2a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	6999      	ldr	r1, [r3, #24]
 8005e32:	68bb      	ldr	r3, [r7, #8]
 8005e34:	691a      	ldr	r2, [r3, #16]
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	430a      	orrs	r2, r1
 8005e3c:	619a      	str	r2, [r3, #24]
      break;
 8005e3e:	e064      	b.n	8005f0a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	68b9      	ldr	r1, [r7, #8]
 8005e46:	4618      	mov	r0, r3
 8005e48:	f000 fa40 	bl	80062cc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	699a      	ldr	r2, [r3, #24]
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005e5a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	699a      	ldr	r2, [r3, #24]
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e6a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	6999      	ldr	r1, [r3, #24]
 8005e72:	68bb      	ldr	r3, [r7, #8]
 8005e74:	691b      	ldr	r3, [r3, #16]
 8005e76:	021a      	lsls	r2, r3, #8
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	430a      	orrs	r2, r1
 8005e7e:	619a      	str	r2, [r3, #24]
      break;
 8005e80:	e043      	b.n	8005f0a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	68b9      	ldr	r1, [r7, #8]
 8005e88:	4618      	mov	r0, r3
 8005e8a:	f000 fa95 	bl	80063b8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	69da      	ldr	r2, [r3, #28]
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f042 0208 	orr.w	r2, r2, #8
 8005e9c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	69da      	ldr	r2, [r3, #28]
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f022 0204 	bic.w	r2, r2, #4
 8005eac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	69d9      	ldr	r1, [r3, #28]
 8005eb4:	68bb      	ldr	r3, [r7, #8]
 8005eb6:	691a      	ldr	r2, [r3, #16]
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	430a      	orrs	r2, r1
 8005ebe:	61da      	str	r2, [r3, #28]
      break;
 8005ec0:	e023      	b.n	8005f0a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	68b9      	ldr	r1, [r7, #8]
 8005ec8:	4618      	mov	r0, r3
 8005eca:	f000 fae9 	bl	80064a0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	69da      	ldr	r2, [r3, #28]
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005edc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	69da      	ldr	r2, [r3, #28]
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005eec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	69d9      	ldr	r1, [r3, #28]
 8005ef4:	68bb      	ldr	r3, [r7, #8]
 8005ef6:	691b      	ldr	r3, [r3, #16]
 8005ef8:	021a      	lsls	r2, r3, #8
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	430a      	orrs	r2, r1
 8005f00:	61da      	str	r2, [r3, #28]
      break;
 8005f02:	e002      	b.n	8005f0a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005f04:	2301      	movs	r3, #1
 8005f06:	75fb      	strb	r3, [r7, #23]
      break;
 8005f08:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005f12:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f14:	4618      	mov	r0, r3
 8005f16:	3718      	adds	r7, #24
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	bd80      	pop	{r7, pc}

08005f1c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b084      	sub	sp, #16
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
 8005f24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005f26:	2300      	movs	r3, #0
 8005f28:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f30:	2b01      	cmp	r3, #1
 8005f32:	d101      	bne.n	8005f38 <HAL_TIM_ConfigClockSource+0x1c>
 8005f34:	2302      	movs	r3, #2
 8005f36:	e0b4      	b.n	80060a2 <HAL_TIM_ConfigClockSource+0x186>
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2201      	movs	r2, #1
 8005f3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2202      	movs	r2, #2
 8005f44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	689b      	ldr	r3, [r3, #8]
 8005f4e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005f56:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f58:	68bb      	ldr	r3, [r7, #8]
 8005f5a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005f5e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	68ba      	ldr	r2, [r7, #8]
 8005f66:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f70:	d03e      	beq.n	8005ff0 <HAL_TIM_ConfigClockSource+0xd4>
 8005f72:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f76:	f200 8087 	bhi.w	8006088 <HAL_TIM_ConfigClockSource+0x16c>
 8005f7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f7e:	f000 8086 	beq.w	800608e <HAL_TIM_ConfigClockSource+0x172>
 8005f82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f86:	d87f      	bhi.n	8006088 <HAL_TIM_ConfigClockSource+0x16c>
 8005f88:	2b70      	cmp	r3, #112	; 0x70
 8005f8a:	d01a      	beq.n	8005fc2 <HAL_TIM_ConfigClockSource+0xa6>
 8005f8c:	2b70      	cmp	r3, #112	; 0x70
 8005f8e:	d87b      	bhi.n	8006088 <HAL_TIM_ConfigClockSource+0x16c>
 8005f90:	2b60      	cmp	r3, #96	; 0x60
 8005f92:	d050      	beq.n	8006036 <HAL_TIM_ConfigClockSource+0x11a>
 8005f94:	2b60      	cmp	r3, #96	; 0x60
 8005f96:	d877      	bhi.n	8006088 <HAL_TIM_ConfigClockSource+0x16c>
 8005f98:	2b50      	cmp	r3, #80	; 0x50
 8005f9a:	d03c      	beq.n	8006016 <HAL_TIM_ConfigClockSource+0xfa>
 8005f9c:	2b50      	cmp	r3, #80	; 0x50
 8005f9e:	d873      	bhi.n	8006088 <HAL_TIM_ConfigClockSource+0x16c>
 8005fa0:	2b40      	cmp	r3, #64	; 0x40
 8005fa2:	d058      	beq.n	8006056 <HAL_TIM_ConfigClockSource+0x13a>
 8005fa4:	2b40      	cmp	r3, #64	; 0x40
 8005fa6:	d86f      	bhi.n	8006088 <HAL_TIM_ConfigClockSource+0x16c>
 8005fa8:	2b30      	cmp	r3, #48	; 0x30
 8005faa:	d064      	beq.n	8006076 <HAL_TIM_ConfigClockSource+0x15a>
 8005fac:	2b30      	cmp	r3, #48	; 0x30
 8005fae:	d86b      	bhi.n	8006088 <HAL_TIM_ConfigClockSource+0x16c>
 8005fb0:	2b20      	cmp	r3, #32
 8005fb2:	d060      	beq.n	8006076 <HAL_TIM_ConfigClockSource+0x15a>
 8005fb4:	2b20      	cmp	r3, #32
 8005fb6:	d867      	bhi.n	8006088 <HAL_TIM_ConfigClockSource+0x16c>
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d05c      	beq.n	8006076 <HAL_TIM_ConfigClockSource+0x15a>
 8005fbc:	2b10      	cmp	r3, #16
 8005fbe:	d05a      	beq.n	8006076 <HAL_TIM_ConfigClockSource+0x15a>
 8005fc0:	e062      	b.n	8006088 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6818      	ldr	r0, [r3, #0]
 8005fc6:	683b      	ldr	r3, [r7, #0]
 8005fc8:	6899      	ldr	r1, [r3, #8]
 8005fca:	683b      	ldr	r3, [r7, #0]
 8005fcc:	685a      	ldr	r2, [r3, #4]
 8005fce:	683b      	ldr	r3, [r7, #0]
 8005fd0:	68db      	ldr	r3, [r3, #12]
 8005fd2:	f000 fb35 	bl	8006640 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	689b      	ldr	r3, [r3, #8]
 8005fdc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005fde:	68bb      	ldr	r3, [r7, #8]
 8005fe0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005fe4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	68ba      	ldr	r2, [r7, #8]
 8005fec:	609a      	str	r2, [r3, #8]
      break;
 8005fee:	e04f      	b.n	8006090 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	6818      	ldr	r0, [r3, #0]
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	6899      	ldr	r1, [r3, #8]
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	685a      	ldr	r2, [r3, #4]
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	68db      	ldr	r3, [r3, #12]
 8006000:	f000 fb1e 	bl	8006640 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	689a      	ldr	r2, [r3, #8]
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006012:	609a      	str	r2, [r3, #8]
      break;
 8006014:	e03c      	b.n	8006090 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6818      	ldr	r0, [r3, #0]
 800601a:	683b      	ldr	r3, [r7, #0]
 800601c:	6859      	ldr	r1, [r3, #4]
 800601e:	683b      	ldr	r3, [r7, #0]
 8006020:	68db      	ldr	r3, [r3, #12]
 8006022:	461a      	mov	r2, r3
 8006024:	f000 fa92 	bl	800654c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	2150      	movs	r1, #80	; 0x50
 800602e:	4618      	mov	r0, r3
 8006030:	f000 faeb 	bl	800660a <TIM_ITRx_SetConfig>
      break;
 8006034:	e02c      	b.n	8006090 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6818      	ldr	r0, [r3, #0]
 800603a:	683b      	ldr	r3, [r7, #0]
 800603c:	6859      	ldr	r1, [r3, #4]
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	68db      	ldr	r3, [r3, #12]
 8006042:	461a      	mov	r2, r3
 8006044:	f000 fab1 	bl	80065aa <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	2160      	movs	r1, #96	; 0x60
 800604e:	4618      	mov	r0, r3
 8006050:	f000 fadb 	bl	800660a <TIM_ITRx_SetConfig>
      break;
 8006054:	e01c      	b.n	8006090 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	6818      	ldr	r0, [r3, #0]
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	6859      	ldr	r1, [r3, #4]
 800605e:	683b      	ldr	r3, [r7, #0]
 8006060:	68db      	ldr	r3, [r3, #12]
 8006062:	461a      	mov	r2, r3
 8006064:	f000 fa72 	bl	800654c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	2140      	movs	r1, #64	; 0x40
 800606e:	4618      	mov	r0, r3
 8006070:	f000 facb 	bl	800660a <TIM_ITRx_SetConfig>
      break;
 8006074:	e00c      	b.n	8006090 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681a      	ldr	r2, [r3, #0]
 800607a:	683b      	ldr	r3, [r7, #0]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	4619      	mov	r1, r3
 8006080:	4610      	mov	r0, r2
 8006082:	f000 fac2 	bl	800660a <TIM_ITRx_SetConfig>
      break;
 8006086:	e003      	b.n	8006090 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006088:	2301      	movs	r3, #1
 800608a:	73fb      	strb	r3, [r7, #15]
      break;
 800608c:	e000      	b.n	8006090 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800608e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2201      	movs	r2, #1
 8006094:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2200      	movs	r2, #0
 800609c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80060a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80060a2:	4618      	mov	r0, r3
 80060a4:	3710      	adds	r7, #16
 80060a6:	46bd      	mov	sp, r7
 80060a8:	bd80      	pop	{r7, pc}
	...

080060ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80060ac:	b480      	push	{r7}
 80060ae:	b085      	sub	sp, #20
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
 80060b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	4a40      	ldr	r2, [pc, #256]	; (80061c0 <TIM_Base_SetConfig+0x114>)
 80060c0:	4293      	cmp	r3, r2
 80060c2:	d013      	beq.n	80060ec <TIM_Base_SetConfig+0x40>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060ca:	d00f      	beq.n	80060ec <TIM_Base_SetConfig+0x40>
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	4a3d      	ldr	r2, [pc, #244]	; (80061c4 <TIM_Base_SetConfig+0x118>)
 80060d0:	4293      	cmp	r3, r2
 80060d2:	d00b      	beq.n	80060ec <TIM_Base_SetConfig+0x40>
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	4a3c      	ldr	r2, [pc, #240]	; (80061c8 <TIM_Base_SetConfig+0x11c>)
 80060d8:	4293      	cmp	r3, r2
 80060da:	d007      	beq.n	80060ec <TIM_Base_SetConfig+0x40>
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	4a3b      	ldr	r2, [pc, #236]	; (80061cc <TIM_Base_SetConfig+0x120>)
 80060e0:	4293      	cmp	r3, r2
 80060e2:	d003      	beq.n	80060ec <TIM_Base_SetConfig+0x40>
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	4a3a      	ldr	r2, [pc, #232]	; (80061d0 <TIM_Base_SetConfig+0x124>)
 80060e8:	4293      	cmp	r3, r2
 80060ea:	d108      	bne.n	80060fe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80060f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	685b      	ldr	r3, [r3, #4]
 80060f8:	68fa      	ldr	r2, [r7, #12]
 80060fa:	4313      	orrs	r3, r2
 80060fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	4a2f      	ldr	r2, [pc, #188]	; (80061c0 <TIM_Base_SetConfig+0x114>)
 8006102:	4293      	cmp	r3, r2
 8006104:	d02b      	beq.n	800615e <TIM_Base_SetConfig+0xb2>
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800610c:	d027      	beq.n	800615e <TIM_Base_SetConfig+0xb2>
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	4a2c      	ldr	r2, [pc, #176]	; (80061c4 <TIM_Base_SetConfig+0x118>)
 8006112:	4293      	cmp	r3, r2
 8006114:	d023      	beq.n	800615e <TIM_Base_SetConfig+0xb2>
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	4a2b      	ldr	r2, [pc, #172]	; (80061c8 <TIM_Base_SetConfig+0x11c>)
 800611a:	4293      	cmp	r3, r2
 800611c:	d01f      	beq.n	800615e <TIM_Base_SetConfig+0xb2>
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	4a2a      	ldr	r2, [pc, #168]	; (80061cc <TIM_Base_SetConfig+0x120>)
 8006122:	4293      	cmp	r3, r2
 8006124:	d01b      	beq.n	800615e <TIM_Base_SetConfig+0xb2>
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	4a29      	ldr	r2, [pc, #164]	; (80061d0 <TIM_Base_SetConfig+0x124>)
 800612a:	4293      	cmp	r3, r2
 800612c:	d017      	beq.n	800615e <TIM_Base_SetConfig+0xb2>
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	4a28      	ldr	r2, [pc, #160]	; (80061d4 <TIM_Base_SetConfig+0x128>)
 8006132:	4293      	cmp	r3, r2
 8006134:	d013      	beq.n	800615e <TIM_Base_SetConfig+0xb2>
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	4a27      	ldr	r2, [pc, #156]	; (80061d8 <TIM_Base_SetConfig+0x12c>)
 800613a:	4293      	cmp	r3, r2
 800613c:	d00f      	beq.n	800615e <TIM_Base_SetConfig+0xb2>
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	4a26      	ldr	r2, [pc, #152]	; (80061dc <TIM_Base_SetConfig+0x130>)
 8006142:	4293      	cmp	r3, r2
 8006144:	d00b      	beq.n	800615e <TIM_Base_SetConfig+0xb2>
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	4a25      	ldr	r2, [pc, #148]	; (80061e0 <TIM_Base_SetConfig+0x134>)
 800614a:	4293      	cmp	r3, r2
 800614c:	d007      	beq.n	800615e <TIM_Base_SetConfig+0xb2>
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	4a24      	ldr	r2, [pc, #144]	; (80061e4 <TIM_Base_SetConfig+0x138>)
 8006152:	4293      	cmp	r3, r2
 8006154:	d003      	beq.n	800615e <TIM_Base_SetConfig+0xb2>
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	4a23      	ldr	r2, [pc, #140]	; (80061e8 <TIM_Base_SetConfig+0x13c>)
 800615a:	4293      	cmp	r3, r2
 800615c:	d108      	bne.n	8006170 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006164:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	68db      	ldr	r3, [r3, #12]
 800616a:	68fa      	ldr	r2, [r7, #12]
 800616c:	4313      	orrs	r3, r2
 800616e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006176:	683b      	ldr	r3, [r7, #0]
 8006178:	695b      	ldr	r3, [r3, #20]
 800617a:	4313      	orrs	r3, r2
 800617c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	68fa      	ldr	r2, [r7, #12]
 8006182:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006184:	683b      	ldr	r3, [r7, #0]
 8006186:	689a      	ldr	r2, [r3, #8]
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800618c:	683b      	ldr	r3, [r7, #0]
 800618e:	681a      	ldr	r2, [r3, #0]
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	4a0a      	ldr	r2, [pc, #40]	; (80061c0 <TIM_Base_SetConfig+0x114>)
 8006198:	4293      	cmp	r3, r2
 800619a:	d003      	beq.n	80061a4 <TIM_Base_SetConfig+0xf8>
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	4a0c      	ldr	r2, [pc, #48]	; (80061d0 <TIM_Base_SetConfig+0x124>)
 80061a0:	4293      	cmp	r3, r2
 80061a2:	d103      	bne.n	80061ac <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	691a      	ldr	r2, [r3, #16]
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2201      	movs	r2, #1
 80061b0:	615a      	str	r2, [r3, #20]
}
 80061b2:	bf00      	nop
 80061b4:	3714      	adds	r7, #20
 80061b6:	46bd      	mov	sp, r7
 80061b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061bc:	4770      	bx	lr
 80061be:	bf00      	nop
 80061c0:	40010000 	.word	0x40010000
 80061c4:	40000400 	.word	0x40000400
 80061c8:	40000800 	.word	0x40000800
 80061cc:	40000c00 	.word	0x40000c00
 80061d0:	40010400 	.word	0x40010400
 80061d4:	40014000 	.word	0x40014000
 80061d8:	40014400 	.word	0x40014400
 80061dc:	40014800 	.word	0x40014800
 80061e0:	40001800 	.word	0x40001800
 80061e4:	40001c00 	.word	0x40001c00
 80061e8:	40002000 	.word	0x40002000

080061ec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80061ec:	b480      	push	{r7}
 80061ee:	b087      	sub	sp, #28
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	6078      	str	r0, [r7, #4]
 80061f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6a1b      	ldr	r3, [r3, #32]
 80061fa:	f023 0201 	bic.w	r2, r3, #1
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6a1b      	ldr	r3, [r3, #32]
 8006206:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	685b      	ldr	r3, [r3, #4]
 800620c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	699b      	ldr	r3, [r3, #24]
 8006212:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800621a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	f023 0303 	bic.w	r3, r3, #3
 8006222:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	68fa      	ldr	r2, [r7, #12]
 800622a:	4313      	orrs	r3, r2
 800622c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800622e:	697b      	ldr	r3, [r7, #20]
 8006230:	f023 0302 	bic.w	r3, r3, #2
 8006234:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	689b      	ldr	r3, [r3, #8]
 800623a:	697a      	ldr	r2, [r7, #20]
 800623c:	4313      	orrs	r3, r2
 800623e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	4a20      	ldr	r2, [pc, #128]	; (80062c4 <TIM_OC1_SetConfig+0xd8>)
 8006244:	4293      	cmp	r3, r2
 8006246:	d003      	beq.n	8006250 <TIM_OC1_SetConfig+0x64>
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	4a1f      	ldr	r2, [pc, #124]	; (80062c8 <TIM_OC1_SetConfig+0xdc>)
 800624c:	4293      	cmp	r3, r2
 800624e:	d10c      	bne.n	800626a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006250:	697b      	ldr	r3, [r7, #20]
 8006252:	f023 0308 	bic.w	r3, r3, #8
 8006256:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006258:	683b      	ldr	r3, [r7, #0]
 800625a:	68db      	ldr	r3, [r3, #12]
 800625c:	697a      	ldr	r2, [r7, #20]
 800625e:	4313      	orrs	r3, r2
 8006260:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006262:	697b      	ldr	r3, [r7, #20]
 8006264:	f023 0304 	bic.w	r3, r3, #4
 8006268:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	4a15      	ldr	r2, [pc, #84]	; (80062c4 <TIM_OC1_SetConfig+0xd8>)
 800626e:	4293      	cmp	r3, r2
 8006270:	d003      	beq.n	800627a <TIM_OC1_SetConfig+0x8e>
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	4a14      	ldr	r2, [pc, #80]	; (80062c8 <TIM_OC1_SetConfig+0xdc>)
 8006276:	4293      	cmp	r3, r2
 8006278:	d111      	bne.n	800629e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800627a:	693b      	ldr	r3, [r7, #16]
 800627c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006280:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006282:	693b      	ldr	r3, [r7, #16]
 8006284:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006288:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	695b      	ldr	r3, [r3, #20]
 800628e:	693a      	ldr	r2, [r7, #16]
 8006290:	4313      	orrs	r3, r2
 8006292:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	699b      	ldr	r3, [r3, #24]
 8006298:	693a      	ldr	r2, [r7, #16]
 800629a:	4313      	orrs	r3, r2
 800629c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	693a      	ldr	r2, [r7, #16]
 80062a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	68fa      	ldr	r2, [r7, #12]
 80062a8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	685a      	ldr	r2, [r3, #4]
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	697a      	ldr	r2, [r7, #20]
 80062b6:	621a      	str	r2, [r3, #32]
}
 80062b8:	bf00      	nop
 80062ba:	371c      	adds	r7, #28
 80062bc:	46bd      	mov	sp, r7
 80062be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c2:	4770      	bx	lr
 80062c4:	40010000 	.word	0x40010000
 80062c8:	40010400 	.word	0x40010400

080062cc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80062cc:	b480      	push	{r7}
 80062ce:	b087      	sub	sp, #28
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
 80062d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	6a1b      	ldr	r3, [r3, #32]
 80062da:	f023 0210 	bic.w	r2, r3, #16
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6a1b      	ldr	r3, [r3, #32]
 80062e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	685b      	ldr	r3, [r3, #4]
 80062ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	699b      	ldr	r3, [r3, #24]
 80062f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80062fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006302:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	021b      	lsls	r3, r3, #8
 800630a:	68fa      	ldr	r2, [r7, #12]
 800630c:	4313      	orrs	r3, r2
 800630e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006310:	697b      	ldr	r3, [r7, #20]
 8006312:	f023 0320 	bic.w	r3, r3, #32
 8006316:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006318:	683b      	ldr	r3, [r7, #0]
 800631a:	689b      	ldr	r3, [r3, #8]
 800631c:	011b      	lsls	r3, r3, #4
 800631e:	697a      	ldr	r2, [r7, #20]
 8006320:	4313      	orrs	r3, r2
 8006322:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	4a22      	ldr	r2, [pc, #136]	; (80063b0 <TIM_OC2_SetConfig+0xe4>)
 8006328:	4293      	cmp	r3, r2
 800632a:	d003      	beq.n	8006334 <TIM_OC2_SetConfig+0x68>
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	4a21      	ldr	r2, [pc, #132]	; (80063b4 <TIM_OC2_SetConfig+0xe8>)
 8006330:	4293      	cmp	r3, r2
 8006332:	d10d      	bne.n	8006350 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006334:	697b      	ldr	r3, [r7, #20]
 8006336:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800633a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800633c:	683b      	ldr	r3, [r7, #0]
 800633e:	68db      	ldr	r3, [r3, #12]
 8006340:	011b      	lsls	r3, r3, #4
 8006342:	697a      	ldr	r2, [r7, #20]
 8006344:	4313      	orrs	r3, r2
 8006346:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006348:	697b      	ldr	r3, [r7, #20]
 800634a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800634e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	4a17      	ldr	r2, [pc, #92]	; (80063b0 <TIM_OC2_SetConfig+0xe4>)
 8006354:	4293      	cmp	r3, r2
 8006356:	d003      	beq.n	8006360 <TIM_OC2_SetConfig+0x94>
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	4a16      	ldr	r2, [pc, #88]	; (80063b4 <TIM_OC2_SetConfig+0xe8>)
 800635c:	4293      	cmp	r3, r2
 800635e:	d113      	bne.n	8006388 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006360:	693b      	ldr	r3, [r7, #16]
 8006362:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006366:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006368:	693b      	ldr	r3, [r7, #16]
 800636a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800636e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	695b      	ldr	r3, [r3, #20]
 8006374:	009b      	lsls	r3, r3, #2
 8006376:	693a      	ldr	r2, [r7, #16]
 8006378:	4313      	orrs	r3, r2
 800637a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800637c:	683b      	ldr	r3, [r7, #0]
 800637e:	699b      	ldr	r3, [r3, #24]
 8006380:	009b      	lsls	r3, r3, #2
 8006382:	693a      	ldr	r2, [r7, #16]
 8006384:	4313      	orrs	r3, r2
 8006386:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	693a      	ldr	r2, [r7, #16]
 800638c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	68fa      	ldr	r2, [r7, #12]
 8006392:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	685a      	ldr	r2, [r3, #4]
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	697a      	ldr	r2, [r7, #20]
 80063a0:	621a      	str	r2, [r3, #32]
}
 80063a2:	bf00      	nop
 80063a4:	371c      	adds	r7, #28
 80063a6:	46bd      	mov	sp, r7
 80063a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ac:	4770      	bx	lr
 80063ae:	bf00      	nop
 80063b0:	40010000 	.word	0x40010000
 80063b4:	40010400 	.word	0x40010400

080063b8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80063b8:	b480      	push	{r7}
 80063ba:	b087      	sub	sp, #28
 80063bc:	af00      	add	r7, sp, #0
 80063be:	6078      	str	r0, [r7, #4]
 80063c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6a1b      	ldr	r3, [r3, #32]
 80063c6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6a1b      	ldr	r3, [r3, #32]
 80063d2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	685b      	ldr	r3, [r3, #4]
 80063d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	69db      	ldr	r3, [r3, #28]
 80063de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80063e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	f023 0303 	bic.w	r3, r3, #3
 80063ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80063f0:	683b      	ldr	r3, [r7, #0]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	68fa      	ldr	r2, [r7, #12]
 80063f6:	4313      	orrs	r3, r2
 80063f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80063fa:	697b      	ldr	r3, [r7, #20]
 80063fc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006400:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006402:	683b      	ldr	r3, [r7, #0]
 8006404:	689b      	ldr	r3, [r3, #8]
 8006406:	021b      	lsls	r3, r3, #8
 8006408:	697a      	ldr	r2, [r7, #20]
 800640a:	4313      	orrs	r3, r2
 800640c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	4a21      	ldr	r2, [pc, #132]	; (8006498 <TIM_OC3_SetConfig+0xe0>)
 8006412:	4293      	cmp	r3, r2
 8006414:	d003      	beq.n	800641e <TIM_OC3_SetConfig+0x66>
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	4a20      	ldr	r2, [pc, #128]	; (800649c <TIM_OC3_SetConfig+0xe4>)
 800641a:	4293      	cmp	r3, r2
 800641c:	d10d      	bne.n	800643a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800641e:	697b      	ldr	r3, [r7, #20]
 8006420:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006424:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	68db      	ldr	r3, [r3, #12]
 800642a:	021b      	lsls	r3, r3, #8
 800642c:	697a      	ldr	r2, [r7, #20]
 800642e:	4313      	orrs	r3, r2
 8006430:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006432:	697b      	ldr	r3, [r7, #20]
 8006434:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006438:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	4a16      	ldr	r2, [pc, #88]	; (8006498 <TIM_OC3_SetConfig+0xe0>)
 800643e:	4293      	cmp	r3, r2
 8006440:	d003      	beq.n	800644a <TIM_OC3_SetConfig+0x92>
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	4a15      	ldr	r2, [pc, #84]	; (800649c <TIM_OC3_SetConfig+0xe4>)
 8006446:	4293      	cmp	r3, r2
 8006448:	d113      	bne.n	8006472 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800644a:	693b      	ldr	r3, [r7, #16]
 800644c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006450:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006452:	693b      	ldr	r3, [r7, #16]
 8006454:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006458:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	695b      	ldr	r3, [r3, #20]
 800645e:	011b      	lsls	r3, r3, #4
 8006460:	693a      	ldr	r2, [r7, #16]
 8006462:	4313      	orrs	r3, r2
 8006464:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006466:	683b      	ldr	r3, [r7, #0]
 8006468:	699b      	ldr	r3, [r3, #24]
 800646a:	011b      	lsls	r3, r3, #4
 800646c:	693a      	ldr	r2, [r7, #16]
 800646e:	4313      	orrs	r3, r2
 8006470:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	693a      	ldr	r2, [r7, #16]
 8006476:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	68fa      	ldr	r2, [r7, #12]
 800647c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	685a      	ldr	r2, [r3, #4]
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	697a      	ldr	r2, [r7, #20]
 800648a:	621a      	str	r2, [r3, #32]
}
 800648c:	bf00      	nop
 800648e:	371c      	adds	r7, #28
 8006490:	46bd      	mov	sp, r7
 8006492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006496:	4770      	bx	lr
 8006498:	40010000 	.word	0x40010000
 800649c:	40010400 	.word	0x40010400

080064a0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80064a0:	b480      	push	{r7}
 80064a2:	b087      	sub	sp, #28
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
 80064a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6a1b      	ldr	r3, [r3, #32]
 80064ae:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	6a1b      	ldr	r3, [r3, #32]
 80064ba:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	685b      	ldr	r3, [r3, #4]
 80064c0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	69db      	ldr	r3, [r3, #28]
 80064c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80064ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80064d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80064d8:	683b      	ldr	r3, [r7, #0]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	021b      	lsls	r3, r3, #8
 80064de:	68fa      	ldr	r2, [r7, #12]
 80064e0:	4313      	orrs	r3, r2
 80064e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80064e4:	693b      	ldr	r3, [r7, #16]
 80064e6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80064ea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80064ec:	683b      	ldr	r3, [r7, #0]
 80064ee:	689b      	ldr	r3, [r3, #8]
 80064f0:	031b      	lsls	r3, r3, #12
 80064f2:	693a      	ldr	r2, [r7, #16]
 80064f4:	4313      	orrs	r3, r2
 80064f6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	4a12      	ldr	r2, [pc, #72]	; (8006544 <TIM_OC4_SetConfig+0xa4>)
 80064fc:	4293      	cmp	r3, r2
 80064fe:	d003      	beq.n	8006508 <TIM_OC4_SetConfig+0x68>
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	4a11      	ldr	r2, [pc, #68]	; (8006548 <TIM_OC4_SetConfig+0xa8>)
 8006504:	4293      	cmp	r3, r2
 8006506:	d109      	bne.n	800651c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006508:	697b      	ldr	r3, [r7, #20]
 800650a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800650e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	695b      	ldr	r3, [r3, #20]
 8006514:	019b      	lsls	r3, r3, #6
 8006516:	697a      	ldr	r2, [r7, #20]
 8006518:	4313      	orrs	r3, r2
 800651a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	697a      	ldr	r2, [r7, #20]
 8006520:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	68fa      	ldr	r2, [r7, #12]
 8006526:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006528:	683b      	ldr	r3, [r7, #0]
 800652a:	685a      	ldr	r2, [r3, #4]
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	693a      	ldr	r2, [r7, #16]
 8006534:	621a      	str	r2, [r3, #32]
}
 8006536:	bf00      	nop
 8006538:	371c      	adds	r7, #28
 800653a:	46bd      	mov	sp, r7
 800653c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006540:	4770      	bx	lr
 8006542:	bf00      	nop
 8006544:	40010000 	.word	0x40010000
 8006548:	40010400 	.word	0x40010400

0800654c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800654c:	b480      	push	{r7}
 800654e:	b087      	sub	sp, #28
 8006550:	af00      	add	r7, sp, #0
 8006552:	60f8      	str	r0, [r7, #12]
 8006554:	60b9      	str	r1, [r7, #8]
 8006556:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	6a1b      	ldr	r3, [r3, #32]
 800655c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	6a1b      	ldr	r3, [r3, #32]
 8006562:	f023 0201 	bic.w	r2, r3, #1
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	699b      	ldr	r3, [r3, #24]
 800656e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006570:	693b      	ldr	r3, [r7, #16]
 8006572:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006576:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	011b      	lsls	r3, r3, #4
 800657c:	693a      	ldr	r2, [r7, #16]
 800657e:	4313      	orrs	r3, r2
 8006580:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006582:	697b      	ldr	r3, [r7, #20]
 8006584:	f023 030a 	bic.w	r3, r3, #10
 8006588:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800658a:	697a      	ldr	r2, [r7, #20]
 800658c:	68bb      	ldr	r3, [r7, #8]
 800658e:	4313      	orrs	r3, r2
 8006590:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	693a      	ldr	r2, [r7, #16]
 8006596:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	697a      	ldr	r2, [r7, #20]
 800659c:	621a      	str	r2, [r3, #32]
}
 800659e:	bf00      	nop
 80065a0:	371c      	adds	r7, #28
 80065a2:	46bd      	mov	sp, r7
 80065a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a8:	4770      	bx	lr

080065aa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80065aa:	b480      	push	{r7}
 80065ac:	b087      	sub	sp, #28
 80065ae:	af00      	add	r7, sp, #0
 80065b0:	60f8      	str	r0, [r7, #12]
 80065b2:	60b9      	str	r1, [r7, #8]
 80065b4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	6a1b      	ldr	r3, [r3, #32]
 80065ba:	f023 0210 	bic.w	r2, r3, #16
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	699b      	ldr	r3, [r3, #24]
 80065c6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	6a1b      	ldr	r3, [r3, #32]
 80065cc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80065ce:	697b      	ldr	r3, [r7, #20]
 80065d0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80065d4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	031b      	lsls	r3, r3, #12
 80065da:	697a      	ldr	r2, [r7, #20]
 80065dc:	4313      	orrs	r3, r2
 80065de:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80065e0:	693b      	ldr	r3, [r7, #16]
 80065e2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80065e6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80065e8:	68bb      	ldr	r3, [r7, #8]
 80065ea:	011b      	lsls	r3, r3, #4
 80065ec:	693a      	ldr	r2, [r7, #16]
 80065ee:	4313      	orrs	r3, r2
 80065f0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	697a      	ldr	r2, [r7, #20]
 80065f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	693a      	ldr	r2, [r7, #16]
 80065fc:	621a      	str	r2, [r3, #32]
}
 80065fe:	bf00      	nop
 8006600:	371c      	adds	r7, #28
 8006602:	46bd      	mov	sp, r7
 8006604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006608:	4770      	bx	lr

0800660a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800660a:	b480      	push	{r7}
 800660c:	b085      	sub	sp, #20
 800660e:	af00      	add	r7, sp, #0
 8006610:	6078      	str	r0, [r7, #4]
 8006612:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	689b      	ldr	r3, [r3, #8]
 8006618:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006620:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006622:	683a      	ldr	r2, [r7, #0]
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	4313      	orrs	r3, r2
 8006628:	f043 0307 	orr.w	r3, r3, #7
 800662c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	68fa      	ldr	r2, [r7, #12]
 8006632:	609a      	str	r2, [r3, #8]
}
 8006634:	bf00      	nop
 8006636:	3714      	adds	r7, #20
 8006638:	46bd      	mov	sp, r7
 800663a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800663e:	4770      	bx	lr

08006640 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006640:	b480      	push	{r7}
 8006642:	b087      	sub	sp, #28
 8006644:	af00      	add	r7, sp, #0
 8006646:	60f8      	str	r0, [r7, #12]
 8006648:	60b9      	str	r1, [r7, #8]
 800664a:	607a      	str	r2, [r7, #4]
 800664c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	689b      	ldr	r3, [r3, #8]
 8006652:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006654:	697b      	ldr	r3, [r7, #20]
 8006656:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800665a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	021a      	lsls	r2, r3, #8
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	431a      	orrs	r2, r3
 8006664:	68bb      	ldr	r3, [r7, #8]
 8006666:	4313      	orrs	r3, r2
 8006668:	697a      	ldr	r2, [r7, #20]
 800666a:	4313      	orrs	r3, r2
 800666c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	697a      	ldr	r2, [r7, #20]
 8006672:	609a      	str	r2, [r3, #8]
}
 8006674:	bf00      	nop
 8006676:	371c      	adds	r7, #28
 8006678:	46bd      	mov	sp, r7
 800667a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667e:	4770      	bx	lr

08006680 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006680:	b480      	push	{r7}
 8006682:	b087      	sub	sp, #28
 8006684:	af00      	add	r7, sp, #0
 8006686:	60f8      	str	r0, [r7, #12]
 8006688:	60b9      	str	r1, [r7, #8]
 800668a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800668c:	68bb      	ldr	r3, [r7, #8]
 800668e:	f003 031f 	and.w	r3, r3, #31
 8006692:	2201      	movs	r2, #1
 8006694:	fa02 f303 	lsl.w	r3, r2, r3
 8006698:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	6a1a      	ldr	r2, [r3, #32]
 800669e:	697b      	ldr	r3, [r7, #20]
 80066a0:	43db      	mvns	r3, r3
 80066a2:	401a      	ands	r2, r3
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	6a1a      	ldr	r2, [r3, #32]
 80066ac:	68bb      	ldr	r3, [r7, #8]
 80066ae:	f003 031f 	and.w	r3, r3, #31
 80066b2:	6879      	ldr	r1, [r7, #4]
 80066b4:	fa01 f303 	lsl.w	r3, r1, r3
 80066b8:	431a      	orrs	r2, r3
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	621a      	str	r2, [r3, #32]
}
 80066be:	bf00      	nop
 80066c0:	371c      	adds	r7, #28
 80066c2:	46bd      	mov	sp, r7
 80066c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c8:	4770      	bx	lr
	...

080066cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80066cc:	b480      	push	{r7}
 80066ce:	b085      	sub	sp, #20
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
 80066d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80066dc:	2b01      	cmp	r3, #1
 80066de:	d101      	bne.n	80066e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80066e0:	2302      	movs	r3, #2
 80066e2:	e05a      	b.n	800679a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2201      	movs	r2, #1
 80066e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2202      	movs	r2, #2
 80066f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	685b      	ldr	r3, [r3, #4]
 80066fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	689b      	ldr	r3, [r3, #8]
 8006702:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800670a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	68fa      	ldr	r2, [r7, #12]
 8006712:	4313      	orrs	r3, r2
 8006714:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	68fa      	ldr	r2, [r7, #12]
 800671c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	4a21      	ldr	r2, [pc, #132]	; (80067a8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006724:	4293      	cmp	r3, r2
 8006726:	d022      	beq.n	800676e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006730:	d01d      	beq.n	800676e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	4a1d      	ldr	r2, [pc, #116]	; (80067ac <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006738:	4293      	cmp	r3, r2
 800673a:	d018      	beq.n	800676e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	4a1b      	ldr	r2, [pc, #108]	; (80067b0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006742:	4293      	cmp	r3, r2
 8006744:	d013      	beq.n	800676e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	4a1a      	ldr	r2, [pc, #104]	; (80067b4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800674c:	4293      	cmp	r3, r2
 800674e:	d00e      	beq.n	800676e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	4a18      	ldr	r2, [pc, #96]	; (80067b8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006756:	4293      	cmp	r3, r2
 8006758:	d009      	beq.n	800676e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	4a17      	ldr	r2, [pc, #92]	; (80067bc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006760:	4293      	cmp	r3, r2
 8006762:	d004      	beq.n	800676e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	4a15      	ldr	r2, [pc, #84]	; (80067c0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800676a:	4293      	cmp	r3, r2
 800676c:	d10c      	bne.n	8006788 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800676e:	68bb      	ldr	r3, [r7, #8]
 8006770:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006774:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006776:	683b      	ldr	r3, [r7, #0]
 8006778:	685b      	ldr	r3, [r3, #4]
 800677a:	68ba      	ldr	r2, [r7, #8]
 800677c:	4313      	orrs	r3, r2
 800677e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	68ba      	ldr	r2, [r7, #8]
 8006786:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2201      	movs	r2, #1
 800678c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2200      	movs	r2, #0
 8006794:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006798:	2300      	movs	r3, #0
}
 800679a:	4618      	mov	r0, r3
 800679c:	3714      	adds	r7, #20
 800679e:	46bd      	mov	sp, r7
 80067a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a4:	4770      	bx	lr
 80067a6:	bf00      	nop
 80067a8:	40010000 	.word	0x40010000
 80067ac:	40000400 	.word	0x40000400
 80067b0:	40000800 	.word	0x40000800
 80067b4:	40000c00 	.word	0x40000c00
 80067b8:	40010400 	.word	0x40010400
 80067bc:	40014000 	.word	0x40014000
 80067c0:	40001800 	.word	0x40001800

080067c4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	b082      	sub	sp, #8
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d101      	bne.n	80067d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80067d2:	2301      	movs	r3, #1
 80067d4:	e03f      	b.n	8006856 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80067dc:	b2db      	uxtb	r3, r3
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d106      	bne.n	80067f0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2200      	movs	r2, #0
 80067e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80067ea:	6878      	ldr	r0, [r7, #4]
 80067ec:	f7fb faec 	bl	8001dc8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2224      	movs	r2, #36	; 0x24
 80067f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	68da      	ldr	r2, [r3, #12]
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006806:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006808:	6878      	ldr	r0, [r7, #4]
 800680a:	f000 f829 	bl	8006860 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	691a      	ldr	r2, [r3, #16]
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800681c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	695a      	ldr	r2, [r3, #20]
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800682c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	68da      	ldr	r2, [r3, #12]
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800683c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	2200      	movs	r2, #0
 8006842:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2220      	movs	r2, #32
 8006848:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2220      	movs	r2, #32
 8006850:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006854:	2300      	movs	r3, #0
}
 8006856:	4618      	mov	r0, r3
 8006858:	3708      	adds	r7, #8
 800685a:	46bd      	mov	sp, r7
 800685c:	bd80      	pop	{r7, pc}
	...

08006860 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006860:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006864:	b0c0      	sub	sp, #256	; 0x100
 8006866:	af00      	add	r7, sp, #0
 8006868:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800686c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	691b      	ldr	r3, [r3, #16]
 8006874:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006878:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800687c:	68d9      	ldr	r1, [r3, #12]
 800687e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006882:	681a      	ldr	r2, [r3, #0]
 8006884:	ea40 0301 	orr.w	r3, r0, r1
 8006888:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800688a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800688e:	689a      	ldr	r2, [r3, #8]
 8006890:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006894:	691b      	ldr	r3, [r3, #16]
 8006896:	431a      	orrs	r2, r3
 8006898:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800689c:	695b      	ldr	r3, [r3, #20]
 800689e:	431a      	orrs	r2, r3
 80068a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80068a4:	69db      	ldr	r3, [r3, #28]
 80068a6:	4313      	orrs	r3, r2
 80068a8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80068ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	68db      	ldr	r3, [r3, #12]
 80068b4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80068b8:	f021 010c 	bic.w	r1, r1, #12
 80068bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80068c0:	681a      	ldr	r2, [r3, #0]
 80068c2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80068c6:	430b      	orrs	r3, r1
 80068c8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80068ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	695b      	ldr	r3, [r3, #20]
 80068d2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80068d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80068da:	6999      	ldr	r1, [r3, #24]
 80068dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80068e0:	681a      	ldr	r2, [r3, #0]
 80068e2:	ea40 0301 	orr.w	r3, r0, r1
 80068e6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80068e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80068ec:	681a      	ldr	r2, [r3, #0]
 80068ee:	4b8f      	ldr	r3, [pc, #572]	; (8006b2c <UART_SetConfig+0x2cc>)
 80068f0:	429a      	cmp	r2, r3
 80068f2:	d005      	beq.n	8006900 <UART_SetConfig+0xa0>
 80068f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80068f8:	681a      	ldr	r2, [r3, #0]
 80068fa:	4b8d      	ldr	r3, [pc, #564]	; (8006b30 <UART_SetConfig+0x2d0>)
 80068fc:	429a      	cmp	r2, r3
 80068fe:	d104      	bne.n	800690a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006900:	f7fe fc1c 	bl	800513c <HAL_RCC_GetPCLK2Freq>
 8006904:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006908:	e003      	b.n	8006912 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800690a:	f7fe fc03 	bl	8005114 <HAL_RCC_GetPCLK1Freq>
 800690e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006912:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006916:	69db      	ldr	r3, [r3, #28]
 8006918:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800691c:	f040 810c 	bne.w	8006b38 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006920:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006924:	2200      	movs	r2, #0
 8006926:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800692a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800692e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006932:	4622      	mov	r2, r4
 8006934:	462b      	mov	r3, r5
 8006936:	1891      	adds	r1, r2, r2
 8006938:	65b9      	str	r1, [r7, #88]	; 0x58
 800693a:	415b      	adcs	r3, r3
 800693c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800693e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006942:	4621      	mov	r1, r4
 8006944:	eb12 0801 	adds.w	r8, r2, r1
 8006948:	4629      	mov	r1, r5
 800694a:	eb43 0901 	adc.w	r9, r3, r1
 800694e:	f04f 0200 	mov.w	r2, #0
 8006952:	f04f 0300 	mov.w	r3, #0
 8006956:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800695a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800695e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006962:	4690      	mov	r8, r2
 8006964:	4699      	mov	r9, r3
 8006966:	4623      	mov	r3, r4
 8006968:	eb18 0303 	adds.w	r3, r8, r3
 800696c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006970:	462b      	mov	r3, r5
 8006972:	eb49 0303 	adc.w	r3, r9, r3
 8006976:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800697a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800697e:	685b      	ldr	r3, [r3, #4]
 8006980:	2200      	movs	r2, #0
 8006982:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006986:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800698a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800698e:	460b      	mov	r3, r1
 8006990:	18db      	adds	r3, r3, r3
 8006992:	653b      	str	r3, [r7, #80]	; 0x50
 8006994:	4613      	mov	r3, r2
 8006996:	eb42 0303 	adc.w	r3, r2, r3
 800699a:	657b      	str	r3, [r7, #84]	; 0x54
 800699c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80069a0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80069a4:	f7f9 fc74 	bl	8000290 <__aeabi_uldivmod>
 80069a8:	4602      	mov	r2, r0
 80069aa:	460b      	mov	r3, r1
 80069ac:	4b61      	ldr	r3, [pc, #388]	; (8006b34 <UART_SetConfig+0x2d4>)
 80069ae:	fba3 2302 	umull	r2, r3, r3, r2
 80069b2:	095b      	lsrs	r3, r3, #5
 80069b4:	011c      	lsls	r4, r3, #4
 80069b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80069ba:	2200      	movs	r2, #0
 80069bc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80069c0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80069c4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80069c8:	4642      	mov	r2, r8
 80069ca:	464b      	mov	r3, r9
 80069cc:	1891      	adds	r1, r2, r2
 80069ce:	64b9      	str	r1, [r7, #72]	; 0x48
 80069d0:	415b      	adcs	r3, r3
 80069d2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80069d4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80069d8:	4641      	mov	r1, r8
 80069da:	eb12 0a01 	adds.w	sl, r2, r1
 80069de:	4649      	mov	r1, r9
 80069e0:	eb43 0b01 	adc.w	fp, r3, r1
 80069e4:	f04f 0200 	mov.w	r2, #0
 80069e8:	f04f 0300 	mov.w	r3, #0
 80069ec:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80069f0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80069f4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80069f8:	4692      	mov	sl, r2
 80069fa:	469b      	mov	fp, r3
 80069fc:	4643      	mov	r3, r8
 80069fe:	eb1a 0303 	adds.w	r3, sl, r3
 8006a02:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006a06:	464b      	mov	r3, r9
 8006a08:	eb4b 0303 	adc.w	r3, fp, r3
 8006a0c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006a10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a14:	685b      	ldr	r3, [r3, #4]
 8006a16:	2200      	movs	r2, #0
 8006a18:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006a1c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006a20:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006a24:	460b      	mov	r3, r1
 8006a26:	18db      	adds	r3, r3, r3
 8006a28:	643b      	str	r3, [r7, #64]	; 0x40
 8006a2a:	4613      	mov	r3, r2
 8006a2c:	eb42 0303 	adc.w	r3, r2, r3
 8006a30:	647b      	str	r3, [r7, #68]	; 0x44
 8006a32:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006a36:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006a3a:	f7f9 fc29 	bl	8000290 <__aeabi_uldivmod>
 8006a3e:	4602      	mov	r2, r0
 8006a40:	460b      	mov	r3, r1
 8006a42:	4611      	mov	r1, r2
 8006a44:	4b3b      	ldr	r3, [pc, #236]	; (8006b34 <UART_SetConfig+0x2d4>)
 8006a46:	fba3 2301 	umull	r2, r3, r3, r1
 8006a4a:	095b      	lsrs	r3, r3, #5
 8006a4c:	2264      	movs	r2, #100	; 0x64
 8006a4e:	fb02 f303 	mul.w	r3, r2, r3
 8006a52:	1acb      	subs	r3, r1, r3
 8006a54:	00db      	lsls	r3, r3, #3
 8006a56:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006a5a:	4b36      	ldr	r3, [pc, #216]	; (8006b34 <UART_SetConfig+0x2d4>)
 8006a5c:	fba3 2302 	umull	r2, r3, r3, r2
 8006a60:	095b      	lsrs	r3, r3, #5
 8006a62:	005b      	lsls	r3, r3, #1
 8006a64:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006a68:	441c      	add	r4, r3
 8006a6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006a6e:	2200      	movs	r2, #0
 8006a70:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006a74:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006a78:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006a7c:	4642      	mov	r2, r8
 8006a7e:	464b      	mov	r3, r9
 8006a80:	1891      	adds	r1, r2, r2
 8006a82:	63b9      	str	r1, [r7, #56]	; 0x38
 8006a84:	415b      	adcs	r3, r3
 8006a86:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006a88:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006a8c:	4641      	mov	r1, r8
 8006a8e:	1851      	adds	r1, r2, r1
 8006a90:	6339      	str	r1, [r7, #48]	; 0x30
 8006a92:	4649      	mov	r1, r9
 8006a94:	414b      	adcs	r3, r1
 8006a96:	637b      	str	r3, [r7, #52]	; 0x34
 8006a98:	f04f 0200 	mov.w	r2, #0
 8006a9c:	f04f 0300 	mov.w	r3, #0
 8006aa0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006aa4:	4659      	mov	r1, fp
 8006aa6:	00cb      	lsls	r3, r1, #3
 8006aa8:	4651      	mov	r1, sl
 8006aaa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006aae:	4651      	mov	r1, sl
 8006ab0:	00ca      	lsls	r2, r1, #3
 8006ab2:	4610      	mov	r0, r2
 8006ab4:	4619      	mov	r1, r3
 8006ab6:	4603      	mov	r3, r0
 8006ab8:	4642      	mov	r2, r8
 8006aba:	189b      	adds	r3, r3, r2
 8006abc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006ac0:	464b      	mov	r3, r9
 8006ac2:	460a      	mov	r2, r1
 8006ac4:	eb42 0303 	adc.w	r3, r2, r3
 8006ac8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006acc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ad0:	685b      	ldr	r3, [r3, #4]
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006ad8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006adc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006ae0:	460b      	mov	r3, r1
 8006ae2:	18db      	adds	r3, r3, r3
 8006ae4:	62bb      	str	r3, [r7, #40]	; 0x28
 8006ae6:	4613      	mov	r3, r2
 8006ae8:	eb42 0303 	adc.w	r3, r2, r3
 8006aec:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006aee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006af2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006af6:	f7f9 fbcb 	bl	8000290 <__aeabi_uldivmod>
 8006afa:	4602      	mov	r2, r0
 8006afc:	460b      	mov	r3, r1
 8006afe:	4b0d      	ldr	r3, [pc, #52]	; (8006b34 <UART_SetConfig+0x2d4>)
 8006b00:	fba3 1302 	umull	r1, r3, r3, r2
 8006b04:	095b      	lsrs	r3, r3, #5
 8006b06:	2164      	movs	r1, #100	; 0x64
 8006b08:	fb01 f303 	mul.w	r3, r1, r3
 8006b0c:	1ad3      	subs	r3, r2, r3
 8006b0e:	00db      	lsls	r3, r3, #3
 8006b10:	3332      	adds	r3, #50	; 0x32
 8006b12:	4a08      	ldr	r2, [pc, #32]	; (8006b34 <UART_SetConfig+0x2d4>)
 8006b14:	fba2 2303 	umull	r2, r3, r2, r3
 8006b18:	095b      	lsrs	r3, r3, #5
 8006b1a:	f003 0207 	and.w	r2, r3, #7
 8006b1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	4422      	add	r2, r4
 8006b26:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006b28:	e106      	b.n	8006d38 <UART_SetConfig+0x4d8>
 8006b2a:	bf00      	nop
 8006b2c:	40011000 	.word	0x40011000
 8006b30:	40011400 	.word	0x40011400
 8006b34:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006b38:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006b42:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006b46:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006b4a:	4642      	mov	r2, r8
 8006b4c:	464b      	mov	r3, r9
 8006b4e:	1891      	adds	r1, r2, r2
 8006b50:	6239      	str	r1, [r7, #32]
 8006b52:	415b      	adcs	r3, r3
 8006b54:	627b      	str	r3, [r7, #36]	; 0x24
 8006b56:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006b5a:	4641      	mov	r1, r8
 8006b5c:	1854      	adds	r4, r2, r1
 8006b5e:	4649      	mov	r1, r9
 8006b60:	eb43 0501 	adc.w	r5, r3, r1
 8006b64:	f04f 0200 	mov.w	r2, #0
 8006b68:	f04f 0300 	mov.w	r3, #0
 8006b6c:	00eb      	lsls	r3, r5, #3
 8006b6e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006b72:	00e2      	lsls	r2, r4, #3
 8006b74:	4614      	mov	r4, r2
 8006b76:	461d      	mov	r5, r3
 8006b78:	4643      	mov	r3, r8
 8006b7a:	18e3      	adds	r3, r4, r3
 8006b7c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006b80:	464b      	mov	r3, r9
 8006b82:	eb45 0303 	adc.w	r3, r5, r3
 8006b86:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006b8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b8e:	685b      	ldr	r3, [r3, #4]
 8006b90:	2200      	movs	r2, #0
 8006b92:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006b96:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006b9a:	f04f 0200 	mov.w	r2, #0
 8006b9e:	f04f 0300 	mov.w	r3, #0
 8006ba2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006ba6:	4629      	mov	r1, r5
 8006ba8:	008b      	lsls	r3, r1, #2
 8006baa:	4621      	mov	r1, r4
 8006bac:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006bb0:	4621      	mov	r1, r4
 8006bb2:	008a      	lsls	r2, r1, #2
 8006bb4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006bb8:	f7f9 fb6a 	bl	8000290 <__aeabi_uldivmod>
 8006bbc:	4602      	mov	r2, r0
 8006bbe:	460b      	mov	r3, r1
 8006bc0:	4b60      	ldr	r3, [pc, #384]	; (8006d44 <UART_SetConfig+0x4e4>)
 8006bc2:	fba3 2302 	umull	r2, r3, r3, r2
 8006bc6:	095b      	lsrs	r3, r3, #5
 8006bc8:	011c      	lsls	r4, r3, #4
 8006bca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006bce:	2200      	movs	r2, #0
 8006bd0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006bd4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006bd8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006bdc:	4642      	mov	r2, r8
 8006bde:	464b      	mov	r3, r9
 8006be0:	1891      	adds	r1, r2, r2
 8006be2:	61b9      	str	r1, [r7, #24]
 8006be4:	415b      	adcs	r3, r3
 8006be6:	61fb      	str	r3, [r7, #28]
 8006be8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006bec:	4641      	mov	r1, r8
 8006bee:	1851      	adds	r1, r2, r1
 8006bf0:	6139      	str	r1, [r7, #16]
 8006bf2:	4649      	mov	r1, r9
 8006bf4:	414b      	adcs	r3, r1
 8006bf6:	617b      	str	r3, [r7, #20]
 8006bf8:	f04f 0200 	mov.w	r2, #0
 8006bfc:	f04f 0300 	mov.w	r3, #0
 8006c00:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006c04:	4659      	mov	r1, fp
 8006c06:	00cb      	lsls	r3, r1, #3
 8006c08:	4651      	mov	r1, sl
 8006c0a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006c0e:	4651      	mov	r1, sl
 8006c10:	00ca      	lsls	r2, r1, #3
 8006c12:	4610      	mov	r0, r2
 8006c14:	4619      	mov	r1, r3
 8006c16:	4603      	mov	r3, r0
 8006c18:	4642      	mov	r2, r8
 8006c1a:	189b      	adds	r3, r3, r2
 8006c1c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006c20:	464b      	mov	r3, r9
 8006c22:	460a      	mov	r2, r1
 8006c24:	eb42 0303 	adc.w	r3, r2, r3
 8006c28:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006c2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c30:	685b      	ldr	r3, [r3, #4]
 8006c32:	2200      	movs	r2, #0
 8006c34:	67bb      	str	r3, [r7, #120]	; 0x78
 8006c36:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006c38:	f04f 0200 	mov.w	r2, #0
 8006c3c:	f04f 0300 	mov.w	r3, #0
 8006c40:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006c44:	4649      	mov	r1, r9
 8006c46:	008b      	lsls	r3, r1, #2
 8006c48:	4641      	mov	r1, r8
 8006c4a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006c4e:	4641      	mov	r1, r8
 8006c50:	008a      	lsls	r2, r1, #2
 8006c52:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006c56:	f7f9 fb1b 	bl	8000290 <__aeabi_uldivmod>
 8006c5a:	4602      	mov	r2, r0
 8006c5c:	460b      	mov	r3, r1
 8006c5e:	4611      	mov	r1, r2
 8006c60:	4b38      	ldr	r3, [pc, #224]	; (8006d44 <UART_SetConfig+0x4e4>)
 8006c62:	fba3 2301 	umull	r2, r3, r3, r1
 8006c66:	095b      	lsrs	r3, r3, #5
 8006c68:	2264      	movs	r2, #100	; 0x64
 8006c6a:	fb02 f303 	mul.w	r3, r2, r3
 8006c6e:	1acb      	subs	r3, r1, r3
 8006c70:	011b      	lsls	r3, r3, #4
 8006c72:	3332      	adds	r3, #50	; 0x32
 8006c74:	4a33      	ldr	r2, [pc, #204]	; (8006d44 <UART_SetConfig+0x4e4>)
 8006c76:	fba2 2303 	umull	r2, r3, r2, r3
 8006c7a:	095b      	lsrs	r3, r3, #5
 8006c7c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006c80:	441c      	add	r4, r3
 8006c82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006c86:	2200      	movs	r2, #0
 8006c88:	673b      	str	r3, [r7, #112]	; 0x70
 8006c8a:	677a      	str	r2, [r7, #116]	; 0x74
 8006c8c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006c90:	4642      	mov	r2, r8
 8006c92:	464b      	mov	r3, r9
 8006c94:	1891      	adds	r1, r2, r2
 8006c96:	60b9      	str	r1, [r7, #8]
 8006c98:	415b      	adcs	r3, r3
 8006c9a:	60fb      	str	r3, [r7, #12]
 8006c9c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006ca0:	4641      	mov	r1, r8
 8006ca2:	1851      	adds	r1, r2, r1
 8006ca4:	6039      	str	r1, [r7, #0]
 8006ca6:	4649      	mov	r1, r9
 8006ca8:	414b      	adcs	r3, r1
 8006caa:	607b      	str	r3, [r7, #4]
 8006cac:	f04f 0200 	mov.w	r2, #0
 8006cb0:	f04f 0300 	mov.w	r3, #0
 8006cb4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006cb8:	4659      	mov	r1, fp
 8006cba:	00cb      	lsls	r3, r1, #3
 8006cbc:	4651      	mov	r1, sl
 8006cbe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006cc2:	4651      	mov	r1, sl
 8006cc4:	00ca      	lsls	r2, r1, #3
 8006cc6:	4610      	mov	r0, r2
 8006cc8:	4619      	mov	r1, r3
 8006cca:	4603      	mov	r3, r0
 8006ccc:	4642      	mov	r2, r8
 8006cce:	189b      	adds	r3, r3, r2
 8006cd0:	66bb      	str	r3, [r7, #104]	; 0x68
 8006cd2:	464b      	mov	r3, r9
 8006cd4:	460a      	mov	r2, r1
 8006cd6:	eb42 0303 	adc.w	r3, r2, r3
 8006cda:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006cdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ce0:	685b      	ldr	r3, [r3, #4]
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	663b      	str	r3, [r7, #96]	; 0x60
 8006ce6:	667a      	str	r2, [r7, #100]	; 0x64
 8006ce8:	f04f 0200 	mov.w	r2, #0
 8006cec:	f04f 0300 	mov.w	r3, #0
 8006cf0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006cf4:	4649      	mov	r1, r9
 8006cf6:	008b      	lsls	r3, r1, #2
 8006cf8:	4641      	mov	r1, r8
 8006cfa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006cfe:	4641      	mov	r1, r8
 8006d00:	008a      	lsls	r2, r1, #2
 8006d02:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006d06:	f7f9 fac3 	bl	8000290 <__aeabi_uldivmod>
 8006d0a:	4602      	mov	r2, r0
 8006d0c:	460b      	mov	r3, r1
 8006d0e:	4b0d      	ldr	r3, [pc, #52]	; (8006d44 <UART_SetConfig+0x4e4>)
 8006d10:	fba3 1302 	umull	r1, r3, r3, r2
 8006d14:	095b      	lsrs	r3, r3, #5
 8006d16:	2164      	movs	r1, #100	; 0x64
 8006d18:	fb01 f303 	mul.w	r3, r1, r3
 8006d1c:	1ad3      	subs	r3, r2, r3
 8006d1e:	011b      	lsls	r3, r3, #4
 8006d20:	3332      	adds	r3, #50	; 0x32
 8006d22:	4a08      	ldr	r2, [pc, #32]	; (8006d44 <UART_SetConfig+0x4e4>)
 8006d24:	fba2 2303 	umull	r2, r3, r2, r3
 8006d28:	095b      	lsrs	r3, r3, #5
 8006d2a:	f003 020f 	and.w	r2, r3, #15
 8006d2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	4422      	add	r2, r4
 8006d36:	609a      	str	r2, [r3, #8]
}
 8006d38:	bf00      	nop
 8006d3a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006d44:	51eb851f 	.word	0x51eb851f

08006d48 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006d48:	b084      	sub	sp, #16
 8006d4a:	b580      	push	{r7, lr}
 8006d4c:	b084      	sub	sp, #16
 8006d4e:	af00      	add	r7, sp, #0
 8006d50:	6078      	str	r0, [r7, #4]
 8006d52:	f107 001c 	add.w	r0, r7, #28
 8006d56:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006d5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d5c:	2b01      	cmp	r3, #1
 8006d5e:	d122      	bne.n	8006da6 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d64:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	68db      	ldr	r3, [r3, #12]
 8006d70:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8006d74:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d78:	687a      	ldr	r2, [r7, #4]
 8006d7a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	68db      	ldr	r3, [r3, #12]
 8006d80:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006d88:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d8a:	2b01      	cmp	r3, #1
 8006d8c:	d105      	bne.n	8006d9a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	68db      	ldr	r3, [r3, #12]
 8006d92:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006d9a:	6878      	ldr	r0, [r7, #4]
 8006d9c:	f000 faa2 	bl	80072e4 <USB_CoreReset>
 8006da0:	4603      	mov	r3, r0
 8006da2:	73fb      	strb	r3, [r7, #15]
 8006da4:	e01a      	b.n	8006ddc <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	68db      	ldr	r3, [r3, #12]
 8006daa:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006db2:	6878      	ldr	r0, [r7, #4]
 8006db4:	f000 fa96 	bl	80072e4 <USB_CoreReset>
 8006db8:	4603      	mov	r3, r0
 8006dba:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006dbc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d106      	bne.n	8006dd0 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dc6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	639a      	str	r2, [r3, #56]	; 0x38
 8006dce:	e005      	b.n	8006ddc <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dd4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006ddc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dde:	2b01      	cmp	r3, #1
 8006de0:	d10b      	bne.n	8006dfa <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	689b      	ldr	r3, [r3, #8]
 8006de6:	f043 0206 	orr.w	r2, r3, #6
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	689b      	ldr	r3, [r3, #8]
 8006df2:	f043 0220 	orr.w	r2, r3, #32
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006dfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dfc:	4618      	mov	r0, r3
 8006dfe:	3710      	adds	r7, #16
 8006e00:	46bd      	mov	sp, r7
 8006e02:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006e06:	b004      	add	sp, #16
 8006e08:	4770      	bx	lr

08006e0a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006e0a:	b480      	push	{r7}
 8006e0c:	b083      	sub	sp, #12
 8006e0e:	af00      	add	r7, sp, #0
 8006e10:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	689b      	ldr	r3, [r3, #8]
 8006e16:	f023 0201 	bic.w	r2, r3, #1
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006e1e:	2300      	movs	r3, #0
}
 8006e20:	4618      	mov	r0, r3
 8006e22:	370c      	adds	r7, #12
 8006e24:	46bd      	mov	sp, r7
 8006e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2a:	4770      	bx	lr

08006e2c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006e2c:	b580      	push	{r7, lr}
 8006e2e:	b084      	sub	sp, #16
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
 8006e34:	460b      	mov	r3, r1
 8006e36:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006e38:	2300      	movs	r3, #0
 8006e3a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	68db      	ldr	r3, [r3, #12]
 8006e40:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006e48:	78fb      	ldrb	r3, [r7, #3]
 8006e4a:	2b01      	cmp	r3, #1
 8006e4c:	d115      	bne.n	8006e7a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	68db      	ldr	r3, [r3, #12]
 8006e52:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006e5a:	2001      	movs	r0, #1
 8006e5c:	f7fb f920 	bl	80020a0 <HAL_Delay>
      ms++;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	3301      	adds	r3, #1
 8006e64:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8006e66:	6878      	ldr	r0, [r7, #4]
 8006e68:	f000 fa2e 	bl	80072c8 <USB_GetMode>
 8006e6c:	4603      	mov	r3, r0
 8006e6e:	2b01      	cmp	r3, #1
 8006e70:	d01e      	beq.n	8006eb0 <USB_SetCurrentMode+0x84>
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	2b31      	cmp	r3, #49	; 0x31
 8006e76:	d9f0      	bls.n	8006e5a <USB_SetCurrentMode+0x2e>
 8006e78:	e01a      	b.n	8006eb0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006e7a:	78fb      	ldrb	r3, [r7, #3]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d115      	bne.n	8006eac <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	68db      	ldr	r3, [r3, #12]
 8006e84:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006e8c:	2001      	movs	r0, #1
 8006e8e:	f7fb f907 	bl	80020a0 <HAL_Delay>
      ms++;
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	3301      	adds	r3, #1
 8006e96:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8006e98:	6878      	ldr	r0, [r7, #4]
 8006e9a:	f000 fa15 	bl	80072c8 <USB_GetMode>
 8006e9e:	4603      	mov	r3, r0
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d005      	beq.n	8006eb0 <USB_SetCurrentMode+0x84>
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	2b31      	cmp	r3, #49	; 0x31
 8006ea8:	d9f0      	bls.n	8006e8c <USB_SetCurrentMode+0x60>
 8006eaa:	e001      	b.n	8006eb0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006eac:	2301      	movs	r3, #1
 8006eae:	e005      	b.n	8006ebc <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	2b32      	cmp	r3, #50	; 0x32
 8006eb4:	d101      	bne.n	8006eba <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006eb6:	2301      	movs	r3, #1
 8006eb8:	e000      	b.n	8006ebc <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006eba:	2300      	movs	r3, #0
}
 8006ebc:	4618      	mov	r0, r3
 8006ebe:	3710      	adds	r7, #16
 8006ec0:	46bd      	mov	sp, r7
 8006ec2:	bd80      	pop	{r7, pc}

08006ec4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006ec4:	b084      	sub	sp, #16
 8006ec6:	b580      	push	{r7, lr}
 8006ec8:	b086      	sub	sp, #24
 8006eca:	af00      	add	r7, sp, #0
 8006ecc:	6078      	str	r0, [r7, #4]
 8006ece:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8006ed2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006ede:	2300      	movs	r3, #0
 8006ee0:	613b      	str	r3, [r7, #16]
 8006ee2:	e009      	b.n	8006ef8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006ee4:	687a      	ldr	r2, [r7, #4]
 8006ee6:	693b      	ldr	r3, [r7, #16]
 8006ee8:	3340      	adds	r3, #64	; 0x40
 8006eea:	009b      	lsls	r3, r3, #2
 8006eec:	4413      	add	r3, r2
 8006eee:	2200      	movs	r2, #0
 8006ef0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006ef2:	693b      	ldr	r3, [r7, #16]
 8006ef4:	3301      	adds	r3, #1
 8006ef6:	613b      	str	r3, [r7, #16]
 8006ef8:	693b      	ldr	r3, [r7, #16]
 8006efa:	2b0e      	cmp	r3, #14
 8006efc:	d9f2      	bls.n	8006ee4 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006efe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d11c      	bne.n	8006f3e <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006f0a:	685b      	ldr	r3, [r3, #4]
 8006f0c:	68fa      	ldr	r2, [r7, #12]
 8006f0e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006f12:	f043 0302 	orr.w	r3, r3, #2
 8006f16:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f1c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f28:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f34:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	639a      	str	r2, [r3, #56]	; 0x38
 8006f3c:	e00b      	b.n	8006f56 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f42:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f4e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006f5c:	461a      	mov	r2, r3
 8006f5e:	2300      	movs	r3, #0
 8006f60:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006f68:	4619      	mov	r1, r3
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006f70:	461a      	mov	r2, r3
 8006f72:	680b      	ldr	r3, [r1, #0]
 8006f74:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006f76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f78:	2b01      	cmp	r3, #1
 8006f7a:	d10c      	bne.n	8006f96 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006f7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d104      	bne.n	8006f8c <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006f82:	2100      	movs	r1, #0
 8006f84:	6878      	ldr	r0, [r7, #4]
 8006f86:	f000 f965 	bl	8007254 <USB_SetDevSpeed>
 8006f8a:	e008      	b.n	8006f9e <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006f8c:	2101      	movs	r1, #1
 8006f8e:	6878      	ldr	r0, [r7, #4]
 8006f90:	f000 f960 	bl	8007254 <USB_SetDevSpeed>
 8006f94:	e003      	b.n	8006f9e <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006f96:	2103      	movs	r1, #3
 8006f98:	6878      	ldr	r0, [r7, #4]
 8006f9a:	f000 f95b 	bl	8007254 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006f9e:	2110      	movs	r1, #16
 8006fa0:	6878      	ldr	r0, [r7, #4]
 8006fa2:	f000 f8f3 	bl	800718c <USB_FlushTxFifo>
 8006fa6:	4603      	mov	r3, r0
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d001      	beq.n	8006fb0 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8006fac:	2301      	movs	r3, #1
 8006fae:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006fb0:	6878      	ldr	r0, [r7, #4]
 8006fb2:	f000 f91f 	bl	80071f4 <USB_FlushRxFifo>
 8006fb6:	4603      	mov	r3, r0
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d001      	beq.n	8006fc0 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8006fbc:	2301      	movs	r3, #1
 8006fbe:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006fc6:	461a      	mov	r2, r3
 8006fc8:	2300      	movs	r3, #0
 8006fca:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006fd2:	461a      	mov	r2, r3
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006fde:	461a      	mov	r2, r3
 8006fe0:	2300      	movs	r3, #0
 8006fe2:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	613b      	str	r3, [r7, #16]
 8006fe8:	e043      	b.n	8007072 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006fea:	693b      	ldr	r3, [r7, #16]
 8006fec:	015a      	lsls	r2, r3, #5
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	4413      	add	r3, r2
 8006ff2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006ffc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007000:	d118      	bne.n	8007034 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8007002:	693b      	ldr	r3, [r7, #16]
 8007004:	2b00      	cmp	r3, #0
 8007006:	d10a      	bne.n	800701e <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007008:	693b      	ldr	r3, [r7, #16]
 800700a:	015a      	lsls	r2, r3, #5
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	4413      	add	r3, r2
 8007010:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007014:	461a      	mov	r2, r3
 8007016:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800701a:	6013      	str	r3, [r2, #0]
 800701c:	e013      	b.n	8007046 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800701e:	693b      	ldr	r3, [r7, #16]
 8007020:	015a      	lsls	r2, r3, #5
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	4413      	add	r3, r2
 8007026:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800702a:	461a      	mov	r2, r3
 800702c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007030:	6013      	str	r3, [r2, #0]
 8007032:	e008      	b.n	8007046 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007034:	693b      	ldr	r3, [r7, #16]
 8007036:	015a      	lsls	r2, r3, #5
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	4413      	add	r3, r2
 800703c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007040:	461a      	mov	r2, r3
 8007042:	2300      	movs	r3, #0
 8007044:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007046:	693b      	ldr	r3, [r7, #16]
 8007048:	015a      	lsls	r2, r3, #5
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	4413      	add	r3, r2
 800704e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007052:	461a      	mov	r2, r3
 8007054:	2300      	movs	r3, #0
 8007056:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007058:	693b      	ldr	r3, [r7, #16]
 800705a:	015a      	lsls	r2, r3, #5
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	4413      	add	r3, r2
 8007060:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007064:	461a      	mov	r2, r3
 8007066:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800706a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800706c:	693b      	ldr	r3, [r7, #16]
 800706e:	3301      	adds	r3, #1
 8007070:	613b      	str	r3, [r7, #16]
 8007072:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007074:	693a      	ldr	r2, [r7, #16]
 8007076:	429a      	cmp	r2, r3
 8007078:	d3b7      	bcc.n	8006fea <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800707a:	2300      	movs	r3, #0
 800707c:	613b      	str	r3, [r7, #16]
 800707e:	e043      	b.n	8007108 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007080:	693b      	ldr	r3, [r7, #16]
 8007082:	015a      	lsls	r2, r3, #5
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	4413      	add	r3, r2
 8007088:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007092:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007096:	d118      	bne.n	80070ca <USB_DevInit+0x206>
    {
      if (i == 0U)
 8007098:	693b      	ldr	r3, [r7, #16]
 800709a:	2b00      	cmp	r3, #0
 800709c:	d10a      	bne.n	80070b4 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800709e:	693b      	ldr	r3, [r7, #16]
 80070a0:	015a      	lsls	r2, r3, #5
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	4413      	add	r3, r2
 80070a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80070aa:	461a      	mov	r2, r3
 80070ac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80070b0:	6013      	str	r3, [r2, #0]
 80070b2:	e013      	b.n	80070dc <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80070b4:	693b      	ldr	r3, [r7, #16]
 80070b6:	015a      	lsls	r2, r3, #5
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	4413      	add	r3, r2
 80070bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80070c0:	461a      	mov	r2, r3
 80070c2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80070c6:	6013      	str	r3, [r2, #0]
 80070c8:	e008      	b.n	80070dc <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80070ca:	693b      	ldr	r3, [r7, #16]
 80070cc:	015a      	lsls	r2, r3, #5
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	4413      	add	r3, r2
 80070d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80070d6:	461a      	mov	r2, r3
 80070d8:	2300      	movs	r3, #0
 80070da:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80070dc:	693b      	ldr	r3, [r7, #16]
 80070de:	015a      	lsls	r2, r3, #5
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	4413      	add	r3, r2
 80070e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80070e8:	461a      	mov	r2, r3
 80070ea:	2300      	movs	r3, #0
 80070ec:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80070ee:	693b      	ldr	r3, [r7, #16]
 80070f0:	015a      	lsls	r2, r3, #5
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	4413      	add	r3, r2
 80070f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80070fa:	461a      	mov	r2, r3
 80070fc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007100:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007102:	693b      	ldr	r3, [r7, #16]
 8007104:	3301      	adds	r3, #1
 8007106:	613b      	str	r3, [r7, #16]
 8007108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800710a:	693a      	ldr	r2, [r7, #16]
 800710c:	429a      	cmp	r2, r3
 800710e:	d3b7      	bcc.n	8007080 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007116:	691b      	ldr	r3, [r3, #16]
 8007118:	68fa      	ldr	r2, [r7, #12]
 800711a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800711e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007122:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	2200      	movs	r2, #0
 8007128:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8007130:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007132:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007134:	2b00      	cmp	r3, #0
 8007136:	d105      	bne.n	8007144 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	699b      	ldr	r3, [r3, #24]
 800713c:	f043 0210 	orr.w	r2, r3, #16
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	699a      	ldr	r2, [r3, #24]
 8007148:	4b0f      	ldr	r3, [pc, #60]	; (8007188 <USB_DevInit+0x2c4>)
 800714a:	4313      	orrs	r3, r2
 800714c:	687a      	ldr	r2, [r7, #4]
 800714e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007150:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007152:	2b00      	cmp	r3, #0
 8007154:	d005      	beq.n	8007162 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	699b      	ldr	r3, [r3, #24]
 800715a:	f043 0208 	orr.w	r2, r3, #8
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007162:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007164:	2b01      	cmp	r3, #1
 8007166:	d107      	bne.n	8007178 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	699b      	ldr	r3, [r3, #24]
 800716c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007170:	f043 0304 	orr.w	r3, r3, #4
 8007174:	687a      	ldr	r2, [r7, #4]
 8007176:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007178:	7dfb      	ldrb	r3, [r7, #23]
}
 800717a:	4618      	mov	r0, r3
 800717c:	3718      	adds	r7, #24
 800717e:	46bd      	mov	sp, r7
 8007180:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007184:	b004      	add	sp, #16
 8007186:	4770      	bx	lr
 8007188:	803c3800 	.word	0x803c3800

0800718c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800718c:	b480      	push	{r7}
 800718e:	b085      	sub	sp, #20
 8007190:	af00      	add	r7, sp, #0
 8007192:	6078      	str	r0, [r7, #4]
 8007194:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007196:	2300      	movs	r3, #0
 8007198:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	3301      	adds	r3, #1
 800719e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	4a13      	ldr	r2, [pc, #76]	; (80071f0 <USB_FlushTxFifo+0x64>)
 80071a4:	4293      	cmp	r3, r2
 80071a6:	d901      	bls.n	80071ac <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80071a8:	2303      	movs	r3, #3
 80071aa:	e01b      	b.n	80071e4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	691b      	ldr	r3, [r3, #16]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	daf2      	bge.n	800719a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80071b4:	2300      	movs	r3, #0
 80071b6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80071b8:	683b      	ldr	r3, [r7, #0]
 80071ba:	019b      	lsls	r3, r3, #6
 80071bc:	f043 0220 	orr.w	r2, r3, #32
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	3301      	adds	r3, #1
 80071c8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	4a08      	ldr	r2, [pc, #32]	; (80071f0 <USB_FlushTxFifo+0x64>)
 80071ce:	4293      	cmp	r3, r2
 80071d0:	d901      	bls.n	80071d6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80071d2:	2303      	movs	r3, #3
 80071d4:	e006      	b.n	80071e4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	691b      	ldr	r3, [r3, #16]
 80071da:	f003 0320 	and.w	r3, r3, #32
 80071de:	2b20      	cmp	r3, #32
 80071e0:	d0f0      	beq.n	80071c4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80071e2:	2300      	movs	r3, #0
}
 80071e4:	4618      	mov	r0, r3
 80071e6:	3714      	adds	r7, #20
 80071e8:	46bd      	mov	sp, r7
 80071ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ee:	4770      	bx	lr
 80071f0:	00030d40 	.word	0x00030d40

080071f4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80071f4:	b480      	push	{r7}
 80071f6:	b085      	sub	sp, #20
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80071fc:	2300      	movs	r3, #0
 80071fe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	3301      	adds	r3, #1
 8007204:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	4a11      	ldr	r2, [pc, #68]	; (8007250 <USB_FlushRxFifo+0x5c>)
 800720a:	4293      	cmp	r3, r2
 800720c:	d901      	bls.n	8007212 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800720e:	2303      	movs	r3, #3
 8007210:	e018      	b.n	8007244 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	691b      	ldr	r3, [r3, #16]
 8007216:	2b00      	cmp	r3, #0
 8007218:	daf2      	bge.n	8007200 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800721a:	2300      	movs	r3, #0
 800721c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	2210      	movs	r2, #16
 8007222:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	3301      	adds	r3, #1
 8007228:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	4a08      	ldr	r2, [pc, #32]	; (8007250 <USB_FlushRxFifo+0x5c>)
 800722e:	4293      	cmp	r3, r2
 8007230:	d901      	bls.n	8007236 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007232:	2303      	movs	r3, #3
 8007234:	e006      	b.n	8007244 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	691b      	ldr	r3, [r3, #16]
 800723a:	f003 0310 	and.w	r3, r3, #16
 800723e:	2b10      	cmp	r3, #16
 8007240:	d0f0      	beq.n	8007224 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007242:	2300      	movs	r3, #0
}
 8007244:	4618      	mov	r0, r3
 8007246:	3714      	adds	r7, #20
 8007248:	46bd      	mov	sp, r7
 800724a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724e:	4770      	bx	lr
 8007250:	00030d40 	.word	0x00030d40

08007254 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007254:	b480      	push	{r7}
 8007256:	b085      	sub	sp, #20
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]
 800725c:	460b      	mov	r3, r1
 800725e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800726a:	681a      	ldr	r2, [r3, #0]
 800726c:	78fb      	ldrb	r3, [r7, #3]
 800726e:	68f9      	ldr	r1, [r7, #12]
 8007270:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007274:	4313      	orrs	r3, r2
 8007276:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007278:	2300      	movs	r3, #0
}
 800727a:	4618      	mov	r0, r3
 800727c:	3714      	adds	r7, #20
 800727e:	46bd      	mov	sp, r7
 8007280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007284:	4770      	bx	lr

08007286 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007286:	b480      	push	{r7}
 8007288:	b085      	sub	sp, #20
 800728a:	af00      	add	r7, sp, #0
 800728c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	68fa      	ldr	r2, [r7, #12]
 800729c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80072a0:	f023 0303 	bic.w	r3, r3, #3
 80072a4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80072ac:	685b      	ldr	r3, [r3, #4]
 80072ae:	68fa      	ldr	r2, [r7, #12]
 80072b0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80072b4:	f043 0302 	orr.w	r3, r3, #2
 80072b8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80072ba:	2300      	movs	r3, #0
}
 80072bc:	4618      	mov	r0, r3
 80072be:	3714      	adds	r7, #20
 80072c0:	46bd      	mov	sp, r7
 80072c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c6:	4770      	bx	lr

080072c8 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80072c8:	b480      	push	{r7}
 80072ca:	b083      	sub	sp, #12
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	695b      	ldr	r3, [r3, #20]
 80072d4:	f003 0301 	and.w	r3, r3, #1
}
 80072d8:	4618      	mov	r0, r3
 80072da:	370c      	adds	r7, #12
 80072dc:	46bd      	mov	sp, r7
 80072de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e2:	4770      	bx	lr

080072e4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80072e4:	b480      	push	{r7}
 80072e6:	b085      	sub	sp, #20
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80072ec:	2300      	movs	r3, #0
 80072ee:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	3301      	adds	r3, #1
 80072f4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	4a13      	ldr	r2, [pc, #76]	; (8007348 <USB_CoreReset+0x64>)
 80072fa:	4293      	cmp	r3, r2
 80072fc:	d901      	bls.n	8007302 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80072fe:	2303      	movs	r3, #3
 8007300:	e01b      	b.n	800733a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	691b      	ldr	r3, [r3, #16]
 8007306:	2b00      	cmp	r3, #0
 8007308:	daf2      	bge.n	80072f0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800730a:	2300      	movs	r3, #0
 800730c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	691b      	ldr	r3, [r3, #16]
 8007312:	f043 0201 	orr.w	r2, r3, #1
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	3301      	adds	r3, #1
 800731e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	4a09      	ldr	r2, [pc, #36]	; (8007348 <USB_CoreReset+0x64>)
 8007324:	4293      	cmp	r3, r2
 8007326:	d901      	bls.n	800732c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007328:	2303      	movs	r3, #3
 800732a:	e006      	b.n	800733a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	691b      	ldr	r3, [r3, #16]
 8007330:	f003 0301 	and.w	r3, r3, #1
 8007334:	2b01      	cmp	r3, #1
 8007336:	d0f0      	beq.n	800731a <USB_CoreReset+0x36>

  return HAL_OK;
 8007338:	2300      	movs	r3, #0
}
 800733a:	4618      	mov	r0, r3
 800733c:	3714      	adds	r7, #20
 800733e:	46bd      	mov	sp, r7
 8007340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007344:	4770      	bx	lr
 8007346:	bf00      	nop
 8007348:	00030d40 	.word	0x00030d40

0800734c <siprintf>:
 800734c:	b40e      	push	{r1, r2, r3}
 800734e:	b500      	push	{lr}
 8007350:	b09c      	sub	sp, #112	; 0x70
 8007352:	ab1d      	add	r3, sp, #116	; 0x74
 8007354:	9002      	str	r0, [sp, #8]
 8007356:	9006      	str	r0, [sp, #24]
 8007358:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800735c:	4809      	ldr	r0, [pc, #36]	; (8007384 <siprintf+0x38>)
 800735e:	9107      	str	r1, [sp, #28]
 8007360:	9104      	str	r1, [sp, #16]
 8007362:	4909      	ldr	r1, [pc, #36]	; (8007388 <siprintf+0x3c>)
 8007364:	f853 2b04 	ldr.w	r2, [r3], #4
 8007368:	9105      	str	r1, [sp, #20]
 800736a:	6800      	ldr	r0, [r0, #0]
 800736c:	9301      	str	r3, [sp, #4]
 800736e:	a902      	add	r1, sp, #8
 8007370:	f000 f992 	bl	8007698 <_svfiprintf_r>
 8007374:	9b02      	ldr	r3, [sp, #8]
 8007376:	2200      	movs	r2, #0
 8007378:	701a      	strb	r2, [r3, #0]
 800737a:	b01c      	add	sp, #112	; 0x70
 800737c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007380:	b003      	add	sp, #12
 8007382:	4770      	bx	lr
 8007384:	20000060 	.word	0x20000060
 8007388:	ffff0208 	.word	0xffff0208

0800738c <memset>:
 800738c:	4402      	add	r2, r0
 800738e:	4603      	mov	r3, r0
 8007390:	4293      	cmp	r3, r2
 8007392:	d100      	bne.n	8007396 <memset+0xa>
 8007394:	4770      	bx	lr
 8007396:	f803 1b01 	strb.w	r1, [r3], #1
 800739a:	e7f9      	b.n	8007390 <memset+0x4>

0800739c <__errno>:
 800739c:	4b01      	ldr	r3, [pc, #4]	; (80073a4 <__errno+0x8>)
 800739e:	6818      	ldr	r0, [r3, #0]
 80073a0:	4770      	bx	lr
 80073a2:	bf00      	nop
 80073a4:	20000060 	.word	0x20000060

080073a8 <__libc_init_array>:
 80073a8:	b570      	push	{r4, r5, r6, lr}
 80073aa:	4d0d      	ldr	r5, [pc, #52]	; (80073e0 <__libc_init_array+0x38>)
 80073ac:	4c0d      	ldr	r4, [pc, #52]	; (80073e4 <__libc_init_array+0x3c>)
 80073ae:	1b64      	subs	r4, r4, r5
 80073b0:	10a4      	asrs	r4, r4, #2
 80073b2:	2600      	movs	r6, #0
 80073b4:	42a6      	cmp	r6, r4
 80073b6:	d109      	bne.n	80073cc <__libc_init_array+0x24>
 80073b8:	4d0b      	ldr	r5, [pc, #44]	; (80073e8 <__libc_init_array+0x40>)
 80073ba:	4c0c      	ldr	r4, [pc, #48]	; (80073ec <__libc_init_array+0x44>)
 80073bc:	f000 fc6a 	bl	8007c94 <_init>
 80073c0:	1b64      	subs	r4, r4, r5
 80073c2:	10a4      	asrs	r4, r4, #2
 80073c4:	2600      	movs	r6, #0
 80073c6:	42a6      	cmp	r6, r4
 80073c8:	d105      	bne.n	80073d6 <__libc_init_array+0x2e>
 80073ca:	bd70      	pop	{r4, r5, r6, pc}
 80073cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80073d0:	4798      	blx	r3
 80073d2:	3601      	adds	r6, #1
 80073d4:	e7ee      	b.n	80073b4 <__libc_init_array+0xc>
 80073d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80073da:	4798      	blx	r3
 80073dc:	3601      	adds	r6, #1
 80073de:	e7f2      	b.n	80073c6 <__libc_init_array+0x1e>
 80073e0:	08007eb0 	.word	0x08007eb0
 80073e4:	08007eb0 	.word	0x08007eb0
 80073e8:	08007eb0 	.word	0x08007eb0
 80073ec:	08007eb4 	.word	0x08007eb4

080073f0 <__retarget_lock_acquire_recursive>:
 80073f0:	4770      	bx	lr

080073f2 <__retarget_lock_release_recursive>:
 80073f2:	4770      	bx	lr

080073f4 <_free_r>:
 80073f4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80073f6:	2900      	cmp	r1, #0
 80073f8:	d044      	beq.n	8007484 <_free_r+0x90>
 80073fa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80073fe:	9001      	str	r0, [sp, #4]
 8007400:	2b00      	cmp	r3, #0
 8007402:	f1a1 0404 	sub.w	r4, r1, #4
 8007406:	bfb8      	it	lt
 8007408:	18e4      	addlt	r4, r4, r3
 800740a:	f000 f8df 	bl	80075cc <__malloc_lock>
 800740e:	4a1e      	ldr	r2, [pc, #120]	; (8007488 <_free_r+0x94>)
 8007410:	9801      	ldr	r0, [sp, #4]
 8007412:	6813      	ldr	r3, [r2, #0]
 8007414:	b933      	cbnz	r3, 8007424 <_free_r+0x30>
 8007416:	6063      	str	r3, [r4, #4]
 8007418:	6014      	str	r4, [r2, #0]
 800741a:	b003      	add	sp, #12
 800741c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007420:	f000 b8da 	b.w	80075d8 <__malloc_unlock>
 8007424:	42a3      	cmp	r3, r4
 8007426:	d908      	bls.n	800743a <_free_r+0x46>
 8007428:	6825      	ldr	r5, [r4, #0]
 800742a:	1961      	adds	r1, r4, r5
 800742c:	428b      	cmp	r3, r1
 800742e:	bf01      	itttt	eq
 8007430:	6819      	ldreq	r1, [r3, #0]
 8007432:	685b      	ldreq	r3, [r3, #4]
 8007434:	1949      	addeq	r1, r1, r5
 8007436:	6021      	streq	r1, [r4, #0]
 8007438:	e7ed      	b.n	8007416 <_free_r+0x22>
 800743a:	461a      	mov	r2, r3
 800743c:	685b      	ldr	r3, [r3, #4]
 800743e:	b10b      	cbz	r3, 8007444 <_free_r+0x50>
 8007440:	42a3      	cmp	r3, r4
 8007442:	d9fa      	bls.n	800743a <_free_r+0x46>
 8007444:	6811      	ldr	r1, [r2, #0]
 8007446:	1855      	adds	r5, r2, r1
 8007448:	42a5      	cmp	r5, r4
 800744a:	d10b      	bne.n	8007464 <_free_r+0x70>
 800744c:	6824      	ldr	r4, [r4, #0]
 800744e:	4421      	add	r1, r4
 8007450:	1854      	adds	r4, r2, r1
 8007452:	42a3      	cmp	r3, r4
 8007454:	6011      	str	r1, [r2, #0]
 8007456:	d1e0      	bne.n	800741a <_free_r+0x26>
 8007458:	681c      	ldr	r4, [r3, #0]
 800745a:	685b      	ldr	r3, [r3, #4]
 800745c:	6053      	str	r3, [r2, #4]
 800745e:	440c      	add	r4, r1
 8007460:	6014      	str	r4, [r2, #0]
 8007462:	e7da      	b.n	800741a <_free_r+0x26>
 8007464:	d902      	bls.n	800746c <_free_r+0x78>
 8007466:	230c      	movs	r3, #12
 8007468:	6003      	str	r3, [r0, #0]
 800746a:	e7d6      	b.n	800741a <_free_r+0x26>
 800746c:	6825      	ldr	r5, [r4, #0]
 800746e:	1961      	adds	r1, r4, r5
 8007470:	428b      	cmp	r3, r1
 8007472:	bf04      	itt	eq
 8007474:	6819      	ldreq	r1, [r3, #0]
 8007476:	685b      	ldreq	r3, [r3, #4]
 8007478:	6063      	str	r3, [r4, #4]
 800747a:	bf04      	itt	eq
 800747c:	1949      	addeq	r1, r1, r5
 800747e:	6021      	streq	r1, [r4, #0]
 8007480:	6054      	str	r4, [r2, #4]
 8007482:	e7ca      	b.n	800741a <_free_r+0x26>
 8007484:	b003      	add	sp, #12
 8007486:	bd30      	pop	{r4, r5, pc}
 8007488:	20000b64 	.word	0x20000b64

0800748c <sbrk_aligned>:
 800748c:	b570      	push	{r4, r5, r6, lr}
 800748e:	4e0e      	ldr	r6, [pc, #56]	; (80074c8 <sbrk_aligned+0x3c>)
 8007490:	460c      	mov	r4, r1
 8007492:	6831      	ldr	r1, [r6, #0]
 8007494:	4605      	mov	r5, r0
 8007496:	b911      	cbnz	r1, 800749e <sbrk_aligned+0x12>
 8007498:	f000 fba6 	bl	8007be8 <_sbrk_r>
 800749c:	6030      	str	r0, [r6, #0]
 800749e:	4621      	mov	r1, r4
 80074a0:	4628      	mov	r0, r5
 80074a2:	f000 fba1 	bl	8007be8 <_sbrk_r>
 80074a6:	1c43      	adds	r3, r0, #1
 80074a8:	d00a      	beq.n	80074c0 <sbrk_aligned+0x34>
 80074aa:	1cc4      	adds	r4, r0, #3
 80074ac:	f024 0403 	bic.w	r4, r4, #3
 80074b0:	42a0      	cmp	r0, r4
 80074b2:	d007      	beq.n	80074c4 <sbrk_aligned+0x38>
 80074b4:	1a21      	subs	r1, r4, r0
 80074b6:	4628      	mov	r0, r5
 80074b8:	f000 fb96 	bl	8007be8 <_sbrk_r>
 80074bc:	3001      	adds	r0, #1
 80074be:	d101      	bne.n	80074c4 <sbrk_aligned+0x38>
 80074c0:	f04f 34ff 	mov.w	r4, #4294967295
 80074c4:	4620      	mov	r0, r4
 80074c6:	bd70      	pop	{r4, r5, r6, pc}
 80074c8:	20000b68 	.word	0x20000b68

080074cc <_malloc_r>:
 80074cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80074d0:	1ccd      	adds	r5, r1, #3
 80074d2:	f025 0503 	bic.w	r5, r5, #3
 80074d6:	3508      	adds	r5, #8
 80074d8:	2d0c      	cmp	r5, #12
 80074da:	bf38      	it	cc
 80074dc:	250c      	movcc	r5, #12
 80074de:	2d00      	cmp	r5, #0
 80074e0:	4607      	mov	r7, r0
 80074e2:	db01      	blt.n	80074e8 <_malloc_r+0x1c>
 80074e4:	42a9      	cmp	r1, r5
 80074e6:	d905      	bls.n	80074f4 <_malloc_r+0x28>
 80074e8:	230c      	movs	r3, #12
 80074ea:	603b      	str	r3, [r7, #0]
 80074ec:	2600      	movs	r6, #0
 80074ee:	4630      	mov	r0, r6
 80074f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80074f4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80075c8 <_malloc_r+0xfc>
 80074f8:	f000 f868 	bl	80075cc <__malloc_lock>
 80074fc:	f8d8 3000 	ldr.w	r3, [r8]
 8007500:	461c      	mov	r4, r3
 8007502:	bb5c      	cbnz	r4, 800755c <_malloc_r+0x90>
 8007504:	4629      	mov	r1, r5
 8007506:	4638      	mov	r0, r7
 8007508:	f7ff ffc0 	bl	800748c <sbrk_aligned>
 800750c:	1c43      	adds	r3, r0, #1
 800750e:	4604      	mov	r4, r0
 8007510:	d155      	bne.n	80075be <_malloc_r+0xf2>
 8007512:	f8d8 4000 	ldr.w	r4, [r8]
 8007516:	4626      	mov	r6, r4
 8007518:	2e00      	cmp	r6, #0
 800751a:	d145      	bne.n	80075a8 <_malloc_r+0xdc>
 800751c:	2c00      	cmp	r4, #0
 800751e:	d048      	beq.n	80075b2 <_malloc_r+0xe6>
 8007520:	6823      	ldr	r3, [r4, #0]
 8007522:	4631      	mov	r1, r6
 8007524:	4638      	mov	r0, r7
 8007526:	eb04 0903 	add.w	r9, r4, r3
 800752a:	f000 fb5d 	bl	8007be8 <_sbrk_r>
 800752e:	4581      	cmp	r9, r0
 8007530:	d13f      	bne.n	80075b2 <_malloc_r+0xe6>
 8007532:	6821      	ldr	r1, [r4, #0]
 8007534:	1a6d      	subs	r5, r5, r1
 8007536:	4629      	mov	r1, r5
 8007538:	4638      	mov	r0, r7
 800753a:	f7ff ffa7 	bl	800748c <sbrk_aligned>
 800753e:	3001      	adds	r0, #1
 8007540:	d037      	beq.n	80075b2 <_malloc_r+0xe6>
 8007542:	6823      	ldr	r3, [r4, #0]
 8007544:	442b      	add	r3, r5
 8007546:	6023      	str	r3, [r4, #0]
 8007548:	f8d8 3000 	ldr.w	r3, [r8]
 800754c:	2b00      	cmp	r3, #0
 800754e:	d038      	beq.n	80075c2 <_malloc_r+0xf6>
 8007550:	685a      	ldr	r2, [r3, #4]
 8007552:	42a2      	cmp	r2, r4
 8007554:	d12b      	bne.n	80075ae <_malloc_r+0xe2>
 8007556:	2200      	movs	r2, #0
 8007558:	605a      	str	r2, [r3, #4]
 800755a:	e00f      	b.n	800757c <_malloc_r+0xb0>
 800755c:	6822      	ldr	r2, [r4, #0]
 800755e:	1b52      	subs	r2, r2, r5
 8007560:	d41f      	bmi.n	80075a2 <_malloc_r+0xd6>
 8007562:	2a0b      	cmp	r2, #11
 8007564:	d917      	bls.n	8007596 <_malloc_r+0xca>
 8007566:	1961      	adds	r1, r4, r5
 8007568:	42a3      	cmp	r3, r4
 800756a:	6025      	str	r5, [r4, #0]
 800756c:	bf18      	it	ne
 800756e:	6059      	strne	r1, [r3, #4]
 8007570:	6863      	ldr	r3, [r4, #4]
 8007572:	bf08      	it	eq
 8007574:	f8c8 1000 	streq.w	r1, [r8]
 8007578:	5162      	str	r2, [r4, r5]
 800757a:	604b      	str	r3, [r1, #4]
 800757c:	4638      	mov	r0, r7
 800757e:	f104 060b 	add.w	r6, r4, #11
 8007582:	f000 f829 	bl	80075d8 <__malloc_unlock>
 8007586:	f026 0607 	bic.w	r6, r6, #7
 800758a:	1d23      	adds	r3, r4, #4
 800758c:	1af2      	subs	r2, r6, r3
 800758e:	d0ae      	beq.n	80074ee <_malloc_r+0x22>
 8007590:	1b9b      	subs	r3, r3, r6
 8007592:	50a3      	str	r3, [r4, r2]
 8007594:	e7ab      	b.n	80074ee <_malloc_r+0x22>
 8007596:	42a3      	cmp	r3, r4
 8007598:	6862      	ldr	r2, [r4, #4]
 800759a:	d1dd      	bne.n	8007558 <_malloc_r+0x8c>
 800759c:	f8c8 2000 	str.w	r2, [r8]
 80075a0:	e7ec      	b.n	800757c <_malloc_r+0xb0>
 80075a2:	4623      	mov	r3, r4
 80075a4:	6864      	ldr	r4, [r4, #4]
 80075a6:	e7ac      	b.n	8007502 <_malloc_r+0x36>
 80075a8:	4634      	mov	r4, r6
 80075aa:	6876      	ldr	r6, [r6, #4]
 80075ac:	e7b4      	b.n	8007518 <_malloc_r+0x4c>
 80075ae:	4613      	mov	r3, r2
 80075b0:	e7cc      	b.n	800754c <_malloc_r+0x80>
 80075b2:	230c      	movs	r3, #12
 80075b4:	603b      	str	r3, [r7, #0]
 80075b6:	4638      	mov	r0, r7
 80075b8:	f000 f80e 	bl	80075d8 <__malloc_unlock>
 80075bc:	e797      	b.n	80074ee <_malloc_r+0x22>
 80075be:	6025      	str	r5, [r4, #0]
 80075c0:	e7dc      	b.n	800757c <_malloc_r+0xb0>
 80075c2:	605b      	str	r3, [r3, #4]
 80075c4:	deff      	udf	#255	; 0xff
 80075c6:	bf00      	nop
 80075c8:	20000b64 	.word	0x20000b64

080075cc <__malloc_lock>:
 80075cc:	4801      	ldr	r0, [pc, #4]	; (80075d4 <__malloc_lock+0x8>)
 80075ce:	f7ff bf0f 	b.w	80073f0 <__retarget_lock_acquire_recursive>
 80075d2:	bf00      	nop
 80075d4:	20000b60 	.word	0x20000b60

080075d8 <__malloc_unlock>:
 80075d8:	4801      	ldr	r0, [pc, #4]	; (80075e0 <__malloc_unlock+0x8>)
 80075da:	f7ff bf0a 	b.w	80073f2 <__retarget_lock_release_recursive>
 80075de:	bf00      	nop
 80075e0:	20000b60 	.word	0x20000b60

080075e4 <__ssputs_r>:
 80075e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80075e8:	688e      	ldr	r6, [r1, #8]
 80075ea:	461f      	mov	r7, r3
 80075ec:	42be      	cmp	r6, r7
 80075ee:	680b      	ldr	r3, [r1, #0]
 80075f0:	4682      	mov	sl, r0
 80075f2:	460c      	mov	r4, r1
 80075f4:	4690      	mov	r8, r2
 80075f6:	d82c      	bhi.n	8007652 <__ssputs_r+0x6e>
 80075f8:	898a      	ldrh	r2, [r1, #12]
 80075fa:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80075fe:	d026      	beq.n	800764e <__ssputs_r+0x6a>
 8007600:	6965      	ldr	r5, [r4, #20]
 8007602:	6909      	ldr	r1, [r1, #16]
 8007604:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007608:	eba3 0901 	sub.w	r9, r3, r1
 800760c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007610:	1c7b      	adds	r3, r7, #1
 8007612:	444b      	add	r3, r9
 8007614:	106d      	asrs	r5, r5, #1
 8007616:	429d      	cmp	r5, r3
 8007618:	bf38      	it	cc
 800761a:	461d      	movcc	r5, r3
 800761c:	0553      	lsls	r3, r2, #21
 800761e:	d527      	bpl.n	8007670 <__ssputs_r+0x8c>
 8007620:	4629      	mov	r1, r5
 8007622:	f7ff ff53 	bl	80074cc <_malloc_r>
 8007626:	4606      	mov	r6, r0
 8007628:	b360      	cbz	r0, 8007684 <__ssputs_r+0xa0>
 800762a:	6921      	ldr	r1, [r4, #16]
 800762c:	464a      	mov	r2, r9
 800762e:	f000 faeb 	bl	8007c08 <memcpy>
 8007632:	89a3      	ldrh	r3, [r4, #12]
 8007634:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007638:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800763c:	81a3      	strh	r3, [r4, #12]
 800763e:	6126      	str	r6, [r4, #16]
 8007640:	6165      	str	r5, [r4, #20]
 8007642:	444e      	add	r6, r9
 8007644:	eba5 0509 	sub.w	r5, r5, r9
 8007648:	6026      	str	r6, [r4, #0]
 800764a:	60a5      	str	r5, [r4, #8]
 800764c:	463e      	mov	r6, r7
 800764e:	42be      	cmp	r6, r7
 8007650:	d900      	bls.n	8007654 <__ssputs_r+0x70>
 8007652:	463e      	mov	r6, r7
 8007654:	6820      	ldr	r0, [r4, #0]
 8007656:	4632      	mov	r2, r6
 8007658:	4641      	mov	r1, r8
 800765a:	f000 faab 	bl	8007bb4 <memmove>
 800765e:	68a3      	ldr	r3, [r4, #8]
 8007660:	1b9b      	subs	r3, r3, r6
 8007662:	60a3      	str	r3, [r4, #8]
 8007664:	6823      	ldr	r3, [r4, #0]
 8007666:	4433      	add	r3, r6
 8007668:	6023      	str	r3, [r4, #0]
 800766a:	2000      	movs	r0, #0
 800766c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007670:	462a      	mov	r2, r5
 8007672:	f000 fad7 	bl	8007c24 <_realloc_r>
 8007676:	4606      	mov	r6, r0
 8007678:	2800      	cmp	r0, #0
 800767a:	d1e0      	bne.n	800763e <__ssputs_r+0x5a>
 800767c:	6921      	ldr	r1, [r4, #16]
 800767e:	4650      	mov	r0, sl
 8007680:	f7ff feb8 	bl	80073f4 <_free_r>
 8007684:	230c      	movs	r3, #12
 8007686:	f8ca 3000 	str.w	r3, [sl]
 800768a:	89a3      	ldrh	r3, [r4, #12]
 800768c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007690:	81a3      	strh	r3, [r4, #12]
 8007692:	f04f 30ff 	mov.w	r0, #4294967295
 8007696:	e7e9      	b.n	800766c <__ssputs_r+0x88>

08007698 <_svfiprintf_r>:
 8007698:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800769c:	4698      	mov	r8, r3
 800769e:	898b      	ldrh	r3, [r1, #12]
 80076a0:	061b      	lsls	r3, r3, #24
 80076a2:	b09d      	sub	sp, #116	; 0x74
 80076a4:	4607      	mov	r7, r0
 80076a6:	460d      	mov	r5, r1
 80076a8:	4614      	mov	r4, r2
 80076aa:	d50e      	bpl.n	80076ca <_svfiprintf_r+0x32>
 80076ac:	690b      	ldr	r3, [r1, #16]
 80076ae:	b963      	cbnz	r3, 80076ca <_svfiprintf_r+0x32>
 80076b0:	2140      	movs	r1, #64	; 0x40
 80076b2:	f7ff ff0b 	bl	80074cc <_malloc_r>
 80076b6:	6028      	str	r0, [r5, #0]
 80076b8:	6128      	str	r0, [r5, #16]
 80076ba:	b920      	cbnz	r0, 80076c6 <_svfiprintf_r+0x2e>
 80076bc:	230c      	movs	r3, #12
 80076be:	603b      	str	r3, [r7, #0]
 80076c0:	f04f 30ff 	mov.w	r0, #4294967295
 80076c4:	e0d0      	b.n	8007868 <_svfiprintf_r+0x1d0>
 80076c6:	2340      	movs	r3, #64	; 0x40
 80076c8:	616b      	str	r3, [r5, #20]
 80076ca:	2300      	movs	r3, #0
 80076cc:	9309      	str	r3, [sp, #36]	; 0x24
 80076ce:	2320      	movs	r3, #32
 80076d0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80076d4:	f8cd 800c 	str.w	r8, [sp, #12]
 80076d8:	2330      	movs	r3, #48	; 0x30
 80076da:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007880 <_svfiprintf_r+0x1e8>
 80076de:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80076e2:	f04f 0901 	mov.w	r9, #1
 80076e6:	4623      	mov	r3, r4
 80076e8:	469a      	mov	sl, r3
 80076ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80076ee:	b10a      	cbz	r2, 80076f4 <_svfiprintf_r+0x5c>
 80076f0:	2a25      	cmp	r2, #37	; 0x25
 80076f2:	d1f9      	bne.n	80076e8 <_svfiprintf_r+0x50>
 80076f4:	ebba 0b04 	subs.w	fp, sl, r4
 80076f8:	d00b      	beq.n	8007712 <_svfiprintf_r+0x7a>
 80076fa:	465b      	mov	r3, fp
 80076fc:	4622      	mov	r2, r4
 80076fe:	4629      	mov	r1, r5
 8007700:	4638      	mov	r0, r7
 8007702:	f7ff ff6f 	bl	80075e4 <__ssputs_r>
 8007706:	3001      	adds	r0, #1
 8007708:	f000 80a9 	beq.w	800785e <_svfiprintf_r+0x1c6>
 800770c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800770e:	445a      	add	r2, fp
 8007710:	9209      	str	r2, [sp, #36]	; 0x24
 8007712:	f89a 3000 	ldrb.w	r3, [sl]
 8007716:	2b00      	cmp	r3, #0
 8007718:	f000 80a1 	beq.w	800785e <_svfiprintf_r+0x1c6>
 800771c:	2300      	movs	r3, #0
 800771e:	f04f 32ff 	mov.w	r2, #4294967295
 8007722:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007726:	f10a 0a01 	add.w	sl, sl, #1
 800772a:	9304      	str	r3, [sp, #16]
 800772c:	9307      	str	r3, [sp, #28]
 800772e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007732:	931a      	str	r3, [sp, #104]	; 0x68
 8007734:	4654      	mov	r4, sl
 8007736:	2205      	movs	r2, #5
 8007738:	f814 1b01 	ldrb.w	r1, [r4], #1
 800773c:	4850      	ldr	r0, [pc, #320]	; (8007880 <_svfiprintf_r+0x1e8>)
 800773e:	f7f8 fd57 	bl	80001f0 <memchr>
 8007742:	9a04      	ldr	r2, [sp, #16]
 8007744:	b9d8      	cbnz	r0, 800777e <_svfiprintf_r+0xe6>
 8007746:	06d0      	lsls	r0, r2, #27
 8007748:	bf44      	itt	mi
 800774a:	2320      	movmi	r3, #32
 800774c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007750:	0711      	lsls	r1, r2, #28
 8007752:	bf44      	itt	mi
 8007754:	232b      	movmi	r3, #43	; 0x2b
 8007756:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800775a:	f89a 3000 	ldrb.w	r3, [sl]
 800775e:	2b2a      	cmp	r3, #42	; 0x2a
 8007760:	d015      	beq.n	800778e <_svfiprintf_r+0xf6>
 8007762:	9a07      	ldr	r2, [sp, #28]
 8007764:	4654      	mov	r4, sl
 8007766:	2000      	movs	r0, #0
 8007768:	f04f 0c0a 	mov.w	ip, #10
 800776c:	4621      	mov	r1, r4
 800776e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007772:	3b30      	subs	r3, #48	; 0x30
 8007774:	2b09      	cmp	r3, #9
 8007776:	d94d      	bls.n	8007814 <_svfiprintf_r+0x17c>
 8007778:	b1b0      	cbz	r0, 80077a8 <_svfiprintf_r+0x110>
 800777a:	9207      	str	r2, [sp, #28]
 800777c:	e014      	b.n	80077a8 <_svfiprintf_r+0x110>
 800777e:	eba0 0308 	sub.w	r3, r0, r8
 8007782:	fa09 f303 	lsl.w	r3, r9, r3
 8007786:	4313      	orrs	r3, r2
 8007788:	9304      	str	r3, [sp, #16]
 800778a:	46a2      	mov	sl, r4
 800778c:	e7d2      	b.n	8007734 <_svfiprintf_r+0x9c>
 800778e:	9b03      	ldr	r3, [sp, #12]
 8007790:	1d19      	adds	r1, r3, #4
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	9103      	str	r1, [sp, #12]
 8007796:	2b00      	cmp	r3, #0
 8007798:	bfbb      	ittet	lt
 800779a:	425b      	neglt	r3, r3
 800779c:	f042 0202 	orrlt.w	r2, r2, #2
 80077a0:	9307      	strge	r3, [sp, #28]
 80077a2:	9307      	strlt	r3, [sp, #28]
 80077a4:	bfb8      	it	lt
 80077a6:	9204      	strlt	r2, [sp, #16]
 80077a8:	7823      	ldrb	r3, [r4, #0]
 80077aa:	2b2e      	cmp	r3, #46	; 0x2e
 80077ac:	d10c      	bne.n	80077c8 <_svfiprintf_r+0x130>
 80077ae:	7863      	ldrb	r3, [r4, #1]
 80077b0:	2b2a      	cmp	r3, #42	; 0x2a
 80077b2:	d134      	bne.n	800781e <_svfiprintf_r+0x186>
 80077b4:	9b03      	ldr	r3, [sp, #12]
 80077b6:	1d1a      	adds	r2, r3, #4
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	9203      	str	r2, [sp, #12]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	bfb8      	it	lt
 80077c0:	f04f 33ff 	movlt.w	r3, #4294967295
 80077c4:	3402      	adds	r4, #2
 80077c6:	9305      	str	r3, [sp, #20]
 80077c8:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8007890 <_svfiprintf_r+0x1f8>
 80077cc:	7821      	ldrb	r1, [r4, #0]
 80077ce:	2203      	movs	r2, #3
 80077d0:	4650      	mov	r0, sl
 80077d2:	f7f8 fd0d 	bl	80001f0 <memchr>
 80077d6:	b138      	cbz	r0, 80077e8 <_svfiprintf_r+0x150>
 80077d8:	9b04      	ldr	r3, [sp, #16]
 80077da:	eba0 000a 	sub.w	r0, r0, sl
 80077de:	2240      	movs	r2, #64	; 0x40
 80077e0:	4082      	lsls	r2, r0
 80077e2:	4313      	orrs	r3, r2
 80077e4:	3401      	adds	r4, #1
 80077e6:	9304      	str	r3, [sp, #16]
 80077e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077ec:	4825      	ldr	r0, [pc, #148]	; (8007884 <_svfiprintf_r+0x1ec>)
 80077ee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80077f2:	2206      	movs	r2, #6
 80077f4:	f7f8 fcfc 	bl	80001f0 <memchr>
 80077f8:	2800      	cmp	r0, #0
 80077fa:	d038      	beq.n	800786e <_svfiprintf_r+0x1d6>
 80077fc:	4b22      	ldr	r3, [pc, #136]	; (8007888 <_svfiprintf_r+0x1f0>)
 80077fe:	bb1b      	cbnz	r3, 8007848 <_svfiprintf_r+0x1b0>
 8007800:	9b03      	ldr	r3, [sp, #12]
 8007802:	3307      	adds	r3, #7
 8007804:	f023 0307 	bic.w	r3, r3, #7
 8007808:	3308      	adds	r3, #8
 800780a:	9303      	str	r3, [sp, #12]
 800780c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800780e:	4433      	add	r3, r6
 8007810:	9309      	str	r3, [sp, #36]	; 0x24
 8007812:	e768      	b.n	80076e6 <_svfiprintf_r+0x4e>
 8007814:	fb0c 3202 	mla	r2, ip, r2, r3
 8007818:	460c      	mov	r4, r1
 800781a:	2001      	movs	r0, #1
 800781c:	e7a6      	b.n	800776c <_svfiprintf_r+0xd4>
 800781e:	2300      	movs	r3, #0
 8007820:	3401      	adds	r4, #1
 8007822:	9305      	str	r3, [sp, #20]
 8007824:	4619      	mov	r1, r3
 8007826:	f04f 0c0a 	mov.w	ip, #10
 800782a:	4620      	mov	r0, r4
 800782c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007830:	3a30      	subs	r2, #48	; 0x30
 8007832:	2a09      	cmp	r2, #9
 8007834:	d903      	bls.n	800783e <_svfiprintf_r+0x1a6>
 8007836:	2b00      	cmp	r3, #0
 8007838:	d0c6      	beq.n	80077c8 <_svfiprintf_r+0x130>
 800783a:	9105      	str	r1, [sp, #20]
 800783c:	e7c4      	b.n	80077c8 <_svfiprintf_r+0x130>
 800783e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007842:	4604      	mov	r4, r0
 8007844:	2301      	movs	r3, #1
 8007846:	e7f0      	b.n	800782a <_svfiprintf_r+0x192>
 8007848:	ab03      	add	r3, sp, #12
 800784a:	9300      	str	r3, [sp, #0]
 800784c:	462a      	mov	r2, r5
 800784e:	4b0f      	ldr	r3, [pc, #60]	; (800788c <_svfiprintf_r+0x1f4>)
 8007850:	a904      	add	r1, sp, #16
 8007852:	4638      	mov	r0, r7
 8007854:	f3af 8000 	nop.w
 8007858:	1c42      	adds	r2, r0, #1
 800785a:	4606      	mov	r6, r0
 800785c:	d1d6      	bne.n	800780c <_svfiprintf_r+0x174>
 800785e:	89ab      	ldrh	r3, [r5, #12]
 8007860:	065b      	lsls	r3, r3, #25
 8007862:	f53f af2d 	bmi.w	80076c0 <_svfiprintf_r+0x28>
 8007866:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007868:	b01d      	add	sp, #116	; 0x74
 800786a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800786e:	ab03      	add	r3, sp, #12
 8007870:	9300      	str	r3, [sp, #0]
 8007872:	462a      	mov	r2, r5
 8007874:	4b05      	ldr	r3, [pc, #20]	; (800788c <_svfiprintf_r+0x1f4>)
 8007876:	a904      	add	r1, sp, #16
 8007878:	4638      	mov	r0, r7
 800787a:	f000 f879 	bl	8007970 <_printf_i>
 800787e:	e7eb      	b.n	8007858 <_svfiprintf_r+0x1c0>
 8007880:	08007e74 	.word	0x08007e74
 8007884:	08007e7e 	.word	0x08007e7e
 8007888:	00000000 	.word	0x00000000
 800788c:	080075e5 	.word	0x080075e5
 8007890:	08007e7a 	.word	0x08007e7a

08007894 <_printf_common>:
 8007894:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007898:	4616      	mov	r6, r2
 800789a:	4699      	mov	r9, r3
 800789c:	688a      	ldr	r2, [r1, #8]
 800789e:	690b      	ldr	r3, [r1, #16]
 80078a0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80078a4:	4293      	cmp	r3, r2
 80078a6:	bfb8      	it	lt
 80078a8:	4613      	movlt	r3, r2
 80078aa:	6033      	str	r3, [r6, #0]
 80078ac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80078b0:	4607      	mov	r7, r0
 80078b2:	460c      	mov	r4, r1
 80078b4:	b10a      	cbz	r2, 80078ba <_printf_common+0x26>
 80078b6:	3301      	adds	r3, #1
 80078b8:	6033      	str	r3, [r6, #0]
 80078ba:	6823      	ldr	r3, [r4, #0]
 80078bc:	0699      	lsls	r1, r3, #26
 80078be:	bf42      	ittt	mi
 80078c0:	6833      	ldrmi	r3, [r6, #0]
 80078c2:	3302      	addmi	r3, #2
 80078c4:	6033      	strmi	r3, [r6, #0]
 80078c6:	6825      	ldr	r5, [r4, #0]
 80078c8:	f015 0506 	ands.w	r5, r5, #6
 80078cc:	d106      	bne.n	80078dc <_printf_common+0x48>
 80078ce:	f104 0a19 	add.w	sl, r4, #25
 80078d2:	68e3      	ldr	r3, [r4, #12]
 80078d4:	6832      	ldr	r2, [r6, #0]
 80078d6:	1a9b      	subs	r3, r3, r2
 80078d8:	42ab      	cmp	r3, r5
 80078da:	dc26      	bgt.n	800792a <_printf_common+0x96>
 80078dc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80078e0:	1e13      	subs	r3, r2, #0
 80078e2:	6822      	ldr	r2, [r4, #0]
 80078e4:	bf18      	it	ne
 80078e6:	2301      	movne	r3, #1
 80078e8:	0692      	lsls	r2, r2, #26
 80078ea:	d42b      	bmi.n	8007944 <_printf_common+0xb0>
 80078ec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80078f0:	4649      	mov	r1, r9
 80078f2:	4638      	mov	r0, r7
 80078f4:	47c0      	blx	r8
 80078f6:	3001      	adds	r0, #1
 80078f8:	d01e      	beq.n	8007938 <_printf_common+0xa4>
 80078fa:	6823      	ldr	r3, [r4, #0]
 80078fc:	6922      	ldr	r2, [r4, #16]
 80078fe:	f003 0306 	and.w	r3, r3, #6
 8007902:	2b04      	cmp	r3, #4
 8007904:	bf02      	ittt	eq
 8007906:	68e5      	ldreq	r5, [r4, #12]
 8007908:	6833      	ldreq	r3, [r6, #0]
 800790a:	1aed      	subeq	r5, r5, r3
 800790c:	68a3      	ldr	r3, [r4, #8]
 800790e:	bf0c      	ite	eq
 8007910:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007914:	2500      	movne	r5, #0
 8007916:	4293      	cmp	r3, r2
 8007918:	bfc4      	itt	gt
 800791a:	1a9b      	subgt	r3, r3, r2
 800791c:	18ed      	addgt	r5, r5, r3
 800791e:	2600      	movs	r6, #0
 8007920:	341a      	adds	r4, #26
 8007922:	42b5      	cmp	r5, r6
 8007924:	d11a      	bne.n	800795c <_printf_common+0xc8>
 8007926:	2000      	movs	r0, #0
 8007928:	e008      	b.n	800793c <_printf_common+0xa8>
 800792a:	2301      	movs	r3, #1
 800792c:	4652      	mov	r2, sl
 800792e:	4649      	mov	r1, r9
 8007930:	4638      	mov	r0, r7
 8007932:	47c0      	blx	r8
 8007934:	3001      	adds	r0, #1
 8007936:	d103      	bne.n	8007940 <_printf_common+0xac>
 8007938:	f04f 30ff 	mov.w	r0, #4294967295
 800793c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007940:	3501      	adds	r5, #1
 8007942:	e7c6      	b.n	80078d2 <_printf_common+0x3e>
 8007944:	18e1      	adds	r1, r4, r3
 8007946:	1c5a      	adds	r2, r3, #1
 8007948:	2030      	movs	r0, #48	; 0x30
 800794a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800794e:	4422      	add	r2, r4
 8007950:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007954:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007958:	3302      	adds	r3, #2
 800795a:	e7c7      	b.n	80078ec <_printf_common+0x58>
 800795c:	2301      	movs	r3, #1
 800795e:	4622      	mov	r2, r4
 8007960:	4649      	mov	r1, r9
 8007962:	4638      	mov	r0, r7
 8007964:	47c0      	blx	r8
 8007966:	3001      	adds	r0, #1
 8007968:	d0e6      	beq.n	8007938 <_printf_common+0xa4>
 800796a:	3601      	adds	r6, #1
 800796c:	e7d9      	b.n	8007922 <_printf_common+0x8e>
	...

08007970 <_printf_i>:
 8007970:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007974:	7e0f      	ldrb	r7, [r1, #24]
 8007976:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007978:	2f78      	cmp	r7, #120	; 0x78
 800797a:	4691      	mov	r9, r2
 800797c:	4680      	mov	r8, r0
 800797e:	460c      	mov	r4, r1
 8007980:	469a      	mov	sl, r3
 8007982:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007986:	d807      	bhi.n	8007998 <_printf_i+0x28>
 8007988:	2f62      	cmp	r7, #98	; 0x62
 800798a:	d80a      	bhi.n	80079a2 <_printf_i+0x32>
 800798c:	2f00      	cmp	r7, #0
 800798e:	f000 80d4 	beq.w	8007b3a <_printf_i+0x1ca>
 8007992:	2f58      	cmp	r7, #88	; 0x58
 8007994:	f000 80c0 	beq.w	8007b18 <_printf_i+0x1a8>
 8007998:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800799c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80079a0:	e03a      	b.n	8007a18 <_printf_i+0xa8>
 80079a2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80079a6:	2b15      	cmp	r3, #21
 80079a8:	d8f6      	bhi.n	8007998 <_printf_i+0x28>
 80079aa:	a101      	add	r1, pc, #4	; (adr r1, 80079b0 <_printf_i+0x40>)
 80079ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80079b0:	08007a09 	.word	0x08007a09
 80079b4:	08007a1d 	.word	0x08007a1d
 80079b8:	08007999 	.word	0x08007999
 80079bc:	08007999 	.word	0x08007999
 80079c0:	08007999 	.word	0x08007999
 80079c4:	08007999 	.word	0x08007999
 80079c8:	08007a1d 	.word	0x08007a1d
 80079cc:	08007999 	.word	0x08007999
 80079d0:	08007999 	.word	0x08007999
 80079d4:	08007999 	.word	0x08007999
 80079d8:	08007999 	.word	0x08007999
 80079dc:	08007b21 	.word	0x08007b21
 80079e0:	08007a49 	.word	0x08007a49
 80079e4:	08007adb 	.word	0x08007adb
 80079e8:	08007999 	.word	0x08007999
 80079ec:	08007999 	.word	0x08007999
 80079f0:	08007b43 	.word	0x08007b43
 80079f4:	08007999 	.word	0x08007999
 80079f8:	08007a49 	.word	0x08007a49
 80079fc:	08007999 	.word	0x08007999
 8007a00:	08007999 	.word	0x08007999
 8007a04:	08007ae3 	.word	0x08007ae3
 8007a08:	682b      	ldr	r3, [r5, #0]
 8007a0a:	1d1a      	adds	r2, r3, #4
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	602a      	str	r2, [r5, #0]
 8007a10:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007a14:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007a18:	2301      	movs	r3, #1
 8007a1a:	e09f      	b.n	8007b5c <_printf_i+0x1ec>
 8007a1c:	6820      	ldr	r0, [r4, #0]
 8007a1e:	682b      	ldr	r3, [r5, #0]
 8007a20:	0607      	lsls	r7, r0, #24
 8007a22:	f103 0104 	add.w	r1, r3, #4
 8007a26:	6029      	str	r1, [r5, #0]
 8007a28:	d501      	bpl.n	8007a2e <_printf_i+0xbe>
 8007a2a:	681e      	ldr	r6, [r3, #0]
 8007a2c:	e003      	b.n	8007a36 <_printf_i+0xc6>
 8007a2e:	0646      	lsls	r6, r0, #25
 8007a30:	d5fb      	bpl.n	8007a2a <_printf_i+0xba>
 8007a32:	f9b3 6000 	ldrsh.w	r6, [r3]
 8007a36:	2e00      	cmp	r6, #0
 8007a38:	da03      	bge.n	8007a42 <_printf_i+0xd2>
 8007a3a:	232d      	movs	r3, #45	; 0x2d
 8007a3c:	4276      	negs	r6, r6
 8007a3e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007a42:	485a      	ldr	r0, [pc, #360]	; (8007bac <_printf_i+0x23c>)
 8007a44:	230a      	movs	r3, #10
 8007a46:	e012      	b.n	8007a6e <_printf_i+0xfe>
 8007a48:	682b      	ldr	r3, [r5, #0]
 8007a4a:	6820      	ldr	r0, [r4, #0]
 8007a4c:	1d19      	adds	r1, r3, #4
 8007a4e:	6029      	str	r1, [r5, #0]
 8007a50:	0605      	lsls	r5, r0, #24
 8007a52:	d501      	bpl.n	8007a58 <_printf_i+0xe8>
 8007a54:	681e      	ldr	r6, [r3, #0]
 8007a56:	e002      	b.n	8007a5e <_printf_i+0xee>
 8007a58:	0641      	lsls	r1, r0, #25
 8007a5a:	d5fb      	bpl.n	8007a54 <_printf_i+0xe4>
 8007a5c:	881e      	ldrh	r6, [r3, #0]
 8007a5e:	4853      	ldr	r0, [pc, #332]	; (8007bac <_printf_i+0x23c>)
 8007a60:	2f6f      	cmp	r7, #111	; 0x6f
 8007a62:	bf0c      	ite	eq
 8007a64:	2308      	moveq	r3, #8
 8007a66:	230a      	movne	r3, #10
 8007a68:	2100      	movs	r1, #0
 8007a6a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007a6e:	6865      	ldr	r5, [r4, #4]
 8007a70:	60a5      	str	r5, [r4, #8]
 8007a72:	2d00      	cmp	r5, #0
 8007a74:	bfa2      	ittt	ge
 8007a76:	6821      	ldrge	r1, [r4, #0]
 8007a78:	f021 0104 	bicge.w	r1, r1, #4
 8007a7c:	6021      	strge	r1, [r4, #0]
 8007a7e:	b90e      	cbnz	r6, 8007a84 <_printf_i+0x114>
 8007a80:	2d00      	cmp	r5, #0
 8007a82:	d04b      	beq.n	8007b1c <_printf_i+0x1ac>
 8007a84:	4615      	mov	r5, r2
 8007a86:	fbb6 f1f3 	udiv	r1, r6, r3
 8007a8a:	fb03 6711 	mls	r7, r3, r1, r6
 8007a8e:	5dc7      	ldrb	r7, [r0, r7]
 8007a90:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007a94:	4637      	mov	r7, r6
 8007a96:	42bb      	cmp	r3, r7
 8007a98:	460e      	mov	r6, r1
 8007a9a:	d9f4      	bls.n	8007a86 <_printf_i+0x116>
 8007a9c:	2b08      	cmp	r3, #8
 8007a9e:	d10b      	bne.n	8007ab8 <_printf_i+0x148>
 8007aa0:	6823      	ldr	r3, [r4, #0]
 8007aa2:	07de      	lsls	r6, r3, #31
 8007aa4:	d508      	bpl.n	8007ab8 <_printf_i+0x148>
 8007aa6:	6923      	ldr	r3, [r4, #16]
 8007aa8:	6861      	ldr	r1, [r4, #4]
 8007aaa:	4299      	cmp	r1, r3
 8007aac:	bfde      	ittt	le
 8007aae:	2330      	movle	r3, #48	; 0x30
 8007ab0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007ab4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007ab8:	1b52      	subs	r2, r2, r5
 8007aba:	6122      	str	r2, [r4, #16]
 8007abc:	f8cd a000 	str.w	sl, [sp]
 8007ac0:	464b      	mov	r3, r9
 8007ac2:	aa03      	add	r2, sp, #12
 8007ac4:	4621      	mov	r1, r4
 8007ac6:	4640      	mov	r0, r8
 8007ac8:	f7ff fee4 	bl	8007894 <_printf_common>
 8007acc:	3001      	adds	r0, #1
 8007ace:	d14a      	bne.n	8007b66 <_printf_i+0x1f6>
 8007ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8007ad4:	b004      	add	sp, #16
 8007ad6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ada:	6823      	ldr	r3, [r4, #0]
 8007adc:	f043 0320 	orr.w	r3, r3, #32
 8007ae0:	6023      	str	r3, [r4, #0]
 8007ae2:	4833      	ldr	r0, [pc, #204]	; (8007bb0 <_printf_i+0x240>)
 8007ae4:	2778      	movs	r7, #120	; 0x78
 8007ae6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007aea:	6823      	ldr	r3, [r4, #0]
 8007aec:	6829      	ldr	r1, [r5, #0]
 8007aee:	061f      	lsls	r7, r3, #24
 8007af0:	f851 6b04 	ldr.w	r6, [r1], #4
 8007af4:	d402      	bmi.n	8007afc <_printf_i+0x18c>
 8007af6:	065f      	lsls	r7, r3, #25
 8007af8:	bf48      	it	mi
 8007afa:	b2b6      	uxthmi	r6, r6
 8007afc:	07df      	lsls	r7, r3, #31
 8007afe:	bf48      	it	mi
 8007b00:	f043 0320 	orrmi.w	r3, r3, #32
 8007b04:	6029      	str	r1, [r5, #0]
 8007b06:	bf48      	it	mi
 8007b08:	6023      	strmi	r3, [r4, #0]
 8007b0a:	b91e      	cbnz	r6, 8007b14 <_printf_i+0x1a4>
 8007b0c:	6823      	ldr	r3, [r4, #0]
 8007b0e:	f023 0320 	bic.w	r3, r3, #32
 8007b12:	6023      	str	r3, [r4, #0]
 8007b14:	2310      	movs	r3, #16
 8007b16:	e7a7      	b.n	8007a68 <_printf_i+0xf8>
 8007b18:	4824      	ldr	r0, [pc, #144]	; (8007bac <_printf_i+0x23c>)
 8007b1a:	e7e4      	b.n	8007ae6 <_printf_i+0x176>
 8007b1c:	4615      	mov	r5, r2
 8007b1e:	e7bd      	b.n	8007a9c <_printf_i+0x12c>
 8007b20:	682b      	ldr	r3, [r5, #0]
 8007b22:	6826      	ldr	r6, [r4, #0]
 8007b24:	6961      	ldr	r1, [r4, #20]
 8007b26:	1d18      	adds	r0, r3, #4
 8007b28:	6028      	str	r0, [r5, #0]
 8007b2a:	0635      	lsls	r5, r6, #24
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	d501      	bpl.n	8007b34 <_printf_i+0x1c4>
 8007b30:	6019      	str	r1, [r3, #0]
 8007b32:	e002      	b.n	8007b3a <_printf_i+0x1ca>
 8007b34:	0670      	lsls	r0, r6, #25
 8007b36:	d5fb      	bpl.n	8007b30 <_printf_i+0x1c0>
 8007b38:	8019      	strh	r1, [r3, #0]
 8007b3a:	2300      	movs	r3, #0
 8007b3c:	6123      	str	r3, [r4, #16]
 8007b3e:	4615      	mov	r5, r2
 8007b40:	e7bc      	b.n	8007abc <_printf_i+0x14c>
 8007b42:	682b      	ldr	r3, [r5, #0]
 8007b44:	1d1a      	adds	r2, r3, #4
 8007b46:	602a      	str	r2, [r5, #0]
 8007b48:	681d      	ldr	r5, [r3, #0]
 8007b4a:	6862      	ldr	r2, [r4, #4]
 8007b4c:	2100      	movs	r1, #0
 8007b4e:	4628      	mov	r0, r5
 8007b50:	f7f8 fb4e 	bl	80001f0 <memchr>
 8007b54:	b108      	cbz	r0, 8007b5a <_printf_i+0x1ea>
 8007b56:	1b40      	subs	r0, r0, r5
 8007b58:	6060      	str	r0, [r4, #4]
 8007b5a:	6863      	ldr	r3, [r4, #4]
 8007b5c:	6123      	str	r3, [r4, #16]
 8007b5e:	2300      	movs	r3, #0
 8007b60:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007b64:	e7aa      	b.n	8007abc <_printf_i+0x14c>
 8007b66:	6923      	ldr	r3, [r4, #16]
 8007b68:	462a      	mov	r2, r5
 8007b6a:	4649      	mov	r1, r9
 8007b6c:	4640      	mov	r0, r8
 8007b6e:	47d0      	blx	sl
 8007b70:	3001      	adds	r0, #1
 8007b72:	d0ad      	beq.n	8007ad0 <_printf_i+0x160>
 8007b74:	6823      	ldr	r3, [r4, #0]
 8007b76:	079b      	lsls	r3, r3, #30
 8007b78:	d413      	bmi.n	8007ba2 <_printf_i+0x232>
 8007b7a:	68e0      	ldr	r0, [r4, #12]
 8007b7c:	9b03      	ldr	r3, [sp, #12]
 8007b7e:	4298      	cmp	r0, r3
 8007b80:	bfb8      	it	lt
 8007b82:	4618      	movlt	r0, r3
 8007b84:	e7a6      	b.n	8007ad4 <_printf_i+0x164>
 8007b86:	2301      	movs	r3, #1
 8007b88:	4632      	mov	r2, r6
 8007b8a:	4649      	mov	r1, r9
 8007b8c:	4640      	mov	r0, r8
 8007b8e:	47d0      	blx	sl
 8007b90:	3001      	adds	r0, #1
 8007b92:	d09d      	beq.n	8007ad0 <_printf_i+0x160>
 8007b94:	3501      	adds	r5, #1
 8007b96:	68e3      	ldr	r3, [r4, #12]
 8007b98:	9903      	ldr	r1, [sp, #12]
 8007b9a:	1a5b      	subs	r3, r3, r1
 8007b9c:	42ab      	cmp	r3, r5
 8007b9e:	dcf2      	bgt.n	8007b86 <_printf_i+0x216>
 8007ba0:	e7eb      	b.n	8007b7a <_printf_i+0x20a>
 8007ba2:	2500      	movs	r5, #0
 8007ba4:	f104 0619 	add.w	r6, r4, #25
 8007ba8:	e7f5      	b.n	8007b96 <_printf_i+0x226>
 8007baa:	bf00      	nop
 8007bac:	08007e85 	.word	0x08007e85
 8007bb0:	08007e96 	.word	0x08007e96

08007bb4 <memmove>:
 8007bb4:	4288      	cmp	r0, r1
 8007bb6:	b510      	push	{r4, lr}
 8007bb8:	eb01 0402 	add.w	r4, r1, r2
 8007bbc:	d902      	bls.n	8007bc4 <memmove+0x10>
 8007bbe:	4284      	cmp	r4, r0
 8007bc0:	4623      	mov	r3, r4
 8007bc2:	d807      	bhi.n	8007bd4 <memmove+0x20>
 8007bc4:	1e43      	subs	r3, r0, #1
 8007bc6:	42a1      	cmp	r1, r4
 8007bc8:	d008      	beq.n	8007bdc <memmove+0x28>
 8007bca:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007bce:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007bd2:	e7f8      	b.n	8007bc6 <memmove+0x12>
 8007bd4:	4402      	add	r2, r0
 8007bd6:	4601      	mov	r1, r0
 8007bd8:	428a      	cmp	r2, r1
 8007bda:	d100      	bne.n	8007bde <memmove+0x2a>
 8007bdc:	bd10      	pop	{r4, pc}
 8007bde:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007be2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007be6:	e7f7      	b.n	8007bd8 <memmove+0x24>

08007be8 <_sbrk_r>:
 8007be8:	b538      	push	{r3, r4, r5, lr}
 8007bea:	4d06      	ldr	r5, [pc, #24]	; (8007c04 <_sbrk_r+0x1c>)
 8007bec:	2300      	movs	r3, #0
 8007bee:	4604      	mov	r4, r0
 8007bf0:	4608      	mov	r0, r1
 8007bf2:	602b      	str	r3, [r5, #0]
 8007bf4:	f7f9 ffa8 	bl	8001b48 <_sbrk>
 8007bf8:	1c43      	adds	r3, r0, #1
 8007bfa:	d102      	bne.n	8007c02 <_sbrk_r+0x1a>
 8007bfc:	682b      	ldr	r3, [r5, #0]
 8007bfe:	b103      	cbz	r3, 8007c02 <_sbrk_r+0x1a>
 8007c00:	6023      	str	r3, [r4, #0]
 8007c02:	bd38      	pop	{r3, r4, r5, pc}
 8007c04:	20000b5c 	.word	0x20000b5c

08007c08 <memcpy>:
 8007c08:	440a      	add	r2, r1
 8007c0a:	4291      	cmp	r1, r2
 8007c0c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007c10:	d100      	bne.n	8007c14 <memcpy+0xc>
 8007c12:	4770      	bx	lr
 8007c14:	b510      	push	{r4, lr}
 8007c16:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007c1a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007c1e:	4291      	cmp	r1, r2
 8007c20:	d1f9      	bne.n	8007c16 <memcpy+0xe>
 8007c22:	bd10      	pop	{r4, pc}

08007c24 <_realloc_r>:
 8007c24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c28:	4680      	mov	r8, r0
 8007c2a:	4614      	mov	r4, r2
 8007c2c:	460e      	mov	r6, r1
 8007c2e:	b921      	cbnz	r1, 8007c3a <_realloc_r+0x16>
 8007c30:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007c34:	4611      	mov	r1, r2
 8007c36:	f7ff bc49 	b.w	80074cc <_malloc_r>
 8007c3a:	b92a      	cbnz	r2, 8007c48 <_realloc_r+0x24>
 8007c3c:	f7ff fbda 	bl	80073f4 <_free_r>
 8007c40:	4625      	mov	r5, r4
 8007c42:	4628      	mov	r0, r5
 8007c44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c48:	f000 f81b 	bl	8007c82 <_malloc_usable_size_r>
 8007c4c:	4284      	cmp	r4, r0
 8007c4e:	4607      	mov	r7, r0
 8007c50:	d802      	bhi.n	8007c58 <_realloc_r+0x34>
 8007c52:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007c56:	d812      	bhi.n	8007c7e <_realloc_r+0x5a>
 8007c58:	4621      	mov	r1, r4
 8007c5a:	4640      	mov	r0, r8
 8007c5c:	f7ff fc36 	bl	80074cc <_malloc_r>
 8007c60:	4605      	mov	r5, r0
 8007c62:	2800      	cmp	r0, #0
 8007c64:	d0ed      	beq.n	8007c42 <_realloc_r+0x1e>
 8007c66:	42bc      	cmp	r4, r7
 8007c68:	4622      	mov	r2, r4
 8007c6a:	4631      	mov	r1, r6
 8007c6c:	bf28      	it	cs
 8007c6e:	463a      	movcs	r2, r7
 8007c70:	f7ff ffca 	bl	8007c08 <memcpy>
 8007c74:	4631      	mov	r1, r6
 8007c76:	4640      	mov	r0, r8
 8007c78:	f7ff fbbc 	bl	80073f4 <_free_r>
 8007c7c:	e7e1      	b.n	8007c42 <_realloc_r+0x1e>
 8007c7e:	4635      	mov	r5, r6
 8007c80:	e7df      	b.n	8007c42 <_realloc_r+0x1e>

08007c82 <_malloc_usable_size_r>:
 8007c82:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c86:	1f18      	subs	r0, r3, #4
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	bfbc      	itt	lt
 8007c8c:	580b      	ldrlt	r3, [r1, r0]
 8007c8e:	18c0      	addlt	r0, r0, r3
 8007c90:	4770      	bx	lr
	...

08007c94 <_init>:
 8007c94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c96:	bf00      	nop
 8007c98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c9a:	bc08      	pop	{r3}
 8007c9c:	469e      	mov	lr, r3
 8007c9e:	4770      	bx	lr

08007ca0 <_fini>:
 8007ca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ca2:	bf00      	nop
 8007ca4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ca6:	bc08      	pop	{r3}
 8007ca8:	469e      	mov	lr, r3
 8007caa:	4770      	bx	lr
