{
	"auto_complete":
	{
		"selected_items":
		[
			[
				"PB",
				"PB_db"
			],
			[
				"co",
				"count"
			],
			[
				"cou",
				"MAX_COUNT"
			],
			[
				"nex",
				"next_state"
			],
			[
				"clk",
				"clk"
			],
			[
				"mod",
				"mod_en"
			],
			[
				"mo",
				"mod_en"
			],
			[
				"da",
				"data_rdy"
			],
			[
				"sin",
				"sine_rdy"
			],
			[
				"sine_r",
				"sine_rdy"
			],
			[
				"sine",
				"sine_rdy"
			],
			[
				"GRV",
				"GRV1"
			],
			[
				"mu",
				"mu1"
			],
			[
				"GRV_",
				"GRV_exp"
			],
			[
				"GR",
				"GRV2"
			],
			[
				"Gau",
				"Gaussian_Distributions_Arbitrary_same_covar_Neg"
			],
			[
				"Ga",
				"Gaussian_Distributions_Arbitrary_same_covar"
			],
			[
				"GaussianDi",
				"Gaussian_Distributions_Identity_covar"
			],
			[
				"C",
				"CLK"
			],
			[
				"add",
				"addEnabler"
			],
			[
				"dis",
				"displayCTRL"
			],
			[
				"G",
				"GET0"
			],
			[
				"top",
				"top_display"
			],
			[
				"displ",
				"display_top"
			],
			[
				"GET",
				"GET2"
			],
			[
				"en",
				"ena_add"
			],
			[
				"GE0",
				"GET0"
			],
			[
				"COnt",
				"Controls"
			],
			[
				"ne",
				"next_count"
			],
			[
				"Cont",
				"Controls"
			],
			[
				"Cloc",
				"ClockDivider"
			],
			[
				"CLK",
				"CLK_SCALE"
			],
			[
				"dat",
				"data_clk"
			],
			[
				"CL",
				"CLK_Periph"
			],
			[
				"div",
				"divident"
			]
		]
	},
	"buffers":
	[
		{
			"file": "BPSK_tx.v",
			"settings":
			{
				"buffer_size": 698,
				"line_ending": "Windows"
			}
		},
		{
			"file": "ClockDivider.v",
			"settings":
			{
				"buffer_size": 266,
				"line_ending": "Windows"
			}
		},
		{
			"file": "Mixer.v",
			"settings":
			{
				"buffer_size": 416,
				"line_ending": "Windows"
			}
		},
		{
			"file": "SINE.v",
			"settings":
			{
				"buffer_size": 430,
				"line_ending": "Windows"
			}
		},
		{
			"file": "sineController.v",
			"settings":
			{
				"buffer_size": 926,
				"line_ending": "Windows"
			}
		},
		{
			"file": "/C/Users/Cedric/Documents/SD.git/trunk/Documents/Trenz Electronics/TE063X-Reference-Designs/vcom-TE0630/src/te0630.ucf",
			"settings":
			{
				"buffer_size": 3801,
				"line_ending": "Windows"
			}
		},
		{
			"file": "sineDatapath.v",
			"settings":
			{
				"buffer_size": 492,
				"line_ending": "Windows"
			}
		},
		{
			"file": "Debouncer.v",
			"settings":
			{
				"buffer_size": 818,
				"line_ending": "Windows"
			}
		}
	],
	"build_system": "",
	"command_palette":
	{
		"height": 35.0,
		"selected_items":
		[
			[
				"",
				"File: Save All"
			]
		],
		"width": 400.0
	},
	"console":
	{
		"height": 125.0
	},
	"distraction_free":
	{
		"menu_visible": true,
		"show_minimap": false,
		"show_open_files": false,
		"show_tabs": false,
		"side_bar_visible": false,
		"status_bar_visible": false
	},
	"file_history":
	[
		"/C/Users/Cedric/Documents/SD.git/trunk/user_sandbox/Cedric/Simulation/BPSK_controller_Modulator/BPSK_txTest.v",
		"/C/Users/Cedric/Documents/SD.git/trunk/Documents/Trenz Electronics/TE063X-Reference-Designs/blinkin-TE0630/src/TE0630.ucf",
		"/C/Users/Cedric/Documents/SD.git/trunk/user_sandbox/Cedric/Simulation/BPSK_controller_Modulator/TrenzEl.ucf",
		"/C/Users/Cedric/workspace/UPENN/ppr_code/trunk/ecosystem/projects/IR/stm32f37x/src/main.c",
		"/C/Users/Cedric/Documents/SD.git/trunk/user_sandbox/Cedric/Simulation/BPSK_controller_Modulator/sineDatapathTest.v",
		"/C/Users/Cedric/Documents/SD.git/trunk/user_sandbox/Cedric/Simulation/BPSK_controller_Modulator/ipcore_dir/DDScompiler.veo",
		"/C/Users/Cedric/Documents/SD.git/trunk/user_sandbox/Cedric/Simulation/BPSK_controller_Modulator/SINEtest.v",
		"/C/Users/Cedric/Documents/SD.git/trunk/user_sandbox/Cedric/Simulation/BPSK_controller_Modulator/MixerTest.v",
		"/C/Users/Cedric/Documents/SD.git/trunk/user_sandbox/Cedric/Simulation/BPSK_controller_Modulator/BPSKcontrollerTest.v",
		"/C/Users/Cedric/Documents/SD.git/trunk/user_sandbox/Cedric/Simulation/BPSK_Verilog/SineWrapper.v",
		"/C/Users/Cedric/Documents/SD.git/trunk/user_sandbox/Cedric/Simulation/BPSK_Verilog/ipcore_dir/wavegen.veo",
		"/C/Users/Cedric/SkyDrive/Documents/School/Spring 2014/Embedded/Lab/Lab2/BCDaddder/BCDadderTest.v",
		"/C/Users/Cedric/SkyDrive/Documents/School/Spring 2014/Machine Learning/HW/HW2/HW2.m",
		"/C/Users/Cedric/Downloads/1 - 5 - Acoustic Resonance- Helmholtz Resonators (16-14).txt",
		"/C/Users/Cedric/SkyDrive/Documents/School/Spring 2014/Machine Learning/HW/HW2/data.txt",
		"/C/Users/Cedric/SkyDrive/Documents/School/Spring 2014/Embedded/Lab/Lab2/BCDaddder/BCDadder.v",
		"/C/Users/Cedric/SkyDrive/Documents/School/Spring 2014/Embedded/Lab/Lab2/BCDaddder/ClockDividerTester.v",
		"/C/Users/Cedric/SkyDrive/Documents/School/Spring 2014/Embedded/Lab/Lab2/BCDaddder/Controller.v",
		"/C/Users/Cedric/SkyDrive/Documents/School/Spring 2014/Embedded/Lab/Lab2/BCDaddder/Datapath.v",
		"/C/Users/Cedric/SkyDrive/Documents/School/Spring 2014/Embedded/Lab/Lab2/BCDaddder/Debouncer.v",
		"/C/Users/Cedric/SkyDrive/Documents/School/Spring 2014/Embedded/Lab/Lab2/BCDaddder/ControllerTest.v",
		"/C/Users/Cedric/SkyDrive/Documents/School/Spring 2014/Embedded/Lab/Lab2/BCDaddder/ClockDivider.v",
		"/C/Users/Cedric/Documents/SD.git/trunk/user_sandbox/Cedric/Simulation/BPSK_Verilog/ModulatorTest.v",
		"/C/Users/Cedric/SkyDrive/Documents/School/Spring 2014/Embedded/Lab/Lab2/BCDaddder/DebouncerTester.v",
		"/C/Users/Cedric/SkyDrive/Documents/School/Spring 2014/Embedded/Lab/Lab2/BCDaddder/Atlys.ucf",
		"/C/Users/Cedric/SkyDrive/Documents/School/Spring 2014/Embedded/Lab/Lab2/BCDaddder/dkdf.v",
		"/C/Users/Cedric/SkyDrive/Documents/School/Spring 2014/Embedded/s6TEDPGA/Chapter 3/clocktest/atlclocktest/remote_sources/_/_/peripherals/clock.v",
		"/C/Users/Cedric/SkyDrive/Documents/School/Spring 2014/Embedded/s6TEDPGA/Chapter 3/clocktest/atlclocktest/clocktest.v",
		"/C/Users/Cedric/SkyDrive/Documents/School/Spring 2014/Embedded/Lab/Lab1/Intro2Atlys/Atlys.ucf",
		"/C/Users/Cedric/Documents/SD.git/trunk/user_sandbox/Cedric/Simulation/BPSK_Verilog/SineMonitor.txt",
		"/C/Users/Cedric/Documents/SD.git/trunk/user_sandbox/Cedric/Simulation/Modulator/New Text Document.txt",
		"/C/Users/Cedric/SkyDrive/Documents/School/Spring 2014/Embedded/Lab/Lab1/Intro2Atlys/Controller.v",
		"/C/Users/Cedric/Documents/SD.git/trunk/user_sandbox/Cedric/Simulation/BPSK_Verilog/SineMonitor",
		"/C/Users/Cedric/workspace/Manchester_Encoder/data_file.txt",
		"/C/Users/Cedric/Documents/SD.git/trunk/user_sandbox/Cedric/Simulation/BPSK_Verilog/ClockDividerTest.v",
		"/C/Users/Cedric/Documents/SD.git/trunk/user_sandbox/Cedric/Simulation/BPSK_Verilog/ipcore_dir/wavegen.v",
		"/C/Users/Cedric/Documents/SD.git/trunk/user_sandbox/Cedric/Simulation/BPSK_Verilog/test.v",
		"/C/Users/Cedric/Documents/SD.git/trunk/user_sandbox/Cedric/Simulation/BPSK_Verilog/wavegenWrapper.v",
		"/C/Users/Cedric/SkyDrive/Documents/School/Spring 2014/Embedded/Lab/Lab1/Intro2Atlys/BCDConverter.v",
		"/C/Users/Cedric/SkyDrive/Documents/School/Spring 2014/Embedded/Lab/Lab1/Intro2Atlys/Counter.v",
		"/C/Users/Cedric/SkyDrive/Documents/School/Spring 2014/Embedded/Lab/Lab1/Intro2Atlys/Debouncer.v",
		"/C/Users/Cedric/Documents/SD.git/trunk/user_sandbox/Cedric/Simulation/Modulator/Modulator/SineGen.v",
		"/C/Users/Cedric/workspace/UPENN/ppr_code/trunk/ecosystem/projects/IR/stm32f37x/py/console.py",
		"/C/Users/Cedric/SkyDrive/Documents/School/Spring 2014/Embedded/s6TEDPGA/Chapter 2/binBCDdivider/binBCD.v",
		"/C/Users/Cedric/SkyDrive/Documents/School/Spring 2014/Embedded/s6TEDPGA/Chapter 2/binBCDdivider/gendata.v",
		"/C/Users/Cedric/Desktop/thing",
		"/C/Users/Cedric/Documents/Workspace/main.cpp",
		"/C/Users/Cedric/Downloads/ar33254_dds_compiler_examples_v1_0/AR33254_DDS_Compiler_examples_v1_0/verilog/example1/ddsv_3_0_top.v"
	],
	"find":
	{
		"height": 34.0
	},
	"find_in_files":
	{
		"height": 0.0,
		"where_history":
		[
		]
	},
	"find_state":
	{
		"case_sensitive": false,
		"find_history":
		[
			"	 SW_Reader u3(\n		.clk(CLK_Periph),\n		.SW(SW),\n		.Number(Number)\n	 );"
		],
		"highlight": true,
		"in_selection": false,
		"preserve_case": false,
		"regex": false,
		"replace_history":
		[
		],
		"reverse": false,
		"show_context": true,
		"use_buffer2": true,
		"whole_word": false,
		"wrap": true
	},
	"groups":
	[
		{
			"selected": 0,
			"sheets":
			[
				{
					"buffer": 0,
					"file": "BPSK_tx.v",
					"settings":
					{
						"buffer_size": 698,
						"regions":
						{
						},
						"selection":
						[
							[
								185,
								185
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/verilog.tmLanguage",
							"translate_tabs_to_spaces": false
						},
						"translation.x": 0.0,
						"translation.y": 28.0,
						"zoom_level": 1.0
					},
					"type": "text"
				},
				{
					"buffer": 1,
					"file": "ClockDivider.v",
					"settings":
					{
						"buffer_size": 266,
						"regions":
						{
						},
						"selection":
						[
							[
								80,
								80
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/verilog.tmLanguage"
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"type": "text"
				},
				{
					"buffer": 2,
					"file": "Mixer.v",
					"settings":
					{
						"buffer_size": 416,
						"regions":
						{
						},
						"selection":
						[
							[
								326,
								326
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/verilog.tmLanguage"
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"type": "text"
				},
				{
					"buffer": 3,
					"file": "SINE.v",
					"settings":
					{
						"buffer_size": 430,
						"regions":
						{
						},
						"selection":
						[
							[
								201,
								201
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/verilog.tmLanguage"
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"type": "text"
				}
			]
		},
		{
			"selected": 3,
			"sheets":
			[
				{
					"buffer": 4,
					"file": "sineController.v",
					"settings":
					{
						"buffer_size": 926,
						"regions":
						{
						},
						"selection":
						[
							[
								496,
								496
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/verilog.tmLanguage"
						},
						"translation.x": 0.0,
						"translation.y": 263.0,
						"zoom_level": 1.0
					},
					"type": "text"
				},
				{
					"buffer": 5,
					"file": "/C/Users/Cedric/Documents/SD.git/trunk/Documents/Trenz Electronics/TE063X-Reference-Designs/vcom-TE0630/src/te0630.ucf",
					"settings":
					{
						"buffer_size": 3801,
						"regions":
						{
						},
						"selection":
						[
							[
								2306,
								2306
							]
						],
						"settings":
						{
							"syntax": "Packages/Text/Plain text.tmLanguage"
						},
						"translation.x": 0.0,
						"translation.y": 472.0,
						"zoom_level": 1.0
					},
					"type": "text"
				},
				{
					"buffer": 6,
					"file": "sineDatapath.v",
					"settings":
					{
						"buffer_size": 492,
						"regions":
						{
						},
						"selection":
						[
							[
								282,
								282
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/verilog.tmLanguage"
						},
						"translation.x": 0.0,
						"translation.y": 2.0,
						"zoom_level": 1.0
					},
					"type": "text"
				},
				{
					"buffer": 7,
					"file": "Debouncer.v",
					"settings":
					{
						"buffer_size": 818,
						"regions":
						{
						},
						"selection":
						[
							[
								84,
								84
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/verilog.tmLanguage"
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"type": "text"
				}
			]
		}
	],
	"incremental_find":
	{
		"height": 0.0
	},
	"input":
	{
		"height": 0.0
	},
	"layout":
	{
		"cells":
		[
			[
				0,
				0,
				1,
				1
			],
			[
				1,
				0,
				2,
				1
			]
		],
		"cols":
		[
			0.0,
			0.309663250366,
			1.0
		],
		"rows":
		[
			0.0,
			1.0
		]
	},
	"menu_visible": true,
	"replace":
	{
		"height": 0.0
	},
	"save_all_on_build": true,
	"select_file":
	{
		"height": 0.0,
		"selected_items":
		[
		],
		"width": 0.0
	},
	"select_project":
	{
		"height": 0.0,
		"selected_items":
		[
		],
		"width": 0.0
	},
	"show_minimap": true,
	"show_open_files": true,
	"show_tabs": true,
	"side_bar_visible": false,
	"side_bar_width": 81.0,
	"status_bar_visible": true
}
