// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "07/19/2023 13:26:18"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module test (
	clk,
	reset,
	input_reg,
	sum);
input 	clk;
input 	reset;
input 	[15:0] input_reg;
output 	[15:0] sum;

// Design Ports Information
// sum[0]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sum[1]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sum[2]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sum[3]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sum[4]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sum[5]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sum[6]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sum[7]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sum[8]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sum[9]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sum[10]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sum[11]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sum[12]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sum[13]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sum[14]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sum[15]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_reg[0]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_reg[1]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_reg[2]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_reg[3]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_reg[4]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_reg[5]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_reg[6]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_reg[7]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_reg[8]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_reg[9]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_reg[10]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_reg[11]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_reg[12]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_reg[13]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_reg[14]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_reg[15]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \input_reg[0]~input_o ;
wire \sum[0]~reg0feeder_combout ;
wire \reset~input_o ;
wire \sum[0]~reg0_q ;
wire \input_reg[1]~input_o ;
wire \sum[1]~reg0feeder_combout ;
wire \sum[1]~reg0_q ;
wire \input_reg[2]~input_o ;
wire \sum[2]~reg0_q ;
wire \input_reg[3]~input_o ;
wire \sum[3]~reg0feeder_combout ;
wire \sum[3]~reg0_q ;
wire \input_reg[4]~input_o ;
wire \sum[4]~reg0_q ;
wire \input_reg[5]~input_o ;
wire \sum[5]~reg0_q ;
wire \input_reg[6]~input_o ;
wire \sum[6]~reg0feeder_combout ;
wire \sum[6]~reg0_q ;
wire \input_reg[7]~input_o ;
wire \sum[7]~reg0_q ;
wire \input_reg[8]~input_o ;
wire \sum[8]~reg0feeder_combout ;
wire \sum[8]~reg0_q ;
wire \input_reg[9]~input_o ;
wire \sum[9]~reg0_q ;
wire \input_reg[10]~input_o ;
wire \sum[10]~reg0_q ;
wire \input_reg[11]~input_o ;
wire \sum[11]~reg0feeder_combout ;
wire \sum[11]~reg0_q ;
wire \input_reg[12]~input_o ;
wire \sum[12]~reg0feeder_combout ;
wire \sum[12]~reg0_q ;
wire \input_reg[13]~input_o ;
wire \sum[13]~reg0_q ;
wire \input_reg[14]~input_o ;
wire \sum[14]~reg0_q ;
wire \input_reg[15]~input_o ;
wire \sum[15]~reg0_q ;


// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \sum[0]~output (
	.i(\sum[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[0]),
	.obar());
// synopsys translate_off
defparam \sum[0]~output .bus_hold = "false";
defparam \sum[0]~output .open_drain_output = "false";
defparam \sum[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \sum[1]~output (
	.i(\sum[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[1]),
	.obar());
// synopsys translate_off
defparam \sum[1]~output .bus_hold = "false";
defparam \sum[1]~output .open_drain_output = "false";
defparam \sum[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \sum[2]~output (
	.i(\sum[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[2]),
	.obar());
// synopsys translate_off
defparam \sum[2]~output .bus_hold = "false";
defparam \sum[2]~output .open_drain_output = "false";
defparam \sum[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \sum[3]~output (
	.i(\sum[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[3]),
	.obar());
// synopsys translate_off
defparam \sum[3]~output .bus_hold = "false";
defparam \sum[3]~output .open_drain_output = "false";
defparam \sum[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \sum[4]~output (
	.i(\sum[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[4]),
	.obar());
// synopsys translate_off
defparam \sum[4]~output .bus_hold = "false";
defparam \sum[4]~output .open_drain_output = "false";
defparam \sum[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \sum[5]~output (
	.i(\sum[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[5]),
	.obar());
// synopsys translate_off
defparam \sum[5]~output .bus_hold = "false";
defparam \sum[5]~output .open_drain_output = "false";
defparam \sum[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \sum[6]~output (
	.i(\sum[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[6]),
	.obar());
// synopsys translate_off
defparam \sum[6]~output .bus_hold = "false";
defparam \sum[6]~output .open_drain_output = "false";
defparam \sum[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \sum[7]~output (
	.i(\sum[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[7]),
	.obar());
// synopsys translate_off
defparam \sum[7]~output .bus_hold = "false";
defparam \sum[7]~output .open_drain_output = "false";
defparam \sum[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \sum[8]~output (
	.i(\sum[8]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[8]),
	.obar());
// synopsys translate_off
defparam \sum[8]~output .bus_hold = "false";
defparam \sum[8]~output .open_drain_output = "false";
defparam \sum[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \sum[9]~output (
	.i(\sum[9]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[9]),
	.obar());
// synopsys translate_off
defparam \sum[9]~output .bus_hold = "false";
defparam \sum[9]~output .open_drain_output = "false";
defparam \sum[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \sum[10]~output (
	.i(\sum[10]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[10]),
	.obar());
// synopsys translate_off
defparam \sum[10]~output .bus_hold = "false";
defparam \sum[10]~output .open_drain_output = "false";
defparam \sum[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \sum[11]~output (
	.i(\sum[11]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[11]),
	.obar());
// synopsys translate_off
defparam \sum[11]~output .bus_hold = "false";
defparam \sum[11]~output .open_drain_output = "false";
defparam \sum[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \sum[12]~output (
	.i(\sum[12]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[12]),
	.obar());
// synopsys translate_off
defparam \sum[12]~output .bus_hold = "false";
defparam \sum[12]~output .open_drain_output = "false";
defparam \sum[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \sum[13]~output (
	.i(\sum[13]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[13]),
	.obar());
// synopsys translate_off
defparam \sum[13]~output .bus_hold = "false";
defparam \sum[13]~output .open_drain_output = "false";
defparam \sum[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \sum[14]~output (
	.i(\sum[14]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[14]),
	.obar());
// synopsys translate_off
defparam \sum[14]~output .bus_hold = "false";
defparam \sum[14]~output .open_drain_output = "false";
defparam \sum[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \sum[15]~output (
	.i(\sum[15]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[15]),
	.obar());
// synopsys translate_off
defparam \sum[15]~output .bus_hold = "false";
defparam \sum[15]~output .open_drain_output = "false";
defparam \sum[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N75
cyclonev_io_ibuf \input_reg[0]~input (
	.i(input_reg[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\input_reg[0]~input_o ));
// synopsys translate_off
defparam \input_reg[0]~input .bus_hold = "false";
defparam \input_reg[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N33
cyclonev_lcell_comb \sum[0]~reg0feeder (
// Equation(s):
// \sum[0]~reg0feeder_combout  = ( \input_reg[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\input_reg[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sum[0]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sum[0]~reg0feeder .extended_lut = "off";
defparam \sum[0]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sum[0]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X62_Y2_N34
dffeas \sum[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sum[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sum[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sum[0]~reg0 .is_wysiwyg = "true";
defparam \sum[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N35
cyclonev_io_ibuf \input_reg[1]~input (
	.i(input_reg[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\input_reg[1]~input_o ));
// synopsys translate_off
defparam \input_reg[1]~input .bus_hold = "false";
defparam \input_reg[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N6
cyclonev_lcell_comb \sum[1]~reg0feeder (
// Equation(s):
// \sum[1]~reg0feeder_combout  = ( \input_reg[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\input_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sum[1]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sum[1]~reg0feeder .extended_lut = "off";
defparam \sum[1]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sum[1]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N7
dffeas \sum[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sum[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sum[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sum[1]~reg0 .is_wysiwyg = "true";
defparam \sum[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \input_reg[2]~input (
	.i(input_reg[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\input_reg[2]~input_o ));
// synopsys translate_off
defparam \input_reg[2]~input .bus_hold = "false";
defparam \input_reg[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X62_Y2_N46
dffeas \sum[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\input_reg[2]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sum[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sum[2]~reg0 .is_wysiwyg = "true";
defparam \sum[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \input_reg[3]~input (
	.i(input_reg[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\input_reg[3]~input_o ));
// synopsys translate_off
defparam \input_reg[3]~input .bus_hold = "false";
defparam \input_reg[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N48
cyclonev_lcell_comb \sum[3]~reg0feeder (
// Equation(s):
// \sum[3]~reg0feeder_combout  = ( \input_reg[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\input_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sum[3]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sum[3]~reg0feeder .extended_lut = "off";
defparam \sum[3]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sum[3]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N49
dffeas \sum[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sum[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sum[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sum[3]~reg0 .is_wysiwyg = "true";
defparam \sum[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \input_reg[4]~input (
	.i(input_reg[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\input_reg[4]~input_o ));
// synopsys translate_off
defparam \input_reg[4]~input .bus_hold = "false";
defparam \input_reg[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X62_Y2_N25
dffeas \sum[4]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\input_reg[4]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sum[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sum[4]~reg0 .is_wysiwyg = "true";
defparam \sum[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf \input_reg[5]~input (
	.i(input_reg[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\input_reg[5]~input_o ));
// synopsys translate_off
defparam \input_reg[5]~input .bus_hold = "false";
defparam \input_reg[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X62_Y2_N1
dffeas \sum[5]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\input_reg[5]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sum[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sum[5]~reg0 .is_wysiwyg = "true";
defparam \sum[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N58
cyclonev_io_ibuf \input_reg[6]~input (
	.i(input_reg[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\input_reg[6]~input_o ));
// synopsys translate_off
defparam \input_reg[6]~input .bus_hold = "false";
defparam \input_reg[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N27
cyclonev_lcell_comb \sum[6]~reg0feeder (
// Equation(s):
// \sum[6]~reg0feeder_combout  = ( \input_reg[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\input_reg[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sum[6]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sum[6]~reg0feeder .extended_lut = "off";
defparam \sum[6]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sum[6]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N28
dffeas \sum[6]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sum[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sum[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sum[6]~reg0 .is_wysiwyg = "true";
defparam \sum[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \input_reg[7]~input (
	.i(input_reg[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\input_reg[7]~input_o ));
// synopsys translate_off
defparam \input_reg[7]~input .bus_hold = "false";
defparam \input_reg[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X62_Y2_N37
dffeas \sum[7]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\input_reg[7]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sum[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sum[7]~reg0 .is_wysiwyg = "true";
defparam \sum[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N52
cyclonev_io_ibuf \input_reg[8]~input (
	.i(input_reg[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\input_reg[8]~input_o ));
// synopsys translate_off
defparam \input_reg[8]~input .bus_hold = "false";
defparam \input_reg[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N0
cyclonev_lcell_comb \sum[8]~reg0feeder (
// Equation(s):
// \sum[8]~reg0feeder_combout  = ( \input_reg[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\input_reg[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sum[8]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sum[8]~reg0feeder .extended_lut = "off";
defparam \sum[8]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sum[8]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y1_N2
dffeas \sum[8]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sum[8]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sum[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sum[8]~reg0 .is_wysiwyg = "true";
defparam \sum[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \input_reg[9]~input (
	.i(input_reg[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\input_reg[9]~input_o ));
// synopsys translate_off
defparam \input_reg[9]~input .bus_hold = "false";
defparam \input_reg[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X62_Y2_N4
dffeas \sum[9]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\input_reg[9]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sum[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sum[9]~reg0 .is_wysiwyg = "true";
defparam \sum[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N18
cyclonev_io_ibuf \input_reg[10]~input (
	.i(input_reg[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\input_reg[10]~input_o ));
// synopsys translate_off
defparam \input_reg[10]~input .bus_hold = "false";
defparam \input_reg[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X62_Y2_N13
dffeas \sum[10]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\input_reg[10]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sum[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sum[10]~reg0 .is_wysiwyg = "true";
defparam \sum[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \input_reg[11]~input (
	.i(input_reg[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\input_reg[11]~input_o ));
// synopsys translate_off
defparam \input_reg[11]~input .bus_hold = "false";
defparam \input_reg[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N15
cyclonev_lcell_comb \sum[11]~reg0feeder (
// Equation(s):
// \sum[11]~reg0feeder_combout  = ( \input_reg[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\input_reg[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sum[11]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sum[11]~reg0feeder .extended_lut = "off";
defparam \sum[11]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sum[11]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N16
dffeas \sum[11]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sum[11]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sum[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sum[11]~reg0 .is_wysiwyg = "true";
defparam \sum[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N92
cyclonev_io_ibuf \input_reg[12]~input (
	.i(input_reg[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\input_reg[12]~input_o ));
// synopsys translate_off
defparam \input_reg[12]~input .bus_hold = "false";
defparam \input_reg[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N18
cyclonev_lcell_comb \sum[12]~reg0feeder (
// Equation(s):
// \sum[12]~reg0feeder_combout  = ( \input_reg[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\input_reg[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sum[12]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sum[12]~reg0feeder .extended_lut = "off";
defparam \sum[12]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sum[12]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N20
dffeas \sum[12]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sum[12]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sum[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sum[12]~reg0 .is_wysiwyg = "true";
defparam \sum[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \input_reg[13]~input (
	.i(input_reg[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\input_reg[13]~input_o ));
// synopsys translate_off
defparam \input_reg[13]~input .bus_hold = "false";
defparam \input_reg[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X62_Y2_N22
dffeas \sum[13]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\input_reg[13]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sum[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sum[13]~reg0 .is_wysiwyg = "true";
defparam \sum[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N52
cyclonev_io_ibuf \input_reg[14]~input (
	.i(input_reg[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\input_reg[14]~input_o ));
// synopsys translate_off
defparam \input_reg[14]~input .bus_hold = "false";
defparam \input_reg[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y1_N40
dffeas \sum[14]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\input_reg[14]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sum[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sum[14]~reg0 .is_wysiwyg = "true";
defparam \sum[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \input_reg[15]~input (
	.i(input_reg[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\input_reg[15]~input_o ));
// synopsys translate_off
defparam \input_reg[15]~input .bus_hold = "false";
defparam \input_reg[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X62_Y2_N58
dffeas \sum[15]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\input_reg[15]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sum[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sum[15]~reg0 .is_wysiwyg = "true";
defparam \sum[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
