module mux4to1(input a, b, c, d, input [1:0] sel, output reg out);
    always @(*) begin
        if (sel == 2'b00)
            out = a;
        else if (sel == 2'b01)
            out = b;
        else if (sel == 2'b10)
            out = c;
        else
            out = d;
    end
endmodule
