{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554679590620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554679590626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 07 18:26:30 2019 " "Processing started: Sun Apr 07 18:26:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554679590626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554679590626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off add_isa -c add_isa " "Command: quartus_map --read_settings_files=on --write_settings_files=off add_isa -c add_isa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554679590627 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554679591347 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554679591347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behaviour " "Found design unit 1: alu-behaviour" {  } { { "alu.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554679601786 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554679601786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554679601786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trin-Behavior " "Found design unit 1: trin-Behavior" {  } { { "trin.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/trin.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554679601792 ""} { "Info" "ISGN_ENTITY_NAME" "1 trin " "Found entity 1: trin" {  } { { "trin.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/trin.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554679601792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554679601792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripple_carry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_carry-struc_behaviour " "Found design unit 1: ripple_carry-struc_behaviour" {  } { { "ripple_carry.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/ripple_carry.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554679601796 ""} { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry " "Found entity 1: ripple_carry" {  } { { "ripple_carry.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/ripple_carry.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554679601796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554679601796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regN-behavior " "Found design unit 1: regN-behavior" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554679601802 ""} { "Info" "ISGN_ENTITY_NAME" "1 regN " "Found entity 1: regN" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554679601802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554679601802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-struc_behaviour " "Found design unit 1: register_file-struc_behaviour" {  } { { "register_file.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/register_file.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554679601808 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/register_file.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554679601808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554679601808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-struc_behaviour " "Found design unit 1: mux4to1-struc_behaviour" {  } { { "mux4to1.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/mux4to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554679601814 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/mux4to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554679601814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554679601814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-LogicFunc " "Found design unit 1: mux2to1-LogicFunc" {  } { { "mux2to1.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/mux2to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554679601818 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/mux2to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554679601818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554679601818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-struc_behaviour " "Found design unit 1: instruction_memory-struc_behaviour" {  } { { "instruction_memory.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/instruction_memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554679601824 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/instruction_memory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554679601824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554679601824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_decode-struc_behaviour " "Found design unit 1: instruction_decode-struc_behaviour" {  } { { "instruction_decode.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/instruction_decode.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554679601831 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_decode " "Found entity 1: instruction_decode" {  } { { "instruction_decode.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/instruction_decode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554679601831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554679601831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladd-LogicFunc " "Found design unit 1: fulladd-LogicFunc" {  } { { "fulladd.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/fulladd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554679601836 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladd " "Found entity 1: fulladd" {  } { { "fulladd.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/fulladd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554679601836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554679601836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec4to16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec4to16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec4to16-struc_behaviour " "Found design unit 1: dec4to16-struc_behaviour" {  } { { "dec4to16.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/dec4to16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554679601842 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec4to16 " "Found entity 1: dec4to16" {  } { { "dec4to16.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/dec4to16.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554679601842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554679601842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2to4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec2to4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec2to4-LogicFunc " "Found design unit 1: dec2to4-LogicFunc" {  } { { "dec2to4.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/dec2to4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554679601848 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec2to4 " "Found entity 1: dec2to4" {  } { { "dec2to4.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/dec2to4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554679601848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554679601848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components " "Found design unit 1: components" {  } { { "components.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554679601853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554679601853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_isa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_isa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_isa-behaviour " "Found design unit 1: add_isa-behaviour" {  } { { "add_isa.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/add_isa.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554679601860 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_isa " "Found entity 1: add_isa" {  } { { "add_isa.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/add_isa.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554679601860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554679601860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwiseor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitwiseor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitwiseOR-behaviour " "Found design unit 1: bitwiseOR-behaviour" {  } { { "bitwiseOR.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/bitwiseOR.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554679601865 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitwiseOR " "Found entity 1: bitwiseOR" {  } { { "bitwiseOR.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/bitwiseOR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554679601865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554679601865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwiseand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitwiseand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitwiseAND-behaviour " "Found design unit 1: bitwiseAND-behaviour" {  } { { "bitwiseAND.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/bitwiseAND.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554679601871 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitwiseAND " "Found entity 1: bitwiseAND" {  } { { "bitwiseAND.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/bitwiseAND.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554679601871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554679601871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-struc_behaviour " "Found design unit 1: data_memory-struc_behaviour" {  } { { "data_memory.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/data_memory.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554679601877 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/data_memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554679601877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554679601877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andgate-behaviour " "Found design unit 1: andgate-behaviour" {  } { { "andgate.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/andgate.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554679601882 ""} { "Info" "ISGN_ENTITY_NAME" "1 andgate " "Found entity 1: andgate" {  } { { "andgate.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/andgate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554679601882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554679601882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg1-behavior " "Found design unit 1: reg1-behavior" {  } { { "reg1.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/reg1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554679601888 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg1 " "Found entity 1: reg1" {  } { { "reg1.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/reg1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554679601888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554679601888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file forwardingunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forwardingUnit-forward " "Found design unit 1: forwardingUnit-forward" {  } { { "forwardingUnit.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/forwardingUnit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554679601895 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwardingUnit " "Found entity 1: forwardingUnit" {  } { { "forwardingUnit.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/forwardingUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554679601895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554679601895 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "add_isa " "Elaborating entity \"add_isa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1554679601979 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_MEM_MEMREAD add_isa.vhd(29) " "Verilog HDL or VHDL warning at add_isa.vhd(29): object \"EX_MEM_MEMREAD\" assigned a value but never read" {  } { { "add_isa.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/add_isa.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554679601981 "|add_isa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:pc_mux1 " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:pc_mux1\"" {  } { { "add_isa.vhd" "pc_mux1" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/add_isa.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554679601984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regN regN:pc1 " "Elaborating entity \"regN\" for hierarchy \"regN:pc1\"" {  } { { "add_isa.vhd" "pc1" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/add_isa.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554679601987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry ripple_carry:addpc1 " "Elaborating entity \"ripple_carry\" for hierarchy \"ripple_carry:addpc1\"" {  } { { "add_isa.vhd" "addpc1" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/add_isa.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554679601991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladd ripple_carry:addpc1\|fulladd:stage1 " "Elaborating entity \"fulladd\" for hierarchy \"ripple_carry:addpc1\|fulladd:stage1\"" {  } { { "ripple_carry.vhd" "stage1" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/ripple_carry.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554679601994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:im1 " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:im1\"" {  } { { "add_isa.vhd" "im1" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/add_isa.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554679602002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec4to16 instruction_memory:im1\|dec4to16:stage_dec " "Elaborating entity \"dec4to16\" for hierarchy \"instruction_memory:im1\|dec4to16:stage_dec\"" {  } { { "instruction_memory.vhd" "stage_dec" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/instruction_memory.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554679602009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2to4 instruction_memory:im1\|dec4to16:stage_dec\|dec2to4:s1 " "Elaborating entity \"dec2to4\" for hierarchy \"instruction_memory:im1\|dec4to16:stage_dec\|dec2to4:s1\"" {  } { { "dec4to16.vhd" "s1" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/dec4to16.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554679602013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 instruction_memory:im1\|mux2to1:m0 " "Elaborating entity \"mux2to1\" for hierarchy \"instruction_memory:im1\|mux2to1:m0\"" {  } { { "instruction_memory.vhd" "m0" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/instruction_memory.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554679602023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regN instruction_memory:im1\|regN:r0 " "Elaborating entity \"regN\" for hierarchy \"instruction_memory:im1\|regN:r0\"" {  } { { "instruction_memory.vhd" "r0" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/instruction_memory.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554679602026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trin instruction_memory:im1\|trin:tri0 " "Elaborating entity \"trin\" for hierarchy \"instruction_memory:im1\|trin:tri0\"" {  } { { "instruction_memory.vhd" "tri0" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/instruction_memory.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554679602029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decode instruction_decode:id1 " "Elaborating entity \"instruction_decode\" for hierarchy \"instruction_decode:id1\"" {  } { { "add_isa.vhd" "id1" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/add_isa.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554679602069 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shamt instruction_decode.vhd(21) " "Verilog HDL or VHDL warning at instruction_decode.vhd(21): object \"shamt\" assigned a value but never read" {  } { { "instruction_decode.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/instruction_decode.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554679602071 "|add_isa|instruction_decode:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOP\[0\] instruction_decode.vhd(68) " "Inferred latch for \"ALUOP\[0\]\" at instruction_decode.vhd(68)" {  } { { "instruction_decode.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/instruction_decode.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554679602071 "|add_isa|instruction_decode:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOP\[1\] instruction_decode.vhd(68) " "Inferred latch for \"ALUOP\[1\]\" at instruction_decode.vhd(68)" {  } { { "instruction_decode.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/instruction_decode.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554679602071 "|add_isa|instruction_decode:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_sub instruction_decode.vhd(59) " "Inferred latch for \"add_sub\" at instruction_decode.vhd(59)" {  } { { "instruction_decode.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/instruction_decode.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554679602071 "|add_isa|instruction_decode:id1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:rf1 " "Elaborating entity \"register_file\" for hierarchy \"register_file:rf1\"" {  } { { "add_isa.vhd" "rf1" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/add_isa.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554679602075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 register_file:rf1\|mux4to1:m0 " "Elaborating entity \"mux4to1\" for hierarchy \"register_file:rf1\|mux4to1:m0\"" {  } { { "register_file.vhd" "m0" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/register_file.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554679602103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trin register_file:rf1\|trin:tri0 " "Elaborating entity \"trin\" for hierarchy \"register_file:rf1\|trin:tri0\"" {  } { { "register_file.vhd" "tri0" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/register_file.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554679602111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg1 reg1:ID_EX_ALUSRC7 " "Elaborating entity \"reg1\" for hierarchy \"reg1:ID_EX_ALUSRC7\"" {  } { { "add_isa.vhd" "ID_EX_ALUSRC7" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/add_isa.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554679602198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regN regN:ID_EX_ALUOP8 " "Elaborating entity \"regN\" for hierarchy \"regN:ID_EX_ALUOP8\"" {  } { { "add_isa.vhd" "ID_EX_ALUOP8" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/add_isa.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554679602210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"alu:alu1\"" {  } { { "add_isa.vhd" "alu1" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/add_isa.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554679602216 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempcarryout alu.vhd(15) " "Verilog HDL or VHDL warning at alu.vhd(15): object \"tempcarryout\" assigned a value but never read" {  } { { "alu.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/alu.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554679602217 "|add_isa|alu:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwiseAND alu:alu1\|bitwiseAND:bitwiseAND1 " "Elaborating entity \"bitwiseAND\" for hierarchy \"alu:alu1\|bitwiseAND:bitwiseAND1\"" {  } { { "alu.vhd" "bitwiseAND1" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/alu.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554679602219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwiseOR alu:alu1\|bitwiseOR:bitwiseOR1 " "Elaborating entity \"bitwiseOR\" for hierarchy \"alu:alu1\|bitwiseOR:bitwiseOR1\"" {  } { { "alu.vhd" "bitwiseOR1" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/alu.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554679602223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:dm1 " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:dm1\"" {  } { { "add_isa.vhd" "dm1" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/add_isa.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554679602251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andgate andgate:branchandgate1 " "Elaborating entity \"andgate\" for hierarchy \"andgate:branchandgate1\"" {  } { { "add_isa.vhd" "branchandgate1" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/add_isa.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554679602358 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_memory:dm1\|value1\[3\]\" " "Converted tri-state node \"data_memory:dm1\|value1\[3\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554679602820 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_memory:dm1\|value1\[2\]\" " "Converted tri-state node \"data_memory:dm1\|value1\[2\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554679602820 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_memory:dm1\|value1\[1\]\" " "Converted tri-state node \"data_memory:dm1\|value1\[1\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554679602820 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_memory:dm1\|value1\[0\]\" " "Converted tri-state node \"data_memory:dm1\|value1\[0\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554679602820 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"register_file:rf1\|value1\[3\]\" " "Converted tri-state node \"register_file:rf1\|value1\[3\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554679602820 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"register_file:rf1\|value1\[2\]\" " "Converted tri-state node \"register_file:rf1\|value1\[2\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554679602820 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"register_file:rf1\|value1\[1\]\" " "Converted tri-state node \"register_file:rf1\|value1\[1\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554679602820 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"register_file:rf1\|value1\[0\]\" " "Converted tri-state node \"register_file:rf1\|value1\[0\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554679602820 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"register_file:rf1\|value2\[3\]\" " "Converted tri-state node \"register_file:rf1\|value2\[3\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554679602820 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"register_file:rf1\|value2\[2\]\" " "Converted tri-state node \"register_file:rf1\|value2\[2\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554679602820 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"register_file:rf1\|value2\[1\]\" " "Converted tri-state node \"register_file:rf1\|value2\[1\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554679602820 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"register_file:rf1\|value2\[0\]\" " "Converted tri-state node \"register_file:rf1\|value2\[0\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554679602820 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[31\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[31\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554679602820 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[30\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[30\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554679602820 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[29\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[29\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554679602820 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[28\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[28\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554679602820 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[27\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[27\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554679602820 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[26\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[26\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554679602820 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[24\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[24\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554679602820 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[23\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[23\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554679602820 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[22\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[22\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554679602820 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[21\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[21\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554679602820 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[19\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[19\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554679602820 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[18\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[18\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554679602820 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[17\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[17\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554679602820 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[16\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[16\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554679602820 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[14\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[14\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554679602820 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[13\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[13\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554679602820 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[12\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[12\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554679602820 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[11\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[11\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554679602820 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[5\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[5\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554679602820 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[4\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[4\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554679602820 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[3\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[3\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554679602820 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[2\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[2\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554679602820 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[1\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[1\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554679602820 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[0\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[0\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554679602820 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1554679602820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "instruction_decode:id1\|ALUOP\[0\] " "LATCH primitive \"instruction_decode:id1\|ALUOP\[0\]\" is permanently disabled" {  } { { "instruction_decode.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/instruction_decode.vhd" 68 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1554679602890 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1554679603333 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1554679603920 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554679603920 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "182 " "Implemented 182 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1554679603977 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1554679603977 ""} { "Info" "ICUT_CUT_TM_LCELLS" "172 " "Implemented 172 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1554679603977 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1554679603977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554679604012 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 07 18:26:44 2019 " "Processing ended: Sun Apr 07 18:26:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554679604012 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554679604012 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554679604012 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554679604012 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1554679605395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554679605401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 07 18:26:44 2019 " "Processing started: Sun Apr 07 18:26:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554679605401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1554679605401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off add_isa -c add_isa " "Command: quartus_fit --read_settings_files=off --write_settings_files=off add_isa -c add_isa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1554679605401 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1554679605613 ""}
{ "Info" "0" "" "Project  = add_isa" {  } {  } 0 0 "Project  = add_isa" 0 0 "Fitter" 0 0 1554679605614 ""}
{ "Info" "0" "" "Revision = add_isa" {  } {  } 0 0 "Revision = add_isa" 0 0 "Fitter" 0 0 1554679605614 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1554679605702 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1554679605703 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "add_isa EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"add_isa\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1554679605712 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1554679605777 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1554679605778 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1554679606130 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1554679606139 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1554679606516 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1554679606516 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1554679606516 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1554679606516 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1554679606516 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1554679606516 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1554679606516 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1554679606516 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1554679606516 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1554679606516 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/" { { 0 { 0 ""} 0 653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554679606519 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/" { { 0 { 0 ""} 0 655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554679606519 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/" { { 0 { 0 ""} 0 657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554679606519 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/" { { 0 { 0 ""} 0 659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554679606519 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/" { { 0 { 0 ""} 0 661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554679606519 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1554679606519 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1554679606522 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "add_isa.sdc " "Synopsys Design Constraints File file not found: 'add_isa.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1554679607459 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1554679607460 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1554679607462 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1554679607462 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1554679607463 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1554679607700 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1554679607701 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1554679607701 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1554679607702 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1554679607702 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1554679607703 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1554679607704 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1554679607704 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1554679607717 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1554679607718 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1554679607718 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554679607757 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1554679607761 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1554679610385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554679610514 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1554679610560 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1554679615045 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554679615045 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1554679615248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X104_Y37 X115_Y48 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y37 to location X115_Y48" {  } { { "loc" "" { Generic "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y37 to location X115_Y48"} { { 12 { 0 ""} 104 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1554679618436 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1554679618436 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1554679619116 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1554679619116 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554679619120 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1554679619248 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1554679619259 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1554679619484 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1554679619484 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1554679619701 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554679620061 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/output_files/add_isa.fit.smsg " "Generated suppressed messages file C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/output_files/add_isa.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1554679620560 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5737 " "Peak virtual memory: 5737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554679620923 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 07 18:27:00 2019 " "Processing ended: Sun Apr 07 18:27:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554679620923 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554679620923 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554679620923 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1554679620923 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1554679622115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554679622120 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 07 18:27:01 2019 " "Processing started: Sun Apr 07 18:27:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554679622120 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1554679622120 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off add_isa -c add_isa " "Command: quartus_asm --read_settings_files=off --write_settings_files=off add_isa -c add_isa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1554679622120 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1554679622462 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1554679625042 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1554679625150 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554679625438 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 07 18:27:05 2019 " "Processing ended: Sun Apr 07 18:27:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554679625438 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554679625438 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554679625438 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1554679625438 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1554679626099 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1554679626730 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554679626734 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 07 18:27:06 2019 " "Processing started: Sun Apr 07 18:27:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554679626734 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1554679626734 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta add_isa -c add_isa " "Command: quartus_sta add_isa -c add_isa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1554679626734 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1554679626911 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1554679627309 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1554679627309 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1554679627369 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1554679627369 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "add_isa.sdc " "Synopsys Design Constraints File file not found: 'add_isa.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1554679627832 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1554679627832 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1554679627833 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1554679627833 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1554679627835 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1554679627835 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1554679627836 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1554679627848 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1554679627868 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1554679627868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.517 " "Worst-case setup slack is -2.517" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554679627871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554679627871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.517            -161.964 clock  " "   -2.517            -161.964 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554679627871 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1554679627871 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.440 " "Worst-case hold slack is 0.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554679627874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554679627874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 clock  " "    0.440               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554679627874 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1554679627874 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1554679627877 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1554679627880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554679627882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554679627882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -139.210 clock  " "   -3.000            -139.210 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554679627882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1554679627882 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1554679627901 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1554679627913 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1554679627933 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1554679628157 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1554679628193 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1554679628201 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1554679628201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.241 " "Worst-case setup slack is -2.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554679628203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554679628203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.241            -139.709 clock  " "   -2.241            -139.709 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554679628203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1554679628203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.387 " "Worst-case hold slack is 0.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554679628207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554679628207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 clock  " "    0.387               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554679628207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1554679628207 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1554679628211 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1554679628215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554679628217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554679628217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -139.210 clock  " "   -3.000            -139.210 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554679628217 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1554679628217 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1554679628237 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1554679628250 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1554679628321 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1554679628323 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1554679628323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.718 " "Worst-case setup slack is -0.718" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554679628327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554679628327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.718             -34.304 clock  " "   -0.718             -34.304 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554679628327 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1554679628327 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.201 " "Worst-case hold slack is 0.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554679628331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554679628331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 clock  " "    0.201               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554679628331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1554679628331 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1554679628335 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1554679628339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554679628345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554679628345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -121.619 clock  " "   -3.000            -121.619 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554679628345 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1554679628345 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1554679628365 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1554679628720 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1554679628721 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554679628774 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 07 18:27:08 2019 " "Processing ended: Sun Apr 07 18:27:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554679628774 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554679628774 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554679628774 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1554679628774 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1554679629884 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554679629890 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 07 18:27:09 2019 " "Processing started: Sun Apr 07 18:27:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554679629890 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1554679629890 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off add_isa -c add_isa " "Command: quartus_eda --read_settings_files=off --write_settings_files=off add_isa -c add_isa" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1554679629890 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1554679630630 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "add_isa_7_1200mv_85c_slow.vho C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/simulation/modelsim/ simulation " "Generated file add_isa_7_1200mv_85c_slow.vho in folder \"C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1554679630760 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "add_isa_7_1200mv_0c_slow.vho C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/simulation/modelsim/ simulation " "Generated file add_isa_7_1200mv_0c_slow.vho in folder \"C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1554679630803 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "add_isa_min_1200mv_0c_fast.vho C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/simulation/modelsim/ simulation " "Generated file add_isa_min_1200mv_0c_fast.vho in folder \"C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1554679630843 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "add_isa.vho C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/simulation/modelsim/ simulation " "Generated file add_isa.vho in folder \"C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1554679630889 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "add_isa_7_1200mv_85c_vhd_slow.sdo C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/simulation/modelsim/ simulation " "Generated file add_isa_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1554679630922 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "add_isa_7_1200mv_0c_vhd_slow.sdo C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/simulation/modelsim/ simulation " "Generated file add_isa_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1554679630953 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "add_isa_min_1200mv_0c_vhd_fast.sdo C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/simulation/modelsim/ simulation " "Generated file add_isa_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1554679630984 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "add_isa_vhd.sdo C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/simulation/modelsim/ simulation " "Generated file add_isa_vhd.sdo in folder \"C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1554679631016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4670 " "Peak virtual memory: 4670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554679631065 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 07 18:27:11 2019 " "Processing ended: Sun Apr 07 18:27:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554679631065 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554679631065 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554679631065 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1554679631065 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 56 s " "Quartus Prime Full Compilation was successful. 0 errors, 56 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1554679631751 ""}
