{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558287311746 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558287311764 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 12:35:11 2019 " "Processing started: Sun May 19 12:35:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558287311764 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558287311764 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off T07_uart -c T07_uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off T07_uart -c T07_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558287311764 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558287312617 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558287312618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "src/uart_tx.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/T07_uart/src/uart_tx.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558287327535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558287327535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "src/uart_rx.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/T07_uart/src/uart_rx.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558287327544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558287327544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx RX TOP_uart.sv(11) " "Verilog HDL Declaration information at TOP_uart.sv(11): object \"rx\" differs only in case from object \"RX\" in the same scope" {  } { { "src/TOP_uart.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/T07_uart/src/TOP_uart.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558287327551 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tx TX TOP_uart.sv(13) " "Verilog HDL Declaration information at TOP_uart.sv(13): object \"tx\" differs only in case from object \"TX\" in the same scope" {  } { { "src/TOP_uart.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/T07_uart/src/TOP_uart.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558287327551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top_uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_uart " "Found entity 1: TOP_uart" {  } { { "src/TOP_uart.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/T07_uart/src/TOP_uart.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558287327554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558287327554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sipo.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/sipo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sipo " "Found entity 1: sipo" {  } { { "src/sipo.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/T07_uart/src/sipo.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558287327561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558287327561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "src/shifter.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/T07_uart/src/shifter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558287327569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558287327569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register_en.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/register_en.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_en " "Found entity 1: register_en" {  } { { "src/register_en.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/T07_uart/src/register_en.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558287327578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558287327578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "src/register.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/T07_uart/src/register.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558287327586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558287327586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pkg_uart.sv 1 0 " "Found 1 design units, including 0 entities, in source file src/pkg_uart.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg_uart (SystemVerilog) " "Found design unit 1: pkg_uart (SystemVerilog)" {  } { { "src/pkg_uart.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/T07_uart/src/pkg_uart.sv" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558287327595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558287327595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/parity_error.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/parity_error.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parity_error " "Found entity 1: parity_error" {  } { { "src/parity_error.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/T07_uart/src/parity_error.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558287327603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558287327603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/parity_bit_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/parity_bit_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parity_bit_gen " "Found entity 1: parity_bit_gen" {  } { { "src/parity_bit_generator.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/T07_uart/src/parity_bit_generator.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558287327611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558287327611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/if_uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/if_uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_uart " "Found entity 1: if_uart" {  } { { "src/if_uart.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/T07_uart/src/if_uart.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558287327619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558287327619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "src/counter.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/T07_uart/src/counter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558287327628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558287327628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/control_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/control_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_tx " "Found entity 1: control_tx" {  } { { "src/control_tx.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/T07_uart/src/control_tx.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558287327637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558287327637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/control_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/control_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_rx " "Found entity 1: control_rx" {  } { { "src/control_rx.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/T07_uart/src/control_rx.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558287327649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558287327649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/baudgen_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/baudgen_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baudgen_tx " "Found entity 1: baudgen_tx" {  } { { "src/baudgen_tx.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/T07_uart/src/baudgen_tx.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558287327661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558287327661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/baudgen_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/baudgen_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baudgen_rx " "Found entity 1: baudgen_rx" {  } { { "src/baudgen_rx.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/T07_uart/src/baudgen_rx.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558287327672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558287327672 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_uart " "Elaborating entity \"TOP_uart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558287327764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_uart if_uart:top_if " "Elaborating entity \"if_uart\" for hierarchy \"if_uart:top_if\"" {  } { { "src/TOP_uart.sv" "top_if" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/T07_uart/src/TOP_uart.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558287327769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:RX " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:RX\"" {  } { { "src/TOP_uart.sv" "RX" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/T07_uart/src/TOP_uart.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558287327777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register uart_rx:RX\|register:REG_RX " "Elaborating entity \"register\" for hierarchy \"uart_rx:RX\|register:REG_RX\"" {  } { { "src/uart_rx.sv" "REG_RX" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/T07_uart/src/uart_rx.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558287327782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudgen_rx uart_rx:RX\|baudgen_rx:BAUDGEN_RX " "Elaborating entity \"baudgen_rx\" for hierarchy \"uart_rx:RX\|baudgen_rx:BAUDGEN_RX\"" {  } { { "src/uart_rx.sv" "BAUDGEN_RX" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/T07_uart/src/uart_rx.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558287327787 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 baudgen_rx.sv(24) " "Verilog HDL assignment warning at baudgen_rx.sv(24): truncated value with size 32 to match size of target (9)" {  } { { "src/baudgen_rx.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/T07_uart/src/baudgen_rx.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558287327789 "|TOP_uart|uart_rx:RX|baudgen_rx:BAUDGEN_RX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 baudgen_rx.sv(26) " "Verilog HDL assignment warning at baudgen_rx.sv(26): truncated value with size 32 to match size of target (9)" {  } { { "src/baudgen_rx.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/T07_uart/src/baudgen_rx.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558287327789 "|TOP_uart|uart_rx:RX|baudgen_rx:BAUDGEN_RX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 baudgen_rx.sv(30) " "Verilog HDL assignment warning at baudgen_rx.sv(30): truncated value with size 32 to match size of target (1)" {  } { { "src/baudgen_rx.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/T07_uart/src/baudgen_rx.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558287327790 "|TOP_uart|uart_rx:RX|baudgen_rx:BAUDGEN_RX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter uart_rx:RX\|counter:COUNT " "Elaborating entity \"counter\" for hierarchy \"uart_rx:RX\|counter:COUNT\"" {  } { { "src/uart_rx.sv" "COUNT" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/T07_uart/src/uart_rx.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558287327797 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.sv(24) " "Verilog HDL assignment warning at counter.sv(24): truncated value with size 32 to match size of target (4)" {  } { { "src/counter.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/T07_uart/src/counter.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558287327799 "|TOP_uart|uart_rx:RX|counter:COUNT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sipo uart_rx:RX\|sipo:SIPO_DATA " "Elaborating entity \"sipo\" for hierarchy \"uart_rx:RX\|sipo:SIPO_DATA\"" {  } { { "src/uart_rx.sv" "SIPO_DATA" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/T07_uart/src/uart_rx.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558287327802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_en uart_rx:RX\|register_en:REG_DATA " "Elaborating entity \"register_en\" for hierarchy \"uart_rx:RX\|register_en:REG_DATA\"" {  } { { "src/uart_rx.sv" "REG_DATA" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/T07_uart/src/uart_rx.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558287327806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parity_bit_gen uart_rx:RX\|parity_bit_gen:PARBIT_GEN " "Elaborating entity \"parity_bit_gen\" for hierarchy \"uart_rx:RX\|parity_bit_gen:PARBIT_GEN\"" {  } { { "src/uart_rx.sv" "PARBIT_GEN" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/T07_uart/src/uart_rx.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558287327813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parity_error uart_rx:RX\|parity_error:BIT_ERROR " "Elaborating entity \"parity_error\" for hierarchy \"uart_rx:RX\|parity_error:BIT_ERROR\"" {  } { { "src/uart_rx.sv" "BIT_ERROR" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/T07_uart/src/uart_rx.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558287327817 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 parity_error.sv(14) " "Verilog HDL assignment warning at parity_error.sv(14): truncated value with size 32 to match size of target (1)" {  } { { "src/parity_error.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/T07_uart/src/parity_error.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558287327819 "|TOP_uart|uart_rx:RX|parity_error:BIT_ERROR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_rx uart_rx:RX\|control_rx:CONTROL " "Elaborating entity \"control_rx\" for hierarchy \"uart_rx:RX\|control_rx:CONTROL\"" {  } { { "src/uart_rx.sv" "CONTROL" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/T07_uart/src/uart_rx.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558287327822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:TX " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:TX\"" {  } { { "src/TOP_uart.sv" "TX" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/T07_uart/src/TOP_uart.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558287327830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudgen_tx uart_tx:TX\|baudgen_tx:BAUDGEN_TX " "Elaborating entity \"baudgen_tx\" for hierarchy \"uart_tx:TX\|baudgen_tx:BAUDGEN_TX\"" {  } { { "src/uart_tx.sv" "BAUDGEN_TX" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/T07_uart/src/uart_tx.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558287327835 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 baudgen_tx.sv(23) " "Verilog HDL assignment warning at baudgen_tx.sv(23): truncated value with size 32 to match size of target (9)" {  } { { "src/baudgen_tx.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/T07_uart/src/baudgen_tx.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558287327836 "|TOP_uart|uart_tx:TX|baudgen_tx:BAUDGEN_TX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 baudgen_tx.sv(26) " "Verilog HDL assignment warning at baudgen_tx.sv(26): truncated value with size 32 to match size of target (9)" {  } { { "src/baudgen_tx.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/T07_uart/src/baudgen_tx.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558287327836 "|TOP_uart|uart_tx:TX|baudgen_tx:BAUDGEN_TX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 baudgen_tx.sv(29) " "Verilog HDL assignment warning at baudgen_tx.sv(29): truncated value with size 32 to match size of target (1)" {  } { { "src/baudgen_tx.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/T07_uart/src/baudgen_tx.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558287327836 "|TOP_uart|uart_tx:TX|baudgen_tx:BAUDGEN_TX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter uart_tx:TX\|shifter:SHIFTER " "Elaborating entity \"shifter\" for hierarchy \"uart_tx:TX\|shifter:SHIFTER\"" {  } { { "src/uart_tx.sv" "SHIFTER" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/T07_uart/src/uart_tx.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558287327843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_tx uart_tx:TX\|control_tx:CONTROL " "Elaborating entity \"control_tx\" for hierarchy \"uart_tx:TX\|control_tx:CONTROL\"" {  } { { "src/uart_tx.sv" "CONTROL" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/T07_uart/src/uart_tx.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558287327851 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/shifter.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/T07_uart/src/shifter.sv" 26 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1558287328694 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1558287328695 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1558287328914 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558287329810 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/T07_uart/output_files/T07_uart.map.smsg " "Generated suppressed messages file C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/T07_uart/output_files/T07_uart.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558287329870 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558287330090 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558287330090 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "110 " "Implemented 110 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558287330189 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558287330189 ""} { "Info" "ICUT_CUT_TM_LCELLS" "105 " "Implemented 105 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558287330189 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558287330189 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "619 " "Peak virtual memory: 619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558287330216 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 12:35:30 2019 " "Processing ended: Sun May 19 12:35:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558287330216 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558287330216 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558287330216 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558287330216 ""}
