#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar 29 15:47:57 2019
# Process ID: 2116
# Current directory: C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10028 C:\Users\nickb\Documents\JHU\612\repo\mips-cpu\RTL\CPUs\Multi Cycle\mccompFPGA.xpr
# Log file: C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/vivado.log
# Journal file: C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.xpr}
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav1.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mccomp_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mccomp_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dd51575b6a1d4a48b268e1f9148a3e16 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mccomp_tb_behav xil_defaultlib.mccomp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fromsigmem' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'addr' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dr_dataIn' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v:87]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
C:/Xilinx/Vivado/2018.3/tps/mingw/6.2.0/win64.o/nt/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/bin/ld.exe: cannot open output file xsim.dir/mccomp_tb_behav/xsimk.exe: Permission denied
collect2.exe: error: ld returned 1 exit status
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s) while executing 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim/elaborate.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mccomp_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mccomp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_cipher_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_cipher_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_key_expand_128
INFO: [VRFC 10-2458] undeclared symbol w1_0, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:78]
INFO: [VRFC 10-2458] undeclared symbol w1_1, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:79]
INFO: [VRFC 10-2458] undeclared symbol w1_2, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:80]
INFO: [VRFC 10-2458] undeclared symbol w1_3, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_rcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_rcon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/examples/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/ff_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ff_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/gcm_aes_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gcm_aes_v0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_v0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gfm128_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gfm128_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/gp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtaglet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mccomp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_sys
INFO: [VRFC 10-2458] undeclared symbol sigout, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mcgpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcgpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/milliscounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module milliscounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegtimer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/Common/sigram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/spi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_interface
INFO: [VRFC 10-311] analyzing module clockdiv
INFO: [VRFC 10-311] analyzing module SPIinitsendFSM
INFO: [VRFC 10-311] analyzing module SPItransmitFSM
INFO: [VRFC 10-311] analyzing module regRen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/Common/uram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_tb
INFO: [VRFC 10-2458] undeclared symbol BTNU, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTND, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNL, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNC, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNR, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol UART_TXD_IN, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:49]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:69]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 833.672 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dd51575b6a1d4a48b268e1f9148a3e16 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mccomp_tb_behav xil_defaultlib.mccomp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 128 for port 'fromsigmem' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'data_in' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dr_dataIn' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v:87]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" Line 6. Module addsub32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mccu
Compiling module xil_defaultlib.dffe32
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.mux2x5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.gp
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.addsub32
Compiling module xil_defaultlib.shift
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.gcm_aes_controller
Compiling module xil_defaultlib.gfm128_16
Compiling module xil_defaultlib.aes_sbox
Compiling module xil_defaultlib.aes_rcon
Compiling module xil_defaultlib.aes_key_expand_128
Compiling module xil_defaultlib.aes_cipher_top
Compiling module xil_defaultlib.gcm_aes_v0
Compiling module xil_defaultlib.mccpu
Compiling module xil_defaultlib.mccomp_decoder
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.sigram(A_WIDTH=8,INIT_FILE="C:/U...
Compiling module xil_defaultlib.milliscounter
Compiling module xil_defaultlib.regR
Compiling module xil_defaultlib.microsCounter
Compiling module xil_defaultlib.toggleBuzz
Compiling module xil_defaultlib.buzzer
Compiling module xil_defaultlib.clockdiv
Compiling module xil_defaultlib.regRen(WIDTH=9)
Compiling module xil_defaultlib.SPIinitsendFSM
Compiling module xil_defaultlib.SPItransmitFSM
Compiling module xil_defaultlib.spi_interface
Compiling module xil_defaultlib.sevensegdec
Compiling module xil_defaultlib.counter(WIDTH=16)
Compiling module xil_defaultlib.counter(WIDTH=3)
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux8(WIDTH=4)
Compiling module xil_defaultlib.sevensegtimer
Compiling module xil_defaultlib.mcgpio
Compiling module xil_defaultlib.jtag_state_machine
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=8,IR_OPCODE=4'b1...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(IR_OPCODE=4'b1111)
Compiling module xil_defaultlib.jtaglet(ID_PARTVER=4'b011,ID_PAR...
Compiling module xil_defaultlib.ff_sync
Compiling module xil_defaultlib.debug_control
Compiling module xil_defaultlib.mccomp_sys
Compiling module xil_defaultlib.mccomp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mccomp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 833.672 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mccomp_tb_behav -key {Behavioral:sim_1:Functional:mccomp_tb} -tclbatch {mccomp_tb.tcl} -view {{C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav.wcfg}
source mccomp_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mccomp_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 851.465 ; gain = 17.793
current_wave_config {mccomp_tb_behav.wcfg}
mccomp_tb_behav.wcfg
add_wave {{/mccomp_tb/mccomp_sys/mc_cpu/gcm_aes_en}} {{/mccomp_tb/mccomp_sys/mc_cpu/write_signature_reg}} {{/mccomp_tb/mccomp_sys/mc_cpu/write_encrypted_ir}} {{/mccomp_tb/mccomp_sys/mc_cpu/gcm_aes_done}} {{/mccomp_tb/mccomp_sys/mc_cpu/dii_data}} {{/mccomp_tb/mccomp_sys/mc_cpu/dii_data_size}} {{/mccomp_tb/mccomp_sys/mc_cpu/dii_data_vld}} {{/mccomp_tb/mccomp_sys/mc_cpu/dii_data_type}} {{/mccomp_tb/mccomp_sys/mc_cpu/dii_last_word}} {{/mccomp_tb/mccomp_sys/mc_cpu/cii_K}} {{/mccomp_tb/mccomp_sys/mc_cpu/cii_ctl_vld}} {{/mccomp_tb/mccomp_sys/mc_cpu/cii_IV_vld}} {{/mccomp_tb/mccomp_sys/mc_cpu/dii_data_not_ready}} {{/mccomp_tb/mccomp_sys/mc_cpu/Out_data}} {{/mccomp_tb/mccomp_sys/mc_cpu/Out_vld}} {{/mccomp_tb/mccomp_sys/mc_cpu/Tag_vld}} {{/mccomp_tb/mccomp_sys/mc_cpu/Out_data_size}} {{/mccomp_tb/mccomp_sys/mc_cpu/Out_last_word}} {{/mccomp_tb/mccomp_sys/mc_cpu/gcm_aes_out}} 
current_wave_config {mccomp_tb_behav.wcfg}
mccomp_tb_behav.wcfg
add_wave {{/mccomp_tb/mccomp_sys/mc_cpu/fromsigmem}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mccomp_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mccomp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_cipher_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_cipher_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_key_expand_128
INFO: [VRFC 10-2458] undeclared symbol w1_0, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:78]
INFO: [VRFC 10-2458] undeclared symbol w1_1, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:79]
INFO: [VRFC 10-2458] undeclared symbol w1_2, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:80]
INFO: [VRFC 10-2458] undeclared symbol w1_3, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_rcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_rcon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/examples/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/ff_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ff_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/gcm_aes_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gcm_aes_v0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_v0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gfm128_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gfm128_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/gp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtaglet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mccomp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_sys
INFO: [VRFC 10-2458] undeclared symbol sigout, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mcgpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcgpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/milliscounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module milliscounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegtimer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/Common/sigram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/spi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_interface
INFO: [VRFC 10-311] analyzing module clockdiv
INFO: [VRFC 10-311] analyzing module SPIinitsendFSM
INFO: [VRFC 10-311] analyzing module SPItransmitFSM
INFO: [VRFC 10-311] analyzing module regRen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/Common/uram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_tb
INFO: [VRFC 10-2458] undeclared symbol BTNU, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTND, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNL, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNC, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNR, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol UART_TXD_IN, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:49]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:69]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 859.676 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 859.676 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dd51575b6a1d4a48b268e1f9148a3e16 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mccomp_tb_behav xil_defaultlib.mccomp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 128 for port 'fromsigmem' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'data_in' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dr_dataIn' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v:87]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" Line 6. Module addsub32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mccu
Compiling module xil_defaultlib.dffe32
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.mux2x5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.gp
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.addsub32
Compiling module xil_defaultlib.shift
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.gcm_aes_controller
Compiling module xil_defaultlib.gfm128_16
Compiling module xil_defaultlib.aes_sbox
Compiling module xil_defaultlib.aes_rcon
Compiling module xil_defaultlib.aes_key_expand_128
Compiling module xil_defaultlib.aes_cipher_top
Compiling module xil_defaultlib.gcm_aes_v0
Compiling module xil_defaultlib.mccpu
Compiling module xil_defaultlib.mccomp_decoder
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.sigram(A_WIDTH=8,INIT_FILE="C:/U...
Compiling module xil_defaultlib.milliscounter
Compiling module xil_defaultlib.regR
Compiling module xil_defaultlib.microsCounter
Compiling module xil_defaultlib.toggleBuzz
Compiling module xil_defaultlib.buzzer
Compiling module xil_defaultlib.clockdiv
Compiling module xil_defaultlib.regRen(WIDTH=9)
Compiling module xil_defaultlib.SPIinitsendFSM
Compiling module xil_defaultlib.SPItransmitFSM
Compiling module xil_defaultlib.spi_interface
Compiling module xil_defaultlib.sevensegdec
Compiling module xil_defaultlib.counter(WIDTH=16)
Compiling module xil_defaultlib.counter(WIDTH=3)
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux8(WIDTH=4)
Compiling module xil_defaultlib.sevensegtimer
Compiling module xil_defaultlib.mcgpio
Compiling module xil_defaultlib.jtag_state_machine
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=8,IR_OPCODE=4'b1...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(IR_OPCODE=4'b1111)
Compiling module xil_defaultlib.jtaglet(ID_PARTVER=4'b011,ID_PAR...
Compiling module xil_defaultlib.ff_sync
Compiling module xil_defaultlib.debug_control
Compiling module xil_defaultlib.mccomp_sys
Compiling module xil_defaultlib.mccomp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mccomp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 859.676 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 859.676 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 863.078 ; gain = 3.508
save_wave_config {C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mccomp_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mccomp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_cipher_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_cipher_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_key_expand_128
INFO: [VRFC 10-2458] undeclared symbol w1_0, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:78]
INFO: [VRFC 10-2458] undeclared symbol w1_1, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:79]
INFO: [VRFC 10-2458] undeclared symbol w1_2, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:80]
INFO: [VRFC 10-2458] undeclared symbol w1_3, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_rcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_rcon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/examples/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/ff_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ff_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/gcm_aes_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gcm_aes_v0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_v0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gfm128_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gfm128_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/gp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtaglet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mccomp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_sys
INFO: [VRFC 10-2458] undeclared symbol sigout, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mcgpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcgpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/milliscounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module milliscounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegtimer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/Common/sigram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/spi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_interface
INFO: [VRFC 10-311] analyzing module clockdiv
INFO: [VRFC 10-311] analyzing module SPIinitsendFSM
INFO: [VRFC 10-311] analyzing module SPItransmitFSM
INFO: [VRFC 10-311] analyzing module regRen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/Common/uram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_tb
INFO: [VRFC 10-2458] undeclared symbol BTNU, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTND, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNL, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNC, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNR, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol UART_TXD_IN, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:49]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:69]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 878.570 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dd51575b6a1d4a48b268e1f9148a3e16 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mccomp_tb_behav xil_defaultlib.mccomp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 128 for port 'fromsigmem' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'data_in' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dr_dataIn' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v:87]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" Line 6. Module addsub32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mccu
Compiling module xil_defaultlib.dffe32
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.mux2x5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.gp
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.addsub32
Compiling module xil_defaultlib.shift
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.gcm_aes_controller
Compiling module xil_defaultlib.gfm128_16
Compiling module xil_defaultlib.aes_sbox
Compiling module xil_defaultlib.aes_rcon
Compiling module xil_defaultlib.aes_key_expand_128
Compiling module xil_defaultlib.aes_cipher_top
Compiling module xil_defaultlib.gcm_aes_v0
Compiling module xil_defaultlib.mccpu
Compiling module xil_defaultlib.mccomp_decoder
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.sigram(A_WIDTH=8,INIT_FILE="C:/U...
Compiling module xil_defaultlib.milliscounter
Compiling module xil_defaultlib.regR
Compiling module xil_defaultlib.microsCounter
Compiling module xil_defaultlib.toggleBuzz
Compiling module xil_defaultlib.buzzer
Compiling module xil_defaultlib.clockdiv
Compiling module xil_defaultlib.regRen(WIDTH=9)
Compiling module xil_defaultlib.SPIinitsendFSM
Compiling module xil_defaultlib.SPItransmitFSM
Compiling module xil_defaultlib.spi_interface
Compiling module xil_defaultlib.sevensegdec
Compiling module xil_defaultlib.counter(WIDTH=16)
Compiling module xil_defaultlib.counter(WIDTH=3)
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux8(WIDTH=4)
Compiling module xil_defaultlib.sevensegtimer
Compiling module xil_defaultlib.mcgpio
Compiling module xil_defaultlib.jtag_state_machine
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=8,IR_OPCODE=4'b1...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(IR_OPCODE=4'b1111)
Compiling module xil_defaultlib.jtaglet(ID_PARTVER=4'b011,ID_PAR...
Compiling module xil_defaultlib.ff_sync
Compiling module xil_defaultlib.debug_control
Compiling module xil_defaultlib.mccomp_sys
Compiling module xil_defaultlib.mccomp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mccomp_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 878.570 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mccomp_tb_behav -key {Behavioral:sim_1:Functional:mccomp_tb} -tclbatch {mccomp_tb.tcl} -view {{C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav.wcfg}
source mccomp_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mccomp_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 887.781 ; gain = 9.211
current_wave_config {mccomp_tb_behav.wcfg}
mccomp_tb_behav.wcfg
add_wave {{/mccomp_tb/mccomp_sys/mc_cpu/e_ir}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mccomp_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mccomp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_cipher_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_cipher_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_key_expand_128
INFO: [VRFC 10-2458] undeclared symbol w1_0, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:78]
INFO: [VRFC 10-2458] undeclared symbol w1_1, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:79]
INFO: [VRFC 10-2458] undeclared symbol w1_2, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:80]
INFO: [VRFC 10-2458] undeclared symbol w1_3, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_rcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_rcon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/examples/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/ff_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ff_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/gcm_aes_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gcm_aes_v0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_v0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gfm128_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gfm128_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/gp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtaglet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mccomp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_sys
INFO: [VRFC 10-2458] undeclared symbol sigout, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mcgpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcgpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/milliscounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module milliscounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegtimer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/Common/sigram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/spi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_interface
INFO: [VRFC 10-311] analyzing module clockdiv
INFO: [VRFC 10-311] analyzing module SPIinitsendFSM
INFO: [VRFC 10-311] analyzing module SPItransmitFSM
INFO: [VRFC 10-311] analyzing module regRen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/Common/uram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_tb
INFO: [VRFC 10-2458] undeclared symbol BTNU, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTND, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNL, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNC, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNR, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol UART_TXD_IN, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:49]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:69]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 933.270 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 933.270 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dd51575b6a1d4a48b268e1f9148a3e16 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mccomp_tb_behav xil_defaultlib.mccomp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 128 for port 'fromsigmem' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'data_in' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dr_dataIn' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v:87]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" Line 6. Module addsub32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mccu
Compiling module xil_defaultlib.dffe32
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.mux2x5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.gp
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.addsub32
Compiling module xil_defaultlib.shift
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.gcm_aes_controller
Compiling module xil_defaultlib.gfm128_16
Compiling module xil_defaultlib.aes_sbox
Compiling module xil_defaultlib.aes_rcon
Compiling module xil_defaultlib.aes_key_expand_128
Compiling module xil_defaultlib.aes_cipher_top
Compiling module xil_defaultlib.gcm_aes_v0
Compiling module xil_defaultlib.mccpu
Compiling module xil_defaultlib.mccomp_decoder
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.sigram(A_WIDTH=8,INIT_FILE="C:/U...
Compiling module xil_defaultlib.milliscounter
Compiling module xil_defaultlib.regR
Compiling module xil_defaultlib.microsCounter
Compiling module xil_defaultlib.toggleBuzz
Compiling module xil_defaultlib.buzzer
Compiling module xil_defaultlib.clockdiv
Compiling module xil_defaultlib.regRen(WIDTH=9)
Compiling module xil_defaultlib.SPIinitsendFSM
Compiling module xil_defaultlib.SPItransmitFSM
Compiling module xil_defaultlib.spi_interface
Compiling module xil_defaultlib.sevensegdec
Compiling module xil_defaultlib.counter(WIDTH=16)
Compiling module xil_defaultlib.counter(WIDTH=3)
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux8(WIDTH=4)
Compiling module xil_defaultlib.sevensegtimer
Compiling module xil_defaultlib.mcgpio
Compiling module xil_defaultlib.jtag_state_machine
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=8,IR_OPCODE=4'b1...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(IR_OPCODE=4'b1111)
Compiling module xil_defaultlib.jtaglet(ID_PARTVER=4'b011,ID_PAR...
Compiling module xil_defaultlib.ff_sync
Compiling module xil_defaultlib.debug_control
Compiling module xil_defaultlib.mccomp_sys
Compiling module xil_defaultlib.mccomp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mccomp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 933.270 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 933.270 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 933.270 ; gain = 0.000
save_wave_config {C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mccomp_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mccomp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_cipher_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_cipher_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_key_expand_128
INFO: [VRFC 10-2458] undeclared symbol w1_0, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:78]
INFO: [VRFC 10-2458] undeclared symbol w1_1, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:79]
INFO: [VRFC 10-2458] undeclared symbol w1_2, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:80]
INFO: [VRFC 10-2458] undeclared symbol w1_3, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_rcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_rcon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/examples/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/ff_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ff_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/gcm_aes_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gcm_aes_v0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_v0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gfm128_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gfm128_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/gp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtaglet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mccomp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_sys
INFO: [VRFC 10-2458] undeclared symbol sigout, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mcgpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcgpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/milliscounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module milliscounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegtimer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/Common/sigram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/spi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_interface
INFO: [VRFC 10-311] analyzing module clockdiv
INFO: [VRFC 10-311] analyzing module SPIinitsendFSM
INFO: [VRFC 10-311] analyzing module SPItransmitFSM
INFO: [VRFC 10-311] analyzing module regRen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/Common/uram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_tb
INFO: [VRFC 10-2458] undeclared symbol BTNU, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTND, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNL, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNC, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNR, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol UART_TXD_IN, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:49]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:69]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 945.207 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dd51575b6a1d4a48b268e1f9148a3e16 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mccomp_tb_behav xil_defaultlib.mccomp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 128 for port 'fromsigmem' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'data_in' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dr_dataIn' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v:87]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" Line 6. Module addsub32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mccu
Compiling module xil_defaultlib.dffe32
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.mux2x5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.gp
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.addsub32
Compiling module xil_defaultlib.shift
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.gcm_aes_controller
Compiling module xil_defaultlib.gfm128_16
Compiling module xil_defaultlib.aes_sbox
Compiling module xil_defaultlib.aes_rcon
Compiling module xil_defaultlib.aes_key_expand_128
Compiling module xil_defaultlib.aes_cipher_top
Compiling module xil_defaultlib.gcm_aes_v0
Compiling module xil_defaultlib.mccpu
Compiling module xil_defaultlib.mccomp_decoder
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.sigram(A_WIDTH=8,INIT_FILE="C:/U...
Compiling module xil_defaultlib.milliscounter
Compiling module xil_defaultlib.regR
Compiling module xil_defaultlib.microsCounter
Compiling module xil_defaultlib.toggleBuzz
Compiling module xil_defaultlib.buzzer
Compiling module xil_defaultlib.clockdiv
Compiling module xil_defaultlib.regRen(WIDTH=9)
Compiling module xil_defaultlib.SPIinitsendFSM
Compiling module xil_defaultlib.SPItransmitFSM
Compiling module xil_defaultlib.spi_interface
Compiling module xil_defaultlib.sevensegdec
Compiling module xil_defaultlib.counter(WIDTH=16)
Compiling module xil_defaultlib.counter(WIDTH=3)
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux8(WIDTH=4)
Compiling module xil_defaultlib.sevensegtimer
Compiling module xil_defaultlib.mcgpio
Compiling module xil_defaultlib.jtag_state_machine
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=8,IR_OPCODE=4'b1...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(IR_OPCODE=4'b1111)
Compiling module xil_defaultlib.jtaglet(ID_PARTVER=4'b011,ID_PAR...
Compiling module xil_defaultlib.ff_sync
Compiling module xil_defaultlib.debug_control
Compiling module xil_defaultlib.mccomp_sys
Compiling module xil_defaultlib.mccomp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mccomp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 945.207 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mccomp_tb_behav -key {Behavioral:sim_1:Functional:mccomp_tb} -tclbatch {mccomp_tb.tcl} -view {{C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav.wcfg}
source mccomp_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mccomp_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 945.207 ; gain = 0.000
current_wave_config {mccomp_tb_behav.wcfg}
mccomp_tb_behav.wcfg
add_wave {{/mccomp_tb/mccomp_sys/mc_cpu/u_controller/cycle_delay_D}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_controller/cycle_delay_Q}} 
current_wave_config {mccomp_tb_behav.wcfg}
mccomp_tb_behav.wcfg
add_wave {{/mccomp_tb/mccomp_sys/mc_cpu/u_controller/state_Q}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_controller/state_D}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mccomp_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mccomp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_cipher_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_cipher_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_key_expand_128
INFO: [VRFC 10-2458] undeclared symbol w1_0, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:78]
INFO: [VRFC 10-2458] undeclared symbol w1_1, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:79]
INFO: [VRFC 10-2458] undeclared symbol w1_2, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:80]
INFO: [VRFC 10-2458] undeclared symbol w1_3, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_rcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_rcon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/examples/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/ff_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ff_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/gcm_aes_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gcm_aes_v0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_v0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gfm128_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gfm128_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/gp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtaglet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mccomp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_sys
INFO: [VRFC 10-2458] undeclared symbol sigout, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mcgpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcgpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/milliscounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module milliscounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegtimer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/Common/sigram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/spi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_interface
INFO: [VRFC 10-311] analyzing module clockdiv
INFO: [VRFC 10-311] analyzing module SPIinitsendFSM
INFO: [VRFC 10-311] analyzing module SPItransmitFSM
INFO: [VRFC 10-311] analyzing module regRen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/Common/uram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_tb
INFO: [VRFC 10-2458] undeclared symbol BTNU, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTND, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNL, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNC, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNR, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol UART_TXD_IN, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:49]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:69]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 966.121 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 966.121 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dd51575b6a1d4a48b268e1f9148a3e16 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mccomp_tb_behav xil_defaultlib.mccomp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 128 for port 'fromsigmem' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'data_in' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dr_dataIn' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v:87]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" Line 6. Module addsub32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mccu
Compiling module xil_defaultlib.dffe32
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.mux2x5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.gp
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.addsub32
Compiling module xil_defaultlib.shift
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.gcm_aes_controller
Compiling module xil_defaultlib.gfm128_16
Compiling module xil_defaultlib.aes_sbox
Compiling module xil_defaultlib.aes_rcon
Compiling module xil_defaultlib.aes_key_expand_128
Compiling module xil_defaultlib.aes_cipher_top
Compiling module xil_defaultlib.gcm_aes_v0
Compiling module xil_defaultlib.mccpu
Compiling module xil_defaultlib.mccomp_decoder
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.sigram(A_WIDTH=8,INIT_FILE="C:/U...
Compiling module xil_defaultlib.milliscounter
Compiling module xil_defaultlib.regR
Compiling module xil_defaultlib.microsCounter
Compiling module xil_defaultlib.toggleBuzz
Compiling module xil_defaultlib.buzzer
Compiling module xil_defaultlib.clockdiv
Compiling module xil_defaultlib.regRen(WIDTH=9)
Compiling module xil_defaultlib.SPIinitsendFSM
Compiling module xil_defaultlib.SPItransmitFSM
Compiling module xil_defaultlib.spi_interface
Compiling module xil_defaultlib.sevensegdec
Compiling module xil_defaultlib.counter(WIDTH=16)
Compiling module xil_defaultlib.counter(WIDTH=3)
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux8(WIDTH=4)
Compiling module xil_defaultlib.sevensegtimer
Compiling module xil_defaultlib.mcgpio
Compiling module xil_defaultlib.jtag_state_machine
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=8,IR_OPCODE=4'b1...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(IR_OPCODE=4'b1111)
Compiling module xil_defaultlib.jtaglet(ID_PARTVER=4'b011,ID_PAR...
Compiling module xil_defaultlib.ff_sync
Compiling module xil_defaultlib.debug_control
Compiling module xil_defaultlib.mccomp_sys
Compiling module xil_defaultlib.mccomp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mccomp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 966.121 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 966.121 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 966.121 ; gain = 0.000
save_wave_config {C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mccomp_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mccomp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_cipher_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_cipher_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_key_expand_128
INFO: [VRFC 10-2458] undeclared symbol w1_0, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:78]
INFO: [VRFC 10-2458] undeclared symbol w1_1, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:79]
INFO: [VRFC 10-2458] undeclared symbol w1_2, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:80]
INFO: [VRFC 10-2458] undeclared symbol w1_3, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_rcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_rcon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/examples/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/ff_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ff_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/gcm_aes_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gcm_aes_v0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_v0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gfm128_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gfm128_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/gp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtaglet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mccomp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_sys
INFO: [VRFC 10-2458] undeclared symbol sigout, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mcgpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcgpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/milliscounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module milliscounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegtimer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/Common/sigram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/spi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_interface
INFO: [VRFC 10-311] analyzing module clockdiv
INFO: [VRFC 10-311] analyzing module SPIinitsendFSM
INFO: [VRFC 10-311] analyzing module SPItransmitFSM
INFO: [VRFC 10-311] analyzing module regRen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/Common/uram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_tb
INFO: [VRFC 10-2458] undeclared symbol BTNU, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTND, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNL, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNC, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNR, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol UART_TXD_IN, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:49]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:69]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 966.121 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dd51575b6a1d4a48b268e1f9148a3e16 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mccomp_tb_behav xil_defaultlib.mccomp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 128 for port 'fromsigmem' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'data_in' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dr_dataIn' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v:87]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" Line 6. Module addsub32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mccu
Compiling module xil_defaultlib.dffe32
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.mux2x5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.gp
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.addsub32
Compiling module xil_defaultlib.shift
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.gcm_aes_controller
Compiling module xil_defaultlib.gfm128_16
Compiling module xil_defaultlib.aes_sbox
Compiling module xil_defaultlib.aes_rcon
Compiling module xil_defaultlib.aes_key_expand_128
Compiling module xil_defaultlib.aes_cipher_top
Compiling module xil_defaultlib.gcm_aes_v0
Compiling module xil_defaultlib.mccpu
Compiling module xil_defaultlib.mccomp_decoder
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.sigram(A_WIDTH=8,INIT_FILE="C:/U...
Compiling module xil_defaultlib.milliscounter
Compiling module xil_defaultlib.regR
Compiling module xil_defaultlib.microsCounter
Compiling module xil_defaultlib.toggleBuzz
Compiling module xil_defaultlib.buzzer
Compiling module xil_defaultlib.clockdiv
Compiling module xil_defaultlib.regRen(WIDTH=9)
Compiling module xil_defaultlib.SPIinitsendFSM
Compiling module xil_defaultlib.SPItransmitFSM
Compiling module xil_defaultlib.spi_interface
Compiling module xil_defaultlib.sevensegdec
Compiling module xil_defaultlib.counter(WIDTH=16)
Compiling module xil_defaultlib.counter(WIDTH=3)
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux8(WIDTH=4)
Compiling module xil_defaultlib.sevensegtimer
Compiling module xil_defaultlib.mcgpio
Compiling module xil_defaultlib.jtag_state_machine
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=8,IR_OPCODE=4'b1...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(IR_OPCODE=4'b1111)
Compiling module xil_defaultlib.jtaglet(ID_PARTVER=4'b011,ID_PAR...
Compiling module xil_defaultlib.ff_sync
Compiling module xil_defaultlib.debug_control
Compiling module xil_defaultlib.mccomp_sys
Compiling module xil_defaultlib.mccomp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mccomp_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 966.121 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mccomp_tb_behav -key {Behavioral:sim_1:Functional:mccomp_tb} -tclbatch {mccomp_tb.tcl} -view {{C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav.wcfg}
source mccomp_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mccomp_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 966.121 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mccomp_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mccomp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_cipher_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_cipher_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_key_expand_128
INFO: [VRFC 10-2458] undeclared symbol w1_0, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:78]
INFO: [VRFC 10-2458] undeclared symbol w1_1, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:79]
INFO: [VRFC 10-2458] undeclared symbol w1_2, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:80]
INFO: [VRFC 10-2458] undeclared symbol w1_3, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_rcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_rcon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/examples/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/ff_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ff_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/gcm_aes_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gcm_aes_v0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_v0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gfm128_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gfm128_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/gp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtaglet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mccomp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_sys
INFO: [VRFC 10-2458] undeclared symbol sigout, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mcgpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcgpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/milliscounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module milliscounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegtimer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/Common/sigram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/spi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_interface
INFO: [VRFC 10-311] analyzing module clockdiv
INFO: [VRFC 10-311] analyzing module SPIinitsendFSM
INFO: [VRFC 10-311] analyzing module SPItransmitFSM
INFO: [VRFC 10-311] analyzing module regRen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/Common/uram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_tb
INFO: [VRFC 10-2458] undeclared symbol BTNU, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTND, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNL, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNC, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNR, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol UART_TXD_IN, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:49]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:69]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 966.121 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dd51575b6a1d4a48b268e1f9148a3e16 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mccomp_tb_behav xil_defaultlib.mccomp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'signature' on this module [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccpu.v:156]
ERROR: [VRFC 10-3180] cannot find port 'decrypted_ir' on this module [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccpu.v:155]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 966.121 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mccomp_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mccomp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_cipher_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_cipher_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_key_expand_128
INFO: [VRFC 10-2458] undeclared symbol w1_0, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:78]
INFO: [VRFC 10-2458] undeclared symbol w1_1, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:79]
INFO: [VRFC 10-2458] undeclared symbol w1_2, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:80]
INFO: [VRFC 10-2458] undeclared symbol w1_3, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_rcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_rcon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/examples/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/ff_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ff_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/gcm_aes_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gcm_aes_v0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_v0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gfm128_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gfm128_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/gp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtaglet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mccomp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_sys
INFO: [VRFC 10-2458] undeclared symbol sigout, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccpu
ERROR: [VRFC 10-1412] syntax error near ; [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccpu.v:154]
ERROR: [VRFC 10-2865] module 'mccpu' ignored due to previous errors [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccpu.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mccomp_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mccomp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_cipher_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_cipher_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_key_expand_128
INFO: [VRFC 10-2458] undeclared symbol w1_0, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:78]
INFO: [VRFC 10-2458] undeclared symbol w1_1, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:79]
INFO: [VRFC 10-2458] undeclared symbol w1_2, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:80]
INFO: [VRFC 10-2458] undeclared symbol w1_3, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_rcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_rcon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/examples/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/ff_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ff_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/gcm_aes_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gcm_aes_v0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_v0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gfm128_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gfm128_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/gp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtaglet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mccomp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_sys
INFO: [VRFC 10-2458] undeclared symbol sigout, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mcgpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcgpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/milliscounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module milliscounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegtimer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/Common/sigram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/spi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_interface
INFO: [VRFC 10-311] analyzing module clockdiv
INFO: [VRFC 10-311] analyzing module SPIinitsendFSM
INFO: [VRFC 10-311] analyzing module SPItransmitFSM
INFO: [VRFC 10-311] analyzing module regRen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/Common/uram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_tb
INFO: [VRFC 10-2458] undeclared symbol BTNU, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTND, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNL, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNC, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNR, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol UART_TXD_IN, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:49]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:69]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 966.121 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dd51575b6a1d4a48b268e1f9148a3e16 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mccomp_tb_behav xil_defaultlib.mccomp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 128 for port 'fromsigmem' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'data_in' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dr_dataIn' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v:87]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" Line 6. Module addsub32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mccu
Compiling module xil_defaultlib.dffe32
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.mux2x5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.gp
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.addsub32
Compiling module xil_defaultlib.shift
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.gcm_aes_controller
Compiling module xil_defaultlib.gfm128_16
Compiling module xil_defaultlib.aes_sbox
Compiling module xil_defaultlib.aes_rcon
Compiling module xil_defaultlib.aes_key_expand_128
Compiling module xil_defaultlib.aes_cipher_top
Compiling module xil_defaultlib.gcm_aes_v0
Compiling module xil_defaultlib.mccpu
Compiling module xil_defaultlib.mccomp_decoder
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.sigram(A_WIDTH=8,INIT_FILE="C:/U...
Compiling module xil_defaultlib.milliscounter
Compiling module xil_defaultlib.regR
Compiling module xil_defaultlib.microsCounter
Compiling module xil_defaultlib.toggleBuzz
Compiling module xil_defaultlib.buzzer
Compiling module xil_defaultlib.clockdiv
Compiling module xil_defaultlib.regRen(WIDTH=9)
Compiling module xil_defaultlib.SPIinitsendFSM
Compiling module xil_defaultlib.SPItransmitFSM
Compiling module xil_defaultlib.spi_interface
Compiling module xil_defaultlib.sevensegdec
Compiling module xil_defaultlib.counter(WIDTH=16)
Compiling module xil_defaultlib.counter(WIDTH=3)
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux8(WIDTH=4)
Compiling module xil_defaultlib.sevensegtimer
Compiling module xil_defaultlib.mcgpio
Compiling module xil_defaultlib.jtag_state_machine
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=8,IR_OPCODE=4'b1...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(IR_OPCODE=4'b1111)
Compiling module xil_defaultlib.jtaglet(ID_PARTVER=4'b011,ID_PAR...
Compiling module xil_defaultlib.ff_sync
Compiling module xil_defaultlib.debug_control
Compiling module xil_defaultlib.mccomp_sys
Compiling module xil_defaultlib.mccomp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mccomp_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 966.121 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mccomp_tb_behav -key {Behavioral:sim_1:Functional:mccomp_tb} -tclbatch {mccomp_tb.tcl} -view {{C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav.wcfg}
source mccomp_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mccomp_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 966.121 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mccomp_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mccomp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_cipher_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_cipher_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_key_expand_128
INFO: [VRFC 10-2458] undeclared symbol w1_0, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:78]
INFO: [VRFC 10-2458] undeclared symbol w1_1, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:79]
INFO: [VRFC 10-2458] undeclared symbol w1_2, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:80]
INFO: [VRFC 10-2458] undeclared symbol w1_3, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_rcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_rcon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/examples/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/ff_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ff_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/gcm_aes_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gcm_aes_v0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_v0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gfm128_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gfm128_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/gp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtaglet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mccomp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_sys
INFO: [VRFC 10-2458] undeclared symbol sigout, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mcgpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcgpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/milliscounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module milliscounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegtimer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/Common/sigram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/spi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_interface
INFO: [VRFC 10-311] analyzing module clockdiv
INFO: [VRFC 10-311] analyzing module SPIinitsendFSM
INFO: [VRFC 10-311] analyzing module SPItransmitFSM
INFO: [VRFC 10-311] analyzing module regRen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/Common/uram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_tb
INFO: [VRFC 10-2458] undeclared symbol BTNU, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTND, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNL, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNC, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNR, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol UART_TXD_IN, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:49]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:69]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 966.121 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dd51575b6a1d4a48b268e1f9148a3e16 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mccomp_tb_behav xil_defaultlib.mccomp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 128 for port 'fromsigmem' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'data_in' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dr_dataIn' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v:87]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" Line 6. Module addsub32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mccu
Compiling module xil_defaultlib.dffe32
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.mux2x5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.gp
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.addsub32
Compiling module xil_defaultlib.shift
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.gcm_aes_controller
Compiling module xil_defaultlib.gfm128_16
Compiling module xil_defaultlib.aes_sbox
Compiling module xil_defaultlib.aes_rcon
Compiling module xil_defaultlib.aes_key_expand_128
Compiling module xil_defaultlib.aes_cipher_top
Compiling module xil_defaultlib.gcm_aes_v0
Compiling module xil_defaultlib.mccpu
Compiling module xil_defaultlib.mccomp_decoder
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.sigram(A_WIDTH=8,INIT_FILE="C:/U...
Compiling module xil_defaultlib.milliscounter
Compiling module xil_defaultlib.regR
Compiling module xil_defaultlib.microsCounter
Compiling module xil_defaultlib.toggleBuzz
Compiling module xil_defaultlib.buzzer
Compiling module xil_defaultlib.clockdiv
Compiling module xil_defaultlib.regRen(WIDTH=9)
Compiling module xil_defaultlib.SPIinitsendFSM
Compiling module xil_defaultlib.SPItransmitFSM
Compiling module xil_defaultlib.spi_interface
Compiling module xil_defaultlib.sevensegdec
Compiling module xil_defaultlib.counter(WIDTH=16)
Compiling module xil_defaultlib.counter(WIDTH=3)
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux8(WIDTH=4)
Compiling module xil_defaultlib.sevensegtimer
Compiling module xil_defaultlib.mcgpio
Compiling module xil_defaultlib.jtag_state_machine
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=8,IR_OPCODE=4'b1...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(IR_OPCODE=4'b1111)
Compiling module xil_defaultlib.jtaglet(ID_PARTVER=4'b011,ID_PAR...
Compiling module xil_defaultlib.ff_sync
Compiling module xil_defaultlib.debug_control
Compiling module xil_defaultlib.mccomp_sys
Compiling module xil_defaultlib.mccomp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mccomp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 966.121 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mccomp_tb_behav -key {Behavioral:sim_1:Functional:mccomp_tb} -tclbatch {mccomp_tb.tcl} -view {{C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav.wcfg}
source mccomp_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mccomp_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 966.121 ; gain = 0.000
current_wave_config {mccomp_tb_behav.wcfg}
mccomp_tb_behav.wcfg
add_wave {{/mccomp_tb/mccomp_sys/mc_cpu/signature}} 
current_wave_config {mccomp_tb_behav.wcfg}
mccomp_tb_behav.wcfg
add_wave {{/mccomp_tb/mccomp_sys/mc_cpu/decrypted_ir}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mccomp_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mccomp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_cipher_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_cipher_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_key_expand_128
INFO: [VRFC 10-2458] undeclared symbol w1_0, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:78]
INFO: [VRFC 10-2458] undeclared symbol w1_1, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:79]
INFO: [VRFC 10-2458] undeclared symbol w1_2, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:80]
INFO: [VRFC 10-2458] undeclared symbol w1_3, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_rcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_rcon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/examples/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/ff_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ff_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/gcm_aes_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gcm_aes_v0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_v0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gfm128_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gfm128_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/gp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtaglet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mccomp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_sys
INFO: [VRFC 10-2458] undeclared symbol sigout, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mcgpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcgpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/milliscounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module milliscounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegtimer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/Common/sigram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/spi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_interface
INFO: [VRFC 10-311] analyzing module clockdiv
INFO: [VRFC 10-311] analyzing module SPIinitsendFSM
INFO: [VRFC 10-311] analyzing module SPItransmitFSM
INFO: [VRFC 10-311] analyzing module regRen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/Common/uram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_tb
INFO: [VRFC 10-2458] undeclared symbol BTNU, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTND, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNL, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNC, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNR, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol UART_TXD_IN, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:49]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:69]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 966.121 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 966.121 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dd51575b6a1d4a48b268e1f9148a3e16 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mccomp_tb_behav xil_defaultlib.mccomp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 128 for port 'fromsigmem' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'data_in' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dr_dataIn' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v:87]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" Line 6. Module addsub32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mccu
Compiling module xil_defaultlib.dffe32
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.mux2x5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.gp
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.addsub32
Compiling module xil_defaultlib.shift
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.gcm_aes_controller
Compiling module xil_defaultlib.gfm128_16
Compiling module xil_defaultlib.aes_sbox
Compiling module xil_defaultlib.aes_rcon
Compiling module xil_defaultlib.aes_key_expand_128
Compiling module xil_defaultlib.aes_cipher_top
Compiling module xil_defaultlib.gcm_aes_v0
Compiling module xil_defaultlib.mccpu
Compiling module xil_defaultlib.mccomp_decoder
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.sigram(A_WIDTH=8,INIT_FILE="C:/U...
Compiling module xil_defaultlib.milliscounter
Compiling module xil_defaultlib.regR
Compiling module xil_defaultlib.microsCounter
Compiling module xil_defaultlib.toggleBuzz
Compiling module xil_defaultlib.buzzer
Compiling module xil_defaultlib.clockdiv
Compiling module xil_defaultlib.regRen(WIDTH=9)
Compiling module xil_defaultlib.SPIinitsendFSM
Compiling module xil_defaultlib.SPItransmitFSM
Compiling module xil_defaultlib.spi_interface
Compiling module xil_defaultlib.sevensegdec
Compiling module xil_defaultlib.counter(WIDTH=16)
Compiling module xil_defaultlib.counter(WIDTH=3)
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux8(WIDTH=4)
Compiling module xil_defaultlib.sevensegtimer
Compiling module xil_defaultlib.mcgpio
Compiling module xil_defaultlib.jtag_state_machine
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=8,IR_OPCODE=4'b1...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(IR_OPCODE=4'b1111)
Compiling module xil_defaultlib.jtaglet(ID_PARTVER=4'b011,ID_PAR...
Compiling module xil_defaultlib.ff_sync
Compiling module xil_defaultlib.debug_control
Compiling module xil_defaultlib.mccomp_sys
Compiling module xil_defaultlib.mccomp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mccomp_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 966.121 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 966.121 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 966.121 ; gain = 0.000
save_wave_config {C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 20-1445] Cannot import file 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe128.v' on top of itself. Importing a file from the imported source directory can cause this problem.
add_files -norecurse {{C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe128.v}}
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mccomp_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mccomp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_cipher_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_cipher_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_key_expand_128
INFO: [VRFC 10-2458] undeclared symbol w1_0, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:78]
INFO: [VRFC 10-2458] undeclared symbol w1_1, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:79]
INFO: [VRFC 10-2458] undeclared symbol w1_2, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:80]
INFO: [VRFC 10-2458] undeclared symbol w1_3, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_rcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_rcon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/examples/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/ff_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ff_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/gcm_aes_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gcm_aes_v0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_v0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gfm128_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gfm128_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/gp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtaglet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mccomp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_sys
INFO: [VRFC 10-2458] undeclared symbol sigout, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mcgpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcgpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/milliscounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module milliscounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegtimer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/Common/sigram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/spi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_interface
INFO: [VRFC 10-311] analyzing module clockdiv
INFO: [VRFC 10-311] analyzing module SPIinitsendFSM
INFO: [VRFC 10-311] analyzing module SPItransmitFSM
INFO: [VRFC 10-311] analyzing module regRen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/Common/uram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_tb
INFO: [VRFC 10-2458] undeclared symbol BTNU, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTND, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNL, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNC, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNR, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol UART_TXD_IN, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:49]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:69]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 966.121 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dd51575b6a1d4a48b268e1f9148a3e16 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mccomp_tb_behav xil_defaultlib.mccomp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 128 for port 'fromsigmem' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'data_in' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dr_dataIn' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v:87]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" Line 6. Module addsub32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mccu
Compiling module xil_defaultlib.dffe32
Compiling module xil_defaultlib.dffe128
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.mux2x5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.gp
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.addsub32
Compiling module xil_defaultlib.shift
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.gcm_aes_controller
Compiling module xil_defaultlib.gfm128_16
Compiling module xil_defaultlib.aes_sbox
Compiling module xil_defaultlib.aes_rcon
Compiling module xil_defaultlib.aes_key_expand_128
Compiling module xil_defaultlib.aes_cipher_top
Compiling module xil_defaultlib.gcm_aes_v0
Compiling module xil_defaultlib.mccpu
Compiling module xil_defaultlib.mccomp_decoder
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.sigram(A_WIDTH=8,INIT_FILE="C:/U...
Compiling module xil_defaultlib.milliscounter
Compiling module xil_defaultlib.regR
Compiling module xil_defaultlib.microsCounter
Compiling module xil_defaultlib.toggleBuzz
Compiling module xil_defaultlib.buzzer
Compiling module xil_defaultlib.clockdiv
Compiling module xil_defaultlib.regRen(WIDTH=9)
Compiling module xil_defaultlib.SPIinitsendFSM
Compiling module xil_defaultlib.SPItransmitFSM
Compiling module xil_defaultlib.spi_interface
Compiling module xil_defaultlib.sevensegdec
Compiling module xil_defaultlib.counter(WIDTH=16)
Compiling module xil_defaultlib.counter(WIDTH=3)
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux8(WIDTH=4)
Compiling module xil_defaultlib.sevensegtimer
Compiling module xil_defaultlib.mcgpio
Compiling module xil_defaultlib.jtag_state_machine
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=8,IR_OPCODE=4'b1...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(IR_OPCODE=4'b1111)
Compiling module xil_defaultlib.jtaglet(ID_PARTVER=4'b011,ID_PAR...
Compiling module xil_defaultlib.ff_sync
Compiling module xil_defaultlib.debug_control
Compiling module xil_defaultlib.mccomp_sys
Compiling module xil_defaultlib.mccomp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mccomp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 966.121 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mccomp_tb_behav -key {Behavioral:sim_1:Functional:mccomp_tb} -tclbatch {mccomp_tb.tcl} -view {{C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav.wcfg}
WARNING: Simulation object /mccomp_tb/mccomp_sys/mc_cpu/signature was not found in the design.
source mccomp_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mccomp_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 966.121 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -name {xsim.simulate.runtime} -value {100ms} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe32.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mccomp_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mccomp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_cipher_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_cipher_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_key_expand_128
INFO: [VRFC 10-2458] undeclared symbol w1_0, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:78]
INFO: [VRFC 10-2458] undeclared symbol w1_1, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:79]
INFO: [VRFC 10-2458] undeclared symbol w1_2, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:80]
INFO: [VRFC 10-2458] undeclared symbol w1_3, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_rcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_rcon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/examples/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/ff_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ff_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/gcm_aes_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gcm_aes_v0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_v0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gfm128_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gfm128_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/gp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtaglet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mccomp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_sys
INFO: [VRFC 10-2458] undeclared symbol sigout, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mcgpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcgpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/milliscounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module milliscounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegtimer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/Common/sigram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/spi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_interface
INFO: [VRFC 10-311] analyzing module clockdiv
INFO: [VRFC 10-311] analyzing module SPIinitsendFSM
INFO: [VRFC 10-311] analyzing module SPItransmitFSM
INFO: [VRFC 10-311] analyzing module regRen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/Common/uram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_tb
INFO: [VRFC 10-2458] undeclared symbol BTNU, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTND, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNL, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNC, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNR, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol UART_TXD_IN, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:49]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:69]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 966.121 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dd51575b6a1d4a48b268e1f9148a3e16 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mccomp_tb_behav xil_defaultlib.mccomp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 128 for port 'fromsigmem' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'data_in' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dr_dataIn' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v:87]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" Line 6. Module addsub32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mccu
Compiling module xil_defaultlib.dffe32
Compiling module xil_defaultlib.dffe128
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.mux2x5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.gp
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.addsub32
Compiling module xil_defaultlib.shift
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.gcm_aes_controller
Compiling module xil_defaultlib.gfm128_16
Compiling module xil_defaultlib.aes_sbox
Compiling module xil_defaultlib.aes_rcon
Compiling module xil_defaultlib.aes_key_expand_128
Compiling module xil_defaultlib.aes_cipher_top
Compiling module xil_defaultlib.gcm_aes_v0
Compiling module xil_defaultlib.mccpu
Compiling module xil_defaultlib.mccomp_decoder
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.sigram(A_WIDTH=8,INIT_FILE="C:/U...
Compiling module xil_defaultlib.milliscounter
Compiling module xil_defaultlib.regR
Compiling module xil_defaultlib.microsCounter
Compiling module xil_defaultlib.toggleBuzz
Compiling module xil_defaultlib.buzzer
Compiling module xil_defaultlib.clockdiv
Compiling module xil_defaultlib.regRen(WIDTH=9)
Compiling module xil_defaultlib.SPIinitsendFSM
Compiling module xil_defaultlib.SPItransmitFSM
Compiling module xil_defaultlib.spi_interface
Compiling module xil_defaultlib.sevensegdec
Compiling module xil_defaultlib.counter(WIDTH=16)
Compiling module xil_defaultlib.counter(WIDTH=3)
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux8(WIDTH=4)
Compiling module xil_defaultlib.sevensegtimer
Compiling module xil_defaultlib.mcgpio
Compiling module xil_defaultlib.jtag_state_machine
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=8,IR_OPCODE=4'b1...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(IR_OPCODE=4'b1111)
Compiling module xil_defaultlib.jtaglet(ID_PARTVER=4'b011,ID_PAR...
Compiling module xil_defaultlib.ff_sync
Compiling module xil_defaultlib.debug_control
Compiling module xil_defaultlib.mccomp_sys
Compiling module xil_defaultlib.mccomp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mccomp_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 966.121 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mccomp_tb_behav -key {Behavioral:sim_1:Functional:mccomp_tb} -tclbatch {mccomp_tb.tcl} -view {{C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav.wcfg}
WARNING: Simulation object /mccomp_tb/mccomp_sys/mc_cpu/signature was not found in the design.
source mccomp_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ms
run: Time (s): cpu = 00:00:12 ; elapsed = 00:03:16 . Memory (MB): peak = 970.484 ; gain = 4.363
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:03:18 . Memory (MB): peak = 970.484 ; gain = 4.363
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mccomp_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ms
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:03:32 . Memory (MB): peak = 970.484 ; gain = 4.363
current_wave_config {mccomp_tb_behav.wcfg}
mccomp_tb_behav.wcfg
add_wave {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/op}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/func}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/clk}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/clrn}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/z}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/gcm_aes_done}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/fetched_signature}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/calculated_signature}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/wpc}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/wir}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/write_signature_reg}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/write_encrypted_ir}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/gcm_aes_en}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/wmem}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/wreg}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/iord}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/regrt}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/m2reg}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/shift}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/alusrca}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/jal}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/sext}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/aluc}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/alusrcb}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/pcsrc}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/state}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/next_state}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/rtype}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/i_add}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/i_sub}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/i_and}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/i_or}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/i_xor}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/i_sll}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/i_srl}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/i_sra}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/i_jr}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/i_addi}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/i_andi}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/i_ori}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/i_xori}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/i_lw}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/i_sw}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/i_beq}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/i_bne}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/i_lui}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/i_j}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/i_jal}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/i_shift}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/sif}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/sverify}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/scheck}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/sid}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/sexe}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/smem}} {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/swb}} 
run 20 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
save_wave_config {C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav.wcfg}
set_property -name {xsim.simulate.runtime} -value {20us} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mccomp_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mccomp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_cipher_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_cipher_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_key_expand_128
INFO: [VRFC 10-2458] undeclared symbol w1_0, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:78]
INFO: [VRFC 10-2458] undeclared symbol w1_1, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:79]
INFO: [VRFC 10-2458] undeclared symbol w1_2, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:80]
INFO: [VRFC 10-2458] undeclared symbol w1_3, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_rcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_rcon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/examples/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/ff_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ff_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/gcm_aes_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gcm_aes_v0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_v0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gfm128_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gfm128_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/gp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtaglet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mccomp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_sys
INFO: [VRFC 10-2458] undeclared symbol sigout, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mcgpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcgpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/milliscounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module milliscounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegtimer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/Common/sigram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/spi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_interface
INFO: [VRFC 10-311] analyzing module clockdiv
INFO: [VRFC 10-311] analyzing module SPIinitsendFSM
INFO: [VRFC 10-311] analyzing module SPItransmitFSM
INFO: [VRFC 10-311] analyzing module regRen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/Common/uram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_tb
INFO: [VRFC 10-2458] undeclared symbol BTNU, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTND, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNL, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNC, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNR, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol UART_TXD_IN, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:49]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:69]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 976.551 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dd51575b6a1d4a48b268e1f9148a3e16 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mccomp_tb_behav xil_defaultlib.mccomp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 128 for port 'fromsigmem' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'data_in' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dr_dataIn' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v:87]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" Line 6. Module addsub32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mccu
Compiling module xil_defaultlib.dffe32
Compiling module xil_defaultlib.dffe128
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.mux2x5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.gp
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.addsub32
Compiling module xil_defaultlib.shift
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.gcm_aes_controller
Compiling module xil_defaultlib.gfm128_16
Compiling module xil_defaultlib.aes_sbox
Compiling module xil_defaultlib.aes_rcon
Compiling module xil_defaultlib.aes_key_expand_128
Compiling module xil_defaultlib.aes_cipher_top
Compiling module xil_defaultlib.gcm_aes_v0
Compiling module xil_defaultlib.mccpu
Compiling module xil_defaultlib.mccomp_decoder
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.sigram(A_WIDTH=8,INIT_FILE="C:/U...
Compiling module xil_defaultlib.milliscounter
Compiling module xil_defaultlib.regR
Compiling module xil_defaultlib.microsCounter
Compiling module xil_defaultlib.toggleBuzz
Compiling module xil_defaultlib.buzzer
Compiling module xil_defaultlib.clockdiv
Compiling module xil_defaultlib.regRen(WIDTH=9)
Compiling module xil_defaultlib.SPIinitsendFSM
Compiling module xil_defaultlib.SPItransmitFSM
Compiling module xil_defaultlib.spi_interface
Compiling module xil_defaultlib.sevensegdec
Compiling module xil_defaultlib.counter(WIDTH=16)
Compiling module xil_defaultlib.counter(WIDTH=3)
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux8(WIDTH=4)
Compiling module xil_defaultlib.sevensegtimer
Compiling module xil_defaultlib.mcgpio
Compiling module xil_defaultlib.jtag_state_machine
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=8,IR_OPCODE=4'b1...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(IR_OPCODE=4'b1111)
Compiling module xil_defaultlib.jtaglet(ID_PARTVER=4'b011,ID_PAR...
Compiling module xil_defaultlib.ff_sync
Compiling module xil_defaultlib.debug_control
Compiling module xil_defaultlib.mccomp_sys
Compiling module xil_defaultlib.mccomp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mccomp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 976.551 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mccomp_tb_behav -key {Behavioral:sim_1:Functional:mccomp_tb} -tclbatch {mccomp_tb.tcl} -view {{C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav.wcfg}
source mccomp_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mccomp_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20us
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 976.551 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mccomp_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mccomp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_cipher_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_cipher_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_key_expand_128
INFO: [VRFC 10-2458] undeclared symbol w1_0, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:78]
INFO: [VRFC 10-2458] undeclared symbol w1_1, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:79]
INFO: [VRFC 10-2458] undeclared symbol w1_2, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:80]
INFO: [VRFC 10-2458] undeclared symbol w1_3, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_rcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_rcon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/examples/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/ff_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ff_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/gcm_aes_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gcm_aes_v0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_v0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gfm128_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gfm128_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/gp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtaglet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mccomp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_sys
INFO: [VRFC 10-2458] undeclared symbol sigout, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mcgpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcgpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/milliscounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module milliscounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegtimer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/Common/sigram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/spi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_interface
INFO: [VRFC 10-311] analyzing module clockdiv
INFO: [VRFC 10-311] analyzing module SPIinitsendFSM
INFO: [VRFC 10-311] analyzing module SPItransmitFSM
INFO: [VRFC 10-311] analyzing module regRen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/Common/uram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_tb
INFO: [VRFC 10-2458] undeclared symbol BTNU, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTND, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNL, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNC, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNR, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol UART_TXD_IN, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:49]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:69]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 981.449 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dd51575b6a1d4a48b268e1f9148a3e16 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mccomp_tb_behav xil_defaultlib.mccomp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 128 for port 'fromsigmem' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'data_in' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dr_dataIn' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v:87]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" Line 6. Module addsub32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mccu
Compiling module xil_defaultlib.dffe32
Compiling module xil_defaultlib.dffe128
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.mux2x5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.gp
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.addsub32
Compiling module xil_defaultlib.shift
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.gcm_aes_controller
Compiling module xil_defaultlib.gfm128_16
Compiling module xil_defaultlib.aes_sbox
Compiling module xil_defaultlib.aes_rcon
Compiling module xil_defaultlib.aes_key_expand_128
Compiling module xil_defaultlib.aes_cipher_top
Compiling module xil_defaultlib.gcm_aes_v0
Compiling module xil_defaultlib.mccpu
Compiling module xil_defaultlib.mccomp_decoder
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.sigram(A_WIDTH=8,INIT_FILE="C:/U...
Compiling module xil_defaultlib.milliscounter
Compiling module xil_defaultlib.regR
Compiling module xil_defaultlib.microsCounter
Compiling module xil_defaultlib.toggleBuzz
Compiling module xil_defaultlib.buzzer
Compiling module xil_defaultlib.clockdiv
Compiling module xil_defaultlib.regRen(WIDTH=9)
Compiling module xil_defaultlib.SPIinitsendFSM
Compiling module xil_defaultlib.SPItransmitFSM
Compiling module xil_defaultlib.spi_interface
Compiling module xil_defaultlib.sevensegdec
Compiling module xil_defaultlib.counter(WIDTH=16)
Compiling module xil_defaultlib.counter(WIDTH=3)
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux8(WIDTH=4)
Compiling module xil_defaultlib.sevensegtimer
Compiling module xil_defaultlib.mcgpio
Compiling module xil_defaultlib.jtag_state_machine
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=8,IR_OPCODE=4'b1...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(IR_OPCODE=4'b1111)
Compiling module xil_defaultlib.jtaglet(ID_PARTVER=4'b011,ID_PAR...
Compiling module xil_defaultlib.ff_sync
Compiling module xil_defaultlib.debug_control
Compiling module xil_defaultlib.mccomp_sys
Compiling module xil_defaultlib.mccomp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mccomp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 981.449 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mccomp_tb_behav -key {Behavioral:sim_1:Functional:mccomp_tb} -tclbatch {mccomp_tb.tcl} -view {{C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav.wcfg}
source mccomp_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mccomp_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 981.465 ; gain = 0.016
set_property -name {xsim.simulate.runtime} -value {50us} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mccomp_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mccomp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_cipher_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_cipher_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_key_expand_128
INFO: [VRFC 10-2458] undeclared symbol w1_0, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:78]
INFO: [VRFC 10-2458] undeclared symbol w1_1, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:79]
INFO: [VRFC 10-2458] undeclared symbol w1_2, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:80]
INFO: [VRFC 10-2458] undeclared symbol w1_3, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_rcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_rcon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/examples/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/ff_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ff_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/gcm_aes_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gcm_aes_v0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_v0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gfm128_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gfm128_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/gp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtaglet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mccomp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_sys
INFO: [VRFC 10-2458] undeclared symbol sigout, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mcgpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcgpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/milliscounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module milliscounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegtimer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/Common/sigram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/spi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_interface
INFO: [VRFC 10-311] analyzing module clockdiv
INFO: [VRFC 10-311] analyzing module SPIinitsendFSM
INFO: [VRFC 10-311] analyzing module SPItransmitFSM
INFO: [VRFC 10-311] analyzing module regRen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/Common/uram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_tb
INFO: [VRFC 10-2458] undeclared symbol BTNU, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTND, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNL, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNC, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNR, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol UART_TXD_IN, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:49]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:69]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 984.480 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dd51575b6a1d4a48b268e1f9148a3e16 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mccomp_tb_behav xil_defaultlib.mccomp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 128 for port 'fromsigmem' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'data_in' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dr_dataIn' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v:87]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" Line 6. Module addsub32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mccu
Compiling module xil_defaultlib.dffe32
Compiling module xil_defaultlib.dffe128
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.mux2x5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.gp
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.addsub32
Compiling module xil_defaultlib.shift
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.gcm_aes_controller
Compiling module xil_defaultlib.gfm128_16
Compiling module xil_defaultlib.aes_sbox
Compiling module xil_defaultlib.aes_rcon
Compiling module xil_defaultlib.aes_key_expand_128
Compiling module xil_defaultlib.aes_cipher_top
Compiling module xil_defaultlib.gcm_aes_v0
Compiling module xil_defaultlib.mccpu
Compiling module xil_defaultlib.mccomp_decoder
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.sigram(A_WIDTH=8,INIT_FILE="C:/U...
Compiling module xil_defaultlib.milliscounter
Compiling module xil_defaultlib.regR
Compiling module xil_defaultlib.microsCounter
Compiling module xil_defaultlib.toggleBuzz
Compiling module xil_defaultlib.buzzer
Compiling module xil_defaultlib.clockdiv
Compiling module xil_defaultlib.regRen(WIDTH=9)
Compiling module xil_defaultlib.SPIinitsendFSM
Compiling module xil_defaultlib.SPItransmitFSM
Compiling module xil_defaultlib.spi_interface
Compiling module xil_defaultlib.sevensegdec
Compiling module xil_defaultlib.counter(WIDTH=16)
Compiling module xil_defaultlib.counter(WIDTH=3)
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux8(WIDTH=4)
Compiling module xil_defaultlib.sevensegtimer
Compiling module xil_defaultlib.mcgpio
Compiling module xil_defaultlib.jtag_state_machine
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=8,IR_OPCODE=4'b1...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(IR_OPCODE=4'b1111)
Compiling module xil_defaultlib.jtaglet(ID_PARTVER=4'b011,ID_PAR...
Compiling module xil_defaultlib.ff_sync
Compiling module xil_defaultlib.debug_control
Compiling module xil_defaultlib.mccomp_sys
Compiling module xil_defaultlib.mccomp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mccomp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 984.480 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mccomp_tb_behav -key {Behavioral:sim_1:Functional:mccomp_tb} -tclbatch {mccomp_tb.tcl} -view {{C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav.wcfg}
source mccomp_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mccomp_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 994.695 ; gain = 10.215
current_wave_config {mccomp_tb_behav.wcfg}
mccomp_tb_behav.wcfg
add_wave {{/mccomp_tb/mccomp_sys/mc_cpu/rf}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mccomp_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mccomp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_cipher_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_cipher_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_key_expand_128
INFO: [VRFC 10-2458] undeclared symbol w1_0, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:78]
INFO: [VRFC 10-2458] undeclared symbol w1_1, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:79]
INFO: [VRFC 10-2458] undeclared symbol w1_2, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:80]
INFO: [VRFC 10-2458] undeclared symbol w1_3, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_rcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_rcon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/examples/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/ff_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ff_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/gcm_aes_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gcm_aes_v0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_v0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gfm128_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gfm128_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/gp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtaglet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mccomp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_sys
INFO: [VRFC 10-2458] undeclared symbol sigout, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mcgpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcgpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/milliscounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module milliscounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegtimer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/Common/sigram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/spi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_interface
INFO: [VRFC 10-311] analyzing module clockdiv
INFO: [VRFC 10-311] analyzing module SPIinitsendFSM
INFO: [VRFC 10-311] analyzing module SPItransmitFSM
INFO: [VRFC 10-311] analyzing module regRen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/Common/uram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_tb
INFO: [VRFC 10-2458] undeclared symbol BTNU, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTND, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNL, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNC, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNR, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol UART_TXD_IN, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:49]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:69]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1005.086 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1005.086 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dd51575b6a1d4a48b268e1f9148a3e16 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mccomp_tb_behav xil_defaultlib.mccomp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 128 for port 'fromsigmem' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'data_in' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dr_dataIn' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v:87]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" Line 6. Module addsub32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mccu
Compiling module xil_defaultlib.dffe32
Compiling module xil_defaultlib.dffe128
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.mux2x5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.gp
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.addsub32
Compiling module xil_defaultlib.shift
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.gcm_aes_controller
Compiling module xil_defaultlib.gfm128_16
Compiling module xil_defaultlib.aes_sbox
Compiling module xil_defaultlib.aes_rcon
Compiling module xil_defaultlib.aes_key_expand_128
Compiling module xil_defaultlib.aes_cipher_top
Compiling module xil_defaultlib.gcm_aes_v0
Compiling module xil_defaultlib.mccpu
Compiling module xil_defaultlib.mccomp_decoder
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.sigram(A_WIDTH=8,INIT_FILE="C:/U...
Compiling module xil_defaultlib.milliscounter
Compiling module xil_defaultlib.regR
Compiling module xil_defaultlib.microsCounter
Compiling module xil_defaultlib.toggleBuzz
Compiling module xil_defaultlib.buzzer
Compiling module xil_defaultlib.clockdiv
Compiling module xil_defaultlib.regRen(WIDTH=9)
Compiling module xil_defaultlib.SPIinitsendFSM
Compiling module xil_defaultlib.SPItransmitFSM
Compiling module xil_defaultlib.spi_interface
Compiling module xil_defaultlib.sevensegdec
Compiling module xil_defaultlib.counter(WIDTH=16)
Compiling module xil_defaultlib.counter(WIDTH=3)
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux8(WIDTH=4)
Compiling module xil_defaultlib.sevensegtimer
Compiling module xil_defaultlib.mcgpio
Compiling module xil_defaultlib.jtag_state_machine
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=8,IR_OPCODE=4'b1...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(IR_OPCODE=4'b1111)
Compiling module xil_defaultlib.jtaglet(ID_PARTVER=4'b011,ID_PAR...
Compiling module xil_defaultlib.ff_sync
Compiling module xil_defaultlib.debug_control
Compiling module xil_defaultlib.mccomp_sys
Compiling module xil_defaultlib.mccomp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mccomp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1005.086 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1005.086 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1005.086 ; gain = 0.000
save_wave_config {C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mccomp_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mccomp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_cipher_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_cipher_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_key_expand_128
INFO: [VRFC 10-2458] undeclared symbol w1_0, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:78]
INFO: [VRFC 10-2458] undeclared symbol w1_1, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:79]
INFO: [VRFC 10-2458] undeclared symbol w1_2, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:80]
INFO: [VRFC 10-2458] undeclared symbol w1_3, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_rcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_rcon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/examples/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/ff_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ff_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/gcm_aes_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_controller
ERROR: [VRFC 10-2989] 'iv_Q' is not declared [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/gcm_aes_controller.v:146]
ERROR: [VRFC 10-2989] 'iv_Q' is not declared [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/gcm_aes_controller.v:169]
ERROR: [VRFC 10-2989] 'iv_Q' is not declared [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/gcm_aes_controller.v:266]
ERROR: [VRFC 10-2989] 'iv_Q' is not declared [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/gcm_aes_controller.v:281]
ERROR: [VRFC 10-2865] module 'gcm_aes_controller' ignored due to previous errors [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/gcm_aes_controller.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mccomp_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mccomp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_cipher_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_cipher_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_key_expand_128
INFO: [VRFC 10-2458] undeclared symbol w1_0, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:78]
INFO: [VRFC 10-2458] undeclared symbol w1_1, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:79]
INFO: [VRFC 10-2458] undeclared symbol w1_2, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:80]
INFO: [VRFC 10-2458] undeclared symbol w1_3, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_rcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_rcon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/examples/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/ff_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ff_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/gcm_aes_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gcm_aes_v0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_v0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gfm128_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gfm128_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/gp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtaglet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mccomp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_sys
INFO: [VRFC 10-2458] undeclared symbol sigout, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mcgpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcgpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/milliscounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module milliscounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegtimer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/Common/sigram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/spi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_interface
INFO: [VRFC 10-311] analyzing module clockdiv
INFO: [VRFC 10-311] analyzing module SPIinitsendFSM
INFO: [VRFC 10-311] analyzing module SPItransmitFSM
INFO: [VRFC 10-311] analyzing module regRen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/Common/uram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_tb
INFO: [VRFC 10-2458] undeclared symbol BTNU, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTND, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNL, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNC, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNR, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol UART_TXD_IN, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:49]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:69]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1011.027 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dd51575b6a1d4a48b268e1f9148a3e16 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mccomp_tb_behav xil_defaultlib.mccomp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 128 for port 'fromsigmem' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'data_in' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dr_dataIn' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v:87]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" Line 6. Module addsub32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mccu
Compiling module xil_defaultlib.dffe32
Compiling module xil_defaultlib.dffe128
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.mux2x5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.gp
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.addsub32
Compiling module xil_defaultlib.shift
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.gcm_aes_controller
Compiling module xil_defaultlib.gfm128_16
Compiling module xil_defaultlib.aes_sbox
Compiling module xil_defaultlib.aes_rcon
Compiling module xil_defaultlib.aes_key_expand_128
Compiling module xil_defaultlib.aes_cipher_top
Compiling module xil_defaultlib.gcm_aes_v0
Compiling module xil_defaultlib.mccpu
Compiling module xil_defaultlib.mccomp_decoder
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.sigram(A_WIDTH=8,INIT_FILE="C:/U...
Compiling module xil_defaultlib.milliscounter
Compiling module xil_defaultlib.regR
Compiling module xil_defaultlib.microsCounter
Compiling module xil_defaultlib.toggleBuzz
Compiling module xil_defaultlib.buzzer
Compiling module xil_defaultlib.clockdiv
Compiling module xil_defaultlib.regRen(WIDTH=9)
Compiling module xil_defaultlib.SPIinitsendFSM
Compiling module xil_defaultlib.SPItransmitFSM
Compiling module xil_defaultlib.spi_interface
Compiling module xil_defaultlib.sevensegdec
Compiling module xil_defaultlib.counter(WIDTH=16)
Compiling module xil_defaultlib.counter(WIDTH=3)
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux8(WIDTH=4)
Compiling module xil_defaultlib.sevensegtimer
Compiling module xil_defaultlib.mcgpio
Compiling module xil_defaultlib.jtag_state_machine
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=8,IR_OPCODE=4'b1...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(IR_OPCODE=4'b1111)
Compiling module xil_defaultlib.jtaglet(ID_PARTVER=4'b011,ID_PAR...
Compiling module xil_defaultlib.ff_sync
Compiling module xil_defaultlib.debug_control
Compiling module xil_defaultlib.mccomp_sys
Compiling module xil_defaultlib.mccomp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mccomp_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi -notrace
couldn't read file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Mar 31 12:30:53 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1011.027 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mccomp_tb_behav -key {Behavioral:sim_1:Functional:mccomp_tb} -tclbatch {mccomp_tb.tcl} -view {{C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav.wcfg}
source mccomp_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mccomp_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1011.027 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mccomp_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mccomp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_cipher_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_cipher_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_key_expand_128
INFO: [VRFC 10-2458] undeclared symbol w1_0, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:78]
INFO: [VRFC 10-2458] undeclared symbol w1_1, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:79]
INFO: [VRFC 10-2458] undeclared symbol w1_2, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:80]
INFO: [VRFC 10-2458] undeclared symbol w1_3, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_rcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_rcon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/examples/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/ff_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ff_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/gcm_aes_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gcm_aes_v0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_v0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gfm128_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gfm128_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/gp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtaglet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mccomp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_sys
INFO: [VRFC 10-2458] undeclared symbol sigout, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mcgpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcgpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/milliscounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module milliscounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegtimer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/Common/sigram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/spi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_interface
INFO: [VRFC 10-311] analyzing module clockdiv
INFO: [VRFC 10-311] analyzing module SPIinitsendFSM
INFO: [VRFC 10-311] analyzing module SPItransmitFSM
INFO: [VRFC 10-311] analyzing module regRen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/Common/uram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_tb
INFO: [VRFC 10-2458] undeclared symbol BTNU, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTND, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNL, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNC, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNR, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol UART_TXD_IN, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:49]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:69]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1021.242 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dd51575b6a1d4a48b268e1f9148a3e16 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mccomp_tb_behav xil_defaultlib.mccomp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 128 for port 'fromsigmem' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'data_in' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dr_dataIn' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v:87]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" Line 6. Module addsub32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mccu
Compiling module xil_defaultlib.dffe32
Compiling module xil_defaultlib.dffe128
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.mux2x5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.gp
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.addsub32
Compiling module xil_defaultlib.shift
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.gcm_aes_controller
Compiling module xil_defaultlib.gfm128_16
Compiling module xil_defaultlib.aes_sbox
Compiling module xil_defaultlib.aes_rcon
Compiling module xil_defaultlib.aes_key_expand_128
Compiling module xil_defaultlib.aes_cipher_top
Compiling module xil_defaultlib.gcm_aes_v0
Compiling module xil_defaultlib.mccpu
Compiling module xil_defaultlib.mccomp_decoder
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.sigram(A_WIDTH=8,INIT_FILE="C:/U...
Compiling module xil_defaultlib.milliscounter
Compiling module xil_defaultlib.regR
Compiling module xil_defaultlib.microsCounter
Compiling module xil_defaultlib.toggleBuzz
Compiling module xil_defaultlib.buzzer
Compiling module xil_defaultlib.clockdiv
Compiling module xil_defaultlib.regRen(WIDTH=9)
Compiling module xil_defaultlib.SPIinitsendFSM
Compiling module xil_defaultlib.SPItransmitFSM
Compiling module xil_defaultlib.spi_interface
Compiling module xil_defaultlib.sevensegdec
Compiling module xil_defaultlib.counter(WIDTH=16)
Compiling module xil_defaultlib.counter(WIDTH=3)
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux8(WIDTH=4)
Compiling module xil_defaultlib.sevensegtimer
Compiling module xil_defaultlib.mcgpio
Compiling module xil_defaultlib.jtag_state_machine
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=8,IR_OPCODE=4'b1...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(IR_OPCODE=4'b1111)
Compiling module xil_defaultlib.jtaglet(ID_PARTVER=4'b011,ID_PAR...
Compiling module xil_defaultlib.ff_sync
Compiling module xil_defaultlib.debug_control
Compiling module xil_defaultlib.mccomp_sys
Compiling module xil_defaultlib.mccomp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mccomp_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1021.242 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mccomp_tb_behav -key {Behavioral:sim_1:Functional:mccomp_tb} -tclbatch {mccomp_tb.tcl} -view {{C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav.wcfg}
source mccomp_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mccomp_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1021.242 ; gain = 0.000
current_wave_config {mccomp_tb_behav.wcfg}
mccomp_tb_behav.wcfg
add_wave {{/mccomp_tb/mccomp_sys/mc_cpu/frommem}} {{/mccomp_tb/mccomp_sys/mc_cpu/fromsigmem}} 
current_wave_config {mccomp_tb_behav.wcfg}
mccomp_tb_behav.wcfg
add_wave {{/mccomp_tb/mccomp_sys/mc_cpu/frommem}} {{/mccomp_tb/mccomp_sys/mc_cpu/fromsigmem}} {{/mccomp_tb/mccomp_sys/mc_cpu/clk}} {{/mccomp_tb/mccomp_sys/mc_cpu/clrn}} {{/mccomp_tb/mccomp_sys/mc_cpu/pc}} {{/mccomp_tb/mccomp_sys/mc_cpu/inst}} {{/mccomp_tb/mccomp_sys/mc_cpu/alu}} {{/mccomp_tb/mccomp_sys/mc_cpu/madr}} {{/mccomp_tb/mccomp_sys/mc_cpu/tomem}} {{/mccomp_tb/mccomp_sys/mc_cpu/state}} {{/mccomp_tb/mccomp_sys/mc_cpu/wmem}} {{/mccomp_tb/mccomp_sys/mc_cpu/encrypted_ir}} {{/mccomp_tb/mccomp_sys/mc_cpu/op}} {{/mccomp_tb/mccomp_sys/mc_cpu/rs}} {{/mccomp_tb/mccomp_sys/mc_cpu/rt}} {{/mccomp_tb/mccomp_sys/mc_cpu/rd}} {{/mccomp_tb/mccomp_sys/mc_cpu/func}} {{/mccomp_tb/mccomp_sys/mc_cpu/imm}} {{/mccomp_tb/mccomp_sys/mc_cpu/addr}} {{/mccomp_tb/mccomp_sys/mc_cpu/aluc}} {{/mccomp_tb/mccomp_sys/mc_cpu/pcsrc}} {{/mccomp_tb/mccomp_sys/mc_cpu/wreg}} {{/mccomp_tb/mccomp_sys/mc_cpu/regrt}} {{/mccomp_tb/mccomp_sys/mc_cpu/m2reg}} {{/mccomp_tb/mccomp_sys/mc_cpu/shift}} {{/mccomp_tb/mccomp_sys/mc_cpu/alusrcb}} {{/mccomp_tb/mccomp_sys/mc_cpu/jal}} {{/mccomp_tb/mccomp_sys/mc_cpu/sext}} {{/mccomp_tb/mccomp_sys/mc_cpu/wpc}} {{/mccomp_tb/mccomp_sys/mc_cpu/wir}} {{/mccomp_tb/mccomp_sys/mc_cpu/iord}} {{/mccomp_tb/mccomp_sys/mc_cpu/selpc}} {{/mccomp_tb/mccomp_sys/mc_cpu/bpc}} {{/mccomp_tb/mccomp_sys/mc_cpu/npc}} {{/mccomp_tb/mccomp_sys/mc_cpu/qa}} {{/mccomp_tb/mccomp_sys/mc_cpu/qb}} {{/mccomp_tb/mccomp_sys/mc_cpu/alua}} {{/mccomp_tb/mccomp_sys/mc_cpu/alub}} {{/mccomp_tb/mccomp_sys/mc_cpu/wd}} {{/mccomp_tb/mccomp_sys/mc_cpu/r}} {{/mccomp_tb/mccomp_sys/mc_cpu/sa}} {{/mccomp_tb/mccomp_sys/mc_cpu/s16}} {{/mccomp_tb/mccomp_sys/mc_cpu/i32}} {{/mccomp_tb/mccomp_sys/mc_cpu/dis}} {{/mccomp_tb/mccomp_sys/mc_cpu/jpc}} {{/mccomp_tb/mccomp_sys/mc_cpu/reg_dest}} {{/mccomp_tb/mccomp_sys/mc_cpu/wn}} {{/mccomp_tb/mccomp_sys/mc_cpu/z}} {{/mccomp_tb/mccomp_sys/mc_cpu/rega}} {{/mccomp_tb/mccomp_sys/mc_cpu/regb}} {{/mccomp_tb/mccomp_sys/mc_cpu/regc}} {{/mccomp_tb/mccomp_sys/mc_cpu/data}} {{/mccomp_tb/mccomp_sys/mc_cpu/opa}} {{/mccomp_tb/mccomp_sys/mc_cpu/gcm_aes_en}} {{/mccomp_tb/mccomp_sys/mc_cpu/write_signature_reg}} {{/mccomp_tb/mccomp_sys/mc_cpu/write_encrypted_ir}} {{/mccomp_tb/mccomp_sys/mc_cpu/gcm_aes_done}} {{/mccomp_tb/mccomp_sys/mc_cpu/dii_data}} {{/mccomp_tb/mccomp_sys/mc_cpu/dii_data_size}} {{/mccomp_tb/mccomp_sys/mc_cpu/dii_data_vld}} {{/mccomp_tb/mccomp_sys/mc_cpu/dii_data_type}} {{/mccomp_tb/mccomp_sys/mc_cpu/dii_last_word}} {{/mccomp_tb/mccomp_sys/mc_cpu/cii_K}} {{/mccomp_tb/mccomp_sys/mc_cpu/cii_ctl_vld}} {{/mccomp_tb/mccomp_sys/mc_cpu/cii_IV_vld}} {{/mccomp_tb/mccomp_sys/mc_cpu/dii_data_not_ready}} {{/mccomp_tb/mccomp_sys/mc_cpu/Out_data}} {{/mccomp_tb/mccomp_sys/mc_cpu/Out_vld}} {{/mccomp_tb/mccomp_sys/mc_cpu/Tag_vld}} {{/mccomp_tb/mccomp_sys/mc_cpu/Out_data_size}} {{/mccomp_tb/mccomp_sys/mc_cpu/Out_last_word}} {{/mccomp_tb/mccomp_sys/mc_cpu/gcm_aes_out}} {{/mccomp_tb/mccomp_sys/mc_cpu/calculated_signature}} {{/mccomp_tb/mccomp_sys/mc_cpu/fetched_signature}} {{/mccomp_tb/mccomp_sys/mc_cpu/decrypted_ir}} 
current_wave_config {mccomp_tb_behav.wcfg}
mccomp_tb_behav.wcfg
add_wave {{/mccomp_tb/mccomp_sys/SI_Reset_N}} {{/mccomp_tb/mccomp_sys/SI_ClkIn}} {{/mccomp_tb/mccomp_sys/q}} {{/mccomp_tb/mccomp_sys/a}} {{/mccomp_tb/mccomp_sys/b}} {{/mccomp_tb/mccomp_sys/alu}} {{/mccomp_tb/mccomp_sys/adr}} {{/mccomp_tb/mccomp_sys/tom}} {{/mccomp_tb/mccomp_sys/fromm}} {{/mccomp_tb/mccomp_sys/pc}} {{/mccomp_tb/mccomp_sys/ir}} {{/mccomp_tb/mccomp_sys/memclk}} {{/mccomp_tb/mccomp_sys/IO_Switch}} {{/mccomp_tb/mccomp_sys/IO_PB}} {{/mccomp_tb/mccomp_sys/IO_LED}} {{/mccomp_tb/mccomp_sys/IO_7SEGEN_N}} {{/mccomp_tb/mccomp_sys/IO_7SEG_N}} {{/mccomp_tb/mccomp_sys/IO_BUZZ}} {{/mccomp_tb/mccomp_sys/IO_SPI_SDO}} {{/mccomp_tb/mccomp_sys/IO_SPI_RS}} {{/mccomp_tb/mccomp_sys/IO_SPI_SCK}} {{/mccomp_tb/mccomp_sys/UART_RX}} {{/mccomp_tb/mccomp_sys/JB}} {{/mccomp_tb/mccomp_sys/data_cpu}} {{/mccomp_tb/mccomp_sys/data_mem}} {{/mccomp_tb/mccomp_sys/sig_mem}} {{/mccomp_tb/mccomp_sys/data_gpio}} {{/mccomp_tb/mccomp_sys/memout}} {{/mccomp_tb/mccomp_sys/dbg_resetn_cpu}} {{/mccomp_tb/mccomp_sys/dbg_halt_cpu}} {{/mccomp_tb/mccomp_sys/wmem}} {{/mccomp_tb/mccomp_sys/clk}} {{/mccomp_tb/mccomp_sys/clrn}} {{/mccomp_tb/mccomp_sys/HSEL}} {{/mccomp_tb/mccomp_sys/dbg_mem_addr}} {{/mccomp_tb/mccomp_sys/dbg_mem_din}} {{/mccomp_tb/mccomp_sys/dbg_mem_cs}} {{/mccomp_tb/mccomp_sys/dbg_mem_we}} {{/mccomp_tb/mccomp_sys/effectiveMemWE}} {{/mccomp_tb/mccomp_sys/effectiveMemCE}} {{/mccomp_tb/mccomp_sys/effectiveMemAddr}} {{/mccomp_tb/mccomp_sys/effectiveRAMDataInput}} {{/mccomp_tb/mccomp_sys/sigout}} {{/mccomp_tb/mccomp_sys/RAM_FILE}} {{/mccomp_tb/mccomp_sys/SIG_FILE}} 
current_wave_config {mccomp_tb_behav.wcfg}
mccomp_tb_behav.wcfg
add_wave {{/mccomp_tb/mccomp_sys/sig_ram}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mccomp_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mccomp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_cipher_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_cipher_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_key_expand_128
INFO: [VRFC 10-2458] undeclared symbol w1_0, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:78]
INFO: [VRFC 10-2458] undeclared symbol w1_1, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:79]
INFO: [VRFC 10-2458] undeclared symbol w1_2, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:80]
INFO: [VRFC 10-2458] undeclared symbol w1_3, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_rcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_rcon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/examples/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/ff_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ff_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/gcm_aes_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gcm_aes_v0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_v0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gfm128_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gfm128_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/gp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtaglet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mccomp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_sys
INFO: [VRFC 10-2458] undeclared symbol sigout, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mcgpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcgpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/milliscounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module milliscounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegtimer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/Common/sigram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/spi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_interface
INFO: [VRFC 10-311] analyzing module clockdiv
INFO: [VRFC 10-311] analyzing module SPIinitsendFSM
INFO: [VRFC 10-311] analyzing module SPItransmitFSM
INFO: [VRFC 10-311] analyzing module regRen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/Common/uram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_tb
INFO: [VRFC 10-2458] undeclared symbol BTNU, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTND, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNL, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNC, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNR, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol UART_TXD_IN, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:49]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:69]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1033.262 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1033.262 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dd51575b6a1d4a48b268e1f9148a3e16 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mccomp_tb_behav xil_defaultlib.mccomp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 128 for port 'fromsigmem' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'data_in' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dr_dataIn' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v:87]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" Line 6. Module addsub32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mccu
Compiling module xil_defaultlib.dffe32
Compiling module xil_defaultlib.dffe128
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.mux2x5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.gp
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.addsub32
Compiling module xil_defaultlib.shift
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.gcm_aes_controller
Compiling module xil_defaultlib.gfm128_16
Compiling module xil_defaultlib.aes_sbox
Compiling module xil_defaultlib.aes_rcon
Compiling module xil_defaultlib.aes_key_expand_128
Compiling module xil_defaultlib.aes_cipher_top
Compiling module xil_defaultlib.gcm_aes_v0
Compiling module xil_defaultlib.mccpu
Compiling module xil_defaultlib.mccomp_decoder
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.sigram(A_WIDTH=8,INIT_FILE="C:/U...
Compiling module xil_defaultlib.milliscounter
Compiling module xil_defaultlib.regR
Compiling module xil_defaultlib.microsCounter
Compiling module xil_defaultlib.toggleBuzz
Compiling module xil_defaultlib.buzzer
Compiling module xil_defaultlib.clockdiv
Compiling module xil_defaultlib.regRen(WIDTH=9)
Compiling module xil_defaultlib.SPIinitsendFSM
Compiling module xil_defaultlib.SPItransmitFSM
Compiling module xil_defaultlib.spi_interface
Compiling module xil_defaultlib.sevensegdec
Compiling module xil_defaultlib.counter(WIDTH=16)
Compiling module xil_defaultlib.counter(WIDTH=3)
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux8(WIDTH=4)
Compiling module xil_defaultlib.sevensegtimer
Compiling module xil_defaultlib.mcgpio
Compiling module xil_defaultlib.jtag_state_machine
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=8,IR_OPCODE=4'b1...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(IR_OPCODE=4'b1111)
Compiling module xil_defaultlib.jtaglet(ID_PARTVER=4'b011,ID_PAR...
Compiling module xil_defaultlib.ff_sync
Compiling module xil_defaultlib.debug_control
Compiling module xil_defaultlib.mccomp_sys
Compiling module xil_defaultlib.mccomp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mccomp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1033.262 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1033.262 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1033.262 ; gain = 0.000
save_wave_config {C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mccomp_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mccomp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_cipher_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_cipher_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_key_expand_128
INFO: [VRFC 10-2458] undeclared symbol w1_0, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:78]
INFO: [VRFC 10-2458] undeclared symbol w1_1, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:79]
INFO: [VRFC 10-2458] undeclared symbol w1_2, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:80]
INFO: [VRFC 10-2458] undeclared symbol w1_3, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_rcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_rcon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/examples/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/ff_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ff_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/gcm_aes_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gcm_aes_v0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_v0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gfm128_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gfm128_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/gp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtaglet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mccomp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_sys
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mcgpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcgpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/milliscounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module milliscounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegtimer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/Common/sigram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/spi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_interface
INFO: [VRFC 10-311] analyzing module clockdiv
INFO: [VRFC 10-311] analyzing module SPIinitsendFSM
INFO: [VRFC 10-311] analyzing module SPItransmitFSM
INFO: [VRFC 10-311] analyzing module regRen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/Common/uram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_tb
INFO: [VRFC 10-2458] undeclared symbol BTNU, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTND, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNL, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNC, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNR, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol UART_TXD_IN, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:49]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:69]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1035.785 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dd51575b6a1d4a48b268e1f9148a3e16 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mccomp_tb_behav xil_defaultlib.mccomp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'data_in' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dr_dataIn' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v:87]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" Line 6. Module addsub32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mccu
Compiling module xil_defaultlib.dffe32
Compiling module xil_defaultlib.dffe128
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.mux2x5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.gp
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.addsub32
Compiling module xil_defaultlib.shift
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.gcm_aes_controller
Compiling module xil_defaultlib.gfm128_16
Compiling module xil_defaultlib.aes_sbox
Compiling module xil_defaultlib.aes_rcon
Compiling module xil_defaultlib.aes_key_expand_128
Compiling module xil_defaultlib.aes_cipher_top
Compiling module xil_defaultlib.gcm_aes_v0
Compiling module xil_defaultlib.mccpu
Compiling module xil_defaultlib.mccomp_decoder
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.sigram(A_WIDTH=8,INIT_FILE="C:/U...
Compiling module xil_defaultlib.milliscounter
Compiling module xil_defaultlib.regR
Compiling module xil_defaultlib.microsCounter
Compiling module xil_defaultlib.toggleBuzz
Compiling module xil_defaultlib.buzzer
Compiling module xil_defaultlib.clockdiv
Compiling module xil_defaultlib.regRen(WIDTH=9)
Compiling module xil_defaultlib.SPIinitsendFSM
Compiling module xil_defaultlib.SPItransmitFSM
Compiling module xil_defaultlib.spi_interface
Compiling module xil_defaultlib.sevensegdec
Compiling module xil_defaultlib.counter(WIDTH=16)
Compiling module xil_defaultlib.counter(WIDTH=3)
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux8(WIDTH=4)
Compiling module xil_defaultlib.sevensegtimer
Compiling module xil_defaultlib.mcgpio
Compiling module xil_defaultlib.jtag_state_machine
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=8,IR_OPCODE=4'b1...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(IR_OPCODE=4'b1111)
Compiling module xil_defaultlib.jtaglet(ID_PARTVER=4'b011,ID_PAR...
Compiling module xil_defaultlib.ff_sync
Compiling module xil_defaultlib.debug_control
Compiling module xil_defaultlib.mccomp_sys
Compiling module xil_defaultlib.mccomp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mccomp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1035.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mccomp_tb_behav -key {Behavioral:sim_1:Functional:mccomp_tb} -tclbatch {mccomp_tb.tcl} -view {{C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav.wcfg}
source mccomp_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mccomp_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1035.785 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mccomp_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mccomp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_cipher_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_cipher_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_key_expand_128
INFO: [VRFC 10-2458] undeclared symbol w1_0, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:78]
INFO: [VRFC 10-2458] undeclared symbol w1_1, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:79]
INFO: [VRFC 10-2458] undeclared symbol w1_2, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:80]
INFO: [VRFC 10-2458] undeclared symbol w1_3, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_rcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_rcon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/examples/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/ff_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ff_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/gcm_aes_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gcm_aes_v0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_v0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gfm128_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gfm128_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/gp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtaglet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mccomp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_sys
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mcgpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcgpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/milliscounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module milliscounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegtimer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/Common/sigram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/spi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_interface
INFO: [VRFC 10-311] analyzing module clockdiv
INFO: [VRFC 10-311] analyzing module SPIinitsendFSM
INFO: [VRFC 10-311] analyzing module SPItransmitFSM
INFO: [VRFC 10-311] analyzing module regRen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/Common/uram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_tb
INFO: [VRFC 10-2458] undeclared symbol BTNU, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTND, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNL, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNC, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNR, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol UART_TXD_IN, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:49]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:69]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1065.508 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dd51575b6a1d4a48b268e1f9148a3e16 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mccomp_tb_behav xil_defaultlib.mccomp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'data_in' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dr_dataIn' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v:87]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" Line 6. Module addsub32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mccu
Compiling module xil_defaultlib.dffe32
Compiling module xil_defaultlib.dffe128
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.mux2x5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.gp
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.addsub32
Compiling module xil_defaultlib.shift
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.gcm_aes_controller
Compiling module xil_defaultlib.gfm128_16
Compiling module xil_defaultlib.aes_sbox
Compiling module xil_defaultlib.aes_rcon
Compiling module xil_defaultlib.aes_key_expand_128
Compiling module xil_defaultlib.aes_cipher_top
Compiling module xil_defaultlib.gcm_aes_v0
Compiling module xil_defaultlib.mccpu
Compiling module xil_defaultlib.mccomp_decoder
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.sigram(A_WIDTH=8,INIT_FILE="C:/U...
Compiling module xil_defaultlib.milliscounter
Compiling module xil_defaultlib.regR
Compiling module xil_defaultlib.microsCounter
Compiling module xil_defaultlib.toggleBuzz
Compiling module xil_defaultlib.buzzer
Compiling module xil_defaultlib.clockdiv
Compiling module xil_defaultlib.regRen(WIDTH=9)
Compiling module xil_defaultlib.SPIinitsendFSM
Compiling module xil_defaultlib.SPItransmitFSM
Compiling module xil_defaultlib.spi_interface
Compiling module xil_defaultlib.sevensegdec
Compiling module xil_defaultlib.counter(WIDTH=16)
Compiling module xil_defaultlib.counter(WIDTH=3)
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux8(WIDTH=4)
Compiling module xil_defaultlib.sevensegtimer
Compiling module xil_defaultlib.mcgpio
Compiling module xil_defaultlib.jtag_state_machine
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=8,IR_OPCODE=4'b1...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(IR_OPCODE=4'b1111)
Compiling module xil_defaultlib.jtaglet(ID_PARTVER=4'b011,ID_PAR...
Compiling module xil_defaultlib.ff_sync
Compiling module xil_defaultlib.debug_control
Compiling module xil_defaultlib.mccomp_sys
Compiling module xil_defaultlib.mccomp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mccomp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1065.508 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mccomp_tb_behav -key {Behavioral:sim_1:Functional:mccomp_tb} -tclbatch {mccomp_tb.tcl} -view {{C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav.wcfg}
source mccomp_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mccomp_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50us
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1065.508 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mccomp_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mccomp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_cipher_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_cipher_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_key_expand_128
INFO: [VRFC 10-2458] undeclared symbol w1_0, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:78]
INFO: [VRFC 10-2458] undeclared symbol w1_1, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:79]
INFO: [VRFC 10-2458] undeclared symbol w1_2, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:80]
INFO: [VRFC 10-2458] undeclared symbol w1_3, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_rcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_rcon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/examples/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/ff_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ff_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/gcm_aes_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gcm_aes_v0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_v0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gfm128_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gfm128_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/gp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtaglet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mccomp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_sys
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mcgpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcgpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/milliscounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module milliscounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegtimer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/Common/sigram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/spi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_interface
INFO: [VRFC 10-311] analyzing module clockdiv
INFO: [VRFC 10-311] analyzing module SPIinitsendFSM
INFO: [VRFC 10-311] analyzing module SPItransmitFSM
INFO: [VRFC 10-311] analyzing module regRen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/Common/uram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_tb
INFO: [VRFC 10-2458] undeclared symbol BTNU, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTND, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNL, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNC, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNR, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol UART_TXD_IN, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:49]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:69]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1075.117 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dd51575b6a1d4a48b268e1f9148a3e16 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mccomp_tb_behav xil_defaultlib.mccomp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'data_in' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dr_dataIn' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v:87]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" Line 6. Module addsub32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mccu
Compiling module xil_defaultlib.dffe32
Compiling module xil_defaultlib.dffe128
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.mux2x5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.gp
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.addsub32
Compiling module xil_defaultlib.shift
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.gcm_aes_controller
Compiling module xil_defaultlib.gfm128_16
Compiling module xil_defaultlib.aes_sbox
Compiling module xil_defaultlib.aes_rcon
Compiling module xil_defaultlib.aes_key_expand_128
Compiling module xil_defaultlib.aes_cipher_top
Compiling module xil_defaultlib.gcm_aes_v0
Compiling module xil_defaultlib.mccpu
Compiling module xil_defaultlib.mccomp_decoder
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.sigram(A_WIDTH=8,INIT_FILE="C:/U...
Compiling module xil_defaultlib.milliscounter
Compiling module xil_defaultlib.regR
Compiling module xil_defaultlib.microsCounter
Compiling module xil_defaultlib.toggleBuzz
Compiling module xil_defaultlib.buzzer
Compiling module xil_defaultlib.clockdiv
Compiling module xil_defaultlib.regRen(WIDTH=9)
Compiling module xil_defaultlib.SPIinitsendFSM
Compiling module xil_defaultlib.SPItransmitFSM
Compiling module xil_defaultlib.spi_interface
Compiling module xil_defaultlib.sevensegdec
Compiling module xil_defaultlib.counter(WIDTH=16)
Compiling module xil_defaultlib.counter(WIDTH=3)
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux8(WIDTH=4)
Compiling module xil_defaultlib.sevensegtimer
Compiling module xil_defaultlib.mcgpio
Compiling module xil_defaultlib.jtag_state_machine
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=8,IR_OPCODE=4'b1...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(IR_OPCODE=4'b1111)
Compiling module xil_defaultlib.jtaglet(ID_PARTVER=4'b011,ID_PAR...
Compiling module xil_defaultlib.ff_sync
Compiling module xil_defaultlib.debug_control
Compiling module xil_defaultlib.mccomp_sys
Compiling module xil_defaultlib.mccomp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mccomp_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1075.117 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mccomp_tb_behav -key {Behavioral:sim_1:Functional:mccomp_tb} -tclbatch {mccomp_tb.tcl} -view {{C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav.wcfg}
source mccomp_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mccomp_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1075.117 ; gain = 0.000
current_wave_config {mccomp_tb_behav.wcfg}
mccomp_tb_behav.wcfg
add_wave {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/rst}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mccomp_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mccomp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_cipher_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_cipher_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_key_expand_128
INFO: [VRFC 10-2458] undeclared symbol w1_0, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:78]
INFO: [VRFC 10-2458] undeclared symbol w1_1, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:79]
INFO: [VRFC 10-2458] undeclared symbol w1_2, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:80]
INFO: [VRFC 10-2458] undeclared symbol w1_3, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_rcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_rcon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/examples/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/ff_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ff_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/gcm_aes_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gcm_aes_v0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_v0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gfm128_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gfm128_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/gp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtaglet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mccomp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_sys
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mcgpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcgpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/milliscounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module milliscounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegtimer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/Common/sigram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/spi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_interface
INFO: [VRFC 10-311] analyzing module clockdiv
INFO: [VRFC 10-311] analyzing module SPIinitsendFSM
INFO: [VRFC 10-311] analyzing module SPItransmitFSM
INFO: [VRFC 10-311] analyzing module regRen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/Common/uram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_tb
INFO: [VRFC 10-2458] undeclared symbol BTNU, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTND, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNL, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNC, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNR, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol UART_TXD_IN, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:49]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:69]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1075.117 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1075.117 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dd51575b6a1d4a48b268e1f9148a3e16 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mccomp_tb_behav xil_defaultlib.mccomp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'data_in' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dr_dataIn' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v:87]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" Line 6. Module addsub32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mccu
Compiling module xil_defaultlib.dffe32
Compiling module xil_defaultlib.dffe128
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.mux2x5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.gp
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.addsub32
Compiling module xil_defaultlib.shift
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.gcm_aes_controller
Compiling module xil_defaultlib.gfm128_16
Compiling module xil_defaultlib.aes_sbox
Compiling module xil_defaultlib.aes_rcon
Compiling module xil_defaultlib.aes_key_expand_128
Compiling module xil_defaultlib.aes_cipher_top
Compiling module xil_defaultlib.gcm_aes_v0
Compiling module xil_defaultlib.mccpu
Compiling module xil_defaultlib.mccomp_decoder
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.sigram(A_WIDTH=8,INIT_FILE="C:/U...
Compiling module xil_defaultlib.milliscounter
Compiling module xil_defaultlib.regR
Compiling module xil_defaultlib.microsCounter
Compiling module xil_defaultlib.toggleBuzz
Compiling module xil_defaultlib.buzzer
Compiling module xil_defaultlib.clockdiv
Compiling module xil_defaultlib.regRen(WIDTH=9)
Compiling module xil_defaultlib.SPIinitsendFSM
Compiling module xil_defaultlib.SPItransmitFSM
Compiling module xil_defaultlib.spi_interface
Compiling module xil_defaultlib.sevensegdec
Compiling module xil_defaultlib.counter(WIDTH=16)
Compiling module xil_defaultlib.counter(WIDTH=3)
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux8(WIDTH=4)
Compiling module xil_defaultlib.sevensegtimer
Compiling module xil_defaultlib.mcgpio
Compiling module xil_defaultlib.jtag_state_machine
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=8,IR_OPCODE=4'b1...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(IR_OPCODE=4'b1111)
Compiling module xil_defaultlib.jtaglet(ID_PARTVER=4'b011,ID_PAR...
Compiling module xil_defaultlib.ff_sync
Compiling module xil_defaultlib.debug_control
Compiling module xil_defaultlib.mccomp_sys
Compiling module xil_defaultlib.mccomp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mccomp_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1075.117 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1075.117 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1075.117 ; gain = 0.000
save_wave_config {C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mccomp_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mccomp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_cipher_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_cipher_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_key_expand_128
INFO: [VRFC 10-2458] undeclared symbol w1_0, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:78]
INFO: [VRFC 10-2458] undeclared symbol w1_1, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:79]
INFO: [VRFC 10-2458] undeclared symbol w1_2, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:80]
INFO: [VRFC 10-2458] undeclared symbol w1_3, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_rcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_rcon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/examples/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/ff_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ff_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/gcm_aes_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gcm_aes_v0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_v0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gfm128_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gfm128_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/gp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtaglet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mccomp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_sys
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mcgpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcgpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/milliscounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module milliscounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegtimer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/Common/sigram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/spi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_interface
INFO: [VRFC 10-311] analyzing module clockdiv
INFO: [VRFC 10-311] analyzing module SPIinitsendFSM
INFO: [VRFC 10-311] analyzing module SPItransmitFSM
INFO: [VRFC 10-311] analyzing module regRen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/Common/uram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_tb
INFO: [VRFC 10-2458] undeclared symbol BTNU, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTND, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNL, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNC, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNR, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol UART_TXD_IN, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:49]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:69]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1236.723 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dd51575b6a1d4a48b268e1f9148a3e16 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mccomp_tb_behav xil_defaultlib.mccomp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'data_in' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dr_dataIn' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v:87]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" Line 6. Module addsub32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mccu
Compiling module xil_defaultlib.dffe32
Compiling module xil_defaultlib.dffe128
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.mux2x5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.gp
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.addsub32
Compiling module xil_defaultlib.shift
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.gcm_aes_controller
Compiling module xil_defaultlib.gfm128_16
Compiling module xil_defaultlib.aes_sbox
Compiling module xil_defaultlib.aes_rcon
Compiling module xil_defaultlib.aes_key_expand_128
Compiling module xil_defaultlib.aes_cipher_top
Compiling module xil_defaultlib.gcm_aes_v0
Compiling module xil_defaultlib.mccpu
Compiling module xil_defaultlib.mccomp_decoder
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.sigram(A_WIDTH=8,INIT_FILE="C:/U...
Compiling module xil_defaultlib.milliscounter
Compiling module xil_defaultlib.regR
Compiling module xil_defaultlib.microsCounter
Compiling module xil_defaultlib.toggleBuzz
Compiling module xil_defaultlib.buzzer
Compiling module xil_defaultlib.clockdiv
Compiling module xil_defaultlib.regRen(WIDTH=9)
Compiling module xil_defaultlib.SPIinitsendFSM
Compiling module xil_defaultlib.SPItransmitFSM
Compiling module xil_defaultlib.spi_interface
Compiling module xil_defaultlib.sevensegdec
Compiling module xil_defaultlib.counter(WIDTH=16)
Compiling module xil_defaultlib.counter(WIDTH=3)
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux8(WIDTH=4)
Compiling module xil_defaultlib.sevensegtimer
Compiling module xil_defaultlib.mcgpio
Compiling module xil_defaultlib.jtag_state_machine
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=8,IR_OPCODE=4'b1...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(IR_OPCODE=4'b1111)
Compiling module xil_defaultlib.jtaglet(ID_PARTVER=4'b011,ID_PAR...
Compiling module xil_defaultlib.ff_sync
Compiling module xil_defaultlib.debug_control
Compiling module xil_defaultlib.mccomp_sys
Compiling module xil_defaultlib.mccomp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mccomp_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1236.723 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mccomp_tb_behav -key {Behavioral:sim_1:Functional:mccomp_tb} -tclbatch {mccomp_tb.tcl} -view {{C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav.wcfg}
source mccomp_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mccomp_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 1245.633 ; gain = 8.910
current_wave_config {mccomp_tb_behav.wcfg}
mccomp_tb_behav.wcfg
add_wave {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/clk}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/rst}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/dii_data}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/dii_data_vld}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/dii_data_type}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/dii_data_not_ready}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/dii_last_word}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/dii_data_size}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/cii_ctl_vld}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/cii_IV_vld}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/cii_K}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/Out_data}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/Out_vld}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/Out_data_size}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/Out_last_word}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/Tag_vld}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/H}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/nxt_H}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/EkY0}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/nxt_EkY0}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/Yi}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/Yi_init}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/gfm_result}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/enc_byte_cnt}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/aad_byte_cnt}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/nxt_Out_vld}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/nxt_Tag_vld}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/dii_data_star}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/nxt_Out_data_star}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/nxt_Out_data}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/nxt_Tag_data}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/aes_text_in}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/aes_kld}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/aes_done}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/aes_text_out}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/mux_aes_text_in_sel}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/mux_yi_sel}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/v_in}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/z_in}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/b_in}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/gfm_input1}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/z_out}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/v_out}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/gfm_cnt}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/we_y}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/we_lenA}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/we_lenC}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/start_gfm_cnt}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/state}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/nxt_state}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/IDLE}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/ENCRYPT_0}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/INIT_COUNTER}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/ENCRYPT_Y0}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/DATA_ACCEPT}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/GFM_MULT}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/INC_COUNTER}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/M_ENCRYPT}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/PRE_TAG_CALC}} {{/mccomp_tb/mccomp_sys/mc_cpu/u_dut/TAG_CALC}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mccomp_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mccomp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_cipher_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_cipher_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_key_expand_128
INFO: [VRFC 10-2458] undeclared symbol w1_0, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:78]
INFO: [VRFC 10-2458] undeclared symbol w1_1, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:79]
INFO: [VRFC 10-2458] undeclared symbol w1_2, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:80]
INFO: [VRFC 10-2458] undeclared symbol w1_3, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_rcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_rcon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/examples/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/ff_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ff_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/gcm_aes_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gcm_aes_v0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_v0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gfm128_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gfm128_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/gp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtaglet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mccomp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_sys
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mcgpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcgpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/milliscounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module milliscounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegtimer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/Common/sigram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/spi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_interface
INFO: [VRFC 10-311] analyzing module clockdiv
INFO: [VRFC 10-311] analyzing module SPIinitsendFSM
INFO: [VRFC 10-311] analyzing module SPItransmitFSM
INFO: [VRFC 10-311] analyzing module regRen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/Common/uram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_tb
INFO: [VRFC 10-2458] undeclared symbol BTNU, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTND, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNL, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNC, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNR, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol UART_TXD_IN, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:49]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:69]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1250.637 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1250.637 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dd51575b6a1d4a48b268e1f9148a3e16 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mccomp_tb_behav xil_defaultlib.mccomp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'data_in' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dr_dataIn' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v:87]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" Line 6. Module addsub32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mccu
Compiling module xil_defaultlib.dffe32
Compiling module xil_defaultlib.dffe128
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.mux2x5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.gp
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.addsub32
Compiling module xil_defaultlib.shift
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.gcm_aes_controller
Compiling module xil_defaultlib.gfm128_16
Compiling module xil_defaultlib.aes_sbox
Compiling module xil_defaultlib.aes_rcon
Compiling module xil_defaultlib.aes_key_expand_128
Compiling module xil_defaultlib.aes_cipher_top
Compiling module xil_defaultlib.gcm_aes_v0
Compiling module xil_defaultlib.mccpu
Compiling module xil_defaultlib.mccomp_decoder
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.sigram(A_WIDTH=8,INIT_FILE="C:/U...
Compiling module xil_defaultlib.milliscounter
Compiling module xil_defaultlib.regR
Compiling module xil_defaultlib.microsCounter
Compiling module xil_defaultlib.toggleBuzz
Compiling module xil_defaultlib.buzzer
Compiling module xil_defaultlib.clockdiv
Compiling module xil_defaultlib.regRen(WIDTH=9)
Compiling module xil_defaultlib.SPIinitsendFSM
Compiling module xil_defaultlib.SPItransmitFSM
Compiling module xil_defaultlib.spi_interface
Compiling module xil_defaultlib.sevensegdec
Compiling module xil_defaultlib.counter(WIDTH=16)
Compiling module xil_defaultlib.counter(WIDTH=3)
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux8(WIDTH=4)
Compiling module xil_defaultlib.sevensegtimer
Compiling module xil_defaultlib.mcgpio
Compiling module xil_defaultlib.jtag_state_machine
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=8,IR_OPCODE=4'b1...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(IR_OPCODE=4'b1111)
Compiling module xil_defaultlib.jtaglet(ID_PARTVER=4'b011,ID_PAR...
Compiling module xil_defaultlib.ff_sync
Compiling module xil_defaultlib.debug_control
Compiling module xil_defaultlib.mccomp_sys
Compiling module xil_defaultlib.mccomp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mccomp_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1250.637 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1250.637 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1281.086 ; gain = 30.449
save_wave_config {C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mccomp_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mccomp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_cipher_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_cipher_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_key_expand_128
INFO: [VRFC 10-2458] undeclared symbol w1_0, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:78]
INFO: [VRFC 10-2458] undeclared symbol w1_1, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:79]
INFO: [VRFC 10-2458] undeclared symbol w1_2, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:80]
INFO: [VRFC 10-2458] undeclared symbol w1_3, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_rcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_rcon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/examples/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/ff_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ff_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/gcm_aes_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gcm_aes_v0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_v0
ERROR: [VRFC 10-1412] syntax error near <= [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gcm_aes_v0.v:600]
ERROR: [VRFC 10-1412] syntax error near <= [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gcm_aes_v0.v:602]
ERROR: [VRFC 10-2951] 'cii_ctl_vld' is not a constant [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gcm_aes_v0.v:599]
ERROR: [VRFC 10-2939] 'gfm_result' is an unknown type [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gcm_aes_v0.v:600]
ERROR: [VRFC 10-2951] 'gfm_cnt' is not a constant [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gcm_aes_v0.v:601]
ERROR: [VRFC 10-2939] 'gfm_result' is an unknown type [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gcm_aes_v0.v:602]
ERROR: [VRFC 10-2865] module 'gcm_aes_v0' ignored due to previous errors [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gcm_aes_v0.v:45]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mccomp_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mccomp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_cipher_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_cipher_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_key_expand_128
INFO: [VRFC 10-2458] undeclared symbol w1_0, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:78]
INFO: [VRFC 10-2458] undeclared symbol w1_1, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:79]
INFO: [VRFC 10-2458] undeclared symbol w1_2, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:80]
INFO: [VRFC 10-2458] undeclared symbol w1_3, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_rcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_rcon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/examples/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/ff_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ff_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/gcm_aes_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gcm_aes_v0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm_aes_v0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/gfm128_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gfm128_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/gp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet/jtag_state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtaglet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mccomp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_sys
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mcgpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcgpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/milliscounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module milliscounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/sevensegtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegtimer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/Common/sigram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/spi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_interface
INFO: [VRFC 10-311] analyzing module clockdiv
INFO: [VRFC 10-311] analyzing module SPIinitsendFSM
INFO: [VRFC 10-311] analyzing module SPItransmitFSM
INFO: [VRFC 10-311] analyzing module regRen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/Common/uram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mccomp_tb
INFO: [VRFC 10-2458] undeclared symbol BTNU, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTND, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNL, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNC, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BTNR, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol UART_TXD_IN, assumed default net type wire [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:49]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_tb.v:69]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1297.383 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dd51575b6a1d4a48b268e1f9148a3e16 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mccomp_tb_behav xil_defaultlib.mccomp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'data_in' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mccomp_sys.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dr_dataIn' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v:87]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/addsub32.v" Line 6. Module addsub32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/add.v" Line 6. Module add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mccu
Compiling module xil_defaultlib.dffe32
Compiling module xil_defaultlib.dffe128
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.mux2x5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.gp
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.addsub32
Compiling module xil_defaultlib.shift
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.gcm_aes_controller
Compiling module xil_defaultlib.gfm128_16
Compiling module xil_defaultlib.aes_sbox
Compiling module xil_defaultlib.aes_rcon
Compiling module xil_defaultlib.aes_key_expand_128
Compiling module xil_defaultlib.aes_cipher_top
Compiling module xil_defaultlib.gcm_aes_v0
Compiling module xil_defaultlib.mccpu
Compiling module xil_defaultlib.mccomp_decoder
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.sigram(A_WIDTH=8,INIT_FILE="C:/U...
Compiling module xil_defaultlib.milliscounter
Compiling module xil_defaultlib.regR
Compiling module xil_defaultlib.microsCounter
Compiling module xil_defaultlib.toggleBuzz
Compiling module xil_defaultlib.buzzer
Compiling module xil_defaultlib.clockdiv
Compiling module xil_defaultlib.regRen(WIDTH=9)
Compiling module xil_defaultlib.SPIinitsendFSM
Compiling module xil_defaultlib.SPItransmitFSM
Compiling module xil_defaultlib.spi_interface
Compiling module xil_defaultlib.sevensegdec
Compiling module xil_defaultlib.counter(WIDTH=16)
Compiling module xil_defaultlib.counter(WIDTH=3)
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux8(WIDTH=4)
Compiling module xil_defaultlib.sevensegtimer
Compiling module xil_defaultlib.mcgpio
Compiling module xil_defaultlib.jtag_state_machine
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=8,IR_OPCODE=4'b1...
Compiling module xil_defaultlib.jtag_reg(DR_LEN=32,IR_OPCODE=4'b...
Compiling module xil_defaultlib.jtag_reg(IR_OPCODE=4'b1111)
Compiling module xil_defaultlib.jtaglet(ID_PARTVER=4'b011,ID_PAR...
Compiling module xil_defaultlib.ff_sync
Compiling module xil_defaultlib.debug_control
Compiling module xil_defaultlib.mccomp_sys
Compiling module xil_defaultlib.mccomp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mccomp_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1297.383 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mccomp_tb_behav -key {Behavioral:sim_1:Functional:mccomp_tb} -tclbatch {mccomp_tb.tcl} -view {{C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav.wcfg}
source mccomp_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mccomp_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1297.383 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr  4 22:19:05 2019...
